Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Dec 21 08:46:39 2023
| Host         : Joshuas-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file part2_timing_summary_routed.rpt -pb part2_timing_summary_routed.pb -rpx part2_timing_summary_routed.rpx -warn_on_violation
| Design       : part2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    14          
TIMING-14  Critical Warning  LUT on the clock tree                                             2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       1000        
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (10518)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8673)
5. checking no_input_delay (7)
6. checking no_output_delay (26)
7. checking multiple_clock (158)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10518)
----------------------------
 There are 3496 register/latch pins with no clock driven by root clock pin: SW[15] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: apple_should_move_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: display/clock_divide_reg[15]/Q (HIGH)

 There are 3496 register/latch pins with no clock driven by root clock pin: graphics/hd/v_sync_reg/Q (HIGH)

 There are 3496 register/latch pins with no clock driven by root clock pin: graphics/sd/v_sync_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8673)
---------------------------------------------------
 There are 8673 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (158)
--------------------------------
 There are 158 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.278       -0.507                      2                  194        0.032        0.000                      0                  194        0.000        0.000                       0                   170  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk                       {0.000 5.000}        10.000          100.000         
  clkfbout_vga_clock      {0.000 25.000}       50.000          20.000          
  tile_clock_vga_clock    {0.000 13.468}       26.936          37.125          
  vga_hd_vga_clock        {0.000 3.367}        6.734           148.500         
  vga_sd_vga_clock        {0.000 20.202}       40.404          24.750          
sys_clk_pin               {0.000 10.000}       20.000          50.000          
  clkfbout_vga_clock_1    {0.000 50.000}       100.000         10.000          
  tile_clock_vga_clock_1  {0.000 26.936}       53.872          18.562          
  vga_hd_vga_clock_1      {0.000 6.734}        13.468          74.250          
  vga_sd_vga_clock_1      {0.000 40.404}       80.808          12.375          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  clkfbout_vga_clock                                                                                                                                                       47.845        0.000                       0                     3  
  tile_clock_vga_clock         16.409        0.000                      0                   66        0.252        0.000                      0                   66       12.968        0.000                       0                    72  
  vga_hd_vga_clock              1.822        0.000                      0                   66        0.185        0.000                      0                   66        2.867        0.000                       0                    57  
  vga_sd_vga_clock             34.287        0.000                      0                   46        0.264        0.000                      0                   46       19.702        0.000                       0                    37  
sys_clk_pin                                                                                                                                                                 8.000        0.000                       0                     1  
  clkfbout_vga_clock_1                                                                                                                                                      0.000        0.000                       0                     3  
  tile_clock_vga_clock_1       43.357        0.000                      0                   66        0.252        0.000                      0                   66       26.436        0.000                       0                    72  
  vga_hd_vga_clock_1            8.558        0.000                      0                   66        0.185        0.000                      0                   66        6.234        0.000                       0                    57  
  vga_sd_vga_clock_1           74.705        0.000                      0                   46        0.264        0.000                      0                   46       39.904        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_hd_vga_clock        tile_clock_vga_clock          0.036        0.000                      0                   19        0.820        0.000                      0                   19  
vga_sd_vga_clock        tile_clock_vga_clock          6.994        0.000                      0                   19        0.669        0.000                      0                   19  
tile_clock_vga_clock_1  tile_clock_vga_clock         16.409        0.000                      0                   66        0.053        0.000                      0                   66  
vga_hd_vga_clock_1      tile_clock_vga_clock          6.770        0.000                      0                   19        0.820        0.000                      0                   19  
vga_sd_vga_clock_1      tile_clock_vga_clock         20.476        0.000                      0                   19        0.683        0.000                      0                   19  
tile_clock_vga_clock    vga_hd_vga_clock             -0.278       -0.507                      2                    3        0.456        0.000                      0                    3  
tile_clock_vga_clock_1  vga_hd_vga_clock             -0.266       -0.484                      2                    3        0.468        0.000                      0                    3  
vga_hd_vga_clock_1      vga_hd_vga_clock              1.822        0.000                      0                   66        0.032        0.000                      0                   66  
tile_clock_vga_clock    vga_sd_vga_clock              5.706        0.000                      0                    3        0.746        0.000                      0                    3  
tile_clock_vga_clock_1  vga_sd_vga_clock              5.706        0.000                      0                    3        0.746        0.000                      0                    3  
vga_sd_vga_clock_1      vga_sd_vga_clock             34.287        0.000                      0                   46        0.051        0.000                      0                   46  
tile_clock_vga_clock    tile_clock_vga_clock_1       16.409        0.000                      0                   66        0.053        0.000                      0                   66  
vga_hd_vga_clock        tile_clock_vga_clock_1        0.047        0.000                      0                   19        0.832        0.000                      0                   19  
vga_sd_vga_clock        tile_clock_vga_clock_1        6.994        0.000                      0                   19        0.669        0.000                      0                   19  
vga_hd_vga_clock_1      tile_clock_vga_clock_1        6.781        0.000                      0                   19        0.832        0.000                      0                   19  
vga_sd_vga_clock_1      tile_clock_vga_clock_1       20.476        0.000                      0                   19        0.683        0.000                      0                   19  
tile_clock_vga_clock    vga_hd_vga_clock_1            6.456        0.000                      0                    3        0.456        0.000                      0                    3  
vga_hd_vga_clock        vga_hd_vga_clock_1            1.822        0.000                      0                   66        0.032        0.000                      0                   66  
tile_clock_vga_clock_1  vga_hd_vga_clock_1            6.468        0.000                      0                    3        0.468        0.000                      0                    3  
tile_clock_vga_clock    vga_sd_vga_clock_1           19.187        0.000                      0                    3        0.760        0.000                      0                    3  
vga_sd_vga_clock        vga_sd_vga_clock_1           34.287        0.000                      0                   46        0.051        0.000                      0                   46  
tile_clock_vga_clock_1  vga_sd_vga_clock_1           19.187        0.000                      0                    3        0.760        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock              
----------              ----------              --------              
(none)                                                                  
(none)                  clkfbout_vga_clock                              
(none)                  clkfbout_vga_clock_1                            
(none)                  tile_clock_vga_clock                            
(none)                  tile_clock_vga_clock_1                          
(none)                  vga_hd_vga_clock                                
(none)                  vga_hd_vga_clock_1                              
(none)                  vga_sd_vga_clock                                
(none)                  vga_sd_vga_clock_1                              
(none)                                          tile_clock_vga_clock    
(none)                                          tile_clock_vga_clock_1  
(none)                                          vga_hd_vga_clock        
(none)                                          vga_hd_vga_clock_1      
(none)                                          vga_sd_vga_clock        
(none)                                          vga_sd_vga_clock_1      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_vga_clock
  To Clock:  clkfbout_vga_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_vga_clock
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y6    graphics/clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock
  To Clock:  tile_clock_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack       16.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.968ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.409ns  (required time - arrival time)
  Source:                 snek/part_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        10.334ns  (logic 1.776ns (17.186%)  route 8.558ns (82.814%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 25.375 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.554    -0.958    snek/tile_clock
    SLICE_X39Y18         FDRE                                         r  snek/part_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.539 r  snek/part_number_reg[2]/Q
                         net (fo=124, routed)         3.555     3.017    snek/part_number_reg_n_0_[2]
    SLICE_X45Y1          MUXF7 (Prop_muxf7_S_O)       0.451     3.468 r  snek/found_hit_reg_i_313/O
                         net (fo=1, routed)           0.000     3.468    snek/found_hit_reg_i_313_n_0
    SLICE_X45Y1          MUXF8 (Prop_muxf8_I1_O)      0.094     3.562 r  snek/found_hit_reg_i_133/O
                         net (fo=1, routed)           1.335     4.897    snek/found_hit_reg_i_133_n_0
    SLICE_X48Y14         LUT6 (Prop_lut6_I5_O)        0.316     5.213 r  snek/found_hit_i_48/O
                         net (fo=1, routed)           1.289     6.502    snek/found_hit_i_48_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I0_O)        0.124     6.626 r  snek/found_hit_i_13/O
                         net (fo=1, routed)           1.001     7.627    snek/rows__0[4]
    SLICE_X46Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.751 r  snek/found_hit_i_4/O
                         net (fo=1, routed)           0.806     8.557    snek/found_hit_i_4_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I1_O)        0.124     8.681 r  snek/found_hit_i_2/O
                         net (fo=1, routed)           0.571     9.253    snek/found_hit0
    SLICE_X39Y19         LUT5 (Prop_lut5_I3_O)        0.124     9.377 r  snek/found_hit_i_1/O
                         net (fo=1, routed)           0.000     9.377    snek/found_hit_i_1_n_0
    SLICE_X39Y19         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.434    25.375    snek/tile_clock
    SLICE_X39Y19         FDRE                                         r  snek/found_hit_reg/C
                         clock pessimism              0.579    25.953    
                         clock uncertainty           -0.199    25.755    
    SLICE_X39Y19         FDRE (Setup_fdre_C_D)        0.031    25.786    snek/found_hit_reg
  -------------------------------------------------------------------
                         required time                         25.786    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                 16.409    

Slack (MET) :             22.245ns  (required time - arrival time)
  Source:                 snek/part_number_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[1]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 0.605ns (14.308%)  route 3.623ns (85.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 25.375 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.554    -0.958    snek/tile_clock
    SLICE_X39Y18         FDRE                                         r  snek/part_number_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  snek/part_number_reg[1]_rep__0/Q
                         net (fo=79, routed)          2.977     2.476    snek/part_number_reg[1]_rep__0_n_0
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.149     2.625 r  snek/part_number[1]_rep__1_i_1/O
                         net (fo=1, routed)           0.646     3.271    snek/part_number[1]_rep__1_i_1_n_0
    SLICE_X38Y19         FDRE                                         r  snek/part_number_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.434    25.375    snek/tile_clock
    SLICE_X38Y19         FDRE                                         r  snek/part_number_reg[1]_rep__1/C
                         clock pessimism              0.579    25.953    
                         clock uncertainty           -0.199    25.755    
    SLICE_X38Y19         FDRE (Setup_fdre_C_D)       -0.239    25.516    snek/part_number_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         25.516    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                 22.245    

Slack (MET) :             22.490ns  (required time - arrival time)
  Source:                 snek/part_number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/FSM_sequential_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 0.828ns (19.487%)  route 3.421ns (80.513%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 25.386 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.554    -0.958    snek/tile_clock
    SLICE_X39Y18         FDRE                                         r  snek/part_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  snek/part_number_reg[3]/Q
                         net (fo=95, routed)          1.080     0.578    snek/part_number_reg_n_0_[3]
    SLICE_X38Y19         LUT4 (Prop_lut4_I1_O)        0.124     0.702 r  snek/FSM_sequential_nstate[1]_i_12/O
                         net (fo=1, routed)           0.680     1.382    snek/FSM_sequential_nstate[1]_i_12_n_0
    SLICE_X38Y19         LUT5 (Prop_lut5_I4_O)        0.124     1.506 r  snek/FSM_sequential_nstate[1]_i_3/O
                         net (fo=2, routed)           1.661     3.168    snek/found_hit1
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.124     3.292 r  snek/FSM_sequential_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     3.292    snek/nstate__0[1]
    SLICE_X39Y43         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.445    25.386    snek/tile_clock
    SLICE_X39Y43         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C
                         clock pessimism              0.564    25.949    
                         clock uncertainty           -0.199    25.751    
    SLICE_X39Y43         FDRE (Setup_fdre_C_D)        0.031    25.782    snek/FSM_sequential_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         25.782    
                         arrival time                          -3.292    
  -------------------------------------------------------------------
                         slack                                 22.490    

Slack (MET) :             23.358ns  (required time - arrival time)
  Source:                 snek/part_number_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.580ns (17.193%)  route 2.794ns (82.807%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 25.378 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.554    -0.958    snek/tile_clock
    SLICE_X39Y18         FDRE                                         r  snek/part_number_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  snek/part_number_reg[1]_rep__0/Q
                         net (fo=79, routed)          2.794     2.292    snek/part_number_reg[1]_rep__0_n_0
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.124     2.416 r  snek/part_number[1]_rep_i_1/O
                         net (fo=1, routed)           0.000     2.416    snek/part_number[1]_rep_i_1_n_0
    SLICE_X40Y18         FDRE                                         r  snek/part_number_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.437    25.378    snek/tile_clock
    SLICE_X40Y18         FDRE                                         r  snek/part_number_reg[1]_rep/C
                         clock pessimism              0.564    25.941    
                         clock uncertainty           -0.199    25.743    
    SLICE_X40Y18         FDRE (Setup_fdre_C_D)        0.031    25.774    snek/part_number_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         25.774    
                         arrival time                          -2.416    
  -------------------------------------------------------------------
                         slack                                 23.358    

Slack (MET) :             23.363ns  (required time - arrival time)
  Source:                 snek/part_number_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.403ns  (logic 0.580ns (17.043%)  route 2.823ns (82.957%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 25.376 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.554    -0.958    snek/tile_clock
    SLICE_X39Y18         FDRE                                         r  snek/part_number_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  snek/part_number_reg[1]_rep__0/Q
                         net (fo=79, routed)          2.823     2.322    snek/part_number_reg[1]_rep__0_n_0
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.124     2.446 r  snek/part_number[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     2.446    snek/part_number[1]_rep__0_i_1_n_0
    SLICE_X39Y18         FDRE                                         r  snek/part_number_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.435    25.376    snek/tile_clock
    SLICE_X39Y18         FDRE                                         r  snek/part_number_reg[1]_rep__0/C
                         clock pessimism              0.603    25.978    
                         clock uncertainty           -0.199    25.780    
    SLICE_X39Y18         FDRE (Setup_fdre_C_D)        0.029    25.809    snek/part_number_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         25.809    
                         arrival time                          -2.446    
  -------------------------------------------------------------------
                         slack                                 23.363    

Slack (MET) :             23.973ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 0.610ns (24.673%)  route 1.862ns (75.327%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 25.376 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.557    -0.955    snek/tile_clock
    SLICE_X40Y17         FDRE                                         r  snek/part_number_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.499 r  snek/part_number_reg[0]_rep/Q
                         net (fo=17, routed)          1.082     0.583    snek/part_number_reg[0]_rep_n_0
    SLICE_X39Y18         LUT4 (Prop_lut4_I2_O)        0.154     0.737 r  snek/part_number[2]_i_1/O
                         net (fo=1, routed)           0.781     1.518    snek/part_number[2]_i_1_n_0
    SLICE_X39Y18         FDRE                                         r  snek/part_number_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.435    25.376    snek/tile_clock
    SLICE_X39Y18         FDRE                                         r  snek/part_number_reg[2]/C
                         clock pessimism              0.564    25.939    
                         clock uncertainty           -0.199    25.741    
    SLICE_X39Y18         FDRE (Setup_fdre_C_D)       -0.250    25.491    snek/part_number_reg[2]
  -------------------------------------------------------------------
                         required time                         25.491    
                         arrival time                          -1.518    
  -------------------------------------------------------------------
                         slack                                 23.973    

Slack (MET) :             24.031ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.574ns (23.721%)  route 1.846ns (76.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 25.378 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.554    -0.958    snek/tile_clock
    SLICE_X40Y19         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDCE (Prop_fdce_C_Q)         0.456    -0.502 r  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=20, routed)          1.274     0.773    snek/Q[0]
    SLICE_X40Y18         LUT3 (Prop_lut3_I2_O)        0.118     0.891 r  snek/part_number[1]_i_1/O
                         net (fo=1, routed)           0.572     1.462    snek/part_number[1]_i_1_n_0
    SLICE_X40Y18         FDRE                                         r  snek/part_number_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.437    25.378    snek/tile_clock
    SLICE_X40Y18         FDRE                                         r  snek/part_number_reg[1]/C
                         clock pessimism              0.578    25.955    
                         clock uncertainty           -0.199    25.757    
    SLICE_X40Y18         FDRE (Setup_fdre_C_D)       -0.264    25.493    snek/part_number_reg[1]
  -------------------------------------------------------------------
                         required time                         25.493    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                 24.031    

Slack (MET) :             24.357ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[0]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.409ns  (logic 0.580ns (24.072%)  route 1.829ns (75.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 25.380 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.557    -0.955    snek/tile_clock
    SLICE_X40Y17         FDRE                                         r  snek/part_number_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  snek/part_number_reg[0]_rep/Q
                         net (fo=17, routed)          1.829     1.331    snek/part_number_reg[0]_rep_n_0
    SLICE_X40Y17         LUT3 (Prop_lut3_I1_O)        0.124     1.455 r  snek/part_number[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.455    snek/part_number[0]_rep__0_i_1_n_0
    SLICE_X40Y17         FDRE                                         r  snek/part_number_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.439    25.380    snek/tile_clock
    SLICE_X40Y17         FDRE                                         r  snek/part_number_reg[0]_rep__0/C
                         clock pessimism              0.602    25.981    
                         clock uncertainty           -0.199    25.783    
    SLICE_X40Y17         FDRE (Setup_fdre_C_D)        0.029    25.812    snek/part_number_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         25.812    
                         arrival time                          -1.455    
  -------------------------------------------------------------------
                         slack                                 24.357    

Slack (MET) :             24.420ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            food/part/vs/sync_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.456ns (20.511%)  route 1.767ns (79.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 25.392 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.558    -0.954    food/part/vs/tile_clock
    SLICE_X41Y33         FDRE                                         r  food/part/vs/sync_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  food/part/vs/sync_reg[0][0]/Q
                         net (fo=1, routed)           1.767     1.270    food/part/vs/sync_reg_n_0_[0][0]
    SLICE_X49Y5          FDRE                                         r  food/part/vs/sync_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.451    25.392    food/part/vs/tile_clock
    SLICE_X49Y5          FDRE                                         r  food/part/vs/sync_reg[1][0]/C
                         clock pessimism              0.564    25.955    
                         clock uncertainty           -0.199    25.757    
    SLICE_X49Y5          FDRE (Setup_fdre_C_D)       -0.067    25.690    food/part/vs/sync_reg[1][0]
  -------------------------------------------------------------------
                         required time                         25.690    
                         arrival time                          -1.270    
  -------------------------------------------------------------------
                         slack                                 24.420    

Slack (MET) :             24.500ns  (required time - arrival time)
  Source:                 snek/part_number_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.766ns (33.042%)  route 1.552ns (66.958%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 25.375 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.553    -0.959    snek/tile_clock
    SLICE_X38Y19         FDRE                                         r  snek/part_number_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  snek/part_number_reg[1]_rep__1/Q
                         net (fo=110, routed)         1.058     0.617    snek/part_number_reg[1]_rep__1_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I2_O)        0.124     0.741 r  snek/part_number[7]_i_2/O
                         net (fo=2, routed)           0.494     1.236    snek/part_number[7]_i_2_n_0
    SLICE_X38Y19         LUT3 (Prop_lut3_I1_O)        0.124     1.360 r  snek/part_number[6]_i_1/O
                         net (fo=1, routed)           0.000     1.360    snek/part_number[6]_i_1_n_0
    SLICE_X38Y19         FDRE                                         r  snek/part_number_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.434    25.375    snek/tile_clock
    SLICE_X38Y19         FDRE                                         r  snek/part_number_reg[6]/C
                         clock pessimism              0.603    25.977    
                         clock uncertainty           -0.199    25.779    
    SLICE_X38Y19         FDRE (Setup_fdre_C_D)        0.081    25.860    snek/part_number_reg[6]
  -------------------------------------------------------------------
                         required time                         25.860    
                         arrival time                          -1.360    
  -------------------------------------------------------------------
                         slack                                 24.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.585    -0.596    display/tile_clock
    SLICE_X63Y22         FDCE                                         r  display/clock_divide_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  display/clock_divide_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.347    display/clock_divide_reg_n_0_[3]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.239 r  display/clock_divide_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.239    display/clock_divide_reg[0]_i_1_n_4
    SLICE_X63Y22         FDCE                                         r  display/clock_divide_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.853    -0.837    display/tile_clock
    SLICE_X63Y22         FDCE                                         r  display/clock_divide_reg[3]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X63Y22         FDCE (Hold_fdce_C_D)         0.105    -0.491    display/clock_divide_reg[3]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.582    -0.599    display/tile_clock
    SLICE_X63Y24         FDCE                                         r  display/clock_divide_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  display/clock_divide_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.350    display/clock_divide_reg_n_0_[11]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.242 r  display/clock_divide_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.242    display/clock_divide_reg[8]_i_1_n_4
    SLICE_X63Y24         FDCE                                         r  display/clock_divide_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.850    -0.840    display/tile_clock
    SLICE_X63Y24         FDCE                                         r  display/clock_divide_reg[11]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X63Y24         FDCE (Hold_fdce_C_D)         0.105    -0.494    display/clock_divide_reg[11]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.583    -0.598    display/tile_clock
    SLICE_X63Y23         FDCE                                         r  display/clock_divide_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  display/clock_divide_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.349    display/clock_divide_reg_n_0_[7]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.241 r  display/clock_divide_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.241    display/clock_divide_reg[4]_i_1_n_4
    SLICE_X63Y23         FDCE                                         r  display/clock_divide_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.851    -0.839    display/tile_clock
    SLICE_X63Y23         FDCE                                         r  display/clock_divide_reg[7]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X63Y23         FDCE (Hold_fdce_C_D)         0.105    -0.493    display/clock_divide_reg[7]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.582    -0.599    display/tile_clock
    SLICE_X63Y25         FDCE                                         r  display/clock_divide_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  display/clock_divide_reg[12]/Q
                         net (fo=1, routed)           0.105    -0.353    display/clock_divide_reg_n_0_[12]
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.238 r  display/clock_divide_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.238    display/clock_divide_reg[12]_i_1_n_7
    SLICE_X63Y25         FDCE                                         r  display/clock_divide_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.850    -0.840    display/tile_clock
    SLICE_X63Y25         FDCE                                         r  display/clock_divide_reg[12]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X63Y25         FDCE (Hold_fdce_C_D)         0.105    -0.494    display/clock_divide_reg[12]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.583    -0.598    display/tile_clock
    SLICE_X63Y23         FDCE                                         r  display/clock_divide_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  display/clock_divide_reg[4]/Q
                         net (fo=1, routed)           0.105    -0.352    display/clock_divide_reg_n_0_[4]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.237 r  display/clock_divide_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.237    display/clock_divide_reg[4]_i_1_n_7
    SLICE_X63Y23         FDCE                                         r  display/clock_divide_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.851    -0.839    display/tile_clock
    SLICE_X63Y23         FDCE                                         r  display/clock_divide_reg[4]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X63Y23         FDCE (Hold_fdce_C_D)         0.105    -0.493    display/clock_divide_reg[4]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.582    -0.599    display/tile_clock
    SLICE_X63Y24         FDCE                                         r  display/clock_divide_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  display/clock_divide_reg[8]/Q
                         net (fo=1, routed)           0.105    -0.353    display/clock_divide_reg_n_0_[8]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.238 r  display/clock_divide_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.238    display/clock_divide_reg[8]_i_1_n_7
    SLICE_X63Y24         FDCE                                         r  display/clock_divide_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.850    -0.840    display/tile_clock
    SLICE_X63Y24         FDCE                                         r  display/clock_divide_reg[8]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X63Y24         FDCE (Hold_fdce_C_D)         0.105    -0.494    display/clock_divide_reg[8]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.585    -0.596    display/tile_clock
    SLICE_X63Y22         FDCE                                         r  display/clock_divide_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  display/clock_divide_reg[2]/Q
                         net (fo=1, routed)           0.109    -0.346    display/clock_divide_reg_n_0_[2]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.235 r  display/clock_divide_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.235    display/clock_divide_reg[0]_i_1_n_5
    SLICE_X63Y22         FDCE                                         r  display/clock_divide_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.853    -0.837    display/tile_clock
    SLICE_X63Y22         FDCE                                         r  display/clock_divide_reg[2]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X63Y22         FDCE (Hold_fdce_C_D)         0.105    -0.491    display/clock_divide_reg[2]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.582    -0.599    display/tile_clock
    SLICE_X63Y24         FDCE                                         r  display/clock_divide_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  display/clock_divide_reg[10]/Q
                         net (fo=1, routed)           0.109    -0.349    display/clock_divide_reg_n_0_[10]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.238 r  display/clock_divide_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.238    display/clock_divide_reg[8]_i_1_n_5
    SLICE_X63Y24         FDCE                                         r  display/clock_divide_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.850    -0.840    display/tile_clock
    SLICE_X63Y24         FDCE                                         r  display/clock_divide_reg[10]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X63Y24         FDCE (Hold_fdce_C_D)         0.105    -0.494    display/clock_divide_reg[10]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.582    -0.599    display/tile_clock
    SLICE_X63Y25         FDCE                                         r  display/clock_divide_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  display/clock_divide_reg[14]/Q
                         net (fo=1, routed)           0.109    -0.349    display/clock_divide_reg_n_0_[14]
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.238 r  display/clock_divide_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.238    display/clock_divide_reg[12]_i_1_n_5
    SLICE_X63Y25         FDCE                                         r  display/clock_divide_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.850    -0.840    display/tile_clock
    SLICE_X63Y25         FDCE                                         r  display/clock_divide_reg[14]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X63Y25         FDCE (Hold_fdce_C_D)         0.105    -0.494    display/clock_divide_reg[14]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.583    -0.598    display/tile_clock
    SLICE_X63Y23         FDCE                                         r  display/clock_divide_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  display/clock_divide_reg[6]/Q
                         net (fo=1, routed)           0.109    -0.348    display/clock_divide_reg_n_0_[6]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.237 r  display/clock_divide_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.237    display/clock_divide_reg[4]_i_1_n_5
    SLICE_X63Y23         FDCE                                         r  display/clock_divide_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.851    -0.839    display/tile_clock
    SLICE_X63Y23         FDCE                                         r  display/clock_divide_reg[6]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X63Y23         FDCE (Hold_fdce_C_D)         0.105    -0.493    display/clock_divide_reg[6]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tile_clock_vga_clock
Waveform(ns):       { 0.000 13.468 }
Period(ns):         26.936
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         26.936      24.781     BUFGCTRL_X0Y1    graphics/clocks/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         26.936      25.687     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         26.936      25.936     SLICE_X63Y22     display/clock_divide_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         26.936      25.936     SLICE_X63Y24     display/clock_divide_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         26.936      25.936     SLICE_X63Y24     display/clock_divide_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         26.936      25.936     SLICE_X63Y25     display/clock_divide_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         26.936      25.936     SLICE_X63Y25     display/clock_divide_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         26.936      25.936     SLICE_X63Y25     display/clock_divide_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         26.936      25.936     SLICE_X63Y25     display/clock_divide_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         26.936      25.936     SLICE_X63Y22     display/clock_divide_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       26.936      186.424    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y22     display/clock_divide_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y22     display/clock_divide_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y24     display/clock_divide_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y24     display/clock_divide_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y24     display/clock_divide_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y24     display/clock_divide_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y25     display/clock_divide_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y25     display/clock_divide_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y25     display/clock_divide_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y25     display/clock_divide_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y22     display/clock_divide_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y22     display/clock_divide_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y24     display/clock_divide_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y24     display/clock_divide_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y24     display/clock_divide_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y24     display/clock_divide_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y25     display/clock_divide_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y25     display/clock_divide_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y25     display/clock_divide_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         13.468      12.968     SLICE_X63Y25     display/clock_divide_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock
  To Clock:  vga_hd_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        1.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.822ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        4.793ns  (logic 2.067ns (43.123%)  route 2.726ns (56.877%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.334ns = ( 8.068 - 6.734 ) 
    Source Clock Delay      (SCD):    2.323ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561     2.323    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419     2.742 f  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.878     3.621    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.296     3.917 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=3, routed)           0.605     4.522    graphics/hd/v_count[0]_i_3__0_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.646 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.465     5.111    graphics/hd/h_sync_state1__4
    SLICE_X38Y34         LUT6 (Prop_lut6_I4_O)        0.124     5.235 f  graphics/hd/v_count[0]_i_6__0/O
                         net (fo=14, routed)          0.778     6.013    graphics/hd/v_count1__10
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.137 r  graphics/hd/v_count[0]_i_11__0/O
                         net (fo=1, routed)           0.000     6.137    graphics/hd/v_count[0]_i_11__0_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.669 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.669    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.783 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.783    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.117 r  graphics/hd/v_count_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.117    graphics/hd/v_count_reg[8]_i_1__0_n_6
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122     5.846 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529     6.375    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254     6.629 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.439     8.068    graphics/hd/pixel_clock01_out
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[9]/C
                         clock pessimism              0.963     9.031    
                         clock uncertainty           -0.153     8.877    
    SLICE_X37Y34         FDCE (Setup_fdce_C_D)        0.062     8.939    graphics/hd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.939    
                         arrival time                          -7.117    
  -------------------------------------------------------------------
                         slack                                  1.822    

Slack (MET) :             1.843ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        4.772ns  (logic 2.046ns (42.872%)  route 2.726ns (57.128%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.334ns = ( 8.068 - 6.734 ) 
    Source Clock Delay      (SCD):    2.323ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561     2.323    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419     2.742 f  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.878     3.621    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.296     3.917 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=3, routed)           0.605     4.522    graphics/hd/v_count[0]_i_3__0_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.646 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.465     5.111    graphics/hd/h_sync_state1__4
    SLICE_X38Y34         LUT6 (Prop_lut6_I4_O)        0.124     5.235 f  graphics/hd/v_count[0]_i_6__0/O
                         net (fo=14, routed)          0.778     6.013    graphics/hd/v_count1__10
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.137 r  graphics/hd/v_count[0]_i_11__0/O
                         net (fo=1, routed)           0.000     6.137    graphics/hd/v_count[0]_i_11__0_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.669 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.669    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.783 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.783    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.096 r  graphics/hd/v_count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.096    graphics/hd/v_count_reg[8]_i_1__0_n_4
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122     5.846 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529     6.375    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254     6.629 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.439     8.068    graphics/hd/pixel_clock01_out
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[11]/C
                         clock pessimism              0.963     9.031    
                         clock uncertainty           -0.153     8.877    
    SLICE_X37Y34         FDCE (Setup_fdce_C_D)        0.062     8.939    graphics/hd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                          8.939    
                         arrival time                          -7.096    
  -------------------------------------------------------------------
                         slack                                  1.843    

Slack (MET) :             1.917ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 1.972ns (41.973%)  route 2.726ns (58.027%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.334ns = ( 8.068 - 6.734 ) 
    Source Clock Delay      (SCD):    2.323ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561     2.323    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419     2.742 f  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.878     3.621    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.296     3.917 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=3, routed)           0.605     4.522    graphics/hd/v_count[0]_i_3__0_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.646 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.465     5.111    graphics/hd/h_sync_state1__4
    SLICE_X38Y34         LUT6 (Prop_lut6_I4_O)        0.124     5.235 f  graphics/hd/v_count[0]_i_6__0/O
                         net (fo=14, routed)          0.778     6.013    graphics/hd/v_count1__10
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.137 r  graphics/hd/v_count[0]_i_11__0/O
                         net (fo=1, routed)           0.000     6.137    graphics/hd/v_count[0]_i_11__0_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.669 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.669    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.783 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.783    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.022 r  graphics/hd/v_count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     7.022    graphics/hd/v_count_reg[8]_i_1__0_n_5
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122     5.846 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529     6.375    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254     6.629 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.439     8.068    graphics/hd/pixel_clock01_out
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[10]/C
                         clock pessimism              0.963     9.031    
                         clock uncertainty           -0.153     8.877    
    SLICE_X37Y34         FDCE (Setup_fdce_C_D)        0.062     8.939    graphics/hd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.939    
                         arrival time                          -7.022    
  -------------------------------------------------------------------
                         slack                                  1.917    

Slack (MET) :             1.933ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        4.682ns  (logic 1.956ns (41.774%)  route 2.726ns (58.226%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.334ns = ( 8.068 - 6.734 ) 
    Source Clock Delay      (SCD):    2.323ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561     2.323    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419     2.742 f  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.878     3.621    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.296     3.917 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=3, routed)           0.605     4.522    graphics/hd/v_count[0]_i_3__0_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.646 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.465     5.111    graphics/hd/h_sync_state1__4
    SLICE_X38Y34         LUT6 (Prop_lut6_I4_O)        0.124     5.235 f  graphics/hd/v_count[0]_i_6__0/O
                         net (fo=14, routed)          0.778     6.013    graphics/hd/v_count1__10
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.137 r  graphics/hd/v_count[0]_i_11__0/O
                         net (fo=1, routed)           0.000     6.137    graphics/hd/v_count[0]_i_11__0_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.669 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.669    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.783 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.783    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.006 r  graphics/hd/v_count_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     7.006    graphics/hd/v_count_reg[8]_i_1__0_n_7
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122     5.846 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529     6.375    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254     6.629 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.439     8.068    graphics/hd/pixel_clock01_out
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[8]/C
                         clock pessimism              0.963     9.031    
                         clock uncertainty           -0.153     8.877    
    SLICE_X37Y34         FDCE (Setup_fdce_C_D)        0.062     8.939    graphics/hd/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.939    
                         arrival time                          -7.006    
  -------------------------------------------------------------------
                         slack                                  1.933    

Slack (MET) :             1.935ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 1.953ns (41.737%)  route 2.726ns (58.263%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.333ns = ( 8.067 - 6.734 ) 
    Source Clock Delay      (SCD):    2.323ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561     2.323    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419     2.742 f  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.878     3.621    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.296     3.917 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=3, routed)           0.605     4.522    graphics/hd/v_count[0]_i_3__0_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.646 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.465     5.111    graphics/hd/h_sync_state1__4
    SLICE_X38Y34         LUT6 (Prop_lut6_I4_O)        0.124     5.235 f  graphics/hd/v_count[0]_i_6__0/O
                         net (fo=14, routed)          0.778     6.013    graphics/hd/v_count1__10
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.137 r  graphics/hd/v_count[0]_i_11__0/O
                         net (fo=1, routed)           0.000     6.137    graphics/hd/v_count[0]_i_11__0_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.669 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.669    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.003 r  graphics/hd/v_count_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.003    graphics/hd/v_count_reg[4]_i_1__0_n_6
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122     5.846 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529     6.375    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254     6.629 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.438     8.067    graphics/hd/pixel_clock01_out
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[5]/C
                         clock pessimism              0.963     9.030    
                         clock uncertainty           -0.153     8.876    
    SLICE_X37Y33         FDCE (Setup_fdce_C_D)        0.062     8.938    graphics/hd/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.938    
                         arrival time                          -7.003    
  -------------------------------------------------------------------
                         slack                                  1.935    

Slack (MET) :             1.956ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 1.932ns (41.474%)  route 2.726ns (58.526%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.333ns = ( 8.067 - 6.734 ) 
    Source Clock Delay      (SCD):    2.323ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561     2.323    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419     2.742 f  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.878     3.621    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.296     3.917 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=3, routed)           0.605     4.522    graphics/hd/v_count[0]_i_3__0_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.646 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.465     5.111    graphics/hd/h_sync_state1__4
    SLICE_X38Y34         LUT6 (Prop_lut6_I4_O)        0.124     5.235 f  graphics/hd/v_count[0]_i_6__0/O
                         net (fo=14, routed)          0.778     6.013    graphics/hd/v_count1__10
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.137 r  graphics/hd/v_count[0]_i_11__0/O
                         net (fo=1, routed)           0.000     6.137    graphics/hd/v_count[0]_i_11__0_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.669 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.669    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.982 r  graphics/hd/v_count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     6.982    graphics/hd/v_count_reg[4]_i_1__0_n_4
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122     5.846 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529     6.375    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254     6.629 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.438     8.067    graphics/hd/pixel_clock01_out
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[7]/C
                         clock pessimism              0.963     9.030    
                         clock uncertainty           -0.153     8.876    
    SLICE_X37Y33         FDCE (Setup_fdce_C_D)        0.062     8.938    graphics/hd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.938    
                         arrival time                          -6.982    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             2.030ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 1.858ns (40.530%)  route 2.726ns (59.470%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.333ns = ( 8.067 - 6.734 ) 
    Source Clock Delay      (SCD):    2.323ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561     2.323    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419     2.742 f  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.878     3.621    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.296     3.917 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=3, routed)           0.605     4.522    graphics/hd/v_count[0]_i_3__0_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.646 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.465     5.111    graphics/hd/h_sync_state1__4
    SLICE_X38Y34         LUT6 (Prop_lut6_I4_O)        0.124     5.235 f  graphics/hd/v_count[0]_i_6__0/O
                         net (fo=14, routed)          0.778     6.013    graphics/hd/v_count1__10
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.137 r  graphics/hd/v_count[0]_i_11__0/O
                         net (fo=1, routed)           0.000     6.137    graphics/hd/v_count[0]_i_11__0_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.669 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.669    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.908 r  graphics/hd/v_count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     6.908    graphics/hd/v_count_reg[4]_i_1__0_n_5
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122     5.846 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529     6.375    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254     6.629 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.438     8.067    graphics/hd/pixel_clock01_out
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[6]/C
                         clock pessimism              0.963     9.030    
                         clock uncertainty           -0.153     8.876    
    SLICE_X37Y33         FDCE (Setup_fdce_C_D)        0.062     8.938    graphics/hd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.938    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                  2.030    

Slack (MET) :             2.046ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 1.842ns (40.321%)  route 2.726ns (59.679%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.333ns = ( 8.067 - 6.734 ) 
    Source Clock Delay      (SCD):    2.323ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561     2.323    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419     2.742 f  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.878     3.621    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.296     3.917 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=3, routed)           0.605     4.522    graphics/hd/v_count[0]_i_3__0_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.646 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.465     5.111    graphics/hd/h_sync_state1__4
    SLICE_X38Y34         LUT6 (Prop_lut6_I4_O)        0.124     5.235 f  graphics/hd/v_count[0]_i_6__0/O
                         net (fo=14, routed)          0.778     6.013    graphics/hd/v_count1__10
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.137 r  graphics/hd/v_count[0]_i_11__0/O
                         net (fo=1, routed)           0.000     6.137    graphics/hd/v_count[0]_i_11__0_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.669 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.669    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.892 r  graphics/hd/v_count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     6.892    graphics/hd/v_count_reg[4]_i_1__0_n_7
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122     5.846 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529     6.375    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254     6.629 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.438     8.067    graphics/hd/pixel_clock01_out
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[4]/C
                         clock pessimism              0.963     9.030    
                         clock uncertainty           -0.153     8.876    
    SLICE_X37Y33         FDCE (Setup_fdce_C_D)        0.062     8.938    graphics/hd/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.938    
                         arrival time                          -6.892    
  -------------------------------------------------------------------
                         slack                                  2.046    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 1.087ns (25.498%)  route 3.176ns (74.502%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 8.066 - 6.734 ) 
    Source Clock Delay      (SCD):    2.323ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561     2.323    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419     2.742 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.878     3.621    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.296     3.917 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=3, routed)           0.605     4.522    graphics/hd/v_count[0]_i_3__0_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.646 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.465     5.111    graphics/hd/h_sync_state1__4
    SLICE_X38Y34         LUT6 (Prop_lut6_I4_O)        0.124     5.235 r  graphics/hd/v_count[0]_i_6__0/O
                         net (fo=14, routed)          0.387     5.622    graphics/hd/v_count1__10
    SLICE_X40Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.746 r  graphics/hd/v_count[0]_i_1__0/O
                         net (fo=12, routed)          0.840     6.587    graphics/hd/v_count[0]_i_1__0_n_0
    SLICE_X37Y32         FDCE                                         r  graphics/hd/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122     5.846 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529     6.375    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254     6.629 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.437     8.066    graphics/hd/pixel_clock01_out
    SLICE_X37Y32         FDCE                                         r  graphics/hd/v_count_reg[0]/C
                         clock pessimism              0.963     9.029    
                         clock uncertainty           -0.153     8.875    
    SLICE_X37Y32         FDCE (Setup_fdce_C_CE)      -0.205     8.670    graphics/hd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 1.087ns (25.498%)  route 3.176ns (74.502%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 8.066 - 6.734 ) 
    Source Clock Delay      (SCD):    2.323ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561     2.323    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419     2.742 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.878     3.621    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.296     3.917 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=3, routed)           0.605     4.522    graphics/hd/v_count[0]_i_3__0_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.646 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.465     5.111    graphics/hd/h_sync_state1__4
    SLICE_X38Y34         LUT6 (Prop_lut6_I4_O)        0.124     5.235 r  graphics/hd/v_count[0]_i_6__0/O
                         net (fo=14, routed)          0.387     5.622    graphics/hd/v_count1__10
    SLICE_X40Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.746 r  graphics/hd/v_count[0]_i_1__0/O
                         net (fo=12, routed)          0.840     6.587    graphics/hd/v_count[0]_i_1__0_n_0
    SLICE_X37Y32         FDCE                                         r  graphics/hd/v_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122     5.846 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529     6.375    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254     6.629 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.437     8.066    graphics/hd/pixel_clock01_out
    SLICE_X37Y32         FDCE                                         r  graphics/hd/v_count_reg[1]/C
                         clock pessimism              0.963     9.029    
                         clock uncertainty           -0.153     8.875    
    SLICE_X37Y32         FDCE (Setup_fdce_C_CE)      -0.205     8.670    graphics/hd/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  2.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 food/rng/value_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.564    -0.617    food/rng/value_reg[19]_0
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.476 r  food/rng/value_reg[1]/Q
                         net (fo=2, routed)           0.119    -0.357    food/rng/Q[1]
    SLICE_X38Y0          FDPE                                         r  food/rng/value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X38Y0          FDPE                                         r  food/rng/value_reg[0]/C
                         clock pessimism              0.255    -0.601    
    SLICE_X38Y0          FDPE (Hold_fdpe_C_D)         0.059    -0.542    food/rng/value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 food/rng/value_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.968%)  route 0.173ns (55.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.564    -0.617    food/rng/value_reg[19]_0
    SLICE_X36Y1          FDPE                                         r  food/rng/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.476 r  food/rng/value_reg[6]/Q
                         net (fo=2, routed)           0.173    -0.304    food/rng/Q[6]
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[5]/C
                         clock pessimism              0.255    -0.601    
    SLICE_X39Y1          FDPE (Hold_fdpe_C_D)         0.075    -0.526    food/rng/value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 food/rng/value_reg[16]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.229%)  route 0.185ns (56.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.564    -0.617    food/rng/value_reg[19]_0
    SLICE_X33Y1          FDPE                                         r  food/rng/value_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.476 r  food/rng/value_reg[16]/Q
                         net (fo=1, routed)           0.185    -0.291    food/rng/value_reg_n_0_[16]
    SLICE_X30Y1          FDPE                                         r  food/rng/value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X30Y1          FDPE                                         r  food/rng/value_reg[15]/C
                         clock pessimism              0.255    -0.601    
    SLICE_X30Y1          FDPE (Hold_fdpe_C_D)         0.087    -0.514    food/rng/value_reg[15]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 food/rng/value_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.104%)  route 0.177ns (51.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.564    -0.617    food/rng/value_reg[19]_0
    SLICE_X30Y1          FDPE                                         r  food/rng/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDPE (Prop_fdpe_C_Q)         0.164    -0.453 r  food/rng/value_reg[15]/Q
                         net (fo=2, routed)           0.177    -0.276    food/rng/Q[15]
    SLICE_X28Y1          FDPE                                         r  food/rng/value_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.834    -0.856    food/rng/value_reg[19]_0
    SLICE_X28Y1          FDPE                                         r  food/rng/value_reg[14]/C
                         clock pessimism              0.274    -0.581    
    SLICE_X28Y1          FDPE (Hold_fdpe_C_D)         0.075    -0.506    food/rng/value_reg[14]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 food/rng/value_reg[18]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.564    -0.617    food/rng/value_reg[19]_0
    SLICE_X33Y1          FDPE                                         r  food/rng/value_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDPE (Prop_fdpe_C_Q)         0.128    -0.489 r  food/rng/value_reg[18]/Q
                         net (fo=1, routed)           0.119    -0.370    food/rng/value_reg_n_0_[18]
    SLICE_X33Y1          FDPE                                         r  food/rng/value_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X33Y1          FDPE                                         r  food/rng/value_reg[17]/C
                         clock pessimism              0.239    -0.617    
    SLICE_X33Y1          FDPE (Hold_fdpe_C_D)         0.012    -0.605    food/rng/value_reg[17]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 food/rng/value_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.760%)  route 0.181ns (56.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.564    -0.617    food/rng/value_reg[19]_0
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.476 r  food/rng/value_reg[3]/Q
                         net (fo=2, routed)           0.181    -0.295    food/rng/Q[3]
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[2]/C
                         clock pessimism              0.239    -0.617    
    SLICE_X39Y1          FDPE (Hold_fdpe_C_D)         0.066    -0.551    food/rng/value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 food/rng/value_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.649%)  route 0.182ns (56.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.564    -0.617    food/rng/value_reg[19]_0
    SLICE_X28Y1          FDPE                                         r  food/rng/value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.476 r  food/rng/value_reg[12]/Q
                         net (fo=2, routed)           0.182    -0.294    food/rng/Q[12]
    SLICE_X28Y1          FDPE                                         r  food/rng/value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.834    -0.856    food/rng/value_reg[19]_0
    SLICE_X28Y1          FDPE                                         r  food/rng/value_reg[11]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X28Y1          FDPE (Hold_fdpe_C_D)         0.066    -0.551    food/rng/value_reg[11]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 food/rng/value_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.776%)  route 0.179ns (52.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.564    -0.617    food/rng/value_reg[19]_0
    SLICE_X30Y1          FDPE                                         r  food/rng/value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDPE (Prop_fdpe_C_Q)         0.164    -0.453 r  food/rng/value_reg[8]/Q
                         net (fo=2, routed)           0.179    -0.274    food/rng/Q[8]
    SLICE_X32Y1          FDPE                                         r  food/rng/value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X32Y1          FDPE                                         r  food/rng/value_reg[7]/C
                         clock pessimism              0.255    -0.601    
    SLICE_X32Y1          FDPE (Hold_fdpe_C_D)         0.070    -0.531    food/rng/value_reg[7]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 graphics/hd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.662ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.044    -0.341 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.219    -0.123    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    -0.035 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.563     0.528    graphics/hd/pixel_clock01_out
    SLICE_X36Y43         FDRE                                         r  graphics/hd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     0.669 r  graphics/hd/v_sync_reg/Q
                         net (fo=2, routed)           0.185     0.854    graphics/hd/sen_v_sync[1]_13
    SLICE_X36Y43         LUT3 (Prop_lut3_I2_O)        0.042     0.896 r  graphics/hd/v_sync_i_1__0/O
                         net (fo=1, routed)           0.000     0.896    graphics/hd/v_sync_i_1__0_n_0
    SLICE_X36Y43         FDRE                                         r  graphics/hd/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.055    -0.519 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.243    -0.276    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107    -0.169 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.832     0.662    graphics/hd/pixel_clock01_out
    SLICE_X36Y43         FDRE                                         r  graphics/hd/v_sync_reg/C
                         clock pessimism             -0.135     0.528    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.105     0.633    graphics/hd/v_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 food/rng/value_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.099%)  route 0.172ns (54.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.564    -0.617    food/rng/value_reg[19]_0
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.476 r  food/rng/value_reg[2]/Q
                         net (fo=2, routed)           0.172    -0.305    food/rng/Q[2]
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[1]/C
                         clock pessimism              0.239    -0.617    
    SLICE_X39Y1          FDPE (Hold_fdpe_C_D)         0.046    -0.571    food/rng/value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_hd_vga_clock
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y4    h_count_reg[11]_i_2__0/I
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y5    graphics/clocks/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X38Y0      food/rng/value_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X28Y1      food/rng/value_reg[10]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X28Y1      food/rng/value_reg[11]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X28Y1      food/rng/value_reg[12]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X28Y1      food/rng/value_reg[13]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X28Y1      food/rng/value_reg[14]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X30Y1      food/rng/value_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X38Y0      food/rng/value_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X38Y0      food/rng/value_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X28Y1      food/rng/value_reg[10]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X28Y1      food/rng/value_reg[10]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X28Y1      food/rng/value_reg[11]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X28Y1      food/rng/value_reg[11]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X28Y1      food/rng/value_reg[12]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X28Y1      food/rng/value_reg[12]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X28Y1      food/rng/value_reg[13]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X28Y1      food/rng/value_reg[13]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X38Y0      food/rng/value_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X38Y0      food/rng/value_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X28Y1      food/rng/value_reg[10]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X28Y1      food/rng/value_reg[10]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X28Y1      food/rng/value_reg[11]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X28Y1      food/rng/value_reg[11]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X28Y1      food/rng/value_reg[12]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X28Y1      food/rng/value_reg[12]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X28Y1      food/rng/value_reg[13]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X28Y1      food/rng/value_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock
  To Clock:  vga_sd_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack       34.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.702ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.287ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.927ns  (logic 1.818ns (30.672%)  route 4.109ns (69.328%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.961ns = ( 41.365 - 40.404 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.858ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.563     1.858    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456     2.314 f  graphics/sd/h_count_reg[10]/Q
                         net (fo=6, routed)           0.867     3.181    graphics/sd/Q[6]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124     3.305 f  graphics/sd/h_sync_state_i_2/O
                         net (fo=3, routed)           1.030     4.335    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.459 r  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           1.162     5.622    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.746 r  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.049     6.795    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X44Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.919 r  graphics/sd/v_count[4]_i_5/O
                         net (fo=1, routed)           0.000     6.919    graphics/sd/v_count[4]_i_5_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.451 r  graphics/sd/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.451    graphics/sd/v_count_reg[4]_i_1_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.785 r  graphics/sd/v_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.785    graphics/sd/v_count_reg[8]_i_1_n_6
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.309 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    39.830    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.921 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.444    41.365    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[9]/C
                         clock pessimism              0.858    42.223    
                         clock uncertainty           -0.213    42.010    
    SLICE_X44Y37         FDCE (Setup_fdce_C_D)        0.062    42.072    graphics/sd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         42.072    
                         arrival time                          -7.785    
  -------------------------------------------------------------------
                         slack                                 34.287    

Slack (MET) :             34.308ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.906ns  (logic 1.797ns (30.426%)  route 4.109ns (69.574%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.961ns = ( 41.365 - 40.404 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.858ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.563     1.858    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456     2.314 f  graphics/sd/h_count_reg[10]/Q
                         net (fo=6, routed)           0.867     3.181    graphics/sd/Q[6]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124     3.305 f  graphics/sd/h_sync_state_i_2/O
                         net (fo=3, routed)           1.030     4.335    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.459 r  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           1.162     5.622    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.746 r  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.049     6.795    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X44Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.919 r  graphics/sd/v_count[4]_i_5/O
                         net (fo=1, routed)           0.000     6.919    graphics/sd/v_count[4]_i_5_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.451 r  graphics/sd/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.451    graphics/sd/v_count_reg[4]_i_1_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.764 r  graphics/sd/v_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.764    graphics/sd/v_count_reg[8]_i_1_n_4
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.309 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    39.830    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.921 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.444    41.365    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[11]/C
                         clock pessimism              0.858    42.223    
                         clock uncertainty           -0.213    42.010    
    SLICE_X44Y37         FDCE (Setup_fdce_C_D)        0.062    42.072    graphics/sd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         42.072    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                 34.308    

Slack (MET) :             34.382ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.832ns  (logic 1.723ns (29.543%)  route 4.109ns (70.457%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.961ns = ( 41.365 - 40.404 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.858ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.563     1.858    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456     2.314 f  graphics/sd/h_count_reg[10]/Q
                         net (fo=6, routed)           0.867     3.181    graphics/sd/Q[6]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124     3.305 f  graphics/sd/h_sync_state_i_2/O
                         net (fo=3, routed)           1.030     4.335    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.459 r  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           1.162     5.622    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.746 r  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.049     6.795    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X44Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.919 r  graphics/sd/v_count[4]_i_5/O
                         net (fo=1, routed)           0.000     6.919    graphics/sd/v_count[4]_i_5_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.451 r  graphics/sd/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.451    graphics/sd/v_count_reg[4]_i_1_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.690 r  graphics/sd/v_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.690    graphics/sd/v_count_reg[8]_i_1_n_5
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.309 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    39.830    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.921 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.444    41.365    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[10]/C
                         clock pessimism              0.858    42.223    
                         clock uncertainty           -0.213    42.010    
    SLICE_X44Y37         FDCE (Setup_fdce_C_D)        0.062    42.072    graphics/sd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         42.072    
                         arrival time                          -7.690    
  -------------------------------------------------------------------
                         slack                                 34.382    

Slack (MET) :             34.398ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 1.707ns (29.349%)  route 4.109ns (70.651%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.961ns = ( 41.365 - 40.404 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.858ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.563     1.858    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456     2.314 f  graphics/sd/h_count_reg[10]/Q
                         net (fo=6, routed)           0.867     3.181    graphics/sd/Q[6]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124     3.305 f  graphics/sd/h_sync_state_i_2/O
                         net (fo=3, routed)           1.030     4.335    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.459 r  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           1.162     5.622    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.746 r  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.049     6.795    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X44Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.919 r  graphics/sd/v_count[4]_i_5/O
                         net (fo=1, routed)           0.000     6.919    graphics/sd/v_count[4]_i_5_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.451 r  graphics/sd/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.451    graphics/sd/v_count_reg[4]_i_1_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.674 r  graphics/sd/v_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.674    graphics/sd/v_count_reg[8]_i_1_n_7
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.309 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    39.830    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.921 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.444    41.365    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[8]/C
                         clock pessimism              0.858    42.223    
                         clock uncertainty           -0.213    42.010    
    SLICE_X44Y37         FDCE (Setup_fdce_C_D)        0.062    42.072    graphics/sd/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         42.072    
                         arrival time                          -7.674    
  -------------------------------------------------------------------
                         slack                                 34.398    

Slack (MET) :             34.451ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 1.688ns (29.297%)  route 4.074ns (70.703%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 41.364 - 40.404 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.858ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.563     1.858    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456     2.314 f  graphics/sd/h_count_reg[10]/Q
                         net (fo=6, routed)           0.867     3.181    graphics/sd/Q[6]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124     3.305 f  graphics/sd/h_sync_state_i_2/O
                         net (fo=3, routed)           1.030     4.335    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.459 r  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           1.162     5.622    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.746 r  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.014     6.760    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.286 r  graphics/sd/v_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.286    graphics/sd/v_count_reg[0]_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.620 r  graphics/sd/v_count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.620    graphics/sd/v_count_reg[4]_i_1_n_6
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.309 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    39.830    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.921 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.443    41.364    graphics/sd/pixel_clock0
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[5]/C
                         clock pessimism              0.858    42.222    
                         clock uncertainty           -0.213    42.009    
    SLICE_X44Y36         FDCE (Setup_fdce_C_D)        0.062    42.071    graphics/sd/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         42.071    
                         arrival time                          -7.620    
  -------------------------------------------------------------------
                         slack                                 34.451    

Slack (MET) :             34.472ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.741ns  (logic 1.667ns (29.038%)  route 4.074ns (70.962%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 41.364 - 40.404 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.858ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.563     1.858    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456     2.314 f  graphics/sd/h_count_reg[10]/Q
                         net (fo=6, routed)           0.867     3.181    graphics/sd/Q[6]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124     3.305 f  graphics/sd/h_sync_state_i_2/O
                         net (fo=3, routed)           1.030     4.335    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.459 r  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           1.162     5.622    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.746 r  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.014     6.760    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.286 r  graphics/sd/v_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.286    graphics/sd/v_count_reg[0]_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.599 r  graphics/sd/v_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.599    graphics/sd/v_count_reg[4]_i_1_n_4
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.309 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    39.830    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.921 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.443    41.364    graphics/sd/pixel_clock0
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[7]/C
                         clock pessimism              0.858    42.222    
                         clock uncertainty           -0.213    42.009    
    SLICE_X44Y36         FDCE (Setup_fdce_C_D)        0.062    42.071    graphics/sd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         42.071    
                         arrival time                          -7.599    
  -------------------------------------------------------------------
                         slack                                 34.472    

Slack (MET) :             34.546ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.667ns  (logic 1.593ns (28.111%)  route 4.074ns (71.889%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 41.364 - 40.404 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.858ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.563     1.858    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456     2.314 f  graphics/sd/h_count_reg[10]/Q
                         net (fo=6, routed)           0.867     3.181    graphics/sd/Q[6]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124     3.305 f  graphics/sd/h_sync_state_i_2/O
                         net (fo=3, routed)           1.030     4.335    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.459 r  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           1.162     5.622    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.746 r  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.014     6.760    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.286 r  graphics/sd/v_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.286    graphics/sd/v_count_reg[0]_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.525 r  graphics/sd/v_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.525    graphics/sd/v_count_reg[4]_i_1_n_5
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.309 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    39.830    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.921 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.443    41.364    graphics/sd/pixel_clock0
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[6]/C
                         clock pessimism              0.858    42.222    
                         clock uncertainty           -0.213    42.009    
    SLICE_X44Y36         FDCE (Setup_fdce_C_D)        0.062    42.071    graphics/sd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         42.071    
                         arrival time                          -7.525    
  -------------------------------------------------------------------
                         slack                                 34.546    

Slack (MET) :             34.562ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.651ns  (logic 1.577ns (27.908%)  route 4.074ns (72.092%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 41.364 - 40.404 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.858ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.563     1.858    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456     2.314 f  graphics/sd/h_count_reg[10]/Q
                         net (fo=6, routed)           0.867     3.181    graphics/sd/Q[6]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124     3.305 f  graphics/sd/h_sync_state_i_2/O
                         net (fo=3, routed)           1.030     4.335    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.459 r  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           1.162     5.622    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.746 r  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.014     6.760    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.286 r  graphics/sd/v_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.286    graphics/sd/v_count_reg[0]_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.509 r  graphics/sd/v_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.509    graphics/sd/v_count_reg[4]_i_1_n_7
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.309 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    39.830    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.921 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.443    41.364    graphics/sd/pixel_clock0
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[4]/C
                         clock pessimism              0.858    42.222    
                         clock uncertainty           -0.213    42.009    
    SLICE_X44Y36         FDCE (Setup_fdce_C_D)        0.062    42.071    graphics/sd/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         42.071    
                         arrival time                          -7.509    
  -------------------------------------------------------------------
                         slack                                 34.562    

Slack (MET) :             34.664ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 0.952ns (18.021%)  route 4.331ns (81.979%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.961ns = ( 41.365 - 40.404 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.858ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.563     1.858    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456     2.314 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=6, routed)           0.867     3.181    graphics/sd/Q[6]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124     3.305 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=3, routed)           1.030     4.335    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.459 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           1.162     5.622    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.746 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.494     6.240    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.124     6.364 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.777     7.141    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.309 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    39.830    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.921 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.444    41.365    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[10]/C
                         clock pessimism              0.858    42.223    
                         clock uncertainty           -0.213    42.010    
    SLICE_X44Y37         FDCE (Setup_fdce_C_CE)      -0.205    41.805    graphics/sd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         41.805    
                         arrival time                          -7.141    
  -------------------------------------------------------------------
                         slack                                 34.664    

Slack (MET) :             34.664ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 0.952ns (18.021%)  route 4.331ns (81.979%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.961ns = ( 41.365 - 40.404 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.858ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.563     1.858    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456     2.314 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=6, routed)           0.867     3.181    graphics/sd/Q[6]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124     3.305 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=3, routed)           1.030     4.335    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.459 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           1.162     5.622    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.746 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.494     6.240    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.124     6.364 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.777     7.141    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.309 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    39.830    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.921 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.444    41.365    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[11]/C
                         clock pessimism              0.858    42.223    
                         clock uncertainty           -0.213    42.010    
    SLICE_X44Y37         FDCE (Setup_fdce_C_CE)      -0.205    41.805    graphics/sd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         41.805    
                         arrival time                          -7.141    
  -------------------------------------------------------------------
                         slack                                 34.664    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.471ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.560     0.373    graphics/sd/pixel_clock0
    SLICE_X42Y37         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDCE (Prop_fdce_C_Q)         0.164     0.537 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.175     0.712    graphics/sd/Q[3]
    SLICE_X42Y37         LUT6 (Prop_lut6_I1_O)        0.045     0.757 r  graphics/sd/h_count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.757    graphics/sd/h_count[7]
    SLICE_X42Y37         FDCE                                         r  graphics/sd/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.829     0.471    graphics/sd/pixel_clock0
    SLICE_X42Y37         FDCE                                         r  graphics/sd/h_count_reg[7]/C
                         clock pessimism             -0.098     0.373    
    SLICE_X42Y37         FDCE (Hold_fdce_C_D)         0.120     0.493    graphics/sd/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.493    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.573%)  route 0.167ns (44.427%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.471ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.560     0.373    graphics/sd/pixel_clock0
    SLICE_X42Y37         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDCE (Prop_fdce_C_Q)         0.164     0.537 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.167     0.704    graphics/sd/Q[3]
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.045     0.749 r  graphics/sd/h_count[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.749    graphics/sd/h_count[6]
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.829     0.471    graphics/sd/pixel_clock0
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[6]/C
                         clock pessimism             -0.085     0.386    
    SLICE_X43Y37         FDCE (Hold_fdce_C_D)         0.092     0.478    graphics/sd/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           0.749    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_sync_state_reg/D
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.028%)  route 0.193ns (50.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.470ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.560     0.373    graphics/sd/pixel_clock0
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.141     0.514 r  graphics/sd/h_count_reg[6]/Q
                         net (fo=17, routed)          0.193     0.708    graphics/sd/Q[2]
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.045     0.753 r  graphics/sd/h_sync_state_i_1/O
                         net (fo=1, routed)           0.000     0.753    graphics/sd/h_sync_state_i_1_n_0
    SLICE_X41Y35         FDPE                                         r  graphics/sd/h_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.828     0.470    graphics/sd/pixel_clock0
    SLICE_X41Y35         FDPE                                         r  graphics/sd/h_sync_state_reg/C
                         clock pessimism             -0.083     0.387    
    SLICE_X41Y35         FDPE (Hold_fdpe_C_D)         0.091     0.478    graphics/sd/h_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.470ns
    Source Clock Delay      (SCD):    0.372ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.559     0.372    graphics/sd/pixel_clock0
    SLICE_X42Y36         FDCE                                         r  graphics/sd/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDCE (Prop_fdce_C_Q)         0.164     0.536 f  graphics/sd/h_count_reg[0]/Q
                         net (fo=4, routed)           0.187     0.724    graphics/sd/sen_h_count[0]_14[0]
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.045     0.769 r  graphics/sd/h_count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.769    graphics/sd/h_count[0]
    SLICE_X42Y36         FDCE                                         r  graphics/sd/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.828     0.470    graphics/sd/pixel_clock0
    SLICE_X42Y36         FDCE                                         r  graphics/sd/h_count_reg[0]/C
                         clock pessimism             -0.098     0.372    
    SLICE_X42Y36         FDCE (Hold_fdce_C_D)         0.120     0.492    graphics/sd/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.492    
                         arrival time                           0.769    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 graphics/sd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.473ns
    Source Clock Delay      (SCD):    0.375ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.562     0.375    graphics/sd/pixel_clock0
    SLICE_X36Y42         FDRE                                         r  graphics/sd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.141     0.516 r  graphics/sd/v_sync_reg/Q
                         net (fo=2, routed)           0.185     0.701    graphics/sd/sen_v_sync[0]_12
    SLICE_X36Y42         LUT3 (Prop_lut3_I2_O)        0.045     0.746 r  graphics/sd/v_sync_i_1/O
                         net (fo=1, routed)           0.000     0.746    graphics/sd/v_sync_i_1_n_0
    SLICE_X36Y42         FDRE                                         r  graphics/sd/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.831     0.473    graphics/sd/pixel_clock0
    SLICE_X36Y42         FDRE                                         r  graphics/sd/v_sync_reg/C
                         clock pessimism             -0.098     0.375    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.091     0.466    graphics/sd/v_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.466    
                         arrival time                           0.746    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.855%)  route 0.238ns (56.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.473ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.560     0.373    graphics/sd/pixel_clock0
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.141     0.514 f  graphics/sd/h_count_reg[5]/Q
                         net (fo=17, routed)          0.238     0.752    graphics/sd/Q[1]
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.045     0.797 r  graphics/sd/h_count[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.797    graphics/sd/h_count[10]
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.831     0.473    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
                         clock pessimism             -0.083     0.390    
    SLICE_X43Y38         FDCE (Hold_fdce_C_D)         0.091     0.481    graphics/sd/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.481    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.620%)  route 0.183ns (42.380%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.471ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.560     0.373    graphics/sd/pixel_clock0
    SLICE_X44Y35         FDCE                                         r  graphics/sd/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDCE (Prop_fdce_C_Q)         0.141     0.514 r  graphics/sd/v_count_reg[3]/Q
                         net (fo=4, routed)           0.183     0.697    graphics/sd/sen_v_count[0]_10[3]
    SLICE_X44Y35         LUT2 (Prop_lut2_I1_O)        0.045     0.742 r  graphics/sd/v_count[0]_i_5/O
                         net (fo=1, routed)           0.000     0.742    graphics/sd/v_count[0]_i_5_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.805 r  graphics/sd/v_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.805    graphics/sd/v_count_reg[0]_i_2_n_4
    SLICE_X44Y35         FDCE                                         r  graphics/sd/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.829     0.471    graphics/sd/pixel_clock0
    SLICE_X44Y35         FDCE                                         r  graphics/sd/v_count_reg[3]/C
                         clock pessimism             -0.098     0.373    
    SLICE_X44Y35         FDCE (Hold_fdce_C_D)         0.105     0.478    graphics/sd/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.338%)  route 0.185ns (42.662%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.472ns
    Source Clock Delay      (SCD):    0.374ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.561     0.374    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.141     0.515 r  graphics/sd/v_count_reg[11]/Q
                         net (fo=4, routed)           0.185     0.700    graphics/sd/v_count_reg[11]_0[7]
    SLICE_X44Y37         LUT2 (Prop_lut2_I1_O)        0.045     0.745 r  graphics/sd/v_count[8]_i_2/O
                         net (fo=1, routed)           0.000     0.745    graphics/sd/v_count[8]_i_2_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.808 r  graphics/sd/v_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.808    graphics/sd/v_count_reg[8]_i_1_n_4
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.830     0.472    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[11]/C
                         clock pessimism             -0.098     0.374    
    SLICE_X44Y37         FDCE (Hold_fdce_C_D)         0.105     0.479    graphics/sd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.338%)  route 0.185ns (42.662%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.471ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.560     0.373    graphics/sd/pixel_clock0
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDCE (Prop_fdce_C_Q)         0.141     0.514 r  graphics/sd/v_count_reg[7]/Q
                         net (fo=5, routed)           0.185     0.699    graphics/sd/v_count_reg[11]_0[3]
    SLICE_X44Y36         LUT2 (Prop_lut2_I1_O)        0.045     0.744 r  graphics/sd/v_count[4]_i_2/O
                         net (fo=1, routed)           0.000     0.744    graphics/sd/v_count[4]_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.807 r  graphics/sd/v_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.807    graphics/sd/v_count_reg[4]_i_1_n_4
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.829     0.471    graphics/sd/pixel_clock0
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[7]/C
                         clock pessimism             -0.098     0.373    
    SLICE_X44Y36         FDCE (Hold_fdce_C_D)         0.105     0.478    graphics/sd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.649%)  route 0.240ns (56.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.471ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.560     0.373    graphics/sd/pixel_clock0
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.141     0.514 f  graphics/sd/h_count_reg[5]/Q
                         net (fo=17, routed)          0.240     0.754    graphics/sd/Q[1]
    SLICE_X43Y37         LUT6 (Prop_lut6_I2_O)        0.045     0.799 r  graphics/sd/h_count[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.799    graphics/sd/h_count[8]
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.829     0.471    graphics/sd/pixel_clock0
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[8]/C
                         clock pessimism             -0.098     0.373    
    SLICE_X43Y37         FDCE (Hold_fdce_C_D)         0.092     0.465    graphics/sd/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.465    
                         arrival time                           0.799    
  -------------------------------------------------------------------
                         slack                                  0.334    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_sd_vga_clock
Waveform(ns):       { 0.000 20.202 }
Period(ns):         40.404
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.404      38.249     BUFGCTRL_X0Y3    h_count_reg[11]_i_2/I
Min Period        n/a     BUFG/I              n/a            2.155         40.404      38.249     BUFGCTRL_X0Y7    graphics/clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.404      39.155     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X42Y31     graphics/sd/blue_out_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X42Y31     graphics/sd/green_out_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X42Y36     graphics/sd/h_count_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X43Y38     graphics/sd/h_count_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X44Y38     graphics/sd/h_count_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X43Y36     graphics/sd/h_count_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.404      39.404     SLICE_X43Y36     graphics/sd/h_count_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.404      172.956    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X42Y31     graphics/sd/blue_out_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X42Y31     graphics/sd/blue_out_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X42Y31     graphics/sd/green_out_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X42Y31     graphics/sd/green_out_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X42Y36     graphics/sd/h_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X42Y36     graphics/sd/h_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X43Y38     graphics/sd/h_count_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X43Y38     graphics/sd/h_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X44Y38     graphics/sd/h_count_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X44Y38     graphics/sd/h_count_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X42Y31     graphics/sd/blue_out_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X42Y31     graphics/sd/blue_out_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X42Y31     graphics/sd/green_out_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X42Y31     graphics/sd/green_out_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X42Y36     graphics/sd/h_count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X42Y36     graphics/sd/h_count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X43Y38     graphics/sd/h_count_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X43Y38     graphics/sd/h_count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X44Y38     graphics/sd/h_count_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.202      19.702     SLICE_X44Y38     graphics/sd/h_count_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_vga_clock_1
  To Clock:  clkfbout_vga_clock_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_vga_clock_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         100.000     97.845     BUFGCTRL_X0Y6    graphics/clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       100.000     0.000      MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock_1
  To Clock:  tile_clock_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       43.357ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       26.436ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.357ns  (required time - arrival time)
  Source:                 snek/part_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        10.334ns  (logic 1.776ns (17.186%)  route 8.558ns (82.814%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 52.311 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.554    -0.958    snek/tile_clock
    SLICE_X39Y18         FDRE                                         r  snek/part_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.539 r  snek/part_number_reg[2]/Q
                         net (fo=124, routed)         3.555     3.017    snek/part_number_reg_n_0_[2]
    SLICE_X45Y1          MUXF7 (Prop_muxf7_S_O)       0.451     3.468 r  snek/found_hit_reg_i_313/O
                         net (fo=1, routed)           0.000     3.468    snek/found_hit_reg_i_313_n_0
    SLICE_X45Y1          MUXF8 (Prop_muxf8_I1_O)      0.094     3.562 r  snek/found_hit_reg_i_133/O
                         net (fo=1, routed)           1.335     4.897    snek/found_hit_reg_i_133_n_0
    SLICE_X48Y14         LUT6 (Prop_lut6_I5_O)        0.316     5.213 r  snek/found_hit_i_48/O
                         net (fo=1, routed)           1.289     6.502    snek/found_hit_i_48_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I0_O)        0.124     6.626 r  snek/found_hit_i_13/O
                         net (fo=1, routed)           1.001     7.627    snek/rows__0[4]
    SLICE_X46Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.751 r  snek/found_hit_i_4/O
                         net (fo=1, routed)           0.806     8.557    snek/found_hit_i_4_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I1_O)        0.124     8.681 r  snek/found_hit_i_2/O
                         net (fo=1, routed)           0.571     9.253    snek/found_hit0
    SLICE_X39Y19         LUT5 (Prop_lut5_I3_O)        0.124     9.377 r  snek/found_hit_i_1/O
                         net (fo=1, routed)           0.000     9.377    snek/found_hit_i_1_n_0
    SLICE_X39Y19         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.434    52.311    snek/tile_clock
    SLICE_X39Y19         FDRE                                         r  snek/found_hit_reg/C
                         clock pessimism              0.579    52.890    
                         clock uncertainty           -0.187    52.702    
    SLICE_X39Y19         FDRE (Setup_fdre_C_D)        0.031    52.733    snek/found_hit_reg
  -------------------------------------------------------------------
                         required time                         52.733    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                 43.357    

Slack (MET) :             49.193ns  (required time - arrival time)
  Source:                 snek/part_number_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[1]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 0.605ns (14.308%)  route 3.623ns (85.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 52.311 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.554    -0.958    snek/tile_clock
    SLICE_X39Y18         FDRE                                         r  snek/part_number_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  snek/part_number_reg[1]_rep__0/Q
                         net (fo=79, routed)          2.977     2.476    snek/part_number_reg[1]_rep__0_n_0
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.149     2.625 r  snek/part_number[1]_rep__1_i_1/O
                         net (fo=1, routed)           0.646     3.271    snek/part_number[1]_rep__1_i_1_n_0
    SLICE_X38Y19         FDRE                                         r  snek/part_number_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.434    52.311    snek/tile_clock
    SLICE_X38Y19         FDRE                                         r  snek/part_number_reg[1]_rep__1/C
                         clock pessimism              0.579    52.890    
                         clock uncertainty           -0.187    52.702    
    SLICE_X38Y19         FDRE (Setup_fdre_C_D)       -0.239    52.463    snek/part_number_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         52.463    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                 49.193    

Slack (MET) :             49.438ns  (required time - arrival time)
  Source:                 snek/part_number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/FSM_sequential_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 0.828ns (19.487%)  route 3.421ns (80.513%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 52.322 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.554    -0.958    snek/tile_clock
    SLICE_X39Y18         FDRE                                         r  snek/part_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  snek/part_number_reg[3]/Q
                         net (fo=95, routed)          1.080     0.578    snek/part_number_reg_n_0_[3]
    SLICE_X38Y19         LUT4 (Prop_lut4_I1_O)        0.124     0.702 r  snek/FSM_sequential_nstate[1]_i_12/O
                         net (fo=1, routed)           0.680     1.382    snek/FSM_sequential_nstate[1]_i_12_n_0
    SLICE_X38Y19         LUT5 (Prop_lut5_I4_O)        0.124     1.506 r  snek/FSM_sequential_nstate[1]_i_3/O
                         net (fo=2, routed)           1.661     3.168    snek/found_hit1
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.124     3.292 r  snek/FSM_sequential_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     3.292    snek/nstate__0[1]
    SLICE_X39Y43         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.445    52.322    snek/tile_clock
    SLICE_X39Y43         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C
                         clock pessimism              0.564    52.886    
                         clock uncertainty           -0.187    52.698    
    SLICE_X39Y43         FDRE (Setup_fdre_C_D)        0.031    52.729    snek/FSM_sequential_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         52.729    
                         arrival time                          -3.292    
  -------------------------------------------------------------------
                         slack                                 49.438    

Slack (MET) :             50.305ns  (required time - arrival time)
  Source:                 snek/part_number_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.580ns (17.193%)  route 2.794ns (82.807%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 52.314 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.554    -0.958    snek/tile_clock
    SLICE_X39Y18         FDRE                                         r  snek/part_number_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  snek/part_number_reg[1]_rep__0/Q
                         net (fo=79, routed)          2.794     2.292    snek/part_number_reg[1]_rep__0_n_0
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.124     2.416 r  snek/part_number[1]_rep_i_1/O
                         net (fo=1, routed)           0.000     2.416    snek/part_number[1]_rep_i_1_n_0
    SLICE_X40Y18         FDRE                                         r  snek/part_number_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.437    52.314    snek/tile_clock
    SLICE_X40Y18         FDRE                                         r  snek/part_number_reg[1]_rep/C
                         clock pessimism              0.564    52.878    
                         clock uncertainty           -0.187    52.690    
    SLICE_X40Y18         FDRE (Setup_fdre_C_D)        0.031    52.721    snek/part_number_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         52.721    
                         arrival time                          -2.416    
  -------------------------------------------------------------------
                         slack                                 50.305    

Slack (MET) :             50.311ns  (required time - arrival time)
  Source:                 snek/part_number_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.403ns  (logic 0.580ns (17.043%)  route 2.823ns (82.957%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 52.312 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.554    -0.958    snek/tile_clock
    SLICE_X39Y18         FDRE                                         r  snek/part_number_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  snek/part_number_reg[1]_rep__0/Q
                         net (fo=79, routed)          2.823     2.322    snek/part_number_reg[1]_rep__0_n_0
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.124     2.446 r  snek/part_number[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     2.446    snek/part_number[1]_rep__0_i_1_n_0
    SLICE_X39Y18         FDRE                                         r  snek/part_number_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.435    52.312    snek/tile_clock
    SLICE_X39Y18         FDRE                                         r  snek/part_number_reg[1]_rep__0/C
                         clock pessimism              0.603    52.915    
                         clock uncertainty           -0.187    52.727    
    SLICE_X39Y18         FDRE (Setup_fdre_C_D)        0.029    52.756    snek/part_number_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         52.756    
                         arrival time                          -2.446    
  -------------------------------------------------------------------
                         slack                                 50.311    

Slack (MET) :             50.921ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 0.610ns (24.673%)  route 1.862ns (75.327%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 52.312 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.557    -0.955    snek/tile_clock
    SLICE_X40Y17         FDRE                                         r  snek/part_number_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.499 r  snek/part_number_reg[0]_rep/Q
                         net (fo=17, routed)          1.082     0.583    snek/part_number_reg[0]_rep_n_0
    SLICE_X39Y18         LUT4 (Prop_lut4_I2_O)        0.154     0.737 r  snek/part_number[2]_i_1/O
                         net (fo=1, routed)           0.781     1.518    snek/part_number[2]_i_1_n_0
    SLICE_X39Y18         FDRE                                         r  snek/part_number_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.435    52.312    snek/tile_clock
    SLICE_X39Y18         FDRE                                         r  snek/part_number_reg[2]/C
                         clock pessimism              0.564    52.876    
                         clock uncertainty           -0.187    52.688    
    SLICE_X39Y18         FDRE (Setup_fdre_C_D)       -0.250    52.438    snek/part_number_reg[2]
  -------------------------------------------------------------------
                         required time                         52.438    
                         arrival time                          -1.518    
  -------------------------------------------------------------------
                         slack                                 50.921    

Slack (MET) :             50.978ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.574ns (23.721%)  route 1.846ns (76.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 52.314 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.554    -0.958    snek/tile_clock
    SLICE_X40Y19         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDCE (Prop_fdce_C_Q)         0.456    -0.502 r  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=20, routed)          1.274     0.773    snek/Q[0]
    SLICE_X40Y18         LUT3 (Prop_lut3_I2_O)        0.118     0.891 r  snek/part_number[1]_i_1/O
                         net (fo=1, routed)           0.572     1.462    snek/part_number[1]_i_1_n_0
    SLICE_X40Y18         FDRE                                         r  snek/part_number_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.437    52.314    snek/tile_clock
    SLICE_X40Y18         FDRE                                         r  snek/part_number_reg[1]/C
                         clock pessimism              0.578    52.892    
                         clock uncertainty           -0.187    52.704    
    SLICE_X40Y18         FDRE (Setup_fdre_C_D)       -0.264    52.440    snek/part_number_reg[1]
  -------------------------------------------------------------------
                         required time                         52.440    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                 50.978    

Slack (MET) :             51.304ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[0]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.409ns  (logic 0.580ns (24.072%)  route 1.829ns (75.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 52.316 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.557    -0.955    snek/tile_clock
    SLICE_X40Y17         FDRE                                         r  snek/part_number_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  snek/part_number_reg[0]_rep/Q
                         net (fo=17, routed)          1.829     1.331    snek/part_number_reg[0]_rep_n_0
    SLICE_X40Y17         LUT3 (Prop_lut3_I1_O)        0.124     1.455 r  snek/part_number[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.455    snek/part_number[0]_rep__0_i_1_n_0
    SLICE_X40Y17         FDRE                                         r  snek/part_number_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.439    52.316    snek/tile_clock
    SLICE_X40Y17         FDRE                                         r  snek/part_number_reg[0]_rep__0/C
                         clock pessimism              0.602    52.918    
                         clock uncertainty           -0.187    52.730    
    SLICE_X40Y17         FDRE (Setup_fdre_C_D)        0.029    52.759    snek/part_number_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         52.759    
                         arrival time                          -1.455    
  -------------------------------------------------------------------
                         slack                                 51.304    

Slack (MET) :             51.368ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            food/part/vs/sync_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.456ns (20.511%)  route 1.767ns (79.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 52.328 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.558    -0.954    food/part/vs/tile_clock
    SLICE_X41Y33         FDRE                                         r  food/part/vs/sync_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  food/part/vs/sync_reg[0][0]/Q
                         net (fo=1, routed)           1.767     1.270    food/part/vs/sync_reg_n_0_[0][0]
    SLICE_X49Y5          FDRE                                         r  food/part/vs/sync_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.451    52.328    food/part/vs/tile_clock
    SLICE_X49Y5          FDRE                                         r  food/part/vs/sync_reg[1][0]/C
                         clock pessimism              0.564    52.892    
                         clock uncertainty           -0.187    52.704    
    SLICE_X49Y5          FDRE (Setup_fdre_C_D)       -0.067    52.637    food/part/vs/sync_reg[1][0]
  -------------------------------------------------------------------
                         required time                         52.637    
                         arrival time                          -1.270    
  -------------------------------------------------------------------
                         slack                                 51.368    

Slack (MET) :             51.448ns  (required time - arrival time)
  Source:                 snek/part_number_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            53.872ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.766ns (33.042%)  route 1.552ns (66.958%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 52.311 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.553    -0.959    snek/tile_clock
    SLICE_X38Y19         FDRE                                         r  snek/part_number_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  snek/part_number_reg[1]_rep__1/Q
                         net (fo=110, routed)         1.058     0.617    snek/part_number_reg[1]_rep__1_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I2_O)        0.124     0.741 r  snek/part_number[7]_i_2/O
                         net (fo=2, routed)           0.494     1.236    snek/part_number[7]_i_2_n_0
    SLICE_X38Y19         LUT3 (Prop_lut3_I1_O)        0.124     1.360 r  snek/part_number[6]_i_1/O
                         net (fo=1, routed)           0.000     1.360    snek/part_number[6]_i_1_n_0
    SLICE_X38Y19         FDRE                                         r  snek/part_number_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.434    52.311    snek/tile_clock
    SLICE_X38Y19         FDRE                                         r  snek/part_number_reg[6]/C
                         clock pessimism              0.603    52.914    
                         clock uncertainty           -0.187    52.726    
    SLICE_X38Y19         FDRE (Setup_fdre_C_D)        0.081    52.807    snek/part_number_reg[6]
  -------------------------------------------------------------------
                         required time                         52.807    
                         arrival time                          -1.360    
  -------------------------------------------------------------------
                         slack                                 51.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.585    -0.596    display/tile_clock
    SLICE_X63Y22         FDCE                                         r  display/clock_divide_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  display/clock_divide_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.347    display/clock_divide_reg_n_0_[3]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.239 r  display/clock_divide_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.239    display/clock_divide_reg[0]_i_1_n_4
    SLICE_X63Y22         FDCE                                         r  display/clock_divide_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.853    -0.837    display/tile_clock
    SLICE_X63Y22         FDCE                                         r  display/clock_divide_reg[3]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X63Y22         FDCE (Hold_fdce_C_D)         0.105    -0.491    display/clock_divide_reg[3]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.582    -0.599    display/tile_clock
    SLICE_X63Y24         FDCE                                         r  display/clock_divide_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  display/clock_divide_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.350    display/clock_divide_reg_n_0_[11]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.242 r  display/clock_divide_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.242    display/clock_divide_reg[8]_i_1_n_4
    SLICE_X63Y24         FDCE                                         r  display/clock_divide_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.850    -0.840    display/tile_clock
    SLICE_X63Y24         FDCE                                         r  display/clock_divide_reg[11]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X63Y24         FDCE (Hold_fdce_C_D)         0.105    -0.494    display/clock_divide_reg[11]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.583    -0.598    display/tile_clock
    SLICE_X63Y23         FDCE                                         r  display/clock_divide_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  display/clock_divide_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.349    display/clock_divide_reg_n_0_[7]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.241 r  display/clock_divide_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.241    display/clock_divide_reg[4]_i_1_n_4
    SLICE_X63Y23         FDCE                                         r  display/clock_divide_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.851    -0.839    display/tile_clock
    SLICE_X63Y23         FDCE                                         r  display/clock_divide_reg[7]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X63Y23         FDCE (Hold_fdce_C_D)         0.105    -0.493    display/clock_divide_reg[7]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.582    -0.599    display/tile_clock
    SLICE_X63Y25         FDCE                                         r  display/clock_divide_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  display/clock_divide_reg[12]/Q
                         net (fo=1, routed)           0.105    -0.353    display/clock_divide_reg_n_0_[12]
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.238 r  display/clock_divide_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.238    display/clock_divide_reg[12]_i_1_n_7
    SLICE_X63Y25         FDCE                                         r  display/clock_divide_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.850    -0.840    display/tile_clock
    SLICE_X63Y25         FDCE                                         r  display/clock_divide_reg[12]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X63Y25         FDCE (Hold_fdce_C_D)         0.105    -0.494    display/clock_divide_reg[12]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.583    -0.598    display/tile_clock
    SLICE_X63Y23         FDCE                                         r  display/clock_divide_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  display/clock_divide_reg[4]/Q
                         net (fo=1, routed)           0.105    -0.352    display/clock_divide_reg_n_0_[4]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.237 r  display/clock_divide_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.237    display/clock_divide_reg[4]_i_1_n_7
    SLICE_X63Y23         FDCE                                         r  display/clock_divide_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.851    -0.839    display/tile_clock
    SLICE_X63Y23         FDCE                                         r  display/clock_divide_reg[4]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X63Y23         FDCE (Hold_fdce_C_D)         0.105    -0.493    display/clock_divide_reg[4]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.582    -0.599    display/tile_clock
    SLICE_X63Y24         FDCE                                         r  display/clock_divide_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  display/clock_divide_reg[8]/Q
                         net (fo=1, routed)           0.105    -0.353    display/clock_divide_reg_n_0_[8]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.238 r  display/clock_divide_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.238    display/clock_divide_reg[8]_i_1_n_7
    SLICE_X63Y24         FDCE                                         r  display/clock_divide_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.850    -0.840    display/tile_clock
    SLICE_X63Y24         FDCE                                         r  display/clock_divide_reg[8]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X63Y24         FDCE (Hold_fdce_C_D)         0.105    -0.494    display/clock_divide_reg[8]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.585    -0.596    display/tile_clock
    SLICE_X63Y22         FDCE                                         r  display/clock_divide_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  display/clock_divide_reg[2]/Q
                         net (fo=1, routed)           0.109    -0.346    display/clock_divide_reg_n_0_[2]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.235 r  display/clock_divide_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.235    display/clock_divide_reg[0]_i_1_n_5
    SLICE_X63Y22         FDCE                                         r  display/clock_divide_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.853    -0.837    display/tile_clock
    SLICE_X63Y22         FDCE                                         r  display/clock_divide_reg[2]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X63Y22         FDCE (Hold_fdce_C_D)         0.105    -0.491    display/clock_divide_reg[2]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.582    -0.599    display/tile_clock
    SLICE_X63Y24         FDCE                                         r  display/clock_divide_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  display/clock_divide_reg[10]/Q
                         net (fo=1, routed)           0.109    -0.349    display/clock_divide_reg_n_0_[10]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.238 r  display/clock_divide_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.238    display/clock_divide_reg[8]_i_1_n_5
    SLICE_X63Y24         FDCE                                         r  display/clock_divide_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.850    -0.840    display/tile_clock
    SLICE_X63Y24         FDCE                                         r  display/clock_divide_reg[10]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X63Y24         FDCE (Hold_fdce_C_D)         0.105    -0.494    display/clock_divide_reg[10]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.582    -0.599    display/tile_clock
    SLICE_X63Y25         FDCE                                         r  display/clock_divide_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  display/clock_divide_reg[14]/Q
                         net (fo=1, routed)           0.109    -0.349    display/clock_divide_reg_n_0_[14]
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.238 r  display/clock_divide_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.238    display/clock_divide_reg[12]_i_1_n_5
    SLICE_X63Y25         FDCE                                         r  display/clock_divide_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.850    -0.840    display/tile_clock
    SLICE_X63Y25         FDCE                                         r  display/clock_divide_reg[14]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X63Y25         FDCE (Hold_fdce_C_D)         0.105    -0.494    display/clock_divide_reg[14]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.583    -0.598    display/tile_clock
    SLICE_X63Y23         FDCE                                         r  display/clock_divide_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  display/clock_divide_reg[6]/Q
                         net (fo=1, routed)           0.109    -0.348    display/clock_divide_reg_n_0_[6]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.237 r  display/clock_divide_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.237    display/clock_divide_reg[4]_i_1_n_5
    SLICE_X63Y23         FDCE                                         r  display/clock_divide_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.851    -0.839    display/tile_clock
    SLICE_X63Y23         FDCE                                         r  display/clock_divide_reg[6]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X63Y23         FDCE (Hold_fdce_C_D)         0.105    -0.493    display/clock_divide_reg[6]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tile_clock_vga_clock_1
Waveform(ns):       { 0.000 26.936 }
Period(ns):         53.872
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         53.872      51.717     BUFGCTRL_X0Y1    graphics/clocks/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         53.872      52.623     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         53.872      52.872     SLICE_X63Y22     display/clock_divide_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         53.872      52.872     SLICE_X63Y24     display/clock_divide_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         53.872      52.872     SLICE_X63Y24     display/clock_divide_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         53.872      52.872     SLICE_X63Y25     display/clock_divide_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         53.872      52.872     SLICE_X63Y25     display/clock_divide_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         53.872      52.872     SLICE_X63Y25     display/clock_divide_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         53.872      52.872     SLICE_X63Y25     display/clock_divide_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         53.872      52.872     SLICE_X63Y22     display/clock_divide_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       53.872      159.488    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y22     display/clock_divide_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y22     display/clock_divide_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y24     display/clock_divide_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y24     display/clock_divide_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y24     display/clock_divide_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y24     display/clock_divide_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y25     display/clock_divide_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y25     display/clock_divide_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y25     display/clock_divide_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y25     display/clock_divide_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y22     display/clock_divide_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y22     display/clock_divide_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y24     display/clock_divide_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y24     display/clock_divide_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y24     display/clock_divide_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y24     display/clock_divide_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y25     display/clock_divide_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y25     display/clock_divide_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y25     display/clock_divide_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         26.936      26.436     SLICE_X63Y25     display/clock_divide_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock_1
  To Clock:  vga_hd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        8.558ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.558ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.793ns  (logic 2.067ns (43.123%)  route 2.726ns (56.877%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.334ns = ( 14.802 - 13.468 ) 
    Source Clock Delay      (SCD):    2.323ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561     2.323    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419     2.742 f  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.878     3.621    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.296     3.917 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=3, routed)           0.605     4.522    graphics/hd/v_count[0]_i_3__0_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.646 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.465     5.111    graphics/hd/h_sync_state1__4
    SLICE_X38Y34         LUT6 (Prop_lut6_I4_O)        0.124     5.235 f  graphics/hd/v_count[0]_i_6__0/O
                         net (fo=14, routed)          0.778     6.013    graphics/hd/v_count1__10
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.137 r  graphics/hd/v_count[0]_i_11__0/O
                         net (fo=1, routed)           0.000     6.137    graphics/hd/v_count[0]_i_11__0_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.669 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.669    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.783 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.783    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.117 r  graphics/hd/v_count_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.117    graphics/hd/v_count_reg[8]_i_1__0_n_6
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122    12.580 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529    13.109    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    13.363 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.439    14.802    graphics/hd/pixel_clock01_out
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[9]/C
                         clock pessimism              0.963    15.765    
                         clock uncertainty           -0.151    15.613    
    SLICE_X37Y34         FDCE (Setup_fdce_C_D)        0.062    15.675    graphics/hd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.675    
                         arrival time                          -7.117    
  -------------------------------------------------------------------
                         slack                                  8.558    

Slack (MET) :             8.579ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.772ns  (logic 2.046ns (42.872%)  route 2.726ns (57.128%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.334ns = ( 14.802 - 13.468 ) 
    Source Clock Delay      (SCD):    2.323ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561     2.323    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419     2.742 f  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.878     3.621    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.296     3.917 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=3, routed)           0.605     4.522    graphics/hd/v_count[0]_i_3__0_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.646 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.465     5.111    graphics/hd/h_sync_state1__4
    SLICE_X38Y34         LUT6 (Prop_lut6_I4_O)        0.124     5.235 f  graphics/hd/v_count[0]_i_6__0/O
                         net (fo=14, routed)          0.778     6.013    graphics/hd/v_count1__10
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.137 r  graphics/hd/v_count[0]_i_11__0/O
                         net (fo=1, routed)           0.000     6.137    graphics/hd/v_count[0]_i_11__0_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.669 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.669    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.783 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.783    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.096 r  graphics/hd/v_count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.096    graphics/hd/v_count_reg[8]_i_1__0_n_4
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122    12.580 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529    13.109    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    13.363 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.439    14.802    graphics/hd/pixel_clock01_out
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[11]/C
                         clock pessimism              0.963    15.765    
                         clock uncertainty           -0.151    15.613    
    SLICE_X37Y34         FDCE (Setup_fdce_C_D)        0.062    15.675    graphics/hd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.675    
                         arrival time                          -7.096    
  -------------------------------------------------------------------
                         slack                                  8.579    

Slack (MET) :             8.653ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 1.972ns (41.973%)  route 2.726ns (58.027%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.334ns = ( 14.802 - 13.468 ) 
    Source Clock Delay      (SCD):    2.323ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561     2.323    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419     2.742 f  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.878     3.621    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.296     3.917 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=3, routed)           0.605     4.522    graphics/hd/v_count[0]_i_3__0_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.646 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.465     5.111    graphics/hd/h_sync_state1__4
    SLICE_X38Y34         LUT6 (Prop_lut6_I4_O)        0.124     5.235 f  graphics/hd/v_count[0]_i_6__0/O
                         net (fo=14, routed)          0.778     6.013    graphics/hd/v_count1__10
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.137 r  graphics/hd/v_count[0]_i_11__0/O
                         net (fo=1, routed)           0.000     6.137    graphics/hd/v_count[0]_i_11__0_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.669 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.669    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.783 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.783    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.022 r  graphics/hd/v_count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     7.022    graphics/hd/v_count_reg[8]_i_1__0_n_5
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122    12.580 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529    13.109    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    13.363 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.439    14.802    graphics/hd/pixel_clock01_out
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[10]/C
                         clock pessimism              0.963    15.765    
                         clock uncertainty           -0.151    15.613    
    SLICE_X37Y34         FDCE (Setup_fdce_C_D)        0.062    15.675    graphics/hd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.675    
                         arrival time                          -7.022    
  -------------------------------------------------------------------
                         slack                                  8.653    

Slack (MET) :             8.669ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.682ns  (logic 1.956ns (41.774%)  route 2.726ns (58.226%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.334ns = ( 14.802 - 13.468 ) 
    Source Clock Delay      (SCD):    2.323ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561     2.323    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419     2.742 f  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.878     3.621    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.296     3.917 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=3, routed)           0.605     4.522    graphics/hd/v_count[0]_i_3__0_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.646 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.465     5.111    graphics/hd/h_sync_state1__4
    SLICE_X38Y34         LUT6 (Prop_lut6_I4_O)        0.124     5.235 f  graphics/hd/v_count[0]_i_6__0/O
                         net (fo=14, routed)          0.778     6.013    graphics/hd/v_count1__10
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.137 r  graphics/hd/v_count[0]_i_11__0/O
                         net (fo=1, routed)           0.000     6.137    graphics/hd/v_count[0]_i_11__0_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.669 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.669    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.783 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.783    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.006 r  graphics/hd/v_count_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     7.006    graphics/hd/v_count_reg[8]_i_1__0_n_7
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122    12.580 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529    13.109    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    13.363 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.439    14.802    graphics/hd/pixel_clock01_out
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[8]/C
                         clock pessimism              0.963    15.765    
                         clock uncertainty           -0.151    15.613    
    SLICE_X37Y34         FDCE (Setup_fdce_C_D)        0.062    15.675    graphics/hd/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.675    
                         arrival time                          -7.006    
  -------------------------------------------------------------------
                         slack                                  8.669    

Slack (MET) :             8.671ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 1.953ns (41.737%)  route 2.726ns (58.263%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.333ns = ( 14.801 - 13.468 ) 
    Source Clock Delay      (SCD):    2.323ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561     2.323    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419     2.742 f  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.878     3.621    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.296     3.917 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=3, routed)           0.605     4.522    graphics/hd/v_count[0]_i_3__0_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.646 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.465     5.111    graphics/hd/h_sync_state1__4
    SLICE_X38Y34         LUT6 (Prop_lut6_I4_O)        0.124     5.235 f  graphics/hd/v_count[0]_i_6__0/O
                         net (fo=14, routed)          0.778     6.013    graphics/hd/v_count1__10
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.137 r  graphics/hd/v_count[0]_i_11__0/O
                         net (fo=1, routed)           0.000     6.137    graphics/hd/v_count[0]_i_11__0_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.669 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.669    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.003 r  graphics/hd/v_count_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.003    graphics/hd/v_count_reg[4]_i_1__0_n_6
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122    12.580 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529    13.109    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    13.363 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.438    14.801    graphics/hd/pixel_clock01_out
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[5]/C
                         clock pessimism              0.963    15.764    
                         clock uncertainty           -0.151    15.612    
    SLICE_X37Y33         FDCE (Setup_fdce_C_D)        0.062    15.674    graphics/hd/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.674    
                         arrival time                          -7.003    
  -------------------------------------------------------------------
                         slack                                  8.671    

Slack (MET) :             8.692ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 1.932ns (41.474%)  route 2.726ns (58.526%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.333ns = ( 14.801 - 13.468 ) 
    Source Clock Delay      (SCD):    2.323ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561     2.323    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419     2.742 f  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.878     3.621    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.296     3.917 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=3, routed)           0.605     4.522    graphics/hd/v_count[0]_i_3__0_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.646 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.465     5.111    graphics/hd/h_sync_state1__4
    SLICE_X38Y34         LUT6 (Prop_lut6_I4_O)        0.124     5.235 f  graphics/hd/v_count[0]_i_6__0/O
                         net (fo=14, routed)          0.778     6.013    graphics/hd/v_count1__10
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.137 r  graphics/hd/v_count[0]_i_11__0/O
                         net (fo=1, routed)           0.000     6.137    graphics/hd/v_count[0]_i_11__0_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.669 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.669    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.982 r  graphics/hd/v_count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     6.982    graphics/hd/v_count_reg[4]_i_1__0_n_4
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122    12.580 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529    13.109    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    13.363 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.438    14.801    graphics/hd/pixel_clock01_out
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[7]/C
                         clock pessimism              0.963    15.764    
                         clock uncertainty           -0.151    15.612    
    SLICE_X37Y33         FDCE (Setup_fdce_C_D)        0.062    15.674    graphics/hd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.674    
                         arrival time                          -6.982    
  -------------------------------------------------------------------
                         slack                                  8.692    

Slack (MET) :             8.766ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 1.858ns (40.530%)  route 2.726ns (59.470%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.333ns = ( 14.801 - 13.468 ) 
    Source Clock Delay      (SCD):    2.323ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561     2.323    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419     2.742 f  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.878     3.621    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.296     3.917 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=3, routed)           0.605     4.522    graphics/hd/v_count[0]_i_3__0_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.646 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.465     5.111    graphics/hd/h_sync_state1__4
    SLICE_X38Y34         LUT6 (Prop_lut6_I4_O)        0.124     5.235 f  graphics/hd/v_count[0]_i_6__0/O
                         net (fo=14, routed)          0.778     6.013    graphics/hd/v_count1__10
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.137 r  graphics/hd/v_count[0]_i_11__0/O
                         net (fo=1, routed)           0.000     6.137    graphics/hd/v_count[0]_i_11__0_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.669 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.669    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.908 r  graphics/hd/v_count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     6.908    graphics/hd/v_count_reg[4]_i_1__0_n_5
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122    12.580 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529    13.109    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    13.363 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.438    14.801    graphics/hd/pixel_clock01_out
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[6]/C
                         clock pessimism              0.963    15.764    
                         clock uncertainty           -0.151    15.612    
    SLICE_X37Y33         FDCE (Setup_fdce_C_D)        0.062    15.674    graphics/hd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.674    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                  8.766    

Slack (MET) :             8.782ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 1.842ns (40.321%)  route 2.726ns (59.679%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.333ns = ( 14.801 - 13.468 ) 
    Source Clock Delay      (SCD):    2.323ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561     2.323    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419     2.742 f  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.878     3.621    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.296     3.917 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=3, routed)           0.605     4.522    graphics/hd/v_count[0]_i_3__0_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.646 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.465     5.111    graphics/hd/h_sync_state1__4
    SLICE_X38Y34         LUT6 (Prop_lut6_I4_O)        0.124     5.235 f  graphics/hd/v_count[0]_i_6__0/O
                         net (fo=14, routed)          0.778     6.013    graphics/hd/v_count1__10
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.137 r  graphics/hd/v_count[0]_i_11__0/O
                         net (fo=1, routed)           0.000     6.137    graphics/hd/v_count[0]_i_11__0_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.669 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.669    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.892 r  graphics/hd/v_count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     6.892    graphics/hd/v_count_reg[4]_i_1__0_n_7
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122    12.580 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529    13.109    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    13.363 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.438    14.801    graphics/hd/pixel_clock01_out
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[4]/C
                         clock pessimism              0.963    15.764    
                         clock uncertainty           -0.151    15.612    
    SLICE_X37Y33         FDCE (Setup_fdce_C_D)        0.062    15.674    graphics/hd/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.674    
                         arrival time                          -6.892    
  -------------------------------------------------------------------
                         slack                                  8.782    

Slack (MET) :             8.820ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 1.087ns (25.498%)  route 3.176ns (74.502%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 14.800 - 13.468 ) 
    Source Clock Delay      (SCD):    2.323ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561     2.323    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419     2.742 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.878     3.621    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.296     3.917 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=3, routed)           0.605     4.522    graphics/hd/v_count[0]_i_3__0_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.646 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.465     5.111    graphics/hd/h_sync_state1__4
    SLICE_X38Y34         LUT6 (Prop_lut6_I4_O)        0.124     5.235 r  graphics/hd/v_count[0]_i_6__0/O
                         net (fo=14, routed)          0.387     5.622    graphics/hd/v_count1__10
    SLICE_X40Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.746 r  graphics/hd/v_count[0]_i_1__0/O
                         net (fo=12, routed)          0.840     6.587    graphics/hd/v_count[0]_i_1__0_n_0
    SLICE_X37Y32         FDCE                                         r  graphics/hd/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122    12.580 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529    13.109    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    13.363 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.437    14.800    graphics/hd/pixel_clock01_out
    SLICE_X37Y32         FDCE                                         r  graphics/hd/v_count_reg[0]/C
                         clock pessimism              0.963    15.763    
                         clock uncertainty           -0.151    15.611    
    SLICE_X37Y32         FDCE (Setup_fdce_C_CE)      -0.205    15.406    graphics/hd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.406    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  8.820    

Slack (MET) :             8.820ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 1.087ns (25.498%)  route 3.176ns (74.502%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 14.800 - 13.468 ) 
    Source Clock Delay      (SCD):    2.323ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561     2.323    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419     2.742 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.878     3.621    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.296     3.917 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=3, routed)           0.605     4.522    graphics/hd/v_count[0]_i_3__0_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.646 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.465     5.111    graphics/hd/h_sync_state1__4
    SLICE_X38Y34         LUT6 (Prop_lut6_I4_O)        0.124     5.235 r  graphics/hd/v_count[0]_i_6__0/O
                         net (fo=14, routed)          0.387     5.622    graphics/hd/v_count1__10
    SLICE_X40Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.746 r  graphics/hd/v_count[0]_i_1__0/O
                         net (fo=12, routed)          0.840     6.587    graphics/hd/v_count[0]_i_1__0_n_0
    SLICE_X37Y32         FDCE                                         r  graphics/hd/v_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122    12.580 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529    13.109    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    13.363 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.437    14.800    graphics/hd/pixel_clock01_out
    SLICE_X37Y32         FDCE                                         r  graphics/hd/v_count_reg[1]/C
                         clock pessimism              0.963    15.763    
                         clock uncertainty           -0.151    15.611    
    SLICE_X37Y32         FDCE (Setup_fdce_C_CE)      -0.205    15.406    graphics/hd/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.406    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  8.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 food/rng/value_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.564    -0.617    food/rng/value_reg[19]_0
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.476 r  food/rng/value_reg[1]/Q
                         net (fo=2, routed)           0.119    -0.357    food/rng/Q[1]
    SLICE_X38Y0          FDPE                                         r  food/rng/value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X38Y0          FDPE                                         r  food/rng/value_reg[0]/C
                         clock pessimism              0.255    -0.601    
    SLICE_X38Y0          FDPE (Hold_fdpe_C_D)         0.059    -0.542    food/rng/value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 food/rng/value_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.968%)  route 0.173ns (55.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.564    -0.617    food/rng/value_reg[19]_0
    SLICE_X36Y1          FDPE                                         r  food/rng/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.476 r  food/rng/value_reg[6]/Q
                         net (fo=2, routed)           0.173    -0.304    food/rng/Q[6]
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[5]/C
                         clock pessimism              0.255    -0.601    
    SLICE_X39Y1          FDPE (Hold_fdpe_C_D)         0.075    -0.526    food/rng/value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 food/rng/value_reg[16]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.229%)  route 0.185ns (56.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.564    -0.617    food/rng/value_reg[19]_0
    SLICE_X33Y1          FDPE                                         r  food/rng/value_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.476 r  food/rng/value_reg[16]/Q
                         net (fo=1, routed)           0.185    -0.291    food/rng/value_reg_n_0_[16]
    SLICE_X30Y1          FDPE                                         r  food/rng/value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X30Y1          FDPE                                         r  food/rng/value_reg[15]/C
                         clock pessimism              0.255    -0.601    
    SLICE_X30Y1          FDPE (Hold_fdpe_C_D)         0.087    -0.514    food/rng/value_reg[15]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 food/rng/value_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.104%)  route 0.177ns (51.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.564    -0.617    food/rng/value_reg[19]_0
    SLICE_X30Y1          FDPE                                         r  food/rng/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDPE (Prop_fdpe_C_Q)         0.164    -0.453 r  food/rng/value_reg[15]/Q
                         net (fo=2, routed)           0.177    -0.276    food/rng/Q[15]
    SLICE_X28Y1          FDPE                                         r  food/rng/value_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.834    -0.856    food/rng/value_reg[19]_0
    SLICE_X28Y1          FDPE                                         r  food/rng/value_reg[14]/C
                         clock pessimism              0.274    -0.581    
    SLICE_X28Y1          FDPE (Hold_fdpe_C_D)         0.075    -0.506    food/rng/value_reg[14]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 food/rng/value_reg[18]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.564    -0.617    food/rng/value_reg[19]_0
    SLICE_X33Y1          FDPE                                         r  food/rng/value_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDPE (Prop_fdpe_C_Q)         0.128    -0.489 r  food/rng/value_reg[18]/Q
                         net (fo=1, routed)           0.119    -0.370    food/rng/value_reg_n_0_[18]
    SLICE_X33Y1          FDPE                                         r  food/rng/value_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X33Y1          FDPE                                         r  food/rng/value_reg[17]/C
                         clock pessimism              0.239    -0.617    
    SLICE_X33Y1          FDPE (Hold_fdpe_C_D)         0.012    -0.605    food/rng/value_reg[17]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 food/rng/value_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.760%)  route 0.181ns (56.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.564    -0.617    food/rng/value_reg[19]_0
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.476 r  food/rng/value_reg[3]/Q
                         net (fo=2, routed)           0.181    -0.295    food/rng/Q[3]
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[2]/C
                         clock pessimism              0.239    -0.617    
    SLICE_X39Y1          FDPE (Hold_fdpe_C_D)         0.066    -0.551    food/rng/value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 food/rng/value_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.649%)  route 0.182ns (56.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.564    -0.617    food/rng/value_reg[19]_0
    SLICE_X28Y1          FDPE                                         r  food/rng/value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.476 r  food/rng/value_reg[12]/Q
                         net (fo=2, routed)           0.182    -0.294    food/rng/Q[12]
    SLICE_X28Y1          FDPE                                         r  food/rng/value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.834    -0.856    food/rng/value_reg[19]_0
    SLICE_X28Y1          FDPE                                         r  food/rng/value_reg[11]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X28Y1          FDPE (Hold_fdpe_C_D)         0.066    -0.551    food/rng/value_reg[11]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 food/rng/value_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.776%)  route 0.179ns (52.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.564    -0.617    food/rng/value_reg[19]_0
    SLICE_X30Y1          FDPE                                         r  food/rng/value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDPE (Prop_fdpe_C_Q)         0.164    -0.453 r  food/rng/value_reg[8]/Q
                         net (fo=2, routed)           0.179    -0.274    food/rng/Q[8]
    SLICE_X32Y1          FDPE                                         r  food/rng/value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X32Y1          FDPE                                         r  food/rng/value_reg[7]/C
                         clock pessimism              0.255    -0.601    
    SLICE_X32Y1          FDPE (Hold_fdpe_C_D)         0.070    -0.531    food/rng/value_reg[7]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 graphics/hd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.662ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.044    -0.341 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.219    -0.123    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    -0.035 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.563     0.528    graphics/hd/pixel_clock01_out
    SLICE_X36Y43         FDRE                                         r  graphics/hd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     0.669 r  graphics/hd/v_sync_reg/Q
                         net (fo=2, routed)           0.185     0.854    graphics/hd/sen_v_sync[1]_13
    SLICE_X36Y43         LUT3 (Prop_lut3_I2_O)        0.042     0.896 r  graphics/hd/v_sync_i_1__0/O
                         net (fo=1, routed)           0.000     0.896    graphics/hd/v_sync_i_1__0_n_0
    SLICE_X36Y43         FDRE                                         r  graphics/hd/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.055    -0.519 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.243    -0.276    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107    -0.169 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.832     0.662    graphics/hd/pixel_clock01_out
    SLICE_X36Y43         FDRE                                         r  graphics/hd/v_sync_reg/C
                         clock pessimism             -0.135     0.528    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.105     0.633    graphics/hd/v_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 food/rng/value_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.099%)  route 0.172ns (54.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.564    -0.617    food/rng/value_reg[19]_0
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.476 r  food/rng/value_reg[2]/Q
                         net (fo=2, routed)           0.172    -0.305    food/rng/Q[2]
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[1]/C
                         clock pessimism              0.239    -0.617    
    SLICE_X39Y1          FDPE (Hold_fdpe_C_D)         0.046    -0.571    food/rng/value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_hd_vga_clock_1
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y4    h_count_reg[11]_i_2__0/I
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y5    graphics/clocks/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X38Y0      food/rng/value_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X28Y1      food/rng/value_reg[10]/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X28Y1      food/rng/value_reg[11]/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X28Y1      food/rng/value_reg[12]/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X28Y1      food/rng/value_reg[13]/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X28Y1      food/rng/value_reg[14]/C
Min Period        n/a     FDPE/C              n/a            1.000         13.468      12.468     SLICE_X30Y1      food/rng/value_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X38Y0      food/rng/value_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X38Y0      food/rng/value_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X28Y1      food/rng/value_reg[10]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X28Y1      food/rng/value_reg[10]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X28Y1      food/rng/value_reg[11]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X28Y1      food/rng/value_reg[11]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X28Y1      food/rng/value_reg[12]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X28Y1      food/rng/value_reg[12]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X28Y1      food/rng/value_reg[13]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X28Y1      food/rng/value_reg[13]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X38Y0      food/rng/value_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X38Y0      food/rng/value_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X28Y1      food/rng/value_reg[10]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X28Y1      food/rng/value_reg[10]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X28Y1      food/rng/value_reg[11]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X28Y1      food/rng/value_reg[11]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X28Y1      food/rng/value_reg[12]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X28Y1      food/rng/value_reg[12]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X28Y1      food/rng/value_reg[13]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X28Y1      food/rng/value_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock_1
  To Clock:  vga_sd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       74.705ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.904ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.705ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.927ns  (logic 1.818ns (30.672%)  route 4.109ns (69.328%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.961ns = ( 81.769 - 80.808 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.858ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.563     1.858    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456     2.314 f  graphics/sd/h_count_reg[10]/Q
                         net (fo=6, routed)           0.867     3.181    graphics/sd/Q[6]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124     3.305 f  graphics/sd/h_sync_state_i_2/O
                         net (fo=3, routed)           1.030     4.335    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.459 r  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           1.162     5.622    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.746 r  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.049     6.795    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X44Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.919 r  graphics/sd/v_count[4]_i_5/O
                         net (fo=1, routed)           0.000     6.919    graphics/sd/v_count[4]_i_5_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.451 r  graphics/sd/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.451    graphics/sd/v_count_reg[4]_i_1_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.785 r  graphics/sd/v_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.785    graphics/sd/v_count_reg[8]_i_1_n_6
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.713 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    80.234    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.325 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.444    81.769    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[9]/C
                         clock pessimism              0.858    82.627    
                         clock uncertainty           -0.199    82.428    
    SLICE_X44Y37         FDCE (Setup_fdce_C_D)        0.062    82.490    graphics/sd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         82.490    
                         arrival time                          -7.785    
  -------------------------------------------------------------------
                         slack                                 74.705    

Slack (MET) :             74.726ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.906ns  (logic 1.797ns (30.426%)  route 4.109ns (69.574%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.961ns = ( 81.769 - 80.808 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.858ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.563     1.858    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456     2.314 f  graphics/sd/h_count_reg[10]/Q
                         net (fo=6, routed)           0.867     3.181    graphics/sd/Q[6]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124     3.305 f  graphics/sd/h_sync_state_i_2/O
                         net (fo=3, routed)           1.030     4.335    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.459 r  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           1.162     5.622    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.746 r  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.049     6.795    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X44Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.919 r  graphics/sd/v_count[4]_i_5/O
                         net (fo=1, routed)           0.000     6.919    graphics/sd/v_count[4]_i_5_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.451 r  graphics/sd/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.451    graphics/sd/v_count_reg[4]_i_1_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.764 r  graphics/sd/v_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.764    graphics/sd/v_count_reg[8]_i_1_n_4
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.713 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    80.234    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.325 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.444    81.769    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[11]/C
                         clock pessimism              0.858    82.627    
                         clock uncertainty           -0.199    82.428    
    SLICE_X44Y37         FDCE (Setup_fdce_C_D)        0.062    82.490    graphics/sd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         82.490    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                 74.726    

Slack (MET) :             74.800ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.832ns  (logic 1.723ns (29.543%)  route 4.109ns (70.457%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.961ns = ( 81.769 - 80.808 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.858ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.563     1.858    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456     2.314 f  graphics/sd/h_count_reg[10]/Q
                         net (fo=6, routed)           0.867     3.181    graphics/sd/Q[6]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124     3.305 f  graphics/sd/h_sync_state_i_2/O
                         net (fo=3, routed)           1.030     4.335    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.459 r  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           1.162     5.622    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.746 r  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.049     6.795    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X44Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.919 r  graphics/sd/v_count[4]_i_5/O
                         net (fo=1, routed)           0.000     6.919    graphics/sd/v_count[4]_i_5_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.451 r  graphics/sd/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.451    graphics/sd/v_count_reg[4]_i_1_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.690 r  graphics/sd/v_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.690    graphics/sd/v_count_reg[8]_i_1_n_5
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.713 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    80.234    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.325 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.444    81.769    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[10]/C
                         clock pessimism              0.858    82.627    
                         clock uncertainty           -0.199    82.428    
    SLICE_X44Y37         FDCE (Setup_fdce_C_D)        0.062    82.490    graphics/sd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         82.490    
                         arrival time                          -7.690    
  -------------------------------------------------------------------
                         slack                                 74.800    

Slack (MET) :             74.816ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 1.707ns (29.349%)  route 4.109ns (70.651%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.961ns = ( 81.769 - 80.808 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.858ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.563     1.858    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456     2.314 f  graphics/sd/h_count_reg[10]/Q
                         net (fo=6, routed)           0.867     3.181    graphics/sd/Q[6]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124     3.305 f  graphics/sd/h_sync_state_i_2/O
                         net (fo=3, routed)           1.030     4.335    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.459 r  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           1.162     5.622    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.746 r  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.049     6.795    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X44Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.919 r  graphics/sd/v_count[4]_i_5/O
                         net (fo=1, routed)           0.000     6.919    graphics/sd/v_count[4]_i_5_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.451 r  graphics/sd/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.451    graphics/sd/v_count_reg[4]_i_1_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.674 r  graphics/sd/v_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.674    graphics/sd/v_count_reg[8]_i_1_n_7
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.713 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    80.234    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.325 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.444    81.769    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[8]/C
                         clock pessimism              0.858    82.627    
                         clock uncertainty           -0.199    82.428    
    SLICE_X44Y37         FDCE (Setup_fdce_C_D)        0.062    82.490    graphics/sd/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         82.490    
                         arrival time                          -7.674    
  -------------------------------------------------------------------
                         slack                                 74.816    

Slack (MET) :             74.869ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 1.688ns (29.297%)  route 4.074ns (70.703%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 81.768 - 80.808 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.858ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.563     1.858    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456     2.314 f  graphics/sd/h_count_reg[10]/Q
                         net (fo=6, routed)           0.867     3.181    graphics/sd/Q[6]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124     3.305 f  graphics/sd/h_sync_state_i_2/O
                         net (fo=3, routed)           1.030     4.335    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.459 r  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           1.162     5.622    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.746 r  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.014     6.760    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.286 r  graphics/sd/v_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.286    graphics/sd/v_count_reg[0]_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.620 r  graphics/sd/v_count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.620    graphics/sd/v_count_reg[4]_i_1_n_6
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.713 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    80.234    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.325 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.443    81.768    graphics/sd/pixel_clock0
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[5]/C
                         clock pessimism              0.858    82.626    
                         clock uncertainty           -0.199    82.427    
    SLICE_X44Y36         FDCE (Setup_fdce_C_D)        0.062    82.489    graphics/sd/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         82.489    
                         arrival time                          -7.620    
  -------------------------------------------------------------------
                         slack                                 74.869    

Slack (MET) :             74.890ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.741ns  (logic 1.667ns (29.038%)  route 4.074ns (70.962%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 81.768 - 80.808 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.858ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.563     1.858    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456     2.314 f  graphics/sd/h_count_reg[10]/Q
                         net (fo=6, routed)           0.867     3.181    graphics/sd/Q[6]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124     3.305 f  graphics/sd/h_sync_state_i_2/O
                         net (fo=3, routed)           1.030     4.335    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.459 r  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           1.162     5.622    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.746 r  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.014     6.760    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.286 r  graphics/sd/v_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.286    graphics/sd/v_count_reg[0]_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.599 r  graphics/sd/v_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.599    graphics/sd/v_count_reg[4]_i_1_n_4
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.713 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    80.234    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.325 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.443    81.768    graphics/sd/pixel_clock0
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[7]/C
                         clock pessimism              0.858    82.626    
                         clock uncertainty           -0.199    82.427    
    SLICE_X44Y36         FDCE (Setup_fdce_C_D)        0.062    82.489    graphics/sd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         82.489    
                         arrival time                          -7.599    
  -------------------------------------------------------------------
                         slack                                 74.890    

Slack (MET) :             74.964ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.667ns  (logic 1.593ns (28.111%)  route 4.074ns (71.889%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 81.768 - 80.808 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.858ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.563     1.858    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456     2.314 f  graphics/sd/h_count_reg[10]/Q
                         net (fo=6, routed)           0.867     3.181    graphics/sd/Q[6]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124     3.305 f  graphics/sd/h_sync_state_i_2/O
                         net (fo=3, routed)           1.030     4.335    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.459 r  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           1.162     5.622    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.746 r  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.014     6.760    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.286 r  graphics/sd/v_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.286    graphics/sd/v_count_reg[0]_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.525 r  graphics/sd/v_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.525    graphics/sd/v_count_reg[4]_i_1_n_5
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.713 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    80.234    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.325 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.443    81.768    graphics/sd/pixel_clock0
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[6]/C
                         clock pessimism              0.858    82.626    
                         clock uncertainty           -0.199    82.427    
    SLICE_X44Y36         FDCE (Setup_fdce_C_D)        0.062    82.489    graphics/sd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         82.489    
                         arrival time                          -7.525    
  -------------------------------------------------------------------
                         slack                                 74.964    

Slack (MET) :             74.980ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.651ns  (logic 1.577ns (27.908%)  route 4.074ns (72.092%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 81.768 - 80.808 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.858ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.563     1.858    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456     2.314 f  graphics/sd/h_count_reg[10]/Q
                         net (fo=6, routed)           0.867     3.181    graphics/sd/Q[6]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124     3.305 f  graphics/sd/h_sync_state_i_2/O
                         net (fo=3, routed)           1.030     4.335    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.459 r  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           1.162     5.622    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.746 r  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.014     6.760    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.286 r  graphics/sd/v_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.286    graphics/sd/v_count_reg[0]_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.509 r  graphics/sd/v_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.509    graphics/sd/v_count_reg[4]_i_1_n_7
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.713 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    80.234    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.325 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.443    81.768    graphics/sd/pixel_clock0
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[4]/C
                         clock pessimism              0.858    82.626    
                         clock uncertainty           -0.199    82.427    
    SLICE_X44Y36         FDCE (Setup_fdce_C_D)        0.062    82.489    graphics/sd/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         82.489    
                         arrival time                          -7.509    
  -------------------------------------------------------------------
                         slack                                 74.980    

Slack (MET) :             75.082ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 0.952ns (18.021%)  route 4.331ns (81.979%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.961ns = ( 81.769 - 80.808 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.858ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.563     1.858    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456     2.314 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=6, routed)           0.867     3.181    graphics/sd/Q[6]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124     3.305 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=3, routed)           1.030     4.335    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.459 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           1.162     5.622    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.746 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.494     6.240    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.124     6.364 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.777     7.141    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.713 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    80.234    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.325 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.444    81.769    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[10]/C
                         clock pessimism              0.858    82.627    
                         clock uncertainty           -0.199    82.428    
    SLICE_X44Y37         FDCE (Setup_fdce_C_CE)      -0.205    82.223    graphics/sd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         82.223    
                         arrival time                          -7.141    
  -------------------------------------------------------------------
                         slack                                 75.082    

Slack (MET) :             75.082ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.808ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 0.952ns (18.021%)  route 4.331ns (81.979%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.961ns = ( 81.769 - 80.808 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.858ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.563     1.858    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456     2.314 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=6, routed)           0.867     3.181    graphics/sd/Q[6]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124     3.305 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=3, routed)           1.030     4.335    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.459 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           1.162     5.622    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.746 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.494     6.240    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.124     6.364 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.777     7.141    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.713 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    80.234    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.325 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.444    81.769    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[11]/C
                         clock pessimism              0.858    82.627    
                         clock uncertainty           -0.199    82.428    
    SLICE_X44Y37         FDCE (Setup_fdce_C_CE)      -0.205    82.223    graphics/sd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         82.223    
                         arrival time                          -7.141    
  -------------------------------------------------------------------
                         slack                                 75.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.471ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.560     0.373    graphics/sd/pixel_clock0
    SLICE_X42Y37         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDCE (Prop_fdce_C_Q)         0.164     0.537 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.175     0.712    graphics/sd/Q[3]
    SLICE_X42Y37         LUT6 (Prop_lut6_I1_O)        0.045     0.757 r  graphics/sd/h_count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.757    graphics/sd/h_count[7]
    SLICE_X42Y37         FDCE                                         r  graphics/sd/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.829     0.471    graphics/sd/pixel_clock0
    SLICE_X42Y37         FDCE                                         r  graphics/sd/h_count_reg[7]/C
                         clock pessimism             -0.098     0.373    
    SLICE_X42Y37         FDCE (Hold_fdce_C_D)         0.120     0.493    graphics/sd/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.493    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.573%)  route 0.167ns (44.427%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.471ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.560     0.373    graphics/sd/pixel_clock0
    SLICE_X42Y37         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDCE (Prop_fdce_C_Q)         0.164     0.537 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.167     0.704    graphics/sd/Q[3]
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.045     0.749 r  graphics/sd/h_count[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.749    graphics/sd/h_count[6]
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.829     0.471    graphics/sd/pixel_clock0
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[6]/C
                         clock pessimism             -0.085     0.386    
    SLICE_X43Y37         FDCE (Hold_fdce_C_D)         0.092     0.478    graphics/sd/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           0.749    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_sync_state_reg/D
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.028%)  route 0.193ns (50.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.470ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.560     0.373    graphics/sd/pixel_clock0
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.141     0.514 r  graphics/sd/h_count_reg[6]/Q
                         net (fo=17, routed)          0.193     0.708    graphics/sd/Q[2]
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.045     0.753 r  graphics/sd/h_sync_state_i_1/O
                         net (fo=1, routed)           0.000     0.753    graphics/sd/h_sync_state_i_1_n_0
    SLICE_X41Y35         FDPE                                         r  graphics/sd/h_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.828     0.470    graphics/sd/pixel_clock0
    SLICE_X41Y35         FDPE                                         r  graphics/sd/h_sync_state_reg/C
                         clock pessimism             -0.083     0.387    
    SLICE_X41Y35         FDPE (Hold_fdpe_C_D)         0.091     0.478    graphics/sd/h_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.470ns
    Source Clock Delay      (SCD):    0.372ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.559     0.372    graphics/sd/pixel_clock0
    SLICE_X42Y36         FDCE                                         r  graphics/sd/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDCE (Prop_fdce_C_Q)         0.164     0.536 f  graphics/sd/h_count_reg[0]/Q
                         net (fo=4, routed)           0.187     0.724    graphics/sd/sen_h_count[0]_14[0]
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.045     0.769 r  graphics/sd/h_count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.769    graphics/sd/h_count[0]
    SLICE_X42Y36         FDCE                                         r  graphics/sd/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.828     0.470    graphics/sd/pixel_clock0
    SLICE_X42Y36         FDCE                                         r  graphics/sd/h_count_reg[0]/C
                         clock pessimism             -0.098     0.372    
    SLICE_X42Y36         FDCE (Hold_fdce_C_D)         0.120     0.492    graphics/sd/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.492    
                         arrival time                           0.769    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 graphics/sd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.473ns
    Source Clock Delay      (SCD):    0.375ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.562     0.375    graphics/sd/pixel_clock0
    SLICE_X36Y42         FDRE                                         r  graphics/sd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.141     0.516 r  graphics/sd/v_sync_reg/Q
                         net (fo=2, routed)           0.185     0.701    graphics/sd/sen_v_sync[0]_12
    SLICE_X36Y42         LUT3 (Prop_lut3_I2_O)        0.045     0.746 r  graphics/sd/v_sync_i_1/O
                         net (fo=1, routed)           0.000     0.746    graphics/sd/v_sync_i_1_n_0
    SLICE_X36Y42         FDRE                                         r  graphics/sd/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.831     0.473    graphics/sd/pixel_clock0
    SLICE_X36Y42         FDRE                                         r  graphics/sd/v_sync_reg/C
                         clock pessimism             -0.098     0.375    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.091     0.466    graphics/sd/v_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.466    
                         arrival time                           0.746    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.855%)  route 0.238ns (56.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.473ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.560     0.373    graphics/sd/pixel_clock0
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.141     0.514 f  graphics/sd/h_count_reg[5]/Q
                         net (fo=17, routed)          0.238     0.752    graphics/sd/Q[1]
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.045     0.797 r  graphics/sd/h_count[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.797    graphics/sd/h_count[10]
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.831     0.473    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
                         clock pessimism             -0.083     0.390    
    SLICE_X43Y38         FDCE (Hold_fdce_C_D)         0.091     0.481    graphics/sd/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.481    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.620%)  route 0.183ns (42.380%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.471ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.560     0.373    graphics/sd/pixel_clock0
    SLICE_X44Y35         FDCE                                         r  graphics/sd/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDCE (Prop_fdce_C_Q)         0.141     0.514 r  graphics/sd/v_count_reg[3]/Q
                         net (fo=4, routed)           0.183     0.697    graphics/sd/sen_v_count[0]_10[3]
    SLICE_X44Y35         LUT2 (Prop_lut2_I1_O)        0.045     0.742 r  graphics/sd/v_count[0]_i_5/O
                         net (fo=1, routed)           0.000     0.742    graphics/sd/v_count[0]_i_5_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.805 r  graphics/sd/v_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.805    graphics/sd/v_count_reg[0]_i_2_n_4
    SLICE_X44Y35         FDCE                                         r  graphics/sd/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.829     0.471    graphics/sd/pixel_clock0
    SLICE_X44Y35         FDCE                                         r  graphics/sd/v_count_reg[3]/C
                         clock pessimism             -0.098     0.373    
    SLICE_X44Y35         FDCE (Hold_fdce_C_D)         0.105     0.478    graphics/sd/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.338%)  route 0.185ns (42.662%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.472ns
    Source Clock Delay      (SCD):    0.374ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.561     0.374    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.141     0.515 r  graphics/sd/v_count_reg[11]/Q
                         net (fo=4, routed)           0.185     0.700    graphics/sd/v_count_reg[11]_0[7]
    SLICE_X44Y37         LUT2 (Prop_lut2_I1_O)        0.045     0.745 r  graphics/sd/v_count[8]_i_2/O
                         net (fo=1, routed)           0.000     0.745    graphics/sd/v_count[8]_i_2_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.808 r  graphics/sd/v_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.808    graphics/sd/v_count_reg[8]_i_1_n_4
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.830     0.472    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[11]/C
                         clock pessimism             -0.098     0.374    
    SLICE_X44Y37         FDCE (Hold_fdce_C_D)         0.105     0.479    graphics/sd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.338%)  route 0.185ns (42.662%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.471ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.560     0.373    graphics/sd/pixel_clock0
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDCE (Prop_fdce_C_Q)         0.141     0.514 r  graphics/sd/v_count_reg[7]/Q
                         net (fo=5, routed)           0.185     0.699    graphics/sd/v_count_reg[11]_0[3]
    SLICE_X44Y36         LUT2 (Prop_lut2_I1_O)        0.045     0.744 r  graphics/sd/v_count[4]_i_2/O
                         net (fo=1, routed)           0.000     0.744    graphics/sd/v_count[4]_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.807 r  graphics/sd/v_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.807    graphics/sd/v_count_reg[4]_i_1_n_4
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.829     0.471    graphics/sd/pixel_clock0
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[7]/C
                         clock pessimism             -0.098     0.373    
    SLICE_X44Y36         FDCE (Hold_fdce_C_D)         0.105     0.478    graphics/sd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.649%)  route 0.240ns (56.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.471ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.560     0.373    graphics/sd/pixel_clock0
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.141     0.514 f  graphics/sd/h_count_reg[5]/Q
                         net (fo=17, routed)          0.240     0.754    graphics/sd/Q[1]
    SLICE_X43Y37         LUT6 (Prop_lut6_I2_O)        0.045     0.799 r  graphics/sd/h_count[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.799    graphics/sd/h_count[8]
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.829     0.471    graphics/sd/pixel_clock0
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[8]/C
                         clock pessimism             -0.098     0.373    
    SLICE_X43Y37         FDCE (Hold_fdce_C_D)         0.092     0.465    graphics/sd/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.465    
                         arrival time                           0.799    
  -------------------------------------------------------------------
                         slack                                  0.334    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_sd_vga_clock_1
Waveform(ns):       { 0.000 40.404 }
Period(ns):         80.808
Sources:            { graphics/clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         80.808      78.653     BUFGCTRL_X0Y3    h_count_reg[11]_i_2/I
Min Period        n/a     BUFG/I              n/a            2.155         80.808      78.653     BUFGCTRL_X0Y7    graphics/clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         80.808      79.559     MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X42Y31     graphics/sd/blue_out_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X42Y31     graphics/sd/green_out_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X42Y36     graphics/sd/h_count_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X43Y38     graphics/sd/h_count_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X44Y38     graphics/sd/h_count_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X43Y36     graphics/sd/h_count_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.808      79.808     SLICE_X43Y36     graphics/sd/h_count_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       80.808      132.552    MMCME2_ADV_X1Y0  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X42Y31     graphics/sd/blue_out_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X42Y31     graphics/sd/blue_out_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X42Y31     graphics/sd/green_out_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X42Y31     graphics/sd/green_out_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X42Y36     graphics/sd/h_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X42Y36     graphics/sd/h_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X43Y38     graphics/sd/h_count_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X43Y38     graphics/sd/h_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X44Y38     graphics/sd/h_count_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X44Y38     graphics/sd/h_count_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X42Y31     graphics/sd/blue_out_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X42Y31     graphics/sd/blue_out_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X42Y31     graphics/sd/green_out_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X42Y31     graphics/sd/green_out_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X42Y36     graphics/sd/h_count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X42Y36     graphics/sd/h_count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X43Y38     graphics/sd/h_count_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X43Y38     graphics/sd/h_count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X44Y38     graphics/sd/h_count_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.404      39.904     SLICE_X44Y38     graphics/sd/h_count_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock
  To Clock:  tile_clock_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.820ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/part/hs/sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.666ns  (logic 0.746ns (27.979%)  route 1.920ns (72.021%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 25.381 - 26.936 ) 
    Source Clock Delay      (SCD):    2.322ns = ( 22.525 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    19.926    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    20.078 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588    20.666    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    20.964 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.560    22.525    graphics/hd/pixel_clock01_out
    SLICE_X39Y36         FDCE                                         r  graphics/hd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDCE (Prop_fdce_C_Q)         0.419    22.944 r  graphics/hd/h_count_reg[5]/Q
                         net (fo=6, routed)           1.324    24.268    graphics/hd/sen_h_count[1]_15[5]
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.327    24.595 r  graphics/hd/sync[0][1]_i_1/O
                         net (fo=1, routed)           0.596    25.191    food/part/hs/h_count[1]
    SLICE_X38Y35         FDRE                                         r  food/part/hs/sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.440    25.381    food/part/hs/tile_clock
    SLICE_X38Y35         FDRE                                         r  food/part/hs/sync_reg[0][1]/C
                         clock pessimism              0.398    25.779    
                         clock uncertainty           -0.319    25.461    
    SLICE_X38Y35         FDRE (Setup_fdre_C_D)       -0.234    25.227    food/part/hs/sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                         25.227    
                         arrival time                         -25.191    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/part/vs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        1.917ns  (logic 0.606ns (31.618%)  route 1.311ns (68.382%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 25.381 - 26.936 ) 
    Source Clock Delay      (SCD):    2.319ns = ( 22.522 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    19.926    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    20.078 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588    20.666    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    20.964 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.557    22.522    graphics/hd/pixel_clock01_out
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.456    22.978 r  graphics/hd/v_count_reg[4]/Q
                         net (fo=6, routed)           0.787    23.764    graphics/hd/sen_v_count[1]_11[4]
    SLICE_X40Y34         LUT3 (Prop_lut3_I0_O)        0.150    23.914 r  graphics/hd/sync[0][0]_i_1__0/O
                         net (fo=1, routed)           0.524    24.438    food/part/vs/v_count[0]
    SLICE_X41Y33         FDRE                                         r  food/part/vs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.440    25.381    food/part/vs/tile_clock
    SLICE_X41Y33         FDRE                                         r  food/part/vs/sync_reg[0][0]/C
                         clock pessimism              0.398    25.779    
                         clock uncertainty           -0.319    25.461    
    SLICE_X41Y33         FDRE (Setup_fdre_C_D)       -0.269    25.192    food/part/vs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         25.192    
                         arrival time                         -24.438    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.758ns  (required time - arrival time)
  Source:                 graphics/hd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/FSM_sequential_nstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.196ns  (logic 0.704ns (32.057%)  route 1.492ns (67.943%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -3.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 25.375 - 26.936 ) 
    Source Clock Delay      (SCD):    2.327ns = ( 22.530 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    19.926    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    20.078 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588    20.666    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    20.964 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.565    22.530    graphics/hd/pixel_clock01_out
    SLICE_X36Y43         FDRE                                         r  graphics/hd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456    22.986 r  graphics/hd/v_sync_reg/Q
                         net (fo=2, routed)           0.318    23.304    graphics/hd/sen_v_sync[1]_13
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.124    23.428 r  graphics/hd/v_sync_BUFG_inst_i_1/O
                         net (fo=4, routed)           1.174    24.602    graphics/hd/v_sync
    SLICE_X39Y19         LUT2 (Prop_lut2_I0_O)        0.124    24.726 r  graphics/hd/FSM_sequential_nstate[0]_i_1/O
                         net (fo=1, routed)           0.000    24.726    snek/FSM_sequential_nstate_reg[0]_0[0]
    SLICE_X39Y19         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.434    25.375    snek/tile_clock
    SLICE_X39Y19         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/C
                         clock pessimism              0.398    25.773    
                         clock uncertainty           -0.319    25.455    
    SLICE_X39Y19         FDRE (Setup_fdre_C_D)        0.029    25.484    snek/FSM_sequential_nstate_reg[0]
  -------------------------------------------------------------------
                         required time                         25.484    
                         arrival time                         -24.726    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.772ns  (required time - arrival time)
  Source:                 graphics/hd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        2.184ns  (logic 0.704ns (32.228%)  route 1.480ns (67.772%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -3.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 25.375 - 26.936 ) 
    Source Clock Delay      (SCD):    2.327ns = ( 22.530 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    19.926    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    20.078 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588    20.666    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    20.964 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.565    22.530    graphics/hd/pixel_clock01_out
    SLICE_X36Y43         FDRE                                         r  graphics/hd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456    22.986 r  graphics/hd/v_sync_reg/Q
                         net (fo=2, routed)           0.318    23.304    graphics/hd/sen_v_sync[1]_13
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.124    23.428 r  graphics/hd/v_sync_BUFG_inst_i_1/O
                         net (fo=4, routed)           1.162    24.590    snek/v_sync
    SLICE_X39Y19         LUT5 (Prop_lut5_I0_O)        0.124    24.714 r  snek/found_hit_i_1/O
                         net (fo=1, routed)           0.000    24.714    snek/found_hit_i_1_n_0
    SLICE_X39Y19         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.434    25.375    snek/tile_clock
    SLICE_X39Y19         FDRE                                         r  snek/found_hit_reg/C
                         clock pessimism              0.398    25.773    
                         clock uncertainty           -0.319    25.455    
    SLICE_X39Y19         FDRE (Setup_fdre_C_D)        0.031    25.486    snek/found_hit_reg
  -------------------------------------------------------------------
                         required time                         25.486    
                         arrival time                         -24.714    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/part/hs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        1.735ns  (logic 0.580ns (33.436%)  route 1.155ns (66.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 25.380 - 26.936 ) 
    Source Clock Delay      (SCD):    2.323ns = ( 22.526 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    19.926    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    20.078 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588    20.666    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    20.964 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561    22.526    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.456    22.982 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=6, routed)           1.155    24.136    graphics/hd/sen_h_count[1]_15[6]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.124    24.260 r  graphics/hd/sync[0][2]_i_1/O
                         net (fo=1, routed)           0.000    24.260    food/part/hs/h_count[2]
    SLICE_X39Y34         FDRE                                         r  food/part/hs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.439    25.380    food/part/hs/tile_clock
    SLICE_X39Y34         FDRE                                         r  food/part/hs/sync_reg[0][2]/C
                         clock pessimism              0.398    25.778    
                         clock uncertainty           -0.319    25.460    
    SLICE_X39Y34         FDRE (Setup_fdre_C_D)        0.031    25.491    food/part/hs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         25.491    
                         arrival time                         -24.260    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.279ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        1.690ns  (logic 0.580ns (34.314%)  route 1.110ns (65.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 25.383 - 26.936 ) 
    Source Clock Delay      (SCD):    2.320ns = ( 22.523 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    19.926    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    20.078 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588    20.666    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    20.964 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.558    22.523    graphics/hd/pixel_clock01_out
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDCE (Prop_fdce_C_Q)         0.456    22.979 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=4, routed)           1.110    24.089    graphics/hd/sen_v_count[1]_11[9]
    SLICE_X44Y34         LUT3 (Prop_lut3_I0_O)        0.124    24.213 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=1, routed)           0.000    24.213    food/part/vs/v_count[5]
    SLICE_X44Y34         FDRE                                         r  food/part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.442    25.383    food/part/vs/tile_clock
    SLICE_X44Y34         FDRE                                         r  food/part/vs/sync_reg[0][5]/C
                         clock pessimism              0.398    25.781    
                         clock uncertainty           -0.319    25.463    
    SLICE_X44Y34         FDRE (Setup_fdre_C_D)        0.029    25.492    food/part/vs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         25.492    
                         arrival time                         -24.213    
  -------------------------------------------------------------------
                         slack                                  1.279    

Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        1.722ns  (logic 0.608ns (35.306%)  route 1.114ns (64.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 25.380 - 26.936 ) 
    Source Clock Delay      (SCD):    2.323ns = ( 22.526 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    19.926    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    20.078 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588    20.666    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    20.964 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561    22.526    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.456    22.982 r  graphics/hd/h_count_reg[7]/Q
                         net (fo=5, routed)           1.114    24.096    graphics/hd/sen_h_count[1]_15[7]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.152    24.248 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=1, routed)           0.000    24.248    food/part/hs/h_count[3]
    SLICE_X39Y34         FDRE                                         r  food/part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.439    25.380    food/part/hs/tile_clock
    SLICE_X39Y34         FDRE                                         r  food/part/hs/sync_reg[0][3]/C
                         clock pessimism              0.398    25.778    
                         clock uncertainty           -0.319    25.460    
    SLICE_X39Y34         FDRE (Setup_fdre_C_D)        0.075    25.535    food/part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         25.535    
                         arrival time                         -24.248    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.405ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        1.563ns  (logic 0.716ns (45.801%)  route 0.847ns (54.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 25.383 - 26.936 ) 
    Source Clock Delay      (SCD):    2.323ns = ( 22.526 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    19.926    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    20.078 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588    20.666    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    20.964 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561    22.526    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419    22.945 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.847    23.792    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X40Y36         LUT3 (Prop_lut3_I0_O)        0.297    24.089 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=1, routed)           0.000    24.089    food/part/hs/h_count[4]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.442    25.383    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    25.781    
                         clock uncertainty           -0.319    25.463    
    SLICE_X40Y36         FDRE (Setup_fdre_C_D)        0.031    25.494    food/part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         25.494    
                         arrival time                         -24.089    
  -------------------------------------------------------------------
                         slack                                  1.405    

Slack (MET) :             1.440ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/part/vs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        1.575ns  (logic 0.606ns (38.466%)  route 0.969ns (61.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 25.383 - 26.936 ) 
    Source Clock Delay      (SCD):    2.320ns = ( 22.523 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    19.926    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    20.078 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588    20.666    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    20.964 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.558    22.523    graphics/hd/pixel_clock01_out
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDCE (Prop_fdce_C_Q)         0.456    22.979 r  graphics/hd/v_count_reg[10]/Q
                         net (fo=5, routed)           0.969    23.948    graphics/hd/sen_v_count[1]_11[10]
    SLICE_X44Y34         LUT3 (Prop_lut3_I0_O)        0.150    24.098 r  graphics/hd/sync[0][6]_i_1__0/O
                         net (fo=1, routed)           0.000    24.098    food/part/vs/v_count[6]
    SLICE_X44Y34         FDRE                                         r  food/part/vs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.442    25.383    food/part/vs/tile_clock
    SLICE_X44Y34         FDRE                                         r  food/part/vs/sync_reg[0][6]/C
                         clock pessimism              0.398    25.781    
                         clock uncertainty           -0.319    25.463    
    SLICE_X44Y34         FDRE (Setup_fdre_C_D)        0.075    25.538    food/part/vs/sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         25.538    
                         arrival time                         -24.098    
  -------------------------------------------------------------------
                         slack                                  1.440    

Slack (MET) :             1.444ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/part/hs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock rise@20.202ns)
  Data Path Delay:        1.568ns  (logic 0.741ns (47.263%)  route 0.827ns (52.737%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 25.383 - 26.936 ) 
    Source Clock Delay      (SCD):    2.323ns = ( 22.526 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     20.202    20.202 r  
    W5                                                0.000    20.202 r  clk (IN)
                         net (fo=0)                   0.000    20.202    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.660 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.893    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    15.933 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    17.594    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    17.690 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    19.926    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    20.078 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588    20.666    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    20.964 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561    22.526    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419    22.945 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.827    23.771    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X40Y36         LUT3 (Prop_lut3_I0_O)        0.322    24.093 r  graphics/hd/sync[0][5]_i_1/O
                         net (fo=1, routed)           0.000    24.093    food/part/hs/h_count[5]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.442    25.383    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][5]/C
                         clock pessimism              0.398    25.781    
                         clock uncertainty           -0.319    25.463    
    SLICE_X40Y36         FDRE (Setup_fdre_C_D)        0.075    25.538    food/part/hs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         25.538    
                         arrival time                         -24.093    
  -------------------------------------------------------------------
                         slack                                  1.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/part/vs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.189ns (45.495%)  route 0.226ns (54.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.044    -0.341 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.219    -0.123    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    -0.035 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.559     0.524    graphics/hd/pixel_clock01_out
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDCE (Prop_fdce_C_Q)         0.141     0.665 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=6, routed)           0.226     0.891    graphics/hd/sen_v_count[1]_11[11]
    SLICE_X40Y36         LUT3 (Prop_lut3_I0_O)        0.048     0.939 r  graphics/hd/sync[0][7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.939    food/part/vs/v_count[7]
    SLICE_X40Y36         FDRE                                         r  food/part/vs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/vs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/vs/sync_reg[0][7]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.319     0.012    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.107     0.119    food/part/vs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/part/vs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.189ns (40.364%)  route 0.279ns (59.636%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.523ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.044    -0.341 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.219    -0.123    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    -0.035 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.558     0.523    graphics/hd/pixel_clock01_out
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.141     0.664 r  graphics/hd/v_count_reg[6]/Q
                         net (fo=6, routed)           0.279     0.943    graphics/hd/sen_v_count[1]_11[6]
    SLICE_X42Y33         LUT3 (Prop_lut3_I0_O)        0.048     0.991 r  graphics/hd/sync[0][2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.991    food/part/vs/v_count[2]
    SLICE_X42Y33         FDRE                                         r  food/part/vs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.826    -0.864    food/part/vs/tile_clock
    SLICE_X42Y33         FDRE                                         r  food/part/vs/sync_reg[0][2]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.319     0.010    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.131     0.141    food/part/vs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.852ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/part/hs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.094%)  route 0.246ns (56.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.044    -0.341 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.219    -0.123    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    -0.035 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.559     0.524    graphics/hd/pixel_clock01_out
    SLICE_X39Y36         FDCE                                         r  graphics/hd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDCE (Prop_fdce_C_Q)         0.141     0.665 r  graphics/hd/h_count_reg[4]/Q
                         net (fo=6, routed)           0.246     0.910    graphics/hd/sen_h_count[1]_15[4]
    SLICE_X40Y36         LUT3 (Prop_lut3_I0_O)        0.045     0.955 r  graphics/hd/sync[0][0]_i_1/O
                         net (fo=1, routed)           0.000     0.955    food/part/hs/h_count[0]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.319     0.012    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.091     0.103    food/part/hs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/part/vs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.959%)  route 0.291ns (61.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.523ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.044    -0.341 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.219    -0.123    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    -0.035 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.558     0.523    graphics/hd/pixel_clock01_out
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.141     0.664 r  graphics/hd/v_count_reg[7]/Q
                         net (fo=4, routed)           0.291     0.955    graphics/hd/sen_v_count[1]_11[7]
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.045     1.000 r  graphics/hd/sync[0][3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.000    food/part/vs/v_count[3]
    SLICE_X42Y34         FDRE                                         r  food/part/vs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.827    -0.863    food/part/vs/tile_clock
    SLICE_X42Y34         FDRE                                         r  food/part/vs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.319     0.011    
    SLICE_X42Y34         FDRE (Hold_fdre_C_D)         0.120     0.131    food/part/vs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/part/vs/sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.379%)  route 0.312ns (62.621%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.523ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.044    -0.341 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.219    -0.123    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    -0.035 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.558     0.523    graphics/hd/pixel_clock01_out
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.141     0.664 r  graphics/hd/v_count_reg[5]/Q
                         net (fo=6, routed)           0.312     0.975    graphics/hd/sen_v_count[1]_11[5]
    SLICE_X42Y33         LUT3 (Prop_lut3_I0_O)        0.045     1.020 r  graphics/hd/sync[0][1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.020    food/part/vs/v_count[1]
    SLICE_X42Y33         FDRE                                         r  food/part/vs/sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.826    -0.864    food/part/vs/tile_clock
    SLICE_X42Y33         FDRE                                         r  food/part/vs/sync_reg[0][1]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.319     0.010    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.120     0.130    food/part/vs/sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.902ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.233ns (46.960%)  route 0.263ns (53.040%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.525ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.044    -0.341 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.219    -0.123    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    -0.035 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.560     0.525    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.128     0.653 r  graphics/hd/h_count_reg[11]/Q
                         net (fo=7, routed)           0.263     0.916    graphics/hd/sen_h_count[1]_15[11]
    SLICE_X40Y36         LUT3 (Prop_lut3_I0_O)        0.105     1.021 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=1, routed)           0.000     1.021    food/part/hs/h_count[7]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][7]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.319     0.012    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.107     0.119    food/part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.918ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/part/vs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.185ns (34.487%)  route 0.351ns (65.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.044    -0.341 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.219    -0.123    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    -0.035 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.559     0.524    graphics/hd/pixel_clock01_out
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDCE (Prop_fdce_C_Q)         0.141     0.665 r  graphics/hd/v_count_reg[8]/Q
                         net (fo=4, routed)           0.351     1.016    graphics/hd/sen_v_count[1]_11[8]
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.044     1.060 r  graphics/hd/sync[0][4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.060    food/part/vs/v_count[4]
    SLICE_X42Y34         FDRE                                         r  food/part/vs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.827    -0.863    food/part/vs/tile_clock
    SLICE_X42Y34         FDRE                                         r  food/part/vs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.319     0.011    
    SLICE_X42Y34         FDRE (Hold_fdre_C_D)         0.131     0.142    food/part/vs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.745%)  route 0.320ns (63.255%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.525ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.044    -0.341 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.219    -0.123    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    -0.035 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.560     0.525    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.141     0.666 r  graphics/hd/h_count_reg[10]/Q
                         net (fo=5, routed)           0.320     0.986    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X40Y36         LUT3 (Prop_lut3_I0_O)        0.045     1.031 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=1, routed)           0.000     1.031    food/part/hs/h_count[6]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][6]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.319     0.012    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.092     0.104    food/part/hs/sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.930ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/part/hs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.226ns (43.143%)  route 0.298ns (56.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.525ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.044    -0.341 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.219    -0.123    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    -0.035 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.560     0.525    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.128     0.653 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.298     0.951    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X40Y36         LUT3 (Prop_lut3_I0_O)        0.098     1.049 r  graphics/hd/sync[0][5]_i_1/O
                         net (fo=1, routed)           0.000     1.049    food/part/hs/h_count[5]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][5]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.319     0.012    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.107     0.119    food/part/hs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             0.936ns  (arrival time - required time)
  Source:                 graphics/hd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/FSM_sequential_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.231ns (44.736%)  route 0.285ns (55.264%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.044    -0.341 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.219    -0.123    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    -0.035 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.563     0.528    graphics/hd/pixel_clock01_out
    SLICE_X36Y43         FDRE                                         r  graphics/hd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     0.669 f  graphics/hd/v_sync_reg/Q
                         net (fo=2, routed)           0.130     0.799    graphics/hd/sen_v_sync[1]_13
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.045     0.844 f  graphics/hd/v_sync_BUFG_inst_i_1/O
                         net (fo=4, routed)           0.155     0.999    snek/v_sync
    SLICE_X39Y43         LUT5 (Prop_lut5_I0_O)        0.045     1.044 r  snek/FSM_sequential_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.044    snek/nstate__0[1]
    SLICE_X39Y43         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.832    -0.858    snek/tile_clock
    SLICE_X39Y43         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.319     0.016    
    SLICE_X39Y43         FDRE (Hold_fdre_C_D)         0.092     0.108    snek/FSM_sequential_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.936    





---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock
  To Clock:  tile_clock_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        6.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.669ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.994ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            food/part/hs/sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        2.894ns  (logic 0.606ns (20.943%)  route 2.288ns (79.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 52.317 - 53.872 ) 
    Source Clock Delay      (SCD):    1.857ns = ( 42.261 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.022 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580    40.602    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.698 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.562    42.261    graphics/sd/pixel_clock0
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.456    42.717 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=17, routed)          1.692    44.408    graphics/hd/sync_reg[0][7][1]
    SLICE_X40Y35         LUT3 (Prop_lut3_I2_O)        0.150    44.558 r  graphics/hd/sync[0][1]_i_1/O
                         net (fo=1, routed)           0.596    45.154    food/part/hs/h_count[1]
    SLICE_X38Y35         FDRE                                         r  food/part/hs/sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.440    52.317    food/part/hs/tile_clock
    SLICE_X38Y35         FDRE                                         r  food/part/hs/sync_reg[0][1]/C
                         clock pessimism              0.398    52.715    
                         clock uncertainty           -0.333    52.382    
    SLICE_X38Y35         FDRE (Setup_fdre_C_D)       -0.234    52.148    food/part/hs/sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                         52.148    
                         arrival time                         -45.154    
  -------------------------------------------------------------------
                         slack                                  6.994    

Slack (MET) :             7.451ns  (required time - arrival time)
  Source:                 graphics/sd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/FSM_sequential_nstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        2.692ns  (logic 0.704ns (26.155%)  route 1.988ns (73.845%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 52.311 - 53.872 ) 
    Source Clock Delay      (SCD):    1.859ns = ( 42.263 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.022 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580    40.602    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.698 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.564    42.263    graphics/sd/pixel_clock0
    SLICE_X36Y42         FDRE                                         r  graphics/sd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456    42.719 r  graphics/sd/v_sync_reg/Q
                         net (fo=2, routed)           0.814    43.533    graphics/hd/sen_v_sync[0]_12
    SLICE_X36Y42         LUT3 (Prop_lut3_I2_O)        0.124    43.657 r  graphics/hd/v_sync_BUFG_inst_i_1/O
                         net (fo=4, routed)           1.174    44.831    graphics/hd/v_sync
    SLICE_X39Y19         LUT2 (Prop_lut2_I0_O)        0.124    44.955 r  graphics/hd/FSM_sequential_nstate[0]_i_1/O
                         net (fo=1, routed)           0.000    44.955    snek/FSM_sequential_nstate_reg[0]_0[0]
    SLICE_X39Y19         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.434    52.311    snek/tile_clock
    SLICE_X39Y19         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/C
                         clock pessimism              0.398    52.709    
                         clock uncertainty           -0.333    52.376    
    SLICE_X39Y19         FDRE (Setup_fdre_C_D)        0.029    52.405    snek/FSM_sequential_nstate_reg[0]
  -------------------------------------------------------------------
                         required time                         52.405    
                         arrival time                         -44.955    
  -------------------------------------------------------------------
                         slack                                  7.451    

Slack (MET) :             7.464ns  (required time - arrival time)
  Source:                 graphics/sd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        2.680ns  (logic 0.704ns (26.268%)  route 1.976ns (73.732%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 52.311 - 53.872 ) 
    Source Clock Delay      (SCD):    1.859ns = ( 42.263 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.022 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580    40.602    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.698 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.564    42.263    graphics/sd/pixel_clock0
    SLICE_X36Y42         FDRE                                         r  graphics/sd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456    42.719 r  graphics/sd/v_sync_reg/Q
                         net (fo=2, routed)           0.814    43.533    graphics/hd/sen_v_sync[0]_12
    SLICE_X36Y42         LUT3 (Prop_lut3_I2_O)        0.124    43.657 r  graphics/hd/v_sync_BUFG_inst_i_1/O
                         net (fo=4, routed)           1.162    44.819    snek/v_sync
    SLICE_X39Y19         LUT5 (Prop_lut5_I0_O)        0.124    44.943 r  snek/found_hit_i_1/O
                         net (fo=1, routed)           0.000    44.943    snek/found_hit_i_1_n_0
    SLICE_X39Y19         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.434    52.311    snek/tile_clock
    SLICE_X39Y19         FDRE                                         r  snek/found_hit_reg/C
                         clock pessimism              0.398    52.709    
                         clock uncertainty           -0.333    52.376    
    SLICE_X39Y19         FDRE (Setup_fdre_C_D)        0.031    52.407    snek/found_hit_reg
  -------------------------------------------------------------------
                         required time                         52.407    
                         arrival time                         -44.943    
  -------------------------------------------------------------------
                         slack                                  7.464    

Slack (MET) :             7.723ns  (required time - arrival time)
  Source:                 graphics/sd/v_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            food/part/vs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        2.130ns  (logic 0.608ns (28.548%)  route 1.522ns (71.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 52.317 - 53.872 ) 
    Source Clock Delay      (SCD):    1.857ns = ( 42.261 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.022 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580    40.602    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.698 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.562    42.261    graphics/sd/pixel_clock0
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDCE (Prop_fdce_C_Q)         0.456    42.717 r  graphics/sd/v_count_reg[4]/Q
                         net (fo=5, routed)           0.998    43.715    graphics/hd/sen_v_count[0]_10[0]
    SLICE_X40Y34         LUT3 (Prop_lut3_I2_O)        0.152    43.867 r  graphics/hd/sync[0][0]_i_1__0/O
                         net (fo=1, routed)           0.524    44.391    food/part/vs/v_count[0]
    SLICE_X41Y33         FDRE                                         r  food/part/vs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.440    52.317    food/part/vs/tile_clock
    SLICE_X41Y33         FDRE                                         r  food/part/vs/sync_reg[0][0]/C
                         clock pessimism              0.398    52.715    
                         clock uncertainty           -0.333    52.382    
    SLICE_X41Y33         FDRE (Setup_fdre_C_D)       -0.269    52.113    food/part/vs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         52.113    
                         arrival time                         -44.391    
  -------------------------------------------------------------------
                         slack                                  7.723    

Slack (MET) :             8.109ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            food/part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        2.086ns  (logic 0.637ns (30.533%)  route 1.449ns (69.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 52.316 - 53.872 ) 
    Source Clock Delay      (SCD):    1.857ns = ( 42.261 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.022 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580    40.602    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.698 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.562    42.261    graphics/sd/pixel_clock0
    SLICE_X42Y37         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDCE (Prop_fdce_C_Q)         0.518    42.779 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          1.449    44.228    graphics/hd/sync_reg[0][7][3]
    SLICE_X39Y34         LUT3 (Prop_lut3_I2_O)        0.119    44.347 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=1, routed)           0.000    44.347    food/part/hs/h_count[3]
    SLICE_X39Y34         FDRE                                         r  food/part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.439    52.316    food/part/hs/tile_clock
    SLICE_X39Y34         FDRE                                         r  food/part/hs/sync_reg[0][3]/C
                         clock pessimism              0.398    52.714    
                         clock uncertainty           -0.333    52.381    
    SLICE_X39Y34         FDRE (Setup_fdre_C_D)        0.075    52.456    food/part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         52.456    
                         arrival time                         -44.347    
  -------------------------------------------------------------------
                         slack                                  8.109    

Slack (MET) :             8.208ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            food/part/hs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        1.943ns  (logic 0.580ns (29.846%)  route 1.363ns (70.154%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 52.316 - 53.872 ) 
    Source Clock Delay      (SCD):    1.857ns = ( 42.261 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.022 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580    40.602    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.698 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.562    42.261    graphics/sd/pixel_clock0
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.456    42.717 r  graphics/sd/h_count_reg[6]/Q
                         net (fo=17, routed)          1.363    44.080    graphics/hd/sync_reg[0][7][2]
    SLICE_X39Y34         LUT3 (Prop_lut3_I2_O)        0.124    44.204 r  graphics/hd/sync[0][2]_i_1/O
                         net (fo=1, routed)           0.000    44.204    food/part/hs/h_count[2]
    SLICE_X39Y34         FDRE                                         r  food/part/hs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.439    52.316    food/part/hs/tile_clock
    SLICE_X39Y34         FDRE                                         r  food/part/hs/sync_reg[0][2]/C
                         clock pessimism              0.398    52.714    
                         clock uncertainty           -0.333    52.381    
    SLICE_X39Y34         FDRE (Setup_fdre_C_D)        0.031    52.412    food/part/hs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         52.412    
                         arrival time                         -44.204    
  -------------------------------------------------------------------
                         slack                                  8.208    

Slack (MET) :             8.212ns  (required time - arrival time)
  Source:                 graphics/sd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/FSM_sequential_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        1.943ns  (logic 0.704ns (36.233%)  route 1.239ns (63.767%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -3.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 52.322 - 53.872 ) 
    Source Clock Delay      (SCD):    1.859ns = ( 42.263 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.022 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580    40.602    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.698 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.564    42.263    graphics/sd/pixel_clock0
    SLICE_X36Y42         FDRE                                         r  graphics/sd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456    42.719 f  graphics/sd/v_sync_reg/Q
                         net (fo=2, routed)           0.814    43.533    graphics/hd/sen_v_sync[0]_12
    SLICE_X36Y42         LUT3 (Prop_lut3_I2_O)        0.124    43.657 f  graphics/hd/v_sync_BUFG_inst_i_1/O
                         net (fo=4, routed)           0.425    44.082    snek/v_sync
    SLICE_X39Y43         LUT5 (Prop_lut5_I0_O)        0.124    44.206 r  snek/FSM_sequential_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000    44.206    snek/nstate__0[1]
    SLICE_X39Y43         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.445    52.322    snek/tile_clock
    SLICE_X39Y43         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C
                         clock pessimism              0.398    52.720    
                         clock uncertainty           -0.333    52.387    
    SLICE_X39Y43         FDRE (Setup_fdre_C_D)        0.031    52.418    snek/FSM_sequential_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         52.418    
                         arrival time                         -44.206    
  -------------------------------------------------------------------
                         slack                                  8.212    

Slack (MET) :             8.426ns  (required time - arrival time)
  Source:                 graphics/sd/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            food/part/vs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        1.813ns  (logic 0.606ns (33.427%)  route 1.207ns (66.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 52.317 - 53.872 ) 
    Source Clock Delay      (SCD):    1.857ns = ( 42.261 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.022 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580    40.602    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.698 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.562    42.261    graphics/sd/pixel_clock0
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDCE (Prop_fdce_C_Q)         0.456    42.717 r  graphics/sd/v_count_reg[6]/Q
                         net (fo=5, routed)           1.207    43.924    graphics/hd/sen_v_count[0]_10[2]
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.150    44.074 r  graphics/hd/sync[0][2]_i_1__0/O
                         net (fo=1, routed)           0.000    44.074    food/part/vs/v_count[2]
    SLICE_X42Y33         FDRE                                         r  food/part/vs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.440    52.317    food/part/vs/tile_clock
    SLICE_X42Y33         FDRE                                         r  food/part/vs/sync_reg[0][2]/C
                         clock pessimism              0.398    52.715    
                         clock uncertainty           -0.333    52.382    
    SLICE_X42Y33         FDRE (Setup_fdre_C_D)        0.118    52.500    food/part/vs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         52.500    
                         arrival time                         -44.074    
  -------------------------------------------------------------------
                         slack                                  8.426    

Slack (MET) :             8.441ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            food/part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        1.756ns  (logic 0.609ns (34.688%)  route 1.147ns (65.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 52.319 - 53.872 ) 
    Source Clock Delay      (SCD):    1.859ns = ( 42.263 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.022 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580    40.602    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.698 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.564    42.263    graphics/sd/pixel_clock0
    SLICE_X44Y38         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDCE (Prop_fdce_C_Q)         0.456    42.719 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=6, routed)           1.147    43.866    graphics/hd/sync_reg[0][7][7]
    SLICE_X40Y36         LUT3 (Prop_lut3_I2_O)        0.153    44.019 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=1, routed)           0.000    44.019    food/part/hs/h_count[7]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.442    52.319    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][7]/C
                         clock pessimism              0.398    52.717    
                         clock uncertainty           -0.333    52.384    
    SLICE_X40Y36         FDRE (Setup_fdre_C_D)        0.075    52.459    food/part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         52.459    
                         arrival time                         -44.019    
  -------------------------------------------------------------------
                         slack                                  8.441    

Slack (MET) :             8.454ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            food/part/hs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        1.743ns  (logic 0.608ns (34.892%)  route 1.135ns (65.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 52.319 - 53.872 ) 
    Source Clock Delay      (SCD):    1.859ns = ( 42.263 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.022 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580    40.602    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.698 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.564    42.263    graphics/sd/pixel_clock0
    SLICE_X44Y38         FDCE                                         r  graphics/sd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDCE (Prop_fdce_C_Q)         0.456    42.719 r  graphics/sd/h_count_reg[9]/Q
                         net (fo=7, routed)           1.135    43.853    graphics/hd/sync_reg[0][7][5]
    SLICE_X40Y36         LUT3 (Prop_lut3_I2_O)        0.152    44.005 r  graphics/hd/sync[0][5]_i_1/O
                         net (fo=1, routed)           0.000    44.005    food/part/hs/h_count[5]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.442    52.319    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][5]/C
                         clock pessimism              0.398    52.717    
                         clock uncertainty           -0.333    52.384    
    SLICE_X40Y36         FDRE (Setup_fdre_C_D)        0.075    52.459    food/part/hs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         52.459    
                         arrival time                         -44.005    
  -------------------------------------------------------------------
                         slack                                  8.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            food/part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.898%)  route 0.228ns (55.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.560     0.373    graphics/sd/pixel_clock0
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.141     0.514 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.228     0.742    graphics/hd/sync_reg[0][7][4]
    SLICE_X40Y36         LUT3 (Prop_lut3_I2_O)        0.045     0.787 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=1, routed)           0.000     0.787    food/part/hs/h_count[4]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.333     0.026    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.092     0.118    food/part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            food/part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.186ns (41.058%)  route 0.267ns (58.942%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.374ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.561     0.374    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.141     0.515 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=6, routed)           0.267     0.782    graphics/hd/sync_reg[0][7][6]
    SLICE_X40Y36         LUT3 (Prop_lut3_I2_O)        0.045     0.827 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=1, routed)           0.000     0.827    food/part/hs/h_count[6]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][6]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.333     0.026    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.092     0.118    food/part/hs/sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            food/part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.453%)  route 0.285ns (60.547%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.374ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.561     0.374    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.141     0.515 r  graphics/sd/v_count_reg[9]/Q
                         net (fo=3, routed)           0.285     0.801    graphics/hd/sen_v_count[0]_10[5]
    SLICE_X44Y34         LUT3 (Prop_lut3_I2_O)        0.045     0.846 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.846    food/part/vs/v_count[5]
    SLICE_X44Y34         FDRE                                         r  food/part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/vs/tile_clock
    SLICE_X44Y34         FDRE                                         r  food/part/vs/sync_reg[0][5]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.333     0.026    
    SLICE_X44Y34         FDRE (Hold_fdre_C_D)         0.091     0.117    food/part/vs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            food/part/hs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.372%)  route 0.299ns (61.628%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.560     0.373    graphics/sd/pixel_clock0
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.141     0.514 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           0.299     0.813    graphics/hd/sync_reg[0][7][0]
    SLICE_X40Y36         LUT3 (Prop_lut3_I2_O)        0.045     0.858 r  graphics/hd/sync[0][0]_i_1/O
                         net (fo=1, routed)           0.000     0.858    food/part/hs/h_count[0]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.333     0.026    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.091     0.117    food/part/hs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            food/part/vs/sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.221%)  route 0.358ns (65.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.560     0.373    graphics/sd/pixel_clock0
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDCE (Prop_fdce_C_Q)         0.141     0.514 r  graphics/sd/v_count_reg[5]/Q
                         net (fo=5, routed)           0.358     0.872    graphics/hd/sen_v_count[0]_10[1]
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.045     0.917 r  graphics/hd/sync[0][1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.917    food/part/vs/v_count[1]
    SLICE_X42Y33         FDRE                                         r  food/part/vs/sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.826    -0.864    food/part/vs/tile_clock
    SLICE_X42Y33         FDRE                                         r  food/part/vs/sync_reg[0][1]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.333     0.024    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.120     0.144    food/part/vs/sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            food/part/vs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.183ns (33.168%)  route 0.369ns (66.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.374ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.561     0.374    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.141     0.515 r  graphics/sd/v_count_reg[11]/Q
                         net (fo=4, routed)           0.369     0.884    graphics/hd/sen_v_count[0]_10[7]
    SLICE_X40Y36         LUT3 (Prop_lut3_I2_O)        0.042     0.926 r  graphics/hd/sync[0][7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.926    food/part/vs/v_count[7]
    SLICE_X40Y36         FDRE                                         r  food/part/vs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/vs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/vs/sync_reg[0][7]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.333     0.026    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.107     0.133    food/part/vs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            food/part/vs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.185ns (32.644%)  route 0.382ns (67.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.374ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.561     0.374    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.141     0.515 r  graphics/sd/v_count_reg[10]/Q
                         net (fo=4, routed)           0.382     0.897    graphics/hd/sen_v_count[0]_10[6]
    SLICE_X44Y34         LUT3 (Prop_lut3_I2_O)        0.044     0.941 r  graphics/hd/sync[0][6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.941    food/part/vs/v_count[6]
    SLICE_X44Y34         FDRE                                         r  food/part/vs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/vs/tile_clock
    SLICE_X44Y34         FDRE                                         r  food/part/vs/sync_reg[0][6]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.333     0.026    
    SLICE_X44Y34         FDRE (Hold_fdre_C_D)         0.107     0.133    food/part/vs/sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            food/part/vs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.185ns (30.631%)  route 0.419ns (69.369%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.374ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.561     0.374    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.141     0.515 r  graphics/sd/v_count_reg[8]/Q
                         net (fo=5, routed)           0.419     0.934    graphics/hd/sen_v_count[0]_10[4]
    SLICE_X42Y34         LUT3 (Prop_lut3_I2_O)        0.044     0.978 r  graphics/hd/sync[0][4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.978    food/part/vs/v_count[4]
    SLICE_X42Y34         FDRE                                         r  food/part/vs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.827    -0.863    food/part/vs/tile_clock
    SLICE_X42Y34         FDRE                                         r  food/part/vs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.333     0.025    
    SLICE_X42Y34         FDRE (Hold_fdre_C_D)         0.131     0.156    food/part/vs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            food/part/vs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.186ns (31.086%)  route 0.412ns (68.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.560     0.373    graphics/sd/pixel_clock0
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDCE (Prop_fdce_C_Q)         0.141     0.514 r  graphics/sd/v_count_reg[7]/Q
                         net (fo=5, routed)           0.412     0.927    graphics/hd/sen_v_count[0]_10[3]
    SLICE_X42Y34         LUT3 (Prop_lut3_I2_O)        0.045     0.972 r  graphics/hd/sync[0][3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.972    food/part/vs/v_count[3]
    SLICE_X42Y34         FDRE                                         r  food/part/vs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.827    -0.863    food/part/vs/tile_clock
    SLICE_X42Y34         FDRE                                         r  food/part/vs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.333     0.025    
    SLICE_X42Y34         FDRE (Hold_fdre_C_D)         0.120     0.145    food/part/vs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            food/part/hs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.184ns (30.286%)  route 0.424ns (69.714%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.375ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.562     0.375    graphics/sd/pixel_clock0
    SLICE_X44Y38         FDCE                                         r  graphics/sd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDCE (Prop_fdce_C_Q)         0.141     0.516 r  graphics/sd/h_count_reg[9]/Q
                         net (fo=7, routed)           0.424     0.940    graphics/hd/sync_reg[0][7][5]
    SLICE_X40Y36         LUT3 (Prop_lut3_I2_O)        0.043     0.983 r  graphics/hd/sync[0][5]_i_1/O
                         net (fo=1, routed)           0.000     0.983    food/part/hs/h_count[5]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][5]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.333     0.026    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.107     0.133    food/part/hs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.849    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock_1
  To Clock:  tile_clock_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack       16.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.409ns  (required time - arrival time)
  Source:                 snek/part_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        10.334ns  (logic 1.776ns (17.186%)  route 8.558ns (82.814%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 25.375 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.554    -0.958    snek/tile_clock
    SLICE_X39Y18         FDRE                                         r  snek/part_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.539 r  snek/part_number_reg[2]/Q
                         net (fo=124, routed)         3.555     3.017    snek/part_number_reg_n_0_[2]
    SLICE_X45Y1          MUXF7 (Prop_muxf7_S_O)       0.451     3.468 r  snek/found_hit_reg_i_313/O
                         net (fo=1, routed)           0.000     3.468    snek/found_hit_reg_i_313_n_0
    SLICE_X45Y1          MUXF8 (Prop_muxf8_I1_O)      0.094     3.562 r  snek/found_hit_reg_i_133/O
                         net (fo=1, routed)           1.335     4.897    snek/found_hit_reg_i_133_n_0
    SLICE_X48Y14         LUT6 (Prop_lut6_I5_O)        0.316     5.213 r  snek/found_hit_i_48/O
                         net (fo=1, routed)           1.289     6.502    snek/found_hit_i_48_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I0_O)        0.124     6.626 r  snek/found_hit_i_13/O
                         net (fo=1, routed)           1.001     7.627    snek/rows__0[4]
    SLICE_X46Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.751 r  snek/found_hit_i_4/O
                         net (fo=1, routed)           0.806     8.557    snek/found_hit_i_4_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I1_O)        0.124     8.681 r  snek/found_hit_i_2/O
                         net (fo=1, routed)           0.571     9.253    snek/found_hit0
    SLICE_X39Y19         LUT5 (Prop_lut5_I3_O)        0.124     9.377 r  snek/found_hit_i_1/O
                         net (fo=1, routed)           0.000     9.377    snek/found_hit_i_1_n_0
    SLICE_X39Y19         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.434    25.375    snek/tile_clock
    SLICE_X39Y19         FDRE                                         r  snek/found_hit_reg/C
                         clock pessimism              0.579    25.953    
                         clock uncertainty           -0.199    25.755    
    SLICE_X39Y19         FDRE (Setup_fdre_C_D)        0.031    25.786    snek/found_hit_reg
  -------------------------------------------------------------------
                         required time                         25.786    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                 16.409    

Slack (MET) :             22.245ns  (required time - arrival time)
  Source:                 snek/part_number_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[1]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 0.605ns (14.308%)  route 3.623ns (85.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 25.375 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.554    -0.958    snek/tile_clock
    SLICE_X39Y18         FDRE                                         r  snek/part_number_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  snek/part_number_reg[1]_rep__0/Q
                         net (fo=79, routed)          2.977     2.476    snek/part_number_reg[1]_rep__0_n_0
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.149     2.625 r  snek/part_number[1]_rep__1_i_1/O
                         net (fo=1, routed)           0.646     3.271    snek/part_number[1]_rep__1_i_1_n_0
    SLICE_X38Y19         FDRE                                         r  snek/part_number_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.434    25.375    snek/tile_clock
    SLICE_X38Y19         FDRE                                         r  snek/part_number_reg[1]_rep__1/C
                         clock pessimism              0.579    25.953    
                         clock uncertainty           -0.199    25.755    
    SLICE_X38Y19         FDRE (Setup_fdre_C_D)       -0.239    25.516    snek/part_number_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         25.516    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                 22.245    

Slack (MET) :             22.490ns  (required time - arrival time)
  Source:                 snek/part_number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/FSM_sequential_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 0.828ns (19.487%)  route 3.421ns (80.513%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 25.386 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.554    -0.958    snek/tile_clock
    SLICE_X39Y18         FDRE                                         r  snek/part_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  snek/part_number_reg[3]/Q
                         net (fo=95, routed)          1.080     0.578    snek/part_number_reg_n_0_[3]
    SLICE_X38Y19         LUT4 (Prop_lut4_I1_O)        0.124     0.702 r  snek/FSM_sequential_nstate[1]_i_12/O
                         net (fo=1, routed)           0.680     1.382    snek/FSM_sequential_nstate[1]_i_12_n_0
    SLICE_X38Y19         LUT5 (Prop_lut5_I4_O)        0.124     1.506 r  snek/FSM_sequential_nstate[1]_i_3/O
                         net (fo=2, routed)           1.661     3.168    snek/found_hit1
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.124     3.292 r  snek/FSM_sequential_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     3.292    snek/nstate__0[1]
    SLICE_X39Y43         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.445    25.386    snek/tile_clock
    SLICE_X39Y43         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C
                         clock pessimism              0.564    25.949    
                         clock uncertainty           -0.199    25.751    
    SLICE_X39Y43         FDRE (Setup_fdre_C_D)        0.031    25.782    snek/FSM_sequential_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         25.782    
                         arrival time                          -3.292    
  -------------------------------------------------------------------
                         slack                                 22.490    

Slack (MET) :             23.358ns  (required time - arrival time)
  Source:                 snek/part_number_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.580ns (17.193%)  route 2.794ns (82.807%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 25.378 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.554    -0.958    snek/tile_clock
    SLICE_X39Y18         FDRE                                         r  snek/part_number_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  snek/part_number_reg[1]_rep__0/Q
                         net (fo=79, routed)          2.794     2.292    snek/part_number_reg[1]_rep__0_n_0
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.124     2.416 r  snek/part_number[1]_rep_i_1/O
                         net (fo=1, routed)           0.000     2.416    snek/part_number[1]_rep_i_1_n_0
    SLICE_X40Y18         FDRE                                         r  snek/part_number_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.437    25.378    snek/tile_clock
    SLICE_X40Y18         FDRE                                         r  snek/part_number_reg[1]_rep/C
                         clock pessimism              0.564    25.941    
                         clock uncertainty           -0.199    25.743    
    SLICE_X40Y18         FDRE (Setup_fdre_C_D)        0.031    25.774    snek/part_number_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         25.774    
                         arrival time                          -2.416    
  -------------------------------------------------------------------
                         slack                                 23.358    

Slack (MET) :             23.363ns  (required time - arrival time)
  Source:                 snek/part_number_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.403ns  (logic 0.580ns (17.043%)  route 2.823ns (82.957%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 25.376 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.554    -0.958    snek/tile_clock
    SLICE_X39Y18         FDRE                                         r  snek/part_number_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  snek/part_number_reg[1]_rep__0/Q
                         net (fo=79, routed)          2.823     2.322    snek/part_number_reg[1]_rep__0_n_0
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.124     2.446 r  snek/part_number[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     2.446    snek/part_number[1]_rep__0_i_1_n_0
    SLICE_X39Y18         FDRE                                         r  snek/part_number_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.435    25.376    snek/tile_clock
    SLICE_X39Y18         FDRE                                         r  snek/part_number_reg[1]_rep__0/C
                         clock pessimism              0.603    25.978    
                         clock uncertainty           -0.199    25.780    
    SLICE_X39Y18         FDRE (Setup_fdre_C_D)        0.029    25.809    snek/part_number_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         25.809    
                         arrival time                          -2.446    
  -------------------------------------------------------------------
                         slack                                 23.363    

Slack (MET) :             23.973ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 0.610ns (24.673%)  route 1.862ns (75.327%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 25.376 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.557    -0.955    snek/tile_clock
    SLICE_X40Y17         FDRE                                         r  snek/part_number_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.499 r  snek/part_number_reg[0]_rep/Q
                         net (fo=17, routed)          1.082     0.583    snek/part_number_reg[0]_rep_n_0
    SLICE_X39Y18         LUT4 (Prop_lut4_I2_O)        0.154     0.737 r  snek/part_number[2]_i_1/O
                         net (fo=1, routed)           0.781     1.518    snek/part_number[2]_i_1_n_0
    SLICE_X39Y18         FDRE                                         r  snek/part_number_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.435    25.376    snek/tile_clock
    SLICE_X39Y18         FDRE                                         r  snek/part_number_reg[2]/C
                         clock pessimism              0.564    25.939    
                         clock uncertainty           -0.199    25.741    
    SLICE_X39Y18         FDRE (Setup_fdre_C_D)       -0.250    25.491    snek/part_number_reg[2]
  -------------------------------------------------------------------
                         required time                         25.491    
                         arrival time                          -1.518    
  -------------------------------------------------------------------
                         slack                                 23.973    

Slack (MET) :             24.031ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.574ns (23.721%)  route 1.846ns (76.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 25.378 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.554    -0.958    snek/tile_clock
    SLICE_X40Y19         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDCE (Prop_fdce_C_Q)         0.456    -0.502 r  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=20, routed)          1.274     0.773    snek/Q[0]
    SLICE_X40Y18         LUT3 (Prop_lut3_I2_O)        0.118     0.891 r  snek/part_number[1]_i_1/O
                         net (fo=1, routed)           0.572     1.462    snek/part_number[1]_i_1_n_0
    SLICE_X40Y18         FDRE                                         r  snek/part_number_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.437    25.378    snek/tile_clock
    SLICE_X40Y18         FDRE                                         r  snek/part_number_reg[1]/C
                         clock pessimism              0.578    25.955    
                         clock uncertainty           -0.199    25.757    
    SLICE_X40Y18         FDRE (Setup_fdre_C_D)       -0.264    25.493    snek/part_number_reg[1]
  -------------------------------------------------------------------
                         required time                         25.493    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                 24.031    

Slack (MET) :             24.357ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[0]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.409ns  (logic 0.580ns (24.072%)  route 1.829ns (75.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 25.380 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.557    -0.955    snek/tile_clock
    SLICE_X40Y17         FDRE                                         r  snek/part_number_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.499 f  snek/part_number_reg[0]_rep/Q
                         net (fo=17, routed)          1.829     1.331    snek/part_number_reg[0]_rep_n_0
    SLICE_X40Y17         LUT3 (Prop_lut3_I1_O)        0.124     1.455 r  snek/part_number[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.455    snek/part_number[0]_rep__0_i_1_n_0
    SLICE_X40Y17         FDRE                                         r  snek/part_number_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.439    25.380    snek/tile_clock
    SLICE_X40Y17         FDRE                                         r  snek/part_number_reg[0]_rep__0/C
                         clock pessimism              0.602    25.981    
                         clock uncertainty           -0.199    25.783    
    SLICE_X40Y17         FDRE (Setup_fdre_C_D)        0.029    25.812    snek/part_number_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         25.812    
                         arrival time                          -1.455    
  -------------------------------------------------------------------
                         slack                                 24.357    

Slack (MET) :             24.420ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            food/part/vs/sync_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.456ns (20.511%)  route 1.767ns (79.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 25.392 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.558    -0.954    food/part/vs/tile_clock
    SLICE_X41Y33         FDRE                                         r  food/part/vs/sync_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  food/part/vs/sync_reg[0][0]/Q
                         net (fo=1, routed)           1.767     1.270    food/part/vs/sync_reg_n_0_[0][0]
    SLICE_X49Y5          FDRE                                         r  food/part/vs/sync_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.451    25.392    food/part/vs/tile_clock
    SLICE_X49Y5          FDRE                                         r  food/part/vs/sync_reg[1][0]/C
                         clock pessimism              0.564    25.955    
                         clock uncertainty           -0.199    25.757    
    SLICE_X49Y5          FDRE (Setup_fdre_C_D)       -0.067    25.690    food/part/vs/sync_reg[1][0]
  -------------------------------------------------------------------
                         required time                         25.690    
                         arrival time                          -1.270    
  -------------------------------------------------------------------
                         slack                                 24.420    

Slack (MET) :             24.500ns  (required time - arrival time)
  Source:                 snek/part_number_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/part_number_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.766ns (33.042%)  route 1.552ns (66.958%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 25.375 - 26.936 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.553    -0.959    snek/tile_clock
    SLICE_X38Y19         FDRE                                         r  snek/part_number_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.518    -0.441 r  snek/part_number_reg[1]_rep__1/Q
                         net (fo=110, routed)         1.058     0.617    snek/part_number_reg[1]_rep__1_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I2_O)        0.124     0.741 r  snek/part_number[7]_i_2/O
                         net (fo=2, routed)           0.494     1.236    snek/part_number[7]_i_2_n_0
    SLICE_X38Y19         LUT3 (Prop_lut3_I1_O)        0.124     1.360 r  snek/part_number[6]_i_1/O
                         net (fo=1, routed)           0.000     1.360    snek/part_number[6]_i_1_n_0
    SLICE_X38Y19         FDRE                                         r  snek/part_number_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.434    25.375    snek/tile_clock
    SLICE_X38Y19         FDRE                                         r  snek/part_number_reg[6]/C
                         clock pessimism              0.603    25.977    
                         clock uncertainty           -0.199    25.779    
    SLICE_X38Y19         FDRE (Setup_fdre_C_D)        0.081    25.860    snek/part_number_reg[6]
  -------------------------------------------------------------------
                         required time                         25.860    
                         arrival time                          -1.360    
  -------------------------------------------------------------------
                         slack                                 24.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.585    -0.596    display/tile_clock
    SLICE_X63Y22         FDCE                                         r  display/clock_divide_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  display/clock_divide_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.347    display/clock_divide_reg_n_0_[3]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.239 r  display/clock_divide_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.239    display/clock_divide_reg[0]_i_1_n_4
    SLICE_X63Y22         FDCE                                         r  display/clock_divide_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.853    -0.837    display/tile_clock
    SLICE_X63Y22         FDCE                                         r  display/clock_divide_reg[3]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.199    -0.398    
    SLICE_X63Y22         FDCE (Hold_fdce_C_D)         0.105    -0.293    display/clock_divide_reg[3]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.582    -0.599    display/tile_clock
    SLICE_X63Y24         FDCE                                         r  display/clock_divide_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  display/clock_divide_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.350    display/clock_divide_reg_n_0_[11]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.242 r  display/clock_divide_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.242    display/clock_divide_reg[8]_i_1_n_4
    SLICE_X63Y24         FDCE                                         r  display/clock_divide_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.850    -0.840    display/tile_clock
    SLICE_X63Y24         FDCE                                         r  display/clock_divide_reg[11]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.199    -0.401    
    SLICE_X63Y24         FDCE (Hold_fdce_C_D)         0.105    -0.296    display/clock_divide_reg[11]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.583    -0.598    display/tile_clock
    SLICE_X63Y23         FDCE                                         r  display/clock_divide_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  display/clock_divide_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.349    display/clock_divide_reg_n_0_[7]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.241 r  display/clock_divide_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.241    display/clock_divide_reg[4]_i_1_n_4
    SLICE_X63Y23         FDCE                                         r  display/clock_divide_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.851    -0.839    display/tile_clock
    SLICE_X63Y23         FDCE                                         r  display/clock_divide_reg[7]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.199    -0.400    
    SLICE_X63Y23         FDCE (Hold_fdce_C_D)         0.105    -0.295    display/clock_divide_reg[7]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.582    -0.599    display/tile_clock
    SLICE_X63Y25         FDCE                                         r  display/clock_divide_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  display/clock_divide_reg[12]/Q
                         net (fo=1, routed)           0.105    -0.353    display/clock_divide_reg_n_0_[12]
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.238 r  display/clock_divide_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.238    display/clock_divide_reg[12]_i_1_n_7
    SLICE_X63Y25         FDCE                                         r  display/clock_divide_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.850    -0.840    display/tile_clock
    SLICE_X63Y25         FDCE                                         r  display/clock_divide_reg[12]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.199    -0.401    
    SLICE_X63Y25         FDCE (Hold_fdce_C_D)         0.105    -0.296    display/clock_divide_reg[12]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.583    -0.598    display/tile_clock
    SLICE_X63Y23         FDCE                                         r  display/clock_divide_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  display/clock_divide_reg[4]/Q
                         net (fo=1, routed)           0.105    -0.352    display/clock_divide_reg_n_0_[4]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.237 r  display/clock_divide_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.237    display/clock_divide_reg[4]_i_1_n_7
    SLICE_X63Y23         FDCE                                         r  display/clock_divide_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.851    -0.839    display/tile_clock
    SLICE_X63Y23         FDCE                                         r  display/clock_divide_reg[4]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.199    -0.400    
    SLICE_X63Y23         FDCE (Hold_fdce_C_D)         0.105    -0.295    display/clock_divide_reg[4]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.582    -0.599    display/tile_clock
    SLICE_X63Y24         FDCE                                         r  display/clock_divide_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  display/clock_divide_reg[8]/Q
                         net (fo=1, routed)           0.105    -0.353    display/clock_divide_reg_n_0_[8]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.238 r  display/clock_divide_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.238    display/clock_divide_reg[8]_i_1_n_7
    SLICE_X63Y24         FDCE                                         r  display/clock_divide_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.850    -0.840    display/tile_clock
    SLICE_X63Y24         FDCE                                         r  display/clock_divide_reg[8]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.199    -0.401    
    SLICE_X63Y24         FDCE (Hold_fdce_C_D)         0.105    -0.296    display/clock_divide_reg[8]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.585    -0.596    display/tile_clock
    SLICE_X63Y22         FDCE                                         r  display/clock_divide_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  display/clock_divide_reg[2]/Q
                         net (fo=1, routed)           0.109    -0.346    display/clock_divide_reg_n_0_[2]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.235 r  display/clock_divide_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.235    display/clock_divide_reg[0]_i_1_n_5
    SLICE_X63Y22         FDCE                                         r  display/clock_divide_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.853    -0.837    display/tile_clock
    SLICE_X63Y22         FDCE                                         r  display/clock_divide_reg[2]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.199    -0.398    
    SLICE_X63Y22         FDCE (Hold_fdce_C_D)         0.105    -0.293    display/clock_divide_reg[2]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.582    -0.599    display/tile_clock
    SLICE_X63Y24         FDCE                                         r  display/clock_divide_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  display/clock_divide_reg[10]/Q
                         net (fo=1, routed)           0.109    -0.349    display/clock_divide_reg_n_0_[10]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.238 r  display/clock_divide_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.238    display/clock_divide_reg[8]_i_1_n_5
    SLICE_X63Y24         FDCE                                         r  display/clock_divide_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.850    -0.840    display/tile_clock
    SLICE_X63Y24         FDCE                                         r  display/clock_divide_reg[10]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.199    -0.401    
    SLICE_X63Y24         FDCE (Hold_fdce_C_D)         0.105    -0.296    display/clock_divide_reg[10]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.582    -0.599    display/tile_clock
    SLICE_X63Y25         FDCE                                         r  display/clock_divide_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  display/clock_divide_reg[14]/Q
                         net (fo=1, routed)           0.109    -0.349    display/clock_divide_reg_n_0_[14]
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.238 r  display/clock_divide_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.238    display/clock_divide_reg[12]_i_1_n_5
    SLICE_X63Y25         FDCE                                         r  display/clock_divide_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.850    -0.840    display/tile_clock
    SLICE_X63Y25         FDCE                                         r  display/clock_divide_reg[14]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.199    -0.401    
    SLICE_X63Y25         FDCE (Hold_fdce_C_D)         0.105    -0.296    display/clock_divide_reg[14]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            display/clock_divide_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.583    -0.598    display/tile_clock
    SLICE_X63Y23         FDCE                                         r  display/clock_divide_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  display/clock_divide_reg[6]/Q
                         net (fo=1, routed)           0.109    -0.348    display/clock_divide_reg_n_0_[6]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.237 r  display/clock_divide_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.237    display/clock_divide_reg[4]_i_1_n_5
    SLICE_X63Y23         FDCE                                         r  display/clock_divide_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.851    -0.839    display/tile_clock
    SLICE_X63Y23         FDCE                                         r  display/clock_divide_reg[6]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.199    -0.400    
    SLICE_X63Y23         FDCE (Hold_fdce_C_D)         0.105    -0.295    display/clock_divide_reg[6]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.058    





---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock_1
  To Clock:  tile_clock_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        6.770ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.820ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.770ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/part/hs/sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.666ns  (logic 0.746ns (27.979%)  route 1.920ns (72.021%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 25.381 - 26.936 ) 
    Source Clock Delay      (SCD):    2.322ns = ( 15.791 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    13.192    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    13.344 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588    13.932    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    14.230 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.560    15.791    graphics/hd/pixel_clock01_out
    SLICE_X39Y36         FDCE                                         r  graphics/hd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDCE (Prop_fdce_C_Q)         0.419    16.210 r  graphics/hd/h_count_reg[5]/Q
                         net (fo=6, routed)           1.324    17.534    graphics/hd/sen_h_count[1]_15[5]
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.327    17.861 r  graphics/hd/sync[0][1]_i_1/O
                         net (fo=1, routed)           0.596    18.457    food/part/hs/h_count[1]
    SLICE_X38Y35         FDRE                                         r  food/part/hs/sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.440    25.381    food/part/hs/tile_clock
    SLICE_X38Y35         FDRE                                         r  food/part/hs/sync_reg[0][1]/C
                         clock pessimism              0.398    25.779    
                         clock uncertainty           -0.319    25.461    
    SLICE_X38Y35         FDRE (Setup_fdre_C_D)       -0.234    25.227    food/part/hs/sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                         25.227    
                         arrival time                         -18.457    
  -------------------------------------------------------------------
                         slack                                  6.770    

Slack (MET) :             7.487ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/part/vs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        1.917ns  (logic 0.606ns (31.618%)  route 1.311ns (68.382%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 25.381 - 26.936 ) 
    Source Clock Delay      (SCD):    2.319ns = ( 15.788 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    13.192    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    13.344 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588    13.932    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    14.230 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.557    15.788    graphics/hd/pixel_clock01_out
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.456    16.244 r  graphics/hd/v_count_reg[4]/Q
                         net (fo=6, routed)           0.787    17.030    graphics/hd/sen_v_count[1]_11[4]
    SLICE_X40Y34         LUT3 (Prop_lut3_I0_O)        0.150    17.180 r  graphics/hd/sync[0][0]_i_1__0/O
                         net (fo=1, routed)           0.524    17.704    food/part/vs/v_count[0]
    SLICE_X41Y33         FDRE                                         r  food/part/vs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.440    25.381    food/part/vs/tile_clock
    SLICE_X41Y33         FDRE                                         r  food/part/vs/sync_reg[0][0]/C
                         clock pessimism              0.398    25.779    
                         clock uncertainty           -0.319    25.461    
    SLICE_X41Y33         FDRE (Setup_fdre_C_D)       -0.269    25.192    food/part/vs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         25.192    
                         arrival time                         -17.704    
  -------------------------------------------------------------------
                         slack                                  7.487    

Slack (MET) :             7.492ns  (required time - arrival time)
  Source:                 graphics/hd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/FSM_sequential_nstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.196ns  (logic 0.704ns (32.057%)  route 1.492ns (67.943%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -3.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 25.375 - 26.936 ) 
    Source Clock Delay      (SCD):    2.327ns = ( 15.796 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    13.192    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    13.344 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588    13.932    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    14.230 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.565    15.796    graphics/hd/pixel_clock01_out
    SLICE_X36Y43         FDRE                                         r  graphics/hd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456    16.252 r  graphics/hd/v_sync_reg/Q
                         net (fo=2, routed)           0.318    16.570    graphics/hd/sen_v_sync[1]_13
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.124    16.694 r  graphics/hd/v_sync_BUFG_inst_i_1/O
                         net (fo=4, routed)           1.174    17.868    graphics/hd/v_sync
    SLICE_X39Y19         LUT2 (Prop_lut2_I0_O)        0.124    17.992 r  graphics/hd/FSM_sequential_nstate[0]_i_1/O
                         net (fo=1, routed)           0.000    17.992    snek/FSM_sequential_nstate_reg[0]_0[0]
    SLICE_X39Y19         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.434    25.375    snek/tile_clock
    SLICE_X39Y19         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/C
                         clock pessimism              0.398    25.773    
                         clock uncertainty           -0.319    25.455    
    SLICE_X39Y19         FDRE (Setup_fdre_C_D)        0.029    25.484    snek/FSM_sequential_nstate_reg[0]
  -------------------------------------------------------------------
                         required time                         25.484    
                         arrival time                         -17.992    
  -------------------------------------------------------------------
                         slack                                  7.492    

Slack (MET) :             7.506ns  (required time - arrival time)
  Source:                 graphics/hd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        2.184ns  (logic 0.704ns (32.228%)  route 1.480ns (67.772%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -3.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 25.375 - 26.936 ) 
    Source Clock Delay      (SCD):    2.327ns = ( 15.796 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    13.192    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    13.344 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588    13.932    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    14.230 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.565    15.796    graphics/hd/pixel_clock01_out
    SLICE_X36Y43         FDRE                                         r  graphics/hd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456    16.252 r  graphics/hd/v_sync_reg/Q
                         net (fo=2, routed)           0.318    16.570    graphics/hd/sen_v_sync[1]_13
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.124    16.694 r  graphics/hd/v_sync_BUFG_inst_i_1/O
                         net (fo=4, routed)           1.162    17.856    snek/v_sync
    SLICE_X39Y19         LUT5 (Prop_lut5_I0_O)        0.124    17.980 r  snek/found_hit_i_1/O
                         net (fo=1, routed)           0.000    17.980    snek/found_hit_i_1_n_0
    SLICE_X39Y19         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.434    25.375    snek/tile_clock
    SLICE_X39Y19         FDRE                                         r  snek/found_hit_reg/C
                         clock pessimism              0.398    25.773    
                         clock uncertainty           -0.319    25.455    
    SLICE_X39Y19         FDRE (Setup_fdre_C_D)        0.031    25.486    snek/found_hit_reg
  -------------------------------------------------------------------
                         required time                         25.486    
                         arrival time                         -17.980    
  -------------------------------------------------------------------
                         slack                                  7.506    

Slack (MET) :             7.964ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/part/hs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        1.735ns  (logic 0.580ns (33.436%)  route 1.155ns (66.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 25.380 - 26.936 ) 
    Source Clock Delay      (SCD):    2.323ns = ( 15.792 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    13.192    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    13.344 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588    13.932    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    14.230 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561    15.792    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.456    16.248 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=6, routed)           1.155    17.402    graphics/hd/sen_h_count[1]_15[6]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.124    17.526 r  graphics/hd/sync[0][2]_i_1/O
                         net (fo=1, routed)           0.000    17.526    food/part/hs/h_count[2]
    SLICE_X39Y34         FDRE                                         r  food/part/hs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.439    25.380    food/part/hs/tile_clock
    SLICE_X39Y34         FDRE                                         r  food/part/hs/sync_reg[0][2]/C
                         clock pessimism              0.398    25.778    
                         clock uncertainty           -0.319    25.460    
    SLICE_X39Y34         FDRE (Setup_fdre_C_D)        0.031    25.491    food/part/hs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         25.491    
                         arrival time                         -17.526    
  -------------------------------------------------------------------
                         slack                                  7.964    

Slack (MET) :             8.013ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        1.690ns  (logic 0.580ns (34.314%)  route 1.110ns (65.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 25.383 - 26.936 ) 
    Source Clock Delay      (SCD):    2.320ns = ( 15.789 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    13.192    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    13.344 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588    13.932    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    14.230 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.558    15.789    graphics/hd/pixel_clock01_out
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDCE (Prop_fdce_C_Q)         0.456    16.245 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=4, routed)           1.110    17.355    graphics/hd/sen_v_count[1]_11[9]
    SLICE_X44Y34         LUT3 (Prop_lut3_I0_O)        0.124    17.479 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=1, routed)           0.000    17.479    food/part/vs/v_count[5]
    SLICE_X44Y34         FDRE                                         r  food/part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.442    25.383    food/part/vs/tile_clock
    SLICE_X44Y34         FDRE                                         r  food/part/vs/sync_reg[0][5]/C
                         clock pessimism              0.398    25.781    
                         clock uncertainty           -0.319    25.463    
    SLICE_X44Y34         FDRE (Setup_fdre_C_D)        0.029    25.492    food/part/vs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         25.492    
                         arrival time                         -17.479    
  -------------------------------------------------------------------
                         slack                                  8.013    

Slack (MET) :             8.021ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        1.722ns  (logic 0.608ns (35.306%)  route 1.114ns (64.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 25.380 - 26.936 ) 
    Source Clock Delay      (SCD):    2.323ns = ( 15.792 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    13.192    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    13.344 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588    13.932    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    14.230 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561    15.792    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.456    16.248 r  graphics/hd/h_count_reg[7]/Q
                         net (fo=5, routed)           1.114    17.362    graphics/hd/sen_h_count[1]_15[7]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.152    17.514 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=1, routed)           0.000    17.514    food/part/hs/h_count[3]
    SLICE_X39Y34         FDRE                                         r  food/part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.439    25.380    food/part/hs/tile_clock
    SLICE_X39Y34         FDRE                                         r  food/part/hs/sync_reg[0][3]/C
                         clock pessimism              0.398    25.778    
                         clock uncertainty           -0.319    25.460    
    SLICE_X39Y34         FDRE (Setup_fdre_C_D)        0.075    25.535    food/part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         25.535    
                         arrival time                         -17.514    
  -------------------------------------------------------------------
                         slack                                  8.021    

Slack (MET) :             8.139ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        1.563ns  (logic 0.716ns (45.801%)  route 0.847ns (54.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 25.383 - 26.936 ) 
    Source Clock Delay      (SCD):    2.323ns = ( 15.792 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    13.192    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    13.344 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588    13.932    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    14.230 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561    15.792    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419    16.211 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.847    17.058    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X40Y36         LUT3 (Prop_lut3_I0_O)        0.297    17.355 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=1, routed)           0.000    17.355    food/part/hs/h_count[4]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.442    25.383    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    25.781    
                         clock uncertainty           -0.319    25.463    
    SLICE_X40Y36         FDRE (Setup_fdre_C_D)        0.031    25.494    food/part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         25.494    
                         arrival time                         -17.355    
  -------------------------------------------------------------------
                         slack                                  8.139    

Slack (MET) :             8.174ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/part/vs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        1.575ns  (logic 0.606ns (38.466%)  route 0.969ns (61.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 25.383 - 26.936 ) 
    Source Clock Delay      (SCD):    2.320ns = ( 15.789 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    13.192    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    13.344 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588    13.932    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    14.230 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.558    15.789    graphics/hd/pixel_clock01_out
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDCE (Prop_fdce_C_Q)         0.456    16.245 r  graphics/hd/v_count_reg[10]/Q
                         net (fo=5, routed)           0.969    17.214    graphics/hd/sen_v_count[1]_11[10]
    SLICE_X44Y34         LUT3 (Prop_lut3_I0_O)        0.150    17.364 r  graphics/hd/sync[0][6]_i_1__0/O
                         net (fo=1, routed)           0.000    17.364    food/part/vs/v_count[6]
    SLICE_X44Y34         FDRE                                         r  food/part/vs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.442    25.383    food/part/vs/tile_clock
    SLICE_X44Y34         FDRE                                         r  food/part/vs/sync_reg[0][6]/C
                         clock pessimism              0.398    25.781    
                         clock uncertainty           -0.319    25.463    
    SLICE_X44Y34         FDRE (Setup_fdre_C_D)        0.075    25.538    food/part/vs/sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         25.538    
                         arrival time                         -17.364    
  -------------------------------------------------------------------
                         slack                                  8.174    

Slack (MET) :             8.178ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/part/hs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock rise@26.936ns - vga_hd_vga_clock_1 rise@13.468ns)
  Data Path Delay:        1.568ns  (logic 0.741ns (47.263%)  route 0.827ns (52.737%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 25.383 - 26.936 ) 
    Source Clock Delay      (SCD):    2.323ns = ( 15.792 - 13.468 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.926 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.159    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     9.199 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.860    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    10.956 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    13.192    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    13.344 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588    13.932    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    14.230 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561    15.792    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419    16.211 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.827    17.037    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X40Y36         LUT3 (Prop_lut3_I0_O)        0.322    17.359 r  graphics/hd/sync[0][5]_i_1/O
                         net (fo=1, routed)           0.000    17.359    food/part/hs/h_count[5]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.442    25.383    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][5]/C
                         clock pessimism              0.398    25.781    
                         clock uncertainty           -0.319    25.463    
    SLICE_X40Y36         FDRE (Setup_fdre_C_D)        0.075    25.538    food/part/hs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         25.538    
                         arrival time                         -17.359    
  -------------------------------------------------------------------
                         slack                                  8.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/part/vs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.189ns (45.495%)  route 0.226ns (54.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.044    -0.341 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.219    -0.123    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    -0.035 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.559     0.524    graphics/hd/pixel_clock01_out
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDCE (Prop_fdce_C_Q)         0.141     0.665 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=6, routed)           0.226     0.891    graphics/hd/sen_v_count[1]_11[11]
    SLICE_X40Y36         LUT3 (Prop_lut3_I0_O)        0.048     0.939 r  graphics/hd/sync[0][7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.939    food/part/vs/v_count[7]
    SLICE_X40Y36         FDRE                                         r  food/part/vs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/vs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/vs/sync_reg[0][7]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.319     0.012    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.107     0.119    food/part/vs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/part/vs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.189ns (40.364%)  route 0.279ns (59.636%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.523ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.044    -0.341 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.219    -0.123    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    -0.035 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.558     0.523    graphics/hd/pixel_clock01_out
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.141     0.664 r  graphics/hd/v_count_reg[6]/Q
                         net (fo=6, routed)           0.279     0.943    graphics/hd/sen_v_count[1]_11[6]
    SLICE_X42Y33         LUT3 (Prop_lut3_I0_O)        0.048     0.991 r  graphics/hd/sync[0][2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.991    food/part/vs/v_count[2]
    SLICE_X42Y33         FDRE                                         r  food/part/vs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.826    -0.864    food/part/vs/tile_clock
    SLICE_X42Y33         FDRE                                         r  food/part/vs/sync_reg[0][2]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.319     0.010    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.131     0.141    food/part/vs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.852ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/part/hs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.094%)  route 0.246ns (56.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.044    -0.341 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.219    -0.123    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    -0.035 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.559     0.524    graphics/hd/pixel_clock01_out
    SLICE_X39Y36         FDCE                                         r  graphics/hd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDCE (Prop_fdce_C_Q)         0.141     0.665 r  graphics/hd/h_count_reg[4]/Q
                         net (fo=6, routed)           0.246     0.910    graphics/hd/sen_h_count[1]_15[4]
    SLICE_X40Y36         LUT3 (Prop_lut3_I0_O)        0.045     0.955 r  graphics/hd/sync[0][0]_i_1/O
                         net (fo=1, routed)           0.000     0.955    food/part/hs/h_count[0]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.319     0.012    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.091     0.103    food/part/hs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/part/vs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.959%)  route 0.291ns (61.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.523ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.044    -0.341 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.219    -0.123    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    -0.035 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.558     0.523    graphics/hd/pixel_clock01_out
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.141     0.664 r  graphics/hd/v_count_reg[7]/Q
                         net (fo=4, routed)           0.291     0.955    graphics/hd/sen_v_count[1]_11[7]
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.045     1.000 r  graphics/hd/sync[0][3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.000    food/part/vs/v_count[3]
    SLICE_X42Y34         FDRE                                         r  food/part/vs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.827    -0.863    food/part/vs/tile_clock
    SLICE_X42Y34         FDRE                                         r  food/part/vs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.319     0.011    
    SLICE_X42Y34         FDRE (Hold_fdre_C_D)         0.120     0.131    food/part/vs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/part/vs/sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.379%)  route 0.312ns (62.621%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.523ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.044    -0.341 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.219    -0.123    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    -0.035 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.558     0.523    graphics/hd/pixel_clock01_out
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.141     0.664 r  graphics/hd/v_count_reg[5]/Q
                         net (fo=6, routed)           0.312     0.975    graphics/hd/sen_v_count[1]_11[5]
    SLICE_X42Y33         LUT3 (Prop_lut3_I0_O)        0.045     1.020 r  graphics/hd/sync[0][1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.020    food/part/vs/v_count[1]
    SLICE_X42Y33         FDRE                                         r  food/part/vs/sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.826    -0.864    food/part/vs/tile_clock
    SLICE_X42Y33         FDRE                                         r  food/part/vs/sync_reg[0][1]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.319     0.010    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.120     0.130    food/part/vs/sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.902ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.233ns (46.960%)  route 0.263ns (53.040%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.525ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.044    -0.341 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.219    -0.123    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    -0.035 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.560     0.525    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.128     0.653 r  graphics/hd/h_count_reg[11]/Q
                         net (fo=7, routed)           0.263     0.916    graphics/hd/sen_h_count[1]_15[11]
    SLICE_X40Y36         LUT3 (Prop_lut3_I0_O)        0.105     1.021 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=1, routed)           0.000     1.021    food/part/hs/h_count[7]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][7]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.319     0.012    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.107     0.119    food/part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.918ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/part/vs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.185ns (34.487%)  route 0.351ns (65.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.044    -0.341 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.219    -0.123    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    -0.035 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.559     0.524    graphics/hd/pixel_clock01_out
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDCE (Prop_fdce_C_Q)         0.141     0.665 r  graphics/hd/v_count_reg[8]/Q
                         net (fo=4, routed)           0.351     1.016    graphics/hd/sen_v_count[1]_11[8]
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.044     1.060 r  graphics/hd/sync[0][4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.060    food/part/vs/v_count[4]
    SLICE_X42Y34         FDRE                                         r  food/part/vs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.827    -0.863    food/part/vs/tile_clock
    SLICE_X42Y34         FDRE                                         r  food/part/vs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.319     0.011    
    SLICE_X42Y34         FDRE (Hold_fdre_C_D)         0.131     0.142    food/part/vs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.745%)  route 0.320ns (63.255%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.525ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.044    -0.341 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.219    -0.123    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    -0.035 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.560     0.525    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.141     0.666 r  graphics/hd/h_count_reg[10]/Q
                         net (fo=5, routed)           0.320     0.986    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X40Y36         LUT3 (Prop_lut3_I0_O)        0.045     1.031 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=1, routed)           0.000     1.031    food/part/hs/h_count[6]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][6]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.319     0.012    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.092     0.104    food/part/hs/sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.930ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/part/hs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.226ns (43.143%)  route 0.298ns (56.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.525ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.044    -0.341 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.219    -0.123    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    -0.035 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.560     0.525    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.128     0.653 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.298     0.951    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X40Y36         LUT3 (Prop_lut3_I0_O)        0.098     1.049 r  graphics/hd/sync[0][5]_i_1/O
                         net (fo=1, routed)           0.000     1.049    food/part/hs/h_count[5]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][5]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.319     0.012    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.107     0.119    food/part/hs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             0.936ns  (arrival time - required time)
  Source:                 graphics/hd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/FSM_sequential_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.231ns (44.736%)  route 0.285ns (55.264%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.044    -0.341 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.219    -0.123    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    -0.035 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.563     0.528    graphics/hd/pixel_clock01_out
    SLICE_X36Y43         FDRE                                         r  graphics/hd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     0.669 f  graphics/hd/v_sync_reg/Q
                         net (fo=2, routed)           0.130     0.799    graphics/hd/sen_v_sync[1]_13
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.045     0.844 f  graphics/hd/v_sync_BUFG_inst_i_1/O
                         net (fo=4, routed)           0.155     0.999    snek/v_sync
    SLICE_X39Y43         LUT5 (Prop_lut5_I0_O)        0.045     1.044 r  snek/FSM_sequential_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.044    snek/nstate__0[1]
    SLICE_X39Y43         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.832    -0.858    snek/tile_clock
    SLICE_X39Y43         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.319     0.016    
    SLICE_X39Y43         FDRE (Hold_fdre_C_D)         0.092     0.108    snek/FSM_sequential_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.936    





---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock_1
  To Clock:  tile_clock_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack       20.476ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.683ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.476ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            food/part/hs/sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 0.606ns (20.943%)  route 2.288ns (79.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 25.381 - 26.936 ) 
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.562     1.857    graphics/sd/pixel_clock0
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.456     2.313 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=17, routed)          1.692     4.004    graphics/hd/sync_reg[0][7][1]
    SLICE_X40Y35         LUT3 (Prop_lut3_I2_O)        0.150     4.154 r  graphics/hd/sync[0][1]_i_1/O
                         net (fo=1, routed)           0.596     4.750    food/part/hs/h_count[1]
    SLICE_X38Y35         FDRE                                         r  food/part/hs/sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.440    25.381    food/part/hs/tile_clock
    SLICE_X38Y35         FDRE                                         r  food/part/hs/sync_reg[0][1]/C
                         clock pessimism              0.398    25.779    
                         clock uncertainty           -0.319    25.460    
    SLICE_X38Y35         FDRE (Setup_fdre_C_D)       -0.234    25.226    food/part/hs/sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                         25.226    
                         arrival time                          -4.750    
  -------------------------------------------------------------------
                         slack                                 20.476    

Slack (MET) :             20.932ns  (required time - arrival time)
  Source:                 graphics/sd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/FSM_sequential_nstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.704ns (26.155%)  route 1.988ns (73.845%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 25.375 - 26.936 ) 
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.564     1.859    graphics/sd/pixel_clock0
    SLICE_X36Y42         FDRE                                         r  graphics/sd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     2.315 r  graphics/sd/v_sync_reg/Q
                         net (fo=2, routed)           0.814     3.129    graphics/hd/sen_v_sync[0]_12
    SLICE_X36Y42         LUT3 (Prop_lut3_I2_O)        0.124     3.253 r  graphics/hd/v_sync_BUFG_inst_i_1/O
                         net (fo=4, routed)           1.174     4.427    graphics/hd/v_sync
    SLICE_X39Y19         LUT2 (Prop_lut2_I0_O)        0.124     4.551 r  graphics/hd/FSM_sequential_nstate[0]_i_1/O
                         net (fo=1, routed)           0.000     4.551    snek/FSM_sequential_nstate_reg[0]_0[0]
    SLICE_X39Y19         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.434    25.375    snek/tile_clock
    SLICE_X39Y19         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/C
                         clock pessimism              0.398    25.773    
                         clock uncertainty           -0.319    25.454    
    SLICE_X39Y19         FDRE (Setup_fdre_C_D)        0.029    25.483    snek/FSM_sequential_nstate_reg[0]
  -------------------------------------------------------------------
                         required time                         25.483    
                         arrival time                          -4.551    
  -------------------------------------------------------------------
                         slack                                 20.932    

Slack (MET) :             20.946ns  (required time - arrival time)
  Source:                 graphics/sd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 0.704ns (26.268%)  route 1.976ns (73.732%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 25.375 - 26.936 ) 
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.564     1.859    graphics/sd/pixel_clock0
    SLICE_X36Y42         FDRE                                         r  graphics/sd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     2.315 r  graphics/sd/v_sync_reg/Q
                         net (fo=2, routed)           0.814     3.129    graphics/hd/sen_v_sync[0]_12
    SLICE_X36Y42         LUT3 (Prop_lut3_I2_O)        0.124     3.253 r  graphics/hd/v_sync_BUFG_inst_i_1/O
                         net (fo=4, routed)           1.162     4.415    snek/v_sync
    SLICE_X39Y19         LUT5 (Prop_lut5_I0_O)        0.124     4.539 r  snek/found_hit_i_1/O
                         net (fo=1, routed)           0.000     4.539    snek/found_hit_i_1_n_0
    SLICE_X39Y19         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.434    25.375    snek/tile_clock
    SLICE_X39Y19         FDRE                                         r  snek/found_hit_reg/C
                         clock pessimism              0.398    25.773    
                         clock uncertainty           -0.319    25.454    
    SLICE_X39Y19         FDRE (Setup_fdre_C_D)        0.031    25.485    snek/found_hit_reg
  -------------------------------------------------------------------
                         required time                         25.485    
                         arrival time                          -4.539    
  -------------------------------------------------------------------
                         slack                                 20.946    

Slack (MET) :             21.204ns  (required time - arrival time)
  Source:                 graphics/sd/v_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            food/part/vs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.608ns (28.548%)  route 1.522ns (71.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 25.381 - 26.936 ) 
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.562     1.857    graphics/sd/pixel_clock0
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDCE (Prop_fdce_C_Q)         0.456     2.313 r  graphics/sd/v_count_reg[4]/Q
                         net (fo=5, routed)           0.998     3.311    graphics/hd/sen_v_count[0]_10[0]
    SLICE_X40Y34         LUT3 (Prop_lut3_I2_O)        0.152     3.463 r  graphics/hd/sync[0][0]_i_1__0/O
                         net (fo=1, routed)           0.524     3.987    food/part/vs/v_count[0]
    SLICE_X41Y33         FDRE                                         r  food/part/vs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.440    25.381    food/part/vs/tile_clock
    SLICE_X41Y33         FDRE                                         r  food/part/vs/sync_reg[0][0]/C
                         clock pessimism              0.398    25.779    
                         clock uncertainty           -0.319    25.460    
    SLICE_X41Y33         FDRE (Setup_fdre_C_D)       -0.269    25.191    food/part/vs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         25.191    
                         arrival time                          -3.987    
  -------------------------------------------------------------------
                         slack                                 21.204    

Slack (MET) :             21.591ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            food/part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.086ns  (logic 0.637ns (30.533%)  route 1.449ns (69.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 25.380 - 26.936 ) 
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.562     1.857    graphics/sd/pixel_clock0
    SLICE_X42Y37         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDCE (Prop_fdce_C_Q)         0.518     2.375 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          1.449     3.824    graphics/hd/sync_reg[0][7][3]
    SLICE_X39Y34         LUT3 (Prop_lut3_I2_O)        0.119     3.943 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=1, routed)           0.000     3.943    food/part/hs/h_count[3]
    SLICE_X39Y34         FDRE                                         r  food/part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.439    25.380    food/part/hs/tile_clock
    SLICE_X39Y34         FDRE                                         r  food/part/hs/sync_reg[0][3]/C
                         clock pessimism              0.398    25.778    
                         clock uncertainty           -0.319    25.459    
    SLICE_X39Y34         FDRE (Setup_fdre_C_D)        0.075    25.534    food/part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         25.534    
                         arrival time                          -3.943    
  -------------------------------------------------------------------
                         slack                                 21.591    

Slack (MET) :             21.690ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            food/part/hs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.580ns (29.846%)  route 1.363ns (70.154%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 25.380 - 26.936 ) 
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.562     1.857    graphics/sd/pixel_clock0
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.456     2.313 r  graphics/sd/h_count_reg[6]/Q
                         net (fo=17, routed)          1.363     3.676    graphics/hd/sync_reg[0][7][2]
    SLICE_X39Y34         LUT3 (Prop_lut3_I2_O)        0.124     3.800 r  graphics/hd/sync[0][2]_i_1/O
                         net (fo=1, routed)           0.000     3.800    food/part/hs/h_count[2]
    SLICE_X39Y34         FDRE                                         r  food/part/hs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.439    25.380    food/part/hs/tile_clock
    SLICE_X39Y34         FDRE                                         r  food/part/hs/sync_reg[0][2]/C
                         clock pessimism              0.398    25.778    
                         clock uncertainty           -0.319    25.459    
    SLICE_X39Y34         FDRE (Setup_fdre_C_D)        0.031    25.490    food/part/hs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         25.490    
                         arrival time                          -3.800    
  -------------------------------------------------------------------
                         slack                                 21.690    

Slack (MET) :             21.694ns  (required time - arrival time)
  Source:                 graphics/sd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/FSM_sequential_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.704ns (36.233%)  route 1.239ns (63.767%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -3.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 25.386 - 26.936 ) 
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.564     1.859    graphics/sd/pixel_clock0
    SLICE_X36Y42         FDRE                                         r  graphics/sd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     2.315 f  graphics/sd/v_sync_reg/Q
                         net (fo=2, routed)           0.814     3.129    graphics/hd/sen_v_sync[0]_12
    SLICE_X36Y42         LUT3 (Prop_lut3_I2_O)        0.124     3.253 f  graphics/hd/v_sync_BUFG_inst_i_1/O
                         net (fo=4, routed)           0.425     3.678    snek/v_sync
    SLICE_X39Y43         LUT5 (Prop_lut5_I0_O)        0.124     3.802 r  snek/FSM_sequential_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     3.802    snek/nstate__0[1]
    SLICE_X39Y43         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.445    25.386    snek/tile_clock
    SLICE_X39Y43         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C
                         clock pessimism              0.398    25.784    
                         clock uncertainty           -0.319    25.465    
    SLICE_X39Y43         FDRE (Setup_fdre_C_D)        0.031    25.496    snek/FSM_sequential_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         25.496    
                         arrival time                          -3.802    
  -------------------------------------------------------------------
                         slack                                 21.694    

Slack (MET) :             21.908ns  (required time - arrival time)
  Source:                 graphics/sd/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            food/part/vs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.606ns (33.427%)  route 1.207ns (66.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 25.381 - 26.936 ) 
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.562     1.857    graphics/sd/pixel_clock0
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDCE (Prop_fdce_C_Q)         0.456     2.313 r  graphics/sd/v_count_reg[6]/Q
                         net (fo=5, routed)           1.207     3.520    graphics/hd/sen_v_count[0]_10[2]
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.150     3.670 r  graphics/hd/sync[0][2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.670    food/part/vs/v_count[2]
    SLICE_X42Y33         FDRE                                         r  food/part/vs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.440    25.381    food/part/vs/tile_clock
    SLICE_X42Y33         FDRE                                         r  food/part/vs/sync_reg[0][2]/C
                         clock pessimism              0.398    25.779    
                         clock uncertainty           -0.319    25.460    
    SLICE_X42Y33         FDRE (Setup_fdre_C_D)        0.118    25.578    food/part/vs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         25.578    
                         arrival time                          -3.670    
  -------------------------------------------------------------------
                         slack                                 21.908    

Slack (MET) :             21.922ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            food/part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        1.756ns  (logic 0.609ns (34.688%)  route 1.147ns (65.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 25.383 - 26.936 ) 
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.564     1.859    graphics/sd/pixel_clock0
    SLICE_X44Y38         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDCE (Prop_fdce_C_Q)         0.456     2.315 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=6, routed)           1.147     3.461    graphics/hd/sync_reg[0][7][7]
    SLICE_X40Y36         LUT3 (Prop_lut3_I2_O)        0.153     3.614 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=1, routed)           0.000     3.614    food/part/hs/h_count[7]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.442    25.383    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][7]/C
                         clock pessimism              0.398    25.781    
                         clock uncertainty           -0.319    25.462    
    SLICE_X40Y36         FDRE (Setup_fdre_C_D)        0.075    25.537    food/part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         25.537    
                         arrival time                          -3.614    
  -------------------------------------------------------------------
                         slack                                 21.922    

Slack (MET) :             21.936ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            food/part/hs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock rise@26.936ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        1.743ns  (logic 0.608ns (34.892%)  route 1.135ns (65.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 25.383 - 26.936 ) 
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.564     1.859    graphics/sd/pixel_clock0
    SLICE_X44Y38         FDCE                                         r  graphics/sd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDCE (Prop_fdce_C_Q)         0.456     2.315 r  graphics/sd/h_count_reg[9]/Q
                         net (fo=7, routed)           1.135     3.449    graphics/hd/sync_reg[0][7][5]
    SLICE_X40Y36         LUT3 (Prop_lut3_I2_O)        0.152     3.601 r  graphics/hd/sync[0][5]_i_1/O
                         net (fo=1, routed)           0.000     3.601    food/part/hs/h_count[5]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    28.324 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.486    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    22.268 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    23.850    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.941 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.442    25.383    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][5]/C
                         clock pessimism              0.398    25.781    
                         clock uncertainty           -0.319    25.462    
    SLICE_X40Y36         FDRE (Setup_fdre_C_D)        0.075    25.537    food/part/hs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         25.537    
                         arrival time                          -3.601    
  -------------------------------------------------------------------
                         slack                                 21.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            food/part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.898%)  route 0.228ns (55.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.560     0.373    graphics/sd/pixel_clock0
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.141     0.514 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.228     0.742    graphics/hd/sync_reg[0][7][4]
    SLICE_X40Y36         LUT3 (Prop_lut3_I2_O)        0.045     0.787 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=1, routed)           0.000     0.787    food/part/hs/h_count[4]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.319     0.013    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.092     0.105    food/part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            food/part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.186ns (41.058%)  route 0.267ns (58.942%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.374ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.561     0.374    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.141     0.515 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=6, routed)           0.267     0.782    graphics/hd/sync_reg[0][7][6]
    SLICE_X40Y36         LUT3 (Prop_lut3_I2_O)        0.045     0.827 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=1, routed)           0.000     0.827    food/part/hs/h_count[6]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][6]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.319     0.013    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.092     0.105    food/part/hs/sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            food/part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.453%)  route 0.285ns (60.547%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.374ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.561     0.374    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.141     0.515 r  graphics/sd/v_count_reg[9]/Q
                         net (fo=3, routed)           0.285     0.801    graphics/hd/sen_v_count[0]_10[5]
    SLICE_X44Y34         LUT3 (Prop_lut3_I2_O)        0.045     0.846 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.846    food/part/vs/v_count[5]
    SLICE_X44Y34         FDRE                                         r  food/part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/vs/tile_clock
    SLICE_X44Y34         FDRE                                         r  food/part/vs/sync_reg[0][5]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.319     0.013    
    SLICE_X44Y34         FDRE (Hold_fdre_C_D)         0.091     0.104    food/part/vs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            food/part/hs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.372%)  route 0.299ns (61.628%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.560     0.373    graphics/sd/pixel_clock0
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.141     0.514 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           0.299     0.813    graphics/hd/sync_reg[0][7][0]
    SLICE_X40Y36         LUT3 (Prop_lut3_I2_O)        0.045     0.858 r  graphics/hd/sync[0][0]_i_1/O
                         net (fo=1, routed)           0.000     0.858    food/part/hs/h_count[0]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.319     0.013    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.091     0.104    food/part/hs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            food/part/vs/sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.221%)  route 0.358ns (65.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.560     0.373    graphics/sd/pixel_clock0
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDCE (Prop_fdce_C_Q)         0.141     0.514 r  graphics/sd/v_count_reg[5]/Q
                         net (fo=5, routed)           0.358     0.872    graphics/hd/sen_v_count[0]_10[1]
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.045     0.917 r  graphics/hd/sync[0][1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.917    food/part/vs/v_count[1]
    SLICE_X42Y33         FDRE                                         r  food/part/vs/sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.826    -0.864    food/part/vs/tile_clock
    SLICE_X42Y33         FDRE                                         r  food/part/vs/sync_reg[0][1]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.319     0.011    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.120     0.131    food/part/vs/sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            food/part/vs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.183ns (33.168%)  route 0.369ns (66.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.374ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.561     0.374    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.141     0.515 r  graphics/sd/v_count_reg[11]/Q
                         net (fo=4, routed)           0.369     0.884    graphics/hd/sen_v_count[0]_10[7]
    SLICE_X40Y36         LUT3 (Prop_lut3_I2_O)        0.042     0.926 r  graphics/hd/sync[0][7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.926    food/part/vs/v_count[7]
    SLICE_X40Y36         FDRE                                         r  food/part/vs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/vs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/vs/sync_reg[0][7]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.319     0.013    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.107     0.120    food/part/vs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            food/part/vs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.185ns (32.644%)  route 0.382ns (67.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.374ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.561     0.374    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.141     0.515 r  graphics/sd/v_count_reg[10]/Q
                         net (fo=4, routed)           0.382     0.897    graphics/hd/sen_v_count[0]_10[6]
    SLICE_X44Y34         LUT3 (Prop_lut3_I2_O)        0.044     0.941 r  graphics/hd/sync[0][6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.941    food/part/vs/v_count[6]
    SLICE_X44Y34         FDRE                                         r  food/part/vs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/vs/tile_clock
    SLICE_X44Y34         FDRE                                         r  food/part/vs/sync_reg[0][6]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.319     0.013    
    SLICE_X44Y34         FDRE (Hold_fdre_C_D)         0.107     0.120    food/part/vs/sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            food/part/vs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.185ns (30.631%)  route 0.419ns (69.369%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.374ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.561     0.374    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.141     0.515 r  graphics/sd/v_count_reg[8]/Q
                         net (fo=5, routed)           0.419     0.934    graphics/hd/sen_v_count[0]_10[4]
    SLICE_X42Y34         LUT3 (Prop_lut3_I2_O)        0.044     0.978 r  graphics/hd/sync[0][4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.978    food/part/vs/v_count[4]
    SLICE_X42Y34         FDRE                                         r  food/part/vs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.827    -0.863    food/part/vs/tile_clock
    SLICE_X42Y34         FDRE                                         r  food/part/vs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.319     0.012    
    SLICE_X42Y34         FDRE (Hold_fdre_C_D)         0.131     0.143    food/part/vs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            food/part/vs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.186ns (31.086%)  route 0.412ns (68.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.560     0.373    graphics/sd/pixel_clock0
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDCE (Prop_fdce_C_Q)         0.141     0.514 r  graphics/sd/v_count_reg[7]/Q
                         net (fo=5, routed)           0.412     0.927    graphics/hd/sen_v_count[0]_10[3]
    SLICE_X42Y34         LUT3 (Prop_lut3_I2_O)        0.045     0.972 r  graphics/hd/sync[0][3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.972    food/part/vs/v_count[3]
    SLICE_X42Y34         FDRE                                         r  food/part/vs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.827    -0.863    food/part/vs/tile_clock
    SLICE_X42Y34         FDRE                                         r  food/part/vs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.319     0.012    
    SLICE_X42Y34         FDRE (Hold_fdre_C_D)         0.120     0.132    food/part/vs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            food/part/hs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             tile_clock_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.184ns (30.286%)  route 0.424ns (69.714%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.375ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.562     0.375    graphics/sd/pixel_clock0
    SLICE_X44Y38         FDCE                                         r  graphics/sd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDCE (Prop_fdce_C_Q)         0.141     0.516 r  graphics/sd/h_count_reg[9]/Q
                         net (fo=7, routed)           0.424     0.940    graphics/hd/sync_reg[0][7][5]
    SLICE_X40Y36         LUT3 (Prop_lut3_I2_O)        0.043     0.983 r  graphics/hd/sync[0][5]_i_1/O
                         net (fo=1, routed)           0.000     0.983    food/part/hs/h_count[5]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][5]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.319     0.013    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.107     0.120    food/part/hs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.863    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock
  To Clock:  vga_hd_vga_clock

Setup :            2  Failing Endpoints,  Worst Slack       -0.278ns,  Total Violation       -0.507ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.456ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.278ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        9.438ns  (logic 1.954ns (20.703%)  route 7.484ns (79.297%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.328ns = ( 8.062 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.570    -0.942    food/part/vs/tile_clock
    SLICE_X49Y5          FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=101, routed)         2.315     1.829    snek/genblk1[86].part/green_out[3]_i_88_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.953 f  snek/genblk1[86].part/green_out[3]_i_180/O
                         net (fo=1, routed)           1.052     3.005    snek/genblk1[86].part/green_out[3]_i_180_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I5_O)        0.124     3.129 f  snek/genblk1[86].part/green_out[3]_i_88/O
                         net (fo=1, routed)           1.133     4.262    snek/genblk1[85].part/v_match
    SLICE_X43Y29         LUT6 (Prop_lut6_I3_O)        0.124     4.386 r  snek/genblk1[85].part/green_out[3]_i_30/O
                         net (fo=1, routed)           1.358     5.744    snek/genblk1[84].part/green_out_reg[3]_i_3
    SLICE_X42Y20         LUT4 (Prop_lut4_I0_O)        0.124     5.868 r  snek/genblk1[84].part/green_out[3]_i_10/O
                         net (fo=1, routed)           0.000     5.868    snek/genblk1[84].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.381 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.381    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.538 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.626     8.165    graphics/hd/exists
    SLICE_X42Y27         LUT5 (Prop_lut5_I1_O)        0.332     8.497 r  graphics/hd/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     8.497    graphics/hd/blue_out0[2]
    SLICE_X42Y27         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122     5.846 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529     6.375    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254     6.629 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433     8.062    graphics/hd/pixel_clock01_out
    SLICE_X42Y27         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.398     8.460    
                         clock uncertainty           -0.319     8.142    
    SLICE_X42Y27         FDCE (Setup_fdce_C_D)        0.077     8.219    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                          8.219    
                         arrival time                          -8.497    
  -------------------------------------------------------------------
                         slack                                 -0.278    

Slack (VIOLATED) :        -0.229ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        9.430ns  (logic 1.946ns (20.636%)  route 7.484ns (79.364%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        2.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.328ns = ( 8.062 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.570    -0.942    food/part/vs/tile_clock
    SLICE_X49Y5          FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=101, routed)         2.315     1.829    snek/genblk1[86].part/green_out[3]_i_88_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.953 f  snek/genblk1[86].part/green_out[3]_i_180/O
                         net (fo=1, routed)           1.052     3.005    snek/genblk1[86].part/green_out[3]_i_180_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I5_O)        0.124     3.129 f  snek/genblk1[86].part/green_out[3]_i_88/O
                         net (fo=1, routed)           1.133     4.262    snek/genblk1[85].part/v_match
    SLICE_X43Y29         LUT6 (Prop_lut6_I3_O)        0.124     4.386 r  snek/genblk1[85].part/green_out[3]_i_30/O
                         net (fo=1, routed)           1.358     5.744    snek/genblk1[84].part/green_out_reg[3]_i_3
    SLICE_X42Y20         LUT4 (Prop_lut4_I0_O)        0.124     5.868 r  snek/genblk1[84].part/green_out[3]_i_10/O
                         net (fo=1, routed)           0.000     5.868    snek/genblk1[84].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.381 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.381    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.538 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.626     8.165    graphics/hd/exists
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.324     8.489 r  graphics/hd/green_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.489    graphics/hd/green_out0[3]
    SLICE_X42Y27         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122     5.846 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529     6.375    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254     6.629 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433     8.062    graphics/hd/pixel_clock01_out
    SLICE_X42Y27         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.398     8.460    
                         clock uncertainty           -0.319     8.142    
    SLICE_X42Y27         FDCE (Setup_fdce_C_D)        0.118     8.260    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -8.489    
  -------------------------------------------------------------------
                         slack                                 -0.229    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        8.901ns  (logic 0.952ns (10.696%)  route 7.949ns (89.304%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        2.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.336ns = ( 8.070 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.549    -0.963    food/part/vs/tile_clock
    SLICE_X47Y26         FDRE                                         r  food/part/vs/sync_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  food/part/vs/sync_reg[1][5]/Q
                         net (fo=101, routed)         2.356     1.850    food/part/vs/sync_reg[1][5]_0
    SLICE_X43Y4          LUT4 (Prop_lut4_I3_O)        0.124     1.974 f  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.292     3.265    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I5_O)        0.124     3.389 f  food/part/vs/red_out[3]_i_3/O
                         net (fo=1, routed)           1.536     4.925    food/part/hs/red_out_reg[3]
    SLICE_X41Y7          LUT6 (Prop_lut6_I0_O)        0.124     5.049 r  food/part/hs/red_out[3]_i_2/O
                         net (fo=4, routed)           2.765     7.814    graphics/hd/apple_exists
    SLICE_X41Y34         LUT4 (Prop_lut4_I3_O)        0.124     7.938 r  graphics/hd/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     7.938    graphics/hd/red_out0[3]
    SLICE_X41Y34         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122     5.846 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529     6.375    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254     6.629 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.441     8.070    graphics/hd/pixel_clock01_out
    SLICE_X41Y34         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.398     8.468    
                         clock uncertainty           -0.319     8.150    
    SLICE_X41Y34         FDCE (Setup_fdce_C_D)        0.029     8.179    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                          8.179    
                         arrival time                          -7.938    
  -------------------------------------------------------------------
                         slack                                  0.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.540ns (19.740%)  route 2.196ns (80.260%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        1.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.650ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.557    -0.624    food/part/vs/tile_clock
    SLICE_X41Y32         FDRE                                         r  food/part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  food/part/vs/sync_reg[1][7]/Q
                         net (fo=101, routed)         0.721     0.238    snek/genblk1[84].part/green_out[3]_i_10_2
    SLICE_X45Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.283 f  snek/genblk1[84].part/green_out[3]_i_31/O
                         net (fo=1, routed)           0.726     1.009    snek/genblk1[84].part/v_match
    SLICE_X42Y20         LUT4 (Prop_lut4_I1_O)        0.045     1.054 r  snek/genblk1[84].part/green_out[3]_i_10/O
                         net (fo=1, routed)           0.000     1.054    snek/genblk1[84].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.199 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.199    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.244 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.748     1.992    graphics/hd/exists
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.119     2.111 r  graphics/hd/green_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.111    graphics/hd/green_out0[3]
    SLICE_X42Y27         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.055    -0.519 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.243    -0.276    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107    -0.169 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.820     0.650    graphics/hd/pixel_clock01_out
    SLICE_X42Y27         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.555     1.206    
                         clock uncertainty            0.319     1.524    
    SLICE_X42Y27         FDCE (Hold_fdce_C_D)         0.131     1.655    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.733ns  (logic 0.537ns (19.652%)  route 2.196ns (80.348%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.650ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.557    -0.624    food/part/vs/tile_clock
    SLICE_X41Y32         FDRE                                         r  food/part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  food/part/vs/sync_reg[1][7]/Q
                         net (fo=101, routed)         0.721     0.238    snek/genblk1[84].part/green_out[3]_i_10_2
    SLICE_X45Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.283 f  snek/genblk1[84].part/green_out[3]_i_31/O
                         net (fo=1, routed)           0.726     1.009    snek/genblk1[84].part/v_match
    SLICE_X42Y20         LUT4 (Prop_lut4_I1_O)        0.045     1.054 r  snek/genblk1[84].part/green_out[3]_i_10/O
                         net (fo=1, routed)           0.000     1.054    snek/genblk1[84].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.199 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.199    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.244 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.748     1.992    graphics/hd/exists
    SLICE_X42Y27         LUT5 (Prop_lut5_I1_O)        0.116     2.108 r  graphics/hd/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     2.108    graphics/hd/blue_out0[2]
    SLICE_X42Y27         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.055    -0.519 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.243    -0.276    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107    -0.169 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.820     0.650    graphics/hd/pixel_clock01_out
    SLICE_X42Y27         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.206    
                         clock uncertainty            0.319     1.524    
    SLICE_X42Y27         FDCE (Hold_fdce_C_D)         0.120     1.644    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 food/part/hs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.231ns (7.997%)  route 2.658ns (92.003%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.657ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.551    -0.630    food/part/hs/tile_clock
    SLICE_X39Y26         FDRE                                         r  food/part/hs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  food/part/hs/sync_reg[1][7]/Q
                         net (fo=101, routed)         1.324     0.834    food/part/hs/sync_reg[1][7]_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I4_O)        0.045     0.879 r  food/part/hs/red_out[3]_i_2/O
                         net (fo=4, routed)           1.334     2.213    graphics/hd/apple_exists
    SLICE_X41Y34         LUT4 (Prop_lut4_I3_O)        0.045     2.258 r  graphics/hd/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.258    graphics/hd/red_out0[3]
    SLICE_X41Y34         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.055    -0.519 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.243    -0.276    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107    -0.169 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.827     0.657    graphics/hd/pixel_clock01_out
    SLICE_X41Y34         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.555     1.213    
                         clock uncertainty            0.319     1.531    
    SLICE_X41Y34         FDCE (Hold_fdce_C_D)         0.091     1.622    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.636    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock_1
  To Clock:  vga_hd_vga_clock

Setup :            2  Failing Endpoints,  Worst Slack       -0.266ns,  Total Violation       -0.484ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.266ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        9.438ns  (logic 1.954ns (20.703%)  route 7.484ns (79.297%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.328ns = ( 8.062 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.570    -0.942    food/part/vs/tile_clock
    SLICE_X49Y5          FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=101, routed)         2.315     1.829    snek/genblk1[86].part/green_out[3]_i_88_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.953 f  snek/genblk1[86].part/green_out[3]_i_180/O
                         net (fo=1, routed)           1.052     3.005    snek/genblk1[86].part/green_out[3]_i_180_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I5_O)        0.124     3.129 f  snek/genblk1[86].part/green_out[3]_i_88/O
                         net (fo=1, routed)           1.133     4.262    snek/genblk1[85].part/v_match
    SLICE_X43Y29         LUT6 (Prop_lut6_I3_O)        0.124     4.386 r  snek/genblk1[85].part/green_out[3]_i_30/O
                         net (fo=1, routed)           1.358     5.744    snek/genblk1[84].part/green_out_reg[3]_i_3
    SLICE_X42Y20         LUT4 (Prop_lut4_I0_O)        0.124     5.868 r  snek/genblk1[84].part/green_out[3]_i_10/O
                         net (fo=1, routed)           0.000     5.868    snek/genblk1[84].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.381 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.381    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.538 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.626     8.165    graphics/hd/exists
    SLICE_X42Y27         LUT5 (Prop_lut5_I1_O)        0.332     8.497 r  graphics/hd/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     8.497    graphics/hd/blue_out0[2]
    SLICE_X42Y27         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122     5.846 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529     6.375    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254     6.629 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433     8.062    graphics/hd/pixel_clock01_out
    SLICE_X42Y27         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.398     8.460    
                         clock uncertainty           -0.307     8.153    
    SLICE_X42Y27         FDCE (Setup_fdce_C_D)        0.077     8.230    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                          8.230    
                         arrival time                          -8.497    
  -------------------------------------------------------------------
                         slack                                 -0.266    

Slack (VIOLATED) :        -0.217ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        9.430ns  (logic 1.946ns (20.636%)  route 7.484ns (79.364%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        2.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.328ns = ( 8.062 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.570    -0.942    food/part/vs/tile_clock
    SLICE_X49Y5          FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=101, routed)         2.315     1.829    snek/genblk1[86].part/green_out[3]_i_88_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.953 f  snek/genblk1[86].part/green_out[3]_i_180/O
                         net (fo=1, routed)           1.052     3.005    snek/genblk1[86].part/green_out[3]_i_180_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I5_O)        0.124     3.129 f  snek/genblk1[86].part/green_out[3]_i_88/O
                         net (fo=1, routed)           1.133     4.262    snek/genblk1[85].part/v_match
    SLICE_X43Y29         LUT6 (Prop_lut6_I3_O)        0.124     4.386 r  snek/genblk1[85].part/green_out[3]_i_30/O
                         net (fo=1, routed)           1.358     5.744    snek/genblk1[84].part/green_out_reg[3]_i_3
    SLICE_X42Y20         LUT4 (Prop_lut4_I0_O)        0.124     5.868 r  snek/genblk1[84].part/green_out[3]_i_10/O
                         net (fo=1, routed)           0.000     5.868    snek/genblk1[84].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.381 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.381    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.538 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.626     8.165    graphics/hd/exists
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.324     8.489 r  graphics/hd/green_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.489    graphics/hd/green_out0[3]
    SLICE_X42Y27         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122     5.846 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529     6.375    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254     6.629 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433     8.062    graphics/hd/pixel_clock01_out
    SLICE_X42Y27         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.398     8.460    
                         clock uncertainty           -0.307     8.153    
    SLICE_X42Y27         FDCE (Setup_fdce_C_D)        0.118     8.271    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                          8.271    
                         arrival time                          -8.489    
  -------------------------------------------------------------------
                         slack                                 -0.217    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        8.901ns  (logic 0.952ns (10.696%)  route 7.949ns (89.304%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        2.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.336ns = ( 8.070 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.549    -0.963    food/part/vs/tile_clock
    SLICE_X47Y26         FDRE                                         r  food/part/vs/sync_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  food/part/vs/sync_reg[1][5]/Q
                         net (fo=101, routed)         2.356     1.850    food/part/vs/sync_reg[1][5]_0
    SLICE_X43Y4          LUT4 (Prop_lut4_I3_O)        0.124     1.974 f  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.292     3.265    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I5_O)        0.124     3.389 f  food/part/vs/red_out[3]_i_3/O
                         net (fo=1, routed)           1.536     4.925    food/part/hs/red_out_reg[3]
    SLICE_X41Y7          LUT6 (Prop_lut6_I0_O)        0.124     5.049 r  food/part/hs/red_out[3]_i_2/O
                         net (fo=4, routed)           2.765     7.814    graphics/hd/apple_exists
    SLICE_X41Y34         LUT4 (Prop_lut4_I3_O)        0.124     7.938 r  graphics/hd/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     7.938    graphics/hd/red_out0[3]
    SLICE_X41Y34         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122     5.846 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529     6.375    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254     6.629 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.441     8.070    graphics/hd/pixel_clock01_out
    SLICE_X41Y34         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.398     8.468    
                         clock uncertainty           -0.307     8.161    
    SLICE_X41Y34         FDCE (Setup_fdce_C_D)        0.029     8.190    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                          8.190    
                         arrival time                          -7.938    
  -------------------------------------------------------------------
                         slack                                  0.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.540ns (19.740%)  route 2.196ns (80.260%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        1.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.650ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.557    -0.624    food/part/vs/tile_clock
    SLICE_X41Y32         FDRE                                         r  food/part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  food/part/vs/sync_reg[1][7]/Q
                         net (fo=101, routed)         0.721     0.238    snek/genblk1[84].part/green_out[3]_i_10_2
    SLICE_X45Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.283 f  snek/genblk1[84].part/green_out[3]_i_31/O
                         net (fo=1, routed)           0.726     1.009    snek/genblk1[84].part/v_match
    SLICE_X42Y20         LUT4 (Prop_lut4_I1_O)        0.045     1.054 r  snek/genblk1[84].part/green_out[3]_i_10/O
                         net (fo=1, routed)           0.000     1.054    snek/genblk1[84].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.199 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.199    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.244 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.748     1.992    graphics/hd/exists
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.119     2.111 r  graphics/hd/green_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.111    graphics/hd/green_out0[3]
    SLICE_X42Y27         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.055    -0.519 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.243    -0.276    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107    -0.169 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.820     0.650    graphics/hd/pixel_clock01_out
    SLICE_X42Y27         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.555     1.206    
                         clock uncertainty            0.307     1.513    
    SLICE_X42Y27         FDCE (Hold_fdce_C_D)         0.131     1.644    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.733ns  (logic 0.537ns (19.652%)  route 2.196ns (80.348%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.650ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.557    -0.624    food/part/vs/tile_clock
    SLICE_X41Y32         FDRE                                         r  food/part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  food/part/vs/sync_reg[1][7]/Q
                         net (fo=101, routed)         0.721     0.238    snek/genblk1[84].part/green_out[3]_i_10_2
    SLICE_X45Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.283 f  snek/genblk1[84].part/green_out[3]_i_31/O
                         net (fo=1, routed)           0.726     1.009    snek/genblk1[84].part/v_match
    SLICE_X42Y20         LUT4 (Prop_lut4_I1_O)        0.045     1.054 r  snek/genblk1[84].part/green_out[3]_i_10/O
                         net (fo=1, routed)           0.000     1.054    snek/genblk1[84].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.199 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.199    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.244 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.748     1.992    graphics/hd/exists
    SLICE_X42Y27         LUT5 (Prop_lut5_I1_O)        0.116     2.108 r  graphics/hd/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     2.108    graphics/hd/blue_out0[2]
    SLICE_X42Y27         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.055    -0.519 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.243    -0.276    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107    -0.169 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.820     0.650    graphics/hd/pixel_clock01_out
    SLICE_X42Y27         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.206    
                         clock uncertainty            0.307     1.513    
    SLICE_X42Y27         FDCE (Hold_fdce_C_D)         0.120     1.633    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 food/part/hs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.231ns (7.997%)  route 2.658ns (92.003%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.657ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.551    -0.630    food/part/hs/tile_clock
    SLICE_X39Y26         FDRE                                         r  food/part/hs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  food/part/hs/sync_reg[1][7]/Q
                         net (fo=101, routed)         1.324     0.834    food/part/hs/sync_reg[1][7]_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I4_O)        0.045     0.879 r  food/part/hs/red_out[3]_i_2/O
                         net (fo=4, routed)           1.334     2.213    graphics/hd/apple_exists
    SLICE_X41Y34         LUT4 (Prop_lut4_I3_O)        0.045     2.258 r  graphics/hd/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.258    graphics/hd/red_out0[3]
    SLICE_X41Y34         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.055    -0.519 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.243    -0.276    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107    -0.169 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.827     0.657    graphics/hd/pixel_clock01_out
    SLICE_X41Y34         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.555     1.213    
                         clock uncertainty            0.307     1.520    
    SLICE_X41Y34         FDCE (Hold_fdce_C_D)         0.091     1.611    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.648    





---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock_1
  To Clock:  vga_hd_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        1.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.822ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.793ns  (logic 2.067ns (43.123%)  route 2.726ns (56.877%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.334ns = ( 8.068 - 6.734 ) 
    Source Clock Delay      (SCD):    2.323ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561     2.323    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419     2.742 f  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.878     3.621    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.296     3.917 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=3, routed)           0.605     4.522    graphics/hd/v_count[0]_i_3__0_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.646 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.465     5.111    graphics/hd/h_sync_state1__4
    SLICE_X38Y34         LUT6 (Prop_lut6_I4_O)        0.124     5.235 f  graphics/hd/v_count[0]_i_6__0/O
                         net (fo=14, routed)          0.778     6.013    graphics/hd/v_count1__10
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.137 r  graphics/hd/v_count[0]_i_11__0/O
                         net (fo=1, routed)           0.000     6.137    graphics/hd/v_count[0]_i_11__0_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.669 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.669    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.783 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.783    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.117 r  graphics/hd/v_count_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.117    graphics/hd/v_count_reg[8]_i_1__0_n_6
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122     5.846 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529     6.375    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254     6.629 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.439     8.068    graphics/hd/pixel_clock01_out
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[9]/C
                         clock pessimism              0.963     9.031    
                         clock uncertainty           -0.153     8.877    
    SLICE_X37Y34         FDCE (Setup_fdce_C_D)        0.062     8.939    graphics/hd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.939    
                         arrival time                          -7.117    
  -------------------------------------------------------------------
                         slack                                  1.822    

Slack (MET) :             1.843ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.772ns  (logic 2.046ns (42.872%)  route 2.726ns (57.128%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.334ns = ( 8.068 - 6.734 ) 
    Source Clock Delay      (SCD):    2.323ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561     2.323    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419     2.742 f  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.878     3.621    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.296     3.917 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=3, routed)           0.605     4.522    graphics/hd/v_count[0]_i_3__0_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.646 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.465     5.111    graphics/hd/h_sync_state1__4
    SLICE_X38Y34         LUT6 (Prop_lut6_I4_O)        0.124     5.235 f  graphics/hd/v_count[0]_i_6__0/O
                         net (fo=14, routed)          0.778     6.013    graphics/hd/v_count1__10
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.137 r  graphics/hd/v_count[0]_i_11__0/O
                         net (fo=1, routed)           0.000     6.137    graphics/hd/v_count[0]_i_11__0_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.669 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.669    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.783 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.783    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.096 r  graphics/hd/v_count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.096    graphics/hd/v_count_reg[8]_i_1__0_n_4
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122     5.846 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529     6.375    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254     6.629 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.439     8.068    graphics/hd/pixel_clock01_out
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[11]/C
                         clock pessimism              0.963     9.031    
                         clock uncertainty           -0.153     8.877    
    SLICE_X37Y34         FDCE (Setup_fdce_C_D)        0.062     8.939    graphics/hd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                          8.939    
                         arrival time                          -7.096    
  -------------------------------------------------------------------
                         slack                                  1.843    

Slack (MET) :             1.917ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 1.972ns (41.973%)  route 2.726ns (58.027%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.334ns = ( 8.068 - 6.734 ) 
    Source Clock Delay      (SCD):    2.323ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561     2.323    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419     2.742 f  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.878     3.621    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.296     3.917 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=3, routed)           0.605     4.522    graphics/hd/v_count[0]_i_3__0_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.646 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.465     5.111    graphics/hd/h_sync_state1__4
    SLICE_X38Y34         LUT6 (Prop_lut6_I4_O)        0.124     5.235 f  graphics/hd/v_count[0]_i_6__0/O
                         net (fo=14, routed)          0.778     6.013    graphics/hd/v_count1__10
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.137 r  graphics/hd/v_count[0]_i_11__0/O
                         net (fo=1, routed)           0.000     6.137    graphics/hd/v_count[0]_i_11__0_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.669 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.669    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.783 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.783    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.022 r  graphics/hd/v_count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     7.022    graphics/hd/v_count_reg[8]_i_1__0_n_5
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122     5.846 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529     6.375    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254     6.629 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.439     8.068    graphics/hd/pixel_clock01_out
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[10]/C
                         clock pessimism              0.963     9.031    
                         clock uncertainty           -0.153     8.877    
    SLICE_X37Y34         FDCE (Setup_fdce_C_D)        0.062     8.939    graphics/hd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.939    
                         arrival time                          -7.022    
  -------------------------------------------------------------------
                         slack                                  1.917    

Slack (MET) :             1.933ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.682ns  (logic 1.956ns (41.774%)  route 2.726ns (58.226%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.334ns = ( 8.068 - 6.734 ) 
    Source Clock Delay      (SCD):    2.323ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561     2.323    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419     2.742 f  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.878     3.621    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.296     3.917 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=3, routed)           0.605     4.522    graphics/hd/v_count[0]_i_3__0_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.646 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.465     5.111    graphics/hd/h_sync_state1__4
    SLICE_X38Y34         LUT6 (Prop_lut6_I4_O)        0.124     5.235 f  graphics/hd/v_count[0]_i_6__0/O
                         net (fo=14, routed)          0.778     6.013    graphics/hd/v_count1__10
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.137 r  graphics/hd/v_count[0]_i_11__0/O
                         net (fo=1, routed)           0.000     6.137    graphics/hd/v_count[0]_i_11__0_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.669 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.669    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.783 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.783    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.006 r  graphics/hd/v_count_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     7.006    graphics/hd/v_count_reg[8]_i_1__0_n_7
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122     5.846 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529     6.375    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254     6.629 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.439     8.068    graphics/hd/pixel_clock01_out
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[8]/C
                         clock pessimism              0.963     9.031    
                         clock uncertainty           -0.153     8.877    
    SLICE_X37Y34         FDCE (Setup_fdce_C_D)        0.062     8.939    graphics/hd/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.939    
                         arrival time                          -7.006    
  -------------------------------------------------------------------
                         slack                                  1.933    

Slack (MET) :             1.935ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 1.953ns (41.737%)  route 2.726ns (58.263%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.333ns = ( 8.067 - 6.734 ) 
    Source Clock Delay      (SCD):    2.323ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561     2.323    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419     2.742 f  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.878     3.621    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.296     3.917 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=3, routed)           0.605     4.522    graphics/hd/v_count[0]_i_3__0_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.646 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.465     5.111    graphics/hd/h_sync_state1__4
    SLICE_X38Y34         LUT6 (Prop_lut6_I4_O)        0.124     5.235 f  graphics/hd/v_count[0]_i_6__0/O
                         net (fo=14, routed)          0.778     6.013    graphics/hd/v_count1__10
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.137 r  graphics/hd/v_count[0]_i_11__0/O
                         net (fo=1, routed)           0.000     6.137    graphics/hd/v_count[0]_i_11__0_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.669 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.669    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.003 r  graphics/hd/v_count_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.003    graphics/hd/v_count_reg[4]_i_1__0_n_6
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122     5.846 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529     6.375    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254     6.629 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.438     8.067    graphics/hd/pixel_clock01_out
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[5]/C
                         clock pessimism              0.963     9.030    
                         clock uncertainty           -0.153     8.876    
    SLICE_X37Y33         FDCE (Setup_fdce_C_D)        0.062     8.938    graphics/hd/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.938    
                         arrival time                          -7.003    
  -------------------------------------------------------------------
                         slack                                  1.935    

Slack (MET) :             1.956ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 1.932ns (41.474%)  route 2.726ns (58.526%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.333ns = ( 8.067 - 6.734 ) 
    Source Clock Delay      (SCD):    2.323ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561     2.323    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419     2.742 f  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.878     3.621    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.296     3.917 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=3, routed)           0.605     4.522    graphics/hd/v_count[0]_i_3__0_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.646 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.465     5.111    graphics/hd/h_sync_state1__4
    SLICE_X38Y34         LUT6 (Prop_lut6_I4_O)        0.124     5.235 f  graphics/hd/v_count[0]_i_6__0/O
                         net (fo=14, routed)          0.778     6.013    graphics/hd/v_count1__10
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.137 r  graphics/hd/v_count[0]_i_11__0/O
                         net (fo=1, routed)           0.000     6.137    graphics/hd/v_count[0]_i_11__0_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.669 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.669    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.982 r  graphics/hd/v_count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     6.982    graphics/hd/v_count_reg[4]_i_1__0_n_4
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122     5.846 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529     6.375    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254     6.629 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.438     8.067    graphics/hd/pixel_clock01_out
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[7]/C
                         clock pessimism              0.963     9.030    
                         clock uncertainty           -0.153     8.876    
    SLICE_X37Y33         FDCE (Setup_fdce_C_D)        0.062     8.938    graphics/hd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.938    
                         arrival time                          -6.982    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             2.030ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 1.858ns (40.530%)  route 2.726ns (59.470%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.333ns = ( 8.067 - 6.734 ) 
    Source Clock Delay      (SCD):    2.323ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561     2.323    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419     2.742 f  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.878     3.621    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.296     3.917 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=3, routed)           0.605     4.522    graphics/hd/v_count[0]_i_3__0_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.646 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.465     5.111    graphics/hd/h_sync_state1__4
    SLICE_X38Y34         LUT6 (Prop_lut6_I4_O)        0.124     5.235 f  graphics/hd/v_count[0]_i_6__0/O
                         net (fo=14, routed)          0.778     6.013    graphics/hd/v_count1__10
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.137 r  graphics/hd/v_count[0]_i_11__0/O
                         net (fo=1, routed)           0.000     6.137    graphics/hd/v_count[0]_i_11__0_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.669 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.669    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.908 r  graphics/hd/v_count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     6.908    graphics/hd/v_count_reg[4]_i_1__0_n_5
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122     5.846 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529     6.375    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254     6.629 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.438     8.067    graphics/hd/pixel_clock01_out
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[6]/C
                         clock pessimism              0.963     9.030    
                         clock uncertainty           -0.153     8.876    
    SLICE_X37Y33         FDCE (Setup_fdce_C_D)        0.062     8.938    graphics/hd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.938    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                  2.030    

Slack (MET) :             2.046ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 1.842ns (40.321%)  route 2.726ns (59.679%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.333ns = ( 8.067 - 6.734 ) 
    Source Clock Delay      (SCD):    2.323ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561     2.323    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419     2.742 f  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.878     3.621    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.296     3.917 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=3, routed)           0.605     4.522    graphics/hd/v_count[0]_i_3__0_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.646 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.465     5.111    graphics/hd/h_sync_state1__4
    SLICE_X38Y34         LUT6 (Prop_lut6_I4_O)        0.124     5.235 f  graphics/hd/v_count[0]_i_6__0/O
                         net (fo=14, routed)          0.778     6.013    graphics/hd/v_count1__10
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.124     6.137 r  graphics/hd/v_count[0]_i_11__0/O
                         net (fo=1, routed)           0.000     6.137    graphics/hd/v_count[0]_i_11__0_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.669 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.669    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.892 r  graphics/hd/v_count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     6.892    graphics/hd/v_count_reg[4]_i_1__0_n_7
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122     5.846 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529     6.375    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254     6.629 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.438     8.067    graphics/hd/pixel_clock01_out
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[4]/C
                         clock pessimism              0.963     9.030    
                         clock uncertainty           -0.153     8.876    
    SLICE_X37Y33         FDCE (Setup_fdce_C_D)        0.062     8.938    graphics/hd/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.938    
                         arrival time                          -6.892    
  -------------------------------------------------------------------
                         slack                                  2.046    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 1.087ns (25.498%)  route 3.176ns (74.502%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 8.066 - 6.734 ) 
    Source Clock Delay      (SCD):    2.323ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561     2.323    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419     2.742 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.878     3.621    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.296     3.917 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=3, routed)           0.605     4.522    graphics/hd/v_count[0]_i_3__0_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.646 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.465     5.111    graphics/hd/h_sync_state1__4
    SLICE_X38Y34         LUT6 (Prop_lut6_I4_O)        0.124     5.235 r  graphics/hd/v_count[0]_i_6__0/O
                         net (fo=14, routed)          0.387     5.622    graphics/hd/v_count1__10
    SLICE_X40Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.746 r  graphics/hd/v_count[0]_i_1__0/O
                         net (fo=12, routed)          0.840     6.587    graphics/hd/v_count[0]_i_1__0_n_0
    SLICE_X37Y32         FDCE                                         r  graphics/hd/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122     5.846 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529     6.375    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254     6.629 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.437     8.066    graphics/hd/pixel_clock01_out
    SLICE_X37Y32         FDCE                                         r  graphics/hd/v_count_reg[0]/C
                         clock pessimism              0.963     9.029    
                         clock uncertainty           -0.153     8.875    
    SLICE_X37Y32         FDCE (Setup_fdce_C_CE)      -0.205     8.670    graphics/hd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock rise@6.734ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 1.087ns (25.498%)  route 3.176ns (74.502%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 8.066 - 6.734 ) 
    Source Clock Delay      (SCD):    2.323ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561     2.323    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419     2.742 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.878     3.621    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.296     3.917 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=3, routed)           0.605     4.522    graphics/hd/v_count[0]_i_3__0_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124     4.646 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.465     5.111    graphics/hd/h_sync_state1__4
    SLICE_X38Y34         LUT6 (Prop_lut6_I4_O)        0.124     5.235 r  graphics/hd/v_count[0]_i_6__0/O
                         net (fo=14, routed)          0.387     5.622    graphics/hd/v_count1__10
    SLICE_X40Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.746 r  graphics/hd/v_count[0]_i_1__0/O
                         net (fo=12, routed)          0.840     6.587    graphics/hd/v_count[0]_i_1__0_n_0
    SLICE_X37Y32         FDCE                                         r  graphics/hd/v_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.122 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.284    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     2.066 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     3.648    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.739 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985     5.724    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122     5.846 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529     6.375    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254     6.629 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.437     8.066    graphics/hd/pixel_clock01_out
    SLICE_X37Y32         FDCE                                         r  graphics/hd/v_count_reg[1]/C
                         clock pessimism              0.963     9.029    
                         clock uncertainty           -0.153     8.875    
    SLICE_X37Y32         FDCE (Setup_fdce_C_CE)      -0.205     8.670    graphics/hd/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.670    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  2.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 food/rng/value_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.564    -0.617    food/rng/value_reg[19]_0
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.476 r  food/rng/value_reg[1]/Q
                         net (fo=2, routed)           0.119    -0.357    food/rng/Q[1]
    SLICE_X38Y0          FDPE                                         r  food/rng/value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X38Y0          FDPE                                         r  food/rng/value_reg[0]/C
                         clock pessimism              0.255    -0.601    
                         clock uncertainty            0.153    -0.448    
    SLICE_X38Y0          FDPE (Hold_fdpe_C_D)         0.059    -0.389    food/rng/value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 food/rng/value_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.968%)  route 0.173ns (55.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.564    -0.617    food/rng/value_reg[19]_0
    SLICE_X36Y1          FDPE                                         r  food/rng/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.476 r  food/rng/value_reg[6]/Q
                         net (fo=2, routed)           0.173    -0.304    food/rng/Q[6]
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[5]/C
                         clock pessimism              0.255    -0.601    
                         clock uncertainty            0.153    -0.448    
    SLICE_X39Y1          FDPE (Hold_fdpe_C_D)         0.075    -0.373    food/rng/value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 food/rng/value_reg[16]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.229%)  route 0.185ns (56.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.564    -0.617    food/rng/value_reg[19]_0
    SLICE_X33Y1          FDPE                                         r  food/rng/value_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.476 r  food/rng/value_reg[16]/Q
                         net (fo=1, routed)           0.185    -0.291    food/rng/value_reg_n_0_[16]
    SLICE_X30Y1          FDPE                                         r  food/rng/value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X30Y1          FDPE                                         r  food/rng/value_reg[15]/C
                         clock pessimism              0.255    -0.601    
                         clock uncertainty            0.153    -0.448    
    SLICE_X30Y1          FDPE (Hold_fdpe_C_D)         0.087    -0.361    food/rng/value_reg[15]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 food/rng/value_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.104%)  route 0.177ns (51.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.564    -0.617    food/rng/value_reg[19]_0
    SLICE_X30Y1          FDPE                                         r  food/rng/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDPE (Prop_fdpe_C_Q)         0.164    -0.453 r  food/rng/value_reg[15]/Q
                         net (fo=2, routed)           0.177    -0.276    food/rng/Q[15]
    SLICE_X28Y1          FDPE                                         r  food/rng/value_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.834    -0.856    food/rng/value_reg[19]_0
    SLICE_X28Y1          FDPE                                         r  food/rng/value_reg[14]/C
                         clock pessimism              0.274    -0.581    
                         clock uncertainty            0.153    -0.428    
    SLICE_X28Y1          FDPE (Hold_fdpe_C_D)         0.075    -0.353    food/rng/value_reg[14]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 food/rng/value_reg[18]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.564    -0.617    food/rng/value_reg[19]_0
    SLICE_X33Y1          FDPE                                         r  food/rng/value_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDPE (Prop_fdpe_C_Q)         0.128    -0.489 r  food/rng/value_reg[18]/Q
                         net (fo=1, routed)           0.119    -0.370    food/rng/value_reg_n_0_[18]
    SLICE_X33Y1          FDPE                                         r  food/rng/value_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X33Y1          FDPE                                         r  food/rng/value_reg[17]/C
                         clock pessimism              0.239    -0.617    
                         clock uncertainty            0.153    -0.464    
    SLICE_X33Y1          FDPE (Hold_fdpe_C_D)         0.012    -0.452    food/rng/value_reg[17]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 food/rng/value_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.760%)  route 0.181ns (56.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.564    -0.617    food/rng/value_reg[19]_0
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.476 r  food/rng/value_reg[3]/Q
                         net (fo=2, routed)           0.181    -0.295    food/rng/Q[3]
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[2]/C
                         clock pessimism              0.239    -0.617    
                         clock uncertainty            0.153    -0.464    
    SLICE_X39Y1          FDPE (Hold_fdpe_C_D)         0.066    -0.398    food/rng/value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 food/rng/value_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.649%)  route 0.182ns (56.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.564    -0.617    food/rng/value_reg[19]_0
    SLICE_X28Y1          FDPE                                         r  food/rng/value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.476 r  food/rng/value_reg[12]/Q
                         net (fo=2, routed)           0.182    -0.294    food/rng/Q[12]
    SLICE_X28Y1          FDPE                                         r  food/rng/value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.834    -0.856    food/rng/value_reg[19]_0
    SLICE_X28Y1          FDPE                                         r  food/rng/value_reg[11]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.153    -0.464    
    SLICE_X28Y1          FDPE (Hold_fdpe_C_D)         0.066    -0.398    food/rng/value_reg[11]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 food/rng/value_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.776%)  route 0.179ns (52.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.564    -0.617    food/rng/value_reg[19]_0
    SLICE_X30Y1          FDPE                                         r  food/rng/value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDPE (Prop_fdpe_C_Q)         0.164    -0.453 r  food/rng/value_reg[8]/Q
                         net (fo=2, routed)           0.179    -0.274    food/rng/Q[8]
    SLICE_X32Y1          FDPE                                         r  food/rng/value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X32Y1          FDPE                                         r  food/rng/value_reg[7]/C
                         clock pessimism              0.255    -0.601    
                         clock uncertainty            0.153    -0.448    
    SLICE_X32Y1          FDPE (Hold_fdpe_C_D)         0.070    -0.378    food/rng/value_reg[7]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 graphics/hd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            graphics/hd/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.662ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.044    -0.341 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.219    -0.123    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    -0.035 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.563     0.528    graphics/hd/pixel_clock01_out
    SLICE_X36Y43         FDRE                                         r  graphics/hd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     0.669 r  graphics/hd/v_sync_reg/Q
                         net (fo=2, routed)           0.185     0.854    graphics/hd/sen_v_sync[1]_13
    SLICE_X36Y43         LUT3 (Prop_lut3_I2_O)        0.042     0.896 r  graphics/hd/v_sync_i_1__0/O
                         net (fo=1, routed)           0.000     0.896    graphics/hd/v_sync_i_1__0_n_0
    SLICE_X36Y43         FDRE                                         r  graphics/hd/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.055    -0.519 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.243    -0.276    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107    -0.169 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.832     0.662    graphics/hd/pixel_clock01_out
    SLICE_X36Y43         FDRE                                         r  graphics/hd/v_sync_reg/C
                         clock pessimism             -0.135     0.528    
                         clock uncertainty            0.153     0.681    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.105     0.786    graphics/hd/v_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 food/rng/value_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng/value_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vga_hd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.099%)  route 0.172ns (54.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.564    -0.617    food/rng/value_reg[19]_0
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.476 r  food/rng/value_reg[2]/Q
                         net (fo=2, routed)           0.172    -0.305    food/rng/Q[2]
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[1]/C
                         clock pessimism              0.239    -0.617    
                         clock uncertainty            0.153    -0.464    
    SLICE_X39Y1          FDPE (Hold_fdpe_C_D)         0.046    -0.418    food/rng/value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.113    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock
  To Clock:  vga_sd_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        5.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.746ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.706ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@40.404ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        9.826ns  (logic 0.952ns (9.688%)  route 8.874ns (90.312%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        2.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.959ns = ( 41.363 - 40.404 ) 
    Source Clock Delay      (SCD):    -0.963ns = ( 25.973 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.549    25.973    food/part/vs/tile_clock
    SLICE_X47Y26         FDRE                                         r  food/part/vs/sync_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.456    26.429 r  food/part/vs/sync_reg[1][5]/Q
                         net (fo=101, routed)         2.356    28.786    food/part/vs/sync_reg[1][5]_0
    SLICE_X43Y4          LUT4 (Prop_lut4_I3_O)        0.124    28.910 f  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.292    30.201    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I5_O)        0.124    30.325 f  food/part/vs/red_out[3]_i_3/O
                         net (fo=1, routed)           1.536    31.861    food/part/hs/red_out_reg[3]
    SLICE_X41Y7          LUT6 (Prop_lut6_I0_O)        0.124    31.985 r  food/part/hs/red_out[3]_i_2/O
                         net (fo=4, routed)           3.691    35.676    graphics/sd/apple_exists
    SLICE_X42Y35         LUT4 (Prop_lut4_I3_O)        0.124    35.800 r  graphics/sd/red_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000    35.800    graphics/sd/red_out0[3]
    SLICE_X42Y35         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.309 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    39.830    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.921 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.442    41.363    graphics/sd/pixel_clock0
    SLICE_X42Y35         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.398    41.762    
                         clock uncertainty           -0.333    41.428    
    SLICE_X42Y35         FDCE (Setup_fdce_C_D)        0.077    41.505    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         41.505    
                         arrival time                         -35.800    
  -------------------------------------------------------------------
                         slack                                  5.706    

Slack (MET) :             5.757ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@40.404ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        9.753ns  (logic 1.954ns (20.035%)  route 7.799ns (79.965%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.954ns = ( 41.358 - 40.404 ) 
    Source Clock Delay      (SCD):    -0.942ns = ( 25.994 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.570    25.994    food/part/vs/tile_clock
    SLICE_X49Y5          FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.456    26.450 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=101, routed)         2.315    28.765    snek/genblk1[86].part/green_out[3]_i_88_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I1_O)        0.124    28.889 f  snek/genblk1[86].part/green_out[3]_i_180/O
                         net (fo=1, routed)           1.052    29.941    snek/genblk1[86].part/green_out[3]_i_180_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I5_O)        0.124    30.065 f  snek/genblk1[86].part/green_out[3]_i_88/O
                         net (fo=1, routed)           1.133    31.198    snek/genblk1[85].part/v_match
    SLICE_X43Y29         LUT6 (Prop_lut6_I3_O)        0.124    31.322 r  snek/genblk1[85].part/green_out[3]_i_30/O
                         net (fo=1, routed)           1.358    32.680    snek/genblk1[84].part/green_out_reg[3]_i_3
    SLICE_X42Y20         LUT4 (Prop_lut4_I0_O)        0.124    32.804 r  snek/genblk1[84].part/green_out[3]_i_10/O
                         net (fo=1, routed)           0.000    32.804    snek/genblk1[84].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.317 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.317    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.474 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.941    35.415    graphics/sd/exists
    SLICE_X42Y31         LUT5 (Prop_lut5_I3_O)        0.332    35.747 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000    35.747    graphics/sd/blue_out0[2]
    SLICE_X42Y31         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.309 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    39.830    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.921 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.437    41.358    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.398    41.757    
                         clock uncertainty           -0.333    41.423    
    SLICE_X42Y31         FDCE (Setup_fdce_C_D)        0.081    41.504    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         41.504    
                         arrival time                         -35.747    
  -------------------------------------------------------------------
                         slack                                  5.757    

Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@40.404ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        9.779ns  (logic 1.980ns (20.248%)  route 7.799ns (79.752%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        2.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.954ns = ( 41.358 - 40.404 ) 
    Source Clock Delay      (SCD):    -0.942ns = ( 25.994 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.570    25.994    food/part/vs/tile_clock
    SLICE_X49Y5          FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.456    26.450 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=101, routed)         2.315    28.765    snek/genblk1[86].part/green_out[3]_i_88_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I1_O)        0.124    28.889 f  snek/genblk1[86].part/green_out[3]_i_180/O
                         net (fo=1, routed)           1.052    29.941    snek/genblk1[86].part/green_out[3]_i_180_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I5_O)        0.124    30.065 f  snek/genblk1[86].part/green_out[3]_i_88/O
                         net (fo=1, routed)           1.133    31.198    snek/genblk1[85].part/v_match
    SLICE_X43Y29         LUT6 (Prop_lut6_I3_O)        0.124    31.322 r  snek/genblk1[85].part/green_out[3]_i_30/O
                         net (fo=1, routed)           1.358    32.680    snek/genblk1[84].part/green_out_reg[3]_i_3
    SLICE_X42Y20         LUT4 (Prop_lut4_I0_O)        0.124    32.804 r  snek/genblk1[84].part/green_out[3]_i_10/O
                         net (fo=1, routed)           0.000    32.804    snek/genblk1[84].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.317 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.317    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.474 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.941    35.415    graphics/sd/exists
    SLICE_X42Y31         LUT4 (Prop_lut4_I1_O)        0.358    35.773 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000    35.773    graphics/sd/green_out0[3]
    SLICE_X42Y31         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.309 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    39.830    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.921 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.437    41.358    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.398    41.757    
                         clock uncertainty           -0.333    41.423    
    SLICE_X42Y31         FDCE (Setup_fdce_C_D)        0.118    41.541    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         41.541    
                         arrival time                         -35.773    
  -------------------------------------------------------------------
                         slack                                  5.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.855ns  (logic 0.535ns (18.736%)  route 2.320ns (81.264%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        1.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.466ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.557    -0.624    food/part/vs/tile_clock
    SLICE_X41Y32         FDRE                                         r  food/part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  food/part/vs/sync_reg[1][7]/Q
                         net (fo=101, routed)         0.721     0.238    snek/genblk1[84].part/green_out[3]_i_10_2
    SLICE_X45Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.283 f  snek/genblk1[84].part/green_out[3]_i_31/O
                         net (fo=1, routed)           0.726     1.009    snek/genblk1[84].part/v_match
    SLICE_X42Y20         LUT4 (Prop_lut4_I1_O)        0.045     1.054 r  snek/genblk1[84].part/green_out[3]_i_10/O
                         net (fo=1, routed)           0.000     1.054    snek/genblk1[84].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.199 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.199    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.244 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.873     2.117    graphics/sd/exists
    SLICE_X42Y31         LUT4 (Prop_lut4_I1_O)        0.114     2.231 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.231    graphics/sd/green_out0[3]
    SLICE_X42Y31         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.824     0.466    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.555     1.021    
                         clock uncertainty            0.333     1.354    
    SLICE_X42Y31         FDCE (Hold_fdce_C_D)         0.131     1.485    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.857ns  (logic 0.537ns (18.793%)  route 2.320ns (81.207%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.466ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.557    -0.624    food/part/vs/tile_clock
    SLICE_X41Y32         FDRE                                         r  food/part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  food/part/vs/sync_reg[1][7]/Q
                         net (fo=101, routed)         0.721     0.238    snek/genblk1[84].part/green_out[3]_i_10_2
    SLICE_X45Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.283 f  snek/genblk1[84].part/green_out[3]_i_31/O
                         net (fo=1, routed)           0.726     1.009    snek/genblk1[84].part/v_match
    SLICE_X42Y20         LUT4 (Prop_lut4_I1_O)        0.045     1.054 r  snek/genblk1[84].part/green_out[3]_i_10/O
                         net (fo=1, routed)           0.000     1.054    snek/genblk1[84].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.199 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.199    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.244 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.873     2.117    graphics/sd/exists
    SLICE_X42Y31         LUT5 (Prop_lut5_I3_O)        0.116     2.233 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.233    graphics/sd/blue_out0[2]
    SLICE_X42Y31         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.824     0.466    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.021    
                         clock uncertainty            0.333     1.354    
    SLICE_X42Y31         FDCE (Hold_fdce_C_D)         0.121     1.475    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             1.313ns  (arrival time - required time)
  Source:                 food/part/hs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 0.231ns (6.752%)  route 3.190ns (93.248%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.470ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.551    -0.630    food/part/hs/tile_clock
    SLICE_X39Y26         FDRE                                         r  food/part/hs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  food/part/hs/sync_reg[1][7]/Q
                         net (fo=101, routed)         1.324     0.834    food/part/hs/sync_reg[1][7]_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I4_O)        0.045     0.879 r  food/part/hs/red_out[3]_i_2/O
                         net (fo=4, routed)           1.867     2.746    graphics/sd/apple_exists
    SLICE_X42Y35         LUT4 (Prop_lut4_I3_O)        0.045     2.791 r  graphics/sd/red_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.791    graphics/sd/red_out0[3]
    SLICE_X42Y35         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.828     0.470    graphics/sd/pixel_clock0
    SLICE_X42Y35         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.555     1.025    
                         clock uncertainty            0.333     1.358    
    SLICE_X42Y35         FDCE (Hold_fdce_C_D)         0.120     1.478    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  1.313    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock_1
  To Clock:  vga_sd_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack        5.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.746ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.706ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@121.212ns - tile_clock_vga_clock_1 rise@107.744ns)
  Data Path Delay:        9.826ns  (logic 0.952ns (9.688%)  route 8.874ns (90.312%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        2.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.959ns = ( 122.171 - 121.212 ) 
    Source Clock Delay      (SCD):    -0.963ns = ( 106.782 - 107.744 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458   109.202 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   110.436    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   103.475 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661   105.136    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   105.232 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.549   106.782    food/part/vs/tile_clock
    SLICE_X47Y26         FDRE                                         r  food/part/vs/sync_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.456   107.238 r  food/part/vs/sync_reg[1][5]/Q
                         net (fo=101, routed)         2.356   109.594    food/part/vs/sync_reg[1][5]_0
    SLICE_X43Y4          LUT4 (Prop_lut4_I3_O)        0.124   109.718 f  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.292   111.009    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I5_O)        0.124   111.133 f  food/part/vs/red_out[3]_i_3/O
                         net (fo=1, routed)           1.536   112.669    food/part/hs/red_out_reg[3]
    SLICE_X41Y7          LUT6 (Prop_lut6_I0_O)        0.124   112.793 r  food/part/hs/red_out[3]_i_2/O
                         net (fo=4, routed)           3.691   116.484    graphics/sd/apple_exists
    SLICE_X42Y35         LUT4 (Prop_lut4_I3_O)        0.124   116.608 r  graphics/sd/red_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000   116.608    graphics/sd/red_out0[3]
    SLICE_X42Y35         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                    121.212   121.212 r  
    W5                                                0.000   121.212 r  clk (IN)
                         net (fo=0)                   0.000   121.212    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   122.600 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   123.762    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   116.545 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.126    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   118.217 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800   120.017    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100   120.117 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521   120.638    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   120.729 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.442   122.171    graphics/sd/pixel_clock0
    SLICE_X42Y35         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.398   122.570    
                         clock uncertainty           -0.333   122.237    
    SLICE_X42Y35         FDCE (Setup_fdce_C_D)        0.077   122.314    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                        122.314    
                         arrival time                        -116.608    
  -------------------------------------------------------------------
                         slack                                  5.706    

Slack (MET) :             5.757ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@121.212ns - tile_clock_vga_clock_1 rise@107.744ns)
  Data Path Delay:        9.753ns  (logic 1.954ns (20.035%)  route 7.799ns (79.965%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.954ns = ( 122.166 - 121.212 ) 
    Source Clock Delay      (SCD):    -0.942ns = ( 106.803 - 107.744 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458   109.202 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   110.436    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   103.475 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661   105.136    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   105.232 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.570   106.803    food/part/vs/tile_clock
    SLICE_X49Y5          FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.456   107.259 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=101, routed)         2.315   109.573    snek/genblk1[86].part/green_out[3]_i_88_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I1_O)        0.124   109.697 f  snek/genblk1[86].part/green_out[3]_i_180/O
                         net (fo=1, routed)           1.052   110.749    snek/genblk1[86].part/green_out[3]_i_180_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I5_O)        0.124   110.873 f  snek/genblk1[86].part/green_out[3]_i_88/O
                         net (fo=1, routed)           1.133   112.006    snek/genblk1[85].part/v_match
    SLICE_X43Y29         LUT6 (Prop_lut6_I3_O)        0.124   112.130 r  snek/genblk1[85].part/green_out[3]_i_30/O
                         net (fo=1, routed)           1.358   113.488    snek/genblk1[84].part/green_out_reg[3]_i_3
    SLICE_X42Y20         LUT4 (Prop_lut4_I0_O)        0.124   113.612 r  snek/genblk1[84].part/green_out[3]_i_10/O
                         net (fo=1, routed)           0.000   113.612    snek/genblk1[84].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   114.125 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   114.125    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.282 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.941   116.224    graphics/sd/exists
    SLICE_X42Y31         LUT5 (Prop_lut5_I3_O)        0.332   116.556 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000   116.556    graphics/sd/blue_out0[2]
    SLICE_X42Y31         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                    121.212   121.212 r  
    W5                                                0.000   121.212 r  clk (IN)
                         net (fo=0)                   0.000   121.212    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   122.600 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   123.762    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   116.545 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.126    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   118.217 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800   120.017    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100   120.117 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521   120.638    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   120.729 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.437   122.166    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.398   122.565    
                         clock uncertainty           -0.333   122.232    
    SLICE_X42Y31         FDCE (Setup_fdce_C_D)        0.081   122.313    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                        122.313    
                         arrival time                        -116.556    
  -------------------------------------------------------------------
                         slack                                  5.757    

Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_sd_vga_clock rise@121.212ns - tile_clock_vga_clock_1 rise@107.744ns)
  Data Path Delay:        9.779ns  (logic 1.980ns (20.248%)  route 7.799ns (79.752%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        2.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.954ns = ( 122.166 - 121.212 ) 
    Source Clock Delay      (SCD):    -0.942ns = ( 106.803 - 107.744 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458   109.202 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   110.436    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961   103.475 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661   105.136    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   105.232 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.570   106.803    food/part/vs/tile_clock
    SLICE_X49Y5          FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.456   107.259 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=101, routed)         2.315   109.573    snek/genblk1[86].part/green_out[3]_i_88_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I1_O)        0.124   109.697 f  snek/genblk1[86].part/green_out[3]_i_180/O
                         net (fo=1, routed)           1.052   110.749    snek/genblk1[86].part/green_out[3]_i_180_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I5_O)        0.124   110.873 f  snek/genblk1[86].part/green_out[3]_i_88/O
                         net (fo=1, routed)           1.133   112.006    snek/genblk1[85].part/v_match
    SLICE_X43Y29         LUT6 (Prop_lut6_I3_O)        0.124   112.130 r  snek/genblk1[85].part/green_out[3]_i_30/O
                         net (fo=1, routed)           1.358   113.488    snek/genblk1[84].part/green_out_reg[3]_i_3
    SLICE_X42Y20         LUT4 (Prop_lut4_I0_O)        0.124   113.612 r  snek/genblk1[84].part/green_out[3]_i_10/O
                         net (fo=1, routed)           0.000   113.612    snek/genblk1[84].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   114.125 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   114.125    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   114.282 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.941   116.224    graphics/sd/exists
    SLICE_X42Y31         LUT4 (Prop_lut4_I1_O)        0.358   116.582 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000   116.582    graphics/sd/green_out0[3]
    SLICE_X42Y31         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                    121.212   121.212 r  
    W5                                                0.000   121.212 r  clk (IN)
                         net (fo=0)                   0.000   121.212    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   122.600 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   123.762    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   116.545 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.126    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   118.217 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800   120.017    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100   120.117 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521   120.638    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   120.729 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.437   122.166    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.398   122.565    
                         clock uncertainty           -0.333   122.232    
    SLICE_X42Y31         FDCE (Setup_fdce_C_D)        0.118   122.350    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                        122.350    
                         arrival time                        -116.582    
  -------------------------------------------------------------------
                         slack                                  5.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.855ns  (logic 0.535ns (18.736%)  route 2.320ns (81.264%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        1.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.466ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.557    -0.624    food/part/vs/tile_clock
    SLICE_X41Y32         FDRE                                         r  food/part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  food/part/vs/sync_reg[1][7]/Q
                         net (fo=101, routed)         0.721     0.238    snek/genblk1[84].part/green_out[3]_i_10_2
    SLICE_X45Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.283 f  snek/genblk1[84].part/green_out[3]_i_31/O
                         net (fo=1, routed)           0.726     1.009    snek/genblk1[84].part/v_match
    SLICE_X42Y20         LUT4 (Prop_lut4_I1_O)        0.045     1.054 r  snek/genblk1[84].part/green_out[3]_i_10/O
                         net (fo=1, routed)           0.000     1.054    snek/genblk1[84].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.199 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.199    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.244 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.873     2.117    graphics/sd/exists
    SLICE_X42Y31         LUT4 (Prop_lut4_I1_O)        0.114     2.231 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.231    graphics/sd/green_out0[3]
    SLICE_X42Y31         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.824     0.466    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.555     1.021    
                         clock uncertainty            0.333     1.354    
    SLICE_X42Y31         FDCE (Hold_fdce_C_D)         0.131     1.485    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.857ns  (logic 0.537ns (18.793%)  route 2.320ns (81.207%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.466ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.557    -0.624    food/part/vs/tile_clock
    SLICE_X41Y32         FDRE                                         r  food/part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  food/part/vs/sync_reg[1][7]/Q
                         net (fo=101, routed)         0.721     0.238    snek/genblk1[84].part/green_out[3]_i_10_2
    SLICE_X45Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.283 f  snek/genblk1[84].part/green_out[3]_i_31/O
                         net (fo=1, routed)           0.726     1.009    snek/genblk1[84].part/v_match
    SLICE_X42Y20         LUT4 (Prop_lut4_I1_O)        0.045     1.054 r  snek/genblk1[84].part/green_out[3]_i_10/O
                         net (fo=1, routed)           0.000     1.054    snek/genblk1[84].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.199 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.199    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.244 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.873     2.117    graphics/sd/exists
    SLICE_X42Y31         LUT5 (Prop_lut5_I3_O)        0.116     2.233 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.233    graphics/sd/blue_out0[2]
    SLICE_X42Y31         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.824     0.466    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.021    
                         clock uncertainty            0.333     1.354    
    SLICE_X42Y31         FDCE (Hold_fdce_C_D)         0.121     1.475    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             1.313ns  (arrival time - required time)
  Source:                 food/part/hs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 0.231ns (6.752%)  route 3.190ns (93.248%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.470ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.551    -0.630    food/part/hs/tile_clock
    SLICE_X39Y26         FDRE                                         r  food/part/hs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  food/part/hs/sync_reg[1][7]/Q
                         net (fo=101, routed)         1.324     0.834    food/part/hs/sync_reg[1][7]_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I4_O)        0.045     0.879 r  food/part/hs/red_out[3]_i_2/O
                         net (fo=4, routed)           1.867     2.746    graphics/sd/apple_exists
    SLICE_X42Y35         LUT4 (Prop_lut4_I3_O)        0.045     2.791 r  graphics/sd/red_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.791    graphics/sd/red_out0[3]
    SLICE_X42Y35         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.828     0.470    graphics/sd/pixel_clock0
    SLICE_X42Y35         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.555     1.025    
                         clock uncertainty            0.333     1.358    
    SLICE_X42Y35         FDCE (Hold_fdce_C_D)         0.120     1.478    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  1.313    





---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock_1
  To Clock:  vga_sd_vga_clock

Setup :            0  Failing Endpoints,  Worst Slack       34.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.287ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.927ns  (logic 1.818ns (30.672%)  route 4.109ns (69.328%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.961ns = ( 41.365 - 40.404 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.858ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.563     1.858    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456     2.314 f  graphics/sd/h_count_reg[10]/Q
                         net (fo=6, routed)           0.867     3.181    graphics/sd/Q[6]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124     3.305 f  graphics/sd/h_sync_state_i_2/O
                         net (fo=3, routed)           1.030     4.335    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.459 r  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           1.162     5.622    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.746 r  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.049     6.795    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X44Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.919 r  graphics/sd/v_count[4]_i_5/O
                         net (fo=1, routed)           0.000     6.919    graphics/sd/v_count[4]_i_5_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.451 r  graphics/sd/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.451    graphics/sd/v_count_reg[4]_i_1_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.785 r  graphics/sd/v_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.785    graphics/sd/v_count_reg[8]_i_1_n_6
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.309 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    39.830    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.921 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.444    41.365    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[9]/C
                         clock pessimism              0.858    42.223    
                         clock uncertainty           -0.213    42.010    
    SLICE_X44Y37         FDCE (Setup_fdce_C_D)        0.062    42.072    graphics/sd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         42.072    
                         arrival time                          -7.785    
  -------------------------------------------------------------------
                         slack                                 34.287    

Slack (MET) :             34.308ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.906ns  (logic 1.797ns (30.426%)  route 4.109ns (69.574%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.961ns = ( 41.365 - 40.404 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.858ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.563     1.858    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456     2.314 f  graphics/sd/h_count_reg[10]/Q
                         net (fo=6, routed)           0.867     3.181    graphics/sd/Q[6]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124     3.305 f  graphics/sd/h_sync_state_i_2/O
                         net (fo=3, routed)           1.030     4.335    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.459 r  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           1.162     5.622    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.746 r  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.049     6.795    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X44Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.919 r  graphics/sd/v_count[4]_i_5/O
                         net (fo=1, routed)           0.000     6.919    graphics/sd/v_count[4]_i_5_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.451 r  graphics/sd/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.451    graphics/sd/v_count_reg[4]_i_1_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.764 r  graphics/sd/v_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.764    graphics/sd/v_count_reg[8]_i_1_n_4
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.309 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    39.830    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.921 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.444    41.365    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[11]/C
                         clock pessimism              0.858    42.223    
                         clock uncertainty           -0.213    42.010    
    SLICE_X44Y37         FDCE (Setup_fdce_C_D)        0.062    42.072    graphics/sd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         42.072    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                 34.308    

Slack (MET) :             34.382ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.832ns  (logic 1.723ns (29.543%)  route 4.109ns (70.457%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.961ns = ( 41.365 - 40.404 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.858ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.563     1.858    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456     2.314 f  graphics/sd/h_count_reg[10]/Q
                         net (fo=6, routed)           0.867     3.181    graphics/sd/Q[6]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124     3.305 f  graphics/sd/h_sync_state_i_2/O
                         net (fo=3, routed)           1.030     4.335    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.459 r  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           1.162     5.622    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.746 r  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.049     6.795    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X44Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.919 r  graphics/sd/v_count[4]_i_5/O
                         net (fo=1, routed)           0.000     6.919    graphics/sd/v_count[4]_i_5_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.451 r  graphics/sd/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.451    graphics/sd/v_count_reg[4]_i_1_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.690 r  graphics/sd/v_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.690    graphics/sd/v_count_reg[8]_i_1_n_5
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.309 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    39.830    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.921 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.444    41.365    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[10]/C
                         clock pessimism              0.858    42.223    
                         clock uncertainty           -0.213    42.010    
    SLICE_X44Y37         FDCE (Setup_fdce_C_D)        0.062    42.072    graphics/sd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         42.072    
                         arrival time                          -7.690    
  -------------------------------------------------------------------
                         slack                                 34.382    

Slack (MET) :             34.398ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 1.707ns (29.349%)  route 4.109ns (70.651%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.961ns = ( 41.365 - 40.404 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.858ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.563     1.858    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456     2.314 f  graphics/sd/h_count_reg[10]/Q
                         net (fo=6, routed)           0.867     3.181    graphics/sd/Q[6]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124     3.305 f  graphics/sd/h_sync_state_i_2/O
                         net (fo=3, routed)           1.030     4.335    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.459 r  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           1.162     5.622    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.746 r  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.049     6.795    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X44Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.919 r  graphics/sd/v_count[4]_i_5/O
                         net (fo=1, routed)           0.000     6.919    graphics/sd/v_count[4]_i_5_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.451 r  graphics/sd/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.451    graphics/sd/v_count_reg[4]_i_1_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.674 r  graphics/sd/v_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.674    graphics/sd/v_count_reg[8]_i_1_n_7
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.309 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    39.830    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.921 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.444    41.365    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[8]/C
                         clock pessimism              0.858    42.223    
                         clock uncertainty           -0.213    42.010    
    SLICE_X44Y37         FDCE (Setup_fdce_C_D)        0.062    42.072    graphics/sd/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         42.072    
                         arrival time                          -7.674    
  -------------------------------------------------------------------
                         slack                                 34.398    

Slack (MET) :             34.451ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 1.688ns (29.297%)  route 4.074ns (70.703%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 41.364 - 40.404 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.858ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.563     1.858    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456     2.314 f  graphics/sd/h_count_reg[10]/Q
                         net (fo=6, routed)           0.867     3.181    graphics/sd/Q[6]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124     3.305 f  graphics/sd/h_sync_state_i_2/O
                         net (fo=3, routed)           1.030     4.335    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.459 r  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           1.162     5.622    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.746 r  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.014     6.760    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.286 r  graphics/sd/v_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.286    graphics/sd/v_count_reg[0]_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.620 r  graphics/sd/v_count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.620    graphics/sd/v_count_reg[4]_i_1_n_6
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.309 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    39.830    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.921 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.443    41.364    graphics/sd/pixel_clock0
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[5]/C
                         clock pessimism              0.858    42.222    
                         clock uncertainty           -0.213    42.009    
    SLICE_X44Y36         FDCE (Setup_fdce_C_D)        0.062    42.071    graphics/sd/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         42.071    
                         arrival time                          -7.620    
  -------------------------------------------------------------------
                         slack                                 34.451    

Slack (MET) :             34.472ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.741ns  (logic 1.667ns (29.038%)  route 4.074ns (70.962%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 41.364 - 40.404 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.858ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.563     1.858    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456     2.314 f  graphics/sd/h_count_reg[10]/Q
                         net (fo=6, routed)           0.867     3.181    graphics/sd/Q[6]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124     3.305 f  graphics/sd/h_sync_state_i_2/O
                         net (fo=3, routed)           1.030     4.335    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.459 r  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           1.162     5.622    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.746 r  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.014     6.760    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.286 r  graphics/sd/v_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.286    graphics/sd/v_count_reg[0]_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.599 r  graphics/sd/v_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.599    graphics/sd/v_count_reg[4]_i_1_n_4
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.309 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    39.830    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.921 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.443    41.364    graphics/sd/pixel_clock0
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[7]/C
                         clock pessimism              0.858    42.222    
                         clock uncertainty           -0.213    42.009    
    SLICE_X44Y36         FDCE (Setup_fdce_C_D)        0.062    42.071    graphics/sd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         42.071    
                         arrival time                          -7.599    
  -------------------------------------------------------------------
                         slack                                 34.472    

Slack (MET) :             34.546ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.667ns  (logic 1.593ns (28.111%)  route 4.074ns (71.889%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 41.364 - 40.404 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.858ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.563     1.858    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456     2.314 f  graphics/sd/h_count_reg[10]/Q
                         net (fo=6, routed)           0.867     3.181    graphics/sd/Q[6]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124     3.305 f  graphics/sd/h_sync_state_i_2/O
                         net (fo=3, routed)           1.030     4.335    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.459 r  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           1.162     5.622    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.746 r  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.014     6.760    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.286 r  graphics/sd/v_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.286    graphics/sd/v_count_reg[0]_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.525 r  graphics/sd/v_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.525    graphics/sd/v_count_reg[4]_i_1_n_5
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.309 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    39.830    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.921 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.443    41.364    graphics/sd/pixel_clock0
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[6]/C
                         clock pessimism              0.858    42.222    
                         clock uncertainty           -0.213    42.009    
    SLICE_X44Y36         FDCE (Setup_fdce_C_D)        0.062    42.071    graphics/sd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         42.071    
                         arrival time                          -7.525    
  -------------------------------------------------------------------
                         slack                                 34.546    

Slack (MET) :             34.562ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.651ns  (logic 1.577ns (27.908%)  route 4.074ns (72.092%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 41.364 - 40.404 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.858ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.563     1.858    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456     2.314 f  graphics/sd/h_count_reg[10]/Q
                         net (fo=6, routed)           0.867     3.181    graphics/sd/Q[6]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124     3.305 f  graphics/sd/h_sync_state_i_2/O
                         net (fo=3, routed)           1.030     4.335    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.459 r  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           1.162     5.622    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.746 r  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.014     6.760    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.286 r  graphics/sd/v_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.286    graphics/sd/v_count_reg[0]_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.509 r  graphics/sd/v_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.509    graphics/sd/v_count_reg[4]_i_1_n_7
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.309 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    39.830    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.921 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.443    41.364    graphics/sd/pixel_clock0
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[4]/C
                         clock pessimism              0.858    42.222    
                         clock uncertainty           -0.213    42.009    
    SLICE_X44Y36         FDCE (Setup_fdce_C_D)        0.062    42.071    graphics/sd/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         42.071    
                         arrival time                          -7.509    
  -------------------------------------------------------------------
                         slack                                 34.562    

Slack (MET) :             34.664ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 0.952ns (18.021%)  route 4.331ns (81.979%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.961ns = ( 41.365 - 40.404 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.858ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.563     1.858    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456     2.314 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=6, routed)           0.867     3.181    graphics/sd/Q[6]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124     3.305 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=3, routed)           1.030     4.335    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.459 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           1.162     5.622    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.746 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.494     6.240    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.124     6.364 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.777     7.141    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.309 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    39.830    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.921 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.444    41.365    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[10]/C
                         clock pessimism              0.858    42.223    
                         clock uncertainty           -0.213    42.010    
    SLICE_X44Y37         FDCE (Setup_fdce_C_CE)      -0.205    41.805    graphics/sd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         41.805    
                         arrival time                          -7.141    
  -------------------------------------------------------------------
                         slack                                 34.664    

Slack (MET) :             34.664ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock rise@40.404ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 0.952ns (18.021%)  route 4.331ns (81.979%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.961ns = ( 41.365 - 40.404 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.858ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.563     1.858    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456     2.314 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=6, routed)           0.867     3.181    graphics/sd/Q[6]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124     3.305 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=3, routed)           1.030     4.335    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124     4.459 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           1.162     5.622    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I0_O)        0.124     5.746 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.494     6.240    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.124     6.364 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.777     7.141    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.792 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.954    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.736 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.318    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    37.409 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    39.209    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    39.309 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    39.830    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    39.921 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.444    41.365    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[11]/C
                         clock pessimism              0.858    42.223    
                         clock uncertainty           -0.213    42.010    
    SLICE_X44Y37         FDCE (Setup_fdce_C_CE)      -0.205    41.805    graphics/sd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         41.805    
                         arrival time                          -7.141    
  -------------------------------------------------------------------
                         slack                                 34.664    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.471ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.560     0.373    graphics/sd/pixel_clock0
    SLICE_X42Y37         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDCE (Prop_fdce_C_Q)         0.164     0.537 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.175     0.712    graphics/sd/Q[3]
    SLICE_X42Y37         LUT6 (Prop_lut6_I1_O)        0.045     0.757 r  graphics/sd/h_count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.757    graphics/sd/h_count[7]
    SLICE_X42Y37         FDCE                                         r  graphics/sd/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.829     0.471    graphics/sd/pixel_clock0
    SLICE_X42Y37         FDCE                                         r  graphics/sd/h_count_reg[7]/C
                         clock pessimism             -0.098     0.373    
                         clock uncertainty            0.213     0.586    
    SLICE_X42Y37         FDCE (Hold_fdce_C_D)         0.120     0.706    graphics/sd/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.573%)  route 0.167ns (44.427%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.471ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.560     0.373    graphics/sd/pixel_clock0
    SLICE_X42Y37         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDCE (Prop_fdce_C_Q)         0.164     0.537 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.167     0.704    graphics/sd/Q[3]
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.045     0.749 r  graphics/sd/h_count[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.749    graphics/sd/h_count[6]
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.829     0.471    graphics/sd/pixel_clock0
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[6]/C
                         clock pessimism             -0.085     0.386    
                         clock uncertainty            0.213     0.599    
    SLICE_X43Y37         FDCE (Hold_fdce_C_D)         0.092     0.691    graphics/sd/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.749    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_sync_state_reg/D
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.028%)  route 0.193ns (50.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.470ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.560     0.373    graphics/sd/pixel_clock0
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.141     0.514 r  graphics/sd/h_count_reg[6]/Q
                         net (fo=17, routed)          0.193     0.708    graphics/sd/Q[2]
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.045     0.753 r  graphics/sd/h_sync_state_i_1/O
                         net (fo=1, routed)           0.000     0.753    graphics/sd/h_sync_state_i_1_n_0
    SLICE_X41Y35         FDPE                                         r  graphics/sd/h_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.828     0.470    graphics/sd/pixel_clock0
    SLICE_X41Y35         FDPE                                         r  graphics/sd/h_sync_state_reg/C
                         clock pessimism             -0.083     0.387    
                         clock uncertainty            0.213     0.600    
    SLICE_X41Y35         FDPE (Hold_fdpe_C_D)         0.091     0.691    graphics/sd/h_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.470ns
    Source Clock Delay      (SCD):    0.372ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.559     0.372    graphics/sd/pixel_clock0
    SLICE_X42Y36         FDCE                                         r  graphics/sd/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDCE (Prop_fdce_C_Q)         0.164     0.536 f  graphics/sd/h_count_reg[0]/Q
                         net (fo=4, routed)           0.187     0.724    graphics/sd/sen_h_count[0]_14[0]
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.045     0.769 r  graphics/sd/h_count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.769    graphics/sd/h_count[0]
    SLICE_X42Y36         FDCE                                         r  graphics/sd/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.828     0.470    graphics/sd/pixel_clock0
    SLICE_X42Y36         FDCE                                         r  graphics/sd/h_count_reg[0]/C
                         clock pessimism             -0.098     0.372    
                         clock uncertainty            0.213     0.585    
    SLICE_X42Y36         FDCE (Hold_fdce_C_D)         0.120     0.705    graphics/sd/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.769    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 graphics/sd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.473ns
    Source Clock Delay      (SCD):    0.375ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.562     0.375    graphics/sd/pixel_clock0
    SLICE_X36Y42         FDRE                                         r  graphics/sd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.141     0.516 r  graphics/sd/v_sync_reg/Q
                         net (fo=2, routed)           0.185     0.701    graphics/sd/sen_v_sync[0]_12
    SLICE_X36Y42         LUT3 (Prop_lut3_I2_O)        0.045     0.746 r  graphics/sd/v_sync_i_1/O
                         net (fo=1, routed)           0.000     0.746    graphics/sd/v_sync_i_1_n_0
    SLICE_X36Y42         FDRE                                         r  graphics/sd/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.831     0.473    graphics/sd/pixel_clock0
    SLICE_X36Y42         FDRE                                         r  graphics/sd/v_sync_reg/C
                         clock pessimism             -0.098     0.375    
                         clock uncertainty            0.213     0.588    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.091     0.679    graphics/sd/v_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.746    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.855%)  route 0.238ns (56.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.473ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.560     0.373    graphics/sd/pixel_clock0
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.141     0.514 f  graphics/sd/h_count_reg[5]/Q
                         net (fo=17, routed)          0.238     0.752    graphics/sd/Q[1]
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.045     0.797 r  graphics/sd/h_count[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.797    graphics/sd/h_count[10]
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.831     0.473    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
                         clock pessimism             -0.083     0.390    
                         clock uncertainty            0.213     0.603    
    SLICE_X43Y38         FDCE (Hold_fdce_C_D)         0.091     0.694    graphics/sd/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.620%)  route 0.183ns (42.380%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.471ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.560     0.373    graphics/sd/pixel_clock0
    SLICE_X44Y35         FDCE                                         r  graphics/sd/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDCE (Prop_fdce_C_Q)         0.141     0.514 r  graphics/sd/v_count_reg[3]/Q
                         net (fo=4, routed)           0.183     0.697    graphics/sd/sen_v_count[0]_10[3]
    SLICE_X44Y35         LUT2 (Prop_lut2_I1_O)        0.045     0.742 r  graphics/sd/v_count[0]_i_5/O
                         net (fo=1, routed)           0.000     0.742    graphics/sd/v_count[0]_i_5_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.805 r  graphics/sd/v_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.805    graphics/sd/v_count_reg[0]_i_2_n_4
    SLICE_X44Y35         FDCE                                         r  graphics/sd/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.829     0.471    graphics/sd/pixel_clock0
    SLICE_X44Y35         FDCE                                         r  graphics/sd/v_count_reg[3]/C
                         clock pessimism             -0.098     0.373    
                         clock uncertainty            0.213     0.586    
    SLICE_X44Y35         FDCE (Hold_fdce_C_D)         0.105     0.691    graphics/sd/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.338%)  route 0.185ns (42.662%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.472ns
    Source Clock Delay      (SCD):    0.374ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.561     0.374    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.141     0.515 r  graphics/sd/v_count_reg[11]/Q
                         net (fo=4, routed)           0.185     0.700    graphics/sd/v_count_reg[11]_0[7]
    SLICE_X44Y37         LUT2 (Prop_lut2_I1_O)        0.045     0.745 r  graphics/sd/v_count[8]_i_2/O
                         net (fo=1, routed)           0.000     0.745    graphics/sd/v_count[8]_i_2_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.808 r  graphics/sd/v_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.808    graphics/sd/v_count_reg[8]_i_1_n_4
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.830     0.472    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[11]/C
                         clock pessimism             -0.098     0.374    
                         clock uncertainty            0.213     0.587    
    SLICE_X44Y37         FDCE (Hold_fdce_C_D)         0.105     0.692    graphics/sd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/v_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.338%)  route 0.185ns (42.662%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.471ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.560     0.373    graphics/sd/pixel_clock0
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDCE (Prop_fdce_C_Q)         0.141     0.514 r  graphics/sd/v_count_reg[7]/Q
                         net (fo=5, routed)           0.185     0.699    graphics/sd/v_count_reg[11]_0[3]
    SLICE_X44Y36         LUT2 (Prop_lut2_I1_O)        0.045     0.744 r  graphics/sd/v_count[4]_i_2/O
                         net (fo=1, routed)           0.000     0.744    graphics/sd/v_count[4]_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.807 r  graphics/sd/v_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.807    graphics/sd/v_count_reg[4]_i_1_n_4
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.829     0.471    graphics/sd/pixel_clock0
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[7]/C
                         clock pessimism             -0.098     0.373    
                         clock uncertainty            0.213     0.586    
    SLICE_X44Y36         FDCE (Hold_fdce_C_D)         0.105     0.691    graphics/sd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            graphics/sd/h_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             vga_sd_vga_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.649%)  route 0.240ns (56.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.471ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.560     0.373    graphics/sd/pixel_clock0
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.141     0.514 f  graphics/sd/h_count_reg[5]/Q
                         net (fo=17, routed)          0.240     0.754    graphics/sd/Q[1]
    SLICE_X43Y37         LUT6 (Prop_lut6_I2_O)        0.045     0.799 r  graphics/sd/h_count[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.799    graphics/sd/h_count[8]
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.829     0.471    graphics/sd/pixel_clock0
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[8]/C
                         clock pessimism             -0.098     0.373    
                         clock uncertainty            0.213     0.586    
    SLICE_X43Y37         FDCE (Hold_fdce_C_D)         0.092     0.678    graphics/sd/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.799    
  -------------------------------------------------------------------
                         slack                                  0.121    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock
  To Clock:  tile_clock_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       16.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.409ns  (required time - arrival time)
  Source:                 snek/part_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        10.334ns  (logic 1.776ns (17.186%)  route 8.558ns (82.814%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 52.311 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 25.978 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.554    25.978    snek/tile_clock
    SLICE_X39Y18         FDRE                                         r  snek/part_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.419    26.397 r  snek/part_number_reg[2]/Q
                         net (fo=124, routed)         3.555    29.953    snek/part_number_reg_n_0_[2]
    SLICE_X45Y1          MUXF7 (Prop_muxf7_S_O)       0.451    30.404 r  snek/found_hit_reg_i_313/O
                         net (fo=1, routed)           0.000    30.404    snek/found_hit_reg_i_313_n_0
    SLICE_X45Y1          MUXF8 (Prop_muxf8_I1_O)      0.094    30.498 r  snek/found_hit_reg_i_133/O
                         net (fo=1, routed)           1.335    31.833    snek/found_hit_reg_i_133_n_0
    SLICE_X48Y14         LUT6 (Prop_lut6_I5_O)        0.316    32.149 r  snek/found_hit_i_48/O
                         net (fo=1, routed)           1.289    33.438    snek/found_hit_i_48_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I0_O)        0.124    33.562 r  snek/found_hit_i_13/O
                         net (fo=1, routed)           1.001    34.563    snek/rows__0[4]
    SLICE_X46Y20         LUT6 (Prop_lut6_I5_O)        0.124    34.687 r  snek/found_hit_i_4/O
                         net (fo=1, routed)           0.806    35.493    snek/found_hit_i_4_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I1_O)        0.124    35.617 r  snek/found_hit_i_2/O
                         net (fo=1, routed)           0.571    36.189    snek/found_hit0
    SLICE_X39Y19         LUT5 (Prop_lut5_I3_O)        0.124    36.313 r  snek/found_hit_i_1/O
                         net (fo=1, routed)           0.000    36.313    snek/found_hit_i_1_n_0
    SLICE_X39Y19         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.434    52.311    snek/tile_clock
    SLICE_X39Y19         FDRE                                         r  snek/found_hit_reg/C
                         clock pessimism              0.579    52.890    
                         clock uncertainty           -0.199    52.691    
    SLICE_X39Y19         FDRE (Setup_fdre_C_D)        0.031    52.722    snek/found_hit_reg
  -------------------------------------------------------------------
                         required time                         52.722    
                         arrival time                         -36.313    
  -------------------------------------------------------------------
                         slack                                 16.409    

Slack (MET) :             22.245ns  (required time - arrival time)
  Source:                 snek/part_number_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[1]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        4.228ns  (logic 0.605ns (14.308%)  route 3.623ns (85.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 52.311 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 25.978 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.554    25.978    snek/tile_clock
    SLICE_X39Y18         FDRE                                         r  snek/part_number_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.456    26.434 r  snek/part_number_reg[1]_rep__0/Q
                         net (fo=79, routed)          2.977    29.412    snek/part_number_reg[1]_rep__0_n_0
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.149    29.561 r  snek/part_number[1]_rep__1_i_1/O
                         net (fo=1, routed)           0.646    30.207    snek/part_number[1]_rep__1_i_1_n_0
    SLICE_X38Y19         FDRE                                         r  snek/part_number_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.434    52.311    snek/tile_clock
    SLICE_X38Y19         FDRE                                         r  snek/part_number_reg[1]_rep__1/C
                         clock pessimism              0.579    52.890    
                         clock uncertainty           -0.199    52.691    
    SLICE_X38Y19         FDRE (Setup_fdre_C_D)       -0.239    52.452    snek/part_number_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         52.452    
                         arrival time                         -30.207    
  -------------------------------------------------------------------
                         slack                                 22.245    

Slack (MET) :             22.490ns  (required time - arrival time)
  Source:                 snek/part_number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/FSM_sequential_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        4.249ns  (logic 0.828ns (19.487%)  route 3.421ns (80.513%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 52.322 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 25.978 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.554    25.978    snek/tile_clock
    SLICE_X39Y18         FDRE                                         r  snek/part_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.456    26.434 r  snek/part_number_reg[3]/Q
                         net (fo=95, routed)          1.080    27.514    snek/part_number_reg_n_0_[3]
    SLICE_X38Y19         LUT4 (Prop_lut4_I1_O)        0.124    27.638 r  snek/FSM_sequential_nstate[1]_i_12/O
                         net (fo=1, routed)           0.680    28.318    snek/FSM_sequential_nstate[1]_i_12_n_0
    SLICE_X38Y19         LUT5 (Prop_lut5_I4_O)        0.124    28.442 r  snek/FSM_sequential_nstate[1]_i_3/O
                         net (fo=2, routed)           1.661    30.104    snek/found_hit1
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.124    30.228 r  snek/FSM_sequential_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000    30.228    snek/nstate__0[1]
    SLICE_X39Y43         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.445    52.322    snek/tile_clock
    SLICE_X39Y43         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C
                         clock pessimism              0.564    52.886    
                         clock uncertainty           -0.199    52.687    
    SLICE_X39Y43         FDRE (Setup_fdre_C_D)        0.031    52.718    snek/FSM_sequential_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         52.718    
                         arrival time                         -30.228    
  -------------------------------------------------------------------
                         slack                                 22.490    

Slack (MET) :             23.358ns  (required time - arrival time)
  Source:                 snek/part_number_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        3.374ns  (logic 0.580ns (17.193%)  route 2.794ns (82.807%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 52.314 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 25.978 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.554    25.978    snek/tile_clock
    SLICE_X39Y18         FDRE                                         r  snek/part_number_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.456    26.434 r  snek/part_number_reg[1]_rep__0/Q
                         net (fo=79, routed)          2.794    29.228    snek/part_number_reg[1]_rep__0_n_0
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.124    29.352 r  snek/part_number[1]_rep_i_1/O
                         net (fo=1, routed)           0.000    29.352    snek/part_number[1]_rep_i_1_n_0
    SLICE_X40Y18         FDRE                                         r  snek/part_number_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.437    52.314    snek/tile_clock
    SLICE_X40Y18         FDRE                                         r  snek/part_number_reg[1]_rep/C
                         clock pessimism              0.564    52.878    
                         clock uncertainty           -0.199    52.679    
    SLICE_X40Y18         FDRE (Setup_fdre_C_D)        0.031    52.710    snek/part_number_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         52.710    
                         arrival time                         -29.352    
  -------------------------------------------------------------------
                         slack                                 23.358    

Slack (MET) :             23.363ns  (required time - arrival time)
  Source:                 snek/part_number_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        3.403ns  (logic 0.580ns (17.043%)  route 2.823ns (82.957%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 52.312 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 25.978 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.554    25.978    snek/tile_clock
    SLICE_X39Y18         FDRE                                         r  snek/part_number_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.456    26.434 r  snek/part_number_reg[1]_rep__0/Q
                         net (fo=79, routed)          2.823    29.258    snek/part_number_reg[1]_rep__0_n_0
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.124    29.382 r  snek/part_number[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    29.382    snek/part_number[1]_rep__0_i_1_n_0
    SLICE_X39Y18         FDRE                                         r  snek/part_number_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.435    52.312    snek/tile_clock
    SLICE_X39Y18         FDRE                                         r  snek/part_number_reg[1]_rep__0/C
                         clock pessimism              0.603    52.915    
                         clock uncertainty           -0.199    52.716    
    SLICE_X39Y18         FDRE (Setup_fdre_C_D)        0.029    52.745    snek/part_number_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         52.745    
                         arrival time                         -29.382    
  -------------------------------------------------------------------
                         slack                                 23.363    

Slack (MET) :             23.973ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        2.472ns  (logic 0.610ns (24.673%)  route 1.862ns (75.327%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 52.312 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.955ns = ( 25.981 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.557    25.981    snek/tile_clock
    SLICE_X40Y17         FDRE                                         r  snek/part_number_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDRE (Prop_fdre_C_Q)         0.456    26.437 r  snek/part_number_reg[0]_rep/Q
                         net (fo=17, routed)          1.082    27.519    snek/part_number_reg[0]_rep_n_0
    SLICE_X39Y18         LUT4 (Prop_lut4_I2_O)        0.154    27.673 r  snek/part_number[2]_i_1/O
                         net (fo=1, routed)           0.781    28.454    snek/part_number[2]_i_1_n_0
    SLICE_X39Y18         FDRE                                         r  snek/part_number_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.435    52.312    snek/tile_clock
    SLICE_X39Y18         FDRE                                         r  snek/part_number_reg[2]/C
                         clock pessimism              0.564    52.876    
                         clock uncertainty           -0.199    52.677    
    SLICE_X39Y18         FDRE (Setup_fdre_C_D)       -0.250    52.427    snek/part_number_reg[2]
  -------------------------------------------------------------------
                         required time                         52.427    
                         arrival time                         -28.454    
  -------------------------------------------------------------------
                         slack                                 23.973    

Slack (MET) :             24.031ns  (required time - arrival time)
  Source:                 snek/FSM_sequential_pstate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        2.420ns  (logic 0.574ns (23.721%)  route 1.846ns (76.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 52.314 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 25.978 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.554    25.978    snek/tile_clock
    SLICE_X40Y19         FDCE                                         r  snek/FSM_sequential_pstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDCE (Prop_fdce_C_Q)         0.456    26.434 r  snek/FSM_sequential_pstate_reg[1]/Q
                         net (fo=20, routed)          1.274    27.709    snek/Q[0]
    SLICE_X40Y18         LUT3 (Prop_lut3_I2_O)        0.118    27.827 r  snek/part_number[1]_i_1/O
                         net (fo=1, routed)           0.572    28.398    snek/part_number[1]_i_1_n_0
    SLICE_X40Y18         FDRE                                         r  snek/part_number_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.437    52.314    snek/tile_clock
    SLICE_X40Y18         FDRE                                         r  snek/part_number_reg[1]/C
                         clock pessimism              0.578    52.892    
                         clock uncertainty           -0.199    52.693    
    SLICE_X40Y18         FDRE (Setup_fdre_C_D)       -0.264    52.429    snek/part_number_reg[1]
  -------------------------------------------------------------------
                         required time                         52.429    
                         arrival time                         -28.398    
  -------------------------------------------------------------------
                         slack                                 24.031    

Slack (MET) :             24.357ns  (required time - arrival time)
  Source:                 snek/part_number_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[0]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        2.409ns  (logic 0.580ns (24.072%)  route 1.829ns (75.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 52.316 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.955ns = ( 25.981 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.557    25.981    snek/tile_clock
    SLICE_X40Y17         FDRE                                         r  snek/part_number_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDRE (Prop_fdre_C_Q)         0.456    26.437 f  snek/part_number_reg[0]_rep/Q
                         net (fo=17, routed)          1.829    28.267    snek/part_number_reg[0]_rep_n_0
    SLICE_X40Y17         LUT3 (Prop_lut3_I1_O)        0.124    28.391 r  snek/part_number[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    28.391    snek/part_number[0]_rep__0_i_1_n_0
    SLICE_X40Y17         FDRE                                         r  snek/part_number_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.439    52.316    snek/tile_clock
    SLICE_X40Y17         FDRE                                         r  snek/part_number_reg[0]_rep__0/C
                         clock pessimism              0.602    52.918    
                         clock uncertainty           -0.199    52.719    
    SLICE_X40Y17         FDRE (Setup_fdre_C_D)        0.029    52.748    snek/part_number_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         52.748    
                         arrival time                         -28.391    
  -------------------------------------------------------------------
                         slack                                 24.357    

Slack (MET) :             24.420ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            food/part/vs/sync_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        2.223ns  (logic 0.456ns (20.511%)  route 1.767ns (79.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 52.328 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 25.982 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.558    25.982    food/part/vs/tile_clock
    SLICE_X41Y33         FDRE                                         r  food/part/vs/sync_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456    26.438 r  food/part/vs/sync_reg[0][0]/Q
                         net (fo=1, routed)           1.767    28.206    food/part/vs/sync_reg_n_0_[0][0]
    SLICE_X49Y5          FDRE                                         r  food/part/vs/sync_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.451    52.328    food/part/vs/tile_clock
    SLICE_X49Y5          FDRE                                         r  food/part/vs/sync_reg[1][0]/C
                         clock pessimism              0.564    52.892    
                         clock uncertainty           -0.199    52.693    
    SLICE_X49Y5          FDRE (Setup_fdre_C_D)       -0.067    52.626    food/part/vs/sync_reg[1][0]
  -------------------------------------------------------------------
                         required time                         52.626    
                         arrival time                         -28.206    
  -------------------------------------------------------------------
                         slack                                 24.420    

Slack (MET) :             24.500ns  (required time - arrival time)
  Source:                 snek/part_number_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/part_number_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@53.872ns - tile_clock_vga_clock rise@26.936ns)
  Data Path Delay:        2.318ns  (logic 0.766ns (33.042%)  route 1.552ns (66.958%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 52.311 - 53.872 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 25.977 - 26.936 ) 
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     26.936    26.936 r  
    W5                                                0.000    26.936 r  clk (IN)
                         net (fo=0)                   0.000    26.936    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    28.394 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    29.627    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    22.667 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    24.328    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    24.424 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.553    25.977    snek/tile_clock
    SLICE_X38Y19         FDRE                                         r  snek/part_number_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.518    26.495 r  snek/part_number_reg[1]_rep__1/Q
                         net (fo=110, routed)         1.058    27.554    snek/part_number_reg[1]_rep__1_n_0
    SLICE_X38Y19         LUT6 (Prop_lut6_I2_O)        0.124    27.678 r  snek/part_number[7]_i_2/O
                         net (fo=2, routed)           0.494    28.172    snek/part_number[7]_i_2_n_0
    SLICE_X38Y19         LUT3 (Prop_lut3_I1_O)        0.124    28.296 r  snek/part_number[6]_i_1/O
                         net (fo=1, routed)           0.000    28.296    snek/part_number[6]_i_1_n_0
    SLICE_X38Y19         FDRE                                         r  snek/part_number_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.434    52.311    snek/tile_clock
    SLICE_X38Y19         FDRE                                         r  snek/part_number_reg[6]/C
                         clock pessimism              0.603    52.914    
                         clock uncertainty           -0.199    52.715    
    SLICE_X38Y19         FDRE (Setup_fdre_C_D)        0.081    52.796    snek/part_number_reg[6]
  -------------------------------------------------------------------
                         required time                         52.796    
                         arrival time                         -28.296    
  -------------------------------------------------------------------
                         slack                                 24.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.585    -0.596    display/tile_clock
    SLICE_X63Y22         FDCE                                         r  display/clock_divide_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  display/clock_divide_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.347    display/clock_divide_reg_n_0_[3]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.239 r  display/clock_divide_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.239    display/clock_divide_reg[0]_i_1_n_4
    SLICE_X63Y22         FDCE                                         r  display/clock_divide_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.853    -0.837    display/tile_clock
    SLICE_X63Y22         FDCE                                         r  display/clock_divide_reg[3]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.199    -0.398    
    SLICE_X63Y22         FDCE (Hold_fdce_C_D)         0.105    -0.293    display/clock_divide_reg[3]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.582    -0.599    display/tile_clock
    SLICE_X63Y24         FDCE                                         r  display/clock_divide_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  display/clock_divide_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.350    display/clock_divide_reg_n_0_[11]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.242 r  display/clock_divide_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.242    display/clock_divide_reg[8]_i_1_n_4
    SLICE_X63Y24         FDCE                                         r  display/clock_divide_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.850    -0.840    display/tile_clock
    SLICE_X63Y24         FDCE                                         r  display/clock_divide_reg[11]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.199    -0.401    
    SLICE_X63Y24         FDCE (Hold_fdce_C_D)         0.105    -0.296    display/clock_divide_reg[11]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.583    -0.598    display/tile_clock
    SLICE_X63Y23         FDCE                                         r  display/clock_divide_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  display/clock_divide_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.349    display/clock_divide_reg_n_0_[7]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.241 r  display/clock_divide_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.241    display/clock_divide_reg[4]_i_1_n_4
    SLICE_X63Y23         FDCE                                         r  display/clock_divide_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.851    -0.839    display/tile_clock
    SLICE_X63Y23         FDCE                                         r  display/clock_divide_reg[7]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.199    -0.400    
    SLICE_X63Y23         FDCE (Hold_fdce_C_D)         0.105    -0.295    display/clock_divide_reg[7]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.582    -0.599    display/tile_clock
    SLICE_X63Y25         FDCE                                         r  display/clock_divide_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  display/clock_divide_reg[12]/Q
                         net (fo=1, routed)           0.105    -0.353    display/clock_divide_reg_n_0_[12]
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.238 r  display/clock_divide_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.238    display/clock_divide_reg[12]_i_1_n_7
    SLICE_X63Y25         FDCE                                         r  display/clock_divide_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.850    -0.840    display/tile_clock
    SLICE_X63Y25         FDCE                                         r  display/clock_divide_reg[12]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.199    -0.401    
    SLICE_X63Y25         FDCE (Hold_fdce_C_D)         0.105    -0.296    display/clock_divide_reg[12]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.583    -0.598    display/tile_clock
    SLICE_X63Y23         FDCE                                         r  display/clock_divide_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  display/clock_divide_reg[4]/Q
                         net (fo=1, routed)           0.105    -0.352    display/clock_divide_reg_n_0_[4]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.237 r  display/clock_divide_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.237    display/clock_divide_reg[4]_i_1_n_7
    SLICE_X63Y23         FDCE                                         r  display/clock_divide_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.851    -0.839    display/tile_clock
    SLICE_X63Y23         FDCE                                         r  display/clock_divide_reg[4]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.199    -0.400    
    SLICE_X63Y23         FDCE (Hold_fdce_C_D)         0.105    -0.295    display/clock_divide_reg[4]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.582    -0.599    display/tile_clock
    SLICE_X63Y24         FDCE                                         r  display/clock_divide_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  display/clock_divide_reg[8]/Q
                         net (fo=1, routed)           0.105    -0.353    display/clock_divide_reg_n_0_[8]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.238 r  display/clock_divide_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.238    display/clock_divide_reg[8]_i_1_n_7
    SLICE_X63Y24         FDCE                                         r  display/clock_divide_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.850    -0.840    display/tile_clock
    SLICE_X63Y24         FDCE                                         r  display/clock_divide_reg[8]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.199    -0.401    
    SLICE_X63Y24         FDCE (Hold_fdce_C_D)         0.105    -0.296    display/clock_divide_reg[8]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.585    -0.596    display/tile_clock
    SLICE_X63Y22         FDCE                                         r  display/clock_divide_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  display/clock_divide_reg[2]/Q
                         net (fo=1, routed)           0.109    -0.346    display/clock_divide_reg_n_0_[2]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.235 r  display/clock_divide_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.235    display/clock_divide_reg[0]_i_1_n_5
    SLICE_X63Y22         FDCE                                         r  display/clock_divide_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.853    -0.837    display/tile_clock
    SLICE_X63Y22         FDCE                                         r  display/clock_divide_reg[2]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.199    -0.398    
    SLICE_X63Y22         FDCE (Hold_fdce_C_D)         0.105    -0.293    display/clock_divide_reg[2]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.582    -0.599    display/tile_clock
    SLICE_X63Y24         FDCE                                         r  display/clock_divide_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  display/clock_divide_reg[10]/Q
                         net (fo=1, routed)           0.109    -0.349    display/clock_divide_reg_n_0_[10]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.238 r  display/clock_divide_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.238    display/clock_divide_reg[8]_i_1_n_5
    SLICE_X63Y24         FDCE                                         r  display/clock_divide_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.850    -0.840    display/tile_clock
    SLICE_X63Y24         FDCE                                         r  display/clock_divide_reg[10]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.199    -0.401    
    SLICE_X63Y24         FDCE (Hold_fdce_C_D)         0.105    -0.296    display/clock_divide_reg[10]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.582    -0.599    display/tile_clock
    SLICE_X63Y25         FDCE                                         r  display/clock_divide_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  display/clock_divide_reg[14]/Q
                         net (fo=1, routed)           0.109    -0.349    display/clock_divide_reg_n_0_[14]
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.238 r  display/clock_divide_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.238    display/clock_divide_reg[12]_i_1_n_5
    SLICE_X63Y25         FDCE                                         r  display/clock_divide_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.850    -0.840    display/tile_clock
    SLICE_X63Y25         FDCE                                         r  display/clock_divide_reg[14]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.199    -0.401    
    SLICE_X63Y25         FDCE (Hold_fdce_C_D)         0.105    -0.296    display/clock_divide_reg[14]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 display/clock_divide_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            display/clock_divide_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.583    -0.598    display/tile_clock
    SLICE_X63Y23         FDCE                                         r  display/clock_divide_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  display/clock_divide_reg[6]/Q
                         net (fo=1, routed)           0.109    -0.348    display/clock_divide_reg_n_0_[6]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.237 r  display/clock_divide_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.237    display/clock_divide_reg[4]_i_1_n_5
    SLICE_X63Y23         FDCE                                         r  display/clock_divide_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.851    -0.839    display/tile_clock
    SLICE_X63Y23         FDCE                                         r  display/clock_divide_reg[6]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.199    -0.400    
    SLICE_X63Y23         FDCE (Hold_fdce_C_D)         0.105    -0.295    display/clock_divide_reg[6]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.058    





---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock
  To Clock:  tile_clock_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.832ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/part/hs/sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.666ns  (logic 0.746ns (27.979%)  route 1.920ns (72.021%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 52.317 - 53.872 ) 
    Source Clock Delay      (SCD):    2.322ns = ( 49.461 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    46.863    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    47.015 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588    47.602    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    47.900 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.560    49.461    graphics/hd/pixel_clock01_out
    SLICE_X39Y36         FDCE                                         r  graphics/hd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDCE (Prop_fdce_C_Q)         0.419    49.880 r  graphics/hd/h_count_reg[5]/Q
                         net (fo=6, routed)           1.324    51.204    graphics/hd/sen_h_count[1]_15[5]
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.327    51.531 r  graphics/hd/sync[0][1]_i_1/O
                         net (fo=1, routed)           0.596    52.127    food/part/hs/h_count[1]
    SLICE_X38Y35         FDRE                                         r  food/part/hs/sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.440    52.317    food/part/hs/tile_clock
    SLICE_X38Y35         FDRE                                         r  food/part/hs/sync_reg[0][1]/C
                         clock pessimism              0.398    52.715    
                         clock uncertainty           -0.307    52.408    
    SLICE_X38Y35         FDRE (Setup_fdre_C_D)       -0.234    52.174    food/part/hs/sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                         52.174    
                         arrival time                         -52.127    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/part/vs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        1.917ns  (logic 0.606ns (31.618%)  route 1.311ns (68.382%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 52.317 - 53.872 ) 
    Source Clock Delay      (SCD):    2.319ns = ( 49.458 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    46.863    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    47.015 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588    47.602    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    47.900 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.557    49.458    graphics/hd/pixel_clock01_out
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.456    49.914 r  graphics/hd/v_count_reg[4]/Q
                         net (fo=6, routed)           0.787    50.700    graphics/hd/sen_v_count[1]_11[4]
    SLICE_X40Y34         LUT3 (Prop_lut3_I0_O)        0.150    50.850 r  graphics/hd/sync[0][0]_i_1__0/O
                         net (fo=1, routed)           0.524    51.374    food/part/vs/v_count[0]
    SLICE_X41Y33         FDRE                                         r  food/part/vs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.440    52.317    food/part/vs/tile_clock
    SLICE_X41Y33         FDRE                                         r  food/part/vs/sync_reg[0][0]/C
                         clock pessimism              0.398    52.715    
                         clock uncertainty           -0.307    52.408    
    SLICE_X41Y33         FDRE (Setup_fdre_C_D)       -0.269    52.139    food/part/vs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         52.139    
                         arrival time                         -51.374    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 graphics/hd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/FSM_sequential_nstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.196ns  (logic 0.704ns (32.057%)  route 1.492ns (67.943%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -3.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 52.311 - 53.872 ) 
    Source Clock Delay      (SCD):    2.327ns = ( 49.466 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    46.863    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    47.015 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588    47.602    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    47.900 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.565    49.466    graphics/hd/pixel_clock01_out
    SLICE_X36Y43         FDRE                                         r  graphics/hd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456    49.922 r  graphics/hd/v_sync_reg/Q
                         net (fo=2, routed)           0.318    50.240    graphics/hd/sen_v_sync[1]_13
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.124    50.364 r  graphics/hd/v_sync_BUFG_inst_i_1/O
                         net (fo=4, routed)           1.174    51.538    graphics/hd/v_sync
    SLICE_X39Y19         LUT2 (Prop_lut2_I0_O)        0.124    51.662 r  graphics/hd/FSM_sequential_nstate[0]_i_1/O
                         net (fo=1, routed)           0.000    51.662    snek/FSM_sequential_nstate_reg[0]_0[0]
    SLICE_X39Y19         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.434    52.311    snek/tile_clock
    SLICE_X39Y19         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/C
                         clock pessimism              0.398    52.709    
                         clock uncertainty           -0.307    52.402    
    SLICE_X39Y19         FDRE (Setup_fdre_C_D)        0.029    52.431    snek/FSM_sequential_nstate_reg[0]
  -------------------------------------------------------------------
                         required time                         52.431    
                         arrival time                         -51.662    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 graphics/hd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        2.184ns  (logic 0.704ns (32.228%)  route 1.480ns (67.772%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -3.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 52.311 - 53.872 ) 
    Source Clock Delay      (SCD):    2.327ns = ( 49.466 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    46.863    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    47.015 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588    47.602    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    47.900 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.565    49.466    graphics/hd/pixel_clock01_out
    SLICE_X36Y43         FDRE                                         r  graphics/hd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456    49.922 r  graphics/hd/v_sync_reg/Q
                         net (fo=2, routed)           0.318    50.240    graphics/hd/sen_v_sync[1]_13
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.124    50.364 r  graphics/hd/v_sync_BUFG_inst_i_1/O
                         net (fo=4, routed)           1.162    51.526    snek/v_sync
    SLICE_X39Y19         LUT5 (Prop_lut5_I0_O)        0.124    51.650 r  snek/found_hit_i_1/O
                         net (fo=1, routed)           0.000    51.650    snek/found_hit_i_1_n_0
    SLICE_X39Y19         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.434    52.311    snek/tile_clock
    SLICE_X39Y19         FDRE                                         r  snek/found_hit_reg/C
                         clock pessimism              0.398    52.709    
                         clock uncertainty           -0.307    52.402    
    SLICE_X39Y19         FDRE (Setup_fdre_C_D)        0.031    52.433    snek/found_hit_reg
  -------------------------------------------------------------------
                         required time                         52.433    
                         arrival time                         -51.650    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/part/hs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        1.735ns  (logic 0.580ns (33.436%)  route 1.155ns (66.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 52.316 - 53.872 ) 
    Source Clock Delay      (SCD):    2.323ns = ( 49.462 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    46.863    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    47.015 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588    47.602    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    47.900 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561    49.462    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.456    49.918 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=6, routed)           1.155    51.072    graphics/hd/sen_h_count[1]_15[6]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.124    51.196 r  graphics/hd/sync[0][2]_i_1/O
                         net (fo=1, routed)           0.000    51.196    food/part/hs/h_count[2]
    SLICE_X39Y34         FDRE                                         r  food/part/hs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.439    52.316    food/part/hs/tile_clock
    SLICE_X39Y34         FDRE                                         r  food/part/hs/sync_reg[0][2]/C
                         clock pessimism              0.398    52.714    
                         clock uncertainty           -0.307    52.407    
    SLICE_X39Y34         FDRE (Setup_fdre_C_D)        0.031    52.438    food/part/hs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         52.438    
                         arrival time                         -51.196    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.290ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        1.690ns  (logic 0.580ns (34.314%)  route 1.110ns (65.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 52.319 - 53.872 ) 
    Source Clock Delay      (SCD):    2.320ns = ( 49.459 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    46.863    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    47.015 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588    47.602    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    47.900 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.558    49.459    graphics/hd/pixel_clock01_out
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDCE (Prop_fdce_C_Q)         0.456    49.915 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=4, routed)           1.110    51.025    graphics/hd/sen_v_count[1]_11[9]
    SLICE_X44Y34         LUT3 (Prop_lut3_I0_O)        0.124    51.149 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=1, routed)           0.000    51.149    food/part/vs/v_count[5]
    SLICE_X44Y34         FDRE                                         r  food/part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.442    52.319    food/part/vs/tile_clock
    SLICE_X44Y34         FDRE                                         r  food/part/vs/sync_reg[0][5]/C
                         clock pessimism              0.398    52.717    
                         clock uncertainty           -0.307    52.410    
    SLICE_X44Y34         FDRE (Setup_fdre_C_D)        0.029    52.439    food/part/vs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         52.439    
                         arrival time                         -51.149    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.298ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        1.722ns  (logic 0.608ns (35.306%)  route 1.114ns (64.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 52.316 - 53.872 ) 
    Source Clock Delay      (SCD):    2.323ns = ( 49.462 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    46.863    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    47.015 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588    47.602    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    47.900 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561    49.462    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.456    49.918 r  graphics/hd/h_count_reg[7]/Q
                         net (fo=5, routed)           1.114    51.032    graphics/hd/sen_h_count[1]_15[7]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.152    51.184 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=1, routed)           0.000    51.184    food/part/hs/h_count[3]
    SLICE_X39Y34         FDRE                                         r  food/part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.439    52.316    food/part/hs/tile_clock
    SLICE_X39Y34         FDRE                                         r  food/part/hs/sync_reg[0][3]/C
                         clock pessimism              0.398    52.714    
                         clock uncertainty           -0.307    52.407    
    SLICE_X39Y34         FDRE (Setup_fdre_C_D)        0.075    52.482    food/part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         52.482    
                         arrival time                         -51.184    
  -------------------------------------------------------------------
                         slack                                  1.298    

Slack (MET) :             1.416ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        1.563ns  (logic 0.716ns (45.801%)  route 0.847ns (54.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 52.319 - 53.872 ) 
    Source Clock Delay      (SCD):    2.323ns = ( 49.462 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    46.863    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    47.015 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588    47.602    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    47.900 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561    49.462    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419    49.881 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.847    50.728    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X40Y36         LUT3 (Prop_lut3_I0_O)        0.297    51.025 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=1, routed)           0.000    51.025    food/part/hs/h_count[4]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.442    52.319    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.717    
                         clock uncertainty           -0.307    52.410    
    SLICE_X40Y36         FDRE (Setup_fdre_C_D)        0.031    52.441    food/part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.441    
                         arrival time                         -51.025    
  -------------------------------------------------------------------
                         slack                                  1.416    

Slack (MET) :             1.451ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/part/vs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        1.575ns  (logic 0.606ns (38.466%)  route 0.969ns (61.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 52.319 - 53.872 ) 
    Source Clock Delay      (SCD):    2.320ns = ( 49.459 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    46.863    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    47.015 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588    47.602    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    47.900 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.558    49.459    graphics/hd/pixel_clock01_out
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDCE (Prop_fdce_C_Q)         0.456    49.915 r  graphics/hd/v_count_reg[10]/Q
                         net (fo=5, routed)           0.969    50.884    graphics/hd/sen_v_count[1]_11[10]
    SLICE_X44Y34         LUT3 (Prop_lut3_I0_O)        0.150    51.034 r  graphics/hd/sync[0][6]_i_1__0/O
                         net (fo=1, routed)           0.000    51.034    food/part/vs/v_count[6]
    SLICE_X44Y34         FDRE                                         r  food/part/vs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.442    52.319    food/part/vs/tile_clock
    SLICE_X44Y34         FDRE                                         r  food/part/vs/sync_reg[0][6]/C
                         clock pessimism              0.398    52.717    
                         clock uncertainty           -0.307    52.410    
    SLICE_X44Y34         FDRE (Setup_fdre_C_D)        0.075    52.485    food/part/vs/sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         52.485    
                         arrival time                         -51.034    
  -------------------------------------------------------------------
                         slack                                  1.451    

Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/part/hs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock rise@47.138ns)
  Data Path Delay:        1.568ns  (logic 0.741ns (47.263%)  route 0.827ns (52.737%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 52.319 - 53.872 ) 
    Source Clock Delay      (SCD):    2.323ns = ( 49.462 - 47.138 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                     47.138    47.138 r  
    W5                                                0.000    47.138 r  clk (IN)
                         net (fo=0)                   0.000    47.138    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    48.596 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    49.830    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    42.869 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    44.530    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    44.626 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    46.863    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    47.015 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588    47.602    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    47.900 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561    49.462    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419    49.881 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.827    50.707    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X40Y36         LUT3 (Prop_lut3_I0_O)        0.322    51.029 r  graphics/hd/sync[0][5]_i_1/O
                         net (fo=1, routed)           0.000    51.029    food/part/hs/h_count[5]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.442    52.319    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][5]/C
                         clock pessimism              0.398    52.717    
                         clock uncertainty           -0.307    52.410    
    SLICE_X40Y36         FDRE (Setup_fdre_C_D)        0.075    52.485    food/part/hs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         52.485    
                         arrival time                         -51.029    
  -------------------------------------------------------------------
                         slack                                  1.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/part/vs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.189ns (45.495%)  route 0.226ns (54.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.044    -0.341 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.219    -0.123    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    -0.035 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.559     0.524    graphics/hd/pixel_clock01_out
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDCE (Prop_fdce_C_Q)         0.141     0.665 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=6, routed)           0.226     0.891    graphics/hd/sen_v_count[1]_11[11]
    SLICE_X40Y36         LUT3 (Prop_lut3_I0_O)        0.048     0.939 r  graphics/hd/sync[0][7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.939    food/part/vs/v_count[7]
    SLICE_X40Y36         FDRE                                         r  food/part/vs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/vs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/vs/sync_reg[0][7]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.307     0.000    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.107     0.107    food/part/vs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/part/vs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.189ns (40.364%)  route 0.279ns (59.636%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.523ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.044    -0.341 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.219    -0.123    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    -0.035 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.558     0.523    graphics/hd/pixel_clock01_out
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.141     0.664 r  graphics/hd/v_count_reg[6]/Q
                         net (fo=6, routed)           0.279     0.943    graphics/hd/sen_v_count[1]_11[6]
    SLICE_X42Y33         LUT3 (Prop_lut3_I0_O)        0.048     0.991 r  graphics/hd/sync[0][2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.991    food/part/vs/v_count[2]
    SLICE_X42Y33         FDRE                                         r  food/part/vs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.826    -0.864    food/part/vs/tile_clock
    SLICE_X42Y33         FDRE                                         r  food/part/vs/sync_reg[0][2]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.307    -0.002    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.131     0.129    food/part/vs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/part/hs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.094%)  route 0.246ns (56.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.044    -0.341 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.219    -0.123    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    -0.035 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.559     0.524    graphics/hd/pixel_clock01_out
    SLICE_X39Y36         FDCE                                         r  graphics/hd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDCE (Prop_fdce_C_Q)         0.141     0.665 r  graphics/hd/h_count_reg[4]/Q
                         net (fo=6, routed)           0.246     0.910    graphics/hd/sen_h_count[1]_15[4]
    SLICE_X40Y36         LUT3 (Prop_lut3_I0_O)        0.045     0.955 r  graphics/hd/sync[0][0]_i_1/O
                         net (fo=1, routed)           0.000     0.955    food/part/hs/h_count[0]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.307     0.000    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.091     0.091    food/part/hs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/part/vs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.959%)  route 0.291ns (61.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.523ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.044    -0.341 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.219    -0.123    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    -0.035 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.558     0.523    graphics/hd/pixel_clock01_out
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.141     0.664 r  graphics/hd/v_count_reg[7]/Q
                         net (fo=4, routed)           0.291     0.955    graphics/hd/sen_v_count[1]_11[7]
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.045     1.000 r  graphics/hd/sync[0][3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.000    food/part/vs/v_count[3]
    SLICE_X42Y34         FDRE                                         r  food/part/vs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.827    -0.863    food/part/vs/tile_clock
    SLICE_X42Y34         FDRE                                         r  food/part/vs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.307    -0.001    
    SLICE_X42Y34         FDRE (Hold_fdre_C_D)         0.120     0.119    food/part/vs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.902ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/part/vs/sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.379%)  route 0.312ns (62.621%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.523ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.044    -0.341 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.219    -0.123    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    -0.035 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.558     0.523    graphics/hd/pixel_clock01_out
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.141     0.664 r  graphics/hd/v_count_reg[5]/Q
                         net (fo=6, routed)           0.312     0.975    graphics/hd/sen_v_count[1]_11[5]
    SLICE_X42Y33         LUT3 (Prop_lut3_I0_O)        0.045     1.020 r  graphics/hd/sync[0][1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.020    food/part/vs/v_count[1]
    SLICE_X42Y33         FDRE                                         r  food/part/vs/sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.826    -0.864    food/part/vs/tile_clock
    SLICE_X42Y33         FDRE                                         r  food/part/vs/sync_reg[0][1]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.307    -0.002    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.120     0.118    food/part/vs/sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.914ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.233ns (46.960%)  route 0.263ns (53.040%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.525ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.044    -0.341 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.219    -0.123    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    -0.035 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.560     0.525    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.128     0.653 r  graphics/hd/h_count_reg[11]/Q
                         net (fo=7, routed)           0.263     0.916    graphics/hd/sen_h_count[1]_15[11]
    SLICE_X40Y36         LUT3 (Prop_lut3_I0_O)        0.105     1.021 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=1, routed)           0.000     1.021    food/part/hs/h_count[7]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][7]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.307     0.000    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.107     0.107    food/part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.930ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/part/vs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.185ns (34.487%)  route 0.351ns (65.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.044    -0.341 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.219    -0.123    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    -0.035 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.559     0.524    graphics/hd/pixel_clock01_out
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDCE (Prop_fdce_C_Q)         0.141     0.665 r  graphics/hd/v_count_reg[8]/Q
                         net (fo=4, routed)           0.351     1.016    graphics/hd/sen_v_count[1]_11[8]
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.044     1.060 r  graphics/hd/sync[0][4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.060    food/part/vs/v_count[4]
    SLICE_X42Y34         FDRE                                         r  food/part/vs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.827    -0.863    food/part/vs/tile_clock
    SLICE_X42Y34         FDRE                                         r  food/part/vs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.307    -0.001    
    SLICE_X42Y34         FDRE (Hold_fdre_C_D)         0.131     0.130    food/part/vs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.745%)  route 0.320ns (63.255%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.525ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.044    -0.341 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.219    -0.123    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    -0.035 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.560     0.525    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.141     0.666 r  graphics/hd/h_count_reg[10]/Q
                         net (fo=5, routed)           0.320     0.986    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X40Y36         LUT3 (Prop_lut3_I0_O)        0.045     1.031 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=1, routed)           0.000     1.031    food/part/hs/h_count[6]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][6]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.307     0.000    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.092     0.092    food/part/hs/sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/part/hs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.226ns (43.143%)  route 0.298ns (56.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.525ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.044    -0.341 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.219    -0.123    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    -0.035 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.560     0.525    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.128     0.653 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.298     0.951    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X40Y36         LUT3 (Prop_lut3_I0_O)        0.098     1.049 r  graphics/hd/sync[0][5]_i_1/O
                         net (fo=1, routed)           0.000     1.049    food/part/hs/h_count[5]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][5]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.307     0.000    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.107     0.107    food/part/hs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 graphics/hd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            snek/FSM_sequential_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.231ns (44.736%)  route 0.285ns (55.264%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.044    -0.341 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.219    -0.123    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    -0.035 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.563     0.528    graphics/hd/pixel_clock01_out
    SLICE_X36Y43         FDRE                                         r  graphics/hd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     0.669 f  graphics/hd/v_sync_reg/Q
                         net (fo=2, routed)           0.130     0.799    graphics/hd/sen_v_sync[1]_13
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.045     0.844 f  graphics/hd/v_sync_BUFG_inst_i_1/O
                         net (fo=4, routed)           0.155     0.999    snek/v_sync
    SLICE_X39Y43         LUT5 (Prop_lut5_I0_O)        0.045     1.044 r  snek/FSM_sequential_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.044    snek/nstate__0[1]
    SLICE_X39Y43         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.832    -0.858    snek/tile_clock
    SLICE_X39Y43         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.307     0.004    
    SLICE_X39Y43         FDRE (Hold_fdre_C_D)         0.092     0.096    snek/FSM_sequential_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.948    





---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock
  To Clock:  tile_clock_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        6.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.669ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.994ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            food/part/hs/sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        2.894ns  (logic 0.606ns (20.943%)  route 2.288ns (79.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 52.317 - 53.872 ) 
    Source Clock Delay      (SCD):    1.857ns = ( 42.261 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.022 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580    40.602    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.698 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.562    42.261    graphics/sd/pixel_clock0
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.456    42.717 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=17, routed)          1.692    44.408    graphics/hd/sync_reg[0][7][1]
    SLICE_X40Y35         LUT3 (Prop_lut3_I2_O)        0.150    44.558 r  graphics/hd/sync[0][1]_i_1/O
                         net (fo=1, routed)           0.596    45.154    food/part/hs/h_count[1]
    SLICE_X38Y35         FDRE                                         r  food/part/hs/sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.440    52.317    food/part/hs/tile_clock
    SLICE_X38Y35         FDRE                                         r  food/part/hs/sync_reg[0][1]/C
                         clock pessimism              0.398    52.715    
                         clock uncertainty           -0.333    52.382    
    SLICE_X38Y35         FDRE (Setup_fdre_C_D)       -0.234    52.148    food/part/hs/sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                         52.148    
                         arrival time                         -45.154    
  -------------------------------------------------------------------
                         slack                                  6.994    

Slack (MET) :             7.451ns  (required time - arrival time)
  Source:                 graphics/sd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/FSM_sequential_nstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        2.692ns  (logic 0.704ns (26.155%)  route 1.988ns (73.845%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 52.311 - 53.872 ) 
    Source Clock Delay      (SCD):    1.859ns = ( 42.263 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.022 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580    40.602    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.698 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.564    42.263    graphics/sd/pixel_clock0
    SLICE_X36Y42         FDRE                                         r  graphics/sd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456    42.719 r  graphics/sd/v_sync_reg/Q
                         net (fo=2, routed)           0.814    43.533    graphics/hd/sen_v_sync[0]_12
    SLICE_X36Y42         LUT3 (Prop_lut3_I2_O)        0.124    43.657 r  graphics/hd/v_sync_BUFG_inst_i_1/O
                         net (fo=4, routed)           1.174    44.831    graphics/hd/v_sync
    SLICE_X39Y19         LUT2 (Prop_lut2_I0_O)        0.124    44.955 r  graphics/hd/FSM_sequential_nstate[0]_i_1/O
                         net (fo=1, routed)           0.000    44.955    snek/FSM_sequential_nstate_reg[0]_0[0]
    SLICE_X39Y19         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.434    52.311    snek/tile_clock
    SLICE_X39Y19         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/C
                         clock pessimism              0.398    52.709    
                         clock uncertainty           -0.333    52.376    
    SLICE_X39Y19         FDRE (Setup_fdre_C_D)        0.029    52.405    snek/FSM_sequential_nstate_reg[0]
  -------------------------------------------------------------------
                         required time                         52.405    
                         arrival time                         -44.955    
  -------------------------------------------------------------------
                         slack                                  7.451    

Slack (MET) :             7.464ns  (required time - arrival time)
  Source:                 graphics/sd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        2.680ns  (logic 0.704ns (26.268%)  route 1.976ns (73.732%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 52.311 - 53.872 ) 
    Source Clock Delay      (SCD):    1.859ns = ( 42.263 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.022 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580    40.602    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.698 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.564    42.263    graphics/sd/pixel_clock0
    SLICE_X36Y42         FDRE                                         r  graphics/sd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456    42.719 r  graphics/sd/v_sync_reg/Q
                         net (fo=2, routed)           0.814    43.533    graphics/hd/sen_v_sync[0]_12
    SLICE_X36Y42         LUT3 (Prop_lut3_I2_O)        0.124    43.657 r  graphics/hd/v_sync_BUFG_inst_i_1/O
                         net (fo=4, routed)           1.162    44.819    snek/v_sync
    SLICE_X39Y19         LUT5 (Prop_lut5_I0_O)        0.124    44.943 r  snek/found_hit_i_1/O
                         net (fo=1, routed)           0.000    44.943    snek/found_hit_i_1_n_0
    SLICE_X39Y19         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.434    52.311    snek/tile_clock
    SLICE_X39Y19         FDRE                                         r  snek/found_hit_reg/C
                         clock pessimism              0.398    52.709    
                         clock uncertainty           -0.333    52.376    
    SLICE_X39Y19         FDRE (Setup_fdre_C_D)        0.031    52.407    snek/found_hit_reg
  -------------------------------------------------------------------
                         required time                         52.407    
                         arrival time                         -44.943    
  -------------------------------------------------------------------
                         slack                                  7.464    

Slack (MET) :             7.723ns  (required time - arrival time)
  Source:                 graphics/sd/v_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            food/part/vs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        2.130ns  (logic 0.608ns (28.548%)  route 1.522ns (71.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 52.317 - 53.872 ) 
    Source Clock Delay      (SCD):    1.857ns = ( 42.261 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.022 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580    40.602    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.698 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.562    42.261    graphics/sd/pixel_clock0
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDCE (Prop_fdce_C_Q)         0.456    42.717 r  graphics/sd/v_count_reg[4]/Q
                         net (fo=5, routed)           0.998    43.715    graphics/hd/sen_v_count[0]_10[0]
    SLICE_X40Y34         LUT3 (Prop_lut3_I2_O)        0.152    43.867 r  graphics/hd/sync[0][0]_i_1__0/O
                         net (fo=1, routed)           0.524    44.391    food/part/vs/v_count[0]
    SLICE_X41Y33         FDRE                                         r  food/part/vs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.440    52.317    food/part/vs/tile_clock
    SLICE_X41Y33         FDRE                                         r  food/part/vs/sync_reg[0][0]/C
                         clock pessimism              0.398    52.715    
                         clock uncertainty           -0.333    52.382    
    SLICE_X41Y33         FDRE (Setup_fdre_C_D)       -0.269    52.113    food/part/vs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         52.113    
                         arrival time                         -44.391    
  -------------------------------------------------------------------
                         slack                                  7.723    

Slack (MET) :             8.109ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            food/part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        2.086ns  (logic 0.637ns (30.533%)  route 1.449ns (69.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 52.316 - 53.872 ) 
    Source Clock Delay      (SCD):    1.857ns = ( 42.261 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.022 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580    40.602    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.698 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.562    42.261    graphics/sd/pixel_clock0
    SLICE_X42Y37         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDCE (Prop_fdce_C_Q)         0.518    42.779 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          1.449    44.228    graphics/hd/sync_reg[0][7][3]
    SLICE_X39Y34         LUT3 (Prop_lut3_I2_O)        0.119    44.347 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=1, routed)           0.000    44.347    food/part/hs/h_count[3]
    SLICE_X39Y34         FDRE                                         r  food/part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.439    52.316    food/part/hs/tile_clock
    SLICE_X39Y34         FDRE                                         r  food/part/hs/sync_reg[0][3]/C
                         clock pessimism              0.398    52.714    
                         clock uncertainty           -0.333    52.381    
    SLICE_X39Y34         FDRE (Setup_fdre_C_D)        0.075    52.456    food/part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         52.456    
                         arrival time                         -44.347    
  -------------------------------------------------------------------
                         slack                                  8.109    

Slack (MET) :             8.208ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            food/part/hs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        1.943ns  (logic 0.580ns (29.846%)  route 1.363ns (70.154%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 52.316 - 53.872 ) 
    Source Clock Delay      (SCD):    1.857ns = ( 42.261 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.022 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580    40.602    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.698 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.562    42.261    graphics/sd/pixel_clock0
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.456    42.717 r  graphics/sd/h_count_reg[6]/Q
                         net (fo=17, routed)          1.363    44.080    graphics/hd/sync_reg[0][7][2]
    SLICE_X39Y34         LUT3 (Prop_lut3_I2_O)        0.124    44.204 r  graphics/hd/sync[0][2]_i_1/O
                         net (fo=1, routed)           0.000    44.204    food/part/hs/h_count[2]
    SLICE_X39Y34         FDRE                                         r  food/part/hs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.439    52.316    food/part/hs/tile_clock
    SLICE_X39Y34         FDRE                                         r  food/part/hs/sync_reg[0][2]/C
                         clock pessimism              0.398    52.714    
                         clock uncertainty           -0.333    52.381    
    SLICE_X39Y34         FDRE (Setup_fdre_C_D)        0.031    52.412    food/part/hs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         52.412    
                         arrival time                         -44.204    
  -------------------------------------------------------------------
                         slack                                  8.208    

Slack (MET) :             8.212ns  (required time - arrival time)
  Source:                 graphics/sd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            snek/FSM_sequential_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        1.943ns  (logic 0.704ns (36.233%)  route 1.239ns (63.767%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -3.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 52.322 - 53.872 ) 
    Source Clock Delay      (SCD):    1.859ns = ( 42.263 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.022 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580    40.602    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.698 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.564    42.263    graphics/sd/pixel_clock0
    SLICE_X36Y42         FDRE                                         r  graphics/sd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456    42.719 f  graphics/sd/v_sync_reg/Q
                         net (fo=2, routed)           0.814    43.533    graphics/hd/sen_v_sync[0]_12
    SLICE_X36Y42         LUT3 (Prop_lut3_I2_O)        0.124    43.657 f  graphics/hd/v_sync_BUFG_inst_i_1/O
                         net (fo=4, routed)           0.425    44.082    snek/v_sync
    SLICE_X39Y43         LUT5 (Prop_lut5_I0_O)        0.124    44.206 r  snek/FSM_sequential_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000    44.206    snek/nstate__0[1]
    SLICE_X39Y43         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.445    52.322    snek/tile_clock
    SLICE_X39Y43         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C
                         clock pessimism              0.398    52.720    
                         clock uncertainty           -0.333    52.387    
    SLICE_X39Y43         FDRE (Setup_fdre_C_D)        0.031    52.418    snek/FSM_sequential_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         52.418    
                         arrival time                         -44.206    
  -------------------------------------------------------------------
                         slack                                  8.212    

Slack (MET) :             8.426ns  (required time - arrival time)
  Source:                 graphics/sd/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            food/part/vs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        1.813ns  (logic 0.606ns (33.427%)  route 1.207ns (66.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 52.317 - 53.872 ) 
    Source Clock Delay      (SCD):    1.857ns = ( 42.261 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.022 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580    40.602    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.698 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.562    42.261    graphics/sd/pixel_clock0
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDCE (Prop_fdce_C_Q)         0.456    42.717 r  graphics/sd/v_count_reg[6]/Q
                         net (fo=5, routed)           1.207    43.924    graphics/hd/sen_v_count[0]_10[2]
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.150    44.074 r  graphics/hd/sync[0][2]_i_1__0/O
                         net (fo=1, routed)           0.000    44.074    food/part/vs/v_count[2]
    SLICE_X42Y33         FDRE                                         r  food/part/vs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.440    52.317    food/part/vs/tile_clock
    SLICE_X42Y33         FDRE                                         r  food/part/vs/sync_reg[0][2]/C
                         clock pessimism              0.398    52.715    
                         clock uncertainty           -0.333    52.382    
    SLICE_X42Y33         FDRE (Setup_fdre_C_D)        0.118    52.500    food/part/vs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         52.500    
                         arrival time                         -44.074    
  -------------------------------------------------------------------
                         slack                                  8.426    

Slack (MET) :             8.441ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            food/part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        1.756ns  (logic 0.609ns (34.688%)  route 1.147ns (65.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 52.319 - 53.872 ) 
    Source Clock Delay      (SCD):    1.859ns = ( 42.263 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.022 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580    40.602    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.698 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.564    42.263    graphics/sd/pixel_clock0
    SLICE_X44Y38         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDCE (Prop_fdce_C_Q)         0.456    42.719 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=6, routed)           1.147    43.866    graphics/hd/sync_reg[0][7][7]
    SLICE_X40Y36         LUT3 (Prop_lut3_I2_O)        0.153    44.019 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=1, routed)           0.000    44.019    food/part/hs/h_count[7]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.442    52.319    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][7]/C
                         clock pessimism              0.398    52.717    
                         clock uncertainty           -0.333    52.384    
    SLICE_X40Y36         FDRE (Setup_fdre_C_D)        0.075    52.459    food/part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         52.459    
                         arrival time                         -44.019    
  -------------------------------------------------------------------
                         slack                                  8.441    

Slack (MET) :             8.454ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            food/part/hs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        1.743ns  (logic 0.608ns (34.892%)  route 1.135ns (65.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 52.319 - 53.872 ) 
    Source Clock Delay      (SCD):    1.859ns = ( 42.263 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.022 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580    40.602    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.698 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.564    42.263    graphics/sd/pixel_clock0
    SLICE_X44Y38         FDCE                                         r  graphics/sd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDCE (Prop_fdce_C_Q)         0.456    42.719 r  graphics/sd/h_count_reg[9]/Q
                         net (fo=7, routed)           1.135    43.853    graphics/hd/sync_reg[0][7][5]
    SLICE_X40Y36         LUT3 (Prop_lut3_I2_O)        0.152    44.005 r  graphics/hd/sync[0][5]_i_1/O
                         net (fo=1, routed)           0.000    44.005    food/part/hs/h_count[5]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.442    52.319    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][5]/C
                         clock pessimism              0.398    52.717    
                         clock uncertainty           -0.333    52.384    
    SLICE_X40Y36         FDRE (Setup_fdre_C_D)        0.075    52.459    food/part/hs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         52.459    
                         arrival time                         -44.005    
  -------------------------------------------------------------------
                         slack                                  8.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            food/part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.898%)  route 0.228ns (55.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.560     0.373    graphics/sd/pixel_clock0
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.141     0.514 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.228     0.742    graphics/hd/sync_reg[0][7][4]
    SLICE_X40Y36         LUT3 (Prop_lut3_I2_O)        0.045     0.787 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=1, routed)           0.000     0.787    food/part/hs/h_count[4]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.333     0.026    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.092     0.118    food/part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            food/part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.186ns (41.058%)  route 0.267ns (58.942%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.374ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.561     0.374    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.141     0.515 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=6, routed)           0.267     0.782    graphics/hd/sync_reg[0][7][6]
    SLICE_X40Y36         LUT3 (Prop_lut3_I2_O)        0.045     0.827 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=1, routed)           0.000     0.827    food/part/hs/h_count[6]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][6]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.333     0.026    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.092     0.118    food/part/hs/sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            food/part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.453%)  route 0.285ns (60.547%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.374ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.561     0.374    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.141     0.515 r  graphics/sd/v_count_reg[9]/Q
                         net (fo=3, routed)           0.285     0.801    graphics/hd/sen_v_count[0]_10[5]
    SLICE_X44Y34         LUT3 (Prop_lut3_I2_O)        0.045     0.846 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.846    food/part/vs/v_count[5]
    SLICE_X44Y34         FDRE                                         r  food/part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/vs/tile_clock
    SLICE_X44Y34         FDRE                                         r  food/part/vs/sync_reg[0][5]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.333     0.026    
    SLICE_X44Y34         FDRE (Hold_fdre_C_D)         0.091     0.117    food/part/vs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            food/part/hs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.372%)  route 0.299ns (61.628%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.560     0.373    graphics/sd/pixel_clock0
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.141     0.514 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           0.299     0.813    graphics/hd/sync_reg[0][7][0]
    SLICE_X40Y36         LUT3 (Prop_lut3_I2_O)        0.045     0.858 r  graphics/hd/sync[0][0]_i_1/O
                         net (fo=1, routed)           0.000     0.858    food/part/hs/h_count[0]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.333     0.026    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.091     0.117    food/part/hs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            food/part/vs/sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.221%)  route 0.358ns (65.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.560     0.373    graphics/sd/pixel_clock0
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDCE (Prop_fdce_C_Q)         0.141     0.514 r  graphics/sd/v_count_reg[5]/Q
                         net (fo=5, routed)           0.358     0.872    graphics/hd/sen_v_count[0]_10[1]
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.045     0.917 r  graphics/hd/sync[0][1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.917    food/part/vs/v_count[1]
    SLICE_X42Y33         FDRE                                         r  food/part/vs/sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.826    -0.864    food/part/vs/tile_clock
    SLICE_X42Y33         FDRE                                         r  food/part/vs/sync_reg[0][1]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.333     0.024    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.120     0.144    food/part/vs/sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            food/part/vs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.183ns (33.168%)  route 0.369ns (66.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.374ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.561     0.374    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.141     0.515 r  graphics/sd/v_count_reg[11]/Q
                         net (fo=4, routed)           0.369     0.884    graphics/hd/sen_v_count[0]_10[7]
    SLICE_X40Y36         LUT3 (Prop_lut3_I2_O)        0.042     0.926 r  graphics/hd/sync[0][7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.926    food/part/vs/v_count[7]
    SLICE_X40Y36         FDRE                                         r  food/part/vs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/vs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/vs/sync_reg[0][7]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.333     0.026    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.107     0.133    food/part/vs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            food/part/vs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.185ns (32.644%)  route 0.382ns (67.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.374ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.561     0.374    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.141     0.515 r  graphics/sd/v_count_reg[10]/Q
                         net (fo=4, routed)           0.382     0.897    graphics/hd/sen_v_count[0]_10[6]
    SLICE_X44Y34         LUT3 (Prop_lut3_I2_O)        0.044     0.941 r  graphics/hd/sync[0][6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.941    food/part/vs/v_count[6]
    SLICE_X44Y34         FDRE                                         r  food/part/vs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/vs/tile_clock
    SLICE_X44Y34         FDRE                                         r  food/part/vs/sync_reg[0][6]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.333     0.026    
    SLICE_X44Y34         FDRE (Hold_fdre_C_D)         0.107     0.133    food/part/vs/sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            food/part/vs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.185ns (30.631%)  route 0.419ns (69.369%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.374ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.561     0.374    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.141     0.515 r  graphics/sd/v_count_reg[8]/Q
                         net (fo=5, routed)           0.419     0.934    graphics/hd/sen_v_count[0]_10[4]
    SLICE_X42Y34         LUT3 (Prop_lut3_I2_O)        0.044     0.978 r  graphics/hd/sync[0][4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.978    food/part/vs/v_count[4]
    SLICE_X42Y34         FDRE                                         r  food/part/vs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.827    -0.863    food/part/vs/tile_clock
    SLICE_X42Y34         FDRE                                         r  food/part/vs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.333     0.025    
    SLICE_X42Y34         FDRE (Hold_fdre_C_D)         0.131     0.156    food/part/vs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            food/part/vs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.186ns (31.086%)  route 0.412ns (68.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.560     0.373    graphics/sd/pixel_clock0
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDCE (Prop_fdce_C_Q)         0.141     0.514 r  graphics/sd/v_count_reg[7]/Q
                         net (fo=5, routed)           0.412     0.927    graphics/hd/sen_v_count[0]_10[3]
    SLICE_X42Y34         LUT3 (Prop_lut3_I2_O)        0.045     0.972 r  graphics/hd/sync[0][3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.972    food/part/vs/v_count[3]
    SLICE_X42Y34         FDRE                                         r  food/part/vs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.827    -0.863    food/part/vs/tile_clock
    SLICE_X42Y34         FDRE                                         r  food/part/vs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.333     0.025    
    SLICE_X42Y34         FDRE (Hold_fdre_C_D)         0.120     0.145    food/part/vs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            food/part/hs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.184ns (30.286%)  route 0.424ns (69.714%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.375ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.333ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.562     0.375    graphics/sd/pixel_clock0
    SLICE_X44Y38         FDCE                                         r  graphics/sd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDCE (Prop_fdce_C_Q)         0.141     0.516 r  graphics/sd/h_count_reg[9]/Q
                         net (fo=7, routed)           0.424     0.940    graphics/hd/sync_reg[0][7][5]
    SLICE_X40Y36         LUT3 (Prop_lut3_I2_O)        0.043     0.983 r  graphics/hd/sync[0][5]_i_1/O
                         net (fo=1, routed)           0.000     0.983    food/part/hs/h_count[5]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][5]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.333     0.026    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.107     0.133    food/part/hs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.849    





---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock_1
  To Clock:  tile_clock_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        6.781ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.832ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.781ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/part/hs/sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.666ns  (logic 0.746ns (27.979%)  route 1.920ns (72.021%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 52.317 - 53.872 ) 
    Source Clock Delay      (SCD):    2.322ns = ( 42.727 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    40.129    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    40.281 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588    40.868    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    41.166 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.560    42.727    graphics/hd/pixel_clock01_out
    SLICE_X39Y36         FDCE                                         r  graphics/hd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDCE (Prop_fdce_C_Q)         0.419    43.146 r  graphics/hd/h_count_reg[5]/Q
                         net (fo=6, routed)           1.324    44.470    graphics/hd/sen_h_count[1]_15[5]
    SLICE_X40Y35         LUT3 (Prop_lut3_I0_O)        0.327    44.797 r  graphics/hd/sync[0][1]_i_1/O
                         net (fo=1, routed)           0.596    45.393    food/part/hs/h_count[1]
    SLICE_X38Y35         FDRE                                         r  food/part/hs/sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.440    52.317    food/part/hs/tile_clock
    SLICE_X38Y35         FDRE                                         r  food/part/hs/sync_reg[0][1]/C
                         clock pessimism              0.398    52.715    
                         clock uncertainty           -0.307    52.408    
    SLICE_X38Y35         FDRE (Setup_fdre_C_D)       -0.234    52.174    food/part/hs/sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                         52.174    
                         arrival time                         -45.393    
  -------------------------------------------------------------------
                         slack                                  6.781    

Slack (MET) :             7.499ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/part/vs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        1.917ns  (logic 0.606ns (31.618%)  route 1.311ns (68.382%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 52.317 - 53.872 ) 
    Source Clock Delay      (SCD):    2.319ns = ( 42.724 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    40.129    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    40.281 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588    40.868    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    41.166 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.557    42.724    graphics/hd/pixel_clock01_out
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.456    43.180 r  graphics/hd/v_count_reg[4]/Q
                         net (fo=6, routed)           0.787    43.966    graphics/hd/sen_v_count[1]_11[4]
    SLICE_X40Y34         LUT3 (Prop_lut3_I0_O)        0.150    44.116 r  graphics/hd/sync[0][0]_i_1__0/O
                         net (fo=1, routed)           0.524    44.640    food/part/vs/v_count[0]
    SLICE_X41Y33         FDRE                                         r  food/part/vs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.440    52.317    food/part/vs/tile_clock
    SLICE_X41Y33         FDRE                                         r  food/part/vs/sync_reg[0][0]/C
                         clock pessimism              0.398    52.715    
                         clock uncertainty           -0.307    52.408    
    SLICE_X41Y33         FDRE (Setup_fdre_C_D)       -0.269    52.139    food/part/vs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         52.139    
                         arrival time                         -44.640    
  -------------------------------------------------------------------
                         slack                                  7.499    

Slack (MET) :             7.504ns  (required time - arrival time)
  Source:                 graphics/hd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/FSM_sequential_nstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.196ns  (logic 0.704ns (32.057%)  route 1.492ns (67.943%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -3.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 52.311 - 53.872 ) 
    Source Clock Delay      (SCD):    2.327ns = ( 42.732 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    40.129    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    40.281 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588    40.868    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    41.166 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.565    42.732    graphics/hd/pixel_clock01_out
    SLICE_X36Y43         FDRE                                         r  graphics/hd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456    43.188 r  graphics/hd/v_sync_reg/Q
                         net (fo=2, routed)           0.318    43.506    graphics/hd/sen_v_sync[1]_13
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.124    43.630 r  graphics/hd/v_sync_BUFG_inst_i_1/O
                         net (fo=4, routed)           1.174    44.804    graphics/hd/v_sync
    SLICE_X39Y19         LUT2 (Prop_lut2_I0_O)        0.124    44.928 r  graphics/hd/FSM_sequential_nstate[0]_i_1/O
                         net (fo=1, routed)           0.000    44.928    snek/FSM_sequential_nstate_reg[0]_0[0]
    SLICE_X39Y19         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.434    52.311    snek/tile_clock
    SLICE_X39Y19         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/C
                         clock pessimism              0.398    52.709    
                         clock uncertainty           -0.307    52.402    
    SLICE_X39Y19         FDRE (Setup_fdre_C_D)        0.029    52.431    snek/FSM_sequential_nstate_reg[0]
  -------------------------------------------------------------------
                         required time                         52.431    
                         arrival time                         -44.928    
  -------------------------------------------------------------------
                         slack                                  7.504    

Slack (MET) :             7.517ns  (required time - arrival time)
  Source:                 graphics/hd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        2.184ns  (logic 0.704ns (32.228%)  route 1.480ns (67.772%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -3.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 52.311 - 53.872 ) 
    Source Clock Delay      (SCD):    2.327ns = ( 42.732 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    40.129    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    40.281 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588    40.868    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    41.166 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.565    42.732    graphics/hd/pixel_clock01_out
    SLICE_X36Y43         FDRE                                         r  graphics/hd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456    43.188 r  graphics/hd/v_sync_reg/Q
                         net (fo=2, routed)           0.318    43.506    graphics/hd/sen_v_sync[1]_13
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.124    43.630 r  graphics/hd/v_sync_BUFG_inst_i_1/O
                         net (fo=4, routed)           1.162    44.792    snek/v_sync
    SLICE_X39Y19         LUT5 (Prop_lut5_I0_O)        0.124    44.916 r  snek/found_hit_i_1/O
                         net (fo=1, routed)           0.000    44.916    snek/found_hit_i_1_n_0
    SLICE_X39Y19         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.434    52.311    snek/tile_clock
    SLICE_X39Y19         FDRE                                         r  snek/found_hit_reg/C
                         clock pessimism              0.398    52.709    
                         clock uncertainty           -0.307    52.402    
    SLICE_X39Y19         FDRE (Setup_fdre_C_D)        0.031    52.433    snek/found_hit_reg
  -------------------------------------------------------------------
                         required time                         52.433    
                         arrival time                         -44.916    
  -------------------------------------------------------------------
                         slack                                  7.517    

Slack (MET) :             7.976ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/part/hs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        1.735ns  (logic 0.580ns (33.436%)  route 1.155ns (66.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 52.316 - 53.872 ) 
    Source Clock Delay      (SCD):    2.323ns = ( 42.728 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    40.129    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    40.281 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588    40.868    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    41.166 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561    42.728    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.456    43.184 r  graphics/hd/h_count_reg[6]/Q
                         net (fo=6, routed)           1.155    44.338    graphics/hd/sen_h_count[1]_15[6]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.124    44.462 r  graphics/hd/sync[0][2]_i_1/O
                         net (fo=1, routed)           0.000    44.462    food/part/hs/h_count[2]
    SLICE_X39Y34         FDRE                                         r  food/part/hs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.439    52.316    food/part/hs/tile_clock
    SLICE_X39Y34         FDRE                                         r  food/part/hs/sync_reg[0][2]/C
                         clock pessimism              0.398    52.714    
                         clock uncertainty           -0.307    52.407    
    SLICE_X39Y34         FDRE (Setup_fdre_C_D)        0.031    52.438    food/part/hs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         52.438    
                         arrival time                         -44.462    
  -------------------------------------------------------------------
                         slack                                  7.976    

Slack (MET) :             8.024ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        1.690ns  (logic 0.580ns (34.314%)  route 1.110ns (65.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 52.319 - 53.872 ) 
    Source Clock Delay      (SCD):    2.320ns = ( 42.725 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    40.129    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    40.281 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588    40.868    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    41.166 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.558    42.725    graphics/hd/pixel_clock01_out
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDCE (Prop_fdce_C_Q)         0.456    43.181 r  graphics/hd/v_count_reg[9]/Q
                         net (fo=4, routed)           1.110    44.291    graphics/hd/sen_v_count[1]_11[9]
    SLICE_X44Y34         LUT3 (Prop_lut3_I0_O)        0.124    44.415 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=1, routed)           0.000    44.415    food/part/vs/v_count[5]
    SLICE_X44Y34         FDRE                                         r  food/part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.442    52.319    food/part/vs/tile_clock
    SLICE_X44Y34         FDRE                                         r  food/part/vs/sync_reg[0][5]/C
                         clock pessimism              0.398    52.717    
                         clock uncertainty           -0.307    52.410    
    SLICE_X44Y34         FDRE (Setup_fdre_C_D)        0.029    52.439    food/part/vs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         52.439    
                         arrival time                         -44.415    
  -------------------------------------------------------------------
                         slack                                  8.024    

Slack (MET) :             8.032ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        1.722ns  (logic 0.608ns (35.306%)  route 1.114ns (64.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 52.316 - 53.872 ) 
    Source Clock Delay      (SCD):    2.323ns = ( 42.728 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    40.129    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    40.281 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588    40.868    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    41.166 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561    42.728    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.456    43.184 r  graphics/hd/h_count_reg[7]/Q
                         net (fo=5, routed)           1.114    44.298    graphics/hd/sen_h_count[1]_15[7]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.152    44.450 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=1, routed)           0.000    44.450    food/part/hs/h_count[3]
    SLICE_X39Y34         FDRE                                         r  food/part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.439    52.316    food/part/hs/tile_clock
    SLICE_X39Y34         FDRE                                         r  food/part/hs/sync_reg[0][3]/C
                         clock pessimism              0.398    52.714    
                         clock uncertainty           -0.307    52.407    
    SLICE_X39Y34         FDRE (Setup_fdre_C_D)        0.075    52.482    food/part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         52.482    
                         arrival time                         -44.450    
  -------------------------------------------------------------------
                         slack                                  8.032    

Slack (MET) :             8.150ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        1.563ns  (logic 0.716ns (45.801%)  route 0.847ns (54.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 52.319 - 53.872 ) 
    Source Clock Delay      (SCD):    2.323ns = ( 42.728 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    40.129    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    40.281 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588    40.868    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    41.166 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561    42.728    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419    43.147 r  graphics/hd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.847    43.994    graphics/hd/sen_h_count[1]_15[8]
    SLICE_X40Y36         LUT3 (Prop_lut3_I0_O)        0.297    44.291 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=1, routed)           0.000    44.291    food/part/hs/h_count[4]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.442    52.319    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][4]/C
                         clock pessimism              0.398    52.717    
                         clock uncertainty           -0.307    52.410    
    SLICE_X40Y36         FDRE (Setup_fdre_C_D)        0.031    52.441    food/part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         52.441    
                         arrival time                         -44.291    
  -------------------------------------------------------------------
                         slack                                  8.150    

Slack (MET) :             8.185ns  (required time - arrival time)
  Source:                 graphics/hd/v_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/part/vs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        1.575ns  (logic 0.606ns (38.466%)  route 0.969ns (61.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 52.319 - 53.872 ) 
    Source Clock Delay      (SCD):    2.320ns = ( 42.725 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    40.129    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    40.281 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588    40.868    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    41.166 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.558    42.725    graphics/hd/pixel_clock01_out
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDCE (Prop_fdce_C_Q)         0.456    43.181 r  graphics/hd/v_count_reg[10]/Q
                         net (fo=5, routed)           0.969    44.150    graphics/hd/sen_v_count[1]_11[10]
    SLICE_X44Y34         LUT3 (Prop_lut3_I0_O)        0.150    44.300 r  graphics/hd/sync[0][6]_i_1__0/O
                         net (fo=1, routed)           0.000    44.300    food/part/vs/v_count[6]
    SLICE_X44Y34         FDRE                                         r  food/part/vs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.442    52.319    food/part/vs/tile_clock
    SLICE_X44Y34         FDRE                                         r  food/part/vs/sync_reg[0][6]/C
                         clock pessimism              0.398    52.717    
                         clock uncertainty           -0.307    52.410    
    SLICE_X44Y34         FDRE (Setup_fdre_C_D)        0.075    52.485    food/part/vs/sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         52.485    
                         arrival time                         -44.300    
  -------------------------------------------------------------------
                         slack                                  8.185    

Slack (MET) :             8.190ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/part/hs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (tile_clock_vga_clock_1 rise@53.872ns - vga_hd_vga_clock_1 rise@40.404ns)
  Data Path Delay:        1.568ns  (logic 0.741ns (47.263%)  route 0.827ns (52.737%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 52.319 - 53.872 ) 
    Source Clock Delay      (SCD):    2.323ns = ( 42.728 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    40.129    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    40.281 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588    40.868    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    41.166 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561    42.728    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419    43.147 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.827    43.973    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X40Y36         LUT3 (Prop_lut3_I0_O)        0.322    44.295 r  graphics/hd/sync[0][5]_i_1/O
                         net (fo=1, routed)           0.000    44.295    food/part/hs/h_count[5]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    55.260 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    56.422    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    49.204 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    50.786    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.877 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.442    52.319    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][5]/C
                         clock pessimism              0.398    52.717    
                         clock uncertainty           -0.307    52.410    
    SLICE_X40Y36         FDRE (Setup_fdre_C_D)        0.075    52.485    food/part/hs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         52.485    
                         arrival time                         -44.295    
  -------------------------------------------------------------------
                         slack                                  8.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/part/vs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.189ns (45.495%)  route 0.226ns (54.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.044    -0.341 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.219    -0.123    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    -0.035 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.559     0.524    graphics/hd/pixel_clock01_out
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDCE (Prop_fdce_C_Q)         0.141     0.665 r  graphics/hd/v_count_reg[11]/Q
                         net (fo=6, routed)           0.226     0.891    graphics/hd/sen_v_count[1]_11[11]
    SLICE_X40Y36         LUT3 (Prop_lut3_I0_O)        0.048     0.939 r  graphics/hd/sync[0][7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.939    food/part/vs/v_count[7]
    SLICE_X40Y36         FDRE                                         r  food/part/vs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/vs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/vs/sync_reg[0][7]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.307     0.000    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.107     0.107    food/part/vs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/part/vs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.189ns (40.364%)  route 0.279ns (59.636%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.523ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.044    -0.341 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.219    -0.123    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    -0.035 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.558     0.523    graphics/hd/pixel_clock01_out
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.141     0.664 r  graphics/hd/v_count_reg[6]/Q
                         net (fo=6, routed)           0.279     0.943    graphics/hd/sen_v_count[1]_11[6]
    SLICE_X42Y33         LUT3 (Prop_lut3_I0_O)        0.048     0.991 r  graphics/hd/sync[0][2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.991    food/part/vs/v_count[2]
    SLICE_X42Y33         FDRE                                         r  food/part/vs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.826    -0.864    food/part/vs/tile_clock
    SLICE_X42Y33         FDRE                                         r  food/part/vs/sync_reg[0][2]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.307    -0.002    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.131     0.129    food/part/vs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/part/hs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.094%)  route 0.246ns (56.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.044    -0.341 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.219    -0.123    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    -0.035 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.559     0.524    graphics/hd/pixel_clock01_out
    SLICE_X39Y36         FDCE                                         r  graphics/hd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDCE (Prop_fdce_C_Q)         0.141     0.665 r  graphics/hd/h_count_reg[4]/Q
                         net (fo=6, routed)           0.246     0.910    graphics/hd/sen_h_count[1]_15[4]
    SLICE_X40Y36         LUT3 (Prop_lut3_I0_O)        0.045     0.955 r  graphics/hd/sync[0][0]_i_1/O
                         net (fo=1, routed)           0.000     0.955    food/part/hs/h_count[0]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.307     0.000    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.091     0.091    food/part/hs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/part/vs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.959%)  route 0.291ns (61.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.523ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.044    -0.341 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.219    -0.123    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    -0.035 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.558     0.523    graphics/hd/pixel_clock01_out
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.141     0.664 r  graphics/hd/v_count_reg[7]/Q
                         net (fo=4, routed)           0.291     0.955    graphics/hd/sen_v_count[1]_11[7]
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.045     1.000 r  graphics/hd/sync[0][3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.000    food/part/vs/v_count[3]
    SLICE_X42Y34         FDRE                                         r  food/part/vs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.827    -0.863    food/part/vs/tile_clock
    SLICE_X42Y34         FDRE                                         r  food/part/vs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.307    -0.001    
    SLICE_X42Y34         FDRE (Hold_fdre_C_D)         0.120     0.119    food/part/vs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.902ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/part/vs/sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.379%)  route 0.312ns (62.621%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.523ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.044    -0.341 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.219    -0.123    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    -0.035 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.558     0.523    graphics/hd/pixel_clock01_out
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.141     0.664 r  graphics/hd/v_count_reg[5]/Q
                         net (fo=6, routed)           0.312     0.975    graphics/hd/sen_v_count[1]_11[5]
    SLICE_X42Y33         LUT3 (Prop_lut3_I0_O)        0.045     1.020 r  graphics/hd/sync[0][1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.020    food/part/vs/v_count[1]
    SLICE_X42Y33         FDRE                                         r  food/part/vs/sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.826    -0.864    food/part/vs/tile_clock
    SLICE_X42Y33         FDRE                                         r  food/part/vs/sync_reg[0][1]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.307    -0.002    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.120     0.118    food/part/vs/sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.914ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.233ns (46.960%)  route 0.263ns (53.040%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.525ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.044    -0.341 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.219    -0.123    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    -0.035 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.560     0.525    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.128     0.653 r  graphics/hd/h_count_reg[11]/Q
                         net (fo=7, routed)           0.263     0.916    graphics/hd/sen_h_count[1]_15[11]
    SLICE_X40Y36         LUT3 (Prop_lut3_I0_O)        0.105     1.021 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=1, routed)           0.000     1.021    food/part/hs/h_count[7]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][7]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.307     0.000    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.107     0.107    food/part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.930ns  (arrival time - required time)
  Source:                 graphics/hd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/part/vs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.185ns (34.487%)  route 0.351ns (65.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.044    -0.341 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.219    -0.123    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    -0.035 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.559     0.524    graphics/hd/pixel_clock01_out
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDCE (Prop_fdce_C_Q)         0.141     0.665 r  graphics/hd/v_count_reg[8]/Q
                         net (fo=4, routed)           0.351     1.016    graphics/hd/sen_v_count[1]_11[8]
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.044     1.060 r  graphics/hd/sync[0][4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.060    food/part/vs/v_count[4]
    SLICE_X42Y34         FDRE                                         r  food/part/vs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.827    -0.863    food/part/vs/tile_clock
    SLICE_X42Y34         FDRE                                         r  food/part/vs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.307    -0.001    
    SLICE_X42Y34         FDRE (Hold_fdre_C_D)         0.131     0.130    food/part/vs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.745%)  route 0.320ns (63.255%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.525ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.044    -0.341 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.219    -0.123    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    -0.035 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.560     0.525    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.141     0.666 r  graphics/hd/h_count_reg[10]/Q
                         net (fo=5, routed)           0.320     0.986    graphics/hd/sen_h_count[1]_15[10]
    SLICE_X40Y36         LUT3 (Prop_lut3_I0_O)        0.045     1.031 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=1, routed)           0.000     1.031    food/part/hs/h_count[6]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][6]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.307     0.000    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.092     0.092    food/part/hs/sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/part/hs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.226ns (43.143%)  route 0.298ns (56.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.525ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.044    -0.341 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.219    -0.123    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    -0.035 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.560     0.525    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.128     0.653 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.298     0.951    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X40Y36         LUT3 (Prop_lut3_I0_O)        0.098     1.049 r  graphics/hd/sync[0][5]_i_1/O
                         net (fo=1, routed)           0.000     1.049    food/part/hs/h_count[5]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][5]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.307     0.000    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.107     0.107    food/part/hs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 graphics/hd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            snek/FSM_sequential_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_hd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.231ns (44.736%)  route 0.285ns (55.264%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.044    -0.341 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.219    -0.123    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    -0.035 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.563     0.528    graphics/hd/pixel_clock01_out
    SLICE_X36Y43         FDRE                                         r  graphics/hd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     0.669 f  graphics/hd/v_sync_reg/Q
                         net (fo=2, routed)           0.130     0.799    graphics/hd/sen_v_sync[1]_13
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.045     0.844 f  graphics/hd/v_sync_BUFG_inst_i_1/O
                         net (fo=4, routed)           0.155     0.999    snek/v_sync
    SLICE_X39Y43         LUT5 (Prop_lut5_I0_O)        0.045     1.044 r  snek/FSM_sequential_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.044    snek/nstate__0[1]
    SLICE_X39Y43         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.832    -0.858    snek/tile_clock
    SLICE_X39Y43         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.307     0.004    
    SLICE_X39Y43         FDRE (Hold_fdre_C_D)         0.092     0.096    snek/FSM_sequential_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.948    





---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock_1
  To Clock:  tile_clock_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       20.476ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.683ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.476ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            food/part/hs/sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        2.894ns  (logic 0.606ns (20.943%)  route 2.288ns (79.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 106.189 - 107.744 ) 
    Source Clock Delay      (SCD):    1.857ns = ( 82.665 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    80.302    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    80.426 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580    81.007    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    81.103 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.562    82.665    graphics/sd/pixel_clock0
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.456    83.121 r  graphics/sd/h_count_reg[5]/Q
                         net (fo=17, routed)          1.692    84.812    graphics/hd/sync_reg[0][7][1]
    SLICE_X40Y35         LUT3 (Prop_lut3_I2_O)        0.150    84.963 r  graphics/hd/sync[0][1]_i_1/O
                         net (fo=1, routed)           0.596    85.558    food/part/hs/h_count[1]
    SLICE_X38Y35         FDRE                                         r  food/part/hs/sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.440   106.189    food/part/hs/tile_clock
    SLICE_X38Y35         FDRE                                         r  food/part/hs/sync_reg[0][1]/C
                         clock pessimism              0.398   106.587    
                         clock uncertainty           -0.319   106.268    
    SLICE_X38Y35         FDRE (Setup_fdre_C_D)       -0.234   106.034    food/part/hs/sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                        106.034    
                         arrival time                         -85.558    
  -------------------------------------------------------------------
                         slack                                 20.476    

Slack (MET) :             20.932ns  (required time - arrival time)
  Source:                 graphics/sd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/FSM_sequential_nstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        2.692ns  (logic 0.704ns (26.155%)  route 1.988ns (73.845%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 106.183 - 107.744 ) 
    Source Clock Delay      (SCD):    1.859ns = ( 82.667 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    80.302    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    80.426 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580    81.007    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    81.103 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.564    82.667    graphics/sd/pixel_clock0
    SLICE_X36Y42         FDRE                                         r  graphics/sd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456    83.123 r  graphics/sd/v_sync_reg/Q
                         net (fo=2, routed)           0.814    83.937    graphics/hd/sen_v_sync[0]_12
    SLICE_X36Y42         LUT3 (Prop_lut3_I2_O)        0.124    84.061 r  graphics/hd/v_sync_BUFG_inst_i_1/O
                         net (fo=4, routed)           1.174    85.235    graphics/hd/v_sync
    SLICE_X39Y19         LUT2 (Prop_lut2_I0_O)        0.124    85.359 r  graphics/hd/FSM_sequential_nstate[0]_i_1/O
                         net (fo=1, routed)           0.000    85.359    snek/FSM_sequential_nstate_reg[0]_0[0]
    SLICE_X39Y19         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.434   106.183    snek/tile_clock
    SLICE_X39Y19         FDRE                                         r  snek/FSM_sequential_nstate_reg[0]/C
                         clock pessimism              0.398   106.581    
                         clock uncertainty           -0.319   106.262    
    SLICE_X39Y19         FDRE (Setup_fdre_C_D)        0.029   106.291    snek/FSM_sequential_nstate_reg[0]
  -------------------------------------------------------------------
                         required time                        106.291    
                         arrival time                         -85.359    
  -------------------------------------------------------------------
                         slack                                 20.932    

Slack (MET) :             20.946ns  (required time - arrival time)
  Source:                 graphics/sd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        2.680ns  (logic 0.704ns (26.268%)  route 1.976ns (73.732%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 106.183 - 107.744 ) 
    Source Clock Delay      (SCD):    1.859ns = ( 82.667 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    80.302    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    80.426 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580    81.007    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    81.103 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.564    82.667    graphics/sd/pixel_clock0
    SLICE_X36Y42         FDRE                                         r  graphics/sd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456    83.123 r  graphics/sd/v_sync_reg/Q
                         net (fo=2, routed)           0.814    83.937    graphics/hd/sen_v_sync[0]_12
    SLICE_X36Y42         LUT3 (Prop_lut3_I2_O)        0.124    84.061 r  graphics/hd/v_sync_BUFG_inst_i_1/O
                         net (fo=4, routed)           1.162    85.223    snek/v_sync
    SLICE_X39Y19         LUT5 (Prop_lut5_I0_O)        0.124    85.347 r  snek/found_hit_i_1/O
                         net (fo=1, routed)           0.000    85.347    snek/found_hit_i_1_n_0
    SLICE_X39Y19         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.434   106.183    snek/tile_clock
    SLICE_X39Y19         FDRE                                         r  snek/found_hit_reg/C
                         clock pessimism              0.398   106.581    
                         clock uncertainty           -0.319   106.262    
    SLICE_X39Y19         FDRE (Setup_fdre_C_D)        0.031   106.293    snek/found_hit_reg
  -------------------------------------------------------------------
                         required time                        106.293    
                         arrival time                         -85.347    
  -------------------------------------------------------------------
                         slack                                 20.946    

Slack (MET) :             21.204ns  (required time - arrival time)
  Source:                 graphics/sd/v_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            food/part/vs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        2.130ns  (logic 0.608ns (28.548%)  route 1.522ns (71.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 106.189 - 107.744 ) 
    Source Clock Delay      (SCD):    1.857ns = ( 82.665 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    80.302    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    80.426 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580    81.007    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    81.103 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.562    82.665    graphics/sd/pixel_clock0
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDCE (Prop_fdce_C_Q)         0.456    83.121 r  graphics/sd/v_count_reg[4]/Q
                         net (fo=5, routed)           0.998    84.119    graphics/hd/sen_v_count[0]_10[0]
    SLICE_X40Y34         LUT3 (Prop_lut3_I2_O)        0.152    84.271 r  graphics/hd/sync[0][0]_i_1__0/O
                         net (fo=1, routed)           0.524    84.795    food/part/vs/v_count[0]
    SLICE_X41Y33         FDRE                                         r  food/part/vs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.440   106.189    food/part/vs/tile_clock
    SLICE_X41Y33         FDRE                                         r  food/part/vs/sync_reg[0][0]/C
                         clock pessimism              0.398   106.587    
                         clock uncertainty           -0.319   106.268    
    SLICE_X41Y33         FDRE (Setup_fdre_C_D)       -0.269   105.999    food/part/vs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                        105.999    
                         arrival time                         -84.795    
  -------------------------------------------------------------------
                         slack                                 21.204    

Slack (MET) :             21.591ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            food/part/hs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        2.086ns  (logic 0.637ns (30.533%)  route 1.449ns (69.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 106.188 - 107.744 ) 
    Source Clock Delay      (SCD):    1.857ns = ( 82.665 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    80.302    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    80.426 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580    81.007    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    81.103 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.562    82.665    graphics/sd/pixel_clock0
    SLICE_X42Y37         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDCE (Prop_fdce_C_Q)         0.518    83.183 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          1.449    84.632    graphics/hd/sync_reg[0][7][3]
    SLICE_X39Y34         LUT3 (Prop_lut3_I2_O)        0.119    84.751 r  graphics/hd/sync[0][3]_i_1/O
                         net (fo=1, routed)           0.000    84.751    food/part/hs/h_count[3]
    SLICE_X39Y34         FDRE                                         r  food/part/hs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.439   106.188    food/part/hs/tile_clock
    SLICE_X39Y34         FDRE                                         r  food/part/hs/sync_reg[0][3]/C
                         clock pessimism              0.398   106.586    
                         clock uncertainty           -0.319   106.267    
    SLICE_X39Y34         FDRE (Setup_fdre_C_D)        0.075   106.342    food/part/hs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                        106.342    
                         arrival time                         -84.751    
  -------------------------------------------------------------------
                         slack                                 21.591    

Slack (MET) :             21.690ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            food/part/hs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        1.943ns  (logic 0.580ns (29.846%)  route 1.363ns (70.154%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 106.188 - 107.744 ) 
    Source Clock Delay      (SCD):    1.857ns = ( 82.665 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    80.302    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    80.426 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580    81.007    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    81.103 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.562    82.665    graphics/sd/pixel_clock0
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.456    83.121 r  graphics/sd/h_count_reg[6]/Q
                         net (fo=17, routed)          1.363    84.484    graphics/hd/sync_reg[0][7][2]
    SLICE_X39Y34         LUT3 (Prop_lut3_I2_O)        0.124    84.608 r  graphics/hd/sync[0][2]_i_1/O
                         net (fo=1, routed)           0.000    84.608    food/part/hs/h_count[2]
    SLICE_X39Y34         FDRE                                         r  food/part/hs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.439   106.188    food/part/hs/tile_clock
    SLICE_X39Y34         FDRE                                         r  food/part/hs/sync_reg[0][2]/C
                         clock pessimism              0.398   106.586    
                         clock uncertainty           -0.319   106.267    
    SLICE_X39Y34         FDRE (Setup_fdre_C_D)        0.031   106.298    food/part/hs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                        106.298    
                         arrival time                         -84.608    
  -------------------------------------------------------------------
                         slack                                 21.690    

Slack (MET) :             21.694ns  (required time - arrival time)
  Source:                 graphics/sd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            snek/FSM_sequential_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        1.943ns  (logic 0.704ns (36.233%)  route 1.239ns (63.767%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -3.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 106.194 - 107.744 ) 
    Source Clock Delay      (SCD):    1.859ns = ( 82.667 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    80.302    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    80.426 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580    81.007    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    81.103 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.564    82.667    graphics/sd/pixel_clock0
    SLICE_X36Y42         FDRE                                         r  graphics/sd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456    83.123 f  graphics/sd/v_sync_reg/Q
                         net (fo=2, routed)           0.814    83.937    graphics/hd/sen_v_sync[0]_12
    SLICE_X36Y42         LUT3 (Prop_lut3_I2_O)        0.124    84.061 f  graphics/hd/v_sync_BUFG_inst_i_1/O
                         net (fo=4, routed)           0.425    84.486    snek/v_sync
    SLICE_X39Y43         LUT5 (Prop_lut5_I0_O)        0.124    84.610 r  snek/FSM_sequential_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000    84.610    snek/nstate__0[1]
    SLICE_X39Y43         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.445   106.194    snek/tile_clock
    SLICE_X39Y43         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C
                         clock pessimism              0.398   106.592    
                         clock uncertainty           -0.319   106.273    
    SLICE_X39Y43         FDRE (Setup_fdre_C_D)        0.031   106.304    snek/FSM_sequential_nstate_reg[1]
  -------------------------------------------------------------------
                         required time                        106.304    
                         arrival time                         -84.610    
  -------------------------------------------------------------------
                         slack                                 21.694    

Slack (MET) :             21.908ns  (required time - arrival time)
  Source:                 graphics/sd/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            food/part/vs/sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        1.813ns  (logic 0.606ns (33.427%)  route 1.207ns (66.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 106.189 - 107.744 ) 
    Source Clock Delay      (SCD):    1.857ns = ( 82.665 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    80.302    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    80.426 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580    81.007    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    81.103 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.562    82.665    graphics/sd/pixel_clock0
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDCE (Prop_fdce_C_Q)         0.456    83.121 r  graphics/sd/v_count_reg[6]/Q
                         net (fo=5, routed)           1.207    84.328    graphics/hd/sen_v_count[0]_10[2]
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.150    84.478 r  graphics/hd/sync[0][2]_i_1__0/O
                         net (fo=1, routed)           0.000    84.478    food/part/vs/v_count[2]
    SLICE_X42Y33         FDRE                                         r  food/part/vs/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.440   106.189    food/part/vs/tile_clock
    SLICE_X42Y33         FDRE                                         r  food/part/vs/sync_reg[0][2]/C
                         clock pessimism              0.398   106.587    
                         clock uncertainty           -0.319   106.268    
    SLICE_X42Y33         FDRE (Setup_fdre_C_D)        0.118   106.386    food/part/vs/sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                        106.386    
                         arrival time                         -84.478    
  -------------------------------------------------------------------
                         slack                                 21.908    

Slack (MET) :             21.923ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            food/part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        1.756ns  (logic 0.609ns (34.688%)  route 1.147ns (65.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 106.191 - 107.744 ) 
    Source Clock Delay      (SCD):    1.859ns = ( 82.667 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    80.302    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    80.426 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580    81.007    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    81.103 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.564    82.667    graphics/sd/pixel_clock0
    SLICE_X44Y38         FDCE                                         r  graphics/sd/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDCE (Prop_fdce_C_Q)         0.456    83.123 r  graphics/sd/h_count_reg[11]/Q
                         net (fo=6, routed)           1.147    84.270    graphics/hd/sync_reg[0][7][7]
    SLICE_X40Y36         LUT3 (Prop_lut3_I2_O)        0.153    84.423 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=1, routed)           0.000    84.423    food/part/hs/h_count[7]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.442   106.191    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][7]/C
                         clock pessimism              0.398   106.589    
                         clock uncertainty           -0.319   106.270    
    SLICE_X40Y36         FDRE (Setup_fdre_C_D)        0.075   106.345    food/part/hs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                        106.345    
                         arrival time                         -84.423    
  -------------------------------------------------------------------
                         slack                                 21.923    

Slack (MET) :             21.936ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            food/part/hs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (tile_clock_vga_clock_1 rise@107.744ns - vga_sd_vga_clock_1 rise@80.808ns)
  Data Path Delay:        1.743ns  (logic 0.608ns (34.892%)  route 1.135ns (65.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 106.191 - 107.744 ) 
    Source Clock Delay      (SCD):    1.859ns = ( 82.667 - 80.808 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    82.266 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    83.500    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    76.539 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    78.200    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.296 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    80.302    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    80.426 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580    81.007    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    81.103 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.564    82.667    graphics/sd/pixel_clock0
    SLICE_X44Y38         FDCE                                         r  graphics/sd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDCE (Prop_fdce_C_Q)         0.456    83.123 r  graphics/sd/h_count_reg[9]/Q
                         net (fo=7, routed)           1.135    84.257    graphics/hd/sync_reg[0][7][5]
    SLICE_X40Y36         LUT3 (Prop_lut3_I2_O)        0.152    84.409 r  graphics/hd/sync[0][5]_i_1/O
                         net (fo=1, routed)           0.000    84.409    food/part/hs/h_count[5]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                    107.744   107.744 r  
    W5                                                0.000   107.744 r  clk (IN)
                         net (fo=0)                   0.000   107.744    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   109.132 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   110.294    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217   103.077 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581   104.658    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   104.749 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.442   106.191    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][5]/C
                         clock pessimism              0.398   106.589    
                         clock uncertainty           -0.319   106.270    
    SLICE_X40Y36         FDRE (Setup_fdre_C_D)        0.075   106.345    food/part/hs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                        106.345    
                         arrival time                         -84.409    
  -------------------------------------------------------------------
                         slack                                 21.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            food/part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.898%)  route 0.228ns (55.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.560     0.373    graphics/sd/pixel_clock0
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.141     0.514 r  graphics/sd/h_count_reg[8]/Q
                         net (fo=5, routed)           0.228     0.742    graphics/hd/sync_reg[0][7][4]
    SLICE_X40Y36         LUT3 (Prop_lut3_I2_O)        0.045     0.787 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=1, routed)           0.000     0.787    food/part/hs/h_count[4]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.319     0.013    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.092     0.105    food/part/hs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            food/part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.186ns (41.058%)  route 0.267ns (58.942%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.374ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.561     0.374    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.141     0.515 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=6, routed)           0.267     0.782    graphics/hd/sync_reg[0][7][6]
    SLICE_X40Y36         LUT3 (Prop_lut3_I2_O)        0.045     0.827 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=1, routed)           0.000     0.827    food/part/hs/h_count[6]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][6]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.319     0.013    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.092     0.105    food/part/hs/sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            food/part/vs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.453%)  route 0.285ns (60.547%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.374ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.561     0.374    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.141     0.515 r  graphics/sd/v_count_reg[9]/Q
                         net (fo=3, routed)           0.285     0.801    graphics/hd/sen_v_count[0]_10[5]
    SLICE_X44Y34         LUT3 (Prop_lut3_I2_O)        0.045     0.846 r  graphics/hd/sync[0][5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.846    food/part/vs/v_count[5]
    SLICE_X44Y34         FDRE                                         r  food/part/vs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/vs/tile_clock
    SLICE_X44Y34         FDRE                                         r  food/part/vs/sync_reg[0][5]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.319     0.013    
    SLICE_X44Y34         FDRE (Hold_fdre_C_D)         0.091     0.104    food/part/vs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            food/part/hs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.372%)  route 0.299ns (61.628%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.560     0.373    graphics/sd/pixel_clock0
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.141     0.514 r  graphics/sd/h_count_reg[4]/Q
                         net (fo=6, routed)           0.299     0.813    graphics/hd/sync_reg[0][7][0]
    SLICE_X40Y36         LUT3 (Prop_lut3_I2_O)        0.045     0.858 r  graphics/hd/sync[0][0]_i_1/O
                         net (fo=1, routed)           0.000     0.858    food/part/hs/h_count[0]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][0]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.319     0.013    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.091     0.104    food/part/hs/sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            food/part/vs/sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.221%)  route 0.358ns (65.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.560     0.373    graphics/sd/pixel_clock0
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDCE (Prop_fdce_C_Q)         0.141     0.514 r  graphics/sd/v_count_reg[5]/Q
                         net (fo=5, routed)           0.358     0.872    graphics/hd/sen_v_count[0]_10[1]
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.045     0.917 r  graphics/hd/sync[0][1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.917    food/part/vs/v_count[1]
    SLICE_X42Y33         FDRE                                         r  food/part/vs/sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.826    -0.864    food/part/vs/tile_clock
    SLICE_X42Y33         FDRE                                         r  food/part/vs/sync_reg[0][1]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.319     0.011    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.120     0.131    food/part/vs/sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            food/part/vs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.183ns (33.168%)  route 0.369ns (66.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.374ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.561     0.374    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.141     0.515 r  graphics/sd/v_count_reg[11]/Q
                         net (fo=4, routed)           0.369     0.884    graphics/hd/sen_v_count[0]_10[7]
    SLICE_X40Y36         LUT3 (Prop_lut3_I2_O)        0.042     0.926 r  graphics/hd/sync[0][7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.926    food/part/vs/v_count[7]
    SLICE_X40Y36         FDRE                                         r  food/part/vs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/vs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/vs/sync_reg[0][7]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.319     0.013    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.107     0.120    food/part/vs/sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            food/part/vs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.185ns (32.644%)  route 0.382ns (67.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.374ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.561     0.374    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.141     0.515 r  graphics/sd/v_count_reg[10]/Q
                         net (fo=4, routed)           0.382     0.897    graphics/hd/sen_v_count[0]_10[6]
    SLICE_X44Y34         LUT3 (Prop_lut3_I2_O)        0.044     0.941 r  graphics/hd/sync[0][6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.941    food/part/vs/v_count[6]
    SLICE_X44Y34         FDRE                                         r  food/part/vs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/vs/tile_clock
    SLICE_X44Y34         FDRE                                         r  food/part/vs/sync_reg[0][6]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.319     0.013    
    SLICE_X44Y34         FDRE (Hold_fdre_C_D)         0.107     0.120    food/part/vs/sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            food/part/vs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.185ns (30.631%)  route 0.419ns (69.369%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.374ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.561     0.374    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.141     0.515 r  graphics/sd/v_count_reg[8]/Q
                         net (fo=5, routed)           0.419     0.934    graphics/hd/sen_v_count[0]_10[4]
    SLICE_X42Y34         LUT3 (Prop_lut3_I2_O)        0.044     0.978 r  graphics/hd/sync[0][4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.978    food/part/vs/v_count[4]
    SLICE_X42Y34         FDRE                                         r  food/part/vs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.827    -0.863    food/part/vs/tile_clock
    SLICE_X42Y34         FDRE                                         r  food/part/vs/sync_reg[0][4]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.319     0.012    
    SLICE_X42Y34         FDRE (Hold_fdre_C_D)         0.131     0.143    food/part/vs/sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            food/part/vs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.186ns (31.086%)  route 0.412ns (68.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.560     0.373    graphics/sd/pixel_clock0
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDCE (Prop_fdce_C_Q)         0.141     0.514 r  graphics/sd/v_count_reg[7]/Q
                         net (fo=5, routed)           0.412     0.927    graphics/hd/sen_v_count[0]_10[3]
    SLICE_X42Y34         LUT3 (Prop_lut3_I2_O)        0.045     0.972 r  graphics/hd/sync[0][3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.972    food/part/vs/v_count[3]
    SLICE_X42Y34         FDRE                                         r  food/part/vs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.827    -0.863    food/part/vs/tile_clock
    SLICE_X42Y34         FDRE                                         r  food/part/vs/sync_reg[0][3]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.319     0.012    
    SLICE_X42Y34         FDRE (Hold_fdre_C_D)         0.120     0.132    food/part/vs/sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            food/part/hs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             tile_clock_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tile_clock_vga_clock_1 rise@0.000ns - vga_sd_vga_clock_1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.184ns (30.286%)  route 0.424ns (69.714%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.375ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.562     0.375    graphics/sd/pixel_clock0
    SLICE_X44Y38         FDCE                                         r  graphics/sd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDCE (Prop_fdce_C_Q)         0.141     0.516 r  graphics/sd/h_count_reg[9]/Q
                         net (fo=7, routed)           0.424     0.940    graphics/hd/sync_reg[0][7][5]
    SLICE_X40Y36         LUT3 (Prop_lut3_I2_O)        0.043     0.983 r  graphics/hd/sync[0][5]_i_1/O
                         net (fo=1, routed)           0.000     0.983    food/part/hs/h_count[5]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][5]/C
                         clock pessimism              0.555    -0.307    
                         clock uncertainty            0.319     0.013    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.107     0.120    food/part/hs/sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.863    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock
  To Clock:  vga_hd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        6.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.456ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.456ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        9.438ns  (logic 1.954ns (20.703%)  route 7.484ns (79.297%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.328ns = ( 14.796 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.570    -0.942    food/part/vs/tile_clock
    SLICE_X49Y5          FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=101, routed)         2.315     1.829    snek/genblk1[86].part/green_out[3]_i_88_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.953 f  snek/genblk1[86].part/green_out[3]_i_180/O
                         net (fo=1, routed)           1.052     3.005    snek/genblk1[86].part/green_out[3]_i_180_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I5_O)        0.124     3.129 f  snek/genblk1[86].part/green_out[3]_i_88/O
                         net (fo=1, routed)           1.133     4.262    snek/genblk1[85].part/v_match
    SLICE_X43Y29         LUT6 (Prop_lut6_I3_O)        0.124     4.386 r  snek/genblk1[85].part/green_out[3]_i_30/O
                         net (fo=1, routed)           1.358     5.744    snek/genblk1[84].part/green_out_reg[3]_i_3
    SLICE_X42Y20         LUT4 (Prop_lut4_I0_O)        0.124     5.868 r  snek/genblk1[84].part/green_out[3]_i_10/O
                         net (fo=1, routed)           0.000     5.868    snek/genblk1[84].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.381 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.381    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.538 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.626     8.165    graphics/hd/exists
    SLICE_X42Y27         LUT5 (Prop_lut5_I1_O)        0.332     8.497 r  graphics/hd/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     8.497    graphics/hd/blue_out0[2]
    SLICE_X42Y27         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122    12.580 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529    13.109    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    13.363 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433    14.796    graphics/hd/pixel_clock01_out
    SLICE_X42Y27         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.398    15.194    
                         clock uncertainty           -0.319    14.876    
    SLICE_X42Y27         FDCE (Setup_fdce_C_D)        0.077    14.953    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                          -8.497    
  -------------------------------------------------------------------
                         slack                                  6.456    

Slack (MET) :             6.505ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        9.430ns  (logic 1.946ns (20.636%)  route 7.484ns (79.364%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        2.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.328ns = ( 14.796 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.570    -0.942    food/part/vs/tile_clock
    SLICE_X49Y5          FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=101, routed)         2.315     1.829    snek/genblk1[86].part/green_out[3]_i_88_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.953 f  snek/genblk1[86].part/green_out[3]_i_180/O
                         net (fo=1, routed)           1.052     3.005    snek/genblk1[86].part/green_out[3]_i_180_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I5_O)        0.124     3.129 f  snek/genblk1[86].part/green_out[3]_i_88/O
                         net (fo=1, routed)           1.133     4.262    snek/genblk1[85].part/v_match
    SLICE_X43Y29         LUT6 (Prop_lut6_I3_O)        0.124     4.386 r  snek/genblk1[85].part/green_out[3]_i_30/O
                         net (fo=1, routed)           1.358     5.744    snek/genblk1[84].part/green_out_reg[3]_i_3
    SLICE_X42Y20         LUT4 (Prop_lut4_I0_O)        0.124     5.868 r  snek/genblk1[84].part/green_out[3]_i_10/O
                         net (fo=1, routed)           0.000     5.868    snek/genblk1[84].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.381 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.381    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.538 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.626     8.165    graphics/hd/exists
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.324     8.489 r  graphics/hd/green_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.489    graphics/hd/green_out0[3]
    SLICE_X42Y27         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122    12.580 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529    13.109    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    13.363 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433    14.796    graphics/hd/pixel_clock01_out
    SLICE_X42Y27         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.398    15.194    
                         clock uncertainty           -0.319    14.876    
    SLICE_X42Y27         FDCE (Setup_fdce_C_D)        0.118    14.994    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                          -8.489    
  -------------------------------------------------------------------
                         slack                                  6.505    

Slack (MET) :             6.974ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        8.901ns  (logic 0.952ns (10.696%)  route 7.949ns (89.304%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        2.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.336ns = ( 14.804 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.549    -0.963    food/part/vs/tile_clock
    SLICE_X47Y26         FDRE                                         r  food/part/vs/sync_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  food/part/vs/sync_reg[1][5]/Q
                         net (fo=101, routed)         2.356     1.850    food/part/vs/sync_reg[1][5]_0
    SLICE_X43Y4          LUT4 (Prop_lut4_I3_O)        0.124     1.974 f  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.292     3.265    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I5_O)        0.124     3.389 f  food/part/vs/red_out[3]_i_3/O
                         net (fo=1, routed)           1.536     4.925    food/part/hs/red_out_reg[3]
    SLICE_X41Y7          LUT6 (Prop_lut6_I0_O)        0.124     5.049 r  food/part/hs/red_out[3]_i_2/O
                         net (fo=4, routed)           2.765     7.814    graphics/hd/apple_exists
    SLICE_X41Y34         LUT4 (Prop_lut4_I3_O)        0.124     7.938 r  graphics/hd/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     7.938    graphics/hd/red_out0[3]
    SLICE_X41Y34         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122    12.580 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529    13.109    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    13.363 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.441    14.804    graphics/hd/pixel_clock01_out
    SLICE_X41Y34         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.398    15.202    
                         clock uncertainty           -0.319    14.884    
    SLICE_X41Y34         FDCE (Setup_fdce_C_D)        0.029    14.913    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -7.938    
  -------------------------------------------------------------------
                         slack                                  6.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.540ns (19.740%)  route 2.196ns (80.260%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        1.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.650ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.557    -0.624    food/part/vs/tile_clock
    SLICE_X41Y32         FDRE                                         r  food/part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  food/part/vs/sync_reg[1][7]/Q
                         net (fo=101, routed)         0.721     0.238    snek/genblk1[84].part/green_out[3]_i_10_2
    SLICE_X45Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.283 f  snek/genblk1[84].part/green_out[3]_i_31/O
                         net (fo=1, routed)           0.726     1.009    snek/genblk1[84].part/v_match
    SLICE_X42Y20         LUT4 (Prop_lut4_I1_O)        0.045     1.054 r  snek/genblk1[84].part/green_out[3]_i_10/O
                         net (fo=1, routed)           0.000     1.054    snek/genblk1[84].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.199 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.199    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.244 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.748     1.992    graphics/hd/exists
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.119     2.111 r  graphics/hd/green_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.111    graphics/hd/green_out0[3]
    SLICE_X42Y27         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.055    -0.519 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.243    -0.276    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107    -0.169 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.820     0.650    graphics/hd/pixel_clock01_out
    SLICE_X42Y27         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.555     1.206    
                         clock uncertainty            0.319     1.524    
    SLICE_X42Y27         FDCE (Hold_fdce_C_D)         0.131     1.655    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.733ns  (logic 0.537ns (19.652%)  route 2.196ns (80.348%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.650ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.557    -0.624    food/part/vs/tile_clock
    SLICE_X41Y32         FDRE                                         r  food/part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  food/part/vs/sync_reg[1][7]/Q
                         net (fo=101, routed)         0.721     0.238    snek/genblk1[84].part/green_out[3]_i_10_2
    SLICE_X45Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.283 f  snek/genblk1[84].part/green_out[3]_i_31/O
                         net (fo=1, routed)           0.726     1.009    snek/genblk1[84].part/v_match
    SLICE_X42Y20         LUT4 (Prop_lut4_I1_O)        0.045     1.054 r  snek/genblk1[84].part/green_out[3]_i_10/O
                         net (fo=1, routed)           0.000     1.054    snek/genblk1[84].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.199 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.199    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.244 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.748     1.992    graphics/hd/exists
    SLICE_X42Y27         LUT5 (Prop_lut5_I1_O)        0.116     2.108 r  graphics/hd/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     2.108    graphics/hd/blue_out0[2]
    SLICE_X42Y27         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.055    -0.519 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.243    -0.276    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107    -0.169 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.820     0.650    graphics/hd/pixel_clock01_out
    SLICE_X42Y27         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.206    
                         clock uncertainty            0.319     1.524    
    SLICE_X42Y27         FDCE (Hold_fdce_C_D)         0.120     1.644    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 food/part/hs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.231ns (7.997%)  route 2.658ns (92.003%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.657ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.551    -0.630    food/part/hs/tile_clock
    SLICE_X39Y26         FDRE                                         r  food/part/hs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  food/part/hs/sync_reg[1][7]/Q
                         net (fo=101, routed)         1.324     0.834    food/part/hs/sync_reg[1][7]_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I4_O)        0.045     0.879 r  food/part/hs/red_out[3]_i_2/O
                         net (fo=4, routed)           1.334     2.213    graphics/hd/apple_exists
    SLICE_X41Y34         LUT4 (Prop_lut4_I3_O)        0.045     2.258 r  graphics/hd/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.258    graphics/hd/red_out0[3]
    SLICE_X41Y34         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.055    -0.519 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.243    -0.276    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107    -0.169 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.827     0.657    graphics/hd/pixel_clock01_out
    SLICE_X41Y34         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.555     1.213    
                         clock uncertainty            0.319     1.531    
    SLICE_X41Y34         FDCE (Hold_fdce_C_D)         0.091     1.622    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.636    





---------------------------------------------------------------------------------------------------
From Clock:  vga_hd_vga_clock
  To Clock:  vga_hd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        1.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.822ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        4.793ns  (logic 2.067ns (43.123%)  route 2.726ns (56.877%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.334ns = ( 14.802 - 13.468 ) 
    Source Clock Delay      (SCD):    2.323ns = ( 9.058 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236     6.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152     6.610 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     7.198    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     7.496 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561     9.058    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419     9.477 f  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.878    10.355    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.296    10.651 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=3, routed)           0.605    11.256    graphics/hd/v_count[0]_i_3__0_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.380 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.465    11.845    graphics/hd/h_sync_state1__4
    SLICE_X38Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.969 f  graphics/hd/v_count[0]_i_6__0/O
                         net (fo=14, routed)          0.778    12.747    graphics/hd/v_count1__10
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.124    12.871 r  graphics/hd/v_count[0]_i_11__0/O
                         net (fo=1, routed)           0.000    12.871    graphics/hd/v_count[0]_i_11__0_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.403 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    13.403    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.517 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.517    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.851 r  graphics/hd/v_count_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    13.851    graphics/hd/v_count_reg[8]_i_1__0_n_6
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122    12.580 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529    13.109    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    13.363 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.439    14.802    graphics/hd/pixel_clock01_out
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[9]/C
                         clock pessimism              0.963    15.765    
                         clock uncertainty           -0.153    15.611    
    SLICE_X37Y34         FDCE (Setup_fdce_C_D)        0.062    15.673    graphics/hd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.673    
                         arrival time                         -13.851    
  -------------------------------------------------------------------
                         slack                                  1.822    

Slack (MET) :             1.843ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        4.772ns  (logic 2.046ns (42.872%)  route 2.726ns (57.128%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.334ns = ( 14.802 - 13.468 ) 
    Source Clock Delay      (SCD):    2.323ns = ( 9.058 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236     6.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152     6.610 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     7.198    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     7.496 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561     9.058    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419     9.477 f  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.878    10.355    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.296    10.651 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=3, routed)           0.605    11.256    graphics/hd/v_count[0]_i_3__0_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.380 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.465    11.845    graphics/hd/h_sync_state1__4
    SLICE_X38Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.969 f  graphics/hd/v_count[0]_i_6__0/O
                         net (fo=14, routed)          0.778    12.747    graphics/hd/v_count1__10
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.124    12.871 r  graphics/hd/v_count[0]_i_11__0/O
                         net (fo=1, routed)           0.000    12.871    graphics/hd/v_count[0]_i_11__0_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.403 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    13.403    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.517 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.517    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.830 r  graphics/hd/v_count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    13.830    graphics/hd/v_count_reg[8]_i_1__0_n_4
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122    12.580 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529    13.109    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    13.363 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.439    14.802    graphics/hd/pixel_clock01_out
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[11]/C
                         clock pessimism              0.963    15.765    
                         clock uncertainty           -0.153    15.611    
    SLICE_X37Y34         FDCE (Setup_fdce_C_D)        0.062    15.673    graphics/hd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.673    
                         arrival time                         -13.830    
  -------------------------------------------------------------------
                         slack                                  1.843    

Slack (MET) :             1.917ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        4.698ns  (logic 1.972ns (41.973%)  route 2.726ns (58.027%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.334ns = ( 14.802 - 13.468 ) 
    Source Clock Delay      (SCD):    2.323ns = ( 9.058 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236     6.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152     6.610 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     7.198    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     7.496 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561     9.058    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419     9.477 f  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.878    10.355    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.296    10.651 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=3, routed)           0.605    11.256    graphics/hd/v_count[0]_i_3__0_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.380 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.465    11.845    graphics/hd/h_sync_state1__4
    SLICE_X38Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.969 f  graphics/hd/v_count[0]_i_6__0/O
                         net (fo=14, routed)          0.778    12.747    graphics/hd/v_count1__10
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.124    12.871 r  graphics/hd/v_count[0]_i_11__0/O
                         net (fo=1, routed)           0.000    12.871    graphics/hd/v_count[0]_i_11__0_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.403 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    13.403    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.517 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.517    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.756 r  graphics/hd/v_count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    13.756    graphics/hd/v_count_reg[8]_i_1__0_n_5
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122    12.580 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529    13.109    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    13.363 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.439    14.802    graphics/hd/pixel_clock01_out
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[10]/C
                         clock pessimism              0.963    15.765    
                         clock uncertainty           -0.153    15.611    
    SLICE_X37Y34         FDCE (Setup_fdce_C_D)        0.062    15.673    graphics/hd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.673    
                         arrival time                         -13.756    
  -------------------------------------------------------------------
                         slack                                  1.917    

Slack (MET) :             1.933ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        4.682ns  (logic 1.956ns (41.774%)  route 2.726ns (58.226%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.334ns = ( 14.802 - 13.468 ) 
    Source Clock Delay      (SCD):    2.323ns = ( 9.058 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236     6.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152     6.610 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     7.198    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     7.496 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561     9.058    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419     9.477 f  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.878    10.355    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.296    10.651 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=3, routed)           0.605    11.256    graphics/hd/v_count[0]_i_3__0_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.380 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.465    11.845    graphics/hd/h_sync_state1__4
    SLICE_X38Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.969 f  graphics/hd/v_count[0]_i_6__0/O
                         net (fo=14, routed)          0.778    12.747    graphics/hd/v_count1__10
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.124    12.871 r  graphics/hd/v_count[0]_i_11__0/O
                         net (fo=1, routed)           0.000    12.871    graphics/hd/v_count[0]_i_11__0_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.403 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    13.403    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.517 r  graphics/hd/v_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.517    graphics/hd/v_count_reg[4]_i_1__0_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.740 r  graphics/hd/v_count_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    13.740    graphics/hd/v_count_reg[8]_i_1__0_n_7
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122    12.580 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529    13.109    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    13.363 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.439    14.802    graphics/hd/pixel_clock01_out
    SLICE_X37Y34         FDCE                                         r  graphics/hd/v_count_reg[8]/C
                         clock pessimism              0.963    15.765    
                         clock uncertainty           -0.153    15.611    
    SLICE_X37Y34         FDCE (Setup_fdce_C_D)        0.062    15.673    graphics/hd/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.673    
                         arrival time                         -13.740    
  -------------------------------------------------------------------
                         slack                                  1.933    

Slack (MET) :             1.935ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        4.679ns  (logic 1.953ns (41.737%)  route 2.726ns (58.263%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.333ns = ( 14.801 - 13.468 ) 
    Source Clock Delay      (SCD):    2.323ns = ( 9.058 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236     6.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152     6.610 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     7.198    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     7.496 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561     9.058    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419     9.477 f  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.878    10.355    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.296    10.651 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=3, routed)           0.605    11.256    graphics/hd/v_count[0]_i_3__0_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.380 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.465    11.845    graphics/hd/h_sync_state1__4
    SLICE_X38Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.969 f  graphics/hd/v_count[0]_i_6__0/O
                         net (fo=14, routed)          0.778    12.747    graphics/hd/v_count1__10
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.124    12.871 r  graphics/hd/v_count[0]_i_11__0/O
                         net (fo=1, routed)           0.000    12.871    graphics/hd/v_count[0]_i_11__0_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.403 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    13.403    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.737 r  graphics/hd/v_count_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    13.737    graphics/hd/v_count_reg[4]_i_1__0_n_6
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122    12.580 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529    13.109    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    13.363 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.438    14.801    graphics/hd/pixel_clock01_out
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[5]/C
                         clock pessimism              0.963    15.764    
                         clock uncertainty           -0.153    15.610    
    SLICE_X37Y33         FDCE (Setup_fdce_C_D)        0.062    15.672    graphics/hd/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.672    
                         arrival time                         -13.737    
  -------------------------------------------------------------------
                         slack                                  1.935    

Slack (MET) :             1.956ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        4.658ns  (logic 1.932ns (41.474%)  route 2.726ns (58.526%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.333ns = ( 14.801 - 13.468 ) 
    Source Clock Delay      (SCD):    2.323ns = ( 9.058 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236     6.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152     6.610 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     7.198    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     7.496 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561     9.058    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419     9.477 f  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.878    10.355    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.296    10.651 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=3, routed)           0.605    11.256    graphics/hd/v_count[0]_i_3__0_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.380 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.465    11.845    graphics/hd/h_sync_state1__4
    SLICE_X38Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.969 f  graphics/hd/v_count[0]_i_6__0/O
                         net (fo=14, routed)          0.778    12.747    graphics/hd/v_count1__10
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.124    12.871 r  graphics/hd/v_count[0]_i_11__0/O
                         net (fo=1, routed)           0.000    12.871    graphics/hd/v_count[0]_i_11__0_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.403 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    13.403    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.716 r  graphics/hd/v_count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    13.716    graphics/hd/v_count_reg[4]_i_1__0_n_4
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122    12.580 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529    13.109    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    13.363 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.438    14.801    graphics/hd/pixel_clock01_out
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[7]/C
                         clock pessimism              0.963    15.764    
                         clock uncertainty           -0.153    15.610    
    SLICE_X37Y33         FDCE (Setup_fdce_C_D)        0.062    15.672    graphics/hd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.672    
                         arrival time                         -13.716    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             2.030ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        4.584ns  (logic 1.858ns (40.530%)  route 2.726ns (59.470%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.333ns = ( 14.801 - 13.468 ) 
    Source Clock Delay      (SCD):    2.323ns = ( 9.058 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236     6.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152     6.610 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     7.198    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     7.496 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561     9.058    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419     9.477 f  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.878    10.355    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.296    10.651 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=3, routed)           0.605    11.256    graphics/hd/v_count[0]_i_3__0_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.380 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.465    11.845    graphics/hd/h_sync_state1__4
    SLICE_X38Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.969 f  graphics/hd/v_count[0]_i_6__0/O
                         net (fo=14, routed)          0.778    12.747    graphics/hd/v_count1__10
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.124    12.871 r  graphics/hd/v_count[0]_i_11__0/O
                         net (fo=1, routed)           0.000    12.871    graphics/hd/v_count[0]_i_11__0_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.403 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    13.403    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.642 r  graphics/hd/v_count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    13.642    graphics/hd/v_count_reg[4]_i_1__0_n_5
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122    12.580 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529    13.109    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    13.363 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.438    14.801    graphics/hd/pixel_clock01_out
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[6]/C
                         clock pessimism              0.963    15.764    
                         clock uncertainty           -0.153    15.610    
    SLICE_X37Y33         FDCE (Setup_fdce_C_D)        0.062    15.672    graphics/hd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.672    
                         arrival time                         -13.642    
  -------------------------------------------------------------------
                         slack                                  2.030    

Slack (MET) :             2.046ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        4.568ns  (logic 1.842ns (40.321%)  route 2.726ns (59.679%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.333ns = ( 14.801 - 13.468 ) 
    Source Clock Delay      (SCD):    2.323ns = ( 9.058 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236     6.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152     6.610 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     7.198    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     7.496 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561     9.058    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419     9.477 f  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.878    10.355    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.296    10.651 r  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=3, routed)           0.605    11.256    graphics/hd/v_count[0]_i_3__0_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.380 f  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.465    11.845    graphics/hd/h_sync_state1__4
    SLICE_X38Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.969 f  graphics/hd/v_count[0]_i_6__0/O
                         net (fo=14, routed)          0.778    12.747    graphics/hd/v_count1__10
    SLICE_X37Y32         LUT2 (Prop_lut2_I1_O)        0.124    12.871 r  graphics/hd/v_count[0]_i_11__0/O
                         net (fo=1, routed)           0.000    12.871    graphics/hd/v_count[0]_i_11__0_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.403 r  graphics/hd/v_count_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    13.403    graphics/hd/v_count_reg[0]_i_2__0_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.626 r  graphics/hd/v_count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    13.626    graphics/hd/v_count_reg[4]_i_1__0_n_7
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122    12.580 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529    13.109    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    13.363 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.438    14.801    graphics/hd/pixel_clock01_out
    SLICE_X37Y33         FDCE                                         r  graphics/hd/v_count_reg[4]/C
                         clock pessimism              0.963    15.764    
                         clock uncertainty           -0.153    15.610    
    SLICE_X37Y33         FDCE (Setup_fdce_C_D)        0.062    15.672    graphics/hd/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.672    
                         arrival time                         -13.626    
  -------------------------------------------------------------------
                         slack                                  2.046    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        4.263ns  (logic 1.087ns (25.498%)  route 3.176ns (74.502%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 14.800 - 13.468 ) 
    Source Clock Delay      (SCD):    2.323ns = ( 9.058 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236     6.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152     6.610 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     7.198    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     7.496 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561     9.058    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419     9.477 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.878    10.355    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.296    10.651 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=3, routed)           0.605    11.256    graphics/hd/v_count[0]_i_3__0_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.380 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.465    11.845    graphics/hd/h_sync_state1__4
    SLICE_X38Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.969 r  graphics/hd/v_count[0]_i_6__0/O
                         net (fo=14, routed)          0.387    12.356    graphics/hd/v_count1__10
    SLICE_X40Y35         LUT6 (Prop_lut6_I5_O)        0.124    12.480 r  graphics/hd/v_count[0]_i_1__0/O
                         net (fo=12, routed)          0.840    13.321    graphics/hd/v_count[0]_i_1__0_n_0
    SLICE_X37Y32         FDCE                                         r  graphics/hd/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122    12.580 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529    13.109    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    13.363 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.437    14.800    graphics/hd/pixel_clock01_out
    SLICE_X37Y32         FDCE                                         r  graphics/hd/v_count_reg[0]/C
                         clock pessimism              0.963    15.763    
                         clock uncertainty           -0.153    15.609    
    SLICE_X37Y32         FDCE (Setup_fdce_C_CE)      -0.205    15.404    graphics/hd/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.404    
                         arrival time                         -13.321    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 graphics/hd/h_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vga_hd_vga_clock_1 rise@13.468ns - vga_hd_vga_clock rise@6.734ns)
  Data Path Delay:        4.263ns  (logic 1.087ns (25.498%)  route 3.176ns (74.502%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 14.800 - 13.468 ) 
    Source Clock Delay      (SCD):    2.323ns = ( 9.058 - 6.734 ) 
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      6.734     6.734 r  
    W5                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.192 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.425    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     2.465 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.126    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.222 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236     6.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152     6.610 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     7.198    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     7.496 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.561     9.058    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDCE (Prop_fdce_C_Q)         0.419     9.477 r  graphics/hd/h_count_reg[9]/Q
                         net (fo=5, routed)           0.878    10.355    graphics/hd/sen_h_count[1]_15[9]
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.296    10.651 f  graphics/hd/v_count[0]_i_3__0/O
                         net (fo=3, routed)           0.605    11.256    graphics/hd/v_count[0]_i_3__0_n_0
    SLICE_X40Y35         LUT6 (Prop_lut6_I0_O)        0.124    11.380 r  graphics/hd/h_sync_state_i_3/O
                         net (fo=2, routed)           0.465    11.845    graphics/hd/h_sync_state1__4
    SLICE_X38Y34         LUT6 (Prop_lut6_I4_O)        0.124    11.969 r  graphics/hd/v_count[0]_i_6__0/O
                         net (fo=14, routed)          0.387    12.356    graphics/hd/v_count1__10
    SLICE_X40Y35         LUT6 (Prop_lut6_I5_O)        0.124    12.480 r  graphics/hd/v_count[0]_i_1__0/O
                         net (fo=12, routed)          0.840    13.321    graphics/hd/v_count[0]_i_1__0_n_0
    SLICE_X37Y32         FDCE                                         r  graphics/hd/v_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122    12.580 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529    13.109    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    13.363 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.437    14.800    graphics/hd/pixel_clock01_out
    SLICE_X37Y32         FDCE                                         r  graphics/hd/v_count_reg[1]/C
                         clock pessimism              0.963    15.763    
                         clock uncertainty           -0.153    15.609    
    SLICE_X37Y32         FDCE (Setup_fdce_C_CE)      -0.205    15.404    graphics/hd/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.404    
                         arrival time                         -13.321    
  -------------------------------------------------------------------
                         slack                                  2.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 food/rng/value_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.564    -0.617    food/rng/value_reg[19]_0
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.476 r  food/rng/value_reg[1]/Q
                         net (fo=2, routed)           0.119    -0.357    food/rng/Q[1]
    SLICE_X38Y0          FDPE                                         r  food/rng/value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X38Y0          FDPE                                         r  food/rng/value_reg[0]/C
                         clock pessimism              0.255    -0.601    
                         clock uncertainty            0.153    -0.448    
    SLICE_X38Y0          FDPE (Hold_fdpe_C_D)         0.059    -0.389    food/rng/value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 food/rng/value_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.968%)  route 0.173ns (55.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.564    -0.617    food/rng/value_reg[19]_0
    SLICE_X36Y1          FDPE                                         r  food/rng/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.476 r  food/rng/value_reg[6]/Q
                         net (fo=2, routed)           0.173    -0.304    food/rng/Q[6]
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[5]/C
                         clock pessimism              0.255    -0.601    
                         clock uncertainty            0.153    -0.448    
    SLICE_X39Y1          FDPE (Hold_fdpe_C_D)         0.075    -0.373    food/rng/value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 food/rng/value_reg[16]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.229%)  route 0.185ns (56.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.564    -0.617    food/rng/value_reg[19]_0
    SLICE_X33Y1          FDPE                                         r  food/rng/value_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.476 r  food/rng/value_reg[16]/Q
                         net (fo=1, routed)           0.185    -0.291    food/rng/value_reg_n_0_[16]
    SLICE_X30Y1          FDPE                                         r  food/rng/value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X30Y1          FDPE                                         r  food/rng/value_reg[15]/C
                         clock pessimism              0.255    -0.601    
                         clock uncertainty            0.153    -0.448    
    SLICE_X30Y1          FDPE (Hold_fdpe_C_D)         0.087    -0.361    food/rng/value_reg[15]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 food/rng/value_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.104%)  route 0.177ns (51.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.564    -0.617    food/rng/value_reg[19]_0
    SLICE_X30Y1          FDPE                                         r  food/rng/value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDPE (Prop_fdpe_C_Q)         0.164    -0.453 r  food/rng/value_reg[15]/Q
                         net (fo=2, routed)           0.177    -0.276    food/rng/Q[15]
    SLICE_X28Y1          FDPE                                         r  food/rng/value_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.834    -0.856    food/rng/value_reg[19]_0
    SLICE_X28Y1          FDPE                                         r  food/rng/value_reg[14]/C
                         clock pessimism              0.274    -0.581    
                         clock uncertainty            0.153    -0.428    
    SLICE_X28Y1          FDPE (Hold_fdpe_C_D)         0.075    -0.353    food/rng/value_reg[14]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 food/rng/value_reg[18]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.564    -0.617    food/rng/value_reg[19]_0
    SLICE_X33Y1          FDPE                                         r  food/rng/value_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDPE (Prop_fdpe_C_Q)         0.128    -0.489 r  food/rng/value_reg[18]/Q
                         net (fo=1, routed)           0.119    -0.370    food/rng/value_reg_n_0_[18]
    SLICE_X33Y1          FDPE                                         r  food/rng/value_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X33Y1          FDPE                                         r  food/rng/value_reg[17]/C
                         clock pessimism              0.239    -0.617    
                         clock uncertainty            0.153    -0.464    
    SLICE_X33Y1          FDPE (Hold_fdpe_C_D)         0.012    -0.452    food/rng/value_reg[17]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 food/rng/value_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.760%)  route 0.181ns (56.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.564    -0.617    food/rng/value_reg[19]_0
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.476 r  food/rng/value_reg[3]/Q
                         net (fo=2, routed)           0.181    -0.295    food/rng/Q[3]
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[2]/C
                         clock pessimism              0.239    -0.617    
                         clock uncertainty            0.153    -0.464    
    SLICE_X39Y1          FDPE (Hold_fdpe_C_D)         0.066    -0.398    food/rng/value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 food/rng/value_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.649%)  route 0.182ns (56.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.564    -0.617    food/rng/value_reg[19]_0
    SLICE_X28Y1          FDPE                                         r  food/rng/value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.476 r  food/rng/value_reg[12]/Q
                         net (fo=2, routed)           0.182    -0.294    food/rng/Q[12]
    SLICE_X28Y1          FDPE                                         r  food/rng/value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.834    -0.856    food/rng/value_reg[19]_0
    SLICE_X28Y1          FDPE                                         r  food/rng/value_reg[11]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.153    -0.464    
    SLICE_X28Y1          FDPE (Hold_fdpe_C_D)         0.066    -0.398    food/rng/value_reg[11]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 food/rng/value_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.776%)  route 0.179ns (52.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.564    -0.617    food/rng/value_reg[19]_0
    SLICE_X30Y1          FDPE                                         r  food/rng/value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDPE (Prop_fdpe_C_Q)         0.164    -0.453 r  food/rng/value_reg[8]/Q
                         net (fo=2, routed)           0.179    -0.274    food/rng/Q[8]
    SLICE_X32Y1          FDPE                                         r  food/rng/value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X32Y1          FDPE                                         r  food/rng/value_reg[7]/C
                         clock pessimism              0.255    -0.601    
                         clock uncertainty            0.153    -0.448    
    SLICE_X32Y1          FDPE (Hold_fdpe_C_D)         0.070    -0.378    food/rng/value_reg[7]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 graphics/hd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            graphics/hd/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.662ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.796    -0.385    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.044    -0.341 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.219    -0.123    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088    -0.035 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.563     0.528    graphics/hd/pixel_clock01_out
    SLICE_X36Y43         FDRE                                         r  graphics/hd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     0.669 r  graphics/hd/v_sync_reg/Q
                         net (fo=2, routed)           0.185     0.854    graphics/hd/sen_v_sync[1]_13
    SLICE_X36Y43         LUT3 (Prop_lut3_I2_O)        0.042     0.896 r  graphics/hd/v_sync_i_1__0/O
                         net (fo=1, routed)           0.000     0.896    graphics/hd/v_sync_i_1__0_n_0
    SLICE_X36Y43         FDRE                                         r  graphics/hd/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.055    -0.519 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.243    -0.276    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107    -0.169 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.832     0.662    graphics/hd/pixel_clock01_out
    SLICE_X36Y43         FDRE                                         r  graphics/hd/v_sync_reg/C
                         clock pessimism             -0.135     0.528    
                         clock uncertainty            0.153     0.681    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.105     0.786    graphics/hd/v_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 food/rng/value_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng/value_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - vga_hd_vga_clock rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.099%)  route 0.172ns (54.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.564    -0.617    food/rng/value_reg[19]_0
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.476 r  food/rng/value_reg[2]/Q
                         net (fo=2, routed)           0.172    -0.305    food/rng/Q[2]
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[1]/C
                         clock pessimism              0.239    -0.617    
                         clock uncertainty            0.153    -0.464    
    SLICE_X39Y1          FDPE (Hold_fdpe_C_D)         0.046    -0.418    food/rng/value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.113    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock_1
  To Clock:  vga_hd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack        6.468ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.468ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        9.438ns  (logic 1.954ns (20.703%)  route 7.484ns (79.297%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.328ns = ( 14.796 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.570    -0.942    food/part/vs/tile_clock
    SLICE_X49Y5          FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=101, routed)         2.315     1.829    snek/genblk1[86].part/green_out[3]_i_88_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.953 f  snek/genblk1[86].part/green_out[3]_i_180/O
                         net (fo=1, routed)           1.052     3.005    snek/genblk1[86].part/green_out[3]_i_180_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I5_O)        0.124     3.129 f  snek/genblk1[86].part/green_out[3]_i_88/O
                         net (fo=1, routed)           1.133     4.262    snek/genblk1[85].part/v_match
    SLICE_X43Y29         LUT6 (Prop_lut6_I3_O)        0.124     4.386 r  snek/genblk1[85].part/green_out[3]_i_30/O
                         net (fo=1, routed)           1.358     5.744    snek/genblk1[84].part/green_out_reg[3]_i_3
    SLICE_X42Y20         LUT4 (Prop_lut4_I0_O)        0.124     5.868 r  snek/genblk1[84].part/green_out[3]_i_10/O
                         net (fo=1, routed)           0.000     5.868    snek/genblk1[84].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.381 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.381    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.538 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.626     8.165    graphics/hd/exists
    SLICE_X42Y27         LUT5 (Prop_lut5_I1_O)        0.332     8.497 r  graphics/hd/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     8.497    graphics/hd/blue_out0[2]
    SLICE_X42Y27         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122    12.580 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529    13.109    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    13.363 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433    14.796    graphics/hd/pixel_clock01_out
    SLICE_X42Y27         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.398    15.194    
                         clock uncertainty           -0.307    14.887    
    SLICE_X42Y27         FDCE (Setup_fdce_C_D)        0.077    14.964    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.964    
                         arrival time                          -8.497    
  -------------------------------------------------------------------
                         slack                                  6.468    

Slack (MET) :             6.517ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        9.430ns  (logic 1.946ns (20.636%)  route 7.484ns (79.364%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        2.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.328ns = ( 14.796 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.570    -0.942    food/part/vs/tile_clock
    SLICE_X49Y5          FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=101, routed)         2.315     1.829    snek/genblk1[86].part/green_out[3]_i_88_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.953 f  snek/genblk1[86].part/green_out[3]_i_180/O
                         net (fo=1, routed)           1.052     3.005    snek/genblk1[86].part/green_out[3]_i_180_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I5_O)        0.124     3.129 f  snek/genblk1[86].part/green_out[3]_i_88/O
                         net (fo=1, routed)           1.133     4.262    snek/genblk1[85].part/v_match
    SLICE_X43Y29         LUT6 (Prop_lut6_I3_O)        0.124     4.386 r  snek/genblk1[85].part/green_out[3]_i_30/O
                         net (fo=1, routed)           1.358     5.744    snek/genblk1[84].part/green_out_reg[3]_i_3
    SLICE_X42Y20         LUT4 (Prop_lut4_I0_O)        0.124     5.868 r  snek/genblk1[84].part/green_out[3]_i_10/O
                         net (fo=1, routed)           0.000     5.868    snek/genblk1[84].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.381 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.381    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.538 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.626     8.165    graphics/hd/exists
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.324     8.489 r  graphics/hd/green_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.489    graphics/hd/green_out0[3]
    SLICE_X42Y27         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122    12.580 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529    13.109    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    13.363 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433    14.796    graphics/hd/pixel_clock01_out
    SLICE_X42Y27         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.398    15.194    
                         clock uncertainty           -0.307    14.887    
    SLICE_X42Y27         FDCE (Setup_fdce_C_D)        0.118    15.005    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         15.005    
                         arrival time                          -8.489    
  -------------------------------------------------------------------
                         slack                                  6.517    

Slack (MET) :             6.986ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (vga_hd_vga_clock_1 rise@13.468ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        8.901ns  (logic 0.952ns (10.696%)  route 7.949ns (89.304%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        2.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.336ns = ( 14.804 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.549    -0.963    food/part/vs/tile_clock
    SLICE_X47Y26         FDRE                                         r  food/part/vs/sync_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  food/part/vs/sync_reg[1][5]/Q
                         net (fo=101, routed)         2.356     1.850    food/part/vs/sync_reg[1][5]_0
    SLICE_X43Y4          LUT4 (Prop_lut4_I3_O)        0.124     1.974 f  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.292     3.265    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I5_O)        0.124     3.389 f  food/part/vs/red_out[3]_i_3/O
                         net (fo=1, routed)           1.536     4.925    food/part/hs/red_out_reg[3]
    SLICE_X41Y7          LUT6 (Prop_lut6_I0_O)        0.124     5.049 r  food/part/hs/red_out[3]_i_2/O
                         net (fo=4, routed)           2.765     7.814    graphics/hd/apple_exists
    SLICE_X41Y34         LUT4 (Prop_lut4_I3_O)        0.124     7.938 r  graphics/hd/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     7.938    graphics/hd/red_out0[3]
    SLICE_X41Y34         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  clk (IN)
                         net (fo=0)                   0.000    13.468    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     8.800 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    10.382    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.473 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    12.458    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122    12.580 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529    13.109    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    13.363 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.441    14.804    graphics/hd/pixel_clock01_out
    SLICE_X41Y34         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.398    15.202    
                         clock uncertainty           -0.307    14.895    
    SLICE_X41Y34         FDCE (Setup_fdce_C_D)        0.029    14.924    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                          -7.938    
  -------------------------------------------------------------------
                         slack                                  6.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.540ns (19.740%)  route 2.196ns (80.260%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        1.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.650ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.557    -0.624    food/part/vs/tile_clock
    SLICE_X41Y32         FDRE                                         r  food/part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  food/part/vs/sync_reg[1][7]/Q
                         net (fo=101, routed)         0.721     0.238    snek/genblk1[84].part/green_out[3]_i_10_2
    SLICE_X45Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.283 f  snek/genblk1[84].part/green_out[3]_i_31/O
                         net (fo=1, routed)           0.726     1.009    snek/genblk1[84].part/v_match
    SLICE_X42Y20         LUT4 (Prop_lut4_I1_O)        0.045     1.054 r  snek/genblk1[84].part/green_out[3]_i_10/O
                         net (fo=1, routed)           0.000     1.054    snek/genblk1[84].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.199 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.199    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.244 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.748     1.992    graphics/hd/exists
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.119     2.111 r  graphics/hd/green_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.111    graphics/hd/green_out0[3]
    SLICE_X42Y27         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.055    -0.519 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.243    -0.276    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107    -0.169 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.820     0.650    graphics/hd/pixel_clock01_out
    SLICE_X42Y27         FDCE                                         r  graphics/hd/green_out_reg[3]/C
                         clock pessimism              0.555     1.206    
                         clock uncertainty            0.307     1.513    
    SLICE_X42Y27         FDCE (Hold_fdce_C_D)         0.131     1.644    graphics/hd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.733ns  (logic 0.537ns (19.652%)  route 2.196ns (80.348%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.650ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.557    -0.624    food/part/vs/tile_clock
    SLICE_X41Y32         FDRE                                         r  food/part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  food/part/vs/sync_reg[1][7]/Q
                         net (fo=101, routed)         0.721     0.238    snek/genblk1[84].part/green_out[3]_i_10_2
    SLICE_X45Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.283 f  snek/genblk1[84].part/green_out[3]_i_31/O
                         net (fo=1, routed)           0.726     1.009    snek/genblk1[84].part/v_match
    SLICE_X42Y20         LUT4 (Prop_lut4_I1_O)        0.045     1.054 r  snek/genblk1[84].part/green_out[3]_i_10/O
                         net (fo=1, routed)           0.000     1.054    snek/genblk1[84].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.199 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.199    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.244 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.748     1.992    graphics/hd/exists
    SLICE_X42Y27         LUT5 (Prop_lut5_I1_O)        0.116     2.108 r  graphics/hd/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     2.108    graphics/hd/blue_out0[2]
    SLICE_X42Y27         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.055    -0.519 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.243    -0.276    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107    -0.169 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.820     0.650    graphics/hd/pixel_clock01_out
    SLICE_X42Y27         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.206    
                         clock uncertainty            0.307     1.513    
    SLICE_X42Y27         FDCE (Hold_fdce_C_D)         0.120     1.633    graphics/hd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 food/part/hs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             vga_hd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_hd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 0.231ns (7.997%)  route 2.658ns (92.003%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.657ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.551    -0.630    food/part/hs/tile_clock
    SLICE_X39Y26         FDRE                                         r  food/part/hs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  food/part/hs/sync_reg[1][7]/Q
                         net (fo=101, routed)         1.324     0.834    food/part/hs/sync_reg[1][7]_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I4_O)        0.045     0.879 r  food/part/hs/red_out[3]_i_2/O
                         net (fo=4, routed)           1.334     2.213    graphics/hd/apple_exists
    SLICE_X41Y34         LUT4 (Prop_lut4_I3_O)        0.045     2.258 r  graphics/hd/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.258    graphics/hd/red_out0[3]
    SLICE_X41Y34         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.055    -0.519 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.243    -0.276    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107    -0.169 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.827     0.657    graphics/hd/pixel_clock01_out
    SLICE_X41Y34         FDCE                                         r  graphics/hd/red_out_reg[3]/C
                         clock pessimism              0.555     1.213    
                         clock uncertainty            0.307     1.520    
    SLICE_X41Y34         FDCE (Hold_fdce_C_D)         0.091     1.611    graphics/hd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.648    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock
  To Clock:  vga_sd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       19.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.760ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.187ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock rise@53.872ns)
  Data Path Delay:        9.826ns  (logic 0.952ns (9.688%)  route 8.874ns (90.312%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        2.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.959ns = ( 81.767 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.963ns = ( 52.910 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.549    52.910    food/part/vs/tile_clock
    SLICE_X47Y26         FDRE                                         r  food/part/vs/sync_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.456    53.366 r  food/part/vs/sync_reg[1][5]/Q
                         net (fo=101, routed)         2.356    55.722    food/part/vs/sync_reg[1][5]_0
    SLICE_X43Y4          LUT4 (Prop_lut4_I3_O)        0.124    55.846 f  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.292    57.137    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I5_O)        0.124    57.261 f  food/part/vs/red_out[3]_i_3/O
                         net (fo=1, routed)           1.536    58.797    food/part/hs/red_out_reg[3]
    SLICE_X41Y7          LUT6 (Prop_lut6_I0_O)        0.124    58.921 r  food/part/hs/red_out[3]_i_2/O
                         net (fo=4, routed)           3.691    62.612    graphics/sd/apple_exists
    SLICE_X42Y35         LUT4 (Prop_lut4_I3_O)        0.124    62.736 r  graphics/sd/red_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000    62.736    graphics/sd/red_out0[3]
    SLICE_X42Y35         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.713 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    80.234    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.325 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.442    81.767    graphics/sd/pixel_clock0
    SLICE_X42Y35         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.398    82.166    
                         clock uncertainty           -0.319    81.846    
    SLICE_X42Y35         FDCE (Setup_fdce_C_D)        0.077    81.923    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         81.923    
                         arrival time                         -62.736    
  -------------------------------------------------------------------
                         slack                                 19.187    

Slack (MET) :             19.239ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock rise@53.872ns)
  Data Path Delay:        9.753ns  (logic 1.954ns (20.035%)  route 7.799ns (79.965%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.954ns = ( 81.762 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.942ns = ( 52.931 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.570    52.931    food/part/vs/tile_clock
    SLICE_X49Y5          FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.456    53.387 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=101, routed)         2.315    55.701    snek/genblk1[86].part/green_out[3]_i_88_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I1_O)        0.124    55.825 f  snek/genblk1[86].part/green_out[3]_i_180/O
                         net (fo=1, routed)           1.052    56.877    snek/genblk1[86].part/green_out[3]_i_180_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I5_O)        0.124    57.001 f  snek/genblk1[86].part/green_out[3]_i_88/O
                         net (fo=1, routed)           1.133    58.134    snek/genblk1[85].part/v_match
    SLICE_X43Y29         LUT6 (Prop_lut6_I3_O)        0.124    58.258 r  snek/genblk1[85].part/green_out[3]_i_30/O
                         net (fo=1, routed)           1.358    59.616    snek/genblk1[84].part/green_out_reg[3]_i_3
    SLICE_X42Y20         LUT4 (Prop_lut4_I0_O)        0.124    59.740 r  snek/genblk1[84].part/green_out[3]_i_10/O
                         net (fo=1, routed)           0.000    59.740    snek/genblk1[84].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    60.253 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    60.253    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.410 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.941    62.351    graphics/sd/exists
    SLICE_X42Y31         LUT5 (Prop_lut5_I3_O)        0.332    62.683 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000    62.683    graphics/sd/blue_out0[2]
    SLICE_X42Y31         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.713 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    80.234    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.325 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.437    81.762    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.398    82.161    
                         clock uncertainty           -0.319    81.841    
    SLICE_X42Y31         FDCE (Setup_fdce_C_D)        0.081    81.922    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         81.922    
                         arrival time                         -62.683    
  -------------------------------------------------------------------
                         slack                                 19.239    

Slack (MET) :             19.250ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock rise@53.872ns)
  Data Path Delay:        9.779ns  (logic 1.980ns (20.248%)  route 7.799ns (79.752%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        2.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.954ns = ( 81.762 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.942ns = ( 52.931 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.570    52.931    food/part/vs/tile_clock
    SLICE_X49Y5          FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.456    53.387 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=101, routed)         2.315    55.701    snek/genblk1[86].part/green_out[3]_i_88_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I1_O)        0.124    55.825 f  snek/genblk1[86].part/green_out[3]_i_180/O
                         net (fo=1, routed)           1.052    56.877    snek/genblk1[86].part/green_out[3]_i_180_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I5_O)        0.124    57.001 f  snek/genblk1[86].part/green_out[3]_i_88/O
                         net (fo=1, routed)           1.133    58.134    snek/genblk1[85].part/v_match
    SLICE_X43Y29         LUT6 (Prop_lut6_I3_O)        0.124    58.258 r  snek/genblk1[85].part/green_out[3]_i_30/O
                         net (fo=1, routed)           1.358    59.616    snek/genblk1[84].part/green_out_reg[3]_i_3
    SLICE_X42Y20         LUT4 (Prop_lut4_I0_O)        0.124    59.740 r  snek/genblk1[84].part/green_out[3]_i_10/O
                         net (fo=1, routed)           0.000    59.740    snek/genblk1[84].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    60.253 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    60.253    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.410 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.941    62.351    graphics/sd/exists
    SLICE_X42Y31         LUT4 (Prop_lut4_I1_O)        0.358    62.709 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000    62.709    graphics/sd/green_out0[3]
    SLICE_X42Y31         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.713 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    80.234    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.325 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.437    81.762    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.398    82.161    
                         clock uncertainty           -0.319    81.841    
    SLICE_X42Y31         FDCE (Setup_fdce_C_D)        0.118    81.959    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         81.959    
                         arrival time                         -62.709    
  -------------------------------------------------------------------
                         slack                                 19.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.855ns  (logic 0.535ns (18.736%)  route 2.320ns (81.264%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        1.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.466ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.557    -0.624    food/part/vs/tile_clock
    SLICE_X41Y32         FDRE                                         r  food/part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  food/part/vs/sync_reg[1][7]/Q
                         net (fo=101, routed)         0.721     0.238    snek/genblk1[84].part/green_out[3]_i_10_2
    SLICE_X45Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.283 f  snek/genblk1[84].part/green_out[3]_i_31/O
                         net (fo=1, routed)           0.726     1.009    snek/genblk1[84].part/v_match
    SLICE_X42Y20         LUT4 (Prop_lut4_I1_O)        0.045     1.054 r  snek/genblk1[84].part/green_out[3]_i_10/O
                         net (fo=1, routed)           0.000     1.054    snek/genblk1[84].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.199 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.199    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.244 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.873     2.117    graphics/sd/exists
    SLICE_X42Y31         LUT4 (Prop_lut4_I1_O)        0.114     2.231 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.231    graphics/sd/green_out0[3]
    SLICE_X42Y31         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.824     0.466    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.555     1.021    
                         clock uncertainty            0.319     1.340    
    SLICE_X42Y31         FDCE (Hold_fdce_C_D)         0.131     1.471    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        2.857ns  (logic 0.537ns (18.793%)  route 2.320ns (81.207%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.466ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.557    -0.624    food/part/vs/tile_clock
    SLICE_X41Y32         FDRE                                         r  food/part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  food/part/vs/sync_reg[1][7]/Q
                         net (fo=101, routed)         0.721     0.238    snek/genblk1[84].part/green_out[3]_i_10_2
    SLICE_X45Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.283 f  snek/genblk1[84].part/green_out[3]_i_31/O
                         net (fo=1, routed)           0.726     1.009    snek/genblk1[84].part/v_match
    SLICE_X42Y20         LUT4 (Prop_lut4_I1_O)        0.045     1.054 r  snek/genblk1[84].part/green_out[3]_i_10/O
                         net (fo=1, routed)           0.000     1.054    snek/genblk1[84].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.199 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.199    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.244 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.873     2.117    graphics/sd/exists
    SLICE_X42Y31         LUT5 (Prop_lut5_I3_O)        0.116     2.233 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.233    graphics/sd/blue_out0[2]
    SLICE_X42Y31         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.824     0.466    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.021    
                         clock uncertainty            0.319     1.340    
    SLICE_X42Y31         FDCE (Hold_fdce_C_D)         0.121     1.461    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             1.327ns  (arrival time - required time)
  Source:                 food/part/hs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 0.231ns (6.752%)  route 3.190ns (93.248%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.470ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.551    -0.630    food/part/hs/tile_clock
    SLICE_X39Y26         FDRE                                         r  food/part/hs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  food/part/hs/sync_reg[1][7]/Q
                         net (fo=101, routed)         1.324     0.834    food/part/hs/sync_reg[1][7]_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I4_O)        0.045     0.879 r  food/part/hs/red_out[3]_i_2/O
                         net (fo=4, routed)           1.867     2.746    graphics/sd/apple_exists
    SLICE_X42Y35         LUT4 (Prop_lut4_I3_O)        0.045     2.791 r  graphics/sd/red_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.791    graphics/sd/red_out0[3]
    SLICE_X42Y35         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.828     0.470    graphics/sd/pixel_clock0
    SLICE_X42Y35         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.555     1.025    
                         clock uncertainty            0.319     1.344    
    SLICE_X42Y35         FDCE (Hold_fdce_C_D)         0.120     1.464    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  1.327    





---------------------------------------------------------------------------------------------------
From Clock:  vga_sd_vga_clock
  To Clock:  vga_sd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       34.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.287ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.927ns  (logic 1.818ns (30.672%)  route 4.109ns (69.328%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.961ns = ( 81.769 - 80.808 ) 
    Source Clock Delay      (SCD):    1.858ns = ( 42.262 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.858ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.022 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580    40.602    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.698 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.563    42.262    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456    42.718 f  graphics/sd/h_count_reg[10]/Q
                         net (fo=6, routed)           0.867    43.585    graphics/sd/Q[6]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124    43.709 f  graphics/sd/h_sync_state_i_2/O
                         net (fo=3, routed)           1.030    44.739    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124    44.863 r  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           1.162    46.026    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I0_O)        0.124    46.150 r  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.049    47.199    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X44Y36         LUT2 (Prop_lut2_I0_O)        0.124    47.323 r  graphics/sd/v_count[4]_i_5/O
                         net (fo=1, routed)           0.000    47.323    graphics/sd/v_count[4]_i_5_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    47.855 r  graphics/sd/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    47.855    graphics/sd/v_count_reg[4]_i_1_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    48.189 r  graphics/sd/v_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    48.189    graphics/sd/v_count_reg[8]_i_1_n_6
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.713 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    80.234    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.325 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.444    81.769    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[9]/C
                         clock pessimism              0.858    82.627    
                         clock uncertainty           -0.213    82.414    
    SLICE_X44Y37         FDCE (Setup_fdce_C_D)        0.062    82.476    graphics/sd/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         82.476    
                         arrival time                         -48.189    
  -------------------------------------------------------------------
                         slack                                 34.287    

Slack (MET) :             34.308ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.906ns  (logic 1.797ns (30.426%)  route 4.109ns (69.574%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.961ns = ( 81.769 - 80.808 ) 
    Source Clock Delay      (SCD):    1.858ns = ( 42.262 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.858ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.022 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580    40.602    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.698 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.563    42.262    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456    42.718 f  graphics/sd/h_count_reg[10]/Q
                         net (fo=6, routed)           0.867    43.585    graphics/sd/Q[6]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124    43.709 f  graphics/sd/h_sync_state_i_2/O
                         net (fo=3, routed)           1.030    44.739    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124    44.863 r  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           1.162    46.026    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I0_O)        0.124    46.150 r  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.049    47.199    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X44Y36         LUT2 (Prop_lut2_I0_O)        0.124    47.323 r  graphics/sd/v_count[4]_i_5/O
                         net (fo=1, routed)           0.000    47.323    graphics/sd/v_count[4]_i_5_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    47.855 r  graphics/sd/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    47.855    graphics/sd/v_count_reg[4]_i_1_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    48.168 r  graphics/sd/v_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    48.168    graphics/sd/v_count_reg[8]_i_1_n_4
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.713 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    80.234    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.325 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.444    81.769    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[11]/C
                         clock pessimism              0.858    82.627    
                         clock uncertainty           -0.213    82.414    
    SLICE_X44Y37         FDCE (Setup_fdce_C_D)        0.062    82.476    graphics/sd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         82.476    
                         arrival time                         -48.168    
  -------------------------------------------------------------------
                         slack                                 34.308    

Slack (MET) :             34.382ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.832ns  (logic 1.723ns (29.543%)  route 4.109ns (70.457%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.961ns = ( 81.769 - 80.808 ) 
    Source Clock Delay      (SCD):    1.858ns = ( 42.262 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.858ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.022 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580    40.602    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.698 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.563    42.262    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456    42.718 f  graphics/sd/h_count_reg[10]/Q
                         net (fo=6, routed)           0.867    43.585    graphics/sd/Q[6]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124    43.709 f  graphics/sd/h_sync_state_i_2/O
                         net (fo=3, routed)           1.030    44.739    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124    44.863 r  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           1.162    46.026    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I0_O)        0.124    46.150 r  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.049    47.199    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X44Y36         LUT2 (Prop_lut2_I0_O)        0.124    47.323 r  graphics/sd/v_count[4]_i_5/O
                         net (fo=1, routed)           0.000    47.323    graphics/sd/v_count[4]_i_5_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    47.855 r  graphics/sd/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    47.855    graphics/sd/v_count_reg[4]_i_1_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    48.094 r  graphics/sd/v_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    48.094    graphics/sd/v_count_reg[8]_i_1_n_5
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.713 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    80.234    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.325 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.444    81.769    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[10]/C
                         clock pessimism              0.858    82.627    
                         clock uncertainty           -0.213    82.414    
    SLICE_X44Y37         FDCE (Setup_fdce_C_D)        0.062    82.476    graphics/sd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         82.476    
                         arrival time                         -48.094    
  -------------------------------------------------------------------
                         slack                                 34.382    

Slack (MET) :             34.398ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.816ns  (logic 1.707ns (29.349%)  route 4.109ns (70.651%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.961ns = ( 81.769 - 80.808 ) 
    Source Clock Delay      (SCD):    1.858ns = ( 42.262 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.858ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.022 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580    40.602    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.698 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.563    42.262    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456    42.718 f  graphics/sd/h_count_reg[10]/Q
                         net (fo=6, routed)           0.867    43.585    graphics/sd/Q[6]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124    43.709 f  graphics/sd/h_sync_state_i_2/O
                         net (fo=3, routed)           1.030    44.739    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124    44.863 r  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           1.162    46.026    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I0_O)        0.124    46.150 r  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.049    47.199    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X44Y36         LUT2 (Prop_lut2_I0_O)        0.124    47.323 r  graphics/sd/v_count[4]_i_5/O
                         net (fo=1, routed)           0.000    47.323    graphics/sd/v_count[4]_i_5_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    47.855 r  graphics/sd/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    47.855    graphics/sd/v_count_reg[4]_i_1_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    48.078 r  graphics/sd/v_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    48.078    graphics/sd/v_count_reg[8]_i_1_n_7
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.713 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    80.234    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.325 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.444    81.769    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[8]/C
                         clock pessimism              0.858    82.627    
                         clock uncertainty           -0.213    82.414    
    SLICE_X44Y37         FDCE (Setup_fdce_C_D)        0.062    82.476    graphics/sd/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         82.476    
                         arrival time                         -48.078    
  -------------------------------------------------------------------
                         slack                                 34.398    

Slack (MET) :             34.451ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.762ns  (logic 1.688ns (29.297%)  route 4.074ns (70.703%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 81.768 - 80.808 ) 
    Source Clock Delay      (SCD):    1.858ns = ( 42.262 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.858ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.022 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580    40.602    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.698 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.563    42.262    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456    42.718 f  graphics/sd/h_count_reg[10]/Q
                         net (fo=6, routed)           0.867    43.585    graphics/sd/Q[6]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124    43.709 f  graphics/sd/h_sync_state_i_2/O
                         net (fo=3, routed)           1.030    44.739    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124    44.863 r  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           1.162    46.026    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I0_O)        0.124    46.150 r  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.014    47.164    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    47.690 r  graphics/sd/v_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.690    graphics/sd/v_count_reg[0]_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    48.024 r  graphics/sd/v_count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    48.024    graphics/sd/v_count_reg[4]_i_1_n_6
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.713 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    80.234    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.325 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.443    81.768    graphics/sd/pixel_clock0
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[5]/C
                         clock pessimism              0.858    82.626    
                         clock uncertainty           -0.213    82.413    
    SLICE_X44Y36         FDCE (Setup_fdce_C_D)        0.062    82.475    graphics/sd/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         82.475    
                         arrival time                         -48.024    
  -------------------------------------------------------------------
                         slack                                 34.451    

Slack (MET) :             34.472ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.741ns  (logic 1.667ns (29.038%)  route 4.074ns (70.962%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 81.768 - 80.808 ) 
    Source Clock Delay      (SCD):    1.858ns = ( 42.262 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.858ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.022 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580    40.602    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.698 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.563    42.262    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456    42.718 f  graphics/sd/h_count_reg[10]/Q
                         net (fo=6, routed)           0.867    43.585    graphics/sd/Q[6]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124    43.709 f  graphics/sd/h_sync_state_i_2/O
                         net (fo=3, routed)           1.030    44.739    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124    44.863 r  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           1.162    46.026    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I0_O)        0.124    46.150 r  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.014    47.164    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    47.690 r  graphics/sd/v_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.690    graphics/sd/v_count_reg[0]_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    48.003 r  graphics/sd/v_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    48.003    graphics/sd/v_count_reg[4]_i_1_n_4
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.713 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    80.234    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.325 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.443    81.768    graphics/sd/pixel_clock0
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[7]/C
                         clock pessimism              0.858    82.626    
                         clock uncertainty           -0.213    82.413    
    SLICE_X44Y36         FDCE (Setup_fdce_C_D)        0.062    82.475    graphics/sd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         82.475    
                         arrival time                         -48.003    
  -------------------------------------------------------------------
                         slack                                 34.472    

Slack (MET) :             34.546ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.667ns  (logic 1.593ns (28.111%)  route 4.074ns (71.889%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 81.768 - 80.808 ) 
    Source Clock Delay      (SCD):    1.858ns = ( 42.262 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.858ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.022 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580    40.602    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.698 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.563    42.262    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456    42.718 f  graphics/sd/h_count_reg[10]/Q
                         net (fo=6, routed)           0.867    43.585    graphics/sd/Q[6]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124    43.709 f  graphics/sd/h_sync_state_i_2/O
                         net (fo=3, routed)           1.030    44.739    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124    44.863 r  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           1.162    46.026    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I0_O)        0.124    46.150 r  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.014    47.164    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    47.690 r  graphics/sd/v_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.690    graphics/sd/v_count_reg[0]_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    47.929 r  graphics/sd/v_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    47.929    graphics/sd/v_count_reg[4]_i_1_n_5
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.713 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    80.234    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.325 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.443    81.768    graphics/sd/pixel_clock0
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[6]/C
                         clock pessimism              0.858    82.626    
                         clock uncertainty           -0.213    82.413    
    SLICE_X44Y36         FDCE (Setup_fdce_C_D)        0.062    82.475    graphics/sd/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         82.475    
                         arrival time                         -47.929    
  -------------------------------------------------------------------
                         slack                                 34.546    

Slack (MET) :             34.562ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.651ns  (logic 1.577ns (27.908%)  route 4.074ns (72.092%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 81.768 - 80.808 ) 
    Source Clock Delay      (SCD):    1.858ns = ( 42.262 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.858ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.022 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580    40.602    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.698 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.563    42.262    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456    42.718 f  graphics/sd/h_count_reg[10]/Q
                         net (fo=6, routed)           0.867    43.585    graphics/sd/Q[6]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124    43.709 f  graphics/sd/h_sync_state_i_2/O
                         net (fo=3, routed)           1.030    44.739    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124    44.863 r  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           1.162    46.026    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I0_O)        0.124    46.150 r  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          1.014    47.164    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    47.690 r  graphics/sd/v_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.690    graphics/sd/v_count_reg[0]_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    47.913 r  graphics/sd/v_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    47.913    graphics/sd/v_count_reg[4]_i_1_n_7
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.713 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    80.234    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.325 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.443    81.768    graphics/sd/pixel_clock0
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[4]/C
                         clock pessimism              0.858    82.626    
                         clock uncertainty           -0.213    82.413    
    SLICE_X44Y36         FDCE (Setup_fdce_C_D)        0.062    82.475    graphics/sd/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         82.475    
                         arrival time                         -47.913    
  -------------------------------------------------------------------
                         slack                                 34.562    

Slack (MET) :             34.664ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.283ns  (logic 0.952ns (18.021%)  route 4.331ns (81.979%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.961ns = ( 81.769 - 80.808 ) 
    Source Clock Delay      (SCD):    1.858ns = ( 42.262 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.858ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.022 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580    40.602    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.698 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.563    42.262    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456    42.718 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=6, routed)           0.867    43.585    graphics/sd/Q[6]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124    43.709 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=3, routed)           1.030    44.739    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124    44.863 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           1.162    46.026    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I0_O)        0.124    46.150 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.494    46.644    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.124    46.768 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.777    47.545    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.713 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    80.234    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.325 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.444    81.769    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[10]/C
                         clock pessimism              0.858    82.627    
                         clock uncertainty           -0.213    82.414    
    SLICE_X44Y37         FDCE (Setup_fdce_C_CE)      -0.205    82.209    graphics/sd/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         82.209    
                         arrival time                         -47.545    
  -------------------------------------------------------------------
                         slack                                 34.664    

Slack (MET) :             34.664ns  (required time - arrival time)
  Source:                 graphics/sd/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.404ns  (vga_sd_vga_clock_1 rise@80.808ns - vga_sd_vga_clock rise@40.404ns)
  Data Path Delay:        5.283ns  (logic 0.952ns (18.021%)  route 4.331ns (81.979%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.961ns = ( 81.769 - 80.808 ) 
    Source Clock Delay      (SCD):    1.858ns = ( 42.262 - 40.404 ) 
    Clock Pessimism Removal (CPR):    0.858ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                     40.404    40.404 r  
    W5                                                0.000    40.404 r  clk (IN)
                         net (fo=0)                   0.000    40.404    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.862 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    43.096    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    36.135 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.796    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    37.892 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    39.898    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    40.022 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580    40.602    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    40.698 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.563    42.262    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456    42.718 r  graphics/sd/h_count_reg[10]/Q
                         net (fo=6, routed)           0.867    43.585    graphics/sd/Q[6]
    SLICE_X42Y36         LUT3 (Prop_lut3_I1_O)        0.124    43.709 r  graphics/sd/h_sync_state_i_2/O
                         net (fo=3, routed)           1.030    44.739    graphics/sd/h_sync_state_i_2_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I4_O)        0.124    44.863 f  graphics/sd/v_count[0]_i_9/O
                         net (fo=1, routed)           1.162    46.026    graphics/sd/v_count[0]_i_9_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I0_O)        0.124    46.150 f  graphics/sd/v_count[0]_i_4/O
                         net (fo=14, routed)          0.494    46.644    graphics/sd/v_count[0]_i_4_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.124    46.768 r  graphics/sd/v_count[0]_i_1/O
                         net (fo=12, routed)          0.777    47.545    graphics/sd/v_count[0]_i_1_n_0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.713 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    80.234    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.325 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.444    81.769    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[11]/C
                         clock pessimism              0.858    82.627    
                         clock uncertainty           -0.213    82.414    
    SLICE_X44Y37         FDCE (Setup_fdce_C_CE)      -0.205    82.209    graphics/sd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         82.209    
                         arrival time                         -47.545    
  -------------------------------------------------------------------
                         slack                                 34.664    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.471ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.560     0.373    graphics/sd/pixel_clock0
    SLICE_X42Y37         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDCE (Prop_fdce_C_Q)         0.164     0.537 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.175     0.712    graphics/sd/Q[3]
    SLICE_X42Y37         LUT6 (Prop_lut6_I1_O)        0.045     0.757 r  graphics/sd/h_count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.757    graphics/sd/h_count[7]
    SLICE_X42Y37         FDCE                                         r  graphics/sd/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.829     0.471    graphics/sd/pixel_clock0
    SLICE_X42Y37         FDCE                                         r  graphics/sd/h_count_reg[7]/C
                         clock pessimism             -0.098     0.373    
                         clock uncertainty            0.213     0.586    
    SLICE_X42Y37         FDCE (Hold_fdce_C_D)         0.120     0.706    graphics/sd/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.573%)  route 0.167ns (44.427%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.471ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.560     0.373    graphics/sd/pixel_clock0
    SLICE_X42Y37         FDCE                                         r  graphics/sd/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDCE (Prop_fdce_C_Q)         0.164     0.537 r  graphics/sd/h_count_reg[7]/Q
                         net (fo=18, routed)          0.167     0.704    graphics/sd/Q[3]
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.045     0.749 r  graphics/sd/h_count[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.749    graphics/sd/h_count[6]
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.829     0.471    graphics/sd/pixel_clock0
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[6]/C
                         clock pessimism             -0.085     0.386    
                         clock uncertainty            0.213     0.599    
    SLICE_X43Y37         FDCE (Hold_fdce_C_D)         0.092     0.691    graphics/sd/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.749    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_sync_state_reg/D
                            (rising edge-triggered cell FDPE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.028%)  route 0.193ns (50.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.470ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.560     0.373    graphics/sd/pixel_clock0
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.141     0.514 r  graphics/sd/h_count_reg[6]/Q
                         net (fo=17, routed)          0.193     0.708    graphics/sd/Q[2]
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.045     0.753 r  graphics/sd/h_sync_state_i_1/O
                         net (fo=1, routed)           0.000     0.753    graphics/sd/h_sync_state_i_1_n_0
    SLICE_X41Y35         FDPE                                         r  graphics/sd/h_sync_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.828     0.470    graphics/sd/pixel_clock0
    SLICE_X41Y35         FDPE                                         r  graphics/sd/h_sync_state_reg/C
                         clock pessimism             -0.083     0.387    
                         clock uncertainty            0.213     0.600    
    SLICE_X41Y35         FDPE (Hold_fdpe_C_D)         0.091     0.691    graphics/sd/h_sync_state_reg
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.470ns
    Source Clock Delay      (SCD):    0.372ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.559     0.372    graphics/sd/pixel_clock0
    SLICE_X42Y36         FDCE                                         r  graphics/sd/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDCE (Prop_fdce_C_Q)         0.164     0.536 f  graphics/sd/h_count_reg[0]/Q
                         net (fo=4, routed)           0.187     0.724    graphics/sd/sen_h_count[0]_14[0]
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.045     0.769 r  graphics/sd/h_count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.769    graphics/sd/h_count[0]
    SLICE_X42Y36         FDCE                                         r  graphics/sd/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.828     0.470    graphics/sd/pixel_clock0
    SLICE_X42Y36         FDCE                                         r  graphics/sd/h_count_reg[0]/C
                         clock pessimism             -0.098     0.372    
                         clock uncertainty            0.213     0.585    
    SLICE_X42Y36         FDCE (Hold_fdce_C_D)         0.120     0.705    graphics/sd/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.769    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 graphics/sd/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.473ns
    Source Clock Delay      (SCD):    0.375ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.562     0.375    graphics/sd/pixel_clock0
    SLICE_X36Y42         FDRE                                         r  graphics/sd/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.141     0.516 r  graphics/sd/v_sync_reg/Q
                         net (fo=2, routed)           0.185     0.701    graphics/sd/sen_v_sync[0]_12
    SLICE_X36Y42         LUT3 (Prop_lut3_I2_O)        0.045     0.746 r  graphics/sd/v_sync_i_1/O
                         net (fo=1, routed)           0.000     0.746    graphics/sd/v_sync_i_1_n_0
    SLICE_X36Y42         FDRE                                         r  graphics/sd/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.831     0.473    graphics/sd/pixel_clock0
    SLICE_X36Y42         FDRE                                         r  graphics/sd/v_sync_reg/C
                         clock pessimism             -0.098     0.375    
                         clock uncertainty            0.213     0.588    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.091     0.679    graphics/sd/v_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.746    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.855%)  route 0.238ns (56.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.473ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.560     0.373    graphics/sd/pixel_clock0
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.141     0.514 f  graphics/sd/h_count_reg[5]/Q
                         net (fo=17, routed)          0.238     0.752    graphics/sd/Q[1]
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.045     0.797 r  graphics/sd/h_count[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.797    graphics/sd/h_count[10]
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.831     0.473    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C
                         clock pessimism             -0.083     0.390    
                         clock uncertainty            0.213     0.603    
    SLICE_X43Y38         FDCE (Hold_fdce_C_D)         0.091     0.694    graphics/sd/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.620%)  route 0.183ns (42.380%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.471ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.560     0.373    graphics/sd/pixel_clock0
    SLICE_X44Y35         FDCE                                         r  graphics/sd/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDCE (Prop_fdce_C_Q)         0.141     0.514 r  graphics/sd/v_count_reg[3]/Q
                         net (fo=4, routed)           0.183     0.697    graphics/sd/sen_v_count[0]_10[3]
    SLICE_X44Y35         LUT2 (Prop_lut2_I1_O)        0.045     0.742 r  graphics/sd/v_count[0]_i_5/O
                         net (fo=1, routed)           0.000     0.742    graphics/sd/v_count[0]_i_5_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.805 r  graphics/sd/v_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.805    graphics/sd/v_count_reg[0]_i_2_n_4
    SLICE_X44Y35         FDCE                                         r  graphics/sd/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.829     0.471    graphics/sd/pixel_clock0
    SLICE_X44Y35         FDCE                                         r  graphics/sd/v_count_reg[3]/C
                         clock pessimism             -0.098     0.373    
                         clock uncertainty            0.213     0.586    
    SLICE_X44Y35         FDCE (Hold_fdce_C_D)         0.105     0.691    graphics/sd/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.338%)  route 0.185ns (42.662%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.472ns
    Source Clock Delay      (SCD):    0.374ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.561     0.374    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.141     0.515 r  graphics/sd/v_count_reg[11]/Q
                         net (fo=4, routed)           0.185     0.700    graphics/sd/v_count_reg[11]_0[7]
    SLICE_X44Y37         LUT2 (Prop_lut2_I1_O)        0.045     0.745 r  graphics/sd/v_count[8]_i_2/O
                         net (fo=1, routed)           0.000     0.745    graphics/sd/v_count[8]_i_2_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.808 r  graphics/sd/v_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.808    graphics/sd/v_count_reg[8]_i_1_n_4
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.830     0.472    graphics/sd/pixel_clock0
    SLICE_X44Y37         FDCE                                         r  graphics/sd/v_count_reg[11]/C
                         clock pessimism             -0.098     0.374    
                         clock uncertainty            0.213     0.587    
    SLICE_X44Y37         FDCE (Hold_fdce_C_D)         0.105     0.692    graphics/sd/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 graphics/sd/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/v_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.338%)  route 0.185ns (42.662%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.471ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.560     0.373    graphics/sd/pixel_clock0
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDCE (Prop_fdce_C_Q)         0.141     0.514 r  graphics/sd/v_count_reg[7]/Q
                         net (fo=5, routed)           0.185     0.699    graphics/sd/v_count_reg[11]_0[3]
    SLICE_X44Y36         LUT2 (Prop_lut2_I1_O)        0.045     0.744 r  graphics/sd/v_count[4]_i_2/O
                         net (fo=1, routed)           0.000     0.744    graphics/sd/v_count[4]_i_2_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.807 r  graphics/sd/v_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.807    graphics/sd/v_count_reg[4]_i_1_n_4
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.829     0.471    graphics/sd/pixel_clock0
    SLICE_X44Y36         FDCE                                         r  graphics/sd/v_count_reg[7]/C
                         clock pessimism             -0.098     0.373    
                         clock uncertainty            0.213     0.586    
    SLICE_X44Y36         FDCE (Hold_fdce_C_D)         0.105     0.691    graphics/sd/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 graphics/sd/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            graphics/sd/h_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - vga_sd_vga_clock rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.649%)  route 0.240ns (56.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.471ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.560     0.373    graphics/sd/pixel_clock0
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.141     0.514 f  graphics/sd/h_count_reg[5]/Q
                         net (fo=17, routed)          0.240     0.754    graphics/sd/Q[1]
    SLICE_X43Y37         LUT6 (Prop_lut6_I2_O)        0.045     0.799 r  graphics/sd/h_count[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.799    graphics/sd/h_count[8]
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.829     0.471    graphics/sd/pixel_clock0
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[8]/C
                         clock pessimism             -0.098     0.373    
                         clock uncertainty            0.213     0.586    
    SLICE_X43Y37         FDCE (Hold_fdce_C_D)         0.092     0.678    graphics/sd/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.799    
  -------------------------------------------------------------------
                         slack                                  0.121    





---------------------------------------------------------------------------------------------------
From Clock:  tile_clock_vga_clock_1
  To Clock:  vga_sd_vga_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       19.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.760ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.187ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock_1 rise@53.872ns)
  Data Path Delay:        9.826ns  (logic 0.952ns (9.688%)  route 8.874ns (90.312%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        2.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.959ns = ( 81.767 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.963ns = ( 52.910 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.549    52.910    food/part/vs/tile_clock
    SLICE_X47Y26         FDRE                                         r  food/part/vs/sync_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.456    53.366 r  food/part/vs/sync_reg[1][5]/Q
                         net (fo=101, routed)         2.356    55.722    food/part/vs/sync_reg[1][5]_0
    SLICE_X43Y4          LUT4 (Prop_lut4_I3_O)        0.124    55.846 f  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.292    57.137    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I5_O)        0.124    57.261 f  food/part/vs/red_out[3]_i_3/O
                         net (fo=1, routed)           1.536    58.797    food/part/hs/red_out_reg[3]
    SLICE_X41Y7          LUT6 (Prop_lut6_I0_O)        0.124    58.921 r  food/part/hs/red_out[3]_i_2/O
                         net (fo=4, routed)           3.691    62.612    graphics/sd/apple_exists
    SLICE_X42Y35         LUT4 (Prop_lut4_I3_O)        0.124    62.736 r  graphics/sd/red_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000    62.736    graphics/sd/red_out0[3]
    SLICE_X42Y35         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.713 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    80.234    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.325 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.442    81.767    graphics/sd/pixel_clock0
    SLICE_X42Y35         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.398    82.166    
                         clock uncertainty           -0.319    81.846    
    SLICE_X42Y35         FDCE (Setup_fdce_C_D)        0.077    81.923    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         81.923    
                         arrival time                         -62.736    
  -------------------------------------------------------------------
                         slack                                 19.187    

Slack (MET) :             19.239ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock_1 rise@53.872ns)
  Data Path Delay:        9.753ns  (logic 1.954ns (20.035%)  route 7.799ns (79.965%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.954ns = ( 81.762 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.942ns = ( 52.931 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.570    52.931    food/part/vs/tile_clock
    SLICE_X49Y5          FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.456    53.387 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=101, routed)         2.315    55.701    snek/genblk1[86].part/green_out[3]_i_88_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I1_O)        0.124    55.825 f  snek/genblk1[86].part/green_out[3]_i_180/O
                         net (fo=1, routed)           1.052    56.877    snek/genblk1[86].part/green_out[3]_i_180_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I5_O)        0.124    57.001 f  snek/genblk1[86].part/green_out[3]_i_88/O
                         net (fo=1, routed)           1.133    58.134    snek/genblk1[85].part/v_match
    SLICE_X43Y29         LUT6 (Prop_lut6_I3_O)        0.124    58.258 r  snek/genblk1[85].part/green_out[3]_i_30/O
                         net (fo=1, routed)           1.358    59.616    snek/genblk1[84].part/green_out_reg[3]_i_3
    SLICE_X42Y20         LUT4 (Prop_lut4_I0_O)        0.124    59.740 r  snek/genblk1[84].part/green_out[3]_i_10/O
                         net (fo=1, routed)           0.000    59.740    snek/genblk1[84].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    60.253 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    60.253    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.410 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.941    62.351    graphics/sd/exists
    SLICE_X42Y31         LUT5 (Prop_lut5_I3_O)        0.332    62.683 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000    62.683    graphics/sd/blue_out0[2]
    SLICE_X42Y31         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.713 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    80.234    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.325 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.437    81.762    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.398    82.161    
                         clock uncertainty           -0.319    81.841    
    SLICE_X42Y31         FDCE (Setup_fdce_C_D)        0.081    81.922    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         81.922    
                         arrival time                         -62.683    
  -------------------------------------------------------------------
                         slack                                 19.239    

Slack (MET) :             19.250ns  (required time - arrival time)
  Source:                 food/part/vs/sync_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vga_sd_vga_clock_1 rise@80.808ns - tile_clock_vga_clock_1 rise@53.872ns)
  Data Path Delay:        9.779ns  (logic 1.980ns (20.248%)  route 7.799ns (79.752%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=3)
  Clock Path Skew:        2.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.954ns = ( 81.762 - 80.808 ) 
    Source Clock Delay      (SCD):    -0.942ns = ( 52.931 - 53.872 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                     53.872    53.872 r  
    W5                                                0.000    53.872 r  clk (IN)
                         net (fo=0)                   0.000    53.872    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458    55.330 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    56.564    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    49.603 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    51.264    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    51.360 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.570    52.931    food/part/vs/tile_clock
    SLICE_X49Y5          FDRE                                         r  food/part/vs/sync_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.456    53.387 r  food/part/vs/sync_reg[1][0]/Q
                         net (fo=101, routed)         2.315    55.701    snek/genblk1[86].part/green_out[3]_i_88_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I1_O)        0.124    55.825 f  snek/genblk1[86].part/green_out[3]_i_180/O
                         net (fo=1, routed)           1.052    56.877    snek/genblk1[86].part/green_out[3]_i_180_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I5_O)        0.124    57.001 f  snek/genblk1[86].part/green_out[3]_i_88/O
                         net (fo=1, routed)           1.133    58.134    snek/genblk1[85].part/v_match
    SLICE_X43Y29         LUT6 (Prop_lut6_I3_O)        0.124    58.258 r  snek/genblk1[85].part/green_out[3]_i_30/O
                         net (fo=1, routed)           1.358    59.616    snek/genblk1[84].part/green_out_reg[3]_i_3
    SLICE_X42Y20         LUT4 (Prop_lut4_I0_O)        0.124    59.740 r  snek/genblk1[84].part/green_out[3]_i_10/O
                         net (fo=1, routed)           0.000    59.740    snek/genblk1[84].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    60.253 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    60.253    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.410 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.941    62.351    graphics/sd/exists
    SLICE_X42Y31         LUT4 (Prop_lut4_I1_O)        0.358    62.709 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000    62.709    graphics/sd/green_out0[3]
    SLICE_X42Y31         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                     80.808    80.808 r  
    W5                                                0.000    80.808 r  clk (IN)
                         net (fo=0)                   0.000    80.808    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.196 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.358    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    76.141 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    77.722    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    77.813 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    79.613    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    79.713 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    80.234    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    80.325 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.437    81.762    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.398    82.161    
                         clock uncertainty           -0.319    81.841    
    SLICE_X42Y31         FDCE (Setup_fdce_C_D)        0.118    81.959    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         81.959    
                         arrival time                         -62.709    
  -------------------------------------------------------------------
                         slack                                 19.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.855ns  (logic 0.535ns (18.736%)  route 2.320ns (81.264%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT6=1)
  Clock Path Skew:        1.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.466ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.557    -0.624    food/part/vs/tile_clock
    SLICE_X41Y32         FDRE                                         r  food/part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  food/part/vs/sync_reg[1][7]/Q
                         net (fo=101, routed)         0.721     0.238    snek/genblk1[84].part/green_out[3]_i_10_2
    SLICE_X45Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.283 f  snek/genblk1[84].part/green_out[3]_i_31/O
                         net (fo=1, routed)           0.726     1.009    snek/genblk1[84].part/v_match
    SLICE_X42Y20         LUT4 (Prop_lut4_I1_O)        0.045     1.054 r  snek/genblk1[84].part/green_out[3]_i_10/O
                         net (fo=1, routed)           0.000     1.054    snek/genblk1[84].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.199 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.199    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.244 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.873     2.117    graphics/sd/exists
    SLICE_X42Y31         LUT4 (Prop_lut4_I1_O)        0.114     2.231 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.231    graphics/sd/green_out0[3]
    SLICE_X42Y31         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.824     0.466    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/green_out_reg[3]/C
                         clock pessimism              0.555     1.021    
                         clock uncertainty            0.319     1.340    
    SLICE_X42Y31         FDCE (Hold_fdce_C_D)         0.131     1.471    graphics/sd/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 food/part/vs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        2.857ns  (logic 0.537ns (18.793%)  route 2.320ns (81.207%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.466ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.557    -0.624    food/part/vs/tile_clock
    SLICE_X41Y32         FDRE                                         r  food/part/vs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  food/part/vs/sync_reg[1][7]/Q
                         net (fo=101, routed)         0.721     0.238    snek/genblk1[84].part/green_out[3]_i_10_2
    SLICE_X45Y31         LUT6 (Prop_lut6_I0_O)        0.045     0.283 f  snek/genblk1[84].part/green_out[3]_i_31/O
                         net (fo=1, routed)           0.726     1.009    snek/genblk1[84].part/v_match
    SLICE_X42Y20         LUT4 (Prop_lut4_I1_O)        0.045     1.054 r  snek/genblk1[84].part/green_out[3]_i_10/O
                         net (fo=1, routed)           0.000     1.054    snek/genblk1[84].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.199 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.199    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.244 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.873     2.117    graphics/sd/exists
    SLICE_X42Y31         LUT5 (Prop_lut5_I3_O)        0.116     2.233 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.233    graphics/sd/blue_out0[2]
    SLICE_X42Y31         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.824     0.466    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
                         clock pessimism              0.555     1.021    
                         clock uncertainty            0.319     1.340    
    SLICE_X42Y31         FDCE (Hold_fdce_C_D)         0.121     1.461    graphics/sd/blue_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             1.327ns  (arrival time - required time)
  Source:                 food/part/hs/sync_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             vga_sd_vga_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_sd_vga_clock_1 rise@0.000ns - tile_clock_vga_clock_1 rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 0.231ns (6.752%)  route 3.190ns (93.248%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.470ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.551    -0.630    food/part/hs/tile_clock
    SLICE_X39Y26         FDRE                                         r  food/part/hs/sync_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  food/part/hs/sync_reg[1][7]/Q
                         net (fo=101, routed)         1.324     0.834    food/part/hs/sync_reg[1][7]_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I4_O)        0.045     0.879 r  food/part/hs/red_out[3]_i_2/O
                         net (fo=4, routed)           1.867     2.746    graphics/sd/apple_exists
    SLICE_X42Y35         LUT4 (Prop_lut4_I3_O)        0.045     2.791 r  graphics/sd/red_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.791    graphics/sd/red_out0[3]
    SLICE_X42Y35         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.828     0.470    graphics/sd/pixel_clock0
    SLICE_X42Y35         FDCE                                         r  graphics/sd/red_out_reg[3]/C
                         clock pessimism              0.555     1.025    
                         clock uncertainty            0.319     1.344    
    SLICE_X42Y35         FDCE (Hold_fdce_C_D)         0.120     1.464    graphics/sd/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  1.327    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          8683 Endpoints
Min Delay          8683 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            score/value_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.897ns  (logic 1.701ns (13.188%)  route 11.196ns (86.812%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        9.761    11.214    score/SW_IBUF[0]
    SLICE_X61Y27         LUT5 (Prop_lut5_I3_O)        0.124    11.338 r  score/value[15]_i_5/O
                         net (fo=1, routed)           0.799    12.138    score/value[15]_i_5_n_0
    SLICE_X61Y26         LUT4 (Prop_lut4_I2_O)        0.124    12.262 r  score/value[15]_i_1/O
                         net (fo=16, routed)          0.635    12.897    score/value[15]_i_1_n_0
    SLICE_X61Y26         FDCE                                         r  score/value_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            score/value_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.897ns  (logic 1.701ns (13.188%)  route 11.196ns (86.812%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        9.761    11.214    score/SW_IBUF[0]
    SLICE_X61Y27         LUT5 (Prop_lut5_I3_O)        0.124    11.338 r  score/value[15]_i_5/O
                         net (fo=1, routed)           0.799    12.138    score/value[15]_i_5_n_0
    SLICE_X61Y26         LUT4 (Prop_lut4_I2_O)        0.124    12.262 r  score/value[15]_i_1/O
                         net (fo=16, routed)          0.635    12.897    score/value[15]_i_1_n_0
    SLICE_X61Y26         FDCE                                         r  score/value_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            score/value_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.897ns  (logic 1.701ns (13.188%)  route 11.196ns (86.812%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        9.761    11.214    score/SW_IBUF[0]
    SLICE_X61Y27         LUT5 (Prop_lut5_I3_O)        0.124    11.338 r  score/value[15]_i_5/O
                         net (fo=1, routed)           0.799    12.138    score/value[15]_i_5_n_0
    SLICE_X61Y26         LUT4 (Prop_lut4_I2_O)        0.124    12.262 r  score/value[15]_i_1/O
                         net (fo=16, routed)          0.635    12.897    score/value[15]_i_1_n_0
    SLICE_X61Y26         FDCE                                         r  score/value_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            score/value_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.780ns  (logic 1.701ns (13.309%)  route 11.079ns (86.691%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        9.761    11.214    score/SW_IBUF[0]
    SLICE_X61Y27         LUT5 (Prop_lut5_I3_O)        0.124    11.338 r  score/value[15]_i_5/O
                         net (fo=1, routed)           0.799    12.138    score/value[15]_i_5_n_0
    SLICE_X61Y26         LUT4 (Prop_lut4_I2_O)        0.124    12.262 r  score/value[15]_i_1/O
                         net (fo=16, routed)          0.518    12.780    score/value[15]_i_1_n_0
    SLICE_X61Y25         FDCE                                         r  score/value_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            score/value_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.780ns  (logic 1.701ns (13.309%)  route 11.079ns (86.691%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        9.761    11.214    score/SW_IBUF[0]
    SLICE_X61Y27         LUT5 (Prop_lut5_I3_O)        0.124    11.338 r  score/value[15]_i_5/O
                         net (fo=1, routed)           0.799    12.138    score/value[15]_i_5_n_0
    SLICE_X61Y26         LUT4 (Prop_lut4_I2_O)        0.124    12.262 r  score/value[15]_i_1/O
                         net (fo=16, routed)          0.518    12.780    score/value[15]_i_1_n_0
    SLICE_X60Y25         FDPE                                         r  score/value_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            score/value_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.780ns  (logic 1.701ns (13.309%)  route 11.079ns (86.691%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        9.761    11.214    score/SW_IBUF[0]
    SLICE_X61Y27         LUT5 (Prop_lut5_I3_O)        0.124    11.338 r  score/value[15]_i_5/O
                         net (fo=1, routed)           0.799    12.138    score/value[15]_i_5_n_0
    SLICE_X61Y26         LUT4 (Prop_lut4_I2_O)        0.124    12.262 r  score/value[15]_i_1/O
                         net (fo=16, routed)          0.518    12.780    score/value[15]_i_1_n_0
    SLICE_X61Y25         FDCE                                         r  score/value_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            score/value_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.780ns  (logic 1.701ns (13.309%)  route 11.079ns (86.691%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        9.761    11.214    score/SW_IBUF[0]
    SLICE_X61Y27         LUT5 (Prop_lut5_I3_O)        0.124    11.338 r  score/value[15]_i_5/O
                         net (fo=1, routed)           0.799    12.138    score/value[15]_i_5_n_0
    SLICE_X61Y26         LUT4 (Prop_lut4_I2_O)        0.124    12.262 r  score/value[15]_i_1/O
                         net (fo=16, routed)          0.518    12.780    score/value[15]_i_1_n_0
    SLICE_X61Y25         FDCE                                         r  score/value_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            score/value_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.780ns  (logic 1.701ns (13.309%)  route 11.079ns (86.691%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        9.761    11.214    score/SW_IBUF[0]
    SLICE_X61Y27         LUT5 (Prop_lut5_I3_O)        0.124    11.338 r  score/value[15]_i_5/O
                         net (fo=1, routed)           0.799    12.138    score/value[15]_i_5_n_0
    SLICE_X61Y26         LUT4 (Prop_lut4_I2_O)        0.124    12.262 r  score/value[15]_i_1/O
                         net (fo=16, routed)          0.518    12.780    score/value[15]_i_1_n_0
    SLICE_X61Y25         FDCE                                         r  score/value_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            score/value_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.769ns  (logic 1.701ns (13.320%)  route 11.068ns (86.680%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        9.761    11.214    score/SW_IBUF[0]
    SLICE_X61Y27         LUT5 (Prop_lut5_I3_O)        0.124    11.338 r  score/value[15]_i_5/O
                         net (fo=1, routed)           0.799    12.138    score/value[15]_i_5_n_0
    SLICE_X61Y26         LUT4 (Prop_lut4_I2_O)        0.124    12.262 r  score/value[15]_i_1/O
                         net (fo=16, routed)          0.508    12.769    score/value[15]_i_1_n_0
    SLICE_X61Y28         FDCE                                         r  score/value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            score/value_reg[13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.769ns  (logic 1.701ns (13.320%)  route 11.068ns (86.680%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        9.761    11.214    score/SW_IBUF[0]
    SLICE_X61Y27         LUT5 (Prop_lut5_I3_O)        0.124    11.338 r  score/value[15]_i_5/O
                         net (fo=1, routed)           0.799    12.138    score/value[15]_i_5_n_0
    SLICE_X61Y26         LUT4 (Prop_lut4_I2_O)        0.124    12.262 r  score/value[15]_i_1/O
                         net (fo=16, routed)          0.508    12.769    score/value[15]_i_1_n_0
    SLICE_X61Y28         FDCE                                         r  score/value_reg[13]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[25].cols_reg[25][6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[25].part/cur_col_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.190ns  (logic 0.128ns (67.295%)  route 0.062ns (32.705%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDCE                         0.000     0.000 r  snek/genblk1[25].cols_reg[25][6]/C
    SLICE_X41Y8          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  snek/genblk1[25].cols_reg[25][6]/Q
                         net (fo=3, routed)           0.062     0.190    snek/genblk1[25].part/Q[6]
    SLICE_X40Y8          FDCE                                         r  snek/genblk1[25].part/cur_col_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[11].on_bits_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[11].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDCE                         0.000     0.000 r  snek/genblk1[11].on_bits_reg[11]/C
    SLICE_X43Y12         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[11].on_bits_reg[11]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[11].part/on
    SLICE_X43Y12         FDCE                                         r  snek/genblk1[11].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[12].on_bits_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[12].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDCE                         0.000     0.000 r  snek/genblk1[12].on_bits_reg[12]/C
    SLICE_X43Y14         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[12].on_bits_reg[12]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[12].part/on
    SLICE_X43Y14         FDCE                                         r  snek/genblk1[12].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[22].on_bits_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[22].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDCE                         0.000     0.000 r  snek/genblk1[22].on_bits_reg[22]/C
    SLICE_X41Y12         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[22].on_bits_reg[22]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[22].part/on
    SLICE_X41Y12         FDCE                                         r  snek/genblk1[22].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[35].on_bits_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[35].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDCE                         0.000     0.000 r  snek/genblk1[35].on_bits_reg[35]/C
    SLICE_X41Y13         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[35].on_bits_reg[35]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[35].part/on
    SLICE_X41Y13         FDCE                                         r  snek/genblk1[35].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[64].on_bits_reg[64]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[64].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDCE                         0.000     0.000 r  snek/genblk1[64].on_bits_reg[64]/C
    SLICE_X43Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[64].on_bits_reg[64]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[64].part/on
    SLICE_X43Y23         FDCE                                         r  snek/genblk1[64].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[6].on_bits_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[6].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDCE                         0.000     0.000 r  snek/genblk1[6].on_bits_reg[6]/C
    SLICE_X41Y13         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[6].on_bits_reg[6]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[6].part/on
    SLICE_X41Y13         FDCE                                         r  snek/genblk1[6].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[70].on_bits_reg[70]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[70].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDCE                         0.000     0.000 r  snek/genblk1[70].on_bits_reg[70]/C
    SLICE_X43Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[70].on_bits_reg[70]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[70].part/on
    SLICE_X43Y24         FDCE                                         r  snek/genblk1[70].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[73].on_bits_reg[73]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[73].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDCE                         0.000     0.000 r  snek/genblk1[73].on_bits_reg[73]/C
    SLICE_X43Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[73].on_bits_reg[73]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[73].part/on
    SLICE_X43Y23         FDCE                                         r  snek/genblk1[73].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/genblk1[86].on_bits_reg[86]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/genblk1[86].part/show_snake_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDCE                         0.000     0.000 r  snek/genblk1[86].on_bits_reg[86]/C
    SLICE_X43Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[86].on_bits_reg[86]/Q
                         net (fo=1, routed)           0.056     0.197    snek/genblk1[86].part/on
    SLICE_X43Y24         FDCE                                         r  snek/genblk1[86].part/show_snake_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_vga_clock
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_vga_clock'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_vga_clock fall edge)
                                                     25.000    25.000 f  
    W5                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414    25.414 f  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.894    graphics/clocks/inst/sys_clock_vga_clock
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.752 f  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.282    graphics/clocks/inst/clkfbout_vga_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    23.311 f  graphics/clocks/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    24.127    graphics/clocks/inst/clkfbout_buf_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_vga_clock'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/clkfbout_vga_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    graphics/clocks/inst/clkfbout_buf_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_vga_clock_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_vga_clock_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_vga_clock_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    graphics/clocks/inst/sys_clock_vga_clock
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    47.752 f  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    48.282    graphics/clocks/inst/clkfbout_vga_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    48.311 f  graphics/clocks/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    49.127    graphics/clocks/inst/clkfbout_buf_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_vga_clock_1'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/clkfbout_vga_clock
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    graphics/clocks/inst/clkfbout_buf_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  graphics/clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  tile_clock_vga_clock
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/snake_dead_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.970ns  (logic 0.580ns (29.448%)  route 1.390ns (70.552%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.553    -0.959    snek/tile_clock
    SLICE_X39Y19         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  snek/found_hit_reg/Q
                         net (fo=2, routed)           0.796     0.294    snek/found_hit_reg_n_0
    SLICE_X39Y16         LUT3 (Prop_lut3_I2_O)        0.124     0.418 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.593     1.011    snek/snake_dead0
    SLICE_X38Y16         FDCE                                         r  snek/snake_dead_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/snake_dead_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.780ns  (logic 0.580ns (32.579%)  route 1.200ns (67.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.553    -0.959    snek/tile_clock
    SLICE_X39Y19         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  snek/found_hit_reg/Q
                         net (fo=2, routed)           0.796     0.294    snek/found_hit_reg_n_0
    SLICE_X39Y16         LUT3 (Prop_lut3_I2_O)        0.124     0.418 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.404     0.822    snek/snake_dead0
    SLICE_X38Y16         FDCE                                         r  snek/snake_dead_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/snake_dead_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.457ns  (logic 0.467ns (32.046%)  route 0.990ns (67.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.434    -1.561    snek/tile_clock
    SLICE_X39Y19         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.367    -1.194 r  snek/found_hit_reg/Q
                         net (fo=2, routed)           0.658    -0.536    snek/found_hit_reg_n_0
    SLICE_X39Y16         LUT3 (Prop_lut3_I2_O)        0.100    -0.436 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.332    -0.104    snek/snake_dead0
    SLICE_X38Y16         FDCE                                         r  snek/snake_dead_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            snek/snake_dead_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.665ns  (logic 0.186ns (27.988%)  route 0.479ns (72.012%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.555    -0.626    snek/tile_clock
    SLICE_X39Y19         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  snek/found_hit_reg/Q
                         net (fo=2, routed)           0.284    -0.201    snek/found_hit_reg_n_0
    SLICE_X39Y16         LUT3 (Prop_lut3_I2_O)        0.045    -0.156 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.194     0.038    snek/snake_dead0
    SLICE_X38Y16         FDCE                                         r  snek/snake_dead_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  tile_clock_vga_clock_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/snake_dead_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.970ns  (logic 0.580ns (29.448%)  route 1.390ns (70.552%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.553    -0.959    snek/tile_clock
    SLICE_X39Y19         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  snek/found_hit_reg/Q
                         net (fo=2, routed)           0.796     0.294    snek/found_hit_reg_n_0
    SLICE_X39Y16         LUT3 (Prop_lut3_I2_O)        0.124     0.418 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.593     1.011    snek/snake_dead0
    SLICE_X38Y16         FDCE                                         r  snek/snake_dead_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/snake_dead_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.780ns  (logic 0.580ns (32.579%)  route 1.200ns (67.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.553    -0.959    snek/tile_clock
    SLICE_X39Y19         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  snek/found_hit_reg/Q
                         net (fo=2, routed)           0.796     0.294    snek/found_hit_reg_n_0
    SLICE_X39Y16         LUT3 (Prop_lut3_I2_O)        0.124     0.418 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.404     0.822    snek/snake_dead0
    SLICE_X38Y16         FDCE                                         r  snek/snake_dead_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/snake_dead_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.457ns  (logic 0.467ns (32.046%)  route 0.990ns (67.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.434    -1.561    snek/tile_clock
    SLICE_X39Y19         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.367    -1.194 r  snek/found_hit_reg/Q
                         net (fo=2, routed)           0.658    -0.536    snek/found_hit_reg_n_0
    SLICE_X39Y16         LUT3 (Prop_lut3_I2_O)        0.100    -0.436 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.332    -0.104    snek/snake_dead0
    SLICE_X38Y16         FDCE                                         r  snek/snake_dead_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 snek/found_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Destination:            snek/snake_dead_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.665ns  (logic 0.186ns (27.988%)  route 0.479ns (72.012%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.555    -0.626    snek/tile_clock
    SLICE_X39Y19         FDRE                                         r  snek/found_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  snek/found_hit_reg/Q
                         net (fo=2, routed)           0.284    -0.201    snek/found_hit_reg_n_0
    SLICE_X39Y16         LUT3 (Prop_lut3_I2_O)        0.045    -0.156 r  snek/snake_dead_i_1/O
                         net (fo=2, routed)           0.194     0.038    snek/snake_dead0
    SLICE_X38Y16         FDCE                                         r  snek/snake_dead_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  vga_hd_vga_clock
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/hd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.068ns  (logic 4.303ns (47.460%)  route 4.764ns (52.540%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.549     2.311    graphics/hd/pixel_clock01_out
    SLICE_X42Y27         FDCE                                         r  graphics/hd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDCE (Prop_fdce_C_Q)         0.478     2.789 r  graphics/hd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.880     3.669    graphics/hd/sen_green_out[1]_6[3]
    SLICE_X42Y31         LUT3 (Prop_lut3_I0_O)        0.295     3.964 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.884     7.849    VGA_GREEN_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.379 r  VGA_GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.379    VGA_GREEN[3]
    D17                                                               r  VGA_GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.588ns  (logic 4.373ns (50.926%)  route 4.214ns (49.074%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.549     2.311    graphics/hd/pixel_clock01_out
    SLICE_X42Y27         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDCE (Prop_fdce_C_Q)         0.518     2.829 r  graphics/hd/blue_out_reg[2]/Q
                         net (fo=1, routed)           1.024     3.854    graphics/hd/sen_blue_out[1]_7[2]
    SLICE_X42Y31         LUT3 (Prop_lut3_I0_O)        0.148     4.002 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.190     7.192    VGA_BLUE_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.707    10.899 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.899    VGA_BLUE[1]
    L18                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.564ns  (logic 4.278ns (49.958%)  route 4.286ns (50.042%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.549     2.311    graphics/hd/pixel_clock01_out
    SLICE_X42Y27         FDCE                                         r  graphics/hd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDCE (Prop_fdce_C_Q)         0.478     2.789 r  graphics/hd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.880     3.669    graphics/hd/sen_green_out[1]_6[3]
    SLICE_X42Y31         LUT3 (Prop_lut3_I0_O)        0.295     3.964 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.406     7.370    VGA_GREEN_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    10.876 r  VGA_GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.876    VGA_GREEN[1]
    H17                                                               r  VGA_GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.462ns  (logic 4.389ns (51.865%)  route 4.073ns (48.135%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.549     2.311    graphics/hd/pixel_clock01_out
    SLICE_X42Y27         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDCE (Prop_fdce_C_Q)         0.518     2.829 r  graphics/hd/blue_out_reg[2]/Q
                         net (fo=1, routed)           1.024     3.854    graphics/hd/sen_blue_out[1]_7[2]
    SLICE_X42Y31         LUT3 (Prop_lut3_I0_O)        0.148     4.002 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.049     7.051    VGA_BLUE_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.723    10.774 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.774    VGA_BLUE[2]
    K18                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.437ns  (logic 4.302ns (50.992%)  route 4.135ns (49.008%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.549     2.311    graphics/hd/pixel_clock01_out
    SLICE_X42Y27         FDCE                                         r  graphics/hd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDCE (Prop_fdce_C_Q)         0.478     2.789 r  graphics/hd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.880     3.669    graphics/hd/sen_green_out[1]_6[3]
    SLICE_X42Y31         LUT3 (Prop_lut3_I0_O)        0.295     3.964 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.255     7.219    VGA_GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    10.748 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.748    VGA_GREEN[2]
    G17                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.290ns  (logic 4.365ns (52.660%)  route 3.924ns (47.340%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.549     2.311    graphics/hd/pixel_clock01_out
    SLICE_X42Y27         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDCE (Prop_fdce_C_Q)         0.518     2.829 r  graphics/hd/blue_out_reg[2]/Q
                         net (fo=1, routed)           1.024     3.854    graphics/hd/sen_blue_out[1]_7[2]
    SLICE_X42Y31         LUT3 (Prop_lut3_I0_O)        0.148     4.002 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.900     6.902    VGA_BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.699    10.601 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.601    VGA_BLUE[0]
    N18                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/v_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.138ns  (logic 4.506ns (55.374%)  route 3.632ns (44.626%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.558     2.320    graphics/hd/pixel_clock01_out
    SLICE_X38Y34         FDCE                                         r  graphics/hd/v_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDCE (Prop_fdce_C_Q)         0.478     2.798 r  graphics/hd/v_sync_line_reg/Q
                         net (fo=1, routed)           0.857     3.656    graphics/hd/sen_v_sync_line[1]_9
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.323     3.979 r  graphics/hd/VGA_VS_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.774     6.753    VGA_VS_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.705    10.458 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000    10.458    VGA_VS
    R19                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.135ns  (logic 4.294ns (52.781%)  route 3.841ns (47.219%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.549     2.311    graphics/hd/pixel_clock01_out
    SLICE_X42Y27         FDCE                                         r  graphics/hd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDCE (Prop_fdce_C_Q)         0.478     2.789 r  graphics/hd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.880     3.669    graphics/hd/sen_green_out[1]_6[3]
    SLICE_X42Y31         LUT3 (Prop_lut3_I0_O)        0.295     3.964 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.962     6.926    VGA_GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    10.447 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.447    VGA_GREEN[0]
    J17                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.957ns  (logic 4.099ns (51.516%)  route 3.858ns (48.484%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.559     2.321    graphics/hd/pixel_clock01_out
    SLICE_X41Y34         FDCE                                         r  graphics/hd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.456     2.777 r  graphics/hd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.645     3.422    graphics/hd/sen_red_out[1]_5[3]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.124     3.546 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.213     6.760    VGA_RED_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    10.279 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.279    VGA_RED[1]
    H19                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.835ns  (logic 4.082ns (52.104%)  route 3.753ns (47.896%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.559     2.321    graphics/hd/pixel_clock01_out
    SLICE_X41Y34         FDCE                                         r  graphics/hd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.456     2.777 r  graphics/hd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.645     3.422    graphics/hd/sen_red_out[1]_5[3]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.124     3.546 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.108     6.654    VGA_RED_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    10.157 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.157    VGA_RED[3]
    N19                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 food/rng/value_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.628ns  (logic 0.367ns (58.474%)  route 0.261ns (41.526%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.448    -1.547    food/rng/value_reg[19]_0
    SLICE_X28Y1          FDPE                                         r  food/rng/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDPE (Prop_fdpe_C_Q)         0.367    -1.180 r  food/rng/value_reg[10]/Q
                         net (fo=2, routed)           0.261    -0.919    food/rng_sync/D[10]
    SLICE_X29Y1          FDRE                                         r  food/rng_sync/sync_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.653ns  (logic 0.367ns (56.213%)  route 0.286ns (43.787%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.446    -1.549    food/rng/value_reg[19]_0
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDPE (Prop_fdpe_C_Q)         0.367    -1.182 r  food/rng/value_reg[1]/Q
                         net (fo=2, routed)           0.286    -0.896    food/rng_sync/D[1]
    SLICE_X39Y0          FDRE                                         r  food/rng_sync/sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.681ns  (logic 0.367ns (53.922%)  route 0.314ns (46.078%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.446    -1.549    food/rng/value_reg[19]_0
    SLICE_X32Y1          FDPE                                         r  food/rng/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDPE (Prop_fdpe_C_Q)         0.367    -1.182 r  food/rng/value_reg[7]/Q
                         net (fo=2, routed)           0.314    -0.868    food/rng_sync/D[7]
    SLICE_X35Y0          FDRE                                         r  food/rng_sync/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.684ns  (logic 0.367ns (53.642%)  route 0.317ns (46.358%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.446    -1.549    food/rng/value_reg[19]_0
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDPE (Prop_fdpe_C_Q)         0.367    -1.182 r  food/rng/value_reg[2]/Q
                         net (fo=2, routed)           0.317    -0.865    food/rng_sync/D[2]
    SLICE_X38Y1          FDRE                                         r  food/rng_sync/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.704ns  (logic 0.418ns (59.344%)  route 0.286ns (40.656%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.446    -1.549    food/rng/value_reg[19]_0
    SLICE_X38Y0          FDPE                                         r  food/rng/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDPE (Prop_fdpe_C_Q)         0.418    -1.131 r  food/rng/value_reg[0]/Q
                         net (fo=4, routed)           0.286    -0.845    food/rng_sync/D[0]
    SLICE_X37Y0          FDRE                                         r  food/rng_sync/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][11]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.744ns  (logic 0.367ns (49.307%)  route 0.377ns (50.693%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.448    -1.547    food/rng/value_reg[19]_0
    SLICE_X28Y1          FDPE                                         r  food/rng/value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDPE (Prop_fdpe_C_Q)         0.367    -1.180 r  food/rng/value_reg[11]/Q
                         net (fo=2, routed)           0.377    -0.803    food/rng_sync/D[11]
    SLICE_X29Y1          FDRE                                         r  food/rng_sync/sync_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[14]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][14]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.749ns  (logic 0.337ns (45.003%)  route 0.412ns (54.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.448    -1.547    food/rng/value_reg[19]_0
    SLICE_X28Y1          FDPE                                         r  food/rng/value_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDPE (Prop_fdpe_C_Q)         0.337    -1.210 r  food/rng/value_reg[14]/Q
                         net (fo=2, routed)           0.412    -0.798    food/rng_sync/D[14]
    SLICE_X28Y2          FDRE                                         r  food/rng_sync/sync_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.773ns  (logic 0.367ns (47.464%)  route 0.406ns (52.536%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.446    -1.549    food/rng/value_reg[19]_0
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDPE (Prop_fdpe_C_Q)         0.367    -1.182 r  food/rng/value_reg[3]/Q
                         net (fo=2, routed)           0.406    -0.776    food/rng_sync/D[3]
    SLICE_X39Y0          FDRE                                         r  food/rng_sync/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.810ns  (logic 0.367ns (45.321%)  route 0.443ns (54.679%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.446    -1.549    food/rng/value_reg[19]_0
    SLICE_X36Y1          FDPE                                         r  food/rng/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDPE (Prop_fdpe_C_Q)         0.367    -1.182 r  food/rng/value_reg[6]/Q
                         net (fo=2, routed)           0.443    -0.739    food/rng_sync/D[6]
    SLICE_X39Y0          FDRE                                         r  food/rng_sync/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            food/rng_sync/sync_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.918ns  (logic 0.337ns (36.713%)  route 0.581ns (63.287%))
  Logic Levels:           0  
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.446    -1.549    food/rng/value_reg[19]_0
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDPE (Prop_fdpe_C_Q)         0.337    -1.212 r  food/rng/value_reg[5]/Q
                         net (fo=2, routed)           0.581    -0.631    food/rng_sync/D[5]
    SLICE_X42Y6          FDRE                                         r  food/rng_sync/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  vga_hd_vga_clock_1
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/hd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.068ns  (logic 4.303ns (47.460%)  route 4.764ns (52.540%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.549     2.311    graphics/hd/pixel_clock01_out
    SLICE_X42Y27         FDCE                                         r  graphics/hd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDCE (Prop_fdce_C_Q)         0.478     2.789 r  graphics/hd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.880     3.669    graphics/hd/sen_green_out[1]_6[3]
    SLICE_X42Y31         LUT3 (Prop_lut3_I0_O)        0.295     3.964 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.884     7.849    VGA_GREEN_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.379 r  VGA_GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.379    VGA_GREEN[3]
    D17                                                               r  VGA_GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.588ns  (logic 4.373ns (50.926%)  route 4.214ns (49.074%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.549     2.311    graphics/hd/pixel_clock01_out
    SLICE_X42Y27         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDCE (Prop_fdce_C_Q)         0.518     2.829 r  graphics/hd/blue_out_reg[2]/Q
                         net (fo=1, routed)           1.024     3.854    graphics/hd/sen_blue_out[1]_7[2]
    SLICE_X42Y31         LUT3 (Prop_lut3_I0_O)        0.148     4.002 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.190     7.192    VGA_BLUE_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.707    10.899 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.899    VGA_BLUE[1]
    L18                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.564ns  (logic 4.278ns (49.958%)  route 4.286ns (50.042%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.549     2.311    graphics/hd/pixel_clock01_out
    SLICE_X42Y27         FDCE                                         r  graphics/hd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDCE (Prop_fdce_C_Q)         0.478     2.789 r  graphics/hd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.880     3.669    graphics/hd/sen_green_out[1]_6[3]
    SLICE_X42Y31         LUT3 (Prop_lut3_I0_O)        0.295     3.964 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.406     7.370    VGA_GREEN_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    10.876 r  VGA_GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.876    VGA_GREEN[1]
    H17                                                               r  VGA_GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.462ns  (logic 4.389ns (51.865%)  route 4.073ns (48.135%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.549     2.311    graphics/hd/pixel_clock01_out
    SLICE_X42Y27         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDCE (Prop_fdce_C_Q)         0.518     2.829 r  graphics/hd/blue_out_reg[2]/Q
                         net (fo=1, routed)           1.024     3.854    graphics/hd/sen_blue_out[1]_7[2]
    SLICE_X42Y31         LUT3 (Prop_lut3_I0_O)        0.148     4.002 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.049     7.051    VGA_BLUE_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.723    10.774 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.774    VGA_BLUE[2]
    K18                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.437ns  (logic 4.302ns (50.992%)  route 4.135ns (49.008%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.549     2.311    graphics/hd/pixel_clock01_out
    SLICE_X42Y27         FDCE                                         r  graphics/hd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDCE (Prop_fdce_C_Q)         0.478     2.789 r  graphics/hd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.880     3.669    graphics/hd/sen_green_out[1]_6[3]
    SLICE_X42Y31         LUT3 (Prop_lut3_I0_O)        0.295     3.964 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.255     7.219    VGA_GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    10.748 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.748    VGA_GREEN[2]
    G17                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.290ns  (logic 4.365ns (52.660%)  route 3.924ns (47.340%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.549     2.311    graphics/hd/pixel_clock01_out
    SLICE_X42Y27         FDCE                                         r  graphics/hd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDCE (Prop_fdce_C_Q)         0.518     2.829 r  graphics/hd/blue_out_reg[2]/Q
                         net (fo=1, routed)           1.024     3.854    graphics/hd/sen_blue_out[1]_7[2]
    SLICE_X42Y31         LUT3 (Prop_lut3_I0_O)        0.148     4.002 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.900     6.902    VGA_BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.699    10.601 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.601    VGA_BLUE[0]
    N18                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/v_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.138ns  (logic 4.506ns (55.374%)  route 3.632ns (44.626%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.558     2.320    graphics/hd/pixel_clock01_out
    SLICE_X38Y34         FDCE                                         r  graphics/hd/v_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDCE (Prop_fdce_C_Q)         0.478     2.798 r  graphics/hd/v_sync_line_reg/Q
                         net (fo=1, routed)           0.857     3.656    graphics/hd/sen_v_sync_line[1]_9
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.323     3.979 r  graphics/hd/VGA_VS_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.774     6.753    VGA_VS_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.705    10.458 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000    10.458    VGA_VS
    R19                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.135ns  (logic 4.294ns (52.781%)  route 3.841ns (47.219%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.549     2.311    graphics/hd/pixel_clock01_out
    SLICE_X42Y27         FDCE                                         r  graphics/hd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDCE (Prop_fdce_C_Q)         0.478     2.789 r  graphics/hd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.880     3.669    graphics/hd/sen_green_out[1]_6[3]
    SLICE_X42Y31         LUT3 (Prop_lut3_I0_O)        0.295     3.964 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.962     6.926    VGA_GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    10.447 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.447    VGA_GREEN[0]
    J17                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.957ns  (logic 4.099ns (51.516%)  route 3.858ns (48.484%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.559     2.321    graphics/hd/pixel_clock01_out
    SLICE_X41Y34         FDCE                                         r  graphics/hd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.456     2.777 r  graphics/hd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.645     3.422    graphics/hd/sen_red_out[1]_5[3]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.124     3.546 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.213     6.760    VGA_RED_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    10.279 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.279    VGA_RED[1]
    H19                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/hd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.835ns  (logic 4.082ns (52.104%)  route 3.753ns (47.896%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          2.236    -0.276    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152    -0.124 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.588     0.464    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298     0.762 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.559     2.321    graphics/hd/pixel_clock01_out
    SLICE_X41Y34         FDCE                                         r  graphics/hd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.456     2.777 r  graphics/hd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.645     3.422    graphics/hd/sen_red_out[1]_5[3]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.124     3.546 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.108     6.654    VGA_RED_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    10.157 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.157    VGA_RED[3]
    N19                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 food/rng/value_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.628ns  (logic 0.367ns (58.474%)  route 0.261ns (41.526%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.448    -1.547    food/rng/value_reg[19]_0
    SLICE_X28Y1          FDPE                                         r  food/rng/value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDPE (Prop_fdpe_C_Q)         0.367    -1.180 r  food/rng/value_reg[10]/Q
                         net (fo=2, routed)           0.261    -0.919    food/rng_sync/D[10]
    SLICE_X29Y1          FDRE                                         r  food/rng_sync/sync_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.653ns  (logic 0.367ns (56.213%)  route 0.286ns (43.787%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.446    -1.549    food/rng/value_reg[19]_0
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDPE (Prop_fdpe_C_Q)         0.367    -1.182 r  food/rng/value_reg[1]/Q
                         net (fo=2, routed)           0.286    -0.896    food/rng_sync/D[1]
    SLICE_X39Y0          FDRE                                         r  food/rng_sync/sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.681ns  (logic 0.367ns (53.922%)  route 0.314ns (46.078%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.446    -1.549    food/rng/value_reg[19]_0
    SLICE_X32Y1          FDPE                                         r  food/rng/value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDPE (Prop_fdpe_C_Q)         0.367    -1.182 r  food/rng/value_reg[7]/Q
                         net (fo=2, routed)           0.314    -0.868    food/rng_sync/D[7]
    SLICE_X35Y0          FDRE                                         r  food/rng_sync/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.684ns  (logic 0.367ns (53.642%)  route 0.317ns (46.358%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.446    -1.549    food/rng/value_reg[19]_0
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDPE (Prop_fdpe_C_Q)         0.367    -1.182 r  food/rng/value_reg[2]/Q
                         net (fo=2, routed)           0.317    -0.865    food/rng_sync/D[2]
    SLICE_X38Y1          FDRE                                         r  food/rng_sync/sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.704ns  (logic 0.418ns (59.344%)  route 0.286ns (40.656%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.446    -1.549    food/rng/value_reg[19]_0
    SLICE_X38Y0          FDPE                                         r  food/rng/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDPE (Prop_fdpe_C_Q)         0.418    -1.131 r  food/rng/value_reg[0]/Q
                         net (fo=4, routed)           0.286    -0.845    food/rng_sync/D[0]
    SLICE_X37Y0          FDRE                                         r  food/rng_sync/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][11]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.744ns  (logic 0.367ns (49.307%)  route 0.377ns (50.693%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.448    -1.547    food/rng/value_reg[19]_0
    SLICE_X28Y1          FDPE                                         r  food/rng/value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDPE (Prop_fdpe_C_Q)         0.367    -1.180 r  food/rng/value_reg[11]/Q
                         net (fo=2, routed)           0.377    -0.803    food/rng_sync/D[11]
    SLICE_X29Y1          FDRE                                         r  food/rng_sync/sync_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[14]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][14]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.749ns  (logic 0.337ns (45.003%)  route 0.412ns (54.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.448    -1.547    food/rng/value_reg[19]_0
    SLICE_X28Y1          FDPE                                         r  food/rng/value_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDPE (Prop_fdpe_C_Q)         0.337    -1.210 r  food/rng/value_reg[14]/Q
                         net (fo=2, routed)           0.412    -0.798    food/rng_sync/D[14]
    SLICE_X28Y2          FDRE                                         r  food/rng_sync/sync_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.773ns  (logic 0.367ns (47.464%)  route 0.406ns (52.536%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.446    -1.549    food/rng/value_reg[19]_0
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDPE (Prop_fdpe_C_Q)         0.367    -1.182 r  food/rng/value_reg[3]/Q
                         net (fo=2, routed)           0.406    -0.776    food/rng_sync/D[3]
    SLICE_X39Y0          FDRE                                         r  food/rng_sync/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.810ns  (logic 0.367ns (45.321%)  route 0.443ns (54.679%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.446    -1.549    food/rng/value_reg[19]_0
    SLICE_X36Y1          FDPE                                         r  food/rng/value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDPE (Prop_fdpe_C_Q)         0.367    -1.182 r  food/rng/value_reg[6]/Q
                         net (fo=2, routed)           0.443    -0.739    food/rng_sync/D[6]
    SLICE_X39Y0          FDRE                                         r  food/rng_sync/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 food/rng/value_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            food/rng_sync/sync_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.918ns  (logic 0.337ns (36.713%)  route 0.581ns (63.287%))
  Logic Levels:           0  
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.446    -1.549    food/rng/value_reg[19]_0
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDPE (Prop_fdpe_C_Q)         0.337    -1.212 r  food/rng/value_reg[5]/Q
                         net (fo=2, routed)           0.581    -0.631    food/rng_sync/D[5]
    SLICE_X42Y6          FDRE                                         r  food/rng_sync/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  vga_sd_vga_clock
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.878ns  (logic 4.309ns (48.543%)  route 4.568ns (51.457%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.555     1.850    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.478     2.328 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.684     3.012    graphics/hd/sen_green_out[0]_1[0]
    SLICE_X42Y31         LUT3 (Prop_lut3_I2_O)        0.301     3.313 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.884     7.197    VGA_GREEN_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    10.728 r  VGA_GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.728    VGA_GREEN[3]
    D17                                                               r  VGA_GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.374ns  (logic 4.284ns (51.162%)  route 4.090ns (48.838%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.555     1.850    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.478     2.328 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.684     3.012    graphics/hd/sen_green_out[0]_1[0]
    SLICE_X42Y31         LUT3 (Prop_lut3_I2_O)        0.301     3.313 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.406     6.719    VGA_GREEN_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    10.224 r  VGA_GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.224    VGA_GREEN[1]
    H17                                                               r  VGA_GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.247ns  (logic 4.308ns (52.239%)  route 3.939ns (47.761%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.555     1.850    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.478     2.328 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.684     3.012    graphics/hd/sen_green_out[0]_1[0]
    SLICE_X42Y31         LUT3 (Prop_lut3_I2_O)        0.301     3.313 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.255     6.568    VGA_GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    10.097 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.097    VGA_GREEN[2]
    G17                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.223ns  (logic 4.371ns (53.163%)  route 3.851ns (46.837%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.555     1.850    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.518     2.368 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.661     3.029    graphics/hd/sen_blue_out[0]_2[0]
    SLICE_X42Y31         LUT3 (Prop_lut3_I2_O)        0.146     3.175 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.190     6.365    VGA_BLUE_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.707    10.072 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.072    VGA_BLUE[1]
    L18                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.097ns  (logic 4.387ns (54.178%)  route 3.710ns (45.822%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.555     1.850    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.518     2.368 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.661     3.029    graphics/hd/sen_blue_out[0]_2[0]
    SLICE_X42Y31         LUT3 (Prop_lut3_I2_O)        0.146     3.175 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.049     6.224    VGA_BLUE_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.723     9.947 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.947    VGA_BLUE[2]
    K18                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.946ns  (logic 4.300ns (54.117%)  route 3.646ns (45.883%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.555     1.850    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.478     2.328 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.684     3.012    graphics/hd/sen_green_out[0]_1[0]
    SLICE_X42Y31         LUT3 (Prop_lut3_I2_O)        0.301     3.313 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.962     6.274    VGA_GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521     9.795 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.795    VGA_GREEN[0]
    J17                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.932ns  (logic 4.161ns (52.463%)  route 3.771ns (47.537%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.561     1.856    graphics/sd/pixel_clock0
    SLICE_X42Y35         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.518     2.374 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.557     2.931    graphics/hd/sen_red_out[0]_0[0]
    SLICE_X39Y34         LUT3 (Prop_lut3_I2_O)        0.124     3.055 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.213     6.268    VGA_RED_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519     9.788 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.788    VGA_RED[1]
    H19                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.925ns  (logic 4.363ns (55.060%)  route 3.561ns (44.940%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.555     1.850    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.518     2.368 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.661     3.029    graphics/hd/sen_blue_out[0]_2[0]
    SLICE_X42Y31         LUT3 (Prop_lut3_I2_O)        0.146     3.175 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.900     6.075    VGA_BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.699     9.774 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.774    VGA_BLUE[0]
    N18                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.810ns  (logic 4.144ns (53.068%)  route 3.665ns (46.932%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.561     1.856    graphics/sd/pixel_clock0
    SLICE_X42Y35         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.518     2.374 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.557     2.931    graphics/hd/sen_red_out[0]_0[0]
    SLICE_X39Y34         LUT3 (Prop_lut3_I2_O)        0.124     3.055 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.108     6.163    VGA_RED_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502     9.666 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.666    VGA_RED[3]
    N19                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.795ns  (logic 4.166ns (53.439%)  route 3.630ns (46.561%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.561     1.856    graphics/sd/pixel_clock0
    SLICE_X42Y35         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.518     2.374 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.557     2.931    graphics/hd/sen_red_out[0]_0[0]
    SLICE_X39Y34         LUT3 (Prop_lut3_I2_O)        0.124     3.055 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.072     6.127    VGA_RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524     9.651 r  VGA_RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.651    VGA_RED[0]
    G19                                                               r  VGA_RED[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/sd/h_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.462ns  (logic 1.384ns (56.196%)  route 1.079ns (43.804%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.559     0.372    graphics/sd/pixel_clock0
    SLICE_X40Y34         FDCE                                         r  graphics/sd/h_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.141     0.513 r  graphics/sd/h_sync_line_reg/Q
                         net (fo=1, routed)           0.173     0.686    graphics/hd/sen_h_sync_line[0]_3
    SLICE_X40Y34         LUT3 (Prop_lut3_I2_O)        0.045     0.731 r  graphics/hd/VGA_HS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.906     1.637    VGA_HS_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     2.835 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000     2.835    VGA_HS
    P19                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/v_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.530ns  (logic 1.453ns (57.446%)  route 1.077ns (42.554%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.559     0.372    graphics/sd/pixel_clock0
    SLICE_X40Y34         FDCE                                         r  graphics/sd/v_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.141     0.513 r  graphics/sd/v_sync_line_reg/Q
                         net (fo=1, routed)           0.199     0.712    graphics/hd/sen_v_sync_line[0]_4
    SLICE_X39Y34         LUT3 (Prop_lut3_I2_O)        0.046     0.758 r  graphics/hd/VGA_VS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.878     1.636    VGA_VS_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.266     2.902 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000     2.902    VGA_VS
    R19                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.585ns  (logic 1.434ns (55.475%)  route 1.151ns (44.525%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.559     0.372    graphics/sd/pixel_clock0
    SLICE_X42Y35         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.164     0.536 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.200     0.736    graphics/hd/sen_red_out[0]_0[0]
    SLICE_X39Y34         LUT3 (Prop_lut3_I2_O)        0.045     0.781 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.951     1.732    VGA_RED_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.225     2.957 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.957    VGA_RED[2]
    J19                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.633ns  (logic 1.471ns (55.854%)  route 1.162ns (44.146%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.556     0.369    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.164     0.533 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.223     0.756    graphics/hd/sen_blue_out[0]_2[0]
    SLICE_X42Y31         LUT3 (Prop_lut3_I2_O)        0.044     0.800 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.939     1.739    VGA_BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.263     3.002 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.002    VGA_BLUE[0]
    N18                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.648ns  (logic 1.413ns (53.349%)  route 1.235ns (46.651%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.559     0.372    graphics/sd/pixel_clock0
    SLICE_X42Y35         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.164     0.536 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.200     0.736    graphics/hd/sen_red_out[0]_0[0]
    SLICE_X39Y34         LUT3 (Prop_lut3_I2_O)        0.045     0.781 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.035     1.817    VGA_RED_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     3.020 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.020    VGA_RED[3]
    N19                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.655ns  (logic 1.434ns (53.994%)  route 1.222ns (46.006%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.559     0.372    graphics/sd/pixel_clock0
    SLICE_X42Y35         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.164     0.536 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.200     0.736    graphics/hd/sen_red_out[0]_0[0]
    SLICE_X39Y34         LUT3 (Prop_lut3_I2_O)        0.045     0.781 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.021     1.803    VGA_RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     3.027 r  VGA_RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.027    VGA_RED[0]
    G19                                                               r  VGA_RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.674ns  (logic 1.469ns (54.921%)  route 1.206ns (45.079%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.556     0.369    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.148     0.517 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.233     0.750    graphics/hd/sen_green_out[0]_1[0]
    SLICE_X42Y31         LUT3 (Prop_lut3_I2_O)        0.099     0.849 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.973     1.822    VGA_GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     3.044 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.044    VGA_GREEN[0]
    J17                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.706ns  (logic 1.429ns (52.822%)  route 1.277ns (47.178%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.559     0.372    graphics/sd/pixel_clock0
    SLICE_X42Y35         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.164     0.536 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.200     0.736    graphics/hd/sen_red_out[0]_0[0]
    SLICE_X39Y34         LUT3 (Prop_lut3_I2_O)        0.045     0.781 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.076     1.858    VGA_RED_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.078 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.078    VGA_RED[1]
    H19                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.719ns  (logic 1.494ns (54.940%)  route 1.225ns (45.060%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.556     0.369    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.164     0.533 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.223     0.756    graphics/hd/sen_blue_out[0]_2[0]
    SLICE_X42Y31         LUT3 (Prop_lut3_I2_O)        0.044     0.800 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           1.002     1.802    VGA_BLUE_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         1.286     3.088 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.088    VGA_BLUE[2]
    K18                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.759ns  (logic 1.479ns (53.594%)  route 1.280ns (46.406%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.556     0.369    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.164     0.533 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.223     0.756    graphics/hd/sen_blue_out[0]_2[0]
    SLICE_X42Y31         LUT3 (Prop_lut3_I2_O)        0.044     0.800 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           1.057     1.857    VGA_BLUE_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.271     3.128 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.128    VGA_BLUE[1]
    L18                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  vga_sd_vga_clock_1
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.878ns  (logic 4.309ns (48.543%)  route 4.568ns (51.457%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.555     1.850    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.478     2.328 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.684     3.012    graphics/hd/sen_green_out[0]_1[0]
    SLICE_X42Y31         LUT3 (Prop_lut3_I2_O)        0.301     3.313 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.884     7.197    VGA_GREEN_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    10.728 r  VGA_GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.728    VGA_GREEN[3]
    D17                                                               r  VGA_GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.374ns  (logic 4.284ns (51.162%)  route 4.090ns (48.838%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.555     1.850    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.478     2.328 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.684     3.012    graphics/hd/sen_green_out[0]_1[0]
    SLICE_X42Y31         LUT3 (Prop_lut3_I2_O)        0.301     3.313 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.406     6.719    VGA_GREEN_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    10.224 r  VGA_GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.224    VGA_GREEN[1]
    H17                                                               r  VGA_GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.247ns  (logic 4.308ns (52.239%)  route 3.939ns (47.761%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.555     1.850    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.478     2.328 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.684     3.012    graphics/hd/sen_green_out[0]_1[0]
    SLICE_X42Y31         LUT3 (Prop_lut3_I2_O)        0.301     3.313 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.255     6.568    VGA_GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    10.097 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.097    VGA_GREEN[2]
    G17                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.223ns  (logic 4.371ns (53.163%)  route 3.851ns (46.837%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.555     1.850    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.518     2.368 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.661     3.029    graphics/hd/sen_blue_out[0]_2[0]
    SLICE_X42Y31         LUT3 (Prop_lut3_I2_O)        0.146     3.175 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.190     6.365    VGA_BLUE_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.707    10.072 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.072    VGA_BLUE[1]
    L18                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.097ns  (logic 4.387ns (54.178%)  route 3.710ns (45.822%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.555     1.850    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.518     2.368 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.661     3.029    graphics/hd/sen_blue_out[0]_2[0]
    SLICE_X42Y31         LUT3 (Prop_lut3_I2_O)        0.146     3.175 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           3.049     6.224    VGA_BLUE_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.723     9.947 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.947    VGA_BLUE[2]
    K18                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.946ns  (logic 4.300ns (54.117%)  route 3.646ns (45.883%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.555     1.850    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.478     2.328 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.684     3.012    graphics/hd/sen_green_out[0]_1[0]
    SLICE_X42Y31         LUT3 (Prop_lut3_I2_O)        0.301     3.313 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.962     6.274    VGA_GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521     9.795 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.795    VGA_GREEN[0]
    J17                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.932ns  (logic 4.161ns (52.463%)  route 3.771ns (47.537%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.561     1.856    graphics/sd/pixel_clock0
    SLICE_X42Y35         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.518     2.374 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.557     2.931    graphics/hd/sen_red_out[0]_0[0]
    SLICE_X39Y34         LUT3 (Prop_lut3_I2_O)        0.124     3.055 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.213     6.268    VGA_RED_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519     9.788 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.788    VGA_RED[1]
    H19                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.925ns  (logic 4.363ns (55.060%)  route 3.561ns (44.940%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.555     1.850    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.518     2.368 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.661     3.029    graphics/hd/sen_blue_out[0]_2[0]
    SLICE_X42Y31         LUT3 (Prop_lut3_I2_O)        0.146     3.175 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.900     6.075    VGA_BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.699     9.774 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.774    VGA_BLUE[0]
    N18                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.810ns  (logic 4.144ns (53.068%)  route 3.665ns (46.932%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.561     1.856    graphics/sd/pixel_clock0
    SLICE_X42Y35         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.518     2.374 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.557     2.931    graphics/hd/sen_red_out[0]_0[0]
    SLICE_X39Y34         LUT3 (Prop_lut3_I2_O)        0.124     3.055 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.108     6.163    VGA_RED_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502     9.666 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.666    VGA_RED[3]
    N19                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.795ns  (logic 4.166ns (53.439%)  route 3.630ns (46.561%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           2.006    -0.506    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124    -0.382 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.580     0.198    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.294 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.561     1.856    graphics/sd/pixel_clock0
    SLICE_X42Y35         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.518     2.374 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.557     2.931    graphics/hd/sen_red_out[0]_0[0]
    SLICE_X39Y34         LUT3 (Prop_lut3_I2_O)        0.124     3.055 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.072     6.127    VGA_RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524     9.651 r  VGA_RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.651    VGA_RED[0]
    G19                                                               r  VGA_RED[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/sd/h_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.462ns  (logic 1.384ns (56.196%)  route 1.079ns (43.804%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.559     0.372    graphics/sd/pixel_clock0
    SLICE_X40Y34         FDCE                                         r  graphics/sd/h_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.141     0.513 r  graphics/sd/h_sync_line_reg/Q
                         net (fo=1, routed)           0.173     0.686    graphics/hd/sen_h_sync_line[0]_3
    SLICE_X40Y34         LUT3 (Prop_lut3_I2_O)        0.045     0.731 r  graphics/hd/VGA_HS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.906     1.637    VGA_HS_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     2.835 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000     2.835    VGA_HS
    P19                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/v_sync_line_reg/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.530ns  (logic 1.453ns (57.446%)  route 1.077ns (42.554%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.559     0.372    graphics/sd/pixel_clock0
    SLICE_X40Y34         FDCE                                         r  graphics/sd/v_sync_line_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.141     0.513 r  graphics/sd/v_sync_line_reg/Q
                         net (fo=1, routed)           0.199     0.712    graphics/hd/sen_v_sync_line[0]_4
    SLICE_X39Y34         LUT3 (Prop_lut3_I2_O)        0.046     0.758 r  graphics/hd/VGA_VS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.878     1.636    VGA_VS_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.266     2.902 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000     2.902    VGA_VS
    R19                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.585ns  (logic 1.434ns (55.475%)  route 1.151ns (44.525%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.559     0.372    graphics/sd/pixel_clock0
    SLICE_X42Y35         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.164     0.536 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.200     0.736    graphics/hd/sen_red_out[0]_0[0]
    SLICE_X39Y34         LUT3 (Prop_lut3_I2_O)        0.045     0.781 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.951     1.732    VGA_RED_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.225     2.957 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.957    VGA_RED[2]
    J19                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.633ns  (logic 1.471ns (55.854%)  route 1.162ns (44.146%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.556     0.369    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.164     0.533 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.223     0.756    graphics/hd/sen_blue_out[0]_2[0]
    SLICE_X42Y31         LUT3 (Prop_lut3_I2_O)        0.044     0.800 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.939     1.739    VGA_BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.263     3.002 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.002    VGA_BLUE[0]
    N18                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.648ns  (logic 1.413ns (53.349%)  route 1.235ns (46.651%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.559     0.372    graphics/sd/pixel_clock0
    SLICE_X42Y35         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.164     0.536 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.200     0.736    graphics/hd/sen_red_out[0]_0[0]
    SLICE_X39Y34         LUT3 (Prop_lut3_I2_O)        0.045     0.781 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.035     1.817    VGA_RED_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     3.020 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.020    VGA_RED[3]
    N19                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.655ns  (logic 1.434ns (53.994%)  route 1.222ns (46.006%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.559     0.372    graphics/sd/pixel_clock0
    SLICE_X42Y35         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.164     0.536 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.200     0.736    graphics/hd/sen_red_out[0]_0[0]
    SLICE_X39Y34         LUT3 (Prop_lut3_I2_O)        0.045     0.781 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.021     1.803    VGA_RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     3.027 r  VGA_RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.027    VGA_RED[0]
    G19                                                               r  VGA_RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/green_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.674ns  (logic 1.469ns (54.921%)  route 1.206ns (45.079%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.556     0.369    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/green_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.148     0.517 r  graphics/sd/green_out_reg[3]/Q
                         net (fo=1, routed)           0.233     0.750    graphics/hd/sen_green_out[0]_1[0]
    SLICE_X42Y31         LUT3 (Prop_lut3_I2_O)        0.099     0.849 r  graphics/hd/VGA_GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.973     1.822    VGA_GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     3.044 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.044    VGA_GREEN[0]
    J17                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/red_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.706ns  (logic 1.429ns (52.822%)  route 1.277ns (47.178%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.559     0.372    graphics/sd/pixel_clock0
    SLICE_X42Y35         FDCE                                         r  graphics/sd/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.164     0.536 r  graphics/sd/red_out_reg[3]/Q
                         net (fo=1, routed)           0.200     0.736    graphics/hd/sen_red_out[0]_0[0]
    SLICE_X39Y34         LUT3 (Prop_lut3_I2_O)        0.045     0.781 r  graphics/hd/VGA_RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.076     1.858    VGA_RED_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.078 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.078    VGA_RED[1]
    H19                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.719ns  (logic 1.494ns (54.940%)  route 1.225ns (45.060%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.556     0.369    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.164     0.533 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.223     0.756    graphics/hd/sen_blue_out[0]_2[0]
    SLICE_X42Y31         LUT3 (Prop_lut3_I2_O)        0.044     0.800 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           1.002     1.802    VGA_BLUE_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         1.286     3.088 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.088    VGA_BLUE[2]
    K18                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/sd/blue_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.759ns  (logic 1.479ns (53.594%)  route 1.280ns (46.406%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           0.711    -0.470    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.425 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.212    -0.212    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.186 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.556     0.369    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/blue_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.164     0.533 r  graphics/sd/blue_out_reg[2]/Q
                         net (fo=1, routed)           0.223     0.756    graphics/hd/sen_blue_out[0]_2[0]
    SLICE_X42Y31         LUT3 (Prop_lut3_I2_O)        0.044     0.800 r  graphics/hd/VGA_BLUE_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           1.057     1.857    VGA_BLUE_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.271     3.128 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.128    VGA_BLUE[1]
    L18                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  tile_clock_vga_clock

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[0]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.318ns  (logic 1.453ns (15.592%)  route 7.865ns (84.408%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        7.865     9.318    display/SW_IBUF[0]
    SLICE_X63Y22         FDCE                                         f  display/clock_divide_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.505    -1.490    display/tile_clock
    SLICE_X63Y22         FDCE                                         r  display/clock_divide_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[1]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.318ns  (logic 1.453ns (15.592%)  route 7.865ns (84.408%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        7.865     9.318    display/SW_IBUF[0]
    SLICE_X63Y22         FDCE                                         f  display/clock_divide_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.505    -1.490    display/tile_clock
    SLICE_X63Y22         FDCE                                         r  display/clock_divide_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[2]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.318ns  (logic 1.453ns (15.592%)  route 7.865ns (84.408%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        7.865     9.318    display/SW_IBUF[0]
    SLICE_X63Y22         FDCE                                         f  display/clock_divide_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.505    -1.490    display/tile_clock
    SLICE_X63Y22         FDCE                                         r  display/clock_divide_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[3]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.318ns  (logic 1.453ns (15.592%)  route 7.865ns (84.408%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        7.865     9.318    display/SW_IBUF[0]
    SLICE_X63Y22         FDCE                                         f  display/clock_divide_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.505    -1.490    display/tile_clock
    SLICE_X63Y22         FDCE                                         r  display/clock_divide_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[4]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.269ns  (logic 1.453ns (15.675%)  route 7.816ns (84.325%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        7.816     9.269    display/SW_IBUF[0]
    SLICE_X63Y23         FDCE                                         f  display/clock_divide_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.504    -1.491    display/tile_clock
    SLICE_X63Y23         FDCE                                         r  display/clock_divide_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[5]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.269ns  (logic 1.453ns (15.675%)  route 7.816ns (84.325%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        7.816     9.269    display/SW_IBUF[0]
    SLICE_X63Y23         FDCE                                         f  display/clock_divide_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.504    -1.491    display/tile_clock
    SLICE_X63Y23         FDCE                                         r  display/clock_divide_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[6]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.269ns  (logic 1.453ns (15.675%)  route 7.816ns (84.325%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        7.816     9.269    display/SW_IBUF[0]
    SLICE_X63Y23         FDCE                                         f  display/clock_divide_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.504    -1.491    display/tile_clock
    SLICE_X63Y23         FDCE                                         r  display/clock_divide_reg[6]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[7]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.269ns  (logic 1.453ns (15.675%)  route 7.816ns (84.325%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        7.816     9.269    display/SW_IBUF[0]
    SLICE_X63Y23         FDCE                                         f  display/clock_divide_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.504    -1.491    display/tile_clock
    SLICE_X63Y23         FDCE                                         r  display/clock_divide_reg[7]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[10]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.158ns  (logic 1.453ns (15.865%)  route 7.705ns (84.135%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        7.705     9.158    display/SW_IBUF[0]
    SLICE_X63Y24         FDCE                                         f  display/clock_divide_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.502    -1.493    display/tile_clock
    SLICE_X63Y24         FDCE                                         r  display/clock_divide_reg[10]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[11]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.158ns  (logic 1.453ns (15.865%)  route 7.705ns (84.135%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        7.705     9.158    display/SW_IBUF[0]
    SLICE_X63Y24         FDCE                                         f  display/clock_divide_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.502    -1.493    display/tile_clock
    SLICE_X63Y24         FDCE                                         r  display/clock_divide_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[0].cols_reg[0][7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.799ns  (logic 0.276ns (34.559%)  route 0.523ns (65.441%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDCE                         0.000     0.000 r  snek/genblk1[0].cols_reg[0][7]/C
    SLICE_X37Y16         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[0].cols_reg[0][7]/Q
                         net (fo=7, routed)           0.250     0.391    snek/head_col[7]
    SLICE_X39Y20         LUT6 (Prop_lut6_I5_O)        0.045     0.436 f  snek/found_hit_i_6/O
                         net (fo=1, routed)           0.082     0.518    snek/found_hit_i_6_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I3_O)        0.045     0.563 r  snek/found_hit_i_2/O
                         net (fo=1, routed)           0.190     0.754    snek/found_hit0
    SLICE_X39Y19         LUT5 (Prop_lut5_I3_O)        0.045     0.799 r  snek/found_hit_i_1/O
                         net (fo=1, routed)           0.000     0.799    snek/found_hit_i_1_n_0
    SLICE_X39Y19         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.822    -0.868    snek/tile_clock
    SLICE_X39Y19         FDRE                                         r  snek/found_hit_reg/C

Slack:                    inf
  Source:                 snek/length_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/FSM_sequential_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.379ns  (logic 0.360ns (26.109%)  route 1.019ns (73.891%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.520ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE                         0.000     0.000 r  snek/length_reg[1]/C
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/length_reg[1]/Q
                         net (fo=50, routed)          0.434     0.575    snek/length_reg[1]
    SLICE_X40Y19         LUT4 (Prop_lut4_I2_O)        0.042     0.617 r  snek/FSM_sequential_nstate[1]_i_7/O
                         net (fo=1, routed)           0.000     0.617    snek/FSM_sequential_nstate[1]_i_7_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.749 f  snek/FSM_sequential_nstate_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.585     1.334    snek/nstate20_in
    SLICE_X39Y43         LUT5 (Prop_lut5_I3_O)        0.045     1.379 r  snek/FSM_sequential_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.379    snek/nstate__0[1]
    SLICE_X39Y43         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.832    -0.858    snek/tile_clock
    SLICE_X39Y43         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            food/part/hs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.558ns  (logic 0.267ns (17.152%)  route 1.291ns (82.848%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=54, routed)          1.291     1.515    graphics/hd/SW_IBUF[1]
    SLICE_X40Y36         LUT3 (Prop_lut3_I1_O)        0.043     1.558 r  graphics/hd/sync[0][5]_i_1/O
                         net (fo=1, routed)           0.000     1.558    food/part/hs/h_count[5]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][5]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            food/part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.560ns  (logic 0.269ns (17.258%)  route 1.291ns (82.742%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=54, routed)          1.291     1.515    graphics/hd/SW_IBUF[1]
    SLICE_X40Y36         LUT3 (Prop_lut3_I1_O)        0.045     1.560 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=1, routed)           0.000     1.560    food/part/hs/h_count[4]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][4]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            food/part/vs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.614ns  (logic 0.269ns (16.682%)  route 1.345ns (83.318%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=54, routed)          1.345     1.569    graphics/hd/SW_IBUF[1]
    SLICE_X42Y34         LUT3 (Prop_lut3_I1_O)        0.045     1.614 r  graphics/hd/sync[0][3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.614    food/part/vs/v_count[3]
    SLICE_X42Y34         FDRE                                         r  food/part/vs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.827    -0.863    food/part/vs/tile_clock
    SLICE_X42Y34         FDRE                                         r  food/part/vs/sync_reg[0][3]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            food/part/vs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.617ns  (logic 0.272ns (16.836%)  route 1.345ns (83.164%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=54, routed)          1.345     1.569    graphics/hd/SW_IBUF[1]
    SLICE_X42Y34         LUT3 (Prop_lut3_I1_O)        0.048     1.617 r  graphics/hd/sync[0][4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.617    food/part/vs/v_count[4]
    SLICE_X42Y34         FDRE                                         r  food/part/vs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.827    -0.863    food/part/vs/tile_clock
    SLICE_X42Y34         FDRE                                         r  food/part/vs/sync_reg[0][4]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            food/part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.699ns  (logic 0.267ns (15.729%)  route 1.432ns (84.271%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=54, routed)          1.432     1.656    graphics/hd/SW_IBUF[1]
    SLICE_X40Y36         LUT3 (Prop_lut3_I1_O)        0.043     1.699 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=1, routed)           0.000     1.699    food/part/hs/h_count[7]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][7]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            food/part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.701ns  (logic 0.269ns (15.828%)  route 1.432ns (84.172%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=54, routed)          1.432     1.656    graphics/hd/SW_IBUF[1]
    SLICE_X40Y36         LUT3 (Prop_lut3_I1_O)        0.045     1.701 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=1, routed)           0.000     1.701    food/part/hs/h_count[6]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][6]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            food/part/vs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.764ns  (logic 0.268ns (15.211%)  route 1.495ns (84.789%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=54, routed)          1.495     1.720    graphics/hd/SW_IBUF[1]
    SLICE_X40Y36         LUT3 (Prop_lut3_I1_O)        0.044     1.764 r  graphics/hd/sync[0][7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.764    food/part/vs/v_count[7]
    SLICE_X40Y36         FDRE                                         r  food/part/vs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/vs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/vs/sync_reg[0][7]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            food/part/hs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.765ns  (logic 0.269ns (15.259%)  route 1.495ns (84.741%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=54, routed)          1.495     1.720    graphics/hd/SW_IBUF[1]
    SLICE_X40Y36         LUT3 (Prop_lut3_I1_O)        0.045     1.765 r  graphics/hd/sync[0][0]_i_1/O
                         net (fo=1, routed)           0.000     1.765    food/part/hs/h_count[0]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  tile_clock_vga_clock_1

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[0]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.318ns  (logic 1.453ns (15.592%)  route 7.865ns (84.408%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        7.865     9.318    display/SW_IBUF[0]
    SLICE_X63Y22         FDCE                                         f  display/clock_divide_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.505    -1.490    display/tile_clock
    SLICE_X63Y22         FDCE                                         r  display/clock_divide_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[1]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.318ns  (logic 1.453ns (15.592%)  route 7.865ns (84.408%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        7.865     9.318    display/SW_IBUF[0]
    SLICE_X63Y22         FDCE                                         f  display/clock_divide_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.505    -1.490    display/tile_clock
    SLICE_X63Y22         FDCE                                         r  display/clock_divide_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[2]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.318ns  (logic 1.453ns (15.592%)  route 7.865ns (84.408%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        7.865     9.318    display/SW_IBUF[0]
    SLICE_X63Y22         FDCE                                         f  display/clock_divide_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.505    -1.490    display/tile_clock
    SLICE_X63Y22         FDCE                                         r  display/clock_divide_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[3]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.318ns  (logic 1.453ns (15.592%)  route 7.865ns (84.408%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        7.865     9.318    display/SW_IBUF[0]
    SLICE_X63Y22         FDCE                                         f  display/clock_divide_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.505    -1.490    display/tile_clock
    SLICE_X63Y22         FDCE                                         r  display/clock_divide_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[4]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.269ns  (logic 1.453ns (15.675%)  route 7.816ns (84.325%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        7.816     9.269    display/SW_IBUF[0]
    SLICE_X63Y23         FDCE                                         f  display/clock_divide_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.504    -1.491    display/tile_clock
    SLICE_X63Y23         FDCE                                         r  display/clock_divide_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[5]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.269ns  (logic 1.453ns (15.675%)  route 7.816ns (84.325%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        7.816     9.269    display/SW_IBUF[0]
    SLICE_X63Y23         FDCE                                         f  display/clock_divide_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.504    -1.491    display/tile_clock
    SLICE_X63Y23         FDCE                                         r  display/clock_divide_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[6]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.269ns  (logic 1.453ns (15.675%)  route 7.816ns (84.325%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        7.816     9.269    display/SW_IBUF[0]
    SLICE_X63Y23         FDCE                                         f  display/clock_divide_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.504    -1.491    display/tile_clock
    SLICE_X63Y23         FDCE                                         r  display/clock_divide_reg[6]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[7]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.269ns  (logic 1.453ns (15.675%)  route 7.816ns (84.325%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        7.816     9.269    display/SW_IBUF[0]
    SLICE_X63Y23         FDCE                                         f  display/clock_divide_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.504    -1.491    display/tile_clock
    SLICE_X63Y23         FDCE                                         r  display/clock_divide_reg[7]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[10]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.158ns  (logic 1.453ns (15.865%)  route 7.705ns (84.135%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        7.705     9.158    display/SW_IBUF[0]
    SLICE_X63Y24         FDCE                                         f  display/clock_divide_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.502    -1.493    display/tile_clock
    SLICE_X63Y24         FDCE                                         r  display/clock_divide_reg[10]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            display/clock_divide_reg[11]/CLR
                            (recovery check against rising-edge clock tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.158ns  (logic 1.453ns (15.865%)  route 7.705ns (84.135%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        7.705     9.158    display/SW_IBUF[0]
    SLICE_X63Y24         FDCE                                         f  display/clock_divide_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          1.502    -1.493    display/tile_clock
    SLICE_X63Y24         FDCE                                         r  display/clock_divide_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[0].cols_reg[0][7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/found_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.799ns  (logic 0.276ns (34.559%)  route 0.523ns (65.441%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDCE                         0.000     0.000 r  snek/genblk1[0].cols_reg[0][7]/C
    SLICE_X37Y16         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  snek/genblk1[0].cols_reg[0][7]/Q
                         net (fo=7, routed)           0.250     0.391    snek/head_col[7]
    SLICE_X39Y20         LUT6 (Prop_lut6_I5_O)        0.045     0.436 f  snek/found_hit_i_6/O
                         net (fo=1, routed)           0.082     0.518    snek/found_hit_i_6_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I3_O)        0.045     0.563 r  snek/found_hit_i_2/O
                         net (fo=1, routed)           0.190     0.754    snek/found_hit0
    SLICE_X39Y19         LUT5 (Prop_lut5_I3_O)        0.045     0.799 r  snek/found_hit_i_1/O
                         net (fo=1, routed)           0.000     0.799    snek/found_hit_i_1_n_0
    SLICE_X39Y19         FDRE                                         r  snek/found_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.822    -0.868    snek/tile_clock
    SLICE_X39Y19         FDRE                                         r  snek/found_hit_reg/C

Slack:                    inf
  Source:                 snek/length_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            snek/FSM_sequential_nstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.379ns  (logic 0.360ns (26.109%)  route 1.019ns (73.891%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.508ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE                         0.000     0.000 r  snek/length_reg[1]/C
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  snek/length_reg[1]/Q
                         net (fo=50, routed)          0.434     0.575    snek/length_reg[1]
    SLICE_X40Y19         LUT4 (Prop_lut4_I2_O)        0.042     0.617 r  snek/FSM_sequential_nstate[1]_i_7/O
                         net (fo=1, routed)           0.000     0.617    snek/FSM_sequential_nstate[1]_i_7_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.749 f  snek/FSM_sequential_nstate_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.585     1.334    snek/nstate20_in
    SLICE_X39Y43         LUT5 (Prop_lut5_I3_O)        0.045     1.379 r  snek/FSM_sequential_nstate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.379    snek/nstate__0[1]
    SLICE_X39Y43         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.832    -0.858    snek/tile_clock
    SLICE_X39Y43         FDRE                                         r  snek/FSM_sequential_nstate_reg[1]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            food/part/hs/sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.558ns  (logic 0.267ns (17.152%)  route 1.291ns (82.848%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=54, routed)          1.291     1.515    graphics/hd/SW_IBUF[1]
    SLICE_X40Y36         LUT3 (Prop_lut3_I1_O)        0.043     1.558 r  graphics/hd/sync[0][5]_i_1/O
                         net (fo=1, routed)           0.000     1.558    food/part/hs/h_count[5]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][5]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            food/part/hs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.560ns  (logic 0.269ns (17.258%)  route 1.291ns (82.742%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=54, routed)          1.291     1.515    graphics/hd/SW_IBUF[1]
    SLICE_X40Y36         LUT3 (Prop_lut3_I1_O)        0.045     1.560 r  graphics/hd/sync[0][4]_i_1/O
                         net (fo=1, routed)           0.000     1.560    food/part/hs/h_count[4]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][4]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            food/part/vs/sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.614ns  (logic 0.269ns (16.682%)  route 1.345ns (83.318%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=54, routed)          1.345     1.569    graphics/hd/SW_IBUF[1]
    SLICE_X42Y34         LUT3 (Prop_lut3_I1_O)        0.045     1.614 r  graphics/hd/sync[0][3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.614    food/part/vs/v_count[3]
    SLICE_X42Y34         FDRE                                         r  food/part/vs/sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.827    -0.863    food/part/vs/tile_clock
    SLICE_X42Y34         FDRE                                         r  food/part/vs/sync_reg[0][3]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            food/part/vs/sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.617ns  (logic 0.272ns (16.836%)  route 1.345ns (83.164%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=54, routed)          1.345     1.569    graphics/hd/SW_IBUF[1]
    SLICE_X42Y34         LUT3 (Prop_lut3_I1_O)        0.048     1.617 r  graphics/hd/sync[0][4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.617    food/part/vs/v_count[4]
    SLICE_X42Y34         FDRE                                         r  food/part/vs/sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.827    -0.863    food/part/vs/tile_clock
    SLICE_X42Y34         FDRE                                         r  food/part/vs/sync_reg[0][4]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            food/part/hs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.699ns  (logic 0.267ns (15.729%)  route 1.432ns (84.271%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=54, routed)          1.432     1.656    graphics/hd/SW_IBUF[1]
    SLICE_X40Y36         LUT3 (Prop_lut3_I1_O)        0.043     1.699 r  graphics/hd/sync[0][7]_i_1/O
                         net (fo=1, routed)           0.000     1.699    food/part/hs/h_count[7]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][7]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            food/part/hs/sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.701ns  (logic 0.269ns (15.828%)  route 1.432ns (84.172%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=54, routed)          1.432     1.656    graphics/hd/SW_IBUF[1]
    SLICE_X40Y36         LUT3 (Prop_lut3_I1_O)        0.045     1.701 r  graphics/hd/sync[0][6]_i_1/O
                         net (fo=1, routed)           0.000     1.701    food/part/hs/h_count[6]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][6]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            food/part/vs/sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.764ns  (logic 0.268ns (15.211%)  route 1.495ns (84.789%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=54, routed)          1.495     1.720    graphics/hd/SW_IBUF[1]
    SLICE_X40Y36         LUT3 (Prop_lut3_I1_O)        0.044     1.764 r  graphics/hd/sync[0][7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.764    food/part/vs/v_count[7]
    SLICE_X40Y36         FDRE                                         r  food/part/vs/sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/vs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/vs/sync_reg[0][7]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            food/part/hs/sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by tile_clock_vga_clock_1  {rise@0.000ns fall@26.936ns period=53.872ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.765ns  (logic 0.269ns (15.259%)  route 1.495ns (84.741%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=54, routed)          1.495     1.720    graphics/hd/SW_IBUF[1]
    SLICE_X40Y36         LUT3 (Prop_lut3_I1_O)        0.045     1.765 r  graphics/hd/sync[0][0]_i_1/O
                         net (fo=1, routed)           0.000     1.765    food/part/hs/h_count[0]
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tile_clock_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/tile_clock_vga_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout3_buf/O
                         net (fo=70, routed)          0.828    -0.862    food/part/hs/tile_clock
    SLICE_X40Y36         FDRE                                         r  food/part/hs/sync_reg[0][0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  vga_hd_vga_clock

Max Delay            57 Endpoints
Min Delay            57 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[40].part/cur_row_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.012ns  (logic 2.635ns (29.238%)  route 6.377ns (70.762%))
  Logic Levels:           12  (CARRY4=6 FDCE=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDCE                         0.000     0.000 r  snek/genblk1[40].part/cur_row_reg[5]/C
    SLICE_X50Y13         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  snek/genblk1[40].part/cur_row_reg[5]/Q
                         net (fo=1, routed)           1.241     1.719    snek/genblk1[40].part/cur_row[5]
    SLICE_X50Y13         LUT6 (Prop_lut6_I3_O)        0.295     2.014 f  snek/genblk1[40].part/green_out[3]_i_490/O
                         net (fo=1, routed)           1.128     3.141    snek/genblk1[40].part/green_out[3]_i_490_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I4_O)        0.124     3.265 f  snek/genblk1[40].part/green_out[3]_i_378/O
                         net (fo=1, routed)           1.163     4.429    snek/genblk1[40].part/v_match_2
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124     4.553 r  snek/genblk1[40].part/green_out[3]_i_275/O
                         net (fo=1, routed)           1.219     5.772    snek/genblk1[39].part/green_out_reg[3]_i_102
    SLICE_X42Y16         LUT4 (Prop_lut4_I0_O)        0.124     5.896 r  snek/genblk1[39].part/green_out[3]_i_186/O
                         net (fo=1, routed)           0.000     5.896    snek/genblk1[39].part_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.429 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.429    snek/green_out_reg[3]_i_102_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.546 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.546    snek/green_out_reg[3]_i_45_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.663 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.663    snek/green_out_reg[3]_i_16_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.780 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.780    snek/green_out_reg[3]_i_6_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.897 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.897    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.054 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.626     8.680    graphics/hd/exists
    SLICE_X42Y27         LUT5 (Prop_lut5_I1_O)        0.332     9.012 r  graphics/hd/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     9.012    graphics/hd/blue_out0[2]
    SLICE_X42Y27         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    -1.010    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122    -0.888 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529    -0.359    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    -0.105 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433     1.328    graphics/hd/pixel_clock01_out
    SLICE_X42Y27         FDCE                                         r  graphics/hd/blue_out_reg[2]/C

Slack:                    inf
  Source:                 snek/genblk1[40].part/cur_row_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.004ns  (logic 2.627ns (29.176%)  route 6.377ns (70.824%))
  Logic Levels:           12  (CARRY4=6 FDCE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDCE                         0.000     0.000 r  snek/genblk1[40].part/cur_row_reg[5]/C
    SLICE_X50Y13         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  snek/genblk1[40].part/cur_row_reg[5]/Q
                         net (fo=1, routed)           1.241     1.719    snek/genblk1[40].part/cur_row[5]
    SLICE_X50Y13         LUT6 (Prop_lut6_I3_O)        0.295     2.014 f  snek/genblk1[40].part/green_out[3]_i_490/O
                         net (fo=1, routed)           1.128     3.141    snek/genblk1[40].part/green_out[3]_i_490_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I4_O)        0.124     3.265 f  snek/genblk1[40].part/green_out[3]_i_378/O
                         net (fo=1, routed)           1.163     4.429    snek/genblk1[40].part/v_match_2
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124     4.553 r  snek/genblk1[40].part/green_out[3]_i_275/O
                         net (fo=1, routed)           1.219     5.772    snek/genblk1[39].part/green_out_reg[3]_i_102
    SLICE_X42Y16         LUT4 (Prop_lut4_I0_O)        0.124     5.896 r  snek/genblk1[39].part/green_out[3]_i_186/O
                         net (fo=1, routed)           0.000     5.896    snek/genblk1[39].part_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.429 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.429    snek/green_out_reg[3]_i_102_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.546 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.546    snek/green_out_reg[3]_i_45_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.663 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.663    snek/green_out_reg[3]_i_16_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.780 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.780    snek/green_out_reg[3]_i_6_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.897 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.897    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.054 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.626     8.680    graphics/hd/exists
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.324     9.004 r  graphics/hd/green_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     9.004    graphics/hd/green_out0[3]
    SLICE_X42Y27         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    -1.010    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122    -0.888 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529    -0.359    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    -0.105 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433     1.328    graphics/hd/pixel_clock01_out
    SLICE_X42Y27         FDCE                                         r  graphics/hd/green_out_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.480ns  (logic 1.605ns (18.925%)  route 6.875ns (81.075%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        6.875     8.328    graphics/hd/SW_IBUF[0]
    SLICE_X36Y43         LUT3 (Prop_lut3_I1_O)        0.152     8.480 r  graphics/hd/v_sync_i_1__0/O
                         net (fo=1, routed)           0.000     8.480    graphics/hd/v_sync_i_1__0_n_0
    SLICE_X36Y43         FDRE                                         r  graphics/hd/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    -1.010    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122    -0.888 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529    -0.359    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    -0.105 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.445     1.340    graphics/hd/pixel_clock01_out
    SLICE_X36Y43         FDRE                                         r  graphics/hd/v_sync_reg/C

Slack:                    inf
  Source:                 food/part/cur_row_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.131ns  (logic 0.952ns (11.708%)  route 7.179ns (88.292%))
  Logic Levels:           5  (FDCE=1 LUT4=2 LUT6=2)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDCE                         0.000     0.000 r  food/part/cur_row_reg[5]/C
    SLICE_X43Y4          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  food/part/cur_row_reg[5]/Q
                         net (fo=1, routed)           1.586     2.042    food/part/vs/Q[5]
    SLICE_X43Y4          LUT4 (Prop_lut4_I2_O)        0.124     2.166 f  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.292     3.458    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I5_O)        0.124     3.582 f  food/part/vs/red_out[3]_i_3/O
                         net (fo=1, routed)           1.536     5.118    food/part/hs/red_out_reg[3]
    SLICE_X41Y7          LUT6 (Prop_lut6_I0_O)        0.124     5.242 r  food/part/hs/red_out[3]_i_2/O
                         net (fo=4, routed)           2.765     8.007    graphics/hd/apple_exists
    SLICE_X41Y34         LUT4 (Prop_lut4_I3_O)        0.124     8.131 r  graphics/hd/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     8.131    graphics/hd/red_out0[3]
    SLICE_X41Y34         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    -1.010    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122    -0.888 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529    -0.359    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    -0.105 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.441     1.336    graphics/hd/pixel_clock01_out
    SLICE_X41Y34         FDCE                                         r  graphics/hd/red_out_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/h_video_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.399ns  (logic 1.577ns (21.313%)  route 5.822ns (78.687%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        5.822     7.275    graphics/hd/SW_IBUF[0]
    SLICE_X40Y35         LUT4 (Prop_lut4_I2_O)        0.124     7.399 r  graphics/hd/h_video_i_1__0/O
                         net (fo=1, routed)           0.000     7.399    graphics/hd/h_video_i_1__0_n_0
    SLICE_X40Y35         FDRE                                         r  graphics/hd/h_video_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    -1.010    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122    -0.888 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529    -0.359    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    -0.105 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.442     1.337    graphics/hd/pixel_clock01_out
    SLICE_X40Y35         FDRE                                         r  graphics/hd/h_video_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/h_count_reg[10]/CLR
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.287ns  (logic 1.453ns (19.937%)  route 5.834ns (80.063%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        5.834     7.287    graphics/hd/SW_IBUF[0]
    SLICE_X39Y37         FDCE                                         f  graphics/hd/h_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    -1.010    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122    -0.888 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529    -0.359    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    -0.105 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.441     1.336    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[10]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/h_count_reg[11]/CLR
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.287ns  (logic 1.453ns (19.937%)  route 5.834ns (80.063%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        5.834     7.287    graphics/hd/SW_IBUF[0]
    SLICE_X39Y37         FDCE                                         f  graphics/hd/h_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    -1.010    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122    -0.888 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529    -0.359    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    -0.105 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.441     1.336    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[11]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/h_count_reg[6]/CLR
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.287ns  (logic 1.453ns (19.937%)  route 5.834ns (80.063%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        5.834     7.287    graphics/hd/SW_IBUF[0]
    SLICE_X39Y37         FDCE                                         f  graphics/hd/h_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    -1.010    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122    -0.888 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529    -0.359    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    -0.105 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.441     1.336    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[6]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/h_count_reg[7]/CLR
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.287ns  (logic 1.453ns (19.937%)  route 5.834ns (80.063%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        5.834     7.287    graphics/hd/SW_IBUF[0]
    SLICE_X39Y37         FDCE                                         f  graphics/hd/h_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    -1.010    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122    -0.888 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529    -0.359    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    -0.105 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.441     1.336    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[7]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/h_count_reg[8]/CLR
                            (recovery check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.287ns  (logic 1.453ns (19.937%)  route 5.834ns (80.063%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        5.834     7.287    graphics/hd/SW_IBUF[0]
    SLICE_X39Y37         FDCE                                         f  graphics/hd/h_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    -1.010    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122    -0.888 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529    -0.359    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    -0.105 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.441     1.336    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[90].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.382ns  (logic 0.498ns (36.030%)  route 0.884ns (63.970%))
  Logic Levels:           5  (CARRY4=2 FDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDCE                         0.000     0.000 r  snek/genblk1[90].part/show_snake_reg/C
    SLICE_X41Y20         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  snek/genblk1[90].part/show_snake_reg/Q
                         net (fo=1, routed)           0.136     0.264    snek/genblk1[90].part/show_snake
    SLICE_X42Y20         LUT4 (Prop_lut4_I3_O)        0.098     0.362 r  snek/genblk1[90].part/green_out[3]_i_8/O
                         net (fo=1, routed)           0.000     0.362    snek/genblk1[90].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.473 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.473    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.518 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.748     1.266    graphics/hd/exists
    SLICE_X42Y27         LUT5 (Prop_lut5_I1_O)        0.116     1.382 r  graphics/hd/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.382    graphics/hd/blue_out0[2]
    SLICE_X42Y27         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.055    -0.519 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.243    -0.276    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107    -0.169 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.820     0.650    graphics/hd/pixel_clock01_out
    SLICE_X42Y27         FDCE                                         r  graphics/hd/blue_out_reg[2]/C

Slack:                    inf
  Source:                 snek/genblk1[90].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.385ns  (logic 0.501ns (36.169%)  route 0.884ns (63.831%))
  Logic Levels:           5  (CARRY4=2 FDCE=1 LUT4=2)
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDCE                         0.000     0.000 r  snek/genblk1[90].part/show_snake_reg/C
    SLICE_X41Y20         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  snek/genblk1[90].part/show_snake_reg/Q
                         net (fo=1, routed)           0.136     0.264    snek/genblk1[90].part/show_snake
    SLICE_X42Y20         LUT4 (Prop_lut4_I3_O)        0.098     0.362 r  snek/genblk1[90].part/green_out[3]_i_8/O
                         net (fo=1, routed)           0.000     0.362    snek/genblk1[90].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.473 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.473    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.518 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.748     1.266    graphics/hd/exists
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.119     1.385 r  graphics/hd/green_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.385    graphics/hd/green_out0[3]
    SLICE_X42Y27         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.055    -0.519 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.243    -0.276    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107    -0.169 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.820     0.650    graphics/hd/pixel_clock01_out
    SLICE_X42Y27         FDCE                                         r  graphics/hd/green_out_reg[3]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.694ns  (logic 0.269ns (15.895%)  route 1.425ns (84.105%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=54, routed)          1.425     1.649    graphics/hd/SW_IBUF[1]
    SLICE_X41Y34         LUT4 (Prop_lut4_I2_O)        0.045     1.694 r  graphics/hd/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.694    graphics/hd/red_out0[3]
    SLICE_X41Y34         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.055    -0.519 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.243    -0.276    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107    -0.169 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.827     0.657    graphics/hd/pixel_clock01_out
    SLICE_X41Y34         FDCE                                         r  graphics/hd/red_out_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[6]/PRE
                            (removal check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.827ns  (logic 0.221ns (12.097%)  route 1.606ns (87.903%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        1.606     1.827    food/rng/SW_IBUF[0]
    SLICE_X36Y1          FDPE                                         f  food/rng/value_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X36Y1          FDPE                                         r  food/rng/value_reg[6]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[1]/PRE
                            (removal check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.930ns  (logic 0.221ns (11.450%)  route 1.709ns (88.550%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        1.709     1.930    food/rng/SW_IBUF[0]
    SLICE_X39Y1          FDPE                                         f  food/rng/value_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[2]/PRE
                            (removal check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.930ns  (logic 0.221ns (11.450%)  route 1.709ns (88.550%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        1.709     1.930    food/rng/SW_IBUF[0]
    SLICE_X39Y1          FDPE                                         f  food/rng/value_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[3]/PRE
                            (removal check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.930ns  (logic 0.221ns (11.450%)  route 1.709ns (88.550%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        1.709     1.930    food/rng/SW_IBUF[0]
    SLICE_X39Y1          FDPE                                         f  food/rng/value_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[4]/PRE
                            (removal check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.930ns  (logic 0.221ns (11.450%)  route 1.709ns (88.550%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        1.709     1.930    food/rng/SW_IBUF[0]
    SLICE_X39Y1          FDPE                                         f  food/rng/value_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[5]/PRE
                            (removal check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.930ns  (logic 0.221ns (11.450%)  route 1.709ns (88.550%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        1.709     1.930    food/rng/SW_IBUF[0]
    SLICE_X39Y1          FDPE                                         f  food/rng/value_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[16]/PRE
                            (removal check against rising-edge clock vga_hd_vga_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.948ns  (logic 0.221ns (11.344%)  route 1.727ns (88.656%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        1.727     1.948    food/rng/SW_IBUF[0]
    SLICE_X33Y1          FDPE                                         f  food/rng/value_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X33Y1          FDPE                                         r  food/rng/value_reg[16]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  vga_hd_vga_clock_1

Max Delay            57 Endpoints
Min Delay            57 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[40].part/cur_row_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.012ns  (logic 2.635ns (29.238%)  route 6.377ns (70.762%))
  Logic Levels:           12  (CARRY4=6 FDCE=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDCE                         0.000     0.000 r  snek/genblk1[40].part/cur_row_reg[5]/C
    SLICE_X50Y13         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  snek/genblk1[40].part/cur_row_reg[5]/Q
                         net (fo=1, routed)           1.241     1.719    snek/genblk1[40].part/cur_row[5]
    SLICE_X50Y13         LUT6 (Prop_lut6_I3_O)        0.295     2.014 f  snek/genblk1[40].part/green_out[3]_i_490/O
                         net (fo=1, routed)           1.128     3.141    snek/genblk1[40].part/green_out[3]_i_490_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I4_O)        0.124     3.265 f  snek/genblk1[40].part/green_out[3]_i_378/O
                         net (fo=1, routed)           1.163     4.429    snek/genblk1[40].part/v_match_2
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124     4.553 r  snek/genblk1[40].part/green_out[3]_i_275/O
                         net (fo=1, routed)           1.219     5.772    snek/genblk1[39].part/green_out_reg[3]_i_102
    SLICE_X42Y16         LUT4 (Prop_lut4_I0_O)        0.124     5.896 r  snek/genblk1[39].part/green_out[3]_i_186/O
                         net (fo=1, routed)           0.000     5.896    snek/genblk1[39].part_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.429 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.429    snek/green_out_reg[3]_i_102_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.546 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.546    snek/green_out_reg[3]_i_45_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.663 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.663    snek/green_out_reg[3]_i_16_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.780 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.780    snek/green_out_reg[3]_i_6_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.897 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.897    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.054 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.626     8.680    graphics/hd/exists
    SLICE_X42Y27         LUT5 (Prop_lut5_I1_O)        0.332     9.012 r  graphics/hd/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     9.012    graphics/hd/blue_out0[2]
    SLICE_X42Y27         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    -1.010    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122    -0.888 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529    -0.359    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    -0.105 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433     1.328    graphics/hd/pixel_clock01_out
    SLICE_X42Y27         FDCE                                         r  graphics/hd/blue_out_reg[2]/C

Slack:                    inf
  Source:                 snek/genblk1[40].part/cur_row_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.004ns  (logic 2.627ns (29.176%)  route 6.377ns (70.824%))
  Logic Levels:           12  (CARRY4=6 FDCE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDCE                         0.000     0.000 r  snek/genblk1[40].part/cur_row_reg[5]/C
    SLICE_X50Y13         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  snek/genblk1[40].part/cur_row_reg[5]/Q
                         net (fo=1, routed)           1.241     1.719    snek/genblk1[40].part/cur_row[5]
    SLICE_X50Y13         LUT6 (Prop_lut6_I3_O)        0.295     2.014 f  snek/genblk1[40].part/green_out[3]_i_490/O
                         net (fo=1, routed)           1.128     3.141    snek/genblk1[40].part/green_out[3]_i_490_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I4_O)        0.124     3.265 f  snek/genblk1[40].part/green_out[3]_i_378/O
                         net (fo=1, routed)           1.163     4.429    snek/genblk1[40].part/v_match_2
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124     4.553 r  snek/genblk1[40].part/green_out[3]_i_275/O
                         net (fo=1, routed)           1.219     5.772    snek/genblk1[39].part/green_out_reg[3]_i_102
    SLICE_X42Y16         LUT4 (Prop_lut4_I0_O)        0.124     5.896 r  snek/genblk1[39].part/green_out[3]_i_186/O
                         net (fo=1, routed)           0.000     5.896    snek/genblk1[39].part_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.429 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.429    snek/green_out_reg[3]_i_102_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.546 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.546    snek/green_out_reg[3]_i_45_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.663 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.663    snek/green_out_reg[3]_i_16_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.780 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.780    snek/green_out_reg[3]_i_6_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.897 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.897    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.054 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.626     8.680    graphics/hd/exists
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.324     9.004 r  graphics/hd/green_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     9.004    graphics/hd/green_out0[3]
    SLICE_X42Y27         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    -1.010    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122    -0.888 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529    -0.359    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    -0.105 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.433     1.328    graphics/hd/pixel_clock01_out
    SLICE_X42Y27         FDCE                                         r  graphics/hd/green_out_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.480ns  (logic 1.605ns (18.925%)  route 6.875ns (81.075%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        6.875     8.328    graphics/hd/SW_IBUF[0]
    SLICE_X36Y43         LUT3 (Prop_lut3_I1_O)        0.152     8.480 r  graphics/hd/v_sync_i_1__0/O
                         net (fo=1, routed)           0.000     8.480    graphics/hd/v_sync_i_1__0_n_0
    SLICE_X36Y43         FDRE                                         r  graphics/hd/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    -1.010    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122    -0.888 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529    -0.359    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    -0.105 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.445     1.340    graphics/hd/pixel_clock01_out
    SLICE_X36Y43         FDRE                                         r  graphics/hd/v_sync_reg/C

Slack:                    inf
  Source:                 food/part/cur_row_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.131ns  (logic 0.952ns (11.708%)  route 7.179ns (88.292%))
  Logic Levels:           5  (FDCE=1 LUT4=2 LUT6=2)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDCE                         0.000     0.000 r  food/part/cur_row_reg[5]/C
    SLICE_X43Y4          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  food/part/cur_row_reg[5]/Q
                         net (fo=1, routed)           1.586     2.042    food/part/vs/Q[5]
    SLICE_X43Y4          LUT4 (Prop_lut4_I2_O)        0.124     2.166 f  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.292     3.458    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I5_O)        0.124     3.582 f  food/part/vs/red_out[3]_i_3/O
                         net (fo=1, routed)           1.536     5.118    food/part/hs/red_out_reg[3]
    SLICE_X41Y7          LUT6 (Prop_lut6_I0_O)        0.124     5.242 r  food/part/hs/red_out[3]_i_2/O
                         net (fo=4, routed)           2.765     8.007    graphics/hd/apple_exists
    SLICE_X41Y34         LUT4 (Prop_lut4_I3_O)        0.124     8.131 r  graphics/hd/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     8.131    graphics/hd/red_out0[3]
    SLICE_X41Y34         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    -1.010    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122    -0.888 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529    -0.359    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    -0.105 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.441     1.336    graphics/hd/pixel_clock01_out
    SLICE_X41Y34         FDCE                                         r  graphics/hd/red_out_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/h_video_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.399ns  (logic 1.577ns (21.313%)  route 5.822ns (78.687%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        5.822     7.275    graphics/hd/SW_IBUF[0]
    SLICE_X40Y35         LUT4 (Prop_lut4_I2_O)        0.124     7.399 r  graphics/hd/h_video_i_1__0/O
                         net (fo=1, routed)           0.000     7.399    graphics/hd/h_video_i_1__0_n_0
    SLICE_X40Y35         FDRE                                         r  graphics/hd/h_video_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    -1.010    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122    -0.888 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529    -0.359    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    -0.105 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.442     1.337    graphics/hd/pixel_clock01_out
    SLICE_X40Y35         FDRE                                         r  graphics/hd/h_video_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/h_count_reg[10]/CLR
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.287ns  (logic 1.453ns (19.937%)  route 5.834ns (80.063%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        5.834     7.287    graphics/hd/SW_IBUF[0]
    SLICE_X39Y37         FDCE                                         f  graphics/hd/h_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    -1.010    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122    -0.888 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529    -0.359    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    -0.105 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.441     1.336    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[10]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/h_count_reg[11]/CLR
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.287ns  (logic 1.453ns (19.937%)  route 5.834ns (80.063%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        5.834     7.287    graphics/hd/SW_IBUF[0]
    SLICE_X39Y37         FDCE                                         f  graphics/hd/h_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    -1.010    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122    -0.888 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529    -0.359    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    -0.105 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.441     1.336    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[11]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/h_count_reg[6]/CLR
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.287ns  (logic 1.453ns (19.937%)  route 5.834ns (80.063%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        5.834     7.287    graphics/hd/SW_IBUF[0]
    SLICE_X39Y37         FDCE                                         f  graphics/hd/h_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    -1.010    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122    -0.888 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529    -0.359    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    -0.105 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.441     1.336    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[6]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/h_count_reg[7]/CLR
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.287ns  (logic 1.453ns (19.937%)  route 5.834ns (80.063%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        5.834     7.287    graphics/hd/SW_IBUF[0]
    SLICE_X39Y37         FDCE                                         f  graphics/hd/h_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    -1.010    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122    -0.888 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529    -0.359    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    -0.105 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.441     1.336    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[7]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/hd/h_count_reg[8]/CLR
                            (recovery check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.287ns  (logic 1.453ns (19.937%)  route 5.834ns (80.063%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        5.834     7.287    graphics/hd/SW_IBUF[0]
    SLICE_X39Y37         FDCE                                         f  graphics/hd/h_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.985    -1.010    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.122    -0.888 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.529    -0.359    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.254    -0.105 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          1.441     1.336    graphics/hd/pixel_clock01_out
    SLICE_X39Y37         FDCE                                         r  graphics/hd/h_count_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[90].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.382ns  (logic 0.498ns (36.030%)  route 0.884ns (63.970%))
  Logic Levels:           5  (CARRY4=2 FDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDCE                         0.000     0.000 r  snek/genblk1[90].part/show_snake_reg/C
    SLICE_X41Y20         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  snek/genblk1[90].part/show_snake_reg/Q
                         net (fo=1, routed)           0.136     0.264    snek/genblk1[90].part/show_snake
    SLICE_X42Y20         LUT4 (Prop_lut4_I3_O)        0.098     0.362 r  snek/genblk1[90].part/green_out[3]_i_8/O
                         net (fo=1, routed)           0.000     0.362    snek/genblk1[90].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.473 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.473    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.518 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.748     1.266    graphics/hd/exists
    SLICE_X42Y27         LUT5 (Prop_lut5_I1_O)        0.116     1.382 r  graphics/hd/blue_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.382    graphics/hd/blue_out0[2]
    SLICE_X42Y27         FDCE                                         r  graphics/hd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.055    -0.519 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.243    -0.276    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107    -0.169 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.820     0.650    graphics/hd/pixel_clock01_out
    SLICE_X42Y27         FDCE                                         r  graphics/hd/blue_out_reg[2]/C

Slack:                    inf
  Source:                 snek/genblk1[90].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/hd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.385ns  (logic 0.501ns (36.169%)  route 0.884ns (63.831%))
  Logic Levels:           5  (CARRY4=2 FDCE=1 LUT4=2)
  Clock Uncertainty:      0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDCE                         0.000     0.000 r  snek/genblk1[90].part/show_snake_reg/C
    SLICE_X41Y20         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  snek/genblk1[90].part/show_snake_reg/Q
                         net (fo=1, routed)           0.136     0.264    snek/genblk1[90].part/show_snake
    SLICE_X42Y20         LUT4 (Prop_lut4_I3_O)        0.098     0.362 r  snek/genblk1[90].part/green_out[3]_i_8/O
                         net (fo=1, routed)           0.000     0.362    snek/genblk1[90].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.473 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.473    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.518 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.748     1.266    graphics/hd/exists
    SLICE_X42Y27         LUT4 (Prop_lut4_I3_O)        0.119     1.385 r  graphics/hd/green_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.385    graphics/hd/green_out0[3]
    SLICE_X42Y27         FDCE                                         r  graphics/hd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.055    -0.519 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.243    -0.276    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107    -0.169 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.820     0.650    graphics/hd/pixel_clock01_out
    SLICE_X42Y27         FDCE                                         r  graphics/hd/green_out_reg[3]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            graphics/hd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.694ns  (logic 0.269ns (15.895%)  route 1.425ns (84.105%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  SW_IBUF[15]_inst/O
                         net (fo=54, routed)          1.425     1.649    graphics/hd/SW_IBUF[1]
    SLICE_X41Y34         LUT4 (Prop_lut4_I2_O)        0.045     1.694 r  graphics/hd/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.694    graphics/hd/red_out0[3]
    SLICE_X41Y34         FDCE                                         r  graphics/hd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          1.116    -0.574    graphics/vga_hd
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.055    -0.519 r  graphics/h_count[11]_i_4__0/O
                         net (fo=1, routed)           0.243    -0.276    graphics_n_7
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.107    -0.169 r  h_count_reg[11]_i_2__0/O
                         net (fo=34, routed)          0.827     0.657    graphics/hd/pixel_clock01_out
    SLICE_X41Y34         FDCE                                         r  graphics/hd/red_out_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[6]/PRE
                            (removal check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.827ns  (logic 0.221ns (12.097%)  route 1.606ns (87.903%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        1.606     1.827    food/rng/SW_IBUF[0]
    SLICE_X36Y1          FDPE                                         f  food/rng/value_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X36Y1          FDPE                                         r  food/rng/value_reg[6]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[1]/PRE
                            (removal check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.930ns  (logic 0.221ns (11.450%)  route 1.709ns (88.550%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        1.709     1.930    food/rng/SW_IBUF[0]
    SLICE_X39Y1          FDPE                                         f  food/rng/value_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[2]/PRE
                            (removal check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.930ns  (logic 0.221ns (11.450%)  route 1.709ns (88.550%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        1.709     1.930    food/rng/SW_IBUF[0]
    SLICE_X39Y1          FDPE                                         f  food/rng/value_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[3]/PRE
                            (removal check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.930ns  (logic 0.221ns (11.450%)  route 1.709ns (88.550%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        1.709     1.930    food/rng/SW_IBUF[0]
    SLICE_X39Y1          FDPE                                         f  food/rng/value_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[4]/PRE
                            (removal check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.930ns  (logic 0.221ns (11.450%)  route 1.709ns (88.550%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        1.709     1.930    food/rng/SW_IBUF[0]
    SLICE_X39Y1          FDPE                                         f  food/rng/value_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[5]/PRE
                            (removal check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.930ns  (logic 0.221ns (11.450%)  route 1.709ns (88.550%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        1.709     1.930    food/rng/SW_IBUF[0]
    SLICE_X39Y1          FDPE                                         f  food/rng/value_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X39Y1          FDPE                                         r  food/rng/value_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            food/rng/value_reg[16]/PRE
                            (removal check against rising-edge clock vga_hd_vga_clock_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.948ns  (logic 0.221ns (11.344%)  route 1.727ns (88.656%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        1.727     1.948    food/rng/SW_IBUF[0]
    SLICE_X33Y1          FDPE                                         f  food/rng/value_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_hd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_hd_vga_clock
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout2_buf/O
                         net (fo=21, routed)          0.833    -0.857    food/rng/value_reg[19]_0
    SLICE_X33Y1          FDPE                                         r  food/rng/value_reg[16]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  vga_sd_vga_clock

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[40].part/cur_row_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.353ns  (logic 2.661ns (28.451%)  route 6.692ns (71.549%))
  Logic Levels:           12  (CARRY4=6 FDCE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDCE                         0.000     0.000 r  snek/genblk1[40].part/cur_row_reg[5]/C
    SLICE_X50Y13         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  snek/genblk1[40].part/cur_row_reg[5]/Q
                         net (fo=1, routed)           1.241     1.719    snek/genblk1[40].part/cur_row[5]
    SLICE_X50Y13         LUT6 (Prop_lut6_I3_O)        0.295     2.014 f  snek/genblk1[40].part/green_out[3]_i_490/O
                         net (fo=1, routed)           1.128     3.141    snek/genblk1[40].part/green_out[3]_i_490_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I4_O)        0.124     3.265 f  snek/genblk1[40].part/green_out[3]_i_378/O
                         net (fo=1, routed)           1.163     4.429    snek/genblk1[40].part/v_match_2
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124     4.553 r  snek/genblk1[40].part/green_out[3]_i_275/O
                         net (fo=1, routed)           1.219     5.772    snek/genblk1[39].part/green_out_reg[3]_i_102
    SLICE_X42Y16         LUT4 (Prop_lut4_I0_O)        0.124     5.896 r  snek/genblk1[39].part/green_out[3]_i_186/O
                         net (fo=1, routed)           0.000     5.896    snek/genblk1[39].part_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.429 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.429    snek/green_out_reg[3]_i_102_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.546 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.546    snek/green_out_reg[3]_i_45_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.663 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.663    snek/green_out_reg[3]_i_16_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.780 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.780    snek/green_out_reg[3]_i_6_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.897 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.897    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.054 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.941     8.995    graphics/sd/exists
    SLICE_X42Y31         LUT4 (Prop_lut4_I1_O)        0.358     9.353 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000     9.353    graphics/sd/green_out0[3]
    SLICE_X42Y31         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.095 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    -0.574    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.483 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.437     0.954    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/green_out_reg[3]/C

Slack:                    inf
  Source:                 snek/genblk1[40].part/cur_row_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.327ns  (logic 2.635ns (28.251%)  route 6.692ns (71.749%))
  Logic Levels:           12  (CARRY4=6 FDCE=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDCE                         0.000     0.000 r  snek/genblk1[40].part/cur_row_reg[5]/C
    SLICE_X50Y13         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  snek/genblk1[40].part/cur_row_reg[5]/Q
                         net (fo=1, routed)           1.241     1.719    snek/genblk1[40].part/cur_row[5]
    SLICE_X50Y13         LUT6 (Prop_lut6_I3_O)        0.295     2.014 f  snek/genblk1[40].part/green_out[3]_i_490/O
                         net (fo=1, routed)           1.128     3.141    snek/genblk1[40].part/green_out[3]_i_490_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I4_O)        0.124     3.265 f  snek/genblk1[40].part/green_out[3]_i_378/O
                         net (fo=1, routed)           1.163     4.429    snek/genblk1[40].part/v_match_2
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124     4.553 r  snek/genblk1[40].part/green_out[3]_i_275/O
                         net (fo=1, routed)           1.219     5.772    snek/genblk1[39].part/green_out_reg[3]_i_102
    SLICE_X42Y16         LUT4 (Prop_lut4_I0_O)        0.124     5.896 r  snek/genblk1[39].part/green_out[3]_i_186/O
                         net (fo=1, routed)           0.000     5.896    snek/genblk1[39].part_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.429 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.429    snek/green_out_reg[3]_i_102_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.546 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.546    snek/green_out_reg[3]_i_45_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.663 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.663    snek/green_out_reg[3]_i_16_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.780 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.780    snek/green_out_reg[3]_i_6_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.897 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.897    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.054 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.941     8.995    graphics/sd/exists
    SLICE_X42Y31         LUT5 (Prop_lut5_I3_O)        0.332     9.327 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.327    graphics/sd/blue_out0[2]
    SLICE_X42Y31         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.095 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    -0.574    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.483 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.437     0.954    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/blue_out_reg[2]/C

Slack:                    inf
  Source:                 food/part/cur_row_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.057ns  (logic 0.952ns (10.511%)  route 8.105ns (89.489%))
  Logic Levels:           5  (FDCE=1 LUT4=2 LUT6=2)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDCE                         0.000     0.000 r  food/part/cur_row_reg[5]/C
    SLICE_X43Y4          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  food/part/cur_row_reg[5]/Q
                         net (fo=1, routed)           1.586     2.042    food/part/vs/Q[5]
    SLICE_X43Y4          LUT4 (Prop_lut4_I2_O)        0.124     2.166 f  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.292     3.458    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I5_O)        0.124     3.582 f  food/part/vs/red_out[3]_i_3/O
                         net (fo=1, routed)           1.536     5.118    food/part/hs/red_out_reg[3]
    SLICE_X41Y7          LUT6 (Prop_lut6_I0_O)        0.124     5.242 r  food/part/hs/red_out[3]_i_2/O
                         net (fo=4, routed)           3.691     8.933    graphics/sd/apple_exists
    SLICE_X42Y35         LUT4 (Prop_lut4_I3_O)        0.124     9.057 r  graphics/sd/red_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     9.057    graphics/sd/red_out0[3]
    SLICE_X42Y35         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.095 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    -0.574    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.483 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.442     0.959    graphics/sd/pixel_clock0
    SLICE_X42Y35         FDCE                                         r  graphics/sd/red_out_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.101ns  (logic 1.577ns (19.465%)  route 6.524ns (80.535%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        6.524     7.977    graphics/sd/SW_IBUF[0]
    SLICE_X36Y42         LUT3 (Prop_lut3_I1_O)        0.124     8.101 r  graphics/sd/v_sync_i_1/O
                         net (fo=1, routed)           0.000     8.101    graphics/sd/v_sync_i_1_n_0
    SLICE_X36Y42         FDRE                                         r  graphics/sd/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.095 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    -0.574    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.483 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.444     0.961    graphics/sd/pixel_clock0
    SLICE_X36Y42         FDRE                                         r  graphics/sd/v_sync_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[10]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.612ns  (logic 1.453ns (19.086%)  route 6.159ns (80.914%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        6.159     7.612    graphics/sd/SW_IBUF[0]
    SLICE_X43Y38         FDCE                                         f  graphics/sd/h_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.095 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    -0.574    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.483 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.444     0.961    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[11]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.584ns  (logic 1.453ns (19.157%)  route 6.131ns (80.843%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.962ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        6.131     7.584    graphics/sd/SW_IBUF[0]
    SLICE_X44Y38         FDCE                                         f  graphics/sd/h_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.095 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    -0.574    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.483 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.445     0.962    graphics/sd/pixel_clock0
    SLICE_X44Y38         FDCE                                         r  graphics/sd/h_count_reg[11]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[9]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.584ns  (logic 1.453ns (19.157%)  route 6.131ns (80.843%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.962ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        6.131     7.584    graphics/sd/SW_IBUF[0]
    SLICE_X44Y38         FDCE                                         f  graphics/sd/h_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.095 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    -0.574    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.483 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.445     0.962    graphics/sd/pixel_clock0
    SLICE_X44Y38         FDCE                                         r  graphics/sd/h_count_reg[9]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[4]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.482ns  (logic 1.453ns (19.419%)  route 6.029ns (80.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        6.029     7.482    graphics/sd/SW_IBUF[0]
    SLICE_X43Y37         FDCE                                         f  graphics/sd/h_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.095 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    -0.574    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.483 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.443     0.960    graphics/sd/pixel_clock0
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[5]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.482ns  (logic 1.453ns (19.419%)  route 6.029ns (80.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        6.029     7.482    graphics/sd/SW_IBUF[0]
    SLICE_X43Y37         FDCE                                         f  graphics/sd/h_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.095 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    -0.574    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.483 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.443     0.960    graphics/sd/pixel_clock0
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[6]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.482ns  (logic 1.453ns (19.419%)  route 6.029ns (80.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        6.029     7.482    graphics/sd/SW_IBUF[0]
    SLICE_X43Y37         FDCE                                         f  graphics/sd/h_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.095 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    -0.574    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.483 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.443     0.960    graphics/sd/pixel_clock0
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[90].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.505ns  (logic 0.496ns (32.955%)  route 1.009ns (67.045%))
  Logic Levels:           5  (CARRY4=2 FDCE=1 LUT4=2)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDCE                         0.000     0.000 r  snek/genblk1[90].part/show_snake_reg/C
    SLICE_X41Y20         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  snek/genblk1[90].part/show_snake_reg/Q
                         net (fo=1, routed)           0.136     0.264    snek/genblk1[90].part/show_snake
    SLICE_X42Y20         LUT4 (Prop_lut4_I3_O)        0.098     0.362 r  snek/genblk1[90].part/green_out[3]_i_8/O
                         net (fo=1, routed)           0.000     0.362    snek/genblk1[90].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.473 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.473    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.518 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.873     1.391    graphics/sd/exists
    SLICE_X42Y31         LUT4 (Prop_lut4_I1_O)        0.114     1.505 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.505    graphics/sd/green_out0[3]
    SLICE_X42Y31         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.824     0.466    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/green_out_reg[3]/C

Slack:                    inf
  Source:                 snek/genblk1[90].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.507ns  (logic 0.498ns (33.044%)  route 1.009ns (66.956%))
  Logic Levels:           5  (CARRY4=2 FDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.420ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDCE                         0.000     0.000 r  snek/genblk1[90].part/show_snake_reg/C
    SLICE_X41Y20         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  snek/genblk1[90].part/show_snake_reg/Q
                         net (fo=1, routed)           0.136     0.264    snek/genblk1[90].part/show_snake
    SLICE_X42Y20         LUT4 (Prop_lut4_I3_O)        0.098     0.362 r  snek/genblk1[90].part/green_out[3]_i_8/O
                         net (fo=1, routed)           0.000     0.362    snek/genblk1[90].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.473 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.473    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.518 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.873     1.391    graphics/sd/exists
    SLICE_X42Y31         LUT5 (Prop_lut5_I3_O)        0.116     1.507 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.507    graphics/sd/blue_out0[2]
    SLICE_X42Y31         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.824     0.466    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/blue_out_reg[2]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.690ns  (logic 0.269ns (15.935%)  route 1.420ns (84.065%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  SW_IBUF[15]_inst/O
                         net (fo=54, routed)          1.420     1.645    graphics/sd/SW_IBUF[1]
    SLICE_X42Y35         LUT4 (Prop_lut4_I2_O)        0.045     1.690 r  graphics/sd/red_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.690    graphics/sd/red_out0[3]
    SLICE_X42Y35         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.828     0.470    graphics/sd/pixel_clock0
    SLICE_X42Y35         FDCE                                         r  graphics/sd/red_out_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_sync_line_reg/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.618ns  (logic 0.221ns (8.440%)  route 2.397ns (91.560%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.469ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        2.397     2.618    graphics/sd/SW_IBUF[0]
    SLICE_X40Y34         FDCE                                         f  graphics/sd/h_sync_line_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.827     0.469    graphics/sd/pixel_clock0
    SLICE_X40Y34         FDCE                                         r  graphics/sd/h_sync_line_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/v_sync_line_reg/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.618ns  (logic 0.221ns (8.440%)  route 2.397ns (91.560%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.469ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        2.397     2.618    graphics/sd/SW_IBUF[0]
    SLICE_X40Y34         FDCE                                         f  graphics/sd/v_sync_line_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.827     0.469    graphics/sd/pixel_clock0
    SLICE_X40Y34         FDCE                                         r  graphics/sd/v_sync_line_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_sync_state_reg/PRE
                            (removal check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.687ns  (logic 0.221ns (8.223%)  route 2.466ns (91.777%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        2.466     2.687    graphics/sd/SW_IBUF[0]
    SLICE_X41Y35         FDPE                                         f  graphics/sd/h_sync_state_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.828     0.470    graphics/sd/pixel_clock0
    SLICE_X41Y35         FDPE                                         r  graphics/sd/h_sync_state_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/blue_out_reg[2]/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.690ns  (logic 0.221ns (8.213%)  route 2.469ns (91.787%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        2.469     2.690    graphics/sd/SW_IBUF[0]
    SLICE_X42Y31         FDCE                                         f  graphics/sd/blue_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.824     0.466    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/blue_out_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/green_out_reg[3]/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.690ns  (logic 0.221ns (8.213%)  route 2.469ns (91.787%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        2.469     2.690    graphics/sd/SW_IBUF[0]
    SLICE_X42Y31         FDCE                                         f  graphics/sd/green_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.824     0.466    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/green_out_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/red_out_reg[3]/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.818ns  (logic 0.221ns (7.841%)  route 2.597ns (92.159%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        2.597     2.818    graphics/sd/SW_IBUF[0]
    SLICE_X42Y35         FDCE                                         f  graphics/sd/red_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.828     0.470    graphics/sd/pixel_clock0
    SLICE_X42Y35         FDCE                                         r  graphics/sd/red_out_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/v_sync_state_reg/PRE
                            (removal check against rising-edge clock vga_sd_vga_clock  {rise@0.000ns fall@20.202ns period=40.404ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.818ns  (logic 0.221ns (7.841%)  route 2.597ns (92.159%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        2.597     2.818    graphics/sd/SW_IBUF[0]
    SLICE_X42Y35         FDPE                                         f  graphics/sd/v_sync_state_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.828     0.470    graphics/sd/pixel_clock0
    SLICE_X42Y35         FDPE                                         r  graphics/sd/v_sync_state_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  vga_sd_vga_clock_1

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[40].part/cur_row_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.353ns  (logic 2.661ns (28.451%)  route 6.692ns (71.549%))
  Logic Levels:           12  (CARRY4=6 FDCE=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDCE                         0.000     0.000 r  snek/genblk1[40].part/cur_row_reg[5]/C
    SLICE_X50Y13         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  snek/genblk1[40].part/cur_row_reg[5]/Q
                         net (fo=1, routed)           1.241     1.719    snek/genblk1[40].part/cur_row[5]
    SLICE_X50Y13         LUT6 (Prop_lut6_I3_O)        0.295     2.014 f  snek/genblk1[40].part/green_out[3]_i_490/O
                         net (fo=1, routed)           1.128     3.141    snek/genblk1[40].part/green_out[3]_i_490_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I4_O)        0.124     3.265 f  snek/genblk1[40].part/green_out[3]_i_378/O
                         net (fo=1, routed)           1.163     4.429    snek/genblk1[40].part/v_match_2
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124     4.553 r  snek/genblk1[40].part/green_out[3]_i_275/O
                         net (fo=1, routed)           1.219     5.772    snek/genblk1[39].part/green_out_reg[3]_i_102
    SLICE_X42Y16         LUT4 (Prop_lut4_I0_O)        0.124     5.896 r  snek/genblk1[39].part/green_out[3]_i_186/O
                         net (fo=1, routed)           0.000     5.896    snek/genblk1[39].part_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.429 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.429    snek/green_out_reg[3]_i_102_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.546 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.546    snek/green_out_reg[3]_i_45_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.663 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.663    snek/green_out_reg[3]_i_16_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.780 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.780    snek/green_out_reg[3]_i_6_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.897 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.897    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.054 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.941     8.995    graphics/sd/exists
    SLICE_X42Y31         LUT4 (Prop_lut4_I1_O)        0.358     9.353 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000     9.353    graphics/sd/green_out0[3]
    SLICE_X42Y31         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.095 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    -0.574    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.483 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.437     0.954    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/green_out_reg[3]/C

Slack:                    inf
  Source:                 snek/genblk1[40].part/cur_row_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.327ns  (logic 2.635ns (28.251%)  route 6.692ns (71.749%))
  Logic Levels:           12  (CARRY4=6 FDCE=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDCE                         0.000     0.000 r  snek/genblk1[40].part/cur_row_reg[5]/C
    SLICE_X50Y13         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  snek/genblk1[40].part/cur_row_reg[5]/Q
                         net (fo=1, routed)           1.241     1.719    snek/genblk1[40].part/cur_row[5]
    SLICE_X50Y13         LUT6 (Prop_lut6_I3_O)        0.295     2.014 f  snek/genblk1[40].part/green_out[3]_i_490/O
                         net (fo=1, routed)           1.128     3.141    snek/genblk1[40].part/green_out[3]_i_490_n_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I4_O)        0.124     3.265 f  snek/genblk1[40].part/green_out[3]_i_378/O
                         net (fo=1, routed)           1.163     4.429    snek/genblk1[40].part/v_match_2
    SLICE_X43Y13         LUT6 (Prop_lut6_I0_O)        0.124     4.553 r  snek/genblk1[40].part/green_out[3]_i_275/O
                         net (fo=1, routed)           1.219     5.772    snek/genblk1[39].part/green_out_reg[3]_i_102
    SLICE_X42Y16         LUT4 (Prop_lut4_I0_O)        0.124     5.896 r  snek/genblk1[39].part/green_out[3]_i_186/O
                         net (fo=1, routed)           0.000     5.896    snek/genblk1[39].part_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.429 r  snek/green_out_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000     6.429    snek/green_out_reg[3]_i_102_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.546 r  snek/green_out_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.546    snek/green_out_reg[3]_i_45_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.663 r  snek/green_out_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.663    snek/green_out_reg[3]_i_16_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.780 r  snek/green_out_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.780    snek/green_out_reg[3]_i_6_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.897 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.897    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.054 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           1.941     8.995    graphics/sd/exists
    SLICE_X42Y31         LUT5 (Prop_lut5_I3_O)        0.332     9.327 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.327    graphics/sd/blue_out0[2]
    SLICE_X42Y31         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.095 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    -0.574    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.483 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.437     0.954    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/blue_out_reg[2]/C

Slack:                    inf
  Source:                 food/part/cur_row_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.057ns  (logic 0.952ns (10.511%)  route 8.105ns (89.489%))
  Logic Levels:           5  (FDCE=1 LUT4=2 LUT6=2)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDCE                         0.000     0.000 r  food/part/cur_row_reg[5]/C
    SLICE_X43Y4          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  food/part/cur_row_reg[5]/Q
                         net (fo=1, routed)           1.586     2.042    food/part/vs/Q[5]
    SLICE_X43Y4          LUT4 (Prop_lut4_I2_O)        0.124     2.166 f  food/part/vs/red_out[3]_i_7/O
                         net (fo=1, routed)           1.292     3.458    food/part/vs/red_out[3]_i_7_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I5_O)        0.124     3.582 f  food/part/vs/red_out[3]_i_3/O
                         net (fo=1, routed)           1.536     5.118    food/part/hs/red_out_reg[3]
    SLICE_X41Y7          LUT6 (Prop_lut6_I0_O)        0.124     5.242 r  food/part/hs/red_out[3]_i_2/O
                         net (fo=4, routed)           3.691     8.933    graphics/sd/apple_exists
    SLICE_X42Y35         LUT4 (Prop_lut4_I3_O)        0.124     9.057 r  graphics/sd/red_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     9.057    graphics/sd/red_out0[3]
    SLICE_X42Y35         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.095 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    -0.574    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.483 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.442     0.959    graphics/sd/pixel_clock0
    SLICE_X42Y35         FDCE                                         r  graphics/sd/red_out_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.101ns  (logic 1.577ns (19.465%)  route 6.524ns (80.535%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        6.524     7.977    graphics/sd/SW_IBUF[0]
    SLICE_X36Y42         LUT3 (Prop_lut3_I1_O)        0.124     8.101 r  graphics/sd/v_sync_i_1/O
                         net (fo=1, routed)           0.000     8.101    graphics/sd/v_sync_i_1_n_0
    SLICE_X36Y42         FDRE                                         r  graphics/sd/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.095 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    -0.574    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.483 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.444     0.961    graphics/sd/pixel_clock0
    SLICE_X36Y42         FDRE                                         r  graphics/sd/v_sync_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[10]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.612ns  (logic 1.453ns (19.086%)  route 6.159ns (80.914%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        6.159     7.612    graphics/sd/SW_IBUF[0]
    SLICE_X43Y38         FDCE                                         f  graphics/sd/h_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.095 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    -0.574    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.483 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.444     0.961    graphics/sd/pixel_clock0
    SLICE_X43Y38         FDCE                                         r  graphics/sd/h_count_reg[10]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[11]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.584ns  (logic 1.453ns (19.157%)  route 6.131ns (80.843%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.962ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        6.131     7.584    graphics/sd/SW_IBUF[0]
    SLICE_X44Y38         FDCE                                         f  graphics/sd/h_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.095 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    -0.574    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.483 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.445     0.962    graphics/sd/pixel_clock0
    SLICE_X44Y38         FDCE                                         r  graphics/sd/h_count_reg[11]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[9]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.584ns  (logic 1.453ns (19.157%)  route 6.131ns (80.843%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.962ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        6.131     7.584    graphics/sd/SW_IBUF[0]
    SLICE_X44Y38         FDCE                                         f  graphics/sd/h_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.095 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    -0.574    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.483 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.445     0.962    graphics/sd/pixel_clock0
    SLICE_X44Y38         FDCE                                         r  graphics/sd/h_count_reg[9]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[4]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.482ns  (logic 1.453ns (19.419%)  route 6.029ns (80.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        6.029     7.482    graphics/sd/SW_IBUF[0]
    SLICE_X43Y37         FDCE                                         f  graphics/sd/h_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.095 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    -0.574    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.483 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.443     0.960    graphics/sd/pixel_clock0
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[5]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.482ns  (logic 1.453ns (19.419%)  route 6.029ns (80.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        6.029     7.482    graphics/sd/SW_IBUF[0]
    SLICE_X43Y37         FDCE                                         f  graphics/sd/h_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.095 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    -0.574    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.483 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.443     0.960    graphics/sd/pixel_clock0
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_count_reg[6]/CLR
                            (recovery check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.482ns  (logic 1.453ns (19.419%)  route 6.029ns (80.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        6.029     7.482    graphics/sd/SW_IBUF[0]
    SLICE_X43Y37         FDCE                                         f  graphics/sd/h_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.800    -1.195    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    -1.095 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.521    -0.574    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -0.483 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          1.443     0.960    graphics/sd/pixel_clock0
    SLICE_X43Y37         FDCE                                         r  graphics/sd/h_count_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 snek/genblk1[90].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/green_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.505ns  (logic 0.496ns (32.955%)  route 1.009ns (67.045%))
  Logic Levels:           5  (CARRY4=2 FDCE=1 LUT4=2)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDCE                         0.000     0.000 r  snek/genblk1[90].part/show_snake_reg/C
    SLICE_X41Y20         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  snek/genblk1[90].part/show_snake_reg/Q
                         net (fo=1, routed)           0.136     0.264    snek/genblk1[90].part/show_snake
    SLICE_X42Y20         LUT4 (Prop_lut4_I3_O)        0.098     0.362 r  snek/genblk1[90].part/green_out[3]_i_8/O
                         net (fo=1, routed)           0.000     0.362    snek/genblk1[90].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.473 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.473    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.518 r  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.873     1.391    graphics/sd/exists
    SLICE_X42Y31         LUT4 (Prop_lut4_I1_O)        0.114     1.505 r  graphics/sd/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.505    graphics/sd/green_out0[3]
    SLICE_X42Y31         FDCE                                         r  graphics/sd/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.824     0.466    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/green_out_reg[3]/C

Slack:                    inf
  Source:                 snek/genblk1[90].part/show_snake_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            graphics/sd/blue_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.507ns  (logic 0.498ns (33.044%)  route 1.009ns (66.956%))
  Logic Levels:           5  (CARRY4=2 FDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.521ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDCE                         0.000     0.000 r  snek/genblk1[90].part/show_snake_reg/C
    SLICE_X41Y20         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  snek/genblk1[90].part/show_snake_reg/Q
                         net (fo=1, routed)           0.136     0.264    snek/genblk1[90].part/show_snake
    SLICE_X42Y20         LUT4 (Prop_lut4_I3_O)        0.098     0.362 r  snek/genblk1[90].part/green_out[3]_i_8/O
                         net (fo=1, routed)           0.000     0.362    snek/genblk1[90].part_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.473 r  snek/green_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.473    snek/green_out_reg[3]_i_3_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.518 f  snek/green_out_reg[3]_i_2/CO[1]
                         net (fo=4, routed)           0.873     1.391    graphics/sd/exists
    SLICE_X42Y31         LUT5 (Prop_lut5_I3_O)        0.116     1.507 r  graphics/sd/blue_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.507    graphics/sd/blue_out0[2]
    SLICE_X42Y31         FDCE                                         r  graphics/sd/blue_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.824     0.466    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/blue_out_reg[2]/C

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            graphics/sd/red_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.690ns  (logic 0.269ns (15.935%)  route 1.420ns (84.065%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  SW_IBUF[15]_inst/O
                         net (fo=54, routed)          1.420     1.645    graphics/sd/SW_IBUF[1]
    SLICE_X42Y35         LUT4 (Prop_lut4_I2_O)        0.045     1.690 r  graphics/sd/red_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.690    graphics/sd/red_out0[3]
    SLICE_X42Y35         FDCE                                         r  graphics/sd/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.828     0.470    graphics/sd/pixel_clock0
    SLICE_X42Y35         FDCE                                         r  graphics/sd/red_out_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_sync_line_reg/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.618ns  (logic 0.221ns (8.440%)  route 2.397ns (91.560%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.469ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        2.397     2.618    graphics/sd/SW_IBUF[0]
    SLICE_X40Y34         FDCE                                         f  graphics/sd/h_sync_line_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.827     0.469    graphics/sd/pixel_clock0
    SLICE_X40Y34         FDCE                                         r  graphics/sd/h_sync_line_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/v_sync_line_reg/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.618ns  (logic 0.221ns (8.440%)  route 2.397ns (91.560%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.469ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        2.397     2.618    graphics/sd/SW_IBUF[0]
    SLICE_X40Y34         FDCE                                         f  graphics/sd/v_sync_line_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.827     0.469    graphics/sd/pixel_clock0
    SLICE_X40Y34         FDCE                                         r  graphics/sd/v_sync_line_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/h_sync_state_reg/PRE
                            (removal check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.687ns  (logic 0.221ns (8.223%)  route 2.466ns (91.777%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        2.466     2.687    graphics/sd/SW_IBUF[0]
    SLICE_X41Y35         FDPE                                         f  graphics/sd/h_sync_state_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.828     0.470    graphics/sd/pixel_clock0
    SLICE_X41Y35         FDPE                                         r  graphics/sd/h_sync_state_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/blue_out_reg[2]/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.690ns  (logic 0.221ns (8.213%)  route 2.469ns (91.787%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        2.469     2.690    graphics/sd/SW_IBUF[0]
    SLICE_X42Y31         FDCE                                         f  graphics/sd/blue_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.824     0.466    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/blue_out_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/green_out_reg[3]/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.690ns  (logic 0.221ns (8.213%)  route 2.469ns (91.787%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        2.469     2.690    graphics/sd/SW_IBUF[0]
    SLICE_X42Y31         FDCE                                         f  graphics/sd/green_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.824     0.466    graphics/sd/pixel_clock0
    SLICE_X42Y31         FDCE                                         r  graphics/sd/green_out_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/red_out_reg[3]/CLR
                            (removal check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.818ns  (logic 0.221ns (7.841%)  route 2.597ns (92.159%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        2.597     2.818    graphics/sd/SW_IBUF[0]
    SLICE_X42Y35         FDCE                                         f  graphics/sd/red_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.828     0.470    graphics/sd/pixel_clock0
    SLICE_X42Y35         FDCE                                         r  graphics/sd/red_out_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            graphics/sd/v_sync_state_reg/PRE
                            (removal check against rising-edge clock vga_sd_vga_clock_1  {rise@0.000ns fall@40.404ns period=80.808ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.818ns  (logic 0.221ns (7.841%)  route 2.597ns (92.159%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.470ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW_IBUF[0]_inst/O
                         net (fo=3605, routed)        2.597     2.818    graphics/sd/SW_IBUF[0]
    SLICE_X42Y35         FDPE                                         f  graphics/sd/v_sync_state_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_sd_vga_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    graphics/clocks/inst/sys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  graphics/clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    graphics/clocks/inst/sys_clock_vga_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  graphics/clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    graphics/clocks/inst/vga_sd_vga_clock
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  graphics/clocks/inst/clkout1_buf/O
                         net (fo=1, routed)           1.010    -0.679    graphics/sd_clock
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.623 r  graphics/h_count[11]_i_5__0/O
                         net (fo=1, routed)           0.236    -0.387    graphics_n_6
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.358 r  h_count_reg[11]_i_2/O
                         net (fo=34, routed)          0.828     0.470    graphics/sd/pixel_clock0
    SLICE_X42Y35         FDPE                                         r  graphics/sd/v_sync_state_reg/C





