OpenROAD 6152e58f84f491089daa6361239468c001e24e34 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: 380 2800
[INFO GPL-0004] CoreAreaLxLy: 20140 22400
[INFO GPL-0005] CoreAreaUxUy: 789640 789600
[INFO GPL-0006] NumInstances: 28835
[INFO GPL-0007] NumPlaceInstances: 27873
[INFO GPL-0008] NumFixedInstances: 962
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 28183
[INFO GPL-0011] NumPins: 87211
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 800000 800000
[INFO GPL-0014] CoreAreaLxLy: 20140 22400
[INFO GPL-0015] CoreAreaUxUy: 789640 789600
[INFO GPL-0016] CoreArea: 590360400000
[INFO GPL-0017] NonPlaceInstsArea: 1023568000
[INFO GPL-0018] PlaceInstsArea: 162716456000
[INFO GPL-0019] Util(%): 27.61
[INFO GPL-0020] StdInstsArea: 162716456000
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00515407 HPWL: 165612100
[InitialPlace]  Iter: 2 CG residual: 0.00037958 HPWL: 157464227
[InitialPlace]  Iter: 3 CG residual: 0.00003906 HPWL: 156963371
[InitialPlace]  Iter: 4 CG residual: 0.00004436 HPWL: 156993086
[InitialPlace]  Iter: 5 CG residual: 0.00004392 HPWL: 156853626
[InitialPlace]  Iter: 6 CG residual: 0.00000995 HPWL: 157266970
[INFO GPL-0031] FillerInit: NumGCells: 30373
[INFO GPL-0032] FillerInit: NumGNets: 28183
[INFO GPL-0033] FillerInit: NumGPins: 87211
[INFO GPL-0023] TargetDensity: 0.30
[INFO GPL-0024] AveragePlaceInstArea: 5837780
[INFO GPL-0025] IdealBinArea: 19459266
[INFO GPL-0026] IdealBinCnt: 30338
[INFO GPL-0027] TotalBinArea: 590360400000
[INFO GPL-0028] BinCnt: 128 128
[INFO GPL-0029] BinSize: 6012 5994
[INFO GPL-0030] NumBins: 16384
[NesterovSolve] Iter: 1 overflow: 0.999386 HPWL: 16170531
[NesterovSolve] Iter: 10 overflow: 0.999264 HPWL: 10605271
[NesterovSolve] Iter: 20 overflow: 0.999265 HPWL: 9622555
[NesterovSolve] Iter: 30 overflow: 0.999273 HPWL: 9040112
[NesterovSolve] Iter: 40 overflow: 0.999285 HPWL: 8716004
[NesterovSolve] Iter: 50 overflow: 0.999285 HPWL: 8478354
[NesterovSolve] Iter: 60 overflow: 0.999285 HPWL: 8240958
[NesterovSolve] Iter: 70 overflow: 0.999284 HPWL: 8024355
[NesterovSolve] Iter: 80 overflow: 0.999203 HPWL: 7867226
[NesterovSolve] Iter: 90 overflow: 0.999203 HPWL: 7737115
[NesterovSolve] Iter: 100 overflow: 0.999202 HPWL: 7610537
[NesterovSolve] Iter: 110 overflow: 0.999202 HPWL: 7499258
[NesterovSolve] Iter: 120 overflow: 0.999201 HPWL: 7470293
[NesterovSolve] Iter: 130 overflow: 0.999199 HPWL: 7596063
[NesterovSolve] Iter: 140 overflow: 0.999195 HPWL: 7929245
[NesterovSolve] Iter: 150 overflow: 0.999188 HPWL: 8496542
[NesterovSolve] Iter: 160 overflow: 0.999168 HPWL: 9466333
[NesterovSolve] Iter: 170 overflow: 0.998978 HPWL: 11086473
[NesterovSolve] Iter: 180 overflow: 0.998887 HPWL: 14034649
[NesterovSolve] Iter: 190 overflow: 0.998544 HPWL: 20278597
[NesterovSolve] Iter: 200 overflow: 0.9979 HPWL: 30659058
[NesterovSolve] Iter: 210 overflow: 0.99627 HPWL: 41572551
[NesterovSolve] Iter: 220 overflow: 0.993719 HPWL: 57849154
[NesterovSolve] Iter: 230 overflow: 0.989203 HPWL: 78233328
[NesterovSolve] Iter: 240 overflow: 0.982414 HPWL: 99454696
[NesterovSolve] Iter: 250 overflow: 0.974625 HPWL: 123276943
[NesterovSolve] Iter: 260 overflow: 0.963547 HPWL: 151432359
[NesterovSolve] Iter: 270 overflow: 0.950136 HPWL: 186093790
[NesterovSolve] Iter: 280 overflow: 0.932728 HPWL: 228753016
[NesterovSolve] Iter: 290 overflow: 0.912401 HPWL: 277375910
[NesterovSolve] Iter: 300 overflow: 0.887973 HPWL: 323157641
[NesterovSolve] Iter: 310 overflow: 0.86065 HPWL: 364927460
[NesterovSolve] Iter: 320 overflow: 0.830126 HPWL: 392015314
[NesterovSolve] Iter: 330 overflow: 0.798921 HPWL: 408733485
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 3305 nets.
[NesterovSolve] Iter: 340 overflow: 0.79454 HPWL: 439318960
[NesterovSolve] Iter: 350 overflow: 0.762209 HPWL: 501269326
[NesterovSolve] Iter: 360 overflow: 0.727104 HPWL: 482986515
[NesterovSolve] Iter: 370 overflow: 0.685679 HPWL: 474217462
[NesterovSolve] Iter: 380 overflow: 0.643435 HPWL: 515386647
[INFO GPL-0100] worst slack 0
[INFO GPL-0103] Weighted 3308 nets.
[NesterovSolve] Snapshot saved at iter = 387
[NesterovSolve] Iter: 390 overflow: 0.586758 HPWL: 501276863
[NesterovSolve] Iter: 400 overflow: 0.533203 HPWL: 531355781
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 3308 nets.
[NesterovSolve] Iter: 410 overflow: 0.47521 HPWL: 530976645
[NesterovSolve] Iter: 420 overflow: 0.416503 HPWL: 524705976
[NesterovSolve] Iter: 430 overflow: 0.36192 HPWL: 524054162
[NesterovSolve] Iter: 440 overflow: 0.323756 HPWL: 511555747
[NesterovSolve] Iter: 450 overflow: 0.291611 HPWL: 500718614
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 3308 nets.
[NesterovSolve] Iter: 460 overflow: 0.260565 HPWL: 492999925
[NesterovSolve] Iter: 470 overflow: 0.229587 HPWL: 487265773
[NesterovSolve] Iter: 480 overflow: 0.203784 HPWL: 483409764
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 3310 nets.
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 4200 4200
[INFO GPL-0038] TileCnt: 190 190
[INFO GPL-0039] numRoutingLayers: 10
[INFO GPL-0040] NumTiles: 36100
[INFO GPL-0063] TotalRouteOverflowH2: 0.638095498085022
[INFO GPL-0064] TotalRouteOverflowV2: 0.0
[INFO GPL-0065] OverflowTileCnt2: 5
[INFO GPL-0066] 0.5%RC: 1.0012224051687453
[INFO GPL-0067] 1.0%RC: 1.0006112025843725
[INFO GPL-0068] 2.0%RC: 1.0003057477230881
[INFO GPL-0069] 5.0%RC: 1.0001223342596022
[INFO GPL-0070] 0.5rcK: 1.0
[INFO GPL-0071] 1.0rcK: 1.0
[INFO GPL-0072] 2.0rcK: 0.0
[INFO GPL-0073] 5.0rcK: 0.0
[INFO GPL-0074] FinalRC: 1.0009168
[NesterovSolve] Iter: 490 overflow: 0.176428 HPWL: 480777048
[NesterovSolve] Iter: 500 overflow: 0.155924 HPWL: 479523851
[INFO GPL-0100] worst slack 0
[INFO GPL-0103] Weighted 3308 nets.
[NesterovSolve] Iter: 510 overflow: 0.133976 HPWL: 479031670
[NesterovSolve] Iter: 520 overflow: 0.116311 HPWL: 478987224
[NesterovSolve] Iter: 530 overflow: 0.101011 HPWL: 479169562
[NesterovSolve] Finished with Overflow: 0.099826

==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
global place report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_46375_/CK ^
   0.41
_45302_/G v
   0.29      0.00       0.12


==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _41918_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
   272  716.70                           rst_ni (net)
                  0.35    0.29  100.29 ^ _41918_/RN (DFFR_X1)
                                100.29   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _41918_/CK (DFFR_X1)
                          0.62    0.62   library removal time
                                  0.62   data required time
-----------------------------------------------------------------------------
                                  0.62   data required time
                               -100.29   data arrival time
-----------------------------------------------------------------------------
                                 99.67   slack (MET)


Startpoint: _41360_ (negative level-sensitive latch clocked by clk)
Endpoint: _38686_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _41360_/GN (DLL_X1)
                  0.01    0.04  500.04 ^ _41360_/Q (DLL_X1)
     1    0.98                           gen_sub_units_scm[12].sub_unit_i.gen_cg_word_iter[29].cg_i.en_latch (net)
                  0.01    0.00  500.04 ^ _38686_/A2 (AND2_X1)
                                500.04   data arrival time

                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                          0.00  500.00   clock reconvergence pessimism
                                500.00 v _38686_/A1 (AND2_X1)
                          0.00  500.00   clock gating hold time
                                500.00   data required time
-----------------------------------------------------------------------------
                                500.00   data required time
                               -500.04   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: _46937_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _46937_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _46937_/CK (DFFR_X1)
                  0.05    0.14    0.14 v _46937_/Q (DFFR_X1)
    33   44.68                           gen_sub_units_scm[4].sub_unit_i.wdata_a_q[1] (net)
                  0.05    0.00    0.14 v _40204_/A2 (NAND2_X1)
                  0.02    0.03    0.17 ^ _40204_/ZN (NAND2_X1)
     1    1.71                           _19682_ (net)
                  0.02    0.00    0.17 ^ _40205_/A (OAI21_X1)
                  0.01    0.02    0.18 v _40205_/ZN (OAI21_X1)
     1    1.10                           _00690_ (net)
                  0.01    0.00    0.18 v _46937_/D (DFFR_X1)
                                  0.18   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _46937_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.18   data arrival time
-----------------------------------------------------------------------------
                                  0.18   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _41905_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
   272  716.70                           rst_ni (net)
                  0.35    0.29  100.29 ^ _41905_/RN (DFFR_X1)
                                100.29   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _41905_/CK (DFFR_X1)
                         -0.02  999.98   library recovery time
                                999.98   data required time
-----------------------------------------------------------------------------
                                999.98   data required time
                               -100.29   data arrival time
-----------------------------------------------------------------------------
                                899.69   slack (MET)


Startpoint: _44161_ (negative level-sensitive latch clocked by clk)
Endpoint: _39093_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _44161_/GN (DLL_X1)
                  0.01    0.07  500.07 v _44161_/Q (DLL_X1)
     1    2.15                           gen_sub_units_scm[1].sub_unit_i.gen_cg_word_iter[17].cg_i.en_latch (net)
                  0.01    0.00  500.07 v _39093_/A2 (AND2_X1)
                                500.07   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _39093_/A1 (AND2_X1)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -500.07   data arrival time
-----------------------------------------------------------------------------
                                499.93   slack (MET)


Startpoint: _47502_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _46605_ (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _47502_/CK (DFFR_X1)
                  0.13    0.23    0.23 ^ _47502_/Q (DFFR_X1)
    33   59.20                           gen_sub_units_scm[5].sub_unit_i.wdata_a_q[5] (net)
                  0.13    0.01    0.24 ^ _46605_/D (DLH_X1)
                                  0.24   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _46605_/G (DLH_X1)
                          0.24    0.24   time borrowed from endpoint
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.24   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk pulse width                       500.00
library setup time                     -0.03
--------------------------------------------
max time borrow                       499.97
actual time borrow                      0.24
--------------------------------------------



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _41905_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
   272  716.70                           rst_ni (net)
                  0.35    0.29  100.29 ^ _41905_/RN (DFFR_X1)
                                100.29   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _41905_/CK (DFFR_X1)
                         -0.02  999.98   library recovery time
                                999.98   data required time
-----------------------------------------------------------------------------
                                999.98   data required time
                               -100.29   data arrival time
-----------------------------------------------------------------------------
                                899.69   slack (MET)


Startpoint: _44161_ (negative level-sensitive latch clocked by clk)
Endpoint: _39093_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _44161_/GN (DLL_X1)
                  0.01    0.07  500.07 v _44161_/Q (DLL_X1)
     1    2.15                           gen_sub_units_scm[1].sub_unit_i.gen_cg_word_iter[17].cg_i.en_latch (net)
                  0.01    0.00  500.07 v _39093_/A2 (AND2_X1)
                                500.07   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _39093_/A1 (AND2_X1)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -500.07   data arrival time
-----------------------------------------------------------------------------
                                499.93   slack (MET)


Startpoint: _47502_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _46605_ (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _47502_/CK (DFFR_X1)
                  0.13    0.23    0.23 ^ _47502_/Q (DFFR_X1)
    33   59.20                           gen_sub_units_scm[5].sub_unit_i.wdata_a_q[5] (net)
                  0.13    0.01    0.24 ^ _46605_/D (DLH_X1)
                                  0.24   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _46605_/G (DLH_X1)
                          0.24    0.24   time borrowed from endpoint
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.24   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk pulse width                       500.00
library setup time                     -0.03
--------------------------------------------
max time borrow                       499.97
actual time borrow                      0.24
--------------------------------------------



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.87e-05   1.98e-06   2.85e-04   3.16e-04  45.3%
Combinational          8.16e-06   2.14e-05   3.52e-04   3.82e-04  54.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.69e-05   2.34e-05   6.37e-04   6.97e-04 100.0%
                           5.3%       3.4%      91.4%

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 40935 u^2 28% utilization.
Core area = 590360400000

Elapsed time: 1:26.37[h:]min:sec. CPU time: user 86.07 sys 0.24 (99%). Peak memory: 426480KB.
