// Seed: 1935305460
module module_0 (
    output uwire id_0
    , id_6,
    input  wor   id_1,
    output wor   id_2,
    output uwire id_3,
    output uwire id_4
);
  wire id_7;
  assign id_3 = 1;
  wire id_8;
  id_9(
      .id_0(("" - id_4)), .id_1(1'b0)
  );
endmodule
module module_1 (
    output tri id_0,
    input wire id_1,
    input tri id_2,
    input tri0 id_3,
    output tri id_4,
    output wire id_5,
    input tri0 id_6,
    output supply0 id_7,
    input wire id_8,
    input wor id_9
);
  module_0(
      id_7, id_6, id_5, id_7, id_5
  );
  wire id_11;
  wor  id_12;
  id_13(
      .id_0(id_12 & ""), .id_1(1'b0), .id_2(1'b0 < 1)
  ); id_14(
      .id_0({id_7, 1}), .id_1(1 - id_2), .id_2(id_12), .id_3(id_7)
  );
endmodule
