    M1 (OUT B VDD VDD) PMOS_VTG w=360.0n l=50n as=3.78e-14 ad=3.78e-14 \
        ps=570.0n pd=570.0n ld=105n ls=105n m=1
    M0 (OUT A VDD VDD) PMOS_VTG w=360.0n l=50n as=3.78e-14 ad=3.78e-14 \
        ps=570.0n pd=570.0n ld=105n ls=105n m=1
    M3 (net11 A GND GND) NMOS_VTG w=360.0n l=50n as=3.78e-14 ad=3.78e-14 \
        ps=570.0n pd=570.0n ld=105n ls=105n m=1
    M2 (OUT B net11 net11) NMOS_VTG w=360.0n l=50n as=3.78e-14 ad=3.78e-14 \
        ps=570.0n pd=570.0n ld=105n ls=105n m=1
ends NAND
// End of subcircuit definition.
