xrun(64): 20.09-s007: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	xrun(64)	20.09-s007: Started on Dec 21, 2022 at 01:07:46 CST
irun
	/home/user2/Vsd22/Vsd22113/Desktop/HW4_2/./sim/top_tb_WDT.sv
	+incdir+/home/user2/Vsd22/Vsd22113/Desktop/HW4_2/./src+/home/user2/Vsd22/Vsd22113/Desktop/HW4_2/./src/AXI+/home/user2/Vsd22/Vsd22113/Desktop/HW4_2/./include+/home/user2/Vsd22/Vsd22113/Desktop/HW4_2/./sim
	+define+prog4
	-define CYCLE=12.5
	-define CYCLE2=100
	-define MAX=6000000
	+access+r
	+prog_path=/home/user2/Vsd22/Vsd22113/Desktop/HW4_2/./sim/prog4

   User defined plus("+") options:
	+prog_path=/home/user2/Vsd22/Vsd22113/Desktop/HW4_2/./sim/prog4

xrun: *W,NCEXDEP: Executable (irun) is deprecated. Use (xrun) instead.
Recompiling... reason: file '../src/WDT.sv' is newer than expected.
	expected: Wed Dec 21 00:56:29 2022
	actual:   Wed Dec 21 00:59:31 2022
file: /home/user2/Vsd22/Vsd22113/Desktop/HW4_2/./sim/top_tb_WDT.sv
`define CYCLE 8.0 // Cycle time
                               |
xmvlog: *W,MACNDF (/home/user2/Vsd22/Vsd22113/Desktop/HW4_2/./sim/top_tb_WDT.sv,2|31): The text macro 'CYCLE' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
`define CYCLE2 8.0 // Cycle time for WDT
                                        |
xmvlog: *W,MACNDF (/home/user2/Vsd22/Vsd22113/Desktop/HW4_2/./sim/top_tb_WDT.sv,3|40): The text macro 'CYCLE2' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
`define MAX 300000 // Max cycle number
                                      |
xmvlog: *W,MACNDF (/home/user2/Vsd22/Vsd22113/Desktop/HW4_2/./sim/top_tb_WDT.sv,4|38): The text macro 'MAX' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
	module worklib.WDT:sv
		errors: 0, warnings: 0
  int boot_end_flag = 0;
                    |
xmvlog: *W,VARIST (/home/user2/Vsd22/Vsd22113/Desktop/HW4_2/./sim/top_tb_WDT.sv,156|20): Local static variable with initializer requires 'static' keyword.
  int only_pose1 = 0;
                 |
xmvlog: *W,VARIST (/home/user2/Vsd22/Vsd22113/Desktop/HW4_2/./sim/top_tb_WDT.sv,157|17): Local static variable with initializer requires 'static' keyword.
  int only_pose2 = 0;
                 |
xmvlog: *W,VARIST (/home/user2/Vsd22/Vsd22113/Desktop/HW4_2/./sim/top_tb_WDT.sv,158|17): Local static variable with initializer requires 'static' keyword.
  int cycle_number = 0;
                   |
xmvlog: *W,VARIST (/home/user2/Vsd22/Vsd22113/Desktop/HW4_2/./sim/top_tb_WDT.sv,159|19): Local static variable with initializer requires 'static' keyword.
    $value$plusargs("prog_path=%s", prog_path);
                  |
xmvlog: *W,NOSYST (/home/user2/Vsd22/Vsd22113/Desktop/HW4_2/./sim/top_tb_WDT.sv,187|18): System function '$value$plusargs' invoked as a task. Return value will be ignored.
      $fscanf(gf, "%h\n", GOLDEN[num]);
            |
xmvlog: *W,NOSYST (/home/user2/Vsd22/Vsd22113/Desktop/HW4_2/./sim/top_tb_WDT.sv,203|12): System function '$fscanf' invoked as a task. Return value will be ignored.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 3
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		inter_Decoder
		top_tb
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
    .ROM_address(ROM_address),
                           |
xmelab: *W,CUVMPW (../sim/top_tb_WDT.sv,121|27): port sizes differ in port connection(32/12) for the instance(top_tb) .
	$readmemh({prog_path, "/rom0.hex"}, i_ROM.Memory_byte0);
	                                                     |
xmelab: *W,MEMODR (../sim/top_tb_WDT.sv,190|54): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/rom1.hex"}, i_ROM.Memory_byte1);
                                                         |
xmelab: *W,MEMODR (../sim/top_tb_WDT.sv,191|57): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/rom2.hex"}, i_ROM.Memory_byte2);
                                                         |
xmelab: *W,MEMODR (../sim/top_tb_WDT.sv,192|57): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/rom3.hex"}, i_ROM.Memory_byte3);
                                                         |
xmelab: *W,MEMODR (../sim/top_tb_WDT.sv,193|57): $readmem default memory order incompatible with IEEE1364.
	$readmemh({prog_path, "/dram0.hex"}, i_DRAM.Memory_byte0);
	                                                       |
xmelab: *W,MEMODR (../sim/top_tb_WDT.sv,194|56): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/dram1.hex"}, i_DRAM.Memory_byte1);
                                                           |
xmelab: *W,MEMODR (../sim/top_tb_WDT.sv,195|59): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/dram2.hex"}, i_DRAM.Memory_byte2);
                                                           |
xmelab: *W,MEMODR (../sim/top_tb_WDT.sv,196|59): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/dram3.hex"}, i_DRAM.Memory_byte3);
                                                           |
xmelab: *W,MEMODR (../sim/top_tb_WDT.sv,197|59): $readmem default memory order incompatible with IEEE1364.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.WDT:sv <0x75f88663>
			streams:  16, words:  4881
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 54      45
		Interfaces:              67      16
		Registers:             1048     628
		Scalar wires:          1351       -
		Expanded wires:         656      14
		Vectored wires:         439       -
		Named events:             5       5
		Always blocks:          197     172
		Initial blocks:          10      10
		Cont. assignments:      699     666
		Pseudo assignments:     387     387
		Assertions:               5       5
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.inter_Decoder:sv
Loading snapshot worklib.inter_Decoder:sv .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_ius152.so
xcelium> source /usr/cad/cadence/XCELIUM/XCELIUM_20.09.007/tools/xcelium/files/xmsimrc
xcelium> run
CYCLE = 12.500000, CYCLE2 = 100.000000

Done

DRAM[262144] = ffffffff, pass
DRAM[262145] = 00078d98, pass




        ****************************               
        **                        **       |__||  
        **  Congratulations !!    **      / O.O  | 
        **                        **    /_____   | 
        **  Simulation PASS!!     **   /^ ^ ^ \  |
        **                        **  |^ ^ ^ ^ |w| 
        ****************************   \m___m__|_|


Simulation complete via $finish(1) at time 8832425 NS + 0
../sim/top_tb_WDT.sv:252     $finish;
xcelium> exit
TOOL:	xrun(64)	20.09-s007: Exiting on Dec 21, 2022 at 01:07:57 CST  (total: 00:00:11)
