INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/decoder_riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/fulladder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-311] analyzing module fulladder4
INFO: [VRFC 10-311] analyzing module fulladder16
INFO: [VRFC 10-311] analyzing module fulladder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/rf_riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_riscv
WARNING: [VRFC 10-3380] identifier 'REGS' is used before its declaration [C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/rf_riscv.v:15]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/riscv_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_core
INFO: [VRFC 10-2458] undeclared symbol mem_req, assumed default net type wire [C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/riscv_core.v:32]
WARNING: [VRFC 10-3248] data object 'WriteData' is already declared [C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/riscv_core.v:71]
WARNING: [VRFC 10-3703] second declaration of 'WriteData' ignored [C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/riscv_core.v:71]
INFO: [VRFC 10-2458] undeclared symbol comp, assumed default net type wire [C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/riscv_core.v:104]
WARNING: [VRFC 10-2938] 'comp' is already implicitly declared on line 104 [C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/riscv_core.v:110]
WARNING: [VRFC 10-3380] identifier 'aluResult' is used before its declaration [C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/riscv_core.v:89]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/riscv_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sources_1/new/àlu_risñv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8201525/Desktop/labs/labs.srcs/sim_1/new/tb_riscv_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_unit
