INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:05:52 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/stq_addr_0_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.770ns period=5.540ns})
  Destination:            lsq1/handshake_lsq_lsq1_core/ldq_data_5_q_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.770ns period=5.540ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.540ns  (clk rise@5.540ns - clk rise@0.000ns)
  Data Path Delay:        5.155ns  (logic 1.273ns (24.695%)  route 3.882ns (75.305%))
  Logic Levels:           10  (CARRY4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.023 - 5.540 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1972, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X14Y157        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/stq_addr_0_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y157        FDRE (Prop_fdre_C_Q)         0.232     0.740 r  lsq1/handshake_lsq_lsq1_core/stq_addr_0_q_reg[6]/Q
                         net (fo=11, routed)          0.683     1.423    lsq1/handshake_lsq_lsq1_core/stq_addr_0_q[6]
    SLICE_X19Y152        LUT6 (Prop_lut6_I1_O)        0.119     1.542 r  lsq1/handshake_lsq_lsq1_core/ldq_data_5_q[31]_i_28/O
                         net (fo=1, routed)           0.000     1.542    lsq1/handshake_lsq_lsq1_core/ldq_data_5_q[31]_i_28_n_0
    SLICE_X19Y152        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     1.730 r  lsq1/handshake_lsq_lsq1_core/ldq_data_5_q_reg[31]_i_9/CO[3]
                         net (fo=7, routed)           0.780     2.510    lsq1/handshake_lsq_lsq1_core/addr_same_5_reg
    SLICE_X20Y151        LUT5 (Prop_lut5_I1_O)        0.043     2.553 r  lsq1/handshake_lsq_lsq1_core/ldq_data_5_q[31]_i_20/O
                         net (fo=1, routed)           0.000     2.553    lsq1/handshake_lsq_lsq1_core/ldq_data_5_q[31]_i_20_n_0
    SLICE_X20Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.799 r  lsq1/handshake_lsq_lsq1_core/ldq_data_5_q_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.799    lsq1/handshake_lsq_lsq1_core/ldq_data_5_q_reg[31]_i_7_n_0
    SLICE_X20Y152        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     2.951 f  lsq1/handshake_lsq_lsq1_core/ldq_data_5_q_reg[31]_i_22/O[1]
                         net (fo=1, routed)           0.435     3.387    lsq1/handshake_lsq_lsq1_core/TEMP_80_double_out1[13]
    SLICE_X20Y155        LUT6 (Prop_lut6_I1_O)        0.121     3.508 r  lsq1/handshake_lsq_lsq1_core/ldq_data_5_q[31]_i_35/O
                         net (fo=33, routed)          0.493     4.000    lsq1/handshake_lsq_lsq1_core/bypass_idx_oh_5_6
    SLICE_X18Y164        LUT6 (Prop_lut6_I0_O)        0.043     4.043 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_5_q_i_17/O
                         net (fo=1, routed)           0.184     4.228    lsq1/handshake_lsq_lsq1_core/bypass_en_vec_5[6]
    SLICE_X18Y166        LUT6 (Prop_lut6_I5_O)        0.043     4.271 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_5_q_i_8/O
                         net (fo=1, routed)           0.251     4.521    lsq1/handshake_lsq_lsq1_core/ldq_issue_5_q_i_8_n_0
    SLICE_X19Y166        LUT6 (Prop_lut6_I5_O)        0.043     4.564 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_5_q_i_2/O
                         net (fo=2, routed)           0.214     4.779    lsq1/handshake_lsq_lsq1_core/p_157_in
    SLICE_X19Y166        LUT6 (Prop_lut6_I0_O)        0.043     4.822 r  lsq1/handshake_lsq_lsq1_core/ldq_data_5_q[31]_i_1/O
                         net (fo=33, routed)          0.841     5.663    lsq1/handshake_lsq_lsq1_core/p_33_in
    SLICE_X36Y182        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_5_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.540     5.540 r  
                                                      0.000     5.540 r  clk (IN)
                         net (fo=1972, unset)         0.483     6.023    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X36Y182        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_5_q_reg[17]/C
                         clock pessimism              0.000     6.023    
                         clock uncertainty           -0.035     5.987    
    SLICE_X36Y182        FDRE (Setup_fdre_C_CE)      -0.194     5.793    lsq1/handshake_lsq_lsq1_core/ldq_data_5_q_reg[17]
  -------------------------------------------------------------------
                         required time                          5.793    
                         arrival time                          -5.663    
  -------------------------------------------------------------------
                         slack                                  0.130    




