Active-HDL 12.0.118.7745 2021-11-25 18:42:13

Elaboration top modules:
Architecture                  RegArch(REG)


-------------------------------------------------------------------------------------------
Entity   | Architecture | Library | Info | Compiler Version          | Compilation Options
-------------------------------------------------------------------------------------------
REG      | RegArch      | reg4bit |      | 12.0.118.7745 (Windows64) | -O3
MUX      | MuxArch      | reg4bit |      | 12.0.118.7745 (Windows64) | -O3
HA       | HaArch       | reg4bit |      | 12.0.118.7745 (Windows64) | -O3
DFF      | DffArch      | reg4bit |      | 12.0.118.7745 (Windows64) | -O3
TST      | TstArch      | reg4bit |      | 12.0.118.7745 (Windows64) | -O3
-------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------
VHDL Package            | Library | Info | Compiler Version          | Compilation Options
-------------------------------------------------------------------------------------------
standard                | std     |      |                           | <unavailable>
TEXTIO                  | std     |      |                           | <unavailable>
std_logic_1164          | ieee    |      |                           | <unavailable>
-------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------
Library                 | Comment
-------------------------------------------------------------------------------------------
ieee                    | Standard IEEE packages library
reg4bit                 | None
std                     | Standard VHDL library
-------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+REG REG RegArch

