INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/TDC/Vivado/TDC/Project_28/Project_28.srcs/sources_1/new/CONT_UNIT_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONT_UNIT_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/TDC/Vivado/TDC/Project_28/Project_28.srcs/sim_1/new/CONT_UNIT_0_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONT_UNIT_0_tb
