$comment
	File created using the following command:
		vcd file BUS0708.msim.vcd -direction
$end
$date
	Tue Oct 25 10:58:51 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module BUS0708_vlg_vec_tst $end
$var reg 1 ! clk1 $end
$var reg 1 " clk2 $end
$var reg 1 # clk3 $end
$var reg 1 $ clk4 $end
$var reg 8 % d0 [7:0] $end
$var reg 2 & sel [1:0] $end
$var reg 1 ' we $end
$var wire 1 ( bus [7] $end
$var wire 1 ) bus [6] $end
$var wire 1 * bus [5] $end
$var wire 1 + bus [4] $end
$var wire 1 , bus [3] $end
$var wire 1 - bus [2] $end
$var wire 1 . bus [1] $end
$var wire 1 / bus [0] $end
$var wire 1 0 led [7] $end
$var wire 1 1 led [6] $end
$var wire 1 2 led [5] $end
$var wire 1 3 led [4] $end
$var wire 1 4 led [3] $end
$var wire 1 5 led [2] $end
$var wire 1 6 led [1] $end
$var wire 1 7 led [0] $end

$scope module i1 $end
$var wire 1 8 gnd $end
$var wire 1 9 vcc $end
$var wire 1 : unknown $end
$var tri1 1 ; devclrn $end
$var tri1 1 < devpor $end
$var tri1 1 = devoe $end
$var wire 1 > bus[7]~output_o $end
$var wire 1 ? bus[6]~output_o $end
$var wire 1 @ bus[5]~output_o $end
$var wire 1 A bus[4]~output_o $end
$var wire 1 B bus[3]~output_o $end
$var wire 1 C bus[2]~output_o $end
$var wire 1 D bus[1]~output_o $end
$var wire 1 E bus[0]~output_o $end
$var wire 1 F led[7]~output_o $end
$var wire 1 G led[6]~output_o $end
$var wire 1 H led[5]~output_o $end
$var wire 1 I led[4]~output_o $end
$var wire 1 J led[3]~output_o $end
$var wire 1 K led[2]~output_o $end
$var wire 1 L led[1]~output_o $end
$var wire 1 M led[0]~output_o $end
$var wire 1 N clk1~input_o $end
$var wire 1 O clk1~inputclkctrl_outclk $end
$var wire 1 P inst2|12~feeder_combout $end
$var wire 1 Q inst2|12~q $end
$var wire 1 R sel[0]~input_o $end
$var wire 1 S clk2~input_o $end
$var wire 1 T clk2~inputclkctrl_outclk $end
$var wire 1 U inst1|12~feeder_combout $end
$var wire 1 V inst1|12~q $end
$var wire 1 W sel[1]~input_o $end
$var wire 1 X we~input_o $end
$var wire 1 Y clk3~input_o $end
$var wire 1 Z clk3~inputclkctrl_outclk $end
$var wire 1 [ inst1|19~feeder_combout $end
$var wire 1 \ inst1|19~q $end
$var wire 1 ] d0[0]~input_o $end
$var wire 1 ^ inst2|19~feeder_combout $end
$var wire 1 _ inst2|19~q $end
$var wire 1 ` inst4|LPM_MUX_component|auto_generated|result_node[0]~14_combout $end
$var wire 1 a inst2|18~feeder_combout $end
$var wire 1 b inst2|18~q $end
$var wire 1 c d0[1]~input_o $end
$var wire 1 d inst2|16~feeder_combout $end
$var wire 1 e inst2|16~q $end
$var wire 1 f d0[3]~input_o $end
$var wire 1 g inst2|14~feeder_combout $end
$var wire 1 h inst2|14~q $end
$var wire 1 i d0[5]~input_o $end
$var wire 1 j d0[6]~input_o $end
$var wire 1 k inst2|13~feeder_combout $end
$var wire 1 l inst2|13~q $end
$var wire 1 m inst4|LPM_MUX_component|auto_generated|result_node[6]~2_combout $end
$var wire 1 n inst4|LPM_MUX_component|auto_generated|result_node[6]~3_combout $end
$var wire 1 o inst1|13~feeder_combout $end
$var wire 1 p inst1|13~q $end
$var wire 1 q inst4|LPM_MUX_component|auto_generated|result_node[5]~4_combout $end
$var wire 1 r inst4|LPM_MUX_component|auto_generated|result_node[5]~5_combout $end
$var wire 1 s inst1|14~feeder_combout $end
$var wire 1 t inst1|14~q $end
$var wire 1 u d0[4]~input_o $end
$var wire 1 v inst2|15~feeder_combout $end
$var wire 1 w inst2|15~q $end
$var wire 1 x inst4|LPM_MUX_component|auto_generated|result_node[4]~6_combout $end
$var wire 1 y inst4|LPM_MUX_component|auto_generated|result_node[4]~7_combout $end
$var wire 1 z inst1|15~feeder_combout $end
$var wire 1 { inst1|15~q $end
$var wire 1 | inst4|LPM_MUX_component|auto_generated|result_node[3]~8_combout $end
$var wire 1 } inst4|LPM_MUX_component|auto_generated|result_node[3]~9_combout $end
$var wire 1 ~ inst1|16~feeder_combout $end
$var wire 1 !! inst1|16~q $end
$var wire 1 "! d0[2]~input_o $end
$var wire 1 #! inst2|17~feeder_combout $end
$var wire 1 $! inst2|17~q $end
$var wire 1 %! inst4|LPM_MUX_component|auto_generated|result_node[2]~10_combout $end
$var wire 1 &! inst4|LPM_MUX_component|auto_generated|result_node[2]~11_combout $end
$var wire 1 '! inst1|17~feeder_combout $end
$var wire 1 (! inst1|17~q $end
$var wire 1 )! inst4|LPM_MUX_component|auto_generated|result_node[1]~12_combout $end
$var wire 1 *! inst4|LPM_MUX_component|auto_generated|result_node[1]~13_combout $end
$var wire 1 +! inst1|18~feeder_combout $end
$var wire 1 ,! inst1|18~q $end
$var wire 1 -! inst4|LPM_MUX_component|auto_generated|result_node[0]~15_combout $end
$var wire 1 .! d0[7]~input_o $end
$var wire 1 /! inst4|LPM_MUX_component|auto_generated|result_node[7]~0_combout $end
$var wire 1 0! inst4|LPM_MUX_component|auto_generated|result_node[7]~1_combout $end
$var wire 1 1! clk4~input_o $end
$var wire 1 2! clk4~inputclkctrl_outclk $end
$var wire 1 3! inst3|12~feeder_combout $end
$var wire 1 4! inst3|12~q $end
$var wire 1 5! inst3|13~feeder_combout $end
$var wire 1 6! inst3|13~q $end
$var wire 1 7! inst3|14~feeder_combout $end
$var wire 1 8! inst3|14~q $end
$var wire 1 9! inst3|15~feeder_combout $end
$var wire 1 :! inst3|15~q $end
$var wire 1 ;! inst3|16~feeder_combout $end
$var wire 1 <! inst3|16~q $end
$var wire 1 =! inst3|17~feeder_combout $end
$var wire 1 >! inst3|17~q $end
$var wire 1 ?! inst3|18~feeder_combout $end
$var wire 1 @! inst3|18~q $end
$var wire 1 A! inst3|19~feeder_combout $end
$var wire 1 B! inst3|19~q $end
$var wire 1 C! inst|sram|ram_block|auto_generated|q_a [7] $end
$var wire 1 D! inst|sram|ram_block|auto_generated|q_a [6] $end
$var wire 1 E! inst|sram|ram_block|auto_generated|q_a [5] $end
$var wire 1 F! inst|sram|ram_block|auto_generated|q_a [4] $end
$var wire 1 G! inst|sram|ram_block|auto_generated|q_a [3] $end
$var wire 1 H! inst|sram|ram_block|auto_generated|q_a [2] $end
$var wire 1 I! inst|sram|ram_block|auto_generated|q_a [1] $end
$var wire 1 J! inst|sram|ram_block|auto_generated|q_a [0] $end
$var wire 1 K! inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 L! inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 M! inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 N! inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 O! inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 P! inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 Q! inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 R! inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 S! inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 T! inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 U! inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 V! inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 W! inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 X! inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 Y! inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 Z! inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 [! inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 \! inst|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
b1 %
b0 &
0'
1/
0.
0-
0,
0+
0*
0)
0(
07
06
05
04
03
02
01
00
08
19
x:
1;
1<
1=
0>
0?
0@
0A
0B
0C
0D
1E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
1[
0\
1]
1^
0_
1`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
1-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
1A!
0B!
0J!
0I!
0H!
0G!
0F!
0E!
0D!
0C!
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
$end
#20000
1!
1N
1O
1_
#40000
b11 %
b10 %
0!
0]
1c
0N
0O
0`
1)!
0-!
1*!
1D
0E
0/
1.
0A!
0^
0[
1?!
1+!
1a
#60000
1"
1S
1T
1,!
#80000
1#
b1 &
1'
0"
1Y
1R
1X
0S
1Z
0T
0)!
1`
0*!
1-!
1E
0D
0.
1/
0?!
0+!
0a
1A!
1^
1[
#80001
1[!
1I!
#100000
0#
b0 &
0'
0Y
0R
0X
0Z
1)!
0`
1*!
0-!
0E
1D
1.
0/
1?!
1+!
1a
0A!
0^
0[
#140000
b10000010 %
b11000010 %
b11000000 %
0c
1j
1.!
0)!
1m
1/!
0*!
1n
10!
1>
1?
0D
0.
1)
1(
0?!
0+!
0a
15!
1o
1k
13!
1U
1P
#160000
1!
1N
1O
1l
0_
1Q
#180000
b11000001 %
b1000001 %
b1 %
0!
1]
0j
0.!
0N
0O
1`
0m
0/!
1-!
0n
00!
0>
0?
1E
1/
0)
0(
1A!
1^
1[
05!
0o
0k
03!
0U
0P
#200000
1"
1S
1T
0,!
1\
#220000
0"
0S
0T
#240000
1#
b1 &
1'
1Y
1R
1X
1Z
1m
0`
10!
1>
1(
1n
0-!
13!
1U
1P
0E
1?
1)
0/
15!
1o
1k
0A!
0^
0[
#240001
1\!
0[!
0I!
1J!
#260000
0#
b0 &
0'
0Y
0R
0X
0Z
0m
1`
00!
0>
0(
0n
1-!
03!
0U
0P
1E
0?
0)
1/
05!
0o
0k
1A!
1^
1[
#280000
b100001 %
b110001 %
b111001 %
b111000 %
1!
0]
1f
1u
1i
1N
1O
0`
1|
1x
1q
0-!
1}
1y
1r
1@
1A
1B
0E
0/
1,
1+
1*
0A!
0^
0[
1;!
1~
1d
19!
1z
1v
17!
1s
1g
0l
1_
0Q
#300000
0!
0N
0O
#320000
b111010 %
b11010 %
b1010 %
b10 %
1c
0f
0u
0i
1)!
0|
0x
0q
1*!
0}
0y
0r
0@
0A
0B
1D
1.
0,
0+
0*
1?!
1+!
1a
0;!
0~
0d
09!
0z
0v
07!
0s
0g
#340000
1"
1S
1T
1,!
0\
#360000
1#
b1 &
1'
0"
1Y
1R
1X
0S
1Z
0T
0)!
1`
0*!
1-!
1E
0D
0.
1/
0?!
0+!
0a
1A!
1^
1[
#360001
0\!
1[!
1I!
0J!
#380000
b0 %
0#
b0 &
0'
0Y
0R
0c
0X
0Z
0`
0-!
0E
0/
0A!
0^
0[
#400000
1"
1S
1T
0,!
#420000
b10 &
1#
0"
1W
1Y
0S
1Z
0T
1)!
1*!
1D
1.
1?!
1+!
1a
#420001
0[!
0I!
0)!
0*!
0D
0.
0?!
0+!
0a
#440000
1$
0#
11!
0Y
0Z
12!
#460000
b1 %
b0 &
0$
0W
1]
01!
02!
1`
1-!
1E
1/
1A!
1^
1[
#480000
1"
1S
1T
1\
#500000
b0 %
0"
0]
0S
0T
0`
0-!
0E
0/
0A!
0^
0[
#520000
1#
b10 &
1Y
1W
1Z
#520001
1\!
1J!
1-!
1E
1/
1A!
1^
1[
#540000
1$
0#
11!
0Y
0Z
12!
1B!
1M
17
#560000
b10 %
b0 &
0$
0W
1c
01!
02!
1)!
0-!
0E
0/
1*!
0A!
0^
0[
1D
1.
1?!
1+!
1a
#580000
1"
1S
1T
1,!
0\
#600000
b0 %
0"
0c
0S
0T
0)!
0*!
0D
0.
0?!
0+!
0a
#620000
1#
b10 &
1Y
1W
1Z
1-!
1E
1/
1A!
1^
1[
#620001
0\!
1[!
1I!
0J!
1)!
0-!
0E
0/
1*!
0A!
0^
0[
1D
1.
1?!
1+!
1a
#640000
1$
0#
11!
0Y
0Z
12!
0B!
1@!
1L
0M
07
16
#660000
b0 &
0$
0W
01!
02!
0)!
0*!
0D
0.
0?!
0+!
0a
#1000000
