Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/eddie/Documents/Xilinx projects/BasicGates/NOR_gate/nor_gate_test_isim_beh.exe -prj /home/eddie/Documents/Xilinx projects/BasicGates/NOR_gate/nor_gate_test_beh.prj work.nor_gate_test 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/eddie/Documents/Xilinx projects/BasicGates/NOR_gate/nor_gate.vhd" into library work
Parsing VHDL file "/home/eddie/Documents/Xilinx projects/BasicGates/NOR_gate/nor_gate_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 83324 KB
Fuse CPU Usage: 1020 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture dataflow of entity nor_gate [nor_gate_default]
Compiling architecture behavior of entity nor_gate_test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable /home/eddie/Documents/Xilinx projects/BasicGates/NOR_gate/nor_gate_test_isim_beh.exe
Fuse Memory Usage: 1173316 KB
Fuse CPU Usage: 1040 ms
GCC CPU Usage: 480 ms
