// Seed: 2873059056
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  inout wire id_23;
  inout wire id_22;
  inout wire id_21;
  inout wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_24;
  wire id_25;
  id_26 :
  assert property (@(posedge 1 or posedge id_19) 1)
  else;
  wire id_27;
  assign id_18 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wor id_11;
  assign id_4  = id_9;
  assign id_11 = id_9;
  assign id_6  = id_4 * 1;
  wire id_12;
  always begin
    if (1) id_6 = 1;
  end
  assign id_5 = id_6 - id_6;
  supply0 id_13 = id_5;
  module_0(
      id_12,
      id_5,
      id_6,
      id_5,
      id_12,
      id_13,
      id_9,
      id_13,
      id_11,
      id_5,
      id_5,
      id_1,
      id_6,
      id_5,
      id_5,
      id_13,
      id_9,
      id_9,
      id_7,
      id_4,
      id_6,
      id_12,
      id_13
  );
  wire id_14;
endmodule
