<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0"/>
  <title>VLSI Logic Design with Cadence</title>
  <script src="https://cdn.tailwindcss.com"></script>
</head>
<body class="bg-gradient-to-br from-black via-gray-900 to-black text-gray-100 font-sans">
  <main class="max-w-5xl mx-auto py-16 px-6">
    <h1 class="text-5xl font-extrabold mb-10 text-center text-white">VLSI Logic Design with Cadence</h1>

    <!-- Overview Section -->
    <section class="mb-16">
      <h2 class="text-3xl font-semibold mb-4">Project Overview</h2>
      <p class="text-gray-300 text-lg leading-relaxed">
        This project focused on the design and layout of CMOS logic circuits using Cadence Virtuoso. The goal was to develop schematics and layouts for key logic blocks, including a 4-bit Ripple Carry Adder, ensuring proper functionality and manufacturability through DRC and LVS verification. Simulations were conducted using Spectre to evaluate timing and delay characteristics.
      </p>
    </section>

    <!-- Block 1: Schematic Design -->
    <section class="mb-16">
      <h2 class="text-2xl font-semibold mb-4">Schematic Design</h2>
      <div class="grid md:grid-cols-2 gap-6 items-center">
        <img src="images/Schematic.png" alt="Cadence Logic Gates Schematic" class="rounded-xl shadow-lg border border-gray-700">
        <ul class="text-gray-300 space-y-3 text-base">
          <li>Created transistor-level schematics for fundamental gates: AND, OR, XOR, NAND.</li>
          <li>Built schematic symbols for each gate and validated function using simulation waveforms.</li>
          <li>Designed half-adder and full-adder blocks using hierarchical composition.</li>
          <li>Integrated full-adder blocks into a complete 4-bit Ripple Carry Adder for timing analysis.</li>
        </ul>
      </div>
    </section>

    <!-- Block 2: Layout Design -->
    <section class="mb-16">
      <h2 class="text-2xl font-semibold mb-4">Layout Design</h2>
      <div class="grid md:grid-cols-2 gap-6 items-center">
        <img src="images/Layout.png" alt="Adder Layout with DRC Passed" class="rounded-xl shadow-lg border border-gray-700">
        <ul class="text-gray-300 space-y-3 text-base">
          <li>Developed full-custom layouts for all basic logic gates and adder blocks.</li>
          <li>Used standard layer practices (nwell, poly, metal1, diffusion, and contact) while minimizing area and ensuring symmetry.</li>
          <li>Performed cell-level routing, verified connections visually and through layout extraction.</li>
          <li>Completed layout assembly of the 4-bit adder using pre-verified full-adder layouts.</li>
        </ul>
      </div>
    </section>

    <!-- Block 3: Verification and Simulation -->
    <section class="mb-16">
      <h2 class="text-2xl font-semibold mb-4">Verification and Simulation</h2>
      <ul class="text-gray-300 space-y-3 text-base list-disc list-inside">
        <li>DRC (Design Rule Check) was run after each layout to catch and resolve spacing, width, and enclosure violations.</li>
        <li>LVS (Layout Versus Schematic) was used to ensure netlist equivalence between schematic and layout.</li>
        <li>Spectre simulations verified logical function of each block with realistic signal inputs and voltage sweeps.</li>
        <li>The 4-bit adder showed consistent behavior across multiple supply voltages; measured propagation delay was ~128 ps worst-case.</li>
      </ul>
    </section>

    <!-- Final Reflections -->
    <section class="mb-20">
      <h2 class="text-2xl font-semibold mb-4">Conclusion</h2>
      <p class="text-gray-300 text-lg leading-relaxed">
        This project provided hands-on experience in full-custom digital design, schematic-to-layout workflows, and physical verification using the Cadence suite. It emphasized the importance of accurate schematic capture, hierarchical design, and rigorous layout verification as foundational steps toward VLSI implementation.
      </p>
    </section>

    <div class="text-center">
      <a href="index.html" class="inline-block px-6 py-2 text-blue-400 hover:text-blue-300 transition duration-200">‚Üê Back to Portfolio</a>
    </div>
  </main>
</body>
</html>
