{"auto_keywords": [{"score": 0.040650574499495426, "phrase": "multipass"}, {"score": 0.00481495049065317, "phrase": "cache-miss_latency"}, {"score": 0.002855934865505357, "phrase": "achieve_memory-latency_tolerance"}, {"score": 0.0021049977753042253, "phrase": "in-order_design."}], "paper_keywords": [""], "paper_abstract": "MULTIPASS PIPELINING USES PERSISTENT ADVANCE EXECUTION TO ACHIEVE MEMORY-LATENCY TOLERANCE WHILE MAINTAINING THE SIMPLICITY OF AN IN-ORDER DESIGN.", "paper_title": "Tolerating cache-miss latency with multipass pipelines", "paper_id": "WOS:000235476600007"}