<def f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='518' ll='521' type='iterator_range&lt;use_nodbg_iterator&gt; llvm::MachineRegisterInfo::use_nodbg_operands(unsigned int Reg) const'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='419' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes25determineInitialUsedLanesEj'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='518' u='c' c='_ZN12_GLOBAL__N_115DetectDeadLanes7runOnceERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/LiveDebugVariables.cpp' l='768' u='c' c='_ZN12_GLOBAL__N_19UserValue17addDefsFromCopiesEPN4llvm12LiveIntervalEjbRKNS1_15SmallVectorImplINS1_9SlotIndexEEERNS4_ISt4pairIS5_16DbgValueLocationEEE15816956'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='551' u='c' c='_ZN4llvm13LiveIntervals12shrinkToUsesERNS_12LiveInterval8SubRangeEj'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1391' u='c' c='_ZN4llvm13LiveIntervals8HMEditor17findLastUseBeforeENS_9SlotIndexEjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MIRCanonicalizerPass.cpp' l='245' u='c' c='_ZL21rescheduleCanonicallyRjPN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/MachineSink.cpp' l='259' u='c' c='_ZNK12_GLOBAL__N_114MachineSinking23AllUsesDominatedByBlockEjPN4llvm17MachineBasicBlockES3_RbS4_'/>
<use f='llvm/llvm/lib/CodeGen/MachineSink.cpp' l='272' u='c' c='_ZNK12_GLOBAL__N_114MachineSinking23AllUsesDominatedByBlockEjPN4llvm17MachineBasicBlockES3_RbS4_'/>
<use f='llvm/llvm/lib/CodeGen/PeepholeOptimizer.cpp' l='499' u='c' c='_ZN12_GLOBAL__N_117PeepholeOptimizer16optimizeExtInstrERN4llvm12MachineInstrERNS1_17MachineBasicBlockERNS1_15SmallPtrSetImplIPS2_EE'/>
<use f='llvm/llvm/lib/CodeGen/ProcessImplicitDefs.cpp' l='81' u='c' c='_ZN12_GLOBAL__N_119ProcessImplicitDefs18processImplicitDefEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='816' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer24removeCopyByCommutingDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1492' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer23reMaterializeTrivialDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1211' u='c' c='_ZL14findUseBetweenjN4llvm11LaneBitmaskENS_9SlotIndexES1_RKNS_19MachineRegisterInfoEPKNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='176' u='c' c='_ZN4llvm13SplitAnalysis11analyzeUsesEv'/>
<use f='llvm/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp' l='265' u='c' c='_ZN12_GLOBAL__N_125TwoAddressInstructionPass20sink3AddrInstructionEPN4llvm12MachineInstrEjNS1_26MachineInstrBundleIteratorIS2_Lb0EEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNNSAReassign.cpp' l='202' u='c' c='_ZNK12_GLOBAL__N_114GCNNSAReassign8CheckNSAERKN4llvm12MachineInstrEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='430' u='c' c='_ZNK12_GLOBAL__N_118GCNRegBankReassign14isReassignableEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5988' u='c' c='_ZN4llvm35isEXECMaskConstantBetweenDefAndUsesEjRNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp' l='300' u='c' c='_ZL16findSingleRegUsePKN4llvm14MachineOperandEPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='473' u='c' c='_ZL9matchSwapRN4llvm12MachineInstrERNS_19MachineRegisterInfoEPKNS_11SIInstrInfoE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='298' u='c' c='_ZL9hasOneUsejPN4llvm12MachineInstrERNS_19MachineRegisterInfoERNS_20MachineDominatorTreeERNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='411' u='c' c='_ZL24oneUseDominatesOtherUsesjRKN4llvm14MachineOperandERKNS_17MachineBasicBlockERKNS_19MachineRegisterInfoERKNS_20MachineDominatorTreeERNS_13LiveInter3916631'/>
<use f='llvm/llvm/lib/Target/X86/X86OptimizeLEAs.cpp' l='434' u='c' c='_ZNK12_GLOBAL__N_115OptimizeLEAPass13isReplaceableERKN4llvm12MachineInstrES4_Rl'/>
