
[
 Attempting to get a license: %s
78*common2"
Implementation2default:defaultZ17-78
Q
Feature available: %s
81*common2"
Implementation2default:defaultZ17-81
É
+Loading parts and site information from %s
36*device2?
+C:/Xilinx/Vivado/2013.3/data/parts/arch.xml2default:defaultZ21-36
ê
!Parsing RTL primitives file [%s]
14*netlist2U
AC:/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-14
ô
*Finished parsing RTL primitives file [%s]
11*netlist2U
AC:/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-11
n
Command: %s
53*	vivadotcl2F
2synth_design -top v6pcieDMA -part xc7a200tfbg676-22default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
ñ
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7a200t2default:defaultZ17-347
Ü
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7a200t2default:defaultZ17-349
“
,redeclaration of ansi port %s is not allowed2611*oasys2
trn_clk2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
1082default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg01_td2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
1122default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg01_tv2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
1132default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg02_td2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
1142default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg02_tv2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
1152default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg03_td2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
1162default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg03_tv2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
1172default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg04_td2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
1182default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg04_tv2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
1192default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg05_td2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
1202default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg05_tv2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
1212default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg06_td2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
1222default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg06_tv2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
1232default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg07_td2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
1242default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg07_tv2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
1252default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg08_td2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
1262default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg08_tv2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
1272default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg09_td2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
1282default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg09_tv2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
1292default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg10_td2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
1302default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg10_tv2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
1312default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg11_td2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
1322default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg11_tv2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
1332default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg12_td2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
1342default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg12_tv2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
1352default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg13_td2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
1362default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg13_tv2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
1372default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg14_td2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
1402default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg14_tv2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
1412default:default8@Z8-2611
’
,redeclaration of ansi port %s is not allowed2611*oasys2

strobe_adc2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
1452default:default8@Z8-2611
’
,redeclaration of ansi port %s is not allowed2611*oasys2

debug_data2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
1512default:default8@Z8-2611
÷
,redeclaration of ansi port %s is not allowed2611*oasys2
debug_data12default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
1532default:default8@Z8-2611
÷
,redeclaration of ansi port %s is not allowed2611*oasys2
debug_data22default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
1552default:default8@Z8-2611
÷
,redeclaration of ansi port %s is not allowed2611*oasys2
debug_data32default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
1562default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg01_rd2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
1712default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg01_rv2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
1722default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg02_rd2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
1812default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg02_rv2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
1822default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg03_rd2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
1862default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg03_rv2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
1872default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg04_rd2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
1912default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg04_rv2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
1922default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg05_rd2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
1962default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg05_rv2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
1972default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg06_rd2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
2012default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg06_rv2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
2022default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg07_rd2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
2042default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg07_rv2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
2052default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg08_rd2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
2062default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg08_rv2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
2072default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg09_rd2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
2082default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg09_rv2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
2092default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg10_rd2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
2102default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg10_rv2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
2112default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg11_rd2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
2122default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg11_rv2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
2132default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg12_rd2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
2142default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg12_rv2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
2152default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg13_rd2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
2162default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg13_rv2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
2172default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg14_rd2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
2212default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
reg14_rv2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
2222default:default8@Z8-2611
◊
,redeclaration of ansi port %s is not allowed2611*oasys2 
adc_clk_in_p2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
2322default:default8@Z8-2611
◊
,redeclaration of ansi port %s is not allowed2611*oasys2 
adc_clk_in_n2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
2332default:default8@Z8-2611
ÿ
,redeclaration of ansi port %s is not allowed2611*oasys2!
adc_data_in_p2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
2342default:default8@Z8-2611
ÿ
,redeclaration of ansi port %s is not allowed2611*oasys2!
adc_data_in_n2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
2352default:default8@Z8-2611
‘
,redeclaration of ansi port %s is not allowed2611*oasys2
	delay_clk2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
2362default:default8@Z8-2611
ÿ
,redeclaration of ansi port %s is not allowed2611*oasys2!
adc_data_or_p2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
2372default:default8@Z8-2611
ÿ
,redeclaration of ansi port %s is not allowed2611*oasys2!
adc_data_or_n2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
2382default:default8@Z8-2611
◊
,redeclaration of ansi port %s is not allowed2611*oasys2 
bram_wr_addr2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
2392default:default8@Z8-2611
–
,redeclaration of ansi port %s is not allowed2611*oasys2
reset2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
2462default:default8@Z8-2611
÷
,redeclaration of ansi port %s is not allowed2611*oasys2
bram_wr_din2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
2522default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
adcclock2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
3062default:default8@Z8-2611
’
,redeclaration of ansi port %s is not allowed2611*oasys2

fifowr_clk2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
3092default:default8@Z8-2611
‘
,redeclaration of ansi port %s is not allowed2611*oasys2
	fifowr_en2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
3102default:default8@Z8-2611
“
,redeclaration of ansi port %s is not allowed2611*oasys2
fifodin2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
3142default:default8@Z8-2611
”
,redeclaration of ansi port %s is not allowed2611*oasys2
fifofull2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
3152default:default8@Z8-2611
ÿ
,redeclaration of ansi port %s is not allowed2611*oasys2!
fifoprog_full2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
3162default:default8@Z8-2611
›
,redeclaration of ansi port %s is not allowed2611*oasys2&
real_strobe_signal2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
3192default:default8@Z8-2611
⁄
,redeclaration of ansi port %s is not allowed2611*oasys2#
real_soa_signal2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
3202default:default8@Z8-2611
‘
,redeclaration of ansi port %s is not allowed2611*oasys2
	resetfifo2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
3212default:default8@Z8-2611
÷
,redeclaration of ansi port %s is not allowed2611*oasys2
user_int_1o2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
7162default:default8@Z8-2611
÷
,redeclaration of ansi port %s is not allowed2611*oasys2
user_int_2o2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
7172default:default8@Z8-2611
÷
,redeclaration of ansi port %s is not allowed2611*oasys2
user_int_3o2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
7182default:default8@Z8-2611
õ
%s*synth2ã
wStarting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 244.379 ; gain = 75.680
2default:default
ƒ
synthesizing module '%s'638*oasys2
	v6pcieDMA2default:default2V
@C:/Users/vsilantiev/Documents/VACAC701new/MySource/v6eb_pcie.vhd2default:default2
732default:default8@Z8-638
U
%s*synth2F
2	Parameter pcieLanes bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PCIE_EXT_CLK bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
ô
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ADC_emul2default:default2M
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
12default:default2
ad9467_12default:default2
ADC_emul2default:default2V
@C:/Users/vsilantiev/Documents/VACAC701new/MySource/v6eb_pcie.vhd2default:default2
11462default:default8@Z8-3491
ª
synthesizing module '%s'638*oasys2
ADC_emul2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
12default:default8@Z8-638
R
%s*synth2C
/	Parameter WIDTH bound to: 16 - type: integer 
2default:default
∂
synthesizing module '%s'638*oasys2
FDPE2default:default2K
5C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
17312default:default8@Z8-638
C
%s*synth24
 	Parameter INIT bound to: 1'b1 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_PRE_INVERTED bound to: 1'b0 
2default:default
Ò
%done synthesizing module '%s' (%s#%s)256*oasys2
FDPE2default:default2
12default:default2
12default:default2K
5C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
17312default:default8@Z8-256
π
synthesizing module '%s'638*oasys2
IBUFGDS2default:default2K
5C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
64842default:default8@Z8-638
^
%s*synth2O
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
2default:default
X
%s*synth2I
5	Parameter DIFF_TERM bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
2default:default
Z
%s*synth2K
7	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 
2default:default
Ù
%done synthesizing module '%s' (%s#%s)256*oasys2
IBUFGDS2default:default2
22default:default2
12default:default2K
5C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
64842default:default8@Z8-256
µ
synthesizing module '%s'638*oasys2
BUFG2default:default2K
5C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
4342default:default8@Z8-638

%done synthesizing module '%s' (%s#%s)256*oasys2
BUFG2default:default2
32default:default2
12default:default2K
5C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
4342default:default8@Z8-256
∏
synthesizing module '%s'638*oasys2
IBUFDS2default:default2K
5C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
61742default:default8@Z8-638
^
%s*synth2O
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
2default:default
X
%s*synth2I
5	Parameter DIFF_TERM bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter DQS_BIAS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
2default:default
Z
%s*synth2K
7	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
2default:default
[
%s*synth2L
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 
2default:default
Û
%done synthesizing module '%s' (%s#%s)256*oasys2
IBUFDS2default:default2
42default:default2
12default:default2K
5C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
61742default:default8@Z8-256
∫
synthesizing module '%s'638*oasys2
IDELAYE22default:default2K
5C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
80352default:default8@Z8-638
[
%s*synth2L
8	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter DELAY_SRC bound to: IDATAIN - type: string 
2default:default
d
%s*synth2U
A	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
2default:default
W
%s*synth2H
4	Parameter PIPE_SEL bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IDELAY_VALUE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SIM_DELAY_D bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
2default:default
ı
%done synthesizing module '%s' (%s#%s)256*oasys2
IDELAYE22default:default2
52default:default2
12default:default2K
5C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
80352default:default8@Z8-256
∂
synthesizing module '%s'638*oasys2
IDDR2default:default2K
5C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
79222default:default8@Z8-638
i
%s*synth2Z
F	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
2default:default
F
%s*synth27
#	Parameter INIT_Q1 bound to: 1'b0 
2default:default
F
%s*synth27
#	Parameter INIT_Q2 bound to: 1'b0 
2default:default
U
%s*synth2F
2	Parameter SRTYPE bound to: ASYNC - type: string 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
Ò
%done synthesizing module '%s' (%s#%s)256*oasys2
IDDR2default:default2
62default:default2
12default:default2K
5C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
79222default:default8@Z8-256
œ
Fall outputs are unconnected for this instance and logic may be removed3605*oasys2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
8932default:default8@Z8-4446
º
synthesizing module '%s'638*oasys2

IDELAYCTRL2default:default2K
5C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
80232default:default8@Z8-638
˜
%done synthesizing module '%s' (%s#%s)256*oasys2

IDELAYCTRL2default:default2
72default:default2
12default:default2K
5C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
80232default:default8@Z8-256
ˆ
%done synthesizing module '%s' (%s#%s)256*oasys2
ADC_emul2default:default2
82default:default2
12default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
12default:default8@Z8-256
R
%s*synth2C
/	Parameter CLKCM_CFG bound to: 1 - type: bool 
2default:default
T
%s*synth2E
1	Parameter CLKRCV_TRST bound to: 1 - type: bool 
2default:default
L
%s*synth2=
)	Parameter CLKSWING_CFG bound to: 2'b11 
2default:default
˝
,binding component instance '%s' to cell '%s'113*oasys2
refclk_ibuf2default:default2
IBUFDS_GTE22default:default2V
@C:/Users/vsilantiev/Documents/VACAC701new/MySource/v6eb_pcie.vhd2default:default2
12732default:default8@Z8-113
^
%s*synth2O
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
2default:default
[
%s*synth2L
8	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
2default:default
]
%s*synth2N
:	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
2default:default
[
%s*synth2L
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 
2default:default
˚
,binding component instance '%s' to cell '%s'113*oasys2$
sys_reset_n_ibuf2default:default2
IBUF2default:default2V
@C:/Users/vsilantiev/Documents/VACAC701new/MySource/v6eb_pcie.vhd2default:default2
12812default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b1 
2default:default
N
%s*synth2?
+	Parameter IS_CLR_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_PRE_INVERTED bound to: 1'b0 
2default:default
˝
,binding component instance '%s' to cell '%s'113*oasys2&
trn_lnk_up_n_int_i2default:default2
FDCP2default:default2V
@C:/Users/vsilantiev/Documents/VACAC701new/MySource/v6eb_pcie.vhd2default:default2
13402default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b1 
2default:default
N
%s*synth2?
+	Parameter IS_CLR_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_PRE_INVERTED bound to: 1'b0 
2default:default
¯
,binding component instance '%s' to cell '%s'113*oasys2!
trn_reset_n_i2default:default2
FDCP2default:default2V
@C:/Users/vsilantiev/Documents/VACAC701new/MySource/v6eb_pcie.vhd2default:default2
13532default:default8@Z8-113
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2

tlpControl2default:default2U
AC:/Users/vsilantiev/Documents/VACAC701new/MySource/tlpControl.vhd2default:default2
452default:default2!
theTlpControl2default:default2

tlpControl2default:default2V
@C:/Users/vsilantiev/Documents/VACAC701new/MySource/v6eb_pcie.vhd2default:default2
13772default:default8@Z8-3491
«
synthesizing module '%s'638*oasys2

tlpControl2default:default2W
AC:/Users/vsilantiev/Documents/VACAC701new/MySource/tlpControl.vhd2default:default2
2732default:default8@Z8-638
®
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
rx_Transact2default:default2V
BC:/Users/vsilantiev/Documents/VACAC701new/MySource/rx_Transact.vhd2default:default2
422default:default2
rx_Itf2default:default2
rx_Transact2default:default2W
AC:/Users/vsilantiev/Documents/VACAC701new/MySource/tlpControl.vhd2default:default2
11322default:default8@Z8-3491
…
synthesizing module '%s'638*oasys2
rx_Transact2default:default2X
BC:/Users/vsilantiev/Documents/VACAC701new/MySource/rx_Transact.vhd2default:default2
2322default:default8@Z8-638
Ø
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2

RxIn_Delay2default:default2V
BC:/Users/vsilantiev/Documents/VACAC701new/MySource/RxIn_Delays.vhd2default:default2
352default:default2#
Rx_Input_Delays2default:default2

RxIn_Delay2default:default2X
BC:/Users/vsilantiev/Documents/VACAC701new/MySource/rx_Transact.vhd2default:default2
7272default:default8@Z8-3491
»
synthesizing module '%s'638*oasys2

RxIn_Delay2default:default2X
BC:/Users/vsilantiev/Documents/VACAC701new/MySource/RxIn_Delays.vhd2default:default2
1022default:default8@Z8-638
É
%done synthesizing module '%s' (%s#%s)256*oasys2

RxIn_Delay2default:default2
92default:default2
12default:default2X
BC:/Users/vsilantiev/Documents/VACAC701new/MySource/RxIn_Delays.vhd2default:default2
1022default:default8@Z8-256
∏
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2#
rx_MRd_Transact2default:default2Y
EC:/Users/vsilantiev/Documents/VACAC701new/MySource/rx_MRd_Channel.vhd2default:default2
412default:default2
MRd_Channel2default:default2#
rx_MRd_Transact2default:default2X
BC:/Users/vsilantiev/Documents/VACAC701new/MySource/rx_Transact.vhd2default:default2
7932default:default8@Z8-3491
œ
synthesizing module '%s'638*oasys2#
rx_MRd_Transact2default:default2[
EC:/Users/vsilantiev/Documents/VACAC701new/MySource/rx_MRd_Channel.vhd2default:default2
872default:default8@Z8-638
Æ
default block is never used226*oasys2[
EC:/Users/vsilantiev/Documents/VACAC701new/MySource/rx_MRd_Channel.vhd2default:default2
2542default:default8@Z8-226
◊
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2#
v7_sfifo_15x1282default:default2r
^d:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/v7_sfifo_15x128_stub.v2default:default2
162default:default2"
pioCplD_Buffer2default:default2#
v7_sfifo_15x1282default:default2[
EC:/Users/vsilantiev/Documents/VACAC701new/MySource/rx_MRd_Channel.vhd2default:default2
6152default:default8@Z8-3491
Ë
synthesizing module '%s'638*oasys2#
v7_sfifo_15x1282default:default2t
^d:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/v7_sfifo_15x128_stub.v2default:default2
162default:default8@Z8-638
Æ
default block is never used226*oasys2[
EC:/Users/vsilantiev/Documents/VACAC701new/MySource/rx_MRd_Channel.vhd2default:default2
6492default:default8@Z8-226
∫
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2!
trn_rd_r1_reg2default:default2
642default:default2
582default:default2[
EC:/Users/vsilantiev/Documents/VACAC701new/MySource/rx_MRd_Channel.vhd2default:default2
2202default:default8@Z8-3936
¿
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2)
trn_rbar_hit_n_r1_reg2default:default2
72default:default2
42default:default2[
EC:/Users/vsilantiev/Documents/VACAC701new/MySource/rx_MRd_Channel.vhd2default:default2
2212default:default8@Z8-3936
ã
%done synthesizing module '%s' (%s#%s)256*oasys2#
rx_MRd_Transact2default:default2
102default:default2
12default:default2[
EC:/Users/vsilantiev/Documents/VACAC701new/MySource/rx_MRd_Channel.vhd2default:default2
872default:default8@Z8-256
∏
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2#
rx_MWr_Transact2default:default2Y
EC:/Users/vsilantiev/Documents/VACAC701new/MySource/rx_MWr_Channel.vhd2default:default2
392default:default2
MWr_Channel2default:default2#
rx_MWr_Transact2default:default2X
BC:/Users/vsilantiev/Documents/VACAC701new/MySource/rx_Transact.vhd2default:default2
8322default:default8@Z8-3491
–
synthesizing module '%s'638*oasys2#
rx_MWr_Transact2default:default2[
EC:/Users/vsilantiev/Documents/VACAC701new/MySource/rx_MWr_Channel.vhd2default:default2
1032default:default8@Z8-638
º
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2%
trn_rrem_n_r1_reg2default:default2
82default:default2
42default:default2[
EC:/Users/vsilantiev/Documents/VACAC701new/MySource/rx_MWr_Channel.vhd2default:default2
2542default:default8@Z8-3936
¿
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2)
trn_rbar_hit_n_r1_reg2default:default2
72default:default2
32default:default2[
EC:/Users/vsilantiev/Documents/VACAC701new/MySource/rx_MWr_Channel.vhd2default:default2
2552default:default8@Z8-3936
å
%done synthesizing module '%s' (%s#%s)256*oasys2#
rx_MWr_Transact2default:default2
112default:default2
12default:default2[
EC:/Users/vsilantiev/Documents/VACAC701new/MySource/rx_MWr_Channel.vhd2default:default2
1032default:default8@Z8-256
º
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2$
rx_CplD_Transact2default:default2Z
FC:/Users/vsilantiev/Documents/VACAC701new/MySource/rx_CplD_Channel.vhd2default:default2
392default:default2 
CplD_Channel2default:default2$
rx_CplD_Transact2default:default2X
BC:/Users/vsilantiev/Documents/VACAC701new/MySource/rx_Transact.vhd2default:default2
8892default:default8@Z8-3491
“
synthesizing module '%s'638*oasys2$
rx_CplD_Transact2default:default2\
FC:/Users/vsilantiev/Documents/VACAC701new/MySource/rx_CplD_Channel.vhd2default:default2
1272default:default8@Z8-638
ª
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2"
FF_TagRam64x362default:default2Y
EC:/Users/vsilantiev/Documents/VACAC701new/MySource/FF_tagram64x36.vhd2default:default2
332default:default2
dspTag_BRAM2default:default2"
FF_TagRam64x362default:default2\
FC:/Users/vsilantiev/Documents/VACAC701new/MySource/rx_CplD_Channel.vhd2default:default2
12472default:default8@Z8-3491
Œ
synthesizing module '%s'638*oasys2"
FF_TagRam64x362default:default2[
EC:/Users/vsilantiev/Documents/VACAC701new/MySource/FF_tagram64x36.vhd2default:default2
472default:default8@Z8-638
ä
%done synthesizing module '%s' (%s#%s)256*oasys2"
FF_TagRam64x362default:default2
122default:default2
12default:default2[
EC:/Users/vsilantiev/Documents/VACAC701new/MySource/FF_tagram64x36.vhd2default:default2
472default:default8@Z8-256
Ω
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2%
trn_rrem_n_r4_reg2default:default2
82default:default2
42default:default2\
FC:/Users/vsilantiev/Documents/VACAC701new/MySource/rx_CplD_Channel.vhd2default:default2
5902default:default8@Z8-3936
Ω
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2%
trn_rrem_n_r3_reg2default:default2
82default:default2
42default:default2\
FC:/Users/vsilantiev/Documents/VACAC701new/MySource/rx_CplD_Channel.vhd2default:default2
5892default:default8@Z8-3936
Ω
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2%
trn_rrem_n_r2_reg2default:default2
82default:default2
42default:default2\
FC:/Users/vsilantiev/Documents/VACAC701new/MySource/rx_CplD_Channel.vhd2default:default2
5882default:default8@Z8-3936
Ω
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2%
trn_rrem_n_r1_reg2default:default2
82default:default2
42default:default2\
FC:/Users/vsilantiev/Documents/VACAC701new/MySource/rx_CplD_Channel.vhd2default:default2
5872default:default8@Z8-3936
é
%done synthesizing module '%s' (%s#%s)256*oasys2$
rx_CplD_Transact2default:default2
132default:default2
12default:default2\
FC:/Users/vsilantiev/Documents/VACAC701new/MySource/rx_CplD_Channel.vhd2default:default2
1272default:default8@Z8-256
¿
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2"
usDMA_Transact2default:default2[
GC:/Users/vsilantiev/Documents/VACAC701new/MySource/rx_usDMA_Channel.vhd2default:default2
412default:default2'
Upstream_DMA_Engine2default:default2"
usDMA_Transact2default:default2X
BC:/Users/vsilantiev/Documents/VACAC701new/MySource/rx_Transact.vhd2default:default2
9702default:default8@Z8-3491
—
synthesizing module '%s'638*oasys2"
usDMA_Transact2default:default2]
GC:/Users/vsilantiev/Documents/VACAC701new/MySource/rx_usDMA_Channel.vhd2default:default2
1062default:default8@Z8-638
ø
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2!
DMA_Calculate2default:default2X
DC:/Users/vsilantiev/Documents/VACAC701new/MySource/DMA_Calculate.vhd2default:default2
382default:default2&
us_DMA_Calculation2default:default2!
DMA_Calculate2default:default2]
GC:/Users/vsilantiev/Documents/VACAC701new/MySource/rx_usDMA_Channel.vhd2default:default2
3772default:default8@Z8-3491
Õ
synthesizing module '%s'638*oasys2!
DMA_Calculate2default:default2Z
DC:/Users/vsilantiev/Documents/VACAC701new/MySource/DMA_Calculate.vhd2default:default2
1062default:default8@Z8-638
≠
default block is never used226*oasys2Z
DC:/Users/vsilantiev/Documents/VACAC701new/MySource/DMA_Calculate.vhd2default:default2
5412default:default8@Z8-226
â
%done synthesizing module '%s' (%s#%s)256*oasys2!
DMA_Calculate2default:default2
142default:default2
12default:default2Z
DC:/Users/vsilantiev/Documents/VACAC701new/MySource/DMA_Calculate.vhd2default:default2
1062default:default8@Z8-256
Æ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
DMA_FSM2default:default2R
>C:/Users/vsilantiev/Documents/VACAC701new/MySource/DMA_FSM.vhd2default:default2
362default:default2'
us_DMA_StateMachine2default:default2
DMA_FSM2default:default2]
GC:/Users/vsilantiev/Documents/VACAC701new/MySource/rx_usDMA_Channel.vhd2default:default2
4392default:default8@Z8-3491
¡
synthesizing module '%s'638*oasys2
DMA_FSM2default:default2T
>C:/Users/vsilantiev/Documents/VACAC701new/MySource/DMA_FSM.vhd2default:default2
1122default:default8@Z8-638
ß
default block is never used226*oasys2T
>C:/Users/vsilantiev/Documents/VACAC701new/MySource/DMA_FSM.vhd2default:default2
2972default:default8@Z8-226
˝
%done synthesizing module '%s' (%s#%s)256*oasys2
DMA_FSM2default:default2
152default:default2
12default:default2T
>C:/Users/vsilantiev/Documents/VACAC701new/MySource/DMA_FSM.vhd2default:default2
1122default:default8@Z8-256
ÿ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2#
v7_sfifo_15x1282default:default2r
^d:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/v7_sfifo_15x128_stub.v2default:default2
162default:default2!
US_TLP_Buffer2default:default2#
v7_sfifo_15x1282default:default2]
GC:/Users/vsilantiev/Documents/VACAC701new/MySource/rx_usDMA_Channel.vhd2default:default2
5652default:default8@Z8-3491
ç
%done synthesizing module '%s' (%s#%s)256*oasys2"
usDMA_Transact2default:default2
162default:default2
12default:default2]
GC:/Users/vsilantiev/Documents/VACAC701new/MySource/rx_usDMA_Channel.vhd2default:default2
1062default:default8@Z8-256
√
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2"
dsDMA_Transact2default:default2[
GC:/Users/vsilantiev/Documents/VACAC701new/MySource/rx_dsDMA_Channel.vhd2default:default2
432default:default2)
Downstream_DMA_Engine2default:default2"
dsDMA_Transact2default:default2X
BC:/Users/vsilantiev/Documents/VACAC701new/MySource/rx_Transact.vhd2default:default2
10302default:default8@Z8-3491
—
synthesizing module '%s'638*oasys2"
dsDMA_Transact2default:default2]
GC:/Users/vsilantiev/Documents/VACAC701new/MySource/rx_dsDMA_Channel.vhd2default:default2
1122default:default8@Z8-638
ø
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2!
DMA_Calculate2default:default2X
DC:/Users/vsilantiev/Documents/VACAC701new/MySource/DMA_Calculate.vhd2default:default2
382default:default2&
ds_DMA_Calculation2default:default2!
DMA_Calculate2default:default2]
GC:/Users/vsilantiev/Documents/VACAC701new/MySource/rx_dsDMA_Channel.vhd2default:default2
3822default:default8@Z8-3491
Æ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
DMA_FSM2default:default2R
>C:/Users/vsilantiev/Documents/VACAC701new/MySource/DMA_FSM.vhd2default:default2
362default:default2'
ds_DMA_StateMachine2default:default2
DMA_FSM2default:default2]
GC:/Users/vsilantiev/Documents/VACAC701new/MySource/rx_dsDMA_Channel.vhd2default:default2
4402default:default8@Z8-3491
Ÿ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2#
v7_sfifo_15x1282default:default2r
^d:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_sfifo_15x128/v7_sfifo_15x128_stub.v2default:default2
162default:default2"
DMA_DSP_Buffer2default:default2#
v7_sfifo_15x1282default:default2]
GC:/Users/vsilantiev/Documents/VACAC701new/MySource/rx_dsDMA_Channel.vhd2default:default2
6712default:default8@Z8-3491
ç
%done synthesizing module '%s' (%s#%s)256*oasys2"
dsDMA_Transact2default:default2
172default:default2
12default:default2]
GC:/Users/vsilantiev/Documents/VACAC701new/MySource/rx_dsDMA_Channel.vhd2default:default2
1122default:default8@Z8-256
≠
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2

Interrupts2default:default2U
AC:/Users/vsilantiev/Documents/VACAC701new/MySource/Interrupts.vhd2default:default2
352default:default2!
Intrpt_Handle2default:default2

Interrupts2default:default2X
BC:/Users/vsilantiev/Documents/VACAC701new/MySource/rx_Transact.vhd2default:default2
10962default:default8@Z8-3491
∆
synthesizing module '%s'638*oasys2

Interrupts2default:default2W
AC:/Users/vsilantiev/Documents/VACAC701new/MySource/Interrupts.vhd2default:default2
712default:default8@Z8-638
Ç
%done synthesizing module '%s' (%s#%s)256*oasys2

Interrupts2default:default2
182default:default2
12default:default2W
AC:/Users/vsilantiev/Documents/VACAC701new/MySource/Interrupts.vhd2default:default2
712default:default8@Z8-256
Ö
%done synthesizing module '%s' (%s#%s)256*oasys2
rx_Transact2default:default2
192default:default2
12default:default2X
BC:/Users/vsilantiev/Documents/VACAC701new/MySource/rx_Transact.vhd2default:default2
2322default:default8@Z8-256
®
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
tx_Transact2default:default2V
BC:/Users/vsilantiev/Documents/VACAC701new/MySource/tx_Transact.vhd2default:default2
452default:default2
tx_Itf2default:default2
tx_Transact2default:default2W
AC:/Users/vsilantiev/Documents/VACAC701new/MySource/tlpControl.vhd2default:default2
13222default:default8@Z8-3491
…
synthesizing module '%s'638*oasys2
tx_Transact2default:default2X
BC:/Users/vsilantiev/Documents/VACAC701new/MySource/tx_Transact.vhd2default:default2
1352default:default8@Z8-638
∂
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2!
tx_Mem_Reader2default:default2X
DC:/Users/vsilantiev/Documents/VACAC701new/MySource/tx_Mem_Reader.vhd2default:default2
342default:default2"
ABB_Tx_MReader2default:default2!
tx_Mem_Reader2default:default2X
BC:/Users/vsilantiev/Documents/VACAC701new/MySource/tx_Transact.vhd2default:default2
4772default:default8@Z8-3491
Ã
synthesizing module '%s'638*oasys2!
tx_Mem_Reader2default:default2Z
DC:/Users/vsilantiev/Documents/VACAC701new/MySource/tx_Mem_Reader.vhd2default:default2
902default:default8@Z8-638
à
%done synthesizing module '%s' (%s#%s)256*oasys2!
tx_Mem_Reader2default:default2
202default:default2
12default:default2Z
DC:/Users/vsilantiev/Documents/VACAC701new/MySource/tx_Mem_Reader.vhd2default:default2
902default:default8@Z8-256
–
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2"
v7_mBuf_128x722default:default2p
\d:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_mBuf_128x72/v7_mBuf_128x72_stub.v2default:default2
162default:default2"
ABB_Tx_MBuffer2default:default2"
v7_mBuf_128x722default:default2X
BC:/Users/vsilantiev/Documents/VACAC701new/MySource/tx_Transact.vhd2default:default2
5312default:default8@Z8-3491
Â
synthesizing module '%s'638*oasys2"
v7_mBuf_128x722default:default2r
\d:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_mBuf_128x72/v7_mBuf_128x72_stub.v2default:default2
162default:default8@Z8-638
¡
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2%
Tx_Output_Arbitor2default:default2\
HC:/Users/vsilantiev/Documents/VACAC701new/MySource/Tx_Output_Arbitor.vhd2default:default2
402default:default2!
O_Arbitration2default:default2%
Tx_Output_Arbitor2default:default2X
BC:/Users/vsilantiev/Documents/VACAC701new/MySource/tx_Transact.vhd2default:default2
5702default:default8@Z8-3491
‘
synthesizing module '%s'638*oasys2%
Tx_Output_Arbitor2default:default2^
HC:/Users/vsilantiev/Documents/VACAC701new/MySource/Tx_Output_Arbitor.vhd2default:default2
542default:default8@Z8-638
±
default block is never used226*oasys2^
HC:/Users/vsilantiev/Documents/VACAC701new/MySource/Tx_Output_Arbitor.vhd2default:default2
1542default:default8@Z8-226
Å
Esignal '%s' is read in the process but is not in the sensitivity list614*oasys2$
Prior_Init_Value2default:default2^
HC:/Users/vsilantiev/Documents/VACAC701new/MySource/Tx_Output_Arbitor.vhd2default:default2
2762default:default8@Z8-614
Å
Esignal '%s' is read in the process but is not in the sensitivity list614*oasys2$
Prior_Init_Value2default:default2^
HC:/Users/vsilantiev/Documents/VACAC701new/MySource/Tx_Output_Arbitor.vhd2default:default2
2762default:default8@Z8-614
Å
Esignal '%s' is read in the process but is not in the sensitivity list614*oasys2$
Prior_Init_Value2default:default2^
HC:/Users/vsilantiev/Documents/VACAC701new/MySource/Tx_Output_Arbitor.vhd2default:default2
2762default:default8@Z8-614
Å
Esignal '%s' is read in the process but is not in the sensitivity list614*oasys2$
Prior_Init_Value2default:default2^
HC:/Users/vsilantiev/Documents/VACAC701new/MySource/Tx_Output_Arbitor.vhd2default:default2
2762default:default8@Z8-614
ê
%done synthesizing module '%s' (%s#%s)256*oasys2%
Tx_Output_Arbitor2default:default2
212default:default2
12default:default2^
HC:/Users/vsilantiev/Documents/VACAC701new/MySource/Tx_Output_Arbitor.vhd2default:default2
542default:default8@Z8-256
Ö
%done synthesizing module '%s' (%s#%s)256*oasys2
tx_Transact2default:default2
222default:default2
12default:default2X
BC:/Users/vsilantiev/Documents/VACAC701new/MySource/tx_Transact.vhd2default:default2
1352default:default8@Z8-256
™
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2

Regs_Group2default:default2T
@C:/Users/vsilantiev/Documents/VACAC701new/MySource/Registers.vhd2default:default2
382default:default2 
Memory_Space2default:default2

Regs_Group2default:default2W
AC:/Users/vsilantiev/Documents/VACAC701new/MySource/tlpControl.vhd2default:default2
14162default:default8@Z8-3491
∆
synthesizing module '%s'638*oasys2

Regs_Group2default:default2V
@C:/Users/vsilantiev/Documents/VACAC701new/MySource/Registers.vhd2default:default2
2592default:default8@Z8-638
Ω
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2)
eb_FIFO_Status_r1_reg2default:default2
642default:default2
322default:default2V
@C:/Users/vsilantiev/Documents/VACAC701new/MySource/Registers.vhd2default:default2
9132default:default8@Z8-3936
æ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2*
H2B_FIFO_Status_r1_reg2default:default2
642default:default2
322default:default2V
@C:/Users/vsilantiev/Documents/VACAC701new/MySource/Registers.vhd2default:default2
9202default:default8@Z8-3936
æ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2*
B2H_FIFO_Status_r1_reg2default:default2
642default:default2
322default:default2V
@C:/Users/vsilantiev/Documents/VACAC701new/MySource/Registers.vhd2default:default2
9272default:default8@Z8-3936
∫
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2&
Regs_WrAddr_r1_reg2default:default2
162default:default2
142default:default2V
@C:/Users/vsilantiev/Documents/VACAC701new/MySource/Registers.vhd2default:default2
9382default:default8@Z8-3936
Ç
%done synthesizing module '%s' (%s#%s)256*oasys2

Regs_Group2default:default2
232default:default2
12default:default2V
@C:/Users/vsilantiev/Documents/VACAC701new/MySource/Registers.vhd2default:default2
2592default:default8@Z8-256
É
%done synthesizing module '%s' (%s#%s)256*oasys2

tlpControl2default:default2
242default:default2
12default:default2W
AC:/Users/vsilantiev/Documents/VACAC701new/MySource/tlpControl.vhd2default:default2
2732default:default8@Z8-256
≠
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2

eb_wrapper2default:default2W
CC:/Users/vsilantiev/Documents/VACAC701new/MySource/FIFO_Wrapper.vhd2default:default2
332default:default2!
queue_buffer02default:default2

eb_wrapper2default:default2V
@C:/Users/vsilantiev/Documents/VACAC701new/MySource/v6eb_pcie.vhd2default:default2
16002default:default8@Z8-3491
»
synthesizing module '%s'638*oasys2

eb_wrapper2default:default2Y
CC:/Users/vsilantiev/Documents/VACAC701new/MySource/FIFO_Wrapper.vhd2default:default2
742default:default8@Z8-638
]
%s*synth2N
:	Parameter C_ASYNFIFO_WIDTH bound to: 72 - type: integer 
2default:default
˙
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2.
v7_eb_fifo_counted_resized2default:default2à
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_eb_fifo_counted_resized/v7_eb_fifo_counted_resized_stub.v2default:default2
162default:default2
U0_B2H2default:default2.
v7_eb_fifo_counted_resized2default:default2Y
CC:/Users/vsilantiev/Documents/VACAC701new/MySource/FIFO_Wrapper.vhd2default:default2
1742default:default8@Z8-3491
ä
synthesizing module '%s'638*oasys2.
v7_eb_fifo_counted_resized2default:default2ä
td:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_eb_fifo_counted_resized/v7_eb_fifo_counted_resized_stub.v2default:default2
162default:default8@Z8-638
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys2

eb_wrapper2default:default2
252default:default2
12default:default2Y
CC:/Users/vsilantiev/Documents/VACAC701new/MySource/FIFO_Wrapper.vhd2default:default2
742default:default8@Z8-256
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RBAR_WIDTH bound to: 7 - type: integer 
2default:default
U
%s*synth2F
2	Parameter REM_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_EXT_CLK bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
2default:default
≈
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2'
pcie_axi_trn_bridge2default:default2U
AC:/Users/vsilantiev/Documents/VACAC701new/pcie_axi_trn_bridge.vhd2default:default2
722default:default2)
pcie_axi_trn_bridge_i2default:default2'
pcie_axi_trn_bridge2default:default2V
@C:/Users/vsilantiev/Documents/VACAC701new/MySource/v6eb_pcie.vhd2default:default2
16972default:default8@Z8-3491
–
synthesizing module '%s'638*oasys2'
pcie_axi_trn_bridge2default:default2W
AC:/Users/vsilantiev/Documents/VACAC701new/pcie_axi_trn_bridge.vhd2default:default2
2272default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
V
%s*synth2G
3	Parameter RBAR_WIDTH bound to: 7 - type: integer 
2default:default
U
%s*synth2F
2	Parameter REM_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_EXT_CLK bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_EXT_CLK bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
2default:default
ﬂ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2)
pcie_7x_v2_2_core_top2default:default2w
cD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_core_top.vhd2default:default2
672default:default2
	v7_pcie_i2default:default2)
pcie_7x_v2_2_core_top2default:default2W
AC:/Users/vsilantiev/Documents/VACAC701new/pcie_axi_trn_bridge.vhd2default:default2
6202default:default8@Z8-3491
Ù
synthesizing module '%s'638*oasys2)
pcie_7x_v2_2_core_top2default:default2y
cD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_core_top.vhd2default:default2
7962default:default8@Z8-638
Z
%s*synth2K
7	Parameter CFG_VEND_ID bound to: 16'b0001000011101110 
2default:default
Y
%s*synth2J
6	Parameter CFG_DEV_ID bound to: 16'b0110000000100100 
2default:default
P
%s*synth2A
-	Parameter CFG_REV_ID bound to: 8'b00000110 
2default:default
a
%s*synth2R
>	Parameter CFG_SUBSYS_VEND_ID bound to: 16'b0000000010000100 
2default:default
\
%s*synth2M
9	Parameter CFG_SUBSYS_ID bound to: 16'b1010101110110011 
2default:default
^
%s*synth2O
;	Parameter INIT_PATTERN_WIDTH bound to: 8 - type: integer 
2default:default
S
%s*synth2D
0	Parameter INIT_PATTERN1 bound to: 8'b00010010 
2default:default
S
%s*synth2D
0	Parameter INIT_PATTERN2 bound to: 8'b10011010 
2default:default
\
%s*synth2M
9	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
2default:default
`
%s*synth2Q
=	Parameter PIPE_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter AER_BASE_PTR bound to: 12'b000000000000 
2default:default
i
%s*synth2Z
F	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
s
%s*synth2d
P	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
2default:default
Y
%s*synth2J
6	Parameter AER_CAP_ON bound to: FALSE - type: string 
2default:default
l
%s*synth2]
I	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter BAR0 bound to: 32'b11111111111111110000000000000000 
2default:default
c
%s*synth2T
@	Parameter BAR1 bound to: 32'b11111111111100000000000000000000 
2default:default
c
%s*synth2T
@	Parameter BAR2 bound to: 32'b11111111111110000000000000000000 
2default:default
c
%s*synth2T
@	Parameter BAR3 bound to: 32'b00000000000000000000000000000000 
2default:default
c
%s*synth2T
@	Parameter BAR4 bound to: 32'b00000000000000000000000000000000 
2default:default
c
%s*synth2T
@	Parameter BAR5 bound to: 32'b00000000000000000000000000000000 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
r
%s*synth2c
O	Parameter CARDBUS_CIS_POINTER bound to: 32'b00000000000000000000000000000000 
2default:default
a
%s*synth2R
>	Parameter CLASS_CODE bound to: 24'b000001010000000000000000 
2default:default
b
%s*synth2S
?	Parameter CMD_INTX_IMPLEMENTED bound to: TRUE - type: string 
2default:default
l
%s*synth2]
I	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
2default:default
h
%s*synth2Y
E	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
2default:default
m
%s*synth2^
J	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
2default:default
p
%s*synth2a
M	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
2default:default
v
%s*synth2g
S	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
v
%s*synth2g
S	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 8'b00000000 
2default:default
j
%s*synth2[
G	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
2default:default
g
%s*synth2X
D	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
2default:default
Z
%s*synth2K
7	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter DSN_CAP_ON bound to: TRUE - type: string 
2default:default
Z
%s*synth2K
7	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
2default:default
e
%s*synth2V
B	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: FALSE - type: string 
2default:default
l
%s*synth2]
I	Parameter EXPANSION_ROM bound to: 32'b00000000000000000000000000000000 
2default:default
U
%s*synth2F
2	Parameter EXT_CFG_CAP_PTR bound to: 8'b00111111 
2default:default
]
%s*synth2N
:	Parameter EXT_CFG_XP_CAP_PTR bound to: 12'b001111111111 
2default:default
Q
%s*synth2B
.	Parameter HEADER_TYPE bound to: 8'b00000000 
2default:default
O
%s*synth2@
,	Parameter INTERRUPT_PIN bound to: 4'b0001 
2default:default
\
%s*synth2M
9	Parameter LAST_CONFIG_DWORD bound to: 12'b001111111111 
2default:default
h
%s*synth2Y
E	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: FALSE - type: string 
2default:default
u
%s*synth2f
R	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
2default:default
w
%s*synth2h
T	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
2default:default
g
%s*synth2X
D	Parameter LINK_CAP_MAX_LINK_SPEED_int bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 4 - type: integer 
2default:default
g
%s*synth2X
D	Parameter LINK_CAP_MAX_LINK_WIDTH_int bound to: 4 - type: integer 
2default:default
d
%s*synth2U
A	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
2default:default
u
%s*synth2f
R	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
2default:default
l
%s*synth2]
I	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter LL_ACK_TIMEOUT bound to: 16'b0000000000000000 
2default:default
`
%s*synth2Q
=	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter LL_REPLAY_TIMEOUT bound to: 16'b0000000000000000 
2default:default
c
%s*synth2T
@	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter LTSSM_MAX_LINK_WIDTH bound to: 8'b00000100 
2default:default
_
%s*synth2P
<	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter MSI_CAP_ON bound to: TRUE - type: string 
2default:default
q
%s*synth2b
N	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
2default:default
Z
%s*synth2K
7	Parameter MSIX_CAP_ON bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter MSIX_CAP_PBA_OFFSET bound to: 4'b0000 
2default:default
^
%s*synth2O
;	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter MSIX_CAP_TABLE_OFFSET bound to: 4'b0000 
2default:default
^
%s*synth2O
;	Parameter MSIX_CAP_TABLE_SIZE bound to: 12'b000000000000 
2default:default
[
%s*synth2L
8	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
2default:default
V
%s*synth2G
3	Parameter PCIE_CAP_NEXTPTR bound to: 8'b00000000 
2default:default
Y
%s*synth2J
6	Parameter PM_CAP_DSI bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
2default:default
T
%s*synth2E
1	Parameter PM_CAP_NEXTPTR bound to: 8'b01001000 
2default:default
W
%s*synth2H
4	Parameter PM_CAP_PMESUPPORT bound to: 8'b00001111 
2default:default
^
%s*synth2O
;	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE0 bound to: 4'b0000 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE1 bound to: 4'b0000 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE2 bound to: 4'b0000 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE3 bound to: 4'b0000 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE4 bound to: 4'b0000 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE5 bound to: 4'b0000 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE6 bound to: 4'b0000 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE7 bound to: 4'b0000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA0 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA1 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA2 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA3 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA4 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA5 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA6 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA7 bound to: 8'b00000000 
2default:default
X
%s*synth2I
5	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
2default:default
b
%s*synth2S
?	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 8'b00000000 
2default:default
b
%s*synth2S
?	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 8'b00000000 
2default:default
b
%s*synth2S
?	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 8'b00000000 
2default:default
b
%s*synth2S
?	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 8'b00000000 
2default:default
b
%s*synth2S
?	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 8'b00000000 
2default:default
b
%s*synth2S
?	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter RBAR_CAP_INDEX0 bound to: 4'b0000 
2default:default
Q
%s*synth2B
.	Parameter RBAR_CAP_INDEX1 bound to: 4'b0000 
2default:default
Q
%s*synth2B
.	Parameter RBAR_CAP_INDEX2 bound to: 4'b0000 
2default:default
Q
%s*synth2B
.	Parameter RBAR_CAP_INDEX3 bound to: 4'b0000 
2default:default
Q
%s*synth2B
.	Parameter RBAR_CAP_INDEX4 bound to: 4'b0000 
2default:default
Q
%s*synth2B
.	Parameter RBAR_CAP_INDEX5 bound to: 4'b0000 
2default:default
Z
%s*synth2K
7	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
2default:default
`
%s*synth2Q
=	Parameter RBAR_CAP_SUP0 bound to: 20'b00000000000000000001 
2default:default
`
%s*synth2Q
=	Parameter RBAR_CAP_SUP1 bound to: 20'b00000000000000000001 
2default:default
`
%s*synth2Q
=	Parameter RBAR_CAP_SUP2 bound to: 20'b00000000000000000001 
2default:default
`
%s*synth2Q
=	Parameter RBAR_CAP_SUP3 bound to: 20'b00000000000000000001 
2default:default
`
%s*synth2Q
=	Parameter RBAR_CAP_SUP4 bound to: 20'b00000000000000000001 
2default:default
`
%s*synth2Q
=	Parameter RBAR_CAP_SUP5 bound to: 20'b00000000000000000001 
2default:default
J
%s*synth2;
'	Parameter RBAR_NUM bound to: 4'b0000 
2default:default
U
%s*synth2F
2	Parameter RECRC_CHK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter TRN_NP_FC bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter TRN_DW bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter UR_ATOMIC bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter UR_INV_REQ bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter UR_PRS_RESPONSE bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter USER_CLK_FREQ bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
2default:default
V
%s*synth2G
3	Parameter VC_BASE_PTR bound to: 12'b000000000000 
2default:default
Y
%s*synth2J
6	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter VC_CAP_ON bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter VC0_RX_RAM_LIMIT bound to: 12'b011111111111 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_CD bound to: 461 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_CH bound to: 36 - type: integer 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_NPH bound to: 12 - type: integer 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_NPD bound to: 24 - type: integer 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_PD bound to: 437 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_PH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
2default:default
X
%s*synth2I
5	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
2default:default
[
%s*synth2L
8	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
Z
%s*synth2K
7	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
2default:default
Y
%s*synth2J
6	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
2default:default
Q
%s*synth2B
.	Parameter DSN_CAP_VERSION bound to: 4'b0001 
2default:default
^
%s*synth2O
;	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
2default:default
N
%s*synth2?
+	Parameter INFER_EI bound to: 8'b00000000 
2default:default
X
%s*synth2I
5	Parameter IS_SWITCH bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter LINK_CAP_ASPM_SUPPORT bound to: 1 - type: integer 
2default:default
n
%s*synth2_
K	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
2default:default
q
%s*synth2b
N	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
2default:default
q
%s*synth2b
N	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
2default:default
j
%s*synth2[
G	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
2default:default
j
%s*synth2[
G	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
2default:default
p
%s*synth2a
M	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
2default:default
p
%s*synth2a
M	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
2default:default
\
%s*synth2M
9	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter MSI_BASE_PTR bound to: 8'b01001000 
2default:default
P
%s*synth2A
-	Parameter MSI_CAP_ID bound to: 8'b00000101 
2default:default
U
%s*synth2F
2	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
2default:default
S
%s*synth2D
0	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
2default:default
Q
%s*synth2B
.	Parameter MSIX_CAP_ID bound to: 8'b00010001 
2default:default
V
%s*synth2G
3	Parameter MSIX_CAP_NEXTPTR bound to: 8'b00000000 
2default:default
_
%s*synth2P
<	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
2default:default
_
%s*synth2P
<	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
2default:default
S
%s*synth2D
0	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
2default:default
\
%s*synth2M
9	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
2default:default
]
%s*synth2N
:	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
2default:default
Y
%s*synth2J
6	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PCIE_REVISION bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_EXT_CLK bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter PCIE_EXT_GT_COMMON bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter EXT_CH_GT_DRP bound to: FALSE - type: string 
2default:default
l
%s*synth2]
I	Parameter TRANSCEIVER_CTRL_STATUS_PORTS bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PL_INTERFACE bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter CFG_MGMT_IF bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter CFG_CTL_IF bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter CFG_STATUS_IF bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter RCV_MSG_IF bound to: TRUE - type: string 
2default:default
W
%s*synth2H
4	Parameter CFG_FC_IF bound to: TRUE - type: string 
2default:default
c
%s*synth2T
@	Parameter SHARED_LOGIC_IN_CORE bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter EXT_PIPE_INTERFACE bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter PM_BASE_PTR bound to: 8'b01000000 
2default:default
]
%s*synth2N
:	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
2default:default
O
%s*synth2@
,	Parameter PM_CAP_ID bound to: 8'b00000001 
2default:default
W
%s*synth2H
4	Parameter PM_CAP_ON bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
2default:default
j
%s*synth2[
G	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
2default:default
m
%s*synth2^
J	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
2default:default
n
%s*synth2_
K	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
2default:default
j
%s*synth2[
G	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
2default:default
p
%s*synth2a
M	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 16'b0000000000000000 
2default:default
p
%s*synth2a
M	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
2default:default
k
%s*synth2\
H	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT0 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT1 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT2 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT3 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT4 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT5 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT6 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT7 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT8 bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE0 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE1 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE2 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE3 bound to: 8'b00000000 
2default:default
j
%s*synth2[
G	Parameter SPARE_WORD0 bound to: 32'b00000000000000000000000000000000 
2default:default
j
%s*synth2[
G	Parameter SPARE_WORD1 bound to: 32'b00000000000000000000000000000000 
2default:default
j
%s*synth2[
G	Parameter SPARE_WORD2 bound to: 32'b00000000000000000000000000000000 
2default:default
j
%s*synth2[
G	Parameter SPARE_WORD3 bound to: 32'b00000000000000000000000000000000 
2default:default
Y
%s*synth2J
6	Parameter TL_RBYPASS bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
2default:default
`
%s*synth2Q
=	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
2default:default
U
%s*synth2F
2	Parameter CRM_MODULE_RSTS bound to: 8'b00000000 
2default:default
q
%s*synth2b
N	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
2default:default
q
%s*synth2b
N	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
2default:default
s
%s*synth2d
P	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
2default:default
P
%s*synth2A
-	Parameter VC_CAP_VERSION bound to: 4'b0001 
2default:default
^
%s*synth2O
;	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
2default:default
^
%s*synth2O
;	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
2default:default
W
%s*synth2H
4	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
2default:default
Z
%s*synth2K
7	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
2default:default
f
%s*synth2W
C	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
2default:default
R
%s*synth2C
/	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
2default:default
^
%s*synth2O
;	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
2default:default
u
%s*synth2f
R	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter MPS_FORCE bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter PM_ASPML0S_TIMEOUT bound to: 16'b0000000000000000 
2default:default
d
%s*synth2U
A	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
2default:default
T
%s*synth2E
1	Parameter PM_MF bound to: FALSE - type: string 
2default:default
M
%s*synth2>
*	Parameter RP_AUTO_SPD bound to: 4'b0001 
2default:default
Y
%s*synth2J
6	Parameter RP_AUTO_SPD_LOOPCNT bound to: 8'b00011111 
2default:default
X
%s*synth2I
5	Parameter SIM_VERSION bound to: 1.0 - type: string 
2default:default
_
%s*synth2P
<	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter TECRC_EP_INV bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter UR_CFG1 bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter USE_RID_PINS bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
2default:default
t
%s*synth2e
Q	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 4'b0000 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
2default:default
Q
%s*synth2B
.	Parameter AER_CAP_VERSION bound to: 4'b0001 
2default:default
Z
%s*synth2K
7	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
2default:default
[
%s*synth2L
8	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
R
%s*synth2C
/	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
2default:default
Z
%s*synth2K
7	Parameter PCIE_USE_MODE bound to: 1.0 - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_GT_DEVICE bound to: GTP - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_CHAN_BOND bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_REM_WIDTH bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter PIPE_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter AER_BASE_PTR bound to: 12'b000000000000 
2default:default
i
%s*synth2Z
F	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
2default:default
b
%s*synth2S
?	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
Y
%s*synth2J
6	Parameter AER_CAP_ON bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
2default:default
l
%s*synth2]
I	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter AER_CAP_VERSION bound to: 4'b0001 
2default:default
\
%s*synth2M
9	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter BAR0 bound to: -65536 - type: integer 
2default:default
W
%s*synth2H
4	Parameter BAR1 bound to: -1048576 - type: integer 
2default:default
V
%s*synth2G
3	Parameter BAR2 bound to: -524288 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR3 bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR4 bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR5 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
2default:default
_
%s*synth2P
<	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter CLASS_CODE bound to: 24'b000001010000000000000000 
2default:default
b
%s*synth2S
?	Parameter CMD_INTX_IMPLEMENTED bound to: TRUE - type: string 
2default:default
l
%s*synth2]
I	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
2default:default
U
%s*synth2F
2	Parameter CRM_MODULE_RSTS bound to: 8'b00000000 
2default:default
p
%s*synth2a
M	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
2default:default
v
%s*synth2g
S	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
v
%s*synth2g
S	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
2default:default
t
%s*synth2e
Q	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 4'b0000 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 8'b00000000 
2default:default
q
%s*synth2b
N	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
2default:default
q
%s*synth2b
N	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
2default:default
m
%s*synth2^
J	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
2default:default
j
%s*synth2[
G	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
2default:default
W
%s*synth2H
4	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
2default:default
Y
%s*synth2J
6	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
2default:default
Z
%s*synth2K
7	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter DSN_CAP_ON bound to: TRUE - type: string 
2default:default
Q
%s*synth2B
.	Parameter DSN_CAP_VERSION bound to: 4'b0001 
2default:default
Z
%s*synth2K
7	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
2default:default
e
%s*synth2V
B	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: FALSE - type: string 
2default:default
u
%s*synth2f
R	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter EXPANSION_ROM bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter EXT_CFG_CAP_PTR bound to: 8'b00111111 
2default:default
]
%s*synth2N
:	Parameter EXT_CFG_XP_CAP_PTR bound to: 12'b001111111111 
2default:default
Q
%s*synth2B
.	Parameter HEADER_TYPE bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter INFER_EI bound to: 8'b00000000 
2default:default
S
%s*synth2D
0	Parameter INTERRUPT_PIN bound to: 8'b00000001 
2default:default
a
%s*synth2R
>	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter IS_SWITCH bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter LAST_CONFIG_DWORD bound to: 12'b001111111111 
2default:default
h
%s*synth2Y
E	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter LINK_CAP_ASPM_SUPPORT bound to: 1 - type: integer 
2default:default
n
%s*synth2_
K	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
2default:default
u
%s*synth2f
R	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
2default:default
q
%s*synth2b
N	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
2default:default
q
%s*synth2b
N	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
2default:default
j
%s*synth2[
G	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
2default:default
j
%s*synth2[
G	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
2default:default
p
%s*synth2a
M	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
2default:default
p
%s*synth2a
M	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
2default:default
w
%s*synth2h
T	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
2default:default
g
%s*synth2X
D	Parameter LINK_CAP_MAX_LINK_SPEED_int bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b000100 
2default:default
g
%s*synth2X
D	Parameter LINK_CAP_MAX_LINK_WIDTH_int bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
2default:default
s
%s*synth2d
P	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
2default:default
u
%s*synth2f
R	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
2default:default
l
%s*synth2]
I	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter LL_ACK_TIMEOUT bound to: 16'b0000000000000000 
2default:default
`
%s*synth2Q
=	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter LL_REPLAY_TIMEOUT bound to: 16'b0000000000000000 
2default:default
c
%s*synth2T
@	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter LTSSM_MAX_LINK_WIDTH bound to: 8'b00000100 
2default:default
X
%s*synth2I
5	Parameter MPS_FORCE bound to: FALSE - type: string 
2default:default
S
%s*synth2D
0	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
2default:default
Q
%s*synth2B
.	Parameter MSIX_CAP_ID bound to: 8'b00010001 
2default:default
V
%s*synth2G
3	Parameter MSIX_CAP_NEXTPTR bound to: 8'b00000000 
2default:default
Z
%s*synth2K
7	Parameter MSIX_CAP_ON bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
2default:default
o
%s*synth2`
L	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
2default:default
^
%s*synth2O
;	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
2default:default
q
%s*synth2b
N	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
2default:default
]
%s*synth2N
:	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
2default:default
R
%s*synth2C
/	Parameter MSI_BASE_PTR bound to: 8'b01001000 
2default:default
i
%s*synth2Z
F	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
2default:default
P
%s*synth2A
-	Parameter MSI_CAP_ID bound to: 8'b00000101 
2default:default
_
%s*synth2P
<	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
2default:default
X
%s*synth2I
5	Parameter MSI_CAP_ON bound to: TRUE - type: string 
2default:default
q
%s*synth2b
N	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
2default:default
_
%s*synth2P
<	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
2default:default
S
%s*synth2D
0	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
2default:default
\
%s*synth2M
9	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
2default:default
]
%s*synth2N
:	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
2default:default
[
%s*synth2L
8	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
2default:default
V
%s*synth2G
3	Parameter PCIE_CAP_NEXTPTR bound to: 8'b00000000 
2default:default
Y
%s*synth2J
6	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PCIE_REVISION bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter PM_ASPML0S_TIMEOUT bound to: 16'b0000000000000000 
2default:default
d
%s*synth2U
A	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter PM_BASE_PTR bound to: 8'b01000000 
2default:default
]
%s*synth2N
:	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PM_CAP_DSI bound to: FALSE - type: string 
2default:default
O
%s*synth2@
,	Parameter PM_CAP_ID bound to: 8'b00000001 
2default:default
T
%s*synth2E
1	Parameter PM_CAP_NEXTPTR bound to: 8'b01001000 
2default:default
W
%s*synth2H
4	Parameter PM_CAP_ON bound to: TRUE - type: string 
2default:default
W
%s*synth2H
4	Parameter PM_CAP_PMESUPPORT bound to: 8'b00001111 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
2default:default
N
%s*synth2?
+	Parameter PM_DATA0 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA1 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA2 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA3 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA4 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA5 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA6 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA7 bound to: 8'b00000000 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE0 bound to: 4'b0000 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE1 bound to: 4'b0000 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE2 bound to: 4'b0000 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE3 bound to: 4'b0000 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE4 bound to: 4'b0000 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE5 bound to: 4'b0000 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE6 bound to: 4'b0000 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE7 bound to: 4'b0000 
2default:default
T
%s*synth2E
1	Parameter PM_MF bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
2default:default
b
%s*synth2S
?	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 8'b00000000 
2default:default
b
%s*synth2S
?	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 8'b00000000 
2default:default
b
%s*synth2S
?	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 8'b00000000 
2default:default
b
%s*synth2S
?	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 8'b00000000 
2default:default
b
%s*synth2S
?	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 8'b00000000 
2default:default
b
%s*synth2S
?	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 8'b00000000 
2default:default
Z
%s*synth2K
7	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
2default:default
Q
%s*synth2B
.	Parameter RBAR_CAP_INDEX0 bound to: 4'b0000 
2default:default
Q
%s*synth2B
.	Parameter RBAR_CAP_INDEX1 bound to: 4'b0000 
2default:default
Q
%s*synth2B
.	Parameter RBAR_CAP_INDEX2 bound to: 4'b0000 
2default:default
Q
%s*synth2B
.	Parameter RBAR_CAP_INDEX3 bound to: 4'b0000 
2default:default
Q
%s*synth2B
.	Parameter RBAR_CAP_INDEX4 bound to: 4'b0000 
2default:default
Q
%s*synth2B
.	Parameter RBAR_CAP_INDEX5 bound to: 4'b0000 
2default:default
[
%s*synth2L
8	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
Z
%s*synth2K
7	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
2default:default
R
%s*synth2C
/	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
2default:default
J
%s*synth2;
'	Parameter RBAR_NUM bound to: 4'b0000 
2default:default
U
%s*synth2F
2	Parameter RECRC_CHK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
2default:default
M
%s*synth2>
*	Parameter RP_AUTO_SPD bound to: 4'b0001 
2default:default
Y
%s*synth2J
6	Parameter RP_AUTO_SPD_LOOPCNT bound to: 8'b00011111 
2default:default
\
%s*synth2M
9	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter SIM_VERSION bound to: 1.0 - type: string 
2default:default
j
%s*synth2[
G	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
2default:default
m
%s*synth2^
J	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
2default:default
n
%s*synth2_
K	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
2default:default
j
%s*synth2[
G	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
2default:default
p
%s*synth2a
M	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 16'b0000000000000000 
2default:default
p
%s*synth2a
M	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
2default:default
k
%s*synth2\
H	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT0 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT1 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT2 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT3 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT4 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT5 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT6 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT7 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT8 bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE0 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE1 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE2 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE3 bound to: 8'b00000000 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD0 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD1 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD2 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD3 bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter TECRC_EP_INV bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter TL_RBYPASS bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter TRN_DW bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter TRN_NP_FC bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter UR_ATOMIC bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter UR_CFG1 bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter UR_INV_REQ bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter UR_PRS_RESPONSE bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter USER_CLK_FREQ bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter USE_RID_PINS bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_CD bound to: 461 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_CH bound to: 36 - type: integer 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_NPD bound to: 24 - type: integer 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_NPH bound to: 12 - type: integer 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_PD bound to: 437 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_PH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
2default:default
V
%s*synth2G
3	Parameter VC_BASE_PTR bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
2default:default
Y
%s*synth2J
6	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter VC_CAP_ON bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
2default:default
P
%s*synth2A
-	Parameter VC_CAP_VERSION bound to: 4'b0001 
2default:default
X
%s*synth2I
5	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
2default:default
^
%s*synth2O
;	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
2default:default
^
%s*synth2O
;	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
2default:default
W
%s*synth2H
4	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
2default:default
Z
%s*synth2K
7	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
2default:default
f
%s*synth2W
C	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
Z
%s*synth2K
7	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
2default:default
R
%s*synth2C
/	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
2default:default
˘
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2$
v7_pcie_pcie_top2default:default2w
cD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_top.vhd2default:default2
672default:default2

pcie_top_i2default:default2$
v7_pcie_pcie_top2default:default2y
cD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_core_top.vhd2default:default2
20702default:default8@Z8-3491
Ô
synthesizing module '%s'638*oasys2$
v7_pcie_pcie_top2default:default2y
cD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_top.vhd2default:default2
7412default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_REM_WIDTH bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter PIPE_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter AER_BASE_PTR bound to: 12'b000000000000 
2default:default
i
%s*synth2Z
F	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
2default:default
b
%s*synth2S
?	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
Y
%s*synth2J
6	Parameter AER_CAP_ON bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
2default:default
l
%s*synth2]
I	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter AER_CAP_VERSION bound to: 4'b0001 
2default:default
\
%s*synth2M
9	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter BAR0 bound to: -65536 - type: integer 
2default:default
W
%s*synth2H
4	Parameter BAR1 bound to: -1048576 - type: integer 
2default:default
V
%s*synth2G
3	Parameter BAR2 bound to: -524288 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR3 bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR4 bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR5 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
2default:default
_
%s*synth2P
<	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter CLASS_CODE bound to: 24'b000001010000000000000000 
2default:default
b
%s*synth2S
?	Parameter CMD_INTX_IMPLEMENTED bound to: TRUE - type: string 
2default:default
l
%s*synth2]
I	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
2default:default
U
%s*synth2F
2	Parameter CRM_MODULE_RSTS bound to: 8'b00000000 
2default:default
p
%s*synth2a
M	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
2default:default
v
%s*synth2g
S	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
v
%s*synth2g
S	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
2default:default
t
%s*synth2e
Q	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 4'b0000 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 8'b00000000 
2default:default
q
%s*synth2b
N	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
2default:default
q
%s*synth2b
N	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
2default:default
m
%s*synth2^
J	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
2default:default
j
%s*synth2[
G	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
2default:default
W
%s*synth2H
4	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
2default:default
Y
%s*synth2J
6	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
2default:default
Z
%s*synth2K
7	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter DSN_CAP_ON bound to: TRUE - type: string 
2default:default
Q
%s*synth2B
.	Parameter DSN_CAP_VERSION bound to: 4'b0001 
2default:default
Z
%s*synth2K
7	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
2default:default
e
%s*synth2V
B	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: FALSE - type: string 
2default:default
u
%s*synth2f
R	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter EXPANSION_ROM bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter EXT_CFG_CAP_PTR bound to: 8'b00111111 
2default:default
]
%s*synth2N
:	Parameter EXT_CFG_XP_CAP_PTR bound to: 12'b001111111111 
2default:default
Q
%s*synth2B
.	Parameter HEADER_TYPE bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter INFER_EI bound to: 8'b00000000 
2default:default
S
%s*synth2D
0	Parameter INTERRUPT_PIN bound to: 8'b00000001 
2default:default
a
%s*synth2R
>	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter IS_SWITCH bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter LAST_CONFIG_DWORD bound to: 12'b001111111111 
2default:default
h
%s*synth2Y
E	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter LINK_CAP_ASPM_SUPPORT bound to: 1 - type: integer 
2default:default
n
%s*synth2_
K	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
2default:default
u
%s*synth2f
R	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
2default:default
q
%s*synth2b
N	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
2default:default
q
%s*synth2b
N	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
2default:default
j
%s*synth2[
G	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
2default:default
j
%s*synth2[
G	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
2default:default
p
%s*synth2a
M	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
2default:default
p
%s*synth2a
M	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
2default:default
w
%s*synth2h
T	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
2default:default
g
%s*synth2X
D	Parameter LINK_CAP_MAX_LINK_SPEED_int bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b000100 
2default:default
g
%s*synth2X
D	Parameter LINK_CAP_MAX_LINK_WIDTH_int bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
2default:default
s
%s*synth2d
P	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
2default:default
u
%s*synth2f
R	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
2default:default
l
%s*synth2]
I	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter LL_ACK_TIMEOUT bound to: 16'b0000000000000000 
2default:default
`
%s*synth2Q
=	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter LL_REPLAY_TIMEOUT bound to: 16'b0000000000000000 
2default:default
c
%s*synth2T
@	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter LTSSM_MAX_LINK_WIDTH bound to: 8'b00000100 
2default:default
X
%s*synth2I
5	Parameter MPS_FORCE bound to: FALSE - type: string 
2default:default
S
%s*synth2D
0	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
2default:default
Q
%s*synth2B
.	Parameter MSIX_CAP_ID bound to: 8'b00010001 
2default:default
V
%s*synth2G
3	Parameter MSIX_CAP_NEXTPTR bound to: 8'b00000000 
2default:default
Z
%s*synth2K
7	Parameter MSIX_CAP_ON bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
2default:default
o
%s*synth2`
L	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
2default:default
^
%s*synth2O
;	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
2default:default
q
%s*synth2b
N	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
2default:default
]
%s*synth2N
:	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
2default:default
R
%s*synth2C
/	Parameter MSI_BASE_PTR bound to: 8'b01001000 
2default:default
i
%s*synth2Z
F	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
2default:default
P
%s*synth2A
-	Parameter MSI_CAP_ID bound to: 8'b00000101 
2default:default
_
%s*synth2P
<	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
2default:default
X
%s*synth2I
5	Parameter MSI_CAP_ON bound to: TRUE - type: string 
2default:default
q
%s*synth2b
N	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
2default:default
_
%s*synth2P
<	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
2default:default
S
%s*synth2D
0	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
2default:default
\
%s*synth2M
9	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
2default:default
]
%s*synth2N
:	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
2default:default
[
%s*synth2L
8	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
2default:default
V
%s*synth2G
3	Parameter PCIE_CAP_NEXTPTR bound to: 8'b00000000 
2default:default
Y
%s*synth2J
6	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PCIE_REVISION bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter PM_ASPML0S_TIMEOUT bound to: 16'b0000000000000000 
2default:default
d
%s*synth2U
A	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter PM_BASE_PTR bound to: 8'b01000000 
2default:default
]
%s*synth2N
:	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PM_CAP_DSI bound to: FALSE - type: string 
2default:default
O
%s*synth2@
,	Parameter PM_CAP_ID bound to: 8'b00000001 
2default:default
T
%s*synth2E
1	Parameter PM_CAP_NEXTPTR bound to: 8'b01001000 
2default:default
W
%s*synth2H
4	Parameter PM_CAP_ON bound to: TRUE - type: string 
2default:default
W
%s*synth2H
4	Parameter PM_CAP_PMESUPPORT bound to: 8'b00001111 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
2default:default
N
%s*synth2?
+	Parameter PM_DATA0 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA1 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA2 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA3 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA4 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA5 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA6 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA7 bound to: 8'b00000000 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE0 bound to: 4'b0000 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE1 bound to: 4'b0000 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE2 bound to: 4'b0000 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE3 bound to: 4'b0000 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE4 bound to: 4'b0000 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE5 bound to: 4'b0000 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE6 bound to: 4'b0000 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE7 bound to: 4'b0000 
2default:default
T
%s*synth2E
1	Parameter PM_MF bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
2default:default
b
%s*synth2S
?	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 8'b00000000 
2default:default
b
%s*synth2S
?	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 8'b00000000 
2default:default
b
%s*synth2S
?	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 8'b00000000 
2default:default
b
%s*synth2S
?	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 8'b00000000 
2default:default
b
%s*synth2S
?	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 8'b00000000 
2default:default
b
%s*synth2S
?	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 8'b00000000 
2default:default
Z
%s*synth2K
7	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
2default:default
Q
%s*synth2B
.	Parameter RBAR_CAP_INDEX0 bound to: 4'b0000 
2default:default
Q
%s*synth2B
.	Parameter RBAR_CAP_INDEX1 bound to: 4'b0000 
2default:default
Q
%s*synth2B
.	Parameter RBAR_CAP_INDEX2 bound to: 4'b0000 
2default:default
Q
%s*synth2B
.	Parameter RBAR_CAP_INDEX3 bound to: 4'b0000 
2default:default
Q
%s*synth2B
.	Parameter RBAR_CAP_INDEX4 bound to: 4'b0000 
2default:default
Q
%s*synth2B
.	Parameter RBAR_CAP_INDEX5 bound to: 4'b0000 
2default:default
[
%s*synth2L
8	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
Z
%s*synth2K
7	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
2default:default
R
%s*synth2C
/	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
2default:default
J
%s*synth2;
'	Parameter RBAR_NUM bound to: 4'b0000 
2default:default
U
%s*synth2F
2	Parameter RECRC_CHK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
2default:default
M
%s*synth2>
*	Parameter RP_AUTO_SPD bound to: 4'b0001 
2default:default
Y
%s*synth2J
6	Parameter RP_AUTO_SPD_LOOPCNT bound to: 8'b00011111 
2default:default
\
%s*synth2M
9	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter SIM_VERSION bound to: 1.0 - type: string 
2default:default
j
%s*synth2[
G	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
2default:default
m
%s*synth2^
J	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
2default:default
n
%s*synth2_
K	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
2default:default
j
%s*synth2[
G	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
2default:default
p
%s*synth2a
M	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 16'b0000000000000000 
2default:default
p
%s*synth2a
M	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
2default:default
k
%s*synth2\
H	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT0 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT1 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT2 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT3 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT4 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT5 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT6 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT7 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT8 bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE0 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE1 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE2 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE3 bound to: 8'b00000000 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD0 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD1 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD2 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD3 bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter TECRC_EP_INV bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter TL_RBYPASS bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter TRN_DW bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter TRN_NP_FC bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter UR_ATOMIC bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter UR_CFG1 bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter UR_INV_REQ bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter UR_PRS_RESPONSE bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter USER_CLK_FREQ bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter USE_RID_PINS bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_CD bound to: 461 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_CH bound to: 36 - type: integer 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_NPD bound to: 24 - type: integer 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_NPH bound to: 12 - type: integer 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_PD bound to: 437 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_PH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
2default:default
V
%s*synth2G
3	Parameter VC_BASE_PTR bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
2default:default
Y
%s*synth2J
6	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter VC_CAP_ON bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
2default:default
P
%s*synth2A
-	Parameter VC_CAP_VERSION bound to: 4'b0001 
2default:default
X
%s*synth2I
5	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
2default:default
^
%s*synth2O
;	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
2default:default
^
%s*synth2O
;	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
2default:default
W
%s*synth2H
4	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
2default:default
Z
%s*synth2K
7	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
2default:default
f
%s*synth2W
C	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
Z
%s*synth2K
7	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
2default:default
R
%s*synth2C
/	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_FAMILY bound to: X7 - type: string 
2default:default
T
%s*synth2E
1	Parameter C_ROOT_PORT bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_PM_PRIORITY bound to: 0 - type: bool 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_REM_WIDTH bound to: 1 - type: integer 
2default:default
ç
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2)
v7_pcie_axi_basic_top2default:default2|
hD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_axi_basic_top.vhd2default:default2
712default:default2#
axi_basic_top_i2default:default2)
v7_pcie_axi_basic_top2default:default2y
cD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_top.vhd2default:default2
22532default:default8@Z8-3491
˘
synthesizing module '%s'638*oasys2)
v7_pcie_axi_basic_top2default:default2~
hD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_axi_basic_top.vhd2default:default2
1722default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_FAMILY bound to: X7 - type: string 
2default:default
T
%s*synth2E
1	Parameter C_ROOT_PORT bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_PM_PRIORITY bound to: 0 - type: bool 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_REM_WIDTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_FAMILY bound to: X7 - type: string 
2default:default
T
%s*synth2E
1	Parameter C_ROOT_PORT bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_PM_PRIORITY bound to: 0 - type: bool 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_REM_WIDTH bound to: 1 - type: integer 
2default:default
Ü
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2(
v7_pcie_axi_basic_rx2default:default2{
gD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_axi_basic_rx.vhd2default:default2
722default:default2
rx_inst2default:default2(
v7_pcie_axi_basic_rx2default:default2~
hD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_axi_basic_top.vhd2default:default2
2912default:default8@Z8-3491
˜
synthesizing module '%s'638*oasys2(
v7_pcie_axi_basic_rx2default:default2}
gD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_axi_basic_rx.vhd2default:default2
1252default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_FAMILY bound to: X7 - type: string 
2default:default
T
%s*synth2E
1	Parameter C_ROOT_PORT bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_PM_PRIORITY bound to: 0 - type: bool 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_REM_WIDTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_FAMILY bound to: X7 - type: string 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_REM_WIDTH bound to: 1 - type: integer 
2default:default
™
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys21
v7_pcie_axi_basic_rx_pipeline2default:default2Ñ
pD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_axi_basic_rx_pipeline.vhd2default:default2
742default:default2$
rx_pipeline_inst2default:default21
v7_pcie_axi_basic_rx_pipeline2default:default2}
gD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_axi_basic_rx.vhd2default:default2
2202default:default8@Z8-3491
ä
synthesizing module '%s'638*oasys21
v7_pcie_axi_basic_rx_pipeline2default:default2Ü
pD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_axi_basic_rx_pipeline.vhd2default:default2
1222default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_FAMILY bound to: X7 - type: string 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_REM_WIDTH bound to: 1 - type: integer 
2default:default
∆
%done synthesizing module '%s' (%s#%s)256*oasys21
v7_pcie_axi_basic_rx_pipeline2default:default2
262default:default2
12default:default2Ü
pD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_axi_basic_rx_pipeline.vhd2default:default2
1222default:default8@Z8-256
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
™
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys21
v7_pcie_axi_basic_rx_null_gen2default:default2Ñ
pD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_axi_basic_rx_null_gen.vhd2default:default2
712default:default2$
rx_null_gen_inst2default:default21
v7_pcie_axi_basic_rx_null_gen2default:default2}
gD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_axi_basic_rx.vhd2default:default2
2722default:default8@Z8-3491
ä
synthesizing module '%s'638*oasys21
v7_pcie_axi_basic_rx_null_gen2default:default2Ü
pD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_axi_basic_rx_null_gen.vhd2default:default2
1062default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
⁄
default block is never used226*oasys2Ü
pD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_axi_basic_rx_null_gen.vhd2default:default2
2372default:default8@Z8-226
⁄
default block is never used226*oasys2Ü
pD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_axi_basic_rx_null_gen.vhd2default:default2
2962default:default8@Z8-226
∆
%done synthesizing module '%s' (%s#%s)256*oasys21
v7_pcie_axi_basic_rx_null_gen2default:default2
272default:default2
12default:default2Ü
pD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_axi_basic_rx_null_gen.vhd2default:default2
1062default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2(
v7_pcie_axi_basic_rx2default:default2
282default:default2
12default:default2}
gD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_axi_basic_rx.vhd2default:default2
1252default:default8@Z8-256
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_FAMILY bound to: X7 - type: string 
2default:default
T
%s*synth2E
1	Parameter C_ROOT_PORT bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_PM_PRIORITY bound to: 0 - type: bool 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_REM_WIDTH bound to: 1 - type: integer 
2default:default
Ü
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2(
v7_pcie_axi_basic_tx2default:default2{
gD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_axi_basic_tx.vhd2default:default2
742default:default2
tx_inst2default:default2(
v7_pcie_axi_basic_tx2default:default2~
hD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_axi_basic_top.vhd2default:default2
3232default:default8@Z8-3491
˜
synthesizing module '%s'638*oasys2(
v7_pcie_axi_basic_tx2default:default2}
gD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_axi_basic_tx.vhd2default:default2
1512default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_FAMILY bound to: X7 - type: string 
2default:default
T
%s*synth2E
1	Parameter C_ROOT_PORT bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_PM_PRIORITY bound to: 0 - type: bool 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_REM_WIDTH bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_PM_PRIORITY bound to: 0 - type: bool 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_REM_WIDTH bound to: 1 - type: integer 
2default:default
™
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys21
v7_pcie_axi_basic_tx_pipeline2default:default2Ñ
pD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_axi_basic_tx_pipeline.vhd2default:default2
742default:default2$
tx_pipeline_inst2default:default21
v7_pcie_axi_basic_tx_pipeline2default:default2}
gD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_axi_basic_tx.vhd2default:default2
2642default:default8@Z8-3491
ä
synthesizing module '%s'638*oasys21
v7_pcie_axi_basic_tx_pipeline2default:default2Ü
pD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_axi_basic_tx_pipeline.vhd2default:default2
1232default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_PM_PRIORITY bound to: 0 - type: bool 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_REM_WIDTH bound to: 1 - type: integer 
2default:default
∆
%done synthesizing module '%s' (%s#%s)256*oasys21
v7_pcie_axi_basic_tx_pipeline2default:default2
292default:default2
12default:default2Ü
pD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_axi_basic_tx_pipeline.vhd2default:default2
1232default:default8@Z8-256
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_FAMILY bound to: X7 - type: string 
2default:default
T
%s*synth2E
1	Parameter C_ROOT_PORT bound to: 0 - type: bool 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
≠
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys22
v7_pcie_axi_basic_tx_thrtl_ctl2default:default2Ö
qD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_axi_basic_tx_thrtl_ctl.vhd2default:default2
742default:default2$
tx_thrl_ctl_inst2default:default22
v7_pcie_axi_basic_tx_thrtl_ctl2default:default2}
gD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_axi_basic_tx.vhd2default:default2
3012default:default8@Z8-3491
å
synthesizing module '%s'638*oasys22
v7_pcie_axi_basic_tx_thrtl_ctl2default:default2á
qD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_axi_basic_tx_thrtl_ctl.vhd2default:default2
1292default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_FAMILY bound to: X7 - type: string 
2default:default
T
%s*synth2E
1	Parameter C_ROOT_PORT bound to: 0 - type: bool 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
€
default block is never used226*oasys2á
qD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_axi_basic_tx_thrtl_ctl.vhd2default:default2
6182default:default8@Z8-226
»
%done synthesizing module '%s' (%s#%s)256*oasys22
v7_pcie_axi_basic_tx_thrtl_ctl2default:default2
302default:default2
12default:default2á
qD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_axi_basic_tx_thrtl_ctl.vhd2default:default2
1292default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2(
v7_pcie_axi_basic_tx2default:default2
312default:default2
12default:default2}
gD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_axi_basic_tx.vhd2default:default2
1512default:default8@Z8-256
µ
%done synthesizing module '%s' (%s#%s)256*oasys2)
v7_pcie_axi_basic_top2default:default2
322default:default2
12default:default2~
hD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_axi_basic_top.vhd2default:default2
1722default:default8@Z8-256
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_REM_WIDTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter AER_BASE_PTR bound to: 12'b000000000000 
2default:default
i
%s*synth2Z
F	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
2default:default
b
%s*synth2S
?	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
Y
%s*synth2J
6	Parameter AER_CAP_ON bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
2default:default
l
%s*synth2]
I	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter AER_CAP_VERSION bound to: 4'b0001 
2default:default
\
%s*synth2M
9	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter BAR0 bound to: -65536 - type: integer 
2default:default
W
%s*synth2H
4	Parameter BAR1 bound to: -1048576 - type: integer 
2default:default
V
%s*synth2G
3	Parameter BAR2 bound to: -524288 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR3 bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR4 bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR5 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
2default:default
_
%s*synth2P
<	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter CLASS_CODE bound to: 24'b000001010000000000000000 
2default:default
b
%s*synth2S
?	Parameter CMD_INTX_IMPLEMENTED bound to: TRUE - type: string 
2default:default
l
%s*synth2]
I	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
2default:default
U
%s*synth2F
2	Parameter CRM_MODULE_RSTS bound to: 8'b00000000 
2default:default
p
%s*synth2a
M	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
2default:default
v
%s*synth2g
S	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
v
%s*synth2g
S	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
2default:default
t
%s*synth2e
Q	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 4'b0000 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 8'b00000000 
2default:default
q
%s*synth2b
N	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
2default:default
q
%s*synth2b
N	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
2default:default
m
%s*synth2^
J	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
2default:default
j
%s*synth2[
G	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
2default:default
W
%s*synth2H
4	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
2default:default
Y
%s*synth2J
6	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
2default:default
Z
%s*synth2K
7	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter DSN_CAP_ON bound to: TRUE - type: string 
2default:default
Q
%s*synth2B
.	Parameter DSN_CAP_VERSION bound to: 4'b0001 
2default:default
Z
%s*synth2K
7	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
2default:default
e
%s*synth2V
B	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: FALSE - type: string 
2default:default
u
%s*synth2f
R	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter EXPANSION_ROM bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter EXT_CFG_CAP_PTR bound to: 8'b00111111 
2default:default
]
%s*synth2N
:	Parameter EXT_CFG_XP_CAP_PTR bound to: 12'b001111111111 
2default:default
Q
%s*synth2B
.	Parameter HEADER_TYPE bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter INFER_EI bound to: 8'b00000000 
2default:default
S
%s*synth2D
0	Parameter INTERRUPT_PIN bound to: 8'b00000001 
2default:default
a
%s*synth2R
>	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter IS_SWITCH bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter LAST_CONFIG_DWORD bound to: 12'b001111111111 
2default:default
h
%s*synth2Y
E	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter LINK_CAP_ASPM_SUPPORT bound to: 1 - type: integer 
2default:default
n
%s*synth2_
K	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
2default:default
u
%s*synth2f
R	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
2default:default
q
%s*synth2b
N	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
2default:default
q
%s*synth2b
N	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
2default:default
j
%s*synth2[
G	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
2default:default
j
%s*synth2[
G	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
2default:default
p
%s*synth2a
M	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
2default:default
p
%s*synth2a
M	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
2default:default
w
%s*synth2h
T	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
2default:default
g
%s*synth2X
D	Parameter LINK_CAP_MAX_LINK_SPEED_int bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b000100 
2default:default
g
%s*synth2X
D	Parameter LINK_CAP_MAX_LINK_WIDTH_int bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
2default:default
s
%s*synth2d
P	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
2default:default
u
%s*synth2f
R	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
2default:default
l
%s*synth2]
I	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter LL_ACK_TIMEOUT bound to: 16'b0000000000000000 
2default:default
`
%s*synth2Q
=	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter LL_REPLAY_TIMEOUT bound to: 16'b0000000000000000 
2default:default
c
%s*synth2T
@	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter LTSSM_MAX_LINK_WIDTH bound to: 8'b00000100 
2default:default
X
%s*synth2I
5	Parameter MPS_FORCE bound to: FALSE - type: string 
2default:default
S
%s*synth2D
0	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
2default:default
Q
%s*synth2B
.	Parameter MSIX_CAP_ID bound to: 8'b00010001 
2default:default
V
%s*synth2G
3	Parameter MSIX_CAP_NEXTPTR bound to: 8'b00000000 
2default:default
Z
%s*synth2K
7	Parameter MSIX_CAP_ON bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
2default:default
o
%s*synth2`
L	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
2default:default
^
%s*synth2O
;	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
2default:default
q
%s*synth2b
N	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
2default:default
]
%s*synth2N
:	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
2default:default
R
%s*synth2C
/	Parameter MSI_BASE_PTR bound to: 8'b01001000 
2default:default
i
%s*synth2Z
F	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
2default:default
P
%s*synth2A
-	Parameter MSI_CAP_ID bound to: 8'b00000101 
2default:default
_
%s*synth2P
<	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
2default:default
X
%s*synth2I
5	Parameter MSI_CAP_ON bound to: TRUE - type: string 
2default:default
q
%s*synth2b
N	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
2default:default
_
%s*synth2P
<	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
2default:default
S
%s*synth2D
0	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
2default:default
\
%s*synth2M
9	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
2default:default
]
%s*synth2N
:	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
2default:default
[
%s*synth2L
8	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
2default:default
V
%s*synth2G
3	Parameter PCIE_CAP_NEXTPTR bound to: 8'b00000000 
2default:default
Y
%s*synth2J
6	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PCIE_REVISION bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter PM_ASPML0S_TIMEOUT bound to: 16'b0000000000000000 
2default:default
d
%s*synth2U
A	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter PM_BASE_PTR bound to: 8'b01000000 
2default:default
]
%s*synth2N
:	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PM_CAP_DSI bound to: FALSE - type: string 
2default:default
O
%s*synth2@
,	Parameter PM_CAP_ID bound to: 8'b00000001 
2default:default
T
%s*synth2E
1	Parameter PM_CAP_NEXTPTR bound to: 8'b01001000 
2default:default
W
%s*synth2H
4	Parameter PM_CAP_ON bound to: TRUE - type: string 
2default:default
W
%s*synth2H
4	Parameter PM_CAP_PMESUPPORT bound to: 8'b00001111 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
2default:default
N
%s*synth2?
+	Parameter PM_DATA0 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA1 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA2 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA3 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA4 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA5 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA6 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA7 bound to: 8'b00000000 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE0 bound to: 4'b0000 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE1 bound to: 4'b0000 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE2 bound to: 4'b0000 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE3 bound to: 4'b0000 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE4 bound to: 4'b0000 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE5 bound to: 4'b0000 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE6 bound to: 4'b0000 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE7 bound to: 4'b0000 
2default:default
T
%s*synth2E
1	Parameter PM_MF bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
2default:default
b
%s*synth2S
?	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 8'b00000000 
2default:default
b
%s*synth2S
?	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 8'b00000000 
2default:default
b
%s*synth2S
?	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 8'b00000000 
2default:default
b
%s*synth2S
?	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 8'b00000000 
2default:default
b
%s*synth2S
?	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 8'b00000000 
2default:default
b
%s*synth2S
?	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 8'b00000000 
2default:default
Z
%s*synth2K
7	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
2default:default
Q
%s*synth2B
.	Parameter RBAR_CAP_INDEX0 bound to: 4'b0000 
2default:default
Q
%s*synth2B
.	Parameter RBAR_CAP_INDEX1 bound to: 4'b0000 
2default:default
Q
%s*synth2B
.	Parameter RBAR_CAP_INDEX2 bound to: 4'b0000 
2default:default
Q
%s*synth2B
.	Parameter RBAR_CAP_INDEX3 bound to: 4'b0000 
2default:default
Q
%s*synth2B
.	Parameter RBAR_CAP_INDEX4 bound to: 4'b0000 
2default:default
Q
%s*synth2B
.	Parameter RBAR_CAP_INDEX5 bound to: 4'b0000 
2default:default
[
%s*synth2L
8	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
Z
%s*synth2K
7	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
2default:default
R
%s*synth2C
/	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
2default:default
J
%s*synth2;
'	Parameter RBAR_NUM bound to: 4'b0000 
2default:default
U
%s*synth2F
2	Parameter RECRC_CHK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
2default:default
M
%s*synth2>
*	Parameter RP_AUTO_SPD bound to: 4'b0001 
2default:default
Y
%s*synth2J
6	Parameter RP_AUTO_SPD_LOOPCNT bound to: 8'b00011111 
2default:default
\
%s*synth2M
9	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter SIM_VERSION bound to: 1.0 - type: string 
2default:default
j
%s*synth2[
G	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
2default:default
m
%s*synth2^
J	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
2default:default
n
%s*synth2_
K	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
2default:default
j
%s*synth2[
G	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
2default:default
p
%s*synth2a
M	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 16'b0000000000000000 
2default:default
p
%s*synth2a
M	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
2default:default
k
%s*synth2\
H	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT0 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT1 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT2 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT3 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT4 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT5 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT6 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT7 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT8 bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE0 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE1 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE2 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE3 bound to: 8'b00000000 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD0 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD1 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD2 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD3 bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter TECRC_EP_INV bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter TL_RBYPASS bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter TRN_DW bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter TRN_NP_FC bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter UR_ATOMIC bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter UR_CFG1 bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter UR_INV_REQ bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter UR_PRS_RESPONSE bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter USER_CLK_FREQ bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter USE_RID_PINS bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_CD bound to: 461 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_CH bound to: 36 - type: integer 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_NPD bound to: 24 - type: integer 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_NPH bound to: 12 - type: integer 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_PD bound to: 437 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_PH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
2default:default
V
%s*synth2G
3	Parameter VC_BASE_PTR bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
2default:default
Y
%s*synth2J
6	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter VC_CAP_ON bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
2default:default
P
%s*synth2A
-	Parameter VC_CAP_VERSION bound to: 4'b0001 
2default:default
X
%s*synth2I
5	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
2default:default
^
%s*synth2O
;	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
2default:default
^
%s*synth2O
;	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
2default:default
W
%s*synth2H
4	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
2default:default
Z
%s*synth2K
7	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
2default:default
f
%s*synth2W
C	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
Z
%s*synth2K
7	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
2default:default
R
%s*synth2C
/	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
2default:default
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2#
v7_pcie_pcie_7x2default:default2v
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_7x.vhd2default:default2
662default:default2
	pcie_7x_i2default:default2#
v7_pcie_pcie_7x2default:default2y
cD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_top.vhd2default:default2
23572default:default8@Z8-3491
Ì
synthesizing module '%s'638*oasys2#
v7_pcie_pcie_7x2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_7x.vhd2default:default2
7892default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_REM_WIDTH bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter AER_BASE_PTR bound to: 12'b000000000000 
2default:default
i
%s*synth2Z
F	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
2default:default
b
%s*synth2S
?	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
Y
%s*synth2J
6	Parameter AER_CAP_ON bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
2default:default
l
%s*synth2]
I	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter AER_CAP_VERSION bound to: 4'b0001 
2default:default
\
%s*synth2M
9	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter BAR0 bound to: -65536 - type: integer 
2default:default
W
%s*synth2H
4	Parameter BAR1 bound to: -1048576 - type: integer 
2default:default
V
%s*synth2G
3	Parameter BAR2 bound to: -524288 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR3 bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR4 bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR5 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
2default:default
_
%s*synth2P
<	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter CLASS_CODE bound to: 24'b000001010000000000000000 
2default:default
b
%s*synth2S
?	Parameter CMD_INTX_IMPLEMENTED bound to: TRUE - type: string 
2default:default
l
%s*synth2]
I	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
2default:default
U
%s*synth2F
2	Parameter CRM_MODULE_RSTS bound to: 8'b00000000 
2default:default
p
%s*synth2a
M	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
2default:default
v
%s*synth2g
S	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
v
%s*synth2g
S	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
2default:default
t
%s*synth2e
Q	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 4'b0000 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 8'b00000000 
2default:default
q
%s*synth2b
N	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
2default:default
q
%s*synth2b
N	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
2default:default
m
%s*synth2^
J	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
2default:default
j
%s*synth2[
G	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
2default:default
W
%s*synth2H
4	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
2default:default
Y
%s*synth2J
6	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
2default:default
Z
%s*synth2K
7	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter DSN_CAP_ON bound to: TRUE - type: string 
2default:default
Q
%s*synth2B
.	Parameter DSN_CAP_VERSION bound to: 4'b0001 
2default:default
Z
%s*synth2K
7	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
2default:default
e
%s*synth2V
B	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: FALSE - type: string 
2default:default
u
%s*synth2f
R	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter EXPANSION_ROM bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter EXT_CFG_CAP_PTR bound to: 8'b00111111 
2default:default
]
%s*synth2N
:	Parameter EXT_CFG_XP_CAP_PTR bound to: 12'b001111111111 
2default:default
Q
%s*synth2B
.	Parameter HEADER_TYPE bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter INFER_EI bound to: 8'b00000000 
2default:default
S
%s*synth2D
0	Parameter INTERRUPT_PIN bound to: 8'b00000001 
2default:default
a
%s*synth2R
>	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter IS_SWITCH bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter LAST_CONFIG_DWORD bound to: 12'b001111111111 
2default:default
h
%s*synth2Y
E	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter LINK_CAP_ASPM_SUPPORT bound to: 1 - type: integer 
2default:default
n
%s*synth2_
K	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
2default:default
u
%s*synth2f
R	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
2default:default
q
%s*synth2b
N	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
2default:default
q
%s*synth2b
N	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
2default:default
j
%s*synth2[
G	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
2default:default
j
%s*synth2[
G	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
2default:default
p
%s*synth2a
M	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
2default:default
p
%s*synth2a
M	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
2default:default
w
%s*synth2h
T	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
2default:default
g
%s*synth2X
D	Parameter LINK_CAP_MAX_LINK_SPEED_int bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b000100 
2default:default
g
%s*synth2X
D	Parameter LINK_CAP_MAX_LINK_WIDTH_int bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
2default:default
s
%s*synth2d
P	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
2default:default
u
%s*synth2f
R	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
2default:default
l
%s*synth2]
I	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter LL_ACK_TIMEOUT bound to: 16'b0000000000000000 
2default:default
`
%s*synth2Q
=	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter LL_REPLAY_TIMEOUT bound to: 16'b0000000000000000 
2default:default
c
%s*synth2T
@	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter LTSSM_MAX_LINK_WIDTH bound to: 8'b00000100 
2default:default
X
%s*synth2I
5	Parameter MPS_FORCE bound to: FALSE - type: string 
2default:default
S
%s*synth2D
0	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
2default:default
Q
%s*synth2B
.	Parameter MSIX_CAP_ID bound to: 8'b00010001 
2default:default
V
%s*synth2G
3	Parameter MSIX_CAP_NEXTPTR bound to: 8'b00000000 
2default:default
Z
%s*synth2K
7	Parameter MSIX_CAP_ON bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
2default:default
o
%s*synth2`
L	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
2default:default
^
%s*synth2O
;	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
2default:default
q
%s*synth2b
N	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
2default:default
]
%s*synth2N
:	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
2default:default
R
%s*synth2C
/	Parameter MSI_BASE_PTR bound to: 8'b01001000 
2default:default
i
%s*synth2Z
F	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
2default:default
P
%s*synth2A
-	Parameter MSI_CAP_ID bound to: 8'b00000101 
2default:default
_
%s*synth2P
<	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
2default:default
X
%s*synth2I
5	Parameter MSI_CAP_ON bound to: TRUE - type: string 
2default:default
q
%s*synth2b
N	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
2default:default
_
%s*synth2P
<	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
2default:default
S
%s*synth2D
0	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
2default:default
\
%s*synth2M
9	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
2default:default
]
%s*synth2N
:	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
2default:default
[
%s*synth2L
8	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
2default:default
V
%s*synth2G
3	Parameter PCIE_CAP_NEXTPTR bound to: 8'b00000000 
2default:default
Y
%s*synth2J
6	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PCIE_REVISION bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter PM_ASPML0S_TIMEOUT bound to: 16'b0000000000000000 
2default:default
d
%s*synth2U
A	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter PM_BASE_PTR bound to: 8'b01000000 
2default:default
]
%s*synth2N
:	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PM_CAP_DSI bound to: FALSE - type: string 
2default:default
O
%s*synth2@
,	Parameter PM_CAP_ID bound to: 8'b00000001 
2default:default
T
%s*synth2E
1	Parameter PM_CAP_NEXTPTR bound to: 8'b01001000 
2default:default
W
%s*synth2H
4	Parameter PM_CAP_ON bound to: TRUE - type: string 
2default:default
W
%s*synth2H
4	Parameter PM_CAP_PMESUPPORT bound to: 8'b00001111 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
2default:default
N
%s*synth2?
+	Parameter PM_DATA0 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA1 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA2 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA3 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA4 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA5 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA6 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA7 bound to: 8'b00000000 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE0 bound to: 4'b0000 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE1 bound to: 4'b0000 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE2 bound to: 4'b0000 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE3 bound to: 4'b0000 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE4 bound to: 4'b0000 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE5 bound to: 4'b0000 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE6 bound to: 4'b0000 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE7 bound to: 4'b0000 
2default:default
T
%s*synth2E
1	Parameter PM_MF bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
2default:default
b
%s*synth2S
?	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 8'b00000000 
2default:default
b
%s*synth2S
?	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 8'b00000000 
2default:default
b
%s*synth2S
?	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 8'b00000000 
2default:default
b
%s*synth2S
?	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 8'b00000000 
2default:default
b
%s*synth2S
?	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 8'b00000000 
2default:default
b
%s*synth2S
?	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 8'b00000000 
2default:default
Z
%s*synth2K
7	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
2default:default
Q
%s*synth2B
.	Parameter RBAR_CAP_INDEX0 bound to: 4'b0000 
2default:default
Q
%s*synth2B
.	Parameter RBAR_CAP_INDEX1 bound to: 4'b0000 
2default:default
Q
%s*synth2B
.	Parameter RBAR_CAP_INDEX2 bound to: 4'b0000 
2default:default
Q
%s*synth2B
.	Parameter RBAR_CAP_INDEX3 bound to: 4'b0000 
2default:default
Q
%s*synth2B
.	Parameter RBAR_CAP_INDEX4 bound to: 4'b0000 
2default:default
Q
%s*synth2B
.	Parameter RBAR_CAP_INDEX5 bound to: 4'b0000 
2default:default
[
%s*synth2L
8	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
Z
%s*synth2K
7	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
2default:default
R
%s*synth2C
/	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
2default:default
J
%s*synth2;
'	Parameter RBAR_NUM bound to: 4'b0000 
2default:default
U
%s*synth2F
2	Parameter RECRC_CHK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
2default:default
M
%s*synth2>
*	Parameter RP_AUTO_SPD bound to: 4'b0001 
2default:default
Y
%s*synth2J
6	Parameter RP_AUTO_SPD_LOOPCNT bound to: 8'b00011111 
2default:default
\
%s*synth2M
9	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter SIM_VERSION bound to: 1.0 - type: string 
2default:default
j
%s*synth2[
G	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
2default:default
m
%s*synth2^
J	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
2default:default
n
%s*synth2_
K	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
2default:default
j
%s*synth2[
G	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
2default:default
p
%s*synth2a
M	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 16'b0000000000000000 
2default:default
p
%s*synth2a
M	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
2default:default
k
%s*synth2\
H	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT0 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT1 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT2 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT3 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT4 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT5 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT6 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT7 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT8 bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE0 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE1 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE2 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE3 bound to: 8'b00000000 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD0 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD1 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD2 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD3 bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter TECRC_EP_INV bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter TL_RBYPASS bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter TRN_DW bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter TRN_NP_FC bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter UR_ATOMIC bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter UR_CFG1 bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter UR_INV_REQ bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter UR_PRS_RESPONSE bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter USER_CLK_FREQ bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter USE_RID_PINS bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_CD bound to: 461 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_CH bound to: 36 - type: integer 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_NPD bound to: 24 - type: integer 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_NPH bound to: 12 - type: integer 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_PD bound to: 437 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_PH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
2default:default
V
%s*synth2G
3	Parameter VC_BASE_PTR bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
2default:default
Y
%s*synth2J
6	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter VC_CAP_ON bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
2default:default
P
%s*synth2A
-	Parameter VC_CAP_VERSION bound to: 4'b0001 
2default:default
X
%s*synth2I
5	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
2default:default
^
%s*synth2O
;	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
2default:default
^
%s*synth2O
;	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
2default:default
W
%s*synth2H
4	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
2default:default
Z
%s*synth2K
7	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
2default:default
f
%s*synth2W
C	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
Z
%s*synth2K
7	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
2default:default
R
%s*synth2C
/	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
2default:default
c
%s*synth2T
@	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 4 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
2default:default
^
%s*synth2O
;	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
í
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2,
v7_pcie_pcie_bram_top_7x2default:default2
kD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_bram_top_7x.vhd2default:default2
742default:default2!
pcie_bram_top2default:default2,
v7_pcie_pcie_bram_top_7x2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_7x.vhd2default:default2
8932default:default8@Z8-3491
Ä
synthesizing module '%s'638*oasys2,
v7_pcie_pcie_bram_top_7x2default:default2Å
kD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_bram_top_7x.vhd2default:default2
1162default:default8@Z8-638
Y
%s*synth2J
6	Parameter IMPL_TARGET bound to: HARD - type: string 
2default:default
i
%s*synth2Z
F	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
2default:default
\
%s*synth2M
9	Parameter TLM_TX_OVERHEAD bound to: 24 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter IMPL_TARGET bound to: HARD - type: string 
2default:default
U
%s*synth2F
2	Parameter NUM_BRAMS bound to: 4 - type: integer 
2default:default
]
%s*synth2N
:	Parameter RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
ì
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2)
v7_pcie_pcie_brams_7x2default:default2|
hD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_brams_7x.vhd2default:default2
672default:default2!
pcie_brams_tx2default:default2)
v7_pcie_pcie_brams_7x2default:default2Å
kD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_bram_top_7x.vhd2default:default2
2212default:default8@Z8-3491
˘
synthesizing module '%s'638*oasys2)
v7_pcie_pcie_brams_7x2default:default2~
hD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_brams_7x.vhd2default:default2
1172default:default8@Z8-638
c
%s*synth2T
@	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter IMPL_TARGET bound to: HARD - type: string 
2default:default
U
%s*synth2F
2	Parameter NUM_BRAMS bound to: 4 - type: integer 
2default:default
]
%s*synth2N
:	Parameter RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter IMPL_TARGET bound to: HARD - type: string 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 1 - type: integer 
2default:default
R
%s*synth2C
/	Parameter WIDTH bound to: 18 - type: integer 
2default:default
Ç
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2(
v7_pcie_pcie_bram_7x2default:default2{
gD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_bram_7x.vhd2default:default2
712default:default2
ram2default:default2(
v7_pcie_pcie_bram_7x2default:default2~
hD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_brams_7x.vhd2default:default2
3072default:default8@Z8-3491
ˆ
synthesizing module '%s'638*oasys2(
v7_pcie_pcie_bram_7x2default:default2}
gD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_bram_7x.vhd2default:default2
952default:default8@Z8-638
c
%s*synth2T
@	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter IMPL_TARGET bound to: HARD - type: string 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 1 - type: integer 
2default:default
R
%s*synth2C
/	Parameter WIDTH bound to: 18 - type: integer 
2default:default
W
%s*synth2H
4	Parameter BRAM_SIZE bound to: 36Kb - type: string 
2default:default
W
%s*synth2H
4	Parameter DEVICE bound to: 7SERIES - type: string 
2default:default
S
%s*synth2D
0	Parameter DOA_REG bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 1 - type: integer 
2default:default
 
%s*synth2∫
•	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
2default:default
W
%s*synth2H
4	Parameter INIT_FILE bound to: NONE - type: string 
2default:default
Y
%s*synth2J
6	Parameter READ_WIDTH_A bound to: 18 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter READ_WIDTH_B bound to: 18 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
V
%s*synth2G
3	Parameter SIM_MODE bound to: SAFE - type: string 
2default:default
j
%s*synth2[
G	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
2default:default
j
%s*synth2[
G	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
2default:default
_
%s*synth2P
<	Parameter WRITE_MODE_A bound to: NO_CHANGE - type: string 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
Z
%s*synth2K
7	Parameter WRITE_WIDTH_A bound to: 18 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter WRITE_WIDTH_B bound to: 18 - type: integer 
2default:default
“
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2"
BRAM_TDP_MACRO2default:default2U
AC:/Xilinx/Vivado/2013.3/data/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd2default:default2
362default:default2
ramb362default:default2"
BRAM_TDP_MACRO2default:default2}
gD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_bram_7x.vhd2default:default2
3272default:default8@Z8-3491
‘
synthesizing module '%s'638*oasys2+
unimacro_BRAM_TDP_MACRO2default:default2W
AC:/Xilinx/Vivado/2013.3/data/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd2default:default2
2242default:default8@Z8-638
W
%s*synth2H
4	Parameter BRAM_SIZE bound to: 36Kb - type: string 
2default:default
W
%s*synth2H
4	Parameter DEVICE bound to: 7SERIES - type: string 
2default:default
S
%s*synth2D
0	Parameter DOA_REG bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 1 - type: integer 
2default:default
 
%s*synth2∫
•	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
2default:default
W
%s*synth2H
4	Parameter INIT_FILE bound to: NONE - type: string 
2default:default
Y
%s*synth2J
6	Parameter READ_WIDTH_A bound to: 18 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter READ_WIDTH_B bound to: 18 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
V
%s*synth2G
3	Parameter SIM_MODE bound to: SAFE - type: string 
2default:default
j
%s*synth2[
G	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
2default:default
j
%s*synth2[
G	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
2default:default
_
%s*synth2P
<	Parameter WRITE_MODE_A bound to: NO_CHANGE - type: string 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
Z
%s*synth2K
7	Parameter WRITE_WIDTH_A bound to: 18 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter WRITE_WIDTH_B bound to: 18 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOA_REG bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter EN_ECC_READ bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
 
%s*synth2∫
•	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
 
%s*synth2∫
•	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
…
%s*synth2π
§	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
2default:default
W
%s*synth2H
4	Parameter INIT_FILE bound to: NONE - type: string 
2default:default
T
%s*synth2E
1	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
2default:default
U
%s*synth2F
2	Parameter RAM_MODE bound to: TDP - type: string 
2default:default
p
%s*synth2a
M	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
2default:default
Y
%s*synth2J
6	Parameter READ_WIDTH_A bound to: 18 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter READ_WIDTH_B bound to: 18 - type: integer 
2default:default
a
%s*synth2R
>	Parameter RSTREG_PRIORITY_A bound to: RSTREG - type: string 
2default:default
a
%s*synth2R
>	Parameter RSTREG_PRIORITY_B bound to: RSTREG - type: string 
2default:default
`
%s*synth2Q
=	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
[
%s*synth2L
8	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
j
%s*synth2[
G	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
2default:default
j
%s*synth2[
G	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
2default:default
_
%s*synth2P
<	Parameter WRITE_MODE_A bound to: NO_CHANGE - type: string 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
Z
%s*synth2K
7	Parameter WRITE_WIDTH_A bound to: 18 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter WRITE_WIDTH_B bound to: 18 - type: integer 
2default:default
¯
,binding component instance '%s' to cell '%s'113*oasys2
ram36_bl2default:default2
RAMB36E12default:default2W
AC:/Xilinx/Vivado/2013.3/data/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd2default:default2
20572default:default8@Z8-113
ê
%done synthesizing module '%s' (%s#%s)256*oasys2+
unimacro_BRAM_TDP_MACRO2default:default2
332default:default2
12default:default2W
AC:/Xilinx/Vivado/2013.3/data/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd2default:default2
2242default:default8@Z8-256
≤
%done synthesizing module '%s' (%s#%s)256*oasys2(
v7_pcie_pcie_bram_7x2default:default2
342default:default2
12default:default2}
gD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_bram_7x.vhd2default:default2
952default:default8@Z8-256
c
%s*synth2T
@	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter IMPL_TARGET bound to: HARD - type: string 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 1 - type: integer 
2default:default
R
%s*synth2C
/	Parameter WIDTH bound to: 18 - type: integer 
2default:default
Ç
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2(
v7_pcie_pcie_bram_7x2default:default2{
gD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_bram_7x.vhd2default:default2
712default:default2
ram2default:default2(
v7_pcie_pcie_bram_7x2default:default2~
hD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_brams_7x.vhd2default:default2
3072default:default8@Z8-3491
c
%s*synth2T
@	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter IMPL_TARGET bound to: HARD - type: string 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 1 - type: integer 
2default:default
R
%s*synth2C
/	Parameter WIDTH bound to: 18 - type: integer 
2default:default
Ç
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2(
v7_pcie_pcie_bram_7x2default:default2{
gD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_bram_7x.vhd2default:default2
712default:default2
ram2default:default2(
v7_pcie_pcie_bram_7x2default:default2~
hD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_brams_7x.vhd2default:default2
3072default:default8@Z8-3491
c
%s*synth2T
@	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter IMPL_TARGET bound to: HARD - type: string 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 1 - type: integer 
2default:default
R
%s*synth2C
/	Parameter WIDTH bound to: 18 - type: integer 
2default:default
Ç
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2(
v7_pcie_pcie_bram_7x2default:default2{
gD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_bram_7x.vhd2default:default2
712default:default2
ram2default:default2(
v7_pcie_pcie_bram_7x2default:default2~
hD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_brams_7x.vhd2default:default2
3072default:default8@Z8-3491
µ
%done synthesizing module '%s' (%s#%s)256*oasys2)
v7_pcie_pcie_brams_7x2default:default2
352default:default2
12default:default2~
hD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_brams_7x.vhd2default:default2
1172default:default8@Z8-256
c
%s*synth2T
@	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter IMPL_TARGET bound to: HARD - type: string 
2default:default
U
%s*synth2F
2	Parameter NUM_BRAMS bound to: 4 - type: integer 
2default:default
]
%s*synth2N
:	Parameter RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
ì
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2)
v7_pcie_pcie_brams_7x2default:default2|
hD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_brams_7x.vhd2default:default2
672default:default2!
pcie_brams_rx2default:default2)
v7_pcie_pcie_brams_7x2default:default2Å
kD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_bram_top_7x.vhd2default:default2
2432default:default8@Z8-3491
º
%done synthesizing module '%s' (%s#%s)256*oasys2,
v7_pcie_pcie_bram_top_7x2default:default2
362default:default2
12default:default2Å
kD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_bram_top_7x.vhd2default:default2
1162default:default8@Z8-256
W
%s*synth2H
4	Parameter AER_BASE_PTR bound to: 12'b000000000000 
2default:default
i
%s*synth2Z
F	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
2default:default
b
%s*synth2S
?	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
Y
%s*synth2J
6	Parameter AER_CAP_ON bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
2default:default
l
%s*synth2]
I	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter AER_CAP_VERSION bound to: 4'b0001 
2default:default
\
%s*synth2M
9	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter BAR0 bound to: -65536 - type: integer 
2default:default
W
%s*synth2H
4	Parameter BAR1 bound to: -1048576 - type: integer 
2default:default
V
%s*synth2G
3	Parameter BAR2 bound to: -524288 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR3 bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR4 bound to: 0 - type: integer 
2default:default
P
%s*synth2A
-	Parameter BAR5 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
2default:default
_
%s*synth2P
<	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter CLASS_CODE bound to: 24'b000001010000000000000000 
2default:default
b
%s*synth2S
?	Parameter CMD_INTX_IMPLEMENTED bound to: TRUE - type: string 
2default:default
l
%s*synth2]
I	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
2default:default
U
%s*synth2F
2	Parameter CRM_MODULE_RSTS bound to: 8'b00000000 
2default:default
p
%s*synth2a
M	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
2default:default
v
%s*synth2g
S	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
v
%s*synth2g
S	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
2default:default
t
%s*synth2e
Q	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 4'b0000 
2default:default
r
%s*synth2c
O	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 8'b00000000 
2default:default
q
%s*synth2b
N	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
2default:default
q
%s*synth2b
N	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
2default:default
s
%s*synth2d
P	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
2default:default
m
%s*synth2^
J	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
2default:default
n
%s*synth2_
K	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
2default:default
j
%s*synth2[
G	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
2default:default
d
%s*synth2U
A	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
2default:default
W
%s*synth2H
4	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
2default:default
W
%s*synth2H
4	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
2default:default
Y
%s*synth2J
6	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
2default:default
Z
%s*synth2K
7	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter DSN_CAP_ON bound to: TRUE - type: string 
2default:default
Q
%s*synth2B
.	Parameter DSN_CAP_VERSION bound to: 4'b0001 
2default:default
Z
%s*synth2K
7	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
2default:default
e
%s*synth2V
B	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: FALSE - type: string 
2default:default
u
%s*synth2f
R	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter EXPANSION_ROM bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter EXT_CFG_CAP_PTR bound to: 8'b00111111 
2default:default
]
%s*synth2N
:	Parameter EXT_CFG_XP_CAP_PTR bound to: 12'b001111111111 
2default:default
Q
%s*synth2B
.	Parameter HEADER_TYPE bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter INFER_EI bound to: 8'b00000000 
2default:default
S
%s*synth2D
0	Parameter INTERRUPT_PIN bound to: 8'b00000001 
2default:default
a
%s*synth2R
>	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter IS_SWITCH bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter LAST_CONFIG_DWORD bound to: 12'b001111111111 
2default:default
h
%s*synth2Y
E	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter LINK_CAP_ASPM_SUPPORT bound to: 1 - type: integer 
2default:default
n
%s*synth2_
K	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
2default:default
u
%s*synth2f
R	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
2default:default
q
%s*synth2b
N	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
2default:default
q
%s*synth2b
N	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
2default:default
j
%s*synth2[
G	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
2default:default
j
%s*synth2[
G	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
2default:default
p
%s*synth2a
M	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
2default:default
p
%s*synth2a
M	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
2default:default
w
%s*synth2h
T	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
2default:default
[
%s*synth2L
8	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 6'b000100 
2default:default
\
%s*synth2M
9	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
2default:default
s
%s*synth2d
P	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
2default:default
u
%s*synth2f
R	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
2default:default
l
%s*synth2]
I	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter LL_ACK_TIMEOUT bound to: 16'b0000000000000000 
2default:default
`
%s*synth2Q
=	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter LL_REPLAY_TIMEOUT bound to: 16'b0000000000000000 
2default:default
c
%s*synth2T
@	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter LTSSM_MAX_LINK_WIDTH bound to: 8'b00000100 
2default:default
X
%s*synth2I
5	Parameter MPS_FORCE bound to: FALSE - type: string 
2default:default
S
%s*synth2D
0	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
2default:default
Q
%s*synth2B
.	Parameter MSIX_CAP_ID bound to: 8'b00010001 
2default:default
V
%s*synth2G
3	Parameter MSIX_CAP_NEXTPTR bound to: 8'b00000000 
2default:default
Z
%s*synth2K
7	Parameter MSIX_CAP_ON bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
2default:default
o
%s*synth2`
L	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
2default:default
^
%s*synth2O
;	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
2default:default
q
%s*synth2b
N	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
2default:default
]
%s*synth2N
:	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
2default:default
R
%s*synth2C
/	Parameter MSI_BASE_PTR bound to: 8'b01001000 
2default:default
i
%s*synth2Z
F	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
2default:default
P
%s*synth2A
-	Parameter MSI_CAP_ID bound to: 8'b00000101 
2default:default
_
%s*synth2P
<	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
2default:default
X
%s*synth2I
5	Parameter MSI_CAP_ON bound to: TRUE - type: string 
2default:default
q
%s*synth2b
N	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
2default:default
_
%s*synth2P
<	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
2default:default
X
%s*synth2I
5	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
2default:default
S
%s*synth2D
0	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
2default:default
\
%s*synth2M
9	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
2default:default
]
%s*synth2N
:	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
2default:default
[
%s*synth2L
8	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
2default:default
V
%s*synth2G
3	Parameter PCIE_CAP_NEXTPTR bound to: 8'b00000000 
2default:default
Y
%s*synth2J
6	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
2default:default
h
%s*synth2Y
E	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PCIE_REVISION bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter PM_ASPML0S_TIMEOUT bound to: 16'b0000000000000000 
2default:default
d
%s*synth2U
A	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter PM_BASE_PTR bound to: 8'b01000000 
2default:default
]
%s*synth2N
:	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PM_CAP_DSI bound to: FALSE - type: string 
2default:default
O
%s*synth2@
,	Parameter PM_CAP_ID bound to: 8'b00000001 
2default:default
T
%s*synth2E
1	Parameter PM_CAP_NEXTPTR bound to: 8'b01001000 
2default:default
W
%s*synth2H
4	Parameter PM_CAP_ON bound to: TRUE - type: string 
2default:default
W
%s*synth2H
4	Parameter PM_CAP_PMESUPPORT bound to: 8'b00001111 
2default:default
_
%s*synth2P
<	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
2default:default
N
%s*synth2?
+	Parameter PM_DATA0 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA1 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA2 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA3 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA4 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA5 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA6 bound to: 8'b00000000 
2default:default
N
%s*synth2?
+	Parameter PM_DATA7 bound to: 8'b00000000 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE0 bound to: 4'b0000 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE1 bound to: 4'b0000 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE2 bound to: 4'b0000 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE3 bound to: 4'b0000 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE4 bound to: 4'b0000 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE5 bound to: 4'b0000 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE6 bound to: 4'b0000 
2default:default
P
%s*synth2A
-	Parameter PM_DATA_SCALE7 bound to: 4'b0000 
2default:default
T
%s*synth2E
1	Parameter PM_MF bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
2default:default
b
%s*synth2S
?	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 8'b00000000 
2default:default
b
%s*synth2S
?	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 8'b00000000 
2default:default
b
%s*synth2S
?	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 8'b00000000 
2default:default
b
%s*synth2S
?	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 8'b00000000 
2default:default
b
%s*synth2S
?	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 8'b00000000 
2default:default
b
%s*synth2S
?	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 8'b00000000 
2default:default
Z
%s*synth2K
7	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
2default:default
Q
%s*synth2B
.	Parameter RBAR_CAP_INDEX0 bound to: 4'b0000 
2default:default
Q
%s*synth2B
.	Parameter RBAR_CAP_INDEX1 bound to: 4'b0000 
2default:default
Q
%s*synth2B
.	Parameter RBAR_CAP_INDEX2 bound to: 4'b0000 
2default:default
Q
%s*synth2B
.	Parameter RBAR_CAP_INDEX3 bound to: 4'b0000 
2default:default
Q
%s*synth2B
.	Parameter RBAR_CAP_INDEX4 bound to: 4'b0000 
2default:default
Q
%s*synth2B
.	Parameter RBAR_CAP_INDEX5 bound to: 4'b0000 
2default:default
[
%s*synth2L
8	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
Z
%s*synth2K
7	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
2default:default
R
%s*synth2C
/	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
2default:default
J
%s*synth2;
'	Parameter RBAR_NUM bound to: 4'b0000 
2default:default
U
%s*synth2F
2	Parameter RECRC_CHK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
2default:default
M
%s*synth2>
*	Parameter RP_AUTO_SPD bound to: 4'b0001 
2default:default
Y
%s*synth2J
6	Parameter RP_AUTO_SPD_LOOPCNT bound to: 8'b00011111 
2default:default
\
%s*synth2M
9	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter SIM_VERSION bound to: 1.0 - type: string 
2default:default
j
%s*synth2[
G	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
2default:default
m
%s*synth2^
J	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
2default:default
n
%s*synth2_
K	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
2default:default
g
%s*synth2X
D	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
2default:default
j
%s*synth2[
G	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
2default:default
p
%s*synth2a
M	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
2default:default
i
%s*synth2Z
F	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 16'b0000000000000000 
2default:default
p
%s*synth2a
M	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
2default:default
k
%s*synth2\
H	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT0 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT1 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT2 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT3 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT4 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT5 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT6 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT7 bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter SPARE_BIT8 bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE0 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE1 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE2 bound to: 8'b00000000 
2default:default
Q
%s*synth2B
.	Parameter SPARE_BYTE3 bound to: 8'b00000000 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD0 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD1 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD2 bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter SPARE_WORD3 bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter TECRC_EP_INV bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter TL_RBYPASS bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter TRN_DW bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter TRN_NP_FC bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
2default:default
X
%s*synth2I
5	Parameter UR_ATOMIC bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter UR_CFG1 bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter UR_INV_REQ bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter UR_PRS_RESPONSE bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter USER_CLK_FREQ bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter USE_RID_PINS bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_CD bound to: 461 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_CH bound to: 36 - type: integer 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_NPD bound to: 24 - type: integer 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_NPH bound to: 12 - type: integer 
2default:default
b
%s*synth2S
?	Parameter VC0_TOTAL_CREDITS_PD bound to: 437 - type: integer 
2default:default
a
%s*synth2R
>	Parameter VC0_TOTAL_CREDITS_PH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
2default:default
V
%s*synth2G
3	Parameter VC_BASE_PTR bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
2default:default
Y
%s*synth2J
6	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
X
%s*synth2I
5	Parameter VC_CAP_ON bound to: FALSE - type: string 
2default:default
o
%s*synth2`
L	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
2default:default
P
%s*synth2A
-	Parameter VC_CAP_VERSION bound to: 4'b0001 
2default:default
X
%s*synth2I
5	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
2default:default
^
%s*synth2O
;	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
2default:default
^
%s*synth2O
;	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
2default:default
W
%s*synth2H
4	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
2default:default
Z
%s*synth2K
7	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
2default:default
f
%s*synth2W
C	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
2default:default
Z
%s*synth2K
7	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
2default:default
R
%s*synth2C
/	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
2default:default
ú
,binding component instance '%s' to cell '%s'113*oasys2 
pcie_block_i2default:default2
PCIE_2_12default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_7x.vhd2default:default2
9322default:default8@Z8-113
©
%done synthesizing module '%s' (%s#%s)256*oasys2#
v7_pcie_pcie_7x2default:default2
372default:default2
12default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_7x.vhd2default:default2
7892default:default8@Z8-256
g
%s*synth2X
D	Parameter LINK_CAP_MAX_LINK_WIDTH_int bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter PIPE_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
¢
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2.
v7_pcie_pcie_pipe_pipeline2default:default2Å
mD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_pipe_pipeline.vhd2default:default2
622default:default2(
pcie_pipe_pipeline_i2default:default2.
v7_pcie_pcie_pipe_pipeline2default:default2y
cD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_top.vhd2default:default2
30932default:default8@Z8-3491
Ñ
synthesizing module '%s'638*oasys2.
v7_pcie_pcie_pipe_pipeline2default:default2É
mD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_pipe_pipeline.vhd2default:default2
3382default:default8@Z8-638
g
%s*synth2X
D	Parameter LINK_CAP_MAX_LINK_WIDTH_int bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter PIPE_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter PIPE_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
ñ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2*
v7_pcie_pcie_pipe_misc2default:default2}
iD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_pipe_misc.vhd2default:default2
622default:default2
pipe_misc_i2default:default2*
v7_pcie_pcie_pipe_misc2default:default2É
mD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_pipe_pipeline.vhd2default:default2
4142default:default8@Z8-3491
˙
synthesizing module '%s'638*oasys2*
v7_pcie_pcie_pipe_misc2default:default2
iD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_pipe_misc.vhd2default:default2
842default:default8@Z8-638
`
%s*synth2Q
=	Parameter PIPE_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
∂
%done synthesizing module '%s' (%s#%s)256*oasys2*
v7_pcie_pcie_pipe_misc2default:default2
382default:default2
12default:default2
iD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_pipe_misc.vhd2default:default2
842default:default8@Z8-256
`
%s*synth2Q
=	Parameter PIPE_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
ò
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2*
v7_pcie_pcie_pipe_lane2default:default2}
iD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_pipe_lane.vhd2default:default2
632default:default2!
pipe_lane_0_i2default:default2*
v7_pcie_pcie_pipe_lane2default:default2É
mD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_pipe_pipeline.vhd2default:default2
4382default:default8@Z8-3491
˚
synthesizing module '%s'638*oasys2*
v7_pcie_pcie_pipe_lane2default:default2
iD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_pipe_lane.vhd2default:default2
1042default:default8@Z8-638
`
%s*synth2Q
=	Parameter PIPE_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
∑
%done synthesizing module '%s' (%s#%s)256*oasys2*
v7_pcie_pcie_pipe_lane2default:default2
392default:default2
12default:default2
iD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_pipe_lane.vhd2default:default2
1042default:default8@Z8-256
`
%s*synth2Q
=	Parameter PIPE_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
ò
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2*
v7_pcie_pcie_pipe_lane2default:default2}
iD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_pipe_lane.vhd2default:default2
632default:default2!
pipe_lane_1_i2default:default2*
v7_pcie_pcie_pipe_lane2default:default2É
mD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_pipe_pipeline.vhd2default:default2
4732default:default8@Z8-3491
`
%s*synth2Q
=	Parameter PIPE_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
ò
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2*
v7_pcie_pcie_pipe_lane2default:default2}
iD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_pipe_lane.vhd2default:default2
632default:default2!
pipe_lane_2_i2default:default2*
v7_pcie_pcie_pipe_lane2default:default2É
mD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_pipe_pipeline.vhd2default:default2
5302default:default8@Z8-3491
`
%s*synth2Q
=	Parameter PIPE_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
ò
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2*
v7_pcie_pcie_pipe_lane2default:default2}
iD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_pipe_lane.vhd2default:default2
632default:default2!
pipe_lane_3_i2default:default2*
v7_pcie_pcie_pipe_lane2default:default2É
mD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_pipe_pipeline.vhd2default:default2
5632default:default8@Z8-3491
¿
%done synthesizing module '%s' (%s#%s)256*oasys2.
v7_pcie_pcie_pipe_pipeline2default:default2
402default:default2
12default:default2É
mD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_pipe_pipeline.vhd2default:default2
3382default:default8@Z8-256
´
%done synthesizing module '%s' (%s#%s)256*oasys2$
v7_pcie_pcie_top2default:default2
412default:default2
12default:default2y
cD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pcie_top.vhd2default:default2
7412default:default8@Z8-256
g
%s*synth2X
D	Parameter LINK_CAP_MAX_LINK_WIDTH_INT bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter USER_CLK_FREQ bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PCIE_EXT_CLK bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_USE_MODE bound to: 1.0 - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_GT_DEVICE bound to: GTP - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter PCIE_EXT_GT_COMMON bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter EXT_CH_GT_DRP bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_CHAN_BOND bound to: 1 - type: integer 
2default:default
Ò
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2"
v7_pcie_gt_top2default:default2u
aD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gt_top.vhd2default:default2
642default:default2
gt_top_i2default:default2"
v7_pcie_gt_top2default:default2y
cD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_core_top.vhd2default:default2
27552default:default8@Z8-3491
Î
synthesizing module '%s'638*oasys2"
v7_pcie_gt_top2default:default2w
aD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gt_top.vhd2default:default2
3162default:default8@Z8-638
g
%s*synth2X
D	Parameter LINK_CAP_MAX_LINK_WIDTH_int bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
2default:default
Y
%s*synth2J
6	Parameter USER_CLK_FREQ bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_EXT_CLK bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_USE_MODE bound to: 1.0 - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_GT_DEVICE bound to: GTP - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter PCIE_EXT_GT_COMMON bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter EXT_CH_GT_DRP bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_CHAN_BOND bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter CLK_COR_MIN_LAT bound to: 28 - type: integer 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
Æ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys21
v7_pcie_gt_rx_valid_filter_7x2default:default2Ñ
pD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gt_rx_valid_filter_7x.vhd2default:default2
642default:default2.
GT_RX_VALID_FILTER_7x_inst2default:default21
v7_pcie_gt_rx_valid_filter_7x2default:default2w
aD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gt_top.vhd2default:default2
7272default:default8@Z8-3491
â
synthesizing module '%s'638*oasys21
v7_pcie_gt_rx_valid_filter_7x2default:default2Ü
pD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gt_rx_valid_filter_7x.vhd2default:default2
922default:default8@Z8-638
\
%s*synth2M
9	Parameter CLK_COR_MIN_LAT bound to: 28 - type: integer 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
≈
%done synthesizing module '%s' (%s#%s)256*oasys21
v7_pcie_gt_rx_valid_filter_7x2default:default2
422default:default2
12default:default2Ü
pD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gt_rx_valid_filter_7x.vhd2default:default2
922default:default8@Z8-256
\
%s*synth2M
9	Parameter CLK_COR_MIN_LAT bound to: 28 - type: integer 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
Æ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys21
v7_pcie_gt_rx_valid_filter_7x2default:default2Ñ
pD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gt_rx_valid_filter_7x.vhd2default:default2
642default:default2.
GT_RX_VALID_FILTER_7x_inst2default:default21
v7_pcie_gt_rx_valid_filter_7x2default:default2w
aD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gt_top.vhd2default:default2
7272default:default8@Z8-3491
\
%s*synth2M
9	Parameter CLK_COR_MIN_LAT bound to: 28 - type: integer 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
Æ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys21
v7_pcie_gt_rx_valid_filter_7x2default:default2Ñ
pD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gt_rx_valid_filter_7x.vhd2default:default2
642default:default2.
GT_RX_VALID_FILTER_7x_inst2default:default21
v7_pcie_gt_rx_valid_filter_7x2default:default2w
aD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gt_top.vhd2default:default2
7272default:default8@Z8-3491
\
%s*synth2M
9	Parameter CLK_COR_MIN_LAT bound to: 28 - type: integer 
2default:default
O
%s*synth2@
,	Parameter TCQ bound to: 1 - type: integer 
2default:default
Æ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys21
v7_pcie_gt_rx_valid_filter_7x2default:default2Ñ
pD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gt_rx_valid_filter_7x.vhd2default:default2
642default:default2.
GT_RX_VALID_FILTER_7x_inst2default:default21
v7_pcie_gt_rx_valid_filter_7x2default:default2w
aD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gt_top.vhd2default:default2
7272default:default8@Z8-3491
\
%s*synth2M
9	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter PCIE_SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1 - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_GT_DEVICE bound to: GTP - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_USE_MODE bound to: 1.0 - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
2default:default
b
%s*synth2S
?	Parameter PCIE_AUX_CDR_GEN3_EN bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PCIE_LPM_DFE bound to: LPM - type: string 
2default:default
^
%s*synth2O
;	Parameter PCIE_LPM_DFE_GEN3 bound to: DFE - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_EXT_CLK bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter PCIE_EXT_GT_COMMON bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter EXT_CH_GT_DRP bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter TX_MARGIN_FULL_0 bound to: 79 - type: integer 
2default:default
]
%s*synth2N
:	Parameter TX_MARGIN_FULL_1 bound to: 78 - type: integer 
2default:default
]
%s*synth2N
:	Parameter TX_MARGIN_FULL_2 bound to: 77 - type: integer 
2default:default
]
%s*synth2N
:	Parameter TX_MARGIN_FULL_3 bound to: 76 - type: integer 
2default:default
]
%s*synth2N
:	Parameter TX_MARGIN_FULL_4 bound to: 67 - type: integer 
2default:default
\
%s*synth2M
9	Parameter TX_MARGIN_LOW_0 bound to: 69 - type: integer 
2default:default
\
%s*synth2M
9	Parameter TX_MARGIN_LOW_1 bound to: 70 - type: integer 
2default:default
\
%s*synth2M
9	Parameter TX_MARGIN_LOW_2 bound to: 67 - type: integer 
2default:default
\
%s*synth2M
9	Parameter TX_MARGIN_LOW_3 bound to: 66 - type: integer 
2default:default
\
%s*synth2M
9	Parameter TX_MARGIN_LOW_4 bound to: 64 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PCIE_CHAN_BOND bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PCIE_CHAN_BOND_EN bound to: TRUE - type: string 
2default:default
U
%s*synth2F
2	Parameter PCIE_LANE bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PCIE_USERCLK1_FREQ bound to: 3 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PCIE_USERCLK2_FREQ bound to: 3 - type: integer 
2default:default
f
%s*synth2W
C	Parameter PCIE_TX_EIDLE_ASSERT_DELAY bound to: 2 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PCIE_RXEQ_MODE_GEN3 bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PCIE_JTAG_MODE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
2default:default
Ö
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2(
v7_pcie_pipe_wrapper2default:default2y
eD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_wrapper.v2default:default2
1562default:default2"
pipe_wrapper_i2default:default2(
v7_pcie_pipe_wrapper2default:default2w
aD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gt_top.vhd2default:default2
7562default:default8@Z8-3491
ı
synthesizing module '%s'638*oasys2(
v7_pcie_pipe_wrapper2default:default2{
eD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_wrapper.v2default:default2
1562default:default8@Z8-638
\
%s*synth2M
9	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter PCIE_SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1 - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_GT_DEVICE bound to: GTP - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_USE_MODE bound to: 1.0 - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
2default:default
b
%s*synth2S
?	Parameter PCIE_AUX_CDR_GEN3_EN bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PCIE_LPM_DFE bound to: LPM - type: string 
2default:default
^
%s*synth2O
;	Parameter PCIE_LPM_DFE_GEN3 bound to: DFE - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_EXT_CLK bound to: FALSE - type: string 
2default:default
a
%s*synth2R
>	Parameter PCIE_EXT_GT_COMMON bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter EXT_CH_GT_DRP bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001111 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001110 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_2 bound to: 7'b1001101 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_3 bound to: 7'b1001100 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000011 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000101 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000110 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
2default:default
_
%s*synth2P
<	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PCIE_CHAN_BOND bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PCIE_CHAN_BOND_EN bound to: TRUE - type: string 
2default:default
U
%s*synth2F
2	Parameter PCIE_LANE bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PCIE_USERCLK1_FREQ bound to: 3 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PCIE_USERCLK2_FREQ bound to: 3 - type: integer 
2default:default
f
%s*synth2W
C	Parameter PCIE_TX_EIDLE_ASSERT_DELAY bound to: 2 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PCIE_RXEQ_MODE_GEN3 bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PCIE_JTAG_MODE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
2default:default
K
%s*synth2<
(	Parameter TXEQ_FS bound to: 6'b101000 
2default:default
K
%s*synth2<
(	Parameter TXEQ_LF bound to: 6'b001111 
2default:default
a
%s*synth2R
>	Parameter GC_XSDB_SLAVE_TYPE bound to: 16'b0000010000000000 
2default:default
î
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2{
eD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_wrapper.v2default:default2
3942default:default8@Z8-4472
î
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2{
eD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_wrapper.v2default:default2
3952default:default8@Z8-4472

synthesizing module '%s'638*oasys2&
v7_pcie_pipe_clock2default:default2y
cD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_clock.v2default:default2
672default:default8@Z8-638
\
%s*synth2M
9	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter PCIE_CLK_SHARING_EN bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter PCIE_LANE bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PCIE_USERCLK1_FREQ bound to: 3 - type: integer 
2default:default
^
%s*synth2O
;	Parameter PCIE_USERCLK2_FREQ bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter CLKFBOUT_MULT_F bound to: 10 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKIN1_PERIOD bound to: 10 - type: integer 
2default:default
\
%s*synth2M
9	Parameter CLKOUT0_DIVIDE_F bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT2_DIVIDE bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT4_DIVIDE bound to: 20 - type: integer 
2default:default
M
%s*synth2>
*	Parameter PCIE_GEN1_MODE bound to: 1'b1 
2default:default
í
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2y
cD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_clock.v2default:default2
1372default:default8@Z8-4472
í
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2y
cD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_clock.v2default:default2
1382default:default8@Z8-4472
í
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2y
cD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_clock.v2default:default2
1392default:default8@Z8-4472
í
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2y
cD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_clock.v2default:default2
1412default:default8@Z8-4472
í
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2y
cD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_clock.v2default:default2
1422default:default8@Z8-4472
í
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2y
cD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_clock.v2default:default2
1432default:default8@Z8-4472
Ω
synthesizing module '%s'638*oasys2

MMCME2_ADV2default:default2K
5C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
111432default:default8@Z8-638
\
%s*synth2M
9	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
2default:default
c
%s*synth2T
@	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter COMPENSATION bound to: ZHOLD - type: string 
2default:default
T
%s*synth2E
1	Parameter SS_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
2default:default
[
%s*synth2L
8	Parameter STARTUP_WAIT bound to: FALSE - type: string 
2default:default
S
%s*synth2D
0	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter IS_PSEN_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_RST_INVERTED bound to: 1'b0 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT2_DIVIDE bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLKOUT4_DIVIDE bound to: 20 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
2default:default
a
%s*synth2R
>	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
2default:default
_
%s*synth2P
<	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
2default:default
_
%s*synth2P
<	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
2default:default
a
%s*synth2R
>	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
2default:default
˘
%done synthesizing module '%s' (%s#%s)256*oasys2

MMCME2_ADV2default:default2
432default:default2
12default:default2K
5C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
111432default:default8@Z8-256
π
synthesizing module '%s'638*oasys2
BUFGCTRL2default:default2K
5C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
4702default:default8@Z8-638
[
%s*synth2L
8	Parameter PRESELECT_I0 bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PRESELECT_I1 bound to: FALSE - type: string 
2default:default
N
%s*synth2?
+	Parameter IS_CE0_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_CE1_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_I0_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_I1_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_IGNORE0_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_IGNORE1_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_S0_INVERTED bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_S1_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter INIT_OUT bound to: 0 - type: integer 
2default:default
ı
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFGCTRL2default:default2
442default:default2
12default:default2K
5C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
4702default:default8@Z8-256
¨
%done synthesizing module '%s' (%s#%s)256*oasys2&
v7_pcie_pipe_clock2default:default2
452default:default2
12default:default2y
cD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_clock.v2default:default2
672default:default8@Z8-256
¯
synthesizing module '%s'638*oasys2*
v7_pcie_gtp_pipe_reset2default:default2}
gD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gtp_pipe_reset.v2default:default2
672default:default8@Z8-638
_
%s*synth2P
<	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
2default:default
U
%s*synth2F
2	Parameter PCIE_LANE bound to: 4 - type: integer 
2default:default
P
%s*synth2A
-	Parameter CFG_WAIT_MAX bound to: 6'b111111 
2default:default
\
%s*synth2M
9	Parameter BYPASS_RXCDRLOCK bound to: 1 - type: integer 
2default:default
K
%s*synth2<
(	Parameter FSM_IDLE bound to: 5'b00000 
2default:default
O
%s*synth2@
,	Parameter FSM_CFG_WAIT bound to: 5'b00001 
2default:default
O
%s*synth2@
,	Parameter FSM_PLLRESET bound to: 5'b00010 
2default:default
T
%s*synth2E
1	Parameter FSM_DRP_X16_START bound to: 5'b00011 
2default:default
S
%s*synth2D
0	Parameter FSM_DRP_X16_DONE bound to: 5'b00100 
2default:default
N
%s*synth2?
+	Parameter FSM_PLLLOCK bound to: 5'b00101 
2default:default
N
%s*synth2?
+	Parameter FSM_GTRESET bound to: 5'b00110 
2default:default
W
%s*synth2H
4	Parameter FSM_RXPMARESETDONE_1 bound to: 5'b00111 
2default:default
W
%s*synth2H
4	Parameter FSM_RXPMARESETDONE_2 bound to: 5'b01000 
2default:default
T
%s*synth2E
1	Parameter FSM_DRP_X20_START bound to: 5'b01001 
2default:default
S
%s*synth2D
0	Parameter FSM_DRP_X20_DONE bound to: 5'b01010 
2default:default
P
%s*synth2A
-	Parameter FSM_MMCM_LOCK bound to: 5'b01011 
2default:default
P
%s*synth2A
-	Parameter FSM_RESETDONE bound to: 5'b01100 
2default:default
S
%s*synth2D
0	Parameter FSM_TXSYNC_START bound to: 5'b01101 
2default:default
R
%s*synth2C
/	Parameter FSM_TXSYNC_DONE bound to: 5'b01110 
2default:default
ñ
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2}
gD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gtp_pipe_reset.v2default:default2
1122default:default8@Z8-4472
ñ
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2}
gD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gtp_pipe_reset.v2default:default2
1132default:default8@Z8-4472
ñ
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2}
gD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gtp_pipe_reset.v2default:default2
1142default:default8@Z8-4472
ñ
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2}
gD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gtp_pipe_reset.v2default:default2
1152default:default8@Z8-4472
ñ
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2}
gD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gtp_pipe_reset.v2default:default2
1162default:default8@Z8-4472
ñ
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2}
gD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gtp_pipe_reset.v2default:default2
1172default:default8@Z8-4472
ñ
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2}
gD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gtp_pipe_reset.v2default:default2
1182default:default8@Z8-4472
ñ
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2}
gD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gtp_pipe_reset.v2default:default2
1192default:default8@Z8-4472
ñ
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2}
gD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gtp_pipe_reset.v2default:default2
1202default:default8@Z8-4472
ñ
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2}
gD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gtp_pipe_reset.v2default:default2
1222default:default8@Z8-4472
ñ
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2}
gD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gtp_pipe_reset.v2default:default2
1232default:default8@Z8-4472
ñ
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2}
gD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gtp_pipe_reset.v2default:default2
1242default:default8@Z8-4472
ñ
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2}
gD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gtp_pipe_reset.v2default:default2
1252default:default8@Z8-4472
ñ
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2}
gD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gtp_pipe_reset.v2default:default2
1262default:default8@Z8-4472
ñ
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2}
gD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gtp_pipe_reset.v2default:default2
1272default:default8@Z8-4472
ñ
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2}
gD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gtp_pipe_reset.v2default:default2
1282default:default8@Z8-4472
ñ
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2}
gD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gtp_pipe_reset.v2default:default2
1292default:default8@Z8-4472
ñ
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2}
gD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gtp_pipe_reset.v2default:default2
1302default:default8@Z8-4472
¥
%done synthesizing module '%s' (%s#%s)256*oasys2*
v7_pcie_gtp_pipe_reset2default:default2
462default:default2
12default:default2}
gD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gtp_pipe_reset.v2default:default2
672default:default8@Z8-256

synthesizing module '%s'638*oasys2&
v7_pcie_qpll_reset2default:default2y
cD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_qpll_reset.v2default:default2
662default:default8@Z8-638
Z
%s*synth2K
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
2default:default
_
%s*synth2P
<	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
2default:default
U
%s*synth2F
2	Parameter PCIE_LANE bound to: 4 - type: integer 
2default:default
^
%s*synth2O
;	Parameter BYPASS_COARSE_OVRD bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter FSM_IDLE bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter FSM_WAIT_LOCK bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter FSM_MMCM_LOCK bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter FSM_DRP_START_NOM bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter FSM_DRP_DONE_NOM bound to: 5 - type: integer 
2default:default
X
%s*synth2I
5	Parameter FSM_QPLLLOCK bound to: 6 - type: integer 
2default:default
]
%s*synth2N
:	Parameter FSM_DRP_START_OPT bound to: 7 - type: integer 
2default:default
\
%s*synth2M
9	Parameter FSM_DRP_DONE_OPT bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter FSM_QPLL_RESET bound to: 9 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter FSM_QPLLLOCK2 bound to: 10 - type: integer 
2default:default
]
%s*synth2N
:	Parameter FSM_QPLL_PDRESET bound to: 11 - type: integer 
2default:default
X
%s*synth2I
5	Parameter FSM_QPLL_PD bound to: 12 - type: integer 
2default:default
í
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2y
cD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_qpll_reset.v2default:default2
1012default:default8@Z8-4472
í
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2y
cD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_qpll_reset.v2default:default2
1022default:default8@Z8-4472
í
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2y
cD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_qpll_reset.v2default:default2
1032default:default8@Z8-4472
í
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2y
cD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_qpll_reset.v2default:default2
1042default:default8@Z8-4472
í
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2y
cD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_qpll_reset.v2default:default2
1052default:default8@Z8-4472
í
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2y
cD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_qpll_reset.v2default:default2
1062default:default8@Z8-4472
í
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2y
cD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_qpll_reset.v2default:default2
1072default:default8@Z8-4472
í
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2y
cD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_qpll_reset.v2default:default2
1092default:default8@Z8-4472
í
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2y
cD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_qpll_reset.v2default:default2
1102default:default8@Z8-4472
í
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2y
cD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_qpll_reset.v2default:default2
1112default:default8@Z8-4472
í
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2y
cD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_qpll_reset.v2default:default2
1122default:default8@Z8-4472
í
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2y
cD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_qpll_reset.v2default:default2
1132default:default8@Z8-4472
í
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2y
cD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_qpll_reset.v2default:default2
1142default:default8@Z8-4472
í
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2y
cD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_qpll_reset.v2default:default2
1152default:default8@Z8-4472
¨
%done synthesizing module '%s' (%s#%s)256*oasys2&
v7_pcie_qpll_reset2default:default2
472default:default2
12default:default2y
cD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_qpll_reset.v2default:default2
662default:default8@Z8-256
Ó
synthesizing module '%s'638*oasys2%
v7_pcie_pipe_user2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_user.v2default:default2
672default:default8@Z8-638
\
%s*synth2M
9	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_USE_MODE bound to: 1.0 - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
2default:default
O
%s*synth2@
,	Parameter RXCDRLOCK_MAX bound to: 4'b1111 
2default:default
M
%s*synth2>
*	Parameter RXVALID_MAX bound to: 4'b1111 
2default:default
a
%s*synth2R
>	Parameter CONVERGE_MAX bound to: 22'b1011111010111100001000 
2default:default
H
%s*synth29
%	Parameter FSM_IDLE bound to: 2'b00 
2default:default
M
%s*synth2>
*	Parameter FSM_RESETOVRD bound to: 2'b01 
2default:default
N
%s*synth2?
+	Parameter FSM_RESET_INIT bound to: 2'b10 
2default:default
I
%s*synth2:
&	Parameter FSM_RESET bound to: 2'b11 
2default:default
e
%s*synth2V
B	Parameter converge_max_cnt bound to: 22'b1011111010111100001000 
2default:default
ë
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_user.v2default:default2
1292default:default8@Z8-4472
ë
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_user.v2default:default2
1302default:default8@Z8-4472
ë
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_user.v2default:default2
1312default:default8@Z8-4472
ë
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_user.v2default:default2
1322default:default8@Z8-4472
ë
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_user.v2default:default2
1332default:default8@Z8-4472
ë
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_user.v2default:default2
1342default:default8@Z8-4472
ë
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_user.v2default:default2
1352default:default8@Z8-4472
ë
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_user.v2default:default2
1362default:default8@Z8-4472
ë
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_user.v2default:default2
1372default:default8@Z8-4472
ë
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_user.v2default:default2
1382default:default8@Z8-4472
ë
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_user.v2default:default2
1392default:default8@Z8-4472
ë
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_user.v2default:default2
1402default:default8@Z8-4472
ë
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_user.v2default:default2
1412default:default8@Z8-4472
ë
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_user.v2default:default2
1422default:default8@Z8-4472
ë
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_user.v2default:default2
1432default:default8@Z8-4472
ë
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_user.v2default:default2
1452default:default8@Z8-4472
ë
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_user.v2default:default2
1462default:default8@Z8-4472
ë
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_user.v2default:default2
1472default:default8@Z8-4472
ë
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_user.v2default:default2
1482default:default8@Z8-4472
ë
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_user.v2default:default2
1492default:default8@Z8-4472
ë
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_user.v2default:default2
1502default:default8@Z8-4472
ë
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_user.v2default:default2
1512default:default8@Z8-4472
ë
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_user.v2default:default2
1522default:default8@Z8-4472
ë
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_user.v2default:default2
1532default:default8@Z8-4472
ë
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_user.v2default:default2
1542default:default8@Z8-4472
ë
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_user.v2default:default2
1552default:default8@Z8-4472
ë
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_user.v2default:default2
1562default:default8@Z8-4472
ë
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_user.v2default:default2
1572default:default8@Z8-4472
ë
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_user.v2default:default2
1582default:default8@Z8-4472
ë
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_user.v2default:default2
1592default:default8@Z8-4472
À
default block is never used226*oasys2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_user.v2default:default2
3542default:default8@Z8-226
™
%done synthesizing module '%s' (%s#%s)256*oasys2%
v7_pcie_pipe_user2default:default2
482default:default2
12default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_user.v2default:default2
672default:default8@Z8-256
ˆ
synthesizing module '%s'638*oasys2)
v7_pcie_gtp_pipe_rate2default:default2|
fD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gtp_pipe_rate.v2default:default2
672default:default8@Z8-638
_
%s*synth2P
<	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
2default:default
Q
%s*synth2B
.	Parameter TXDATA_WAIT_MAX bound to: 4'b1111 
2default:default
T
%s*synth2E
1	Parameter FSM_IDLE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter FSM_TXDATA_WAIT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter FSM_PCLK_SEL bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter FSM_DRP_X16_START bound to: 3 - type: integer 
2default:default
\
%s*synth2M
9	Parameter FSM_DRP_X16_DONE bound to: 4 - type: integer 
2default:default
X
%s*synth2I
5	Parameter FSM_RATE_SEL bound to: 5 - type: integer 
2default:default
^
%s*synth2O
;	Parameter FSM_RXPMARESETDONE bound to: 6 - type: integer 
2default:default
]
%s*synth2N
:	Parameter FSM_DRP_X20_START bound to: 7 - type: integer 
2default:default
\
%s*synth2M
9	Parameter FSM_DRP_X20_DONE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter FSM_RATE_DONE bound to: 9 - type: integer 
2default:default
]
%s*synth2N
:	Parameter FSM_TXSYNC_START bound to: 10 - type: integer 
2default:default
\
%s*synth2M
9	Parameter FSM_TXSYNC_DONE bound to: 11 - type: integer 
2default:default
U
%s*synth2F
2	Parameter FSM_DONE bound to: 12 - type: integer 
2default:default
ï
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2|
fD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gtp_pipe_rate.v2default:default2
1012default:default8@Z8-4472
ï
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2|
fD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gtp_pipe_rate.v2default:default2
1022default:default8@Z8-4472
ï
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2|
fD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gtp_pipe_rate.v2default:default2
1032default:default8@Z8-4472
ï
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2|
fD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gtp_pipe_rate.v2default:default2
1042default:default8@Z8-4472
ï
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2|
fD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gtp_pipe_rate.v2default:default2
1052default:default8@Z8-4472
ï
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2|
fD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gtp_pipe_rate.v2default:default2
1062default:default8@Z8-4472
ï
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2|
fD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gtp_pipe_rate.v2default:default2
1072default:default8@Z8-4472
ï
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2|
fD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gtp_pipe_rate.v2default:default2
1092default:default8@Z8-4472
ï
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2|
fD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gtp_pipe_rate.v2default:default2
1102default:default8@Z8-4472
ï
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2|
fD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gtp_pipe_rate.v2default:default2
1112default:default8@Z8-4472
ï
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2|
fD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gtp_pipe_rate.v2default:default2
1122default:default8@Z8-4472
ï
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2|
fD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gtp_pipe_rate.v2default:default2
1132default:default8@Z8-4472
ï
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2|
fD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gtp_pipe_rate.v2default:default2
1142default:default8@Z8-4472
ï
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2|
fD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gtp_pipe_rate.v2default:default2
1152default:default8@Z8-4472
≤
%done synthesizing module '%s' (%s#%s)256*oasys2)
v7_pcie_gtp_pipe_rate2default:default2
492default:default2
12default:default2|
fD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gtp_pipe_rate.v2default:default2
672default:default8@Z8-256
Ó
synthesizing module '%s'638*oasys2%
v7_pcie_pipe_sync2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_sync.v2default:default2
712default:default8@Z8-638
[
%s*synth2L
8	Parameter PCIE_GT_DEVICE bound to: GTP - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter PCIE_LANE bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter BYPASS_TXDELAY_ALIGN bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter BYPASS_RXDELAY_ALIGN bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter FSM_TXSYNC_IDLE bound to: 6'b000001 
2default:default
Q
%s*synth2B
.	Parameter FSM_MMCM_LOCK bound to: 6'b000010 
2default:default
T
%s*synth2E
1	Parameter FSM_TXSYNC_START bound to: 6'b000100 
2default:default
T
%s*synth2E
1	Parameter FSM_TXPHINITDONE bound to: 6'b001000 
2default:default
T
%s*synth2E
1	Parameter FSM_TXSYNC_DONE1 bound to: 6'b010000 
2default:default
T
%s*synth2E
1	Parameter FSM_TXSYNC_DONE2 bound to: 6'b100000 
2default:default
T
%s*synth2E
1	Parameter FSM_RXSYNC_IDLE bound to: 7'b0000001 
2default:default
R
%s*synth2C
/	Parameter FSM_RXCDRLOCK bound to: 7'b0000010 
2default:default
U
%s*synth2F
2	Parameter FSM_RXSYNC_START bound to: 7'b0000100 
2default:default
U
%s*synth2F
2	Parameter FSM_RXSYNC_DONE1 bound to: 7'b0001000 
2default:default
U
%s*synth2F
2	Parameter FSM_RXSYNC_DONE2 bound to: 7'b0010000 
2default:default
U
%s*synth2F
2	Parameter FSM_RXSYNC_DONES bound to: 7'b0100000 
2default:default
U
%s*synth2F
2	Parameter FSM_RXSYNC_DONEM bound to: 7'b1000000 
2default:default
ë
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_sync.v2default:default2
1362default:default8@Z8-4472
ë
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_sync.v2default:default2
1372default:default8@Z8-4472
ë
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_sync.v2default:default2
1382default:default8@Z8-4472
ë
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_sync.v2default:default2
1392default:default8@Z8-4472
ë
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_sync.v2default:default2
1402default:default8@Z8-4472
ë
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_sync.v2default:default2
1422default:default8@Z8-4472
ë
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_sync.v2default:default2
1432default:default8@Z8-4472
ë
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_sync.v2default:default2
1442default:default8@Z8-4472
ë
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_sync.v2default:default2
1452default:default8@Z8-4472
ë
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_sync.v2default:default2
1462default:default8@Z8-4472
ë
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_sync.v2default:default2
1482default:default8@Z8-4472
ë
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_sync.v2default:default2
1492default:default8@Z8-4472
ë
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_sync.v2default:default2
1502default:default8@Z8-4472
ë
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_sync.v2default:default2
1512default:default8@Z8-4472
ë
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_sync.v2default:default2
1522default:default8@Z8-4472
ë
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_sync.v2default:default2
1542default:default8@Z8-4472
‘
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-44722default:default2
1002default:defaultZ17-14
Ω
merging register '%s' into '%s'3619*oasys26
"rxsync_fsm_disable.rxsync_done_reg2default:default22
rxsync_fsm_disable.rxdlyen_reg2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_sync.v2default:default2
6122default:default8@Z8-4471
™
%done synthesizing module '%s' (%s#%s)256*oasys2%
v7_pcie_pipe_sync2default:default2
502default:default2
12default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_sync.v2default:default2
712default:default8@Z8-256
Ù
synthesizing module '%s'638*oasys2(
v7_pcie_gtp_pipe_drp2default:default2{
eD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gtp_pipe_drp.v2default:default2
672default:default8@Z8-638
L
%s*synth2=
)	Parameter LOAD_CNT_MAX bound to: 2'b01 
2default:default
H
%s*synth29
%	Parameter INDEX_MAX bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter ADDR_RX_DATAWIDTH bound to: 9'b000010001 
2default:default
`
%s*synth2Q
=	Parameter MASK_RX_DATAWIDTH bound to: 16'b1111011111111111 
2default:default
_
%s*synth2P
<	Parameter X16_RX_DATAWIDTH bound to: 16'b0000000000000000 
2default:default
_
%s*synth2P
<	Parameter X20_RX_DATAWIDTH bound to: 16'b0000100000000000 
2default:default
T
%s*synth2E
1	Parameter FSM_IDLE bound to: 0 - type: integer 
2default:default
T
%s*synth2E
1	Parameter FSM_LOAD bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter FSM_READ bound to: 2 - type: integer 
2default:default
T
%s*synth2E
1	Parameter FSM_RRDY bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter FSM_WRITE bound to: 4 - type: integer 
2default:default
T
%s*synth2E
1	Parameter FSM_WRDY bound to: 5 - type: integer 
2default:default
T
%s*synth2E
1	Parameter FSM_DONE bound to: 6 - type: integer 
2default:default
∞
%done synthesizing module '%s' (%s#%s)256*oasys2(
v7_pcie_gtp_pipe_drp2default:default2
512default:default2
12default:default2{
eD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gtp_pipe_drp.v2default:default2
672default:default8@Z8-256
Í
synthesizing module '%s'638*oasys2#
v7_pcie_pipe_eq2default:default2v
`D:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_eq.v2default:default2
672default:default8@Z8-638
\
%s*synth2M
9	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_GT_DEVICE bound to: GTP - type: string 
2default:default
_
%s*synth2P
<	Parameter PCIE_RXEQ_MODE_GEN3 bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter FSM_TXEQ_IDLE bound to: 6'b000001 
2default:default
S
%s*synth2D
0	Parameter FSM_TXEQ_PRESET bound to: 6'b000010 
2default:default
T
%s*synth2E
1	Parameter FSM_TXEQ_TXCOEFF bound to: 6'b000100 
2default:default
R
%s*synth2C
/	Parameter FSM_TXEQ_REMAP bound to: 6'b001000 
2default:default
R
%s*synth2C
/	Parameter FSM_TXEQ_QUERY bound to: 6'b010000 
2default:default
Q
%s*synth2B
.	Parameter FSM_TXEQ_DONE bound to: 6'b100000 
2default:default
Q
%s*synth2B
.	Parameter FSM_RXEQ_IDLE bound to: 6'b000001 
2default:default
S
%s*synth2D
0	Parameter FSM_RXEQ_PRESET bound to: 6'b000010 
2default:default
T
%s*synth2E
1	Parameter FSM_RXEQ_TXCOEFF bound to: 6'b000100 
2default:default
O
%s*synth2@
,	Parameter FSM_RXEQ_LF bound to: 6'b001000 
2default:default
\
%s*synth2M
9	Parameter FSM_RXEQ_NEW_TXCOEFF_REQ bound to: 6'b010000 
2default:default
Q
%s*synth2B
.	Parameter FSM_RXEQ_DONE bound to: 6'b100000 
2default:default
R
%s*synth2C
/	Parameter TXPRECURSOR_00 bound to: 6'b000000 
2default:default
T
%s*synth2E
1	Parameter TXMAINCURSOR_00 bound to: 7'b0111100 
2default:default
S
%s*synth2D
0	Parameter TXPOSTCURSOR_00 bound to: 6'b010100 
2default:default
R
%s*synth2C
/	Parameter TXPRECURSOR_01 bound to: 6'b000000 
2default:default
T
%s*synth2E
1	Parameter TXMAINCURSOR_01 bound to: 7'b1000100 
2default:default
S
%s*synth2D
0	Parameter TXPOSTCURSOR_01 bound to: 6'b001101 
2default:default
R
%s*synth2C
/	Parameter TXPRECURSOR_02 bound to: 6'b000000 
2default:default
T
%s*synth2E
1	Parameter TXMAINCURSOR_02 bound to: 7'b1000000 
2default:default
S
%s*synth2D
0	Parameter TXPOSTCURSOR_02 bound to: 6'b010000 
2default:default
R
%s*synth2C
/	Parameter TXPRECURSOR_03 bound to: 6'b000000 
2default:default
T
%s*synth2E
1	Parameter TXMAINCURSOR_03 bound to: 7'b1000110 
2default:default
S
%s*synth2D
0	Parameter TXPOSTCURSOR_03 bound to: 6'b001010 
2default:default
R
%s*synth2C
/	Parameter TXPRECURSOR_04 bound to: 6'b000000 
2default:default
T
%s*synth2E
1	Parameter TXMAINCURSOR_04 bound to: 7'b1010000 
2default:default
S
%s*synth2D
0	Parameter TXPOSTCURSOR_04 bound to: 6'b000000 
2default:default
R
%s*synth2C
/	Parameter TXPRECURSOR_05 bound to: 6'b001000 
2default:default
T
%s*synth2E
1	Parameter TXMAINCURSOR_05 bound to: 7'b1001000 
2default:default
S
%s*synth2D
0	Parameter TXPOSTCURSOR_05 bound to: 6'b000000 
2default:default
R
%s*synth2C
/	Parameter TXPRECURSOR_06 bound to: 6'b001010 
2default:default
T
%s*synth2E
1	Parameter TXMAINCURSOR_06 bound to: 7'b1000110 
2default:default
S
%s*synth2D
0	Parameter TXPOSTCURSOR_06 bound to: 6'b000000 
2default:default
R
%s*synth2C
/	Parameter TXPRECURSOR_07 bound to: 6'b001000 
2default:default
T
%s*synth2E
1	Parameter TXMAINCURSOR_07 bound to: 7'b0111000 
2default:default
S
%s*synth2D
0	Parameter TXPOSTCURSOR_07 bound to: 6'b010000 
2default:default
R
%s*synth2C
/	Parameter TXPRECURSOR_08 bound to: 6'b001010 
2default:default
T
%s*synth2E
1	Parameter TXMAINCURSOR_08 bound to: 7'b0111100 
2default:default
S
%s*synth2D
0	Parameter TXPOSTCURSOR_08 bound to: 6'b001010 
2default:default
R
%s*synth2C
/	Parameter TXPRECURSOR_09 bound to: 6'b001101 
2default:default
T
%s*synth2E
1	Parameter TXMAINCURSOR_09 bound to: 7'b1000100 
2default:default
S
%s*synth2D
0	Parameter TXPOSTCURSOR_09 bound to: 6'b000000 
2default:default
R
%s*synth2C
/	Parameter TXPRECURSOR_10 bound to: 6'b000000 
2default:default
T
%s*synth2E
1	Parameter TXMAINCURSOR_10 bound to: 7'b0111000 
2default:default
S
%s*synth2D
0	Parameter TXPOSTCURSOR_10 bound to: 6'b011001 
2default:default
Ó
synthesizing module '%s'638*oasys2%
v7_pcie_rxeq_scan2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_rxeq_scan.v2default:default2
662default:default8@Z8-638
\
%s*synth2M
9	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_GT_DEVICE bound to: GTP - type: string 
2default:default
_
%s*synth2P
<	Parameter PCIE_RXEQ_MODE_GEN3 bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter CONVERGE_MAX bound to: 22'b1011111010111100001000 
2default:default
h
%s*synth2Y
E	Parameter CONVERGE_MAX_BYPASS bound to: 22'b0111111100101000000101 
2default:default
J
%s*synth2;
'	Parameter FSM_IDLE bound to: 4'b0001 
2default:default
L
%s*synth2=
)	Parameter FSM_PRESET bound to: 4'b0010 
2default:default
N
%s*synth2?
+	Parameter FSM_CONVERGE bound to: 4'b0100 
2default:default
U
%s*synth2F
2	Parameter FSM_NEW_TXCOEFF_REQ bound to: 4'b1000 
2default:default
e
%s*synth2V
B	Parameter converge_max_cnt bound to: 22'b1011111010111100001000 
2default:default
l
%s*synth2]
I	Parameter converge_max_bypass_cnt bound to: 22'b0111111100101000000101 
2default:default
™
%done synthesizing module '%s' (%s#%s)256*oasys2%
v7_pcie_rxeq_scan2default:default2
522default:default2
12default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_rxeq_scan.v2default:default2
662default:default8@Z8-256
…
default block is never used226*oasys2v
`D:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_eq.v2default:default2
4012default:default8@Z8-226
¶
%done synthesizing module '%s' (%s#%s)256*oasys2#
v7_pcie_pipe_eq2default:default2
532default:default2
12default:default2v
`D:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_eq.v2default:default2
672default:default8@Z8-256
Ó
synthesizing module '%s'638*oasys2%
v7_pcie_gt_common2default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gt_common.v2default:default2
562default:default8@Z8-638
\
%s*synth2M
9	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_GT_DEVICE bound to: GTP - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_USE_MODE bound to: 1.0 - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
2default:default
Ï
synthesizing module '%s'638*oasys2$
v7_pcie_qpll_drp2default:default2w
aD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_qpll_drp.v2default:default2
672default:default8@Z8-638
[
%s*synth2L
8	Parameter PCIE_GT_DEVICE bound to: GTP - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_USE_MODE bound to: 1.0 - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
2default:default
L
%s*synth2=
)	Parameter LOAD_CNT_MAX bound to: 2'b11 
2default:default
J
%s*synth2;
'	Parameter INDEX_MAX bound to: 3'b110 
2default:default
U
%s*synth2F
2	Parameter ADDR_QPLL_FBDIV bound to: 8'b00110110 
2default:default
S
%s*synth2D
0	Parameter ADDR_QPLL_CFG bound to: 8'b00110010 
2default:default
S
%s*synth2D
0	Parameter ADDR_QPLL_LPF bound to: 8'b00110001 
2default:default
R
%s*synth2C
/	Parameter ADDR_CRSCODE bound to: 8'b10001000 
2default:default
`
%s*synth2Q
=	Parameter ADDR_QPLL_COARSE_FREQ_OVRD bound to: 8'b00110101 
2default:default
c
%s*synth2T
@	Parameter ADDR_QPLL_COARSE_FREQ_OVRD_EN bound to: 8'b00110110 
2default:default
X
%s*synth2I
5	Parameter ADDR_QPLL_LOCK_CFG bound to: 8'b00110100 
2default:default
^
%s*synth2O
;	Parameter MASK_QPLL_FBDIV bound to: 16'b1111110000000000 
2default:default
\
%s*synth2M
9	Parameter MASK_QPLL_CFG bound to: 16'b1111111110111111 
2default:default
\
%s*synth2M
9	Parameter MASK_QPLL_LPF bound to: 16'b1000011111111111 
2default:default
i
%s*synth2Z
F	Parameter MASK_QPLL_COARSE_FREQ_OVRD bound to: 16'b0000001111111111 
2default:default
l
%s*synth2]
I	Parameter MASK_QPLL_COARSE_FREQ_OVRD_EN bound to: 16'b1111011111111111 
2default:default
a
%s*synth2R
>	Parameter MASK_QPLL_LOCK_CFG bound to: 16'b1110011111111111 
2default:default
i
%s*synth2Z
F	Parameter NORM_QPLL_COARSE_FREQ_OVRD bound to: 16'b0000000000000000 
2default:default
l
%s*synth2]
I	Parameter NORM_QPLL_COARSE_FREQ_OVRD_EN bound to: 16'b0000000000000000 
2default:default
a
%s*synth2R
>	Parameter NORM_QPLL_LOCK_CFG bound to: 16'b0000000000000000 
2default:default
i
%s*synth2Z
F	Parameter OVRD_QPLL_COARSE_FREQ_OVRD bound to: 16'b0000000000000000 
2default:default
l
%s*synth2]
I	Parameter OVRD_QPLL_COARSE_FREQ_OVRD_EN bound to: 16'b0000100000000000 
2default:default
a
%s*synth2R
>	Parameter OVRD_QPLL_LOCK_CFG bound to: 16'b0000000000000000 
2default:default
Y
%s*synth2J
6	Parameter QPLL_FBDIV bound to: 16'b0000000100100000 
2default:default
_
%s*synth2P
<	Parameter GEN12_QPLL_FBDIV bound to: 16'b0000000101110000 
2default:default
^
%s*synth2O
;	Parameter GEN3_QPLL_FBDIV bound to: 16'b0000000100100000 
2default:default
]
%s*synth2N
:	Parameter GEN12_QPLL_CFG bound to: 16'b0000000001000000 
2default:default
\
%s*synth2M
9	Parameter GEN3_QPLL_CFG bound to: 16'b0000000001000000 
2default:default
]
%s*synth2N
:	Parameter GEN12_QPLL_LPF bound to: 16'b0110100000000000 
2default:default
\
%s*synth2M
9	Parameter GEN3_QPLL_LPF bound to: 16'b0110100000000000 
2default:default
O
%s*synth2@
,	Parameter FSM_IDLE bound to: 9'b000000001 
2default:default
O
%s*synth2@
,	Parameter FSM_LOAD bound to: 9'b000000010 
2default:default
O
%s*synth2@
,	Parameter FSM_READ bound to: 9'b000000100 
2default:default
O
%s*synth2@
,	Parameter FSM_RRDY bound to: 9'b000001000 
2default:default
P
%s*synth2A
-	Parameter FSM_WRITE bound to: 9'b000010000 
2default:default
O
%s*synth2@
,	Parameter FSM_WRDY bound to: 9'b000100000 
2default:default
O
%s*synth2@
,	Parameter FSM_DONE bound to: 9'b001000000 
2default:default
T
%s*synth2E
1	Parameter FSM_QPLLRESET bound to: 9'b010000000 
2default:default
S
%s*synth2D
0	Parameter FSM_QPLLLOCK bound to: 9'b100000000 
2default:default
®
%done synthesizing module '%s' (%s#%s)256*oasys2$
v7_pcie_qpll_drp2default:default2
542default:default2
12default:default2w
aD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_qpll_drp.v2default:default2
672default:default8@Z8-256
Ù
synthesizing module '%s'638*oasys2(
v7_pcie_qpll_wrapper2default:default2{
eD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_qpll_wrapper.v2default:default2
672default:default8@Z8-638
\
%s*synth2M
9	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_GT_DEVICE bound to: GTP - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_USE_MODE bound to: 1.0 - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter QPLL_FBDIV bound to: 10'b0100100000 
2default:default
O
%s*synth2@
,	Parameter GTP_QPLL_FBDIV bound to: 3'b101 
2default:default
á
%s*synth2x
d	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000010000000000000000000000001000000000000 
2default:default
æ
synthesizing module '%s'638*oasys2 
GTPE2_COMMON2default:default2K
5C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
47332default:default8@Z8-638
`
%s*synth2Q
=	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
2default:default
X
%s*synth2I
5	Parameter SIM_VERSION bound to: 1.0 - type: string 
2default:default
Q
%s*synth2B
.	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
2default:default
U
%s*synth2F
2	Parameter IS_GTGREFCLK0_INVERTED bound to: 1'b0 
2default:default
U
%s*synth2F
2	Parameter IS_GTGREFCLK1_INVERTED bound to: 1'b0 
2default:default
Y
%s*synth2J
6	Parameter IS_PLL0LOCKDETCLK_INVERTED bound to: 1'b0 
2default:default
Y
%s*synth2J
6	Parameter IS_PLL1LOCKDETCLK_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter PLL0_DMON_CFG bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter PLL1_DMON_CFG bound to: 1'b0 
2default:default
Y
%s*synth2J
6	Parameter RSVD_ATTR0 bound to: 16'b0000000000000000 
2default:default
Y
%s*synth2J
6	Parameter RSVD_ATTR1 bound to: 16'b0000000000000000 
2default:default
d
%s*synth2U
A	Parameter PLL0_INIT_CFG bound to: 24'b000000000000000000011110 
2default:default
d
%s*synth2U
A	Parameter PLL1_INIT_CFG bound to: 24'b000000000000000000011110 
2default:default
b
%s*synth2S
?	Parameter PLL0_CFG bound to: 27'b000000111110000001001001100 
2default:default
b
%s*synth2S
?	Parameter PLL1_CFG bound to: 27'b000000111110000001001001100 
2default:default
S
%s*synth2D
0	Parameter SIM_PLL0REFCLK_SEL bound to: 3'b001 
2default:default
S
%s*synth2D
0	Parameter SIM_PLL1REFCLK_SEL bound to: 3'b001 
2default:default
V
%s*synth2G
3	Parameter COMMON_CFG bound to: 0 - type: integer 
2default:default
á
%s*synth2x
d	Parameter BIAS_CFG bound to: 64'b0000000000000000000000000000000000000000000001010000000000000001 
2default:default
T
%s*synth2E
1	Parameter PLL_CLKOUT_CFG bound to: 8'b00000000 
2default:default
T
%s*synth2E
1	Parameter PLL0_LOCK_CFG bound to: 9'b111101000 
2default:default
T
%s*synth2E
1	Parameter PLL1_LOCK_CFG bound to: 9'b111101000 
2default:default
V
%s*synth2G
3	Parameter PLL0_FBDIV bound to: 5 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter PLL0_FBDIV_45 bound to: 5 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PLL0_REFCLK_DIV bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter PLL1_FBDIV bound to: 5 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter PLL1_FBDIV_45 bound to: 5 - type: integer 
2default:default
[
%s*synth2L
8	Parameter PLL1_REFCLK_DIV bound to: 1 - type: integer 
2default:default
˙
%done synthesizing module '%s' (%s#%s)256*oasys2 
GTPE2_COMMON2default:default2
552default:default2
12default:default2K
5C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
47332default:default8@Z8-256
∞
%done synthesizing module '%s' (%s#%s)256*oasys2(
v7_pcie_qpll_wrapper2default:default2
562default:default2
12default:default2{
eD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_qpll_wrapper.v2default:default2
672default:default8@Z8-256
™
%done synthesizing module '%s' (%s#%s)256*oasys2%
v7_pcie_gt_common2default:default2
572default:default2
12default:default2x
bD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gt_common.v2default:default2
562default:default8@Z8-256

synthesizing module '%s'638*oasys2&
v7_pcie_gt_wrapper2default:default2y
cD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gt_wrapper.v2default:default2
672default:default8@Z8-638
\
%s*synth2M
9	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter PCIE_SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1 - type: string 
2default:default
[
%s*synth2L
8	Parameter PCIE_GT_DEVICE bound to: GTP - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_USE_MODE bound to: 1.0 - type: string 
2default:default
Z
%s*synth2K
7	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
2default:default
Y
%s*synth2J
6	Parameter PCIE_LPM_DFE bound to: LPM - type: string 
2default:default
^
%s*synth2O
;	Parameter PCIE_LPM_DFE_GEN3 bound to: DFE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter PCIE_CHAN_BOND bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter PCIE_CHAN_BOND_EN bound to: TRUE - type: string 
2default:default
U
%s*synth2F
2	Parameter PCIE_LANE bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter PCIE_TX_EIDLE_ASSERT_DELAY bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001111 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001110 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_2 bound to: 7'b1001101 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_3 bound to: 7'b1001100 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000011 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000101 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000110 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
2default:default
[
%s*synth2L
8	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
2default:default
V
%s*synth2G
3	Parameter CPLL_FBDIV bound to: 5 - type: integer 
2default:default
S
%s*synth2D
0	Parameter OUT_DIV bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter CLK25_DIV bound to: 4 - type: integer 
2default:default
H
%s*synth29
%	Parameter CLKMUX_PD bound to: 1'b0 
2default:default
_
%s*synth2P
<	Parameter CPLL_CFG bound to: 24'b101101000000011111001100 
2default:default
Z
%s*synth2K
7	Parameter TX_XCLK_SEL bound to: TXUSR - type: string 
2default:default
\
%s*synth2M
9	Parameter TX_RXDETECT_CFG bound to: 14'b00000001100100 
2default:default
P
%s*synth2A
-	Parameter TX_RXDETECT_REF bound to: 3'b000 
2default:default
I
%s*synth2:
&	Parameter OOBCLK_SEL bound to: 1'b1 
2default:default
]
%s*synth2N
:	Parameter RXOOB_CLK_CFG bound to: FABRIC - type: string 
2default:default
|
%s*synth2m
Y	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000111001001 
2default:default
ï
%s*synth2Ö
q	Parameter RXCDR_CFG_GTX bound to: 72'b000100010000011111111110010000000110000000000001000001000000000000000000 
2default:default
†
%s*synth2ê
|	Parameter RXCDR_CFG_GTH bound to: 83'b00000000000001000000000011111111110001000000000000011000010000010000000000000011000 
2default:default
†
%s*synth2ê
|	Parameter RXCDR_CFG_GTP bound to: 83'b00000000000000000010000011111111110010000000110000000000001000001000001000000010000 
2default:default
J
%s*synth2;
'	Parameter TXSYNC_OVRD bound to: 1'b1 
2default:default
J
%s*synth2;
'	Parameter RXSYNC_OVRD bound to: 1'b1 
2default:default
O
%s*synth2@
,	Parameter TXSYNC_MULTILANE bound to: 1'b1 
2default:default
O
%s*synth2@
,	Parameter RXSYNC_MULTILANE bound to: 1'b1 
2default:default
\
%s*synth2M
9	Parameter CLK_COR_MIN_LAT bound to: 19 - type: integer 
2default:default
\
%s*synth2M
9	Parameter CLK_COR_MAX_LAT bound to: 21 - type: integer 
2default:default
ø
synthesizing module '%s'638*oasys2!
GTPE2_CHANNEL2default:default2K
5C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
40312default:default8@Z8-638
a
%s*synth2R
>	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
2default:default
^
%s*synth2O
;	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
2default:default
^
%s*synth2O
;	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
2default:default
e
%s*synth2V
B	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
2default:default
b
%s*synth2S
?	Parameter CHAN_BOND_KEEP_ALIGN bound to: TRUE - type: string 
2default:default
a
%s*synth2R
>	Parameter CHAN_BOND_SEQ_2_USE bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter CLK_CORRECT_USE bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter CLK_COR_KEEP_IDLE bound to: TRUE - type: string 
2default:default
`
%s*synth2Q
=	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
2default:default
`
%s*synth2Q
=	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
2default:default
_
%s*synth2P
<	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
2default:default
_
%s*synth2P
<	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
2default:default
c
%s*synth2T
@	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 
2default:default
`
%s*synth2Q
=	Parameter FTS_LANE_DESKEW_EN bound to: TRUE - type: string 
2default:default
Y
%s*synth2J
6	Parameter PCS_PCIE_EN bound to: TRUE - type: string 
2default:default
]
%s*synth2N
:	Parameter RXBUF_ADDR_MODE bound to: FULL - type: string 
2default:default
V
%s*synth2G
3	Parameter RXBUF_EN bound to: TRUE - type: string 
2default:default
f
%s*synth2W
C	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter RXBUF_RESET_ON_EIDLE bound to: TRUE - type: string 
2default:default
h
%s*synth2Y
E	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
2default:default
`
%s*synth2Q
=	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter RXOOB_CLK_CFG bound to: FABRIC - type: string 
2default:default
Y
%s*synth2J
6	Parameter RXSLIDE_MODE bound to: PMA - type: string 
2default:default
c
%s*synth2T
@	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
2default:default
b
%s*synth2S
?	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
2default:default
Z
%s*synth2K
7	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
2default:default
a
%s*synth2R
>	Parameter SATA_PLL_CFG bound to: VCO_3000MHZ - type: string 
2default:default
a
%s*synth2R
>	Parameter SHOW_REALIGN_COMMA bound to: FALSE - type: string 
2default:default
f
%s*synth2W
C	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
2default:default
`
%s*synth2Q
=	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
2default:default
c
%s*synth2T
@	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1 - type: string 
2default:default
X
%s*synth2I
5	Parameter SIM_VERSION bound to: 1.0 - type: string 
2default:default
W
%s*synth2H
4	Parameter TXBUF_EN bound to: FALSE - type: string 
2default:default
h
%s*synth2Y
E	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
2default:default
[
%s*synth2L
8	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
2default:default
b
%s*synth2S
?	Parameter TXPI_PPMCLK_SEL bound to: TXUSRCLK2 - type: string 
2default:default
[
%s*synth2L
8	Parameter TX_DRIVE_MODE bound to: PIPE - type: string 
2default:default
d
%s*synth2U
A	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
2default:default
Z
%s*synth2K
7	Parameter TX_XCLK_SEL bound to: TXUSR - type: string 
2default:default
P
%s*synth2A
-	Parameter ACJTAG_DEBUG_MODE bound to: 1'b0 
2default:default
J
%s*synth2;
'	Parameter ACJTAG_MODE bound to: 1'b0 
2default:default
K
%s*synth2<
(	Parameter ACJTAG_RESET bound to: 1'b0 
2default:default
H
%s*synth29
%	Parameter CFOK_CFG4 bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter CLK_COMMON_SWING bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter ES_CLK_PHASE_SEL bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter IS_CLKRSVD0_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter IS_CLKRSVD1_INVERTED bound to: 1'b0 
2default:default
V
%s*synth2G
3	Parameter IS_DMONITORCLK_INVERTED bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
2default:default
V
%s*synth2G
3	Parameter IS_SIGVALIDCLK_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
2default:default
K
%s*synth2<
(	Parameter LOOPBACK_CFG bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter PMA_LOOPBACK_CFG bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter PMA_RSV5 bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter PMA_RSV6 bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter PMA_RSV7 bound to: 1'b0 
2default:default
V
%s*synth2G
3	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
2default:default
V
%s*synth2G
3	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b1 
2default:default
V
%s*synth2G
3	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
2default:default
Y
%s*synth2J
6	Parameter RXLPM_BIAS_STARTUP_DISABLE bound to: 1'b0 
2default:default
I
%s*synth2:
&	Parameter RXLPM_CFG1 bound to: 1'b0 
2default:default
K
%s*synth2<
(	Parameter RXLPM_CM_CFG bound to: 1'b0 
2default:default
V
%s*synth2G
3	Parameter RXLPM_HOLD_DURING_EIDLE bound to: 1'b1 
2default:default
M
%s*synth2>
*	Parameter RXLPM_INCM_CFG bound to: 1'b1 
2default:default
M
%s*synth2>
*	Parameter RXLPM_IPCM_CFG bound to: 1'b0 
2default:default
H
%s*synth29
%	Parameter RXPI_CFG1 bound to: 1'b1 
2default:default
H
%s*synth29
%	Parameter RXPI_CFG2 bound to: 1'b1 
2default:default
R
%s*synth2C
/	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter RXSYNC_MULTILANE bound to: 1'b1 
2default:default
J
%s*synth2;
'	Parameter RXSYNC_OVRD bound to: 1'b1 
2default:default
M
%s*synth2>
*	Parameter RXSYNC_SKIP_DA bound to: 1'b0 
2default:default
K
%s*synth2<
(	Parameter RX_CLKMUX_EN bound to: 1'b1 
2default:default
H
%s*synth29
%	Parameter TXOOB_CFG bound to: 1'b1 
2default:default
H
%s*synth29
%	Parameter TXPI_CFG3 bound to: 1'b0 
2default:default
H
%s*synth29
%	Parameter TXPI_CFG4 bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter TXPI_GREY_SEL bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter TXPI_INVSTROBE_SEL bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter TXSYNC_MULTILANE bound to: 1'b1 
2default:default
J
%s*synth2;
'	Parameter TXSYNC_OVRD bound to: 1'b1 
2default:default
M
%s*synth2>
*	Parameter TXSYNC_SKIP_DA bound to: 1'b0 
2default:default
K
%s*synth2<
(	Parameter TX_CLKMUX_EN bound to: 1'b1 
2default:default
P
%s*synth2A
-	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
2default:default
P
%s*synth2A
-	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
2default:default
J
%s*synth2;
'	Parameter UCODEER_CLR bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
2default:default
Y
%s*synth2J
6	Parameter ES_HORZ_OFFSET bound to: 12'b000000010000 
2default:default
`
%s*synth2Q
=	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
2default:default
U
%s*synth2F
2	Parameter RX_OS_CFG bound to: 13'b0000010000000 
2default:default
Y
%s*synth2J
6	Parameter RXLPM_HF_CFG bound to: 14'b00001111110000 
2default:default
Y
%s*synth2J
6	Parameter RX_DEBUG_CFG bound to: 14'b00000000000000 
2default:default
\
%s*synth2M
9	Parameter TX_RXDETECT_CFG bound to: 14'b00000001100100 
2default:default
[
%s*synth2L
8	Parameter TERM_RCAL_CFG bound to: 15'b100001000010000 
2default:default
X
%s*synth2I
5	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
2default:default
\
%s*synth2M
9	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
2default:default
Z
%s*synth2K
7	Parameter RX_BIAS_CFG bound to: 16'b0000111100110011 
2default:default
X
%s*synth2I
5	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
2default:default
\
%s*synth2M
9	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
2default:default
W
%s*synth2H
4	Parameter TXPH_CFG bound to: 16'b0000011110000000 
2default:default
]
%s*synth2N
:	Parameter RXLPM_LF_CFG bound to: 18'b000000001111110000 
2default:default
]
%s*synth2N
:	Parameter ADAPT_CFG0 bound to: 20'b00000000000000000000 
2default:default
I
%s*synth2:
&	Parameter CFOK_CFG5 bound to: 2'b00 
2default:default
Q
%s*synth2B
.	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
2default:default
H
%s*synth29
%	Parameter PMA_RSV3 bound to: 2'b00 
2default:default
I
%s*synth2:
&	Parameter RX_CM_SEL bound to: 2'b11 
2default:default
I
%s*synth2:
&	Parameter TXPI_CFG0 bound to: 2'b00 
2default:default
I
%s*synth2:
&	Parameter TXPI_CFG1 bound to: 2'b00 
2default:default
I
%s*synth2:
&	Parameter TXPI_CFG2 bound to: 2'b00 
2default:default
c
%s*synth2T
@	Parameter DMONITOR_CFG bound to: 24'b000000000000101100000001 
2default:default
b
%s*synth2S
?	Parameter RXPHDLY_CFG bound to: 24'b000000000100000000100000 
2default:default
_
%s*synth2P
<	Parameter RXPH_CFG bound to: 24'b000000000000000000000000 
2default:default
b
%s*synth2S
?	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
2default:default
M
%s*synth2>
*	Parameter GEARBOX_MODE bound to: 3'b000 
2default:default
N
%s*synth2?
+	Parameter RXLPM_GC_CFG2 bound to: 3'b001 
2default:default
P
%s*synth2A
-	Parameter RXLPM_OSINT_CFG bound to: 3'b100 
2default:default
J
%s*synth2;
'	Parameter RXPI_CFG0 bound to: 3'b000 
2default:default
O
%s*synth2@
,	Parameter SATA_BURST_VAL bound to: 3'b100 
2default:default
O
%s*synth2@
,	Parameter SATA_EIDLE_VAL bound to: 3'b100 
2default:default
O
%s*synth2@
,	Parameter TERM_RCAL_OVRD bound to: 3'b000 
2default:default
J
%s*synth2;
'	Parameter TXPI_CFG5 bound to: 3'b000 
2default:default
Q
%s*synth2B
.	Parameter TXPI_SYNFREQ_PPM bound to: 3'b000 
2default:default
a
%s*synth2R
>	Parameter TX_EIDLE_ASSERT_DELAY bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b010 
2default:default
P
%s*synth2A
-	Parameter TX_RXDETECT_REF bound to: 3'b011 
2default:default
U
%s*synth2F
2	Parameter PMA_RSV bound to: 819 - type: integer 
2default:default
W
%s*synth2H
4	Parameter PMA_RSV2 bound to: 8256 - type: integer 
2default:default
S
%s*synth2D
0	Parameter TST_RSV bound to: 0 - type: integer 
2default:default
K
%s*synth2<
(	Parameter CFOK_CFG6 bound to: 4'b0000 
2default:default
X
%s*synth2I
5	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
2default:default
X
%s*synth2I
5	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
2default:default
V
%s*synth2G
3	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
2default:default
V
%s*synth2G
3	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b0000 
2default:default
W
%s*synth2H
4	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
2default:default
U
%s*synth2F
2	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
2default:default
J
%s*synth2;
'	Parameter PMA_RSV4 bound to: 4'b0000 
2default:default
T
%s*synth2E
1	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b0100 
2default:default
T
%s*synth2E
1	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
2default:default
K
%s*synth2<
(	Parameter RXLPM_CFG bound to: 4'b0110 
2default:default
O
%s*synth2@
,	Parameter RXLPM_HF_CFG3 bound to: 4'b0000 
2default:default
L
%s*synth2=
)	Parameter RX_CM_TRIM bound to: 4'b1010 
2default:default
T
%s*synth2E
1	Parameter SATA_BURST_SEQ_LEN bound to: 4'b1111 
2default:default
r
%s*synth2c
O	Parameter CFOK_CFG bound to: 43'b1001001000000000000000001000000111010000000 
2default:default
|
%s*synth2m
Y	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000100000000 
2default:default
N
%s*synth2?
+	Parameter ES_PRESCALE bound to: 5'b00000 
2default:default
R
%s*synth2C
/	Parameter RXBUFRESET_TIME bound to: 5'b00001 
2default:default
V
%s*synth2G
3	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
2default:default
T
%s*synth2E
1	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
2default:default
T
%s*synth2E
1	Parameter RXISCANRESET_TIME bound to: 5'b00001 
2default:default
P
%s*synth2A
-	Parameter RXLPM_HF_CFG2 bound to: 5'b01010 
2default:default
P
%s*synth2A
-	Parameter RXLPM_LF_CFG2 bound to: 5'b01010 
2default:default
T
%s*synth2E
1	Parameter RXOSCALRESET_TIME bound to: 5'b00011 
2default:default
W
%s*synth2H
4	Parameter RXOSCALRESET_TIMEOUT bound to: 5'b00000 
2default:default
R
%s*synth2C
/	Parameter RXPCSRESET_TIME bound to: 5'b00001 
2default:default
S
%s*synth2D
0	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
2default:default
R
%s*synth2C
/	Parameter RXPMARESET_TIME bound to: 5'b00011 
2default:default
R
%s*synth2C
/	Parameter TXPCSRESET_TIME bound to: 5'b00001 
2default:default
S
%s*synth2D
0	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
2default:default
R
%s*synth2C
/	Parameter TXPMARESET_TIME bound to: 5'b00011 
2default:default
N
%s*synth2?
+	Parameter ES_CONTROL bound to: 6'b000000 
2default:default
R
%s*synth2C
/	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 
2default:default
Q
%s*synth2B
.	Parameter RX_BUFFER_CFG bound to: 6'b000000 
2default:default
N
%s*synth2?
+	Parameter RX_DDI_SEL bound to: 6'b000000 
2default:default
N
%s*synth2?
+	Parameter TX_DEEMPH0 bound to: 6'b010100 
2default:default
N
%s*synth2?
+	Parameter TX_DEEMPH1 bound to: 6'b001011 
2default:default
N
%s*synth2?
+	Parameter CFOK_CFG2 bound to: 7'b0100000 
2default:default
N
%s*synth2?
+	Parameter CFOK_CFG3 bound to: 7'b0100000 
2default:default
T
%s*synth2E
1	Parameter RXLPMRESET_TIME bound to: 7'b0001111 
2default:default
N
%s*synth2?
+	Parameter RXOOB_CFG bound to: 7'b0000110 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001111 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001110 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_2 bound to: 7'b1001101 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_3 bound to: 7'b1001100 
2default:default
U
%s*synth2F
2	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000011 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000101 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000110 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
2default:default
T
%s*synth2E
1	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
2default:default
ú
%s*synth2å
x	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
ú
%s*synth2å
x	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
ù
%s*synth2ç
y	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
[
%s*synth2L
8	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00001001 
2default:default
Y
%s*synth2J
6	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
2default:default
U
%s*synth2F
2	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
2default:default
R
%s*synth2C
/	Parameter TXPI_PPM_CFG bound to: 8'b00000000 
2default:default
ú
%s*synth2å
x	Parameter RXCDR_CFG bound to: 83'b00000000000000000010000011111111110010000000110000000000001000001000001000000010000 
2default:default
U
%s*synth2F
2	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
2default:default
Q
%s*synth2B
.	Parameter RXDLY_LCFG bound to: 9'b000110000 
2default:default
S
%s*synth2D
0	Parameter RXLPM_GC_CFG bound to: 9'b111100010 
2default:default
Q
%s*synth2B
.	Parameter TXDLY_LCFG bound to: 9'b000110000 
2default:default
[
%s*synth2L
8	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
2default:default
[
%s*synth2L
8	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
2default:default
[
%s*synth2L
8	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
2default:default
Z
%s*synth2K
7	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0001001010 
2default:default
Z
%s*synth2K
7	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0001001010 
2default:default
Z
%s*synth2K
7	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0001001010 
2default:default
Z
%s*synth2K
7	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0110111100 
2default:default
Z
%s*synth2K
7	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0001000101 
2default:default
Z
%s*synth2K
7	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0001000101 
2default:default
Z
%s*synth2K
7	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0001000101 
2default:default
Z
%s*synth2K
7	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0110111100 
2default:default
X
%s*synth2I
5	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100011100 
2default:default
X
%s*synth2I
5	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
2default:default
X
%s*synth2I
5	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
2default:default
X
%s*synth2I
5	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
2default:default
X
%s*synth2I
5	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0000000000 
2default:default
X
%s*synth2I
5	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
2default:default
X
%s*synth2I
5	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
2default:default
X
%s*synth2I
5	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
2default:default
S
%s*synth2D
0	Parameter ES_PMA_CFG bound to: 10'b0000000000 
2default:default
\
%s*synth2M
9	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter CHAN_BOND_MAX_SKEW bound to: 7 - type: integer 
2default:default
]
%s*synth2N
:	Parameter CHAN_BOND_SEQ_LEN bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter CLK_COR_MAX_LAT bound to: 21 - type: integer 
2default:default
\
%s*synth2M
9	Parameter CLK_COR_MIN_LAT bound to: 19 - type: integer 
2default:default
_
%s*synth2P
<	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
2default:default
_
%s*synth2P
<	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter RXOUT_DIV bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
2default:default
X
%s*synth2I
5	Parameter RX_CLK25_DIV bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
2default:default
]
%s*synth2N
:	Parameter RX_SIG_VALID_DLY bound to: 10 - type: integer 
2default:default
X
%s*synth2I
5	Parameter SAS_MAX_COM bound to: 64 - type: integer 
2default:default
X
%s*synth2I
5	Parameter SAS_MIN_COM bound to: 36 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter TXOUT_DIV bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter TX_CLK25_DIV bound to: 4 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 
2default:default
˚
%done synthesizing module '%s' (%s#%s)256*oasys2!
GTPE2_CHANNEL2default:default2
582default:default2
12default:default2K
5C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v2default:default2
40312default:default8@Z8-256
¨
%done synthesizing module '%s' (%s#%s)256*oasys2&
v7_pcie_gt_wrapper2default:default2
592default:default2
12default:default2y
cD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gt_wrapper.v2default:default2
672default:default8@Z8-256
±
%done synthesizing module '%s' (%s#%s)256*oasys2(
v7_pcie_pipe_wrapper2default:default2
602default:default2
12default:default2{
eD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_pipe_wrapper.v2default:default2
1562default:default8@Z8-256
ß
%done synthesizing module '%s' (%s#%s)256*oasys2"
v7_pcie_gt_top2default:default2
612default:default2
12default:default2w
aD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_gt_top.vhd2default:default2
3162default:default8@Z8-256
∞
%done synthesizing module '%s' (%s#%s)256*oasys2)
pcie_7x_v2_2_core_top2default:default2
622default:default2
12default:default2y
cD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_core_top.vhd2default:default2
7962default:default8@Z8-256
å
%done synthesizing module '%s' (%s#%s)256*oasys2'
pcie_axi_trn_bridge2default:default2
632default:default2
12default:default2W
AC:/Users/vsilantiev/Documents/VACAC701new/pcie_axi_trn_bridge.vhd2default:default2
2272default:default8@Z8-256
Ä
%done synthesizing module '%s' (%s#%s)256*oasys2
	v6pcieDMA2default:default2
642default:default2
12default:default2V
@C:/Users/vsilantiev/Documents/VACAC701new/MySource/v6eb_pcie.vhd2default:default2
732default:default8@Z8-256
}
!design %s has unconnected port %s3331*oasys2
	v6pcieDMA2default:default2"
LEDs_IO_pin[7]2default:defaultZ8-3331
}
!design %s has unconnected port %s3331*oasys2
	v6pcieDMA2default:default2"
LEDs_IO_pin[5]2default:defaultZ8-3331
|
!design %s has unconnected port %s3331*oasys2
	v6pcieDMA2default:default2!
userclk_66MHz2default:defaultZ8-3331
ú
%s*synth2å
xFinished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 358.844 ; gain = 190.145
2default:default
ö
%s*synth2ä
vStart RTL Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 358.844 ; gain = 190.145
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
ä
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2)
int_pclk_sel_slave[3]2default:defaultZ8-3295
ä
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2)
int_pclk_sel_slave[2]2default:defaultZ8-3295
ä
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2)
int_pclk_sel_slave[1]2default:defaultZ8-3295
ä
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2)
int_pclk_sel_slave[0]2default:defaultZ8-3295
á
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2&
s_axis_tx_tuser[0]2default:defaultZ8-3295
~
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2
	rx_np_req2default:defaultZ8-3295
~
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2
	fc_sel[2]2default:defaultZ8-3295
~
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2
	fc_sel[1]2default:defaultZ8-3295
~
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2
	fc_sel[0]2default:defaultZ8-3295
â
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2(
cfg_mgmt_wr_readonly2default:defaultZ8-3295
í
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default21
cfg_err_atomic_egress_blocked2default:defaultZ8-3295
â
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2(
cfg_err_internal_cor2default:defaultZ8-3295
Ü
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2%
cfg_err_malformed2default:defaultZ8-3295
á
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2&
cfg_err_mc_blocked2default:defaultZ8-3295
Ö
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2$
cfg_err_poisoned2default:defaultZ8-3295
á
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2&
cfg_err_norecovery2default:defaultZ8-3295
Ä
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2
cfg_err_acs2default:defaultZ8-3295
ã
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2*
cfg_err_internal_uncor2default:defaultZ8-3295
â
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2(
cfg_pm_halt_aspm_l0s2default:defaultZ8-3295
à
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2'
cfg_pm_halt_aspm_l12default:defaultZ8-3295
ä
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2)
cfg_pm_force_state_en2default:defaultZ8-3295
ä
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2)
cfg_pm_force_state[1]2default:defaultZ8-3295
ä
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2)
cfg_pm_force_state[0]2default:defaultZ8-3295
á
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2&
cfg_interrupt_stat2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default23
cfg_pciecap_interrupt_msgnum[4]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default23
cfg_pciecap_interrupt_msgnum[3]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default23
cfg_pciecap_interrupt_msgnum[2]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default23
cfg_pciecap_interrupt_msgnum[1]2default:defaultZ8-3295
î
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default23
cfg_pciecap_interrupt_msgnum[0]2default:defaultZ8-3295
è
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2.
cfg_err_aer_headerlog[127]2default:defaultZ8-3295
è
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2.
cfg_err_aer_headerlog[126]2default:defaultZ8-3295
è
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2.
cfg_err_aer_headerlog[125]2default:defaultZ8-3295
è
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2.
cfg_err_aer_headerlog[124]2default:defaultZ8-3295
è
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2.
cfg_err_aer_headerlog[123]2default:defaultZ8-3295
è
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2.
cfg_err_aer_headerlog[122]2default:defaultZ8-3295
è
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2.
cfg_err_aer_headerlog[121]2default:defaultZ8-3295
è
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2.
cfg_err_aer_headerlog[120]2default:defaultZ8-3295
è
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2.
cfg_err_aer_headerlog[119]2default:defaultZ8-3295
è
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2.
cfg_err_aer_headerlog[118]2default:defaultZ8-3295
è
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2.
cfg_err_aer_headerlog[117]2default:defaultZ8-3295
è
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2.
cfg_err_aer_headerlog[116]2default:defaultZ8-3295
è
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2.
cfg_err_aer_headerlog[115]2default:defaultZ8-3295
è
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2.
cfg_err_aer_headerlog[114]2default:defaultZ8-3295
è
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2.
cfg_err_aer_headerlog[113]2default:defaultZ8-3295
è
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2.
cfg_err_aer_headerlog[112]2default:defaultZ8-3295
è
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2.
cfg_err_aer_headerlog[111]2default:defaultZ8-3295
è
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2.
cfg_err_aer_headerlog[110]2default:defaultZ8-3295
è
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2.
cfg_err_aer_headerlog[109]2default:defaultZ8-3295
è
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2.
cfg_err_aer_headerlog[108]2default:defaultZ8-3295
è
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2.
cfg_err_aer_headerlog[107]2default:defaultZ8-3295
è
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2.
cfg_err_aer_headerlog[106]2default:defaultZ8-3295
è
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2.
cfg_err_aer_headerlog[105]2default:defaultZ8-3295
è
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2.
cfg_err_aer_headerlog[104]2default:defaultZ8-3295
è
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2.
cfg_err_aer_headerlog[103]2default:defaultZ8-3295
è
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2.
cfg_err_aer_headerlog[102]2default:defaultZ8-3295
è
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2.
cfg_err_aer_headerlog[101]2default:defaultZ8-3295
è
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2.
cfg_err_aer_headerlog[100]2default:defaultZ8-3295
é
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2-
cfg_err_aer_headerlog[99]2default:defaultZ8-3295
é
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2-
cfg_err_aer_headerlog[98]2default:defaultZ8-3295
é
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2-
cfg_err_aer_headerlog[97]2default:defaultZ8-3295
é
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2-
cfg_err_aer_headerlog[96]2default:defaultZ8-3295
é
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2-
cfg_err_aer_headerlog[95]2default:defaultZ8-3295
é
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2-
cfg_err_aer_headerlog[94]2default:defaultZ8-3295
é
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2-
cfg_err_aer_headerlog[93]2default:defaultZ8-3295
é
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2-
cfg_err_aer_headerlog[92]2default:defaultZ8-3295
é
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2-
cfg_err_aer_headerlog[91]2default:defaultZ8-3295
é
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2-
cfg_err_aer_headerlog[90]2default:defaultZ8-3295
é
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2-
cfg_err_aer_headerlog[89]2default:defaultZ8-3295
é
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2-
cfg_err_aer_headerlog[88]2default:defaultZ8-3295
é
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2-
cfg_err_aer_headerlog[87]2default:defaultZ8-3295
é
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2-
cfg_err_aer_headerlog[86]2default:defaultZ8-3295
é
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2-
cfg_err_aer_headerlog[85]2default:defaultZ8-3295
é
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2-
cfg_err_aer_headerlog[84]2default:defaultZ8-3295
é
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2-
cfg_err_aer_headerlog[83]2default:defaultZ8-3295
é
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2-
cfg_err_aer_headerlog[82]2default:defaultZ8-3295
é
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2-
cfg_err_aer_headerlog[81]2default:defaultZ8-3295
é
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2-
cfg_err_aer_headerlog[80]2default:defaultZ8-3295
é
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2-
cfg_err_aer_headerlog[79]2default:defaultZ8-3295
é
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2-
cfg_err_aer_headerlog[78]2default:defaultZ8-3295
é
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2-
cfg_err_aer_headerlog[77]2default:defaultZ8-3295
é
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2-
cfg_err_aer_headerlog[76]2default:defaultZ8-3295
é
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2-
cfg_err_aer_headerlog[75]2default:defaultZ8-3295
é
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2-
cfg_err_aer_headerlog[74]2default:defaultZ8-3295
é
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2-
cfg_err_aer_headerlog[73]2default:defaultZ8-3295
é
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2-
cfg_err_aer_headerlog[72]2default:defaultZ8-3295
é
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2-
cfg_err_aer_headerlog[71]2default:defaultZ8-3295
é
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2-
cfg_err_aer_headerlog[70]2default:defaultZ8-3295
é
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2-
cfg_err_aer_headerlog[69]2default:defaultZ8-3295
é
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2-
cfg_err_aer_headerlog[68]2default:defaultZ8-3295
é
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2-
cfg_err_aer_headerlog[67]2default:defaultZ8-3295
é
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2-
cfg_err_aer_headerlog[66]2default:defaultZ8-3295
é
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2-
cfg_err_aer_headerlog[65]2default:defaultZ8-3295
é
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2-
cfg_err_aer_headerlog[64]2default:defaultZ8-3295
é
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2-
cfg_err_aer_headerlog[63]2default:defaultZ8-3295
é
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2-
cfg_err_aer_headerlog[62]2default:defaultZ8-3295
é
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2-
cfg_err_aer_headerlog[61]2default:defaultZ8-3295
é
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2-
cfg_err_aer_headerlog[60]2default:defaultZ8-3295
é
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2-
cfg_err_aer_headerlog[59]2default:defaultZ8-3295
é
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2-
cfg_err_aer_headerlog[58]2default:defaultZ8-3295
é
'tying undriven pin %s:%s to constant 0
3295*oasys2
	v7_pcie_i2default:default2-
cfg_err_aer_headerlog[57]2default:defaultZ8-3295
‘
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-32952default:default2
1002default:defaultZ17-14
]
-Analyzing %s Unisim elements for replacement
17*netlist2
402default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
õ
Loading clock regions from %s
13*device2d
PC:/Xilinx/Vivado/2013.3/data\parts/xilinx/artix7/artix7/xc7a200t/ClockRegion.xml2default:defaultZ21-13
ú
Loading clock buffers from %s
11*device2e
QC:/Xilinx/Vivado/2013.3/data\parts/xilinx/artix7/artix7/xc7a200t/ClockBuffers.xml2default:defaultZ21-11
ô
&Loading clock placement rules from %s
318*place2Y
EC:/Xilinx/Vivado/2013.3/data/parts/xilinx/artix7/ClockPlacerRules.xml2default:defaultZ30-318
ó
)Loading package pin functions from %s...
17*device2U
AC:/Xilinx/Vivado/2013.3/data\parts/xilinx/artix7/PinFunctions.xml2default:defaultZ21-17
ò
Loading package from %s
16*device2g
SC:/Xilinx/Vivado/2013.3/data\parts/xilinx/artix7/artix7/xc7a200t/fbg676/Package.xml2default:defaultZ21-16
å
Loading io standards from %s
15*device2V
BC:/Xilinx/Vivado/2013.3/data\./parts/xilinx/artix7/IOStandards.xml2default:defaultZ21-15
ò
+Loading device configuration modes from %s
14*device2T
@C:/Xilinx/Vivado/2013.3/data\parts/xilinx/artix7/ConfigModes.xml2default:defaultZ21-14
_
 Attempting to get a license: %s
78*common2&
Internal_bitstream2default:defaultZ17-78
]
Failed to get a license: %s
295*common2&
Internal_bitstream2default:defaultZ17-301
5

Processing XDC Constraints
244*projectZ1-262
å
Parsing XDC File [%s]
179*designutils2V
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:defaultZ20-179
ù
No nets matched '%s'.
507*	planAhead2p
\pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk22default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
2162default:default8@Z12-507
Œ
V%s: Object Type '%s' used for '%s' is currently not supported for elaborated netlist.
441*constraints2'
set_multicycle_path2default:default2
RTL_NEQ62default:default2
from2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
2582default:default8@Z18-441
Œ
V%s: Object Type '%s' used for '%s' is currently not supported for elaborated netlist.
441*constraints2'
set_multicycle_path2default:default2
RTL_NEQ62default:default2
from2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
2592default:default8@Z18-441
Œ
V%s: Object Type '%s' used for '%s' is currently not supported for elaborated netlist.
441*constraints2'
set_multicycle_path2default:default2
RTL_NEQ62default:default2
from2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
2602default:default8@Z18-441
Œ
V%s: Object Type '%s' used for '%s' is currently not supported for elaborated netlist.
441*constraints2'
set_multicycle_path2default:default2
RTL_NEQ62default:default2
from2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
2612default:default8@Z18-441
Œ
V%s: Object Type '%s' used for '%s' is currently not supported for elaborated netlist.
441*constraints2'
set_multicycle_path2default:default2
RTL_NEQ62default:default2
from2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
2622default:default8@Z18-441
Œ
V%s: Object Type '%s' used for '%s' is currently not supported for elaborated netlist.
441*constraints2'
set_multicycle_path2default:default2
RTL_NEQ62default:default2
from2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
2632default:default8@Z18-441
Œ
V%s: Object Type '%s' used for '%s' is currently not supported for elaborated netlist.
441*constraints2'
set_multicycle_path2default:default2
RTL_NEQ62default:default2
from2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
2642default:default8@Z18-441
Œ
V%s: Object Type '%s' used for '%s' is currently not supported for elaborated netlist.
441*constraints2'
set_multicycle_path2default:default2
RTL_NEQ62default:default2
from2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
2652default:default8@Z18-441
Ô
<Port '%s' already specified as part of a differential pair.
93*coretcl2!
adc_data_or_p2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
5302default:default8@Z2-93
Ô
<Port '%s' already specified as part of a differential pair.
93*coretcl2!
adc_data_or_p2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
5332default:default8@Z2-93
Ô
<Port '%s' already specified as part of a differential pair.
93*coretcl2!
adc_data_or_p2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
5342default:default8@Z2-93
ï
Finished Parsing XDC File [%s]
178*designutils2V
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:defaultZ20-178
Ø
ŸImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2V
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2b
ND:/Users/vsilantiev/VACAC701/VACAC701.runs/synth_1/.Xil/v6pcieDMA_propImpl.xdc2default:defaultZ1-236
å
Parsing XDC File [%s]
179*designutils2V
BD:/Users/vsilantiev/VACAC701/VACAC701.runs/synth_1/dont_buffer.xdc2default:defaultZ20-179
ï
Finished Parsing XDC File [%s]
178*designutils2V
BD:/Users/vsilantiev/VACAC701/VACAC701.runs/synth_1/dont_buffer.xdc2default:defaultZ20-178
Ø
ŸImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2V
BD:/Users/vsilantiev/VACAC701/VACAC701.runs/synth_1/dont_buffer.xdc2default:default2b
ND:/Users/vsilantiev/VACAC701/VACAC701.runs/synth_1/.Xil/v6pcieDMA_propImpl.xdc2default:defaultZ1-236
?
&Completed Processing XDC Constraints

245*projectZ1-263
|
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2
 2default:defaultZ28-143
ÿ
!Unisim Transformation Summary:
%s111*project2õ
Ü  A total of 3 instances were transformed.
  FDCP => FDCP (FDCE, FDPE, LDCE, LUT3, VCC): 2 instances
  IBUFGDS => IBUFDS: 1 instances
2default:defaultZ1-111
ö
%s*synth2ä
vStart RTL Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 726.871 ; gain = 558.172
2default:default
µ
%s*synth2•
êFinished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 726.871 ; gain = 558.172
2default:default
ù
%s*synth2ç
yFinished RTL Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 726.871 ; gain = 558.172
2default:default
Ï
merging register '%s' into '%s'3619*oasys2 
reg02_rv_reg2default:default2 
reg01_rv_reg2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
4512default:default8@Z8-4471
Ï
merging register '%s' into '%s'3619*oasys2 
reg03_rv_reg2default:default2 
reg01_rv_reg2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
4602default:default8@Z8-4471
Ï
merging register '%s' into '%s'3619*oasys2 
reg04_rv_reg2default:default2 
reg01_rv_reg2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
4682default:default8@Z8-4471
Ï
merging register '%s' into '%s'3619*oasys2 
reg05_rv_reg2default:default2 
reg01_rv_reg2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
4802default:default8@Z8-4471
Ï
merging register '%s' into '%s'3619*oasys2 
reg06_rv_reg2default:default2 
reg01_rv_reg2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
4942default:default8@Z8-4471
Ï
merging register '%s' into '%s'3619*oasys2 
reg07_rv_reg2default:default2 
reg01_rv_reg2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
5002default:default8@Z8-4471
Ï
merging register '%s' into '%s'3619*oasys2 
reg13_rv_reg2default:default2 
reg01_rv_reg2default:default2O
9C:/Users/vsilantiev/Documents/VACAC701new/MySource/Emul.v2default:default2
5322default:default8@Z8-4471
è
3inferred FSM for state register '%s' in module '%s'802*oasys2#
FSM_TLP_Cnt_reg2default:default2

RxIn_Delay2default:defaultZ8-802
Ç
merging register '%s' into '%s'3619*oasys2&
eb_FIFO_wsof_i_reg2default:default2$
eb_FIFO_we_i_reg2default:default2[
EC:/Users/vsilantiev/Documents/VACAC701new/MySource/rx_MWr_Channel.vhd2default:default2
1962default:default8@Z8-4471
Ç
merging register '%s' into '%s'3619*oasys2&
eb_FIFO_weof_i_reg2default:default2$
eb_FIFO_we_i_reg2default:default2[
EC:/Users/vsilantiev/Documents/VACAC701new/MySource/rx_MWr_Channel.vhd2default:default2
1972default:default8@Z8-4471
ô
3inferred FSM for state register '%s' in module '%s'802*oasys2'
RxCplDTrn_State_reg2default:default2$
rx_CplD_Transact2default:defaultZ8-802
Ç
merging register '%s' into '%s'3619*oasys2%
DMA_Cmd_Ack_i_reg2default:default2,
State_Is_LoadParam_i_reg2default:default2T
>C:/Users/vsilantiev/Documents/VACAC701new/MySource/DMA_FSM.vhd2default:default2
2452default:default8@Z8-4471
è
3inferred FSM for state register '%s' in module '%s'802*oasys2&
BusyDone_State_reg2default:default2
DMA_FSM2default:defaultZ8-802
í
3inferred FSM for state register '%s' in module '%s'802*oasys2"
FSM_REQ_us_reg2default:default2"
usDMA_Transact2default:defaultZ8-802
à
merging register '%s' into '%s'3619*oasys2'
dsFC_stop_2048B_reg2default:default2'
dsFC_stop_4096B_reg2default:default2]
GC:/Users/vsilantiev/Documents/VACAC701new/MySource/rx_dsDMA_Channel.vhd2default:default2
7602default:default8@Z8-4471
¢
3inferred FSM for state register '%s' in module '%s'802*oasys26
"Gen_Cfg_Irpt.edge_Intrpt_State_reg2default:default2

Interrupts2default:defaultZ8-802
ˇ
merging register '%s' into '%s'3619*oasys2#
DDR_rdc_v_i_reg2default:default2%
DDR_rdc_sof_i_reg2default:default2Z
DC:/Users/vsilantiev/Documents/VACAC701new/MySource/tx_Mem_Reader.vhd2default:default2
2182default:default8@Z8-4471
ñ
3inferred FSM for state register '%s' in module '%s'802*oasys2'
TxMReader_State_reg2default:default2!
tx_Mem_Reader2default:defaultZ8-802
˛
merging register '%s' into '%s'3619*oasys2%
pio_FC_stop_i_reg2default:default2$
us_FC_stop_i_reg2default:default2X
BC:/Users/vsilantiev/Documents/VACAC701new/MySource/tx_Transact.vhd2default:default2
4052default:default8@Z8-4471
ê
3inferred FSM for state register '%s' in module '%s'802*oasys2#
TxTrn_State_reg2default:default2
tx_Transact2default:defaultZ8-802
ì
3inferred FSM for state register '%s' in module '%s'802*oasys2
fsm_reg2default:default2*
v7_pcie_gtp_pipe_reset2default:defaultZ8-802
°
6No Re-encoding of one hot register '%s' in module '%s'3445*oasys2)
txsync_fsm.fsm_tx_reg2default:default2%
v7_pcie_pipe_sync2default:defaultZ8-3898
é
3inferred FSM for state register '%s' in module '%s'802*oasys2
fsm_reg2default:default2%
v7_pcie_rxeq_scan2default:defaultZ8-802
è
3inferred FSM for state register '%s' in module '%s'802*oasys2

fsm_tx_reg2default:default2#
v7_pcie_pipe_eq2default:defaultZ8-802
è
3inferred FSM for state register '%s' in module '%s'802*oasys2

fsm_rx_reg2default:default2#
v7_pcie_pipe_eq2default:defaultZ8-802
í
6No Re-encoding of one hot register '%s' in module '%s'3445*oasys2
fsm_reg2default:default2$
v7_pcie_qpll_drp2default:defaultZ8-3898
•
merging register '%s' into '%s'3619*oasys2(
bridge_reset_int_reg2default:default2&
user_reset_int_reg2default:default2y
cD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_core_top.vhd2default:default2
20462default:default8@Z8-4471
£
merging register '%s' into '%s'3619*oasys2&
bridge_reset_d_reg2default:default2&
user_reset_out_reg2default:default2y
cD:/Users/vsilantiev/VACAC701/VACAC701.srcs/sources_1/ip/v7_pcie/v7_pcie/source/v7_pcie_core_top.vhd2default:default2
20592default:default8@Z8-4471
¬
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2#
FSM_TLP_Cnt_reg2default:default2
one-hot2default:default2

RxIn_Delay2default:defaultZ8-3354
Ã
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2'
RxCplDTrn_State_reg2default:default2
one-hot2default:default2$
rx_CplD_Transact2default:defaultZ8-3354
¬
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2&
BusyDone_State_reg2default:default2
one-hot2default:default2
DMA_FSM2default:defaultZ8-3354
≈
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2"
FSM_REQ_us_reg2default:default2
one-hot2default:default2"
usDMA_Transact2default:defaultZ8-3354
’
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys26
"Gen_Cfg_Irpt.edge_Intrpt_State_reg2default:default2
one-hot2default:default2

Interrupts2default:defaultZ8-3354
…
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2'
TxMReader_State_reg2default:default2
one-hot2default:default2!
tx_Mem_Reader2default:defaultZ8-3354
√
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2#
TxTrn_State_reg2default:default2
one-hot2default:default2
tx_Transact2default:defaultZ8-3354
∆
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2
fsm_reg2default:default2
one-hot2default:default2*
v7_pcie_gtp_pipe_reset2default:defaultZ8-3354
¡
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2
fsm_reg2default:default2
one-hot2default:default2%
v7_pcie_rxeq_scan2default:defaultZ8-3354
¬
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2

fsm_tx_reg2default:default2
one-hot2default:default2#
v7_pcie_pipe_eq2default:defaultZ8-3354
¬
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2

fsm_rx_reg2default:default2
one-hot2default:default2#
v7_pcie_pipe_eq2default:defaultZ8-3354
ﬂ
!inferring latch for variable '%s'327*oasys2,
trn_tsrc_rdy_derived_reg2default:default2W
AC:/Users/vsilantiev/Documents/VACAC701new/pcie_axi_trn_bridge.vhd2default:default2
10102default:default8@Z8-327
<
%s*synth2-

Report RTL Partitions: 
2default:default
V
%s*synth2G
3+------+-----------------+------------+----------+
2default:default
V
%s*synth2G
3|      |RTL Partition    |Replication |Instances |
2default:default
V
%s*synth2G
3+------+-----------------+------------+----------+
2default:default
V
%s*synth2G
3|1     |ADC_emul__GC0    |           1|      3114|
2default:default
V
%s*synth2G
3|2     |rx_Transact__GB0 |           1|     24967|
2default:default
V
%s*synth2G
3|3     |rx_Transact__GB1 |           1|     12731|
2default:default
V
%s*synth2G
3|4     |tlpControl__GC0  |           1|     22924|
2default:default
V
%s*synth2G
3|5     |v6pcieDMA__GC0   |           1|     17503|
2default:default
V
%s*synth2G
3+------+-----------------+------------+----------+
2default:default
ç
%s*synth2~
jPart Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB8 0 RAMB16 0 RAMB18 100 RAMB36 50)
2default:default
±
%s*synth2°
åFinished Loading Part and Timing Information : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 726.871 ; gain = 558.172
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input     64 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input     57 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   3 Input     48 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input     48 Bit       Adders := 12    
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   2 Input     30 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     26 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit       Adders := 5     
2default:default
Q
%s*synth2B
.	   3 Input     17 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input     17 Bit       Adders := 8     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit       Adders := 10    
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input     13 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 6     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 6     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 7     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 15    
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 6     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 15    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit       Adders := 5     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              128 Bit    Registers := 12    
2default:default
Q
%s*synth2B
.	               72 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 78    
2default:default
Q
%s*synth2B
.	               60 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               58 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               48 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               36 Bit    Registers := 71    
2default:default
Q
%s*synth2B
.	               33 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 49    
2default:default
Q
%s*synth2B
.	               30 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               26 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               22 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	               19 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 28    
2default:default
Q
%s*synth2B
.	               17 Bit    Registers := 10    
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 27    
2default:default
Q
%s*synth2B
.	               15 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               14 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               13 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 6     
2default:default
Q
%s*synth2B
.	               11 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 28    
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 6     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 56    
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 9     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 89    
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 49    
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 65    
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 946   
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input    128 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   3 Input    128 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input    128 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input     72 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input     64 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   6 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input     64 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 74    
2default:default
Q
%s*synth2B
.	   5 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input     64 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  15 Input     64 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     36 Bit        Muxes := 132   
2default:default
Q
%s*synth2B
.	   2 Input     33 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 65    
2default:default
Q
%s*synth2B
.	   4 Input     32 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input     30 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     26 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   5 Input     22 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input     19 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   7 Input     19 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   5 Input     18 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   7 Input     18 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 16    
2default:default
Q
%s*synth2B
.	   8 Input     16 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	  15 Input     16 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 26    
2default:default
Q
%s*synth2B
.	  15 Input     15 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   5 Input     12 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   5 Input     10 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  15 Input     10 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	  10 Input      9 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      8 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 87    
2default:default
Q
%s*synth2B
.	   7 Input      8 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	  15 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input      7 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 28    
2default:default
Q
%s*synth2B
.	   4 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 49    
2default:default
Q
%s*synth2B
.	  64 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      6 Bit        Muxes := 12    
2default:default
Q
%s*synth2B
.	   5 Input      6 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   6 Input      5 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   3 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	  16 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 41    
2default:default
Q
%s*synth2B
.	   3 Input      4 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   7 Input      4 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 82    
2default:default
Q
%s*synth2B
.	  11 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  15 Input      4 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 63    
2default:default
Q
%s*synth2B
.	  10 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   6 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      3 Bit        Muxes := 11    
2default:default
Q
%s*synth2B
.	  14 Input      3 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	  15 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 12    
2default:default
Q
%s*synth2B
.	   5 Input      2 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      2 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 45    
2default:default
Q
%s*synth2B
.	  15 Input      1 Bit        Muxes := 19    
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 38    
2default:default
Q
%s*synth2B
.	  14 Input      1 Bit        Muxes := 12    
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 41    
2default:default
Q
%s*synth2B
.	  16 Input      1 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 13    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 583   
2default:default
Q
%s*synth2B
.	  10 Input      1 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 90    
2default:default
Q
%s*synth2B
.	  13 Input      1 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 20    
2default:default
F
%s*synth27
#Hierarchical RTL Component report 
2default:default
5
%s*synth2&
Module v6pcieDMA 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 1     
2default:default
F
%s*synth27
#Module v7_pcie_pcie_pipe_pipeline 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
=
%s*synth2.
Module v7_pcie_rxeq_scan 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               22 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 9     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   5 Input     22 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   5 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 8     
2default:default
C
%s*synth24
 Module v7_pcie_pcie_bram_7x__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
A
%s*synth22
Module v7_pcie_pcie_brams_7x 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
@
%s*synth21
Module v7_pcie_rxeq_scan__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               22 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 9     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   5 Input     22 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   5 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 8     
2default:default
9
%s*synth2*
Module tx_Mem_Reader 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 6     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               72 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 37    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     72 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   7 Input     64 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   5 Input     10 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   7 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 25    
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 12    
2default:default
>
%s*synth2/
Module v7_pcie_pipe_eq__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               19 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 6     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 14    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input     18 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   7 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   7 Input      6 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 15    
2default:default
B
%s*synth23
Module v7_pcie_pcie_pipe_misc 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
A
%s*synth22
Module v7_pcie_gt_wrapper__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
D
%s*synth25
!Module v7_pcie_gtp_pipe_rate__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 17    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	  14 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  14 Input      1 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 10    
2default:default
F
%s*synth27
#Module unimacro_BRAM_TDP_MACRO__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
@
%s*synth21
Module v7_pcie_pipe_user__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 32    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 6     
2default:default
;
%s*synth2,
Module v7_pcie_pcie_7x 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
3
%s*synth2$
Module DMA_FSM 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              128 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 15    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input    128 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input     32 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   7 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 1     
2default:default
C
%s*synth24
 Module unimacro_BRAM_TDP_MACRO 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
A
%s*synth22
Module v7_pcie_gt_wrapper__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
6
%s*synth2'
Module Interrupts 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input     30 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               30 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     30 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   5 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 7     
2default:default
@
%s*synth21
Module v7_pcie_pipe_sync__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 40    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   7 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 3     
2default:default
C
%s*synth24
 Module v7_pcie_gtp_pipe_drp__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
:
%s*synth2+
Module usDMA_Transact 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              128 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 11    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	   6 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
;
%s*synth2,
Module rx_MWr_Transact 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 6     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 17    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   8 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   6 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   8 Input     16 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input     12 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  11 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 3     
2default:default
A
%s*synth22
Module pcie_7x_v2_2_core_top 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
B
%s*synth23
Module v7_pcie_gtp_pipe_reset 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 14    
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 14    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 13    
2default:default
Q
%s*synth2B
.	  15 Input     16 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  16 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  16 Input      1 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
@
%s*synth21
Module v7_pcie_pipe_sync__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 40    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   7 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 3     
2default:default
C
%s*synth24
 Module v7_pcie_pcie_bram_7x__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module unimacro_BRAM_TDP_MACRO__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
6
%s*synth2'
Module RxIn_Delay 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 27    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   3 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   6 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 3     
2default:default
@
%s*synth21
Module v7_pcie_rxeq_scan__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               22 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 9     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   5 Input     22 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   5 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 8     
2default:default
F
%s*synth27
#Module unimacro_BRAM_TDP_MACRO__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
A
%s*synth22
Module v7_pcie_axi_basic_top 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
@
%s*synth21
Module v7_pcie_pipe_sync__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 40    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   7 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 3     
2default:default
@
%s*synth21
Module v7_pcie_qpll_wrapper 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
=
%s*synth2.
Module v7_pcie_pipe_user 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 32    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 6     
2default:default
6
%s*synth2'
Module DMA_FSM__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              128 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 15    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input    128 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input     32 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   7 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 1     
2default:default
:
%s*synth2+
Module FF_TagRam64x36 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               36 Bit    Registers := 66    
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     36 Bit        Muxes := 128   
2default:default
Q
%s*synth2B
.	  64 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 128   
2default:default
F
%s*synth27
#Module unimacro_BRAM_TDP_MACRO__6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
7
%s*synth2(
Module rx_Transact 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
<
%s*synth2-
Module rx_CplD_Transact 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	               36 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	               13 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               11 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 41    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   8 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input     36 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   8 Input     16 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  15 Input     15 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   3 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  15 Input      4 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   7 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
C
%s*synth24
 Module v7_pcie_pcie_bram_7x__4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module v7_pcie_axi_basic_rx_pipeline 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               22 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 15    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 12    
2default:default
E
%s*synth26
"Module v7_pcie_pcie_pipe_lane__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
@
%s*synth21
Module v7_pcie_pipe_user__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 32    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 6     
2default:default
@
%s*synth21
Module v7_pcie_pcie_bram_7x 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module v7_pcie_pcie_bram_7x__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
>
%s*synth2/
Module v7_pcie_pipe_eq__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               19 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 6     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 14    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input     18 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   7 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   7 Input      6 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 15    
2default:default
>
%s*synth2/
Module v7_pcie_pipe_eq__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               19 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 6     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 14    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input     18 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   7 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   7 Input      6 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 15    
2default:default
:
%s*synth2+
Module dsDMA_Transact 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               36 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 13    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     36 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 65    
2default:default
@
%s*synth21
Module v7_pcie_axi_basic_tx 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
B
%s*synth23
Module v7_pcie_pcie_pipe_lane 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
<
%s*synth2-
Module v7_pcie_qpll_drp 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 12    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	  10 Input      9 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input      1 Bit        Muxes := 3     
2default:default
I
%s*synth2:
&Module v7_pcie_axi_basic_rx_null_gen 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   3 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
E
%s*synth26
"Module v7_pcie_pcie_pipe_lane__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
>
%s*synth2/
Module v7_pcie_pipe_clock 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
C
%s*synth24
 Module v7_pcie_pcie_bram_7x__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
>
%s*synth2/
Module v7_pcie_qpll_reset 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 7     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 9     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  13 Input      1 Bit        Muxes := 6     
2default:default
9
%s*synth2*
Module DMA_Calculate 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input     64 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     57 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     48 Bit       Adders := 6     
2default:default
Q
%s*synth2B
.	   3 Input     48 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     26 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     17 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   3 Input     17 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input     13 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	               48 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               33 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               17 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	               13 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 18    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 16    
2default:default
Q
%s*synth2B
.	   2 Input     33 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 11    
2default:default
@
%s*synth21
Module v7_pcie_pipe_wrapper 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 8     
2default:default
6
%s*synth2'
Module tlpControl 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 22    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 6     
2default:default
D
%s*synth25
!Module v7_pcie_gtp_pipe_rate__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 17    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	  14 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  14 Input      1 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 10    
2default:default
=
%s*synth2.
Module v7_pcie_pipe_sync 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 40    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   7 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module v7_pcie_pcie_bram_top_7x 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
>
%s*synth2/
Module v7_pcie_gt_wrapper 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
<
%s*synth2-
Module v7_pcie_pcie_top 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
6
%s*synth2'
Module Regs_Group 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 25    
2default:default
Q
%s*synth2B
.	               60 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 31    
2default:default
Q
%s*synth2B
.	               14 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 76    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 20    
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 60    
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 110   
2default:default
I
%s*synth2:
&Module v7_pcie_gt_rx_valid_filter_7x 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   6 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 2     
2default:default
;
%s*synth2,
Module v7_pcie_pipe_eq 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               19 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 6     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 14    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input     19 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input     18 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   7 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      8 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   7 Input      6 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 15    
2default:default
E
%s*synth26
"Module v7_pcie_pcie_pipe_lane__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
=
%s*synth2.
Module v7_pcie_gt_common 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
D
%s*synth25
!Module v7_pcie_pcie_brams_7x__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
@
%s*synth21
Module v7_pcie_pipe_user__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 32    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 6     
2default:default
C
%s*synth24
 Module v7_pcie_pcie_bram_7x__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
6
%s*synth2'
Module eb_wrapper 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               15 Bit    Registers := 4     
2default:default
4
%s*synth2%
Module ADC_emul 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 15    
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 11    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 5     
2default:default
F
%s*synth27
#Module unimacro_BRAM_TDP_MACRO__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
A
%s*synth22
Module v7_pcie_gtp_pipe_rate 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 17    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	  14 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  14 Input      1 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 10    
2default:default
L
%s*synth2=
)Module v7_pcie_gt_rx_valid_filter_7x__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   6 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 2     
2default:default
@
%s*synth21
Module v7_pcie_axi_basic_rx 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module unimacro_BRAM_TDP_MACRO__5 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
A
%s*synth22
Module v7_pcie_gt_wrapper__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
L
%s*synth2=
)Module v7_pcie_gt_rx_valid_filter_7x__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   6 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 2     
2default:default
L
%s*synth2=
)Module v7_pcie_gt_rx_valid_filter_7x__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   6 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit        Muxes := 2     
2default:default
@
%s*synth21
Module v7_pcie_rxeq_scan__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     22 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               22 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               18 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 9     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   5 Input     22 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input     18 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	   5 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit        Muxes := 8     
2default:default
;
%s*synth2,
Module rx_MRd_Transact 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              128 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               58 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 9     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input    128 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   3 Input    128 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   5 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 4     
2default:default
=
%s*synth2.
Module Tx_Output_Arbitor 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 9     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   3 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 8     
2default:default
7
%s*synth2(
Module tx_Transact 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              128 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               26 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               14 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               13 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 27    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	  15 Input     64 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     26 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  15 Input     15 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     14 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  15 Input     10 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  15 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  15 Input      4 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 18    
2default:default
Q
%s*synth2B
.	  15 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 16    
2default:default
Q
%s*synth2B
.	  15 Input      1 Bit        Muxes := 19    
2default:default
C
%s*synth24
 Module v7_pcie_gtp_pipe_drp__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
:
%s*synth2+
Module v7_pcie_gt_top 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
@
%s*synth21
Module v7_pcie_gtp_pipe_drp 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
C
%s*synth24
 Module v7_pcie_pcie_bram_7x__3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module v7_pcie_axi_basic_tx_thrtl_ctl 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 17    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 19    
2default:default
F
%s*synth27
#Module unimacro_BRAM_TDP_MACRO__7 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
D
%s*synth25
!Module v7_pcie_gtp_pipe_rate__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 17    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	  14 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  14 Input      1 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 10    
2default:default
C
%s*synth24
 Module v7_pcie_gtp_pipe_drp__2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
<
%s*synth2-
Module DMA_Calculate__1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   3 Input     64 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     57 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     48 Bit       Adders := 6     
2default:default
Q
%s*synth2B
.	   3 Input     48 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     26 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     17 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   3 Input     17 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input     13 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	               48 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               33 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               17 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	               13 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 18    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 16    
2default:default
Q
%s*synth2B
.	   2 Input     33 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     13 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   8 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 11    
2default:default
I
%s*synth2:
&Module v7_pcie_axi_basic_tx_pipeline 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 6     
2default:default
?
%s*synth20
Module pcie_axi_trn_bridge 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
≥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\trn_rbar_hit_n_r1_reg[0] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
Ø
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\trn_rrem_n_r1_reg[2] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
Ø
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\trn_rrem_n_r1_reg[1] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[63] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[62] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[61] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[60] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[59] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[58] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[57] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[56] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[55] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[54] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[53] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[52] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[51] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[50] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[49] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[48] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[47] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[46] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[45] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[44] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[43] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[42] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[41] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[40] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[39] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[38] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[37] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[36] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[35] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[34] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[33] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[32] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
≥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\trn_rbar_hit_n_r1_reg[0] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
Ø
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\trn_rrem_n_r1_reg[2] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
Ø
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\trn_rrem_n_r1_reg[1] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[63] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[62] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[61] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[60] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[59] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[58] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[57] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[56] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[55] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[54] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[53] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[52] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[51] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[50] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[49] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[48] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[47] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[46] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[45] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[44] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[43] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[42] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[41] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[40] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[39] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[38] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[37] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[36] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[35] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[34] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[33] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2/
\MWr_Leng_in_Bytes_reg[32] 2default:default2#
rx_MWr_Transact2default:defaultZ8-3332
∞
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\trn_rrem_n_r1_reg[2] 2default:default2$
rx_CplD_Transact2default:defaultZ8-3332
∞
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\trn_rrem_n_r1_reg[1] 2default:default2$
rx_CplD_Transact2default:defaultZ8-3332
≤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\tRAM_dina_aInc_reg[35] 2default:default2$
rx_CplD_Transact2default:defaultZ8-3332
≤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\tRAM_dina_aInc_reg[34] 2default:default2$
rx_CplD_Transact2default:defaultZ8-3332
≤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\tRAM_dina_aInc_reg[33] 2default:default2$
rx_CplD_Transact2default:defaultZ8-3332
≤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\tRAM_dina_aInc_reg[32] 2default:default2$
rx_CplD_Transact2default:defaultZ8-3332
≤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\hazard_content_reg[35] 2default:default2$
rx_CplD_Transact2default:defaultZ8-3332
≤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\hazard_content_reg[34] 2default:default2$
rx_CplD_Transact2default:defaultZ8-3332
≤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\hazard_content_reg[33] 2default:default2$
rx_CplD_Transact2default:defaultZ8-3332
≤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\hazard_content_reg[32] 2default:default2$
rx_CplD_Transact2default:defaultZ8-3332
±
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\tRAM_DoutA_r1_reg[35] 2default:default2$
rx_CplD_Transact2default:defaultZ8-3332
±
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\tRAM_DoutA_r1_reg[34] 2default:default2$
rx_CplD_Transact2default:defaultZ8-3332
±
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\tRAM_DoutA_r1_reg[33] 2default:default2$
rx_CplD_Transact2default:defaultZ8-3332
±
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2+
\tRAM_DoutA_r1_reg[32] 2default:default2$
rx_CplD_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\tRAM_DoutA_latch_reg[35] 2default:default2$
rx_CplD_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\tRAM_DoutA_latch_reg[34] 2default:default2$
rx_CplD_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\tRAM_DoutA_latch_reg[33] 2default:default2$
rx_CplD_Transact2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2.
\tRAM_DoutA_latch_reg[32] 2default:default2$
rx_CplD_Transact2default:defaultZ8-3332
∞
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\trn_rrem_n_r2_reg[2] 2default:default2$
rx_CplD_Transact2default:defaultZ8-3332
∞
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\trn_rrem_n_r2_reg[1] 2default:default2$
rx_CplD_Transact2default:defaultZ8-3332
∞
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\trn_rrem_n_r3_reg[2] 2default:default2$
rx_CplD_Transact2default:defaultZ8-3332
∞
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\trn_rrem_n_r3_reg[1] 2default:default2$
rx_CplD_Transact2default:defaultZ8-3332
∞
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\trn_rrem_n_r4_reg[2] 2default:default2$
rx_CplD_Transact2default:defaultZ8-3332
∞
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\trn_rrem_n_r4_reg[1] 2default:default2$
rx_CplD_Transact2default:defaultZ8-3332
∞
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\trn_rrem_n_r1_reg[2] 2default:default2$
rx_CplD_Transact2default:defaultZ8-3332
∞
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2*
\trn_rrem_n_r1_reg[1] 2default:default2$
rx_CplD_Transact2default:defaultZ8-3332
≤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\tRAM_dina_aInc_reg[35] 2default:default2$
rx_CplD_Transact2default:defaultZ8-3332
≤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\tRAM_dina_aInc_reg[34] 2default:default2$
rx_CplD_Transact2default:defaultZ8-3332
≤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\tRAM_dina_aInc_reg[33] 2default:default2$
rx_CplD_Transact2default:defaultZ8-3332
≤
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2,
\tRAM_dina_aInc_reg[32] 2default:default2$
rx_CplD_Transact2default:defaultZ8-3332
‘
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-33322default:default2
1002default:defaultZ17-14
…
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys25
!Rx_Input_Delays/trn_rrem_n_r1_reg2default:default2
82default:default2
42default:default2X
BC:/Users/vsilantiev/Documents/VACAC701new/MySource/RxIn_Delays.vhd2default:default2
2552default:default8@Z8-3936
|
!design %s has unconnected port %s3331*oasys2
	v6pcieDMA2default:default2!
userclk_66MHz2default:defaultZ8-3331
©
%s*synth2ô
ÑFinished Cross Boundary Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 726.871 ; gain = 558.172
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
´
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2C
/theTlpControli_3/tx_Itf/\us_DMA_Bytes_i_reg[1] 2default:defaultZ8-3333
Ø
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2G
3theTlpControli_3/Memory_Space/\Sys_Error_i_reg[24] 2default:defaultZ8-3333
Ø
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2G
3theTlpControli_3/Memory_Space/\DG_Status_i_reg[24] 2default:defaultZ8-3333
∂
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2N
:theTlpControli_3/Memory_Space/\class_CTL_Status_i_reg[24] 2default:defaultZ8-3333
∂
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2N
:theTlpControli_3/Memory_Space/\Opto_Link_Status_i_reg[24] 2default:defaultZ8-3333
µ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2M
9theTlpControli_3/Memory_Space/\eb_FIFO_Status_r1_reg[24] 2default:defaultZ8-3333
∂
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2N
:theTlpControli_3/Memory_Space/\H2B_FIFO_Status_r1_reg[24] 2default:defaultZ8-3333
∂
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2N
:theTlpControli_3/Memory_Space/\B2H_FIFO_Status_r1_reg[24] 2default:defaultZ8-3333
¨
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2D
0theTlpControli_3/Memory_Space/\dlm_rd_r_reg[24] 2default:defaultZ8-3333
¨
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2D
0theTlpControli_3/Memory_Space/\ctl_td_r_reg[24] 2default:defaultZ8-3333
Æ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2F
2theTlpControli_3/Memory_Space/\reg08_rd_r_reg[24] 2default:defaultZ8-3333
Ø
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2G
3theTlpControli_3/Memory_Space/\Sys_Error_i_reg[25] 2default:defaultZ8-3333
Ø
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2G
3theTlpControli_3/Memory_Space/\DG_Status_i_reg[25] 2default:defaultZ8-3333
∂
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2N
:theTlpControli_3/Memory_Space/\class_CTL_Status_i_reg[25] 2default:defaultZ8-3333
∂
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2N
:theTlpControli_3/Memory_Space/\Opto_Link_Status_i_reg[25] 2default:defaultZ8-3333
µ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2M
9theTlpControli_3/Memory_Space/\eb_FIFO_Status_r1_reg[25] 2default:defaultZ8-3333
∂
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2N
:theTlpControli_3/Memory_Space/\H2B_FIFO_Status_r1_reg[25] 2default:defaultZ8-3333
∂
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2N
:theTlpControli_3/Memory_Space/\B2H_FIFO_Status_r1_reg[25] 2default:defaultZ8-3333
¨
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2D
0theTlpControli_3/Memory_Space/\dlm_rd_r_reg[25] 2default:defaultZ8-3333
¨
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2D
0theTlpControli_3/Memory_Space/\ctl_td_r_reg[25] 2default:defaultZ8-3333
Æ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2F
2theTlpControli_3/Memory_Space/\reg08_rd_r_reg[25] 2default:defaultZ8-3333
Ø
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2G
3theTlpControli_3/Memory_Space/\Sys_Error_i_reg[26] 2default:defaultZ8-3333
Ø
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2G
3theTlpControli_3/Memory_Space/\DG_Status_i_reg[26] 2default:defaultZ8-3333
∂
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2N
:theTlpControli_3/Memory_Space/\class_CTL_Status_i_reg[26] 2default:defaultZ8-3333
∂
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2N
:theTlpControli_3/Memory_Space/\Opto_Link_Status_i_reg[26] 2default:defaultZ8-3333
µ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2M
9theTlpControli_3/Memory_Space/\eb_FIFO_Status_r1_reg[26] 2default:defaultZ8-3333
∂
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2N
:theTlpControli_3/Memory_Space/\H2B_FIFO_Status_r1_reg[26] 2default:defaultZ8-3333
∂
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2N
:theTlpControli_3/Memory_Space/\B2H_FIFO_Status_r1_reg[26] 2default:defaultZ8-3333
¨
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2D
0theTlpControli_3/Memory_Space/\dlm_rd_r_reg[26] 2default:defaultZ8-3333
¨
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2D
0theTlpControli_3/Memory_Space/\ctl_td_r_reg[26] 2default:defaultZ8-3333
Æ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2F
2theTlpControli_3/Memory_Space/\reg08_rd_r_reg[26] 2default:defaultZ8-3333
Ø
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2G
3theTlpControli_3/Memory_Space/\Sys_Error_i_reg[27] 2default:defaultZ8-3333
Ø
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2G
3theTlpControli_3/Memory_Space/\DG_Status_i_reg[27] 2default:defaultZ8-3333
∂
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2N
:theTlpControli_3/Memory_Space/\class_CTL_Status_i_reg[27] 2default:defaultZ8-3333
∂
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2N
:theTlpControli_3/Memory_Space/\Opto_Link_Status_i_reg[27] 2default:defaultZ8-3333
µ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2M
9theTlpControli_3/Memory_Space/\eb_FIFO_Status_r1_reg[27] 2default:defaultZ8-3333
∂
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2N
:theTlpControli_3/Memory_Space/\H2B_FIFO_Status_r1_reg[27] 2default:defaultZ8-3333
∂
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2N
:theTlpControli_3/Memory_Space/\B2H_FIFO_Status_r1_reg[27] 2default:defaultZ8-3333
¨
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2D
0theTlpControli_3/Memory_Space/\dlm_rd_r_reg[27] 2default:defaultZ8-3333
¨
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2D
0theTlpControli_3/Memory_Space/\ctl_td_r_reg[27] 2default:defaultZ8-3333
Æ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2F
2theTlpControli_3/Memory_Space/\reg08_rd_r_reg[27] 2default:defaultZ8-3333
Ø
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2G
3theTlpControli_3/Memory_Space/\Sys_Error_i_reg[28] 2default:defaultZ8-3333
Ø
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2G
3theTlpControli_3/Memory_Space/\DG_Status_i_reg[28] 2default:defaultZ8-3333
∂
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2N
:theTlpControli_3/Memory_Space/\class_CTL_Status_i_reg[28] 2default:defaultZ8-3333
∂
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2N
:theTlpControli_3/Memory_Space/\Opto_Link_Status_i_reg[28] 2default:defaultZ8-3333
µ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2M
9theTlpControli_3/Memory_Space/\eb_FIFO_Status_r1_reg[28] 2default:defaultZ8-3333
∂
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2N
:theTlpControli_3/Memory_Space/\H2B_FIFO_Status_r1_reg[28] 2default:defaultZ8-3333
∂
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2N
:theTlpControli_3/Memory_Space/\B2H_FIFO_Status_r1_reg[28] 2default:defaultZ8-3333
¨
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2D
0theTlpControli_3/Memory_Space/\dlm_rd_r_reg[28] 2default:defaultZ8-3333
¨
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2D
0theTlpControli_3/Memory_Space/\ctl_td_r_reg[28] 2default:defaultZ8-3333
Æ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2F
2theTlpControli_3/Memory_Space/\reg08_rd_r_reg[28] 2default:defaultZ8-3333
Ø
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2G
3theTlpControli_3/Memory_Space/\Sys_Error_i_reg[29] 2default:defaultZ8-3333
Ø
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2G
3theTlpControli_3/Memory_Space/\DG_Status_i_reg[29] 2default:defaultZ8-3333
∂
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2N
:theTlpControli_3/Memory_Space/\class_CTL_Status_i_reg[29] 2default:defaultZ8-3333
∂
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2N
:theTlpControli_3/Memory_Space/\Opto_Link_Status_i_reg[29] 2default:defaultZ8-3333
µ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2M
9theTlpControli_3/Memory_Space/\eb_FIFO_Status_r1_reg[29] 2default:defaultZ8-3333
∂
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2N
:theTlpControli_3/Memory_Space/\H2B_FIFO_Status_r1_reg[29] 2default:defaultZ8-3333
∂
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2N
:theTlpControli_3/Memory_Space/\B2H_FIFO_Status_r1_reg[29] 2default:defaultZ8-3333
¨
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2D
0theTlpControli_3/Memory_Space/\dlm_rd_r_reg[29] 2default:defaultZ8-3333
¨
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2D
0theTlpControli_3/Memory_Space/\ctl_td_r_reg[29] 2default:defaultZ8-3333
Æ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2F
2theTlpControli_3/Memory_Space/\reg08_rd_r_reg[29] 2default:defaultZ8-3333
Ø
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2G
3theTlpControli_3/Memory_Space/\Sys_Error_i_reg[30] 2default:defaultZ8-3333
Ø
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2G
3theTlpControli_3/Memory_Space/\DG_Status_i_reg[30] 2default:defaultZ8-3333
∂
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2N
:theTlpControli_3/Memory_Space/\class_CTL_Status_i_reg[30] 2default:defaultZ8-3333
∂
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2N
:theTlpControli_3/Memory_Space/\Opto_Link_Status_i_reg[30] 2default:defaultZ8-3333
µ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2M
9theTlpControli_3/Memory_Space/\eb_FIFO_Status_r1_reg[30] 2default:defaultZ8-3333
∂
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2N
:theTlpControli_3/Memory_Space/\H2B_FIFO_Status_r1_reg[30] 2default:defaultZ8-3333
∂
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2N
:theTlpControli_3/Memory_Space/\B2H_FIFO_Status_r1_reg[30] 2default:defaultZ8-3333
¨
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2D
0theTlpControli_3/Memory_Space/\dlm_rd_r_reg[30] 2default:defaultZ8-3333
¨
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2D
0theTlpControli_3/Memory_Space/\ctl_td_r_reg[30] 2default:defaultZ8-3333
Æ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2F
2theTlpControli_3/Memory_Space/\reg08_rd_r_reg[30] 2default:defaultZ8-3333
Ø
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2G
3theTlpControli_3/Memory_Space/\Sys_Error_i_reg[31] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2L
8theTlpControli_3/Memory_Space/\General_Status_i_reg[31] 2default:defaultZ8-3333
Ø
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2G
3theTlpControli_3/Memory_Space/\DG_Status_i_reg[31] 2default:defaultZ8-3333
∂
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2N
:theTlpControli_3/Memory_Space/\class_CTL_Status_i_reg[31] 2default:defaultZ8-3333
∂
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2N
:theTlpControli_3/Memory_Space/\Opto_Link_Status_i_reg[31] 2default:defaultZ8-3333
µ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2M
9theTlpControli_3/Memory_Space/\eb_FIFO_Status_r1_reg[31] 2default:defaultZ8-3333
∂
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2N
:theTlpControli_3/Memory_Space/\H2B_FIFO_Status_r1_reg[31] 2default:defaultZ8-3333
∂
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2N
:theTlpControli_3/Memory_Space/\B2H_FIFO_Status_r1_reg[31] 2default:defaultZ8-3333
¨
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2D
0theTlpControli_3/Memory_Space/\dlm_rd_r_reg[31] 2default:defaultZ8-3333
¨
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2D
0theTlpControli_3/Memory_Space/\ctl_td_r_reg[31] 2default:defaultZ8-3333
Æ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2F
2theTlpControli_3/Memory_Space/\reg08_rd_r_reg[31] 2default:defaultZ8-3333
Ø
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2G
3theTlpControli_3/Memory_Space/\Sys_Error_i_reg[16] 2default:defaultZ8-3333
Ø
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2G
3theTlpControli_3/Memory_Space/\DG_Status_i_reg[16] 2default:defaultZ8-3333
∂
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2N
:theTlpControli_3/Memory_Space/\class_CTL_Status_i_reg[16] 2default:defaultZ8-3333
∂
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2N
:theTlpControli_3/Memory_Space/\Opto_Link_Status_i_reg[16] 2default:defaultZ8-3333
¨
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2D
0theTlpControli_3/Memory_Space/\dlm_rd_r_reg[16] 2default:defaultZ8-3333
¨
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2D
0theTlpControli_3/Memory_Space/\ctl_td_r_reg[16] 2default:defaultZ8-3333
Æ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2F
2theTlpControli_3/Memory_Space/\reg08_rd_r_reg[16] 2default:defaultZ8-3333
Ø
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2G
3theTlpControli_3/Memory_Space/\Sys_Error_i_reg[17] 2default:defaultZ8-3333
Ø
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2G
3theTlpControli_3/Memory_Space/\DG_Status_i_reg[17] 2default:defaultZ8-3333
∂
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2N
:theTlpControli_3/Memory_Space/\class_CTL_Status_i_reg[17] 2default:defaultZ8-3333
∂
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2N
:theTlpControli_3/Memory_Space/\Opto_Link_Status_i_reg[17] 2default:defaultZ8-3333
¨
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2D
0theTlpControli_3/Memory_Space/\dlm_rd_r_reg[17] 2default:defaultZ8-3333
¨
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2D
0theTlpControli_3/Memory_Space/\ctl_td_r_reg[17] 2default:defaultZ8-3333
Æ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2F
2theTlpControli_3/Memory_Space/\reg08_rd_r_reg[17] 2default:defaultZ8-3333
Ø
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2G
3theTlpControli_3/Memory_Space/\DG_Status_i_reg[18] 2default:defaultZ8-3333
∂
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2N
:theTlpControli_3/Memory_Space/\class_CTL_Status_i_reg[18] 2default:defaultZ8-3333
∂
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2N
:theTlpControli_3/Memory_Space/\Opto_Link_Status_i_reg[18] 2default:defaultZ8-3333
µ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2M
9theTlpControli_3/Memory_Space/\eb_FIFO_Status_r1_reg[18] 2default:defaultZ8-3333
‘
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-33332default:default2
1002default:defaultZ17-14
û
%s*synth2é
zFinished Area Optimization : Time (s): cpu = 00:02:02 ; elapsed = 00:02:19 . Memory (MB): peak = 887.828 ; gain = 719.129
2default:default
œ
$%s for constraint at line %s of %s.
3321*oasys2&
Empty through list2default:default2
2482default:default2V
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2X
BD:/Users/vsilantiev/VACAC701/VACAC701.srcs/constrs_1/new/ac701.xdc2default:default2
2482default:default8@Z8-3321
≠
%s*synth2ù
àFinished Applying XDC Timing Constraints : Time (s): cpu = 00:02:03 ; elapsed = 00:02:20 . Memory (MB): peak = 948.656 ; gain = 779.957
2default:default
†
%s*synth2ê
|Finished Timing Optimization : Time (s): cpu = 00:02:06 ; elapsed = 00:02:23 . Memory (MB): peak = 964.676 ; gain = 795.977
2default:default
ÿ
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_132632default:default2
output2default:default2
O2default:defaultZ8-620
Ÿ
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2x
d\pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/mmcm_lock_reg1_reg 2default:default2Ä
l\pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ÿ
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2z
f\pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg1_reg[0] 2default:default2~
j\pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg1_reg 2default:defaultZ8-139
ÿ
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2~
j\pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg1_reg 2default:default2z
f\pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg1_reg[0] 2default:defaultZ8-139
Ÿ
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2Ä
l\pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/mmcm_lock_reg1_reg 2default:default2x
d\pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ÿ
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_132632default:default2
output2default:default2
O2default:defaultZ8-620
Ÿ
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2x
d\pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/mmcm_lock_reg1_reg 2default:default2Ä
l\pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ÿ
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2z
f\pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg1_reg[0] 2default:default2~
j\pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg1_reg 2default:defaultZ8-139
ÿ
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2~
j\pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg1_reg 2default:default2z
f\pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg1_reg[0] 2default:defaultZ8-139
Ÿ
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2Ä
l\pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/mmcm_lock_reg1_reg 2default:default2x
d\pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ÿ
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_132632default:default2
output2default:default2
O2default:defaultZ8-620
Ÿ
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2x
d\pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/mmcm_lock_reg1_reg 2default:default2Ä
l\pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ÿ
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2z
f\pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg1_reg[0] 2default:default2~
j\pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg1_reg 2default:defaultZ8-139
ÿ
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2~
j\pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg1_reg 2default:default2z
f\pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg1_reg[0] 2default:defaultZ8-139
Ÿ
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2Ä
l\pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/mmcm_lock_reg1_reg 2default:default2x
d\pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ÿ
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_132632default:default2
output2default:default2
O2default:defaultZ8-620
Ÿ
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2x
d\pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/mmcm_lock_reg1_reg 2default:default2Ä
l\pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ÿ
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2z
f\pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg1_reg[0] 2default:default2~
j\pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg1_reg 2default:defaultZ8-139
ÿ
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2~
j\pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg1_reg 2default:default2z
f\pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg1_reg[0] 2default:defaultZ8-139
Ÿ
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2Ä
l\pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/mmcm_lock_reg1_reg 2default:default2x
d\pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ÿ
Rskipping %s-propagation across instance '%s' with timing assertions on %s pin '%s'620*oasys2
	inversion2default:default2
i_132632default:default2
output2default:default2
O2default:defaultZ8-620
Ÿ
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2x
d\pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/mmcm_lock_reg1_reg 2default:default2Ä
l\pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ÿ
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2z
f\pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg1_reg[0] 2default:default2~
j\pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg1_reg 2default:defaultZ8-139
ÿ
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2~
j\pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg1_reg 2default:default2z
f\pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qplllock_reg1_reg[0] 2default:defaultZ8-139
Ÿ
Ecannot merge instances %s and %s because of non-equivalent assertions139*oasys2Ä
l\pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/mmcm_lock_reg1_reg 2default:default2x
d\pcie_axi_trn_bridge_i/v7_pcie_i/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/mmcm_lock_reg1_reg 2default:defaultZ8-139
ü
%s*synth2è
{Finished Technology Mapping : Time (s): cpu = 00:02:36 ; elapsed = 00:03:00 . Memory (MB): peak = 987.445 ; gain = 818.746
2default:default
ô
%s*synth2â
uFinished IO Insertion : Time (s): cpu = 00:02:37 ; elapsed = 00:03:02 . Memory (MB): peak = 987.445 ; gain = 818.746
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
™
%s*synth2ö
ÖFinished Renaming Generated Instances : Time (s): cpu = 00:02:37 ; elapsed = 00:03:02 . Memory (MB): peak = 987.445 ; gain = 818.746
2default:default
ß
%s*synth2ó
ÇFinished Rebuilding User Hierarchy : Time (s): cpu = 00:02:40 ; elapsed = 00:03:04 . Memory (MB): peak = 987.445 ; gain = 818.746
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
;
%s*synth2,

Static Shift Register:
2default:default
Œ
%s*synth2æ
©+------------+-------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
2default:default
œ
%s*synth2ø
™|Module Name | RTL Name                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
2default:default
Œ
%s*synth2æ
©+------------+-------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
2default:default
œ
%s*synth2ø
™|v6pcieDMA   | ad9467_1/real_data_reg[15]                                  | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
2default:default
œ
%s*synth2ø
™|v6pcieDMA   | theTlpControl/rx_Itf/Upstream_DMA_Engine/usTlp_empty_r3_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
2default:default
œ
%s*synth2ø
™+------------+-------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
S
%s*synth2D
0+------+---------------------------+----------+
2default:default
S
%s*synth2D
0|      |BlackBox name              |Instances |
2default:default
S
%s*synth2D
0+------+---------------------------+----------+
2default:default
S
%s*synth2D
0|1     |v7_mBuf_128x72             |         1|
2default:default
S
%s*synth2D
0|2     |v7_sfifo_15x128            |         3|
2default:default
S
%s*synth2D
0|3     |v7_eb_fifo_counted_resized |         1|
2default:default
S
%s*synth2D
0+------+---------------------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
T
%s*synth2E
1+------+--------------------------------+------+
2default:default
T
%s*synth2E
1|      |Cell                            |Count |
2default:default
T
%s*synth2E
1+------+--------------------------------+------+
2default:default
T
%s*synth2E
1|1     |v7_eb_fifo_counted_resized_bbox |     1|
2default:default
T
%s*synth2E
1|2     |v7_mBuf_128x72_bbox             |     1|
2default:default
T
%s*synth2E
1|3     |v7_sfifo_15x128_bbox            |     1|
2default:default
T
%s*synth2E
1|4     |v7_sfifo_15x128_bbox_0          |     1|
2default:default
T
%s*synth2E
1|5     |v7_sfifo_15x128_bbox_1          |     1|
2default:default
T
%s*synth2E
1|6     |BUFG                            |     3|
2default:default
T
%s*synth2E
1|7     |BUFGCTRL_1                      |     1|
2default:default
T
%s*synth2E
1|8     |CARRY4                          |   395|
2default:default
T
%s*synth2E
1|9     |GTPE2_CHANNEL_1                 |     4|
2default:default
T
%s*synth2E
1|10    |GTPE2_COMMON                    |     1|
2default:default
T
%s*synth2E
1|11    |IBUFDS_GTE2                     |     1|
2default:default
T
%s*synth2E
1|12    |IDDR_1                          |     9|
2default:default
T
%s*synth2E
1|13    |IDELAYCTRL                      |     1|
2default:default
T
%s*synth2E
1|14    |IDELAYE2_1                      |     9|
2default:default
T
%s*synth2E
1|15    |INV                             |     1|
2default:default
T
%s*synth2E
1|16    |LUT1                            |  1297|
2default:default
T
%s*synth2E
1|17    |LUT2                            |  1435|
2default:default
T
%s*synth2E
1|18    |LUT3                            |   718|
2default:default
T
%s*synth2E
1|19    |LUT4                            |  1215|
2default:default
T
%s*synth2E
1|20    |LUT5                            |  1012|
2default:default
T
%s*synth2E
1|21    |LUT6                            |  3292|
2default:default
T
%s*synth2E
1|22    |MMCME2_ADV                      |     1|
2default:default
T
%s*synth2E
1|23    |MUXF7                           |    10|
2default:default
T
%s*synth2E
1|24    |PCIE_2_1                        |     1|
2default:default
T
%s*synth2E
1|25    |RAMB36E1_1                      |     8|
2default:default
T
%s*synth2E
1|26    |SRL16E                          |    17|
2default:default
T
%s*synth2E
1|27    |FDCE                            |  4255|
2default:default
T
%s*synth2E
1|28    |FDPE                            |   275|
2default:default
T
%s*synth2E
1|29    |FDRE                            |  3382|
2default:default
T
%s*synth2E
1|30    |FDSE                            |   122|
2default:default
T
%s*synth2E
1|31    |LDP                             |     1|
2default:default
T
%s*synth2E
1|32    |IBUF                            |    12|
2default:default
T
%s*synth2E
1|33    |IBUFDS                          |     9|
2default:default
T
%s*synth2E
1|34    |IBUFGDS                         |     1|
2default:default
T
%s*synth2E
1|35    |OBUF                            |    18|
2default:default
T
%s*synth2E
1+------+--------------------------------+------+
2default:default
<
%s*synth2-

Report Instance Areas: 
2default:default
ß
%s*synth2ó
Ç+------+-------------------------------------------------------------------------------+---------------------------------+------+
2default:default
ß
%s*synth2ó
Ç|      |Instance                                                                       |Module                           |Cells |
2default:default
ß
%s*synth2ó
Ç+------+-------------------------------------------------------------------------------+---------------------------------+------+
2default:default
ß
%s*synth2ó
Ç|1     |top                                                                            |                                 | 18076|
2default:default
ß
%s*synth2ó
Ç|2     |  ad9467_1                                                                     |ADC_emul                         |  1120|
2default:default
ß
%s*synth2ó
Ç|3     |  theTlpControl                                                                |tlpControl                       | 12088|
2default:default
ß
%s*synth2ó
Ç|4     |    tx_Itf                                                                     |tx_Transact                      |  2263|
2default:default
ß
%s*synth2ó
Ç|5     |      ABB_Tx_MReader                                                           |tx_Mem_Reader                    |   736|
2default:default
ß
%s*synth2ó
Ç|6     |      O_Arbitration                                                            |Tx_Output_Arbitor                |   320|
2default:default
ß
%s*synth2ó
Ç|7     |    Memory_Space                                                               |Regs_Group                       |  3916|
2default:default
ß
%s*synth2ó
Ç|8     |    rx_Itf                                                                     |rx_Transact                      |  5720|
2default:default
ß
%s*synth2ó
Ç|9     |      MWr_Channel                                                              |rx_MWr_Transact                  |   279|
2default:default
ß
%s*synth2ó
Ç|10    |      Rx_Input_Delays                                                          |RxIn_Delay                       |   265|
2default:default
ß
%s*synth2ó
Ç|11    |      Upstream_DMA_Engine                                                      |usDMA_Transact                   |  1939|
2default:default
ß
%s*synth2ó
Ç|12    |        us_DMA_StateMachine                                                    |DMA_FSM_39                       |   391|
2default:default
ß
%s*synth2ó
Ç|13    |        us_DMA_Calculation                                                     |DMA_Calculate_40                 |  1107|
2default:default
ß
%s*synth2ó
Ç|14    |      Downstream_DMA_Engine                                                    |dsDMA_Transact                   |  1860|
2default:default
ß
%s*synth2ó
Ç|15    |        ds_DMA_Calculation                                                     |DMA_Calculate                    |  1132|
2default:default
ß
%s*synth2ó
Ç|16    |        ds_DMA_StateMachine                                                    |DMA_FSM                          |   373|
2default:default
ß
%s*synth2ó
Ç|17    |      CplD_Channel                                                             |rx_CplD_Transact                 |   430|
2default:default
ß
%s*synth2ó
Ç|18    |      MRd_Channel                                                              |rx_MRd_Transact                  |   647|
2default:default
ß
%s*synth2ó
Ç|19    |      Intrpt_Handle                                                            |Interrupts                       |   275|
2default:default
ß
%s*synth2ó
Ç|20    |  pcie_axi_trn_bridge_i                                                        |pcie_axi_trn_bridge              |  4666|
2default:default
ß
%s*synth2ó
Ç|21    |    v7_pcie_i                                                                  |pcie_7x_v2_2_core_top            |  4657|
2default:default
ß
%s*synth2ó
Ç|22    |      gt_top_i                                                                 |v7_pcie_gt_top                   |  4047|
2default:default
ß
%s*synth2ó
Ç|23    |        \gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst                      |v7_pcie_gt_rx_valid_filter_7x    |    51|
2default:default
ß
%s*synth2ó
Ç|24    |        \gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst                      |v7_pcie_gt_rx_valid_filter_7x_15 |    50|
2default:default
ß
%s*synth2ó
Ç|25    |        pipe_wrapper_i                                                         |v7_pcie_pipe_wrapper             |  3831|
2default:default
ß
%s*synth2ó
Ç|26    |          \pipe_lane[3].pipe_eq.pipe_eq_i                                      |v7_pcie_pipe_eq                  |   537|
2default:default
ß
%s*synth2ó
Ç|27    |            rxeq_scan_i                                                        |v7_pcie_rxeq_scan_38             |   184|
2default:default
ß
%s*synth2ó
Ç|28    |          \pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i                            |v7_pcie_gtp_pipe_drp             |    85|
2default:default
ß
%s*synth2ó
Ç|29    |          \pipe_lane[3].gt_wrapper_i                                           |v7_pcie_gt_wrapper               |     4|
2default:default
ß
%s*synth2ó
Ç|30    |          \pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i                          |v7_pcie_gtp_pipe_rate            |    58|
2default:default
ß
%s*synth2ó
Ç|31    |          \pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i                          |v7_pcie_gtp_pipe_rate_18         |    58|
2default:default
ß
%s*synth2ó
Ç|32    |          \pipe_lane[3].pipe_user_i                                            |v7_pcie_pipe_user                |   108|
2default:default
ß
%s*synth2ó
Ç|33    |          \pipe_clock_int.pipe_clock_i                                         |v7_pcie_pipe_clock               |    28|
2default:default
ß
%s*synth2ó
Ç|34    |          \pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i                            |v7_pcie_gtp_pipe_drp_19          |    84|
2default:default
ß
%s*synth2ó
Ç|35    |          \pipe_lane[2].pipe_user_i                                            |v7_pcie_pipe_user_20             |   108|
2default:default
ß
%s*synth2ó
Ç|36    |          \pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i  |v7_pcie_gt_common                |   145|
2default:default
ß
%s*synth2ó
Ç|37    |            qpll_drp_i                                                         |v7_pcie_qpll_drp                 |   144|
2default:default
ß
%s*synth2ó
Ç|38    |            qpll_wrapper_i                                                     |v7_pcie_qpll_wrapper             |     1|
2default:default
ß
%s*synth2ó
Ç|39    |          \qpll_reset.qpll_reset_i                                             |v7_pcie_qpll_reset               |    73|
2default:default
ß
%s*synth2ó
Ç|40    |          \pipe_lane[0].pipe_user_i                                            |v7_pcie_pipe_user_21             |   106|
2default:default
ß
%s*synth2ó
Ç|41    |          \pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i                          |v7_pcie_gtp_pipe_rate_22         |    59|
2default:default
ß
%s*synth2ó
Ç|42    |          \pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i                            |v7_pcie_gtp_pipe_drp_23          |    84|
2default:default
ß
%s*synth2ó
Ç|43    |          \pipe_lane[0].pipe_eq.pipe_eq_i                                      |v7_pcie_pipe_eq_24               |   537|
2default:default
ß
%s*synth2ó
Ç|44    |            rxeq_scan_i                                                        |v7_pcie_rxeq_scan_37             |   184|
2default:default
ß
%s*synth2ó
Ç|45    |          \pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i                          |v7_pcie_gtp_pipe_rate_25         |    58|
2default:default
ß
%s*synth2ó
Ç|46    |          \pipe_lane[1].pipe_user_i                                            |v7_pcie_pipe_user_26             |   105|
2default:default
ß
%s*synth2ó
Ç|47    |          \pipe_lane[3].pipe_sync_i                                            |v7_pcie_pipe_sync                |    66|
2default:default
ß
%s*synth2ó
Ç|48    |          \pipe_lane[1].pipe_eq.pipe_eq_i                                      |v7_pcie_pipe_eq_27               |   537|
2default:default
ß
%s*synth2ó
Ç|49    |            rxeq_scan_i                                                        |v7_pcie_rxeq_scan_36             |   184|
2default:default
ß
%s*synth2ó
Ç|50    |          \pipe_lane[2].pipe_sync_i                                            |v7_pcie_pipe_sync_28             |    62|
2default:default
ß
%s*synth2ó
Ç|51    |          \gtp_pipe_reset.gtp_pipe_reset_i                                     |v7_pcie_gtp_pipe_reset           |   169|
2default:default
ß
%s*synth2ó
Ç|52    |          \pipe_lane[2].pipe_eq.pipe_eq_i                                      |v7_pcie_pipe_eq_29               |   537|
2default:default
ß
%s*synth2ó
Ç|53    |            rxeq_scan_i                                                        |v7_pcie_rxeq_scan                |   184|
2default:default
ß
%s*synth2ó
Ç|54    |          \pipe_lane[2].gt_wrapper_i                                           |v7_pcie_gt_wrapper_30            |     4|
2default:default
ß
%s*synth2ó
Ç|55    |          \pipe_lane[1].gt_wrapper_i                                           |v7_pcie_gt_wrapper_31            |     5|
2default:default
ß
%s*synth2ó
Ç|56    |          \pipe_lane[0].pipe_sync_i                                            |v7_pcie_pipe_sync_32             |    62|
2default:default
ß
%s*synth2ó
Ç|57    |          \pipe_lane[0].gt_wrapper_i                                           |v7_pcie_gt_wrapper_33            |     4|
2default:default
ß
%s*synth2ó
Ç|58    |          \pipe_lane[1].pipe_sync_i                                            |v7_pcie_pipe_sync_34             |    62|
2default:default
ß
%s*synth2ó
Ç|59    |          \pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i                            |v7_pcie_gtp_pipe_drp_35          |    84|
2default:default
ß
%s*synth2ó
Ç|60    |        \gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst                      |v7_pcie_gt_rx_valid_filter_7x_16 |    50|
2default:default
ß
%s*synth2ó
Ç|61    |        \gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst                      |v7_pcie_gt_rx_valid_filter_7x_17 |    50|
2default:default
ß
%s*synth2ó
Ç|62    |      pcie_top_i                                                               |v7_pcie_pcie_top                 |   602|
2default:default
ß
%s*synth2ó
Ç|63    |        pcie_7x_i                                                              |v7_pcie_pcie_7x                  |    49|
2default:default
ß
%s*synth2ó
Ç|64    |          pcie_bram_top                                                        |v7_pcie_pcie_bram_top_7x         |     8|
2default:default
ß
%s*synth2ó
Ç|65    |            pcie_brams_tx                                                      |v7_pcie_pcie_brams_7x            |     4|
2default:default
ß
%s*synth2ó
Ç|66    |              \brams[0].ram                                                    |v7_pcie_pcie_bram_7x_7           |     1|
2default:default
ß
%s*synth2ó
Ç|67    |                \use_tdp.ramb36                                                |unimacro_BRAM_TDP_MACRO_14       |     1|
2default:default
ß
%s*synth2ó
Ç|68    |              \brams[1].ram                                                    |v7_pcie_pcie_bram_7x_8           |     1|
2default:default
ß
%s*synth2ó
Ç|69    |                \use_tdp.ramb36                                                |unimacro_BRAM_TDP_MACRO_13       |     1|
2default:default
ß
%s*synth2ó
Ç|70    |              \brams[2].ram                                                    |v7_pcie_pcie_bram_7x_9           |     1|
2default:default
ß
%s*synth2ó
Ç|71    |                \use_tdp.ramb36                                                |unimacro_BRAM_TDP_MACRO_12       |     1|
2default:default
ß
%s*synth2ó
Ç|72    |              \brams[3].ram                                                    |v7_pcie_pcie_bram_7x_10          |     1|
2default:default
ß
%s*synth2ó
Ç|73    |                \use_tdp.ramb36                                                |unimacro_BRAM_TDP_MACRO_11       |     1|
2default:default
ß
%s*synth2ó
Ç|74    |            pcie_brams_rx                                                      |v7_pcie_pcie_brams_7x_0          |     4|
2default:default
ß
%s*synth2ó
Ç|75    |              \brams[0].ram                                                    |v7_pcie_pcie_bram_7x             |     1|
2default:default
ß
%s*synth2ó
Ç|76    |                \use_tdp.ramb36                                                |unimacro_BRAM_TDP_MACRO_6        |     1|
2default:default
ß
%s*synth2ó
Ç|77    |              \brams[1].ram                                                    |v7_pcie_pcie_bram_7x_1           |     1|
2default:default
ß
%s*synth2ó
Ç|78    |                \use_tdp.ramb36                                                |unimacro_BRAM_TDP_MACRO_5        |     1|
2default:default
ß
%s*synth2ó
Ç|79    |              \brams[2].ram                                                    |v7_pcie_pcie_bram_7x_2           |     1|
2default:default
ß
%s*synth2ó
Ç|80    |                \use_tdp.ramb36                                                |unimacro_BRAM_TDP_MACRO_4        |     1|
2default:default
ß
%s*synth2ó
Ç|81    |              \brams[3].ram                                                    |v7_pcie_pcie_bram_7x_3           |     1|
2default:default
ß
%s*synth2ó
Ç|82    |                \use_tdp.ramb36                                                |unimacro_BRAM_TDP_MACRO          |     1|
2default:default
ß
%s*synth2ó
Ç|83    |        axi_basic_top_i                                                        |v7_pcie_axi_basic_top            |   504|
2default:default
ß
%s*synth2ó
Ç|84    |          rx_inst                                                              |v7_pcie_axi_basic_rx             |   364|
2default:default
ß
%s*synth2ó
Ç|85    |            rx_null_gen_inst                                                   |v7_pcie_axi_basic_rx_null_gen    |    61|
2default:default
ß
%s*synth2ó
Ç|86    |            rx_pipeline_inst                                                   |v7_pcie_axi_basic_rx_pipeline    |   303|
2default:default
ß
%s*synth2ó
Ç|87    |          tx_inst                                                              |v7_pcie_axi_basic_tx             |   140|
2default:default
ß
%s*synth2ó
Ç|88    |            tx_pipeline_inst                                                   |v7_pcie_axi_basic_tx_pipeline    |    79|
2default:default
ß
%s*synth2ó
Ç|89    |            \xhdl12.tx_thrl_ctl_inst                                           |v7_pcie_axi_basic_tx_thrtl_ctl   |    61|
2default:default
ß
%s*synth2ó
Ç|90    |  \LoopBack_FIFO_Off.queue_buffer0                                             |eb_wrapper                       |   167|
2default:default
ß
%s*synth2ó
Ç+------+-------------------------------------------------------------------------------+---------------------------------+------+
2default:default
¶
%s*synth2ñ
ÅFinished Writing Synthesis Report : Time (s): cpu = 00:02:41 ; elapsed = 00:03:05 . Memory (MB): peak = 987.445 ; gain = 818.746
2default:default
l
%s*synth2]
ISynthesis finished with 0 errors, 0 critical warnings and 7873 warnings.
2default:default
£
%s*synth2ì
Synthesis Optimization Complete : Time (s): cpu = 00:02:41 ; elapsed = 00:03:06 . Memory (MB): peak = 987.445 ; gain = 818.746
2default:default
]
-Analyzing %s Unisim elements for replacement
17*netlist2
502default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
|
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2
 2default:defaultZ28-143
‘
!Unisim Transformation Summary:
%s111*project2ó
Ç  A total of 3 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances
  INV => LUT1: 1 instances
  LDP => LDPE: 1 instances
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
¡
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
4852default:default2
3102default:default2
112default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
˝
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:03:002default:default2
00:03:242default:default2
1180.0862default:default2
975.1882default:defaultZ17-268
<
%Done setting XDC timing constraints.
35*timingZ38-35
Ä
treport_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.180 . Memory (MB): peak = 1187.266 ; gain = 0.000
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Sun Oct 19 21:39:53 20142default:defaultZ17-206