# format of a line in this file:
# <pseudo opcode> <opcode> <format> <constraint...>

nop         addi      none        rd_eq_x0 rs1_eq_x0 imm_z
#li         addi      rd,rs1      "myriad sequence"
mv          addi      rd,rs1      imm_z
not         xori      rd,rs1      imm_n1
neg         sub       rd,rs2      rs1_eq_x0
negw        subw      rd,rs2      rs1_eq_x0
sext.w      addiw     rd,rs1      rs2_eq_x0
seqz        sltiu     rd,rs1      imm_p1
snez        sltu      rd,rs2      rs1_eq_x0
sltz        slt       rd,rs1      rs2_eq_x0
sgtz        slt       rd,rs2      rs1_eq_x0
fmv.s       fsgnj.s   rd,rs1      rs1_eq_rs2
fabs.s      fsgnjx.s  rd,rs1      rs1_eq_rs2
fneg.s      fsgnjn.s  rd,rs1      rs1_eq_rs2
fmv.d       fsgnj.d   rd,rs1      rs1_eq_rs2
fabs.d      fsgnjx.d  rd,rs1      rs1_eq_rs2
fneg.d      fsgnjn.d  rd,rs1      rs1_eq_rs2
beqz        beq       rs1,offset  rs2_eq_x0
bnez        bne       rs1,offset  rs2_eq_x0
blez        bge       rs2,offset  rs1_eq_x0
bgez        bge       rs1,offset  rs2_eq_x0
bltz        blt       rs1,offset  rs2_eq_x0
bgtz        blt       rs2,offset  rs1_eq_x0
j           jal       offset      rd_eq_x0
jal         jal       offset      rd_eq_ra
ret         jalr      none        rd_eq_x0 rs1_eq_ra
jr          jalr      rs1         rd_eq_x0 imm_z
jalr        jalr      rs1         rd_eq_ra imm_z
rdcycle     csrrs     rd          rs1_eq_x0 csr_0xc00
rdtime      csrrs     rd          rs1_eq_x0 csr_0xc01
rdinstret   csrrs     rd          rs1_eq_x0 csr_0xc02
rdcycleh    csrrs     rd          rs1_eq_x0 csr_0xc80
rdtimeh     csrrs     rd          rs1_eq_x0 csr_0xc81
rdinstreth  csrrs     rd          rs1_eq_x0 csr_0xc80
frcsr       csrrs     rd          rs1_eq_x0 csr_0x003
frrm        csrrs     rd          rs1_eq_x0 csr_0x002
frflags     csrrs     rd          rs1_eq_x0 csr_0x001
fscsr       csrrw     rd,rs1      csr_0x003
fsrm        csrrw     rd,rs1      csr_0x002
fsflags     csrrw     rd,rs1      csr_0x001
fsrmi       csrrwi    rd,zimm     csr_0x002
fsflagsi    csrrwi    rd,zimm     csr_0x001
