Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Division.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Division.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Division"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : Division
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Division.v" in library work
Module <Division> compiled
No errors in compilation
Analysis of file <"Division.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Division> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Division>.
Module <Division> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i> in unit <Division> has a constant value of 100 during circuit operation. The register is replaced by logic.

Synthesizing Unit <Division>.
    Related source file is "Division.v".
WARNING:Xst:646 - Signal <b1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <a1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <A> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <Quotient>.
    Found 8-bit register for signal <Reminder>.
    Found 4-bit adder for signal <old_A_12$addsub0000> created at line 53.
    Found 4-bit adder for signal <old_A_3$addsub0000> created at line 53.
    Found 4-bit adder for signal <old_A_6$addsub0000> created at line 53.
    Found 4-bit adder for signal <old_A_9$addsub0000> created at line 53.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   8 Adder/Subtractor(s).
Unit <Division> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 4-bit adder                                           : 4
 4-bit subtractor                                      : 4
# Registers                                            : 2
 8-bit register                                        : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <Reminder_4> has a constant value of 0 in block <Division>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Reminder_5> has a constant value of 0 in block <Division>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Reminder_6> has a constant value of 0 in block <Division>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Reminder_7> has a constant value of 0 in block <Division>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 3-bit adder                                           : 3
 4-bit adder                                           : 1
 4-bit subtractor                                      : 4
# Registers                                            : 16
 Flip-Flops                                            : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <Reminder_4> has a constant value of 0 in block <Division>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Reminder_5> has a constant value of 0 in block <Division>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Reminder_6> has a constant value of 0 in block <Division>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Reminder_7> has a constant value of 0 in block <Division>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Quotient_4> in Unit <Division> is equivalent to the following 3 FFs/Latches, which will be removed : <Quotient_5> <Quotient_6> <Quotient_7> 

Optimizing unit <Division> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Division, actual ratio is 3.
FlipFlop Quotient_4 has been replicated 3 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 12
 Flip-Flops                                            : 12

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Division.ngr
Top Level Output File Name         : Division
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 25

Cell Usage :
# BELS                             : 46
#      GND                         : 1
#      LUT2                        : 2
#      LUT3                        : 9
#      LUT4                        : 29
#      MUXF5                       : 5
# FlipFlops/Latches                : 12
#      FDE                         : 4
#      FDS                         : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 24
#      IBUF                        : 8
#      OBUF                        : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                       22  out of    960     2%  
 Number of 4 input LUTs:                 40  out of   1920     2%  
 Number of IOs:                          25
 Number of bonded IOBs:                  25  out of     83    30%  
    IOB Flip Flops:                      12
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 12    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: 18.627ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 8782 / 20
-------------------------------------------------------------------------
Offset:              18.627ns (Levels of Logic = 18)
  Source:            M<1> (PAD)
  Destination:       Reminder_1 (FF)
  Destination Clock: clk rising

  Data Path: M<1> to Reminder_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.106   1.060  M_1_IBUF (M_1_IBUF)
     LUT3:I0->O            2   0.612   0.410  Msub__old_A_2_cy<1>11 (Msub__old_A_2_cy<1>)
     LUT3:I2->O            2   0.612   0.410  Msub__old_A_2_xor<3>11 (_old_A_2<3>)
     LUT3:I2->O            2   0.612   0.532  _old_A_3<0>1 (_old_A_3<0>)
     LUT4:I0->O            4   0.612   0.502  Msub__old_A_5_cy<1>11 (Msub__old_A_5_cy<1>)
     LUT4:I3->O            4   0.612   0.529  Msub__old_A_5_xor<3>11 (_old_A_5<3>)
     LUT3:I2->O            2   0.612   0.532  _old_A_6<0>1 (_old_A_6<0>)
     LUT4:I0->O            4   0.612   0.502  Msub__old_A_8_cy<1>11 (Msub__old_A_8_cy<1>)
     LUT4:I3->O            1   0.612   0.000  Msub__old_A_8_xor<3>11_SW01 (Msub__old_A_8_xor<3>11_SW0)
     MUXF5:I1->O           2   0.278   0.449  Msub__old_A_8_xor<3>11_SW0_f5 (N8)
     LUT4:I1->O            4   0.612   0.529  Msub__old_A_8_xor<3>11 (_old_A_8<3>)
     LUT3:I2->O            3   0.612   0.603  _old_A_9<0>1 (_old_A_9<0>)
     LUT4:I0->O            5   0.612   0.541  Msub__old_A_11_cy<1>11 (Msub__old_A_11_cy<1>)
     LUT4:I3->O            1   0.612   0.000  Msub__old_A_11_xor<3>11_SW01 (Msub__old_A_11_xor<3>11_SW0)
     MUXF5:I1->O           2   0.278   0.532  Msub__old_A_11_xor<3>11_SW0_f5 (N6)
     LUT4:I0->O            6   0.612   0.721  Msub__old_A_11_xor<3>11 (_old_A_11<3>)
     LUT4:I0->O            1   0.612   0.000  _old_A_12<1>12 (_old_A_12<1>11)
     MUXF5:I0->O           1   0.278   0.000  _old_A_12<1>1_f5 (_old_A_12<1>)
     FDE:D                     0.268          Reminder_1
    ----------------------------------------
    Total                     18.627ns (10.776ns logic, 7.851ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            Quotient_4_1 (FF)
  Destination:       Quotient<7> (PAD)
  Source Clock:      clk rising

  Data Path: Quotient_4_1 to Quotient<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              1   0.514   0.357  Quotient_4_1 (Quotient_4_1)
     OBUF:I->O                 3.169          Quotient_7_OBUF (Quotient<7>)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.83 secs
 
--> 

Total memory usage is 4497496 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :    2 (   0 filtered)

