INFO: [VRFC 10-2263] Analyzing Verilog file "H:/GitHub/lab5/project_5/project_5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
