0.6
2019.1
May 24 2019
14:51:52
/afs/ee.cooper.edu/user/d/david.yang/Hardware Design/Pipeline_MIPS/MIPS.sim/sim_1/impl/timing/xsim/tb_time_impl.v,1636007619,verilog,,,,ALU;MIPS;RAM32M_HD1;RAM32M_HD10;RAM32M_HD11;RAM32M_HD2;RAM32M_HD3;RAM32M_HD4;RAM32M_HD5;RAM32M_HD6;RAM32M_HD7;RAM32M_HD8;RAM32M_HD9;RAM32M_UNIQ_BASE_;RAM64X1S_HD12;RAM64X1S_HD13;RAM64X1S_HD14;RAM64X1S_HD15;RAM64X1S_HD16;RAM64X1S_HD17;RAM64X1S_HD18;RAM64X1S_HD19;RAM64X1S_HD20;RAM64X1S_HD21;RAM64X1S_HD22;RAM64X1S_HD23;RAM64X1S_HD24;RAM64X1S_HD25;RAM64X1S_HD26;RAM64X1S_HD27;RAM64X1S_HD28;RAM64X1S_HD29;RAM64X1S_HD30;RAM64X1S_HD31;RAM64X1S_HD32;RAM64X1S_HD33;RAM64X1S_HD34;RAM64X1S_HD35;RAM64X1S_HD36;RAM64X1S_HD37;RAM64X1S_HD38;RAM64X1S_HD39;RAM64X1S_HD40;RAM64X1S_HD41;RAM64X1S_HD42;RAM64X1S_UNIQ_BASE_;adder;adder_0;data_mem;data_path;flop_r;glbl;registers;top,,,,,,,,
/afs/ee.cooper.edu/user/d/david.yang/Hardware Design/Pipeline_MIPS/MIPS.srcs/sim_1/new/tb.sv,1635906552,systemVerilog,,,,tb,,,,,,,,
