ISim log file
Running: D:\HZIEE\2-COCP\2-Prac\P1-1\abs_dif\abs_dif_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/HZIEE/2-COCP/2-Prac/P1-1/abs_dif/abs_dif_tb_isim_beh.wdb 
ISim P.58f (signature 0x7708f090)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "D:/HZIEE/2-COCP/2-Prac/P1-1/abs_dif/abs_dif.v" Line 23.  For instance abs_dif1/mux1/, width 1 of formal port q is not equal to width 4 of actual signal aIn.
WARNING: File "D:/HZIEE/2-COCP/2-Prac/P1-1/abs_dif/abs_dif.v" Line 23.  For instance abs_dif1/mux1/, width 1 of formal port data1 is not equal to width 4 of actual signal bIn.
WARNING: File "D:/HZIEE/2-COCP/2-Prac/P1-1/abs_dif/abs_dif.v" Line 28.  For instance abs_dif1/mux1/, width 1 of formal port dselect is not equal to width 4 of actual signal Max.
WARNING: File "D:/HZIEE/2-COCP/2-Prac/P1-1/abs_dif/abs_dif.v" Line 23.  For instance abs_dif1/mux2/, width 1 of formal port q is not equal to width 4 of actual signal aIn.
WARNING: File "D:/HZIEE/2-COCP/2-Prac/P1-1/abs_dif/abs_dif.v" Line 23.  For instance abs_dif1/mux2/, width 1 of formal port data1 is not equal to width 4 of actual signal bIn.
WARNING: File "D:/HZIEE/2-COCP/2-Prac/P1-1/abs_dif/abs_dif.v" Line 28.  For instance abs_dif1/mux2/, width 1 of formal port dselect is not equal to width 4 of actual signal Min.
WARNING: For instance abs_dif1/adder0/, width 4 of formal port a is not equal to width 1 of actual.
WARNING:  For instance abs_dif1/adder0/, width 4 of formal port b is not equal to width 1 of actual constant.
WARNING: For instance abs_dif1/adder0/, width 4 of formal port s is not equal to width 1 of actual.
WARNING: For instance abs_dif1/adder1/, width 4 of formal port a is not equal to width 1 of actual.
WARNING:  For instance abs_dif1/adder1/, width 4 of formal port b is not equal to width 1 of actual constant.
WARNING: For instance abs_dif1/adder1/, width 4 of formal port s is not equal to width 1 of actual.
WARNING: For instance abs_dif1/adder2/, width 4 of formal port a is not equal to width 1 of actual.
WARNING:  For instance abs_dif1/adder2/, width 4 of formal port b is not equal to width 1 of actual constant.
WARNING: For instance abs_dif1/adder2/, width 4 of formal port s is not equal to width 1 of actual.
WARNING: For instance abs_dif1/adder3/, width 4 of formal port a is not equal to width 1 of actual.
WARNING:  For instance abs_dif1/adder3/, width 4 of formal port b is not equal to width 1 of actual constant.
WARNING: For instance abs_dif1/adder3/, width 4 of formal port s is not equal to width 1 of actual.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
|  3 - 12 |=  x
| 10 -  4 |=  x
|  5 -  5 |=  x
| 12 -  0 |=  x
Stopped at time : 80 ns :  in File "D:/HZIEE/2-COCP/2-Prac/P1-1/abs_dif/abs_dif_tb.v" Line 41 
