/home/beagle/Microchip/Libero_SoC_v2023.2/SynplifyPro/bin/m_generic  -prodtype  synplify_pro  -encrypt  -pro  -rundir  /home/beagle/builds/UqLYJU_q/0/vedj773/count-gateware/builds/my_custom_fpga_design/work/libero/synthesis  -sap  /home/beagle/builds/UqLYJU_q/0/vedj773/count-gateware/builds/my_custom_fpga_design/work/libero/synthesis/MY_CUSTOM_FPGA_DESIGN_6F813211.sap  -otap  /home/beagle/builds/UqLYJU_q/0/vedj773/count-gateware/builds/my_custom_fpga_design/work/libero/synthesis/MY_CUSTOM_FPGA_DESIGN_6F813211.tap  -omap  /home/beagle/builds/UqLYJU_q/0/vedj773/count-gateware/builds/my_custom_fpga_design/work/libero/synthesis/MY_CUSTOM_FPGA_DESIGN_6F813211.map   -part MPFS025T  -package FCVG484  -grade STD    -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -act_wide_mul_size 35 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile /home/beagle/builds/UqLYJU_q/0/vedj773/count-gateware/builds/my_custom_fpga_design/work/libero/synthesis/synlog/report/MY_CUSTOM_FPGA_DESIGN_6F813211_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  MY_CUSTOM_FPGA_DESIGN_6F813211  -implementation  synthesis  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  /home/beagle/builds/UqLYJU_q/0/vedj773/count-gateware/builds/my_custom_fpga_design/work/libero/synthesis/scratchproject.prs  -multisrs  -ovm  /home/beagle/builds/UqLYJU_q/0/vedj773/count-gateware/builds/my_custom_fpga_design/work/libero/synthesis/MY_CUSTOM_FPGA_DESIGN_6F813211.vm   -freq 100.000   -tcl  /home/beagle/builds/UqLYJU_q/0/vedj773/count-gateware/builds/my_custom_fpga_design/work/libero/designer/MY_CUSTOM_FPGA_DESIGN_6F813211/synthesis.fdc  /home/beagle/builds/UqLYJU_q/0/vedj773/count-gateware/builds/my_custom_fpga_design/work/libero/synthesis/synwork/MY_CUSTOM_FPGA_DESIGN_6F813211_prem.srd  -devicelib  /home/beagle/Microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/acg5.v  -ologparam  /home/beagle/builds/UqLYJU_q/0/vedj773/count-gateware/builds/my_custom_fpga_design/work/libero/synthesis/syntmp/MY_CUSTOM_FPGA_DESIGN_6F813211.plg  -osyn  /home/beagle/builds/UqLYJU_q/0/vedj773/count-gateware/builds/my_custom_fpga_design/work/libero/synthesis/MY_CUSTOM_FPGA_DESIGN_6F813211.srm  -prjdir  /home/beagle/builds/UqLYJU_q/0/vedj773/count-gateware/builds/my_custom_fpga_design/work/libero/synthesis/  -prjname  MY_CUSTOM_FPGA_DESIGN_6F813211_syn  -log  /home/beagle/builds/UqLYJU_q/0/vedj773/count-gateware/builds/my_custom_fpga_design/work/libero/synthesis/synlog/MY_CUSTOM_FPGA_DESIGN_6F813211_fpga_mapper.srr  -sn  2022.09  -jobname  "fpga_mapper" 
relcom:../../../../../../../../../../../Microchip/Libero_SoC_v2023.2/SynplifyPro/bin/m_generic -prodtype synplify_pro -encrypt -pro -rundir ../../synthesis -sap ../MY_CUSTOM_FPGA_DESIGN_6F813211.sap -otap ../MY_CUSTOM_FPGA_DESIGN_6F813211.tap -omap ../MY_CUSTOM_FPGA_DESIGN_6F813211.map -part MPFS025T -package FCVG484 -grade STD -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -act_wide_mul_size 35 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ../synlog/report/MY_CUSTOM_FPGA_DESIGN_6F813211_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module MY_CUSTOM_FPGA_DESIGN_6F813211 -implementation synthesis -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ../scratchproject.prs -multisrs -ovm ../MY_CUSTOM_FPGA_DESIGN_6F813211.vm -freq 100.000 -tcl ../../designer/MY_CUSTOM_FPGA_DESIGN_6F813211/synthesis.fdc ../synwork/MY_CUSTOM_FPGA_DESIGN_6F813211_prem.srd -devicelib ../../../../../../../../../../../Microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/acg5.v -ologparam MY_CUSTOM_FPGA_DESIGN_6F813211.plg -osyn ../MY_CUSTOM_FPGA_DESIGN_6F813211.srm -prjdir ../ -prjname MY_CUSTOM_FPGA_DESIGN_6F813211_syn -log ../synlog/MY_CUSTOM_FPGA_DESIGN_6F813211_fpga_mapper.srr -sn 2022.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:14
file:../MY_CUSTOM_FPGA_DESIGN_6F813211.sap|io:o|time:1755784172|size:5516|exec:0|csum:
file:../MY_CUSTOM_FPGA_DESIGN_6F813211.tap|io:o|time:0|size:-1|exec:0|csum:
file:../MY_CUSTOM_FPGA_DESIGN_6F813211.map|io:o|time:1755784186|size:27|exec:0|csum:
file:../scratchproject.prs|io:o|time:1755784165|size:7968|exec:0|csum:
file:../MY_CUSTOM_FPGA_DESIGN_6F813211.vm|io:o|time:1755784185|size:617343|exec:0|csum:
file:../../designer/MY_CUSTOM_FPGA_DESIGN_6F813211/synthesis.fdc|io:i|time:1755784164|size:2710|exec:0|csum:51E7C7958A9A5A643261F0D0C0B528F7
file:../synwork/MY_CUSTOM_FPGA_DESIGN_6F813211_prem.srd|io:i|time:1755784171|size:641743|exec:0|csum:E8BC7F0548B27CCA27B63C39AEA71352
file:../../../../../../../../../../../Microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/acg5.v|io:i|time:1691490541|size:41895|exec:0|csum:A940F599900EDB8D3F774E304161A1AB
file:MY_CUSTOM_FPGA_DESIGN_6F813211.plg|io:o|time:1755784186|size:3231|exec:0|csum:
file:../MY_CUSTOM_FPGA_DESIGN_6F813211.srm|io:o|time:1755784186|size:19958|exec:0|csum:
file:../synlog/MY_CUSTOM_FPGA_DESIGN_6F813211_fpga_mapper.srr|io:o|time:1755784186|size:52062|exec:0|csum:
file:../../../../../../../../../../../Microchip/Libero_SoC_v2023.2/SynplifyPro/linux_a_64/m_generic|io:i|time:1691490547|size:52398336|exec:1|csum:DE7915E00C60A81E40682A3351B09B43
file:../../../../../../../../../../../Microchip/Libero_SoC_v2023.2/SynplifyPro/bin/m_generic|io:i|time:1691490531|size:347|exec:1|csum:04851DFC0CBB288ED81DA3E420127D0D
