

================================================================
== Vitis HLS Report for 'bf_add_1'
================================================================
* Date:           Thu Dec 26 18:43:21 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        HardwareAcceleratedECC-PointMultiplication
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.503 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      168|      168|  1.680 us|  1.680 us|  168|  168|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_33_1  |      166|      166|         1|          1|          1|   166|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     30|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     177|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     177|     66|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |i_28_fu_73_p2        |         +|   0|  0|  15|           8|           1|
    |icmp_ln33_fu_67_p2   |      icmp|   0|  0|  11|           8|           8|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    |p_Repl2_s_fu_101_p2  |       xor|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  30|          18|          12|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_27_fu_34               |   9|          2|    8|         16|
    |p_Val2_s_fu_38           |   9|          2|  166|        332|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|  176|        352|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |i_27_fu_34               |    8|   0|    8|          0|
    |p_Val2_s_fu_38           |  166|   0|  166|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  177|   0|  177|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|      bf_add.1|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|      bf_add.1|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|      bf_add.1|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|      bf_add.1|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|      bf_add.1|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|      bf_add.1|  return value|
|ap_return  |  out|  166|  ap_ctrl_hs|      bf_add.1|  return value|
|z_V_read   |   in|  166|     ap_none|      z_V_read|        scalar|
|y_V_read   |   in|  166|     ap_none|      y_V_read|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_27 = alloca i32 1"   --->   Operation 4 'alloca' 'i_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 5 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%y_V_read_3 = read i166 @_ssdm_op_Read.ap_auto.i166, i166 %y_V_read" [gf2_arithmetic.cpp:31]   --->   Operation 6 'read' 'y_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%z_V_read_2 = read i166 @_ssdm_op_Read.ap_auto.i166, i166 %z_V_read" [gf2_arithmetic.cpp:31]   --->   Operation 7 'read' 'z_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln33 = store i166 %z_V_read_2, i166 %p_Val2_s" [gf2_arithmetic.cpp:33]   --->   Operation 8 'store' 'store_ln33' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln33 = store i8 0, i8 %i_27" [gf2_arithmetic.cpp:33]   --->   Operation 9 'store' 'store_ln33' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln33 = br void" [gf2_arithmetic.cpp:33]   --->   Operation 10 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.50>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i = load i8 %i_27" [gf2_arithmetic.cpp:33]   --->   Operation 11 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.55ns)   --->   "%icmp_ln33 = icmp_eq  i8 %i, i8 166" [gf2_arithmetic.cpp:33]   --->   Operation 13 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 166, i64 166, i64 166"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.91ns)   --->   "%i_28 = add i8 %i, i8 1" [gf2_arithmetic.cpp:33]   --->   Operation 15 'add' 'i_28' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %.split, void" [gf2_arithmetic.cpp:33]   --->   Operation 16 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_Val2_load = load i166 %p_Val2_s"   --->   Operation 17 'load' 'p_Val2_load' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%index_assign_cast = zext i8 %i" [gf2_arithmetic.cpp:33]   --->   Operation 18 'zext' 'index_assign_cast' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14"   --->   Operation 19 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i166.i32, i166 %p_Val2_load, i32 %index_assign_cast"   --->   Operation 20 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_Result_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i166.i32, i166 %y_V_read_3, i32 %index_assign_cast"   --->   Operation 21 'bitselect' 'p_Result_28' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.97ns)   --->   "%p_Repl2_s = xor i1 %p_Result_s, i1 %p_Result_28" [gf2_arithmetic.cpp:34]   --->   Operation 22 'xor' 'p_Repl2_s' <Predicate = (!icmp_ln33)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln844 = zext i1 %p_Repl2_s"   --->   Operation 23 'zext' 'zext_ln844' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_29 = bitset i166 @_ssdm_op_BitSet.i166.i166.i32.i32, i166 %p_Val2_load, i32 %index_assign_cast, i32 %zext_ln844"   --->   Operation 24 'bitset' 'p_Result_29' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln844 = store i166 %p_Result_29, i166 %p_Val2_s"   --->   Operation 25 'store' 'store_ln844' <Predicate = (!icmp_ln33)> <Delay = 1.58>
ST_2 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln33 = store i8 %i_28, i8 %i_27" [gf2_arithmetic.cpp:33]   --->   Operation 26 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 1.58>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 27 'br' 'br_ln0' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_Val2_load_7 = load i166 %p_Val2_s" [gf2_arithmetic.cpp:43]   --->   Operation 28 'load' 'p_Val2_load_7' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln43 = ret i166 %p_Val2_load_7" [gf2_arithmetic.cpp:43]   --->   Operation 29 'ret' 'ret_ln43' <Predicate = (icmp_ln33)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ z_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_27              (alloca           ) [ 011]
p_Val2_s          (alloca           ) [ 011]
y_V_read_3        (read             ) [ 011]
z_V_read_2        (read             ) [ 000]
store_ln33        (store            ) [ 000]
store_ln33        (store            ) [ 000]
br_ln33           (br               ) [ 000]
i                 (load             ) [ 000]
specpipeline_ln0  (specpipeline     ) [ 000]
icmp_ln33         (icmp             ) [ 011]
empty             (speclooptripcount) [ 000]
i_28              (add              ) [ 000]
br_ln33           (br               ) [ 000]
p_Val2_load       (load             ) [ 000]
index_assign_cast (zext             ) [ 000]
specloopname_ln0  (specloopname     ) [ 000]
p_Result_s        (bitselect        ) [ 000]
p_Result_28       (bitselect        ) [ 000]
p_Repl2_s         (xor              ) [ 000]
zext_ln844        (zext             ) [ 000]
p_Result_29       (bitset           ) [ 000]
store_ln844       (store            ) [ 000]
store_ln33        (store            ) [ 000]
br_ln0            (br               ) [ 000]
p_Val2_load_7     (load             ) [ 000]
ret_ln43          (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="z_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i166"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i166.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i166.i166.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="i_27_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_27/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="p_Val2_s_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="y_V_read_3_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="166" slack="0"/>
<pin id="44" dir="0" index="1" bw="166" slack="0"/>
<pin id="45" dir="1" index="2" bw="166" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_V_read_3/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="z_V_read_2_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="166" slack="0"/>
<pin id="50" dir="0" index="1" bw="166" slack="0"/>
<pin id="51" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="z_V_read_2/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="store_ln33_store_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="166" slack="0"/>
<pin id="56" dir="0" index="1" bw="166" slack="0"/>
<pin id="57" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="store_ln33_store_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="1" slack="0"/>
<pin id="61" dir="0" index="1" bw="8" slack="0"/>
<pin id="62" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="i_load_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="1"/>
<pin id="66" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="icmp_ln33_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="8" slack="0"/>
<pin id="69" dir="0" index="1" bw="8" slack="0"/>
<pin id="70" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="i_28_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="8" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_28/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="p_Val2_load_load_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="166" slack="1"/>
<pin id="81" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="index_assign_cast_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_assign_cast/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_Result_s_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="166" slack="0"/>
<pin id="89" dir="0" index="2" bw="8" slack="0"/>
<pin id="90" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_Result_28_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="166" slack="1"/>
<pin id="97" dir="0" index="2" bw="8" slack="0"/>
<pin id="98" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_28/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="p_Repl2_s_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_Repl2_s/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="zext_ln844_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln844/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="p_Result_29_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="166" slack="0"/>
<pin id="113" dir="0" index="1" bw="166" slack="0"/>
<pin id="114" dir="0" index="2" bw="8" slack="0"/>
<pin id="115" dir="0" index="3" bw="1" slack="0"/>
<pin id="116" dir="1" index="4" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_29/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln844_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="166" slack="0"/>
<pin id="123" dir="0" index="1" bw="166" slack="1"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln844/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln33_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="1"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="p_Val2_load_7_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="166" slack="1"/>
<pin id="133" dir="1" index="1" bw="166" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load_7/2 "/>
</bind>
</comp>

<comp id="134" class="1005" name="i_27_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_27 "/>
</bind>
</comp>

<comp id="141" class="1005" name="p_Val2_s_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="166" slack="0"/>
<pin id="143" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="149" class="1005" name="y_V_read_3_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="166" slack="1"/>
<pin id="151" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="y_V_read_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="4" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="4" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="48" pin="2"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="71"><net_src comp="64" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="72"><net_src comp="18" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="77"><net_src comp="64" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="78"><net_src comp="24" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="64" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="30" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="79" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="82" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="99"><net_src comp="30" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="82" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="105"><net_src comp="86" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=1"/></net>

<net id="110"><net_src comp="101" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="32" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="118"><net_src comp="79" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="119"><net_src comp="82" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="120"><net_src comp="107" pin="1"/><net_sink comp="111" pin=3"/></net>

<net id="125"><net_src comp="111" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="130"><net_src comp="73" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="34" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="59" pin=1"/></net>

<net id="139"><net_src comp="134" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="140"><net_src comp="134" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="144"><net_src comp="38" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="146"><net_src comp="141" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="147"><net_src comp="141" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="148"><net_src comp="141" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="152"><net_src comp="42" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="94" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: bf_add.1 : z_V_read | {1 }
	Port: bf_add.1 : y_V_read | {1 }
  - Chain level:
	State 1
		store_ln33 : 1
	State 2
		icmp_ln33 : 1
		i_28 : 1
		br_ln33 : 2
		index_assign_cast : 1
		p_Result_s : 2
		p_Result_28 : 2
		p_Repl2_s : 3
		zext_ln844 : 3
		p_Result_29 : 4
		store_ln844 : 5
		store_ln33 : 2
		ret_ln43 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |        i_28_fu_73       |    0    |    15   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln33_fu_67     |    0    |    11   |
|----------|-------------------------|---------|---------|
|    xor   |     p_Repl2_s_fu_101    |    0    |    2    |
|----------|-------------------------|---------|---------|
|   read   |  y_V_read_3_read_fu_42  |    0    |    0    |
|          |  z_V_read_2_read_fu_48  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   | index_assign_cast_fu_82 |    0    |    0    |
|          |    zext_ln844_fu_107    |    0    |    0    |
|----------|-------------------------|---------|---------|
| bitselect|     p_Result_s_fu_86    |    0    |    0    |
|          |    p_Result_28_fu_94    |    0    |    0    |
|----------|-------------------------|---------|---------|
|  bitset  |    p_Result_29_fu_111   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    28   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|   i_27_reg_134   |    8   |
| p_Val2_s_reg_141 |   166  |
|y_V_read_3_reg_149|   166  |
+------------------+--------+
|       Total      |   340  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   28   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   340  |    -   |
+-----------+--------+--------+
|   Total   |   340  |   28   |
+-----------+--------+--------+
