vendor_name = ModelSim
source_file = 1, C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/testprograms/mult.mif
source_file = 1, C:/Users/Brandon/Dropbox/school/DigDes/labs/lab6/clk_div_2.vhd
source_file = 1, C:/Users/Brandon/Dropbox/school/DigDes/labs/lab2/7segmentdisplay/decoder7seg.vhd
source_file = 1, C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/InternalArch/alu.vhd
source_file = 1, C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/MemoryMapped/output_port.vhd
source_file = 1, C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/MemoryMapped/input_port.vhd
source_file = 1, C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/Registers/status_register.vhd
source_file = 1, C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/Registers/instruction_register.vhd
source_file = 1, C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/Registers/data_register.vhd
source_file = 1, C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/Registers/address_register.vhd
source_file = 1, C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/Registers/accumulator.vhd
source_file = 1, C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/small_8_types_and_constants.vhd
source_file = 1, C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/small_8.vhd
source_file = 1, C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/cpu_controller.vhd
source_file = 1, C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/InternalArch/internal_architecture.vhd
source_file = 1, C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/MemoryMapped/memory_io_decode.vhd
source_file = 1, C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/Registers/temp_register.vhd
source_file = 1, C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/MemoryMapped/memory_block.vhd
source_file = 1, C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/CPU_and_memory.vhd
source_file = 1, C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/top_level.vhd
source_file = 1, C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/test_benches/small8_tb.vhd
source_file = 1, C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/test_benches/total_tb.vhd
source_file = 1, C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/smallram.qip
source_file = 1, C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/smallram.vhd
source_file = 1, C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/testcase3.mif
source_file = 1, C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/finalmult.mif
source_file = 1, C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/db/small8.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/db/altsyncram_02u3.tdf
source_file = 1, C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/db/decode_dra.tdf
source_file = 1, C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/db/mux_tlb.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, C:/Users/Brandon/Dropbox/school/DigDes/labs/small8/db/mult_19t.tdf
design_name = top_level
instance = comp, \seg_led1[0]~output\, seg_led1[0]~output, top_level, 1
instance = comp, \seg_led1[1]~output\, seg_led1[1]~output, top_level, 1
instance = comp, \seg_led1[2]~output\, seg_led1[2]~output, top_level, 1
instance = comp, \seg_led1[3]~output\, seg_led1[3]~output, top_level, 1
instance = comp, \seg_led1[4]~output\, seg_led1[4]~output, top_level, 1
instance = comp, \seg_led1[5]~output\, seg_led1[5]~output, top_level, 1
instance = comp, \seg_led1[6]~output\, seg_led1[6]~output, top_level, 1
instance = comp, \seg_led0[0]~output\, seg_led0[0]~output, top_level, 1
instance = comp, \seg_led0[1]~output\, seg_led0[1]~output, top_level, 1
instance = comp, \seg_led0[2]~output\, seg_led0[2]~output, top_level, 1
instance = comp, \seg_led0[3]~output\, seg_led0[3]~output, top_level, 1
instance = comp, \seg_led0[4]~output\, seg_led0[4]~output, top_level, 1
instance = comp, \seg_led0[5]~output\, seg_led0[5]~output, top_level, 1
instance = comp, \seg_led0[6]~output\, seg_led0[6]~output, top_level, 1
instance = comp, \seg_led3[0]~output\, seg_led3[0]~output, top_level, 1
instance = comp, \seg_led3[1]~output\, seg_led3[1]~output, top_level, 1
instance = comp, \seg_led3[2]~output\, seg_led3[2]~output, top_level, 1
instance = comp, \seg_led3[3]~output\, seg_led3[3]~output, top_level, 1
instance = comp, \seg_led3[4]~output\, seg_led3[4]~output, top_level, 1
instance = comp, \seg_led3[5]~output\, seg_led3[5]~output, top_level, 1
instance = comp, \seg_led3[6]~output\, seg_led3[6]~output, top_level, 1
instance = comp, \seg_led2[0]~output\, seg_led2[0]~output, top_level, 1
instance = comp, \seg_led2[1]~output\, seg_led2[1]~output, top_level, 1
instance = comp, \seg_led2[2]~output\, seg_led2[2]~output, top_level, 1
instance = comp, \seg_led2[3]~output\, seg_led2[3]~output, top_level, 1
instance = comp, \seg_led2[4]~output\, seg_led2[4]~output, top_level, 1
instance = comp, \seg_led2[5]~output\, seg_led2[5]~output, top_level, 1
instance = comp, \seg_led2[6]~output\, seg_led2[6]~output, top_level, 1
instance = comp, \clk~input\, clk~input, top_level, 1
instance = comp, \clk~inputclkctrl\, clk~inputclkctrl, top_level, 1
instance = comp, \U_PROCESSOR|U_CLK_DIV|clk~0\, U_PROCESSOR|U_CLK_DIV|clk~0, top_level, 1
instance = comp, \push_button~input\, push_button~input, top_level, 1
instance = comp, \U_PROCESSOR|U_CLK_DIV|clk\, U_PROCESSOR|U_CLK_DIV|clk, top_level, 1
instance = comp, \U_PROCESSOR|U_CLK_DIV|clk~clkctrl\, U_PROCESSOR|U_CLK_DIV|clk~clkctrl, top_level, 1
instance = comp, \dip_switches[0]~input\, dip_switches[0]~input, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|U_IR|IR_out[1]\, U_PROCESSOR|U_SMALL_8|INTERNAL|U_IR|IR_out[1], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux3~13\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux3~13, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux39~0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux39~0, top_level, 1
instance = comp, \expansion_switches[4]~input\, expansion_switches[4]~input, top_level, 1
instance = comp, \expansion_switches[3]~input\, expansion_switches[3]~input, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_INPUT_1|databus[3]~2\, U_PROCESSOR|U_MEM_IO_BLOCK|U_INPUT_1|databus[3]~2, top_level, 1
instance = comp, \dip_switches[3]~input\, dip_switches[3]~input, top_level, 1
instance = comp, \expansion_switches[2]~input\, expansion_switches[2]~input, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_INPUT_1|databus[2]~1\, U_PROCESSOR|U_MEM_IO_BLOCK|U_INPUT_1|databus[2]~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector16~0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector16~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[0]~16\, U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[0]~16, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[2]~22\, U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[2]~22, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[3]~24\, U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[3]~24, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|state.CALL_STATE1\, U_PROCESSOR|U_SMALL_8|CONTROLLER|state.CALL_STATE1, top_level, 1
instance = comp, \expansion_switches[5]~input\, expansion_switches[5]~input, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_INPUT_1|databus[5]~3\, U_PROCESSOR|U_MEM_IO_BLOCK|U_INPUT_1|databus[5]~3, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[5]~23\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[5]~23, top_level, 1
instance = comp, \expansion_switches[6]~input\, expansion_switches[6]~input, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_INPUT_1|databus[6]~4\, U_PROCESSOR|U_MEM_IO_BLOCK|U_INPUT_1|databus[6]~4, top_level, 1
instance = comp, \dip_switches[6]~input\, dip_switches[6]~input, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~1\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~2\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~2, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add0~1\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add0~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add0~2\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add0~2, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~32\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~32, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|TEMP_REGISTER_T|temp_register[1]\, U_PROCESSOR|U_SMALL_8|INTERNAL|TEMP_REGISTER_T|temp_register[1], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|TEMP_REGISTER_T|temp_register[1]~_wirecell\, U_PROCESSOR|U_SMALL_8|INTERNAL|TEMP_REGISTER_T|temp_register[1]~_wirecell, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux35~0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux35~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|V_LD~0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|V_LD~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector19~0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector19~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|count[5]~1\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|count[5]~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|count[1]\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|count[1], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add0~4\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add0~4, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~4\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~4, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~33\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~33, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|TEMP_REGISTER_T|temp_register[2]\, U_PROCESSOR|U_SMALL_8|INTERNAL|TEMP_REGISTER_T|temp_register[2], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|TEMP_REGISTER_T|temp_register[2]~_wirecell\, U_PROCESSOR|U_SMALL_8|INTERNAL|TEMP_REGISTER_T|temp_register[2]~_wirecell, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|count[2]\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|count[2], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~6\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~6, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add0~6\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add0~6, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~34\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~34, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|TEMP_REGISTER_T|temp_register[3]~_wirecell\, U_PROCESSOR|U_SMALL_8|INTERNAL|TEMP_REGISTER_T|temp_register[3]~_wirecell, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|count[3]\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|count[3], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~8\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~8, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add0~8\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add0~8, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~35\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~35, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|TEMP_REGISTER_T|temp_register[4]\, U_PROCESSOR|U_SMALL_8|INTERNAL|TEMP_REGISTER_T|temp_register[4], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|TEMP_REGISTER_T|temp_register[4]~_wirecell\, U_PROCESSOR|U_SMALL_8|INTERNAL|TEMP_REGISTER_T|temp_register[4]~_wirecell, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|count[4]\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|count[4], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~10\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~10, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add0~10\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add0~10, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~36\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~36, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|TEMP_REGISTER_T|temp_register[5]\, U_PROCESSOR|U_SMALL_8|INTERNAL|TEMP_REGISTER_T|temp_register[5], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|TEMP_REGISTER_T|temp_register[5]~_wirecell\, U_PROCESSOR|U_SMALL_8|INTERNAL|TEMP_REGISTER_T|temp_register[5]~_wirecell, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|count[5]\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|count[5], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~12\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~12, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add0~12\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add0~12, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~37\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~37, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|TEMP_REGISTER_T|temp_register[6]\, U_PROCESSOR|U_SMALL_8|INTERNAL|TEMP_REGISTER_T|temp_register[6], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|TEMP_REGISTER_T|temp_register[6]~_wirecell\, U_PROCESSOR|U_SMALL_8|INTERNAL|TEMP_REGISTER_T|temp_register[6]~_wirecell, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|count[6]\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|count[6], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add0~14\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add0~14, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~14\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~14, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~38\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~38, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|TEMP_REGISTER_T|temp_register[7]\, U_PROCESSOR|U_SMALL_8|INTERNAL|TEMP_REGISTER_T|temp_register[7], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|TEMP_REGISTER_T|temp_register[7]~_wirecell\, U_PROCESSOR|U_SMALL_8|INTERNAL|TEMP_REGISTER_T|temp_register[7]~_wirecell, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|count[7]\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|count[7], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~16\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~16, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add0~16\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add0~16, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~39\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~39, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[0]~4_wirecell\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[0]~4_wirecell, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|count[8]\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|count[8], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add0~18\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add0~18, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~18\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~18, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~40\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~40, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[1]~8_wirecell\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[1]~8_wirecell, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|count[9]\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|count[9], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~20\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~20, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add0~20\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add0~20, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~41\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~41, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[2]~12_wirecell\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[2]~12_wirecell, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|count[10]\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|count[10], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add0~22\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add0~22, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~22\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~22, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~42\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~42, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[3]~16_wirecell\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[3]~16_wirecell, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|count[11]\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|count[11], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~24\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~24, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add0~24\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add0~24, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~43\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~43, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[4]~22_wirecell\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[4]~22_wirecell, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|count[12]\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|count[12], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~26\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~26, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add0~26\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add0~26, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~28\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~28, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[5]~26_wirecell\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[5]~26_wirecell, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|count[13]\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|count[13], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|MAR_REGISTER|count[13]~feeder\, U_PROCESSOR|U_SMALL_8|INTERNAL|MAR_REGISTER|count[13]~feeder, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|V_LD~1\, U_PROCESSOR|U_SMALL_8|CONTROLLER|V_LD~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.LDAA0~7\, U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.LDAA0~7, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|state.LDAA0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|state.LDAA0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.BRANCH_OPERATION0~0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.BRANCH_OPERATION0~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.LDAA0~2\, U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.LDAA0~2, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.LDAA0~3\, U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.LDAA0~3, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux24~1\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux24~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.LDAA0~4\, U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.LDAA0~4, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux28~3\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux28~3, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.LDAA0~0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.LDAA0~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.LDAA0~1\, U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.LDAA0~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.LDAA0~5\, U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.LDAA0~5, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.STAA_X0~0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.STAA_X0~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.STAA0~0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.STAA0~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|state.STAA0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|state.STAA0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|MAR_LD\, U_PROCESSOR|U_SMALL_8|CONTROLLER|MAR_LD, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|MAR_REGISTER|count[13]\, U_PROCESSOR|U_SMALL_8|INTERNAL|MAR_REGISTER|count[13], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.LDAA_X0~0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.LDAA_X0~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|state.LDAA_X0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|state.LDAA_X0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.STAA_X0~1\, U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.STAA_X0~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|state.STAA_X0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|state.STAA_X0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector15~0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector15~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|state.RET1\, U_PROCESSOR|U_SMALL_8|CONTROLLER|state.RET1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector15~1\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector15~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux22~0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux22~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux40~0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux40~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|X_DEC~0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|X_DEC~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.LOAD_X0~0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.LOAD_X0~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|state.LOAD_X0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|state.LOAD_X0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[0]~16\, U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[0]~16, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[8]~18\, U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[8]~18, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[8]~19\, U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[8]~19, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|X_INC~0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|X_INC~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[8]~20\, U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[8]~20, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[0]\, U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[0], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[1]~21\, U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[1]~21, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[1]\, U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[1], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[2]~23\, U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[2]~23, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[2]\, U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[2], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[3]~25\, U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[3]~25, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[3]\, U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[3], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[4]~27\, U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[4]~27, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[4]\, U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[4], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[5]~29\, U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[5]~29, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[5]\, U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[5], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[6]~31\, U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[6]~31, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[6]\, U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[6], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[7]~33\, U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[7]~33, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[7]\, U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[7], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[8]~35\, U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[8]~35, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[8]\, U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[8], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[9]~37\, U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[9]~37, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[9]\, U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[9], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[10]~39\, U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[10]~39, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[10]\, U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[10], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[11]~41\, U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[11]~41, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[11]\, U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[11], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[12]~43\, U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[12]~43, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[12]\, U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[12], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[13]~45\, U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[13]~45, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[13]\, U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[13], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Add0~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|Add0~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Add0~2\, U_PROCESSOR|U_SMALL_8|INTERNAL|Add0~2, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Add0~4\, U_PROCESSOR|U_SMALL_8|INTERNAL|Add0~4, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Add0~6\, U_PROCESSOR|U_SMALL_8|INTERNAL|Add0~6, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Add0~8\, U_PROCESSOR|U_SMALL_8|INTERNAL|Add0~8, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Add0~10\, U_PROCESSOR|U_SMALL_8|INTERNAL|Add0~10, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Add0~12\, U_PROCESSOR|U_SMALL_8|INTERNAL|Add0~12, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Add0~14\, U_PROCESSOR|U_SMALL_8|INTERNAL|Add0~14, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Add0~16\, U_PROCESSOR|U_SMALL_8|INTERNAL|Add0~16, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Add0~18\, U_PROCESSOR|U_SMALL_8|INTERNAL|Add0~18, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Add0~20\, U_PROCESSOR|U_SMALL_8|INTERNAL|Add0~20, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Add0~22\, U_PROCESSOR|U_SMALL_8|INTERNAL|Add0~22, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Add0~24\, U_PROCESSOR|U_SMALL_8|INTERNAL|Add0~24, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Add0~26\, U_PROCESSOR|U_SMALL_8|INTERNAL|Add0~26, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Mux2~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|Mux2~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Mux2~1\, U_PROCESSOR|U_SMALL_8|INTERNAL|Mux2~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add0~28\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add0~28, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~29\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~29, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~31\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~31, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[6]~30_wirecell\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[6]~30_wirecell, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|count[14]\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|count[14], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[14]~47\, U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[14]~47, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[14]\, U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[14], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Add0~28\, U_PROCESSOR|U_SMALL_8|INTERNAL|Add0~28, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|MAR_REGISTER|count[14]\, U_PROCESSOR|U_SMALL_8|INTERNAL|MAR_REGISTER|count[14], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Mux1~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|Mux1~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Mux1~1\, U_PROCESSOR|U_SMALL_8|INTERNAL|Mux1~1, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|decode3|w_anode255w[2]~0\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|decode3|w_anode255w[2]~0, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|rden_decode|w_anode226w[2]~3\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|rden_decode|w_anode226w[2]~3, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|MAR_REGISTER|count[1]\, U_PROCESSOR|U_SMALL_8|INTERNAL|MAR_REGISTER|count[1], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Mux14~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|Mux14~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Mux14~1\, U_PROCESSOR|U_SMALL_8|INTERNAL|Mux14~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|MAR_REGISTER|count[2]\, U_PROCESSOR|U_SMALL_8|INTERNAL|MAR_REGISTER|count[2], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Mux13~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|Mux13~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Mux13~1\, U_PROCESSOR|U_SMALL_8|INTERNAL|Mux13~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|MAR_REGISTER|count[3]\, U_PROCESSOR|U_SMALL_8|INTERNAL|MAR_REGISTER|count[3], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Mux12~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|Mux12~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Mux12~1\, U_PROCESSOR|U_SMALL_8|INTERNAL|Mux12~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|MAR_REGISTER|count[4]\, U_PROCESSOR|U_SMALL_8|INTERNAL|MAR_REGISTER|count[4], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Mux11~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|Mux11~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Mux11~1\, U_PROCESSOR|U_SMALL_8|INTERNAL|Mux11~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|MAR_REGISTER|count[5]\, U_PROCESSOR|U_SMALL_8|INTERNAL|MAR_REGISTER|count[5], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Mux10~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|Mux10~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Mux10~1\, U_PROCESSOR|U_SMALL_8|INTERNAL|Mux10~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|MAR_REGISTER|count[6]\, U_PROCESSOR|U_SMALL_8|INTERNAL|MAR_REGISTER|count[6], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Mux9~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|Mux9~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Mux9~1\, U_PROCESSOR|U_SMALL_8|INTERNAL|Mux9~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|MAR_REGISTER|count[7]\, U_PROCESSOR|U_SMALL_8|INTERNAL|MAR_REGISTER|count[7], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Mux8~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|Mux8~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Mux8~1\, U_PROCESSOR|U_SMALL_8|INTERNAL|Mux8~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|MAR_REGISTER|count[8]\, U_PROCESSOR|U_SMALL_8|INTERNAL|MAR_REGISTER|count[8], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Mux7~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|Mux7~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Mux7~1\, U_PROCESSOR|U_SMALL_8|INTERNAL|Mux7~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|MAR_REGISTER|count[9]\, U_PROCESSOR|U_SMALL_8|INTERNAL|MAR_REGISTER|count[9], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Mux6~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|Mux6~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Mux6~1\, U_PROCESSOR|U_SMALL_8|INTERNAL|Mux6~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|MAR_REGISTER|count[10]\, U_PROCESSOR|U_SMALL_8|INTERNAL|MAR_REGISTER|count[10], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Mux5~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|Mux5~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Mux5~1\, U_PROCESSOR|U_SMALL_8|INTERNAL|Mux5~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|MAR_REGISTER|count[12]\, U_PROCESSOR|U_SMALL_8|INTERNAL|MAR_REGISTER|count[12], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Mux3~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|Mux3~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Mux3~1\, U_PROCESSOR|U_SMALL_8|INTERNAL|Mux3~1, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a30\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a30, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|address_reg_a[0]~feeder\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|address_reg_a[0]~feeder, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|address_reg_a[0]\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|address_reg_a[0], top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|decode3|w_anode239w[2]~0\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|decode3|w_anode239w[2]~0, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|rden_decode|w_anode226w[2]~1\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|rden_decode|w_anode226w[2]~1, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a14\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a14, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|address_reg_a[1]~feeder\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|address_reg_a[1]~feeder, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|address_reg_a[1]\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|address_reg_a[1], top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|decode3|w_anode247w[2]~0\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|decode3|w_anode247w[2]~0, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|rden_decode|w_anode226w[2]~0\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|rden_decode|w_anode226w[2]~0, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a22\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a22, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|decode3|w_anode226w[2]\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|decode3|w_anode226w[2], top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|rden_decode|w_anode226w[2]~2\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|rden_decode|w_anode226w[2]~2, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a6\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a6, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|mux2|result_node[6]~11\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|mux2|result_node[6]~11, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|mux2|result_node[6]~12\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|mux2|result_node[6]~12, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[6]~29\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[6]~29, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[6]~27\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[6]~27, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux28~1\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux28~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux28~2\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux28~2, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux27~0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux27~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux27~1\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux27~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux9~2\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux9~2, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|MS_D[1]~0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|MS_D[1]~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux0~0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux0~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux28~4\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux28~4, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux28~5\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux28~5, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux28~6\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux28~6, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux28~7\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux28~7, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux28~8\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux28~8, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|MS_ALU[0]~0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|MS_ALU[0]~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|A[0]~_Duplicate_1feeder\, U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|A[0]~_Duplicate_1feeder, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|A[0]~_Duplicate_1\, U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|A[0]~_Duplicate_1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|A[2]~_Duplicate_1\, U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|A[2]~_Duplicate_1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|A[3]~_Duplicate_1\, U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|A[3]~_Duplicate_1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|A[4]~_Duplicate_1\, U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|A[4]~_Duplicate_1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|A[5]~_Duplicate_1\, U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|A[5]~_Duplicate_1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux26~0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux26~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux26~1\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux26~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|MS_ALU[2]~1\, U_PROCESSOR|U_SMALL_8|CONTROLLER|MS_ALU[2]~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA_REGISTER_D|Mux0~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA_REGISTER_D|Mux0~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mult0|auto_generated|mac_mult1\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mult0|auto_generated|mac_mult1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mult0|auto_generated|mac_out2\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mult0|auto_generated|mac_out2, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA_REGISTER_D|Mux7~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA_REGISTER_D|Mux7~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux24~3\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux24~3, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA_REGISTER_D|D[2]~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA_REGISTER_D|D[2]~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA_REGISTER_D|D[0]\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA_REGISTER_D|D[0], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|A[7]~_Duplicate_1\, U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|A[7]~_Duplicate_1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA_REGISTER_D|Mux0~1\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA_REGISTER_D|Mux0~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA_REGISTER_D|D[7]\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA_REGISTER_D|D[7], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|MSA[1]~0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|MSA[1]~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux0~2\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux0~2, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|MSA[1]~1\, U_PROCESSOR|U_SMALL_8|CONTROLLER|MSA[1]~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux0~1\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux0~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux24~2\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux24~2, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|MSA[1]~2\, U_PROCESSOR|U_SMALL_8|CONTROLLER|MSA[1]~2, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|MSA[1]~3\, U_PROCESSOR|U_SMALL_8|CONTROLLER|MSA[1]~3, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|MS_ALU[1]~6\, U_PROCESSOR|U_SMALL_8|CONTROLLER|MS_ALU[1]~6, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux25~17\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux25~17, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add3~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add3~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add3~2\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add3~2, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add3~4\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add3~4, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add3~6\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add3~6, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add3~8\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add3~8, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add3~10\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add3~10, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add3~12\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add3~12, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add3~14\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add3~14, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux1~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux1~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux2~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux2~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux3~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux3~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux4~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux4~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux5~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux5~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux6~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux6~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux7~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux7~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux8~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux8~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add0~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add0~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add0~2\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add0~2, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add0~4\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add0~4, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add0~6\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add0~6, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add0~8\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add0~8, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add0~10\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add0~10, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add0~12\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add0~12, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add0~14\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add0~14, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux25~18\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux25~18, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux25~13\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux25~13, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux25~14\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux25~14, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add1~1\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add1~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add1~2\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add1~2, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add1~4\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add1~4, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add1~6\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add1~6, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add1~8\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add1~8, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add1~10\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add1~10, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add1~12\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add1~12, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add1~14\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add1~14, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add1~16\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add1~16, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux25~15\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux25~15, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux25~16\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux25~16, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux17~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux17~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux17~1\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux17~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|state.LDAA1\, U_PROCESSOR|U_SMALL_8|CONTROLLER|state.LDAA1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector0~2\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector0~2, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector0~3\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector0~3, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector0~0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector0~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector1~0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector1~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector0~1\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector0~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector0~4\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector0~4, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector0~5\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector0~5, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|Mux0~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|Mux0~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|Mux0~1\, U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|Mux0~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA_REGISTER_D|Mux2~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA_REGISTER_D|Mux2~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA_REGISTER_D|D[5]\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA_REGISTER_D|D[5], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|Mux2~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|Mux2~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|Mux2~1\, U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|Mux2~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA_REGISTER_D|Mux3~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA_REGISTER_D|Mux3~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA_REGISTER_D|D[4]\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA_REGISTER_D|D[4], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|Mux3~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|Mux3~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux20~3\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux20~3, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux20~2\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux20~2, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux20~4\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux20~4, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux19~10\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux19~10, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux19~19\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux19~19, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux20~5\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux20~5, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux25~10\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux25~10, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux20~6\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux20~6, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux20~10\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux20~10, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux20~7\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux20~7, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux20~8\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux20~8, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux20~9\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux20~9, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|Mux3~1\, U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|Mux3~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA_REGISTER_D|Mux4~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA_REGISTER_D|Mux4~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA_REGISTER_D|D[3]\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA_REGISTER_D|D[3], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux25~9\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux25~9, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux25~6\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux25~6, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux21~2\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux21~2, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux21~3\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux21~3, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux21~9\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux21~9, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux21~4\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux21~4, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux21~5\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux21~5, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux21~6\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux21~6, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux21~7\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux21~7, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux21~8\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux21~8, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|Mux4~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|Mux4~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|Mux4~1\, U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|Mux4~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA_REGISTER_D|Mux5~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA_REGISTER_D|Mux5~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA_REGISTER_D|D[2]\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA_REGISTER_D|D[2], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux22~7\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux22~7, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux22~6\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux22~6, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux22~8\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux22~8, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux25~8\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux25~8, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux22~2\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux22~2, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux22~3\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux22~3, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux22~10\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux22~10, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux22~4\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux22~4, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux22~5\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux22~5, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux22~9\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux22~9, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|Mux5~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|Mux5~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|Mux5~1\, U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|Mux5~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA_REGISTER_D|Mux6~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA_REGISTER_D|Mux6~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA_REGISTER_D|D[1]\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA_REGISTER_D|D[1], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|Mux6~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|Mux6~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux25~7\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux25~7, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux23~2\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux23~2, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux23~3\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux23~3, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux23~7\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux23~7, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux23~6\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux23~6, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux23~8\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux23~8, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux23~10\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux23~10, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux23~4\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux23~4, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux23~5\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux23~5, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux23~9\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux23~9, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|Mux6~1\, U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|Mux6~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|A[1]~_Duplicate_1\, U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|A[1]~_Duplicate_1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux25~5\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux25~5, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux25~2\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux25~2, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux25~19\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux25~19, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux25~20\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux25~20, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|output~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|output~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux25~3\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux25~3, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux25~4\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux25~4, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux24~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux24~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux24~1\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux24~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|Mux7~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|Mux7~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|Mux7~1\, U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|Mux7~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA_REGISTER_D|Mux1~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA_REGISTER_D|Mux1~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA_REGISTER_D|D[6]\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA_REGISTER_D|D[6], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|Mux1~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|Mux1~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|Mux1~1\, U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|Mux1~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|A[6]~_Duplicate_1\, U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|A[6]~_Duplicate_1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux18~7\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux18~7, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux18~6\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux18~6, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux18~8\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux18~8, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux25~12\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux25~12, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux18~2\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux18~2, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux18~3\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux18~3, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux18~10\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux18~10, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux18~4\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux18~4, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux18~5\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux18~5, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux18~9\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux18~9, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[6]~28\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[6]~28, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[6]~30\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[6]~30, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|U_IR|IR_out[6]~feeder\, U_PROCESSOR|U_SMALL_8|INTERNAL|U_IR|IR_out[6]~feeder, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|U_IR|IR_out[6]\, U_PROCESSOR|U_SMALL_8|INTERNAL|U_IR|IR_out[6], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux28~0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux28~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|MS_ALU[3]~3\, U_PROCESSOR|U_SMALL_8|CONTROLLER|MS_ALU[3]~3, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux25~0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux25~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|MS_ALU[3]~2\, U_PROCESSOR|U_SMALL_8|CONTROLLER|MS_ALU[3]~2, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|MS_ALU[3]~4\, U_PROCESSOR|U_SMALL_8|CONTROLLER|MS_ALU[3]~4, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|MS_ALU[3]~5\, U_PROCESSOR|U_SMALL_8|CONTROLLER|MS_ALU[3]~5, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux25~11\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux25~11, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux19~15\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux19~15, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux19~16\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux19~16, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux19~18\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux19~18, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux19~11\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux19~11, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux19~12\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux19~12, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux19~13\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux19~13, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux19~14\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux19~14, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux19~17\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux19~17, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[5]~24\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[5]~24, top_level, 1
instance = comp, \dip_switches[5]~input\, dip_switches[5]~input, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a29\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a29, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a13\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a13, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a21\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a21, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a5\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a5, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|mux2|result_node[5]~9\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|mux2|result_node[5]~9, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|mux2|result_node[5]~10\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|mux2|result_node[5]~10, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[5]~25\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[5]~25, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[5]~26\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[5]~26, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|U_IR|IR_out[5]\, U_PROCESSOR|U_SMALL_8|INTERNAL|U_IR|IR_out[5], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.RET0~2\, U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.RET0~2, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.RET0~3\, U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.RET0~3, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|state.RET0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|state.RET0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux21~0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux21~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector12~0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector12~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector12~1\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector12~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector12~2\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector12~2, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector12~3\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector12~3, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector12~4\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector12~4, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|TEMP_REGISTER_T|temp_register[3]\, U_PROCESSOR|U_SMALL_8|INTERNAL|TEMP_REGISTER_T|temp_register[3], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|state.STAA1\, U_PROCESSOR|U_SMALL_8|CONTROLLER|state.STAA1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|WideOr18~0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|WideOr18~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|WideOr18~1\, U_PROCESSOR|U_SMALL_8|CONTROLLER|WideOr18~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[0]~18\, U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[0]~18, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[0]~19\, U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[0]~19, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[3]\, U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[3], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[4]~26\, U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[4]~26, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[4]\, U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[4], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[5]~28\, U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[5]~28, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[5]\, U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[5], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[6]~30\, U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[6]~30, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[6]\, U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[6], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[7]~32\, U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[7]~32, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[7]\, U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[7], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[8]~34\, U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[8]~34, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[8]\, U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[8], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[9]~36\, U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[9]~36, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[9]\, U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[9], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[10]~38\, U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[10]~38, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[10]\, U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[10], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[11]~40\, U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[11]~40, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[11]\, U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[11], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[12]~42\, U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[12]~42, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[12]\, U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[12], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[13]~44\, U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[13]~44, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[13]\, U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[13], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[14]~46\, U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[14]~46, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[14]\, U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[14], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[15]~48\, U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[15]~48, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[15]\, U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[15], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[7]~33\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[7]~33, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[7]~34\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[7]~34, top_level, 1
instance = comp, \dip_switches[7]~input\, dip_switches[7]~input, top_level, 1
instance = comp, \expansion_switches[7]~input\, expansion_switches[7]~input, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[7]~31\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[7]~31, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a15\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a15, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a31\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a31, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a23\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a23, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a7\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a7, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|mux2|result_node[7]~13\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|mux2|result_node[7]~13, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|mux2|result_node[7]~14\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|mux2|result_node[7]~14, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[7]~32\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[7]~32, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[7]~35\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[7]~35, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|U_IR|IR_out[7]\, U_PROCESSOR|U_SMALL_8|INTERNAL|U_IR|IR_out[7], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux24~0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux24~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STATUS_REG|C~2\, U_PROCESSOR|U_SMALL_8|INTERNAL|STATUS_REG|C~2, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STATUS_REG|C~9\, U_PROCESSOR|U_SMALL_8|INTERNAL|STATUS_REG|C~9, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STATUS_REG|C~6\, U_PROCESSOR|U_SMALL_8|INTERNAL|STATUS_REG|C~6, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STATUS_REG|C~4\, U_PROCESSOR|U_SMALL_8|INTERNAL|STATUS_REG|C~4, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|MS_INCDEC[1]~0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|MS_INCDEC[1]~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add3~16\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add3~16, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux0~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Mux0~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add0~16\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|Add0~16, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|LessThan0~1\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|LessThan0~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|LessThan0~3\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|LessThan0~3, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|LessThan0~5\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|LessThan0~5, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|LessThan0~7\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|LessThan0~7, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|LessThan0~9\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|LessThan0~9, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|LessThan0~11\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|LessThan0~11, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|LessThan0~13\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|LessThan0~13, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|LessThan0~14\, U_PROCESSOR|U_SMALL_8|INTERNAL|ALU|LessThan0~14, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STATUS_REG|C~3\, U_PROCESSOR|U_SMALL_8|INTERNAL|STATUS_REG|C~3, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STATUS_REG|C~5\, U_PROCESSOR|U_SMALL_8|INTERNAL|STATUS_REG|C~5, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STATUS_REG|C~7\, U_PROCESSOR|U_SMALL_8|INTERNAL|STATUS_REG|C~7, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|C_LD~0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|C_LD~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|C_LD~1\, U_PROCESSOR|U_SMALL_8|CONTROLLER|C_LD~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|C_LD~2\, U_PROCESSOR|U_SMALL_8|CONTROLLER|C_LD~2, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|C_LD~3\, U_PROCESSOR|U_SMALL_8|CONTROLLER|C_LD~3, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STATUS_REG|C~8\, U_PROCESSOR|U_SMALL_8|INTERNAL|STATUS_REG|C~8, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STATUS_REG|C\, U_PROCESSOR|U_SMALL_8|INTERNAL|STATUS_REG|C, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux30~0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux30~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|V_LD~2\, U_PROCESSOR|U_SMALL_8|CONTROLLER|V_LD~2, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STATUS_REG|V~6\, U_PROCESSOR|U_SMALL_8|INTERNAL|STATUS_REG|V~6, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STATUS_REG|V~3\, U_PROCESSOR|U_SMALL_8|INTERNAL|STATUS_REG|V~3, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STATUS_REG|V~2\, U_PROCESSOR|U_SMALL_8|INTERNAL|STATUS_REG|V~2, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STATUS_REG|V~4\, U_PROCESSOR|U_SMALL_8|INTERNAL|STATUS_REG|V~4, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STATUS_REG|V~5\, U_PROCESSOR|U_SMALL_8|INTERNAL|STATUS_REG|V~5, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STATUS_REG|V\, U_PROCESSOR|U_SMALL_8|INTERNAL|STATUS_REG|V, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux41~1\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux41~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector1~2\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector1~2, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector1~1\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector1~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector1~3\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector1~3, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector1~4\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector1~4, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STATUS_REG|S\, U_PROCESSOR|U_SMALL_8|INTERNAL|STATUS_REG|S, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|Equal0~1\, U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|Equal0~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|Equal0~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|Equal0~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|Equal0~2\, U_PROCESSOR|U_SMALL_8|INTERNAL|ACCUMULATOR_A|Equal0~2, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STATUS_REG|Z\, U_PROCESSOR|U_SMALL_8|INTERNAL|STATUS_REG|Z, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux41~0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux41~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux41~2\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux41~2, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.BRANCH_OPERATION0~1\, U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.BRANCH_OPERATION0~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|state.BRANCH_OPERATION0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|state.BRANCH_OPERATION0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector20~0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector20~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|state.CALL_STATE2\, U_PROCESSOR|U_SMALL_8|CONTROLLER|state.CALL_STATE2, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector20~1\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector20~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[0]\, U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[0], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[1]~20\, U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[1]~20, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[1]\, U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[1], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[2]\, U_PROCESSOR|U_SMALL_8|INTERNAL|PROGRAM_COUNTER|count[2], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[2]~9\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[2]~9, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[2]~10\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[2]~10, top_level, 1
instance = comp, \dip_switches[2]~input\, dip_switches[2]~input, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a26\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a26, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a18\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a18, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a10\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a10, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a2\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a2, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|mux2|result_node[2]~4\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|mux2|result_node[2]~4, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|mux2|result_node[2]~5\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|mux2|result_node[2]~5, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[2]~11\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[2]~11, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[2]~12\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[2]~12, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|U_IR|IR_out[2]\, U_PROCESSOR|U_SMALL_8|INTERNAL|U_IR|IR_out[2], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.CALL_STATE0~0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.CALL_STATE0~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|state.CALL_STATE0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|state.CALL_STATE0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|WideOr16~0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|WideOr16~0, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|RAM_E_DUMBSIG\, U_PROCESSOR|U_MEM_IO_BLOCK|RAM_E_DUMBSIG, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a11\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a11, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a27\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a27, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a19\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a19, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a3\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a3, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|mux2|result_node[3]~6\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|mux2|result_node[3]~6, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|mux2|result_node[3]~7\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|mux2|result_node[3]~7, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[3]~15\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[3]~15, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[3]~13\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[3]~13, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[3]~14\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[3]~14, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[3]~16\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[3]~16, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|U_IR|IR_out[3]~feeder\, U_PROCESSOR|U_SMALL_8|INTERNAL|U_IR|IR_out[3]~feeder, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|U_IR|IR_out[3]\, U_PROCESSOR|U_SMALL_8|INTERNAL|U_IR|IR_out[3], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux35~1\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux35~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector17~0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector17~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[4]~19\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[4]~19, top_level, 1
instance = comp, \dip_switches[4]~input\, dip_switches[4]~input, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a28\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a28, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a20\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a20, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a12\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a12, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a4\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a4, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|mux2|result_node[4]~8\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|mux2|result_node[4]~8, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[4]~20\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[4]~20, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[4]~21\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[4]~21, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[4]~17\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[4]~17, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[4]~18\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[4]~18, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[4]~22\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[4]~22, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|U_IR|IR_out[4]~feeder\, U_PROCESSOR|U_SMALL_8|INTERNAL|U_IR|IR_out[4]~feeder, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|U_IR|IR_out[4]\, U_PROCESSOR|U_SMALL_8|INTERNAL|U_IR|IR_out[4], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.STACK0~0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.STACK0~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.STACK0~1\, U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.STACK0~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux3~9\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux3~9, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.STACK0~3\, U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.STACK0~3, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.STACK0~2\, U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.STACK0~2, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.STACK0~4\, U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.STACK0~4, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.STACK0~5\, U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.STACK0~5, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.LDAA0~6\, U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.LDAA0~6, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.STACK0~6\, U_PROCESSOR|U_SMALL_8|CONTROLLER|next_state.STACK0~6, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|state.STACK0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|state.STACK0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|state.STACK1\, U_PROCESSOR|U_SMALL_8|CONTROLLER|state.STACK1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux22~1\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux22~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux22~2\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux22~2, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux22~3\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux22~3, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux22~4\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux22~4, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux22~5\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux22~5, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux22~6\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux22~6, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux22~7\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux22~7, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|state.RET2\, U_PROCESSOR|U_SMALL_8|CONTROLLER|state.RET2, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector3~1\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector3~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector3~2\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector3~2, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector3~0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector3~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux3~7\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux3~7, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux3~6\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux3~6, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux3~8\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux3~8, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux3~4\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux3~4, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux3~16\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux3~16, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux3~17\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux3~17, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux3~14\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux3~14, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux3~15\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux3~15, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux3~5\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux3~5, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux3~10\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux3~10, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux3~11\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux3~11, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux3~12\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Mux3~12, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector3~3\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector3~3, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|state.IR_LD_STATE\, U_PROCESSOR|U_SMALL_8|CONTROLLER|state.IR_LD_STATE, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector13~2\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector13~2, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|U_IR|IR_out[0]\, U_PROCESSOR|U_SMALL_8|INTERNAL|U_IR|IR_out[0], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector4~0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector4~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector4~1\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector4~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector4~2\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector4~2, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector4~3\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector4~3, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector4~4\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector4~4, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|state.DECODE\, U_PROCESSOR|U_SMALL_8|CONTROLLER|state.DECODE, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector14~0\, U_PROCESSOR|U_SMALL_8|CONTROLLER|Selector14~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|MAR_REGISTER|count[11]\, U_PROCESSOR|U_SMALL_8|INTERNAL|MAR_REGISTER|count[11], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Mux4~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|Mux4~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Mux4~1\, U_PROCESSOR|U_SMALL_8|INTERNAL|Mux4~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~44\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add1~44, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add0~30\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Add0~30, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Mux0~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|Mux0~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|count[15]~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|count[15]~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|count[15]\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|count[15], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|MAR_REGISTER|count[15]\, U_PROCESSOR|U_SMALL_8|INTERNAL|MAR_REGISTER|count[15], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[15]~49\, U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[15]~49, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[15]\, U_PROCESSOR|U_SMALL_8|INTERNAL|X_REGISTER|count[15], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Add0~30\, U_PROCESSOR|U_SMALL_8|INTERNAL|Add0~30, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Mux0~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|Mux0~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Mux0~1\, U_PROCESSOR|U_SMALL_8|INTERNAL|Mux0~1, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_DECODER|LessThan0~3\, U_PROCESSOR|U_MEM_IO_BLOCK|U_DECODER|LessThan0~3, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_DECODER|LessThan0~1\, U_PROCESSOR|U_MEM_IO_BLOCK|U_DECODER|LessThan0~1, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_DECODER|LessThan0~0\, U_PROCESSOR|U_MEM_IO_BLOCK|U_DECODER|LessThan0~0, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_DECODER|LessThan0~2\, U_PROCESSOR|U_MEM_IO_BLOCK|U_DECODER|LessThan0~2, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_DECODER|LessThan0~4\, U_PROCESSOR|U_MEM_IO_BLOCK|U_DECODER|LessThan0~4, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_INPUT_0_E~0\, U_PROCESSOR|U_MEM_IO_BLOCK|U_INPUT_0_E~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[0]~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[0]~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[0]~1\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[0]~1, top_level, 1
instance = comp, \expansion_switches[0]~input\, expansion_switches[0]~input, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a16\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a16, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a24\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a24, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a0\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a0, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a8\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a8, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|mux2|result_node[0]~0\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|mux2|result_node[0]~0, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|mux2|result_node[0]~1\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|mux2|result_node[0]~1, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[0]~2\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[0]~2, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[0]~3\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[0]~3, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[0]~4\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[0]~4, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|TEMP_REGISTER_T|temp_register[0]\, U_PROCESSOR|U_SMALL_8|INTERNAL|TEMP_REGISTER_T|temp_register[0], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|TEMP_REGISTER_T|temp_register[0]~_wirecell\, U_PROCESSOR|U_SMALL_8|INTERNAL|TEMP_REGISTER_T|temp_register[0]~_wirecell, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|count[0]~_wirecell\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|count[0]~_wirecell, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|count[0]\, U_PROCESSOR|U_SMALL_8|INTERNAL|STACK_REGISTER|count[0], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|MAR_REGISTER|count[0]\, U_PROCESSOR|U_SMALL_8|INTERNAL|MAR_REGISTER|count[0], top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Mux15~0\, U_PROCESSOR|U_SMALL_8|INTERNAL|Mux15~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|Mux15~1\, U_PROCESSOR|U_SMALL_8|INTERNAL|Mux15~1, top_level, 1
instance = comp, \expansion_switches[1]~input\, expansion_switches[1]~input, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_INPUT_1|databus[1]~0\, U_PROCESSOR|U_MEM_IO_BLOCK|U_INPUT_1|databus[1]~0, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[1]~5\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[1]~5, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[1]~6\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[1]~6, top_level, 1
instance = comp, \dip_switches[1]~input\, dip_switches[1]~input, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a25\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a25, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a9\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a9, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a1\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a1, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a17\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|ram_block1a17, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|mux2|result_node[1]~2\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|mux2|result_node[1]~2, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|mux2|result_node[1]~3\, U_PROCESSOR|U_MEM_IO_BLOCK|U_RAM2|altsyncram_component|auto_generated|mux2|result_node[1]~3, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[1]~7\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[1]~7, top_level, 1
instance = comp, \U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[1]~8\, U_PROCESSOR|U_SMALL_8|INTERNAL|DATA[1]~8, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_OUTPUT_0_E\, U_PROCESSOR|U_MEM_IO_BLOCK|U_OUTPUT_0_E, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_OUTPUT_0|output[1]\, U_PROCESSOR|U_MEM_IO_BLOCK|U_OUTPUT_0|output[1], top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_OUTPUT_0|output[3]\, U_PROCESSOR|U_MEM_IO_BLOCK|U_OUTPUT_0|output[3], top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_OUTPUT_0|output[2]\, U_PROCESSOR|U_MEM_IO_BLOCK|U_OUTPUT_0|output[2], top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_OUTPUT_0|output[0]\, U_PROCESSOR|U_MEM_IO_BLOCK|U_OUTPUT_0|output[0], top_level, 1
instance = comp, \U_LED0_1|Mux6~0\, U_LED0_1|Mux6~0, top_level, 1
instance = comp, \U_LED0_1|Mux5~0\, U_LED0_1|Mux5~0, top_level, 1
instance = comp, \U_LED0_1|Mux4~0\, U_LED0_1|Mux4~0, top_level, 1
instance = comp, \U_LED0_1|Mux3~0\, U_LED0_1|Mux3~0, top_level, 1
instance = comp, \U_LED0_1|Mux2~0\, U_LED0_1|Mux2~0, top_level, 1
instance = comp, \U_LED0_1|Mux1~0\, U_LED0_1|Mux1~0, top_level, 1
instance = comp, \U_LED0_1|Mux0~0\, U_LED0_1|Mux0~0, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_OUTPUT_0|output[5]\, U_PROCESSOR|U_MEM_IO_BLOCK|U_OUTPUT_0|output[5], top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_OUTPUT_0|output[6]\, U_PROCESSOR|U_MEM_IO_BLOCK|U_OUTPUT_0|output[6], top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_OUTPUT_0|output[7]\, U_PROCESSOR|U_MEM_IO_BLOCK|U_OUTPUT_0|output[7], top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_OUTPUT_0|output[4]\, U_PROCESSOR|U_MEM_IO_BLOCK|U_OUTPUT_0|output[4], top_level, 1
instance = comp, \U_LED0_0|Mux6~0\, U_LED0_0|Mux6~0, top_level, 1
instance = comp, \U_LED0_0|Mux5~0\, U_LED0_0|Mux5~0, top_level, 1
instance = comp, \U_LED0_0|Mux4~0\, U_LED0_0|Mux4~0, top_level, 1
instance = comp, \U_LED0_0|Mux3~0\, U_LED0_0|Mux3~0, top_level, 1
instance = comp, \U_LED0_0|Mux2~0\, U_LED0_0|Mux2~0, top_level, 1
instance = comp, \U_LED0_0|Mux1~0\, U_LED0_0|Mux1~0, top_level, 1
instance = comp, \U_LED0_0|Mux0~0\, U_LED0_0|Mux0~0, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_OUTPUT_1_E~0\, U_PROCESSOR|U_MEM_IO_BLOCK|U_OUTPUT_1_E~0, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_OUTPUT_1|output[2]\, U_PROCESSOR|U_MEM_IO_BLOCK|U_OUTPUT_1|output[2], top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_OUTPUT_1|output[3]\, U_PROCESSOR|U_MEM_IO_BLOCK|U_OUTPUT_1|output[3], top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_OUTPUT_1|output[1]\, U_PROCESSOR|U_MEM_IO_BLOCK|U_OUTPUT_1|output[1], top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_OUTPUT_1|output[0]\, U_PROCESSOR|U_MEM_IO_BLOCK|U_OUTPUT_1|output[0], top_level, 1
instance = comp, \U_LED1_1|Mux6~0\, U_LED1_1|Mux6~0, top_level, 1
instance = comp, \U_LED1_1|Mux5~0\, U_LED1_1|Mux5~0, top_level, 1
instance = comp, \U_LED1_1|Mux4~0\, U_LED1_1|Mux4~0, top_level, 1
instance = comp, \U_LED1_1|Mux3~0\, U_LED1_1|Mux3~0, top_level, 1
instance = comp, \U_LED1_1|Mux2~0\, U_LED1_1|Mux2~0, top_level, 1
instance = comp, \U_LED1_1|Mux1~0\, U_LED1_1|Mux1~0, top_level, 1
instance = comp, \U_LED1_1|Mux0~0\, U_LED1_1|Mux0~0, top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_OUTPUT_1|output[6]\, U_PROCESSOR|U_MEM_IO_BLOCK|U_OUTPUT_1|output[6], top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_OUTPUT_1|output[4]\, U_PROCESSOR|U_MEM_IO_BLOCK|U_OUTPUT_1|output[4], top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_OUTPUT_1|output[5]\, U_PROCESSOR|U_MEM_IO_BLOCK|U_OUTPUT_1|output[5], top_level, 1
instance = comp, \U_PROCESSOR|U_MEM_IO_BLOCK|U_OUTPUT_1|output[7]\, U_PROCESSOR|U_MEM_IO_BLOCK|U_OUTPUT_1|output[7], top_level, 1
instance = comp, \U_LED1_0|Mux6~0\, U_LED1_0|Mux6~0, top_level, 1
instance = comp, \U_LED1_0|Mux5~0\, U_LED1_0|Mux5~0, top_level, 1
instance = comp, \U_LED1_0|Mux4~0\, U_LED1_0|Mux4~0, top_level, 1
instance = comp, \U_LED1_0|Mux3~0\, U_LED1_0|Mux3~0, top_level, 1
instance = comp, \U_LED1_0|Mux2~0\, U_LED1_0|Mux2~0, top_level, 1
instance = comp, \U_LED1_0|Mux1~0\, U_LED1_0|Mux1~0, top_level, 1
instance = comp, \U_LED1_0|Mux0~0\, U_LED1_0|Mux0~0, top_level, 1
instance = comp, \dip_switches[8]~input\, dip_switches[8]~input, top_level, 1
instance = comp, \dip_switches[9]~input\, dip_switches[9]~input, top_level, 1
