#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Jul 16 15:59:45 2020
# Process ID: 11716
# Current directory: E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/16_custom_pwm_ip/vivado/custom_pwm_ip.runs/design_1_ax_pwm_0_0_synth_1
# Command line: vivado.exe -log design_1_ax_pwm_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ax_pwm_0_0.tcl
# Log file: E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/16_custom_pwm_ip/vivado/custom_pwm_ip.runs/design_1_ax_pwm_0_0_synth_1/design_1_ax_pwm_0_0.vds
# Journal file: E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/16_custom_pwm_ip/vivado/custom_pwm_ip.runs/design_1_ax_pwm_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_ax_pwm_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/16_custom_pwm_ip/vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/XilinxVitis/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/16_custom_pwm_ip/vivado/custom_pwm_ip.cache/ip 
Command: synth_design -top design_1_ax_pwm_0_0 -part xazu5ev-sfvc784-1-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xazu5ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xazu5ev'
INFO: [Device 21-403] Loading part xazu5ev-sfvc784-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3976
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1525.813 ; gain = 234.492
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_ax_pwm_0_0' [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/16_custom_pwm_ip/vivado/custom_pwm_ip.srcs/sources_1/bd/design_1/ip/design_1_ax_pwm_0_0/synth/design_1_ax_pwm_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'ax_pwm_v1_0' [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/16_custom_pwm_ip/vivado/custom_pwm_ip.srcs/sources_1/bd/design_1/ipshared/cf5e/hdl/ax_pwm_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ax_pwm_v1_0_S00_AXI' [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/16_custom_pwm_ip/vivado/custom_pwm_ip.srcs/sources_1/bd/design_1/ipshared/cf5e/hdl/ax_pwm_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/16_custom_pwm_ip/vivado/custom_pwm_ip.srcs/sources_1/bd/design_1/ipshared/cf5e/hdl/ax_pwm_v1_0_S00_AXI.v:231]
INFO: [Synth 8-226] default block is never used [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/16_custom_pwm_ip/vivado/custom_pwm_ip.srcs/sources_1/bd/design_1/ipshared/cf5e/hdl/ax_pwm_v1_0_S00_AXI.v:372]
INFO: [Synth 8-6157] synthesizing module 'ax_pwm' [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/16_custom_pwm_ip/vivado/custom_pwm_ip.srcs/sources_1/bd/design_1/ipshared/cf5e/src/ax_pwm.v:33]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ax_pwm' (1#1) [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/16_custom_pwm_ip/vivado/custom_pwm_ip.srcs/sources_1/bd/design_1/ipshared/cf5e/src/ax_pwm.v:33]
INFO: [Synth 8-6155] done synthesizing module 'ax_pwm_v1_0_S00_AXI' (2#1) [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/16_custom_pwm_ip/vivado/custom_pwm_ip.srcs/sources_1/bd/design_1/ipshared/cf5e/hdl/ax_pwm_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ax_pwm_v1_0' (3#1) [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/16_custom_pwm_ip/vivado/custom_pwm_ip.srcs/sources_1/bd/design_1/ipshared/cf5e/hdl/ax_pwm_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ax_pwm_0_0' (4#1) [e:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/16_custom_pwm_ip/vivado/custom_pwm_ip.srcs/sources_1/bd/design_1/ip/design_1_ax_pwm_0_0/synth/design_1_ax_pwm_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1585.375 ; gain = 294.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1603.250 ; gain = 311.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1603.250 ; gain = 311.930
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1603.250 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1695.941 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1716.801 ; gain = 20.859
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1716.801 ; gain = 425.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xazu5ev-sfvc784-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1716.801 ; gain = 425.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1716.801 ; gain = 425.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1716.801 ; gain = 425.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1716.801 ; gain = 425.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2098.027 ; gain = 806.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2098.379 ; gain = 807.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2118.809 ; gain = 827.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2124.590 ; gain = 833.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2124.590 ; gain = 833.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2124.590 ; gain = 833.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2124.590 ; gain = 833.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2124.590 ; gain = 833.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2124.590 ; gain = 833.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     6|
|2     |LUT1   |     1|
|3     |LUT2   |    33|
|4     |LUT3   |     1|
|5     |LUT4   |    52|
|6     |LUT6   |    34|
|7     |FDCE   |    97|
|8     |FDRE   |   169|
|9     |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2124.590 ; gain = 833.270
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 2124.590 ; gain = 719.719
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2124.590 ; gain = 833.270
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2136.641 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2156.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 2156.527 ; gain = 1081.445
INFO: [Common 17-1381] The checkpoint 'E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/16_custom_pwm_ip/vivado/custom_pwm_ip.runs/design_1_ax_pwm_0_0_synth_1/design_1_ax_pwm_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_ax_pwm_0_0, cache-ID = 92ccbe9c47e4fcad
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/XilinxPrj/AXU5EVB/2020/course_s2_standalone/16_custom_pwm_ip/vivado/custom_pwm_ip.runs/design_1_ax_pwm_0_0_synth_1/design_1_ax_pwm_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_ax_pwm_0_0_utilization_synth.rpt -pb design_1_ax_pwm_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 16 16:00:31 2020...
