`timescale 1ns / 1ps

module addroundkey(

    input  wire [127:0] state_in,
    input  wire [127:0] round_key,
    output wire [127:0] state_out

);

assign state_out = state_in ^ round_key;

endmodule
