// Seed: 560612687
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  always @(posedge 1 > id_3[1]) begin
    if (id_2) begin
      id_1[1 : 1] = 1;
      #1;
    end
  end
  module_0(
      id_2, id_2
  );
endmodule
module module_2 (
    input tri1 id_0,
    output supply0 id_1,
    output tri id_2,
    output supply0 id_3,
    input tri1 id_4,
    output wor id_5,
    input uwire id_6,
    output tri0 id_7,
    output uwire id_8,
    input tri1 id_9,
    input tri id_10,
    output uwire id_11,
    input supply0 id_12,
    input supply0 id_13,
    output supply1 id_14,
    input supply1 id_15
    , id_50,
    input wor id_16,
    input tri0 id_17,
    output tri id_18,
    input tri id_19,
    input tri0 id_20,
    input uwire id_21,
    output wor id_22,
    input tri id_23,
    input wand id_24,
    output tri0 id_25,
    output tri id_26,
    input wor id_27,
    output supply1 id_28,
    input supply0 id_29,
    output wor id_30,
    input tri0 id_31,
    input wand id_32,
    output wire id_33,
    input supply0 id_34,
    input tri0 id_35,
    input wire id_36,
    output supply1 id_37
    , id_51,
    input tri1 id_38,
    input tri id_39,
    input supply0 id_40,
    input supply1 id_41,
    input supply1 id_42,
    output uwire id_43,
    output wire id_44,
    input supply0 id_45,
    output wire id_46,
    output uwire id_47,
    input wand id_48
);
  wire id_52;
  nand (
      id_22,
      id_10,
      id_17,
      id_15,
      id_21,
      id_27,
      id_9,
      id_52,
      id_13,
      id_12,
      id_38,
      id_48,
      id_29,
      id_23,
      id_32,
      id_50,
      id_0,
      id_35,
      id_39,
      id_45,
      id_20,
      id_31,
      id_19,
      id_16,
      id_42,
      id_34,
      id_40,
      id_36,
      id_6,
      id_24,
      id_4
  );
  module_0(
      id_52, id_51
  );
endmodule
