<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>LPC1700CMSIS Standard Peripheral Firmware Library Manual: C:/nxpdrv/LPC1700CMSIS/Drivers/source/lpc17xx_gpdma.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css">
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.9 -->
<script type="text/javascript">
<!--
function changeDisplayState (e){
  var num=this.id.replace(/[^[0-9]/g,'');
  var button=this.firstChild;
  var sectionDiv=document.getElementById('dynsection'+num);
  if (sectionDiv.style.display=='none'||sectionDiv.style.display==''){
    sectionDiv.style.display='block';
    button.src='open.gif';
  }else{
    sectionDiv.style.display='none';
    button.src='closed.gif';
  }
}
function initDynSections(){
  var divs=document.getElementsByTagName('div');
  var sectionCounter=1;
  for(var i=0;i<divs.length-1;i++){
    if(divs[i].className=='dynheader'&&divs[i+1].className=='dynsection'){
      var header=divs[i];
      var section=divs[i+1];
      var button=header.firstChild;
      if (button!='IMG'){
        divs[i].insertBefore(document.createTextNode(' '),divs[i].firstChild);
        button=document.createElement('img');
        divs[i].insertBefore(button,divs[i].firstChild);
      }
      header.style.cursor='pointer';
      header.onclick=changeDisplayState;
      header.id='dynheader'+sectionCounter;
      button.src='closed.gif';
      section.id='dynsection'+sectionCounter;
      section.style.display='none';
      section.style.marginLeft='14px';
      sectionCounter++;
    }
  }
}
window.onload = initDynSections;
-->
</script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>C:/nxpdrv/LPC1700CMSIS/Drivers/source/lpc17xx_gpdma.c</h1><a href="lpc17xx__gpdma_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/**********************************************************************</span>
<a name="l00002"></a>00002 <span class="comment">* $Id$          lpc17xx_gpdma.c                         2010-03-21</span>
<a name="l00003"></a>00003 <span class="comment">*/</span>
<a name="l00027"></a>00027 <span class="comment">/* Peripheral group ----------------------------------------------------------- */</span>
<a name="l00032"></a>00032 <span class="comment">/* Includes ------------------------------------------------------------------- */</span>
<a name="l00033"></a>00033 <span class="preprocessor">#include "<a class="code" href="lpc17xx__gpdma_8h.html" title="Contains all macro definitions and function prototypes support for GPDMA firmware...">lpc17xx_gpdma.h</a>"</span>
<a name="l00034"></a>00034 <span class="preprocessor">#include "<a class="code" href="lpc17xx__clkpwr_8h.html" title="Contains all macro definitions and function prototypes support for Clock and Power...">lpc17xx_clkpwr.h</a>"</span>
<a name="l00035"></a>00035 
<a name="l00036"></a>00036 <span class="comment">/* If this source file built with example, the LPC17xx FW library configuration</span>
<a name="l00037"></a>00037 <span class="comment"> * file in each example directory ("lpc17xx_libcfg.h") must be included,</span>
<a name="l00038"></a>00038 <span class="comment"> * otherwise the default FW library configuration file must be included instead</span>
<a name="l00039"></a>00039 <span class="comment"> */</span>
<a name="l00040"></a>00040 <span class="preprocessor">#ifdef __BUILD_WITH_EXAMPLE__</span>
<a name="l00041"></a>00041 <span class="preprocessor"></span><span class="preprocessor">#include "lpc17xx_libcfg.h"</span>
<a name="l00042"></a>00042 <span class="preprocessor">#else</span>
<a name="l00043"></a>00043 <span class="preprocessor"></span><span class="preprocessor">#include "<a class="code" href="lpc17xx__libcfg__default_8h.html" title="Default Library configuration header file.">lpc17xx_libcfg_default.h</a>"</span>
<a name="l00044"></a>00044 <span class="preprocessor">#endif </span><span class="comment">/* __BUILD_WITH_EXAMPLE__ */</span>
<a name="l00045"></a>00045 
<a name="l00046"></a>00046 <span class="preprocessor">#ifdef _GPDMA</span>
<a name="l00047"></a>00047 <span class="preprocessor"></span>
<a name="l00048"></a>00048 
<a name="l00049"></a>00049 <span class="comment">/* Private Variables ---------------------------------------------------------- */</span>
<a name="l00058"></a>00058 <span class="preprocessor">#ifdef __IAR_SYSTEMS_ICC__</span>
<a name="l00059"></a>00059 <span class="preprocessor"></span><span class="keyword">volatile</span> <span class="keyword">const</span> <span class="keywordtype">void</span> *<a class="code" href="group___g_p_d_m_a___private___variables.html#g66a40247de5c9b1482699d902759fb7e" title="Lookup Table of Connection Type matched with Peripheral Data (FIFO) register base...">GPDMA_LUTPerAddr</a>[] = {
<a name="l00060"></a>00060                 (&amp;<a class="code" href="group___l_p_c17xx___system.html#gc213e0325a8e8a972bd2e0dd6ccf353c">LPC_SSP0</a>-&gt;DR),                                <span class="comment">// SSP0 Tx</span>
<a name="l00061"></a>00061                 (&amp;<a class="code" href="group___l_p_c17xx___system.html#gc213e0325a8e8a972bd2e0dd6ccf353c">LPC_SSP0</a>-&gt;DR),                                <span class="comment">// SSP0 Rx</span>
<a name="l00062"></a>00062                 (&amp;<a class="code" href="group___l_p_c17xx___system.html#g09c4610ada1d9aa18913963cbd1a6e52">LPC_SSP1</a>-&gt;DR),                                <span class="comment">// SSP1 Tx</span>
<a name="l00063"></a>00063                 (&amp;<a class="code" href="group___l_p_c17xx___system.html#g09c4610ada1d9aa18913963cbd1a6e52">LPC_SSP1</a>-&gt;DR),                                <span class="comment">// SSP1 Rx</span>
<a name="l00064"></a>00064                 (&amp;<a class="code" href="group___l_p_c17xx___system.html#gb6eaf639d3a1eec83583a9e11ab7336f">LPC_ADC</a>-&gt;ADGDR),                      <span class="comment">// ADC</span>
<a name="l00065"></a>00065                 (&amp;<a class="code" href="group___l_p_c17xx___system.html#g1d2800cab1a50bdf99efe66d6028b663">LPC_I2S</a>-&gt;I2STXFIFO),          <span class="comment">// I2S Tx</span>
<a name="l00066"></a>00066                 (&amp;<a class="code" href="group___l_p_c17xx___system.html#g1d2800cab1a50bdf99efe66d6028b663">LPC_I2S</a>-&gt;I2SRXFIFO),          <span class="comment">// I2S Rx</span>
<a name="l00067"></a>00067                 (&amp;<a class="code" href="group___l_p_c17xx___system.html#g5b94918e9ea326d84ab862a5d377903b">LPC_DAC</a>-&gt;DACR),                               <span class="comment">// DAC</span>
<a name="l00068"></a>00068                 (&amp;<a class="code" href="group___l_p_c17xx___system.html#g6ba29f0f9b8af2f72e303533185bcc82">LPC_UART0</a>-&gt;<span class="comment">/*RBTHDLR.*/</span>THR),  <span class="comment">// UART0 Tx</span>
<a name="l00069"></a>00069                 (&amp;<a class="code" href="group___l_p_c17xx___system.html#g6ba29f0f9b8af2f72e303533185bcc82">LPC_UART0</a>-&gt;<span class="comment">/*RBTHDLR.*/</span>RBR),  <span class="comment">// UART0 Rx</span>
<a name="l00070"></a>00070                 (&amp;<a class="code" href="group___l_p_c17xx___system.html#g83ea0dab4dcb7411c2e1de20050a4d2d">LPC_UART1</a>-&gt;<span class="comment">/*RBTHDLR.*/</span>THR),  <span class="comment">// UART1 Tx</span>
<a name="l00071"></a>00071                 (&amp;<a class="code" href="group___l_p_c17xx___system.html#g83ea0dab4dcb7411c2e1de20050a4d2d">LPC_UART1</a>-&gt;<span class="comment">/*RBTHDLR.*/</span>RBR),  <span class="comment">// UART1 Rx</span>
<a name="l00072"></a>00072                 (&amp;<a class="code" href="group___l_p_c17xx___system.html#gc8badf231948fc9216d416c71a34e924">LPC_UART2</a>-&gt;<span class="comment">/*RBTHDLR.*/</span>THR),  <span class="comment">// UART2 Tx</span>
<a name="l00073"></a>00073                 (&amp;<a class="code" href="group___l_p_c17xx___system.html#gc8badf231948fc9216d416c71a34e924">LPC_UART2</a>-&gt;<span class="comment">/*RBTHDLR.*/</span>RBR),  <span class="comment">// UART2 Rx</span>
<a name="l00074"></a>00074                 (&amp;<a class="code" href="group___l_p_c17xx___system.html#g61c2bf57d66b50108cdec6878f9e8ee5">LPC_UART3</a>-&gt;<span class="comment">/*RBTHDLR.*/</span>THR),  <span class="comment">// UART3 Tx</span>
<a name="l00075"></a>00075                 (&amp;<a class="code" href="group___l_p_c17xx___system.html#g61c2bf57d66b50108cdec6878f9e8ee5">LPC_UART3</a>-&gt;<span class="comment">/*RBTHDLR.*/</span>RBR),  <span class="comment">// UART3 Rx</span>
<a name="l00076"></a>00076                 (&amp;<a class="code" href="group___l_p_c17xx___system.html#g6002a8a8684b782ae7345834f6dcbf36">LPC_TIM0</a>-&gt;MR0),                               <span class="comment">// MAT0.0</span>
<a name="l00077"></a>00077                 (&amp;<a class="code" href="group___l_p_c17xx___system.html#g6002a8a8684b782ae7345834f6dcbf36">LPC_TIM0</a>-&gt;MR1),                               <span class="comment">// MAT0.1</span>
<a name="l00078"></a>00078                 (&amp;<a class="code" href="group___l_p_c17xx___system.html#g01fc9c608a87fe135cbe8799a3908119">LPC_TIM1</a>-&gt;MR0),                               <span class="comment">// MAT1.0</span>
<a name="l00079"></a>00079                 (&amp;<a class="code" href="group___l_p_c17xx___system.html#g01fc9c608a87fe135cbe8799a3908119">LPC_TIM1</a>-&gt;MR1),                               <span class="comment">// MAT1.1</span>
<a name="l00080"></a>00080                 (&amp;<a class="code" href="group___l_p_c17xx___system.html#g459250a0031a3c6c45d033faf8a7a39a">LPC_TIM2</a>-&gt;MR0),                               <span class="comment">// MAT2.0</span>
<a name="l00081"></a>00081                 (&amp;<a class="code" href="group___l_p_c17xx___system.html#g459250a0031a3c6c45d033faf8a7a39a">LPC_TIM2</a>-&gt;MR1),                               <span class="comment">// MAT2.1</span>
<a name="l00082"></a>00082                 (&amp;<a class="code" href="group___l_p_c17xx___system.html#g12f449e7f05cf8ab3f066cf490335a87">LPC_TIM3</a>-&gt;MR0),                               <span class="comment">// MAT3.0</span>
<a name="l00083"></a>00083                 (&amp;<a class="code" href="group___l_p_c17xx___system.html#g12f449e7f05cf8ab3f066cf490335a87">LPC_TIM3</a>-&gt;MR1)                                <span class="comment">// MAT3.1</span>
<a name="l00084"></a>00084 };
<a name="l00085"></a>00085 <span class="preprocessor">#else</span>
<a name="l00086"></a><a class="code" href="group___g_p_d_m_a___private___variables.html#g66a40247de5c9b1482699d902759fb7e">00086</a> <span class="preprocessor"></span><span class="keyword">const</span> uint32_t <a class="code" href="group___g_p_d_m_a___private___variables.html#g66a40247de5c9b1482699d902759fb7e" title="Lookup Table of Connection Type matched with Peripheral Data (FIFO) register base...">GPDMA_LUTPerAddr</a>[] = {
<a name="l00087"></a>00087                 ((uint32_t)&amp;<a class="code" href="group___l_p_c17xx___system.html#gc213e0325a8e8a972bd2e0dd6ccf353c">LPC_SSP0</a>-&gt;DR),                              <span class="comment">// SSP0 Tx</span>
<a name="l00088"></a>00088                 ((uint32_t)&amp;<a class="code" href="group___l_p_c17xx___system.html#gc213e0325a8e8a972bd2e0dd6ccf353c">LPC_SSP0</a>-&gt;DR),                              <span class="comment">// SSP0 Rx</span>
<a name="l00089"></a>00089                 ((uint32_t)&amp;<a class="code" href="group___l_p_c17xx___system.html#g09c4610ada1d9aa18913963cbd1a6e52">LPC_SSP1</a>-&gt;DR),                              <span class="comment">// SSP1 Tx</span>
<a name="l00090"></a>00090                 ((uint32_t)&amp;<a class="code" href="group___l_p_c17xx___system.html#g09c4610ada1d9aa18913963cbd1a6e52">LPC_SSP1</a>-&gt;DR),                              <span class="comment">// SSP1 Rx</span>
<a name="l00091"></a>00091                 ((uint32_t)&amp;<a class="code" href="group___l_p_c17xx___system.html#gb6eaf639d3a1eec83583a9e11ab7336f">LPC_ADC</a>-&gt;ADGDR),                    <span class="comment">// ADC</span>
<a name="l00092"></a>00092                 ((uint32_t)&amp;<a class="code" href="group___l_p_c17xx___system.html#g1d2800cab1a50bdf99efe66d6028b663">LPC_I2S</a>-&gt;I2STXFIFO),                <span class="comment">// I2S Tx</span>
<a name="l00093"></a>00093                 ((uint32_t)&amp;<a class="code" href="group___l_p_c17xx___system.html#g1d2800cab1a50bdf99efe66d6028b663">LPC_I2S</a>-&gt;I2SRXFIFO),                <span class="comment">// I2S Rx</span>
<a name="l00094"></a>00094                 ((uint32_t)&amp;<a class="code" href="group___l_p_c17xx___system.html#g5b94918e9ea326d84ab862a5d377903b">LPC_DAC</a>-&gt;DACR),                             <span class="comment">// DAC</span>
<a name="l00095"></a>00095                 ((uint32_t)&amp;<a class="code" href="group___l_p_c17xx___system.html#g6ba29f0f9b8af2f72e303533185bcc82">LPC_UART0</a>-&gt;<span class="comment">/*RBTHDLR.*/</span>THR),        <span class="comment">// UART0 Tx</span>
<a name="l00096"></a>00096                 ((uint32_t)&amp;<a class="code" href="group___l_p_c17xx___system.html#g6ba29f0f9b8af2f72e303533185bcc82">LPC_UART0</a>-&gt;<span class="comment">/*RBTHDLR.*/</span>RBR),        <span class="comment">// UART0 Rx</span>
<a name="l00097"></a>00097                 ((uint32_t)&amp;<a class="code" href="group___l_p_c17xx___system.html#g83ea0dab4dcb7411c2e1de20050a4d2d">LPC_UART1</a>-&gt;<span class="comment">/*RBTHDLR.*/</span>THR),        <span class="comment">// UART1 Tx</span>
<a name="l00098"></a>00098                 ((uint32_t)&amp;<a class="code" href="group___l_p_c17xx___system.html#g83ea0dab4dcb7411c2e1de20050a4d2d">LPC_UART1</a>-&gt;<span class="comment">/*RBTHDLR.*/</span>RBR),        <span class="comment">// UART1 Rx</span>
<a name="l00099"></a>00099                 ((uint32_t)&amp;<a class="code" href="group___l_p_c17xx___system.html#gc8badf231948fc9216d416c71a34e924">LPC_UART2</a>-&gt;<span class="comment">/*RBTHDLR.*/</span>THR),        <span class="comment">// UART2 Tx</span>
<a name="l00100"></a>00100                 ((uint32_t)&amp;<a class="code" href="group___l_p_c17xx___system.html#gc8badf231948fc9216d416c71a34e924">LPC_UART2</a>-&gt;<span class="comment">/*RBTHDLR.*/</span>RBR),        <span class="comment">// UART2 Rx</span>
<a name="l00101"></a>00101                 ((uint32_t)&amp;<a class="code" href="group___l_p_c17xx___system.html#g61c2bf57d66b50108cdec6878f9e8ee5">LPC_UART3</a>-&gt;<span class="comment">/*RBTHDLR.*/</span>THR),        <span class="comment">// UART3 Tx</span>
<a name="l00102"></a>00102                 ((uint32_t)&amp;<a class="code" href="group___l_p_c17xx___system.html#g61c2bf57d66b50108cdec6878f9e8ee5">LPC_UART3</a>-&gt;<span class="comment">/*RBTHDLR.*/</span>RBR),        <span class="comment">// UART3 Rx</span>
<a name="l00103"></a>00103                 ((uint32_t)&amp;<a class="code" href="group___l_p_c17xx___system.html#g6002a8a8684b782ae7345834f6dcbf36">LPC_TIM0</a>-&gt;MR0),                             <span class="comment">// MAT0.0</span>
<a name="l00104"></a>00104                 ((uint32_t)&amp;<a class="code" href="group___l_p_c17xx___system.html#g6002a8a8684b782ae7345834f6dcbf36">LPC_TIM0</a>-&gt;MR1),                             <span class="comment">// MAT0.1</span>
<a name="l00105"></a>00105                 ((uint32_t)&amp;<a class="code" href="group___l_p_c17xx___system.html#g01fc9c608a87fe135cbe8799a3908119">LPC_TIM1</a>-&gt;MR0),                             <span class="comment">// MAT1.0</span>
<a name="l00106"></a>00106                 ((uint32_t)&amp;<a class="code" href="group___l_p_c17xx___system.html#g01fc9c608a87fe135cbe8799a3908119">LPC_TIM1</a>-&gt;MR1),                             <span class="comment">// MAT1.1</span>
<a name="l00107"></a>00107                 ((uint32_t)&amp;<a class="code" href="group___l_p_c17xx___system.html#g459250a0031a3c6c45d033faf8a7a39a">LPC_TIM2</a>-&gt;MR0),                             <span class="comment">// MAT2.0</span>
<a name="l00108"></a>00108                 ((uint32_t)&amp;<a class="code" href="group___l_p_c17xx___system.html#g459250a0031a3c6c45d033faf8a7a39a">LPC_TIM2</a>-&gt;MR1),                             <span class="comment">// MAT2.1</span>
<a name="l00109"></a>00109                 ((uint32_t)&amp;<a class="code" href="group___l_p_c17xx___system.html#g12f449e7f05cf8ab3f066cf490335a87">LPC_TIM3</a>-&gt;MR0),                             <span class="comment">// MAT3.0</span>
<a name="l00110"></a>00110                 ((uint32_t)&amp;<a class="code" href="group___l_p_c17xx___system.html#g12f449e7f05cf8ab3f066cf490335a87">LPC_TIM3</a>-&gt;MR1)                              <span class="comment">// MAT3.1</span>
<a name="l00111"></a>00111 };
<a name="l00112"></a>00112 <span class="preprocessor">#endif</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span>
<a name="l00117"></a><a class="code" href="group___g_p_d_m_a___private___variables.html#g309e82337e536386d86288bf05a3a89c">00117</a> <span class="keyword">const</span> <a class="code" href="struct_l_p_c___g_p_d_m_a_c_h___type_def.html" title="General Purpose Direct Memory Access Channel (GPDMACH) register structure definition...">LPC_GPDMACH_TypeDef</a> *<a class="code" href="group___g_p_d_m_a___private___variables.html#g309e82337e536386d86288bf05a3a89c" title="Lookup Table of GPDMA Channel Number matched with GPDMA channel pointer.">pGPDMACh</a>[8] = {
<a name="l00118"></a>00118                 <a class="code" href="group___l_p_c17xx___system.html#g1faf7af762ef1c89d7c9cca935fbfdb6">LPC_GPDMACH0</a>,   <span class="comment">// GPDMA Channel 0</span>
<a name="l00119"></a>00119                 <a class="code" href="group___l_p_c17xx___system.html#g663e789f3e8396669882e7d338116a87">LPC_GPDMACH1</a>,   <span class="comment">// GPDMA Channel 1</span>
<a name="l00120"></a>00120                 <a class="code" href="group___l_p_c17xx___system.html#g10facbb9af335faa6898e205715fe91a">LPC_GPDMACH2</a>,   <span class="comment">// GPDMA Channel 2</span>
<a name="l00121"></a>00121                 <a class="code" href="group___l_p_c17xx___system.html#ga4f54bce7705a81c84a357cbfc4757ed">LPC_GPDMACH3</a>,   <span class="comment">// GPDMA Channel 3</span>
<a name="l00122"></a>00122                 <a class="code" href="group___l_p_c17xx___system.html#g8571e9cf7175bae6faf7963a271f48d4">LPC_GPDMACH4</a>,   <span class="comment">// GPDMA Channel 4</span>
<a name="l00123"></a>00123                 <a class="code" href="group___l_p_c17xx___system.html#g3037ac33f3f1cbfaa0623bd73085bd37">LPC_GPDMACH5</a>,   <span class="comment">// GPDMA Channel 5</span>
<a name="l00124"></a>00124                 <a class="code" href="group___l_p_c17xx___system.html#gfe18efb195eb0e8bf265b97bb4520848">LPC_GPDMACH6</a>,   <span class="comment">// GPDMA Channel 6</span>
<a name="l00125"></a>00125                 <a class="code" href="group___l_p_c17xx___system.html#g53536fc136007bcb4dd9e9a0257bf4fa">LPC_GPDMACH7</a>    <span class="comment">// GPDMA Channel 7</span>
<a name="l00126"></a>00126 };
<a name="l00130"></a><a class="code" href="group___g_p_d_m_a___private___variables.html#g9740308b9701743828a2a90ab2c6bb10">00130</a> <span class="keyword">const</span> uint8_t <a class="code" href="group___g_p_d_m_a___private___variables.html#g9740308b9701743828a2a90ab2c6bb10" title="Optimized Peripheral Source and Destination burst size.">GPDMA_LUTPerBurst</a>[] = {
<a name="l00131"></a>00131                 <a class="code" href="group___g_p_d_m_a___public___macros.html#g768f1f0d1cf1a2611573362ed7b6a18d">GPDMA_BSIZE_4</a>,                          <span class="comment">// SSP0 Tx</span>
<a name="l00132"></a>00132                 <a class="code" href="group___g_p_d_m_a___public___macros.html#g768f1f0d1cf1a2611573362ed7b6a18d">GPDMA_BSIZE_4</a>,                          <span class="comment">// SSP0 Rx</span>
<a name="l00133"></a>00133                 GPDMA_BSIZE_4,                          <span class="comment">// SSP1 Tx</span>
<a name="l00134"></a>00134                 GPDMA_BSIZE_4,                          <span class="comment">// SSP1 Rx</span>
<a name="l00135"></a>00135                 GPDMA_BSIZE_4,                          <span class="comment">// ADC</span>
<a name="l00136"></a>00136                 <a class="code" href="group___g_p_d_m_a___public___macros.html#g2ebaf7a771f5bf603ecfed0503a66c5c">GPDMA_BSIZE_32</a>,                         <span class="comment">// I2S channel 0</span>
<a name="l00137"></a>00137                 GPDMA_BSIZE_32,                         <span class="comment">// I2S channel 1</span>
<a name="l00138"></a>00138                 <a class="code" href="group___g_p_d_m_a___public___macros.html#gfd44c148b998d28bc156b947794ad011">GPDMA_BSIZE_1</a>,                          <span class="comment">// DAC</span>
<a name="l00139"></a>00139                 GPDMA_BSIZE_1,                          <span class="comment">// UART0 Tx</span>
<a name="l00140"></a>00140                 GPDMA_BSIZE_1,                          <span class="comment">// UART0 Rx</span>
<a name="l00141"></a>00141                 GPDMA_BSIZE_1,                          <span class="comment">// UART1 Tx</span>
<a name="l00142"></a>00142                 GPDMA_BSIZE_1,                          <span class="comment">// UART1 Rx</span>
<a name="l00143"></a>00143                 GPDMA_BSIZE_1,                          <span class="comment">// UART2 Tx</span>
<a name="l00144"></a>00144                 GPDMA_BSIZE_1,                          <span class="comment">// UART2 Rx</span>
<a name="l00145"></a>00145                 GPDMA_BSIZE_1,                          <span class="comment">// UART3 Tx</span>
<a name="l00146"></a>00146                 GPDMA_BSIZE_1,                          <span class="comment">// UART3 Rx</span>
<a name="l00147"></a>00147                 GPDMA_BSIZE_1,                          <span class="comment">// MAT0.0</span>
<a name="l00148"></a>00148                 GPDMA_BSIZE_1,                          <span class="comment">// MAT0.1</span>
<a name="l00149"></a>00149                 GPDMA_BSIZE_1,                          <span class="comment">// MAT1.0</span>
<a name="l00150"></a>00150                 GPDMA_BSIZE_1,                          <span class="comment">// MAT1.1</span>
<a name="l00151"></a>00151                 GPDMA_BSIZE_1,                          <span class="comment">// MAT2.0</span>
<a name="l00152"></a>00152                 GPDMA_BSIZE_1,                          <span class="comment">// MAT2.1</span>
<a name="l00153"></a>00153                 GPDMA_BSIZE_1,                          <span class="comment">// MAT3.0</span>
<a name="l00154"></a>00154                 GPDMA_BSIZE_1                           <span class="comment">// MAT3.1</span>
<a name="l00155"></a>00155 };
<a name="l00159"></a><a class="code" href="group___g_p_d_m_a___private___variables.html#g82e3b270ec3aa85aafb74861d3ad6f9d">00159</a> <span class="keyword">const</span> uint8_t <a class="code" href="group___g_p_d_m_a___private___variables.html#g82e3b270ec3aa85aafb74861d3ad6f9d" title="Optimized Peripheral Source and Destination transfer width.">GPDMA_LUTPerWid</a>[] = {
<a name="l00160"></a>00160                 <a class="code" href="group___g_p_d_m_a___public___macros.html#gcc6deb5ab0e06eded3cdd151754db8f0">GPDMA_WIDTH_BYTE</a>,                               <span class="comment">// SSP0 Tx</span>
<a name="l00161"></a>00161                 <a class="code" href="group___g_p_d_m_a___public___macros.html#gcc6deb5ab0e06eded3cdd151754db8f0">GPDMA_WIDTH_BYTE</a>,                               <span class="comment">// SSP0 Rx</span>
<a name="l00162"></a>00162                 GPDMA_WIDTH_BYTE,                               <span class="comment">// SSP1 Tx</span>
<a name="l00163"></a>00163                 GPDMA_WIDTH_BYTE,                               <span class="comment">// SSP1 Rx</span>
<a name="l00164"></a>00164                 <a class="code" href="group___g_p_d_m_a___public___macros.html#gd611897f330a6ec01b0699b244b132bb">GPDMA_WIDTH_WORD</a>,                               <span class="comment">// ADC</span>
<a name="l00165"></a>00165                 GPDMA_WIDTH_WORD,                               <span class="comment">// I2S channel 0</span>
<a name="l00166"></a>00166                 GPDMA_WIDTH_WORD,                               <span class="comment">// I2S channel 1</span>
<a name="l00167"></a>00167                 GPDMA_WIDTH_BYTE,                               <span class="comment">// DAC</span>
<a name="l00168"></a>00168                 GPDMA_WIDTH_BYTE,                               <span class="comment">// UART0 Tx</span>
<a name="l00169"></a>00169                 GPDMA_WIDTH_BYTE,                               <span class="comment">// UART0 Rx</span>
<a name="l00170"></a>00170                 GPDMA_WIDTH_BYTE,                               <span class="comment">// UART1 Tx</span>
<a name="l00171"></a>00171                 GPDMA_WIDTH_BYTE,                               <span class="comment">// UART1 Rx</span>
<a name="l00172"></a>00172                 GPDMA_WIDTH_BYTE,                               <span class="comment">// UART2 Tx</span>
<a name="l00173"></a>00173                 GPDMA_WIDTH_BYTE,                               <span class="comment">// UART2 Rx</span>
<a name="l00174"></a>00174                 GPDMA_WIDTH_BYTE,                               <span class="comment">// UART3 Tx</span>
<a name="l00175"></a>00175                 GPDMA_WIDTH_BYTE,                               <span class="comment">// UART3 Rx</span>
<a name="l00176"></a>00176                 GPDMA_WIDTH_WORD,                               <span class="comment">// MAT0.0</span>
<a name="l00177"></a>00177                 GPDMA_WIDTH_WORD,                               <span class="comment">// MAT0.1</span>
<a name="l00178"></a>00178                 GPDMA_WIDTH_WORD,                               <span class="comment">// MAT1.0</span>
<a name="l00179"></a>00179                 GPDMA_WIDTH_WORD,                               <span class="comment">// MAT1.1</span>
<a name="l00180"></a>00180                 GPDMA_WIDTH_WORD,                               <span class="comment">// MAT2.0</span>
<a name="l00181"></a>00181                 GPDMA_WIDTH_WORD,                               <span class="comment">// MAT2.1</span>
<a name="l00182"></a>00182                 GPDMA_WIDTH_WORD,                               <span class="comment">// MAT3.0</span>
<a name="l00183"></a>00183                 GPDMA_WIDTH_WORD                                <span class="comment">// MAT3.1</span>
<a name="l00184"></a>00184 };
<a name="l00185"></a>00185 
<a name="l00190"></a>00190 <span class="comment">/* Public Functions ----------------------------------------------------------- */</span>
<a name="l00195"></a>00195 <span class="comment">/********************************************************************/</span>
<a name="l00200"></a><a class="code" href="group___g_p_d_m_a___public___functions.html#g490d343c7ac7fb9ab5e5cc4d65cd128a">00200</a> <span class="keywordtype">void</span> <a class="code" href="group___g_p_d_m_a___public___functions.html#g490d343c7ac7fb9ab5e5cc4d65cd128a" title="Initialize GPDMA controller.">GPDMA_Init</a>(<span class="keywordtype">void</span>)
<a name="l00201"></a>00201 {
<a name="l00202"></a>00202         <span class="comment">/* Enable GPDMA clock */</span>
<a name="l00203"></a>00203         <a class="code" href="group___c_l_k_p_w_r___public___functions.html#gc29f7879a37c604a1040499001ba0121" title="Configure power supply for each peripheral according to NewState.">CLKPWR_ConfigPPWR</a> (<a class="code" href="group___c_l_k_p_w_r___public___macros.html#g84bfe568fbcc02ffc13cccfc0226eff9">CLKPWR_PCONP_PCGPDMA</a>, <a class="code" href="group___l_p_c___types___public___types.html#ggc9a7e9a35d2513ec15c3b537aaa4fba17d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);
<a name="l00204"></a>00204 
<a name="l00205"></a>00205         <span class="comment">// Reset all channel configuration register</span>
<a name="l00206"></a>00206         <a class="code" href="group___l_p_c17xx___system.html#g1faf7af762ef1c89d7c9cca935fbfdb6">LPC_GPDMACH0</a>-&gt;DMACCConfig = 0;
<a name="l00207"></a>00207         <a class="code" href="group___l_p_c17xx___system.html#g663e789f3e8396669882e7d338116a87">LPC_GPDMACH1</a>-&gt;DMACCConfig = 0;
<a name="l00208"></a>00208         <a class="code" href="group___l_p_c17xx___system.html#g10facbb9af335faa6898e205715fe91a">LPC_GPDMACH2</a>-&gt;DMACCConfig = 0;
<a name="l00209"></a>00209         <a class="code" href="group___l_p_c17xx___system.html#ga4f54bce7705a81c84a357cbfc4757ed">LPC_GPDMACH3</a>-&gt;DMACCConfig = 0;
<a name="l00210"></a>00210         <a class="code" href="group___l_p_c17xx___system.html#g8571e9cf7175bae6faf7963a271f48d4">LPC_GPDMACH4</a>-&gt;DMACCConfig = 0;
<a name="l00211"></a>00211         <a class="code" href="group___l_p_c17xx___system.html#g3037ac33f3f1cbfaa0623bd73085bd37">LPC_GPDMACH5</a>-&gt;DMACCConfig = 0;
<a name="l00212"></a>00212         <a class="code" href="group___l_p_c17xx___system.html#gfe18efb195eb0e8bf265b97bb4520848">LPC_GPDMACH6</a>-&gt;DMACCConfig = 0;
<a name="l00213"></a>00213         <a class="code" href="group___l_p_c17xx___system.html#g53536fc136007bcb4dd9e9a0257bf4fa">LPC_GPDMACH7</a>-&gt;DMACCConfig = 0;
<a name="l00214"></a>00214 
<a name="l00215"></a>00215         <span class="comment">/* Clear all DMA interrupt and error flag */</span>
<a name="l00216"></a>00216         <a class="code" href="group___l_p_c17xx___system.html#gf9d4b843ddff8d08a27880f90e2dbf18">LPC_GPDMA</a>-&gt;DMACIntTCClear = 0xFF;
<a name="l00217"></a>00217         <a class="code" href="group___l_p_c17xx___system.html#gf9d4b843ddff8d08a27880f90e2dbf18">LPC_GPDMA</a>-&gt;DMACIntErrClr = 0xFF;
<a name="l00218"></a>00218 }
<a name="l00219"></a>00219 
<a name="l00220"></a>00220 <span class="comment">/********************************************************************/</span>
<a name="l00229"></a><a class="code" href="group___g_p_d_m_a___public___functions.html#g5437afc98277691232709b3b4bfe46f5">00229</a> <a class="code" href="group___l_p_c___types___public___types.html#g67a0db04d321a74b7e7fcfd3f1a3f70b">Status</a> <a class="code" href="group___g_p_d_m_a___public___functions.html#g5437afc98277691232709b3b4bfe46f5" title="Setup GPDMA channel peripheral according to the specified parameters in the GPDMAChannelConfig...">GPDMA_Setup</a>(<a class="code" href="struct_g_p_d_m_a___channel___c_f_g___type.html" title="GPDMA Channel configuration structure type definition.">GPDMA_Channel_CFG_Type</a> *GPDMAChannelConfig)
<a name="l00230"></a>00230 {
<a name="l00231"></a>00231         <a class="code" href="struct_l_p_c___g_p_d_m_a_c_h___type_def.html" title="General Purpose Direct Memory Access Channel (GPDMACH) register structure definition...">LPC_GPDMACH_TypeDef</a> *pDMAch;
<a name="l00232"></a>00232         uint32_t tmp1, tmp2;
<a name="l00233"></a>00233 
<a name="l00234"></a>00234         <span class="keywordflow">if</span> (<a class="code" href="group___l_p_c17xx___system.html#gf9d4b843ddff8d08a27880f90e2dbf18">LPC_GPDMA</a>-&gt;DMACEnbldChns &amp; (<a class="code" href="group___g_p_d_m_a___private___macros.html#g8ff59f373f6072ea503777016f3447ec">GPDMA_DMACEnbldChns_Ch</a>(GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___channel___c_f_g___type.html#a3166850f4797686bb04226d148742fd">ChannelNum</a>))) {
<a name="l00235"></a>00235                 <span class="comment">// This channel is enabled, return ERROR, need to release this channel first</span>
<a name="l00236"></a>00236                 <span class="keywordflow">return</span> <a class="code" href="group___l_p_c___types___public___types.html#gg67a0db04d321a74b7e7fcfd3f1a3f70b2fd6f336d08340583bd620a7f5694c90">ERROR</a>;
<a name="l00237"></a>00237         }
<a name="l00238"></a>00238 
<a name="l00239"></a>00239         <span class="comment">// Get Channel pointer</span>
<a name="l00240"></a>00240         pDMAch = (<a class="code" href="struct_l_p_c___g_p_d_m_a_c_h___type_def.html" title="General Purpose Direct Memory Access Channel (GPDMACH) register structure definition...">LPC_GPDMACH_TypeDef</a> *) pGPDMACh[GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___channel___c_f_g___type.html#a3166850f4797686bb04226d148742fd">ChannelNum</a>];
<a name="l00241"></a>00241 
<a name="l00242"></a>00242         <span class="comment">// Reset the Interrupt status</span>
<a name="l00243"></a>00243         <a class="code" href="group___l_p_c17xx___system.html#gf9d4b843ddff8d08a27880f90e2dbf18">LPC_GPDMA</a>-&gt;DMACIntTCClear = <a class="code" href="group___g_p_d_m_a___private___macros.html#g01b8235e02aa6e595ef574a32c9a79cd">GPDMA_DMACIntTCClear_Ch</a>(GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___channel___c_f_g___type.html#a3166850f4797686bb04226d148742fd">ChannelNum</a>);
<a name="l00244"></a>00244         <a class="code" href="group___l_p_c17xx___system.html#gf9d4b843ddff8d08a27880f90e2dbf18">LPC_GPDMA</a>-&gt;DMACIntErrClr = <a class="code" href="group___g_p_d_m_a___private___macros.html#g30624bd3694bbb1cb035fc6ee926cff4">GPDMA_DMACIntErrClr_Ch</a>(GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___channel___c_f_g___type.html#a3166850f4797686bb04226d148742fd">ChannelNum</a>);
<a name="l00245"></a>00245 
<a name="l00246"></a>00246         <span class="comment">// Clear DMA configure</span>
<a name="l00247"></a>00247         pDMAch-&gt;<a class="code" href="struct_l_p_c___g_p_d_m_a_c_h___type_def.html#67c5fc745b455ca13e5ab515f0bfdb92">DMACCControl</a> = 0x00;
<a name="l00248"></a>00248         pDMAch-&gt;<a class="code" href="struct_l_p_c___g_p_d_m_a_c_h___type_def.html#407cf11c2f5d788cc283b1821b86e45c">DMACCConfig</a> = 0x00;
<a name="l00249"></a>00249 
<a name="l00250"></a>00250         <span class="comment">/* Assign Linker List Item value */</span>
<a name="l00251"></a>00251         pDMAch-&gt;<a class="code" href="struct_l_p_c___g_p_d_m_a_c_h___type_def.html#cf017145f4b2c113c1ee76cb609abb20">DMACCLLI</a> = GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___channel___c_f_g___type.html#e7236f0c6478c7e1bdde7d1a887b4265">DMALLI</a>;
<a name="l00252"></a>00252 
<a name="l00253"></a>00253         <span class="comment">/* Set value to Channel Control Registers */</span>
<a name="l00254"></a>00254         <span class="keywordflow">switch</span> (GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___channel___c_f_g___type.html#711b7e6de8a76224343e9a8f31d5128e">TransferType</a>)
<a name="l00255"></a>00255         {
<a name="l00256"></a>00256         <span class="comment">// Memory to memory</span>
<a name="l00257"></a>00257         <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a___public___macros.html#gbbb6eb10ec3af5e1ad2f9eb92e06b006">GPDMA_TRANSFERTYPE_M2M</a>:
<a name="l00258"></a>00258                 <span class="comment">// Assign physical source and destination address</span>
<a name="l00259"></a>00259                 pDMAch-&gt;<a class="code" href="struct_l_p_c___g_p_d_m_a_c_h___type_def.html#fab2ef6f10ff0d3335b82f2e775fb282">DMACCSrcAddr</a> = GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___channel___c_f_g___type.html#dcea8575727a93d3480a931956aa84e3">SrcMemAddr</a>;
<a name="l00260"></a>00260                 pDMAch-&gt;<a class="code" href="struct_l_p_c___g_p_d_m_a_c_h___type_def.html#7e4ca141503fa010faa94fdfdd23be7b">DMACCDestAddr</a> = GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___channel___c_f_g___type.html#1eaae38bce3eb37202157e66bb8539dd">DstMemAddr</a>;
<a name="l00261"></a>00261                 pDMAch-&gt;<a class="code" href="struct_l_p_c___g_p_d_m_a_c_h___type_def.html#67c5fc745b455ca13e5ab515f0bfdb92">DMACCControl</a>
<a name="l00262"></a>00262                                 = <a class="code" href="group___g_p_d_m_a___private___macros.html#g0e3ee35f724f4ef0cc8e91dfaec761e4">GPDMA_DMACCxControl_TransferSize</a>(GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___channel___c_f_g___type.html#ba6866821aad613d4dbe63ecfaff4cb4">TransferSize</a>) \
<a name="l00263"></a>00263                                                 | <a class="code" href="group___g_p_d_m_a___private___macros.html#g1f5c9d534965c6a89ea22ca3fa48d859">GPDMA_DMACCxControl_SBSize</a>(<a class="code" href="group___g_p_d_m_a___public___macros.html#g2ebaf7a771f5bf603ecfed0503a66c5c">GPDMA_BSIZE_32</a>) \
<a name="l00264"></a>00264                                                 | <a class="code" href="group___g_p_d_m_a___private___macros.html#g18c40b7931f0b6cfe8b81f9a982c0641">GPDMA_DMACCxControl_DBSize</a>(<a class="code" href="group___g_p_d_m_a___public___macros.html#g2ebaf7a771f5bf603ecfed0503a66c5c">GPDMA_BSIZE_32</a>) \
<a name="l00265"></a>00265                                                 | <a class="code" href="group___g_p_d_m_a___private___macros.html#g2ee63289c5e248a07ea901e233e1dd00">GPDMA_DMACCxControl_SWidth</a>(GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___channel___c_f_g___type.html#0cb76a8204c8f81b9ac1ab3c8840c499">TransferWidth</a>) \
<a name="l00266"></a>00266                                                 | <a class="code" href="group___g_p_d_m_a___private___macros.html#g67bb6ed286afe6d4091c0fcd8799b451">GPDMA_DMACCxControl_DWidth</a>(GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___channel___c_f_g___type.html#0cb76a8204c8f81b9ac1ab3c8840c499">TransferWidth</a>) \
<a name="l00267"></a>00267                                                 | <a class="code" href="group___g_p_d_m_a___private___macros.html#ga9b006e86536835dfe6f7034ee25d12a">GPDMA_DMACCxControl_SI</a> \
<a name="l00268"></a>00268                                                 | <a class="code" href="group___g_p_d_m_a___private___macros.html#gddcec41c911bbd0911391e6195c1c040">GPDMA_DMACCxControl_DI</a> \
<a name="l00269"></a>00269                                                 | <a class="code" href="group___g_p_d_m_a___private___macros.html#g6ef0b54b0190c139796679d6db1e6e19">GPDMA_DMACCxControl_I</a>;
<a name="l00270"></a>00270                 <span class="keywordflow">break</span>;
<a name="l00271"></a>00271         <span class="comment">// Memory to peripheral</span>
<a name="l00272"></a>00272         <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a___public___macros.html#g99630d19b793cf2019b0da90714bc33d">GPDMA_TRANSFERTYPE_M2P</a>:
<a name="l00273"></a>00273                 <span class="comment">// Assign physical source</span>
<a name="l00274"></a>00274                 pDMAch-&gt;<a class="code" href="struct_l_p_c___g_p_d_m_a_c_h___type_def.html#fab2ef6f10ff0d3335b82f2e775fb282">DMACCSrcAddr</a> = GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___channel___c_f_g___type.html#dcea8575727a93d3480a931956aa84e3">SrcMemAddr</a>;
<a name="l00275"></a>00275                 <span class="comment">// Assign peripheral destination address</span>
<a name="l00276"></a>00276                 pDMAch-&gt;<a class="code" href="struct_l_p_c___g_p_d_m_a_c_h___type_def.html#7e4ca141503fa010faa94fdfdd23be7b">DMACCDestAddr</a> = (uint32_t)GPDMA_LUTPerAddr[GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___channel___c_f_g___type.html#f902aa48fd8519c2e73deb946764acb1">DstConn</a>];
<a name="l00277"></a>00277                 pDMAch-&gt;<a class="code" href="struct_l_p_c___g_p_d_m_a_c_h___type_def.html#67c5fc745b455ca13e5ab515f0bfdb92">DMACCControl</a>
<a name="l00278"></a>00278                                 = <a class="code" href="group___g_p_d_m_a___private___macros.html#g0e3ee35f724f4ef0cc8e91dfaec761e4">GPDMA_DMACCxControl_TransferSize</a>((uint32_t)GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___channel___c_f_g___type.html#ba6866821aad613d4dbe63ecfaff4cb4">TransferSize</a>) \
<a name="l00279"></a>00279                                                 | <a class="code" href="group___g_p_d_m_a___private___macros.html#g1f5c9d534965c6a89ea22ca3fa48d859">GPDMA_DMACCxControl_SBSize</a>((uint32_t)GPDMA_LUTPerBurst[GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___channel___c_f_g___type.html#f902aa48fd8519c2e73deb946764acb1">DstConn</a>]) \
<a name="l00280"></a>00280                                                 | <a class="code" href="group___g_p_d_m_a___private___macros.html#g18c40b7931f0b6cfe8b81f9a982c0641">GPDMA_DMACCxControl_DBSize</a>((uint32_t)GPDMA_LUTPerBurst[GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___channel___c_f_g___type.html#f902aa48fd8519c2e73deb946764acb1">DstConn</a>]) \
<a name="l00281"></a>00281                                                 | <a class="code" href="group___g_p_d_m_a___private___macros.html#g2ee63289c5e248a07ea901e233e1dd00">GPDMA_DMACCxControl_SWidth</a>((uint32_t)GPDMA_LUTPerWid[GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___channel___c_f_g___type.html#f902aa48fd8519c2e73deb946764acb1">DstConn</a>]) \
<a name="l00282"></a>00282                                                 | <a class="code" href="group___g_p_d_m_a___private___macros.html#g67bb6ed286afe6d4091c0fcd8799b451">GPDMA_DMACCxControl_DWidth</a>((uint32_t)GPDMA_LUTPerWid[GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___channel___c_f_g___type.html#f902aa48fd8519c2e73deb946764acb1">DstConn</a>]) \
<a name="l00283"></a>00283                                                 | <a class="code" href="group___g_p_d_m_a___private___macros.html#ga9b006e86536835dfe6f7034ee25d12a">GPDMA_DMACCxControl_SI</a> \
<a name="l00284"></a>00284                                                 | <a class="code" href="group___g_p_d_m_a___private___macros.html#g6ef0b54b0190c139796679d6db1e6e19">GPDMA_DMACCxControl_I</a>;
<a name="l00285"></a>00285                 <span class="keywordflow">break</span>;
<a name="l00286"></a>00286         <span class="comment">// Peripheral to memory</span>
<a name="l00287"></a>00287         <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a___public___macros.html#gec972978251f2b099789246300a69f9d">GPDMA_TRANSFERTYPE_P2M</a>:
<a name="l00288"></a>00288                 <span class="comment">// Assign peripheral source address</span>
<a name="l00289"></a>00289                 pDMAch-&gt;<a class="code" href="struct_l_p_c___g_p_d_m_a_c_h___type_def.html#fab2ef6f10ff0d3335b82f2e775fb282">DMACCSrcAddr</a> = (uint32_t)GPDMA_LUTPerAddr[GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___channel___c_f_g___type.html#191a5f408482d12ed2cb3d2d2c5faf03">SrcConn</a>];
<a name="l00290"></a>00290                 <span class="comment">// Assign memory destination address</span>
<a name="l00291"></a>00291                 pDMAch-&gt;<a class="code" href="struct_l_p_c___g_p_d_m_a_c_h___type_def.html#7e4ca141503fa010faa94fdfdd23be7b">DMACCDestAddr</a> = GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___channel___c_f_g___type.html#1eaae38bce3eb37202157e66bb8539dd">DstMemAddr</a>;
<a name="l00292"></a>00292                 pDMAch-&gt;<a class="code" href="struct_l_p_c___g_p_d_m_a_c_h___type_def.html#67c5fc745b455ca13e5ab515f0bfdb92">DMACCControl</a>
<a name="l00293"></a>00293                                 = <a class="code" href="group___g_p_d_m_a___private___macros.html#g0e3ee35f724f4ef0cc8e91dfaec761e4">GPDMA_DMACCxControl_TransferSize</a>((uint32_t)GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___channel___c_f_g___type.html#ba6866821aad613d4dbe63ecfaff4cb4">TransferSize</a>) \
<a name="l00294"></a>00294                                                 | <a class="code" href="group___g_p_d_m_a___private___macros.html#g1f5c9d534965c6a89ea22ca3fa48d859">GPDMA_DMACCxControl_SBSize</a>((uint32_t)GPDMA_LUTPerBurst[GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___channel___c_f_g___type.html#191a5f408482d12ed2cb3d2d2c5faf03">SrcConn</a>]) \
<a name="l00295"></a>00295                                                 | <a class="code" href="group___g_p_d_m_a___private___macros.html#g18c40b7931f0b6cfe8b81f9a982c0641">GPDMA_DMACCxControl_DBSize</a>((uint32_t)GPDMA_LUTPerBurst[GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___channel___c_f_g___type.html#191a5f408482d12ed2cb3d2d2c5faf03">SrcConn</a>]) \
<a name="l00296"></a>00296                                                 | <a class="code" href="group___g_p_d_m_a___private___macros.html#g2ee63289c5e248a07ea901e233e1dd00">GPDMA_DMACCxControl_SWidth</a>((uint32_t)GPDMA_LUTPerWid[GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___channel___c_f_g___type.html#191a5f408482d12ed2cb3d2d2c5faf03">SrcConn</a>]) \
<a name="l00297"></a>00297                                                 | <a class="code" href="group___g_p_d_m_a___private___macros.html#g67bb6ed286afe6d4091c0fcd8799b451">GPDMA_DMACCxControl_DWidth</a>((uint32_t)GPDMA_LUTPerWid[GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___channel___c_f_g___type.html#191a5f408482d12ed2cb3d2d2c5faf03">SrcConn</a>]) \
<a name="l00298"></a>00298                                                 | <a class="code" href="group___g_p_d_m_a___private___macros.html#gddcec41c911bbd0911391e6195c1c040">GPDMA_DMACCxControl_DI</a> \
<a name="l00299"></a>00299                                                 | <a class="code" href="group___g_p_d_m_a___private___macros.html#g6ef0b54b0190c139796679d6db1e6e19">GPDMA_DMACCxControl_I</a>;
<a name="l00300"></a>00300                 <span class="keywordflow">break</span>;
<a name="l00301"></a>00301         <span class="comment">// Peripheral to peripheral</span>
<a name="l00302"></a>00302         <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a___public___macros.html#g9888275bfb63f996ad9af32a5784393a">GPDMA_TRANSFERTYPE_P2P</a>:
<a name="l00303"></a>00303                 <span class="comment">// Assign peripheral source address</span>
<a name="l00304"></a>00304                 pDMAch-&gt;<a class="code" href="struct_l_p_c___g_p_d_m_a_c_h___type_def.html#fab2ef6f10ff0d3335b82f2e775fb282">DMACCSrcAddr</a> = (uint32_t)GPDMA_LUTPerAddr[GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___channel___c_f_g___type.html#191a5f408482d12ed2cb3d2d2c5faf03">SrcConn</a>];
<a name="l00305"></a>00305                 <span class="comment">// Assign peripheral destination address</span>
<a name="l00306"></a>00306                 pDMAch-&gt;<a class="code" href="struct_l_p_c___g_p_d_m_a_c_h___type_def.html#7e4ca141503fa010faa94fdfdd23be7b">DMACCDestAddr</a> = (uint32_t)GPDMA_LUTPerAddr[GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___channel___c_f_g___type.html#f902aa48fd8519c2e73deb946764acb1">DstConn</a>];
<a name="l00307"></a>00307                 pDMAch-&gt;<a class="code" href="struct_l_p_c___g_p_d_m_a_c_h___type_def.html#67c5fc745b455ca13e5ab515f0bfdb92">DMACCControl</a>
<a name="l00308"></a>00308                                 = <a class="code" href="group___g_p_d_m_a___private___macros.html#g0e3ee35f724f4ef0cc8e91dfaec761e4">GPDMA_DMACCxControl_TransferSize</a>((uint32_t)GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___channel___c_f_g___type.html#ba6866821aad613d4dbe63ecfaff4cb4">TransferSize</a>) \
<a name="l00309"></a>00309                                                 | <a class="code" href="group___g_p_d_m_a___private___macros.html#g1f5c9d534965c6a89ea22ca3fa48d859">GPDMA_DMACCxControl_SBSize</a>((uint32_t)GPDMA_LUTPerBurst[GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___channel___c_f_g___type.html#191a5f408482d12ed2cb3d2d2c5faf03">SrcConn</a>]) \
<a name="l00310"></a>00310                                                 | <a class="code" href="group___g_p_d_m_a___private___macros.html#g18c40b7931f0b6cfe8b81f9a982c0641">GPDMA_DMACCxControl_DBSize</a>((uint32_t)GPDMA_LUTPerBurst[GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___channel___c_f_g___type.html#f902aa48fd8519c2e73deb946764acb1">DstConn</a>]) \
<a name="l00311"></a>00311                                                 | <a class="code" href="group___g_p_d_m_a___private___macros.html#g2ee63289c5e248a07ea901e233e1dd00">GPDMA_DMACCxControl_SWidth</a>((uint32_t)GPDMA_LUTPerWid[GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___channel___c_f_g___type.html#191a5f408482d12ed2cb3d2d2c5faf03">SrcConn</a>]) \
<a name="l00312"></a>00312                                                 | <a class="code" href="group___g_p_d_m_a___private___macros.html#g67bb6ed286afe6d4091c0fcd8799b451">GPDMA_DMACCxControl_DWidth</a>((uint32_t)GPDMA_LUTPerWid[GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___channel___c_f_g___type.html#f902aa48fd8519c2e73deb946764acb1">DstConn</a>]) \
<a name="l00313"></a>00313                                                 | <a class="code" href="group___g_p_d_m_a___private___macros.html#g6ef0b54b0190c139796679d6db1e6e19">GPDMA_DMACCxControl_I</a>;
<a name="l00314"></a>00314                 <span class="keywordflow">break</span>;
<a name="l00315"></a>00315         <span class="comment">// Do not support any more transfer type, return ERROR</span>
<a name="l00316"></a>00316         <span class="keywordflow">default</span>:
<a name="l00317"></a>00317                 <span class="keywordflow">return</span> <a class="code" href="group___l_p_c___types___public___types.html#gg67a0db04d321a74b7e7fcfd3f1a3f70b2fd6f336d08340583bd620a7f5694c90">ERROR</a>;
<a name="l00318"></a>00318         }
<a name="l00319"></a>00319 
<a name="l00320"></a>00320         <span class="comment">/* Re-Configure DMA Request Select for source peripheral */</span>
<a name="l00321"></a>00321         <span class="keywordflow">if</span> (GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___channel___c_f_g___type.html#191a5f408482d12ed2cb3d2d2c5faf03">SrcConn</a> &gt; 15)
<a name="l00322"></a>00322         {
<a name="l00323"></a>00323                 <a class="code" href="group___l_p_c17xx___system.html#g026df42ac9515b2f8271e562a4d4f3ba">DMAREQSEL</a> |= (1&lt;&lt;(GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___channel___c_f_g___type.html#191a5f408482d12ed2cb3d2d2c5faf03">SrcConn</a> - 16));
<a name="l00324"></a>00324         } <span class="keywordflow">else</span> {
<a name="l00325"></a>00325                 <a class="code" href="group___l_p_c17xx___system.html#g026df42ac9515b2f8271e562a4d4f3ba">DMAREQSEL</a> &amp;= ~(1&lt;&lt;(GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___channel___c_f_g___type.html#191a5f408482d12ed2cb3d2d2c5faf03">SrcConn</a> - 8));
<a name="l00326"></a>00326         }
<a name="l00327"></a>00327 
<a name="l00328"></a>00328         <span class="comment">/* Re-Configure DMA Request Select for Destination peripheral */</span>
<a name="l00329"></a>00329         <span class="keywordflow">if</span> (GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___channel___c_f_g___type.html#f902aa48fd8519c2e73deb946764acb1">DstConn</a> &gt; 15)
<a name="l00330"></a>00330         {
<a name="l00331"></a>00331                 <a class="code" href="group___l_p_c17xx___system.html#g026df42ac9515b2f8271e562a4d4f3ba">DMAREQSEL</a> |= (1&lt;&lt;(GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___channel___c_f_g___type.html#f902aa48fd8519c2e73deb946764acb1">DstConn</a> - 16));
<a name="l00332"></a>00332         } <span class="keywordflow">else</span> {
<a name="l00333"></a>00333                 <a class="code" href="group___l_p_c17xx___system.html#g026df42ac9515b2f8271e562a4d4f3ba">DMAREQSEL</a> &amp;= ~(1&lt;&lt;(GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___channel___c_f_g___type.html#f902aa48fd8519c2e73deb946764acb1">DstConn</a> - 8));
<a name="l00334"></a>00334         }
<a name="l00335"></a>00335 
<a name="l00336"></a>00336         <span class="comment">/* Enable DMA channels, little endian */</span>
<a name="l00337"></a>00337         <a class="code" href="group___l_p_c17xx___system.html#gf9d4b843ddff8d08a27880f90e2dbf18">LPC_GPDMA</a>-&gt;DMACConfig = <a class="code" href="group___g_p_d_m_a___private___macros.html#g253822f2712564a42379a76d9447cde4">GPDMA_DMACConfig_E</a>;
<a name="l00338"></a>00338         <span class="keywordflow">while</span> (!(<a class="code" href="group___l_p_c17xx___system.html#gf9d4b843ddff8d08a27880f90e2dbf18">LPC_GPDMA</a>-&gt;DMACConfig &amp; <a class="code" href="group___g_p_d_m_a___private___macros.html#g253822f2712564a42379a76d9447cde4">GPDMA_DMACConfig_E</a>));
<a name="l00339"></a>00339 
<a name="l00340"></a>00340         <span class="comment">// Calculate absolute value for Connection number</span>
<a name="l00341"></a>00341         tmp1 = GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___channel___c_f_g___type.html#191a5f408482d12ed2cb3d2d2c5faf03">SrcConn</a>;
<a name="l00342"></a>00342         tmp1 = ((tmp1 &gt; 15) ? (tmp1 - 8) : tmp1);
<a name="l00343"></a>00343         tmp2 = GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___channel___c_f_g___type.html#f902aa48fd8519c2e73deb946764acb1">DstConn</a>;
<a name="l00344"></a>00344         tmp2 = ((tmp2 &gt; 15) ? (tmp2 - 8) : tmp2);
<a name="l00345"></a>00345 
<a name="l00346"></a>00346         <span class="comment">// Configure DMA Channel, enable Error Counter and Terminate counter</span>
<a name="l00347"></a>00347         pDMAch-&gt;<a class="code" href="struct_l_p_c___g_p_d_m_a_c_h___type_def.html#407cf11c2f5d788cc283b1821b86e45c">DMACCConfig</a> = <a class="code" href="group___g_p_d_m_a___private___macros.html#g0fb4c3e9768c0a757b6ff25f77b75a26">GPDMA_DMACCxConfig_IE</a> | <a class="code" href="group___g_p_d_m_a___private___macros.html#gc7c379cbf11a214f436620e4f7a7ee2a">GPDMA_DMACCxConfig_ITC</a> <span class="comment">/*| GPDMA_DMACCxConfig_E*/</span> \
<a name="l00348"></a>00348                 | <a class="code" href="group___g_p_d_m_a___private___macros.html#g63bace54233ed2446a1b442b46243833">GPDMA_DMACCxConfig_TransferType</a>((uint32_t)GPDMAChannelConfig-&gt;<a class="code" href="struct_g_p_d_m_a___channel___c_f_g___type.html#711b7e6de8a76224343e9a8f31d5128e">TransferType</a>) \
<a name="l00349"></a>00349                 | <a class="code" href="group___g_p_d_m_a___private___macros.html#gccb73c66c5349ec79a3f332d77554f0c">GPDMA_DMACCxConfig_SrcPeripheral</a>(tmp1) \
<a name="l00350"></a>00350                 | <a class="code" href="group___g_p_d_m_a___private___macros.html#g3b65fa1394d8c93789dd249c4e8a7568">GPDMA_DMACCxConfig_DestPeripheral</a>(tmp2);
<a name="l00351"></a>00351 
<a name="l00352"></a>00352         <span class="keywordflow">return</span> <a class="code" href="group___l_p_c___types___public___types.html#gg67a0db04d321a74b7e7fcfd3f1a3f70bc7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a>;
<a name="l00353"></a>00353 }
<a name="l00354"></a>00354 
<a name="l00355"></a>00355 
<a name="l00356"></a>00356 <span class="comment">/*********************************************************************/</span>
<a name="l00364"></a><a class="code" href="group___g_p_d_m_a___public___functions.html#g6e3cf1e659099f8e96743b31de717d39">00364</a> <span class="keywordtype">void</span> <a class="code" href="group___g_p_d_m_a___public___functions.html#g6e3cf1e659099f8e96743b31de717d39" title="Enable/Disable DMA channel.">GPDMA_ChannelCmd</a>(uint8_t channelNum, <a class="code" href="group___l_p_c___types___public___types.html#gc9a7e9a35d2513ec15c3b537aaa4fba1" title="Functional State Definition.">FunctionalState</a> NewState)
<a name="l00365"></a>00365 {
<a name="l00366"></a>00366         <a class="code" href="struct_l_p_c___g_p_d_m_a_c_h___type_def.html" title="General Purpose Direct Memory Access Channel (GPDMACH) register structure definition...">LPC_GPDMACH_TypeDef</a> *pDMAch;
<a name="l00367"></a>00367 
<a name="l00368"></a>00368         <span class="comment">// Get Channel pointer</span>
<a name="l00369"></a>00369         pDMAch = (<a class="code" href="struct_l_p_c___g_p_d_m_a_c_h___type_def.html" title="General Purpose Direct Memory Access Channel (GPDMACH) register structure definition...">LPC_GPDMACH_TypeDef</a> *) pGPDMACh[channelNum];
<a name="l00370"></a>00370 
<a name="l00371"></a>00371         <span class="keywordflow">if</span> (NewState == <a class="code" href="group___l_p_c___types___public___types.html#ggc9a7e9a35d2513ec15c3b537aaa4fba17d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>) {
<a name="l00372"></a>00372                 pDMAch-&gt;<a class="code" href="struct_l_p_c___g_p_d_m_a_c_h___type_def.html#407cf11c2f5d788cc283b1821b86e45c">DMACCConfig</a> |= <a class="code" href="group___g_p_d_m_a___private___macros.html#g1c7608bb37d512277e42672ee4e785a5">GPDMA_DMACCxConfig_E</a>;
<a name="l00373"></a>00373         } <span class="keywordflow">else</span> {
<a name="l00374"></a>00374                 pDMAch-&gt;<a class="code" href="struct_l_p_c___g_p_d_m_a_c_h___type_def.html#407cf11c2f5d788cc283b1821b86e45c">DMACCConfig</a> &amp;= ~<a class="code" href="group___g_p_d_m_a___private___macros.html#g1c7608bb37d512277e42672ee4e785a5">GPDMA_DMACCxConfig_E</a>;
<a name="l00375"></a>00375         }
<a name="l00376"></a>00376 }
<a name="l00377"></a>00377 <span class="comment">/*********************************************************************/</span>
<a name="l00393"></a><a class="code" href="group___g_p_d_m_a___public___functions.html#g5e0bb1222cd347591aeaf11f15edc5b8">00393</a> <a class="code" href="group___l_p_c___types___public___types.html#gb7d263072f745b4f3913fb0afc434c4e">IntStatus</a> <a class="code" href="group___g_p_d_m_a___public___functions.html#g5e0bb1222cd347591aeaf11f15edc5b8" title="Check if corresponding channel does have an active interrupt request or not.">GPDMA_IntGetStatus</a>(<a class="code" href="group___g_p_d_m_a___public___types.html#g456b34475c3dc2d589cb06dcc13f4159" title="GPDMA Status enumeration.">GPDMA_Status_Type</a> type, uint8_t channel)
<a name="l00394"></a>00394 {
<a name="l00395"></a>00395         <a class="code" href="group___l_i_b_c_f_g___d_e_f_a_u_l_t___public___macros.html#g9d8414ced01feedb3238e5ffb3c1961f">CHECK_PARAM</a>(<a class="code" href="group___g_p_d_m_a___private___macros.html#g4cd5d1bea04b18c62239446cc877fc70">PARAM_GPDMA_STAT</a>(type));
<a name="l00396"></a>00396         <a class="code" href="group___l_i_b_c_f_g___d_e_f_a_u_l_t___public___macros.html#g9d8414ced01feedb3238e5ffb3c1961f">CHECK_PARAM</a>(<a class="code" href="group___g_p_d_m_a___private___macros.html#ga0eb2932e46a2653f0987c30617ee865">PARAM_GPDMA_CHANNEL</a>(channel));
<a name="l00397"></a>00397 
<a name="l00398"></a>00398         <span class="keywordflow">switch</span> (type)
<a name="l00399"></a>00399         {
<a name="l00400"></a>00400         <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a___public___types.html#gg456b34475c3dc2d589cb06dcc13f4159f89b610470a940617af6bef4f4451aa9">GPDMA_STAT_INT</a>: <span class="comment">//check status of DMA channel interrupts</span>
<a name="l00401"></a>00401                 <span class="keywordflow">if</span> (<a class="code" href="group___l_p_c17xx___system.html#gf9d4b843ddff8d08a27880f90e2dbf18">LPC_GPDMA</a>-&gt;DMACIntStat &amp; (<a class="code" href="group___g_p_d_m_a___private___macros.html#g85994f6ec0dbce757432c8f28b2f3924">GPDMA_DMACIntStat_Ch</a>(channel)))
<a name="l00402"></a>00402                         <span class="keywordflow">return</span> <a class="code" href="group___l_p_c___types___public___types.html#gg89136caac2e14c55151f527ac02daaffb44c8101cc294c074709ec1b14211792">SET</a>;
<a name="l00403"></a>00403                 <span class="keywordflow">return</span> <a class="code" href="group___l_p_c___types___public___types.html#gg89136caac2e14c55151f527ac02daaff589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;
<a name="l00404"></a>00404         <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a___public___types.html#gg456b34475c3dc2d589cb06dcc13f4159c093908914ed40148e81169fc15df2f7">GPDMA_STAT_INTTC</a>: <span class="comment">// check terminal count interrupt request status for DMA</span>
<a name="l00405"></a>00405                 <span class="keywordflow">if</span> (<a class="code" href="group___l_p_c17xx___system.html#gf9d4b843ddff8d08a27880f90e2dbf18">LPC_GPDMA</a>-&gt;DMACIntTCStat &amp; <a class="code" href="group___g_p_d_m_a___private___macros.html#ge74492976a7261ecaf72656f4978200b">GPDMA_DMACIntTCStat_Ch</a>(channel))
<a name="l00406"></a>00406                         <span class="keywordflow">return</span> <a class="code" href="group___l_p_c___types___public___types.html#gg89136caac2e14c55151f527ac02daaffb44c8101cc294c074709ec1b14211792">SET</a>;
<a name="l00407"></a>00407                 <span class="keywordflow">return</span> <a class="code" href="group___l_p_c___types___public___types.html#gg89136caac2e14c55151f527ac02daaff589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;
<a name="l00408"></a>00408         <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a___public___types.html#gg456b34475c3dc2d589cb06dcc13f4159ee7927c433e007f270c365bcca865706">GPDMA_STAT_INTERR</a>: <span class="comment">//check interrupt status for DMA channels</span>
<a name="l00409"></a>00409                 <span class="keywordflow">if</span> (<a class="code" href="group___l_p_c17xx___system.html#gf9d4b843ddff8d08a27880f90e2dbf18">LPC_GPDMA</a>-&gt;DMACIntErrStat &amp; <a class="code" href="group___g_p_d_m_a___private___macros.html#g01b8235e02aa6e595ef574a32c9a79cd">GPDMA_DMACIntTCClear_Ch</a>(channel))
<a name="l00410"></a>00410                         <span class="keywordflow">return</span> <a class="code" href="group___l_p_c___types___public___types.html#gg89136caac2e14c55151f527ac02daaffb44c8101cc294c074709ec1b14211792">SET</a>;
<a name="l00411"></a>00411                 <span class="keywordflow">return</span> <a class="code" href="group___l_p_c___types___public___types.html#gg89136caac2e14c55151f527ac02daaff589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;
<a name="l00412"></a>00412         <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a___public___types.html#gg456b34475c3dc2d589cb06dcc13f41594a74b1bc907fbbdbf9dfb05222f0b513">GPDMA_STAT_RAWINTTC</a>: <span class="comment">//check status of the terminal count interrupt for DMA channels</span>
<a name="l00413"></a>00413                 <span class="keywordflow">if</span> (<a class="code" href="group___l_p_c17xx___system.html#gf9d4b843ddff8d08a27880f90e2dbf18">LPC_GPDMA</a>-&gt;DMACRawIntErrStat &amp; <a class="code" href="group___g_p_d_m_a___private___macros.html#g5770aa4381349f0d823b0f33a6c5c03a">GPDMA_DMACRawIntTCStat_Ch</a>(channel))
<a name="l00414"></a>00414                         <span class="keywordflow">return</span> <a class="code" href="group___l_p_c___types___public___types.html#gg89136caac2e14c55151f527ac02daaffb44c8101cc294c074709ec1b14211792">SET</a>;
<a name="l00415"></a>00415                 <span class="keywordflow">return</span> <a class="code" href="group___l_p_c___types___public___types.html#gg89136caac2e14c55151f527ac02daaff589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;
<a name="l00416"></a>00416         <span class="keywordflow">case</span> <a class="code" href="group___g_p_d_m_a___public___types.html#gg456b34475c3dc2d589cb06dcc13f4159d547775dc5510034932bf1597931e899">GPDMA_STAT_RAWINTERR</a>: <span class="comment">//check status of the error interrupt for DMA channels</span>
<a name="l00417"></a>00417                 <span class="keywordflow">if</span> (<a class="code" href="group___l_p_c17xx___system.html#gf9d4b843ddff8d08a27880f90e2dbf18">LPC_GPDMA</a>-&gt;DMACRawIntTCStat &amp; <a class="code" href="group___g_p_d_m_a___private___macros.html#gb379459e1f2068a15b8ecf1552ef4f29">GPDMA_DMACRawIntErrStat_Ch</a>(channel))
<a name="l00418"></a>00418                         <span class="keywordflow">return</span> <a class="code" href="group___l_p_c___types___public___types.html#gg89136caac2e14c55151f527ac02daaffb44c8101cc294c074709ec1b14211792">SET</a>;
<a name="l00419"></a>00419                 <span class="keywordflow">return</span> <a class="code" href="group___l_p_c___types___public___types.html#gg89136caac2e14c55151f527ac02daaff589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;
<a name="l00420"></a>00420         <span class="keywordflow">default</span>: <span class="comment">//check enable status for DMA channels</span>
<a name="l00421"></a>00421                 <span class="keywordflow">if</span> (<a class="code" href="group___l_p_c17xx___system.html#gf9d4b843ddff8d08a27880f90e2dbf18">LPC_GPDMA</a>-&gt;DMACEnbldChns &amp; <a class="code" href="group___g_p_d_m_a___private___macros.html#g8ff59f373f6072ea503777016f3447ec">GPDMA_DMACEnbldChns_Ch</a>(channel))
<a name="l00422"></a>00422                         <span class="keywordflow">return</span> <a class="code" href="group___l_p_c___types___public___types.html#gg89136caac2e14c55151f527ac02daaffb44c8101cc294c074709ec1b14211792">SET</a>;
<a name="l00423"></a>00423                 <span class="keywordflow">return</span> <a class="code" href="group___l_p_c___types___public___types.html#gg89136caac2e14c55151f527ac02daaff589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;
<a name="l00424"></a>00424         }
<a name="l00425"></a>00425 }
<a name="l00426"></a>00426 
<a name="l00427"></a>00427 <span class="comment">/*********************************************************************/</span>
<a name="l00435"></a><a class="code" href="group___g_p_d_m_a___public___functions.html#g7eec580c74a05f5c8b94aac492d18b39">00435</a> <span class="keywordtype">void</span> <a class="code" href="group___g_p_d_m_a___public___functions.html#g7eec580c74a05f5c8b94aac492d18b39" title="Clear one or more interrupt requests on DMA channels.">GPDMA_ClearIntPending</a>(<a class="code" href="group___g_p_d_m_a___public___types.html#g7c7fb8a1b77cbd2c7593bf265b2c0cd3" title="GPDMA Interrupt clear status enumeration.">GPDMA_StateClear_Type</a> type, uint8_t channel)
<a name="l00436"></a>00436 {
<a name="l00437"></a>00437         <a class="code" href="group___l_i_b_c_f_g___d_e_f_a_u_l_t___public___macros.html#g9d8414ced01feedb3238e5ffb3c1961f">CHECK_PARAM</a>(<a class="code" href="group___g_p_d_m_a___private___macros.html#g3be98c47fcadb8e6dd0e96e84c047ca8">PARAM_GPDMA_STATCLR</a>(type));
<a name="l00438"></a>00438         <a class="code" href="group___l_i_b_c_f_g___d_e_f_a_u_l_t___public___macros.html#g9d8414ced01feedb3238e5ffb3c1961f">CHECK_PARAM</a>(<a class="code" href="group___g_p_d_m_a___private___macros.html#ga0eb2932e46a2653f0987c30617ee865">PARAM_GPDMA_CHANNEL</a>(channel));
<a name="l00439"></a>00439 
<a name="l00440"></a>00440         <span class="keywordflow">if</span> (type == <a class="code" href="group___g_p_d_m_a___public___types.html#gg7c7fb8a1b77cbd2c7593bf265b2c0cd39a0c8256eb0f656d56f065914219c96c">GPDMA_STATCLR_INTTC</a>) <span class="comment">// clears the terminal count interrupt request on DMA channel</span>
<a name="l00441"></a>00441                 <a class="code" href="group___l_p_c17xx___system.html#gf9d4b843ddff8d08a27880f90e2dbf18">LPC_GPDMA</a>-&gt;DMACIntTCClear = <a class="code" href="group___g_p_d_m_a___private___macros.html#g01b8235e02aa6e595ef574a32c9a79cd">GPDMA_DMACIntTCClear_Ch</a>(channel);
<a name="l00442"></a>00442         <span class="keywordflow">else</span> <span class="comment">// clear the error interrupt request</span>
<a name="l00443"></a>00443                 <a class="code" href="group___l_p_c17xx___system.html#gf9d4b843ddff8d08a27880f90e2dbf18">LPC_GPDMA</a>-&gt;DMACIntErrClr = <a class="code" href="group___g_p_d_m_a___private___macros.html#g30624bd3694bbb1cb035fc6ee926cff4">GPDMA_DMACIntErrClr_Ch</a>(channel);
<a name="l00444"></a>00444 }
<a name="l00445"></a>00445 
<a name="l00450"></a>00450 <span class="preprocessor">#endif </span><span class="comment">/* _GPDMA */</span>
<a name="l00451"></a>00451 
<a name="l00456"></a>00456 <span class="comment">/* --------------------------------- End Of File ------------------------------ */</span>
<a name="l00457"></a>00457 
</pre></div></div>
<hr size="1"><address style="text-align: right;"><small>Generated on Tue Jun 7 14:58:56 2011 for LPC1700CMSIS Standard Peripheral Firmware Library Manual by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.9 </small></address>
</body>
</html>
