patent_id,patent_date,patent_title,patent_num_times_cited_by_us_patents,cpc_subclass_ids
12433032,2025-09-30,Semiconductor structure including boundary header cell and method for manufacturing the same,0,G06F|G11C|H03K|H10B|H10D
12433011,2025-09-30,Post gate dielectric processing for semiconductor device fabrication,0,H01L|H10D
12433008,2025-09-30,FinFET structure with airgap and method of forming the same,0,H01L|H10D
12433006,2025-09-30,Semiconductor device with conductive liners over silicide structures and method of making the semiconductor device,0,H01L|H10D
12433003,2025-09-30,2D-channel transistor structure with asymmetric substrate contacts,0,B82Y|H01L|H10D|H10K
12432994,2025-09-30,Source/drain metal contact and formation thereof,0,H01L|H10D
12432990,2025-09-30,Epitaxial source/drain feature with enlarged lower section interfacing with backside via,0,B82Y|H01L|H10D
12432977,2025-09-30,Semiconductor device and method for manufacturing the same,0,B82Y|H01L|H10D
12432975,2025-09-30,Semiconductor device with backside power rail,0,B82Y|H01L|H10D
12432970,2025-09-30,Semiconductor devices with backside power rail and backside self-aligned via,0,B82Y|H01L|H10D
12432963,2025-09-30,Device having an air gap adjacent to a contact plug and covered by a doped dielectric layer,0,H01L|H10D
12432962,2025-09-30,FinFET device with source/drain contact extending over dielectric gate,0,H01L|H10D
12432959,2025-09-30,Gallium nitride-on-silicon devices,0,H01L|H10D
12432956,2025-09-30,Method of manufacturing a semiconductor device,0,H01L|H10D
12432955,2025-09-30,Source and drain structure with reduced contact resistance and enhanced mobility,0,H01L|H10B|H10D
12432953,2025-09-30,FinFET structures and methods of forming the same,0,H01L|H10D
12432942,2025-09-30,MIM capacitor and method of forming the same,0,H01L|H10D
12432941,2025-09-30,Capacitor and method for forming the same,0,H01L|H10B|H10D
12432933,2025-09-30,Semiconductor packages,0,G11C|H01L|H10B|H10N
12432929,2025-09-30,Ferroelectric memory device with blocking layer,0,H01L|H10B|H10D
12431467,2025-09-30,Fan-out packages providing enhanced mechanical strength and methods for forming the same,0,H01L
12431461,2025-09-30,System and method for bonding semiconductor devices,0,H01L
12431452,2025-09-30,Semiconductor package including corner bumps coaxially offset from the pads and non-corner bumps coaxially aligned with the pads,0,H01L
12431447,2025-09-30,Semiconductor device having a passivation layer,0,H01L
12431446,2025-09-30,Package structure,0,H01L
12431444,2025-09-30,Package structure having trench capacitor,0,H01L|H10D
12431435,2025-09-30,Semiconductor packages and methods of forming the same,0,H01L
12431431,2025-09-30,Conductive structure interconnects with downward projections,0,H01L
12431428,2025-09-30,Integrated circuits and methods for power delivery,0,H01L|H10D
12431426,2025-09-30,Semiconductor interconnection structures comprising a resistor device and methods of forming the same,0,H01L
12431423,2025-09-30,"Method for low-cost, high-bandwidth monolithic system integration beyond reticle limit",0,H01L
12431417,2025-09-30,Semiconductor package and method of manufacturing the same,0,H01L
12431415,2025-09-30,Buffer block structures for C4 bonding and methods of using the same,0,H01L
12431412,2025-09-30,Contact plugs for semiconductor device and method of forming same,0,H01L|H10D
12431400,2025-09-30,Packages with enlarged through-vias in encapsulant,0,H01L
12431390,2025-09-30,Contact features of semiconductor devices,0,H01L|H10D
12431386,2025-09-30,Semiconductor device having metallization layer with low capacitance and method for manufacturing the same,0,H01L
12431366,2025-09-30,Structure having thermal dissipation structure therein and manufacturing method thereof,0,H01L|H10D
12431365,2025-09-30,Bump structure and method of making the same,0,C25D|H01L
12431356,2025-09-30,Metal gate structure and method of forming the same,0,H01L|H10D
12431214,2025-09-30,External magnetic field detection for MRAM device,0,G06F|G11C|H10B
12430869,2025-09-30,Image sensor and method of operating the same,0,G06T|G06V|H04N
12430487,2025-09-30,Semiconductor device including standard cell having split portions,0,G03F|G06F|H01L|H10D
12429775,2025-09-30,Dispensing nozzle design and dispensing method thereof,0,B05B|G03F|H01L
12427618,2025-09-30,Chemical-mechanical planarization pad and methods of use,0,B24B|H01L
12426514,2025-09-23,Techniques for MRAM MTJ top electrode connection,0,H01F|H01L|H10B|H10N
12426380,2025-09-23,Integrated circuit having angled conductive feature,0,G06F|H01L|H10D
12426357,2025-09-23,Integrated circuit having fins crossing cell boundary,0,G06F|H10D
12426348,2025-09-23,Semiconductor device and method for forming the same,0,H01L|H10D
12426347,2025-09-23,Multi-gate transistor channel height adjustment,0,B82Y|H01L|H10B|H10D
12426346,2025-09-23,Semiconductor device and method,0,H01L|H10D
12426335,2025-09-23,Reducing k values of dielectric films through anneal,0,B82Y|H01L|H10D
12426333,2025-09-23,Polysilicon design for replacement gate technology,0,H01L|H10D
12426323,2025-09-23,Semiconductor device including vertical transistor with back side power structure,0,B82Y|H01L|H10D
12426311,2025-09-23,Gate structures and spacers in semiconductor devices and methods of manufacturing thereof,0,B82Y|H01L|H10D
12426298,2025-09-23,Semiconductor device with metal cap on gate,0,H01L|H10D
12426295,2025-09-23,Rough buffer layer for group III-V devices on silicon,0,H01L|H10D
12426292,2025-09-23,Semiconductor device with tunable threshold voltage and method for manufacturing the same,0,B82Y|H01L|H10D
12426291,2025-09-23,Contact and via structures for semiconductor devices,0,H01L|H10D
12426284,2025-09-23,Semiconductor device with inductive component and method of forming,0,H01L|H10D
12426276,2025-09-23,"Semiconductor device, memory cell and method of forming the same",0,H01L|H10B|H10N
12426226,2025-09-23,Macro and SRAM bit cell cooptimizatoin for performance (long/shortwordline combo SRAM),0,G11C|H01L|H04N|H10B|H10D
12425224,2025-09-23,Device with self-authentication,0,H04L
12424730,2025-09-23,Antenna package for signal transmission,0,H01L|H01Q
12424605,2025-09-23,Hybrid bonding with uniform pattern density,0,H01L|H10F
12424587,2025-09-23,Semiconductor device having underfill surrounding bottom package and solder ball,0,H01L
12424586,2025-09-23,Bridging-resistant microbump structures and methods of forming the same,0,H01L
12424579,2025-09-23,Integrated chip including an upper conductive structure having multilayer stack to decrease fabrication costs and increase performance,0,H01L|H10H
12424577,2025-09-23,Isolation structure for bond pad structure,0,H01L|H10F
12424576,2025-09-23,Integrated circuit package and method,0,H01L
12424573,2025-09-23,Passivation scheme for pad openings and trenches,0,H01L
12424571,2025-09-23,Package structure and manufacturing method thereof,0,H01L|H01Q
12424568,2025-09-23,Method for forming recesses in a substrate by etching dummy fins,0,H01L|H10D
12424562,2025-09-23,Three-dimensional (3D) package,0,H01L
12424558,2025-09-23,Bridge die having different surface orientation than IC dies interconnected by the bridge die,0,H01L
12424548,2025-09-23,Metallization layer and fabrication method,0,H01L|H10B
12424547,2025-09-23,Back-end-of-line memory devices and methods for operating the same,0,G11C|H01L|H10B
12424538,2025-09-23,Semiconductor device including dummy deep trench capacitors and a method of manufacturing thereof,0,H01L|H10D
12424537,2025-09-23,Interconnect structure and methods of forming the same,0,H01L|H10D
12424532,2025-09-23,Bump joint structure with distortion and method forming same,0,G06F|H01L|Y02P
12424520,2025-09-23,Semiconductor device with back-side via structure,0,H01L|H10D
12424515,2025-09-23,SOIC chip architecture,0,H01L|H10D
12424511,2025-09-23,High efficiency heat dissipation using discrete thermal interface material films,0,H01L
12424499,2025-09-23,Manufacturing method of semiconductor structure and semiconductor structure thereof,0,H01L|H10D
12424492,2025-09-23,Self-aligned contact for embedded memory,0,H01L|H10B|H10N
12424491,2025-09-23,"Semiconductor device with low-galvanic corrosion structures, and method of making same",0,H01L
12424488,2025-09-23,Dual etch-stop layer structure,0,H01L
12424486,2025-09-23,Integrated circuit structure with backside interconnection structure having air gap,0,B82Y|H01L|H10D
12424485,2025-09-23,Semiconductor structure with air gap and method for manufacturing the same,0,H01L
12424484,2025-09-23,Spacers for semiconductor devices including backside power rails,0,H01L|H10D
12424449,2025-09-23,CMP system and method of use,0,B24B|C02F|H01L|H10D
12424448,2025-09-23,Reduction of line wiggling,0,H01L
12424444,2025-09-23,Soft ashing process for forming protective layer on conductive cap layer of semiconductor device,0,H01L
12424438,2025-09-23,Low-k dielectric and processes for forming same,0,C23C|H01L
12424419,2025-09-23,Ion beam etching chamber with etching by-product redistributor,0,C23C|H01J|H01L
12424381,2025-09-23,Integrated circuit having current-sensing coil,0,G01R|H01F|H01L
12424274,2025-09-23,Memory device and manufacturing thereof,0,G11C|H01L|H10B|H10D
12423505,2025-09-23,Semiconductor device with cell region,0,G06F|H10B|H10D
12423498,2025-09-23,Semiconductor device,0,G03F|G06F|H01L|H10B|H10D
12423496,2025-09-23,"Methods for forming pattern layout, mask, and semiconductor structure",0,G06F|H10D
12423495,2025-09-23,Current-distributing pin structure and method of forming same,0,G06F|H01L|H10D
12423494,2025-09-23,Memory device with improved anti-fuse read current,0,G06F|H01L|H10B
12422635,2025-09-23,Thermo-electric cooler for dissipating heat of optical engine,0,G02B|H01L
12420314,2025-09-23,Semiconductor cleaning apparatus and method,0,B08B|C23C|H01J|H01L
12419114,2025-09-16,Integrated circuit,0,G06F|H01L|H10D
12419102,2025-09-16,Semiconductor devices,0,H01L|H10D
12419100,2025-09-16,Transistor isolation regions and methods of forming the same,0,H01L|H10D
12419097,2025-09-16,Semiconductor device structure and method for forming the same,0,H01L|H10D
12419092,2025-09-16,Fin structures having varied fin heights for semiconductor device,0,H01L|H10B|H10D
12419088,2025-09-16,Semiconductor structure and method of manufacturing the same,0,H01L|H10D
12419077,2025-09-16,Method for forming dual silicide in manufacturing process of semiconductor structure,0,H01L|H10D
12419072,2025-09-16,Transistor source/drain contacts and methods of forming the same,0,B82Y|H01L|H10D
12419064,2025-09-16,Trench capacitor,0,H01L|H10D
12419054,2025-09-16,Three-dimensional memory array with local line selector,0,G11C|H01L|H10B
12419046,2025-09-16,Memory device,0,H01L|H10B|H10D
12418294,2025-09-16,Logic cell structure and integrated circuit with the logic cell structure,0,G06F|H01L|H03K|H10D
12418010,2025-09-16,Semiconductor package with improved heat distribution,0,H01L
12418005,2025-09-16,Semiconductor package and manufacturing method thereof,0,H01L
12418001,2025-09-16,3D integrated circuit (3DIC) structure,0,H01L
12417993,2025-09-16,Chip structure,0,H01L
12417992,2025-09-16,Chip structure with conductive pillar and method for forming the same,0,H01L
12417991,2025-09-16,Chip stack structure with conductive plug and method for forming the same,0,H01L
12417987,2025-09-16,Semiconductor die including guard ring structure and three-dimensional device structure including the same,0,H01L
12417981,2025-09-16,Semiconductor device including graphene interconnect and method of making the semiconductor device,0,H01L
12417980,2025-09-16,"First metal structure, layout, and method",0,G06F|H01L|H10D
12417973,2025-09-16,Semiconductor packaging structure and method for manufacturing the same,0,H01L|H10D
12417970,2025-09-16,Method for forming chip package structure,0,H01L
12417969,2025-09-16,Semiconductor structure and circuit structure,0,H01L
12417968,2025-09-16,Package structure and forming method thereof,0,H01L
12417955,2025-09-16,Thermal sensor device by back end of line metal resistor,0,H01L
12417948,2025-09-16,Hybrid film scheme for self-aligned contact,0,H01L|H10D
12417946,2025-09-16,Film scheme to reduce plasma-induced damage,0,H01L
12417945,2025-09-16,Contact features of semiconductor device and method of forming same,0,H01L|H10D
12417941,2025-09-16,Isolation structures in semiconductor devices,0,B82Y|H01L|H10D
12417927,2025-09-16,Semiconductor device and method of manufacture,0,B23K|H01L
12417924,2025-09-16,Formation of self-assembled monolayer for selective etching process,0,H01L
12417920,2025-09-16,Transistor gate structure and method of forming,0,H01L|H10D
12417918,2025-09-16,Semiconductor device having doped gate dielectric layer and method for forming the same,0,B82Y|H01L|H10D
12417332,2025-09-16,"Integrated circuit, system for and method of forming an integrated circuit",0,G06F|H01L|H03K
12416939,2025-09-16,Clock duty cycle adjustment and calibration circuit and method of operating same,0,G06F|H03C|H03K|H03L
12416862,2025-09-16,"Apparatus, system and method",0,G03F|H01L
12416857,2025-09-16,Sub-resolution assist features,0,G03F|G06F
12416853,2025-09-16,EUV photo masks and manufacturing method thereof,0,G03F|H01L
12414484,2025-09-09,RRAM structure,0,H01L|H10B|H10N
12414380,2025-09-09,Method for forming an integrated chip (IC) including forming a through substrate via (TSV) in an isolation structure formed in a first opening that formed in a metal substrate layer,0,H01L|H10D
12414363,2025-09-09,Semiconductor device and manufacturing methods thereof,0,H01L|H10B|H10D
12414362,2025-09-09,Fins disposed on stacks of nanostructures where the nanostructures are wrapped around by a gate,0,B82Y|H01L|H10D
12414361,2025-09-09,Method of manufacturing a semiconductor device,0,H01L|H10D
12414357,2025-09-09,Self-aligned metal gate for multigate device,0,B82Y|H01L|H10D
12414356,2025-09-09,Gate structure and method of forming same,0,H01L|H10D
12414353,2025-09-09,Method for forming semiconductor structure,0,B82Y|H01L|H10D
12414347,2025-09-09,Method of manufacturing a semiconductor device and a semiconductor device,0,H01L|H10D
12414326,2025-09-09,Thin film transistor featuring variable thickness glue layer with tapered end,0,H01L|H10D
12414321,2025-09-09,Contact profile optimization for IC device performance improvement,0,B82Y|H01L|H10B|H10D
12414320,2025-09-09,Fin field-effect transistor device with composite liner for the fin,0,H01L|H10D
12414318,2025-09-09,Fabrication of field effect transistors with ferroelectric materials,0,C23C|H01L|H10D
12414314,2025-09-09,Deep trench structure for a capacitive device,0,H01G|H01L|H10D
12414311,2025-09-09,Integrated circuit with feol resistor,0,G06F|H01L|H10D
12414295,2025-09-09,Semiconductor memory structure and method for forming the same,0,H01L|H10B
12414281,2025-09-09,Implantations for forming source/drain regions of different transistors,0,H01L|H10B|H10D
12412882,2025-09-09,Buffer design for package integration,0,H01L
12412867,2025-09-09,Integrated fan-out package and manufacturing method thereof,0,H01L
12412863,2025-09-09,Die attached leveling control by metal stopper bumps,0,H01L
12412862,2025-09-09,Package structure and manufacturing method thereof,0,H01L
12412860,2025-09-09,Package structure,0,H01L
12412858,2025-09-09,Semiconductor device structure with conductive bumps,0,H01L
12412857,2025-09-09,Hybrid micro-bump integration with redistribution layer,0,H01L|H10D
12412856,2025-09-09,Package structure and method of manufacturing the same,0,H01L
12412852,2025-09-09,Polymer layers embedded with metal pads for heat dissipation,0,H01L
12412851,2025-09-09,Semiconductor device and method of manufacture,0,H01L|H01Q
12412846,2025-09-09,Semiconductor package and methods of fabricating a semiconductor package,0,H01L
12412841,2025-09-09,Semiconductor package and manufacturing method thereof,0,H01L
12412837,2025-09-09,Interconnect structure including topological material,0,H01L
12412831,2025-09-09,Semiconductor device structure and methods of forming the same,0,H01L|H10D
12412827,2025-09-09,Semiconductor die package with conductive line crack prevention design,0,H01L
12412817,2025-09-09,Integrated circuit package and method,0,H01L
12412805,2025-09-09,Semiconductor package,0,H01L
12412804,2025-09-09,Semiconductor structure with improved heat dissipation,0,H01L|H10D
12412802,2025-09-09,Heat dissipation structures for integrated circuit packages and methods of forming the same,0,H01L
12412799,2025-09-09,Integrated circuit package and method,0,H01L
12412798,2025-09-09,Semiconductor device and method of forming,0,H01L
12412787,2025-09-09,Manufacturing process with atomic level inspection,0,G01Q|G06T|H01L
12412781,2025-09-09,Method for forming a contact plug by bottom-up metal growth,0,B82Y|H01L|H10D
12412780,2025-09-09,Semiconductor device structure and methods of forming the same,0,H01L
12412779,2025-09-09,Bilayer seal material for air gaps in semiconductor devices,0,H01L|H10D
12412778,2025-09-09,Method for reducing line end spacing and semiconductor devices manufactured thereof,0,H01L
12412777,2025-09-09,Reducing parasitic capacitance in field-effect transistors,0,H01L|H10D
12412775,2025-09-09,Isolation structures in semiconductor devices,0,B82Y|H01L|H10D
12412773,2025-09-09,Vacuum chuck,0,H01L
12412760,2025-09-09,EFEM robot auto teaching methodology,0,H01L
12412746,2025-09-09,Semiconductor device and method for fabricating the same,0,G06F|H01L
12412734,2025-09-09,Baffle plate for controlling wafer uniformity and methods for making the same,0,C23C|H01J|H01L
12412729,2025-09-09,Atom probe tomography specimen preparation,0,G01N|H01J|H01L
12412725,2025-09-09,Adjustable support for arc chamber of ion source,0,H01J|H01L
12412705,2025-09-09,"Capacitor structure, semiconductor structure, and method for manufacturing the same",0,H01G|H01L|H10D
12412621,2025-09-09,Semiconductor device including distributed write driving arrangement,0,G11C|H01L|H10B
12412019,2025-09-09,Method and system for latch-up prevention,0,G01R|G06F|H10D
12412016,2025-09-09,Method and structure for mandrel and spacer patterning,0,G06F|H10D
12411508,2025-09-09,Semiconductor devices including voltage monitors,0,G05F|G06F|H03K
12411404,2025-09-09,Method of manufacturing phase shift photo masks,0,G03F|H01L
12411279,2025-09-09,Integrated circuit package and method of forming same,0,G02B|H01L
12410512,2025-09-09,Apparatus and method for manufacturing metal gate structures,0,C23C|H01J|H01L|H10D
12409529,2025-09-09,Vacuum assembly for chemical mechanical polishing,0,B24B|H01L
12408568,2025-09-02,RRAM device structure and manufacturing method,0,G06N|G11C|H10B|H10N
12408466,2025-09-02,High-speed readout image sensor,0,H01L|H10F
12408456,2025-09-02,Image sensor pixel and metal shielding of charge storage device of image sensor pixel formed by one step process,0,H04N|H10F
12408442,2025-09-02,Semiconductor device layout,0,H01L|H10D
12408440,2025-09-02,Method of making amphi-FET structure and method of designing,0,B82Y|G06F|H01L|H10D
12408439,2025-09-02,"Integrated chip (IC) having conductive TSV extended through SOI substrate comprising a semiconductor device layer, an insulating layer and a metal layer",0,H01L|H10D
12408430,2025-09-02,Semiconductor-on-insulator wafer having a composite insulator layer,0,H01L|H10D
12408429,2025-09-02,Integrated circuit device and method,0,G06F|H10D
12408427,2025-09-02,Crown bulk for FinFET device,0,H01L|H10D
12408426,2025-09-02,Circuits designed and manufactured with first and second design rules,0,G06F|H10D
12408420,2025-09-02,Semiconductor device and method,0,H01L|H10D
12408415,2025-09-02,Semiconductor device and manufacturing method thereof,0,H01L|H10D
12408412,2025-09-02,Air spacers around contact plugs and method forming same,0,H01L|H10D
12408411,2025-09-02,Semiconductor device,0,H01L|H10D
12408406,2025-09-02,Semiconductor device and manufacturing method thereof,0,B82Y|H01L|H10D
12408394,2025-09-02,Semiconductor device structure and method for forming the same,0,B82Y|H01L|H10D
12408389,2025-09-02,Semiconductor device and method for forming the same,0,H01L|H10D
12408377,2025-09-02,Semiconductor device structure with backside contact,0,B82Y|H01L|H10D
12408367,2025-09-02,Semiconductor device,0,H01L|H10D
12408354,2025-09-02,Method to reduce breakdown failure in a MIM capacitor,0,H01L|H10B|H10D
12408347,2025-09-02,Method for forming a 3-D semiconductor memory structure comprising horizontal and vertical conductive lines,0,H01L|H10B
12408316,2025-09-02,Memory array circuit and method of manufacturing same,0,G06F|H01L|H10B|H10D
12408315,2025-09-02,Flexible merge scheme for source/drain epitaxy regions,0,H01L|H10B|H10D
12407809,2025-09-02,Pixel array including dark pixel sensors,0,H04N|H10F
12407087,2025-09-02,Semiconductor structures and method of forming the same,0,H01L|H01Q
12406970,2025-09-02,Semiconductor package and method of bonding workpieces,0,H01L
12406965,2025-09-02,Package,0,H01L|H10D
12406961,2025-09-02,Integrated circuit package and method,0,H01L|H10B
12406955,2025-09-02,"Power distribution device, power distribution system and manufacturing method thereof",0,H01L
12406952,2025-09-02,Chip structure with conductive layer,0,H01L
12406942,2025-09-02,Semiconductor device,0,H01L
12406941,2025-09-02,Dielectric slots underneath conductive vias in interconnect structure of semiconductor package and method of forming the same,0,H01L
12406938,2025-09-02,Methods of forming alignment structure with trenches for semiconductor devices,0,B82Y|H01L|H10D
12406936,2025-09-02,Semiconductor package with substrate recess and methods for forming the same,0,H01L
12406924,2025-09-02,Interconnection structure and methods of forming the same,0,H01L
12406923,2025-09-02,One-time-programmable memory device including an antifuse structure and methods of forming the same,0,H01L|H10B
12406907,2025-09-02,Semiconductor structure with conductive_structure,0,B82Y|H01L|H10D
12406898,2025-09-02,Chip package structure with lid,0,H01L
12406897,2025-09-02,Package structure with buffer layer embedded in lid layer,0,H01L
12406892,2025-09-02,Display defect monitoring structure,0,H01L|H10B|H10K
12406890,2025-09-02,Method for measuring overlay shift of bonded wafers,0,H01L|H10D
12406878,2025-09-02,Integrated circuit with conductive line having line-ends,0,H01L|H10D
12406877,2025-09-02,Homogeneous source/drain contact structure,0,H01L
12406876,2025-09-02,Semiconductor structure including isolation structure with dielectric stack and method of forming the same,0,H01L|H10D
12406869,2025-09-02,Systems and methods for humidity control of FOUP during semiconductor fabrication,0,H01L
12406867,2025-09-02,Split valve air curtain,0,C23C|H01L
12406859,2025-09-02,Gate structures in semiconductor devices,0,H01L|H10D
12406851,2025-09-02,High aspect ratio bosch deep etch,0,H01L|H10D
12406850,2025-09-02,Semiconductor structure having metal contact features,0,H01L|H10D
12406848,2025-09-02,Method of fabricating a gate cut feature for multi-gate semiconductor devices,0,H01L|H10D
12406741,2025-09-02,Semiconductor memory devices with backside heater structure,0,G11C|H01L|H10B|H10D
12406130,2025-09-02,Geometric mask rule check with favorable and unfavorable zones,0,G03F|G06F
12406126,2025-09-02,Semiconductor device including standard cells with combined active region,0,G03F|G06F|H01L
12406124,2025-09-02,Variable tracks and non-default rule routing,0,G06F
12406123,2025-09-02,System and method for ESL modeling of machine learning,0,G06F|G06N
12406098,2025-09-02,Systems and methods for classifying puf signature modules of integrated circuits,0,G06F|H04L
12405719,2025-09-02,Software parameter management through a universal interface,0,G06F
12402421,2025-08-26,Surface uniformity control in pixel structures of image sensors,0,H01L|H10F
12402415,2025-08-26,Integrated circuit with backside power rail and backside interconnect,0,G06F|H01L|H10D
12402404,2025-08-26,Semiconductor devices with interface between gate isolation structure and dummy channel having curved profile and methods of manufacturing thereof,0,H01L|H10D
12402402,2025-08-26,Transistor gate profile optimization,0,H01L|H10D
12402394,2025-08-26,Semiconductor structure,0,H01L|H10D
12402393,2025-08-26,FinFET EPI channels having different heights on a stepped substrate,0,H01L|H10D
12402392,2025-08-26,Semiconductor structure and manufacturing method thereof,0,H01L|H10D
12402389,2025-08-26,Semiconductor arrangement with airgap and method of forming,0,H01L|H10D
12402388,2025-08-26,Method of manufacturing semiconductor devices and semiconductor devices,0,B82Y|H01L|H10D
12402386,2025-08-26,Transistor gate structure and process,0,H01L|H10D
12402383,2025-08-26,Semiconductor devices and methods of manufacturing thereof,0,B82Y|H01L|H10D
12402379,2025-08-26,Epitaxial layer under a gate structure of a transistor,0,B82Y|H01L|H10D
12402378,2025-08-26,Semiconductor arrangement including first and second gate electrodes and method of manufacture,0,H01L|H10B|H10D
12402377,2025-08-26,Semiconductor device and method,0,B82Y|H01L|H10D
12402372,2025-08-26,Insulating structures in semiconductor device,0,B82Y|H01L|H10D
12402362,2025-08-26,Flash memory device with three-dimensional half structure and methods for forming the same,0,H01L|H10B|H10D
12402358,2025-08-26,Thin film transistor including a compositionally-modulated active region and methods for forming the same,0,H01L|H10B|H10D
12402355,2025-08-26,Access transistor including a metal oxide barrier layer and methods for forming the same,0,H01L|H10B|H10D
12402344,2025-08-26,FETS and methods of forming FETS,0,H01L|H10D
12402343,2025-08-26,Work function tuning in semiconductor devices,0,B82Y|H01L|H10D
12402322,2025-08-26,Common-connection method in 3D memory,0,H01L|H10B
12401012,2025-08-26,Semiconductor device package and methods of manufacture,0,H01L|H05K
12400999,2025-08-26,Semiconductor devices and methods of manufacture,0,H01L
12400996,2025-08-26,Heterogenous bonding layers for direct semiconductor bonding,0,H01L
12400994,2025-08-26,Semiconductor placing in packaging,0,H01L
12400989,2025-08-26,Arrangement of power-grounds in package structures,0,H01L
12400987,2025-08-26,Semiconductor device,0,H01L
12400984,2025-08-26,Isolation structure for bond pad structure,0,H01L|H10F
12400983,2025-08-26,Semiconductor packages and methods of manufacturing thereof,0,H01L|H10B
12400976,2025-08-26,Seal structures,0,B82Y|H01L|H10D
12400964,2025-08-26,Integrated circuit,0,H01L
12400962,2025-08-26,Liner-free conductive structures with anchor points,0,H01L
12400959,2025-08-26,Systems and methods for providing multiple GPIO supply modes,0,H01L
12400950,2025-08-26,Interconnect structure and methods thereof,0,H01L|H10D
12400948,2025-08-26,Structure and method for interlevel dielectric layer with regions of differing dielectric constant,0,H01L|H10D
12400947,2025-08-26,Variable graduated capacitor structure and methods for forming the same,0,B24B|H01L|H10D
12400936,2025-08-26,Stacked memory cube with integrated thermal path for enhanced heat dissipation,0,H01L|H10B
12400928,2025-08-26,Heat dissipation structures,0,H01L
12400926,2025-08-26,Semiconductor device and method of manufacture,0,B81B|B81C|G01N|H01L
12400918,2025-08-26,Quality detection method and apparatus,0,H01L|H10D
12400915,2025-08-26,Metrology method,0,G01N|H01L
12400910,2025-08-26,Method for forming semiconductor device with monoclinic crystalline metal oxide capping layer,0,H01L|H10D
12400890,2025-08-26,Apparatus for fabricating a semiconductor device and method for fabricating semiconductor device,0,G03F|H01L|H01T|H05F
12400878,2025-08-26,Integrated circuit package and method,0,H01L
12400876,2025-08-26,Methods of manufacture having redistribution layer using dielectric material photoactive component,0,G03F|H01L|H10F
12400875,2025-08-26,Film deposition for patterning process,0,H01L
12400873,2025-08-26,Etching methods for integrated circuits,0,H01J|H01L
12400869,2025-08-26,Method for selectively removing predetermined part of selected element in semiconductor structure,0,H01L
12400867,2025-08-26,Integrated circuit device,0,H01L|H10B|H10D
12400866,2025-08-26,Method and system for manufacturing a semiconductor device,0,G03F|H01L
12400864,2025-08-26,Methods and systems for improving plasma ignition stability,0,H01J|H01L|H05H
12400862,2025-08-26,Interconnect structures and methods and apparatuses for forming the same,0,C23C|H01J|H01L
12400861,2025-08-26,Semiconductor device and method of manufacturing,0,H01L|H10D
12400860,2025-08-26,Semiconductor device with two-dimensional materials,0,H01L|H10D
12400854,2025-08-26,Methods for manufacturing transistors,0,B82Y|H01L|H10D
12400853,2025-08-26,Method of forming conductive feature including cleaning step,0,H01L
12400838,2025-08-26,Temperature-controlled plasma generation system,0,H01J|H01L
12400834,2025-08-26,Cantilever with etch chamber flow design,0,H01J|H01L
12400334,2025-08-26,System and method of convolutional neural network,0,G06T
12400313,2025-08-26,Optical inspection of a wafer,0,G01B|G01N|G06T|H04N
12400067,2025-08-26,Integrated circuit and method of forming same and a system,0,G06F
12400065,2025-08-26,Capture IR drop analyzer and analyzing method thereof,0,G06F
12399684,2025-08-26,Low power adder tree structure,0,G06F|H03K
12399644,2025-08-26,Memory device,0,G06F|G11C
12399432,2025-08-26,Semiconductor fabrication apparatus and method of using the same,0,G03F|H01L
12399431,2025-08-26,Semiconductor processing tool and methods of operation,0,G02B|G03F|H01L
12399211,2025-08-26,Method of testing an integrated circuit and testing system,0,G01R|G06F
12399067,2025-08-26,"Apparatus, system, and method for measuring the temperature of a substrate",0,G01J|G01K|G01N|H01L
12398468,2025-08-26,Semiconductor tool having controllable ambient environment processing zones,0,C23C|H01L
12396371,2025-08-19,Three-state memory device,0,H01L|H10B|H10N
12396289,2025-08-19,Germanium-containing photodetector and methods of forming the same,0,H01L|H10F|Y02P
12396285,2025-08-19,Integration of solar cell and image sensor,0,H01L|H10F
12396283,2025-08-19,3DIC seal ring structure and methods of forming same,0,H01L|H10F
12396272,2025-08-19,Stilted pad structure,0,H01L|H10F
12396255,2025-08-19,Multiple back side/buried power rail (BPR) cell including field-effect transistors with air void between two adjacent BPR cells,0,H01L|H10D
12396251,2025-08-19,Semiconductor structures and methods of forming the same,0,H01L|H10D
12396246,2025-08-19,Semiconductor integrated circuit including gate-all-around FETs with nanosheet channels and Fin-like FETs,0,B82Y|H01L|H10D
12396245,2025-08-19,Semiconductor arrangement and method for making,0,H01L|H10D
12396242,2025-08-19,Nano-structure transistors with air inner spacers and methods forming same,0,B82Y|H01L|H10D
12396240,2025-08-19,Source/drain silicide for multigate device performance and method of fabricating thereof,0,B82Y|H01L|H10D
12396239,2025-08-19,Semiconductor device structure and methods of forming the same,0,H01L|H10D
12396234,2025-08-19,Method for forming semiconductor device structure with a cap layer,0,B82Y|H01L|H10D
12396233,2025-08-19,Semiconductor device having backside via and method of fabricating thereof,0,B82Y|H01L|H10D
12396229,2025-08-19,Semiconductor device,0,H01L|H10D|H10K
12396222,2025-08-19,RFSOI semiconductor structures including a nitrogen-doped charge-trapping layer and methods of manufacturing the same,0,H01J|H01L|H10D
12396220,2025-08-19,Isolation structures in multi-gate field-effect transistors,0,B82Y|H01L|H10D
12396210,2025-08-19,Semiconductor devices and methods for fabrication thereof,0,B82Y|H01L|H10D
12396209,2025-08-19,Semiconductor device and method,0,H01L|H10D
12396205,2025-08-19,Semiconductor device having fins and method of fabricating the same,0,H01L|H10D
12396203,2025-08-19,Semiconductor structure having a source/drain epitaxial stack with a non-crystalline layer therein,0,H01L|H10D
12396186,2025-08-19,Method of making semiconductor device including metal insulator metal capacitor,0,H01L|H10B|H10D
12394772,2025-08-19,Molded dies in semiconductor packages and methods of forming same,0,H01L
12394758,2025-08-19,Packages with metal line crack prevention design,0,H01L
12394754,2025-08-19,Device and method for UBM/RDL routing,0,H01L
12394752,2025-08-19,Multi-chip device and method of formation,0,H01L
12394741,2025-08-19,Integrated circuit packages having adhesion layers for through vias,0,H01L
12394736,2025-08-19,Semiconductor package system and method,0,H01L
12394735,2025-08-19,Shifting contact pad for reducing stress,0,H01L
12394734,2025-08-19,Transmission line structure with protruding sub-lines and dielectric zones for RF signal,0,H01L|H01P
12394732,2025-08-19,Semiconductor package and method,0,H01L
12394720,2025-08-19,Semiconductor package including reinforcement structure and methods of forming the same,0,H01L
12394717,2025-08-19,Graphite-based interconnects and methods of fabrication thereof,0,H01L
12394715,2025-08-19,Diagonal backside power and signal routing for an integrated circuit,0,G06F|H01L
12394707,2025-08-19,Back-end-of-line CMOS inverter having reduced size and reduced short-channel effects and methods of forming the same,0,H01L|H10D
12394706,2025-08-19,Device with gate-to-drain via and related methods,0,H01L|H10B
12394698,2025-08-19,Underfill cushion films for packaging substrates and methods of forming the same,0,H01L
12394696,2025-08-19,Package structure including an array of copper pillars and methods of forming the same,0,H01L
12394684,2025-08-19,"Die stacking structure, semiconductor package and formation method of the die stacking structure",0,H01L
12394669,2025-08-19,Wet cleaning with tunable metal recess for via plugs,0,H01L
12394663,2025-08-19,Isolation with multi-step structure,0,H01L|H10D
12394647,2025-08-19,Wafer shift detection,0,H01L
12394643,2025-08-19,Apparatus for manufacturing a bonded semiconductor structure and method for manufacturing the same,0,H01L
12394635,2025-08-19,Systems and methods for processing a substrate,0,H01L
12394633,2025-08-19,Method of fabricating semiconductor device with reduced trench distortions,0,H01L|H10D
12394625,2025-08-19,Fin field-effect transistor device and method of forming the same,0,H01L|H10D
12394624,2025-08-19,Silicon intermixing layer for blocking diffusion,0,H01L|H10D
12394611,2025-08-19,Semiconductor tool for copper deposition,0,C23C|H01J|H01L|H05K
12394602,2025-08-19,Wafer processing method,0,C23C|H01J|H01L
12394457,2025-08-19,Memory cell and method of forming the memory cell,0,G11C|H01L|H10B|H10D
12394242,2025-08-19,Fingerprint sensor device and method,0,G06V|H01L
12393762,2025-08-19,Method for generating a layout diagram of a semiconductor device including power-grid- adapted route-spacing,0,G06F|H01L
12393761,2025-08-19,Integrated circuit and method of forming the same,0,G06F|H01L|H03K|H10D
12393759,2025-08-19,Integrated circuit layouts with fill feature shapes,0,G06F|H10D
12393129,2025-08-19,Method and device for cleaning substrates,0,B08B|G03F|H01L|H05H
12392774,2025-08-19,Biosensor system with integrated microneedle,0,A61B|G01N|H01L
12391545,2025-08-19,Semiconductor device and method for fabricating the same,0,B81B|B81C|H01L
12391033,2025-08-19,"Lamination process, and manufacturing method of semiconductor package using a chuck",0,B32B|H01L
12389675,2025-08-12,Semiconductor device having nanosheet transistor and methods of fabrication thereof,0,B82Y|H01L|H10D
12389666,2025-08-12,Integrated circuit structure,0,H01L|H10D
12389665,2025-08-12,Semiconductor device structure,0,H01L|H10D
12389664,2025-08-12,Transistor gates and methods of forming thereof,0,B82Y|H01L|H10D
12389662,2025-08-12,Formation method of shallow trench isolation,0,B82Y|H01L|H10D
12389661,2025-08-12,Method for modifying metal-including material in semiconductor manufacturing process,0,B82Y|C23C|H01L|H10D
12389655,2025-08-12,Circuit devices with gate seals,0,H01L|H10D
12389654,2025-08-12,Semiconductor device,0,B82Y|H01L|H10D
12389653,2025-08-12,Semiconductor devices and methods of fabricating the same,0,B82Y|H01L|H10D
12389652,2025-08-12,Method of manufacturing a semiconductor device and a semiconductor device,0,B82Y|H01L|H10D
12389646,2025-08-12,Semiconductor transistor structure with nanostructures and conductive structure and method for manufacturing the same,0,H01L|H10D
12389645,2025-08-12,Semiconductor structure with extended contact structure,0,B82Y|H01L|H10D
12389641,2025-08-12,Field effect transistor with air spacer and method,0,B82Y|H01L|H10D
12389638,2025-08-12,Method of forming fully strained channels,0,H01L|H10D
12389633,2025-08-12,Source/drains in semiconductor devices and methods of forming thereof,0,H01L|H10D
12389628,2025-08-12,Semiconductor devices and methods of manufacturing thereof,0,H01L|H10D
12389619,2025-08-12,Semiconductor device structure with inner spacer layer,0,B82Y|H01L|H10D
12389612,2025-08-12,Method of forming a stress reduction structure for metal-insulator-metal capacitors,0,H01L|H10D
12388428,2025-08-12,Integrated circuit having latch with transistors of different gate widths,0,G06F|H03K
12388426,2025-08-12,Flip-flop cell,0,G06F|H03K
12388376,2025-08-12,Micromechanical arm array with micro-spring structures in micro-electromechanical system (MEMS) actuators,0,B81B|H02N|H04N
12388250,2025-08-12,Electrostatic discharge (ESD) protection circuit and method of operating the same,0,H01L|H02H|H10D
12388065,2025-08-12,Memory circuits,0,G11C|H01L
12388060,2025-08-12,Integrated fan-out packages and methods of forming the same,0,H01L
12388047,2025-08-12,Integrated fan-out platform and manufacturing method for semiconductor devices,0,H01L
12388041,2025-08-12,Semiconductor package,0,H01L
12388039,2025-08-12,3D IC comprising semiconductor substrates with different bandgaps,0,H01L|H02M
12388038,2025-08-12,Semiconductor packages including mixed bond types and methods of forming same,0,H01L
12388028,2025-08-12,Package structure,0,H01L
12388021,2025-08-12,Semiconductor device and method,0,H01L|H10D
12388016,2025-08-12,Deep lines and shallow lines in signal conducting paths,0,H01L|H10D
12388013,2025-08-12,Three dimensional integrated circuit with monolithic inter-tier vias (MIV),0,G06F|H01L|H10D|Y02P
12388010,2025-08-12,Via anchor profile control,0,H01L|H10D
12388009,2025-08-12,Semiconductor device including structure connecting frontside and backside metal and method of manufacturing the same,0,H01L
12388008,2025-08-12,Semiconductor interconnect structure with bottom self-aligned via landing,0,H01L
12388003,2025-08-12,Chip package structure with metal-containing layer,0,H01L
12387997,2025-08-12,Semiconductor packages,0,H01L
12387996,2025-08-12,Through-substrate vias with improved connections,0,H01L
12387992,2025-08-12,Package and method for forming the same,0,H01L
12387991,2025-08-12,Manufacturing method of semiconductor package,0,H01L
12387988,2025-08-12,Method of manufacturing semiconductor package having lid structure,0,H01L
12387984,2025-08-12,Test structure and integrated circuit test using same,0,G01R|H01L|H10D
12387977,2025-08-12,Self-aligned scheme for semiconductor device and method of forming the same,0,H01L
12387974,2025-08-12,Patterning interconnects and other structures by photo-sensitizing method,0,G03F|H01L
12387973,2025-08-12,Semiconductor device structure and methods of forming the same,0,H01L
12387968,2025-08-12,Radical-activated etching of metal oxides,0,H01J|H01L|H10D
12387945,2025-08-12,Semiconductor structures including glass core layer and methods of forming the same,0,H01L
12387944,2025-08-12,Semiconductor device and method of manufacturing semiconductor device,0,H01L|H10D
12387943,2025-08-12,Structure for embedded gettering in a silicon on insulator wafer,0,H01L|H10D
12387935,2025-08-12,Dipole-engineered high-k gate dielectric and method forming same,0,H01L|H10D
12387928,2025-08-12,Method for manufacturing semiconductor structure with material in monocrystalline phase,0,C23C|H01L
12387772,2025-08-12,Structure and method for MRAM devices with a slot via,0,G11C|H01L|H10B|H10N
12387318,2025-08-12,Hot spot defect detecting method and hot spot defect detecting system,0,G01N|G06N|G06T
12387027,2025-08-12,"Method, non-transitory computer-readable medium, and apparatus for arranging electrical components within a semiconductor device",0,G06F
12387023,2025-08-12,Chip power consumption analyzer and analyzing method thereof,0,G06F
12387022,2025-08-12,Apparatus and method of optimizing an integrated circuit design,0,G06F
12386383,2025-08-12,Memory structure with optimized latch clock design,0,G06F|G11C
12386251,2025-08-12,Method and system to introduce bright field imaging at stitching area of high-NA EUV exposure,0,G03F|H01L
12386073,2025-08-12,Pixel array including time-of-flight sensors,0,G01S|H04N|H10F
12382744,2025-08-05,Stacked substrate structure with inter-tier interconnection,0,H01L|H10F
12382717,2025-08-05,Semiconductor device and method of forming thereof,0,B82Y|H01L|H10D
12382714,2025-08-05,Memory devices and methods of manufacturing thereof,0,B82Y|H01L|H10B|H10D
12382710,2025-08-05,Method for forming long channel back-side power rail device,0,H01L|H10D
12382709,2025-08-05,Semiconductor device structure and method for forming the same,0,H01L|H10D
12382703,2025-08-05,Spacer features for nanosheet-based devices,0,B82Y|H01L|H10D
12382694,2025-08-05,Radical etching in gate formation,0,H01L|H10D
12382693,2025-08-05,Semiconductor device and methods of formation,0,B82Y|H01L|H10D
12382692,2025-08-05,Dielectric inner spacers in multi-gate field-effect transistors,0,B82Y|H01L|H10D
12382691,2025-08-05,Effective work function tuning via silicide induced interface dipole modulation for metal gates,0,B82Y|H01L|H10D
12382676,2025-08-05,Semiconductor device structure and methods of forming the same,0,B82Y|H01L|H10D
12382674,2025-08-05,Dual metal via for contact resistance reduction,0,H01L|H10D
12382671,2025-08-05,Semiconductor structure and manufacturing method for the semiconductor structure,0,H01L|H10D
12382666,2025-08-05,Enlargement of GAA nanostructure,0,B82Y|H01L|H10D
12382660,2025-08-05,Structure and formation method of semiconductor device with embedded epitaxial structure,0,B82Y|H01L|H10D
12382654,2025-08-05,Semiconductor devices,0,H01L|H10D
12382649,2025-08-05,Semiconductor device and forming method thereof,0,H01L|H10D
12382629,2025-08-05,Semiconductor memory devices and methods of manufacturing thereof,0,H01L|H10B
12381747,2025-08-05,Authentication based on physically unclonable functions,0,G06F|H04L
12381195,2025-08-05,Semiconductor devices and methods of manufacture thereof,0,H01L
12381194,2025-08-05,Package having embedded decoupling capacitor and method of forming the same,0,H01L|H10D
12381191,2025-08-05,"Semiconductor package, method of bonding workpieces and method of manufacturing semiconductor package",0,H01L
12381186,2025-08-05,Redistribution structure for semiconductor device and method of forming same,0,H01L
12381181,2025-08-05,Semiconductor device including a plurality of dielectric materials between semiconductor dies and methods of forming the same,0,H01L
12381180,2025-08-05,Multi-chip packages and methods of forming the same,0,H01L
12381177,2025-08-05,Package structure and method of fabricating the same,0,H01L
12381176,2025-08-05,Semiconductor structure having a conductive feature comprising an adhesion layer and a metal region over and contacting the adhesion layer,0,H01L
12381171,2025-08-05,Semiconductor die including stress-resistant bonding structures and methods of forming the same,0,H01L
12381166,2025-08-05,Method of making semiconductor structure including buffer layer,0,G06F|H01L|H10D
12381165,2025-08-05,Semiconductor structure and method of manufacturing the same,0,H01L
12381163,2025-08-05,Semiconductor package and manufacturing method thereof,0,H01L
12381158,2025-08-05,Wafer bonding method and bonded device structure,0,H01L
12381148,2025-08-05,Buried pad for use with gate-all-around device,0,B82Y|H01L|H10D
12381145,2025-08-05,Signal conducting line arrangements in integrated circuits,0,H01L|H10D
12381143,2025-08-05,Self-align via structure by selective deposition,0,H01L
12381114,2025-08-05,Package structure with fan-out feature,0,H01L
12381113,2025-08-05,Semiconductor device structure having air gap and methods of forming the same,0,H01L
12381092,2025-08-05,Etchant for etching a cobalt-containing member in a semiconductor structure and method of etching a cobalt-containing member in a semiconductor structure,0,C09K|H01L|H10D
12381081,2025-08-05,Method of breaking through etch stop layer,0,H01L|H10D
12381075,2025-08-05,Cuprous oxide devices and formation methods,0,H01L|H10D
12380957,2025-08-05,"Memory device, layout, and method",0,G11C|H01L|H10B
12380946,2025-08-05,Memory computation method,0,G06F|G06N|G11C
12380265,2025-08-05,Integrated circuit and method of forming the same,0,G03F|G06F|H10D
12379740,2025-08-05,Technique to mitigate clock generation failure at high input clock slew,0,G06F
12379665,2025-08-05,"Method for removing resist layer, method of forming a pattern and method of manufacturing a package",0,G03F|H01L
12378668,2025-08-05,"Gas tube, gas supply system and manufacturing method of semiconductor device using the same",0,C23C|H01L
12376374,2025-07-29,Semiconductor devices with edge dielectric fin structures and methods of manufacturing thereof,0,B82Y|H01L|H10D
12376372,2025-07-29,Fin field-effect transistor and method of forming the same,0,H01L|H10D
12376371,2025-07-29,Fin Field-Effect Transistor device and method,0,H01L|H10D
12376367,2025-07-29,Threshold voltage tuning for fin-based integrated circuit device,0,H01L|H10D
12376366,2025-07-29,Semiconductor device and method of manufacturing the same,0,B82Y|H01L|H10D
12376364,2025-07-29,Semiconductor device and method of manufacture,0,H01L|H10D
12376361,2025-07-29,Capping layers in metal gates of transistors,0,H01L|H10D
12376360,2025-07-29,Silicide backside contact,0,H01L|H10D
12376357,2025-07-29,Fin field-effect transistor device and method,0,H01L|H10D
12376356,2025-07-29,Semiconductor devices with backside power rail and methods of fabrication thereof,0,B82Y|H01L|H10D
12376351,2025-07-29,Self-aligned contact air gap formation,0,H01L|H10D
12376344,2025-07-29,Semiconductor device comprising channel layers with different thicknesses,0,B82Y|H01L|H10D
12376343,2025-07-29,Self-aligned spacers for multi-gate devices and method of fabrication thereof,0,H01L|H10D
12376340,2025-07-29,Nanosheet field-effect transistor device and method of forming,0,B82Y|H01L|H10D
12376337,2025-07-29,Air inner spacers,0,B82Y|H01L|H10D
12376336,2025-07-29,Semiconductor device with improved source/drain contact and method for forming the same,0,H01L|H10D
12376326,2025-07-29,Gate resistance improvement and method thereof,0,H01L|H10D
12376321,2025-07-29,Semiconductor device with silicide structures surrounding epitaxial structures and method of making the same,0,B82Y|H01L|H10D
12376317,2025-07-29,Semiconductor device structure with magnetic element,0,H01F|H01L|H10D
12376311,2025-07-29,"Three-dimensional memory device with word lines extending through sub-arrays, semiconductor device including the same and method for manufacturing the same",0,G11C|H01L|H10B
12376298,2025-07-29,Semiconductor device and manufacturing method thereof,0,G11C|H01L|H10B|H10D
12376277,2025-07-29,Compact electrical connection that can be used to form an SRAM cell and method of making the same,0,G11C|H01L|H10B|H10D
12375080,2025-07-29,Fuse structure,0,H01L|H03K|H10D
12375069,2025-07-29,Method for forming a timing circuit arrangements for flip-flops,0,G06F|H03K|H10B|H10D
12374658,2025-07-29,Bonded wafer device structure and methods for making the same,0,H01L
12374655,2025-07-29,Method of forming package structure by using a wafer chuck with adjustable curved surface,0,H01L
12374652,2025-07-29,"Packages for semiconductor devices, packaged semiconductor devices, and methods of packaging semiconductor devices",0,H01L
12374651,2025-07-29,Wafer bonding method,0,B23K|H01L
12374639,2025-07-29,Non-DMSO stripper for advance package metal plating process,0,C11D|G03F|H01L
12374638,2025-07-29,Passivation structure for metal pattern,0,H01L
12374637,2025-07-29,Semiconductor packages and methods for forming the same,0,H01L
12374636,2025-07-29,Semiconductor device package with stress reduction design,0,H01L
12374627,2025-07-29,Method of fabricating semiconductor structure,0,H01L
12374624,2025-07-29,Semiconductor devices,0,B82Y|H01L|H10D
12374617,2025-07-29,Metal-insulator-metal capacitor including a dielectric pad layer and providing a high capacitance a low leakage current,0,H01L|H10D
12374616,2025-07-29,Semiconductor device and method for manufacturing the same,0,H01L|H10D
12374613,2025-07-29,Semiconductor structure and method for manufacturing the same,0,H01L
12374602,2025-07-29,Semiconductor structure having through substrate via and manufacturing method thereof,0,H01L
12374600,2025-07-29,Dam structure on lid to constrain a thermal interface material in a semiconductor device package structure and methods for forming the same,0,H01L
12374599,2025-07-29,Package structure comprising a semiconductor die with thermoelectric elements and manufacturing method thereof,0,H01L|H10N
12374596,2025-07-29,Semiconductor package and manufacturing method thereof,0,H01L
12374595,2025-07-29,Package system and manufacturing method thereof,0,H01L
12374592,2025-07-29,Semiconductor device and manufacturing method thereof,0,H01L
12374590,2025-07-29,Test structure and test method thereof,0,G01R|H01L
12374588,2025-07-29,Method for evaluating non-uniform stress,0,H01L
12374583,2025-07-29,Semiconductor devices and methods of manufacture,0,H01L
12374572,2025-07-29,Systems and methods for systematic physical failure analysis (PFA) fault localization,0,H01L
12374561,2025-07-29,Chip package structure with ring dam,0,H01L
12374548,2025-07-29,Photoresist layer outgassing prevention,0,G03F|H01L
12374542,2025-07-29,Cut metal gate process for reducing transistor spacing,0,H01L|H10B|H10D
12374530,2025-07-29,Semiconductor processing apparatus for generating plasma,0,H01J|H01L|H05K
12374522,2025-07-29,Detection systems in semiconductor metrology tools,0,G01Q|H01J|H01L
12374519,2025-07-29,Wafer positioning method and apparatus,0,H01J|H01L
12374076,2025-07-29,Method for processing semiconductor wafer,0,G06F|G06V
12373626,2025-07-29,Method and non-transitory computer readable medium,0,G06F
12373624,2025-07-29,Systems and methods for multi-bit memory with embedded logic,0,G06F|H03K
12373581,2025-07-29,System and device for data protection and method thereof,0,G06F|H04W
12373131,2025-07-29,Data sequencing circuit and method,0,G06F
12372878,2025-07-29,Inspection system for extreme ultraviolet (EUV) light source,0,G03F|G06T|H04N|H05G
12371791,2025-07-29,System and method for dynamically adjusting thin-film deposition parameters,0,C23C|G05B|G06N|H01L
12371780,2025-07-29,Vacuum systems in semiconductor fabrication facilities,0,B01D|C23C|H01L
12370648,2025-07-29,Surface clean system and method,0,B24B|B24D|H01L
12370487,2025-07-29,Particulate matter filtration apparatus and method thereof,0,B01D|H01L
12369422,2025-07-22,Pixel device on deep trench isolation (DTI) structure for image sensor,0,H01L|H10F
12369413,2025-07-22,Method for forming an image sensor,0,H01L|H10F|Y02P
12369408,2025-07-22,"ESD protection circuit, semiconductor system including same, and method for operating same",0,H01L|H02H|H10D
12369406,2025-07-22,Electrostatic discharge protection for integrated circuit during back end-of-line processing,0,H01L|H02H|H10D
12369390,2025-07-22,Method for forming semiconductor structure with high aspect ratio,0,H01L|H10D
12369389,2025-07-22,Integrated circuit in hybrid row height structure,0,H01L|H10D
12369387,2025-07-22,Semiconductor device and method,0,B82Y|H01L|H10D
12369386,2025-07-22,Epitaxial layers in source/drain contacts and methods of forming the same,0,C30B|H01L|H10D
12369383,2025-07-22,Semiconductor structure with gate-all-around devices and stacked FinFET devices,0,B82Y|H01L|H10D
12369376,2025-07-22,Method of manufacturing a semiconductor device and a semiconductor device,0,H01L|H10D
12369374,2025-07-22,Epitaxial growth methods and structures thereof,0,C23C|C30B|H01L|H10D
12369365,2025-07-22,Semiconductor devices with backside power rail and method thereof,0,H01L|H10D
12369354,2025-07-22,Thin film transistor including a compositionally- graded gate dielectric and methods for forming the same,0,H01L|H10B|H10D
12369352,2025-07-22,Thin film transfer using substrate with etch stop layer and diffusion barrier layer,0,B82Y|H01L|H10D
12369342,2025-07-22,Increasing source/drain dopant concentration to reduced resistance,0,H01L|H10D
12369341,2025-07-22,Channel structures for semiconductor devices,0,B82Y|H01L|H10D
12369336,2025-07-22,Method and system for forming metal-insulator-metal capacitors,0,C23C|H01J|H01L|H10D
12369334,2025-07-22,Method of manufacturing a semiconductor device and a semiconductor device,0,B82Y|H01L|H10D
12369328,2025-07-22,Vertical access transistors and methods for forming the same,0,H01L|H10B|H10D
12369316,2025-07-22,Semiconductor memory devices and methods of manufacturing thereof,0,G11C|H01L|H10B
12369307,2025-07-22,Access transistors in a dual gate line configuration and methods for forming the same,0,H01L|H10B|H10D
12369293,2025-07-22,Conductive feature formation,0,H01L|H10B|H10D
12369292,2025-07-22,Memory device,0,H01L|H10B|H10D
12368684,2025-07-22,Network-on-chip system and a method of generating the same,0,H04L
12368543,2025-07-22,Electronic circuit and method for operating the same,0,H03L|H04L
12368442,2025-07-22,Low power clock network,0,G06F|H03L
12368280,2025-07-22,Semiconductor device and method,0,H01L|H01S
12368149,2025-07-22,Methods of forming semiconductor packages,0,H01L
12368148,2025-07-22,Info packages including thermal dissipation blocks,0,H01L
12368147,2025-07-22,Semiconductor structure having photonic die and electronic die,0,G02B|H01L
12368146,2025-07-22,Hybrid integrated circuit packages,0,G02B|H01L|H10B|H10F
12368142,2025-07-22,Double side integration semiconductor package and method of forming the same,0,G02B|H01L
12368141,2025-07-22,IPD modules with flexible connection scheme in packaging,0,H01L
12368139,2025-07-22,Structures for providing electrical isolation in semiconductor devices,0,H01L|H10D
12368132,2025-07-22,Joint structure in semiconductor package and manufacturing method thereof,0,H01L
12368129,2025-07-22,Temperature controllable bonder equipment for substrate bonding,0,B23K|B81C|H01L
12368128,2025-07-22,Device bonding apparatus and method of manufacturing a package using the apparatus,0,H01L
12368127,2025-07-22,Semiconductor chip package having underfill material surrounding a fan-out package and contacting a stress buffer structure sidewall,0,H01L
12368123,2025-07-22,Package structure including stacked pillar portions and method for fabricating the same,0,H01L
12368120,2025-07-22,Semiconductor device and method,0,H01L
12368115,2025-07-22,Supporting InFO packages to reduce warpage,0,H01L
12368114,2025-07-22,Semiconductor device package having warpage control and method of forming the same,0,H01L
12368112,2025-07-22,Electronic component and manufacturing method thereof,0,H01L
12368109,2025-07-22,Interposer structure for semiconductor package including peripheral metal pad around alignment mark and methods of fabricating same,0,H01L
12368106,2025-07-22,Diagonal vias in semiconductor structures,0,H01L
12368103,2025-07-22,Diffusion barrier layer for conductive via to decrease contact resistance,0,H01L
12368098,2025-07-22,Methods of forming semiconductor device,0,H01L|H10D
12368097,2025-07-22,Contact structures for reducing electrical shorts and methods of forming the same,0,H01L|H10D
12368094,2025-07-22,Semiconductor structures and methods of forming the same,0,H01L
12368092,2025-07-22,Package substrate insulation opening design,0,H01L
12368090,2025-07-22,Method of manufacturing semiconductor device including passivation layer,0,H01L
12368086,2025-07-22,Package structure having thermoelectric cooler,0,H01L|H10N
12368084,2025-07-22,Package structure and manufacturing method thereof,0,H01L
12368080,2025-07-22,Chip package structure with ring structure,0,H01L
12368078,2025-07-22,Dual-side power rail design and method of making same,0,B82Y|H01L|H10D
12368077,2025-07-22,Semiconductor package and method comprising formation of redistribution structure and interconnecting die,0,H01L
12368076,2025-07-22,Interconnect structure and methods of forming the same,0,H01L|H10D
12368073,2025-07-22,Semiconductor device having air gap and method for manufacturing the same,0,H01L
12368070,2025-07-22,LDMOS device having isolation regions comprising DTI regions extending from a bottom of STI region,0,H01L|H10D
12368066,2025-07-22,System and method for correcting non-ideal wafer topography,0,G06T|H01L|H04N
12368063,2025-07-22,Wafer taping apparatus and method,0,G01N|G06T|H01L
12368062,2025-07-22,Reflector and/or method for ultraviolet curing of semiconductor,0,B05D|F26B|H01L
12368060,2025-07-22,Semiconductor devices and methods of manufacturing,0,H01L|H10D
12368053,2025-07-22,Method for laser drilling process for an integrated circuit package,0,B23K|H01L
12368046,2025-07-22,Method and structure of cut end with self-aligned double patterning,0,H01L
12368044,2025-07-22,Methods of forming dielectric layers through deposition and anneal processes,0,C23C|H01L|H10D
12368018,2025-07-22,Method for ion implantation uniformity control,0,H01J|H01L
12367569,2025-07-22,Automatic optical inspection system and method,0,G01N|G06T|H01L|H04N
12367333,2025-07-22,Automated system and method for circuit design,0,G06F
12367332,2025-07-22,Mixed poly pitch design solution for power trim,0,G06F|H10D
12367330,2025-07-22,Integrated circuit design method and system,0,G06F
12366798,2025-07-22,Lithography mask and methods,0,G03F|H01L
12364049,2025-07-15,Semiconductor device,0,H01L|H10F
12364048,2025-07-15,Conductive contact for ion through-substrate via,0,H01L|H10F
12364019,2025-07-15,Deep trench capacitor fuse structure for high voltage breakdown defense and methods for forming the same,0,H01L|H10D
12364017,2025-07-15,"Semiconductor structure, electronic device, and method of manufacturing semiconductor structure",0,H01L|H10D
12364006,2025-07-15,Integrated circuit and method of forming same,0,H01L|H10D
12364003,2025-07-15,Semiconductor devices and methods of manufacturing thereof,0,H01L|H10D
12363993,2025-07-15,Semiconductor device having merged epitaxial features with arc-like bottom surface and method of making the same,0,H01L|H10D
12363992,2025-07-15,Semiconductor device and manufacturing method thereof,0,H01L|H10D
12363989,2025-07-15,Semiconductor device with leakage current suppression and method for forming the same,0,B82Y|H01L|H10D
12363988,2025-07-15,Inner spacer features for multi-gate transistors,0,B82Y|H01L|H10D
12363987,2025-07-15,Partial metal grain size control to improve CMP loading effect,0,H01L|H10D
12363981,2025-07-15,Semiconductor device and method for forming the same,0,H01L|H10D
12363979,2025-07-15,Nanosheet field-effect transistor device including multi-layer spacer film and method of forming,0,B82Y|H01L|H10D
12363978,2025-07-15,Field effect transistor with negative capacitance dielectric structures,0,B82Y|H01L|H10D
12363974,2025-07-15,Gate structure of semiconductor device and method of forming same,0,B82Y|H01L|H10D
12363972,2025-07-15,Semiconductor structure and associated manufacturing method,0,H01L|H10D
12363970,2025-07-15,Germanium tin oxide-containing semiconductor device and methods for forming the same,0,H01L|H10B|H10D|H10N
12363963,2025-07-15,Isolation structures of semiconductor devices,0,B82Y|H01L|H10D
12363962,2025-07-15,Isolation structures of semiconductor devices,0,H01L|H10D
12363959,2025-07-15,Semiconductor device and method,0,H01L|H10D
12363958,2025-07-15,Ultra-thin fin structure and method of fabricating the same,0,H01L|H10D
12363957,2025-07-15,Semiconductor device and method of fabricating the same,0,H01L|H10B|H10D
12363947,2025-07-15,Structure and formation method of semiconductor device with contact structures,0,B82Y|H01L|H10D
12363946,2025-07-15,Source/drain contacts and methods of forming same,0,H01L|H10D
12363945,2025-07-15,Method of forming source/drain regions with quadrilateral layers,0,B82Y|H01L|H10D
12363938,2025-07-15,Cap structure coupled to source to reduce saturation current in HEMT device,0,H01L|H10D
12363937,2025-07-15,Multi-gate device and related methods,0,B82Y|H01L|H10D
12363933,2025-07-15,Dielectric structures in semiconductor devices,0,B82Y|H01L|H10D
12363925,2025-07-15,Schottky barrier diode with reduced leakage current and method of forming the same,0,H01L|H10D
12363920,2025-07-15,Methods for measuring a magnetic core layer profile in an integrated circuit,0,G01B|H01F|H01L|H10D
12363912,2025-07-15,Ferroelectric memory device with a metal layer having a crystal orientation for improving ferroelectric polarization and method for forming the ferroelectric memory device,0,H01L|H10B|H10D
12363879,2025-07-15,FinFET SRAM cells with reduced fin pitch,0,G11C|H01L|H10B|H10D
12363459,2025-07-15,Photosensing pixel including self-aligned light shielding layer,0,H04N|H10F
12362342,2025-07-15,Semiconductor package,0,H01L
12362341,2025-07-15,Semiconductor devices and methods of manufacturing,0,H01L
12362329,2025-07-15,Method of fabricating semiconductor package,0,H01L
12362326,2025-07-15,Semiconductor package and method of manufacturing semiconductor package,0,H01L
12362323,2025-07-15,Three-dimensional integrated circuit,0,H01L
12362321,2025-07-15,Semiconductor package,0,H01L
12362317,2025-07-15,Semiconductor die dipping structure,0,B23K|H01L
12362315,2025-07-15,Heterogeneous dielectric bonding scheme,0,H01L
12362309,2025-07-15,Package structure,0,H01L
12362307,2025-07-15,Semiconductor package with ball grid array connection having improved reliability,0,H01L
12362299,2025-07-15,Basin-shaped underbump plates and methods of forming the same,0,H01L
12362298,2025-07-15,Semiconductor device and method of manufacture,0,H01L
12362291,2025-07-15,Semiconductor device and method,0,H01L
12362285,2025-07-15,Alignment structure for semiconductor device and method of forming same,0,H01L|H10D
12362283,2025-07-15,Semiconductor device and method of manufacturing the same,0,H01G|H01L
12362282,2025-07-15,Semiconductor structure and manufacturing method thereof,0,H01L
12362281,2025-07-15,Partial barrier free vias for cobalt-based interconnects and methods of fabrication thereof,0,H01L
12362276,2025-07-15,Semiconductor package having a semiconductor device bonded to a circuit substrate through a floated or grounded dummy conductor and method of manufacturing the same,0,H01L
12362275,2025-07-15,Method of fabricating package structure including a plurality of antenna patterns,0,H01L
12362274,2025-07-15,Package structure and method of forming the same,0,H01L
12362273,2025-07-15,Conductive structures and methods of fabrication thereof,0,H01L
12362272,2025-07-15,Semiconductor structure and manufacturing method thereof,0,H01L|H10D
12362271,2025-07-15,MIM structure,0,H01L|H10D
12362270,2025-07-15,Package structure and method of fabricating the same,0,H01L
12362268,2025-07-15,Package assembly including package substrate with elongated solder resist opening and methods for forming the same,0,H01L
12362262,2025-07-15,Semiconductor device including through die via,0,H01L
12362261,2025-07-15,Semiconductor device and method of manufacture,0,H01L
12362260,2025-07-15,Methods of packaging semiconductor devices and packaged semiconductor devices,0,H01L|H05K
12362258,2025-07-15,Thermal module for a semiconductor package and methods of forming the same,0,H01L
12362256,2025-07-15,Method for forming semiconductor package structure,0,H01L
12362246,2025-07-15,Interposer including stepped surfaces and methods of forming the same,0,H01L
12362245,2025-07-15,Package assembly including a package lid having an inner foot and methods of making the same,0,H01L
12362240,2025-07-15,Method and system for detecting semiconductor device,0,H01L
12362239,2025-07-15,Self aligned contact scheme,0,H01L
12362238,2025-07-15,Metal gate process and related structure,0,H01L|H10D
12362235,2025-07-15,Barrier free interface between BEOL interconnects,0,H01L
12362234,2025-07-15,Contact structure for semiconductor device,0,H01L
12362233,2025-07-15,Methods of performing chemical-mechanical polishing process in semiconductor devices,0,H01L
12362231,2025-07-15,Self-assembled dielectric on metal rie lines to increase reliability,0,H01L
12362229,2025-07-15,Semiconductor device structures,0,H01L|H10D
12362228,2025-07-15,Semiconductor package and method,0,H01L
12362227,2025-07-15,Method for improving profile of interconnect structure,0,H01L|H10D
12362224,2025-07-15,Semiconductor device and manufacturing method thereof,0,H01L|H10D
12362218,2025-07-15,Substrate holder and methods of use,0,G03F|H01L
12362203,2025-07-15,Method for etching etch layer,0,H01L
12362201,2025-07-15,"Bevel edge removal methods, tools, and systems",0,A46B|B08B|B24B|H01L
12362198,2025-07-15,Interface tool and methods of operation,0,H01L
12362197,2025-07-15,Semiconductor die package with ring structure,0,H01L
12362196,2025-07-15,Package structure with underfill,0,H01L
12362189,2025-07-15,Semiconductor devices and methods of manufacturing thereof,0,B82Y|H01L|H10D
12362187,2025-07-15,Semiconductor device having a uniform and thin silicide layer on an epitaxial source/drain structure,0,H01L|H10D
12362185,2025-07-15,Method forming gate stacks adopting thin silicon cap,0,H01L|H10D
12362184,2025-07-15,Semiconductor devices and methods of manufacturing thereof,0,H01L|H10D
12362183,2025-07-15,Semiconductor device and method for fabricating the same,0,H01L|H10D
12362180,2025-07-15,Method of manufacturing semiconductor devices,0,H01L
12362179,2025-07-15,Method and apparatus for coating photo resist over a substrate,0,G03F|H01L
12362178,2025-07-15,Method for fabricating a chip package,0,H01L
12362177,2025-07-15,Method of manufacturing semiconductor devices,0,H01L
12362170,2025-07-15,Semiconductor device and method for forming the same,0,C23C|H01J|H01L|H10D
12362157,2025-07-15,Methods for spindle mechanism monitoring and maintenance in processing a semiconductor substrate,0,C23C|H01J|H01L
12362154,2025-07-15,Ion beam etching chamber with etching by-product redistributor,0,C23C|H01J|H01L
12362015,2025-07-15,Memory array structure,0,G11C|H01L|H10B
12361199,2025-07-15,Integrated circuit layout generation method,0,G03F|G06F
12361197,2025-07-15,Method of reducing design rule violations due to IR drops,0,G06F
12361192,2025-07-15,"Memory device, integrated circuit device and method",0,G03F|G06F|G11C|H10D
12360667,2025-07-15,Semiconductor device,0,G06F|G11C
12360551,2025-07-15,Impedance measurement circuit and impedance measurement method thereof,0,G01R|G06F|H03K
12360465,2025-07-15,Material management method and system,0,G03F|G06Q
12360460,2025-07-15,System and method for selecting photolithography processes,0,G03F|G06F
12360321,2025-07-15,"Package structure, semiconductor device and method of fabricating the same",0,G02B|H01L
12360179,2025-07-15,System and method for measuring magnetic fields in PVD system,0,G01R|G06N|H01J|H01L
12360153,2025-07-15,In-line device electrical property estimating method and test structure of the same,0,G01R|H01L
12359318,2025-07-15,Mechanisms for supplying process gas into wafer process apparatus,0,C23C|C30B|H01J|H01L|Y10T
12359313,2025-07-15,Deposition apparatus and method of forming metal oxide layer using the same,0,C23C|H01L|H10D
12359090,2025-07-15,Composition and method for polishing and integrated circuit,0,C09G|H01L
12358785,2025-07-15,Comb electrode release process for MEMS structure,0,B81B|B81C|H01L
12358729,2025-07-15,Automated material handling system (AMHS) rail methodology,0,B65G|H01L
12358194,2025-07-15,Molded semiconductor device and manufacturing method of molded semiconductor device,0,B29C|H01L
12358030,2025-07-15,Method for cleaning substrate,0,B08B|B82Y|G03F|H01L
12356867,2025-07-08,Semiconductor structure and method of manufacture,0,G11C|H01L|H10B|H10N
12356710,2025-07-08,Fin height and STI depth for performance improvement in semiconductor devices having high-mobility p-channel transistors,0,H01L|H10D
12356707,2025-07-08,Semiconductor device,0,H01L|H10B|H10D
12356703,2025-07-08,Air spacer formation for semiconductor devices,0,H01L|H10D
12356688,2025-07-08,Method for forming semiconductor device,0,B82Y|H01L|H10D
12356683,2025-07-08,Semiconductor memory devices with dielectric fin structures,0,G11C|H01L|H10B|H10D
12356674,2025-07-08,Method for fabricating a strained structure and structure formed,0,H01L|H10D
12356673,2025-07-08,Select gate spacer formation to facilitate embedding of split gate flash memory,0,H01L|H10B|H10D
12356667,2025-07-08,Separate epitaxy layers for nanowire stack GAA device,0,H01L|H10D
12356662,2025-07-08,Asymmetric source/drain for backside source contact,0,B82Y|H01L|H10D
12356660,2025-07-08,Multi-gate device and related methods,0,B82Y|H01L|H10B|H10D
12356658,2025-07-08,Semiconductor structure and method of forming the same,0,H01L|H10D
12356651,2025-07-08,Method of manufacturing high-electron-mobility transistor,0,H01L|H10D
12356647,2025-07-08,Epitaxial structures for fin-like field effect transistors,0,H01L|H10D
12356646,2025-07-08,Semiconductor device and method for manufacturing the same,0,H01L|H10D
12356645,2025-07-08,Self-aligned source/drain metal contact,0,H01L|H10D
12356639,2025-07-08,Double-sided stacked DTC structure,0,H01L|H10D
12356636,2025-07-08,Deep trench capacitor structure and method for forming the same,0,H01L|H10D
12356633,2025-07-08,Semiconductor devices and method of forming the same,0,H01L|H10B|H10D|H10N
12355446,2025-07-08,Data retention circuit and method,0,G06F|H03K
12355024,2025-07-08,Heterogenous integration scheme for III-V/Si and Si CMOS integrated circuits,0,H01L|H10D
12355008,2025-07-08,Methods of fabricating package structure,0,H01L|H10D
12355007,2025-07-08,Package and method of fabricating the same,0,H01L
12355006,2025-07-08,Semiconductor packages and methods of manufacturing thereof,0,G05F|H01L
12355001,2025-07-08,Semiconductor package structure and method for forming the same,0,H01L
12354997,2025-07-08,Package structure and manufacturing method thereof,0,H01L
12354989,2025-07-08,Package structure with conductive via structure,0,H01L
12354975,2025-07-08,Guard ring structure,0,H01L
12354969,2025-07-08,Semiconductor device and method of manufacture,0,H01L
12354962,2025-07-08,Standard cell layout for better routability,0,G06F|H01L|H10D
12354959,2025-07-08,Redistribution layer features,0,H01L
12354958,2025-07-08,Semiconductor devices and methods of formation,0,H01L
12354953,2025-07-08,Via structures,0,B82Y|H01L|H10D
12354951,2025-07-08,Layout for reducing loading at line sockets and/or for increasing overlay tolerance while cutting lines,0,H01L|H10B
12354950,2025-07-08,MIM efuse memory devices and memory array using a metal-based layer between structures,0,G11C|H01L|H10B
12354946,2025-07-08,Delamination control of dielectric layers of integrated circuit chips,0,B82Y|H01L|H10D
12354940,2025-07-08,Redistribution layer structure with support features and methods,0,H01L
12354938,2025-07-08,Semiconductor package and methods of manufacturing,0,H01L
12354929,2025-07-08,Package structure and manufacturing method thereof,0,H01L
12354928,2025-07-08,Semiconductor device and manufacturing method thereof,0,H01L
12354927,2025-07-08,Semiconductor device,0,H01L
12354926,2025-07-08,Package and method for manufacturing the same,0,H01L
12354924,2025-07-08,Integrated circuit package and method,0,H01L
12354913,2025-07-08,Contact structure for semiconductor device,0,H01L|H10D
12354910,2025-07-08,Bi-layer alloy liner for interconnect metallization and methods of forming the same,0,H01L|H10D
12354908,2025-07-08,Amorphous layers for reducing copper diffusion and method forming same,0,C23F|H01L
12354907,2025-07-08,Electron migration control in interconnect structures,0,H01L
12354884,2025-07-08,Method for making a packaging substrate,0,C25D|G03F|H01L
12354881,2025-07-08,Methods of etching metals in semiconductor devices,0,H01L
12354876,2025-07-08,Gate structure passivating species drive-in method and structure formed thereby,0,H01L|H10D
12354874,2025-07-08,Method of manufacturing semiconductor devices and pattern formation method,0,G03F|H01L
12354873,2025-07-08,System and method for multiple step directional patterning,0,G03F|H01L
12354867,2025-07-08,Particle removal apparatus,0,B08B|G03F|H01L
12354844,2025-07-08,System and method for heating the top lid of a process chamber,0,H01J|H01L
12353819,2025-07-08,Semiconductor device for regulating integrated circuit timing and power consumption,0,G06F
12353816,2025-07-08,Structure and method of rectangular cell in semiconductor device,0,G06F|H10D
12353815,2025-07-08,Method for chip integration,0,G06F
12353134,2025-07-08,Photoresist system and method,0,G03F|H01L
12353132,2025-07-08,Metallic photoresist patterning and defect improvement,0,G03F|H01L
12353034,2025-07-08,Optical integrated circuit structure including edge coupling protective features and method of forming same,0,G02B|H01L
12353011,2025-07-08,Photonic package and method of manufacture,0,G02B|H01L|H01S
12352724,2025-07-08,Dual gate biologically sensitive field effect transistor,0,G01N|H04N
12349470,2025-07-01,Semiconductor device having multiple electrostatic discharge (ESD) paths,0,H01L|H10D
12349469,2025-07-01,Stack-gate circuit,0,G06F|H10D
12349456,2025-07-01,Semiconductor device structure and methods of forming the same,0,H01L|H10D
12349449,2025-07-01,Method for forming semiconductor device and resulting device,0,H01L|H10D
12349440,2025-07-01,Seal ring patterns,0,B82Y|H01L|H10D
12349435,2025-07-01,Vertical device having a protrusion source,0,H01L|H10D
12349423,2025-07-01,Memory devices and methods of manufacturing thereof,0,B82Y|H01L|H10B|H10D
12349421,2025-07-01,2D channel with self-aligned source/drain,0,H01L|H10D|H10K
12349413,2025-07-01,Semiconductor device with oxide-based semiconductor channel,0,B82Y|H01L|H10D
12349409,2025-07-01,Semiconductor device having a gate contact on a low-k liner,0,B82Y|G01S|G02B|G06T|H01L|H10D
12349408,2025-07-01,Transistor gate contacts and methods of forming the same,0,B82Y|H01L|H10D
12349395,2025-07-01,Inter block for recessed contacts and methods forming same,0,H01L|H10D
12349392,2025-07-01,Semiconductor device and manufacturing method thereof,0,H01L|H10D
12349384,2025-07-01,Isolation structures in multi-gate semiconductor devices and methods of fabricating the same,0,B82Y|H01L|H10D
12349378,2025-07-01,Semiconductor devices with Fin-top hard mask and methods for fabrication thereof,0,B82Y|H01L|H10D
12349368,2025-07-01,Memory device including a semiconducting metal oxide fin transistor and methods of forming the same,0,H01L|H10B|H10D|H10N
12349344,2025-07-01,Semiconductor device and method of manufacturing,0,H01L|H10B|H10D
12349330,2025-07-01,Shared pick-up regions for memory devices,0,G06F|H10B|H10D
12348626,2025-07-01,Integrated circuit (IC) signatures with random number generator and one-time programmable device,0,G06F|H04L
12347817,2025-07-01,Semiconductor device package having warpage control,0,H01L
12347802,2025-07-01,Die corner removal for underfill crack suppression in semiconductor die packaging,0,H01L
12347801,2025-07-01,Semiconductor package and method for manufacturing the same,0,H01L
12347799,2025-07-01,Bond pad structure coupled to multiple interconnect conductive\ structures through trench in substrate,0,H01L
12347794,2025-07-01,Seal ring with continuous ring shape features for semiconductor device with gate-all-around transistors,0,H01L|H10D
12347793,2025-07-01,Semiconductor package,0,H01L
12347792,2025-07-01,Dummy pattern structure for reducing dishing,0,H01L
12347791,2025-07-01,Integrated circuit package and method,0,H01L
12347785,2025-07-01,Semiconductor structure and method manufacturing the same,0,H01L
12347776,2025-07-01,Integrated chip with graphene based interconnect,0,H01L
12347775,2025-07-01,Semiconductor devices with backside power rail and methods of fabrication thereof,0,B82Y|H01L|H10D
12347772,2025-07-01,Semiconductor devices and methods of manufacturing thereof,0,H01L
12347771,2025-07-01,Semiconductor device having fuse array and method of making the same,0,G06F|H01L
12347770,2025-07-01,One-time-programmable device structure,0,H01L
12347769,2025-07-01,Resistor within a via,0,H01L|H10D
12347764,2025-07-01,Organic interposer including intra-die structural reinforcement structures and methods of forming the same,0,H01L|H10K
12347758,2025-07-01,Dual-underfill encapsulation for packaging and methods of forming the same,0,H01L
12347749,2025-07-01,Semiconductor packages,0,H01L
12347748,2025-07-01,Semiconductor device and method of manufacturing the same,0,H01L|H10D
12347739,2025-07-01,Package structure,0,H01L
12347735,2025-07-01,In-situ defect count detection in post chemical mechanical polishing,0,B24B|H01L
12347729,2025-07-01,Metal gates of transistors having reduced resistivity,0,H01L|H10D
12347728,2025-07-01,Bi-layer alloy liner for interconnect metallization and methods of forming the same,0,H01L|H10D
12347727,2025-07-01,Treatment of spin on organic material to improve wet resistance,0,H01L
12347726,2025-07-01,Interconnect structures and methods of forming the same,0,B82Y|H01L|H10D
12347725,2025-07-01,Semiconductor structure with material modification and low resistance plug,0,H01L|H10D
12347724,2025-07-01,Surface modification layer for conductive feature formation,0,H01L
12347722,2025-07-01,Semiconductor device structure with a protection cap at an end portion of a conductive line,0,H01F|H01L|H10D
12347717,2025-07-01,Debonding structures for wafer bonding,0,H01L
12347716,2025-07-01,Method for cleaning electrostatic chuck,0,B08B|C23C|H01L
12347708,2025-07-01,"Inspection apparatus, manufacturing method of integrated circuit, and inspection method",0,G01R|H01L
12347704,2025-07-01,Wafer alignment apparatus and method for multi-cassette load port,0,H01L
12347702,2025-07-01,Wet processing system and system and method for manufacturing semiconductor structure,0,H01L
12347700,2025-07-01,Wet bench and chemical treatment method using the same,0,B05D|B08B|H01L|Y02P
12347696,2025-07-01,Laser de-bonding carriers and composite carriers thereof,0,H01L
12347692,2025-07-01,Wet bench process with in-situ pre-treatment operation,0,H01L
12347690,2025-07-01,Method for metal gate cut and structure thereof,0,H01L|H10D
12347689,2025-07-01,Semiconductor device and methods of formation,0,H01L|H10D
12347683,2025-07-01,Method of manufacturing a semiconductor device,0,G03F|H01L|H10D
12347682,2025-07-01,Using cumulative heat amount data to qualify hot plate used for post-exposure baking,0,H01L|H05B
12347681,2025-07-01,Method of forming a semiconductor device,0,H01L
12346645,2025-07-01,Semiconductor device and method and system of arranging patterns of the same,0,G06F|H10D
12346644,2025-07-01,Arrangement of source or drain conductors of transistor,0,G06F|H10D
12346285,2025-07-01,Diagonal torus network,0,G06F
12346147,2025-07-01,Circuit and methodology for power profile,0,G06F
12346143,2025-07-01,Voltage regulator with power rail tracking,0,G01R|G05F|G06F|H01L|H10D
12345935,2025-07-01,Package assembly and manufacturing method thereof,0,G02B|H01L
12345740,2025-07-01,"Probe card substrate, substrate structure and method of fabricating the same",0,G01R|H01L
12344929,2025-07-01,Multi-functional shutter disk for thin film deposition chamber,0,C23C|H01L
12343841,2025-07-01,"High-throughput, precise semiconductor slurry blending tool",0,B01F|B24B|H01L
12343684,2025-07-01,Filter apparatus for semiconductor device fabrication process,0,B01D|H01L
12342616,2025-06-24,Semiconductor device structure and methods of forming the same,1,B82Y|H01L|H10D
12342613,2025-06-24,Low leakage device,0,B82Y|H01L|H10D
12342610,2025-06-24,Method of manufacturing semiconductor device,0,H01L|H10D
12342605,2025-06-24,Semiconductor device with fin structures,0,H01L|H10D
12342604,2025-06-24,Fin isolation structures of semiconductor devices,0,H01L|H10D
12342600,2025-06-24,Titanium-containing diffusion barrier for CMP removal rate enhancement and contamination reduction,0,H01L|H10D
12342598,2025-06-24,Forming metal contacts on metal gates,0,H01L|H10D
12342580,2025-06-24,Method of manufacturing a semiconductor device and a semiconductor device,0,H01L|H10D
12342565,2025-06-24,Semiconductor devices and methods of manufacturing thereof,0,B82Y|H01L|H10D
12342564,2025-06-24,Semiconductor structure and forming method thereof,0,H01L|H10D
12342553,2025-06-24,Semiconductor devices and methods for increased capacitance,0,H01L|H10D
12341115,2025-06-24,Bond pad structure with reduced step height and increased electrical isolation,1,H01L|H10F
12341113,2025-06-24,Mandrel fin design for double seal ring,0,H01L
12341106,2025-06-24,Package structure,0,H01L|H01Q
12341104,2025-06-24,Methods of manufacturing semiconductor devices,0,H01L
12341103,2025-06-24,Integrated circuit and method of manufacturing same,0,G06F|H01L|H10D
12341101,2025-06-24,Method for forming a semiconductor structure by diffusing manganese from a seed layer to a barrier layer,0,H01L
12341098,2025-06-24,Metal patterning for internal cell routing,0,H01L
12341093,2025-06-24,Method for protecting anti-fuse cell,0,G11C|H01L|H10B
12341091,2025-06-24,Semiconductor packages having conductive patterns of redistribution structure having ellipse-like shape,0,H01L
12341081,2025-06-24,Semiconductor device and manufacturing method thereof,0,H01L
12341079,2025-06-24,Package structure and manufacturing method thereof,0,H01L
12341072,2025-06-24,Manufacturing method of semiconductor package,0,H01L
12341071,2025-06-24,Dummy patterns in redundant region of double seal ring,0,H01L
12341060,2025-06-24,Method for manufacturing through vias using amorphization to adjust etching rate,0,H01L
12341057,2025-06-24,Interconnect line for semiconductor device,0,H01L|H10K
12341056,2025-06-24,Method of fabricating a semiconductor structure and semiconductor structure obtained therefrom,0,H01L
12341055,2025-06-24,Method of manufacturing semiconductor devices and semiconductor devices,0,H01L|H10D
12341042,2025-06-24,Method for depositing target material in deposition chamber with tiltable workpiece holder,0,B05C|B25B|B25F|B25J|B29C|C23C|C30B|F16C|H01J|H01L|H05B|Y10S
12341026,2025-06-24,Chemical dispensing system,0,H01L
12341019,2025-06-24,Anti-oxidation layer to prevent dielectric loss from planarization process,0,B24B|H01L
12341013,2025-06-24,Method and structure for barrier-less plug,0,H01L|H10D
12341011,2025-06-24,Method for forming and using mask,0,H01L
12340987,2025-06-24,Tunable plasma exclusion zone in semiconductor fabrication,0,C23C|H01J|H01L
12340165,2025-06-24,Semiconductor device having power rail with non-linear edge,0,G03F|G06F|Y02P
12340163,2025-06-24,Photomask and method for manufacturing photomask and semiconductor structure thereof,0,G03F|G06F|H01L
12340160,2025-06-24,Memory cell array circuit and method of forming the same,0,G06F|G11C|H10B|H10N
12340158,2025-06-24,Circuit synthesis optimization for implements on integrated circuit,0,G06F
12339717,2025-06-24,Discrete time loop based thermal control,0,G06F
12339582,2025-06-24,Photomask including fiducial mark and method of making a photomask,0,G03F|H01L
12339321,2025-06-24,Semiconductor device and method of failure analysis for semiconductor device,0,G01R|G06F|H01L
12339174,2025-06-24,Temperature monitoring device and method,0,G01K|H01L|H10D
12338943,2025-06-24,"Apparatus for storing and transporting semiconductor elements, and method of making the same",0,B23P|F16M|G06K|H01L|H04W
12336296,2025-06-17,Semiconductor device including source/drain contact having height below gate stack,0,G06F|H01L|H10D
12336295,2025-06-17,Integrated circuit device and method,0,G06F|H01L|H10D
12336280,2025-06-17,Split stack triple height cell,0,G06F|H10D
12336272,2025-06-17,Semiconductor device structure and methods of forming the same,0,H01L|H10D
12336271,2025-06-17,Semiconductor devices and methods of manufacturing thereof,0,B82Y|H01L|H10D
12336269,2025-06-17,Semiconductor device and manufacturing method thereof,0,H01L|H10D
12336266,2025-06-17,Methods of forming gate structures with uniform gate length,0,B82Y|H01L|H10D
12336265,2025-06-17,Metal gate structures for field effect transistors,0,H01L|H10D
12336261,2025-06-17,Contacts for highly scaled transistors,0,H01L|H10D
12336256,2025-06-17,Semiconductor structure with metal ion capture layer,0,H01L|H10D
12336252,2025-06-17,Inner spacer formation in multi-gate transistors,0,B82Y|H01L|H10D
12336250,2025-06-17,Semiconductor device structure and method for forming the semiconductor device structure,0,B82Y|H01L|H10D
12336249,2025-06-17,Gate spacer and formation method thereof,0,H01L|H10D
12336244,2025-06-17,Metal caps for gate structures,0,B82Y|H01L|H10D
12336236,2025-06-17,Semiconductor device isolation features,0,H01L|H10B|H10D
12336235,2025-06-17,Semiconductor device having isolation structure formed of low-k dielectric material and method for forming the same,0,H01L|H10D
12336226,2025-06-17,Semiconductor device structure including stacked nanostructures,0,B82Y|H01L|H10D
12336216,2025-06-17,Ferroelectric semiconductor device and method,0,H01L|H10D
12336214,2025-06-17,Inner spacers for gate-all-around semiconductor devices,0,B82Y|H01L|H10D
12336213,2025-06-17,Multi-gate semiconductor device and method for forming the same,0,B82Y|H01L|H10D
12336210,2025-06-17,Source/drain structure for semiconductor device,0,B82Y|H01L|H10D
12336201,2025-06-17,Capacitor structure and method of making the same,0,H01L|H10D
12336199,2025-06-17,Semiconductor devices and methods for increased capacitance,0,H01L|H10D
12336174,2025-06-17,Memory structure having air gap and method for manufacturing the same,0,H01L|H10B|H10D
12335074,2025-06-17,Multi-tap decision feed-forward equalizer with precursor and postcursor taps,0,H03K|H04L
12334919,2025-06-17,Combined function IC cell layout method and system,0,G06F|H03K
12334625,2025-06-17,Antenna apparatus and method,0,H01L|H01Q
12334489,2025-06-17,Lthc as charging barrier in info package formation,0,H01L
12334487,2025-06-17,Method for forming a semiconductor die and a photoelectric device integrated in a same package,0,G02B|H01L|H10F
12334476,2025-06-17,Semiconductor device with discrete blocks,0,H01L
12334475,2025-06-17,3D trench capacitor for integrated passive devices,0,H01L|H10D
12334474,2025-06-17,Forming recesses in molding compound of wafer to reduce stress,0,H01L|H10D
12334465,2025-06-17,Semiconductor package and method of forming same,0,H01L
12334464,2025-06-17,Encapsulated package including device dies connected via interconnect die,0,H01L
12334459,2025-06-17,Integrated circuits,0,H01L
12334457,2025-06-17,Integrated fan-out package,0,H01L|H01Q
12334451,2025-06-17,Semiconductor package including package substrate with dummy via and method of forming the same,0,H01L
12334446,2025-06-17,Semiconductor package and method,0,H01L
12334439,2025-06-17,Interconnect structure in semiconductor devices,0,H01L|H10D
12334435,2025-06-17,Middle-of-line interconnect structure and manufacturing method,0,H01L|H10D
12334434,2025-06-17,Package structure and method of forming the same,0,H01L
12334433,2025-06-17,Semiconductor device and method of fabricating the same,0,H01L|H10D
12334431,2025-06-17,Semiconductor interconnection structures and methods of forming the same,0,H01L
12334428,2025-06-17,Cell having stacked pick-up region,0,G06F|H01L|H10D
12334424,2025-06-17,Package structure and manufacturing method thereof,0,H01L
12334406,2025-06-17,Package with tilted interface between device die and encapsulating material,0,H01L
12334397,2025-06-17,Interconnect structure including graphite and method forming same,0,H01L
12334395,2025-06-17,Semiconductor structure and method for forming the same,0,H01L|H10D
12334390,2025-06-17,Semiconductor device,0,B82Y|H01L|H10D
12334389,2025-06-17,Manufacturing method of semiconductor device,0,H01L
12334388,2025-06-17,Isolation structure and a self-aligned capping layer formed thereon,0,B82Y|H01L|H10D
12334373,2025-06-17,Apparatus and method for inspecting wafer carriers,0,G01M|H01L
12334365,2025-06-17,Exhaust piping for a semiconductor processing tool,0,B08B|F26B|H01L
12334362,2025-06-17,Package structure including photonic package having embedded optical glue,0,G02B|H01L
12334350,2025-06-17,Semiconductor device and method of manufacture,0,B82Y|H01L|H10D
12334349,2025-06-17,Semiconductor device having work function metal stack,0,H01L|H10D
12334342,2025-06-17,Pattern fidelity enhancement,0,G03F|H01L
12334335,2025-06-17,Method of optimizing film deposition process in semiconductor fabrication by using gas sensor,0,B23K|C23C|H01L
12334333,2025-06-17,Methods for patterning a silicon oxide-silicon nitride-silicon oxide stack and structures formed by the same,0,C23C|G03F|H01L|H10F
12334317,2025-06-17,Remote plasma ultraviolet enhanced deposition,0,C23C|H01J|H01L
12334314,2025-06-17,Dry etcher uniformity control by tuning edge zone plasma sheath,0,H01J|H01L
12334179,2025-06-17,Cell structures and power routing for integrated circuits,0,G11C|H01L|H10D
12334178,2025-06-17,"Integrated circuit, system and method of forming the same",0,G11C|H01L|H10B|H10D
12331398,2025-06-17,Method of forming metal oxide layer using deposition apparatus,0,C23C|H01L|H10D
12328931,2025-06-10,Hybrid integrated circuit dies and methods of forming the same,0,H01L|H10D
12328930,2025-06-10,Gate structures for semiconductor devices,0,H01L|H10D
12328929,2025-06-10,Method of forming thin dummy sidewall spacers for transistors with reduced pitches,0,B82Y|H01L|H10D
12328917,2025-06-10,Semiconductor structure having second contact structure over second side of first S/D structure,0,B82Y|H01L|H10D
12328903,2025-06-10,Semiconductor devices and methods of manufacturing thereof,0,B82Y|H01L|H10D
12328897,2025-06-10,Structure and formation method of semiconductor device structure,0,H01L|H10D
12328890,2025-06-10,Contact with a silicide region,0,H01L|H10D
12328860,2025-06-10,Semiconductor device with increased unity density,0,H01L|H10B|H10D
12327825,2025-06-10,Package structure and method of forming thereof,0,H01L
12327819,2025-06-10,Devices employing thermal and mechanical enhanced layers and methods of forming same,1,H01L
12327815,2025-06-10,Integrated circuit package and method of forming the same,0,H01L
12327811,2025-06-10,Ion implantation with annealing for substrate cutting,0,H01L|H10D
12327804,2025-06-10,Semiconductor device and manufacturing method thereof,0,H01L
12327796,2025-06-10,Architecture for computing system package,0,H01L|H10D
12327792,2025-06-10,Semiconductor structure and manufacturing methods thereof,0,H01L
12327788,2025-06-10,Gate to source drain interconnects,0,H01L|H10D
12327786,2025-06-10,Decoupling capacitors with back side power rails,0,B82Y|H01L|H10D
12327785,2025-06-10,High voltage passive device structure,0,H01L|H10D
12327782,2025-06-10,Systems for semiconductor package mounting with improved co-planarity,0,H01L
12327781,2025-06-10,Semiconductor structure and manufacturing method thereof,0,H01L
12327772,2025-06-10,Semiconductor package including stress-reduction structures and methods of forming the same,0,H01L
12327765,2025-06-10,Semiconductor device with contact structures,0,H01L|H10D
12327760,2025-06-10,Interconnect structures having varied materials,0,H01L|H10D
12327747,2025-06-10,Transport carrier docking device,0,H01L
12327743,2025-06-10,Process tool and method for handling semiconductor substrate,0,B65G|H01L
12327734,2025-06-10,Chemical mechanical polish slurry and method of manufacture,0,C09G|H01L
12327729,2025-06-10,Semiconductor FinFET device and method,0,H01L|H10D
12327723,2025-06-10,Passive cap for germanium-containing layer,0,H01L|H10F
12327721,2025-06-10,Ultraviolet radiation activated atomic layer deposition,0,C23C|H01L|H10D
12327715,2025-06-10,Semiconductor tool for copper deposition,0,C23C|H01J|H01L|H05K
12325913,2025-06-10,Deflector for chamber cleaning,0,B08B|C23C|H01L
12324245,2025-06-03,Layout architecture for a cell,0,H01L|H10D
12324232,2025-06-03,Liner structures,0,H01L|H10D
12324230,2025-06-03,Semiconductor device and method,0,H01L|H10D
12324228,2025-06-03,Methods of resistance and capacitance reduction to circuit output nodes,0,G06F|H01L|H10D
12324224,2025-06-03,Method of fabricating Fin-type field-effect transistor device having substrate with heavy doped and light doped regions,0,H01L|H10B|H10D
12324222,2025-06-03,Semiconductor device with contracted isolation feature,0,H01L|H10B|H10D
12324220,2025-06-03,Semiconductor structure and method for manufacturing the same,0,H01L|H10D
12324219,2025-06-03,Integrated circuit including dipole incorporation for threshold voltage tuning in transistors,0,B82Y|H01L|H10D
12324218,2025-06-03,Semiconductor devices with air gaps and the method thereof,0,B82Y|H01L|H10D
12324214,2025-06-03,Method and related apparatus for integrating electronic memory in an integrated chip,0,H01L|H10B|H10D
12324202,2025-06-03,Semiconductor device structure and method for forming the same,0,B82Y|H01L|H10D
12324201,2025-06-03,Integrated circuit device with source/drain barrier,0,H01L|H10D
12324200,2025-06-03,Seal material for air gaps in semiconductor devices,0,H01L|H10D
12324199,2025-06-03,Fill structures with air gaps,0,H01L|H10D
12324196,2025-06-03,Semiconductor device and method,0,H01L|H10D
12324192,2025-06-03,Stacked multi-gate structure and methods of fabricating the same,0,H01L|H10D
12324191,2025-06-03,Transistor gate structures and methods of forming the same,0,B82Y|H01L|H10D
12324190,2025-06-03,Method and multi-channel devices with anti-punch-through features,0,B82Y|H01L|H10D
12324188,2025-06-03,Field effect transistor with source/drain contact isolation structure and method,0,B82Y|H01L|H10D
12324185,2025-06-03,"Semiconductor device, FinFET device and methods of forming the same",0,H01L|H10D
12324183,2025-06-03,Self-aligned unsymmetrical gate (SAUG) FinFET and methods of forming the same,0,H01L|H10D
12324182,2025-06-03,Connector via structures for nanostructures and methods of forming the same,0,B82Y|H01L|H10D
12324161,2025-06-03,Annealed seed layer to improve ferroelectric properties of memory layer,0,H01L|H10B
12324156,2025-06-03,Memory devices and method of fabricating same,0,H01L|H10B|H10D
12324149,2025-06-03,Metal fuse structure by via landing,0,G11C|H01L|H10B
12323151,2025-06-03,System and semiconductor device therein,0,G06F|H03K
12322742,2025-06-03,Semiconductor structure and manufacturing method thereof,0,H01L|Y02P
12322729,2025-06-03,Semiconductor device,0,H01L|H10D
12322728,2025-06-03,Method of manufacturing die stack structure,0,H01L
12322727,2025-06-03,Device and method for UBM/RDL routing,0,H01L
12322726,2025-06-03,Method of forming an integrated circuit package having a padding layer on a carrier,0,H01L
12322723,2025-06-03,Self-aligned interconnect structure,0,H01L
12322722,2025-06-03,Die attached leveling control by metal stopper bumps,0,H01L
12322716,2025-06-03,Heat dissipating features for laser drilling process,0,H01L
12322715,2025-06-03,Method of forming integrated chip structure having slotted bond pad in stacked wafer structure,0,H01L
12322706,2025-06-03,Chip package and method of forming the same,0,H01L
12322705,2025-06-03,Chip package and manufacturing method thereof,0,H01L
12322704,2025-06-03,Package structure with underfill,0,H01L
12322703,2025-06-03,Eccentric via structures for stress reduction,0,H01L
12322701,2025-06-03,Different scaling ratio in FEOL / MOL/ BEOL,0,G06F|H01L|H10D
12322696,2025-06-03,Dual-mode wireless charging device,0,H01F|H01L|H02J|H10D
12322694,2025-06-03,Metal-insulator-metal device with improved performance,0,H01L|H10D
12322691,2025-06-03,Package structure and method of manufacturing the same,0,H01L|H01Q
12322688,2025-06-03,Package structure including auxiliary dielectric portion,0,H01L
12322682,2025-06-03,Semiconductor package having composite seed-barrier layer and method of forming the same,0,H01L
12322680,2025-06-03,Semiconductor device having backside interconnect structure on through substrate via,0,H01L
12322679,2025-06-03,Semiconductor die including through substrate via barrier structure and methods for forming the same,0,H01L
12322673,2025-06-03,3DIC with heat dissipation structure and warpage control,0,H01L
12322670,2025-06-03,Methods and apparatus for package with interposers,0,H01L|H05K|Y02P
12322666,2025-06-03,Package assembly lid and methods for forming the same,0,H01L
12322653,2025-06-03,Self-aligned metal gate for multigate device and method of forming thereof,0,B82Y|H01L|H10D
12322651,2025-06-03,Etching to reduce line wiggling,0,H01L
12322649,2025-06-03,Interconnect structure of semiconductor device,0,H01L
12322648,2025-06-03,Interlayer dielectric layer,0,H01L
12322647,2025-06-03,Semiconductor devices and methods,0,B82Y|H01L|H10D
12322646,2025-06-03,Passivation layers with rounded corners,0,H01L
12322643,2025-06-03,Height adjustable semiconductor wafer support,0,H01L
12322640,2025-06-03,Semiconductor package and manufacturing method thereof,0,H01L|H10D
12322628,2025-06-03,Apparatus and method for automated wafer carrier handling,0,H01L
12322623,2025-06-03,Semiconductor die carrier structure,0,B29C|B29K|B29L|H01L
12322621,2025-06-03,Semiconductor wafer storage device,0,H01L
12322615,2025-06-03,De-tape tool,0,H01L
12322608,2025-06-03,Apparatus and methods for cleaning a package,0,H01L
12322595,2025-06-03,Semiconductor devices devices including crystallized layer having multiple crystalline orientations and methods of manufacture,0,H01L|H10D
12322590,2025-06-03,Semiconductor device and method,0,H01L
12321682,2025-06-03,Post-routing congestion optimization,0,G06F
12321680,2025-06-03,Integrated circuit fin structure,0,G06F|H10D
12321679,2025-06-03,"Integrated circuit, system and method of forming the same",0,G06F|H01L|H10D
12320782,2025-06-03,Acoustic measurement of fabrication equipment clearance,0,B08B|G01B|G01N|H01L
12320775,2025-06-03,Bio-field effect transistor device,0,B01F|B01L|C12Q|G01N|H04N|H10N
12320755,2025-06-03,System and method for detecting contamination of thin-films,0,B82Y|C23C|G01N|G06F|G06N|G06V
12317655,2025-05-27,Semiconductor package and manufacturing method of semiconductor package,0,G02B|H01L|H10F|H10H
12317602,2025-05-27,Forming ESD devices using multi-gate compatible processes,0,H01L|H10D
12317589,2025-05-27,Power rail and signal conducting line arrangement,0,G06F|H01L|H03K|H10D
12317584,2025-05-27,Method of forming high voltage transistor and structure resulting therefrom,0,H01L|H10D
12317578,2025-05-27,Semiconductor devices with low leakage current and methods of fabricating the same,0,B82Y|H01L|H10D
12317576,2025-05-27,"Method for forming a semiconductor structure using dehydrating chemical, and method for forming a semiconductor structure",0,H01L|H10D
12317570,2025-05-27,Protective liner for source/drain contact to prevent electrical bridging while minimizing resistance,0,H01L|H10B|H10D
12317554,2025-05-27,Contact structures for semiconductor devices,0,B82Y|H01L|H10D
12317551,2025-05-27,Semiconductor devices including backside power rails and methods of manufacture,0,B82Y|H01L|H10D
12317550,2025-05-27,Methods of forming a semiconductor device with corner isolation protection,0,B82Y|H01L|H10D
12317549,2025-05-27,Dielectric fin structures with varying height,0,B82Y|H01L|H10D
12317548,2025-05-27,Optimized proximity profile for strained source/drain feature and method of fabricating thereof,0,H01L|H10D
12317542,2025-05-27,Semiconductor device with backside self-aligned power rail and methods of forming the same,0,B82Y|H01L|H10D
12317540,2025-05-27,Method for manufacturing semiconductor structure with isolation feature,0,B82Y|H01L|H10D
12317538,2025-05-27,Semiconductor devices,0,H01L|H10D
12317527,2025-05-27,Integrated circuit with a Fin and gate structure and method making the same,0,H01L|H10D
12317524,2025-05-27,Semiconductor device and method,0,H01L|H10D
12317517,2025-05-27,Semiconductor die package and methods of formation,0,H01L|H10D
12317513,2025-05-27,Semiconductor device and method for forming the same,0,H01L|H10B|H10D
12317488,2025-05-27,Structure and method for preventing silicide contamination during the manufacture of micro-processors with embedded flash memory,0,G11C|H01L|H10B|H10D
12317468,2025-05-27,Memory device and manufacturing thereof,0,B82Y|G11C|H01L|H10B|H10D
12316828,2025-05-27,Automatic time delay and integration (TDI) mask inspection system calibration,0,G06T|H04N
12315864,2025-05-27,Method of manufacturing a semiconductor device and a semiconductor device,0,H01L|H10D
12315863,2025-05-27,Contact structures in semiconductor devices,0,B82Y|H01L|H10D
12315862,2025-05-27,Integrated circuit device with improved layout,0,G06F|H10D
12315861,2025-05-27,Integrated circuit structure and method for manufacturing the same,0,H01L|H10D
12315854,2025-05-27,Integrated circuit package and method,0,H01L
12315843,2025-05-27,Hybrid bonding technology for stacking integrated circuits,0,H01L
12315842,2025-05-27,Package structure,0,H01L
12315837,2025-05-27,Storage layers for wafer bonding,0,H01L
12315831,2025-05-27,Package structure and manufacturing method thereof,0,H01L|H01Q
12315819,2025-05-27,Method of forming RDLs and structure formed thereof,0,H01L
12315817,2025-05-27,Dielectric on wire structure to increase processing window for overlying via,0,H01L
12315815,2025-05-27,Semiconductor device and manufacturing method thereof,0,H01L
12315812,2025-05-27,Semiconductor structure having high breakdown voltage etch-stop layer,0,H01L
12315811,2025-05-27,Graphene barrier layer for reduced contact resistance,0,H01L
12315809,2025-05-27,Via for semiconductor device and method,0,H01L
12315806,2025-05-27,Electronic device and manufacturing method thereof,0,H01L
12315804,2025-05-27,Back side signal routing in a circuit with a relay cell,0,H01L|H10D
12315798,2025-05-27,Integrated circuit with guard ring,0,H01L|H10D
12315791,2025-05-27,Metal-insulator-metal capacitor within metallization structure,0,H01L|H10D
12315786,2025-05-27,Semiconductor structure and manufacturing method thereof,0,H01L
12315784,2025-05-27,Semiconductor package and manufacturing method thereof,0,H01L
12315772,2025-05-27,Package and manufacturing method thereof,0,C08G|C08K|C08L|H01L
12315768,2025-05-27,Package assembly including lid with additional stress mitigating feet and methods of making the same,0,H01L
12315764,2025-05-27,Conductive structures with barriers and liners of varying thicknesses,0,H01L
12315762,2025-05-27,Self-aligned lines and methods for fabricating the same,0,H01L|H10D
12315761,2025-05-27,Interconnection structure and manufacturing method thereof,0,H01L
12315759,2025-05-27,FinFET device and method of forming same,0,H01L|H10D
12315758,2025-05-27,Semiconductor device and method,0,H01L
12315753,2025-05-27,Wafer positioning method and apparatus,0,G06T|H01L
12315751,2025-05-27,System for a semiconductor fabrication facility and method for operating the same,0,A47L|H01L
12315738,2025-05-27,Method of forming a gate structure including semiconductor material implantation into dummy gate stack,0,H01L|H10D
12315737,2025-05-27,Feature patterning using pitch relaxation and directional end-pushing with ion bombardment,0,H01J|H01L|H10D
12315731,2025-05-27,Integrated circuit with nanosheet transistors with metal gate passivation,0,B82Y|H01L|H10D
12315730,2025-05-27,Semiconductor devices with metal intercalated high-k capping,0,B82Y|H01L|H10D
12315726,2025-05-27,Semiconductor device and method,0,H01L|H10D
12315720,2025-05-27,Method for improving surface of semiconductor device,0,H01L|H10B|H10N
12314652,2025-05-27,Methods and non-transitory computer-readable media for inter-metal dielectric reliability check,0,G06F
12314650,2025-05-27,Integrated circuit device and manufacturing method of the same,0,B82Y|G06F|H01L|H10D
12314644,2025-05-27,"Integrated circuit design method, system and computer program product",0,G06F
12311498,2025-05-27,Monolithic platen,0,B24B|H01L
12310248,2025-05-20,Diffusion barrier layer on interconnection vias for magnetic tunnel junctions,0,H01L|H10B|H10N
12310097,2025-05-20,Dielectric protection layer in middle-of-line interconnect structure manufacturing method,0,H01L|H10D
12310096,2025-05-20,Method for fabricating semiconductor structure with cutting depth control,0,H01L|H10D
12310094,2025-05-20,Nano-sheet-based complementary metal-oxide-semiconductor devices with asymmetric inner spacers,0,B82Y|H01L|H10D
12310093,2025-05-20,Semiconductor device and manufacturing method thereof,0,H01L|H10D
12310092,2025-05-20,Multi-functional transistors in semiconductor devices,0,B82Y|H01L|H10D
12310078,2025-05-20,Method of forming metal gate fin electrode structure by etching back metal fill,0,H01L|H10D
12310077,2025-05-20,Dual damascene structure in forming source/drain contacts,0,H01L|H10D
12310074,2025-05-20,NanoStructure field-effect transistor device and methods of forming,0,B82Y|H01L|H10D
12310068,2025-05-20,Semiconductor device and manufacturing method thereof,0,H01L|H10D
12310067,2025-05-20,Multigate device with stressor layers and method of fabricating thereof,0,B82Y|H01L|H10D
12310057,2025-05-20,Semiconductor devices including backside vias and methods of forming the same,0,H01L|H10D
12310056,2025-05-20,Method of forming semiconductor device,0,H01L|H10D
12310052,2025-05-20,Metal gate with silicon sidewall spacers,0,H01L|H10D
12310051,2025-05-20,Fin field-effect transistor device having contact plugs with re-entrant profile,0,H01L|H10D
12310050,2025-05-20,Semiconductor structure and method of forming the same,0,B82Y|H01L|H10D
12310043,2025-05-20,Method of fabricating a semiconductor device,0,H01L|H10D
12309989,2025-05-20,Stacked SRAM device,0,H01L|H10B|H10D
12308371,2025-05-20,Semiconductor device and manufacturing method thereof,0,H01L|H10D
12308369,2025-05-20,Method of manufacturing a semiconductor device and a semiconductor device,0,H01L|H10D
12308368,2025-05-20,Method for non-resist nanolithography,0,H01L|H10D
12308346,2025-05-20,Semiconductor die with tapered sidewall in package,0,H01L|H10D
12308344,2025-05-20,Multi-chip package having stress relief structure,0,H01L
12308343,2025-05-20,Semiconductor device and method of forming the same,0,H01L
12308323,2025-05-20,Package-on-package device,0,H01L
12308322,2025-05-20,Dual-sided routing in 3D semiconductor system-in-package structure and methods of forming the same,0,H01L
12308321,2025-05-20,Structures to increase substrate routing density and methods of forming the same,0,H01L
12308314,2025-05-20,Metal loss prevention in conductive structures,0,H01L|H10D
12308313,2025-05-20,Semiconductor package with improved interposer structure,0,H01L
12308312,2025-05-20,Interconnect structure and method for manufacturing the interconnect structure,0,H01L
12308309,2025-05-20,Semiconductor device with integrated metal-insulator-metal capacitors,0,H01L|H10B|H10D
12308303,2025-05-20,Integrated circuit die with memory macro including through-silicon via and method of forming the same,0,G11C|H01L|H10B
12308298,2025-05-20,"Semiconductor die, manufacturing method thereof, and semiconductor package",0,H01L
12308292,2025-05-20,Methods of forming semiconductor device structures,0,H01L|H10D
12308287,2025-05-20,Integrated circuit structure with backside dielectric layer having air gap,0,B82Y|H01L|H10D
12308286,2025-05-20,Interconnect structures including air gaps,0,H01L
12308283,2025-05-20,Method for forming interconnect structure,0,H01L
12308282,2025-05-20,Interconnect structure without barrier layer on bottom surface of via,0,H01L
12308279,2025-05-20,Semiconductor device including an isolation region having an edge being covered and manufacturing method for the same,0,H01L|H10D
12308271,2025-05-20,Semiconductor wafer processing system and method,0,B25J|H01L|H05F
12308268,2025-05-20,Semiconductor fabrication system and method,0,H01L
12308266,2025-05-20,Semiconductor substrate boat and methods of using the same,0,H01L
12308248,2025-05-20,Semiconductor device and method of manufacture,0,C09K|H01L|H10D
12308239,2025-05-20,Semiconductor structure etching solution and method for fabricating a semiconductor structure using the same etching solution,0,H01L
12308233,2025-05-20,Dual critical dimension patterning,0,G03F|H01L
12308230,2025-05-20,High electron mobility transistor (HEMT) having an indium-containing layer and method of manufacturing the same,0,H01L|H10D
12307183,2025-05-20,Variable width nano-sheet field-effect transistor cell structure,0,B82Y|G06F|H10D|Y02P
12306536,2025-05-20,Metallic photoresist patterning and defect improvement,0,G03F|H01L
12302761,2025-05-13,Magnetic tunnel junction devices,0,G11C|H01L|H10B|H10N
12302677,2025-05-13,Semiconductor device and method,0,H01L|H01S|H10H
12302663,2025-05-13,Bond pad structure for bonding improvement,0,H01L|H10F
12302642,2025-05-13,Integrated circuit and method of forming the same,0,G06F|H10D
12302640,2025-05-13,Integrated circuit structure and method with hybrid orientation for FinFET,0,H01L|H10D
12302637,2025-05-13,Semiconductor wafer with devices having different top layer thicknesses,0,H01L|H10D
12302636,2025-05-13,Three-dimensional memory device,0,G11C|H01L|H10B|H10D
12302631,2025-05-13,Semiconductor device and method for forming the same,0,H01L|H10D
12302630,2025-05-13,Integrated circuit with backside trench for metal gate definition,0,B82Y|H01L|H10D
12302628,2025-05-13,Integrated chip with solid-state power storage device,0,H01L|H01M|H10D
12302627,2025-05-13,Semiconductor device with non-conformal gate dielectric layers,0,B82Y|H01L|H10D
12302620,2025-05-13,Field plate structure to enhance transistor breakdown voltage,0,H01L|H10D
12302615,2025-05-13,Epitaxial structures exposed in airgaps for semiconductor devices,0,B82Y|H01L|H10D
12302611,2025-05-13,FinFET structure with a composite stress layer and reduced fin buckling,0,H01L|H10D
12302609,2025-05-13,Semiconductor device including alternating semiconductor layers with different widths and method for forming the same,0,H01L|H10B|H10D
12302607,2025-05-13,Backside gate contact,0,B82Y|H01L|H10D
12302604,2025-05-13,Multi-gate device and related methods,0,B82Y|H01L|H10B|H10D
12302603,2025-05-13,Semiconductor device and methods of formation,0,B82Y|H01L|H10D
12302599,2025-05-13,Semiconductor device and formation method thereof,0,H01L|H10D
12302596,2025-05-13,Fin field-effect transistor and method of forming the same,0,H01L|H10D
12302595,2025-05-13,Dummy hybrid film for self-alignment contact formation,0,H01L|H10D
12302590,2025-05-13,Ferroelectric MFM capacitor array and methods of making the same,0,H01L|H10B|H10D
12302587,2025-05-13,"Memory device and semiconductor die, and method of fabricating memory device",0,G11C|H01F|H01L|H10B|H10N
12302584,2025-05-13,Embedded ferroelectric memory in high-k first technology,0,H01L|H10B|H10D
12302564,2025-05-13,Memory device comprising second memory cell having first terminal coupled to first signal line through first memory cell,0,H01L|H10B
12302543,2025-05-13,Integrated circuit device with reduced via resistance,0,H01L|H10B|H10D
12300900,2025-05-13,Ammonium fluoride pre-clean protection,0,H01L|H01Q|H04B|H10D
12300750,2025-05-13,Method of manufacturing a semiconductor device and a semiconductor device,0,B82Y|H01L|H10D
12300749,2025-05-13,Source/drain features with improved strain properties,0,B82Y|H01L|H10D
12300747,2025-05-13,Semiconductor device and manufacturing method thereof,0,H01L|H10D
12300742,2025-05-13,Fin field-effect transistor device and method of forming the same,0,H01L|H10D
12300741,2025-05-13,Semiconductor device and method,0,H01L|H10D
12300740,2025-05-13,Metal layer protection during wet etching,0,H01L|H10D
12300739,2025-05-13,Metal oxide interlayer structure for NFET and PFET,0,H01L|H10D
12300738,2025-05-13,Semiconductor device and manufacturing method for the semiconductor device,0,H01L|H10D
12300735,2025-05-13,Air gap in inner spacers and methods of fabricating the same in field-effect transistors,0,B82Y|H01L|H10D
12300734,2025-05-13,Semiconductor device having air gap and method of fabricating thereof,0,H01L|H10D
12300733,2025-05-13,Semiconductor device with a work function layer having an oxygen-blocking dopant layer,0,H01L|H10D
12300731,2025-05-13,Multigate device with air gap spacer and backside rail contact and method of fabricating thereof,0,B82Y|H01L|H10D
12300729,2025-05-13,Low resistant contact method and structure,0,H01L|H10D
12300728,2025-05-13,Semiconductor devices,0,B82Y|H01L|H10D
12300727,2025-05-13,Process and structure for source/drain contacts,0,B82Y|H01L|H10D
12300723,2025-05-13,Transistor including downward extending silicide,0,B82Y|H01L|H10D
12300722,2025-05-13,Selective liner on backside via and method thereof,0,B82Y|H01L|H10D
12300720,2025-05-13,Multi-gate device with air gap spacer and fabrication methods thereof,0,B82Y|H01L|H10D
12300718,2025-05-13,Semiconductor devices with counter-doped nanostructures,0,B82Y|H01L|H10D
12300717,2025-05-13,Semiconductor device and method of manufacture,0,B82Y|H01L|H10D
12300715,2025-05-13,Capacitor structure,0,H01L|H10D
12300698,2025-05-13,Isolation structure for preventing unintentional merging of epitaxially grown source/drain,0,B82Y|H01L|H10B|H10D
12300696,2025-05-13,Semiconductor devices having fins and multiple isolation regions,0,H01L|H10D
12300690,2025-05-13,Static random access memory device,0,G11C|H01L|H10B|H10D
12300684,2025-05-13,Semiconductor packages,0,G02B|H01L
12300670,2025-05-13,Hybrid bond pad structure,0,H01L|H10F
12300669,2025-05-13,Backside contact for thermal displacement in a multi-wafer stacked integrated circuit,0,H01L|H10D
12300664,2025-05-13,Edge-trimming methods for wafer bonding and dicing,0,H01L
12300660,2025-05-13,Method of forming a bonded semiconductor structure,0,H01L
12300659,2025-05-13,Aligning bumps in fan-out packaging process,0,H01L
12300656,2025-05-13,Semiconductor package and method of forming thereof,0,H01L
12300652,2025-05-13,Substrate and package structure,0,H01L
12300646,2025-05-13,Chiplets 3D SoIC system integration and fabrication methods,0,H01L
12300645,2025-05-13,Connector and method for forming the same,0,H01L
12300644,2025-05-13,Die bonding pads and methods of forming the same,0,H01L
12300640,2025-05-13,Semiconductor device and method of manufacturing thereof,0,H01L
12300639,2025-05-13,Seamless bonding layers in semiconductor packages and methods of forming the same,0,H01L
12300636,2025-05-13,Seal ring structure and method of fabricating the same,0,H01L
12300635,2025-05-13,Semiconductor device having functional patterns in redundant regions of double seal ring,0,H01L
12300632,2025-05-13,Chip package with lid,0,H01L
12300623,2025-05-13,Integrated circuit,0,H01L
12300619,2025-05-13,Interposer with die to die bridge solution and methods of forming the same,0,H01L|H10D
12300618,2025-05-13,Semiconductor device having a heat dissipation structure connected chip package,0,H01L
12300611,2025-05-13,Interconnect conductive structure comprising two conductive materials,0,H01L
12300609,2025-05-13,Two-dimensional (2D) metal structure and method of forming the same,0,H01L|H10D
12300608,2025-05-13,Method of manufacturing semiconductor device,0,H01L|H10D
12300605,2025-05-13,Reducing internal node loading in combination circuits,0,G06F|H01L|H10B|H10D
12300603,2025-05-13,Modified fuse structure and method of use,0,G11C|H01L|H10B|H10D
12300601,2025-05-13,Interconnect structure,0,H01L|H10D
12300600,2025-05-13,Semiconductor device with self-aligned conductive features,0,H01L
12300599,2025-05-13,Method for forming semiconductor structure,1,H01L
12300598,2025-05-13,Package structure and method of fabricating the same,0,H01L
12300593,2025-05-13,Semiconductor device and method of manufacture,0,H01L
12300592,2025-05-13,Fan-out package with controllable standoff,0,H01L
12300580,2025-05-13,Semiconductor device and method,0,H01L
12300575,2025-05-13,Semiconductor package and method,0,H01L
12300574,2025-05-13,Adhesive and thermal interface material on a plurality of dies covered by a lid,0,H01L|H10D
12300571,2025-05-13,Integrated circuit package and method,0,H01L
12300568,2025-05-13,High efficiency heat dissipation using discrete thermal interface material films,0,H01L
12300566,2025-05-13,Integrated chip with good thermal dissipation performance,0,H01L|H10D
12300563,2025-05-13,Semiconductor package and method of fabricating the same,0,H01L
12300551,2025-05-13,Method for forming semiconductor structure,0,H01L
12300550,2025-05-13,Complementary MOS FETS vertically arranged and including multiple dielectric layers surrounding the MOS FETS,0,H01L|H10B|H10D
12300549,2025-05-13,Gate stack treatment,0,H01L|H10D
12300543,2025-05-13,Method for manufacturing a semiconductor device having a dummy section,0,H01L|H10F
12300542,2025-05-13,Semiconductor device pre-cleaning,0,H01L
12300541,2025-05-13,Structure and formation method of semiconductor device with carbon-containing conductive structure,0,H01L
12300540,2025-05-13,Conductive feature of semiconductor device and method of forming same,0,H01L|H10D
12300539,2025-05-13,Source/drain contact formation methods and devices,0,B82Y|H01L|H10D
12300538,2025-05-13,Fin field effect transistor (FinFET) device structure with protection layer and method for forming the same,0,H01L|H10D
12300536,2025-05-13,Glue layer etching for improving device performance and providing contact isolation,0,H01L|H10D
12300532,2025-05-13,Wafer frame sorter and stocker,0,H01L
12300508,2025-05-13,Chemical mechanical polishing method,0,H01L
12300507,2025-05-13,Method of manufacturing a semiconductor device,0,G03F|H01L
12300506,2025-05-13,Method of manufacturing semiconductor devices,0,H01L
12300496,2025-05-13,Deposition window enlargement,0,H01L|H10D
12300487,2025-05-13,Photoresist composition and method of forming photoresist pattern,0,G03F|H01L
12300486,2025-05-13,System and method of forming a porous low-k structure,0,H01L|H10D
12299376,2025-05-13,Hard-to-fix (HTF) design rule check (DRC) violations prediction,0,G06F|G06N
12299375,2025-05-13,Semiconductor process technology assessment,0,G06F|Y02P
12299374,2025-05-13,System and method for fabricating a semiconductor device,0,G06F
12299373,2025-05-13,Reduced area standard cell abutment configurations,0,G06F
12299372,2025-05-13,Mixed poly pitch design solution for power trim,0,G06F|H10D
12299371,2025-05-13,Dummy cells placed adjacent functional blocks,0,G06F|H10B|H10D
12299370,2025-05-13,Systems and methods for providing a dynamic high voltage circuit design workflow,0,G06F
12299369,2025-05-13,Systems and methods of estimating thermal properties of semiconductor devices,0,G06F
12298667,2025-05-13,Lithography,0,G03F|H01L
12297375,2025-05-13,Slurry composition and method for polishing and integrated circuit,0,C09G|H01L
12297097,2025-05-13,Bypass structure,0,B81B|B81C|H01L
12296428,2025-05-13,Chemical mechanical polishing apparatus and method,0,B24B|H01L
12295145,2025-05-06,Memory device and methods of forming same,0,H01L|H10B|H10D|H10N
12294033,2025-05-06,Deep trench capacitor array with reduced warpage,0,H01L|H10D
12294028,2025-05-06,Manufacturing method of semiconductor device,0,H01L|H10D
12294022,2025-05-06,Semiconductor device and method of manufacturing the same,0,H01L|H10D
12294004,2025-05-06,Fin field-effect transistor and method of forming the same,0,B82Y|H01L|H10D
12294002,2025-05-06,Integrated circuit package and method of forming same,0,H01L
12293999,2025-05-06,3D semiconductor package including memory array,0,H01L|H10B|H10D
12293991,2025-05-06,Semiconductor packages and methods of forming same,0,H01L
12293988,2025-05-06,Semiconductor package and method of forming the same,0,H01L
12293985,2025-05-06,Integrated circuit packages and methods of forming the same,0,H01L
12293974,2025-05-06,Photonics integrated circuit package,0,G02B|H01L
12293970,2025-05-06,Semiconductor structure and method for manufacturing thereof,0,H01L
12293969,2025-05-06,Semiconductor structure and manufacturing method thereof,0,H01L
12293959,2025-05-06,Through-circuit Vias in interconnect structures,0,H01L
12293954,2025-05-06,Method of fabricating semiconductor structure with heating element,0,G02F|H01L|H10D
12293951,2025-05-06,Semiconductor package structure having ring portion with recess for adhesive,0,H01L
12293947,2025-05-06,Gap patterning for metal-to-source/drain plugs in a semiconductor device,0,H01L|H10D
12293946,2025-05-06,Techniques for wafer stack processing,0,H01L|H10D
12293944,2025-05-06,Semiconductor device with self-aligned vias,0,H01L
12293940,2025-05-06,Techniques for forming a deep trench isolation structure between photodiodes by forming a first set of trenches based on a first pattern and forming a second set of trenches based on a second pattern,0,H01L|H10F
12293924,2025-05-06,Ion exposure method and apparatus,0,G03F|H01L
12293918,2025-05-06,Semiconductor structure including discharge structures and method for fabricating the same,0,H01L|H10D
12293917,2025-05-06,System and method for removing impurities during chemical mechanical planarization,0,B24B|H01L
12293916,2025-05-06,Surface oxidation control of metal gates using capping layer,0,H01L|H10D
12293910,2025-05-06,Interconnect structure for semiconductor devices,0,H01L
12293799,2025-05-06,Memory circuit and method of operating same,0,G11C|H01L|H10D
12293229,2025-05-06,Artificial intelligence accelerator device,0,G06F
12293141,2025-05-06,Integrated circuit stack verification method and system for performing the same,0,G06F|H01L
12292850,2025-05-06,Communication system between dies and operation method thereof,0,G06F|H01L
12292694,2025-05-06,Alignment mark and method,0,G03F|H01L
12292687,2025-05-06,Width adjustment of EUV radiation beam,0,G03F|H01L
12292686,2025-05-06,Semiconductor structure and manufacturing method thereof,0,G03F|H01L
12292684,2025-05-06,Adhesion layer for multi-layer photoresist,0,G03F|H01L|H10D
12289979,2025-04-29,Deposition system for high accuracy patterning,0,C23C|H01L|H10K
12289890,2025-04-29,Method of fabricating transistor structure,0,H01L|H10B|H10D
12289877,2025-04-29,Semiconductor device including unilaterally extending gates and method of forming same,0,G06F|H01L|H10B|H10D
12288822,2025-04-29,Semiconductor device with source/drain contact,0,H01L|H10D
12288815,2025-04-29,Source/drain structure with enhanced dopant diffusion for semiconductor device,0,H01L|H10D
12288814,2025-04-29,Semiconductor device and method of manufacture,0,B82Y|H01L|H10D
12288812,2025-04-29,Semiconductor devices and methods of fabrication thereof,0,B82Y|H01L|H10D
12288809,2025-04-29,Semiconductor device with doped structure,0,H01L|H10D
12288802,2025-04-29,Structure and method for forming integrated high density MIM capacitor,0,H01G|H01L|H10D
12288786,2025-04-29,Shared well structure manufacturing method,0,G06F|H01L|H10D
12288785,2025-04-29,Layout designs of integrated circuits having backside routing tracks,0,H01L|H03K|H10D
12288758,2025-04-29,Polyimide profile control,0,G03F|H01L
12288752,2025-04-29,Semiconductor packages,0,H01L
12288735,2025-04-29,Through via structure,0,H01L
12288730,2025-04-29,"Semiconductor device, semiconductor package, and methods of manufacturing the same",0,H01L
12288729,2025-04-29,Integrated circuit package and method,0,H01L
12288723,2025-04-29,Semiconductor device and manufacturing method thereof,0,H01L|H10D
12288722,2025-04-29,Spacer structure for semiconductor device and method for forming the same,0,B82Y|H01L|H10D
12288716,2025-04-29,Phase control in contact formation,0,H01L
12288715,2025-04-29,Semiconductor device and manufacturing method thereof,0,H01L|H10D
12288703,2025-04-29,Wafer process monitoring system and method,0,G01H|G05B|H01L
12288695,2025-04-29,Method of forming a transistor device having dipole-containing gate dielectric layer and fluorine-containing gate dielectric layer,0,B82Y|H01L|H10D
12288021,2025-04-29,Apparatus and method for generating a parameterized waveguide optical elements,0,G02B|G05B|G06F
12287575,2025-04-29,Photoresist and method of formation and use,0,G03F|H01L
12286706,2025-04-29,Structures and methods for processing a semiconductor substrate,0,C23C|H01L
12286306,2025-04-29,Overhead transport system,0,B61B|B65G|G01B|G01C|G01H|H01L
12284797,2025-04-22,Memory device and manufacturing thereof,0,B82Y|H01L|H10B|H10D
12283957,2025-04-22,Interface device and signal transceiving method thereof,0,G06F|H03K|H03L
12283631,2025-04-22,Method of manufacturing a semiconductor device and a semiconductor device,0,B82Y|H01L|H10D
12283630,2025-04-22,Epitaxial source/drain structures for multigate devices and methods of fabricating thereof,0,B82Y|H01L|H10D
12283625,2025-04-22,Manufacturing method of semiconductor device,0,B82Y|H01L|H10D
12283624,2025-04-22,Method of manufacturing a semiconductor device and a semiconductor device,0,H01L|H10D
12283623,2025-04-22,Semiconductor structure and method for manufacturing thereof,0,H01L|H10D
12283622,2025-04-22,Semiconductor device and method,0,H01L|H10D
12283618,2025-04-22,Inner spacer for semiconductor device,0,B82Y|C09K|E02B|E02D|E21B|H01L|H10D
12283617,2025-04-22,Interconnect features with sharp corners and method forming same,0,H01L|H10D
12283616,2025-04-22,FinFET having a work function material gradient,0,H01L|H10D
12283613,2025-04-22,Gate structures in transistors and method of forming same,0,B82Y|H01L|H10D
12283609,2025-04-22,Gate structure of transistor including a plurality of work function layers and oxygen device and method,0,B82Y|H01L|H10D
12283596,2025-04-22,Semiconductor device and manufacturing method thereof,0,B82Y|H01L|H10D
12283595,2025-04-22,Integration of multiple transistors having fin and mesa structures,0,H01L|H10D
12283594,2025-04-22,Stacked device structures and methods for forming the same,0,B82Y|H01L|H10D
12283591,2025-04-22,Integrated circuit device,0,G06F|H01L|H10D
12283590,2025-04-22,Integrated circuit and manufacturing method thereof,0,B82Y|H01L|H10D
12283589,2025-04-22,Semiconductor device including cumulative sealing structures,0,G06F|H01L|H10D
12283588,2025-04-22,Methods related to forming semiconductor devices,0,G06F|H01L|H10D
12283587,2025-04-22,Integrated circuit and method of forming the same,0,G06F|H01L|H10D
12283586,2025-04-22,"Integrated circuit device, method and system",0,G06F|H01L|H10D
12283570,2025-04-22,Package structure,0,H01L
12283568,2025-04-22,Wafer bonding alignment,0,H01L
12283564,2025-04-22,Semiconductor structure and manufacturing method thereof,0,H01L
12283556,2025-04-22,Package structure,0,H01L
12283554,2025-04-22,"Integrated circuit layout, integrated circuit, and method for fabricating the same",0,H01L|H10D
12283553,2025-04-22,Semiconductor die with warpage release layer structure in package and fabricating method thereof,0,H01L
12283552,2025-04-22,Extended seal ring structure on wafer-stacking,0,H01L
12283546,2025-04-22,Integrated circuit and method for forming the same,0,H01L|H10D
12283545,2025-04-22,Package structure and method of manufacturing the same,0,H01L
12283543,2025-04-22,Semiconductor packages,0,H01L
12283541,2025-04-22,Manufacturing method of semiconductor package,0,H01L
12283532,2025-04-22,Semiconductor structure and method of manufacture,0,H01L
12283531,2025-04-22,Stacked semiconductor device test circuits and methods of use,0,H01L
12283526,2025-04-22,Edge fin trim process,0,H01L|H10D
12283521,2025-04-22,Methods of forming spacers for semiconductor devices including backside power rails,0,B82Y|H01L|H10D
12283515,2025-04-22,Method and device to reduce epitaxial defects due to contact stress upon a semicondcutor wafer,0,C23C|H01L
12283514,2025-04-22,Method and system for processing wafer,0,H01L
12283512,2025-04-22,Semiconductor processing method and apparatus,0,H01L
12283506,2025-04-22,Humidity control device for equipment front end module of semiconductor processing or characterization tool,0,H01L
12283505,2025-04-22,Substrate retaining assembly and door device,0,H01L
12283492,2025-04-22,Photonic integrated package and method forming same,0,G02B|H01L|Y02E
12283485,2025-04-22,Cut metal gate refill with void,0,H01L|H10D
12283477,2025-04-22,Method of manufacturing a semiconductor device,0,H01L|H10D
12283336,2025-04-22,System for differentiated thermal throttling of memory and method of operating same,0,G06F|G11C|Y02D
12283311,2025-04-22,Memory device and method for forming the same,0,G11C|H01L|H10B
12282723,2025-04-22,Standard cell characterization for internal conductive line of cell,0,G03F|G06F
12282318,2025-04-22,Semiconductor wafer cooling,0,G03F|G05B|G06T|H01L
12282255,2025-04-22,Silver patterning and interconnect processes,0,G03F|H01L|H10D
12281991,2025-04-22,Inspection layer to improve the detection of defects through optical systems and methods of inspecting semiconductor device for defects,0,G01N|G06T|H01L
12279451,2025-04-15,Semiconductor device including source/drain feature with multiple epitaxial layers,0,B82Y|H01L|H10D
12279414,2025-04-15,Integrated circuit and manufacturing method thereof,0,H01L|H10B|H10D
12278287,2025-04-15,Selective internal gate structure for ferroelectric semiconductor devices,0,H01L|H10D
12278277,2025-04-15,Fin field-effect transistor and method of forming the same,0,H01L|H10D
12278276,2025-04-15,Multi-channel devices and method with anti-punch through process,0,B82Y|H01L|H10D
12278272,2025-04-15,Source leakage current suppression by source surrounding gate structure,0,H01L|H10D
12278267,2025-04-15,Semiconductor devices having funnel-shaped gate structures,0,H01L|H10D
12278259,2025-04-15,Systems and methods for shielded inductive devices,0,B01D|C02F|H01F|H01L|H03L|H10D
12278254,2025-04-15,Band-pass filter for stacked sensor,0,H01L|H10F
12278240,2025-04-15,"IC logic device, layout, system, and method",0,G06F|H10D
12278238,2025-04-15,Semiconductor structure and method of forming the same,0,B82Y|H01L|H10D|Y02P
12278236,2025-04-15,Semiconductor device with helmet structure between two semiconductor fins,0,H01L|H10D
12278235,2025-04-15,Semiconductor device with isolation structure,0,B82Y|H01L|H10D
12278233,2025-04-15,Semiconductor device and manufacturing method thereof,0,H01L|H10D
12278230,2025-04-15,Method of manufacturing conductors for semiconductor device,0,H01L|H10B|H10D
12278214,2025-04-15,Integrated circuit package and method,0,H01L
12278208,2025-04-15,Method of fabricating semiconductor structure including a barrier structure in between a plurality of surface mount components and a wafer,0,H01L
12278203,2025-04-15,Semiconductor structure and manufacturing method thereof,0,H01L
12278199,2025-04-15,Conductive bump of a semiconductor device and fabricating method thereof cross reference to related applications,0,H01L
12278188,2025-04-15,Different via configurations for different via interface requirements,0,H01L|H10D
12278185,2025-04-15,Power distribution method,0,H01L|H10D
12278176,2025-04-15,Integrated circuit structure and method for forming the same,0,H01L|H10D
12278167,2025-04-15,Semiconductor die including through substrate via barrier structure and methods for forming the same,0,H01L
12278166,2025-04-15,High bandwidth package structure,0,H01L
12278162,2025-04-15,Coplanar control for film-type thermal interface,0,H01L
12278156,2025-04-15,Semiconductor package,0,H01L
12278151,2025-04-15,Semiconductor wafer seal ring having protrusion extending into trench in semiconductor substrate,0,H01L
12278146,2025-04-15,Fin field-effect transistor device and method of forming the same,0,H01L|H10D
12278143,2025-04-15,Method of providing a workpiece including low resistance interconnect low-resistance interconnect,0,H01L|H10D
12278141,2025-04-15,Semiconductor devices and methods of manufacture,0,H01J|H01L
12278139,2025-04-15,Manufacturing method of semiconductor device,0,H01L
12277379,2025-04-15,Method and system for generating layout diagram including wiring arrangement,0,G06F|Y02P
12277378,2025-04-15,Integrated circuit structure,0,G06F|H10D
12277319,2025-04-15,SRAM-based cell for in-memory computing and hybrid computations/storage memory architecture,0,G06F|G11C
12276838,2025-04-15,Semiconductor device and manufacturing method thereof having grating coupled dies and nanostructures,0,G02B|H01L
12274183,2025-04-08,Memory cell with top electrode via,0,G11C|H01F|H01L|H10B|H10N
12274070,2025-04-08,Semiconductor device and manufacturing method thereof,0,H01L|H10B|H10D
12274045,2025-04-08,Well pick-up region design for improving memory macro performance,0,G06F|G11C|H10B|H10D
12272752,2025-04-08,Gate all around (GAA) transistor structures having a plurality of semiconductor nanostructures,0,B82Y|H01L|H10D
12272736,2025-04-08,FinFET and gate-all-around FET with selective high-k oxide deposition,0,H01L|H10D
12272735,2025-04-08,Transistor gate structures and methods of forming the same,0,B82Y|H01L|H10D
12272733,2025-04-08,Transistor device for source/drain backside contact and method of forming cavity,0,B82Y|H01L|H10D
12272732,2025-04-08,Method for forming epitaxial source/drain features and semiconductor devices fabricated thereof,0,B82Y|H01L|H10D
12272731,2025-04-08,Middle-of-line interconnect structure and manufacturing method,0,H01L|H10D
12272729,2025-04-08,Asymmetric source/drain for backside source contact,0,B82Y|H01L|H10D
12272726,2025-04-08,Semiconductor structure with nanostructure,0,B82Y|H01L|H10D
12272725,2025-04-08,Low warpage high density trench capacitor,0,H01L|H10B|H10D
12272724,2025-04-08,Three-dimensional device structure including substrate-embedded integrated passive device and methods for making the same,0,H01L|H10D
12272715,2025-04-08,High reflectance isolation structure to increase image sensor performance,0,H01L|H10F
12272691,2025-04-08,"Semiconductor and circuit structures, and related methods",0,H01L|H10D
12272690,2025-04-08,Gate isolation for multigate device,0,B82Y|H01L|H10D
12272686,2025-04-08,Semiconductor structure and manufacturing method of the same,0,H01L
12272678,2025-04-08,Semiconductor package and manufacturing method thereof,0,H01L
12272674,2025-04-08,"Stacking structure, package structure and method of fabricating the same",0,H01L
12272670,2025-04-08,Integrated semiconductor packaging system with enhanced dielectric-to-dielectric bonding quality,0,H01L
12272664,2025-04-08,Semiconductor packages having conductive pillars with inclined surfaces,0,H01L
12272663,2025-04-08,Metal-bump sidewall protection,0,H01L
12272658,2025-04-08,Method of making electrostatic discharge protection cell and antenna integrated with through silicon via,0,H01L|H01Q|H10D
12272649,2025-04-08,Semiconductor device and method,0,G06F|H01L|H10D
12272640,2025-04-08,Semiconductor device with source resistor,0,G05F|H01L|H10D
12272637,2025-04-08,Integrated fan-out package with 3D magnetic core inductor,0,H01L|H10D
12272634,2025-04-08,Semiconductor structure having an anchor-shaped backside via,0,H01L|H10D
12272631,2025-04-08,Semiconductor package having multiple substrates,0,H01L
12272629,2025-04-08,Semiconductor device having an integrated device positioned within a hybrid interposer that includes organic and non-organic materials,0,H01L
12272623,2025-04-08,Semiconductor packages and methods for forming the same,0,B82Y|H01L|H10D
12272622,2025-04-08,Package and manufacturing method thereof,0,H01L
12272621,2025-04-08,Buried conductive structure in semiconductor substrate,0,B82Y|H01L|H10D
12272616,2025-04-08,Heat-dissipating structures for semiconductor devices and methods of manufacture,0,H01L|H10D
12272613,2025-04-08,Thermal structure for semiconductor device and method of forming the same,0,H01L
12272612,2025-04-08,Semiconductor package module and manufacturing methods thereof,0,H01L
12272605,2025-04-08,Methods of forming contact features in field-effect transistors,0,H01L|H10D
12272604,2025-04-08,Integrated circuit device with low threshold voltage,0,H01L|H10D
12272602,2025-04-08,Selective dual silicide formation,0,H01L|H10D
12272600,2025-04-08,Contact features of semiconductor device and method of forming same,0,H01L
12272598,2025-04-08,Conductive feature of a semiconductor device,0,H01L
12272597,2025-04-08,Semiconductor interconnection structures and methods of forming the same,0,H01L
12272595,2025-04-08,Removing polymer through treatment,0,H01L
12272585,2025-04-08,Wafer chuck structure with holes in upper surface to improve temperature uniformity,0,C23C|H01J|H01L
12272580,2025-04-08,Modular pressurized workstation,0,H01L
12272576,2025-04-08,Apparatus and methods for determining fluid dynamics of liquid film on wafer surface,0,H01L
12272573,2025-04-08,Load port and methods of operation,0,H01L
12272568,2025-04-08,Semiconductor package and manufacturing method thereof,0,H01L
12272557,2025-04-08,Semiconductor device and method,0,H01L|H10D
12272556,2025-04-08,Method of manufacturing a semiconductor device with a work-function layer having a concentration of fluorine,0,H01L|H10D
12272554,2025-04-08,Method of manufacturing a semiconductor device,0,C23C|G03F|H01L
12272553,2025-04-08,Multi-layer photo etching mask including organic and inorganic materials,0,G03F|H01L|H10D
12272549,2025-04-08,System for dispensing spin-on glass (SOG) and method of using,0,B05C|B05D|H01L
12272043,2025-04-08,Semiconductor topography simulation of non-removal type processes,0,G06F|G06T
12271678,2025-04-08,"Integrated circuit with constrained metal line arrangement, method of using, and system for using",0,G06F|H05K|H10D
12271677,2025-04-08,Timing driven cell swapping,0,G06F
12271667,2025-04-08,System on chip (SOC) current profile model for integrated voltage regulator (IVR) co-design,0,G06F|H01L|Y02E
12271116,2025-04-08,Method of measuring mask overlay using test patterns,0,G03F|G06F|H01L|H10D
12271113,2025-04-08,Method of manufacturing a semiconductor device,0,G03F|H01L
12269135,2025-04-08,Work piece holder and method of transferring a work piece,0,B23Q|H01L
12268097,2025-04-01,Top-interconnection metal lines for a memory array device and methods for forming the same,0,H01L|H10B|H10N
12268027,2025-04-01,Middle-of-line interconnect structure and manufacturing method,0,H01L|H10D
12268007,2025-04-01,Memory device including etch stop pattern and method of forming the same,0,H01L|H10B|H10D
12268005,2025-04-01,Semiconductor structure,0,H01L|H10B
12267992,2025-04-01,Memory device having capacitor structure and method of forming the same,0,H01L|H10B|H10D
12267991,2025-04-01,Multi-gate field-effect transistors in integrated circuits,0,B82Y|G11C|H01L|H10B|H10D
12267006,2025-04-01,Forming integrated electronic devices for converting and downscaling alternating current,0,H01L|H02M
12266847,2025-04-01,Semiconductor packages and manufacturing methods thereof,0,G06V|H01L|H01Q
12266728,2025-04-01,Semiconductor device and method of manufacture,0,H01L|H10D
12266716,2025-04-01,Finfet with dummy fins and methods of making the same,0,H01L|H10D
12266709,2025-04-01,Selective dual silicide formation using a maskless fabrication process flow,0,H01L|H10D
12266700,2025-04-01,Semiconductor nanostructures device structure with backside contact,0,B82Y|H01L|H10D
12266688,2025-04-01,Semiconductor device with source/drain contact formed using bottom-up deposition,0,H01L|H10D
12266687,2025-04-01,Semiconductor device and method,0,H01L|H10D
12266684,2025-04-01,High density capacitor,0,H01L|H10D
12266673,2025-04-01,Semiconductor package and method of forming the same,0,G02B|H01L|H10F
12266658,2025-04-01,Semiconductor devices with backside contacts and isolation,0,H01L|H10D
12266657,2025-04-01,"Hybrid cell-based device, layout, and method",0,H01L|H10D
12266655,2025-04-01,Transistors with recessed silicon cap and method forming same,0,H01L|H10D
12266654,2025-04-01,FinFET devices and methods of forming the same,0,H01L|H10D
12266653,2025-04-01,Semiconductor structure and methods of forming the same,0,H01L|H10D
12266648,2025-04-01,Package structure,0,H01L
12266639,2025-04-01,Method of fabricating semiconductor package,0,H01L
12266637,2025-04-01,Die stack structure and manufacturing method thereof,0,H01L
12266635,2025-04-01,Semiconductor device package having dummy dies,0,H01L
12266634,2025-04-01,Vertically mounted die groups,0,H01L
12266633,2025-04-01,Semiconductor structure and method of forming the same,0,H01L
12266619,2025-04-01,Integrated devices in semiconductor packages and methods of forming same,0,H01L|H01P|H01Q
12266612,2025-04-01,Method for forming a semiconductor device including forming a first interconnect structure on one side of a substrate having first metal feature closer the substrate than second metal feature and forming first and second tsv on other side of substrate connecting to the metal features,1,H01L
12266606,2025-04-01,Semiconductor device with backside spacer and methods of forming the same,0,B82Y|H01L|H10D
12266604,2025-04-01,Techniques to inhibit delamination from flowable gap-fill dielectric,0,H01L|H10B|H10N
12266602,2025-04-01,Integrated circuit structure and method for forming the same,0,H01L|H10D
12266601,2025-04-01,Semiconductor device structure with backside contact,0,B82Y|H01L|H10D
12266594,2025-04-01,Method of making semiconductor device having self-aligned interconnect structure,0,B82Y|H01L|H10D
12266593,2025-04-01,Method of forming semiconductor device having at least one via including concave portions on sidewall,0,H01L
12266592,2025-04-01,Through vias of semiconductor structure and method of forming thereof,0,H01L
12266584,2025-04-01,Integrated circuit package and method,0,H01L|H10D
12266579,2025-04-01,Method and system for adjusting the gap between a wafer and a top plate in a thin-film deposition process,0,C23C|H01J|H01L
12266577,2025-04-01,Deep trench isolation structure and method of making the same,0,H01L|H10D
12266576,2025-04-01,Semiconductor device and methods of manufacture,0,H01L|H10D
12266575,2025-04-01,Multiple gate field-effect transistors having various gate oxide thicknesses and methods of forming the same,0,B82Y|H01L|H10D
12266574,2025-04-01,Flowable chemical vapor deposition (FCVD) using multi-step anneal treatment and devices thereof,0,B82Y|H01L|H10D
12266573,2025-04-01,Transistor isolation regions and methods of forming the same,0,H01L|H10D
12266572,2025-04-01,Embedded stressors in epitaxy source/drain regions,0,H01L|H10D
12266567,2025-04-01,Method of forming a barrier layer in an interconnect structure of semiconductor device,0,H01L
12266566,2025-04-01,Contact resistance between via and conductive line,0,H01L
12266565,2025-04-01,Integrated chip with an etch-stop layer forming a cavity,0,H01L|H10D
12266563,2025-04-01,Enlarging contact area and process window for a contact via,0,H01L|H10D
12266559,2025-04-01,"Method of manufacturing semiconductor package, method of handling wafer, and method of handling workpiece",0,H01L
12266553,2025-04-01,Annealing method,0,B25J|G05B|H01L
12266544,2025-04-01,Reversed tone patterning method for dipole incorporation for multiple threshold voltages,0,B82Y|H01L|H10D
12266543,2025-04-01,Semiconductor device structure having gate dielectric layer,0,H01L|H10D
12266541,2025-04-01,Semiconductor device and method,0,H01L
12266539,2025-04-01,Method of manufacturing semiconductor devices,0,H01J|H01L
12266538,2025-04-01,Method for manufacturing semiconductor device using etchant composition having high etching selectivity,0,B82Y|C09K|H01L|H10D
12266529,2025-04-01,Patterning semiconductor devices and structures resulting therefrom,0,H01L
12266528,2025-04-01,Method for forming patterned mask layer,0,H01L|Y10S
12266526,2025-04-01,Formation of single crystal semiconductors using planar vapor liquid solid epitaxy,0,C30B|H01L|H10D
12266525,2025-04-01,Photomask pellicle including network of nanowires and method of forming the same,0,G03F|H01L|H10D
12266408,2025-04-01,Vertical fuse memory in one-time program memory cells,0,G11C|H01L|H10B
12265775,2025-04-01,Semiconductor device with reduced power,0,B82Y|G06F|H10D
12265774,2025-04-01,Boundary cell,0,G06F
12265773,2025-04-01,Method and apparatus for electromigration evaluation,0,G06F
12265334,2025-04-01,Optical proximity correction and photomasks,0,G03F|G06F
12265332,2025-04-01,Method of manufacturing a semiconductor device,0,G03F|H01L
12265330,2025-04-01,Polymer material in a redistribution structure of a semiconductor package and method of manufacture,0,C08G|G03F|H01L
12265327,2025-04-01,Semiconductor manufacturing apparatus and method thereof,0,G01B|G03F|H01L
12265119,2025-04-01,Repackaging IC chip for fault identification,0,G01R|H01L
12262542,2025-03-25,Ferroelectric memory device,0,H01L|H10B|H10D
12261228,2025-03-25,Semiconductor device,0,H01L|H10B|H10D
12261218,2025-03-25,Semiconductor structure and method of forming the same,0,H01L|H10D
12261213,2025-03-25,Fin-end gate structures and method forming same,0,B82Y|H01L|H10D
12261199,2025-03-25,Thermoelectric cooling of semiconductor devices,0,H01L|H10D|H10N
12261197,2025-03-25,Diffusion barrier layer in top electrode to increase break down voltage,0,H01L|H10D
12261196,2025-03-25,Metal-insulator-metal device capacitance enhancement,0,H01L|H10D
12261175,2025-03-25,Method for forming integrated circuit,0,H01L|H10D
12261167,2025-03-25,Structure and method of power supply routing in semiconductor device,0,G06F|H10D
12261163,2025-03-25,Molded dies in semiconductor packages and methods of forming same,1,H01L
12261152,2025-03-25,Vertical interconnect structures in three-dimensional integrated circuits,0,H01L
12261151,2025-03-25,Integrated circuit packages,0,H01L
12261142,2025-03-25,Semiconductor structure including thermal enhanced bonding structure,0,H01L
12261133,2025-03-25,Interposer with warpage-relief trenches,0,H01L
12261129,2025-03-25,Damping device and method of making,0,H01L|H10F
12261126,2025-03-25,Semiconductor package,0,B23K|H01L
12261125,2025-03-25,Method for forming chip package structure,0,H01L
12261121,2025-03-25,Structure and method for a low-k dielectric with pillar-type air-gaps,0,H01L
12261116,2025-03-25,Backside signal routing,0,H01L|H10D
12261115,2025-03-25,Semiconductor devices and methods of manufacturing thereof,0,G06F|H01L|H10D
12261113,2025-03-25,Middle-end-of-line strap for standard cell,0,H01L|H10D
12261102,2025-03-25,Semiconductor package and method of forming the same,0,H01L
12261095,2025-03-25,Semiconductor package having an encapulant comprising conductive fillers and method of manufacture,0,H01L
12261092,2025-03-25,Semiconductor package and manufacturing method thereof,0,H01L
12261088,2025-03-25,Package structure and method of forming the same,0,H01L|H10F
12261085,2025-03-25,Semiconductor device with reduced loading effect,0,H01L|H10D
12261082,2025-03-25,Semiconductor devices with a nitrided capping layer,0,H01L
12261074,2025-03-25,Info structure with copper pillar having reversed profile,0,H01L
12261069,2025-03-25,Multiple semiconductor die container load port,0,B23Q|G05D|H01L
12261055,2025-03-25,Slurry compositions for chemical mechanical planarization,0,C09G|H01L
12261051,2025-03-25,Semiconductor device with fin isolation,0,H01L|H10D
12261043,2025-03-25,Seed layer for ferroelectric memory device and manufacturing method thereof,0,G11C|H01L|H10B|H10D
12261042,2025-03-25,Forming nitrogen-containing layers as oxidation blocking layers,0,H01L|H10D
12261036,2025-03-25,Forming low-stress silicon nitride layer through hydrogen treatment,0,H01L|H10D
12261026,2025-03-25,Method and apparatus for revitalizing plasma processing tools,0,C23C|H01J|H01L
12260669,2025-03-25,Fingerprint sensor in InFO structure and formation method,0,G06V|H01L
12259783,2025-03-25,Semiconductor device and operation method thereof,0,G06F|G11C|H03K
12259709,2025-03-25,"Semiconductor manufacturing system, behavior recognition device and semiconductor manufacturing method",0,G05B|H01L|Y02P
12259604,2025-03-25,Silicon-based optical device and method of fabricating the same,0,G02B|G02F|H01L
12259578,2025-03-25,Photonic semiconductor device and method of manufacture,0,G02B|H01L
12257612,2025-03-25,Particle removing assembly and method of servicing assembly,0,B08B|H01L
12257610,2025-03-25,Apparatus and method for wafer cleaning,0,A46B|B08B|H01L
12256648,2025-03-18,Seal structures,0,H01L|H10B|H10D|H10N
12256646,2025-03-18,Memory device and method of fabricating the same,0,H01L|H10B|H10N
12256555,2025-03-18,"Memory device, semiconductor device, and method of fabricating semiconductor device",0,H01L|H10B|H10N
12256550,2025-03-18,Three-dimensional memory device and method,0,H01L|H10B|H10D
12256549,2025-03-18,Boundary design to reduce memory array edge CMP dishing effect,0,H01L|H10B|H10D
12256539,2025-03-18,"One-time-programmable memory devices having first transistor, second transistor, and resistor in series",0,H01L|H10B
12256529,2025-03-18,Memory device and method for forming thereof,0,G11C|H01L|H10B|H10D
12255255,2025-03-18,Method of manufacturing a FinFET with merged epitaxial source/drain regions,0,H01L|H10D
12255249,2025-03-18,Inner spacer structures for gate-all-around field effect transistors,0,B82Y|H01L|H10D
12255241,2025-03-18,Low-k feature formation processes and structures formed thereby,0,H01L|H10D
12255240,2025-03-18,Topology selective and sacrificial silicon nitride layer for generating spacers for a semiconductor device drain,0,H01L|H10D
12255239,2025-03-18,Liner layer for backside contacts of semiconductor devices,0,H01L|H10D
12255238,2025-03-18,"Integrated circuit, system and method of forming same",0,B82Y|H01L|H10D
12255236,2025-03-18,Self-aligned active regions and passivation layer and methods of making the same,0,H01L|H10D
12255232,2025-03-18,Gallium nitride drain structures and methods of forming the same,0,H01L|H10D|H10F
12255230,2025-03-18,Semiconductor structure and method for forming the same,0,B82Y|H01L|H10D
12255207,2025-03-18,Boundary design for high-voltage integration on HKMG technology,0,H01L|H01P|H10D
12255203,2025-03-18,Monolithic three dimensional integrated circuit,0,H01L|H10D
12255199,2025-03-18,Multi-bit structure,0,G06F|H01L|H10D
12255196,2025-03-18,Semiconductor package with thermal relaxation block and manufacturing method thereof,0,H01L
12255184,2025-03-18,Semiconductor packages and methods of forming the same,0,H01L
12255174,2025-03-18,Bonding passive devices on active dies to form 3D packages,0,H01L
12255173,2025-03-18,Chip package structure,0,H01L
12255171,2025-03-18,Wafer bonding system and method of using the same,0,H01L
12255166,2025-03-18,Semiconductor package structure comprising via structure and redistribution layer structure,0,H01L
12255157,2025-03-18,Semiconductor package device with integrated inductor and manufacturing method thereof,0,H01F|H01L
12255156,2025-03-18,Semiconductor package with riveting structure between two rings and method for forming the same,0,H01L
12255155,2025-03-18,Package structure with stacked semiconductor dies,0,H01L
12255150,2025-03-18,CMP safe alignment mark,0,H01L|H10D
12255148,2025-03-18,Power distribution structure and method,0,H01L|H10D
12255144,2025-03-18,Graphene liners and caps for semiconductor structures,0,H01L
12255142,2025-03-18,Cell structure with intermediate metal layers for power supplies,0,H01L|H10D
12255138,2025-03-18,Interconnect structures of semiconductor device and methods of forming the same,0,C04B|G01V|H01L
12255134,2025-03-18,Method of back end of line via to metal line margin improvement,0,H01L
12255133,2025-03-18,Electrical fuse (e-fuse) one-time programmable (OTP) device and manufacturing method thereof,0,H01L|H10D
12255131,2025-03-18,Capacitor between two passivation layers with different etching rates,0,H01L|H10D
12255119,2025-03-18,Package assembly including liquid alloy thermal interface material (TIM) and seal ring around the liquid alloy TIM and methods of forming the same,0,H01L
12255118,2025-03-18,Package structure and method of fabricating the same,0,H01L
12255116,2025-03-18,Semiconductor structure and manufacturing method thereof,0,H01L
12255112,2025-03-18,Test key and semiconductor die including the same,0,G01R|H01L|H10D
12255107,2025-03-18,Semiconductor device and method of manufacture,0,H01L|H10D
12255104,2025-03-18,Semiconductor device and method of manufacture,1,H01L|H10D
12255103,2025-03-18,Semiconductor structure with backside via contact and a protection liner layer,0,H01L|H10D
12255102,2025-03-18,Methods of forming of inner spacer structure using semiconductor material with variable germanium concentration,0,B82Y|H01L|H10D
12255101,2025-03-18,Ion implantation of nanostructures for nano-FET,0,B82Y|H01L|H10D
12255100,2025-03-18,Inner filler layer for multi-patterned metal gate for nanostructure transistor,0,B82Y|H01L|H10D
12255096,2025-03-18,Semiconductor device with reduced contact resistance and methods of forming the same,0,H01L|H10D
12255095,2025-03-18,Semiconductor structure and manufacturing method thereof,0,H01L
12255091,2025-03-18,Semiconductor processing apparatus and method utilizing electrostatic discharge (ESD) prevention layer,0,H01J|H01L|H05F
12255079,2025-03-18,Semiconductor package and method of manufacturing the same,0,H01L
12255078,2025-03-18,Semiconductor devices and methods of manufacturing,0,H01L
12255074,2025-03-18,Selective etching method and semiconductor structure manufactured using the same,0,B82Y|H01L|H10D
12255070,2025-03-18,Semiconductor devices and methods of manufacturing,0,C23C|H01L|H10D
12255064,2025-03-18,Semiconductor device and method of forming the same,0,H01L|H10D
12255062,2025-03-18,Integrate rinse module in hybrid bonding platform,0,B23K|H01L
12254262,2025-03-18,Calibration method for emulating group III-V semiconductor device and method for manufacturing group III-V semiconductor device,0,G06F|H01L|H10D
12254261,2025-03-18,Method of designing an integrated circuit and system for designing integrated circuit,0,G06F
12254260,2025-03-18,Systems and methods for integrated circuit layout,0,G06F
12254259,2025-03-18,Multi-row standard cell design method in hybrid row height system,0,G06F
12254258,2025-03-18,Critical dimension uniformity,0,G03F|G06F|Y02P
12254257,2025-03-18,High voltage guard ring semiconductor device and method of forming same,0,G06F|H10D
12253729,2025-03-18,Optical transceiver and manufacturing method thereof,0,G02B|H01L
12253558,2025-03-18,Circuit test structure and method of using,0,G01R|H01L
12252783,2025-03-18,Chemical vapor deposition for uniform tungsten growth,0,C23C|H01L|H10D
12251786,2025-03-18,Filter apparatus for semiconductor device fabrication process,0,B01D|B24B|C04B|H01L
12250824,2025-03-11,Ferroelectric memory cell,0,B82Y|H01L|H10B|H10D
12249650,2025-03-11,FinFET device and methods of forming the same,0,H01L|H10D
12249640,2025-03-11,Conformal transfer doping method for Fin-like field effect transistor,0,H01L|H10D
12249636,2025-03-11,Tuning gate lengths in multi-gate field effect transistors,0,H01L|H10D
12249629,2025-03-11,Field plate structure for high voltage device,0,H01L|H10D
12249608,2025-03-11,Method for manufacturing semiconductor structure and semiconductor structure thereof,0,G11C|H01L|H10B|H10D
12249604,2025-03-11,Semiconductor device having doped work function metal layer,0,H01L|H10D
12249601,2025-03-11,"Integrated circuit device, method, layout, and system",0,G06F|H01L|H03K|H10D
12249592,2025-03-11,Dynamic bonding gap control and tool for wafer bonding,0,H01L
12249590,2025-03-11,Die-group package having a deep trench device,0,H01L|H10D
12249588,2025-03-11,Semiconductor device and methods of manufacture,0,H01L
12249587,2025-03-11,Semiconductor structure and forming method thereof,0,H01L
12249586,2025-03-11,Film structure for bond pad,0,H01L
12249581,2025-03-11,Method of manufacture overlay mark using laser marking process for semiconductor device,0,H01L
12249580,2025-03-11,Passivation scheme design for wafer singulation,0,H01L
12249575,2025-03-11,Integrated circuit structure with backside via,0,B82Y|H01L|H10D
12249574,2025-03-11,Interconnect structure of semiconductor device and method of forming same,0,H01L|H01Q
12249568,2025-03-11,Metallization structure,0,H01L
12249566,2025-03-11,3DIC with gap-fill structures and the method of manufacturing the same,0,H01L|H10D
12249564,2025-03-11,"Package structure, RDL structure comprising redistribution layer having ground plates and signal lines",0,H01L
12249559,2025-03-11,Conductive features with air spacer and method of forming same,0,H01L
12249555,2025-03-11,Semiconductor device package including a thermal conductive layer and methods of forming the same,0,H01L
12249550,2025-03-11,Semiconductor package and method manufacturing the same,0,H01L
12249542,2025-03-11,"Semiconductor device structure with an interconnect structure in a dielectric layer with multiple hydrophobic layers along sidewalls of the dielectric layer, and method for forming the same",0,H01L|H10D
12249539,2025-03-11,Multigate device structure with engineered cladding and method making the same,0,B82Y|H01L|H10D
12249531,2025-03-11,Method for forming semiconductor structure,0,H01L|H10D
12249526,2025-03-11,Detecting damaged semiconductor wafers utilizing a semiconductor wafer sorter tool of an automated materials handling system,0,G01N|H01L
12249520,2025-03-11,Wet etch apparatus,0,C25F|H01L|H10D
12249518,2025-03-11,Semiconductor device comprising interconnect structures,0,H01L
12249507,2025-03-11,Method of manufacturing a semiconductor device,0,G03F|H01L
12249493,2025-03-11,Method for manufacturing semiconductor wafer with wafer chuck having fluid guiding structure,0,C23C|H01J|H01L
12249390,2025-03-11,Memory systems with vertical integration,0,G11C|H01L|H10B|H10N
12249371,2025-03-11,Reconfigurable in-memory physically unclonable function,0,G09C|G11C|H04L
12248245,2025-03-11,Structure and method of reticle pod having inspection window,0,G03F|H01L
12248178,2025-03-11,Packaged device including an optical path structure aligned to an optical feature,0,G02B|H01L
12246404,2025-03-11,Device maintenance in semiconductor manufacturing environment,0,B08B|B23P|H01L
12245437,2025-03-04,Semiconductor device,0,H01L|H10B|H10N
12245436,2025-03-04,Device structure including field effect transistors and ferroelectric capacitors,0,H01L|H10B|H10D
12245412,2025-03-04,SRAM cell word line structure with reduced RC effects,0,G11C|H01L|H10B|H10D
12245361,2025-03-04,Interconnect structure having conductor extending along dielectric block,0,H01L|H05K|Y10T
12244741,2025-03-04,Physical unclonable function (PUF) security key generation,0,G06F|H04L
12243940,2025-03-04,Methods of forming air spacers in semiconductor devices,0,H01L|H10D
12243934,2025-03-04,Channel structures including doped 2D materials for semiconductor devices,0,B82Y|H01L|H10D
12243932,2025-03-04,Negative-capacitance and ferroelectric field-effect transistor (NCFET and FE-FET) devices,0,H01L|H10D
12243930,2025-03-04,Semiconductor device with fin end spacer dummy gate and method of manufacturing the same,0,B82Y|G09G|H01L|H10D
12243929,2025-03-04,Forming a dummy gate structure,0,H01L|H10D
12243925,2025-03-04,Transistor gates and method of forming,0,H01L|H10D
12243924,2025-03-04,Gate structure with non-linear profile for transistors,0,H01L|H10D
12243919,2025-03-04,Method and structure for metal gate boundary isolation,0,H01L|H10D
12243918,2025-03-04,Semiconductor device with dielectric liners on gate refill metal,0,B82Y|H01L|H10D
12243915,2025-03-04,Graphene wrap-around contact,0,H01L|H10D
12243914,2025-03-04,"Different height cell subregions, semiconductor device having the same, and method of generating a layout diagram corresponding to the same",0,G06F|H01L|H10D
12243912,2025-03-04,Source/drain feature for multigate device performance and method of fabricating thereof,0,B82Y|H01L|H10D
12243894,2025-03-04,Stacked image sensors and methods of formation,0,H01L|H10F
12243873,2025-03-04,Integrated circuit having three-dimensional transistors and seal ring structure with monitoring pattern,0,H01L|H10D
12243871,2025-03-04,Integrated circuits with capacitors,0,H01L|H10D
12243868,2025-03-04,Power switch for backside power distribution,0,G06F|H01L|H10D
12243867,2025-03-04,Integrated circuit device and method,0,G06F|H10D
12243866,2025-03-04,Power switch for backside power distribution,0,G06F|H01L|H10D
12243860,2025-03-04,"Package structure, semiconductor device comprising grating coupler and reflector structure embedded in the dielectric layer",0,H01L|H10F
12243848,2025-03-04,Methods and systems for improving fusion bonding,0,B81C|H01J|H01L
12243843,2025-03-04,Integrated circuit package and method of forming same,0,G02B|H01L
12243837,2025-03-04,Semiconductor device and method,0,H01L
12243833,2025-03-04,Semiconductor device with electromagnetic interference film and method of manufacture,0,H01L
12243830,2025-03-04,Semiconductor devices and methods of manufacture,0,H01L
12243829,2025-03-04,Semiconductor package including cavity-mounted device,0,H01L
12243826,2025-03-04,Method for manufacturing semiconductor structure having raised via contacts,0,H01L|H10D
12243824,2025-03-04,Semiconductor devices and methods of manufacture,0,H01L
12243823,2025-03-04,Semiconductor device having backside gate contact,0,B82Y|H01L|H10D
12243822,2025-03-04,Method of manufacturing integrated circuit,0,H01L|H10D
12243821,2025-03-04,Conductive line structures and method of forming same,0,G06F|H01L
12243816,2025-03-04,Semiconductor structure havbing an enhanced E-fuse and a method making the same,0,H01L
12243805,2025-03-04,Through-circuit vias in interconnect structures,0,H01L
12243800,2025-03-04,Package structure with lid and method for forming the same,0,H01L
12243788,2025-03-04,Method of testing semiconductor package,0,G01R|H01L
12243787,2025-03-04,Method of forming testing module and method for using the same,0,G01R|H01L
12243784,2025-03-04,Silicon phosphide semiconductor device,0,H01L|H10D
12243783,2025-03-04,Epitaxial source/drain recess formation with metal-comprising masking layers and structures resulting therefrom,0,B82Y|H01L|H10D
12243782,2025-03-04,Local gate height tuning by CMP and dummy gate design,0,H01L|H10D
12243781,2025-03-04,Semiconductor device with L-shape conductive feature and methods of forming the same,0,H01L|H10D
12243780,2025-03-04,Semiconductor device structure and method for forming the same,0,H01L|H10D
12243775,2025-03-04,Double patterning approach by direct metal etch,0,H01L
12243772,2025-03-04,Protection structures for bonded wafers,0,H01L
12243750,2025-03-04,Gas curtain for semiconductor manufacturing system,0,H01J|H01L
12243748,2025-03-04,FinFET device having a gate with a tapering bottom portion and a gate fill material with a widening bottom portion,0,H01L|H10D
12243745,2025-03-04,Dynamic laser-assisted etching,0,B23K|G02B|H01L|H10D
12243744,2025-03-04,Method for forming semiconductor structure,0,H01L
12243741,2025-03-04,Semiconductor structure and method for forming the same,0,H01L
12243681,2025-03-04,Programmable inductor and methods of manufacture,0,H01F|H01L|Y10T
12243619,2025-03-04,Memory array structure,0,G06N|G11C|H03M
12243618,2025-03-04,Method of manufacturing semiconductor device,0,G11C|H01L|H10B
12243218,2025-03-04,Method and system for scanning wafer,0,G06T
12242790,2025-03-04,Method and apparatus of electromigration check,0,G06F
12242788,2025-03-04,Method and system for generating layout design of integrated circuit,0,G06F|G06N
12242199,2025-03-04,Method of using wafer stage,0,G03F|H01L
12242197,2025-03-04,"Apparatus, system and method",0,G03F|H01L
12239031,2025-02-25,"Memory cell, semiconductor device having the same, and methods of manufacturing the same",0,H01L|H10B|H10N
12238934,2025-02-25,Method of fabricating semiconductor device comprising ferroelectric layer,0,C23C|H01L|H10B|H10D
12238933,2025-02-25,Semiconductor structures and methods of forming the same,0,H01L|H10B|H10D|H10N
12238932,2025-02-25,"Ferroelectric memory device, manufacturing method of the ferroelectric memory device and semiconductor chip",0,H01L|H10B|H10D
12238865,2025-02-25,Integrated circuit structure,0,H01L|H05K|Y02P|Y10T
12237863,2025-02-25,Radio frequency switch,0,H01L|H01Q|H04B|H10D
12237418,2025-02-25,Liner for a bi-layer gate helmet and the fabrication thereof,0,H01L|H10D
12237417,2025-02-25,FinFET device and method of forming and monitoring quality of the same,0,G01N|H01L|H10D
12237416,2025-02-25,Cut-fin isolation regions and method forming same,0,H01L|H10D
12237414,2025-02-25,Source/drain features with improved strain properties,0,B82Y|H01L|H10D
12237404,2025-02-25,Methods for increasing germanium concentration of surfaces of a silicon germanium portion of a Fin and resulting semiconductor devices,0,H01L|H10D
12237403,2025-02-25,Structure of a fin field effect transistor (FinFET) comprising epitaxial structures,0,H01L|H10D
12237402,2025-02-25,Methods of forming semiconductor devices,0,H01L|H10D
12237399,2025-02-25,Nano-FET transistor with alternating nanostructures and method of forming thereof,0,B82Y|H01L|H10D
12237393,2025-02-25,Method of fabricating a semiconductor device,0,H01L|H10D
12237380,2025-02-25,Semiconductor device and method of forming the same,0,H01L|H10D
12237334,2025-02-25,Semiconductor structure,0,H01L|H10D
12237332,2025-02-25,Integrated circuit,0,H01L|H10D
12237323,2025-02-25,Semiconductor device having improved electrostatic discharge protection,1,H01L|H10D
12237322,2025-02-25,Semiconductor device having fin structure,0,H01L|H10D
12237320,2025-02-25,Package structure and method of forming the same,0,H01L
12237303,2025-02-25,Vertically mounted die groups,0,H01L
12237291,2025-02-25,Dummy structure of stacked and bonded semiconductor device,0,H01L
12237288,2025-02-25,Semiconductor die package and method of manufacture,1,H01L
12237284,2025-02-25,Semiconductor structure comprising dummy feature interposed between the bonding connectors,0,H01L
12237283,2025-02-25,Semiconductor structure and method for manufacturing the same,0,H01L
12237282,2025-02-25,Semiconductor device and method of forming the same,0,H01L
12237280,2025-02-25,Cavity resonator for enhancing radio-frequency performance and methods for forming the same,0,H01L|H10D
12237277,2025-02-25,Package structure and methods of manufacturing the same,0,H01L
12237276,2025-02-25,Package structure,0,H01L
12237267,2025-02-25,Memory devices and methods of manufacturing thereof,0,B82Y|H01L|H10B|H10D
12237264,2025-02-25,Fusible structures,0,H01L|H10B
12237262,2025-02-25,Semiconductor package with improved interposer structure,0,H01L
12237261,2025-02-25,Semiconductor device having a contact structure,0,H01L|H10D
12237244,2025-02-25,High density through silicon conductive structures,0,H01L
12237238,2025-02-25,Package structure and method,0,H01L
12237233,2025-02-25,Backside power rail for physical failure analysis (PFA),0,G01R|H01L
12237232,2025-02-25,Methods for forming source/drain features,0,B82Y|H01L|H10D
12237230,2025-02-25,Semiconductor device with leakage current suppression and method for forming the same,0,B82Y|H01L|H10D
12237229,2025-02-25,Shallow trench isolation structures having uniform step heights,0,H01L|H10D
12237228,2025-02-25,Semiconductor device and method,0,H01J|H01L|H10D
12237226,2025-02-25,Dicing method for stacked semiconductor devices,0,H01L
12237224,2025-02-25,Semiconductor device and method,0,B82Y|H01L|H10D
12237220,2025-02-25,Apparatus and methods for determining horizontal position of substrate using lasers,0,C25D|H01L
12237218,2025-02-25,Method of fabricating contact structure,0,H01L|H10B|H10D
12237214,2025-02-25,Method of forming a semiconductor device,0,H01J|H01L
12237211,2025-02-25,Bonding system with sealing gasket and method for using the same,0,H01L
12237197,2025-02-25,Method for PUF generation using variations in transistor threshold voltage and subthreshold leakage current,0,B25J|G09C|G11C|H01L|H04L|Y04S
12237196,2025-02-25,Docking device with moveable frame and sealing component,0,H01L
12237188,2025-02-25,Machine learning on overlay management,0,G03F|G05B|H01L
12237179,2025-02-25,Fittings for wafer cleaning systems,0,B08B|F16L|H01L
12237165,2025-02-25,Method for wafer bonding including edge trimming,0,H01L
12237159,2025-02-25,"Deposition apparatus, deposition target structure, and method",0,C23C|H01J|H01L
12236180,2025-02-25,Integrated circuit and method of manufacturing the same,0,G06F|H01L|H10D
12236001,2025-02-25,Method and apparatus for protecting a PUF generator,0,G06F|G11C|H03K|H04L|Y04S
12235717,2025-02-25,Communication system between dies and operation method thereof,0,G06F|H04L
12235582,2025-02-25,Semiconductor developer tool and methods of operation,0,G03F|H01L
12234145,2025-02-25,Methods for wafer bonding,0,B81C|H01L
12232334,2025-02-18,Semiconductor memory devices and methods of manufacturing thereof,0,G11C|H01L|H10B|H10D|H10N
12232328,2025-02-18,Memory devices,0,H01L|H10B|H10D
12232326,2025-02-18,Memory device and method of forming the same,0,H01L|H10B
12232322,2025-02-18,3D RAM SL/BL contact modulation,0,H01L|H10B
12232307,2025-02-18,Dummy metal bonding pads for underfill application in semiconductor die packaging and methods of forming the same,0,H01L|H10B
12230720,2025-02-18,Semiconductor structure with recessed top semiconductor layer in substrate and method of fabricating the same,0,B82Y|H01L|H10D
12230716,2025-02-18,Semiconductor structure with thin film transistor,0,H01L|H10B|H10D
12230713,2025-02-18,Semiconductor device structure and methods of forming the same,0,B82Y|H01L|H10D
12230692,2025-02-18,Self-aligned inner spacer on gate-all-around structure and methods of forming the same,0,B82Y|H01L|H10D
12230690,2025-02-18,Method of forming a high electron mobility transistor,0,H01L|H10D
12230681,2025-02-18,Semiconductor memory devices with different doping types,0,B82Y|G11C|H01L|H10B|H10D
12230680,2025-02-18,"Manufacturing method of semiconductor device including hBNC layer, and manufacturing method of HBNC layer",0,H01L|H10D
12230670,2025-02-18,Stacked capacitor structure and manufacturing method thereof,0,H01G|H01L|H10B|H10D
12230636,2025-02-18,Apparatus and circuits with dual threshold voltage transistors and methods of fabricating the same,0,H01L|H03K|H10D
12230634,2025-02-18,Semiconductor devices and methods of fabricating the same,0,B82Y|H01L|H10D
12230624,2025-02-18,Integrated circuit with mixed row heights,0,G06F|H10D
12230613,2025-02-18,Vertical semiconductor package including horizontally stacked dies and methods of forming the same,1,H01L
12230609,2025-02-18,Semiconductor packages,0,H01L
12230607,2025-02-18,Semiconductor device including power management die in a stack and methods of forming the same,0,G06F|H01L
12230605,2025-02-18,Semiconductor package and manufacturing method thereof,0,H01L
12230603,2025-02-18,Method of fabricating a semiconductor chip having strength adjustment pattern in bonding layer,0,H01L
12230597,2025-02-18,Package structure with warpage-control element,0,H01L
12230595,2025-02-18,Metal bumps and method forming same,0,H01L
12230593,2025-02-18,Wafer level package with polymer layer delamination prevention design and method of forming the same,0,H01L
12230589,2025-02-18,Semiconductor package,0,H01L
12230585,2025-02-18,Photolithography alignment process for bonded wafers,0,G03F|H01L
12230578,2025-02-18,Semiconductor chiplet device,0,H01L
12230574,2025-02-18,Reducing RC delay in semiconductor devices,0,H01L|H10D
12230572,2025-02-18,Backside signal interconnection,0,B82Y|H01L|H10D
12230567,2025-02-18,Semiconductor structure and manufacturing method thereof,0,H01L
12230566,2025-02-18,Metal-insulator-metal structure,0,H01L|H10D
12230554,2025-02-18,Shield structure for backside through substrate vias (TSVs),0,H01L|H10D
12230550,2025-02-18,Structures and methods for heat dissipation of semiconductor devices,0,H01L
12230549,2025-02-18,Three-dimensional integrated circuit structures and methods of forming the same,0,H01L
12230542,2025-02-18,Method for dicing a semiconductor wafer structure,0,H01L
12230537,2025-02-18,Semiconductor device structure having air gap and methods of forming the same,0,H01L
12230534,2025-02-18,Semiconductor device and method of manufacture,0,H01L
12230532,2025-02-18,"Semiconductor device, method of manufacture by monitoring relative humidity, and system of manufacture thereof",0,B82Y|H01L|H10D
12230524,2025-02-18,Control system for wafer transport vehicle and method for operating the same,0,B60H|H01L
12230517,2025-02-18,Exhaust system and process equipment,0,F23J|F27D|H01L
12230513,2025-02-18,Cross-wafer RDLs in constructed wafers,0,H01L
12230507,2025-02-18,Method of manufacturing semiconductor devices using directional process,0,H01J|H01L
12230503,2025-02-18,Semiconductor device with metal gate fill structure,0,B82Y|G06N|H01L|H10D
12230359,2025-02-18,Semiconductor device,0,G11C|H01L|H10B
12230318,2025-02-18,Memory device including a word line with portions with different sizes in different metal layers,0,G11C|H01L|H10B|H10D
12229489,2025-02-18,System and method of verifying slanted layout components,0,G06F
12229488,2025-02-18,"Phase shifter circuit, phase shifter layout and method of forming the same",0,G03F|G06F|H03H|H10D
12229487,2025-02-18,Hotspot avoidance method of manufacturing integrated circuits,0,G05B|G06F|G06T|H01L
12229483,2025-02-18,Method and system for reducing migration errors,0,G03F|G06F
12229006,2025-02-18,Integrated circuit and method of operating same,0,G06F|G11C
12229003,2025-02-18,Memory error detection and correction,0,G06F|G11C
12227867,2025-02-18,Plating apparatus for plating semiconductor wafer and plating method,0,C25D|H01L
12227865,2025-02-18,Plating apparatus and method for electroplating wafer,0,C25D|H01L
12225731,2025-02-11,Memory array contact structures,0,G11C|H01L|H10B|H10D
12224755,2025-02-11,Method of and apparatus for controlling clock signal,0,G06F|H03K
12224753,2025-02-11,Manufacturing method of an input circuit of a flip-flop,0,H01L|H03K|H10D
12224482,2025-02-11,Antenna effect protection and electrostatic discharge protection for three-dimensional integrated circuit,0,H01L|H01Q|H10D
12224334,2025-02-11,Semiconductor device with gate dielectric formed using selective deposition,0,H01L|H10D
12224330,2025-02-11,Silicide structures in transistors and methods of forming,0,H01L|H10D
12224327,2025-02-11,Semiconductor device and method,0,B82Y|H01L|H10D
12224325,2025-02-11,Semiconductor device and manufacturing method thereof,0,H01L|H10D
12224324,2025-02-11,Method of forming backside power rails,0,B82Y|H01L|H10D
12224297,2025-02-11,Method of forming an image sensor having stress releasing structure,0,H01L|H10F
12224278,2025-02-11,Active zones with offset in semiconductor cell,0,G06F|H01L|H10D
12224276,2025-02-11,3D semiconductor packages,0,H01L
12224268,2025-02-11,Fan-out packages providing enhanced mechanical strength and methods for forming the same,0,H01L
12224266,2025-02-11,Semiconductor packages including passive devices and methods of forming same,0,H01G|H01L|H10D
12224265,2025-02-11,Three-dimensional stacking structure and manufacturing method thereof,0,H01L
12224257,2025-02-11,Semiconductor structure and manufacturing method thereof,0,H01L
12224247,2025-02-11,Fan-out package having a main die and a dummy die,0,H01L
12224243,2025-02-11,Semiconductor memory device having word lines surrounded by memory layers and method of making the semiconductor memory device,0,H01L|H10B
12224241,2025-02-11,Semiconductor device and manufacturing method thereof including a conductive-material etching process to further adjust a via shape,0,H01L
12224238,2025-02-11,MIM eFuse memory devices and memory array,0,G11C|H01L|H10B
12224237,2025-02-11,Method of manufacturing a via and a metal wiring for a semiconductor device,0,H01L
12224224,2025-02-11,Package structure with metallic layer over the surfaces of a plurality of semiconductor dies,0,H01L
12224213,2025-02-11,High voltage device,0,H01L|H03M|H10D
12224212,2025-02-11,Semiconductor devices with backside air gap dielectric,0,H01L|H10D
12224210,2025-02-11,Method for FinFet fabrication and structure thereof,0,H01L|H10D
12224209,2025-02-11,Semiconductor device and manufacturing method thereof,0,B82Y|H01L|H10D
12224204,2025-02-11,Semiconductor device and method,0,H01L|H10D
12224179,2025-02-11,Metal heterojunction structure with capping metal layer,0,C09G|H01L
12223252,2025-02-11,Through-silicon via in integrated circuit packaging,0,G06F
12223251,2025-02-11,Standard cell and semiconductor device including anchor nodes,0,G06F|H10D
12223250,2025-02-11,Method of manufacturing integrated circuit having through-substrate via,0,G06F|H01L|H10D
12223247,2025-02-11,Logic cell structures and related methods,0,G06F
12222653,2025-02-11,Method for forming semiconductor structure,0,G03F|H01L
12222643,2025-02-11,Method of manufacturing a semiconductor device and pattern formation method,0,C23C|G03F|H01L
12222545,2025-02-11,Package and method of forming same,0,G02B|H01L
12222317,2025-02-11,Integrated circuit with BioFETs,0,G01N|H01L
12219781,2025-02-04,Semiconductor structure with embedded memory device,0,H01L|H10B|H10N
12219778,2025-02-04,Multi-gate selector switches for memory cells and methods of forming the same,0,H01L|H10B|H10D|H10N
12219775,2025-02-04,Semiconductor structure and method of forming the same,0,H01L|H10B
12219747,2025-02-04,Memory active region layout for improving memory performance,0,B82Y|G06F|H10B|H10D
12219709,2025-02-04,Forming trench in IC chip through multiple trench formation and deposition processes,0,G01R|H01L|H05K
12218253,2025-02-04,Flash memory device with three dimensional half flash structure and methods for forming the same,0,H01L|H10B|H10D
12218250,2025-02-04,Oxide semiconductor transistor structure in 3-d device and methods for forming the same,0,H01L|H10D
12218241,2025-02-04,Semiconductor device structure with etch stop layer for reducing RC delay,0,H01L|H10D
12218240,2025-02-04,Source/drain regions of FinFET devices and methods of forming same,0,H01L|H10D
12218222,2025-02-04,FinFET device and method of forming same,0,H01J|H01L|H10D
12218221,2025-02-04,Semiconductor device and method,0,H01L|H10D
12218219,2025-02-04,Spacer structure for semiconductor device,0,B82Y|H01L|H10D
12218214,2025-02-04,Source/drain silicide for multigate device performance and method of fabricating thereof,0,B82Y|H01L|H10D
12218213,2025-02-04,Semiconductor device structure and method for forming the same,0,B82Y|H01L|H10D
12218210,2025-02-04,Semiconductor device,0,H01L|H10D
12218209,2025-02-04,Contacts for semiconductor devices and methods of forming the same,0,H01L|H10D
12218199,2025-02-04,Transistor gate structures and methods of forming the same,0,B82Y|H01L|H10D
12218198,2025-02-04,Method of manufacturing a field effect transistor using carbon nanotubes and a field effect transistor,0,H01L|H10D|H10K
12218186,2025-02-04,Back-end-of-line passive device structure having common connection to ground,0,H01L|H10D
12218184,2025-02-04,Semiconductor structure and method for forming the same,0,H01G|H01L|H10D
12218181,2025-02-04,Barrier layer for metal insulator metal capacitors,0,H01L|H10D
12218180,2025-02-04,Multi-layered resistor with a tight temperature coefficient of resistance tolerance,0,H01L|H10D
12218139,2025-02-04,Semiconductor device with metal structure,0,B82Y|H01L|H10B|H10D
12218138,2025-02-04,Air gap formation between gate spacer and epitaxy structure,0,H01L|H10D
12218136,2025-02-04,Semiconductor device having a Fin at a S/D region and a semiconductor contact or silicide interfacing therewith,0,H01L|H10D
12218132,2025-02-04,Integrated circuit,0,H01L|H10D
12218130,2025-02-04,Semiconductor structure cutting process and structures formed thereby,0,H01L|H10D
12218122,2025-02-04,Read-only memory circuit,0,G06F|H01L|H10B|H10D
12218117,2025-02-04,Method of forming package structure and package structure therefrom,0,G02B|H01L
12218108,2025-02-04,Package and manufacturing method thereof,0,H01L|H10D
12218106,2025-02-04,Backside contact to improve thermal dissipation away from semiconductor devices,0,H01L
12218105,2025-02-04,Package and method of forming the same,0,H01L
12218104,2025-02-04,Method for forming chip package structure with molding layer,0,H01L
12218097,2025-02-04,Bonding to alignment marks with dummy alignment marks,0,H01L
12218095,2025-02-04,Chip package structure having molding layer,0,H01L
12218093,2025-02-04,Semiconductor die connection system and method,0,H01L|H10D
12218089,2025-02-04,Packaged semiconductor device and method of forming thereof,0,H01L
12218082,2025-02-04,Package structure,0,H01L
12218080,2025-02-04,Package structure with reinforced element,0,H01L
12218074,2025-02-04,DC and AC magnetic field protection for MRAM device using magnetic-field-shielding structure,0,H01L|H10B|H10N
12218060,2025-02-04,Integrated chip with graphene based interconnect,0,H01L
12218058,2025-02-04,Integrated circuits having stacked transistors and backside power nodes,0,B82Y|H01L|H10D
12218057,2025-02-04,Integrated circuit with backside interconnections and method of making same,0,B82Y|H01L|H10D
12218051,2025-02-04,Method of manufacturing a semiconductor device including a plurality of circuit components and array of conductive contacts,0,H01L
12218050,2025-02-04,Manufacturing method for semiconductor device,0,H01L
12218049,2025-02-04,Semiconductor structure and method for forming the same,0,H01L|H10D
12218047,2025-02-04,Memory devices and methods of manufacturing thereof,0,G11C|H01L|H10B
12218035,2025-02-04,Barrier structures between external electrical connectors,0,H01L
12218026,2025-02-04,Package structure for heat dissipation,0,H01L
12218023,2025-02-04,Semiconductor package and method of forming the same,0,H01L|H10D
12218022,2025-02-04,Passivation structure with planar top surfaces,0,H01L
12218021,2025-02-04,Semiconductor packages and methods of forming the same,0,H01L
12218020,2025-02-04,Semiconductor packages,0,H01L|H05K
12218015,2025-02-04,Interferometer systems and methods for real time etch process compensation control,0,G03F|H01J|H01L
12218014,2025-02-04,Method for non-destructive inspection of cell etch redeposition,0,G06T|H01L|H10N
12218013,2025-02-04,Gate structures for semiconductor devices,0,H01L|H10D
12218012,2025-02-04,Method of manufacturing semiconductor devices with multiple silicide regions,0,H01L|H10D
12218009,2025-02-04,Semiconductor package and methods of forming the same,0,H01L|H10D
12218007,2025-02-04,Self-aligned via formation using spacers,0,H01L
12218006,2025-02-04,"System, device and methods of manufacture",0,H01L|H10B|H10D
12218005,2025-02-04,Integrated circuit device,0,H01L|H10B|H10N
12218001,2025-02-04,Semiconductor package and method of fabricating semiconductor package,0,H01L
12217999,2025-02-04,Trench isolation process,0,H01L
12217992,2025-02-04,Methods and systems for improving transfer efficiency of an automated material handling system,0,H01L
12217991,2025-02-04,Portable robotic semiconductor pod loader,0,B25J|H01L
12217989,2025-02-04,Semiconductor apparatus and method of collecting residues,0,H01J|H01L
12217976,2025-02-04,Method of fabricating package,0,H01L
12217975,2025-02-04,Semiconductor device having metal gate and poly gate,0,H01L|H10D
12217971,2025-02-04,Method for forming semiconductor device,0,H01L|H10D
12217961,2025-02-04,Hard mask trimming in method for manufacturing semiconductor device,0,B82Y|H01L|H10D
12217960,2025-02-04,Semiconductor devices and methods of manufacture,0,H01L
12217936,2025-02-04,DC bias in plasma process,0,H01J|H01L
12217819,2025-02-04,"Computing device, memory controller, and method for performing an in-memory computation",0,G06N|G11C
12217817,2025-02-04,Memory device and method of forming the same,0,G11C|H01L|H10B|H10N
12216981,2025-02-04,System and method for generating layout diagram including wiring arrangement,0,G06F|Y02P
12216980,2025-02-04,Method and system for fixing violation of layout,0,G06F
12216978,2025-02-04,Routing structure of semiconductor device and forming method thereof,0,G06F|H01L|H10D
12216412,2025-02-04,Frequency-picked methodology for diffraction-based overlay measurement,0,G03F|H01L
12216407,2025-02-04,Method and apparatus for multi-spray RRC process with dynamic control,0,G03F|H01L
12216399,2025-02-04,Method of manufacturing semiconductor device,0,G03F|H01L
12216152,2025-02-04,Gallium nitride-based devices and methods of testing thereof,0,G01R|H01L|H10D
12216077,2025-02-04,BioFET device having a metal crown structure as a sensing layer disposed on an oxide layer formed under a channel region of a transistor,0,G01N|H01L|H10D
12213388,2025-01-28,"Memory cell, integrated circuit, and manufacturing method of memory cell",0,H01L|H10B|H10N
12213385,2025-01-28,Protective passivation layer for magnetic tunnel junctions,0,G01R|G11C|H01F|H01L|H03B|H10B|H10N
12213323,2025-01-28,Embedded backside memory on a field effect transistor,0,H01L|H10B|H10D
12213297,2025-01-28,Semiconductor devices with threshold voltage modulation layer,0,B82Y|H01L|H10B|H10D
12211944,2025-01-28,Semiconductor device with fish bone structure and methods of forming the same,0,H01L|H10B|H10D
12211938,2025-01-28,FinFET device and method of forming same,0,H01L|H10D
12211937,2025-01-28,Field effect transistor device with air gap spacer in source/drain contact,0,H01L|H10D
12211935,2025-01-28,Semiconductor structure and associated fabricating method,0,H01L|H10D
12211930,2025-01-28,Semiconductor device,0,H01L|H10D
12211926,2025-01-28,Method and related apparatus for reducing gate-induced drain leakage in semiconductor devices,0,H01L|H10D
12211922,2025-01-28,Gate air spacer for fin-like field effect transistor,0,H01L|H10D
12211921,2025-01-28,Method for forming FinFET devices with a fin top hardmask,0,H01L|H10D
12211919,2025-01-28,Semiconductor devices and methods of manufacturing thereof,0,B82Y|H01L|H10D
12211917,2025-01-28,Seal ring for semiconductor device,0,B82Y|H01L|H10D
12211901,2025-01-28,Semiconductor device having a doped fin well,0,H01L|H10D
12211900,2025-01-28,Hybrid channel semiconductor device and method,0,B82Y|H01L|H10D
12211897,2025-01-28,Gate-all-around transistor with strained channels,0,B82Y|H01L|H10D
12211895,2025-01-28,Method of manufacturing a semiconductor device and a semiconductor device,0,B82Y|H01L|H10D
12211890,2025-01-28,Barrier layer for metal insulator metal capacitors,0,H01L|H10D
12211871,2025-01-28,Image sensor with scattering structure,0,H01L|H10F
12211862,2025-01-28,Multi-protrusion transfer gate manufacturing method,0,G01R|H01L|H04N|H10D|H10F
12211845,2025-01-28,Semiconductor device and a method for fabricating the same,0,H01L|H10D
12211844,2025-01-28,Semiconductor structure,0,H01L|H10D
12211843,2025-01-28,Manufacturing method of fin-type field effect transistor structure,0,H01L|H10D
12211838,2025-01-28,Device including MIM capacitor and resistor,0,H01L|H10D
12211825,2025-01-28,"Memory array, integrated circuit including the same, and manufacturing method thereof",0,G11C|H01L|H10B|H10D|H10N
12211823,2025-01-28,Semiconductor package with shared barrier layer in redistribution and via and method of manufacturing the same,0,H01L
12211820,2025-01-28,Wafer bonding apparatus and method,0,H01J|H01L
12211818,2025-01-28,Manufacturing method of semiconductor package using jig,0,H01L
12211805,2025-01-28,Trench structure for reduced wafer cracking,0,H01L
12211802,2025-01-28,Package structure and method of fabricating the same,0,H01L
12211799,2025-01-28,Semiconductor packages and methods for forming the same,0,H01L
12211793,2025-01-28,Standard-cell layout structure with horn power and smart metal cut,0,H01L|H10D
12211791,2025-01-28,Semiconductor device including deep vias,0,G06F|H01L
12211790,2025-01-28,Conductive rail structure for semiconductor devices,0,H01L|H10D
12211789,2025-01-28,Three dimensional integrated circuit and fabrication thereof,0,H01L|H10D
12211788,2025-01-28,Hybrid interconnect structure for self aligned via,0,H01L
12211787,2025-01-28,Interconnect structures and methods of fabrication thereof,0,H01L|H10D
12211782,2025-01-28,Semiconductor package dielectric susbtrate including a trench,0,H01L
12211779,2025-01-28,Semiconductor package having multiple substrates,0,H01L
12211766,2025-01-28,Highly protective wafer edge sidewall protection layer,0,H01L
12211756,2025-01-28,Deposition system and method,0,C23C|G01B|G01N|H01J|H01L
12211753,2025-01-28,Semiconductor device,0,B82Y|H01L|H10D
12211752,2025-01-28,FinFET device and method of forming same,0,H01L|H10D
12211750,2025-01-28,Mechanisms for forming FinFET device,0,H01L|H10D
12211749,2025-01-28,Cut EPI process and structures,0,H01L|H10D
12211747,2025-01-28,Method of forming contact metal,0,H01L|H10D
12211741,2025-01-28,Multi-wafer capping layer for metal arcing protection,0,H01L
12211740,2025-01-28,Interconnect structure and methods of forming the same,0,H01L
12211738,2025-01-28,Semiconductor structure and manufacturing method thereof,0,H01L
12211737,2025-01-28,Cleaning chamber for metal oxide removal,0,H01J|H01L
12211727,2025-01-28,Simultaneous bonding approach for high quality wafer stacking,0,H01L
12211707,2025-01-28,Integrated circuit package and method of forming thereof,0,H01L
12211701,2025-01-28,Gate structure of semiconductor device and method of manufacture,0,C23C|H01J|H01L|H10D
12211700,2025-01-28,Selective removal of an etching stop layer for improving overlay shift tolerance,0,H01L|H10D
12211698,2025-01-28,Method composition and methods thereof,0,G03F|H01L
12211686,2025-01-28,Methods of forming SOI substrates,0,H01L
12211574,2025-01-28,Method for error correction coding with multiple hash groupings and device for performing the same,0,G06F|G11C
12211568,2025-01-28,Multi-fuse memory cell circuit and method,0,G11C|H01L|H10B
12210811,2025-01-28,Layout context-based cell timing characterization,0,G06F|G06N
12210756,2025-01-28,"Memory system, operating method and controller",0,G06F
12210286,2025-01-28,Metal-compound-removing solvent and method in lithography,0,C11D|G03F|H01L
12210283,2025-01-28,EUV photoresist with low-activation-energy ligands or high-developer-solubility ligands,0,G03F|H01L
12210188,2025-01-28,Semiconductor package and manufacturing method thereof,0,G02B|H01L
12210187,2025-01-28,Semiconductor structure,0,G02B|H01L
12209015,2025-01-28,MEMS packages and methods of manufacture thereof,0,B81B|B81C|H01L
12209013,2025-01-28,Arched membrane structure for MEMS device,0,B81B|B81C|H01L
12207478,2025-01-21,Memory device and methods of forming same,0,H01L|H10B|H10D|H10N
12206722,2025-01-21,Correcting disruption of a network during a virtual meeting,0,H04L
12206012,2025-01-21,Reducing K values of dielectric films through anneal,0,B82Y|H01L|H10D
12205998,2025-01-21,Semiconductor device with wrap around silicide and hybrid fin,0,H01L|H10D
12205997,2025-01-21,Integrated circuit including backside conductive vias,0,B82Y|H01L|H10D
12205994,2025-01-21,Sacrificial layer for semiconductor process,0,H01L|H10D
12205946,2025-01-21,Semiconductor device structure and methods of forming the same,0,H01L|H10D
12205941,2025-01-21,Integrated circuit and method of forming the same,0,H01L|H10D
12205923,2025-01-21,"Semiconductor device, circuit board structure and manufacturing method thereof",0,H01L|H05K
12205921,2025-01-21,Heterogenous bonding layers for direct semiconductor bonding,0,H01L
12205916,2025-01-21,Honeycomb pattern for conductive features,0,H01L
12205911,2025-01-21,Bonding structure and method of forming same,0,H01L
12205907,2025-01-21,Seal ring structures,0,B82Y|H01L|H10D
12205903,2025-01-21,Semiconductor package and manufacturing method thereof,0,H01L
12205901,2025-01-21,Plasma-damage-resistant interconnect structure and methods for forming the same,0,H01L
12205899,2025-01-21,Method of making semiconductor device including buried conductive fingers,0,G06F|H01L|H10D
12205898,2025-01-21,Metal-oxide-metal cell semiconductor device and method,0,G06F|H01L|H10D
12205896,2025-01-21,Contact via formation,0,H01L|H10D
12205891,2025-01-21,Methods of manufacturing fusible structures,0,H01L|H10B
12205889,2025-01-21,Semiconductor device and method of fabricating the same,0,H01F|H01L|H10D
12205888,2025-01-21,Semiconductor packages and methods of forming the same,0,H01L
12205886,2025-01-21,Hybrid method for forming semiconductor interconnect structure,0,H01L|H10D
12205879,2025-01-21,Symmetrical substrate for semiconductor packaging,0,H01L
12205868,2025-01-21,Oversized via as through-substrate-via (TSV) stop layer,0,H01L
12205866,2025-01-21,Semiconductor device,0,H01L
12205861,2025-01-21,Manufacturing method of semiconductor package including forming cavity in circuit substrate without exposing floor plate,0,H01L
12205860,2025-01-21,Sensor packages,0,H01L
12205859,2025-01-21,Package and printed circuit board attachment,0,H01L|H05K
12205856,2025-01-21,Semiconductor structure including interconnection to probe pad with probe mark,1,H01L
12205855,2025-01-21,Process tool for analyzing bonded workpiece interface,0,G01N|H01L
12205853,2025-01-21,Integrated circuit test method and structure thereof,0,G01R|H01L
12205850,2025-01-21,Gate structures for tuning threshold voltage,0,B82Y|H01L|H10D
12205849,2025-01-21,Semiconductor device structure with source/drain structure and method for forming the same,0,B82Y|H01L|H10D
12205844,2025-01-21,Plasma control method in semiconductor wafer fabrication,0,H01J|H01L
12205840,2025-01-21,Calibration hardware for ion implanter,0,H01J|H01L
12205824,2025-01-21,Patterning material including silicon-containing layer and method for semiconductor device fabrication,0,H01L
12205822,2025-01-21,Nanostructure and manufacturing method thereof,0,H01L|H10D
12205819,2025-01-21,Method and device for forming metal gate electrodes for transistors,0,H01L|H10D
12205816,2025-01-21,Interconnect structure for semiconductor devices,0,H01L
12205670,2025-01-21,Memory system and operating method of memory system,0,G06F|G06N|G11C
12205632,2025-01-21,Memory cell and method of operating the same,0,G06N|G11C
12205017,2025-01-21,Method and apparatus for defect-tolerant memory-based artificial neural network,0,G06N|G11C
12204842,2025-01-21,Optical mode optimization for wafer inspection,0,G03F|G06F|H01L
12204839,2025-01-21,Method for integrated circuit design,0,G06F
12204838,2025-01-21,Structure and method for tying off dummy gate in semiconductor device,0,G06F
12204825,2025-01-21,Function safety and fault management modeling at electrical system level (ESL),0,G06F
12204364,2025-01-21,Systems and methods for multi-phase clock generation,0,G06F|H03K|H03L|H03M|Y02D
12204313,2025-01-21,Method of making semiconductor devices and control system for performing the same,0,G05B|H01L|Y02P
12204248,2025-01-21,Surface charge release in lithography developing process,0,G03F|H01L
12204232,2025-01-21,"Semiconductor device having a gate electrode with a top peripheral portion and a top central portion, and the top peripheral portion is a protrusion or a depression surrounding the top central portion",0,G01S|G03B|G06V|H01L|H04N|H10D
12202015,2025-01-21,Airborne contaminant management method and system,0,B01D|B08B|G05B|G06V|H01J|H01L
12200148,2025-01-14,Method and apparatus for noise injection for PUF generator characterization,0,G06F|G11C|H03K|H04L
12199615,2025-01-14,Integrated circuit and method of forming the same,0,G06F|H03K|H10D
12199609,2025-01-14,Multiple supply voltage tracks and standard cells,0,G06F|H01L|H03K
12199190,2025-01-14,Silicon channel tempering,0,B82Y|H01L|H10D
12199170,2025-01-14,Method of manufacturing a multi-gate device having a semiconductor seed layer embedded in an isolation layer,0,B82Y|H01L|H10D
12199169,2025-01-14,Structure and formation method of semiconductor device structure with nanowires,0,B82Y|H01L|H10D
12199164,2025-01-14,Semiconductor device and manufacturing method thereof,0,H01L|H10D
12199157,2025-01-14,Semiconductor device structure and methods of forming the same,0,H01L|H10D
12199128,2025-01-14,Wavelength tunable narrow band filter,0,G02B|H04N|H10F
12199100,2025-01-14,Multi-gate device integration with separated fin-like field effect transistor cells and gate-all-around transistor cells,0,H01L|H10D
12199097,2025-01-14,Seam free isolation structures and method for making the same,0,B82Y|H01L|H10D
12199095,2025-01-14,Fin field effect transistors having vertically stacked nano-sheet,0,B82Y|H01L|H10D
12199087,2025-01-14,Dummy poly layout for high density devices,0,G06F|H10D
12199086,2025-01-14,Stack-gate circuit,0,G06F|H10D
12199084,2025-01-14,Fan-out package with cavity substrate,0,H01L
12199080,2025-01-14,Electronics card including multi-chip module,0,H01L
12199054,2025-01-14,Method and apparatus for improved wafer coating,0,G03F|H01L
12199051,2025-01-14,Integrated circuit structure and method,0,G02B|H01L
12199049,2025-01-14,Advanced seal ring structure and method of making the same,0,H01L
12199037,2025-01-14,Standard and engineering change order (ECO) cell regions and semiconductor device including the same,0,G06F|H01L|H10D
12199036,2025-01-14,Low resistance interconnect structure for semiconductor device,0,H01L
12199034,2025-01-14,Via rail structure,0,G06F|H01L
12199033,2025-01-14,Extended via semiconductor structure and device,0,H01L|H10D
12199030,2025-01-14,Semiconductor devices including decoupling capacitors,0,B82Y|G11C|H01L|H10D|H10F
12199029,2025-01-14,MIM capacitor with a symmetrical capacitor insulator structure,0,H01L|H10D
12199024,2025-01-14,Semiconductor device and method of manufacture,0,H01L
12198996,2025-01-14,"Integrated fan-out package, package-on-package structure, and manufacturing method thereof",0,H01L
12198988,2025-01-14,Gate formation of semiconductor devices,0,H01L|H10D
12198986,2025-01-14,Dual channel gate all around transistor device and fabrication methods thereof,0,B82Y|H01L|H10D
12198979,2025-01-14,Semiconductor device with multi-layer etch stop structure,0,H01L
12198974,2025-01-14,Dielectric gap-filling process for semiconductor device,0,H01L|H10D
12198956,2025-01-14,Semiconductor storage apparatus with integrated sorter,0,H01L
12198953,2025-01-14,System and method for operating the same,0,H01L
12198939,2025-01-14,Technique for semiconductor manufacturing,0,H01L
12198931,2025-01-14,Ion implantation method for reducing roughness of patterned resist lines,0,G03F|H01L
12198927,2025-01-14,Deposition system and method,0,C23C|H01J|H01L
12198785,2025-01-14,Semiconductor memory devices with dielectric fin structures,0,B82Y|G06F|G11C|H01L|H04L|H10B|H10D
12197138,2025-01-14,Machine learning on overlay management,0,G03F|G06F|G06N|G06V
12197131,2025-01-14,Method for reducing line-end space in integrated circuit patterning,0,G03F|H01J|H01L
12197128,2025-01-14,Photoresist and method,0,G03F|H01L
12197123,2025-01-14,Methods for making semiconductor-based integrated circuits,0,G03F|G06F|H01L|H10D|H10F
12196491,2025-01-14,Adaptive baking method,0,F27B|F27D|G03F|H01L
12194510,2025-01-14,Method and apparatus for semiconductor wafer,0,B08B|H01L
12193241,2025-01-07,Ferroelectric memory device and method of forming the same,0,G11C|H01L|H10B|H10D
12193227,2025-01-07,Etch method for opening a source line in flash memory,0,H01L|H10B|H10D
12193223,2025-01-07,Memory device with improved anti-fuse read current,0,G06F|G11C|H01L|H10B
12193168,2025-01-07,Circuit board and semiconductor device including the same,0,H01L|H05K|Y10T
12193164,2025-01-07,Oxygen and humidity control in storage device,0,H01L|H05K
12191860,2025-01-07,Level shifter circuit and method of operating the same,0,G06F|H03K
12191851,2025-01-07,Method for operating semiconductor device including multi-gated I/O system,0,G06F|H03K
12191401,2025-01-07,Manufacturing method for semiconductor structure having a plurality of fins,0,B82Y|H01L|H10D
12191393,2025-01-07,Low Ge isolated epitaxial layer growth over nano-sheet architecture design for RP reduction,0,B82Y|H01L|H10D
12191380,2025-01-07,Semiconductor device and method,0,H01L|H10D
12191378,2025-01-07,Fin field effect transistor device structure,0,H01L|H10D
12191374,2025-01-07,Semiconductor device with reduced flicker noise,0,H01L|H10D
12191371,2025-01-07,Field effect transistor with disabled channels and method,0,B82Y|H01L|H10D
12191365,2025-01-07,Thicker corner of a gate dielectric structure around a recessed gate electrode for an MV device,0,H01L|H10D
12191347,2025-01-07,High density metal insulator metal capacitor,0,H01L|H10D
12191336,2025-01-07,Image sensor having a gate dielectric structure for improved device scaling,0,H04N|H10F
12191328,2025-01-07,Photodetector with reduced dark current sensitivity and methods of forming the same,0,G01J|H01L|H10F
12191327,2025-01-07,CMOS image sensor having indented photodiode structure,0,H01L|H10D|H10F
12191304,2025-01-07,Method of manufacturing a semiconductor device and a semiconductor device,0,A61B|H01L|H10D
12191294,2025-01-07,Package structure and method of forming the same,0,H01L
12191287,2025-01-07,Package structure,0,H01L
12191283,2025-01-07,Manufacturing method of three-dimensional stacking structure,0,H01L
12191282,2025-01-07,Shared pad/bridge layout for a 3D IC,0,H01L
12191279,2025-01-07,Integrated circuit packages and methods of forming the same,0,H01L
12191272,2025-01-07,Package structure,0,H01L|H10D
12191270,2025-01-07,Integrated circuit package and method of forming same,0,H01L|H10B|H10D
12191265,2025-01-07,Antenna apparatus and method,0,H01L|H01Q
12191262,2025-01-07,Package structure and method for fabricating the same,0,H01L|H10B
12191261,2025-01-07,Semiconductor device including electromagnetic interference (EMI) shielding and method of manufacture,0,H01L
12191251,2025-01-07,Semiconductor device and method of manufacture,0,H01L|H05K
12191250,2025-01-07,Method of forming bottom electrode via for memory device,0,G11C|H01L|H10B|H10N
12191248,2025-01-07,Semiconductor arrangement and method of making,1,H01L|H10D
12191247,2025-01-07,Variable graduated capacitor structure and methods for forming the same,0,B24B|H01L|H10D
12191239,2025-01-07,Stacked via structure disposed on a conductive pillar of a semiconductor die,0,H01L
12191224,2025-01-07,Semiconductor package and manufacturing method thereof,0,H01L
12191222,2025-01-07,Integrated fan out device with a filler-free insulating material,0,H01L
12191214,2025-01-07,System and methods for controlling an amount of primer in a primer application gas,0,H01L
12191212,2025-01-07,Semiconductor method and device,0,H01L|H10D
12191209,2025-01-07,Semiconductor device,0,B82Y|H01L|H10D
12191206,2025-01-07,Method of manufacturing fin spacers having different heights using a polymer-generating etching process,0,H01L|H10D
12191205,2025-01-07,Semiconductor device and manufacturing method thereof,0,B82Y|H01L|H10D
12191203,2025-01-07,Semiconductor package,0,H01L
12191199,2025-01-07,Contact metallization process,0,H01L
12191196,2025-01-07,Method of manufacturing a metal-oxide-semiconductor field-effect transistor (MOSFET) having low off-state capacitance,0,H01L|H10D
12191191,2025-01-07,Semiconductor structure and manufacturing method thereof,0,H01L|H10F
12191185,2025-01-07,Vacuum wafer chuck for manufacturing semiconductor devices,0,B25B|H01L
12191175,2025-01-07,Nozzle having real time inspection functions,0,B05B|H01L
12191174,2025-01-07,Semiconductor processing tool and method of using an embedded chamber,0,G03F|H01L
12191165,2025-01-07,Wafer transfer system and method of use,0,C23C|H01L
12191163,2025-01-07,Packaged semiconductor devices and methods of packaging semiconductor devices,0,H01L
12191158,2025-01-07,Semiconductor device and method,0,H01L
12191155,2025-01-07,Semiconductor structures and method for manufacturing the same,0,H01L|H10D
12191151,2025-01-07,Gate-all-around transistor with reduced source/drain contact resistance,0,B82Y|H01L|H10D
12191147,2025-01-07,Coating composition for photolithography,0,C08L|C09D|G03F|H01L
12191146,2025-01-07,Method of manufacturing semiconductor structure,0,H01L
12191145,2025-01-07,Semiconductor device and formation method thereof,0,H01L|H10D
12191144,2025-01-07,Semiconductor device and manufacturing method thereof,0,C23C|H01L|H10D
12191143,2025-01-07,Semiconductor device and method for forming the same,0,C23C|H01J|H01L|H10D
12190945,2025-01-07,SRAM power-up random number generator,0,G06F|G11C
12190037,2025-01-07,Multiple power domains using nano-sheet structures,0,B82Y|G06F|H01L|H10D
12190036,2025-01-07,Method and system for semiconductor wafer defect review,0,G06F|G06N|G06T
12190034,2025-01-07,Logic circuits with reduced transistor counts,0,G06F|Y02P
12189311,2025-01-07,Reticle carrier and associated methods,0,G03F|H01L
12189304,2025-01-07,Method and structures for acoustic wave overlay error determination,0,G03F|G06T
12189298,2025-01-07,EUV vessel perimeter flow auto adjustment,0,G03F|G06T|G21K|H05G
12189296,2025-01-07,Lithography process and material for negative tone development,0,G03F|H01L
12189293,2025-01-07,Method of manufacturing a semiconductor device,0,G03F|H01L|H10D
12189284,2025-01-07,Method for forming semiconductor device,0,G03F|H01L
12189283,2025-01-07,Particle prevention method in reticle pod,0,G03F|H01L
12188686,2025-01-07,Air curtain device and workpiece processing tool,1,F24F|H01L
12185641,2024-12-31,Silicon oxynitride based encapsulation layer for magnetic tunnel junctions,0,C23C|G11C|H01L|H10B|H10N
12185531,2024-12-31,3D NOR type memory array with wider source/drain conductive lines,0,H01L|H10B
12184795,2024-12-31,PUF method and structure,0,G06F|H04L
12183825,2024-12-31,Thin film transistor including a hydrogen-blocking dielectric barrier and methods for forming the same,0,H01L|H10D
12183823,2024-12-31,Fin field-effect transistor with a gate structure having a dielectric protection layer,0,H01L|H10D
12183808,2024-12-31,Reducing parasitic capacitance for gate-all-around device by forming extra inner spacers,0,B82Y|H01L|H10D
12183806,2024-12-31,Semiconductor devices and methods of fabricating the same,0,B82Y|H01L|H10D
12183805,2024-12-31,Semiconductor device and manufacturing method thereof,0,H01J|H01L|H10D
12183804,2024-12-31,RF switch device with a sidewall spacer having a low dielectric constant,0,H01L|H10D
12183799,2024-12-31,Semiconductor device with gate isolation features and fabrication method of the same,0,B82Y|H01L|H10D
12183797,2024-12-31,Profile control of channel structures for semiconductor devices,0,B82Y|H01L|H10D
12183793,2024-12-31,Method for forming semiconductor device structure with metal-semiconductor compound layer,0,H01L|H10D
12183790,2024-12-31,Semiconductor device structure and methods of forming the same,0,B82Y|H01L|H10D
12183784,2024-12-31,Semiconductor device with air gap on gate structure and method for forming the same,0,H01L|H10D
12183779,2024-12-31,Integrated circuit and method of forming the same,0,H01L|H10D
12183775,2024-12-31,Integrated circuit with FEOL resistor,0,G06F|H01L|H10D
12183767,2024-12-31,Complementary metal-oxide-semiconductor image sensor and method of making,0,H01L|H10D|H10F
12183733,2024-12-31,Semiconductor device structure and methods of forming the same,0,H01L|H10D
12183729,2024-12-31,Integrated circuit filler and method thereof,0,G06F|H01L|H10B|H10D
12183728,2024-12-31,Process control for package formation,0,H01L
12183714,2024-12-31,Package structures and method for forming the same,0,H01L
12183709,2024-12-31,Chip package structure with ring-like structure,0,H01L
12183700,2024-12-31,Semiconductor device package and method of manufacture,0,H01L
12183697,2024-12-31,Semiconductor device having a metal pad and a protective layer for corrosion prevention due to exposure to halogen,0,H01L|H10D
12183695,2024-12-31,Method of manufacturing package structure,0,H01L
12183691,2024-12-31,Semiconductor structure and method of forming the same,0,H01L
12183682,2024-12-31,Semiconductor package and manufacturing method thereof,0,H01L
12183681,2024-12-31,Package structure having bridge structure for connection between semiconductor dies,1,H01L
12183678,2024-12-31,Backside power rail structure and methods of forming same,0,B82Y|H01L|H10D
12183674,2024-12-31,Chip structure with etch stop layer,0,H01L
12183671,2024-12-31,Hybrid metal line structure,0,H01L
12183670,2024-12-31,Semiconductor device including capacitor and resistor,0,H01L|H10D
12183655,2024-12-31,Semiconductor device with enhanced thermal dissipation and method for making the same,0,H01L
12183652,2024-12-31,Integrated circuit structure,0,H01L|H10D
12183640,2024-12-31,Semiconductor device and methods of formation,0,B82Y|H01L|H10D
12183638,2024-12-31,In-situ formation of metal gate modulators,0,H01L|H10D
12183637,2024-12-31,Fin field-effect transistor and method of forming the same,0,H01L|H10D
12183633,2024-12-31,Dielectric cap structure in semiconductor devices and methods of manufacturing the same,0,B82Y|H01L|H10D
12183632,2024-12-31,Bottom lateral expansion of contact plugs through implantation,0,H01L|H10D
12183629,2024-12-31,Selective hybrid capping layer for metal gates of transistors,0,H01L|H10D
12183628,2024-12-31,Integrated circuit and method for manufacturing the same,0,H01L
12183607,2024-12-31,Semiconductor process system and method,0,G03F|G06K|H01L
12183590,2024-12-31,Method of performing gap filling including filling trenches between dummy gate stacks on semiconductor fins/strips with semiconductor material,0,H01L|H10D
12183581,2024-12-31,Method of forming a semiconductor device by driving hydrogen into a dielectric layer from another dielectric layer,0,H01L|H10D
12183579,2024-12-31,Method for manufacturing semiconductor device,0,H01L|H10B|H10D
12183577,2024-12-31,Metal hard masks for reducing line bending,0,H01L
12183573,2024-12-31,Device and method for high pressure anneal,0,H01L|H10D
12183571,2024-12-31,Integrated aligned stealth laser for wafer edge trimming process,0,B23K|H01L
12183550,2024-12-31,Wafer treatment system and method of treating wafer,0,H01J|H01L
12182488,2024-12-31,Semiconductor device including standard-cell-adapted power grid arrangement,0,G06F|H01L
12181991,2024-12-31,Memory block age detection,0,G06F|G11C
12181968,2024-12-31,System and method of reducing logic for multi-bit error correcting codes,0,G06F|G11C|H03M
12181797,2024-12-31,Extreme ultraviolet mask with alloy based absorbers,0,G03F|H01L
12181722,2024-12-31,Structures and process flow for integrated photonic-electric ic package by using polymer waveguide,0,G02B|H01L
12181362,2024-12-31,Device and method for pressure force inspection,0,C25D|G01L|H01L
12180576,2024-12-31,PVD target design and semiconductor devices formed using the same,0,C23C|H01J|H01L
12180064,2024-12-31,Curved cantilever design to reduce stress in MEMS actuator,0,B81B|B81C|G02B|H04N
12179161,2024-12-31,Gas mixing system for semiconductor fabrication,0,B01F|C23C|H01L
12178053,2024-12-24,Memory device and method of forming the same,0,G11C|H01L|H10B|H10D|H10N
12178051,2024-12-24,Magnetic random access memory and manufacturing method thereof,0,B82Y|G11C|H01F|H01L|H10B|H10N
12178032,2024-12-24,Source/drain feature separation structure,0,B82Y|H01L|H10B|H10D
12177370,2024-12-24,PUF generators based on SRAM bit cells,0,G11C|H04L|Y04S
12176829,2024-12-24,Micromechanical arm array in micro-electromechanical system (MEMS) actuators,0,B81B|H02N|H04N
12176435,2024-12-24,Method for forming fin field effect transistor (FinFET) device structure with conductive layer between gate and gate contact,1,H01L|H10D
12176431,2024-12-24,Electronic device employing two-dimensional electron gas with reduced leakage current,0,H01L|H10D
12176425,2024-12-24,Semiconductor device and forming method thereof,0,B82Y|H01L|H10D
12176422,2024-12-24,Controlling fin-thinning through feedback,0,H01L|H10D
12176421,2024-12-24,Semiconductor device and method of manufacturing a semiconductor device,0,H01L|H10D
12176412,2024-12-24,Semiconductor devices and methods of manufacturing thereof,0,B82Y|H01L|H10D
12176411,2024-12-24,Semiconductor device with isolation transistors and back side voltage metal lines,1,B82Y|H01L|H10B|H10D
12176410,2024-12-24,Integrated logic and passive device structure,0,B82Y|H01L|H10D
12176407,2024-12-24,Method of forming a transistor device with a gate structure having a pair of recess regions and a resistive protection layer within,0,H01L|H10D
12176401,2024-12-24,Seam-filling of metal gates with Si-containing layers,0,H01L|H10D
12176400,2024-12-24,Backside contact with air spacer,0,B82Y|H01L|H10D
12176394,2024-12-24,"Different height cell subregions, and semiconductor device having the same",0,G06F|H01L|H10D
12176391,2024-12-24,Semiconductor device structure having an isolation layer to isolate a conductive feature and a gate electrode layer,0,B82Y|H01L|H10D
12176387,2024-12-24,Trench capacitor profile to decrease substrate warpage,0,H01L|H10D
12176361,2024-12-24,Electromagnetic radiation detection method,0,G01R|H01L|H04N|H10D|H10F
12176349,2024-12-24,Semiconductor device and method of manufacture,0,H01L|H10D
12176344,2024-12-24,Methods of forming semiconductor structure,0,H01L|H10D
12176338,2024-12-24,"Semiconductor device, method of and system for manufacturing semiconductor device",0,H01L|H10D
12176337,2024-12-24,Semiconductor devices and methods of manufacturing,0,H01L
12176321,2024-12-24,Semiconductor packages and method of forming the same,0,H01L|H10D
12176319,2024-12-24,Reflow method and system,0,B23K|H01L
12176301,2024-12-24,Package structure and method for forming the same,0,H01L
12176299,2024-12-24,Semiconductor device and manufacturing method thereof,0,H01L
12176288,2024-12-24,Semiconductor device including frontside power mesh and backside power mesh and manufacturing method thereof,0,H01L|H10D
12176286,2024-12-24,Memory device and method of forming the same,1,H01L|H10B
12176282,2024-12-24,Manufacturing method of semiconductor package,0,G02B|H01L
12176279,2024-12-24,Package structure and manufacturing method thereof,0,H01L
12176270,2024-12-24,Package structure with photonic die and method,0,G02B|H01L
12176266,2024-12-24,Through-substrate via formation to enlarge electrochemical plating window,0,H01L|H10F
12176261,2024-12-24,Method of fabricating package structure,0,H01L
12176258,2024-12-24,Semiconductor package and method manufacturing the same,0,H01L
12176257,2024-12-24,Semiconductor structure having an anti-arcing pattern disposed on a passivation layer,0,H01L
12176253,2024-12-24,Deposition system and method,0,C23C|H01J|H01L
12176251,2024-12-24,Semiconductor device with profiled work-function metal gate electrode and method of making,0,H01L|H10D
12176248,2024-12-24,Wafer level dicing method and semiconductor device,0,B23K|H01L
12176247,2024-12-24,Metal oxide composite as etch stop layer,0,H01L
12176246,2024-12-24,Dielectric capping structure overlying a conductive structure to increase stability,0,H01L
12176232,2024-12-24,Stocker system for wafer cassette,0,B65D|H01L
12176228,2024-12-24,High density semiconductor storage system,0,H01L
12176217,2024-12-24,Method for manufacturing a semiconductor using slurry,0,C09G|C09K|C23F|H01L
12176212,2024-12-24,Mandrel structures and methods of fabricating the same in semiconductor devices,0,B82Y|H01L|H10D
12176211,2024-12-24,Reflection mode photomask,0,G03F|H01L
12176206,2024-12-24,Varying temperature anneal for film and structures formed thereby,0,H01L|H10D
12176049,2024-12-24,MIM eFuse memory devices and fabrication method thereof,0,G11C|H01L|H10B
12175180,2024-12-24,Systems and methods for context aware circuit design,0,G06F
12175175,2024-12-24,Systems and methods for generating synthesizable netlists from register transfer level designs,0,G06F|Y02P
12174540,2024-12-24,Method of manufacturing a semiconductor device,0,G03F|H01L
12174529,2024-12-24,Method for manufacturing semiconductor device,0,G03F|G06F
12174528,2024-12-24,Storage environment monitoring system and methods of operation,0,G03F|G05B|G06N
12174415,2024-12-24,Semiconductor package and manufacturing method thereof,0,G02B|H01L
12173736,2024-12-24,Gas transport system,0,C23C|F15D|H01J|H01L
12172117,2024-12-24,Laminar gas flow filter,0,B01D|H01L
12171092,2024-12-17,Layout of static random access memory periphery circuit,0,G11C|H01L|H10B|H10D
12171091,2024-12-17,Multi-layer high-k gate dielectric structure,0,H01L|H10B|H10D
12170335,2024-12-17,Epitaxial structures for semiconductor devices,0,B82Y|H01L|H10D
12170334,2024-12-17,Isolation structures and methods of forming the same in field-effect transistors,0,B82Y|H01L|H10D
12170331,2024-12-17,Conductive structures and methods of formation,0,H01L|H10D
12170327,2024-12-17,Semiconductor structure and manufacturing method of the same,0,H01L|H10D
12170325,2024-12-17,Method of manufacturing a semiconductor device and a semiconductor device,0,H01L|H10D
12170321,2024-12-17,Fin field effect transistor having conformal and non-conformal gate dielectric layers,0,H01L|H10D
12170320,2024-12-17,Semiconductor device and method of manufacture,0,H01L|H10D
12170314,2024-12-17,Semiconductor device and manufacturing method thereof,0,H01L|H10D
12170284,2024-12-17,Semiconductor on insulator having a semiconductor layer with different thicknesses,0,H01L|H10D
12170280,2024-12-17,Method of manufacturing gate structure and method of manufacturing fin-field effect transistor,0,H01L|H10D
12170277,2024-12-17,Integrated circuit and manufacturing method of the same,0,B82Y|G06F|H01L|H10D
12170274,2024-12-17,Semiconductor packages and methods of forming same,0,H01G|H01L|H10D
12170267,2024-12-17,Semiconductor device and method of manufacture,0,H01L
12170265,2024-12-17,Semiconductor package,0,G11C|H01L|H10B|H10D
12170264,2024-12-17,Integrated circuit packages and methods of forming the same,0,H01L
12170246,2024-12-17,Semiconductor device with contact structure,0,G06N|H01L
12170245,2024-12-17,Contact features and methods of fabricating the same in Fin field-effect transistors (FinFETs),0,H01L|H10D
12170243,2024-12-17,Dielectric anchors for anchoring a conductive pillar,0,H01L
12170242,2024-12-17,Fan-out wafer level package structure,0,H01L
12170241,2024-12-17,Embedded metal insulator metal structure,0,H01L|H10D
12170238,2024-12-17,Semiconductor die package with multi-lid structures and method for forming the same,0,H01L
12170237,2024-12-17,Semiconductor structure and manufacturing method thereof,0,H01L
12170236,2024-12-17,Method for forming package structure,0,H01L
12170235,2024-12-17,Seal ring structure for semiconductor device and the method thereof,0,B82Y|H01L|H10D
12170234,2024-12-17,Daisy-chain seal ring structure,0,H01L
12170231,2024-12-17,Gate-all-around device with trimmed channel and dipoled dielectric layer and methods of forming the same,0,H01L|H10D
12170227,2024-12-17,Stacked semiconductor device with nanostructure channels,0,B82Y|H01L|H10D
12170223,2024-12-17,Method of fabricating redistribution circuit structure,0,H01L
12170218,2024-12-17,Method for cleaning electrostatic chuck,0,B08B|C23C|H01L
12170214,2024-12-17,Semiconductor device manufacturing system and method for manufacturing semiconductor device,0,G05B|G05D|H01L
12170208,2024-12-17,Method for managing temperature in semiconductor fabrication facility,0,H01L
12170207,2024-12-17,Stacked semiconductor devices and methods of forming same,0,H01L
12170205,2024-12-17,Methods for fabricating semiconductor structures,0,H01L
12170203,2024-12-17,Integrated circuit with conductive via formation on self-aligned gate metal cut,0,B82Y|H01L|H10D
12170202,2024-12-17,Formation and in-situ etching processes for metal layers,0,H01L|H10D
12170199,2024-12-17,Cyclic spin-on coating process for forming dielectric material,0,B05D|G03F|H01L|H10D
12170195,2024-12-17,Post-CMP cleaning and apparatus,0,B08B|H01L
12170125,2024-12-17,Memory device and electronic device,0,G06F|G11C
12169679,2024-12-17,Transmission gate structure,0,G03F|G06F|H03K|H10D
12169676,2024-12-17,"PUF cell array, system and method of manufacturing same",0,G06F|H04L|H10D
12169675,2024-12-17,Automatic generation of layouts for analog integrated circuits,0,G06F
12169671,2024-12-17,Apparatus and method for mapping foundational components during design porting from one process technology to another process technology,0,G06F|Y02P
12169369,2024-12-17,Storage for extreme ultraviolet light lithography,0,G03F|G05B|G06N
12169179,2024-12-17,Method and apparatus for monitoring edge bevel removal area in semiconductor apparatus and electroplating system,0,C25D|G01N|G06T|H01L|H04N
12167608,2024-12-10,Methods of forming three-dimensional memory devices,0,G11C|H01L|H10B|H10D
12167594,2024-12-10,Semiconductor device and manufacturing method thereof,0,G11C|H01L|H10B|H10D
12167583,2024-12-10,Method of forming semiconductor device with increased unit density,0,H01L|H10B|H10D
12166492,2024-12-10,Voltage droop monitor and voltage droop monitoring method,0,G04F|H03L|H04L
12166130,2024-12-10,Silicon on insulator semiconductor device with mixed doped regions,0,H01L|H10D
12166128,2024-12-10,Multi-layer film device and method,0,H01L|H10D
12166127,2024-12-10,Semiconductor device and method of forming same,0,H01L|H10D
12166126,2024-12-10,Gate structure and semiconductor device having the same,0,H01L|H10D
12166113,2024-12-10,Semiconductor device and method of fabricating the same,0,H01L|H10D
12166100,2024-12-10,Nanosheet device with dipole dielectric layer and methods of forming the same,0,B82Y|H01L|H10D
12166096,2024-12-10,Semiconductor device structure with uneven gate profile,0,H01L|H10D
12166095,2024-12-10,Semiconductor device and method,0,H01L|H10D
12166092,2024-12-10,Method for forming source/drain contacts utilizing an inhibitor,0,H01L|H10D
12166088,2024-12-10,Source/drain contact structure,0,H01L|H10D
12166078,2024-12-10,Contact structure for semiconductor device and method,0,H01L|H10D
12166076,2024-12-10,Semiconductor device and methods of forming the same,0,B82Y|H01L|H10D
12166074,2024-12-10,Gate structure in semiconductor device and method of forming the same,0,B82Y|H01L|H10D
12166071,2024-12-10,Dielectric fins with air gap and backside self-aligned contact,0,B82Y|H01L|H10D
12166069,2024-12-10,Semiconductor device and manufacturing method thereof,0,A61N|H01L|H10B|H10D
12166048,2024-12-10,Pixel array including octagon pixel sensors,0,H04N|H10F
12166040,2024-12-10,Integrated circuit and manufacturing method thereof,0,H01L|H10D
12166038,2024-12-10,Semiconductor device and a method for fabricating the same,0,H01L|H10D
12166036,2024-12-10,Multi-gate device and related methods,0,H01L|H10D
12166029,2024-12-10,Integrated circuit device with power control circuit having various transistor types and method,0,G06F|H10D
12166026,2024-12-10,Semiconductor packages and methods for forming the same,0,H01L
12166025,2024-12-10,Semiconductor devices and methods of manufacturing,0,H01L
12166016,2024-12-10,Packaged semiconductor devices including backside power rails and methods of forming the same,0,B82Y|H01L|H10D
12166015,2024-12-10,Semiconductor package and manufacturing method of semiconductor package,0,H01L
12166014,2024-12-10,Manufacturing method of package,0,H01L
12165997,2024-12-10,Semiconductor device and method of manufacturing the same,0,H01L
12165996,2024-12-10,Bond pad with enhanced reliability,0,H01L
12165992,2024-12-10,Package structure and fabricating method thereof,0,H01L
12165990,2024-12-10,Semiconductor device,0,H01L
12165985,2024-12-10,Semiconductor device and method,0,H01L
12165980,2024-12-10,Semiconductor package and methods of manufacturing,0,H01L
12165978,2024-12-10,Package structure and method of manufacturing the same,0,H01L
12165975,2024-12-10,Method of forming interconnect structure having a barrier layer,0,B82Y|H01L|H10D
12165973,2024-12-10,Semiconductor device with backside power rail and method for forming the same,0,B82Y|H01L|H10D
12165972,2024-12-10,Method of manufacturing conductive lines in a circuit,0,G06F|H01L|H10D
12165971,2024-12-10,Package having different metal densities in different regions and manufacturing method thereof,0,H01L
12165970,2024-12-10,Semiconductor memory structure and interconnect structure of semiconductor memory structure,0,H01L|H10B
12165969,2024-12-10,Integrated circuit device and method,0,H01L
12165966,2024-12-10,Package and method of manufacturing the same,0,H01L
12165955,2024-12-10,Semiconductor arrangement and method for making,0,H01L|H10D
12165952,2024-12-10,Interposer directly bonded to bonding pads on a plurality of dies,0,H01L
12165947,2024-12-10,Semiconductor devices and method for forming the same,0,B82Y|H01L|H10D
12165946,2024-12-10,Semiconductor package and manufacturing method thereof,0,H01L
12165945,2024-12-10,Thermal interconnect structure for thermal management of electrical interconnect structure,0,H01L
12165941,2024-12-10,Semiconductor device and method of manufacture,0,H01L|H05K
12165936,2024-12-10,End point control in etching processes,0,H01J|H01L|H10D
12165935,2024-12-10,Physical vapor deposition process apparatus and method of optimizing thickness of a target material film deposited using the same,0,C23C|H01J|H01L
12165929,2024-12-10,Semiconductor device and method,0,H01L|H10D
12165926,2024-12-10,FinFET device structure having dielectric features between a plurality of gate electrodes and methods of forming the same,0,H01L|H10D
12165925,2024-12-10,Fin field effect transistor having airgap and method for manufacturing the same,0,H01L|H10D
12165923,2024-12-10,Method of manufacturing a semiconductor device,0,H01L|H10D
12165920,2024-12-10,Semiconductor structure and method for forming the same,0,H01L
12165915,2024-12-10,Semiconductor device contact and method of making same,0,H01L|H10D
12165914,2024-12-10,Air spacer surrounding conductive features and method forming same,0,H01L
12165912,2024-12-10,Semiconductor structure with air gap and method sealing the air gap,0,H01L|H10D
12165911,2024-12-10,Method for forming a semiconductor-on-insulator (SOI) substrate,0,H01L
12165909,2024-12-10,Screwless semiconductor processing chambers,0,C23C|H01J|H01L
12165906,2024-12-10,Apparatus and methods for handling semiconductor part carriers,0,B25J|B65G|G05B|H01L|H04N
12165901,2024-12-10,System and method for ring frame cleaning and inspection,0,H01L
12165898,2024-12-10,Adjustable wafer chuck,0,H01L
12165888,2024-12-10,Method and system for bonding,0,H01L
12165887,2024-12-10,Wafer cleaning apparatus and method,0,H01L
12165875,2024-12-10,Semiconductor device and methods of formation,0,H01J|H01L|H10D
12165873,2024-12-10,Method of manufacturing a semiconductor device,0,H01J|H01L|H10D
12165869,2024-12-10,Transistors comprising a vertical stack of elongated semiconductor features,0,H01L|H10D
12165868,2024-12-10,Semiconductor device in a containment structure including a buried layer,0,H01L|H10D
12165867,2024-12-10,Method for reducing charging of semiconductor wafers,0,H01L
12165865,2024-12-10,Efuse with fuse walls and method of manufacturing the same,0,G11C|H01L|H10B
12165851,2024-12-10,Plasma processing method for manufacturing semiconductor structure,1,H01J|H01L
12164882,2024-12-10,In-memory computation circuit and method,0,G06F|G11C
12164854,2024-12-10,"Method, non-transitory computer-readable medium, and apparatus for arranging electrical components within a semiconductor device",0,G06F
12164853,2024-12-10,Method for generating routing structure of semiconductor device,0,G06F
12164235,2024-12-10,Semiconductor processing tool and methods of operation,0,G03F|H01L
12164232,2024-12-10,"Method for removing resistor layer, and method of manufacturing semiconductor",0,G03F|H01L
12164152,2024-12-10,Method of fabricating semiconductor structure,0,G02B|H01L
12164034,2024-12-10,Pixel array including time-of-flight sensors,0,G01S|H04N|H10F
12162134,2024-12-10,System with substrate carrier deterioration detection and repair,0,B23P|B25J|G01B|G01N|H01L|Y10T
12161056,2024-12-03,Memory structure,0,H01L|H10B|H10N
12160985,2024-12-03,Shared bit lines for memory cells,0,B82Y|G11C|H01L|H10B|H10D
12159925,2024-12-03,Semiconductor device and method,0,H01L|H10D
12159924,2024-12-03,Structure and method for multigate devices with suppressed diffusion,0,B82Y|H01L|H10B|H10D
12159922,2024-12-03,Method of fabricating semiconductor device,0,H01L|H10D
12159916,2024-12-03,Method for fabricating metal gate devices and resulting structures,0,H01L|H10D
12159902,2024-12-03,Semiconductor device structure and methods of forming the same,0,B82Y|H01L|H10D
12159870,2024-12-03,Semiconductor structure and forming method thereof,0,H01L|H10D
12159869,2024-12-03,Backside interconnect structures for semiconductor devices and methods of forming the same,0,H01L|H10D
12159862,2024-12-03,"Interconnect structures, packaged semiconductor devices, and methods of packaging semiconductor devices",0,H01L
12159860,2024-12-03,Singulation and bonding methods and structures formed thereby,0,H01L
12159853,2024-12-03,Package structure including IPD and method of forming the same,0,H01L|H10D
12159851,2024-12-03,Package structure having hollow cylinders and method of fabricating the same,0,H01L
12159847,2024-12-03,Integrated fan-out structures and methods for forming the same,0,H01L
12159839,2024-12-03,Semiconductor packages,0,H01L
12159838,2024-12-03,Method of forming an interconnect structure having an air gap and structure thereof,0,H01L
12159837,2024-12-03,Chemical direct pattern plating method,0,H01L
12159830,2024-12-03,Nitrogen plasma treatment for improving interface between etch stop layer and copper interconnect,0,H01L
12159827,2024-12-03,Middle end of line decoupling capacitors for semiconductor devices and methods of manufacturing thereof,0,H01L|H10D
12159822,2024-12-03,Method of manufacturing a semiconductor package having conductive pillars,0,H01L
12159814,2024-12-03,Semiconductor packages and methods for forming the same,0,B82Y|H01L|H10D
12159812,2024-12-03,Method of forming semiconductor device,0,H01L
12159809,2024-12-03,System and method for measuring device inside through-silicon via surroundings,0,G01R|H01L
12159803,2024-12-03,Profile of deep trench isolation structure for isolation of high-voltage devices,0,H01L|H10D
12159791,2024-12-03,Info packages including thermal dissipation blocks,0,H01L
12159787,2024-12-03,Method of manufacturing a semiconductor device and pattern formation method,0,C23C|G03F|H01L
12159092,2024-12-03,Method for coloring circuit layout and system for performing the same,0,G03F|G06F
12158332,2024-12-03,Thin film metrology,0,G01B|G01Q|H01L
12157952,2024-12-03,Method of controlling chemical concentration in electrolyte,0,C25D|F16K|H01L
12157667,2024-12-03,Anti-stiction process for MEMS device,0,B81B|B81C|H01J|H01L
12156485,2024-11-26,Memory cell and semiconductor device having the same,0,H01L|H10B|H10N
12156409,2024-11-26,Memory layout for reduced line loading,0,G11C|H01L|H10B|H10N
12155307,2024-11-26,Power module,0,H01L|H02M|H03H
12154986,2024-11-26,Semiconductor device and method,0,H01L|H10D
12154974,2024-11-26,Source/drain formation with reduced selective loss defects,0,H01L|H10D
12154973,2024-11-26,Fin field-effect transistor device and method,0,H01L|H10D
12154969,2024-11-26,Semiconductor device structure with metal gate stack,0,H01L|H10D
12154962,2024-11-26,Semiconductor device and manufacturing method thereof,0,H01L|H10D
12154960,2024-11-26,Semiconductor device and manufacturing method thereof,0,H01L|H10D
12154957,2024-11-26,Semiconductor devices and methods of manufacture,0,H01L|H10D
12154949,2024-11-26,Transistor contacts and methods of forming the same,0,H01L|H10D
12154946,2024-11-26,Semiconductor device structure,1,B82Y|H01L|H10D
12154938,2024-11-26,Ferroelectric MFM capacitor array and methods of making the same,0,H01L|H10B|H10D
12154903,2024-11-26,Fin-based field effect transistors,0,H01L|H10D
12154902,2024-11-26,Semiconductor device and manufacturing method thereof,0,H01L|H10D
12154897,2024-11-26,Package structures,0,H01L|H10D
12154896,2024-11-26,Three-dimensional integrated circuit packages and methods of forming the same,0,H01L|H10D
12154888,2024-11-26,Semiconductor package and method of manufacturing the same,0,H01L
12154876,2024-11-26,Semiconductor interconnect structure and method,0,H01L
12154875,2024-11-26,Package and method of fabricating the same,0,H01L
12154869,2024-11-26,Semiconductor package with high density of through-silicon vias (TSV),1,H01L
12154867,2024-11-26,"Multiplexer cell and semiconductor device having camouflage design, and method for forming multiplexer cell",0,H01L|H03K|H10D
12154862,2024-11-26,System and method for aligned stitching,0,G03F|H01L
12154856,2024-11-26,Methods of manufacturing via structures on source/drain contacts,0,H01L|H10D
12154851,2024-11-26,Method of forming a semiconductor device with inter-layer vias,0,G06F|H01L
12154850,2024-11-26,Semiconductor interconnection structures and methods of forming the same,0,H01L
12154849,2024-11-26,Capacitor formed with high resistance layer and method of manufacturing same,0,H01L|H10D
12154846,2024-11-26,3DIC package with interposer formed by spin on process,0,H01L|Y10T
12154842,2024-11-26,Heat dissipation structures for three-dimensional system on integrated chip structure,0,H01L
12154838,2024-11-26,Semiconductor arrangement and method of forming,0,H01L
12154831,2024-11-26,Gate structure of a semiconductor device and method of forming same,0,H01L|H10D
12154829,2024-11-26,Method of manufacturing semiconductor devices and semiconductor devices,0,H01L|H10D
12154828,2024-11-26,Semiconductor device having a 2-D material layer including a channel region and source/drain regions and method for forming the same,0,H01L|H10D
12154822,2024-11-26,Dummy fin structures and methods of forming same,0,H01L|H10D
12154813,2024-11-26,Electrostatic chuck sidewall gas curtain,0,H01J|H01L
12154809,2024-11-26,Automated material handling systems,0,H01L
12154808,2024-11-26,System and method for wafer manufacturing process management,0,B60L|B65G|G05B|H01L
12154784,2024-11-26,Semiconductor devices and methods of manufacture,0,H01L|H10D
12153868,2024-11-26,Integrated circuit having non-integral multiple pitch,0,G06F|H01L|H10D
12153350,2024-11-26,Method of manufacturing semiconductor devices,0,G03F|H01J|H01L
12153341,2024-11-26,"Cleaning method, method for forming semiconductor structure and system thereof",0,B08B|G03F|H01L
12153339,2024-11-26,Network type pellicle membrane and method for forming the same,1,B82Y|G03F|H01L
12151324,2024-11-26,Methods for inserting a fastener into a wafer carrier,0,B23P|B25B|B25J|H01L|Y10T
12151213,2024-11-26,"Method of manufacturing semiconductor devices including the steps of removing one or more of the nanotubes from the stack of nanotubes, and/or removing spacers that surrounds each of the plurality of nanotubes, and forming gate dielectric and/or gate electrode to the nanotubes",0,B01D|B82Y|H01L|H10D|H10K
12150308,2024-11-19,Semiconductor chip,0,H01L|H10B|H10D
12149643,2024-11-19,Device signature based on trim and redundancy information,0,G11C|H04L
12149243,2024-11-19,Level shifting circuit manufacturing method,0,G06F|H03K|H10D
12148843,2024-11-19,Semiconductor device with treated interfacial layer on silicon germanium,0,H01L|H10D
12148837,2024-11-19,Semiconductor devices,0,B82Y|H01L|H10D
12148831,2024-11-19,Semiconductor device and a method for fabricating the same,0,H01L|H10D
12148829,2024-11-19,Method of manufacturing semiconductor device including ferroelectric layer having nano crystals,0,H01L|H10D
12148828,2024-11-19,Semiconductor device and manufacturing method thereof,0,H01L|H10B|H10D
12148827,2024-11-19,Method of making an integrated circuit with drain well having multiple zones,0,A61B|A61M|H01L|H10D
12148816,2024-11-19,Devices having a semiconductor material that is semimetal in bulk and methods of forming the same,0,H01L|H10D
12148815,2024-11-19,Fin field effect transistor device structure,0,H01L|H10D
12148814,2024-11-19,Semiconductor device,0,H01L|H10D
12148813,2024-11-19,Field-effect transistor device with gate spacer structure,0,H01L|H10D
12148810,2024-11-19,Semiconductor device and method,0,B82Y|H01L|H10D
12148807,2024-11-19,Backside contact structures with stacked metal silicide layers for source/drain region of fin field transistors,0,B82Y|H01L|H10D
12148805,2024-11-19,Semiconductor structure with wraparound backside amorphous layer,0,B82Y|H01L|H10D
12148792,2024-11-19,Structure and formation method of semiconductor device structure with gate stack,0,H01L|H10D
12148756,2024-11-19,Selective polysilicon growth for deep trench polysilicon isolation structure,0,H01L|H10D
12148754,2024-11-19,Integrated circuit structure with hybrid cell design,1,G06F|H10D
12148753,2024-11-19,Semiconductor structure and method of forming the same,0,H01L|H10D
12148752,2024-11-19,High voltage transistor structures,0,H01L|H10D
12148750,2024-11-19,Work function design to increase density of nanosheet devices,0,B82Y|H01L|H10D
12148745,2024-11-19,Integrated hybrid standard cell structure with gate-all-around device,0,G06F|H01L|H10D
12148735,2024-11-19,Memory device and manufacturing method thereof,0,H01L
12148733,2024-11-19,Shift control method in manufacture of semiconductor device,0,H01L
12148732,2024-11-19,Package structure and method of fabrcating the same,0,H01L
12148728,2024-11-19,Multi-chip integrated fan-out package,0,H01L
12148719,2024-11-19,Forming large chips through stitching,0,H01L
12148706,2024-11-19,Substrate loss reduction for semiconductor devices,0,H01L|H10D
12148700,2024-11-19,"Semiconductor device, and associated method and system",0,H01L|H10D
12148696,2024-11-19,Methods for reducing dual damascene distortion,0,H01L
12148694,2024-11-19,Semiconductor device with patterned ground shielding,0,H01L|H10D
12148692,2024-11-19,Semiconductor package and manufacturing method thereof,0,H01L
12148691,2024-11-19,Three-dimensional integrated structure and manufacturing method thereof,0,H01L|H10B|H10D
12148684,2024-11-19,Package structure and method,0,H01L
12148678,2024-11-19,Semiconductor package and manufacturing method thereof,0,H01L
12148673,2024-11-19,FinFET devices and methods of forming the same,0,H01L|H10D
12148672,2024-11-19,Hybrid fin structure of semiconductor device and method of forming same,0,H01L|H10D
12148671,2024-11-19,Semiconductor devices and methods of manufacturing thereof,0,H01L|H10D
12148664,2024-11-19,Semiconductor device and method having a through substrate via and an interconnect structure,0,H01L
12148661,2024-11-19,Method of forming integrated fan-out packages with built-in heat sink,0,H01L
12148659,2024-11-19,Contact conductive feature formation and structure,0,H01L|H10D
12148657,2024-11-19,Semiconductor structure and method for forming the same,0,H01L
12148656,2024-11-19,Method of manufacturing semiconductor device and semiconductor devices,0,H01L
12148653,2024-11-19,Method of manufacturing semiconductor devices,0,H01J|H01L|H10D
12148652,2024-11-19,Silicon oxide layer for oxidation resistance and method forming same,0,H01L|H10D
12148651,2024-11-19,Chuck design and method for wafer,0,B25B|H01L
12148622,2024-11-19,Semiconductor devices,0,H01L
12148620,2024-11-19,Tuning threshold voltage through meta stable plasma treatment,0,G03F|H01L|H10D
12148610,2024-11-19,Spin on carbon composition and method of manufacturing a semiconductor device,0,C09D|G03F|H01L
12148465,2024-11-19,Method of operating an integrated circuit and integrated circuit,0,G06F|G11C
12148236,2024-11-19,Optical sensor and methods of making the same,0,G02B|G06F|G06V|H10F
12147784,2024-11-19,Compute in memory,0,G06F|G11C
12147752,2024-11-19,"Pre-characterization mixed-signal design, placement, and routing using machine learning",0,G06F|G06N
12147750,2024-11-19,Multiplexer,0,G06F|H01L|H03K|H10D
12147159,2024-11-19,Semiconductor device and method of manufacture,0,C08K|G03F|H01L
12146483,2024-11-19,System for supplying chemical solution,0,F04B|F04D|G01R|H01L
12144182,2024-11-12,Memory device and method for making same,0,H01L|H10B|H10D
12144173,2024-11-12,Seal method to integrate non-volatile memory (NVM) into logic or bipolar CMOS DMOS (BCD) technology,0,H01L|H10B|H10D
12144065,2024-11-12,Warpage control in the packaging of integrated circuits,0,B23K|H01L|H05B
12142695,2024-11-12,Transistor device having fin-shaped channel and methods for forming the same,0,H01L|H10D
12142685,2024-11-12,FinFET device with high-K metal gate stack,0,H01L|H10D
12142684,2024-11-12,Cut metal gate in memory macro edge and middle strap,0,H01L|H10B|H10D
12142682,2024-11-12,Method of manufacturing semiconductor devices and semiconductor devices,0,H01L|H10D
12142681,2024-11-12,Semiconductor device having a shaped epitaxial region with shaping section,0,H01L|H10D
12142668,2024-11-12,Semiconductor device and method,0,H01L|H10D
12142666,2024-11-12,Semiconductor device having a gate structure with different lengths between laterally etched spacers,0,H01L|H10D
12142664,2024-11-12,Reducing metal gate overhang by forming a top-wide bottom-narrow dummy gate electrode,0,H01L|H10D
12142663,2024-11-12,Method for forming source/drain contacts,0,H01L|H10D
12142659,2024-11-12,Transistor gate structures and methods of forming the same,0,B82Y|H01L|H10D
12142657,2024-11-12,Gate structure for multi-gate device and related methods,1,H01L|H10D
12142655,2024-11-12,Transistor gate structures and methods of forming the same,0,B82Y|H01L|H10D
12142651,2024-11-12,Integrated circuit multi-gate transistors structure with gate via and manufacturing method thereof,0,B82Y|H01L|H10D
12142647,2024-11-12,Self-aligning backside contact process and devices thereof,0,B82Y|H01L|H10D
12142640,2024-11-12,Semiconductor structures with multiple threshold voltage offerings and methods thereof,0,B82Y|H01L|H10D
12142637,2024-11-12,Semiconductor device and method of manufacturing the same,0,H01L|H10D
12142628,2024-11-12,Method of forming semiconductor device,0,H01L|H10F
12142611,2024-11-12,Semiconductor structure for reducing stray capacitance and method of forming the same,0,G06F|H10D
12142609,2024-11-12,Dummy fin between first and second semiconductor fins,0,H01L|H10D
12142597,2024-11-12,Integrated fan-out package and the methods of manufacturing,0,H01L
12142594,2024-11-12,"Tools and systems for processing semiconductor devices, and methods of processing semiconductor devices",0,H01L|Y10T
12142585,2024-11-12,Devices and methods for enhancing insertion loss performance of an antenna switch,0,H01L|H10D
12142582,2024-11-12,Organic interposer including a dual-layer inductor structure and methods of forming the same,0,H01L|H10D
12142579,2024-11-12,Package structure and manufacturing method thereof,0,H01L
12142574,2024-11-12,Semiconductor devices and methods of manufacture,0,H01L
12142569,2024-11-12,Integrated chip for standard logic performance improvement having a back-side through-substrate-via and method for forming the integrated chip,0,H01L
12142565,2024-11-12,Different via configurations for different via interface requirements,0,H01L|H10D
12142563,2024-11-12,Dual power structure with efficient layout,0,G06F|H01L|H10D
12142560,2024-11-12,Semiconductor packages and methods of forming same,0,H01L
12142557,2024-11-12,Integrated chip having a back-side power rail,0,B82Y|H01L|H10D
12142542,2024-11-12,Semiconductor device having a thermal contact and method of making,0,H01L|H10D
12142533,2024-11-12,Method of manufacturing a semiconductor device and a semiconductor device,0,B82Y|H01L|H10D
12142531,2024-11-12,Pre-deposition treatment for FET technology and devices formed thereby,0,H01L|H10D
12142529,2024-11-12,Semiconductor device including a gate-all-around field effect transistor,0,B82Y|H01L|H10D
12142524,2024-11-12,Via for component electrode connection,0,H01L|H10D|H10H
12142521,2024-11-12,Interconnect structure and semiconductor device having the same,0,H01L
12142520,2024-11-12,Middle-of-line interconnect structure having air gap and method of fabrication thereof,0,H01L|H10D
12142514,2024-11-12,Clamp ring and method of using clamp ring,0,C23C|H01L
12142507,2024-11-12,Systems and methods for air flow optimization in environment for semiconductor device,0,H01L
12142499,2024-11-12,Pickup apparatus and method of using the same,0,H01L
12142497,2024-11-12,"Heating platform, thermal treatment and manufacturing method",0,G05D|H01L|H05B
12142494,2024-11-12,Small gas flow monitoring of dry etcher by OES signal,0,H01J|H01L
12142490,2024-11-12,Performing annealing process to improve Fin quality of a FinFET semiconductor,0,H01L|H10D
12142488,2024-11-12,Dishing prevention structure embedded in a gate electrode,0,H01L|H10D
12142485,2024-11-12,Semiconductor structure and manufacturing method thereof,0,H01L
12141584,2024-11-12,Power efficient multi-bit storage system,0,G06F|G11C|H03K
12141516,2024-11-12,System and method for improving design performance through placement of functional and spare cells by leveraging LDE effect,0,G06F
12140342,2024-11-12,Makeup air handling unit in semiconductor fabrication building and method for cleaning air using the same,0,B01D|F24F|H01L
12137571,2024-11-05,Integrated circuit including three-dimensional memory device,0,G11C|H01L|H10B
12137566,2024-11-05,Peripheral circuitry under array memory device and method of fabricating thereof,0,H01L|H10B|H10D
12137548,2024-11-05,"Four CPP wide memory cell with buried power grid, and method of fabricating same",0,G03F|G06F|H01L|H10B|H10D
12136660,2024-11-05,"Semiconductor device, and method for protecting low-k dielectric feature of semiconductor device",0,B82Y|H01L|H10D
12136659,2024-11-05,Negative-capacitance and ferroelectric field-effect transistor (NCFET and FE-FET) devices,0,H01L|H10B|H10D
12136658,2024-11-05,Integrated circuit with doped low-k sidewall spacers for gate stacks,0,H01L|H10D
12136657,2024-11-05,Field-effect transistor and method of forming the same,0,B82Y|H01L|H10D
12136644,2024-11-05,Process for tuning via profile in dielectric material,0,H01L|H10D
12136627,2024-11-05,3DIC structure for high voltage device on a SOI substrate,0,H01L|H10D
12136619,2024-11-05,Methods of manufacturing three-dimensional integrated circuit structures,0,H01L
12136612,2024-11-05,Three-dimension large system integration,0,H01L
12136609,2024-11-05,Semiconductor device and method of manufacture,0,G11C|H01L|H03K
12136600,2024-11-05,Grounded metal ring structure for through-silicon via,0,H01L
12136593,2024-11-05,Electronic apparatus including antennas and directors,0,H01L|H01Q
12136572,2024-11-05,Method for forming semiconductor device structure with gate and resulting structures,0,H01L|H10D
12136571,2024-11-05,Methods for fabricating FinFETs having different fin numbers and corresponding FinFETs thereof,0,H01L|H10D
12136570,2024-11-05,Graphene layer for low resistance contacts and damascene interconnects,0,B82Y|H01L|H10D
12136567,2024-11-05,Fully self-aligned interconnect structure,0,H01L
12136566,2024-11-05,Semiconductor device and method of manufacture,0,H01L
12136556,2024-11-05,Sonar sensor in processing chamber,0,C23C|G01S|H01L
12136466,2024-11-05,Header layout design including backside power rail,0,G11C|H01L|H10B|H10D
12135930,2024-11-05,Integrated circuit layout generation method and system,0,G06F
12135608,2024-11-05,Memory address protection circuit including an error detection circuit and method of operating same,0,G06F
12135501,2024-11-05,Method of manufacturing a semiconductor device,0,G03F|H01L
12134557,2024-11-05,Arched membrane structure for MEMS device,0,B81B|B81C|H01L
12132247,2024-10-29,Semiconductor package and manufacturing method thereof,0,H01L|H01Q
12132115,2024-10-29,Semiconductor device structure with dielectric stressor,0,B82Y|H01L|H10D
12132107,2024-10-29,Semiconductor structure and methods of forming same,0,H01L|H10D
12132100,2024-10-29,Profile control in forming epitaxy regions for transistors,0,H01L|H10B|H10D
12132096,2024-10-29,Semiconductor device structure with metal gate stack,0,H01L|H10D
12132092,2024-10-29,Backside vias in semiconductor device,0,B82Y|H01L|H10D
12132089,2024-10-29,Methods for forming recesses in source/drain regions and devices formed thereof,0,H01L|H10D
12132082,2024-10-29,Channel mobility improvement,0,B82Y|H01L|H10D
12132079,2024-10-29,Bonding and isolation techniques for stacked transistor structures,0,H01L|H10D
12132075,2024-10-29,Method (and related apparatus) for forming a resistor over a semiconductor substrate,0,H01L|H10D
12132074,2024-10-29,Package,0,H01F|H01L|H10D
12132050,2024-10-29,Semiconductor structure cutting process and structures formed thereby,0,H01L|H10D
12132049,2024-10-29,Integrated circuit device with high mobility and system of forming the integrated circuit,0,H01L|H10D
12132039,2024-10-29,Mask transfer method (and related apparatus) for a bumping process,0,H01L|H10H
12132029,2024-10-29,Integrating passive devices in package structures,0,H01L
12132024,2024-10-29,Semiconductor package and method of manufacturing the same,0,H01L
12132023,2024-10-29,"Integrated circuit, package structure, and manufacturing method of package structure",0,H01L
12132021,2024-10-29,Method for fabricating semiconductor package,0,H01L
12132016,2024-10-29,Bonding structures of integrated circuit devices and method forming the same,0,H01L
12132004,2024-10-29,Semiconductor devices and methods of manufacture,0,H01L
12132000,2024-10-29,Semiconductor device structure and methods of forming the same,0,B82Y|H01L|H10D
12131998,2024-10-29,"Integrated circuit, system and method of forming same",0,H01L|H10D
12131992,2024-10-29,Semiconductor structure and method of manufacturing the same,0,H01L
12131986,2024-10-29,Semiconductor package and manufacturing method thereof,0,H01L|H01Q
12131984,2024-10-29,Heterogeneous fan-out structure and method of manufacture,0,H01L
12131974,2024-10-29,Semiconductor package and method of manufacturing semiconductor package,1,H01L
12131965,2024-10-29,Apparatus for detecting end point,0,H01L
12131962,2024-10-29,Semiconductor processing tool and methods of operation,0,C23C|H01J|H01L
12131957,2024-10-29,Manufacturing process with atomic level inspection,0,G01Q|G06T|H01L
12131955,2024-10-29,Gate structures for semiconductor devices,0,B82Y|H01L|H10D
12131949,2024-10-29,Bottom-up formation of contact plugs,0,H01L|H10D
12131945,2024-10-29,Semiconductor device and manufacturing method thereof,0,H01L|H10D
12131944,2024-10-29,"Slurry composition, semiconductor structure and method for forming the same",0,C09G|H01L
12131943,2024-10-29,Semiconductor structure having epitaxial structure,0,H01L|H10D
12131942,2024-10-29,Source/drain isolation structure and methods thereof,0,H01L|H10D
12131915,2024-10-29,Pit-less chemical mechanical planarization process and device structures made therefrom,0,C22C|H01L
12131911,2024-10-29,CMP process and methods thereof,0,H01L|H10D
12131901,2024-10-29,Semiconductor structure with patterned fin structure,0,H01L|H10D
12131898,2024-10-29,Bonded semiconductor structures,0,H01L|H10D
12131897,2024-10-29,Method and system for chemical mechanical polishing process,0,B24B|H01L
12131896,2024-10-29,Method for wafer backside polishing,0,A46B|B08B|B24B|H01L
12131110,2024-10-29,Apparatus and method for advanced macro clock skewing,0,G06F
12131109,2024-10-29,Block level design method for heterogeneous PG-structure cells,0,G06F
12131108,2024-10-29,Systems and methods for integrated circuit layout,0,G06F
12130553,2024-10-29,Resist pump buffer tank and method of resist defect reduction,0,G03F|H01L
12130548,2024-10-29,Extreme ultraviolet mask with reduced wafer neighboring effect,0,G03F|H01L
12127411,2024-10-22,Cocktail layer over gate dielectric layer of FET FeRAM,0,H01L|H10B|H10D
12127399,2024-10-22,Array boundary structure to reduce dishing,0,H01L|H10B|H10D
12126358,2024-10-22,Two-level error correcting code with sharing of check-bits,0,G06F|G11C|H03M
12125915,2024-10-22,Source/drain features of multi-gate devices,0,H01L|H10D
12125912,2024-10-22,Semiconductor device structure and method for forming the same preliminary class,0,H01L|H10D
12125911,2024-10-22,Method of modulating stress of dielectric layers,0,H01L|H10D
12125908,2024-10-22,Semiconductor device and method,0,H01L|H10D
12125898,2024-10-22,Semiconductor device and manufacturing method thereof,0,H01L|H10D
12125892,2024-10-22,Transistors with reduced defect and methods of forming same,0,H01L|H10D
12125886,2024-10-22,Fin field-effect transistor device and method,0,H01L|H10D
12125879,2024-10-22,Epitaxial source/drain structure and method,0,H01L|H10D
12125876,2024-10-22,Semiconductor device and method,1,H01L|H10D
12125852,2024-10-22,Multi-gate transistors with backside power rail and reduced gate-drain capacitance,0,H01L|H10D
12125851,2024-10-22,FinFET device and method of forming the same,0,H01L|H10D
12125850,2024-10-22,Buried metal track and methods forming same,0,H01L|H10B|H10D
12125848,2024-10-22,Semiconductor device structure incorporating air gap,0,H01L|H10D
12125840,2024-10-22,"Non-transitory computer-readable medium, integrated circuit device and method",0,G06F|H10D
12125839,2024-10-22,Semiconductor device and layout thereof,0,G06F|H10D
12125833,2024-10-22,Integrated circuit package and method forming same,0,H01L
12125824,2024-10-22,Semiconductor stack structure and manufacturing method thereof,0,H01L
12125822,2024-10-22,Method of manufacturing a semiconductor device package having dummy dies,0,H01L
12125821,2024-10-22,Package having multiple chips integrated therein and manufacturing method thereof,0,H01L
12125820,2024-10-22,Through-dielectric vias for direct connection and method forming same,0,H01L
12125819,2024-10-22,Die on die bonding structure,0,H01L
12125812,2024-10-22,Integrated circuit packages and methods of forming the same,0,H01L
12125810,2024-10-22,Delamination sensor,0,H01L
12125809,2024-10-22,Semiconductor device including dummy conductive cells,0,H01L|H10D
12125804,2024-10-22,Semiconductor package and manufacturing method thereof,0,H01L
12125798,2024-10-22,Semiconductor package and method,1,H01L
12125797,2024-10-22,Package structure with fan-out feature,0,B29C|H01L
12125795,2024-10-22,Integrated chip with inter-wire cavities,0,H01L
12125794,2024-10-22,Semiconductor device and manufacturing method of semiconductor device,0,H01L
12125792,2024-10-22,Method of making a semiconductor device with V2V rail,0,H01L|H10D
12125783,2024-10-22,Interconnect structure and method for forming the same,0,H01L
12125782,2024-10-22,Semiconductor structure and method of forming the same,0,H01L|H10D
12125781,2024-10-22,Cell having stacked pick-up region,0,G06F|H01L|H10D
12125769,2024-10-22,Package structure and method of fabricating the same,0,H01L
12125763,2024-10-22,Trim wall protection method for multi-wafer stacking,0,H01L|H10D
12125761,2024-10-22,Semiconductor package including package seal ring and methods for forming the same,1,H01L|H10D
12125757,2024-10-22,Semiconductor package with stiffener structure and method forming the same,0,H01L
12125755,2024-10-22,Chip package structure with cavity in interposer,1,H01L
12125748,2024-10-22,Contact plug,0,H01L
12125747,2024-10-22,Bottom-up formation of contact plugs,0,H01L|H10D
12125746,2024-10-22,Passivation layer for integrated circuit structure and forming the same,0,H01L
12125743,2024-10-22,Via-first process for connecting a contact and a gate electrode,0,H01L|H10B
12125741,2024-10-22,Semiconductor package and method of fabricating semiconductor package,0,H01L
12125730,2024-10-22,Apparatus and methods for determining wafer characters,0,H01L|H05K
12125727,2024-10-22,Wafer transfer system and a method for transporting wafers,0,H01L
12125725,2024-10-22,Integrated semiconductor die vessel processing workstations,0,H01L
12125715,2024-10-22,Chip package structure with nickel layer,0,H01L
12125712,2024-10-22,Landing metal etch process for improved overlay control,0,H01L
12125707,2024-10-22,Fin field-effect transistor device and method of forming,0,H01J|H01L|H10D
12125706,2024-10-22,Semiconductor device and method of manufacture,0,H01L|H10D
12125665,2024-10-22,Ion implantation system,0,H01J|H01L
12124785,2024-10-22,Method of making cell regions of integrated circuits,0,G06F|H01L|H10D
12124168,2024-10-22,Method and apparatus for coating photoresist over a substrate,0,G03F|G05B|G06T|H01L|H04N
12124083,2024-10-22,Semiconductor structure with multi-layers film,0,G02B|H01L
12123909,2024-10-22,Array of unit cells having pad structures,0,G01R|G06F
12123871,2024-10-22,Biosensor system with integrated microneedle,1,A61B|G01N|H01L
12123846,2024-10-22,"Wafer-level packaging of solid-state biosensor, microfluidics, and through-silicon via",1,B01L|B81B|B81C|G01N|H01L
12120968,2024-10-15,"Semiconductor device, memory cell including connecting structure having base portion and pillar portion, and method of forming the same",0,H01L|H10B|H10N
12120886,2024-10-15,Memory device and manufacturing method thereof,0,H01L|H10B|H10N
12119414,2024-10-15,Semiconductor trench capacitor structure and manufacturing method thereof,0,H01L|H10B|H10D
12119404,2024-10-15,Gate all around structure with additional silicon layer and method for forming the same,1,B82Y|H01L|H10D
12119403,2024-10-15,Gate structure and method with enhanced gate contact and threshold voltage,0,H01L|H10D
12119394,2024-10-15,Method of manufacturing a semiconductor device and a semiconductor device,1,B82Y|H01L|H10D
12119392,2024-10-15,Semiconductor device and method,0,B82Y|H01L|H10D
12119390,2024-10-15,Gate spacer structures and methods for forming the same,0,H01L|H10D
12119389,2024-10-15,Semiconductor device with reduced trap defect and method of forming the same,0,H01L|H10D
12119386,2024-10-15,Conductive capping for work function layer and method forming same,0,H01L|H10D
12119378,2024-10-15,Methods of forming epitaxial source/drain features in semiconductor devices,0,H01L|H10D
12119348,2024-10-15,Stacked device structures and methods for forming the same,0,B82Y|H01L|H10D
12119345,2024-10-15,Semiconductor structure and method for forming the same,0,H01L|H10D
12119340,2024-10-15,Semiconductor circuit including a tie-low circuit and method of fabricating same,0,G06F|H01L|H10D
12119338,2024-10-15,"Semiconductor device packages, packaging methods, and packaged semiconductor devices",0,H01L
12119328,2024-10-15,Methods of fabricating the same die stack structure and semiconductor structure,0,H01L|H10D
12119324,2024-10-15,Package structure,0,H01L
12119320,2024-10-15,Chip package structure with bump,0,H01L
12119318,2024-10-15,Bonding structure and method of forming same,0,H01L|H10H
12119303,2024-10-15,Package structure with reinforcement structures in a redistribution circuit structure and manufacturing method thereof,0,H01L
12119296,2024-10-15,Encircling a semiconductor device with stacked frames on a substrate,0,H01L|H05K
12119292,2024-10-15,Semiconductor device and method of manufacture,0,H01L|H10D
12119276,2024-10-15,Package structure with protective lid,0,H01L
12119273,2024-10-15,System and method for high speed inspection of semiconductor substrates,0,G01N|G02B|H01L
12119270,2024-10-15,Hybrid source drain regions formed based on same fin and methods forming same,0,H01L|H10D
12119268,2024-10-15,Multi-layered insulating film stack,0,H01L|H10D
12119267,2024-10-15,Method for manufacturing semiconductor structure,0,H01L|H10D
12119265,2024-10-15,High voltage devices,0,H01L|H10D
12119262,2024-10-15,Semiconductor device structure with resistive element,0,H01L|H10D
12119259,2024-10-15,Transistor gate contacts and methods of forming the same,0,H01L|H10D
12119251,2024-10-15,Multiple semiconductor die container load port,0,B23Q|G05D|H01L
12119238,2024-10-15,Semiconductor bonding structures and methods,0,H01L
12119237,2024-10-15,Semiconductor device package having metal thermal interface material,0,H01L
12119235,2024-10-15,Methods of manufacture of semiconductor devices having redistribution layer using dielectric material having photoactive component,0,G03F|H01L|H10F
12119231,2024-10-15,Semiconductor device and method,0,H01L|H10D
12119229,2024-10-15,Method of manufacturing semiconductor structure,0,H01L
12118707,2024-10-15,System and method for semiconductor topography simulations,0,G06F|G06T
12118287,2024-10-15,Automatic generation of sub-cells for an analog integrated circuit,0,G06F|Y02P
12117864,2024-10-15,Interface device and signal transceiving method thereof,0,G06F|H03K|H04J|H04L
12114507,2024-10-08,Capping layer over FET FeRAM to increase charge mobility,0,H01L|H10B|H10D
12114506,2024-10-08,Semiconductor structure and method of fabricating the same,0,G11C|H01L|H10B
12114503,2024-10-08,Integrated chip including a tunnel dielectric layer which has different thicknesses over a protrusion region of a substrate,0,H01L|H10B|H10D
12114496,2024-10-08,Semiconductor device and manufacturing method thereof,0,H01L|H10B|H10D
12113132,2024-10-08,Metal rail conductors for non-planar semiconductor devices,0,H01L|H10D
12113122,2024-10-08,Dummy fin profile control to enlarge gate process window,0,H01L|H10D
12113120,2024-10-08,Gate electrode having a work-function layer including materials with different average grain sizes,0,H01L|H10D
12113118,2024-10-08,Stress-inducing silicon liner in semiconductor devices,0,H01L|H10D
12113115,2024-10-08,Thin film transistor including a compositionally-graded gate dielectric and methods for forming the same,0,H01L|H10B|H10D
12113099,2024-10-08,Deep trench capacitor including stress-relief voids and methods of forming the same,0,H01G|H01L|H10D
12113090,2024-10-08,Bond pad structure for bonding improvement,0,H01L|H10F
12113079,2024-10-08,Image sensor with shallow trench edge doping,0,H01L|H10D|H10F
12113071,2024-10-08,Multi-function substrate,0,H01L|H10D
12113066,2024-10-08,Integrated circuit device including a power supply line and method of forming the same,0,H01L|H10D
12113063,2024-10-08,Semiconductor device including vertical routing structure and method for manufacturing the same,0,H01L|H10B|H10D|H10K|H10N
12113055,2024-10-08,Stress reduction apparatus and method,0,H01L
12113051,2024-10-08,Die to die interface circuit,0,H01L
12113042,2024-10-08,Metal bonding structure and manufacturing method thereof,0,H01L
12113036,2024-10-08,Semiconductor package and manufacturing method thereof,0,H01L
12113034,2024-10-08,Vertical conductive structure surrounded by guard ring and method of making,0,H01L
12113033,2024-10-08,Chip package structure,0,H01L
12113031,2024-10-08,Semiconductor device and method of making the same,0,H01F|H01L
12113027,2024-10-08,Three-dimensional integrated circuit structures and methods of forming the same,0,H01L
12113025,2024-10-08,Semiconductor package with dual sides of metal routing,0,H01L
12113022,2024-10-08,Semiconductor package and manufacturing method of semiconductor package,0,H01L
12113021,2024-10-08,Graphene-assisted low-resistance interconnect structures and methods of formation thereof,0,H01L
12113014,2024-10-08,Integrated circuit including supervia and method of making,0,H01L
12113006,2024-10-08,Semiconductor package,0,H01L
12113005,2024-10-08,Packages with Si-substrate-free interposer and method forming same,0,H01L
12112998,2024-10-08,Semiconductor device and method for forming the same,0,H01L|H10D
12112989,2024-10-08,Semiconductor device with tunable epitaxy structures and method of forming the same,0,B82Y|H01L|H10B|H10D
12112988,2024-10-08,Hybrid isolation regions having upper and lower portions with seams,0,H01L|H10D
12112986,2024-10-08,FinFET device and method,0,H01L|H10D
12112984,2024-10-08,Contact features of semiconductor devices,0,H01L|H10D
12112979,2024-10-08,Semiconductor device and manufacturing method thereof,0,H01L
12112977,2024-10-08,Reducing spacing between conductive features through implantation,0,H01L|H10D
12112975,2024-10-08,Mechanism for finFET well doping,0,H01L|H10D
12112974,2024-10-08,Integrated circuit isolation feature and method of forming the same,0,H01L|H10D
12112961,2024-10-08,"Substrate processing system, load port and method",0,F26B|G01G|H01L
12112953,2024-10-08,Semiconductor devices and methods of manufacturing,0,H01L
12112942,2024-10-08,Deposition process for forming semiconductor device and system,1,C23C|H01L|H10D
12112930,2024-10-08,Method for improving deposition process,0,C23C|H01J|H01L|H10B|H10N
12112829,2024-10-08,"Memory array circuits, memory structures, and methods for fabricating a memory array circuit",0,G11C|H01L|H10B|H10D
12112163,2024-10-08,Memory interface,0,G06F
12112117,2024-10-08,Method of manufacturing a semiconductor device including PG-aligned cells,0,G06F|H10D
12112116,2024-10-08,Machine learning based model builder and its applications for pattern transferring in semiconductor manufacturing,0,G03F|G06F
12111346,2024-10-08,Crack detector units and the related semiconductor dies and methods,0,G01R|H01L
12111233,2024-10-08,System and method for monitoring vacuum valve closing condition in vacuum processing system,0,G01M|H01L
12109681,2024-10-08,Substrate handling device and processing chamber,0,B25J|H01L
12108679,2024-10-01,Multiply spin-coated ultra-thick hybrid hard mask for sub 60nm MRAM devices,0,G11C|H01L|H10B|H10N
12108596,2024-10-01,Semiconductor memory devices having cup shaped vias,0,H01L|H10B|H10D
12108586,2024-10-01,Two-port SRAM structure,0,G11C|H01L|H10B
12107581,2024-10-01,Clock gating circuit and method of operating the same,0,G06F|H03K|Y02D
12107166,2024-10-01,Fin field effect transistor (FinFET) device structure with isolation layer and method for forming the same,0,H01L|H10D
12107165,2024-10-01,Semiconductor device structure with cap layer,0,H01L|H10D
12107163,2024-10-01,Semiconductor device structure having dislocation stress memorization and methods of forming the same,0,H01L|H10D
12107156,2024-10-01,"Semiconductor structure, HEMT structure and method of forming the same",0,H01L|H10D
12107150,2024-10-01,Electroless plating method for metal gate fill,0,B82Y|C23C|C25D|H01L|H10D
12107149,2024-10-01,Air spacer and method of forming same,0,H01L|H10D
12107146,2024-10-01,Self-aligned air spacers and methods for forming,0,B82Y|H01L|H10D
12107131,2024-10-01,Gate-all-around devices having self-aligned capping between channel and backside power rail,1,B82Y|H01L|H10D
12107126,2024-10-01,Steep sloped vertical tunnel field-effect transistor,0,B82Y|H01L|H10D
12107086,2024-10-01,Field effect transistor contact with reduced contact resistance,0,H01L|H10D
12107078,2024-10-01,Semiconductor die including fuse structure and methods for forming the same,0,H01L
12107064,2024-10-01,Semiconductor package and manufacturing method thereof,0,H01L
12107054,2024-10-01,"Semiconductor package, semiconductor device and shielding housing of semiconductor package",0,H01L
12107051,2024-10-01,Method of forming semiconductor packages having through package vias,0,H01L
12107048,2024-10-01,Layouts for conductive layers in integrated circuits,0,H01L
12107045,2024-10-01,Middle-end-of-line strap for standard cell,1,H01L|H10D
12107041,2024-10-01,Metal plate corner structure on metal insulator metal,0,H01L|H10B|H10D
12107038,2024-10-01,Semiconductor packages,0,H01L
12107022,2024-10-01,Systems and methods of testing memory devices,0,G11C|H01L|H10B
12107015,2024-10-01,NMOS and PMOS transistor gates with hafnium oxide layers and lanthanum oxide layers,0,H01L|H10D
12107012,2024-10-01,Method for forming fin field effect transistor device structure,0,H01L|H10D
12107011,2024-10-01,Method for fabricating a semiconductor device,0,H01L|H10D
12107007,2024-10-01,Recessed contacts at line end and methods forming same,0,H01L|H10D
12107006,2024-10-01,Method for manufacturing semiconductor structure with dielectric feature,1,B82Y|H01L|H10D
12107004,2024-10-01,In-situ CMP self-assembled monolayer for enhancing metal-dielectric adhesion and preventing metal diffusion,0,H01L
12107003,2024-10-01,Etch profile control of gate contact opening,0,H01L
12107001,2024-10-01,Semiconductor feature and method for manufacturing the same,0,H01L|H10D
12106961,2024-10-01,Humidity control or aqueous treatment for EUV metallic resist,0,G03F|H01L
12106814,2024-10-01,Method of testing a memory circuit and memory circuit,0,G06F|G11C
12106034,2024-10-01,Rule check violation prediction systems and methods,0,G06F|G06N
12106033,2024-10-01,Metal cut optimization for standard cells,0,G06F|H01L
12106031,2024-10-01,Transition cells for advanced technology processes,1,G03F|G06F
12106030,2024-10-01,Method of forming merged pillar structures and method of generating layout diagram of same,0,G06F|H10D
12101931,2024-09-24,Strap-cell architecture for embedded memory,0,G11C|H01L|H10B|H10D
12101926,2024-09-24,"Capacitor, memory device, and method",0,B82Y|H01L|H10B|H10D
12101921,2024-09-24,SRAM speed and margin optimization via spacer tuning,0,G11C|H01L|H10B|H10D
12100770,2024-09-24,Field effect transistor with gate isolation structure and method,0,B82Y|H01L|H10D
12100767,2024-09-24,Strained gate semiconductor device having an interlayer dielectric doped with large species material,0,H01L|H10D
12100757,2024-09-24,Cap structure coupled to source to reduce saturation current in HEMT device,0,H01L|H10D
12100755,2024-09-24,Channel structures including doped 2D materials for semiconductor devices,0,B82Y|H01L|H10D
12100754,2024-09-24,Semiconductor arrangement and method of making,1,H01L|H10D
12100753,2024-09-24,Gated metal-insulator-semiconductor (MIS) tunnel diode having negative transconductance,0,H01L|H10D
12100751,2024-09-24,Void elimination for gap-filling in high-aspect ratio trenches,0,H01L|H10D
12100748,2024-09-24,Gate structure and method,0,B82Y|G05B|H01L|H10D|Y02P
12100745,2024-09-24,Dual metal capped via contact structures for semiconductor devices,0,H01L|H10D
12100738,2024-09-24,Semiconductor device with implant and method of manufacturing same,0,H01L|H10D
12100732,2024-09-24,Semiconductor device and method of manufacturing same,0,G06F|H01L|H10D
12100730,2024-09-24,Metal-insulator-metal capacitors with thick intermediate electrode layers and methods of forming the same,0,H01L|H10D
12100698,2024-09-24,Semiconductor device and manufacturing method thereof,0,G02B|H01L|H01S|H10H
12100682,2024-09-24,Package structure with conductive patterns in a redistribution layer,0,H01L
12100675,2024-09-24,Transmission line structures for three-dimensional integrated circuit and the methods thereof,0,H01L|H01P|H10D
12100673,2024-09-24,Chemical mechanical polishing dishing resistant structure,0,H01L|H10B
12100672,2024-09-24,Semiconductor device and method of manufacture,0,H01L
12100666,2024-09-24,Method for forming chip package structure,0,H01L
12100664,2024-09-24,Semiconductor device with curved conductive lines and method of forming the same,0,H01L
12100656,2024-09-24,Backside connection structures for nanostructures and methods of forming the same,0,B82Y|H01L|H10D
12100655,2024-09-24,Integrated circuits having signal lines formed with double patterning,1,H01L
12100652,2024-09-24,Multilevel interconnection structure and method for forming the same,0,H01L|H10D
12100640,2024-09-24,High efficiency heat dissipation using thermal interface material film,0,H01L
12100628,2024-09-24,Interconnect structure for fin-like field effect transistor,0,H01L|H10D
12100627,2024-09-24,Method and structure for metal gates,0,H01L|H10D
12100626,2024-09-24,Source/drain epitaxial structures for semiconductor devices,0,H01L|H10D
12100625,2024-09-24,Semiconductor device with air gaps between metal gates and method of forming the same,0,H01L|H10D
12100604,2024-09-24,Method and system for recognizing and addressing plasma discharge during semiconductor processes,0,G06T|H01J|H01L
12100592,2024-09-24,Implantation mask formation,0,H01L|H10F
12100445,2024-09-24,Integrated circuit and method,0,G06G|G06N|G11C
12099793,2024-09-24,Rule check violation prediction systems and methods,0,G06F|G06N
12099792,2024-09-24,Electromigration evaluation methodology with consideration of both self-heating and heat sink thermal effects,0,G06F|H10D
12099301,2024-09-24,Underlayer composition and method of manufacturing a semiconductor device,0,G03F|H01L
12099090,2024-09-24,"Multiplexer for SDFQ having differently-sized scan and data transistors, semiconductor device including same and methods of manufacturing same",1,G01R|G06F|H03K
12096706,2024-09-17,Resistive random access memory device,0,H01L|H10B|H10N
12096629,2024-09-17,Floating gate test structure for embedded memory device,0,G11C|H01L|H10B|H10D
12096609,2024-09-17,Conductive feature formation,0,H01L|H10B|H10D
12095904,2024-09-17,Method for role-based data transmission using physically unclonable function (PUF)-based keys,0,H04L
12095711,2024-09-17,Integrated circuit with radio frequency interconnect,0,H04L|H04W|Y02D
12095464,2024-09-17,Integrated circuit and method of forming the same,1,G06F|H03K|H10D
12094997,2024-09-17,BSI chip with backside alignment mark,0,H01L|H10F
12094973,2024-09-17,Semiconductor devices with backside power rail and methods of fabrication thereof,0,H01L|H10D
12094950,2024-09-17,Nanostructures and method for manufacturing the same,0,B82Y|H01L|H10D
12094947,2024-09-17,Semiconductor structure and method of manufacturing the same,0,B82Y|H01L|H10D
12094942,2024-09-17,Butted contacts and methods of fabricating the same in semiconductor devices,0,H01L|H10D
12094938,2024-09-17,Semiconductor device with low resistances and methods of forming such,1,B82Y|H01L|H10D
12094935,2024-09-17,Method of selective film deposition and semiconductor feature made by the method,0,H01L|H10B|H10D
12094930,2024-09-17,Integrated circuit structure and method for forming the same,0,B82Y|H01L|H10D
12094927,2024-09-17,Source/drain isolation structures for leakage prevention,0,H01L|H10D
12094925,2024-09-17,Three-dimensional device structure including embedded integrated passive device and methods of making the same,0,H01L|H10D
12094901,2024-09-17,Method and apparatus for reducing light leakage at memory nodes in CMOS image sensors,0,H04N|H10F
12094894,2024-09-17,Imaging device,0,H04N|H10F
12094880,2024-09-17,Integrated circuits and manufacturing methods thereof,0,H01L|H10D
12094877,2024-09-17,Semiconductor device and method,1,H01L|H10D
12094868,2024-09-17,Shielded deep trench capacitor structure and methods of forming the same,0,H01L|H10D
12094860,2024-09-17,Package structure and manufacturing method thereof,1,H01L|H01Q
12094852,2024-09-17,Package structure and method of manufacturing the same,0,H01L
12094849,2024-09-17,Atomic layer deposition bonding layer for joining two semiconductor devices,0,H01L|H10D
12094848,2024-09-17,Semiconductor packages and methods for forming the same,1,H01L
12094844,2024-09-17,Semiconductor package including test pad and bonding pad structure for die connection and methods for forming the same,0,H01L
12094838,2024-09-17,Crack stop ring trench to prevent epitaxy crack propagation,0,H01L|H10D
12094836,2024-09-17,Semiconductor device having heat dissipation structure of curved profile and a manufacturing method thereof,0,H01L
12094830,2024-09-17,Integrated fan-out (InFO) package structure,0,H01L
12094828,2024-09-17,Eccentric via structures for stress reduction,0,H01L
12094823,2024-09-17,Interconnection structure and methods of forming the same,0,H01L|H10D
12094819,2024-09-17,Method for forming package structure,0,H01L
12094816,2024-09-17,Semiconductor structure having deep metal line and method for forming the semiconductor structure,0,H01L
12094815,2024-09-17,Semiconductor structure having dielectric-on-dielectric structure and method for forming the semiconductor structure,0,H01L
12094810,2024-09-17,Reinforcing package using reinforcing patches,0,H01L
12094799,2024-09-17,Method of making a semiconductor device having a thermal contact,0,H01L|H10D
12094792,2024-09-17,Package structure having lid with protrusion and manufacturing method thereof,0,H01L
12094784,2024-09-17,Method for manufacturing semiconductor device,0,B82Y|H01L|H10D
12094779,2024-09-17,FinFETs with epitaxy regions having mixed wavy and non-wavy portions,1,H01L|H10D
12094777,2024-09-17,Method for manufacturing semiconductor device,0,H01L|H10D
12094771,2024-09-17,Interconnect structure and method,0,H01L|H10D
12094770,2024-09-17,Ruthenium-based liner for a copper interconnect,0,H01L
12094768,2024-09-17,"Method for sealing a seam, semiconductor structure, and method for manufacturing the same",0,H01L|H10D
12094765,2024-09-17,Integrated circuit package and method,0,H01L
12094764,2024-09-17,Interconnect structure and methods of forming the same,0,H01L
12094761,2024-09-17,FETs and methods of forming FETs,0,H01L|H10D
12094757,2024-09-17,Method for manufacturing semiconductor device with semiconductor capping layer,0,B82Y|H01L|H10D
12094756,2024-09-17,Semiconductor arrangement comprising isolation structure comprising at least two electrical insulator layers,0,H01L|H10D
12094745,2024-09-17,Method for operating conveying system,0,B61B|B65G|B66C|B66F|H01L
12094744,2024-09-17,Overhead hoist transport device and method of using the same,0,H01L
12094741,2024-09-17,System and method for automated material handling management,0,G05B|H01L
12094728,2024-09-17,Semiconductor device,0,H01L
12094698,2024-09-17,Physical vapor deposition apparatus and method thereof,0,C23C|H01J|H01L
12094691,2024-09-17,Etch apparatus for compensating shifted overlayers,0,H01J|H01L
12093629,2024-09-17,Method of manufacturing semiconductor device and system for same,0,G06F
12093627,2024-09-17,"Semiconductor device, and method of forming same",0,G03F|G06F|H01L|H03M|H10D
12093625,2024-09-17,"Integrated circuit design method, system and computer program product",0,G06F
12093202,2024-09-17,DBI encoding device and DBI encoding method,0,G06F
12093176,2024-09-17,Memory circuit and cache circuit configuration,0,G06F|G11C|H01L
12093065,2024-09-17,Digital low-dropout voltage regulator,0,G05F|H01L|H10D
12092958,2024-09-17,Wafer stage and method of using,0,G03F|H01L
12092952,2024-09-17,Methods for forming extreme ultraviolet mask comprising magnetic material,0,G03F|H01L
12092862,2024-09-17,Photonic semiconductor device and method,0,G02B|H01L
12091752,2024-09-17,Apparatus and method of manufacturing interconnect structures,0,C23C|H01J|H01L
12090602,2024-09-17,Platen rotation device,0,B24B|H01L|H02P
12090527,2024-09-17,Method and system for processing substrate in semiconductor fabrication,0,B08B|H01L
12090503,2024-09-17,Semiconductor process chamber contamination prevention system,0,B05B|C23C|H01L
12089417,2024-09-10,Semiconductor memory devices and methods of manufacturing thereof,0,H01L|H10B
12089402,2024-09-10,Integrated circuit layout and method,0,G06F|H01L|H10B|H10D
12089390,2024-09-10,Cell manufacturing,0,H01L|H10B|H10D
12089389,2024-09-10,Conductive layers with different thicknesses,0,H01L|H10B|H10D
12088940,2024-09-10,Semiconductor device and method of manufacture,0,H04N|H10F
12088307,2024-09-10,Circuit and method to enhance efficiency of semiconductor device,0,G04F|G06F|G11C|H03K|H03L
12088141,2024-09-10,Redundant system and method for providing power to devices,0,G06F|H02J
12087861,2024-09-10,FinFETs and methods of forming FinFETs,0,H01L|H10D
12087860,2024-09-10,Methods of forming contact features in field-effect transistors,0,H01L|H10D
12087845,2024-09-10,System and methods of manufacturing semiconductor devices,0,H01L|H10D
12087844,2024-09-10,Semiconductor device structure with uniform threshold voltage distribution and method of forming the same,0,H01L|H10D
12087842,2024-09-10,Inner spacer features for multi-gate transistors,0,B82Y|H01L|H10D
12087841,2024-09-10,Method of manufacturing gate spacers with stepped sidewalls by removing vertical portions of a helmet layer,0,H01L|H10D
12087839,2024-09-10,Transistor gate electrodes with voids,0,B82Y|H01L|H10D
12087838,2024-09-10,Self-aligned contact hard mask structure of semiconductor device and method of forming same,0,H01L|H10D
12087834,2024-09-10,Semiconductor structure,1,H01L|H10D
12087832,2024-09-10,Semiconductor device interconnects and methods of formation,0,H01L|H10B|H10D
12087826,2024-09-10,Method for forming a semiconductor structure,0,H01L|H10D
12087814,2024-09-10,Semiconductor devices and methods of manufacturing thereof,0,B82Y|G01K|H01L|H10D
12087811,2024-09-10,Three dimensional metal insulator metal capacitor structure,0,H01L|H10D
12087801,2024-09-10,Deep trench isolations and methods of forming the same,0,H01L|H10D|H10F
12087777,2024-09-10,Systems and methods for a semiconductor structure having multiple semiconductor-device layers,0,H01L|H10D
12087776,2024-09-10,Semiconductor device and manufacturing method thereof,0,H01L|H10D
12087775,2024-09-10,Gate structures in transistor devices and methods of forming same,0,B82Y|H01L|H10D
12087772,2024-09-10,Nanosheet device architecture for cell-height scaling,1,B82Y|H01L|H10D
12087761,2024-09-10,Electrical passive elements of an ESD power clamp in a backside back end of line (B-BEOL) process,0,H01L|H02H|H10D
12087757,2024-09-10,Integrated circuit packages,0,H01L
12087756,2024-09-10,Protective wafer grooving structure for wafer thinning and methods of using the same,0,H01L
12087755,2024-09-10,Method of fabricating package structure,0,H01L
12087745,2024-09-10,Package structure and manufacturing method thereof,0,H01L
12087733,2024-09-10,Packages with multiple types of underfill and method forming the same,0,H01L
12087732,2024-09-10,Isolation bonding film for semiconductor packages and methods of forming the same,0,H01L|H10D
12087729,2024-09-10,Multi-chip package having stress relief structure,0,H01L
12087727,2024-09-10,Joint structure in semiconductor package and manufacturing method thereof,0,H01L
12087718,2024-09-10,Bump structure having a side recess and semiconductor structure including the same,0,H01L|Y10T
12087715,2024-09-10,Integrated circuit features with obtuse angles and method of forming same,0,G06F|H01L
12087714,2024-09-10,Reduction of cracks in passivation layer,0,H01L
12087709,2024-09-10,Guard ring and manufacturing method thereof,0,H01L
12087705,2024-09-10,Package structure with warpage-control element,0,H01L
12087692,2024-09-10,Hardened interlayer dielectric layer,0,H01L
12087690,2024-09-10,Integrated circuit having a high cell density,0,G06F|H01L|H03K|H10D
12087684,2024-09-10,Integrated circuit structure of capacitive device,0,H01L|H03M|H10D
12087668,2024-09-10,Semiconductor package and method for manufacturing the same,0,H01L
12087654,2024-09-10,Sensing die encapsulated by an encapsulant with a roughness surface having a hollow region,1,H01L|H10F
12087648,2024-09-10,Seal ring structure with zigzag patterns and method forming same,0,H01L
12087646,2024-09-10,Systems and methods for suction pad assemblies,0,B24B|H01L
12087644,2024-09-10,Methods of determining process recipes and forming a semiconductor device,0,C23C|H01L
12087643,2024-09-10,Structure and formation method of fin-like field effect transistor,0,H01L|H10D
12087641,2024-09-10,Method for forming semiconductor structure with fins using a multilayer mask structure for etching to form nanostructures,0,B82Y|H01L|H10D
12087639,2024-09-10,Fin field-effect transistor devices and methods of forming the same,0,H01L|H10D
12087638,2024-09-10,Multi-channel devices and methods of manufacture,0,B82Y|H01L|H10D
12087637,2024-09-10,Semiconductor device and method of manufacture,0,H01L|H10D
12087634,2024-09-10,Methods for improvement of photoresist patterning profile,0,G11C|H01L|H10B|H10D
12087627,2024-09-10,Method for forming a device with an extended via semiconductor structure,0,H01L|H10D
12087625,2024-09-10,Apparatus and methods for determining horizontal position of substrate using lasers,0,C25D|H01L
12087621,2024-09-10,Air gaps in memory array structures,0,H01L|H10B|H10D
12087618,2024-09-10,Method for forming semiconductor die having edge with multiple gradients,0,H01L
12087616,2024-09-10,Air gap formation method,0,H01L
12087611,2024-09-10,Semiconductor processing tool and methods of operation,0,H01L
12087602,2024-09-10,Wafer cleaning method,0,B08B|H01L
12087597,2024-09-10,Semiconductor structure comprising various via structures,0,H01L
12087592,2024-09-10,Ambient controlled two-step thermal treatment for spin-on coating layer planarization,0,G03F|H01L
12087590,2024-09-10,Self-healing polishing pad,0,B24B|H01L
12087587,2024-09-10,Gate structures in transistors and method of forming same,0,H01L|H10D
12087580,2024-09-10,Method of manufacturing semiconductor devices,0,G03F|H01L
12087579,2024-09-10,Method for forming semiconductor device,0,G03F|H01L
12087578,2024-09-10,Semiconductor structure and method of forming the same,0,H01L
12087575,2024-09-10,Conductive feature formation and structure,0,H01L|H10D
12087558,2024-09-10,Ion beam etching apparatus and method,0,H01J|H01L
12087389,2024-09-10,Device and method for reading data in memory,0,G06F|G11C|H03M
12086525,2024-09-10,Electrically aware routing for integrated circuits,0,G06F
12086524,2024-09-10,Semiconductor device having more similar cell densities in alternating rows,0,G06F|H04M|H10D
12086522,2024-09-10,Method of generating netlist including proximity-effect-inducer (PEI) parameters,0,G06F
12085953,2024-09-10,Installation and relocation of mobile stocker,0,B65G|G05D|G06Q|H01L
12085867,2024-09-10,Lithography process monitoring method,0,G03F|H01L
12085769,2024-09-10,Integrated circuit device and method,1,G02B|H01L
12085518,2024-09-10,Systems and methods for wafer bond monitoring,0,G01N|H01L
12085220,2024-09-10,"Apparatus for storing and transporting semiconductor elements, and method of making the same",0,B23P|F16M|G06K|H01L|H04W
12084769,2024-09-10,Semiconductor processing tool,0,B25B|C23C|H01L
12084766,2024-09-10,"Semiconductor device, method, and tool of manufacture",0,C23C|H01L
12084762,2024-09-10,Semiconductor processing tool and methods of operation,0,B08B|C23C|G05B|G05D|H01L|H10D
12082511,2024-09-03,Magnetic random access memory,0,G11C|H01L|H10B|H10N
12082421,2024-09-03,Semiconductor device and method for manufacturing the same,0,H01L|H10B|H10D
12082389,2024-09-03,Integrated circuit with embedded high-density and high-current SRAM macros,0,B82Y|G11C|H01L|H10B|H10D
12082388,2024-09-03,"Eight-transistor static random access memory, layout thereof, and method for manufacturing the same",0,H01L|H10B|H10D
12081866,2024-09-03,Image sensor including light shielding layer and patterned dielectric layer,0,H04N|H10F
12080800,2024-09-03,Semiconductor devices with modified source/drain feature and methods thereof,0,B82Y|H01L|H10D
12080780,2024-09-03,Isolation structures in multi-gate semiconductor devices and methods of fabricating the same,0,B82Y|H01L|H10D
12080779,2024-09-03,Capping layer for gate electrodes,0,H01L|H10D
12080777,2024-09-03,Composite work function layer formation using same work function material,0,H01L|H10D
12080770,2024-09-03,Semiconductor device and method,0,H01L|H10D
12080766,2024-09-03,Epitaxial backside contact,0,H01L|H10D
12080761,2024-09-03,Fully strained channel,0,H01L|H10D
12080753,2024-09-03,Device structure with a redistribution layer and a buffer layer,0,H01L|H10D
12080752,2024-09-03,Semiconductor structure and manufacturing method for the same,0,H01G|H01L|H10D
12080751,2024-09-03,Semiconductor device structure and methods of forming the same,0,H01L|H10D
12080715,2024-09-03,Semiconductor device with varying gate dimensions and methods of forming the same,0,B82Y|H01L|H10D
12080713,2024-09-03,Self-aligned etch in semiconductor devices,0,H01L|H10D
12080706,2024-09-03,Semiconductor device for a low-loss antenna switch,0,H01L|H10D
12080702,2024-09-03,Method of fabricating package structure,0,H01L
12080684,2024-09-03,Die stacks and methods forming same,0,H01L
12080681,2024-09-03,Package structure and method of fabricating the same,0,H01L
12080658,2024-09-03,Integrated circuit device with antenna effect protection circuit and method of manufacturing,0,H01L|H10D
12080656,2024-09-03,Electromagnetic shielding structure for a semiconductor device and a method for manufacturing the same,0,H01F|H01L|H10D
12080653,2024-09-03,Formation method of chip package with fan-out structure,0,B29C|H01L
12080650,2024-09-03,Interconnect structure with low capacitance and high thermal conductivity,0,H01L
12080647,2024-09-03,"Integrated circuit, system and method of forming the same",0,H01L|H10D
12080646,2024-09-03,Semiconductor structures and methods of forming the same,0,H01L|H10D
12080641,2024-09-03,Electrical fuse bit cell in integrated circuit having backside conducting lines,0,G11C|H01L|H10B
12080638,2024-09-03,Semiconductor device and method for manufacturing the same,0,H01L
12080629,2024-09-03,Manufacturing method of semiconductor structure,0,H01L
12080623,2024-09-03,Integrated circuit packages having mechanical brace standoffs,0,H01L
12080617,2024-09-03,Underfill structure for semiconductor packages and methods of forming the same,0,H01L
12080615,2024-09-03,Method of manufacturing an integrated fan-out package having fan-out redistribution layer (RDL) to accommodate electrical connectors,0,H01L
12080609,2024-09-03,"Method of detecting photoresist scum, method of forming semiconductor package and photoresist scum detection apparatus",0,G01N|H01L
12080607,2024-09-03,Structure and method for FinFET device with source/drain modulation,0,H01L|H10D
12080603,2024-09-03,Active region cut process,0,H01L|H10D
12080602,2024-09-03,Semiconductor device with fin structures,0,H01L|H10D
12080597,2024-09-03,Semiconductor devices and methods of manufacture,0,H01L|H10D
12080594,2024-09-03,Thermally stable copper-alloy adhesion layer for metal interconnect structures and methods for forming the same,0,A61F|A61M|H01L
12080593,2024-09-03,Barrier-less structures,0,H01L
12080588,2024-09-03,Buried metal for FinFET device and method,0,H01L|H10B|H10D
12080587,2024-09-03,Apparatus for preventing backside peeling defects on semiconductor wafers,0,H01L
12080582,2024-09-03,Etching apparatus and methods of cleaning thereof,0,H01J|H01L
12080581,2024-09-03,Method for PUF generation using variations in transistor threshold voltage and subthreshold leakage current,0,B25J|G09C|G11C|H01L|H04L|Y04S
12080575,2024-09-03,Airflow detection device and methods of use,0,G01F|G01M|H01L
12080567,2024-09-03,Systems and methods for in-situ Marangoni cleaning,0,H01L
12080563,2024-09-03,Semiconductor devices and methods of manufacturing,0,H01L
12080557,2024-09-03,Method for forming 2-D material semiconductor device with improved source/drain electrodes and gate dielectric,0,H01L|H10D
12080556,2024-09-03,Fin field-effect transistor and method of forming the same,0,H01L|H10D
12080553,2024-09-03,Semiconductor device and method of manufacture,0,H01L|H10D
12080547,2024-09-03,Interconnect system with improved low-K dielectrics,0,H01L
12080545,2024-09-03,Showerhead assembly and method of servicing assembly for semiconductor manufacturing,0,C23C|H01J|H01L
12080544,2024-09-03,Stacked wafer structure and method for forming the same,0,H01L
12080042,2024-09-03,Method for retrieving images from database,0,G06F|G06V
12079561,2024-09-03,Cell region including portion of conductor of another cell region and semiconductor device include the same,0,G03F|G06F|H10D
12079559,2024-09-03,IC device layout method,0,G03F|G06F|H10D
12079152,2024-09-03,Systems and methods of testing memory devices,0,G06F|G11C
12078933,2024-09-03,System and method for omnidirectional real time detection of photolithography characteristics,0,G03F|G06N
12078607,2024-09-03,Wide-bandgap semiconductor layer characterization,0,G01N|G01R|H01L|H10F
12078554,2024-09-03,Temperature protection circuit,0,G01K|G01R|H01L
12078551,2024-09-03,Complementary bipolar junction transistor,0,G01K|H01L|H10D
12076831,2024-09-03,Chemical mechanical polishing apparatus and method,0,B24B|H01L
12075710,2024-08-27,Three-state memory device,0,H01L|H10B|H10N
12075634,2024-08-27,RRAM memory cell with multiple filaments,0,G11C|H01L|H10B|H10D|H10N
12075614,2024-08-27,MIM memory cell with backside interconnect structures,0,H01L|H10B|H10D
12074992,2024-08-27,Method and apparatus for logic cell-based PUF generators,0,G09C|H04L
12074737,2024-08-27,SerDes receiver with optimized CDR pulse shaping,0,H03K|H04L
12074227,2024-08-27,Semiconductor device including deep trench capacitors and via contacts,0,H01L|H10B|H10D
12074218,2024-08-27,Contact structure with insulating cap,0,H01L|H10D
12074208,2024-08-27,Method of making triple well isolated diode,0,H01L|H02M|H10D
12074207,2024-08-27,Gate structure and method,0,H01L|H10D
12074206,2024-08-27,Integrated circuit device with improved reliability,0,B82Y|H01L|H10D
12074204,2024-08-27,Semiconductor structure and method for forming the same,1,B82Y|H01L|H10D
12074193,2024-08-27,Semiconductor device structure with magnetic element,0,H01F|H01L|H10D
12074169,2024-08-27,Structures and methods for trench isolation,0,H01L|H10D
12074168,2024-08-27,Semiconductor device and method of manufacturing the same,0,H01L|H10D
12074167,2024-08-27,Hybrid scheme for improved performance for P-type and N-type FinFETs,0,H01L|H10D
12074166,2024-08-27,Epitaxy regions extending below STI regions and profiles thereof,1,H01L|H10D
12074162,2024-08-27,Structure and formation method of semiconductor device with capacitors,0,H01L|H10D
12074156,2024-08-27,Memory array circuit and method of manufacturing same,0,G11C|H01L|H10B|H10D
12074154,2024-08-27,Package structure,0,H01L
12074148,2024-08-27,Heat dissipation in semiconductor packages and methods of forming same,0,H01L
12074143,2024-08-27,Integrated circuit package and method,0,H01L
12074140,2024-08-27,System formed through package-in-package formation,0,H01L
12074136,2024-08-27,Package structure and method of manufacturing the same,0,H01L
12074131,2024-08-27,Package structure and manufacturing method thereof,0,H01L
12074127,2024-08-27,Semiconductor die contact structure and method,0,H01L
12074125,2024-08-27,Coaxial through via with novel high isolation cross coupling method for 3D integrated circuits,0,H01L
12074122,2024-08-27,"Inductor structure, semiconductor package and fabrication method thereof",0,H01L|H03H|H05K|H10D
12074119,2024-08-27,Chip package structure,0,H01L
12074112,2024-08-27,Package structure,0,H01L
12074111,2024-08-27,Semiconductor devices including metal gate protection and methods of fabrication thereof,0,B82Y|H01L|H10D
12074110,2024-08-27,Method for manufacturing semiconductor device,0,B81B|B81C|H01L
12074107,2024-08-27,Structure and method of forming a semiconductor device with resistive elements,0,H01L|H10D
12074104,2024-08-27,Integrated circuit packages with ring-shaped substrates,0,H01L
12074101,2024-08-27,Package structure and method of fabricating the same,0,H01L
12074084,2024-08-27,Heat dispersion layers for double sided interconnect,0,H01L
12074083,2024-08-27,Semiconductor die package with thermal management features,0,H01L
12074074,2024-08-27,Method and system for processing wafer,0,G01F|G01N|G01P|H01J|H01L
12074069,2024-08-27,Semiconductor device and integrated circuit in hybrid row height structure,0,H01L|H10D
12074066,2024-08-27,Integrated circuit component with conductive terminals of different dimensions and package structure having the same,0,H01L
12074064,2024-08-27,TSV structure and method forming same,0,H01L
12074063,2024-08-27,Contact formation method and related structure,0,H01L
12074061,2024-08-27,Field effect transistor with multi-metal gate via and method,0,B82Y|H01L|H10D
12074060,2024-08-27,Semiconductor device structure and methods of forming the same,0,H01L
12074059,2024-08-27,Semiconductor arrangement and method of making,0,H01L
12074058,2024-08-27,Patterning methods for semiconductor devices,0,H01L|H10D
12074057,2024-08-27,Isolation structures,0,G06F|H01L|H10D
12074041,2024-08-27,Wet bench structure,0,H01L
12074036,2024-08-27,Multi-layered polysilicon and oxygen-doped polysilicon design for RF SOI trap-rich poly layer,0,H01L|H10D
12074035,2024-08-27,Method for partially removing tungsten in semiconductor manufacturing process,0,B82Y|H01L|H10D
12074032,2024-08-27,Heat shield for chamber door and devices manufactured using same,0,H01J|H01L|H10D
12074028,2024-08-27,Semiconductor device and manufacturing method thereof,0,H01L|H10D
12074027,2024-08-27,Underlayer of multilayer structure and methods of use thereof,0,G03F|H01L
12074026,2024-08-27,Integrated photoresist removal and laser annealing,0,B23K|B82Y|H01L|H10D
12074025,2024-08-27,Photoresist developer and method of developing photoresist,0,G03F|H01L
12074024,2024-08-27,Semiconductor devices and methods of manufacturing thereof,0,H01L|H10D
12074021,2024-08-27,Semiconductor device and method of forming the same,0,H01L|H10D
12073916,2024-08-27,Back-up and restoration of register data,0,G06F|G11C
12073170,2024-08-27,"Integrated circuit, system for and method of forming an integrated circuit",0,G06F|H01L|H03K
12073169,2024-08-27,Anti-fuse array,0,G06F|G11C|H01L|H10B|H10D
12073168,2024-08-27,Leakage reduction between two transistor devices on a same continuous fin,0,G06F|H10D
12073167,2024-08-27,Analog cells utilizing complementary mosfet pairs,0,G06F|Y02P
12073166,2024-08-27,Method and structure for mandrel patterning,0,G06F
12073165,2024-08-27,Standard cell design,0,G06F
12073163,2024-08-27,Cell regions of integrated circuits and methods of making same,0,G06F|H01L|H10D
12073162,2024-08-27,Capacitive isolation structure insert for reversed signals,0,G06F|H01L|H10D
12072750,2024-08-27,"Power management circuit, system-on-chip device, and method of power management",0,G06F|G11C|Y02D
12070779,2024-08-27,Method of manufacturing semiconductor wafer and cleaning scrubber,0,B08B|G03F|H01L
12069971,2024-08-20,Switching layer scheme to enhance RRAM performance,0,G06F|H10B|H10N
12069865,2024-08-20,Semiconductor devices and methods of manufacture,0,H01L|H10B|H10D
12068414,2024-08-20,Interface profile control in epitaxial structures for semiconductor devices,0,B82Y|H01L|H10D
12068398,2024-08-20,Fin field-effect transistor with void and method of forming the same,0,H01L|H10D
12068396,2024-08-20,Parasitic capacitance reduction,0,H01L|H10D
12068395,2024-08-20,Method for forming an undoped region under a source/drain,0,H01L|H10D
12068394,2024-08-20,Semiconductor device and manufacturing method thereof,0,H01L|H10D
12068393,2024-08-20,Etching back and selective deposition of metal gate,0,H01L|H10D
12068392,2024-08-20,FinFET fabrication methods,0,H01L|H10D
12068389,2024-08-20,Semiconductor device including gas spacers and method of manufacture,0,H01L|H10D
12068388,2024-08-20,Semiconductor device and method of manufacture,0,H01L|H10D
12068386,2024-08-20,Semiconductor devices and methods of forming the same,0,B82Y|H01L|H10D
12068385,2024-08-20,Oxidation to mitigate dry etch and/or wet etch fluorine residue,0,B82Y|H01L|H10B|H10D
12068382,2024-08-20,Dumbbell shaped self-aligned capping layer over source/drain contacts and method thereof,0,H01L|H10D
12068378,2024-08-20,Semiconductor devices with backside via and methods thereof,1,B82Y|H01L|H10D
12068377,2024-08-20,Back-end-of-line devices,0,H01L|H10B|H10D
12068374,2024-08-20,Method of dopant deactivation underneath gate,0,H01L|H10D
12068372,2024-08-20,Semiconductor device structure integrating air gaps and methods of forming the same,0,H01L|H10D
12068371,2024-08-20,Method for FinFET LDD doping,0,H01L|H10D
12068368,2024-08-20,Shallow trench isolation (STI) contact structures and methods of forming same,0,H01L|H10D
12068364,2024-08-20,Metal insulator metal capacitor structure having high capacitance,0,H01L|H10D
12068363,2024-08-20,Structure formation in a semiconductor device,0,H01L|H10D
12068320,2024-08-20,Gate isolation for multigate device,0,B82Y|H01L|H10D
12068313,2024-08-20,Semiconductor arrangement and formation thereof,0,H01L|H10B|H10D
12068306,2024-08-20,Integrated circuit device,0,G06F|H01L|H10D
12068305,2024-08-20,Multiple fin height integrated circuit,0,G06F|H10D
12068303,2024-08-20,Package structure,0,H01L
12068300,2024-08-20,Chip-on-wafer-on-substrate package with improved yield,0,H01L
12068297,2024-08-20,Hybrid integrated circuit package,0,G02B|H01L|H10B|H10F
12068295,2024-08-20,Deep partition power delivery with deep trench capacitor,0,H01L|H10D
12068287,2024-08-20,Stacked semiconductor structure and method,0,H01L
12068285,2024-08-20,Stacked die structure and method of fabricating the same,0,H01L
12068284,2024-08-20,Vertical interconnect structures with integrated circuits,0,G06F|H01L
12068273,2024-08-20,Package,0,H01L
12068271,2024-08-20,Semiconductor device structure and methods of forming the same,0,H01L
12068269,2024-08-20,Method and system for verifying integrated circuit stack having photonic device,0,G01R|G06F|H01L
12068263,2024-08-20,Semiconductor memory devices and methods of manufacturing thereof,0,H01L|H10B
12068262,2024-08-20,"Semiconductor package including neighboring die contact and seal ring structures, and methods for forming the same",0,H01L
12068260,2024-08-20,Semiconductor die package with ring structure and method for forming the same,0,H01L
12068254,2024-08-20,Interconnection structure and methods of forming the same,0,H01L
12068253,2024-08-20,Semiconductor structure with two-dimensional conductive structures,0,H01L
12068252,2024-08-20,Hybrid conductive structures,0,H01L
12068248,2024-08-20,Semiconductor interconnection structure and methods of forming the same,0,H01L
12068246,2024-08-20,Redistribution layer layouts on integrated circuits and methods for manufacturing the same,0,H01L
12068245,2024-08-20,"Memory device, semiconductor device, and manufacturing method thereof",0,H01L|H10B
12068241,2024-08-20,Semiconductor structure,0,H01L
12068227,2024-08-20,Structures and methods for reducing process charging damages,0,H01L|H10D
12068224,2024-08-20,Semiconductor packages having thermal conductive pattern,0,H01L
12068218,2024-08-20,Package structures,0,H01L
12068212,2024-08-20,Package structure with through via extending through redistribution layer and method of manufacturing the same,0,H01L
12068207,2024-08-20,Simultaneous multi-bandwidth optical inspection of semiconductor devices,0,G01N|G06T|H01L
12068201,2024-08-20,Semiconductor devices,0,H01L|H10D
12068200,2024-08-20,Backside via with a low-k spacer,1,B82Y|H01L|H10D
12068199,2024-08-20,Methods for forming fin field-effect transistors,0,H01L|H10D
12068197,2024-08-20,Methods for forming contact plugs with reduced corrosion,0,H01L|H10D
12068196,2024-08-20,Forming gate line-end of semiconductor structures with improved metal gate height,0,H01L|H10D
12068195,2024-08-20,Metal loss prevention using implantation,0,H01L|H10D
12068194,2024-08-20,Selective deposition of metal barrier in damascene processes,0,H01L
12068193,2024-08-20,Semiconductor device structure with interconnect structure having air gap,0,H01L|H10D
12068191,2024-08-20,Low-resistance contact plugs and method forming same,0,H01L|H10D
12068184,2024-08-20,Calibration pod for robotic wafer carrier handling and calibration performed using same,0,G05B|H01L
12068179,2024-08-20,Systems and methods for shuttered wafer cleaning,0,B08B|H01L
12068173,2024-08-20,Package structure and manufacturing method thereof,0,H01L
12068169,2024-08-20,Semiconductor processing tool and methods of operation,0,H01L
12068168,2024-08-20,Processes for reducing line-end spacing,0,H01L
12068167,2024-08-20,Self-aligned double patterning,0,H01L
12068162,2024-08-20,Semiconductor device and method,0,H01L|H10D
12068038,2024-08-20,Method and apparatus for PUF generator characterization,0,G06F|G11C|H04L
12067341,2024-08-20,"Semiconductor structure, device, and method",0,B82Y|G03F|G06F|G09G|H01L|H10D|H10K
12067337,2024-08-20,"Power grid, IC and method for placing power grid",0,G06F|H01L
12066968,2024-08-20,Communication interface structure and Die-to-Die package,0,G06F
12066757,2024-08-20,Mask and method of forming the same,0,G03F|H01L
12066756,2024-08-20,Method for lithography process,0,B81B|G01C|G01P|G03F|H01L
12066755,2024-08-20,Pellicle for an EUV lithography mask and a method of manufacturing thereof,0,G03F|H01L
12066659,2024-08-20,Protective ring structure to increase waveguide performance,0,G02B|H01L
12066371,2024-08-20,Method and apparatus for real-time tool defect detection,0,G01N|H01L
12065731,2024-08-20,Tungsten deposition on a cobalt surface,0,C23C|H01L|H10D
12063773,2024-08-13,Layout structure including anti-fuse cell,0,G06F|G11C|H01L|H10B|H10D
12062832,2024-08-13,Electronic device and manufacturing method thereof,0,H01L|H01Q
12062721,2024-08-13,Latch-up prevention,0,B82Y|H01L|H10D
12062720,2024-08-13,Epitaxial source/drain structure and method of forming same,0,H01L|H10D
12062719,2024-08-13,Semiconductor device and method for forming the same,0,H01L|H10D
12062714,2024-08-13,Back end of line nanowire power switch transistors,0,B82Y|H01L|H10D
12062710,2024-08-13,Increasing source/drain dopant concentration to reduced resistance,0,H01L|H10D
12062709,2024-08-13,Gate spacer structure and method of forming same,0,H01L|H10D
12062707,2024-08-13,Method of manufacturing a field effect transistor by tilted implantation of dopants into inner sidewalls of gate spacers,0,H01L|H10D
12062705,2024-08-13,Semiconductor device and method of forming vertical structure,0,H01L|H10D
12062696,2024-08-13,Manufacturing method of semiconductor device,0,H01L|H10D|H10K
12062692,2024-08-13,Tapered dielectric layer for preventing electrical shorting between gate and back side via,0,B82Y|H01L|H10D
12062686,2024-08-13,Structure and formation method of semiconductor device with capacitors,0,H01L|H10D
12062658,2024-08-13,Method for forming an integrated circuit having transistor gates over an interconnection structure,0,H01L|H10D
12062652,2024-08-13,Zero mask high density capacitor,0,H01L|H10D
12062641,2024-08-13,"Integrated circuit including a first semiconductor wafer and a second semiconductor wafer, semiconductor device including a first semiconductor wafer and a second semiconductor wafer and method of manufacturing same",0,H01L|H10D
12062640,2024-08-13,Semiconductor device and manufacturing method thereof,0,H01L|H10D
12062629,2024-08-13,Multiband QAM interface for slab waveguide,0,G02B|G02F|H01L|H01P|H04B
12062622,2024-08-13,Integrated fan-out packaging,0,H01L
12062619,2024-08-13,Semiconductor packages and forming methods thereof,0,H01L
12062613,2024-08-13,Semiconductor device having an extra low-k dielectric layer and method of forming the same,0,H01L
12062612,2024-08-13,Semiconductor device structure and methods of forming the same,0,H01L
12062611,2024-08-13,Integrated circuit interconnect structures with air gaps,0,H01L|H10D
12062608,2024-08-13,Semiconductor packages,0,H01L
12062604,2024-08-13,Semiconductor structure and manufacturing method thereof,0,H01L
12062603,2024-08-13,Semiconductor device having via sidewall adhesion with encapsulant,0,H01L
12062602,2024-08-13,Semiconductor package and method of manufacturing the same,1,H01L
12062590,2024-08-13,Method for manufacturing semiconductor package structure,0,H01L|H10D
12062586,2024-08-13,Semiconductor device structure with magnetic element,0,H01L|H10D
12062582,2024-08-13,Method of manufacturing semiconductor devices,0,G03F|H01L
12062580,2024-08-13,Method of manufacturing a semiconductor device and a semiconductor device,0,B82Y|H01L|H10D
12062578,2024-08-13,Prevention of contact bottom void in semiconductor fabrication,0,H01L|H10D
12062572,2024-08-13,Semiconductor device having metallization layer with low capacitance and method for manufacturing the same,0,H01L
12062562,2024-08-13,Air curtain for defect reduction,0,B65G|H01L
12062561,2024-08-13,Method for transporting wafers,0,H01L
12062543,2024-08-13,Line-end extension method and device,0,H01L
12062542,2024-08-13,Using cumulative heat amount data to qualify hot plate used for postexposure baking,0,H01L|H05B
12062540,2024-08-13,Integrated circuit device and method for forming the same,0,H01L|H10D
12062539,2024-08-13,Semiconductor-on-insulator (SOI) substrate and method for forming,0,H01L|H10D
12062535,2024-08-13,Particle removal method in semiconductor fabrication process,0,B01D|H01L
12062523,2024-08-13,Methods and systems for cooling plasma treatment components,0,H01J|H01L
12062166,2024-08-13,Method and system for diagnosing a semiconductor wafer,0,G01N|G06T|G06V|H01L
12061856,2024-08-13,Semiconductor device including combination rows and method and system for generating layout diagram of same,0,G06F|H01L|H10D
12061229,2024-08-13,In-line electrical detection of defects at wafer level,0,G01N|G01R|G06T|H01L
12059769,2024-08-13,Optical thickness control during a chemical mechanical polishing process and apparatus for effecting the same,0,B24B|H01L
12059692,2024-08-13,Nozzle assembly for use with liquid dispensing system,0,B05B|B08B|H01L
12058940,2024-08-06,Method for forming MTJS with lithography-variation independent critical dimension,0,H01F|H01L|H10B|H10N
12058873,2024-08-06,Memory device including a semiconducting metal oxide fin transistor and methods of forming the same,0,H01L|H10B|H10D|H10N
12058869,2024-08-06,"Semiconductor structure with a logic device and a memory device being formed in different levels, and method of forming the same",0,H01L|H10B|H10D
12058867,2024-08-06,Memory device,0,H01L|H10B|H10D
12058860,2024-08-06,Memory device,0,H01L|H10B
12058852,2024-08-06,Semiconductor device and method of operating the same,0,G11C|H01L|H10B
12058101,2024-08-06,Package structure and method of forming the same,0,G06F|H01L|H04L|H10N
12057506,2024-08-06,Semiconductor device and manufacturing method thereof,0,H01L|H10D
12057505,2024-08-06,Semiconductor device having fin structures,0,H01L|H10D
12057504,2024-08-06,Minimization of silicon germanium facets in planar metal oxide semiconductor structures,0,H01L|H10D
12057503,2024-08-06,Asymmetric source and drain structures in semiconductor devices,0,H01L|H10D
12057495,2024-08-06,Semiconductor device with conformal source/drain layer,0,H01L|H10D
12057488,2024-08-06,Methods of reducing capacitance in field-effect transistors,0,H01L|H10D
12057485,2024-08-06,Gate-all-around (GAA) method and devices,0,B82Y|H01L|H10D
12057471,2024-08-06,Ferroelectric tunnel junction devices with a sparse seed layer and methods for forming the same,0,H01L|H10B|H10D
12057469,2024-08-06,Semiconductor device and a method of fabricating the same,0,H01L|H10D
12057468,2024-08-06,Semiconductor device with inductor windings around a core above an encapsulated die,0,H01F|H01L|H10D
12057449,2024-08-06,Isolation structures for semiconductor devices,0,H01L|H10D
12057447,2024-08-06,Three dimensional integrated circuit and fabrication thereof,0,H01L|H10D
12057446,2024-08-06,Stacked semiconductor device and method,0,H01L|H10D
12057445,2024-08-06,Method of manufacturing a semiconductor device and a semiconductor device,0,H01L|H10D
12057439,2024-08-06,Integrated circuit packages,0,H01L
12057438,2024-08-06,Die stack structure and manufacturing method thereof,0,H01L|H10D
12057437,2024-08-06,"Package structure, chip structure and method of fabricating the same",0,H01L
12057432,2024-08-06,Integrated fan-out package structures with recesses in molding compound,0,H01L
12057424,2024-08-06,Package structure and method for forming the same,0,H01L
12057423,2024-08-06,Bump integration with redistribution layer,0,H01L
12057419,2024-08-06,Method for forming chip structure with conductive structure,0,H01L
12057418,2024-08-06,Passivation structure with increased thickness for metal pads,0,H01L
12057415,2024-08-06,Semiconductor device having antenna and manufacturing method thereof,0,H01L
12057412,2024-08-06,Device crack-stop structure to prevent damage due to dicing crack,0,H01L|H10F
12057410,2024-08-06,Semiconductor device and method of manufacture,1,H01L
12057407,2024-08-06,Semiconductor package and method,0,H01L
12057406,2024-08-06,Package having redistribution layer structure with protective layer,0,H01L
12057405,2024-08-06,Packages with thick RDLs and thin RDLs stacked alternatingly,0,H01L
12057398,2024-08-06,Semiconductor device with multi-layer dielectric and methods of forming the same,0,H01L|H10D
12057397,2024-08-06,Capping layer for liner-free conductive structures,0,H01L
12057392,2024-08-06,Conductive features having varying resistance,0,H01L|H10D
12057390,2024-08-06,"Source/drain isolation structure, layout, and method",0,H01L|H10D
12057385,2024-08-06,Integrated circuits with backside power rails,0,H01L|H10D
12057363,2024-08-06,Chip package structure with multiple gap-filling layers and fabricating method thereof,0,H01L
12057359,2024-08-06,Semiconductor package and method of fabricating the same,0,B29C|B29K|B29L|H01L
12057358,2024-08-06,Package structure with antenna pattern,0,H01L|H01Q
12057353,2024-08-06,Measurement pattern and method for measuring overlay shift of bonded wafers,1,H01L|H10D
12057350,2024-08-06,Forming a protective layer to prevent formation of leakage paths,0,H01L|H10D
12057345,2024-08-06,Etch profile control of gate contact opening,0,B82Y|H01L|H10D
12057344,2024-08-06,Semiconductor device and method of fabricating the same,0,H01L|H10D
12057343,2024-08-06,FinFET devices with embedded air gaps and the fabrication thereof,0,H01L|H10D
12057342,2024-08-06,Semiconductor device and method,0,H01L|H10D
12057341,2024-08-06,Semiconductor device with gate cut structure and method of forming the same,0,B82Y|H01L|H10D
12057321,2024-08-06,Methods for forming polycrystalline channel on dielectric films with controlled grain boundaries,0,H01L|H10D
12057315,2024-08-06,"Photoresist layer surface treatment, cap layer, and method of forming photoresist pattern",0,G03F|H01L
12057301,2024-08-06,"Arcing protection method, processing tool and fabrication system",0,C23C|G05B|H01J|H01L
12057153,2024-08-06,Memory device with tunable probabilistic state,0,G06F|G11C|H10B|H10N
12056432,2024-08-06,Pin modification for standard cells,0,G06F|H03K|H10D
12056431,2024-08-06,Methods of preparing photo mask data and manufacturing a photo mask,0,G03F|G06F
12055860,2024-08-06,Multi-function overlay marks for reducing noise and extracting focus and critical dimension information,0,G03F|H01L
12054823,2024-08-06,Apparatus and method for manufacturing metal gate structures,0,C23C|H01J|H01L|H10D
12053745,2024-08-06,System for storing chemical liquid and method for adjusting gas concentration in chemical liquid,0,B01F|B01J|G05D|H01L
12052859,2024-07-30,Non-volatile memory device with reduced area,0,G06F|H01L|H10B|H10D
12051763,2024-07-30,Germanium-containing photodetector and methods of forming the same,0,H01L|H10F|Y02P
12051749,2024-07-30,Interfacial dual passivation layer for a ferroelectric device and methods of forming the same,0,H01L|H10B|H10D
12051746,2024-07-30,Semiconductor device structure with dielectric layer,0,H01L|H10D
12051736,2024-07-30,Field effect transistor with inner spacer liner layer and method,0,B82Y|H01L|H10D
12051735,2024-07-30,Dielectric spacer to prevent contacting shorting,0,H01L|H10D
12051730,2024-07-30,Source/drain feature to contact interfaces,0,H01L|H10D
12051721,2024-07-30,Methods of forming semiconductor devices including gate barrier layers,0,B82Y|H01L|H10D
12051702,2024-07-30,Crystalline semiconductor layer formed in BEOL processes,0,H01L|H10D
12051691,2024-07-30,Planar and non-planar FET-based electrostatic discharge protection devices,0,H01L|H10D
12051683,2024-07-30,Semiconductor packages and methods for forming the same,0,H01L
12051673,2024-07-30,Package having multiple chips integrated therein and manufacturing method thereof,0,H01L
12051672,2024-07-30,Package structure and method of forming the same,0,H01L|H10D
12051668,2024-07-30,Semiconductor package and method of forming the same,0,H01L
12051666,2024-07-30,Package structure and manufacturing method of package structure thereof,0,H01L
12051663,2024-07-30,Memory devices and methods of forming the same,0,H01L|H10B
12051659,2024-07-30,Semiconductor devices having conductive pad structures with multi-barrier films,0,H01L|H10F
12051655,2024-07-30,Package structure and method of forming the same,0,H01L
12051654,2024-07-30,Package structure and method of fabricating the same,0,H01L
12051652,2024-07-30,Package structure and method of fabricating the same,0,H01L
12051650,2024-07-30,Semiconductor package and method,0,H01L
12051649,2024-07-30,Architecture for computing system package,0,H01L|H10D
12051646,2024-07-30,Metal line structure and method,0,H01L
12051645,2024-07-30,Two 2D capping layers on interconnect conductive structure to increase interconnect structure reliability,0,H01L
12051643,2024-07-30,Hybrid via interconnect structure,0,H01L
12051639,2024-07-30,Package structure and manufacturing method thereof,0,H01L
12051634,2024-07-30,Package and package-on-package structure having elliptical columns and ellipsoid joint terminals,0,H01L
12051632,2024-07-30,Semiconductor package structure and method for forming semiconductor package structure,0,H01L
12051628,2024-07-30,Semiconductor device with funnel shape spacer and methods of forming the same,0,H01L|H10D
12051626,2024-07-30,Fin Field-Effect transistor and method of forming the same,0,H01L|H10D
12051624,2024-07-30,Stacked semiconductor devices and methods of forming thereof,0,H01L
12051622,2024-07-30,Passivation layer and planarization layer and method of forming the same,0,H01L
12051620,2024-07-30,Semiconductor structure and method for manufacturing the same,0,H01L|H10D
12051619,2024-07-30,Semiconductor device and method of manufacture,0,H01L
12051617,2024-07-30,Method of making a semiconductor device and semiconductor device,0,H01L
12051616,2024-07-30,Wafer level chip scale packaging intermediate structure apparatus and method,0,H01L|H05K
12051614,2024-07-30,Isolation regions including two layers and method forming same,0,H01L|H10D
12051609,2024-07-30,Systems and methods for humidity control of FOUP during semiconductor fabrication,0,H01L
12051603,2024-07-30,System and method for annealing die and wafer,0,H01L|H10D
12051594,2024-07-30,Method for forming semiconductor device structure with gate,0,B82Y|H01L|H10D
12051593,2024-07-30,Method for an ion implantation process employing an ion-collecting device that collects a distribution of ejected ions from a target to correct a tilt angle of the target,0,C23C|H01L
12051592,2024-07-30,Method and structure for barrier-less plug,0,H01L|H10D
12050853,2024-07-30,Integrated circuit design using fuzzy machine learning,0,G06F|G06N
12050399,2024-07-30,Pellicle assembly and method of making same,0,G03F|H01L
12050153,2024-07-30,Method for monitoring transport vehicle and maintenance thereof,0,B65G|G01M|G06Q|G07C|Y02P
12048944,2024-07-30,Method of operating drippage prevention system,0,B05C|F16K|G03F|H01L
12048163,2024-07-23,Trench gate high voltage transistor for embedded memory,0,H01L|H10B|H10D
12048147,2024-07-23,Layout structure including anti-fuse cell,0,G06F|G11C|H01L|H10B|H10D
12048137,2024-07-23,Semiconductor arrangement and method of manufacture,0,B82Y|H01L|H10B|H10D
12046678,2024-07-23,Vertically-oriented complementary transistor,0,H01L|H10D
12046677,2024-07-23,Contact for semiconductor device and method of forming thereof,0,H01L|H10D
12046662,2024-07-23,Semiconductor device structure with barrier layer,0,H01L|H10D
12046660,2024-07-23,Non-conformal capping layer and method forming same,1,H01L|H10D
12046657,2024-07-23,"Method of manufacturing a semiconductor device including capping layer, barrier layer and work function layer",0,H01L|H10D
12046649,2024-07-23,Method for forming semiconductor structure for memory device,0,H01L|H10B|H10D
12046646,2024-07-23,Contact and via structures,0,H01L|H10D
12046644,2024-07-23,Gap spacer for backside contact structure,0,H01L|H10D
12046638,2024-07-23,Fin field effect transistor (FinFET) device having position-dependent heat generation,0,H01L|H10D
12046634,2024-07-23,Dual side contact structures in semiconductor devices,0,H01L|H10D
12046615,2024-07-23,Semiconductor device including deep trench isolation structure comprising dielectric structure and copper structure and method of making the same,0,H01L|H10F
12046588,2024-07-23,Package on package structure,0,H01L
12046580,2024-07-23,Three-dimensional integrated circuit (3D IC) low-dropout (LDO) regulator power delivery,0,G06F|H01L
12046579,2024-07-23,Package having bonding layers,0,H01L|H10D
12046567,2024-07-23,Electrostatic discharge circuit and method of forming the same,0,H01L|H02H|H10D
12046566,2024-07-23,"Devices with through silicon vias, guard rings and methods of making the same",0,H01L
12046561,2024-07-23,Package structure and method of fabricating the same,0,H01L
12046557,2024-07-23,Interconnect structure and method of forming same,0,H01L|H10D
12046554,2024-07-23,Device layout design for improving device performance,0,H01L|H10D
12046551,2024-07-23,Interconnect structure having a barrier layer along the sidewall of self-aligned via structures,0,H01L
12046550,2024-07-23,Three dimensional MIM capacitor having a comb structure and methods of making the same,0,H01L|H10D
12046548,2024-07-23,Chip package with redistribution structure having multiple chips,0,H01L
12046544,2024-07-23,Semiconductor package device with integrated inductor and manufacturing method thereof,0,H01F|H01L|H10D
12046537,2024-07-23,Front-end-of-line (FEOL) through semiconductor-on-substrate via (TSV),0,H01L
12046528,2024-07-23,Heat dissipation structures,0,H01L
12046527,2024-07-23,Planar passivation layers,0,H01L
12046519,2024-07-23,Metal gates and methods of forming thereby,0,B82Y|H01L|H10D
12046510,2024-07-23,Conductive feature formation and structure,0,H01L|H10D
12046507,2024-07-23,Semiconductor device structure and methods of forming the same,0,H01L
12046506,2024-07-23,Devices with reduced capacitances,0,H01L|H10D
12046480,2024-07-23,Manufacturing method of a semiconductor device,0,H01L
12046479,2024-07-23,Nitride-containing STI liner for SiGe channel,0,H01L|H10B|H10D
12046477,2024-07-23,By-site-compensated etch back for local planarization/topography adjustment,0,H01J|H01L
12046476,2024-07-23,Wet etching chemistry and method of forming semiconductor device using the same,0,C09K|C23F|H01L
12046475,2024-07-23,Surface oxidation control of metal gates using capping layer,1,H01L|H10D
12041781,2024-07-16,Three-dimensional memory device with ferroelectric material,0,H01L|H10B|H10D
12041776,2024-07-16,3D memory with graphite conductive strips,0,B82Y|G11C|H01L|H10B|H10D
12041767,2024-07-16,Fuse cell structure,0,G11C|H01L|H10B
12041761,2024-07-16,SRAM circuits with aligned gate electrodes,0,G11C|H01L|H10B|H10D
12041760,2024-07-16,Multi-layer high-k gate dielectric structure,0,H01L|H10B|H10D
12040566,2024-07-16,Antenna device,0,H01L|H01Q
12040409,2024-07-16,Thin film transistor including a dielectric diffusion barrier and methods for forming the same,0,H01L|H10D
12040407,2024-07-16,Semiconductor devices including backside vias and methods of forming the same,1,H01L|H10D
12040405,2024-07-16,Multi-gate device and related methods,0,B82Y|H01L|H10B|H10D
12040387,2024-07-16,Negative-capacitance field effect transistor,0,H01L|H10D
12040386,2024-07-16,Self-aligned epitaxy layer,0,H01L|H10D
12040384,2024-07-16,Source/drain structure for semiconductor device,0,B82Y|H01L|H10D
12040383,2024-07-16,Multi-gate device and related methods,0,B82Y|H01L|H10D
12040382,2024-07-16,Method of forming a nano-FET semiconductor device,0,B82Y|H01L|H10D
12040381,2024-07-16,Method of manufacturing semiconductor devices and semiconductor devices,0,H01L|H10D
12040375,2024-07-16,Multi-silicide structure for a semiconductor device and a method for manufacturing the same,0,B82Y|H01L|H10D
12040365,2024-07-16,Incorporating nitrogen in dipole engineering for multi-threshold voltage applications in stacked device structures,0,H01L|H10D
12040364,2024-07-16,Semiconductor device structure,0,B82Y|H01L|H10D
12040358,2024-07-16,Method of manufacturing a super junction structure and super junction structure,0,H01L|H10D
12040353,2024-07-16,Multi-tier deep trench capacitor and methods of forming the same,0,H01G|H01L|H10D
12040309,2024-07-16,Bonding through multi-shot laser reflow,0,H01L
12040293,2024-07-16,Redistribution layer metallic structure and method,0,H01L
12040289,2024-07-16,Interposer including a copper edge seal ring structure and methods of forming the same,0,H01L
12040285,2024-07-16,Structure and formation method of chip package with reinforcing structures,0,H01L
12040283,2024-07-16,Method of fabricating semiconductor structure,0,H01L
12040281,2024-07-16,Semiconductor package structure comprising rigid-flexible substrate and manufacturing method thereof,0,H01L|H05K
12040273,2024-07-16,Semiconductor device with multi-layer dielectric,0,H01L|H10D
12040270,2024-07-16,Semiconductor device including back side power supply circuit,0,H01L|H10D
12040267,2024-07-16,Organic interposer including intra-die structural reinforcement structures and methods of forming the same,1,H01L|H10K
12040266,2024-07-16,"Package substrate, package using the same, and method of manufacturing the same",0,H01L|H05K|H10D
12040256,2024-07-16,Semiconductor device and method,0,H01L
12040255,2024-07-16,Semiconductor package and manufacturing method thereof,0,H01L
12040247,2024-07-16,Package system and manufacturing method thereof,0,H01L
12040242,2024-07-16,Three-dimensional device structure including seal ring connection circuit,0,H01L|H10D
12040235,2024-07-16,Semiconductor device and method of manufacture,0,H01L|H10D
12040225,2024-07-16,Insulating cap on contact structure,1,H01L|H10D
12040222,2024-07-16,Air-replaced spacer for self-aligned contact scheme,0,H01L
12040221,2024-07-16,Fabrication method of metal-free SOI wafer,0,H01L|H10D
12040219,2024-07-16,Etch profile control of isolation trench,0,B82Y|H01L|H10D
12040205,2024-07-16,Systems and methods for inspection stations,0,G06T|H01L|H04N
12040191,2024-07-16,Semiconductor structures and methods thereof,0,H01L|H10D
12040178,2024-07-16,Method for manufacturing semiconductor structure with resistive elements,0,H01L|H10D
12039251,2024-07-16,Cell layout of semiconductor device,0,G06F
12039250,2024-07-16,Integrated circuit device design method and system,0,G06F
12039249,2024-07-16,System and method for diagnosing design rule check violations,0,G06F|Y02D
12039247,2024-07-16,Test pattern generation systems and methods,0,G01R|G06F
12039246,2024-07-16,Circuit layout,0,G06F
12039245,2024-07-16,Semiconductor device including standard cell having split portions,0,G03F|G06F|H01L|H10D
12039244,2024-07-16,Hybrid node chiplet stacking design,0,G06F|H01L
12039242,2024-07-16,Structure and method of non-rectangular cell in semiconductor device,0,G06F|H10D
12038599,2024-07-16,Photonic package and method of manufacture,0,G02B|H01L|H10F
12038389,2024-07-16,Wafer inspection apparatus and method,0,G01B|G01N|H01L
12037687,2024-07-16,"Gas tube, gas supply system and manufacturing method of semiconductor device using the same",0,C23C|H01L
12036636,2024-07-16,Mega-sonic vibration assisted chemical mechanical planarization,0,B24B|H01L
12035538,2024-07-09,Method of forming memory device with physical vapor deposition system,0,C23C|G11C|H01L|H10B
12035534,2024-07-09,Three-dimensional memory array with local line selector,0,G11C|H01L|H10B
12035518,2024-07-09,Non-interleaving N-well and P-well pickup region design for IC devices,0,G06F|G11C|H10B|H10D
12035475,2024-07-09,Semiconductor package with stress reduction design and method for forming the same,0,H01L|H05K
12034572,2024-07-09,Decision feedback equalization embedded in slicer,0,H04L
12034077,2024-07-09,Method of forming source/drain regions with expanded widths,0,B82Y|H01L|H10D
12034076,2024-07-09,Semiconductor device integrating backside power grid and related integrated circuit and fabrication method,1,H01L|H10D
12034075,2024-07-09,Device of dielectric layer,0,C23C|H01L|H10D
12034062,2024-07-09,Semiconductor device structure and method for forming the same,0,H01L|H10D
12034061,2024-07-09,Method for forming semiconductor structure,0,H01L|H10D
12034058,2024-07-09,Gate stack treatment for ferroelectric transistors,0,H01L|H10B|H10D
12034056,2024-07-09,Semiconductor devices including gate structures with gate spacers,0,B82Y|H01L|H10D
12034037,2024-07-09,Backside capacitor techniques,0,H01L|H10D
12034009,2024-07-09,Semiconductor device segmented interconnect,0,H01L|H10D
12034007,2024-07-09,Fin-based device having an isolation gate interfacing with a source/drain,0,H01L|H10D
12033998,2024-07-09,Integrated circuit and method of forming the same,0,G06F|H10D
12033992,2024-07-09,Package and manufacturing method thereof,0,H01L
12033978,2024-07-09,Semiconductor package and manufacturing method thereof,0,H01L
12033976,2024-07-09,Semiconductor package having a through intervia through the molding compound and fan-out redistribution layers disposed over the respective die of the stacked fan-out system-in-package,0,H01L
12033969,2024-07-09,Chip package structure,0,H01L
12033968,2024-07-09,Package structure including stacked pillar portions,1,H01L
12033965,2024-07-09,Semiconductor device and method of forming the same,0,H01L
12033963,2024-07-09,Package structure comprising thermally conductive layer around the IC die,0,H01L
12033962,2024-07-09,Electrostatic discharge (ESD) array with circuit controlled switches,0,H01L|H02H|H10D
12033959,2024-07-09,Dummy pattern structure for reducing dishing,1,H01L
12033951,2024-07-09,Alignment mark structure and method for making,0,G03F|H01L
12033949,2024-07-09,Package structure with bridge die laterally wrapped by insulating encapsulant and surrounded by through vias and method of forming the package structure,0,H01L
12033947,2024-07-09,Semiconductor package structure and method for forming the same,0,H01L
12033940,2024-07-09,Semiconductor device and method,0,H01L|H10B|H10D
12033939,2024-07-09,Electrical fuse structure and method of formation,0,H01L
12033937,2024-07-09,Semiconductor device and a method for fabricating the same,0,H01L|H10B|H10D
12033935,2024-07-09,Semiconductor device including recessed interconnect structure,0,H01L|H10D
12033928,2024-07-09,Manufacturing method of semiconductor package,0,H01L
12033919,2024-07-09,Backside or frontside through substrate via (TSV) landing on metal,0,H01L
12033913,2024-07-09,Chip package structure with lid and method for forming the same,0,H01L
12033912,2024-07-09,Package structure and manufacturing method thereof,1,H01L
12033906,2024-07-09,Semiconductor package and manufacturing method thereof,0,H01L
12033902,2024-07-09,Mid-manufacturing semiconductor wafer layer testing,0,H01L|H10F
12033900,2024-07-09,Trench isolation with conductive structures,0,B82Y|H01L|H10D
12033899,2024-07-09,Self-aligned metal gate for multigate device,0,B82Y|H01L|H10D
12033898,2024-07-09,Method of fabricating a FinFET device,0,H01L|H10D
12033893,2024-07-09,Contact plug with impurity variation,0,H01L|H10D
12033891,2024-07-09,Method of forming trenches,0,H01L
12033890,2024-07-09,Patterning interconnects and other structures by photo-sensitizing method,1,G03F|H01L
12033889,2024-07-09,Semiconductor device structure and methods of forming the same,0,H01L
12033883,2024-07-09,Fan-out interconnect structure and methods forming the same,0,H01L
12033873,2024-07-09,Wafer cooling system,0,F25B|H01L
12033871,2024-07-09,Method for forming semiconductor die package with ring structure comprising recessed parts,0,H01L
12033870,2024-07-09,Bump structure and method of making the same,0,C25D|H01L
12033863,2024-07-09,Semiconductor fabrication system embedded with effective baking module,0,C23C|H01L
12033860,2024-07-09,Soft ashing process for forming protective layer on conductive cap layer of semiconductor device,0,H01L
12033853,2024-07-09,Semiconductor devices and methods of manufacture,0,H01L|H10D
12033850,2024-07-09,Semiconductor device and manufacturing method thereof,0,C23C|H01L|H10D
12032896,2024-07-09,Generation of layout including power delivery network,0,G06F|Y02E
12032302,2024-07-09,Method and device for cleaning substrates,1,B08B|G03F|H01L|H05H
12032295,2024-07-09,Optical lithography system and method of using the same,0,G03F|H01L
12029123,2024-07-02,Semiconductor structure and method of manufacturing a semiconductor structure,0,H01L|H10H|H10N
12029042,2024-07-02,3D memory device with modulated doped channel,0,H01L|H10B|H10D
12029025,2024-07-02,Semiconductor device structure,0,H01L|H10B|H10D
12029023,2024-07-02,Memory array circuit and method of manufacturing same,1,G06F|H01L|H10B|H10D
12027628,2024-07-02,Semiconductor device and method,0,H01L|H10D
12027626,2024-07-02,Semiconductor device active region profile and method of forming the same,0,B82Y|H01L|H10D
12027625,2024-07-02,Semiconductor device having fins and method of fabricating the same,0,H01L|H10D
12027624,2024-07-02,Semiconductor devices and methods of manufacturing thereof,0,H01L|H10D
12027598,2024-07-02,Buried pad for use with gate-all-around device,1,B82Y|H01L|H10D
12027597,2024-07-02,Semiconductor device structure and methods of forming the same,0,B82Y|H01L|H10D
12027594,2024-07-02,Method of manufacturing a semiconductor device and a semiconductor device,1,H01L|H10D
12027592,2024-07-02,Method of manufacturing a heterostructure or a stacked semiconductor structure having a silicon-germanium interface,0,H01L|H10D
12027574,2024-07-02,Resistor structure,0,H01L|H10D
12027526,2024-07-02,Breakdown voltage capability of high voltage device,0,H01L|H10D
12027525,2024-07-02,"Integrated circuit device, method, and system",0,G06F|H01L|H10D
12027513,2024-07-02,Layout design methodology for stacked devices,0,G11C|H01L|H10D
12027494,2024-07-02,Semiconductor device and manufacturing method thereof,0,H01L
12027478,2024-07-02,Manufacturing method of semiconductor structure,0,H01L|H01Q
12027475,2024-07-02,Semiconductor die including guard ring structure and three-dimensional device structure including the same,1,H01L
12027465,2024-07-02,Impedance controlled electrical interconnection employing meta-materials,0,H01L|H01P|H05K
12027461,2024-07-02,Semiconductor device including buried conductive fingers and method of making the same,0,G06F|H01L
12027455,2024-07-02,Chip-on-wafer structure with Chiplet Interposer,0,H01L
12027447,2024-07-02,Semiconductor device having a dual material redistribution line,0,H01L
12027446,2024-07-02,Method for forming a semiconductor component with a cooling structure,0,H01L
12027435,2024-07-02,Packages including multiple encapsulated substrate blocks and overlapping redistribution structures,0,H01L
12027433,2024-07-02,Semiconductor package and method for making the same,0,H01L|H05K
12027431,2024-07-02,Semiconductor structure and method of making,0,H01L
12027425,2024-07-02,Method of forming a gate structure,0,H01L|H10D
12027424,2024-07-02,Semiconductor integrated circuit,0,H01L|H10D
12027420,2024-07-02,Etch stop layer for memory device formation,0,G11C|H01L|H10B|H10N
12027419,2024-07-02,Semiconductor device including liner structure,0,H01L
12027415,2024-07-02,Semiconductor device structures,0,H01L|H10D
12027414,2024-07-02,Using a liner layer to enlarge process window for a contact via,0,H01L|H10D
12027412,2024-07-02,Three-dimensional memory device and method,0,G11C|H01L|H10B|H10D
12027407,2024-07-02,Substrate support apparatus and method,0,C23C|H01L|H05K
12027403,2024-07-02,Pick-and-place system with a stabilizer,0,B65G|H01L
12027396,2024-07-02,Systems and methods for systematic physical failure analysis (PFA) fault localization,1,H01L
12027391,2024-07-02,Electromigration evaluation methodology with consideration of thermal and signal effects,0,G06F|H01L
12027376,2024-07-02,Method for cut metal gate etch dimensional control,0,H01L|H10D
12027372,2024-07-02,Contact structures with deposited silicide layers,0,H01L|H10D
12027370,2024-07-02,Method of forming an integrated circuit using a patterned mask layer,0,H01L
12027368,2024-07-02,Method for fabricating semiconductor device,0,H01L|H10D
12027350,2024-07-02,Process and related device for removing by-product on semiconductor processing chamber sidewalls,0,C23C|H01J|H01L
12027220,2024-07-02,One-time-programmable memory,0,G11C|H01L|H10B|H10D
12026404,2024-07-02,Memory device for scheduling maximum number of memory macros write operations at re-arranged time intervals,0,G06F|G11C
12025920,2024-07-02,Lithography techniques for reducing defects,0,G03F|H01L
12025917,2024-07-02,System and method for supplying and dispensing bubble-free photolithography chemical solutions,0,B67D|G03F|H01L|Y10T
12025914,2024-07-02,Silver patterning and interconnect processes,0,G03F|H01L|H10D
12025533,2024-07-02,System and method for liquid leak detection,0,G01M|G03F|H01L
12024651,2024-07-02,Chemical mechanical polishing slurry composition and method of polishing metal layer,0,B24B|C09G|C09K|H01L|H10D
12022665,2024-06-25,Semiconductor device and method for forming the same,1,H01L|H10B|H10D
12022660,2024-06-25,Semiconductor device and method of manufacture,0,G11C|H01L|H10B|H10D
12022659,2024-06-25,Three-dimensional memory device and method,0,G11C|H01L|H10B|H10D
12022644,2024-06-25,Semiconductor structure with a bit line in a different configuration than a local interconnect line,0,H01L|H10B|H10D
12022014,2024-06-25,Physically unclonable function (PUF) generation,0,H03K|H04L|H10D
12021148,2024-06-25,Semiconductor device with metal cap on gate,0,H01L|H10D
12021144,2024-06-25,Method of manufacturing a semiconductor device and a semiconductor device,0,H01L|H10D
12021142,2024-06-25,Method of forming source/drain epitaxial stacks,0,H01L|H10D
12021140,2024-06-25,Semiconductor structure and method of forming thereof,1,H01L|H10D
12021137,2024-06-25,Ni(Al)O p-type semiconductor via selective oxidation of NiAl and methods of forming the same,0,H01L|H10D
12021125,2024-06-25,High selectivity etching with germanium-containing gases,0,B82Y|H01L|H10D
12021123,2024-06-25,Semiconductor devices with backside power rail and backside self-aligned via,1,B82Y|H01L|H10D
12021119,2024-06-25,Selective liner on backside via and method thereof,0,B82Y|H01L|H10D
12021117,2024-06-25,Semiconductor structure and method of forming the same,0,B82Y|H01L|H10D
12021103,2024-06-25,Method for fabricating hybrid bonded structure,0,H01L|H10F
12021083,2024-06-25,Fin field-effect transistor and method of forming the same,0,H01L|H10D
12021082,2024-06-25,Enhanced channel strain to reduce contact resistance in NMOS FET devices,0,H01L|H10D
12021079,2024-06-25,Fin field-effect transistor and method of forming the same,0,B82Y|H01L|H10D
12021078,2024-06-25,Semiconductor device for a low-loss antenna switch,1,H01L|H10D
12021069,2024-06-25,Semiconductor die and photoelectric device integrated in same package,0,G02B|H01L|H10F
12021066,2024-06-25,Buffer layer(s) on a stacked structure having a via,0,H01L|H10D
12021064,2024-06-25,Semiconductor devices and methods of manufacture,1,H01L
12021057,2024-06-25,Semiconductor structure and semiconductor die,0,H01L
12021054,2024-06-25,Redistribution layer (RDL) layouts for integrated circuits,0,H01L
12021053,2024-06-25,Semiconductor package and method,0,H01L|H05K|Y02P
12021051,2024-06-25,Semiconductor package and method of forming the same,0,H01L
12021050,2024-06-25,Semiconductor device,1,H01L
12021048,2024-06-25,Semiconductor device,0,H01L
12021047,2024-06-25,"Semiconductor packages having a die, an encapsulant, and a redistribution structure",0,H01L|H01Q|H10D
12021045,2024-06-25,Semiconductor device and method of manufacture,0,H01L|H01Q
12021042,2024-06-25,Semiconductor package and method of manufacturing the same,0,H01L
12021037,2024-06-25,Method for manufacturing package structure,0,H01L
12021033,2024-06-25,"Integrated circuit device having active region coupled to metal layers on opposite sides of substrate, and method",0,H01L|H10D
12021026,2024-06-25,Package structure and method of fabricating the same,0,H01L
12021025,2024-06-25,Contact features and methods of fabricating the same in semiconductor devices,0,H01L|H10D
12021024,2024-06-25,Semiconductor device including a semiconductor die and a plurality of antenna patterns,1,H01L
12021023,2024-06-25,Semiconductor device with source/drain via,0,H01L|H10D
12021021,2024-06-25,Integrated circuit structure,0,H01L|H10D
12021014,2024-06-25,Bump joint structure with distortion and method forming same,0,G06F|H01L|Y02P
12021008,2024-06-25,"Thermal interface materials, 3D semiconductor packages and methods of manufacture",0,H01L
12021006,2024-06-25,Package structure and method and equipment for forming the same,0,H01L
12021002,2024-06-25,Warpage control of semiconductor die,0,H01L
12020997,2024-06-25,Methods of forming semiconductor device packages having alignment marks on a carrier substrate,0,H01L
12020996,2024-06-25,Systems and methods of testing memory devices,0,G01R|H01L|H10B
12020994,2024-06-25,Power alarm and fire loading risk reduction for a deposition tool,0,C23C|H01L
12020993,2024-06-25,Test structure and testing method thereof,0,H01L|H10D
12020991,2024-06-25,High-k gate dielectric and method forming same,0,H01L|H10D
12020989,2024-06-25,Structure for fringing capacitance control,0,H01L|H10D
12020987,2024-06-25,Integrated circuit structure and fabrication thereof,0,B82Y|H01L|H10D
12020984,2024-06-25,Methods for forming self-aligned interconnect structures,0,H01L
12020983,2024-06-25,Processes for reducing leakage and improving adhesion,0,H01L
12020981,2024-06-25,Conductive feature formation and structure,0,H01L
12020980,2024-06-25,Semiconductor structure and forming method thereof,0,H01L|H10D
12020964,2024-06-25,Contamination control in semiconductor manufacturing systems,0,B08B|H01L
12020963,2024-06-25,Method of performing a substrate detection process,0,G01N|H01L
12020962,2024-06-25,Measuring system and method of measuring static charges,0,G01R|H01L
12020953,2024-06-25,Fan-out structure and method of fabricating the same,0,H01L
12020952,2024-06-25,Method of fabricating semiconductor device having dummy micro bumps between stacking dies,0,H01L
12020950,2024-06-25,Semiconductor structure and method for forming thereof,0,H01L|H10D
12020948,2024-06-25,Method for improved polysilicon etch dimensional control,0,G03F|G06F|H01L|H10D
12020947,2024-06-25,Method of manufacturing semiconductor devices and semiconductor devices,0,H01L|H10D
12020946,2024-06-25,Chemical mechanical polishing apparatus,0,B24B|H01L
12020941,2024-06-25,Dipole-engineered high-k gate dielectric and method forming same,0,H01L|H10D
12020940,2024-06-25,Semiconductor devices and methods of manufacturing thereof,0,H01L|H10D
12020933,2024-06-25,Trench etching process for photoresist line roughness improvement,0,H01L
12020922,2024-06-25,Apparatus for electro-chemical plating,0,B08B|C23F|C25D|H01L
12020906,2024-06-25,Grounding cap module and gas injection device,0,G03F|H01J|H01L
12020418,2024-06-25,"Image processing method and system, and non-transitory computer readable medium",1,G06T
12019974,2024-06-25,Geometric mask rule check with favorable and unfavorable zones,1,G03F|G06F
12019972,2024-06-25,Method and system of forming semiconductor device,0,G06F
12019971,2024-06-25,Static voltage drop (SIR) violation prediction systems and methods,0,G06F|G06N
12019969,2024-06-25,Power rail with non-linear edge,1,G03F|G06F|Y02P
12019375,2024-06-25,Photosensitive material and method of lithography,0,G03F|H01L
12017342,2024-06-25,Robot gripper for moving wafer carriers and packing materials and method of operating the same,0,B25J|B65B|H01L
12017322,2024-06-25,Chemical mechanical polishing method,0,B24B|H01L
12016169,2024-06-18,Optimized static random access memory,0,G11C|H01L|H04N|H10B|H10D
12016126,2024-06-18,Carrier tape system and components and methods of use,0,B65B|H01L|H05K
12015085,2024-06-18,Method of manufacturing a semiconductor device including etching polysilicon,0,H01L|H10D
12015077,2024-06-18,Metal gate using monolayers,0,H01L|H10D
12015071,2024-06-18,Air spacers around contact plugs and method forming same,1,H01L|H10D
12015070,2024-06-18,Gate structure and method of forming the same,0,H01L|H10D
12015068,2024-06-18,Gate structure and method of fabricating the same,0,H01L|H10D
12015065,2024-06-18,Tri-gate orthogonal channel transistor and methods of forming the same,0,G11C|H01L|H10B|H10D
12015060,2024-06-18,Structure and formation method of semiconductor device with backside contact,1,B82Y|H01L|H10D
12015055,2024-06-18,Doping for semiconductor device with conductive feature,0,H01L|H10D
12015050,2024-06-18,Deep trench capacitor including stress-relief voids and methods of forming the same,0,H01G|H01L|H10D
12015049,2024-06-18,Ring structure for film resistor,0,H01L|H10D
12015030,2024-06-18,Gate stacks for semiconductor devices of different conductivity types,0,H01L|H10D
12015023,2024-06-18,Integrated circuit package and method of forming same,0,H01L
12015017,2024-06-18,"Package structure, package-on-package structure and method of fabricating the same",0,H01L
12015013,2024-06-18,"Die stack structure, semiconductor structure and method of fabricating the same",0,H01L|H10D
12015010,2024-06-18,Vertically stacked semiconductor device including a hybrid bond contact junction circuit and methods of forming the same,0,H01L
12015008,2024-06-18,Wafer bonding method,1,B23K|H01L
12015002,2024-06-18,Chip structure and method for forming the same,1,H01L
12015001,2024-06-18,Bonding structure and method thereof,0,H01L
12014997,2024-06-18,Dummy stacked structures surrounding TSVs and method forming the same,0,H01L
12014993,2024-06-18,Package having redistribution layer structure with protective layer and method of fabricating the same,0,H01L
12014992,2024-06-18,Semiconductor package,0,H01L|H01P|H03H
12014987,2024-06-18,Electro-migration reduction,0,H01L
12014982,2024-06-18,Integrated circuit device and method,0,G06F|H01L|H10B|H10D
12014979,2024-06-18,Methods of forming semiconductor packages,0,H01L
12014976,2024-06-18,Chip package structure including a silicon substrate interposer and methods for forming the same,0,H01L
12014969,2024-06-18,Package structure and method for forming the same,0,H01L
12014966,2024-06-18,Semiconductor memory device having composite dielectric film structure and methods of forming the same,0,H01L|H10B|H10D
12014954,2024-06-18,Method and equipment for forming gaps in a material layer,0,H01L
12014952,2024-06-18,Lithography method to reduce spacing between interconnect wires in interconnect structure,0,H01L
12014933,2024-06-18,Semiconductor device fabrication with removal of accumulation of material from sidewall,0,H01L|H10D
12014926,2024-06-18,Self aligned litho etch process patterning method,0,H01L|H10B
12014922,2024-06-18,Apparatus for manufacturing a thin film and a method therefor,0,C23C|H01L
12014919,2024-06-18,"Dielectric layer, interconnection structure using the same, and manufacturing method thereof",0,H01L
12014131,2024-06-18,Integrated circuit and method of forming same and a system,1,G06F
12014130,2024-06-18,System and method for ESL modeling of machine learning,0,G06F|G06N
12013645,2024-06-18,"Method for removing resist layer, method of forming a pattern and method of manufacturing a package",1,G03F|H01L
12013643,2024-06-18,Method of cutting conductive patterns,0,G03F|G06F|H01L|H05K|Y10T
12013570,2024-06-18,Methods of forming photonic devices,0,G02B|H01L
12013362,2024-06-18,Liquid detection apparatus and method of detecting liquid in wafer processing device,0,G01N|G03F|H01L
12011859,2024-06-18,Molding apparatus and manufacturing method of molded semiconductor device,0,B29C|H01L
12011803,2024-06-18,Carrier head having abrasive structure on retainer ring,0,B24B|H01L
12010933,2024-06-11,Via structure and methods of forming the same,0,H01L|H10B|H10N
12010928,2024-06-11,"Memory cell, semiconductor device having the same, and methods of manufacturing the same",0,H01L|H10B|H10N
12010833,2024-06-11,Method and structure for reduce OTP cell area and leakage,0,G06F|G11C|H01L|H10B|H10D
12009824,2024-06-11,Clock gating circuit and method of operating the same,0,G06F|H03K|Y02D
12009575,2024-06-11,Package structure,0,H01L|H01Q
12009429,2024-06-11,Semiconductor device and method,1,H01L|H10D
12009427,2024-06-11,Semiconductor device and manufacturing method thereof,0,H01L|H10D
12009426,2024-06-11,Structure and method for FinFET device with asymmetric contact,0,H01L|H10D|Y02E
12009410,2024-06-11,Semiconductor device and method fabricating the same,0,H01L|H10D
12009408,2024-06-11,Multi-gate devices having a semiconductor layer between an inner spacer and an epitaxial feature,0,B82Y|H01L|H10D
12009407,2024-06-11,Nanosheet field-effect transistor device and method of forming,0,B82Y|H01L|H10D
12009403,2024-06-11,Semiconductor structure with metal cap layer and method for manufacturing the same,0,H01L|H10D
12009399,2024-06-11,Semiconductor device suppressing rounded shapes of source/drain contact layers,0,H01L|H10D
12009394,2024-06-11,Source/drain contacts and methods of forming same,1,H01L|H10D
12009388,2024-06-11,Semiconductor device and manufacturing method thereof,0,H01L|H10D
12009386,2024-06-11,Structure and method for forming integrated high density MIM capacitor,0,H01G|H01L|H10D
12009363,2024-06-11,Method for forming source/drain contacts,0,H01L|H10D
12009362,2024-06-11,Method of making amphi-FET structure and method of designing,0,B82Y|G06F|H01L|H10D
12009356,2024-06-11,Integrated circuit and method of forming the same,0,B82Y|G06F|H01L|H10D|H10K
12009349,2024-06-11,Vertical semiconductor package including horizontally stacked dies and methods of forming the same,1,H01L
12009345,2024-06-11,3D package structure and methods of forming same,0,H01L
12009337,2024-06-11,Bonding tool and bonding method thereof,0,H01L
12009335,2024-06-11,Structure and method of forming a joint assembly,0,H01L
12009331,2024-06-11,Integrated circuit packages having adhesion layers for through vias,1,H01L
12009327,2024-06-11,Semiconductor die,0,H01L
12009323,2024-06-11,Semiconductor structure,0,H01L|H10F
12009322,2024-06-11,Package structure with through-via in molding compound and dielectric layer,0,H01L
12009316,2024-06-11,Semiconductor structure and method of manufacturing a semiconductor structure,0,H01L
12009305,2024-06-11,Semiconductor device and method for forming the same,0,H01L
12009304,2024-06-11,Integrated circuit and method for forming the same,0,H01L|H10D
12009302,2024-06-11,Method of testing wafer,0,H01L|H10D
12009301,2024-06-11,Interconnect structure,0,H01L
12009296,2024-06-11,Semiconductor device and manufacturing method thereof,0,H01L
12009294,2024-06-11,Middle-of-line interconnect structure and manufacturing method,0,H01L|H10D
12009293,2024-06-11,Barrier-free interconnect structure and manufacturing method thereof,0,H01L
12009281,2024-06-11,Package structure and method of manufacturing the same,1,H01L
12009278,2024-06-11,Package structure with buffer layer embedded in lid layer,0,H01L
12009276,2024-06-11,Semiconductor package including lid with integrated heat pipe for thermal management and methods for forming the same,0,H01L
12009266,2024-06-11,Structure for fringing capacitance control,0,H01L|H10D
12009265,2024-06-11,Slot contacts and method forming same,0,H01L|H10D
12009264,2024-06-11,Adjusting work function through adjusting deposition temperature,0,C23C|H01L|H10D
12009263,2024-06-11,Methods of reducing parasitic capacitance in semiconductor devices,0,H01L|H10D
12009262,2024-06-11,Semiconductor device having planar transistor and FinFET,0,H01L|H10D
12009260,2024-06-11,Method and system of forming integrated circuit,0,G06F|H01L|H10D
12009259,2024-06-11,Semiconductor devices including low-k metal gate isolation and methods of fabrication thereof,0,B82Y|H01L|H10D
12009258,2024-06-11,Self-aligned interconnect with protection layer,1,H01L|H10D
12009257,2024-06-11,Semiconductor device,0,H01L|H10D
12009256,2024-06-11,Redistribution lines with protection layers and method forming same,0,H01L
12009254,2024-06-11,Contact resistance between via and conductive line,0,H01L
12009253,2024-06-11,Semiconductor structure with staggered selective growth,0,H01L|H10D
12009246,2024-06-11,Substrate holder and methods of use,0,G03F|H01L
12009242,2024-06-11,Wafer transport container,0,B65G|H01L
12009238,2024-06-11,Apparatus for fabricating a semiconductor device and method for fabricating semiconductor device,0,G03F|H01L|H01T|H05F
12009232,2024-06-11,Heater lift assembly spring damper,0,F27B|F27D|H01L
12009226,2024-06-11,Semiconductor device and method of forming same,0,H01L
12009222,2024-06-11,Method for forming semiconductor device structure,0,H01L
12009221,2024-06-11,Performing planarization process controls in semiconductor fabrication,0,B24B|G01N|G06F|H01L
12009216,2024-06-11,Methods of forming silicide contact in field-effect transistors,0,B82Y|H01L|H10D
12009215,2024-06-11,Semiconductor device structure with silicide layer,0,H01L|H10D
12009214,2024-06-11,Gate electrodes with notches and methods for forming the same,0,H01L|H10D|H10F
12009210,2024-06-11,Method of manufacturing a semiconductor device,0,G03F|H01L
12009208,2024-06-11,Deposition equipment with adjustable temperature source,0,C23C|C30B|H01L
12009202,2024-06-11,Using a self-assembly layer to facilitate selective formation of an etching stop layer,0,H01L|H10D
12009200,2024-06-11,Treatment for adhesion improvement,0,H01L|H10D
12009148,2024-06-11,Integrated circuit having current-sensing coil,1,G01R|H01F|H01L
12009029,2024-06-11,System and method applied with computing-in-memory,0,G06F|G11C
12008302,2024-06-11,Integrated circuit with thicker metal lines on lower metallization layer,0,G06F|H01L|H10D
12007813,2024-06-11,Semiconductor device for attaching to a flexible display,0,G02F|G06F|G09F|H01L|H10D|H10K|Y02E|Y02P
12007431,2024-06-11,Test circuit and method for operating the same,0,G01R|H01L
12005481,2024-06-11,Systems for improved efficiency of ball mount cleaning and methods for using the same,0,B05B|B08B|H01L
12003242,2024-06-04,Integrated circuit having latch with transistors of different gate widths,1,G06F|H03K
12002885,2024-06-04,Gate contact and via structures in semiconductor devices,0,B82Y|H01L|H10D
12002875,2024-06-04,Semiconductor devices and methods of manufacture,0,H01L|H10D
12002867,2024-06-04,Contact structure for semiconductor device,0,H01L|H10D
12002865,2024-06-04,Interconnect features with sharp corners and method forming same,0,H01L|H10D
12002855,2024-06-04,Method of manufacturing a semiconductor device and a semiconductor device,0,H01L|H10D
12002854,2024-06-04,Semiconductor device and method of manufacture,0,H01L|H10D
12002845,2024-06-04,Method of manufacturing a semiconductor device and a semiconductor device,0,B82Y|H01L|H10D
12002813,2024-06-04,Method for forming semiconductor-on-insulator (SOI) substrate by cleaving a multilayer structure along voids to separate a substrate,0,H01L|H10D
12002807,2024-06-04,Semiconductor structure,0,H01L|H10D
12002802,2024-06-04,Capacitor and method for forming the same,0,H01L|H10D
12002799,2024-06-04,Die stacking structure and method forming same,0,H01L
12002780,2024-06-04,Package structure including a base and a lid disposed over the base and method of forming the package structure,0,H01L
12002778,2024-06-04,Semiconductor packages and methods of forming the same,0,H01L
12002776,2024-06-04,Interconnect structure and method for forming the same,0,H01L
12002774,2024-06-04,Passivation scheme for pad openings and trenches,1,H01L
12002771,2024-06-04,Semiconductor device having a passivation layer and method of making,0,H01L
12002770,2024-06-04,Power management semiconductor package and manufacturing method thereof,0,H01F|H01L|H10D
12002768,2024-06-04,Semiconductor package and manufacturing method thereof,1,H01L
12002767,2024-06-04,Integrated circuit package and method,0,H01L
12002766,2024-06-04,Semiconductor structure having isolations between fins and comprising materials with different thermal expansion coefficients (CTE),0,H01L|H10D
12002761,2024-06-04,"Semiconductor device, stacked semiconductor device and manufacturing method of semiconductor device",0,H01L
12002756,2024-06-04,Butted contacts and methods of fabricating the same in semiconductor devices,0,H01L|H10D
12002755,2024-06-04,Metallization layer and fabrication method,0,H01L|H10B
12002750,2024-06-04,Interconnect structure,0,H01L|H10D
12002749,2024-06-04,Barrier and air-gap scheme for high performance interconnects,0,H01L
12002746,2024-06-04,Chip package structure with metal-containing layer,1,H01L
12002721,2024-06-04,Method of fabricating semiconductor structure,0,H01L
12002719,2024-06-04,Gapfill structure and manufacturing methods thereof,0,H01L|H10D
12002718,2024-06-04,Fin field-effect transistor device and method,1,H01L|H10D
12002712,2024-06-04,Phase control in contact formation,0,H01L
12002711,2024-06-04,Patterning methods for semiconductor devices and structures resulting therefrom,0,H01L
12002710,2024-06-04,Semiconductor structure and methods of forming the same,0,H01L
12002709,2024-06-04,Interconnect structure and manufacturing method for the same,0,H01L
12002706,2024-06-04,Structure and method for enhancing robustness of ESD device,0,H01L|H10D
12002699,2024-06-04,Wafer pod transfer assembly,0,B65G|H01L
12002684,2024-06-04,Methods for chemical mechanical polishing and forming interconnect structure,0,B24B|C09G|H01L
12002675,2024-06-04,Photoresist layer outgassing prevention,1,G03F|H01L
12002663,2024-06-04,Processing apparatus and method for forming semiconductor structure,0,H01J|H01L
12002660,2024-06-04,Semiconductor manufacturing chamber with plasma/gas flow control device,0,H01J|H01L
12002647,2024-06-04,Adjustable support for arc chamber of ion source,0,H01J|H01L
12002499,2024-06-04,Using split word lines and switches for reducing capacitive loading on a memory system,0,G11C|H01L|H10B
12001773,2024-06-04,Automated system and method for circuit design,1,G06F
12001641,2024-06-04,Emergency response system,0,G06F|G06Q|G08B
12001571,2024-06-04,System and device for data protection and method thereof,0,G06F|H04W
12001143,2024-06-04,Lithography exposure system with debris removing mechanism,0,G02B|G03F|H01L
12001132,2024-06-04,Protection layer on low thermal expansion material (LTEM) substrate of extreme ultraviolet (EUV) mask,1,G03F|H01L
12000455,2024-06-04,Systems and methods for reducing vibration of apparatuses,0,F16F|H01L
11999027,2024-06-04,Method for polishing semiconductor substrate,0,B24B|H01L
11997844,2024-05-28,SRAM structures with improved write word line placement,0,H01L|H10B|H10D
11997842,2024-05-28,Dummy metal bonding pads for underfill application in semiconductor die packaging and methods of forming the same,0,H01L|H10B
11996837,2024-05-28,Fuse structure,0,H01L|H03K|H10D
11996606,2024-05-28,Heterogeneous antenna in fan-out package,0,H01L|H01Q|H10D
11996483,2024-05-28,FET with wrap-around silicide and fabrication methods thereof,0,B82Y|H01L|H10D
11996482,2024-05-28,Semiconductor device,0,H01L|H10D
11996481,2024-05-28,Liner for a bi-layer gate helmet and the fabrication thereof,0,H01L|H10D
11996468,2024-05-28,Multi-gate device fabrication and structures thereof,0,B82Y|H01L|H10D
11996467,2024-05-28,Method for epitaxial growth and device,0,H01L|H10B|H10D
11996461,2024-05-28,Backside gate contact,0,B82Y|H01L|H10D
11996451,2024-05-28,Semiconductor device with ferroelectric aluminum nitride,0,H01L|H10D
11996433,2024-05-28,Pad structure for front side illuminated image sensor,0,H01L|H10F
11996431,2024-05-28,Pixel device on deep trench isolation (DTI) structure for image sensor,0,H01L|H10F
11996409,2024-05-28,Stacking CMOS structure,0,B82Y|H01L|H10B|H10D
11996401,2024-05-28,Packaged die and RDL with bonding structures therebetween,0,H01L
11996400,2024-05-28,Manufacturing method of package on package structure,0,H01L|H10D
11996399,2024-05-28,Hybrid bonding with uniform pattern density,0,H01L|H10F
11996383,2024-05-28,Bonded semiconductor devices and methods of forming the same,0,H01L
11996381,2024-05-28,Package structure and method of fabricating the same,1,H01L
11996375,2024-05-28,"Integrated circuit structure, and method for forming thereof",0,H01L
11996372,2024-05-28,Semiconductor device and method of manufacture,0,H01L|H01Q
11996371,2024-05-28,Chiplet interposer,0,H01L
11996368,2024-05-28,Pad structure for enhanced bondability,0,H01L|H10D|H10F
11996363,2024-05-28,Interconnect structure including a heat dissipation layer and methods of forming the same,0,H01L
11996361,2024-05-28,Method of making a contact structure,0,H01L|H10D
11996360,2024-05-28,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11996356,2024-05-28,Low-stress passivation layer,0,H01L
11996353,2024-05-28,Air gap seal for interconnect air gap and method of fabricating thereof,0,H01L|H10D
11996351,2024-05-28,Packaged semiconductor device including liquid-cooled lid and methods of forming the same,15,H01L
11996346,2024-05-28,Semiconductor device and manufacturing method thereof,0,H01L
11996345,2024-05-28,Package structure and manufacturing method thereof,2,H01L
11996342,2024-05-28,Semiconductor package comprising heat dissipation plates,0,H01L
11996340,2024-05-28,Passivation layer for protecting semiconductor structures,0,H01L|H10D
11996338,2024-05-28,Test structure and test method thereof,0,G01R|H01L
11996332,2024-05-28,Semiconductor device and method of manufacturing the same,0,B82Y|H01L|H10D
11996329,2024-05-28,Method and IC design with non-linear power rails,0,G06F|H01L|H10D|Y02P
11996328,2024-05-28,Cobalt fill for gate structures,0,H01L|H10D
11996327,2024-05-28,Interconnect structure and methods of forming the same,0,H01L|H10D
11996326,2024-05-28,Barrier structure for semiconductor device,0,H01L|H10D
11996325,2024-05-28,Interconnect structure of semiconductor device,0,H01L
11996324,2024-05-28,Conductive feature of a semiconductor device and method of forming same,0,H01L
11996323,2024-05-28,Semiconductor device with source/drain epitaxial layer,0,H01L|H10D
11996321,2024-05-28,Semiconductor structure and method for forming the same,1,B82Y|H01L|H10D
11996320,2024-05-28,Reducing parasitic capacitance in field-effect transistors,1,H01L|H10D
11996317,2024-05-28,Methods for forming isolation regions by depositing and oxidizing a silicon liner,0,H01L|H10D
11996308,2024-05-28,Method for mapping wafers in a wafer carrier,1,B65G|G01V|H01L
11996298,2024-05-28,Reversed tone patterning method for dipole incorporation for multiple threshold voltages,0,B82Y|H01L|H10D
11996297,2024-05-28,Method of manufacturing a semiconductor device,0,G03F|H01L
11996293,2024-05-28,Method for metal gate cut and structure thereof,0,H01L|H10D
11996291,2024-05-28,Method for manufacturing semiconductor device including annealing a germanium layer to diffuse germanium atoms into a silicon substrate,0,H01L|H10D
11996283,2024-05-28,Method for metal gate surface clean,0,H01L|H10D
11996227,2024-05-28,Hexagonal semiconductor package structure,0,H01F|H01L|H02J|H10D
11996137,2024-05-28,Compute in memory (CIM) memory array,0,G06F|G11C
11995390,2024-05-28,Isolation circuit between power domains,0,G03F|G06F|H10D
11995388,2024-05-28,Integrated circuit and method of forming same,0,G06F|H10D
11994555,2024-05-28,Probe card with angled probe and wafer testing method using the same,0,G01R|H01L
11993854,2024-05-28,Chamber wall polymer protection system and method,0,B01J|C23F|H01J|H01L
11993066,2024-05-28,"Chuck, lamination process, and manufacturing method of semiconductor package using the same",0,B32B|H01L
11991888,2024-05-21,3D stackable memory and methods of manufacture,0,H01L|H10B|H10D|H10N
11991887,2024-05-21,Three-dimensional memory,0,G11C|H01L|H10B
11990550,2024-05-21,Semiconductor structure with source/drain multi-layer structure and method for forming the same,0,H01L|H10D
11990545,2024-05-21,Semiconductor device having fully oxidized gate oxide layer and method for making the same,0,H01L|H10D
11990532,2024-05-21,Method of forming transistor,0,B82Y|H01L|H10D
11990529,2024-05-21,Air gap in inner spacers and methods of fabricating the same in field-effect transistors,1,B82Y|H01L|H10D
11990522,2024-05-21,Effective work function tuning via silicide induced interface dipole modulation for metal gates,1,B82Y|H01L|H10D
11990512,2024-05-21,Semiconductor device with doped structure,0,H01L|H10D
11990510,2024-05-21,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11990509,2024-05-21,Semiconductor devices having gate structures with slanted sidewalls,0,H01L|H10D
11990488,2024-05-21,Grid structure with at least partially angled sidewalls,0,H04N|H10F
11990471,2024-05-21,Gate isolation for multigate device,0,H01L|H10D
11990454,2024-05-21,Package structure and method of forming the same,0,H01L
11990443,2024-05-21,Semiconductor die package and method of manufacture,1,H01L
11990440,2024-05-21,Structure and formation method of semiconductor device with conductive bumps,0,H01L
11990433,2024-05-21,Bond pad structure coupled to multiple interconnect conductive\ structures through trench in substrate,0,H01L
11990430,2024-05-21,Bonding structures of integrated circuit devices and method forming the same,0,H01L
11990429,2024-05-21,Dummy die placement without backside chipping,0,H01L
11990428,2024-05-21,Bonding structures in semiconductor packaged device and method of forming same,0,H01L
11990423,2024-05-21,Magnetic shielding material with insulator-coated ferromagnetic particles,0,H01L|H05K
11990418,2024-05-21,Chip package structure with buffer structure and method for forming the same,0,H01L
11990416,2024-05-21,Semiconductor device and method for making the same,0,H01L
11990404,2024-05-21,Heat dissipation for semiconductor devices and methods of manufacture,0,B82Y|H01L|H10D
11990401,2024-05-21,Back-end-of-line passive device structure,0,H01L|H10D
11990400,2024-05-21,Capping layer overlying dielectric structure to increase reliability,1,H01L
11990383,2024-05-21,Package structure having at least one die with a plurality of taper-shaped die connectors,0,H01L
11990381,2024-05-21,Integrated circuit packages having support rings,0,H01L
11990378,2024-05-21,Semiconductor device and method,0,H01L|H10D
11990377,2024-05-21,Asymmetric epitaxy regions for landing contact plug,1,H01L|H10D
11990376,2024-05-21,Selective dual silicide formation,0,H01L|H10D
11990375,2024-05-21,Semiconductor Fin cutting process and structures formed thereby,0,H01L|H10D
11990351,2024-05-21,Semiconductor package and manufacturing method thereof,1,H01L
11990341,2024-05-21,Cut metal gate processes,0,H01L|H10D
11990339,2024-05-21,Semiconductor device and method of manufacture,0,G03F|H01L
11989498,2024-05-21,FinFET semiconductor device grouping,0,G06F|G06N|G11B|G11C|H10B|H10D
11989496,2024-05-21,Method and structure for mandrel patterning,0,G06F|H01L
11989046,2024-05-21,Voltage regulator with power rail tracking,1,G01R|G05F|G06F|H01L|H10D
11985819,2024-05-14,Layout method by buried rail for centralized anti-fuse read current,0,G11C|H01L|H10B
11985438,2024-05-14,Pixel array including dark pixel sensors,0,H04N|H10F
11984668,2024-05-14,Method of embedding low-k materials in antennas,0,H01L|H01Q
11984508,2024-05-14,Thin film transistor including a compositionally-modulated active region and methods for forming the same,0,H01L|H10B|H10D
11984491,2024-05-14,Metal layer protection during wet etching,0,H01L|H10D
11984490,2024-05-14,Schottky barrier diode with reduced leakage current and method of forming the same,0,H01L|H10D
11984489,2024-05-14,Air spacer for a gate structure of a transistor,1,H01L|H10D
11984488,2024-05-14,Multigate device with air gap spacer and backside rail contact and method of fabricating thereof,0,B82Y|H01L|H10D
11984485,2024-05-14,"Semiconductor device, FinFET device and methods of forming the same",0,H01L|H10D
11984478,2024-05-14,Forming source and drain features in semiconductor devices,0,H01L|H10B|H10D
11984477,2024-05-14,RFSOI semiconductor structures including a nitrogen-doped charge-trapping layer and methods of manufacturing the same,1,H01J|H01L|H10D
11984476,2024-05-14,Isolation structures of semiconductor devices,0,B82Y|H01L|H10D
11984465,2024-05-14,Multiple deep trench isolation (MDTI) structure for CMOS image sensor,0,H04N|H10F
11984450,2024-05-14,Semiconductor device having spacer residue,0,H01L|H10D
11984444,2024-05-14,Semiconductor device and method of manufacturing the same,0,H01L|H10D
11984443,2024-05-14,Power distribution network,0,H01L|H03K|H10D
11984441,2024-05-14,Integrated circuit with backside power rail and backside interconnect,0,G06F|H01L|H10D
11984431,2024-05-14,3DIC structure and methods of forming,0,H01L
11984422,2024-05-14,Semiconductor package and method of forming same,0,H01L
11984419,2024-05-14,Package structure with a barrier layer,0,H01L
11984410,2024-05-14,Air channel formation in packaging process,0,H01L
11984405,2024-05-14,Pad structure design in fan-out package,0,H01L
11984402,2024-05-14,Semiconductor device and method,1,B82Y|H01L|H10D
11984400,2024-05-14,Method of fabricating a semiconductor device including multiple contacts,0,H01L|H10B|H10D
11984381,2024-05-14,Semiconductor package structure and method for forming the same,0,H01L
11984378,2024-05-14,Semiconductor package structure and method for forming the same,0,H01L
11984376,2024-05-14,Stacked semiconductor device including a cooling structure,0,H01L
11984375,2024-05-14,Integrated circuit package and method,0,H01L
11984374,2024-05-14,Warpage control of packages using embedded core frame,1,H01L
11984372,2024-05-14,Integrated circuit package and method,0,H01L
11984365,2024-05-14,Semiconductor structure inspection using a high atomic number material,0,G01N|H01L
11984363,2024-05-14,Dual silicide structure and methods thereof,0,B82Y|H01L|H10D
11984361,2024-05-14,Multi-gate devices and method of fabricating the same,0,B82Y|H01L|H10D
11984359,2024-05-14,Semiconductor device with spacers for self aligned vias,0,H01L
11984356,2024-05-14,Contact structures in semiconductor devices,0,B82Y|H01L|H10D
11984355,2024-05-14,Method for manufacturing an interconnection structure having a bottom via spacer,0,H01L
11984353,2024-05-14,High capacitance MIM device with self aligned spacer,0,H01L|H10D
11984351,2024-05-14,Cavity in metal interconnect structure,0,H01L|H10B|H10D
11984350,2024-05-14,Integrated circuit structure with backside interconnection structure having air gap,1,B82Y|H01L|H10D
11984342,2024-05-14,Info structure with copper pillar having reversed profile,0,H01L
11984331,2024-05-14,EFEM robot auto teaching methodology,0,H01L
11984324,2024-05-14,Method of manufacturing a semiconductor device and a semiconductor device,0,H01L|H10D
11984323,2024-05-14,CMP system and method of use,0,B24B|C02F|H01L|H10D
11984322,2024-05-14,Semiconductor device and manufacturing method thereof,0,G03F|H01L|H10D
11984316,2024-05-14,Porogen bonded gap filling material in semiconductor manufacturing,0,H01L|H10D
11984315,2024-05-14,Cuprous oxide devices and formation methods,0,H01L|H10D
11984314,2024-05-14,Particle removal method,2,B08B|G03F|H01L
11984261,2024-05-14,Integration scheme for breakdown voltage enhancement of a piezoelectric metal-insulator-metal device,0,H01G|H01L|H10D|H10N
11983479,2024-05-14,"Integrated circuit, system for and method of forming an integrated circuit",0,G06F|H01L|H10D
11983475,2024-05-14,Method for manufacturing a cell having pins and semiconductor device based on same,0,G06F
11983113,2024-05-14,"Method for copying data within memory device, memory device, and electronic device thereof",0,G06F|G11C
11980920,2024-05-14,Apparatus and methods for exhaust cleaning,0,B08B|C23C|H01L
11980041,2024-05-07,Method to form memory cells separated by a void-free dielectric structure,0,H01L|H10B|H10N
11980038,2024-05-07,Semiconductor structure and method of manufacture,0,B82Y|H01L|H10B|H10D
11980016,2024-05-07,Connection between source/drain and gate,0,B82Y|H01L|H10B|H10D
11980015,2024-05-07,SRAM cell and logic cell design,0,G11C|H01L|H03K|H10B|H10D
11978802,2024-05-07,FinFET devices and methods of forming the same,0,H01L|H10D
11978797,2024-05-07,Semiconductor device with doped region between gate and drain,0,H01L|H10D
11978781,2024-05-07,Partial metal grain size control to improve CMP loading effect,0,H01L|H10D
11978773,2024-05-07,Formation method of semiconductor device structure with semiconductor nanostructures,0,B82Y|H01L|H10D
11978764,2024-05-07,Semiconductor structure and method for manufacturing capacitor structure,0,H01L|H10D
11978758,2024-05-07,Methods and apparatus for via last through-vias,0,H01L|H10F
11978740,2024-05-07,Semiconductor-on-insulator (SOI) semiconductor structures including a high-k dielectric layer and methods of manufacturing the same,0,H01L|H10D
11978732,2024-05-07,Methods of manufacturing semiconductor devices,0,H01L|H10B|H10D
11978729,2024-05-07,Semiconductor device package having warpage control and method of forming the same,0,H01L
11978723,2024-05-07,Vertical interconnect structures in three-dimensional integrated circuits,1,H01L
11978722,2024-05-07,Structure and formation method of package containing chip structure with inclined sidewalls,0,H01L|H10D
11978720,2024-05-07,Semiconductor device package and methods of manufacture,0,H01L
11978716,2024-05-07,Package,0,H01L
11978715,2024-05-07,Structure and formation method of chip package with protective lid,0,H01L
11978714,2024-05-07,Encapsulated package including device dies connected via interconnect die,0,H01L
11978712,2024-05-07,Method of forming semiconductor package transmission lines with micro-bump lines,0,H01L|H01P|Y10T
11978703,2024-05-07,Semiconductor structure,0,H01L
11978697,2024-05-07,Package structure,0,H01L|H01Q
11978691,2024-05-07,Semiconductor device and manufacturing method thereof,0,H01L
11978677,2024-05-07,Wafer positioning method and apparatus,0,H01J|H01L
11978676,2024-05-07,Semiconductor structure and method of forming the same,0,H01L|H10D
11978672,2024-05-07,Semiconductor device with elongated pattern,0,H01L|H10D
11978670,2024-05-07,Self aligned contact scheme,1,H01L
11978669,2024-05-07,Semiconductor structure with a laminated layer,0,H01L|H10D
11978664,2024-05-07,Polishing interconnect structures in semiconductor devices,0,H01L
11978663,2024-05-07,Integrated circuit interconnect structure having discontinuous barrier layer and air gap,0,H01L
11978653,2024-05-07,Systems and methods for wafer pod alignment,0,B25J|H01L|Y10S
11978641,2024-05-07,Wafer bonding method and semiconductor structure obtained by the same,0,H01L
11978640,2024-05-07,Method of manufacturing semiconductor devices,0,H01L
11978634,2024-05-07,Reduce well dopant loss in FinFETs through co-implantation,0,H01L|H10B|H10D
11978632,2024-05-07,Semiconductor device including a semiconductor fin comprising a silicon germanium portion and an isolation structure at a sidewall of the silicon germanium portion,0,H01L|H10D
11977333,2024-05-07,Semiconductor devices and methods of manufacturing,0,G03F|H01L
11973170,2024-04-30,Semiconductor package and manufacturing method of semiconductor package,0,G02B|H01L|H10F|H10H
11973149,2024-04-30,Semiconductor device and method of forming the same,0,H01L|H10D
11973144,2024-04-30,Method of manufacturing a semiconductor and a semiconductor device,0,H01L|H10D
11973129,2024-04-30,Semiconductor device structure with inner spacer layer and method for forming the same,0,B82Y|H01L|H10D
11973127,2024-04-30,Semiconductor structure with source/drain structure having modified shape,0,H01L|H10D
11973126,2024-04-30,Isolation structures for transistors,0,B82Y|H01L|H10D
11973124,2024-04-30,Method of manufacturing a semiconductor device and a semiconductor device,1,H01L|H10D
11973117,2024-04-30,Semiconductor device,0,H01L|H10D
11973113,2024-04-30,Semiconductor device,0,H01L|H10D
11973110,2024-04-30,Semiconductor structure and method of forming the same,0,H01L|H10D
11973083,2024-04-30,Method of making semiconductor device having buried bias pad,0,H01L|H10D
11973080,2024-04-30,Embedded semiconductor region for latch-up susceptibility improvement,0,H01L|H10D
11973077,2024-04-30,Semiconductor device and manufacturing method thereof,1,B82Y|H01L|H10D
11973075,2024-04-30,Dual substrate side ESD diode for high speed circuit,0,H01L|H10D
11973074,2024-04-30,Photonic semiconductor device and method of manufacture,0,G02B|H01L|H10F
11973050,2024-04-30,Method for forming an upper conductive structure having multilayer stack to decrease fabrication costs and increase performance,0,H01L|H10H
11973040,2024-04-30,Interposer with warpage-relief trenches,0,H01L
11973038,2024-04-30,Package structure with improved antenna patterns performance,0,H01L|H01Q
11973027,2024-04-30,Semiconductor device and methods of forming the same,0,H01L|H10D
11973023,2024-04-30,Stacked via structure,1,H01L
11973005,2024-04-30,Coplanar control for film-type thermal interface,0,H01L
11973001,2024-04-30,Semiconductor device and method of manufacture,0,H01L
11972982,2024-04-30,Method of manufacturing a semiconductor device,0,H01L|H10D
11972975,2024-04-30,Semiconductor device structure having air gap and method for forming the same,0,H01L
11972974,2024-04-30,Self-aligned barrier for metal vias,0,H01L|H10D
11972971,2024-04-30,Wafer lift pin system,0,C30B|H01L
11972957,2024-04-30,Gas flow accelerator to prevent buildup of processing byproduct in a main pumping line of a semiconductor processing tool,0,C23C|F15D|H01J|H01L
11972956,2024-04-30,Lid attach process and dispenser head,0,H01L
11972951,2024-04-30,Selective formation of titanium silicide and titanium nitride by hydrogen gas control,0,H01L|H10D
11972935,2024-04-30,Methods for processing a semiconductor substrate,1,C23C|H01J|H01L
11972186,2024-04-30,Integrated circuit device design method and system,0,G06F
11971657,2024-04-30,Photoresist developer and method of developing photoresist,0,G03F|H01L
11971057,2024-04-30,Gas transport system,0,C23C|F15D|H01J|H01L
11969677,2024-04-30,Method of using liquid supply system with improved bubble venting capacity,0,B01D|B05B|H01L
11968843,2024-04-23,Processing core and MRAM memory unit integrated on a single chip,0,G06F|G11C|H10B|H10N
11968838,2024-04-23,Air gaps in memory array structures,0,H01L|H10B|H10D
11968828,2024-04-23,Method of forming a semiconductor device with a dual gate dielectric layer having middle portion thinner than the edge portions,0,H01L|H10B|H10D
11968819,2024-04-23,Gate-all-around field-effect transistors in integrated circuits,0,B82Y|H01L|H10B|H10D
11968817,2024-04-23,Source/drain contact having a protruding segment,0,H01L|H10B|H10D
11967647,2024-04-23,Localized heating in laser annealing process,0,B82Y|H01L|H10D
11967622,2024-04-23,Inter block for recessed contacts and methods forming same,0,H01L|H10D
11967621,2024-04-23,Silicide-sandwiched source/drain region and method of fabricating same,0,H01L|H10D
11967596,2024-04-23,Power rail and signal conducting line arrangement,0,G06F|H01L|H03K|H10D
11967594,2024-04-23,Semiconductor device structure and methods of forming the same,1,B82Y|H01L|H10D
11967591,2024-04-23,Info packages including thermal dissipation blocks,2,H01L
11967582,2024-04-23,Multi-chip device and method of formation,1,H01L
11967579,2024-04-23,Method for forming package structure with cavity substrate,0,H01L
11967573,2024-04-23,Redistribution layers and methods of fabricating the same in semiconductor devices,0,H01L
11967563,2024-04-23,Fan-out package having a main die and a dummy die,1,H01L
11967560,2024-04-23,Integrated circuit,0,H01L
11967553,2024-04-23,Semiconductor package and manufacturing method of the same,0,H01L
11967552,2024-04-23,Methods of forming interconnect structures in semiconductor fabrication,0,H01L
11967550,2024-04-23,Semiconductor structure with via extending across adjacent conductive lines and method of forming the same,0,H01L
11967547,2024-04-23,Solder resist structure to mitigate solder bridge risk,0,H01L|H05K
11967546,2024-04-23,Giga interposer integration through Chip-On-Wafer-On-Substrate,0,H01L
11967533,2024-04-23,Semiconductor devices and methods of manufacturing thereof,0,H01L|H10D
11967526,2024-04-23,Integrated circuit structure and manufacturing method thereof,0,H01L|H10D
11967522,2024-04-23,Amorphous layers for reducing copper diffusion and method forming same,0,C23F|H01L
11967504,2024-04-23,Gate structures in transistor devices and methods of forming same,1,B82Y|H01L|H10D
11966170,2024-04-23,Lithographic overlay correction and lithographic process,0,G03F|H01L
11966090,2024-04-23,Heterogeneous packaging integration of photonic and electronic elements,0,G02B|H01L
11965731,2024-04-23,Package structure and measurement method for the package structure,0,G01B|H01L
11964358,2024-04-23,Chemical mechanical polishing apparatus and method,0,B24B|H01L
11963468,2024-04-16,Rram structure,0,H01L|H10B|H10N
11963348,2024-04-16,Integrated circuit read only memory (ROM) structure,0,H01L|H10B
11963347,2024-04-16,One-time programmable memory device including anti-fuse element,0,H01L|H10B
11962693,2024-04-16,Integrated circuit (IC) signatures with random number generator and one-time programmable device,0,G06F|H04L
11962441,2024-04-16,Multi-tap decision feed-forward equalizer with precursor and postcursor taps,0,H03K|H04L
11961944,2024-04-16,Semiconductor device and manufacturing method thereof,0,H01L|H10B|H10H|H10K|H10N
11961919,2024-04-16,Nanostructure field-effect transistor device and method of forming,0,B82Y|H01L|H10D
11961915,2024-04-16,Capacitance reduction for back-side power rail device,2,B82Y|H01L|H10D
11961912,2024-04-16,Merged source/drain features,0,A61B|G01N|H01L|H10D
11961911,2024-04-16,Semiconductor devices including channel regions having non-uniform Ge concentration,0,H01L|H10D
11961900,2024-04-16,Integrated circuit with a fin and gate structure and method making the same,0,H01L|H10D
11961899,2024-04-16,Semiconductor devices and methods of manufacturing thereof,1,B82Y|H01L|H10D
11961897,2024-04-16,Negative capacitance transistor with external ferroelectric structure,0,H01L|H10D
11961893,2024-04-16,Contacts for semiconductor devices and methods of forming the same,0,B82Y|H01L|H10D
11961892,2024-04-16,Contacts for highly scaled transistors,1,H01L|H10D
11961886,2024-04-16,Semiconductor structure with conductive structure,2,H01L|H10D
11961884,2024-04-16,Fill structures with air gaps,0,H01L|H10D
11961880,2024-04-16,Metal-insulator-metal structure,1,H01L|H10D
11961878,2024-04-16,Interconnect layout for semiconductor device,0,H01L|H10B|H10D|H10F
11961840,2024-04-16,Semiconductor device having nanosheet transistor and methods of fabrication thereof,1,B82Y|H01L|H10D
11961834,2024-04-16,Semiconductor device having multiple electrostatic discharge (ESD) paths,0,H01L|H10D
11961817,2024-04-16,Apparatus and method for forming a package structure,0,H01L
11961814,2024-04-16,Integrated circuit package and method,0,H01L
11961811,2024-04-16,Semiconductor structures and method of manufacturing the same,0,H01L|H10D
11961810,2024-04-16,Solderless interconnection structure and method of forming same,0,H01L|Y10T
11961809,2024-04-16,Antenna apparatus and method,0,H01L|H01Q
11961803,2024-04-16,Semiconductor structure having high breakdown voltage etch-stop layer,0,H01L
11961800,2024-04-16,Via for semiconductor device connection and methods of forming the same,0,H01L|H10H
11961796,2024-04-16,Semiconductor package dielectric substrate including a trench,0,H01L
11961791,2024-04-16,Package structures and methods for forming the same,0,H01L
11961789,2024-04-16,Semiconductor package and manufacturing method thereof,0,H01L
11961779,2024-04-16,3DIC packaging with hot spot thermal management features,0,H01L
11961777,2024-04-16,Package structure comprising buffer layer for reducing thermal stress and method of forming the same,0,H01L
11961770,2024-04-16,Automated inspection tool,1,G06V|H01L|H05K
11961769,2024-04-16,Structure and process of integrated circuit having latch-up suppression,0,G06F|G11C|H01L|H10B|H10D
11961763,2024-04-16,Self-aligned metal gate for multigate device and method of forming thereof,0,B82Y|H01L|H10D
11961762,2024-04-16,Package component with stepped passivation layer,0,H01L
11961761,2024-04-16,Mitigating pattern collapse,0,H01L
11961745,2024-04-16,Wet bench structure,0,H01L
11961738,2024-04-16,Method of manufacturing semiconductor devices,1,H01L
11961732,2024-04-16,Controlling threshold voltages through blocking layers,0,H01L|H10D
11961731,2024-04-16,Method and structure for semiconductor interconnect,1,B08B|H01L
11960211,2024-04-16,Optical lithography system and method of using the same,0,G03F|H01L
11960127,2024-04-16,Semiconductor package and manufacturing method thereof,1,G02B|H01L
11959958,2024-04-16,Method of analyzing semiconductor structure,0,G01R|H01L
11959864,2024-04-16,Photolithography method and photolithography system,0,G01N|G03F|H01L
11958090,2024-04-16,Apparatus and method for wafer cleaning,0,A46B|B08B|H01L
11957070,2024-04-09,"Semiconductor device, memory cell and method of forming the same",0,H01L|H10B|H10N
11956968,2024-04-09,Memory device,1,H01L|H10B|H10D
11956948,2024-04-09,Memory device and method for forming the same,0,H01L|H10B|H10D
11956553,2024-04-09,Image sensor for sensing LED light with reduced flickering,0,H04N|H10F
11955554,2024-04-09,Method of fabricating a multi-gate device,0,H01L|H10D
11955553,2024-04-09,Source/drain structure,0,H01L|H10D
11955548,2024-04-09,Two-dimensional (2D) material for oxide semiconductor (OS) ferroelectric field-effect transistor (FeFET) device,0,H01L|H10B|H10D
11955535,2024-04-09,Methods for forming air spacers in semiconductor devices,0,H01L|H10D
11955528,2024-04-09,Methods of forming FinFET devices,0,H01L|H10D
11955501,2024-04-09,Image sensor with improved light conversion efficiency,0,G01J|H04N|H10F
11955460,2024-04-09,Advanced info POP and method of forming thereof,0,H01L
11955459,2024-04-09,Package structure,0,H01L
11955455,2024-04-09,Embedded stress absorber in package,0,H01L
11955444,2024-04-09,Semiconductor structure and manufacturing method thereof,0,H01L
11955442,2024-04-09,Semiconductor package and method,0,H01L
11955441,2024-04-09,Interconnect structure and forming method thereof,0,H01L|H10D
11955439,2024-04-09,Semiconductor package with redistribution structure and manufacturing method thereof,0,H01L
11955433,2024-04-09,Package-on-package device,0,H01L
11955430,2024-04-09,Method of manufacturing semiconductor device and semiconductor devices,0,H01L
11955428,2024-04-09,Semiconductor structure and manufacturing method thereof,0,H01L
11955425,2024-04-09,Interconnect structure for logic circuit,0,G06F|H01L|H10D
11955423,2024-04-09,Semiconductor device and method,2,H01L
11955421,2024-04-09,Structure and method for interlevel dielectric layer with regions of differing dielectric constant,0,H01L|H10D
11955405,2024-04-09,Semiconductor package including thermal interface structures and methods of forming the same,0,H01L
11955401,2024-04-09,Package structure,0,H01L
11955392,2024-04-09,System and method for measuring device inside through-silicon via surroundings,0,G01R|H01L
11955389,2024-04-09,HVMOS reliability evaluation using bulk resistances as indices,0,G01R|H01L|H10D
11955384,2024-04-09,Stacked semiconductor device with nanostructure channels and manufacturing method thereof,0,B82Y|H01L|H10D
11955380,2024-04-09,Conductive element for semiconductor devices,0,H01L
11955379,2024-04-09,Metal adhesion layer to promote metal plug adhesion,0,H01L|H10D
11955378,2024-04-09,Bonding method of package components and bonding apparatus,0,H01L
11955376,2024-04-09,Etch damage and ESL free dual damascene metal interconnect,0,H01L
11955374,2024-04-09,Method for forming SOI substrate,0,H01L
11955370,2024-04-09,Semiconductor devices and methods of manufacture,0,H01L|H10D
11955349,2024-04-09,Anisotropic carrier for high aspect ratio fanout,0,H01L
11955338,2024-04-09,Directional deposition for semiconductor fabrication,0,C23C|H01L
11955336,2024-04-09,Method of manufacturing a semiconductor device,1,G03F|H01L|H10D
11955335,2024-04-09,Method and apparatus for coating photo resist over a substrate,0,G03F|H01L
11955329,2024-04-09,Method of forming conductive feature including cleaning step,0,H01L
11954841,2024-04-09,Optical inspection of a wafer,0,G01B|G01N|G06T|H04N
11953740,2024-04-09,Package structure,0,G02B|H01L
11953730,2024-04-09,Method of fabricating semiconductor structure,0,G02B|H01L
11953448,2024-04-09,Method for defect inspection,0,G01N|G06T
11951587,2024-04-09,Zone-based CMP target control,0,B24B|H01L
11951569,2024-04-09,Damage prevention during wafer edge trimming,0,B23K|H01L
11950432,2024-04-02,Semiconductor packages and method of manufacturing the same,1,G11C|H01L|H10B|H10N
11950427,2024-04-02,Ferroelectric memory device and method of forming the same,0,G11C|H01L|H10B|H10D
11950413,2024-04-02,High voltage polysilicon gate in high-K metal gate device,0,H01L|H10B|H10D
11950411,2024-04-02,Semiconductor memory devices with dielectric fin structures,1,G11C|H01L|H10B|H10D
11949799,2024-04-02,I/O circuit design for SRAM-based PUF generators,0,G11C|H04L
11949603,2024-04-02,Network-on-chip system and a method of generating the same,0,H04L
11949020,2024-04-02,"Transistor, integrated circuit, and manufacturing method",0,H01L|H10B|H10D|H10N
11949016,2024-04-02,Multi-gate device and related methods,0,B82Y|H01L|H10B|H10D
11949014,2024-04-02,Fin field effect transistor (FinFet) device structure and method for forming the same,0,H01L|H10D
11949002,2024-04-02,Semiconductor device and method,0,H01L|H10D
11948998,2024-04-02,Isolation structures in multi-gate semiconductor devices and methods of fabricating the same,1,B82Y|H01L|H10D
11948989,2024-04-02,Gate-all-around device with protective dielectric layer and method of forming the same,0,B82Y|H01L|H10D
11948987,2024-04-02,Self-aligned backside source contact structure,0,B82Y|H01L|H10D
11948981,2024-04-02,Seam-filling of metal gates with Si-containing layers,0,H01L|H10D
11948974,2024-04-02,Semiconductor device including vertical transistor with back side power structure,1,B82Y|H01L|H10D
11948973,2024-04-02,Gate-all-around field-effect transistor device,0,B82Y|H01L|H10D
11948969,2024-04-02,Semiconductor structure and method of manufacturing the same,0,H01L|H10B|H10D
11948941,2024-04-02,"Semiconductor device, integrated circuit and methods of manufacturing the same",0,B82Y|H01L|H10D
11948936,2024-04-02,Forming ESD devices using multi-gate compatible processess,0,H01L|H10D
11948935,2024-04-02,Method of forming integrated circuit structure,0,G06F|H10D
11948930,2024-04-02,Semiconductor package and method of manufacturing the same,0,H01L
11948926,2024-04-02,Integrated circuit package and method,1,H01L
11948920,2024-04-02,"Semiconductor device and method for manufacturing the same, and semiconductor package",0,H01L
11948918,2024-04-02,Redistribution structure for semiconductor device and method of forming same,1,H01L
11948914,2024-04-02,Chip package structure with integrated device integrated beneath the semiconductor chip,0,H01L|H10D
11948904,2024-04-02,Die and package structure,0,H01L
11948896,2024-04-02,Package structure,0,H01L
11948892,2024-04-02,Formation method of chip package with fan-out feature,0,H01L
11948890,2024-04-02,Semiconductor package and method,0,H01L
11948886,2024-04-02,Semiconductor device and methods of manufacturing same,2,H01L|H10D
11948881,2024-04-02,Semiconductor structure,0,H01L|Y02P
11948879,2024-04-02,Semiconductor device structure and methods of forming the same,0,H01L
11948876,2024-04-02,Package structure with through vias,0,H01L
11948863,2024-04-02,Package structure and method of forming the same,0,H01L
11948862,2024-04-02,Package structures and method of forming the same,0,H01L|H10N
11948843,2024-04-02,Method for forming hardmask formation by hybrid materials in semiconductor device,0,B82Y|H01L|H10D
11948842,2024-04-02,Etch stop layer between substrate and isolation structure,0,H01L|H10D
11948841,2024-04-02,Forming nitrogen-containing low-K gate spacer,0,H01L|H10D
11948839,2024-04-02,Power reduction in finFET structures,0,H01L|H10D
11948837,2024-04-02,Semiconductor structure having vertical conductive graphene and method for forming the same,0,H01L
11948835,2024-04-02,Interconnection structure with anti-adhesion layer,0,H01L
11948834,2024-04-02,Selective deposition of barrier layer,0,H01L
11948829,2024-04-02,FinFET circuit devices with well isolation,0,H01L|H10B|H10D
11948810,2024-04-02,Apparatus for processing substrates or wafers,0,H01L
11948800,2024-04-02,Semiconductor device having work function metal stack,1,H01L|H10D
11948798,2024-04-02,Semiconductor device and method,0,H01L|H10D
11947828,2024-04-02,Memory device,0,G06F|G11C
11947713,2024-04-02,Systems and methods for classifying PUF signature modules of integrated circuits,0,G06F|H04L
11943933,2024-03-26,Ferroelectric memory device using back-end-of-line (BEOL) thin film access transistors and methods for forming the same,0,G11C|H01L|H10B|H10D
11943921,2024-03-26,Embedded memory with improved fill-in window,0,H01L|H10B|H10D
11943908,2024-03-26,"Method, structures and devices for intra-connection structures",0,H01L|H10B|H10D
11942945,2024-03-26,Method for forming a timing circuit arrangements for flip-flops,1,G06F|H03K|H10B|H10D
11942941,2024-03-26,Multiple supply voltage tracks and standard cells,1,G06F|H01L|H03K
11942556,2024-03-26,Semiconductor device and manufacturing method thereof,0,B82Y|H01L|H10D
11942552,2024-03-26,Method of manufacturing a semiconductor device and a semiconductor device,1,B82Y|H01L|H10D
11942550,2024-03-26,Nanosheet semiconductor device and method for manufacturing the same,0,B82Y|H01L|H10D
11942549,2024-03-26,Semiconductor device and method of manufacture,0,H01L|H10D
11942547,2024-03-26,Source/drain epitaxial layer profile,0,H01L|H10D
11942546,2024-03-26,Semiconductor device and method for forming the same,0,H01L|H10D
11942533,2024-03-26,Channel structures for semiconductor devices,0,B82Y|H01L|H10D
11942532,2024-03-26,Fin field-effect transistor and method of forming the same,0,H01L|H10D
11942530,2024-03-26,Semiconductor devices with backside power rail and methods of fabrication thereof,1,B82Y|H01L|H10D
11942529,2024-03-26,Semiconductor devices and methods of manufacturing thereof,0,B82Y|H01L|H10D
11942527,2024-03-26,Forming a cavity with a wet etch for backside contact formation,1,B82Y|H01L|H10D
11942523,2024-03-26,Semiconductor devices and methods of forming the same,1,B82Y|H01L|H10D
11942513,2024-03-26,Semiconductor structure and method of fabricating the semiconductor structure,0,B82Y|H01L|H10D
11942479,2024-03-26,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11942476,2024-03-26,Method for forming semiconductor device with helmet structure between two semiconductor fins,0,H01L|H10D
11942475,2024-03-26,High voltage transistor structure,0,H01L|H10D
11942470,2024-03-26,Semiconductor device and method for manufacturing the same,0,G06F|H01L|H10D
11942469,2024-03-26,Backside conducting lines in integrated circuits,0,G06F|H10D
11942467,2024-03-26,"Semiconductor structure, electronic device, and method of manufacturing semiconductor structure",1,H01L|H10D
11942464,2024-03-26,Semiconductor package and method,0,H01L
11942454,2024-03-26,Package and manufacturing method thereof,0,H01L|H10D
11942451,2024-03-26,Semiconductor structure and method of forming the same,0,H01L
11942447,2024-03-26,Storage layers for wafer bonding,0,H01L
11942445,2024-03-26,Semiconductor device with conductive pad,0,H01L|H01S
11942442,2024-03-26,Package structure and manufacturing method thereof,2,H01L|H01Q
11942441,2024-03-26,Electrostatic discharge protection cell and antenna integrated with through silicon via,0,H01L|H01Q|H10D
11942436,2024-03-26,Passivation scheme design for wafer singulation,0,H01L
11942435,2024-03-26,Semiconductor package and method,0,H01L
11942433,2024-03-26,Integrated circuit package and method,0,H01L
11942420,2024-03-26,Semiconductor device including recessed interconnect structure,0,H01L|H10D
11942419,2024-03-26,Etch stop layer in integrated circuits,0,H01L
11942418,2024-03-26,Semiconductor structure and method for making the same,0,H01L
11942417,2024-03-26,Sensor package and method,0,H01L
11942413,2024-03-26,Decoupling capacitors with back side power rails,1,B82Y|H01L|H10D
11942408,2024-03-26,Semiconductor structure and manufacturing method thereof,1,H01L
11942403,2024-03-26,Integrated circuit package and method,0,H01L
11942398,2024-03-26,Semiconductor device having at least one via including concave portions on sidewall,0,H01L
11942392,2024-03-26,Thermal resistor and method of manufacturing the same,0,H01L
11942390,2024-03-26,Thermal dissipation in semiconductor devices,0,B82Y|H01L|H10D
11942380,2024-03-26,Semiconductor structure and testing method thereof,0,G01R|H01L
11942377,2024-03-26,Gate structure and patterning method,0,H01L|H10D
11942376,2024-03-26,Method for manufacturing semiconductor structure,0,H01L|H10D
11942375,2024-03-26,Structure and formation method of semiconductor device with fin structures,0,H01L|H10D
11942373,2024-03-26,Fin isolation structure for FinFET and method of forming the same,0,H01L|H10D
11942372,2024-03-26,Dielectric protection layer in middle-of-line interconnect structure manufacturing method,2,H01L|H10D
11942371,2024-03-26,Etch profile control of via opening,0,B82Y|H01L|H10D
11942368,2024-03-26,Through silicon vias and methods of fabricating thereof,1,H01L
11942367,2024-03-26,Semiconductor device and method of manufacture,0,H01L|H10D
11942364,2024-03-26,Selective deposition of a protective layer to reduce interconnect structure critical dimensions,1,H01L|H10D
11942363,2024-03-26,Methods for forming stacked layers and devices formed thereof,0,B82Y|H01L|H10D
11942362,2024-03-26,Surface modification layer for conductive feature formation,0,H01L
11942358,2024-03-26,Low thermal budget dielectric for semiconductor devices,0,H01L|H10D
11942348,2024-03-26,Wafer notch positioning detection,0,G01B|G01D|G01V|H01L
11942342,2024-03-26,Conveying system and method for operating the same,0,B65G|B66C|G05B|H01L|Y02P
11942329,2024-03-26,Formation method of semiconductor device with dielectric isolation structure,0,H01L|H10D
11942322,2024-03-26,Method of manufacturing semiconductor devices and pattern formation method,0,G03F|H01L
11942185,2024-03-26,Memory device and method,0,G06F|G06N|G11C
11942168,2024-03-26,EFuse structure and method,0,G06F|G11C|H01L|H10B|H10D
11942155,2024-03-26,Semiconductor memory devices with dielectric fin structures,0,B82Y|G11C|H03K|H04L|H10B|H10D
11942146,2024-03-26,Methods of controlling PCRAM devices in single-level-cell (SLC) and multi-level-cell (MLC) modes and a controller for performing the same methods,0,G06N|G11C
11941338,2024-03-26,Integrated circuit with dummy boundary cells,0,G06F|H10D
11940737,2024-03-26,Method of fabricating reticle,0,G03F|H01L
11940727,2024-03-26,Reticle enclosure for lithography systems,0,G03F|H01L
11940659,2024-03-26,Optical integrated circuit structure including edge coupling protective features and methods of forming same,1,G02B|H01L
11939664,2024-03-26,System and method for performing semiconductor processes with coated bell jar,0,C23C|H01L
11938521,2024-03-26,Method and apparatus for semiconductor wafer cleaning,0,B08B|H01L
11937515,2024-03-19,MRAM structure for balanced loading,0,H01L|H10B|H10D|H10N
11937416,2024-03-19,Memory device with improved margin and performance and methods of formation thereof,0,B82Y|H01L|H10B|H10D
11936299,2024-03-19,Transistor having asymmetric threshold voltage and buck converter,0,H01L|H02M|H10D
11935951,2024-03-19,Metal-insensitive epitaxy formation,0,H01L|H10D
11935942,2024-03-19,Silicon carbide oxide hard mask for reducing dishing effects,0,H01L|H10D
11935941,2024-03-19,Semiconductor structure and method for manufacturing thereof,0,H01L|H10D
11935937,2024-03-19,Nanosheet field-effect transistor device and method of forming,1,B82Y|H01L|H10D
11935932,2024-03-19,Semiconductor device and method,1,H01L|H10D
11935920,2024-03-19,Semiconductor device and method,0,H01L|H10B|H10D
11935918,2024-03-19,High voltage device with boosted breakdown voltage,0,H01L|H10D
11935895,2024-03-19,Semiconductor device structure and methods of forming the same,0,H01L|H10D
11935894,2024-03-19,Integrated circuit device with improved layout,0,G06F|H10D
11935890,2024-03-19,Method for forming integrated semiconductor device with 2D material layer,0,B82Y|H01L|H04L|H10D
11935888,2024-03-19,Integrated circuit having fins crossing cell boundary,0,G06F|H10D
11935882,2024-03-19,Static random access memory device,1,G11C|H01L|H10B|H10D
11935871,2024-03-19,Semiconductor package and method of fabricating the same,0,H01L
11935866,2024-03-19,Semiconductor device having reduced bump height variation,0,B23K|H01L
11935842,2024-03-19,Methods of manufacturing an integrated circuit having stress tuning layer,0,H01L
11935837,2024-03-19,Photonics integrated circuit package,1,G02B|H01L
11935836,2024-03-19,Semiconductor devices,0,H01L
11935833,2024-03-19,Method of forming power grid structures,0,G06F|H01L
11935830,2024-03-19,Integrated circuit with frontside and backside conductive layers and exposed backside substrate,0,H01L|H10D
11935829,2024-03-19,Resistor within a via,0,H01L|H10D
11935826,2024-03-19,Capacitor between two passivation layers with different etching rates,0,H01L|H10D
11935825,2024-03-19,"Contact structure, method, layout, and system",1,G06F|H01L|H10D
11935804,2024-03-19,Integrated circuit package and method,0,H01L
11935802,2024-03-19,Integrated circuit package and method of forming same,0,H01L
11935798,2024-03-19,Stacked semiconductor device test circuits and methods of use,0,H01L
11935795,2024-03-19,Method for forming a crystalline protective polysilicon layer,0,H01L|H10D
11935794,2024-03-19,Method for forming long channel back-side power rail device,0,H01L|H10D
11935793,2024-03-19,Dual dopant source/drain regions and methods of forming same,0,H01L|H10D
11935791,2024-03-19,Semiconductor devices having controlled S/D epitaxial shape,0,B82Y|H01L|H10D
11935787,2024-03-19,Semiconductor device and a method for fabricating the same,0,H01L|H10D
11935786,2024-03-19,Contact features of semiconductor devices,0,H01L|H10D
11935783,2024-03-19,Selective deposition for integrated circuit interconnect structures,0,H01L
11935781,2024-03-19,Integrated circuit structure with backside dielectric layer having air gap,2,B82Y|H01L|H10D
11935761,2024-03-19,Semiconductor package and method of forming thereof,0,H01L
11935760,2024-03-19,Package structure having thermal dissipation structure therein and manufacturing method thereof,0,H01L|H10D
11935757,2024-03-19,Method of manufacturing a semiconductor device,1,G03F|H01L
11935754,2024-03-19,Transistor gate structure and method of forming,1,H01L|H10D
11935752,2024-03-19,Device of dielectric layer,0,H01L
11935747,2024-03-19,Method of manufacturing a semiconductor device,0,G03F|H01L
11935746,2024-03-19,Pattern formation through mask stress management and resulting structures,0,B82Y|H01L|H10D
11935728,2024-03-19,Apparatus and method of manufacturing a semiconductor device,0,H01J|H01L
11935722,2024-03-19,Machine learning on wafer defect review,0,G06N|H01J
11935610,2024-03-19,Dynamic error monitor and repair,0,G06F|G11C
11935586,2024-03-19,Memory device and method for computing-in-memory (CIM),0,G06F|G11C
11934916,2024-03-19,Electronic device and manufacturing method thereof,0,B82Y|G06N|H10D
11934763,2024-03-19,Method of regulating integrated circuit timing and power consumption,0,G06F
11934239,2024-03-19,Discrete time loop based thermal control,0,G06F
11934101,2024-03-19,Photoresist composition and method of forming photoresist pattern,0,G03F|H01L
11932534,2024-03-19,MEMS device having a metallization structure embedded in a dielectric structure with laterally offset sidewalls of a first portion and a second portion,1,B81B|B81C|G01C|G01P|H01L
11932531,2024-03-19,Curved cantilever design to reduce stress in MEMS actuator,0,B81B|B81C|G02B|H04N
11930696,2024-03-12,Fabrication method of a double-gate carbon nanotube transistor,0,H01L|H10D|H10K
11930628,2024-03-12,Semiconductor device and manufacturing method thereof,0,H01L|H10B|H10D
11929436,2024-03-12,Thin transistor including a hydrogen-blocking dielectric barrier and methods for forming the same,0,H01L|H10D
11929425,2024-03-12,Nanowire stack GAA device with inner spacer,0,B82Y|H01L|H10D
11929424,2024-03-12,Semiconductor device and method for forming the same,0,H01L|H10D
11929422,2024-03-12,Passivation layers for semiconductor devices,0,B82Y|H01L|H10D
11929419,2024-03-12,Semiconductor device,0,H01L|H10D
11929417,2024-03-12,Contacts for highly scaled transistors,1,H01L|H10D
11929409,2024-03-12,Semiconductor device with improved source and drain contact area and methods of fabrication thereof,0,H01L|H10D
11929401,2024-03-12,Method of forming a source/drain,0,C30B|H01L|H10D
11929398,2024-03-12,FinFET structure and method for manufacturing thereof,0,H01L|H10D
11929379,2024-03-12,Conductive contact for ion through-substrate via,0,H01L|H10F
11929363,2024-03-12,Semiconductor device having multiple electrostatic discharge (ESD) paths,0,H01L|H10D
11929361,2024-03-12,Integrated circuit and manufacturing method thereof,0,B82Y|H01L|H10D
11929360,2024-03-12,Power cell for semiconductor devices,0,H01L|H10D
11929348,2024-03-12,Vertically mounted die groups,0,H01L
11929345,2024-03-12,Semiconductor device including binding agent adhering an integrated circuit device to an interposer,0,H01L
11929340,2024-03-12,Arrangement of power-grounds in package structures,0,H01L
11929338,2024-03-12,Honeycomb pattern for conductive features,0,H01L
11929333,2024-03-12,Integrated fan-out package,0,H01L|H01Q
11929331,2024-03-12,Routing structure,0,H01L|H05K
11929329,2024-03-12,Damascene process using cap layer,2,H01L
11929328,2024-03-12,Conductive contact having barrier layers with different depths,0,H01L|H10D
11929327,2024-03-12,Liner-free conductive structures with anchor points,1,H01L
11929326,2024-03-12,Method of forming graphene barrier layer in interconnect structure,0,H01L
11929322,2024-03-12,Method of forming device and package structure,0,H01L
11929321,2024-03-12,Method for forming via structure having low interface resistance,0,H01L|H10D
11929319,2024-03-12,Integrated fan-out packages and methods of forming the same,1,H01L
11929318,2024-03-12,Package structure and method of forming the same,1,H01L
11929314,2024-03-12,Interconnect structures including a fin structure and a metal cap,0,H01L|H10D
11929293,2024-03-12,Semiconductor package with lid structure,1,H01L
11929283,2024-03-12,Barrier structure for semiconductor device,0,H01L|H10D
11929281,2024-03-12,Reducing oxidation by etching sacrificial and protection layer separately,0,H01L
11929273,2024-03-12,Semiconductor fabrication system and method,0,H01L
11929271,2024-03-12,Apparatus and method for inspecting wafer carriers,0,G01M|H01L
11929267,2024-03-12,Reflector and/or method for ultraviolet curing of semiconductor,0,B05D|F26B|H01L
11929263,2024-03-12,Method and system for manufacturing semiconductor,0,C23C|H01L
11929261,2024-03-12,Semiconductor package and method of manufacturing the same,1,H01L
11929258,2024-03-12,Via connection to a partially filled trench,0,H01L
11929254,2024-03-12,Semiconductor patterning and resulting structures,0,H01L|H10D|Y10S
11928416,2024-03-12,Semiconductor process technology assessment,1,G06F|Y02P
11928415,2024-03-12,Hard-to-fix (HTF) design rule check (DRC) violations prediction,1,G06F|G06N
11928413,2024-03-12,Apparatus and method for generating a parameterized waveguide optical elements,0,G02B|G05B|G06F
11927628,2024-03-12,Benchmark circuit on a semiconductor wafer and method for operating the same,0,G01R|H01L
11927392,2024-03-12,Wafer drying system,0,F26B|H01L
11926017,2024-03-12,Method and apparatus for cleaning process monitoring,0,B08B|B24B|C02F|H01L
11925033,2024-03-05,Embedded backside memory on a field effect transistor,1,H01L|H10B|H10D
11925017,2024-03-05,Semiconductor device having a wall structure surrounding a stacked gate structure,0,H01L|H10B|H10D
11925011,2024-03-05,Fin-based strap cell structure for improving memory performance,0,H01L|H10B|H10D
11923457,2024-03-05,FinFET structure with fin top hard mask and method of forming the same,0,H01L|H10D
11923439,2024-03-05,Source/drain structure for semiconductor device,1,H01L|H10D
11923437,2024-03-05,Controlling fin-thinning through feedback,0,H01L|H10D
11923433,2024-03-05,Fin field-effect transistor and method of forming the same,1,H01L|H10D
11923430,2024-03-05,Gate structure and patterning method for multiple threshold voltages,0,H01L|H10D
11923429,2024-03-05,Plate design to decrease noise in semiconductor devices,0,H01L|H10D
11923428,2024-03-05,Fin field-effect transistor and method of forming the same,0,H01L|H10D
11923427,2024-03-05,Semiconductor device,0,H01L|H10B|H10D
11923425,2024-03-05,Shielding structure for ultra-high voltage semiconductor devices,0,H01L|H10D
11923414,2024-03-05,Semiconductor device and method,1,B82Y|H01L|H10D
11923413,2024-03-05,Semiconductor structure with extended contact structure,1,B82Y|H01L|H10D
11923411,2024-03-05,Integrated chip and method of forming thereof,0,H01L|H10D
11923409,2024-03-05,Epitaxial structures exposed in airgaps for semiconductor devices,0,B82Y|H01L|H10D
11923408,2024-03-05,Semiconductor devices with backside power rail and method thereof,0,H01L|H10D
11923405,2024-03-05,Metal-insulator-metal structure and methods of fabrication thereof,0,H01L|H10B|H10D
11923403,2024-03-05,Multi-layered resistor with a tight temperature coefficient of resistance tolerance,0,H01L|H10D
11923392,2024-03-05,Enhanced design for image sensing technology,0,H04N|H10F
11923369,2024-03-05,"Integrated circuit, system and method of forming the same",0,G06F|H01L|H03K|H10D
11923361,2024-03-05,Semiconductor device with isolation structure,0,B82Y|H01L|H10D
11923360,2024-03-05,Semiconductor device and method for forming the same,0,H01L|H10D
11923359,2024-03-05,Method for forming fin field effect transistor (FinFET) device structure,0,H01L|H10D
11923358,2024-03-05,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11923357,2024-03-05,Semiconductor device structure and methods of forming the same,0,H01L|H10D
11923355,2024-03-05,Deep trench capacitor fuse structure for high voltage breakdown defense and methods for forming the same,1,H01L|H10D
11923353,2024-03-05,LTHC as charging barrier in info package formation,0,H01L
11923352,2024-03-05,Semiconductor device with capacitor and method for forming the same,0,H01L
11923349,2024-03-05,Semiconductor structures,0,H01L|H01R
11923338,2024-03-05,Stacked integrated circuits with redistribution lines,0,H01L
11923326,2024-03-05,Bump structure and method of manufacturing bump structure,0,C08G|H01L
11923318,2024-03-05,Method of manufacturing semiconductor package,0,B23K|H01L
11923315,2024-03-05,Semiconductor package and manufacturing method thereof,1,H01L
11923310,2024-03-05,Package structure including through via structures,1,H01L
11923306,2024-03-05,Semiconductor structure having air gaps and method for manufacturing the same,0,H01L
11923304,2024-03-05,Electro-migration barrier for interconnect,0,H01L
11923302,2024-03-05,Semiconductor device and method of manufacture,0,H01L
11923301,2024-03-05,Method of manufacturing semiconductor device,1,H01L|H10D
11923300,2024-03-05,Two-dimensional (2D) metal structure,0,H01L|H10D
11923297,2024-03-05,Apparatus and methods for generating a circuit with high density routing layout,0,G06F|H01L|H10D
11923295,2024-03-05,Interconnect level with high resistance layer and method of forming the same,0,H01L
11923294,2024-03-05,Interconnect structures of semiconductor device and methods of forming the same,0,C04B|G01V|H01L
11923293,2024-03-05,Barrier structure on interconnect wire to increase processing window for overlying via,0,H01L
11923273,2024-03-05,Method of manufacturing a semiconductor device,0,H01L
11923271,2024-03-05,3D IC power grid,0,H01L|H10D
11923263,2024-03-05,Semiconductor device and method of forming,0,H01L
11923259,2024-03-05,Package structure and method of manufacturing the same,0,H01L
11923253,2024-03-05,Integrated circuit structure,0,H01L|H10D
11923252,2024-03-05,Semiconductor device and method for manufacturing the same,0,B82Y|H01L|H10D
11923251,2024-03-05,Methods of cutting metal gates and structures formed thereof,0,C23C|H01L|H10D
11923250,2024-03-05,Fin loss prevention,0,H01L|H10D
11923243,2024-03-05,Semiconductor structure having air gaps and method for manufacturing the same,0,H01L
11923240,2024-03-05,Method of forming semiconductor device,1,B82Y|H01L|H10D
11923237,2024-03-05,Manufacturing method of semiconductor device,1,H01L
11923235,2024-03-05,Method for forming semiconductor device having isolation structures with different thicknesses,0,H01L|H10B|H10D|H10F
11923231,2024-03-05,Substrate table with vacuum channels grid,0,B25B|H01L
11923225,2024-03-05,Processing arrangement and method for adjusting gas flow,0,H01L
11923210,2024-03-05,Systems and methods for in-situ Marangoni cleaning,0,H01L
11923207,2024-03-05,Redistribution structures for semiconductor packages and methods of forming the same,0,H01L
11923203,2024-03-05,Semiconductor device and method of manufacturing semiconductor device,1,H01L|H10D
11923202,2024-03-05,Double patterning method,0,H01L
11923201,2024-03-05,Self-protective layer formed on high-K dielectric layer,0,H01L|H10D
11923200,2024-03-05,Integrated circuits having source/drain structure and method of making,0,H01L|H10D
11923199,2024-03-05,Method and structure of middle layer removal,0,H01L
11923196,2024-03-05,Photomask pellicle and method of forming the same,0,G03F|H01L|H10D
11923194,2024-03-05,Epitaxial blocking layer for multi-gate devices and fabrication methods thereof,0,H01L|H10D
11923187,2024-03-05,Cleaning method and apparatus,0,H01L
11922108,2024-03-05,Method of forming a memory cell array circuit,0,G06F|G11C|H10B|H10N
11920254,2024-03-05,Detection of contact formation between a substrate and contact pins in an electroplating system,0,C25D|H01L
11920237,2024-03-05,"Providing multifunctional shutter disk above the workpiece in the multifunctional chamber during degassing or pre-cleaning of the workpiece, and storing the multifunctional shutter disc during deposition process in the same multifunctional chamber",0,C23C|H01L
11919126,2024-03-05,Monolithic platen,0,B24B|H01L
11917831,2024-02-27,Annealed seed layer to improve ferroelectric properties of memory layer,0,H01L|H10B
11917803,2024-02-27,Method for forming different types of devices,0,B82Y|H01L|H10B|H10D
11917316,2024-02-27,Image sensor including pixel circuits,0,G01S|H04N|H10F
11916151,2024-02-27,Semiconductor structure having fin with all around gate,0,B82Y|H01L|H10D
11916147,2024-02-27,Fin field-effect transistor device having contact plugs with re-entrant profile,0,H01L|H10D
11916144,2024-02-27,Semiconductor device and manufacturing method thereof,0,H01L|H10B|H10D
11916133,2024-02-27,Self-aligned contact structures,0,H01L|H10D
11916132,2024-02-27,Semiconductor device and method of manufacture,1,B82Y|H01L|H10D
11916131,2024-02-27,Vertical device having a protrusion source,1,H01L|H10D
11916128,2024-02-27,Metal oxide interlayer structure for nFET and pFET,0,H01L|H10D
11916121,2024-02-27,Tri-gate orthogonal channel transistor and methods of forming the same,0,G11C|H01L|H10B|H10D
11916115,2024-02-27,Field plate structure to enhance transistor breakdown voltage,0,H01L|H10D
11916114,2024-02-27,Gate structures in transistors and method of forming same,1,B82Y|H01L|H10D
11916107,2024-02-27,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11916105,2024-02-27,Semiconductor device with corner isolation protection and methods of forming the same,1,B82Y|H01L|H10D
11916079,2024-02-27,Semiconductor structure,0,H01L|H10D
11916077,2024-02-27,Method for routing local interconnect structure at same level as reference metal line,0,H01L|H10D
11916070,2024-02-27,Semiconductor structure with nanosheets,0,B82Y|G06F|H01L|H10D
11916060,2024-02-27,Semiconductor device having improved electrostatic discharge protection,0,H01L|H10D
11916058,2024-02-27,Multi-bit structure,0,G06F|H01L|H10D
11916055,2024-02-27,Semiconductor structure having logic cells with multiple cell heights,0,H01L|H03K|H10D
11916043,2024-02-27,Multi-wafer integration,0,G02B|H01L
11916037,2024-02-27,"Method for bonding semiconductor devices, method for forming semiconductor structure and system for performing the method",0,H01L
11916031,2024-02-27,Semiconductor device and method of manufacturing,0,H01L
11916028,2024-02-27,Package structure and method of forming the same,0,H01L
11916025,2024-02-27,Device die and method for fabricating the same,0,H01L
11916023,2024-02-27,Thermal interface material having different thicknesses in packages,1,H01L
11916022,2024-02-27,Photolithography alignment process for bonded wafers,1,G03F|H01L
11916017,2024-02-27,Signal conducting line arrangements in integrated circuits,0,H01L|H10D
11916012,2024-02-27,Manufacturing method of semiconductor structure,0,H01L
11916009,2024-02-27,Semiconductor package and manufacturing method thereof,0,H01L
11915994,2024-02-27,Package structure comprising a semiconductor die with a thermoelectric structure and manufacturing method thereof,0,H01L|H10N
11915992,2024-02-27,Method for forming package structure with lid,1,H01L
11915991,2024-02-27,Semiconductor device having first heat spreader and second heat spreader and manufacturing method thereof,0,H01L
11915981,2024-02-27,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11915979,2024-02-27,Gate structures in semiconductor devices,0,H01L|H10D
11915977,2024-02-27,Interconnect structure for stacked device,0,H01L
11915976,2024-02-27,Semiconductor device pre-cleaning,0,H01L
11915972,2024-02-27,Methods of forming spacers for semiconductor devices including backside power rails,1,B82Y|H01L|H10D
11915971,2024-02-27,Contact formation method and related structure,0,H01L|H10D
11915958,2024-02-27,Apparatus and method for automated wafer carrier handling,0,H01L
11915954,2024-02-27,Multi-flip semiconductor die sorter tool,0,B07C|G01R|H01L
11915946,2024-02-27,Semiconductor devices and methods of manufacturing,0,H01L|H10D
11915943,2024-02-27,Methods of etching metals in semiconductor devices,0,H01L
11915942,2024-02-27,Ion exposure method and apparatus,0,G03F|H01L
11915937,2024-02-27,Fluorine incorporation method for nanosheet,0,H01L|H10D
11915936,2024-02-27,Semiconductor structure and manufacturing method thereof,0,H01L|H10D
11915787,2024-02-27,Integrated circuit device and methods,0,G06F|G11C
11914941,2024-02-27,Integrated circuit layout validation using machine learning,0,G06F|G06N|G06T
11914940,2024-02-27,"System for designing a semiconductor device, device made, and method of using the system",0,G06F
11914915,2024-02-27,Near eye display apparatus,0,G02B|G06F|G09G
11914302,2024-02-27,Method and apparatus for controlling droplet in extreme ultraviolet light source,0,G03F|H01L|H05G
11914301,2024-02-27,"Photoresist, method of manufacturing a semiconductor device and method of extreme ultraviolet lithography",0,G03F|H01L
11914286,2024-02-27,Pellicle assembly and method for advanced lithography,0,G03F|H01L
11911871,2024-02-27,Method of manufacturing composite article,0,B24B|B27N|H01L|Y02P
11910616,2024-02-20,Three-dimensional memory device and method,1,H01L|H10B|H10D
11910586,2024-02-20,Integrated circuit and static random access memory thereof,0,G11C|H01L|H10B|H10D
11910585,2024-02-20,Well pick-up region design for improving memory macro performance,0,G06F|G11C|H10B|H10D
11909399,2024-02-20,System and semiconductor device therein,1,G06F|H03K
11909396,2024-02-20,Integrated circuit including back side conductive lines for clock signals,0,G06F|H03K
11908922,2024-02-20,Heterogeneous semiconductor device substrates with high quality epitaxy,0,H01L|H10D
11908921,2024-02-20,Transistor isolation structures,0,B82Y|H01L|H10D
11908920,2024-02-20,Fin field-effect transistor device and method of forming the same,1,H01L|H10D
11908915,2024-02-20,Method of manufacturing semiconductor devices and semiconductor devices,0,B82Y|H01L|H10D
11908896,2024-02-20,Integrated circuit structure with non-gated well tap cell,0,H01L|H10D
11908893,2024-02-20,Semiconductor device and method of forming the same,0,B82Y|H01L|H10D
11908884,2024-02-20,Inductive device,0,H01F|H01L|H10D
11908864,2024-02-20,Method of manufacturing semiconductor devices and a semiconductor device,0,H01L|H10D
11908853,2024-02-20,Integrated circuit and method of generating integrated circuit layout,0,G06F|H01L|H10D
11908852,2024-02-20,Layout designs of integrated circuits having backside routing tracks,0,H01L|H03K|H10D
11908851,2024-02-20,Semiconductor device having fin structure,0,H01L|H10D
11908843,2024-02-20,"Semiconductor package, method of bonding workpieces and method of manufacturing semiconductor package",1,H01L
11908838,2024-02-20,Three-dimensional device structure including embedded integrated passive device and methods of making the same,0,H01L|H10D
11908836,2024-02-20,Semiconductor package and method of manufacturing semiconductor package,2,H01L
11908835,2024-02-20,Semiconductor structure and manufacturing method thereof,0,H01L
11908829,2024-02-20,Integrated circuit package and method of forming same,0,H01L
11908818,2024-02-20,Semiconductor device,0,H01L
11908817,2024-02-20,Bonding structure of dies with dangling bonds,0,H01L|H03K
11908800,2024-02-20,Semiconductor structure,0,H01L
11908796,2024-02-20,Semiconductor device and method of fabricating the same,0,H01L
11908795,2024-02-20,Package structures and method of forming the same,0,H01L
11908794,2024-02-20,Protection liner on interconnect wire to enlarge processing window for overlying interconnect via,0,H01L
11908792,2024-02-20,Semiconductor device comprising cap layer over dielectric layer and method of manufacture,0,H01L
11908790,2024-02-20,Chip structure with conductive via structure and method for forming the same,2,H01L
11908789,2024-02-20,Selective formation of conductor nanowires,0,H01L
11908788,2024-02-20,3D IC decoupling capacitor structure and method for manufacturing the same,0,H01L|H10D
11908787,2024-02-20,Package structure and method of manufacturing the same,1,H01L|H01Q
11908765,2024-02-20,Semiconductor structure with heating element,0,G02F|H01L|H10D
11908764,2024-02-20,Semiconductor package including a circuit substrate having a cavity and a floor plate embedded in a dielectric material and a semiconductor die disposed in the cavity,0,H01L
11908757,2024-02-20,Die corner removal for molding compound crack suppression in semiconductor die packaging and methods for forming the same,0,H01L
11908754,2024-02-20,Method and system for controlling profile of critical dimension,0,H01L
11908751,2024-02-20,Transistor isolation regions and methods of forming the same,0,H01L|H10D
11908750,2024-02-20,Semiconductor device and method,0,H01L|H10D
11908749,2024-02-20,Method of metal gate formation and structures formed by the same,0,H01L|H10D
11908748,2024-02-20,Semiconductor devices and methods of forming the same,0,H01L|H10D
11908745,2024-02-20,Semiconductor device with non-conformal gate dieletric layers,0,B82Y|H01L|H10D
11908744,2024-02-20,Semiconductor device structure,0,H01L|H10D
11908740,2024-02-20,Semiconductor structure with doped via plug,0,H01L|H10D
11908735,2024-02-20,Vias for cobalt-based interconnects and methods of fabrication thereof,0,H01L
11908731,2024-02-20,Via-first self-aligned interconnect formation process,0,H01L
11908719,2024-02-20,Rounded vertical wafer vessel rods,0,C23C|H01L
11908708,2024-02-20,Laser de-bonding carriers and composite carriers thereof,1,H01L
11908706,2024-02-20,Cross-wafer RDLs in constructed wafers,1,H01L
11908702,2024-02-20,Gate structures in semiconductor devices,0,H01L|H10D
11908701,2024-02-20,Patterning method and manufacturing method of semiconductor device,0,H01L
11908700,2024-02-20,Method for manufacturing semiconductor structure,0,H01J|H01L
11908697,2024-02-20,Interconnect structure having a carbon-containing barrier layer,0,H01L
11908695,2024-02-20,Replacement gate methods that include treating spacers to widen gate,0,H01L|H10D
11908692,2024-02-20,Method for fabricating a chip package,1,H01L
11908685,2024-02-20,Methods of reducing gate spacer loss during semiconductor manufacturing,0,H01L|H10D
11908681,2024-02-20,Semiconductor fabricating system having hybrid brush assembly,0,B08B|G03F|H01L
11908545,2024-02-20,Memory device and operating method for computing-in-memory,0,G06F|G11C
11908538,2024-02-20,Cell structures and power routing for integrated circuits,0,G11C|H01L
11907636,2024-02-20,Integrated circuit layout generation method,0,G03F|G06F
11907633,2024-02-20,Layout for integrated circuit and the integrated circuit,0,G06F
11907007,2024-02-20,"Clock signal distribution system, integrated circuit device and method",0,G06F
11906898,2024-02-20,Method of manufacturing phase shift photo masks,0,G03F|H01L
11906897,2024-02-20,Method for extreme ultraviolet lithography mask treatment,0,G03F|H01L
11903324,2024-02-13,Post treatment to reduce shunting devices for physical etching process,0,H01L|H10N
11903217,2024-02-13,Ferroelectric memory device with a metal layer having a crystal orientation for improving ferroelectric polarization and method for forming the ferroelectric memory device,0,H01L|H10B|H10D
11903216,2024-02-13,Three-dimensional memory device and method,1,H01L|H10B|H10D
11903192,2024-02-13,Semiconductor device and method of manufacturing,0,H01L|H10B|H10D
11903191,2024-02-13,Embedded flash memory device with floating gate embedded in a substrate,0,H01L|H10B|H10D
11902455,2024-02-13,Method and apparatus for noise injection for PUF generator characterization,0,G06F|G11C|H03K|H04L
11902171,2024-02-13,Communication system between dies and operation method thereof,0,H04L
11901456,2024-02-13,FinFET devices with a backside power rail and a backside self-aligned via disposed between dielectric fins,0,H01L|H10D
11901455,2024-02-13,Method of manufacturing a FinFET by implanting a dielectric with a dopant,0,H01L|H10D
11901452,2024-02-13,Source/drain structure having multi-facet surface,0,H01L|H10D
11901451,2024-02-13,Method of fabricating semiconductor device,0,H01L|H10B|H10D
11901450,2024-02-13,Ferroelectric structure for semiconductor devices,0,H01L|H10D
11901442,2024-02-13,Method of manufacturing a semiconductor device and a semiconductor device,1,H01L|H10D
11901435,2024-02-13,RF switch device with a sidewall spacer having a low dielectric constant,0,H01L|H10D
11901426,2024-02-13,Forming metal contacts on metal gates,0,H01L|H10D
11901424,2024-02-13,Semiconductor device,0,H01L|H10D
11901423,2024-02-13,Capacitance reduction for backside power rail device,0,B82Y|H01L|H10D
11901415,2024-02-13,Transistor isolation structures,1,B82Y|H01L|H10D
11901413,2024-02-13,Diffusion barrier layer for source and drain structures to increase transistor performance,0,B82Y|H01L|H10D
11901412,2024-02-13,Facet-free epitaxial structures for semiconductor devices,0,B82Y|H01L|H10D
11901411,2024-02-13,Semiconductor device and method,1,B82Y|H01L|H10D
11901408,2024-02-13,Self-aligned contact air gap formation,1,H01L|H10D
11901396,2024-02-13,Back side illuminated image sensor with reduced sidewall-induced leakage,0,H01L|H10F
11901390,2024-02-13,Semiconductor device,1,H01L|H10F
11901388,2024-02-13,Device over photodetector pixel sensor,0,H01L|H04N|H10F
11901387,2024-02-13,Image sensor,1,H01L|H10F
11901365,2024-02-13,Finfet device and a method for fabricating the same,0,H01L|H10D
11901362,2024-02-13,Semiconductor device and method,0,B82Y|H01L|H10D
11901349,2024-02-13,Semiconductor packages and methods for forming the same,1,H01L
11901323,2024-02-13,Semiconductor packages having conductive pillars with inclined surfaces,1,H01L
11901320,2024-02-13,Contact pad for semiconductor device,1,H01L
11901319,2024-02-13,Semiconductor package system and method,0,H01L
11901307,2024-02-13,Semiconductor device including electromagnetic interference (EMI) shielding and method of manufacture,2,H01L
11901306,2024-02-13,Semiconductor structure,0,H01L
11901305,2024-02-13,Method for fabricating semiconductor structure having alignment mark feature,0,H01L|H10B|H10D
11901303,2024-02-13,Integrated fan-out package,0,H01L|H10D|H10F
11901302,2024-02-13,InFO-POP structures with TIVs having cavities,0,H01L
11901295,2024-02-13,Dielectric film for semiconductor fabrication,0,H01L|H10F
11901289,2024-02-13,Semiconductor device structure with resistive element,0,H01L|H10D
11901286,2024-02-13,Diagonal via pattern and method,0,G03F|G06F|H01L
11901283,2024-02-13,Capacitor and method for forming the same,0,H01L|H10D
11901279,2024-02-13,Semiconductor package and method of manufacturing the same,0,H01L
11901277,2024-02-13,Semiconductor package and method of manufacturing the same,0,H01L
11901266,2024-02-13,Semiconductor device structure and method for forming the same,0,H01L
11901263,2024-02-13,Semiconductor device and manufacturing method thereof,0,H01L
11901258,2024-02-13,Iintegrated fan-out packages with embedded heat dissipation structure,0,H01L
11901256,2024-02-13,"Semiconductor device, semiconductor package, and methods of manufacturing the same",0,H01L
11901255,2024-02-13,Semiconductor device and method of forming the same,0,H01L
11901242,2024-02-13,Gate structures for semiconductor devices,1,H01L|H10D
11901241,2024-02-13,Integrated circuit device with low threshold voltage,0,H01L|H10D
11901238,2024-02-13,Semiconductor device structure,0,H01L|H10D
11901237,2024-02-13,Semiconductor device having cut gate dielectric,0,H01L|H10D
11901236,2024-02-13,Semiconductor structure with gate-all-around devices and stacked FinFET devices,1,B82Y|H01L|H10D
11901235,2024-02-13,Ion implantation for nano-FET,1,B82Y|H01L|H10D
11901230,2024-02-13,Semiconductor package and manufacturing method thereof,0,H01L
11901229,2024-02-13,Barrier-free approach for forming contact plugs,0,H01L|H10D
11901228,2024-02-13,Self-aligned scheme for semiconductor device and method of forming the same,0,H01L
11901226,2024-02-13,Method for forming an interconnect structure,0,H01L
11901221,2024-02-13,Interconnect strucutre with protective etch-stop,0,H01L
11901220,2024-02-13,Bilayer seal material for air gaps in semiconductor devices,0,H01L|H10D
11901219,2024-02-13,Methods of forming semiconductor device structures,0,H01L|H10D
11901218,2024-02-13,Shallow trench isolation forming method and structures resulting therefrom,0,H01L|H10D
11901215,2024-02-13,Vacuum wafer chuck for manufacturing semiconductor devices,0,B25B|H01L
11901207,2024-02-13,Semiconductor wafer processing system and method,0,B25J|H01L|H05F
11901206,2024-02-13,Modular pressurized workstation,0,H01L
11901196,2024-02-13,Method for forming photonic integrated package,0,G02B|H01L|Y02E
11901190,2024-02-13,Method of patterning,0,H01L
11901189,2024-02-13,Ambient controlled two-step thermal treatment for spin-on coating layer planarization,1,G03F|H01L
11901188,2024-02-13,Method for improved critical dimension uniformity in a semiconductor device fabrication process,0,G03F|H01L
11901183,2024-02-13,Fin field-effect transistor device and method of forming the same,1,H01L|H10D
11901180,2024-02-13,Method of breaking through etch stop layer,0,H01L|H10D
11901176,2024-02-13,Semiconductor arrangement and method for making,0,H01L|H10B|H10D
11901171,2024-02-13,Integrated aligned stealth laser with blade and grinding apparatus for wafer edge trimming process,0,B23K|H01L
11901035,2024-02-13,Method of differentiated thermal throttling of memory and system therefor,1,G06F|G11C|Y02D
11901004,2024-02-13,"Memory array, memory structure and operation method of memory array",0,G06F|G11C
11900586,2024-02-13,Hot spot defect detecting method and hot spot defect detecting system,0,G01N|G06N|G06T
11900040,2024-02-13,Method and system for reducing layout distortion due to exposure non-uniformity,0,G03F|G06F
11900037,2024-02-13,Circuit synthesis optimization for implements on integrated circuit,1,G06F
11900035,2024-02-13,Attribute-point-based timing constraint formal verification,0,G06F
11899828,2024-02-13,Method and apparatus for protecting a PUF generator,1,G06F|G11C|H03K|H04L|Y04S
11899368,2024-02-13,Manufacturing method of semiconductor device and semiconductor processing system,0,G03F|H01L|H10D
11899242,2024-02-13,Method of manufacturing a packaged device with optical pathway,0,G02B|H01L
11899240,2024-02-13,"Photonic device, system and method of making same",0,G02B|G06N
11898916,2024-02-13,Device for temperature monitoring of a semiconductor device,0,G01K|H01L|H10D
11895849,2024-02-06,Memory device and method of forming the same,0,G11C|H01L|H10B|H10D|H10N
11895836,2024-02-06,Anti-dishing structure for embedded memory,0,H01L|H10B|H10D
11895819,2024-02-06,Implantations for forming source/drain regions of different transistors,0,H01L|H10B|H10D
11894464,2024-02-06,Fin field-effect transistor device with composite liner for the Fin,1,H01L|H10D
11894461,2024-02-06,Dipoles in semiconductor devices,0,H01L|H10D
11894460,2024-02-06,Semiconductor device having nanosheet transistor and methods of fabrication thereof,1,B82Y|H01L|H10D
11894446,2024-02-06,Method of manufacturing a semiconductor device,1,H01L|H10D
11894443,2024-02-06,Method of making gate structure of a semiconductor device,0,H01L|H10D
11894438,2024-02-06,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11894437,2024-02-06,Hybrid conductive structures,1,H01L|H10D
11894435,2024-02-06,Contact plug structure of semiconductor device and method of forming same,1,H01L|H10D
11894425,2024-02-06,Semiconductor arrangement and method of manufacture,0,H01L|H10B|H10D
11894421,2024-02-06,Integrated circuit device with source/drain barrier,0,H01L|H10D
11894408,2024-02-06,Dual facing BSI image sensors with wafer level stacking,0,H01L|H10F
11894401,2024-02-06,Pixel device layout to reduce pixel noise,0,H04N|H10F
11894383,2024-02-06,Staking nanosheet transistors,0,B82Y|H01L|H10D
11894381,2024-02-06,Structures and methods for trench isolation,0,H01L|H10D
11894375,2024-02-06,Semiconductor structure and method of forming the same,1,B82Y|H01L|H10D|Y02P
11894370,2024-02-06,Semiconductor structure cutting process and structures formed thereby,0,H01L|H10D
11894367,2024-02-06,Integrated circuit including dipole incorporation for threshold voltage tuning in transistors,1,B82Y|H01L|H10D
11894341,2024-02-06,Semiconductor package with through vias and stacked redistribution layers and manufacturing method thereof,1,H01L
11894336,2024-02-06,Integrated fan-out package and manufacturing method thereof,2,H01L
11894332,2024-02-06,Substrate and package structure,0,H01L
11894331,2024-02-06,"Chip package structure, chip structure and method for forming chip structure",0,H01L
11894330,2024-02-06,Methods of manufacturing a semiconductor device including a joint adjacent to a post,0,H01L
11894320,2024-02-06,Semiconductor device package with stress reduction design and method of forming the same,1,H01L
11894319,2024-02-06,Extended seal ring structure on wafer-stacking,0,H01L
11894318,2024-02-06,Semiconductor device and method of manufacture,0,H01L
11894312,2024-02-06,Semiconductor packages and method of manufacture,0,H01L
11894309,2024-02-06,System on integrated chips (SoIC) and semiconductor structures with integrated SoIC,0,H01L
11894297,2024-02-06,Metal-insulator-metal capacitor having electrodes with increasing thickness,0,H01L|H10D
11894287,2024-02-06,Adhesive and thermal interface material on a plurality of dies covered by a lid,0,H01L|H10D
11894279,2024-02-06,Semiconductor stress monitoring structure and semiconductor chip,0,H01L
11894277,2024-02-06,Transistor gates and methods of forming thereof,0,B82Y|H01L|H10D
11894276,2024-02-06,Multiple gate field-effect transistors having various gate oxide thicknesses and methods of forming the same,1,B82Y|H01L|H10D
11894275,2024-02-06,FinFET device having oxide region between vertical fin structures,0,H01L|H10D
11894273,2024-02-06,Methods of forming a semiconductor device,0,H01L|H10D
11894267,2024-02-06,Method for fabricating integrated circuit device,0,H01L|H10B|H10N
11894266,2024-02-06,Metal capping layer and methods thereof,0,H01L
11894263,2024-02-06,Local interconnect,0,H01L
11894260,2024-02-06,Replacement material for backside gate cut feature,0,B82Y|H01L|H10D
11894250,2024-02-06,Method and system for recognizing and addressing plasma discharge during semiconductor processes,0,G06T|H01J|H01L
11894241,2024-02-06,Heterogeneous bonding structure and method forming same,0,H01L
11894238,2024-02-06,Method of fabricating semiconductor device with reduced trench distortions,0,H01L|H10D
11894237,2024-02-06,Ultra narrow trench patterning with dry plasma etching,0,H01L|H10D
11893334,2024-02-06,Method for optimizing floor plan for an integrated circuit,0,G06F
11893333,2024-02-06,"Hybrid sheet layout, method, system, and structure",0,G06F|H10D
11892774,2024-02-06,Lithography,1,G03F|H01L
11889769,2024-01-30,Memory cell with top electrode via,1,G11C|H01F|H01L|H10B|H10N
11889705,2024-01-30,Interconnect landing method for RRAM technology,0,H01L|H10B|H10N
11889674,2024-01-30,Structure and method for SRAM FinFET device having an oxide feature,0,H01L|H10B|H10D
11888074,2024-01-30,Flash memory device with three-dimensional half flash structure and methods for forming the same,1,H01L|H10B|H10D
11888064,2024-01-30,Semiconductor device and method,0,H01L|H10D
11888055,2024-01-30,Gallium nitride-on-silicon devices,1,H01L|H10D
11888046,2024-01-30,Epitaxial fin structures of finFET having an epitaxial buffer region and an epitaxial capping region,0,H01L|H10D
11887987,2024-01-30,Semiconductor wafer with devices having different top layer thicknesses,1,H01L|H10D
11887978,2024-01-30,Power switch for backside power distribution,2,G06F|H01L|H10D
11887955,2024-01-30,Semiconductor die including stress-resistant bonding structures and methods of forming the same,0,H01L
11887952,2024-01-30,Semiconductor device encapsulated by molding material attached to redistribution layer,0,H01L
11887929,2024-01-30,Techniques to inhibit delamination from flowable gap-fill dielectric,1,H01L|H10B|H10N
11887896,2024-01-30,Semiconductor device and method of manufacture,0,H01L|H10D
11887851,2024-01-30,Method for forming and using mask,1,H01L
11886121,2024-01-30,Method for forming patterned photoresist,0,G03F|H01L
11881507,2024-01-23,Reducing parasitic capacitance in semiconductor devices,0,B82Y|H01L|H10D
11881477,2024-01-23,Dummy poly layout for high density devices,0,G06F|H10D
11881421,2024-01-23,Semiconductor die carrier structure,2,B29C|B29K|B29L|H01L
11881401,2024-01-23,Method of forming metal features,0,H01L
11880140,2024-01-23,Method and apparatus for dynamic lithographic exposure,0,G02B|G03F|H01L
11879933,2024-01-23,Method of testing an integrated circuit and testing system,0,G01R|G06F
11878388,2024-01-23,"Polishing pad, polishing apparatus and method of manufacturing semiconductor package using the same",0,B24B|B24D|H01L
11876135,2024-01-16,Epitaxial source/drain structures for multigate devices and methods of fabricating thereof,1,B82Y|H01L|H10D
11876119,2024-01-16,Semiconductor device with gate isolation features and fabrication method of the same,0,B82Y|H01L|H10D
11876088,2024-01-16,"Shared well structure, layout, and method",0,G06F|H01L|H10D
11876054,2024-01-16,Overlay mark and method of making,0,G03F|H01L|H10D
11876013,2024-01-16,Gate dielectric preserving gate cut process,0,H01L|H10D
11874513,2024-01-16,Package structure,0,G02B|H01L|H05K
11871581,2024-01-09,Ferroelectric memory cell,0,B82Y|H01L|H10B|H10D
11871552,2024-01-09,Memory cell structure,0,G11C|H01L|H10B|H10D
11869988,2024-01-09,Double-sided stacked DTC structure,0,H01L|H10D
11869975,2024-01-09,Thin-film transistors and method for manufacturing the same,0,H01L|H10D
11869955,2024-01-09,Integrated circuit with nanosheet transistors with robust gate oxide,1,B82Y|H01L|H10D
11869951,2024-01-09,Control gate strap layout to improve a word line etch process window,1,H01L|H10B|H10D
11869916,2024-01-09,Bond pad structure for bonding improvement,0,H01L|H10F
11869869,2024-01-09,Heterogeneous dielectric bonding scheme,0,H01L
11869859,2024-01-09,Die stack and integrated device structure including improved bonding structure and methods of forming the same,2,H01L
11869846,2024-01-09,Interposer routing structure and semiconductor package,1,H01L|H10B
11869845,2024-01-09,Semiconductor package device and semiconductor wiring substrate thereof,0,H01L|H05K
11869822,2024-01-09,Semiconductor package and manufacturing method thereof,0,H01L
11869819,2024-01-09,Integrated circuit component and package structure having the same,0,H01L
11869800,2024-01-09,Method for fabricating a semiconductor device,0,H01L|H10D
11869769,2024-01-09,Method and system of control of epitaxial growth,0,H01L
11869766,2024-01-09,Seed layer for ferroelectric memory device and manufacturing method thereof,1,G11C|H01L|H10B|H10D
11869761,2024-01-09,Back-side deep trench isolation structure for image sensor,0,H01L|H10F
11868699,2024-01-09,Inverted integrated circuit and method of forming the same,0,G06F|H01L|H03K|H10D
11868697,2024-01-09,Base layout cell,0,G06F
11868047,2024-01-09,Polymer layer in semiconductor device and method of manufacture,1,C08G|G03F|H01L
11864369,2024-01-02,Memory device and SRAM cell,0,H01L|H10B|H10D
11862960,2024-01-02,Electrostatic discharge (ESD) protection circuit and method of operating the same,1,H01L|H02H|H10D
11862734,2024-01-02,Self-aligned spacers for multi-gate devices and method of fabrication thereof,0,H01L|H10D
11862732,2024-01-02,Method for forming semiconductor device structure with nanowires,0,B82Y|H01L|H10D
11862720,2024-01-02,Rough buffer layer for group III-V devices on silicon,0,H01L|H10D
11862713,2024-01-02,Conformal transfer doping method for fin-like field effect transistor,1,H01L|H10D
11862709,2024-01-02,Inner spacer structure and methods of forming such,0,B82Y|H01L|H10D
11862708,2024-01-02,Contact plugs and methods forming same,0,H01L|H10D
11862706,2024-01-02,High-K gate dielectric,0,H01L|H10B|H10D
11862701,2024-01-02,Stacked multi-gate structure and methods of fabricating the same,2,H01L|H10D
11862694,2024-01-02,Semiconductor device and method,0,B82Y|H01L|H10D
11862690,2024-01-02,Method of manufacturing a semiconductor device,0,H01L|H10D
11862683,2024-01-02,Ultra-thin fin structure and method of fabricating the same,1,H01L|H10D
11862665,2024-01-02,Semiconductor structure including MIM capacitor and method of forming the same,0,H01L|H10D
11862637,2024-01-02,Tie off device,0,H01L|H10D
11862633,2024-01-02,Work function design to increase density of nanosheet devices,1,B82Y|H01L|H10D
11862623,2024-01-02,Semiconductor device including source/drain contact having height below gate stack,1,G06F|H01L|H10D
11862621,2024-01-02,Integrated circuit device,0,G06F|H01L|H10D
11862612,2024-01-02,3D trench capacitor for integrated passive devices,1,H01L|H10D
11862610,2024-01-02,Fan-out packages providing enhanced mechanical strength and methods for forming the same,2,H01L
11862609,2024-01-02,Semiconductor die including fuse structure and methods for forming the same,1,H01L
11862606,2024-01-02,Packages with metal line crack prevention design,0,H01L
11862605,2024-01-02,Integrated circuit package and method of forming same,0,H01L
11862599,2024-01-02,Bonding to alignment marks with dummy alignment marks,2,H01L
11862594,2024-01-02,Package structure with solder resist underlayer for warpage control and method of manufacturing the same,0,H01L
11862592,2024-01-02,Sidewall spacer to reduce bond pad necking and/or redistribution layer necking,0,H01L
11862590,2024-01-02,Integrated circuit package and method of forming thereof,0,H01L
11862588,2024-01-02,Semiconductor device and method,0,H01L
11862580,2024-01-02,Semiconductor package,0,H01L
11862577,2024-01-02,Package structure and method of fabricating the same,0,H01L
11862568,2024-01-02,Standard cell layout for better routability,1,G06F|H01L|H10D
11862562,2024-01-02,"Integrated circuit conductive line arrangement for circuit structures, and method",0,H01L|H10D
11862561,2024-01-02,Semiconductor devices with backside routing and method of forming same,2,B82Y|H01L|H10D
11862560,2024-01-02,Package structure and method of manufacturing the same,0,H01L
11862559,2024-01-02,Semiconductor structures and methods of forming the same,0,H01L|H10D
11862551,2024-01-02,Interposer and semiconductor package each having conductive terminals on redistribution layer with different pitch,0,H01L
11862549,2024-01-02,Semiconductor packages having conductive patterns of redistribution structure having ellipse-like shape,0,H01L
11862535,2024-01-02,Through-substrate-via with reentrant profile,0,H01L
11862528,2024-01-02,Method for forming semiconductor package,0,H01L
11862527,2024-01-02,Thermal substrate contact,0,H01L|H10D
11862523,2024-01-02,Apparatus for detecting end point,0,H01L
11862515,2024-01-02,Multi-wafer capping layer for metal arcing protection,0,H01L
11862512,2024-01-02,Semiconductor package and method of fabricating semiconductor package,0,H01L
11862508,2024-01-02,FinFET device and method of forming same,0,H01L|H10D
11862482,2024-01-02,Semiconductor substrate bonding tool and methods of operation,0,B23K|H01L
11862469,2024-01-02,Package structure and method of manufacturing the same,0,B28D|H01L
11862468,2024-01-02,Semiconductor device and method,0,H01L|H10D
11862467,2024-01-02,Semiconductor structure and method of manufacturing the same,0,H01L|H10D
11862465,2024-01-02,Fine line patterning methods,0,H01L
11862429,2024-01-02,Ion implantation method and device,0,H01J|H01L
11861928,2024-01-02,Optical sensor and methods of making the same,1,G02B|G06F|G06V|H10F
11861288,2024-01-02,System and method of verifying slanted layout components,0,G06F
11861285,2024-01-02,Electromigration evaluation methodology with consideration of current distribution,0,G06F
11861284,2024-01-02,Conductor scheme selection and track planning for mixed-diagonal-manhattan routing,0,G06F
11861283,2024-01-02,Placement method and non-transitory computer readable storage medium,0,G06F
11861282,2024-01-02,Integrated circuit fin structure manufacturing method,1,G06F|H10D
11860607,2024-01-02,"Semiconductor manufacturing system, behavior recognition device and semiconductor manufacturing method",1,G05B|H01L|Y02P
11860550,2024-01-02,Multi-metal fill with self-aligned patterning and dielectric with voids,0,H01L
11860547,2024-01-02,Extractor piping on outermost sidewall of immersion hood apparatus,0,F28C|G03F|H01L
11860532,2024-01-02,Photomask including fiducial mark and method of making a semiconductor device using the photomask,1,G03F|H01L
11860121,2024-01-02,Integrated circuit with BioFETs,1,G01N|H01L
11860120,2024-01-02,Integrated circuit with biofets and fabrication thereof,0,G01N|H01L
11858086,2024-01-02,"High-throughput, precise semiconductor slurry blending tool",0,B01F|B24B|H01L
11856869,2023-12-26,Semiconductor device and manufacturing method thereof,0,H01L|H10B|H10N
11856866,2023-12-26,Magnetic tunnel junction devices,0,G11C|H01L|H10B|H10N
11856854,2023-12-26,MRAM device structures and method of fabricating the same,0,G11C|H01L|H10B|H10N
11856800,2023-12-26,Semiconductor devices with system on chip devices,0,H01L|H10B|H10F
11856797,2023-12-26,Resistive switching random access memory with asymmetric source and drain,0,H01L|H10B|H10D|H10N
11856796,2023-12-26,Semiconductor memory devices and methods of manufacturing thereof,0,G11C|H01L|H10B|H10D|H10N
11856787,2023-12-26,Semiconductor device and method of manufacture,0,G11C|H01L|H10B|H10D
11856786,2023-12-26,Integrated circuit including three-dimensional memory device,0,G11C|H01L|H10B
11856779,2023-12-26,"Semiconductor device, memory array and method of forming the same",0,H01L|H10B
11856775,2023-12-26,Flash memory structure and method of forming the same,0,H01L|H10B|H10D
11856768,2023-12-26,Memory device and method for forming the same,0,G11C|H01L|H10B|H10D
11856762,2023-12-26,Memory devices and methods of manufacturing thereof,1,G11C|H01L|H10B
11856761,2023-12-26,Semiconductor memory devices with different doping types,1,B82Y|G11C|H01L|H10B|H10D
11856760,2023-12-26,Bit cell with back-side metal line device and method,0,G06F|H10B|H10D
11856751,2023-12-26,Drain sharing for memory cell thin film access transistors and methods for forming the same,0,G11C|H01L|H10B|H10D
11856750,2023-12-26,Semiconductor arrangement with capacitor,0,H01L|H10B|H10D
11856747,2023-12-26,Layout of static random access memory periphery circuit,0,G11C|H01L|H10B|H10D
11856745,2023-12-26,Compact electrical connection that can be used to form an SRAM cell and method of making the same,0,G11C|H01L|H10B|H10D
11856743,2023-12-26,Flexible merge scheme for source/drain epitaxy regions,2,H01L|H10B|H10D
11856116,2023-12-26,Method and apparatus for protecting embedded software,0,G06F|H04L
11856115,2023-12-26,Physical unclonable function (PUF) security key generation,1,G06F|H04L
11856114,2023-12-26,Device signature based on trim and redundancy information,0,G11C|H04L
11855647,2023-12-26,Low power clock network,1,G06F|H03L
11855632,2023-12-26,Logic cell structure and integrated circuit with the logic cell structure,0,G06F|H01L|H03K|H10D
11855619,2023-12-26,"Power switch circuit, IC structure of power switch circuit, and method of forming IC structure",0,B82Y|G05F|H01L|H03K|H10D
11855539,2023-12-26,Power module,1,H01L|H02M|H03H
11855333,2023-12-26,Semiconductor packages and manufacturing methods thereof,1,G06V|H01L|H01Q
11855246,2023-12-26,Semiconductor device and method,0,H01L|H01S|H10H
11855232,2023-12-26,Semiconductor package and forming method thereof,0,H01L|H10F
11855230,2023-12-26,Metal-insulator-metal capacitor within metallization structure,0,H01L|H10D
11855225,2023-12-26,Semiconductor device with epitaxial bridge feature and methods of forming the same,0,B82Y|H01L|H10D
11855224,2023-12-26,Leakage prevention structure and method,0,B82Y|H01L|H10D
11855222,2023-12-26,Semiconductor device for recessed fin structure having rounded corners,0,H01L|H10D
11855221,2023-12-26,Ferroelectric semiconductor device and method,0,H01L|H10D
11855219,2023-12-26,Passivated and faceted for fin field effect transistor,0,H01L|H10D
11855217,2023-12-26,Semiconductor device having a conductive contact in direct contact with an upper surface and a sidewall of a gate metal layer,0,H01L|H10D
11855215,2023-12-26,Semiconductor device structure with high contact area,2,B82Y|H01L|H10D
11855214,2023-12-26,Inner spacers for gate-all-around semiconductor devices,0,B82Y|H01L|H10D
11855213,2023-12-26,FinFET device and method of forming same,0,H01L|H10D
11855211,2023-12-26,Method of manufacturing a semiconductor device and a semiconductor device,1,B82Y|H01L|H10D
11855210,2023-12-26,Method for fabricating a strained structure and structure formed,0,H01L|H10D
11855208,2023-12-26,Method for forming fin field effect transistor (FinFET) device structure,0,H01L|H10D
11855207,2023-12-26,FinFET structure and method with reduced fin buckling,1,H01L|H10D
11855205,2023-12-26,Semiconductor device with negative capacitance structure,0,H01L|H10D
11855199,2023-12-26,High Electron Mobility Transistor (HEMT) with a back barrier layer,0,H01L|H10D
11855192,2023-12-26,Semiconductor device and manufacturing method thereof,0,B82Y|H01L|H10D
11855190,2023-12-26,Methods for non-resist nanolithography,0,H01L|H10D
11855189,2023-12-26,Semiconductor device and method for forming the same,0,H01L|H10D
11855188,2023-12-26,Source/drain formation with reduced selective loss defects,0,H01L|H10D
11855186,2023-12-26,Semiconductor device and manufacturing method thereof,0,B82Y|H01L|H10D
11855185,2023-12-26,Multilayer masking layer and method of forming same,1,B82Y|H01L|H10D
11855181,2023-12-26,Tuning threshold voltage in field-effect transistors,0,B82Y|H01L|H10D
11855178,2023-12-26,Semiconductor devices having air-gap,0,H01L|H10D
11855177,2023-12-26,Field effect transistors with dual silicide contact structures,0,H01L|H10D
11855175,2023-12-26,Fabrication of long gate devices,0,H01L|H10D
11855170,2023-12-26,MOSFET device structure with air-gaps in spacer and methods for forming the same,0,H01L|H10B|H10D
11855169,2023-12-26,Silicide structures in transistors and methods of forming,0,H01L|H10D
11855168,2023-12-26,Semiconductor device and manufacturing method thereof,0,B82Y|H01L|H10D
11855163,2023-12-26,Semiconductor device and method,0,H01L|H10D
11855162,2023-12-26,Contacts for semiconductor devices and methods of forming the same,0,H01L|H10D
11855161,2023-12-26,Semiconductor device contact structures and methods of fabricating thereof,0,B82Y|H01L|H10D
11855159,2023-12-26,Method for forming thin semiconductor-on-insulator (SOI) substrates,1,H01L|H10D
11855155,2023-12-26,Semiconductor device having contact feature and method of fabricating the same,0,B82Y|H01L|H10D
11855154,2023-12-26,Vertical interconnect features and methods of forming,0,H01L|H10D
11855153,2023-12-26,Semiconductor device and method,0,H01L|H10D
11855146,2023-12-26,Melt anneal source and drain regions,0,H01L|H10D
11855144,2023-12-26,Source/drain metal contact and formation thereof,0,H01L|H10D
11855143,2023-12-26,Semiconductor structures and methods thereof,0,H01L|H10D
11855142,2023-12-26,Supportive layer in source/drains of FinFET devices,0,H01L|H10D
11855141,2023-12-26,Local epitaxy nanofilms for nanowire stack GAA device,0,B82Y|H01L|H10D
11855137,2023-12-26,SOI device structure for robust isolation,0,H01L|H10D
11855130,2023-12-26,Three-dimensional device structure including substrate-embedded integrated passive device and methods for making the same,4,H01L|H10D
11855127,2023-12-26,Semiconductor structure and method for forming the same,0,H01L|H10D
11855126,2023-12-26,Semiconductor device including metal insulator metal capacitor and method of making,0,H01L|H10B|H10D
11855098,2023-12-26,Semiconductor devices having dipole-inducing elements,0,H01L|H10D
11855097,2023-12-26,Air gap formation between gate spacer and epitaxy structure,1,H01L|H10D
11855095,2023-12-26,Semiconductor device,0,H01L|H10D
11855094,2023-12-26,FinFET devices with dummy fins having multiple dielectric layers,0,H01L|H10D
11855093,2023-12-26,Semiconductor devices and methods of manufacturing thereof,0,H01L|H10D
11855092,2023-12-26,Semiconductor device and method of forming same,0,H01L|H10D
11855091,2023-12-26,Boundary design for high-voltage integration on HKMG technology,0,H01L|H01P|H10D
11855090,2023-12-26,High performance MOSFETs having varying channel structures,1,B82Y|H01L|H10D
11855089,2023-12-26,Method and structure for FinFET devices,0,H01L|H10D
11855086,2023-12-26,Polysilicon structure including protective layer,0,H01L|H10B|H10D|Y02P
11855085,2023-12-26,Semiconductor structure cutting process and structures formed thereby,0,H01L|H10D
11855084,2023-12-26,Integrated circuits with FinFET gate structures,0,H01L|H10D
11855083,2023-12-26,"Gate structure, fin field-effect transistor, and method of manufacturing fin-field effect transistor",0,H01L|H10D
11855082,2023-12-26,Integrated circuits with FinFET gate structures,0,H01L|H10D
11855079,2023-12-26,Integrated circuit with backside trench for metal gate definition,1,B82Y|H01L|H10D
11855071,2023-12-26,BCD device layout area defined by a deep trench isolation structure and methods for forming the same,0,H01L|H10D
11855070,2023-12-26,"Semiconductor device, method of and system for manufacturing semiconductor device",0,H01L|H10D
11855069,2023-12-26,Cell structure having different poly extension lengths,0,G06F|H10D
11855068,2023-12-26,Active zones with offset in semiconductor cell,1,G06F|H01L|H10D
11855067,2023-12-26,Integrated circuit package and method,0,H01L
11855066,2023-12-26,Semiconductor structure and manufacturing method thereof,0,H01L|Y02P
11855063,2023-12-26,Buffer design for package integration,0,H01L
11855060,2023-12-26,Package structure and method of fabricating the same,0,H01L
11855059,2023-12-26,Fan-out package with cavity substrate,0,H01L
11855058,2023-12-26,Package structure and method of forming the same,0,H01L
11855057,2023-12-26,Package structure and method of forming the same,0,H01L
11855054,2023-12-26,Method of forming package structure,0,G02B|H01L
11855047,2023-12-26,Chip package structure with conductive shielding film,0,H01L
11855046,2023-12-26,Memory packages and methods of forming same,0,H01L|H10B|H10N
11855045,2023-12-26,Semiconductor device with discrete blocks,0,H01L
11855042,2023-12-26,Method of manufacturing semiconductor structure,0,H01L
11855040,2023-12-26,Ion implantation with annealing for substrate cutting,1,H01L|H10D
11855039,2023-12-26,Chip package structure,0,H01L
11855030,2023-12-26,Package structure and method of manufacturing the same,0,H01L
11855029,2023-12-26,Semiconductor die connection system and method,0,H01L|H10D
11855028,2023-12-26,Hybrid micro-bump integration with redistribution layer,1,H01L|H10D
11855025,2023-12-26,Semiconductor device and package assembly including the same,0,H01L
11855022,2023-12-26,Shielding structures,0,H01L
11855021,2023-12-26,Semiconductor structure with through substrate vias and manufacturing method thereof,0,H01L
11855020,2023-12-26,Chiplets 3D SoIC system integration and fabrication methods,0,H01L
11855018,2023-12-26,Semiconductor device and method of manufacture,0,H01L
11855017,2023-12-26,Semiconductor device and method,3,H01L
11855016,2023-12-26,Semiconductor device and method of manufacture,0,H01L
11855015,2023-12-26,Polyimide profile control,0,G03F|H01L
11855014,2023-12-26,Semiconductor device and method,0,H01L
11855012,2023-12-26,Devices and methods for enhancing insertion loss performance of an antenna switch,0,H01L|H10D
11855011,2023-12-26,Package structure and method of forming the same,0,H01L|H01Q
11855010,2023-12-26,Semiconductor structure and method for forming features in redundant region of double seal ring,0,H01L|H10D
11855009,2023-12-26,Chip package with lid,0,H01L
11855008,2023-12-26,Stacking via structures for stress reduction,0,H01L
11855007,2023-12-26,Semiconductor structure,0,H01L|H10D
11855006,2023-12-26,"Memory device, package structure and fabricating method thereof",0,H01L
11855004,2023-12-26,Package structure,0,H01L|H05K
11855003,2023-12-26,Package structure and method of fabricating the same,1,H01L
11854999,2023-12-26,Patterning a transparent wafer to form an alignment mark in the transparent wafer,0,B23Q|H01L
11854998,2023-12-26,Semiconductor device and method of manufacture,0,H01L
11854997,2023-12-26,Method of forming semiconductor device,0,H01L
11854996,2023-12-26,Method for fabricating semiconductor device,0,G06F|H01L|H10D
11854994,2023-12-26,Redistribution structure for integrated circuit package and method of forming same,1,H01L
11854993,2023-12-26,Integrated fan-out package,0,H01L|H10D|H10F
11854992,2023-12-26,Semiconductor structure and manufacturing method thereof,0,H01L
11854990,2023-12-26,Method for forming a semiconductor device having TSV formed through a silicon interposer and a second silicon substrate with cavity covering a second die,1,H01L
11854988,2023-12-26,Semiconductor device and method of manufacture,0,H01L
11854987,2023-12-26,Semiconductor packages with interconnection features in a seal region and methods for forming the same,1,H01L
11854986,2023-12-26,Chamfered die of semiconductor package and method for forming the same,0,H01L
11854984,2023-12-26,Semiconductor package and manufacturing method thereof,0,H01L
11854983,2023-12-26,Semiconductor devices and methods of manufacture,0,H01L
11854980,2023-12-26,Method for forming titanium nitride barrier with small surface grains in interconnects,0,H01L
11854978,2023-12-26,Diagonal backside power and signal routing for an integrated circuit,1,G06F|H01L
11854974,2023-12-26,Advanced node interconnect routing methodology,0,G06F|H01L|H10D
11854973,2023-12-26,Semiconductor device with reduced resistance and method for manufacturing the same,0,G03F|G06F|H01L
11854970,2023-12-26,Reducing internal node loading in combination circuits,0,G06F|H01L|H10B|H10D
11854969,2023-12-26,Semiconductor structure and method for forming thereof,0,H01L|H10D
11854968,2023-12-26,Modified fuse structure and method of use,0,G11C|H01L|H10B|H10D
11854967,2023-12-26,Semiconductor packages,0,H01L
11854966,2023-12-26,Method of forming semiconductor device including deep vias,0,G06F|H01L
11854965,2023-12-26,Sidewall spacer structure enclosing conductive wire sidewalls to increase reliability,0,H01L
11854964,2023-12-26,Structure and formation method of semiconductor device with conductive bumps,0,H01L
11854963,2023-12-26,Semiconductor interconnection structure and methods of forming the same,1,H01L
11854962,2023-12-26,Via structure and methods thereof,0,H01L|H10D
11854960,2023-12-26,Semiconductor devices including decoupling capacitors and methods of manufacturing thereof,0,H01L|H10D
11854959,2023-12-26,Metal-insulator-metal device with improved performance,0,H01L|H10D
11854956,2023-12-26,Semiconductor die package with conductive line crack prevention design,0,H01L
11854955,2023-12-26,Fan-out package with controllable standoff,0,H01L
11854944,2023-12-26,Semiconductor packages and methods for forming the same,2,B82Y|H01L|H10D
11854943,2023-12-26,Memory macro including through-silicon via,1,G11C|H01L|H10B
11854942,2023-12-26,Semiconductor arrangement and method for making,0,H01L|H10D
11854940,2023-12-26,Semiconductor device having self-aligned interconnect structure and method of making,0,B82Y|H01L|H10D
11854936,2023-12-26,Semiconductor device,0,H01L
11854929,2023-12-26,Semiconductor package and method of forming the same,1,H01L|H10D
11854928,2023-12-26,Semiconductor package and manufacturing method thereof,0,H01L|H10D
11854927,2023-12-26,Semiconductor package and method of forming same,1,H01L|H10D
11854921,2023-12-26,Integrated circuit package and method,1,H01L
11854918,2023-12-26,Seal ring between interconnected chips mounted on an integrated circuit,0,H01L
11854914,2023-12-26,Systems and methods of testing memory devices,1,G01R|H01L|H10B
11854913,2023-12-26,Method for detecting defects in semiconductor device,0,G01R|H01L|H10D
11854910,2023-12-26,Power rails for stacked semiconductor device,0,H01L|H10D
11854909,2023-12-26,Semiconductor structure and method for manufacturing thereof,0,H01L|H10D
11854908,2023-12-26,Multi-gate device and related methods,0,B82Y|H01L|H10D
11854907,2023-12-26,Contact air gap formation and structures thereof,0,H01L|H10D
11854906,2023-12-26,Gate structures for semiconductor devices,1,H01L|H10D
11854904,2023-12-26,Different source/drain profiles for n-type FinFETs and p-type FinFETs,0,H01L|H10D
11854903,2023-12-26,Footing removal in cut-metal process,0,H01L|H10D
11854902,2023-12-26,Integrated circuits with buried interconnect conductors,0,H01L|H10D
11854901,2023-12-26,Semiconductor method and device,1,H01L|H10D
11854900,2023-12-26,Semiconductor device and method of forming the same,0,B82Y|H01L|H10D
11854899,2023-12-26,Semiconductor devices and methods of manufacturing thereof,0,H01L|H10D
11854895,2023-12-26,Transistors with channels formed of low-dimensional materials and method forming same,0,B82Y|H01L|H10D|H10K
11854883,2023-12-26,Interconnect structure and method for forming the same,1,B82Y|H01L|H10D
11854878,2023-12-26,Bi-layer alloy liner for interconnect metallization and methods of forming the same,1,H01L|H10D
11854877,2023-12-26,Semiconductor device and manufacturing method of the same,1,H01L
11854875,2023-12-26,Contact structure of a semiconductor device,0,H01L|H10D
11854874,2023-12-26,Metal contact structure and method of forming the same in a semiconductor device,0,H01L
11854873,2023-12-26,Etch profile control of interconnect structures,0,H01L
11854872,2023-12-26,Semiconductor device structure with interconnect structure and method for forming the same,0,H01L|H10D
11854871,2023-12-26,Semiconductor structure with material modification and low resistance plug,0,H01L|H10D
11854870,2023-12-26,Etch method for interconnect structure,0,H01L
11854868,2023-12-26,Scalable patterning through layer expansion process and resulting structures,0,H01L
11854867,2023-12-26,Semiconductor structure and method for forming the same,0,H01L
11854866,2023-12-26,Enlarging contact area and process window for a contact via,0,H01L|H10D
11854863,2023-12-26,Semiconductor device including an isolation region having an edge being covered and manufacturing method for the same,0,H01L|H10D
11854861,2023-12-26,System and method for performing spin dry etching,0,G03F|H01J|H01L
11854860,2023-12-26,Semiconductor processing apparatus and method utilizing electrostatic discharge (ESD) prevention layer,1,H01J|H01L|H05F
11854854,2023-12-26,Method for calibrating alignment of wafer and lithography system,0,G01N|G03F|H01L
11854853,2023-12-26,Wafer positioning method and apparatus,0,G06T|H01L
11854851,2023-12-26,Interface tool,0,F24F|H01L
11854849,2023-12-26,Method for operating conveying system,0,B61B|B65G|B66C|B66F|H01L
11854848,2023-12-26,Air processing system for semiconductor container,0,B01D|B65D|H01L
11854846,2023-12-26,System for a semiconductor fabrication facility and method for operating the same,0,B66C|G03F|G05B|H01L
11854844,2023-12-26,Method of operating transport system,0,H01L
11854841,2023-12-26,Space filling device for wet bench,0,B08B|H01L
11854837,2023-12-26,Semiconductor devices and methods of manufacturing,0,H01L
11854836,2023-12-26,Semiconductor device,0,H01L
11854835,2023-12-26,Heterogeneous bonding structure and method forming same,0,H01L
11854831,2023-12-26,Cleaning process for source/drain epitaxial structures,0,H01L|H10D
11854828,2023-12-26,Semiconductor device having metal gate and poly gate,0,H01L|H10D
11854827,2023-12-26,Magnetic slurry for highly efficiency CMP,0,B01F|B24B|C09G|C09K|H01L
11854826,2023-12-26,Metal oxide layered structure and methods of forming the same,0,H01L
11854825,2023-12-26,Gate structure of semiconductor device and method for forming the same,0,H01L|H10D
11854823,2023-12-26,Integrated circuit device,1,H01L|H10B|H10D
11854822,2023-12-26,Anti-oxidation layer to prevent dielectric loss from planarization process,0,B24B|H01L
11854821,2023-12-26,Hard mask removal method,0,H01L|H10D
11854820,2023-12-26,Spacer etching process for integrated circuit design,0,H01L|H10D
11854819,2023-12-26,Germanium hump reduction,0,B82Y|H01L|H10D
11854816,2023-12-26,Semiconductor devices and methods of manufacturing thereof,0,B82Y|H01L|H10D
11854814,2023-12-26,Semiconductor device and method,1,H01L
11854811,2023-12-26,FinFET device and method of forming,0,H01L|H10D
11854808,2023-12-26,Photo mask and lithography method using the same,0,G03F|H01L|H10B|H10D
11854807,2023-12-26,Line-end extension method and device,0,H01L
11854800,2023-12-26,Device and method for high pressure anneal,0,H01L|H10D
11854798,2023-12-26,Semiconductor device and method,0,H01L
11854796,2023-12-26,Semiconductor device structure with gate spacer,0,H01L|H10D
11854795,2023-12-26,Integrate rinse module in hybrid bonding platform,0,B23K|H01L
11854793,2023-12-26,Semiconductor wafer cleaning apparatus,0,B08B|H01L
11854791,2023-12-26,Metal source/drain features,0,B82Y|H01L|H10D
11854789,2023-12-26,Method for manufacturing gate structure with additional oxide layer,0,H01L|H10D
11854786,2023-12-26,Deep lines and shallow lines in signal conducting paths,0,H01L|H10D
11854785,2023-12-26,Package structure for heat dissipation,0,H01L
11854769,2023-12-26,Adjustable fastening device for plasma gas injectors,0,H01J|H01L
11854766,2023-12-26,DC bias in plasma process,0,H01J|H01L
11854688,2023-12-26,Semiconductor device and method,0,G06Q|G16H|H01L|H04L|H10D
11854656,2023-12-26,Memory refresh,0,G06F|G11C
11854594,2023-12-26,"Data processing method, data processing circuit, and computing apparatus",0,G06N|G11C
11853880,2023-12-26,SRAM architecture for convolutional neural network application,0,G06N|G11C
11853681,2023-12-26,Post-routing congestion optimization,0,G06F
11853679,2023-12-26,Method of designing an integrated circuit and integrated circuit,0,G06F
11853678,2023-12-26,Block level design method for heterogeneous PG-structure cells,0,G06F
11853676,2023-12-26,Layout context-based cell timing characterization,1,G06F|G06N
11853675,2023-12-26,Method for optimizing floor plan for an integrated circuit,0,G06F
11853674,2023-12-26,Methods and systems for integrated circuit photomask patterning,0,G03F|G06F
11853670,2023-12-26,Arrangement of source or drain conductors of transistor,0,G06F|H10D
11853667,2023-12-26,Systems and methods for integrated circuit layout,0,G06F
11853596,2023-12-26,Data sequencing circuit and method,0,G06F
11853112,2023-12-26,Impedance measurement circuit and impedance measurement method thereof,1,G01R|G06F|H03K
11852983,2023-12-26,Coater photoresist arm smart centering jig,0,B05B|G03F|H01L
11852981,2023-12-26,Frequency-picked methodology for diffraction based overlay measurement,2,G03F|H01L
11852967,2023-12-26,Methods for making semiconductor-based integrated circuits,0,G03F|G06F|H01L|H10D|H10F
11852675,2023-12-26,Gallium nitride-based devices and methods of testing thereof,0,G01R|H01L|H10D
11852291,2023-12-26,Displacement control device for seismic events,0,F16M|F27B|H01L
11851761,2023-12-26,Semiconductor processing tool,0,B25B|C23C|H01L
11851749,2023-12-26,"Semiconductor device, method and machine of manufacture",0,C23C|H01J|H01L
11851325,2023-12-26,Methods for wafer bonding,1,B81C|H01L
11851224,2023-12-26,Integrated semiconductor die parceling platforms,0,B65B|B65G|G01N|G06T|H01L
11850702,2023-12-26,Chemical mechanical planarization membrane,0,B24B|B29C|H01L
11850692,2023-12-26,Device maintenance in semiconductor manufacturing environment,0,B08B|B23P|H01L
11849574,2023-12-19,Layout structure of storage cell and manufacturing method thereof,0,G11C|H01L|H10B
11848385,2023-12-19,Localized protection layer for laser annealing process,0,B82Y|H01L|H10D
11848372,2023-12-19,Method and structure for reducing source/drain contact resistance at wafer backside,0,B82Y|H01L|H10D
11848370,2023-12-19,Semiconductor device and manufacturing method for the semiconductor device,1,H01L|H10D
11848368,2023-12-19,Transistors with different threshold voltages,0,H01L|H10D
11848361,2023-12-19,Sacrificial layer for semiconductor process,1,H01L|H10D
11848352,2023-12-19,Metal-insulator-metal capacitors and methods of forming the same,0,H01L|H10D
11848339,2023-12-19,Semiconductor structure including isolation structure and method for forming isolation structure,0,H01L|H10F
11848332,2023-12-19,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11848329,2023-12-19,Semiconductor structure with self-aligned backside power rail,0,B82Y|H01L|H10D
11848327,2023-12-19,Integrated circuit device including a power supply line and method of forming the same,0,H01L|H10D
11848326,2023-12-19,Integrated circuits with gate cut features,0,H01L|H10D
11848319,2023-12-19,Multi-chip semiconductor package,1,H01L
11848305,2023-12-19,Semiconductor packages including passive devices and methods of forming same,1,H01G|H01L|H10D
11848304,2023-12-19,Semiconductor device and method of forming the same,0,H01L
11848302,2023-12-19,Chip package structure with ring-like structure,0,H01L
11848300,2023-12-19,Semiconductor structure including a semiconductor wafer and a surface mount component overhanging a periphery of the semiconductor wafer,1,H01L
11848291,2023-12-19,Cavity resonator for enhancing radio-frequency performance and methods for forming the same,0,H01L|H10D
11848288,2023-12-19,Semiconductor device and method,1,H01F|H01L|H10D
11848286,2023-12-19,Semiconductor devices having an electro-static discharge protection structure,0,H01L|H10D
11848271,2023-12-19,Redistribution layer structures for integrated circuit package,0,H01L
11848270,2023-12-19,Chip structure and method for forming the same,0,H01L
11848267,2023-12-19,Functional component within interconnect structure of semiconductor device and method of forming same,0,H01L
11848265,2023-12-19,Semiconductor package with improved interposer structure,0,H01L
11848250,2023-12-19,Thermal peak suppression device,0,H01L
11848247,2023-12-19,Thermal dissipation through seal rings in 3DIC structure,0,H01L
11848246,2023-12-19,Integrated circuit package and method,0,H01L|H10D
11848241,2023-12-19,Semiconductor structure and related methods,0,B82Y|H01L|H10D
11848240,2023-12-19,Method of manufacturing a semiconductor device,0,H01L|H10D
11848239,2023-12-19,Patterning method and structures resulting therefrom,0,G03F|H01L|H10D
11848235,2023-12-19,"System, device and methods of manufacture",0,H01L|H10B|H10D
11848234,2023-12-19,Semiconductor package and method comprising formation of redistribution structure and interconnecting die,0,H01L
11848233,2023-12-19,Semiconductor package and manufacturing method thereof,0,H01L|H05K
11848231,2023-12-19,Method for forming semiconductor device with multi-layer etch stop structure,0,H01L
11848230,2023-12-19,Different isolation liners for different type FinFETs and associated isolation feature fabrication,0,H01L|H10D
11848222,2023-12-19,System for a semiconductor fabrication facility and method for operating the same,0,H01L
11848221,2023-12-19,Method of storing workpiece using workpiece storage system,0,G05B|H01L
11848209,2023-12-19,Patterning semiconductor devices and structures resulting therefrom,0,H01L
11848208,2023-12-19,Method for forming semiconductor device structure,0,H01L
11848207,2023-12-19,Method and structure of cut end with self-aligned double patterning,1,H01L
11848198,2023-12-19,Method for manufacturing semiconductor device having low-k carbon-containing dielectric layer,0,H01L
11848190,2023-12-19,Barrier-less structures,0,H01L
11847852,2023-12-19,Manufacturing method of fingerprint sensor,0,G06V|H01L
11847399,2023-12-19,Integrated circuit with asymmetric mirrored layout analog cells,0,G03F|G06F|H10D
11847345,2023-12-19,Memory circuit including an array control inhibitor,0,G06F|G11C
11846881,2023-12-19,EUV photomask,0,G03F|H01L
11846871,2023-12-19,Device with a recessed gate electrode that has high thickness uniformity,0,G01S|G03B|G06V|H01L|H04N|H10D
11846802,2023-12-19,Semiconductor structure,0,G02B|H01L
11844286,2023-12-12,Flat bottom electrode via (BEVA) top surface for memory,0,H01L|H10B|H10N
11844224,2023-12-12,Memory structure and method of forming the same,0,G11C|H01L|H10B
11844209,2023-12-12,Memory cell and method of forming the memory cell,0,G11C|H01L|H10B|H10D
11844205,2023-12-12,Semiconductor device including trimmed-gates and method of forming same,0,G06F|H01L|H10B|H10D
11843382,2023-12-12,Level shifter circuit and method of operating the same,0,G06F|H03K
11843050,2023-12-12,Semiconductor arrangement and method of manufacture,0,B82Y|H01L|H10D
11843042,2023-12-12,Structures and methods for controlling dopant diffusion and activation,0,H01L|H10D
11843041,2023-12-12,Gate etch back with reduced loading effect,0,H01J|H01L|H10D
11843028,2023-12-12,Isolation features and methods of fabricating the same,0,H01L|H10D
11843007,2023-12-12,CMOS image sensor having indented photodiode structure,0,H01L|H10D|H10F
11842993,2023-12-12,Semiconductor device with multiple polarity groups,0,H01G|H01L|H10D
11842992,2023-12-12,Seal ring structures and methods of forming same,0,H01L
11842983,2023-12-12,Semiconductor structure,2,H01L
11842967,2023-12-12,Semiconductor devices with backside power distribution network and frontside through silicon via,1,H01L
11842966,2023-12-12,Integrated chip with inter-wire cavities,0,H01L
11842965,2023-12-12,Backside power rail structure and methods of forming same,1,B82Y|H01L|H10D
11842963,2023-12-12,Semiconductor device and method,1,B82Y|G06F|H01L|H10D
11842962,2023-12-12,Interconnect structure with air-gaps,0,H01L
11842959,2023-12-12,Metal-Insulator-Metal structure,0,H01L|H10D
11842955,2023-12-12,Method of making an integrated circuit package including an integrated circuit die soldered to a bond pad of a redistribution structure,0,H01L
11842946,2023-12-12,Semiconductor package having an encapsulant comprising conductive fillers and method of manufacture,1,H01L
11842936,2023-12-12,Underfill structure for semiconductor packages and methods of forming the same,0,H01L
11842935,2023-12-12,Method for forming a reconstructed package substrate comprising substrates blocks,0,H01L
11842933,2023-12-12,Semiconductor device and method,0,H01L|H10D
11842932,2023-12-12,Notched gate structure fabrication,0,H01J|H01L|H10D
11842930,2023-12-12,Gap patterning for metal-to-source/drain plugs in a semiconductor device,0,H01L|H10D
11842928,2023-12-12,In-situ formation of metal gate modulators,1,H01L|H10D
11842927,2023-12-12,Semiconductor structure,0,H01L|H10D
11842924,2023-12-12,Dual etch-stop layer structure,0,H01L
11842922,2023-12-12,Method for forming interconnect structure,1,H01L
11842920,2023-12-12,Semiconductor structure and manufacturing method thereof,0,H01L|H10D
11842902,2023-12-12,Semiconductor package with alignment mark and manufacturing method thereof,0,H01L
11842896,2023-12-12,Semiconductor devices and methods of manufacturing,0,G03F|H01L
11842781,2023-12-12,Layout structures of memory array and related methods,0,G06F|G11C|H10B|H10D
11842481,2023-12-12,Defect offset correction,0,G06T|H01L
11842137,2023-12-12,Integrated circuit and method of manufacturing same,0,G06F|H10D
11842135,2023-12-12,Integrated circuit layout generation method and system,0,G06F
11842133,2023-12-12,Method and system for determining equivalence of design rule manual data and design rule checking data,0,G03F|G06F
11842131,2023-12-12,Method and system for generating layout diagram for semiconductor device having engineering change order (ECO) cells,0,G06F|H01L|H10D
11841619,2023-12-12,Method for mask data synthesis with wafer target adjustment,0,G03F|G06F|G06N
11841618,2023-12-12,Photoresist system and method,1,G03F|H01L
11841541,2023-12-12,Package assembly and manufacturing method thereof,1,G02B|H01L
11839907,2023-12-12,Breaking-in and cleaning method and apparatus for wafer-cleaning brush,0,B08B|H01L
11839090,2023-12-05,Memory cells separated by a void-free dielectric structure,0,H01L|H10B|H10N
11839080,2023-12-05,3D memory with graphite conductive strips,2,H01L|H10B|H10D
11839071,2023-12-05,Vertical access transistors and methods for forming the same,0,H01L|H10B|H10D
11838026,2023-12-05,Method of and apparatus for controlling clock signal,1,G06F|H03K
11837667,2023-12-05,Transistors with enhanced dopant profile and methods for forming the same,0,H01L|H10D
11837663,2023-12-05,Via structure with low resistivity and method for forming the same,0,H01L|H10D
11837662,2023-12-05,Devices with strained isolation features,0,H01L|H10D
11837661,2023-12-05,Sidewall spacer structure to increase switching performance of ferroelectric memory device,0,G11C|H01L|H10B|H10D
11837660,2023-12-05,Semiconductor device and method,0,H01L|H10D
11837659,2023-12-05,Integrated circuit with drain well having multiple zones,1,A61B|A61M|H01L|H10D
11837651,2023-12-05,Semiconductor device having isolation fins,0,B82Y|H01L|H10B|H10D
11837622,2023-12-05,Image sensor comprising polysilicon gate electrode and nitride hard mask,0,H01L|H10D|H10F
11837613,2023-12-05,Germanium-containing photodetector and methods of forming the same,0,H01L|H10F
11837602,2023-12-05,Semiconductor device structure having a plurality of threshold voltages and method of forming the same,0,H01L|H10D
11837595,2023-12-05,Semiconductor device structure and method for manufacturing the same,0,H01L
11837587,2023-12-05,Package structure and manufacturing method thereof,0,H01L
11837586,2023-12-05,Package structure and method of forming thereof,1,H01L
11837579,2023-12-05,Semiconductor structure,0,H01L
11837578,2023-12-05,Package structure,0,H01L
11837575,2023-12-05,Bonding passive devices on active device dies to form 3D packages,0,H01L
11837567,2023-12-05,Semiconductor package and method of forming thereof,0,H01L
11837562,2023-12-05,Conductive bump of a semiconductor device and fabricating method thereof,0,H01L
11837550,2023-12-05,Method of forming semiconductor packages having through package vias,0,H01L
11837546,2023-12-05,Self-aligned cavity strucutre,0,H01L
11837544,2023-12-05,Liner-free conductive structures with anchor points,1,H01L
11837539,2023-12-05,Electrical fuse bit cell in integrated circuit having backside conducting lines,0,G11C|H01L|H10B
11837538,2023-12-05,Conductive rail structure for semiconductor devices,0,H01L|H10D
11837536,2023-12-05,Semiconductor memory structure and interconnect structure of semiconductor memory structure,0,H01L|H10B
11837535,2023-12-05,Semiconductor devices including decoupling capacitors,0,B82Y|G11C|H01L|H10D|H10F
11837526,2023-12-05,Semiconductor package structure and method for manufacturing the same,0,H01L|H10D
11837517,2023-12-05,Packaged semiconductor devices with wireless charging means,0,H01F|H01L|H02J|H04B
11837515,2023-12-05,Semiconductor device and method,0,H01L
11837507,2023-12-05,Gate structure and method of forming same,0,H01L|H10D
11837506,2023-12-05,FinFET devices and methods of forming the same,0,H01L|H10D
11837505,2023-12-05,Formation of hybrid isolation regions through recess and re-deposition,0,H01L|H10D
11837502,2023-12-05,Semiconductor package and methods of forming the same,0,H01L|H10D
11837500,2023-12-05,Selective deposition of metal barrier in damascene processes and the structures formed thereof,0,H01L
11837486,2023-12-05,Reticle transportation container,0,G03F|H01L
11837484,2023-12-05,Robot arm device and method for transferring wafer,0,G01N|H01L
11837459,2023-12-05,Method and structure for diodes with backside contacts,0,B82Y|H01L|H10D
11837435,2023-12-05,Atom probe tomography specimen preparation,0,G01N|H01J|H01L
11837308,2023-12-05,Systems and methods to detect cell-internal defects,0,G01R|G06F|G11C
11837300,2023-12-05,Multi-fuse memory cell circuit and method,1,G11C|H01L|H10B
11835864,2023-12-05,Multi-function overlay marks for reducing noise and extracting focus and critical dimension information,0,G03F|H01L
11835861,2023-12-05,Resist pump buffer tank and method of resist defect reduction,0,G03F|H01L
11834322,2023-12-05,Liquid supply system and liquid preparation method,0,B67D|G01F|H01L
11832452,2023-11-28,Semiconductor device,0,H01L|H10B|H10N
11832431,2023-11-28,Method for manufacturing static random access memory device,0,H01L|H10B|H10D
11832429,2023-11-28,"Eight-transistor static random access memory, layout thereof, and method for manufacturing the same",0,H01L|H10B|H10D
11831781,2023-11-28,Device with self-authentication,0,H04L
11831310,2023-11-28,Level shifting circuit and method,1,G06F|H03K|H10D
11830948,2023-11-28,Semiconductor device and manufacturing method thereof,1,H01L|H10D
11830947,2023-11-28,Method of manufacturing a semiconductor device and a semiconductor device,0,B82Y|H01L|H10D
11830937,2023-11-28,Method of manufacturing a semiconductor device and a semiconductor device,1,H01L|H10D
11830934,2023-11-28,Increasing source/drain dopant concentration to reduced resistance,0,H01L|H10D
11830931,2023-11-28,Transistor spacer structures,0,H01L|H10D
11830930,2023-11-28,Circuit devices with gate seals,0,H01L|H10D
11830928,2023-11-28,Inner spacer formation in multi-gate transistors,0,B82Y|H01L|H10D
11830927,2023-11-28,Method of manufacturing semiconductor device,0,B82Y|H01L|H10D
11830924,2023-11-28,Nanosheet device with dipole dielectric layer and methods of forming the same,0,B82Y|H01L|H10D
11830922,2023-11-28,Semiconductor device with air-spacer,0,H01L|H10D
11830912,2023-11-28,Semiconductor device structure and methods of forming the same,1,B82Y|H01L|H10D
11830910,2023-11-28,Semiconductor structure having air gaps and method for manufacturing the same,0,H01L|H10D
11830869,2023-11-28,Integrated circuit,1,G06F|H01L|H10D
11830866,2023-11-28,Semiconductor package with thermal relaxation block and manufacturing method thereof,0,H01L
11830864,2023-11-28,Photonic semiconductor device and method,0,G02B|H01L
11830861,2023-11-28,Semiconductor package,0,G02B|H01L|H04B
11830859,2023-11-28,Package structures and method for forming the same,0,H01L
11830854,2023-11-28,Packaged semiconductor devices including backside power rails and methods of forming the same,1,B82Y|H01L|H10D
11830844,2023-11-28,Semiconductor structure,0,H01L
11830841,2023-11-28,Semiconductor package and method for manufacturing the same,0,H01L
11830832,2023-11-28,Semiconductor structure and manufacturing method thereof,0,H01L
11830827,2023-11-28,Semiconductor memory devices with dielectric fin structures,0,B82Y|G06F|G11C|H01L|H04L|H10B|H10D
11830825,2023-11-28,Advanced seal ring structure and method of making the same,0,H01L
11830822,2023-11-28,Semiconductor device and method of making the same,0,H01F|H01L
11830821,2023-11-28,Semiconductor devices and methods of manufacture,1,H01L
11830808,2023-11-28,Semiconductor structure and method making the same,0,H01L
11830806,2023-11-28,Semiconductor structure and method of manufacturing the same,0,H01L
11830800,2023-11-28,Metallization structure and package structure,1,H01L
11830797,2023-11-28,Semiconductor device and method of manufacture,0,H01L|H10D
11830796,2023-11-28,"Circuit substrate, package structure and method of manufacturing the same",0,H01L
11830781,2023-11-28,Package structure and manufacturing method thereof,0,H01L
11830773,2023-11-28,Semiconductor device with isolation structures,0,H01L|H10D
11830772,2023-11-28,FinFETs with epitaxy regions having mixed wavy and non-wavy portions,1,H01L|H10D
11830770,2023-11-28,Self-aligned scheme for semiconductor device and method of forming the same,0,H01L
11830769,2023-11-28,Semiconductor device with air gaps and method of fabrication thereof,0,H01L|H10D
11830765,2023-11-28,Method of forming a deep trench isolation structure for isolation of high-voltage devices,1,H01L|H10D
11830764,2023-11-28,Method for forming a semiconductor-on-insulator (SOI) substrate,0,H01L
11830754,2023-11-28,Semiconductor processing method and apparatus,0,H01L
11830746,2023-11-28,Semiconductor device and method of manufacture,0,B23K|H01L
11830745,2023-11-28,3D packages and methods for forming the same,0,H01L
11830742,2023-11-28,Selective capping processes and structures formed thereby,0,H01L|H10D
11830736,2023-11-28,Multi-layer photo etching mask including organic and inorganic materials,1,G03F|H01L|H10D
11830727,2023-11-28,Forming low-stress silicon nitride layer through hydrogen treatment,0,H01L|H10D
11830543,2023-11-28,Memory computation circuit,0,G06F|G06N|G11C
11829700,2023-11-28,Method of analyzing and detecting critical cells,0,G06F
11829066,2023-11-28,Sub-resolution assist features,0,G03F|G06F
11829062,2023-11-28,EUV photo masks and manufacturing method thereof,1,G03F|H01L
11828790,2023-11-28,Circuit test structure and method of using,0,G01R|H01L
11826709,2023-11-28,Filter apparatus for semiconductor device fabrication process,0,B01D|H01L
11825753,2023-11-21,"Memory cell, integrated circuit, and manufacturing method of memory cell",0,H01L|H10B|H10N
11825664,2023-11-21,"Memory device and semiconductor die, and method of fabricating memory device",0,G11C|H01F|H01L|H10B|H10N
11824254,2023-11-21,Antenna effect protection and electrostatic discharge protection for three-dimensional integrated circuit,1,H01L|H01Q|H10D
11824249,2023-11-21,Transmission line structures for millimeter wave signals,0,H01L|H01P
11824120,2023-11-21,Method of fabricating a source/drain recess in a semiconductor device,0,H01L|H10D
11824115,2023-11-21,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11824106,2023-11-21,Semiconductor device and method of fabricating the same,1,H01L|H10D
11824104,2023-11-21,Method of gap filling for semiconductor device,0,H01L|H10D
11824103,2023-11-21,Method of manufacturing a semiconductor device and a semiconductor device,0,H01L|H10D
11824102,2023-11-21,Optimized proximity profile for strained source/drain feature and method of fabricating thereof,2,H01L|H10D
11824100,2023-11-21,Gate structure of semiconductor device and method of forming same,0,H01L|H10D
11824099,2023-11-21,Source/drains in semiconductor devices and methods of forming thereof,0,H01L|H10D
11824088,2023-11-21,Method for forming multi-gate semiconductor device,0,B82Y|H01L|H10D
11824058,2023-11-21,Method of forming semiconductor device,0,B82Y|H01L|H10D
11824054,2023-11-21,Package structure,0,H01L
11824040,2023-11-21,"Package component, electronic device and manufacturing method thereof",1,H01L
11824032,2023-11-21,Die corner removal for underfill crack suppression in semiconductor die packaging,0,H01L
11824027,2023-11-21,Semiconductor package,0,H01L
11824026,2023-11-21,Connector structure and method of forming same,0,H01L
11824022,2023-11-21,Bond pad with enhanced reliability,0,H01L
11824021,2023-11-21,Semiconductor package for high-speed data transmission and manufacturing method thereof,0,G02B|H01L|H01P
11824017,2023-11-21,Semiconductor package and manufacturing method thereof,0,H01L
11824007,2023-11-21,Dual-sided routing in 3D SiP structure,0,H01L
11824005,2023-11-21,Package structure with reinforcement structures in a redistribution circuit structure and manufacturing method thereof,1,H01L
11823991,2023-11-21,Frames stacked on substrate encircling devices and manufacturing method thereof,1,H01L|H05K
11823989,2023-11-21,Multi-liner TSV structure and method forming same,0,H01L
11823981,2023-11-21,Semiconductor package and manufacturing method thereof,2,H01L
11823980,2023-11-21,Package structure and manufacturing method thereof,0,H01L
11823979,2023-11-21,Method of forming semiconductor device having backside interconnect structure on through substrate via,0,H01L
11823969,2023-11-21,Packages with enlarged through-vias in encapsulant,0,H01L
11823964,2023-11-21,Deposition system and method,1,C23C|G01B|G01N|H01J|H01L
11823960,2023-11-21,Method for forming semiconductor structure with high aspect ratio,1,H01L|H10D
11823959,2023-11-21,FUSI gated device formation,0,H01L|H10D
11823958,2023-11-21,Semiconductor device and method,0,H01L|H10D
11823957,2023-11-21,Method of manufacturing a semiconductor device and a semiconductor device,0,B82Y|H01L|H10D
11823955,2023-11-21,Multi-layered insulating film stack,0,H01L|H10D
11823949,2023-11-21,FinFet with source/drain regions comprising an insulator layer,1,H01L|H10D
11823945,2023-11-21,Method for cleaning semiconductor wafer,0,B08B|H01L
11823936,2023-11-21,Alignment holder and testing apparatus,0,H01L
11823919,2023-11-21,Multi-shield plate and control system,0,F16P|G01B|G01N|H01L
11823912,2023-11-21,Stacked semiconductor devices and methods of forming same,0,H01L
11823908,2023-11-21,Semiconductor device having work function metal stack,0,H01L|H10D
11823896,2023-11-21,Conductive structure formed by cyclic chemical vapor deposition,0,H01L
11823894,2023-11-21,Semiconductor devices and methods of manufacture,0,H01L|H10D
11823887,2023-11-21,Package structure and method of fabricating the same,0,H01L
11823878,2023-11-21,"Deposition apparatus, deposition target structure, and method",0,C23C|H01J|H01L
11822237,2023-11-21,Method of manufacturing a semiconductor device,2,G03F|H01L
11821947,2023-11-21,"Multiplexer for SDFQ having differently-sized scan and data transistors, semiconductor device including same and methods of manufacturing same",0,G01R|G06F|H03K
11820607,2023-11-21,Systems and methods for die transfer,0,B65G|H01L
11819965,2023-11-21,Device maintenance in semiconductor manufacturing environment,0,B08B|B23P|H01L
11819923,2023-11-21,Conductive powder formation method and device for forming conductive powder,0,B22F|C23C|H01L
11818970,2023-11-14,Resistive random access memory device,0,H01L|H10B|H10N
11818944,2023-11-14,Deposition system for high accuracy patterning,0,C23C|H01L|H10K
11818896,2023-11-14,Cocktail layer over gate dielectric layer of FET FeRAM,0,H01L|H10B|H10D
11818882,2023-11-14,Vertical fuse memory in one-time program memory cells,0,G11C|H01L|H10B
11817510,2023-11-14,Semiconductor trench capacitor structure and manufacturing method thereof,1,H01L|H10B|H10D
11817504,2023-11-14,Isolation structures and methods of forming the same in field-effect transistors,1,B82Y|H01L|H10D
11817500,2023-11-14,Method of manufacturing a semiconductor device and a semiconductor device,0,H01L|H10D
11817498,2023-11-14,Ferroelectric field effect transistor devices and methods for forming the same,0,H01L|H10B|H10D
11817492,2023-11-14,Semiconductor device and method,0,B82Y|H01L|H10D
11817491,2023-11-14,Semiconductor device having an air gap along a gate spacer,0,H01L|H10D
11817489,2023-11-14,Negative-capacitance and ferroelectric field-effect transistor (NCFET and FE-FET) devices,0,H01L|H10B|H10D
11817488,2023-11-14,Method and related apparatus for integrating electronic memory in an integrated chip,1,H01L|H10B|H10D
11817485,2023-11-14,Self-aligned active regions and passivation layer and methods of making the same,0,H01L|H10D
11817481,2023-11-14,Method for reducing Schottky barrier height and semiconductor device with reduced Schottky barrier height,0,H01L|H10D
11817470,2023-11-14,Stacked substrate structure with inter-tier interconnection,0,H01L|H10F
11817469,2023-11-14,Light absorbing layer to enhance P-type diffusion for DTI in image sensors,1,H01L|H10F
11817452,2023-11-14,Method for forming decoupling capacitors between the interposing conductors and the multiple gates,0,H01L|H10D
11817445,2023-11-14,"Semiconductor device packages, packaging methods, and packaged semiconductor devices",0,H01L
11817437,2023-11-14,Method of forming package structure,0,H01L
11817426,2023-11-14,Package and method of fabricating the same,0,H01L
11817425,2023-11-14,Package structure with underfill,0,H01L
11817413,2023-11-14,Semiconductor package structure comprising via structure and redistribution layer structure and method for forming the same,0,H01L
11817410,2023-11-14,Integrated circuit package and method,0,H01L
11817404,2023-11-14,Post passivation interconnect,0,H01L
11817403,2023-11-14,Electrostatic discharge (ESD) array with circuit controlled switches,0,H01L|H02H|H10D
11817402,2023-11-14,"Integrated circuit layout, integrated circuit, and method for fabricating the same",1,H01L|H10D
11817399,2023-11-14,Semiconductor device,0,H01L
11817396,2023-11-14,Layout to reduce noise in semiconductor devices,0,H01L|H10D
11817392,2023-11-14,Integrated circuit,0,H01L
11817385,2023-11-14,Integrated circuit with guard ring,1,H01L|H10D
11817384,2023-11-14,Interconnect structure and manufacturing method for the same,0,H01L
11817382,2023-11-14,Package substrate insulation opening design,1,H01L
11817380,2023-11-14,Semiconductor package and method of forming same,0,H01L
11817373,2023-11-14,Semiconductor arrangement and method of making,0,H01L
11817363,2023-11-14,"Semiconductor die, manufacturing method thereof, and semiconductor package",1,H01L
11817361,2023-11-14,Passivation structure with planar top surfaces,1,H01L
11817354,2023-11-14,Local gate height tuning by cmp and dummy gate design,1,H01L|H10D
11817352,2023-11-14,Method of fabricating redistribution circuit structure,0,H01L
11817350,2023-11-14,Method for manufacturing standard cell regions and engineering change order (ECO) cell regions,0,G06F|H01L|H10D
11817345,2023-11-14,Multiple thickness semiconductor-on-insulator field effect transistors and methods of forming the same,1,H01L|H10D
11817343,2023-11-14,Dielectric gap fill,1,H01L|H10D
11817336,2023-11-14,Wafer process monitoring system and method,0,G01H|G05B|H01L
11817330,2023-11-14,Method for processing substrate,0,B08B|H01L
11817329,2023-11-14,Chemical dispensing system,0,H01L
11817325,2023-11-14,Methods of manufacturing a semiconductor package,0,H01L
11817324,2023-11-14,Info packages including thermal dissipation blocks,0,H01L
11816417,2023-11-14,Rule check violation prediction systems and methods,2,G06F|G06N
11816414,2023-11-14,Automatic generation of sub-cells for an analog integrated circuit,1,G06F|Y02P
11816413,2023-11-14,Systems and methods for context aware circuit design,0,G06F
11816412,2023-11-14,Logic cell structures and related methods,0,G06F
11816411,2023-11-14,Method and system for semiconductor wafer defect review,2,G06F|G06N|G06T
11815471,2023-11-14,Systems and methods for wafer bond monitoring,0,G01N|H01L
11814731,2023-11-14,Semiconductor tool having controllable ambient environment processing zones,0,C23C|H01L
11813649,2023-11-14,Semiconductor arrangement and method for making,0,B08B|F26B|H01L
11812674,2023-11-07,Systems and methods for phase change material based thermal assessment,0,H01L|H10N
11812616,2023-11-07,Trench gate high voltage transistor for embedded memory,0,H01L|H10B|H10D
11812608,2023-11-07,Semiconductor device and manufacturing method thereof,0,H01L|H10B|H10D
11811953,2023-11-07,Method and apparatus for logic cell-based PUF generators,1,G11C|H04L
11811407,2023-11-07,Manufacturing method of an input circuit of a flip-flop,1,H01L|H03K|H10D
11810978,2023-11-07,Gate resistance improvement and method thereof,0,H01L|H10D
11810973,2023-11-07,Semiconductor structure and method of forming thereof,0,H01L|H10D
11810967,2023-11-07,Method of making semiconductor device comprising flash memory and resulting device,0,H01L|H10B|H10D
11810963,2023-11-07,Gate spacer structure of FinFET device,0,H01L|H10D
11810961,2023-11-07,Transistor gate structures and methods of forming the same,1,B82Y|H01L|H10D
11810960,2023-11-07,Contact structures in semiconductor devices,0,H01L|H10D
11810959,2023-11-07,Transistor layout to reduce kink effect,1,H01L|H10D
11810945,2023-11-07,Trench capacitor and method of forming the same,1,H01L|H10D
11810917,2023-11-07,Self-aligned etch in semiconductor devices,1,H01L|H10D
11810909,2023-11-07,Metal gate structure cutting process,0,H01L|H10D
11810907,2023-11-07,Pixel structure for displays,0,H01L|H10D|H10H|H10K
11810899,2023-11-07,3DIC formation with dies bonded to formed RDLs,0,H01L
11810897,2023-11-07,Package structure and method of fabricating the same,0,H01L
11810883,2023-11-07,Package structure,0,H01L
11810879,2023-11-07,Semiconductor structure including buffer layer,0,G06F|H01L|H10D
11810857,2023-11-07,Via for semiconductor device and method,0,H01L
11810847,2023-11-07,Package structure and method of fabricating the same,0,H01L
11810846,2023-11-07,Semiconductor device and method of manufacture,0,H01L
11810833,2023-11-07,Package structure and method and equipment for forming the same,1,H01L
11810831,2023-11-07,Integrated circuit package and method of forming same,0,H01L|H10D
11810830,2023-11-07,Chip package structure with cavity in interposer,0,H01L
11810827,2023-11-07,FinFET device with different liners for PFET and NFET and method of fabricating thereof,0,H01L|H10D
11810826,2023-11-07,Semiconductor devices with stacked silicide regions,0,H01L|H10D
11810824,2023-11-07,Semiconductor device and manufacturing method thereof,0,B82Y|H01L|H10D
11810819,2023-11-07,Metal gates of transistors having reduced resistivity,0,H01L|H10D
11810817,2023-11-07,In-situ CMP self-assembled monolayer for enhancing metal-dielectric adhesion and preventing metal diffusion,0,H01L
11810816,2023-11-07,Chemical mechanical polishing topography reset and control on interconnect metal lines,0,H01L
11810815,2023-11-07,Dielectric capping structure overlying a conductive structure to increase stability,1,H01L
11810813,2023-11-07,System for designing thermal sensor arrangement,0,G01K|G01R|H01L
11810811,2023-11-07,Buried metal for FinFET device and method,0,H01L|H10B|H10D
11810793,2023-11-07,Semiconductor packages and methods of forming same,0,H01L
11809803,2023-11-07,Method for evaluating failure-in-time,0,G06F
11809076,2023-11-07,"Cleaning method, method for forming semiconductor structure and system thereof",1,B08B|G03F|H01L
11809000,2023-11-07,Photonic integrated circuit and package structure,2,G02B|H01L
11808731,2023-11-07,Bio-field effect transistor device,1,B01F|B01L|C12Q|G01N|H04N|H10N
11807521,2023-11-07,Support structure for MEMS device with particle filter,0,B81B|B81C|H01L|H04R
11806833,2023-11-07,Chemical mechanical planarization system and a method of using the same,0,B24B|G01N|G06T|H01L
11806743,2023-11-07,Spin dispenser module substrate surface protection system,0,B05B|B05C|B05D|G03F|H01L
11805660,2023-10-31,Semiconductor structure,0,H01L|H10B|H10N
11805658,2023-10-31,Magnetic random access memory and manufacturing method thereof,0,B82Y|G11C|H01F|H01L|H10B|H10N
11805652,2023-10-31,3D RAM SL/BL contact modulation,1,H01L|H10B
11805636,2023-10-31,Memory device,0,H01L|H10B|H10D
11804869,2023-10-31,Radio frequency switch,0,H01L|H01Q|H04B|H10D
11804547,2023-10-31,Gate structure and method with enhanced gate contact and threshold voltage,0,H01L|H10D
11804539,2023-10-31,Transistor isolation structures,0,B82Y|H01L|H10D
11804538,2023-10-31,Method of forming a high electron mobility transistor,0,H01L|H10D
11804534,2023-10-31,Semiconductor device and manufacturing method thereof,1,H01L|H10D
11804531,2023-10-31,Thin film transfer using substrate with etch stop layer and diffusion barrier layer,0,B82Y|H01L|H10D
11804515,2023-10-31,Systems and methods for shielded inductive devices,0,B01D|C02F|H01F|H01L|H03L|H10D
11804488,2023-10-31,Semiconductor device and method,0,H01L|H10D
11804486,2023-10-31,Backside power rail and methods of forming the same,0,H01L|H10D
11804484,2023-10-31,FinFet isolation structure and method for fabricating the same,0,H01L|H10D
11804475,2023-10-31,Semiconductor package for thermal dissipation,0,H01L
11804473,2023-10-31,Hybrid bond pad structure,0,H01L|H10F
11804468,2023-10-31,Manufacturing method of semiconductor package using jig,1,H01L
11804457,2023-10-31,Package structure and manufacturing method thereof,0,H01L|H01Q
11804451,2023-10-31,Package structure and method of fabricating the same,0,H01L
11804445,2023-10-31,Method for forming chip package structure,0,H01L
11804443,2023-10-31,Segregated power and ground design for yield improvement,0,H01L
11804439,2023-10-31,Reducing RC delay in semiconductor devices,1,H01L|H10D
11804433,2023-10-31,Semiconductor package structure and method for forming the same,0,H01L
11804410,2023-10-31,Thin-film non-uniform stress evaluation,1,H01L
11804409,2023-10-31,Semiconductor device with profiled work-function metal gate electrode and method of making,0,H01L|H10D
11804402,2023-10-31,FinFET structure with controlled air gaps,0,H01L|H10D
11804394,2023-10-31,Methods and systems for improving transfer efficiency of an automated material handling system,0,H01L
11804392,2023-10-31,Method of monitoring tool,0,H01L
11804374,2023-10-31,Strain relief trenches for epitaxial growth,0,H01L|H10D
11803683,2023-10-31,Method of and system for manufacturing semiconductor device,0,B82Y|G03F|G06F|H10D
11803682,2023-10-31,Semiconductor device including standard cell having split portions,2,G03F|G06F|H01L|H10D
11803129,2023-10-31,Semiconductor processing tool and methods of operation,1,G03F|H01L
11800703,2023-10-24,Vertical fuse memory in one-time program memory cells,0,G11C|H01L|H10B
11799017,2023-10-24,Semiconductor device structure with uniform threshold voltage distribution and method of forming the same,0,H01L|H10D
11799007,2023-10-24,Thicker corner of a gate dielectric structure around a recessed gate electrode for an MV device,0,H01L|H10D
11799006,2023-10-24,Mask-free process for improving drain to gate breakdown voltage in semiconductor devices,0,H01L|H10D
11799002,2023-10-24,Semiconductor devices and methods of forming the same,0,B82Y|H01L|H10D
11799001,2023-10-24,Back-end-of-line devices,1,H01L|H10B|H10D
11798996,2023-10-24,Backside contact with air spacer,1,B82Y|H01L|H10D
11798989,2023-10-24,Strained nanowire CMOS device and method of forming,0,H01L|H10D
11798985,2023-10-24,Methods for manufacturing isolation layers in stacked transistor structures,0,B82Y|H01L|H10D
11798984,2023-10-24,Seamless gap fill,0,H01L|H10D
11798945,2023-10-24,Semiconductor structure,0,B82Y|H01L|H10D
11798943,2023-10-24,Transistor source/drain contacts and methods of forming the same,0,H01L|H10D
11798942,2023-10-24,Methods of manufacturing semiconductor devices having fins and an isolation region,0,H01L|H10D
11798941,2023-10-24,Semiconductor device having an upper epitaxial layer contacting two lower epitaxial layers,1,H01L|H10D
11798940,2023-10-24,Semiconductor device,0,H01L|H10D
11798939,2023-10-24,Fin field effect transistor (FinFET) device with protection layer,0,H01L|H10D
11798931,2023-10-24,Semiconductor package,1,H01L
11798925,2023-10-24,IPD modules with flexible connection scheme in packaging,1,H01L
11798916,2023-10-24,3DIC interconnect apparatus and method,3,H01L
11798910,2023-10-24,Self-aligned interconnect structure,1,H01L
11798899,2023-10-24,Crack stop ring trench to prevent epitaxy crack propagation,0,H01L|H10D
11798898,2023-10-24,Package structure,0,H01L
11798897,2023-10-24,Package structure and methods of manufacturing the same,1,H01L
11798893,2023-10-24,Semiconductor package and manufacturing method thereof,1,H01L
11798884,2023-10-24,Contact via formation,0,H01L|H10D
11798860,2023-10-24,Semiconductor structure and manufacturing method thereof,0,H01L
11798857,2023-10-24,"Composition for sacrificial film, package, manufacturing method of package",1,C08G|C08K|C08L|H01L
11798848,2023-10-24,Semiconductor device structure with resistive element,1,H01L|H10D
11798847,2023-10-24,Method for manufacturing a semiconductor device having a dummy section,0,H01L|H10F
11798846,2023-10-24,Contact plug,0,H01L
11798843,2023-10-24,Conductive feature formation and structure,0,H01L
11798840,2023-10-24,Self-assembled dielectric on metal RIE lines to increase reliability,0,H01L
11798836,2023-10-24,Semiconductor isolation structure and method of making the same,0,H01L
11798812,2023-10-24,Landing metal etch process for improved overlay control,0,H01L
11798809,2023-10-24,Semiconductor device and method of manufacturing,0,H01L|H10D
11798800,2023-10-24,Method and apparatus for solvent recycling,0,G03F|H01L
11797831,2023-10-24,Method and apparatus for defect-tolerant memory based artificial neural network,0,G06N|G11C
11797746,2023-10-24,Method of forming semiconductor device having more similar cell densities in alternating rows,0,G06F|H04M|H10D
11797745,2023-10-24,Semiconductor device with reduced power and method of manufacturing the same,0,B82Y|G06F|H10D
11797743,2023-10-24,Leakage reduction between two transistor devices on a same continuous fin,0,G06F|H10D
11796922,2023-10-24,Method of manufacturing semiconductor devices,1,G03F|H01J|H01L
11796918,2023-10-24,Underlayer material for photoresist,0,G03F|H01L
11796917,2023-10-24,Width adjustment of EUV radiation beam,0,G03F|H01L
11796909,2023-10-24,Structure and method of reticle pod having inspection window,1,G03F|H01L
11796123,2023-10-24,"Apparatus for storing and transporting semiconductor elements, and method of making the same",0,B23P|F16M|G06K|H01L|H04W
11793003,2023-10-17,Semiconductor structure with embedded memory device,1,H01L|H10B|H10N
11792969,2023-10-17,Preventing gate-to-contact bridging by reducing contact dimensions in FinFET SRAM,0,G06F|H10B|H10D
11791814,2023-10-17,Circuit and method to enhance efficiency of semiconductor device,0,G04F|G06F|G11C|H03K|H03L
11791422,2023-10-17,Semiconductor device with fish bone structure and methods of forming the same,0,H01L|H10B|H10D
11791410,2023-10-17,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11791397,2023-10-17,Field effect transistor with negative capacitance dielectric structures,0,B82Y|H01L|H10D
11791388,2023-10-17,Source leakage current suppression by source surrounding gate structure,0,H01L|H10D
11791387,2023-10-17,Semiconductor devices with backside via and methods thereof,0,B82Y|H01L|H10D
11791371,2023-10-17,Resistor structure,0,H01L|H10D
11791354,2023-10-17,Method and apparatus for reducing light leakage at memory nodes in CMOS image sensors,0,H04N|H10F
11791339,2023-10-17,Multi-gate device integration with separated fin-like field effect transistor cells and gate-all-around transistor cells,1,H01L|H10D
11791338,2023-10-17,Semiconductor device having doped work function metal layer,1,H01L|H10D
11791336,2023-10-17,Bent fin devices,0,H01L|H10D
11791335,2023-10-17,Method for forming semiconductor device,2,H01L|H10B|H10D
11791333,2023-10-17,Three-dimensional integrated circuit structures and method of forming the same,0,H01L|H10D
11791332,2023-10-17,Stacked semiconductor device and method,1,H01L|H10D
11791313,2023-10-17,Semiconductor package and method of forming the same,1,H01L
11791301,2023-10-17,Chip package structure,2,H01L
11791299,2023-10-17,Redistribution layer (RDL) layouts for integrated circuits,0,H01L
11791291,2023-10-17,"Multiplexer cell and semiconductor device having camouflage design, and method for forming multiplexer cell",1,H01L|H03K|H10D
11791285,2023-10-17,Semiconductor device,0,H01L
11791275,2023-10-17,Semiconductor device and method of manufacturing,0,H01L
11791246,2023-10-17,Package structure with photonic die and method,0,G02B|H01L
11791243,2023-10-17,Semiconductor device and method of manufacture,0,H01L
11791241,2023-10-17,Front-to-back bonding with through-substrate via (TSV),0,H01L|H10D
11791217,2023-10-17,Gate structure and method with dielectric gates and gate-cut features,0,H01L|H10D
11791216,2023-10-17,Nanostructure field-effect transistor device and method of forming,0,B82Y|H01L|H10D
11791215,2023-10-17,Fin field effect transistor device structure,0,H01L|H10D
11791213,2023-10-17,Integrated circuit in hybrid row height structure,0,H01L|H10D
11791208,2023-10-17,Method of forming contact metal,0,H01L|H10D
11791206,2023-10-17,Method for forming semiconductor device,0,H01L
11791205,2023-10-17,Protection structures for bonded wafers,1,H01L
11791204,2023-10-17,Semiconductor device with connecting structure having a doped layer and method for forming the same,0,H01L
11791192,2023-10-17,"Workpiece holder, wafer chuck, wafer holding method",0,H01L
11791161,2023-10-17,Pattern fidelity enhancement,1,G03F|H01L
11791154,2023-10-17,Cyclic spin-on coating process for forming dielectric material,0,B05D|G03F|H01L|H10D
11790151,2023-10-17,System for generating layout diagram including wiring arrangement,0,G06F|Y02P
11790148,2023-10-17,Integrated circuit and method of forming an integrated circuit,1,G06F|H10D
11790145,2023-10-17,Method for coloring circuit layout and system for performing the same,0,G03F|G06F
11789370,2023-10-17,Optical proximity correction and photomasks,1,G03F|G06F
11789366,2023-10-17,"Method for removing resist layer, and method of manufacturing semiconductor",1,G03F|H01L
11786947,2023-10-17,Semiconductor arrangement and method for making,0,B08B|F26B|H01L
11785770,2023-10-10,Strap-cell architecture for embedded memory,0,G11C|H01L|H10B|H10D
11785766,2023-10-10,E-fuse,1,G11C|H01L|H10B
11784646,2023-10-10,"Combined function IC cell device, layout, and method",1,G06F|H03K
11784460,2023-10-10,Bump bonding structure to mitigate space contamination for III-V dies and CMOS dies,0,H01L|H01S
11784242,2023-10-10,Semiconductor device and method,0,H01L|H10D
11784241,2023-10-10,Devices including gate spacer with gap or void and methods of forming the same,0,H01L|H10D
11784240,2023-10-10,Semiconductor device structure with barrier layer,0,H01L|H10D
11784235,2023-10-10,Negative capacitance transistor having a multilayer ferroelectric structure or a ferroelectric layer with a gradient doping profile,0,H01L|H10D
11784233,2023-10-10,Integrated circuit structure with backside via rail,0,B82Y|H01L|H10D
11784228,2023-10-10,Process and structure for source/drain contacts,0,B82Y|H01L|H10D
11784222,2023-10-10,Epitaxial source/drain structure and method,1,H01L|H10D
11784219,2023-10-10,Method for manufacturing semiconductor device with spacer layer,0,B82Y|H01L|H10D
11784207,2023-10-10,Method for forming an image sensor,0,H01L|H10F|Y02P
11784185,2023-10-10,Source/drain regions in fin field effect transistors (FinFETs) and methods of forming same,0,H01L|H10D
11784183,2023-10-10,Inter-level connection for multi-layer structures,0,H01L|H10D
11784180,2023-10-10,Semiconductor device layout,1,H01L|H10D
11784179,2023-10-10,Structure and method of power supply routing in semiconductor device,0,G06F|H10D
11784163,2023-10-10,"Stacking structure, package structure and method of fabricating the same",1,H01L
11784148,2023-10-10,Semiconductor package,0,H01L
11784140,2023-10-10,Semiconductor device and method of manufacture,2,H01L
11784130,2023-10-10,Structure and formation method of package with underfill,1,H01L
11784124,2023-10-10,Plurality of different size metal layers for a pad structure,0,H01L
11784119,2023-10-10,Three dimensional integrated circuit and fabrication thereof,0,H01L|H10D
11784106,2023-10-10,Semiconductor package and manufacturing method thereof,0,H01L
11784091,2023-10-10,Structure and formation method of chip package with fan-out feature,1,H01L
11784089,2023-10-10,Semiconductor device with contact pad and method of making,0,H01L
11784073,2023-10-10,Apparatus and method for handling wafer carrier doors,0,H01L
11784065,2023-10-10,Method for etching etch layer,0,H01L
11784061,2023-10-10,Chip package structure and method for forming the same,1,H01L
11784056,2023-10-10,Self-aligned double patterning,0,H01L
11784055,2023-10-10,Method of forming semiconductor device with fin isolation,0,H01L|H10D
11784052,2023-10-10,Dipole-engineered high-k gate dielectric and method forming same,0,H01L|H10D
11784046,2023-10-10,Method of manufacturing a semiconductor device,0,G03F|H01L
11784045,2023-10-10,Formation of single crystal semiconductors using planar vapor liquid solid epitaxy,1,C30B|H01L|H10D
11783890,2023-10-10,Semiconductor device including distributed write driving arrangement,1,G11C|H01L|H10B
11783469,2023-10-10,Method and system for scanning wafer,0,G06T
11783109,2023-10-10,IC device manufacturing method,0,G03F|G06F|H10D
11783107,2023-10-10,Integrated circuit structure,0,G06F|G11C|H01L|H10B|H10D
11783106,2023-10-10,Circuit testing and manufacture using multiple timing libraries,0,G06F
11783104,2023-10-10,Apparatus and method for mapping foundational components during design porting from one process technology to another process technology,2,G06F|Y02P
11783092,2023-10-10,Systems and methods for classifying PUF signature modules of integrated circuits,0,G06F|H04L
11782352,2023-10-10,Lithography process monitoring method,0,G03F|H01L
11781995,2023-10-10,Method and apparatus for monitoring edge bevel removal area in semiconductor apparatus and electroplating system,1,C25D|G01N|G06T|H01L|H04N
11779967,2023-10-10,Particle removing assembly and method of servicing assembly,0,B08B|H01L
11779949,2023-10-10,Semiconductor process chamber contamination prevention system,0,B05B|C23C|H01L
11778816,2023-10-03,Etch method for opening a source line in flash memory,0,H01L|H10B|H10D
11778815,2023-10-03,Semiconductor device and manufacturing method thereof,0,H01L|H10B|H10D
11778802,2023-10-03,SRAM cell word line structure with reduced RC effects,0,H01L|H10B|H10D
11778727,2023-10-03,Semiconductor package assembly and method of manufacturing the same,0,H01L|H05K
11778320,2023-10-03,Method of manufacturing integrated circuit device,0,H04N|H10F
11777747,2023-10-03,Authentication based on physically unclonable functions,0,G06F|H04L
11777035,2023-10-03,Multi-layer film device and method,0,H01L|H10D
11777031,2023-10-03,Semiconductor structure and manufacturing method for the semiconductor structure,0,H01L|H10D
11777017,2023-10-03,Negative-capacitance and ferroelectric field-effect transistor (NCFET and FE-FET) devices,0,H01L|H10D
11777016,2023-10-03,Method of forming backside power rails,0,H01L|H10B|H10D
11777014,2023-10-03,Controlled doping in a gate dielectric layer,0,H01L|H10D
11777009,2023-10-03,Contacts for highly scaled transistors,0,H01L|H10D
11777003,2023-10-03,Semiconductor structure with wraparound backside amorphous layer,1,B82Y|H01L|H10D
11776998,2023-10-03,Gate-all-around device,1,B82Y|H01L|H10D
11776991,2023-10-03,High density metal insulator metal capacitor,1,H01L|H10D
11776961,2023-10-03,Semiconductor device and manufacturing method thereof for selectively etching dummy fins,0,H01L|H10B|H10D
11776958,2023-10-03,"Semiconductor device having buried logic conductor type of complementary field effect transistor, method of forming same",0,G06F|H01L|H10D|Y02P
11776949,2023-10-03,Integrated circuit device and method,0,G06F|H10D
11776948,2023-10-03,Integrated circuit filler and method thereof,0,G06F|H01L|H10B|H10D
11776945,2023-10-03,Package-on-package structure including a thermal isolation material,0,H01L
11776935,2023-10-03,Semiconductor device and method of manufacture,0,H01L
11776919,2023-10-03,Semiconductor package,0,H01L
11776911,2023-10-03,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11776910,2023-10-03,Partial barrier free vias for cobalt-based interconnects and methods of fabrication thereof,0,H01L
11776905,2023-10-03,"Package structure, package-on-package structure and manufacturing method thereof",0,H01L
11776901,2023-10-03,Via landing on first and second barrier layers to reduce cleaning time of conductive structure,0,H01L|H10D
11776900,2023-10-03,Semiconductor device with contact structure,1,G06N|H01L
11776896,2023-10-03,Capacitor device and manufacturing method thereof,0,H01L|H10D
11776895,2023-10-03,Semiconductor structure and method for manufacturing the same,1,H01L
11776886,2023-10-03,Symmetrical substrate for semiconductor packaging,1,H01L
11776881,2023-10-03,Semiconductor device and method,1,H01L
11776880,2023-10-03,Surface treatment method and apparatus for semiconductor packaging,0,H01L
11776855,2023-10-03,Fin field effect transistor having airgap and method for manufacturing the same,0,H01L|H10D
11776854,2023-10-03,Semiconductor structure with hybrid nanostructures,0,H01L|H10D
11776853,2023-10-03,Semiconductor device and method of manufacture,0,H01L|H10D
11776852,2023-10-03,Method of manufacturing a semiconductor device and a semiconductor device,1,B82Y|H01L|H10D
11776851,2023-10-03,Semiconductor device with multi-layered source/drain regions having different dopant concentrations and manufacturing method thereof,0,H01L|H10D
11776850,2023-10-03,Semiconductor device with reduced loading effect,1,H01L|H10D
11776847,2023-10-03,Contact structure for semiconductor device,2,H01L|H10D
11776845,2023-10-03,Semiconductor arrangement and method of making,0,H01L
11776838,2023-10-03,Semiconductor package and manufacturing method thereof,0,H01L|H10D
11776818,2023-10-03,Semiconductor devices and methods of manufacturing,0,H01L
11776814,2023-10-03,Method of forming semiconductor device by driving hydrogen into a dielectric layer from another dielectric layer,1,H01L|H10D
11776810,2023-10-03,Method of forming a semiconductor device,1,H01L
11775727,2023-10-03,Method for generating layout diagram including wiring arrangement,0,G06F|Y02P
11775726,2023-10-03,Integrated circuit having latch-up immunity,0,G06F|H01L|H10D|H10F
11775725,2023-10-03,System and computer program product for integrated circuit design,1,G06F
11775724,2023-10-03,Integrated circuit and method of manufacturing the same,0,G06F|H01L|H10D
11774675,2023-10-03,Semiconductor device and manufacturing method thereof,1,G02B|H01L
11773506,2023-10-03,Wafer susceptor with improved thermal characteristics,0,B23Q|C23C|C30B|H01L
11773353,2023-10-03,"Semiconductor device cleaning solution, method of use, and method of manufacture",0,C11D|H01L|H10D
11772228,2023-10-03,Chemical mechanical polishing apparatus including a multi-zone platen,1,B24B|H01L
11772134,2023-10-03,Sonic cleaning of brush,0,A46B|B08B|H01L
11772058,2023-10-03,Gas mixing system for semiconductor fabrication,0,B01F|C23C|H01L
11770934,2023-09-26,Semiconductor structure and method of fabricating the same,0,G11C|H01L|H10B
11769822,2023-09-26,Semiconductor device and method for manufacturing the same,1,H01L|H10D
11769819,2023-09-26,Semiconductor device structure with metal gate stack,2,H01L|H10D
11769817,2023-09-26,Method for forming source/drain contacts,1,H01L|H10D
11769798,2023-09-26,Method of manufacturing a field effect transistor using carbon nanotubes and a field effect transistor,0,H01L|H10D|H10K
11769792,2023-09-26,Trench capacitor profile to decrease substrate warpage,0,H01L|H10D
11769772,2023-09-26,Integrated circuit with active region jogs,0,H01L|H10D
11769771,2023-09-26,FinFET device having flat-top epitaxial features and method of making the same,0,H01L|H10D
11769770,2023-09-26,Methods of forming a semiconductor device having an air spacer,0,H01L|H10D
11769766,2023-09-26,Integrated circuit with mixed row heights,1,G06F|H10D
11769741,2023-09-26,Organic interposer including a dual-layer inductor structure and methods of forming the same,0,H01L|H10D
11769739,2023-09-26,Package structure and manufacturing method thereof,1,H01L
11769731,2023-09-26,Architecture for computing system package,1,H01L|H10D
11769724,2023-09-26,Package having different metal densities in different regions and manufacturing method thereof,0,H01L
11769723,2023-09-26,Three dimensional integrated circuit with monolithic inter-tier vias (MIV),1,G06F|H01L|H10D|Y02P
11769718,2023-09-26,Packages with Si-substrate-free interposer and method forming same,0,G01R|H01L|H05K
11769716,2023-09-26,Semiconductor device and methods of forming the same,0,B81C|H01L|H10D
11769704,2023-09-26,Semiconductor structure having an anti-arcing pattern disposed on a passivation layer and a post passivation layer disposed on the anti-arcing pattern,1,H01L
11769698,2023-09-26,Method of testing semiconductor package,1,G01R|H01L
11769696,2023-09-26,Method for fabricating a semiconductor device,0,H01L|H10D
11769695,2023-09-26,Semiconductor structure including low-resistance interconnect and integrated circuit device having the same,0,H01L|H10D
11769694,2023-09-26,Contact plug with impurity variation,0,H01L|H10D
11769693,2023-09-26,Metal-based etch-stop layer,0,H01L
11769692,2023-09-26,High breakdown voltage inter-metal dielectric layer,0,H01L
11769690,2023-09-26,Semiconductor device and method of fabricating the same,0,H01L|H10D
11769678,2023-09-26,Liquid storage for facility chemical supply system,0,H01L
11769669,2023-09-26,Replacement metal gate device structure and method of manufacturing same,0,H01L|H10D
11769662,2023-09-26,Method for reducing charging of semiconductor wafers,1,H01L
11769659,2023-09-26,Showerhead assembly and method of servicing assembly for semiconductor manufacturing,0,C23C|H01J|H01L
11769652,2023-09-26,Devices and methods for controlling wafer uniformity in plasma-based process,0,G06F|H01J|H01L
11769568,2023-09-26,Method for LUT-free memory repair,0,G06F|G11C
11768991,2023-09-26,Pin access hybrid cell height design,0,G03F|G06F
11768989,2023-09-26,Reduced area standard cell abutment configurations,1,G06F
11768516,2023-09-26,Systems and methods for multi-phase clock generation,0,G06F|H03K|H03L|H03M|Y02D
11768484,2023-09-26,Semiconductor wafer cooling,0,G03F|G05B|G06T|H01L
11768443,2023-09-26,Method for manufacturing semiconductor structure,0,B82Y|G02B|G03F|H01L
11766703,2023-09-26,Apparatus and method for wafer cleaning,0,A46B|B08B|H01L
11764301,2023-09-19,FinFET device and method of forming same,0,H01L|H10D
11764292,2023-09-19,Negative-capacitance field effect transistor,0,H01L|H10D
11764290,2023-09-19,Semiconductor device,0,H01L|H10D
11764289,2023-09-19,Method of manufacturing a semiconductor device and a semiconductor device,0,H01L|H10D
11764286,2023-09-19,Reducing parasitic capacitance for gate-all-around device by forming extra inner spacers,0,B82Y|H01L|H10D
11764285,2023-09-19,Method of manufacturing semiconductor device,0,H01L|H10B|H10D
11764284,2023-09-19,Semiconductor device with reduced trap defect and method of forming the same,0,H01L|H10D
11764281,2023-09-19,Gate air spacer for fin-like field effect transistor,0,H01L|H10D
11764280,2023-09-19,Method for fabricating metal gate devices and resulting structures,1,H01L|H10D
11764267,2023-09-19,Semiconductor device and fabricating method thereof,0,H01L|H10B|H10D
11764262,2023-09-19,Multi-gate device with air gap spacer and fabrication methods thereof,1,B82Y|H01L|H10D
11764256,2023-09-19,Semiconductor structure including MIM capacitor,0,H01L|H10D
11764248,2023-09-19,Band-pass filter for stacked sensor,1,H01L|H10F
11764222,2023-09-19,Method of forming a dummy fin between first and second semiconductor fins,0,H01L|H10D
11764221,2023-09-19,Semiconductor device and method of manufacture,0,H01L|H10D
11764220,2023-09-19,Method of manufacturing a semiconductor device by patterning a serpentine cut pattern,0,H01L|H10D
11764218,2023-09-19,Semiconductor device and a method for fabricating the same,0,H01L|H10D
11764215,2023-09-19,Semiconductor devices and methods of manufacture,0,H01L|H10B|H10D
11764213,2023-09-19,"Amphi-FET structure, method of making and method of designing",0,B82Y|G06F|H01L|H10D
11764206,2023-09-19,Electrostatic discharge protection for integrated circuit during back end-of-line processing,0,H01L|H02H|H10D
11764203,2023-09-19,Integrated hybrid standard cell structure with gate-all-around device,1,G06F|H01L|H10D
11764202,2023-09-19,Read-only memory circuit,1,G06F|H01L|H10B|H10D
11764173,2023-09-19,Semiconductor package for high-speed data transmission and manufacturing method thereof,0,G02B|H01L|H01P
11764171,2023-09-19,Integrated circuit structure and method,1,G02B|H01L
11764169,2023-09-19,Semiconductor device package with warpage control structure,0,H01L
11764168,2023-09-19,Chip package structure with anchor structure and method for forming the same,0,H01L
11764166,2023-09-19,Semiconductor package structure,0,H01L
11764165,2023-09-19,Supporting InFO packages to reduce warpage,1,H01L
11764159,2023-09-19,Package with fan-out structures,0,H01L
11764155,2023-09-19,Cell structure with intermediate metal layers for power supplies,1,H01L|H10D
11764154,2023-09-19,Power rail and signal line arrangement in integrated circuits having stacked transistors,0,B82Y|H01L|H10D
11764143,2023-09-19,Increasing contact areas of contacts for MIM capacitors,0,H01L|H10D
11764139,2023-09-19,Semiconductor device and method,0,H01L
11764129,2023-09-19,Method of forming shield structure for backside through substrate vias (TSVS),0,H01L|H10D
11764127,2023-09-19,Semiconductor package and manufacturing method thereof,1,H01L
11764124,2023-09-19,Sensing component encapsulated by an encapsulant with a roughness surface having a hollow region,1,H01L|H10F
11764123,2023-09-19,"Semiconductor package, integrated optical communication system",0,H01L
11764118,2023-09-19,Structure and formation method of chip package with protective lid,1,H01L
11764112,2023-09-19,Methods for fabricating FinFETs having different fin numbers and corresponding FinFETs thereof,3,H01L|H10D
11764106,2023-09-19,Semiconductor device and method of manufacture,0,H01L
11764103,2023-09-19,Semiconductor feature and method for manufacturing the same,0,H01L|H10D
11764097,2023-09-19,System and method for ring frame cleaning and inspection,0,H01L
11764094,2023-09-19,Semiconductor processing tool and methods of operation,1,H01L
11764089,2023-09-19,Semiconductor wafer storage device,0,H01L
11764081,2023-09-19,Wafer cleaning apparatus and method,1,H01L
11764068,2023-09-19,Method of manufacturing semiconductor devices,0,H01J|H01L
11764067,2023-09-19,Semiconductor structure etching solution and method for fabricating a semiconductor structure using the same etching solution,0,H01L
11764065,2023-09-19,Methods of forming silicide contact in field-effect transistors,0,B82Y|H01L|H10D
11764062,2023-09-19,Method of forming semiconductor structure,0,G03F|H01L
11764054,2023-09-19,Methods of forming SOI substrates,1,H01L
11763857,2023-09-19,Memory device and method of forming the same,0,G11C|H01L|H10B|H10N
11763061,2023-09-19,Method of making semiconductor device and semiconductor device,0,G03F|G06F|H01L|H10B|H10D
11763060,2023-09-19,Automatic generation of layouts for analog integrated circuits,2,G06F
11763057,2023-09-19,Critical dimension uniformity,0,G03F|G06F|Y02P
11762732,2023-09-19,Memory error detection and correction,5,G06F|G11C
11762302,2023-09-19,Integrated circuit overlay test patterns and method thereof,0,G03F|G06F|H01L|H10D
11762296,2023-09-19,Method and apparatus of patterning a semiconductor device,0,G03F|H01L
11761905,2023-09-19,Inspection layer to improve the detection of defects through optical systems and methods of inspecting semiconductor device for defects,0,G01N|G06T|H01L
11761751,2023-09-19,Thin film metrology,1,G01B|G01Q|H01L
11758820,2023-09-12,Protective passivation layer for magnetic tunnel junctions,0,G01R|G11C|H01F|H01L|H03B|H10B|H10N
11758737,2023-09-12,Ferroelectric memory device and method of forming the same,0,H01L|H10B|H10D
11758735,2023-09-12,Common-connection method in 3D memory,0,H01L|H10B
11758715,2023-09-12,System and method for reducing cell area and current leakage in anti-fuse cell array,0,G06F|G11C|H01L|H10B|H10D
11758714,2023-09-12,Fuse cell structure,0,G11C|H01L|H10B
11757435,2023-09-12,Data retention circuit and method,0,G06F|H03K
11757378,2023-09-12,Micromechanical arm array in micro-electromechanical system (MEMS) actuators,1,B81B|H02N|H04N
11757042,2023-09-12,Semiconductor device and method,1,B82Y|H01L|H10D
11757025,2023-09-12,Gated metal-insulator-semiconductor (MIS) tunnel diode having negative transconductance,0,H01L|H10D
11757023,2023-09-12,Semiconductor device and method of manufacturing a semiconductor device,0,H01L|H10D
11757022,2023-09-12,Parasitic capacitance reduction,0,H01L|H10D
11757021,2023-09-12,Semiconductor devices with fin-top hard mask and methods for fabrication thereof,0,B82Y|H01L|H10D
11757020,2023-09-12,Semiconductor device and method,0,H01L|H10D
11757018,2023-09-12,Formation method of semiconductor device with gate all around structure,0,B82Y|H01L|H10D
11757010,2023-09-12,Multi-stage etching process for contact formation in a semiconductor device,0,B82Y|H01L|H10D
11756999,2023-09-12,"Double height cell regions, semiconductor device having the same, and method of generating a layout diagram corresponding to the same",2,G06F|H01L|H10D
11756995,2023-09-12,Method of forming a semiconductor device structure having an isolation layer to isolate a conductive feature and a gate electrode layer,0,B82Y|H01L|H10D
11756987,2023-09-12,Ferroelectric tunnel junction devices with discontinuous seed structure and methods for forming the same,0,H01L|H10B|H10D
11756972,2023-09-12,Apparatus for reducing optical cross-talk in image sensors,0,H04N|H10F
11756959,2023-09-12,Structure and method of integrated circuit having decouple capacitance,0,B82Y|H01L|H10D
11756958,2023-09-12,Semiconductor device structure and methods of forming the same,1,H01L|H10D
11756955,2023-09-12,Device including MIM capacitor and resistor,0,H01L|H10D
11756952,2023-09-12,Integrated circuit and method of forming the same,0,G06F|H10D
11756951,2023-09-12,Layout design methodology for stacked devices,0,G11C|H01L|H10D
11756945,2023-09-12,Semiconductor device package and methods of manufacture,2,H01L|H05K
11756936,2023-09-12,Backside contact to improve thermal dissipation away from semiconductor devices,0,H01L
11756934,2023-09-12,Semiconductor structure and manufacturing method thereof,0,B82Y|H01L|H10B|H10D|Y02D
11756933,2023-09-12,Inactive structure on SoIC,1,H01L
11756931,2023-09-12,Chip package structure with molding layer,0,H01L
11756929,2023-09-12,Semiconductor packages,0,H01L
11756928,2023-09-12,Multi-chip packages,0,H01L
11756924,2023-09-12,Method of fabricating a semiconductor chip having strength adjustment pattern in bonding layer,0,H01L
11756921,2023-09-12,System and method for bonding semiconductor devices,2,H01L
11756920,2023-09-12,Semiconductor structure and manufacturing method thereof,1,H01L
11756913,2023-09-12,Semiconductor device structure and methods of forming the same,1,H01L
11756907,2023-09-12,Bonding structure and method of forming same,0,H01L
11756901,2023-09-12,Seal ring for hybrid-bond,0,H01L|H10D
11756892,2023-09-12,Method for forming chip package structure,0,H01L
11756884,2023-09-12,Interconnection structure and methods of forming the same,0,H01L
11756883,2023-09-12,Through via structure and method,0,H01L|H10D
11756879,2023-09-12,Semiconductor devices and methods of manufacturing the same,0,H01L
11756878,2023-09-12,Self-aligned via structure by selective deposition,0,H01L
11756876,2023-09-12,Semiconductor devices having power rails and signal tracks arranged in different layer,1,H01L|H10D
11756875,2023-09-12,Optical routing structure on backside of substrate for photonic devices,0,G02B|H01L|H10F
11756873,2023-09-12,Semiconductor package and manufacturing method thereof,0,H01L
11756872,2023-09-12,Package structure and manufacturing method thereof,1,H01L
11756870,2023-09-12,Stacked via structure disposed on a conductive pillar of a semiconductor die,1,H01L
11756864,2023-09-12,Contact plugs for semiconductor device,0,H01L|H10D
11756862,2023-09-12,Oversized via as through-substrate-via (TSV) stop layer,1,H01L
11756855,2023-09-12,Method of fabricating package structure,0,H01L
11756854,2023-09-12,Package structure and method of fabricating the same,0,H01L
11756852,2023-09-12,Semiconductor device,0,H01L|H05K
11756849,2023-09-12,Package and package-on-package structure having elliptical columns and ellipsoid joint terminals,0,H01L
11756842,2023-09-12,Daisy-chain seal ring structure,1,H01L
11756840,2023-09-12,Reflectance measurement system and method thereof,1,G01N|H01L|H05K
11756838,2023-09-12,Replacement gate process for semiconductor devices,0,H01L|H10D
11756835,2023-09-12,Semiconductor device with air gaps between metal gates and method of forming the same,0,H01L|H10D
11756832,2023-09-12,Gate structures in semiconductor devices,0,H01L|H10D
11756825,2023-09-12,Semiconductor structure with oxidized ruthenium,0,H01L
11756824,2023-09-12,Semiconductor structure having epitaxial structure,0,H01L|H10D
11756802,2023-09-12,Thermally conductive material in the recess of an encapsulant and sidewall of an integrated circuit device,0,H01L
11756801,2023-09-12,Stencil structure and method of fabricating package,0,H01L
11756789,2023-09-12,Semiconductor manufacturing method and apparatus thereof,0,G01B|G01N|G02B|G03F|H01L|H04B|H10F
11756731,2023-09-12,Programmable inductor,0,H01F|H01L|Y10T
11756647,2023-09-12,Memory device and electronic device,1,G06F|G11C
11756640,2023-09-12,MIM efuse memory devices and fabrication method thereof,1,G11C|H01L|H10B
11755815,2023-09-12,System and method for improving design performance through placement of functional and spare cells by leveraging LDE effect,0,G06F
11755813,2023-09-12,Integrated circuit structure,1,G06F|H10D
11755812,2023-09-12,Power structure with power pick-up cell connecting to buried power rail,0,G03F|G06F|H01L|H10D
11755808,2023-09-12,Mixed poly pitch design solution for power trim,0,G06F|H10D
11755805,2023-09-12,Systems and methods for multi-bit memory with embedded logic,1,G06F|H03K
11755798,2023-09-12,Logic circuits with reduced transistor counts,0,G06F|Y02P
11755410,2023-09-12,Systems and methods for correcting data errors in memory,0,G06F|G11C
11754989,2023-09-12,"Semiconductor equipment management method, electronic device, and non-transitory computer readable storage medium",0,G05B|G06T
11754928,2023-09-12,Lithography exposure method with debris removing mechanism,0,G02B|G03F|H01L
11754923,2023-09-12,Resist dispensing system and method of use,0,B05C|B05D|G03F|H01L
11754794,2023-09-12,Semiconductor device including optical through via and method of making,0,G02B|H01L
11754614,2023-09-12,Semiconductor device and analyzing method thereof,0,G01R|G11C|H01L|H10B|H10D
11752638,2023-09-12,Substrate handling device and processing chamber,1,B25J|H01L
11752582,2023-09-12,Methods for removing a fastener from a wafer carrier,0,B23P|B25B|B25J|H01L|Y10T
11751485,2023-09-05,Flat bottom electrode via (BEVA) top surface for memory,0,H01L|H10B|H10N
11751400,2023-09-05,Embedded ferroelectric memory in high-k first technology,0,H01L|H10B|H10D
11749759,2023-09-05,Decoupling FinFET capacitors,0,H01L|H10D
11749756,2023-09-05,Method for manufacturing semiconductor device,0,H01L|H10D
11749753,2023-09-05,Methods of forming a semiconductor device with a gate structure having a dielectric protection layer,0,H01L|H10D
11749752,2023-09-05,Doping profile for strained source/drain region,0,H01L|H10D
11749742,2023-09-05,Self-aligned inner spacer on gate-all-around structure and methods of forming the same,0,B82Y|H01L|H10D
11749738,2023-09-05,Semiconductor device and manufacturing method thereof,1,H01L|H10D
11749732,2023-09-05,Etch profile control of via opening,0,H01L|H10D
11749729,2023-09-05,"Semiconductor device, integrated circuit component and manufacturing methods thereof",4,H01L|H10D
11749728,2023-09-05,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11749725,2023-09-05,Methods of forming source/drain contacts in field-effect transistors,0,H01L|H10D
11749724,2023-09-05,Semiconductor device and method of forming the same,1,H01L|H10D
11749718,2023-09-05,Semiconductor device and manufacturing method thereof,0,H01L|H10D|H10K
11749711,2023-09-05,Semiconductor device structure with magnetic element,1,H01F|H01L|H10D
11749683,2023-09-05,Isolation structure for preventing unintentional merging of epitaxially grown source/drain,0,B82Y|H01L|H10B|H10D
11749679,2023-09-05,Integrated circuit structure,0,H01L|H10D
11749677,2023-09-05,Semiconductor structure and methods of forming the same,0,H01L|H10D
11749670,2023-09-05,Power switch for backside power distribution,0,G06F|H01L|H10D
11749664,2023-09-05,Memory circuits,1,G11C|H01L
11749651,2023-09-05,Semiconductor package and manufacturing method thereof,0,H01L
11749644,2023-09-05,Semiconductor device with curved conductive lines and method of forming the same,3,H01L
11749643,2023-09-05,Semiconductor packages and methods for forming the same,2,H01L
11749640,2023-09-05,Semiconductor package and method of manufacturing the same,0,H01L
11749626,2023-09-05,Integrated devices in semiconductor packages and methods of forming same,0,H01L|H01P|H01Q
11749625,2023-09-05,Semiconductor structure including one or more antenna structures,2,H01L|H01Q
11749623,2023-09-05,Semiconductor memory devices and methods of manufacturing thereof,0,H01L|H10B
11749617,2023-09-05,Package structure and method for fabricating the same,0,H01L|H10B
11749607,2023-09-05,Package and method of manufacturing the same,0,H01L
11749604,2023-09-05,Ruthenium oxide film and ruthenium liner for low-resistance copper interconnects in a device,0,H01L
11749603,2023-09-05,"Interconnection structure, fabricating method thereof, and semiconductor device using the same",0,H01L|H10D
11749594,2023-09-05,Semiconductor structure and manufacturing method thereof,0,H01L
11749584,2023-09-05,Heat dissipation structures,0,H01L
11749582,2023-09-05,Package structure,0,H01L
11749575,2023-09-05,Semiconductor package structure having ring portion with recess for adhesive and method for forming the same,0,H01L
11749571,2023-09-05,System and method for high speed inspection of semiconductor substrates,1,G01N|G02B|H01L
11749570,2023-09-05,Etch monitoring and performing,0,G03F|H01J|H01L|H10D
11749569,2023-09-05,Method for non-destructive inspection of cell etch redeposition,0,G06T|H01L|H10B|H10N
11749567,2023-09-05,Silicon phosphide semiconductor device,0,H01L|H10D
11749566,2023-09-05,Inner filler layer for multi-patterned metal gate for nanostructure transistor,0,B82Y|H01L|H10D
11749563,2023-09-05,Interlayer dielectric layer,0,H01L
11749548,2023-09-05,"Transport system, associated movable container and method",0,H01L
11749535,2023-09-05,Semiconductor bonding structures and methods,0,H01L
11749528,2023-09-05,"Method of manufacturing semiconductor devices including the steps of removing a plurality of spacers that surrounds each of the plurality of nanotubes into a layer of nanotubes, and forming gate dielectric and/or gate electrode",0,B01D|B82Y|H01L|H10D|H10K
11749526,2023-09-05,Semiconductor substrate and method of manufacturing thereof,0,C30B|H01L
11749524,2023-09-05,Method for improving surface of semiconductor device,0,H01L|H10B|H10N
11749370,2023-09-05,Method of testing a memory circuit and memory circuit,1,G06F|G11C
11749340,2023-09-05,SRAM structure and method,0,G11C|H01L|H10B|H10D
11748552,2023-09-05,Integrated circuit design using fuzzy machine learning,1,G06F|G06N
11748551,2023-09-05,Optical mode optimization for wafer inspection,2,G03F|G06F|H01L
11748550,2023-09-05,Integrated circuit with constrained metal line arrangement,1,G06F|H05K|H10D
11748549,2023-09-05,Method and apparatus for integrated circuit mask patterning,0,G03F|G06F
11748546,2023-09-05,System and method for back side signal routing,0,G06F
11748544,2023-09-05,Method of manufacturing integrated circuit having through-substrate via,0,G06F|H01L|H10D
11748543,2023-09-05,Multiple power domains using nano-sheet structures,0,B82Y|G06F|H01L|H10D
11748542,2023-09-05,Systems and methods for integrated circuit layout,0,G06F
11748540,2023-09-05,Method and structure for mandrel and spacer patterning,0,G06F|H10D
11748192,2023-09-05,System and method of reducing logic for multi-bit error correcting codes,1,G06F|G11C|H03M
11747786,2023-09-05,Synchronized parallel tile computation for large area lithography simulation,0,G03F|G05B|G06F|G21K|Y02P
11747735,2023-09-05,EUV vessel perimeter flow auto adjustment,0,G03F|G06T|G21K|H05G
11747729,2023-09-05,Semiconductor developer tool and methods of operation,0,G03F|H01L
11747563,2023-09-05,Photonic semiconductor device and method of manufacture,1,G02B|H01L
11747298,2023-09-05,"Wafer-level packaging of solid-state biosensor, microfluidics, and through-silicon via",2,B01L|B81B|B81C|G01N|H01L
11744084,2023-08-29,Semiconductor devices and method of forming the same,0,H01L|H10B|H10D|H10N
11744080,2023-08-29,"Three-dimensional memory device with word lines extending through sub-arrays, semiconductor device including the same and method for manufacturing the same",2,G11C|H01L|H10B
11742892,2023-08-29,Clock and data recovery circuit,0,H03L|H04B|H04L
11742434,2023-08-29,Memory device having recessed active region,0,H01L|H10B|H10D
11742419,2023-08-29,Cap structure coupled to source to reduce saturation current in HEMT device,0,H01L|H10D
11742415,2023-08-29,Fin-like field effect transistor patterning methods for achieving fin width uniformity,1,H01L|H10D
11742405,2023-08-29,Separate epitaxy layers for nanowire stack GAA device,0,H01L|H10D
11742404,2023-08-29,Method of manufacturing a semiconductor device and a semiconductor device,0,H01L|H10D
11742400,2023-08-29,Fin field effect transistor (FinFET) device structure with deep contact structure,0,H01L|H10D
11742399,2023-08-29,Topology selective and sacrificial silicon nitride layer for generating spacers for a semiconductor device drain,1,H01L|H10D
11742395,2023-08-29,Selective etching to increase threshold voltage spread,1,H01L|H10D
11742393,2023-08-29,Semiconductor device having a multi-layer diffusion barrier and method of making the same,0,H01L|H10D
11742387,2023-08-29,Hybrid channel semiconductor device and method,0,B82Y|H01L|H10D
11742386,2023-08-29,Doping for semiconductor device with conductive feature,0,H01L|H10D
11742385,2023-08-29,Selective liner on backside via and method thereof,0,B82Y|H01L|H10D
11742375,2023-08-29,Image sensor including silicon over germanium layer,0,H01L|H10F
11742353,2023-08-29,Semiconductor device and manufacturing method thereof,0,B82Y|H01L|H10D
11742352,2023-08-29,Vertical semiconductor device with steep subthreshold slope,0,H01L|H10D
11742325,2023-08-29,Semiconductor device including a plurality of dielectric materials between semiconductor dies and methods of forming the same,0,H01L
11742323,2023-08-29,Semiconductor structure and method of forming the same,0,H01L
11742322,2023-08-29,Integrated fan-out package having stress release structure,0,H01L
11742321,2023-08-29,Apparatus for bond wave propagation control,0,B23K|H01L
11742320,2023-08-29,Wafer bonding alignment,0,H01L
11742317,2023-08-29,Process including a re-etching process for forming a semiconductor structure,0,H01L
11742310,2023-08-29,Method of manufacturing semiconductor device,0,H01L
11742298,2023-08-29,Alignment mark design for packages,0,H01L
11742297,2023-08-29,Semiconductor packages,2,H01L
11742295,2023-08-29,Interface of integrated circuit die and method for arranging interface thereof,0,H01L
11742292,2023-08-29,Integrated chip having a buried power rail,1,B82Y|H01L|H10D
11742291,2023-08-29,Diffusion barrier layer for conductive via to decrease contact resistance,0,H01L
11742290,2023-08-29,Interconnect structure and method of forming thereof,1,B82Y|H01L|H10D
11742285,2023-08-29,Semiconductor device including back side power supply circuit,0,H01L|H10D
11742280,2023-08-29,Integrated circuits with backside power rails,0,H01L|H10D
11742276,2023-08-29,Semiconductor package and manufacturing process thereof,0,H01L|H10D
11742262,2023-08-29,Integrated circuit having a resistor layer partially overlapping endcaps,0,H01C|H01L|H10D
11742254,2023-08-29,Sensor package and method,0,H01L
11742248,2023-08-29,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11742240,2023-08-29,Source/drain contact formation methods and devices,0,B82Y|H01L|H10D
11742239,2023-08-29,Methods of performing chemical-mechanical polishing process in semiconductor devices,1,H01L
11742238,2023-08-29,Dielectric gap-filling process for semiconductor device,0,H01L|H10D
11742237,2023-08-29,Mechanism for FinFET well doping,0,H01L|H10D
11742236,2023-08-29,Structure and method for enhancing robustness of ESD device,0,H01L|H10D
11742231,2023-08-29,Movable wafer holder for film deposition chamber having six degrees of freedom,0,B05C|B25B|B25F|B25J|B29C|C23C|C30B|F16C|H01J|H01L|H05B|Y10S
11742227,2023-08-29,Wafer cleaning system and method,1,B08B|H01L
11742220,2023-08-29,Integrated passive device package and methods of forming same,0,H01L
11742219,2023-08-29,Integrated fan-out package and manufacturing method thereof,0,H01L
11742218,2023-08-29,Semiconductor device package having metal thermal interface material and method for forming the same,0,H01L
11742217,2023-08-29,Passive devices in package-on-package structures and methods for forming the same,0,H01L|Y10T
11742213,2023-08-29,Methods for forming polycrystalline channel on dielectric films with controlled grain boundaries,0,H01L|H10D
11742210,2023-08-29,Deposition window enlargement,0,H01L|H10D
11742207,2023-08-29,Semiconductor device and manufacturing method thereof,0,A61N|H01L|H10B|H10D
11742204,2023-08-29,Multi-layer structures and methods of forming,0,H01L
11742201,2023-08-29,Method of filling gaps with carbon and nitrogen doped film,1,C23C|H01L|H10D
11742196,2023-08-29,Systems and methods for metallic deionization,0,B08B|H01L
11741737,2023-08-29,Fingerprint sensor in info structure and formation method,0,G06V|H01L
11741288,2023-08-29,"Routing-resource-improving method of generating layout diagram, system for same and semiconductor device",0,G06F|H10D
11741286,2023-08-29,Method and system of generating a layout diagram,0,G03F|G06F
11740960,2023-08-29,Detection and correction of data bit errors using error correction codes,0,G06F|H03M
11740564,2023-08-29,Lithography apparatus and method using the same,0,G03F|H01L
11740558,2023-08-29,Photoresist baking apparatus with cover plate having uneven exhaust hole distribution,0,G03F|H01L
11740547,2023-08-29,Method of manufacturing extreme ultraviolet mask with reduced wafer neighboring effect,1,G03F|H01L
11740415,2023-08-29,Structures and process flow for integrated photonic-electric IC package by using polymer waveguide,0,G02B|H01L
11737290,2023-08-22,RRAM memory cell with multiple filaments,0,G11C|H01L|H10B|H10D|H10N
11737267,2023-08-22,Floating gate test structure for embedded memory device,0,G11C|H01L|H10B|H10D
11737255,2023-08-22,Memory device and method for forming thereof,0,G11C|H01L|H10B|H10D
11737205,2023-08-22,Interconnect structure having conductor extending along dielectric block,0,H01L|H05K|Y10T
11736831,2023-08-22,Semiconductor device and method of manufacture,0,H04N|H10F
11735669,2023-08-22,Vertically-oriented complementary transistor,0,H01L|H10D
11735668,2023-08-22,Interfacial layer between fin and source/drain region,0,H01L|H10D
11735667,2023-08-22,Semiconductor device and method,0,H01L|H10D
11735666,2023-08-22,Gate all around structure with additional silicon layer and method for forming the same,0,B82Y|H01L|H10D
11735664,2023-08-22,Source/drain regions of FINFET devices and methods of forming same,0,H01L|H10D
11735662,2023-08-22,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11735651,2023-08-22,FinFET device and method,0,H01L|H10D
11735650,2023-08-22,Structure and method for FinFET device with buried sige oxide,0,H01L|H10D
11735649,2023-08-22,Method for forming fin field effect transistor (FinFET) with a liner layer,0,H01L|H10D
11735648,2023-08-22,Epitaxial structures for fin-like field effect transistors,0,H01L|H10D
11735641,2023-08-22,FinFET structure with airgap and method of forming the same,1,H01L|H10D
11735635,2023-08-22,Semiconductor device and fabrication method thereof,0,H01L|H10B|H10D
11735624,2023-08-22,Multi-lateral recessed MIM structure,0,H01L|H10D|H10F
11735619,2023-08-22,Semiconductor image sensor device having back side illuminated image sensors with embedded color filters,0,H01L|H10F
11735609,2023-08-22,Image sensor with shallow trench edge doping,0,H01L|H10D|H10F
11735594,2023-08-22,Integrated circuit structure and method with hybrid orientation for FinFET,0,H01L|H10D
11735576,2023-08-22,Integrated circuit package and method,0,H01L
11735572,2023-08-22,Integrated circuit package and method forming same,2,H01L
11735565,2023-08-22,Semiconductor device and method of manufacture,1,G11C|H01L|H03K
11735555,2023-08-22,Manufacturing method of semiconductor structure,0,H01L
11735550,2023-08-22,Bump structure to prevent metal redeposit and to prevent bond pad consumption and corrosion,0,H01L
11735544,2023-08-22,Semiconductor packages with stacked dies and methods of forming the same,0,H01L
11735536,2023-08-22,Semiconductor package and manufacturing method thereof,1,H01L
11735518,2023-08-22,Dual-mode wireless charging device,0,H01F|H01L|H02J|H10D
11735517,2023-08-22,Integrated circuit including super via and method of making,1,H01L
11735515,2023-08-22,"Method for low-cost, high-bandwidth monolithic system integration beyond reticle limit",0,H01L
11735513,2023-08-22,Integrated chip having a back-side power rail,0,B82Y|H01L|H10D
11735487,2023-08-22,Semiconductor structure and method of fabricating the same,0,H01L
11735484,2023-08-22,Post gate dielectric processing for semiconductor device fabrication,0,H01L|H10D
11735483,2023-08-22,Method for forming epitaxial source/drain features using a self-aligned mask and semiconductor devices fabricated thereof,0,B82Y|H01L|H10D
11735482,2023-08-22,Semiconductor device structure and methods of forming the same,1,H01L|H10D
11735481,2023-08-22,Semiconductor device and method,0,H01J|H01L|H10D
11735477,2023-08-22,Method of semiconductor integrated circuit fabrication,0,H01L|H10D
11735474,2023-08-22,Fin field effect transistor (FinFET) device structure with protection layer and method for forming the same,1,H01L|H10D
11735471,2023-08-22,Semiconductor structure and method for forming the same,0,H01L|H10D
11735470,2023-08-22,Method for forming semiconductor device structure with source/drain contact,0,H01L|H10D
11735469,2023-08-22,Method of forming a semiconductor device,0,H01J|H01L
11735455,2023-08-22,"Systems, devices, and methods for air flow optimization including adjacent a FOUP",0,H01L
11735451,2023-08-22,Stocker system for wafer cassette,1,B65D|H01L
11735446,2023-08-22,Enhanced selenium supply in copper indium gallium selenide processes,0,C23C|H01L|H10F|Y02E|Y02P
11735440,2023-08-22,Automated wafer cleaning,0,B08B|H01L
11735436,2023-08-22,Semiconductor fabrication apparatus,0,B65G|H01L
11735430,2023-08-22,Fin field-effect transistor device and method,0,H01L|H10D
11735426,2023-08-22,Semiconductor device and method of manufacture,0,H01L|H10D
11735425,2023-08-22,Fin field-effect transistor and method of forming the same,0,H01L|H10D
11735421,2023-08-22,Reflection mode photomask and method of making,1,G03F|H01L
11734481,2023-08-22,Metal cut optimization for standard cells,0,G06F|H01L
11734142,2023-08-22,Scan synchronous-write-through testing architectures for a memory device,0,G06F|G11C
11734111,2023-08-22,Integrated circuit and method of operating same,1,G06F|G11C
11733724,2023-08-22,Digital low-dropout voltage regulator,0,G05F|H01L|H10D
11731327,2023-08-22,Molding apparatus and manufacturing method of molded semiconductor device,0,B29C|H01L
11729997,2023-08-15,3D stackable memory and methods of manufacture,1,H01L|H10B|H10D|H10N
11729990,2023-08-15,Capping layer over FET FeRAM to increase charge mobility,1,H01L|H10B|H10D
11729986,2023-08-15,Ferroelectric memory device and method of forming the same,3,H01L|H10B|H10D
11729983,2023-08-15,Peripheral circuitry under array memory device and method of fabricating thereof,1,H01L|H10B|H10D
11729969,2023-08-15,Semiconductor device and method of operating the same,2,G11C|H01L|H10B
11729967,2023-08-15,"Capacitor, memory device, and method",1,B82Y|H01L|H10B|H10D
11728814,2023-08-15,Voltage droop monitor and voltage droop monitoring method,0,G04F|H03L|H04L
11728432,2023-08-15,Cut metal gate in memory macro edge and middle strap,0,H01L|H10B|H10D
11728414,2023-08-15,Semiconductor device including a Fin-FET and method of manufacturing the same,0,H01L|H10D
11728413,2023-08-15,Gate capping structures in semiconductor devices,0,H01L|H10D
11728406,2023-08-15,Semiconductor device and method,0,H01L|H10D
11728405,2023-08-15,Stress-inducing silicon liner in semiconductor devices,0,H01L|H10D
11728402,2023-08-15,Structure and method for semiconductor devices,1,B82Y|H01L|H10D
11728397,2023-08-15,Integrated circuits having protruding interconnect conductors,0,H01L|H10D
11728394,2023-08-15,Method of forming backside power rails,1,B82Y|H01L|H10D
11728376,2023-08-15,Structure and formation method of semiconductor device structure with gate stack,0,H01L|H10D
11728375,2023-08-15,Metal-insulator-metal (MIM) capacitor structure,0,H01G|H01L|H10D
11728373,2023-08-15,High density capacitor implemented using FinFET,0,H01L|H10D
11728362,2023-08-15,Image sensor pixel and metal shielding of charge storage device of image sensor pixel formed by one step process,0,H04N|H10F
11728344,2023-08-15,Hybrid SRAM design with nano-structures,0,H01L|H10B|H10D
11728338,2023-08-15,Seal structures,0,H01L|H10B|H10D|H10N
11728334,2023-08-15,Three-dimensional integrated circuit structures and method of forming the same,0,H01L|H10D
11728330,2023-08-15,Electrical passive elements of an ESD power clamp in a backside back end of line (B-BEOL) process,1,H01L|H02H|H10D
11728327,2023-08-15,Integrated circuit package and method,0,H01L
11728324,2023-08-15,Semiconductor structure having photonic die and electronic die,0,G02B|H01L
11728314,2023-08-15,Methods of forming integrated circuit packages,1,H01L
11728312,2023-08-15,Semiconductor packaging and methods of forming same,0,H01L
11728301,2023-08-15,Semiconductor package including test pad and bonding pad structure for die connection and methods for forming the same,1,H01L
11728296,2023-08-15,Interconnect structure and method of forming same,0,H01L
11728295,2023-08-15,Semiconductor device and method of manufacturing thereof,0,H01L
11728291,2023-08-15,Semiconductor arrangement in fan out packaging including magnetic structure around transmission line,0,H01L|H03F
11728288,2023-08-15,Semiconductor die including guard ring structure and three-dimensional device structure including the same,2,H01L
11728284,2023-08-15,Chip package structure and method for forming the same,0,H01L
11728279,2023-08-15,Pad structure for enhanced bondability,0,H01L|H10D|H10F
11728278,2023-08-15,"Board substrates, three-dimensional integrated circuit structures and methods of forming the same",3,H01L
11728275,2023-08-15,Semiconductor package and manufacturing method thereof,0,H01L
11728272,2023-08-15,Plasma-damage-resistant interconnect structure and methods for manufacturing the same,0,H01L
11728271,2023-08-15,Structure and method for a low-K dielectric with pillar-type air-gaps,0,H01L
11728269,2023-08-15,"Semiconductor device, and associated method and system",1,H01L|H10D
11728264,2023-08-15,Hybrid interconnect structure for self aligned via,0,H01L
11728262,2023-08-15,Metal plate corner structure on metal insulator metal,1,H01L|H10B|H10D
11728256,2023-08-15,Reinforcing package using reinforcing patches,0,H01L
11728254,2023-08-15,Giga interposer integration through chip-on-wafer-on-substrate,4,H01L
11728249,2023-08-15,Semiconductor package and method,0,H01L
11728247,2023-08-15,Manufacturing method of semiconductor structure,2,H01L
11728244,2023-08-15,Semiconductor device and method for forming the same,1,H01L|H10D
11728238,2023-08-15,Semiconductor package with heat dissipation films and manufacturing method thereof,0,H01L
11728233,2023-08-15,Chip package structure with ring structure and method for forming the same,0,H01L
11728229,2023-08-15,Dummy patterns in redundant region of double seal ring,0,H01L
11728227,2023-08-15,Test structure and test method thereof,5,G01R|H01L
11728226,2023-08-15,Deposition system and method,0,C23C|H01J|H01L
11728223,2023-08-15,Semiconductor device and methods of manufacture,2,H01L|H10D
11728222,2023-08-15,Complementary MOS FETS vertically arranged and including multiple dielectric layers surrounding the MOS FETS,1,H01L|H10B|H10D
11728219,2023-08-15,Method for fabricating a semiconductor device,0,H01L|H10D
11728217,2023-08-15,Wafer level package structure and method of forming same,0,H01L
11728216,2023-08-15,Semiconductor device with reduced contact resistance and methods of forming the same,2,H01L|H10D
11728215,2023-08-15,Fin Field-Effect Transistor device and method of forming the same,0,H01L|H10D
11728212,2023-08-15,Integrated circuit structure and manufacturing method thereof,0,H01L|H10D
11728211,2023-08-15,Semiconductor device structure and methods of forming the same,0,H01L
11728209,2023-08-15,Lithography method to reduce spacing between interconnect wires in interconnect structure,0,H01L
11728208,2023-08-15,FETS and methods of forming FETS,1,H01L|H10D
11728206,2023-08-15,Isolation with multi-step structure,0,H01L|H10D
11728190,2023-08-15,System for thinning substrate,0,B24B|H01L
11728181,2023-08-15,Semiconductor device and method,0,C08G|C09D|H01L
11728180,2023-08-15,Chip package structure with conductive adhesive layer,0,H01L
11728173,2023-08-15,Masking layer with post treatment,2,B82Y|H01L|H10D
11728172,2023-08-15,Wafer thinning apparatus having feedback control,0,B24B|H01L
11728171,2023-08-15,Semiconductor device with metal gate fill structure,1,B82Y|G06N|H01L|H10D
11728170,2023-08-15,Contact structure,0,C23C|H01L|H10D
11728169,2023-08-15,Semiconductor device,0,H01L|H10D
11728161,2023-08-15,Spin on carbon composition and method of manufacturing a semiconductor device,1,C09D|G03F|H01L
11728157,2023-08-15,Post-CMP cleaning and apparatus,0,B08B|H01L
11727714,2023-08-15,Fingerprint sensor device and method,0,G06V|H01L
11727188,2023-08-15,Semiconductor device including protruding conductor cell regions,0,G03F|G06F|H10D
11727187,2023-08-15,Transmission gate manufacturing method,0,G03F|G06F|H03K|H10D
11727185,2023-08-15,System for designing semiconductor device,1,G06F|H01L
11727183,2023-08-15,Method of fabricating semiconductor device including standard-cell-adapted power grid arrangement,1,G06F|H01L
11727182,2023-08-15,"PUF cell array, system and method of manufacturing same",1,G06F|H04L|H10D
11727177,2023-08-15,"Integrated circuit design method, system and computer program product",1,G06F
11726747,2023-08-15,Magnetoresistive random-access memory (MRAM) random number generator (RNG) and a related method for generating a random bit,0,G06F|G11C
11726539,2023-08-15,"Power management circuit, system-on-chip device, and method of power management",0,G06F|G11C|Y02D
11726465,2023-08-15,Method for detecting environmental parameter in semiconductor fabrication facility,0,G01N|G05B|H01L|Y02P
11726413,2023-08-15,Overlay marks for reducing effect of bottom layer asymmetry,0,G03F|H01L
11726402,2023-08-15,Method and system for layout enhancement based on inter-cell correlation,0,G03F|G06F|G06N
11726112,2023-08-15,Electromagnetic shielding during wafer stage testing,0,G01R|H01L
11725278,2023-08-15,Systems and methods for a plasma enhanced deposition of material on a semiconductor substrate,0,C23C|H01J|H01L
11725270,2023-08-15,PVD target design and semiconductor devices formed using the same,0,C23C|H01J|H01L
11725120,2023-08-15,Carrier tape system and methods of making and using the same,1,C09J|H01L|H05K
11723284,2023-08-08,Top-interconnection metal lines for a memory array device and methods for forming the same,0,H01L|H10B|H10N
11723218,2023-08-08,Semiconductor device and method for forming the same,2,H01L|H10B|H10D
11723195,2023-08-08,"Semiconductor device having an inter-layer via (ILV), and method of making same",0,G11C|H01L|H10B|H10D
11723194,2023-08-08,Integrated circuit read only memory (ROM) structure,0,H01L|H10B
11723193,2023-08-08,Memory devices and methods of manufacturing thereof,0,B82Y|H01L|H10B|H10D
11723152,2023-08-08,Oxygen and humidity control in storage device,0,H01L|H05K
11721767,2023-08-08,Oxide semiconductor transistor structure in 3-D device and methods of forming the same,0,H01L|H10D
11721763,2023-08-08,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11721762,2023-08-08,Fin field effect transistor (FinFET) device and method for forming the same,0,H01L|H10D
11721760,2023-08-08,Dopant concentration boost in epitaxially formed material,0,H01L|H10D
11721758,2023-08-08,Semiconductor structure and associated fabricating method,1,H01L|H10D
11721752,2023-08-08,Semiconductor device having doped seed layer and method of manufacturing the same,0,H01L|H10D
11721747,2023-08-08,"Integrated circuit, transistor and method of fabricating the same",0,H01L|H10B|H10D
11721746,2023-08-08,Method and structure for FinFET comprising patterned oxide and dielectric layer under spacer features,0,H01L|H10D
11721745,2023-08-08,Methods for increasing germanium concentration of surfaces of a silicon germanium portion of a fin and resulting semiconductor devices,0,H01L|H10D
11721741,2023-08-08,Field-effect transistor and method of forming the same,1,B82Y|H01L|H10D
11721740,2023-08-08,Semiconductor device and method of manufacturing the same,0,H01L|H10D
11721739,2023-08-08,FinFET and gate-all-around FET with insulator having hydrophobic sidewall,0,H01L|H10D
11721721,2023-08-08,"Germanium nitride layers on semiconductor structures, and methods for forming the same",0,B82Y|H01L|H10D
11721701,2023-08-08,Semiconductor circuit with metal structure and manufacturing method,0,H01L|H10D
11721698,2023-08-08,Split stack triple height cell,1,G06F|H10D
11721683,2023-08-08,Mask transfer method (and related apparatus) for a bumping process,0,H01L|H10H
11721676,2023-08-08,Package structure with dummy die,0,H01L
11721666,2023-08-08,Isolation bonding film for semiconductor packages and methods of forming the same,0,H01L|H10D
11721663,2023-08-08,Multi-level stacking of wafers and chips,0,H01L
11721662,2023-08-08,Wafer bonding method and wafer bonding apparatus,0,H01L|Y10T
11721659,2023-08-08,Package structure with warpage-control element,0,H01L
11721644,2023-08-08,Semiconductor package with riveting structure between two rings and method for forming the same,0,H01L
11721643,2023-08-08,Package structure,0,H01L
11721637,2023-08-08,Patterning a transparent wafer to form an alignment mark in the transparent wafer,0,B23Q|H01L
11721635,2023-08-08,Chip package and method of forming the same,1,H01L
11721627,2023-08-08,Graphene layer for reduced contact resistance,0,H01L
11721626,2023-08-08,Semiconductor device with backside spacer and methods of forming the same,0,B82Y|H01L|H10D
11721624,2023-08-08,Patterning approach for improved via landing profile,0,H01L
11721623,2023-08-08,Backside connection structures for nanostructures and methods of forming the same,1,B82Y|H01L|H10D
11721603,2023-08-08,Integrated fan out method utilizing a filler-free insulating material,0,H01L
11721602,2023-08-08,Semiconductor package with stiffener structure,0,H01L
11721598,2023-08-08,Method of forming semiconductor device package having testing pads on an upper die,0,H01L
11721597,2023-08-08,Semiconductor device and manufacturing method of the same,0,H01L
11721594,2023-08-08,Dual channel gate all around transistor device and fabrication methods thereof,0,B82Y|H01L|H10D
11721590,2023-08-08,Semiconductor device and method,0,H01L|H10D
11721589,2023-08-08,"Fin-type field-effect transistor device having substrate with heavy doped and light doped regions, and method of fabricating the same",0,H01L|H10B|H10D
11721588,2023-08-08,Semiconductor structure with cutting depth control and method for fabricating the same,0,H01L|H10D
11721579,2023-08-08,Redistribution lines with protection layers and method forming same,0,H01L
11721576,2023-08-08,Semiconductor devices and methods of manufacturing thereof,0,H01L|H10D
11721572,2023-08-08,Integrated semiconductor die vessel processing workstations,0,H01L
11721567,2023-08-08,System and method for operating the same,0,H01L
11721561,2023-08-08,System and method for supplying chemical solution,0,F04B|F04D|G01R|H01L
11721559,2023-08-08,Integrated circuit package pad and methods of forming,2,H01L
11721555,2023-08-08,Method and system for thinning wafer thereof,0,B05C|C23C|H01L
11721544,2023-08-08,Cut metal gate process for reducing transistor spacing,0,H01L|H10B|H10D
11721541,2023-08-08,Semiconductor arrangement formation,0,H01L|H10F
11720738,2023-08-08,Leakage analysis on semiconductor device,0,G06F|Y02P
11720737,2023-08-08,"Semiconductor structure, device, and method",0,B82Y|G03F|G06F|G09G|H01L|H10D|H10K
11720458,2023-08-08,Memory block age detection,1,G06F|G11C
11720033,2023-08-08,Material management method and system,1,G03F|G06Q
11718812,2023-08-08,Post-CMP cleaning composition for germanium-containing substrate,0,C11D|H01L|H10D
11716910,2023-08-01,MRAM structure for balanced loading,1,H01L|H10B|H10D|H10N
11716859,2023-08-01,"Memory device, semiconductor device, and method of fabricating semiconductor device",4,H01L|H10B|H10N
11716856,2023-08-01,Three-dimensional memory device and method,0,H01L|H10B|H10D
11715779,2023-08-01,Multi-channel devices and methods of manufacture,0,B82Y|H01L|H10D
11715777,2023-08-01,Semiconductor device and method,0,B82Y|H01L|H10D
11715764,2023-08-01,Semiconductor device structure and methods of forming the same,0,B82Y|H01L|H10D
11715763,2023-08-01,Method of forming metal contact for semiconductor device,0,H01L|H10D
11715762,2023-08-01,Transistor gate structures and methods of forming the same,1,B82Y|H01L|H10D
11715761,2023-08-01,Semiconductor device with air gap on gate structure and method for forming the same,1,H01L|H10D
11715756,2023-08-01,Device structure and methods of forming the same,0,H01L|H10D
11715755,2023-08-01,Structure and method for forming integrated high density MIM capacitor,0,H01G|H01L|H10D
11715738,2023-08-01,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11715736,2023-08-01,Semiconductor devices with gate isolation structures and methods of manufacturing thereof,0,H01L|H10D
11715734,2023-08-01,Semiconductor device having improved electrostatic discharge protection,0,H01L|H10D
11715733,2023-08-01,Integrated circuit device and method,2,G06F|H01L|H10D
11715731,2023-08-01,Package structure and method of forming the same,0,H01L
11715728,2023-08-01,Photonic semiconductor device and method of manufacture,2,G02B|H01L|H10F|Y02E
11715727,2023-08-01,Packages and methods of forming packages,0,H01L
11715723,2023-08-01,Wafer on wafer bonding structure,0,H01L
11715717,2023-08-01,Methods of forming integrated circuit packages having adhesion layers over through vias,0,H01L
11715702,2023-08-01,DC and AC magnetic field protection for MRAM device using magnetic-field-shielding structure,0,H01L|H10B|H10N
11715689,2023-08-01,Method of forming metal interconnection,0,H01L|H10D
11715687,2023-08-01,Contact structures for reducing electrical shorts and methods of forming the same,0,H01L|H10D
11715686,2023-08-01,Semiconductor device and method of manufacture,1,H01L
11715681,2023-08-01,Fan-out package structure and method,0,H01L
11715675,2023-08-01,Semiconductor device and manufacturing method thereof,0,H01L
11715674,2023-08-01,Trim wall protection method for multi-wafer stacking,2,H01L|H10D
11715670,2023-08-01,FIN field-effect transistor and method of forming the same,0,H01L|H10D
11715668,2023-08-01,Integrated antenna on interposer substrate,0,H01L|H01Q
11715665,2023-08-01,Height adjustable semiconductor wafer support,0,H01L
11715656,2023-08-01,Chemical liquid supplying system and method of supplying chemical liquid,2,H01L
11715646,2023-08-01,Semiconductor structure and method for forming the same,0,H01L
11715640,2023-08-01,Patterning material including silicon-containing layer and method for semiconductor device fabrication,1,H01L
11715639,2023-08-01,Semiconductor device and fabrication method therefor,0,H01L|H10D
11715638,2023-08-01,Method for forming semiconductor structure,1,H01L
11715637,2023-08-01,Varying temperature anneal for film and structures formed thereby,0,H01L|H10D
11715636,2023-08-01,Method of manufacturing a semiconductor device,0,H01L|H10D
11715501,2023-08-01,Header layout design including backside power rail,1,G11C|H01L|H10B|H10D
11714951,2023-08-01,Geometric mask rule check with favorable and unfavorable zones,2,G03F|G06F
11714949,2023-08-01,Leakage analysis on semiconductor device,0,G06F|Y02P
11714947,2023-08-01,Method and layout of an integrated circuit,0,G03F|G06F|H01L|Y02P
11714946,2023-08-01,Standard cell and semiconductor device including anchor nodes and method of making,0,G06F|H10D
11714717,2023-08-01,Method of correcting errors in a memory array and method of screening weak bits in the same,0,G06F|G11C|H03M
11714705,2023-08-01,Memory address protection circuit and method of operating same,0,G06F
11714570,2023-08-01,Computing-in-memory device and method,0,G06F|G06N|G11C
11713241,2023-08-01,Packaging method and associated packaging structure,0,B81B|B81C|H01L
11711917,2023-07-25,Seal method to integrate non-volatile memory (NVM) into logic or bipolar CMOS DMOS (BCD) technology,0,H01L|H10B|H10D
11710783,2023-07-25,Bipolar junction transistor (BJT) comprising a multilayer base dielectric film,0,H01L|H10D
11710781,2023-07-25,Growth process and methods thereof,0,H01L|H10D
11710779,2023-07-25,Semiconductor device including interface layer and method of fabricating thereof,0,H01L|H10D
11710777,2023-07-25,Semiconductor device and method for manufacture,0,H01L|H10D
11710774,2023-07-25,Method for forming epitaxial source/drain features and semiconductor devices fabricated thereof,1,B82Y|H01L|H10D
11710742,2023-07-25,Semiconductor devices with backside contacts and isolation,0,H01L|H10D
11710712,2023-07-25,Semiconductor device and manufacturing method of the same,0,H01L
11710700,2023-07-25,Graphene-assisted low-resistance interconnect structures and methods of formation thereof,0,H01L
11710667,2023-07-25,Gate-all-around device with trimmed channel and dipoled dielectric layer and methods of forming the same,3,H01L|H10D
11710665,2023-07-25,Semiconductor device and method of manufacture,0,H01L|H10D
11710664,2023-07-25,Semiconductor structure with backside via contact and a protection liner layer,0,H01L|H10D
11710663,2023-07-25,Semiconductor device with fin structures,2,H01L|H10D
11710659,2023-07-25,Metal loss prevention using implantation,0,H01L|H10D
11710657,2023-07-25,Middle-of-line interconnect structure having air gap and method of fabrication thereof,0,H01L|H10D
11710656,2023-07-25,Method of forming semiconductor-on-insulator (SOI) substrate,0,H01L|H10D
11710638,2023-07-25,Gate structure passivating species drive-in method and structure formed thereby,1,H01L|H10D
11710632,2023-07-25,Method of manufacturing at least one semiconductor device on or in a base semiconductor material disposed in a containment structure including a buried layer,0,H01L|H10D
11710622,2023-07-25,Process and related device for removing by-product on semiconductor processing chamber sidewalls,0,C23C|H01J|H01L
11710620,2023-07-25,Semiconductor process chamber with heat pipe,0,C23C|H01J|H01L
11709987,2023-07-25,Method and system for generating layout design of integrated circuit,2,G06F|G06N
11709986,2023-07-25,Boundary cell,1,G06F
11709985,2023-07-25,Semiconductor device including standard cells with combined active region,0,G03F|G06F|H01L
11709153,2023-07-25,Acoustic measurement of fabrication equipment clearance,0,B08B|G01B|G01N|H01L
11708495,2023-07-25,Priming material for substrate coating,0,B05D|C09D|G03F|H01L
11707803,2023-07-25,Apparatus and method for directional etch with micron zone beam and angle control,0,B23K|H01J|H01L
11706930,2023-07-18,Semiconductor device and method for manufacturing the same,1,H01L|H10B|H10D
11706917,2023-07-18,Structure and method for preventing silicide contamination during the manufacture of micro-processors with embedded flash memory,0,G11C|H01L|H10B|H10D
11706914,2023-07-18,Method of forming an array boundary structure to reduce dishing,0,H01L|H10B|H10D
11706525,2023-07-18,Image sensor including light shielding layer and patterned dielectric layer,2,H04N|H10F
11705519,2023-07-18,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11705507,2023-07-18,Semiconductor device and forming method thereof,0,H01L|H10D
11705505,2023-07-18,Gate spacer structure and method of forming same,0,H01L|H10D
11705502,2023-07-18,Method for laterally etching gate spacers,1,H01L|H10D
11705491,2023-07-18,Etch profile control of gate contact opening,0,B82Y|H01L|H10D
11705486,2023-07-18,Isolation structure for active devices,0,H01L|H10D
11705466,2023-07-18,Imaging device,1,H04N|H10F
11705450,2023-07-18,Semiconductor structures and methods of forming the same,0,H01L|H10D
11705449,2023-07-18,Through silicon via design for stacking integrated circuits,0,H01L|H10D
11705423,2023-07-18,Package structure,1,H01L
11705420,2023-07-18,Multi-bump connection to interconnect structure and manufacturing method thereof,0,H01L
11705411,2023-07-18,Chip package with antenna element,0,H01L|H01Q
11705409,2023-07-18,Semiconductor device having antenna on chip package and manufacturing method thereof,1,H01L
11705408,2023-07-18,Semiconductor package,1,H01L
11705407,2023-07-18,Package structure and fabricating method thereof,0,H01L
11705406,2023-07-18,Package structure and method for forming the same,0,H01L
11705393,2023-07-18,Semiconductor device extension insulation,0,H01L|H10D
11705384,2023-07-18,Through vias of semiconductor structure and method of forming thereof,1,H01L
11705381,2023-07-18,High efficiency heat dissipation using thermal interface material film,1,H01L
11705378,2023-07-18,Semiconductor packages and methods of forming the same,1,H01L
11705375,2023-07-18,Etching apparatus and method,0,H01J|H01L
11705372,2023-07-18,Fin loss prevention,0,H01L|H10D
11705360,2023-07-18,Image sensor with dual trench isolation structure,0,H01L|H10F
11705358,2023-07-18,Systems and methods for automated processing ports,0,H01L
11705343,2023-07-18,Integrated circuit package and method of forming thereof,0,H01L
11705340,2023-07-18,Pit-less chemical mechanical planarization process and device structures made therefrom,0,C22C|H01L
11705332,2023-07-18,"Photoresist layer surface treatment, cap layer, and method of forming photoresist pattern",5,G03F|H01L
11705328,2023-07-18,Semiconductor-on-insulator (SOI) substrate and method for forming,1,H01L|H10D
11705327,2023-07-18,Low-k feature formation processes and structures formed thereby,0,H01L|H10D
11705324,2023-07-18,Apparatus and method for wafer cleaning,0,H01L
11704472,2023-07-18,Standard cells and variations thereof within a standard cell library,0,G06F|H10D
11704470,2023-07-18,"Pre-characterization mixed-signal design, placement, and routing using machine learning",0,G06F|G06N
11704469,2023-07-18,Integrated circuit and method of forming the same,0,G03F|G06F|H10D
11704465,2023-07-18,"Integrated circuit, system for and method of forming an integrated circuit",0,G06F|H01L|H03K
11704464,2023-07-18,Integrated circuit including misaligned isolation portions,1,G06F|H01L|H10D
11703761,2023-07-18,Temperature controlling apparatus,0,G01K|G03F|G05D|H01L|H05B
11703754,2023-07-18,Particle prevention method in reticle pod,0,G03F|H01L
11703642,2023-07-18,Protective ring structure to increase waveguide performance,0,G02B|H01L
11703639,2023-07-18,Photonic semiconductor device and method,0,G02B|H01L
11700779,2023-07-11,Method of forming phase-change memory layers on recessed electrodes,2,H01L|H10B|H10N
11699758,2023-07-11,Isolation structure having different distances to adjacent FinFET devices,0,H01L|H10D
11699740,2023-07-11,Electroless plating method for metal gate fill,1,B82Y|C23C|C25D|H01L|H10D
11699739,2023-07-11,Semiconductor device with gate dielectric formed using selective deposition,0,H01L|H10D
11699737,2023-07-11,Integrated circuit with doped low-k side wall spacers for gate spacers,0,H01L|H10D
11699736,2023-07-11,Gate structure and method,1,B82Y|G05B|H01L|H10D|Y02P
11699735,2023-07-11,Gate structure and method,1,B82Y|H01L|H10D
11699701,2023-07-11,Semiconductor device,0,H01L|H10D
11699694,2023-07-11,Method of manufacturing semiconductor package structure,0,H01L
11699691,2023-07-11,Interposer frame and method of manufacturing the same,0,H01L
11699683,2023-07-11,Semiconductor device in 3D stack with communication interface and managing method thereof,0,G06F|H01L|H04L
11699674,2023-07-11,Semiconductor package and method of forming the same,0,H01L
11699673,2023-07-11,Semiconductor package having varying conductive pad sizes,0,H01L
11699669,2023-07-11,Semiconductor package device with integrated inductor and manufacturing method thereof,2,H01F|H01L
11699668,2023-07-11,Semiconductor device package having warpage control and method of forming the same,1,H01L
11699663,2023-07-11,Passivation scheme design for wafer singulation,0,H01L
11699656,2023-07-11,Tank circuit structure and method of making the same,0,H01L|H10D
11699655,2023-07-11,Transistor and fabrication method thereof,0,H01L|H10B|H10D
11699638,2023-07-11,Package and manufacturing method thereof,4,H01L
11699631,2023-07-11,Semiconductor device and manufacturing method thereof,0,H01L
11699621,2023-07-11,Method for patterning a lanthanum containing layer,0,H01L|H10D
11699620,2023-07-11,Shallow trench isolation structures having uniform step heights,0,H01L|H10D
11699619,2023-07-11,Automated transfer and drying tool for process chamber,0,B28D|H01L
11699618,2023-07-11,Low-k dielectric damage prevention,0,H01L
11699609,2023-07-11,Automated nozzle cleaning system,0,B05B|B08B|H01L
11699598,2023-07-11,Semiconductor device,0,H01L
11699597,2023-07-11,Package structure and manufacturing method thereof,0,H01L
11699596,2023-07-11,Metal etching with in situ plasma ashing,0,H01J|H01L
11699589,2023-07-11,Method for forming patterned mask layer,1,H01L|Y10S
11699015,2023-07-11,Circuit arrangements having reduced dependency on layout environment,0,G06F|H01L
11699010,2023-07-11,Method and system for reducing migration errors,1,G03F|G06F
11699009,2023-07-11,Integrated circuit design method and system,0,G06F
11696510,2023-07-04,Diffusion layer for magnetic tunnel junctions,1,H01L|H10B|H10N
11696448,2023-07-04,Memory device and method of forming the same,0,H01L|H10B|H10D
11696437,2023-07-04,Integrated circuit device,0,G06F|H01L|H10B|H10D
11696430,2023-07-04,Two-port SRAM structure,0,G11C|H01L|H10B
11695414,2023-07-04,"Multi-gated I/O system, semiconductor device including and method for generating gating signals for same",0,G06F|H03K
11695076,2023-07-04,FET with wrap-around silicide and fabrication methods thereof,1,B82Y|H01L|H10D
11695063,2023-07-04,Method of forming shaped source/drain epitaxial layers of a semiconductor device,0,H01L|H10D
11695061,2023-07-04,FinFETs with low source/drain contact resistance,0,H01L|H10D
11695055,2023-07-04,Passivation layers for semiconductor devices,1,B82Y|H01L|H10D
11695042,2023-07-04,Transistor contacts and methods of forming the same,0,H01L|H10D
11695039,2023-07-04,Semiconductor device including an active component and a barrier pattern surrounding the active component and method of forming the same,0,H01L|H10D
11695007,2023-07-04,Guard ring capacitor method and structure,2,H01L|H03K|H10D
11695006,2023-07-04,Method of manufacturing a semiconductor device and a semiconductor device,0,A61B|H01L|H10D
11694997,2023-07-04,Backside contact for thermal displacement in a multi-wafer stacked integrated circuit,0,H01L|H10D
11694979,2023-07-04,Isolation structure for bond pad structure,2,H01L|H10F
11694975,2023-07-04,Chip package structure,0,H01L
11694974,2023-07-04,Semiconductor die with warpage release layer structure in package and fabricating method thereof,1,H01L
11694973,2023-07-04,Electromagnetic shielding metal-insulator-metal capacitor structure,0,G06F|H01L|H10D
11694967,2023-07-04,Package structure and method of fabricating the same,1,H01L
11694966,2023-07-04,Chip package and method of forming the same,1,H01L
11694956,2023-07-04,Semiconductor circuit for memory device and method of manufacturing the same,0,G11C|H01L|H10B|H10D
11694955,2023-07-04,Semiconductor device and manufacturing method thereof,0,H01L
11694943,2023-07-04,Semiconductor device including heat dissipation structure and fabricating method of the same,0,H01L|H10D
11694941,2023-07-04,Semiconductor die package with multi-lid structures and method for forming the same,0,H01L
11694939,2023-07-04,"Semiconductor package, integrated optical communication system",0,H01L
11694931,2023-07-04,Metal gate structure cutting process,0,H01L|H10D
11694927,2023-07-04,Formation method of semiconductor device with contact structures,0,H01L|H10D
11694926,2023-07-04,Barrier free interface between beol interconnects,2,H01L
11694924,2023-07-04,Semiconductor device having contact plug,0,H01L|H10D
11694921,2023-07-04,Source/drain isolation structure and methods thereof,0,H01L|H10D
11694909,2023-07-04,"Brush cleaning apparatus, chemical-mechanical polishing (CMP) system and wafer processing method",0,B24B|H01L
11694899,2023-07-04,Interconnect structures and methods and apparatuses for forming the same,0,C23C|H01J|H01L
11694896,2023-07-04,Photoresist developer and method of developing photoresist,1,G03F|H01L
11694889,2023-07-04,Chemical mechanical polishing cleaning system with temperature control for defect reduction,0,B08B|H01L
11694732,2023-07-04,Active random access memory,0,G06F|G11C
11694013,2023-07-04,Integrated circuit and method of manufacturing same,0,G06F|H10D
11694012,2023-07-04,Multiplexer,1,G06F|H01L|H03K|H10D
11693560,2023-07-04,SRAM-based cell for in-memory computing and hybrid computations/storage memory architecture,1,G06F|G11C
11693327,2023-07-04,Apparatus and a method of forming a particle shield,0,G03F|H01L
11693295,2023-07-04,Auto-focusing device and method of fabricating the same,0,B81B|G02B|G03B|H04N|H10N
11691187,2023-07-04,Method for cleaning substrate,0,B08B|B82Y|G03F|H01L
11690228,2023-06-27,Annealed seed layer to improve ferroelectric properties of memory layer,0,H01L|H10B
11688812,2023-06-27,Semiconductor device with treated interfacial layer on silicon germanium,1,H01L|H10D
11688797,2023-06-27,Semiconductor device and forming method thereof,0,B82Y|H01L|H10D
11688794,2023-06-27,Method for epitaxial growth and device,0,H01L|H10B|H10D
11688793,2023-06-27,Integrated circuit structure and manufacturing method thereof,0,B82Y|H01L|H10D
11688791,2023-06-27,Gate structure and method,0,B82Y|H01L|H10D
11688789,2023-06-27,Semiconductor device with reduced flicker noise,1,H01L|H10D
11688787,2023-06-27,Semiconductor device having modified profile metal gate,0,H01L|H10D
11688786,2023-06-27,Semiconductor device and method,1,B82Y|H01L|H10D
11688784,2023-06-27,Transistor layout to reduce kink effect,0,H01L|H10D
11688782,2023-06-27,Semiconductor structure and method for forming the same,0,H01L|H10D
11688769,2023-06-27,Semiconductor device with cap element,0,H01L|H10D
11688767,2023-06-27,Semiconductor device structure and method for forming the same,0,B82Y|H01L|H10D
11688766,2023-06-27,Seal material for air gaps in semiconductor devices,1,H01L|H10D
11688762,2023-06-27,Low warpage high density trench capacitor,0,H01L|H10B|H10D
11688759,2023-06-27,Metal-insulator-metal capacitive structure and methods of fabricating thereof,0,H01L|H10D
11688736,2023-06-27,Multi-gate device and related methods,1,H01L|H10D
11688731,2023-06-27,Integrated circuit device and method,1,G06F|H10D
11688730,2023-06-27,Method and system of manufacturing conductors and semiconductor device which includes conductors,1,H01L|H10B|H10D
11688728,2023-06-27,Integrated circuit structure and method for reducing polymer layer delamination,0,H01L
11688725,2023-06-27,Semiconductor packages,1,G02B|H01L
11688717,2023-06-27,Mechanical wafer alignment detection for bonding process,0,H01L
11688708,2023-06-27,Chip structure and method for forming the same,0,H01L
11688703,2023-06-27,Methods of fabricating semiconductor devices having conductive pad structures with multi-barrier films,0,H01L|H10F
11688702,2023-06-27,Semiconductor devices having an electro-static discharge protection structure,0,H01L|H10D
11688701,2023-06-27,Semiconductor devices having an electro-static discharge protection structure,0,H01L|H10D
11688693,2023-06-27,Semiconductor packages and method of manufacture,0,H01L
11688691,2023-06-27,Method of making standard cells having via rail and deep via structures,0,H01L|H10D
11688685,2023-06-27,Integrated fan-out package with 3D magnetic core inductor,0,H01L|H10D
11688666,2023-06-27,Structures and methods for reducing process charging damages,1,H01L|H10D
11688654,2023-06-27,"Test line structure, semiconductor structure and method for forming test line structure",0,G06F|H01L
11688648,2023-06-27,Gate structure of a semiconductor device and method of forming same,1,H01L|H10D
11688647,2023-06-27,Semiconductor device and method for manufacturing the same,0,H01L|H10D
11688645,2023-06-27,Structure and formation method of semiconductor device with fin structures,0,H01L|H10D
11688644,2023-06-27,Fin isolation structure for FinFET and method of forming the same,0,H01L|H10D
11688639,2023-06-27,Semiconductor device and method,0,H01L
11688633,2023-06-27,Passivation layer for integrated circuit structure and forming the same,0,H01L
11688631,2023-06-27,Semiconductor structure with air gap and method sealing the air gap,0,H01L|H10D
11688625,2023-06-27,Method for manufacturing semiconductor device,0,B82Y|H01L|H10D
11688620,2023-06-27,Shiftless wafer blades,0,B25J|H01L
11688615,2023-06-27,System and method for heating semiconductor wafers,0,H01L
11688610,2023-06-27,Feature patterning using pitch relaxation and directional end-pushing with ion bombardment,0,H01J|H01L|H10D
11688607,2023-06-27,Slurry,0,C09G|C09K|C23F|H01L
11688606,2023-06-27,Tuning threshold voltage through meta stable plasma treatment,1,G03F|H01L|H10D
11688605,2023-06-27,Semiconductor device with two-dimensional materials,1,H01L|H10D
11688591,2023-06-27,Physical vapor deposition apparatus and method thereof,0,C23C|H01J|H01L
11688413,2023-06-27,Method and system for audio recognition of arcing during semiconductor process,0,G06N|G10L|H01L|H04R
11687698,2023-06-27,Electromigration evaluation methodology with consideration of both self-heating and heat sink thermal effects,0,G06F|H10D
11687472,2023-06-27,Interface for semiconductor device and interfacing method thereof,0,G06F|H01L|H03K|H03L
11687454,2023-06-27,Memory circuit and cache circuit configuration,1,G06F|G11C|H01L
11687412,2023-06-27,Processing-in-memory instruction set with homomorphic error correction,0,G06F|H03M
11687102,2023-06-27,Systems and methods for automatic concentration control,0,G05D|H01L
11687011,2023-06-27,Reticle carrier and associated methods,1,G03F|H01L
11686683,2023-06-27,System and method for detecting contamination of thin-films,0,B82Y|C23C|G01N|G06F|G06N
11685648,2023-06-27,MEMS packages and methods of manufacture thereof,0,B81B|B81C|H01L
11685055,2023-06-27,Robot gripper for moving wafer carriers and packing materials and method of operating the same,2,B25J|B65B|H01L
11685015,2023-06-27,Method and system for performing chemical mechanical polishing,0,B24B|H01L|H10D
11683999,2023-06-20,Switching layer scheme to enhance RRAM performance,0,G06F|H10B|H10N
11682730,2023-06-20,Connector via structures for nanostructures and methods of forming the same,2,B82Y|H01L|H10D
11682729,2023-06-20,Methods of forming air spacers in semiconductor devices,0,H01L|H10D
11682716,2023-06-20,Structure of semiconductor device structure having fins,0,H01L|H10D
11682714,2023-06-20,Inner spacer features for multi-gate transistors,0,B82Y|H01L|H10D
11682707,2023-06-20,Contact formation method and related structure,0,H01L|H10D
11682676,2023-06-20,Apparatus and circuits with dual threshold voltage transistors and methods of fabricating the same,0,H01L|H03K|H10D
11682675,2023-06-20,Fin field-effect transistor device and method,1,H01L|H10D
11682671,2023-06-20,Integrated circuit structure and method for manufacturing the same,0,H01L|H10D
11682669,2023-06-20,Metal gate structure and methods thereof,0,H01L|H10D
11682665,2023-06-20,Semiconductor layout with different row heights,0,G06F|H01L|H10D
11682655,2023-06-20,Semiconductor packages and methods of forming the same,2,H01L
11682654,2023-06-20,Semiconductor structure having a sensor device and method of manufacturing the same,0,H01L|H10F
11682652,2023-06-20,Notched wafer and bonding support structure to improve wafer stacking,0,H01L
11682651,2023-06-20,Bump-on-trace interconnect,0,H01L
11682647,2023-06-20,Semiconductor package and method for manufacturing the same,1,H01L
11682645,2023-06-20,Plurality of stacked pillar portions on a semiconductor structure,2,H01L
11682639,2023-06-20,Semiconductor device and method of forming the same,0,H01L
11682638,2023-06-20,Semiconductor structure having multiple dielectric waveguide channels and method for forming semiconductor structure,0,H01L|H01P
11682637,2023-06-20,Air channel formation in packaging process,0,H01L
11682636,2023-06-20,Info structure and method forming same,0,H01L
11682629,2023-06-20,Package structure and manufacturing method thereof,0,H01L|H01Q
11682626,2023-06-20,Chamfered die of semiconductor package and method for forming the same,1,H01L
11682625,2023-06-20,"Interconnection structure, fabricating method thereof, and semiconductor device using the same",0,H01L|H10D
11682624,2023-06-20,Method of forming an interconnect structure having an air gap and structure thereof,1,H01L
11682620,2023-06-20,Graded metallic liner for metal interconnect structures and methods for forming the same,0,H01L
11682619,2023-06-20,"Package component, semiconductor package and manufacturing method thereof",0,H01L
11682618,2023-06-20,Hybrid metal line structure,0,H01L
11682616,2023-06-20,Semiconductor structure and method for forming the same,1,H01L
11682602,2023-06-20,Semiconductor device and method of manufacture,0,H01L
11682599,2023-06-20,Chip package structure with molding layer and method for forming the same,0,H01L
11682594,2023-06-20,Semiconductor structure including interconnection to probe pad with probe mark,0,H01L
11682593,2023-06-20,Interposer test structures and methods,0,G01R|H01L
11682590,2023-06-20,Methods of forming contact features in field-effect transistors,1,H01L|H10D
11682588,2023-06-20,Epitaxial source/drain and methods of forming same,0,H01L|H10D
11682587,2023-06-20,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11682583,2023-06-20,Through-vias and methods of forming the same,0,H01L
11682580,2023-06-20,Interconnect structure and method of forming the same,0,H01L
11682579,2023-06-20,Method of forming trenches with different depths,0,H01L|H10D
11682578,2023-06-20,Multilayer isolation structure for high voltage silicon-on-insulator device,0,H01L|H10D
11682571,2023-06-20,Apparatus and methods for handling die carriers,0,B65G|H01L
11682552,2023-06-20,Apparatus for chemical mechanical polishing process,1,B24B|H01L
11682551,2023-06-20,Wafer structure and trimming method thereof,0,H01L
11682549,2023-06-20,Semiconductor wafer with modified surface and fabrication method thereof,0,H01J|H01L|H10D
11681854,2023-06-20,Generation of layout including power delivery network,1,G06F|Y02E
11681853,2023-06-20,Integrated circuit and method of forming same and a system,2,G06F
11681852,2023-06-20,Optimized layout cell,0,G06F
11681851,2023-06-20,Hierarchical density uniformization for semiconductor feature surface planarization,0,G06F|H01L|Y02P
11681850,2023-06-20,Multi-patterning graph reduction and checking flow method,0,G03F|G06F|Y02P
11681847,2023-06-20,Method of manufacturing semiconductor device and system for same,0,G06F
11681468,2023-06-20,Memory device for scheduling maximum number of memory macros write operations at re-arranged time intervals,1,G06F|Y02D
11681226,2023-06-20,Metal-compound-removing solvent and method in lithography,1,C11D|G03F|H01L
11681225,2023-06-20,Silver patterning and interconnect processes,0,G03F|H01L|H10D
11681221,2023-06-20,EUV photoresist with low-activation-energy ligands or high-developer-solubility ligands,1,G03F|H01L
11679510,2023-06-20,Photoresist bottle replacement system,0,B25J|G03F|G05D|H01L
11678494,2023-06-13,Memory layout for reduced line loading,0,G11C|H01L|H10B|H10N
11678491,2023-06-13,Embedded memory using SOI structures and methods,0,G11C|H01L|H10B|H10D
11677387,2023-06-13,Clock circuit and method of operating the same,0,G06F|G11C|H03K
11677028,2023-06-13,PMOS FinFET,0,H01L|H10D
11677022,2023-06-13,Semiconductor structure and method of forming thereof,2,H01L|H10D
11677015,2023-06-13,Method of manufacturing a semiconductor device and a semiconductor device,0,H01L|H10D
11677014,2023-06-13,FinFET with dummy fins and methods of making the same,0,H01L|H10D
11677012,2023-06-13,Method of manufacturing semiconductor devices,2,H01L|H10D
11677010,2023-06-13,Method of manufacturing a semiconductor device and a semiconductor device,0,B82Y|H01L|H10D
11676997,2023-06-13,High voltage resistor with high voltage junction termination,0,H01L|H10D
11676969,2023-06-13,Semiconductor-on-insulator wafer having a composite insulator layer,1,H01L|H10D
11676958,2023-06-13,Semiconductor device including cumulative sealing structures and method and system for making of same,0,G06F|H01L|H10D
11676957,2023-06-13,"Integrated circuit device, system and method",1,G06F|H01L|H10D
11676943,2023-06-13,Semiconductor structure and manufacturing method thereof,0,H01L
11676942,2023-06-13,Semiconductor structure and method of manufacturing the same,1,H01L
11676939,2023-06-13,Discrete polymer in fan-out packages,0,H01L
11676916,2023-06-13,Structure and formation method of package with warpage-control element,1,H01L
11676908,2023-06-13,System and method for aligned stitching,0,G03F|H01L
11676906,2023-06-13,Chip package and manufacturing method thereof,0,H01L
11676898,2023-06-13,Diffusion barrier for semiconductor device and method,1,H01L
11676896,2023-06-13,Integrated circuit and method for forming the same,1,H01L|H10D
11676895,2023-06-13,Semiconductor device comprising air gaps having different configurations,0,G06F|H01L
11676869,2023-06-13,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11676867,2023-06-13,Method for manufacturing semiconductor structure,0,H01L|H10D
11676862,2023-06-13,Semiconductor device structure and methods of forming the same,0,H01L
11676859,2023-06-13,Contact conductive feature formation and structure,0,H01L|H10D
11676856,2023-06-13,Semiconductor device including polysilicon structures and method of making,0,H01L|H10D
11676855,2023-06-13,Patterning interconnects and other structures by photo-sensitizing method,2,G03F|H01L
11676853,2023-06-13,Interconnect structure,2,H01L
11676852,2023-06-13,Patterning methods for semiconductor devices,0,H01L|H10D
11676850,2023-06-13,Semiconductor device and method of manufacturing the same,0,H01L|H10D
11676841,2023-06-13,Overhead hoist transport device and method of using the same,0,H01L
11676826,2023-06-13,Semiconductor die package with ring structure for controlling warpage of a package substrate,0,H01L
11676822,2023-06-13,Self-aligned double patterning process and semiconductor structure formed using thereof,0,H01L
11676821,2023-06-13,Self-aligned double patterning,2,H01L
11676819,2023-06-13,Method for metal gate cut and structure thereof,0,H01L|H10D
11676641,2023-06-13,Memory systems with vertical integration,1,G11C|H01L|H10B|H10N
11675962,2023-06-13,Vertex-based OPC for opening patterning,0,G03F|G06F
11675961,2023-06-13,Engineering change order cell structure having always-on transistor,0,G03F|G06F|H01L|H03K
11675958,2023-06-13,Lithography simulation method,2,G01N|G03F|G06F
11675957,2023-06-13,Integrated circuit stack verification method and system for performing the same,1,G06F|H01L
11675954,2023-06-13,Method of designing a device,0,G06F
11675953,2023-06-13,Hotspot avoidance method of manufacturing integrated circuits,0,G05B|G06F|G06T|H01L
11675952,2023-06-13,"Integrated circuit, system and method of forming the same",2,G06F|H01L|H10D
11675950,2023-06-13,Method and apparatus for electromigration evaluation,0,G06F
11675949,2023-06-13,Space optimization between SRAM cells and standard cells,0,G06F|H10B|H10D
11675731,2023-06-13,Data protection system and method thereof for 3D semiconductor device,0,G06F
11675505,2023-06-13,Configurable memory storage system,0,G06F|G11C|H04B|H04J
11673223,2023-06-13,Chemical mechanical polishing method,0,B24B|H01L
11672123,2023-06-06,Three-dimensional memory array with local line selector,0,G11C|H01L|H10B
11671010,2023-06-06,Power delivery for multi-chip-package using in-package voltage regulator,1,H01L|H02M
11670723,2023-06-06,Silicon channel tempering,1,B82Y|H01L|H10D
11670720,2023-06-06,Semiconductor device and method,0,H01L|H10D
11670711,2023-06-06,Metal gate electrode of a semiconductor device,0,H01L|H10D
11670704,2023-06-06,Semiconductor device structure with barrier layer,0,H01L|H10D
11670703,2023-06-06,Fin and gate dimensions for optimizing gate formation,0,H01L|H10B|H10D
11670698,2023-06-06,Three-dimensional memory device structures and methods,0,B82Y|H01L|H10B|H10D
11670697,2023-06-06,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11670695,2023-06-06,Semiconductor device and method of manufacture,0,H01L|H10D
11670694,2023-06-06,Dual metal capped via contact structures for semiconductor devices,0,H01L|H10D
11670692,2023-06-06,Gate-all-around devices having self-aligned capping between channel and backside power rail,1,B82Y|H01L|H10D
11670691,2023-06-06,Method for forming source/drain contacts utilizing an inhibitor,1,H01L|H10D
11670690,2023-06-06,Semiconductor device with dielectric spacer liner on source/drain contact,0,H01L|H10D
11670683,2023-06-06,Semiconductor device with implant and method of manufacturing same,1,H01L|H10D
11670681,2023-06-06,Method of forming fully strained channels,0,H01L|H10D
11670672,2023-06-06,Capacitor structure with low capacitance,0,H01L|H10D
11670670,2023-06-06,Manufacturing method of package,0,H01F|H01L|H10D
11670651,2023-06-06,Pixel array including octagon pixel sensors,0,H04N|H10F
11670621,2023-06-06,Die stack structure,1,H01L
11670617,2023-06-06,Packages formed using RDL-last process,1,H01L
11670610,2023-06-06,Method and system for verifying integrated circuit stack having photonic device,0,G01R|G06F|H01L
11670609,2023-06-06,Method for manufacturing a semiconductor device including patterning a polymer layer to reduce stress,0,H01L
11670608,2023-06-06,Prevention of metal pad corrosion due to exposure to halogen,1,H01L|H10D
11670604,2023-06-06,Semiconductor arrangement and method of making,2,H01L
11670601,2023-06-06,Stacking via structures for stress reduction,0,H01L
11670597,2023-06-06,Method for forming package structure,0,H01L
11670595,2023-06-06,Semiconductor device structure and methods of forming the same,0,H01L
11670594,2023-06-06,Redistribution layer features,0,H01L
11670593,2023-06-06,Package-on-package (POP) electronic device and manufacturing method thereof,0,H01L
11670590,2023-06-06,Chip structure with etch stop layer and method for forming the same,0,H01L
11670586,2023-06-06,Semiconductor device with source resistor and manufacturing method thereof,1,G05F|H01L|H10D
11670584,2023-06-06,Semiconductor structure with ultra thick metal and manufacturing method thereof,0,H01L
11670582,2023-06-06,Package structure and method of fabricating the same,0,H01L
11670581,2023-06-06,Interconnect structure,0,H01L|H10D
11670579,2023-06-06,Semiconductor structure and method of manufacturing the same,0,H01L|H10D
11670577,2023-06-06,Chip package with redistribution structure having multiple chips,0,H01L
11670575,2023-06-06,"Package structure, RDL structure comprising redistribution layer having ground plates and signal lines",1,H01L
11670573,2023-06-06,Low-stress passivation layer,0,H01L
11670562,2023-06-06,Heat dissipation structures,2,H01L
11670553,2023-06-06,Gate stack treatment,2,H01L|H10D
11670552,2023-06-06,Methods for forming fin field-effect transistors,0,H01L|H10D
11670547,2023-06-06,Semiconductor arrangement and method of making,0,C23C|H01L
11670546,2023-06-06,Semiconductor structure and manufacturing method thereof,0,H01L
11670544,2023-06-06,Via-first process for connecting a contact and a gate electrode,0,H01L|H10B
11670541,2023-06-06,Methods of manufacturing semiconductor device using phase shift mask,0,H01L
11670539,2023-06-06,Method of making a semiconductor arrangement,0,H01L
11670524,2023-06-06,Fully automated wafer debonding system and method thereof,0,B32B|H01L
11670519,2023-06-06,Redistribution structures for semiconductor packages and methods of forming the same,0,H01L
11670501,2023-06-06,Semiconductor device structure with resistive elements,0,H01L|H10D
11670500,2023-06-06,Treatment system and method,0,H01L|H10D
11670499,2023-06-06,Method of forming conductive feature including cleaning step,0,H01L
11670490,2023-06-06,Integrated circuit fabrication system with adjustable gas injector,0,H01J|H01L
11669957,2023-06-06,Semiconductor wafer measurement method and system,0,G06T|G06V
11669671,2023-06-06,Semiconductor device including PG-aligned cells and method of generating layout of same,2,G06F|H10D
11669670,2023-06-06,Photomask and method for manufacturing photomask and semiconductor structure thereof,0,G03F|G06F|H01L
11669669,2023-06-06,Circuit layouts and related methods,1,G06F|H01L|H10D
11669664,2023-06-06,System on chip (SOC) current profile model for integrated voltage regulator (IVR) co-design,1,G06F|H01L|Y02E
11668639,2023-06-06,Method for processing a substrate by using fluid flowing through a particle detector,0,G01N|H01L
11668019,2023-06-06,Method of controlling chemical concentration in electrolyte,0,C25D|F16K|H01L
11666951,2023-06-06,Wafer handler cleaning tool,0,B08B|H01L
11665897,2023-05-30,Improving surface topography by forming spacer-like components,0,H01L|H10B|H10D
11665890,2023-05-30,One-time programmable memory device including anti-fuse element and manufacturing method thereof,0,H01L|H10B
11664790,2023-05-30,Selector-based random number generator and method thereof,0,G06F|H03K|H03L
11664776,2023-05-30,Band stop filter structure and method of forming,0,H01F|H01L|H03H|H10D
11664456,2023-05-30,Semiconductor structures and methods of forming thereof,0,H01L|H10D
11664444,2023-05-30,Fin field-effect transistor with void and method of forming the same,0,H01L|H10D
11664442,2023-05-30,Semiconductor device gate spacer structures and methods thereof,0,H01L|H10D
11664441,2023-05-30,Nanosheet field-effect transistor device and method of forming,1,B82Y|H01L|H10D
11664423,2023-05-30,Method for forming a source/drain of a semiconductor device having an insulating stack in a recess structure,0,H01L|H10D
11664420,2023-05-30,Semiconductor device and method,0,B82Y|H01L|H10D
11664411,2023-05-30,Semiconductor structure having integrated inductor therein,1,H01L|H10D
11664380,2023-05-30,Semiconductor device and method of manufacturing the same,0,H01L|H10D
11664374,2023-05-30,Backside interconnect structures for semiconductor devices and methods of forming the same,3,H01L|H10D
11664350,2023-05-30,Semiconductor device and method of manufacture,0,H01L
11664349,2023-05-30,Stacked chip package and methods of manufacture thereof,0,H01L
11664336,2023-05-30,Bonding structure and method of forming same,2,H01L|H10H
11664325,2023-05-30,Semiconductor structure and method of fabricating the same,2,H01L
11664323,2023-05-30,Semiconductor package and method,1,H01L
11664322,2023-05-30,Multi-stacked package-on-package structures,0,H01L
11664315,2023-05-30,Structure with interconnection die and method of making same,0,H01L
11664311,2023-05-30,Method and structure to reduce cell width in semiconductor device,0,G06F|H01L|H10D
11664308,2023-05-30,Interconnect structure and method of forming the same,0,H01L
11664306,2023-05-30,Semiconductor structure and manufacturing method thereof,1,H01L|H10D
11664300,2023-05-30,Fan-out packages and methods of forming the same,0,H01L
11664287,2023-05-30,Packaged semiconductor devices and methods of packaging semiconductor devices,0,H01L|H10D
11664286,2023-05-30,Method for forming package structure,0,H01L
11664280,2023-05-30,Semiconductor devices with backside air gap dielectric,1,H01L|H10D
11664279,2023-05-30,Multiple threshold voltage implementation through lanthanum incorporation,0,H01L|H10D
11664278,2023-05-30,Semiconductor device with L-shape conductive feature and methods of forming the same,0,H01L|H10D
11664272,2023-05-30,Etch profile control of gate contact opening,1,H01L
11664268,2023-05-30,Dummy fin structures and methods of forming same,1,H01L|H10D
11664265,2023-05-30,Systems and methods for robotic arm sensing,0,H01L
11664260,2023-05-30,Systems and methods for orientator based wafer defect sensing,0,G01N|H01L
11664258,2023-05-30,Method for PUF generation using variations in transistor threshold voltage and subthreshold leakage current,0,B25J|G09C|G11C|H01L|H04L|Y04S
11664237,2023-05-30,Semiconductor device having improved overlay shift tolerance,0,H01L|H10D
11664235,2023-05-30,Photoresist removal,0,G03F|H01L
11664230,2023-05-30,Semiconductor device structure with silicide,0,H01L|H10D
11664218,2023-05-30,Semiconductor device and method,0,H01L|H10D
11664213,2023-05-30,"Bevel edge removal methods, tools, and systems",0,A46B|B08B|B24B|H01L
11664206,2023-05-30,Arcing protection method and processing tool,0,C23C|G05B|H01J|H01L
11663392,2023-05-30,Timing driven cell swapping,1,G06F
11663389,2023-05-30,Circuit layout,1,G06F
11663387,2023-05-30,Fault diagnostics,0,G01R|G06F|G11C
11662762,2023-05-30,Clock duty cycle adjustment and calibration circuit and method of operating same,0,G06F|H03C|H03K|H03L
11662656,2023-05-30,Mask and method of forming the same,1,G03F|H01L
11661337,2023-05-30,Comb electrode release process for MEMS structure,0,B81B|B81C|H01L
11659703,2023-05-23,Integrated circuit with embedded high-density and high-current SRAM macros,2,B82Y|G11C|H01L|H10B|H10D
11658392,2023-05-23,Package structure,0,H01L|H01Q
11658248,2023-05-23,Flash memory device with three-dimensional half flash structure and methods for forming the same,1,H01L|H10B|H10D
11658245,2023-05-23,Semiconductor device and method of manufacturing,0,B82Y|H01L|H10D
11658244,2023-05-23,Semiconductor device structure,0,H01L|H10D
11658230,2023-05-23,Method for forming a semiconductor structure including plasma cleaning operations,0,H01L|H10D
11658226,2023-05-23,Backside gate contact,1,B82Y|H01L|H10D
11658225,2023-05-23,Fin field-effect transistor and method of forming the same,0,H01L|H10D
11658220,2023-05-23,Drain side recess for back-side power rail device,0,B82Y|H01L|H10D
11658216,2023-05-23,Method and structure for metal gate boundary isolation,0,H01L|H10D
11658215,2023-05-23,Method of forming contact structures,1,H01L|H10D
11658206,2023-05-23,Deep trench structure for a capacitive device,0,H01G|H01L|H10D
11658182,2023-05-23,Integrated circuit device with high mobility and system of forming the integrated circuit,1,H01L|H10D
11658172,2023-05-23,Hybrid bonding with through substrate via (TSV),0,H01L
11658164,2023-05-23,Electronics card including multi-chip module,1,H01L
11658158,2023-05-23,Die to die interface circuit,0,H01L
11658157,2023-05-23,"Integrated circuit including a first semiconductor wafer and a second semiconductor wafer, semiconductor device including a first semiconductor wafer and a second semiconductor wafer and method of manufacturing same",1,H01L|H10D
11658153,2023-05-23,Forming recesses in molding compound of wafer to reduce stress,0,H01L|H10D
11658150,2023-05-23,System on integrated chips and methods of forming same,0,H01L
11658143,2023-05-23,Bump-on-trace design for enlarge bump-to-trace distance,0,H01L|H05K|H10D|Y02P
11658134,2023-05-23,"Inductor structure, semiconductor package and fabrication method thereof",1,H01L|H03H|H05K|H10D
11658120,2023-05-23,Porogen bonded gap filling material in semiconductor manufacturing,0,H01L|H10D
11658119,2023-05-23,Backside signal interconnection,0,B82Y|H01L|H10D
11658114,2023-05-23,Fusible structures and methods of manufacturing same,2,H01L|H10B
11658105,2023-05-23,Semiconductor package and manufacturing method thereof,0,H01L|H01Q
11658097,2023-05-23,Manufacturing method for semiconductor device including through die hole,0,H01L
11658092,2023-05-23,Thermal interconnect structure for thermal management of electrical interconnect structure,1,H01L
11658091,2023-05-23,Methods of manufacturing semiconductor packaging device and heat dissipation structure,0,H01L
11658088,2023-05-23,Structures and methods for heat dissipation of semiconductor devices,1,H01L
11658085,2023-05-23,Integrated circuit package and method,0,H01L
11658074,2023-05-23,Structure and method for FinFET device with source/drain modulation,0,H01L|H10D
11658069,2023-05-23,Method for manufacturing a semiconductor device having an interconnect structure over a substrate,3,H01L
11658065,2023-05-23,"Chemical mechanical polishing slurry composition, method for chemical mechanical polishing and method for forming connecting structure",0,C09G|C09K|H01L
11658064,2023-05-23,Interconnect structure with dielectric cap layer and etch stop layer stack,0,H01L
11658049,2023-05-23,Electromigration evaluation methodology with consideration of thermal and signal effects,0,G06F|H01L
11658044,2023-05-23,Thermally conductive structure for heat dissipation in semiconductor packages,1,H01L
11658032,2023-05-23,Semiconductor epitaxy bordering isolation structure,0,H01L|H10D
11658031,2023-05-23,Implantation mask formation,1,H01L|H10F
11657492,2023-05-23,Reticle backside inspection method,0,G03F|G06T|H04N
11657199,2023-05-23,Method for analyzing electromigration (EM) in integrated circuit,0,G06F
11656553,2023-05-23,Method for forming semiconductor structure,0,G03F|H01L
11654461,2023-05-23,Plasma ashing method using residue gas analyzer,0,B08B|G03F|H01J|H01L
11653581,2023-05-16,RRAM device structure and manufacturing method,0,G06N|G11C|H10B|H10N
11653501,2023-05-16,"Ferroelectric memory device, manufacturing method of the ferroelectric memory device and semiconductor chip",0,H01L|H10B|H10D
11653500,2023-05-16,Memory array contact structures,0,G11C|H01L|H10B|H10D
11653492,2023-05-16,Memory devices and methods of manufacturing thereof,1,B82Y|H01L|H10B|H10D
11652673,2023-05-16,Decision feedback equalization embedded in slicer,1,H04L
11652171,2023-05-16,Contact for semiconductor device and method of forming thereof,0,H01L|H10D
11652160,2023-05-16,Fin-like field effect transistor patterning methods for achieving fin width uniformity,0,H01L|H10D
11652158,2023-05-16,Field-effect transistor device with gate spacer structure,1,H01L|H10D
11652155,2023-05-16,Air spacer and method of forming same,0,H01L|H10D
11652149,2023-05-16,Common rail contact,3,H01L|H10D
11652148,2023-05-16,Method of selective film deposition and semiconductor feature made by the method,0,H01L|H10B|H10D
11652141,2023-05-16,Strained nanowire CMOS device and method of forming,0,H01L|H10D
11652136,2023-05-16,Semiconductor arrangement,0,H01L|H10D
11652086,2023-05-16,Packages with stacked dies and methods of forming the same,0,H01L
11652075,2023-05-16,Honeycomb pattern for conductive features,0,H01L
11652063,2023-05-16,Semiconductor package and method of forming the same,0,H01L
11652058,2023-05-16,Substrate loss reduction for semiconductor devices,0,H01L|H10D
11652055,2023-05-16,Interconnect structure with hybrid barrier layer,0,H01L
11652054,2023-05-16,Dielectric on wire structure to increase processing window for overlying via,0,H01L
11652053,2023-05-16,Semiconductor device and method for forming the same,0,H01L
11652049,2023-05-16,Semiconductor device and method of forming thereof,0,H01L
11652044,2023-05-16,Contact structure and method of making,0,H01L|H10D
11652043,2023-05-16,Integrated circuit structure with backside via,0,B82Y|H01L|H10D
11652041,2023-05-16,Semiconductor device and layout design thereof,0,H01L|H10D
11652037,2023-05-16,Semiconductor package and method of manufacture,1,H01L
11652025,2023-05-16,Through-substrate via formation to enlarge electrochemical plating window,1,H01L|H10F
11652007,2023-05-16,Metrology method,1,G01N|H01L
11652003,2023-05-16,Gate formation process,0,H01L|H10D
11652002,2023-05-16,Isolation structures for transistors,0,B82Y|H01L|H10D
11651996,2023-05-16,Semiconductor device and method for manufacturing the same,0,H01L|H10D
11651994,2023-05-16,Processes for reducing leakage and improving adhesion,3,H01L
11651993,2023-05-16,Etch stop layer for semiconductor devices,0,H01L
11651984,2023-05-16,Multiple transport carrier docking device,2,H01L
11651981,2023-05-16,Method and system for map-free inspection of semiconductor devices,0,G01B|G01N|G06T|H01L|H04N
11651972,2023-05-16,Method of manufacturing semiconductor devices using directional process,0,H01J|H01L
11651961,2023-05-16,Patterning process of a semiconductor structure with enhanced adhesion,0,G03F|H01L
11651136,2023-05-16,Method and system of forming semiconductor device,0,G06F
11651134,2023-05-16,Method of certifying safety levels of semiconductor memories in integrated circuits,0,G06F|G11C|H10B
11651133,2023-05-16,Integrated circuit and method of forming same,0,G06F|H10D|Y02P
11650500,2023-05-16,Photoresist and method of formation and use,0,G03F|H01L
11647636,2023-05-09,Memory devices,2,H01L|H10B|H10D
11646346,2023-05-09,Contact structure with air spacer for semiconductor device and method for forming the same,0,H01L|H10D
11646317,2023-05-09,"Integrated circuit device, method, and system",0,G06F|H10D
11646313,2023-05-09,"Semiconductor and circuit structures, and related methods",1,H01L|H10D
11646308,2023-05-09,Through silicon via design for stacking integrated circuits,0,H01L|H10D
11646296,2023-05-09,Semiconductor package and manufacturing method of semiconductor package,0,H01L
11646293,2023-05-09,Semiconductor structure and method,0,B23K|H01L
11646281,2023-05-09,Semiconductor structures,1,H01L|H10D
11646256,2023-05-09,Heterogeneous fan-out structure and method of manufacture,0,H01L
11646255,2023-05-09,Chip package structure including a silicon substrate interposer and methods for forming the same,1,H01L
11646247,2023-05-09,Ion through-substrate via,0,H01L|H10D|H10F|H10K
11646234,2023-05-09,Method for FinFET fabrication and structure thereof,1,H01L|H10D
11646231,2023-05-09,Semiconductor device and method,0,H01L|H10D
11646220,2023-05-09,Raised via for terminal connections on different planes,0,H01L
11645443,2023-05-09,Method of modeling a mask by taking into account of mask pattern edge interaction,0,G03F|G06F
11642682,2023-05-09,Pipe design for prevent drip,0,B05B|B08B|H01L
11641064,2023-05-02,3D IC antenna array with laminated high-k dielectric,0,H01L|H01Q
11640986,2023-05-02,Implantation and annealing for semiconductor device,0,H01L|H10D
11640983,2023-05-02,Semiconductor device and method,1,B82Y|H01L|H10D
11640978,2023-05-02,Low-k feature formation processes and structures formed thereby,0,H01L|H10D
11640971,2023-05-02,Deep trench capacitor including self-aligned plate contact via structures and methods of forming the same,1,H01L|H10D
11640962,2023-05-02,Semiconductor structure,0,H01L|H10B|H10D
11640958,2023-05-02,Packaged die and RDL with bonding structures therebetween,1,H01L
11640954,2023-05-02,Semiconductor package structure,0,H01L
11640941,2023-05-02,Semiconductor devices including metal gate protection and methods of fabrication thereof,1,B82Y|H01L|H10D
11640940,2023-05-02,Methods of forming interconnection structure including conductive graphene layers,0,H01L
11640936,2023-05-02,Interconnect structures and methods of fabrication thereof,0,H01L|H10D
11640935,2023-05-02,Semiconductor package and manufacturing method thereof,0,G02B|H01L
11640928,2023-05-02,Heat dispersion layers for double sided interconnect,0,H01L
11640924,2023-05-02,Structure and method for interconnection with self-alignment,0,H01L
11637547,2023-04-25,Flip-flop cell,1,G06F|H03K
11637207,2023-04-25,Gate-all-around structure and methods of forming the same,1,B82Y|H01L|H10D
11637206,2023-04-25,Metal gate structure and methods of fabricating thereof,0,H01L|H10D
11637204,2023-04-25,FinFET isolation structure,0,H01L|H10D
11637186,2023-04-25,Field effect transistor having gate contact and source/drain contact separated by a gap,1,H01L|H10D
11637109,2023-04-25,Source/drain feature separation structure,0,B82Y|H01L|H10B|H10D
11637108,2023-04-25,Memory array circuit and method of manufacturing same,2,G06F|H01L|H10B|H10D
11637102,2023-04-25,Gate isolation for multigate device,1,B82Y|H01L|H10D
11637101,2023-04-25,Semiconductor device and manufacturing method thereof,1,B82Y|H01L|H10D
11637099,2023-04-25,Forming ESD devices using multi-gate compatible processes,0,H01L|H10D
11637098,2023-04-25,Pin modification for standard cells,1,G06F|H10D
11637097,2023-04-25,Method of manufacturing package structure,1,H01L|H10D
11637087,2023-04-25,Multi-chip device and method of formation,2,H01L
11637086,2023-04-25,Sawing underfill in packaging processes,0,H01L
11637084,2023-04-25,Semiconductor package having a through intervia through the molding compound and fan-out redistribution layers disposed over the respective die of the stacked fan-out system-in-package,0,H01L
11637078,2023-04-25,Coaxial through via with novel high isolation cross coupling method for 3D integrated circuits,1,H01L
11637072,2023-04-25,Semiconductor package and method of manufacturing the same,0,H01L
11637069,2023-04-25,Semiconductor device with V2V rail and methods of making same,0,H01L|H10D
11637067,2023-04-25,Semiconductor device including back side power supply circuit,1,H01L|H10D
11637066,2023-04-25,Integrated circuit and method for forming the same,1,H01L|H10D
11637064,2023-04-25,Advanced metal connection with metal cut,0,H01L|H10D
11637062,2023-04-25,Interconnect structure and method for manufacturing the interconnect structure,0,H01L
11637054,2023-04-25,Semiconductor package and method of manufacturing the same,1,H01L
11637046,2023-04-25,Semiconductor memory device having composite dielectric film structure and methods of forming the same,0,H01L|H10B|H10D
11637042,2023-04-25,Self-aligned metal gate for multigate device,2,B82Y|H01L|H10D
11637027,2023-04-25,Thermal reflector device for semiconductor fabrication tool,0,C23C|H01L
11637021,2023-04-25,Metal heterojunction structure with capping metal layer,0,C09G|H01L
11637018,2023-04-25,Barrier layer for contact structures of semiconductor devices,0,H01L|H10D
11637010,2023-04-25,System and method of forming a porous low-k structure,0,H01L|H10D
11636884,2023-04-25,Back-up and restoration of register data,1,G06F|G11C
11636249,2023-04-25,Integrated circuit and layout method for standard cell structures,1,G06F|H10D|Y02P
11636248,2023-04-25,Metal cut region location system,0,G06F
11635695,2023-04-25,Method for reducing line-end space in integrated circuit patterning,1,G03F|H01J|H01L
11635566,2023-04-25,Package and method of forming same,0,G02B|H01L
11631993,2023-04-18,Wireless charging devices having wireless charging coils and methods of manufacture thereof,0,H01F|H01L|H02J
11631770,2023-04-18,Structure and formation method of semiconductor device with stressor,2,B82Y|H01L|H10D
11631768,2023-04-18,Semiconductor device and method of manufacturing thereof,0,H01L|H10D
11631755,2023-04-18,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11631754,2023-04-18,Method of fabricating semiconductor device,0,H01L|H10D
11631750,2023-04-18,Semiconductor structure and manufacturing method thereof,0,H01L|H10D
11631749,2023-04-18,Method of fabricating semiconductor device,0,H01L|H10D
11631746,2023-04-18,Semiconductor device and method of manufacture,3,H01L|H10D
11631736,2023-04-18,Epitaxial source/drain feature with enlarged lower section interfacing with backside via,1,B82Y|H01L|H10D
11631682,2023-04-18,Metal isolation testing in the context of memory cells,0,G06F|G11C|H01L|H10B
11631661,2023-04-18,Integrated circuit having angled conductive feature,1,G06F|H01L|H10D
11631658,2023-04-18,Under-bump-metallization structure and redistribution layer design for integrated fan-out package with integrated passive device,0,H01G|H01L
11631654,2023-04-18,Sawing underfill in packaging processes,0,H01L
11631652,2023-04-18,Method and apparatus for bonding semiconductor substrate,0,H01L|H10D
11631648,2023-04-18,Bump structure having a side recess and semiconductor structure including the same,0,H01L|Y10T
11631640,2023-04-18,Metal loss prevention in conductive structures,0,H01L|H10D
11631639,2023-04-18,Method of fabricating self-aligned via structures,1,H01L
11631638,2023-04-18,Semiconductor structure having an anchor-shaped backside via,1,H01L|H10D
11631629,2023-04-18,Semiconductor device and manufacturing method thereof,0,H01L
11631621,2023-04-18,Semiconductor device structure with magnetic element,0,H01L|H10D
11631618,2023-04-18,Thickness sensor for conductive features,0,B24B|G01B|H01L
11631612,2023-04-18,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11631611,2023-04-18,Wafer level chip scale packaging intermediate structure apparatus and method,0,H01L|H05K
11630479,2023-04-18,Apparatus for adjusting skew of circuit signal and adjusting method thereof,0,G06F
11630393,2023-04-18,Apparatus and method for generating extreme ultraviolet radiation,0,G03F|G06F|H05G
11630271,2023-04-18,Package structure,0,G02B|H01L
11626719,2023-04-11,Electrostatic discharge (ESD) protection circuit and method of operating the same,3,H01L|H02H|H10D
11626518,2023-04-11,FinFET device and methods of forming the same,0,H01L|H10D
11626508,2023-04-11,Structure of a fin field effect transistor (FinFET),0,H01L|H10D
11626507,2023-04-11,Method of manufacturing FinFETs having barrier layers with specified SiGe doping concentration,2,B82Y|H01L|H10D
11626505,2023-04-11,Dielectric inner spacers in multi-gate field-effect transistors,0,H01L|H10D
11626495,2023-04-11,Protective liner for source/drain contact to prevent electrical bridging while minimizing resistance,1,H01L|H10B|H10D
11626494,2023-04-11,Epitaxial backside contact,2,H01L|H10D
11626493,2023-04-11,Semiconductor device structure,1,B82Y|H01L|H10D
11626400,2023-04-11,Semiconductor device structure incorporating air gap,0,H01L|H10D
11626378,2023-04-11,"Interconnect structures, packaged semiconductor devices, and methods of packaging semiconductor devices",0,G06F|H01L
11626369,2023-04-11,"Integrated circuit, system and method of forming same",0,H01L|H10D
11626368,2023-04-11,Semiconductor device having fuse array and method of making the same,3,G06F|H01L
11626344,2023-04-11,Adhesive and thermal interface material on a plurality of dies covered by a lid,2,H01L|H10D
11626343,2023-04-11,Semiconductor device with enhanced thermal dissipation and method for making the same,4,H01L
11626341,2023-04-11,Package structure,0,H01L
11626339,2023-04-11,Integrated circuit package and method,0,H01L
11626328,2023-04-11,Strain enhancement for FinFETs,0,H01L|H10D
11626327,2023-04-11,Methods of fabricating semiconductor devices with mixed threshold voltages boundary isolation of multiple gates and structures formed thereby,0,B82Y|H01L|H10D
11626320,2023-04-11,"Method for manufacturing semiconductor device, method for packaging semiconductor chip, method for manufacturing shallow trench isolation (STI)",0,H01L|H10D
11626315,2023-04-11,Semiconductor structure and planarization method thereof,0,H01L|H10D
11626304,2023-04-11,Machine learning on overlay management,1,G03F|G05B|H01L
11626300,2023-04-11,Wafer holding pins and methods of using the same,0,B08B|H01L
11626296,2023-04-11,Fan-out structure and method of fabricating the same,0,H01L
11626293,2023-04-11,Method of manufacturing a semiconductor device,0,G03F|H01L
11626292,2023-04-11,Pattern formation method and method for manufacturing a semiconductor device,0,H01L
11626285,2023-04-11,Method of manufacturing a semiconductor device,0,G03F|H01L
11626157,2023-04-11,SRAM power-up random number generator,1,G06F|G11C
11625940,2023-04-11,Fingerprint sensor device and method,0,G06V|H01L
11624985,2023-04-11,Methods of defect inspection,0,G01N|G03F|G06T|H01L
11621352,2023-04-04,Semiconductor device and method of manufacturing the same,2,H01L|H10D
11621350,2023-04-04,Transistor structure and method with strain effect,0,H01L|H10D
11621343,2023-04-04,Method of manufacturing semiconductor devices and semiconductor devices,1,H01L|H10D
11621342,2023-04-04,"Semiconductor device, method, and tool of manufacture",0,B24B|H01L|H10D
11621338,2023-04-04,Gate stack treatment for ferroelectric transistors,0,H01L|H10B|H10D
11621317,2023-04-04,Semiconductor device structure with magnetic element covered by polymer material,1,H01F|H01L|H10D
11621268,2023-04-04,Semiconductor device and manufacturing method thereof,0,H01L|H10B|H10D
11621267,2023-04-04,Compact electrical connection that can be used to form an SRAM cell and method of making the same,0,G11C|H01L|H10B|H10D
11621263,2023-04-04,Semiconductor device with short-resistant capacitor plate,0,H01L|H10D
11621248,2023-04-04,Bonded wafer device structure and methods for making the same,0,H01L
11621244,2023-04-04,Integrated circuit package and method,2,H01L
11621235,2023-04-04,Structures and methods for reducing thermal expansion mismatch during integrated circuit packaging,0,H01L
11621224,2023-04-04,Contact features and methods of fabricating the same in semiconductor devices,1,H01L|H10D
11621214,2023-04-04,Semiconductor package and method for manufacturing the same,0,H01L
11621205,2023-04-04,Underfill structure for semiconductor packages and methods of forming the same,0,H01L
11621195,2023-04-04,Semiconductor device and method of manufacturing the same,1,B82Y|H01L|H10D
11621191,2023-04-04,Method for fabricating a semiconductor device,0,H01L|H10D
11621186,2023-04-04,Simultaneous bonding approach for high quality wafer stacking applications,0,H01L
11621165,2023-04-04,Blocking structures on isolation structures,0,H01L|H10D
11621046,2023-04-04,"EFuse circuit, method, layout, and structure",0,G06F|G11C|H01L|H10B|H10D
11621040,2023-04-04,System and method applied with computing-in-memory,0,G06F|G11C
11621036,2023-04-04,Method of operating an integrated circuit and integrated circuit,0,G06F|G11C
11620426,2023-04-04,Automated system and method for circuit design,2,G06F
11620423,2023-04-04,Attribute-point-based timing constraint formal verification,1,G06F
11619974,2023-04-04,Method of manufacturing a semiconductor device for attaching to a flexible display,0,G02F|G06F|G09F|H01L|H10D|H10K|Y02E|Y02P
11616841,2023-03-28,"Remote mapping of circuit speed variation due to process, voltage and temperature using a network of digital sensors",0,G01K|G01R|G06F|H04L
11616631,2023-03-28,Integrated circuit with radio frequency interconnect,1,H04L|H04W|Y02D
11616143,2023-03-28,Semiconductor devices with backside power rail and methods of fabrication thereof,0,H01L|H10D
11616133,2023-03-28,Fin field-effect transistor device and method,0,H01L|H10D
11616132,2023-03-28,Semiconductor device and methods of manufacture,0,H01L|H10D
11616125,2023-03-28,Integrated circuit device and manufacturing method thereof,0,H01L|H10B|H10D
11616124,2023-03-28,Method of making fin field effect transistor (FinFET) device,1,H01L|H10D
11616122,2023-03-28,Germanium containing nanowires and methods for forming the same,0,B82Y|H01L|H10D
11616080,2023-03-28,Three-dimensional memory device with ferroelectric material,1,H01L|H10B|H10D
11616067,2023-03-28,Method of making semiconductor device which includes Fins,0,H01L|H10B|H10D
11616062,2023-03-28,Gate isolation for multigate device,4,B82Y|H01L|H10D
11616061,2023-03-28,Cut metal gate with slanted sidewalls,0,H01L|H10D
11616055,2023-03-28,Integrated circuit and method of forming the same,0,B82Y|G06F|H01L|H10D|H10K
11616054,2023-03-28,Gate structure for semiconductor devices,0,G06F|H01L|H10D
11616037,2023-03-28,Integrated fan-out package and manufacturing method thereof,0,H01L
11616034,2023-03-28,"Integrated circuit structure, and method for forming thereof",0,H01L
11616029,2023-03-28,Delamination sensor,0,H01L
11616026,2023-03-28,Semiconductor device and method of manufacture,1,H01L
11616013,2023-03-28,Extended via semiconductor structure and device,1,H01L|H10D
11616002,2023-03-28,Through-circuit vias in interconnect structures,2,H01L
11615991,2023-03-28,Semiconductor device and method,0,H01L|H10D
11615987,2023-03-28,Backside via with a low-k spacer,2,B82Y|H01L|H10D
11615985,2023-03-28,"Semiconductor device with low-galvanic corrosion structures, and method of making same",1,H01L
11615983,2023-03-28,Semiconductor structure and method for forming the same,0,H01L
11615982,2023-03-28,Reducing spacing between conductive features through implantation,0,H01L|H10D
11615965,2023-03-28,Semiconductor FinFET device and method,0,H01L|H10D
11615962,2023-03-28,Semiconductor structures and methods thereof,3,H01L|H10D
11615961,2023-03-28,Method for ion implantation that adjusts a targets tilt angle based on a distribution of ejected ions from a target,0,C23C|H01L
11615955,2023-03-28,"Material having single crystal perovskite, device including the same, and manufacturing method thereof",0,H01L|H10D|Y02E|Y02P
11615946,2023-03-28,Baffle plate for controlling wafer uniformity and methods for making the same,2,C23C|H01J|H01L
11615494,2023-03-28,Intellectual property recommending method and system,0,G06F|G06N|G06Q
11615227,2023-03-28,Method and system for latch-up prevention,0,G01R|G06F|H10D
11614683,2023-03-28,Reticle enclosure for lithography systems,0,G03F|H01L
11614592,2023-03-28,Semiconductor devices and methods of manufacture,1,G02B|H01L
11614422,2023-03-28,Dual gate biologically sensitive field effect transistor,0,G01N|H04N
11612057,2023-03-21,Opening in the pad for bonding integrated passive device in InFO package,0,H01L|H05K
11610994,2023-03-21,Epitaxial source/drain structure and method of forming same,0,H01L|H10D
11610982,2023-03-21,Void elimination for gap-filling in high-aspect ratio trenches,1,H01L|H10D
11610979,2023-03-21,Profile control in forming epitaxy regions for transistors,1,H01L|H10B|H10D
11610907,2023-03-21,Memory device and manufacturing method thereof,0,H01L|H10B|H10D
11610904,2023-03-21,Semiconductor structure and method of manufacture,1,B82Y|H01L|H10B|H10D
11610890,2023-03-21,Epitaxy regions extending below STI regions and profiles thereof,1,H01L|H10D
11610888,2023-03-21,Semiconductor device having cap layer,0,H01L|H10D
11610866,2023-03-21,Semiconductor device and manufacturing method thereof,3,H01L|H10D
11610864,2023-03-21,Chip package structure and method of forming the same,0,H01L
11610859,2023-03-21,Reflow method and system,0,B23K|H01L
11610858,2023-03-21,Packages with Si-substrate-free interposer and method forming same,2,H01L
11610854,2023-03-21,Semiconductor device and method of manufacture,3,H01L|H01Q
11610848,2023-03-21,"Semiconductor package, semiconductor device and shielding housing of semiconductor package",0,H01L
11610841,2023-03-21,Interconnect structure for semiconductor device and methods of fabrication thereof,0,C23C|H01L
11610835,2023-03-21,Organic interposer including intra-die structural reinforcement structures and methods of forming the same,1,H01L|H10K
11610827,2023-03-21,Package and printed circuit board attachment,0,H01L|H05K
11610825,2023-03-21,Method for calibrating temperature in chemical vapor deposition,0,C23C|C30B|H01L
11610823,2023-03-21,Method for forming semiconductor device and resulting device,0,H01L|H10D
11610822,2023-03-21,Structures for tuning threshold voltage,2,B82Y|H01L|H10D
11610812,2023-03-21,Multi-wafer capping layer for metal arcing protection,3,H01L
11610808,2023-03-21,Semiconductor wafer with low defect count and method for manufacturing thereof,0,H01L|H10D
11610805,2023-03-21,Replacement material for backside gate cut feature,2,B82Y|H01L|H10D
11610778,2023-03-21,Self aligned litho etch process patterning method,0,H01L|H10B
11610640,2023-03-21,Method for error correction coding with multiple hash groupings and device for performing the same,1,G06F|G11C
11610043,2023-03-21,Machine learning based model builder and its applications for pattern transferring in semiconductor manufacturing,1,G03F|G06F
11609815,2023-03-21,Semicoductor device and operation method thereof,0,G06F|G11C|H03K
11609391,2023-03-21,Semiconductor package and manufacturing method thereof,1,G02B|H01L
11605737,2023-03-14,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11605736,2023-03-14,Low-capacitance structures and processes,0,H01L|H10D
11605728,2023-03-14,Semiconductor device structure with inner spacer layer,0,B82Y|H01L|H10D
11605719,2023-03-14,Gate structure with desired profile for semiconductor devices,1,H01L|H10D
11605639,2023-03-14,One-time-programmable memory device including an antifuse structure and methods of forming the same,0,H01L|H10B
11605637,2023-03-14,SRAM circuits with aligned gate electrodes,0,G11C|H01L|H10B|H10D
11605633,2023-03-14,Semiconductor device,2,B82Y|H01L|H10D
11605622,2023-03-14,Photonic semiconductor device and method,0,G02B|H01L
11605621,2023-03-14,Hybrid integrated circuit package and method,2,G02B|H01L|H10B|H10F
11605607,2023-03-14,Semiconductor device and methods of manufacture,0,H01L
11605601,2023-03-14,Semiconductor package and method of forming the same,1,H01L
11605600,2023-03-14,Package structure with reinforced element and formation method thereof,0,H01L
11605591,2023-03-14,Semiconductor device structure and methods of forming the same,0,H01L
11605579,2023-03-14,Semiconductor device having passivation layer and method of manufacturing the same,0,H01L
11605566,2023-03-14,Method and structure for metal gates,1,H01L|H10D
11605563,2023-03-14,Semiconductor device with non-conformal gate dielectric layers,0,B82Y|H01L|H10D
11605558,2023-03-14,Integrated circuit interconnect structure having discontinuous barrier layer and air gap,1,H01L
11605555,2023-03-14,Trench filling through reflowing filling material,0,H01L
11605553,2023-03-14,Method and apparatus for unpacking semiconductor wafer container,0,B65B|H01L
11605543,2023-03-14,Method of gap filling using conformal deposition-annealing-etching cycle for reducing seam void and bending,0,H01L|H10D
11605538,2023-03-14,Protective composition and method of forming photoresist pattern,1,G03F|H01L
11605537,2023-03-14,Integrated circuits with doped gate dielectrics,0,H01L|H10D
11605534,2023-03-14,Particle prevention in wafer edge trimming,0,B08B|H01L
11604917,2023-03-14,Static voltage drop (SIR) violation prediction systems and methods,1,G06F|G06N
11604915,2023-03-14,Semiconductor process technology assessment,2,G06F|Y02P
11603602,2023-03-14,Method for controlling electrochemical deposition to avoid defects in interconnect structures,0,C25D|H01L
11602821,2023-03-14,"Wafer polishing head, system thereof, and method using the same",0,B24B|H01L
11602056,2023-03-07,Circuit board and semiconductor device including the same,0,H01L|H05K|Y10T
11601991,2023-03-07,System and method for a network access service,1,H04M|H04W
11600729,2023-03-07,Silicon on insulator semiconductor device with mixed doped regions,0,H01L|H10D
11600728,2023-03-07,Method of manufacturing a facet-free source/drain epitaxial structure having an amorphous or polycrystalline layer,1,H01L|H10D
11600717,2023-03-07,Dummy FIN profile control to enlarge gate process window,1,H01L|H10D
11600716,2023-03-07,Method for forming semiconductor structure with contact over source/drain structure,0,B82Y|H01L|H10D
11600715,2023-03-07,FETs and methods of forming FETs,0,H01L|H10D
11600713,2023-03-07,Semiconductor device and method,1,H01L|H10D
11600699,2023-03-07,Semiconductor device structure integrating air gaps and methods of forming the same,0,H01L|H10D
11600695,2023-03-07,Dielectric fins with air gap and backside self-aligned contact,0,B82Y|H01L|H10D
11600653,2023-03-07,Methods and apparatus for via last through-vias,0,H01L|H10F
11600626,2023-03-07,Semiconductor device including anti-fuse cell,0,G11C|H01L|H10B
11600623,2023-03-07,Well pick-up region design for improving memory macro performance,0,G06F|G11C|H10B|H10D
11600618,2023-03-07,Integrated circuit structure and manufacturing method thereof,0,H01L|H10B|H10D
11600613,2023-03-07,ESD protection circuit cell,0,G06F|H01L|H10D|Y02P
11600597,2023-03-07,Semiconductor package structure,0,H01L|H10B
11600595,2023-03-07,Semiconductor package and manufacturing method thereof,1,H01L
11600592,2023-03-07,Package,1,H01L
11600587,2023-03-07,Pad design for reliability enhancement in packages,0,H01L
11600577,2023-03-07,Semiconductor devices,0,H01L|H10D
11600575,2023-03-07,Method for forming chip package structure,1,H01L
11600574,2023-03-07,Method of forming RDLS and structure formed thereof,0,H01L
11600573,2023-03-07,Structure and formation method of chip package with conductive support elements to reduce warpage,0,H01L
11600572,2023-03-07,Routing structure between dies and method for arranging routing between dies,0,H01L
11600568,2023-03-07,Layouts for conductive layers in integrated circuits,0,H01L
11600562,2023-03-07,Semiconductor packages and method of manufacturing the same,1,H01L
11600551,2023-03-07,Through-silicon via with low-K dielectric liner,1,H01L
11600530,2023-03-07,Semiconductor device and method of manufacture,0,C23C|H01L|H10D
11600529,2023-03-07,Multi-gate devices and method of fabricating the same,0,B82Y|H01L|H10D
11600521,2023-03-07,Surface modification layer for conductive feature formation,4,H01L
11600520,2023-03-07,Air gaps in memory array structures,2,H01L|H10B|H10D
11600517,2023-03-07,Screwless semiconductor processing chambers,1,C23C|H01J|H01L
11600506,2023-03-07,Wafer pod transfer assembly,0,B65G|H01L
11600505,2023-03-07,Systems and methods for systematic physical failure analysis (PFA) fault localization,2,H01L
11600504,2023-03-07,Detecting damaged semiconductor wafers utilizing a semiconductor wafer sorter tool of an automated materials handling system,1,G01N|H01L
11600484,2023-03-07,"Cleaning method, semiconductor manufacturing method and a system thereof",0,B08B|H01L
11599206,2023-03-07,Converter and conversion method for converting click position of display into light pen simulated signal for semiconductor manufacturing machine,0,G06F|G09G
11599026,2023-03-07,Dispensing nozzle design and dispensing method thereof,0,B05B|G03F|H01L
11598016,2023-03-07,Electrochemical plating system and method of using,0,C25D|H01L
11596800,2023-03-07,Interconnect structure and method of forming same,3,A61N|H01L|H10D|H10F
11594638,2023-02-28,Epitaxial structures for semiconductor devices,1,B82Y|H01L|H10D
11594636,2023-02-28,Source/drain structure,0,H01L|H10D
11594634,2023-02-28,Fin field effect transistor (FinFET) device structure with stop layer and method for forming the same,0,H01L|H10D
11594633,2023-02-28,Selective internal gate structure for ferroelectric semiconductor devices,1,H01L|H10D
11594620,2023-02-28,Semiconductor device and manufacturing method thereof,0,H01L|H10B|H10D
11594619,2023-02-28,Devices including gate spacer with gap or void and methods of forming the same,0,H01L|H10D
11594618,2023-02-28,FinFET devices and methods of forming,2,H01L|H10D
11594616,2023-02-28,Field effect transistor with negative capacitance dielectric structures,0,B82Y|H01L|H10D
11594615,2023-02-28,Semiconductor device and method of manufacturing the same,0,B82Y|H01L|H10D
11594612,2023-02-28,Metal oxide interlayer structure for nFET and pFET,0,H01L|H10D
11594610,2023-02-28,Semiconductor device and method,1,B82Y|H01L|H10D
11594609,2023-02-28,Liner-free conductive structures,1,H01L|H10D
11594607,2023-02-28,Gate feature in FinFET device,0,H01L|H10D
11594603,2023-02-28,Multigate device having reduced contact resistivity,1,H01L|H10D
11594602,2023-02-28,Butted contacts and methods of fabricating the same in semiconductor devices,0,H01L|H10D
11594597,2023-02-28,Selective polysilicon growth for deep trench polysilicon isolation structure,1,H01L|H10D
11594593,2023-02-28,Method to reduce breakdown failure in a MIM capacitor,0,H01L|H10B|H10D
11594571,2023-02-28,Stacked image sensor device and method of forming same,0,H01L|H10B|H10F
11594534,2023-02-28,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11594528,2023-02-28,Layout modification method for exposure manufacturing process,0,G03F|G06F|H10D
11594520,2023-02-28,Semiconductor package for thermal dissipation,0,H01L
11594508,2023-02-28,Redistribution lines having nano columns and method forming same,0,C25D|H01L
11594498,2023-02-28,Semiconductor package and method,0,H01L
11594497,2023-02-28,Electromagnetic shielding structure for a semiconductor device and a method for manufacturing the same,1,H01F|H01L|H10D
11594484,2023-02-28,Forming bonding structures by using template layer as templates,0,H01L
11594483,2023-02-28,Semiconductor structure,0,H01L
11594479,2023-02-28,Semiconductor structure and manufacturing method thereof,0,H01L
11594477,2023-02-28,Semiconductor package and method of manufacturing semiconductor package,1,H01L
11594472,2023-02-28,Package structure and method of forming the same,0,H01L
11594469,2023-02-28,Semiconductor device and method of manufacture,2,H01L
11594460,2023-02-28,Semiconductor package and method of fabricating the same,0,H01L
11594459,2023-02-28,Passivation layer for a semiconductor device and method for manufacturing the same,0,H01L
11594455,2023-02-28,Semiconductor device and manufacturing method for the same,0,H01L|H10D
11594449,2023-02-28,Method of making a semiconductor structure,0,H01L
11594420,2023-02-28,Semiconductor structure and manufacturing method thereof,1,H01L
11594419,2023-02-28,Reduction of line wiggling,1,H01L
11594413,2023-02-28,Semiconductor structure having sets of III-V compound layers and method of forming,0,H01L|H10D
11594410,2023-02-28,Treatment for adhesion improvement,0,H01L|H10D
11594401,2023-02-28,Method for manufacturing semiconductor wafer with wafer chuck having fluid guiding structure,1,C23C|H01J|H01L
11593546,2023-02-28,Integrated circuit with thicker metal lines on lower metallization layer,1,G06F|H01L|H10D
11592751,2023-02-28,Method of manufacturing photo masks,0,G03F|G06F|H01L
11592748,2023-02-28,Method and apparatus for multi-spray RRC process with dynamic control,0,G03F|H01L
11592618,2023-02-28,Photonic semiconductor device and method of manufacture,1,G02B|H01L
11590627,2023-02-28,Mega-sonic vibration assisted chemical mechanical planarization,1,B24B|H01L
11588050,2023-02-21,Backside contact,1,H01L|H10D
11588031,2023-02-21,Semiconductor structure for memory device and method for forming the same,0,H01L|H10B|H10D
11588030,2023-02-21,Integrated circuit structure and manufacturing method thereof,1,B82Y|H01L|H10D
11588028,2023-02-21,Shielding structure for ultra-high voltage semiconductor devices,1,H01L|H10D
11588020,2023-02-21,Semiconductor device and method for manufacturing the same,0,H01L|H10D
11587939,2023-02-21,Etch method for opening a source line in flash memory,0,H01L|H10B|H10D
11587937,2023-02-21,Method of forming semiconductor device including trimmed-gates,0,G06F|H01L|H10B|H10D
11587927,2023-02-21,Crown bulk for FinFET device,0,H01L|H10D
11587926,2023-02-21,Semiconductor structure,1,H01L|H10D
11587922,2023-02-21,Process control for package formation,0,H01L
11587916,2023-02-21,Package structure and manufacturing method thereof,4,H01L|H01Q
11587910,2023-02-21,Stacked semiconductor structure and method,0,H01L
11587908,2023-02-21,3DIC structure and methods of forming,0,H01L
11587907,2023-02-21,Package structure,0,H01L
11587902,2023-02-21,Semiconductor structure and method of forming the same,1,H01L
11587900,2023-02-21,Package structure including IPD and method of forming the same,1,H01L|H10D
11587894,2023-02-21,Package and method of fabricating the same,4,H01L
11587887,2023-02-21,Semiconductor device and manufacturing method thereof,0,H01L
11587886,2023-02-21,Semiconductor device,0,H01L
11587883,2023-02-21,Semiconductor device and method of making the same,0,H01F|H01L
11587875,2023-02-21,Connecting structure and method for forming the same,0,H01L|H10B|H10D
11587872,2023-02-21,Interconnect structure for improving memory performance and/or logic performance,1,G11C|H01L|H10B|H10D
11587863,2023-02-21,Semiconductor structure and method of forming semiconductor package,0,H01L|H10D
11587845,2023-02-21,Semiconductor structure,0,H01L
11587824,2023-02-21,Method for manufacturing semiconductor structure,0,H01L|H10D
11587823,2023-02-21,Three-dimensional memory device and method,3,G11C|H01L|H10B|H10D
11587818,2023-02-21,Chuck design and method for wafer,1,B25B|H01L
11587811,2023-02-21,Modular pressurized workstation,1,H01L
11587807,2023-02-21,Annealing apparatus and method thereof,0,B25J|G05B|H01L
11587802,2023-02-21,Semiconductor fabrication tool having gas manifold assembled by jig,0,C23C|H01L
11587791,2023-02-21,Silicon intermixing layer for blocking diffusion,0,H01L|H10D
11587790,2023-02-21,Integrated circuits with capacitors,0,H01L|H10D
11587786,2023-02-21,Crystalline semiconductor layer formed in BEOL processes,1,H01L|H10D
11587782,2023-02-21,Semiconductor arrangement and method for making,0,H01L|H10B|H10D
11586885,2023-02-21,Synapse-inspired memory element for neuromorphic computing,0,B82Y|G06N|G11C|H10B
11586797,2023-02-21,Through-silicon vias in integrated circuit packaging,0,G06F
11586230,2023-02-21,Systems and methods for automatic concentration control,0,G05D|H01L
11585992,2023-02-21,Package structure,1,G02B|H01L|H05K
11585982,2023-02-21,Methods of forming photonic devices,1,G02B|H01L
11585831,2023-02-21,Test probing structure,0,G01R|H01L
11585008,2023-02-21,Plating apparatus for plating semiconductor wafer and plating method,0,C25D|H01L
11584019,2023-02-21,Substrate carrier deterioration detection and repair,0,B23P|B25J|G01B|G01N|H01L|Y10T
11581426,2023-02-14,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11581425,2023-02-14,Method for manufacturing semiconductor structure with enlarged volumes of source-drain regions,1,H01L|H10D
11581421,2023-02-14,Semiconductor device and method of manufacturing the same,0,B82Y|H01L|H10D
11581416,2023-02-14,Gate structures in semiconductor devices,2,H01L|H10D
11581411,2023-02-14,Semiconductor device structure and methods of forming the same,0,B82Y|H01L|H10D
11581410,2023-02-14,Semiconductor device and method,2,B82Y|H01L|H10D
11581400,2023-02-14,Method of making a trench capacitor and trench capacitor,0,H01L|H10D
11581366,2023-02-14,Memory cell device with thin-film transistor selector and methods for forming the same,0,B82Y|H01L|H10B|H10D|H10N
11581360,2023-02-14,Complementary metal-oxide-semiconductor image sensor and method of making,0,H01L|H10D|H10F
11581334,2023-02-14,Cocktail layer over gate dielectric layer of FET FeRAM,0,H01L|H10B|H10D
11581321,2023-02-14,SRAM structures with improved write word line placement,0,H01L|H10B|H10D
11581314,2023-02-14,Integrated circuits and manufacturing methods thereof,0,H01L|H10D
11581308,2023-02-14,Method for manufacturing semiconductor and structure and operation of the same,0,G01N|H01L|H10D
11581300,2023-02-14,Semiconductor device including source/drain contact having height below gate stack,1,G06F|H01L|H10D
11581298,2023-02-14,Zero mask high density capacitor,1,H01L|H10D
11581281,2023-02-14,Packaged semiconductor device and method of forming thereof,5,H01L
11581276,2023-02-14,Redistribution layers and methods of fabricating the same in semiconductor devices,0,H01L
11581268,2023-02-14,Semiconductor package with redistribution structure and manufacturing method thereof,1,H01L
11581259,2023-02-14,Hybrid conductive structures,0,H01L
11581256,2023-02-14,Interconnect structure for logic circuit,0,G06F|H01L|H10D
11581254,2023-02-14,Three dimensional MIM capacitor having a comb structure and methods of making the same,1,H01L|H10D
11581250,2023-02-14,Package with metal-insulator-metal capacitor and method of manufacturing the same,1,H01L
11581227,2023-02-14,Integrated circuit structure,0,H01L|H10D
11581226,2023-02-14,Semiconductor device with tunable epitaxy structures and method of forming the same,1,H01L|H10B|H10D
11581224,2023-02-14,Method for forming long channel back-side power rail device,3,H01L|H10D
11581222,2023-02-14,Via in semiconductor device structure,0,H01L|H10D
11581221,2023-02-14,Method and IC design with non-linear power rails,0,G06F|H01L|H10D|Y02P
11581218,2023-02-14,Etch profile control of gate contact opening,2,B82Y|H01L|H10D
11581217,2023-02-14,Method for forming vias and method for forming contacts in vias,0,H01L
11581204,2023-02-14,Semiconductor device manufacturing system and method for manufacturing semiconductor device,0,H01L
11581199,2023-02-14,Wafer drying system,0,G01N|H01L
11581193,2023-02-14,Semiconductor device and a method for fabricating the same,0,H01L|H10D
11581185,2023-02-14,Field effect transistor using transition metal dichalcogenide and a method for forming the same,0,H01L|H10D
11581181,2023-02-14,Orientation chamber of substrate processing system with purging function,0,G05B|H01L
11581039,2023-02-14,Methods of controlling PCRAM devices in single-level-cell (SLC) and multi-level-cell (MLC) modes and a controller for performing the same methods,3,G06N|G11C
11580767,2023-02-14,Fingerprint sensor,0,G06V|H01L
11579648,2023-02-14,Voltage regulator with power rail tracking,2,G01R|G05F|G06F|H01L|H10D
11575052,2023-02-07,Semiconductor device and method of forming the same,1,H01L|H10D
11575047,2023-02-07,Semiconductor device active region profile and method of forming the same,1,B82Y|H01L|H10D
11575046,2023-02-07,Multi-gate semiconductor device and method for forming the same,0,B82Y|H01L|H10D
11575043,2023-02-07,Semiconductor device and manufacturing method of the same,0,H01L|H10B|H10D
11575034,2023-02-07,Back end of line nanowire power switch transistors,1,B82Y|H01L|H10D
11575026,2023-02-07,Source/drain structure for semiconductor device,0,B82Y|H01L|H10D
11575021,2023-02-07,Surface treatment and passivation for high electron mobility transistors,0,H01L|H10D
11575008,2023-02-07,Semiconductor arrangement and method of manufacture,2,H01L|H10B|H10D
11574907,2023-02-07,Enhanced channel strain to reduce contact resistance in NMOS FET devices,0,H01L|H10D
11574901,2023-02-07,Semiconductor device and method for manufacturing the same,1,G06F|H01L|H10D
11574900,2023-02-07,Integrated circuit device and method,0,G06F|H10D
11574886,2023-02-07,Thermally conductive molding compound structure for heat dissipation in semiconductor packages,0,H01L
11574882,2023-02-07,Pad structure and manufacturing method thereof in semiconductor device,0,H01L|H10B|H10D
11574878,2023-02-07,Semiconductor structure and manufacturing method thereof,0,H01L
11574872,2023-02-07,Package structure and method of manufacturing the same,0,H01L
11574865,2023-02-07,Method of forming semiconductor device including deep vias,2,G06F|H01L
11574861,2023-02-07,Semiconductor package,1,H01L
11574857,2023-02-07,Semiconductor package and manufacturing method thereof,2,H01L
11574853,2023-02-07,Semiconductor device,0,H01L
11574847,2023-02-07,Seal ring between interconnected chips mounted on an integrated circuit,1,H01L
11574846,2023-02-07,Gate formation of semiconductor devices,1,H01L|H10D
11574837,2023-02-07,Robot blade having multiple sensors for multiple different alignment tasks,0,B25J|H01L
11574674,2023-02-07,SRAM based authentication circuit,0,G09C|G11C|H04L
11574110,2023-02-07,Method of forming an integrated circuit,0,G06F|H01L|H10D
11574108,2023-02-07,Block level design method for heterogeneous PG-structure cells,2,G06F
11574107,2023-02-07,Method for manufacturing a cell having pins and semiconductor device based on same,1,G06F
11574106,2023-02-07,"Method, system, and storage medium of resource planning for designing semiconductor device",0,G06F
11574104,2023-02-07,Analog cells utilizing complementary mosfet pairs,1,G06F|Y02P
11574098,2023-02-07,Method for eliminating false paths of a circuit unit to be implemented using a system,0,G06F
11573768,2023-02-07,Memory device and method for generating random bit stream with configurable ratio of bit values,0,G06F|G11C|H03K
11573270,2023-02-07,Electrical testing apparatus for spintronics devices,0,G01R|G06F|G11C|H03M
11569562,2023-01-31,Semiconductor package and manufacturing method thereof,1,H01L|H01Q
11569419,2023-01-31,Semiconductor device and manufacturing method thereof,0,H01L|H10B|H10H|H10K|H10N
11569387,2023-01-31,Semiconductor device including fin structures and manufacturing method thereof,0,H01L|H10D
11569386,2023-01-31,Method for forming semiconductor device structure with cap layer,0,H01L|H10D
11569383,2023-01-31,Method of forming source/drain epitaxial stacks,1,H01L|H10D
11569382,2023-01-31,Semiconductor device and method of fabricating the same,0,H01L|H10B|H10D
11569364,2023-01-31,Silicide backside contact,0,H01L|H10D
11569363,2023-01-31,Dishing prevention dummy structures for semiconductor devices,0,H01L|H10D
11569362,2023-01-31,Semiconductor device and a method for fabricating the same,0,H01L|H10D
11569346,2023-01-31,Semiconductor device with low random telegraph signal noise,0,H01L|H10D
11569296,2023-01-31,Semiconductor structure,0,H01L|H10B|H10N
11569294,2023-01-31,Semiconductor device and manufacturing method thereof,0,H01L|H10B|H10D|H10N
11569289,2023-01-31,Image sensor having stress releasing structure and method of forming same,0,H01L|H10F
11569288,2023-01-31,Image sensor having stress releasing structure and method of forming same,0,H01L|H10F
11569267,2023-01-31,Method for forming integrated circuit,0,H01L|H10D
11569264,2023-01-31,3D RAM SL/BL contact modulation,1,H01L|H10B
11569251,2023-01-31,High voltage polysilicon gate in high-K metal gate device,0,H01L|H10B|H10D
11569250,2023-01-31,Ferroelectric memory device using back-end-of-line (BEOL) thin film access transistors and methods for forming the same,1,G11C|H01L|H10B|H10D
11569249,2023-01-31,Anti-fuse device method and layout,0,G11C|H01L|H10B
11569248,2023-01-31,Integrated circuit including eFuse cell,0,G11C|H01L|H10B
11569247,2023-01-31,Semiconductor structure,0,H01L|H10B|H10D
11569246,2023-01-31,"Four CPP wide memory cell with buried power grid, and method of fabricating same",2,G03F|G06F|H01L|H10B|H10D
11569236,2023-01-31,Replacement gate process for FinFET,0,H01L|H10D
11569234,2023-01-31,Semiconductor device structure and methods of forming the same,0,H01L|H10D
11569230,2023-01-31,Method and structure for FinFET devices,0,H01L|H10D
11569226,2023-01-31,Semiconductor device including vertical routing structure and method for manufacturing the same,0,H01L|H10B|H10D|H10K|H10N
11569204,2023-01-31,Input output for an integrated circuit,0,G06F|H01L
11569202,2023-01-31,"Semiconductor device, circuit board structure and manufacturing method thereof",0,H01L|H05K
11569190,2023-01-31,Semiconductor structure and manufacturing method thereof,0,H01L
11569183,2023-01-31,Package structure and method of fabricating the same,0,H01L|H01Q
11569172,2023-01-31,Semiconductor devices and methods of manufacture,3,H01L
11569168,2023-01-31,"Integrated circuit, system and method of forming the same",1,H01L|H10D
11569167,2023-01-31,Method of manufacturing semiconductor device,2,H01L|H10D
11569166,2023-01-31,Semiconductor device and manufacturing method thereof,0,H01L
11569165,2023-01-31,"Memory cell array, semiconductor device including the same, and manufacturing method thereof",0,H01L|H10B
11569164,2023-01-31,Semiconductor device with polygonal inductive device,0,H01L|H10D
11569159,2023-01-31,Structure and formation method of chip package with through vias,0,H01L
11569156,2023-01-31,"Semiconductor device, electronic device including the same, and manufacturing method thereof",2,H01L
11569147,2023-01-31,Method of forming semiconductor package with composite thermal interface material structure,0,H01L
11569127,2023-01-31,Double patterning approach by direct metal etch,0,H01L
11569125,2023-01-31,Etch profile control of interconnect structures,1,H01L
11569124,2023-01-31,Interconnect structure having an etch stop layer over conductive lines,2,H01L
11569105,2023-01-31,Multi-flip semiconductor die sorter tool,1,B07C|G01R|H01L
11569099,2023-01-31,Wafer cooling system,0,F25B|H01L
11569096,2023-01-31,Semiconductor device,0,H01L
11569090,2023-01-31,Directional deposition for semiconductor fabrication,0,C23C|H01L
11569084,2023-01-31,Method for manufacturing semiconductor structure with reduced nodule defects,0,B82Y|H01L|H10D
11569030,2023-01-31,Integrated circuit having current-sensing coil,1,G01R|H01F|H01L
11568126,2023-01-31,Integrated circuit device design method and system,0,G06F
11568125,2023-01-31,"Semiconductor device with cell region, method of generating layout diagram and system for same",0,G03F|G06F|H10B|H10D
11568122,2023-01-31,Integrated circuit fin layout method,0,G06F|H10D
11568121,2023-01-31,FinFET semiconductor device grouping,1,G06F|G06N|G11B|G11C|H10B|H10D
11568119,2023-01-31,Cell layout of semiconductor device,1,G06F
11568116,2023-01-31,Flip-flop based true random number generator (TRNG) structure and compiler for same,0,G06F
11567875,2023-01-31,Integrated circuit and address mapping method for cache memory,0,G06F
11567868,2023-01-31,"Method for copying data within memory device, memory device, and electronic device thereof",0,G06F|G11C
11567415,2023-01-31,Inspection system for extreme ultraviolet (EUV) light source,0,G03F|G06T|H04N|H05G
11565365,2023-01-31,System and method for monitoring chemical mechanical polishing,1,B24B|H01L
11563127,2023-01-24,Semiconductor device,1,H01L|H10B|H10D
11563118,2023-01-24,Structure and method for SRAM FinFET device,0,H01L|H10B|H10D
11563110,2023-01-24,Semiconductor structure and method for forming the same,0,H01L|H10D
11563106,2023-01-24,Formation method of isolation feature of semiconductor device structure,0,H01L|H10D
11563105,2023-01-24,Semiconductor devices and methods of manufacturing thereof,2,B82Y|H01L|H10D
11563104,2023-01-24,Semiconductor devices having air-gap spacers,0,H01L|H10D
11563102,2023-01-24,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11563095,2023-01-24,Silicide-sandwiched source/drain region and method of fabricating same,0,H01L|H10D
11563087,2023-01-24,Fin-based strap cell structure,0,H01L|H10B|H10D
11563083,2023-01-24,Dual side contact structures in semiconductor devices,1,H01L|H10D
11563056,2023-01-24,Semiconductor memory device including phase change material layers and method for manufacturing thereof,0,G11C|H01L|H10B|H10D|H10N
11563048,2023-01-24,Semiconductor device and method of manufacturing the same,0,H01L|H10F
11563015,2023-01-24,Memory devices and methods of manufacturing thereof,3,G11C|H01L|H10B
11562998,2023-01-24,Capacitor and method for forming the same,0,H01L|H10D
11562983,2023-01-24,Package having multiple chips integrated therein and manufacturing method thereof,0,H01L
11562982,2023-01-24,Integrated circuit packages and methods of forming the same,3,H01L
11562968,2023-01-24,Apparatus for lithographically forming wafer identification marks and alignment marks,0,F21K|G03F|H01L
11562953,2023-01-24,Cell having stacked pick-up region,2,G06F|H01L|H10D
11562946,2023-01-24,Memory macro including through-silicon via,2,G11C|H01L|H10B
11562941,2023-01-24,Semiconductor packages having thermal conductive patterns surrounding the semiconductor die,1,H01L
11562935,2023-01-24,Semiconductor structure,0,H01L
11562926,2023-01-24,Package structure and method of forming thereof,0,H01F|H01L
11562923,2023-01-24,Semiconductor arrangement including a first electrical insulator layer and a second electrical insulator layer and method of making,0,H01L|H10D
11562910,2023-01-24,Semiconductor structure and method for forming thereof,0,H01L|H10D
11562898,2023-01-24,Cleaning method and apparatus,0,H01L
11562118,2023-01-24,Hard-to-fix (HTF) design rule check (DRC) violations prediction,2,G06F|G06N
11557726,2023-01-17,Wafers for use in aligning nanotubes and methods of making and using the same,0,C01B|C23C|H01L|H10K
11557678,2023-01-17,"Transistor, integrated circuit, and manufacturing method",0,H01L|H10B|H10D|H10N
11557660,2023-01-17,Method and device for forming cut-metal-gate feature,0,H01L|H10D
11557650,2023-01-17,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11557626,2023-01-17,Complementary metal-oxide-semiconductor image sensor and method of making,0,H01L|H10D|H10F
11557590,2023-01-17,Transistor gate profile optimization,0,H01L|H10D
11557581,2023-01-17,Package structure and method of fabricating the same,1,H01L
11557568,2023-01-17,Package and manufacturing method thereof,0,H01L
11557561,2023-01-17,Package structure and method of fabricating the same,1,H01L
11557559,2023-01-17,Package structure,3,H01L|H10D
11557546,2023-01-17,Semiconductor structure,0,H01L
11557532,2023-01-17,Monolithic 3D integration inter-tier vias insertion scheme and associated layout structure,0,H01L|H10D
11557518,2023-01-17,Gapfill structure and manufacturing methods thereof,0,H01L|H10D
11557517,2023-01-17,Fin field effect transistor having airgap and method for manufacturing the same,0,H01L|H10D
11557512,2023-01-17,Wet cleaning with tunable metal recess for via plugs,2,H01L
11557511,2023-01-17,Semiconductor device structure and methods of forming the same,0,H01L
11557510,2023-01-17,Spacers for semiconductor devices including backside power rails,0,H01L|H10D
11557508,2023-01-17,Semiconductor device structure having protection caps on conductive lines,0,H01F|H01L|H10D
11557484,2023-01-17,Contact structures with deposited silicide layers,0,H01L|H10D
11557483,2023-01-17,Semiconductor structure and manufacturing method thereof,0,H01L|H10D
11556691,2023-01-17,Track-based fill (TBF) method for metal patterning,0,G03F|G06F
11556688,2023-01-17,Integrated circuit layout method and system,2,G06F|H10D
11556414,2023-01-17,Memory device,0,G06F|G11C
11552195,2023-01-10,Semiconductor devices and methods of manufacturing thereof,1,H01L|H10D
11552178,2023-01-10,Metal gate structures for field effect transistors,1,H01L|H10D
11552087,2023-01-10,Strap-cell architecture for embedded memory,0,H01L|H10B|H10D
11552085,2023-01-10,Semiconductor device including memory cell and fin arrangements,0,H01L|H10B|H10D
11552084,2023-01-10,Shared bit lines for memory cells,2,G11C|H01L|H10B|H10D
11552074,2023-01-10,Package structures and methods of fabricating the same,0,H01L|H10D
11552069,2023-01-10,Integrated circuit and method of forming the same,1,G06F|H10D
11552068,2023-01-10,Integrated circuit and method of generating integrated circuit layout,0,G06F|H01L|H10D
11552066,2023-01-10,Protective wafer grooving structure for wafer thinning and methods of using the same,0,H01L
11552054,2023-01-10,Package structure and method of manufacturing the same,0,H01L
11552027,2023-01-10,Semiconductor packaging device comprising a shield structure,1,H01L|H10D
11552018,2023-01-10,Chemical direct pattern plating method,1,H01L
11551999,2023-01-10,Memory device and manufacturing method thereof,0,H01L
11551992,2023-01-10,Semiconductor device,0,H01L|H10D
11551979,2023-01-10,Method for manufacturing semiconductor structure,1,H01L|H10D
11551977,2023-01-10,Methods for improvement of photoresist patterning profile,0,G11C|H01L|H10B|H10D
11551969,2023-01-10,Integrated circuit structure with backside interconnection structure having air gap,2,B82Y|H01L|H10D
11551968,2023-01-10,Inter-wire cavity for low capacitance,2,H01L
11551967,2023-01-10,Via structure and methods for forming the same,0,H01L
11551966,2023-01-10,Method of forming semiconductor structure having layer with re-entrant profile,0,H01L
11551959,2023-01-10,System and method for automated wafer carrier handling,0,B65G|H01L
11551958,2023-01-10,Apparatus and method for transferring wafers,0,B65G|H01L
11551936,2023-01-10,Self-healing polishing pad,0,B24B|H01L
11551927,2023-01-10,High electron mobility transistor (HEMT) having an indium-containing layer and method of manufacturing the same,1,H01L|H10D
11551911,2023-01-10,"Grounding cap module, gas injection device and etching apparatus",0,G03F|H01J|H01L
11551747,2023-01-10,Computation apparatus and method using the same,0,G06F|G11C
11550986,2023-01-10,Inverted integrated circuit and method of forming the same,0,G06F|H01L|H03K|H10D
11550354,2023-01-10,Systems and methods for multi-phase clock generation,2,G06F|H03K|H03L|H03M|Y02D
11545965,2023-01-03,Clock gating circuit and method of operating the same,3,G06F|H03K|Y02D
11545584,2023-01-03,Memory device having recessed active region,0,H01L|H10B|H10D
11545573,2023-01-03,Hybrid nanostructure and fin structure device,1,B82Y|H01L|H10D
11545562,2023-01-03,Source and drain structure with reduced contact resistance and enhanced mobility,1,H01L|H10D
11545546,2023-01-03,Semiconductor device and method,0,H01L|H10B|H10D
11545513,2023-01-03,Image sensor having improved full well capacity and related method of formation,1,H01L|H10F
11545507,2023-01-03,Memory device and method for making same,0,H01L|H10B|H10D
11545495,2023-01-03,Preventing gate-to-contact bridging by reducing contact dimensions in FinFET SRAM,0,G06F|H10B|H10D
11545491,2023-01-03,Fin field-effect transistor and method of forming the same,3,H01L|H10D
11545490,2023-01-03,Semiconductor structure and method for forming the same,0,H01L|H10D
11545465,2023-01-03,3D package structure and methods of forming same,0,H01L
11545463,2023-01-03,Chip package structure with ring-like structure,0,H01L
11545457,2023-01-03,"Semiconductor package, redistribution structure and method for forming the same",0,C25D|H01L
11545443,2023-01-03,Method for forming hybrid-bonding structure,1,B81C|H01L
11545438,2023-01-03,Semiconductor packages and methods of forming the same,3,H01L
11545432,2023-01-03,Semiconductor device with source and drain vias having different sizes,0,H01L|H10D
11545429,2023-01-03,Interconnect structures having lines and vias comprising different conductive materials,0,H01L
11545400,2023-01-03,Methods of cutting metal gates and structures formed thereof,2,C23C|H01L|H10D
11545399,2023-01-03,FinFET EPI channels having different heights on a stepped substrate,1,H01L|H10D
11545397,2023-01-03,Spacer structure for semiconductor device and method for forming the same,0,B82Y|H01L|H10D
11545395,2023-01-03,Techniques for wafer stack processing,0,H01L|H10D
11545392,2023-01-03,Semiconductor component having through-silicon vias,0,H01L
11545390,2023-01-03,Method of fabricating a semiconductor device having a liner layer with a configured profile,0,H01L|H10D
11545389,2023-01-03,Titanium-containing diffusion barrier for CMP removal rate enhancement and contamination reduction,0,H01L|H10D
11545382,2023-01-03,Integrated chip die carrier exchanger,0,B08B|H01L
11545370,2023-01-03,Method for forming pattern and manufacturing method of package,0,H01L
11545363,2023-01-03,Formation and in-situ etching processes for metal layers,1,H01L|H10D
11545361,2023-01-03,Method and apparatus for coating photo resist over a substrate,0,G03F|H01L
11545298,2023-01-03,Method of forming entangled inductor structures,0,H01F|H01L|H10D
11544437,2023-01-03,System for designing integrated circuit layout and method of making the integrated circuit layout,0,G06F|H01L|H10D
11543851,2023-01-03,Impedance measurement circuit and impedance measurement method thereof,2,G01R|G06F|H03K
11543754,2023-01-03,Extractor piping on outermost sidewall of immersion hood apparatus,1,F28C|G03F|H01L
11543363,2023-01-03,Systems and methods for wafer bond monitoring,3,G01N|H01L
11542153,2023-01-03,Segmented pedestal for mounting device on chip,0,B81B|B81C|H01L
11538938,2022-12-27,"Method for forming stressor, semiconductor device having stressor, and method for forming the same",0,H01L|H10D
11538927,2022-12-27,Nanostructures and method for manufacturing the same,0,B82Y|H01L|H10D
11538926,2022-12-27,Semiconductor device and method of manufacturing a semiconductor device,0,H01L|H10D
11538914,2022-12-27,Semiconductor device,0,H01L|H10D
11538832,2022-12-27,Semiconductor memory structure and method of manufacturing the same,0,H01L|H10B
11538788,2022-12-27,Integrated fan-out stacked package with fan-out redistribution layer (RDL),0,H01L
11538761,2022-12-27,Semiconductor package having molded die and semiconductor die and manufacturing method thereof,0,H01L
11538754,2022-12-27,Random cut patterning,0,H01L
11538749,2022-12-27,Interconnect structure,2,H01L
11538735,2022-12-27,Method of forming integrated circuit packages with mechanical braces,0,H01L
11537773,2022-12-27,Systems and methods for integrated circuit layout,1,G06F
11533169,2022-12-20,Method for role-based data transmission using physically unclonable function (PUF)-based keys,0,H04L
11532868,2022-12-20,Antenna apparatus and method,0,H01L|H01Q
11532867,2022-12-20,Heterogeneous antenna in fan-out package,1,H01L|H01Q|H10D
11532752,2022-12-20,Non-volatile memory device with reduced area,3,G06F|H01L|H10B|H10D
11532751,2022-12-20,Metal rail conductors for non-planar semiconductor devices,2,H01L|H10D
11532749,2022-12-20,Semiconductor structure with blocking layer,0,H01L|H10D
11532744,2022-12-20,Gate cut structure and method of forming the same,1,B82Y|H01L|H10D
11532740,2022-12-20,"Semiconductor structure, HEMT structure and method of forming the same",0,H01L|H10D
11532735,2022-12-20,Self-aligned epitaxy layer,0,H01L|H10D
11532732,2022-12-20,Multi-gate device and method of fabrication thereof,0,H01L|H10D
11532730,2022-12-20,Method of forming a FinFET device by implantation through capping layer,0,H01L|H10D
11532729,2022-12-20,Method for non-resist nanolithography,0,H01L|H10D
11532728,2022-12-20,Method semiconductor device fabrication with improved epitaxial source/drain proximity control,0,H01L|H10D
11532727,2022-12-20,Method of forming transistor,0,B82Y|H01L|H10D
11532723,2022-12-20,Fin-end gate structures and method forming same,1,B82Y|H01L|H10D
11532720,2022-12-20,Semiconductor device and manufacturing method thereof,1,H01L|H10D
11532718,2022-12-20,FinFET having a gate dielectric comprising a multi-layer structure including an oxide layer with different thicknesses on side and top surfaces of the fins,0,H01L|H10D
11532717,2022-12-20,Forming metal contacts on metal gates,0,H01L|H10D
11532715,2022-12-20,Source/drain contacts for semiconductor devices and methods of forming,0,B82Y|H01L|H10D
11532714,2022-12-20,Semiconductor device and method of forming thereof,0,H01L|H10D
11532713,2022-12-20,Source/drain contacts and methods of forming same,3,H01L|H10D
11532712,2022-12-20,Interconnect structures for semiconductor devices and methods of manufacturing the same,0,H01L|H10D
11532705,2022-12-20,3D cross-bar nonvolatile memory,0,B82Y|G06F|G11C|H01L|H10B|H10D
11532703,2022-12-20,Semiconductor device and method,0,H01L|H10D
11532702,2022-12-20,Source/drain isolation structures for leakage prevention,0,H01L|H10D
11532701,2022-12-20,Semiconductor isolation structure and method for making the semiconductor isolation structure,0,H01L|H10D
11532698,2022-12-20,Diffusion barrier layer in top electrode to increase break down voltage,1,H01L|H10D
11532697,2022-12-20,Semiconductor structure and method for forming the same,1,H01L|H10D
11532695,2022-12-20,Stress reduction structure for metal-insulator-metal capacitors,0,H01L|H10D
11532692,2022-12-20,Process for tuning via profile in dielectric material,2,H01L|H10D
11532661,2022-12-20,3DIC seal ring structure and methods of forming same,0,H01L|H10F
11532642,2022-12-20,Multi-function substrate,0,H01L|H10D
11532637,2022-12-20,Embedded flash memory cell including a tunnel dielectric layer having different thicknesses over a memory region,1,H01L|H10B|H10D
11532627,2022-12-20,Source/drain contact structure,3,H01L|H10D
11532626,2022-12-20,Reduction of gate-drain capacitance,0,B82Y|H01L|H10D
11532625,2022-12-20,Semiconductor device and method of fabrication thereof,0,B82Y|H01L|H10D
11532622,2022-12-20,High performance MOSFETs having different device characteristics,0,B82Y|H01L|H10D
11532621,2022-12-20,Metal gate modulation to improve kink effect,0,H01L|H10D
11532614,2022-12-20,FinFET varactor with low threshold voltage and method of making the same,0,H01L|H10D
11532613,2022-12-20,Structure and method for cooling three-dimensional integrated circuits,0,H01L|H10D|H10N
11532612,2022-12-20,Inter-level connection for multi-layer structures,0,H01L|H10D
11532598,2022-12-20,Package structure with protective structure and method of fabricating the same,1,H01L
11532596,2022-12-20,Package structure and method of forming the same,0,H01L
11532594,2022-12-20,Integrated fan-out package and the methods of manufacturing,0,H01L
11532593,2022-12-20,Embedded stress absorber in package,0,H01L
11532587,2022-12-20,Method for manufacturing semiconductor package with connection structures including via groups,0,H01L
11532586,2022-12-20,Connecting techniques for stacked substrates,0,H01L|H10D
11532585,2022-12-20,Package containing device dies and interconnect die and redistribution lines,0,H01L
11532583,2022-12-20,Semiconductor structure and manufacturing method thereof,0,H01L|H05K|Y02P
11532582,2022-12-20,Semiconductor device package and method of manufacture,0,H01L
11532580,2022-12-20,"Interconnect structure, semiconductor structure including interconnect structure and method for forming the same",0,H01L
11532579,2022-12-20,Passivation structure with increased thickness for metal pads,1,H01L
11532577,2022-12-20,Fan-out package and methods of forming thereof,0,H01L
11532576,2022-12-20,Semiconductor package and manufacturing method thereof,1,G01R|H01L
11532573,2022-12-20,Method for forming semiconductor device,0,H01L
11532569,2022-12-20,Method for manufacturing semiconductor package structure,0,G06F|G06Q|H01L
11532567,2022-12-20,Electric magnetic shielding structure in packages,0,H01L
11532565,2022-12-20,System on integrated chips and methods of forming the same,0,H01L
11532564,2022-12-20,Package structure,0,H01L
11532562,2022-12-20,Routing structure and method of forming the same,1,H01L|H05K
11532561,2022-12-20,Different via configurations for different via interface requirements,1,H01L|H10D
11532559,2022-12-20,Semiconductor device and method for making the semiconductor device,0,H01L
11532556,2022-12-20,Structure and method for transistors having backside power rails,0,H01L|H10D
11532554,2022-12-20,Interconnect device and method,0,G11C|H01L|H10B
11532553,2022-12-20,Middle-end-of-line strap for standard cell,2,H01L|H10D
11532552,2022-12-20,Method and apparatus for forming self-aligned via with selectively deposited etching stop layer,0,H01L
11532551,2022-12-20,Semiconductor package with chamfered semiconductor device,0,G02B|H01L|H10D
11532550,2022-12-20,Semiconductor device structure having a multi-layer conductive feature and method making the same,0,H01L|H10D
11532549,2022-12-20,Two 2D capping layers on interconnect conductive structure to increase interconnect structure reliability,0,H01L
11532548,2022-12-20,Nitrogen plasma treatment for improving interface between etch stop layer and copper interconnect,0,H01L
11532547,2022-12-20,Interconnect structures with low-aspect-ratio contact vias,0,H01L
11532540,2022-12-20,Planarizing RDLS in RDL-first processes through CMP process,2,H01L
11532535,2022-12-20,Semiconductor die package with thermal management features and method for forming the same,0,H01L
11532533,2022-12-20,Integrated circuit package and method,1,H01L
11532531,2022-12-20,Semiconductor package,1,H01L
11532529,2022-12-20,Method of manufacturing an integrated fan-out package having fan-out redistribution layer (RDL) to accommodate electrical connectors,1,H01L
11532524,2022-12-20,Integrated circuit test method and structure thereof,0,G01R|H01L
11532521,2022-12-20,Dual channel gate all around transistor device and fabrication methods thereof,1,B82Y|H01L|H10D
11532519,2022-12-20,Semiconductor device and method,0,B82Y|H01L|H10D
11532518,2022-12-20,Slot contacts and method forming same,0,H01L|H10D
11532516,2022-12-20,Melting laser anneal of epitaxy regions,0,H01L|H10D
11532515,2022-12-20,Self-aligned spacers and method forming same,0,H01L|H10D
11532514,2022-12-20,Structure and formation method of semiconductor device with conductive feature,0,C09G|H01L
11532512,2022-12-20,Fin field effect transistor (FinFET) device structure with interconnect structure,0,H01L|H10D
11532511,2022-12-20,Method for forming semiconductor structure,0,B81C|H01L
11532510,2022-12-20,Contacts and interconnect structures in field-effect transistors,1,H01L|H10D
11532509,2022-12-20,Selective hybrid capping layer for metal gates of transistors,1,H01L|H10D
11532507,2022-12-20,Semiconductor device and method,0,H01L|H10D
11532504,2022-12-20,Low-resistance contact plugs and method forming same,2,H01L|H10D
11532503,2022-12-20,Conductive feature structure including a blocking region,0,H01L
11532502,2022-12-20,Reducing parasitic capacitance in field-effect transistors,0,H01L|H10D
11532500,2022-12-20,FinFET structure with different fin heights and method for forming the same,0,H01L|H10D
11532499,2022-12-20,Semiconductor processing apparatus and method utilizing electrostatic discharge (ESD) prevention layer,2,H01L|H05F
11532498,2022-12-20,Package-on-package structure,0,H01L
11532493,2022-12-20,Wet bench and chemical treatment method using the same,0,B05D|B08B|H01L|Y02P
11532486,2022-12-20,Dishing prevention structure embedded in a gate electrode,0,H01L|H10D
11532485,2022-12-20,Process for making multi-gate transistors and resulting structures,0,H01L|H10D
11532482,2022-12-20,High-density semiconductor device,0,H01L|H10D
11532481,2022-12-20,Fin field-effect transistor device and method of forming,0,H01J|H01L|H10D
11532480,2022-12-20,Methods of forming contact features in semiconductor devices,0,H01L|H10D
11532479,2022-12-20,Cut metal gate refill with void,3,H01L|H10D
11532475,2022-12-20,Deposition process for forming semiconductor device and system,0,C23C|H01L
11532425,2022-12-20,Hexagonal semiconductor package structure,0,H01F|H01L|H02J|H10D
11531802,2022-12-20,Layout context-based cell timing characterization,3,G06F|G06N
11531524,2022-12-20,Magnetoresistive random-access memory (MRAM) random number generator (RNG) and a related method for generating a random bit,0,G06F|G11C
11530479,2022-12-20,Atomic layer deposition tool and method,1,C03C|C23C|H01L
11528151,2022-12-13,Physically unclonable function (PUF) generation,3,H03K|H04L|H10D
11528135,2022-12-13,Integrated circuit (IC) signatures with random number generator and one-time programmable device,0,G06F|H04L
11528053,2022-12-13,Communication system and method of data communications,0,H03G|H03H|H04B|H04L
11527659,2022-12-13,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11527655,2022-12-13,Semiconductor structure with source/drain multi-layer structure and method for forming the same,0,H01L|H10D
11527653,2022-12-13,Semiconductor device and method of manufacture,0,H01L|H10D
11527651,2022-12-13,FinFET device with contact over dielectric gate,1,H01L|H10D
11527650,2022-12-13,FinFET device having a source/drain region with a multi-sloped undersurface,0,H01L|H10D
11527649,2022-12-13,Ferroelectric field effect transistor devices and methods for forming the same,3,H01L|H10B|H10D
11527628,2022-12-13,Semiconductor device and method,0,H01L|H10D
11527622,2022-12-13,Effective work function tuning via silicide induced interface dipole modulation for metal gates,3,B82Y|H01L|H10D
11527614,2022-12-13,Semiconductor structure with conductive structure and method for manufacturing the same,3,H01L|H10D
11527553,2022-12-13,Three-dimensional memory device and method,2,H01L|H10B|H10D
11527541,2022-12-13,System and method for reducing resistance in anti-fuse cell,0,G11C|H01L|H10B
11527540,2022-12-13,Implantations for forming source/drain regions of different transistors,0,H01L|H10B|H10D
11527527,2022-12-13,"Tap cell, integrated circuit structure and forming method thereof",0,G06F|H10D
11527525,2022-12-13,Semiconductor device with multiple polarity groups,0,H01L|H10D
11527518,2022-12-13,Heat dissipation in semiconductor packages and methods of forming same,0,H01L
11527504,2022-12-13,Conductive external connector structure and method of forming,0,C25D|H01L
11527502,2022-12-13,Contact pad for semiconductor device,2,H01L
11527499,2022-12-13,Integrated fan-out structures and methods for forming the same,0,H01L
11527490,2022-12-13,Packaging devices and methods of manufacture thereof,0,H01L
11527486,2022-12-13,Semiconductor device with shield for electromagnetic interference,1,H01L
11527476,2022-12-13,Interconnect structure of semiconductor device,0,H01L
11527474,2022-12-13,Integrated circuit package and method,6,H01L
11527466,2022-12-13,Semiconductor device having via sidewall adhesion with encapsulant,0,H01L
11527465,2022-12-13,Packages with Si-substrate-free interposer and method forming same,2,H01L
11527464,2022-12-13,Fan-out wafer level package structure,0,H01L
11527457,2022-12-13,Package structure with buffer layer embedded in lid layer,0,H01L
11527454,2022-12-13,Package structures and methods of forming the same,0,H01L
11527447,2022-12-13,Fin field-effect transistor device and method,0,H01L|H10D
11527444,2022-12-13,Air spacer formation for semiconductor devices,0,H01L|H10D
11527442,2022-12-13,Fin field-effect transistor device and method of forming the same,1,H01L|H10D
11527439,2022-12-13,TSV structure and method forming same,0,H01L
11527435,2022-12-13,Metal capping layer and methods thereof,0,H01L
11527430,2022-12-13,Semiconductor device and method,0,H01L|H10D
11527425,2022-12-13,Systems and methods for tray cassette warehousing,0,B65G|H01L
11527419,2022-12-13,Photonic integrated package and method forming same,2,G02B|H01L|Y02E
11527418,2022-12-13,Integrated circuit packages and methods of forming same,0,H01L
11527417,2022-12-13,Packaged semiconductor devices and methods of packaging semiconductor devices,1,H01L
11527411,2022-12-13,Interconnect structure having a carbon-containing barrier layer,0,H01L
11527406,2022-12-13,Trench etching process for photoresist line roughness improvement,1,H01L
11527380,2022-12-13,Ion implanter toxic gas delivery system,0,H01J|H01L
11526649,2022-12-13,Capacitive isolation structure insert for reversed signals,1,G06F|H01L|H10D
11526647,2022-12-13,Isolation circuit between power domains,0,G03F|G06F|H10D
11525668,2022-12-13,Apparatus and method for metrology,0,G01B|G01N|G03F|H01L
11525185,2022-12-13,Vacuum systems in semiconductor fabrication facilities,0,B01D|C23C|H01L
11525072,2022-12-13,Materials and methods for chemical mechanical polishing of ruthenium-containing materials,0,C09G|H01L|H10D
11522085,2022-12-06,Ferroelectric semiconductor device and method,0,H01L|H10D
11522084,2022-12-06,FinFET device and method of forming and monitoring quality of the same,1,G01N|H01L|H10D
11522074,2022-12-06,Semiconductor device and manufacturing method thereof,1,H01L|H10D
11522067,2022-12-06,High electron mobility transistor (HEMT) device and method of forming same,0,H01L|H10D
11522066,2022-12-06,Sidewall passivation for HEMT devices,2,H01L|H10D
11522065,2022-12-06,Gate etch back with reduced loading effect,0,H01J|H01L|H10D
11522062,2022-12-06,Method of manufacturing an etch stop layer and an inter-layer dielectric on a source/drain region,1,B82Y|H01L|H10D
11522061,2022-12-06,Semiconductor structure with protection layer and conductor extending through protection layer,0,H01L|H10D
11522050,2022-12-06,Method of manufacturing a semiconductor device and a semiconductor device,0,H01L|H10D
11522049,2022-12-06,Diffusion barrier layer for source and drain structures to increase transistor performance,0,B82Y|H01L|H10D
11522002,2022-12-06,Method for forming semiconductor image sensor,0,H04N|H10F
11521997,2022-12-06,Multi-protrusion transfer gate structure,1,G01R|H01L|H04N|H10D|H10F
11521970,2022-12-06,Semiconductor device and a method for fabricating the same,2,H01L|H10D
11521969,2022-12-06,Isolation structures for semiconductor devices,1,H01L|H10D
11521966,2022-12-06,Vertical noise reduction in 3D stacked semiconductor devices,0,H01L|H10D
11521959,2022-12-06,Die stacking structure and method forming same,0,H01L
11521929,2022-12-06,Capping layer for liner-free conductive structures,1,H01L
11521915,2022-12-06,Front-end-of-line (FEOL) through semiconductor-on-substrate via (TSV),2,H01L
11521905,2022-12-06,Package structure and method of manufacturing the same,2,H01L
11521896,2022-12-06,Selective deposition of a protective layer to reduce interconnect structure critical dimensions,1,H01L|H10D
11521893,2022-12-06,Semiconductor structure and method for forming the same,0,H01L
11521884,2022-12-06,Electrostatic chuck sidewall gas curtain,0,H01J|H01L
11521882,2022-12-06,Wafer notch positioning detection,1,G01B|G01D|G01V|H01L
11521858,2022-12-06,Method and device for forming metal gate electrodes for transistors,0,H01L|H10D
11521857,2022-12-06,Cut first self-aligned litho-etch patterning,0,H01L|H10B
11521856,2022-12-06,Semiconductor patterning and resulting structures,1,H01L|H10D|Y10S
11521846,2022-12-06,Methods for patterning a silicon oxide-silicon nitride-silicon oxide stack and structures formed by the same,0,C23C|G03F|H01L|H10F
11516027,2022-11-29,Method and apparatus for protecting embedded software,0,G06F|H04L
11515618,2022-11-29,Semiconductor packages and manufacturing methods thereof,0,G06V|H01L|H01Q
11515609,2022-11-29,Transmission line structures for millimeter wave signals,1,H01L|H01P
11515423,2022-11-29,Semiconductor device having fins,0,H01L|H10D
11515422,2022-11-29,Semiconductor device with gate stack,0,H01L|H10D
11515408,2022-11-29,Rough buffer layer for group III-V devices on silicon,1,H01L|H10D
11515403,2022-11-29,Semiconductor device and method,2,H01L|H10D
11515332,2022-11-29,Ferroelectric memory device and method of forming the same,4,H01L|H10B|H10D
11515308,2022-11-29,Integrated circuit structure with hybrid cell design,0,G06F|H10D
11515305,2022-11-29,Structure and formation method of hybrid semiconductor device,0,B82Y|H01L|H10D
11515288,2022-11-29,Protective layer for contact pads in fan-out interconnect structure and method of forming same,0,H01L
11515278,2022-11-29,Communication interface structure between processing die and memory die,0,G11C|H01L
11515276,2022-11-29,"Integrated circuit, package structure, and manufacturing method of package structure",1,H01L
11515274,2022-11-29,Semiconductor package and manufacturing method thereof,0,H01L
11515272,2022-11-29,Semiconductor die contact structure and method,0,H01L
11515268,2022-11-29,Semiconductor package and manufacturing method thereof,2,H01L
11515267,2022-11-29,Dummy die placement without backside chipping,1,H01L
11515256,2022-11-29,Semiconductor structure and manufacturing method thereof,0,H01L
11515255,2022-11-29,Electro-migration barrier for interconnect,0,H01L
11515233,2022-11-29,Semiconductor component with cooling structure,0,H01L
11515229,2022-11-29,Semiconductor package and manufacturing method thereof,1,H01L
11515224,2022-11-29,Packages with enlarged through-vias in encapsulant,0,H01L
11515215,2022-11-29,Asymmetric epitaxy regions for landing contact plug,1,H01L|H10D
11515212,2022-11-29,Method of manufacturing semiconductor devices having controlled S/D epitaxial shape,0,B82Y|H01L|H10D
11515211,2022-11-29,Cut EPI process and structures,1,B82Y|H01L|H10B|H10D
11515206,2022-11-29,Semiconductor structure with doped via plug,1,H01L|H10D
11515199,2022-11-29,Semiconductor structures including standard cells and tap cells,0,G06F|H01L|H10D
11515197,2022-11-29,Semiconductor device and method of forming the semiconductor device,0,H01L|H10D
11515185,2022-11-29,Automated wafer monitoring,0,H01L
11515173,2022-11-29,Semiconductor devices and methods of manufacturing,1,H01L
11515165,2022-11-29,Semiconductor device and method,0,H01L|H10D
11515162,2022-11-29,Method of manufacturing a semiconductor device and a semiconductor device,2,H01L|H10D
11514982,2022-11-29,Computation unit including an asymmetric ferroelectric device pair and methods of forming the same,0,G06N|G11C|H10B|H10D
11514707,2022-11-29,Optical sensor and methods of making the same,1,G02B|G06F|G06V|H10F
11514224,2022-11-29,Systems and methods for improving design performance through placement of functional and spare cells by leveraging LDE effect,0,G06F
11513145,2022-11-29,Semiconductor test device and manufacturing method thereof,0,G01R|H01L
11513083,2022-11-29,Photolithography method and photolithography system,1,G01N|G03F|H01L
11509346,2022-11-22,Systems and methods for die-to-die communication,0,H04B|H04L
11508849,2022-11-22,Semiconductor device and methods of manufacture,0,H01L|H10D
11508845,2022-11-22,Semiconductor structure and associated fabricating method,0,H01L|H10D
11508843,2022-11-22,Semiconductor device having fully oxidized gate oxide layer and method for making the same,1,H01L|H10D
11508831,2022-11-22,Gate spacer structure and method of forming same,2,H01L|H10D
11508827,2022-11-22,Air spacer for a gate structure of a transistor,0,H01L|H10D
11508826,2022-11-22,Composite work function layer formation using same work function material,0,H01L|H10D
11508825,2022-11-22,Semiconductor device and manufacturing method thereof,0,H01L|H10B|H10D
11508822,2022-11-22,Source/drain via having reduced resistance,0,H01L|H10D
11508816,2022-11-22,Semiconductor structure and method of forming the same,0,H01L|H10D
11508757,2022-11-22,Breakdown voltage capability of high voltage device,0,H01L|H10D
11508738,2022-11-22,SRAM speed and margin optimization via spacer tuning,0,G11C|H01L|H10B|H10D
11508737,2022-11-22,SRAM cell and logic cell design,0,G11C|H01L|H03K|H10B|H10D
11508736,2022-11-22,Method for forming different types of devices,0,B82Y|H01L|H10B|H10D
11508735,2022-11-22,Cell manufacturing,0,H01L|H10B|H10D
11508714,2022-11-22,Semiconductor devices and methods related thereto,1,G06F|H01L|H10D
11508710,2022-11-22,Method of forming semiconductor device package,0,H01L
11508696,2022-11-22,Semiconductor device,1,H01L|H10D
11508695,2022-11-22,Redistribution layers in semiconductor packages and methods of forming same,6,H01L
11508692,2022-11-22,Package structure and method of fabricating the same,0,H01L
11508677,2022-11-22,Semiconductor package for high-speed data transmission and manufacturing method thereof,1,H01L|H01P
11508671,2022-11-22,Semiconductor package and manufacturing method thereof,0,H01L
11508670,2022-11-22,Semiconductor structure and method for manufacturing the same,0,H01L
11508666,2022-11-22,Semiconductor package,0,H01L|H01P|H03H
11508665,2022-11-22,Packages with thick RDLs and thin RDLs stacked alternatingly,1,H01L
11508661,2022-11-22,Integrated circuit and method of manufacturing same,0,G06F|H01L|H10D
11508659,2022-11-22,Interconnect structure in semiconductor device and method of forming the same,0,H01L|H10D|Y02P
11508658,2022-11-22,Semiconductor device package and method of manufacturing the same,0,G02B|H01L
11508656,2022-11-22,Semiconductor package and method,7,H01L
11508640,2022-11-22,Semiconductor package and manufacturing method thereof,0,H01L
11508633,2022-11-22,Package structure having taper-shaped conductive pillar and method of forming thereof,3,H01L
11508631,2022-11-22,Semiconductor device,0,H01L
11508628,2022-11-22,Method for forming a crystalline protective polysilicon layer,1,H01L|H10D
11508627,2022-11-22,Method of metal gate formation and structures formed by the same,1,H01L|H10D
11508623,2022-11-22,Local gate height tuning by CMP and dummy gate design,2,H01L|H10D
11508622,2022-11-22,Semiconductor device structure with tapered contact and method for forming the same,0,H01L|H10D
11508621,2022-11-22,Method of manufacturing a semiconductor device and a semiconductor device,1,B82Y|H01L|H10D
11508616,2022-11-22,Electrical connection for semiconductor devices,0,H01L
11508615,2022-11-22,Semiconductor device structure and methods of forming the same,1,H01L
11508608,2022-11-22,Vacuum wafer chuck for manufacturing semiconductor devices,0,B25B|H01L
11508602,2022-11-22,Cleaning tool,0,B08B|C23C|H01L
11508596,2022-11-22,Apparatus and methods for automatically handling die carriers,0,G03F|H01L
11508585,2022-11-22,Methods for chemical mechanical polishing and forming interconnect structure,0,B24B|C09G|H01L
11508583,2022-11-22,Selective high-k formation in gate-last process,0,H01L|H10D
11508582,2022-11-22,Cut metal gate processes,0,H01L|H10D
11508572,2022-11-22,Semiconductor device and manufacturing method thereof,0,C23C|H01L|H10D
11508562,2022-11-22,Low contamination chamber for surface activation,0,C23C|H01J|H01L
11507725,2022-11-22,Integrated circuit layouts with line-end extensions,0,G03F|G06F
11503711,2022-11-15,Method for inserting dummy capacitor structures,0,G06F|H05K|H10D
11502402,2022-11-15,Integrated patch antenna having insulating substrate with antenna cavity and high-K dielectric,1,H01L|H01Q
11502197,2022-11-15,Source and drain epitaxial layers,0,H01L|H10D
11502196,2022-11-15,Stress modulation for dielectric layers,0,H01L|H10D
11502187,2022-11-15,Semiconductor device structure and method for forming the same,2,H01L|H10D
11502186,2022-11-15,FinFET device having a channel defined in a diamond-like shape semiconductor structure,0,H01L|H10D
11502185,2022-11-15,Methods of manufacturing a gate electrode having metal layers with different average grain sizes,0,H01L|H10D
11502183,2022-11-15,Air gap in inner spacers and methods of fabricating the same in field-effect transistors,3,B82Y|H01L|H10D
11502182,2022-11-15,Selective gate air spacer formation,0,G06F|H01L|H10D
11502176,2022-11-15,Semiconductor device with ferroelectric aluminum nitride,0,H01L|H10D
11502174,2022-11-15,Method for reducing Schottky barrier height and semiconductor device with reduced Schottky barrier height,1,H01L|H10D
11502168,2022-11-15,Tuning threshold voltage in nanosheet transitor devices,4,B82Y|H01L|H10D
11502166,2022-11-15,Seal material for air gaps in semiconductor devices,0,H01L|H10D
11502160,2022-11-15,Method and system for forming metal-insulator-metal capacitors,0,C23C|H01J|H01L|H10D
11502128,2022-11-15,Memory device and method of forming the same,3,G11C|H01L|H10B|H10D|H10N
11502126,2022-11-15,Integrated circuit and fabrication method thereof,0,H01L|H10B|H10N
11502081,2022-11-15,Semiconductor device and method,1,B82Y|H01L|H10D
11502080,2022-11-15,Semiconductor device and method,1,H01L|H10D
11502076,2022-11-15,Semiconductor structure cutting process and structures formed thereby,4,H01L|H10D
11502072,2022-11-15,Integrated circuit package and method,2,H01L
11502062,2022-11-15,Integrated circuit package and method,7,H01L
11502056,2022-11-15,Joint structure in semiconductor package and manufacturing method thereof,1,H01L
11502050,2022-11-15,Redistribution layer metallic structure and method,0,H01L
11502044,2022-11-15,Methods of manufacturing semiconductor device and semiconductor device,0,H01L|H10B
11502043,2022-11-15,Semiconductor structure and method for fabricating semiconductor structure,0,H01L
11502040,2022-11-15,Package structure and semiconductor pacakge,0,H01L
11502039,2022-11-15,Semiconductor package and method,1,H01L
11502035,2022-11-15,Interconnect structure and method of forming same,0,H01L|H10D
11502034,2022-11-15,Semiconductor devices with backside power rail and methods of fabrication thereof,0,B82Y|H01L|H10D
11502032,2022-11-15,Chip package and method of fabricating the same,1,H01L|H10D
11502015,2022-11-15,Semiconductor package and manufacturing method thereof,1,H01L
11502013,2022-11-15,Integrated circuit package and method,3,H01L
11502005,2022-11-15,Semiconductor devices and methods of forming the same,0,H01L|H10D
11502004,2022-11-15,Configuring different via sizes for bridging risk reduction and performance improvement,0,H01L|H10B|H10D
11502001,2022-11-15,Semiconductor device with self-aligned vias,0,H01L
11502000,2022-11-15,Bottom lateral expansion of contact plugs through implantation,0,H01L|H10D
11501999,2022-11-15,Cobalt fill for gate structures,0,H01L|H10D
11501052,2022-11-15,Conductor scheme selection and track planning for mixed-diagonal-Manhattan routing,1,G06F
11501051,2022-11-15,"Memory device, integrated circuit device and method",0,G03F|G06F|H10B|H10D
11500299,2022-11-15,Exposure method and exposure apparatus,0,G03F|H01L
11496417,2022-11-08,Network-on-chip system and a method of generating the same,0,H04L
11495687,2022-11-08,Metal rail conductors for non-planar semiconductor devices,1,H01L|H10D
11495685,2022-11-08,Metal-insensitive epitaxy formation,0,H01L|H10D
11495684,2022-11-08,Method of removing an etch mask,0,H01L|H10D
11495682,2022-11-08,Semiconductor device and method,3,H01L|H10D
11495674,2022-11-08,Forming epitaxial structures in fin field effect transistors,0,H01L|H10D
11495661,2022-11-08,Semiconductor device including gate barrier layer,0,B82Y|H01L|H10D
11495659,2022-11-08,Semiconductor device,0,H01L|H10B|H10D
11495630,2022-11-08,Multiple deep trench isolation (MDTI) structure for CMOS image sensor,0,H04N|H10F
11495619,2022-11-08,Integrated circuit device with improved layout,0,G06F|H10D
11495618,2022-11-08,Three-dimensional memory device and method,2,G11C|H01L|H10B|H10D
11495598,2022-11-08,Hybrid scheme for improved performance for P-type and N-type FinFETs,0,H01L|H10D
11495590,2022-11-08,Multi-chip semiconductor package,1,H01L
11495573,2022-11-08,Package structure and manufacturing method thereof,1,H01L
11495559,2022-11-08,Integrated circuits,1,H01L
11495558,2022-11-08,Integrated circuit features with obtuse angles and method of forming same,1,G06F|H01L
11495556,2022-11-08,Semiconductor structure having counductive bump with tapered portions and method of manufacturing the same,0,H01L
11495539,2022-11-08,Interconnect structure with air-gaps,0,H01L
11495537,2022-11-08,Interconnect structure in semiconductor devices,0,H01L|H10D
11495536,2022-11-08,Semiconductor structure and method for forming thereof,0,H01L
11495532,2022-11-08,Techniques to inhibit delamination from flowable gap-fill dielectric,1,H01L|H10B|H10N
11495528,2022-11-08,Method of fabricating device having inductor,0,H01L|Y10T
11495526,2022-11-08,Integrated circuit package and method,0,H01L
11495507,2022-11-08,Manufacturing method of a semiconductor package,0,H01L
11495506,2022-11-08,Semiconductor package with separate electric and thermal paths,0,H01L
11495503,2022-11-08,Structure and process of integrated circuit having latch-up suppression,0,G06F|G11C|H01L|H10B|H10D
11495501,2022-11-08,Fin field-effect transistor devices and methods of forming the same,0,H01L|H10D
11495497,2022-11-08,FinFET switch,0,H01L|H10D
11495494,2022-11-08,Methods for reducing contact depth variation in semiconductor fabrication,0,H01L|H10D
11495491,2022-11-08,Structure and formation method of semiconductor device with stacked conductive structures,0,H01L
11495489,2022-11-08,Method for forming a semiconductor-on-insulator (SOI) substrate,2,H01L
11495472,2022-11-08,Semicondutor packages and methods of forming same,0,H01L
11495471,2022-11-08,Slurry compositions for chemical mechanical planarization,1,C09G|H01L
11495465,2022-11-08,Method and structure for semiconductor device having gate spacer protection layer,0,H01L|H10D
11495464,2022-11-08,Semiconductor device and method,0,H01L|H10D
11495463,2022-11-08,Semiconductor device and manufacturing method thereof,1,H01L|H10D
11495460,2022-11-08,Method for forming semiconductor structure by patterning resist layer having inorganic material,0,G03F|H01L
11495300,2022-11-08,Method and apparatus for PUF generator characterization,0,G06F|G11C|H04L
11494619,2022-11-08,Device and method for operating the same,0,G06F|G06N|G06V
11494545,2022-11-08,Apparatus and method for advanced macro clock skewing,0,G06F
11494543,2022-11-08,Layout for integrated circuit and the integrated circuit,0,G06F
11494542,2022-11-08,"Semiconductor device, method of generating layout diagram and system for same",0,G03F|G06F|H01L
11494497,2022-11-08,System and device for data protection and method thereof,1,G06F|H04W
11493909,2022-11-08,Method for detecting environmental parameter in semiconductor fabrication facility,1,G01N|G05B|H01L|Y02P
11492700,2022-11-08,"Shutter disk having lamp, power, and/or gas modules arranged at the first side of the shutter disk of thin film deposition chamber",0,C23C|H01L
11489115,2022-11-01,VIA structure and methods of forming the same,0,H01L|H10B|H10N
11489107,2022-11-01,Memory cell with top electrode via,0,G11C|H01F|H01L|H10B|H10N
11489075,2022-11-01,Method of manufacturing a semiconductor device and a semiconductor device,0,H01L|H10D
11489074,2022-11-01,Semiconductor device and manufacturing method thereof,1,H01L|H10D
11489063,2022-11-01,Method of manufacturing a source/drain feature in a multi-gate semiconductor structure,0,B82Y|H01L|H10D
11489062,2022-11-01,Optimized proximity profile for strained source/drain feature and method of fabricating thereof,2,H01L|H10D
11489059,2022-11-01,"Semiconductor devices, FinFET devices and methods of forming the same",0,H01L|H10D
11489058,2022-11-01,Semiconductor structure and associated manufacturing method,0,H01L|H10D
11489057,2022-11-01,Contact structures in semiconductor devices,1,H01L|H10D
11489056,2022-11-01,Semiconductor device with multi-threshold gate structure,0,B82Y|H01L|H10D
11489053,2022-11-01,Semiconductor device and method,0,H01L|H10D
11489039,2022-11-01,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11488971,2022-11-01,Embedded memory with improved fill-in window,0,H01L|H10B|H10D
11488968,2022-11-01,Integrated circuit and static random access memory thereof,0,G11C|H01L|H10B|H10D
11488966,2022-11-01,FinFET SRAM having discontinuous PMOS fin lines,1,G11C|H01L|H10B|H10D
11488926,2022-11-01,Self-aligned interconnect structure,0,H01L
11488912,2022-11-01,Method for forming recesses in a substrate by etching dummy fins,0,H01L|H10D
11488909,2022-11-01,Package structure,1,H01L|H01Q
11488908,2022-11-01,Semiconductor device and method,1,H01L
11488898,2022-11-01,Bump joint structure with distortion and method forming same,0,G06F|H01L|Y02P
11488897,2022-11-01,Integrated circuit package and method,0,H01L
11488891,2022-11-01,Method of forming conductive bumps for cooling device connection and semiconductor device,0,H01L
11488882,2022-11-01,Die-on-interposer assembly with dam structure and method of manufacturing the same,0,H01L
11488881,2022-11-01,Semiconductor device and method of manufacture,0,H01L
11488878,2022-11-01,Packaging mechanisms for dies with different sizes of connectors,0,H01L
11488874,2022-11-01,Semiconductor device with funnel shape spacer and methods of forming the same,0,H01L|H10D
11488873,2022-11-01,Metal gates and methods of forming thereby,1,B82Y|H01L|H10D
11488872,2022-11-01,Method for forming semiconductor device structure with isolation feature,0,H01L|H10D
11488869,2022-11-01,Transistor isolation structures,0,B82Y|H01L|H10D
11488861,2022-11-01,Method for manufacturing an interconnect structure having a selectively formed bottom via,0,H01L
11488859,2022-11-01,Semiconductor device and method,1,H01L|H10D
11488858,2022-11-01,Methods for forming stacked layers and devices formed thereof,1,B82Y|H01L|H10D
11488857,2022-11-01,Semiconductor device and method of manufacture using a contact etch stop layer (CESL) breakthrough process,1,H01L
11488855,2022-11-01,Dielectric gap-filling process for semiconductor device,1,H01L|H10D
11488848,2022-11-01,Integrated semiconductor die vessel processing workstations,1,H01L
11488843,2022-11-01,Underfill between a first package and a second package,3,H01L
11488842,2022-11-01,Method of making semiconductor device package including conformal metal cap contacting each semiconductor die,0,H01L
11488825,2022-11-01,Multi-layer mask and method of forming same,0,H01L
11487924,2022-11-01,"System, method and associated computer readable medium for designing integrated circuit with pre-layout RC information",0,G06F
11487060,2022-11-01,Semiconductor device with nanostructures aligned with grating coupler and manufacturing method thereof,3,G02B|H01L
11483468,2022-10-25,Phase detect auto-focus three dimensional image capture system,0,G01B|G06T|H04N
11482788,2022-10-25,Antenna device and method for manufacturing antenna device,1,H01L|H01Q
11482668,2022-10-25,RRAM structure,0,H01L|H10B|H10N
11482649,2022-10-25,Semiconductor package and manufacturing method of semiconductor package,5,G02B|H01L|H10F|H10H
11482620,2022-10-25,Interfacial layer between Fin and source/drain region,0,H01L|H10D
11482610,2022-10-25,Method of forming a gate structure,0,H01L|H10D
11482594,2022-10-25,Semiconductor devices with backside power rail and method thereof,0,H01L|H10D
11482508,2022-10-25,Semiconductor package and manufacturing method thereof,0,H01L
11482506,2022-10-25,Edge-trimming methods for wafer bonding and dicing,2,H01L
11482499,2022-10-25,Seal ring for hybrid-bond,1,H01L|H10D
11482497,2022-10-25,Package structure including a first die and a second die and a bridge die and method of forming the package structure,2,H01L
11482495,2022-10-25,Semiconductor arrangement and method for making,0,H01L
11482493,2022-10-25,Methods for reducing dual damascene distortion,0,H01L
11482491,2022-10-25,Package structure with porous conductive structure and manufacturing method thereof,2,H01L
11482484,2022-10-25,Symmetrical substrate for semiconductor packaging,1,H01L
11482473,2022-10-25,"Semiconductor device, and associated method and system",0,H01L
11482465,2022-10-25,"Thermal interface materials, 3D semiconductor packages and methods of manufacture",1,H01L
11482461,2022-10-25,Semiconductor package and method for making the same,0,H01L|H05K
11482459,2022-10-25,HVMOS reliability evaluation using bulk resistances as indices,1,G01R|H01L|H10D
11482458,2022-10-25,Selective dual silicide formation,2,H01L|H10D
11482451,2022-10-25,Interconnect structures,0,H01L|H10D
11482450,2022-10-25,Methods of forming an abrasive slurry and methods for chemical- mechanical polishing,0,C09G|H01L|H10D
11482447,2022-10-25,Method of forming an integrated chip having a cavity between metal features,0,H01L|H10D
11482430,2022-10-25,Space filling device for wet bench,0,B08B|H01L
11482426,2022-10-25,Double patterning method,0,H01L
11482421,2022-10-25,Method of forming a semiconductor device by a replacement gate process,1,H01L|H10D
11482417,2022-10-25,Method of manufacturing semiconductor structure,0,H01L
11482411,2022-10-25,Semiconductor device and method,2,H01L
11481536,2022-10-25,Method and system for fixing violation of layout,3,G06F
11481531,2022-10-25,IC manufacturing recipe similarity evaluation methods and systems,0,G05B|G06F|Y02P
11480606,2022-10-25,In-line device electrical property estimating method and test structure of the same,0,G01R|H01L
11479849,2022-10-25,Physical vapor deposition chamber with target surface morphology monitor,1,C23C|G06N
11476365,2022-10-18,Fin field effect transistor device structure and method for forming the same,0,H01L|H10D
11476361,2022-10-18,Semiconductor device structure with dielectric layer,0,H01L|H10D
11476352,2022-10-18,Conformal transfer doping method for fin-like field effect transistor,0,H01L|H10D
11476347,2022-10-18,Processes for removing spikes from gates,0,H01L|H10D
11476342,2022-10-18,Semiconductor device with improved source and drain contact area and methods of fabrication thereof,0,H01L|H10D
11476337,2022-10-18,Method for forming a semiconductor structure,0,H01L|H10D
11476331,2022-10-18,Supportive layer in source/drains of FinFET devices,0,H01L|H10D
11476295,2022-10-18,Back side illuminated image sensor with reduced sidewall-induced leakage,1,H01L|H10F
11476248,2022-10-18,Three dimensional integrated circuit and fabrication thereof,0,H01L|H10D
11476219,2022-10-18,Metal-bump sidewall protection,0,H01L
11476214,2022-10-18,Sidewall spacer to reduce bond pad necking and/or redistribution layer necking,1,H01L
11476205,2022-10-18,Package structure and method for forming the same,0,H01L
11476201,2022-10-18,Package-on-package device,1,H01L
11476196,2022-10-18,Semiconductor device with multi-layer dielectric,0,H01L|H10D
11476193,2022-10-18,Semiconductor structure and manufacturing method thereof,0,H01L
11476191,2022-10-18,Low resistance interconnect structure for semiconductor device,0,H01L
11476184,2022-10-18,Semiconductor device and method for manufacturing the same,1,H01L
11476166,2022-10-18,Nano-sheet-based complementary metal-oxide-semiconductor devices with asymmetric inner spacers,0,B82Y|H01L|H10D
11476159,2022-10-18,Shared contact structure and methods for forming the same,0,H01L|H10B|H10D
11476157,2022-10-18,Method of manufacturing a metal-oxide-semiconductor field-effect transistor (MOSFET) having low off-state capacitance due to reduction of off-state capacitance of back-end-of-line (BEOL) features of the MOSFET,0,H01L|H10D
11476156,2022-10-18,Semiconductor device structures,0,H01L|H10D
11476125,2022-10-18,Multi-die package with bridge layer,0,H01L
11476124,2022-10-18,Etchant for etching a cobalt-containing member in a semiconductor structure and method of etching a cobalt-containing member in a semiconductor structure,0,C09K|H01L|H10D
11476108,2022-10-18,Spin on carbon composition and method of manufacturing a semiconductor device,0,C09D|G03F|H01L
11475929,2022-10-18,Memory refresh,0,G06F|G11C
11474554,2022-10-18,Circuit for providing clock to de-serializer in communication physical layer,0,G06F|H03K|H03L
11470720,2022-10-11,Opening in the pad for bonding integrated passive device in InFO package,0,H01L|H05K
11469743,2022-10-11,Timing circuit arrangements for flip-flops,1,G06F|H03K|H10B|H10D
11469372,2022-10-11,Memory cell with top electrode via,1,G11C|H01F|H01L|H10B|H10N
11469324,2022-10-11,Semiconductor device with negative capacitance structure and method for forming the same,1,H01L|H10D
11469322,2022-10-11,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11469307,2022-10-11,Thicker corner of a gate dielectric structure around a recessed gate electrode for an MV device,0,H01L|H10D
11469269,2022-10-11,Techniques for MRAM top electrode via connection,0,H01F|H01L|H10B|H10N
11469238,2022-10-11,Non-interleaving N-well and P-well pickup region design for IC devices,0,G06F|G11C|H10B|H10D
11469227,2022-10-11,Semiconductor device and a method for fabricating the same,0,H01L|H10D
11469221,2022-10-11,Integrated circuit and manufacturing method thereof,3,B82Y|H01L|H10D
11469218,2022-10-11,Devices employing thermal and mechanical enhanced layers and methods of forming same,0,H01L
11469215,2022-10-11,Chip package structure with molding layer and method for forming the same,3,H01L
11469208,2022-10-11,Method of manufacturing semiconductor package structure,0,H01L
11469203,2022-10-11,Method for forming package structure with a barrier layer,0,H01L
11469200,2022-10-11,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11469198,2022-10-11,Semiconductor device manufacturing method and associated semiconductor die,0,H01L
11469197,2022-10-11,Integrated circuit package and method,2,H01L
11469170,2022-10-11,Multilevel interconnection structure and method for forming the same,0,H01L|H10D
11469166,2022-10-11,Packages with Si-substrate-free interposer and method forming same,2,G01R|H01L|H05K
11469145,2022-10-11,Method for forming semiconductor device structure with gate and resulting structures,1,H01L|H10D
11469144,2022-10-11,Semiconductor arrangement with fin features having different heights,0,H01L|H10D
11469143,2022-10-11,Semiconductor device with elongated pattern,2,H01L|H10D
11469139,2022-10-11,Bottom-up formation of contact plugs,3,H01L|H10D
11469138,2022-10-11,Via for coupling attached component upper electrode to substrate,0,H01L|H10D|H10H
11469128,2022-10-11,Systems and methods for wafer pod alignment,0,B25J|H01L|Y10S
11469109,2022-10-11,Semiconductor structure having metal contact features and method for forming the same,0,H01L|H10D
11469108,2022-10-11,"System, semiconductor device and method",0,H01J|H01L
11462642,2022-10-04,Source/drain epitaxial layer profile,1,H01L|H10D
11462626,2022-10-04,Semiconductor device and method of manufacture,0,H01L|H10D
11462614,2022-10-04,Semiconductor devices and methods of manufacturing,3,B82Y|H01L|H10D
11462578,2022-10-04,Imaging device with uniform photosensitive region array,0,H04N|H10F
11462563,2022-10-04,Memory device and manufacturing method thereof,0,H01L|H10B|H10D
11462549,2022-10-04,Semiconductor device and method of fabricating the same,0,B82Y|H01L|H10B|H10D
11462534,2022-10-04,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11462531,2022-10-04,Multi-stack package-on-package structures,1,H01L
11462530,2022-10-04,Multi-stack package-on-package structures,1,H01L
11462509,2022-10-04,Package structure with electronic device in cavity substrate and method for forming the same,0,H01L
11462507,2022-10-04,Bonding through multi-shot laser reflow,0,H01L
11462495,2022-10-04,Chiplets 3D SoIC system integration and fabrication methods,1,H01L
11462478,2022-10-04,Layer for buffer semiconductor device including microelectromechnical system (MEMS) device,0,B81B|B81C|H01L
11462471,2022-10-04,Middle-of-line interconnect structure and manufacturing method,3,H01L
11462470,2022-10-04,Method of forming graphene and metallic cap and barrier layers for interconnects,1,H01L
11462458,2022-10-04,Semiconductor device and method of manufacture,0,H01L
11462425,2022-10-04,Semiconductor processing station,0,B05C|C23C|H01L
11462418,2022-10-04,Integrated circuit package and method,3,H01L
11462408,2022-10-04,Method of forming an integrated circuit using a patterned mask layer,1,H01L
11462397,2022-10-04,Semiconductor device and method of forming the same,1,H01L|H10D
11462394,2022-10-04,Physical vapor deposition apparatus and method thereof,0,C23C|H01J|H01L
11461623,2022-10-04,Method and apparatus for defect-tolerant memory-based artificial neural network,2,G06N|G11C
11461528,2022-10-04,"Integrated circuit, system for and method of forming an integrated circuit",0,G06F|H01L|H10D
11461525,2022-10-04,"PUF cell array, system and method of manufacturing same",2,G06F|H04L|H10D
11461174,2022-10-04,Integrated circuit and method of operating same,3,G06F|G11C
11460787,2022-10-04,Apparatus and a method of forming a particle shield,0,G03F|H01L
11460776,2022-10-04,Method and apparatus of patterning a semiconductor device,0,G03F|H01L
11460651,2022-10-04,Photonics package integration,1,G02B|H01L|H10H
11460633,2022-10-04,Semiconductor package and manufacturing method thereof,0,G02B|H01L
11459190,2022-10-04,Systems and methods for die transfer,1,B65G|H01L
11458586,2022-10-04,"Planarization method, method for polishing wafer, and CMP system",0,B24B|H01L|H10D
11457525,2022-09-27,Interconnect structure having conductor extending along dielectric block,0,H01L|H05K|Y10T
11456728,2022-09-27,Data retention circuit and method,1,G06F|H03K
11456383,2022-09-27,Semiconductor device having a contact plug with an air gap spacer,3,H01L|H10D
11456373,2022-09-27,Semiconductor device and method,0,H01L|H10D
11456368,2022-09-27,Semiconductor device structure with hard mask layer over fin structure and method for forming the same,0,B82Y|H01L|H10D
11456360,2022-09-27,Epitaxial growth methods and structures thereof,0,C23C|C30B|H01L|H10D
11456355,2022-09-27,Semiconductor device,0,H01L|H10D
11456295,2022-09-27,Air gap formation between gate spacer and epitaxy structure,1,H01L|H10D
11456292,2022-09-27,Semiconductor device and manufacturing method thereof,0,G06F|H01L|H10D
11456287,2022-09-27,Package structure and method of fabricating the same,2,H01L
11456280,2022-09-27,Semiconductor package and method of forming the same,2,H01L
11456276,2022-09-27,Chip package structure,2,H01L
11456268,2022-09-27,Semiconductor package and manufacturing method thereof,0,H01L
11456266,2022-09-27,Bump structure and method of manufacturing bump structure,1,C08G|H01L
11456263,2022-09-27,Semiconductor structure and method for forming the same,0,H01L|H10F
11456257,2022-09-27,Semiconductor package with dual sides of metal routing,4,H01L
11456256,2022-09-27,"Semiconductor device, stacked semiconductor device and manufacturing method of semiconductor device",2,H01L
11456255,2022-09-27,Impedance controlled electrical interconnection employing meta-materials,0,H01L|H01P|H05K
11456251,2022-09-27,"Semiconductor structure, package structure, and manufacturing method thereof",2,H01L|H10D
11456249,2022-09-27,"Package structure, package-on-package structure and manufacturing method thereof",0,H01L
11456246,2022-09-27,Semiconductor device structure and methods of forming the same,0,H01L
11456245,2022-09-27,Silicon interposer including through-silicon via structures with enhanced overlay tolerance and methods of forming the same,2,H01L
11456240,2022-09-27,Semiconductor device and method of manufacture,2,H01L
11456228,2022-09-27,Integrated circuit structure,0,H01L|H10D
11456226,2022-09-27,Semiconductor package and method of fabricating the same,1,B29C|B29K|B29L|H01L
11456223,2022-09-27,Semiconductor stress monitoring structure and semiconductor chip,1,H01L
11456217,2022-09-27,Integrated circuits with buried interconnect conductors,1,H01L|H10D
11456211,2022-09-27,Method of forming interconnect structure,0,H01L
11456210,2022-09-27,Integrated circuit and method for manufacturing the same,1,H01L
11456209,2022-09-27,Spacers for semiconductor devices including a backside power rails,2,B82Y|H01L|H10D
11456203,2022-09-27,Wafer release mechanism,0,G01L|H01L
11456182,2022-09-27,Integrated circuit structure and fabrication thereof,0,B82Y|H01L|H10D
11456176,2022-09-27,Gate electrodes with notches and methods for forming the same,0,H01L|H10D|H10F
11456170,2022-09-27,Cleaning solution and method of cleaning wafer,0,C11D|G03F|H01L
11456169,2022-09-27,Wafer structure and trimming method thereof,1,H01L
11455453,2022-09-27,"Integrated circuit design method, system and computer program product",0,G03F|G06F
11455448,2022-09-27,Method for analyzing electromigration (EM) in integrated circuit,1,G06F
11454891,2022-09-27,Manufacturing method of semiconductor device and semiconductor processing system,0,G03F|H01L|H10D
11454888,2022-09-27,Semiconductor device and method of manufacture,3,C08K|G03F|H01L
11454773,2022-09-27,Optical transceiver and manufacturing method thereof,0,G02B|H01L
11450772,2022-09-20,Fin field-effect transistor device and method,0,H01L|H10D
11450769,2022-09-20,Transistor with asymmetric source and drain regions,0,H01L|H10D
11450757,2022-09-20,FinFET device and methods of forming,2,H01L|H10D
11450751,2022-09-20,Integrated circuit structure with backside via rail,2,B82Y|H01L|H10D
11450743,2022-09-20,Method of forming a semiconductor device with implantation of impurities at high temperature,0,H01L|H10D
11450742,2022-09-20,FinFET structure and method for manufacturing thereof,0,H01L|H10D
11450741,2022-09-20,Doping for semiconductor device with conductive feature,0,H01L|H10D
11450735,2022-09-20,Method of forming guard ring and circuit device,0,H01L|H10D
11450733,2022-09-20,Three dimensional metal insulator metal capacitor structure,1,H01L|H10D
11450673,2022-09-20,Connection between source/drain and gate,0,B82Y|H01L|H10B|H10D
11450665,2022-09-20,Semiconductor structure with self-aligned backside power rail,0,H01L|H10D
11450664,2022-09-20,Semiconductor device having nanosheet transistor and methods of fabrication thereof,3,B82Y|H01L|H10D
11450663,2022-09-20,Semiconductor device structure and methods of forming the same,2,B82Y|H01L|H10D
11450661,2022-09-20,Forming STI regions to separate semiconductor Fins,0,H01L|H10D
11450654,2022-09-20,Package structure and method of fabricating the same,0,H01L
11450641,2022-09-20,Method of fabricating package structure,1,H01L
11450628,2022-09-20,Package structure including a solenoid inductor laterally aside a die and method of fabricating the same,1,H01F|H01L|H10D
11450626,2022-09-20,Semiconductor package,0,H01L
11450622,2022-09-20,Semiconductor package,1,H01L
11450615,2022-09-20,Package structure and method of fabricating the same,0,H01L
11450612,2022-09-20,Semiconductor devices and methods of manufacturing the same,1,H01L
11450609,2022-09-20,Electro-migration reduction,0,H01L
11450605,2022-09-20,Reducing internal node loading in combination circuits,0,G06F|H01L|H10B|H10D
11450603,2022-09-20,Semiconductor device and method of fabricating the same,0,H01L|H10D
11450602,2022-09-20,Hybrid method for forming semiconductor interconnect structure,0,H01L|H10D
11450600,2022-09-20,Semiconductor devices including decoupling capacitors,2,H01L|H10D
11450595,2022-09-20,Semiconductor package device with integrated inductor and manufacturing method thereof,0,H01F|H01L|H10D
11450588,2022-09-20,Method for forming chip package structure with heat conductive layer,0,H01L
11450586,2022-09-20,"Heat dissipation structure, semiconductor packaging device, and manufacturing method of the semiconductor packaging device",0,H01L
11450584,2022-09-20,Warpage control of semiconductor die,0,H01L
11450581,2022-09-20,Integrated circuit package and method,6,H01L
11450580,2022-09-20,Semiconductor structure and method of fabricating the same,1,H01L
11450579,2022-09-20,Integrated circuit component and package structure having the same,0,H01L
11450574,2022-09-20,Deep trench isolation structure and method of making the same,2,H01L|H10D
11450572,2022-09-20,Semiconductor device and method,1,H01L|H10D
11450571,2022-09-20,Method for manufacturing semiconductor structure,0,H01L|H10D
11450567,2022-09-20,Package component with stepped passivation layer,0,H01L
11450566,2022-09-20,Semiconductor device and manufacturing method thereof,0,H01L
11450565,2022-09-20,Ion implant process for defect elimination in metal layer planarization,0,H01L|H10D
11450563,2022-09-20,Interconnect structure and method,0,H01L
11450559,2022-09-20,Integrated circuit structure with backside dielectric layer having air gap,2,B82Y|H01L|H10D
11450557,2022-09-20,Poisoned metal layer with sloped sidewall for making dual damascene interconnect,1,H01L
11450555,2022-09-20,Method for forming semiconductor device having isolation structures with different thicknesses,0,H01L|H10B|H10D|H10F
11450542,2022-09-20,Rounded vertical wafer vessel rods,1,C23C|H01L
11450526,2022-09-20,Cyclic spin-on coating process for forming dielectric material,0,B05D|G03F|H01L|H10D
11450362,2022-09-20,"Memory device, integrated circuit device and method",1,G06F|G11C|H10B
11449984,2022-09-20,Method and system for diagnosing a semiconductor wafer,0,G01N|G06T|G06V|H01L
11449656,2022-09-20,Method of designing semiconductor device,3,G06F|H01L
11448978,2022-09-20,Contamination handling for semiconductor apparatus,0,G03F|H01L
11448975,2022-09-20,Multi-function overlay marks for reducing noise and extracting focus and critical dimension information,0,G03F|H01L
11448956,2022-09-20,EUV mask,0,G03F|H01L
11448955,2022-09-20,Mask for lithography process and method for manufacturing the same,1,B81B|G01C|G01P|G03F|H01L
11447054,2022-09-20,Method for transferring container,0,B60P|B65D|B65G|B66C|B66F|G06T|H01L
11446851,2022-09-20,"Molding apparatus, manufacturing method of molded semiconductor device and molded semiconductor device",0,B29C|H01L
11446712,2022-09-20,System for cleaning wafer in CMP process of semiconductor manufacturing fabrication,0,B08B|B24B|H01L
11445104,2022-09-13,Device with a recessed gate electrode that has high thickness uniformity,0,G01S|G03B|G06V|H01L|H04N|H10D
11444202,2022-09-13,Semiconductor device and method of forming the same,0,H01L|H10D
11444181,2022-09-13,Source/drain formation with reduced selective loss defects,2,H01L|H10D
11444179,2022-09-13,Isolation structures in multi-gate semiconductor devices and methods of fabricating the same,3,B82Y|H01L|H10D
11444175,2022-09-13,Fabrication of long gate devices,0,H01L|H10D
11444174,2022-09-13,Semiconductor device with Fin end spacer dummy gate and method of manufacturing the same,0,B82Y|G09G|H01L|H10D
11444173,2022-09-13,Semiconductor device structure with salicide layer and method for forming the same,0,H01L|H10D
11444170,2022-09-13,Semiconductor device with backside self-aligned power rail and methods of forming the same,3,B82Y|H01L|H10D
11444169,2022-09-13,Transistor device with a gate structure having recesses overlying an interface between isolation and device regions,0,H01L|H10D
11444162,2022-09-13,Backside contact with air spacer,0,B82Y|H01L|H10D
11444116,2022-09-13,Method for forming image sensor,0,H01L|H10D|H10F
11444089,2022-09-13,Gate-all-around field effect transistors in integrated circuits,3,B82Y|H01L|H10B|H10D
11444080,2022-09-13,Semiconductor structure cutting process and structures formed thereby,0,H01L|H10D
11444073,2022-09-13,Power distribution network,0,H01L|H03K|H10D
11444071,2022-09-13,Multi-bit structure,0,G06F|H01L|H10D
11444069,2022-09-13,3D semiconductor package including memory array,2,H01L|H10B|H10D
11444057,2022-09-13,Package structures and methods of forming,1,H01L
11444046,2022-09-13,Passivation scheme for pad openings and trenches,2,H01L
11444038,2022-09-13,Forming large chips through stitching,0,H01L
11444034,2022-09-13,Redistribution structure for integrated circuit package and method of forming same,0,H01L
11444028,2022-09-13,Contact structure and formation thereof,0,H01L
11444025,2022-09-13,Transistor and fabrication method thereof,0,H01L|H10B|H10D
11444023,2022-09-13,"Semiconductor device, package structure including a heat dissipation element having a conductive base and a plurality of antenna patterns and method of fabricating the semiconductor device",2,H01L
11444021,2022-09-13,Device and package structure and method of forming the same,3,H01L
11444020,2022-09-13,Via for semiconductor device connection and methods of forming the same,0,H01L|H10H
11444018,2022-09-13,Semiconductor device including recessed interconnect structure,0,H01L|H10D
11444002,2022-09-13,Package structure,1,H01L
11443995,2022-09-13,Integrated circuit package and method,1,H01L
11443993,2022-09-13,Chip package structure with cavity in interposer,1,H01L
11443991,2022-09-13,Semiconductor structure and method of manufacture,0,H01L
11443987,2022-09-13,Semiconductor devices with backside air gap dielectric,6,H01L|H10D
11443984,2022-09-13,Semiconductor device and a method for fabricating the same,2,H01L|H10D
11443981,2022-09-13,Bonding method of package components and bonding apparatus,1,H01L
11443980,2022-09-13,Method of fabricating semiconductor device with metal pad extending into top metal layer,0,H01L|H10D
11443979,2022-09-13,Semiconductor device,2,B82Y|H01L|H10D
11443976,2022-09-13,Trench isolation process,1,H01L
11443966,2022-09-13,Semiconductor processing flow field control apparatus and method,1,H01L
11443961,2022-09-13,Semiconductor fabrication apparatus,0,B65G|H01L
11443959,2022-09-13,Semiconductor manufacturing system and control method,0,H01L|H05B
11443957,2022-09-13,Metal oxide layered structure and methods of forming the same,3,H01L
11443939,2022-09-13,System and method for dispensing liquid spin-on glass (SOG) onto semiconductor wafers,0,B05C|B05D|H01L
11443923,2022-09-13,Apparatus for fabricating a semiconductor structure and method of fabricating a semiconductor structure,1,H01J|H01L
11443097,2022-09-13,System and method for diagnosing design rule check violations,1,G06F|Y02D
11443096,2022-09-13,Method for optimizing floor plan for an integrated circuit,2,G06F
11443095,2022-09-13,Hotspot avoidance method for manufacturing integrated circuits,0,G05B|G06F|G06T|H01L
11443094,2022-09-13,Method of inserting dummy boundary cells for macro/IP and IC,0,G06F|H10D
11443093,2022-09-13,Semiconductor device,0,G03F|G06F|H01L|H10B|H10D
11441221,2022-09-13,Method of performing atomic layer deposition,0,C23C|H01L|H10D
11440060,2022-09-13,Method for cleaning substrate,0,B08B|G03F|H01L
11438180,2022-09-06,Systems and methods for providing reliable physically unclonable functions,0,G06F|H04L|H10D
11438015,2022-09-06,Two-level error correcting code with sharing of check-bits,1,G06F|G11C|H03M
11437998,2022-09-06,Integrated circuit including back side conductive lines for clock signals,0,G06F|H03K
11437843,2022-09-06,Under-floor charging station,0,B60L|H01L|H02J|Y02T
11437708,2022-09-06,Antenna effect protection and electrostatic discharge protection for three-dimensional integrated circuit,5,H01L|H01P|H01Q|H10D
11437518,2022-09-06,Metal gate with silicon sidewall spacers,0,H01L|H10D
11437517,2022-09-06,Semiconductor structures and methods with high mobility and high energy bandgap materials,0,H01L|H10D
11437515,2022-09-06,Source and drain stressors with recessed top surfaces,0,H01L|H10D
11437498,2022-09-06,FinFET device and method,2,H01L|H10D
11437497,2022-09-06,Semiconductor device and method,0,H01L|H10D
11437493,2022-09-06,Gate spacer structures and methods for forming the same,0,H01L|H10D
11437492,2022-09-06,Semiconductor device and method of manufacture,2,B82Y|H01L|H10D
11437491,2022-09-06,Non-conformal capping layer and method forming same,1,H01L|H10D
11437484,2022-09-06,Gate structure and method of forming the same,2,H01L|H10D
11437480,2022-09-06,Forming a cavity with a wet etch for backside contact formation,2,B82Y|H01L|H10D
11437474,2022-09-06,Gate structures in transistors and method of forming same,3,B82Y|H01L|H10D
11437469,2022-09-06,Reducing parasitic capacitance in semiconductor devices,1,B82Y|H01L|H10D
11437468,2022-09-06,Isolation structures of semiconductor devices,0,B82Y|H01L|H10D
11437433,2022-09-06,Techniques for MRAM top electrode via connection,1,H01F|H01L|H10B|H10N
11437422,2022-09-06,Hybrid bonded structure,0,H01L|H10F
11437416,2022-09-06,Pixel device layout to reduce pixel noise,0,H04N|H10F
11437393,2022-09-06,"Semiconductor device, memory array and method of forming the same",0,H01L|H10B
11437386,2022-09-06,System and method for reducing cell area and current leakage in anti-fuse cell array,0,G06F|G11C|H01L|H10B|H10D
11437385,2022-09-06,FinFET SRAM cells with reduced fin pitch,0,G11C|H01L|H10B|H10D
11437372,2022-09-06,Liner structures,0,H01L|H10D
11437361,2022-09-06,LTHC as charging barrier in InFO package formation,1,H01L
11437344,2022-09-06,Wafer bonding method,1,B23K|H01L
11437334,2022-09-06,Chip package structure,1,H01L
11437332,2022-09-06,Package structure and method of manufacturing the same,2,H01L
11437331,2022-09-06,Chip structure and method for forming the same,2,H01L
11437327,2022-09-06,Integrated fan-out packaging,1,H01L
11437321,2022-09-06,Standard-cell layout structure with horn power and smart metal cut,0,H01L|H10D
11437319,2022-09-06,Integrated circuit having a high cell density,0,G06F|H01L|H03K|H10D
11437313,2022-09-06,Structure and method of forming a semiconductor device with resistive elements,0,H01L|H10D
11437287,2022-09-06,Transistor gates and methods of forming thereof,1,B82Y|H01L|H10D
11437280,2022-09-06,Semiconductor device and method of manufacture,0,H01L|H10D
11437279,2022-09-06,Method for fabricating a semiconductor device,0,H01L|H10D
11437278,2022-09-06,Method for forming semiconductor device,0,H01L|H10D
11437258,2022-09-06,"Workpiece storage system, method of storing workpiece, and method of transferring workpiece using the same",0,G05B|H01L
11437245,2022-09-06,Germanium hump reduction,3,B82Y|H01L|H10D
11437240,2022-09-06,Transistor gate structure and method of forming,2,H01L|H10D
11437239,2022-09-06,Method for forming semiconductor device structure,0,H01L
11435257,2022-09-06,System and method for monitoring vacuum valve closing condition in vacuum processing system,0,G01M|H01L
11434129,2022-09-06,Semiconductor structure and method for fabricating the same,0,B81B|B81C|H01L
11432372,2022-08-30,Warpage control in the packaging of integrated circuits,2,B23K|H01L|H05B
11431339,2022-08-30,Level shifting circuit and method,3,G06F|H03K|H10D
11430953,2022-08-30,Resistive random access memory device,1,H01L|H10B|H10N
11430909,2022-08-30,BSI chip with backside alignment mark,1,H01L|H10F
11430893,2022-08-30,Method of manufacturing a semiconductor device and a semiconductor device,0,H01L|H10D
11430891,2022-08-30,Gate all around structure with additional silicon layer and method for forming the same,1,B82Y|H01L|H10D
11430890,2022-08-30,Integrated circuits with channel-strain liner,0,H01L|H10D
11430867,2022-08-30,Channel mobility improvement,0,B82Y|H01L|H10D
11430865,2022-08-30,Semiconductor device and method,1,H01L|H10D
11430799,2022-08-30,Semiconductor device and manufacturing method thereof,0,G11C|H01L|H10B|H10D
11430789,2022-08-30,Semiconductor devices with backside contacts and isolation,0,H01L|H10D
11430776,2022-08-30,Semiconductor devices and methods of manufacturing,0,H01L
11430739,2022-08-30,Structure and formation method of package structure with fan-out structure,0,H01L
11430733,2022-08-30,Method of testing wafer,1,H01L|H10D
11430729,2022-08-30,MIM capacitor with a symmetrical capacitor insulator structure,0,H01L|H10D
11430702,2022-08-30,Semiconductor structure and method for manufacturing thereof,0,H01L|H10D
11430700,2022-08-30,Trench isolation with conductive structures,0,B82Y|H01L|H10D
11430699,2022-08-30,Method of manufacturing semiconductor devices,0,H01L|H10D
11430698,2022-08-30,In-situ formation of metal gate modulators,2,H01L|H10D
11430694,2022-08-30,Metal gates of transistors having reduced resistivity,3,H01L|H10D
11430692,2022-08-30,Thermally stable copper-alloy adhesion layer for metal interconnect structures and methods for forming the same,0,A61F|A61M|H01L
11430691,2022-08-30,Polishing interconnect structures in semiconductor devices,0,H01L
11430677,2022-08-30,Wafer taping apparatus and method,0,G01N|G06T|H01L
11430671,2022-08-30,Ozone wafer cleaning module having an ultraviolet lamp module with rotatable reflectors,0,B08B|H01L
11430670,2022-08-30,Stacked semiconductor devices and methods of forming same,0,H01L
11430666,2022-08-30,Semiconductor device and method of manufacturing semiconductor device,3,H01L|H10D
11430652,2022-08-30,Controlling threshold voltages through blocking layers,3,H01L|H10D
11430491,2022-08-30,Device and method for reading data in memory,0,G06F|G11C|H03M
11430108,2022-08-30,Defect offset correction,0,G06T|H01L
11429775,2022-08-30,Automatic generation of sub-cells for an analog integrated circuit,4,G06F|Y02P
11429774,2022-08-30,Variable width nano-sheet field-effect transistor cell structure,0,B82Y|G06F|H10D|Y02P
11429482,2022-08-30,Systems and methods for correcting data errors in memory,1,G06F|G11C
11429028,2022-08-30,Method of cutting conductive patterns,0,G03F|G06F|H01L|H05K|Y10T
11429019,2022-08-30,Method for manufacturing semiconductor device,1,G03F|G06F
11428879,2022-08-30,Method for forming a package structure for optical fiber,0,G02B|H01L
11428870,2022-08-30,Semiconductor structure and method of fabricating the same,0,G02B|H01L
11424405,2022-08-23,Post treatment to reduce shunting devices for physical etching process,0,H01L|H10N
11424364,2022-08-23,FinFET device and method of forming,0,H01L|H10D
11424347,2022-08-23,Semiconductor device and method,0,H01L|H10D
11424341,2022-08-23,Semiconductor device,0,H01L|H10D
11424339,2022-08-23,Integrated chip and method of forming thereof,0,H01L|H10D
11424338,2022-08-23,Metal source/drain features,0,B82Y|H01L|H10D
11424332,2022-08-23,Gap spacer for backside contact structure,1,H01L|H10D
11424263,2022-08-23,Boundary design to reduce memory array edge CMP dishing effect,0,H01L|H10B|H10D
11424255,2022-08-23,Semiconductor device and manufacturing method thereof,0,H01L|H10B|H10D
11424244,2022-08-23,Integrated circuit having a vertical power MOS transistor,0,H01L|H10D
11424242,2022-08-23,Structure and formation method of semiconductor device with isolation structure,2,B82Y|H01L|H10D
11424237,2022-08-23,Memory device,0,G06F|G11C|H10B|H10D
11424233,2022-08-23,Memory circuits and related methods,2,G11C|H01L
11424228,2022-08-23,Semiconductor structure and method for manufacturing the same,0,H01L|H10D
11424220,2022-08-23,Semiconductor structure and manufacturing method thereof,1,H01L
11424219,2022-08-23,Package structure and method of fabricating the same,1,H01L
11424213,2022-08-23,Semiconductor structure including a first surface mount component and a second surface mount component and method of fabricating the semiconductor structure,2,H01L
11424205,2022-08-23,Semiconductor interconnect structure and method,1,H01L
11424199,2022-08-23,Connector formation methods and packaged semiconductor devices,0,H01L
11424197,2022-08-23,"Package, package structure with redistributing circuits and antenna elements and method of manufacturing the same",5,H01L|H01Q
11424194,2022-08-23,Three dimensional integrated circuit (3DIC) with support structures,0,H01L
11424191,2022-08-23,Semiconductor devices and methods of manufacture,2,H01L
11424189,2022-08-23,Pad structure design in fan-out package,1,H01L
11424188,2022-08-23,Methods of fabricating integrated circuit devices having raised via contacts,2,H01L|H10D
11424185,2022-08-23,Semiconductor device and manufacturing method thereof,0,H01L
11424175,2022-08-23,Semiconductor device with heating structure,0,G02F|H01L|H10D
11424174,2022-08-23,Semiconductor device and method of forming the same,1,H01L
11424173,2022-08-23,Integrated circuit package and method of forming same,0,H01L|H10D
11424165,2022-08-23,Method of manufacturing semiconductor devices having different gate dielectric thickness within one transistor,0,H01L|H10D
11424154,2022-08-23,Buried metal for FinFET device and method,0,H01L|H10B|H10D
11424107,2022-08-23,Temperature-controlled plasma generation system,0,H01J|H01L
11424101,2022-08-23,Machine learning on wafer defect review,0,G06N|H01J
11423974,2022-08-23,Method of forming semiconductor device including distributed write driving arrangement,2,G11C|H01L|H10B
11423526,2022-08-23,Optical inspection of a wafer,2,G01B|G01N|G06T|H04N
11423204,2022-08-23,System and method for back side signal routing,2,G06F
11422819,2022-08-23,Power efficient multi-bit storage system,1,G06F|G11C|H03K
11422475,2022-08-23,Multi-metal fill with self-aligned patterning and dielectric with voids,0,H01L
11422466,2022-08-23,Photomask including fiducial mark and method of making semiconductor device using the photomask,2,G03F|H01L
11417832,2022-08-16,Semiconductor device and manufacturing method thereof,1,H01L|H10B|H10N
11417777,2022-08-16,Enlargement of GAA nanostructure,1,B82Y|H01L|H10D
11417767,2022-08-16,Semiconductor devices including backside vias and methods of forming the same,2,B82Y|H01L|H10D
11417764,2022-08-16,Interface profile control in epitaxial structures for semiconductor devices,1,B82Y|H01L|H10D
11417753,2022-08-16,Method of making semiconductor device comprising flash memory and resulting device,0,H01L|H10B|H10D
11417750,2022-08-16,Gate air spacer for fin-like field effect transistor,2,H01L|H10D
11417749,2022-08-16,Semiconductor arrangement with airgap and method of forming,1,H01L|H10D
11417748,2022-08-16,Semiconductor device and method of fabricating a semiconductor device,0,H01L|H10D
11417740,2022-08-16,Methods for forming recesses in source/drain regions and devices formed thereof,0,H01L|H10D
11417739,2022-08-16,Contacts for semiconductor devices and methods of forming the same,4,H01L|H10D
11417729,2022-08-16,Transistors with channels formed of low-dimensional materials and method forming same,0,H01L|H10D|H10K
11417700,2022-08-16,Image sensing device and manufacturing method thereof,0,H01L|H10F
11417698,2022-08-16,Semiconductor package and method of forming the same,1,G02B|H01L|H10F
11417684,2022-08-16,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11417649,2022-08-16,Semiconductor device,0,H01L|H10D
11417643,2022-08-16,Package-on-package with redistribution structure,2,H01L
11417638,2022-08-16,Semiconductor structures,0,H01L|H01R
11417633,2022-08-16,Integrated circuit package and method,0,H01L
11417629,2022-08-16,Three-dimensional stacking structure and manufacturing method thereof,1,H01L
11417620,2022-08-16,Semiconductor device encapsulated by molding material attached to redestribution layer,1,H01L
11417619,2022-08-16,Package and manufacturing method thereof,0,H01L
11417616,2022-08-16,Package structure and manufacturing method thereof,0,H01L|H01Q
11417610,2022-08-16,Post-passivation interconnect structure,0,H01L
11417606,2022-08-16,Package structure and method of fabricating the same,0,H01L
11417604,2022-08-16,Dense redistribution layers in semiconductor packages and methods of forming the same,3,H01L
11417602,2022-08-16,Semiconductor device having an extra low-k dielectric layer and method of forming the same,0,H01L
11417601,2022-08-16,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11417599,2022-08-16,Plurality of different size metal layers for a pad structure,1,H01L
11417596,2022-08-16,Optical routing structure on backside of substrate for photonic devices,1,G02B|H01L|H10F
11417594,2022-08-16,3DIC package integration for high-frequency RF system,1,H01L|Y10T
11417588,2022-08-16,Semiconductor structure and layout method of a semiconductor structure,0,G06F|H01L|H10D
11417587,2022-08-16,Package structure and method of fabricating the same,1,H01L
11417582,2022-08-16,Package structure and method of manufacturing the same,1,H01L
11417580,2022-08-16,Package structures and methods of forming the same,7,H01L
11417571,2022-08-16,Dopant profile control in gate structures for semiconductor devices,1,B82Y|H01L|H10D
11417569,2022-08-16,Package structure having integrated circuit component with conductive terminals of different dimensions,3,H01L
11417566,2022-08-16,Semiconductor device structure with interconnect structure and method for forming the same,0,H01L|H10D
11417539,2022-08-16,Bump structure and method of making the same,0,C25D|H01L
11417520,2022-08-16,Semiconductor structure having sets of III-V compound layers and method of forming,0,H01L|H10D
11417512,2022-08-16,Method for cleaning semiconductor wafer backside surface by hybrid brush assembly,0,B08B|G03F|H01L
11416666,2022-08-16,Integrated circuit and method for forming the same,1,G06F|H01L|H10D|H10F
11415879,2022-08-16,Reticle enclosure for lithography systems,0,G03F|H01L
11415762,2022-08-16,"Optical bench, method of making and method of using",0,G02B|H01L|H01S
11414759,2022-08-16,Mechanisms for supplying process gas into wafer process apparatus,2,C23C|C30B|H01J|H01L|Y10T
11414757,2022-08-16,"Gas tube, gas supply system and manufacturing method of semiconductor device using the same",2,C23C|H01L
11412167,2022-08-09,Image sensor including pixel circuits,0,G01S|H04N|H10F
11411560,2022-08-09,"Electronic system, integrated circuit die and operation method thereof",2,G06F|H03K|H04L
11411174,2022-08-09,Silicon oxynitride based encapsulation layer for magnetic tunnel junctions,0,C23C|G11C|H01L|H10B|H10N
11411113,2022-08-09,FinFETs and methods of forming FinFETs,1,H01L|H10D
11411112,2022-08-09,"Gate structure, method of forming the same, and semiconductor device having the same",0,H01L|H10D
11411109,2022-08-09,MOS devices having epitaxy regions with reduced facets,0,H01L|H10D
11411107,2022-08-09,FinFET structure and method with reduced fin buckling,1,H01L|H10D
11411100,2022-08-09,Method of forming backside power rails,5,H01L|H10B|H10D
11411097,2022-08-09,Semiconductor device,0,H01L|H10B|H10D
11411094,2022-08-09,Contact with a silicide region,0,H01L|H10D
11411086,2022-08-09,Field plate and isolation structure for high voltage device,1,H01L|H10D
11411079,2022-08-09,Semiconductor device and method,2,B82Y|H01L|H10D
11411001,2022-08-09,Integrated circuit and manufacturing method thereof,1,H01L|H10D
11410999,2022-08-09,Boundary design for high-voltage integration on HKMG technology,0,H01L|H01P|H10D
11410996,2022-08-09,Field-effect transistors having transition metal dichalcogenide channels and methods of manufacture,0,H01L|H10D
11410993,2022-08-09,Method of manufacturing semiconductor device,0,H01L|H10D
11410991,2022-08-09,Series resistor over drain region in high voltage device,0,H01L|H10D
11410986,2022-08-09,Power cell for semiconductor devices,1,H01L|H10D
11410982,2022-08-09,Semiconductor devices and methods of manufacturing,2,H01L
11410972,2022-08-09,Hybrid bonding technology for stacking integrated circuits,1,H01L
11410968,2022-08-09,Semiconductor device and method of forming the same,0,H01L
11410956,2022-08-09,Chip package structure with bump,0,H01L
11410953,2022-08-09,Via structure for packaging and a method of forming,0,H01L|H10B|H10D
11410952,2022-08-09,Filter and capacitor using redistribution layer and micro bump layer,0,H01L
11410948,2022-08-09,Semiconductor structure and manufacturing method thereof,3,H01L
11410939,2022-08-09,Chip package with lid,0,H01L
11410932,2022-08-09,Semiconductor device and method of manufacturing the same,2,H01G|H01L
11410930,2022-08-09,Semiconductor device and method,2,B82Y|H01L|H10D
11410929,2022-08-09,Semiconductor device and method of manufacture,1,H01L
11410927,2022-08-09,Semiconductor structure and method for forming thereof,1,H01L|H10D
11410926,2022-08-09,E-fuse enhancement by underlayer layout design,0,H01L
11410925,2022-08-09,Electrical fuse structure and method of formation,0,H01L
11410923,2022-08-09,"Semiconductor device, integrated fan-out package and method of forming the same",1,H01L|H10D
11410918,2022-08-09,Method of making an integrated circuit package including an integrated circuit die soldered to a bond pad of a carrier,1,H01L
11410910,2022-08-09,Packaged semiconductor device including liquid-cooled lid and methods of forming the same,0,H01L
11410897,2022-08-09,Semiconductor structure having a dielectric layer edge covering circuit carrier,4,H01L
11410890,2022-08-09,Epitaxial layers in source/drain contacts and methods of forming the same,0,C30B|H01L|H10D
11410889,2022-08-09,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11410887,2022-08-09,FinFET device having oxide region between vertical fin structures,1,H01L|H10D
11410882,2022-08-09,Method of forming semiconductor device having a dual material redistribution line and semiconductor device,0,H01L
11410880,2022-08-09,Phase control in contact formation,1,H01L
11410878,2022-08-09,Semiconductor device with contact pad and method of making,2,H01L
11410877,2022-08-09,Source/drain contact spacers and methods of forming same,0,H01L|H10D
11410876,2022-08-09,Semiconductor device with air gaps and method of fabrication thereof,0,B82Y|H01L|H10D
11410857,2022-08-09,Wafer holding pins and methods of using the same,0,B08B|H01L
11410846,2022-08-09,Method for metal gate surface clean,0,H01L|H10D
11410740,2022-08-09,Multi-fuse memory cell circuit and method,2,G11C|H01L|H10B
11409938,2022-08-09,Integrated circuit and method of manufacturing same,0,G06F|H10D
11409937,2022-08-09,"Semiconductor device including cell region having more similar cell densities in different height rows, and method and system for generating layout diagram of same",0,G06F|H04M|H10D
11409915,2022-08-09,Method and apparatus for protecting a PUF generator,2,G06F|G11C|H03K|H04L|Y04S
11404633,2022-08-02,Method for forming MTJS with lithography-variation independent critical dimension,0,H01F|H01L|H10B|H10N
11404586,2022-08-02,Transistors with enhanced dopant profile and methods for forming the same,1,H01L|H10D
11404577,2022-08-02,Semiconductor device and method of forming doped channel thereof,0,H01L|H10D
11404569,2022-08-02,Sidewall spacer structure to increase switching performance of ferroelectric memory device,0,G11C|H01L|H10B|H10D
11404557,2022-08-02,Method of forming a high electron mobility transistor,2,H01L|H10D
11404555,2022-08-02,Metal gates and manufacturing methods thereof,0,H01L|H10D
11404554,2022-08-02,Transistor gates and method of forming,1,H01L|H10D
11404552,2022-08-02,Fin Field-Effect Transistor and method of forming the same,0,H01L|H10D
11404548,2022-08-02,Capacitance reduction for backside power rail device,1,B82Y|H01L|H10D
11404534,2022-08-02,Backside capacitor techniques,1,H01L|H10D
11404484,2022-08-02,Image sensors with organic photodiodes and methods for forming the same,0,H01L|H10F|H10K
11404468,2022-08-02,Wavelength tunable narrow band filter,0,G02B|H04N|H10F
11404426,2022-08-02,Controlling trap formation to improve memory window in one-time program devices,0,G11C|H01L|H10B|H10D
11404423,2022-08-02,Fin-based strap cell structure for improving memory performance,1,H01L|H10B|H10D
11404417,2022-08-02,Low leakage device,0,B82Y|H01L|H10D
11404410,2022-08-02,Semiconductor device having different voltage regions,0,H01L|H10D
11404404,2022-08-02,Semiconductor structure having photonic die and electronic die,2,G02B|H01L
11404394,2022-08-02,Chip package structure with integrated device integrated beneath the semiconductor chip,0,H01L
11404383,2022-08-02,Magnetic shielding material with insulator-coated ferromagnetic particles,1,H01L|H05K
11404381,2022-08-02,Chip package with fan-out structure,1,B29C|H01L
11404376,2022-08-02,"Interconnection structure, fabricating method thereof, and semiconductor device using the same",0,H01L|H10D
11404369,2022-08-02,Semiconductor device structure with resistive element,4,H01L|H10D
11404368,2022-08-02,Etch stop layer in integrated circuits,0,H01L
11404367,2022-08-02,Method for forming semiconductor device with self-aligned conductive features,0,H01L
11404366,2022-08-02,Hybrid interconnect structure for self aligned via,0,H01L
11404342,2022-08-02,Package structure comprising buffer layer for reducing thermal stress and method of forming the same,0,H01L
11404341,2022-08-02,Package and package-on-package structure having elliptical columns and ellipsoid joint terminals,0,H01L
11404327,2022-08-02,Gate structure and method of forming same,0,H01L|H10D
11404324,2022-08-02,Fin isolation structures of semiconductor devices,1,H01L|H10D
11404323,2022-08-02,Formation of hybrid isolation regions through recess and re-deposition,0,H01L|H10D
11404322,2022-08-02,Method of manufacturing a semiconductor device,1,H01L|H10D
11404320,2022-08-02,Fin field effect transistor device structure,0,H01L|H10D
11404316,2022-08-02,"System, device and methods of manufacture",2,H01L
11404315,2022-08-02,Method for manufacturing semiconductor device,0,H01L|H10D
11404312,2022-08-02,Contact plug with impurity variation,5,H01L|H10D
11404309,2022-08-02,Vias for cobalt-based interconnects and methods of fabrication thereof,0,H01L
11404308,2022-08-02,Semiconductor package and method,0,H01L
11404284,2022-08-02,Semiconductor device and formation thereof,0,H01L|H10D
11404274,2022-08-02,Source/drain structure for semiconductor device,2,H01L|H10D
11404250,2022-08-02,Plasma etcher edge ring with a chamfer geometry and impedance design,0,H01J|H01L
11404245,2022-08-02,DC bias in plasma process,1,H01J|H01L
11404113,2022-08-02,Memory device including a word line with portions with different sizes in different metal layers,2,G11C|H01L|H10B|H10D
11404099,2022-08-02,Using split word lines and switches for reducing capacitive loading on a memory system,3,G11C|H01L|H10B
11403448,2022-08-02,Apparatus and method for mapping foundational components during design porting from one process technology to another process technology,2,G06F|Y02P
11403033,2022-08-02,Memory circuit including an array control inhibitor,1,G06F|G11C
11401624,2022-08-02,Plating apparatus and method for electroplating wafer,0,C25D|H01L
11398933,2022-07-26,Multi-tap decision feed-forward equalizer with precursor and postcursor taps,5,H03K|H04L
11398567,2022-07-26,Semiconductor device with negative capacitance comprising ferroelectric layer including amorphous and crystals,0,H01L|H10D
11398559,2022-07-26,Mitigation of time dependent dielectric breakdown,0,H01L|H10D
11398516,2022-07-26,Conductive contact for ion through-substrate via,1,H01L|H10F
11398482,2022-07-26,Semiconductor device and method,0,H01L|H10D
11398477,2022-07-26,Semiconductor device and method,0,H01L|H10D
11398444,2022-07-26,Semiconductor packages having conductive pillars with inclined surfaces and methods of forming the same,0,H01L
11398440,2022-07-26,Polymer layers embedded with metal pads for heat dissipation,0,H01L
11398422,2022-07-26,Package structure and fabricating method thereof,1,H01L
11398416,2022-07-26,Package structure and method of fabricating the same,0,H01L
11398406,2022-07-26,Selective deposition of metal barrier in damascene processes,1,H01L
11398405,2022-07-26,Method and apparatus for back end of line semiconductor device processing,0,H01L|H10K
11398404,2022-07-26,Semiconductor structure with air gap and method sealing the air gap,0,H01L|H10D
11398403,2022-07-26,Multiple thickness semiconductor-on-insulator field effect transistors and methods of forming the same,0,H01L|H10D
11398396,2022-07-26,Apparatus and methods for handling die carriers,0,B65G|H01L
11398393,2022-07-26,Vapor shield replacement system and method,1,F16P|G01B|G01N|H01L
11398391,2022-07-26,Substrate processing apparatus and method for processing substrate,0,B08B|H01L
11398385,2022-07-26,Semiconductor device and method,0,H01L
11398384,2022-07-26,Methods for manufacturing a transistor gate by non-directional implantation of impurities in a gate spacer,0,H01L|H10D
11398381,2022-07-26,Method for forming semiconductor structure,0,H01L|H10D
11398380,2022-07-26,Method and structure of middle layer removal,0,H01L
11398275,2022-07-26,Memory computation circuit and method,0,G06F|G06N|G11C
11398257,2022-07-26,Header layout design including backside power rail,2,G11C|H01L
11397842,2022-07-26,Method for generating layout diagram including protruding pin cell regions and semiconductor device based on same,0,G03F|G06F|H10D
11397385,2022-07-26,Apparatus and a method of forming a particle shield,1,G03F|H01L
11396695,2022-07-26,Electromagnetic module for physical vapor deposition,0,C23C|H01J|H01L
11395373,2022-07-19,Wafer holder with tapered region,0,F27B|F27D|H01L|H05B
11394388,2022-07-19,Low power clock network,0,G06F|H03L
11394359,2022-07-19,Band stop filter structure and method of forming,0,H01F|H01L|H03H|H10D
11393926,2022-07-19,Multi-gate device,0,H01L|H10D
11393924,2022-07-19,Structure and formation method of semiconductor device with high contact area,4,B82Y|H01L|H10D
11393912,2022-07-19,Semiconductor structure with metal cap layer,0,H01L|H10D
11393910,2022-07-19,Semiconductor device and formation method thereof,0,H01L|H10D
11393863,2022-07-19,Pixel device on deep trench isolation (DTI) structure for image sensor,0,H01L|H10F
11393831,2022-07-19,Optimized static random access memory,1,G11C|H01L|H04N|H10B|H10D
11393816,2022-07-19,Embedded semiconductor region for latch-up susceptibility improvement,0,H01L|H10D
11393814,2022-07-19,Method for forming semiconductor device with helmet structure between two semiconductor fins,0,H01L|H10D
11393809,2022-07-19,Semiconductor device having improved electrostatic discharge protection,0,H01L|H10D
11393805,2022-07-19,3D semiconductor packages,0,H01L
11393797,2022-07-19,Chip package with redistribution layers,0,H01L
11393783,2022-07-19,Dummy structure of stacked and bonded semiconductor device,0,H01L
11393771,2022-07-19,Bonding structures in semiconductor packaged device and method of forming same,0,H01L
11393770,2022-07-19,Semiconductor device and method of manufacture,1,H01L
11393769,2022-07-19,Alignment structure for semiconductor device and method of forming same,0,H01L|H10D
11393763,2022-07-19,Integrated fan-out (info) package structure and method,0,H01L
11393750,2022-07-19,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11393749,2022-07-19,Stacked via structure,0,H01L
11393746,2022-07-19,Reinforcing package using reinforcing patches,2,H01L
11393727,2022-07-19,Structure and formation method of fin-like field effect transistor,0,H01L|H10D
11393726,2022-07-19,Metal gate structure of a CMOS semiconductor device and method of forming the same,0,H01L|H10D
11393724,2022-07-19,Semiconductor device and method,1,H01L|H10D
11393718,2022-07-19,Semiconductor structure and method for forming the same,0,H01L|H10D
11393717,2022-07-19,Insulating cap on contact structure and method for forming the same,0,H01L|H10D
11393713,2022-07-19,Semiconductor device and manufacturing method therefore,0,H01L|H10D
11393711,2022-07-19,Silicon oxide layer for oxidation resistance and method forming same,5,H01L|H10D
11393704,2022-07-19,Semiconductor processing device,0,B08B|H01L
11393701,2022-07-19,Anisotropic carrier for high aspect ratio fanout,0,H01L
11393695,2022-07-19,Ion exposure method and apparatus,0,G03F|H01L
11393677,2022-07-19,Semiconductor device structure with gate spacer,1,H01L|H10D
11393674,2022-07-19,Forming low-stress silicon nitride layer through hydrogen treatment,1,H01L|H10D
11392749,2022-07-19,Integrated circuit layout generation method and system,0,G03F|G06F
11392748,2022-07-19,Integrated circuit design using fuzzy machine learning,2,G06F|G06N
11392747,2022-07-19,Layout method of a semiconductor device and associated system,0,G06F
11392745,2022-07-19,Method for improving circuit layout for manufacturability,0,G06F|H01L|H10D
11392743,2022-07-19,Multiplexer,2,G06F|H01L|H03K|H10D
11392742,2022-07-19,Method for coloring circuit layout and system for performing the same,0,G03F|G06F
11392045,2022-07-19,Method for manufacturing semiconductor device and system for performing the same,0,G03F|H01L
11392039,2022-07-19,Photoresist baking apparatus with cover plate having uneven exhaust hole distribution,1,G03F|H01L
11392036,2022-07-19,Photoresist and method,1,G03F|H01L
11390520,2022-07-19,Systems and methods for uniform target erosion magnetic assemblies,0,B81B|B81C|H01J|H01L
11388014,2022-07-12,Transistor-based physically unclonable function,0,H03K|H04L
11387683,2022-07-12,Composite integrated circuits and methods for wireless interactions therewith,0,G01R|G06F|H01L|H02J
11387365,2022-07-12,Method of manufacturing a semiconductor device for recessed fin structure having rounded corners,0,H01L|H10D
11387363,2022-07-12,Source/drain junction formation,0,H01L|H10D
11387351,2022-07-12,Semiconductor device and method,0,H01L|H10D
11387347,2022-07-12,Fin structures having varied fin heights for semiconductor device,0,H01L|H10D
11387344,2022-07-12,Method of manufacturing a semiconductor device having a doped work-function layer,0,H01L|H10D
11387341,2022-07-12,Semiconductor devices and methods of manufacturing thereof,2,B82Y|H01L|H10D
11387331,2022-07-12,Source/drain contact structure,0,H01L|H10D
11387321,2022-07-12,Integrated circuit structure with non-gated well tap cell,1,H01L|H10D
11387274,2022-07-12,Method of forming semiconductor device,0,H01L|H10F
11387240,2022-07-12,Compact electrical connection that can be used to form an SRAM cell and method of making the same,0,G11C|H01L|H10B|H10D
11387237,2022-07-12,Semiconductor component having a fin and an epitaxial contact structure over an epitaxial layer thereof,2,H01L|H10D
11387233,2022-07-12,Semiconductor device structure and methods of forming the same,1,B82Y|H01L|H10D
11387232,2022-07-12,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11387222,2022-07-12,Integrated circuit package and method,2,H01L
11387217,2022-07-12,Semiconductor device and method of manufacture,0,H01L
11387209,2022-07-12,Package structure,2,H01L
11387205,2022-07-12,Semiconductor die connection system and method,1,H01L|H10D
11387204,2022-07-12,Semiconductor structure and method of fabricating the same,1,H01L
11387191,2022-07-12,Integrated circuit package and method,0,H01L
11387183,2022-07-12,Semiconductor package having a semiconductor device bonded to a circuit substrate through connection terminals and dummy conductors and method of manufacturing the same,0,H01L
11387181,2022-07-12,Integrated circuits with backside power rails,1,H01L|H10D
11387177,2022-07-12,Package structure and method for forming the same,2,H01L
11387171,2022-07-12,Method of packaging a semiconductor die,0,H01L
11387168,2022-07-12,Semiconductor devices,1,H01L
11387167,2022-07-12,Semiconductor structure and manufacturing method for the same,0,H01L
11387164,2022-07-12,Semiconductor device and manufacturing method thereof,14,H01L
11387146,2022-07-12,Semiconductor device with air gaps between metal gates and method of forming the same,1,H01L|H10D
11387143,2022-07-12,Redistribution lines with protection layers and method forming same,0,H01L
11387140,2022-07-12,Enlarging contact area and process window for a contact via,2,H01L|H10D
11387138,2022-07-12,Integrated circuit isolation feature and method of forming the same,0,H01L|H10D
11387124,2022-07-12,Wafer container and method for holding wafer,0,H01L
11387123,2022-07-12,Metrology method in wafer transportation,0,B08B|G01D|G05B|H01L
11387118,2022-07-12,Integrated circuit packages and methods of forming same,0,H01L
11387114,2022-07-12,Semiconductor device with dummy gate and metal gate and method of fabricating the same,0,H01L|H10D
11387113,2022-07-12,Method of fabricating semiconductor device with reduced trench distortions,0,H01L|H10D
11387109,2022-07-12,CMP process and methods thereof,0,H01L|H10D
11387105,2022-07-12,Loading effect reduction through multiple coat-etch processes,0,H01L|H10D
11387104,2022-07-12,Grafting design for pattern post-treatment in semiconductor manufacturing,1,G03F|H01L
11387102,2022-07-12,Stacked nanowire transistors,0,H01L|H10D
11386253,2022-07-12,Power-aware scan partitioning,0,G01R|G06F
11380794,2022-07-05,Fin field-effect transistor device having contact plugs with re-entrant profile,1,H01L|H10D
11380783,2022-07-05,Structure and method for FinFET device with buried SiGe oxide,0,H01L|H10D
11380781,2022-07-05,Contact and via structures for semiconductor devices,0,H01L|H10D
11380776,2022-07-05,Field-effect transistor device with gate spacer structure,1,H01L|H10D
11380775,2022-07-05,Gate structure of a semiconductor device and method of making,0,H01L|H10D
11380774,2022-07-05,Etching back and selective deposition of metal gate,7,H01L|H10D
11380772,2022-07-05,Gate structure and patterning method for multiple threshold voltages,3,H01L|H10D
11380769,2022-07-05,Select gate spacer formation to facilitate embedding of split gate flash memory,0,H01L|H10B|H10D
11380768,2022-07-05,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11380762,2022-07-05,Semiconductor device having semiconductor alloy layer adjacent a gate structure,0,H01L|H10D
11380693,2022-07-05,Semiconductor device including anti-fuse cell structure,1,G06F|G11C|H01L|H10B
11380682,2022-07-05,Integrated circuits with FinFET gate structures,0,H01L|H10D
11380673,2022-07-05,Electrostatic discharge device,0,H01L|H02H|H10D
11380666,2022-07-05,Fan-out package with cavity substrate,2,H01L
11380655,2022-07-05,Die stacks and methods forming same,1,H01L
11380653,2022-07-05,Die stack structure and manufacturing method thereof,1,H01L|H10D
11380645,2022-07-05,Semiconductor structure comprising at least one system-on-integrated-circuit component,2,H01L
11380639,2022-07-05,Shielding structures,0,H01L
11380632,2022-07-05,Semiconductor package device with integrated inductor and manufacturing method thereof,0,H01F|H01L
11380626,2022-07-05,Package structure and method for fabricating the same,0,H01L|H10B
11380620,2022-07-05,Semiconductor package including cavity-mounted device,2,H01L
11380611,2022-07-05,Chip-on-wafer structure with chiplet interposer,2,H01L
11380598,2022-07-05,Integrated circuit package and method of forming same,3,H01L
11380593,2022-07-05,Semiconductor fin cutting process and structures formed thereby,0,H01L|H10D
11380590,2022-07-05,Mechanisms for forming FinFET device,1,H01L|H10D
11380580,2022-07-05,Etch stop layer for memory device formation,0,G11C|H01L|H10B|H10N
11380570,2022-07-05,Apparatus and methods for determining wafer characters,0,H01L|H05K
11380569,2022-07-05,Shiftless wafer blades,1,B25J|H01L
11380566,2022-07-05,System for a semiconductor fabrication facility and method for operating the same,1,B66C|G03F|G05B|H01L
11380549,2022-07-05,Semiconductor device with a work function layer having a concentration of fluorine,0,H01L|H10D
11380548,2022-07-05,Method of manufacturing semiconductor structure through multi-implantation to fin structures,2,H01L|H10D
11380542,2022-07-05,Selective capping processes and structures formed thereby,2,H01L|H10D
11379643,2022-07-05,"Integrated circuit design method, system and computer program product",2,G06F
11379298,2022-07-05,Memory address protection circuit and method,0,G06F
11378892,2022-07-05,Overlay-shift measurement system,0,B82Y|G02B|G03F|H01L
11378889,2022-07-05,Immersion lithography system and method of using,0,G03F|H01L
11378886,2022-07-05,"Method for removing resist layer, and method of manufacturing semiconductor",1,G03F|H01L
11378882,2022-07-05,Chemical composition for tri-layer removal,1,G03F|H01L
11376744,2022-07-05,Method of handling a substrate,0,B25J|H01L
11374303,2022-06-28,Package structure and method of fabricating the same,0,H01L|H01Q
11374169,2022-06-28,Magnetic random access memory,0,G11C|H01L|H10B|H10N
11374136,2022-06-28,Semiconductor package and forming method thereof,1,H01L|H10F
11374127,2022-06-28,Multi-layer film device and method,2,H01L|H10D
11374126,2022-06-28,FinFET structure with fin top hard mask and method of forming the same,1,H01L|H10D
11374115,2022-06-28,Method for forming semiconductor device having boron-doped germanium tin epitaxy structure,0,H01L|H10D
11374114,2022-06-28,Semiconductor device and method for forming the same,0,H01L|H10D
11374110,2022-06-28,Partial directional etch method and resulting structures,2,H01L|H10D
11374108,2022-06-28,Fin semiconductor device having a stepped gate spacer sidewall,1,H01L|H10D
11374105,2022-06-28,Nanosheet device with dipole dielectric layer and methods of forming the same,1,B82Y|H01L|H10D
11374104,2022-06-28,Methods of reducing capacitance in field-effect transistors,0,H01L|H10D
11374095,2022-06-28,GE based semiconductor device and a method for manufacturing the same,0,H01L|H10D
11374093,2022-06-28,Semiconductor device structure and methods of forming the same,3,B82Y|H01L|H10D
11374089,2022-06-28,Shallow trench isolation (STI) contact structures and methods of forming same,0,H01L|H10D
11374046,2022-06-28,Semiconductor structure and method of manufacturing the same,0,H01L|H10F
11374005,2022-06-28,Semiconductor structure and method of forming the same,2,B82Y|H01L|H10D|Y02P
11374003,2022-06-28,Integrated circuit,2,H01L|H10D
11373981,2022-06-28,Package and manufacturing method thereof,2,H01L
11373971,2022-06-28,Semiconductor device structure and methods of forming the same,2,H01L
11373970,2022-06-28,Semiconductor device having a redistribution line,1,H01L
11373969,2022-06-28,Semiconductor package and method of forming the same,1,H01L|H10D
11373962,2022-06-28,Advanced seal ring structure and method of making the same,0,H01L
11373953,2022-06-28,Semiconductor structure and manufacturing method thereof,0,H01L
11373952,2022-06-28,Deep trench protection,0,H01L
11373947,2022-06-28,Methods of forming interconnect structures of semiconductor device,0,C04B|G01V|H01L
11373946,2022-06-28,Semiconductor package and manufacturing method thereof,2,H01L
11373922,2022-06-28,Semiconductor packages having thermal through vias (TTV),0,H01L
11373918,2022-06-28,Planar passivation layers,0,H01L
11373910,2022-06-28,Semiconductor device including a Fin-FET and method of manufacturing the same,0,H01L|H10D
11373905,2022-06-28,Semiconductor device pre-cleaning,2,H01L
11373902,2022-06-28,Semiconductor structure and method for manufacturing the same,0,H01L|H10D
11373879,2022-06-28,Chemical mechanical polishing method,0,H01L
11373878,2022-06-28,Technique for semiconductor manufacturing,0,H01L
11373870,2022-06-28,Method for manufacturing semiconductor device including performing thermal treatment on germanium layer,2,H01L|H10D
11373867,2022-06-28,Integrated circuits having source/drain structure and method of making,0,H01L|H10D
11373866,2022-06-28,Dielectric material and methods of forming same,0,H01L
11373706,2022-06-28,"Memory circuit, method, and electronic device for implementing ternary weight of neural cell network",0,G06N|G11C
11373702,2022-06-28,Boost schemes for write assist,0,G11C|H01L
11367784,2022-06-21,Method of manufacturing a semiconductor device and a semiconductor device,2,B82Y|H01L|H10D
11367783,2022-06-21,Method of manufacturing a semiconductor device,0,H01L|H10D
11367778,2022-06-21,MOSFET device structure with air-gaps in spacer and methods for forming the same,1,H01L|H10B|H10D
11367721,2022-06-21,Semiconductor structure,0,H01L|H10D
11367695,2022-06-21,Interposer with capacitors,0,G06F|H01L
11367663,2022-06-21,Interconnect structure for fin-like field effect transistor,0,H01L|H10D
11367660,2022-06-21,Semiconductor method and device,0,H01L|H10D
11367658,2022-06-21,Semiconductor die singulation and structures formed thereby,0,H01L|H10D
11367644,2022-06-21,System and method for correcting non-ideal wafer topography,0,G06T|H01L|H04N
11367637,2022-06-21,Method of operating transport system,0,H01L
11367632,2022-06-21,Heater lift assembly spring damper,1,F27B|F27D|H01L
11367623,2022-06-21,Structure and method to expose memory cells with different sizes,0,H01L|H10N
11367621,2022-06-21,Semiconductor device and manufacturing method thereof,0,G03F|H01L|H10D
11367616,2022-06-21,Method of patterning material layer,0,H01L
11367507,2022-06-21,Memory device and electronic device,2,G06F|G11C
11367494,2022-06-21,Memory structure with doping-induced leakage paths,0,G11C|H01L|H10B|H10D
11367479,2022-06-21,SRAM structure and method,2,G11C|H01L|H10B|H10D
11366951,2022-06-21,Method for evaluating failure-in-time,0,G06F
11362845,2022-06-14,Secure communication between server device and clients utilizing strong physical unclonable functions,1,G06F|G09C|H04L
11362271,2022-06-14,Switching layer scheme to enhance RRAM performance,2,G06F|H10B|H10N
11362213,2022-06-14,Method for manufacturing a FinFET device with a backside power rail and a backside self-aligned via by etching an extended source trench,2,H01L|H10D
11362212,2022-06-14,Contact interface engineering for reducing contact resistance,0,H01L|H10D
11362199,2022-06-14,Semiconductor device and method,2,H01L|H10D
11362198,2022-06-14,Semiconductor structure and method of forming the same,0,H01L|H10D
11362176,2022-06-14,RFSOI semiconductor structures including a nitrogen-doped charge-trapping layer and methods of manufacturing the same,0,H01J|H01L|H10D
11362170,2022-06-14,Metal-insulator-metal (MIM) capacitor structure and method for forming the same,0,H01G|H01L|H10D
11362169,2022-06-14,Capacitor structure and semiconductor structure,0,H01L|H10D
11362110,2022-06-14,Semiconductor structure and method for manufacturing the same,1,H01L|H10D
11362108,2022-06-14,"Semiconductor structure with a logic device and a memory device being formed in different levels, and method of forming the same",1,H01L|H10B|H10D
11362096,2022-06-14,Semiconductor device structure and method for forming the same,1,H01L|H10B|H10D
11362090,2022-06-14,"Semiconductor device having buried logic conductor type of complementary field effect transistor, method of generating layout diagram and system for same",0,G06F|H01L|H10D|Y02P
11362089,2022-06-14,Gate structure with additional oxide layer and method for manufacturing the same,0,H01L|H10D
11362077,2022-06-14,Photonic semiconductor device and method,1,G02B|H01L
11362069,2022-06-14,Three-dimensional stacking structure and manufacturing method thereof,1,H01L
11362066,2022-06-14,Semiconductor structure and manufacturing method thereof,2,H01L
11362065,2022-06-14,Package and manufacturing method thereof,3,H01L|H10D
11362064,2022-06-14,Semiconductor package with shared barrier layer in redistribution and via,1,H01L
11362046,2022-06-14,Semiconductor package,0,H01L
11362039,2022-06-14,Semiconductor structure and fabricating method thereof,0,H01L|H10B|H10D
11362038,2022-06-14,Photolithography alignment process for bonded wafers,0,G03F|H01L|H10D
11362037,2022-06-14,Integrated fan-out package,1,H01L|H10D|H10F
11362035,2022-06-14,Diffusion barrier layer for conductive via to decrease contact resistance,0,H01L
11362030,2022-06-14,Sidewall spacer structure enclosing conductive wire sidewalls to increase reliability,0,H01L
11362029,2022-06-14,Integrated circuit structure of capacitive device,2,H01L|H03M|H10D
11362026,2022-06-14,Embedded metal insulator metal structure,0,H01L|H10D
11362013,2022-06-14,Package structure for heat dissipation,0,H01L
11362010,2022-06-14,Structure and formation method of chip package with fan-out feature,2,H01L
11362009,2022-06-14,Package structure and method of fabricating the same,0,H01L|H01Q
11362006,2022-06-14,Semiconductor device and method of manufacture,0,H01L|H10D
11362003,2022-06-14,Prevention of contact bottom void in semiconductor fabrication,3,H01L|H10D
11362002,2022-06-14,Adjusting work function through adjusting deposition temperature,0,C23C|H01L|H10D
11361994,2022-06-14,Fully self-aligned interconnect structure,0,H01L
11361989,2022-06-14,Method for manufacturing interconnect structures including air gaps,0,H01L
11361986,2022-06-14,Using a liner layer to enlarge process window for a contact via,1,H01L|H10D
11361977,2022-06-14,Gate structure of semiconductor device and method of manufacture,3,C23C|H01J|H01L|H10D
11361971,2022-06-14,High aspect ratio Bosch deep etch,2,H01L|H10D
11361943,2022-06-14,Adjustable fastening device for plasma gas injectors,0,H01J|H01L
11361141,2022-06-14,Method and system for manufacturing a semiconductor device,0,G06F|H01L|H10D
11360392,2022-06-14,Photolithography device having illuminator and method for adjusting intensity uniformity,0,G03F|H01L
11358252,2022-06-14,Method of using a polishing system,0,B24B|H01L
11356625,2022-06-07,Semiconductor structure and operating method for improving charge transfer of image sensor device,0,H04N|H10F
11356140,2022-06-07,Clock and data recovery circuit,1,H03L|H04B|H04L
11355641,2022-06-07,Merged source/drain features,1,A61B|G01N|H01L|H10D
11355638,2022-06-07,Semiconductor device and a method for fabricating the same,1,H01L|H10D
11355637,2022-06-07,Semiconductor device and method,2,H01L|H10D
11355635,2022-06-07,Semiconductor structure and methods of forming same,0,H01L|H10D
11355620,2022-06-07,FinFET device and method of forming same,0,H01J|H01L|H10D
11355616,2022-06-07,Air spacers around contact plugs and method forming same,2,H01L|H10D
11355615,2022-06-07,FinFET having fluorine-doped gate sidewall spacers,0,H01L|H10D
11355611,2022-06-07,Multi-gate device and method of fabrication thereof,1,H01L|H10D
11355603,2022-06-07,Methods and structures of novel contact feature,0,H01L|H10D
11355601,2022-06-07,Semiconductor devices with backside power rail and backside self-aligned via,7,B82Y|H01L|H10D
11355596,2022-06-07,High power device with self-aligned field plate,1,H01L|H10D
11355590,2022-06-07,Steep sloped vertical tunnel field-effect transistor,0,B82Y|H01L|H10D
11355587,2022-06-07,Source/drain EPI structure for device boost,0,H01L|H10D
11355545,2022-06-07,Semiconductor image sensor device having back side illuminated image sensors with embedded color filters,0,H01L|H10F
11355544,2022-06-07,Image sensor with improved light conversion efficiency,1,G01J|H04N|H10F
11355518,2022-06-07,Semiconductor device having buried bias pads,0,H01L|H10D
11355516,2022-06-07,Three-dimensional memory device and method,8,H01L|H10B|H10D
11355507,2022-06-07,Semiconductor device and manufacturing method thereof,0,H01L|H10B|H10D
11355501,2022-06-07,Method for manufacturing static random access memory device,1,H01L|H10B|H10D
11355488,2022-06-07,"Integrated circuit layout method, device, and system",0,G06F|H10D
11355487,2022-06-07,Layout designs of integrated circuits having backside routing tracks,2,H01L|H03K|H10D
11355475,2022-06-07,Singulation and bonding methods and structures formed thereby,1,H01L
11355474,2022-06-07,Semiconductor package and method manufacturing the same,0,H01L
11355471,2022-06-07,System for processing semiconductor devices,0,H01L|Y10T
11355468,2022-06-07,Structure and method of forming a joint assembly,2,H01L
11355466,2022-06-07,Package structure and manufacturing method of package structure thereof,1,H01L
11355463,2022-06-07,Semiconductor package and method,0,H01L
11355461,2022-06-07,Integrated fan-out package and manufacturing method thereof,0,H01L
11355454,2022-06-07,Package structure and manufacturing method thereof,3,H01L
11355436,2022-06-07,Semiconductor device and manufacturing method thereof,0,H01L
11355432,2022-06-07,Semiconductor device with patterned ground shielding,0,H01L|H10D
11355430,2022-06-07,Capping layer overlying dielectric structure to increase reliability,1,H01L
11355428,2022-06-07,Semiconductor package,0,H01L
11355418,2022-06-07,Package structure and manufacturing method thereof,3,H01L
11355410,2022-06-07,Thermal dissipation in semiconductor devices,0,B82Y|H01L|H10D
11355406,2022-06-07,Non-vertical through-via in package,0,H01L
11355400,2022-06-07,Using a metal-containing layer as an etching stop layer and to pattern source/drain regions of a FinFET,0,H01L|H10D
11355399,2022-06-07,Gap patterning for metal-to-source/drain plugs in a semiconductor device,1,H01L|H10D
11355398,2022-06-07,Semiconductor device structure and methods of forming the same,1,H01L|H10D
11355395,2022-06-07,Integrated circuit in hybrid row height structure,0,H01L|H10D
11355390,2022-06-07,Interconnect strucutre with protective etch-stop,0,H01L
11355388,2022-06-07,Semiconductor device and manufacturing method thereof,0,H01L
11355387,2022-06-07,Semiconductor device and method of fabricating the same,0,H01L|H10D
11355378,2022-06-07,Fan-out interconnect structure and methods forming the same,0,H01L
11355370,2022-06-07,Nozzle having real time inspection functions,0,B05B|H01L
11355366,2022-06-07,Systems and methods for shuttered wafer cleaning,0,B08B|H01L
11355363,2022-06-07,Semiconductor devices and methods of manufacturing,5,H01L|H10D
11355339,2022-06-07,Forming nitrogen-containing layers as oxidation blocking layers,2,H01L|H10D
11355318,2022-06-07,Adjustable fastening device for plasma gas injectors,0,H01J|H01L
11354481,2022-06-07,"Phase shifter circuit, phase shifter layout and method of forming the same",0,G03F|G06F|H03H|H10D
11354465,2022-06-07,Function safety and fault management modeling at electrical system level (ESL),0,G06F
11353421,2022-06-07,Direct sensing BioFETs and methods of manufacture,0,G01N|H01L|H10D|H10K
11351648,2022-06-07,"Chemical mechanical polishing apparatus, slurry, and method of using the same",0,B24B|C09G|H01L
11351635,2022-06-07,Apparatus and method for directional etch with micron zone beam and angle control,0,B23K|H01J|H01L
11349462,2022-05-31,Selector-based random number generator and method thereof,1,G06F|H03K|H03L
11349027,2022-05-31,Structure and method for FinFET device with asymmetric contact,0,H01L|H10D|Y02E
11349016,2022-05-31,Fin field effect transistor (FinFET) with a liner layer,0,H01L|H10D
11349015,2022-05-31,Dual metal via for contact resistance reduction,0,H01L|H10D
11349014,2022-05-31,Air spacer and method of forming same,0,H01L|H10D
11349010,2022-05-31,Schottky barrier diode with reduced leakage current and method of forming the same,1,H01L|H10D
11349009,2022-05-31,High-k gate dielectric,0,H01L|H10B|H10D
11349008,2022-05-31,Negative capacitance transistor having a multilayer ferroelectric structure or a ferroelectric layer with a gradient doping profile,1,H01L|H10D
11349005,2022-05-31,Silicide structures in transistors and methods of forming,0,H01L|H10D
11349004,2022-05-31,Backside vias in semiconductor device,3,B82Y|H01L|H10D
11348944,2022-05-31,Semiconductor wafer with devices having different top layer thicknesses,0,H01L|H10D
11348935,2022-05-31,Memory devices and method of fabricating same,0,H01L|H10B|H10D
11348929,2022-05-31,Memory device and method for forming the same,0,G11C|H01L|H10B|H10D
11348927,2022-05-31,Conductive feature formation,0,H01L|H10B|H10D
11348926,2022-05-31,Conductive layers with different thicknesses,1,H01L|H10B|H10D
11348920,2022-05-31,Vertical semiconductor device with steep subthreshold slope,0,H01L|H10D
11348889,2022-05-31,Semiconductor device and bump formation process,0,H01L
11348886,2022-05-31,Integrated fan-out package,0,H01L|H01Q
11348884,2022-05-31,Organic interposer including a dual-layer inductor structure and methods of forming the same,1,H01L|H10D
11348881,2022-05-31,Device crack-stop structure to prevent damage due to dicing crack,0,H01L|H10F
11348879,2022-05-31,Semiconductor structure,1,H01L|H10D
11348874,2022-05-31,Semiconductor packages and forming methods thereof,1,H01L
11348839,2022-05-31,Method of manufacturing semiconductor devices with multiple silicide regions,4,H01L|H10D
11348837,2022-05-31,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11348836,2022-05-31,Semiconductor structure with nanostructure and method for manufacturing the same,1,H01L|H10D
11348835,2022-05-31,Ion implantation for nano-FET,1,B82Y|H01L|H10D
11348830,2022-05-31,Method of forming trenches with different depths,0,H01L|H10D
11348829,2022-05-31,Patterning methods for semiconductor devices and structures resulting therefrom,2,H01L
11348828,2022-05-31,Interconnect structure and method of forming the same,0,H01L
11348818,2022-05-31,Slit door assembly and method of operating the same,0,H01L
11348817,2022-05-31,Wafer transport system and method for transporting wafers,0,H01L
11348816,2022-05-31,Systems and methods for die container warehousing,0,B65G|H01L
11348811,2022-05-31,Thermal chamber exhaust structure and method,0,F23J|F27D|H01L
11348800,2022-05-31,Ultra narrow trench patterning with dry plasma etching,2,H01L|H10D
11348792,2022-05-31,Reduce well dopant loss in FinFETs through co-implantation,1,H01L|H10B|H10D
11348790,2022-05-31,Apparatus and method for wafer bonding,0,H01L
11347926,2022-05-31,Optical mode optimization for wafer inspection,2,G03F|G06F|H01L
11347922,2022-05-31,Method of fabricating semiconductor device including standard-cell-adapted power grid arrangement,2,G06F|H01L
11347920,2022-05-31,Circuit synthesis optimization for implements on integrated circuit,2,G06F
11347143,2022-05-31,"Cleaning method, method for forming semiconductor structure and system thereof",0,B08B|G03F|H01L
11347001,2022-05-31,Semiconductor structure and method of fabricating the same,2,G02B|H01L
11345991,2022-05-31,"Semiconductor device, method and machine of manufacture",0,C23C|H01J|H01L
11344910,2022-05-31,Spin dispenser module substrate surface protection system,0,B05B|B05C|B05D|G03F|H01L
11343433,2022-05-24,Image processing apparatus having overlapping sub-regions,0,H04N
11342458,2022-05-24,Semiconductor structure and fabricating method thereof,0,H01L|H10D
11342455,2022-05-24,Minimization of silicon germanium facets in planar metal oxide semiconductor structures,0,H01L|H10D
11342454,2022-05-24,Semiconductor device and method,0,H01L|H10D
11342444,2022-05-24,Dielectric spacer to prevent contacting shorting,1,H01L|H10D
11342434,2022-05-24,Method of manufacturing semiconductor devices and semiconductor devices,2,B82Y|H01L|H10D
11342413,2022-05-24,Selective liner on backside via and method thereof,4,B82Y|H01L|H10D
11342408,2022-05-24,Metal-insulator-metal structure and methods of fabrication thereof,0,H01L|H10B|H10D
11342341,2022-05-24,"Integrated circuit layout, method, structure, and system",0,G06F|H01L|H10B|H10D
11342340,2022-05-24,Layout of static random access memory periphery circuit,0,G11C|H01L|H10B|H10D
11342338,2022-05-24,Memory device with improved margin and performance and methods of formation thereof,1,B82Y|H01L|H10B|H10D
11342337,2022-05-24,Structure and method for FinFET SRAM,0,G06F|H01L|H10B|H10D
11342326,2022-05-24,Self-aligned etch in semiconductor devices,2,H01L|H10D
11342322,2022-05-24,Seal ring structures and methods of forming same,0,H01L
11342321,2022-05-24,Manufacturing method of package on package structure,0,H01L|H10D
11342309,2022-05-24,Semiconductor packages and methods of forming same,1,H01L
11342306,2022-05-24,Multi-chip wafer level packages,0,H01L
11342302,2022-05-24,Bonding with pre-deoxide process and apparatus for performing the same,0,B23K|H01J|H01L
11342297,2022-05-24,Package structure and manufacturing method thereof,2,H01L
11342296,2022-05-24,"Semiconductor structure, semiconductor package and method of fabricating the same",0,H01L
11342295,2022-05-24,"Electronic assembly, package structure having hollow cylinders and method of fabricating the same",1,H01L
11342291,2022-05-24,Semiconductor packages with crack preventing structure,0,H01L
11342269,2022-05-24,Package structure with reinforcement structures in a redistribution circuit structure and manufacturing method thereof,1,H01L
11342266,2022-05-24,Method for integrating complementary metal-oxide-semiconductor (CMOS) devices with microelectromechanical systems (MEMS) devices using a flat surface above a sacrificial layer,0,B81C|H01L|H10D
11342255,2022-05-24,Semiconductor structure and manufacturing method thereof,1,H01L
11342253,2022-05-24,Package structures and methods for forming the same,0,H01L
11342231,2022-05-24,Integrated circuit device with low threshold voltage,0,H01L|H10D
11342229,2022-05-24,Method for forming a semiconductor device structure having an electrical connection structure,0,H01L|H10D
11342228,2022-05-24,Semiconductor device with multi-layered source/drain regions having different dopant concentrations and manufacturing method thereof,0,H01L|H10D
11342225,2022-05-24,Barrier-free approach for forming contact plugs,0,H01L|H10D
11342222,2022-05-24,Self-aligned scheme for semiconductor device and method of forming the same,1,H01L
11342219,2022-05-24,Chemical mechanical polishing topography reset and control on interconnect metal lines,0,H01L
11342202,2022-05-24,Automated wafer cleaning,0,B08B|H01L
11342199,2022-05-24,Wafer carrier assembly,0,B24B|H01L
11342196,2022-05-24,Integrated circuit package pad and methods of forming,0,H01L
11342193,2022-05-24,Method of manufacturing semiconductor devices,3,H01J|H01L
11342188,2022-05-24,Methods for doping high-k metal gates for tuning threshold voltages,0,H01L|H10D
11342181,2022-05-24,Semiconductor devices and methods of manufacture,0,B01D|B82Y|H01L|H10D|H10K
11342177,2022-05-24,Treatment to control deposition rate,0,C23C|H01L|H10D
11341308,2022-05-24,Method and layout of an integrated circuit,1,G03F|G06F|H01L|Y02P
11340584,2022-05-24,Synchronized parallel tile computation for large area lithography simulation,1,G03F|G05B|G06F|G21K|Y02P
11338472,2022-05-24,Cutting apparatus with auto chuck cleaning mechanism,0,B28D|H01L|H10D
11336814,2022-05-17,Integrated circuit device,0,H04N|H10F
11336427,2022-05-17,Circuit of communication interface between two dies and method to manage communication interface,0,H03M|H04L
11335809,2022-05-17,Stacked Gate-All-Around FinFET and method forming the same,1,B82Y|H01L|H10D
11335784,2022-05-17,Field plate structure for high voltage device,0,H01L|H10D
11335776,2022-05-17,Hybrid channel semiconductor device and method,0,B82Y|H01L|H10D
11335774,2022-05-17,Contact structure for semiconductor device and method,0,H01L|H10D
11335767,2022-05-17,Package structure and method of fabricating the same,1,H01L|H10D
11335672,2022-05-17,Semiconductor structure and manufacturing method thereof,1,H01L|Y02P
11335666,2022-05-17,Memory device and manufacturing method thereof,1,H01L
11335658,2022-05-17,Multi-chip package and method of formation,0,H01L
11335656,2022-05-17,Semiconductor device and method of manufacturing,0,H01L
11335655,2022-05-17,Package structure and manufacturing method thereof,2,H01L|H01Q
11335654,2022-05-17,Devices and methods for enhancing insertion loss-performance of an antenna switch,0,H01L|H10D
11335638,2022-05-17,Reducing RC delay in semiconductor devices,2,H01L|H10D
11335634,2022-05-17,Chip package structure and method for forming the same,0,H01L
11335631,2022-05-17,Power delivery device and method,0,H01L|H05K
11335610,2022-05-17,Semiconductor structure including interconnection to probe pad with probe mark and method of manufacturing the same,1,H01L
11335606,2022-05-17,Power rails for stacked semiconductor device,1,H01L|H10D
11335604,2022-05-17,Method of manufacturing a semiconductor device and a semiconductor device,1,B82Y|H01L|H10D
11335603,2022-05-17,Multi-layered insulating film stack,0,H01L|H10D
11335596,2022-05-17,Selective deposition for integrated circuit interconnect structures,0,H01L
11335593,2022-05-17,Interconnect structure of semiconductor device including barrier layer located entirely in via,0,H01L
11335592,2022-05-17,Contact resistance between via and conductive line,1,H01L
11335589,2022-05-17,Semiconductor device and method of manufacture,0,H01L
11335585,2022-05-17,Vacuum wafer chuck for manufacturing semiconductor devices,0,B25B|H01L
11335579,2022-05-17,Method for manufacturing a semiconductor package and method for testing bonding strength of composite specimen,0,H01L
11335562,2022-05-17,Self-aligned contact and manufacturing method thereof,0,H01L|H10D
11335553,2022-05-17,Bonded semiconductor structures,0,H01L|H10D
11335552,2022-05-17,Structure and formation method of semiconductor device with oxide semiconductor channel,3,H01L|H10D
11334703,2022-05-17,Integrated circuit layouts with fill feature shapes,1,G06F|H10D
11333827,2022-05-17,Protective ring structure to increase waveguide performance,1,G02B|H01L
11329647,2022-05-10,Radio frequency switch circuit,0,H01L|H03K|H10D
11329218,2022-05-10,Multiply spin-coated ultra-thick hybrid hard mask for sub 60nm MRAM devices,0,G11C|H01L|H10B|H10N
11329216,2022-05-10,Magnetic tunnel junction devices,0,G11C|H01L|H10B|H10N
11329168,2022-05-10,Semiconductor device with fish bone structure and methods of forming the same,2,H01L|H10B|H10D
11329163,2022-05-10,Method of manufacturing a semiconductor device and a semiconductor device,3,B82Y|H01L|H10D
11329160,2022-05-10,FinFET gate structure,0,H01L|H10D
11329159,2022-05-10,Strained structure of a semiconductor device,0,H01L|H10D
11329148,2022-05-10,Semiconductor device having doped seed layer and method of manufacturing the same,1,H01L|H10D
11329141,2022-05-10,Spacer structure with high plasma resistance for semiconductor devices,0,H01L|H10D
11329139,2022-05-10,Semiconductor device with reduced trap defect and method of forming the same,0,H01L|H10D
11329031,2022-05-10,Structure and formation method for chip package,0,H01L
11329022,2022-05-10,"Packages for semiconductor devices, packaged semiconductor devices, and methods of packaging semiconductor devices",0,H01L
11329008,2022-05-10,Method for manufacturing semiconductor package for warpage control,0,H01L|H10D
11329006,2022-05-10,Semiconductor device package with warpage control structure,0,H01L
11328991,2022-05-10,Semiconductor structure and method making the same,0,H01L
11328990,2022-05-10,Via structure having a metal hump for low interface resistance,0,H01L|H10D
11328982,2022-05-10,Air gap seal for interconnect air gap and method of fabricating thereof,1,H01L|H10D
11328975,2022-05-10,Semiconductor device,0,H01L|H05K
11328972,2022-05-10,Temporary bonding scheme,0,H01L
11328971,2022-05-10,Semiconductor device and method of manufacture,0,H01L
11328965,2022-05-10,Systems and methods for suction pad assemblies,0,B24B|H01L
11328963,2022-05-10,Multi-gate device and related methods,1,B82Y|H01L|H10D
11328962,2022-05-10,Notched gate structure fabrication,1,H01J|H01L|H10D
11328960,2022-05-10,Semiconductor structure with gate-all-around devices and stacked FinFET devices,0,B82Y|H01L|H10D
11328959,2022-05-10,Semiconductor structure and related methods,0,B82Y|H01L|H10D
11328958,2022-05-10,Semiconductor device having planar transistor and FinFET,0,H01L|H10D
11328957,2022-05-10,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11328952,2022-05-10,Interconnect structure and method,0,H01L|H10D
11328936,2022-05-10,Structure and formation method of package structure with underfill,0,H01L
11328931,2022-05-10,Method of manufacturing a semiconductor device,0,H01J|H01L|H10D
11327860,2022-05-10,Memory device and methods for programming and reading memory device,0,G06F|G11C
11322618,2022-05-03,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11322603,2022-05-03,Anti-punch-through doping on source/drain region,0,H01L|H10D
11322577,2022-05-03,Negative capacitance FET with improved reliability performance,0,H01L|H10B|H10D
11322576,2022-05-03,Inductive device,0,H01F|H01L|H10D
11322540,2022-05-03,Pad structure for front side illuminated image sensor,0,H01L|H10F
11322481,2022-05-03,Hybrid bonding technology for stacking integrated circuits,1,H01L
11322479,2022-05-03,Semiconductor packages and manufacturing methods thereof,0,H01L
11322477,2022-05-03,Package structure and method of fabricating the same,1,H01L
11322470,2022-05-03,Optical semiconductor package and method for manufacturing the same,0,H01L
11322464,2022-05-03,Film structure for bond pad,0,H01L
11322453,2022-05-03,Semiconductor package having channels formed between through-insulator-vias,2,H01L
11322450,2022-05-03,Chip package and method of forming the same,5,H01L
11322449,2022-05-03,Package with fan-out structures,1,H01L
11322447,2022-05-03,Dual-sided routing in 3D SiP structure,1,H01L
11322443,2022-05-03,Standard cell layout for better routability,1,G06F|H01L|H10D
11322421,2022-05-03,Package structure and method of forming the same,0,H01L
11322419,2022-05-03,Package with tilted interface between device die and encapsulating material,1,H01L
11322412,2022-05-03,Forming nitrogen-containing low-K gate spacer,2,H01L|H10D
11322411,2022-05-03,Pre-deposition treatment for FET technology and devices formed thereby,0,H01L|H10D
11322410,2022-05-03,Threshold voltage tuning for fin-based integrated circuit device,0,H01L|H10D
11322409,2022-05-03,Multi-gate devices and method of fabricating the same,2,B82Y|H01L|H10D
11322397,2022-05-03,Method of manufacturing semiconductor devices including formation of adhesion enhancement layer,0,H01L
11322396,2022-05-03,Etch stop layer for semiconductor devices,1,H01L
11322395,2022-05-03,Dielectric capping structure overlying a conductive structure to increase stability,1,H01L
11322394,2022-05-03,Contact formation method and related structure,1,H01L|H10D
11322393,2022-05-03,Method of forming a semiconductor device,0,H01J|H01L
11322391,2022-05-03,Interconnect structure without barrier layer on bottom surface of via,0,H01L
11322362,2022-05-03,Landing metal etch process for improved overlay control,3,H01L
11322360,2022-05-03,Method of manufacturing semiconductor structure,1,H01L
11322345,2022-05-03,Post-CMP cleaning and apparatus,0,B08B|H01L
11322185,2022-05-03,Active random access memory,0,G06F|G11C
11320742,2022-05-03,Method and system for generating photomask patterns,0,G03F|G06F|H01L
11320738,2022-05-03,Pattern formation method and material for manufacturing semiconductor devices,0,G03F|H01L
11320395,2022-05-03,BioFET and method of manufacturing the same,0,G01N|H01L|H10D
11318506,2022-05-03,Apparatus for cleaning semiconductor equipment,0,B08B|H01L
11316548,2022-04-26,Channel loss compensation circuits,0,H01L|H04B|H04L
11316103,2022-04-26,Combined physical and chemical etch to reduce magnetic tunnel junction (MTJ) sidewall damage,0,B81C|B82Y|H01L|H10N
11316047,2022-04-26,Structure and formation method of semiconductor device with monoatomic etch stop layer,0,H01L|H10D
11316046,2022-04-26,Method of manufacturing a semiconductor device and a semiconductor device,0,B82Y|H01L|H10D
11316030,2022-04-26,Fin field-effect transistor device and method,1,H01L|H10D
11316023,2022-04-26,Dumbbell shaped self-aligned capping layer over source/drain contacts and method thereof,3,H01L|H10D
11315936,2022-04-26,Memory device and manufacturing method thereof,0,H01L|H10B|H10D
11315931,2022-04-26,Embedded transistor,0,H01L|H10B|H10D
11315924,2022-04-26,Isolation structure for preventing unintentional merging of epitaxially grown source/drain,0,B82Y|H01L|H10B|H10D
11315900,2022-04-26,Bonded semiconductor devices and methods of forming the same,0,H01L
11315896,2022-04-26,Conical-shaped or tier-shaped pillar connections,0,H01L
11315891,2022-04-26,Methods of forming semiconductor packages having a die with an encapsulant,5,H01L|H01Q|H10D
11315878,2022-04-26,Photonics integrated circuit package,1,G02B|H01L
11315874,2022-04-26,Cell structure with intermediate metal layers for power supplies,3,H01L|H10D
11315862,2022-04-26,Semiconductor structure and manufacturing method thereof,1,H01L
11315861,2022-04-26,Method for forming a homogeneous bottom electrode via (BEVA) top surface for memory,0,G11C|H01L|H10N
11315860,2022-04-26,Semiconductor package and manufacturing process thereof,3,H01L|H10D
11315855,2022-04-26,Package structure with photonic die and method,6,G02B|H01L
11315838,2022-04-26,FinFET device and method of forming same,0,H01L|H10D
11315834,2022-04-26,FinFETs with epitaxy regions having mixed wavy and non-wavy portions,2,H01L|H10D
11315829,2022-04-26,Amorphous layers for reducing copper diffusion and method forming same,1,C23F|H01L
11315828,2022-04-26,Metal oxide composite as etch stop layer,0,H01L
11315815,2022-04-26,Wafer container and method for holding wafer,0,H01L
11315810,2022-04-26,Apparatus for wafer processing,0,G02B|G03F|H01L
11315805,2022-04-26,Cross-wafer RDLs in constructed wafers,4,H01L
11315785,2022-04-26,Epitaxial blocking layer for multi-gate devices and fabrication methods thereof,1,H01L|H10D
11314914,2022-04-26,Method and non-transitory computer readable medium of operating an electronic design automation platform for an optimal intgrated circuit design,2,G06F
11314587,2022-04-26,Detection and correction of data bit errors using error correction codes,2,G06F|H03M
11314164,2022-04-26,Structure and method of reticle pod having inspection window,2,G03F|H01L
11312882,2022-04-26,CMP slurry solution for hardened fluid material,0,C09G|H01L
11309424,2022-04-19,Semiconductor device and manufacturing method thereof,1,H01L|H10D
11309423,2022-04-19,Fin field effect transistor (finFET) device structure and method for forming the same,2,H01L|H10D
11309418,2022-04-19,Contact structure for FinFET semiconductor device,1,H01L|H10D
11309417,2022-04-19,Method of manufacturing a semiconductor device and a semiconductor device,1,B82Y|H01L|H10D
11309403,2022-04-19,Fin field-effect transistor device and method of forming the same,1,H01L|H10D
11309398,2022-04-19,Semiconductor device and manufacturing method for the semiconductor device,2,H01L|H10D
11309396,2022-04-19,Semiconductor device and manufacturing method thereof,0,B82Y|H01L|H10D
11309385,2022-04-19,Strained nanowire CMOS device and method of forming,0,H01L|H10D
11309348,2022-04-19,High density image sensor,0,H04N|H10F
11309311,2022-04-19,Methods of resistance and capacitance reduction to circuit output nodes,0,G06F|H01L|H10D
11309307,2022-04-19,Integrated circuit filler and method thereof,1,G06F|H01L|H10B|H10D
11309306,2022-04-19,Stack-gate circuit,0,G06F|H10D
11309302,2022-04-19,Manufacturing method of semiconductor package including thermal conductive block,0,H01L
11309294,2022-04-19,Integrated fan-out packages and methods of forming the same,0,H01L
11309291,2022-04-19,Die stack structure and manufacturing method thereof,1,H01L
11309289,2022-04-19,Integrated circuit package having heat dissipation structure,0,H01L
11309268,2022-04-19,"Method of designing a layout, method of making a semiconductor structure and semiconductor structure",0,G06F|H01L|H10D
11309265,2022-04-19,Methods of fabricating semiconductor devices having conductive pad structures with multi-barrier films,2,H01L|H10F
11309258,2022-04-19,Semiconductor structure,0,H01L|H10D
11309247,2022-04-19,"Semiconductor device, and associated method and system",2,H01L|H10D
11309244,2022-04-19,Electrical fuse structure and method of formation,0,H01L
11309243,2022-04-19,Package having different metal densities in different regions and manufacturing method thereof,0,H01L
11309242,2022-04-19,"Package component, semiconductor package and manufacturing method thereof",0,H01L
11309241,2022-04-19,Protection liner on interconnect wire to enlarge processing window for overlying interconnect via,0,H01L
11309240,2022-04-19,Conductive rail structure for semiconductor devices,1,H01L|H10D
11309226,2022-04-19,Three-dimensional integrated circuit structures and methods of forming the same,0,H01L
11309225,2022-04-19,Fan-out package structure and method of manufacturing the same,1,H01L
11309223,2022-04-19,Method of forming semiconductor device package having dummy devices on a first die,3,H01L
11309217,2022-04-19,Contact plug and method of formation,0,H01L|H10D
11309213,2022-04-19,Method for manufacturing semiconductor structure,0,H01L|H10D
11309212,2022-04-19,Semiconductor device structure and methods of forming the same,1,H01L
11309190,2022-04-19,Semiconductor device and method of manufacture,0,C09K|H01L|H10D
11309189,2022-04-19,Fin field effect transistor (FinFET) device structure and method for forming the same,0,H01L|H10D
11309187,2022-04-19,Methods of forming silicide contact in field-effect transistors,0,B82Y|H01L|H10D
11309185,2022-04-19,Fin field-effect transistor and method of forming the same,0,H01L|H10D
11308256,2022-04-19,Method of post optical proximity correction (OPC) printing verification by machine learning,0,G03F|G06F
11308255,2022-04-19,Generation of layout including power delivery network,2,G06F|Y02E
11308254,2022-04-19,Method and system for reducing layout distortion due to exposure non-uniformity,0,G03F|G06F
11307504,2022-04-19,Humidity control in EUV lithography,0,G03F|H01L
11307500,2022-04-19,"Method for removing photoresistor layer, method of forming a pattern and method of manufacturing a package",1,G03F|H01L
11307492,2022-04-19,Method for forming photomask and photolithography method,0,G03F|H01L
11305980,2022-04-19,Anti-stiction process for MEMS device,1,B81B|B81C|H01J|H01L
11304290,2022-04-12,Semiconductor structures and methods,2,H01L|H05K|Y02P
11302865,2022-04-12,Phase-change memory with two-portioned phase-change layer,1,H01L|H10B|H10N
11302825,2022-04-12,Self-aligned spacers for multi-gate devices and method of fabrication thereof,2,H01L|H10D
11302820,2022-04-12,Localized protection layer for laser annealing process,0,B82Y|H01L|H10D
11302809,2022-04-12,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11302804,2022-04-12,Devices having a semiconductor material that is semimetal in bulk and methods of forming the same,0,H01L|H10D
11302802,2022-04-12,Parasitic capacitance reduction,2,H01L|H10D
11302801,2022-04-12,Semiconductor device,0,H01L|H10D
11302796,2022-04-12,Method of forming self-aligned source/drain metal contacts,0,H01L|H10D
11302784,2022-04-12,Semiconductor device having contact feature and method of fabricating the same,0,B82Y|H01L|H10D
11302734,2022-04-12,Deep trench isolation structures resistant to cracking,0,H01L|H10F
11302701,2022-04-12,Three-dimensional static random access memory device structures,0,G11C|H01L|H10B|H10D
11302695,2022-04-12,Method for forming integrated semiconductor device with 2D material layer,1,B82Y|H01L|H04L|H10D
11302693,2022-04-12,Semiconductor device structure and methods of forming the same,0,H01L|H10D
11302683,2022-04-12,Optical signal processing package structure,1,G02B|H01L
11302663,2022-04-12,Film scheme for bumping,0,H01L
11302654,2022-04-12,Method of fabricating semiconductor device including dummy via anchored to dummy metal layer,0,H01L|H10D
11302650,2022-04-12,Package structure and method of fabricating the same,0,H01L
11302649,2022-04-12,Semiconductor device with shielding structure for cross-talk reduction,4,H01L
11302641,2022-04-12,Self-aligned cavity strucutre,1,H01L
11302631,2022-04-12,Integrated circuit cells and related methods,1,H01L|H10D
11302600,2022-04-12,Semiconductor device and manufacturing method thereof,2,H01L
11302582,2022-04-12,Pre-deposition treatment for FET technology and devices formed thereby,0,H01L|H10D
11302581,2022-04-12,Gate profile control through sidewall protection during etching,0,H01L|H10D
11302580,2022-04-12,Nanosheet thickness,0,B82Y|H01L|H10D
11302577,2022-04-12,Self aligned contact scheme,0,H01L
11302570,2022-04-12,Interconnect structure and method for forming the same,1,H01L
11302567,2022-04-12,Shallow trench isolation forming method and structures resulting therefrom,0,H01L|H10D
11302566,2022-04-12,Wafer table with dynamic support pins,0,G03F|H01L
11302553,2022-04-12,Transport carrier docking device,1,H01L
11302552,2022-04-12,Multiple transport carrier docking device,3,H01L
11302546,2022-04-12,Semiconductor process system and method,0,G03F|G06K|H01L
11302537,2022-04-12,Chip package structure with conductive adhesive layer and method for forming the same,2,H01L
11302535,2022-04-12,Performing annealing process to improve fin quality of a FinFET semiconductor,2,H01L|H10D
11302529,2022-04-12,Seed layer for ferroelectric memory device and manufacturing method thereof,1,G11C|H01L|H10B|H10D
11301343,2022-04-12,Memory block age detection,0,G06F|G11C
11301148,2022-04-12,Configurable memory storage system,1,G06F|G11C|H04B|H04J
11300878,2022-04-12,Photoresist developer and method of developing photoresist,4,G03F|H01L
11300525,2022-04-12,Wafer inspection apparatus and method,1,G01B|G01N|H01L
11299302,2022-04-12,Integrated semiconductor die parceling platforms,0,B65B|B65G|G01N|G06T|H01L
11296682,2022-04-05,Input circuit of a flip-flop and associated manufacturing method,0,H01L|H03K|H10D
11296236,2022-04-05,Semiconductor device and manufacturing method thereof,0,B82Y|H01L|H10D
11296227,2022-04-05,Method of manufacturing semiconductor devices and semiconductor devices,0,H01L|H10D
11296225,2022-04-05,FinFET device and method of forming same,0,H01L|H10D
11296209,2022-04-05,RF switch device with a sidewall spacer having a low dielectric constant,0,H01L|H10D
11296201,2022-04-05,Gate structure and method of fabricating the same,4,H01L|H10D
11296198,2022-04-05,Semiconductor structure with barrier layer and method for forming the same,0,H01L|H10D
11296187,2022-04-05,Seal material for air gaps in semiconductor devices,3,H01L|H10D
11296100,2022-04-05,Cell boundary structure for embedded memory,0,H01L|H10B|H10D
11296095,2022-04-05,Memory device and method for forming the same,0,H01L|H10B|H10D
11296084,2022-04-05,"Deposition method, semiconductor device and method of fabricating the same",0,H01L|H10D
11296082,2022-04-05,Multi-gate device and related methods,4,H01L|H10D
11296077,2022-04-05,Transistors with recessed silicon cap and method forming same,0,H01L|H10D
11296070,2022-04-05,Integrated circuit with backside power rail and backside interconnect,4,G06F|H01L|H10D
11296067,2022-04-05,Package structure,1,H01L
11296065,2022-04-05,Semiconductor packages and methods of forming same,0,H01G|H01L|H10D
11296062,2022-04-05,Three-dimension large system integration,2,H01L
11296055,2022-04-05,Structures for providing electrical isolation in semiconductor devices,0,H01L|H10D
11296051,2022-04-05,Semiconductor packages and forming method thereof,5,H01L
11296032,2022-04-05,Silicon interposer including through-silicon via structures with enhanced overlay tolerance and methods of forming the same,2,H01L
11296027,2022-04-05,Dielectric film for semiconductor fabrication,0,H01L|H10F
11296026,2022-04-05,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11296012,2022-04-05,Barrier structures between external electrical connectors,0,H01L
11296011,2022-04-05,Through-substrate vias with improved connections,1,H01L
11295990,2022-04-05,Methods of forming metal gates,0,H01L|H10D
11295989,2022-04-05,Gate structures for semiconductor devices,1,B82Y|H01L|H10D
11295979,2022-04-05,Semiconductor package device with integrated antenna and manufacturing method thereof,2,H01L|H01Q
11295973,2022-04-05,Apparatus and method for automated wafer carrier handling,0,H01L
11295961,2022-04-05,Method of manufacturing a semiconductor device,0,G03F|H01L
11295957,2022-04-05,Package structure and method of manufacturing the same,0,B28D|H01L
11295956,2022-04-05,Selective formation of titanium silicide and titanium nitride by hydrogen gas control,0,H01L|H10D
11295948,2022-04-05,Low-K feature formation processes and structures formed thereby,0,H01L|H10D
11295831,2022-04-05,Systems and methods to detect cell-internal defects,0,G01R|G06F|G11C
11295792,2022-04-05,Back-up and restoration of register data,1,G06F|G11C
11295056,2022-04-05,Vertex-based OPC for opening patterning,0,G03F|G06F
11295055,2022-04-05,Transmission gate structure and method,3,G03F|G06F|H03K|H10D
11294764,2022-04-05,Method of correcting errors in a memory array and method of screening weak bits in the same,1,G06F|G11C|H03M
11294419,2022-04-05,Clock duty cycle adjustment and calibration circuit and method of operating same,0,G06F|H03C|H03K|H03L
11294293,2022-04-05,Overlay marks for reducing effect of bottom layer asymmetry,1,G03F|H01L
11294274,2022-04-05,Pellicle assembly and method for advanced lithography,1,G03F|H01L
11292101,2022-04-05,Chemical mechanical polishing apparatus and method,0,B24B|H01L
11291116,2022-03-29,Integrated circuit structure,0,H01L|H05K|Y02P|Y10T
11289606,2022-03-29,Capacitance reduction for back-side power rail device,5,B82Y|H01L|H10D
11289603,2022-03-29,Semiconductor device and method,3,H01L|H10D
11289599,2022-03-29,Power metal-oxide-semiconductor field effect transistor,0,H01L|H10D
11289584,2022-03-29,Inner spacer features for multi-gate transistors,3,B82Y|H01L|H10D
11289582,2022-03-29,Single-crystal hexagonal boron nitride layer and method forming same,0,H01L|H10D
11289580,2022-03-29,Semiconductor device,0,H01L|H10D
11289578,2022-03-29,Selective etching to increase threshold voltage spread,4,H01L|H10D
11289569,2022-03-29,Hybrid decoupling capacitor and method forming same,0,H01L|H10D
11289568,2022-03-29,Reduction of electric field enhanced moisture penetration by metal shielding,0,H01L|H05K|H10D
11289538,2022-03-29,"Memory device and semiconductor die, and method of fabricating memory device",2,G11C|H01F|H01L|H10B|H10N
11289529,2022-03-29,"Pixel circuit, sensing device, and method thereof",0,G01S|H04N|H10F
11289494,2022-03-29,Structure and method for SRAM FinFET device having an oxide feature,1,H01L|H10B|H10D
11289482,2022-03-29,Field effect transistor contact with reduced contact resistance,0,H01L|H10D
11289481,2022-03-29,Single metal that performs N work function and P work function in a high-K/metal gate,0,H01L|H10D
11289479,2022-03-29,Fin-type field effect transistor structure and manufacturing method thereof,0,H01L|H10D
11289477,2022-03-29,Semiconductor structure with low defect,0,H01L|H10D
11289455,2022-03-29,Backside contact to improve thermal dissipation away from semiconductor devices,0,H01L
11289450,2022-03-29,Semiconductor structure and manufacturing method thereof,1,H01L
11289449,2022-03-29,"Packaging methods for semiconductor devices, packaged semiconductor devices, and design methods thereof",0,G06F|H01L
11289426,2022-03-29,Semiconductor package and manufacturing method thereof,2,H01L
11289424,2022-03-29,Package and method of manufacturing the same,6,H01L
11289418,2022-03-29,Package structure and manufacturing method thereof,0,H01L|H01Q
11289417,2022-03-29,Semiconductor device and methods of forming the same,2,H01L|H10D
11289410,2022-03-29,Integrated circuit packages and methods of forming same,0,H01L
11289404,2022-03-29,Semiconductor device and method,1,H01L
11289399,2022-03-29,Package structure and manufacturing method thereof,0,H01L
11289398,2022-03-29,Package structure and manufacturing method thereof,0,H01L
11289396,2022-03-29,Sensing component encapsulated by an encapsulation layer with a roughness surface having a hollow region,5,H01L|H10F
11289383,2022-03-29,Semiconductor device and method,0,H01L|H10D
11289376,2022-03-29,Methods for forming self-aligned interconnect structures,0,H01L
11289373,2022-03-29,Semiconductor package and manufacturing method thereof,1,H01L|H05K
11289343,2022-03-29,Method of gap filling using conformal deposition-annealing-etching cycle for reducing seam void and bending,0,H01L|H10D
11289341,2022-03-29,Pattern transfer technique and method of manufacturing the same,0,H01J|H01L
11289338,2022-03-29,Method for improved critical dimension uniformity in a semiconductor device fabrication process,0,G03F|H01L
11289332,2022-03-29,Directional processing to remove a layer or a material formed over a substrate,2,H01L
11289330,2022-03-29,Semiconductor-on-insulator (SOI) substrate and method for forming,2,H01L|H10D
11288437,2022-03-29,Electromigration evaluation methodology with consideration of both self-heating and heat sink thermal effects,2,G06F|H10D
11288436,2022-03-29,Method of analyzing and detecting critical cells,1,G06F
11287740,2022-03-29,Photoresist composition and method of forming photoresist pattern,1,G03F|H01L
11282967,2022-03-22,Nanostructure field-effect transistor device and method of forming,1,B82Y|H01L|H10D
11282945,2022-03-22,Negative-capacitance field effect transistor,2,H01L|H10D
11282944,2022-03-22,Method of manufacturing a semiconductor device and a semiconductor device,3,H01L|H10D
11282942,2022-03-22,Semiconductor device structure with uniform threshold voltage distribution and method of forming the same,0,H01L|H10D
11282941,2022-03-22,Semiconductor structure and manufacturing method thereof,0,H01L|H10D
11282940,2022-03-22,Field effect transistors with ferroelectric dielectric materials,0,H01L|H10D
11282938,2022-03-22,Capping layers in metal gates of transistors,3,H01L|H10D
11282935,2022-03-22,Gate-all-around device with protective dielectric layer and method of forming the same,0,B82Y|H01L|H10D
11282933,2022-03-22,FinFET having a work function material gradient,0,H01L|H10D
11282920,2022-03-22,Semiconductor device with air gap on gate structure and method for forming the same,2,H01L|H10D
11282859,2022-03-22,Semiconductor circuit with metal structure and manufacturing method,0,H01L|H10D
11282843,2022-03-22,"Memory device, SRAM cell, and manufacturing method thereof",1,H01L|H10B|H10D
11282831,2022-03-22,Semiconductor device having multiple electrostatic discharge (ESD) paths,0,H01L|H10D
11282829,2022-03-22,Integrated circuit with mixed row heights,9,G06F|H10D
11282825,2022-03-22,Package structure,2,H01L
11282817,2022-03-22,Semiconductor device package including embedded conductive elements,0,H01L
11282816,2022-03-22,Memory packages and methods of forming same,1,H01L|H10B|H10N
11282810,2022-03-22,Integrated fan-out package and manufacturing method thereof,0,H01L|H01Q
11282804,2022-03-22,Package structure and method of manufacturing the same,0,H01L
11282803,2022-03-22,"Device, semiconductor package and method of manufacturing semiconductor package",0,H01L
11282802,2022-03-22,Semiconductor device structure and method for forming the same,0,H01L|H10F
11282796,2022-03-22,Integrated fan-out package and method of fabricating the same,0,H01L
11282793,2022-03-22,Integrated fan-out structure with rugged interconnect,0,H01L
11282791,2022-03-22,Semiconductor device having a heat dissipation structure connected chip package,1,H01L
11282785,2022-03-22,Wireless charging package with chip integrated in coil center,0,H01F|H01L|H10D
11282784,2022-03-22,Semiconductor package and manufacturing method of the same,1,H01L
11282779,2022-03-22,Package structure and fabricating method thereof,2,H01L
11282769,2022-03-22,Oversized via as through-substrate-via (TSV) stop layer,2,H01L
11282766,2022-03-22,Package structure,0,H01L
11282761,2022-03-22,Semiconductor packages and methods of manufacturing the same,1,H01L|H05K
11282759,2022-03-22,Chip package structure having warpage control and method of forming the same,2,H01L
11282756,2022-03-22,Organic interposer including stress-resistant bonding structures and methods of forming the same,2,H01L
11282751,2022-03-22,Dielectric fins with different dielectric constants and sizes in different regions of a semiconductor device,2,H01L|H10D
11282750,2022-03-22,Contact structure and method of fabricating the same,0,H01L|H10D
11282749,2022-03-22,Forming nitrogen-containing low-k gate spacer,3,H01L|H10D
11282748,2022-03-22,Semiconductor device and method of forming the same,0,B82Y|H01L|H10D
11282742,2022-03-22,Semiconductor device with multi-layer etch stop structure and method for forming the same,0,H01L
11282728,2022-03-22,Contamination control in semiconductor manufacturing systems,0,B08B|H01L
11282712,2022-03-22,Method for preventing bottom layer wrinkling in a semiconductor device,0,G03F|H01L
11282711,2022-03-22,Plasma-assisted etching of metal oxides,0,H01J|H01L
11282707,2022-03-22,Method and system of estimating wafer crystalline orientation,0,C23C|G01N|H01J|H01L
11282705,2022-03-22,Semiconductor device and method of forming the same,2,H01L|H10D
11282697,2022-03-22,Integrate rinse module in hybrid bonding platform,0,B23K|H01L
11282673,2022-03-22,Ion implantation system and source bushing thereof,0,C23C|H01J|H01L|H10D
11281838,2022-03-22,Optimized layout cell,0,G06F
11281836,2022-03-22,Cell structures and semiconductor devices having same,1,G06F|H01L|H10D
11281835,2022-03-22,Cell layout and structure,0,G06F|H10D
11281107,2022-03-22,Method for performing lithography process with post treatment,0,G03F|H01L
11280786,2022-03-22,Method for forming biochips and biochips with non-organic landings for improved thermal budget,0,G01N|H01L
11280021,2022-03-22,Method of controlling chemical concentration in electrolyte and semiconductor apparatus,0,C25D|F16K|H01L
11279615,2022-03-22,Method for manufacturing a MEMS device by first hybrid bonding a CMOS wafer to a MEMS wafer,1,B81B|B81C|G01C|G01P|H01L
11279001,2022-03-22,Method and apparatus for monitoring chemical mechanical polishing process,0,B24B|H01L
11276766,2022-03-15,FinFET fabrication methods,1,H01L|H10D
11276763,2022-03-15,Contacts for highly scaled transistors,2,H01L|H10D
11276699,2022-03-15,Surface topography by forming spacer-like components,0,H01L|H10B|H10D
11276693,2022-03-15,FinFET device having flat-top epitaxial features and method of making the same,0,H01L|H10D
11276684,2022-03-15,Recessed composite capacitor,0,H01G|H01L|H10D
11276670,2022-03-15,Semiconductor device and manufacturing method of semiconductor device,0,H01L
11276656,2022-03-15,Integrated fan-out structure and method of forming,7,H01L
11276653,2022-03-15,Electronic device and manufacturing method thereof,0,H01L|H10D
11276649,2022-03-15,Devices and methods having magnetic shielding layer,0,H01L|H05K|H10N
11276647,2022-03-15,Method of forming semiconductor device,1,H01L
11276643,2022-03-15,Semiconductor device with backside spacer and methods of forming the same,2,B82Y|H01L|H10D
11276638,2022-03-15,Back end of line via to metal line margin improvement,0,H01L
11276637,2022-03-15,Barrier-free interconnect structure and manufacturing method thereof,1,H01L
11276604,2022-03-15,Radical-activated etching of metal oxides,0,H01J|H01L|H10D
11276587,2022-03-15,Wafer bonding method and apparatus with curved surfaces,0,H01L|Y10T
11276578,2022-03-15,Semiconductor device with fin isolation,0,H01L|H10D
11276571,2022-03-15,Method of breaking through etch stop layer,0,H01L|H10D
11276568,2022-03-15,Method for manufacturing a semiconductor device and a coating material,0,C09D|H01L
11275886,2022-03-15,Integrated circuit and method of forming same and a system,5,G06F
11275885,2022-03-15,Engineering change order cell structure having always-on transistor,1,G03F|G06F|H01L|H03K
11275880,2022-03-15,Region based shrinking methodology for integrated circuit layout migration,0,G06F
11273396,2022-03-15,Liquid supply system with improved bubble venting capacity,0,B01D|B05B|H01L
11271783,2022-03-08,Decision feedback equalization embedded in a slicer,0,H04L
11271114,2022-03-08,Strained gate semiconductor device with oxygen-doped interlayer dielectric material,0,H01L|H10D
11271112,2022-03-08,Method for forming fin field effect transistor (FINFET) device structure with conductive layer between gate and gate contact,0,H01L|H10D
11271111,2022-03-08,Source/drain structure with barrier in FinFET device and method for forming the same,0,H01L|H10D
11271104,2022-03-08,Composite etch stop layer for contact field plate etching,0,H01L|H10D
11271103,2022-03-08,Semiconductor device and manufacturing process thereof,0,H01L|H10D
11271102,2022-03-08,Semiconductor structure,0,H01L|H10D
11271096,2022-03-08,Method for forming fin field effect transistor device structure,0,H01L|H10D
11271095,2022-03-08,FinFETs with low source/drain contact resistance,0,H01L|H10D
11271089,2022-03-08,Method for manufacturing semiconductor structure with unleveled gate structure,0,H01L|H10D
11271087,2022-03-08,Metal gate process for FinFET device improvement,0,H01L|H10D
11271086,2022-03-08,Semiconductor device and manufacturing method thereof,2,H01L|H10D
11271083,2022-03-08,"Semiconductor device, FinFET device and methods of forming the same",4,H01L|H10D
11270996,2022-03-08,FinFET devices with dummy fins having multiple dielectric layers,0,H01L|H10D
11270994,2022-03-08,"Gate structure, fin field-effect transistor, and method of manufacturing fin-field effect transistor",1,H01L|H10D
11270990,2022-03-08,Contoured package-on-package joint,0,H01L
11270989,2022-03-08,"Semiconductor device packages, packaging methods, and packaged semiconductor devices",0,H01L
11270978,2022-03-08,Buffer layer(s) on a stacked structure having a via,1,H01L|H10D
11270976,2022-03-08,Package structure and method of manufacturing the same,0,H01L
11270975,2022-03-08,Semiconductor packages including passive devices and methods of forming same,4,H01G|H01L|H10D
11270956,2022-03-08,Package structure and fabricating method thereof,0,H01L
11270953,2022-03-08,Structure and formation method of chip package with shielding structure,1,H01L|H01Q|H05K
11270952,2022-03-08,Seal ring structure for semiconductor device,3,H01L
11270950,2022-03-08,Apparatus and method for forming alignment marks,0,B23K|G02B|G03F|H01L
11270936,2022-03-08,Integrated circuit including supervia and method of making,1,H01L
11270927,2022-03-08,Package structure and method of forming the same,1,H01L
11270921,2022-03-08,Semiconductor package including dies having high-modulus dielectric layer and manufacturing method thereof,2,H01L
11270900,2022-03-08,Apparatus and method for handling wafer carrier doors,1,H01L
11270888,2022-03-08,Semiconductor device having source/drain with a protrusion,0,H01L|H10D
11270884,2022-03-08,Reflection mode photomask,2,G03F|H01L
11270057,2022-03-08,Semiconductor device including regions for reducing density gradient effect and method of forming the same,5,G06F
11270052,2022-03-08,System and method of timing characterization for semiconductor circuit,0,G06F
11269257,2022-03-08,Apparatus and method for generating extreme ultraviolet radiation,0,G03F|G06F|H05G
11269256,2022-03-08,Underlayer material for photoresist,1,G03F|H01L
11268913,2022-03-08,Method and apparatus for monitoring edge bevel removal area in semiconductor apparatus and electroplating system,1,C25D|G01N|G06T|H01L|H04N
11267987,2022-03-08,Chemical mechanical polishing slurry composition and method of polishing metal layer,0,B24B|C09G|C09K|H01L|H10D
11267099,2022-03-08,Chemical mechanical planarization membrane,0,B24B|B29C|H01L
11264979,2022-03-01,Circuit and method to enhance efficiency of semiconductor device,1,G04F|G06F|G11C|H03K|H03L
11264513,2022-03-01,Isolation structures for transistors,0,B82Y|H01L|H10D
11264508,2022-03-01,Leakage prevention structure and method,1,B82Y|H01L|H10D
11264505,2022-03-01,FinFET device and method of forming same,0,H01L|H10D
11264502,2022-03-01,Semiconductor device and method,1,B82Y|H01L|H10D
11264489,2022-03-01,Negative-capacitance and ferroelectric field-effect transistor (NCFET and FE-FET) devices,0,H01L|H10D
11264487,2022-03-01,Reduction of fin loss in the formation of FinFETs,0,H01L|H10D
11264484,2022-03-01,Structure and formation method of semiconductor device with gate stack,0,H01L|H10D
11264483,2022-03-01,Semiconductor device and method of manufacturing the same,0,B82Y|H01L|H10D
11264478,2022-03-01,Transistors with reduced defect and methods forming same,1,H01L|H10D
11264469,2022-03-01,Method for forming thin semiconductor-on-insulator (SOI) substrates,0,H01L|H10D
11264467,2022-03-01,Semiconductor device having multi-layer diffusion barrier and method of making the same,1,H01L|H10D
11264456,2022-03-01,Isolation regions for reduced junction leakage,0,H01L|H10D
11264402,2022-03-01,Boundary design to reduce memory array edge CMP dishing effect,0,H01L|H10B|H10D
11264393,2022-03-01,Source/drain contact having a protruding segment,0,H01L|H10B|H10D
11264385,2022-03-01,Fin-based device having an isolation gate in physical contact with a source/drain,2,H01L|H10D
11264380,2022-03-01,Semiconductor device and method of manufacturing the same,0,H01L|H10D
11264378,2022-03-01,Integrated circuit,1,H01L|H10D
11264374,2022-03-01,Method of forming electrostatic discharge (ESD) testing structure,1,G01R|H01L|H10D
11264368,2022-03-01,Mask transfer method (and related apparatus) for a bumping process,2,H01L|H10H
11264363,2022-03-01,Chip package structure with seal ring structure,0,H01L
11264362,2022-03-01,Semiconductor structure and method of fabricating the same,2,H01L|H10D
11264359,2022-03-01,Chip bonded to a redistribution structure with curved conductive lines,7,H01L
11264343,2022-03-01,Bond pad structure for semiconductor device and method of forming same,2,H01L
11264342,2022-03-01,Package on package structure and method for forming the same,2,B23K|H01L
11264328,2022-03-01,Capping layer for improved deposition selectivity,0,H01L
11264327,2022-03-01,Backside power rail structure and methods of forming same,2,B82Y|H01L|H10D
11264326,2022-03-01,Contact via formation,0,H01L|H10D
11264321,2022-03-01,Semiconductor devices employing a barrier layer,0,H01L|Y02P
11264316,2022-03-01,Package structure and method of manufacturing the same,2,H01L|H01Q
11264304,2022-03-01,Semiconductor structure and associated method for manufacturing the same,0,H01L
11264300,2022-03-01,Package structure with lid and method for forming the same,1,H01L
11264292,2022-03-01,Cell-like floating-gate test structure,0,H01L|H10B|H10D
11264288,2022-03-01,Gate structure and patterning method,2,H01L|H10D
11264284,2022-03-01,Semiconductor device and method of fabricating the same,0,H01L|H10D
11264283,2022-03-01,Multi-channel devices and methods of manufacture,0,B82Y|H01L|H10D
11264282,2022-03-01,Gate formation process,0,H01L|H10D
11264281,2022-03-01,Semiconductor device with reduced loading effect,1,H01L|H10D
11264277,2022-03-01,Semiconductor device with spacers for self aligned vias,0,H01L
11264273,2022-03-01,Electron migration control in interconnect structures,0,H01L
11264270,2022-03-01,Air-replaced spacer for self-aligned contact scheme,1,H01L
11264262,2022-03-01,Wafer debonding and cleaning apparatus,0,H01L|Y10T
11264237,2022-03-01,Method of epitaxy and semiconductor device,0,H01L|H10D
11264232,2022-03-01,Methods and systems for chemical mechanical polish cleaning,0,B24B|H01L
11263380,2022-03-01,"Failsafe circuit, layout, device, and method",0,G03F|G05F|G06F
11263378,2022-03-01,Multi-row standard cell design method in hybrid row height system,1,G06F
11263375,2022-03-01,Constraint determination system and method for semiconductor circuit,0,G06F
11263331,2022-03-01,"Electronic device for checking randomness of identification key device, random key checker circuit, and method of checking randomness of electronic device",0,G06F|H04L
11261083,2022-03-01,Fence structure to prevent stiction in a MEMS motion sensor,0,B81B|B81C|H01L
11260495,2022-03-01,Apparatus and methods for chemical mechanical polishing,0,B24B|H01L
11258971,2022-02-22,Multi-function transfer gate electrode for a photodetector and methods of operating the same,0,H04N|H10F
11258688,2022-02-22,"Network path determination module, network path determining method therefof, and non-transitory storage medium thereof",3,G06F|H04L
11258596,2022-02-22,System to generate a signature key and method of operating the same,0,G06F|H04L
11257953,2022-02-22,Selective growth for high-aspect ratio metal fill,2,H01L|H10D
11257952,2022-02-22,Source/drain structure,1,H01L|H10D
11257950,2022-02-22,Semiconductor structure and manufacturing method for the semiconductor structure,0,H01L|H10D
11257932,2022-02-22,Fin field effect transistor device structure and method for forming the same,0,H01L|H10D
11257931,2022-02-22,Gate structure of field effect transistor with footing,0,H01L|H10D
11257928,2022-02-22,Method for epitaxial growth and device,1,H01L|H10B|H10D
11257926,2022-02-22,Self-aligned contact structures,0,H01L|H10D
11257924,2022-02-22,Metal gate using monolayers,0,H01L|H10D
11257923,2022-02-22,Tuning threshold voltage in field-effect transistors,0,B82Y|H01L|H10D
11257921,2022-02-22,Semiconductor device and method of manufacture,0,H01L|H10D
11257911,2022-02-22,Sacrificial layer for semiconductor process,2,H01L|H10D
11257906,2022-02-22,High surface dopant concentration formation processes and structures formed thereby,1,H01L|H10D
11257902,2022-02-22,SOI device structure for robust isolation,0,H01L|H10D
11257898,2022-02-22,Systems and methods for shielded inductive devices,0,B01D|C02F|H01F|H01L|H03L|H10D
11257861,2022-02-22,Semiconductor structure and method of forming the same,0,G11C|H01L|H10B|H10N
11257844,2022-02-22,Ferroelectric random access memory (FRAM) cell,0,H01L|H10B|H10D
11257827,2022-02-22,Layout structure including anti-fuse cell,0,G06F|G11C|H01L|H10B|H10D
11257825,2022-02-22,Semiconductor device and manufacturing method thereof,3,G06F|G11C|H03K|H10B|H10D
11257824,2022-02-22,Memory device and method for forming thereof,1,G11C|H01L|H10B|H10D
11257819,2022-02-22,Semiconductor device,0,B82Y|H01L|H10D
11257818,2022-02-22,Fin-based field effect transistors,0,H01L|H10D
11257816,2022-02-22,Method for manufacturing semiconductor device including dummy gate electrodes,0,H01L|H10D
11257815,2022-02-22,Work function design to increase density of nanosheet devices,2,B82Y|H01L|H10D
11257805,2022-02-22,Hybrid bonding with uniform pattern density,0,H01L|H10F
11257797,2022-02-22,Package on package structure,0,H01L
11257791,2022-02-22,Stacked die structure and method of fabricating the same,2,H01L
11257787,2022-02-22,Package structure and method of fabricating the same,0,H01L
11257775,2022-02-22,Mechanisms for forming post-passivation interconnect structure,0,H01L
11257769,2022-02-22,"Integrated circuit layout, integrated circuit, and method for fabricating the same",2,H01L|H10D
11257767,2022-02-22,Interconnect crack arrestor structure and methods,1,H01L
11257761,2022-02-22,Logic cell structure and method,0,H01L|H03K|H10B|H10D
11257758,2022-02-22,Backside connection structures for nanostructures and methods of forming the same,2,B82Y|H01L|H10D
11257757,2022-02-22,Semiconductor device having fuse array and method of making the same,0,G06F|H01L
11257755,2022-02-22,Metal loss prevention in conductive structures,1,H01L|H10D
11257753,2022-02-22,Interconnect structure and method for manufacturing the interconnect structure,0,H01L
11257719,2022-02-22,Methods for improving interlayer dielectric layer topography,0,H01L|H10B|H10D
11257715,2022-02-22,Integrated fan-out packages and methods of forming the same,0,H01L
11257714,2022-02-22,Method of making a pillar structure having a non-metal sidewall protection structure and integrated circuit including the same,0,H01L
11257712,2022-02-22,Source/drain contact formation methods and devices,0,B82Y|H01L|H10D
11257690,2022-02-22,3DIC package comprising perforated foil sheet,0,H01L
11257673,2022-02-22,Dual spacer metal patterning,0,H01L
11257671,2022-02-22,Method and system of control of epitaxial growth,0,H01L
11257670,2022-02-22,"Method of manufacturing a semiconductor device, and associated semiconductor device and system",0,H01L|H10D
11256847,2022-02-22,Method and apparatus of electromigration check,0,G06F
11256844,2022-02-22,Cell row arrangement in regions of integrated circuit layout,2,G06F|H01L|H10D
11256588,2022-02-22,Scan synchronous-write-through testing architectures for a memory device,0,G06F|G11C
11256181,2022-02-22,Apparatus and method for removing particles in semiconductor manufacturing,0,B08B|G03F|H01L
11256180,2022-02-22,Processing apparatus and method thereof,3,G03F|H01L
11255658,2022-02-22,Ellipsometer and method for estimating thickness of film,0,G01B|G01N|H01L
11251644,2022-02-15,Packaged semiconductor devices with wireless charging means,0,H01F|H01L|H02J|H04B
11251308,2022-02-15,Semiconductor device and method,2,B82Y|H01L|H10D
11251305,2022-02-15,Fin field effect transistor device structure and method for forming the same,2,H01L|H10D
11251303,2022-02-15,Method for fabricating a strained structure and structure formed,0,H01L|H10D
11251286,2022-02-15,Method and related apparatus for reducing gate-induced drain leakage in semiconductor devices,0,H01L|H10D
11251272,2022-02-15,Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication,0,H01L|H01S|H10D|H10F|H10H|Y02E
11251268,2022-02-15,Semiconductor device with doped structure,2,H01L|H10D
11251181,2022-02-15,FinFET isolation structure and method for fabricating the same,0,H01L|H10D
11251157,2022-02-15,Die stack structure with hybrid bonding structure and method of fabricating the same and package,5,H01L
11251142,2022-02-15,Method of fabricating package structure,0,H01L
11251141,2022-02-15,Package structure,2,H01L
11251131,2022-02-15,Copper contact plugs with barrier layers,0,H01L|H10D
11251127,2022-02-15,Interconnect structure with vias extending through multiple dielectric layers,3,H01L
11251124,2022-02-15,Power grid structures and method of forming the same,4,G06F|H01L
11251121,2022-02-15,Package structure and method of fabricating the same,0,H01L
11251119,2022-02-15,"Package structure, package-on-package structure and method of fabricating the same",2,H01L
11251118,2022-02-15,Self-aligned via structures with barrier layers,2,H01L
11251114,2022-02-15,Package substrate insulation opening design,2,H01L
11251100,2022-02-15,Semiconductor structure having an anti-arcing pattern disposed on a passivation layer and method of fabricating the semiconductor structure,1,H01L
11251099,2022-02-15,Warpage control of packages using embedded core frame,0,H01L
11251092,2022-02-15,Gate structure of a semiconductor device and method of forming same,2,H01L|H10D
11251091,2022-02-15,Semiconductor device with contracted isolation feature,0,H01L|H10B|H10D
11251090,2022-02-15,Dual channel gate all around transistor device and fabrication methods thereof,0,B82Y|H01L|H10D
11251087,2022-02-15,Semiconductor device including a Fin-FET and method of manufacturing the same,0,H01L|H10D
11251085,2022-02-15,Semiconductor structure and manufacturing method thereof,0,H01L|H10D
11251079,2022-02-15,Method for forming semiconductor device with gate stack,0,H01L|H10D
11251078,2022-02-15,Formation method of semiconductor device with fin structures,1,H01L
11251073,2022-02-15,Selective deposition of barrier layer,2,H01L
11251071,2022-02-15,Raised via for terminal connections on different planes,2,H01L
11251069,2022-02-15,Method for forming isolation with multi-step structure,0,H01L|H10D
11251064,2022-02-15,Wafer frame sorter and stocker,1,H01L
11251063,2022-02-15,Article transporter in semiconductor fabrication,0,B24B|B25J|B65G|H01L|Y10S
11251054,2022-02-15,Integrated passive device package and methods of forming same,0,H01L
11251042,2022-02-15,Formation of single crystal semiconductors using planar vapor liquid solid epitaxy,0,C30B|H01L|H10D
11250923,2022-02-15,Layout structures of memory array,0,G06F|G11C|H10B|H10D
11249131,2022-02-15,Test apparatus and testing method using the same,0,G01R|H01L
11245329,2022-02-08,Power module,2,H01L|H02M|H03H
11245176,2022-02-08,"Package structure, electronic device and method of fabricating package structure",0,H01L|H01Q
11245071,2022-02-08,"Memory cell, method of forming the same, and semiconductor device having the same",3,H01L|H10B|H10N
11245036,2022-02-08,Latch-up prevention,2,B82Y|H01L|H10D
11245034,2022-02-08,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11245033,2022-02-08,Semiconductor devices with core-shell structures,0,B82Y|H01L|H10D|Y10S
11245024,2022-02-08,Semiconductor device and manufacturing method thereof,2,H01L|H10D
11245023,2022-02-08,Semiconductor device and manufacturing method thereof,2,H01L|H10D
11245005,2022-02-08,Method for manufacturing semiconductor structure with extended contact structure,2,B82Y|H01L|H10D
11244945,2022-02-08,Semiconductor device and manufacturing method thereof,1,H01L|H10D
11244940,2022-02-08,Stress reduction apparatus and method,0,H01L
11244939,2022-02-08,Package structure and method of forming the same,2,H01L
11244925,2022-02-08,Semiconductor device structure with back-side layer to reduce leakage,0,H01L|H10D
11244924,2022-02-08,Tri-layer CoWoS structure,0,G05F|H01L|H10B|H10D|H10K
11244919,2022-02-08,Package structure and method of fabricating the same,2,H01L
11244914,2022-02-08,Bond pad with enhanced reliability,0,H01L
11244906,2022-02-08,Semiconductor structure and method of fabricating the same,2,H01L
11244899,2022-02-08,Butted contacts and methods of fabricating the same in semiconductor devices,0,H01L|H10D
11244898,2022-02-08,Integrated circuit interconnect structures with air gaps,0,H01L|H10D
11244896,2022-02-08,Package structure and manufacturing method thereof,1,H01L|H10D
11244879,2022-02-08,Semiconductor package,3,H01L
11244871,2022-02-08,Methods of fabricating semiconductor devices for tightening spacing between nanosheets in GAA structures and structures formed thereby,1,H01L|H10D
11244866,2022-02-08,Low dimensional material device and method,1,B82Y|H01L|H10D
11244858,2022-02-08,Etching to reduce line wiggling,1,H01L
11244857,2022-02-08,Semiconductor structure and manufacturing method thereof,2,H01L
11244856,2022-02-08,Method and equipment for forming gaps in a material layer,0,H01L
11244834,2022-02-08,Slurry recycling for chemical mechanical polishing system,0,B24B|C09G|H01L
11244832,2022-02-08,Semiconductor structure with mask structure,2,H01L|H10D
11244830,2022-02-08,Semiconductor device and manufacturing method thereof,0,H01L|H10B|H10D
11244827,2022-02-08,Semiconductor manufacturing method and apparatus thereof,1,G01B|G01N|G02B|G03F|H01L|H04B|H10F
11244823,2022-02-08,Varying temperature anneal for film and structures formed thereby,2,H01L|H10D
11244822,2022-02-08,Apparatus for manufacturing a thin film and a method therefor,0,C23C|H01L
11244714,2022-02-08,Assisted write method for magnetic random access memory,0,G11C|H01F|H01L|H10N
11243573,2022-02-08,"Semiconductor package, display apparatus and manufacturing method of semiconductor package",0,G02F|G06F|G09F|G09G|H05K
11243472,2022-02-08,Optical proximity correction and photomasks,2,G03F|G06F
11243353,2022-02-08,Semiconductor device and method of manufacturing,0,G02B|H01L
11240947,2022-02-01,Carrier tape system and components and methods of use,0,B65B|H01L|H05K
11240075,2022-02-01,SerDes receiver with optimized CDR pulse shaping,6,H03K|H04L
11239383,2022-02-01,SPAD image sensor and associated fabricating method,1,H01L|H10D|H10F
11239365,2022-02-01,Structure and method for providing line end extensions for fin-type active regions,1,H01L|H10D
11239354,2022-02-01,Semiconductor device and method of fabricating the same,1,H01L|H10D
11239340,2022-02-01,Semiconductor arrangement and formation thereof,0,H01L|H10D
11239339,2022-02-01,Gate structure and method,0,B82Y|H01L|H10D
11239335,2022-02-01,Structure and method for semiconductor devices,3,B82Y|H01L|H10D
11239328,2022-02-01,Semiconductor device having interfacial layer and high  dielectric layer,0,H01L|H10D
11239325,2022-02-01,Semiconductor device having backside via and method of fabricating thereof,1,B82Y|H01L|H10D
11239313,2022-02-01,Integrated chip and method of forming thereof,1,H01L|H10D
11239310,2022-02-01,Seamless gap fill,0,H01L|H10D
11239309,2022-02-01,Isolation features and methods of fabricating the same,2,H01L|H10D
11239279,2022-02-01,Resistive switching random access memory with asymmetric source and drain,0,H01L|H10B|H10D|H10N
11239255,2022-02-01,Integrated circuit with active region jogs,0,H01L|H10D
11239246,2022-02-01,Cell boundary structure for embedded memory,0,H01L|H10B|H10D
11239245,2022-02-01,Etch method for opening a source line in flash memory,0,H01L|H10B|H10D
11239233,2022-02-01,Integrated circuit packages and methods of forming same,0,G01R|H01L|H10D
11239228,2022-02-01,Integrated circuit layout and method of configuring the same,2,G06F|H10D|Y02P
11239225,2022-02-01,Three-dimensional integrated circuit structures and methods of manufacturing the same,3,H01L
11239208,2022-02-01,Packaged semiconductor devices including backside power rails and methods of forming the same,7,B82Y|H01L|H10D
11239205,2022-02-01,Integrating passive devices in package structures,4,H01L
11239201,2022-02-01,3D integrated circuit (3DIC) structure,0,H01L
11239194,2022-02-01,Chip package structure,0,H01L
11239193,2022-02-01,Integrated circuit package and method,0,H01L
11239180,2022-02-01,Structure and formation method of package structure with stacked semiconductor dies,1,H01L
11239173,2022-02-01,Structure and formation method of chip package with fan-out feature,0,H01L
11239163,2022-02-01,Tapering discrete interconnection for an integrated circuit (IC),0,H01L
11239157,2022-02-01,Package structure and package-on-package structure,0,H01L|H10D
11239154,2022-02-01,Fishbone structure enhancing spacing with adjacent conductive line in power network,0,G06F|H01L
11239143,2022-02-01,Semiconductor structure and manufacturing method thereof,0,H01L|H05K
11239142,2022-02-01,Package structure and method for forming the same,0,H01L
11239138,2022-02-01,Methods of packaging semiconductor devices and packaged semiconductor devices,1,H01L|H05K
11239136,2022-02-01,Adhesive and thermal interface material on a plurality of dies covered by a lid,2,H01L|H10D
11239135,2022-02-01,Package structure and method of manufacturing the same,1,H01L
11239134,2022-02-01,Package structure and method of fabricating the same,1,H01L
11239121,2022-02-01,Metal gate contacts and methods of forming the same,0,H01L|H10B|H10D
11239114,2022-02-01,Semiconductor device with reduced contact resistance and methods of forming the same,2,H01L|H10D
11239106,2022-02-01,Source/drain isolation structure and methods thereof,0,H01L|H10D
11239103,2022-02-01,Package-on-package structure,0,H01L
11239099,2022-02-01,Tool monitoring device and method of monitoring tool,1,H01L
11239096,2022-02-01,Integrated fan-out package and manufacturing method thereof,0,H01L
11239092,2022-02-01,Method for forming semiconductor device structure,0,H01L
11239089,2022-02-01,Semiconductor device and manufacturing method thereof,0,H01L|H10B|H10D
11239085,2022-02-01,Semiconductor device and method for manufacturing the same,0,B82Y|H01L|H10K
11239084,2022-02-01,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11239083,2022-02-01,Tuning threshold voltage through meta stable plasma treatment,3,G03F|H01L|H10D
11239078,2022-02-01,Fine line patterning methods,0,H01L
11239075,2022-02-01,Lattice-mismatched semiconductor substrates with defect reduction,0,H01L|H10D
11239074,2022-02-01,Germanium nanosheets and methods of forming the same,0,B82Y|H01L|H10D
11239072,2022-02-01,Cut metal gate process for reducing transistor spacing,0,H01L|H10B|H10D
11239060,2022-02-01,Ion beam etching chamber with etching by-product redistributor,0,C23C|H01J|H01L
11238905,2022-02-01,Sense amplifier layout for FinFET technology,0,G11C|H01L|H10B|H10D
11238207,2022-02-01,Method and system for fabricating integrated circuit with aid of programmable circuit synthesis,0,G06F
11237907,2022-02-01,Processing-in-memory instruction set with homomorphic error correction,1,G06F|H03M
11237834,2022-02-01,"Memory device, access controller thereof and method for accessing memory device",0,G06F|G11C
11237646,2022-02-01,Converter and conversion method for converting click position of display into light pen simulated signal for semiconductor manufacturing machine,1,G06F|G09G
11237483,2022-02-01,Method and apparatus for controlling droplet in extreme ultraviolet light source,0,G03F|H01L|H05G
11237478,2022-02-01,"Cleaning module, cleaning apparatus and method of cleaning photomask",0,G03F|H01L
11237477,2022-02-01,Reticle container,0,G03F|H01L
11233156,2022-01-25,Memory device and manufacturing method thereof,0,H01L|H10B|H10D
11233140,2022-01-25,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11233136,2022-01-25,Silicon carbide oxide hard mask for reducing dishing effects,0,H01L|H10D
11233134,2022-01-25,Field effect transistors with dual silicide contact structures,0,H01L|H10D
11233123,2022-01-25,Fully strained channel,1,H01L|H10D
11233121,2022-01-25,Method of making bipolar transistor,0,H01L|H10D
11233120,2022-01-25,Semiconductor device and manufacturing method thereof,2,B82Y|H01L|H10D
11233117,2022-01-25,Ring structure for film resistor,0,H01L|H10D
11233116,2022-01-25,Semiconductor device structure with magnetic element,0,H01F|H01L|H10D
11233039,2022-01-25,Semiconductor packages,0,G02B|H01L
11233035,2022-01-25,Package structure and method of manufacturing the same,3,H01L
11233032,2022-01-25,Mechanisms for forming bonding structures,0,H01L
11233019,2022-01-25,Manufacturing method of semicondcutor package,0,H01L|H01Q
11233005,2022-01-25,Method for manufacturing an anchor-shaped backside via,6,H01L|H10D
11232985,2022-01-25,Method of forming contact metal,0,H01L|H10D
11232982,2022-01-25,Deposition system and method using the same,2,C01B|C23C|H01J|H01L|H10D
11232979,2022-01-25,Method of forming trenches,0,H01L
11232978,2022-01-25,Semiconductor device and manufacturing method thereof,0,H01L
11232975,2022-01-25,Semiconductor-on-insulator (SOI) substrate having dielectric structures that increase interface bonding strength,0,H01L|H10D
11232974,2022-01-25,Fabrication method of metal-free SOI wafer,0,H01L|H10D
11232971,2022-01-25,"Workpiece holding mechanism, process system and manufacturing method of semiconductor structure",0,G01R|H01L
11232953,2022-01-25,Method of manufacturing a semiconductor device and a semiconductor device,0,H01L|H10D
11232947,2022-01-25,Ammonium fluoride pre-clean protection,1,H01L|H01Q|H04B|H10D
11232946,2022-01-25,Method of optimizing film deposition process in semiconductor fabrication by using gas sensor,0,B23K|C23C|H01L
11232945,2022-01-25,Conductive feature formation and structure,0,H01L|H10D
11232943,2022-01-25,Method and structure for semiconductor interconnect,0,B08B|H01L
11232248,2022-01-25,Routing-resource-improving method of generating layout diagram and system for same,0,G06F|H10D
11231767,2022-01-25,Dynamic frequency scaling,0,G06F|Y02D
11231376,2022-01-25,Method for semiconductor wafer inspection and system thereof,2,G01N|G03F|G06T
11230784,2022-01-25,Electrochemical plating system and method of using,0,C25D|H01L
11229856,2022-01-25,Etching solution recycling system and method for wafer etching apparatus,0,B01D|H01L
11229109,2022-01-18,Three dimensional integrated circuit electrostatic discharge protection and prevention test interface,0,G01R|H01L|H02H|H05F|H05K
11227951,2022-01-18,Method of forming semiconductor device,0,H01L|H10D
11227950,2022-01-18,Methods of forming air spacers in semiconductor devices,1,H01L|H10D
11227932,2022-01-18,FinFET devices with a fin top hardmask,1,H01L|H10D
11227931,2022-01-18,Nanosheet field-effect transistor device and method of forming,2,B82Y|H01L|H10D
11227929,2022-01-18,Metal gate structure,0,H01L|H10D
11227918,2022-01-18,Melt anneal source and drain regions,1,H01L|H10D
11227837,2022-01-18,Integrated circuit package and method,3,H01L
11227836,2022-01-18,Pad structure for enhanced bondability,0,H01L|H10D|H10F
11227833,2022-01-18,Interconnect structure and method for forming the same,1,H01L
11227830,2022-01-18,Conductive features having varying resistance,0,H01L|H10D
11227828,2022-01-18,Semiconductor device and manufacturing method thereof,1,H01L|H10D
11227812,2022-01-18,Package and manufacturing method thereof,2,H01L
11227795,2022-01-18,Integrated circuit package and method,0,H01L
11227794,2022-01-18,Method for making self-aligned barrier for metal vias In-Situ during a metal halide pre-clean and associated interconnect structure,2,H01L|H10D
11227788,2022-01-18,Method of forming isolation layer,0,B82Y|H01L|H10D
11227780,2022-01-18,System and method for operating the same,0,H01L
11227747,2022-01-18,Etch process with rotatable shower head,0,H01J|H01L
11227093,2022-01-18,Method and system of forming semiconductor device,0,G06F
11227084,2022-01-18,Multi-bit standard cell,0,G06F|H01L|H03K|H10D
11226562,2022-01-18,Semiconductor structure and manufacturing method thereof,0,G03F|H01L
11226551,2022-01-18,"Lithographic mask, a pellicle therein and method of forming the same",0,G03F|H01L
11226363,2022-01-18,Reliability testing method and apparatus,0,G01R|H01L
11222980,2022-01-11,Method of manufacturing a semiconductor device and a semiconductor device,0,H01L|H10D
11222968,2022-01-11,HEMT device structure and manufacturing method thereof,0,H01L|H10D
11222963,2022-01-11,Semiconductor device and method,1,B82Y|H01L|H10D
11222958,2022-01-11,Negative capacitance transistor with external ferroelectric structure,2,H01L|H10D
11222951,2022-01-11,Epitaxial source/drain structure and method,0,H01L|H10D
11222948,2022-01-11,Semiconductor structure and method of fabricating the semiconductor structure,1,B82Y|H01L|H10D
11222946,2022-01-11,Semiconductor device including a high density MIM capacitor and method,1,H01L|H10D
11222915,2022-01-11,Pad structure for front side illuminated image sensor,5,H01L|H10F
11222899,2022-01-11,Semiconductor device which includes fins and method of making same,0,H01L|H10B|H10D
11222898,2022-01-11,Two-port SRAM structure,1,G11C|H01L|H10B
11222892,2022-01-11,Backside power rail and methods of forming the same,10,H01L|H10D
11222884,2022-01-11,Layout design methodology for stacked devices,2,G11C|H01L|H10D
11222883,2022-01-11,Package structure and method of manufacturing the same,0,H01L|H10D
11222867,2022-01-11,Package and manufacturing method thereof,1,G02B|H01L
11222859,2022-01-11,Semiconductor device structure with bonding pad and method for forming the same,2,H01L|H10D
11222857,2022-01-11,Method of forming a photoresist over a bond pad to mitigate bond pad corrosion,0,H01L
11222849,2022-01-11,Substrate loss reduction for semiconductor devices,0,H01L|H10D
11222843,2022-01-11,Interconnect structure and method for forming the same,2,H01L|H10D
11222842,2022-01-11,Interconnect structure and methods thereof,0,H01L|H10D
11222826,2022-01-11,FinFET structure and device,0,H01L|H10D
11222821,2022-01-11,Semiconductor device with reduced via bridging risk,0,H01L|H10B|H10D
11222818,2022-01-11,Formation method of semiconductor device structure with metal-semiconductor compound region,0,H01L|H10D
11222814,2022-01-11,Integrated circuit (IC) structure for high performance and functional density,0,H01L|H10D
11222805,2022-01-11,Etching apparatus and methods of cleaning thereof,1,H01J|H01L
11222802,2022-01-11,Multiple semiconductor die container load port,5,B23Q|G05D|H01L
11222794,2022-01-11,Semiconductor fabrication system embedded with effective baking module,0,C23C|H01L
11222788,2022-01-11,Methods of enhancing surface topography on a substrate for inspection,0,H01L
11222783,2022-01-11,Using cumulative heat amount data to qualify hot plate used for postexposure baking,0,H01L|H05B
11222157,2022-01-11,Pin access hybrid cell height design,2,G03F|G06F
11221562,2022-01-11,Reticle and method of detecting intactness of reticle stage using the same,0,G03F|H01L
11217683,2022-01-04,Semiconductor structure with extending gate structure and method for forming the same,1,H01L|H10D
11217679,2022-01-04,Semiconductor device and method,1,H01L|H10D
11217676,2022-01-04,Antenna-free high-k gate dielectric for a gate-all-around transistor and methods of forming the same,1,H01L|H10D
11217672,2022-01-04,Method of forming a source/drain,0,C30B|H01L|H10D
11217627,2022-01-04,Magnetic random access memory device and formation method thereof,0,H01L|H10B|H10N
11217621,2022-01-04,Deep trench isolations and methods of forming the same,0,H01L|H10D|H10F
11217586,2022-01-04,Semiconductor device having dummy fin physically separating the first and second gate stacks,0,H01L|H10D
11217585,2022-01-04,Forming dielectric dummy fins with different heights in different regions of a semiconductor device,3,H01L|H10B|H10D
11217570,2022-01-04,Package structure and manufacturing method thereof,0,H01L
11217562,2022-01-04,Semiconductor device with discrete blocks,0,H01L
11217555,2022-01-04,Aligning bumps in fan-out packaging process,4,H01L
11217553,2022-01-04,Connection structure for stacked substrates,0,H01L|H10D
11217552,2022-01-04,Multi-chip integrated fan-out package,0,H01L
11217548,2022-01-04,Semiconductor device structure and manufacturing method,0,H01L
11217547,2022-01-04,Bond pad structure with reduced step height and increased electrical isolation,3,H01L|H10F
11217546,2022-01-04,Embedded voltage regulator structure and method forming same,0,H01L
11217538,2022-01-04,Integrated circuit package and method,2,H01L
11217528,2022-01-04,Semiconductor structure having buried power rail disposed between two fins and method of making the same,1,H01L|H10D
11217526,2022-01-04,Semiconductor device with source resistor and manufacturing method thereof,2,G05F|H01L|H10D
11217524,2022-01-04,Interconnect structure and manufacturing method for the same,0,H01L
11217518,2022-01-04,Package structure and method of forming the same,0,H01L
11217497,2022-01-04,Integrated circuit package and method,0,H01L
11217494,2022-01-04,Semiconductor devices and methods of manufacture,1,H01L|H10B|H10D
11217492,2022-01-04,Method for source/drain contact formation in semiconductor devices using common doping and common etching to n-type and p-type source/drains,0,H01L|H04B|H04H|H04R|H10D
11217490,2022-01-04,Source/drain features with an etch stop layer,0,H01L|H10D
11217487,2022-01-04,Semiconductor arrangement and method of manufacture,0,H01L|H10D
11217486,2022-01-04,Semiconductor device and method,0,H01L|H10D
11217485,2022-01-04,Semiconductor device and method of manufacture,0,H01L|H10D
11217482,2022-01-04,Method for forming semiconductor device with resistive element,3,H01L|H10D
11217480,2022-01-04,Semiconductor structure with a laminated layer,0,H01L|H10D
11217479,2022-01-04,Multiple metallization scheme,0,H01L
11217478,2022-01-04,Integrated circuit (IC) structure for high performance and functional density,0,H01L|H10D
11217477,2022-01-04,Semiconductor device having a liner layer with a configured profile,0,H01L|H10D
11217476,2022-01-04,Method of forming an interconnect structure of a semiconductor device,0,H01L
11217475,2022-01-04,Wafer table with dynamic support pins,0,G03F|H01L
11217458,2022-01-04,Method for forming semiconductor device structure with fine line pitch and fine end-to-end space,0,H01L
11217304,2022-01-04,Memory operation method and circuit,0,G06N|G11C
11216608,2022-01-04,Reduced area standard cell abutment configurations,0,G06F
11216387,2022-01-04,Hybrid cache memory and method for controlling the same,0,G06F
11216376,2022-01-04,Memory circuit and cache circuit configuration,0,G06F|G11C|H01L
11215929,2022-01-04,Photoresist system and method,2,G03F|H01L
11215753,2022-01-04,Photonic semiconductor device and method,3,G02B|H01L
11215513,2022-01-04,Device and method for temperature monitoring of a semiconductor device,3,G01K|H01L|H10D
11211498,2021-12-28,FinFETs with wrap-around silicide and method forming the same,0,B82Y|H01L|H10D
11211496,2021-12-28,FinFET device and method of forming,0,H01L|H10D
11211479,2021-12-28,Method of fabricating trimmed fin and fin structure,0,H01L|H10D
11211477,2021-12-28,FinFETs having epitaxial capping layer on fin and methods for forming the same,1,H01L|H10D
11211476,2021-12-28,FinFET device and method of forming same,0,H01L|H10D
11211473,2021-12-28,Epitaxial fin structures having an epitaxial buffer region and an epitaxial capping region,1,H01L|H10D
11211470,2021-12-28,Semiconductor device and method,1,H01L|H10D
11211469,2021-12-28,Third generation flash memory structure with self-aligned contact and methods for forming the same,0,H01L|H10B|H10D
11211465,2021-12-28,Semiconductor device having gate dielectric and inhibitor film over gate dielectric,0,H01L|H10D
11211460,2021-12-28,2D crystal hetero-structures and manufacturing methods thereof,0,H01L|H10D|H10F
11211455,2021-12-28,Formation of dislocations in source and drain regions of FinFET devices,0,H01L|H10D
11211388,2021-12-28,Array boundfary structure to reduce dishing,0,H01L|H10B|H10D
11211387,2021-12-28,Fin-based strap cell structure for improving memory performance,2,H01L|H10B|H10D
11211383,2021-12-28,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11211376,2021-12-28,Three-dimensional integrated circuit having ESD protection circuit,0,H01L|H10D
11211371,2021-12-28,Integrated circuit package and method,0,H01L
11211362,2021-12-28,3D trench capacitor for integrated passive devices,2,H01L|H10D
11211360,2021-12-28,"Passive device module, semiconductor package including the same, and manufacturing method thereof",5,H01G|H01L
11211358,2021-12-28,Packaged semiconductor devices and packaging methods,1,H01L
11211354,2021-12-28,Systems and methods for semi-flexible eutectic bonder piece arranegments,0,B23K|H01L
11211352,2021-12-28,Bump structure to prevent metal redeposit and to prevent bond pad consumption and corrosion,2,H01L
11211346,2021-12-28,Semiconductor device and method of manufacture,0,H01L
11211342,2021-12-28,"Multiplexer cell and semiconductor device having camouflage design, and method for forming multiplexer cell",3,H01L|H03K|H10D
11211341,2021-12-28,Package structure and method of fabrcating the same,1,H01L
11211339,2021-12-28,Semiconductor device,0,H01L
11211336,2021-12-28,Integrated fan-out package and method for fabricating the same,0,H01L
11211333,2021-12-28,Through silicon via optimization for three-dimensional integrated circuits,0,H01L
11211327,2021-12-28,Via sizing for IR drop reduction,0,G06F|H01L|H10D
11211323,2021-12-28,Method of fabricating field effect transistor having non-orthogonal gate electrode,0,H01L|H10D
11211318,2021-12-28,Bump layout for coplanarity improvement,1,G06F|H01L
11211301,2021-12-28,Semiconductor device and method of manufacture,0,H01L|H10D
11211297,2021-12-28,Method for testing bridging in adjacent semiconductor devices and test structure,0,G01R|H01L|H10B|H10D
11211295,2021-12-28,FinFET doping methods and structures thereof,0,H01L|H10D
11211293,2021-12-28,FinFET device and methods of forming the same,0,H01L|H10D
11211289,2021-12-28,Metal loss prevention using implantation,1,H01L|H10D
11211283,2021-12-28,Method for forming a bulk semiconductor substrate configured to exhibit soi behavior,0,H01L|H10D
11211271,2021-12-28,Systems and methods for semiconductor structure sample preparation and analysis,0,G01N|G06T|H01L
11211261,2021-12-28,Package structures and methods for forming the same,0,H01L
11211259,2021-12-28,Structure and method for embedded gettering in a silicon on insulator wafer,0,H01L|H10D
11211257,2021-12-28,Semiconductor device fabrication with removal of accumulation of material from sidewall,1,H01L|H10D
11211256,2021-12-28,Method with CMP for metal ion prevention,0,C09G|H01L
11211244,2021-12-28,Ultraviolet radiation activated atomic layer deposition,1,C23C|H01L|H10D
11211243,2021-12-28,Method of filling gaps with carbon and nitrogen doped film,1,C23C|H01L|H10D
11211232,2021-12-28,Methods for cleaning semiconductor device manufacturing apparatus,1,A01D|H01J|H01L
11211142,2021-12-28,Memory repair scheme,1,G06F|G11C
11211134,2021-12-28,"Efuse circuit, method, layout, and structure",0,G06F|G11C|H01L|H10B|H10D
11210447,2021-12-28,Reconfiguring layout and sizing for transistor components to simultaneously optimize logic devices and non-logic devices,0,G06F|H01L|H10D
11210165,2021-12-28,Inter-hamming difference analyzer for memory array and measuring and testing methods for inter-hamming differences of memory array,0,G01N|G06F|G11C|H03M
11209878,2021-12-28,Discrete time loop based thermal control,2,G06F
11209728,2021-12-28,Mask and method for fabricating the same,0,G03F|G06F
11205724,2021-12-21,Self-aligned gate hard mask and method forming same,0,H01L|H10D
11205713,2021-12-21,FinFET having a non-faceted top surface portion for a source/drain region,1,H01L|H10D
11205711,2021-12-21,Selective inner spacer implementations,0,B82Y|H01L|H10B|H10D
11205709,2021-12-21,Defect filling in patterned layer,0,H01L|H10D
11205706,2021-12-21,Method of manufacturing a semiconductor device and a semiconductor device,2,B82Y|H01L|H10D
11205700,2021-12-21,Air gap spacer and related methods,0,H01L|H10D
11205636,2021-12-21,Semiconductor package and method of manufacturing the same,1,H01L
11205629,2021-12-21,Package structure and method of fabricating the same,0,H01L
11205618,2021-12-21,Graphene barrier layer,3,H01L
11205615,2021-12-21,Semiconductor device and method of manufacture,0,H01L
11205612,2021-12-21,Integrated circuit package and method,0,H01L
11205603,2021-12-21,Semiconductor package and method manufacturing the same,0,H01L
11205598,2021-12-21,Double sided NMOS/PMOS structure and methods of forming the same,0,H01L|H10D
11205597,2021-12-21,Semiconductor device and method,3,H01L|H10D
11205594,2021-12-21,Fin spacer protected source and drain regions in FinFETs,0,H01L|H10D
11205581,2021-12-21,Thermal reflector device for semiconductor fabrication tool,0,C23C|H01L
11205579,2021-12-21,Molding wafer chamber,0,B29C|H01L
11205032,2021-12-21,"Integrated circuit design method, system and computer program product",3,G06F
11204897,2021-12-21,Importing and exporting circuit layouts,0,G06F
11204826,2021-12-21,Memory error detection and correction,9,G06F|G11C
11204200,2021-12-21,Adaptive baking method,0,F27B|F27D|G03F|H01L
11201618,2021-12-14,"Multi-gated I/O system, semiconductor device including and method for generating gating signals for same",2,G06F|H03K
11201281,2021-12-14,Method for forming a flat bottom electrode via (BEVA) top surface for memory,0,H01L|H10B|H10N
11201243,2021-12-14,Nanowire stack GAA device and methods for producing the same,0,B82Y|H01L|H10D|Y10S
11201232,2021-12-14,Semiconductor structure with metal containing layer,0,H01L|H10D
11201229,2021-12-14,Structure and formation method of semiconductor device with metal gate stack,0,H01L|H10D
11201228,2021-12-14,Semiconductor device with air-spacer,1,H01L|H10D
11201225,2021-12-14,Structure and formation method of semiconductor device with stressor,0,B82Y|H01L|H10D
11201211,2021-12-14,Method of manufacturing a super junction structure and super junction structure,0,H01L|H10D
11201206,2021-12-14,Semiconductor device including metal insulator metal capacitor,2,H01L|H10B|H10D
11201205,2021-12-14,Interconnect layout for semiconductor device,1,H01L|H10B|H10D|H10F
11201190,2021-12-14,RRAM memory cell with multiple filaments,2,G11C|H01L|H10B|H10D|H10N
11201159,2021-12-14,SRAM structure and connection,0,G11C|H01L|H10B|H10D
11201142,2021-12-14,"Semiconductor package, package on package structure and method of froming package on package structure",0,H01L
11201135,2021-12-14,Three dimensional integrated circuits stacking approach,0,H01L
11201122,2021-12-14,Method of fabricating semiconductor device with reduced warpage and better trench filling performance,0,H01L|H10D
11201118,2021-12-14,Chip package and method of forming the same,2,H01L
11201106,2021-12-14,Semiconductor device with conductors embedded in a substrate,6,H01L|H10D
11201100,2021-12-14,Solid-state storage device,0,H01L
11201097,2021-12-14,Method of manufacture of a semiconductor device,0,H01L
11201094,2021-12-14,Forming metal gates with multiple threshold voltages,0,H01L|H10D
11201085,2021-12-14,Semiconductor device structure having air gap and method for forming the same,3,H01L|H10D
11201084,2021-12-14,Fin field-effect transistor device and method of forming the same,2,H01L|H10D
11201082,2021-12-14,Deep trench isolation structure in semiconductor device,0,H01L|H10D
11201079,2021-12-14,Wafer chuck,3,B25B|H01L
11201064,2021-12-14,Signal line patterning for standard cells,0,H01L
11201060,2021-12-14,Structure and formation method of semiconductor device with metal gate stack,0,H01L|H10D
11201059,2021-12-14,Device having work function metal stack and method of forming the same,0,H01L|H10D
11201055,2021-12-14,Semiconductor device having high- dielectric layer and method for manufacturing the same,2,H01L|H10D
11200364,2021-12-14,Method and associated system for circuit design,0,G06F
11199866,2021-12-14,Voltage regulator with power rail tracking,3,G01R|G05F|G06F|H01L|H10D
11199508,2021-12-14,Failure analysis method with improved detection accuracy for advanced technology node,1,G01N|G06T
11199466,2021-12-14,System and method for liquid leak detection,0,G01M|G03F|H01L
11196574,2021-12-07,Physically unclonable function (PUF) generation,1,G11C|H04L
11195991,2021-12-07,Magnetic random access memory assisted devices and methods of making,0,G11C|H01F|H04L|H10B|H10N
11195945,2021-12-07,Cap structure coupled to source to reduce saturation current in HEMT device,2,H01L|H10D
11195938,2021-12-07,Device performance by fluorine treatment,0,H01L|H10D
11195936,2021-12-07,Semiconductor structure,0,H01L|H10D
11195934,2021-12-07,Structure and method for bi-layer self-aligned contact,0,H01L|H10D
11195931,2021-12-07,"Gate structure, semiconductor device and the method of forming semiconductor device",2,H01L|H10D
11195930,2021-12-07,Semiconductor devices with backside power rail and methods of fabrication thereof,4,B82Y|H01L|H10D
11195913,2021-12-07,Semiconductor device including fin structure and manufacturing method thereof,0,B82Y|H01L|H10D
11195867,2021-12-07,"High dielectric constant dielectric layer forming method, image sensor device, and manufacturing method thereof",0,H01L|H10F
11195834,2021-12-07,Semiconductor device having deep wells,0,H01L|H10B|H10D
11195818,2021-12-07,Backside contact for thermal displacement in a multi-wafer stacked integrated circuit,2,H01L|H10D
11195817,2021-12-07,Semiconductor package and manufacturing method thereof,0,H01L
11195816,2021-12-07,Integrated circuit packages comprising a plurality of redistribution structures and methods of forming the same,4,H01L
11195810,2021-12-07,Bonding structure and method of forming same,2,H01L|H10H
11195804,2021-12-07,Semiconductor structure,0,H01L
11195802,2021-12-07,"Semiconductor package including shielding plate in redistribution structure, semiconductor package including conductive via in redistribution structure, and manufacturing method thereof",0,H01L
11195791,2021-12-07,Method for forming semiconductor contact structure,0,H01L|H10D
11195788,2021-12-07,Hybrid dielectric scheme in packages,0,H01L|H05K
11195763,2021-12-07,Method of manufacturing a semiconductor device and a semiconductor device,1,H01L|H10B|H10D
11195760,2021-12-07,"Fin-type field-effect transistor device having substrate with heavy doped and light doped regions, and method of fabricating the same",1,H01L|H10B|H10D
11195759,2021-12-07,Semiconductor arrangement and method for making,1,H01L|H10D
11195752,2021-12-07,Semiconductor device and method of forming same,0,H01L|H10D
11195743,2021-12-07,Adjustable substrate support and adjustment method,0,G03F|H01L
11195737,2021-12-07,"Apparatus for storing and transporting semiconductor elements, and method of making the same",1,H01L
11195720,2021-12-07,Method for ion implantation that adjusts a target's tilt angle based on a distribution of ejected ions from a target,2,C23C|H01L
11195717,2021-12-07,Semiconductor device and method,1,G03F|H01L|H10D
11194990,2021-12-07,Fingerprint sensor device and method,0,G06V|H01L
11194259,2021-12-07,"Equipment module with enhanced protection from airborne contaminants, and method of operation",1,G03F|H01L
11193043,2021-12-07,System for chemical mechanical polishing of Ge-based materials and devices,0,B24B|C09G|C09K|H01L|H10D
11190365,2021-11-30,Method and apparatus for PUF generator characterization,7,G01R|G11C|H04L
11189791,2021-11-30,Integrated circuit and fabrication method thereof,0,H01L|H10B|H10N
11189728,2021-11-30,Method of manufacturing a semiconductor device and a semiconductor device,0,H01L|H10D
11189727,2021-11-30,FinFET contacts and method forming same,1,H01L|H10D
11189719,2021-11-30,Apparatus and circuits including transistors with different gate stack materials and methods of fabricating the same,1,H01L|H03K|H10D
11189714,2021-11-30,Gate stack structure and method for forming the same,1,H01L|H10D
11189706,2021-11-30,FinFET structure with airgap and method of forming the same,3,H01L|H10D
11189705,2021-11-30,Methods of reducing parasitic capacitance in multi-gate field-effect transistors,2,B82Y|H01L|H10D
11189697,2021-11-30,Ultra-thin fin structure and method of fabricating the same,1,H01L|H10D
11189658,2021-11-30,Magnetic random access memory and manufacturing method thereof,2,B82Y|G11C|H01F|H01L|H10B|H10N
11189654,2021-11-30,Manufacturing methods of semiconductor image sensor devices,0,H01L|H10F
11189628,2021-11-30,Trench gate high voltage transistor for embedded memory,2,H01L|H10B|H10D
11189627,2021-11-30,Method to reduce kink effect in semiconductor devices,0,H01L|H10B|H10D
11189613,2021-11-30,Semiconductor device,0,H01L|H10D
11189603,2021-11-30,Semiconductor packages and methods of forming same,3,H01L
11189599,2021-11-30,System formed through package-in-package formation,0,H01L
11189596,2021-11-30,Methods of forming multi-chip wafer level packages,1,H01L
11189589,2021-11-30,Semiconductor structure with raised implanted region and manufacturing method thereof,0,H01L
11189583,2021-11-30,Semiconductor structure and manufacturing method thereof,0,H01L
11189560,2021-11-30,Semiconductor device comprising etch stop layer over dielectric layer and method of manufacture,1,H01L
11189546,2021-11-30,Semiconductor arrangement and method for making,0,H01L|H10D
11189538,2021-11-30,Semiconductor structure with polyimide packaging and manufacturing method,2,H01L
11189531,2021-11-30,Fin field-effect transistor device and method,0,H01L|H10D
11189525,2021-11-30,Via-first process for connecting a contact and a gate electrode,3,H01L|H10B
11189524,2021-11-30,Semiconductor arrangement and method of making,0,H01L
11189522,2021-11-30,Semiconductor device and method of manufacturing the same,0,H01L|H10B|H10D
11189521,2021-11-30,Methods of manufacturing redistribution circuit structures using phase shift mask,0,H01L
11189515,2021-11-30,"Method for alignment, process tool and method for wafer-level alignment",2,G01B|H01L
11189510,2021-11-30,Adaptive inset for wafer cassette system,0,H01L
11189497,2021-11-30,Chemical mechanical planarization using nano-abrasive slurry,0,B24B|C09G|H01L
11189490,2021-11-30,Method of manufacturing a semiconductor device and a semiconductor device,0,H01L|H10D
11189356,2021-11-30,One-time-programmable memory,1,G11C|H01L|H10B|H10D
11189340,2021-11-30,Circuit in memory device for parasitic resistance reduction,0,G11C|H01L|H10B|H10D
11188703,2021-11-30,"Integrated circuit, system, and method of forming the same",2,G06F|H10D
11188701,2021-11-30,Stacked chip layout,0,G06F|H01L
11187997,2021-11-30,Photolithography apparatus and method for handling wafer,0,G03F|H01L
11187602,2021-11-30,Device and method for pressure force inspection,0,C25D|G01L|H01L
11183587,2021-11-23,Bipolar junction transistor (BJT) comprising a multilayer base dielectric film,1,H01L|H10D
11183584,2021-11-23,Semiconductor device and manufacturing method thereof,0,B82Y|H01L|H10D
11183570,2021-11-23,Structures and methods for noise isolation in semiconductor devices,1,H01L|H10D
11183560,2021-11-23,Multi-gate semiconductor device,2,B82Y|H01L|H10D
11183504,2021-11-23,Structures for testing nanoscale devices including ferroelectric capacitors and methods for forming the same,0,H01L|H10B|H10D
11183487,2021-11-23,Integrated circuit package and method,4,H01L
11183482,2021-11-23,Shift control method in manufacture of semiconductor device,0,H01L
11183475,2021-11-23,Semiconductor structure,0,H01L
11183473,2021-11-23,Integrated circuit structure having dies with connectors of different sizes,0,H01L
11183461,2021-11-23,Semiconductor structure and manufacturing method thereof,0,H01L
11183454,2021-11-23,Functional component within interconnect structure of semiconductor device and method of forming same,0,H01L
11183449,2021-11-23,Cryogenic integrated circuits,0,H01L|H10D
11183426,2021-11-23,Method for forming a FinFET structure that prevents or reduces deformation of adjacent fins,0,H01L|H10D
11183424,2021-11-23,Barrier layer formation for conductive feature,0,C23C|H01L|H10D
11183423,2021-11-23,Liner structure in interlayer dielectric structure for semiconductor devices,2,H01L|H10D
11183422,2021-11-23,Semiconductor structure and method for manufacturing the same,0,H01L
11183409,2021-11-23,System for a semiconductor fabrication facility and method for operating the same,2,A47L|H01L
11183407,2021-11-23,Adaptive inset for wafer cassette system,0,H01L
11183405,2021-11-23,Semiconductor manufacturing apparatus,0,C23C|H01L
11183404,2021-11-23,Diffuser and semiconductor processing system using same,0,B05B|C23C|G05D|H01L
11183399,2021-11-23,Semiconductor device and method of manufacture,0,H01L
11183394,2021-11-23,Structure and method to expose memory cells with different sizes,1,H01L|H10N
11183392,2021-11-23,Method for manufacturing semiconductor devices and structures thereof,0,H01L
11183391,2021-11-23,Method for real time monitoring semiconductor fabrication process,0,H01J|H01L
11182533,2021-11-23,Standard cells and variations thereof within a standard cell library,0,G06F|H10D
11182532,2021-11-23,Hierarchical density uniformization for semiconductor feature surface planarization,3,G06F|H01L|Y02P
11182529,2021-11-23,Semiconductor device including power-grid-adapted route-spacing and method for generating layout diagram of same,2,G06F|H01L
11182528,2021-11-23,Electromigration sign-off tool,0,G01R|G06F|H01L
11182527,2021-11-23,Cell placement site optimization,0,G06F|H10D
11182524,2021-11-23,Fixing device for clock tree and fixing method thereof,0,G06F
11181824,2021-11-23,Semiconductor apparatus and method for baking coating layer,0,G03F|H01L
11180365,2021-11-23,MEMS devices and methods of forming same,0,B81B|B81C|H01L
11177434,2021-11-16,Chip package,0,H01L|H10N
11177387,2021-11-16,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11177383,2021-11-16,Semiconductor device structure and method for forming the same,0,H01L|H10D
11177368,2021-11-16,Semiconductor arrangement,0,H01L|H10D
11177365,2021-11-16,Semiconductor device with adhesion layer,0,H01L|H10D
11177361,2021-11-16,FinFET and gate-all-around FET with selective high-k oxide deposition,2,H01L|H10D
11177358,2021-11-16,Semiconductor device including source/drain epitaxial layer having facets and manufacturing method thereof,0,H01L|H10D
11177355,2021-11-16,Semiconductor structure and manufacturing method thereof,0,H01L|H10D
11177344,2021-11-16,Multi-gate device with air gap spacer and fabrication methods thereof,3,B82Y|H01L|H10D
11177308,2021-11-16,CMOS sensors and methods of forming the same,0,H01L|H10F
11177307,2021-11-16,Stacked semiconductor dies with a conductive feature passing through a passivation layer,0,H01L|H10F
11177306,2021-11-16,Support structure for integrated circuitry,0,H01L|H10F
11177259,2021-11-16,Multi-threshold gate structure with doped gate dielectric layer,2,H01L|H10D
11177256,2021-11-16,"Odd-fin height cell regions, semiconductor device having the same, and method of generating a layout diagram corresponding to the same",0,G06F|H10D|Y02P
11177238,2021-11-16,Semiconductor structure,3,H01L
11177237,2021-11-16,Manufacturing method of semiconductor package,0,H01L
11177228,2021-11-16,Semiconductor device and bump formation process,1,H01L
11177218,2021-11-16,Package including metallic bolstering pattern and manufacturing method of the package,0,H01L
11177212,2021-11-16,Contact formation method and related structure,0,H01L|H10D
11177211,2021-11-16,Method of manufacturing via structures of semiconductor devices,0,H01L
11177208,2021-11-16,Interconnect structures and methods of forming the same,0,H01L
11177201,2021-11-16,Semiconductor packages including routing dies and methods of forming same,2,H01L|H10D
11177200,2021-11-16,Pad design for reliability enhancement in packages,0,H01L
11177192,2021-11-16,Semiconductor device including heat dissipation structure and fabricating method of the same,1,H01L|H10D
11177183,2021-11-16,Thickness measurement system and method,2,H01L
11177179,2021-11-16,Method of manufacturing a semiconductor device and a semiconductor device,0,B82Y|G03F|H01L|H10D
11177177,2021-11-16,Semiconductor device and method of manufacture,0,H01L|H10D
11177173,2021-11-16,Semiconductor device with an interconnect structure and method for forming the same,0,H01L|H10D
11177172,2021-11-16,Semiconductor structure,0,H01L|H10D
11177168,2021-11-16,Device and method for reducing contact resistance of a metal,0,H01L
11177165,2021-11-16,Method of manufacturing a semiconductor device having redistribution layer including a dielectric layer made from a low-temperature cure polyimide,0,H01L
11177156,2021-11-16,"Semiconductor package, manufacturing method of semiconductor device and semiconductor package",8,H01L|H10D
11177150,2021-11-16,Cluster tool and method using the same,0,B24C|H01L
11177142,2021-11-16,Method for dicing integrated fan-out packages without seal rings,9,H01L
11177138,2021-11-16,Double patterning method,0,H01L
11177137,2021-11-16,Wafer etching process and methods thereof,0,B81B|B81C|H01J|H01L|H10H
11176969,2021-11-16,Memory circuit including a first program device,2,G06F|G11C|H10B
11176305,2021-11-16,Method and system for sigma-based timing optimization,0,G06F
11176303,2021-11-16,Constrained cell placement,0,G06F
11172156,2021-11-09,Semiconductor device and method of manufacture,0,H04N|H10F
11172142,2021-11-09,Image sensor for sensing LED light with reduced flickering,1,H04N|H10F
11171238,2021-11-09,FinFET device with high-k metal gate stack,0,H01L|H10D
11171236,2021-11-09,Cut-fin isolation regions and method forming same,1,H01L|H10D
11171220,2021-11-09,Structure and method for high-K metal gate,0,H01L|H10D
11171219,2021-11-09,Negative-capacitance and ferroelectric field-effect transistor (NCFET and FE-FET) devices,0,H01L|H10B|H10D
11171212,2021-11-09,Semiconductor device and method of formation,0,H01L|H10D
11171209,2021-11-09,Semiconductor device and method of manufacture,1,H01L|H10D
11171199,2021-11-09,Metal-insulator-metal capacitors with high breakdown voltage,0,H01L|H10D
11171139,2021-11-09,Transistors with various threshold voltages and method for manufacturing the same,0,H01L|H10D
11171138,2021-11-09,Semiconductor arrangement and method of manufacture,1,H01L|H10D
11171134,2021-11-09,Techniques providing metal gate devices with multiple barrier layers,1,H01L|H10D
11171120,2021-11-09,Integrated circuit package assembly,0,H01L
11171100,2021-11-09,Semiconductor device structure with protected bump and method of forming the same,0,H01L
11171098,2021-11-09,Package and manufacturing method thereof,0,H01L
11171090,2021-11-09,Semiconductor device and method of manufacture,3,H01L
11171089,2021-11-09,"Line space, routing and patterning methodology",1,G06F|H01L
11171088,2021-11-09,Electronic apparatus including antennas and directors,1,H01L|H01Q
11171085,2021-11-09,Semiconductor device structure with magnetic layer and method for forming the same,0,H01L|H10D
11171076,2021-11-09,Compute-in-memory packages and methods forming the same,10,H01L
11171065,2021-11-09,Automated inspection tool,1,G06V|H01L|H05K
11171061,2021-11-09,Method for patterning a lanthanum containing layer,0,H01L|H10D
11171059,2021-11-09,Method of manufacturing a semiconductor device and a semiconductor device,1,B82Y|H01L|H10D
11171053,2021-11-09,Transistor device and related methods,0,H01L|H10D
11171052,2021-11-09,Methods of forming interconnect structures with selectively deposited pillars and structures formed thereby,2,H01L
11171041,2021-11-09,Etch damage and ESL free dual damascene metal interconnect,1,H01L
11171040,2021-11-09,Removing polymer through treatment,0,H01L
11171039,2021-11-09,"Composite semiconductor substrate, semiconductor device and method for manufacturing the same",0,H01L|H10D
11171026,2021-11-09,"Systems, devices, and methods for using a real time environment sensor in a FOUP",0,G01F|G01N|G05D|H01L
11171016,2021-11-09,Semiconductor package and manufacturing process thereof,0,H01L
11171015,2021-11-09,Multi-layered polysilicon and oxygen-doped polysilicon design for RF SOI trap-rich poly layer,0,H01L|H10D
11171003,2021-11-09,Doping through diffusion and epitaxy profile shaping,1,H01L|H10D
11170152,2021-11-09,Integrated circuit and layout method for standard cell structures,0,G06F|H10D
11170150,2021-11-09,Method for making a semiconductor device,0,G06F
11170149,2021-11-09,Placement constraint method for multiple patterning of cell-based chip design,0,G03F|G06F|Y02P
11170115,2021-11-09,Method and apparatus for secure external access of the PUF information to an authorized entity,0,G06F|H04L
11169561,2021-11-09,Clock data recovery device and method to alternatively adjust phases of outputted clock signals,0,G06F|H03L|H04L
11169207,2021-11-09,Testing of semiconductor chips with microbumps,2,G01R|H01L
11164972,2021-11-02,"Method for forming stressor, semiconductor device having stressor, and method for forming the same",0,H01L|H10D
11164970,2021-11-02,Contact field plate,3,H01L|H10D
11164957,2021-11-02,Semiconductor device with adhesion layer and method of making,0,H01L|H10D
11164956,2021-11-02,Capping layer for gate electrodes,0,H01L|H10D
11164948,2021-11-02,Field-effect transistor and method of manufacturing the same,3,H01L|H10D
11164945,2021-11-02,"SOI substrate, semiconductor device and method for manufacturing the same",0,H01L|H10D
11164944,2021-11-02,Method of manufacturing a semiconductor device,2,H01L|H10D
11164939,2021-11-02,Tunnel field-effect transistor and method for forming the same,0,B82Y|H01L|H10D
11164937,2021-11-02,Semiconductor device and manufacturing method thereof,1,H01L|H10D
11164935,2021-11-02,High density metal insulator metal capacitor,2,H01L|H10D
11164903,2021-11-02,Image sensor with pad structure,0,H01L|H10F
11164864,2021-11-02,Field-effect transistors having transition metal dichalcogenide channels and methods of manufacture,0,H01L|H10D
11164857,2021-11-02,"Semiconductor device packages, packaging methods, and packaged semiconductor devices",0,H01L
11164855,2021-11-02,Package structure with a heat dissipating element and method of manufacturing the same,2,H01L|H10D
11164852,2021-11-02,Method of forming package structure,0,H01L
11164848,2021-11-02,Semiconductor structure and method manufacturing the same,2,H01L
11164844,2021-11-02,Double etch stop layer to protect semiconductor device layers from wet chemical etch,0,H01L|H01S|H10H
11164839,2021-11-02,Package structure and method of manufacturing the same,0,C08G|C09J|H01L
11164836,2021-11-02,Film scheme for bumping,0,H01L
11164832,2021-11-02,Package with UBM and methods of forming,0,H01L
11164829,2021-11-02,Method of forming contact holes in a fan out package,0,H01L
11164825,2021-11-02,CoWos interposer with selectable/programmable capacitance arrays,1,H01L
11164824,2021-11-02,Package structure and method of fabricating the same,1,H01L
11164819,2021-11-02,Semiconductor package and manufacturing method thereof,0,H01L
11164814,2021-11-02,Package structure and method of manufacturing the same,2,H01L
11164796,2021-11-02,Method for forming semiconductor device structure,1,H01L|H10D
11164789,2021-11-02,Method for forming semiconductor device that includes covering metal gate with multilayer dielectric,1,H01L|H10D
11164786,2021-11-02,Power reduction in finFET structures,0,H01L|H10D
11164764,2021-11-02,Carrier tape system and methods of using carrier tape system,0,C09J|H01L|H05K
11164763,2021-11-02,Carrier tape system and methods of using carrier tape system,0,C09J|H01L|H05K
11164754,2021-11-02,Fan-out packages and methods of forming the same,1,H01L
11164746,2021-11-02,Method of manufacturing semiconductor devices and a semiconductor device,1,H01L|H10D
11164722,2021-11-02,Ion implantation method,0,H01J|H01L
11163933,2021-11-02,Layout method,0,G06F|H01L|H10D
11163710,2021-11-02,Information processor with tightly coupled smart memory unit,0,G06F|Y02D
11163351,2021-11-02,Power estimation,0,G06F
11163235,2021-11-02,"Apparatus for forming a photoresist layer, method for forming a masking layer, and method for forming a photoresist layer",0,B05D|G03F|H01L
11162777,2021-11-02,Wafer alignment mark scheme,0,G01B|G03F|H01L
11162174,2021-11-02,Liquid delivery and vaporization apparatus and method,0,B01B|B01D|C23C|H01L
11159164,2021-10-26,Integrated circuit and method of manufacturing the same,0,G06F|H01L|H03K|H10D
11158775,2021-10-26,Semiconductor device and method,2,H01L|H01S|H10H
11158744,2021-10-26,Fin field effect transistor (FinFET) device and method for forming the same,0,H01L|H10D
11158743,2021-10-26,Passivated and faceted for fin field effect transistor,0,H01L|H10D
11158740,2021-10-26,MOSFETs with multiple dislocation planes,0,H01L|H10D
11158726,2021-10-26,Controlling fin-thinning through feedback,1,H01L|H10D
11158725,2021-10-26,Fin structure of fin field effect transistor,0,H01L|H10D
11158721,2021-10-26,Metal oxide interlayer structure for nFET and pFET,0,H01L|H10D
11158664,2021-10-26,Band-pass filter for stacked sensor,4,H01L|H10F
11158648,2021-10-26,Double channel memory device,1,H01L|H10B|H10D
11158637,2021-10-26,Method and structure for FinFET device,0,H01L|H10D
11158619,2021-10-26,Redistribution layers in semiconductor packages and methods of forming same,2,H01L
11158614,2021-10-26,Thermal performance structure for semiconductor packages and method of forming same,1,H01L
11158605,2021-10-26,Semiconductor packaging structure and method,0,H01L
11158600,2021-10-26,Lithography process for semiconductor packaging and structures resulting therefrom,0,H01L
11158593,2021-10-26,Structures for bonding a group III-V device to a substrate by stacked conductive bumps,0,H01L|H01S|H10H
11158591,2021-10-26,Bond pad structure for bonding improvement,0,H01L|H10F
11158588,2021-10-26,"Packaged semiconductor devices, methods of packaging semiconductor devices, and PoP devices",0,H01L
11158587,2021-10-26,"Packaged semiconductor devices, methods of packaging semiconductor devices, and PoP devices",0,H01L
11158580,2021-10-26,Semiconductor devices with backside power distribution network and frontside through silicon via,14,H01L
11158576,2021-10-26,Package structure having redistribution layer structures,2,H01L
11158555,2021-10-26,"Package structure having sensor die with touch sensing electrode, and method of fabricating the same",0,H01L
11158542,2021-10-26,Semiconductor device structure with semiconductor wire,0,H01L|H10D
11158539,2021-10-26,Method and structure for barrier-less plug,3,H01L|H10D
11158534,2021-10-26,SOI substrate,0,H01L|H10D
11158531,2021-10-26,Wafer cassette handling apparatus and operating method thereof,0,H01L
11158518,2021-10-26,Methods of etching metals in semiconductor devices,1,H01L
11158512,2021-10-26,Fin field effect transistor (FinFET) device structure,0,H01L|H10D
11158509,2021-10-26,Pattern fidelity enhancement with directional patterning technology,0,H01L
11158508,2021-10-26,Barrier layer above anti-punch through (APT) implant region to improve mobility of channel region of fin field effect transistor (finFET) device structure,0,H01L|H10D
11158505,2021-10-26,Anti-reflective coating by ion implantation for lithography patterning,0,G03F|H01L
11158448,2021-10-26,Packaging layer inductor,1,H01F|H01L
11158040,2021-10-26,Method for identifying robot arm responsible for wafer scratch,0,B65G|G01B|G06T|G06V|H01L
11157677,2021-10-26,Merged pillar structures and method of generating layout diagram of same,0,G06F|H10D
11152491,2021-10-19,Method for forming semiconductor device structure with inner spacer layer,0,B82Y|H01L|H10D
11152488,2021-10-19,Gate-all-around structure with dummy pattern top in channel region and methods of forming the same,1,B82Y|H01L|H10D
11152486,2021-10-19,FinFET semiconductor device having source/drain contact(s) separated by airgap spacer(s) from the gate stack(s) to reduce parasitic capacitance,0,H01L|H10D
11152477,2021-10-19,Transistors with different threshold voltages,0,H01L|H10D
11152475,2021-10-19,Method for forming source/drain contacts utilizing an inhibitor,3,H01L|H10D
11152473,2021-10-19,Device with doped phosphorene and method for doping phosphorene,0,H01L|H10D
11152462,2021-10-19,Semiconductor device having fins,0,H01L|H10D
11152455,2021-10-19,Method to reduce breakdown failure in a MIM capacitor,3,H01L|H10B|H10D
11152426,2021-10-19,Memory device using an etch stop dielectric layer and methods for forming the same,2,G11C|H01F|H01L|H10B|H10N
11152414,2021-10-19,Image sensor including dual isolation and method of making the same,0,H01L|H10D|H10F
11152384,2021-10-19,Boundary structure for embedded memory,2,H01L|H10B|H10D
11152358,2021-10-19,Vertical structure for semiconductor device,1,B82Y|H01L|H10D
11152355,2021-10-19,Structure with embedded memory device and contact isolation scheme,0,H01L|H10B|H10D
11152348,2021-10-19,Integrated circuit with mixed row heights,4,G06F|H10D
11152344,2021-10-19,Integrated circuit package and methods of forming same,0,H01L
11152338,2021-10-19,Semiconductor device and manufacturing method thereof,1,B82Y|H01L|H10D
11152332,2021-10-19,Modular voltage regulators,0,G05F|H01L|H10D
11152330,2021-10-19,Semiconductor package structure and method for forming the same,0,H01L
11152323,2021-10-19,Package with UBM and methods of forming,0,H01L
11152319,2021-10-19,Micro-connection structure and manufacturing method thereof,0,H01L
11152316,2021-10-19,Method of forming contact holes in a fan out package,0,H01L
11152312,2021-10-19,Packages with interposers and methods for forming the same,0,H01L
11152306,2021-10-19,Dielectric film for semiconductor fabrication,0,H01L|H10F
11152303,2021-10-19,Different scaling ratio in FEOL / MOL/ BEOL,0,G06F|H01L|H10D
11152301,2021-10-19,Memory cell having multi-level word line,0,G06F|H01L|H10B|H10D
11152295,2021-10-19,Semiconductor package structure and method for manufacturing the same,0,H01L
11152276,2021-10-19,Trim wall protection method for multi-wafer stacking,8,H01L
11152273,2021-10-19,Conductive structures and redistribution circuit structures,0,H01L
11152267,2021-10-19,Methods of cutting metal gates and structures formed thereof,3,C23C|H01L|H10D
11152262,2021-10-19,Cut metal gate devices and processes,0,H01L|H10D
11152258,2021-10-19,Method of forming an interconnect in a semiconductor device,0,H01L
11152255,2021-10-19,Methods of performing chemical-mechanical polishing process in semiconductor devices,0,H01L
11152251,2021-10-19,Method for manufacturing semiconductor device having via formed by ion beam,0,H01L|H10D
11152250,2021-10-19,Gate dielectric preserving gate cut process,0,H01L|H10D
11152249,2021-10-19,Methods of forming FinFET devices,0,H01L|H10D
11152238,2021-10-19,Semiconductor processing stage profiler jig,0,G05B|H01L
11152222,2021-10-19,Dishing prevention structure embedded in a gate electrode,0,H01L|H10D
11152209,2021-10-19,Forming semiconductor structures with two-dimensional materials,0,H01L|H10D
11151299,2021-10-19,Integrated circuit,0,G06F|H01L|H10D
11151297,2021-10-19,"Multiple fin count layout, method, system, and device",1,G06F
11151296,2021-10-19,Memory cell array circuit,1,G06F|G11C|H10B|H10N
11150561,2021-10-19,Method and apparatus for collecting information used in image-error compensation,1,G03F|G06T
11150558,2021-10-19,Developing method,0,G03F|H01L
11150404,2021-10-19,Photonic package and method forming same,1,G02B|H01L
11145806,2021-10-12,Magnetic tunnel junction with reduced damage,0,H01L|H10B|H10N
11145767,2021-10-12,Semiconductor structure,0,H01L|H10D
11145762,2021-10-12,Multi-gate device,1,H01L|H10D
11145760,2021-10-12,Structure having improved fin critical dimension control,0,H01L|H10D
11145759,2021-10-12,Silicon germanium p-channel finFET stressor structure and method of making same,0,H01L|H10D
11145752,2021-10-12,Residue removal in metal gate cutting process,0,H01L|H10D
11145749,2021-10-12,Method of fabricating a semiconductor device,1,H01L|H10D
11145747,2021-10-12,FinFET structure,0,H01L|H10D
11145746,2021-10-12,Semiconductor device and method,1,B82Y|H01L|H10D
11145734,2021-10-12,Semiconductor device with dummy fin and liner and method of forming the same,4,B82Y|H01L|H10D
11145730,2021-10-12,Semiconductor device and method for manufacturing the same,0,H01L|H10D
11145729,2021-10-12,Semiconductor device,0,H01L|H10D
11145728,2021-10-12,Semiconductor device and method of forming same,0,H01L|H10D
11145719,2021-10-12,Semiconductor device having a contact,0,H01L|H10D
11145678,2021-10-12,Method for manufacturing semiconductor device,0,H01L|H10D
11145655,2021-10-12,Memory device with reduced-resistance interconnect,0,G11C|H01L|H10B
11145650,2021-10-12,Gate cut dielectric feature and method of forming the same,0,H01L|H10D
11145639,2021-10-12,Semiconductor package and manufacturing method thereof,2,H01L
11145633,2021-10-12,Semiconductor package and manufacturing method thereof,0,H01L
11145623,2021-10-12,Integrated circuit packages and methods of forming the same,18,H01L
11145622,2021-10-12,Discrete polymer in fan-out packages,2,H01L
11145614,2021-10-12,Semiconductor device and method of manufacture,0,H01L
11145613,2021-10-12,Method for forming bump structure,0,H01L
11145604,2021-10-12,"Semiconductor structure, integrated circuit device, and method of forming semiconductor structure",0,H01L
11145599,2021-10-12,Method of fabricating a memory device having multiple metal interconnect lines,0,H01L|H10B
11145595,2021-10-12,Integrated fan-out package with antenna components and manufacturing method thereof,1,H01L
11145593,2021-10-12,Semiconductor device with integrated capacitor and manufacturing method thereof,0,H01L|H10D
11145592,2021-10-12,Process for forming metal-insulator-metal structures,1,H01L|H10D
11145564,2021-10-12,Multi-layer passivation structure and method,4,H01L
11145562,2021-10-12,Package structure and method of manufacturing the same,3,H01L
11145560,2021-10-12,Semiconductor device and methods of manufacturing,0,G03F|H01L
11145554,2021-10-12,Method for source/drain contact formation in semiconductor devices,0,H01L|H04B|H04H|H04R|H10D
11145553,2021-10-12,Nonplanar device and strain-generating channel dielectric,0,H01L|H10D
11145544,2021-10-12,Contact etchback in room temperature ionic liquid,1,C23F|H01L
11145542,2021-10-12,Global dielectric and barrier layer,0,H01L
11145539,2021-10-12,Shallow trench isolation for integrated circuits,0,H01L|H10D
11145536,2021-10-12,Gate dielectric preserving gate cut process,2,H01L|H10D
11145527,2021-10-12,Method for charging gas into cassette pod,0,B65D|H01L
11145526,2021-10-12,Method of analyzing a manufacturing of a semiconductor structure,1,G06T|H01L
11145521,2021-10-12,Method for cleaning a semiconductor substrate,0,B08B|H01L
11145519,2021-10-12,Mechanisms for forming patterns using multiple lithography processes,0,H01L
11145517,2021-10-12,Gas curtain for semiconductor manufacturing system,1,H01J|H01L
11145512,2021-10-12,Gate isolation plugs structure and method,0,H01L|H10D
11145510,2021-10-12,FinFET device over convex insulating structure,1,H01L|H10D
11145427,2021-10-12,Tool and method for particle removal,0,G21K|H01L
11144704,2021-10-12,Layout checking system and method,0,G06F|Y02P
11144485,2021-10-12,Interface for semiconductor device with symmetric bond pattern and method for arranging interface thereof,0,G06F
11143965,2021-10-12,Optical lithography system for patterning semiconductor devices and method of using the same,0,G02B|G03F|H01L
11140309,2021-10-05,Image sensor including light shielding layer and patterned dielectric layer,2,H04N|H10F
11139397,2021-10-05,Self-aligned metal compound layers for semiconductor devices,0,H01L|H10D
11139367,2021-10-05,High density MIM capacitor structure,0,H01L|H10D
11139341,2021-10-05,Protection of MRAM from external magnetic field using magnetic-field-shielding structure,0,G11C|H01L|H10B|H10N
11139295,2021-10-05,Fin field effect transistor (FinFET) device and method,0,H01L|H10D
11139290,2021-10-05,High voltage cascode HEMT device,0,H01L|H10D
11139285,2021-10-05,Semiconductor package,0,H01L|H10D
11139282,2021-10-05,Semiconductor package structure and method for manufacturing the same,2,H01L
11139281,2021-10-05,Molded underfilling for package on package devices,0,H01L
11139260,2021-10-05,Plurality of stacked pillar portions on a semiconductor structure,4,H01L
11139249,2021-10-05,Semiconductor devices and methods of forming the same,2,H01L
11139245,2021-10-05,Advanced node interconnect routing methodology,1,G06F|H01L|H10D
11139239,2021-10-05,Recessed inductor structure to reduce step height,0,H01L|H10D
11139236,2021-10-05,Semiconductor devices and methods of forming the same,0,H01L
11139223,2021-10-05,Semiconductor device and manufacturing method thereof,0,H01L
11139212,2021-10-05,Semiconductor arrangement and method for making,0,H01L|H10D
11139211,2021-10-05,Selective NFET/PFET recess of source/drain regions,0,H01L|H10D
11139210,2021-10-05,Bonding support structure (and related process) for wafer stacking,0,H01L|H10D
11139206,2021-10-05,Semiconductor device with conductive shielding structure,0,H01L|H10D
11139203,2021-10-05,Using mask layers to facilitate the formation of self-aligned contacts and vias,0,H01L|H10D
11139200,2021-10-05,Multi-layer structure having a dense middle layer,2,H01L
11139183,2021-10-05,Systems and methods for dry wafer transport,0,B08B|H01L
11139177,2021-10-05,Method of fabricating semiconductor package structure,0,H01L
11139174,2021-10-05,Method for forming features of semiconductor structure having reduced end-to-end spacing,0,H01J|H01L
11139165,2021-10-05,Staggered-type tunneling field effect transistor,0,H01L|H10D
11139040,2021-10-05,Method of detecting address decoding error,0,G06F|G11C
11138362,2021-10-05,Integrated circuit layout method and system,0,G03F|G06F|H10D|Y02P
11138361,2021-10-05,Integrated circuit and system of manufacturing the same,0,G06F|H01L|H10D
11138360,2021-10-05,"Semiconductor device with filler cell region, method of generating layout diagram and system for same",1,G06F|H01L
11138359,2021-10-05,Method of fabricating a semiconductor device,0,G06F|H10D|Y02P
11138125,2021-10-05,Hybrid cache memory and method for reducing latency in the same,0,G06F
11137685,2021-10-05,Semiconductor method of protecting wafer from bevel contamination,0,G03F|H01L
11137675,2021-10-05,Mask and method for forming the same,0,G03F|H01L
11133416,2021-09-28,Methods of forming semiconductor devices having plural epitaxial layers,3,H01L|H10D
11133415,2021-09-28,Gradient doped region of recessed Fin forming a FinFET device,0,H01L|H10B|H10D
11133403,2021-09-28,Tunnel field effect transistor,0,H01L|H10D
11133401,2021-09-28,Fin structures having varied fin heights for semiconductor device,2,H01L|H10D
11133395,2021-09-28,N-work function metal with crystal structure,0,H01L|H10D
11133394,2021-09-28,Semiconductor device and manufacturing method thereof,0,B82Y|H01L|H10D
11133386,2021-09-28,Multi-layer fin structure,0,H01L|H10D
11133307,2021-09-28,FinFETs with locally thinned gate structures and having different distances therebetween,0,H01L|H10D
11133306,2021-09-28,Semiconductor device including fin structures and manufacturing method thereof,0,H01L|H10D
11133304,2021-09-28,Packaging scheme involving metal-insulator-metal capacitor,0,H01L|H10D
11133301,2021-09-28,Integrated circuit having a MOM capacitor and transistor,0,H01L|H10D
11133289,2021-09-28,Semiconductor package and manufacturing method of semiconductor package having plurality of encapsulating materials,0,H01L
11133286,2021-09-28,Chip packages and methods of manufacture thereof,0,H01L
11133285,2021-09-28,Package-on-package structure having polymer-based material for warpage control,0,H01L
11133283,2021-09-28,Integrated fan-out device,0,H01L
11133282,2021-09-28,COWOS structures and methods forming same,4,H01L
11133274,2021-09-28,Fan-out interconnect structure and method for forming same,0,H01L
11133269,2021-09-28,Semiconductor package and manufacturing method thereof,2,H01L
11133265,2021-09-28,Integrated fan-out package and method of fabricating the same,0,H01L
11133258,2021-09-28,Package with bridge die for interconnection and method forming same,3,H01L
11133255,2021-09-28,Metal patterning for internal cell routing,1,H01L
11133254,2021-09-28,Hybrid power rail structure,0,G03F|G06F|H01L|H10D
11133247,2021-09-28,Vias with metal caps for underlying conductive lines,0,H01L
11133237,2021-09-28,Package with embedded heat dissipation features,0,H01L
11133236,2021-09-28,Polymer-based-semiconductor structure with cavity,0,H01L|H10D
11133231,2021-09-28,CMP apparatus and method for estimating film thickness,0,B24B|G01N|H01L|H10F
11133230,2021-09-28,Semiconductor device with dual isolation liner and method of forming the same,0,H01L|H10D
11133226,2021-09-28,FUSI gated device formation,0,H01L|H10D
11133224,2021-09-28,Semiconductor structure and method for forming the same,0,H01L|H10D
11133223,2021-09-28,Selective epitaxy,0,H01L|H10D
11133222,2021-09-28,Method for manufacturing semiconductor structure,1,H01L|H10D
11133207,2021-09-28,Method for forming films on wafers separated by different distances,0,C23C|H01L
11133200,2021-09-28,Substrate vapor drying apparatus and method,0,B05B|B05D|B08B|H01L
11133197,2021-09-28,Semiconductor structure and method of forming,0,H01L
11133188,2021-09-28,"Non-volatile memory semiconductor device with electrostatic discharge protection, planarization layers, and manufacturing method thereof",0,H01L|H10B|H10D|H10N
11133184,2021-09-28,Staggered-type tunneling field effect transistor,0,H01L|H10D
11133183,2021-09-28,Staggered-type tunneling field effect transistor,0,H01L|H10D
11133182,2021-09-28,Staggered-type tunneling field effect transistor,0,H01L|H10D
11132488,2021-09-28,"Method of modifying cell, system for modifying cell and global connection routing method",0,G06F
11132486,2021-09-28,Systems and methods for multi-bit memory with embedded logic,3,G06F|H03K
11131931,2021-09-28,Fluidic leakage handling for semiconductor apparatus,0,B05C|G01M|G03F|H01L
11131541,2021-09-28,Shutter monitoring system,0,G01B|G01N|G03B|G03F|H01L
11131025,2021-09-28,Wireless camera wafer for vacuum chamber diagnostics,0,C23C|G06T|H01L|H04N
11128339,2021-09-21,Radio frequency switch based on negative-capacitance field effect transistors,0,H01L|H01Q|H04B|H10D
11127857,2021-09-21,Semiconductor device and method of manufacture,0,H01L|H10D
11127837,2021-09-21,Method of forming MOSFET structure,0,H01L|H10D
11127836,2021-09-21,Metal gate scheme for device and methods of forming,0,H01L|H10D
11127827,2021-09-21,Control gate strap layout to improve a word line etch process window,2,H01L|H10B|H10D
11127817,2021-09-21,Formation of semiconductor device structure by implantation,0,H01L|H10D
11127746,2021-09-21,Fin-based strap cell structure for improving memory performance,0,H01L|H10B|H10D
11127742,2021-09-21,Semiconductor device and a method for fabricating the same,0,H01L|H10D
11127741,2021-09-21,Methods of manufacturing transistor gate structures by local thinning of dummy gate stacks using an etch barrier,0,H01L|H10D
11127734,2021-09-21,Vertical nanowire transistor for input/output structure,0,H01L|H10D
11127725,2021-09-21,Semiconductor structure and associated manufacturing method,0,H01L|H10H
11127708,2021-09-21,Package structure and method of manufacturing the same,0,H01L
11127705,2021-09-21,Semiconductor structure and manufacturing method thereof,0,H01L
11127704,2021-09-21,Semiconductor device with bump structure and method of making semiconductor device,0,H01L
11127703,2021-09-21,Semiconductor devices,0,H01L
11127701,2021-09-21,Method of manufacturing intergrated fan-out package with redistribution structure,0,H01L
11127688,2021-09-21,Semiconductor package and manufacturing method thereof,0,H01L
11127684,2021-09-21,Low-resistance interconnect structures,0,H01L|H10D
11127680,2021-09-21,Semiconductor device and manufacturing method thereof,0,H01L
11127673,2021-09-21,"Semiconductor device including deep vias, and method of generating layout diagram for same",1,G06F|H01L
11127644,2021-09-21,Planarization of semiconductor packages and structures resulting therefrom,1,H01L
11127635,2021-09-21,Techniques for wafer stack processing,4,H01L|H10D
11127631,2021-09-21,Semiconductor device with contact structures,2,H01L|H10D
11127630,2021-09-21,Contact plug without seam hole and methods of forming the same,0,H01L|H10D
11127629,2021-09-21,Semiconductor device and fabricating method thereof,1,H01L|H10D
11127626,2021-09-21,Method of manufacturing a semiconductor device,0,H01L
11127625,2021-09-21,Semiconductor structure and related method,0,H01L|H10D
11127592,2021-09-21,Photosensitive groups in resist layer,1,B05D|G03F|H01L
11127586,2021-09-21,Source and drain process for FinFET,1,H01L|H10D
11127583,2021-09-21,Method of treating semiconductor substrate,0,B05D|C23C|H01L
11126775,2021-09-21,"IC layout, method, device, and system",2,G03F|G06F|H10D
11126774,2021-09-21,Layout optimization of a main pattern and a cut pattern,0,G03F|G06F|H01L|H10D
11124879,2021-09-21,Systems and methods for upper susceptor rings,0,C23C|H01L
11121299,2021-09-14,Semiconductor device and method,0,H01L|H01S|H10H
11121256,2021-09-14,Semiconductor device integrating backside power grid and related integrated circuit and fabrication method,1,H01L|H10D
11121255,2021-09-14,V-shape recess profile for embedded source/drain epitaxy,0,H01L|H10D
11121236,2021-09-14,Semiconductor device with air spacer and stress liner,5,H01L|H10D
11121230,2021-09-14,Structures and methods for controlling dopant diffusion and activation,3,H01L|H10D
11121225,2021-09-14,Field plate structure to enhance transistor breakdown voltage,1,H01L|H10D
11121217,2021-09-14,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11121214,2021-09-14,Source/drain contact with 2-D material,0,H01L|H10D
11121208,2021-09-14,MIM capacitor and method of forming the same,0,H01L|H10D
11121141,2021-09-14,Semiconductor structure and method for forming the same,0,G11C|H01L|H10B|H10D
11121138,2021-09-14,Low resistance pickup cells for SRAM,5,B82Y|H01L|H10B|H10D
11121130,2021-09-14,Structure and formation method of semiconductor device with gate stacks,0,H01L|H10D
11121129,2021-09-14,Semiconductor device,0,H01L|H10D
11121118,2021-09-14,Integrated circuit stacking approach,0,H01L
11121106,2021-09-14,Integrated circuit package and method,0,H01L
11121104,2021-09-14,Method for manufacturing interconnect structure,1,H01L
11121100,2021-09-14,Trap layer substrate stacking technique to improve performance for RF devices,0,H01L|H10D
11121098,2021-09-14,Trap layer substrate stacking technique to improve performance for RF devices,0,H01L|H10D
11121093,2021-09-14,Methods for selectively forming identification mark on semiconductor wafer,0,H01L
11121089,2021-09-14,Integrated circuit package and method,2,H01L
11121084,2021-09-14,Integrated circuit device with through interconnect via and methods of manufacturing the same,2,H01L|H10D
11121078,2021-09-14,SRAM having irregularly shaped metal lines,0,G06F|G11C|H01L|H10B|H10D
11121070,2021-09-14,Integrated fan-out package,0,H01L
11121056,2021-09-14,Semiconductor device and manufacturing method of the same,0,H01L
11121052,2021-09-14,"Integrated fan-out device, 3D-IC system, and method",4,H01L|H10D
11121051,2021-09-14,Semiconductor packages and method of manufacturing the same,1,H01L
11121050,2021-09-14,Method of manufacture of a semiconductor device,0,H01L
11121047,2021-09-14,Semiconductor structure,0,H01L|H10D
11121046,2021-09-14,Wafer-level testing method and test structure thereof,0,G01R|G06T|H01L
11121038,2021-09-14,Spacer structure and manufacturing method thereof,0,H01L|H10D
11121037,2021-09-14,Semiconductor device structure and method for forming the same,0,H01L|H10D
11121036,2021-09-14,Multi-gate device and related methods,1,H01L|H10D
11121028,2021-09-14,Semiconductor devices formed using multiple planarization processes,0,H01L
11121026,2021-09-14,Semiconductor device and method of manufacture,0,H01L|H10D
11121025,2021-09-14,Layer for side wall passivation,2,H01L|H10D
11121018,2021-09-14,Method and apparatus for lithography in semiconductor fabrication,0,G03F|H01L
11121006,2021-09-14,Semiconductor package comprising molding compound having extended portion and manufacturing method of semiconductor package,1,H01L
11120997,2021-09-14,Surface treatment for etch tuning,4,H01L|H10D
11120995,2021-09-14,Method for forming multi-layer mask,1,H01L|H10D
11120986,2021-09-14,Etching using chamber with top plate formed of non-oxygen containing material,0,C23C|H01L
11120974,2021-09-14,Semiconductor device,0,H01J|H01L|H10D
11120539,2021-09-14,Topological scanning method and system,0,G01B|G06F|G06T
11120186,2021-09-14,Method and system for determining equivalence of design rule manual data and design rule checking data,0,G03F|G06F
11120183,2021-09-14,Computer product for making a semiconductor device,0,G06F|H03K
11119469,2021-09-14,Method of making semiconductor devices and a control system for performing the same,0,G05B|H01L|Y02P
11119420,2021-09-14,Particle prevention method in lithography exposure apparatus,1,G03F|H01L
11119398,2021-09-14,EUV photo masks,0,G03F|H01L
11117796,2021-09-14,MEMS devices including MEMS dies and connectors thereto,0,B81B|B81C|H01L
11117239,2021-09-14,Chemical mechanical polishing composition and method,0,B24B|C09G|C09K|H01L
11114745,2021-09-07,Antenna package for signal transmission,1,H01L|H01Q
11114566,2021-09-07,Semiconductor device and method of manufacturing the same,0,H01L|H10D
11114563,2021-09-07,Semiconductor devices with low junction capacitances and methods of fabrication thereof,1,H01L|H10D
11114550,2021-09-07,Recessing STI to increase FIN height in FIN-first process,0,H01L|H10D
11114547,2021-09-07,Field effect transistor with negative capacitance dieletric structures,0,B82Y|H01L|H10D
11114545,2021-09-07,Cap layer and anneal for gapfill improvement,0,H01L|H10D
11114543,2021-09-07,Group III-V device structure,0,H01L|H10D
11114529,2021-09-07,Gate-all-around field-effect transistor device,3,B82Y|H01L|H10D
11114486,2021-09-07,Implant isolated devices and method for forming the same,0,H01L|H10D|H10F
11114452,2021-09-07,Seal method to integrate non-volatile memory (NVM) into logic or bipolar CMOS DMOS (BCD) technology,0,H01L|H10B|H10D
11114436,2021-09-07,Metal gate structure and methods thereof,2,H01L|H10D
11114433,2021-09-07,3DIC structure and method of fabricating the same,3,H01L|H10D
11114413,2021-09-07,"Stacking structure, package structure and method of fabricating the same",2,H01L
11114407,2021-09-07,Integrated fan-out package and manufacturing method thereof,3,H01L
11114405,2021-09-07,Semiconductor package structure with twinned copper,0,H01L|Y10S
11114395,2021-09-07,Post passivation interconnect,1,H01L
11114378,2021-09-07,Semiconductor structure with ultra thick metal and manufacturing method thereof,0,H01L
11114376,2021-09-07,System for layout design of structure with inter layer vias,0,G06F|H01L
11114374,2021-09-07,Graphene enabled selective barrier layer formation,0,H01L
11114373,2021-09-07,Metal-insulator-metal structure,4,H01L|H10D
11114366,2021-09-07,Semiconductor structure with buried conductive line and method for forming the same,3,B82Y|H01L|H10D
11114357,2021-09-07,Methods and apparatus for package with interposers,1,H01L|H05K|Y02P
11114347,2021-09-07,Self-protective layer formed on high-k dielectric layers with different materials,0,H01L|H10D
11114345,2021-09-07,IC including standard cells and SRAM cells,1,B82Y|H01L|H10B|H10D
11114339,2021-09-07,Method for reducing metal plug corrosion and device,0,C09G|H01L|H10D
11114336,2021-09-07,Semiconductor device and manufacturing method thereof,1,H01L|H10D
11114313,2021-09-07,Wafer level mold chase,0,B29C|B29L|H01L
11114311,2021-09-07,Chip package structure and method for forming the same,2,H01L
11114303,2021-09-07,"Gate all around device, method for manufacturing FinFET device, and method for manufacturing gate all around device",0,H01L|H10B|H10D
11114301,2021-09-07,Semiconductor device and manufacturing method thereof,1,H01L|H10D
11113444,2021-09-07,Machine-learning based scan design enablement platform,0,G06F|G06N
11113443,2021-09-07,Integrated circuit with thicker metal lines on lower metallization layer,4,G06F|H01L|H10D
11112698,2021-09-07,Photoresist with gradient composition for improved uniformity,0,G03F|H01L
11108572,2021-08-31,Physically unclonable function device with a load circuit to generate bias to sense amplifier,2,G06F|G11C|H04L
11107982,2021-08-31,RRAM structure,0,H01L|H10B|H10N
11107931,2021-08-31,Structure and formation method of semiconductor device structure with nanowires,0,B82Y|H01L|H10D
11107925,2021-08-31,Methods of forming contact features in field-effect transistors,0,H01L|H10D
11107923,2021-08-31,Source/drain regions of FinFET devices and methods of forming same,0,H01L|H10D
11107922,2021-08-31,Gate structure and method with enhanced gate contact and threshold voltage,0,H01L|H10D
11107921,2021-08-31,Source/drain recess in a semiconductor device,0,H01L|H10D
11107919,2021-08-31,Method of manufacturing semiconductor device including ferroelectric layer having columnar-shaped crystals,2,H01L|H10D
11107907,2021-08-31,Semiconductor device and method for manufacturing the same,2,H01L|H10D
11107904,2021-08-31,Inner spacer formation in multi-gate transistors,0,B82Y|H01L|H10D
11107903,2021-08-31,Selective silicon growth for gapfill improvement,0,C23C|H01L|H10D
11107902,2021-08-31,Dielectric spacer to prevent contacting shorting,4,H01L|H10D
11107899,2021-08-31,Plate design to decrease noise in semiconductor devices,1,H01L|H10D
11107897,2021-08-31,Methods of forming semiconductor devices and FinFET devices having shielding layers,0,H01L|H10D
11107896,2021-08-31,Vertical interconnect features and methods of forming,1,H01L|H10D
11107889,2021-08-31,Fin field effect transistor (FinFET) device having position-dependent heat generation,0,H01L|H10D
11107836,2021-08-31,Semiconductor device structure and method for forming the same,0,H01L|H10D
11107813,2021-08-31,Semiconductor device and manufacturing method thereof,2,H01L|H10D
11107810,2021-08-31,Fin field effect transistor (FinFET) device structure and method for forming the same,0,H01L|H10B|H10D
11107805,2021-08-31,Integrated circuit,3,G06F|H01L|H10D
11107801,2021-08-31,Multi fan-out package structure and method for forming the same,2,G03F|H01L
11107798,2021-08-31,Semiconductor packages and methods of forming the same,0,H01L
11107779,2021-08-31,Semiconductor package and manufacturing method thereof,3,H01L
11107772,2021-08-31,Semiconductor package and method of manufacturing semiconductor package,1,B23K|H01L
11107771,2021-08-31,Segregated power and ground design for yield improvement,1,H01L
11107767,2021-08-31,Structure for standard logic performance improvement having a back-side through-substrate-via,3,H01L
11107758,2021-08-31,Fan-out package structure and method,1,H01L
11107747,2021-08-31,Semiconductor package with composite thermal interface material structure and method of forming the same,0,H01L
11107737,2021-08-31,Control wafer and method for fabricating semiconductor device,0,H01L|H10D
11107736,2021-08-31,Gate structures for semiconductor devices,3,H01L|H10D
11107734,2021-08-31,Semiconductor device and manufacturing method thereof,2,H01L|H10D
11107725,2021-08-31,Interconnect structure and manufacturing method for the same,0,H01L
11107714,2021-08-31,Electromigration evaluation methodology with consideration of thermal and signal effects,0,G06F|H01L
11107713,2021-08-31,Conveying system and method for operating the same,1,B65G|B66C|G05B|H01L|Y02P
11107708,2021-08-31,"Heating platform, thermal treatment and manufacturing method",0,G05D|H01L|H05B
11107707,2021-08-31,Wet etch apparatus and method of using the same,0,C25F|H01L|H10D
11107690,2021-08-31,Fin field-effect transistor device and method of forming the same,6,H01L|H10D
11107680,2021-08-31,Mask assembly and method for fabricating a chip package,1,H01L
11107672,2021-08-31,Method of manufacturing semiconductor device and method of cleaning substrate,0,C11D|H01L|H10F|Y02P
11107671,2021-08-31,Method of processing semiconductor substrate,0,B08B|H01L
11107630,2021-08-31,Integration scheme for breakdown voltage enhancement of a piezoelectric metal-insulator-metal device,0,H01G|H01L|H10D|H10N
11106855,2021-08-31,"Pre-characterization mixed-signal design, placement, and routing using machine learning",0,G06F|G06N
11106854,2021-08-31,Transition cells for advanced technology processes,0,G03F|G06F
11106852,2021-08-31,Standard cell and semiconductor device including anchor nodes and method of making,2,G06F|H10D
11106835,2021-08-31,Method of manufacturing conductive lines in a circuit,0,G06F|H01L|H10D
11106138,2021-08-31,Lithography process and material for negative tone development,1,G03F|H01L
11105848,2021-08-31,Probe card with angled probe and wafer testing method using the same,1,G01R|H01L
11104996,2021-08-31,Heating stage and apparatus having the same,0,C23C|H01L
11101385,2021-08-24,Fin field effect transistor (FinFET) device structure with air gap and method for forming the same,0,H01L|H10D
11101366,2021-08-24,Remote plasma oxide layer,0,H01L|H10D
11101360,2021-08-24,Method of manufacturing a semiconductor device and a semiconductor device,3,B82Y|H01L|H10D
11101359,2021-08-24,Gate-all-around (GAA) method and devices,2,B82Y|H01L|H10D
11101354,2021-08-24,Method for forming semiconductor device structure with metal silicide layer,0,H01L|H10D
11101353,2021-08-24,Semiconductor device and method of manufacture,2,H01L|H10D
11101344,2021-08-24,Structure and formation method of semiconductor device structure with gate stack,0,H01L|H10D
11101261,2021-08-24,Package-on-package structures and methods for forming the same,0,H01L
11101260,2021-08-24,Method of forming a dummy die of an integrated circuit having an embedded annular structure,3,H01L
11101252,2021-08-24,Package-on-package structure and manufacturing method thereof,0,H01L
11101240,2021-08-24,Isolation bonding film for semiconductor packages and methods of forming the same,4,H01L|H10D
11101238,2021-08-24,Surface mounting semiconductor components,0,H01L
11101236,2021-08-24,Semiconductor package and method of forming the same,1,H01L
11101233,2021-08-24,Semiconductor device and method for forming the same,2,H01L|H01S
11101232,2021-08-24,Conductive micro pin,0,C25D|H01L
11101216,2021-08-24,Metal line structure and method,0,H01L
11101214,2021-08-24,Package structure with dam structure and method for forming the same,5,H01L
11101209,2021-08-24,Redistribution structures in semiconductor packages and methods of forming same,16,H01L
11101195,2021-08-24,Package structure and method for forming the same,0,H01L
11101192,2021-08-24,Wafer level embedded heat spreader,0,H01L
11101190,2021-08-24,Package and printed circuit board attachment,1,H01L|H05K|Y02P
11101180,2021-08-24,Semiconductor device and method of manufacture,0,H01L|H10D
11101178,2021-08-24,Semiconductor integrated circuit,0,H01L|H10D
11101176,2021-08-24,Method of fabricating redistribution circuit structure,0,H01L
11101168,2021-08-24,Profile of deep trench isolation structure for isolation of high-voltage devices,1,H01L|H10D
11101163,2021-08-24,Systems and methods for automated robotic arm sensing,1,B25J|B65G|H01L
11101149,2021-08-24,Semiconductor fabrication with electrochemical apparatus,0,B82Y|C25D|C25F|H01L|H10D
11101145,2021-08-24,Semiconductor device with dummy micro bumps between stacking dies to improve flowability of underfill material,0,H01L
11101143,2021-08-24,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11101140,2021-08-24,Semiconductor device and method of manufacture,0,H01L
11101135,2021-08-24,Semiconductor device and method of manufacture,0,H01L|H10D
11100273,2021-08-24,Integrated circuit and method of manufacturing same,4,G06F|H10D
11100272,2021-08-24,Wafer-to-design image analysis (WDIA) system,0,G01N|G03F|G06F
11099152,2021-08-24,Backside CMOS compatible BioFET with no plasma induced damage,0,G01N|H01L|H10D
11099139,2021-08-24,Photolithography method and photolithography system,0,G01N|G03F|H01L
11095333,2021-08-17,Systems and methods for die-to-die communication,1,H04B|H04L
11095272,2021-08-17,Flip-flop cell,4,G06F|H03K
11095251,2021-08-17,"Performance calculation system, performance calculation method, and electronic device",0,G01P|G01R|G06F|H01L|H03B|H03K|H03L
11094826,2021-08-17,FinFET device and method of forming same,5,H01L|H10D
11094821,2021-08-17,Transistor structure and method with strain effect,0,H01L|H10D
11094811,2021-08-17,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11094796,2021-08-17,Transistor spacer structures,3,H01L|H10D
11094788,2021-08-17,Semiconductor device and manufacturing method thereof,2,H01L|H10D
11094776,2021-08-17,Structure and formation method of semiconductor device with magnetic element covered by polymer material,0,H01F|H01L|H10D
11094744,2021-08-17,Interconnect landing method for RRAM technology,0,H01L|H10B|H10N
11094702,2021-08-17,One-time programmable memory device including anti-fuse element and manufacturing method thereof,1,H01L|H10B
11094701,2021-08-17,Layout structure of storage cell and method thereof,1,G11C|H01L|H10B
11094685,2021-08-17,Static random access memory device,2,G11C|H01L|H10B|H10D
11094682,2021-08-17,Package structure and method of fabricating the same,1,G02B|H01L
11094680,2021-08-17,Packages and methods of forming packages,1,H01L
11094671,2021-08-17,Package with thinned substrate,0,H01L
11094655,2021-08-17,Semiconductor structure and method for forming the same,0,H01L
11094650,2021-08-17,Semiconductor arrangement and method of making,5,H01L
11094646,2021-08-17,Methods of manufacturing an integrated circuit having stress tuning layer,1,H01L
11094642,2021-08-17,Package structure,0,H01L|H01Q
11094641,2021-08-17,Fan-out package having a main die and a dummy die,2,H01L
11094639,2021-08-17,Semiconductor package,0,H01L
11094635,2021-08-17,Package structure and method for forming the same,0,H01L
11094634,2021-08-17,Semiconductor package structure comprising rigid-flexible substrate and manufacturing method thereof,0,H01L|H05K
11094631,2021-08-17,Graphene layer for reduced contact resistance,2,H01L
11094626,2021-08-17,Methods of forming interconnect structures in semiconductor fabrication,1,H01L
11094625,2021-08-17,Semiconductor package with improved interposer structure,0,H01L
11094622,2021-08-17,Packaged semiconductor devices and methods of packaging thereof,0,H01L|H05K
11094613,2021-08-17,Semiconductor structure and manufacturing method thereof,4,H01L
11094608,2021-08-17,Heat dissipation structure including stacked chips surrounded by thermal interface material rings,1,H01L
11094597,2021-08-17,Structure and formation method of semiconductor device with fin structures,0,H01L|H10D
11094584,2021-08-17,Method of forming semiconductor device including polysilicon structures,0,H01L|H10D
11094583,2021-08-17,Method of forming a device having a doping layer and device formed,0,H01L|H10D
11094579,2021-08-17,Method of forming shallow trench isolation structure,0,H01L
11094575,2021-08-17,Simultaneous bonding approach for high quality wafer stacking applications,0,H01L
11094561,2021-08-17,Semiconductor package structure,0,H01L
11094556,2021-08-17,Method of manufacturing semiconductor devices using directional process,3,H01J|H01L
11094555,2021-08-17,CMP slurry and CMP method,0,C09G|H01L
11094554,2021-08-17,Polishing process for forming semiconductor device structure,4,B24B|H01L
11094545,2021-08-17,Self-aligned insulated film for high-K metal gate device,0,H01L|H10D
11094541,2021-08-17,Anti-reflective coating materials,0,G03F|H01L
11094387,2021-08-17,Multi-fuse memory cell circuit and method,3,G11C|H01L|H10B
11094057,2021-08-17,Semiconductor wafer measurement method and system,0,G06T|G06V
11093684,2021-08-17,Power rail with non-linear edge,4,G03F|G06F|Y02P
11093683,2021-08-17,Test pattern generation systems and methods,0,G01R|G06F
11093681,2021-08-17,Method and system for generating layout design of integrated circuit,3,G06F|G06N
11092899,2021-08-17,Method for mask data synthesis with wafer target adjustment,2,G03F|G06F|G06N
11092555,2021-08-17,EUV vessel inspection method and related system,0,G01N|G03F|H01L
11092497,2021-08-17,Temperature protection circuit,0,G01K|G01R|H01L
11090696,2021-08-17,Apparatus and method of removing photoresist layer,0,B08B|H01L
11088281,2021-08-10,Semiconductor arrangement and method of manufacture,0,B82Y|H01L|H10D
11088262,2021-08-10,Radical etching in gate formation,2,H01L|H10D
11088257,2021-08-10,Semiconductor device and method of manufacturing the same,0,H01L|H10D
11088251,2021-08-10,Source/drain contacts for semiconductor devices and methods of forming,0,B82Y|H01L|H10D
11088250,2021-08-10,Fin field effect transistor (FinFET) device structure with dual spacers and method for forming the same,0,H01L|H10D
11088249,2021-08-10,Semiconductor device with implant and method of manufacturing same,0,H01L|H10D
11088246,2021-08-10,Method of manufacturing a field effect transistor using carbon nanotubes and a field effect transistor,1,H01L|H10D|H10K
11088245,2021-08-10,Integrated circuit device with source/drain barrier,1,H01L|H10D
11088239,2021-08-10,Cap structure for trench capacitors,2,H01L|H10D
11088199,2021-08-10,Semiconductor device,1,H01L|H10B|H10N
11088192,2021-08-10,Metal block and bond pad structure,0,H01L|H10F
11088150,2021-08-10,Semiconductor device and manufacturing method thereof,0,H01L|H10B|H10D
11088136,2021-08-10,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11088131,2021-08-10,Semiconductor device that uses bonding layer to join semiconductor substrates together,0,H01L
11088125,2021-08-10,IPD modules with flexible connection scheme in packaging,2,H01L
11088124,2021-08-10,Package and manufacturing method thereof,5,H01L
11088110,2021-08-10,"Semiconductor device, circuit board structure and manufacturing method thereof",0,H01L|H05K
11088109,2021-08-10,Packages with multi-thermal interface materials and methods of fabricating the same,1,H01L
11088108,2021-08-10,Chip package structure including ring-like structure and method for forming the same,1,H01L
11088102,2021-08-10,Bonded structures for package and substrate,1,H01L
11088094,2021-08-10,Air channel formation in packaging process,1,H01L
11088092,2021-08-10,Via rail solution for high power electromigration,0,H01L|H10D
11088086,2021-08-10,Chip package structure and method for forming the same,0,H01L
11088085,2021-08-10,Layout to reduce noise in semiconductor devices,2,H01L|H10D
11088084,2021-08-10,Electromagnetic shielding metal-insulator-metal capacitor structure,2,G06F|H01L|H10D
11088083,2021-08-10,DC and AC magnetic field protection for MRAM device using magnetic-field-shielding structure,0,H01L|H10B|H10N
11088079,2021-08-10,Package structure having line connected via portions,2,H01L
11088071,2021-08-10,Tank circuit structure and method of making the same,0,H01L|H10D
11088069,2021-08-10,Semiconductor package and semiconductor device,2,H01L
11088068,2021-08-10,Semiconductor packages and methods of manufacturing the same,2,H01L
11088067,2021-08-10,Semiconductor device and layout design thereof,1,H01L|H10D
11088059,2021-08-10,"Package structure, RDL structure comprising redistribution layer having ground plates and signal lines and method of forming the same",2,H01L
11088058,2021-08-10,Method for forming semiconductor package using carbon nano material in molding compound,0,H01L
11088048,2021-08-10,Semiconductor structure,1,H01L
11088041,2021-08-10,Semiconductor packages with shortened talking path,4,H01L
11088040,2021-08-10,Cell-like floating-gate test structure,0,H01L|H10B|H10D
11088037,2021-08-10,Semiconductor device having probe pads and seal ring,3,G01R|H01L|H10D
11088036,2021-08-10,Atom probe tomography specimen preparation,3,H01J|H01L|H10D
11088034,2021-08-10,Gate structures for semiconductor devices,6,H01L|H10D
11088030,2021-08-10,Semiconductor device and a method for fabricating the same,0,H01L|H10D
11088029,2021-08-10,Gate stack treatment,1,H01L|H10D
11088028,2021-08-10,Fin field-effect transistor device and method of forming the same,2,H01L|H10D
11088025,2021-08-10,Contact structure for semiconductor device,8,H01L|H10D
11088022,2021-08-10,Different isolation liners for different type FinFETs and associated isolation feature fabrication,0,H01L|H10D
11088021,2021-08-10,Interconnect structure and method of forming the same,0,H01L
11088020,2021-08-10,Structure and formation method of interconnection structure of semiconductor device,3,H01L
11088018,2021-08-10,Method of forming contacts in a semiconductor device,0,H01L|H10D
11088014,2021-08-10,"Semiconductor device, method, and multi-wafer deposition apparatus",0,H01L|H10D
11088003,2021-08-10,Apparatus for fabricating a semiconductor device and method for fabricating semiconductor device,1,G03F|H01L|H01T|H05F
11087994,2021-08-10,Via connection to a partially filled trench,0,H01L
11087988,2021-08-10,Semiconductor device structure with silicide and method for forming the same,0,H01L|H10D
11087987,2021-08-10,Semiconductor device and method,0,H01L|H10D
11087984,2021-08-10,Selective deposition by laser heating for forming a semiconductor structure,0,C23C|H01L|H10D
11087971,2021-08-10,Method for manufacturing semiconductor device and manufacturing method of the same,1,H01L
11087956,2021-08-10,Detection systems in semiconductor metrology tools,0,G01Q|H01J|H01L
11087066,2021-08-10,Static voltage drop (SIR) violation prediction systems and methods,2,G06F|G06N
11087063,2021-08-10,Method of generating layout diagram including dummy pattern conversion and system of generating same,0,G06F|Y02P
11087061,2021-08-10,Method and system for improving propagation delay of conductive line,0,G06F
11086221,2021-08-10,Method of using a surfactant-containing shrinkage material to prevent photoresist pattern collapse caused by capillary forces,0,G03F|H01L|H10F
11084715,2021-08-10,Segmented pedestal for mounting device on chip,0,B81B|B81C|H01L
11084713,2021-08-10,Bypass structure,0,B81B|B81C|H01L
11082242,2021-08-03,Transistor-based physically unclonable function,1,H03K|H04L
11081585,2021-08-03,Via structure with low resistivity and method for forming the same,0,H01L|H10D
11081584,2021-08-03,Method of manufacturing semiconductor devices using a capping layer in forming gate electrode and semiconductor devices,0,H01L|H10D
11081571,2021-08-03,Structure and formation method of semiconductor device structure with a dummy fin structure,0,H01L|H10D
11081563,2021-08-03,Formation of silicide contacts in semiconductor devices,1,H01L|H10D
11081500,2021-08-03,Semiconductor structure and method of forming the same,0,H01L|H10D
11081480,2021-08-03,"Semiconductor structure, capacitor structure thereof and manufacturing method of the same",0,H01L|H10D
11081479,2021-08-03,Integrated circuit layout with asymmetric metal lines,0,G06F|H01L|H10D
11081475,2021-08-03,Integrated circuit structure and method for reducing polymer layer delamination,0,H01L
11081459,2021-08-03,Semiconductor device,0,H01L
11081447,2021-08-03,Graphene-assisted low-resistance interconnect structures and methods of formation thereof,1,H01L
11081445,2021-08-03,Semiconductor device comprising air gaps having different configurations,1,G06F|H01L
11081444,2021-08-03,Integrated circuit with guard ring,2,H01L|H10D
11081426,2021-08-03,3D IC power grid,0,H01L|H10D
11081405,2021-08-03,Method for measurement of semiconductor device fabrication tool implement,0,H01L
11081403,2021-08-03,Methods of forming contact features in field-effect transistors,0,H01L|H10D
11081402,2021-08-03,Replacement gate process for semiconductor devices,2,H01L|H10D
11081401,2021-08-03,Semiconductor device and method for manufacturing the same,1,H01L|H10D
11081397,2021-08-03,Forming a protective layer to prevent formation of leakage paths,1,H01L|H10D
11081396,2021-08-03,Semiconductor device and method,0,H01J|H01L|H10D
11081395,2021-08-03,Fin field effect transistor having air gap and method for manufacturing the same,0,H01L|H10D
11081394,2021-08-03,Method of making a FinFET device,0,H01L|H10D
11081392,2021-08-03,Dicing method for stacked semiconductor devices,0,H01L
11081391,2021-08-03,Wafer level dicing method and semiconductor device,0,B23K|H01L
11081383,2021-08-03,Substrate table with vacuum channels grid,1,B25B|H01L
11081372,2021-08-03,Package system for integrated circuits,1,H01L
11081369,2021-08-03,Package structure and manufacturing method thereof,0,H01L
11081365,2021-08-03,Treatment to interface between metal film and BARC or photoresist,0,H01L|H10D
11081363,2021-08-03,Guard ring structure of semiconductor arrangement,0,H01L|H10D
11081356,2021-08-03,Method for metal gate cut and structure thereof,0,H01L|H10D
11081354,2021-08-03,Fin patterning methods for increased process margins,0,H01L|H10D
11081352,2021-08-03,Method (and related apparatus) that reduces cycle time for forming large field integrated circuits,0,G03F|H01L|H10D
11081350,2021-08-03,Semiconductor device and method of manufacture,0,G03F|H01L
11081341,2021-08-03,Apparatus for fabricating a semiconductor device with target sputtering and target sputtering method for fabricating the semiconductor device,0,C23C|H01J|H01L
11081339,2021-08-03,Single-crystal rare earth oxide grown on III-V compound,0,H01L|H10D
11081334,2021-08-03,Particle prevention in wafer edge trimming,3,B08B|H01L
11080461,2021-08-03,Method for improved cut metal patterning,0,G06F|H01L|H03K
11080458,2021-08-03,Lithography simulation method,1,G01N|G03F|G06F
11080455,2021-08-03,Layout design of integrated circuit with through-substrate via,0,G06F|H01L|H10D
11080454,2021-08-03,"Integrated circuit, system, and method of forming the same",0,G06F|H01L|H10D
11080453,2021-08-03,"Integrated circuit fin layout method, system, and structure",2,G06F|H10D
11079685,2021-08-03,Method of manufacturing photo masks,1,G03F|G06F|H01L
11079672,2021-08-03,Method and system for layout enhancement based on inter-cell correlation,2,G03F|G06F|G06N
11078075,2021-08-03,Packaging method and associated packaging structure,1,B81B|B81C|H01L
11075439,2021-07-27,Electronic device and manufacturing method thereof,0,H01L|H01Q
11075335,2021-07-27,Techniques for MRAM MTJ top electrode connection,4,H01F|H01L|H10B|H10N
11075283,2021-07-27,Dielectric constant reduction of gate spacer,1,H01L|H10D
11075282,2021-07-27,Semiconductor structure and fabrication method thereof,0,H01L|H10D
11075279,2021-07-27,Metal gate and contact plug design and method forming same,5,H01L|H10D
11075275,2021-07-27,Metal gate fill for short-channel and long-channel semiconductor devices,1,H01L|H10D
11075269,2021-07-27,Semiconductor device and manufacturing method thereof,2,H01L|H10D
11075267,2021-07-27,Semiconductor device with low random telegraph signal noise,0,H01L|H10D
11075238,2021-07-27,Method of manufacturing image sensor,3,H04N|H10F
11075212,2021-07-27,Semiconductor device and method of manufacturing,0,H01L|H10B|H10D
11075203,2021-07-27,Semiconductor structure,0,H01L|H10B|H10D
11075201,2021-07-27,Tuning tensile strain on FinFET,0,H01L|H10D
11075199,2021-07-27,Method of forming semiconductor structure,0,H01L|H10D
11075195,2021-07-27,Integrated hybrid standard cell structure with gate-all-around device,2,G06F|H01L|H10D
11075184,2021-07-27,Semiconductor package and method of fabricating semiconductor package,0,H01L
11075182,2021-07-27,Semiconductor package and method of forming the same,0,H01L
11075179,2021-07-27,Semiconductor device and method of forming the same,0,H01L
11075176,2021-07-27,Semiconductor device and method,1,H01F|H01L|H10D
11075173,2021-07-27,Semiconductor device and method of forming same,4,H01L
11075168,2021-07-27,InFO-POP structures with TIVs having cavities,2,H01L
11075164,2021-07-27,Semiconductor device including a conductive feature over an active region,0,H01L|H10D
11075162,2021-07-27,Device-manufacturing scheme for increasing the density of metal patterns in inter-layer dielectrics,0,H01L|H10D
11075159,2021-07-27,Integrated fan-out packages and methods of forming the same,1,H01L
11075158,2021-07-27,MIM structure,0,H01L|H10D
11075151,2021-07-27,Fan-out package with controllable standoff,5,H01L
11075150,2021-07-27,Semiconductor package and method of manufacturing the same,2,H01L
11075145,2021-07-27,Semiconductor device including through die via and manufacturing method thereof,3,H01L
11075136,2021-07-27,Heat transfer structures and methods for IC packages,0,H01L
11075133,2021-07-27,Underfill structure for semiconductor packages and methods of forming the same,3,H01L
11075132,2021-07-27,"Integrated fan-out package, package-on-package structure, and manufacturing method thereof",0,H01L
11075131,2021-07-27,Semiconductor package and method of forming the same,1,H01L
11075125,2021-07-27,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11075124,2021-07-27,Semiconductor device with profiled work-function metal gate electrode and method of making,2,H01L|H10D
11075123,2021-07-27,Method for forming isolation structure having improved gap-fill capability,0,H01L|H10D
11075120,2021-07-27,FinFET device and method,1,H01L|H10D
11075116,2021-07-27,Integrated antenna on interposer substrate,0,H01L|H01Q
11075113,2021-07-27,Metal capping layer and methods thereof,0,H01L
11075112,2021-07-27,Method of forming interconnection structure,2,H01L
11075108,2021-07-27,Mechanism for FinFET well doping,2,H01L|H10D
11075107,2021-07-27,Semiconductor structure and manufacturing method thereof,0,H01L|H10D
11075104,2021-07-27,Semiconductor chuck and method of making,0,H01L
11075097,2021-07-27,3D IC bump height metrology APC,0,G01B|H01L
11075087,2021-07-27,Focus ring for plasma etcher,1,H01J|H01L
11075082,2021-07-27,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11075079,2021-07-27,Directional deposition for semiconductor fabrication,0,C23C|H01L
11074390,2021-07-27,Method of designing an integrated circuit and integrated circuit,3,G06F
11072051,2021-07-27,Platen rotation method,0,B24B|H01L|H02P
11071513,2021-07-27,Test key design to enable X-ray scatterometry measurement,3,A61B|G01N|G01T|G06T|H01L|H10D
11071191,2021-07-20,Extreme ultraviolet radiation source and cleaning method thereof,0,B01D|B08B|G03F|H01L|H05G
11069813,2021-07-20,Localized heating in laser annealing process,3,B82Y|H01L|H10D
11069812,2021-07-20,Fin field-effect transistor device and method of forming the same,6,H01L|H10D
11069811,2021-07-20,Semiconductor device structure and method for forming the same,0,H01L|H10D
11069810,2021-07-20,Semiconductor device having a shaped epitaxial region,0,H01L|H10D
11069807,2021-07-20,Ferroelectric structure for semiconductor devices,0,H01L|H10D
11069793,2021-07-20,Reducing parasitic capacitance for gate-all-around device by forming extra inner spacers,0,B82Y|H01L|H10D
11069791,2021-07-20,Method of manufacturing semiconductor devices and semiconductor devices,0,H01L|H10D
11069785,2021-07-20,Semiconductor device and fabrication method thereof,0,H01L|H10B|H10D
11069784,2021-07-20,Semiconductor device and method of manufacture,4,H01L|H10D
11069773,2021-07-20,Contact-to-gate monitor pattern and fabrication thereof,0,H01L|H10B|H10D
11069733,2021-07-20,Image sensor having improved full well capacity and related method of formation,0,H01L|H10F
11069731,2021-07-20,Apparatus for reducing optical cross-talk in image sensors,1,H04N|H10F
11069714,2021-07-20,Boundary scheme for semiconductor integrated circuit and method for forming an integrated circuit,0,H01L|H10D
11069695,2021-07-20,Floating gate test structure for embedded memory device,2,G11C|H01L|H10B|H10D
11069673,2021-07-20,Semiconductor package and manufacturing method thereof,0,H01L
11069671,2021-07-20,Semiconductor package and method,2,H01L
11069662,2021-07-20,Semiconductor package and manufacturing method thereof,1,H01L
11069658,2021-07-20,System on integrated chips and methods of forming same,0,H01L
11069657,2021-07-20,Chip package having die structures of different heights and method of forming same,0,H01L
11069656,2021-07-20,Three-layer package-on-package structure and method forming same,0,H01L
11069653,2021-07-20,Methods and structures for packaging semiconductor dies,0,H01L
11069652,2021-07-20,Method of manufacturing semiconductor structure,0,H01L
11069642,2021-07-20,Package structure and method of manufacturing the same,0,H01L
11069636,2021-07-20,Package structure and method of forming the same,0,H01L
11069630,2021-07-20,Structures and methods for reducing thermal expansion mismatch during integrated circuit packaging,0,H01L
11069625,2021-07-20,Method for forming package structure,0,H01L
11069614,2021-07-20,Semiconductor package structure,0,H01L|Y02P
11069608,2021-07-20,Semiconductor structure and manufacturing method thereof,3,H01L
11069579,2021-07-20,Semiconductor device and method,4,H01L|H10D
11069578,2021-07-20,Method of manufacturing a semiconductor device,0,H01L|H10D
11069573,2021-07-20,Wafer level package structure and method of forming same,2,H01L
11069570,2021-07-20,Method for forming an interconnect structure,1,H01L
11069562,2021-07-20,Passivation layer for integrated circuit structure and forming the same,0,H01L
11069558,2021-07-20,Dummy fin structures and methods of forming same,1,H01L|H10D
11069539,2021-07-20,3D packages and methods for forming the same,2,H01L
11069534,2021-07-20,Method of manufacturing semiconductor devices and semiconductor devices,0,H01L|H10D
11069533,2021-07-20,CMP system and method of use,1,B24B|C02F|H01L|H10D
11069531,2021-07-20,Replacement gate methods that include treating spacers to widen gate,1,H01L|H10D
11069528,2021-07-20,Semiconductor device and method,0,H01L|H10D
11069526,2021-07-20,Using a self-assembly layer to facilitate selective formation of an etching stop layer,0,H01L|H10D
11069419,2021-07-20,Test line letter for embedded non-volatile memory technology,0,G01R|G11C|H01L|H10B|H10D
11068638,2021-07-20,"Power grid, IC and method for placing power grid",2,G06F|H01L
11068637,2021-07-20,Systems and methods for context aware circuit design,5,G06F
11068633,2021-07-20,Fault diagnostics,1,G01R|G06F|G11C
11067897,2021-07-20,Photoresist baking apparatus with cover plate having uneven exhaust hole distribution,2,G03F|H01L
11067891,2021-07-20,Temperature controlling apparatus,0,G01K|G03F|G05D|H01L|H05B
11067515,2021-07-20,Apparatus and method for inspecting a wafer process chamber,0,G01N|G05B|H01L
11066297,2021-07-20,MEMS packages and methods of manufacture thereof,1,B81B|B81C|H01L
11063596,2021-07-13,Frame decoding circuit and method for performing frame decoding,2,G06F|H03K|H03L|H04J|H04L
11063157,2021-07-13,Trench capacitor profile to decrease substrate warpage,2,H01L|H10D
11063149,2021-07-13,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11063128,2021-07-13,Conformal source and drain contacts for multi-gate field effect transistors,0,H01L|H10D
11063117,2021-07-13,Semiconductor device structure having carrier-trapping layers with different grain sizes,0,H01L|H10D
11063111,2021-07-13,Semiconductor structure and manufacturing method for the same,1,H01L|H10D
11063081,2021-07-13,Device over photodetector pixel sensor,1,H01L|H04N|H10F
11063053,2021-07-13,Integrated circuit and static random access memory thereof,0,G11C|H01L|H10B|H10D
11063045,2021-07-13,Semiconductor device and method of manufacturing the same,2,H01L|H10D
11063044,2021-07-13,Metal gate modulation to improve kink effect,1,H01L|H10D
11063043,2021-07-13,Method for forming fin field effect transistor (FinFet) device structure,0,H01L|H10D
11063042,2021-07-13,Method and device of preventing merging of resist-protection-oxide (RPO) between adjacent structures,0,H01L|H10D
11063041,2021-07-13,Integrated circuit device including a power supply line and method of forming the same,1,H01L|H10D
11063039,2021-07-13,Semiconductor device structure and method for forming the same,0,H01L|H10D
11063038,2021-07-13,Through silicon via design for stacking integrated circuits,3,H01L|H10D
11063032,2021-07-13,Semiconductor device layout,3,H01L|H10D
11063023,2021-07-13,Semiconductor package,0,H01L|H10B
11063022,2021-07-13,Package and manufacturing method of reconstructed wafer,1,H01L|H10D
11063019,2021-07-13,"Package structure, chip structure and method of fabricating the same",0,H01L
11063016,2021-07-13,Integrated fan-out package including voltage regulators and methods forming same,2,H01L
11063008,2021-07-13,Semiconductor structure and manufacturing method thereof,0,H01L
11063007,2021-07-13,Semiconductor device and method of manufacture,2,H01L|H01Q
11063005,2021-07-13,Via rail solution for high power electromigration,1,H01L|H10D
11062998,2021-07-13,Semiconductor package and manufacturing method thereof,0,H01L
11062997,2021-07-13,Method for forming chip package structure,1,H01L
11062988,2021-07-13,3D IC decoupling capacitor structure and method for manufacturing the same,0,H01L|H10D
11062987,2021-07-13,Semiconductor device,0,H01L
11062978,2021-07-13,Semiconductor package and method,2,H01L
11062977,2021-07-13,Shield structure for backside through substrate vias (TSVs),0,H01L|H10D
11062975,2021-07-13,Package structures,2,H01L
11062971,2021-07-13,Package structure and method and equipment for forming the same,4,H01L
11062968,2021-07-13,Package structure and method for forming the same,0,H01L
11062963,2021-07-13,Structure and process of integrated circuit having latch-up suppression,0,G06F|G11C|H01L|H10B|H10D
11062945,2021-07-13,Methods for reducing contact depth variation in semiconductor fabrication,0,H01L|H10D
11062941,2021-07-13,Contact conductive feature formation and structure,2,H01L|H10D
11062931,2021-07-13,Semiconductor apparatus with inner wafer carrier buffer and method,0,H01L
11062915,2021-07-13,Redistribution structures for semiconductor packages and methods of forming the same,2,H01L
11062909,2021-07-13,Interconnect structure having a carbon-containing barrier layer,0,H01L
11062908,2021-07-13,Contact structure,0,C23C|H01L|H10D
11062905,2021-07-13,Patterning process of a semiconductor structure with a middle layer,0,G03F|H01L
11062903,2021-07-13,Method and apparatus for manufacturing semiconductor device,0,H01L|H10D|H10N
11062901,2021-07-13,Low-k dielectric and processes for forming same,0,C23C|H01L
11062898,2021-07-13,"Particle removal apparatus, particle removal system and particle removal method",1,B08B|G03F|H01L
11062886,2021-07-13,Apparatus and method for controlling wafer uniformity,2,C23C|H01J|H01L
11062076,2021-07-13,Method and system of generating a layout diagram,1,G03F|G06F
11062075,2021-07-13,Integrated circuit and method for manufacturing same,0,G06F|H01L|H10D
11062074,2021-07-13,Boundary cell,1,G06F
11061333,2021-07-13,Manufacturing method of semiconductor device and semiconductor processing system,0,G03F|H01L|H10D
11061318,2021-07-13,Lithography model calibration,1,G03F|G06F|H01L
11061317,2021-07-13,Method of fabricating an integrated circuit with non-printable dummy features,1,G03F|G06F|H01L|H10D
11056594,2021-07-06,Semiconductor device having fin structures,1,H01L|H10D
11056578,2021-07-06,Method of forming shaped source/drain epitaxial layers of a semiconductor device,0,H01L|H10D
11056573,2021-07-06,Implantation and annealing for semiconductor device,0,H01L|H10D
11056556,2021-07-06,Metal-insulator-metal capacitive structure and methods of fabricating thereof,0,H01L|H10D
11056486,2021-07-06,Semiconductor device with multiple threshold voltage and method of fabricating the same,0,H01L|H10D
11056478,2021-07-06,Metal gate structure cutting process,0,H01L|H10D
11056474,2021-07-06,"Semiconductor package, semiconductor device and method of forming the same",0,H01L
11056471,2021-07-06,Semiconductor device and method of manufacture,0,H01L
11056464,2021-07-06,Packages with metal line crack prevention design,2,H01L
11056459,2021-07-06,Chip package structure and method for forming the same,0,H01L
11056445,2021-07-06,Package structure with buffer layer sandwiched between encapsulation layer and semiconductor substrate,0,H01L
11056440,2021-07-06,Methods of manufacturing semiconductor device and semiconductor device,0,H01L|H10B
11056438,2021-07-06,Semiconductor packages and method of forming the same,2,H01L
11056436,2021-07-06,Integrated fan-out structure with rugged interconnect,2,H01L
11056433,2021-07-06,Redistribution layer structures for integrated circuit package,0,H01L
11056428,2021-07-06,Semiconductor device extension insulation,0,H01L|H10D
11056419,2021-07-06,Semiconductor device having backside interconnect structure on through substrate via and method of forming the same,0,H01L
11056412,2021-07-06,Semiconductor package and manufacturing method thereof,1,H01L
11056401,2021-07-06,Semiconductor device and method for manufacturing the same,0,B82Y|H01L|H10D
11056400,2021-07-06,Semiconductor device and method,3,B82Y|H01L|H10D
11056394,2021-07-06,Methods for fabricating FinFETs having different fin numbers and corresponding FinFETs thereof,1,H01L|H10D
11056393,2021-07-06,Method for FinFET fabrication and structure thereof,0,H01L|H10D
11056384,2021-07-06,Method for forming contact plug,0,H01L|H10D
11056371,2021-07-06,Tool and method for cleaning electrostatic chuck,0,B08B|C23C|H01L
11056365,2021-07-06,Fault detection method in semiconductor fabrication facility,0,G01N|G08B|H01L
11056364,2021-07-06,Method for substrate thinning,0,B24B|H01L
11056358,2021-07-06,Wafer cleaning apparatus and method,2,H01L
11056352,2021-07-06,Magnetic slurry for highly efficient CMP,0,B01F|B24B|C09G|C09K|H01L
11055470,2021-07-06,Optimized electromigration analysis,0,G06F
11055469,2021-07-06,Power structure with power pick-up cell connecting to buried power rail,1,G03F|G06F|H01L|H10D
11055466,2021-07-06,Block level design method for heterogeneous PG-structure cells,2,G06F
11055464,2021-07-06,Critical dimension uniformity,0,G03F|G06F|Y02P
11055463,2021-07-06,Systems and methods for gate array with partial common inputs,4,G06F
11055455,2021-07-06,Method and system for reducing migration errors,3,G03F|G06F
11054471,2021-07-06,Electrical testing apparatus for spintronics devices,0,G01R|G06F|G11C|H03M
11050574,2021-06-29,Authentication based on physically unclonable functions,2,G06F|H04L
11050153,2021-06-29,Encapsulating low-k dielectric blocks along with dies in an encapsulant to form antennas,1,H01L|H01Q
11049972,2021-06-29,Formation method of semiconductor device with low resistance contact,0,H01L|H10D
11049970,2021-06-29,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11049959,2021-06-29,FinFET with dummy fins and methods of making the same,0,H01L|H10D
11049945,2021-06-29,Semiconductor device structure and method for forming the same,0,H01L|H10D
11049850,2021-06-29,Methods of bonding the strip-shaped under bump metallization structures,0,H01L
11049832,2021-06-29,Formation method of package structure with warpage-control element,0,H01L
11049813,2021-06-29,"Interconnection structure, fabricating method thereof, and semiconductor device using the same",0,H01L|H10D
11049812,2021-06-29,Semiconductor devices and methods of forming the same,0,C08G|C08K|C08L|C09D|H01L
11049811,2021-06-29,Forming interlayer dielectric material by spin-on metal oxide deposition,0,H01L|H10D
11049805,2021-06-29,Semiconductor package and method,2,H01L
11049802,2021-06-29,Semiconductor device and method of manufacture,1,H01L|H10D
11049797,2021-06-29,"Method for manufacturing a semiconductor structure comprising a semiconductor device layer formed on a tem, porary substrate having a graded SiGe etch stop layer therebetween",0,H01L|H10D
11049774,2021-06-29,Hybrid source drain regions formed based on same Fin and methods forming same,0,H01L|H10D
11049767,2021-06-29,Semiconductor device and methods of manufacturing thereof,1,H01L
11049763,2021-06-29,Multi-patterning to form vias with straight profiles,1,H01L
11049756,2021-06-29,Thermal pad for etch rate uniformity,1,H01J|H01L|H10D
11049555,2021-06-29,SRAM power-up random number generator,4,G06F|G11C
11048849,2021-06-29,Integrated circuit and method of manufacturing the same,0,G06F|H01L|H03K|H10D
11048848,2021-06-29,"Semiconductor device including region having both continuous regions, and method and system for generating layout diagram of same",0,G03F|G06F
11048841,2021-06-29,"System, method and associated computer readable medium for designing integrated circuit with pre-layout RC information",0,G06F
11048840,2021-06-29,Method for eliminating false paths of a circuit unit to be implemented using a system,1,G06F
11048170,2021-06-29,Apparatus for dispensing liquid material and method for fabricating semiconductor device,0,G03F|H01L
11048161,2021-06-29,Optical proximity correction methodology using pattern classification for target placement,2,G03F|G06F
11048158,2021-06-29,Method for extreme ultraviolet lithography mask treatment,1,G03F|H01L
11047050,2021-06-29,Semiconductor tool having controllable ambient environment processing zones,0,C23C|H01L
11044303,2021-06-22,Smart grid portal election,0,H04L|H04W|Y02D
11043731,2021-06-22,Package structure,0,H01L|H01Q
11043597,2021-06-22,Method for reducing contact resistance in semiconductor structures,0,H01L|H10D
11043595,2021-06-22,Cut metal gate in memory macro edge and middle strap,1,H01L|H10B|H10D
11043594,2021-06-22,Low parasitic resistance contact structure,0,H01L|H10D
11043593,2021-06-22,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11043580,2021-06-22,Method of manufacturing semiconductor devices,3,H01L|H10D
11043578,2021-06-22,Nanowire stack GAA device with inner spacer,0,B82Y|H01L|H10D
11043577,2021-06-22,Semiconductor device and method of manufacturing the same,0,B82Y|H01L|H10D
11043573,2021-06-22,Method of fabricating tantalum nitride barrier layer and semiconductor device thereof,0,H01L|H10D
11043570,2021-06-22,Semiconductor device and manufacturing method thereof,4,H01L|H10D
11043567,2021-06-22,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11043559,2021-06-22,Method for manufacturing semiconductor device,0,H01L|H10D
11043558,2021-06-22,Source/drain metal contact and formation thereof,0,H01L|H10D
11043556,2021-06-22,Local epitaxy nanofilms for nanowire stack GAA device,0,B82Y|H01L|H10D
11043522,2021-06-22,Stacked substrate structure with inter-tier interconnection,0,H01L|H10F
11043501,2021-06-22,Embedded SRAM and methods of forming the same,0,G11C|H01L|H10B|H10D
11043491,2021-06-22,Semiconductor device and a method for fabricating the same,3,H01L|H10D
11043482,2021-06-22,"Semiconductor component, package structure and manufacturing method thereof",3,H01L
11043481,2021-06-22,Method of manufacturing semiconductor package structure,0,H01L
11043473,2021-06-22,"Integrated circuit including a first semiconductor wafer and a second semiconductor wafer, semiconductor device including a first semiconductor wafer and a second semiconductor wafer and method of manufacturing same",2,H01L|H10D
11043463,2021-06-22,Interconnect structures and methods of forming same,0,H01L
11043462,2021-06-22,Solderless interconnection structure and method of forming same,0,H01L|Y10T
11043453,2021-06-22,Method of preventing pattern collapse,0,H01L
11043427,2021-06-22,Method of manufacture of a FinFET device,0,H01L|H10D
11043425,2021-06-22,Methods of reducing parasitic capacitance in semiconductor devices,2,H01L|H10D
11043424,2021-06-22,Increase the volume of epitaxy regions,4,H01L|H10D
11043423,2021-06-22,Threshold voltage adjustment for a gate-all-around semiconductor structure,0,H01L|H10D
11043416,2021-06-22,Gradient atomic layer deposition,0,H01L
11043413,2021-06-22,Barrier layer formation for conductive feature,0,C23C|H01L|H10D
11043410,2021-06-22,Packages with through-vias having tapered ends,0,H01L
11043408,2021-06-22,Method of forming FinFET devices with embedded air gaps,1,H01L|H10D
11043405,2021-06-22,Particle reduction in semiconductor fabrication,0,B24B|H01L
11043404,2021-06-22,Method for PUF generation using variations in transistor threshold voltage and subthreshold leakage current,2,B25J|G09C|G11C|H01L|H04L|Y04S
11043396,2021-06-22,Chemical mechanical polish slurry and method of manufacture,0,C09G|H01L
11043388,2021-06-22,Integrated circuit fabrication system with adjustable gas injector and method utilizing the same,1,H01J|H01L
11043385,2021-06-22,Semiconductor device and method of forming the same,0,H01L|H10D
11043381,2021-06-22,Directional patterning method,0,H01L
11043376,2021-06-22,Semiconductor device and method,1,H01L|H10D
11043373,2021-06-22,Interconnect system with improved low-k dielectrics,0,H01L
11042688,2021-06-22,Method of certifying safety levels of semiconductor memories in integrated circuits,2,G06F|G11C|H10B
11042148,2021-06-22,System and method for scheduling semiconductor lot to fabrication tool,0,G05B|H01L|Y02P
11042084,2021-06-22,"Photomask including fiducial mark, method of patterning the photomask and method of making semiconductor device using the photomask",3,G03F|H01L
11041242,2021-06-22,Gas shower head with plural hole patterns and with corresponding different plural hole densities and film formation method,1,C23C|H01L
11038054,2021-06-15,Asymmetric source and drain structures in semiconductor devices,0,H01L|H10D
11038052,2021-06-15,Semiconductor arrangement with one or more semiconductor columns,0,B82Y|H01L|H10D
11038048,2021-06-15,Gallium nitride-on-silicon devices,2,H01L|H10D
11038044,2021-06-15,Semiconductor device and manufacturing method thereof,7,H01L|H10D
11038043,2021-06-15,Semiconductor device and manufacturing method thereof,5,H01L|H10D
11038036,2021-06-15,Separate epitaxy layers for nanowire stack GAA device,1,H01L|H10D
11038034,2021-06-15,Method and related apparatus for integrating electronic memory in an integrated chip,2,H01L|H10B|H10D
11038029,2021-06-15,Semiconductor device structure and method for forming the same,2,B82Y|H01L|H10D
11038010,2021-06-15,Capacitor structure and method of making the same,0,H01L|H10D
11037990,2021-06-15,Method to form memory cells separated by a void-free dielectric structure,1,H01L|H10B|H10N
11037989,2021-06-15,Method to form memory cells separated by a void-free dielectric structure,0,H01L|H10B|H10N
11037983,2021-06-15,Semiconductor structure and method of forming the same,0,H01L|H10B|H10N
11037978,2021-06-15,Dual facing BSI image sensors with wafer level stacking,1,H01L|H10F
11037952,2021-06-15,Peripheral circuitry under array memory device and method of fabricating thereof,5,H01L|H10B|H10D
11037949,2021-06-15,Embedded memory using SOI structures and methods,0,G11C|H01L|H10B|H10D
11037941,2021-06-15,Method for forming an integrated circuit and an integrated circuit,0,H01L|H10B|H10D
11037935,2021-06-15,Semiconductor device including trimmed-gates,0,G06F|H01L|H10B|H10D
11037934,2021-06-15,SRAM circuits with aligned gate electrodes,1,G11C|H01L|H10B|H10D
11037932,2021-06-15,Semiconductor arrangement having capacitor separated from active region,0,H01L|H10B|H10D
11037925,2021-06-15,Structure and method of integrated circuit having decouple capacitance,1,B82Y|H01L|H10D
11037924,2021-06-15,Method for forming source/drain contacts,4,H01L|H10D
11037920,2021-06-15,Pin modification for standard cells,1,G06F|H10D
11037909,2021-06-15,Stacked semiconductor structure and method,0,H01L
11037904,2021-06-15,Singulation and bonding methods and structures formed thereby,4,H01L
11037899,2021-06-15,Package structures and methods of forming the same,0,H01L
11037887,2021-06-15,Method of making package assembly including stress relief structures,6,H01L
11037886,2021-06-15,Semiconductor structure of work unit module,0,H01L
11037885,2021-06-15,Semiconductor packaging device comprising a shield structure,1,H01L|H10D
11037882,2021-06-15,Overlay mark,2,G03F|H01L|H10D
11037877,2021-06-15,Package structure and method of manufacturing the same,0,H01L
11037861,2021-06-15,Interconnect structure for package-on-package devices,1,H01L|H10D
11037854,2021-06-15,Thermal dissipation through seal rings in 3DIC structure,1,H01L
11037852,2021-06-15,3DIC packaging with hot spot thermal management features,0,H01L
11037849,2021-06-15,Semiconductor structure and manufacturing method thereof,0,H01L
11037837,2021-06-15,Epitaxial source/drain and methods of forming same,0,H01L|H10D
11037835,2021-06-15,Isolation manufacturing method for semiconductor structures,0,B82Y|H01L|H10D
11037831,2021-06-15,Gate structure and method,1,H01L|H10D
11037828,2021-06-15,Method of manufacturing a semiconductor device and a semiconductor device,5,B82Y|H01L|H10D
11037824,2021-06-15,Semiconductor device and method for manufacturing the same,0,H01L|H10D
11037820,2021-06-15,Method for forming vias and method for forming contacts in vias,1,H01L
11037819,2021-06-15,Wafer level chip scale packaging intermediate structure apparatus and method,1,H01L|H05K
11037818,2021-06-15,Semiconductor structure having epitaxial structure and method for forming the same,0,H01L|H10D
11037809,2021-06-15,Transfer device and method for transferring substrate without unexpected rotation,0,B25J|H01L|Y10S
11037799,2021-06-15,Metal heterojunction structure with capping metal layer,0,C09G|H01L
11037792,2021-06-15,Semiconductor structure etching solution and method for fabricating a semiconductor structure using the same etching solution,0,H01L
11037789,2021-06-15,Cut last self-aligned litho-etch patterning,1,H01L|H10B
11037787,2021-06-15,Method of semiconductor device fabrication,2,H01L|H10D
11037783,2021-06-15,Field effect transistor using transition metal dichalcogenide and a method for forming the same,3,H01L|H10D
11037781,2021-06-15,Device and method for high pressure anneal,0,H01L|H10D
11037644,2021-06-15,"Testing circuit, testing method, and apparatus for testing multi-port random access memory",0,G06F|G11C
11037289,2021-06-15,Method and system for scanning wafer,0,G06T
11036911,2021-06-15,Charging prevention method and structure,0,G03F|G06F|H01L
11036137,2021-06-15,Method for forming semiconductor structure,1,G03F|H01L|H10D
11036129,2021-06-15,Photomask and method for forming the same,0,G03F|H01L
11031923,2021-06-08,Interface device and interface method for 3D semiconductor device,1,H01L|H03K
11031556,2021-06-08,Systems and methods for phase change material based thermal assessment,0,H01L|H10N
11031508,2021-06-08,Semiconductor device with treated interfacial layer on silicon germanium,2,H01L|H10D
11031501,2021-06-08,Isolation structure having different distances to adjacent FinFET devices,0,H01L|H10D
11031500,2021-06-08,Gate resistance improvement and method thereof,0,H01L|H10D
11031490,2021-06-08,Fabrication of field effect transistors with ferroelectric materials,0,C23C|H01L|H10D
11031489,2021-06-08,Semiconductor device,0,H01L|H10D
11031488,2021-06-08,Semiconductor device structure with barrier layer and method for forming the same,0,H01L|H10D
11031486,2021-06-08,Semiconductor device and methods of manufacture,0,H01L|H10D
11031481,2021-06-08,Semiconductor device and method of manufacturing the same,0,H01L|H10D
11031468,2021-06-08,"Germanium nitride layers on semiconductor structures, and methods for forming the same",0,B82Y|H01L|H10D
11031458,2021-06-08,Metal-insulator-metal (MIM) capacitor structure and method for forming the same,2,H01G|H01L|H10D
11031418,2021-06-08,Integrated circuit structure and method with hybrid orientation for FinFET,0,H01L|H10D
11031409,2021-06-08,Cell boundary structure for embedded memory,0,H01L|H10B|H10D
11031407,2021-06-08,"Anti-fuse device, circuit, methods, and layout",0,G11C|H01L|H10B
11031398,2021-06-08,Structure and method for semiconductor device,0,H01L|H10D
11031397,2021-06-08,Multi-gate device integration with separated Fin-like field effect transistor cells and gate-all-around transistor cells,7,H01L|H10D
11031395,2021-06-08,Method of forming high performance MOSFETs having varying channel structures,9,B82Y|H01L|H10D
11031381,2021-06-08,Optical transceiver and manufacturing method thereof,0,G02B|H01L
11031376,2021-06-08,Chip package and method of forming the same,0,H01L
11031369,2021-06-08,Apparatus for bond wave propagation control,0,B23K|H01L
11031363,2021-06-08,"Interconnect structures, packaged semiconductor devices, and methods of packaging semiconductor devices",0,G06F|H01L
11031354,2021-06-08,Mixing organic materials into hybrid packages,0,H01L
11031352,2021-06-08,Routing design of dummy metal cap and redistribution line,1,H01L
11031351,2021-06-08,Method of manufacturing a semiconductor device,0,H01L
11031344,2021-06-08,Package having redistribution layer structure with protective layer and method of fabricating the same,5,H01L
11031342,2021-06-08,Semiconductor package and method,3,H01L
11031336,2021-06-08,Semiconductor memory device having contact element of rectangular shape,1,H01L|H10B|H10D
11031334,2021-06-08,Semiconductor device including a conductive feature over an active region,0,H01L|H10D
11031325,2021-06-08,Low-stress passivation layer,1,H01L
11031320,2021-06-08,Structures and methods for reducing process charging damages,2,H01L|H10D
11031303,2021-06-08,Deep trench isolation structure and method of making the same,2,H01L|H10D
11031302,2021-06-08,High-k metal gate and method for fabricating the same,0,H01L|H10D
11031300,2021-06-08,Semiconductor structure and method for manufacturing the same,1,H01L|H10D
11031299,2021-06-08,FinFET device with different liners for PFET and NFET and method of fabricating thereof,0,H01L|H10D
11031298,2021-06-08,Semiconductor device and method,4,B82Y|H01L|H10D
11031294,2021-06-08,Semiconductor device and a method for fabricating the same,0,H01L|H10D
11031293,2021-06-08,Method for fabricating a semiconductor device,1,H01L|H10D
11031292,2021-06-08,Multi-gate device and related methods,10,H01L|H10B|H10D
11031291,2021-06-08,Semiconductor structure and method of forming the same,1,H01L|H10D
11031290,2021-06-08,Semiconductor structure with cutting depth control and method for fabricating the same,0,H01L|H10D
11031289,2021-06-08,Semiconductor package and methods of forming the same,1,H01L|H10D
11031286,2021-06-08,Conductive feature formation and structure,1,H01L|H10D
11031284,2021-06-08,Semiconductor device and method of forming the same,0,H01L
11031280,2021-06-08,Isolation regions including two layers and method forming same,0,H01L|H10D
11031279,2021-06-08,Semiconductor device with reduced trench loading effect,0,H01L|H10D
11031266,2021-06-08,Wafer handling equipment and method thereof,0,H01L
11031264,2021-06-08,Semiconductor device manufacturing system,0,B65G|H01L
11031252,2021-06-08,Heat shield for chamber door and devices manufactured using same,0,H01J|H01L|H10D
11031239,2021-06-08,Germanium nanosheets and methods of forming the same,7,B82Y|H01L|H10D
11031236,2021-06-08,Method for improving surface of semiconductor device,2,H01L|H10B|H10N
11030383,2021-06-08,Integrated device and method of forming the same,3,G06F
11030382,2021-06-08,Integrated circuit with constrained metal line arrangement,1,G06F|H05K|H10D
11030381,2021-06-08,Leakage analysis on semiconductor device,2,G06F|Y02P
11030380,2021-06-08,Synergistic design method for fabricating integrated circuit,0,G06F|Y02P
11030373,2021-06-08,System for generating standard cell layout having engineering change order (ECO) cells,0,G06F|H01L|H10D
11030372,2021-06-08,Method for generating layout diagram including cell having pin patterns and semiconductor device based on same,4,G06F
11030368,2021-06-08,Metal cut optimization for standard cells,2,G06F|H01L
11030366,2021-06-08,Method and system of expanding set of standard cells which comprise a library,0,G06F|Y02P
11029603,2021-06-08,Chemical replacement system,1,B25J|G03F|G06K|H01L
11029331,2021-06-08,Universal test mechanism for semiconductor device,1,G01R|H01L|H05K
11025294,2021-06-01,Clock and data recovery circuit,2,H03L|H04B|H04L
11025033,2021-06-01,Bump bonding structure to mitigate space contamination for III-V dies and CMOS dies,0,H01L|H01S
11024979,2021-06-01,3D IC antenna array with laminated high-k dielectric,2,H01L|H01Q
11024801,2021-06-01,Diffusion layer for magnetic tunnel junctions,2,H01L|H10B|H10N
11024798,2021-06-01,Protective passivation layer for magnetic tunnel junctions,0,G01R|G11C|H01F|H01L|H03B|H10B|H10N
11024732,2021-06-01,Lateral MOSFET with dielectric isolation trench,0,H01L|H10D
11024723,2021-06-01,Semiconductor device,0,H01L|H10D
11024721,2021-06-01,Semiconductor device and manufacturing method thereof,0,H01J|H01L|H10D
11024718,2021-06-01,Semiconductor device and method of forming the same,0,H01L|H10D
11024716,2021-06-01,Semiconductor structure and method for forming the same,0,H01L|H10D
11024703,2021-06-01,Semiconductor device and a method for fabricating the same,0,H01L|H10D
11024650,2021-06-01,FinFET device and a method for fabricating the same,0,H01L|H10D
11024637,2021-06-01,Embedded non-volatile memory,0,H01L|H10B|H10D
11024634,2021-06-01,"Semiconductor device having an inter-layer via (ILV), and method of making same",0,G11C|H01L|H10B|H10D
11024633,2021-06-01,SRAM cell word line structure with reduced RC effects,0,H01L|H10B|H10D
11024625,2021-06-01,ESD protection circuit cell,2,G06F|H01L|H10D|Y02P
11024623,2021-06-01,Layout modification method for exposure manufacturing process,0,G03F|G06F|H10D
11024622,2021-06-01,Integrated circuit having angled conductive feature,0,G06F|H01L|H10D
11024621,2021-06-01,Memory circuit layout method,0,G06F|H01L|H10B|H10D
11024618,2021-06-01,Wafer-level underfill and over-molding,0,B29C|H01L
11024616,2021-06-01,Package structure and method of manufacturing the same,2,H01L
11024605,2021-06-01,Integrated circuit package and method,7,H01L
11024602,2021-06-01,Hybrid bond pad structure,0,H01L|H10F
11024594,2021-06-01,Substrate and package structure,0,H01L
11024593,2021-06-01,Metal bumps and method forming same,0,H01L
11024582,2021-06-01,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11024581,2021-06-01,Semiconductor packages and methods of manufacturing the same,0,H01L
11024580,2021-06-01,Random cut patterning,0,H01L
11024579,2021-06-01,Dual power structure with connection pins,0,H01L|H10D
11024552,2021-06-01,Device arrangement structure assembly having adhesive tape layer,0,G01R|H01L|H10H
11024550,2021-06-01,Semiconductor device and method,10,H01L|H10D
11024549,2021-06-01,Semiconductor device and manufacturing method thereof,1,H01L|H10D
11024548,2021-06-01,Complementary MOS FETS vertically arranged and including multiple dielectric layers surrounding the MOS FETS,3,H01L|H10B|H10D
11024540,2021-06-01,Fin field-effect transistor device and method of forming the same,0,H01L|H10D
11024533,2021-06-01,Methods of forming interconnect structures using via holes filled with dielectric film,0,H01L
11024515,2021-06-01,Systems and methods for in SITU maintenance of a thin hardmask during an etch process,0,H01L
11024505,2021-06-01,Gate structure passivating species drive-in method and structure formed thereby,5,H01L|H10D
11024504,2021-06-01,Semiconductor structure and manufacturing method thereof,0,H01L|H10D
11023647,2021-06-01,Integrated circuit stack verification method and system for performing the same,2,G06F|H01L
11023641,2021-06-01,Isolated wells for resistor devices,0,G06F|H01L|H10D
11023011,2021-06-01,Semiconductor device for attaching to a flexible display and a method of manufacturing the same,1,G02F|G06F|G09F|H01L|H10D|H10K|Y02E|Y02P
11022889,2021-06-01,Overlay-shift measurement system and method for manufacturing semiconductor structure and measuring alignment mark of semiconductor structure,2,B82Y|G02B|G03F|H01L
11022886,2021-06-01,Bottom-up material formation for planarization,2,G03F|H01L
11022878,2021-06-01,Critical dimension uniformity,0,G03F|H01L
11022874,2021-06-01,Chromeless phase shift mask structure and process,0,G03F|H01L
11022437,2021-06-01,"Leveling sensor, load port including the same, and method of leveling a load port",1,G01C|G01H|G08B|H01L
11020837,2021-06-01,Monolithic platen,1,B24B|H01L
11020778,2021-06-01,Photoresist removal method using residue gas analyzer,0,B08B|G03F|H01J|H01L
11018260,2021-05-25,Non-volatile memory device with reduced area,3,G06F|H01L|H10B|H10D
11018259,2021-05-25,Semiconductor device comprising gate structure and doped gate spacer,0,H01L|H10D
11018258,2021-05-25,Device of dielectric layer,0,C23C|H01L|H10D
11018257,2021-05-25,Semiconductor device structure having a plurality of threshold voltages and method of forming the same,0,H01L|H10D
11018256,2021-05-25,Selective internal gate structure for ferroelectric semiconductor devices,3,H01L|H10D
11018246,2021-05-25,Integrated circuit with a fin and gate structure and method making the same,3,H01L|H10D
11018245,2021-05-25,Epitaxial structures for fin-like field effect transistors,0,H01L|H10D
11018242,2021-05-25,Gate spacer structure of FinFET device,2,H01L|H10D
11018241,2021-05-25,Polysilicon design for replacement gate technology,0,H01L|H10D
11018233,2021-05-25,Flash memory cell structure with step-shaped floating gate,2,H01L|H10B|H10D
11018224,2021-05-25,Semiconductor device with epitaxial source/drain,0,H01L|H10D
11018218,2021-05-25,Narrow gap device with parallel releasing structure,0,B81B|B81C|H01L|H10D
11018215,2021-05-25,Package and manufacturing method thereof,0,H01F|H01L|H10D
11018157,2021-05-25,Local interconnect structure,2,H01L|H10D
11018144,2021-05-25,Anti-fuse cell and chip having anti-fuse cells,0,H01L|H10B
11018142,2021-05-25,Memory cell and method of manufacturing the same,3,G06F|H01L|H10B|H10D
11018134,2021-05-25,Semiconductor device and method for manufacturing the same,4,H01L|H10B|H10D
11018131,2021-05-25,Semiconductor device and fabricating method thereof,0,H01L|H10D
11018113,2021-05-25,"Memory module, semiconductor package including the same, and manufacturing method thereof",1,H01L
11018106,2021-05-25,"Semiconductor device including solder bracing material with a rough surface, and manufacturing method thereof",0,H01L
11018104,2021-05-25,Semiconductor structure and method for manufacturing the same,0,H01L
11018100,2021-05-25,Semiconductor device having a passivation layer,0,H01L
11018099,2021-05-25,Semiconductor structure having a conductive bump with a plurality of bump segments,1,H01L
11018095,2021-05-25,Semiconductor structure,0,H01L
11018091,2021-05-25,Eliminate sawing-induced peeling through forming trenches,2,H01L
11018088,2021-05-25,Dummy features in redistribution layers (RDLS) and methods of forming same,2,H01L
11018086,2021-05-25,Passive devices in package-on-package structures and methods for forming the same,0,H01L|Y10T
11018083,2021-05-25,Semiconductor package and manufacturing method thereof,1,H01L|H01Q
11018081,2021-05-25,Heterogeneous fan-out structure and method of manufacture,0,H01L
11018073,2021-05-25,Heat spreading device and method,1,H01L
11018070,2021-05-25,"Semiconductor die, manufacturing method thereof, and semiconductor package",1,H01L
11018069,2021-05-25,Underfill control structures and method,0,H01L
11018066,2021-05-25,Integrated circuit package and method of forming same,2,H01L
11018065,2021-05-25,Semiconductor device structure with magnetic element in testing region,0,H01L|H10D
11018061,2021-05-25,Strain enhancement for FinFETs,0,H01L|H10D
11018057,2021-05-25,Semiconductor devices,0,H01L|H10D
11018055,2021-05-25,Physical vapor deposition process for semiconductor interconnection structures,2,H01L
11018053,2021-05-25,Semiconductor structure with material modification and low resistance plug,0,H01L|H10D
11018037,2021-05-25,Optical reticle load port,0,G03F|H01L
11018027,2021-05-25,Interconnect structure,0,H01L
11018025,2021-05-25,Redistribution lines having stacking vias,1,H01L
11018022,2021-05-25,Method for forming semiconductor device structure having oxide layer,1,H01L|H10D
11018021,2021-05-25,Curing photo resist for improving etching selectivity,0,G03F|H01L
11018019,2021-05-25,Semiconductor structure and manufacturing method thereof,0,H01L|H10D
11018012,2021-05-25,Contact structures with deposited silicide layers,0,H01L|H10D
11018011,2021-05-25,Methods of forming contact features in semiconductor devices,0,H01L|H10D
11017852,2021-05-25,Method of forming memory device,1,G11C|H01L|H10B|H10N
11017522,2021-05-25,Inspection and cleaning system and method for the same,0,G06F|G06T|G06V|H01L
11017149,2021-05-25,Machine-learning design enablement platform,0,G06F|G06N|H05K|H10D
11017148,2021-05-25,Multi-patterning graph reduction and checking flow method,0,G03F|G06F|Y02P
11017146,2021-05-25,Integrated circuit and method of forming the same,0,G03F|G06F|H10D
11016398,2021-05-25,Integrated circuit overlay test patterns and method thereof,0,G03F|G06F|H01L|H10D
11016386,2021-05-25,Photoresist composition and method of forming photoresist pattern,1,G03F|H01L
11015260,2021-05-25,Method for controlling electrochemical deposition to avoid defects in interconnect structures,0,C25D|H01L
11014103,2021-05-25,Substrate processing apparatus and substrate processing method,0,B05B|B05D|G03F|H01L
11012246,2021-05-18,SRAM-based authentication circuit,0,G06F|G11C|H04L
11012057,2021-05-18,Data retention circuit and method,1,G06F|H03K
11011636,2021-05-18,Fin field effect transistor (FinFET) device structure with hard mask layer over gate structure and method for forming the same,0,H01L|H10D
11011625,2021-05-18,Liner for a bi-layer gate helmet and the fabrication thereof,0,H01L|H10D
11011623,2021-05-18,Method for increasing germanium concentration of FIN and resulting semiconductor device,1,H01L|H10D
11011619,2021-05-18,Method and related apparatus for reducing gate-induced drain leakage in semiconductor devices,0,H01L|H10D
11011618,2021-05-18,Circuit devices with gate seals,0,H01L|H10D
11011614,2021-05-18,High electron mobility transistor (HEMT) device and method of forming same,0,H01L|H10D
11011611,2021-05-18,Semiconductor device with low resistivity contact structure,1,H01L|H10D
11011610,2021-05-18,Plate design to decrease noise in semiconductor devices,0,H01L|H10D
11011601,2021-05-18,Narrow gap device with parallel releasing structure,0,B81B|B81C|H01L|H10D
11011600,2021-05-18,Semiconductor structure having integrated inductor therein,2,H01L|H10D
11011566,2021-05-18,Bonding pad on a back side illuminated image sensor,2,H01L|H04N|H10F
11011524,2021-05-18,Semiconductor arrangement with capacitor,0,H01L|H10B|H10D
11011501,2021-05-18,"Package structure, package-on-package structure and method of fabricating the same",0,H01L
11011487,2021-05-18,Semiconductor package having varying conductive pad sizes,1,H01L
11011478,2021-05-18,Semiconductor device,0,H01L
11011467,2021-05-18,Method of forming interconnection structure,0,H01L
11011464,2021-05-18,Package structures and method of forming the same,0,H01L
11011462,2021-05-18,Method for forming fuse pad and bond pad of integrated circuit,0,H01L
11011460,2021-05-18,"Package structure, package-on-package structure and manufacturing method thereof",0,H01L
11011451,2021-05-18,Integrated circuit package and method,2,H01L
11011447,2021-05-18,Semiconductor package and method for forming the same,2,H01L
11011433,2021-05-18,NMOS and PMOS transistor gates with hafnium oxide layers and lanthanum oxide layers,1,H01L|H10D
11011431,2021-05-18,Semiconductor structure and manufacturing method thereof,0,H01L|H10D
11011428,2021-05-18,Method for fabricating a semiconductor device,1,H01L|H10D
11011427,2021-05-18,System and method for widening fin widths for small pitch FinFET devices,0,H01L|H10D
11011426,2021-05-18,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11011421,2021-05-18,Semiconductor device having voids and method of forming same,0,H01L
11011419,2021-05-18,Method for forming interconnect structure,0,H01L
11011414,2021-05-18,Multi-barrier deposition for air gap formation,0,H01L|H10D
11011413,2021-05-18,Interconnect structures and methods of forming the same,1,H01L
11011402,2021-05-18,"Transport system of semiconductor fabrication facility, associated movable container and method",0,H01L
11011401,2021-05-18,Modular pressurized workstation,0,H01L
11011394,2021-05-18,System and method for annealing die and wafer,0,H01L|H10D
11011385,2021-05-18,CMP-friendly coatings for planar recessing or removing of variable-height layers,0,H01L|H10D
11011382,2021-05-18,Fin profile improvement for high performance transistor,0,H01L|H10D
11011380,2021-05-18,High-electron-mobility transistor and manufacturing method thereof,0,H01L|H10D
11011372,2021-05-18,Semiconductor devices and methods of manufacture,1,H01L|H10D
11011224,2021-05-18,Memory device and method for forming the same,0,G11C|H01L|H10B|H10N
11010580,2021-05-18,Fingerprint sensor in InFO structure and formation method,0,G06V|H01L
11010529,2021-05-18,Integrated circuit layout validation using machine learning,1,G06F|G06N|G06T
11010526,2021-05-18,Method and structure for mandrel and spacer patterning,0,G06F|H10D
11009796,2021-05-18,Method for forming semiconductor structure,0,G03F|H01L
11008654,2021-05-18,Apparatus and method for spatial atomic layer deposition,0,C23C|H01L
11007620,2021-05-18,Method and apparatus for cleaning process monitoring,0,B08B|B24B|C02F|H01L
11007005,2021-05-18,Method of manufacturing a semiconductor device and a semiconductor device,0,A61B|H01L|H10D
11006064,2021-05-11,CMOS image sensor and method of operating pixel array by CMOS image sensor,1,H04N|H10F
11005669,2021-05-11,PUF generators based on SRAM bit cells,5,G11C|H04L|Y04S
11005643,2021-05-11,Communication receiving device and clock data recovery method,0,H04L
11004973,2021-05-11,Semiconductor device with contamination improvement,0,H01L|H10D
11004959,2021-05-11,Semiconductor device structure and method for forming the same,0,H01L|H10D
11004958,2021-05-11,Method of manufacturing a semiconductor device and a semiconductor device,0,H01L|H10D
11004951,2021-05-11,Surface treatment and passivation for high electron mobility transistors,0,H01L|H10D
11004950,2021-05-11,Integrated circuit metal gate structure,0,H01L|H10D
11004946,2021-05-11,FinFET structure with composite gate helmet,0,H01L|H10D
11004934,2021-05-11,Semiconductor device including a liner layer between a channel and a source/drain epitaxial layer,4,B82Y|H01L|H10D
11004867,2021-05-11,Embedded ferroelectric memory in high-k first technology,2,H01L|H10B|H10D
11004858,2021-05-11,Semiconductor device and manufacturing method thereof,0,H01L|H10B|H10D
11004855,2021-05-11,Buried metal track and methods forming same,5,H01L|H10B|H10D
11004845,2021-05-11,Semiconductor device and manufacturing method thereof,0,H01L|H10D
11004842,2021-05-11,System and method of fabricating ESD FinFET with improved metal landing in the drain,0,G06F|H01L|H10D
11004838,2021-05-11,Packaged die and RDL with bonding structures therebetween,1,H01L
11004832,2021-05-11,"System, structure, and method of manufacturing a semiconductor substrate stack",0,H01L
11004827,2021-05-11,Semiconductor package and manufacturing method of semiconductor package,1,H01L
11004826,2021-05-11,3DIC formation with dies bonded to formed RDLs,0,H01L
11004818,2021-05-11,Package with passive devices and method of forming the same,0,H01L
11004812,2021-05-11,Package structure and method of forming the same,1,H01L
11004811,2021-05-11,Semiconductor structure,0,H01L
11004810,2021-05-11,Semiconductor package structure,0,H01L|H01Q
11004809,2021-05-11,Chip package with antenna element,1,H01L|H01Q
11004803,2021-05-11,Dummy dies for reducing warpage in packages,7,H01L
11004799,2021-05-11,Package structure and manufacturing method thereof,2,H01L|H01Q
11004797,2021-05-11,"Package structure, semiconductor package and method of fabricating the same",0,H01L
11004796,2021-05-11,Integrated fan-out package,3,H01L|H01Q
11004795,2021-05-11,Semiconductor structure and manufacturing method thereof,0,H01L|H10D
11004794,2021-05-11,Partial barrier free vias for cobalt-based interconnects and methods of fabrication thereof,3,H01L
11004793,2021-05-11,Method of forming an interconnect structure having an air gap and structure thereof,0,H01L
11004789,2021-05-11,Semiconductor device including back side power supply circuit,7,H01L|H10D
11004786,2021-05-11,Package structure and method of forming the same,3,H01L
11004771,2021-05-11,"Cooling devices, packaged semiconductor devices, and methods of packaging semiconductor devices",1,H01L
11004758,2021-05-11,Integrated circuit package and method,1,H01L
11004747,2021-05-11,Fin critical dimension loading optimization,1,H01L|H10D
11004746,2021-05-11,"Method for forming a semiconductor structure using dehydrating chemical, and method for forming a semiconductor structure",0,H01L|H10D
11004741,2021-05-11,Profile of through via protrusion in 3DIC interconnect,0,H01L
11004740,2021-05-11,Structure and method for interconnection with self-alignment,2,H01L
11004738,2021-05-11,Capacitance reduction by metal cut design,0,G06F|H01L
11004734,2021-05-11,Metal-based etch-stop layer,2,H01L
11004733,2021-05-11,Protection structures for bonded wafers,5,H01L
11004730,2021-05-11,Methods of forming conductive features using a vacuum environment,0,H01L|H10D
11004729,2021-05-11,Method of manufacturing semiconductor devices,2,H01J|H01L|H10D
11004728,2021-05-11,Semiconductor die having edge with multiple gradients and method for forming the same,0,H01L
11004725,2021-05-11,Method of forming a FinFET device with gaps in the source/drain region,1,H01L|H10D
11004724,2021-05-11,FETS and methods of forming FETS,3,H01L|H10D
11004720,2021-05-11,System and method for ring frame cleaning and inspection,1,H01L
11004713,2021-05-11,Robot arm device and method for transferring wafer,3,G01N|H01L
11004711,2021-05-11,Automated wafer monitoring,1,H01L
11004709,2021-05-11,Method for monitoring gas in wafer processing system,1,B05C|G01N|H01L
11004691,2021-05-11,Mechanism for manufacturing semiconductor device,0,H01L|H10D
11004688,2021-05-11,FinFET device and method of forming,0,H01L|H10D
11004685,2021-05-11,Multi-layer structures and methods of forming,0,H01L
11004679,2021-05-11,Method and system for supplying chemical liquid in semiconductor fabrication,0,B05D|G03F|H01L|H10D
11003829,2021-05-11,Antenna protection cell,1,G06F|H01L|H10D
11003820,2021-05-11,Method of determining a worst case in timing analysis,0,G06F
11003092,2021-05-11,Method and apparatus for computing feature kernels for optical model simulation,1,G03F|G06F
11003091,2021-05-11,Method of fabricating reticle,1,G03F|H01L
11003084,2021-05-11,Method for forming semiconductor structure,0,G03F|H01L
11003082,2021-05-11,Method for forming semiconductor structure,1,G03F|H01L|H10D
11003076,2021-05-11,Extreme ultraviolet photoresist and method,0,C07C|C07D|G03F|H01L
11002927,2021-05-11,Package structure,2,G02B|H01L|H05K
11002788,2021-05-11,Circuit test structure,1,G01R|H01L
11002704,2021-05-11,Biosensor devices and methods of forming the same,3,G01N|H01L|H10D
11001442,2021-05-11,Stocking system,1,B65G|H01L
11000923,2021-05-11,Tool and method of reflow,0,B23K|H01L|H05K
10998498,2021-05-04,VIA structure and methods of forming the same,0,H01L|H10B|H10N
10998450,2021-05-04,Memory device and manufacturing method thereof,0,H01L|H10B|H10D
10998442,2021-05-04,Method for fabricating a strained structure and structure formed,0,H01L|H10D
10998430,2021-05-04,Method of manufacturing a semiconductor device,0,H01L|H10D
10998428,2021-05-04,Integrated circuit device fins,1,H01L|H10D
10998427,2021-05-04,Semiconductor device with fin structures and manufacturing method thereof,0,H01L|H10D
10998425,2021-05-04,FinFET structure and method for fabricating the same,0,H01L|H10D
10998415,2021-05-04,Metal gate scheme for device and methods of forming,7,H01L|H10D
10998414,2021-05-04,Metal gate structure with multi-layer composition,0,H01L|H10D
10998397,2021-05-04,Capacitor structure with low capacitance,1,H01L|H10D
10998360,2021-05-04,Image sensor with shallow trench edge doping,0,H01L|H10D|H10F
10998359,2021-05-04,Image sensor with shallow trench edge doping,0,H01L|H10D|H10F
10998315,2021-05-04,Metal gate modulation to improve kink effect,1,H01L|H10D
10998313,2021-05-04,Source/drain regions in fin field effect transistors (finFETs) and methods of forming same,0,H01L|H10D
10998312,2021-05-04,Semiconductor device and manufacturing method thereof,0,H01L|H10D
10998310,2021-05-04,Fins with wide base in a FINFET,0,H01L|H10D
10998304,2021-05-04,Conductive line patterning,0,G06F|H01L|H10D
10998293,2021-05-04,Method of fabricating semiconductor structure,2,H01L
10998277,2021-05-04,Guard ring method for semiconductor devices,0,H01L
10998269,2021-05-04,Chemical direct pattern plating method,0,H01L
10998259,2021-05-04,Semiconductor device and method of manufacture,1,H01L
10998239,2021-05-04,Fin isolation structure for FinFET and method of forming the same,0,H01L|H10D
10998238,2021-05-04,Integrated circuits with buried interconnect conductors,8,H01L|H10D
10998237,2021-05-04,Gate structure and method with dielectric gates and gate-cut features,0,H01L|H10D
10998235,2021-05-04,FinFET with sloped surface at interface between isolation structures and manufacturing method thereof,1,H01L|H10D
10998228,2021-05-04,Self-aligned interconnect with protection layer,6,H01L|H10D
10998226,2021-05-04,Method of forming interconnection structure with anti-adhesion liner,0,H01L
10998225,2021-05-04,Semiconductor device and method of forming the same,1,H01L
10998219,2021-05-04,Wafer support device and method for removing lift pin therefrom,1,B23B|H01L|Y10T
10998213,2021-05-04,Reticle transportation container,0,G03F|H01L
10998202,2021-05-04,Semiconductor package and manufacturing method thereof,0,H01L
10998194,2021-05-04,Metal gate stack having TaAlCN layer,0,H01L|H10D
10998184,2021-05-04,Apparatus and method for wafer cleaning,0,H01L
10997706,2021-05-04,Reticle backside inspection method,0,G03F|G06T|H04N
10997354,2021-05-04,Integrated circuit with asymmetric mirrored layout analog cells,0,G03F|G06F|H10D
10997348,2021-05-04,Metal cut region location method and system,0,G06F
10997347,2021-05-04,"Integrated circuit design method, system and computer program product",0,G06F
10996553,2021-05-04,Extreme ultraviolet mask with reduced wafer neighboring effect and method of manufacturing the same,2,G03F|H01L
10996410,2021-05-04,Methods of forming semiconductor packages,2,G02B|H01L
10992100,2021-04-27,Semiconductor device and method,0,H01L|H01S
10991811,2021-04-27,Structure and formation method of semiconductor device structure with nanowires,3,B82Y|H01L|H10D
10991805,2021-04-27,Semiconductor device and method of manufacture,1,H01L|H10D
10991800,2021-04-27,Method for FinFET LDD doping,1,H01L|H10D
10991795,2021-04-27,Semiconductor device and manufacturing method thereof,0,H01L|H10D
10991752,2021-04-27,Vertically integrated image sensor chips and methods for forming the same,0,H01L|H10F
10991695,2021-04-27,Method for manufacturing semiconductor device,2,B82Y|H01L|H10D
10991691,2021-04-27,Semiconductor device having fins and an isolation region,0,H01L|H10D
10991688,2021-04-27,Semiconductor device and manufacturing method thereof,0,H01L|H10D
10991687,2021-04-27,FinFET varactor with low threshold voltage and method of making the same,1,H01L|H10D
10991667,2021-04-27,Isolation structure for bond pad structure,4,H01L|H10F
10991663,2021-04-27,Semiconductor device including dummy conductive cells,1,H01L|H10D
10991657,2021-04-27,Method for fabricating semiconductor device,1,G06F|H01L|H10D
10991649,2021-04-27,Semiconductor device and method of manufacturing semiconductor device,0,H01L
10991636,2021-04-27,Semiconductor device and method,1,H01L
10991630,2021-04-27,Semiconductor device and method,0,H01L|H10D
10991629,2021-04-27,Method of forming protection layer in FinFET device,0,H01L|H10D
10991628,2021-04-27,Etch stop layer between substrate and isolation structure,0,H01L|H10D
10991627,2021-04-27,Methods for forming fin field-effect transistors,1,H01L|H10D
10991625,2021-04-27,Automated transfer and drying tool for process chamber,0,B28D|H01L
10991618,2021-04-27,Semiconductor device and method of manufacture,2,H01L
10991607,2021-04-27,Reticle transfer system and method,0,H01L
10991604,2021-04-27,Method of manufacturing semiconductor structure,0,C23C|C25D|H01L
10991583,2021-04-27,Self aligned litho etch process patterning method,1,H01L|H10B
10991576,2021-04-27,Crystalline semiconductor layer formed in BEOL processes,1,H01L|H10D
10991570,2021-04-27,Semiconductor wafer cleaning apparatus,1,B08B|H01L
10991423,2021-04-27,Flying and twisted bit line architecture for dual-port static random-access memory (DP SRAM),4,G11C|H01L|H10B|H10D
10991420,2021-04-27,Semiconductor device including distributed write driving arrangement and method of operating same,2,G11C|H01L|H10B
10990746,2021-04-27,Integrated circuit device design method and system,0,G06F
10990745,2021-04-27,Integrated circuit and method of forming same and a system,5,G06F
10990744,2021-04-27,Method and apparatus for integrated circuit mask patterning,1,G03F|G06F
10990741,2021-04-27,Multiple patterning method and system for implementing the method,0,G06F
10990013,2021-04-27,Method for forming semiconductor structure,0,G03F|H01L
10990002,2021-04-27,Sub-resolution assist features,3,G03F|G06F
10987706,2021-04-27,Apparatus and methods for exhaust cleaning,0,B08B|C23C|H01L
10985922,2021-04-20,Device with self-authentication,2,H04L
10985266,2021-04-20,Method of gap filling for semiconductor device,0,H01L|H10D
10985256,2021-04-20,Semiconductor device and method for manufacturing the same,1,H01L|H10D
10985246,2021-04-20,MOSFET with selective dopant deactivation underneath gate,0,H01L|H10D
10985240,2021-04-20,Semiconductor device having diode devices with different barrier heights and manufacturing method thereof,2,H01L|H10D
10985201,2021-04-20,Image sensor including silicon over germanium layer,2,H01L|H10F
10985199,2021-04-20,Image sensor having stress releasing structure and method of forming same,0,H01L|H10F
10985167,2021-04-20,Flexible merge scheme for source/drain epitaxy regions,2,H01L|H10B|H10D
10985160,2021-04-20,Semiconductor structures and methods of forming the same,0,H01L|H10D
10985159,2021-04-20,Method for manufacturing monolithic three-dimensional (3D) integrated circuits,0,B82Y|H01L|H10D
10985140,2021-04-20,Structure and formation method of package structure with underfill,1,H01L
10985137,2021-04-20,Stacked integrated circuit structure and method of forming,0,H01L
10985135,2021-04-20,Methods for controlling warpage in packaging,0,H01L
10985125,2021-04-20,Chip package structure,2,H01L|H05K
10985124,2021-04-20,Semiconductor structure and manufacturing method thereof,0,H01L|H05K|Y02P
10985122,2021-04-20,Semiconductor package system and method,0,H01L
10985121,2021-04-20,Bump structure and fabricating method thereof,2,H01L
10985117,2021-04-20,Solder ball protection in packages,0,H01L
10985116,2021-04-20,Semiconductor package and method of forming the same,2,H01L
10985115,2021-04-20,Semiconductor package and manufacturing method thereof,0,H01L
10985114,2021-04-20,Scheme for connector site spacing and resulting structures,0,H01L
10985101,2021-04-20,Semiconductor package and manufacturing method thereof,3,H01L
10985100,2021-04-20,Chip package with recessed interposer substrate,0,H01L
10985090,2021-04-20,Methods of manufacturing a thin film resistor with ends overlapped by interconnect pads,0,H01C|H01L|H10D
10985061,2021-04-20,Methods for forming contact plugs with reduced corrosion,6,H01L|H10D
10985058,2021-04-20,Semiconductor device and formation thereof,0,H01L
10985055,2021-04-20,Interconnection structure with anti-adhesion layer,0,H01L
10985054,2021-04-20,Interconnect structure and method of forming the same,0,H01L
10985053,2021-04-20,Contact plugs and methods of forming same,0,H01L|H10D
10985028,2021-04-20,Semiconductor devices and methods of manufacturing,0,H01L
10985022,2021-04-20,Gate structures having interfacial layers,1,H01L|H10D
10985020,2021-04-20,Method (and related apparatus) that reduces cycle time for forming large field integrated circuits,0,G03F|H01L|H10D
10985019,2021-04-20,Method of forming a semiconductor device using layered etching and repairing of damaged portions,0,B01J|C01B|C01G|H01L|H10D
10985011,2021-04-20,Structure and formation method of semiconductor device with resistive elements,5,H01L|H10D
10983278,2021-04-20,Adhesion promoter apparatus and method,0,G02B|H01L|H10D
10982327,2021-04-20,CVD apparatus with multi-zone thickness control,0,C23C|H01L
10981781,2021-04-20,Semiconductor arrangement and formation thereof,0,B81B|B81C|H01L
10981779,2021-04-20,MEMS devices and methods of forming the same,0,B81B|B81C|G01L|H01L
10978782,2021-04-13,Semiconductor packages and manufacturing methods thereof,1,G06V|H01L|H01Q
10978781,2021-04-13,3D antenna for integrated circuits,0,H01L|H01Q
10978567,2021-04-13,Gate stack treatment for ferroelectric transistors,0,H01L|H10B|H10D
10978473,2021-04-13,Flash memory structure and method of forming the same,3,H01L|H10B|H10D
10978462,2021-04-13,Method for forming semiconductor device structure,0,H01L|H10B|H10D
10978461,2021-04-13,Antifuse array and method of forming antifuse using anodic oxidation,0,B82Y|C25D|H01L|H10B|H10D
10978460,2021-04-13,Semiconductor structure,0,H01L|H10B|H10D
10978451,2021-04-13,Complimentary metal-oxide-semiconductor (CMOS) with low contact resistivity and method of forming same,0,H01L|H10D
10978450,2021-04-13,FinFET isolation structure and method for fabricating the same,1,H01L|H10D
10978449,2021-04-13,Decoupling capacitor,0,H01L|H10D
10978439,2021-04-13,Method and system of manufacturing conductors and semiconductor device which includes conductors,1,H01L|H10B|H10D
10978433,2021-04-13,Package-on-package (PoP) device with integrated passive device in a via,0,H01L|H10D
10978424,2021-04-13,Semiconductor device and manufacturing method thereof,1,H01L|H10D
10978422,2021-04-13,Vertical transistor device and method for fabricating the same,1,H01L|H10D
10978412,2021-04-13,Manufacturing method of package structure,0,C23F|H01L|H01Q
10978410,2021-04-13,Semiconductor structure and manufacturing method thereof,2,H01L
10978405,2021-04-13,Integrated fan-out package,1,H01L
10978404,2021-04-13,Semiconductor structure and method for fabricating semiconductor structure,0,H01L
10978389,2021-04-13,Semiconductor device and manufacturing method thereof,0,H01L
10978387,2021-04-13,Semiconductor device and method for manufacturing the same,0,H01L
10978382,2021-04-13,Integrated circuit package and method,8,H01L
10978373,2021-04-13,Semiconductor device methods of manufacture,2,H01L
10978370,2021-04-13,Integrated fan-out packages with embedded heat dissipation structure,0,H01L
10978363,2021-04-13,Semiconductor structure with conductive structure,0,G01R|H01L
10978362,2021-04-13,Semiconductor structure with conductive structure,0,G01R|H01L
10978357,2021-04-13,Semiconductor arrangement and method of manufacture,2,B82Y|H01L|H10D
10978355,2021-04-13,Multi-gate devices with replaced-channels and methods for forming the same,0,H01L|H10D
10978354,2021-04-13,Selective dual silicide formation,2,H01L|H10D
10978352,2021-04-13,FinFET device,0,H01L|H10D
10978351,2021-04-13,Etch stop layer between substrate and isolation structure,1,H01L|H10D
10978350,2021-04-13,Structure and method for metal gates with roughened barrier layer,6,H01L|H10D
10978346,2021-04-13,Conductive vias in semiconductor packages and methods of forming same,1,H01L
10978345,2021-04-13,Interconnect structure for stacked device,0,H01L
10978344,2021-04-13,Melting laser anneal of epitaxy regions,0,H01L|H10D
10978341,2021-04-13,Contact openings and methods forming same,0,H01L|H10D
10978337,2021-04-13,Aluminum-containing layers and methods of forming the same,0,C23C|H01L
10978333,2021-04-13,Systems and methods for robotic arm sensing,1,H01L
10978331,2021-04-13,Systems and methods for orientator based wafer defect sensing,0,G01N|H01L
10978329,2021-04-13,Wafer pod handling method,1,H01L
10978326,2021-04-13,Semiconductor wafer storage device,0,H01L
10978305,2021-04-13,Manufacturing method for a film stack of a semiconductor device,0,H01L|H10D
10978301,2021-04-13,Morphology of resist mask prior to etching,5,H01L|H10D
10978292,2021-04-13,Cuprous oxide devices and formation methods,1,H01L|H10D
10977421,2021-04-13,System for and method of manufacturing an integrated circuit,0,G06F
10977420,2021-04-13,Method of decomposing a layout for multiple-patterning lithography,0,G03F|G06F|H01L
10977418,2021-04-13,"Semiconductor device with cell region, method of generating layout diagram and system for same",2,G03F|G06F|H10B|H10D
10977417,2021-04-13,"Semiconductor structure, device, and method",1,B82Y|G03F|G06F|G09G|H01L|H10D|H10K
10977416,2021-04-13,Timing driven cell swapping,2,G06F
10977415,2021-04-13,Integrated device and method of forming the same,0,G06F|H01L|H10D
10977409,2021-04-13,Apparatus and method of generating a layout for a semiconductor device,0,B82Y|G06F|H10B|H10D
10977402,2021-04-13,Circuit testing and manufacture using multiple timing libraries,0,G06F
10977178,2021-04-13,Integrated circuit and address mapping method for cache memory,1,G06F
10976676,2021-04-13,Contamination handling for semiconductor apparatus,1,G03F|H01L
10976233,2021-04-13,Particle detector,0,G01N|H01L
10975473,2021-04-13,CVD apparatus with multi-zone thickness control,0,C23C|H01L
10972292,2021-04-06,I/O circuit design for SRAM-based PUF generators,1,G11C|H04L
10971629,2021-04-06,Self-aligned unsymmetrical gate (SAUG) FinFET and methods of forming the same,2,H01L|H10D
10971628,2021-04-06,FinFET device with T-shaped fin,0,H01L|H10D
10971627,2021-04-06,Semiconductor structure and manufacturing method,0,H01L|H10D
10971609,2021-04-06,Back end of line nanowire power switch transistors,2,B82Y|H01L|H10D
10971602,2021-04-06,High-k metal gate process and device,0,H01L|H10D
10971596,2021-04-06,Semiconductor device with reduced flicker noise,2,H01L|H10D
10971594,2021-04-06,Semiconductor device having modified profile metal gate,0,H01L|H10D
10971590,2021-04-06,Transistor layout to reduce kink effect,2,H01L|H10D
10971589,2021-04-06,Low-k feature formation processes and structures formed thereby,2,H01L|H10D
10971588,2021-04-06,Semiconductor device including FinFET with self-align contact,3,H01L|H10D
10971586,2021-04-06,"Double height cell regions, semiconductor device having the same, and method of generating a layout diagram corresponding to the same",4,G06F|H01L|H10D
10971534,2021-04-06,Image sensor having improved full well capacity and related method of formation,1,H01L|H10F
10971503,2021-04-06,Structure and method for FinFET SRAM,1,G06F|H01L|H10B|H10D
10971493,2021-04-06,Integrated circuit device with high mobility and system of forming the integrated circuit,1,H01L|H10D
10971485,2021-04-06,Solenoid inductors within a multi-chip package,3,H01L
10971483,2021-04-06,Semiconductor structure and manufacturing method thereof,1,H01L
10971477,2021-04-06,Semiconductor packages and methods of forming the same,1,H01L
10971475,2021-04-06,Semiconductor package structure,0,H01L
10971463,2021-04-06,Interconnection structure including a metal post encapsulated by a joint material having concave outer surface,0,H01L
10971462,2021-04-06,Package structure and manufacturing method thereof,1,H01L|H01Q
10971461,2021-04-06,Semiconductor device and method of manufacture,3,H01L|H01Q
10971460,2021-04-06,Integrated devices in semiconductor packages and methods of forming same,1,H01L|H01P|H01Q
10971446,2021-04-06,Semiconductor device and method of manufacture,2,H01L
10971443,2021-04-06,Packages with Si-substrate-free interposer and method forming same,0,H01L
10971442,2021-04-06,Semiconductor device having via sidewall adhesion with encapsulant,0,H01L
10971441,2021-04-06,Package with metal-insulator-metal capacitor and method of manufacturing the same,1,H01L
10971425,2021-04-06,Semiconductor device,0,H01L
10971417,2021-04-06,3D stacked-chip package,0,H01L
10971408,2021-04-06,Contact air gap formation and structures thereof,6,H01L|H10D
10971404,2021-04-06,Semiconductor device,0,H01L|H10D
10971402,2021-04-06,Semiconductor device including interface layer and method of fabricating thereof,0,H01L|H10D
10971396,2021-04-06,Conductive feature formation and structure,0,H01L
10971391,2021-04-06,Dielectric gap fill,2,H01L|H10D
10971386,2021-04-06,Device positioning using sensors,0,G06K|G06T|H01L
10971371,2021-04-06,Multi-chip structure and method of forming same,0,H01L
10971370,2021-04-06,Hard mask removal method,1,H01L|H10D
10971363,2021-04-06,Method for forming semiconductor device structure,0,H01L
10971353,2021-04-06,Method for dehydrating semiconductor structure and dehydrating method of the same,0,B08B|F26B|H01L
10971352,2021-04-06,Cleaning method and apparatus,1,H01L
10971296,2021-04-06,Compact vertical inductors extending in vertical planes,0,H01F|H01L
10971223,2021-04-06,Phase change memory operation method and circuit,1,G06N|G11C
10970451,2021-04-06,"Integrated circuit layout method, device, and system",4,G06F|H10D
10970450,2021-04-06,Cell structures and semiconductor devices having same,1,G06F|H01L|H10D
10970440,2021-04-06,Method and system for generating layout diagram for semiconductor device having engineering change order (ECO) cells,1,G06F|H01L|H10D
10970439,2021-04-06,System on chip (SOC) current profile model for integrated voltage regulator (IVR) co-design,3,G06F|H01L|Y02E
10970438,2021-04-06,Integrated circuit design method and system,0,G06F
10970167,2021-04-06,Memory device,1,G06F|G11C
10969697,2021-04-06,Overlay metrology tool and methods of performing overlay measurements,2,G01J|G03F|H01L
10968097,2021-04-06,Support structure for MEMS device with particle filter,1,B81B|B81C|H01L|H04R
10967480,2021-04-06,Apparatus and methods for chemical mechanical polishing,0,B24B|H01L
10967479,2021-04-06,Chemical mechanical polishing system and method,1,B24B|H01L
10966249,2021-03-30,Distributed resource allocation for devices,3,H04W
10965475,2021-03-30,Physical unclonable function (PUF) security key generation,2,G06F|H04L
10964819,2021-03-30,Fin field effect transistor (FinFET) device and method for forming the same,0,H01L|H10D
10964817,2021-03-30,(110) surface orientation for reducing fermi-level-pinning between high-K dielectric and group III-V compound semiconductor device,0,H01L|H10D
10964815,2021-03-30,CMOS finFET with doped spacers and method for forming the same,0,H01L|H10D
10964814,2021-03-30,Transistor with asymmetric source and drain regions,0,H01L|H10D
10964810,2021-03-30,Methodology and structure for field plate design,1,H01L|H10D
10964804,2021-03-30,"Semiconductor structure, HEMT structure and method of forming the same",0,H01L|H10D
10964801,2021-03-30,Semiconductor device and manufacturing method thereof,1,H01L|H10B|H10D
10964799,2021-03-30,FinFETs and methods for forming the same,1,H01L|H10D
10964798,2021-03-30,Semiconductor device and method of manufacturing the same,2,B82Y|H01L|H10D
10964792,2021-03-30,Dual metal capped via contact structures for semiconductor devices,8,H01L|H10D
10964784,2021-03-30,Integrated circuit device and manufacturing method thereof,1,H01L|H10B|H10D
10964781,2021-03-30,High voltage resistor device,0,H01L|H10D
10964695,2021-03-30,Semiconductor structure,0,H01L|H10D
10964692,2021-03-30,Through silicon via design for stacking integrated circuits,3,H01L|H10D
10964691,2021-03-30,Method for manufacturing monolithic three-dimensional (3D) integrated circuits,0,B82Y|H01L|H10D
10964685,2021-03-30,Integrated circuit and method of generating integrated circuit layout,0,G06F|H01L|H10D
10964684,2021-03-30,Multiple fin height integrated circuit,0,G06F|H10D
10964683,2021-03-30,Memory array circuit and method of manufacturing the same,0,G11C|H01L|H10B|H10D
10964673,2021-03-30,Semiconductor device and manufacturing method of the same,0,H01L
10964667,2021-03-30,Stacked integrated circuit structure and method of forming,0,H01L
10964666,2021-03-30,Chip on package structure and method,1,H01L
10964663,2021-03-30,Die bonder and methods of using the same,0,B32B|H01L
10964659,2021-03-30,Semiconductor device,0,H01L
10964655,2021-03-30,Patterning polymer layer to reduce stress,0,H01L
10964653,2021-03-30,Method of forming a semiconductor device comprising top conductive pads,2,H01L
10964651,2021-03-30,Method and apparatus of ESD protection in stacked die semiconductor device,0,H01L|H10D
10964650,2021-03-30,Info structure and method forming same,0,H01L
10964641,2021-03-30,Method of forming semiconductor packages having through package vias,0,H01L
10964636,2021-03-30,Interconnect structure with low resistivity and method for forming the same,0,H01L
10964626,2021-03-30,Semiconductor structure and method of making the same,0,H01L
10964610,2021-03-30,Packaging mechanisms for dies with different sizes of connectors,0,H01L
10964609,2021-03-30,Apparatus and method for detecting end point,0,H01L
10964595,2021-03-30,Method for singulating packaged integrated circuits and resulting structures,0,H01L|H10D
10964594,2021-03-30,Methods of packaging semiconductor devices including placing semiconductor devices into die caves,0,H01L
10964591,2021-03-30,Processes for reducing leakage and improving adhesion,4,H01L
10964590,2021-03-30,Contact metallization process,1,H01L
10964589,2021-03-30,Semiconductor structure,0,H01L
10964586,2021-03-30,Semiconductor structure including isolations,0,H01L|H10B|H10D
10964574,2021-03-30,System for automatic sending cassette pod,2,B65G|B66C|H01L
10964569,2021-03-30,Semiconductor die carrier structure,1,B29C|B29K|B29L|H01L
10964566,2021-03-30,Machine learning on overlay virtual metrology,2,G03F|G05B|H01L
10964559,2021-03-30,Wafer etching apparatus and method for controlling etch bath of wafer,0,H01L
10964549,2021-03-30,Wafer polishing with separated chemical reaction and mechanical polishing,0,B24B|C09G|C09K|H01L
10964548,2021-03-30,Fin field-effect transistor device and method,1,H01L|H10D
10964547,2021-03-30,Method of fabricating semiconductor structure,0,B81C|H01L
10964543,2021-03-30,Passivator for gate dielectric,3,H01L|H10D
10964542,2021-03-30,Selective high-K formation in gate-last process,2,H01L|H10D
10964014,2021-03-30,Defect detecting method and defect detecting system,1,G01N|G03F|G06T
10963609,2021-03-30,Method for analyzing electromigration (EM) in integrated circuit,4,G06F
10962888,2021-03-30,Structures for acoustic wave overlay error determination using periodic structures,1,G03F|G06T
10962875,2021-03-30,Method of mask simulation model for OPC and mask making,0,G03F|G06F|H01L
10962711,2021-03-30,Semiconductor package and manufacturing method thereof,4,G02B|H01L
10962285,2021-03-30,Wafer drying system,2,F26B|H01L
10961639,2021-03-30,Epitaxial growth of crystalline material,0,C30B|H01L|H10D
10961487,2021-03-30,"Semiconductor device cleaning solution, method of use, and method of manufacture",0,C11D|H01L|H10D
10961115,2021-03-30,Semiconductor structure and manufacturing method thereof,0,B81B|B81C|H01L
10958453,2021-03-23,Method and apparatus for noise injection for PUF generator characterization,7,G06F|G11C|H03K|H04L
10958270,2021-03-23,Physical unclonable device and method of maximizing existing process variation for a physically unclonable device,2,G06F|G09C|G11C|H01L|H03K|H10B|Y02P
10957784,2021-03-23,Semiconductor device and manufacturing method thereof,1,B82Y|H01L|H10D
10957779,2021-03-23,Gate etch back with reduced loading effect,2,H01J|H01L|H10D
10957777,2021-03-23,Semiconductor structure and manufacturing method thereof,0,H01L|H10D
10957766,2021-03-23,Fin-based strap cell structure,0,H01L|H10B|H10D
10957697,2021-03-23,Polysilicon structure including protective layer,0,H01L|H10B|H10D|Y02P
10957687,2021-03-23,ESD hard backend structures in nanometer dimension,1,G01R|H01L|H10D
10957672,2021-03-23,Package structure and method of manufacturing the same,2,H01L
10957664,2021-03-23,Semiconductor structure and manufacturing method thereof,1,H01L
10957653,2021-03-23,Methods for manufacturing semiconductor arrangements using photoresist masks,1,G03F|H01L|H10D
10957645,2021-03-23,Package structure having conductive patterns with crystal grains copper columnar shape and method manufacturing the same,0,H01L
10957640,2021-03-23,Method for manufacturing a semiconductor structure,0,H01L|H10D
10957616,2021-03-23,Package structure and method,2,H01L
10957610,2021-03-23,Integrated circuit component and package structure having the same,0,H01L
10957609,2021-03-23,Detecting the cleanness of wafer after post-CMP cleaning,1,G01N|H01L
10957607,2021-03-23,Semiconductor device and method for manufacturing the same,0,B82Y|H01L|H10D
10957604,2021-03-23,Semiconductor device and method,0,H01L|H10D
10957602,2021-03-23,"Method for direct forming stressor, semiconductor device having stressor, and method for forming the same",0,H01L|H10D
10957600,2021-03-23,Methods for forming Fin field-effect transistors,0,H01L|H10D
10957587,2021-03-23,Structure and formation method of semiconductor device with conductive feature,0,C09G|H01L
10957585,2021-03-23,Semiconductor device and method of forming the same,3,H01L|H10D
10957580,2021-03-23,Metal routing with flexible space formed using self-aligned spacer patterning,1,H01L
10957571,2021-03-23,Apparatus and methods for determining wafer characters,0,H01L|H05K
10957566,2021-03-23,Wafer-level inspection using on-valve inspection detectors,0,G06T|H01L
10957559,2021-03-23,Thermally conductive structure for heat dissipation in semiconductor packages,0,H01L
10957551,2021-03-23,Fin-like field effect transistor patterning methods for increasing process margins,0,H01L|H10D
10957545,2021-03-23,Method for manufacturing semiconductor device,0,H01L|H10D
10957543,2021-03-23,Device and method of dielectric layer,0,H01L
10957540,2021-03-23,Semiconductor epitaxy bordering isolation structure,1,H01L|H10D
10957529,2021-03-23,Method for drying wafer with gaseous fluid,0,F26B|H01L
10957516,2021-03-23,Multi-zone gas distribution plate (GDP) and a method for designing the multi-zone GDP,0,H01J|H01L|H10D
10956650,2021-03-23,Systems and methods for improving design performance through placement of functional and spare cells by leveraging LDE effect,1,G06F
10956647,2021-03-23,Method for evaluating failure-in-time,0,G06F
10956643,2021-03-23,"Method, system, and storage medium of resource planning for designing semiconductor device",0,G06F
10955750,2021-03-23,Lithography system and method thereof,0,G03F|H01L|H05G
10955459,2021-03-23,Method of analyzing semiconductor structure,0,G01R|H01L
10953514,2021-03-23,Chemical mechanical polishing apparatus and method,0,B24B|H01L
10951866,2021-03-16,Image sensor device having color filter arrays and image processing method thereof,1,H04N
10951200,2021-03-16,Clock circuit and method of operating the same,2,G06F|G11C|H03K
10950732,2021-03-16,Semiconductor device and method of manufacturing the same,0,H01L|H10D
10950731,2021-03-16,Inner spacers for gate-all-around semiconductor devices,11,B82Y|H01L|H10D
10950730,2021-03-16,Merged source/drain features,2,A61B|G01N|H01L|H10D
10950729,2021-03-16,Contact structure with insulating cap,0,H01L|H10D
10950728,2021-03-16,Fin field effect transistor (FinFET) device structure with isolation layer and method for forming the same,2,H01L|H10D
10950725,2021-03-16,Epitaxial source/drain structure and method of forming same,1,H01L|H10D
10950715,2021-03-16,Method of manufacturing semiconductor device including non-volatile memories and logic devices,0,H01L|H10B|H10D
10950714,2021-03-16,Semiconductor device and manufacturing method thereof,2,H01L|H10D
10950713,2021-03-16,Method and device for forming cut-metal-gate feature,0,H01L|H10D
10950708,2021-03-16,Dishing prevention dummy structures for semiconductor devices,0,H01L|H10D
10950694,2021-03-16,Doping for semiconductor device with conductive feature,0,H01L|H10D
10950693,2021-03-16,Method of manufacturing a semiconductor device and a semiconductor device,0,B82Y|H01L|H10D
10950664,2021-03-16,Semiconductor memory device including phase change material layers and method for manufacturing thereof,0,G11C|H01L|H10B|H10D|H10N
10950631,2021-03-16,Semiconductor-on-insulator wafer having a composite insulator layer,0,H01L|H10D
10950603,2021-03-16,Semiconductor device and method,0,H01L|H10D
10950594,2021-03-16,Integrated circuit and method of fabricating the same,0,G06F|H10D
10950579,2021-03-16,Integrated circuit package and method of forming same,1,H01L
10950577,2021-03-16,Redistribution layers in semiconductor packages and methods of forming same,3,H01L
10950576,2021-03-16,Package structure,0,H01L
10950575,2021-03-16,Package structure and method of forming the same,0,H01L
10950572,2021-03-16,Die bonder and methods of using the same,1,B32B|H01L
10950556,2021-03-16,EMI shielding structure in InFO package,1,H01L
10950554,2021-03-16,Semiconductor packages with electromagnetic interference shielding layer and methods of forming the same,0,H01L
10950553,2021-03-16,System on integrated chips and methods of forming the same,0,H01L
10950546,2021-03-16,Semiconductor device including back side power supply circuit,17,H01L|H10D
10950540,2021-03-16,Enhancing integrated circuit density with active atomic reservoir,0,H01L|H10D
10950519,2021-03-16,Integrated circuit package and method,0,H01L
10950514,2021-03-16,Packaged semiconductor devices and methods of packaging semiconductor devices,1,H01L|H10D
10950497,2021-03-16,Electrical connection for semiconductor devices,3,H01L
10950495,2021-03-16,Mitigating pattern collapse,0,H01L
10950490,2021-03-16,Semiconductor device having isolation structures with different thicknesses,0,H01L|H10B|H10D|H10F
10950485,2021-03-16,Semiconductor processing apparatus and method utilizing electrostatic discharge (ESD) prevention layer,4,H01L|H05F
10950483,2021-03-16,Systems and methods for fixed focus ring processing,0,C23C|H01J|H01L
10950478,2021-03-16,Info structure with copper pillar having reversed profile,0,H01L
10950456,2021-03-16,High-density semiconductor device,1,H01L|H10D
10950447,2021-03-16,Semiconductor device having hydrogen in a dielectric layer,2,H01L|H10D
10950434,2021-03-16,Methods of reducing gate spacer loss during semiconductor manufacturing,1,H01L|H10D
10950431,2021-03-16,Low-k feature formation processes and structures formed thereby,0,H01L|H10D
10950426,2021-03-16,"Dielectric layer, interconnection structure using the same, and manufacturing method thereof",0,H01L
10949598,2021-03-16,"System for designing a semiconductor device, device made, and method of using the system",0,G06F
10949597,2021-03-16,Through-silicon vias in integrated circuit packaging,0,G06F
10949298,2021-03-16,System and method of reducing logic for multi-bit error correcting codes,2,G06F|G11C|H03M
10949100,2021-03-16,Configurable memory storage system,2,G06F|G11C|H04B|H04J
10948824,2021-03-16,Dispensing nozzle design and dispensing method thereof,1,B05B|G03F|H01L
10948668,2021-03-16,Package structure for optical fiber and method for forming the same,1,G02B|H01L
10947414,2021-03-16,Compositions for use in chemical mechanical polishing,0,B24B|C09G|H01L
10944927,2021-03-09,Semiconductor structure and operating method for improving charge transfer of image sensor device,1,H04N|H10F
10944009,2021-03-09,Methods of fabricating a FinFET device with wrap-around silicide source/drain structure,1,B82Y|H01L|H10D
10944007,2021-03-09,Silicon on insulator semiconductor device with mixed doped regions,2,H01L|H10D
10944005,2021-03-09,Interfacial layer between fin and source/drain region,0,H01L|H10D
10943996,2021-03-09,Method of manufacturing semiconductor device including non-volatile memories and logic devices,0,H01L|H10B|H10D
10943995,2021-03-09,Self-aligned passivation of active regions,0,H01L|H10D
10943983,2021-03-09,Integrated circuits having protruding interconnect conductors,0,H01L|H10D
10943940,2021-03-09,Image sensor comprising reflective guide layer and method of forming the same,5,H01L|H10F
10943925,2021-03-09,Method of forming FinFET channel and structures thereof,0,H01L|H10D
10943913,2021-03-09,Strap-cell architecture for embedded memory,4,H01L|H10B|H10D
10943897,2021-03-09,Method of forming three-dimensional integrated circuit having ESD protection circuit,0,H01L|H10D
10943889,2021-03-09,Semiconductor device and method of manufacture,0,H01L
10943873,2021-03-09,Semiconductor device structure comprising a plurality of metal oxide fibers and method for forming the same,0,H01L|H10H
10943868,2021-03-09,Structure for interconnection,0,H01L
10943867,2021-03-09,Schemes for forming barrier layers for copper in interconnect structures,1,H01L
10943832,2021-03-09,Semiconductor device and manufacturing method thereof,0,H01L|H10D
10943829,2021-03-09,Slot contacts and method forming same,3,H01L|H10D
10943827,2021-03-09,Semiconductor device with fin structures,2,H01L|H10D
10943823,2021-03-09,Conductive feature formation and structure using bottom-up filling deposition,0,H01L|H10D
10943822,2021-03-09,Forming gate line-end of semiconductor structures,0,H01L|H10D
10943820,2021-03-09,Gap-fill method having improved gap-fill capability,1,H01L|H10D
10943818,2021-03-09,Semiconductor device and method,2,H01L|H10D
10943804,2021-03-09,Monitoring of process chamber,0,G01N|G06T|H01L
10943802,2021-03-09,Photoresist bottle container,0,F17C|G03F|H01L
10943798,2021-03-09,Fan-out structure and method of fabricating the same,0,H01L
10943791,2021-03-09,Pattern formation method and method for manufacturing a semiconductor device,1,H01L
10943790,2021-03-09,Semiconductor devices and methods for manufacturing the same,0,H01L|H10D
10943783,2021-03-09,Method for manufacturing a semiconductor device,0,G03F|H01L
10943729,2021-03-09,Entangled inductor structures,0,H01F|H01L|H10D
10943645,2021-03-09,Memory device with a booster word line,0,G11C|H01L|H10B
10943054,2021-03-09,Integrated circuit layouts with line-end extensions,1,G03F|G06F
10943052,2021-03-09,"Integrated circuit design method, system and computer program product",1,G03F|G06F
10943050,2021-03-09,Capacitive isolation structure insert for reversed signals,2,G06F
10943049,2021-03-09,Rule check violation prediction systems and methods,5,G06F|G06N
10943046,2021-03-09,Semiconductor apparatus including uncrowned and crowned cells and method of making,0,G06F|H01L|H10D
10943045,2021-03-09,Semiconductor device including standard-cell-adapted power grid arrangement and method for generating layout diagram of same,3,G06F|H01L
10939551,2021-03-02,Opening in the pad for bonding integrated passive device in InFO package,0,H01L|H05K
10938443,2021-03-02,Communication system and method of data communications,1,H03G|H03H|H04B|H04L
10937910,2021-03-02,Semiconductor structure with source/drain multi-layer structure and method for forming the same,0,H01L|H10D
10937909,2021-03-02,FinFET device including an dielectric region and method for fabricating same,0,H01L|H10D
10937906,2021-03-02,Semiconductor device including fin structures and manufacturing method thereof,2,H01L|H10D
10937894,2021-03-02,Structure of a fin field effect transistor (FinFET),0,H01L|H10D
10937891,2021-03-02,Spacer structure and manufacturing method thereof,0,H01L|H10D
10937884,2021-03-02,Gate spacer with air gap for semiconductor device structure and method for forming the same,6,H01L|H10D
10937879,2021-03-02,Semiconductor device and manufacturing method thereof,3,H01L|H10B|H10D
10937877,2021-03-02,Methods for forming recesses in source/drain regions and devices formed thereof,3,H01L|H10D
10937876,2021-03-02,Source/drain feature to contact interfaces,0,H01L|H10D
10937858,2021-03-02,Method for manufacturing semiconductor and structure thereof,2,H01L|H10D
10937795,2021-03-02,Seal method to integrate non-volatile memory (NVM) into logic or bipolar CMOS DMOS (BCD) technology,0,H01L|H10B|H10D
10937785,2021-03-02,Semiconductor device,1,H01L|H10D
10937772,2021-03-02,Semiconductor package and method for manufacturing the same,0,H01L|H10D
10937743,2021-03-02,Mixing organic materials into hybrid packages,0,H01L
10937742,2021-03-02,Package and manufacturing method thereof,0,H01L
10937736,2021-03-02,Hybrid integrated circuit package and method,6,G02B|H01L
10937734,2021-03-02,Conductive traces in semiconductor devices and methods of forming same,0,H01L
10937721,2021-03-02,Semiconductor structure,1,H01L
10937719,2021-03-02,Package structure and method of fabricating the same,0,H01L|H01P|H01Q
10937718,2021-03-02,Package structures and method of forming the same,1,H01L|H10N
10937704,2021-03-02,Mixed workfunction metal for nanosheet device,2,B82Y|H01L|H10D
10937699,2021-03-02,Method of forming a fin under a gate structure,0,H01L|H10D
10937695,2021-03-02,FinFET switch,1,H01L|H10D
10937691,2021-03-02,Methods of forming an abrasive slurry and methods for chemical-mechanical polishing,0,C09G|H01L|H10D
10937688,2021-03-02,Semiconductor package and method of fabricating semiconductor package,1,H01L
10937686,2021-03-02,Formation and in-situ treatment processes for gap fill layers,0,H01L|H10D
10937656,2021-03-02,Self-protective layer formed on high-k dielectric layer,0,H01L|H10D
10937652,2021-03-02,Method and structure of cut end with self-aligned double patterning,5,H01L
10936785,2021-03-02,Inter-cell leakage-reducing method of generating layout diagram and system for same,4,G03F|G06F|H10D|Y02P
10936780,2021-03-02,Method and layout of an integrated circuit,4,G03F|G06F|H01L|Y02P
10936413,2021-03-02,Systems and methods for correcting data errors in memory,1,G06F|G11C
10931230,2021-02-23,"Voltage controlled oscillator circuit, device, and method",3,H01L|H03B|H03H|H03J|H03L
10930794,2021-02-23,Self-aligned spacers for multi-gate devices and method of fabrication thereof,0,H01L|H10D
10930782,2021-02-23,Method for forming a semiconductor device including a stacked wire structure,0,H01L|H10D
10930769,2021-02-23,Semiconductor device and manufacturing method thereof,0,H01L|H10D
10930767,2021-02-23,Fin-like field effect transistor patterning methods for achieving fin width uniformity,2,H01L|H10D
10930763,2021-02-23,Method and device for forming metal gate electrodes for transistors,2,H01L|H10D
10930755,2021-02-23,Self-aligned inner spacer on gate-all-around structure and methods of forming the same,0,B82Y|H01L|H10D
10930752,2021-02-23,Contact plugs and methods forming same,3,H01L|H10D
10930699,2021-02-23,Method and apparatus for image sensor packaging,0,H01L|H10F
10930633,2021-02-23,Buffer design for package integration,4,H01L
10930628,2021-02-23,Photonic semiconductor device and method,2,G02B|H01L
10930605,2021-02-23,Contact pad for semiconductor device,0,H01L
10930603,2021-02-23,Coaxial through via with novel high isolation cross coupling method for 3D integrated circuits,2,H01L
10930599,2021-02-23,Semiconductor device and manufacturing method thereof,2,H01L
10930595,2021-02-23,Standard cells having via rail and deep via structures,0,H01L|H10D
10930590,2021-02-23,Interconnect device and method,0,G11C|H01L|H10B
10930586,2021-02-23,Integrated fan-out package and method of fabricating the same,1,H01L
10930583,2021-02-23,Capacitor embedded with nanocrystals,0,H01L|H10B|H10D
10930580,2021-02-23,Semiconductor device and method of manufacture,1,H01L
10930564,2021-02-23,Metal gate structure cutting process,5,H01L|H10D
10930554,2021-02-23,Semiconductor device and method for manufacturing the same,0,H01L|H10D
10930552,2021-02-23,Method of semiconductor integrated circuit fabrication,0,B82Y|H01L|Y10S
10930551,2021-02-23,Methods for fabricating a low-resistance interconnect,2,H01L|H10D
10930547,2021-02-23,Semiconductor structure and manufacturing method thereof,0,H01L|H10F
10930527,2021-02-23,Method for controlling temperature of furnace in semiconductor fabrication process,0,C23C|H01L
10930507,2021-02-23,Reduce well dopant loss in FinFETs through co-implantation,0,H01L|H10B|H10D
10930505,2021-02-23,Methods for integrated circuit design and fabrication,0,H01L
10930502,2021-02-23,Blocking structures on isolation structures,0,H01L|H10D
10930498,2021-02-23,Methods for producing nanowire stack GAA device with inner spacer,3,B82Y|H01L|H10D
10930495,2021-02-23,Integrated circuits with doped gate dielectrics,3,H01L|H10D
10929588,2021-02-23,"Integrated circuit layout, structure, system, and methods",2,G06F|G11C|H01L|H10B|H10D
10928590,2021-02-23,Methods of forming photonic devices,1,G02B|H01L
10924107,2021-02-16,Low static current semiconductor device,0,H01L|H02M|H03K
10923659,2021-02-16,Wafers for use in aligning nanotubes and methods of making and using the same,1,C01B|C23C|H01L|H10K
10923598,2021-02-16,Gate-all-around structure and methods of forming the same,5,B82Y|H01L|H10D
10923581,2021-02-16,Method for forming semiconductor structure,0,H01L|H10D
10923576,2021-02-16,Atomic layer deposition methods and structures thereof,2,H01L|H10D
10923573,2021-02-16,Forming metal contacts on metal gates,4,H01L|H10D
10923566,2021-02-16,Semiconductor structures and methods of forming the same,0,B82Y|H01L|H10D
10923565,2021-02-16,Self-aligned contact air gap formation,2,H01L|H10D
10923503,2021-02-16,Semiconductor-on-insulator (SOI) substrate comprising a trap-rich layer with small grain sizes,1,H01L|H10D|H10F
10923483,2021-02-16,EFuse,3,G11C|H01L|H10B
10923467,2021-02-16,Series resistor over drain region in high voltage device,0,H01L|H10D
10923438,2021-02-16,Package structure and method for forming the same,2,H01L
10923431,2021-02-16,Method for forming a 3D IC architecture including forming a first die on a first side of a first interconnect structure and a second die in an opening formed in a second side,0,H01L
10923426,2021-02-16,Standard-cell layout structure with horn power and smart metal cut,0,H01L|H10D
10923424,2021-02-16,Interconnect structure with air-gaps,0,H01L
10923423,2021-02-16,Interconnect structure for semiconductor devices,0,H01L
10923421,2021-02-16,Package structure and method of manufacturing the same,0,H01L
10923417,2021-02-16,Integrated fan-out package with 3D magnetic core inductor,3,H01L|H10D
10923416,2021-02-16,Interconnect structure with insulation layer and method of forming the same,0,H01L
10923393,2021-02-16,Contacts and interconnect structures in field-effect transistors,1,H01L|H10D
10923391,2021-02-16,Semiconductor device with contact pad,3,H01L
10923355,2021-02-16,Methods and systems for dopant activation using microwave radiation,0,H01L|H05B|H10D
10923353,2021-02-16,Fin field effect transistor (FinFET) device with controlled end-to-end critical dimension and method for forming the same,0,H01L|H10D
10922470,2021-02-16,Method and system of forming semiconductor device,1,G06F
10922466,2021-02-16,Cell layout of semiconductor device,2,G06F
10922464,2021-02-16,RC tool accuracy time reduction,0,G06F|G06N|H01L
10920105,2021-02-16,Materials and methods for chemical mechanical polishing of ruthenium-containing materials,0,C09G|H01L|H10D
10916656,2021-02-09,MOS devices having epitaxy regions with reduced facets,0,H01L|H10D
10916551,2021-02-09,Memory cell structure,2,G11C|H01L|H10B|H10D
10916546,2021-02-09,Enhanced channel strain to reduce contact resistance in NMOS FET devices,1,H01L|H10D
10916529,2021-02-09,Electronics card including multi-chip module,0,H01L
10916519,2021-02-09,Method for manufacturing semiconductor package with connection structures including via groups,0,H01L
10916517,2021-02-09,Redistribution layer metallic structure and method,0,H01L
10916502,2021-02-09,Semiconductor device and manufacturing method thereof,2,H01L
10916498,2021-02-09,Interconnect structure for logic circuit,0,G06F|H01L|H10D
10916488,2021-02-09,Semiconductor package having thermal conductive pattern surrounding the semiconductor die,6,H01L
10916481,2021-02-09,Thickness sensor for conductive features,0,B24B|G01B|H01L
10916477,2021-02-09,Fin field-effect transistor devices and methods of forming the same,9,H01L|H10D
10916475,2021-02-09,Semiconductor device and a method for fabricating the same,0,H01L|H10D
10916473,2021-02-09,Method of cleaning wafer after CMP,0,H01L
10916469,2021-02-09,Systems and methods for a semiconductor structure having multiple semiconductor-device layers,0,H01L|H10D
10916450,2021-02-09,Package of integrated circuits having a light-to-heat-conversion coating material,3,H01L
10916443,2021-02-09,Spacer-damage-free etching,0,H01L
10916416,2021-02-09,Semiconductor wafer with modified surface and fabrication method thereof,0,H01J|H01L|H10D
10916305,2021-02-09,RRAM-based monotonic counter,0,G06F|G11C
10916286,2021-02-09,Assisted write method for MRAM testing and field applications,2,G11C|H01F|H01L|H10N
10915090,2021-02-09,Synchronized parallel tile computation for large area lithography simulation,2,G03F|G05B|G06F|G21K|Y02P
10915017,2021-02-09,Multi-function overlay marks for reducing noise and extracting focus and critical dimension information,1,G03F|H01L
10914895,2021-02-09,Package structure and manufacturing method thereof,3,G02B|H01L
10912194,2021-02-02,Printed circuit board,0,H01B|H01L|H05K
10911272,2021-02-02,Multi-tap decision feed-forward equalizer with precursor and postcursor taps,7,H03K|H04L
10910560,2021-02-02,RRAM structure,4,H01L|H10B|H10N
10910483,2021-02-02,Fin diode structure and methods thereof,0,H01L|H10D
10910479,2021-02-02,Gate feature in FinFET device,0,H01L|H10D
10910466,2021-02-02,Process for tuning via profile in dielectric material,1,H01L|H10D
10910375,2021-02-02,Semiconductor device and method of fabrication thereof,4,B82Y|H01L|H10D
10910365,2021-02-02,Structure and method for cooling three-dimensional integrated circuits,0,H01L|H10D|H10N
10910321,2021-02-02,Semiconductor device and method of making the same,1,H01F|H01L
10910290,2021-02-02,Structures and methods for heat dissipation of semiconductor devices,2,H01L
10910267,2021-02-02,Alignment marks in substrate having through-substrate via (TSV),0,H01L
10910260,2021-02-02,Method for manufacturing semiconductor device,0,H01L|H10B|H10N
10910249,2021-02-02,Systems and methods for automated wafer handling,0,B25J|B65G|G05B|H01L|Y02P
10910223,2021-02-02,Doping through diffusion and epitaxy profile shaping,1,H01L|H10D
10910216,2021-02-02,Low-k dielectric and processes for forming same,0,C23C|H01L
10909297,2021-02-02,Deterministic system for device layout optimization,0,G06F
10909291,2021-02-02,Circuit correction system and method for increasing coverage of scan test,1,G01R|G06F
