OpenROAD 6152e58f84f491089daa6361239468c001e24e34 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GRT-0020] Min routing layer: metal2
[INFO GRT-0021] Max routing layer: metal10
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer metal1  Track-Pitch = 0.1400  line-2-Via Pitch: 0.1350
[INFO GRT-0088] Layer metal2  Track-Pitch = 0.1900  line-2-Via Pitch: 0.1400
[INFO GRT-0088] Layer metal3  Track-Pitch = 0.1400  line-2-Via Pitch: 0.1400
[INFO GRT-0088] Layer metal4  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal5  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal6  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal7  Track-Pitch = 0.8000  line-2-Via Pitch: 0.8000
[INFO GRT-0088] Layer metal8  Track-Pitch = 0.8000  line-2-Via Pitch: 0.8000
[INFO GRT-0088] Layer metal9  Track-Pitch = 1.6000  line-2-Via Pitch: 1.6000
[INFO GRT-0088] Layer metal10 Track-Pitch = 1.6000  line-2-Via Pitch: 1.6000
[INFO GRT-0019] Found 3258 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 257
[INFO GRT-0003] Macros: 0
[INFO GRT-0004] Blockages: 0

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
metal1     Horizontal          0             0          0.00%
metal2     Vertical       397100         74088          81.34%
metal3     Horizontal     541500        146853          72.88%
metal4     Vertical       252700        177940          29.58%
metal5     Horizontal     252700        180495          28.57%
metal6     Vertical       252700        180495          28.57%
metal7     Horizontal      72200         33050          54.22%
metal8     Vertical        72200         36099          50.00%
metal9     Horizontal      36100             0          100.00%
metal10    Vertical        36100             0          100.00%
---------------------------------------------------------------

[INFO GRT-0101] Running extra iterations to remove overflow.
[INFO GRT-0197] Via related to pin nodes: 141339
[INFO GRT-0198] Via related Steiner nodes: 6993
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 165632
[INFO GRT-0112] Final usage 3D: 712508

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
metal1               0             0            0.00%             0 /  0 /  0
metal2           74088         37159           50.16%             0 /  0 /  0
metal3          146853         66749           45.45%             0 /  0 /  0
metal4          177940         55497           31.19%             0 /  0 /  0
metal5          180495         40385           22.37%             0 /  0 /  0
metal6          180495         15339            8.50%             0 /  0 /  0
metal7           33050           471            1.43%             0 /  0 /  0
metal8           36099            12            0.03%             0 /  0 /  0
metal9               0             0            0.00%             0 /  0 /  0
metal10              0             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total           829020        215612           26.01%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 605793 um
[INFO GRT-0014] Routed nets: 30344

==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_47255_/CK ^
   0.22
_47255_/CK ^
   0.18      0.00       0.03


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _47257_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    4.41                           rst_ni (net)
                  0.00    0.00  100.00 ^ input10/A (BUF_X4)
                  0.03    0.04  100.04 ^ input10/Z (BUF_X4)
    16   46.74                           net10 (net)
                  0.03    0.00  100.04 ^ _47257_/RN (DFFR_X2)
                                100.04   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   22.17                           clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.05 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   53.17                           clknet_0_clk_i (net)
                  0.03    0.00    0.05 ^ clkbuf_2_0__f_clk_i/A (BUF_X4)
                  0.03    0.05    0.10 ^ clkbuf_2_0__f_clk_i/Z (BUF_X4)
    10   42.69                           clknet_2_0__leaf_clk_i (net)
                  0.03    0.00    0.10 ^ _38828_/A1 (NAND2_X1)
                  0.01    0.02    0.12 v _38828_/ZN (NAND2_X1)
     1    3.58                           _19037_ (net)
                  0.01    0.00    0.12 v clkbuf_0__19037_/A (BUF_X4)
                  0.01    0.03    0.15 v clkbuf_0__19037_/Z (BUF_X4)
     2    8.46                           clknet_0__19037_ (net)
                  0.01    0.00    0.15 v clkbuf_1_1__f__19037_/A (BUF_X4)
                  0.01    0.03    0.18 v clkbuf_1_1__f__19037_/Z (BUF_X4)
     9   17.12                           clknet_1_1__leaf__19037_ (net)
                  0.01    0.00    0.18 v _38829__459/A (INV_X1)
                  0.01    0.01    0.19 ^ _38829__459/ZN (INV_X1)
     1    1.55                           net1004 (net)
                  0.01    0.00    0.19 ^ _47257_/CK (DFFR_X2)
                          0.00    0.19   clock reconvergence pessimism
                          0.20    0.39   library removal time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                               -100.04   data arrival time
-----------------------------------------------------------------------------
                                 99.65   slack (MET)


Startpoint: _44539_ (negative level-sensitive latch clocked by clk)
Endpoint: _38491_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock source latency
                  0.00    0.00  500.00 v clk_i (in)
     1   21.77                           clk_i (net)
                  0.00    0.00  500.00 v clkbuf_0_clk_i/A (BUF_X4)
                  0.02    0.04  500.04 v clkbuf_0_clk_i/Z (BUF_X4)
     4   51.58                           clknet_0_clk_i (net)
                  0.02    0.00  500.04 v clkbuf_2_0__f_clk_i/A (BUF_X4)
                  0.01    0.04  500.08 v clkbuf_2_0__f_clk_i/Z (BUF_X4)
    10   41.86                           clknet_2_0__leaf_clk_i (net)
                  0.01    0.00  500.08 v _38460_/A1 (NAND2_X1)
                  0.02    0.03  500.11 ^ _38460_/ZN (NAND2_X1)
     1    6.59                           _18995_ (net)
                  0.02    0.00  500.11 ^ clkbuf_0__18995_/A (BUF_X4)
                  0.02    0.04  500.15 ^ clkbuf_0__18995_/Z (BUF_X4)
     8   37.45                           clknet_0__18995_ (net)
                  0.02    0.00  500.15 ^ clkbuf_3_3__f__18995_/A (BUF_X4)
                  0.01    0.03  500.19 ^ clkbuf_3_3__f__18995_/Z (BUF_X4)
     8   17.60                           clknet_3_3__leaf__18995_ (net)
                  0.01    0.00  500.19 ^ _38461__363/A (INV_X1)
                  0.00    0.01  500.19 v _38461__363/ZN (INV_X1)
     1    1.47                           net908 (net)
                  0.00    0.00  500.19 v _44539_/GN (DLL_X1)
                  0.01    0.05  500.24 ^ _44539_/Q (DLL_X1)
     1    1.10                           gen_sub_units_scm[5].sub_unit_i.gen_cg_word_iter[18].cg_i.en_latch (net)
                  0.01    0.00  500.24 ^ _38491_/A2 (AND2_X1)
                                500.24   data arrival time

                        500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock source latency
                  0.00    0.00  500.00 v clk_i (in)
     1   21.77                           clk_i (net)
                  0.00    0.00  500.00 v clkbuf_0_clk_i/A (BUF_X4)
                  0.02    0.04  500.04 v clkbuf_0_clk_i/Z (BUF_X4)
     4   51.58                           clknet_0_clk_i (net)
                  0.02    0.00  500.04 v clkbuf_2_0__f_clk_i/A (BUF_X4)
                  0.01    0.04  500.08 v clkbuf_2_0__f_clk_i/Z (BUF_X4)
    10   41.86                           clknet_2_0__leaf_clk_i (net)
                  0.01    0.00  500.08 v _38460_/A1 (NAND2_X1)
                  0.02    0.03  500.11 ^ _38460_/ZN (NAND2_X1)
     1    6.59                           _18995_ (net)
                  0.02    0.00  500.11 ^ clkbuf_0__18995_/A (BUF_X4)
                  0.02    0.04  500.15 ^ clkbuf_0__18995_/Z (BUF_X4)
     8   37.45                           clknet_0__18995_ (net)
                  0.02    0.00  500.15 ^ clkbuf_3_2__f__18995_/A (BUF_X4)
                  0.02    0.04  500.19 ^ clkbuf_3_2__f__18995_/Z (BUF_X4)
    13   27.90                           clknet_3_2__leaf__18995_ (net)
                  0.02    0.00  500.19 ^ _38461__335/A (INV_X1)
                  0.01    0.01  500.20 v _38461__335/ZN (INV_X1)
     1    1.44                           net880 (net)
                  0.01    0.00  500.20 v _38491_/A1 (AND2_X1)
                          0.00  500.20   clock reconvergence pessimism
                          0.00  500.20   clock gating hold time
                                500.20   data required time
-----------------------------------------------------------------------------
                                500.20   data required time
                               -500.24   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: _47262_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _47262_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   22.17                           clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.05 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   53.17                           clknet_0_clk_i (net)
                  0.03    0.00    0.05 ^ clkbuf_2_0__f_clk_i/A (BUF_X4)
                  0.03    0.05    0.10 ^ clkbuf_2_0__f_clk_i/Z (BUF_X4)
    10   42.69                           clknet_2_0__leaf_clk_i (net)
                  0.03    0.00    0.10 ^ _38828_/A1 (NAND2_X1)
                  0.01    0.02    0.12 v _38828_/ZN (NAND2_X1)
     1    3.58                           _19037_ (net)
                  0.01    0.00    0.12 v clkbuf_0__19037_/A (BUF_X4)
                  0.01    0.03    0.15 v clkbuf_0__19037_/Z (BUF_X4)
     2    8.46                           clknet_0__19037_ (net)
                  0.01    0.00    0.15 v clkbuf_1_0__f__19037_/A (BUF_X4)
                  0.01    0.03    0.17 v clkbuf_1_0__f__19037_/Z (BUF_X4)
     7   13.57                           clknet_1_0__leaf__19037_ (net)
                  0.01    0.00    0.17 v _38829__454/A (INV_X1)
                  0.01    0.01    0.18 ^ _38829__454/ZN (INV_X1)
     1    1.41                           net999 (net)
                  0.01    0.00    0.18 ^ _47262_/CK (DFFR_X2)
                  0.01    0.10    0.29 v _47262_/Q (DFFR_X2)
     3   13.52                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[10] (net)
                  0.01    0.00    0.29 v _38919_/A (MUX2_X1)
                  0.01    0.06    0.35 v _38919_/Z (MUX2_X1)
     1    1.65                           _00539_ (net)
                  0.01    0.00    0.35 v _47262_/D (DFFR_X2)
                                  0.35   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   22.17                           clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.05 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   53.17                           clknet_0_clk_i (net)
                  0.03    0.00    0.05 ^ clkbuf_2_0__f_clk_i/A (BUF_X4)
                  0.03    0.05    0.10 ^ clkbuf_2_0__f_clk_i/Z (BUF_X4)
    10   42.69                           clknet_2_0__leaf_clk_i (net)
                  0.03    0.00    0.10 ^ _38828_/A1 (NAND2_X1)
                  0.01    0.02    0.12 v _38828_/ZN (NAND2_X1)
     1    3.58                           _19037_ (net)
                  0.01    0.00    0.12 v clkbuf_0__19037_/A (BUF_X4)
                  0.01    0.03    0.15 v clkbuf_0__19037_/Z (BUF_X4)
     2    8.46                           clknet_0__19037_ (net)
                  0.01    0.00    0.15 v clkbuf_1_0__f__19037_/A (BUF_X4)
                  0.01    0.03    0.18 v clkbuf_1_0__f__19037_/Z (BUF_X4)
     7   13.57                           clknet_1_0__leaf__19037_ (net)
                  0.01    0.00    0.18 v _38829__454/A (INV_X1)
                  0.01    0.01    0.19 ^ _38829__454/ZN (INV_X1)
     1    1.41                           net999 (net)
                  0.01    0.00    0.19 ^ _47262_/CK (DFFR_X2)
                          0.00    0.18   clock reconvergence pessimism
                          0.00    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -0.35   data arrival time
-----------------------------------------------------------------------------
                                  0.16   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _47252_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    4.41                           rst_ni (net)
                  0.00    0.00  100.00 ^ input10/A (BUF_X4)
                  0.03    0.04  100.04 ^ input10/Z (BUF_X4)
    16   46.74                           net10 (net)
                  0.03    0.00  100.04 ^ _47252_/RN (DFFR_X2)
                                100.04   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock source latency
                  0.00    0.00 1000.00 ^ clk_i (in)
     1   22.17                           clk_i (net)
                  0.00    0.00 1000.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.05 1000.05 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   53.17                           clknet_0_clk_i (net)
                  0.03    0.00 1000.05 ^ clkbuf_2_0__f_clk_i/A (BUF_X4)
                  0.03    0.05 1000.10 ^ clkbuf_2_0__f_clk_i/Z (BUF_X4)
    10   42.69                           clknet_2_0__leaf_clk_i (net)
                  0.03    0.00 1000.10 ^ _38828_/A1 (NAND2_X1)
                  0.01    0.02 1000.12 v _38828_/ZN (NAND2_X1)
     1    3.58                           _19037_ (net)
                  0.01    0.00 1000.12 v clkbuf_0__19037_/A (BUF_X4)
                  0.01    0.03 1000.15 v clkbuf_0__19037_/Z (BUF_X4)
     2    8.46                           clknet_0__19037_ (net)
                  0.01    0.00 1000.15 v clkbuf_1_0__f__19037_/A (BUF_X4)
                  0.01    0.03 1000.17 v clkbuf_1_0__f__19037_/Z (BUF_X4)
     7   13.57                           clknet_1_0__leaf__19037_ (net)
                  0.01    0.00 1000.17 v _38829__464/A (INV_X1)
                  0.01    0.01 1000.18 ^ _38829__464/ZN (INV_X1)
     1    1.29                           net1009 (net)
                  0.01    0.00 1000.18 ^ _47252_/CK (DFFR_X2)
                          0.00 1000.18   clock reconvergence pessimism
                          0.06 1000.25   library recovery time
                               1000.25   data required time
-----------------------------------------------------------------------------
                               1000.25   data required time
                               -100.04   data arrival time
-----------------------------------------------------------------------------
                                900.20   slack (MET)


Startpoint: _40178_ (negative level-sensitive latch clocked by clk)
Endpoint: _37891_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock source latency
                  0.00    0.00  500.00 v clk_i (in)
     1   21.77                           clk_i (net)
                  0.00    0.00  500.00 v clkbuf_0_clk_i/A (BUF_X4)
                  0.02    0.04  500.04 v clkbuf_0_clk_i/Z (BUF_X4)
     4   51.58                           clknet_0_clk_i (net)
                  0.02    0.00  500.04 v clkbuf_2_1__f_clk_i/A (BUF_X4)
                  0.01    0.03  500.08 v clkbuf_2_1__f_clk_i/Z (BUF_X4)
     8   25.91                           clknet_2_1__leaf_clk_i (net)
                  0.01    0.00  500.08 v _37862_/A1 (NAND2_X1)
                  0.03    0.03  500.11 ^ _37862_/ZN (NAND2_X1)
     1    9.20                           _18925_ (net)
                  0.03    0.00  500.11 ^ clkbuf_0__18925_/A (BUF_X4)
                  0.02    0.04  500.15 ^ clkbuf_0__18925_/Z (BUF_X4)
     8   38.22                           clknet_0__18925_ (net)
                  0.02    0.00  500.16 ^ clkbuf_3_4__f__18925_/A (BUF_X4)
                  0.01    0.03  500.19 ^ clkbuf_3_4__f__18925_/Z (BUF_X4)
     8   18.25                           clknet_3_4__leaf__18925_ (net)
                  0.01    0.00  500.19 ^ _37863__890/A (INV_X1)
                  0.00    0.01  500.20 v _37863__890/ZN (INV_X1)
     1    1.28                           net1435 (net)
                  0.00    0.00  500.20 v _40178_/GN (DLL_X1)
                  0.01    0.08  500.27 v _40178_/Q (DLL_X1)
     1    4.00                           gen_sub_units_scm[13].sub_unit_i.gen_cg_word_iter[19].cg_i.en_latch (net)
                  0.01    0.00  500.27 v _37891_/A2 (AND2_X1)
                                500.27   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock source latency
                  0.00    0.00 1000.00 ^ clk_i (in)
     1   22.17                           clk_i (net)
                  0.00    0.00 1000.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.05 1000.05 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   53.17                           clknet_0_clk_i (net)
                  0.03    0.00 1000.05 ^ clkbuf_2_1__f_clk_i/A (BUF_X4)
                  0.02    0.04 1000.09 ^ clkbuf_2_1__f_clk_i/Z (BUF_X4)
     8   26.58                           clknet_2_1__leaf_clk_i (net)
                  0.02    0.00 1000.09 ^ _37862_/A1 (NAND2_X1)
                  0.02    0.03 1000.12 v _37862_/ZN (NAND2_X1)
     1    8.80                           _18925_ (net)
                  0.02    0.00 1000.12 v clkbuf_0__18925_/A (BUF_X4)
                  0.01    0.04 1000.16 v clkbuf_0__18925_/Z (BUF_X4)
     8   35.04                           clknet_0__18925_ (net)
                  0.01    0.00 1000.16 v clkbuf_3_1__f__18925_/A (BUF_X4)
                  0.01    0.03 1000.19 v clkbuf_3_1__f__18925_/Z (BUF_X4)
     6   12.21                           clknet_3_1__leaf__18925_ (net)
                  0.01    0.00 1000.19 v _37863__862/A (INV_X1)
                  0.01    0.01 1000.20 ^ _37863__862/ZN (INV_X1)
     1    1.25                           net1407 (net)
                  0.01    0.00 1000.20 ^ _37891_/A1 (AND2_X1)
                          0.00 1000.20   clock reconvergence pessimism
                          0.00 1000.20   clock gating setup time
                               1000.20   data required time
-----------------------------------------------------------------------------
                               1000.20   data required time
                               -500.27   data arrival time
-----------------------------------------------------------------------------
                                499.93   slack (MET)


Startpoint: _47263_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _47023_ (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   22.17                           clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.05 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   53.17                           clknet_0_clk_i (net)
                  0.03    0.00    0.05 ^ clkbuf_2_0__f_clk_i/A (BUF_X4)
                  0.03    0.05    0.10 ^ clkbuf_2_0__f_clk_i/Z (BUF_X4)
    10   42.69                           clknet_2_0__leaf_clk_i (net)
                  0.03    0.00    0.10 ^ _38828_/A1 (NAND2_X1)
                  0.01    0.02    0.12 v _38828_/ZN (NAND2_X1)
     1    3.58                           _19037_ (net)
                  0.01    0.00    0.12 v clkbuf_0__19037_/A (BUF_X4)
                  0.01    0.03    0.15 v clkbuf_0__19037_/Z (BUF_X4)
     2    8.46                           clknet_0__19037_ (net)
                  0.01    0.00    0.15 v clkbuf_1_0__f__19037_/A (BUF_X4)
                  0.01    0.03    0.18 v clkbuf_1_0__f__19037_/Z (BUF_X4)
     7   13.57                           clknet_1_0__leaf__19037_ (net)
                  0.01    0.00    0.18 v _38829__453/A (INV_X1)
                  0.01    0.01    0.19 ^ _38829__453/ZN (INV_X1)
     1    1.26                           net998 (net)
                  0.01    0.00    0.19 ^ _47263_/CK (DFFR_X2)
                  0.11    0.22    0.41 ^ _47263_/Q (DFFR_X2)
    34  102.32                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[11] (net)
                  0.11    0.01    0.42 ^ max_length116/A (BUF_X16)
                  0.02    0.04    0.46 ^ max_length116/Z (BUF_X16)
    37  117.02                           net116 (net)
                  0.02    0.00    0.46 ^ max_length112/A (BUF_X32)
                  0.01    0.02    0.48 ^ max_length112/Z (BUF_X32)
    66  125.24                           net112 (net)
                  0.04    0.03    0.51 ^ max_cap111/A (BUF_X16)
                  0.01    0.03    0.54 ^ max_cap111/Z (BUF_X16)
    49   97.09                           net111 (net)
                  0.01    0.01    0.55 ^ max_length110/A (BUF_X16)
                  0.01    0.02    0.58 ^ max_length110/Z (BUF_X16)
    39   91.25                           net110 (net)
                  0.02    0.02    0.59 ^ max_length109/A (BUF_X16)
                  0.01    0.03    0.62 ^ max_length109/Z (BUF_X16)
    65  120.84                           net109 (net)
                  0.05    0.04    0.66 ^ _47023_/D (DLH_X1)
                                  0.66   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   22.17                           clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.05 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   53.17                           clknet_0_clk_i (net)
                  0.03    0.01    0.05 ^ clkbuf_2_2__f_clk_i/A (BUF_X4)
                  0.03    0.05    0.10 ^ clkbuf_2_2__f_clk_i/Z (BUF_X4)
     9   44.54                           clknet_2_2__leaf_clk_i (net)
                  0.03    0.00    0.10 ^ _38759_/A1 (NAND2_X1)
                  0.02    0.03    0.14 v _38759_/ZN (NAND2_X1)
     1    9.03                           _19029_ (net)
                  0.02    0.00    0.14 v clkbuf_0__19029_/A (BUF_X4)
                  0.01    0.04    0.18 v clkbuf_0__19029_/Z (BUF_X4)
     8   31.74                           clknet_0__19029_ (net)
                  0.01    0.00    0.18 v clkbuf_3_1__f__19029_/A (BUF_X4)
                  0.01    0.03    0.21 v clkbuf_3_1__f__19029_/Z (BUF_X4)
     6   12.61                           clknet_3_1__leaf__19029_ (net)
                  0.01    0.00    0.21 v _38760__66/A (INV_X1)
                  0.01    0.01    0.22 ^ _38760__66/ZN (INV_X1)
     1    1.26                           net611 (net)
                  0.01    0.00    0.22 ^ _38806_/A1 (AND2_X1)
                  0.01    0.04    0.25 ^ _38806_/ZN (AND2_X1)
     1    4.08                           gen_sub_units_scm[9].sub_unit_i.gen_cg_word_iter[11].cg_i.clk_o (net)
                  0.01    0.00    0.25 ^ clkbuf_0_gen_sub_units_scm[9].sub_unit_i.gen_cg_word_iter[11].cg_i.clk_o/A (BUF_X4)
                  0.01    0.02    0.28 ^ clkbuf_0_gen_sub_units_scm[9].sub_unit_i.gen_cg_word_iter[11].cg_i.clk_o/Z (BUF_X4)
     2    8.72                           clknet_0_gen_sub_units_scm[9].sub_unit_i.gen_cg_word_iter[11].cg_i.clk_o (net)
                  0.01    0.00    0.28 ^ clkbuf_1_0__f_gen_sub_units_scm[9].sub_unit_i.gen_cg_word_iter[11].cg_i.clk_o/A (BUF_X4)
                  0.01    0.02    0.30 ^ clkbuf_1_0__f_gen_sub_units_scm[9].sub_unit_i.gen_cg_word_iter[11].cg_i.clk_o/Z (BUF_X4)
     9   12.05                           clknet_1_0__leaf_gen_sub_units_scm[9].sub_unit_i.gen_cg_word_iter[11].cg_i.clk_o (net)
                  0.01    0.00    0.30 ^ _47023_/G (DLH_X1)
                          0.00    0.30   clock reconvergence pessimism
                          0.36    0.66   time borrowed from endpoint
                                  0.66   data required time
-----------------------------------------------------------------------------
                                  0.66   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk nominal pulse width               500.00
clock latency difference               -0.02
library setup time                     -0.02
--------------------------------------------
max time borrow                       499.96
actual time borrow                      0.36
--------------------------------------------



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _47252_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    4.41                           rst_ni (net)
                  0.00    0.00  100.00 ^ input10/A (BUF_X4)
                  0.03    0.04  100.04 ^ input10/Z (BUF_X4)
    16   46.74                           net10 (net)
                  0.03    0.00  100.04 ^ _47252_/RN (DFFR_X2)
                                100.04   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock source latency
                  0.00    0.00 1000.00 ^ clk_i (in)
     1   22.17                           clk_i (net)
                  0.00    0.00 1000.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.05 1000.05 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   53.17                           clknet_0_clk_i (net)
                  0.03    0.00 1000.05 ^ clkbuf_2_0__f_clk_i/A (BUF_X4)
                  0.03    0.05 1000.10 ^ clkbuf_2_0__f_clk_i/Z (BUF_X4)
    10   42.69                           clknet_2_0__leaf_clk_i (net)
                  0.03    0.00 1000.10 ^ _38828_/A1 (NAND2_X1)
                  0.01    0.02 1000.12 v _38828_/ZN (NAND2_X1)
     1    3.58                           _19037_ (net)
                  0.01    0.00 1000.12 v clkbuf_0__19037_/A (BUF_X4)
                  0.01    0.03 1000.15 v clkbuf_0__19037_/Z (BUF_X4)
     2    8.46                           clknet_0__19037_ (net)
                  0.01    0.00 1000.15 v clkbuf_1_0__f__19037_/A (BUF_X4)
                  0.01    0.03 1000.17 v clkbuf_1_0__f__19037_/Z (BUF_X4)
     7   13.57                           clknet_1_0__leaf__19037_ (net)
                  0.01    0.00 1000.17 v _38829__464/A (INV_X1)
                  0.01    0.01 1000.18 ^ _38829__464/ZN (INV_X1)
     1    1.29                           net1009 (net)
                  0.01    0.00 1000.18 ^ _47252_/CK (DFFR_X2)
                          0.00 1000.18   clock reconvergence pessimism
                          0.06 1000.25   library recovery time
                               1000.25   data required time
-----------------------------------------------------------------------------
                               1000.25   data required time
                               -100.04   data arrival time
-----------------------------------------------------------------------------
                                900.20   slack (MET)


Startpoint: _40178_ (negative level-sensitive latch clocked by clk)
Endpoint: _37891_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock source latency
                  0.00    0.00  500.00 v clk_i (in)
     1   21.77                           clk_i (net)
                  0.00    0.00  500.00 v clkbuf_0_clk_i/A (BUF_X4)
                  0.02    0.04  500.04 v clkbuf_0_clk_i/Z (BUF_X4)
     4   51.58                           clknet_0_clk_i (net)
                  0.02    0.00  500.04 v clkbuf_2_1__f_clk_i/A (BUF_X4)
                  0.01    0.03  500.08 v clkbuf_2_1__f_clk_i/Z (BUF_X4)
     8   25.91                           clknet_2_1__leaf_clk_i (net)
                  0.01    0.00  500.08 v _37862_/A1 (NAND2_X1)
                  0.03    0.03  500.11 ^ _37862_/ZN (NAND2_X1)
     1    9.20                           _18925_ (net)
                  0.03    0.00  500.11 ^ clkbuf_0__18925_/A (BUF_X4)
                  0.02    0.04  500.15 ^ clkbuf_0__18925_/Z (BUF_X4)
     8   38.22                           clknet_0__18925_ (net)
                  0.02    0.00  500.16 ^ clkbuf_3_4__f__18925_/A (BUF_X4)
                  0.01    0.03  500.19 ^ clkbuf_3_4__f__18925_/Z (BUF_X4)
     8   18.25                           clknet_3_4__leaf__18925_ (net)
                  0.01    0.00  500.19 ^ _37863__890/A (INV_X1)
                  0.00    0.01  500.20 v _37863__890/ZN (INV_X1)
     1    1.28                           net1435 (net)
                  0.00    0.00  500.20 v _40178_/GN (DLL_X1)
                  0.01    0.08  500.27 v _40178_/Q (DLL_X1)
     1    4.00                           gen_sub_units_scm[13].sub_unit_i.gen_cg_word_iter[19].cg_i.en_latch (net)
                  0.01    0.00  500.27 v _37891_/A2 (AND2_X1)
                                500.27   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock source latency
                  0.00    0.00 1000.00 ^ clk_i (in)
     1   22.17                           clk_i (net)
                  0.00    0.00 1000.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.05 1000.05 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   53.17                           clknet_0_clk_i (net)
                  0.03    0.00 1000.05 ^ clkbuf_2_1__f_clk_i/A (BUF_X4)
                  0.02    0.04 1000.09 ^ clkbuf_2_1__f_clk_i/Z (BUF_X4)
     8   26.58                           clknet_2_1__leaf_clk_i (net)
                  0.02    0.00 1000.09 ^ _37862_/A1 (NAND2_X1)
                  0.02    0.03 1000.12 v _37862_/ZN (NAND2_X1)
     1    8.80                           _18925_ (net)
                  0.02    0.00 1000.12 v clkbuf_0__18925_/A (BUF_X4)
                  0.01    0.04 1000.16 v clkbuf_0__18925_/Z (BUF_X4)
     8   35.04                           clknet_0__18925_ (net)
                  0.01    0.00 1000.16 v clkbuf_3_1__f__18925_/A (BUF_X4)
                  0.01    0.03 1000.19 v clkbuf_3_1__f__18925_/Z (BUF_X4)
     6   12.21                           clknet_3_1__leaf__18925_ (net)
                  0.01    0.00 1000.19 v _37863__862/A (INV_X1)
                  0.01    0.01 1000.20 ^ _37863__862/ZN (INV_X1)
     1    1.25                           net1407 (net)
                  0.01    0.00 1000.20 ^ _37891_/A1 (AND2_X1)
                          0.00 1000.20   clock reconvergence pessimism
                          0.00 1000.20   clock gating setup time
                               1000.20   data required time
-----------------------------------------------------------------------------
                               1000.20   data required time
                               -500.27   data arrival time
-----------------------------------------------------------------------------
                                499.93   slack (MET)


Startpoint: _47263_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _47023_ (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   22.17                           clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.05 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   53.17                           clknet_0_clk_i (net)
                  0.03    0.00    0.05 ^ clkbuf_2_0__f_clk_i/A (BUF_X4)
                  0.03    0.05    0.10 ^ clkbuf_2_0__f_clk_i/Z (BUF_X4)
    10   42.69                           clknet_2_0__leaf_clk_i (net)
                  0.03    0.00    0.10 ^ _38828_/A1 (NAND2_X1)
                  0.01    0.02    0.12 v _38828_/ZN (NAND2_X1)
     1    3.58                           _19037_ (net)
                  0.01    0.00    0.12 v clkbuf_0__19037_/A (BUF_X4)
                  0.01    0.03    0.15 v clkbuf_0__19037_/Z (BUF_X4)
     2    8.46                           clknet_0__19037_ (net)
                  0.01    0.00    0.15 v clkbuf_1_0__f__19037_/A (BUF_X4)
                  0.01    0.03    0.18 v clkbuf_1_0__f__19037_/Z (BUF_X4)
     7   13.57                           clknet_1_0__leaf__19037_ (net)
                  0.01    0.00    0.18 v _38829__453/A (INV_X1)
                  0.01    0.01    0.19 ^ _38829__453/ZN (INV_X1)
     1    1.26                           net998 (net)
                  0.01    0.00    0.19 ^ _47263_/CK (DFFR_X2)
                  0.11    0.22    0.41 ^ _47263_/Q (DFFR_X2)
    34  102.32                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[11] (net)
                  0.11    0.01    0.42 ^ max_length116/A (BUF_X16)
                  0.02    0.04    0.46 ^ max_length116/Z (BUF_X16)
    37  117.02                           net116 (net)
                  0.02    0.00    0.46 ^ max_length112/A (BUF_X32)
                  0.01    0.02    0.48 ^ max_length112/Z (BUF_X32)
    66  125.24                           net112 (net)
                  0.04    0.03    0.51 ^ max_cap111/A (BUF_X16)
                  0.01    0.03    0.54 ^ max_cap111/Z (BUF_X16)
    49   97.09                           net111 (net)
                  0.01    0.01    0.55 ^ max_length110/A (BUF_X16)
                  0.01    0.02    0.58 ^ max_length110/Z (BUF_X16)
    39   91.25                           net110 (net)
                  0.02    0.02    0.59 ^ max_length109/A (BUF_X16)
                  0.01    0.03    0.62 ^ max_length109/Z (BUF_X16)
    65  120.84                           net109 (net)
                  0.05    0.04    0.66 ^ _47023_/D (DLH_X1)
                                  0.66   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   22.17                           clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.05    0.05 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   53.17                           clknet_0_clk_i (net)
                  0.03    0.01    0.05 ^ clkbuf_2_2__f_clk_i/A (BUF_X4)
                  0.03    0.05    0.10 ^ clkbuf_2_2__f_clk_i/Z (BUF_X4)
     9   44.54                           clknet_2_2__leaf_clk_i (net)
                  0.03    0.00    0.10 ^ _38759_/A1 (NAND2_X1)
                  0.02    0.03    0.14 v _38759_/ZN (NAND2_X1)
     1    9.03                           _19029_ (net)
                  0.02    0.00    0.14 v clkbuf_0__19029_/A (BUF_X4)
                  0.01    0.04    0.18 v clkbuf_0__19029_/Z (BUF_X4)
     8   31.74                           clknet_0__19029_ (net)
                  0.01    0.00    0.18 v clkbuf_3_1__f__19029_/A (BUF_X4)
                  0.01    0.03    0.21 v clkbuf_3_1__f__19029_/Z (BUF_X4)
     6   12.61                           clknet_3_1__leaf__19029_ (net)
                  0.01    0.00    0.21 v _38760__66/A (INV_X1)
                  0.01    0.01    0.22 ^ _38760__66/ZN (INV_X1)
     1    1.26                           net611 (net)
                  0.01    0.00    0.22 ^ _38806_/A1 (AND2_X1)
                  0.01    0.04    0.25 ^ _38806_/ZN (AND2_X1)
     1    4.08                           gen_sub_units_scm[9].sub_unit_i.gen_cg_word_iter[11].cg_i.clk_o (net)
                  0.01    0.00    0.25 ^ clkbuf_0_gen_sub_units_scm[9].sub_unit_i.gen_cg_word_iter[11].cg_i.clk_o/A (BUF_X4)
                  0.01    0.02    0.28 ^ clkbuf_0_gen_sub_units_scm[9].sub_unit_i.gen_cg_word_iter[11].cg_i.clk_o/Z (BUF_X4)
     2    8.72                           clknet_0_gen_sub_units_scm[9].sub_unit_i.gen_cg_word_iter[11].cg_i.clk_o (net)
                  0.01    0.00    0.28 ^ clkbuf_1_0__f_gen_sub_units_scm[9].sub_unit_i.gen_cg_word_iter[11].cg_i.clk_o/A (BUF_X4)
                  0.01    0.02    0.30 ^ clkbuf_1_0__f_gen_sub_units_scm[9].sub_unit_i.gen_cg_word_iter[11].cg_i.clk_o/Z (BUF_X4)
     9   12.05                           clknet_1_0__leaf_gen_sub_units_scm[9].sub_unit_i.gen_cg_word_iter[11].cg_i.clk_o (net)
                  0.01    0.00    0.30 ^ _47023_/G (DLH_X1)
                          0.00    0.30   clock reconvergence pessimism
                          0.36    0.66   time borrowed from endpoint
                                  0.66   data required time
-----------------------------------------------------------------------------
                                  0.66   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk nominal pulse width               500.00
clock latency difference               -0.02
library setup time                     -0.02
--------------------------------------------
max time borrow                       499.96
actual time borrow                      0.36
--------------------------------------------



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_19268_/ZN                             63.32   74.71  -11.39 (VIOLATED)
_47253_/Q                             120.85  130.11   -9.26 (VIOLATED)
_19327_/ZN                             63.32   72.01   -8.69 (VIOLATED)
_19616_/ZN                            106.81  114.71   -7.90 (VIOLATED)
_37935_/ZN                            101.01  107.71   -6.70 (VIOLATED)
_19272_/ZN                            106.81  112.55   -5.74 (VIOLATED)
_19316_/ZN                             63.32   68.67   -5.34 (VIOLATED)
_19286_/ZN                            106.81  109.84   -3.03 (VIOLATED)
_47259_/Q                             120.85  123.64   -2.79 (VIOLATED)
_38009_/ZN                            101.01  102.81   -1.80 (VIOLATED)
_19319_/ZN                            106.81  108.50   -1.69 (VIOLATED)
_19247_/ZN                             63.32   64.80   -1.47 (VIOLATED)
_19234_/ZN                             63.32   64.41   -1.09 (VIOLATED)
_19357_/ZN                             63.32   64.32   -1.00 (VIOLATED)
_38158_/ZN                            101.01  101.54   -0.52 (VIOLATED)


==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
0.05654170364141464

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2848

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
-11.389307022094727

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
63.32400131225586

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.1799

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 15

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
0.6605

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.95e-05   1.64e-06   2.69e-04   3.00e-04  28.5%
Combinational          3.71e-05   3.50e-05   6.81e-04   7.53e-04  71.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.66e-05   3.67e-05   9.50e-04   1.05e-03 100.0%
                           6.3%       3.5%      90.2%

==========================================================================
global route report_design_area
--------------------------------------------------------------------------
Design area 46376 u^2 31% utilization.
Core area = 590360400000


==========================================================================
check_antennas
--------------------------------------------------------------------------
[WARNING ANT-0011] -report_violating_nets is deprecated.
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO FLW-0007] clock clk period 1000.000000
[INFO FLW-0008] Clock clk period 950.000
[INFO FLW-0009] Clock clk slack 0.000
[INFO FLW-0011] Path endpoint count 9314
Elapsed time: 0:13.29[h:]min:sec. CPU time: user 13.06 sys 0.22 (99%). Peak memory: 474780KB.
