{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632666901212 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632666901212 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 26 20:05:01 2021 " "Processing started: Sun Sep 26 20:05:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632666901212 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632666901212 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MUX_4bit -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off MUX_4bit -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632666901212 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632666901516 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632666901516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "D:/EE214/hw2/MUX_4bit/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632666909227 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "D:/EE214/hw2/MUX_4bit/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632666909227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632666909227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "D:/EE214/hw2/MUX_4bit/DUT.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632666909227 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "D:/EE214/hw2/MUX_4bit/DUT.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632666909227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632666909227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_4bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4bit-structure " "Found design unit 1: MUX_4bit-structure" {  } { { "MUX_4bit.vhdl" "" { Text "D:/EE214/hw2/MUX_4bit/MUX_4bit.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632666909227 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4bit " "Found entity 1: MUX_4bit" {  } { { "MUX_4bit.vhdl" "" { Text "D:/EE214/hw2/MUX_4bit/MUX_4bit.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632666909227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632666909227 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632666909258 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "S 2 4 DUT.vhdl(19) " "VHDL Incomplete Partial Association warning at DUT.vhdl(19): port or argument \"S\" has 2/4 unassociated elements" {  } { { "DUT.vhdl" "" { Text "D:/EE214/hw2/MUX_4bit/DUT.vhdl" 19 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1632666909258 "|DUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4bit MUX_4bit:add_instance " "Elaborating entity \"MUX_4bit\" for hierarchy \"MUX_4bit:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "D:/EE214/hw2/MUX_4bit/DUT.vhdl" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632666909258 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE MUX_4bit.vhdl(19) " "VHDL warning at MUX_4bit.vhdl(19): comparison between unequal length operands always returns FALSE" {  } { { "MUX_4bit.vhdl" "" { Text "D:/EE214/hw2/MUX_4bit/MUX_4bit.vhdl" 19 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632666909258 "|DUT|MUX_4bit:add_instance"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE MUX_4bit.vhdl(22) " "VHDL warning at MUX_4bit.vhdl(22): comparison between unequal length operands always returns FALSE" {  } { { "MUX_4bit.vhdl" "" { Text "D:/EE214/hw2/MUX_4bit/MUX_4bit.vhdl" 22 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632666909258 "|DUT|MUX_4bit:add_instance"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE MUX_4bit.vhdl(25) " "VHDL warning at MUX_4bit.vhdl(25): comparison between unequal length operands always returns FALSE" {  } { { "MUX_4bit.vhdl" "" { Text "D:/EE214/hw2/MUX_4bit/MUX_4bit.vhdl" 25 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632666909258 "|DUT|MUX_4bit:add_instance"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[0\] " "No output dependent on input pin \"input_vector\[0\]\"" {  } { { "DUT.vhdl" "" { Text "D:/EE214/hw2/MUX_4bit/DUT.vhdl" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632666909403 "|DUT|input_vector[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[1\] " "No output dependent on input pin \"input_vector\[1\]\"" {  } { { "DUT.vhdl" "" { Text "D:/EE214/hw2/MUX_4bit/DUT.vhdl" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632666909403 "|DUT|input_vector[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[2\] " "No output dependent on input pin \"input_vector\[2\]\"" {  } { { "DUT.vhdl" "" { Text "D:/EE214/hw2/MUX_4bit/DUT.vhdl" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632666909403 "|DUT|input_vector[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[3\] " "No output dependent on input pin \"input_vector\[3\]\"" {  } { { "DUT.vhdl" "" { Text "D:/EE214/hw2/MUX_4bit/DUT.vhdl" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632666909403 "|DUT|input_vector[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[4\] " "No output dependent on input pin \"input_vector\[4\]\"" {  } { { "DUT.vhdl" "" { Text "D:/EE214/hw2/MUX_4bit/DUT.vhdl" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632666909403 "|DUT|input_vector[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[5\] " "No output dependent on input pin \"input_vector\[5\]\"" {  } { { "DUT.vhdl" "" { Text "D:/EE214/hw2/MUX_4bit/DUT.vhdl" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632666909403 "|DUT|input_vector[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[6\] " "No output dependent on input pin \"input_vector\[6\]\"" {  } { { "DUT.vhdl" "" { Text "D:/EE214/hw2/MUX_4bit/DUT.vhdl" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632666909403 "|DUT|input_vector[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[7\] " "No output dependent on input pin \"input_vector\[7\]\"" {  } { { "DUT.vhdl" "" { Text "D:/EE214/hw2/MUX_4bit/DUT.vhdl" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632666909403 "|DUT|input_vector[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[8\] " "No output dependent on input pin \"input_vector\[8\]\"" {  } { { "DUT.vhdl" "" { Text "D:/EE214/hw2/MUX_4bit/DUT.vhdl" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632666909403 "|DUT|input_vector[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[9\] " "No output dependent on input pin \"input_vector\[9\]\"" {  } { { "DUT.vhdl" "" { Text "D:/EE214/hw2/MUX_4bit/DUT.vhdl" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632666909403 "|DUT|input_vector[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[10\] " "No output dependent on input pin \"input_vector\[10\]\"" {  } { { "DUT.vhdl" "" { Text "D:/EE214/hw2/MUX_4bit/DUT.vhdl" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632666909403 "|DUT|input_vector[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[11\] " "No output dependent on input pin \"input_vector\[11\]\"" {  } { { "DUT.vhdl" "" { Text "D:/EE214/hw2/MUX_4bit/DUT.vhdl" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632666909403 "|DUT|input_vector[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[12\] " "No output dependent on input pin \"input_vector\[12\]\"" {  } { { "DUT.vhdl" "" { Text "D:/EE214/hw2/MUX_4bit/DUT.vhdl" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632666909403 "|DUT|input_vector[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[13\] " "No output dependent on input pin \"input_vector\[13\]\"" {  } { { "DUT.vhdl" "" { Text "D:/EE214/hw2/MUX_4bit/DUT.vhdl" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632666909403 "|DUT|input_vector[13]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1632666909403 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1632666909403 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1632666909403 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1632666909403 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632666909450 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 26 20:05:09 2021 " "Processing ended: Sun Sep 26 20:05:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632666909450 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632666909450 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632666909450 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632666909450 ""}
