// Seed: 2968854784
module module_0;
  tri1 id_1 = {1'b0 == id_1, id_1};
  initial id_1 = 1 <= 1;
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1,
    input wand id_2,
    output supply1 id_3,
    output tri id_4
);
  wire id_6 = ~id_2;
  module_0();
  wor  id_7;
  assign id_3 = id_7 != 1;
endmodule
module module_2;
  id_2(
      .id_0(1), .id_1(id_1.id_1), .id_2(1), .id_3(1)
  ); module_0();
endmodule
