
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//pstree_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401350 <.init>:
  401350:	stp	x29, x30, [sp, #-16]!
  401354:	mov	x29, sp
  401358:	bl	401750 <tigetstr@plt+0x60>
  40135c:	ldp	x29, x30, [sp], #16
  401360:	ret

Disassembly of section .plt:

0000000000401370 <memcpy@plt-0x20>:
  401370:	stp	x16, x30, [sp, #-16]!
  401374:	adrp	x16, 416000 <tigetstr@plt+0x14910>
  401378:	ldr	x17, [x16, #4088]
  40137c:	add	x16, x16, #0xff8
  401380:	br	x17
  401384:	nop
  401388:	nop
  40138c:	nop

0000000000401390 <memcpy@plt>:
  401390:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401394:	ldr	x17, [x16]
  401398:	add	x16, x16, #0x0
  40139c:	br	x17

00000000004013a0 <strlen@plt>:
  4013a0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4013a4:	ldr	x17, [x16, #8]
  4013a8:	add	x16, x16, #0x8
  4013ac:	br	x17

00000000004013b0 <exit@plt>:
  4013b0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4013b4:	ldr	x17, [x16, #16]
  4013b8:	add	x16, x16, #0x10
  4013bc:	br	x17

00000000004013c0 <setupterm@plt>:
  4013c0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4013c4:	ldr	x17, [x16, #24]
  4013c8:	add	x16, x16, #0x18
  4013cc:	br	x17

00000000004013d0 <perror@plt>:
  4013d0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4013d4:	ldr	x17, [x16, #32]
  4013d8:	add	x16, x16, #0x20
  4013dc:	br	x17

00000000004013e0 <tputs@plt>:
  4013e0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4013e4:	ldr	x17, [x16, #40]
  4013e8:	add	x16, x16, #0x28
  4013ec:	br	x17

00000000004013f0 <sprintf@plt>:
  4013f0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4013f4:	ldr	x17, [x16, #48]
  4013f8:	add	x16, x16, #0x30
  4013fc:	br	x17

0000000000401400 <opendir@plt>:
  401400:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401404:	ldr	x17, [x16, #56]
  401408:	add	x16, x16, #0x38
  40140c:	br	x17

0000000000401410 <snprintf@plt>:
  401410:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401414:	ldr	x17, [x16, #64]
  401418:	add	x16, x16, #0x40
  40141c:	br	x17

0000000000401420 <fclose@plt>:
  401420:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401424:	ldr	x17, [x16, #72]
  401428:	add	x16, x16, #0x48
  40142c:	br	x17

0000000000401430 <atoi@plt>:
  401430:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401434:	ldr	x17, [x16, #80]
  401438:	add	x16, x16, #0x50
  40143c:	br	x17

0000000000401440 <getpid@plt>:
  401440:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401444:	ldr	x17, [x16, #88]
  401448:	add	x16, x16, #0x58
  40144c:	br	x17

0000000000401450 <nl_langinfo@plt>:
  401450:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401454:	ldr	x17, [x16, #96]
  401458:	add	x16, x16, #0x60
  40145c:	br	x17

0000000000401460 <fopen@plt>:
  401460:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401464:	ldr	x17, [x16, #104]
  401468:	add	x16, x16, #0x68
  40146c:	br	x17

0000000000401470 <malloc@plt>:
  401470:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401474:	ldr	x17, [x16, #112]
  401478:	add	x16, x16, #0x70
  40147c:	br	x17

0000000000401480 <open@plt>:
  401480:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401484:	ldr	x17, [x16, #120]
  401488:	add	x16, x16, #0x78
  40148c:	br	x17

0000000000401490 <bindtextdomain@plt>:
  401490:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401494:	ldr	x17, [x16, #128]
  401498:	add	x16, x16, #0x80
  40149c:	br	x17

00000000004014a0 <__libc_start_main@plt>:
  4014a0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4014a4:	ldr	x17, [x16, #136]
  4014a8:	add	x16, x16, #0x88
  4014ac:	br	x17

00000000004014b0 <memset@plt>:
  4014b0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4014b4:	ldr	x17, [x16, #144]
  4014b8:	add	x16, x16, #0x90
  4014bc:	br	x17

00000000004014c0 <getpwnam@plt>:
  4014c0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4014c4:	ldr	x17, [x16, #152]
  4014c8:	add	x16, x16, #0x98
  4014cc:	br	x17

00000000004014d0 <tgetent@plt>:
  4014d0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4014d4:	ldr	x17, [x16, #160]
  4014d8:	add	x16, x16, #0xa0
  4014dc:	br	x17

00000000004014e0 <readdir@plt>:
  4014e0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4014e4:	ldr	x17, [x16, #168]
  4014e8:	add	x16, x16, #0xa8
  4014ec:	br	x17

00000000004014f0 <realloc@plt>:
  4014f0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4014f4:	ldr	x17, [x16, #176]
  4014f8:	add	x16, x16, #0xb0
  4014fc:	br	x17

0000000000401500 <closedir@plt>:
  401500:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401504:	ldr	x17, [x16, #184]
  401508:	add	x16, x16, #0xb8
  40150c:	br	x17

0000000000401510 <__stack_chk_fail@plt>:
  401510:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401514:	ldr	x17, [x16, #192]
  401518:	add	x16, x16, #0xc0
  40151c:	br	x17

0000000000401520 <close@plt>:
  401520:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401524:	ldr	x17, [x16, #200]
  401528:	add	x16, x16, #0xc8
  40152c:	br	x17

0000000000401530 <strrchr@plt>:
  401530:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401534:	ldr	x17, [x16, #208]
  401538:	add	x16, x16, #0xd0
  40153c:	br	x17

0000000000401540 <__gmon_start__@plt>:
  401540:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401544:	ldr	x17, [x16, #216]
  401548:	add	x16, x16, #0xd8
  40154c:	br	x17

0000000000401550 <abort@plt>:
  401550:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401554:	ldr	x17, [x16, #224]
  401558:	add	x16, x16, #0xe0
  40155c:	br	x17

0000000000401560 <textdomain@plt>:
  401560:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401564:	ldr	x17, [x16, #232]
  401568:	add	x16, x16, #0xe8
  40156c:	br	x17

0000000000401570 <getopt_long@plt>:
  401570:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401574:	ldr	x17, [x16, #240]
  401578:	add	x16, x16, #0xf0
  40157c:	br	x17

0000000000401580 <strcmp@plt>:
  401580:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401584:	ldr	x17, [x16, #248]
  401588:	add	x16, x16, #0xf8
  40158c:	br	x17

0000000000401590 <getpwuid@plt>:
  401590:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401594:	ldr	x17, [x16, #256]
  401598:	add	x16, x16, #0x100
  40159c:	br	x17

00000000004015a0 <__ctype_b_loc@plt>:
  4015a0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4015a4:	ldr	x17, [x16, #264]
  4015a8:	add	x16, x16, #0x108
  4015ac:	br	x17

00000000004015b0 <strtol@plt>:
  4015b0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4015b4:	ldr	x17, [x16, #272]
  4015b8:	add	x16, x16, #0x110
  4015bc:	br	x17

00000000004015c0 <fread@plt>:
  4015c0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4015c4:	ldr	x17, [x16, #280]
  4015c8:	add	x16, x16, #0x118
  4015cc:	br	x17

00000000004015d0 <free@plt>:
  4015d0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4015d4:	ldr	x17, [x16, #288]
  4015d8:	add	x16, x16, #0x120
  4015dc:	br	x17

00000000004015e0 <getchar@plt>:
  4015e0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4015e4:	ldr	x17, [x16, #296]
  4015e8:	add	x16, x16, #0x128
  4015ec:	br	x17

00000000004015f0 <strchr@plt>:
  4015f0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4015f4:	ldr	x17, [x16, #304]
  4015f8:	add	x16, x16, #0x130
  4015fc:	br	x17

0000000000401600 <read@plt>:
  401600:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401604:	ldr	x17, [x16, #312]
  401608:	add	x16, x16, #0x138
  40160c:	br	x17

0000000000401610 <isatty@plt>:
  401610:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401614:	ldr	x17, [x16, #320]
  401618:	add	x16, x16, #0x140
  40161c:	br	x17

0000000000401620 <tgetstr@plt>:
  401620:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401624:	ldr	x17, [x16, #328]
  401628:	add	x16, x16, #0x148
  40162c:	br	x17

0000000000401630 <__isoc99_sscanf@plt>:
  401630:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401634:	ldr	x17, [x16, #336]
  401638:	add	x16, x16, #0x150
  40163c:	br	x17

0000000000401640 <strncpy@plt>:
  401640:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401644:	ldr	x17, [x16, #344]
  401648:	add	x16, x16, #0x158
  40164c:	br	x17

0000000000401650 <__assert_fail@plt>:
  401650:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401654:	ldr	x17, [x16, #352]
  401658:	add	x16, x16, #0x160
  40165c:	br	x17

0000000000401660 <getenv@plt>:
  401660:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401664:	ldr	x17, [x16, #360]
  401668:	add	x16, x16, #0x168
  40166c:	br	x17

0000000000401670 <putchar@plt>:
  401670:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401674:	ldr	x17, [x16, #368]
  401678:	add	x16, x16, #0x170
  40167c:	br	x17

0000000000401680 <__xstat@plt>:
  401680:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401684:	ldr	x17, [x16, #376]
  401688:	add	x16, x16, #0x178
  40168c:	br	x17

0000000000401690 <gettext@plt>:
  401690:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401694:	ldr	x17, [x16, #384]
  401698:	add	x16, x16, #0x180
  40169c:	br	x17

00000000004016a0 <fprintf@plt>:
  4016a0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4016a4:	ldr	x17, [x16, #392]
  4016a8:	add	x16, x16, #0x188
  4016ac:	br	x17

00000000004016b0 <fgets@plt>:
  4016b0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4016b4:	ldr	x17, [x16, #400]
  4016b8:	add	x16, x16, #0x190
  4016bc:	br	x17

00000000004016c0 <ioctl@plt>:
  4016c0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4016c4:	ldr	x17, [x16, #408]
  4016c8:	add	x16, x16, #0x198
  4016cc:	br	x17

00000000004016d0 <setlocale@plt>:
  4016d0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4016d4:	ldr	x17, [x16, #416]
  4016d8:	add	x16, x16, #0x1a0
  4016dc:	br	x17

00000000004016e0 <ferror@plt>:
  4016e0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4016e4:	ldr	x17, [x16, #424]
  4016e8:	add	x16, x16, #0x1a8
  4016ec:	br	x17

00000000004016f0 <tigetstr@plt>:
  4016f0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4016f4:	ldr	x17, [x16, #432]
  4016f8:	add	x16, x16, #0x1b0
  4016fc:	br	x17

Disassembly of section .text:

0000000000401700 <.text>:
  401700:	mov	x29, #0x0                   	// #0
  401704:	mov	x30, #0x0                   	// #0
  401708:	mov	x5, x0
  40170c:	ldr	x1, [sp]
  401710:	add	x2, sp, #0x8
  401714:	mov	x6, sp
  401718:	movz	x0, #0x0, lsl #48
  40171c:	movk	x0, #0x0, lsl #32
  401720:	movk	x0, #0x40, lsl #16
  401724:	movk	x0, #0x46f4
  401728:	movz	x3, #0x0, lsl #48
  40172c:	movk	x3, #0x0, lsl #32
  401730:	movk	x3, #0x40, lsl #16
  401734:	movk	x3, #0x4f28
  401738:	movz	x4, #0x0, lsl #48
  40173c:	movk	x4, #0x0, lsl #32
  401740:	movk	x4, #0x40, lsl #16
  401744:	movk	x4, #0x4fa8
  401748:	bl	4014a0 <__libc_start_main@plt>
  40174c:	bl	401550 <abort@plt>
  401750:	adrp	x0, 416000 <tigetstr@plt+0x14910>
  401754:	ldr	x0, [x0, #4064]
  401758:	cbz	x0, 401760 <tigetstr@plt+0x70>
  40175c:	b	401540 <__gmon_start__@plt>
  401760:	ret
  401764:	stp	x29, x30, [sp, #-32]!
  401768:	mov	x29, sp
  40176c:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  401770:	add	x0, x0, #0x2a8
  401774:	str	x0, [sp, #24]
  401778:	ldr	x0, [sp, #24]
  40177c:	str	x0, [sp, #24]
  401780:	ldr	x1, [sp, #24]
  401784:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  401788:	add	x0, x0, #0x2a8
  40178c:	cmp	x1, x0
  401790:	b.eq	4017cc <tigetstr@plt+0xdc>  // b.none
  401794:	adrp	x0, 404000 <tigetstr@plt+0x2910>
  401798:	add	x0, x0, #0xfd8
  40179c:	ldr	x0, [x0]
  4017a0:	str	x0, [sp, #16]
  4017a4:	ldr	x0, [sp, #16]
  4017a8:	str	x0, [sp, #16]
  4017ac:	ldr	x0, [sp, #16]
  4017b0:	cmp	x0, #0x0
  4017b4:	b.eq	4017d0 <tigetstr@plt+0xe0>  // b.none
  4017b8:	ldr	x1, [sp, #16]
  4017bc:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4017c0:	add	x0, x0, #0x2a8
  4017c4:	blr	x1
  4017c8:	b	4017d0 <tigetstr@plt+0xe0>
  4017cc:	nop
  4017d0:	ldp	x29, x30, [sp], #32
  4017d4:	ret
  4017d8:	stp	x29, x30, [sp, #-48]!
  4017dc:	mov	x29, sp
  4017e0:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4017e4:	add	x0, x0, #0x2a8
  4017e8:	str	x0, [sp, #40]
  4017ec:	ldr	x0, [sp, #40]
  4017f0:	str	x0, [sp, #40]
  4017f4:	ldr	x1, [sp, #40]
  4017f8:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4017fc:	add	x0, x0, #0x2a8
  401800:	sub	x0, x1, x0
  401804:	asr	x0, x0, #3
  401808:	lsr	x1, x0, #63
  40180c:	add	x0, x1, x0
  401810:	asr	x0, x0, #1
  401814:	str	x0, [sp, #32]
  401818:	ldr	x0, [sp, #32]
  40181c:	cmp	x0, #0x0
  401820:	b.eq	401860 <tigetstr@plt+0x170>  // b.none
  401824:	adrp	x0, 404000 <tigetstr@plt+0x2910>
  401828:	add	x0, x0, #0xfe0
  40182c:	ldr	x0, [x0]
  401830:	str	x0, [sp, #24]
  401834:	ldr	x0, [sp, #24]
  401838:	str	x0, [sp, #24]
  40183c:	ldr	x0, [sp, #24]
  401840:	cmp	x0, #0x0
  401844:	b.eq	401864 <tigetstr@plt+0x174>  // b.none
  401848:	ldr	x2, [sp, #24]
  40184c:	ldr	x1, [sp, #32]
  401850:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  401854:	add	x0, x0, #0x2a8
  401858:	blr	x2
  40185c:	b	401864 <tigetstr@plt+0x174>
  401860:	nop
  401864:	ldp	x29, x30, [sp], #48
  401868:	ret
  40186c:	stp	x29, x30, [sp, #-16]!
  401870:	mov	x29, sp
  401874:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  401878:	add	x0, x0, #0x2c8
  40187c:	ldrb	w0, [x0]
  401880:	and	x0, x0, #0xff
  401884:	cmp	x0, #0x0
  401888:	b.ne	4018a4 <tigetstr@plt+0x1b4>  // b.any
  40188c:	bl	401764 <tigetstr@plt+0x74>
  401890:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  401894:	add	x0, x0, #0x2c8
  401898:	mov	w1, #0x1                   	// #1
  40189c:	strb	w1, [x0]
  4018a0:	b	4018a8 <tigetstr@plt+0x1b8>
  4018a4:	nop
  4018a8:	ldp	x29, x30, [sp], #16
  4018ac:	ret
  4018b0:	stp	x29, x30, [sp, #-16]!
  4018b4:	mov	x29, sp
  4018b8:	bl	4017d8 <tigetstr@plt+0xe8>
  4018bc:	nop
  4018c0:	ldp	x29, x30, [sp], #16
  4018c4:	ret
  4018c8:	sub	sp, sp, #0x10
  4018cc:	str	w0, [sp, #12]
  4018d0:	ldr	w0, [sp, #12]
  4018d4:	cmp	w0, #0x6
  4018d8:	b.ls	4018e4 <tigetstr@plt+0x1f4>  // b.plast
  4018dc:	mov	x0, #0x0                   	// #0
  4018e0:	b	4018f4 <tigetstr@plt+0x204>
  4018e4:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4018e8:	add	x0, x0, #0x1c8
  4018ec:	ldr	w1, [sp, #12]
  4018f0:	ldr	x0, [x0, x1, lsl #3]
  4018f4:	add	sp, sp, #0x10
  4018f8:	ret
  4018fc:	stp	x29, x30, [sp, #-48]!
  401900:	mov	x29, sp
  401904:	str	x0, [sp, #24]
  401908:	str	wzr, [sp, #44]
  40190c:	b	401944 <tigetstr@plt+0x254>
  401910:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  401914:	add	x0, x0, #0x1c8
  401918:	ldrsw	x1, [sp, #44]
  40191c:	ldr	x0, [x0, x1, lsl #3]
  401920:	ldr	x1, [sp, #24]
  401924:	bl	401580 <strcmp@plt>
  401928:	cmp	w0, #0x0
  40192c:	b.ne	401938 <tigetstr@plt+0x248>  // b.any
  401930:	ldr	w0, [sp, #44]
  401934:	b	401954 <tigetstr@plt+0x264>
  401938:	ldr	w0, [sp, #44]
  40193c:	add	w0, w0, #0x1
  401940:	str	w0, [sp, #44]
  401944:	ldr	w0, [sp, #44]
  401948:	cmp	w0, #0x6
  40194c:	b.le	401910 <tigetstr@plt+0x220>
  401950:	mov	w0, #0x7                   	// #7
  401954:	ldp	x29, x30, [sp], #48
  401958:	ret
  40195c:	stp	x29, x30, [sp, #-240]!
  401960:	mov	x29, sp
  401964:	str	x19, [sp, #16]
  401968:	str	w0, [sp, #44]
  40196c:	adrp	x0, 416000 <tigetstr@plt+0x14910>
  401970:	add	x0, x0, #0xdd0
  401974:	ldr	x1, [x0]
  401978:	str	x1, [sp, #232]
  40197c:	mov	x1, #0x0                   	// #0
  401980:	bl	401440 <getpid@plt>
  401984:	mov	w19, w0
  401988:	ldr	w0, [sp, #44]
  40198c:	bl	4018c8 <tigetstr@plt+0x1d8>
  401990:	add	x5, sp, #0xb0
  401994:	mov	x4, x0
  401998:	mov	w3, w19
  40199c:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  4019a0:	add	x2, x0, #0x1c0
  4019a4:	mov	x1, #0x32                  	// #50
  4019a8:	mov	x0, x5
  4019ac:	bl	401410 <snprintf@plt>
  4019b0:	add	x1, sp, #0x30
  4019b4:	add	x0, sp, #0xb0
  4019b8:	bl	404fb0 <tigetstr@plt+0x38c0>
  4019bc:	mov	w1, w0
  4019c0:	adrp	x0, 416000 <tigetstr@plt+0x14910>
  4019c4:	add	x0, x0, #0xdd0
  4019c8:	ldr	x2, [sp, #232]
  4019cc:	ldr	x0, [x0]
  4019d0:	eor	x0, x2, x0
  4019d4:	cmp	x0, #0x0
  4019d8:	b.eq	4019e0 <tigetstr@plt+0x2f0>  // b.none
  4019dc:	bl	401510 <__stack_chk_fail@plt>
  4019e0:	mov	w0, w1
  4019e4:	ldr	x19, [sp, #16]
  4019e8:	ldp	x29, x30, [sp], #240
  4019ec:	ret
  4019f0:	stp	x29, x30, [sp, #-240]!
  4019f4:	mov	x29, sp
  4019f8:	str	x0, [sp, #24]
  4019fc:	adrp	x0, 416000 <tigetstr@plt+0x14910>
  401a00:	add	x0, x0, #0xdd0
  401a04:	ldr	x1, [x0]
  401a08:	str	x1, [sp, #232]
  401a0c:	mov	x1, #0x0                   	// #0
  401a10:	ldr	x0, [sp, #24]
  401a14:	ldr	w0, [x0, #84]
  401a18:	str	w0, [sp, #44]
  401a1c:	str	wzr, [sp, #40]
  401a20:	b	401aa4 <tigetstr@plt+0x3b4>
  401a24:	ldr	w0, [sp, #40]
  401a28:	bl	4018c8 <tigetstr@plt+0x1d8>
  401a2c:	add	x5, sp, #0xb0
  401a30:	mov	x4, x0
  401a34:	ldr	w3, [sp, #44]
  401a38:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  401a3c:	add	x2, x0, #0x1c0
  401a40:	mov	x1, #0x32                  	// #50
  401a44:	mov	x0, x5
  401a48:	bl	401410 <snprintf@plt>
  401a4c:	add	x1, sp, #0x30
  401a50:	add	x0, sp, #0xb0
  401a54:	bl	404fb0 <tigetstr@plt+0x38c0>
  401a58:	cmp	w0, #0x0
  401a5c:	b.eq	401a7c <tigetstr@plt+0x38c>  // b.none
  401a60:	ldr	x1, [sp, #24]
  401a64:	ldrsw	x0, [sp, #40]
  401a68:	add	x0, x0, #0xc
  401a6c:	lsl	x0, x0, #3
  401a70:	add	x0, x1, x0
  401a74:	str	xzr, [x0, #8]
  401a78:	b	401a98 <tigetstr@plt+0x3a8>
  401a7c:	ldr	x1, [sp, #56]
  401a80:	ldr	x2, [sp, #24]
  401a84:	ldrsw	x0, [sp, #40]
  401a88:	add	x0, x0, #0xc
  401a8c:	lsl	x0, x0, #3
  401a90:	add	x0, x2, x0
  401a94:	str	x1, [x0, #8]
  401a98:	ldr	w0, [sp, #40]
  401a9c:	add	w0, w0, #0x1
  401aa0:	str	w0, [sp, #40]
  401aa4:	ldr	w0, [sp, #40]
  401aa8:	cmp	w0, #0x6
  401aac:	b.le	401a24 <tigetstr@plt+0x334>
  401ab0:	nop
  401ab4:	adrp	x0, 416000 <tigetstr@plt+0x14910>
  401ab8:	add	x0, x0, #0xdd0
  401abc:	ldr	x1, [sp, #232]
  401ac0:	ldr	x0, [x0]
  401ac4:	eor	x0, x1, x0
  401ac8:	cmp	x0, #0x0
  401acc:	b.eq	401ad4 <tigetstr@plt+0x3e4>  // b.none
  401ad0:	bl	401510 <__stack_chk_fail@plt>
  401ad4:	ldp	x29, x30, [sp], #240
  401ad8:	ret
  401adc:	stp	x29, x30, [sp, #-80]!
  401ae0:	mov	x29, sp
  401ae4:	str	x0, [sp, #40]
  401ae8:	str	x1, [sp, #32]
  401aec:	str	w2, [sp, #28]
  401af0:	str	xzr, [sp, #56]
  401af4:	ldr	x0, [sp, #40]
  401af8:	ldr	x0, [x0]
  401afc:	str	x0, [sp, #48]
  401b00:	b	401b40 <tigetstr@plt+0x450>
  401b04:	ldr	x0, [sp, #48]
  401b08:	ldr	x1, [x0]
  401b0c:	ldr	x2, [sp, #32]
  401b10:	ldr	w0, [sp, #28]
  401b14:	add	x0, x0, #0xc
  401b18:	lsl	x0, x0, #3
  401b1c:	add	x0, x2, x0
  401b20:	ldr	x0, [x0, #8]
  401b24:	cmp	x1, x0
  401b28:	b.eq	401b50 <tigetstr@plt+0x460>  // b.none
  401b2c:	ldr	x0, [sp, #48]
  401b30:	str	x0, [sp, #56]
  401b34:	ldr	x0, [sp, #48]
  401b38:	ldr	x0, [x0, #16]
  401b3c:	str	x0, [sp, #48]
  401b40:	ldr	x0, [sp, #48]
  401b44:	cmp	x0, #0x0
  401b48:	b.ne	401b04 <tigetstr@plt+0x414>  // b.any
  401b4c:	b	401b54 <tigetstr@plt+0x464>
  401b50:	nop
  401b54:	ldr	x0, [sp, #48]
  401b58:	cmp	x0, #0x0
  401b5c:	b.ne	401be8 <tigetstr@plt+0x4f8>  // b.any
  401b60:	mov	x0, #0x18                  	// #24
  401b64:	bl	401470 <malloc@plt>
  401b68:	str	x0, [sp, #48]
  401b6c:	ldr	x0, [sp, #48]
  401b70:	cmp	x0, #0x0
  401b74:	b.ne	401b8c <tigetstr@plt+0x49c>  // b.any
  401b78:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  401b7c:	add	x0, x0, #0x1d0
  401b80:	bl	4013d0 <perror@plt>
  401b84:	mov	w0, #0x1                   	// #1
  401b88:	bl	4013b0 <exit@plt>
  401b8c:	mov	x2, #0x18                  	// #24
  401b90:	mov	w1, #0x0                   	// #0
  401b94:	ldr	x0, [sp, #48]
  401b98:	bl	4014b0 <memset@plt>
  401b9c:	ldr	x1, [sp, #32]
  401ba0:	ldr	w0, [sp, #28]
  401ba4:	add	x0, x0, #0xc
  401ba8:	lsl	x0, x0, #3
  401bac:	add	x0, x1, x0
  401bb0:	ldr	x1, [x0, #8]
  401bb4:	ldr	x0, [sp, #48]
  401bb8:	str	x1, [x0]
  401bbc:	ldr	x0, [sp, #40]
  401bc0:	ldr	x0, [x0]
  401bc4:	cmp	x0, #0x0
  401bc8:	b.ne	401bdc <tigetstr@plt+0x4ec>  // b.any
  401bcc:	ldr	x0, [sp, #40]
  401bd0:	ldr	x1, [sp, #48]
  401bd4:	str	x1, [x0]
  401bd8:	b	401be8 <tigetstr@plt+0x4f8>
  401bdc:	ldr	x0, [sp, #56]
  401be0:	ldr	x1, [sp, #48]
  401be4:	str	x1, [x0, #16]
  401be8:	ldr	x0, [sp, #48]
  401bec:	add	x0, x0, #0x8
  401bf0:	str	x0, [sp, #64]
  401bf4:	b	401c08 <tigetstr@plt+0x518>
  401bf8:	ldr	x0, [sp, #64]
  401bfc:	ldr	x0, [x0]
  401c00:	add	x0, x0, #0x8
  401c04:	str	x0, [sp, #64]
  401c08:	ldr	x0, [sp, #64]
  401c0c:	ldr	x0, [x0]
  401c10:	cmp	x0, #0x0
  401c14:	b.ne	401bf8 <tigetstr@plt+0x508>  // b.any
  401c18:	mov	x0, #0x10                  	// #16
  401c1c:	bl	401470 <malloc@plt>
  401c20:	mov	x1, x0
  401c24:	ldr	x0, [sp, #64]
  401c28:	str	x1, [x0]
  401c2c:	ldr	x0, [sp, #64]
  401c30:	ldr	x0, [x0]
  401c34:	cmp	x0, #0x0
  401c38:	b.ne	401c50 <tigetstr@plt+0x560>  // b.any
  401c3c:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  401c40:	add	x0, x0, #0x1d0
  401c44:	bl	4013d0 <perror@plt>
  401c48:	mov	w0, #0x1                   	// #1
  401c4c:	bl	4013b0 <exit@plt>
  401c50:	ldr	x0, [sp, #64]
  401c54:	ldr	x0, [x0]
  401c58:	ldr	x1, [sp, #32]
  401c5c:	str	x1, [x0]
  401c60:	ldr	x0, [sp, #64]
  401c64:	ldr	x0, [x0]
  401c68:	str	xzr, [x0, #8]
  401c6c:	ldr	x0, [sp, #32]
  401c70:	ldr	x0, [x0, #176]
  401c74:	cmp	x0, #0x0
  401c78:	b.eq	401cfc <tigetstr@plt+0x60c>  // b.none
  401c7c:	ldr	x0, [sp, #32]
  401c80:	ldr	x0, [x0, #176]
  401c84:	add	x0, x0, #0xa8
  401c88:	str	x0, [sp, #64]
  401c8c:	b	401ce4 <tigetstr@plt+0x5f4>
  401c90:	ldr	x0, [sp, #64]
  401c94:	ldr	x0, [x0]
  401c98:	ldr	x0, [x0]
  401c9c:	ldr	x1, [sp, #32]
  401ca0:	cmp	x1, x0
  401ca4:	b.ne	401cd4 <tigetstr@plt+0x5e4>  // b.any
  401ca8:	ldr	x0, [sp, #64]
  401cac:	ldr	x0, [x0]
  401cb0:	ldr	x0, [x0, #8]
  401cb4:	str	x0, [sp, #72]
  401cb8:	ldr	x0, [sp, #64]
  401cbc:	ldr	x0, [x0]
  401cc0:	bl	4015d0 <free@plt>
  401cc4:	ldr	x0, [sp, #64]
  401cc8:	ldr	x1, [sp, #72]
  401ccc:	str	x1, [x0]
  401cd0:	b	401cf4 <tigetstr@plt+0x604>
  401cd4:	ldr	x0, [sp, #64]
  401cd8:	ldr	x0, [x0]
  401cdc:	add	x0, x0, #0x8
  401ce0:	str	x0, [sp, #64]
  401ce4:	ldr	x0, [sp, #64]
  401ce8:	ldr	x0, [x0]
  401cec:	cmp	x0, #0x0
  401cf0:	b.ne	401c90 <tigetstr@plt+0x5a0>  // b.any
  401cf4:	ldr	x0, [sp, #32]
  401cf8:	str	xzr, [x0, #176]
  401cfc:	nop
  401d00:	ldp	x29, x30, [sp], #80
  401d04:	ret
  401d08:	stp	x29, x30, [sp, #-64]!
  401d0c:	mov	x29, sp
  401d10:	str	x0, [sp, #40]
  401d14:	str	w1, [sp, #36]
  401d18:	str	x2, [sp, #24]
  401d1c:	ldr	x0, [sp, #40]
  401d20:	cmp	x0, #0x0
  401d24:	b.ne	401d40 <tigetstr@plt+0x650>  // b.any
  401d28:	mov	w0, #0x1                   	// #1
  401d2c:	bl	40257c <tigetstr@plt+0xe8c>
  401d30:	str	x0, [sp, #40]
  401d34:	ldr	x0, [sp, #40]
  401d38:	cmp	x0, #0x0
  401d3c:	b.eq	401de4 <tigetstr@plt+0x6f4>  // b.none
  401d40:	ldr	x0, [sp, #40]
  401d44:	ldr	x0, [x0, #176]
  401d48:	cmp	x0, #0x0
  401d4c:	b.eq	401d8c <tigetstr@plt+0x69c>  // b.none
  401d50:	ldr	x0, [sp, #40]
  401d54:	ldr	x1, [x0, #176]
  401d58:	ldr	w0, [sp, #36]
  401d5c:	add	x0, x0, #0xc
  401d60:	lsl	x0, x0, #3
  401d64:	add	x0, x1, x0
  401d68:	ldr	x1, [x0, #8]
  401d6c:	ldr	x2, [sp, #40]
  401d70:	ldr	w0, [sp, #36]
  401d74:	add	x0, x0, #0xc
  401d78:	lsl	x0, x0, #3
  401d7c:	add	x0, x2, x0
  401d80:	ldr	x0, [x0, #8]
  401d84:	cmp	x1, x0
  401d88:	b.eq	401d9c <tigetstr@plt+0x6ac>  // b.none
  401d8c:	ldr	w2, [sp, #36]
  401d90:	ldr	x1, [sp, #40]
  401d94:	ldr	x0, [sp, #24]
  401d98:	bl	401adc <tigetstr@plt+0x3ec>
  401d9c:	ldr	x0, [sp, #40]
  401da0:	ldr	x0, [x0, #168]
  401da4:	str	x0, [sp, #48]
  401da8:	b	401dd4 <tigetstr@plt+0x6e4>
  401dac:	ldr	x0, [sp, #48]
  401db0:	ldr	x0, [x0, #8]
  401db4:	str	x0, [sp, #56]
  401db8:	ldr	x0, [sp, #48]
  401dbc:	ldr	x0, [x0]
  401dc0:	ldr	x2, [sp, #24]
  401dc4:	ldr	w1, [sp, #36]
  401dc8:	bl	401d08 <tigetstr@plt+0x618>
  401dcc:	ldr	x0, [sp, #56]
  401dd0:	str	x0, [sp, #48]
  401dd4:	ldr	x0, [sp, #48]
  401dd8:	cmp	x0, #0x0
  401ddc:	b.ne	401dac <tigetstr@plt+0x6bc>  // b.any
  401de0:	b	401de8 <tigetstr@plt+0x6f8>
  401de4:	nop
  401de8:	ldp	x29, x30, [sp], #64
  401dec:	ret
  401df0:	stp	x29, x30, [sp, #-64]!
  401df4:	mov	x29, sp
  401df8:	adrp	x0, 416000 <tigetstr@plt+0x14910>
  401dfc:	add	x0, x0, #0xdd0
  401e00:	ldr	x1, [x0]
  401e04:	str	x1, [sp, #56]
  401e08:	mov	x1, #0x0                   	// #0
  401e0c:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  401e10:	add	x0, x0, #0x1d8
  401e14:	bl	401660 <getenv@plt>
  401e18:	str	x0, [sp, #40]
  401e1c:	ldr	x0, [sp, #40]
  401e20:	cmp	x0, #0x0
  401e24:	b.eq	401e84 <tigetstr@plt+0x794>  // b.none
  401e28:	ldr	x0, [sp, #40]
  401e2c:	ldrb	w0, [x0]
  401e30:	cmp	w0, #0x0
  401e34:	b.eq	401e84 <tigetstr@plt+0x794>  // b.none
  401e38:	add	x0, sp, #0x18
  401e3c:	mov	w2, #0x0                   	// #0
  401e40:	mov	x1, x0
  401e44:	ldr	x0, [sp, #40]
  401e48:	bl	4015b0 <strtol@plt>
  401e4c:	str	x0, [sp, #48]
  401e50:	ldr	x0, [sp, #24]
  401e54:	ldrb	w0, [x0]
  401e58:	cmp	w0, #0x0
  401e5c:	b.ne	401e84 <tigetstr@plt+0x794>  // b.any
  401e60:	ldr	x0, [sp, #48]
  401e64:	cmp	x0, #0x0
  401e68:	b.le	401e84 <tigetstr@plt+0x794>
  401e6c:	ldr	x1, [sp, #48]
  401e70:	mov	x0, #0x7ffffffe            	// #2147483646
  401e74:	cmp	x1, x0
  401e78:	b.gt	401e84 <tigetstr@plt+0x794>
  401e7c:	ldr	x0, [sp, #48]
  401e80:	b	401eb8 <tigetstr@plt+0x7c8>
  401e84:	add	x0, sp, #0x20
  401e88:	mov	x2, x0
  401e8c:	mov	x1, #0x5413                	// #21523
  401e90:	mov	w0, #0x1                   	// #1
  401e94:	bl	4016c0 <ioctl@plt>
  401e98:	cmp	w0, #0x0
  401e9c:	b.lt	401eb4 <tigetstr@plt+0x7c4>  // b.tstop
  401ea0:	ldrh	w0, [sp, #34]
  401ea4:	cmp	w0, #0x0
  401ea8:	b.eq	401eb4 <tigetstr@plt+0x7c4>  // b.none
  401eac:	ldrh	w0, [sp, #34]
  401eb0:	b	401eb8 <tigetstr@plt+0x7c8>
  401eb4:	mov	w0, #0x84                  	// #132
  401eb8:	mov	w1, w0
  401ebc:	adrp	x0, 416000 <tigetstr@plt+0x14910>
  401ec0:	add	x0, x0, #0xdd0
  401ec4:	ldr	x2, [sp, #56]
  401ec8:	ldr	x0, [x0]
  401ecc:	eor	x0, x2, x0
  401ed0:	cmp	x0, #0x0
  401ed4:	b.eq	401edc <tigetstr@plt+0x7ec>  // b.none
  401ed8:	bl	401510 <__stack_chk_fail@plt>
  401edc:	mov	w0, w1
  401ee0:	ldp	x29, x30, [sp], #64
  401ee4:	ret
  401ee8:	stp	x29, x30, [sp, #-32]!
  401eec:	mov	x29, sp
  401ef0:	str	w0, [sp, #28]
  401ef4:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  401ef8:	add	x0, x0, #0x2d8
  401efc:	ldr	w0, [x0]
  401f00:	ldr	w1, [sp, #28]
  401f04:	cmp	w1, w0
  401f08:	b.lt	402018 <tigetstr@plt+0x928>  // b.tstop
  401f0c:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  401f10:	add	x0, x0, #0x2d8
  401f14:	ldr	w0, [x0]
  401f18:	cmp	w0, #0x0
  401f1c:	b.ne	401f34 <tigetstr@plt+0x844>  // b.any
  401f20:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  401f24:	add	x0, x0, #0x2d8
  401f28:	mov	w1, #0x64                  	// #100
  401f2c:	str	w1, [x0]
  401f30:	b	401f50 <tigetstr@plt+0x860>
  401f34:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  401f38:	add	x0, x0, #0x2d8
  401f3c:	ldr	w0, [x0]
  401f40:	lsl	w1, w0, #1
  401f44:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  401f48:	add	x0, x0, #0x2d8
  401f4c:	str	w1, [x0]
  401f50:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  401f54:	add	x0, x0, #0x2e0
  401f58:	ldr	x2, [x0]
  401f5c:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  401f60:	add	x0, x0, #0x2d8
  401f64:	ldr	w0, [x0]
  401f68:	sxtw	x0, w0
  401f6c:	lsl	x0, x0, #2
  401f70:	mov	x1, x0
  401f74:	mov	x0, x2
  401f78:	bl	4014f0 <realloc@plt>
  401f7c:	mov	x1, x0
  401f80:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  401f84:	add	x0, x0, #0x2e0
  401f88:	str	x1, [x0]
  401f8c:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  401f90:	add	x0, x0, #0x2e0
  401f94:	ldr	x0, [x0]
  401f98:	cmp	x0, #0x0
  401f9c:	b.ne	401fb4 <tigetstr@plt+0x8c4>  // b.any
  401fa0:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  401fa4:	add	x0, x0, #0x1e0
  401fa8:	bl	4013d0 <perror@plt>
  401fac:	mov	w0, #0x1                   	// #1
  401fb0:	bl	4013b0 <exit@plt>
  401fb4:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  401fb8:	add	x0, x0, #0x2e8
  401fbc:	ldr	x2, [x0]
  401fc0:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  401fc4:	add	x0, x0, #0x2d8
  401fc8:	ldr	w0, [x0]
  401fcc:	sxtw	x0, w0
  401fd0:	lsl	x0, x0, #2
  401fd4:	mov	x1, x0
  401fd8:	mov	x0, x2
  401fdc:	bl	4014f0 <realloc@plt>
  401fe0:	mov	x1, x0
  401fe4:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  401fe8:	add	x0, x0, #0x2e8
  401fec:	str	x1, [x0]
  401ff0:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  401ff4:	add	x0, x0, #0x2e8
  401ff8:	ldr	x0, [x0]
  401ffc:	cmp	x0, #0x0
  402000:	b.ne	402018 <tigetstr@plt+0x928>  // b.any
  402004:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  402008:	add	x0, x0, #0x1e0
  40200c:	bl	4013d0 <perror@plt>
  402010:	mov	w0, #0x1                   	// #1
  402014:	bl	4013b0 <exit@plt>
  402018:	nop
  40201c:	ldp	x29, x30, [sp], #32
  402020:	ret
  402024:	stp	x29, x30, [sp, #-16]!
  402028:	mov	x29, sp
  40202c:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402030:	add	x0, x0, #0x2e0
  402034:	ldr	x0, [x0]
  402038:	cmp	x0, #0x0
  40203c:	b.eq	40205c <tigetstr@plt+0x96c>  // b.none
  402040:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402044:	add	x0, x0, #0x2e0
  402048:	ldr	x0, [x0]
  40204c:	bl	4015d0 <free@plt>
  402050:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402054:	add	x0, x0, #0x2e0
  402058:	str	xzr, [x0]
  40205c:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402060:	add	x0, x0, #0x2e8
  402064:	ldr	x0, [x0]
  402068:	cmp	x0, #0x0
  40206c:	b.eq	40208c <tigetstr@plt+0x99c>  // b.none
  402070:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402074:	add	x0, x0, #0x2e8
  402078:	ldr	x0, [x0]
  40207c:	bl	4015d0 <free@plt>
  402080:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402084:	add	x0, x0, #0x2e8
  402088:	str	xzr, [x0]
  40208c:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402090:	add	x0, x0, #0x2d8
  402094:	str	wzr, [x0]
  402098:	nop
  40209c:	ldp	x29, x30, [sp], #16
  4020a0:	ret
  4020a4:	stp	x29, x30, [sp, #-48]!
  4020a8:	mov	x29, sp
  4020ac:	str	x0, [sp, #24]
  4020b0:	ldr	x0, [sp, #24]
  4020b4:	str	x0, [sp, #32]
  4020b8:	b	4020d8 <tigetstr@plt+0x9e8>
  4020bc:	ldr	x0, [sp, #32]
  4020c0:	ldr	x0, [x0, #8]
  4020c4:	str	x0, [sp, #40]
  4020c8:	ldr	x0, [sp, #32]
  4020cc:	bl	4015d0 <free@plt>
  4020d0:	ldr	x0, [sp, #40]
  4020d4:	str	x0, [sp, #32]
  4020d8:	ldr	x0, [sp, #32]
  4020dc:	cmp	x0, #0x0
  4020e0:	b.ne	4020bc <tigetstr@plt+0x9cc>  // b.any
  4020e4:	nop
  4020e8:	nop
  4020ec:	ldp	x29, x30, [sp], #48
  4020f0:	ret
  4020f4:	stp	x29, x30, [sp, #-32]!
  4020f8:	mov	x29, sp
  4020fc:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402100:	add	x0, x0, #0x2d0
  402104:	ldr	x0, [x0]
  402108:	str	x0, [sp, #16]
  40210c:	b	402164 <tigetstr@plt+0xa74>
  402110:	ldr	x0, [sp, #16]
  402114:	ldr	x0, [x0, #184]
  402118:	str	x0, [sp, #24]
  40211c:	ldr	x0, [sp, #16]
  402120:	ldr	x0, [x0, #168]
  402124:	bl	4020a4 <tigetstr@plt+0x9b4>
  402128:	ldr	x0, [sp, #16]
  40212c:	ldr	x0, [x0, #72]
  402130:	cmp	x0, #0x0
  402134:	b.eq	402154 <tigetstr@plt+0xa64>  // b.none
  402138:	ldr	x0, [sp, #16]
  40213c:	ldr	x0, [x0, #72]
  402140:	ldr	x0, [x0]
  402144:	bl	4015d0 <free@plt>
  402148:	ldr	x0, [sp, #16]
  40214c:	ldr	x0, [x0, #72]
  402150:	bl	4015d0 <free@plt>
  402154:	ldr	x0, [sp, #16]
  402158:	bl	4015d0 <free@plt>
  40215c:	ldr	x0, [sp, #24]
  402160:	str	x0, [sp, #16]
  402164:	ldr	x0, [sp, #16]
  402168:	cmp	x0, #0x0
  40216c:	b.ne	402110 <tigetstr@plt+0xa20>  // b.any
  402170:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402174:	add	x0, x0, #0x2d0
  402178:	str	xzr, [x0]
  40217c:	nop
  402180:	ldp	x29, x30, [sp], #32
  402184:	ret
  402188:	stp	x29, x30, [sp, #-48]!
  40218c:	mov	x29, sp
  402190:	str	x0, [sp, #24]
  402194:	ldr	x0, [sp, #24]
  402198:	ldr	x0, [x0]
  40219c:	str	x0, [sp, #32]
  4021a0:	b	4021cc <tigetstr@plt+0xadc>
  4021a4:	ldr	x0, [sp, #32]
  4021a8:	ldr	x0, [x0, #16]
  4021ac:	str	x0, [sp, #40]
  4021b0:	ldr	x0, [sp, #32]
  4021b4:	ldr	x0, [x0, #8]
  4021b8:	bl	4020a4 <tigetstr@plt+0x9b4>
  4021bc:	ldr	x0, [sp, #32]
  4021c0:	bl	4015d0 <free@plt>
  4021c4:	ldr	x0, [sp, #40]
  4021c8:	str	x0, [sp, #32]
  4021cc:	ldr	x0, [sp, #32]
  4021d0:	cmp	x0, #0x0
  4021d4:	b.ne	4021a4 <tigetstr@plt+0xab4>  // b.any
  4021d8:	ldr	x0, [sp, #24]
  4021dc:	str	xzr, [x0]
  4021e0:	nop
  4021e4:	ldp	x29, x30, [sp], #48
  4021e8:	ret
  4021ec:	stp	x29, x30, [sp, #-32]!
  4021f0:	mov	x29, sp
  4021f4:	strb	w0, [sp, #31]
  4021f8:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4021fc:	add	x0, x0, #0x324
  402200:	ldr	w0, [x0]
  402204:	cmp	w0, #0x0
  402208:	b.ne	4022c4 <tigetstr@plt+0xbd4>  // b.any
  40220c:	ldrsb	w0, [sp, #31]
  402210:	cmp	w0, #0x0
  402214:	b.lt	40222c <tigetstr@plt+0xb3c>  // b.tstop
  402218:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  40221c:	add	x0, x0, #0x324
  402220:	mov	w1, #0x1                   	// #1
  402224:	str	w1, [x0]
  402228:	b	4022a8 <tigetstr@plt+0xbb8>
  40222c:	ldrb	w0, [sp, #31]
  402230:	and	w0, w0, #0xe0
  402234:	cmp	w0, #0xc0
  402238:	b.ne	402250 <tigetstr@plt+0xb60>  // b.any
  40223c:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402240:	add	x0, x0, #0x324
  402244:	mov	w1, #0x2                   	// #2
  402248:	str	w1, [x0]
  40224c:	b	4022a8 <tigetstr@plt+0xbb8>
  402250:	ldrb	w0, [sp, #31]
  402254:	and	w0, w0, #0xf0
  402258:	cmp	w0, #0xe0
  40225c:	b.ne	402274 <tigetstr@plt+0xb84>  // b.any
  402260:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402264:	add	x0, x0, #0x324
  402268:	mov	w1, #0x3                   	// #3
  40226c:	str	w1, [x0]
  402270:	b	4022a8 <tigetstr@plt+0xbb8>
  402274:	ldrb	w0, [sp, #31]
  402278:	and	w0, w0, #0xf8
  40227c:	cmp	w0, #0xf0
  402280:	b.ne	402298 <tigetstr@plt+0xba8>  // b.any
  402284:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402288:	add	x0, x0, #0x324
  40228c:	mov	w1, #0x4                   	// #4
  402290:	str	w1, [x0]
  402294:	b	4022a8 <tigetstr@plt+0xbb8>
  402298:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  40229c:	add	x0, x0, #0x324
  4022a0:	mov	w1, #0x1                   	// #1
  4022a4:	str	w1, [x0]
  4022a8:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4022ac:	add	x0, x0, #0x2a4
  4022b0:	ldr	w0, [x0]
  4022b4:	add	w1, w0, #0x1
  4022b8:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4022bc:	add	x0, x0, #0x2a4
  4022c0:	str	w1, [x0]
  4022c4:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4022c8:	add	x0, x0, #0x324
  4022cc:	ldr	w0, [x0]
  4022d0:	sub	w1, w0, #0x1
  4022d4:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4022d8:	add	x0, x0, #0x324
  4022dc:	str	w1, [x0]
  4022e0:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4022e4:	add	x0, x0, #0x29c
  4022e8:	ldr	w0, [x0]
  4022ec:	cmp	w0, #0x0
  4022f0:	b.eq	402314 <tigetstr@plt+0xc24>  // b.none
  4022f4:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4022f8:	add	x0, x0, #0x2a4
  4022fc:	ldr	w1, [x0]
  402300:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402304:	add	x0, x0, #0x2a0
  402308:	ldr	w0, [x0]
  40230c:	cmp	w1, w0
  402310:	b.gt	402320 <tigetstr@plt+0xc30>
  402314:	ldrb	w0, [sp, #31]
  402318:	bl	401670 <putchar@plt>
  40231c:	b	402360 <tigetstr@plt+0xc70>
  402320:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402324:	add	x0, x0, #0x29c
  402328:	ldr	w0, [x0]
  40232c:	cmp	w0, #0x0
  402330:	b.eq	402360 <tigetstr@plt+0xc70>  // b.none
  402334:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402338:	add	x0, x0, #0x2a0
  40233c:	ldr	w0, [x0]
  402340:	add	w1, w0, #0x1
  402344:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402348:	add	x0, x0, #0x2a4
  40234c:	ldr	w0, [x0]
  402350:	cmp	w1, w0
  402354:	b.ne	402360 <tigetstr@plt+0xc70>  // b.any
  402358:	mov	w0, #0x2b                  	// #43
  40235c:	bl	401670 <putchar@plt>
  402360:	nop
  402364:	ldp	x29, x30, [sp], #32
  402368:	ret
  40236c:	stp	x29, x30, [sp, #-32]!
  402370:	mov	x29, sp
  402374:	str	x0, [sp, #24]
  402378:	b	402390 <tigetstr@plt+0xca0>
  40237c:	ldr	x0, [sp, #24]
  402380:	add	x1, x0, #0x1
  402384:	str	x1, [sp, #24]
  402388:	ldrb	w0, [x0]
  40238c:	bl	4021ec <tigetstr@plt+0xafc>
  402390:	ldr	x0, [sp, #24]
  402394:	ldrb	w0, [x0]
  402398:	cmp	w0, #0x0
  40239c:	b.ne	40237c <tigetstr@plt+0xc8c>  // b.any
  4023a0:	nop
  4023a4:	nop
  4023a8:	ldp	x29, x30, [sp], #32
  4023ac:	ret
  4023b0:	stp	x29, x30, [sp, #-48]!
  4023b4:	mov	x29, sp
  4023b8:	str	w0, [sp, #28]
  4023bc:	str	wzr, [sp, #40]
  4023c0:	mov	w0, #0x1                   	// #1
  4023c4:	str	w0, [sp, #44]
  4023c8:	b	4023f0 <tigetstr@plt+0xd00>
  4023cc:	ldr	w0, [sp, #40]
  4023d0:	add	w0, w0, #0x1
  4023d4:	str	w0, [sp, #40]
  4023d8:	ldr	w1, [sp, #44]
  4023dc:	mov	w0, w1
  4023e0:	lsl	w0, w0, #2
  4023e4:	add	w0, w0, w1
  4023e8:	lsl	w0, w0, #1
  4023ec:	str	w0, [sp, #44]
  4023f0:	ldr	w1, [sp, #28]
  4023f4:	ldr	w0, [sp, #44]
  4023f8:	sdiv	w0, w1, w0
  4023fc:	cmp	w0, #0x0
  402400:	b.ne	4023cc <tigetstr@plt+0xcdc>  // b.any
  402404:	ldr	w0, [sp, #40]
  402408:	cmp	w0, #0x0
  40240c:	b.ne	402418 <tigetstr@plt+0xd28>  // b.any
  402410:	mov	w0, #0x1                   	// #1
  402414:	str	w0, [sp, #40]
  402418:	ldr	w0, [sp, #44]
  40241c:	mov	w1, #0x6667                	// #26215
  402420:	movk	w1, #0x6666, lsl #16
  402424:	smull	x1, w0, w1
  402428:	lsr	x1, x1, #32
  40242c:	asr	w1, w1, #2
  402430:	asr	w0, w0, #31
  402434:	sub	w0, w1, w0
  402438:	str	w0, [sp, #44]
  40243c:	b	4024b0 <tigetstr@plt+0xdc0>
  402440:	ldr	w1, [sp, #28]
  402444:	ldr	w0, [sp, #44]
  402448:	sdiv	w1, w1, w0
  40244c:	mov	w0, #0x6667                	// #26215
  402450:	movk	w0, #0x6666, lsl #16
  402454:	smull	x0, w1, w0
  402458:	lsr	x0, x0, #32
  40245c:	asr	w2, w0, #2
  402460:	asr	w0, w1, #31
  402464:	sub	w2, w2, w0
  402468:	mov	w0, w2
  40246c:	lsl	w0, w0, #2
  402470:	add	w0, w0, w2
  402474:	lsl	w0, w0, #1
  402478:	sub	w2, w1, w0
  40247c:	and	w0, w2, #0xff
  402480:	add	w0, w0, #0x30
  402484:	and	w0, w0, #0xff
  402488:	bl	4021ec <tigetstr@plt+0xafc>
  40248c:	ldr	w0, [sp, #44]
  402490:	mov	w1, #0x6667                	// #26215
  402494:	movk	w1, #0x6666, lsl #16
  402498:	smull	x1, w0, w1
  40249c:	lsr	x1, x1, #32
  4024a0:	asr	w1, w1, #2
  4024a4:	asr	w0, w0, #31
  4024a8:	sub	w0, w1, w0
  4024ac:	str	w0, [sp, #44]
  4024b0:	ldr	w0, [sp, #44]
  4024b4:	cmp	w0, #0x0
  4024b8:	b.ne	402440 <tigetstr@plt+0xd50>  // b.any
  4024bc:	ldr	w0, [sp, #40]
  4024c0:	ldp	x29, x30, [sp], #48
  4024c4:	ret
  4024c8:	stp	x29, x30, [sp, #-32]!
  4024cc:	mov	x29, sp
  4024d0:	str	x0, [sp, #24]
  4024d4:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  4024d8:	add	x0, x0, #0x1e8
  4024dc:	bl	40236c <tigetstr@plt+0xc7c>
  4024e0:	ldr	x0, [sp, #24]
  4024e4:	bl	40236c <tigetstr@plt+0xc7c>
  4024e8:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  4024ec:	add	x0, x0, #0x1f0
  4024f0:	bl	40236c <tigetstr@plt+0xc7c>
  4024f4:	nop
  4024f8:	ldp	x29, x30, [sp], #32
  4024fc:	ret
  402500:	stp	x29, x30, [sp, #-16]!
  402504:	mov	x29, sp
  402508:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  40250c:	add	x0, x0, #0x31c
  402510:	ldrb	w0, [x0]
  402514:	cmp	w0, #0x0
  402518:	b.eq	40254c <tigetstr@plt+0xe5c>  // b.none
  40251c:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402520:	add	x0, x0, #0x2a4
  402524:	ldr	w1, [x0]
  402528:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  40252c:	add	x0, x0, #0x2a0
  402530:	ldr	w0, [x0]
  402534:	cmp	w1, w0
  402538:	b.ne	40254c <tigetstr@plt+0xe5c>  // b.any
  40253c:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402540:	add	x0, x0, #0x31c
  402544:	ldrb	w0, [x0]
  402548:	bl	401670 <putchar@plt>
  40254c:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402550:	add	x0, x0, #0x31c
  402554:	strb	wzr, [x0]
  402558:	mov	w0, #0xa                   	// #10
  40255c:	bl	401670 <putchar@plt>
  402560:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402564:	add	x0, x0, #0x2a4
  402568:	mov	w1, #0x1                   	// #1
  40256c:	str	w1, [x0]
  402570:	nop
  402574:	ldp	x29, x30, [sp], #16
  402578:	ret
  40257c:	sub	sp, sp, #0x20
  402580:	str	w0, [sp, #12]
  402584:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402588:	add	x0, x0, #0x2d0
  40258c:	ldr	x0, [x0]
  402590:	str	x0, [sp, #24]
  402594:	b	4025c0 <tigetstr@plt+0xed0>
  402598:	ldr	x0, [sp, #24]
  40259c:	ldr	w0, [x0, #84]
  4025a0:	ldr	w1, [sp, #12]
  4025a4:	cmp	w1, w0
  4025a8:	b.ne	4025b4 <tigetstr@plt+0xec4>  // b.any
  4025ac:	ldr	x0, [sp, #24]
  4025b0:	b	4025d0 <tigetstr@plt+0xee0>
  4025b4:	ldr	x0, [sp, #24]
  4025b8:	ldr	x0, [x0, #184]
  4025bc:	str	x0, [sp, #24]
  4025c0:	ldr	x0, [sp, #24]
  4025c4:	cmp	x0, #0x0
  4025c8:	b.ne	402598 <tigetstr@plt+0xea8>  // b.any
  4025cc:	mov	x0, #0x0                   	// #0
  4025d0:	add	sp, sp, #0x20
  4025d4:	ret
  4025d8:	stp	x29, x30, [sp, #-64]!
  4025dc:	mov	x29, sp
  4025e0:	str	x0, [sp, #40]
  4025e4:	str	w1, [sp, #36]
  4025e8:	str	w2, [sp, #32]
  4025ec:	str	x3, [sp, #24]
  4025f0:	mov	x0, #0xc0                  	// #192
  4025f4:	bl	401470 <malloc@plt>
  4025f8:	str	x0, [sp, #56]
  4025fc:	ldr	x0, [sp, #56]
  402600:	cmp	x0, #0x0
  402604:	b.ne	40261c <tigetstr@plt+0xf2c>  // b.any
  402608:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  40260c:	add	x0, x0, #0x1d0
  402610:	bl	4013d0 <perror@plt>
  402614:	mov	w0, #0x1                   	// #1
  402618:	bl	4013b0 <exit@plt>
  40261c:	ldr	x0, [sp, #56]
  402620:	mov	x2, #0x42                  	// #66
  402624:	ldr	x1, [sp, #40]
  402628:	bl	401640 <strncpy@plt>
  40262c:	ldr	x0, [sp, #56]
  402630:	strb	wzr, [x0, #65]
  402634:	ldr	x0, [sp, #56]
  402638:	ldr	w1, [sp, #36]
  40263c:	str	w1, [x0, #84]
  402640:	ldr	x0, [sp, #56]
  402644:	ldr	w1, [sp, #32]
  402648:	str	w1, [x0, #92]
  40264c:	ldr	x0, [sp, #56]
  402650:	strb	wzr, [x0, #160]
  402654:	ldr	x0, [sp, #56]
  402658:	str	wzr, [x0, #80]
  40265c:	ldr	x0, [sp, #56]
  402660:	str	xzr, [x0, #72]
  402664:	ldr	x0, [sp, #56]
  402668:	ldr	x1, [sp, #24]
  40266c:	str	x1, [x0, #96]
  402670:	ldr	x0, [sp, #56]
  402674:	str	xzr, [x0, #168]
  402678:	ldr	x0, [sp, #56]
  40267c:	str	xzr, [x0, #176]
  402680:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402684:	add	x0, x0, #0x2d0
  402688:	ldr	x1, [x0]
  40268c:	ldr	x0, [sp, #56]
  402690:	str	x1, [x0, #184]
  402694:	ldr	x0, [sp, #56]
  402698:	bl	4019f0 <tigetstr@plt+0x300>
  40269c:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4026a0:	add	x0, x0, #0x2d0
  4026a4:	ldr	x1, [sp, #56]
  4026a8:	str	x1, [x0]
  4026ac:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4026b0:	add	x0, x0, #0x2d0
  4026b4:	ldr	x0, [x0]
  4026b8:	ldp	x29, x30, [sp], #64
  4026bc:	ret
  4026c0:	stp	x29, x30, [sp, #-64]!
  4026c4:	mov	x29, sp
  4026c8:	str	x0, [sp, #24]
  4026cc:	str	x1, [sp, #16]
  4026d0:	mov	x0, #0x10                  	// #16
  4026d4:	bl	401470 <malloc@plt>
  4026d8:	str	x0, [sp, #56]
  4026dc:	ldr	x0, [sp, #56]
  4026e0:	cmp	x0, #0x0
  4026e4:	b.ne	4026fc <tigetstr@plt+0x100c>  // b.any
  4026e8:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  4026ec:	add	x0, x0, #0x1d0
  4026f0:	bl	4013d0 <perror@plt>
  4026f4:	mov	w0, #0x1                   	// #1
  4026f8:	bl	4013b0 <exit@plt>
  4026fc:	ldr	x0, [sp, #56]
  402700:	ldr	x1, [sp, #16]
  402704:	str	x1, [x0]
  402708:	ldr	x0, [sp, #24]
  40270c:	add	x0, x0, #0xa8
  402710:	str	x0, [sp, #48]
  402714:	b	4027bc <tigetstr@plt+0x10cc>
  402718:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  40271c:	add	x0, x0, #0x304
  402720:	ldr	w0, [x0]
  402724:	cmp	w0, #0x0
  402728:	b.eq	402750 <tigetstr@plt+0x1060>  // b.none
  40272c:	ldr	x0, [sp, #48]
  402730:	ldr	x0, [x0]
  402734:	ldr	x0, [x0]
  402738:	ldr	w1, [x0, #84]
  40273c:	ldr	x0, [sp, #16]
  402740:	ldr	w0, [x0, #84]
  402744:	cmp	w1, w0
  402748:	b.le	4027ac <tigetstr@plt+0x10bc>
  40274c:	b	4027dc <tigetstr@plt+0x10ec>
  402750:	ldr	x0, [sp, #48]
  402754:	ldr	x0, [x0]
  402758:	ldr	x0, [x0]
  40275c:	mov	x2, x0
  402760:	ldr	x0, [sp, #16]
  402764:	mov	x1, x0
  402768:	mov	x0, x2
  40276c:	bl	401580 <strcmp@plt>
  402770:	str	w0, [sp, #44]
  402774:	ldr	w0, [sp, #44]
  402778:	cmp	w0, #0x0
  40277c:	b.gt	4027d0 <tigetstr@plt+0x10e0>
  402780:	ldr	w0, [sp, #44]
  402784:	cmp	w0, #0x0
  402788:	b.ne	4027ac <tigetstr@plt+0x10bc>  // b.any
  40278c:	ldr	x0, [sp, #48]
  402790:	ldr	x0, [x0]
  402794:	ldr	x0, [x0]
  402798:	ldr	w1, [x0, #92]
  40279c:	ldr	x0, [sp, #16]
  4027a0:	ldr	w0, [x0, #92]
  4027a4:	cmp	w1, w0
  4027a8:	b.hi	4027d8 <tigetstr@plt+0x10e8>  // b.pmore
  4027ac:	ldr	x0, [sp, #48]
  4027b0:	ldr	x0, [x0]
  4027b4:	add	x0, x0, #0x8
  4027b8:	str	x0, [sp, #48]
  4027bc:	ldr	x0, [sp, #48]
  4027c0:	ldr	x0, [x0]
  4027c4:	cmp	x0, #0x0
  4027c8:	b.ne	402718 <tigetstr@plt+0x1028>  // b.any
  4027cc:	b	4027dc <tigetstr@plt+0x10ec>
  4027d0:	nop
  4027d4:	b	4027dc <tigetstr@plt+0x10ec>
  4027d8:	nop
  4027dc:	ldr	x0, [sp, #48]
  4027e0:	ldr	x1, [x0]
  4027e4:	ldr	x0, [sp, #56]
  4027e8:	str	x1, [x0, #8]
  4027ec:	ldr	x0, [sp, #48]
  4027f0:	ldr	x1, [sp, #56]
  4027f4:	str	x1, [x0]
  4027f8:	nop
  4027fc:	ldp	x29, x30, [sp], #64
  402800:	ret
  402804:	stp	x29, x30, [sp, #-80]!
  402808:	mov	x29, sp
  40280c:	str	x19, [sp, #16]
  402810:	str	x0, [sp, #56]
  402814:	str	x1, [sp, #48]
  402818:	str	w2, [sp, #44]
  40281c:	ldr	w0, [sp, #44]
  402820:	cmp	w0, #0x0
  402824:	b.ne	402838 <tigetstr@plt+0x1148>  // b.any
  402828:	ldr	x0, [sp, #56]
  40282c:	mov	w1, #0xffffffff            	// #-1
  402830:	str	w1, [x0, #80]
  402834:	b	4029e0 <tigetstr@plt+0x12f0>
  402838:	ldr	x0, [sp, #56]
  40283c:	str	wzr, [x0, #80]
  402840:	str	wzr, [sp, #68]
  402844:	b	402880 <tigetstr@plt+0x1190>
  402848:	ldrsw	x0, [sp, #68]
  40284c:	ldr	x1, [sp, #48]
  402850:	add	x0, x1, x0
  402854:	ldrb	w0, [x0]
  402858:	cmp	w0, #0x0
  40285c:	b.ne	402874 <tigetstr@plt+0x1184>  // b.any
  402860:	ldr	x0, [sp, #56]
  402864:	ldr	w0, [x0, #80]
  402868:	add	w1, w0, #0x1
  40286c:	ldr	x0, [sp, #56]
  402870:	str	w1, [x0, #80]
  402874:	ldr	w0, [sp, #68]
  402878:	add	w0, w0, #0x1
  40287c:	str	w0, [sp, #68]
  402880:	ldr	w0, [sp, #44]
  402884:	sub	w0, w0, #0x1
  402888:	ldr	w1, [sp, #68]
  40288c:	cmp	w1, w0
  402890:	b.lt	402848 <tigetstr@plt+0x1158>  // b.tstop
  402894:	ldr	x0, [sp, #56]
  402898:	ldr	w0, [x0, #80]
  40289c:	cmp	w0, #0x0
  4028a0:	b.eq	4029dc <tigetstr@plt+0x12ec>  // b.none
  4028a4:	ldr	x0, [sp, #56]
  4028a8:	ldr	w0, [x0, #80]
  4028ac:	sxtw	x0, w0
  4028b0:	lsl	x0, x0, #3
  4028b4:	bl	401470 <malloc@plt>
  4028b8:	mov	x1, x0
  4028bc:	ldr	x0, [sp, #56]
  4028c0:	str	x1, [x0, #72]
  4028c4:	ldr	x0, [sp, #56]
  4028c8:	ldr	x0, [x0, #72]
  4028cc:	cmp	x0, #0x0
  4028d0:	b.ne	4028e8 <tigetstr@plt+0x11f8>  // b.any
  4028d4:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  4028d8:	add	x0, x0, #0x1d0
  4028dc:	bl	4013d0 <perror@plt>
  4028e0:	mov	w0, #0x1                   	// #1
  4028e4:	bl	4013b0 <exit@plt>
  4028e8:	ldr	x0, [sp, #48]
  4028ec:	bl	4013a0 <strlen@plt>
  4028f0:	mov	x1, x0
  4028f4:	ldr	x0, [sp, #48]
  4028f8:	add	x0, x0, x1
  4028fc:	add	x0, x0, #0x1
  402900:	str	x0, [sp, #72]
  402904:	ldr	w0, [sp, #44]
  402908:	ldr	x2, [sp, #72]
  40290c:	ldr	x1, [sp, #48]
  402910:	sub	x1, x2, x1
  402914:	sub	w0, w0, w1
  402918:	str	w0, [sp, #44]
  40291c:	ldrsw	x1, [sp, #44]
  402920:	ldr	x0, [sp, #56]
  402924:	ldr	x19, [x0, #72]
  402928:	mov	x0, x1
  40292c:	bl	401470 <malloc@plt>
  402930:	str	x0, [x19]
  402934:	ldr	x0, [x19]
  402938:	cmp	x0, #0x0
  40293c:	b.ne	402954 <tigetstr@plt+0x1264>  // b.any
  402940:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  402944:	add	x0, x0, #0x1d0
  402948:	bl	4013d0 <perror@plt>
  40294c:	mov	w0, #0x1                   	// #1
  402950:	bl	4013b0 <exit@plt>
  402954:	ldr	x0, [sp, #56]
  402958:	ldr	x0, [x0, #72]
  40295c:	ldr	x0, [x0]
  402960:	ldrsw	x1, [sp, #44]
  402964:	mov	x2, x1
  402968:	ldr	x1, [sp, #72]
  40296c:	bl	401390 <memcpy@plt>
  402970:	str	x0, [sp, #72]
  402974:	mov	w0, #0x1                   	// #1
  402978:	str	w0, [sp, #68]
  40297c:	b	4029c4 <tigetstr@plt+0x12d4>
  402980:	ldr	x0, [sp, #72]
  402984:	bl	4013a0 <strlen@plt>
  402988:	mov	x1, x0
  40298c:	ldr	x0, [sp, #72]
  402990:	add	x0, x0, x1
  402994:	add	x0, x0, #0x1
  402998:	str	x0, [sp, #72]
  40299c:	ldr	x0, [sp, #56]
  4029a0:	ldr	x1, [x0, #72]
  4029a4:	ldrsw	x0, [sp, #68]
  4029a8:	lsl	x0, x0, #3
  4029ac:	add	x0, x1, x0
  4029b0:	ldr	x1, [sp, #72]
  4029b4:	str	x1, [x0]
  4029b8:	ldr	w0, [sp, #68]
  4029bc:	add	w0, w0, #0x1
  4029c0:	str	w0, [sp, #68]
  4029c4:	ldr	x0, [sp, #56]
  4029c8:	ldr	w0, [x0, #80]
  4029cc:	ldr	w1, [sp, #68]
  4029d0:	cmp	w1, w0
  4029d4:	b.lt	402980 <tigetstr@plt+0x1290>  // b.tstop
  4029d8:	b	4029e0 <tigetstr@plt+0x12f0>
  4029dc:	nop
  4029e0:	ldr	x19, [sp, #16]
  4029e4:	ldp	x29, x30, [sp], #80
  4029e8:	ret
  4029ec:	stp	x29, x30, [sp, #-80]!
  4029f0:	mov	x29, sp
  4029f4:	str	x0, [sp, #40]
  4029f8:	str	x1, [sp, #32]
  4029fc:	str	w2, [sp, #28]
  402a00:	ldr	x0, [sp, #40]
  402a04:	mov	x2, #0x42                  	// #66
  402a08:	ldr	x1, [sp, #32]
  402a0c:	bl	401640 <strncpy@plt>
  402a10:	ldr	x0, [sp, #40]
  402a14:	strb	wzr, [x0, #65]
  402a18:	ldr	x0, [sp, #40]
  402a1c:	ldr	w1, [sp, #28]
  402a20:	str	w1, [x0, #92]
  402a24:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402a28:	add	x0, x0, #0x304
  402a2c:	ldr	w0, [x0]
  402a30:	cmp	w0, #0x0
  402a34:	b.ne	402b0c <tigetstr@plt+0x141c>  // b.any
  402a38:	ldr	x0, [sp, #40]
  402a3c:	ldr	x0, [x0, #176]
  402a40:	cmp	x0, #0x0
  402a44:	b.eq	402b0c <tigetstr@plt+0x141c>  // b.none
  402a48:	ldr	x0, [sp, #40]
  402a4c:	ldr	x0, [x0, #176]
  402a50:	str	x0, [sp, #64]
  402a54:	ldr	x0, [sp, #64]
  402a58:	add	x0, x0, #0xa8
  402a5c:	str	x0, [sp, #56]
  402a60:	b	402afc <tigetstr@plt+0x140c>
  402a64:	ldr	x0, [sp, #56]
  402a68:	ldr	x0, [x0]
  402a6c:	ldr	x0, [x0, #8]
  402a70:	cmp	x0, #0x0
  402a74:	b.eq	402aec <tigetstr@plt+0x13fc>  // b.none
  402a78:	ldr	x0, [sp, #56]
  402a7c:	ldr	x0, [x0]
  402a80:	ldr	x0, [x0]
  402a84:	mov	x2, x0
  402a88:	ldr	x0, [sp, #56]
  402a8c:	ldr	x0, [x0]
  402a90:	ldr	x0, [x0, #8]
  402a94:	ldr	x0, [x0]
  402a98:	mov	x1, x0
  402a9c:	mov	x0, x2
  402aa0:	bl	401580 <strcmp@plt>
  402aa4:	cmp	w0, #0x0
  402aa8:	b.le	402aec <tigetstr@plt+0x13fc>
  402aac:	ldr	x0, [sp, #56]
  402ab0:	ldr	x0, [x0]
  402ab4:	ldr	x0, [x0]
  402ab8:	str	x0, [sp, #72]
  402abc:	ldr	x0, [sp, #56]
  402ac0:	ldr	x0, [x0]
  402ac4:	ldr	x1, [x0, #8]
  402ac8:	ldr	x0, [sp, #56]
  402acc:	ldr	x0, [x0]
  402ad0:	ldr	x1, [x1]
  402ad4:	str	x1, [x0]
  402ad8:	ldr	x0, [sp, #56]
  402adc:	ldr	x0, [x0]
  402ae0:	ldr	x0, [x0, #8]
  402ae4:	ldr	x1, [sp, #72]
  402ae8:	str	x1, [x0]
  402aec:	ldr	x0, [sp, #56]
  402af0:	ldr	x0, [x0]
  402af4:	add	x0, x0, #0x8
  402af8:	str	x0, [sp, #56]
  402afc:	ldr	x0, [sp, #56]
  402b00:	ldr	x0, [x0]
  402b04:	cmp	x0, #0x0
  402b08:	b.ne	402a64 <tigetstr@plt+0x1374>  // b.any
  402b0c:	nop
  402b10:	ldp	x29, x30, [sp], #80
  402b14:	ret
  402b18:	stp	x29, x30, [sp, #-80]!
  402b1c:	mov	x29, sp
  402b20:	str	x0, [sp, #56]
  402b24:	str	w1, [sp, #52]
  402b28:	str	w2, [sp, #48]
  402b2c:	str	w3, [sp, #44]
  402b30:	str	w4, [sp, #40]
  402b34:	str	x5, [sp, #32]
  402b38:	str	w6, [sp, #28]
  402b3c:	strb	w7, [sp, #27]
  402b40:	ldr	w0, [sp, #52]
  402b44:	bl	40257c <tigetstr@plt+0xe8c>
  402b48:	str	x0, [sp, #64]
  402b4c:	ldr	x0, [sp, #64]
  402b50:	cmp	x0, #0x0
  402b54:	b.ne	402b74 <tigetstr@plt+0x1484>  // b.any
  402b58:	ldr	x3, [sp, #80]
  402b5c:	ldr	w2, [sp, #40]
  402b60:	ldr	w1, [sp, #52]
  402b64:	ldr	x0, [sp, #56]
  402b68:	bl	4025d8 <tigetstr@plt+0xee8>
  402b6c:	str	x0, [sp, #64]
  402b70:	b	402b84 <tigetstr@plt+0x1494>
  402b74:	ldr	w2, [sp, #40]
  402b78:	ldr	x1, [sp, #56]
  402b7c:	ldr	x0, [sp, #64]
  402b80:	bl	4029ec <tigetstr@plt+0x12fc>
  402b84:	ldr	x0, [sp, #32]
  402b88:	cmp	x0, #0x0
  402b8c:	b.eq	402ba0 <tigetstr@plt+0x14b0>  // b.none
  402b90:	ldr	w2, [sp, #28]
  402b94:	ldr	x1, [sp, #32]
  402b98:	ldr	x0, [sp, #64]
  402b9c:	bl	402804 <tigetstr@plt+0x1114>
  402ba0:	ldr	w1, [sp, #52]
  402ba4:	ldr	w0, [sp, #48]
  402ba8:	cmp	w1, w0
  402bac:	b.ne	402bb4 <tigetstr@plt+0x14c4>  // b.any
  402bb0:	str	wzr, [sp, #48]
  402bb4:	ldr	x0, [sp, #64]
  402bb8:	ldr	w1, [sp, #44]
  402bbc:	str	w1, [x0, #88]
  402bc0:	ldrb	w0, [sp, #27]
  402bc4:	cmp	w0, #0x0
  402bc8:	b.eq	402be4 <tigetstr@plt+0x14f4>  // b.none
  402bcc:	ldr	x0, [sp, #64]
  402bd0:	ldrb	w0, [x0, #160]
  402bd4:	orr	w0, w0, #0x2
  402bd8:	and	w1, w0, #0xff
  402bdc:	ldr	x0, [sp, #64]
  402be0:	strb	w1, [x0, #160]
  402be4:	ldr	w0, [sp, #48]
  402be8:	bl	40257c <tigetstr@plt+0xe8c>
  402bec:	str	x0, [sp, #72]
  402bf0:	ldr	x0, [sp, #72]
  402bf4:	cmp	x0, #0x0
  402bf8:	b.ne	402c18 <tigetstr@plt+0x1528>  // b.any
  402bfc:	ldr	x3, [sp, #80]
  402c00:	mov	w2, #0x0                   	// #0
  402c04:	ldr	w1, [sp, #48]
  402c08:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  402c0c:	add	x0, x0, #0x1f8
  402c10:	bl	4025d8 <tigetstr@plt+0xee8>
  402c14:	str	x0, [sp, #72]
  402c18:	ldr	w0, [sp, #52]
  402c1c:	cmp	w0, #0x0
  402c20:	b.eq	402c3c <tigetstr@plt+0x154c>  // b.none
  402c24:	ldr	x1, [sp, #64]
  402c28:	ldr	x0, [sp, #72]
  402c2c:	bl	4026c0 <tigetstr@plt+0xfd0>
  402c30:	ldr	x0, [sp, #64]
  402c34:	ldr	x1, [sp, #72]
  402c38:	str	x1, [x0, #176]
  402c3c:	nop
  402c40:	ldp	x29, x30, [sp], #80
  402c44:	ret
  402c48:	stp	x29, x30, [sp, #-64]!
  402c4c:	mov	x29, sp
  402c50:	str	x0, [sp, #24]
  402c54:	str	x1, [sp, #16]
  402c58:	ldr	x0, [sp, #24]
  402c5c:	ldr	x1, [sp, #16]
  402c60:	bl	401580 <strcmp@plt>
  402c64:	cmp	w0, #0x0
  402c68:	b.eq	402c74 <tigetstr@plt+0x1584>  // b.none
  402c6c:	mov	w0, #0x0                   	// #0
  402c70:	b	402db8 <tigetstr@plt+0x16c8>
  402c74:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402c78:	add	x0, x0, #0x2f4
  402c7c:	ldr	w0, [x0]
  402c80:	cmp	w0, #0x0
  402c84:	b.eq	402ca8 <tigetstr@plt+0x15b8>  // b.none
  402c88:	ldr	x0, [sp, #24]
  402c8c:	ldr	w1, [x0, #92]
  402c90:	ldr	x0, [sp, #16]
  402c94:	ldr	w0, [x0, #92]
  402c98:	cmp	w1, w0
  402c9c:	b.eq	402ca8 <tigetstr@plt+0x15b8>  // b.none
  402ca0:	mov	w0, #0x0                   	// #0
  402ca4:	b	402db8 <tigetstr@plt+0x16c8>
  402ca8:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402cac:	add	x0, x0, #0x30c
  402cb0:	ldr	w0, [x0]
  402cb4:	cmp	w0, #0x0
  402cb8:	b.eq	402d1c <tigetstr@plt+0x162c>  // b.none
  402cbc:	str	wzr, [sp, #44]
  402cc0:	b	402d10 <tigetstr@plt+0x1620>
  402cc4:	ldr	x1, [sp, #24]
  402cc8:	ldrsw	x0, [sp, #44]
  402ccc:	add	x0, x0, #0xc
  402cd0:	lsl	x0, x0, #3
  402cd4:	add	x0, x1, x0
  402cd8:	ldr	x1, [x0, #8]
  402cdc:	ldr	x2, [sp, #16]
  402ce0:	ldrsw	x0, [sp, #44]
  402ce4:	add	x0, x0, #0xc
  402ce8:	lsl	x0, x0, #3
  402cec:	add	x0, x2, x0
  402cf0:	ldr	x0, [x0, #8]
  402cf4:	cmp	x1, x0
  402cf8:	b.eq	402d04 <tigetstr@plt+0x1614>  // b.none
  402cfc:	mov	w0, #0x0                   	// #0
  402d00:	b	402db8 <tigetstr@plt+0x16c8>
  402d04:	ldr	w0, [sp, #44]
  402d08:	add	w0, w0, #0x1
  402d0c:	str	w0, [sp, #44]
  402d10:	ldr	w0, [sp, #44]
  402d14:	cmp	w0, #0x6
  402d18:	b.le	402cc4 <tigetstr@plt+0x15d4>
  402d1c:	ldr	x0, [sp, #24]
  402d20:	ldr	x0, [x0, #168]
  402d24:	str	x0, [sp, #48]
  402d28:	ldr	x0, [sp, #16]
  402d2c:	ldr	x0, [x0, #168]
  402d30:	str	x0, [sp, #56]
  402d34:	b	402d7c <tigetstr@plt+0x168c>
  402d38:	ldr	x0, [sp, #48]
  402d3c:	ldr	x2, [x0]
  402d40:	ldr	x0, [sp, #56]
  402d44:	ldr	x0, [x0]
  402d48:	mov	x1, x0
  402d4c:	mov	x0, x2
  402d50:	bl	402c48 <tigetstr@plt+0x1558>
  402d54:	cmp	w0, #0x0
  402d58:	b.ne	402d64 <tigetstr@plt+0x1674>  // b.any
  402d5c:	mov	w0, #0x0                   	// #0
  402d60:	b	402db8 <tigetstr@plt+0x16c8>
  402d64:	ldr	x0, [sp, #48]
  402d68:	ldr	x0, [x0, #8]
  402d6c:	str	x0, [sp, #48]
  402d70:	ldr	x0, [sp, #56]
  402d74:	ldr	x0, [x0, #8]
  402d78:	str	x0, [sp, #56]
  402d7c:	ldr	x0, [sp, #48]
  402d80:	cmp	x0, #0x0
  402d84:	b.eq	402d94 <tigetstr@plt+0x16a4>  // b.none
  402d88:	ldr	x0, [sp, #56]
  402d8c:	cmp	x0, #0x0
  402d90:	b.ne	402d38 <tigetstr@plt+0x1648>  // b.any
  402d94:	ldr	x0, [sp, #48]
  402d98:	cmp	x0, #0x0
  402d9c:	b.ne	402db4 <tigetstr@plt+0x16c4>  // b.any
  402da0:	ldr	x0, [sp, #56]
  402da4:	cmp	x0, #0x0
  402da8:	b.ne	402db4 <tigetstr@plt+0x16c4>  // b.any
  402dac:	mov	w0, #0x1                   	// #1
  402db0:	b	402db8 <tigetstr@plt+0x16c8>
  402db4:	mov	w0, #0x0                   	// #0
  402db8:	ldp	x29, x30, [sp], #64
  402dbc:	ret
  402dc0:	stp	x29, x30, [sp, #-64]!
  402dc4:	mov	x29, sp
  402dc8:	str	x0, [sp, #24]
  402dcc:	adrp	x0, 416000 <tigetstr@plt+0x14910>
  402dd0:	add	x0, x0, #0xdd0
  402dd4:	ldr	x1, [x0]
  402dd8:	str	x1, [sp, #56]
  402ddc:	mov	x1, #0x0                   	// #0
  402de0:	str	wzr, [sp, #36]
  402de4:	ldr	x0, [sp, #24]
  402de8:	str	x0, [sp, #40]
  402dec:	b	402e98 <tigetstr@plt+0x17a8>
  402df0:	ldr	x0, [sp, #40]
  402df4:	ldrb	w0, [x0]
  402df8:	cmp	w0, #0x5c
  402dfc:	b.ne	402e1c <tigetstr@plt+0x172c>  // b.any
  402e00:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  402e04:	add	x0, x0, #0x200
  402e08:	bl	40236c <tigetstr@plt+0xc7c>
  402e0c:	ldr	w0, [sp, #36]
  402e10:	add	w0, w0, #0x2
  402e14:	str	w0, [sp, #36]
  402e18:	b	402e8c <tigetstr@plt+0x179c>
  402e1c:	ldr	x0, [sp, #40]
  402e20:	ldrb	w0, [x0]
  402e24:	cmp	w0, #0x1f
  402e28:	b.ls	402e58 <tigetstr@plt+0x1768>  // b.plast
  402e2c:	ldr	x0, [sp, #40]
  402e30:	ldrb	w0, [x0]
  402e34:	cmp	w0, #0x7e
  402e38:	b.hi	402e58 <tigetstr@plt+0x1768>  // b.pmore
  402e3c:	ldr	x0, [sp, #40]
  402e40:	ldrb	w0, [x0]
  402e44:	bl	4021ec <tigetstr@plt+0xafc>
  402e48:	ldr	w0, [sp, #36]
  402e4c:	add	w0, w0, #0x1
  402e50:	str	w0, [sp, #36]
  402e54:	b	402e8c <tigetstr@plt+0x179c>
  402e58:	ldr	x0, [sp, #40]
  402e5c:	ldrb	w0, [x0]
  402e60:	add	x3, sp, #0x30
  402e64:	mov	w2, w0
  402e68:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  402e6c:	add	x1, x0, #0x208
  402e70:	mov	x0, x3
  402e74:	bl	4013f0 <sprintf@plt>
  402e78:	add	x0, sp, #0x30
  402e7c:	bl	40236c <tigetstr@plt+0xc7c>
  402e80:	ldr	w0, [sp, #36]
  402e84:	add	w0, w0, #0x4
  402e88:	str	w0, [sp, #36]
  402e8c:	ldr	x0, [sp, #40]
  402e90:	add	x0, x0, #0x1
  402e94:	str	x0, [sp, #40]
  402e98:	ldr	x0, [sp, #40]
  402e9c:	ldrb	w0, [x0]
  402ea0:	cmp	w0, #0x0
  402ea4:	b.ne	402df0 <tigetstr@plt+0x1700>  // b.any
  402ea8:	ldr	w0, [sp, #36]
  402eac:	mov	w1, w0
  402eb0:	adrp	x0, 416000 <tigetstr@plt+0x14910>
  402eb4:	add	x0, x0, #0xdd0
  402eb8:	ldr	x2, [sp, #56]
  402ebc:	ldr	x0, [x0]
  402ec0:	eor	x0, x2, x0
  402ec4:	cmp	x0, #0x0
  402ec8:	b.eq	402ed0 <tigetstr@plt+0x17e0>  // b.none
  402ecc:	bl	401510 <__stack_chk_fail@plt>
  402ed0:	mov	w0, w1
  402ed4:	ldp	x29, x30, [sp], #64
  402ed8:	ret
  402edc:	stp	x29, x30, [sp, #-144]!
  402ee0:	mov	x29, sp
  402ee4:	str	x0, [sp, #40]
  402ee8:	str	w1, [sp, #36]
  402eec:	str	w2, [sp, #32]
  402ef0:	str	w3, [sp, #28]
  402ef4:	str	w4, [sp, #24]
  402ef8:	str	w5, [sp, #20]
  402efc:	str	w6, [sp, #16]
  402f00:	ldr	w0, [sp, #16]
  402f04:	cmp	w0, #0x0
  402f08:	b.ge	402f2c <tigetstr@plt+0x183c>  // b.tcont
  402f0c:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  402f10:	add	x3, x0, #0xde0
  402f14:	mov	w2, #0x292                 	// #658
  402f18:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  402f1c:	add	x1, x0, #0x210
  402f20:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  402f24:	add	x0, x0, #0x220
  402f28:	bl	401650 <__assert_fail@plt>
  402f2c:	ldr	x0, [sp, #40]
  402f30:	cmp	x0, #0x0
  402f34:	b.eq	403aa8 <tigetstr@plt+0x23b8>  // b.none
  402f38:	ldr	w0, [sp, #28]
  402f3c:	cmp	w0, #0x0
  402f40:	b.ne	403048 <tigetstr@plt+0x1958>  // b.any
  402f44:	str	wzr, [sp, #48]
  402f48:	b	403038 <tigetstr@plt+0x1948>
  402f4c:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402f50:	add	x0, x0, #0x2e0
  402f54:	ldr	x1, [x0]
  402f58:	ldrsw	x0, [sp, #48]
  402f5c:	lsl	x0, x0, #2
  402f60:	add	x0, x1, x0
  402f64:	ldr	w0, [x0]
  402f68:	add	w0, w0, #0x1
  402f6c:	str	w0, [sp, #52]
  402f70:	b	402f88 <tigetstr@plt+0x1898>
  402f74:	mov	w0, #0x20                  	// #32
  402f78:	bl	4021ec <tigetstr@plt+0xafc>
  402f7c:	ldr	w0, [sp, #52]
  402f80:	sub	w0, w0, #0x1
  402f84:	str	w0, [sp, #52]
  402f88:	ldr	w0, [sp, #52]
  402f8c:	cmp	w0, #0x0
  402f90:	b.ne	402f74 <tigetstr@plt+0x1884>  // b.any
  402f94:	ldr	w0, [sp, #36]
  402f98:	sub	w0, w0, #0x1
  402f9c:	ldr	w1, [sp, #48]
  402fa0:	cmp	w1, w0
  402fa4:	b.ne	402fdc <tigetstr@plt+0x18ec>  // b.any
  402fa8:	ldr	w0, [sp, #24]
  402fac:	cmp	w0, #0x0
  402fb0:	b.eq	402fc8 <tigetstr@plt+0x18d8>  // b.none
  402fb4:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402fb8:	add	x0, x0, #0x290
  402fbc:	ldr	x0, [x0]
  402fc0:	ldr	x0, [x0, #24]
  402fc4:	b	403028 <tigetstr@plt+0x1938>
  402fc8:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402fcc:	add	x0, x0, #0x290
  402fd0:	ldr	x0, [x0]
  402fd4:	ldr	x0, [x0, #8]
  402fd8:	b	403028 <tigetstr@plt+0x1938>
  402fdc:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402fe0:	add	x0, x0, #0x2e8
  402fe4:	ldr	x1, [x0]
  402fe8:	ldrsw	x0, [sp, #48]
  402fec:	add	x0, x0, #0x1
  402ff0:	lsl	x0, x0, #2
  402ff4:	add	x0, x1, x0
  402ff8:	ldr	w0, [x0]
  402ffc:	cmp	w0, #0x0
  403000:	b.eq	403018 <tigetstr@plt+0x1928>  // b.none
  403004:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  403008:	add	x0, x0, #0x290
  40300c:	ldr	x0, [x0]
  403010:	ldr	x0, [x0, #16]
  403014:	b	403028 <tigetstr@plt+0x1938>
  403018:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  40301c:	add	x0, x0, #0x290
  403020:	ldr	x0, [x0]
  403024:	ldr	x0, [x0]
  403028:	bl	40236c <tigetstr@plt+0xc7c>
  40302c:	ldr	w0, [sp, #48]
  403030:	add	w0, w0, #0x1
  403034:	str	w0, [sp, #48]
  403038:	ldr	w1, [sp, #48]
  40303c:	ldr	w0, [sp, #36]
  403040:	cmp	w1, w0
  403044:	b.lt	402f4c <tigetstr@plt+0x185c>  // b.tstop
  403048:	ldr	w0, [sp, #32]
  40304c:	cmp	w0, #0x1
  403050:	b.gt	40305c <tigetstr@plt+0x196c>
  403054:	str	wzr, [sp, #56]
  403058:	b	403078 <tigetstr@plt+0x1988>
  40305c:	ldr	w0, [sp, #32]
  403060:	bl	4023b0 <tigetstr@plt+0xcc0>
  403064:	add	w0, w0, #0x2
  403068:	str	w0, [sp, #56]
  40306c:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  403070:	add	x0, x0, #0x230
  403074:	bl	40236c <tigetstr@plt+0xc7c>
  403078:	ldr	x0, [sp, #40]
  40307c:	ldrb	w0, [x0, #160]
  403080:	and	w0, w0, #0x1
  403084:	cmp	w0, #0x0
  403088:	b.eq	4030c0 <tigetstr@plt+0x19d0>  // b.none
  40308c:	mov	x1, #0x0                   	// #0
  403090:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  403094:	add	x0, x0, #0x238
  403098:	bl	401620 <tgetstr@plt>
  40309c:	str	x0, [sp, #120]
  4030a0:	ldr	x0, [sp, #120]
  4030a4:	cmp	x0, #0x0
  4030a8:	b.eq	4030c0 <tigetstr@plt+0x19d0>  // b.none
  4030ac:	adrp	x0, 401000 <memcpy@plt-0x390>
  4030b0:	add	x2, x0, #0x670
  4030b4:	mov	w1, #0x1                   	// #1
  4030b8:	ldr	x0, [sp, #120]
  4030bc:	bl	4013e0 <tputs@plt>
  4030c0:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4030c4:	add	x0, x0, #0x2f0
  4030c8:	ldr	w0, [x0]
  4030cc:	str	w0, [sp, #64]
  4030d0:	ldr	w0, [sp, #64]
  4030d4:	str	w0, [sp, #76]
  4030d8:	ldr	w0, [sp, #76]
  4030dc:	cmp	w0, #0x0
  4030e0:	b.eq	4030fc <tigetstr@plt+0x1a0c>  // b.none
  4030e4:	ldr	x0, [sp, #40]
  4030e8:	ldr	w0, [x0, #80]
  4030ec:	cmp	w0, #0x0
  4030f0:	b.ge	4030fc <tigetstr@plt+0x1a0c>  // b.tcont
  4030f4:	mov	w0, #0x28                  	// #40
  4030f8:	bl	4021ec <tigetstr@plt+0xafc>
  4030fc:	ldr	x0, [sp, #40]
  403100:	bl	402dc0 <tigetstr@plt+0x16d0>
  403104:	str	w0, [sp, #80]
  403108:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  40310c:	add	x0, x0, #0x2a4
  403110:	ldr	w0, [x0]
  403114:	str	w0, [sp, #84]
  403118:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  40311c:	add	x0, x0, #0x2f8
  403120:	ldr	w0, [x0]
  403124:	cmp	w0, #0x0
  403128:	b.eq	40315c <tigetstr@plt+0x1a6c>  // b.none
  40312c:	ldr	w0, [sp, #64]
  403130:	add	w1, w0, #0x1
  403134:	str	w1, [sp, #64]
  403138:	cmp	w0, #0x0
  40313c:	b.eq	403148 <tigetstr@plt+0x1a58>  // b.none
  403140:	mov	w0, #0x2c                  	// #44
  403144:	b	40314c <tigetstr@plt+0x1a5c>
  403148:	mov	w0, #0x28                  	// #40
  40314c:	bl	4021ec <tigetstr@plt+0xafc>
  403150:	ldr	x0, [sp, #40]
  403154:	ldr	w0, [x0, #84]
  403158:	bl	4023b0 <tigetstr@plt+0xcc0>
  40315c:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  403160:	add	x0, x0, #0x2fc
  403164:	ldr	w0, [x0]
  403168:	cmp	w0, #0x0
  40316c:	b.eq	4031a0 <tigetstr@plt+0x1ab0>  // b.none
  403170:	ldr	w0, [sp, #64]
  403174:	add	w1, w0, #0x1
  403178:	str	w1, [sp, #64]
  40317c:	cmp	w0, #0x0
  403180:	b.eq	40318c <tigetstr@plt+0x1a9c>  // b.none
  403184:	mov	w0, #0x2c                  	// #44
  403188:	b	403190 <tigetstr@plt+0x1aa0>
  40318c:	mov	w0, #0x28                  	// #40
  403190:	bl	4021ec <tigetstr@plt+0xafc>
  403194:	ldr	x0, [sp, #40]
  403198:	ldr	w0, [x0, #88]
  40319c:	bl	4023b0 <tigetstr@plt+0xcc0>
  4031a0:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4031a4:	add	x0, x0, #0x2f4
  4031a8:	ldr	w0, [x0]
  4031ac:	cmp	w0, #0x0
  4031b0:	b.eq	403224 <tigetstr@plt+0x1b34>  // b.none
  4031b4:	ldr	x0, [sp, #40]
  4031b8:	ldr	w0, [x0, #92]
  4031bc:	ldr	w1, [sp, #20]
  4031c0:	cmp	w1, w0
  4031c4:	b.eq	403224 <tigetstr@plt+0x1b34>  // b.none
  4031c8:	ldr	w0, [sp, #64]
  4031cc:	add	w1, w0, #0x1
  4031d0:	str	w1, [sp, #64]
  4031d4:	cmp	w0, #0x0
  4031d8:	b.eq	4031e4 <tigetstr@plt+0x1af4>  // b.none
  4031dc:	mov	w0, #0x2c                  	// #44
  4031e0:	b	4031e8 <tigetstr@plt+0x1af8>
  4031e4:	mov	w0, #0x28                  	// #40
  4031e8:	bl	4021ec <tigetstr@plt+0xafc>
  4031ec:	ldr	x0, [sp, #40]
  4031f0:	ldr	w0, [x0, #92]
  4031f4:	bl	401590 <getpwuid@plt>
  4031f8:	str	x0, [sp, #128]
  4031fc:	ldr	x0, [sp, #128]
  403200:	cmp	x0, #0x0
  403204:	b.eq	403218 <tigetstr@plt+0x1b28>  // b.none
  403208:	ldr	x0, [sp, #128]
  40320c:	ldr	x0, [x0]
  403210:	bl	40236c <tigetstr@plt+0xc7c>
  403214:	b	403224 <tigetstr@plt+0x1b34>
  403218:	ldr	x0, [sp, #40]
  40321c:	ldr	w0, [x0, #92]
  403220:	bl	4023b0 <tigetstr@plt+0xcc0>
  403224:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  403228:	add	x0, x0, #0x30c
  40322c:	ldr	w0, [x0]
  403230:	cmp	w0, #0x0
  403234:	b.eq	403320 <tigetstr@plt+0x1c30>  // b.none
  403238:	ldr	x0, [sp, #40]
  40323c:	ldr	x0, [x0, #176]
  403240:	cmp	x0, #0x0
  403244:	b.eq	403320 <tigetstr@plt+0x1c30>  // b.none
  403248:	str	wzr, [sp, #52]
  40324c:	b	403314 <tigetstr@plt+0x1c24>
  403250:	ldr	x1, [sp, #40]
  403254:	ldrsw	x0, [sp, #52]
  403258:	add	x0, x0, #0xc
  40325c:	lsl	x0, x0, #3
  403260:	add	x0, x1, x0
  403264:	ldr	x0, [x0, #8]
  403268:	cmp	x0, #0x0
  40326c:	b.eq	403304 <tigetstr@plt+0x1c14>  // b.none
  403270:	ldr	x0, [sp, #40]
  403274:	ldr	x1, [x0, #176]
  403278:	ldrsw	x0, [sp, #52]
  40327c:	add	x0, x0, #0xc
  403280:	lsl	x0, x0, #3
  403284:	add	x0, x1, x0
  403288:	ldr	x0, [x0, #8]
  40328c:	cmp	x0, #0x0
  403290:	b.eq	403304 <tigetstr@plt+0x1c14>  // b.none
  403294:	ldr	x1, [sp, #40]
  403298:	ldrsw	x0, [sp, #52]
  40329c:	add	x0, x0, #0xc
  4032a0:	lsl	x0, x0, #3
  4032a4:	add	x0, x1, x0
  4032a8:	ldr	x1, [x0, #8]
  4032ac:	ldr	x0, [sp, #40]
  4032b0:	ldr	x2, [x0, #176]
  4032b4:	ldrsw	x0, [sp, #52]
  4032b8:	add	x0, x0, #0xc
  4032bc:	lsl	x0, x0, #3
  4032c0:	add	x0, x2, x0
  4032c4:	ldr	x0, [x0, #8]
  4032c8:	cmp	x1, x0
  4032cc:	b.eq	403308 <tigetstr@plt+0x1c18>  // b.none
  4032d0:	ldr	w0, [sp, #64]
  4032d4:	add	w1, w0, #0x1
  4032d8:	str	w1, [sp, #64]
  4032dc:	cmp	w0, #0x0
  4032e0:	b.eq	4032ec <tigetstr@plt+0x1bfc>  // b.none
  4032e4:	mov	w0, #0x2c                  	// #44
  4032e8:	b	4032f0 <tigetstr@plt+0x1c00>
  4032ec:	mov	w0, #0x28                  	// #40
  4032f0:	bl	4021ec <tigetstr@plt+0xafc>
  4032f4:	ldr	w0, [sp, #52]
  4032f8:	bl	4018c8 <tigetstr@plt+0x1d8>
  4032fc:	bl	40236c <tigetstr@plt+0xc7c>
  403300:	b	403308 <tigetstr@plt+0x1c18>
  403304:	nop
  403308:	ldr	w0, [sp, #52]
  40330c:	add	w0, w0, #0x1
  403310:	str	w0, [sp, #52]
  403314:	ldr	w0, [sp, #52]
  403318:	cmp	w0, #0x6
  40331c:	b.le	403250 <tigetstr@plt+0x1b60>
  403320:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  403324:	add	x0, x0, #0x318
  403328:	ldr	w0, [x0]
  40332c:	cmp	w0, #0x0
  403330:	b.eq	403364 <tigetstr@plt+0x1c74>  // b.none
  403334:	ldr	w0, [sp, #64]
  403338:	add	w1, w0, #0x1
  40333c:	str	w1, [sp, #64]
  403340:	cmp	w0, #0x0
  403344:	b.eq	403350 <tigetstr@plt+0x1c60>  // b.none
  403348:	mov	w0, #0x2c                  	// #44
  40334c:	b	403354 <tigetstr@plt+0x1c64>
  403350:	mov	w0, #0x28                  	// #40
  403354:	bl	4021ec <tigetstr@plt+0xafc>
  403358:	ldr	x0, [sp, #40]
  40335c:	ldr	x0, [x0, #96]
  403360:	bl	4024c8 <tigetstr@plt+0xdd8>
  403364:	ldr	w0, [sp, #76]
  403368:	cmp	w0, #0x0
  40336c:	b.eq	403394 <tigetstr@plt+0x1ca4>  // b.none
  403370:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  403374:	add	x0, x0, #0x2f0
  403378:	ldr	w0, [x0]
  40337c:	cmp	w0, #0x0
  403380:	b.eq	403394 <tigetstr@plt+0x1ca4>  // b.none
  403384:	ldr	x0, [sp, #40]
  403388:	ldr	w0, [x0, #80]
  40338c:	cmp	w0, #0x0
  403390:	b.lt	4033ac <tigetstr@plt+0x1cbc>  // b.tstop
  403394:	ldr	w0, [sp, #76]
  403398:	cmp	w0, #0x0
  40339c:	b.ne	4033b4 <tigetstr@plt+0x1cc4>  // b.any
  4033a0:	ldr	w0, [sp, #64]
  4033a4:	cmp	w0, #0x0
  4033a8:	b.eq	4033b4 <tigetstr@plt+0x1cc4>  // b.none
  4033ac:	mov	w0, #0x29                  	// #41
  4033b0:	bl	4021ec <tigetstr@plt+0xafc>
  4033b4:	ldr	x0, [sp, #40]
  4033b8:	ldrb	w0, [x0, #160]
  4033bc:	and	w0, w0, #0x1
  4033c0:	cmp	w0, #0x0
  4033c4:	b.eq	4033fc <tigetstr@plt+0x1d0c>  // b.none
  4033c8:	mov	x1, #0x0                   	// #0
  4033cc:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  4033d0:	add	x0, x0, #0x240
  4033d4:	bl	401620 <tgetstr@plt>
  4033d8:	str	x0, [sp, #120]
  4033dc:	ldr	x0, [sp, #120]
  4033e0:	cmp	x0, #0x0
  4033e4:	b.eq	4033fc <tigetstr@plt+0x1d0c>  // b.none
  4033e8:	adrp	x0, 401000 <memcpy@plt-0x390>
  4033ec:	add	x2, x0, #0x670
  4033f0:	mov	w1, #0x1                   	// #1
  4033f4:	ldr	x0, [sp, #120]
  4033f8:	bl	4013e0 <tputs@plt>
  4033fc:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  403400:	add	x0, x0, #0x2f0
  403404:	ldr	w0, [x0]
  403408:	cmp	w0, #0x0
  40340c:	b.eq	403564 <tigetstr@plt+0x1e74>  // b.none
  403410:	str	wzr, [sp, #52]
  403414:	b	403550 <tigetstr@plt+0x1e60>
  403418:	ldr	x0, [sp, #40]
  40341c:	ldr	w0, [x0, #80]
  403420:	sub	w0, w0, #0x1
  403424:	ldr	w1, [sp, #52]
  403428:	cmp	w1, w0
  40342c:	b.ge	403438 <tigetstr@plt+0x1d48>  // b.tcont
  403430:	mov	w0, #0x20                  	// #32
  403434:	bl	4021ec <tigetstr@plt+0xafc>
  403438:	str	wzr, [sp, #60]
  40343c:	ldr	x0, [sp, #40]
  403440:	ldr	x1, [x0, #72]
  403444:	ldrsw	x0, [sp, #52]
  403448:	lsl	x0, x0, #3
  40344c:	add	x0, x1, x0
  403450:	ldr	x0, [x0]
  403454:	str	x0, [sp, #112]
  403458:	b	4034a0 <tigetstr@plt+0x1db0>
  40345c:	ldr	x0, [sp, #112]
  403460:	ldrb	w0, [x0]
  403464:	cmp	w0, #0x1f
  403468:	b.ls	403484 <tigetstr@plt+0x1d94>  // b.plast
  40346c:	ldr	x0, [sp, #112]
  403470:	ldrb	w0, [x0]
  403474:	cmp	w0, #0x7e
  403478:	b.hi	403484 <tigetstr@plt+0x1d94>  // b.pmore
  40347c:	mov	w0, #0x1                   	// #1
  403480:	b	403488 <tigetstr@plt+0x1d98>
  403484:	mov	w0, #0x4                   	// #4
  403488:	ldr	w1, [sp, #60]
  40348c:	add	w0, w1, w0
  403490:	str	w0, [sp, #60]
  403494:	ldr	x0, [sp, #112]
  403498:	add	x0, x0, #0x1
  40349c:	str	x0, [sp, #112]
  4034a0:	ldr	x0, [sp, #112]
  4034a4:	ldrb	w0, [x0]
  4034a8:	cmp	w0, #0x0
  4034ac:	b.ne	40345c <tigetstr@plt+0x1d6c>  // b.any
  4034b0:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4034b4:	add	x0, x0, #0x2a4
  4034b8:	ldr	w1, [x0]
  4034bc:	ldr	w0, [sp, #60]
  4034c0:	add	w1, w1, w0
  4034c4:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4034c8:	add	x0, x0, #0x2a0
  4034cc:	ldr	w2, [x0]
  4034d0:	ldr	x0, [sp, #40]
  4034d4:	ldr	w0, [x0, #80]
  4034d8:	sub	w0, w0, #0x1
  4034dc:	ldr	w3, [sp, #52]
  4034e0:	cmp	w3, w0
  4034e4:	b.ne	4034f0 <tigetstr@plt+0x1e00>  // b.any
  4034e8:	mov	w0, #0x0                   	// #0
  4034ec:	b	4034f4 <tigetstr@plt+0x1e04>
  4034f0:	mov	w0, #0x4                   	// #4
  4034f4:	sub	w0, w2, w0
  4034f8:	cmp	w1, w0
  4034fc:	b.le	403514 <tigetstr@plt+0x1e24>
  403500:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  403504:	add	x0, x0, #0x29c
  403508:	ldr	w0, [x0]
  40350c:	cmp	w0, #0x0
  403510:	b.ne	403540 <tigetstr@plt+0x1e50>  // b.any
  403514:	ldr	x0, [sp, #40]
  403518:	ldr	x1, [x0, #72]
  40351c:	ldrsw	x0, [sp, #52]
  403520:	lsl	x0, x0, #3
  403524:	add	x0, x1, x0
  403528:	ldr	x0, [x0]
  40352c:	bl	402dc0 <tigetstr@plt+0x16d0>
  403530:	ldr	w0, [sp, #52]
  403534:	add	w0, w0, #0x1
  403538:	str	w0, [sp, #52]
  40353c:	b	403550 <tigetstr@plt+0x1e60>
  403540:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  403544:	add	x0, x0, #0x248
  403548:	bl	40236c <tigetstr@plt+0xc7c>
  40354c:	b	403564 <tigetstr@plt+0x1e74>
  403550:	ldr	x0, [sp, #40]
  403554:	ldr	w0, [x0, #80]
  403558:	ldr	w1, [sp, #52]
  40355c:	cmp	w1, w0
  403560:	b.lt	403418 <tigetstr@plt+0x1d28>  // b.tstop
  403564:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  403568:	add	x0, x0, #0x318
  40356c:	ldr	w0, [x0]
  403570:	cmp	w0, #0x0
  403574:	b.ne	4035a8 <tigetstr@plt+0x1eb8>  // b.any
  403578:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  40357c:	add	x0, x0, #0x2f0
  403580:	ldr	w0, [x0]
  403584:	cmp	w0, #0x0
  403588:	b.ne	4035a8 <tigetstr@plt+0x1eb8>  // b.any
  40358c:	ldr	x0, [sp, #40]
  403590:	ldr	x0, [x0, #168]
  403594:	cmp	x0, #0x0
  403598:	b.ne	4035c0 <tigetstr@plt+0x1ed0>  // b.any
  40359c:	b	4035a8 <tigetstr@plt+0x1eb8>
  4035a0:	mov	w0, #0x5d                  	// #93
  4035a4:	bl	4021ec <tigetstr@plt+0xafc>
  4035a8:	ldr	w0, [sp, #16]
  4035ac:	sub	w1, w0, #0x1
  4035b0:	str	w1, [sp, #16]
  4035b4:	cmp	w0, #0x0
  4035b8:	b.ne	4035a0 <tigetstr@plt+0x1eb0>  // b.any
  4035bc:	bl	402500 <tigetstr@plt+0xe10>
  4035c0:	ldr	w0, [sp, #36]
  4035c4:	bl	401ee8 <tigetstr@plt+0x7f8>
  4035c8:	ldr	w0, [sp, #24]
  4035cc:	cmp	w0, #0x0
  4035d0:	cset	w0, eq  // eq = none
  4035d4:	and	w2, w0, #0xff
  4035d8:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4035dc:	add	x0, x0, #0x2e8
  4035e0:	ldr	x1, [x0]
  4035e4:	ldrsw	x0, [sp, #36]
  4035e8:	lsl	x0, x0, #2
  4035ec:	add	x0, x1, x0
  4035f0:	mov	w1, w2
  4035f4:	str	w1, [x0]
  4035f8:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4035fc:	add	x0, x0, #0x318
  403600:	ldr	w0, [x0]
  403604:	cmp	w0, #0x0
  403608:	b.ne	403620 <tigetstr@plt+0x1f30>  // b.any
  40360c:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  403610:	add	x0, x0, #0x2f0
  403614:	ldr	w0, [x0]
  403618:	cmp	w0, #0x0
  40361c:	b.eq	40383c <tigetstr@plt+0x214c>  // b.none
  403620:	ldr	w0, [sp, #80]
  403624:	cmp	w0, #0x1
  403628:	b.le	403634 <tigetstr@plt+0x1f44>
  40362c:	mov	w0, #0x0                   	// #0
  403630:	b	403638 <tigetstr@plt+0x1f48>
  403634:	mov	w0, #0xffffffff            	// #-1
  403638:	adrp	x1, 417000 <memcpy@GLIBC_2.17>
  40363c:	add	x1, x1, #0x2e0
  403640:	ldr	x2, [x1]
  403644:	ldrsw	x1, [sp, #36]
  403648:	lsl	x1, x1, #2
  40364c:	add	x1, x2, x1
  403650:	ldr	w2, [sp, #76]
  403654:	add	w0, w0, w2
  403658:	str	w0, [x1]
  40365c:	str	wzr, [sp, #68]
  403660:	mov	w0, #0x1                   	// #1
  403664:	str	w0, [sp, #72]
  403668:	ldr	x0, [sp, #40]
  40366c:	ldr	x0, [x0, #168]
  403670:	str	x0, [sp, #88]
  403674:	b	40382c <tigetstr@plt+0x213c>
  403678:	ldr	x0, [sp, #88]
  40367c:	ldr	x0, [x0, #8]
  403680:	str	x0, [sp, #96]
  403684:	str	wzr, [sp, #68]
  403688:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  40368c:	add	x0, x0, #0x298
  403690:	ldr	w0, [x0]
  403694:	cmp	w0, #0x0
  403698:	b.eq	4037d8 <tigetstr@plt+0x20e8>  // b.none
  40369c:	ldr	x0, [sp, #88]
  4036a0:	ldr	x0, [x0]
  4036a4:	ldrb	w0, [x0, #160]
  4036a8:	and	w0, w0, #0x2
  4036ac:	cmp	w0, #0x0
  4036b0:	b.eq	4037d8 <tigetstr@plt+0x20e8>  // b.none
  4036b4:	ldr	x0, [sp, #88]
  4036b8:	add	x0, x0, #0x8
  4036bc:	str	x0, [sp, #104]
  4036c0:	b	403758 <tigetstr@plt+0x2068>
  4036c4:	ldr	x0, [sp, #88]
  4036c8:	ldr	x2, [x0]
  4036cc:	ldr	x0, [sp, #104]
  4036d0:	ldr	x0, [x0]
  4036d4:	ldr	x0, [x0]
  4036d8:	mov	x1, x0
  4036dc:	mov	x0, x2
  4036e0:	bl	402c48 <tigetstr@plt+0x1558>
  4036e4:	cmp	w0, #0x0
  4036e8:	b.ne	403700 <tigetstr@plt+0x2010>  // b.any
  4036ec:	ldr	x0, [sp, #104]
  4036f0:	ldr	x0, [x0]
  4036f4:	add	x0, x0, #0x8
  4036f8:	str	x0, [sp, #104]
  4036fc:	b	403758 <tigetstr@plt+0x2068>
  403700:	ldr	x0, [sp, #104]
  403704:	ldr	x0, [x0]
  403708:	ldr	x1, [sp, #96]
  40370c:	cmp	x1, x0
  403710:	b.ne	403724 <tigetstr@plt+0x2034>  // b.any
  403714:	ldr	x0, [sp, #104]
  403718:	ldr	x0, [x0]
  40371c:	ldr	x0, [x0, #8]
  403720:	str	x0, [sp, #96]
  403724:	ldr	w0, [sp, #68]
  403728:	add	w0, w0, #0x1
  40372c:	str	w0, [sp, #68]
  403730:	ldr	x0, [sp, #104]
  403734:	ldr	x0, [x0]
  403738:	ldr	x0, [x0, #8]
  40373c:	str	x0, [sp, #136]
  403740:	ldr	x0, [sp, #104]
  403744:	ldr	x0, [x0]
  403748:	bl	4015d0 <free@plt>
  40374c:	ldr	x0, [sp, #104]
  403750:	ldr	x1, [sp, #136]
  403754:	str	x1, [x0]
  403758:	ldr	x0, [sp, #104]
  40375c:	ldr	x0, [x0]
  403760:	cmp	x0, #0x0
  403764:	b.ne	4036c4 <tigetstr@plt+0x1fd4>  // b.any
  403768:	ldr	x0, [sp, #88]
  40376c:	ldr	x7, [x0]
  403770:	ldr	w0, [sp, #36]
  403774:	add	w8, w0, #0x1
  403778:	ldr	w0, [sp, #68]
  40377c:	add	w2, w0, #0x1
  403780:	ldr	x0, [sp, #96]
  403784:	cmp	x0, #0x0
  403788:	cset	w0, eq  // eq = none
  40378c:	and	w0, w0, #0xff
  403790:	mov	w4, w0
  403794:	ldr	x0, [sp, #40]
  403798:	ldr	w3, [x0, #92]
  40379c:	ldr	w0, [sp, #68]
  4037a0:	cmp	w0, #0x0
  4037a4:	b.eq	4037b0 <tigetstr@plt+0x20c0>  // b.none
  4037a8:	mov	w0, #0x2                   	// #2
  4037ac:	b	4037b4 <tigetstr@plt+0x20c4>
  4037b0:	mov	w0, #0x1                   	// #1
  4037b4:	ldr	w1, [sp, #16]
  4037b8:	add	w0, w0, w1
  4037bc:	mov	w6, w0
  4037c0:	mov	w5, w3
  4037c4:	mov	w3, #0x0                   	// #0
  4037c8:	mov	w1, w8
  4037cc:	mov	x0, x7
  4037d0:	bl	402edc <tigetstr@plt+0x17ec>
  4037d4:	b	403824 <tigetstr@plt+0x2134>
  4037d8:	ldr	x0, [sp, #88]
  4037dc:	ldr	x7, [x0]
  4037e0:	ldr	w0, [sp, #36]
  4037e4:	add	w1, w0, #0x1
  4037e8:	ldr	x0, [sp, #88]
  4037ec:	ldr	x0, [x0, #8]
  4037f0:	cmp	x0, #0x0
  4037f4:	cset	w0, eq  // eq = none
  4037f8:	and	w0, w0, #0xff
  4037fc:	mov	w2, w0
  403800:	ldr	x0, [sp, #40]
  403804:	ldr	w0, [x0, #92]
  403808:	mov	w6, #0x0                   	// #0
  40380c:	mov	w5, w0
  403810:	mov	w4, w2
  403814:	mov	w3, #0x0                   	// #0
  403818:	mov	w2, #0x1                   	// #1
  40381c:	mov	x0, x7
  403820:	bl	402edc <tigetstr@plt+0x17ec>
  403824:	ldr	x0, [sp, #96]
  403828:	str	x0, [sp, #88]
  40382c:	ldr	x0, [sp, #88]
  403830:	cmp	x0, #0x0
  403834:	b.ne	403678 <tigetstr@plt+0x1f88>  // b.any
  403838:	b	403aac <tigetstr@plt+0x23bc>
  40383c:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  403840:	add	x0, x0, #0x2a4
  403844:	ldr	w1, [x0]
  403848:	ldr	w0, [sp, #80]
  40384c:	add	w1, w1, w0
  403850:	ldr	w0, [sp, #84]
  403854:	sub	w2, w1, w0
  403858:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  40385c:	add	x0, x0, #0x2e0
  403860:	ldr	x1, [x0]
  403864:	ldrsw	x0, [sp, #36]
  403868:	lsl	x0, x0, #2
  40386c:	add	x0, x1, x0
  403870:	ldr	w1, [sp, #56]
  403874:	add	w1, w2, w1
  403878:	str	w1, [x0]
  40387c:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  403880:	add	x0, x0, #0x2a4
  403884:	ldr	w1, [x0]
  403888:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  40388c:	add	x0, x0, #0x2a0
  403890:	ldr	w0, [x0]
  403894:	cmp	w1, w0
  403898:	b.lt	4038d8 <tigetstr@plt+0x21e8>  // b.tstop
  40389c:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4038a0:	add	x0, x0, #0x29c
  4038a4:	ldr	w0, [x0]
  4038a8:	cmp	w0, #0x0
  4038ac:	b.eq	4038d8 <tigetstr@plt+0x21e8>  // b.none
  4038b0:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4038b4:	add	x0, x0, #0x290
  4038b8:	ldr	x0, [x0]
  4038bc:	ldr	x0, [x0, #40]
  4038c0:	bl	40236c <tigetstr@plt+0xc7c>
  4038c4:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  4038c8:	add	x0, x0, #0x250
  4038cc:	bl	40236c <tigetstr@plt+0xc7c>
  4038d0:	bl	402500 <tigetstr@plt+0xe10>
  4038d4:	b	403aac <tigetstr@plt+0x23bc>
  4038d8:	mov	w0, #0x1                   	// #1
  4038dc:	str	w0, [sp, #72]
  4038e0:	ldr	x0, [sp, #40]
  4038e4:	ldr	x0, [x0, #168]
  4038e8:	str	x0, [sp, #88]
  4038ec:	b	403a98 <tigetstr@plt+0x23a8>
  4038f0:	str	wzr, [sp, #68]
  4038f4:	ldr	x0, [sp, #88]
  4038f8:	ldr	x0, [x0, #8]
  4038fc:	str	x0, [sp, #96]
  403900:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  403904:	add	x0, x0, #0x298
  403908:	ldr	w0, [x0]
  40390c:	cmp	w0, #0x0
  403910:	b.eq	4039c8 <tigetstr@plt+0x22d8>  // b.none
  403914:	ldr	x0, [sp, #88]
  403918:	add	x0, x0, #0x8
  40391c:	str	x0, [sp, #104]
  403920:	b	4039b8 <tigetstr@plt+0x22c8>
  403924:	ldr	x0, [sp, #88]
  403928:	ldr	x2, [x0]
  40392c:	ldr	x0, [sp, #104]
  403930:	ldr	x0, [x0]
  403934:	ldr	x0, [x0]
  403938:	mov	x1, x0
  40393c:	mov	x0, x2
  403940:	bl	402c48 <tigetstr@plt+0x1558>
  403944:	cmp	w0, #0x0
  403948:	b.ne	403960 <tigetstr@plt+0x2270>  // b.any
  40394c:	ldr	x0, [sp, #104]
  403950:	ldr	x0, [x0]
  403954:	add	x0, x0, #0x8
  403958:	str	x0, [sp, #104]
  40395c:	b	4039b8 <tigetstr@plt+0x22c8>
  403960:	ldr	x0, [sp, #104]
  403964:	ldr	x0, [x0]
  403968:	ldr	x1, [sp, #96]
  40396c:	cmp	x1, x0
  403970:	b.ne	403984 <tigetstr@plt+0x2294>  // b.any
  403974:	ldr	x0, [sp, #104]
  403978:	ldr	x0, [x0]
  40397c:	ldr	x0, [x0, #8]
  403980:	str	x0, [sp, #96]
  403984:	ldr	w0, [sp, #68]
  403988:	add	w0, w0, #0x1
  40398c:	str	w0, [sp, #68]
  403990:	ldr	x0, [sp, #104]
  403994:	ldr	x0, [x0]
  403998:	ldr	x0, [x0, #8]
  40399c:	str	x0, [sp, #136]
  4039a0:	ldr	x0, [sp, #104]
  4039a4:	ldr	x0, [x0]
  4039a8:	bl	4015d0 <free@plt>
  4039ac:	ldr	x0, [sp, #104]
  4039b0:	ldr	x1, [sp, #136]
  4039b4:	str	x1, [x0]
  4039b8:	ldr	x0, [sp, #104]
  4039bc:	ldr	x0, [x0]
  4039c0:	cmp	x0, #0x0
  4039c4:	b.ne	403924 <tigetstr@plt+0x2234>  // b.any
  4039c8:	ldr	w0, [sp, #72]
  4039cc:	cmp	w0, #0x0
  4039d0:	b.eq	403a0c <tigetstr@plt+0x231c>  // b.none
  4039d4:	ldr	x0, [sp, #96]
  4039d8:	cmp	x0, #0x0
  4039dc:	b.eq	4039f4 <tigetstr@plt+0x2304>  // b.none
  4039e0:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4039e4:	add	x0, x0, #0x290
  4039e8:	ldr	x0, [x0]
  4039ec:	ldr	x0, [x0, #40]
  4039f0:	b	403a04 <tigetstr@plt+0x2314>
  4039f4:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4039f8:	add	x0, x0, #0x290
  4039fc:	ldr	x0, [x0]
  403a00:	ldr	x0, [x0, #32]
  403a04:	bl	40236c <tigetstr@plt+0xc7c>
  403a08:	str	wzr, [sp, #72]
  403a0c:	ldr	x0, [sp, #88]
  403a10:	ldr	x7, [x0]
  403a14:	ldr	w0, [sp, #36]
  403a18:	add	w8, w0, #0x1
  403a1c:	ldr	w0, [sp, #68]
  403a20:	add	w2, w0, #0x1
  403a24:	ldr	x0, [sp, #40]
  403a28:	ldr	x0, [x0, #168]
  403a2c:	ldr	x1, [sp, #88]
  403a30:	cmp	x1, x0
  403a34:	cset	w0, eq  // eq = none
  403a38:	and	w0, w0, #0xff
  403a3c:	mov	w9, w0
  403a40:	ldr	x0, [sp, #96]
  403a44:	cmp	x0, #0x0
  403a48:	cset	w0, eq  // eq = none
  403a4c:	and	w0, w0, #0xff
  403a50:	mov	w4, w0
  403a54:	ldr	x0, [sp, #40]
  403a58:	ldr	w1, [x0, #92]
  403a5c:	ldr	w0, [sp, #68]
  403a60:	cmp	w0, #0x0
  403a64:	cset	w0, ne  // ne = any
  403a68:	and	w0, w0, #0xff
  403a6c:	mov	w3, w0
  403a70:	ldr	w0, [sp, #16]
  403a74:	add	w0, w3, w0
  403a78:	mov	w6, w0
  403a7c:	mov	w5, w1
  403a80:	mov	w3, w9
  403a84:	mov	w1, w8
  403a88:	mov	x0, x7
  403a8c:	bl	402edc <tigetstr@plt+0x17ec>
  403a90:	ldr	x0, [sp, #96]
  403a94:	str	x0, [sp, #88]
  403a98:	ldr	x0, [sp, #88]
  403a9c:	cmp	x0, #0x0
  403aa0:	b.ne	4038f0 <tigetstr@plt+0x2200>  // b.any
  403aa4:	b	403aac <tigetstr@plt+0x23bc>
  403aa8:	nop
  403aac:	ldp	x29, x30, [sp], #144
  403ab0:	ret
  403ab4:	stp	x29, x30, [sp, #-48]!
  403ab8:	mov	x29, sp
  403abc:	str	x0, [sp, #24]
  403ac0:	str	w1, [sp, #20]
  403ac4:	ldr	x0, [sp, #24]
  403ac8:	cmp	x0, #0x0
  403acc:	b.eq	403b70 <tigetstr@plt+0x2480>  // b.none
  403ad0:	ldr	x0, [sp, #24]
  403ad4:	ldr	w0, [x0, #92]
  403ad8:	ldr	w1, [sp, #20]
  403adc:	cmp	w1, w0
  403ae0:	b.ne	403b34 <tigetstr@plt+0x2444>  // b.any
  403ae4:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  403ae8:	add	x0, x0, #0x320
  403aec:	ldr	w0, [x0]
  403af0:	cmp	w0, #0x0
  403af4:	b.eq	403b00 <tigetstr@plt+0x2410>  // b.none
  403af8:	mov	w0, #0xa                   	// #10
  403afc:	bl	401670 <putchar@plt>
  403b00:	mov	w6, #0x0                   	// #0
  403b04:	ldr	w5, [sp, #20]
  403b08:	mov	w4, #0x1                   	// #1
  403b0c:	mov	w3, #0x1                   	// #1
  403b10:	mov	w2, #0x1                   	// #1
  403b14:	mov	w1, #0x0                   	// #0
  403b18:	ldr	x0, [sp, #24]
  403b1c:	bl	402edc <tigetstr@plt+0x17ec>
  403b20:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  403b24:	add	x0, x0, #0x320
  403b28:	mov	w1, #0x1                   	// #1
  403b2c:	str	w1, [x0]
  403b30:	b	403b74 <tigetstr@plt+0x2484>
  403b34:	ldr	x0, [sp, #24]
  403b38:	ldr	x0, [x0, #168]
  403b3c:	str	x0, [sp, #40]
  403b40:	b	403b60 <tigetstr@plt+0x2470>
  403b44:	ldr	x0, [sp, #40]
  403b48:	ldr	x0, [x0]
  403b4c:	ldr	w1, [sp, #20]
  403b50:	bl	403ab4 <tigetstr@plt+0x23c4>
  403b54:	ldr	x0, [sp, #40]
  403b58:	ldr	x0, [x0, #8]
  403b5c:	str	x0, [sp, #40]
  403b60:	ldr	x0, [sp, #40]
  403b64:	cmp	x0, #0x0
  403b68:	b.ne	403b44 <tigetstr@plt+0x2454>  // b.any
  403b6c:	b	403b74 <tigetstr@plt+0x2484>
  403b70:	nop
  403b74:	ldp	x29, x30, [sp], #48
  403b78:	ret
  403b7c:	stp	x29, x30, [sp, #-80]!
  403b80:	mov	x29, sp
  403b84:	str	x0, [sp, #24]
  403b88:	adrp	x0, 416000 <tigetstr@plt+0x14910>
  403b8c:	add	x0, x0, #0xdd0
  403b90:	ldr	x1, [x0]
  403b94:	str	x1, [sp, #72]
  403b98:	mov	x1, #0x0                   	// #0
  403b9c:	ldr	x0, [sp, #24]
  403ba0:	str	x0, [sp, #40]
  403ba4:	b	403c2c <tigetstr@plt+0x253c>
  403ba8:	ldr	x0, [sp, #40]
  403bac:	ldr	x0, [x0]
  403bb0:	add	x4, sp, #0x38
  403bb4:	mov	x3, x0
  403bb8:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  403bbc:	add	x2, x0, #0x258
  403bc0:	mov	x1, #0xe                   	// #14
  403bc4:	mov	x0, x4
  403bc8:	bl	401410 <snprintf@plt>
  403bcc:	add	x0, sp, #0x38
  403bd0:	bl	40236c <tigetstr@plt+0xc7c>
  403bd4:	ldr	x0, [sp, #40]
  403bd8:	ldr	x0, [x0, #8]
  403bdc:	str	x0, [sp, #48]
  403be0:	b	403c14 <tigetstr@plt+0x2524>
  403be4:	ldr	x0, [sp, #48]
  403be8:	ldr	x0, [x0]
  403bec:	mov	w6, #0x0                   	// #0
  403bf0:	mov	w5, #0x0                   	// #0
  403bf4:	mov	w4, #0x1                   	// #1
  403bf8:	mov	w3, #0x1                   	// #1
  403bfc:	mov	w2, #0x1                   	// #1
  403c00:	mov	w1, #0x0                   	// #0
  403c04:	bl	402edc <tigetstr@plt+0x17ec>
  403c08:	ldr	x0, [sp, #48]
  403c0c:	ldr	x0, [x0, #8]
  403c10:	str	x0, [sp, #48]
  403c14:	ldr	x0, [sp, #48]
  403c18:	cmp	x0, #0x0
  403c1c:	b.ne	403be4 <tigetstr@plt+0x24f4>  // b.any
  403c20:	ldr	x0, [sp, #40]
  403c24:	ldr	x0, [x0, #16]
  403c28:	str	x0, [sp, #40]
  403c2c:	ldr	x0, [sp, #40]
  403c30:	cmp	x0, #0x0
  403c34:	b.ne	403ba8 <tigetstr@plt+0x24b8>  // b.any
  403c38:	nop
  403c3c:	adrp	x0, 416000 <tigetstr@plt+0x14910>
  403c40:	add	x0, x0, #0xdd0
  403c44:	ldr	x1, [sp, #72]
  403c48:	ldr	x0, [x0]
  403c4c:	eor	x0, x1, x0
  403c50:	cmp	x0, #0x0
  403c54:	b.eq	403c5c <tigetstr@plt+0x256c>  // b.none
  403c58:	bl	401510 <__stack_chk_fail@plt>
  403c5c:	ldp	x29, x30, [sp], #80
  403c60:	ret
  403c64:	stp	x29, x30, [sp, #-48]!
  403c68:	mov	x29, sp
  403c6c:	str	x0, [sp, #24]
  403c70:	ldr	x0, [sp, #24]
  403c74:	cmp	x0, #0x0
  403c78:	b.eq	403cc0 <tigetstr@plt+0x25d0>  // b.none
  403c7c:	ldr	x0, [sp, #24]
  403c80:	ldr	x0, [x0, #176]
  403c84:	str	x0, [sp, #40]
  403c88:	ldr	x0, [sp, #40]
  403c8c:	cmp	x0, #0x0
  403c90:	b.eq	403cc8 <tigetstr@plt+0x25d8>  // b.none
  403c94:	ldr	x0, [sp, #40]
  403c98:	ldr	x0, [x0, #168]
  403c9c:	bl	4020a4 <tigetstr@plt+0x9b4>
  403ca0:	ldr	x0, [sp, #40]
  403ca4:	str	xzr, [x0, #168]
  403ca8:	ldr	x1, [sp, #24]
  403cac:	ldr	x0, [sp, #40]
  403cb0:	bl	4026c0 <tigetstr@plt+0xfd0>
  403cb4:	ldr	x0, [sp, #40]
  403cb8:	bl	403c64 <tigetstr@plt+0x2574>
  403cbc:	b	403ccc <tigetstr@plt+0x25dc>
  403cc0:	nop
  403cc4:	b	403ccc <tigetstr@plt+0x25dc>
  403cc8:	nop
  403ccc:	ldp	x29, x30, [sp], #48
  403cd0:	ret
  403cd4:	mov	x12, #0x2070                	// #8304
  403cd8:	sub	sp, sp, x12
  403cdc:	stp	x29, x30, [sp]
  403ce0:	mov	x29, sp
  403ce4:	str	w0, [sp, #28]
  403ce8:	str	w1, [sp, #24]
  403cec:	str	x2, [sp, #16]
  403cf0:	adrp	x0, 416000 <tigetstr@plt+0x14910>
  403cf4:	add	x0, x0, #0xdd0
  403cf8:	ldr	x1, [x0]
  403cfc:	str	x1, [sp, #8296]
  403d00:	mov	x1, #0x0                   	// #0
  403d04:	str	xzr, [sp, #48]
  403d08:	str	xzr, [sp, #56]
  403d0c:	mov	x0, #0x43                  	// #67
  403d10:	bl	401470 <malloc@plt>
  403d14:	str	x0, [sp, #64]
  403d18:	ldr	x0, [sp, #64]
  403d1c:	cmp	x0, #0x0
  403d20:	b.ne	403d2c <tigetstr@plt+0x263c>  // b.any
  403d24:	mov	w0, #0x2                   	// #2
  403d28:	bl	4013b0 <exit@plt>
  403d2c:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  403d30:	add	x0, x0, #0x310
  403d34:	ldr	w0, [x0]
  403d38:	cmp	w0, #0x0
  403d3c:	b.ne	403d60 <tigetstr@plt+0x2670>  // b.any
  403d40:	ldr	x3, [sp, #16]
  403d44:	mov	w2, #0x40                  	// #64
  403d48:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  403d4c:	add	x1, x0, #0x260
  403d50:	ldr	x0, [sp, #64]
  403d54:	bl	4013f0 <sprintf@plt>
  403d58:	ldr	x0, [sp, #64]
  403d5c:	b	403ee8 <tigetstr@plt+0x27f8>
  403d60:	ldr	w5, [sp, #24]
  403d64:	ldr	w4, [sp, #28]
  403d68:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  403d6c:	add	x3, x0, #0x268
  403d70:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  403d74:	add	x2, x0, #0x270
  403d78:	mov	x1, #0x0                   	// #0
  403d7c:	mov	x0, #0x0                   	// #0
  403d80:	bl	401410 <snprintf@plt>
  403d84:	sxtw	x0, w0
  403d88:	str	x0, [sp, #56]
  403d8c:	ldr	x0, [sp, #56]
  403d90:	add	x0, x0, #0x1
  403d94:	str	x0, [sp, #56]
  403d98:	ldr	x0, [sp, #56]
  403d9c:	bl	401470 <malloc@plt>
  403da0:	str	x0, [sp, #48]
  403da4:	ldr	x0, [sp, #48]
  403da8:	cmp	x0, #0x0
  403dac:	b.ne	403db8 <tigetstr@plt+0x26c8>  // b.any
  403db0:	mov	w0, #0x2                   	// #2
  403db4:	bl	4013b0 <exit@plt>
  403db8:	ldr	w5, [sp, #24]
  403dbc:	ldr	w4, [sp, #28]
  403dc0:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  403dc4:	add	x3, x0, #0x268
  403dc8:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  403dcc:	add	x2, x0, #0x270
  403dd0:	ldr	x1, [sp, #56]
  403dd4:	ldr	x0, [sp, #48]
  403dd8:	bl	401410 <snprintf@plt>
  403ddc:	str	w0, [sp, #44]
  403de0:	ldr	w0, [sp, #44]
  403de4:	cmp	w0, #0x0
  403de8:	b.lt	403dfc <tigetstr@plt+0x270c>  // b.tstop
  403dec:	ldrsw	x0, [sp, #44]
  403df0:	ldr	x1, [sp, #56]
  403df4:	cmp	x1, x0
  403df8:	b.hi	403e08 <tigetstr@plt+0x2718>  // b.pmore
  403dfc:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  403e00:	add	x0, x0, #0x288
  403e04:	bl	4013d0 <perror@plt>
  403e08:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  403e0c:	add	x1, x0, #0x2a8
  403e10:	ldr	x0, [sp, #48]
  403e14:	bl	401460 <fopen@plt>
  403e18:	str	x0, [sp, #72]
  403e1c:	ldr	x0, [sp, #72]
  403e20:	cmp	x0, #0x0
  403e24:	b.eq	403ec4 <tigetstr@plt+0x27d4>  // b.none
  403e28:	add	x0, sp, #0x60
  403e2c:	ldr	x2, [sp, #72]
  403e30:	mov	w1, #0x2000                	// #8192
  403e34:	bl	4016b0 <fgets@plt>
  403e38:	cmp	x0, #0x0
  403e3c:	b.eq	403ebc <tigetstr@plt+0x27cc>  // b.none
  403e40:	add	x0, sp, #0x60
  403e44:	mov	w1, #0x28                  	// #40
  403e48:	bl	4015f0 <strchr@plt>
  403e4c:	str	x0, [sp, #80]
  403e50:	ldr	x0, [sp, #80]
  403e54:	cmp	x0, #0x0
  403e58:	b.eq	403ebc <tigetstr@plt+0x27cc>  // b.none
  403e5c:	mov	w1, #0x29                  	// #41
  403e60:	ldr	x0, [sp, #80]
  403e64:	bl	401530 <strrchr@plt>
  403e68:	str	x0, [sp, #88]
  403e6c:	ldr	x0, [sp, #88]
  403e70:	cmp	x0, #0x0
  403e74:	b.eq	403ebc <tigetstr@plt+0x27cc>  // b.none
  403e78:	ldr	x0, [sp, #80]
  403e7c:	add	x0, x0, #0x1
  403e80:	str	x0, [sp, #80]
  403e84:	ldr	x0, [sp, #88]
  403e88:	strb	wzr, [x0]
  403e8c:	ldr	x3, [sp, #80]
  403e90:	mov	w2, #0x40                  	// #64
  403e94:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  403e98:	add	x1, x0, #0x260
  403e9c:	ldr	x0, [sp, #64]
  403ea0:	bl	4013f0 <sprintf@plt>
  403ea4:	ldr	x0, [sp, #72]
  403ea8:	bl	401420 <fclose@plt>
  403eac:	ldr	x0, [sp, #48]
  403eb0:	bl	4015d0 <free@plt>
  403eb4:	ldr	x0, [sp, #64]
  403eb8:	b	403ee8 <tigetstr@plt+0x27f8>
  403ebc:	ldr	x0, [sp, #72]
  403ec0:	bl	401420 <fclose@plt>
  403ec4:	ldr	x0, [sp, #48]
  403ec8:	bl	4015d0 <free@plt>
  403ecc:	ldr	x3, [sp, #16]
  403ed0:	mov	w2, #0x40                  	// #64
  403ed4:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  403ed8:	add	x1, x0, #0x260
  403edc:	ldr	x0, [sp, #64]
  403ee0:	bl	4013f0 <sprintf@plt>
  403ee4:	ldr	x0, [sp, #64]
  403ee8:	mov	x1, x0
  403eec:	adrp	x0, 416000 <tigetstr@plt+0x14910>
  403ef0:	add	x0, x0, #0xdd0
  403ef4:	ldr	x2, [sp, #8296]
  403ef8:	ldr	x0, [x0]
  403efc:	eor	x0, x2, x0
  403f00:	cmp	x0, #0x0
  403f04:	b.eq	403f0c <tigetstr@plt+0x281c>  // b.none
  403f08:	bl	401510 <__stack_chk_fail@plt>
  403f0c:	mov	x0, x1
  403f10:	ldp	x29, x30, [sp]
  403f14:	mov	x12, #0x2070                	// #8304
  403f18:	add	sp, sp, x12
  403f1c:	ret
  403f20:	mov	x12, #0x2150                	// #8528
  403f24:	sub	sp, sp, x12
  403f28:	stp	x29, x30, [sp, #16]
  403f2c:	add	x29, sp, #0x10
  403f30:	stp	x19, x20, [sp, #32]
  403f34:	adrp	x0, 416000 <tigetstr@plt+0x14910>
  403f38:	add	x0, x0, #0xdd0
  403f3c:	ldr	x1, [x0]
  403f40:	str	x1, [sp, #8520]
  403f44:	mov	x1, #0x0                   	// #0
  403f48:	str	xzr, [sp, #104]
  403f4c:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  403f50:	add	x0, x0, #0x29c
  403f54:	ldr	w0, [x0]
  403f58:	cmp	w0, #0x0
  403f5c:	b.eq	403f7c <tigetstr@plt+0x288c>  // b.none
  403f60:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  403f64:	add	x0, x0, #0x2a0
  403f68:	ldr	w0, [x0]
  403f6c:	add	w0, w0, #0x1
  403f70:	sxtw	x0, w0
  403f74:	str	x0, [sp, #96]
  403f78:	b	403f84 <tigetstr@plt+0x2894>
  403f7c:	mov	x0, #0x2001                	// #8193
  403f80:	str	x0, [sp, #96]
  403f84:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  403f88:	add	x0, x0, #0x2f0
  403f8c:	ldr	w0, [x0]
  403f90:	cmp	w0, #0x0
  403f94:	b.ne	403fa0 <tigetstr@plt+0x28b0>  // b.any
  403f98:	str	xzr, [sp, #88]
  403f9c:	b	403fcc <tigetstr@plt+0x28dc>
  403fa0:	ldr	x0, [sp, #96]
  403fa4:	bl	401470 <malloc@plt>
  403fa8:	str	x0, [sp, #88]
  403fac:	ldr	x0, [sp, #88]
  403fb0:	cmp	x0, #0x0
  403fb4:	b.ne	403fcc <tigetstr@plt+0x28dc>  // b.any
  403fb8:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  403fbc:	add	x0, x0, #0x1d0
  403fc0:	bl	4013d0 <perror@plt>
  403fc4:	mov	w0, #0x1                   	// #1
  403fc8:	bl	4013b0 <exit@plt>
  403fcc:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  403fd0:	add	x0, x0, #0x268
  403fd4:	bl	401400 <opendir@plt>
  403fd8:	str	x0, [sp, #112]
  403fdc:	ldr	x0, [sp, #112]
  403fe0:	cmp	x0, #0x0
  403fe4:	b.ne	403ffc <tigetstr@plt+0x290c>  // b.any
  403fe8:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  403fec:	add	x0, x0, #0x268
  403ff0:	bl	4013d0 <perror@plt>
  403ff4:	mov	w0, #0x1                   	// #1
  403ff8:	bl	4013b0 <exit@plt>
  403ffc:	mov	w0, #0x1                   	// #1
  404000:	str	w0, [sp, #64]
  404004:	b	404480 <tigetstr@plt+0x2d90>
  404008:	ldr	x0, [sp, #120]
  40400c:	add	x0, x0, #0x13
  404010:	add	x1, sp, #0x50
  404014:	mov	w2, #0xa                   	// #10
  404018:	bl	4015b0 <strtol@plt>
  40401c:	str	w0, [sp, #68]
  404020:	ldr	x0, [sp, #120]
  404024:	add	x1, x0, #0x13
  404028:	ldr	x0, [sp, #80]
  40402c:	cmp	x1, x0
  404030:	b.eq	404480 <tigetstr@plt+0x2d90>  // b.none
  404034:	ldr	x0, [sp, #80]
  404038:	ldrb	w0, [x0]
  40403c:	cmp	w0, #0x0
  404040:	b.ne	404480 <tigetstr@plt+0x2d90>  // b.any
  404044:	ldr	x0, [sp, #120]
  404048:	add	x0, x0, #0x13
  40404c:	bl	4013a0 <strlen@plt>
  404050:	add	x0, x0, #0xf
  404054:	bl	401470 <malloc@plt>
  404058:	str	x0, [sp, #128]
  40405c:	ldr	x0, [sp, #128]
  404060:	cmp	x0, #0x0
  404064:	b.ne	404070 <tigetstr@plt+0x2980>  // b.any
  404068:	mov	w0, #0x2                   	// #2
  40406c:	bl	4013b0 <exit@plt>
  404070:	ldr	w3, [sp, #68]
  404074:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  404078:	add	x2, x0, #0x268
  40407c:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  404080:	add	x1, x0, #0x2b0
  404084:	ldr	x0, [sp, #128]
  404088:	bl	4013f0 <sprintf@plt>
  40408c:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  404090:	add	x1, x0, #0x2a8
  404094:	ldr	x0, [sp, #128]
  404098:	bl	401460 <fopen@plt>
  40409c:	str	x0, [sp, #136]
  4040a0:	ldr	x0, [sp, #136]
  4040a4:	cmp	x0, #0x0
  4040a8:	b.eq	404478 <tigetstr@plt+0x2d88>  // b.none
  4040ac:	str	wzr, [sp, #64]
  4040b0:	ldr	w3, [sp, #68]
  4040b4:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  4040b8:	add	x2, x0, #0x268
  4040bc:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  4040c0:	add	x1, x0, #0x2c0
  4040c4:	ldr	x0, [sp, #128]
  4040c8:	bl	4013f0 <sprintf@plt>
  4040cc:	add	x0, sp, #0xc0
  4040d0:	mov	x1, x0
  4040d4:	ldr	x0, [sp, #128]
  4040d8:	bl	404fb0 <tigetstr@plt+0x38c0>
  4040dc:	cmp	w0, #0x0
  4040e0:	b.ge	4040f4 <tigetstr@plt+0x2a04>  // b.tcont
  4040e4:	ldr	x0, [sp, #128]
  4040e8:	bl	4013d0 <perror@plt>
  4040ec:	mov	w0, #0x1                   	// #1
  4040f0:	bl	4013b0 <exit@plt>
  4040f4:	add	x0, sp, #0x140
  4040f8:	ldr	x3, [sp, #136]
  4040fc:	mov	x2, #0x2000                	// #8192
  404100:	mov	x1, #0x1                   	// #1
  404104:	bl	4015c0 <fread@plt>
  404108:	str	w0, [sp, #60]
  40410c:	ldr	x0, [sp, #136]
  404110:	bl	4016e0 <ferror@plt>
  404114:	cmp	w0, #0x0
  404118:	b.ne	404470 <tigetstr@plt+0x2d80>  // b.any
  40411c:	ldrsw	x0, [sp, #60]
  404120:	add	x1, sp, #0x140
  404124:	strb	wzr, [x1, x0]
  404128:	add	x0, sp, #0x140
  40412c:	mov	w1, #0x28                  	// #40
  404130:	bl	4015f0 <strchr@plt>
  404134:	str	x0, [sp, #144]
  404138:	ldr	x0, [sp, #144]
  40413c:	cmp	x0, #0x0
  404140:	b.eq	404470 <tigetstr@plt+0x2d80>  // b.none
  404144:	mov	w1, #0x29                  	// #41
  404148:	ldr	x0, [sp, #144]
  40414c:	bl	401530 <strrchr@plt>
  404150:	str	x0, [sp, #152]
  404154:	ldr	x0, [sp, #152]
  404158:	cmp	x0, #0x0
  40415c:	b.eq	404470 <tigetstr@plt+0x2d80>  // b.none
  404160:	ldr	x0, [sp, #144]
  404164:	add	x0, x0, #0x1
  404168:	str	x0, [sp, #144]
  40416c:	ldr	x0, [sp, #152]
  404170:	strb	wzr, [x0]
  404174:	ldr	x0, [sp, #152]
  404178:	add	x4, x0, #0x2
  40417c:	add	x1, sp, #0x38
  404180:	add	x0, sp, #0x34
  404184:	mov	x3, x1
  404188:	mov	x2, x0
  40418c:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  404190:	add	x1, x0, #0x2c8
  404194:	mov	x0, x4
  404198:	bl	401630 <__isoc99_sscanf@plt>
  40419c:	cmp	w0, #0x2
  4041a0:	b.ne	404470 <tigetstr@plt+0x2d80>  // b.any
  4041a4:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4041a8:	add	x0, x0, #0x314
  4041ac:	ldr	w0, [x0]
  4041b0:	cmp	w0, #0x0
  4041b4:	b.ne	404310 <tigetstr@plt+0x2c20>  // b.any
  4041b8:	ldr	x0, [sp, #128]
  4041bc:	bl	4013a0 <strlen@plt>
  4041c0:	add	x0, x0, #0xa
  4041c4:	bl	401470 <malloc@plt>
  4041c8:	str	x0, [sp, #160]
  4041cc:	ldr	x0, [sp, #160]
  4041d0:	cmp	x0, #0x0
  4041d4:	b.ne	4041e0 <tigetstr@plt+0x2af0>  // b.any
  4041d8:	mov	w0, #0x2                   	// #2
  4041dc:	bl	4013b0 <exit@plt>
  4041e0:	ldr	x2, [sp, #128]
  4041e4:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  4041e8:	add	x1, x0, #0x2d8
  4041ec:	ldr	x0, [sp, #160]
  4041f0:	bl	4013f0 <sprintf@plt>
  4041f4:	ldr	x0, [sp, #160]
  4041f8:	bl	401400 <opendir@plt>
  4041fc:	str	x0, [sp, #168]
  404200:	ldr	x0, [sp, #168]
  404204:	cmp	x0, #0x0
  404208:	b.eq	404308 <tigetstr@plt+0x2c18>  // b.none
  40420c:	b	4042e8 <tigetstr@plt+0x2bf8>
  404210:	ldr	x0, [sp, #176]
  404214:	add	x0, x0, #0x13
  404218:	bl	401430 <atoi@plt>
  40421c:	str	w0, [sp, #72]
  404220:	ldr	w0, [sp, #72]
  404224:	cmp	w0, #0x0
  404228:	b.eq	4042e8 <tigetstr@plt+0x2bf8>  // b.none
  40422c:	ldr	w1, [sp, #72]
  404230:	ldr	w0, [sp, #68]
  404234:	cmp	w1, w0
  404238:	b.eq	4042e8 <tigetstr@plt+0x2bf8>  // b.none
  40423c:	ldr	x2, [sp, #144]
  404240:	ldr	w1, [sp, #72]
  404244:	ldr	w0, [sp, #68]
  404248:	bl	403cd4 <tigetstr@plt+0x25e4>
  40424c:	str	x0, [sp, #184]
  404250:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  404254:	add	x0, x0, #0x2f0
  404258:	ldr	w0, [x0]
  40425c:	cmp	w0, #0x0
  404260:	b.eq	4042ac <tigetstr@plt+0x2bbc>  // b.none
  404264:	ldr	w19, [sp, #56]
  404268:	ldr	w20, [sp, #216]
  40426c:	ldr	x0, [sp, #184]
  404270:	bl	4013a0 <strlen@plt>
  404274:	add	w0, w0, #0x1
  404278:	mov	w1, w0
  40427c:	ldr	x0, [sp, #104]
  404280:	str	x0, [sp]
  404284:	mov	w7, #0x1                   	// #1
  404288:	mov	w6, w1
  40428c:	ldr	x5, [sp, #184]
  404290:	mov	w4, w20
  404294:	mov	w3, w19
  404298:	ldr	w2, [sp, #68]
  40429c:	ldr	w1, [sp, #72]
  4042a0:	ldr	x0, [sp, #184]
  4042a4:	bl	402b18 <tigetstr@plt+0x1428>
  4042a8:	b	4042e0 <tigetstr@plt+0x2bf0>
  4042ac:	ldr	w1, [sp, #56]
  4042b0:	ldr	w2, [sp, #216]
  4042b4:	ldr	x0, [sp, #104]
  4042b8:	str	x0, [sp]
  4042bc:	mov	w7, #0x1                   	// #1
  4042c0:	mov	w6, #0x0                   	// #0
  4042c4:	mov	x5, #0x0                   	// #0
  4042c8:	mov	w4, w2
  4042cc:	mov	w3, w1
  4042d0:	ldr	w2, [sp, #68]
  4042d4:	ldr	w1, [sp, #72]
  4042d8:	ldr	x0, [sp, #184]
  4042dc:	bl	402b18 <tigetstr@plt+0x1428>
  4042e0:	ldr	x0, [sp, #184]
  4042e4:	bl	4015d0 <free@plt>
  4042e8:	ldr	x0, [sp, #168]
  4042ec:	bl	4014e0 <readdir@plt>
  4042f0:	str	x0, [sp, #176]
  4042f4:	ldr	x0, [sp, #176]
  4042f8:	cmp	x0, #0x0
  4042fc:	b.ne	404210 <tigetstr@plt+0x2b20>  // b.any
  404300:	ldr	x0, [sp, #168]
  404304:	bl	401500 <closedir@plt>
  404308:	ldr	x0, [sp, #160]
  40430c:	bl	4015d0 <free@plt>
  404310:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  404314:	add	x0, x0, #0x2f0
  404318:	ldr	w0, [x0]
  40431c:	cmp	w0, #0x0
  404320:	b.ne	404360 <tigetstr@plt+0x2c70>  // b.any
  404324:	ldr	w1, [sp, #52]
  404328:	ldr	w2, [sp, #56]
  40432c:	ldr	w3, [sp, #216]
  404330:	ldr	x0, [sp, #104]
  404334:	str	x0, [sp]
  404338:	mov	w7, #0x0                   	// #0
  40433c:	mov	w6, #0x0                   	// #0
  404340:	mov	x5, #0x0                   	// #0
  404344:	mov	w4, w3
  404348:	mov	w3, w2
  40434c:	mov	w2, w1
  404350:	ldr	w1, [sp, #68]
  404354:	ldr	x0, [sp, #144]
  404358:	bl	402b18 <tigetstr@plt+0x1428>
  40435c:	b	404470 <tigetstr@plt+0x2d80>
  404360:	ldr	w3, [sp, #68]
  404364:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  404368:	add	x2, x0, #0x268
  40436c:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  404370:	add	x1, x0, #0x2e0
  404374:	ldr	x0, [sp, #128]
  404378:	bl	4013f0 <sprintf@plt>
  40437c:	mov	w1, #0x0                   	// #0
  404380:	ldr	x0, [sp, #128]
  404384:	bl	401480 <open@plt>
  404388:	str	w0, [sp, #76]
  40438c:	ldr	w0, [sp, #76]
  404390:	cmp	w0, #0x0
  404394:	b.ge	4043ac <tigetstr@plt+0x2cbc>  // b.tcont
  404398:	ldr	x0, [sp, #136]
  40439c:	bl	401420 <fclose@plt>
  4043a0:	ldr	x0, [sp, #128]
  4043a4:	bl	4015d0 <free@plt>
  4043a8:	b	404480 <tigetstr@plt+0x2d90>
  4043ac:	ldr	x2, [sp, #96]
  4043b0:	ldr	x1, [sp, #88]
  4043b4:	ldr	w0, [sp, #76]
  4043b8:	bl	401600 <read@plt>
  4043bc:	str	w0, [sp, #60]
  4043c0:	ldr	w0, [sp, #60]
  4043c4:	cmp	w0, #0x0
  4043c8:	b.ge	4043e8 <tigetstr@plt+0x2cf8>  // b.tcont
  4043cc:	ldr	w0, [sp, #76]
  4043d0:	bl	401520 <close@plt>
  4043d4:	ldr	x0, [sp, #136]
  4043d8:	bl	401420 <fclose@plt>
  4043dc:	ldr	x0, [sp, #128]
  4043e0:	bl	4015d0 <free@plt>
  4043e4:	b	404480 <tigetstr@plt+0x2d90>
  4043e8:	ldr	w0, [sp, #76]
  4043ec:	bl	401520 <close@plt>
  4043f0:	ldr	x0, [sp, #96]
  4043f4:	mov	w1, w0
  4043f8:	ldr	w0, [sp, #60]
  4043fc:	cmp	w0, w1
  404400:	b.lt	404410 <tigetstr@plt+0x2d20>  // b.tstop
  404404:	ldr	w0, [sp, #60]
  404408:	sub	w0, w0, #0x1
  40440c:	str	w0, [sp, #60]
  404410:	ldr	w0, [sp, #60]
  404414:	cmp	w0, #0x0
  404418:	b.eq	404438 <tigetstr@plt+0x2d48>  // b.none
  40441c:	ldr	w0, [sp, #60]
  404420:	add	w1, w0, #0x1
  404424:	str	w1, [sp, #60]
  404428:	sxtw	x0, w0
  40442c:	ldr	x1, [sp, #88]
  404430:	add	x0, x1, x0
  404434:	strb	wzr, [x0]
  404438:	ldr	w1, [sp, #52]
  40443c:	ldr	w2, [sp, #56]
  404440:	ldr	w3, [sp, #216]
  404444:	ldr	x0, [sp, #104]
  404448:	str	x0, [sp]
  40444c:	mov	w7, #0x0                   	// #0
  404450:	ldr	w6, [sp, #60]
  404454:	ldr	x5, [sp, #88]
  404458:	mov	w4, w3
  40445c:	mov	w3, w2
  404460:	mov	w2, w1
  404464:	ldr	w1, [sp, #68]
  404468:	ldr	x0, [sp, #144]
  40446c:	bl	402b18 <tigetstr@plt+0x1428>
  404470:	ldr	x0, [sp, #136]
  404474:	bl	401420 <fclose@plt>
  404478:	ldr	x0, [sp, #128]
  40447c:	bl	4015d0 <free@plt>
  404480:	ldr	x0, [sp, #112]
  404484:	bl	4014e0 <readdir@plt>
  404488:	str	x0, [sp, #120]
  40448c:	ldr	x0, [sp, #120]
  404490:	cmp	x0, #0x0
  404494:	b.ne	404008 <tigetstr@plt+0x2918>  // b.any
  404498:	ldr	x0, [sp, #112]
  40449c:	bl	401500 <closedir@plt>
  4044a0:	ldr	x0, [sp, #104]
  4044a4:	bl	40453c <tigetstr@plt+0x2e4c>
  4044a8:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4044ac:	add	x0, x0, #0x2f0
  4044b0:	ldr	w0, [x0]
  4044b4:	cmp	w0, #0x0
  4044b8:	b.eq	4044c4 <tigetstr@plt+0x2dd4>  // b.none
  4044bc:	ldr	x0, [sp, #88]
  4044c0:	bl	4015d0 <free@plt>
  4044c4:	ldr	w0, [sp, #64]
  4044c8:	cmp	w0, #0x0
  4044cc:	b.eq	404504 <tigetstr@plt+0x2e14>  // b.none
  4044d0:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4044d4:	add	x0, x0, #0x2a8
  4044d8:	ldr	x19, [x0]
  4044dc:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  4044e0:	add	x0, x0, #0x2f0
  4044e4:	bl	401690 <gettext@plt>
  4044e8:	mov	x1, x0
  4044ec:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  4044f0:	add	x2, x0, #0x268
  4044f4:	mov	x0, x19
  4044f8:	bl	4016a0 <fprintf@plt>
  4044fc:	mov	w0, #0x1                   	// #1
  404500:	bl	4013b0 <exit@plt>
  404504:	nop
  404508:	adrp	x0, 416000 <tigetstr@plt+0x14910>
  40450c:	add	x0, x0, #0xdd0
  404510:	ldr	x1, [sp, #8520]
  404514:	ldr	x0, [x0]
  404518:	eor	x0, x1, x0
  40451c:	cmp	x0, #0x0
  404520:	b.eq	404528 <tigetstr@plt+0x2e38>  // b.none
  404524:	bl	401510 <__stack_chk_fail@plt>
  404528:	ldp	x19, x20, [sp, #32]
  40452c:	ldp	x29, x30, [sp, #16]
  404530:	mov	x12, #0x2150                	// #8528
  404534:	add	sp, sp, x12
  404538:	ret
  40453c:	stp	x29, x30, [sp, #-48]!
  404540:	mov	x29, sp
  404544:	str	x0, [sp, #24]
  404548:	mov	w0, #0x1                   	// #1
  40454c:	bl	40257c <tigetstr@plt+0xe8c>
  404550:	str	x0, [sp, #32]
  404554:	ldr	x0, [sp, #32]
  404558:	cmp	x0, #0x0
  40455c:	b.ne	40457c <tigetstr@plt+0x2e8c>  // b.any
  404560:	ldr	x3, [sp, #24]
  404564:	mov	w2, #0x0                   	// #0
  404568:	mov	w1, #0x1                   	// #1
  40456c:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  404570:	add	x0, x0, #0x1f8
  404574:	bl	4025d8 <tigetstr@plt+0xee8>
  404578:	str	x0, [sp, #32]
  40457c:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  404580:	add	x0, x0, #0x2d0
  404584:	ldr	x0, [x0]
  404588:	str	x0, [sp, #40]
  40458c:	b	4045ec <tigetstr@plt+0x2efc>
  404590:	ldr	x0, [sp, #40]
  404594:	ldr	w0, [x0, #84]
  404598:	cmp	w0, #0x1
  40459c:	b.eq	4045dc <tigetstr@plt+0x2eec>  // b.none
  4045a0:	ldr	x0, [sp, #40]
  4045a4:	ldr	w0, [x0, #84]
  4045a8:	cmp	w0, #0x0
  4045ac:	b.eq	4045dc <tigetstr@plt+0x2eec>  // b.none
  4045b0:	ldr	x0, [sp, #40]
  4045b4:	ldr	x0, [x0, #176]
  4045b8:	cmp	x0, #0x0
  4045bc:	b.ne	4045e0 <tigetstr@plt+0x2ef0>  // b.any
  4045c0:	ldr	x1, [sp, #40]
  4045c4:	ldr	x0, [sp, #32]
  4045c8:	bl	4026c0 <tigetstr@plt+0xfd0>
  4045cc:	ldr	x0, [sp, #40]
  4045d0:	ldr	x1, [sp, #32]
  4045d4:	str	x1, [x0, #176]
  4045d8:	b	4045e0 <tigetstr@plt+0x2ef0>
  4045dc:	nop
  4045e0:	ldr	x0, [sp, #40]
  4045e4:	ldr	x0, [x0, #184]
  4045e8:	str	x0, [sp, #40]
  4045ec:	ldr	x0, [sp, #40]
  4045f0:	cmp	x0, #0x0
  4045f4:	b.ne	404590 <tigetstr@plt+0x2ea0>  // b.any
  4045f8:	nop
  4045fc:	nop
  404600:	ldp	x29, x30, [sp], #48
  404604:	ret
  404608:	stp	x29, x30, [sp, #-32]!
  40460c:	mov	x29, sp
  404610:	str	x19, [sp, #16]
  404614:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  404618:	add	x0, x0, #0x2a8
  40461c:	ldr	x19, [x0]
  404620:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  404624:	add	x0, x0, #0x310
  404628:	bl	401690 <gettext@plt>
  40462c:	mov	x1, x0
  404630:	mov	x0, x19
  404634:	bl	4016a0 <fprintf@plt>
  404638:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  40463c:	add	x0, x0, #0x2a8
  404640:	ldr	x19, [x0]
  404644:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  404648:	add	x0, x0, #0x7d0
  40464c:	bl	401690 <gettext@plt>
  404650:	mov	x1, x0
  404654:	mov	x0, x19
  404658:	bl	4016a0 <fprintf@plt>
  40465c:	mov	w0, #0x1                   	// #1
  404660:	bl	4013b0 <exit@plt>
  404664:	stp	x29, x30, [sp, #-32]!
  404668:	mov	x29, sp
  40466c:	str	x19, [sp, #16]
  404670:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  404674:	add	x0, x0, #0x2a8
  404678:	ldr	x19, [x0]
  40467c:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  404680:	add	x0, x0, #0x840
  404684:	bl	401690 <gettext@plt>
  404688:	mov	x1, x0
  40468c:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  404690:	add	x2, x0, #0x858
  404694:	mov	x0, x19
  404698:	bl	4016a0 <fprintf@plt>
  40469c:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4046a0:	add	x0, x0, #0x2a8
  4046a4:	ldr	x19, [x0]
  4046a8:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  4046ac:	add	x0, x0, #0x860
  4046b0:	bl	401690 <gettext@plt>
  4046b4:	mov	x1, x0
  4046b8:	mov	x0, x19
  4046bc:	bl	4016a0 <fprintf@plt>
  4046c0:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4046c4:	add	x0, x0, #0x2a8
  4046c8:	ldr	x19, [x0]
  4046cc:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  4046d0:	add	x0, x0, #0x8a0
  4046d4:	bl	401690 <gettext@plt>
  4046d8:	mov	x1, x0
  4046dc:	mov	x0, x19
  4046e0:	bl	4016a0 <fprintf@plt>
  4046e4:	nop
  4046e8:	ldr	x19, [sp, #16]
  4046ec:	ldp	x29, x30, [sp], #32
  4046f0:	ret
  4046f4:	sub	sp, sp, #0x6e0
  4046f8:	stp	x29, x30, [sp]
  4046fc:	mov	x29, sp
  404700:	str	x19, [sp, #16]
  404704:	str	w0, [sp, #44]
  404708:	str	x1, [sp, #32]
  40470c:	adrp	x0, 416000 <tigetstr@plt+0x14910>
  404710:	add	x0, x0, #0xdd0
  404714:	ldr	x1, [x0]
  404718:	str	x1, [sp, #1752]
  40471c:	mov	x1, #0x0                   	// #0
  404720:	str	xzr, [sp, #80]
  404724:	mov	w0, #0x7                   	// #7
  404728:	str	w0, [sp, #72]
  40472c:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  404730:	add	x1, x0, #0xb80
  404734:	add	x0, sp, #0x78
  404738:	mov	x3, x1
  40473c:	mov	x1, #0x260                 	// #608
  404740:	mov	x2, x1
  404744:	mov	x1, x3
  404748:	bl	401390 <memcpy@plt>
  40474c:	bl	401df0 <tigetstr@plt+0x700>
  404750:	mov	w1, w0
  404754:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  404758:	add	x0, x0, #0x2a0
  40475c:	str	w1, [x0]
  404760:	mov	w0, #0x1                   	// #1
  404764:	str	w0, [sp, #60]
  404768:	str	wzr, [sp, #64]
  40476c:	str	xzr, [sp, #104]
  404770:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  404774:	add	x1, x0, #0x988
  404778:	mov	w0, #0x6                   	// #6
  40477c:	bl	4016d0 <setlocale@plt>
  404780:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  404784:	add	x1, x0, #0x990
  404788:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  40478c:	add	x0, x0, #0x9a8
  404790:	bl	401490 <bindtextdomain@plt>
  404794:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  404798:	add	x0, x0, #0x9a8
  40479c:	bl	401560 <textdomain@plt>
  4047a0:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4047a4:	add	x0, x0, #0x2c0
  4047a8:	ldr	x2, [x0]
  4047ac:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  4047b0:	add	x1, x0, #0x9b0
  4047b4:	mov	x0, x2
  4047b8:	bl	401580 <strcmp@plt>
  4047bc:	cmp	w0, #0x0
  4047c0:	b.ne	4047d4 <tigetstr@plt+0x30e4>  // b.any
  4047c4:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4047c8:	add	x0, x0, #0x308
  4047cc:	mov	w1, #0x1                   	// #1
  4047d0:	str	w1, [x0]
  4047d4:	mov	w0, #0x1                   	// #1
  4047d8:	bl	401610 <isatty@plt>
  4047dc:	cmp	w0, #0x0
  4047e0:	b.eq	404820 <tigetstr@plt+0x3130>  // b.none
  4047e4:	mov	w0, #0xe                   	// #14
  4047e8:	bl	401450 <nl_langinfo@plt>
  4047ec:	mov	x2, x0
  4047f0:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  4047f4:	add	x1, x0, #0x9c0
  4047f8:	mov	x0, x2
  4047fc:	bl	401580 <strcmp@plt>
  404800:	cmp	w0, #0x0
  404804:	b.ne	404820 <tigetstr@plt+0x3130>  // b.any
  404808:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  40480c:	add	x0, x0, #0x290
  404810:	adrp	x1, 417000 <memcpy@GLIBC_2.17>
  404814:	add	x1, x1, #0x230
  404818:	str	x1, [x0]
  40481c:	b	4048c8 <tigetstr@plt+0x31d8>
  404820:	mov	w0, #0x1                   	// #1
  404824:	bl	401610 <isatty@plt>
  404828:	cmp	w0, #0x0
  40482c:	b.eq	4048b4 <tigetstr@plt+0x31c4>  // b.none
  404830:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  404834:	add	x0, x0, #0x9c8
  404838:	bl	401660 <getenv@plt>
  40483c:	str	x0, [sp, #112]
  404840:	ldr	x0, [sp, #112]
  404844:	cmp	x0, #0x0
  404848:	b.eq	4048b4 <tigetstr@plt+0x31c4>  // b.none
  40484c:	ldr	x0, [sp, #112]
  404850:	ldrb	w0, [x0]
  404854:	cmp	w0, #0x0
  404858:	b.eq	4048b4 <tigetstr@plt+0x31c4>  // b.none
  40485c:	mov	x2, #0x0                   	// #0
  404860:	mov	w1, #0x1                   	// #1
  404864:	mov	x0, #0x0                   	// #0
  404868:	bl	4013c0 <setupterm@plt>
  40486c:	cmp	w0, #0x0
  404870:	b.ne	4048b4 <tigetstr@plt+0x31c4>  // b.any
  404874:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  404878:	add	x0, x0, #0x9d0
  40487c:	bl	4016f0 <tigetstr@plt>
  404880:	cmp	x0, #0x0
  404884:	b.eq	4048b4 <tigetstr@plt+0x31c4>  // b.none
  404888:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  40488c:	add	x0, x0, #0x9d0
  404890:	bl	4016f0 <tigetstr@plt>
  404894:	cmn	x0, #0x1
  404898:	b.eq	4048b4 <tigetstr@plt+0x31c4>  // b.none
  40489c:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4048a0:	add	x0, x0, #0x290
  4048a4:	adrp	x1, 417000 <memcpy@GLIBC_2.17>
  4048a8:	add	x1, x1, #0x200
  4048ac:	str	x1, [x0]
  4048b0:	b	4048c8 <tigetstr@plt+0x31d8>
  4048b4:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4048b8:	add	x0, x0, #0x290
  4048bc:	adrp	x1, 417000 <memcpy@GLIBC_2.17>
  4048c0:	add	x1, x1, #0x200
  4048c4:	str	x1, [x0]
  4048c8:	b	404bbc <tigetstr@plt+0x34cc>
  4048cc:	ldr	w0, [sp, #76]
  4048d0:	sub	w0, w0, #0x41
  4048d4:	cmp	w0, #0x34
  4048d8:	b.hi	404bb8 <tigetstr@plt+0x34c8>  // b.pmore
  4048dc:	adrp	x1, 405000 <tigetstr@plt+0x3910>
  4048e0:	add	x1, x1, #0xaa8
  4048e4:	ldr	w0, [x1, w0, uxtw #2]
  4048e8:	adr	x1, 4048f4 <tigetstr@plt+0x3204>
  4048ec:	add	x0, x1, w0, sxtw #2
  4048f0:	br	x0
  4048f4:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4048f8:	add	x0, x0, #0x2f0
  4048fc:	mov	w1, #0x1                   	// #1
  404900:	str	w1, [x0]
  404904:	b	404bbc <tigetstr@plt+0x34cc>
  404908:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  40490c:	add	x0, x0, #0x290
  404910:	adrp	x1, 417000 <memcpy@GLIBC_2.17>
  404914:	add	x1, x1, #0x200
  404918:	str	x1, [x0]
  40491c:	b	404bbc <tigetstr@plt+0x34cc>
  404920:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  404924:	add	x0, x0, #0x298
  404928:	str	wzr, [x0]
  40492c:	b	404bbc <tigetstr@plt+0x34cc>
  404930:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  404934:	add	x0, x0, #0x290
  404938:	adrp	x1, 417000 <memcpy@GLIBC_2.17>
  40493c:	add	x1, x1, #0x260
  404940:	str	x1, [x0]
  404944:	b	404bbc <tigetstr@plt+0x34cc>
  404948:	ldr	w0, [sp, #64]
  40494c:	cmp	w0, #0x0
  404950:	b.eq	404958 <tigetstr@plt+0x3268>  // b.none
  404954:	bl	404608 <tigetstr@plt+0x2f18>
  404958:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  40495c:	add	x0, x0, #0x9c8
  404960:	bl	401660 <getenv@plt>
  404964:	cmp	x0, #0x0
  404968:	b.eq	404bbc <tigetstr@plt+0x34cc>  // b.none
  40496c:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  404970:	add	x0, x0, #0x9c8
  404974:	bl	401660 <getenv@plt>
  404978:	mov	x1, x0
  40497c:	add	x0, sp, #0x2d8
  404980:	bl	4014d0 <tgetent@plt>
  404984:	cmp	w0, #0x0
  404988:	b.le	404bbc <tigetstr@plt+0x34cc>
  40498c:	bl	401440 <getpid@plt>
  404990:	str	w0, [sp, #64]
  404994:	b	404bbc <tigetstr@plt+0x34cc>
  404998:	ldr	w0, [sp, #64]
  40499c:	cmp	w0, #0x0
  4049a0:	b.eq	4049a8 <tigetstr@plt+0x32b8>  // b.none
  4049a4:	bl	404608 <tigetstr@plt+0x2f18>
  4049a8:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  4049ac:	add	x0, x0, #0x9c8
  4049b0:	bl	401660 <getenv@plt>
  4049b4:	cmp	x0, #0x0
  4049b8:	b.ne	4049e8 <tigetstr@plt+0x32f8>  // b.any
  4049bc:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4049c0:	add	x0, x0, #0x2a8
  4049c4:	ldr	x19, [x0]
  4049c8:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  4049cc:	add	x0, x0, #0x9d8
  4049d0:	bl	401690 <gettext@plt>
  4049d4:	mov	x1, x0
  4049d8:	mov	x0, x19
  4049dc:	bl	4016a0 <fprintf@plt>
  4049e0:	mov	w0, #0x1                   	// #1
  4049e4:	b	404ef0 <tigetstr@plt+0x3800>
  4049e8:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  4049ec:	add	x0, x0, #0x9c8
  4049f0:	bl	401660 <getenv@plt>
  4049f4:	mov	x1, x0
  4049f8:	add	x0, sp, #0x2d8
  4049fc:	bl	4014d0 <tgetent@plt>
  404a00:	cmp	w0, #0x0
  404a04:	b.gt	404a34 <tigetstr@plt+0x3344>
  404a08:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  404a0c:	add	x0, x0, #0x2a8
  404a10:	ldr	x19, [x0]
  404a14:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  404a18:	add	x0, x0, #0x9f0
  404a1c:	bl	401690 <gettext@plt>
  404a20:	mov	x1, x0
  404a24:	mov	x0, x19
  404a28:	bl	4016a0 <fprintf@plt>
  404a2c:	mov	w0, #0x1                   	// #1
  404a30:	b	404ef0 <tigetstr@plt+0x3800>
  404a34:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  404a38:	add	x0, x0, #0x2b0
  404a3c:	ldr	x0, [x0]
  404a40:	bl	401430 <atoi@plt>
  404a44:	str	w0, [sp, #64]
  404a48:	ldr	w0, [sp, #64]
  404a4c:	cmp	w0, #0x0
  404a50:	b.ne	404bbc <tigetstr@plt+0x34cc>  // b.any
  404a54:	bl	404608 <tigetstr@plt+0x2f18>
  404a58:	b	404bbc <tigetstr@plt+0x34cc>
  404a5c:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  404a60:	add	x0, x0, #0x29c
  404a64:	str	wzr, [x0]
  404a68:	b	404bbc <tigetstr@plt+0x34cc>
  404a6c:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  404a70:	add	x0, x0, #0x304
  404a74:	mov	w1, #0x1                   	// #1
  404a78:	str	w1, [x0]
  404a7c:	b	404bbc <tigetstr@plt+0x34cc>
  404a80:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  404a84:	add	x0, x0, #0x2b0
  404a88:	ldr	x0, [x0]
  404a8c:	bl	4018fc <tigetstr@plt+0x20c>
  404a90:	str	w0, [sp, #72]
  404a94:	ldr	w0, [sp, #72]
  404a98:	cmp	w0, #0x7
  404a9c:	b.ne	404aa4 <tigetstr@plt+0x33b4>  // b.any
  404aa0:	bl	404608 <tigetstr@plt+0x2f18>
  404aa4:	ldr	w0, [sp, #72]
  404aa8:	bl	40195c <tigetstr@plt+0x26c>
  404aac:	cmp	w0, #0x0
  404ab0:	b.eq	404bbc <tigetstr@plt+0x34cc>  // b.none
  404ab4:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  404ab8:	add	x0, x0, #0x2a8
  404abc:	ldr	x19, [x0]
  404ac0:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  404ac4:	add	x0, x0, #0xa18
  404ac8:	bl	401690 <gettext@plt>
  404acc:	mov	x1, x0
  404ad0:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  404ad4:	add	x0, x0, #0x2b0
  404ad8:	ldr	x0, [x0]
  404adc:	mov	x2, x0
  404ae0:	mov	x0, x19
  404ae4:	bl	4016a0 <fprintf@plt>
  404ae8:	mov	w0, #0x1                   	// #1
  404aec:	b	404ef0 <tigetstr@plt+0x3800>
  404af0:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  404af4:	add	x0, x0, #0x2f8
  404af8:	mov	w1, #0x1                   	// #1
  404afc:	str	w1, [x0]
  404b00:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  404b04:	add	x0, x0, #0x298
  404b08:	str	wzr, [x0]
  404b0c:	b	404bbc <tigetstr@plt+0x34cc>
  404b10:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  404b14:	add	x0, x0, #0x2fc
  404b18:	mov	w1, #0x1                   	// #1
  404b1c:	str	w1, [x0]
  404b20:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  404b24:	add	x0, x0, #0x298
  404b28:	str	wzr, [x0]
  404b2c:	b	404bbc <tigetstr@plt+0x34cc>
  404b30:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  404b34:	add	x0, x0, #0x300
  404b38:	mov	w1, #0x1                   	// #1
  404b3c:	str	w1, [x0]
  404b40:	b	404bbc <tigetstr@plt+0x34cc>
  404b44:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  404b48:	add	x0, x0, #0x30c
  404b4c:	mov	w1, #0x1                   	// #1
  404b50:	str	w1, [x0]
  404b54:	b	404bbc <tigetstr@plt+0x34cc>
  404b58:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  404b5c:	add	x0, x0, #0x310
  404b60:	mov	w1, #0x1                   	// #1
  404b64:	str	w1, [x0]
  404b68:	b	404bbc <tigetstr@plt+0x34cc>
  404b6c:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  404b70:	add	x0, x0, #0x314
  404b74:	mov	w1, #0x1                   	// #1
  404b78:	str	w1, [x0]
  404b7c:	b	404bbc <tigetstr@plt+0x34cc>
  404b80:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  404b84:	add	x0, x0, #0x2f4
  404b88:	mov	w1, #0x1                   	// #1
  404b8c:	str	w1, [x0]
  404b90:	b	404bbc <tigetstr@plt+0x34cc>
  404b94:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  404b98:	add	x0, x0, #0x290
  404b9c:	adrp	x1, 417000 <memcpy@GLIBC_2.17>
  404ba0:	add	x1, x1, #0x230
  404ba4:	str	x1, [x0]
  404ba8:	b	404bbc <tigetstr@plt+0x34cc>
  404bac:	bl	404664 <tigetstr@plt+0x2f74>
  404bb0:	mov	w0, #0x0                   	// #0
  404bb4:	b	404ef0 <tigetstr@plt+0x3800>
  404bb8:	bl	404608 <tigetstr@plt+0x2f18>
  404bbc:	add	x0, sp, #0x78
  404bc0:	mov	x4, #0x0                   	// #0
  404bc4:	mov	x3, x0
  404bc8:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  404bcc:	add	x2, x0, #0xa48
  404bd0:	ldr	x1, [sp, #32]
  404bd4:	ldr	w0, [sp, #44]
  404bd8:	bl	401570 <getopt_long@plt>
  404bdc:	str	w0, [sp, #76]
  404be0:	ldr	w0, [sp, #76]
  404be4:	cmn	w0, #0x1
  404be8:	b.ne	4048cc <tigetstr@plt+0x31dc>  // b.any
  404bec:	ldr	w0, [sp, #44]
  404bf0:	sub	w1, w0, #0x1
  404bf4:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  404bf8:	add	x0, x0, #0x2b8
  404bfc:	ldr	w0, [x0]
  404c00:	cmp	w1, w0
  404c04:	b.ne	404d4c <tigetstr@plt+0x365c>  // b.any
  404c08:	bl	4015a0 <__ctype_b_loc@plt>
  404c0c:	ldr	x1, [x0]
  404c10:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  404c14:	add	x0, x0, #0x2b8
  404c18:	ldr	w0, [x0]
  404c1c:	sxtw	x0, w0
  404c20:	lsl	x0, x0, #3
  404c24:	ldr	x2, [sp, #32]
  404c28:	add	x0, x2, x0
  404c2c:	ldr	x0, [x0]
  404c30:	ldrb	w0, [x0]
  404c34:	and	x0, x0, #0xff
  404c38:	lsl	x0, x0, #1
  404c3c:	add	x0, x1, x0
  404c40:	ldrh	w0, [x0]
  404c44:	and	w0, w0, #0x800
  404c48:	cmp	w0, #0x0
  404c4c:	b.eq	404cb0 <tigetstr@plt+0x35c0>  // b.none
  404c50:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  404c54:	add	x0, x0, #0x2b8
  404c58:	ldr	w0, [x0]
  404c5c:	add	w2, w0, #0x1
  404c60:	adrp	x1, 417000 <memcpy@GLIBC_2.17>
  404c64:	add	x1, x1, #0x2b8
  404c68:	str	w2, [x1]
  404c6c:	sxtw	x0, w0
  404c70:	lsl	x0, x0, #3
  404c74:	ldr	x1, [sp, #32]
  404c78:	add	x0, x1, x0
  404c7c:	ldr	x0, [x0]
  404c80:	add	x1, sp, #0x58
  404c84:	mov	w2, #0xa                   	// #10
  404c88:	bl	4015b0 <strtol@plt>
  404c8c:	str	w0, [sp, #60]
  404c90:	mov	w0, #0x1                   	// #1
  404c94:	str	w0, [sp, #68]
  404c98:	ldr	x0, [sp, #88]
  404c9c:	ldrb	w0, [x0]
  404ca0:	cmp	w0, #0x0
  404ca4:	b.eq	404d4c <tigetstr@plt+0x365c>  // b.none
  404ca8:	bl	404608 <tigetstr@plt+0x2f18>
  404cac:	b	404d4c <tigetstr@plt+0x365c>
  404cb0:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  404cb4:	add	x0, x0, #0x2b8
  404cb8:	ldr	w0, [x0]
  404cbc:	add	w2, w0, #0x1
  404cc0:	adrp	x1, 417000 <memcpy@GLIBC_2.17>
  404cc4:	add	x1, x1, #0x2b8
  404cc8:	str	w2, [x1]
  404ccc:	sxtw	x0, w0
  404cd0:	lsl	x0, x0, #3
  404cd4:	ldr	x1, [sp, #32]
  404cd8:	add	x0, x1, x0
  404cdc:	ldr	x0, [x0]
  404ce0:	bl	4014c0 <getpwnam@plt>
  404ce4:	str	x0, [sp, #104]
  404ce8:	ldr	x0, [sp, #104]
  404cec:	cmp	x0, #0x0
  404cf0:	b.ne	404d4c <tigetstr@plt+0x365c>  // b.any
  404cf4:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  404cf8:	add	x0, x0, #0x2a8
  404cfc:	ldr	x19, [x0]
  404d00:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  404d04:	add	x0, x0, #0xa60
  404d08:	bl	401690 <gettext@plt>
  404d0c:	mov	x3, x0
  404d10:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  404d14:	add	x0, x0, #0x2b8
  404d18:	ldr	w0, [x0]
  404d1c:	sxtw	x0, w0
  404d20:	lsl	x0, x0, #3
  404d24:	sub	x0, x0, #0x8
  404d28:	ldr	x1, [sp, #32]
  404d2c:	add	x0, x1, x0
  404d30:	ldr	x0, [x0]
  404d34:	mov	x2, x0
  404d38:	mov	x1, x3
  404d3c:	mov	x0, x19
  404d40:	bl	4016a0 <fprintf@plt>
  404d44:	mov	w0, #0x1                   	// #1
  404d48:	b	404ef0 <tigetstr@plt+0x3800>
  404d4c:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  404d50:	add	x0, x0, #0x2b8
  404d54:	ldr	w0, [x0]
  404d58:	ldr	w1, [sp, #44]
  404d5c:	cmp	w1, w0
  404d60:	b.eq	404d68 <tigetstr@plt+0x3678>  // b.none
  404d64:	bl	404608 <tigetstr@plt+0x2f18>
  404d68:	bl	403f20 <tigetstr@plt+0x2830>
  404d6c:	ldr	w0, [sp, #64]
  404d70:	bl	40257c <tigetstr@plt+0xe8c>
  404d74:	str	x0, [sp, #96]
  404d78:	b	404da0 <tigetstr@plt+0x36b0>
  404d7c:	ldr	x0, [sp, #96]
  404d80:	ldrb	w0, [x0, #160]
  404d84:	orr	w0, w0, #0x1
  404d88:	and	w1, w0, #0xff
  404d8c:	ldr	x0, [sp, #96]
  404d90:	strb	w1, [x0, #160]
  404d94:	ldr	x0, [sp, #96]
  404d98:	ldr	x0, [x0, #176]
  404d9c:	str	x0, [sp, #96]
  404da0:	ldr	x0, [sp, #96]
  404da4:	cmp	x0, #0x0
  404da8:	b.ne	404d7c <tigetstr@plt+0x368c>  // b.any
  404dac:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  404db0:	add	x0, x0, #0x300
  404db4:	ldr	w0, [x0]
  404db8:	cmp	w0, #0x0
  404dbc:	b.eq	404de0 <tigetstr@plt+0x36f0>  // b.none
  404dc0:	ldr	w0, [sp, #68]
  404dc4:	cmp	w0, #0x1
  404dc8:	b.ne	404de0 <tigetstr@plt+0x36f0>  // b.any
  404dcc:	ldr	w0, [sp, #60]
  404dd0:	bl	40257c <tigetstr@plt+0xe8c>
  404dd4:	bl	403c64 <tigetstr@plt+0x2574>
  404dd8:	mov	w0, #0x1                   	// #1
  404ddc:	str	w0, [sp, #60]
  404de0:	ldr	w0, [sp, #72]
  404de4:	cmp	w0, #0x7
  404de8:	b.eq	404e0c <tigetstr@plt+0x371c>  // b.none
  404dec:	add	x0, sp, #0x50
  404df0:	mov	x2, x0
  404df4:	ldr	w1, [sp, #72]
  404df8:	mov	x0, #0x0                   	// #0
  404dfc:	bl	401d08 <tigetstr@plt+0x618>
  404e00:	ldr	x0, [sp, #80]
  404e04:	bl	403b7c <tigetstr@plt+0x248c>
  404e08:	b	404ea0 <tigetstr@plt+0x37b0>
  404e0c:	ldr	x0, [sp, #104]
  404e10:	cmp	x0, #0x0
  404e14:	b.ne	404e40 <tigetstr@plt+0x3750>  // b.any
  404e18:	ldr	w0, [sp, #60]
  404e1c:	bl	40257c <tigetstr@plt+0xe8c>
  404e20:	mov	w6, #0x0                   	// #0
  404e24:	mov	w5, #0x0                   	// #0
  404e28:	mov	w4, #0x1                   	// #1
  404e2c:	mov	w3, #0x1                   	// #1
  404e30:	mov	w2, #0x1                   	// #1
  404e34:	mov	w1, #0x0                   	// #0
  404e38:	bl	402edc <tigetstr@plt+0x17ec>
  404e3c:	b	404ea0 <tigetstr@plt+0x37b0>
  404e40:	mov	w0, #0x1                   	// #1
  404e44:	bl	40257c <tigetstr@plt+0xe8c>
  404e48:	mov	x2, x0
  404e4c:	ldr	x0, [sp, #104]
  404e50:	ldr	w0, [x0, #16]
  404e54:	mov	w1, w0
  404e58:	mov	x0, x2
  404e5c:	bl	403ab4 <tigetstr@plt+0x23c4>
  404e60:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  404e64:	add	x0, x0, #0x320
  404e68:	ldr	w0, [x0]
  404e6c:	cmp	w0, #0x0
  404e70:	b.ne	404ea0 <tigetstr@plt+0x37b0>  // b.any
  404e74:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  404e78:	add	x0, x0, #0x2a8
  404e7c:	ldr	x19, [x0]
  404e80:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  404e84:	add	x0, x0, #0xa78
  404e88:	bl	401690 <gettext@plt>
  404e8c:	mov	x1, x0
  404e90:	mov	x0, x19
  404e94:	bl	4016a0 <fprintf@plt>
  404e98:	mov	w0, #0x1                   	// #1
  404e9c:	b	404ef0 <tigetstr@plt+0x3800>
  404ea0:	bl	402024 <tigetstr@plt+0x934>
  404ea4:	bl	4020f4 <tigetstr@plt+0xa04>
  404ea8:	add	x0, sp, #0x50
  404eac:	bl	402188 <tigetstr@plt+0xa98>
  404eb0:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  404eb4:	add	x0, x0, #0x308
  404eb8:	ldr	w0, [x0]
  404ebc:	cmp	w0, #0x1
  404ec0:	b.ne	404eec <tigetstr@plt+0x37fc>  // b.any
  404ec4:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  404ec8:	add	x0, x0, #0x2a8
  404ecc:	ldr	x19, [x0]
  404ed0:	adrp	x0, 405000 <tigetstr@plt+0x3910>
  404ed4:	add	x0, x0, #0xa90
  404ed8:	bl	401690 <gettext@plt>
  404edc:	mov	x1, x0
  404ee0:	mov	x0, x19
  404ee4:	bl	4016a0 <fprintf@plt>
  404ee8:	bl	4015e0 <getchar@plt>
  404eec:	mov	w0, #0x0                   	// #0
  404ef0:	mov	w1, w0
  404ef4:	adrp	x0, 416000 <tigetstr@plt+0x14910>
  404ef8:	add	x0, x0, #0xdd0
  404efc:	ldr	x2, [sp, #1752]
  404f00:	ldr	x0, [x0]
  404f04:	eor	x0, x2, x0
  404f08:	cmp	x0, #0x0
  404f0c:	b.eq	404f14 <tigetstr@plt+0x3824>  // b.none
  404f10:	bl	401510 <__stack_chk_fail@plt>
  404f14:	mov	w0, w1
  404f18:	ldr	x19, [sp, #16]
  404f1c:	ldp	x29, x30, [sp]
  404f20:	add	sp, sp, #0x6e0
  404f24:	ret
  404f28:	stp	x29, x30, [sp, #-64]!
  404f2c:	mov	x29, sp
  404f30:	stp	x19, x20, [sp, #16]
  404f34:	adrp	x20, 416000 <tigetstr@plt+0x14910>
  404f38:	add	x20, x20, #0xdc8
  404f3c:	stp	x21, x22, [sp, #32]
  404f40:	adrp	x21, 416000 <tigetstr@plt+0x14910>
  404f44:	add	x21, x21, #0xdc0
  404f48:	sub	x20, x20, x21
  404f4c:	mov	w22, w0
  404f50:	stp	x23, x24, [sp, #48]
  404f54:	mov	x23, x1
  404f58:	mov	x24, x2
  404f5c:	bl	401350 <memcpy@plt-0x40>
  404f60:	cmp	xzr, x20, asr #3
  404f64:	b.eq	404f90 <tigetstr@plt+0x38a0>  // b.none
  404f68:	asr	x20, x20, #3
  404f6c:	mov	x19, #0x0                   	// #0
  404f70:	ldr	x3, [x21, x19, lsl #3]
  404f74:	mov	x2, x24
  404f78:	add	x19, x19, #0x1
  404f7c:	mov	x1, x23
  404f80:	mov	w0, w22
  404f84:	blr	x3
  404f88:	cmp	x20, x19
  404f8c:	b.ne	404f70 <tigetstr@plt+0x3880>  // b.any
  404f90:	ldp	x19, x20, [sp, #16]
  404f94:	ldp	x21, x22, [sp, #32]
  404f98:	ldp	x23, x24, [sp, #48]
  404f9c:	ldp	x29, x30, [sp], #64
  404fa0:	ret
  404fa4:	nop
  404fa8:	ret
  404fac:	nop
  404fb0:	mov	x2, x1
  404fb4:	mov	x1, x0
  404fb8:	mov	w0, #0x0                   	// #0
  404fbc:	b	401680 <__xstat@plt>

Disassembly of section .fini:

0000000000404fc0 <.fini>:
  404fc0:	stp	x29, x30, [sp, #-16]!
  404fc4:	mov	x29, sp
  404fc8:	ldp	x29, x30, [sp], #16
  404fcc:	ret
