$date
	Tue Nov 11 12:58:32 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module multicore_tb $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 # core3_imem_data [31:0] $end
$var wire 32 $ core3_imem_addr [31:0] $end
$var wire 32 % core3_dmem_write_data [31:0] $end
$var wire 1 & core3_dmem_write $end
$var wire 32 ' core3_dmem_read_data [31:0] $end
$var wire 1 ( core3_dmem_read $end
$var wire 32 ) core3_dmem_addr [31:0] $end
$var wire 32 * core2_imem_data [31:0] $end
$var wire 32 + core2_imem_addr [31:0] $end
$var wire 32 , core2_dmem_write_data [31:0] $end
$var wire 1 - core2_dmem_write $end
$var wire 32 . core2_dmem_read_data [31:0] $end
$var wire 1 / core2_dmem_read $end
$var wire 32 0 core2_dmem_addr [31:0] $end
$var wire 32 1 core1_imem_data [31:0] $end
$var wire 32 2 core1_imem_addr [31:0] $end
$var wire 32 3 core1_dmem_write_data [31:0] $end
$var wire 1 4 core1_dmem_write $end
$var wire 32 5 core1_dmem_read_data [31:0] $end
$var wire 1 6 core1_dmem_read $end
$var wire 32 7 core1_dmem_addr [31:0] $end
$var wire 32 8 core0_imem_data [31:0] $end
$var wire 32 9 core0_imem_addr [31:0] $end
$var wire 32 : core0_dmem_write_data [31:0] $end
$var wire 1 ; core0_dmem_write $end
$var wire 32 < core0_dmem_read_data [31:0] $end
$var wire 1 = core0_dmem_read $end
$var wire 32 > core0_dmem_addr [31:0] $end
$scope module core0 $end
$var wire 1 ! clk $end
$var wire 1 ? ex_mem_read_feedback $end
$var wire 5 @ ex_rd_feedback [4:0] $end
$var wire 32 A imem_address_out [31:0] $end
$var wire 32 B mem_forward_data [31:0] $end
$var wire 1 " rst $end
$var wire 32 C wb_forward_data [31:0] $end
$var wire 32 D wb_write_data_feedback [31:0] $end
$var wire 1 E wb_reg_write_in $end
$var wire 1 F wb_reg_write_feedback $end
$var wire 32 G wb_read_data_in [31:0] $end
$var wire 5 H wb_rd_feedback [4:0] $end
$var wire 5 I wb_rd_addr_in [4:0] $end
$var wire 32 J wb_pc_plus_4_in [31:0] $end
$var wire 1 K wb_mem_to_reg_in $end
$var wire 32 L wb_alu_result_in [31:0] $end
$var wire 1 M pipeline_stall $end
$var wire 32 N pc_plus_4 [31:0] $end
$var wire 32 O next_pc [31:0] $end
$var wire 1 P mem_reg_write_to_wb $end
$var wire 32 Q mem_read_data_to_wb [31:0] $end
$var wire 5 R mem_rd_addr_to_wb [4:0] $end
$var wire 32 S mem_pc_plus_4_to_wb [31:0] $end
$var wire 1 T mem_mem_to_reg_to_wb $end
$var wire 32 U mem_alu_result_to_wb [31:0] $end
$var wire 32 V ma_write_data_out [31:0] $end
$var wire 1 W ma_reg_write_out $end
$var wire 5 X ma_rd_addr_out [4:0] $end
$var wire 32 Y ma_pc_plus_4_out [31:0] $end
$var wire 1 Z ma_mem_write_out $end
$var wire 1 [ ma_mem_to_reg_out $end
$var wire 1 \ ma_mem_read_out $end
$var wire 32 ] ma_alu_result_out [31:0] $end
$var wire 32 ^ imem_data_in [31:0] $end
$var wire 32 _ if_instruction_in [31:0] $end
$var wire 5 ` id_rs2_addr_out [4:0] $end
$var wire 5 a id_rs1_addr_out [4:0] $end
$var wire 1 b id_reg_write_out $end
$var wire 32 c id_read_data2_out [31:0] $end
$var wire 32 d id_read_data1_out [31:0] $end
$var wire 5 e id_rd_addr_out [4:0] $end
$var wire 32 f id_pc_plus_4_out [31:0] $end
$var wire 32 g id_pc_plus_4_in [31:0] $end
$var wire 32 h id_pc_out_pass [31:0] $end
$var wire 32 i id_pc_in [31:0] $end
$var wire 1 j id_mem_write_out $end
$var wire 1 k id_mem_to_reg_out $end
$var wire 1 l id_mem_read_out $end
$var wire 32 m id_instruction_in [31:0] $end
$var wire 32 n id_instruction_debug_out [31:0] $end
$var wire 32 o id_immediate_out [31:0] $end
$var wire 1 p id_branch_out $end
$var wire 1 q id_alu_src_out $end
$var wire 4 r id_alu_ctrl_out [3:0] $end
$var wire 2 s forward_b [1:0] $end
$var wire 2 t forward_a [1:0] $end
$var wire 5 u ex_rs2_addr_in [4:0] $end
$var wire 5 v ex_rs1_addr_in [4:0] $end
$var wire 1 w ex_reg_write_out $end
$var wire 1 x ex_reg_write_in $end
$var wire 32 y ex_read_data2_out [31:0] $end
$var wire 32 z ex_read_data2_in [31:0] $end
$var wire 32 { ex_read_data1_in [31:0] $end
$var wire 5 | ex_rd_addr_out [4:0] $end
$var wire 5 } ex_rd_addr_in [4:0] $end
$var wire 32 ~ ex_pc_plus_4_out [31:0] $end
$var wire 32 !" ex_pc_plus_4_in [31:0] $end
$var wire 32 "" ex_pc_in [31:0] $end
$var wire 1 #" ex_mem_write_out $end
$var wire 1 $" ex_mem_write_in $end
$var wire 1 %" ex_mem_to_reg_out $end
$var wire 1 &" ex_mem_to_reg_in $end
$var wire 1 '" ex_mem_read_out $end
$var wire 1 (" ex_mem_read_in $end
$var wire 32 )" ex_instruction_in [31:0] $end
$var wire 32 *" ex_immediate_in [31:0] $end
$var wire 1 +" ex_branch_in $end
$var wire 1 ," ex_alu_src_in $end
$var wire 32 -" ex_alu_result_out [31:0] $end
$var wire 4 ." ex_alu_ctrl_in [3:0] $end
$var wire 1 ; dmem_write_en_out $end
$var wire 32 /" dmem_write_data_out [31:0] $end
$var wire 1 = dmem_read_en_out $end
$var wire 32 0" dmem_read_data_in [31:0] $end
$var wire 32 1" dmem_address_out [31:0] $end
$var wire 32 2" curr_pc [31:0] $end
$var wire 32 3" branch_target [31:0] $end
$var wire 1 4" branch_taken $end
$scope module decode_stage $end
$var wire 1 ! clk $end
$var wire 1 ? ex_mem_read_in $end
$var wire 5 5" ex_rd_addr_in [4:0] $end
$var wire 32 6" id_immediate_out [31:0] $end
$var wire 32 7" id_instruction_out [31:0] $end
$var wire 32 8" id_pc_out [31:0] $end
$var wire 32 9" id_pc_plus_4_out [31:0] $end
$var wire 5 :" id_rd_addr_out [4:0] $end
$var wire 32 ;" id_read_data1_out [31:0] $end
$var wire 32 <" id_read_data2_out [31:0] $end
$var wire 5 =" id_rs1_addr_out [4:0] $end
$var wire 5 >" id_rs2_addr_out [4:0] $end
$var wire 1 ?" pipeline_stall $end
$var wire 1 " rst $end
$var wire 32 @" wb_write_data_in [31:0] $end
$var wire 5 A" wb_write_addr_in [4:0] $end
$var wire 1 F wb_reg_write_en_in $end
$var wire 5 B" rs2 [4:0] $end
$var wire 5 C" rs1 [4:0] $end
$var wire 32 D" reg_read_data2 [31:0] $end
$var wire 32 E" reg_read_data1 [31:0] $end
$var wire 5 F" rd [4:0] $end
$var wire 1 M pipeline_stall_out $end
$var wire 32 G" immediate [31:0] $end
$var wire 1 b id_reg_write_out $end
$var wire 32 H" id_pc_plus_4_in [31:0] $end
$var wire 32 I" id_pc_in [31:0] $end
$var wire 1 j id_mem_write_out $end
$var wire 1 k id_mem_to_reg_out $end
$var wire 1 l id_mem_read_out $end
$var wire 32 J" id_instruction_in [31:0] $end
$var wire 1 p id_branch_out $end
$var wire 1 q id_alu_src_out $end
$var wire 4 K" id_alu_ctrl_out [3:0] $end
$var wire 1 L" ctrl_reg_write $end
$var wire 1 M" ctrl_mem_write $end
$var wire 1 N" ctrl_mem_to_reg $end
$var wire 1 O" ctrl_mem_read $end
$var wire 1 P" ctrl_branch $end
$var wire 1 Q" ctrl_alu_src $end
$var wire 4 R" ctrl_alu_ctrl [3:0] $end
$scope module control_unit_inst $end
$var wire 7 S" opcode [6:0] $end
$var wire 32 T" instr [31:0] $end
$var wire 7 U" funct7 [6:0] $end
$var wire 3 V" funct3 [2:0] $end
$var parameter 4 W" ALU_ADD $end
$var parameter 4 X" ALU_AND $end
$var parameter 4 Y" ALU_LUI $end
$var parameter 4 Z" ALU_NOP $end
$var parameter 4 [" ALU_OR $end
$var parameter 4 \" ALU_SLL $end
$var parameter 4 ]" ALU_SLT $end
$var parameter 4 ^" ALU_SLTU $end
$var parameter 4 _" ALU_SRA $end
$var parameter 4 `" ALU_SRL $end
$var parameter 4 a" ALU_SUB $end
$var parameter 4 b" ALU_XOR $end
$var parameter 7 c" OP_AUIPC $end
$var parameter 7 d" OP_BRANCH $end
$var parameter 7 e" OP_ITYPE $end
$var parameter 7 f" OP_JAL $end
$var parameter 7 g" OP_JALR $end
$var parameter 7 h" OP_LOAD $end
$var parameter 7 i" OP_LUI $end
$var parameter 7 j" OP_RTYPE $end
$var parameter 7 k" OP_STORE $end
$var reg 4 l" ALUCtrl [3:0] $end
$var reg 1 Q" ALUSrc $end
$var reg 1 P" Branch $end
$var reg 1 O" MemRead $end
$var reg 1 N" MemToReg $end
$var reg 1 M" MemWrite $end
$var reg 1 L" RegWrite $end
$var reg 1 m" WriteFromPC $end
$upscope $end
$scope module hazard_unit_inst $end
$var wire 1 ? ex_mem_read $end
$var wire 5 n" ex_rd_addr [4:0] $end
$var wire 5 o" id_rs1_addr [4:0] $end
$var wire 5 p" id_rs2_addr [4:0] $end
$var wire 1 M pipeline_stall $end
$upscope $end
$scope module imm_gen_inst $end
$var wire 7 q" opcode [6:0] $end
$var wire 32 r" instruction [31:0] $end
$var parameter 7 s" OPCODE_B $end
$var parameter 7 t" OPCODE_I_IMM $end
$var parameter 7 u" OPCODE_I_JALR $end
$var parameter 7 v" OPCODE_I_LOAD $end
$var parameter 7 w" OPCODE_J $end
$var parameter 7 x" OPCODE_R $end
$var parameter 7 y" OPCODE_S $end
$var parameter 7 z" OPCODE_U_AUIPC $end
$var parameter 7 {" OPCODE_U_LUI $end
$var reg 32 |" immediate_out [31:0] $end
$upscope $end
$scope module rf $end
$var wire 1 ! clk $end
$var wire 5 }" read_addr1 [4:0] $end
$var wire 5 ~" read_addr2 [4:0] $end
$var wire 1 " rst $end
$var wire 1 F write_enable $end
$var wire 32 !# write_data [31:0] $end
$var wire 5 "# write_addr [4:0] $end
$var wire 32 ## read_data2 [31:0] $end
$var wire 32 $# read_data1 [31:0] $end
$var integer 32 %# i [31:0] $end
$upscope $end
$upscope $end
$scope module ex_ma $end
$var wire 1 ! clk $end
$var wire 1 &# ex_branch_in $end
$var wire 1 " rst $end
$var wire 1 w ex_reg_write_in $end
$var wire 32 '# ex_read_data2_in [31:0] $end
$var wire 5 (# ex_rd_addr_in [4:0] $end
$var wire 32 )# ex_pc_plus_4_in [31:0] $end
$var wire 1 #" ex_mem_write_in $end
$var wire 1 %" ex_mem_to_reg_in $end
$var wire 1 '" ex_mem_read_in $end
$var wire 32 *# ex_alu_result_in [31:0] $end
$var reg 32 +# ma_alu_result_out [31:0] $end
$var reg 1 \ ma_mem_read_out $end
$var reg 1 [ ma_mem_to_reg_out $end
$var reg 1 Z ma_mem_write_out $end
$var reg 32 ,# ma_pc_plus_4_out [31:0] $end
$var reg 5 -# ma_rd_addr_out [4:0] $end
$var reg 1 W ma_reg_write_out $end
$var reg 32 .# ma_write_data_out [31:0] $end
$upscope $end
$scope module ex_stage $end
$var wire 1 ! clk $end
$var wire 32 /# mem_forward_data_in [31:0] $end
$var wire 1 " rst $end
$var wire 32 0# wb_forward_data_in [31:0] $end
$var wire 1 x id_reg_write_in $end
$var wire 32 1# id_read_data2_in [31:0] $end
$var wire 32 2# id_read_data1_in [31:0] $end
$var wire 5 3# id_rd_addr_in [4:0] $end
$var wire 32 4# id_pc_plus_4_in [31:0] $end
$var wire 32 5# id_pc_in [31:0] $end
$var wire 1 $" id_mem_write_in $end
$var wire 1 &" id_mem_to_reg_in $end
$var wire 1 (" id_mem_read_in $end
$var wire 32 6# id_immediate_in [31:0] $end
$var wire 1 +" id_branch_in $end
$var wire 1 ," id_alu_src_in $end
$var wire 4 7# id_alu_ctrl_in [3:0] $end
$var wire 32 8# fwd_data_b [31:0] $end
$var wire 32 9# fwd_data_a [31:0] $end
$var wire 2 :# forward_b_in [1:0] $end
$var wire 2 ;# forward_a_in [1:0] $end
$var wire 32 <# branch_target_comb [31:0] $end
$var wire 1 =# branch_taken_comb $end
$var wire 32 ># alu_result [31:0] $end
$var wire 32 ?# alu_mux_out_b [31:0] $end
$var reg 32 @# ex_alu_result_out [31:0] $end
$var reg 1 4" ex_branch_taken_out $end
$var reg 32 A# ex_branch_target_out [31:0] $end
$var reg 1 '" ex_mem_read_out $end
$var reg 1 %" ex_mem_to_reg_out $end
$var reg 1 #" ex_mem_write_out $end
$var reg 32 B# ex_pc_plus_4_out [31:0] $end
$var reg 5 C# ex_rd_addr_out [4:0] $end
$var reg 32 D# ex_read_data2_out [31:0] $end
$var reg 1 w ex_reg_write_out $end
$scope module alu_inst $end
$var wire 32 E# B [31:0] $end
$var wire 4 F# ALU_control [3:0] $end
$var wire 32 G# A [31:0] $end
$var parameter 4 H# ALU_ADD $end
$var parameter 4 I# ALU_AND $end
$var parameter 4 J# ALU_LUI $end
$var parameter 4 K# ALU_NOP $end
$var parameter 4 L# ALU_OR $end
$var parameter 4 M# ALU_SLL $end
$var parameter 4 N# ALU_SLT $end
$var parameter 4 O# ALU_SLTU $end
$var parameter 4 P# ALU_SRA $end
$var parameter 4 Q# ALU_SRL $end
$var parameter 4 R# ALU_SUB $end
$var parameter 4 S# ALU_XOR $end
$var reg 32 T# result [31:0] $end
$upscope $end
$scope module alu_src_mux_inst $end
$var wire 32 U# rs2 [31:0] $end
$var wire 32 V# mux_out [31:0] $end
$var wire 32 W# imm [31:0] $end
$var wire 1 ," alu_src $end
$upscope $end
$scope module branch_unit $end
$var wire 1 =# branch_taken_out $end
$var wire 32 X# rs2_data [31:0] $end
$var wire 32 Y# rs1_data [31:0] $end
$var wire 1 Z# is_equal $end
$var wire 32 [# immediate [31:0] $end
$var wire 32 \# current_pc [31:0] $end
$var wire 32 ]# branch_target_out [31:0] $end
$var wire 1 +" branch_in $end
$upscope $end
$scope module fwd_mux_a $end
$var wire 32 ^# data_from_mem_stage [31:0] $end
$var wire 32 _# data_from_wb_stage [31:0] $end
$var wire 32 `# forwarded_data [31:0] $end
$var wire 2 a# forward_sel [1:0] $end
$var wire 32 b# data_from_reg_file [31:0] $end
$upscope $end
$scope module fwd_mux_b $end
$var wire 32 c# data_from_mem_stage [31:0] $end
$var wire 32 d# data_from_wb_stage [31:0] $end
$var wire 32 e# forwarded_data [31:0] $end
$var wire 2 f# forward_sel [1:0] $end
$var wire 32 g# data_from_reg_file [31:0] $end
$upscope $end
$upscope $end
$scope module fetch_stage $end
$var wire 1 ! clk $end
$var wire 32 h# instruction_out [31:0] $end
$var wire 1 " rst $end
$var wire 32 i# pc_plus_4_out [31:0] $end
$var wire 32 j# pc_in [31:0] $end
$var wire 32 k# instruction_in [31:0] $end
$upscope $end
$scope module fwd_unit $end
$var wire 5 l# mem_rd_addr [4:0] $end
$var wire 1 W mem_reg_write $end
$var wire 1 E wb_reg_write $end
$var wire 5 m# wb_rd_addr [4:0] $end
$var wire 5 n# ex_rs2_addr [4:0] $end
$var wire 5 o# ex_rs1_addr [4:0] $end
$var reg 2 p# forward_a [1:0] $end
$var reg 2 q# forward_b [1:0] $end
$upscope $end
$scope module id_ex $end
$var wire 1 ! clk $end
$var wire 4 r# id_ALUCtrl_in [3:0] $end
$var wire 1 q id_ALUSrc_in $end
$var wire 1 p id_Branch_in $end
$var wire 1 k id_MemToReg_in $end
$var wire 32 s# id_immediate_in [31:0] $end
$var wire 32 t# id_instruction_in [31:0] $end
$var wire 1 l id_mem_read_in $end
$var wire 1 j id_mem_write_in $end
$var wire 32 u# id_pc_in [31:0] $end
$var wire 32 v# id_pc_plus_4_in [31:0] $end
$var wire 5 w# id_rd_addr_in [4:0] $end
$var wire 32 x# id_read_data1_in [31:0] $end
$var wire 32 y# id_read_data2_in [31:0] $end
$var wire 1 b id_reg_write_in $end
$var wire 5 z# id_rs1_addr_in [4:0] $end
$var wire 5 {# id_rs2_addr_in [4:0] $end
$var wire 1 M pipeline_stall $end
$var wire 1 " rst $end
$var reg 4 |# ex_ALUCtrl_out [3:0] $end
$var reg 1 ," ex_ALUSrc_out $end
$var reg 1 +" ex_Branch_out $end
$var reg 1 &" ex_MemToReg_out $end
$var reg 32 }# ex_immediate_out [31:0] $end
$var reg 32 ~# ex_instruction_out [31:0] $end
$var reg 1 (" ex_mem_read_out $end
$var reg 1 $" ex_mem_write_out $end
$var reg 32 !$ ex_pc_out [31:0] $end
$var reg 32 "$ ex_pc_plus_4_out [31:0] $end
$var reg 5 #$ ex_rd_addr_out [4:0] $end
$var reg 32 $$ ex_read_data1_out [31:0] $end
$var reg 32 %$ ex_read_data2_out [31:0] $end
$var reg 1 x ex_reg_write_out $end
$var reg 5 &$ ex_rs1_addr_out [4:0] $end
$var reg 5 '$ ex_rs2_addr_out [4:0] $end
$upscope $end
$scope module if_id $end
$var wire 1 ! clk $end
$var wire 32 ($ if_pc_plus_4_in [31:0] $end
$var wire 1 M pipeline_stall $end
$var wire 1 " rst $end
$var wire 32 )$ if_pc_in [31:0] $end
$var wire 32 *$ if_instruction_in [31:0] $end
$var reg 32 +$ id_instruction_out [31:0] $end
$var reg 32 ,$ id_pc_out [31:0] $end
$var reg 32 -$ id_pc_plus_4_out [31:0] $end
$upscope $end
$scope module mem_stage $end
$var wire 32 .$ alu_result_in [31:0] $end
$var wire 1 ! clk $end
$var wire 1 \ mem_read_in $end
$var wire 1 [ mem_to_reg_in $end
$var wire 1 Z mem_write_in $end
$var wire 32 /$ pc_plus_4_in [31:0] $end
$var wire 5 0$ rd_addr_in [4:0] $end
$var wire 1 W reg_write_in $end
$var wire 32 1$ rs2_data_in [31:0] $end
$var wire 1 " rst $end
$var wire 32 2$ mem_read_data_in [31:0] $end
$var reg 32 3$ alu_result_out [31:0] $end
$var reg 32 4$ mem_address_out [31:0] $end
$var reg 1 = mem_read_en_out $end
$var reg 1 T mem_to_reg_out $end
$var reg 32 5$ mem_write_data_out [31:0] $end
$var reg 1 ; mem_write_en_out $end
$var reg 32 6$ pc_plus_4_out [31:0] $end
$var reg 5 7$ rd_addr_out [4:0] $end
$var reg 32 8$ read_data_out [31:0] $end
$var reg 1 P reg_write_out $end
$upscope $end
$scope module mem_wb $end
$var wire 1 ! clk $end
$var wire 32 9$ mem_alu_result_in [31:0] $end
$var wire 1 T mem_mem_to_reg_in $end
$var wire 32 :$ mem_pc_plus_4_in [31:0] $end
$var wire 5 ;$ mem_rd_addr_in [4:0] $end
$var wire 32 <$ mem_read_data_in [31:0] $end
$var wire 1 P mem_reg_write_in $end
$var wire 1 " rst $end
$var reg 32 =$ wb_alu_result_out [31:0] $end
$var reg 1 K wb_mem_to_reg_out $end
$var reg 32 >$ wb_pc_plus_4_out [31:0] $end
$var reg 5 ?$ wb_rd_addr_out [4:0] $end
$var reg 32 @$ wb_read_data_out [31:0] $end
$var reg 1 E wb_reg_write_out $end
$upscope $end
$scope module pc_reg $end
$var wire 1 ! clk $end
$var wire 32 A$ pc_in [31:0] $end
$var wire 1 " rst $end
$var reg 32 B$ pc_out [31:0] $end
$upscope $end
$scope module wb_stage $end
$var wire 32 C$ alu_result_in [31:0] $end
$var wire 1 ! clk $end
$var wire 1 K mem_to_reg_in $end
$var wire 32 D$ pc_plus_4_in [31:0] $end
$var wire 5 E$ rd_addr_in [4:0] $end
$var wire 32 F$ read_data_in [31:0] $end
$var wire 1 E reg_write_in $end
$var wire 1 " rst $end
$var wire 5 G$ wb_rd_addr_out [4:0] $end
$var wire 1 F wb_reg_write_en_out $end
$var wire 32 H$ wb_write_data_out [31:0] $end
$upscope $end
$upscope $end
$scope module core1 $end
$var wire 1 ! clk $end
$var wire 1 I$ ex_mem_read_feedback $end
$var wire 5 J$ ex_rd_feedback [4:0] $end
$var wire 32 K$ imem_address_out [31:0] $end
$var wire 32 L$ mem_forward_data [31:0] $end
$var wire 1 " rst $end
$var wire 32 M$ wb_forward_data [31:0] $end
$var wire 32 N$ wb_write_data_feedback [31:0] $end
$var wire 1 O$ wb_reg_write_in $end
$var wire 1 P$ wb_reg_write_feedback $end
$var wire 32 Q$ wb_read_data_in [31:0] $end
$var wire 5 R$ wb_rd_feedback [4:0] $end
$var wire 5 S$ wb_rd_addr_in [4:0] $end
$var wire 32 T$ wb_pc_plus_4_in [31:0] $end
$var wire 1 U$ wb_mem_to_reg_in $end
$var wire 32 V$ wb_alu_result_in [31:0] $end
$var wire 1 W$ pipeline_stall $end
$var wire 32 X$ pc_plus_4 [31:0] $end
$var wire 32 Y$ next_pc [31:0] $end
$var wire 1 Z$ mem_reg_write_to_wb $end
$var wire 32 [$ mem_read_data_to_wb [31:0] $end
$var wire 5 \$ mem_rd_addr_to_wb [4:0] $end
$var wire 32 ]$ mem_pc_plus_4_to_wb [31:0] $end
$var wire 1 ^$ mem_mem_to_reg_to_wb $end
$var wire 32 _$ mem_alu_result_to_wb [31:0] $end
$var wire 32 `$ ma_write_data_out [31:0] $end
$var wire 1 a$ ma_reg_write_out $end
$var wire 5 b$ ma_rd_addr_out [4:0] $end
$var wire 32 c$ ma_pc_plus_4_out [31:0] $end
$var wire 1 d$ ma_mem_write_out $end
$var wire 1 e$ ma_mem_to_reg_out $end
$var wire 1 f$ ma_mem_read_out $end
$var wire 32 g$ ma_alu_result_out [31:0] $end
$var wire 32 h$ imem_data_in [31:0] $end
$var wire 32 i$ if_instruction_in [31:0] $end
$var wire 5 j$ id_rs2_addr_out [4:0] $end
$var wire 5 k$ id_rs1_addr_out [4:0] $end
$var wire 1 l$ id_reg_write_out $end
$var wire 32 m$ id_read_data2_out [31:0] $end
$var wire 32 n$ id_read_data1_out [31:0] $end
$var wire 5 o$ id_rd_addr_out [4:0] $end
$var wire 32 p$ id_pc_plus_4_out [31:0] $end
$var wire 32 q$ id_pc_plus_4_in [31:0] $end
$var wire 32 r$ id_pc_out_pass [31:0] $end
$var wire 32 s$ id_pc_in [31:0] $end
$var wire 1 t$ id_mem_write_out $end
$var wire 1 u$ id_mem_to_reg_out $end
$var wire 1 v$ id_mem_read_out $end
$var wire 32 w$ id_instruction_in [31:0] $end
$var wire 32 x$ id_instruction_debug_out [31:0] $end
$var wire 32 y$ id_immediate_out [31:0] $end
$var wire 1 z$ id_branch_out $end
$var wire 1 {$ id_alu_src_out $end
$var wire 4 |$ id_alu_ctrl_out [3:0] $end
$var wire 2 }$ forward_b [1:0] $end
$var wire 2 ~$ forward_a [1:0] $end
$var wire 5 !% ex_rs2_addr_in [4:0] $end
$var wire 5 "% ex_rs1_addr_in [4:0] $end
$var wire 1 #% ex_reg_write_out $end
$var wire 1 $% ex_reg_write_in $end
$var wire 32 %% ex_read_data2_out [31:0] $end
$var wire 32 &% ex_read_data2_in [31:0] $end
$var wire 32 '% ex_read_data1_in [31:0] $end
$var wire 5 (% ex_rd_addr_out [4:0] $end
$var wire 5 )% ex_rd_addr_in [4:0] $end
$var wire 32 *% ex_pc_plus_4_out [31:0] $end
$var wire 32 +% ex_pc_plus_4_in [31:0] $end
$var wire 32 ,% ex_pc_in [31:0] $end
$var wire 1 -% ex_mem_write_out $end
$var wire 1 .% ex_mem_write_in $end
$var wire 1 /% ex_mem_to_reg_out $end
$var wire 1 0% ex_mem_to_reg_in $end
$var wire 1 1% ex_mem_read_out $end
$var wire 1 2% ex_mem_read_in $end
$var wire 32 3% ex_instruction_in [31:0] $end
$var wire 32 4% ex_immediate_in [31:0] $end
$var wire 1 5% ex_branch_in $end
$var wire 1 6% ex_alu_src_in $end
$var wire 32 7% ex_alu_result_out [31:0] $end
$var wire 4 8% ex_alu_ctrl_in [3:0] $end
$var wire 1 4 dmem_write_en_out $end
$var wire 32 9% dmem_write_data_out [31:0] $end
$var wire 1 6 dmem_read_en_out $end
$var wire 32 :% dmem_read_data_in [31:0] $end
$var wire 32 ;% dmem_address_out [31:0] $end
$var wire 32 <% curr_pc [31:0] $end
$var wire 32 =% branch_target [31:0] $end
$var wire 1 >% branch_taken $end
$scope module decode_stage $end
$var wire 1 ! clk $end
$var wire 1 I$ ex_mem_read_in $end
$var wire 5 ?% ex_rd_addr_in [4:0] $end
$var wire 32 @% id_immediate_out [31:0] $end
$var wire 32 A% id_instruction_out [31:0] $end
$var wire 32 B% id_pc_out [31:0] $end
$var wire 32 C% id_pc_plus_4_out [31:0] $end
$var wire 5 D% id_rd_addr_out [4:0] $end
$var wire 32 E% id_read_data1_out [31:0] $end
$var wire 32 F% id_read_data2_out [31:0] $end
$var wire 5 G% id_rs1_addr_out [4:0] $end
$var wire 5 H% id_rs2_addr_out [4:0] $end
$var wire 1 I% pipeline_stall $end
$var wire 1 " rst $end
$var wire 32 J% wb_write_data_in [31:0] $end
$var wire 5 K% wb_write_addr_in [4:0] $end
$var wire 1 P$ wb_reg_write_en_in $end
$var wire 5 L% rs2 [4:0] $end
$var wire 5 M% rs1 [4:0] $end
$var wire 32 N% reg_read_data2 [31:0] $end
$var wire 32 O% reg_read_data1 [31:0] $end
$var wire 5 P% rd [4:0] $end
$var wire 1 W$ pipeline_stall_out $end
$var wire 32 Q% immediate [31:0] $end
$var wire 1 l$ id_reg_write_out $end
$var wire 32 R% id_pc_plus_4_in [31:0] $end
$var wire 32 S% id_pc_in [31:0] $end
$var wire 1 t$ id_mem_write_out $end
$var wire 1 u$ id_mem_to_reg_out $end
$var wire 1 v$ id_mem_read_out $end
$var wire 32 T% id_instruction_in [31:0] $end
$var wire 1 z$ id_branch_out $end
$var wire 1 {$ id_alu_src_out $end
$var wire 4 U% id_alu_ctrl_out [3:0] $end
$var wire 1 V% ctrl_reg_write $end
$var wire 1 W% ctrl_mem_write $end
$var wire 1 X% ctrl_mem_to_reg $end
$var wire 1 Y% ctrl_mem_read $end
$var wire 1 Z% ctrl_branch $end
$var wire 1 [% ctrl_alu_src $end
$var wire 4 \% ctrl_alu_ctrl [3:0] $end
$scope module control_unit_inst $end
$var wire 7 ]% opcode [6:0] $end
$var wire 32 ^% instr [31:0] $end
$var wire 7 _% funct7 [6:0] $end
$var wire 3 `% funct3 [2:0] $end
$var parameter 4 a% ALU_ADD $end
$var parameter 4 b% ALU_AND $end
$var parameter 4 c% ALU_LUI $end
$var parameter 4 d% ALU_NOP $end
$var parameter 4 e% ALU_OR $end
$var parameter 4 f% ALU_SLL $end
$var parameter 4 g% ALU_SLT $end
$var parameter 4 h% ALU_SLTU $end
$var parameter 4 i% ALU_SRA $end
$var parameter 4 j% ALU_SRL $end
$var parameter 4 k% ALU_SUB $end
$var parameter 4 l% ALU_XOR $end
$var parameter 7 m% OP_AUIPC $end
$var parameter 7 n% OP_BRANCH $end
$var parameter 7 o% OP_ITYPE $end
$var parameter 7 p% OP_JAL $end
$var parameter 7 q% OP_JALR $end
$var parameter 7 r% OP_LOAD $end
$var parameter 7 s% OP_LUI $end
$var parameter 7 t% OP_RTYPE $end
$var parameter 7 u% OP_STORE $end
$var reg 4 v% ALUCtrl [3:0] $end
$var reg 1 [% ALUSrc $end
$var reg 1 Z% Branch $end
$var reg 1 Y% MemRead $end
$var reg 1 X% MemToReg $end
$var reg 1 W% MemWrite $end
$var reg 1 V% RegWrite $end
$var reg 1 w% WriteFromPC $end
$upscope $end
$scope module hazard_unit_inst $end
$var wire 1 I$ ex_mem_read $end
$var wire 5 x% ex_rd_addr [4:0] $end
$var wire 5 y% id_rs1_addr [4:0] $end
$var wire 5 z% id_rs2_addr [4:0] $end
$var wire 1 W$ pipeline_stall $end
$upscope $end
$scope module imm_gen_inst $end
$var wire 7 {% opcode [6:0] $end
$var wire 32 |% instruction [31:0] $end
$var parameter 7 }% OPCODE_B $end
$var parameter 7 ~% OPCODE_I_IMM $end
$var parameter 7 !& OPCODE_I_JALR $end
$var parameter 7 "& OPCODE_I_LOAD $end
$var parameter 7 #& OPCODE_J $end
$var parameter 7 $& OPCODE_R $end
$var parameter 7 %& OPCODE_S $end
$var parameter 7 && OPCODE_U_AUIPC $end
$var parameter 7 '& OPCODE_U_LUI $end
$var reg 32 (& immediate_out [31:0] $end
$upscope $end
$scope module rf $end
$var wire 1 ! clk $end
$var wire 5 )& read_addr1 [4:0] $end
$var wire 5 *& read_addr2 [4:0] $end
$var wire 1 " rst $end
$var wire 1 P$ write_enable $end
$var wire 32 +& write_data [31:0] $end
$var wire 5 ,& write_addr [4:0] $end
$var wire 32 -& read_data2 [31:0] $end
$var wire 32 .& read_data1 [31:0] $end
$var integer 32 /& i [31:0] $end
$upscope $end
$upscope $end
$scope module ex_ma $end
$var wire 1 ! clk $end
$var wire 1 0& ex_branch_in $end
$var wire 1 " rst $end
$var wire 1 #% ex_reg_write_in $end
$var wire 32 1& ex_read_data2_in [31:0] $end
$var wire 5 2& ex_rd_addr_in [4:0] $end
$var wire 32 3& ex_pc_plus_4_in [31:0] $end
$var wire 1 -% ex_mem_write_in $end
$var wire 1 /% ex_mem_to_reg_in $end
$var wire 1 1% ex_mem_read_in $end
$var wire 32 4& ex_alu_result_in [31:0] $end
$var reg 32 5& ma_alu_result_out [31:0] $end
$var reg 1 f$ ma_mem_read_out $end
$var reg 1 e$ ma_mem_to_reg_out $end
$var reg 1 d$ ma_mem_write_out $end
$var reg 32 6& ma_pc_plus_4_out [31:0] $end
$var reg 5 7& ma_rd_addr_out [4:0] $end
$var reg 1 a$ ma_reg_write_out $end
$var reg 32 8& ma_write_data_out [31:0] $end
$upscope $end
$scope module ex_stage $end
$var wire 1 ! clk $end
$var wire 32 9& mem_forward_data_in [31:0] $end
$var wire 1 " rst $end
$var wire 32 :& wb_forward_data_in [31:0] $end
$var wire 1 $% id_reg_write_in $end
$var wire 32 ;& id_read_data2_in [31:0] $end
$var wire 32 <& id_read_data1_in [31:0] $end
$var wire 5 =& id_rd_addr_in [4:0] $end
$var wire 32 >& id_pc_plus_4_in [31:0] $end
$var wire 32 ?& id_pc_in [31:0] $end
$var wire 1 .% id_mem_write_in $end
$var wire 1 0% id_mem_to_reg_in $end
$var wire 1 2% id_mem_read_in $end
$var wire 32 @& id_immediate_in [31:0] $end
$var wire 1 5% id_branch_in $end
$var wire 1 6% id_alu_src_in $end
$var wire 4 A& id_alu_ctrl_in [3:0] $end
$var wire 32 B& fwd_data_b [31:0] $end
$var wire 32 C& fwd_data_a [31:0] $end
$var wire 2 D& forward_b_in [1:0] $end
$var wire 2 E& forward_a_in [1:0] $end
$var wire 32 F& branch_target_comb [31:0] $end
$var wire 1 G& branch_taken_comb $end
$var wire 32 H& alu_result [31:0] $end
$var wire 32 I& alu_mux_out_b [31:0] $end
$var reg 32 J& ex_alu_result_out [31:0] $end
$var reg 1 >% ex_branch_taken_out $end
$var reg 32 K& ex_branch_target_out [31:0] $end
$var reg 1 1% ex_mem_read_out $end
$var reg 1 /% ex_mem_to_reg_out $end
$var reg 1 -% ex_mem_write_out $end
$var reg 32 L& ex_pc_plus_4_out [31:0] $end
$var reg 5 M& ex_rd_addr_out [4:0] $end
$var reg 32 N& ex_read_data2_out [31:0] $end
$var reg 1 #% ex_reg_write_out $end
$scope module alu_inst $end
$var wire 32 O& B [31:0] $end
$var wire 4 P& ALU_control [3:0] $end
$var wire 32 Q& A [31:0] $end
$var parameter 4 R& ALU_ADD $end
$var parameter 4 S& ALU_AND $end
$var parameter 4 T& ALU_LUI $end
$var parameter 4 U& ALU_NOP $end
$var parameter 4 V& ALU_OR $end
$var parameter 4 W& ALU_SLL $end
$var parameter 4 X& ALU_SLT $end
$var parameter 4 Y& ALU_SLTU $end
$var parameter 4 Z& ALU_SRA $end
$var parameter 4 [& ALU_SRL $end
$var parameter 4 \& ALU_SUB $end
$var parameter 4 ]& ALU_XOR $end
$var reg 32 ^& result [31:0] $end
$upscope $end
$scope module alu_src_mux_inst $end
$var wire 32 _& rs2 [31:0] $end
$var wire 32 `& mux_out [31:0] $end
$var wire 32 a& imm [31:0] $end
$var wire 1 6% alu_src $end
$upscope $end
$scope module branch_unit $end
$var wire 1 G& branch_taken_out $end
$var wire 32 b& rs2_data [31:0] $end
$var wire 32 c& rs1_data [31:0] $end
$var wire 1 d& is_equal $end
$var wire 32 e& immediate [31:0] $end
$var wire 32 f& current_pc [31:0] $end
$var wire 32 g& branch_target_out [31:0] $end
$var wire 1 5% branch_in $end
$upscope $end
$scope module fwd_mux_a $end
$var wire 32 h& data_from_mem_stage [31:0] $end
$var wire 32 i& data_from_wb_stage [31:0] $end
$var wire 32 j& forwarded_data [31:0] $end
$var wire 2 k& forward_sel [1:0] $end
$var wire 32 l& data_from_reg_file [31:0] $end
$upscope $end
$scope module fwd_mux_b $end
$var wire 32 m& data_from_mem_stage [31:0] $end
$var wire 32 n& data_from_wb_stage [31:0] $end
$var wire 32 o& forwarded_data [31:0] $end
$var wire 2 p& forward_sel [1:0] $end
$var wire 32 q& data_from_reg_file [31:0] $end
$upscope $end
$upscope $end
$scope module fetch_stage $end
$var wire 1 ! clk $end
$var wire 32 r& instruction_out [31:0] $end
$var wire 1 " rst $end
$var wire 32 s& pc_plus_4_out [31:0] $end
$var wire 32 t& pc_in [31:0] $end
$var wire 32 u& instruction_in [31:0] $end
$upscope $end
$scope module fwd_unit $end
$var wire 5 v& mem_rd_addr [4:0] $end
$var wire 1 a$ mem_reg_write $end
$var wire 1 O$ wb_reg_write $end
$var wire 5 w& wb_rd_addr [4:0] $end
$var wire 5 x& ex_rs2_addr [4:0] $end
$var wire 5 y& ex_rs1_addr [4:0] $end
$var reg 2 z& forward_a [1:0] $end
$var reg 2 {& forward_b [1:0] $end
$upscope $end
$scope module id_ex $end
$var wire 1 ! clk $end
$var wire 4 |& id_ALUCtrl_in [3:0] $end
$var wire 1 {$ id_ALUSrc_in $end
$var wire 1 z$ id_Branch_in $end
$var wire 1 u$ id_MemToReg_in $end
$var wire 32 }& id_immediate_in [31:0] $end
$var wire 32 ~& id_instruction_in [31:0] $end
$var wire 1 v$ id_mem_read_in $end
$var wire 1 t$ id_mem_write_in $end
$var wire 32 !' id_pc_in [31:0] $end
$var wire 32 "' id_pc_plus_4_in [31:0] $end
$var wire 5 #' id_rd_addr_in [4:0] $end
$var wire 32 $' id_read_data1_in [31:0] $end
$var wire 32 %' id_read_data2_in [31:0] $end
$var wire 1 l$ id_reg_write_in $end
$var wire 5 &' id_rs1_addr_in [4:0] $end
$var wire 5 '' id_rs2_addr_in [4:0] $end
$var wire 1 W$ pipeline_stall $end
$var wire 1 " rst $end
$var reg 4 (' ex_ALUCtrl_out [3:0] $end
$var reg 1 6% ex_ALUSrc_out $end
$var reg 1 5% ex_Branch_out $end
$var reg 1 0% ex_MemToReg_out $end
$var reg 32 )' ex_immediate_out [31:0] $end
$var reg 32 *' ex_instruction_out [31:0] $end
$var reg 1 2% ex_mem_read_out $end
$var reg 1 .% ex_mem_write_out $end
$var reg 32 +' ex_pc_out [31:0] $end
$var reg 32 ,' ex_pc_plus_4_out [31:0] $end
$var reg 5 -' ex_rd_addr_out [4:0] $end
$var reg 32 .' ex_read_data1_out [31:0] $end
$var reg 32 /' ex_read_data2_out [31:0] $end
$var reg 1 $% ex_reg_write_out $end
$var reg 5 0' ex_rs1_addr_out [4:0] $end
$var reg 5 1' ex_rs2_addr_out [4:0] $end
$upscope $end
$scope module if_id $end
$var wire 1 ! clk $end
$var wire 32 2' if_pc_plus_4_in [31:0] $end
$var wire 1 W$ pipeline_stall $end
$var wire 1 " rst $end
$var wire 32 3' if_pc_in [31:0] $end
$var wire 32 4' if_instruction_in [31:0] $end
$var reg 32 5' id_instruction_out [31:0] $end
$var reg 32 6' id_pc_out [31:0] $end
$var reg 32 7' id_pc_plus_4_out [31:0] $end
$upscope $end
$scope module mem_stage $end
$var wire 32 8' alu_result_in [31:0] $end
$var wire 1 ! clk $end
$var wire 1 f$ mem_read_in $end
$var wire 1 e$ mem_to_reg_in $end
$var wire 1 d$ mem_write_in $end
$var wire 32 9' pc_plus_4_in [31:0] $end
$var wire 5 :' rd_addr_in [4:0] $end
$var wire 1 a$ reg_write_in $end
$var wire 32 ;' rs2_data_in [31:0] $end
$var wire 1 " rst $end
$var wire 32 <' mem_read_data_in [31:0] $end
$var reg 32 =' alu_result_out [31:0] $end
$var reg 32 >' mem_address_out [31:0] $end
$var reg 1 6 mem_read_en_out $end
$var reg 1 ^$ mem_to_reg_out $end
$var reg 32 ?' mem_write_data_out [31:0] $end
$var reg 1 4 mem_write_en_out $end
$var reg 32 @' pc_plus_4_out [31:0] $end
$var reg 5 A' rd_addr_out [4:0] $end
$var reg 32 B' read_data_out [31:0] $end
$var reg 1 Z$ reg_write_out $end
$upscope $end
$scope module mem_wb $end
$var wire 1 ! clk $end
$var wire 32 C' mem_alu_result_in [31:0] $end
$var wire 1 ^$ mem_mem_to_reg_in $end
$var wire 32 D' mem_pc_plus_4_in [31:0] $end
$var wire 5 E' mem_rd_addr_in [4:0] $end
$var wire 32 F' mem_read_data_in [31:0] $end
$var wire 1 Z$ mem_reg_write_in $end
$var wire 1 " rst $end
$var reg 32 G' wb_alu_result_out [31:0] $end
$var reg 1 U$ wb_mem_to_reg_out $end
$var reg 32 H' wb_pc_plus_4_out [31:0] $end
$var reg 5 I' wb_rd_addr_out [4:0] $end
$var reg 32 J' wb_read_data_out [31:0] $end
$var reg 1 O$ wb_reg_write_out $end
$upscope $end
$scope module pc_reg $end
$var wire 1 ! clk $end
$var wire 32 K' pc_in [31:0] $end
$var wire 1 " rst $end
$var reg 32 L' pc_out [31:0] $end
$upscope $end
$scope module wb_stage $end
$var wire 32 M' alu_result_in [31:0] $end
$var wire 1 ! clk $end
$var wire 1 U$ mem_to_reg_in $end
$var wire 32 N' pc_plus_4_in [31:0] $end
$var wire 5 O' rd_addr_in [4:0] $end
$var wire 32 P' read_data_in [31:0] $end
$var wire 1 O$ reg_write_in $end
$var wire 1 " rst $end
$var wire 5 Q' wb_rd_addr_out [4:0] $end
$var wire 1 P$ wb_reg_write_en_out $end
$var wire 32 R' wb_write_data_out [31:0] $end
$upscope $end
$upscope $end
$scope module core2 $end
$var wire 1 ! clk $end
$var wire 1 S' ex_mem_read_feedback $end
$var wire 5 T' ex_rd_feedback [4:0] $end
$var wire 32 U' imem_address_out [31:0] $end
$var wire 32 V' mem_forward_data [31:0] $end
$var wire 1 " rst $end
$var wire 32 W' wb_forward_data [31:0] $end
$var wire 32 X' wb_write_data_feedback [31:0] $end
$var wire 1 Y' wb_reg_write_in $end
$var wire 1 Z' wb_reg_write_feedback $end
$var wire 32 [' wb_read_data_in [31:0] $end
$var wire 5 \' wb_rd_feedback [4:0] $end
$var wire 5 ]' wb_rd_addr_in [4:0] $end
$var wire 32 ^' wb_pc_plus_4_in [31:0] $end
$var wire 1 _' wb_mem_to_reg_in $end
$var wire 32 `' wb_alu_result_in [31:0] $end
$var wire 1 a' pipeline_stall $end
$var wire 32 b' pc_plus_4 [31:0] $end
$var wire 32 c' next_pc [31:0] $end
$var wire 1 d' mem_reg_write_to_wb $end
$var wire 32 e' mem_read_data_to_wb [31:0] $end
$var wire 5 f' mem_rd_addr_to_wb [4:0] $end
$var wire 32 g' mem_pc_plus_4_to_wb [31:0] $end
$var wire 1 h' mem_mem_to_reg_to_wb $end
$var wire 32 i' mem_alu_result_to_wb [31:0] $end
$var wire 32 j' ma_write_data_out [31:0] $end
$var wire 1 k' ma_reg_write_out $end
$var wire 5 l' ma_rd_addr_out [4:0] $end
$var wire 32 m' ma_pc_plus_4_out [31:0] $end
$var wire 1 n' ma_mem_write_out $end
$var wire 1 o' ma_mem_to_reg_out $end
$var wire 1 p' ma_mem_read_out $end
$var wire 32 q' ma_alu_result_out [31:0] $end
$var wire 32 r' imem_data_in [31:0] $end
$var wire 32 s' if_instruction_in [31:0] $end
$var wire 5 t' id_rs2_addr_out [4:0] $end
$var wire 5 u' id_rs1_addr_out [4:0] $end
$var wire 1 v' id_reg_write_out $end
$var wire 32 w' id_read_data2_out [31:0] $end
$var wire 32 x' id_read_data1_out [31:0] $end
$var wire 5 y' id_rd_addr_out [4:0] $end
$var wire 32 z' id_pc_plus_4_out [31:0] $end
$var wire 32 {' id_pc_plus_4_in [31:0] $end
$var wire 32 |' id_pc_out_pass [31:0] $end
$var wire 32 }' id_pc_in [31:0] $end
$var wire 1 ~' id_mem_write_out $end
$var wire 1 !( id_mem_to_reg_out $end
$var wire 1 "( id_mem_read_out $end
$var wire 32 #( id_instruction_in [31:0] $end
$var wire 32 $( id_instruction_debug_out [31:0] $end
$var wire 32 %( id_immediate_out [31:0] $end
$var wire 1 &( id_branch_out $end
$var wire 1 '( id_alu_src_out $end
$var wire 4 (( id_alu_ctrl_out [3:0] $end
$var wire 2 )( forward_b [1:0] $end
$var wire 2 *( forward_a [1:0] $end
$var wire 5 +( ex_rs2_addr_in [4:0] $end
$var wire 5 ,( ex_rs1_addr_in [4:0] $end
$var wire 1 -( ex_reg_write_out $end
$var wire 1 .( ex_reg_write_in $end
$var wire 32 /( ex_read_data2_out [31:0] $end
$var wire 32 0( ex_read_data2_in [31:0] $end
$var wire 32 1( ex_read_data1_in [31:0] $end
$var wire 5 2( ex_rd_addr_out [4:0] $end
$var wire 5 3( ex_rd_addr_in [4:0] $end
$var wire 32 4( ex_pc_plus_4_out [31:0] $end
$var wire 32 5( ex_pc_plus_4_in [31:0] $end
$var wire 32 6( ex_pc_in [31:0] $end
$var wire 1 7( ex_mem_write_out $end
$var wire 1 8( ex_mem_write_in $end
$var wire 1 9( ex_mem_to_reg_out $end
$var wire 1 :( ex_mem_to_reg_in $end
$var wire 1 ;( ex_mem_read_out $end
$var wire 1 <( ex_mem_read_in $end
$var wire 32 =( ex_instruction_in [31:0] $end
$var wire 32 >( ex_immediate_in [31:0] $end
$var wire 1 ?( ex_branch_in $end
$var wire 1 @( ex_alu_src_in $end
$var wire 32 A( ex_alu_result_out [31:0] $end
$var wire 4 B( ex_alu_ctrl_in [3:0] $end
$var wire 1 - dmem_write_en_out $end
$var wire 32 C( dmem_write_data_out [31:0] $end
$var wire 1 / dmem_read_en_out $end
$var wire 32 D( dmem_read_data_in [31:0] $end
$var wire 32 E( dmem_address_out [31:0] $end
$var wire 32 F( curr_pc [31:0] $end
$var wire 32 G( branch_target [31:0] $end
$var wire 1 H( branch_taken $end
$scope module decode_stage $end
$var wire 1 ! clk $end
$var wire 1 S' ex_mem_read_in $end
$var wire 5 I( ex_rd_addr_in [4:0] $end
$var wire 32 J( id_immediate_out [31:0] $end
$var wire 32 K( id_instruction_out [31:0] $end
$var wire 32 L( id_pc_out [31:0] $end
$var wire 32 M( id_pc_plus_4_out [31:0] $end
$var wire 5 N( id_rd_addr_out [4:0] $end
$var wire 32 O( id_read_data1_out [31:0] $end
$var wire 32 P( id_read_data2_out [31:0] $end
$var wire 5 Q( id_rs1_addr_out [4:0] $end
$var wire 5 R( id_rs2_addr_out [4:0] $end
$var wire 1 S( pipeline_stall $end
$var wire 1 " rst $end
$var wire 32 T( wb_write_data_in [31:0] $end
$var wire 5 U( wb_write_addr_in [4:0] $end
$var wire 1 Z' wb_reg_write_en_in $end
$var wire 5 V( rs2 [4:0] $end
$var wire 5 W( rs1 [4:0] $end
$var wire 32 X( reg_read_data2 [31:0] $end
$var wire 32 Y( reg_read_data1 [31:0] $end
$var wire 5 Z( rd [4:0] $end
$var wire 1 a' pipeline_stall_out $end
$var wire 32 [( immediate [31:0] $end
$var wire 1 v' id_reg_write_out $end
$var wire 32 \( id_pc_plus_4_in [31:0] $end
$var wire 32 ]( id_pc_in [31:0] $end
$var wire 1 ~' id_mem_write_out $end
$var wire 1 !( id_mem_to_reg_out $end
$var wire 1 "( id_mem_read_out $end
$var wire 32 ^( id_instruction_in [31:0] $end
$var wire 1 &( id_branch_out $end
$var wire 1 '( id_alu_src_out $end
$var wire 4 _( id_alu_ctrl_out [3:0] $end
$var wire 1 `( ctrl_reg_write $end
$var wire 1 a( ctrl_mem_write $end
$var wire 1 b( ctrl_mem_to_reg $end
$var wire 1 c( ctrl_mem_read $end
$var wire 1 d( ctrl_branch $end
$var wire 1 e( ctrl_alu_src $end
$var wire 4 f( ctrl_alu_ctrl [3:0] $end
$scope module control_unit_inst $end
$var wire 7 g( opcode [6:0] $end
$var wire 32 h( instr [31:0] $end
$var wire 7 i( funct7 [6:0] $end
$var wire 3 j( funct3 [2:0] $end
$var parameter 4 k( ALU_ADD $end
$var parameter 4 l( ALU_AND $end
$var parameter 4 m( ALU_LUI $end
$var parameter 4 n( ALU_NOP $end
$var parameter 4 o( ALU_OR $end
$var parameter 4 p( ALU_SLL $end
$var parameter 4 q( ALU_SLT $end
$var parameter 4 r( ALU_SLTU $end
$var parameter 4 s( ALU_SRA $end
$var parameter 4 t( ALU_SRL $end
$var parameter 4 u( ALU_SUB $end
$var parameter 4 v( ALU_XOR $end
$var parameter 7 w( OP_AUIPC $end
$var parameter 7 x( OP_BRANCH $end
$var parameter 7 y( OP_ITYPE $end
$var parameter 7 z( OP_JAL $end
$var parameter 7 {( OP_JALR $end
$var parameter 7 |( OP_LOAD $end
$var parameter 7 }( OP_LUI $end
$var parameter 7 ~( OP_RTYPE $end
$var parameter 7 !) OP_STORE $end
$var reg 4 ") ALUCtrl [3:0] $end
$var reg 1 e( ALUSrc $end
$var reg 1 d( Branch $end
$var reg 1 c( MemRead $end
$var reg 1 b( MemToReg $end
$var reg 1 a( MemWrite $end
$var reg 1 `( RegWrite $end
$var reg 1 #) WriteFromPC $end
$upscope $end
$scope module hazard_unit_inst $end
$var wire 1 S' ex_mem_read $end
$var wire 5 $) ex_rd_addr [4:0] $end
$var wire 5 %) id_rs1_addr [4:0] $end
$var wire 5 &) id_rs2_addr [4:0] $end
$var wire 1 a' pipeline_stall $end
$upscope $end
$scope module imm_gen_inst $end
$var wire 7 ') opcode [6:0] $end
$var wire 32 () instruction [31:0] $end
$var parameter 7 )) OPCODE_B $end
$var parameter 7 *) OPCODE_I_IMM $end
$var parameter 7 +) OPCODE_I_JALR $end
$var parameter 7 ,) OPCODE_I_LOAD $end
$var parameter 7 -) OPCODE_J $end
$var parameter 7 .) OPCODE_R $end
$var parameter 7 /) OPCODE_S $end
$var parameter 7 0) OPCODE_U_AUIPC $end
$var parameter 7 1) OPCODE_U_LUI $end
$var reg 32 2) immediate_out [31:0] $end
$upscope $end
$scope module rf $end
$var wire 1 ! clk $end
$var wire 5 3) read_addr1 [4:0] $end
$var wire 5 4) read_addr2 [4:0] $end
$var wire 1 " rst $end
$var wire 1 Z' write_enable $end
$var wire 32 5) write_data [31:0] $end
$var wire 5 6) write_addr [4:0] $end
$var wire 32 7) read_data2 [31:0] $end
$var wire 32 8) read_data1 [31:0] $end
$var integer 32 9) i [31:0] $end
$upscope $end
$upscope $end
$scope module ex_ma $end
$var wire 1 ! clk $end
$var wire 1 :) ex_branch_in $end
$var wire 1 " rst $end
$var wire 1 -( ex_reg_write_in $end
$var wire 32 ;) ex_read_data2_in [31:0] $end
$var wire 5 <) ex_rd_addr_in [4:0] $end
$var wire 32 =) ex_pc_plus_4_in [31:0] $end
$var wire 1 7( ex_mem_write_in $end
$var wire 1 9( ex_mem_to_reg_in $end
$var wire 1 ;( ex_mem_read_in $end
$var wire 32 >) ex_alu_result_in [31:0] $end
$var reg 32 ?) ma_alu_result_out [31:0] $end
$var reg 1 p' ma_mem_read_out $end
$var reg 1 o' ma_mem_to_reg_out $end
$var reg 1 n' ma_mem_write_out $end
$var reg 32 @) ma_pc_plus_4_out [31:0] $end
$var reg 5 A) ma_rd_addr_out [4:0] $end
$var reg 1 k' ma_reg_write_out $end
$var reg 32 B) ma_write_data_out [31:0] $end
$upscope $end
$scope module ex_stage $end
$var wire 1 ! clk $end
$var wire 32 C) mem_forward_data_in [31:0] $end
$var wire 1 " rst $end
$var wire 32 D) wb_forward_data_in [31:0] $end
$var wire 1 .( id_reg_write_in $end
$var wire 32 E) id_read_data2_in [31:0] $end
$var wire 32 F) id_read_data1_in [31:0] $end
$var wire 5 G) id_rd_addr_in [4:0] $end
$var wire 32 H) id_pc_plus_4_in [31:0] $end
$var wire 32 I) id_pc_in [31:0] $end
$var wire 1 8( id_mem_write_in $end
$var wire 1 :( id_mem_to_reg_in $end
$var wire 1 <( id_mem_read_in $end
$var wire 32 J) id_immediate_in [31:0] $end
$var wire 1 ?( id_branch_in $end
$var wire 1 @( id_alu_src_in $end
$var wire 4 K) id_alu_ctrl_in [3:0] $end
$var wire 32 L) fwd_data_b [31:0] $end
$var wire 32 M) fwd_data_a [31:0] $end
$var wire 2 N) forward_b_in [1:0] $end
$var wire 2 O) forward_a_in [1:0] $end
$var wire 32 P) branch_target_comb [31:0] $end
$var wire 1 Q) branch_taken_comb $end
$var wire 32 R) alu_result [31:0] $end
$var wire 32 S) alu_mux_out_b [31:0] $end
$var reg 32 T) ex_alu_result_out [31:0] $end
$var reg 1 H( ex_branch_taken_out $end
$var reg 32 U) ex_branch_target_out [31:0] $end
$var reg 1 ;( ex_mem_read_out $end
$var reg 1 9( ex_mem_to_reg_out $end
$var reg 1 7( ex_mem_write_out $end
$var reg 32 V) ex_pc_plus_4_out [31:0] $end
$var reg 5 W) ex_rd_addr_out [4:0] $end
$var reg 32 X) ex_read_data2_out [31:0] $end
$var reg 1 -( ex_reg_write_out $end
$scope module alu_inst $end
$var wire 32 Y) B [31:0] $end
$var wire 4 Z) ALU_control [3:0] $end
$var wire 32 [) A [31:0] $end
$var parameter 4 \) ALU_ADD $end
$var parameter 4 ]) ALU_AND $end
$var parameter 4 ^) ALU_LUI $end
$var parameter 4 _) ALU_NOP $end
$var parameter 4 `) ALU_OR $end
$var parameter 4 a) ALU_SLL $end
$var parameter 4 b) ALU_SLT $end
$var parameter 4 c) ALU_SLTU $end
$var parameter 4 d) ALU_SRA $end
$var parameter 4 e) ALU_SRL $end
$var parameter 4 f) ALU_SUB $end
$var parameter 4 g) ALU_XOR $end
$var reg 32 h) result [31:0] $end
$upscope $end
$scope module alu_src_mux_inst $end
$var wire 32 i) rs2 [31:0] $end
$var wire 32 j) mux_out [31:0] $end
$var wire 32 k) imm [31:0] $end
$var wire 1 @( alu_src $end
$upscope $end
$scope module branch_unit $end
$var wire 1 Q) branch_taken_out $end
$var wire 32 l) rs2_data [31:0] $end
$var wire 32 m) rs1_data [31:0] $end
$var wire 1 n) is_equal $end
$var wire 32 o) immediate [31:0] $end
$var wire 32 p) current_pc [31:0] $end
$var wire 32 q) branch_target_out [31:0] $end
$var wire 1 ?( branch_in $end
$upscope $end
$scope module fwd_mux_a $end
$var wire 32 r) data_from_mem_stage [31:0] $end
$var wire 32 s) data_from_wb_stage [31:0] $end
$var wire 32 t) forwarded_data [31:0] $end
$var wire 2 u) forward_sel [1:0] $end
$var wire 32 v) data_from_reg_file [31:0] $end
$upscope $end
$scope module fwd_mux_b $end
$var wire 32 w) data_from_mem_stage [31:0] $end
$var wire 32 x) data_from_wb_stage [31:0] $end
$var wire 32 y) forwarded_data [31:0] $end
$var wire 2 z) forward_sel [1:0] $end
$var wire 32 {) data_from_reg_file [31:0] $end
$upscope $end
$upscope $end
$scope module fetch_stage $end
$var wire 1 ! clk $end
$var wire 32 |) instruction_out [31:0] $end
$var wire 1 " rst $end
$var wire 32 }) pc_plus_4_out [31:0] $end
$var wire 32 ~) pc_in [31:0] $end
$var wire 32 !* instruction_in [31:0] $end
$upscope $end
$scope module fwd_unit $end
$var wire 5 "* mem_rd_addr [4:0] $end
$var wire 1 k' mem_reg_write $end
$var wire 1 Y' wb_reg_write $end
$var wire 5 #* wb_rd_addr [4:0] $end
$var wire 5 $* ex_rs2_addr [4:0] $end
$var wire 5 %* ex_rs1_addr [4:0] $end
$var reg 2 &* forward_a [1:0] $end
$var reg 2 '* forward_b [1:0] $end
$upscope $end
$scope module id_ex $end
$var wire 1 ! clk $end
$var wire 4 (* id_ALUCtrl_in [3:0] $end
$var wire 1 '( id_ALUSrc_in $end
$var wire 1 &( id_Branch_in $end
$var wire 1 !( id_MemToReg_in $end
$var wire 32 )* id_immediate_in [31:0] $end
$var wire 32 ** id_instruction_in [31:0] $end
$var wire 1 "( id_mem_read_in $end
$var wire 1 ~' id_mem_write_in $end
$var wire 32 +* id_pc_in [31:0] $end
$var wire 32 ,* id_pc_plus_4_in [31:0] $end
$var wire 5 -* id_rd_addr_in [4:0] $end
$var wire 32 .* id_read_data1_in [31:0] $end
$var wire 32 /* id_read_data2_in [31:0] $end
$var wire 1 v' id_reg_write_in $end
$var wire 5 0* id_rs1_addr_in [4:0] $end
$var wire 5 1* id_rs2_addr_in [4:0] $end
$var wire 1 a' pipeline_stall $end
$var wire 1 " rst $end
$var reg 4 2* ex_ALUCtrl_out [3:0] $end
$var reg 1 @( ex_ALUSrc_out $end
$var reg 1 ?( ex_Branch_out $end
$var reg 1 :( ex_MemToReg_out $end
$var reg 32 3* ex_immediate_out [31:0] $end
$var reg 32 4* ex_instruction_out [31:0] $end
$var reg 1 <( ex_mem_read_out $end
$var reg 1 8( ex_mem_write_out $end
$var reg 32 5* ex_pc_out [31:0] $end
$var reg 32 6* ex_pc_plus_4_out [31:0] $end
$var reg 5 7* ex_rd_addr_out [4:0] $end
$var reg 32 8* ex_read_data1_out [31:0] $end
$var reg 32 9* ex_read_data2_out [31:0] $end
$var reg 1 .( ex_reg_write_out $end
$var reg 5 :* ex_rs1_addr_out [4:0] $end
$var reg 5 ;* ex_rs2_addr_out [4:0] $end
$upscope $end
$scope module if_id $end
$var wire 1 ! clk $end
$var wire 32 <* if_pc_plus_4_in [31:0] $end
$var wire 1 a' pipeline_stall $end
$var wire 1 " rst $end
$var wire 32 =* if_pc_in [31:0] $end
$var wire 32 >* if_instruction_in [31:0] $end
$var reg 32 ?* id_instruction_out [31:0] $end
$var reg 32 @* id_pc_out [31:0] $end
$var reg 32 A* id_pc_plus_4_out [31:0] $end
$upscope $end
$scope module mem_stage $end
$var wire 32 B* alu_result_in [31:0] $end
$var wire 1 ! clk $end
$var wire 1 p' mem_read_in $end
$var wire 1 o' mem_to_reg_in $end
$var wire 1 n' mem_write_in $end
$var wire 32 C* pc_plus_4_in [31:0] $end
$var wire 5 D* rd_addr_in [4:0] $end
$var wire 1 k' reg_write_in $end
$var wire 32 E* rs2_data_in [31:0] $end
$var wire 1 " rst $end
$var wire 32 F* mem_read_data_in [31:0] $end
$var reg 32 G* alu_result_out [31:0] $end
$var reg 32 H* mem_address_out [31:0] $end
$var reg 1 / mem_read_en_out $end
$var reg 1 h' mem_to_reg_out $end
$var reg 32 I* mem_write_data_out [31:0] $end
$var reg 1 - mem_write_en_out $end
$var reg 32 J* pc_plus_4_out [31:0] $end
$var reg 5 K* rd_addr_out [4:0] $end
$var reg 32 L* read_data_out [31:0] $end
$var reg 1 d' reg_write_out $end
$upscope $end
$scope module mem_wb $end
$var wire 1 ! clk $end
$var wire 32 M* mem_alu_result_in [31:0] $end
$var wire 1 h' mem_mem_to_reg_in $end
$var wire 32 N* mem_pc_plus_4_in [31:0] $end
$var wire 5 O* mem_rd_addr_in [4:0] $end
$var wire 32 P* mem_read_data_in [31:0] $end
$var wire 1 d' mem_reg_write_in $end
$var wire 1 " rst $end
$var reg 32 Q* wb_alu_result_out [31:0] $end
$var reg 1 _' wb_mem_to_reg_out $end
$var reg 32 R* wb_pc_plus_4_out [31:0] $end
$var reg 5 S* wb_rd_addr_out [4:0] $end
$var reg 32 T* wb_read_data_out [31:0] $end
$var reg 1 Y' wb_reg_write_out $end
$upscope $end
$scope module pc_reg $end
$var wire 1 ! clk $end
$var wire 32 U* pc_in [31:0] $end
$var wire 1 " rst $end
$var reg 32 V* pc_out [31:0] $end
$upscope $end
$scope module wb_stage $end
$var wire 32 W* alu_result_in [31:0] $end
$var wire 1 ! clk $end
$var wire 1 _' mem_to_reg_in $end
$var wire 32 X* pc_plus_4_in [31:0] $end
$var wire 5 Y* rd_addr_in [4:0] $end
$var wire 32 Z* read_data_in [31:0] $end
$var wire 1 Y' reg_write_in $end
$var wire 1 " rst $end
$var wire 5 [* wb_rd_addr_out [4:0] $end
$var wire 1 Z' wb_reg_write_en_out $end
$var wire 32 \* wb_write_data_out [31:0] $end
$upscope $end
$upscope $end
$scope module core3 $end
$var wire 1 ! clk $end
$var wire 1 ]* ex_mem_read_feedback $end
$var wire 5 ^* ex_rd_feedback [4:0] $end
$var wire 32 _* imem_address_out [31:0] $end
$var wire 32 `* mem_forward_data [31:0] $end
$var wire 1 " rst $end
$var wire 32 a* wb_forward_data [31:0] $end
$var wire 32 b* wb_write_data_feedback [31:0] $end
$var wire 1 c* wb_reg_write_in $end
$var wire 1 d* wb_reg_write_feedback $end
$var wire 32 e* wb_read_data_in [31:0] $end
$var wire 5 f* wb_rd_feedback [4:0] $end
$var wire 5 g* wb_rd_addr_in [4:0] $end
$var wire 32 h* wb_pc_plus_4_in [31:0] $end
$var wire 1 i* wb_mem_to_reg_in $end
$var wire 32 j* wb_alu_result_in [31:0] $end
$var wire 1 k* pipeline_stall $end
$var wire 32 l* pc_plus_4 [31:0] $end
$var wire 32 m* next_pc [31:0] $end
$var wire 1 n* mem_reg_write_to_wb $end
$var wire 32 o* mem_read_data_to_wb [31:0] $end
$var wire 5 p* mem_rd_addr_to_wb [4:0] $end
$var wire 32 q* mem_pc_plus_4_to_wb [31:0] $end
$var wire 1 r* mem_mem_to_reg_to_wb $end
$var wire 32 s* mem_alu_result_to_wb [31:0] $end
$var wire 32 t* ma_write_data_out [31:0] $end
$var wire 1 u* ma_reg_write_out $end
$var wire 5 v* ma_rd_addr_out [4:0] $end
$var wire 32 w* ma_pc_plus_4_out [31:0] $end
$var wire 1 x* ma_mem_write_out $end
$var wire 1 y* ma_mem_to_reg_out $end
$var wire 1 z* ma_mem_read_out $end
$var wire 32 {* ma_alu_result_out [31:0] $end
$var wire 32 |* imem_data_in [31:0] $end
$var wire 32 }* if_instruction_in [31:0] $end
$var wire 5 ~* id_rs2_addr_out [4:0] $end
$var wire 5 !+ id_rs1_addr_out [4:0] $end
$var wire 1 "+ id_reg_write_out $end
$var wire 32 #+ id_read_data2_out [31:0] $end
$var wire 32 $+ id_read_data1_out [31:0] $end
$var wire 5 %+ id_rd_addr_out [4:0] $end
$var wire 32 &+ id_pc_plus_4_out [31:0] $end
$var wire 32 '+ id_pc_plus_4_in [31:0] $end
$var wire 32 (+ id_pc_out_pass [31:0] $end
$var wire 32 )+ id_pc_in [31:0] $end
$var wire 1 *+ id_mem_write_out $end
$var wire 1 ++ id_mem_to_reg_out $end
$var wire 1 ,+ id_mem_read_out $end
$var wire 32 -+ id_instruction_in [31:0] $end
$var wire 32 .+ id_instruction_debug_out [31:0] $end
$var wire 32 /+ id_immediate_out [31:0] $end
$var wire 1 0+ id_branch_out $end
$var wire 1 1+ id_alu_src_out $end
$var wire 4 2+ id_alu_ctrl_out [3:0] $end
$var wire 2 3+ forward_b [1:0] $end
$var wire 2 4+ forward_a [1:0] $end
$var wire 5 5+ ex_rs2_addr_in [4:0] $end
$var wire 5 6+ ex_rs1_addr_in [4:0] $end
$var wire 1 7+ ex_reg_write_out $end
$var wire 1 8+ ex_reg_write_in $end
$var wire 32 9+ ex_read_data2_out [31:0] $end
$var wire 32 :+ ex_read_data2_in [31:0] $end
$var wire 32 ;+ ex_read_data1_in [31:0] $end
$var wire 5 <+ ex_rd_addr_out [4:0] $end
$var wire 5 =+ ex_rd_addr_in [4:0] $end
$var wire 32 >+ ex_pc_plus_4_out [31:0] $end
$var wire 32 ?+ ex_pc_plus_4_in [31:0] $end
$var wire 32 @+ ex_pc_in [31:0] $end
$var wire 1 A+ ex_mem_write_out $end
$var wire 1 B+ ex_mem_write_in $end
$var wire 1 C+ ex_mem_to_reg_out $end
$var wire 1 D+ ex_mem_to_reg_in $end
$var wire 1 E+ ex_mem_read_out $end
$var wire 1 F+ ex_mem_read_in $end
$var wire 32 G+ ex_instruction_in [31:0] $end
$var wire 32 H+ ex_immediate_in [31:0] $end
$var wire 1 I+ ex_branch_in $end
$var wire 1 J+ ex_alu_src_in $end
$var wire 32 K+ ex_alu_result_out [31:0] $end
$var wire 4 L+ ex_alu_ctrl_in [3:0] $end
$var wire 1 & dmem_write_en_out $end
$var wire 32 M+ dmem_write_data_out [31:0] $end
$var wire 1 ( dmem_read_en_out $end
$var wire 32 N+ dmem_read_data_in [31:0] $end
$var wire 32 O+ dmem_address_out [31:0] $end
$var wire 32 P+ curr_pc [31:0] $end
$var wire 32 Q+ branch_target [31:0] $end
$var wire 1 R+ branch_taken $end
$scope module decode_stage $end
$var wire 1 ! clk $end
$var wire 1 ]* ex_mem_read_in $end
$var wire 5 S+ ex_rd_addr_in [4:0] $end
$var wire 32 T+ id_immediate_out [31:0] $end
$var wire 32 U+ id_instruction_out [31:0] $end
$var wire 32 V+ id_pc_out [31:0] $end
$var wire 32 W+ id_pc_plus_4_out [31:0] $end
$var wire 5 X+ id_rd_addr_out [4:0] $end
$var wire 32 Y+ id_read_data1_out [31:0] $end
$var wire 32 Z+ id_read_data2_out [31:0] $end
$var wire 5 [+ id_rs1_addr_out [4:0] $end
$var wire 5 \+ id_rs2_addr_out [4:0] $end
$var wire 1 ]+ pipeline_stall $end
$var wire 1 " rst $end
$var wire 32 ^+ wb_write_data_in [31:0] $end
$var wire 5 _+ wb_write_addr_in [4:0] $end
$var wire 1 d* wb_reg_write_en_in $end
$var wire 5 `+ rs2 [4:0] $end
$var wire 5 a+ rs1 [4:0] $end
$var wire 32 b+ reg_read_data2 [31:0] $end
$var wire 32 c+ reg_read_data1 [31:0] $end
$var wire 5 d+ rd [4:0] $end
$var wire 1 k* pipeline_stall_out $end
$var wire 32 e+ immediate [31:0] $end
$var wire 1 "+ id_reg_write_out $end
$var wire 32 f+ id_pc_plus_4_in [31:0] $end
$var wire 32 g+ id_pc_in [31:0] $end
$var wire 1 *+ id_mem_write_out $end
$var wire 1 ++ id_mem_to_reg_out $end
$var wire 1 ,+ id_mem_read_out $end
$var wire 32 h+ id_instruction_in [31:0] $end
$var wire 1 0+ id_branch_out $end
$var wire 1 1+ id_alu_src_out $end
$var wire 4 i+ id_alu_ctrl_out [3:0] $end
$var wire 1 j+ ctrl_reg_write $end
$var wire 1 k+ ctrl_mem_write $end
$var wire 1 l+ ctrl_mem_to_reg $end
$var wire 1 m+ ctrl_mem_read $end
$var wire 1 n+ ctrl_branch $end
$var wire 1 o+ ctrl_alu_src $end
$var wire 4 p+ ctrl_alu_ctrl [3:0] $end
$scope module control_unit_inst $end
$var wire 7 q+ opcode [6:0] $end
$var wire 32 r+ instr [31:0] $end
$var wire 7 s+ funct7 [6:0] $end
$var wire 3 t+ funct3 [2:0] $end
$var parameter 4 u+ ALU_ADD $end
$var parameter 4 v+ ALU_AND $end
$var parameter 4 w+ ALU_LUI $end
$var parameter 4 x+ ALU_NOP $end
$var parameter 4 y+ ALU_OR $end
$var parameter 4 z+ ALU_SLL $end
$var parameter 4 {+ ALU_SLT $end
$var parameter 4 |+ ALU_SLTU $end
$var parameter 4 }+ ALU_SRA $end
$var parameter 4 ~+ ALU_SRL $end
$var parameter 4 !, ALU_SUB $end
$var parameter 4 ", ALU_XOR $end
$var parameter 7 #, OP_AUIPC $end
$var parameter 7 $, OP_BRANCH $end
$var parameter 7 %, OP_ITYPE $end
$var parameter 7 &, OP_JAL $end
$var parameter 7 ', OP_JALR $end
$var parameter 7 (, OP_LOAD $end
$var parameter 7 ), OP_LUI $end
$var parameter 7 *, OP_RTYPE $end
$var parameter 7 +, OP_STORE $end
$var reg 4 ,, ALUCtrl [3:0] $end
$var reg 1 o+ ALUSrc $end
$var reg 1 n+ Branch $end
$var reg 1 m+ MemRead $end
$var reg 1 l+ MemToReg $end
$var reg 1 k+ MemWrite $end
$var reg 1 j+ RegWrite $end
$var reg 1 -, WriteFromPC $end
$upscope $end
$scope module hazard_unit_inst $end
$var wire 1 ]* ex_mem_read $end
$var wire 5 ., ex_rd_addr [4:0] $end
$var wire 5 /, id_rs1_addr [4:0] $end
$var wire 5 0, id_rs2_addr [4:0] $end
$var wire 1 k* pipeline_stall $end
$upscope $end
$scope module imm_gen_inst $end
$var wire 7 1, opcode [6:0] $end
$var wire 32 2, instruction [31:0] $end
$var parameter 7 3, OPCODE_B $end
$var parameter 7 4, OPCODE_I_IMM $end
$var parameter 7 5, OPCODE_I_JALR $end
$var parameter 7 6, OPCODE_I_LOAD $end
$var parameter 7 7, OPCODE_J $end
$var parameter 7 8, OPCODE_R $end
$var parameter 7 9, OPCODE_S $end
$var parameter 7 :, OPCODE_U_AUIPC $end
$var parameter 7 ;, OPCODE_U_LUI $end
$var reg 32 <, immediate_out [31:0] $end
$upscope $end
$scope module rf $end
$var wire 1 ! clk $end
$var wire 5 =, read_addr1 [4:0] $end
$var wire 5 >, read_addr2 [4:0] $end
$var wire 1 " rst $end
$var wire 1 d* write_enable $end
$var wire 32 ?, write_data [31:0] $end
$var wire 5 @, write_addr [4:0] $end
$var wire 32 A, read_data2 [31:0] $end
$var wire 32 B, read_data1 [31:0] $end
$var integer 32 C, i [31:0] $end
$upscope $end
$upscope $end
$scope module ex_ma $end
$var wire 1 ! clk $end
$var wire 1 D, ex_branch_in $end
$var wire 1 " rst $end
$var wire 1 7+ ex_reg_write_in $end
$var wire 32 E, ex_read_data2_in [31:0] $end
$var wire 5 F, ex_rd_addr_in [4:0] $end
$var wire 32 G, ex_pc_plus_4_in [31:0] $end
$var wire 1 A+ ex_mem_write_in $end
$var wire 1 C+ ex_mem_to_reg_in $end
$var wire 1 E+ ex_mem_read_in $end
$var wire 32 H, ex_alu_result_in [31:0] $end
$var reg 32 I, ma_alu_result_out [31:0] $end
$var reg 1 z* ma_mem_read_out $end
$var reg 1 y* ma_mem_to_reg_out $end
$var reg 1 x* ma_mem_write_out $end
$var reg 32 J, ma_pc_plus_4_out [31:0] $end
$var reg 5 K, ma_rd_addr_out [4:0] $end
$var reg 1 u* ma_reg_write_out $end
$var reg 32 L, ma_write_data_out [31:0] $end
$upscope $end
$scope module ex_stage $end
$var wire 1 ! clk $end
$var wire 32 M, mem_forward_data_in [31:0] $end
$var wire 1 " rst $end
$var wire 32 N, wb_forward_data_in [31:0] $end
$var wire 1 8+ id_reg_write_in $end
$var wire 32 O, id_read_data2_in [31:0] $end
$var wire 32 P, id_read_data1_in [31:0] $end
$var wire 5 Q, id_rd_addr_in [4:0] $end
$var wire 32 R, id_pc_plus_4_in [31:0] $end
$var wire 32 S, id_pc_in [31:0] $end
$var wire 1 B+ id_mem_write_in $end
$var wire 1 D+ id_mem_to_reg_in $end
$var wire 1 F+ id_mem_read_in $end
$var wire 32 T, id_immediate_in [31:0] $end
$var wire 1 I+ id_branch_in $end
$var wire 1 J+ id_alu_src_in $end
$var wire 4 U, id_alu_ctrl_in [3:0] $end
$var wire 32 V, fwd_data_b [31:0] $end
$var wire 32 W, fwd_data_a [31:0] $end
$var wire 2 X, forward_b_in [1:0] $end
$var wire 2 Y, forward_a_in [1:0] $end
$var wire 32 Z, branch_target_comb [31:0] $end
$var wire 1 [, branch_taken_comb $end
$var wire 32 \, alu_result [31:0] $end
$var wire 32 ], alu_mux_out_b [31:0] $end
$var reg 32 ^, ex_alu_result_out [31:0] $end
$var reg 1 R+ ex_branch_taken_out $end
$var reg 32 _, ex_branch_target_out [31:0] $end
$var reg 1 E+ ex_mem_read_out $end
$var reg 1 C+ ex_mem_to_reg_out $end
$var reg 1 A+ ex_mem_write_out $end
$var reg 32 `, ex_pc_plus_4_out [31:0] $end
$var reg 5 a, ex_rd_addr_out [4:0] $end
$var reg 32 b, ex_read_data2_out [31:0] $end
$var reg 1 7+ ex_reg_write_out $end
$scope module alu_inst $end
$var wire 32 c, B [31:0] $end
$var wire 4 d, ALU_control [3:0] $end
$var wire 32 e, A [31:0] $end
$var parameter 4 f, ALU_ADD $end
$var parameter 4 g, ALU_AND $end
$var parameter 4 h, ALU_LUI $end
$var parameter 4 i, ALU_NOP $end
$var parameter 4 j, ALU_OR $end
$var parameter 4 k, ALU_SLL $end
$var parameter 4 l, ALU_SLT $end
$var parameter 4 m, ALU_SLTU $end
$var parameter 4 n, ALU_SRA $end
$var parameter 4 o, ALU_SRL $end
$var parameter 4 p, ALU_SUB $end
$var parameter 4 q, ALU_XOR $end
$var reg 32 r, result [31:0] $end
$upscope $end
$scope module alu_src_mux_inst $end
$var wire 32 s, rs2 [31:0] $end
$var wire 32 t, mux_out [31:0] $end
$var wire 32 u, imm [31:0] $end
$var wire 1 J+ alu_src $end
$upscope $end
$scope module branch_unit $end
$var wire 1 [, branch_taken_out $end
$var wire 32 v, rs2_data [31:0] $end
$var wire 32 w, rs1_data [31:0] $end
$var wire 1 x, is_equal $end
$var wire 32 y, immediate [31:0] $end
$var wire 32 z, current_pc [31:0] $end
$var wire 32 {, branch_target_out [31:0] $end
$var wire 1 I+ branch_in $end
$upscope $end
$scope module fwd_mux_a $end
$var wire 32 |, data_from_mem_stage [31:0] $end
$var wire 32 }, data_from_wb_stage [31:0] $end
$var wire 32 ~, forwarded_data [31:0] $end
$var wire 2 !- forward_sel [1:0] $end
$var wire 32 "- data_from_reg_file [31:0] $end
$upscope $end
$scope module fwd_mux_b $end
$var wire 32 #- data_from_mem_stage [31:0] $end
$var wire 32 $- data_from_wb_stage [31:0] $end
$var wire 32 %- forwarded_data [31:0] $end
$var wire 2 &- forward_sel [1:0] $end
$var wire 32 '- data_from_reg_file [31:0] $end
$upscope $end
$upscope $end
$scope module fetch_stage $end
$var wire 1 ! clk $end
$var wire 32 (- instruction_out [31:0] $end
$var wire 1 " rst $end
$var wire 32 )- pc_plus_4_out [31:0] $end
$var wire 32 *- pc_in [31:0] $end
$var wire 32 +- instruction_in [31:0] $end
$upscope $end
$scope module fwd_unit $end
$var wire 5 ,- mem_rd_addr [4:0] $end
$var wire 1 u* mem_reg_write $end
$var wire 1 c* wb_reg_write $end
$var wire 5 -- wb_rd_addr [4:0] $end
$var wire 5 .- ex_rs2_addr [4:0] $end
$var wire 5 /- ex_rs1_addr [4:0] $end
$var reg 2 0- forward_a [1:0] $end
$var reg 2 1- forward_b [1:0] $end
$upscope $end
$scope module id_ex $end
$var wire 1 ! clk $end
$var wire 4 2- id_ALUCtrl_in [3:0] $end
$var wire 1 1+ id_ALUSrc_in $end
$var wire 1 0+ id_Branch_in $end
$var wire 1 ++ id_MemToReg_in $end
$var wire 32 3- id_immediate_in [31:0] $end
$var wire 32 4- id_instruction_in [31:0] $end
$var wire 1 ,+ id_mem_read_in $end
$var wire 1 *+ id_mem_write_in $end
$var wire 32 5- id_pc_in [31:0] $end
$var wire 32 6- id_pc_plus_4_in [31:0] $end
$var wire 5 7- id_rd_addr_in [4:0] $end
$var wire 32 8- id_read_data1_in [31:0] $end
$var wire 32 9- id_read_data2_in [31:0] $end
$var wire 1 "+ id_reg_write_in $end
$var wire 5 :- id_rs1_addr_in [4:0] $end
$var wire 5 ;- id_rs2_addr_in [4:0] $end
$var wire 1 k* pipeline_stall $end
$var wire 1 " rst $end
$var reg 4 <- ex_ALUCtrl_out [3:0] $end
$var reg 1 J+ ex_ALUSrc_out $end
$var reg 1 I+ ex_Branch_out $end
$var reg 1 D+ ex_MemToReg_out $end
$var reg 32 =- ex_immediate_out [31:0] $end
$var reg 32 >- ex_instruction_out [31:0] $end
$var reg 1 F+ ex_mem_read_out $end
$var reg 1 B+ ex_mem_write_out $end
$var reg 32 ?- ex_pc_out [31:0] $end
$var reg 32 @- ex_pc_plus_4_out [31:0] $end
$var reg 5 A- ex_rd_addr_out [4:0] $end
$var reg 32 B- ex_read_data1_out [31:0] $end
$var reg 32 C- ex_read_data2_out [31:0] $end
$var reg 1 8+ ex_reg_write_out $end
$var reg 5 D- ex_rs1_addr_out [4:0] $end
$var reg 5 E- ex_rs2_addr_out [4:0] $end
$upscope $end
$scope module if_id $end
$var wire 1 ! clk $end
$var wire 32 F- if_pc_plus_4_in [31:0] $end
$var wire 1 k* pipeline_stall $end
$var wire 1 " rst $end
$var wire 32 G- if_pc_in [31:0] $end
$var wire 32 H- if_instruction_in [31:0] $end
$var reg 32 I- id_instruction_out [31:0] $end
$var reg 32 J- id_pc_out [31:0] $end
$var reg 32 K- id_pc_plus_4_out [31:0] $end
$upscope $end
$scope module mem_stage $end
$var wire 32 L- alu_result_in [31:0] $end
$var wire 1 ! clk $end
$var wire 1 z* mem_read_in $end
$var wire 1 y* mem_to_reg_in $end
$var wire 1 x* mem_write_in $end
$var wire 32 M- pc_plus_4_in [31:0] $end
$var wire 5 N- rd_addr_in [4:0] $end
$var wire 1 u* reg_write_in $end
$var wire 32 O- rs2_data_in [31:0] $end
$var wire 1 " rst $end
$var wire 32 P- mem_read_data_in [31:0] $end
$var reg 32 Q- alu_result_out [31:0] $end
$var reg 32 R- mem_address_out [31:0] $end
$var reg 1 ( mem_read_en_out $end
$var reg 1 r* mem_to_reg_out $end
$var reg 32 S- mem_write_data_out [31:0] $end
$var reg 1 & mem_write_en_out $end
$var reg 32 T- pc_plus_4_out [31:0] $end
$var reg 5 U- rd_addr_out [4:0] $end
$var reg 32 V- read_data_out [31:0] $end
$var reg 1 n* reg_write_out $end
$upscope $end
$scope module mem_wb $end
$var wire 1 ! clk $end
$var wire 32 W- mem_alu_result_in [31:0] $end
$var wire 1 r* mem_mem_to_reg_in $end
$var wire 32 X- mem_pc_plus_4_in [31:0] $end
$var wire 5 Y- mem_rd_addr_in [4:0] $end
$var wire 32 Z- mem_read_data_in [31:0] $end
$var wire 1 n* mem_reg_write_in $end
$var wire 1 " rst $end
$var reg 32 [- wb_alu_result_out [31:0] $end
$var reg 1 i* wb_mem_to_reg_out $end
$var reg 32 \- wb_pc_plus_4_out [31:0] $end
$var reg 5 ]- wb_rd_addr_out [4:0] $end
$var reg 32 ^- wb_read_data_out [31:0] $end
$var reg 1 c* wb_reg_write_out $end
$upscope $end
$scope module pc_reg $end
$var wire 1 ! clk $end
$var wire 32 _- pc_in [31:0] $end
$var wire 1 " rst $end
$var reg 32 `- pc_out [31:0] $end
$upscope $end
$scope module wb_stage $end
$var wire 32 a- alu_result_in [31:0] $end
$var wire 1 ! clk $end
$var wire 1 i* mem_to_reg_in $end
$var wire 32 b- pc_plus_4_in [31:0] $end
$var wire 5 c- rd_addr_in [4:0] $end
$var wire 32 d- read_data_in [31:0] $end
$var wire 1 c* reg_write_in $end
$var wire 1 " rst $end
$var wire 5 e- wb_rd_addr_out [4:0] $end
$var wire 1 d* wb_reg_write_en_out $end
$var wire 32 f- wb_write_data_out [31:0] $end
$upscope $end
$upscope $end
$scope module dmem $end
$var wire 1 ! clk $end
$var wire 32 g- core0_address [31:0] $end
$var wire 1 = core0_mem_read_en $end
$var wire 1 ; core0_mem_write_en $end
$var wire 32 h- core0_write_data [31:0] $end
$var wire 32 i- core1_address [31:0] $end
$var wire 1 6 core1_mem_read_en $end
$var wire 1 4 core1_mem_write_en $end
$var wire 32 j- core1_write_data [31:0] $end
$var wire 32 k- core2_address [31:0] $end
$var wire 1 / core2_mem_read_en $end
$var wire 1 - core2_mem_write_en $end
$var wire 32 l- core2_write_data [31:0] $end
$var wire 32 m- core3_address [31:0] $end
$var wire 1 ( core3_mem_read_en $end
$var wire 1 & core3_mem_write_en $end
$var wire 32 n- core3_write_data [31:0] $end
$var wire 10 o- core3_word_addr [9:0] $end
$var wire 32 p- core3_read_data [31:0] $end
$var wire 10 q- core2_word_addr [9:0] $end
$var wire 32 r- core2_read_data [31:0] $end
$var wire 10 s- core1_word_addr [9:0] $end
$var wire 32 t- core1_read_data [31:0] $end
$var wire 10 u- core0_word_addr [9:0] $end
$var wire 32 v- core0_read_data [31:0] $end
$upscope $end
$scope module imem0 $end
$var wire 32 w- addr [31:0] $end
$var wire 32 x- ins_out [31:0] $end
$var parameter 32 y- MEM_SIZE $end
$var parameter 96 z- PROGRAM_FILE $end
$var integer 32 {- i [31:0] $end
$upscope $end
$scope module imem1 $end
$var wire 32 |- addr [31:0] $end
$var wire 32 }- ins_out [31:0] $end
$var parameter 32 ~- MEM_SIZE $end
$var parameter 96 !. PROGRAM_FILE $end
$var integer 32 ". i [31:0] $end
$upscope $end
$scope module imem2 $end
$var wire 32 #. addr [31:0] $end
$var wire 32 $. ins_out [31:0] $end
$var parameter 32 %. MEM_SIZE $end
$var parameter 96 &. PROGRAM_FILE $end
$var integer 32 '. i [31:0] $end
$upscope $end
$scope module imem3 $end
$var wire 32 (. addr [31:0] $end
$var wire 32 ). ins_out [31:0] $end
$var parameter 32 *. MEM_SIZE $end
$var parameter 96 +. PROGRAM_FILE $end
$var integer 32 ,. i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11100000111001001101111011001110111001001100001011011010011001100101110011101000111100001110100 +.
b10000000000 *.
b11100000111001001101111011001110111001001100001011011010011001000101110011101000111100001110100 &.
b10000000000 %.
b11100000111001001101111011001110111001001100001011011010011000100101110011101000111100001110100 !.
b10000000000 ~-
b11100000111001001101111011001110111001001100001011011010011000000101110011101000111100001110100 z-
b10000000000 y-
b100 q,
b1 p,
b110 o,
b111 n,
b1001 m,
b1000 l,
b101 k,
b11 j,
b1111 i,
b1010 h,
b10 g,
b0 f,
b110111 ;,
b10111 :,
b100011 9,
b110011 8,
b1101111 7,
b11 6,
b1100111 5,
b10011 4,
b1100011 3,
b100011 +,
b110011 *,
b110111 ),
b11 (,
b1100111 ',
b1101111 &,
b10011 %,
b1100011 $,
b10111 #,
b100 ",
b1 !,
b110 ~+
b111 }+
b1001 |+
b1000 {+
b101 z+
b11 y+
b1111 x+
b1010 w+
b10 v+
b0 u+
b100 g)
b1 f)
b110 e)
b111 d)
b1001 c)
b1000 b)
b101 a)
b11 `)
b1111 _)
b1010 ^)
b10 ])
b0 \)
b110111 1)
b10111 0)
b100011 /)
b110011 .)
b1101111 -)
b11 ,)
b1100111 +)
b10011 *)
b1100011 ))
b100011 !)
b110011 ~(
b110111 }(
b11 |(
b1100111 {(
b1101111 z(
b10011 y(
b1100011 x(
b10111 w(
b100 v(
b1 u(
b110 t(
b111 s(
b1001 r(
b1000 q(
b101 p(
b11 o(
b1111 n(
b1010 m(
b10 l(
b0 k(
b100 ]&
b1 \&
b110 [&
b111 Z&
b1001 Y&
b1000 X&
b101 W&
b11 V&
b1111 U&
b1010 T&
b10 S&
b0 R&
b110111 '&
b10111 &&
b100011 %&
b110011 $&
b1101111 #&
b11 "&
b1100111 !&
b10011 ~%
b1100011 }%
b100011 u%
b110011 t%
b110111 s%
b11 r%
b1100111 q%
b1101111 p%
b10011 o%
b1100011 n%
b10111 m%
b100 l%
b1 k%
b110 j%
b111 i%
b1001 h%
b1000 g%
b101 f%
b11 e%
b1111 d%
b1010 c%
b10 b%
b0 a%
b100 S#
b1 R#
b110 Q#
b111 P#
b1001 O#
b1000 N#
b101 M#
b11 L#
b1111 K#
b1010 J#
b10 I#
b0 H#
b110111 {"
b10111 z"
b100011 y"
b110011 x"
b1101111 w"
b11 v"
b1100111 u"
b10011 t"
b1100011 s"
b100011 k"
b110011 j"
b110111 i"
b11 h"
b1100111 g"
b1101111 f"
b10011 e"
b1100011 d"
b10111 c"
b100 b"
b1 a"
b110 `"
b111 _"
b1001 ^"
b1000 ]"
b101 \"
b11 ["
b1111 Z"
b1010 Y"
b10 X"
b0 W"
$end
#0
$dumpvars
b10000000000 ,.
bx ).
bx (.
b10000000000 '.
bx $.
bx #.
b10000000000 ".
bx }-
bx |-
b10000000000 {-
bx x-
bx w-
b0 v-
b0 u-
b0 t-
b0 s-
b0 r-
b0 q-
b0 p-
b0 o-
b0 n-
b0 m-
b0 l-
b0 k-
b0 j-
b0 i-
b0 h-
b0 g-
b0 f-
b0 e-
b0 d-
b0 c-
b0 b-
b0 a-
bx `-
bx _-
b0 ^-
b0 ]-
b0 \-
b0 [-
b0 Z-
b0 Y-
b0 X-
b0 W-
b0 V-
b0 U-
b0 T-
b0 S-
b0 R-
b0 Q-
b0 P-
b0 O-
b0 N-
b0 M-
b0 L-
b0 K-
b0 J-
b10011 I-
bx H-
bx G-
bx F-
b0 E-
b0 D-
b0 C-
b0 B-
b0 A-
b0 @-
b0 ?-
b10011 >-
b0 =-
b1111 <-
b0 ;-
b0 :-
b0 9-
b0 8-
b0 7-
b0 6-
b0 5-
b10011 4-
b0 3-
bx 2-
b0 1-
b0 0-
b0 /-
b0 .-
b0 --
b0 ,-
bx +-
bx *-
bx )-
bx (-
b0 '-
b0 &-
b0 %-
b0 $-
b0 #-
b0 "-
b0 !-
b0 ~,
b0 },
b0 |,
b0 {,
b0 z,
b0 y,
1x,
b0 w,
b0 v,
b0 u,
b0 t,
b0 s,
b11011110101011011011111011101111 r,
b0 e,
b1111 d,
b0 c,
b0 b,
b0 a,
b0 `,
b0 _,
b0 ^,
b0 ],
b11011110101011011011111011101111 \,
0[,
b0 Z,
b0 Y,
b0 X,
b0 W,
b0 V,
b1111 U,
b0 T,
b0 S,
b0 R,
b0 Q,
b0 P,
b0 O,
b0 N,
b0 M,
b0 L,
b0 K,
b0 J,
b0 I,
b0 H,
b0 G,
b0 F,
b0 E,
0D,
b100000 C,
b0 B,
b0 A,
b0 @,
b0 ?,
b0 >,
b0 =,
b0 <,
b10011 2,
b10011 1,
b0 0,
b0 /,
b0 .,
0-,
b0 ,,
b0 t+
b0 s+
b10011 r+
b10011 q+
b0 p+
1o+
0n+
0m+
0l+
0k+
1j+
bx i+
b10011 h+
b0 g+
b0 f+
b0 e+
b0 d+
b0 c+
b0 b+
b0 a+
b0 `+
b0 _+
b0 ^+
z]+
b0 \+
b0 [+
b0 Z+
b0 Y+
b0 X+
b0 W+
b0 V+
b10011 U+
b0 T+
b0 S+
0R+
b0 Q+
bx P+
b0 O+
b0 N+
b0 M+
b1111 L+
b0 K+
0J+
0I+
b0 H+
b10011 G+
0F+
0E+
0D+
0C+
0B+
0A+
b0 @+
b0 ?+
b0 >+
b0 =+
b0 <+
b0 ;+
b0 :+
b0 9+
08+
07+
b0 6+
b0 5+
b0 4+
b0 3+
bx 2+
x1+
00+
b0 /+
b10011 .+
b10011 -+
0,+
0++
0*+
b0 )+
b0 (+
b0 '+
b0 &+
b0 %+
b0 $+
b0 #+
x"+
b0 !+
b0 ~*
bx }*
bx |*
b0 {*
0z*
0y*
0x*
b0 w*
b0 v*
0u*
b0 t*
b0 s*
0r*
b0 q*
b0 p*
b0 o*
0n*
bx m*
bx l*
0k*
b0 j*
0i*
b0 h*
b0 g*
b0 f*
b0 e*
0d*
0c*
b0 b*
b0 a*
b0 `*
bx _*
b0 ^*
0]*
b0 \*
b0 [*
b0 Z*
b0 Y*
b0 X*
b0 W*
bx V*
bx U*
b0 T*
b0 S*
b0 R*
b0 Q*
b0 P*
b0 O*
b0 N*
b0 M*
b0 L*
b0 K*
b0 J*
b0 I*
b0 H*
b0 G*
b0 F*
b0 E*
b0 D*
b0 C*
b0 B*
b0 A*
b0 @*
b10011 ?*
bx >*
bx =*
bx <*
b0 ;*
b0 :*
b0 9*
b0 8*
b0 7*
b0 6*
b0 5*
b10011 4*
b0 3*
b1111 2*
b0 1*
b0 0*
b0 /*
b0 .*
b0 -*
b0 ,*
b0 +*
b10011 **
b0 )*
bx (*
b0 '*
b0 &*
b0 %*
b0 $*
b0 #*
b0 "*
bx !*
bx ~)
bx })
bx |)
b0 {)
b0 z)
b0 y)
b0 x)
b0 w)
b0 v)
b0 u)
b0 t)
b0 s)
b0 r)
b0 q)
b0 p)
b0 o)
1n)
b0 m)
b0 l)
b0 k)
b0 j)
b0 i)
b11011110101011011011111011101111 h)
b0 [)
b1111 Z)
b0 Y)
b0 X)
b0 W)
b0 V)
b0 U)
b0 T)
b0 S)
b11011110101011011011111011101111 R)
0Q)
b0 P)
b0 O)
b0 N)
b0 M)
b0 L)
b1111 K)
b0 J)
b0 I)
b0 H)
b0 G)
b0 F)
b0 E)
b0 D)
b0 C)
b0 B)
b0 A)
b0 @)
b0 ?)
b0 >)
b0 =)
b0 <)
b0 ;)
0:)
b100000 9)
b0 8)
b0 7)
b0 6)
b0 5)
b0 4)
b0 3)
b0 2)
b10011 ()
b10011 ')
b0 &)
b0 %)
b0 $)
0#)
b0 ")
b0 j(
b0 i(
b10011 h(
b10011 g(
b0 f(
1e(
0d(
0c(
0b(
0a(
1`(
bx _(
b10011 ^(
b0 ](
b0 \(
b0 [(
b0 Z(
b0 Y(
b0 X(
b0 W(
b0 V(
b0 U(
b0 T(
zS(
b0 R(
b0 Q(
b0 P(
b0 O(
b0 N(
b0 M(
b0 L(
b10011 K(
b0 J(
b0 I(
0H(
b0 G(
bx F(
b0 E(
b0 D(
b0 C(
b1111 B(
b0 A(
0@(
0?(
b0 >(
b10011 =(
0<(
0;(
0:(
09(
08(
07(
b0 6(
b0 5(
b0 4(
b0 3(
b0 2(
b0 1(
b0 0(
b0 /(
0.(
0-(
b0 ,(
b0 +(
b0 *(
b0 )(
bx ((
x'(
0&(
b0 %(
b10011 $(
b10011 #(
0"(
0!(
0~'
b0 }'
b0 |'
b0 {'
b0 z'
b0 y'
b0 x'
b0 w'
xv'
b0 u'
b0 t'
bx s'
bx r'
b0 q'
0p'
0o'
0n'
b0 m'
b0 l'
0k'
b0 j'
b0 i'
0h'
b0 g'
b0 f'
b0 e'
0d'
bx c'
bx b'
0a'
b0 `'
0_'
b0 ^'
b0 ]'
b0 \'
b0 ['
0Z'
0Y'
b0 X'
b0 W'
b0 V'
bx U'
b0 T'
0S'
b0 R'
b0 Q'
b0 P'
b0 O'
b0 N'
b0 M'
bx L'
bx K'
b0 J'
b0 I'
b0 H'
b0 G'
b0 F'
b0 E'
b0 D'
b0 C'
b0 B'
b0 A'
b0 @'
b0 ?'
b0 >'
b0 ='
b0 <'
b0 ;'
b0 :'
b0 9'
b0 8'
b0 7'
b0 6'
b10011 5'
bx 4'
bx 3'
bx 2'
b0 1'
b0 0'
b0 /'
b0 .'
b0 -'
b0 ,'
b0 +'
b10011 *'
b0 )'
b1111 ('
b0 ''
b0 &'
b0 %'
b0 $'
b0 #'
b0 "'
b0 !'
b10011 ~&
b0 }&
bx |&
b0 {&
b0 z&
b0 y&
b0 x&
b0 w&
b0 v&
bx u&
bx t&
bx s&
bx r&
b0 q&
b0 p&
b0 o&
b0 n&
b0 m&
b0 l&
b0 k&
b0 j&
b0 i&
b0 h&
b0 g&
b0 f&
b0 e&
1d&
b0 c&
b0 b&
b0 a&
b0 `&
b0 _&
b11011110101011011011111011101111 ^&
b0 Q&
b1111 P&
b0 O&
b0 N&
b0 M&
b0 L&
b0 K&
b0 J&
b0 I&
b11011110101011011011111011101111 H&
0G&
b0 F&
b0 E&
b0 D&
b0 C&
b0 B&
b1111 A&
b0 @&
b0 ?&
b0 >&
b0 =&
b0 <&
b0 ;&
b0 :&
b0 9&
b0 8&
b0 7&
b0 6&
b0 5&
b0 4&
b0 3&
b0 2&
b0 1&
00&
b100000 /&
b0 .&
b0 -&
b0 ,&
b0 +&
b0 *&
b0 )&
b0 (&
b10011 |%
b10011 {%
b0 z%
b0 y%
b0 x%
0w%
b0 v%
b0 `%
b0 _%
b10011 ^%
b10011 ]%
b0 \%
1[%
0Z%
0Y%
0X%
0W%
1V%
bx U%
b10011 T%
b0 S%
b0 R%
b0 Q%
b0 P%
b0 O%
b0 N%
b0 M%
b0 L%
b0 K%
b0 J%
zI%
b0 H%
b0 G%
b0 F%
b0 E%
b0 D%
b0 C%
b0 B%
b10011 A%
b0 @%
b0 ?%
0>%
b0 =%
bx <%
b0 ;%
b0 :%
b0 9%
b1111 8%
b0 7%
06%
05%
b0 4%
b10011 3%
02%
01%
00%
0/%
0.%
0-%
b0 ,%
b0 +%
b0 *%
b0 )%
b0 (%
b0 '%
b0 &%
b0 %%
0$%
0#%
b0 "%
b0 !%
b0 ~$
b0 }$
bx |$
x{$
0z$
b0 y$
b10011 x$
b10011 w$
0v$
0u$
0t$
b0 s$
b0 r$
b0 q$
b0 p$
b0 o$
b0 n$
b0 m$
xl$
b0 k$
b0 j$
bx i$
bx h$
b0 g$
0f$
0e$
0d$
b0 c$
b0 b$
0a$
b0 `$
b0 _$
0^$
b0 ]$
b0 \$
b0 [$
0Z$
bx Y$
bx X$
0W$
b0 V$
0U$
b0 T$
b0 S$
b0 R$
b0 Q$
0P$
0O$
b0 N$
b0 M$
b0 L$
bx K$
b0 J$
0I$
b0 H$
b0 G$
b0 F$
b0 E$
b0 D$
b0 C$
bx B$
bx A$
b0 @$
b0 ?$
b0 >$
b0 =$
b0 <$
b0 ;$
b0 :$
b0 9$
b0 8$
b0 7$
b0 6$
b0 5$
b0 4$
b0 3$
b0 2$
b0 1$
b0 0$
b0 /$
b0 .$
b0 -$
b0 ,$
b10011 +$
bx *$
bx )$
bx ($
b0 '$
b0 &$
b0 %$
b0 $$
b0 #$
b0 "$
b0 !$
b10011 ~#
b0 }#
b1111 |#
b0 {#
b0 z#
b0 y#
b0 x#
b0 w#
b0 v#
b0 u#
b10011 t#
b0 s#
bx r#
b0 q#
b0 p#
b0 o#
b0 n#
b0 m#
b0 l#
bx k#
bx j#
bx i#
bx h#
b0 g#
b0 f#
b0 e#
b0 d#
b0 c#
b0 b#
b0 a#
b0 `#
b0 _#
b0 ^#
b0 ]#
b0 \#
b0 [#
1Z#
b0 Y#
b0 X#
b0 W#
b0 V#
b0 U#
b11011110101011011011111011101111 T#
b0 G#
b1111 F#
b0 E#
b0 D#
b0 C#
b0 B#
b0 A#
b0 @#
b0 ?#
b11011110101011011011111011101111 >#
0=#
b0 <#
b0 ;#
b0 :#
b0 9#
b0 8#
b1111 7#
b0 6#
b0 5#
b0 4#
b0 3#
b0 2#
b0 1#
b0 0#
b0 /#
b0 .#
b0 -#
b0 ,#
b0 +#
b0 *#
b0 )#
b0 (#
b0 '#
0&#
b100000 %#
b0 $#
b0 ##
b0 "#
b0 !#
b0 ~"
b0 }"
b0 |"
b10011 r"
b10011 q"
b0 p"
b0 o"
b0 n"
0m"
b0 l"
b0 V"
b0 U"
b10011 T"
b10011 S"
b0 R"
1Q"
0P"
0O"
0N"
0M"
1L"
bx K"
b10011 J"
b0 I"
b0 H"
b0 G"
b0 F"
b0 E"
b0 D"
b0 C"
b0 B"
b0 A"
b0 @"
z?"
b0 >"
b0 ="
b0 <"
b0 ;"
b0 :"
b0 9"
b0 8"
b10011 7"
b0 6"
b0 5"
04"
b0 3"
bx 2"
b0 1"
b0 0"
b0 /"
b1111 ."
b0 -"
0,"
0+"
b0 *"
b10011 )"
0("
0'"
0&"
0%"
0$"
0#"
b0 ""
b0 !"
b0 ~
b0 }
b0 |
b0 {
b0 z
b0 y
0x
0w
b0 v
b0 u
b0 t
b0 s
bx r
xq
0p
b0 o
b10011 n
b10011 m
0l
0k
0j
b0 i
b0 h
b0 g
b0 f
b0 e
b0 d
b0 c
xb
b0 a
b0 `
bx _
bx ^
b0 ]
0\
0[
0Z
b0 Y
b0 X
0W
b0 V
b0 U
0T
b0 S
b0 R
b0 Q
0P
bx O
bx N
0M
b0 L
0K
b0 J
b0 I
b0 H
b0 G
0F
0E
b0 D
b0 C
b0 B
bx A
b0 @
0?
b0 >
0=
b0 <
0;
b0 :
bx 9
bx 8
b0 7
06
b0 5
04
b0 3
bx 2
bx 1
b0 0
0/
b0 .
0-
b0 ,
bx +
bx *
b0 )
0(
b0 '
0&
b0 %
bx $
bx #
1"
0!
$end
#5000
b100 O
b100 A$
b100 Y$
b100 K'
b100 c'
b100 U*
b100 m*
b100 _-
b10100000000000010010011 _
b10100000000000010010011 h#
b10100000000000010010011 8
b10100000000000010010011 ^
b10100000000000010010011 k#
b10100000000000010010011 *$
b10100000000000010010011 x-
b1010000000000000010010011 i$
b1010000000000000010010011 r&
b1010000000000000010010011 1
b1010000000000000010010011 h$
b1010000000000000010010011 u&
b1010000000000000010010011 4'
b1010000000000000010010011 }-
b10100000000000010010011 s'
b10100000000000010010011 |)
b10100000000000010010011 *
b10100000000000010010011 r'
b10100000000000010010011 !*
b10100000000000010010011 >*
b10100000000000010010011 $.
b10100000000000010010011 }*
b10100000000000010010011 (-
b10100000000000010010011 #
b10100000000000010010011 |*
b10100000000000010010011 +-
b10100000000000010010011 H-
b10100000000000010010011 ).
b100 N
b100 i#
b100 ($
b0 9
b0 A
b0 w-
b0 2"
b0 j#
b0 )$
b0 B$
b100 X$
b100 s&
b100 2'
b0 2
b0 K$
b0 |-
b0 <%
b0 t&
b0 3'
b0 L'
b100 b'
b100 })
b100 <*
b0 +
b0 U'
b0 #.
b0 F(
b0 ~)
b0 =*
b0 V*
b100 l*
b100 )-
b100 F-
b0 $
b0 _*
b0 (.
b0 P+
b0 *-
b0 G-
b0 `-
b100000 C,
b100000 9)
b100000 /&
b100000 %#
1!
#10000
0!
#15000
b100000 %#
b100000 /&
b100000 9)
b100000 C,
1!
#20000
0!
0"
#25000
b1000 O
b1000 A$
b1000 Y$
b1000 K'
b1000 c'
b1000 U*
b1000 m*
b1000 _-
b1 %+
b1 X+
b1 7-
b1 d+
b101 ~*
b101 \+
b101 ;-
b101 `+
b101 0,
b101 >,
b101 /+
b101 T+
b101 3-
b101 e+
b101 <,
b1 y'
b1 N(
b1 -*
b1 Z(
b101 t'
b101 R(
b101 1*
b101 V(
b101 &)
b101 4)
b101 %(
b101 J(
b101 )*
b101 [(
b101 2)
b1 o$
b1 D%
b1 #'
b1 P%
b10100 j$
b10100 H%
b10100 ''
b10100 L%
b10100 z%
b10100 *&
b10100 y$
b10100 @%
b10100 }&
b10100 Q%
b10100 (&
b1 e
b1 :"
b1 w#
b1 F"
b101 `
b101 >"
b101 {#
b101 B"
b101 p"
b101 ~"
b101 o
b101 6"
b101 s#
b101 G"
b101 |"
b101000000000000100010011 _
b101000000000000100010011 h#
b101000000000000100010011 8
b101000000000000100010011 ^
b101000000000000100010011 k#
b101000000000000100010011 *$
b101000000000000100010011 x-
b11100000000000100010011 i$
b11100000000000100010011 r&
b11100000000000100010011 1
b11100000000000100010011 h$
b11100000000000100010011 u&
b11100000000000100010011 4'
b11100000000000100010011 }-
b101000000000000100010011 s'
b101000000000000100010011 |)
b101000000000000100010011 *
b101000000000000100010011 r'
b101000000000000100010011 !*
b101000000000000100010011 >*
b101000000000000100010011 $.
b101000000000000100010011 }*
b101000000000000100010011 (-
b101000000000000100010011 #
b101000000000000100010011 |*
b101000000000000100010011 +-
b101000000000000100010011 H-
b101000000000000100010011 ).
b11011110101011011011111011101111 K+
b11011110101011011011111011101111 H,
b11011110101011011011111011101111 ^,
bx L+
bx U,
bx d,
bx <-
xJ+
x8+
b100 &+
b100 W+
b100 6-
b100 '+
b100 f+
b100 K-
b10100000000000010010011 .+
b10100000000000010010011 U+
b10100000000000010010011 4-
b10100000000000010010011 -+
b10100000000000010010011 h+
b10100000000000010010011 r+
b10100000000000010010011 2,
b10100000000000010010011 I-
b11011110101011011011111011101111 A(
b11011110101011011011111011101111 >)
b11011110101011011011111011101111 T)
bx B(
bx K)
bx Z)
bx 2*
x@(
x.(
b100 z'
b100 M(
b100 ,*
b100 {'
b100 \(
b100 A*
b10100000000000010010011 $(
b10100000000000010010011 K(
b10100000000000010010011 **
b10100000000000010010011 #(
b10100000000000010010011 ^(
b10100000000000010010011 h(
b10100000000000010010011 ()
b10100000000000010010011 ?*
b11011110101011011011111011101111 7%
b11011110101011011011111011101111 4&
b11011110101011011011111011101111 J&
bx 8%
bx A&
bx P&
bx ('
x6%
x$%
b100 p$
b100 C%
b100 "'
b100 q$
b100 R%
b100 7'
b1010000000000000010010011 x$
b1010000000000000010010011 A%
b1010000000000000010010011 ~&
b1010000000000000010010011 w$
b1010000000000000010010011 T%
b1010000000000000010010011 ^%
b1010000000000000010010011 |%
b1010000000000000010010011 5'
b11011110101011011011111011101111 -"
b11011110101011011011111011101111 *#
b11011110101011011011111011101111 @#
bx ."
bx 7#
bx F#
bx |#
x,"
xx
b100 f
b100 9"
b100 v#
b100 g
b100 H"
b100 -$
b10100000000000010010011 n
b10100000000000010010011 7"
b10100000000000010010011 t#
b10100000000000010010011 m
b10100000000000010010011 J"
b10100000000000010010011 T"
b10100000000000010010011 r"
b10100000000000010010011 +$
b1000 N
b1000 i#
b1000 ($
b100 9
b100 A
b100 w-
b100 2"
b100 j#
b100 )$
b100 B$
b1000 X$
b1000 s&
b1000 2'
b100 2
b100 K$
b100 |-
b100 <%
b100 t&
b100 3'
b100 L'
b1000 b'
b1000 })
b1000 <*
b100 +
b100 U'
b100 #.
b100 F(
b100 ~)
b100 =*
b100 V*
b1000 l*
b1000 )-
b1000 F-
b100 $
b100 _*
b100 (.
b100 P+
b100 *-
b100 G-
b100 `-
1!
#30000
0!
#35000
b1100 m*
b1100 _-
b1100 c'
b1100 U*
b1100 Y$
b1100 K'
b1100 O
b1100 A$
b10 e
b10 :"
b10 w#
b10 F"
b1010 `
b1010 >"
b1010 {#
b1010 B"
b1010 p"
b1010 ~"
b1010 o
b1010 6"
b1010 s#
b1010 G"
b1010 |"
b0x0x ?#
b0x0x E#
b0x0x V#
b10 o$
b10 D%
b10 #'
b10 P%
b111 j$
b111 H%
b111 ''
b111 L%
b111 z%
b111 *&
b111 y$
b111 @%
b111 }&
b111 Q%
b111 (&
b0x0x00 I&
b0x0x00 O&
b0x0x00 `&
b10 y'
b10 N(
b10 -*
b10 Z(
b1010 t'
b1010 R(
b1010 1*
b1010 V(
b1010 &)
b1010 4)
b1010 %(
b1010 J(
b1010 )*
b1010 [(
b1010 2)
b0x0x S)
b0x0x Y)
b0x0x j)
b10 %+
b10 X+
b10 7-
b10 d+
b1010 ~*
b1010 \+
b1010 ;-
b1010 `+
b1010 0,
b1010 >,
b1010 /+
b1010 T+
b1010 3-
b1010 e+
b1010 <,
b0x0x ],
b0x0x c,
b0x0x t,
b1000001000000110110011 }*
b1000001000000110110011 (-
b1000001000000110110011 #
b1000001000000110110011 |*
b1000001000000110110011 +-
b1000001000000110110011 H-
b1000001000000110110011 ).
b1000001000000110110011 s'
b1000001000000110110011 |)
b1000001000000110110011 *
b1000001000000110110011 r'
b1000001000000110110011 !*
b1000001000000110110011 >*
b1000001000000110110011 $.
b1000001000000110110011 i$
b1000001000000110110011 r&
b1000001000000110110011 1
b1000001000000110110011 h$
b1000001000000110110011 u&
b1000001000000110110011 4'
b1000001000000110110011 }-
b1000001000000110110011 _
b1000001000000110110011 h#
b1000001000000110110011 8
b1000001000000110110011 ^
b1000001000000110110011 k#
b1000001000000110110011 *$
b1000001000000110110011 x-
b100 h
b100 8"
b100 u#
b100 i
b100 I"
b100 ,$
b1000 f
b1000 9"
b1000 v#
b1000 g
b1000 H"
b1000 -$
b101000000000000100010011 n
b101000000000000100010011 7"
b101000000000000100010011 t#
b101000000000000100010011 m
b101000000000000100010011 J"
b101000000000000100010011 T"
b101000000000000100010011 r"
b101000000000000100010011 +$
b10100000000000010010011 )"
b10100000000000010010011 ~#
b1 }
b1 3#
b1 #$
b101 u
b101 n#
b101 '$
b101 <#
b101 ]#
b101 *"
b101 6#
b101 W#
b101 [#
b101 }#
b100 !"
b100 4#
b100 "$
xw
b11011110101011011011111011101111 B
b11011110101011011011111011101111 /#
b11011110101011011011111011101111 ^#
b11011110101011011011111011101111 c#
b11011110101011011011111011101111 ]
b11011110101011011011111011101111 +#
b11011110101011011011111011101111 .$
b100 r$
b100 B%
b100 !'
b100 s$
b100 S%
b100 6'
b1000 p$
b1000 C%
b1000 "'
b1000 q$
b1000 R%
b1000 7'
b11100000000000100010011 x$
b11100000000000100010011 A%
b11100000000000100010011 ~&
b11100000000000100010011 w$
b11100000000000100010011 T%
b11100000000000100010011 ^%
b11100000000000100010011 |%
b11100000000000100010011 5'
b1010000000000000010010011 3%
b1010000000000000010010011 *'
b1 )%
b1 =&
b1 -'
b10100 !%
b10100 x&
b10100 1'
b10100 F&
b10100 g&
b10100 4%
b10100 @&
b10100 a&
b10100 e&
b10100 )'
b100 +%
b100 >&
b100 ,'
x#%
b11011110101011011011111011101111 L$
b11011110101011011011111011101111 9&
b11011110101011011011111011101111 h&
b11011110101011011011111011101111 m&
b11011110101011011011111011101111 g$
b11011110101011011011111011101111 5&
b11011110101011011011111011101111 8'
b100 |'
b100 L(
b100 +*
b100 }'
b100 ](
b100 @*
b1000 z'
b1000 M(
b1000 ,*
b1000 {'
b1000 \(
b1000 A*
b101000000000000100010011 $(
b101000000000000100010011 K(
b101000000000000100010011 **
b101000000000000100010011 #(
b101000000000000100010011 ^(
b101000000000000100010011 h(
b101000000000000100010011 ()
b101000000000000100010011 ?*
b10100000000000010010011 =(
b10100000000000010010011 4*
b1 3(
b1 G)
b1 7*
b101 +(
b101 $*
b101 ;*
b101 P)
b101 q)
b101 >(
b101 J)
b101 k)
b101 o)
b101 3*
b100 5(
b100 H)
b100 6*
x-(
b11011110101011011011111011101111 V'
b11011110101011011011111011101111 C)
b11011110101011011011111011101111 r)
b11011110101011011011111011101111 w)
b11011110101011011011111011101111 q'
b11011110101011011011111011101111 ?)
b11011110101011011011111011101111 B*
b100 (+
b100 V+
b100 5-
b100 )+
b100 g+
b100 J-
b1000 &+
b1000 W+
b1000 6-
b1000 '+
b1000 f+
b1000 K-
b101000000000000100010011 .+
b101000000000000100010011 U+
b101000000000000100010011 4-
b101000000000000100010011 -+
b101000000000000100010011 h+
b101000000000000100010011 r+
b101000000000000100010011 2,
b101000000000000100010011 I-
b10100000000000010010011 G+
b10100000000000010010011 >-
b1 =+
b1 Q,
b1 A-
b101 5+
b101 .-
b101 E-
b101 Z,
b101 {,
b101 H+
b101 T,
b101 u,
b101 y,
b101 =-
b100 ?+
b100 R,
b100 @-
x7+
b11011110101011011011111011101111 `*
b11011110101011011011111011101111 M,
b11011110101011011011111011101111 |,
b11011110101011011011111011101111 #-
b11011110101011011011111011101111 {*
b11011110101011011011111011101111 I,
b11011110101011011011111011101111 L-
b1100 l*
b1100 )-
b1100 F-
b1000 $
b1000 _*
b1000 (.
b1000 P+
b1000 *-
b1000 G-
b1000 `-
b1100 b'
b1100 })
b1100 <*
b1000 +
b1000 U'
b1000 #.
b1000 F(
b1000 ~)
b1000 =*
b1000 V*
b1100 X$
b1100 s&
b1100 2'
b1000 2
b1000 K$
b1000 |-
b1000 <%
b1000 t&
b1000 3'
b1000 L'
b1100 N
b1100 i#
b1100 ($
b1000 9
b1000 A
b1000 w-
b1000 2"
b1000 j#
b1000 )$
b1000 B$
1!
#40000
0!
#45000
01+
0'(
0{$
0q
b0 p+
b0 ,,
0o+
1j+
b0 f(
b0 ")
0e(
1`(
b0 \%
b0 v%
0[%
1V%
b0 R"
b0 l"
0Q"
1L"
b10000 O
b10000 A$
b10000 Y$
b10000 K'
b10000 c'
b10000 U*
b10000 m*
b10000 _-
b1110111011 o-
b0x0x0 ],
b0x0x0 c,
b0x0x0 t,
b110011 1,
b110011 q+
b11 %+
b11 X+
b11 7-
b11 d+
b10 ~*
b10 \+
b10 ;-
b10 `+
b10 0,
b10 >,
b1 !+
b1 [+
b1 :-
b1 a+
b1 /,
b1 =,
b0 /+
b0 T+
b0 3-
b0 e+
b0 <,
b1110111011 q-
b0x0x0 S)
b0x0x0 Y)
b0x0x0 j)
b110011 ')
b110011 g(
b11 y'
b11 N(
b11 -*
b11 Z(
b10 t'
b10 R(
b10 1*
b10 V(
b10 &)
b10 4)
b1 u'
b1 Q(
b1 0*
b1 W(
b1 %)
b1 3)
b0 %(
b0 J(
b0 )*
b0 [(
b0 2)
b1110111011 s-
b0xxx I&
b0xxx O&
b0xxx `&
b110011 {%
b110011 ]%
b11 o$
b11 D%
b11 #'
b11 P%
b10 j$
b10 H%
b10 ''
b10 L%
b10 z%
b10 *&
b1 k$
b1 G%
b1 &'
b1 M%
b1 y%
b1 )&
b0 y$
b0 @%
b0 }&
b0 Q%
b0 (&
b1110111011 u-
b0x0x0 ?#
b0x0x0 E#
b0x0x0 V#
b110011 q"
b110011 S"
b11 e
b11 :"
b11 w#
b11 F"
b10 `
b10 >"
b10 {#
b10 B"
b10 p"
b10 ~"
b1 a
b1 ="
b1 z#
b1 C"
b1 o"
b1 }"
b0 o
b0 6"
b0 s#
b0 G"
b0 |"
b0 _
b0 h#
b0 8
b0 ^
b0 k#
b0 *$
b0 x-
b0 i$
b0 r&
b0 1
b0 h$
b0 u&
b0 4'
b0 }-
b0 s'
b0 |)
b0 *
b0 r'
b0 !*
b0 >*
b0 $.
b0 }*
b0 (-
b0 #
b0 |*
b0 +-
b0 H-
b0 ).
b11011110101011011011111011101111 s*
b11011110101011011011111011101111 Q-
b11011110101011011011111011101111 W-
b11011110101011011011111011101111 )
b11011110101011011011111011101111 O+
b11011110101011011011111011101111 R-
b11011110101011011011111011101111 m-
xu*
b101 Q+
b101 _,
b1 <+
b1 F,
b1 a,
b100 >+
b100 G,
b100 `,
b101000000000000100010011 G+
b101000000000000100010011 >-
b10 =+
b10 Q,
b10 A-
b1010 5+
b1010 .-
b1010 E-
b1010 H+
b1010 T,
b1010 u,
b1010 y,
b1010 =-
b1110 Z,
b1110 {,
b100 @+
b100 S,
b100 z,
b100 ?-
b1000 ?+
b1000 R,
b1000 @-
b1000 (+
b1000 V+
b1000 5-
b1000 )+
b1000 g+
b1000 J-
b1100 &+
b1100 W+
b1100 6-
b1100 '+
b1100 f+
b1100 K-
b1000001000000110110011 .+
b1000001000000110110011 U+
b1000001000000110110011 4-
b1000001000000110110011 -+
b1000001000000110110011 h+
b1000001000000110110011 r+
b1000001000000110110011 2,
b1000001000000110110011 I-
b11011110101011011011111011101111 i'
b11011110101011011011111011101111 G*
b11011110101011011011111011101111 M*
b11011110101011011011111011101111 0
b11011110101011011011111011101111 E(
b11011110101011011011111011101111 H*
b11011110101011011011111011101111 k-
xk'
b101 G(
b101 U)
b1 2(
b1 <)
b1 W)
b100 4(
b100 =)
b100 V)
b101000000000000100010011 =(
b101000000000000100010011 4*
b10 3(
b10 G)
b10 7*
b1010 +(
b1010 $*
b1010 ;*
b1010 >(
b1010 J)
b1010 k)
b1010 o)
b1010 3*
b1110 P)
b1110 q)
b100 6(
b100 I)
b100 p)
b100 5*
b1000 5(
b1000 H)
b1000 6*
b1000 |'
b1000 L(
b1000 +*
b1000 }'
b1000 ](
b1000 @*
b1100 z'
b1100 M(
b1100 ,*
b1100 {'
b1100 \(
b1100 A*
b1000001000000110110011 $(
b1000001000000110110011 K(
b1000001000000110110011 **
b1000001000000110110011 #(
b1000001000000110110011 ^(
b1000001000000110110011 h(
b1000001000000110110011 ()
b1000001000000110110011 ?*
b11011110101011011011111011101111 _$
b11011110101011011011111011101111 ='
b11011110101011011011111011101111 C'
b11011110101011011011111011101111 7
b11011110101011011011111011101111 ;%
b11011110101011011011111011101111 >'
b11011110101011011011111011101111 i-
xa$
b10100 =%
b10100 K&
b1 (%
b1 2&
b1 M&
b100 *%
b100 3&
b100 L&
b11100000000000100010011 3%
b11100000000000100010011 *'
b10 )%
b10 =&
b10 -'
b111 !%
b111 x&
b111 1'
b111 4%
b111 @&
b111 a&
b111 e&
b111 )'
b1011 F&
b1011 g&
b100 ,%
b100 ?&
b100 f&
b100 +'
b1000 +%
b1000 >&
b1000 ,'
b1000 r$
b1000 B%
b1000 !'
b1000 s$
b1000 S%
b1000 6'
b1100 p$
b1100 C%
b1100 "'
b1100 q$
b1100 R%
b1100 7'
b1000001000000110110011 x$
b1000001000000110110011 A%
b1000001000000110110011 ~&
b1000001000000110110011 w$
b1000001000000110110011 T%
b1000001000000110110011 ^%
b1000001000000110110011 |%
b1000001000000110110011 5'
b11011110101011011011111011101111 U
b11011110101011011011111011101111 3$
b11011110101011011011111011101111 9$
b11011110101011011011111011101111 >
b11011110101011011011111011101111 1"
b11011110101011011011111011101111 4$
b11011110101011011011111011101111 g-
xW
b101 3"
b101 A#
b1 |
b1 (#
b1 C#
b100 ~
b100 )#
b100 B#
b101000000000000100010011 )"
b101000000000000100010011 ~#
b10 }
b10 3#
b10 #$
b1010 u
b1010 n#
b1010 '$
b1010 *"
b1010 6#
b1010 W#
b1010 [#
b1010 }#
b1110 <#
b1110 ]#
b100 ""
b100 5#
b100 \#
b100 !$
b1000 !"
b1000 4#
b1000 "$
b1000 h
b1000 8"
b1000 u#
b1000 i
b1000 I"
b1000 ,$
b1100 f
b1100 9"
b1100 v#
b1100 g
b1100 H"
b1100 -$
b1000001000000110110011 n
b1000001000000110110011 7"
b1000001000000110110011 t#
b1000001000000110110011 m
b1000001000000110110011 J"
b1000001000000110110011 T"
b1000001000000110110011 r"
b1000001000000110110011 +$
b10000 N
b10000 i#
b10000 ($
b1100 9
b1100 A
b1100 w-
b1100 2"
b1100 j#
b1100 )$
b1100 B$
b10000 X$
b10000 s&
b10000 2'
b1100 2
b1100 K$
b1100 |-
b1100 <%
b1100 t&
b1100 3'
b1100 L'
b10000 b'
b10000 })
b10000 <*
b1100 +
b1100 U'
b1100 #.
b1100 F(
b1100 ~)
b1100 =*
b1100 V*
b10000 l*
b10000 )-
b10000 F-
b1100 $
b1100 _*
b1100 (.
b1100 P+
b1100 *-
b1100 G-
b1100 `-
1!
#50000
0!
#55000
b1111 r
b1111 K"
b1111 r#
0b
b1111 |$
b1111 U%
b1111 |&
0l$
b1111 ((
b1111 _(
b1111 (*
0v'
b1111 2+
b1111 i+
b1111 2-
0"+
b1111 R"
b1111 l"
0L"
b1111 \%
b1111 v%
0V%
b1111 f(
b1111 ")
0`(
b1111 p+
b1111 ,,
0j+
b10100 m*
b10100 _-
b10100 c'
b10100 U*
b10100 Y$
b10100 K'
b10100 O
b10100 A$
b0 q"
b0 S"
b0 e
b0 :"
b0 w#
b0 F"
b0 `
b0 >"
b0 {#
b0 B"
b0 p"
b0 ~"
b0 a
b0 ="
b0 z#
b0 C"
b0 o"
b0 }"
b0 ?#
b0 E#
b0 V#
b11011110101011011011111011101111 C
b11011110101011011011111011101111 0#
b11011110101011011011111011101111 _#
b11011110101011011011111011101111 d#
b11011110101011011011111011101111 D
b11011110101011011011111011101111 @"
b11011110101011011011111011101111 !#
b11011110101011011011111011101111 H$
b0 {%
b0 ]%
b0 o$
b0 D%
b0 #'
b0 P%
b0 j$
b0 H%
b0 ''
b0 L%
b0 z%
b0 *&
b0 k$
b0 G%
b0 &'
b0 M%
b0 y%
b0 )&
b0 I&
b0 O&
b0 `&
b11011110101011011011111011101111 M$
b11011110101011011011111011101111 :&
b11011110101011011011111011101111 i&
b11011110101011011011111011101111 n&
b11011110101011011011111011101111 N$
b11011110101011011011111011101111 J%
b11011110101011011011111011101111 +&
b11011110101011011011111011101111 R'
b0 ')
b0 g(
b0 y'
b0 N(
b0 -*
b0 Z(
b0 t'
b0 R(
b0 1*
b0 V(
b0 &)
b0 4)
b0 u'
b0 Q(
b0 0*
b0 W(
b0 %)
b0 3)
b0 S)
b0 Y)
b0 j)
b11011110101011011011111011101111 W'
b11011110101011011011111011101111 D)
b11011110101011011011111011101111 s)
b11011110101011011011111011101111 x)
b11011110101011011011111011101111 X'
b11011110101011011011111011101111 T(
b11011110101011011011111011101111 5)
b11011110101011011011111011101111 \*
b0 1,
b0 q+
b0 %+
b0 X+
b0 7-
b0 d+
b0 ~*
b0 \+
b0 ;-
b0 `+
b0 0,
b0 >,
b0 !+
b0 [+
b0 :-
b0 a+
b0 /,
b0 =,
b0 ],
b0 c,
b0 t,
b11011110101011011011111011101111 a*
b11011110101011011011111011101111 N,
b11011110101011011011111011101111 },
b11011110101011011011111011101111 $-
b11011110101011011011111011101111 b*
b11011110101011011011111011101111 ^+
b11011110101011011011111011101111 ?,
b11011110101011011011111011101111 f-
b1100 h
b1100 8"
b1100 u#
b1100 i
b1100 I"
b1100 ,$
b10000 f
b10000 9"
b10000 v#
b10000 g
b10000 H"
b10000 -$
b0 n
b0 7"
b0 t#
b0 m
b0 J"
b0 T"
b0 r"
b0 +$
0,"
b1000001000000110110011 )"
b1000001000000110110011 ~#
b11 }
b11 3#
b11 #$
b10 u
b10 n#
b10 '$
b1 v
b1 o#
b1 &$
b0 *"
b0 6#
b0 W#
b0 [#
b0 }#
b1000 <#
b1000 ]#
b1000 ""
b1000 5#
b1000 \#
b1000 !$
b1100 !"
b1100 4#
b1100 "$
b1110 3"
b1110 A#
b10 |
b10 (#
b10 C#
b1000 ~
b1000 )#
b1000 B#
b1 @
b1 5"
b1 n"
b1 X
b1 -#
b1 l#
b1 0$
b100 Y
b100 ,#
b100 /$
xP
b11011110101011011011111011101111 L
b11011110101011011011111011101111 =$
b11011110101011011011111011101111 C$
b1100 r$
b1100 B%
b1100 !'
b1100 s$
b1100 S%
b1100 6'
b10000 p$
b10000 C%
b10000 "'
b10000 q$
b10000 R%
b10000 7'
b0 x$
b0 A%
b0 ~&
b0 w$
b0 T%
b0 ^%
b0 |%
b0 5'
06%
b1000001000000110110011 3%
b1000001000000110110011 *'
b11 )%
b11 =&
b11 -'
b10 !%
b10 x&
b10 1'
b1 "%
b1 y&
b1 0'
b0 4%
b0 @&
b0 a&
b0 e&
b0 )'
b1000 F&
b1000 g&
b1000 ,%
b1000 ?&
b1000 f&
b1000 +'
b1100 +%
b1100 >&
b1100 ,'
b1011 =%
b1011 K&
b10 (%
b10 2&
b10 M&
b1000 *%
b1000 3&
b1000 L&
b1 J$
b1 ?%
b1 x%
b1 b$
b1 7&
b1 v&
b1 :'
b100 c$
b100 6&
b100 9'
xZ$
b11011110101011011011111011101111 V$
b11011110101011011011111011101111 G'
b11011110101011011011111011101111 M'
b1100 |'
b1100 L(
b1100 +*
b1100 }'
b1100 ](
b1100 @*
b10000 z'
b10000 M(
b10000 ,*
b10000 {'
b10000 \(
b10000 A*
b0 $(
b0 K(
b0 **
b0 #(
b0 ^(
b0 h(
b0 ()
b0 ?*
0@(
b1000001000000110110011 =(
b1000001000000110110011 4*
b11 3(
b11 G)
b11 7*
b10 +(
b10 $*
b10 ;*
b1 ,(
b1 %*
b1 :*
b0 >(
b0 J)
b0 k)
b0 o)
b0 3*
b1000 P)
b1000 q)
b1000 6(
b1000 I)
b1000 p)
b1000 5*
b1100 5(
b1100 H)
b1100 6*
b1110 G(
b1110 U)
b10 2(
b10 <)
b10 W)
b1000 4(
b1000 =)
b1000 V)
b1 T'
b1 I(
b1 $)
b1 l'
b1 A)
b1 "*
b1 D*
b100 m'
b100 @)
b100 C*
xd'
b11011110101011011011111011101111 `'
b11011110101011011011111011101111 Q*
b11011110101011011011111011101111 W*
b1100 (+
b1100 V+
b1100 5-
b1100 )+
b1100 g+
b1100 J-
b10000 &+
b10000 W+
b10000 6-
b10000 '+
b10000 f+
b10000 K-
b0 .+
b0 U+
b0 4-
b0 -+
b0 h+
b0 r+
b0 2,
b0 I-
0J+
b1000001000000110110011 G+
b1000001000000110110011 >-
b11 =+
b11 Q,
b11 A-
b10 5+
b10 .-
b10 E-
b1 6+
b1 /-
b1 D-
b0 H+
b0 T,
b0 u,
b0 y,
b0 =-
b1000 Z,
b1000 {,
b1000 @+
b1000 S,
b1000 z,
b1000 ?-
b1100 ?+
b1100 R,
b1100 @-
b1110 Q+
b1110 _,
b10 <+
b10 F,
b10 a,
b1000 >+
b1000 G,
b1000 `,
b1 ^*
b1 S+
b1 .,
b1 v*
b1 K,
b1 ,-
b1 N-
b100 w*
b100 J,
b100 M-
xn*
b11011110101011011011111011101111 j*
b11011110101011011011111011101111 [-
b11011110101011011011111011101111 a-
b10100 l*
b10100 )-
b10100 F-
b10000 $
b10000 _*
b10000 (.
b10000 P+
b10000 *-
b10000 G-
b10000 `-
b10100 b'
b10100 })
b10100 <*
b10000 +
b10000 U'
b10000 #.
b10000 F(
b10000 ~)
b10000 =*
b10000 V*
b10100 X$
b10100 s&
b10100 2'
b10000 2
b10000 K$
b10000 |-
b10000 <%
b10000 t&
b10000 3'
b10000 L'
b10100 N
b10100 i#
b10100 ($
b10000 9
b10000 A
b10000 w-
b10000 2"
b10000 j#
b10000 )$
b10000 B$
1!
#60000
0!
#65000
b11000 O
b11000 A$
b11000 Y$
b11000 K'
b11000 c'
b11000 U*
b11000 m*
b11000 _-
xd*
xc*
b100 q*
b100 T-
b100 X-
b1 p*
b1 U-
b1 Y-
b10 ^*
b10 S+
b10 .,
b10 v*
b10 K,
b10 ,-
b10 N-
b1000 w*
b1000 J,
b1000 M-
b1000 Q+
b1000 _,
b11 <+
b11 F,
b11 a,
b1100 >+
b1100 G,
b1100 `,
b1111 L+
b1111 U,
b1111 d,
b1111 <-
08+
b0 G+
b0 >-
b0 =+
b0 Q,
b0 A-
b0 5+
b0 .-
b0 E-
b0 6+
b0 /-
b0 D-
b1100 Z,
b1100 {,
b1100 @+
b1100 S,
b1100 z,
b1100 ?-
b10000 ?+
b10000 R,
b10000 @-
b10000 (+
b10000 V+
b10000 5-
b10000 )+
b10000 g+
b10000 J-
b10100 &+
b10100 W+
b10100 6-
b10100 '+
b10100 f+
b10100 K-
xZ'
xY'
b100 g'
b100 J*
b100 N*
b1 f'
b1 K*
b1 O*
b10 T'
b10 I(
b10 $)
b10 l'
b10 A)
b10 "*
b10 D*
b1000 m'
b1000 @)
b1000 C*
b1000 G(
b1000 U)
b11 2(
b11 <)
b11 W)
b1100 4(
b1100 =)
b1100 V)
b1111 B(
b1111 K)
b1111 Z)
b1111 2*
0.(
b0 =(
b0 4*
b0 3(
b0 G)
b0 7*
b0 +(
b0 $*
b0 ;*
b0 ,(
b0 %*
b0 :*
b1100 P)
b1100 q)
b1100 6(
b1100 I)
b1100 p)
b1100 5*
b10000 5(
b10000 H)
b10000 6*
b10000 |'
b10000 L(
b10000 +*
b10000 }'
b10000 ](
b10000 @*
b10100 z'
b10100 M(
b10100 ,*
b10100 {'
b10100 \(
b10100 A*
xP$
xO$
b100 ]$
b100 @'
b100 D'
b1 \$
b1 A'
b1 E'
b10 J$
b10 ?%
b10 x%
b10 b$
b10 7&
b10 v&
b10 :'
b1000 c$
b1000 6&
b1000 9'
b1000 =%
b1000 K&
b11 (%
b11 2&
b11 M&
b1100 *%
b1100 3&
b1100 L&
b1111 8%
b1111 A&
b1111 P&
b1111 ('
0$%
b0 3%
b0 *'
b0 )%
b0 =&
b0 -'
b0 !%
b0 x&
b0 1'
b0 "%
b0 y&
b0 0'
b1100 F&
b1100 g&
b1100 ,%
b1100 ?&
b1100 f&
b1100 +'
b10000 +%
b10000 >&
b10000 ,'
b10000 r$
b10000 B%
b10000 !'
b10000 s$
b10000 S%
b10000 6'
b10100 p$
b10100 C%
b10100 "'
b10100 q$
b10100 R%
b10100 7'
xF
xE
b100 S
b100 6$
b100 :$
b1 R
b1 7$
b1 ;$
b10 @
b10 5"
b10 n"
b10 X
b10 -#
b10 l#
b10 0$
b1000 Y
b1000 ,#
b1000 /$
b1000 3"
b1000 A#
b11 |
b11 (#
b11 C#
b1100 ~
b1100 )#
b1100 B#
b1111 ."
b1111 7#
b1111 F#
b1111 |#
0x
b0 )"
b0 ~#
b0 }
b0 3#
b0 #$
b0 u
b0 n#
b0 '$
b0 v
b0 o#
b0 &$
b1100 <#
b1100 ]#
b1100 ""
b1100 5#
b1100 \#
b1100 !$
b10000 !"
b10000 4#
b10000 "$
b10000 h
b10000 8"
b10000 u#
b10000 i
b10000 I"
b10000 ,$
b10100 f
b10100 9"
b10100 v#
b10100 g
b10100 H"
b10100 -$
b11000 N
b11000 i#
b11000 ($
b10100 9
b10100 A
b10100 w-
b10100 2"
b10100 j#
b10100 )$
b10100 B$
b11000 X$
b11000 s&
b11000 2'
b10100 2
b10100 K$
b10100 |-
b10100 <%
b10100 t&
b10100 3'
b10100 L'
b11000 b'
b11000 })
b11000 <*
b10100 +
b10100 U'
b10100 #.
b10100 F(
b10100 ~)
b10100 =*
b10100 V*
b11000 l*
b11000 )-
b11000 F-
b10100 $
b10100 _*
b10100 (.
b10100 P+
b10100 *-
b10100 G-
b10100 `-
1!
#70000
0!
#75000
b11100 m*
b11100 _-
b11100 c'
b11100 U*
b11100 Y$
b11100 K'
b11100 O
b11100 A$
b10100 h
b10100 8"
b10100 u#
b10100 i
b10100 I"
b10100 ,$
b11000 f
b11000 9"
b11000 v#
b11000 g
b11000 H"
b11000 -$
b10000 <#
b10000 ]#
b10000 ""
b10000 5#
b10000 \#
b10000 !$
b10100 !"
b10100 4#
b10100 "$
b1100 3"
b1100 A#
0w
b0 |
b0 (#
b0 C#
b10000 ~
b10000 )#
b10000 B#
b11 @
b11 5"
b11 n"
b11 X
b11 -#
b11 l#
b11 0$
b1100 Y
b1100 ,#
b1100 /$
b1000 S
b1000 6$
b1000 :$
b10 R
b10 7$
b10 ;$
b100 J
b100 >$
b100 D$
b1 H
b1 A"
b1 "#
b1 G$
b1 I
b1 m#
b1 ?$
b1 E$
b10100 r$
b10100 B%
b10100 !'
b10100 s$
b10100 S%
b10100 6'
b11000 p$
b11000 C%
b11000 "'
b11000 q$
b11000 R%
b11000 7'
b10000 F&
b10000 g&
b10000 ,%
b10000 ?&
b10000 f&
b10000 +'
b10100 +%
b10100 >&
b10100 ,'
b1100 =%
b1100 K&
0#%
b0 (%
b0 2&
b0 M&
b10000 *%
b10000 3&
b10000 L&
b11 J$
b11 ?%
b11 x%
b11 b$
b11 7&
b11 v&
b11 :'
b1100 c$
b1100 6&
b1100 9'
b1000 ]$
b1000 @'
b1000 D'
b10 \$
b10 A'
b10 E'
b100 T$
b100 H'
b100 N'
b1 R$
b1 K%
b1 ,&
b1 Q'
b1 S$
b1 w&
b1 I'
b1 O'
b10100 |'
b10100 L(
b10100 +*
b10100 }'
b10100 ](
b10100 @*
b11000 z'
b11000 M(
b11000 ,*
b11000 {'
b11000 \(
b11000 A*
b10000 P)
b10000 q)
b10000 6(
b10000 I)
b10000 p)
b10000 5*
b10100 5(
b10100 H)
b10100 6*
b1100 G(
b1100 U)
0-(
b0 2(
b0 <)
b0 W)
b10000 4(
b10000 =)
b10000 V)
b11 T'
b11 I(
b11 $)
b11 l'
b11 A)
b11 "*
b11 D*
b1100 m'
b1100 @)
b1100 C*
b1000 g'
b1000 J*
b1000 N*
b10 f'
b10 K*
b10 O*
b100 ^'
b100 R*
b100 X*
b1 \'
b1 U(
b1 6)
b1 [*
b1 ]'
b1 #*
b1 S*
b1 Y*
b10100 (+
b10100 V+
b10100 5-
b10100 )+
b10100 g+
b10100 J-
b11000 &+
b11000 W+
b11000 6-
b11000 '+
b11000 f+
b11000 K-
b10000 Z,
b10000 {,
b10000 @+
b10000 S,
b10000 z,
b10000 ?-
b10100 ?+
b10100 R,
b10100 @-
b1100 Q+
b1100 _,
07+
b0 <+
b0 F,
b0 a,
b10000 >+
b10000 G,
b10000 `,
b11 ^*
b11 S+
b11 .,
b11 v*
b11 K,
b11 ,-
b11 N-
b1100 w*
b1100 J,
b1100 M-
b1000 q*
b1000 T-
b1000 X-
b10 p*
b10 U-
b10 Y-
b100 h*
b100 \-
b100 b-
b1 f*
b1 _+
b1 @,
b1 e-
b1 g*
b1 --
b1 ]-
b1 c-
b11100 l*
b11100 )-
b11100 F-
b11000 $
b11000 _*
b11000 (.
b11000 P+
b11000 *-
b11000 G-
b11000 `-
b11100 b'
b11100 })
b11100 <*
b11000 +
b11000 U'
b11000 #.
b11000 F(
b11000 ~)
b11000 =*
b11000 V*
b11100 X$
b11100 s&
b11100 2'
b11000 2
b11000 K$
b11000 |-
b11000 <%
b11000 t&
b11000 3'
b11000 L'
b11100 N
b11100 i#
b11100 ($
b11000 9
b11000 A
b11000 w-
b11000 2"
b11000 j#
b11000 )$
b11000 B$
1!
#80000
0!
#85000
b100000 O
b100000 A$
b100000 Y$
b100000 K'
b100000 c'
b100000 U*
b100000 m*
b100000 _-
b1000 h*
b1000 \-
b1000 b-
b10 f*
b10 _+
b10 @,
b10 e-
b10 g*
b10 --
b10 ]-
b10 c-
b1100 q*
b1100 T-
b1100 X-
b11 p*
b11 U-
b11 Y-
0u*
b0 ^*
b0 S+
b0 .,
b0 v*
b0 K,
b0 ,-
b0 N-
b10000 w*
b10000 J,
b10000 M-
b10000 Q+
b10000 _,
b10100 >+
b10100 G,
b10100 `,
b10100 Z,
b10100 {,
b10100 @+
b10100 S,
b10100 z,
b10100 ?-
b11000 ?+
b11000 R,
b11000 @-
b11000 (+
b11000 V+
b11000 5-
b11000 )+
b11000 g+
b11000 J-
b11100 &+
b11100 W+
b11100 6-
b11100 '+
b11100 f+
b11100 K-
b1000 ^'
b1000 R*
b1000 X*
b10 \'
b10 U(
b10 6)
b10 [*
b10 ]'
b10 #*
b10 S*
b10 Y*
b1100 g'
b1100 J*
b1100 N*
b11 f'
b11 K*
b11 O*
0k'
b0 T'
b0 I(
b0 $)
b0 l'
b0 A)
b0 "*
b0 D*
b10000 m'
b10000 @)
b10000 C*
b10000 G(
b10000 U)
b10100 4(
b10100 =)
b10100 V)
b10100 P)
b10100 q)
b10100 6(
b10100 I)
b10100 p)
b10100 5*
b11000 5(
b11000 H)
b11000 6*
b11000 |'
b11000 L(
b11000 +*
b11000 }'
b11000 ](
b11000 @*
b11100 z'
b11100 M(
b11100 ,*
b11100 {'
b11100 \(
b11100 A*
b1000 T$
b1000 H'
b1000 N'
b10 R$
b10 K%
b10 ,&
b10 Q'
b10 S$
b10 w&
b10 I'
b10 O'
b1100 ]$
b1100 @'
b1100 D'
b11 \$
b11 A'
b11 E'
0a$
b0 J$
b0 ?%
b0 x%
b0 b$
b0 7&
b0 v&
b0 :'
b10000 c$
b10000 6&
b10000 9'
b10000 =%
b10000 K&
b10100 *%
b10100 3&
b10100 L&
b10100 F&
b10100 g&
b10100 ,%
b10100 ?&
b10100 f&
b10100 +'
b11000 +%
b11000 >&
b11000 ,'
b11000 r$
b11000 B%
b11000 !'
b11000 s$
b11000 S%
b11000 6'
b11100 p$
b11100 C%
b11100 "'
b11100 q$
b11100 R%
b11100 7'
b1000 J
b1000 >$
b1000 D$
b10 H
b10 A"
b10 "#
b10 G$
b10 I
b10 m#
b10 ?$
b10 E$
b1100 S
b1100 6$
b1100 :$
b11 R
b11 7$
b11 ;$
0W
b0 @
b0 5"
b0 n"
b0 X
b0 -#
b0 l#
b0 0$
b10000 Y
b10000 ,#
b10000 /$
b10000 3"
b10000 A#
b10100 ~
b10100 )#
b10100 B#
b10100 <#
b10100 ]#
b10100 ""
b10100 5#
b10100 \#
b10100 !$
b11000 !"
b11000 4#
b11000 "$
b11000 h
b11000 8"
b11000 u#
b11000 i
b11000 I"
b11000 ,$
b11100 f
b11100 9"
b11100 v#
b11100 g
b11100 H"
b11100 -$
b100000 N
b100000 i#
b100000 ($
b11100 9
b11100 A
b11100 w-
b11100 2"
b11100 j#
b11100 )$
b11100 B$
b100000 X$
b100000 s&
b100000 2'
b11100 2
b11100 K$
b11100 |-
b11100 <%
b11100 t&
b11100 3'
b11100 L'
b100000 b'
b100000 })
b100000 <*
b11100 +
b11100 U'
b11100 #.
b11100 F(
b11100 ~)
b11100 =*
b11100 V*
b100000 l*
b100000 )-
b100000 F-
b11100 $
b11100 _*
b11100 (.
b11100 P+
b11100 *-
b11100 G-
b11100 `-
1!
#90000
0!
#95000
b100100 m*
b100100 _-
b100100 c'
b100100 U*
b100100 Y$
b100100 K'
b100100 O
b100100 A$
b11100 h
b11100 8"
b11100 u#
b11100 i
b11100 I"
b11100 ,$
b100000 f
b100000 9"
b100000 v#
b100000 g
b100000 H"
b100000 -$
b11000 <#
b11000 ]#
b11000 ""
b11000 5#
b11000 \#
b11000 !$
b11100 !"
b11100 4#
b11100 "$
b10100 3"
b10100 A#
b11000 ~
b11000 )#
b11000 B#
b10100 Y
b10100 ,#
b10100 /$
0P
b10000 S
b10000 6$
b10000 :$
b0 R
b0 7$
b0 ;$
b1100 J
b1100 >$
b1100 D$
b11 H
b11 A"
b11 "#
b11 G$
b11 I
b11 m#
b11 ?$
b11 E$
b11100 r$
b11100 B%
b11100 !'
b11100 s$
b11100 S%
b11100 6'
b100000 p$
b100000 C%
b100000 "'
b100000 q$
b100000 R%
b100000 7'
b11000 F&
b11000 g&
b11000 ,%
b11000 ?&
b11000 f&
b11000 +'
b11100 +%
b11100 >&
b11100 ,'
b10100 =%
b10100 K&
b11000 *%
b11000 3&
b11000 L&
b10100 c$
b10100 6&
b10100 9'
0Z$
b10000 ]$
b10000 @'
b10000 D'
b0 \$
b0 A'
b0 E'
b1100 T$
b1100 H'
b1100 N'
b11 R$
b11 K%
b11 ,&
b11 Q'
b11 S$
b11 w&
b11 I'
b11 O'
b11100 |'
b11100 L(
b11100 +*
b11100 }'
b11100 ](
b11100 @*
b100000 z'
b100000 M(
b100000 ,*
b100000 {'
b100000 \(
b100000 A*
b11000 P)
b11000 q)
b11000 6(
b11000 I)
b11000 p)
b11000 5*
b11100 5(
b11100 H)
b11100 6*
b10100 G(
b10100 U)
b11000 4(
b11000 =)
b11000 V)
b10100 m'
b10100 @)
b10100 C*
0d'
b10000 g'
b10000 J*
b10000 N*
b0 f'
b0 K*
b0 O*
b1100 ^'
b1100 R*
b1100 X*
b11 \'
b11 U(
b11 6)
b11 [*
b11 ]'
b11 #*
b11 S*
b11 Y*
b11100 (+
b11100 V+
b11100 5-
b11100 )+
b11100 g+
b11100 J-
b100000 &+
b100000 W+
b100000 6-
b100000 '+
b100000 f+
b100000 K-
b11000 Z,
b11000 {,
b11000 @+
b11000 S,
b11000 z,
b11000 ?-
b11100 ?+
b11100 R,
b11100 @-
b10100 Q+
b10100 _,
b11000 >+
b11000 G,
b11000 `,
b10100 w*
b10100 J,
b10100 M-
0n*
b10000 q*
b10000 T-
b10000 X-
b0 p*
b0 U-
b0 Y-
b1100 h*
b1100 \-
b1100 b-
b11 f*
b11 _+
b11 @,
b11 e-
b11 g*
b11 --
b11 ]-
b11 c-
b100100 l*
b100100 )-
b100100 F-
b100000 $
b100000 _*
b100000 (.
b100000 P+
b100000 *-
b100000 G-
b100000 `-
b100100 b'
b100100 })
b100100 <*
b100000 +
b100000 U'
b100000 #.
b100000 F(
b100000 ~)
b100000 =*
b100000 V*
b100100 X$
b100100 s&
b100100 2'
b100000 2
b100000 K$
b100000 |-
b100000 <%
b100000 t&
b100000 3'
b100000 L'
b100100 N
b100100 i#
b100100 ($
b100000 9
b100000 A
b100000 w-
b100000 2"
b100000 j#
b100000 )$
b100000 B$
1!
#100000
0!
#105000
b101000 O
b101000 A$
b101000 Y$
b101000 K'
b101000 c'
b101000 U*
b101000 m*
b101000 _-
0d*
0c*
b10000 h*
b10000 \-
b10000 b-
b0 f*
b0 _+
b0 @,
b0 e-
b0 g*
b0 --
b0 ]-
b0 c-
b10100 q*
b10100 T-
b10100 X-
b11000 w*
b11000 J,
b11000 M-
b11000 Q+
b11000 _,
b11100 >+
b11100 G,
b11100 `,
b11100 Z,
b11100 {,
b11100 @+
b11100 S,
b11100 z,
b11100 ?-
b100000 ?+
b100000 R,
b100000 @-
b100000 (+
b100000 V+
b100000 5-
b100000 )+
b100000 g+
b100000 J-
b100100 &+
b100100 W+
b100100 6-
b100100 '+
b100100 f+
b100100 K-
0Z'
0Y'
b10000 ^'
b10000 R*
b10000 X*
b0 \'
b0 U(
b0 6)
b0 [*
b0 ]'
b0 #*
b0 S*
b0 Y*
b10100 g'
b10100 J*
b10100 N*
b11000 m'
b11000 @)
b11000 C*
b11000 G(
b11000 U)
b11100 4(
b11100 =)
b11100 V)
b11100 P)
b11100 q)
b11100 6(
b11100 I)
b11100 p)
b11100 5*
b100000 5(
b100000 H)
b100000 6*
b100000 |'
b100000 L(
b100000 +*
b100000 }'
b100000 ](
b100000 @*
b100100 z'
b100100 M(
b100100 ,*
b100100 {'
b100100 \(
b100100 A*
0P$
0O$
b10000 T$
b10000 H'
b10000 N'
b0 R$
b0 K%
b0 ,&
b0 Q'
b0 S$
b0 w&
b0 I'
b0 O'
b10100 ]$
b10100 @'
b10100 D'
b11000 c$
b11000 6&
b11000 9'
b11000 =%
b11000 K&
b11100 *%
b11100 3&
b11100 L&
b11100 F&
b11100 g&
b11100 ,%
b11100 ?&
b11100 f&
b11100 +'
b100000 +%
b100000 >&
b100000 ,'
b100000 r$
b100000 B%
b100000 !'
b100000 s$
b100000 S%
b100000 6'
b100100 p$
b100100 C%
b100100 "'
b100100 q$
b100100 R%
b100100 7'
0F
0E
b10000 J
b10000 >$
b10000 D$
b0 H
b0 A"
b0 "#
b0 G$
b0 I
b0 m#
b0 ?$
b0 E$
b10100 S
b10100 6$
b10100 :$
b11000 Y
b11000 ,#
b11000 /$
b11000 3"
b11000 A#
b11100 ~
b11100 )#
b11100 B#
b11100 <#
b11100 ]#
b11100 ""
b11100 5#
b11100 \#
b11100 !$
b100000 !"
b100000 4#
b100000 "$
b100000 h
b100000 8"
b100000 u#
b100000 i
b100000 I"
b100000 ,$
b100100 f
b100100 9"
b100100 v#
b100100 g
b100100 H"
b100100 -$
b101000 N
b101000 i#
b101000 ($
b100100 9
b100100 A
b100100 w-
b100100 2"
b100100 j#
b100100 )$
b100100 B$
b101000 X$
b101000 s&
b101000 2'
b100100 2
b100100 K$
b100100 |-
b100100 <%
b100100 t&
b100100 3'
b100100 L'
b101000 b'
b101000 })
b101000 <*
b100100 +
b100100 U'
b100100 #.
b100100 F(
b100100 ~)
b100100 =*
b100100 V*
b101000 l*
b101000 )-
b101000 F-
b100100 $
b100100 _*
b100100 (.
b100100 P+
b100100 *-
b100100 G-
b100100 `-
1!
#110000
0!
#115000
b101100 m*
b101100 _-
b101100 c'
b101100 U*
b101100 Y$
b101100 K'
b101100 O
b101100 A$
b100100 h
b100100 8"
b100100 u#
b100100 i
b100100 I"
b100100 ,$
b101000 f
b101000 9"
b101000 v#
b101000 g
b101000 H"
b101000 -$
b100000 <#
b100000 ]#
b100000 ""
b100000 5#
b100000 \#
b100000 !$
b100100 !"
b100100 4#
b100100 "$
b11100 3"
b11100 A#
b100000 ~
b100000 )#
b100000 B#
b11100 Y
b11100 ,#
b11100 /$
b11000 S
b11000 6$
b11000 :$
b10100 J
b10100 >$
b10100 D$
b100100 r$
b100100 B%
b100100 !'
b100100 s$
b100100 S%
b100100 6'
b101000 p$
b101000 C%
b101000 "'
b101000 q$
b101000 R%
b101000 7'
b100000 F&
b100000 g&
b100000 ,%
b100000 ?&
b100000 f&
b100000 +'
b100100 +%
b100100 >&
b100100 ,'
b11100 =%
b11100 K&
b100000 *%
b100000 3&
b100000 L&
b11100 c$
b11100 6&
b11100 9'
b11000 ]$
b11000 @'
b11000 D'
b10100 T$
b10100 H'
b10100 N'
b100100 |'
b100100 L(
b100100 +*
b100100 }'
b100100 ](
b100100 @*
b101000 z'
b101000 M(
b101000 ,*
b101000 {'
b101000 \(
b101000 A*
b100000 P)
b100000 q)
b100000 6(
b100000 I)
b100000 p)
b100000 5*
b100100 5(
b100100 H)
b100100 6*
b11100 G(
b11100 U)
b100000 4(
b100000 =)
b100000 V)
b11100 m'
b11100 @)
b11100 C*
b11000 g'
b11000 J*
b11000 N*
b10100 ^'
b10100 R*
b10100 X*
b100100 (+
b100100 V+
b100100 5-
b100100 )+
b100100 g+
b100100 J-
b101000 &+
b101000 W+
b101000 6-
b101000 '+
b101000 f+
b101000 K-
b100000 Z,
b100000 {,
b100000 @+
b100000 S,
b100000 z,
b100000 ?-
b100100 ?+
b100100 R,
b100100 @-
b11100 Q+
b11100 _,
b100000 >+
b100000 G,
b100000 `,
b11100 w*
b11100 J,
b11100 M-
b11000 q*
b11000 T-
b11000 X-
b10100 h*
b10100 \-
b10100 b-
b101100 l*
b101100 )-
b101100 F-
b101000 $
b101000 _*
b101000 (.
b101000 P+
b101000 *-
b101000 G-
b101000 `-
b101100 b'
b101100 })
b101100 <*
b101000 +
b101000 U'
b101000 #.
b101000 F(
b101000 ~)
b101000 =*
b101000 V*
b101100 X$
b101100 s&
b101100 2'
b101000 2
b101000 K$
b101000 |-
b101000 <%
b101000 t&
b101000 3'
b101000 L'
b101100 N
b101100 i#
b101100 ($
b101000 9
b101000 A
b101000 w-
b101000 2"
b101000 j#
b101000 )$
b101000 B$
1!
#120000
0!
#125000
b110000 O
b110000 A$
b110000 Y$
b110000 K'
b110000 c'
b110000 U*
b110000 m*
b110000 _-
b11000 h*
b11000 \-
b11000 b-
b11100 q*
b11100 T-
b11100 X-
b100000 w*
b100000 J,
b100000 M-
b100000 Q+
b100000 _,
b100100 >+
b100100 G,
b100100 `,
b100100 Z,
b100100 {,
b100100 @+
b100100 S,
b100100 z,
b100100 ?-
b101000 ?+
b101000 R,
b101000 @-
b101000 (+
b101000 V+
b101000 5-
b101000 )+
b101000 g+
b101000 J-
b101100 &+
b101100 W+
b101100 6-
b101100 '+
b101100 f+
b101100 K-
b11000 ^'
b11000 R*
b11000 X*
b11100 g'
b11100 J*
b11100 N*
b100000 m'
b100000 @)
b100000 C*
b100000 G(
b100000 U)
b100100 4(
b100100 =)
b100100 V)
b100100 P)
b100100 q)
b100100 6(
b100100 I)
b100100 p)
b100100 5*
b101000 5(
b101000 H)
b101000 6*
b101000 |'
b101000 L(
b101000 +*
b101000 }'
b101000 ](
b101000 @*
b101100 z'
b101100 M(
b101100 ,*
b101100 {'
b101100 \(
b101100 A*
b11000 T$
b11000 H'
b11000 N'
b11100 ]$
b11100 @'
b11100 D'
b100000 c$
b100000 6&
b100000 9'
b100000 =%
b100000 K&
b100100 *%
b100100 3&
b100100 L&
b100100 F&
b100100 g&
b100100 ,%
b100100 ?&
b100100 f&
b100100 +'
b101000 +%
b101000 >&
b101000 ,'
b101000 r$
b101000 B%
b101000 !'
b101000 s$
b101000 S%
b101000 6'
b101100 p$
b101100 C%
b101100 "'
b101100 q$
b101100 R%
b101100 7'
b11000 J
b11000 >$
b11000 D$
b11100 S
b11100 6$
b11100 :$
b100000 Y
b100000 ,#
b100000 /$
b100000 3"
b100000 A#
b100100 ~
b100100 )#
b100100 B#
b100100 <#
b100100 ]#
b100100 ""
b100100 5#
b100100 \#
b100100 !$
b101000 !"
b101000 4#
b101000 "$
b101000 h
b101000 8"
b101000 u#
b101000 i
b101000 I"
b101000 ,$
b101100 f
b101100 9"
b101100 v#
b101100 g
b101100 H"
b101100 -$
b110000 N
b110000 i#
b110000 ($
b101100 9
b101100 A
b101100 w-
b101100 2"
b101100 j#
b101100 )$
b101100 B$
b110000 X$
b110000 s&
b110000 2'
b101100 2
b101100 K$
b101100 |-
b101100 <%
b101100 t&
b101100 3'
b101100 L'
b110000 b'
b110000 })
b110000 <*
b101100 +
b101100 U'
b101100 #.
b101100 F(
b101100 ~)
b101100 =*
b101100 V*
b110000 l*
b110000 )-
b110000 F-
b101100 $
b101100 _*
b101100 (.
b101100 P+
b101100 *-
b101100 G-
b101100 `-
1!
#130000
0!
#135000
b110100 m*
b110100 _-
b110100 c'
b110100 U*
b110100 Y$
b110100 K'
b110100 O
b110100 A$
b101100 h
b101100 8"
b101100 u#
b101100 i
b101100 I"
b101100 ,$
b110000 f
b110000 9"
b110000 v#
b110000 g
b110000 H"
b110000 -$
b101000 <#
b101000 ]#
b101000 ""
b101000 5#
b101000 \#
b101000 !$
b101100 !"
b101100 4#
b101100 "$
b100100 3"
b100100 A#
b101000 ~
b101000 )#
b101000 B#
b100100 Y
b100100 ,#
b100100 /$
b100000 S
b100000 6$
b100000 :$
b11100 J
b11100 >$
b11100 D$
b101100 r$
b101100 B%
b101100 !'
b101100 s$
b101100 S%
b101100 6'
b110000 p$
b110000 C%
b110000 "'
b110000 q$
b110000 R%
b110000 7'
b101000 F&
b101000 g&
b101000 ,%
b101000 ?&
b101000 f&
b101000 +'
b101100 +%
b101100 >&
b101100 ,'
b100100 =%
b100100 K&
b101000 *%
b101000 3&
b101000 L&
b100100 c$
b100100 6&
b100100 9'
b100000 ]$
b100000 @'
b100000 D'
b11100 T$
b11100 H'
b11100 N'
b101100 |'
b101100 L(
b101100 +*
b101100 }'
b101100 ](
b101100 @*
b110000 z'
b110000 M(
b110000 ,*
b110000 {'
b110000 \(
b110000 A*
b101000 P)
b101000 q)
b101000 6(
b101000 I)
b101000 p)
b101000 5*
b101100 5(
b101100 H)
b101100 6*
b100100 G(
b100100 U)
b101000 4(
b101000 =)
b101000 V)
b100100 m'
b100100 @)
b100100 C*
b100000 g'
b100000 J*
b100000 N*
b11100 ^'
b11100 R*
b11100 X*
b101100 (+
b101100 V+
b101100 5-
b101100 )+
b101100 g+
b101100 J-
b110000 &+
b110000 W+
b110000 6-
b110000 '+
b110000 f+
b110000 K-
b101000 Z,
b101000 {,
b101000 @+
b101000 S,
b101000 z,
b101000 ?-
b101100 ?+
b101100 R,
b101100 @-
b100100 Q+
b100100 _,
b101000 >+
b101000 G,
b101000 `,
b100100 w*
b100100 J,
b100100 M-
b100000 q*
b100000 T-
b100000 X-
b11100 h*
b11100 \-
b11100 b-
b110100 l*
b110100 )-
b110100 F-
b110000 $
b110000 _*
b110000 (.
b110000 P+
b110000 *-
b110000 G-
b110000 `-
b110100 b'
b110100 })
b110100 <*
b110000 +
b110000 U'
b110000 #.
b110000 F(
b110000 ~)
b110000 =*
b110000 V*
b110100 X$
b110100 s&
b110100 2'
b110000 2
b110000 K$
b110000 |-
b110000 <%
b110000 t&
b110000 3'
b110000 L'
b110100 N
b110100 i#
b110100 ($
b110000 9
b110000 A
b110000 w-
b110000 2"
b110000 j#
b110000 )$
b110000 B$
1!
#140000
0!
#145000
b111000 O
b111000 A$
b111000 Y$
b111000 K'
b111000 c'
b111000 U*
b111000 m*
b111000 _-
b100000 h*
b100000 \-
b100000 b-
b100100 q*
b100100 T-
b100100 X-
b101000 w*
b101000 J,
b101000 M-
b101000 Q+
b101000 _,
b101100 >+
b101100 G,
b101100 `,
b101100 Z,
b101100 {,
b101100 @+
b101100 S,
b101100 z,
b101100 ?-
b110000 ?+
b110000 R,
b110000 @-
b110000 (+
b110000 V+
b110000 5-
b110000 )+
b110000 g+
b110000 J-
b110100 &+
b110100 W+
b110100 6-
b110100 '+
b110100 f+
b110100 K-
b100000 ^'
b100000 R*
b100000 X*
b100100 g'
b100100 J*
b100100 N*
b101000 m'
b101000 @)
b101000 C*
b101000 G(
b101000 U)
b101100 4(
b101100 =)
b101100 V)
b101100 P)
b101100 q)
b101100 6(
b101100 I)
b101100 p)
b101100 5*
b110000 5(
b110000 H)
b110000 6*
b110000 |'
b110000 L(
b110000 +*
b110000 }'
b110000 ](
b110000 @*
b110100 z'
b110100 M(
b110100 ,*
b110100 {'
b110100 \(
b110100 A*
b100000 T$
b100000 H'
b100000 N'
b100100 ]$
b100100 @'
b100100 D'
b101000 c$
b101000 6&
b101000 9'
b101000 =%
b101000 K&
b101100 *%
b101100 3&
b101100 L&
b101100 F&
b101100 g&
b101100 ,%
b101100 ?&
b101100 f&
b101100 +'
b110000 +%
b110000 >&
b110000 ,'
b110000 r$
b110000 B%
b110000 !'
b110000 s$
b110000 S%
b110000 6'
b110100 p$
b110100 C%
b110100 "'
b110100 q$
b110100 R%
b110100 7'
b100000 J
b100000 >$
b100000 D$
b100100 S
b100100 6$
b100100 :$
b101000 Y
b101000 ,#
b101000 /$
b101000 3"
b101000 A#
b101100 ~
b101100 )#
b101100 B#
b101100 <#
b101100 ]#
b101100 ""
b101100 5#
b101100 \#
b101100 !$
b110000 !"
b110000 4#
b110000 "$
b110000 h
b110000 8"
b110000 u#
b110000 i
b110000 I"
b110000 ,$
b110100 f
b110100 9"
b110100 v#
b110100 g
b110100 H"
b110100 -$
b111000 N
b111000 i#
b111000 ($
b110100 9
b110100 A
b110100 w-
b110100 2"
b110100 j#
b110100 )$
b110100 B$
b111000 X$
b111000 s&
b111000 2'
b110100 2
b110100 K$
b110100 |-
b110100 <%
b110100 t&
b110100 3'
b110100 L'
b111000 b'
b111000 })
b111000 <*
b110100 +
b110100 U'
b110100 #.
b110100 F(
b110100 ~)
b110100 =*
b110100 V*
b111000 l*
b111000 )-
b111000 F-
b110100 $
b110100 _*
b110100 (.
b110100 P+
b110100 *-
b110100 G-
b110100 `-
1!
#150000
0!
#155000
b111100 m*
b111100 _-
b111100 c'
b111100 U*
b111100 Y$
b111100 K'
b111100 O
b111100 A$
b110100 h
b110100 8"
b110100 u#
b110100 i
b110100 I"
b110100 ,$
b111000 f
b111000 9"
b111000 v#
b111000 g
b111000 H"
b111000 -$
b110000 <#
b110000 ]#
b110000 ""
b110000 5#
b110000 \#
b110000 !$
b110100 !"
b110100 4#
b110100 "$
b101100 3"
b101100 A#
b110000 ~
b110000 )#
b110000 B#
b101100 Y
b101100 ,#
b101100 /$
b101000 S
b101000 6$
b101000 :$
b100100 J
b100100 >$
b100100 D$
b110100 r$
b110100 B%
b110100 !'
b110100 s$
b110100 S%
b110100 6'
b111000 p$
b111000 C%
b111000 "'
b111000 q$
b111000 R%
b111000 7'
b110000 F&
b110000 g&
b110000 ,%
b110000 ?&
b110000 f&
b110000 +'
b110100 +%
b110100 >&
b110100 ,'
b101100 =%
b101100 K&
b110000 *%
b110000 3&
b110000 L&
b101100 c$
b101100 6&
b101100 9'
b101000 ]$
b101000 @'
b101000 D'
b100100 T$
b100100 H'
b100100 N'
b110100 |'
b110100 L(
b110100 +*
b110100 }'
b110100 ](
b110100 @*
b111000 z'
b111000 M(
b111000 ,*
b111000 {'
b111000 \(
b111000 A*
b110000 P)
b110000 q)
b110000 6(
b110000 I)
b110000 p)
b110000 5*
b110100 5(
b110100 H)
b110100 6*
b101100 G(
b101100 U)
b110000 4(
b110000 =)
b110000 V)
b101100 m'
b101100 @)
b101100 C*
b101000 g'
b101000 J*
b101000 N*
b100100 ^'
b100100 R*
b100100 X*
b110100 (+
b110100 V+
b110100 5-
b110100 )+
b110100 g+
b110100 J-
b111000 &+
b111000 W+
b111000 6-
b111000 '+
b111000 f+
b111000 K-
b110000 Z,
b110000 {,
b110000 @+
b110000 S,
b110000 z,
b110000 ?-
b110100 ?+
b110100 R,
b110100 @-
b101100 Q+
b101100 _,
b110000 >+
b110000 G,
b110000 `,
b101100 w*
b101100 J,
b101100 M-
b101000 q*
b101000 T-
b101000 X-
b100100 h*
b100100 \-
b100100 b-
b111100 l*
b111100 )-
b111100 F-
b111000 $
b111000 _*
b111000 (.
b111000 P+
b111000 *-
b111000 G-
b111000 `-
b111100 b'
b111100 })
b111100 <*
b111000 +
b111000 U'
b111000 #.
b111000 F(
b111000 ~)
b111000 =*
b111000 V*
b111100 X$
b111100 s&
b111100 2'
b111000 2
b111000 K$
b111000 |-
b111000 <%
b111000 t&
b111000 3'
b111000 L'
b111100 N
b111100 i#
b111100 ($
b111000 9
b111000 A
b111000 w-
b111000 2"
b111000 j#
b111000 )$
b111000 B$
1!
#160000
0!
#165000
b1000000 O
b1000000 A$
b1000000 Y$
b1000000 K'
b1000000 c'
b1000000 U*
b1000000 m*
b1000000 _-
b101000 h*
b101000 \-
b101000 b-
b101100 q*
b101100 T-
b101100 X-
b110000 w*
b110000 J,
b110000 M-
b110000 Q+
b110000 _,
b110100 >+
b110100 G,
b110100 `,
b110100 Z,
b110100 {,
b110100 @+
b110100 S,
b110100 z,
b110100 ?-
b111000 ?+
b111000 R,
b111000 @-
b111000 (+
b111000 V+
b111000 5-
b111000 )+
b111000 g+
b111000 J-
b111100 &+
b111100 W+
b111100 6-
b111100 '+
b111100 f+
b111100 K-
b101000 ^'
b101000 R*
b101000 X*
b101100 g'
b101100 J*
b101100 N*
b110000 m'
b110000 @)
b110000 C*
b110000 G(
b110000 U)
b110100 4(
b110100 =)
b110100 V)
b110100 P)
b110100 q)
b110100 6(
b110100 I)
b110100 p)
b110100 5*
b111000 5(
b111000 H)
b111000 6*
b111000 |'
b111000 L(
b111000 +*
b111000 }'
b111000 ](
b111000 @*
b111100 z'
b111100 M(
b111100 ,*
b111100 {'
b111100 \(
b111100 A*
b101000 T$
b101000 H'
b101000 N'
b101100 ]$
b101100 @'
b101100 D'
b110000 c$
b110000 6&
b110000 9'
b110000 =%
b110000 K&
b110100 *%
b110100 3&
b110100 L&
b110100 F&
b110100 g&
b110100 ,%
b110100 ?&
b110100 f&
b110100 +'
b111000 +%
b111000 >&
b111000 ,'
b111000 r$
b111000 B%
b111000 !'
b111000 s$
b111000 S%
b111000 6'
b111100 p$
b111100 C%
b111100 "'
b111100 q$
b111100 R%
b111100 7'
b101000 J
b101000 >$
b101000 D$
b101100 S
b101100 6$
b101100 :$
b110000 Y
b110000 ,#
b110000 /$
b110000 3"
b110000 A#
b110100 ~
b110100 )#
b110100 B#
b110100 <#
b110100 ]#
b110100 ""
b110100 5#
b110100 \#
b110100 !$
b111000 !"
b111000 4#
b111000 "$
b111000 h
b111000 8"
b111000 u#
b111000 i
b111000 I"
b111000 ,$
b111100 f
b111100 9"
b111100 v#
b111100 g
b111100 H"
b111100 -$
b1000000 N
b1000000 i#
b1000000 ($
b111100 9
b111100 A
b111100 w-
b111100 2"
b111100 j#
b111100 )$
b111100 B$
b1000000 X$
b1000000 s&
b1000000 2'
b111100 2
b111100 K$
b111100 |-
b111100 <%
b111100 t&
b111100 3'
b111100 L'
b1000000 b'
b1000000 })
b1000000 <*
b111100 +
b111100 U'
b111100 #.
b111100 F(
b111100 ~)
b111100 =*
b111100 V*
b1000000 l*
b1000000 )-
b1000000 F-
b111100 $
b111100 _*
b111100 (.
b111100 P+
b111100 *-
b111100 G-
b111100 `-
1!
#170000
0!
#175000
b1000100 m*
b1000100 _-
b1000100 c'
b1000100 U*
b1000100 Y$
b1000100 K'
b1000100 O
b1000100 A$
b111100 h
b111100 8"
b111100 u#
b111100 i
b111100 I"
b111100 ,$
b1000000 f
b1000000 9"
b1000000 v#
b1000000 g
b1000000 H"
b1000000 -$
b111000 <#
b111000 ]#
b111000 ""
b111000 5#
b111000 \#
b111000 !$
b111100 !"
b111100 4#
b111100 "$
b110100 3"
b110100 A#
b111000 ~
b111000 )#
b111000 B#
b110100 Y
b110100 ,#
b110100 /$
b110000 S
b110000 6$
b110000 :$
b101100 J
b101100 >$
b101100 D$
b111100 r$
b111100 B%
b111100 !'
b111100 s$
b111100 S%
b111100 6'
b1000000 p$
b1000000 C%
b1000000 "'
b1000000 q$
b1000000 R%
b1000000 7'
b111000 F&
b111000 g&
b111000 ,%
b111000 ?&
b111000 f&
b111000 +'
b111100 +%
b111100 >&
b111100 ,'
b110100 =%
b110100 K&
b111000 *%
b111000 3&
b111000 L&
b110100 c$
b110100 6&
b110100 9'
b110000 ]$
b110000 @'
b110000 D'
b101100 T$
b101100 H'
b101100 N'
b111100 |'
b111100 L(
b111100 +*
b111100 }'
b111100 ](
b111100 @*
b1000000 z'
b1000000 M(
b1000000 ,*
b1000000 {'
b1000000 \(
b1000000 A*
b111000 P)
b111000 q)
b111000 6(
b111000 I)
b111000 p)
b111000 5*
b111100 5(
b111100 H)
b111100 6*
b110100 G(
b110100 U)
b111000 4(
b111000 =)
b111000 V)
b110100 m'
b110100 @)
b110100 C*
b110000 g'
b110000 J*
b110000 N*
b101100 ^'
b101100 R*
b101100 X*
b111100 (+
b111100 V+
b111100 5-
b111100 )+
b111100 g+
b111100 J-
b1000000 &+
b1000000 W+
b1000000 6-
b1000000 '+
b1000000 f+
b1000000 K-
b111000 Z,
b111000 {,
b111000 @+
b111000 S,
b111000 z,
b111000 ?-
b111100 ?+
b111100 R,
b111100 @-
b110100 Q+
b110100 _,
b111000 >+
b111000 G,
b111000 `,
b110100 w*
b110100 J,
b110100 M-
b110000 q*
b110000 T-
b110000 X-
b101100 h*
b101100 \-
b101100 b-
b1000100 l*
b1000100 )-
b1000100 F-
b1000000 $
b1000000 _*
b1000000 (.
b1000000 P+
b1000000 *-
b1000000 G-
b1000000 `-
b1000100 b'
b1000100 })
b1000100 <*
b1000000 +
b1000000 U'
b1000000 #.
b1000000 F(
b1000000 ~)
b1000000 =*
b1000000 V*
b1000100 X$
b1000100 s&
b1000100 2'
b1000000 2
b1000000 K$
b1000000 |-
b1000000 <%
b1000000 t&
b1000000 3'
b1000000 L'
b1000100 N
b1000100 i#
b1000100 ($
b1000000 9
b1000000 A
b1000000 w-
b1000000 2"
b1000000 j#
b1000000 )$
b1000000 B$
1!
#180000
0!
#185000
b1001000 O
b1001000 A$
b1001000 Y$
b1001000 K'
b1001000 c'
b1001000 U*
b1001000 m*
b1001000 _-
b110000 h*
b110000 \-
b110000 b-
b110100 q*
b110100 T-
b110100 X-
b111000 w*
b111000 J,
b111000 M-
b111000 Q+
b111000 _,
b111100 >+
b111100 G,
b111100 `,
b111100 Z,
b111100 {,
b111100 @+
b111100 S,
b111100 z,
b111100 ?-
b1000000 ?+
b1000000 R,
b1000000 @-
b1000000 (+
b1000000 V+
b1000000 5-
b1000000 )+
b1000000 g+
b1000000 J-
b1000100 &+
b1000100 W+
b1000100 6-
b1000100 '+
b1000100 f+
b1000100 K-
b110000 ^'
b110000 R*
b110000 X*
b110100 g'
b110100 J*
b110100 N*
b111000 m'
b111000 @)
b111000 C*
b111000 G(
b111000 U)
b111100 4(
b111100 =)
b111100 V)
b111100 P)
b111100 q)
b111100 6(
b111100 I)
b111100 p)
b111100 5*
b1000000 5(
b1000000 H)
b1000000 6*
b1000000 |'
b1000000 L(
b1000000 +*
b1000000 }'
b1000000 ](
b1000000 @*
b1000100 z'
b1000100 M(
b1000100 ,*
b1000100 {'
b1000100 \(
b1000100 A*
b110000 T$
b110000 H'
b110000 N'
b110100 ]$
b110100 @'
b110100 D'
b111000 c$
b111000 6&
b111000 9'
b111000 =%
b111000 K&
b111100 *%
b111100 3&
b111100 L&
b111100 F&
b111100 g&
b111100 ,%
b111100 ?&
b111100 f&
b111100 +'
b1000000 +%
b1000000 >&
b1000000 ,'
b1000000 r$
b1000000 B%
b1000000 !'
b1000000 s$
b1000000 S%
b1000000 6'
b1000100 p$
b1000100 C%
b1000100 "'
b1000100 q$
b1000100 R%
b1000100 7'
b110000 J
b110000 >$
b110000 D$
b110100 S
b110100 6$
b110100 :$
b111000 Y
b111000 ,#
b111000 /$
b111000 3"
b111000 A#
b111100 ~
b111100 )#
b111100 B#
b111100 <#
b111100 ]#
b111100 ""
b111100 5#
b111100 \#
b111100 !$
b1000000 !"
b1000000 4#
b1000000 "$
b1000000 h
b1000000 8"
b1000000 u#
b1000000 i
b1000000 I"
b1000000 ,$
b1000100 f
b1000100 9"
b1000100 v#
b1000100 g
b1000100 H"
b1000100 -$
b1001000 N
b1001000 i#
b1001000 ($
b1000100 9
b1000100 A
b1000100 w-
b1000100 2"
b1000100 j#
b1000100 )$
b1000100 B$
b1001000 X$
b1001000 s&
b1001000 2'
b1000100 2
b1000100 K$
b1000100 |-
b1000100 <%
b1000100 t&
b1000100 3'
b1000100 L'
b1001000 b'
b1001000 })
b1001000 <*
b1000100 +
b1000100 U'
b1000100 #.
b1000100 F(
b1000100 ~)
b1000100 =*
b1000100 V*
b1001000 l*
b1001000 )-
b1001000 F-
b1000100 $
b1000100 _*
b1000100 (.
b1000100 P+
b1000100 *-
b1000100 G-
b1000100 `-
1!
#190000
0!
#195000
b1001100 m*
b1001100 _-
b1001100 c'
b1001100 U*
b1001100 Y$
b1001100 K'
b1001100 O
b1001100 A$
b1000100 h
b1000100 8"
b1000100 u#
b1000100 i
b1000100 I"
b1000100 ,$
b1001000 f
b1001000 9"
b1001000 v#
b1001000 g
b1001000 H"
b1001000 -$
b1000000 <#
b1000000 ]#
b1000000 ""
b1000000 5#
b1000000 \#
b1000000 !$
b1000100 !"
b1000100 4#
b1000100 "$
b111100 3"
b111100 A#
b1000000 ~
b1000000 )#
b1000000 B#
b111100 Y
b111100 ,#
b111100 /$
b111000 S
b111000 6$
b111000 :$
b110100 J
b110100 >$
b110100 D$
b1000100 r$
b1000100 B%
b1000100 !'
b1000100 s$
b1000100 S%
b1000100 6'
b1001000 p$
b1001000 C%
b1001000 "'
b1001000 q$
b1001000 R%
b1001000 7'
b1000000 F&
b1000000 g&
b1000000 ,%
b1000000 ?&
b1000000 f&
b1000000 +'
b1000100 +%
b1000100 >&
b1000100 ,'
b111100 =%
b111100 K&
b1000000 *%
b1000000 3&
b1000000 L&
b111100 c$
b111100 6&
b111100 9'
b111000 ]$
b111000 @'
b111000 D'
b110100 T$
b110100 H'
b110100 N'
b1000100 |'
b1000100 L(
b1000100 +*
b1000100 }'
b1000100 ](
b1000100 @*
b1001000 z'
b1001000 M(
b1001000 ,*
b1001000 {'
b1001000 \(
b1001000 A*
b1000000 P)
b1000000 q)
b1000000 6(
b1000000 I)
b1000000 p)
b1000000 5*
b1000100 5(
b1000100 H)
b1000100 6*
b111100 G(
b111100 U)
b1000000 4(
b1000000 =)
b1000000 V)
b111100 m'
b111100 @)
b111100 C*
b111000 g'
b111000 J*
b111000 N*
b110100 ^'
b110100 R*
b110100 X*
b1000100 (+
b1000100 V+
b1000100 5-
b1000100 )+
b1000100 g+
b1000100 J-
b1001000 &+
b1001000 W+
b1001000 6-
b1001000 '+
b1001000 f+
b1001000 K-
b1000000 Z,
b1000000 {,
b1000000 @+
b1000000 S,
b1000000 z,
b1000000 ?-
b1000100 ?+
b1000100 R,
b1000100 @-
b111100 Q+
b111100 _,
b1000000 >+
b1000000 G,
b1000000 `,
b111100 w*
b111100 J,
b111100 M-
b111000 q*
b111000 T-
b111000 X-
b110100 h*
b110100 \-
b110100 b-
b1001100 l*
b1001100 )-
b1001100 F-
b1001000 $
b1001000 _*
b1001000 (.
b1001000 P+
b1001000 *-
b1001000 G-
b1001000 `-
b1001100 b'
b1001100 })
b1001100 <*
b1001000 +
b1001000 U'
b1001000 #.
b1001000 F(
b1001000 ~)
b1001000 =*
b1001000 V*
b1001100 X$
b1001100 s&
b1001100 2'
b1001000 2
b1001000 K$
b1001000 |-
b1001000 <%
b1001000 t&
b1001000 3'
b1001000 L'
b1001100 N
b1001100 i#
b1001100 ($
b1001000 9
b1001000 A
b1001000 w-
b1001000 2"
b1001000 j#
b1001000 )$
b1001000 B$
1!
#200000
0!
#205000
b1010000 O
b1010000 A$
b1010000 Y$
b1010000 K'
b1010000 c'
b1010000 U*
b1010000 m*
b1010000 _-
b111000 h*
b111000 \-
b111000 b-
b111100 q*
b111100 T-
b111100 X-
b1000000 w*
b1000000 J,
b1000000 M-
b1000000 Q+
b1000000 _,
b1000100 >+
b1000100 G,
b1000100 `,
b1000100 Z,
b1000100 {,
b1000100 @+
b1000100 S,
b1000100 z,
b1000100 ?-
b1001000 ?+
b1001000 R,
b1001000 @-
b1001000 (+
b1001000 V+
b1001000 5-
b1001000 )+
b1001000 g+
b1001000 J-
b1001100 &+
b1001100 W+
b1001100 6-
b1001100 '+
b1001100 f+
b1001100 K-
b111000 ^'
b111000 R*
b111000 X*
b111100 g'
b111100 J*
b111100 N*
b1000000 m'
b1000000 @)
b1000000 C*
b1000000 G(
b1000000 U)
b1000100 4(
b1000100 =)
b1000100 V)
b1000100 P)
b1000100 q)
b1000100 6(
b1000100 I)
b1000100 p)
b1000100 5*
b1001000 5(
b1001000 H)
b1001000 6*
b1001000 |'
b1001000 L(
b1001000 +*
b1001000 }'
b1001000 ](
b1001000 @*
b1001100 z'
b1001100 M(
b1001100 ,*
b1001100 {'
b1001100 \(
b1001100 A*
b111000 T$
b111000 H'
b111000 N'
b111100 ]$
b111100 @'
b111100 D'
b1000000 c$
b1000000 6&
b1000000 9'
b1000000 =%
b1000000 K&
b1000100 *%
b1000100 3&
b1000100 L&
b1000100 F&
b1000100 g&
b1000100 ,%
b1000100 ?&
b1000100 f&
b1000100 +'
b1001000 +%
b1001000 >&
b1001000 ,'
b1001000 r$
b1001000 B%
b1001000 !'
b1001000 s$
b1001000 S%
b1001000 6'
b1001100 p$
b1001100 C%
b1001100 "'
b1001100 q$
b1001100 R%
b1001100 7'
b111000 J
b111000 >$
b111000 D$
b111100 S
b111100 6$
b111100 :$
b1000000 Y
b1000000 ,#
b1000000 /$
b1000000 3"
b1000000 A#
b1000100 ~
b1000100 )#
b1000100 B#
b1000100 <#
b1000100 ]#
b1000100 ""
b1000100 5#
b1000100 \#
b1000100 !$
b1001000 !"
b1001000 4#
b1001000 "$
b1001000 h
b1001000 8"
b1001000 u#
b1001000 i
b1001000 I"
b1001000 ,$
b1001100 f
b1001100 9"
b1001100 v#
b1001100 g
b1001100 H"
b1001100 -$
b1010000 N
b1010000 i#
b1010000 ($
b1001100 9
b1001100 A
b1001100 w-
b1001100 2"
b1001100 j#
b1001100 )$
b1001100 B$
b1010000 X$
b1010000 s&
b1010000 2'
b1001100 2
b1001100 K$
b1001100 |-
b1001100 <%
b1001100 t&
b1001100 3'
b1001100 L'
b1010000 b'
b1010000 })
b1010000 <*
b1001100 +
b1001100 U'
b1001100 #.
b1001100 F(
b1001100 ~)
b1001100 =*
b1001100 V*
b1010000 l*
b1010000 )-
b1010000 F-
b1001100 $
b1001100 _*
b1001100 (.
b1001100 P+
b1001100 *-
b1001100 G-
b1001100 `-
1!
#210000
0!
#215000
b1010100 m*
b1010100 _-
b1010100 c'
b1010100 U*
b1010100 Y$
b1010100 K'
b1010100 O
b1010100 A$
b1001100 h
b1001100 8"
b1001100 u#
b1001100 i
b1001100 I"
b1001100 ,$
b1010000 f
b1010000 9"
b1010000 v#
b1010000 g
b1010000 H"
b1010000 -$
b1001000 <#
b1001000 ]#
b1001000 ""
b1001000 5#
b1001000 \#
b1001000 !$
b1001100 !"
b1001100 4#
b1001100 "$
b1000100 3"
b1000100 A#
b1001000 ~
b1001000 )#
b1001000 B#
b1000100 Y
b1000100 ,#
b1000100 /$
b1000000 S
b1000000 6$
b1000000 :$
b111100 J
b111100 >$
b111100 D$
b1001100 r$
b1001100 B%
b1001100 !'
b1001100 s$
b1001100 S%
b1001100 6'
b1010000 p$
b1010000 C%
b1010000 "'
b1010000 q$
b1010000 R%
b1010000 7'
b1001000 F&
b1001000 g&
b1001000 ,%
b1001000 ?&
b1001000 f&
b1001000 +'
b1001100 +%
b1001100 >&
b1001100 ,'
b1000100 =%
b1000100 K&
b1001000 *%
b1001000 3&
b1001000 L&
b1000100 c$
b1000100 6&
b1000100 9'
b1000000 ]$
b1000000 @'
b1000000 D'
b111100 T$
b111100 H'
b111100 N'
b1001100 |'
b1001100 L(
b1001100 +*
b1001100 }'
b1001100 ](
b1001100 @*
b1010000 z'
b1010000 M(
b1010000 ,*
b1010000 {'
b1010000 \(
b1010000 A*
b1001000 P)
b1001000 q)
b1001000 6(
b1001000 I)
b1001000 p)
b1001000 5*
b1001100 5(
b1001100 H)
b1001100 6*
b1000100 G(
b1000100 U)
b1001000 4(
b1001000 =)
b1001000 V)
b1000100 m'
b1000100 @)
b1000100 C*
b1000000 g'
b1000000 J*
b1000000 N*
b111100 ^'
b111100 R*
b111100 X*
b1001100 (+
b1001100 V+
b1001100 5-
b1001100 )+
b1001100 g+
b1001100 J-
b1010000 &+
b1010000 W+
b1010000 6-
b1010000 '+
b1010000 f+
b1010000 K-
b1001000 Z,
b1001000 {,
b1001000 @+
b1001000 S,
b1001000 z,
b1001000 ?-
b1001100 ?+
b1001100 R,
b1001100 @-
b1000100 Q+
b1000100 _,
b1001000 >+
b1001000 G,
b1001000 `,
b1000100 w*
b1000100 J,
b1000100 M-
b1000000 q*
b1000000 T-
b1000000 X-
b111100 h*
b111100 \-
b111100 b-
b1010100 l*
b1010100 )-
b1010100 F-
b1010000 $
b1010000 _*
b1010000 (.
b1010000 P+
b1010000 *-
b1010000 G-
b1010000 `-
b1010100 b'
b1010100 })
b1010100 <*
b1010000 +
b1010000 U'
b1010000 #.
b1010000 F(
b1010000 ~)
b1010000 =*
b1010000 V*
b1010100 X$
b1010100 s&
b1010100 2'
b1010000 2
b1010000 K$
b1010000 |-
b1010000 <%
b1010000 t&
b1010000 3'
b1010000 L'
b1010100 N
b1010100 i#
b1010100 ($
b1010000 9
b1010000 A
b1010000 w-
b1010000 2"
b1010000 j#
b1010000 )$
b1010000 B$
1!
#220000
0!
#225000
b1011000 O
b1011000 A$
b1011000 Y$
b1011000 K'
b1011000 c'
b1011000 U*
b1011000 m*
b1011000 _-
b1000000 h*
b1000000 \-
b1000000 b-
b1000100 q*
b1000100 T-
b1000100 X-
b1001000 w*
b1001000 J,
b1001000 M-
b1001000 Q+
b1001000 _,
b1001100 >+
b1001100 G,
b1001100 `,
b1001100 Z,
b1001100 {,
b1001100 @+
b1001100 S,
b1001100 z,
b1001100 ?-
b1010000 ?+
b1010000 R,
b1010000 @-
b1010000 (+
b1010000 V+
b1010000 5-
b1010000 )+
b1010000 g+
b1010000 J-
b1010100 &+
b1010100 W+
b1010100 6-
b1010100 '+
b1010100 f+
b1010100 K-
b1000000 ^'
b1000000 R*
b1000000 X*
b1000100 g'
b1000100 J*
b1000100 N*
b1001000 m'
b1001000 @)
b1001000 C*
b1001000 G(
b1001000 U)
b1001100 4(
b1001100 =)
b1001100 V)
b1001100 P)
b1001100 q)
b1001100 6(
b1001100 I)
b1001100 p)
b1001100 5*
b1010000 5(
b1010000 H)
b1010000 6*
b1010000 |'
b1010000 L(
b1010000 +*
b1010000 }'
b1010000 ](
b1010000 @*
b1010100 z'
b1010100 M(
b1010100 ,*
b1010100 {'
b1010100 \(
b1010100 A*
b1000000 T$
b1000000 H'
b1000000 N'
b1000100 ]$
b1000100 @'
b1000100 D'
b1001000 c$
b1001000 6&
b1001000 9'
b1001000 =%
b1001000 K&
b1001100 *%
b1001100 3&
b1001100 L&
b1001100 F&
b1001100 g&
b1001100 ,%
b1001100 ?&
b1001100 f&
b1001100 +'
b1010000 +%
b1010000 >&
b1010000 ,'
b1010000 r$
b1010000 B%
b1010000 !'
b1010000 s$
b1010000 S%
b1010000 6'
b1010100 p$
b1010100 C%
b1010100 "'
b1010100 q$
b1010100 R%
b1010100 7'
b1000000 J
b1000000 >$
b1000000 D$
b1000100 S
b1000100 6$
b1000100 :$
b1001000 Y
b1001000 ,#
b1001000 /$
b1001000 3"
b1001000 A#
b1001100 ~
b1001100 )#
b1001100 B#
b1001100 <#
b1001100 ]#
b1001100 ""
b1001100 5#
b1001100 \#
b1001100 !$
b1010000 !"
b1010000 4#
b1010000 "$
b1010000 h
b1010000 8"
b1010000 u#
b1010000 i
b1010000 I"
b1010000 ,$
b1010100 f
b1010100 9"
b1010100 v#
b1010100 g
b1010100 H"
b1010100 -$
b1011000 N
b1011000 i#
b1011000 ($
b1010100 9
b1010100 A
b1010100 w-
b1010100 2"
b1010100 j#
b1010100 )$
b1010100 B$
b1011000 X$
b1011000 s&
b1011000 2'
b1010100 2
b1010100 K$
b1010100 |-
b1010100 <%
b1010100 t&
b1010100 3'
b1010100 L'
b1011000 b'
b1011000 })
b1011000 <*
b1010100 +
b1010100 U'
b1010100 #.
b1010100 F(
b1010100 ~)
b1010100 =*
b1010100 V*
b1011000 l*
b1011000 )-
b1011000 F-
b1010100 $
b1010100 _*
b1010100 (.
b1010100 P+
b1010100 *-
b1010100 G-
b1010100 `-
1!
#230000
0!
#235000
b1011100 m*
b1011100 _-
b1011100 c'
b1011100 U*
b1011100 Y$
b1011100 K'
b1011100 O
b1011100 A$
b1010100 h
b1010100 8"
b1010100 u#
b1010100 i
b1010100 I"
b1010100 ,$
b1011000 f
b1011000 9"
b1011000 v#
b1011000 g
b1011000 H"
b1011000 -$
b1010000 <#
b1010000 ]#
b1010000 ""
b1010000 5#
b1010000 \#
b1010000 !$
b1010100 !"
b1010100 4#
b1010100 "$
b1001100 3"
b1001100 A#
b1010000 ~
b1010000 )#
b1010000 B#
b1001100 Y
b1001100 ,#
b1001100 /$
b1001000 S
b1001000 6$
b1001000 :$
b1000100 J
b1000100 >$
b1000100 D$
b1010100 r$
b1010100 B%
b1010100 !'
b1010100 s$
b1010100 S%
b1010100 6'
b1011000 p$
b1011000 C%
b1011000 "'
b1011000 q$
b1011000 R%
b1011000 7'
b1010000 F&
b1010000 g&
b1010000 ,%
b1010000 ?&
b1010000 f&
b1010000 +'
b1010100 +%
b1010100 >&
b1010100 ,'
b1001100 =%
b1001100 K&
b1010000 *%
b1010000 3&
b1010000 L&
b1001100 c$
b1001100 6&
b1001100 9'
b1001000 ]$
b1001000 @'
b1001000 D'
b1000100 T$
b1000100 H'
b1000100 N'
b1010100 |'
b1010100 L(
b1010100 +*
b1010100 }'
b1010100 ](
b1010100 @*
b1011000 z'
b1011000 M(
b1011000 ,*
b1011000 {'
b1011000 \(
b1011000 A*
b1010000 P)
b1010000 q)
b1010000 6(
b1010000 I)
b1010000 p)
b1010000 5*
b1010100 5(
b1010100 H)
b1010100 6*
b1001100 G(
b1001100 U)
b1010000 4(
b1010000 =)
b1010000 V)
b1001100 m'
b1001100 @)
b1001100 C*
b1001000 g'
b1001000 J*
b1001000 N*
b1000100 ^'
b1000100 R*
b1000100 X*
b1010100 (+
b1010100 V+
b1010100 5-
b1010100 )+
b1010100 g+
b1010100 J-
b1011000 &+
b1011000 W+
b1011000 6-
b1011000 '+
b1011000 f+
b1011000 K-
b1010000 Z,
b1010000 {,
b1010000 @+
b1010000 S,
b1010000 z,
b1010000 ?-
b1010100 ?+
b1010100 R,
b1010100 @-
b1001100 Q+
b1001100 _,
b1010000 >+
b1010000 G,
b1010000 `,
b1001100 w*
b1001100 J,
b1001100 M-
b1001000 q*
b1001000 T-
b1001000 X-
b1000100 h*
b1000100 \-
b1000100 b-
b1011100 l*
b1011100 )-
b1011100 F-
b1011000 $
b1011000 _*
b1011000 (.
b1011000 P+
b1011000 *-
b1011000 G-
b1011000 `-
b1011100 b'
b1011100 })
b1011100 <*
b1011000 +
b1011000 U'
b1011000 #.
b1011000 F(
b1011000 ~)
b1011000 =*
b1011000 V*
b1011100 X$
b1011100 s&
b1011100 2'
b1011000 2
b1011000 K$
b1011000 |-
b1011000 <%
b1011000 t&
b1011000 3'
b1011000 L'
b1011100 N
b1011100 i#
b1011100 ($
b1011000 9
b1011000 A
b1011000 w-
b1011000 2"
b1011000 j#
b1011000 )$
b1011000 B$
1!
#240000
0!
#245000
b1100000 O
b1100000 A$
b1100000 Y$
b1100000 K'
b1100000 c'
b1100000 U*
b1100000 m*
b1100000 _-
b1001000 h*
b1001000 \-
b1001000 b-
b1001100 q*
b1001100 T-
b1001100 X-
b1010000 w*
b1010000 J,
b1010000 M-
b1010000 Q+
b1010000 _,
b1010100 >+
b1010100 G,
b1010100 `,
b1010100 Z,
b1010100 {,
b1010100 @+
b1010100 S,
b1010100 z,
b1010100 ?-
b1011000 ?+
b1011000 R,
b1011000 @-
b1011000 (+
b1011000 V+
b1011000 5-
b1011000 )+
b1011000 g+
b1011000 J-
b1011100 &+
b1011100 W+
b1011100 6-
b1011100 '+
b1011100 f+
b1011100 K-
b1001000 ^'
b1001000 R*
b1001000 X*
b1001100 g'
b1001100 J*
b1001100 N*
b1010000 m'
b1010000 @)
b1010000 C*
b1010000 G(
b1010000 U)
b1010100 4(
b1010100 =)
b1010100 V)
b1010100 P)
b1010100 q)
b1010100 6(
b1010100 I)
b1010100 p)
b1010100 5*
b1011000 5(
b1011000 H)
b1011000 6*
b1011000 |'
b1011000 L(
b1011000 +*
b1011000 }'
b1011000 ](
b1011000 @*
b1011100 z'
b1011100 M(
b1011100 ,*
b1011100 {'
b1011100 \(
b1011100 A*
b1001000 T$
b1001000 H'
b1001000 N'
b1001100 ]$
b1001100 @'
b1001100 D'
b1010000 c$
b1010000 6&
b1010000 9'
b1010000 =%
b1010000 K&
b1010100 *%
b1010100 3&
b1010100 L&
b1010100 F&
b1010100 g&
b1010100 ,%
b1010100 ?&
b1010100 f&
b1010100 +'
b1011000 +%
b1011000 >&
b1011000 ,'
b1011000 r$
b1011000 B%
b1011000 !'
b1011000 s$
b1011000 S%
b1011000 6'
b1011100 p$
b1011100 C%
b1011100 "'
b1011100 q$
b1011100 R%
b1011100 7'
b1001000 J
b1001000 >$
b1001000 D$
b1001100 S
b1001100 6$
b1001100 :$
b1010000 Y
b1010000 ,#
b1010000 /$
b1010000 3"
b1010000 A#
b1010100 ~
b1010100 )#
b1010100 B#
b1010100 <#
b1010100 ]#
b1010100 ""
b1010100 5#
b1010100 \#
b1010100 !$
b1011000 !"
b1011000 4#
b1011000 "$
b1011000 h
b1011000 8"
b1011000 u#
b1011000 i
b1011000 I"
b1011000 ,$
b1011100 f
b1011100 9"
b1011100 v#
b1011100 g
b1011100 H"
b1011100 -$
b1100000 N
b1100000 i#
b1100000 ($
b1011100 9
b1011100 A
b1011100 w-
b1011100 2"
b1011100 j#
b1011100 )$
b1011100 B$
b1100000 X$
b1100000 s&
b1100000 2'
b1011100 2
b1011100 K$
b1011100 |-
b1011100 <%
b1011100 t&
b1011100 3'
b1011100 L'
b1100000 b'
b1100000 })
b1100000 <*
b1011100 +
b1011100 U'
b1011100 #.
b1011100 F(
b1011100 ~)
b1011100 =*
b1011100 V*
b1100000 l*
b1100000 )-
b1100000 F-
b1011100 $
b1011100 _*
b1011100 (.
b1011100 P+
b1011100 *-
b1011100 G-
b1011100 `-
1!
#250000
0!
#255000
b1100100 m*
b1100100 _-
b1100100 c'
b1100100 U*
b1100100 Y$
b1100100 K'
b1100100 O
b1100100 A$
b1011100 h
b1011100 8"
b1011100 u#
b1011100 i
b1011100 I"
b1011100 ,$
b1100000 f
b1100000 9"
b1100000 v#
b1100000 g
b1100000 H"
b1100000 -$
b1011000 <#
b1011000 ]#
b1011000 ""
b1011000 5#
b1011000 \#
b1011000 !$
b1011100 !"
b1011100 4#
b1011100 "$
b1010100 3"
b1010100 A#
b1011000 ~
b1011000 )#
b1011000 B#
b1010100 Y
b1010100 ,#
b1010100 /$
b1010000 S
b1010000 6$
b1010000 :$
b1001100 J
b1001100 >$
b1001100 D$
b1011100 r$
b1011100 B%
b1011100 !'
b1011100 s$
b1011100 S%
b1011100 6'
b1100000 p$
b1100000 C%
b1100000 "'
b1100000 q$
b1100000 R%
b1100000 7'
b1011000 F&
b1011000 g&
b1011000 ,%
b1011000 ?&
b1011000 f&
b1011000 +'
b1011100 +%
b1011100 >&
b1011100 ,'
b1010100 =%
b1010100 K&
b1011000 *%
b1011000 3&
b1011000 L&
b1010100 c$
b1010100 6&
b1010100 9'
b1010000 ]$
b1010000 @'
b1010000 D'
b1001100 T$
b1001100 H'
b1001100 N'
b1011100 |'
b1011100 L(
b1011100 +*
b1011100 }'
b1011100 ](
b1011100 @*
b1100000 z'
b1100000 M(
b1100000 ,*
b1100000 {'
b1100000 \(
b1100000 A*
b1011000 P)
b1011000 q)
b1011000 6(
b1011000 I)
b1011000 p)
b1011000 5*
b1011100 5(
b1011100 H)
b1011100 6*
b1010100 G(
b1010100 U)
b1011000 4(
b1011000 =)
b1011000 V)
b1010100 m'
b1010100 @)
b1010100 C*
b1010000 g'
b1010000 J*
b1010000 N*
b1001100 ^'
b1001100 R*
b1001100 X*
b1011100 (+
b1011100 V+
b1011100 5-
b1011100 )+
b1011100 g+
b1011100 J-
b1100000 &+
b1100000 W+
b1100000 6-
b1100000 '+
b1100000 f+
b1100000 K-
b1011000 Z,
b1011000 {,
b1011000 @+
b1011000 S,
b1011000 z,
b1011000 ?-
b1011100 ?+
b1011100 R,
b1011100 @-
b1010100 Q+
b1010100 _,
b1011000 >+
b1011000 G,
b1011000 `,
b1010100 w*
b1010100 J,
b1010100 M-
b1010000 q*
b1010000 T-
b1010000 X-
b1001100 h*
b1001100 \-
b1001100 b-
b1100100 l*
b1100100 )-
b1100100 F-
b1100000 $
b1100000 _*
b1100000 (.
b1100000 P+
b1100000 *-
b1100000 G-
b1100000 `-
b1100100 b'
b1100100 })
b1100100 <*
b1100000 +
b1100000 U'
b1100000 #.
b1100000 F(
b1100000 ~)
b1100000 =*
b1100000 V*
b1100100 X$
b1100100 s&
b1100100 2'
b1100000 2
b1100000 K$
b1100000 |-
b1100000 <%
b1100000 t&
b1100000 3'
b1100000 L'
b1100100 N
b1100100 i#
b1100100 ($
b1100000 9
b1100000 A
b1100000 w-
b1100000 2"
b1100000 j#
b1100000 )$
b1100000 B$
1!
#260000
0!
#265000
b1101000 O
b1101000 A$
b1101000 Y$
b1101000 K'
b1101000 c'
b1101000 U*
b1101000 m*
b1101000 _-
b1010000 h*
b1010000 \-
b1010000 b-
b1010100 q*
b1010100 T-
b1010100 X-
b1011000 w*
b1011000 J,
b1011000 M-
b1011000 Q+
b1011000 _,
b1011100 >+
b1011100 G,
b1011100 `,
b1011100 Z,
b1011100 {,
b1011100 @+
b1011100 S,
b1011100 z,
b1011100 ?-
b1100000 ?+
b1100000 R,
b1100000 @-
b1100000 (+
b1100000 V+
b1100000 5-
b1100000 )+
b1100000 g+
b1100000 J-
b1100100 &+
b1100100 W+
b1100100 6-
b1100100 '+
b1100100 f+
b1100100 K-
b1010000 ^'
b1010000 R*
b1010000 X*
b1010100 g'
b1010100 J*
b1010100 N*
b1011000 m'
b1011000 @)
b1011000 C*
b1011000 G(
b1011000 U)
b1011100 4(
b1011100 =)
b1011100 V)
b1011100 P)
b1011100 q)
b1011100 6(
b1011100 I)
b1011100 p)
b1011100 5*
b1100000 5(
b1100000 H)
b1100000 6*
b1100000 |'
b1100000 L(
b1100000 +*
b1100000 }'
b1100000 ](
b1100000 @*
b1100100 z'
b1100100 M(
b1100100 ,*
b1100100 {'
b1100100 \(
b1100100 A*
b1010000 T$
b1010000 H'
b1010000 N'
b1010100 ]$
b1010100 @'
b1010100 D'
b1011000 c$
b1011000 6&
b1011000 9'
b1011000 =%
b1011000 K&
b1011100 *%
b1011100 3&
b1011100 L&
b1011100 F&
b1011100 g&
b1011100 ,%
b1011100 ?&
b1011100 f&
b1011100 +'
b1100000 +%
b1100000 >&
b1100000 ,'
b1100000 r$
b1100000 B%
b1100000 !'
b1100000 s$
b1100000 S%
b1100000 6'
b1100100 p$
b1100100 C%
b1100100 "'
b1100100 q$
b1100100 R%
b1100100 7'
b1010000 J
b1010000 >$
b1010000 D$
b1010100 S
b1010100 6$
b1010100 :$
b1011000 Y
b1011000 ,#
b1011000 /$
b1011000 3"
b1011000 A#
b1011100 ~
b1011100 )#
b1011100 B#
b1011100 <#
b1011100 ]#
b1011100 ""
b1011100 5#
b1011100 \#
b1011100 !$
b1100000 !"
b1100000 4#
b1100000 "$
b1100000 h
b1100000 8"
b1100000 u#
b1100000 i
b1100000 I"
b1100000 ,$
b1100100 f
b1100100 9"
b1100100 v#
b1100100 g
b1100100 H"
b1100100 -$
b1101000 N
b1101000 i#
b1101000 ($
b1100100 9
b1100100 A
b1100100 w-
b1100100 2"
b1100100 j#
b1100100 )$
b1100100 B$
b1101000 X$
b1101000 s&
b1101000 2'
b1100100 2
b1100100 K$
b1100100 |-
b1100100 <%
b1100100 t&
b1100100 3'
b1100100 L'
b1101000 b'
b1101000 })
b1101000 <*
b1100100 +
b1100100 U'
b1100100 #.
b1100100 F(
b1100100 ~)
b1100100 =*
b1100100 V*
b1101000 l*
b1101000 )-
b1101000 F-
b1100100 $
b1100100 _*
b1100100 (.
b1100100 P+
b1100100 *-
b1100100 G-
b1100100 `-
1!
#270000
0!
