Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Mar 27 22:57:25 2020
| Host         : DESKTOP-FP1UNT8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file component_mapper_timing_summary_routed.rpt -pb component_mapper_timing_summary_routed.pb -rpx component_mapper_timing_summary_routed.rpx -warn_on_violation
| Design       : component_mapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.476        0.000                      0                   70        0.178        0.000                      0                   70        4.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.476        0.000                      0                   70        0.178        0.000                      0                   70        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.476ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.476ns  (required time - arrival time)
  Source:                 motor_feedback/delay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_feedback/delay_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.196ns  (logic 2.541ns (41.012%)  route 3.655ns (58.988%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.606     5.127    motor_feedback/clk_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  motor_feedback/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.518     5.645 r  motor_feedback/delay_reg[1]/Q
                         net (fo=1, routed)           0.602     6.246    motor_feedback/delay_reg_n_0_[1]
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.902 r  motor_feedback/delay2_carry/CO[3]
                         net (fo=1, routed)           0.009     6.911    motor_feedback/delay2_carry_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.025 r  motor_feedback/delay2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.025    motor_feedback/delay2_carry__0_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.139 r  motor_feedback/delay2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.139    motor_feedback/delay2_carry__1_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.468 f  motor_feedback/delay2_carry__2/O[3]
                         net (fo=4, routed)           0.816     8.284    motor_feedback/delay2[16]
    SLICE_X2Y78          LUT4 (Prop_lut4_I3_O)        0.328     8.612 f  motor_feedback/delay[14]_i_3/O
                         net (fo=1, routed)           0.611     9.223    motor_feedback/delay[14]_i_3_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I0_O)        0.328     9.551 f  motor_feedback/delay[14]_i_2/O
                         net (fo=16, routed)          1.063    10.614    motor_feedback/delay[14]_i_2_n_0
    SLICE_X4Y76          LUT2 (Prop_lut2_I1_O)        0.154    10.768 r  motor_feedback/delay[13]_i_1/O
                         net (fo=1, routed)           0.555    11.323    motor_feedback/delay[13]_i_1_n_0
    SLICE_X3Y77          FDRE                                         r  motor_feedback/delay_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.495    14.836    motor_feedback/clk_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  motor_feedback/delay_reg[13]/C
                         clock pessimism              0.272    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X3Y77          FDRE (Setup_fdre_C_D)       -0.274    14.799    motor_feedback/delay_reg[13]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -11.323    
  -------------------------------------------------------------------
                         slack                                  3.476    

Slack (MET) :             3.987ns  (required time - arrival time)
  Source:                 motor_feedback/delay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_feedback/preposition_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.790ns  (logic 2.635ns (45.510%)  route 3.155ns (54.490%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.606     5.127    motor_feedback/clk_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  motor_feedback/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.518     5.645 r  motor_feedback/delay_reg[1]/Q
                         net (fo=1, routed)           0.602     6.246    motor_feedback/delay_reg_n_0_[1]
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.902 r  motor_feedback/delay2_carry/CO[3]
                         net (fo=1, routed)           0.009     6.911    motor_feedback/delay2_carry_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.025 r  motor_feedback/delay2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.025    motor_feedback/delay2_carry__0_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.139 r  motor_feedback/delay2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.139    motor_feedback/delay2_carry__1_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.468 r  motor_feedback/delay2_carry__2/O[3]
                         net (fo=4, routed)           0.816     8.284    motor_feedback/delay2[16]
    SLICE_X2Y78          LUT4 (Prop_lut4_I3_O)        0.328     8.612 r  motor_feedback/delay[14]_i_3/O
                         net (fo=1, routed)           0.611     9.223    motor_feedback/delay[14]_i_3_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I0_O)        0.328     9.551 r  motor_feedback/delay[14]_i_2/O
                         net (fo=16, routed)          0.329     9.880    motor_feedback/delay[14]_i_2_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I3_O)        0.124    10.004 f  motor_feedback/preposition[1]_i_3/O
                         net (fo=2, routed)           0.599    10.603    motor_feedback/preposition[1]_i_3_n_0
    SLICE_X2Y77          LUT6 (Prop_lut6_I2_O)        0.124    10.727 r  motor_feedback/preposition[1]_i_1/O
                         net (fo=2, routed)           0.190    10.917    motor_feedback/preposition
    SLICE_X2Y77          FDRE                                         r  motor_feedback/preposition_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.495    14.836    motor_feedback/clk_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  motor_feedback/preposition_reg[0]/C
                         clock pessimism              0.272    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X2Y77          FDRE (Setup_fdre_C_CE)      -0.169    14.904    motor_feedback/preposition_reg[0]
  -------------------------------------------------------------------
                         required time                         14.904    
                         arrival time                         -10.917    
  -------------------------------------------------------------------
                         slack                                  3.987    

Slack (MET) :             3.987ns  (required time - arrival time)
  Source:                 motor_feedback/delay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_feedback/preposition_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.790ns  (logic 2.635ns (45.510%)  route 3.155ns (54.490%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.606     5.127    motor_feedback/clk_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  motor_feedback/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.518     5.645 r  motor_feedback/delay_reg[1]/Q
                         net (fo=1, routed)           0.602     6.246    motor_feedback/delay_reg_n_0_[1]
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.902 r  motor_feedback/delay2_carry/CO[3]
                         net (fo=1, routed)           0.009     6.911    motor_feedback/delay2_carry_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.025 r  motor_feedback/delay2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.025    motor_feedback/delay2_carry__0_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.139 r  motor_feedback/delay2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.139    motor_feedback/delay2_carry__1_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.468 r  motor_feedback/delay2_carry__2/O[3]
                         net (fo=4, routed)           0.816     8.284    motor_feedback/delay2[16]
    SLICE_X2Y78          LUT4 (Prop_lut4_I3_O)        0.328     8.612 r  motor_feedback/delay[14]_i_3/O
                         net (fo=1, routed)           0.611     9.223    motor_feedback/delay[14]_i_3_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I0_O)        0.328     9.551 r  motor_feedback/delay[14]_i_2/O
                         net (fo=16, routed)          0.329     9.880    motor_feedback/delay[14]_i_2_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I3_O)        0.124    10.004 f  motor_feedback/preposition[1]_i_3/O
                         net (fo=2, routed)           0.599    10.603    motor_feedback/preposition[1]_i_3_n_0
    SLICE_X2Y77          LUT6 (Prop_lut6_I2_O)        0.124    10.727 r  motor_feedback/preposition[1]_i_1/O
                         net (fo=2, routed)           0.190    10.917    motor_feedback/preposition
    SLICE_X2Y77          FDRE                                         r  motor_feedback/preposition_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.495    14.836    motor_feedback/clk_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  motor_feedback/preposition_reg[1]/C
                         clock pessimism              0.272    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X2Y77          FDRE (Setup_fdre_C_CE)      -0.169    14.904    motor_feedback/preposition_reg[1]
  -------------------------------------------------------------------
                         required time                         14.904    
                         arrival time                         -10.917    
  -------------------------------------------------------------------
                         slack                                  3.987    

Slack (MET) :             4.000ns  (required time - arrival time)
  Source:                 motor_feedback/delay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_feedback/delay_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.839ns  (logic 2.511ns (43.002%)  route 3.328ns (56.998%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.606     5.127    motor_feedback/clk_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  motor_feedback/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.518     5.645 r  motor_feedback/delay_reg[1]/Q
                         net (fo=1, routed)           0.602     6.246    motor_feedback/delay_reg_n_0_[1]
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.902 r  motor_feedback/delay2_carry/CO[3]
                         net (fo=1, routed)           0.009     6.911    motor_feedback/delay2_carry_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.025 r  motor_feedback/delay2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.025    motor_feedback/delay2_carry__0_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.139 r  motor_feedback/delay2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.139    motor_feedback/delay2_carry__1_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.468 f  motor_feedback/delay2_carry__2/O[3]
                         net (fo=4, routed)           0.816     8.284    motor_feedback/delay2[16]
    SLICE_X2Y78          LUT4 (Prop_lut4_I3_O)        0.328     8.612 f  motor_feedback/delay[14]_i_3/O
                         net (fo=1, routed)           0.611     9.223    motor_feedback/delay[14]_i_3_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I0_O)        0.328     9.551 f  motor_feedback/delay[14]_i_2/O
                         net (fo=16, routed)          0.717    10.268    motor_feedback/delay[14]_i_2_n_0
    SLICE_X2Y76          LUT2 (Prop_lut2_I1_O)        0.124    10.392 r  motor_feedback/delay[6]_i_1/O
                         net (fo=1, routed)           0.574    10.966    motor_feedback/delay[6]_i_1_n_0
    SLICE_X3Y75          FDRE                                         r  motor_feedback/delay_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.492    14.833    motor_feedback/clk_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  motor_feedback/delay_reg[6]/C
                         clock pessimism              0.272    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X3Y75          FDRE (Setup_fdre_C_D)       -0.103    14.967    motor_feedback/delay_reg[6]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -10.966    
  -------------------------------------------------------------------
                         slack                                  4.000    

Slack (MET) :             4.085ns  (required time - arrival time)
  Source:                 motor_feedback/delay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_feedback/position_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.654ns  (logic 2.635ns (46.601%)  route 3.019ns (53.399%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.606     5.127    motor_feedback/clk_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  motor_feedback/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.518     5.645 r  motor_feedback/delay_reg[1]/Q
                         net (fo=1, routed)           0.602     6.246    motor_feedback/delay_reg_n_0_[1]
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.902 r  motor_feedback/delay2_carry/CO[3]
                         net (fo=1, routed)           0.009     6.911    motor_feedback/delay2_carry_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.025 r  motor_feedback/delay2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.025    motor_feedback/delay2_carry__0_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.139 r  motor_feedback/delay2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.139    motor_feedback/delay2_carry__1_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.468 r  motor_feedback/delay2_carry__2/O[3]
                         net (fo=4, routed)           0.816     8.284    motor_feedback/delay2[16]
    SLICE_X2Y78          LUT4 (Prop_lut4_I3_O)        0.328     8.612 r  motor_feedback/delay[14]_i_3/O
                         net (fo=1, routed)           0.611     9.223    motor_feedback/delay[14]_i_3_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I0_O)        0.328     9.551 r  motor_feedback/delay[14]_i_2/O
                         net (fo=16, routed)          0.329     9.880    motor_feedback/delay[14]_i_2_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I3_O)        0.124    10.004 f  motor_feedback/preposition[1]_i_3/O
                         net (fo=2, routed)           0.312    10.316    motor_feedback/preposition[1]_i_3_n_0
    SLICE_X2Y77          LUT6 (Prop_lut6_I2_O)        0.124    10.440 r  motor_feedback/position[5]_i_1/O
                         net (fo=6, routed)           0.341    10.781    motor_feedback/position_0
    SLICE_X0Y76          FDRE                                         r  motor_feedback/position_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.494    14.835    motor_feedback/clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  motor_feedback/position_reg[0]/C
                         clock pessimism              0.272    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X0Y76          FDRE (Setup_fdre_C_CE)      -0.205    14.867    motor_feedback/position_reg[0]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -10.781    
  -------------------------------------------------------------------
                         slack                                  4.085    

Slack (MET) :             4.085ns  (required time - arrival time)
  Source:                 motor_feedback/delay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_feedback/position_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.654ns  (logic 2.635ns (46.601%)  route 3.019ns (53.399%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.606     5.127    motor_feedback/clk_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  motor_feedback/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.518     5.645 r  motor_feedback/delay_reg[1]/Q
                         net (fo=1, routed)           0.602     6.246    motor_feedback/delay_reg_n_0_[1]
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.902 r  motor_feedback/delay2_carry/CO[3]
                         net (fo=1, routed)           0.009     6.911    motor_feedback/delay2_carry_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.025 r  motor_feedback/delay2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.025    motor_feedback/delay2_carry__0_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.139 r  motor_feedback/delay2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.139    motor_feedback/delay2_carry__1_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.468 r  motor_feedback/delay2_carry__2/O[3]
                         net (fo=4, routed)           0.816     8.284    motor_feedback/delay2[16]
    SLICE_X2Y78          LUT4 (Prop_lut4_I3_O)        0.328     8.612 r  motor_feedback/delay[14]_i_3/O
                         net (fo=1, routed)           0.611     9.223    motor_feedback/delay[14]_i_3_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I0_O)        0.328     9.551 r  motor_feedback/delay[14]_i_2/O
                         net (fo=16, routed)          0.329     9.880    motor_feedback/delay[14]_i_2_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I3_O)        0.124    10.004 f  motor_feedback/preposition[1]_i_3/O
                         net (fo=2, routed)           0.312    10.316    motor_feedback/preposition[1]_i_3_n_0
    SLICE_X2Y77          LUT6 (Prop_lut6_I2_O)        0.124    10.440 r  motor_feedback/position[5]_i_1/O
                         net (fo=6, routed)           0.341    10.781    motor_feedback/position_0
    SLICE_X0Y76          FDRE                                         r  motor_feedback/position_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.494    14.835    motor_feedback/clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  motor_feedback/position_reg[1]/C
                         clock pessimism              0.272    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X0Y76          FDRE (Setup_fdre_C_CE)      -0.205    14.867    motor_feedback/position_reg[1]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -10.781    
  -------------------------------------------------------------------
                         slack                                  4.085    

Slack (MET) :             4.085ns  (required time - arrival time)
  Source:                 motor_feedback/delay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_feedback/position_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.654ns  (logic 2.635ns (46.601%)  route 3.019ns (53.399%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.606     5.127    motor_feedback/clk_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  motor_feedback/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.518     5.645 r  motor_feedback/delay_reg[1]/Q
                         net (fo=1, routed)           0.602     6.246    motor_feedback/delay_reg_n_0_[1]
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.902 r  motor_feedback/delay2_carry/CO[3]
                         net (fo=1, routed)           0.009     6.911    motor_feedback/delay2_carry_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.025 r  motor_feedback/delay2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.025    motor_feedback/delay2_carry__0_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.139 r  motor_feedback/delay2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.139    motor_feedback/delay2_carry__1_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.468 r  motor_feedback/delay2_carry__2/O[3]
                         net (fo=4, routed)           0.816     8.284    motor_feedback/delay2[16]
    SLICE_X2Y78          LUT4 (Prop_lut4_I3_O)        0.328     8.612 r  motor_feedback/delay[14]_i_3/O
                         net (fo=1, routed)           0.611     9.223    motor_feedback/delay[14]_i_3_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I0_O)        0.328     9.551 r  motor_feedback/delay[14]_i_2/O
                         net (fo=16, routed)          0.329     9.880    motor_feedback/delay[14]_i_2_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I3_O)        0.124    10.004 f  motor_feedback/preposition[1]_i_3/O
                         net (fo=2, routed)           0.312    10.316    motor_feedback/preposition[1]_i_3_n_0
    SLICE_X2Y77          LUT6 (Prop_lut6_I2_O)        0.124    10.440 r  motor_feedback/position[5]_i_1/O
                         net (fo=6, routed)           0.341    10.781    motor_feedback/position_0
    SLICE_X0Y76          FDRE                                         r  motor_feedback/position_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.494    14.835    motor_feedback/clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  motor_feedback/position_reg[2]/C
                         clock pessimism              0.272    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X0Y76          FDRE (Setup_fdre_C_CE)      -0.205    14.867    motor_feedback/position_reg[2]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -10.781    
  -------------------------------------------------------------------
                         slack                                  4.085    

Slack (MET) :             4.085ns  (required time - arrival time)
  Source:                 motor_feedback/delay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_feedback/position_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.654ns  (logic 2.635ns (46.601%)  route 3.019ns (53.399%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.606     5.127    motor_feedback/clk_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  motor_feedback/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.518     5.645 r  motor_feedback/delay_reg[1]/Q
                         net (fo=1, routed)           0.602     6.246    motor_feedback/delay_reg_n_0_[1]
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.902 r  motor_feedback/delay2_carry/CO[3]
                         net (fo=1, routed)           0.009     6.911    motor_feedback/delay2_carry_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.025 r  motor_feedback/delay2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.025    motor_feedback/delay2_carry__0_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.139 r  motor_feedback/delay2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.139    motor_feedback/delay2_carry__1_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.468 r  motor_feedback/delay2_carry__2/O[3]
                         net (fo=4, routed)           0.816     8.284    motor_feedback/delay2[16]
    SLICE_X2Y78          LUT4 (Prop_lut4_I3_O)        0.328     8.612 r  motor_feedback/delay[14]_i_3/O
                         net (fo=1, routed)           0.611     9.223    motor_feedback/delay[14]_i_3_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I0_O)        0.328     9.551 r  motor_feedback/delay[14]_i_2/O
                         net (fo=16, routed)          0.329     9.880    motor_feedback/delay[14]_i_2_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I3_O)        0.124    10.004 f  motor_feedback/preposition[1]_i_3/O
                         net (fo=2, routed)           0.312    10.316    motor_feedback/preposition[1]_i_3_n_0
    SLICE_X2Y77          LUT6 (Prop_lut6_I2_O)        0.124    10.440 r  motor_feedback/position[5]_i_1/O
                         net (fo=6, routed)           0.341    10.781    motor_feedback/position_0
    SLICE_X1Y76          FDRE                                         r  motor_feedback/position_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.494    14.835    motor_feedback/clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  motor_feedback/position_reg[3]/C
                         clock pessimism              0.272    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X1Y76          FDRE (Setup_fdre_C_CE)      -0.205    14.867    motor_feedback/position_reg[3]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -10.781    
  -------------------------------------------------------------------
                         slack                                  4.085    

Slack (MET) :             4.085ns  (required time - arrival time)
  Source:                 motor_feedback/delay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_feedback/position_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.654ns  (logic 2.635ns (46.601%)  route 3.019ns (53.399%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.606     5.127    motor_feedback/clk_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  motor_feedback/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.518     5.645 r  motor_feedback/delay_reg[1]/Q
                         net (fo=1, routed)           0.602     6.246    motor_feedback/delay_reg_n_0_[1]
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.902 r  motor_feedback/delay2_carry/CO[3]
                         net (fo=1, routed)           0.009     6.911    motor_feedback/delay2_carry_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.025 r  motor_feedback/delay2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.025    motor_feedback/delay2_carry__0_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.139 r  motor_feedback/delay2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.139    motor_feedback/delay2_carry__1_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.468 r  motor_feedback/delay2_carry__2/O[3]
                         net (fo=4, routed)           0.816     8.284    motor_feedback/delay2[16]
    SLICE_X2Y78          LUT4 (Prop_lut4_I3_O)        0.328     8.612 r  motor_feedback/delay[14]_i_3/O
                         net (fo=1, routed)           0.611     9.223    motor_feedback/delay[14]_i_3_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I0_O)        0.328     9.551 r  motor_feedback/delay[14]_i_2/O
                         net (fo=16, routed)          0.329     9.880    motor_feedback/delay[14]_i_2_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I3_O)        0.124    10.004 f  motor_feedback/preposition[1]_i_3/O
                         net (fo=2, routed)           0.312    10.316    motor_feedback/preposition[1]_i_3_n_0
    SLICE_X2Y77          LUT6 (Prop_lut6_I2_O)        0.124    10.440 r  motor_feedback/position[5]_i_1/O
                         net (fo=6, routed)           0.341    10.781    motor_feedback/position_0
    SLICE_X1Y76          FDRE                                         r  motor_feedback/position_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.494    14.835    motor_feedback/clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  motor_feedback/position_reg[4]/C
                         clock pessimism              0.272    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X1Y76          FDRE (Setup_fdre_C_CE)      -0.205    14.867    motor_feedback/position_reg[4]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -10.781    
  -------------------------------------------------------------------
                         slack                                  4.085    

Slack (MET) :             4.085ns  (required time - arrival time)
  Source:                 motor_feedback/delay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_feedback/position_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.654ns  (logic 2.635ns (46.601%)  route 3.019ns (53.399%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.606     5.127    motor_feedback/clk_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  motor_feedback/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.518     5.645 r  motor_feedback/delay_reg[1]/Q
                         net (fo=1, routed)           0.602     6.246    motor_feedback/delay_reg_n_0_[1]
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.902 r  motor_feedback/delay2_carry/CO[3]
                         net (fo=1, routed)           0.009     6.911    motor_feedback/delay2_carry_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.025 r  motor_feedback/delay2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.025    motor_feedback/delay2_carry__0_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.139 r  motor_feedback/delay2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.139    motor_feedback/delay2_carry__1_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.468 r  motor_feedback/delay2_carry__2/O[3]
                         net (fo=4, routed)           0.816     8.284    motor_feedback/delay2[16]
    SLICE_X2Y78          LUT4 (Prop_lut4_I3_O)        0.328     8.612 r  motor_feedback/delay[14]_i_3/O
                         net (fo=1, routed)           0.611     9.223    motor_feedback/delay[14]_i_3_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I0_O)        0.328     9.551 r  motor_feedback/delay[14]_i_2/O
                         net (fo=16, routed)          0.329     9.880    motor_feedback/delay[14]_i_2_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I3_O)        0.124    10.004 f  motor_feedback/preposition[1]_i_3/O
                         net (fo=2, routed)           0.312    10.316    motor_feedback/preposition[1]_i_3_n_0
    SLICE_X2Y77          LUT6 (Prop_lut6_I2_O)        0.124    10.440 r  motor_feedback/position[5]_i_1/O
                         net (fo=6, routed)           0.341    10.781    motor_feedback/position_0
    SLICE_X1Y76          FDRE                                         r  motor_feedback/position_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.494    14.835    motor_feedback/clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  motor_feedback/position_reg[5]/C
                         clock pessimism              0.272    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X1Y76          FDRE (Setup_fdre_C_CE)      -0.205    14.867    motor_feedback/position_reg[5]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -10.781    
  -------------------------------------------------------------------
                         slack                                  4.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 motor_feedback/position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_feedback/position_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.615%)  route 0.097ns (34.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.581     1.464    motor_feedback/clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  motor_feedback/position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  motor_feedback/position_reg[2]/Q
                         net (fo=5, routed)           0.097     1.703    motor_feedback/position_reg[2]
    SLICE_X1Y76          LUT5 (Prop_lut5_I3_O)        0.045     1.748 r  motor_feedback/position[4]_i_1/O
                         net (fo=1, routed)           0.000     1.748    motor_feedback/position[4]_i_1_n_0
    SLICE_X1Y76          FDRE                                         r  motor_feedback/position_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.848     1.976    motor_feedback/clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  motor_feedback/position_reg[4]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.092     1.569    motor_feedback/position_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 motor_feedback/position_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_feedback/position_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.306%)  route 0.099ns (34.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.581     1.464    motor_feedback/clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  motor_feedback/position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  motor_feedback/position_reg[0]/Q
                         net (fo=6, routed)           0.099     1.704    motor_feedback/position_reg[0]
    SLICE_X1Y76          LUT6 (Prop_lut6_I2_O)        0.045     1.749 r  motor_feedback/position[3]_i_1/O
                         net (fo=1, routed)           0.000     1.749    motor_feedback/position[3]
    SLICE_X1Y76          FDRE                                         r  motor_feedback/position_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.848     1.976    motor_feedback/clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  motor_feedback/position_reg[3]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.092     1.569    motor_feedback/position_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 motor_feedback/position_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_feedback/value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.674%)  route 0.127ns (47.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.581     1.464    motor_feedback/clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  motor_feedback/position_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  motor_feedback/position_reg[0]/Q
                         net (fo=6, routed)           0.127     1.732    motor_feedback/position_reg[0]
    SLICE_X1Y77          FDRE                                         r  motor_feedback/value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.850     1.978    motor_feedback/clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  motor_feedback/value_reg[0]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.070     1.549    motor_feedback/value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 motor_feedback/position_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_feedback/position_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.007%)  route 0.146ns (43.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.581     1.464    motor_feedback/clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  motor_feedback/position_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  motor_feedback/position_reg[3]/Q
                         net (fo=4, routed)           0.146     1.751    motor_feedback/position_reg[3]
    SLICE_X1Y76          LUT6 (Prop_lut6_I4_O)        0.045     1.796 r  motor_feedback/position[5]_i_2/O
                         net (fo=1, routed)           0.000     1.796    motor_feedback/position[5]
    SLICE_X1Y76          FDRE                                         r  motor_feedback/position_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.848     1.976    motor_feedback/clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  motor_feedback/position_reg[5]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.091     1.555    motor_feedback/position_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 motor_feedback/position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_feedback/value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.417%)  route 0.191ns (57.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.581     1.464    motor_feedback/clk_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  motor_feedback/position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  motor_feedback/position_reg[2]/Q
                         net (fo=5, routed)           0.191     1.797    motor_feedback/position_reg[2]
    SLICE_X1Y77          FDRE                                         r  motor_feedback/value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.850     1.978    motor_feedback/clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  motor_feedback/value_reg[2]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.070     1.549    motor_feedback/value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 motor_input/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_input/clk_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.400%)  route 0.156ns (45.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.583     1.466    motor_input/clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  motor_input/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  motor_input/clk_counter_reg[3]/Q
                         net (fo=6, routed)           0.156     1.763    motor_input/Q[3]
    SLICE_X0Y77          LUT6 (Prop_lut6_I1_O)        0.045     1.808 r  motor_input/clk_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.808    motor_input/p_0_in__1[5]
    SLICE_X0Y77          FDRE                                         r  motor_input/clk_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.850     1.978    motor_input/clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  motor_input/clk_counter_reg[5]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.092     1.558    motor_input/clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 motor_feedback/delay_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_feedback/delay_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.583     1.466    motor_feedback/clk_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  motor_feedback/delay_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  motor_feedback/delay_reg[16]/Q
                         net (fo=1, routed)           0.108     1.715    motor_feedback/delay_reg_n_0_[16]
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.823 r  motor_feedback/delay2_carry__2/O[3]
                         net (fo=4, routed)           0.000     1.823    motor_feedback/delay2[16]
    SLICE_X3Y77          FDRE                                         r  motor_feedback/delay_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.850     1.978    motor_feedback/clk_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  motor_feedback/delay_reg[16]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X3Y77          FDRE (Hold_fdre_C_D)         0.102     1.568    motor_feedback/delay_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 motor_feedback/delay_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_feedback/delay_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.583     1.466    motor_feedback/clk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  motor_feedback/delay_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  motor_feedback/delay_reg[17]/Q
                         net (fo=1, routed)           0.105     1.712    motor_feedback/delay_reg_n_0_[17]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.827 r  motor_feedback/delay2_carry__3/O[0]
                         net (fo=4, routed)           0.000     1.827    motor_feedback/delay2[17]
    SLICE_X3Y78          FDRE                                         r  motor_feedback/delay_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.851     1.979    motor_feedback/clk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  motor_feedback/delay_reg[17]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X3Y78          FDRE (Hold_fdre_C_D)         0.102     1.568    motor_feedback/delay_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 motor_feedback/delay_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_feedback/delay_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.583     1.466    motor_feedback/clk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  motor_feedback/delay_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  motor_feedback/delay_reg[19]/Q
                         net (fo=1, routed)           0.109     1.717    motor_feedback/delay_reg_n_0_[19]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.828 r  motor_feedback/delay2_carry__3/O[2]
                         net (fo=4, routed)           0.000     1.828    motor_feedback/delay2[19]
    SLICE_X3Y78          FDRE                                         r  motor_feedback/delay_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.851     1.979    motor_feedback/clk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  motor_feedback/delay_reg[19]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X3Y78          FDRE (Hold_fdre_C_D)         0.102     1.568    motor_feedback/delay_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 motor_feedback/position_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_feedback/value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.699%)  route 0.205ns (59.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.581     1.464    motor_feedback/clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  motor_feedback/position_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  motor_feedback/position_reg[3]/Q
                         net (fo=4, routed)           0.205     1.811    motor_feedback/position_reg[3]
    SLICE_X1Y77          FDRE                                         r  motor_feedback/value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.850     1.978    motor_feedback/clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  motor_feedback/value_reg[3]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.072     1.551    motor_feedback/value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y75    motor_feedback/delay_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y76    motor_feedback/delay_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y76    motor_feedback/delay_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y76    motor_feedback/delay_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y77    motor_feedback/delay_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y76    motor_feedback/delay_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y77    motor_feedback/delay_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y77    motor_feedback/delay_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y78    motor_feedback/delay_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76    motor_feedback/delay_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76    motor_feedback/delay_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76    motor_feedback/delay_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y78    motor_feedback/delay_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y78    motor_feedback/delay_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y78    motor_feedback/delay_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76    motor_feedback/delay_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76    motor_feedback/delay_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y78    motor_input/clk_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y78    motor_input/clk_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75    motor_feedback/delay_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76    motor_feedback/delay_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76    motor_feedback/delay_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76    motor_feedback/delay_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75    motor_feedback/delay_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75    motor_feedback/delay_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75    motor_feedback/delay_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75    motor_feedback/delay_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y75    motor_feedback/delay_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76    motor_feedback/delay_reg[7]/C



