$comment
	File created using the following command:
		vcd file FlipFlopD_Demo.msim.vcd -direction
$end
$date
	Wed Mar 19 23:21:10 2025
$end
$version
	Questa Intel Starter FPGA Edition Version 2023.3
$end
$timescale
	1ps
$end

$scope module flipflopd_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " d $end
$var wire 1 # q $end
$var wire 1 $ reset $end
$var wire 1 % set $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var wire 1 ) devoe $end
$var wire 1 * devclrn $end
$var wire 1 + devpor $end
$var wire 1 , ww_devoe $end
$var wire 1 - ww_devclrn $end
$var wire 1 . ww_devpor $end
$var wire 1 / ww_clk $end
$var wire 1 0 ww_d $end
$var wire 1 1 ww_reset $end
$var wire 1 2 ww_set $end
$var wire 1 3 ww_q $end
$var wire 1 4 \q~output_o\ $end
$var wire 1 5 \clk~input_o\ $end
$var wire 1 6 \d~input_o\ $end
$var wire 1 7 \set~input_o\ $end
$var wire 1 8 \reset~input_o\ $end
$var wire 1 9 \q~0_combout\ $end
$var wire 1 : \q~reg0_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
0$
0%
0&
1'
x(
1)
1*
1+
1,
1-
1.
0/
10
01
02
03
04
05
16
07
08
19
0:
$end
#10000
1$
1%
11
12
17
18
09
#20000
0$
1!
01
1/
15
08
19
#30000
0"
00
06
#40000
1"
1$
0!
10
11
0/
05
18
16
09
#50000
0"
0$
0%
00
01
02
07
08
06
#60000
1$
1!
11
1/
15
18
#80000
0!
1"
0/
10
16
05
#90000
0"
0$
1%
00
01
12
17
08
06
19
#100000
1"
1!
10
1/
15
16
1:
14
13
1#
#110000
1$
0%
11
02
07
18
09
#120000
0$
0"
0!
01
00
0/
05
06
08
#130000
1$
1%
11
12
17
18
#140000
0$
0%
1"
1!
01
02
10
1/
15
16
07
08
19
0:
04
03
0#
#150000
1$
1%
11
12
17
18
09
#160000
0"
0!
00
0/
05
06
#170000
0$
01
08
19
#180000
1!
0%
1/
02
07
15
1:
09
14
13
1#
#190000
1%
12
17
19
#200000
0%
0!
02
0/
05
07
09
#220000
1!
1/
15
0:
04
03
0#
#230000
1%
1$
1"
12
11
10
16
18
17
#240000
0%
0$
0!
02
01
0/
05
08
07
19
#250000
1$
0"
11
00
06
18
09
#260000
0$
1"
1%
1!
01
10
12
1/
15
17
16
08
19
#270000
0"
00
06
#280000
1"
0!
10
0/
05
16
#290000
0%
02
07
#300000
1!
1$
1/
11
18
15
1:
09
14
13
1#
#310000
0"
00
06
#320000
0!
0$
1%
0/
01
12
17
08
05
19
#330000
1$
1"
11
10
16
18
09
#340000
1!
0%
1/
02
07
15
0:
04
03
0#
#350000
1%
0$
12
01
08
17
19
#360000
1$
0!
11
0/
05
18
09
#370000
0"
00
06
#380000
0$
1!
01
1/
15
08
19
#390000
1"
0%
10
02
07
16
#400000
1$
0!
11
0/
05
18
09
#420000
1!
0"
1%
1/
00
12
17
06
15
#430000
1"
0%
10
02
07
16
#440000
0"
0!
00
0/
05
06
#450000
1"
0$
10
01
08
16
19
#460000
1!
1/
15
1:
14
13
1#
#470000
1$
1%
11
12
17
18
09
#480000
0!
0/
05
#490000
0$
01
08
19
#500000
1$
1!
11
1/
15
18
09
#510000
0$
0"
01
00
06
08
19
#520000
1"
0!
0%
10
0/
02
07
05
16
#530000
1%
1$
12
11
18
17
09
#540000
0%
0"
1!
02
00
1/
15
06
07
0:
04
03
0#
#550000
1"
10
16
#560000
0"
1%
0!
00
12
0/
05
17
06
#570000
1"
0%
10
02
07
16
#580000
0"
1!
0$
00
1/
01
08
15
06
#590000
1"
1$
10
11
18
16
#600000
0"
0$
0!
1%
00
01
0/
12
17
05
08
06
19
#610000
1"
0%
10
02
07
16
#620000
0"
1%
1$
1!
00
12
11
1/
15
18
17
06
09
1:
14
13
1#
#630000
1"
0%
0$
10
02
01
08
07
16
19
#640000
0"
1%
1$
0!
00
12
11
0/
05
18
17
06
09
#650000
0%
0$
02
01
08
07
#660000
1$
1"
1!
11
10
1/
15
16
18
0:
04
03
0#
#670000
0$
1%
01
12
17
08
19
#680000
0!
0/
05
#690000
1$
0%
0"
11
02
00
06
07
18
09
#700000
0$
1%
1"
1!
01
12
10
1/
15
16
17
08
19
#720000
1$
0%
0"
0!
11
02
00
0/
05
06
07
18
09
#740000
1%
1"
1!
12
10
1/
15
16
17
#750000
0%
0"
02
00
06
07
#760000
1%
0!
12
0/
05
17
#770000
0%
0$
02
01
08
07
#780000
1%
1$
1!
12
11
1/
15
18
17
#790000
0$
01
08
19
#800000
1$
0%
0!
1"
11
02
0/
10
16
05
07
18
09
#810000
1%
0"
12
00
06
17
#820000
0$
1!
01
1/
15
08
19
#830000
0%
1"
02
10
16
07
#840000
0!
0/
05
#850000
1%
0"
12
00
06
17
#860000
0%
1"
1!
02
10
1/
15
16
07
1:
14
13
1#
#870000
1%
12
17
#880000
0"
0!
00
0/
05
06
#900000
1"
1!
10
1/
15
16
#910000
0"
00
06
#920000
1"
0!
0%
1$
10
0/
02
11
18
07
05
16
09
#930000
0"
00
06
#940000
1!
1%
0$
1/
12
01
08
17
15
0:
19
04
03
0#
#950000
0%
1$
1"
02
11
10
16
18
07
09
#960000
0"
0!
00
0/
05
06
#970000
1"
1%
10
12
17
16
#980000
0%
1!
02
1/
15
07
#1000000
