# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../IMP.gen/sources_1/ip/c_shift_ram_17/sim/c_shift_ram_17.vhd" \

vhdl2008 xil_defaultlib  \
"../../../../IMP.srcs/sources_1/new/ISP/HSV2RGB/back_calculate_c_m.vhd" \
"../../../../IMP.srcs/sources_1/new/ISP/HSV2RGB/back_calculate_d.vhd" \
"../../../../IMP.srcs/sources_1/new/ISP/HSV2RGB/back_calculate_i.vhd" \
"../../../../IMP.srcs/sources_1/new/ISP/RGB2HSV/calculate_h.vhd" \
"../../../../IMP.srcs/sources_1/new/ISP/RGB2HSV/calculate_min_max.vhd" \
"../../../../IMP.srcs/sources_1/new/ISP/RGB2HSV/calculate_s.vhd" \
"../../../../IMP.srcs/sources_1/new/ISP/HSV2RGB/generate_rgb_out.vhd" \
"../../../../IMP.srcs/sources_1/new/ISP/HSV2RGB/input_pixel_flow_controller.vhd" \
"../../../../IMP.srcs/sources_1/new/ISP/RGB2HSV/pixel_flow_controller.vhd" \

vhdl xil_defaultlib  \
"../../../../IMP.srcs/sim_1/new/Multicore_TB.vhd" \

# Do not sort compile order
nosort
