
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035963                       # Number of seconds simulated
sim_ticks                                 35962821426                       # Number of ticks simulated
final_tick                               565527201363                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 278501                       # Simulator instruction rate (inst/s)
host_op_rate                                   351720                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2270257                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912960                       # Number of bytes of host memory used
host_seconds                                 15840.86                       # Real time elapsed on the host
sim_insts                                  4411688421                       # Number of instructions simulated
sim_ops                                    5571540135                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3528064                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3957632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1864704                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      2437888                       # Number of bytes read from this memory
system.physmem.bytes_read::total             11794816                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6528                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      3394048                       # Number of bytes written to this memory
system.physmem.bytes_written::total           3394048                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        27563                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        30919                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14568                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        19046                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 92147                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           26516                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                26516                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        39152                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     98103093                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46270                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    110047873                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        49829                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     51850882                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        46270                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     67789120                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               327972487                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        39152                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46270                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        49829                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        46270                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             181521                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          94376577                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               94376577                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          94376577                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        39152                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     98103093                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46270                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    110047873                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        49829                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     51850882                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        46270                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     67789120                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              422349065                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86241779                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30990796                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25439781                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2019377                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13097559                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12084947                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3158451                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87151                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32042926                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170410028                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30990796                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15243398                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36617409                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10822619                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7001973                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15671095                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       800520                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84433002                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.479632                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.331445                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47815593     56.63%     56.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3657673      4.33%     60.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3211164      3.80%     64.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3450986      4.09%     68.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2989167      3.54%     72.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1574165      1.86%     74.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1033059      1.22%     75.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2705621      3.20%     78.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17995574     21.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84433002                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.359348                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.975957                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33702748                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6586198                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34837378                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       542438                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8764231                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5064458                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6526                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202054278                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51108                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8764231                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35373562                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3039892                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       856698                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33679755                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2718856                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195225312                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        14976                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1693216                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       750818                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          102                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271242182                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910432308                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910432308                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102982918                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33690                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17668                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7243400                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19246987                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10024723                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       242438                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3217774                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         184015238                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33675                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147843124                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       282772                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61066566                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186685447                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1631                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84433002                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.751011                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.908190                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30181748     35.75%     35.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17862085     21.16%     56.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12004385     14.22%     71.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7634911      9.04%     80.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7528191      8.92%     89.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4428153      5.24%     94.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3395102      4.02%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       744021      0.88%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       654406      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84433002                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083430     70.13%     70.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            39      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        201898     13.07%     83.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       259427     16.79%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121620729     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2019277      1.37%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15758726     10.66%     94.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8428370      5.70%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147843124                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.714287                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1544794                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010449                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381946812                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245116528                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143704677                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149387918                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       264104                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7034858                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          527                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1075                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2283050                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          575                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8764231                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2243715                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       166744                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184048913                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       337036                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19246987                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10024723                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17653                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        121717                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         8043                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1075                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1235975                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1129476                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2365451                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145278067                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14806266                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2565053                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22999869                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20586480                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8193603                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.684544                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143851495                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143704677                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93760273                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261865912                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.666300                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358047                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61630205                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2044726                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75668771                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.617866                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.169227                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30351709     40.11%     40.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20459632     27.04%     67.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8379813     11.07%     78.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4286192      5.66%     83.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3689141      4.88%     88.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1812143      2.39%     91.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1993144      2.63%     93.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008033      1.33%     95.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3688964      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75668771                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3688964                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256031932                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376876745                       # The number of ROB writes
system.switch_cpus0.timesIdled                  46772                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1808777                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.862418                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.862418                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.159531                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.159531                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655968592                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197150821                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189536243                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86241779                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30781699                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25013895                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2097250                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12954022                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12030664                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3248209                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        89183                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30882462                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             170707445                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30781699                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15278873                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37549216                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11267457                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6474171                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15124716                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       900993                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84029599                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.509707                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.304185                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46480383     55.31%     55.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3292093      3.92%     59.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2670351      3.18%     62.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6484514      7.72%     70.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1768504      2.10%     72.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2257582      2.69%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1625599      1.93%     76.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          916798      1.09%     77.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18533775     22.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84029599                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.356923                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.979405                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32311538                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6281184                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36107516                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       247829                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9081523                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5260587                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42560                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     204089730                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        83172                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9081523                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34677670                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1471584                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1298865                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33929922                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3570027                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     196917196                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        42011                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1475457                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1104694                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         5384                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    275631381                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    919343250                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    919343250                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    169119038                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       106512319                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39793                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22161                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9763717                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18351161                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9360401                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       146656                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3099024                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         186235205                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38258                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147989181                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       283738                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64267371                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    196265167                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5494                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84029599                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.761155                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.886007                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29164183     34.71%     34.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18093075     21.53%     56.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11878668     14.14%     70.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8765913     10.43%     80.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7531922      8.96%     89.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3919074      4.66%     94.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3333821      3.97%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       628497      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       714446      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84029599                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         866004     71.10%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             7      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        176507     14.49%     85.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       175469     14.41%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123313913     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2108009      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16381      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14685896      9.92%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7864982      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147989181                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.715980                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1217987                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008230                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    381509681                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    250541482                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144228426                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     149207168                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       558369                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7220991                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2946                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          648                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2399525                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9081523                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         575633                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        81525                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    186273465                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       402044                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18351161                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9360401                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21876                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         72816                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          648                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1253374                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1179234                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2432608                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145644109                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13785555                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2345067                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21445284                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20549413                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7659729                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.688788                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144324743                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144228426                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         94004268                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        265388459                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.672373                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354214                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99075854                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121674665                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64599630                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32764                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2101120                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74948076                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.623453                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.139823                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29164074     38.91%     38.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20749765     27.69%     66.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8437296     11.26%     77.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4753310      6.34%     84.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3883375      5.18%     89.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1577837      2.11%     91.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1874963      2.50%     93.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       941733      1.26%     95.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3565723      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74948076                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99075854                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121674665                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18091043                       # Number of memory references committed
system.switch_cpus1.commit.loads             11130167                       # Number of loads committed
system.switch_cpus1.commit.membars              16382                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17482259                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109633318                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2477090                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3565723                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           257656648                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          381635828                       # The number of ROB writes
system.switch_cpus1.timesIdled                  51349                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2212180                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99075854                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121674665                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99075854                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.870462                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.870462                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.148815                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.148815                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       655222744                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      199324208                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      188331682                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32764                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                86241779                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31491467                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25674597                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2102066                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13306202                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12310850                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3392778                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93151                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31495399                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             172973951                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31491467                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15703628                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38424370                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11174671                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5774154                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15547188                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1018443                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84740623                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.529437                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.290491                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46316253     54.66%     54.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2542778      3.00%     57.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4753732      5.61%     63.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4731232      5.58%     68.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2941561      3.47%     72.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2333957      2.75%     75.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1463721      1.73%     76.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1375325      1.62%     78.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18282064     21.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84740623                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.365153                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.005686                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32840262                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5715705                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36911567                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       226644                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9046438                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5326629                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          262                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     207520541                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1390                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9046438                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35224245                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1030657                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1421034                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34709047                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3309196                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     200114744                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1376602                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1012224                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    280987142                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    933592073                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    933592073                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173781022                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       107206046                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35620                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17112                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9216024                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18511414                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9457304                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       119097                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3109810                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         188661729                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34224                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150273621                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       294809                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63804518                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    195186344                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     84740623                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.773336                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.897389                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29278121     34.55%     34.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18375665     21.68%     56.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12048030     14.22%     70.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7942315      9.37%     79.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8387146      9.90%     89.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4040961      4.77%     94.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3199159      3.78%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       727200      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       742026      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84740623                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         936502     72.45%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        178622     13.82%     86.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       177517     13.73%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    125695707     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2018832      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17111      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14532125      9.67%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8009846      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150273621                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.742469                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1292641                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008602                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    386875314                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    252500814                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146832688                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151566262                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       467581                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7182585                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1962                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          344                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2280554                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9046438                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         546978                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        91708                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    188695956                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       375537                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18511414                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9457304                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17112                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         72007                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          344                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1314408                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1168743                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2483151                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    148280426                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13868297                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1993194                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21685759                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21027826                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7817462                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.719357                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146878717                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146832688                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93582022                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        268559383                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.702570                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348459                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101209641                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124618643                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64077761                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34224                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2127493                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75694185                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.646344                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.147648                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28924104     38.21%     38.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21116892     27.90%     66.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8778094     11.60%     77.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4376819      5.78%     83.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4356626      5.76%     89.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1758199      2.32%     91.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1761968      2.33%     93.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       946065      1.25%     95.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3675418      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75694185                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101209641                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124618643                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18505576                       # Number of memory references committed
system.switch_cpus2.commit.loads             11328826                       # Number of loads committed
system.switch_cpus2.commit.membars              17112                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17987352                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112271822                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2570238                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3675418                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           260715171                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          386445175                       # The number of ROB writes
system.switch_cpus2.timesIdled                  36416                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1501156                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101209641                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124618643                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101209641                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.852110                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.852110                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.173557                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.173557                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       666088671                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      203962284                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      190644420                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34224                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                86241728                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31113540                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25323149                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2077928                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13275015                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12264548                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3203433                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        91604                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     34388840                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             169901362                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31113540                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15467981                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             35705750                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10664233                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5804701                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16810864                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       835360                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     84450325                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.477944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.295434                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        48744575     57.72%     57.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1928631      2.28%     60.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2513098      2.98%     62.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3782552      4.48%     67.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3675121      4.35%     71.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2794786      3.31%     75.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1660672      1.97%     77.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2484902      2.94%     80.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        16865988     19.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     84450325                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.360771                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.970060                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        35523759                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5686973                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         34419655                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       269177                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8550760                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5266621                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          267                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     203278214                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1367                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8550760                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        37407540                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1089794                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1849889                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         32761300                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2791036                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     197364711                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1222                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1210756                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       873523                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          429                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    275015159                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    919168279                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    919168279                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    171027534                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       103987547                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        41810                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23672                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7873024                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18292355                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9693532                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       188677                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3281460                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         183442238                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        39805                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        147768507                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       274643                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     59629710                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    181387433                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6417                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     84450325                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.749768                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.895765                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     29529957     34.97%     34.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18509228     21.92%     56.88% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11981590     14.19%     71.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8131553      9.63%     80.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7604789      9.01%     89.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4063717      4.81%     94.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2987836      3.54%     98.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       896557      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       745098      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     84450325                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         726042     69.21%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             5      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        149495     14.25%     83.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       173442     16.53%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    122964342     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2088403      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16695      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14589090      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8109977      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     147768507                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.713422                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1048984                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007099                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    381310966                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    243112578                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    143625026                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     148817491                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       502627                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7006495                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2117                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          869                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2459763                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          115                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8550760                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         652982                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       100247                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    183482048                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1254501                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18292355                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9693532                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23111                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         75498                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          869                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1272199                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1170696                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2442895                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    144945713                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13735209                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2822794                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21667500                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20304495                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7932291                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.680691                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             143663322                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            143625026                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         92286910                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        259141085                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.665377                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356126                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    100161755                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    123103201                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     60379043                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33388                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2112273                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     75899565                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.621922                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.149546                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     29448324     38.80%     38.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21725759     28.62%     67.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7996654     10.54%     77.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4581651      6.04%     84.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3828196      5.04%     89.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1901803      2.51%     91.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1859605      2.45%     94.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       800832      1.06%     95.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3756741      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     75899565                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    100161755                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     123103201                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18519618                       # Number of memory references committed
system.switch_cpus3.commit.loads             11285856                       # Number of loads committed
system.switch_cpus3.commit.membars              16694                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17655932                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        110960815                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2511843                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3756741                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           255625068                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          375519823                       # The number of ROB writes
system.switch_cpus3.timesIdled                  37837                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1791403                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          100161755                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            123103201                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    100161755                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.861025                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.861025                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.161407                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.161407                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       652264860                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      198378449                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      187736286                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33388                       # number of misc regfile writes
system.l2.replacements                          92170                       # number of replacements
system.l2.tagsinuse                       8191.987929                       # Cycle average of tags in use
system.l2.total_refs                           789830                       # Total number of references to valid blocks.
system.l2.sampled_refs                         100362                       # Sample count of references to valid blocks.
system.l2.avg_refs                           7.869811                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            24.875963                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.871109                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2094.916542                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.685585                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1950.617462                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      0.665236                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1161.751711                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      0.789244                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1531.134369                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            502.287423                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            333.959806                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            265.676945                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            323.756534                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.003037                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000106                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.255727                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000084                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.238112                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000081                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.141815                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000096                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.186906                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.061314                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.040767                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.032431                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.039521                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        68057                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        41079                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        24818                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        33316                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  167270                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            47372                       # number of Writeback hits
system.l2.Writeback_hits::total                 47372                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        68057                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        41079                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        24818                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        33316                       # number of demand (read+write) hits
system.l2.demand_hits::total                   167270                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        68057                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        41079                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        24818                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        33316                       # number of overall hits
system.l2.overall_hits::total                  167270                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        27563                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        30919                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        14568                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        19044                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 92145                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        27563                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        30919                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        14568                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        19047                       # number of demand (read+write) misses
system.l2.demand_misses::total                  92148                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        27563                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        30919                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        14568                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        19047                       # number of overall misses
system.l2.overall_misses::total                 92148                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       493478                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1539773141                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       557483                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1641457984                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       640990                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    833469056                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       558379                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   1026182935                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      5043133446                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       127700                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        127700                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       493478                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1539773141                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       557483                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1641457984                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       640990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    833469056                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       558379                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   1026310635                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5043261146                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       493478                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1539773141                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       557483                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1641457984                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       640990                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    833469056                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       558379                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   1026310635                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5043261146                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95620                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        71998                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        39386                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        52360                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              259415                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        47372                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             47372                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 3                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95620                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        71998                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        39386                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        52363                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               259418                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95620                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        71998                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        39386                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        52363                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              259418                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.288256                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.429442                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.369878                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.363713                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.355203                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.288256                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.429442                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.369878                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.363749                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.355211                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.288256                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.429442                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.369878                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.363749                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.355211                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44861.636364                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 55863.771759                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 42883.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53088.973900                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst        45785                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 57212.318506                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 42952.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 53884.842208                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54730.408009                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 42566.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 42566.666667                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44861.636364                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 55863.771759                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 42883.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53088.973900                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst        45785                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 57212.318506                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 42952.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 53883.059537                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54730.012002                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44861.636364                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 55863.771759                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 42883.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53088.973900                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst        45785                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 57212.318506                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 42952.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 53883.059537                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54730.012002                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                26516                       # number of writebacks
system.l2.writebacks::total                     26516                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        27563                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        30919                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        14568                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        19044                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            92145                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        27563                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        30919                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        14568                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        19047                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             92148                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        27563                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        30919                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        14568                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        19047                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            92148                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       430258                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1382081811                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       481775                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1463576638                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       560513                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    749258533                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       483607                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    915646216                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4512519351                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       110531                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       110531                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       430258                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1382081811                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       481775                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1463576638                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       560513                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    749258533                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       483607                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    915756747                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4512629882                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       430258                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1382081811                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       481775                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1463576638                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       560513                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    749258533                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       483607                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    915756747                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4512629882                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.288256                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.429442                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.369878                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.363713                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.355203                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.288256                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.429442                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.369878                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.363749                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.355211                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.288256                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.429442                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.369878                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.363749                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.355211                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39114.363636                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 50142.648152                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 37059.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 47335.833565                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 40036.642857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 51431.804846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 37200.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 48080.561647                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48971.939346                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 36843.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 36843.666667                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 39114.363636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 50142.648152                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 37059.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 47335.833565                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 40036.642857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 51431.804846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 37200.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 48078.791778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48971.544494                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 39114.363636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 50142.648152                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 37059.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 47335.833565                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 40036.642857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 51431.804846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 37200.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 48078.791778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48971.544494                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996539                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015678745                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843337.105263                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996539                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15671084                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15671084                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15671084                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15671084                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15671084                       # number of overall hits
system.cpu0.icache.overall_hits::total       15671084                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       554848                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       554848                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       554848                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       554848                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       554848                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       554848                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15671095                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15671095                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15671095                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15671095                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15671095                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15671095                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 50440.727273                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 50440.727273                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 50440.727273                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 50440.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 50440.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 50440.727273                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       515148                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       515148                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       515148                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       515148                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       515148                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       515148                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 46831.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 46831.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 46831.636364                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 46831.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 46831.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 46831.636364                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95620                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191903039                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95876                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2001.575358                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.501760                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.498240                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916023                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083977                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11638796                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11638796                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709460                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709460                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16939                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16939                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19348256                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19348256                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19348256                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19348256                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       359178                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       359178                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           65                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           65                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       359243                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        359243                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       359243                       # number of overall misses
system.cpu0.dcache.overall_misses::total       359243                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  12117319228                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12117319228                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2479883                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2479883                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  12119799111                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12119799111                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  12119799111                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12119799111                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11997974                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11997974                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19707499                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19707499                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19707499                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19707499                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029937                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029937                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018229                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018229                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018229                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018229                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 33736.251185                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 33736.251185                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 38152.046154                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38152.046154                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 33737.050161                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33737.050161                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 33737.050161                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33737.050161                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        11741                       # number of writebacks
system.cpu0.dcache.writebacks::total            11741                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       263558                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       263558                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           65                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           65                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       263623                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       263623                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       263623                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       263623                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95620                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95620                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95620                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95620                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95620                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95620                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2175884395                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2175884395                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2175884395                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2175884395                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2175884395                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2175884395                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007970                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007970                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004852                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004852                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004852                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004852                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 22755.536446                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22755.536446                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 22755.536446                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22755.536446                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 22755.536446                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22755.536446                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996750                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020205454                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056865.834677                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996750                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15124699                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15124699                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15124699                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15124699                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15124699                       # number of overall hits
system.cpu1.icache.overall_hits::total       15124699                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       749035                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       749035                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       749035                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       749035                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       749035                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       749035                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15124716                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15124716                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15124716                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15124716                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15124716                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15124716                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 44060.882353                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 44060.882353                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 44060.882353                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 44060.882353                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 44060.882353                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 44060.882353                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       572378                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       572378                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       572378                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       572378                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       572378                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       572378                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 44029.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 44029.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 44029.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 44029.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 44029.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 44029.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71998                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181169033                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 72254                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2507.391051                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.717835                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.282165                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901242                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098758                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10469585                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10469585                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6928113                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6928113                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21393                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21393                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16382                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16382                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17397698                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17397698                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17397698                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17397698                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       153122                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       153122                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       153122                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        153122                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       153122                       # number of overall misses
system.cpu1.dcache.overall_misses::total       153122                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6001213478                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6001213478                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   6001213478                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6001213478                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   6001213478                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6001213478                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10622707                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10622707                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6928113                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6928113                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21393                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21393                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16382                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16382                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17550820                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17550820                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17550820                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17550820                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014415                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014415                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008724                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008724                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008724                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008724                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 39192.366074                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 39192.366074                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 39192.366074                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 39192.366074                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 39192.366074                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 39192.366074                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8360                       # number of writebacks
system.cpu1.dcache.writebacks::total             8360                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        81124                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        81124                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        81124                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        81124                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        81124                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        81124                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71998                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71998                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71998                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71998                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71998                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71998                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2057350792                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2057350792                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2057350792                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2057350792                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2057350792                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2057350792                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006778                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006778                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004102                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004102                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004102                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004102                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 28575.110309                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 28575.110309                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 28575.110309                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 28575.110309                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 28575.110309                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 28575.110309                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997743                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018507045                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2199799.233261                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997743                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022432                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15547171                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15547171                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15547171                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15547171                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15547171                       # number of overall hits
system.cpu2.icache.overall_hits::total       15547171                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       860752                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       860752                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       860752                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       860752                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       860752                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       860752                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15547188                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15547188                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15547188                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15547188                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15547188                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15547188                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 50632.470588                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 50632.470588                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 50632.470588                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 50632.470588                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 50632.470588                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 50632.470588                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       677759                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       677759                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       677759                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       677759                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       677759                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       677759                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 48411.357143                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 48411.357143                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 48411.357143                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 48411.357143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 48411.357143                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 48411.357143                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39386                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169857701                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 39642                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4284.791408                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.837288                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.162712                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905614                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094386                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10580626                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10580626                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7143087                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7143087                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17112                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17112                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17112                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17112                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17723713                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17723713                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17723713                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17723713                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       104388                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       104388                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       104388                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        104388                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       104388                       # number of overall misses
system.cpu2.dcache.overall_misses::total       104388                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4431862957                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4431862957                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4431862957                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4431862957                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4431862957                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4431862957                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10685014                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10685014                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7143087                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7143087                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17112                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17112                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17828101                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17828101                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17828101                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17828101                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009770                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009770                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005855                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005855                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005855                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005855                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 42455.674570                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 42455.674570                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 42455.674570                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 42455.674570                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 42455.674570                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 42455.674570                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8700                       # number of writebacks
system.cpu2.dcache.writebacks::total             8700                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        65002                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        65002                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        65002                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        65002                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        65002                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        65002                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39386                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39386                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39386                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39386                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39386                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39386                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1053063101                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1053063101                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1053063101                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1053063101                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1053063101                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1053063101                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003686                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003686                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002209                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002209                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002209                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002209                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 26736.990327                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 26736.990327                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 26736.990327                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 26736.990327                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 26736.990327                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 26736.990327                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.997094                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020034269                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2056520.703629                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.997094                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16810848                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16810848                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16810848                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16810848                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16810848                       # number of overall hits
system.cpu3.icache.overall_hits::total       16810848                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       739712                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       739712                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       739712                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       739712                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       739712                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       739712                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16810864                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16810864                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16810864                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16810864                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16810864                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16810864                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst        46232                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total        46232                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst        46232                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total        46232                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst        46232                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total        46232                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       573865                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       573865                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       573865                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       573865                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       573865                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       573865                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 44143.461538                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 44143.461538                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 44143.461538                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 44143.461538                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 44143.461538                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 44143.461538                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 52362                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174147097                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 52618                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3309.648732                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.222833                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.777167                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911027                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088973                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10447130                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10447130                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7196455                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7196455                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17657                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17657                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16694                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16694                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17643585                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17643585                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17643585                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17643585                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       134563                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       134563                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2911                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2911                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       137474                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        137474                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       137474                       # number of overall misses
system.cpu3.dcache.overall_misses::total       137474                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   5802658011                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   5802658011                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    168772046                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    168772046                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   5971430057                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   5971430057                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   5971430057                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   5971430057                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10581693                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10581693                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7199366                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7199366                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17657                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17657                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16694                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16694                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17781059                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17781059                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17781059                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17781059                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012717                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012717                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000404                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000404                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007731                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007731                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007731                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007731                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 43122.240222                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 43122.240222                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 57977.343181                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 57977.343181                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 43436.795736                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 43436.795736                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 43436.795736                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 43436.795736                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       436225                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 33555.769231                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        18571                       # number of writebacks
system.cpu3.dcache.writebacks::total            18571                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        82203                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        82203                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2908                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2908                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        85111                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        85111                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        85111                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        85111                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        52360                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        52360                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        52363                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        52363                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        52363                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        52363                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1375801030                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1375801030                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       131179                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       131179                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1375932209                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1375932209                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1375932209                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1375932209                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004948                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004948                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002945                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002945                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002945                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002945                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 26275.802712                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 26275.802712                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 43726.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 43726.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 26276.802494                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 26276.802494                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 26276.802494                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 26276.802494                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
