static __init void tegra124_periph_clk_init(void __iomem *clk_base,\r\nvoid __iomem *pmc_base)\r\n{\r\nstruct clk *clk;\r\nclk = clk_register_fixed_factor(NULL, "xusb_ss_div2", "xusb_ss_src", 0,\r\n1, 2);\r\nclks[TEGRA124_CLK_XUSB_SS_DIV2] = clk;\r\nclk = tegra_clk_register_periph_fixed("dpaux", "pll_p", 0, clk_base,\r\n1, 17, 181);\r\nclks[TEGRA124_CLK_DPAUX] = clk;\r\nclk = clk_register_gate(NULL, "pll_d_dsi_out", "pll_d_out0", 0,\r\nclk_base + PLLD_MISC, 30, 0, &pll_d_lock);\r\nclks[TEGRA124_CLK_PLL_D_DSI_OUT] = clk;\r\nclk = tegra_clk_register_periph_gate("dsia", "pll_d_dsi_out", 0,\r\nclk_base, 0, 48,\r\nperiph_clk_enb_refcnt);\r\nclks[TEGRA124_CLK_DSIA] = clk;\r\nclk = tegra_clk_register_periph_gate("dsib", "pll_d_dsi_out", 0,\r\nclk_base, 0, 82,\r\nperiph_clk_enb_refcnt);\r\nclks[TEGRA124_CLK_DSIB] = clk;\r\nclk = tegra_clk_register_mc("mc", "emc", clk_base + CLK_SOURCE_EMC,\r\n&emc_lock);\r\nclks[TEGRA124_CLK_MC] = clk;\r\nclk = clk_register_gate(NULL, "cml0", "pll_e", 0, clk_base + PLLE_AUX,\r\n0, 0, &pll_e_lock);\r\nclk_register_clkdev(clk, "cml0", NULL);\r\nclks[TEGRA124_CLK_CML0] = clk;\r\nclk = clk_register_gate(NULL, "cml1", "pll_e", 0, clk_base + PLLE_AUX,\r\n1, 0, &pll_e_lock);\r\nclk_register_clkdev(clk, "cml1", NULL);\r\nclks[TEGRA124_CLK_CML1] = clk;\r\ntegra_periph_clk_init(clk_base, pmc_base, tegra124_clks, &pll_p_params);\r\n}\r\nstatic void __init tegra124_pll_init(void __iomem *clk_base,\r\nvoid __iomem *pmc)\r\n{\r\nstruct clk *clk;\r\nclk = tegra_clk_register_pllxc("pll_c", "pll_ref", clk_base,\r\npmc, 0, &pll_c_params, NULL);\r\nclk_register_clkdev(clk, "pll_c", NULL);\r\nclks[TEGRA124_CLK_PLL_C] = clk;\r\nclk = tegra_clk_register_divider("pll_c_out1_div", "pll_c",\r\nclk_base + PLLC_OUT, 0, TEGRA_DIVIDER_ROUND_UP,\r\n8, 8, 1, NULL);\r\nclk = tegra_clk_register_pll_out("pll_c_out1", "pll_c_out1_div",\r\nclk_base + PLLC_OUT, 1, 0,\r\nCLK_SET_RATE_PARENT, 0, NULL);\r\nclk_register_clkdev(clk, "pll_c_out1", NULL);\r\nclks[TEGRA124_CLK_PLL_C_OUT1] = clk;\r\nclk = clk_register_fixed_factor(NULL, "pll_c_ud", "pll_c",\r\nCLK_SET_RATE_PARENT, 1, 1);\r\nclk_register_clkdev(clk, "pll_c_ud", NULL);\r\nclks[TEGRA124_CLK_PLL_C_UD] = clk;\r\nclk = tegra_clk_register_pllc("pll_c2", "pll_ref", clk_base, pmc, 0,\r\n&pll_c2_params, NULL);\r\nclk_register_clkdev(clk, "pll_c2", NULL);\r\nclks[TEGRA124_CLK_PLL_C2] = clk;\r\nclk = tegra_clk_register_pllc("pll_c3", "pll_ref", clk_base, pmc, 0,\r\n&pll_c3_params, NULL);\r\nclk_register_clkdev(clk, "pll_c3", NULL);\r\nclks[TEGRA124_CLK_PLL_C3] = clk;\r\nclk = tegra_clk_register_pllm("pll_m", "pll_ref", clk_base, pmc,\r\nCLK_IGNORE_UNUSED | CLK_SET_RATE_GATE,\r\n&pll_m_params, NULL);\r\nclk_register_clkdev(clk, "pll_m", NULL);\r\nclks[TEGRA124_CLK_PLL_M] = clk;\r\nclk = tegra_clk_register_divider("pll_m_out1_div", "pll_m",\r\nclk_base + PLLM_OUT, 0, TEGRA_DIVIDER_ROUND_UP,\r\n8, 8, 1, NULL);\r\nclk = tegra_clk_register_pll_out("pll_m_out1", "pll_m_out1_div",\r\nclk_base + PLLM_OUT, 1, 0, CLK_IGNORE_UNUSED |\r\nCLK_SET_RATE_PARENT, 0, NULL);\r\nclk_register_clkdev(clk, "pll_m_out1", NULL);\r\nclks[TEGRA124_CLK_PLL_M_OUT1] = clk;\r\nclk = clk_register_fixed_factor(NULL, "pll_m_ud", "pll_m",\r\nCLK_SET_RATE_PARENT, 1, 1);\r\nclk_register_clkdev(clk, "pll_m_ud", NULL);\r\nclks[TEGRA124_CLK_PLL_M_UD] = clk;\r\nclk = tegra_clk_register_pllu_tegra114("pll_u", "pll_ref", clk_base, 0,\r\n&pll_u_params, &pll_u_lock);\r\nclk_register_clkdev(clk, "pll_u", NULL);\r\nclks[TEGRA124_CLK_PLL_U] = clk;\r\nclk = clk_register_gate(NULL, "pll_u_480M", "pll_u",\r\nCLK_SET_RATE_PARENT, clk_base + PLLU_BASE,\r\n22, 0, &pll_u_lock);\r\nclk_register_clkdev(clk, "pll_u_480M", NULL);\r\nclks[TEGRA124_CLK_PLL_U_480M] = clk;\r\nclk = clk_register_fixed_factor(NULL, "pll_u_60M", "pll_u",\r\nCLK_SET_RATE_PARENT, 1, 8);\r\nclk_register_clkdev(clk, "pll_u_60M", NULL);\r\nclks[TEGRA124_CLK_PLL_U_60M] = clk;\r\nclk = clk_register_fixed_factor(NULL, "pll_u_48M", "pll_u",\r\nCLK_SET_RATE_PARENT, 1, 10);\r\nclk_register_clkdev(clk, "pll_u_48M", NULL);\r\nclks[TEGRA124_CLK_PLL_U_48M] = clk;\r\nclk = clk_register_fixed_factor(NULL, "pll_u_12M", "pll_u",\r\nCLK_SET_RATE_PARENT, 1, 40);\r\nclk_register_clkdev(clk, "pll_u_12M", NULL);\r\nclks[TEGRA124_CLK_PLL_U_12M] = clk;\r\nclk = tegra_clk_register_pll("pll_d", "pll_ref", clk_base, pmc, 0,\r\n&pll_d_params, &pll_d_lock);\r\nclk_register_clkdev(clk, "pll_d", NULL);\r\nclks[TEGRA124_CLK_PLL_D] = clk;\r\nclk = clk_register_fixed_factor(NULL, "pll_d_out0", "pll_d",\r\nCLK_SET_RATE_PARENT, 1, 2);\r\nclk_register_clkdev(clk, "pll_d_out0", NULL);\r\nclks[TEGRA124_CLK_PLL_D_OUT0] = clk;\r\nclk = tegra_clk_register_pllre("pll_re_vco", "pll_ref", clk_base, pmc,\r\n0, &pll_re_vco_params, &pll_re_lock, pll_ref_freq);\r\nclk_register_clkdev(clk, "pll_re_vco", NULL);\r\nclks[TEGRA124_CLK_PLL_RE_VCO] = clk;\r\nclk = clk_register_divider_table(NULL, "pll_re_out", "pll_re_vco", 0,\r\nclk_base + PLLRE_BASE, 16, 4, 0,\r\npll_re_div_table, &pll_re_lock);\r\nclk_register_clkdev(clk, "pll_re_out", NULL);\r\nclks[TEGRA124_CLK_PLL_RE_OUT] = clk;\r\nclk = tegra_clk_register_plle_tegra114("pll_e", "pll_ref",\r\nclk_base, 0, &pll_e_params, NULL);\r\nclk_register_clkdev(clk, "pll_e", NULL);\r\nclks[TEGRA124_CLK_PLL_E] = clk;\r\nclk = tegra_clk_register_pllss("pll_c4", "pll_ref", clk_base, 0,\r\n&pll_c4_params, NULL);\r\nclk_register_clkdev(clk, "pll_c4", NULL);\r\nclks[TEGRA124_CLK_PLL_C4] = clk;\r\nclk = tegra_clk_register_pllss("pll_dp", "pll_ref", clk_base, 0,\r\n&pll_dp_params, NULL);\r\nclk_register_clkdev(clk, "pll_dp", NULL);\r\nclks[TEGRA124_CLK_PLL_DP] = clk;\r\nclk = tegra_clk_register_pllss("pll_d2", "pll_ref", clk_base, 0,\r\n&tegra124_pll_d2_params, NULL);\r\nclk_register_clkdev(clk, "pll_d2", NULL);\r\nclks[TEGRA124_CLK_PLL_D2] = clk;\r\nclk = clk_register_fixed_factor(NULL, "pll_d2_out0", "pll_d2",\r\nCLK_SET_RATE_PARENT, 1, 1);\r\nclk_register_clkdev(clk, "pll_d2_out0", NULL);\r\nclks[TEGRA124_CLK_PLL_D2_OUT0] = clk;\r\n}\r\nstatic void tegra124_wait_cpu_in_reset(u32 cpu)\r\n{\r\nunsigned int reg;\r\ndo {\r\nreg = readl(clk_base + CLK_RST_CONTROLLER_CPU_CMPLX_STATUS);\r\ncpu_relax();\r\n} while (!(reg & (1 << cpu)));\r\n}\r\nstatic void tegra124_disable_cpu_clock(u32 cpu)\r\n{\r\n}\r\nstatic void tegra124_cpu_clock_suspend(void)\r\n{\r\ntegra124_cpu_clk_sctx.clk_csite_src =\r\nreadl(clk_base + CLK_SOURCE_CSITE);\r\nwritel(3 << 30, clk_base + CLK_SOURCE_CSITE);\r\ntegra124_cpu_clk_sctx.cclkg_burst =\r\nreadl(clk_base + CCLKG_BURST_POLICY);\r\ntegra124_cpu_clk_sctx.cclkg_divider =\r\nreadl(clk_base + CCLKG_BURST_POLICY + 4);\r\n}\r\nstatic void tegra124_cpu_clock_resume(void)\r\n{\r\nwritel(tegra124_cpu_clk_sctx.clk_csite_src,\r\nclk_base + CLK_SOURCE_CSITE);\r\nwritel(tegra124_cpu_clk_sctx.cclkg_burst,\r\nclk_base + CCLKG_BURST_POLICY);\r\nwritel(tegra124_cpu_clk_sctx.cclkg_divider,\r\nclk_base + CCLKG_BURST_POLICY + 4);\r\n}\r\nstatic void __init tegra124_clock_apply_init_table(void)\r\n{\r\ntegra_init_from_table(common_init_table, clks, TEGRA124_CLK_CLK_MAX);\r\ntegra_init_from_table(tegra124_init_table, clks, TEGRA124_CLK_CLK_MAX);\r\n}\r\nstatic void tegra124_car_barrier(void)\r\n{\r\nreadl_relaxed(clk_base + RST_DFLL_DVCO);\r\n}\r\nstatic void tegra124_clock_assert_dfll_dvco_reset(void)\r\n{\r\nu32 v;\r\nv = readl_relaxed(clk_base + RST_DFLL_DVCO);\r\nv |= (1 << DVFS_DFLL_RESET_SHIFT);\r\nwritel_relaxed(v, clk_base + RST_DFLL_DVCO);\r\ntegra124_car_barrier();\r\n}\r\nstatic void tegra124_clock_deassert_dfll_dvco_reset(void)\r\n{\r\nu32 v;\r\nv = readl_relaxed(clk_base + RST_DFLL_DVCO);\r\nv &= ~(1 << DVFS_DFLL_RESET_SHIFT);\r\nwritel_relaxed(v, clk_base + RST_DFLL_DVCO);\r\ntegra124_car_barrier();\r\n}\r\nstatic int tegra124_reset_assert(unsigned long id)\r\n{\r\nif (id == TEGRA124_RST_DFLL_DVCO)\r\ntegra124_clock_assert_dfll_dvco_reset();\r\nelse\r\nreturn -EINVAL;\r\nreturn 0;\r\n}\r\nstatic int tegra124_reset_deassert(unsigned long id)\r\n{\r\nif (id == TEGRA124_RST_DFLL_DVCO)\r\ntegra124_clock_deassert_dfll_dvco_reset();\r\nelse\r\nreturn -EINVAL;\r\nreturn 0;\r\n}\r\nstatic void __init tegra132_clock_apply_init_table(void)\r\n{\r\ntegra_init_from_table(common_init_table, clks, TEGRA124_CLK_CLK_MAX);\r\ntegra_init_from_table(tegra132_init_table, clks, TEGRA124_CLK_CLK_MAX);\r\n}\r\nstatic void __init tegra124_132_clock_init_pre(struct device_node *np)\r\n{\r\nstruct device_node *node;\r\nu32 plld_base;\r\nclk_base = of_iomap(np, 0);\r\nif (!clk_base) {\r\npr_err("ioremap tegra124/tegra132 CAR failed\n");\r\nreturn;\r\n}\r\nnode = of_find_matching_node(NULL, pmc_match);\r\nif (!node) {\r\npr_err("Failed to find pmc node\n");\r\nWARN_ON(1);\r\nreturn;\r\n}\r\npmc_base = of_iomap(node, 0);\r\nif (!pmc_base) {\r\npr_err("Can't map pmc registers\n");\r\nWARN_ON(1);\r\nreturn;\r\n}\r\nclks = tegra_clk_init(clk_base, TEGRA124_CLK_CLK_MAX,\r\nTEGRA124_CAR_BANK_COUNT);\r\nif (!clks)\r\nreturn;\r\nif (tegra_osc_clk_init(clk_base, tegra124_clks, tegra124_input_freq,\r\nARRAY_SIZE(tegra124_input_freq), 1, &osc_freq,\r\n&pll_ref_freq) < 0)\r\nreturn;\r\ntegra_fixed_clk_init(tegra124_clks);\r\ntegra124_pll_init(clk_base, pmc_base);\r\ntegra124_periph_clk_init(clk_base, pmc_base);\r\ntegra_audio_clk_init(clk_base, pmc_base, tegra124_clks,\r\ntegra124_audio_plls,\r\nARRAY_SIZE(tegra124_audio_plls));\r\ntegra_pmc_clk_init(pmc_base, tegra124_clks);\r\nplld_base = clk_readl(clk_base + PLLD_BASE);\r\nplld_base &= ~BIT(25);\r\nclk_writel(plld_base, clk_base + PLLD_BASE);\r\n}\r\nstatic void __init tegra124_132_clock_init_post(struct device_node *np)\r\n{\r\ntegra_super_clk_gen4_init(clk_base, pmc_base, tegra124_clks,\r\n&pll_x_params);\r\ntegra_init_special_resets(1, tegra124_reset_assert,\r\ntegra124_reset_deassert);\r\ntegra_add_of_provider(np);\r\nclks[TEGRA124_CLK_EMC] = tegra_clk_register_emc(clk_base, np,\r\n&emc_lock);\r\ntegra_register_devclks(devclks, ARRAY_SIZE(devclks));\r\ntegra_cpu_car_ops = &tegra124_cpu_car_ops;\r\n}\r\nstatic void __init tegra124_clock_init(struct device_node *np)\r\n{\r\ntegra124_132_clock_init_pre(np);\r\ntegra_clk_apply_init_table = tegra124_clock_apply_init_table;\r\ntegra124_132_clock_init_post(np);\r\n}\r\nstatic void __init tegra132_clock_init(struct device_node *np)\r\n{\r\ntegra124_132_clock_init_pre(np);\r\ntegra124_clks[tegra_clk_cclk_g].present = false;\r\ntegra124_clks[tegra_clk_cclk_lp].present = false;\r\ntegra124_clks[tegra_clk_pll_x].present = false;\r\ntegra124_clks[tegra_clk_pll_x_out0].present = false;\r\ntegra_clk_apply_init_table = tegra132_clock_apply_init_table;\r\ntegra124_132_clock_init_post(np);\r\n}
