#! /usr/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x564841856c40 .scope module, "test_top" "test_top" 2 1;
 .timescale -9 -12;
v0x5648418867a0_0 .var "clk", 0 0;
v0x564841886840_0 .net "data1", 31 0, L_0x564841897380;  1 drivers
v0x564841886900_0 .var/i "i", 31 0;
v0x5648418869a0_0 .var "rst_n", 0 0;
S_0x564841829e60 .scope module, "uut" "top" 2 7, 3 1 0, S_0x564841856c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /OUTPUT 32 "data1"
L_0x564841897380 .functor BUFZ 32, v0x564841883340_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5648418854a0_0 .net "addra", 31 0, v0x564841883260_0;  1 drivers
v0x564841885580_0 .net "addrb", 31 0, v0x564841883180_0;  1 drivers
v0x564841885690_0 .net "alu_a", 31 0, v0x5648418828a0_0;  1 drivers
v0x564841885780_0 .net "alu_b", 31 0, v0x5648418829b0_0;  1 drivers
v0x564841885890_0 .net "alu_op", 4 0, L_0x5648418972e0;  1 drivers
v0x5648418859f0_0 .net "alu_out", 31 0, v0x564841881e20_0;  1 drivers
v0x564841885b00_0 .net "clk", 0 0, v0x5648418867a0_0;  1 drivers
v0x564841885ba0_0 .net "data1", 31 0, L_0x564841897380;  alias, 1 drivers
v0x564841885c80_0 .net "dina", 31 0, v0x564841883340_0;  1 drivers
v0x564841885dd0_0 .net "doutb", 31 0, L_0x564841886b00;  1 drivers
L_0x7ff3b3a3c018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x564841885ee0_0 .net "ena", 0 0, L_0x7ff3b3a3c018;  1 drivers
L_0x7ff3b3a3c060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x564841885fa0_0 .net "enb", 0 0, L_0x7ff3b3a3c060;  1 drivers
v0x564841886060_0 .net "rAddr", 5 0, v0x5648418834e0_0;  1 drivers
v0x564841886170_0 .net "rDout", 31 0, L_0x564841826190;  1 drivers
v0x564841886230_0 .net "rst_n", 0 0, v0x5648418869a0_0;  1 drivers
v0x564841886320_0 .net "wAddr", 5 0, v0x5648418835c0_0;  1 drivers
v0x564841886410_0 .net "wDin", 31 0, v0x5648418836a0_0;  1 drivers
v0x564841886520_0 .net "wEna", 0 0, v0x564841883780_0;  1 drivers
v0x564841886610_0 .net "wea", 0 0, v0x564841883420_0;  1 drivers
S_0x56484182a030 .scope module, "alu" "ALU" 3 48, 4 2 0, S_0x564841829e60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "alu_a"
    .port_info 1 /INPUT 32 "alu_b"
    .port_info 2 /INPUT 5 "alu_op"
    .port_info 3 /OUTPUT 32 "alu_out"
P_0x564841837880 .param/l "A_ADD" 0 4 10, C4<00001>;
P_0x5648418378c0 .param/l "A_AND" 0 4 12, C4<00011>;
P_0x564841837900 .param/l "A_NOP" 0 4 9, C4<00000>;
P_0x564841837940 .param/l "A_NOR" 0 4 15, C4<00110>;
P_0x564841837980 .param/l "A_OR" 0 4 13, C4<00100>;
P_0x5648418379c0 .param/l "A_SUB" 0 4 11, C4<00010>;
P_0x564841837a00 .param/l "A_XOR" 0 4 14, C4<00101>;
L_0x564841825e60 .functor AND 32, v0x5648418828a0_0, v0x5648418829b0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x5648418264c0 .functor OR 32, v0x5648418828a0_0, v0x5648418829b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5648418262a0 .functor XOR 32, v0x5648418828a0_0, v0x5648418829b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x564841826080 .functor OR 32, v0x5648418828a0_0, v0x5648418829b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5648418263b0 .functor NOT 32, L_0x564841826080, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x564841857d30_0 .net *"_s12", 31 0, L_0x564841826080;  1 drivers
v0x56484185c250_0 .net/s "alu_a", 31 0, v0x5648418828a0_0;  alias, 1 drivers
v0x56484185c320_0 .net/s "alu_add_out", 31 0, L_0x564841896e30;  1 drivers
v0x564841881890_0 .net/s "alu_and_out", 31 0, L_0x564841825e60;  1 drivers
v0x564841881970_0 .net/s "alu_b", 31 0, v0x5648418829b0_0;  alias, 1 drivers
L_0x7ff3b3a3c0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564841881aa0_0 .net/s "alu_nop_out", 31 0, L_0x7ff3b3a3c0f0;  1 drivers
v0x564841881b80_0 .net/s "alu_nor_out", 31 0, L_0x5648418263b0;  1 drivers
v0x564841881c60_0 .net "alu_op", 4 0, L_0x5648418972e0;  alias, 1 drivers
v0x564841881d40_0 .net/s "alu_or_out", 31 0, L_0x5648418264c0;  1 drivers
v0x564841881e20_0 .var "alu_out", 31 0;
v0x564841881f00_0 .net/s "alu_sub_out", 31 0, L_0x564841896ed0;  1 drivers
v0x564841881fe0_0 .net/s "alu_xor_out", 31 0, L_0x5648418262a0;  1 drivers
E_0x564841826e80/0 .event edge, v0x564841881c60_0, v0x564841881aa0_0, v0x56484185c320_0, v0x564841881f00_0;
E_0x564841826e80/1 .event edge, v0x564841881890_0, v0x564841881d40_0, v0x564841881fe0_0, v0x564841881b80_0;
E_0x564841826e80 .event/or E_0x564841826e80/0, E_0x564841826e80/1;
L_0x564841896e30 .arith/sum 32, v0x5648418828a0_0, v0x5648418829b0_0;
L_0x564841896ed0 .arith/sub 32, v0x5648418828a0_0, v0x5648418829b0_0;
S_0x564841882140 .scope module, "control" "CONTROL" 3 56, 5 1 0, S_0x564841829e60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 32 "ram_out"
    .port_info 3 /OUTPUT 32 "alu_a"
    .port_info 4 /OUTPUT 32 "alu_b"
    .port_info 5 /OUTPUT 5 "alu_op"
    .port_info 6 /INPUT 32 "alu_out"
    .port_info 7 /OUTPUT 32 "ram_raddr"
    .port_info 8 /OUTPUT 32 "ram_waddr"
    .port_info 9 /OUTPUT 6 "reg_raddr"
    .port_info 10 /OUTPUT 6 "reg_waddr"
    .port_info 11 /OUTPUT 1 "reg_wen"
    .port_info 12 /OUTPUT 1 "ram_wen"
    .port_info 13 /OUTPUT 32 "ram_wdata"
    .port_info 14 /OUTPUT 32 "reg_wdata"
P_0x5648418822e0 .param/l "s0" 0 5 21, +C4<00000000000000000000000000000000>;
P_0x564841882320 .param/l "s1" 0 5 21, +C4<00000000000000000000000000000001>;
P_0x564841882360 .param/l "s2" 0 5 21, +C4<00000000000000000000000000000010>;
P_0x5648418823a0 .param/l "s3" 0 5 21, +C4<00000000000000000000000000000011>;
P_0x5648418823e0 .param/l "s4" 0 5 21, +C4<00000000000000000000000000000100>;
P_0x564841882420 .param/l "s5" 0 5 21, +C4<00000000000000000000000000000101>;
P_0x564841882460 .param/l "s6" 0 5 21, +C4<00000000000000000000000000000110>;
P_0x5648418824a0 .param/l "s7" 0 5 21, +C4<00000000000000000000000000000111>;
v0x5648418828a0_0 .var "alu_a", 31 0;
v0x5648418829b0_0 .var "alu_b", 31 0;
v0x564841882a80_0 .net "alu_op", 4 0, L_0x5648418972e0;  alias, 1 drivers
v0x564841882b80_0 .net "alu_out", 31 0, v0x564841881e20_0;  alias, 1 drivers
v0x564841882c50_0 .net "clk", 0 0, v0x5648418867a0_0;  alias, 1 drivers
v0x564841882d40_0 .var "curr_state", 2 0;
v0x564841882e00_0 .var "next_state", 2 0;
v0x564841882ee0_0 .var "r1", 7 0;
v0x564841882fc0_0 .var "r2", 7 0;
v0x5648418830a0_0 .net "ram_out", 31 0, L_0x564841886b00;  alias, 1 drivers
v0x564841883180_0 .var "ram_raddr", 31 0;
v0x564841883260_0 .var "ram_waddr", 31 0;
v0x564841883340_0 .var "ram_wdata", 31 0;
v0x564841883420_0 .var "ram_wen", 0 0;
v0x5648418834e0_0 .var "reg_raddr", 5 0;
v0x5648418835c0_0 .var "reg_waddr", 5 0;
v0x5648418836a0_0 .var "reg_wdata", 31 0;
v0x564841883780_0 .var "reg_wen", 0 0;
v0x564841883840_0 .var "rop", 7 0;
v0x564841883920_0 .net "rst_n", 0 0, v0x5648418869a0_0;  alias, 1 drivers
v0x5648418839e0_0 .var "rw", 7 0;
E_0x5648418258e0/0 .event negedge, v0x564841883920_0;
E_0x5648418258e0/1 .event posedge, v0x564841882c50_0;
E_0x5648418258e0 .event/or E_0x5648418258e0/0, E_0x5648418258e0/1;
E_0x564841826c20 .event edge, v0x564841882d40_0, v0x564841881c60_0;
L_0x5648418972e0 .part L_0x564841886b00, 0, 5;
S_0x564841883ca0 .scope module, "ram1" "RAM" 3 13, 6 1 0, S_0x564841829e60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "wea"
    .port_info 2 /INPUT 32 "addra"
    .port_info 3 /INPUT 32 "dina"
    .port_info 4 /INPUT 32 "addrb"
    .port_info 5 /OUTPUT 32 "doutb"
v0x564841883ee0_0 .net *"_s0", 31 0, L_0x564841886a40;  1 drivers
v0x564841883fe0_0 .net "addra", 31 0, v0x564841883260_0;  alias, 1 drivers
v0x5648418840d0_0 .net "addrb", 31 0, v0x564841883180_0;  alias, 1 drivers
v0x5648418841d0_0 .net "clk", 0 0, v0x5648418867a0_0;  alias, 1 drivers
v0x5648418842a0_0 .net "dina", 31 0, v0x564841883340_0;  alias, 1 drivers
v0x564841884390_0 .net "doutb", 31 0, L_0x564841886b00;  alias, 1 drivers
v0x564841884460 .array "mem", 32767 0, 31 0;
v0x564841884500_0 .net "wea", 0 0, v0x564841883420_0;  alias, 1 drivers
E_0x5648418269c0 .event posedge, v0x564841882c50_0;
L_0x564841886a40 .array/port v0x564841884460, v0x564841883180_0;
L_0x564841886b00 .functor MUXZ 32, L_0x564841886a40, v0x564841883340_0, v0x564841883420_0, C4<>;
S_0x564841884630 .scope module, "reg_file" "REG_FILE" 3 32, 7 1 0, S_0x564841829e60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 6 "rAddr"
    .port_info 3 /OUTPUT 32 "rDout"
    .port_info 4 /INPUT 6 "wAddr"
    .port_info 5 /INPUT 32 "wDin"
    .port_info 6 /INPUT 1 "wEna"
P_0x564841884800 .param/l "rst_value" 0 7 12, C4<00000000000000000000000000000000>;
L_0x564841826190 .functor BUFZ 32, L_0x564841886ba0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x564841884980_0 .net *"_s0", 31 0, L_0x564841886ba0;  1 drivers
v0x564841884a80_0 .net *"_s2", 7 0, L_0x564841886c40;  1 drivers
L_0x7ff3b3a3c0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x564841884b60_0 .net *"_s5", 1 0, L_0x7ff3b3a3c0a8;  1 drivers
v0x564841884c50_0 .net "clk", 0 0, v0x5648418867a0_0;  alias, 1 drivers
v0x564841884d40_0 .var/i "i", 31 0;
v0x564841884e70_0 .net "rAddr", 5 0, v0x5648418834e0_0;  alias, 1 drivers
v0x564841884f30_0 .net "rDout", 31 0, L_0x564841826190;  alias, 1 drivers
v0x564841884ff0 .array "regs", 0 63, 31 0;
v0x5648418850b0_0 .net "rst_n", 0 0, v0x5648418869a0_0;  alias, 1 drivers
v0x564841885150_0 .net "wAddr", 5 0, v0x5648418835c0_0;  alias, 1 drivers
v0x564841885220_0 .net "wDin", 31 0, v0x5648418836a0_0;  alias, 1 drivers
v0x5648418852f0_0 .net "wEna", 0 0, v0x564841883780_0;  alias, 1 drivers
L_0x564841886ba0 .array/port v0x564841884ff0, L_0x564841886c40;
L_0x564841886c40 .concat [ 6 2 0 0], v0x5648418834e0_0, L_0x7ff3b3a3c0a8;
    .scope S_0x564841883ca0;
T_0 ;
    %wait E_0x5648418269c0;
    %load/vec4 v0x564841884500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x5648418842a0_0;
    %ix/getv 3, v0x564841883fe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564841884460, 0, 4;
    %vpi_call 6 14 "$display", "%5d:\345\206\231dm[%h] <= %h", $time, v0x564841883fe0_0, v0x5648418842a0_0 {0 0 0};
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x564841884630;
T_1 ;
    %wait E_0x5648418269c0;
    %load/vec4 v0x5648418850b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564841884d40_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x564841884d40_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x564841884d40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564841884ff0, 0, 4;
    %load/vec4 v0x564841884d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564841884d40_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5648418852f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x564841885220_0;
    %load/vec4 v0x564841885150_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564841884ff0, 0, 4;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56484182a030;
T_2 ;
    %wait E_0x564841826e80;
    %load/vec4 v0x564841881c60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %load/vec4 v0x564841881aa0_0;
    %assign/vec4 v0x564841881e20_0, 0;
    %jmp T_2.8;
T_2.0 ;
    %load/vec4 v0x564841881aa0_0;
    %assign/vec4 v0x564841881e20_0, 0;
    %jmp T_2.8;
T_2.1 ;
    %load/vec4 v0x56484185c320_0;
    %assign/vec4 v0x564841881e20_0, 0;
    %jmp T_2.8;
T_2.2 ;
    %load/vec4 v0x564841881f00_0;
    %assign/vec4 v0x564841881e20_0, 0;
    %jmp T_2.8;
T_2.3 ;
    %load/vec4 v0x564841881890_0;
    %assign/vec4 v0x564841881e20_0, 0;
    %jmp T_2.8;
T_2.4 ;
    %load/vec4 v0x564841881d40_0;
    %assign/vec4 v0x564841881e20_0, 0;
    %jmp T_2.8;
T_2.5 ;
    %load/vec4 v0x564841881fe0_0;
    %assign/vec4 v0x564841881e20_0, 0;
    %jmp T_2.8;
T_2.6 ;
    %load/vec4 v0x564841881b80_0;
    %assign/vec4 v0x564841881e20_0, 0;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x564841882140;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564841882ee0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x564841882fc0_0, 0, 8;
    %pushi/vec4 100, 0, 8;
    %store/vec4 v0x564841883840_0, 0, 8;
    %pushi/vec4 200, 0, 8;
    %store/vec4 v0x5648418839e0_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_0x564841882140;
T_4 ;
    %wait E_0x5648418258e0;
    %load/vec4 v0x564841883920_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564841882d40_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x564841882e00_0;
    %assign/vec4 v0x564841882d40_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x564841882140;
T_5 ;
    %wait E_0x564841826c20;
    %load/vec4 v0x564841882d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.0 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x564841882e00_0, 0;
    %jmp T_5.6;
T_5.1 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x564841882e00_0, 0;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x564841882e00_0, 0;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x564841882e00_0, 0;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0x564841882a80_0;
    %pad/u 32;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_5.7, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564841882e00_0, 0;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x564841882e00_0, 0;
T_5.8 ;
    %jmp T_5.6;
T_5.5 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x564841882e00_0, 0;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x564841882140;
T_6 ;
    %wait E_0x5648418258e0;
    %load/vec4 v0x564841883920_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x564841882ee0_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x564841882fc0_0, 0;
    %pushi/vec4 100, 0, 8;
    %assign/vec4 v0x564841883840_0, 0;
    %pushi/vec4 200, 0, 8;
    %assign/vec4 v0x5648418839e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x564841882d40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x564841882ee0_0;
    %pad/u 32;
    %assign/vec4 v0x564841883180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564841883420_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x564841882d40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v0x564841882fc0_0;
    %pad/u 32;
    %assign/vec4 v0x564841883180_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x564841882d40_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %load/vec4 v0x564841883840_0;
    %pad/u 32;
    %assign/vec4 v0x564841883180_0, 0;
    %load/vec4 v0x5648418830a0_0;
    %assign/vec4 v0x5648418828a0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5648418835c0_0, 0;
    %load/vec4 v0x5648418830a0_0;
    %assign/vec4 v0x5648418836a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564841883780_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x564841882d40_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_6.8, 4;
    %load/vec4 v0x5648418830a0_0;
    %assign/vec4 v0x5648418829b0_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x5648418835c0_0, 0;
    %load/vec4 v0x5648418830a0_0;
    %assign/vec4 v0x5648418836a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564841883780_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x564841882d40_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %vpi_call 5 74 "$display", "%h", v0x5648418839e0_0 {0 0 0};
    %load/vec4 v0x5648418839e0_0;
    %pad/u 32;
    %assign/vec4 v0x564841883260_0, 0;
    %load/vec4 v0x564841882b80_0;
    %assign/vec4 v0x564841883340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564841883420_0, 0;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x5648418835c0_0, 0;
    %load/vec4 v0x5648418830a0_0;
    %assign/vec4 v0x5648418836a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564841883780_0, 0;
    %load/vec4 v0x564841882ee0_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x564841882ee0_0, 0;
    %load/vec4 v0x564841882fc0_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x564841882fc0_0, 0;
    %load/vec4 v0x5648418839e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5648418839e0_0, 0;
    %load/vec4 v0x564841883840_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x564841883840_0, 0;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564841883420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564841883780_0, 0;
T_6.11 ;
T_6.9 ;
T_6.7 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x564841856c40;
T_7 ;
    %delay 1000000, 0;
    %load/vec4 v0x5648418867a0_0;
    %inv;
    %store/vec4 v0x5648418867a0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x564841856c40;
T_8 ;
    %vpi_call 2 20 "$readmemh", "ram.hex", v0x564841884460, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000001101011 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5648418867a0_0, 0, 1;
    %delay 0, 0;
    %vpi_call 2 22 "$display", "%5d:\345\274\200\345\247\213\345\210\235\345\247\213\345\214\226\343\200\202clk\345\221\250\346\234\237\344\270\27210", $time {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5648418869a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5648418869a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5648418869a0_0, 0, 1;
    %vpi_call 2 26 "$display", "%5d:\347\250\213\345\272\217\345\274\200\345\247\213\346\211\247\350\241\214\357\274\201", $time {0 0 0};
    %delay 200000000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564841886900_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x564841886900_0;
    %cmpi/s 14, 0, 32;
    %jmp/0xz T_8.1, 5;
    %vpi_call 2 30 "$display", "dm[%h] = %h", v0x564841886900_0, &A<v0x564841884460, v0x564841886900_0 > {0 0 0};
    %load/vec4 v0x564841886900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564841886900_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %vpi_call 2 33 "$display", "-------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564841886900_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x564841886900_0;
    %cmpi/s 14, 0, 32;
    %jmp/0xz T_8.3, 5;
    %load/vec4 v0x564841886900_0;
    %addi 200, 0, 32;
    %load/vec4 v0x564841886900_0;
    %pad/s 33;
    %addi 200, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x564841884460, 4;
    %vpi_call 2 36 "$display", "dm[%h] = %h", S<1,vec4,s32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v0x564841886900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564841886900_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "tb.v";
    "top.v";
    "ALU.v";
    "CONTROL.v";
    "RAM.v";
    "REG_FILE.v";
