{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574629446146 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574629446157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 24 18:04:05 2019 " "Processing started: Sun Nov 24 18:04:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574629446157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629446157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off trabalho3 -c trabalho3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off trabalho3 -c trabalho3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629446157 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574629447728 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574629447729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparadorwbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparadorwbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparadorwbits-behavior " "Found design unit 1: comparadorwbits-behavior" {  } { { "comparadorwbits.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/comparadorwbits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574629491363 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparadorwbits " "Found entity 1: comparadorwbits" {  } { { "comparadorwbits.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/comparadorwbits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574629491363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtrator-behavior " "Found design unit 1: subtrator-behavior" {  } { { "subtrator.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/subtrator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574629491378 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtrator " "Found entity 1: subtrator" {  } { { "subtrator.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/subtrator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574629491378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-arch1 " "Found design unit 1: somador-arch1" {  } { { "somador.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/somador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574629491400 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574629491400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trabalho3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trabalho3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trabalho3-arch " "Found design unit 1: trabalho3-arch" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574629491424 ""} { "Info" "ISGN_ENTITY_NAME" "1 trabalho3 " "Found entity 1: trabalho3" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574629491424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux-structural " "Found design unit 1: demux-structural" {  } { { "demux.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/demux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574629491445 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "demux.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/demux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574629491445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-structural " "Found design unit 1: pc-structural" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574629491464 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574629491464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadormaisum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadormaisum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadormaisum-behavior1 " "Found design unit 1: somadormaisum-behavior1" {  } { { "somadormaisum.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/somadormaisum.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574629491479 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadormaisum " "Found entity 1: somadormaisum" {  } { { "somadormaisum.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/somadormaisum.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574629491479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-arch_m " "Found design unit 1: memoria-arch_m" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574629491495 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574629491495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491495 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "trabalho3 " "Elaborating entity \"trabalho3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574629491671 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s trabalho3.vhd(9) " "VHDL Signal Declaration warning at trabalho3.vhd(9): used implicit default value for signal \"s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574629491673 "|trabalho3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carryout0 trabalho3.vhd(76) " "Verilog HDL or VHDL warning at trabalho3.vhd(76): object \"carryout0\" assigned a value but never read" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574629491674 "|trabalho3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "carryin1 trabalho3.vhd(76) " "VHDL Signal Declaration warning at trabalho3.vhd(76): used implicit default value for signal \"carryin1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 76 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574629491674 "|trabalho3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "igual trabalho3.vhd(77) " "Verilog HDL or VHDL warning at trabalho3.vhd(77): object \"igual\" assigned a value but never read" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574629491674 "|trabalho3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "posicaoesp trabalho3.vhd(78) " "Verilog HDL or VHDL warning at trabalho3.vhd(78): object \"posicaoesp\" assigned a value but never read" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574629491674 "|trabalho3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "numero1 trabalho3.vhd(80) " "VHDL Signal Declaration warning at trabalho3.vhd(80): used implicit default value for signal \"numero1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 80 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574629491674 "|trabalho3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "numero2 trabalho3.vhd(80) " "VHDL Signal Declaration warning at trabalho3.vhd(80): used implicit default value for signal \"numero2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 80 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574629491675 "|trabalho3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s0 trabalho3.vhd(80) " "VHDL Signal Declaration warning at trabalho3.vhd(80): used implicit default value for signal \"s0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 80 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574629491675 "|trabalho3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s1 trabalho3.vhd(80) " "VHDL Signal Declaration warning at trabalho3.vhd(80): used implicit default value for signal \"s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 80 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574629491675 "|trabalho3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s4 trabalho3.vhd(80) " "VHDL Signal Declaration warning at trabalho3.vhd(80): used implicit default value for signal \"s4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 80 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574629491675 "|trabalho3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s5 trabalho3.vhd(80) " "Verilog HDL or VHDL warning at trabalho3.vhd(80): object \"s5\" assigned a value but never read" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574629491675 "|trabalho3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s6 trabalho3.vhd(80) " "Verilog HDL or VHDL warning at trabalho3.vhd(80): object \"s6\" assigned a value but never read" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574629491675 "|trabalho3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_m trabalho3.vhd(80) " "Verilog HDL or VHDL warning at trabalho3.vhd(80): object \"s_m\" assigned a value but never read" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574629491675 "|trabalho3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:p1 " "Elaborating entity \"memoria\" for hierarchy \"memoria:p1\"" {  } { { "trabalho3.vhd" "p1" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574629491792 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem memoria.vhd(27) " "VHDL Process Statement warning at memoria.vhd(27): signal \"mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574629491795 "|trabalho3|memoria:p1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "posicao memoria.vhd(27) " "VHDL Process Statement warning at memoria.vhd(27): signal \"posicao\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574629491796 "|trabalho3|memoria:p1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor memoria.vhd(28) " "VHDL Process Statement warning at memoria.vhd(28): signal \"valor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574629491796 "|trabalho3|memoria:p1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "posicao memoria.vhd(28) " "VHDL Process Statement warning at memoria.vhd(28): signal \"posicao\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/memoria.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574629491796 "|trabalho3|memoria:p1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:p2 " "Elaborating entity \"somador\" for hierarchy \"somador:p2\"" {  } { { "trabalho3.vhd" "p2" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574629491804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparadorwbits comparadorwbits:p3 " "Elaborating entity \"comparadorwbits\" for hierarchy \"comparadorwbits:p3\"" {  } { { "trabalho3.vhd" "p3" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574629491814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtrator subtrator:p4 " "Elaborating entity \"subtrator\" for hierarchy \"subtrator:p4\"" {  } { { "trabalho3.vhd" "p4" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574629491824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadormaisum somadormaisum:p5 " "Elaborating entity \"somadormaisum\" for hierarchy \"somadormaisum:p5\"" {  } { { "trabalho3.vhd" "p5" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574629491833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux demux:p6 " "Elaborating entity \"demux\" for hierarchy \"demux:p6\"" {  } { { "trabalho3.vhd" "p6" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574629491840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:p7 " "Elaborating entity \"pc\" for hierarchy \"pc:p7\"" {  } { { "trabalho3.vhd" "p7" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574629491848 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_m pc.vhd(23) " "VHDL Process Statement warning at pc.vhd(23): inferring latch(es) for signal or variable \"sel_m\", which holds its previous value in one or more paths through the process" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574629491869 "|trabalho3|pc:p7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pe pc.vhd(23) " "VHDL Process Statement warning at pc.vhd(23): inferring latch(es) for signal or variable \"pe\", which holds its previous value in one or more paths through the process" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574629491869 "|trabalho3|pc:p7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "posicao1 pc.vhd(23) " "VHDL Process Statement warning at pc.vhd(23): inferring latch(es) for signal or variable \"posicao1\", which holds its previous value in one or more paths through the process" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574629491869 "|trabalho3|pc:p7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s pc.vhd(23) " "VHDL Process Statement warning at pc.vhd(23): inferring latch(es) for signal or variable \"s\", which holds its previous value in one or more paths through the process" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574629491870 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\] pc.vhd(23) " "Inferred latch for \"s\[0\]\" at pc.vhd(23)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491870 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\] pc.vhd(23) " "Inferred latch for \"s\[1\]\" at pc.vhd(23)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491871 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\] pc.vhd(23) " "Inferred latch for \"s\[2\]\" at pc.vhd(23)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491871 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\] pc.vhd(23) " "Inferred latch for \"s\[3\]\" at pc.vhd(23)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491871 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[0\] pc.vhd(23) " "Inferred latch for \"posicao1\[0\]\" at pc.vhd(23)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491871 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[1\] pc.vhd(23) " "Inferred latch for \"posicao1\[1\]\" at pc.vhd(23)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491871 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[2\] pc.vhd(23) " "Inferred latch for \"posicao1\[2\]\" at pc.vhd(23)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491871 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[3\] pc.vhd(23) " "Inferred latch for \"posicao1\[3\]\" at pc.vhd(23)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491872 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[4\] pc.vhd(23) " "Inferred latch for \"posicao1\[4\]\" at pc.vhd(23)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491872 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[5\] pc.vhd(23) " "Inferred latch for \"posicao1\[5\]\" at pc.vhd(23)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491872 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[6\] pc.vhd(23) " "Inferred latch for \"posicao1\[6\]\" at pc.vhd(23)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491873 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[7\] pc.vhd(23) " "Inferred latch for \"posicao1\[7\]\" at pc.vhd(23)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491873 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[8\] pc.vhd(23) " "Inferred latch for \"posicao1\[8\]\" at pc.vhd(23)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491873 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[9\] pc.vhd(23) " "Inferred latch for \"posicao1\[9\]\" at pc.vhd(23)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491873 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[10\] pc.vhd(23) " "Inferred latch for \"posicao1\[10\]\" at pc.vhd(23)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491874 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[11\] pc.vhd(23) " "Inferred latch for \"posicao1\[11\]\" at pc.vhd(23)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491874 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[12\] pc.vhd(23) " "Inferred latch for \"posicao1\[12\]\" at pc.vhd(23)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491874 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[13\] pc.vhd(23) " "Inferred latch for \"posicao1\[13\]\" at pc.vhd(23)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491874 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[14\] pc.vhd(23) " "Inferred latch for \"posicao1\[14\]\" at pc.vhd(23)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491874 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[15\] pc.vhd(23) " "Inferred latch for \"posicao1\[15\]\" at pc.vhd(23)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491875 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[16\] pc.vhd(23) " "Inferred latch for \"posicao1\[16\]\" at pc.vhd(23)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491875 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[17\] pc.vhd(23) " "Inferred latch for \"posicao1\[17\]\" at pc.vhd(23)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491875 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[18\] pc.vhd(23) " "Inferred latch for \"posicao1\[18\]\" at pc.vhd(23)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491875 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[19\] pc.vhd(23) " "Inferred latch for \"posicao1\[19\]\" at pc.vhd(23)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491875 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[20\] pc.vhd(23) " "Inferred latch for \"posicao1\[20\]\" at pc.vhd(23)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491875 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[21\] pc.vhd(23) " "Inferred latch for \"posicao1\[21\]\" at pc.vhd(23)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491876 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[22\] pc.vhd(23) " "Inferred latch for \"posicao1\[22\]\" at pc.vhd(23)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491876 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[23\] pc.vhd(23) " "Inferred latch for \"posicao1\[23\]\" at pc.vhd(23)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491876 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[24\] pc.vhd(23) " "Inferred latch for \"posicao1\[24\]\" at pc.vhd(23)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491876 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[25\] pc.vhd(23) " "Inferred latch for \"posicao1\[25\]\" at pc.vhd(23)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491876 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[26\] pc.vhd(23) " "Inferred latch for \"posicao1\[26\]\" at pc.vhd(23)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491876 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[27\] pc.vhd(23) " "Inferred latch for \"posicao1\[27\]\" at pc.vhd(23)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491876 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[28\] pc.vhd(23) " "Inferred latch for \"posicao1\[28\]\" at pc.vhd(23)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491877 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[29\] pc.vhd(23) " "Inferred latch for \"posicao1\[29\]\" at pc.vhd(23)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491877 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[30\] pc.vhd(23) " "Inferred latch for \"posicao1\[30\]\" at pc.vhd(23)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491877 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicao1\[31\] pc.vhd(23) " "Inferred latch for \"posicao1\[31\]\" at pc.vhd(23)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491877 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pe\[0\] pc.vhd(23) " "Inferred latch for \"pe\[0\]\" at pc.vhd(23)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491877 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pe\[1\] pc.vhd(23) " "Inferred latch for \"pe\[1\]\" at pc.vhd(23)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491877 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pe\[2\] pc.vhd(23) " "Inferred latch for \"pe\[2\]\" at pc.vhd(23)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491877 "|trabalho3|pc:p7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_m pc.vhd(23) " "Inferred latch for \"sel_m\" at pc.vhd(23)" {  } { { "pc.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/pc.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629491878 "|trabalho3|pc:p7"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "s\[0\] GND " "Pin \"s\[0\]\" is stuck at GND" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574629493997 "|trabalho3|s[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[1\] GND " "Pin \"s\[1\]\" is stuck at GND" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574629493997 "|trabalho3|s[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[2\] GND " "Pin \"s\[2\]\" is stuck at GND" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574629493997 "|trabalho3|s[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[3\] GND " "Pin \"s\[3\]\" is stuck at GND" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574629493997 "|trabalho3|s[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1574629493997 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574629494509 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574629494509 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "controle\[0\] " "No output dependent on input pin \"controle\[0\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574629494692 "|trabalho3|controle[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "controle\[1\] " "No output dependent on input pin \"controle\[1\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574629494692 "|trabalho3|controle[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "controle\[2\] " "No output dependent on input pin \"controle\[2\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574629494692 "|trabalho3|controle[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "controle\[3\] " "No output dependent on input pin \"controle\[3\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574629494692 "|trabalho3|controle[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel\[0\] " "No output dependent on input pin \"sel\[0\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574629494692 "|trabalho3|sel[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel\[1\] " "No output dependent on input pin \"sel\[1\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574629494692 "|trabalho3|sel[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel\[2\] " "No output dependent on input pin \"sel\[2\]\"" {  } { { "trabalho3.vhd" "" { Text "C:/Users/Henrique/Desktop/UFRN/6º  Período/Circuitos Lógicos/VHDL/trabalho3/trabalho3.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574629494692 "|trabalho3|sel[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1574629494692 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574629494693 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574629494693 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574629494693 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574629494740 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 24 18:04:54 2019 " "Processing ended: Sun Nov 24 18:04:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574629494740 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574629494740 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574629494740 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574629494740 ""}
