{
  "Top": "FIR_HLS",
  "RtlTop": "FIR_HLS",
  "RtlPrefix": "",
  "RtlSubPrefix": "FIR_HLS_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck26",
    "Package": "-sfvc784",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "input_r",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "output_r",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_export -format=ip_catalog"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "FIR_HLS"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "9",
    "Latency": "8"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "FIR_HLS",
    "Version": "1.0",
    "DisplayName": "Fir_hls",
    "Revision": "2114309504",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_FIR_HLS_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/FIR_HLS.cpp",
      "..\/..\/FIR_HLS.h",
      "..\/..\/..\/..\/Matlab\/FIR_normal_HLS.h"
    ],
    "TestBench": [
      "..\/..\/FIR_HLS_TB.cpp",
      "..\/..\/..\/..\/Matlab\/TS_HLS_normal.dat",
      "..\/..\/..\/..\/Matlab\/TS_HLS_normal.res"
    ],
    "Vhdl": [
      "impl\/vhdl\/FIR_HLS_am_addmul_16s_16s_6ns_24_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_am_addmul_16s_16s_7ns_25_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_am_addmul_16s_16s_7s_24_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_am_addmul_16s_16s_9s_26_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_am_addmul_16s_16s_10s_27_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_am_addmul_16s_16s_11s_27_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_am_addmul_16s_16s_11s_28_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_am_addmul_17s_17s_8s_26_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_am_addmul_17s_18s_5ns_24_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_am_addmul_17s_18s_6ns_26_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmul_sub_16s_16s_13ns_18s_30_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_5ns_24s_24_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_24_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_7s_21s_23_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_8ns_19s_25_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_8ns_28s_28_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_26_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_8s_27s_27_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_10ns_29s_29_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_17s_17s_6s_24s_24_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_17s_17s_8s_23s_25_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_17s_17s_8s_31s_31_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_17s_18s_6ns_26s_26_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_18s_16s_7ns_25s_26_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_18s_18s_6ns_26ns_26_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_19s_16s_5ns_21s_24_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_submuladd_18s_16s_4ns_23s_23_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_submuladd_19s_16s_5ns_23s_24_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_26_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_FIR_filter.vhd",
      "impl\/vhdl\/FIR_HLS_mul_18s_6ns_24_1_1.vhd",
      "impl\/vhdl\/FIR_HLS_mul_18s_9ns_26_1_1.vhd",
      "impl\/vhdl\/FIR_HLS_mul_19s_7ns_26_1_1.vhd",
      "impl\/vhdl\/FIR_HLS_regslice_both.vhd",
      "impl\/vhdl\/FIR_HLS.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/FIR_HLS_am_addmul_16s_16s_6ns_24_4_1.v",
      "impl\/verilog\/FIR_HLS_am_addmul_16s_16s_7ns_25_4_1.v",
      "impl\/verilog\/FIR_HLS_am_addmul_16s_16s_7s_24_4_1.v",
      "impl\/verilog\/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1.v",
      "impl\/verilog\/FIR_HLS_am_addmul_16s_16s_8ns_26_4_1.v",
      "impl\/verilog\/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1.v",
      "impl\/verilog\/FIR_HLS_am_addmul_16s_16s_9s_26_4_1.v",
      "impl\/verilog\/FIR_HLS_am_addmul_16s_16s_10s_27_4_1.v",
      "impl\/verilog\/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1.v",
      "impl\/verilog\/FIR_HLS_am_addmul_16s_16s_11s_27_4_1.v",
      "impl\/verilog\/FIR_HLS_am_addmul_16s_16s_11s_28_4_1.v",
      "impl\/verilog\/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1.v",
      "impl\/verilog\/FIR_HLS_am_addmul_17s_17s_8s_26_4_1.v",
      "impl\/verilog\/FIR_HLS_am_addmul_17s_18s_5ns_24_4_1.v",
      "impl\/verilog\/FIR_HLS_am_addmul_17s_18s_6ns_26_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmul_sub_16s_16s_13ns_18s_30_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_5ns_24s_24_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_6ns_25s_25_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_24_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_7s_21s_23_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_8ns_19s_25_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_8ns_25s_26_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_8ns_28s_28_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_8s_24s_25_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_26_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_8s_27s_27_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_9ns_26s_27_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_26_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_9s_26s_27_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_9s_31s_31_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_10ns_27s_28_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_10ns_29s_29_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_10s_28s_28_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_11s_27s_28_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_30_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_12ns_30s_31_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_17s_17s_6s_24s_24_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_17s_17s_7s_24s_25_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_17s_17s_8s_23s_25_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_17s_17s_8s_31s_31_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_17s_18s_6ns_26s_26_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_18s_16s_7ns_25s_26_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_18s_18s_6ns_26ns_26_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_19s_16s_5ns_21s_24_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_submuladd_18s_16s_4ns_21s_22_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_submuladd_18s_16s_4ns_23s_23_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_submuladd_18s_16s_5ns_24s_24_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_submuladd_19s_16s_5ns_23s_24_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_submuladd_19s_16s_6ns_25s_26_4_1.v",
      "impl\/verilog\/FIR_HLS_FIR_filter.v",
      "impl\/verilog\/FIR_HLS_mul_18s_6ns_24_1_1.v",
      "impl\/verilog\/FIR_HLS_mul_18s_9ns_26_1_1.v",
      "impl\/verilog\/FIR_HLS_mul_19s_7ns_26_1_1.v",
      "impl\/verilog\/FIR_HLS_regslice_both.v",
      "impl\/verilog\/FIR_HLS.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/FIR_HLS.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "input_r:output_r",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "input_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "16",
      "portPrefix": "input_r_",
      "ports": [
        "input_r_TDATA",
        "input_r_TREADY",
        "input_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "input"
        }]
    },
    "output_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "16",
      "portPrefix": "output_r_",
      "ports": [
        "output_r_TDATA",
        "output_r_TREADY",
        "output_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "output"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "input_r_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "input_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "input_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "output_r_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "output_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "output_r_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "FIR_HLS",
      "Instances": [{
          "ModuleName": "FIR_filter",
          "InstanceName": "grp_FIR_filter_fu_827",
          "BindInstances": "tmp_fu_3860_p2 tmp12_fu_3914_p2 tmp1_fu_3926_p2 tmp21_fu_3968_p2 mul_19s_7ns_26_1_1_U1 tmp31_fu_4018_p2 tmp2_fu_4028_p2 tmp4_fu_4038_p2 tmp3_fu_4048_p2 ama_addmuladd_19s_16s_5ns_21s_24_4_1_U4 ama_addmuladd_19s_16s_5ns_21s_24_4_1_U4 ama_addmuladd_19s_16s_5ns_21s_24_4_1_U4 tmp17_fu_4070_p2 tmp18_fu_4080_p2 tmp5_fu_4090_p2 tmp20_fu_4100_p2 tmp29_fu_4110_p2 tmp19_fu_4120_p2 tmp45_fu_4130_p2 tmp51_fu_4136_p2 tmp52_fu_4146_p2 tmp30_fu_4156_p2 tmp63_fu_4220_p2 tmp64_fu_4230_p2 tmp47_fu_4240_p2 grp_fu_9791_p3 tmp75_fu_4274_p2 tmp76_fu_4284_p2 tmp48_fu_4294_p2 grp_fu_10076_p3 tmp50_fu_4328_p2 tmp49_fu_4338_p2 tmp60_fu_4348_p2 tmp59_fu_4358_p2 tmp87_fu_4368_p2 sum_fu_4374_p2 grp_fu_9670_p0 ama_submuladd_19s_16s_6ns_25s_26_4_1_U5 ama_submuladd_19s_16s_6ns_25s_26_4_1_U5 ama_submuladd_19s_16s_6ns_25s_26_4_1_U5 tmp101_fu_4406_p2 tmp61_fu_4432_p2 ama_addmuladd_17s_18s_6ns_26s_26_4_1_U6 ama_addmuladd_17s_18s_6ns_26s_26_4_1_U6 ama_addmuladd_17s_18s_6ns_26s_26_4_1_U6 sum1_fu_4442_p2 grp_fu_9692_p0 ama_submuladd_19s_16s_5ns_23s_24_4_1_U7 ama_submuladd_19s_16s_5ns_23s_24_4_1_U7 ama_submuladd_19s_16s_5ns_23s_24_4_1_U7 tmp71_fu_4498_p2 tmp62_fu_4508_p2 tmp73_fu_4518_p2 tmp72_fu_4528_p2 tmp1213_fu_4538_p2 tmp125_fu_4544_p2 tmp74_fu_4570_p2 am_addmul_17s_18s_5ns_24_4_1_U8 am_addmul_17s_18s_5ns_24_4_1_U8 am_addmul_17s_18s_5ns_24_4_1_U8 tmp135_fu_4580_p2 grp_fu_9769_p3 tmp90_fu_4618_p2 tmp89_fu_4628_p2 tmp92_fu_4634_p2 tmp91_fu_4644_p2 ama_addmuladd_18s_18s_6ns_26ns_26_4_1_U74 ama_addmuladd_18s_18s_6ns_26ns_26_4_1_U74 ama_addmuladd_18s_18s_6ns_26ns_26_4_1_U74 tmp149_fu_4650_p2 tmp93_fu_4676_p2 am_addmul_17s_18s_6ns_26_4_1_U9 am_addmul_17s_18s_6ns_26_4_1_U9 am_addmul_17s_18s_6ns_26_4_1_U9 tmp99_fu_4686_p2 tmp100_fu_4696_p2 tmp157_fu_4706_p2 grp_fu_9973_p3 tmp161_fu_4712_p2 mul_18s_9ns_26_1_1_U2 tmp107_fu_4734_p2 tmp108_fu_4740_p2 ama_addmuladd_17s_17s_8s_31s_31_4_1_U81 ama_addmuladd_17s_17s_8s_31s_31_4_1_U81 ama_addmuladd_17s_17s_8s_31s_31_4_1_U81 ama_addmuladd_17s_17s_8s_31s_31_4_1_U81 tmp109_fu_4746_p2 tmp110_fu_4756_p2 ama_addmuladd_17s_17s_8s_23s_25_4_1_U10 ama_addmuladd_17s_17s_8s_23s_25_4_1_U10 ama_addmuladd_17s_17s_8s_23s_25_4_1_U10 tmp111_fu_4766_p2 tmp117_fu_4776_p2 am_addmul_17s_17s_8s_26_4_1_U11 am_addmul_17s_17s_8s_26_4_1_U11 am_addmul_17s_17s_8s_26_4_1_U11 tmp118_fu_4786_p2 tmp119_fu_4796_p2 tmp179_fu_4806_p2 grp_fu_9737_p30 tmp183_fu_4812_p2 grp_fu_9737_p0 ama_addmuladd_18s_16s_7ns_25s_26_4_1_U12 ama_addmuladd_18s_16s_7ns_25s_26_4_1_U12 ama_addmuladd_18s_16s_7ns_25s_26_4_1_U12 tmp189_fu_4828_p2 tmp120_fu_4850_p2 tmp121_fu_4860_p2 tmp195_fu_4870_p2 tmp123_fu_4876_p2 tmp124_fu_4886_p2 tmp199_fu_4896_p2 tmp200_fu_4914_p2 tmp203_fu_4924_p2 tmp209_fu_4976_p2 mul_18s_6ns_24_1_1_U3 tmp131_fu_4998_p2 tmp132_fu_5008_p2 ama_addmuladd_17s_17s_7s_24s_25_4_1_U13 ama_addmuladd_17s_17s_7s_24s_25_4_1_U13 ama_addmuladd_17s_17s_7s_24s_25_4_1_U13 tmp133_fu_5018_p2 tmp134_fu_5024_p2 ama_addmuladd_17s_17s_6s_24s_24_4_1_U49 ama_addmuladd_17s_17s_6s_24s_24_4_1_U49 ama_addmuladd_17s_17s_6s_24s_24_4_1_U49 tmp147_fu_5030_p2 tmp148_fu_5040_p2 tmp223_fu_5050_p2 tmp224_fu_5072_p2 tmp159_fu_5082_p2 tmp160_fu_5092_p2 tmp227_fu_5102_p2 tmp231_fu_5134_p2 tmp237_fu_5156_p2 grp_fu_9758_p0 ama_submuladd_18s_16s_5ns_24s_24_4_1_U14 ama_submuladd_18s_16s_5ns_24s_24_4_1_U14 ama_submuladd_18s_16s_5ns_24s_24_4_1_U14 tmp243_fu_5172_p2 grp_fu_9692_p30 tmp181_fu_5194_p2 tmp182_fu_5204_p2 tmp249_fu_5214_p2 tmp187_fu_5256_p2 tmp188_fu_5266_p2 tmp253_fu_5276_p2 tmp257_fu_5304_p2 grp_fu_9769_p0 ama_submuladd_18s_16s_4ns_23s_23_4_1_U15 ama_submuladd_18s_16s_4ns_23s_23_4_1_U15 ama_submuladd_18s_16s_4ns_23s_23_4_1_U15 tmp263_fu_5320_p2 tmp266_fu_5358_p2 tmp269_fu_5368_p2 grp_fu_9780_p0 ama_submuladd_18s_16s_4ns_21s_22_4_1_U16 ama_submuladd_18s_16s_4ns_21s_22_4_1_U16 ama_submuladd_18s_16s_4ns_21s_22_4_1_U16 tmp201_fu_5384_p2 tmp202_fu_5394_p2 tmp275_fu_5404_p2 tmp276_fu_8553_p2 tmp207_fu_5410_p2 tmp208_fu_5420_p2 tmp279_fu_5430_p2 tmp280_fu_5452_p2 tmp283_fu_5462_p2 tmp229_fu_5510_p2 tmp230_fu_5520_p2 tmp289_fu_5530_p2 tmp290_fu_5560_p2 tmp235_fu_5570_p2 tmp236_fu_5580_p2 ama_addmuladd_17s_17s_6ns_25s_25_4_1_U17 ama_addmuladd_17s_17s_6ns_25s_25_4_1_U17 ama_addmuladd_17s_17s_6ns_25s_25_4_1_U17 ama_addmul_sub_16s_16s_13ns_18s_30_4_1_U18 ama_addmul_sub_16s_16s_13ns_18s_30_4_1_U18 ama_addmul_sub_16s_16s_13ns_18s_30_4_1_U18 ama_addmuladd_16s_16s_12ns_30s_30_4_1_U50 ama_addmuladd_16s_16s_12ns_30s_30_4_1_U50 ama_addmuladd_16s_16s_12ns_30s_30_4_1_U50 ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75 ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75 ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75 ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75 am_addmul_16s_16s_12ns_30_4_1_U19 am_addmul_16s_16s_12ns_30_4_1_U19 am_addmul_16s_16s_12ns_30_4_1_U19 ama_addmuladd_16s_16s_12ns_30s_30_4_1_U51 ama_addmuladd_16s_16s_12ns_30s_30_4_1_U51 ama_addmuladd_16s_16s_12ns_30s_30_4_1_U51 am_addmul_16s_16s_11ns_29_4_1_U20 am_addmul_16s_16s_11ns_29_4_1_U20 am_addmul_16s_16s_11ns_29_4_1_U20 ama_addmuladd_16s_16s_10ns_29s_29_4_1_U52 ama_addmuladd_16s_16s_10ns_29s_29_4_1_U52 ama_addmuladd_16s_16s_10ns_29s_29_4_1_U52 ama_addmuladd_16s_16s_10ns_29s_29_4_1_U52 ama_addmuladd_16s_16s_8ns_28s_28_4_1_U76 ama_addmuladd_16s_16s_8ns_28s_28_4_1_U76 ama_addmuladd_16s_16s_8ns_28s_28_4_1_U76 ama_addmuladd_16s_16s_8ns_28s_28_4_1_U76 ama_addmuladd_16s_16s_10s_28s_28_4_1_U53 ama_addmuladd_16s_16s_10s_28s_28_4_1_U53 ama_addmuladd_16s_16s_10s_28s_28_4_1_U53 ama_addmuladd_16s_16s_10s_28s_28_4_1_U53 am_addmul_16s_16s_11s_28_4_1_U21 am_addmul_16s_16s_11s_28_4_1_U21 am_addmul_16s_16s_11s_28_4_1_U21 am_addmul_16s_16s_11s_28_4_1_U22 am_addmul_16s_16s_11s_28_4_1_U22 am_addmul_16s_16s_11s_28_4_1_U22 ama_addmuladd_16s_16s_11s_28s_28_4_1_U54 ama_addmuladd_16s_16s_11s_28s_28_4_1_U54 ama_addmuladd_16s_16s_11s_28s_28_4_1_U54 ama_addmuladd_16s_16s_11s_27s_28_4_1_U77 ama_addmuladd_16s_16s_11s_27s_28_4_1_U77 ama_addmuladd_16s_16s_11s_27s_28_4_1_U77 am_addmul_16s_16s_11s_27_4_1_U23 am_addmul_16s_16s_11s_27_4_1_U23 am_addmul_16s_16s_11s_27_4_1_U23 ama_addmuladd_16s_16s_10s_27s_27_4_1_U55 ama_addmuladd_16s_16s_10s_27s_27_4_1_U55 ama_addmuladd_16s_16s_10s_27s_27_4_1_U55 tmp325_fu_5590_p2 tmp326_fu_8574_p2 ama_addmuladd_16s_16s_8ns_19s_25_4_1_U24 ama_addmuladd_16s_16s_8ns_19s_25_4_1_U24 ama_addmuladd_16s_16s_8ns_19s_25_4_1_U24 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56 ama_addmuladd_16s_16s_10ns_27s_28_4_1_U25 ama_addmuladd_16s_16s_10ns_27s_28_4_1_U25 ama_addmuladd_16s_16s_10ns_27s_28_4_1_U25 tmp333_fu_5596_p2 grp_fu_9862_p30 am_addmul_16s_16s_9ns_27_4_1_U26 am_addmul_16s_16s_9ns_27_4_1_U26 am_addmul_16s_16s_9ns_27_4_1_U26 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U57 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U57 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U57 ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78 ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78 ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78 ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78 ama_addmuladd_16s_16s_9s_27s_27_4_1_U58 ama_addmuladd_16s_16s_9s_27s_27_4_1_U58 ama_addmuladd_16s_16s_9s_27s_27_4_1_U58 ama_addmuladd_16s_16s_9s_27s_27_4_1_U58 am_addmul_16s_16s_10s_27_4_1_U27 am_addmul_16s_16s_10s_27_4_1_U27 am_addmul_16s_16s_10s_27_4_1_U27 am_addmul_16s_16s_10s_27_4_1_U28 am_addmul_16s_16s_10s_27_4_1_U28 am_addmul_16s_16s_10s_27_4_1_U28 ama_addmuladd_16s_16s_10s_27s_27_4_1_U59 ama_addmuladd_16s_16s_10s_27s_27_4_1_U59 ama_addmuladd_16s_16s_10s_27s_27_4_1_U59 ama_addmuladd_16s_16s_10s_26s_27_4_1_U60 ama_addmuladd_16s_16s_10s_26s_27_4_1_U60 ama_addmuladd_16s_16s_10s_26s_27_4_1_U60 ama_addmuladd_16s_16s_9s_25s_26_4_1_U29 ama_addmuladd_16s_16s_9s_25s_26_4_1_U29 ama_addmuladd_16s_16s_9s_25s_26_4_1_U29 tmp353_fu_5602_p2 tmp355_fu_5608_p2 tmp356_fu_8664_p2 ama_addmuladd_16s_16s_8ns_24s_25_4_1_U30 ama_addmuladd_16s_16s_8ns_24s_25_4_1_U30 ama_addmuladd_16s_16s_8ns_24s_25_4_1_U30 tmp359_fu_5614_p2 tmp360_fu_8958_p2 tmp361_fu_5620_p2 grp_fu_9918_p30 ama_addmuladd_16s_16s_9ns_26s_27_4_1_U31 ama_addmuladd_16s_16s_9ns_26s_27_4_1_U31 ama_addmuladd_16s_16s_9ns_26s_27_4_1_U31 ama_addmuladd_16s_16s_8ns_25s_26_4_1_U32 ama_addmuladd_16s_16s_8ns_25s_26_4_1_U32 ama_addmuladd_16s_16s_8ns_25s_26_4_1_U32 tmp367_fu_5626_p2 grp_fu_9929_p30 ama_addmuladd_16s_16s_9s_26s_27_4_1_U79 ama_addmuladd_16s_16s_9s_26s_27_4_1_U79 ama_addmuladd_16s_16s_9s_26s_27_4_1_U79 ama_addmuladd_16s_16s_9s_26s_27_4_1_U79 am_addmul_16s_16s_9s_26_4_1_U33 am_addmul_16s_16s_9s_26_4_1_U33 am_addmul_16s_16s_9s_26_4_1_U33 ama_addmuladd_16s_16s_9s_26s_26_4_1_U61 ama_addmuladd_16s_16s_9s_26s_26_4_1_U61 ama_addmuladd_16s_16s_9s_26s_26_4_1_U61 ama_addmuladd_16s_16s_9s_31s_31_4_1_U80 ama_addmuladd_16s_16s_9s_31s_31_4_1_U80 ama_addmuladd_16s_16s_9s_31s_31_4_1_U80 ama_addmuladd_16s_16s_9s_31s_31_4_1_U80 tmp377_fu_5632_p2 tmp378_fu_9140_p2 am_addmul_16s_16s_8ns_26_4_1_U34 am_addmul_16s_16s_8ns_26_4_1_U34 am_addmul_16s_16s_8ns_26_4_1_U34 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62 am_addmul_16s_16s_8ns_25_4_1_U35 am_addmul_16s_16s_8ns_25_4_1_U35 am_addmul_16s_16s_8ns_25_4_1_U35 ama_addmuladd_16s_16s_6ns_25s_25_4_1_U63 ama_addmuladd_16s_16s_6ns_25s_25_4_1_U63 ama_addmuladd_16s_16s_6ns_25s_25_4_1_U63 ama_addmuladd_16s_16s_6ns_25s_25_4_1_U63 ama_addmuladd_16s_16s_8s_27s_27_4_1_U64 ama_addmuladd_16s_16s_8s_27s_27_4_1_U64 ama_addmuladd_16s_16s_8s_27s_27_4_1_U64 ama_addmuladd_16s_16s_8s_27s_27_4_1_U64 ama_addmuladd_16s_16s_9s_26s_27_4_1_U36 ama_addmuladd_16s_16s_9s_26s_27_4_1_U36 ama_addmuladd_16s_16s_9s_26s_27_4_1_U36 ama_addmuladd_16s_16s_9s_26s_27_4_1_U36 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U37 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U37 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U37 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U37 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38 tmp397_fu_5638_p2 grp_fu_9993_p30 ama_addmuladd_16s_16s_8s_24s_25_4_1_U39 ama_addmuladd_16s_16s_8s_24s_25_4_1_U39 ama_addmuladd_16s_16s_8s_24s_25_4_1_U39 ama_addmuladd_16s_16s_8s_25s_26_4_1_U66 ama_addmuladd_16s_16s_8s_25s_26_4_1_U66 ama_addmuladd_16s_16s_8s_25s_26_4_1_U66 ama_addmuladd_16s_16s_8s_25s_26_4_1_U66 ama_addmuladd_16s_16s_8s_25s_25_4_1_U40 ama_addmuladd_16s_16s_8s_25s_25_4_1_U40 ama_addmuladd_16s_16s_8s_25s_25_4_1_U40 tmp405_fu_5644_p2 grp_fu_10003_p3 am_addmul_16s_16s_7ns_25_4_1_U41 am_addmul_16s_16s_7ns_25_4_1_U41 am_addmul_16s_16s_7ns_25_4_1_U41 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U67 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U67 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U67 am_addmul_16s_16s_7ns_25_4_1_U42 am_addmul_16s_16s_7ns_25_4_1_U42 am_addmul_16s_16s_7ns_25_4_1_U42 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U68 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U68 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U68 tmp415_fu_5650_p2 tmp416_fu_8800_p2 ama_addmuladd_16s_16s_8s_26s_26_4_1_U69 ama_addmuladd_16s_16s_8s_26s_26_4_1_U69 ama_addmuladd_16s_16s_8s_26s_26_4_1_U69 ama_addmuladd_16s_16s_8s_26s_26_4_1_U69 am_addmul_16s_16s_7s_24_4_1_U43 am_addmul_16s_16s_7s_24_4_1_U43 am_addmul_16s_16s_7s_24_4_1_U43 ama_addmuladd_16s_16s_7ns_24s_24_4_1_U70 ama_addmuladd_16s_16s_7ns_24s_24_4_1_U70 ama_addmuladd_16s_16s_7ns_24s_24_4_1_U70 tmp423_fu_5656_p2 ama_addmuladd_16s_16s_8s_25s_25_4_1_U44 ama_addmuladd_16s_16s_8s_25s_25_4_1_U44 ama_addmuladd_16s_16s_8s_25s_25_4_1_U44 am_addmul_16s_16s_7s_24_4_1_U45 am_addmul_16s_16s_7s_24_4_1_U45 am_addmul_16s_16s_7s_24_4_1_U45 ama_addmuladd_16s_16s_6ns_24s_24_4_1_U71 ama_addmuladd_16s_16s_6ns_24s_24_4_1_U71 ama_addmuladd_16s_16s_6ns_24s_24_4_1_U71 tmp431_fu_5662_p2 tmp432_fu_8866_p2 ama_addmuladd_16s_16s_7s_21s_23_4_1_U46 ama_addmuladd_16s_16s_7s_21s_23_4_1_U46 ama_addmuladd_16s_16s_7s_21s_23_4_1_U46 tmp435_fu_5668_p2 tmp436_fu_9532_p2 am_addmul_16s_16s_6ns_24_4_1_U47 am_addmul_16s_16s_6ns_24_4_1_U47 am_addmul_16s_16s_6ns_24_4_1_U47 ama_addmuladd_16s_16s_5ns_24s_24_4_1_U72 ama_addmuladd_16s_16s_5ns_24s_24_4_1_U72 ama_addmuladd_16s_16s_5ns_24s_24_4_1_U72 ama_addmuladd_16s_16s_5ns_24s_24_4_1_U72 ama_addmuladd_16s_16s_6ns_25s_25_4_1_U48 ama_addmuladd_16s_16s_6ns_25s_25_4_1_U48 ama_addmuladd_16s_16s_6ns_25s_25_4_1_U48 ama_addmuladd_16s_16s_6ns_25s_25_4_1_U48 ama_addmuladd_16s_16s_9s_26s_26_4_1_U73 ama_addmuladd_16s_16s_9s_26s_26_4_1_U73 ama_addmuladd_16s_16s_9s_26s_26_4_1_U73 add_ln27_fu_5674_p2 add_ln27_1_fu_5684_p2 add_ln27_2_fu_5694_p2 ama_addmul_sub_16s_16s_13ns_18s_30_4_1_U18 ama_addmuladd_16s_16s_12ns_30s_30_4_1_U50 ama_addmuladd_16s_16s_12ns_30s_30_4_1_U51 ama_addmuladd_16s_16s_12ns_30s_31_4_1_U75 add_ln27_6_fu_9309_p2 ama_addmuladd_16s_16s_10ns_29s_29_4_1_U52 ama_addmuladd_16s_16s_10s_28s_28_4_1_U53 ama_addmuladd_16s_16s_8ns_28s_28_4_1_U76 add_ln27_10_fu_9317_p2 ama_addmuladd_16s_16s_11s_28s_28_4_1_U54 ama_addmuladd_16s_16s_10s_27s_27_4_1_U55 ama_addmuladd_16s_16s_11s_27s_28_4_1_U77 add_ln27_15_fu_9338_p2 ama_addmuladd_16s_16s_8ns_19s_25_4_1_U24 ama_addmuladd_16s_16s_10ns_27s_28_4_1_U25 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56 add_ln27_19_fu_9159_p2 add_ln27_20_fu_9351_p2 ama_addmuladd_16s_16s_9ns_27s_27_4_1_U57 ama_addmuladd_16s_16s_9s_27s_27_4_1_U58 ama_addmuladd_16s_16s_8ns_27s_27_4_1_U78 add_ln27_25_fu_9373_p2 ama_addmuladd_16s_16s_10s_27s_27_4_1_U59 ama_addmuladd_16s_16s_9s_25s_26_4_1_U29 ama_addmuladd_16s_16s_10s_26s_27_4_1_U60 add_ln27_29_fu_9170_p2 add_ln27_30_fu_9386_p2 ama_addmuladd_16s_16s_8ns_24s_25_4_1_U30 ama_addmuladd_16s_16s_9ns_26s_27_4_1_U31 add_ln27_33_fu_8974_p2 add_ln27_34_fu_8983_p2 ama_addmuladd_16s_16s_8ns_25s_26_4_1_U32 ama_addmuladd_16s_16s_9s_26s_26_4_1_U61 ama_addmuladd_16s_16s_9s_26s_27_4_1_U79 add_ln27_38_fu_9402_p2 add_ln27_39_fu_9411_p2 add_ln27_40_fu_9421_p2 ama_addmuladd_16s_16s_9s_31s_31_4_1_U80 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U62 add_ln27_44_fu_9182_p2 ama_addmuladd_16s_16s_6ns_25s_25_4_1_U63 ama_addmuladd_16s_16s_9s_26s_27_4_1_U36 ama_addmuladd_16s_16s_8s_27s_27_4_1_U64 add_ln27_49_fu_9191_p2 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U37 ama_addmuladd_16s_16s_7ns_26s_26_4_1_U38 ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65 add_ln27_54_fu_9202_p2 ama_addmuladd_16s_16s_8s_24s_25_4_1_U39 ama_addmuladd_16s_16s_8s_25s_25_4_1_U40 ama_addmuladd_16s_16s_8s_25s_26_4_1_U66 add_ln27_58_fu_9215_p2 add_ln27_59_fu_9224_p2 ama_addmuladd_17s_17s_8s_31s_31_4_1_U81 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U67 add_ln27_63_fu_9545_p2 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U68 ama_addmuladd_17s_17s_8s_23s_25_4_1_U10 add_ln27_66_fu_9236_p2 ama_addmuladd_16s_16s_8s_26s_26_4_1_U69 ama_addmuladd_16s_16s_7ns_24s_24_4_1_U70 add_ln27_70_fu_9245_p2 ama_addmuladd_18s_16s_7ns_25s_26_4_1_U12 ama_addmuladd_16s_16s_8s_25s_25_4_1_U44 ama_addmuladd_16s_16s_6ns_24s_24_4_1_U71 ama_addmuladd_16s_16s_7s_21s_23_4_1_U46 ama_submuladd_19s_16s_6ns_25s_26_4_1_U5 ama_addmuladd_17s_18s_6ns_26s_26_4_1_U6 ama_addmuladd_17s_17s_7s_24s_25_4_1_U13 add_ln27_86_fu_9016_p2 add_ln27_87_fu_9025_p2 ama_addmuladd_17s_17s_6s_24s_24_4_1_U49 ama_addmuladd_19s_16s_5ns_21s_24_4_1_U4 add_ln27_94_fu_9037_p2 ama_submuladd_18s_16s_5ns_24s_24_4_1_U14 ama_submuladd_19s_16s_5ns_23s_24_4_1_U7 add_ln27_98_fu_9049_p2 ama_addmuladd_16s_16s_5ns_24s_24_4_1_U72 add_ln27_103_fu_9297_p2 ama_submuladd_18s_16s_4ns_23s_23_4_1_U15 ama_submuladd_18s_16s_4ns_21s_22_4_1_U16 add_ln27_110_fu_9073_p2 ama_addmuladd_17s_17s_6ns_25s_25_4_1_U17 add_ln27_114_fu_9095_p2 ama_addmuladd_16s_16s_6ns_25s_25_4_1_U48 ama_addmuladd_16s_16s_9s_26s_26_4_1_U73 ama_addmuladd_18s_18s_6ns_26ns_26_4_1_U74 add_ln27_120_fu_9471_p2"
        }]
    },
    "Info": {
      "FIR_filter": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FIR_HLS": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "FIR_filter": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "7",
          "LatencyWorst": "7",
          "PipelineII": "1",
          "PipelineDepth": "8",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.020"
        },
        "Area": {
          "DSP": "81",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "6",
          "FF": "11590",
          "AVAIL_FF": "234240",
          "UTIL_FF": "4",
          "LUT": "8281",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "7",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "FIR_HLS": {
        "Latency": {
          "LatencyBest": "8",
          "LatencyAvg": "8",
          "LatencyWorst": "8",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.473"
        },
        "Area": {
          "DSP": "81",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "6",
          "FF": "11599",
          "AVAIL_FF": "234240",
          "UTIL_FF": "4",
          "LUT": "8355",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "7",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-10-18 22:44:41 +0200",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
