cannyReal為處理正方形圖片的ip，cannyRectangle為處理長方形圖片的id
project_1.srcs內含buttonAdder.v及其constraint
block_design為整個電路的tcl(vivado 2019/01、2019/02版本可用)，要先把所有要用的HLS IP匯入才可以執行
![architecture](https://github.com/anderson40205/FPGA-image-processing-unit/blob/main/arch1.png)
![block design](https://github.com/anderson40205/FPGA-image-processing-unit/blob/main/arch2.png)
