Running: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/susiejojo/Sems/Sem3/VLSID/Assignment1/Assignment1/xorgate_test_isim_beh.exe -prj /home/susiejojo/Sems/Sem3/VLSID/Assignment1/Assignment1/xorgate_test_beh.prj work.xorgate_test work.glbl 
ISim O.87xd (signature 0x8ddf5b5d)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/susiejojo/Sems/Sem3/VLSID/Assignment1/Assignment1/xorgate.v" into library work
Analyzing Verilog file "/home/susiejojo/Sems/Sem3/VLSID/Assignment1/Assignment1/xorgate_test.v" into library work
Analyzing Verilog file "/opt/Xilinx/13.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95016 KB
Fuse CPU Usage: 960 ms
Compiling module xorgate
Compiling module xorgate_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable /home/susiejojo/Sems/Sem3/VLSID/Assignment1/Assignment1/xorgate_test_isim_beh.exe
Fuse Memory Usage: 1179488 KB
Fuse CPU Usage: 980 ms
GCC CPU Usage: 250 ms
