 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : top
Version: S-2021.06
Date   : Fri Apr 29 17:29:24 2022
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: NCCOM   Library: tcbn45gsbwptc

  Startpoint: x0_node0[1]
              (input port clocked by clk)
  Endpoint: node2/mul5_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 f
  x0_node0[1] (in)                                        0.00       0.25 f
  U87/S (FA1D0BWP)                                        0.07 *     0.32 r
  U96/S (FA1D0BWP)                                        0.07 *     0.39 r
  U5797/Z (AO22D0BWP)                                     0.07 *     0.46 r
  U9115/ZN (CKND2D0BWP)                                   0.03 *     0.50 f
  U8316/ZN (NR3D0BWP)                                     0.03 *     0.53 r
  node2/mult_83/S1_2_0/CO (FA1D0BWP)                      0.07 *     0.60 r
  node2/mult_83/S1_3_0/CO (FA1D0BWP)                      0.07 *     0.67 r
  node2/mult_83/S1_4_0/CO (FA1D0BWP)                      0.07 *     0.73 r
  node2/mult_83/S1_5_0/CO (FA1D0BWP)                      0.07 *     0.80 r
  node2/mult_83/S1_6_0/CO (FA1D0BWP)                      0.07 *     0.87 r
  node2/mult_83/S1_7_0/CO (FA1D0BWP)                      0.07 *     0.94 r
  node2/mult_83/S1_8_0/CO (FA1D0BWP)                      0.07 *     1.01 r
  node2/mult_83/S1_9_0/CO (FA1D0BWP)                      0.07 *     1.08 r
  node2/mult_83/S1_10_0/CO (FA1D0BWP)                     0.07 *     1.15 r
  node2/mult_83/S1_11_0/CO (FA1D0BWP)                     0.07 *     1.21 r
  node2/mult_83/S1_12_0/CO (FA1D0BWP)                     0.07 *     1.28 r
  node2/mult_83/S1_13_0/CO (FA1D0BWP)                     0.07 *     1.35 r
  node2/mult_83/S4_0/S (FA1D0BWP)                         0.07 *     1.42 f
  U2377/ZN (XNR2D0BWP)                                    0.05 *     1.48 r
  U6519/ZN (INR2D0BWP)                                    0.04 *     1.52 r
  U6101/ZN (AOI21D0BWP)                                   0.03 *     1.55 f
  U6117/ZN (OAI21D0BWP)                                   0.03 *     1.58 r
  U5571/ZN (AOI221D0BWP)                                  0.03 *     1.61 f
  U5569/Z (XOR3D0BWP)                                     0.07 *     1.68 r
  node2/mul5_out_reg[18]/D (EDFQD1BWP)                    0.00 *     1.68 r
  data arrival time                                                  1.68

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node2/mul5_out_reg[18]/CP (EDFQD1BWP)                   0.00       1.73 r
  library setup time                                     -0.05       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: x1_node0[0]
              (input port clocked by clk)
  Endpoint: node1/mul6_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x1_node0[0] (in)                                        0.00       0.25 r
  U10252/ZN (CKND1BWP)                                    0.01 *     0.26 f
  U10219/ZN (NR2D0BWP)                                    0.02 *     0.29 r
  U56/CO (FA1D0BWP)                                       0.04 *     0.33 r
  U54/CO (FA1D0BWP)                                       0.04 *     0.37 r
  U108/CO (FA1D0BWP)                                      0.04 *     0.40 r
  U131/CO (FA1D0BWP)                                      0.04 *     0.44 r
  U159/Z (XOR3D1BWP)                                      0.06 *     0.51 f
  U163/CO (FA1D0BWP)                                      0.07 *     0.57 f
  U187/Z (XOR3D0BWP)                                      0.07 *     0.64 r
  U10254/ZN (CKND2D2BWP)                                  0.07 *     0.71 f
  U494/ZN (INVD2BWP)                                      0.05 *     0.75 r
  U9952/ZN (AOI21D2BWP)                                   0.04 *     0.79 f
  U7925/ZN (NR2D0BWP)                                     0.04 *     0.83 r
  node1/mult_84/S2_6_2/CO (FA1D0BWP)                      0.08 *     0.91 r
  node1/mult_84/S2_7_2/CO (FA1D0BWP)                      0.07 *     0.98 r
  node1/mult_84/S2_8_2/CO (FA1D0BWP)                      0.07 *     1.05 r
  node1/mult_84/S2_9_2/CO (FA1D0BWP)                      0.07 *     1.11 r
  node1/mult_84/S2_10_2/CO (FA1D0BWP)                     0.07 *     1.18 r
  node1/mult_84/S2_11_2/CO (FA1D0BWP)                     0.07 *     1.25 r
  node1/mult_84/S2_12_2/CO (FA1D0BWP)                     0.07 *     1.31 r
  node1/mult_84/S2_13_2/S (FA1D0BWP)                      0.07 *     1.39 f
  node1/mult_84/S4_1/S (FA1D0BWP)                         0.05 *     1.44 r
  U3411/Z (XOR2D0BWP)                                     0.04 *     1.48 f
  U6431/ZN (NR2XD0BWP)                                    0.02 *     1.50 r
  U6066/ZN (CKND0BWP)                                     0.01 *     1.51 f
  U6065/ZN (AOI21D0BWP)                                   0.03 *     1.54 r
  U6077/ZN (OAI21D0BWP)                                   0.03 *     1.57 f
  U5610/ZN (AOI221D0BWP)                                  0.05 *     1.62 r
  U5608/Z (XOR3D0BWP)                                     0.06 *     1.68 r
  node1/mul6_out_reg[18]/D (EDFQD1BWP)                    0.00 *     1.68 r
  data arrival time                                                  1.68

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node1/mul6_out_reg[18]/CP (EDFQD1BWP)                   0.00       1.73 r
  library setup time                                     -0.05       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: x0_node0[1]
              (input port clocked by clk)
  Endpoint: node2/mul1_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 f
  x0_node0[1] (in)                                        0.00       0.25 f
  U87/S (FA1D0BWP)                                        0.07 *     0.32 r
  U96/S (FA1D0BWP)                                        0.07 *     0.39 r
  U5797/Z (AO22D0BWP)                                     0.07 *     0.46 r
  U9114/ZN (CKND2D0BWP)                                   0.04 *     0.50 f
  U8314/ZN (NR3D0BWP)                                     0.03 *     0.53 r
  node2/mult_78/S1_2_0/CO (FA1D0BWP)                      0.07 *     0.60 r
  node2/mult_78/S1_3_0/CO (FA1D0BWP)                      0.07 *     0.67 r
  node2/mult_78/S1_4_0/CO (FA1D0BWP)                      0.07 *     0.74 r
  node2/mult_78/S1_5_0/CO (FA1D0BWP)                      0.07 *     0.80 r
  node2/mult_78/S1_6_0/CO (FA1D0BWP)                      0.07 *     0.87 r
  node2/mult_78/S1_7_0/CO (FA1D0BWP)                      0.07 *     0.94 r
  node2/mult_78/S1_8_0/CO (FA1D0BWP)                      0.07 *     1.01 r
  node2/mult_78/S1_9_0/CO (FA1D0BWP)                      0.07 *     1.07 r
  node2/mult_78/S1_10_0/CO (FA1D0BWP)                     0.07 *     1.14 r
  node2/mult_78/S1_11_0/CO (FA1D0BWP)                     0.07 *     1.21 r
  node2/mult_78/S1_12_0/CO (FA1D0BWP)                     0.07 *     1.27 r
  node2/mult_78/S1_13_0/CO (FA1D0BWP)                     0.07 *     1.34 r
  node2/mult_78/S4_0/S (FA1D0BWP)                         0.07 *     1.41 f
  U2174/ZN (XNR2D0BWP)                                    0.05 *     1.47 r
  U6517/ZN (INR2D0BWP)                                    0.04 *     1.51 r
  U6097/ZN (AOI21D0BWP)                                   0.03 *     1.54 f
  U6113/ZN (OAI21D0BWP)                                   0.03 *     1.57 r
  U5544/ZN (AOI221D0BWP)                                  0.03 *     1.60 f
  U738/Z (CKXOR2D1BWP)                                    0.07 *     1.68 r
  node2/mul1_out_reg[18]/D (EDFQD1BWP)                    0.00 *     1.68 r
  data arrival time                                                  1.68

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node2/mul1_out_reg[18]/CP (EDFQD1BWP)                   0.00       1.73 r
  library setup time                                     -0.05       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: x0_node0[1]
              (input port clocked by clk)
  Endpoint: node0/mul1_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 f
  x0_node0[1] (in)                                        0.00       0.25 f
  U57/S (FA1D0BWP)                                        0.08 *     0.33 r
  U68/S (FA1D0BWP)                                        0.07 *     0.41 r
  U807/ZN (CKND2D1BWP)                                    0.02 *     0.43 f
  U808/ZN (CKND2D2BWP)                                    0.04 *     0.47 r
  U9130/ZN (CKND2D0BWP)                                   0.03 *     0.50 f
  U7715/ZN (NR3D0BWP)                                     0.04 *     0.54 r
  node0/mult_78/S1_2_0/CO (FA1D0BWP)                      0.08 *     0.62 r
  node0/mult_78/S1_3_0/CO (FA1D0BWP)                      0.07 *     0.69 r
  node0/mult_78/S1_4_0/CO (FA1D0BWP)                      0.07 *     0.76 r
  node0/mult_78/S1_5_0/CO (FA1D0BWP)                      0.07 *     0.83 r
  node0/mult_78/S1_6_0/CO (FA1D0BWP)                      0.07 *     0.90 r
  node0/mult_78/S1_7_0/CO (FA1D0BWP)                      0.07 *     0.96 r
  node0/mult_78/S1_8_0/CO (FA1D0BWP)                      0.07 *     1.03 r
  node0/mult_78/S1_9_0/CO (FA1D0BWP)                      0.07 *     1.10 r
  node0/mult_78/S1_10_0/CO (FA1D0BWP)                     0.07 *     1.16 r
  node0/mult_78/S1_11_0/CO (FA1D0BWP)                     0.07 *     1.23 r
  node0/mult_78/S1_12_0/CO (FA1D0BWP)                     0.07 *     1.29 r
  node0/mult_78/S1_13_0/CO (FA1D0BWP)                     0.07 *     1.36 r
  node0/mult_78/S4_0/S (FA1D0BWP)                         0.07 *     1.43 r
  U4388/ZN (XNR2D1BWP)                                    0.04 *     1.47 f
  U6436/ZN (INR2D0BWP)                                    0.03 *     1.50 f
  U6019/ZN (AOI21D1BWP)                                   0.03 *     1.53 r
  U6039/ZN (OAI21D1BWP)                                   0.02 *     1.55 f
  U5619/ZN (AOI221D0BWP)                                  0.05 *     1.60 r
  U766/Z (XOR2D0BWP)                                      0.08 *     1.68 r
  node0/mul1_out_reg[18]/D (EDFQD1BWP)                    0.00 *     1.68 r
  data arrival time                                                  1.68

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node0/mul1_out_reg[18]/CP (EDFQD1BWP)                   0.00       1.73 r
  library setup time                                     -0.05       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: x2_node2[0]
              (input port clocked by clk)
  Endpoint: node3/mul3_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 f
  x2_node2[0] (in)                                        0.00       0.25 f
  U10222/ZN (INVD1BWP)                                    0.02 *     0.27 r
  U10233/ZN (NR2D1BWP)                                    0.01 *     0.28 f
  U76/S (FA1D0BWP)                                        0.05 *     0.33 r
  U98/S (FA1D0BWP)                                        0.07 *     0.40 r
  U5785/Z (AO22D1BWP)                                     0.07 *     0.46 r
  U9093/ZN (CKND2D0BWP)                                   0.03 *     0.50 f
  U8392/ZN (NR3D0BWP)                                     0.04 *     0.54 r
  node3/mult_80/S1_2_0/CO (FA1D0BWP)                      0.08 *     0.62 r
  node3/mult_80/S1_3_0/CO (FA1D0BWP)                      0.07 *     0.68 r
  node3/mult_80/S1_4_0/CO (FA1D0BWP)                      0.07 *     0.75 r
  node3/mult_80/S1_5_0/CO (FA1D0BWP)                      0.07 *     0.82 r
  node3/mult_80/S1_6_0/CO (FA1D0BWP)                      0.07 *     0.88 r
  node3/mult_80/S1_7_0/CO (FA1D0BWP)                      0.07 *     0.95 r
  node3/mult_80/S1_8_0/CO (FA1D0BWP)                      0.07 *     1.02 r
  node3/mult_80/S1_9_0/CO (FA1D0BWP)                      0.07 *     1.09 r
  node3/mult_80/S1_10_0/CO (FA1D0BWP)                     0.07 *     1.15 r
  node3/mult_80/S1_11_0/CO (FA1D0BWP)                     0.07 *     1.22 r
  node3/mult_80/S1_12_0/CO (FA1D0BWP)                     0.07 *     1.28 r
  node3/mult_80/S1_13_0/CO (FA1D0BWP)                     0.07 *     1.35 r
  node3/mult_80/S4_0/S (FA1D0BWP)                         0.07 *     1.42 f
  U988/ZN (XNR2D0BWP)                                     0.05 *     1.47 f
  U6547/ZN (INR2D0BWP)                                    0.03 *     1.50 f
  U6144/ZN (AOI21D1BWP)                                   0.03 *     1.53 r
  U6150/ZN (OAI21D1BWP)                                   0.02 *     1.55 f
  U5553/ZN (AOI221D0BWP)                                  0.06 *     1.61 r
  U5551/Z (XOR3D1BWP)                                     0.08 *     1.69 f
  node3/mul3_out_reg[18]/D (EDFQD1BWP)                    0.00 *     1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node3/mul3_out_reg[18]/CP (EDFQD1BWP)                   0.00       1.73 r
  library setup time                                     -0.04       1.69
  data required time                                                 1.69
  --------------------------------------------------------------------------
  data required time                                                 1.69
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: x3_node0[0]
              (input port clocked by clk)
  Endpoint: node2/mul8_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 f
  x3_node0[0] (in)                                        0.00       0.25 f
  U4650/ZN (XNR2D0BWP)                                    0.06 *     0.31 r
  U10226/ZN (NR2XD0BWP)                                   0.02 *     0.33 f
  U222/Z (XOR2D0BWP)                                      0.05 *     0.37 f
  U224/Z (XOR2D0BWP)                                      0.04 *     0.41 r
  U5798/Z (AO22D0BWP)                                     0.08 *     0.49 r
  U9137/ZN (CKND2D0BWP)                                   0.04 *     0.52 f
  U9314/ZN (NR3D0BWP)                                     0.04 *     0.56 r
  node2/mult_86/S3_2_3/CO (FA1D0BWP)                      0.07 *     0.63 r
  node2/mult_86/S3_3_3/CO (FA1D0BWP)                      0.07 *     0.70 r
  node2/mult_86/S3_4_3/CO (FA1D0BWP)                      0.07 *     0.77 r
  node2/mult_86/S3_5_3/CO (FA1D0BWP)                      0.07 *     0.84 r
  node2/mult_86/S3_6_3/CO (FA1D0BWP)                      0.07 *     0.91 r
  node2/mult_86/S3_7_3/CO (FA1D0BWP)                      0.07 *     0.98 r
  node2/mult_86/S3_8_3/CO (FA1D0BWP)                      0.07 *     1.05 r
  node2/mult_86/S3_9_3/CO (FA1D0BWP)                      0.07 *     1.12 r
  node2/mult_86/S3_10_3/CO (FA1D0BWP)                     0.07 *     1.19 r
  node2/mult_86/S3_11_3/CO (FA1D0BWP)                     0.07 *     1.26 r
  node2/mult_86/S3_12_3/CO (FA1D0BWP)                     0.07 *     1.34 r
  node2/mult_86/S3_13_3/CO (FA1D0BWP)                     0.08 *     1.41 r
  node2/mult_86/S5_3/S (FA1D0BWP)                         0.08 *     1.50 f
  U2200/ZN (XNR2D0BWP)                                    0.04 *     1.54 r
  U6191/ZN (CKND0BWP)                                     0.02 *     1.56 f
  U6576/Z (AN3D0BWP)                                      0.03 *     1.59 f
  U5601/ZN (AOI221D0BWP)                                  0.06 *     1.64 r
  U5599/Z (XOR3D0BWP)                                     0.06 *     1.70 f
  node2/mul8_out_reg[18]/D (EDFQD1BWP)                    0.00 *     1.70 f
  data arrival time                                                  1.70

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node2/mul8_out_reg[18]/CP (EDFQD1BWP)                   0.00       1.73 r
  library setup time                                     -0.03       1.70
  data required time                                                 1.70
  --------------------------------------------------------------------------
  data required time                                                 1.70
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: x2_node1[0]
              (input port clocked by clk)
  Endpoint: node1/mul7_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 f
  x2_node1[0] (in)                                        0.00       0.25 f
  U10239/ZN (INVD1BWP)                                    0.01 *     0.26 r
  U10217/ZN (NR2D1BWP)                                    0.01 *     0.27 f
  U265/ZN (CKND2D0BWP)                                    0.02 *     0.29 r
  U295/ZN (ND3D0BWP)                                      0.02 *     0.31 f
  U46/CO (FA1D0BWP)                                       0.04 *     0.36 f
  U102/CO (FA1D0BWP)                                      0.04 *     0.40 f
  U130/CO (FA1D0BWP)                                      0.04 *     0.43 f
  U158/Z (XOR3D0BWP)                                      0.09 *     0.52 r
  U162/CO (FA1D0BWP)                                      0.08 *     0.60 r
  U186/Z (XOR3D0BWP)                                      0.04 *     0.63 r
  U10255/ZN (CKND2D2BWP)                                  0.06 *     0.69 f
  U495/ZN (CKND1BWP)                                      0.07 *     0.76 r
  U9951/ZN (AOI21D2BWP)                                   0.04 *     0.80 f
  U7740/ZN (NR2D0BWP)                                     0.03 *     0.83 r
  node1/mult_85/S1_6_0/CO (FA1D0BWP)                      0.08 *     0.91 r
  node1/mult_85/S1_7_0/CO (FA1D0BWP)                      0.07 *     0.98 r
  node1/mult_85/S1_8_0/CO (FA1D0BWP)                      0.07 *     1.04 r
  node1/mult_85/S1_9_0/CO (FA1D0BWP)                      0.07 *     1.11 r
  node1/mult_85/S1_10_0/CO (FA1D0BWP)                     0.07 *     1.17 r
  node1/mult_85/S1_11_0/CO (FA1D0BWP)                     0.07 *     1.24 r
  node1/mult_85/S1_12_0/CO (FA1D0BWP)                     0.07 *     1.31 r
  node1/mult_85/S1_13_0/CO (FA1D0BWP)                     0.07 *     1.37 r
  node1/mult_85/S4_0/S (FA1D0BWP)                         0.08 *     1.45 f
  U3361/ZN (XNR2D0BWP)                                    0.05 *     1.50 f
  U6447/ZN (INR2D1BWP)                                    0.03 *     1.53 f
  U6061/ZN (AOI21D1BWP)                                   0.03 *     1.55 r
  U6073/ZN (OAI21D1BWP)                                   0.02 *     1.57 f
  U5613/ZN (AOI221D1BWP)                                  0.04 *     1.62 r
  U5611/Z (XOR3D1BWP)                                     0.07 *     1.69 f
  node1/mul7_out_reg[18]/D (EDFQD1BWP)                    0.00 *     1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node1/mul7_out_reg[18]/CP (EDFQD1BWP)                   0.00       1.73 r
  library setup time                                     -0.04       1.69
  data required time                                                 1.69
  --------------------------------------------------------------------------
  data required time                                                 1.69
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: x1_node0[1]
              (input port clocked by clk)
  Endpoint: node0/mul6_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 f
  x1_node0[1] (in)                                        0.00       0.25 f
  U56/CO (FA1D0BWP)                                       0.07 *     0.32 f
  U54/CO (FA1D0BWP)                                       0.04 *     0.36 f
  U108/S (FA1D0BWP)                                       0.06 *     0.42 r
  U112/S (FA1D0BWP)                                       0.07 *     0.50 r
  U774/ZN (CKND2D0BWP)                                    0.02 *     0.51 f
  U775/Z (CKAN2D1BWP)                                     0.06 *     0.58 f
  U7700/ZN (NR2D0BWP)                                     0.04 *     0.62 r
  node0/mult_84/S1_3_0/CO (FA1D0BWP)                      0.08 *     0.70 r
  node0/mult_84/S1_4_0/CO (FA1D0BWP)                      0.07 *     0.77 r
  node0/mult_84/S1_5_0/CO (FA1D0BWP)                      0.07 *     0.84 r
  node0/mult_84/S1_6_0/CO (FA1D0BWP)                      0.07 *     0.91 r
  node0/mult_84/S1_7_0/CO (FA1D0BWP)                      0.07 *     0.97 r
  node0/mult_84/S1_8_0/CO (FA1D0BWP)                      0.07 *     1.04 r
  node0/mult_84/S1_9_0/CO (FA1D0BWP)                      0.07 *     1.11 r
  node0/mult_84/S1_10_0/CO (FA1D0BWP)                     0.07 *     1.18 r
  node0/mult_84/S1_11_0/CO (FA1D0BWP)                     0.07 *     1.25 r
  node0/mult_84/S1_12_0/CO (FA1D0BWP)                     0.07 *     1.32 r
  node0/mult_84/S1_13_0/CO (FA1D0BWP)                     0.07 *     1.39 r
  node0/mult_84/S4_0/CO (FA1D0BWP)                        0.07 *     1.47 r
  U4536/Z (XOR2D1BWP)                                     0.05 *     1.51 f
  U6425/ZN (NR2D0BWP)                                     0.03 *     1.54 r
  U6034/ZN (CKND0BWP)                                     0.02 *     1.55 f
  U6033/ZN (AOI21D1BWP)                                   0.02 *     1.58 r
  U6053/ZN (OAI21D1BWP)                                   0.02 *     1.60 f
  U5625/ZN (AOI221D1BWP)                                  0.05 *     1.64 r
  U744/Z (CKXOR2D1BWP)                                    0.05 *     1.70 f
  node0/mul6_out_reg[18]/D (EDFQD1BWP)                    0.00 *     1.70 f
  data arrival time                                                  1.70

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node0/mul6_out_reg[18]/CP (EDFQD1BWP)                   0.00       1.73 r
  library setup time                                     -0.03       1.70
  data required time                                                 1.70
  --------------------------------------------------------------------------
  data required time                                                 1.70
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: x2_node1[0]
              (input port clocked by clk)
  Endpoint: node1/mul3_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 f
  x2_node1[0] (in)                                        0.00       0.25 f
  U10239/ZN (INVD1BWP)                                    0.01 *     0.26 r
  U10217/ZN (NR2D1BWP)                                    0.01 *     0.27 f
  U265/ZN (CKND2D0BWP)                                    0.02 *     0.29 r
  U295/ZN (ND3D0BWP)                                      0.02 *     0.31 f
  U46/CO (FA1D0BWP)                                       0.04 *     0.36 f
  U102/CO (FA1D0BWP)                                      0.04 *     0.40 f
  U130/CO (FA1D0BWP)                                      0.04 *     0.43 f
  U158/Z (XOR3D0BWP)                                      0.09 *     0.52 r
  U162/CO (FA1D0BWP)                                      0.08 *     0.60 r
  U186/Z (XOR3D0BWP)                                      0.04 *     0.63 r
  U10255/ZN (CKND2D2BWP)                                  0.06 *     0.69 f
  U495/ZN (CKND1BWP)                                      0.07 *     0.76 r
  U9951/ZN (AOI21D2BWP)                                   0.04 *     0.80 f
  U7738/ZN (NR2D0BWP)                                     0.04 *     0.83 r
  node1/mult_80/S1_6_0/CO (FA1D0BWP)                      0.08 *     0.91 r
  node1/mult_80/S1_7_0/CO (FA1D0BWP)                      0.07 *     0.98 r
  node1/mult_80/S1_8_0/CO (FA1D0BWP)                      0.07 *     1.05 r
  node1/mult_80/S1_9_0/CO (FA1D0BWP)                      0.07 *     1.12 r
  node1/mult_80/S1_10_0/CO (FA1D0BWP)                     0.07 *     1.19 r
  node1/mult_80/S1_11_0/CO (FA1D0BWP)                     0.07 *     1.25 r
  node1/mult_80/S1_12_0/CO (FA1D0BWP)                     0.07 *     1.32 r
  node1/mult_80/S1_13_0/CO (FA1D0BWP)                     0.07 *     1.38 r
  node1/mult_80/S4_0/S (FA1D0BWP)                         0.07 *     1.45 r
  U3176/ZN (XNR2D1BWP)                                    0.05 *     1.50 f
  U6445/ZN (INR2D1BWP)                                    0.03 *     1.53 f
  U6057/ZN (AOI21D1BWP)                                   0.03 *     1.55 r
  U6069/ZN (OAI21D1BWP)                                   0.02 *     1.57 f
  U5574/ZN (AOI221D0BWP)                                  0.05 *     1.62 r
  U5572/Z (XOR3D1BWP)                                     0.07 *     1.69 f
  node1/mul3_out_reg[18]/D (EDFQD1BWP)                    0.00 *     1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node1/mul3_out_reg[18]/CP (EDFQD1BWP)                   0.00       1.73 r
  library setup time                                     -0.04       1.69
  data required time                                                 1.69
  --------------------------------------------------------------------------
  data required time                                                 1.69
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: x1_node0[0]
              (input port clocked by clk)
  Endpoint: node1/mul2_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x1_node0[0] (in)                                        0.00       0.25 r
  U10252/ZN (CKND1BWP)                                    0.01 *     0.26 f
  U10219/ZN (NR2D0BWP)                                    0.02 *     0.29 r
  U56/CO (FA1D0BWP)                                       0.04 *     0.33 r
  U54/CO (FA1D0BWP)                                       0.04 *     0.37 r
  U108/CO (FA1D0BWP)                                      0.04 *     0.40 r
  U131/CO (FA1D0BWP)                                      0.04 *     0.44 r
  U159/Z (XOR3D1BWP)                                      0.06 *     0.51 f
  U163/CO (FA1D0BWP)                                      0.07 *     0.57 f
  U187/Z (XOR3D0BWP)                                      0.07 *     0.64 r
  U10254/ZN (CKND2D2BWP)                                  0.07 *     0.71 f
  U494/ZN (INVD2BWP)                                      0.05 *     0.75 r
  U9952/ZN (AOI21D2BWP)                                   0.04 *     0.79 f
  U7519/ZN (NR2D0BWP)                                     0.05 *     0.83 r
  node1/mult_79/S2_6_1/CO (FA1D0BWP)                      0.08 *     0.92 r
  node1/mult_79/S2_7_1/CO (FA1D0BWP)                      0.07 *     0.98 r
  node1/mult_79/S2_8_1/CO (FA1D0BWP)                      0.07 *     1.05 r
  node1/mult_79/S2_9_1/CO (FA1D0BWP)                      0.07 *     1.12 r
  node1/mult_79/S2_10_1/CO (FA1D0BWP)                     0.07 *     1.19 r
  node1/mult_79/S2_11_1/CO (FA1D0BWP)                     0.07 *     1.25 r
  node1/mult_79/S2_12_1/CO (FA1D0BWP)                     0.07 *     1.32 r
  node1/mult_79/S2_13_1/CO (FA1D0BWP)                     0.07 *     1.39 r
  node1/mult_79/S4_1/S (FA1D0BWP)                         0.08 *     1.47 r
  U3217/Z (XOR2D0BWP)                                     0.04 *     1.51 f
  U6430/ZN (NR2XD0BWP)                                    0.02 *     1.53 r
  U6064/ZN (CKND0BWP)                                     0.01 *     1.54 f
  U6063/ZN (AOI21D1BWP)                                   0.02 *     1.56 r
  U6075/ZN (OAI21D1BWP)                                   0.02 *     1.58 f
  U5607/ZN (AOI221D0BWP)                                  0.05 *     1.64 r
  U5605/Z (XOR3D0BWP)                                     0.05 *     1.68 r
  node1/mul2_out_reg[18]/D (EDFQD1BWP)                    0.00 *     1.68 r
  data arrival time                                                  1.68

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node1/mul2_out_reg[18]/CP (EDFQD1BWP)                   0.00       1.73 r
  library setup time                                     -0.04       1.69
  data required time                                                 1.69
  --------------------------------------------------------------------------
  data required time                                                 1.69
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: x1_node0[0]
              (input port clocked by clk)
  Endpoint: node0/mul2_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x1_node0[0] (in)                                        0.00       0.25 r
  U10252/ZN (CKND1BWP)                                    0.01 *     0.26 f
  U10219/ZN (NR2D0BWP)                                    0.02 *     0.29 r
  U56/CO (FA1D0BWP)                                       0.04 *     0.33 r
  U54/CO (FA1D0BWP)                                       0.04 *     0.37 r
  U108/CO (FA1D0BWP)                                      0.04 *     0.40 r
  U131/CO (FA1D0BWP)                                      0.04 *     0.44 r
  U159/Z (XOR3D1BWP)                                      0.06 *     0.51 f
  U167/CO (FA1D0BWP)                                      0.07 *     0.57 f
  U191/Z (XOR3D1BWP)                                      0.05 *     0.62 r
  U10259/ZN (CKND2D2BWP)                                  0.06 *     0.68 f
  U498/ZN (CKND1BWP)                                      0.07 *     0.75 r
  U753/ZN (NR2D2BWP)                                      0.04 *     0.78 f
  U7626/ZN (NR2D0BWP)                                     0.04 *     0.82 r
  node0/mult_79/S1_6_0/CO (FA1D0BWP)                      0.08 *     0.91 r
  node0/mult_79/S1_7_0/CO (FA1D0BWP)                      0.07 *     0.98 r
  node0/mult_79/S1_8_0/CO (FA1D0BWP)                      0.07 *     1.05 r
  node0/mult_79/S1_9_0/CO (FA1D0BWP)                      0.07 *     1.12 r
  node0/mult_79/S1_10_0/CO (FA1D0BWP)                     0.07 *     1.19 r
  node0/mult_79/S1_11_0/CO (FA1D0BWP)                     0.07 *     1.25 r
  node0/mult_79/S1_12_0/CO (FA1D0BWP)                     0.07 *     1.32 r
  node0/mult_79/S1_13_0/CO (FA1D0BWP)                     0.07 *     1.39 r
  node0/mult_79/S4_0/S (FA1D0BWP)                         0.07 *     1.46 f
  U4339/ZN (XNR2D0BWP)                                    0.06 *     1.52 r
  U6441/ZN (INR2D1BWP)                                    0.04 *     1.56 r
  U6029/ZN (AOI21D1BWP)                                   0.02 *     1.58 f
  U6049/ZN (OAI21D1BWP)                                   0.02 *     1.60 r
  U5622/ZN (AOI221D1BWP)                                  0.02 *     1.63 f
  U5620/Z (XOR3D0BWP)                                     0.06 *     1.68 r
  node0/mul2_out_reg[18]/D (EDFQD1BWP)                    0.00 *     1.68 r
  data arrival time                                                  1.68

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node0/mul2_out_reg[18]/CP (EDFQD1BWP)                   0.00       1.73 r
  library setup time                                     -0.05       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: dnn_state_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node3/mul6_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dnn_state_reg[2]/CP (DFSND1BWP)                         0.00       0.00 r
  dnn_state_reg[2]/QN (DFSND1BWP)                         0.10       0.10 r
  U4624/ZN (CKND2D8BWP)                                   0.05 *     0.15 f
  U5283/ZN (NR2XD2BWP)                                    0.07 *     0.22 r
  U218/Z (BUFFD3BWP)                                      0.07 *     0.29 r
  U5347/Z (AO222D0BWP)                                    0.08 *     0.36 r
  U317/Z (BUFFD2BWP)                                      0.06 *     0.43 r
  U318/ZN (INVD2BWP)                                      0.07 *     0.50 f
  U7299/ZN (NR3D0BWP)                                     0.05 *     0.55 r
  node3/mult_84/S2_2_1/CO (FA1D0BWP)                      0.08 *     0.63 r
  node3/mult_84/S2_3_1/CO (FA1D0BWP)                      0.07 *     0.70 r
  node3/mult_84/S2_4_1/CO (FA1D0BWP)                      0.07 *     0.76 r
  node3/mult_84/S2_5_1/CO (FA1D0BWP)                      0.07 *     0.83 r
  node3/mult_84/S2_6_1/CO (FA1D0BWP)                      0.07 *     0.90 r
  node3/mult_84/S2_7_1/CO (FA1D0BWP)                      0.07 *     0.97 r
  node3/mult_84/S2_8_1/CO (FA1D0BWP)                      0.07 *     1.03 r
  node3/mult_84/S2_9_1/CO (FA1D0BWP)                      0.07 *     1.10 r
  node3/mult_84/S2_10_1/CO (FA1D0BWP)                     0.07 *     1.17 r
  node3/mult_84/S2_11_1/CO (FA1D0BWP)                     0.07 *     1.24 r
  node3/mult_84/S2_12_1/CO (FA1D0BWP)                     0.07 *     1.30 r
  node3/mult_84/S2_13_1/CO (FA1D0BWP)                     0.07 *     1.37 r
  node3/mult_84/S4_1/S (FA1D0BWP)                         0.08 *     1.45 r
  U1223/Z (XOR2D0BWP)                                     0.04 *     1.50 f
  U6359/Z (CKAN2D0BWP)                                    0.03 *     1.53 f
  U6007/ZN (AOI21D1BWP)                                   0.03 *     1.56 r
  U6009/ZN (OAI21D0BWP)                                   0.02 *     1.58 f
  U5565/ZN (AOI221D0BWP)                                  0.05 *     1.63 r
  U5563/Z (XOR3D0BWP)                                     0.05 *     1.68 r
  node3/mul6_out_reg[18]/D (EDFQD1BWP)                    0.00 *     1.68 r
  data arrival time                                                  1.68

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node3/mul6_out_reg[18]/CP (EDFQD1BWP)                   0.00       1.73 r
  library setup time                                     -0.05       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: x3_node1[0]
              (input port clocked by clk)
  Endpoint: node0/mul4_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node1[0] (in)                                        0.00       0.25 r
  U10240/ZN (INVD1BWP)                                    0.02 *     0.27 f
  U10218/ZN (NR2D1BWP)                                    0.03 *     0.29 r
  U22/Z (CKXOR2D1BWP)                                     0.05 *     0.34 f
  U69/CO (FA1D0BWP)                                       0.07 *     0.41 f
  U819/ZN (CKND2D0BWP)                                    0.02 *     0.44 r
  U822/ZN (ND3D1BWP)                                      0.03 *     0.46 f
  U107/S (FA1D0BWP)                                       0.06 *     0.52 r
  U9938/ZN (AOI22D2BWP)                                   0.05 *     0.57 f
  U7377/ZN (NR2D0BWP)                                     0.04 *     0.61 r
  node0/mult_81/S2_3_1/CO (FA1D0BWP)                      0.08 *     0.70 r
  node0/mult_81/S2_4_1/CO (FA1D0BWP)                      0.07 *     0.77 r
  node0/mult_81/S2_5_1/CO (FA1D0BWP)                      0.07 *     0.84 r
  node0/mult_81/S2_6_1/CO (FA1D0BWP)                      0.07 *     0.91 r
  node0/mult_81/S2_7_1/CO (FA1D0BWP)                      0.07 *     0.98 r
  node0/mult_81/S2_8_1/CO (FA1D0BWP)                      0.07 *     1.04 r
  node0/mult_81/S2_9_1/CO (FA1D0BWP)                      0.07 *     1.11 r
  node0/mult_81/S2_10_1/CO (FA1D0BWP)                     0.07 *     1.18 r
  node0/mult_81/S2_11_1/CO (FA1D0BWP)                     0.07 *     1.25 r
  node0/mult_81/S2_12_1/CO (FA1D0BWP)                     0.07 *     1.32 r
  node0/mult_81/S2_13_1/CO (FA1D0BWP)                     0.07 *     1.39 r
  node0/mult_81/S4_1/S (FA1D0BWP)                         0.08 *     1.47 r
  U4238/Z (XOR2D0BWP)                                     0.04 *     1.51 f
  U6424/ZN (NR2XD0BWP)                                    0.02 *     1.53 r
  U6032/ZN (CKND0BWP)                                     0.01 *     1.55 f
  U6031/ZN (AOI21D1BWP)                                   0.02 *     1.57 r
  U6051/ZN (OAI21D1BWP)                                   0.02 *     1.59 f
  U5586/ZN (AOI221D1BWP)                                  0.05 *     1.63 r
  U5584/Z (XOR3D1BWP)                                     0.06 *     1.69 f
  node0/mul4_out_reg[18]/D (EDFQD1BWP)                    0.00 *     1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node0/mul4_out_reg[18]/CP (EDFQD1BWP)                   0.00       1.73 r
  library setup time                                     -0.03       1.70
  data required time                                                 1.70
  --------------------------------------------------------------------------
  data required time                                                 1.70
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: x3_node1[0]
              (input port clocked by clk)
  Endpoint: node1/mul4_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 f
  x3_node1[0] (in)                                        0.00       0.25 f
  U10240/ZN (INVD1BWP)                                    0.02 *     0.27 r
  U10218/ZN (NR2D1BWP)                                    0.01 *     0.28 f
  U39/ZN (CKND2D1BWP)                                     0.01 *     0.30 r
  U49/ZN (ND3D1BWP)                                       0.02 *     0.32 f
  U47/S (FA1D0BWP)                                        0.08 *     0.40 r
  U51/S (FA1D0BWP)                                        0.09 *     0.49 r
  U9921/ZN (AOI22D4BWP)                                   0.03 *     0.52 f
  U7694/ZN (NR2D0BWP)                                     0.04 *     0.56 r
  node1/mult_81/S1_2_0/CO (FA1D0BWP)                      0.08 *     0.64 r
  node1/mult_81/S1_3_0/CO (FA1D0BWP)                      0.07 *     0.71 r
  node1/mult_81/S1_4_0/CO (FA1D0BWP)                      0.07 *     0.78 r
  node1/mult_81/S1_5_0/CO (FA1D0BWP)                      0.07 *     0.85 r
  node1/mult_81/S1_6_0/CO (FA1D0BWP)                      0.07 *     0.92 r
  node1/mult_81/S1_7_0/CO (FA1D0BWP)                      0.07 *     0.98 r
  node1/mult_81/S1_8_0/CO (FA1D0BWP)                      0.07 *     1.05 r
  node1/mult_81/S1_9_0/CO (FA1D0BWP)                      0.07 *     1.12 r
  node1/mult_81/S1_10_0/CO (FA1D0BWP)                     0.07 *     1.19 r
  node1/mult_81/S1_11_0/CO (FA1D0BWP)                     0.07 *     1.26 r
  node1/mult_81/S1_12_0/CO (FA1D0BWP)                     0.07 *     1.33 r
  node1/mult_81/S1_13_0/CO (FA1D0BWP)                     0.07 *     1.39 r
  node1/mult_81/S4_0/CO (FA1D0BWP)                        0.07 *     1.46 r
  U3125/Z (XOR2D0BWP)                                     0.05 *     1.51 f
  U6376/Z (CKAN2D0BWP)                                    0.03 *     1.54 f
  U6017/ZN (AOI21D1BWP)                                   0.03 *     1.57 r
  U6037/ZN (OAI21D1BWP)                                   0.02 *     1.59 f
  U762/ZN (CKND2D1BWP)                                    0.02 *     1.61 r
  U764/Z (AN3XD1BWP)                                      0.03 *     1.64 r
  U5575/Z (XOR3D1BWP)                                     0.05 *     1.69 f
  node1/mul4_out_reg[18]/D (EDFQD1BWP)                    0.00 *     1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node1/mul4_out_reg[18]/CP (EDFQD1BWP)                   0.00       1.73 r
  library setup time                                     -0.03       1.70
  data required time                                                 1.70
  --------------------------------------------------------------------------
  data required time                                                 1.70
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: x3_node1[0]
              (input port clocked by clk)
  Endpoint: node0/mul8_out_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 f
  x3_node1[0] (in)                                        0.00       0.25 f
  U10240/ZN (INVD1BWP)                                    0.02 *     0.27 r
  U10218/ZN (NR2D1BWP)                                    0.01 *     0.28 f
  U39/ZN (CKND2D1BWP)                                     0.01 *     0.30 r
  U49/ZN (ND3D1BWP)                                       0.02 *     0.32 f
  U47/S (FA1D0BWP)                                        0.08 *     0.40 r
  U818/Z (XOR3D1BWP)                                      0.08 *     0.47 r
  U9922/ZN (AOI22D2BWP)                                   0.04 *     0.51 f
  U7362/ZN (NR2D0BWP)                                     0.04 *     0.55 r
  node0/mult_86/S2_2_1/CO (FA1D0BWP)                      0.08 *     0.63 r
  node0/mult_86/S2_3_1/CO (FA1D0BWP)                      0.07 *     0.70 r
  node0/mult_86/S2_4_1/CO (FA1D0BWP)                      0.07 *     0.77 r
  node0/mult_86/S2_5_1/CO (FA1D0BWP)                      0.07 *     0.84 r
  node0/mult_86/S2_6_1/CO (FA1D0BWP)                      0.07 *     0.91 r
  node0/mult_86/S2_7_1/CO (FA1D0BWP)                      0.07 *     0.97 r
  node0/mult_86/S2_8_1/CO (FA1D0BWP)                      0.07 *     1.04 r
  node0/mult_86/S2_9_1/CO (FA1D0BWP)                      0.07 *     1.11 r
  node0/mult_86/S2_10_1/CO (FA1D0BWP)                     0.07 *     1.17 r
  node0/mult_86/S2_11_1/CO (FA1D0BWP)                     0.07 *     1.24 r
  node0/mult_86/S2_12_1/CO (FA1D0BWP)                     0.07 *     1.31 r
  node0/mult_86/S2_13_1/CO (FA1D0BWP)                     0.07 *     1.38 r
  node0/mult_86/S4_1/S (FA1D0BWP)                         0.08 *     1.46 r
  U4425/Z (XOR2D0BWP)                                     0.05 *     1.51 f
  U6381/Z (AN2D0BWP)                                      0.03 *     1.54 f
  U6027/ZN (AOI21D1BWP)                                   0.03 *     1.57 r
  U6047/ZN (OAI21D1BWP)                                   0.02 *     1.59 f
  U4409/Z (XOR2D0BWP)                                     0.08 *     1.67 r
  node0/mul8_out_reg[17]/D (EDFQD1BWP)                    0.00 *     1.67 r
  data arrival time                                                  1.67

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node0/mul8_out_reg[17]/CP (EDFQD1BWP)                   0.00       1.73 r
  library setup time                                     -0.06       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: x3_node1[0]
              (input port clocked by clk)
  Endpoint: node1/mul8_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node1[0] (in)                                        0.00       0.25 r
  U10240/ZN (INVD1BWP)                                    0.02 *     0.27 f
  U10218/ZN (NR2D1BWP)                                    0.03 *     0.29 r
  U22/Z (CKXOR2D1BWP)                                     0.05 *     0.34 f
  U65/S (FA1D0BWP)                                        0.07 *     0.41 r
  U5775/Z (AO22D1BWP)                                     0.08 *     0.49 r
  U9082/ZN (CKND2D0BWP)                                   0.04 *     0.52 f
  U7349/ZN (NR3D0BWP)                                     0.03 *     0.56 r
  node1/mult_86/S2_2_1/CO (FA1D0BWP)                      0.07 *     0.63 r
  node1/mult_86/S2_3_1/CO (FA1D0BWP)                      0.07 *     0.70 r
  node1/mult_86/S2_4_1/CO (FA1D0BWP)                      0.07 *     0.76 r
  node1/mult_86/S2_5_1/CO (FA1D0BWP)                      0.07 *     0.83 r
  node1/mult_86/S2_6_1/CO (FA1D0BWP)                      0.07 *     0.90 r
  node1/mult_86/S2_7_1/CO (FA1D0BWP)                      0.07 *     0.97 r
  node1/mult_86/S2_8_1/CO (FA1D0BWP)                      0.07 *     1.04 r
  node1/mult_86/S2_9_1/CO (FA1D0BWP)                      0.07 *     1.11 r
  node1/mult_86/S2_10_1/CO (FA1D0BWP)                     0.07 *     1.18 r
  node1/mult_86/S2_11_1/CO (FA1D0BWP)                     0.07 *     1.25 r
  node1/mult_86/S2_12_1/CO (FA1D0BWP)                     0.07 *     1.32 r
  node1/mult_86/S2_13_1/CO (FA1D0BWP)                     0.07 *     1.39 r
  node1/mult_86/S4_1/S (FA1D0BWP)                         0.07 *     1.47 r
  U3305/Z (XOR2D1BWP)                                     0.04 *     1.51 f
  U6375/Z (AN2D0BWP)                                      0.03 *     1.53 f
  U6015/ZN (AOI21D1BWP)                                   0.03 *     1.56 r
  U6035/ZN (OAI21D1BWP)                                   0.02 *     1.58 f
  U303/ZN (CKND2D1BWP)                                    0.02 *     1.60 r
  U313/Z (AN3XD1BWP)                                      0.03 *     1.63 r
  U5614/Z (XOR3D1BWP)                                     0.06 *     1.69 f
  node1/mul8_out_reg[18]/D (EDFQD1BWP)                    0.00 *     1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node1/mul8_out_reg[18]/CP (EDFQD1BWP)                   0.00       1.73 r
  library setup time                                     -0.04       1.69
  data required time                                                 1.69
  --------------------------------------------------------------------------
  data required time                                                 1.69
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: x0_node0[1]
              (input port clocked by clk)
  Endpoint: node0/mul5_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 f
  x0_node0[1] (in)                                        0.00       0.25 f
  U57/CO (FA1D0BWP)                                       0.07 *     0.32 f
  U55/S (FA1D0BWP)                                        0.06 *     0.38 r
  U61/S (FA1D0BWP)                                        0.07 *     0.45 r
  U750/Z (AN2XD1BWP)                                      0.02 *     0.47 r
  U751/ZN (NR2D2BWP)                                      0.02 *     0.49 f
  U7718/ZN (NR2D0BWP)                                     0.04 *     0.53 r
  node0/mult_83/S1_2_0/CO (FA1D0BWP)                      0.09 *     0.62 r
  node0/mult_83/S1_3_0/CO (FA1D0BWP)                      0.07 *     0.69 r
  node0/mult_83/S1_4_0/CO (FA1D0BWP)                      0.07 *     0.76 r
  node0/mult_83/S1_5_0/CO (FA1D0BWP)                      0.07 *     0.83 r
  node0/mult_83/S1_6_0/CO (FA1D0BWP)                      0.07 *     0.89 r
  node0/mult_83/S1_7_0/CO (FA1D0BWP)                      0.07 *     0.96 r
  node0/mult_83/S1_8_0/CO (FA1D0BWP)                      0.07 *     1.03 r
  node0/mult_83/S1_9_0/CO (FA1D0BWP)                      0.07 *     1.09 r
  node0/mult_83/S1_10_0/CO (FA1D0BWP)                     0.07 *     1.16 r
  node0/mult_83/S1_11_0/CO (FA1D0BWP)                     0.07 *     1.22 r
  node0/mult_83/S1_12_0/CO (FA1D0BWP)                     0.07 *     1.29 r
  node0/mult_83/S1_13_0/CO (FA1D0BWP)                     0.07 *     1.35 r
  node0/mult_83/S4_0/S (FA1D0BWP)                         0.07 *     1.43 f
  U4599/ZN (XNR2D1BWP)                                    0.05 *     1.47 r
  U6438/ZN (INR2D1BWP)                                    0.03 *     1.51 r
  U6023/ZN (AOI21D1BWP)                                   0.02 *     1.53 f
  U6043/ZN (OAI21D1BWP)                                   0.02 *     1.55 r
  U5580/ZN (AOI221D1BWP)                                  0.02 *     1.58 f
  U5578/Z (XOR3D0BWP)                                     0.09 *     1.67 r
  node0/mul5_out_reg[18]/D (EDFQD1BWP)                    0.00 *     1.67 r
  data arrival time                                                  1.67

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node0/mul5_out_reg[18]/CP (EDFQD1BWP)                   0.00       1.73 r
  library setup time                                     -0.06       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: x2_node1[0]
              (input port clocked by clk)
  Endpoint: node0/mul3_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x2_node1[0] (in)                                        0.00       0.25 r
  U10239/ZN (INVD1BWP)                                    0.01 *     0.26 f
  U10217/ZN (NR2D1BWP)                                    0.03 *     0.28 r
  U259/Z (XOR3D0BWP)                                      0.06 *     0.35 f
  U66/CO (FA1D0BWP)                                       0.07 *     0.41 f
  U52/S (FA1D0BWP)                                        0.06 *     0.48 r
  U789/ZN (AOI22D1BWP)                                    0.04 *     0.52 f
  U7356/ZN (NR2XD0BWP)                                    0.03 *     0.55 r
  node0/mult_80/S2_2_1/CO (FA1D0BWP)                      0.08 *     0.63 r
  node0/mult_80/S2_3_1/CO (FA1D0BWP)                      0.07 *     0.70 r
  node0/mult_80/S2_4_1/CO (FA1D0BWP)                      0.08 *     0.78 r
  node0/mult_80/S2_5_1/CO (FA1D0BWP)                      0.07 *     0.85 r
  node0/mult_80/S2_6_1/CO (FA1D0BWP)                      0.07 *     0.91 r
  node0/mult_80/S2_7_1/CO (FA1D0BWP)                      0.07 *     0.98 r
  node0/mult_80/S2_8_1/CO (FA1D0BWP)                      0.07 *     1.05 r
  node0/mult_80/S2_9_1/CO (FA1D0BWP)                      0.07 *     1.12 r
  node0/mult_80/S2_10_1/CO (FA1D0BWP)                     0.07 *     1.18 r
  node0/mult_80/S2_11_1/CO (FA1D0BWP)                     0.07 *     1.25 r
  node0/mult_80/S2_12_1/CO (FA1D0BWP)                     0.07 *     1.32 r
  node0/mult_80/S2_13_1/CO (FA1D0BWP)                     0.07 *     1.38 r
  node0/mult_80/S4_1/S (FA1D0BWP)                         0.07 *     1.46 r
  U4286/Z (XOR2D1BWP)                                     0.04 *     1.50 f
  U6419/ZN (NR2XD0BWP)                                    0.02 *     1.52 r
  U6022/ZN (CKND1BWP)                                     0.01 *     1.53 f
  U6021/ZN (AOI21D1BWP)                                   0.02 *     1.55 r
  U6041/ZN (OAI21D1BWP)                                   0.02 *     1.57 f
  U746/ZN (CKND2D0BWP)                                    0.02 *     1.59 r
  U748/Z (AN3XD1BWP)                                      0.03 *     1.63 r
  U5581/Z (XOR3D1BWP)                                     0.06 *     1.69 f
  node0/mul3_out_reg[18]/D (EDFQD1BWP)                    0.00 *     1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node0/mul3_out_reg[18]/CP (EDFQD1BWP)                   0.00       1.73 r
  library setup time                                     -0.04       1.69
  data required time                                                 1.69
  --------------------------------------------------------------------------
  data required time                                                 1.69
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: x3_node2[0]
              (input port clocked by clk)
  Endpoint: node3/mul4_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node2[0] (in)                                        0.00       0.25 r
  U10223/ZN (CKND1BWP)                                    0.03 *     0.28 f
  U10234/ZN (NR2D1BWP)                                    0.02 *     0.30 r
  U77/S (FA1D0BWP)                                        0.05 *     0.34 f
  U101/S (FA1D0BWP)                                       0.07 *     0.41 r
  U5786/Z (AO22D1BWP)                                     0.07 *     0.48 r
  U8608/ZN (CKND2D0BWP)                                   0.04 *     0.51 f
  U607/Z (XOR2D0BWP)                                      0.06 *     0.57 r
  node3/mult_81/S2_2_1/CO (FA1D0BWP)                      0.04 *     0.61 r
  node3/mult_81/S2_3_1/CO (FA1D0BWP)                      0.07 *     0.68 r
  node3/mult_81/S2_4_1/CO (FA1D0BWP)                      0.07 *     0.75 r
  node3/mult_81/S2_5_1/CO (FA1D0BWP)                      0.07 *     0.82 r
  node3/mult_81/S2_6_1/CO (FA1D0BWP)                      0.07 *     0.89 r
  node3/mult_81/S2_7_1/CO (FA1D0BWP)                      0.07 *     0.95 r
  node3/mult_81/S2_8_1/CO (FA1D0BWP)                      0.07 *     1.02 r
  node3/mult_81/S2_9_1/CO (FA1D0BWP)                      0.07 *     1.09 r
  node3/mult_81/S2_10_1/CO (FA1D0BWP)                     0.07 *     1.16 r
  node3/mult_81/S2_11_1/CO (FA1D0BWP)                     0.07 *     1.23 r
  node3/mult_81/S2_12_1/CO (FA1D0BWP)                     0.07 *     1.30 r
  node3/mult_81/S2_13_1/CO (FA1D0BWP)                     0.07 *     1.37 r
  node3/mult_81/S4_1/S (FA1D0BWP)                         0.07 *     1.44 r
  U937/Z (XOR2D0BWP)                                      0.04 *     1.48 f
  U6494/Z (AN2D0BWP)                                      0.03 *     1.51 f
  U6146/ZN (AOI21D1BWP)                                   0.03 *     1.54 r
  U6152/ZN (OAI21D0BWP)                                   0.03 *     1.56 f
  U5556/ZN (AOI221D1BWP)                                  0.05 *     1.61 r
  U5554/Z (XOR3D1BWP)                                     0.07 *     1.69 f
  node3/mul4_out_reg[18]/D (EDFQD1BWP)                    0.00 *     1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node3/mul4_out_reg[18]/CP (EDFQD1BWP)                   0.00       1.73 r
  library setup time                                     -0.04       1.69
  data required time                                                 1.69
  --------------------------------------------------------------------------
  data required time                                                 1.69
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: x2_node2[0]
              (input port clocked by clk)
  Endpoint: node2/mul3_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x2_node2[0] (in)                                        0.00       0.25 r
  U10222/ZN (INVD1BWP)                                    0.01 *     0.26 f
  U10229/ZN (NR2D1BWP)                                    0.02 *     0.28 r
  U74/S (FA1D0BWP)                                        0.05 *     0.33 f
  U94/CO (FA1D0BWP)                                       0.06 *     0.39 f
  U78/S (FA1D0BWP)                                        0.05 *     0.44 r
  U778/Z (AN2XD1BWP)                                      0.02 *     0.46 r
  U779/ZN (NR2XD1BWP)                                     0.04 *     0.50 f
  U8029/ZN (NR2D0BWP)                                     0.04 *     0.53 r
  node2/mult_80/S2_2_1/CO (FA1D0BWP)                      0.08 *     0.61 r
  node2/mult_80/S2_3_1/CO (FA1D0BWP)                      0.07 *     0.68 r
  node2/mult_80/S2_4_1/CO (FA1D0BWP)                      0.07 *     0.75 r
  node2/mult_80/S2_5_1/CO (FA1D0BWP)                      0.07 *     0.81 r
  node2/mult_80/S2_6_1/CO (FA1D0BWP)                      0.07 *     0.88 r
  node2/mult_80/S2_7_1/CO (FA1D0BWP)                      0.07 *     0.94 r
  node2/mult_80/S2_8_1/CO (FA1D0BWP)                      0.07 *     1.01 r
  node2/mult_80/S2_9_1/CO (FA1D0BWP)                      0.07 *     1.08 r
  node2/mult_80/S2_10_1/CO (FA1D0BWP)                     0.07 *     1.15 r
  node2/mult_80/S2_11_1/CO (FA1D0BWP)                     0.07 *     1.22 r
  node2/mult_80/S2_12_1/CO (FA1D0BWP)                     0.07 *     1.29 r
  node2/mult_80/S2_13_1/CO (FA1D0BWP)                     0.07 *     1.36 r
  node2/mult_80/S4_1/S (FA1D0BWP)                         0.07 *     1.43 r
  U2077/Z (XOR2D0BWP)                                     0.04 *     1.47 f
  U6504/ZN (NR2XD0BWP)                                    0.02 *     1.49 r
  U6100/ZN (CKND0BWP)                                     0.01 *     1.51 f
  U6099/ZN (AOI21D1BWP)                                   0.02 *     1.53 r
  U6115/ZN (OAI21D1BWP)                                   0.02 *     1.54 f
  U5538/ZN (AOI221D1BWP)                                  0.04 *     1.59 r
  U5536/Z (XOR3D1BWP)                                     0.09 *     1.68 f
  node2/mul3_out_reg[18]/D (EDFQD1BWP)                    0.00 *     1.68 f
  data arrival time                                                  1.68

  clock clk (rise edge)                                   1.88       1.88
  clock network delay (ideal)                             0.00       1.88
  clock uncertainty                                      -0.15       1.73
  node2/mul3_out_reg[18]/CP (EDFQD1BWP)                   0.00       1.73 r
  library setup time                                     -0.05       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
