INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eict/Desktop/Deep/Q1_tb/Q1_tb.srcs/sources_1/new/Deep_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-311] analyzing module adder_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eict/Desktop/Deep/Q1_tb/Q1_tb.srcs/sim_1/new/FA_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_t
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eict/Desktop/Deep/Q1_tb/Q1_tb.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
