Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Fri Nov  7 15:26:11 2025

In normal mode(fast, normal, performance).

Placement started.
Placement done.
Total placement takes 36.66 sec.

Routing started.
Building routing graph takes 5.30 sec.
Processing design graph takes 2.05 sec.
Total nets for routing : 19623.
Global routing takes 2.12 sec.
Detailed routing takes 23.20 sec.
Hold Violation Fix in router takes 4.25 sec.
Finish routing takes 1.23 sec.
Cleanup routing takes 0.05 sec.
Routing done.
Total routing takes 41.55 sec.

IO Port Info:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT               | DIRECTION     | LOC     | BANK       | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | DDR_RES     | IN_MAG     | HYS     | DYN_TERM     | CONSTRAINT     | IO_REGISTER     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| KEY0               | input         | C23     | BANKL3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| KEY1               | input         | B22     | BANKL3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| KEY2               | input         | A22     | BANKL3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| KEY3               | input         | B20     | BANKL3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| b_in[3]            | input         | H18     | BANKL4     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| b_in[4]            | input         | L17     | BANKL4     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| b_in[5]            | input         | M16     | BANKL4     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| b_in[6]            | input         | M17     | BANKL4     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| b_in[7]            | input         | M14     | BANKL4     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| b_out[0]           | output        | P19     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| b_out[1]           | output        | P21     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| b_out[2]           | output        | P20     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| b_out[3]           | output        | M22     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| b_out[4]           | output        | M21     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| b_out[5]           | output        | N18     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| b_out[6]           | output        | R22     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| b_out[7]           | output        | T22     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| clk_n              | input         | N2      | BANKR5     | 1.5       | HSTL15D_I      | NA        | UNUSED         | NA       | NA                       | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | ON      | OFF          | YES            | NA              
| clk_p              | input         | N3      | BANKR5     | 1.5       | HSTL15D_I      | NA        | UNUSED         | NA       | NA                       | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | ON      | OFF          | YES            | NA              
| ddr_init_done      | output        | C18     | BANKL3     | 3.3       | LVCMOS33       | 8         | PULLUP         | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| de_in              | input         | H23     | BANKL4     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| de_out             | output        | N19     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| g_in[2]            | input         | J15     | BANKL4     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| g_in[3]            | input         | J16     | BANKL4     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| g_in[4]            | input         | K15     | BANKL4     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| g_in[5]            | input         | K17     | BANKL4     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| g_in[6]            | input         | K16     | BANKL4     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| g_in[7]            | input         | L15     | BANKL4     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| g_out[0]           | output        | T25     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| g_out[1]           | output        | P25     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| g_out[2]           | output        | R25     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| g_out[3]           | output        | P24     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| g_out[4]           | output        | P23     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| g_out[5]           | output        | N24     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| g_out[6]           | output        | N23     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| g_out[7]           | output        | N22     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| gpio_angle_th      | output        | T14     | BANKL6     | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| gpio_y_th          | output        | T15     | BANKL6     | 3.3       | LVCMOS33       | 4         | UNUSED         | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| hd_scl             | output        | K22     | BANKL4     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| hd_sda             | inout         | K23     | BANKL4     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| hdmi_int_led       | output        | E18     | BANKL3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| heart_beat_led     | output        | A20     | BANKL3     | 3.3       | LVCMOS33       | 8         | PULLUP         | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| hs_out             | output        | R20     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| init_over_rx       | output        | C19     | BANKL3     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| mem_a[0]           | output        | J1      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_a[10]          | output        | T3      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_a[11]          | output        | P1      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_a[12]          | output        | T4      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_a[13]          | output        | M2      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_a[14]          | output        | N1      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_a[1]           | output        | L3      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_a[2]           | output        | L2      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_a[3]           | output        | P3      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_a[4]           | output        | T2      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_a[5]           | output        | M1      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_a[6]           | output        | U1      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_a[7]           | output        | K1      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_a[8]           | output        | U2      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_a[9]           | output        | K2      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_ba[0]          | output        | P4      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_ba[1]          | output        | R2      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_ba[2]          | output        | T5      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_cas_n          | output        | T7      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_ck             | output        | U6      | BANKR5     | 1.5       | HSTL15D_I      | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | 50          | NA         | NA      | OFF          | YES            | TREGIS          
| mem_ck_n           | output        | U5      | BANKR5     | 1.5       | HSTL15D_I      | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | 50          | NA         | NA      | OFF          | YES            | TREGIS          
| mem_cke            | output        | R1      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_cs_n           | output        | N4      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_dm[0]          | output        | K6      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_dm[1]          | output        | F7      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_dm[2]          | output        | D5      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_dm[3]          | output        | E2      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_dq[0]          | inout         | G5      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[10]         | inout         | H8      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[11]         | inout         | D6      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[12]         | inout         | G8      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[13]         | inout         | E6      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[14]         | inout         | H9      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[15]         | inout         | G6      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[16]         | inout         | C4      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[17]         | inout         | D4      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[18]         | inout         | A4      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[19]         | inout         | E3      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[1]          | inout         | J6      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[20]         | inout         | C3      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[21]         | inout         | F3      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[22]         | inout         | B4      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[23]         | inout         | D3      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[24]         | inout         | F2      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[25]         | inout         | D1      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[26]         | inout         | G1      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[27]         | inout         | A2      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[28]         | inout         | E1      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[29]         | inout         | A3      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[2]          | inout         | F5      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[30]         | inout         | G2      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[31]         | inout         | C2      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[3]          | inout         | L8      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[4]          | inout         | G4      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[5]          | inout         | K7      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[6]          | inout         | F4      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[7]          | inout         | J5      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[8]          | inout         | H6      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dq[9]          | inout         | F8      | BANKR4     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | OFF     | OFF          | YES            | TREGIS          
| mem_dqs[0]         | inout         | J4      | BANKR4     | 1.5       | HSTL15D_I      | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | ON      | OFF          | YES            | TREGIS          
| mem_dqs[1]         | inout         | H7      | BANKR4     | 1.5       | HSTL15D_I      | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | ON      | OFF          | YES            | TREGIS          
| mem_dqs[2]         | inout         | B5      | BANKR4     | 1.5       | HSTL15D_I      | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | ON      | OFF          | YES            | TREGIS          
| mem_dqs[3]         | inout         | C1      | BANKR4     | 1.5       | HSTL15D_I      | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | ON      | OFF          | YES            | TREGIS          
| mem_dqs_n[0]       | inout         | H4      | BANKR4     | 1.5       | HSTL15D_I      | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | ON      | OFF          | YES            | TREGIS          
| mem_dqs_n[1]       | inout         | G7      | BANKR4     | 1.5       | HSTL15D_I      | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | ON      | OFF          | YES            | TREGIS          
| mem_dqs_n[2]       | inout         | A5      | BANKR4     | 1.5       | HSTL15D_I      | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | ON      | OFF          | YES            | TREGIS          
| mem_dqs_n[3]       | inout         | B1      | BANKR4     | 1.5       | HSTL15D_I      | 8         | NONE           | SLOW     | Y                        | INT           | OFF              | NA                | OFF               | NA                    | NA             | 50          | NA         | ON      | OFF          | YES            | TREGIS          
| mem_odt            | output        | H2      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_ras_n          | output        | P6      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| mem_rst_n          | output        | H1      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | NA              
| mem_we_n           | output        | T8      | BANKR5     | 1.5       | HSTL15_I       | 8         | NONE           | SLOW     | Y                        | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | NA      | NA           | YES            | TREGIS          
| pix_clk            | output        | T24     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| pixclk_in          | input         | K21     | BANKL4     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| r_in[3]            | input         | J20     | BANKL4     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| r_in[4]            | input         | K20     | BANKL4     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| r_in[5]            | input         | G21     | BANKL4     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| r_in[6]            | input         | G20     | BANKL4     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| r_in[7]            | input         | H22     | BANKL4     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| r_out[0]           | output        | N21     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| r_out[1]           | output        | L23     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| r_out[2]           | output        | L22     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| r_out[3]           | output        | L25     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| r_out[4]           | output        | L24     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| r_out[5]           | output        | K26     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| r_out[6]           | output        | K25     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| r_out[7]           | output        | P16     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| rst_in             | input         | C22     | BANKL3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| rstn_out           | output        | G25     | BANKL4     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| sys_clk            | input         | D18     | BANKL3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| vs_in              | input         | H24     | BANKL4     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| vs_out             | output        | R21     | BANKL5     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 240           | 0                  
| Use of BKCL                 | 6        | 6             | 100                
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 2210     | 11675         | 19                 
|   FF                        | 7170     | 93400         | 8                  
|   LUT                       | 7011     | 46700         | 16                 
|   LUT-FF pairs              | 3497     | 46700         | 8                  
| Use of CLMS                 | 822      | 4975          | 17                 
|   FF                        | 2362     | 39800         | 6                  
|   LUT                       | 2539     | 19900         | 13                 
|   LUT-FF pairs              | 1136     | 19900         | 6                  
|   Distributed RAM           | 39       | 19900         | 1                  
| Use of DDRPHY_CPD           | 1        | 12            | 9                  
| Use of DDRPHY_IOCLK_DIV     | 2        | 6             | 34                 
| Use of DDR_PHY              | 7        | 24            | 30                 
| Use of DRM                  | 22.5     | 155           | 15                 
| Use of GPLL                 | 4        | 6             | 67                 
| Use of GSEB                 | 0        | 218           | 0                  
| Use of HARD0                | 1272     | 10550         | 13                 
| Use of HCKB                 | 23       | 96            | 24                 
|  HCKB dataused              | 0        | 96            | 0                  
| Use of HCKMUX_TEST          | 0        | 8             | 0                  
| Use of HSSTLP               | 0        | 2             | 0                  
| Use of IO                   | 135      | 300           | 45                 
|   IOBD                      | 66       | 144           | 46                 
|   IOBS                      | 69       | 156           | 45                 
| Use of IOCKB                | 0        | 24            | 0                  
| Use of IOCKMUX_TEST         | 0        | 6             | 0                  
| Use of IOLHR                | 134      | 300           | 45                 
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 1        | 12            | 9                  
| Use of MRCKMUX_TEST         | 0        | 6             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 6             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 12            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 6             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 6             | 0                  
| Use of PPLL                 | 2        | 6             | 34                 
| Use of PREGMUXC_TEST        | 0        | 4             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 6             | 0                  
| Use of RCKB                 | 3        | 24            | 13                 
|  RCKB dataused              | 0        | 24            | 0                  
| Use of RCKMUX_TEST          | 0        | 6             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 12            | 0                  
| Use of SFB                  | 0        | 2225          | 0                  
| Use of SPAD                 | 0        | 8             | 0                  
| Use of TSERDES              | 14       | 48            | 30                 
| Use of USCM                 | 7        | 32            | 22                 
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Global Clock Info:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClk Inst                                                | Site Of GClk Inst     | GClk Fanout Net                        | Clock Loads     | Non_Clock Loads     | Driver Inst                                                  | Driver Pin     | Site Of Driver Inst     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_0/gopclkbufg                                     | USCM_215_624          | ntclkbufg_0                            | 2475            | 0                   | pixclk_in_ibuf/opit_1                                        | DI_TO_CLK      | IOLHR_16_774            
| clkbufg_1/gopclkbufg                                     | USCM_215_579          | ntclkbufg_1                            | 434             | 0                   | pll_gen_clk/u_gpll/gpll_inst                                 | CLKOUT0        | GPLL_7_463              
| clkbufg_2/gopclkbufg                                     | USCM_215_627          | ntclkbufg_2                            | 171             | 0                   | cfg_pll_inst/u_gpll/gpll_inst                                | CLKOUT0        | GPLL_7_1075             
| clkbufg_3/gopclkbufg                                     | USCM_215_630          | ntclkbufg_3                            | 125             | 0                   | sys_clk_ibuf/opit_1                                          | DI_TO_CLK      | IOLHR_16_1080           
| u_ddr3_test_h/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg     | USCM_215_582          | u_ddr3_test_h/u_ddrphy_top/rst_clk     | 117             | 0                   | u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst     | CLKOUT0        | GPLL_7_157              
| u_ddr3_test_h/u_ddrphy_top/u_sysclk_bufg/gopclkbufg      | USCM_215_576          | core_clk                               | 4019            | 1                   | u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst      | CLKOUT0        | GPLL_367_463            
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Regional Clock Info:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| RClk Inst                                                                       | Site Of RClk Inst     | RClk Fanout Net                                                | Clock Loads     | Non_Clock Loads     | Driver Inst                                           | Driver Pin     | Site Of Driver Inst     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk     | RCKB_363_456          | u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]     | 1               | 0                   | u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst     | CLKOUT_P       | MRCKB_361_456           
| u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/goprclk     | RCKB_363_762          | u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [1]     | 1               | 0                   | u_ddr3_test_h/u_ddrphy_top/u_clkbufm/clkbufm_inst     | CLKOUT_P       | MRCKB_361_456           
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

PLL Clock Info:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Pll Inst                                                                                   | Site Of Pll Inst     | Pin           | Net Of Pin                                                     | Clock Loads     | Non_Clock Loads     | Driver(Load) Inst                                                               | Driver(Load) Pin     | Site Of Driver(Load) Inst     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| cfg_pll_inst/u_gpll/gpll_inst                                                              | GPLL_7_1075          | CLKIN1        | nt_sys_clk                                                     |  -              |  -                  | sys_clk_ibuf/opit_1                                                             | DI_TO_CLK            | IOLHR_16_1080                 
| cfg_pll_inst/u_gpll/gpll_inst                                                              | GPLL_7_1075          | CLKIN2        | ntR1588                                                        |  -              |  -                  | GND_524                                                                         | Z                    | HARD0_13_1099                 
| pll_gen_clk/u_gpll/gpll_inst                                                               | GPLL_7_463           | CLKIN1        | nt_sys_clk                                                     |  -              |  -                  | sys_clk_ibuf/opit_1                                                             | DI_TO_CLK            | IOLHR_16_1080                 
| pll_gen_clk/u_gpll/gpll_inst                                                               | GPLL_7_463           | CLKIN2        | ntR1689                                                        |  -              |  -                  | GND_523                                                                         | Z                    | HARD0_13_487                  
| u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst                                    | GPLL_367_463         | CLKIN1        | clk_125Mhz                                                     |  -              |  -                  | u_gtp/opit_2                                                                    | DI_TO_CLK            | IOLHR_364_468                 
| u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst                                    | GPLL_367_463         | CLKIN2        | ntR1759                                                        |  -              |  -                  | GND_543                                                                         | Z                    | HARD0_361_487                 
| u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst     | PPLL_367_307         | CLKIN1        | u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]     |  -              |  -                  | u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk     | CLKOUT               | RCKB_363_456                  
| u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst     | PPLL_367_307         | CLKIN2        | ntR1792                                                        |  -              |  -                  | GND_550                                                                         | Z                    | HARD0_361_343                 
| u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/ppll_inst     | PPLL_367_613         | CLKIN1        | u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [1]     |  -              |  -                  | u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/goprclk     | CLKOUT               | RCKB_363_762                  
| u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/ppll_inst     | PPLL_367_613         | CLKIN2        | ntR1800                                                        |  -              |  -                  | GND_536                                                                         | Z                    | HARD0_361_649                 
| u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst                                   | GPLL_7_157           | CLKIN1        | ntR3469                                                        |  -              |  -                  | HCKBROUTE_0                                                                     | CLKOUT               | HCKB_213_160                  
| u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst                                   | GPLL_7_157           | CLKIN2        | ntR1879                                                        |  -              |  -                  | GND_522                                                                         | Z                    | HARD0_13_181                  
| cfg_pll_inst/u_gpll/gpll_inst                                                              | GPLL_7_1075          | CLKOUT0       | cfg_clk                                                        | 171             | 0                   |  ...                                                                            |  ...                 |  ...                          
| pll_gen_clk/u_gpll/gpll_inst                                                               | GPLL_7_463           | CLKOUT0       | nt_pix_clk                                                     | 434             | 1                   |  ...                                                                            |  ...                 |  ...                          
| u_ddr3_test_h/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst                                    | GPLL_367_463         | CLKOUT0       | u_ddr3_test_h/u_ddrphy_top/gpll_clkout0                        | 4019            | 1                   |  ...                                                                            |  ...                 |  ...                          
| u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst     | PPLL_367_307         | CLKOUTPHY     | u_ddr3_test_h/u_ddrphy_top/phy_ioclk_fb                        | 31              | 4                   |  ...                                                                            |  ...                 |  ...                          
| u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/ppll_inst     | PPLL_367_613         | CLKOUTPHY     | u_ddr3_test_h/u_ddrphy_top/ddrphy_slice_top/phy_clk_p [1]      | 48              | 4                   |  ...                                                                            |  ...                 |  ...                          
| u_ddr3_test_h/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst                                   | GPLL_7_157           | CLKOUT0       | u_ddr3_test_h/u_ddrphy_top/rst_gpll_clkout0                    | 117             | 0                   |  ...                                                                            |  ...                 |  ...                          
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                               | LUT      | FF       | Distributed RAM     | APM     | DRM      | ADC     | ANALOG     | CCS     | DDRPHY_CPD     | DDRPHY_IOCLK_DIV     | DDR_PHY     | GPLL     | HCKB     | HSSTLP     | IO      | IOCKB     | KEYRAM     | MRCKB     | PCIE     | PPLL     | RCKB     | SCANCHAIN     | TSERDES     | USCM     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| HDMI_IN_DDR3_bin_ero_dil_top                                   | 9550     | 9532     | 39                  | 0       | 22.5     | 0       | 0          | 1       | 1              | 2                    | 7           | 4        | 23       | 0          | 135     | 0         | 0          | 1         | 0        | 2        | 3        | 0             | 14          | 7        
| + RGB2YCbCr_inst                                               | 93       | 67       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + cfg_pll_inst                                                 | 0        | 0        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 1        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + fram_buf                                                     | 254      | 637      | 0                   | 0       | 8        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + rd_buf                                                     | 57       | 95       | 0                   | 0       | 4        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + rd_fram_buf                                              | 0        | 0        | 0                   | 0       | 4        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_sdpram_rd_fram_buf                             | 0        | 0        | 0                   | 0       | 4        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + wr_buf                                                     | 74       | 371      | 0                   | 0       | 4        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + wr_fram_buf                                              | 0        | 0        | 0                   | 0       | 4        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_sdpram_wr_fram_buf                             | 0        | 0        | 0                   | 0       | 4        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + wr_rd_ctrl_top                                             | 123      | 171      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + rd_ctrl                                                  | 5        | 36       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + wr_cmd_trans                                             | 117      | 107      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + wr_ctrl                                                  | 1        | 28       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + ms72xx_ctl                                                   | 204      | 181      | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + U1_ms7200_ctl                                              | 65       | 53       | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + U2_ms7210_ctl                                              | 73       | 64       | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + iic_dri                                                    | 63       | 61       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + pll_gen_clk                                                  | 0        | 0        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 1        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + sync_vg                                                      | 52       | 46       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_binarization                                               | 2        | 1        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_binarization_erosion                                       | 3        | 4        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_char_proc                                                  | 932      | 290      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_ddr3_test_h                                                | 4702     | 4937     | 39                  | 0       | 0        | 0       | 0          | 0       | 1              | 2                    | 7           | 2        | 0        | 0          | 70      | 0         | 0          | 1         | 0        | 2        | 2        | 0             | 14          | 2        
|   + u_ddrc_rstn_sync                                           | 0        | 2        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + u_ddrphy_top                                               | 3408     | 3145     | 0                   | 0       | 0        | 0       | 0          | 0       | 1              | 2                    | 7           | 2        | 0        | 0          | 70      | 0         | 0          | 1         | 0        | 2        | 2        | 0             | 14          | 2        
|     + ddrphy_calib_top                                         | 383      | 366      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + ddrphy_calib_mux                                       | 34       | 23       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + ddrphy_eyecal                                          | 37       | 33       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + ddrphy_init                                            | 114      | 100      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + ddrphy_main_ctrl                                       | 12       | 12       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + ddrphy_rdcal                                           | 76       | 65       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + ddrphy_wrcal                                           | 76       | 94       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + ddrphy_wrlvl                                           | 33       | 38       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + ddrphy_cpd_ctrl                                          | 41       | 52       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + ddrphy_dfi                                               | 302      | 79       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + ddrphy_dll_update_ctrl                                   | 25       | 33       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + ddrphy_gpll                                              | 0        | 0        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 1        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + ddrphy_info                                              | 53       | 60       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + ddrphy_reset_ctrl                                        | 66       | 79       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + ddrphy_pll_lock_debounce                               | 34       | 23       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + u_ddrphy_rstn_sync                                     | 0        | 2        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + u_dll_rst_sync                                         | 0        | 2        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + ddrphy_slice_top                                         | 2509     | 2421     | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 2                    | 7           | 0        | 0        | 0          | 70      | 0         | 0          | 0         | 0        | 2        | 2        | 0             | 14          | 0        
|       + ddrphy_control_path_adj                                | 50       | 20       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + ddrphy_slice_rddata_align                              | 4        | 4        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + i_dqs_bank[0].ddrphy_ppll                              | 0        | 0        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 1        | 0        | 0             | 0           | 0        
|       + i_dqs_bank[1].ddrphy_ppll                              | 0        | 0        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 1        | 0        | 0             | 0           | 0        
|       + i_dqs_group[0].ddrphy_data_slice                       | 663      | 619      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 1           | 0        | 0        | 0          | 11      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 2           | 0        
|         + ddrphy_data_slice_dqs_gate_cal                       | 121      | 63       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + ddrphy_dqs_gate_coarse_cal                         | 80       | 34       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + ddrphy_gatecal                                     | 41       | 29       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_data_slice_wrcal                              | 69       | 82       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_data_slice_wrlvl                              | 51       | 52       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_dqs_rddata_align                              | 104      | 175      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_dqsi_rdel_cal                                 | 174      | 124      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_wdata_path_adj                                | 144      | 123      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + i_dqs_group[1].ddrphy_data_slice                       | 603      | 593      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 1           | 0        | 0        | 0          | 11      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 2           | 0        
|         + ddrphy_data_slice_dqs_gate_cal                       | 70       | 55       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + ddrphy_dqs_gate_coarse_cal                         | 28       | 25       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + ddrphy_gatecal                                     | 42       | 30       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_data_slice_wrcal                              | 70       | 81       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_data_slice_wrlvl                              | 51       | 52       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_dqs_rddata_align                              | 94       | 172      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_dqsi_rdel_cal                                 | 179      | 121      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_wdata_path_adj                                | 138      | 112      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + i_dqs_group[2].ddrphy_data_slice                       | 587      | 592      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 1           | 0        | 0        | 0          | 11      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 2           | 0        
|         + ddrphy_data_slice_dqs_gate_cal                       | 70       | 55       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + ddrphy_dqs_gate_coarse_cal                         | 28       | 25       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + ddrphy_gatecal                                     | 42       | 30       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_data_slice_wrcal                              | 66       | 78       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_data_slice_wrlvl                              | 48       | 53       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_dqs_rddata_align                              | 96       | 173      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_dqsi_rdel_cal                                 | 168      | 121      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_wdata_path_adj                                | 139      | 112      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + i_dqs_group[3].ddrphy_data_slice                       | 594      | 592      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 1           | 0        | 0        | 0          | 11      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 2           | 0        
|         + ddrphy_data_slice_dqs_gate_cal                       | 69       | 55       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + ddrphy_dqs_gate_coarse_cal                         | 28       | 26       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + ddrphy_gatecal                                     | 41       | 29       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_data_slice_wrcal                              | 69       | 81       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_data_slice_wrlvl                              | 45       | 51       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_dqs_rddata_align                              | 101      | 172      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_dqsi_rdel_cal                                 | 170      | 121      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + ddrphy_wdata_path_adj                                | 139      | 112      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + ddrphy_training_ctrl                                     | 2        | 7        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + rst_clk_gpll                                             | 0        | 0        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 1        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_ddrphy_cpd_rstn_sync                                   | 0        | 2        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_ddrphy_rst_seq_rstn_sync                               | 0        | 2        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_dll_freeze_sync                                        | 0        | 2        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_dll_update_n_sync                                      | 0        | 2        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_ips2l_ddrphy_cpd_lock                                  | 3        | 8        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + u_ips2l_ddrphy_rst_clk_phase_adj                         | 24       | 32       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + u_ips_ddrc_top                                             | 1294     | 1790     | 39                  | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + mcdq_calib_delay                                         | 0        | 44       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + mcdq_cfg_apb                                             | 0        | 1        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + mcdq_dcd_top                                             | 139      | 143      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + mcdq_dcd_bm                                            | 102      | 74       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + mcdq_dcd_rowaddr                                     | 15       | 8        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + mcdq_dcd_sm                                            | 37       | 69       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + mcdq_dcp_top                                             | 568      | 594      | 38                  | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + mcdq_dcp_back_ctrl                                     | 383      | 402      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + PRE_PASS_LOOP[0].timing_pre_pass                     | 16       | 14       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + PRE_PASS_LOOP[1].timing_pre_pass                     | 16       | 14       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + PRE_PASS_LOOP[2].timing_pre_pass                     | 16       | 14       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + PRE_PASS_LOOP[3].timing_pre_pass                     | 16       | 14       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + PRE_PASS_LOOP[4].timing_pre_pass                     | 16       | 14       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + PRE_PASS_LOOP[5].timing_pre_pass                     | 16       | 14       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + PRE_PASS_LOOP[6].timing_pre_pass                     | 16       | 14       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + PRE_PASS_LOOP[7].timing_pre_pass                     | 16       | 14       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRC_LOOP[0].trc_timing                               | 4        | 5        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRC_LOOP[1].trc_timing                               | 4        | 5        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRC_LOOP[2].trc_timing                               | 4        | 5        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRC_LOOP[3].trc_timing                               | 4        | 5        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRC_LOOP[4].trc_timing                               | 4        | 5        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRC_LOOP[5].trc_timing                               | 4        | 5        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRC_LOOP[6].trc_timing                               | 4        | 5        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRC_LOOP[7].trc_timing                               | 4        | 5        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRDA2ACT_LOOP[0].trda2act_timing                     | 5        | 5        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRDA2ACT_LOOP[1].trda2act_timing                     | 5        | 5        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRDA2ACT_LOOP[2].trda2act_timing                     | 5        | 5        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRDA2ACT_LOOP[3].trda2act_timing                     | 5        | 5        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRDA2ACT_LOOP[4].trda2act_timing                     | 5        | 5        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRDA2ACT_LOOP[5].trda2act_timing                     | 5        | 5        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRDA2ACT_LOOP[6].trda2act_timing                     | 5        | 5        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TRDA2ACT_LOOP[7].trda2act_timing                     | 5        | 5        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TWRA2ACT_LOOP[0].twra2act_timing                     | 6        | 5        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TWRA2ACT_LOOP[1].twra2act_timing                     | 6        | 5        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TWRA2ACT_LOOP[2].twra2act_timing                     | 6        | 5        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TWRA2ACT_LOOP[3].twra2act_timing                     | 6        | 5        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TWRA2ACT_LOOP[4].twra2act_timing                     | 6        | 5        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TWRA2ACT_LOOP[5].twra2act_timing                     | 6        | 5        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TWRA2ACT_LOOP[6].twra2act_timing                     | 6        | 5        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + TWRA2ACT_LOOP[7].twra2act_timing                     | 6        | 5        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + mcdq_timing_rd_pass                                  | 5        | 6        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + tfaw_timing                                          | 19       | 18       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + TFAW_LOOP[0].mcdq_tfaw                             | 5        | 5        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + TFAW_LOOP[1].mcdq_tfaw                             | 5        | 5        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + TFAW_LOOP[2].mcdq_tfaw                             | 5        | 5        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + timing_act_pass                                      | 21       | 9        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + timing_prea_pass                                     | 12       | 13       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + timing_ref_pass                                      | 17       | 9        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + timing_wr_pass                                       | 5        | 5        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + mcdq_dcp_buf                                           | 158      | 144      | 38                  | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + A_ips2l_distributed_fifo                             | 32       | 15       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + u_ips2l_distributed_fifo_distributed_fifo_v1_0     | 32       | 15       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + u_ips2l_distributed_fifo_ctr                     | 31       | 15       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + B_ips2l_distributed_fifo                             | 32       | 15       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + u_ips2l_distributed_fifo_distributed_fifo_v1_0     | 32       | 15       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + u_ips2l_distributed_fifo_ctr                     | 31       | 15       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + mcdq_dcp_out                                           | 27       | 48       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + mcdq_dfi                                                 | 47       | 85       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + mcdq_ui_axi                                              | 136      | 314      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + mcdq_reg_fifo2                                         | 36       | 59       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + u_user_cmd_fifo                                        | 35       | 98       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + mcdq_wdatapath                                           | 404      | 609      | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + ips_distributed_fifo                                   | 15       | 14       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + u_ips2l_distributed_fifo_distributed_fifo_v1_0       | 15       | 14       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + u_ips2l_distributed_fifo_ctr                       | 15       | 14       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + mc3q_wdp_dcp                                           | 2        | 7        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + mcdq_wdp_align                                         | 386      | 586      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_defect_coord                                               | 856      | 244      | 0                   | 0       | 2        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + angle_rom_inst                                             | 0        | 0        | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + U_ipm2l_rom_angle_rom                                    | 0        | 0        | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_spram                                          | 0        | 0        | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + z_angle_rom_inst                                           | 0        | 0        | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + U_ipm2l_rom_z_angle_rom                                  | 0        | 0        | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_spram                                          | 0        | 0        | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_dilate                                                     | 3        | 7        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_erosion_1                                                  | 3        | 7        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_erosion_2                                                  | 3        | 7        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_erosion_3                                                  | 3        | 7        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_erosion_4                                                  | 3        | 7        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_erosion_5                                                  | 3        | 7        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_erosion_6                                                  | 3        | 6        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_fifo_cache_bin                                             | 68       | 55       | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + U_ipm2l_fifo_u_fifo_bin_erosion                            | 68       | 55       | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + U_ipm2l_fifo_ctrl                                        | 68       | 55       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + U_ipm2l_sdpram                                           | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_key0                                                       | 34       | 24       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_key1                                                       | 34       | 24       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_key2                                                       | 34       | 24       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_key3                                                       | 34       | 24       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_matrix_3x3_erosion_1                                       | 174      | 243      | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + fifo_line_buf_1bit1                                        | 72       | 106      | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + U_ipm2l_fifo_fifo_line_buf_1bit                          | 72       | 106      | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_fifo_ctrl                                      | 72       | 106      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_sdpram                                         | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + fifo_line_buf_1bit2                                        | 73       | 106      | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + U_ipm2l_fifo_fifo_line_buf_1bit                          | 73       | 106      | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_fifo_ctrl                                      | 73       | 106      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_sdpram                                         | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_matrix_3x3_erosion_2                                       | 172      | 244      | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + fifo_line_buf_1bit1                                        | 71       | 106      | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + U_ipm2l_fifo_fifo_line_buf_1bit                          | 71       | 106      | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_fifo_ctrl                                      | 71       | 106      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_sdpram                                         | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + fifo_line_buf_1bit2                                        | 73       | 106      | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + U_ipm2l_fifo_fifo_line_buf_1bit                          | 73       | 106      | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_fifo_ctrl                                      | 73       | 106      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_sdpram                                         | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_matrix_3x3_erosion_3                                       | 173      | 246      | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + fifo_line_buf_1bit1                                        | 72       | 106      | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + U_ipm2l_fifo_fifo_line_buf_1bit                          | 72       | 106      | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_fifo_ctrl                                      | 72       | 106      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_sdpram                                         | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + fifo_line_buf_1bit2                                        | 72       | 106      | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + U_ipm2l_fifo_fifo_line_buf_1bit                          | 72       | 106      | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_fifo_ctrl                                      | 72       | 106      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_sdpram                                         | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_matrix_3x3_erosion_4                                       | 172      | 244      | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + fifo_line_buf_1bit1                                        | 71       | 106      | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + U_ipm2l_fifo_fifo_line_buf_1bit                          | 71       | 106      | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_fifo_ctrl                                      | 71       | 106      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_sdpram                                         | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + fifo_line_buf_1bit2                                        | 73       | 106      | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + U_ipm2l_fifo_fifo_line_buf_1bit                          | 73       | 106      | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_fifo_ctrl                                      | 73       | 106      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_sdpram                                         | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_matrix_3x3_erosion_5                                       | 174      | 246      | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + fifo_line_buf_1bit1                                        | 72       | 106      | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + U_ipm2l_fifo_fifo_line_buf_1bit                          | 72       | 106      | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_fifo_ctrl                                      | 72       | 106      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_sdpram                                         | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + fifo_line_buf_1bit2                                        | 73       | 106      | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + U_ipm2l_fifo_fifo_line_buf_1bit                          | 73       | 106      | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_fifo_ctrl                                      | 73       | 106      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_sdpram                                         | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_matrix_3x3_erosion_6                                       | 175      | 246      | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + fifo_line_buf_1bit1                                        | 73       | 106      | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + U_ipm2l_fifo_fifo_line_buf_1bit                          | 73       | 106      | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_fifo_ctrl                                      | 73       | 106      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_sdpram                                         | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + fifo_line_buf_1bit2                                        | 73       | 106      | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + U_ipm2l_fifo_fifo_line_buf_1bit                          | 73       | 106      | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_fifo_ctrl                                      | 73       | 106      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_sdpram                                         | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_matrix_3x3_result                                          | 177      | 245      | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + fifo_line_buf_1bit1                                        | 73       | 106      | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + U_ipm2l_fifo_fifo_line_buf_1bit                          | 73       | 106      | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_fifo_ctrl                                      | 73       | 106      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_sdpram                                         | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + fifo_line_buf_1bit2                                        | 73       | 106      | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + U_ipm2l_fifo_fifo_line_buf_1bit                          | 73       | 106      | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_fifo_ctrl                                      | 73       | 106      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_sdpram                                         | 0        | 0        | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_median_filter_3x3                                          | 263      | 108      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + u_sort3_1                                                  | 50       | 24       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + u_sort3_2                                                  | 50       | 24       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + u_sort3_3                                                  | 50       | 24       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + u_sort3_4                                                  | 24       | 8        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + u_sort3_5                                                  | 33       | 8        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + u_sort3_6                                                  | 24       | 8        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + u_sort3_7                                                  | 32       | 8        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_median_matrix_3x3                                          | 213      | 314      | 0                   | 0       | 2        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + fifo_line_buf1                                             | 71       | 106      | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + U_ipm2l_fifo_fifo_line_buf                               | 71       | 106      | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_fifo_ctrl                                      | 71       | 106      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_sdpram                                         | 0        | 0        | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + fifo_line_buf2                                             | 73       | 106      | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + U_ipm2l_fifo_fifo_line_buf                               | 73       | 106      | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_fifo_ctrl                                      | 73       | 106      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_sdpram                                         | 0        | 0        | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_sobel                                                      | 133      | 71       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_sobel_matrix_3x3                                           | 204      | 312      | 0                   | 0       | 2        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + fifo_line_buf1                                             | 72       | 106      | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + U_ipm2l_fifo_fifo_line_buf                               | 72       | 106      | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_fifo_ctrl                                      | 72       | 106      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_sdpram                                         | 0        | 0        | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + fifo_line_buf2                                             | 72       | 106      | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + U_ipm2l_fifo_fifo_line_buf                               | 72       | 106      | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_fifo_ctrl                                      | 72       | 106      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_sdpram                                         | 0        | 0        | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_y_angle_th_check                                           | 16       | 39       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0       | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+---------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                           
+---------------------------------------------------------------------------------------------------+
| Input      | G:/pango_prj/a_afinal_test/device_map/HDMI_IN_DDR3_bin_ero_dil_top_map.adf          
|            | G:/pango_prj/a_afinal_test/device_map/hdmi_ddr_ov5640_top.pcf                       
| Output     | G:/pango_prj/a_afinal_test/place_route/HDMI_IN_DDR3_bin_ero_dil_top_pnr.adf         
|            | G:/pango_prj/a_afinal_test/place_route/clock_utilization.txt                        
|            | G:/pango_prj/a_afinal_test/place_route/HDMI_IN_DDR3_bin_ero_dil_top_plc.adf         
|            | G:/pango_prj/a_afinal_test/place_route/HDMI_IN_DDR3_bin_ero_dil_top.prr             
|            | G:/pango_prj/a_afinal_test/place_route/HDMI_IN_DDR3_bin_ero_dil_top_prr.prt         
|            | G:/pango_prj/a_afinal_test/place_route/HDMI_IN_DDR3_bin_ero_dil_top_pnr.netlist     
|            | G:/pango_prj/a_afinal_test/place_route/prr.db                                       
+---------------------------------------------------------------------------------------------------+


Flow Command: pnr 
Peak memory: 2,049 MB
Total CPU time to pnr completion : 0h:2m:11s
Process Total CPU time to pnr completion : 0h:2m:37s
Total real time to pnr completion : 0h:2m:31s
