##############################################
# Configuration file for running experiments
##############################################

# Path to directory of circuits to use
circuits_dir=benchmarks/verilog

# Path to directory of architectures to use
archs_dir=arch/timing

# Add architectures to list to sweep
arch_list_add=k6_frac_N10_frac_chain_mem32K_40nm.xml

# Add circuits to list to sweep
circuit_list_add=spree.v

# Constrain the circuits to their devices
circuit_constraint_list_add=(spree.v,            device=vtr_extra_small)

# Constrain the circuits to their channel widths
#       1.3 * minW
circuit_constraint_list_add=(spree.v,            route_chan_width=78)

# Reaf flat placement constraints
circuit_constraint_list_add=(spree.v,    read_flat_place=../../../../../basic_flat_recon/constraints/spree.fplace)

# Parse info and how to parse
parse_file=vpr_ap_reconstruction.txt

# How to parse QoR info
qor_parse_file=qor_ap_flatrecon_fl_fixed_chan_width.txt

# Pass requirements
pass_requirements_file=pass_requirements_ap_reconstruction.txt

# Pass the script params while writing the vpr constraints.
#       With AP
script_params=-track_memory_usage --timing_analysis off --analytical_place --ap_detailed_placer none  --ap_full_legalizer flat-recon
