Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\College\CST455\ProjectV2\FreeRTOS.qsys --block-symbol-file --output-directory=D:\College\CST455\ProjectV2\FreeRTOS --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading ProjectV2/FreeRTOS.qsys
Progress: Reading input file
Progress: Adding FreeRTOSNios [altera_nios2_gen2 20.1]
Progress: Parameterizing module FreeRTOSNios
Progress: Adding Hex_0 [Hex 1.0]
Progress: Parameterizing module Hex_0
Progress: Adding Piezo_0 [Piezo 1.0]
Progress: Parameterizing module Piezo_0
Progress: Adding SW_0 [SW 1.0]
Progress: Parameterizing module SW_0
Progress: Adding Servo_0 [Servo 1.0]
Progress: Parameterizing module Servo_0
Progress: Adding Servo_1 [Servo 1.0]
Progress: Parameterizing module Servo_1
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding clock [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module clock
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 20.1]
Progress: Parameterizing module sdram
Progress: Adding sys_clk [altera_avalon_timer 20.1]
Progress: Parameterizing module sys_clk
Progress: Adding timer_0 [altera_avalon_timer 20.1]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 20.1]
Progress: Parameterizing module timer_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: FreeRTOS.clock: Refclk Freq: 50.0
Info: FreeRTOS.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: FreeRTOS.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\College\CST455\ProjectV2\FreeRTOS.qsys --synthesis=VERILOG --output-directory=D:\College\CST455\ProjectV2\FreeRTOS\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading ProjectV2/FreeRTOS.qsys
Progress: Reading input file
Progress: Adding FreeRTOSNios [altera_nios2_gen2 20.1]
Progress: Parameterizing module FreeRTOSNios
Progress: Adding Hex_0 [Hex 1.0]
Progress: Parameterizing module Hex_0
Progress: Adding Piezo_0 [Piezo 1.0]
Progress: Parameterizing module Piezo_0
Progress: Adding SW_0 [SW 1.0]
Progress: Parameterizing module SW_0
Progress: Adding Servo_0 [Servo 1.0]
Progress: Parameterizing module Servo_0
Progress: Adding Servo_1 [Servo 1.0]
Progress: Parameterizing module Servo_1
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding clock [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module clock
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 20.1]
Progress: Parameterizing module sdram
Progress: Adding sys_clk [altera_avalon_timer 20.1]
Progress: Parameterizing module sys_clk
Progress: Adding timer_0 [altera_avalon_timer 20.1]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 20.1]
Progress: Parameterizing module timer_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: FreeRTOS.clock: Refclk Freq: 50.0
Info: FreeRTOS.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: FreeRTOS.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: FreeRTOS: Generating FreeRTOS "FreeRTOS" for QUARTUS_SYNTH
Info: FreeRTOSNios: "FreeRTOS" instantiated altera_nios2_gen2 "FreeRTOSNios"
Info: Hex_0: "FreeRTOS" instantiated Hex "Hex_0"
Info: Piezo_0: "FreeRTOS" instantiated Piezo "Piezo_0"
Info: SW_0: "FreeRTOS" instantiated SW "SW_0"
Info: Servo_0: "FreeRTOS" instantiated Servo "Servo_0"
Info: clock: "FreeRTOS" instantiated altera_up_avalon_sys_sdram_pll "clock"
Info: jtag_uart_0: Starting RTL generation for module 'FreeRTOS_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec D:/college/quartus/lite/quartus/bin64/perl/bin/perl.exe -I D:/college/quartus/lite/quartus/bin64/perl/lib -I D:/college/quartus/lite/quartus/sopc_builder/bin/europa -I D:/college/quartus/lite/quartus/sopc_builder/bin -I D:/college/quartus/lite/quartus/../ip/altera/sopc_builder_ip/common -I D:/college/quartus/lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/college/quartus/lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=FreeRTOS_jtag_uart_0 --dir=C:/Users/Ston/AppData/Local/Temp/alt8604_137375927596633333.dir/0007_jtag_uart_0_gen/ --quartus_dir=D:/college/quartus/lite/quartus --verilog --config=C:/Users/Ston/AppData/Local/Temp/alt8604_137375927596633333.dir/0007_jtag_uart_0_gen//FreeRTOS_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'FreeRTOS_jtag_uart_0'
Info: jtag_uart_0: "FreeRTOS" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: sdram: Starting RTL generation for module 'FreeRTOS_sdram'
Info: sdram:   Generation command is [exec D:/college/quartus/lite/quartus/bin64/perl/bin/perl.exe -I D:/college/quartus/lite/quartus/bin64/perl/lib -I D:/college/quartus/lite/quartus/sopc_builder/bin/europa -I D:/college/quartus/lite/quartus/sopc_builder/bin -I D:/college/quartus/lite/quartus/../ip/altera/sopc_builder_ip/common -I D:/college/quartus/lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/college/quartus/lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=FreeRTOS_sdram --dir=C:/Users/Ston/AppData/Local/Temp/alt8604_137375927596633333.dir/0008_sdram_gen/ --quartus_dir=D:/college/quartus/lite/quartus --verilog --config=C:/Users/Ston/AppData/Local/Temp/alt8604_137375927596633333.dir/0008_sdram_gen//FreeRTOS_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'FreeRTOS_sdram'
Info: sdram: "FreeRTOS" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sys_clk: Starting RTL generation for module 'FreeRTOS_sys_clk'
Info: sys_clk:   Generation command is [exec D:/College/Quartus/Lite/quartus/bin64//perl/bin/perl.exe -I D:/College/Quartus/Lite/quartus/bin64//perl/lib -I D:/college/quartus/lite/quartus/sopc_builder/bin/europa -I D:/college/quartus/lite/quartus/sopc_builder/bin -I D:/college/quartus/lite/quartus/../ip/altera/sopc_builder_ip/common -I D:/college/quartus/lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/college/quartus/lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=FreeRTOS_sys_clk --dir=C:/Users/Ston/AppData/Local/Temp/alt8604_137375927596633333.dir/0009_sys_clk_gen/ --quartus_dir=D:/college/quartus/lite/quartus --verilog --config=C:/Users/Ston/AppData/Local/Temp/alt8604_137375927596633333.dir/0009_sys_clk_gen//FreeRTOS_sys_clk_component_configuration.pl  --do_build_sim=0  ]
Info: sys_clk: Done RTL generation for module 'FreeRTOS_sys_clk'
Info: sys_clk: "FreeRTOS" instantiated altera_avalon_timer "sys_clk"
Info: timer_0: Starting RTL generation for module 'FreeRTOS_timer_0'
Info: timer_0:   Generation command is [exec D:/College/Quartus/Lite/quartus/bin64//perl/bin/perl.exe -I D:/College/Quartus/Lite/quartus/bin64//perl/lib -I D:/college/quartus/lite/quartus/sopc_builder/bin/europa -I D:/college/quartus/lite/quartus/sopc_builder/bin -I D:/college/quartus/lite/quartus/../ip/altera/sopc_builder_ip/common -I D:/college/quartus/lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/college/quartus/lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=FreeRTOS_timer_0 --dir=C:/Users/Ston/AppData/Local/Temp/alt8604_137375927596633333.dir/0010_timer_0_gen/ --quartus_dir=D:/college/quartus/lite/quartus --verilog --config=C:/Users/Ston/AppData/Local/Temp/alt8604_137375927596633333.dir/0010_timer_0_gen//FreeRTOS_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'FreeRTOS_timer_0'
Info: timer_0: "FreeRTOS" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "FreeRTOS" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "FreeRTOS" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "FreeRTOS" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'FreeRTOS_FreeRTOSNios_cpu'
Info: cpu:   Generation command is [exec D:/College/Quartus/Lite/quartus/bin64//perl/bin/perl.exe -I D:/College/Quartus/Lite/quartus/bin64//perl/lib -I D:/college/quartus/lite/quartus/sopc_builder/bin/europa -I D:/college/quartus/lite/quartus/sopc_builder/bin -I D:/college/quartus/lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/college/quartus/lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/college/quartus/lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/college/quartus/lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/college/quartus/lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=FreeRTOS_FreeRTOSNios_cpu --dir=C:/Users/Ston/AppData/Local/Temp/alt8604_137375927596633333.dir/0013_cpu_gen/ --quartus_bindir=D:/College/Quartus/Lite/quartus/bin64/ --verilog --config=C:/Users/Ston/AppData/Local/Temp/alt8604_137375927596633333.dir/0013_cpu_gen//FreeRTOS_FreeRTOSNios_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2020.12.08 01:33:45 (*) Starting Nios II generation
Info: cpu: # 2020.12.08 01:33:45 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.12.08 01:33:45 (*)   Creating all objects for CPU
Info: cpu: # 2020.12.08 01:33:45 (*)     Testbench
Info: cpu: # 2020.12.08 01:33:45 (*)     Instruction decoding
Info: cpu: # 2020.12.08 01:33:45 (*)       Instruction fields
Info: cpu: # 2020.12.08 01:33:45 (*)       Instruction decodes
Info: cpu: # 2020.12.08 01:33:45 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2020.12.08 01:33:45 (*)       Instruction controls
Info: cpu: # 2020.12.08 01:33:46 (*)     Pipeline frontend
Info: cpu: # 2020.12.08 01:33:46 (*)     Pipeline backend
Info: cpu: # 2020.12.08 01:33:48 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.12.08 01:33:48 (*)   Creating plain-text RTL
Info: cpu: # 2020.12.08 01:33:50 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'FreeRTOS_FreeRTOSNios_cpu'
Info: cpu: "FreeRTOSNios" instantiated altera_nios2_gen2_unit "cpu"
Info: sys_pll: "clock" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "clock" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: FreeRTOSNios_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "FreeRTOSNios_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: FreeRTOSNios_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "FreeRTOSNios_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: FreeRTOSNios_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "FreeRTOSNios_data_master_limiter"
Info: Reusing file D:/College/CST455/ProjectV2/FreeRTOS/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: Reusing file D:/College/CST455/ProjectV2/FreeRTOS/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_006: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_006"
Info: Reusing file D:/College/CST455/ProjectV2/FreeRTOS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_006: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_006"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/College/CST455/ProjectV2/FreeRTOS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/College/CST455/ProjectV2/FreeRTOS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file D:/College/CST455/ProjectV2/FreeRTOS/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/College/CST455/ProjectV2/FreeRTOS/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_007: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_007"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_007" instantiated error_adapter "error_adapter_0"
Info: FreeRTOS: Done "FreeRTOS" with 42 modules, 71 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
