
---------- Begin Simulation Statistics ----------
host_inst_rate                                 229005                       # Simulator instruction rate (inst/s)
host_mem_usage                                 380308                       # Number of bytes of host memory used
host_seconds                                    87.33                       # Real time elapsed on the host
host_tick_rate                              253177872                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.022111                       # Number of seconds simulated
sim_ticks                                 22111197000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4693297                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 25492.833501                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 20570.239491                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4275450                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    10652104000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.089031                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               417847                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            282267                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   2788892500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.028888                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          135579                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2287638                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 52018.947352                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 55893.552313                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2088826                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   10341990961                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.086907                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              198812                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           126612                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   4035514477                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.031561                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          72200                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 27281.597955                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  38.051862                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           89990                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   2455071000                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6980935                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 34044.901576                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 32844.546258                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6364276                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     20994094961                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.088335                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                616659                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             408879                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   6824406977                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.029764                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           207779                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997001                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.000253                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.929352                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -0.259580                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6980935                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 34044.901576                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 32844.546258                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6364276                       # number of overall hits
system.cpu.dcache.overall_miss_latency    20994094961                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.088335                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               616659                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            408879                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   6824406977                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.029764                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          207779                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 167885                       # number of replacements
system.cpu.dcache.sampled_refs                 168909                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1020.799569                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6427302                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           525057556000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    72160                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13002685                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 91557.823129                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 79318.777293                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13002391                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       26918000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000023                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  294                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                64                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     18164000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             229                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets       179625                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               56532.134783                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       718500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13002685                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 91557.823129                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 79318.777293                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13002391                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        26918000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000023                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   294                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 64                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     18164000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              229                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.206341                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            105.646521                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13002685                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 91557.823129                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 79318.777293                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13002391                       # number of overall hits
system.cpu.icache.overall_miss_latency       26918000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000023                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  294                       # number of overall misses
system.cpu.icache.overall_mshr_hits                64                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     18164000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             229                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                     12                       # number of replacements
system.cpu.icache.sampled_refs                    230                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                105.646521                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13002391                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 90065.540846                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      8609455115                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 95591                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    33329                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     63916.232437                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 104158.214517                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        11835                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           1373815500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.644904                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      21494                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                   15322                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       642864500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.185184                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  6172                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     135810                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       70531.786170                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  99560.310278                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         114653                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             1492241000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.155784                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        21157                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     13420                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         770099000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.056955                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    7735                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   38871                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    62901.957526                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 47013.403257                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          2445061991                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     38871                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     1827457998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                38871                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    72160                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        72160                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.774310                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      169139                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        67197.873438                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   101600.884447                       # average overall mshr miss latency
system.l2.demand_hits                          126488                       # number of demand (read+write) hits
system.l2.demand_miss_latency              2866056500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.252165                       # miss rate for demand accesses
system.l2.demand_misses                         42651                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      28742                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         1412963500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.082222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    13907                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.259087                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.258455                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   4244.876425                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4234.534846                       # Average occupied blocks per context
system.l2.overall_accesses                     169139                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       67197.873438                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  91530.608915                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         126488                       # number of overall hits
system.l2.overall_miss_latency             2866056500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.252165                       # miss rate for overall accesses
system.l2.overall_misses                        42651                       # number of overall misses
system.l2.overall_mshr_hits                     28742                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       10022418615                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.647385                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  109498                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.460106                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         43982                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher       144219                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted             985                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       268674                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           105335                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        18135                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          84397                       # number of replacements
system.l2.sampled_refs                          94355                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       8479.411271                       # Cycle average of tags in use
system.l2.total_refs                           167415                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            43495                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3466591                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3462053                       # DTB hits
system.switch_cpus.dtb.data_misses               4538                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2343921                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2339392                       # DTB read hits
system.switch_cpus.dtb.read_misses               4529                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1122670                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1122661                       # DTB write hits
system.switch_cpus.dtb.write_misses                 9                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10004545                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10004539                       # ITB hits
system.switch_cpus.itb.fetch_misses                 6                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 31275806                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4468027                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1612702                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1693126                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        51291                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1699768                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1715305                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           7552                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       749135                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       215016                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     11368715                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.882952                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.899635                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      8439565     74.23%     74.23% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       736181      6.48%     80.71% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       577330      5.08%     85.79% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       483620      4.25%     90.04% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       396365      3.49%     93.53% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        87337      0.77%     94.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        79057      0.70%     94.99% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       354244      3.12%     98.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       215016      1.89%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     11368715                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10038024                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2943885                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4240268                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        51184                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10038024                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      6463466                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.294658                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.294658                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1092120                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          112                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         7596                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     20930804                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      6650005                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3571359                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1125298                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          456                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        55230                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4633571                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4446020                       # DTB hits
system.switch_cpus_1.dtb.data_misses           187551                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3433785                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3248728                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           185057                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1199786                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1197292                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2494                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1715305                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         2998146                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7165323                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        40681                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             25197730                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        644892                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.132491                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      2998310                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1620254                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.946284                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     12494013                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.016784                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.184474                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        8326862     66.65%     66.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         580941      4.65%     71.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          47694      0.38%     71.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          37360      0.30%     71.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         421906      3.38%     75.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          43322      0.35%     75.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         506387      4.05%     79.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         769563      6.16%     85.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1759978     14.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     12494013                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                452574                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1027527                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               72996                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.170908                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            5920474                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1335989                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7679526                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14013813                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.812329                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6238300                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.082433                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14214769                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        61986                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        397459                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      4809551                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       105776                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1848417                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     16643312                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      4584485                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       281506                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15159266                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents          900                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents           47                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1125298                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         9425                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       916773                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1568                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        64501                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      1865658                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       552030                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        64501                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         4739                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        57247                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.772404                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.772404                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      7538278     48.82%     48.82% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         4037      0.03%     48.85% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     48.85% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       865474      5.61%     54.45% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         3375      0.02%     54.47% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt           81      0.00%     54.47% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1019064      6.60%     61.07% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv          676      0.00%     61.08% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     61.08% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      4659416     30.18%     91.25% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1350373      8.75%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15440774                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt        57336                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.003713                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu          766      1.34%      1.34% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      1.34% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          102      0.18%      1.51% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      1.51% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      1.51% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        42809     74.66%     76.18% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            9      0.02%     76.19% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     76.19% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        13017     22.70%     98.90% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          633      1.10%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     12494013                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.235854                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.862026                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      7350107     58.83%     58.83% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1507224     12.06%     70.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       705652      5.65%     76.54% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1037762      8.31%     84.85% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       902275      7.22%     92.07% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       249854      2.00%     94.07% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       646762      5.18%     99.24% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        84998      0.68%     99.92% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         9379      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     12494013                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.192652                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         16570316                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15440774                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      6489660                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        10811                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      3262786                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       2998175                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           2998146                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              29                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       985139                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       992720                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      4809551                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1848417                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               12946587                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       832564                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7039443                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        21171                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6740696                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       239905                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         8040                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     28851910                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     20449432                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     14232303                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3534133                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1125298                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       261321                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      7192840                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       446610                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                  6774                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
