// Seed: 465122988
`define pp_3 0
`timescale 1ps / 1 ps
`define pp_4 0
module module_0 (
    input  logic id_0,
    output logic id_1,
    input  logic id_2
);
  assign id_1 = 1'h0;
endmodule
