

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Fri Dec  9 22:57:44 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        mlp_more.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.73|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  20187331|  21322827|  20187332|  21322828|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+---------+---------+---------+---------+---------+
        |                            |                 |      Latency      |      Interval     | Pipeline|
        |          Instance          |      Module     |   min   |   max   |   min   |   max   |   Type  |
        +----------------------------+-----------------+---------+---------+---------+---------+---------+
        |grp_dut_conv1_fu_256        |dut_conv1        |  9984353|  9984353|  9984353|  9984353|   none  |
        |grp_dut_conv1_1_fu_278      |dut_conv1_1      |  9507133|  9507133|  9507133|  9507133|   none  |
        |grp_dut_max_pool_fu_293     |dut_max_pool     |    28573|   596321|    28573|   596321|   none  |
        |grp_dut_dense_mlp_2_fu_319  |dut_dense_mlp_2  |   529201|   529201|   529201|   529201|   none  |
        |grp_dut_dense_mlp_1_fu_336  |dut_dense_mlp_1  |   101641|   101641|   101641|   101641|   none  |
        |grp_dut_dense_mlp_fu_346    |dut_dense_mlp    |     1695|     1695|     1695|     1695|   none  |
        +----------------------------+-----------------+---------+---------+---------+---------+---------+

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  6144|  6144|         2|          -|          -|  3072|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   2426|
|FIFO             |        -|      -|       -|      -|
|Instance         |      172|     40|    5332|  18734|
|Memory           |       83|      -|       0|      0|
|Multiplexer      |        -|      -|       -|   1407|
|Register         |        -|      -|     241|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      255|     40|    5573|  22567|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       91|     18|       5|     42|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+------------------------+---------+-------+------+------+
    |           Instance          |         Module         | BRAM_18K| DSP48E|  FF  |  LUT |
    +-----------------------------+------------------------+---------+-------+------+------+
    |grp_dut_conv1_fu_256         |dut_conv1               |        8|      9|  1213|  4484|
    |grp_dut_conv1_1_fu_278       |dut_conv1_1             |        1|      9|  1103|  5301|
    |grp_dut_dense_mlp_fu_346     |dut_dense_mlp           |        1|      5|   497|   909|
    |grp_dut_dense_mlp_1_fu_336   |dut_dense_mlp_1         |       33|      5|   641|  1141|
    |grp_dut_dense_mlp_2_fu_319   |dut_dense_mlp_2         |      129|      5|   772|  1487|
    |dut_fcmp_32ns_32ns_1_1_U103  |dut_fcmp_32ns_32ns_1_1  |        0|      0|    66|   239|
    |grp_dut_max_pool_fu_293      |dut_max_pool            |        0|      7|  1040|  5173|
    +-----------------------------+------------------------+---------+-------+------+------+
    |Total                        |                        |      172|     40|  5332| 18734|
    +-----------------------------+------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +---------------+-----------------+---------+---+----+------+-----+------+-------------+
    |     Memory    |      Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-----------------+---------+---+----+------+-----+------+-------------+
    |input_U        |dut_input        |       15|  0|   0|  1176|  128|     1|       150528|
    |mem_conv1_0_U  |dut_mem_conv1_0  |        4|  0|   0|   147|  128|     1|        18816|
    |mem_conv1_1_U  |dut_mem_conv1_0  |        4|  0|   0|   147|  128|     1|        18816|
    |mem_conv1_2_U  |dut_mem_conv1_0  |        4|  0|   0|   147|  128|     1|        18816|
    |mem_conv1_3_U  |dut_mem_conv1_0  |        4|  0|   0|   147|  128|     1|        18816|
    |mem_conv1_4_U  |dut_mem_conv1_0  |        4|  0|   0|   147|  128|     1|        18816|
    |mem_conv1_5_U  |dut_mem_conv1_0  |        4|  0|   0|   147|  128|     1|        18816|
    |mem_conv1_6_U  |dut_mem_conv1_0  |        4|  0|   0|   147|  128|     1|        18816|
    |mem_conv1_7_U  |dut_mem_conv1_0  |        4|  0|   0|   147|  128|     1|        18816|
    |mem_conv2_1_U  |dut_mem_conv1_0  |        4|  0|   0|   147|  128|     1|        18816|
    |mem_conv2_2_U  |dut_mem_conv1_0  |        4|  0|   0|   147|  128|     1|        18816|
    |mem_conv2_3_U  |dut_mem_conv1_0  |        4|  0|   0|   147|  128|     1|        18816|
    |mem_conv2_4_U  |dut_mem_conv1_0  |        4|  0|   0|   147|  128|     1|        18816|
    |mem_conv2_5_U  |dut_mem_conv1_0  |        4|  0|   0|   147|  128|     1|        18816|
    |mem_conv2_6_U  |dut_mem_conv1_0  |        4|  0|   0|   147|  128|     1|        18816|
    |mem_conv2_7_U  |dut_mem_conv1_0  |        4|  0|   0|   147|  128|     1|        18816|
    |mem_conv2_0_U  |dut_mem_conv2_0  |        8|  0|   0|   147|  128|     1|        18816|
    +---------------+-----------------+---------+---+----+------+-----+------+-------------+
    |Total          |                 |       83|  0|   0|  3528| 2176|    17|       451584|
    +---------------+-----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+-----+------------+------------+
    |i_1_fu_364_p2         |     +    |      0|  0|   12|          12|           1|
    |next_mul_fu_390_p2    |     +    |      0|  0|   25|          25|          13|
    |next_urem_fu_370_p2   |     +    |      0|  0|   12|          12|           1|
    |ap_sig_74             |    and   |      0|  0|    1|           1|           1|
    |p_demorgan_fu_520_p2  |    and   |      0|  0|  188|         128|         128|
    |tmp_34_fu_627_p2      |    and   |      0|  0|    1|           1|           1|
    |tmp_36_fu_633_p2      |    and   |      0|  0|    1|           1|           1|
    |tmp_95_fu_532_p2      |    and   |      0|  0|  188|         128|         128|
    |tmp_96_fu_538_p2      |    and   |      0|  0|  188|         128|         128|
    |exitcond_fu_358_p2    |   icmp   |      0|  0|    5|          12|          12|
    |notlhs5_fu_599_p2     |   icmp   |      0|  0|    3|           8|           2|
    |notlhs_fu_587_p2      |   icmp   |      0|  0|    3|           8|           2|
    |notrhs6_fu_605_p2     |   icmp   |      0|  0|    8|          23|           1|
    |notrhs_fu_593_p2      |   icmp   |      0|  0|    8|          23|           1|
    |tmp_76_fu_376_p2      |   icmp   |      0|  0|    5|          12|          11|
    |tmp_77_fu_425_p2      |   icmp   |      0|  0|    3|           7|           7|
    |tmp_93_fu_514_p2      |   lshr   |      0|  0|  403|           2|         128|
    |input_d0              |    or    |      0|  0|  188|         128|         128|
    |tmp_28_fu_419_p2      |    or    |      0|  0|    8|           7|           5|
    |tmp_32_fu_619_p2      |    or    |      0|  0|    1|           1|           1|
    |tmp_33_fu_623_p2      |    or    |      0|  0|    1|           1|           1|
    |idx_urem_fu_382_p3    |  select  |      0|  0|   12|           1|          12|
    |tmp_82_fu_446_p3      |  select  |      0|  0|    8|           1|           8|
    |tmp_83_fu_453_p3      |  select  |      0|  0|    8|           1|           8|
    |tmp_84_fu_460_p3      |  select  |      0|  0|    8|           1|           8|
    |tmp_91_fu_501_p3      |  select  |      0|  0|  128|           1|         128|
    |tmp_89_fu_485_p2      |    shl   |      0|  0|  403|         128|         128|
    |tmp_92_fu_508_p2      |    shl   |      0|  0|  403|           2|         128|
    |tmp_81_fu_440_p2      |    xor   |      0|  0|    8|           8|           7|
    |tmp_85_fu_467_p2      |    xor   |      0|  0|    8|           8|           7|
    |tmp_94_fu_526_p2      |    xor   |      0|  0|  188|         128|           2|
    +----------------------+----------+-------+---+-----+------------+------------+
    |Total                 |          |      0|  0| 2426|         947|        1137|
    +----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------+-----+-----------+-----+-----------+
    |            Name           | LUT | Input Size| Bits| Total Bits|
    +---------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                  |   18|         21|    1|         21|
    |grp_dut_max_pool_fu_293_I  |    6|          3|    6|         18|
    |grp_dut_max_pool_fu_293_M  |    6|          3|    6|         18|
    |i_reg_223                  |   12|          2|   12|         24|
    |input_address0             |   11|          4|   11|         44|
    |input_ce0                  |    1|          3|    1|          3|
    |mem_conv1_0_address0       |    8|          6|    8|         48|
    |mem_conv1_0_ce0            |    1|          6|    1|          6|
    |mem_conv1_0_d0             |  128|          3|  128|        384|
    |mem_conv1_0_we0            |    1|          3|    1|          3|
    |mem_conv1_1_address0       |    8|          4|    8|         32|
    |mem_conv1_1_ce0            |    1|          4|    1|          4|
    |mem_conv1_2_address0       |    8|          4|    8|         32|
    |mem_conv1_2_ce0            |    1|          4|    1|          4|
    |mem_conv1_3_address0       |    8|          4|    8|         32|
    |mem_conv1_3_ce0            |    1|          4|    1|          4|
    |mem_conv1_4_address0       |    8|          4|    8|         32|
    |mem_conv1_4_ce0            |    1|          4|    1|          4|
    |mem_conv1_5_address0       |    8|          4|    8|         32|
    |mem_conv1_5_ce0            |    1|          4|    1|          4|
    |mem_conv1_6_address0       |    8|          4|    8|         32|
    |mem_conv1_6_ce0            |    1|          4|    1|          4|
    |mem_conv1_7_address0       |    8|          4|    8|         32|
    |mem_conv1_7_ce0            |    1|          4|    1|          4|
    |mem_conv2_0_address0       |   16|          8|    8|         64|
    |mem_conv2_0_ce0            |    2|          8|    1|          8|
    |mem_conv2_0_d0             |  128|          5|  128|        640|
    |mem_conv2_0_we0            |    1|          5|    1|          5|
    |mem_conv2_1_address0       |    8|          4|    8|         32|
    |mem_conv2_1_ce0            |    1|          4|    1|          4|
    |mem_conv2_1_d0             |  128|          3|  128|        384|
    |mem_conv2_1_we0            |    1|          3|    1|          3|
    |mem_conv2_2_address0       |    8|          4|    8|         32|
    |mem_conv2_2_ce0            |    1|          4|    1|          4|
    |mem_conv2_2_d0             |  128|          3|  128|        384|
    |mem_conv2_2_we0            |    1|          3|    1|          3|
    |mem_conv2_3_address0       |    8|          4|    8|         32|
    |mem_conv2_3_ce0            |    1|          4|    1|          4|
    |mem_conv2_3_d0             |  128|          3|  128|        384|
    |mem_conv2_3_we0            |    1|          3|    1|          3|
    |mem_conv2_4_address0       |    8|          4|    8|         32|
    |mem_conv2_4_ce0            |    1|          4|    1|          4|
    |mem_conv2_4_d0             |  128|          3|  128|        384|
    |mem_conv2_4_we0            |    1|          3|    1|          3|
    |mem_conv2_5_address0       |    8|          4|    8|         32|
    |mem_conv2_5_ce0            |    1|          4|    1|          4|
    |mem_conv2_5_d0             |  128|          3|  128|        384|
    |mem_conv2_5_we0            |    1|          3|    1|          3|
    |mem_conv2_6_address0       |    8|          4|    8|         32|
    |mem_conv2_6_ce0            |    1|          4|    1|          4|
    |mem_conv2_6_d0             |  128|          3|  128|        384|
    |mem_conv2_6_we0            |    1|          3|    1|          3|
    |mem_conv2_7_address0       |    8|          4|    8|         32|
    |mem_conv2_7_ce0            |    1|          4|    1|          4|
    |mem_conv2_7_d0             |  128|          3|  128|        384|
    |mem_conv2_7_we0            |    1|          3|    1|          3|
    |phi_mul_reg_234            |   25|          2|   25|         50|
    |phi_urem_reg_245           |   12|          2|   12|         24|
    |strm_in_V_V_blk_n          |    1|          2|    1|          2|
    |strm_out_V_V_blk_n         |    1|          2|    1|          2|
    +---------------------------+-----+-----------+-----+-----------+
    |Total                      | 1407|        242| 1381|       4577|
    +---------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |  20|   0|   20|          0|
    |ap_reg_grp_dut_conv1_1_fu_278_ap_start      |   1|   0|    1|          0|
    |ap_reg_grp_dut_conv1_fu_256_ap_start        |   1|   0|    1|          0|
    |ap_reg_grp_dut_dense_mlp_1_fu_336_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_dut_dense_mlp_2_fu_319_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_dut_dense_mlp_fu_346_ap_start    |   1|   0|    1|          0|
    |ap_reg_grp_dut_max_pool_fu_293_ap_start     |   1|   0|    1|          0|
    |i_1_reg_646                                 |  12|   0|   12|          0|
    |i_reg_223                                   |  12|   0|   12|          0|
    |idx_urem_reg_651                            |  12|   0|   12|          0|
    |input_addr_reg_666                          |  11|   0|   11|          0|
    |next_mul_reg_661                            |  25|   0|   25|          0|
    |notlhs5_reg_719                             |   1|   0|    1|          0|
    |notlhs_reg_709                              |   1|   0|    1|          0|
    |notrhs6_reg_724                             |   1|   0|    1|          0|
    |notrhs_reg_714                              |   1|   0|    1|          0|
    |phi_mul_reg_234                             |  25|   0|   25|          0|
    |phi_urem_reg_245                            |  12|   0|   12|          0|
    |tmp_27_reg_671                              |   2|   0|    7|          5|
    |tmp_28_reg_676                              |   2|   0|    7|          5|
    |tmp_36_reg_729                              |   1|   0|    1|          0|
    |tmp_72_reg_699                              |  32|   0|   32|          0|
    |tmp_73_reg_704                              |  32|   0|   32|          0|
    |tmp_77_reg_681                              |   1|   0|    1|          0|
    |tmp_V_2_reg_656                             |  32|   0|   32|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 241|   0|  251|         10|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_start             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_done              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_idle              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_ready             | out |    1| ap_ctrl_hs |      dut     | return value |
|strm_in_V_V_dout     |  in |   32|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_empty_n  |  in |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_read     | out |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_out_V_V_din     | out |   32|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_full_n  |  in |    1|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_write   | out |    1|   ap_fifo  | strm_out_V_V |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

