`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2017/09/05 16:33:51
// Design Name: 
// Module Name: s_38
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////

module s_38(
Y0,
Y1,
Y2,
Y3,
Y4,
Y5,
Y6,
Y7,
A,
B,
C,
Enable
);
input A,B,C,Enable;
output reg Y0,Y1,Y2,Y3,Y4,Y5,Y6,Y7;
always @(A or B or C or Enable) begin
if(!Enable)
{Y7,Y6,Y5,Y4,Y3,Y2,Y1,Y0} <= 8'b0000_0000;
else begin
case ({C,B,A})
3'b000 : {Y7,Y6,Y5,Y4,Y3,Y2,Y1,Y0} <= 8'b0000_0001;
3'b001 : {Y7,Y6,Y5,Y4,Y3,Y2,Y1,Y0} <= 8'b0000_0010;
3'b010 : {Y7,Y6,Y5,Y4,Y3,Y2,Y1,Y0} <= 8'b0000_0100;
3'b011 : {Y7,Y6,Y5,Y4,Y3,Y2,Y1,Y0} <= 8'b0000_1000;
3'b100 : {Y7,Y6,Y5,Y4,Y3,Y2,Y1,Y0} <= 8'b0001_0000;
3'b101 : {Y7,Y6,Y5,Y4,Y3,Y2,Y1,Y0} <= 8'b0010_0000;
3'b110 : {Y7,Y6,Y5,Y4,Y3,Y2,Y1,Y0} <= 8'b0100_0000;
3'b111 : {Y7,Y6,Y5,Y4,Y3,Y2,Y1,Y0} <= 8'b1000_0000;
default: {Y7,Y6,Y5,Y4,Y3,Y2,Y1,Y0}<= 8'b0000_0000;
endcase
end
end
endmodule
