# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_8_async_divider.srcs/sources_1/new/async_divider.v" \
"../../../../project_8_async_divider.srcs/sim_1/new/async_divider_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
