Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Jun 25 14:52:43 2020
| Host         : pme10D0025 running 64-bit major release  (build 9200)
| Command      : report_utilization -file top_level_block_design_wrapper_utilization_placed.rpt -pb top_level_block_design_wrapper_utilization_placed.pb
| Design       : top_level_block_design_wrapper
| Device       : xczu28drffvg1517-2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 5071 |     0 |    425280 |  1.19 |
|   LUT as Logic             | 4809 |     0 |    425280 |  1.13 |
|   LUT as Memory            |  262 |     0 |    213600 |  0.12 |
|     LUT as Distributed RAM |   88 |     0 |           |       |
|     LUT as Shift Register  |  174 |     0 |           |       |
| CLB Registers              | 6235 |     0 |    850560 |  0.73 |
|   Register as Flip Flop    | 6235 |     0 |    850560 |  0.73 |
|   Register as Latch        |    0 |     0 |    850560 |  0.00 |
| CARRY8                     |   52 |     0 |     53160 |  0.10 |
| F7 Muxes                   |   11 |     0 |    212640 | <0.01 |
| F8 Muxes                   |    0 |     0 |    106320 |  0.00 |
| F9 Muxes                   |    0 |     0 |     53160 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 73    |          Yes |           - |          Set |
| 314   |          Yes |           - |        Reset |
| 296   |          Yes |         Set |            - |
| 5552  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        | 1346 |     0 |     53160 |  2.53 |
|   CLBL                                     |  598 |     0 |           |       |
|   CLBM                                     |  748 |     0 |           |       |
| LUT as Logic                               | 4809 |     0 |    425280 |  1.13 |
|   using O5 output only                     |  124 |       |           |       |
|   using O6 output only                     | 3556 |       |           |       |
|   using O5 and O6                          | 1129 |       |           |       |
| LUT as Memory                              |  262 |     0 |    213600 |  0.12 |
|   LUT as Distributed RAM                   |   88 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    0 |       |           |       |
|     using O5 and O6                        |   88 |       |           |       |
|   LUT as Shift Register                    |  174 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   78 |       |           |       |
|     using O5 and O6                        |   96 |       |           |       |
| CLB Registers                              | 6235 |     0 |    850560 |  0.73 |
|   Register driven from within the CLB      | 2513 |       |           |       |
|   Register driven from outside the CLB     | 3722 |       |           |       |
|     LUT in front of the register is unused | 2452 |       |           |       |
|     LUT in front of the register is used   | 1270 |       |           |       |
| Unique Control Sets                        |  373 |       |    106320 |  0.35 |
+--------------------------------------------+------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    3 |     0 |      1080 |  0.28 |
|   RAMB36/FIFO*    |    3 |     0 |      1080 |  0.28 |
|     FIFO36E2 only |    1 |       |           |       |
|     RAMB36E2 only |    2 |       |           |       |
|   RAMB18          |    0 |     0 |      2160 |  0.00 |
| URAM              |    0 |     0 |        80 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      4272 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    3 |     3 |       347 |  0.86 |
| HPIOB_M          |    1 |     1 |       138 |  0.72 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |    1 |     1 |       138 |  0.72 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    0 |     0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |        24 |  0.00 |
| HPIOB_SNGL       |    1 |     1 |        23 |  4.35 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    1 |     1 |       192 |  0.52 |
|   DIFFINBUF      |    1 |     1 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       416 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |        32 |  0.00 |
| HS_ADC           |    0 |     0 |         4 |  0.00 |
| HS_DAC           |    0 |     0 |         4 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    4 |     0 |       696 |  0.57 |
|   BUFGCE             |    3 |     0 |       216 |  1.39 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |    1 |     0 |       312 |  0.32 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    0 |     0 |        16 |  0.00 |
| MMCM                 |    1 |     0 |         8 | 12.50 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| CMACE4          |    0 |     0 |         2 |   0.00 |
| FE              |    0 |     0 |         8 |   0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        16 |   0.00 |
| GTYE4_COMMON    |    0 |     0 |         4 |   0.00 |
| HSADC           |    4 |     4 |         4 | 100.00 |
| HSDAC           |    2 |     2 |         4 |  50.00 |
| ILKNE4          |    0 |     0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |         8 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         8 |   0.00 |
| PCIE40E4        |    0 |     0 |         2 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+--------------+------+---------------------+
|   Ref Name   | Used | Functional Category |
+--------------+------+---------------------+
| FDRE         | 5552 |            Register |
| LUT6         | 2266 |                 CLB |
| LUT5         | 1027 |                 CLB |
| LUT4         |  996 |                 CLB |
| LUT3         |  795 |                 CLB |
| LUT2         |  752 |                 CLB |
| FDCE         |  314 |            Register |
| FDSE         |  296 |            Register |
| RAMD32       |  154 |                 CLB |
| SRL16E       |  145 |                 CLB |
| SRLC32E      |  123 |                 CLB |
| LUT1         |  102 |                 CLB |
| FDPE         |   73 |            Register |
| CARRY8       |   52 |                 CLB |
| RAMS32       |   22 |                 CLB |
| MUXF7        |   11 |                 CLB |
| HSADC        |    4 |            Advanced |
| BUFGCE       |    3 |               Clock |
| SRLC16E      |    2 |                 CLB |
| RAMB36E2     |    2 |           Block Ram |
| IBUFCTRL     |    2 |              Others |
| HSDAC        |    2 |            Advanced |
| PS8          |    1 |            Advanced |
| MMCME4_ADV   |    1 |               Clock |
| INBUF        |    1 |                 I/O |
| FIFO36E2     |    1 |           Block Ram |
| DIFFINBUF    |    1 |                 I/O |
| BUFG_GT_SYNC |    1 |               Clock |
| BUFG_GT      |    1 |               Clock |
| BSCANE2      |    1 |       Configuration |
+--------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+--------------------------------------------------+------+
|                     Ref Name                     | Used |
+--------------------------------------------------+------+
| top_level_block_design_zynq_ultra_ps_e_0_3       |    1 |
| top_level_block_design_xbar_0                    |    1 |
| top_level_block_design_usp_rf_data_converter_0_0 |    1 |
| top_level_block_design_system_ila_0_1            |    1 |
| top_level_block_design_rst_ps8_0_99M_0           |    1 |
| top_level_block_design_pulse_gen_0_0             |    1 |
| top_level_block_design_proc_sys_reset_0_0        |    1 |
| top_level_block_design_gpio_to_fifo_0_0          |    1 |
| top_level_block_design_fifo_generator_0_0        |    1 |
| top_level_block_design_clk_wiz_0_0               |    1 |
| top_level_block_design_axi_gpio_0_0              |    1 |
| top_level_block_design_auto_pc_0                 |    1 |
| top_level_block_design_auto_ds_0                 |    1 |
| dbg_hub                                          |    1 |
+--------------------------------------------------+------+


