<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>ModelSim Coverage Report</title>
  <!-- original name: _tb_top_U_FPGA_TOP_SIM_U01_LBUS_TOP_U02_COM_REGContentFrame6.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <script type="text/javascript" src="../scripts/showhide.js"></script>
  <script type="text/javascript" src="../scripts/popup.js"></script>
</head>
<body id="ucdb2html_detail" onload="showLast()">
  <h1><span class="strip">ModelSim</span> Toggle Coverage Report</h1>
  <h3>Scope: /<a href="z000031.htm">tb_top</a>/<a href="z000053.htm">U_FPGA_TOP_SIM</a>/<a href="z002866.htm">U01_LBUS_TOP</a>/<a href="z008111.htm">U02_COM_REG</a></h3>
  <!-- use script block so buttons vanish when JavaScript is disabled -->
  <script type="text/javascript">
  <!--
  document.write(
    '<table class="buttons" cellspacing="2" cellpadding="2"><tr>' +
       '<td id="showAll" width="100" onclick="showAll()" class="button_on" ' +
           'title="Display all coverage scopes and bins.">Show All</td>' +
       '<td id="showCov" width="100" onclick="showCov()" class="button_off" ' +
           'title="Display only covered scopes and bins.">Show Covered</td>' +
       '<td id="showMis" width="100" onclick="showMis()" class="button_off" ' +
           'title="Display only uncovered scopes and bins.">Show Missing</td>' +
    '</tr></table>');
  //-->
  </script>
  <hr/><table>
  <tr/>
  <tr/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ACK" lnk="__HDL_srcfile_4.htm#53"" z="BRAM_RD_ACK" LH="8170_1$008111" h1="2" HL="8170_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[0]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[0]" LH="8172_1$008111" h1="2" HL="8172_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[1]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[1]" LH="8173_1$008111" h1="2" HL="8173_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[2]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[2]" LH="8174_1$008111" h1="2" HL="8174_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[3]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[3]" LH="8175_1$008111" h1="2" HL="8175_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[4]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[4]" LH="8176_1$008111" h1="2" HL="8176_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[5]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[5]" LH="8177_1$008111" h1="2" HL="8177_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[6]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[6]" LH="8178_1$008111" h1="2" HL="8178_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[7]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[7]" LH="8179_1$008111" h1="2" HL="8179_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[8]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[9]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[10]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[11]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[12]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[13]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[14]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[15]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[16]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[16]" LH="8188_1$008111" h1="2" HL="8188_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[17]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[17]" LH="8189_1$008111" h1="2" HL="8189_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[18]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[18]" LH="8190_1$008111" h1="2" HL="8190_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[19]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[19]" LH="8191_1$008111" h1="2" HL="8191_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[20]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[20]" LH="8192_1$008111" h1="2" HL="8192_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[21]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[21]" LH="8193_1$008111" h1="2" HL="8193_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[22]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[22]" LH="8194_1$008111" h1="2" HL="8194_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[23]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[23]" LH="8195_1$008111" h1="2" HL="8195_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[24]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[25]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[26]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[27]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[28]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[29]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[30]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_ADDR[31]" lnk="__HDL_srcfile_4.htm#54"" z="BRAM_RD_ADDR[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[0]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[0]" LH="8205_1$008111" h1="2" HL="8205_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[1]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[1]" LH="8206_1$008111" h1="2" HL="8206_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[2]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[2]" LH="8207_1$008111" h1="2" HL="8207_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[3]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[3]" LH="8208_1$008111" h1="2" HL="8208_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[4]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[4]" LH="8209_1$008111" h1="2" HL="8209_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[5]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[5]" LH="8210_1$008111" h1="2" HL="8210_0$008111" h2="2" c="G" p="100.00"/>
  <tr s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[6]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[6]" LH="8211_1$008111" h1="2" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[7]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[8]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[9]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[10]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[11]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[12]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[13]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[14]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[15]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[16]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[17]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[18]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[19]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[20]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[21]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[22]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[23]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[24]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[25]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[26]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[27]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[28]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[29]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[30]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_DATA[31]" lnk="__HDL_srcfile_4.htm#55"" z="BRAM_RD_DATA[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_RD_REQ" lnk="__HDL_srcfile_4.htm#52"" z="BRAM_RD_REQ" LH="8237_1$008111" h1="2" HL="8237_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ACK" lnk="__HDL_srcfile_4.htm#49"" z="BRAM_WR_ACK" LH="8238_1$008111" h1="2" HL="8238_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[0]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[0]" LH="8240_1$008111" h1="2" HL="8240_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[1]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[1]" LH="8241_1$008111" h1="2" HL="8241_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[2]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[2]" LH="8242_1$008111" h1="2" HL="8242_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[3]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[3]" LH="8243_1$008111" h1="2" HL="8243_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[4]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[4]" LH="8244_1$008111" h1="2" HL="8244_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[5]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[5]" LH="8245_1$008111" h1="2" HL="8245_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[6]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[6]" LH="8246_1$008111" h1="2" HL="8246_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[7]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[7]" LH="8247_1$008111" h1="2" HL="8247_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[8]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[9]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[10]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[11]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[12]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[13]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[14]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[15]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[16]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[16]" LH="8256_1$008111" h1="2" HL="8256_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[17]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[17]" LH="8257_1$008111" h1="2" HL="8257_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[18]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[18]" LH="8258_1$008111" h1="2" HL="8258_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[19]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[19]" LH="8259_1$008111" h1="2" HL="8259_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[20]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[20]" LH="8260_1$008111" h1="2" HL="8260_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[21]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[21]" LH="8261_1$008111" h1="2" HL="8261_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[22]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[22]" LH="8262_1$008111" h1="2" HL="8262_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[23]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[23]" LH="8263_1$008111" h1="2" HL="8263_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[24]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[25]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[26]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[27]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[28]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[29]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[30]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_ADDR[31]" lnk="__HDL_srcfile_4.htm#50"" z="BRAM_WR_ADDR[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[0]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[0]" LH="8273_1$008111" h1="2" HL="8273_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[1]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[1]" LH="8274_1$008111" h1="2" HL="8274_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[2]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[2]" LH="8275_1$008111" h1="2" HL="8275_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[3]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[3]" LH="8276_1$008111" h1="2" HL="8276_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[4]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[4]" LH="8277_1$008111" h1="2" HL="8277_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[5]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[5]" LH="8278_1$008111" h1="2" HL="8278_0$008111" h2="2" c="G" p="100.00"/>
  <tr s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[6]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[6]" LH="8279_1$008111" h1="2" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[7]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[8]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[9]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[10]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[11]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[12]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[13]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[14]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[15]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[16]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[17]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[18]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[19]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[20]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[21]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[22]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[23]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[24]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[25]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[26]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[27]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[28]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[29]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[30]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_DATA[31]" lnk="__HDL_srcfile_4.htm#51"" z="BRAM_WR_DATA[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_BRAM_WR_REQ" lnk="__HDL_srcfile_4.htm#48"" z="BRAM_WR_REQ" LH="8305_1$008111" h1="2" HL="8305_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#19" z="CLK" LH="8306_1$008111" h1="8" HL="8306_0$008111" h2="8" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ACK" lnk="__HDL_srcfile_4.htm#40"" z="DRAM_RD_ACK" LH="8307_1$008111" h1="2" HL="8307_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[0]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[1]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[2]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[3]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[4]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[5]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[6]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[6]" LH="8315_1$008111" h1="2" HL="8315_0$008111" h2="2" c="G" p="100.00"/>
  <tr s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[7]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[7]" LH="8316_1$008111" h1="2" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[8]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[9]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[10]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[11]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[12]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[13]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[14]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[15]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[16]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[17]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[18]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[19]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[20]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[21]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[22]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[23]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[24]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[25]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[25]" LH="8334_1$008111" h1="2" HL="8334_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[26]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[26]" LH="8335_1$008111" h1="2" HL="8335_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[27]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[27]" LH="8336_1$008111" h1="2" HL="8336_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[28]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[28]" LH="8337_1$008111" h1="2" HL="8337_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[29]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[29]" LH="8338_1$008111" h1="2" HL="8338_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[30]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[30]" LH="8339_1$008111" h1="2" HL="8339_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_ADDR[31]" lnk="__HDL_srcfile_4.htm#41"" z="DRAM_RD_ADDR[31]" LH="8340_1$008111" h1="2" HL="8340_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_BUSY" lnk="__HDL_srcfile_4.htm#46"" z="DRAM_RD_BUSY" LH="8341_1$008111" h1="2" HL="8341_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[0]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[0]" LH="8343_1$008111" h1="2" HL="8343_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[1]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[1]" LH="8344_1$008111" h1="2" HL="8344_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[2]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[2]" LH="8345_1$008111" h1="2" HL="8345_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[3]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[3]" LH="8346_1$008111" h1="2" HL="8346_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[4]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[4]" LH="8347_1$008111" h1="2" HL="8347_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[5]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[5]" LH="8348_1$008111" h1="2" HL="8348_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[6]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[6]" LH="8349_1$008111" h1="2" HL="8349_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[7]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[8]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[9]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[10]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[11]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[12]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[13]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[14]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[15]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[16]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[17]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[18]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[19]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[20]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[21]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[22]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[23]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[24]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[25]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[26]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[27]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[28]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[29]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[30]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DATA[31]" lnk="__HDL_srcfile_4.htm#43"" z="DRAM_RD_DATA[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DCNT[0]" lnk="__HDL_srcfile_4.htm#45"" z="DRAM_RD_DCNT[0]" LH="8376_1$008111" h1="2" HL="8376_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DCNT[1]" lnk="__HDL_srcfile_4.htm#45"" z="DRAM_RD_DCNT[1]" LH="8377_1$008111" h1="2" HL="8377_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DCNT[2]" lnk="__HDL_srcfile_4.htm#45"" z="DRAM_RD_DCNT[2]" LH="8378_1$008111" h1="2" HL="8378_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DCNT[3]" lnk="__HDL_srcfile_4.htm#45"" z="DRAM_RD_DCNT[3]" LH="8379_1$008111" h1="2" HL="8379_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DCNT[4]" lnk="__HDL_srcfile_4.htm#45"" z="DRAM_RD_DCNT[4]" LH="8380_1$008111" h1="2" HL="8380_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DCNT[5]" lnk="__HDL_srcfile_4.htm#45"" z="DRAM_RD_DCNT[5]" LH="8381_1$008111" h1="2" HL="8381_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DCNT[6]" lnk="__HDL_srcfile_4.htm#45"" z="DRAM_RD_DCNT[6]" LH="8382_1$008111" h1="2" HL="8382_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DCNT[7]" lnk="__HDL_srcfile_4.htm#45"" z="DRAM_RD_DCNT[7]" LH="8383_1$008111" h1="2" HL="8383_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DCNT[8]" lnk="__HDL_srcfile_4.htm#45"" z="DRAM_RD_DCNT[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DCNT[9]" lnk="__HDL_srcfile_4.htm#45"" z="DRAM_RD_DCNT[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DCNT[10]" lnk="__HDL_srcfile_4.htm#45"" z="DRAM_RD_DCNT[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_DCNT[11]" lnk="__HDL_srcfile_4.htm#45"" z="DRAM_RD_DCNT[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_REQ" lnk="__HDL_srcfile_4.htm#39"" z="DRAM_RD_REQ" LH="8388_1$008111" h1="2" HL="8388_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_SIZE[0]" lnk="__HDL_srcfile_4.htm#42"" z="DRAM_RD_SIZE[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_SIZE[1]" lnk="__HDL_srcfile_4.htm#42"" z="DRAM_RD_SIZE[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_SIZE[2]" lnk="__HDL_srcfile_4.htm#42"" z="DRAM_RD_SIZE[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_SIZE[3]" lnk="__HDL_srcfile_4.htm#42"" z="DRAM_RD_SIZE[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_SIZE[4]" lnk="__HDL_srcfile_4.htm#42"" z="DRAM_RD_SIZE[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_SIZE[5]" lnk="__HDL_srcfile_4.htm#42"" z="DRAM_RD_SIZE[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_SIZE[6]" lnk="__HDL_srcfile_4.htm#42"" z="DRAM_RD_SIZE[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_SIZE[7]" lnk="__HDL_srcfile_4.htm#42"" z="DRAM_RD_SIZE[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_SIZE[8]" lnk="__HDL_srcfile_4.htm#42"" z="DRAM_RD_SIZE[8]" LH="8398_1$008111" h1="2" HL="8398_0$008111" h2="2" c="G" p="100.00"/>
  <tr s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_SIZE[9]" lnk="__HDL_srcfile_4.htm#42"" z="DRAM_RD_SIZE[9]" LH="8399_1$008111" h1="2" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_SIZE[10]" lnk="__HDL_srcfile_4.htm#42"" z="DRAM_RD_SIZE[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_SIZE[11]" lnk="__HDL_srcfile_4.htm#42"" z="DRAM_RD_SIZE[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_RD_TRIG" lnk="__HDL_srcfile_4.htm#44"" z="DRAM_RD_TRIG" LH="8402_1$008111" h1="2" HL="8402_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ACK" lnk="__HDL_srcfile_4.htm#31"" z="DRAM_WR_ACK" LH="8403_1$008111" h1="2" HL="8403_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[0]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[1]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[2]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[3]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[4]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[5]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[6]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[6]" LH="8411_1$008111" h1="2" HL="8411_0$008111" h2="2" c="G" p="100.00"/>
  <tr s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[7]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[7]" LH="8412_1$008111" h1="2" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[8]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[9]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[10]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[11]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[12]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[13]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[14]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[15]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[16]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[17]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[18]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[19]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[20]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[21]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[22]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[23]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[24]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[25]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[25]" LH="8430_1$008111" h1="2" HL="8430_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[26]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[26]" LH="8431_1$008111" h1="2" HL="8431_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[27]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[27]" LH="8432_1$008111" h1="2" HL="8432_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[28]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[28]" LH="8433_1$008111" h1="2" HL="8433_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[29]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[29]" LH="8434_1$008111" h1="2" HL="8434_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[30]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[30]" LH="8435_1$008111" h1="2" HL="8435_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_ADDR[31]" lnk="__HDL_srcfile_4.htm#32"" z="DRAM_WR_ADDR[31]" LH="8436_1$008111" h1="2" HL="8436_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_BUSY" lnk="__HDL_srcfile_4.htm#37"" z="DRAM_WR_BUSY" LH="8437_1$008111" h1="2" HL="8437_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[0]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[0]" LH="8439_1$008111" h1="2" HL="8439_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[1]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[1]" LH="8440_1$008111" h1="2" HL="8440_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[2]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[2]" LH="8441_1$008111" h1="2" HL="8441_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[3]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[3]" LH="8442_1$008111" h1="2" HL="8442_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[4]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[4]" LH="8443_1$008111" h1="2" HL="8443_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[5]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[5]" LH="8444_1$008111" h1="2" HL="8444_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[6]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[6]" LH="8445_1$008111" h1="2" HL="8445_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[7]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[8]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[9]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[10]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[11]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[12]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[13]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[14]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[15]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[16]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[17]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[18]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[19]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[20]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[21]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[22]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[23]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[24]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[25]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[26]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[27]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[28]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[29]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[30]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DATA[31]" lnk="__HDL_srcfile_4.htm#34"" z="DRAM_WR_DATA[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DCNT[0]" lnk="__HDL_srcfile_4.htm#36"" z="DRAM_WR_DCNT[0]" LH="8472_1$008111" h1="2" HL="8472_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DCNT[1]" lnk="__HDL_srcfile_4.htm#36"" z="DRAM_WR_DCNT[1]" LH="8473_1$008111" h1="2" HL="8473_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DCNT[2]" lnk="__HDL_srcfile_4.htm#36"" z="DRAM_WR_DCNT[2]" LH="8474_1$008111" h1="2" HL="8474_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DCNT[3]" lnk="__HDL_srcfile_4.htm#36"" z="DRAM_WR_DCNT[3]" LH="8475_1$008111" h1="2" HL="8475_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DCNT[4]" lnk="__HDL_srcfile_4.htm#36"" z="DRAM_WR_DCNT[4]" LH="8476_1$008111" h1="2" HL="8476_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DCNT[5]" lnk="__HDL_srcfile_4.htm#36"" z="DRAM_WR_DCNT[5]" LH="8477_1$008111" h1="2" HL="8477_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DCNT[6]" lnk="__HDL_srcfile_4.htm#36"" z="DRAM_WR_DCNT[6]" LH="8478_1$008111" h1="2" HL="8478_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DCNT[7]" lnk="__HDL_srcfile_4.htm#36"" z="DRAM_WR_DCNT[7]" LH="8479_1$008111" h1="2" HL="8479_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DCNT[8]" lnk="__HDL_srcfile_4.htm#36"" z="DRAM_WR_DCNT[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DCNT[9]" lnk="__HDL_srcfile_4.htm#36"" z="DRAM_WR_DCNT[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DCNT[10]" lnk="__HDL_srcfile_4.htm#36"" z="DRAM_WR_DCNT[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_DCNT[11]" lnk="__HDL_srcfile_4.htm#36"" z="DRAM_WR_DCNT[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_REQ" lnk="__HDL_srcfile_4.htm#30"" z="DRAM_WR_REQ" LH="8484_1$008111" h1="2" HL="8484_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_SIZE[0]" lnk="__HDL_srcfile_4.htm#33"" z="DRAM_WR_SIZE[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_SIZE[1]" lnk="__HDL_srcfile_4.htm#33"" z="DRAM_WR_SIZE[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_SIZE[2]" lnk="__HDL_srcfile_4.htm#33"" z="DRAM_WR_SIZE[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_SIZE[3]" lnk="__HDL_srcfile_4.htm#33"" z="DRAM_WR_SIZE[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_SIZE[4]" lnk="__HDL_srcfile_4.htm#33"" z="DRAM_WR_SIZE[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_SIZE[5]" lnk="__HDL_srcfile_4.htm#33"" z="DRAM_WR_SIZE[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_SIZE[6]" lnk="__HDL_srcfile_4.htm#33"" z="DRAM_WR_SIZE[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_SIZE[7]" lnk="__HDL_srcfile_4.htm#33"" z="DRAM_WR_SIZE[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_SIZE[8]" lnk="__HDL_srcfile_4.htm#33"" z="DRAM_WR_SIZE[8]" LH="8494_1$008111" h1="2" HL="8494_0$008111" h2="2" c="G" p="100.00"/>
  <tr s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_SIZE[9]" lnk="__HDL_srcfile_4.htm#33"" z="DRAM_WR_SIZE[9]" LH="8495_1$008111" h1="2" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_SIZE[10]" lnk="__HDL_srcfile_4.htm#33"" z="DRAM_WR_SIZE[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_SIZE[11]" lnk="__HDL_srcfile_4.htm#33"" z="DRAM_WR_SIZE[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_DRAM_WR_TRIG" lnk="__HDL_srcfile_4.htm#35"" z="DRAM_WR_TRIG" LH="8498_1$008111" h1="2" HL="8498_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_OP_ADDR[0]" lnk="__HDL_srcfile_4.htm#28"" z="REG_OP_ADDR[0]" LH="8500_1$008111" h1="4" HL="8500_0$008111" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_OP_ADDR[1]" lnk="__HDL_srcfile_4.htm#28"" z="REG_OP_ADDR[1]" LH="8501_1$008111" h1="4" HL="8501_0$008111" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_OP_ADDR[2]" lnk="__HDL_srcfile_4.htm#28"" z="REG_OP_ADDR[2]" LH="8502_1$008111" h1="4" HL="8502_0$008111" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_OP_ADDR[3]" lnk="__HDL_srcfile_4.htm#28"" z="REG_OP_ADDR[3]" LH="8503_1$008111" h1="2" HL="8503_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_OP_ADDR[4]" lnk="__HDL_srcfile_4.htm#28"" z="REG_OP_ADDR[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_OP_ADDR[5]" lnk="__HDL_srcfile_4.htm#28"" z="REG_OP_ADDR[5]" LH="8505_1$008111" h1="2" HL="8505_0$008111" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_OP_ADDR[6]" lnk="__HDL_srcfile_4.htm#28"" z="REG_OP_ADDR[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_OP_ADDR[7]" lnk="__HDL_srcfile_4.htm#28"" z="REG_OP_ADDR[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_OP_ADDR[8]" lnk="__HDL_srcfile_4.htm#28"" z="REG_OP_ADDR[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_OP_ADDR[9]" lnk="__HDL_srcfile_4.htm#28"" z="REG_OP_ADDR[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_ACK" lnk="__HDL_srcfile_4.htm#26"" z="REG_RD_ACK" LH="8510_1$008111" h1="3" HL="8510_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[0]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[0]" LH="8512_1$008111" h1="3" HL="8512_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[1]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[1]" LH="8513_1$008111" h1="3" HL="8513_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[2]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[2]" LH="8514_1$008111" h1="3" HL="8514_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[3]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[3]" LH="8515_1$008111" h1="3" HL="8515_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[4]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[4]" LH="8516_1$008111" h1="3" HL="8516_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[5]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[5]" LH="8517_1$008111" h1="3" HL="8517_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[6]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[6]" LH="8518_1$008111" h1="3" HL="8518_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[7]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[7]" LH="8519_1$008111" h1="3" HL="8519_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[8]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[8]" LH="8520_1$008111" h1="2" HL="8520_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[9]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[9]" LH="8521_1$008111" h1="2" HL="8521_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[10]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[11]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[12]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[13]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[14]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[15]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[16]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[16]" LH="8528_1$008111" h1="2" HL="8528_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[17]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[17]" LH="8529_1$008111" h1="2" HL="8529_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[18]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[18]" LH="8530_1$008111" h1="2" HL="8530_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[19]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[19]" LH="8531_1$008111" h1="2" HL="8531_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[20]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[20]" LH="8532_1$008111" h1="2" HL="8532_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[21]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[21]" LH="8533_1$008111" h1="2" HL="8533_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[22]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[22]" LH="8534_1$008111" h1="2" HL="8534_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[23]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[23]" LH="8535_1$008111" h1="2" HL="8535_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[24]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[25]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[25]" LH="8537_1$008111" h1="2" HL="8537_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[26]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[26]" LH="8538_1$008111" h1="2" HL="8538_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[27]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[27]" LH="8539_1$008111" h1="2" HL="8539_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[28]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[28]" LH="8540_1$008111" h1="2" HL="8540_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[29]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[29]" LH="8541_1$008111" h1="2" HL="8541_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[30]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[30]" LH="8542_1$008111" h1="2" HL="8542_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_DATA[31]" lnk="__HDL_srcfile_4.htm#27"" z="REG_RD_DATA[31]" LH="8543_1$008111" h1="2" HL="8543_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_RD_REQ" lnk="__HDL_srcfile_4.htm#25"" z="REG_RD_REQ" LH="8544_1$008111" h1="3" HL="8544_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_ACK" lnk="__HDL_srcfile_4.htm#23"" z="REG_WR_ACK" LH="8545_1$008111" h1="3" HL="8545_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[0]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[0]" LH="8547_1$008111" h1="4" HL="8547_0$008111" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[1]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[1]" LH="8548_1$008111" h1="4" HL="8548_0$008111" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[2]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[2]" LH="8549_1$008111" h1="4" HL="8549_0$008111" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[3]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[3]" LH="8550_1$008111" h1="4" HL="8550_0$008111" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[4]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[4]" LH="8551_1$008111" h1="4" HL="8551_0$008111" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[5]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[5]" LH="8552_1$008111" h1="4" HL="8552_0$008111" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[6]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[6]" LH="8553_1$008111" h1="4" HL="8553_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[7]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[7]" LH="8554_1$008111" h1="3" HL="8554_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[8]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[8]" LH="8555_1$008111" h1="3" HL="8555_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[9]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[9]" LH="8556_1$008111" h1="3" HL="8556_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[10]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[10]" LH="8557_1$008111" h1="2" HL="8557_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[11]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[11]" LH="8558_1$008111" h1="2" HL="8558_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[12]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[12]" LH="8559_1$008111" h1="2" HL="8559_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[13]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[13]" LH="8560_1$008111" h1="2" HL="8560_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[14]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[14]" LH="8561_1$008111" h1="2" HL="8561_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[15]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[15]" LH="8562_1$008111" h1="2" HL="8562_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[16]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[16]" LH="8563_1$008111" h1="4" HL="8563_0$008111" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[17]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[17]" LH="8564_1$008111" h1="4" HL="8564_0$008111" h2="4" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[18]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[18]" LH="8565_1$008111" h1="3" HL="8565_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[19]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[19]" LH="8566_1$008111" h1="3" HL="8566_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[20]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[20]" LH="8567_1$008111" h1="3" HL="8567_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[21]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[21]" LH="8568_1$008111" h1="3" HL="8568_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[22]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[22]" LH="8569_1$008111" h1="3" HL="8569_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[23]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[23]" LH="8570_1$008111" h1="3" HL="8570_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[24]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[24]" LH="8571_1$008111" h1="2" HL="8571_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[25]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[25]" LH="8572_1$008111" h1="3" HL="8572_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[26]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[26]" LH="8573_1$008111" h1="3" HL="8573_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[27]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[27]" LH="8574_1$008111" h1="3" HL="8574_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[28]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[28]" LH="8575_1$008111" h1="3" HL="8575_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[29]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[29]" LH="8576_1$008111" h1="3" HL="8576_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[30]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[30]" LH="8577_1$008111" h1="3" HL="8577_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_DATA[31]" lnk="__HDL_srcfile_4.htm#24"" z="REG_WR_DATA[31]" LH="8578_1$008111" h1="3" HL="8578_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/s_REG1_WR_REQ" lnk="__HDL_srcfile_4.htm#22"" z="REG_WR_REQ" LH="8579_1$008111" h1="3" HL="8579_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/RST" lnk="__HDL_srcfile_4.htm#20"" z="RST" LH="8580_1$008111" h1="2" HL="8580_0$008111" h2="8" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#84" z="r_REG_ADR[0]" LH="8582_1$008111" h1="3" HL="8582_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#84" z="r_REG_ADR[1]" LH="8583_1$008111" h1="3" HL="8583_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#84" z="r_REG_ADR[2]" LH="8584_1$008111" h1="3" HL="8584_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#84" z="r_REG_ADR[3]" LH="8585_1$008111" h1="2" HL="8585_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#84" z="r_REG_ADR[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#84" z="r_REG_ADR[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#84" z="r_REG_ADR[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#84" z="r_REG_ADR[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#84" z="r_REG_ADR[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#84" z="r_REG_ADR[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[0]" LH="8593_1$008111" h1="2" HL="8593_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[1]" LH="8594_1$008111" h1="2" HL="8594_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[2]" LH="8595_1$008111" h1="2" HL="8595_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[3]" LH="8596_1$008111" h1="2" HL="8596_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[4]" LH="8597_1$008111" h1="2" HL="8597_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[5]" LH="8598_1$008111" h1="2" HL="8598_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[6]" LH="8599_1$008111" h1="2" HL="8599_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[7]" LH="8600_1$008111" h1="2" HL="8600_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[16]" LH="8609_1$008111" h1="2" HL="8609_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[17]" LH="8610_1$008111" h1="2" HL="8610_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[18]" LH="8611_1$008111" h1="2" HL="8611_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[19]" LH="8612_1$008111" h1="2" HL="8612_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[20]" LH="8613_1$008111" h1="2" HL="8613_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[21]" LH="8614_1$008111" h1="2" HL="8614_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[22]" LH="8615_1$008111" h1="2" HL="8615_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[23]" LH="8616_1$008111" h1="2" HL="8616_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#93" z="r_REG_BRAM_RADR[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[0]" LH="8626_1$008111" h1="2" HL="8626_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[1]" LH="8627_1$008111" h1="2" HL="8627_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[2]" LH="8628_1$008111" h1="2" HL="8628_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[3]" LH="8629_1$008111" h1="2" HL="8629_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[4]" LH="8630_1$008111" h1="2" HL="8630_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[5]" LH="8631_1$008111" h1="2" HL="8631_0$008111" h2="2" c="G" p="100.00"/>
  <tr s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[6]" LH="8632_1$008111" h1="2" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#95" z="r_REG_BRAM_RDAT[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#97" z="r_REG_BRAM_RREQ" LH="8658_1$008111" h1="2" HL="8658_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[0]" LH="8660_1$008111" h1="2" HL="8660_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[1]" LH="8661_1$008111" h1="2" HL="8661_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[2]" LH="8662_1$008111" h1="2" HL="8662_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[3]" LH="8663_1$008111" h1="2" HL="8663_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[4]" LH="8664_1$008111" h1="2" HL="8664_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[5]" LH="8665_1$008111" h1="2" HL="8665_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[6]" LH="8666_1$008111" h1="2" HL="8666_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[7]" LH="8667_1$008111" h1="2" HL="8667_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[16]" LH="8676_1$008111" h1="2" HL="8676_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[17]" LH="8677_1$008111" h1="2" HL="8677_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[18]" LH="8678_1$008111" h1="2" HL="8678_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[19]" LH="8679_1$008111" h1="2" HL="8679_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[20]" LH="8680_1$008111" h1="2" HL="8680_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[21]" LH="8681_1$008111" h1="2" HL="8681_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[22]" LH="8682_1$008111" h1="2" HL="8682_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[23]" LH="8683_1$008111" h1="2" HL="8683_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#92" z="r_REG_BRAM_WADR[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[0]" LH="8693_1$008111" h1="2" HL="8693_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[1]" LH="8694_1$008111" h1="2" HL="8694_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[2]" LH="8695_1$008111" h1="2" HL="8695_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[3]" LH="8696_1$008111" h1="2" HL="8696_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[4]" LH="8697_1$008111" h1="2" HL="8697_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[5]" LH="8698_1$008111" h1="2" HL="8698_0$008111" h2="2" c="G" p="100.00"/>
  <tr s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[6]" LH="8699_1$008111" h1="2" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#94" z="r_REG_BRAM_WDAT[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#96" z="r_REG_BRAM_WREQ" LH="8725_1$008111" h1="2" HL="8725_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[6]" LH="8733_1$008111" h1="2" HL="8733_0$008111" h2="2" c="G" p="100.00"/>
  <tr s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[7]" LH="8734_1$008111" h1="2" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[25]" LH="8752_1$008111" h1="2" HL="8752_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[26]" LH="8753_1$008111" h1="2" HL="8753_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[27]" LH="8754_1$008111" h1="2" HL="8754_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[28]" LH="8755_1$008111" h1="2" HL="8755_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[29]" LH="8756_1$008111" h1="2" HL="8756_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[30]" LH="8757_1$008111" h1="2" HL="8757_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#99" z="r_REG_DRAM_ADDR[31]" LH="8758_1$008111" h1="2" HL="8758_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#110" z="r_REG_DRAM_BUSY[0]" LH="8760_1$008111" h1="2" HL="8760_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#110" z="r_REG_DRAM_BUSY[1]" LH="8761_1$008111" h1="2" HL="8761_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#107" z="r_REG_DRAM_RCNT[0]" LH="8763_1$008111" h1="2" HL="8763_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#107" z="r_REG_DRAM_RCNT[1]" LH="8764_1$008111" h1="2" HL="8764_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#107" z="r_REG_DRAM_RCNT[2]" LH="8765_1$008111" h1="2" HL="8765_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#107" z="r_REG_DRAM_RCNT[3]" LH="8766_1$008111" h1="2" HL="8766_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#107" z="r_REG_DRAM_RCNT[4]" LH="8767_1$008111" h1="2" HL="8767_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#107" z="r_REG_DRAM_RCNT[5]" LH="8768_1$008111" h1="2" HL="8768_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#107" z="r_REG_DRAM_RCNT[6]" LH="8769_1$008111" h1="2" HL="8769_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#107" z="r_REG_DRAM_RCNT[7]" LH="8770_1$008111" h1="2" HL="8770_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#107" z="r_REG_DRAM_RCNT[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#107" z="r_REG_DRAM_RCNT[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#107" z="r_REG_DRAM_RCNT[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#107" z="r_REG_DRAM_RCNT[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[0]" LH="8776_1$008111" h1="2" HL="8776_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[1]" LH="8777_1$008111" h1="2" HL="8777_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[2]" LH="8778_1$008111" h1="2" HL="8778_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[3]" LH="8779_1$008111" h1="2" HL="8779_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[4]" LH="8780_1$008111" h1="2" HL="8780_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[5]" LH="8781_1$008111" h1="2" HL="8781_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[6]" LH="8782_1$008111" h1="2" HL="8782_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#102" z="r_REG_DRAM_RDAT[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#105" z="r_REG_DRAM_RREQ" LH="8808_1$008111" h1="2" HL="8808_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#109" z="r_REG_DRAM_RTRIG" LH="8809_1$008111" h1="2" HL="8809_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#100" z="r_REG_DRAM_SIZE[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#100" z="r_REG_DRAM_SIZE[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#100" z="r_REG_DRAM_SIZE[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#100" z="r_REG_DRAM_SIZE[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#100" z="r_REG_DRAM_SIZE[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#100" z="r_REG_DRAM_SIZE[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#100" z="r_REG_DRAM_SIZE[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#100" z="r_REG_DRAM_SIZE[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#100" z="r_REG_DRAM_SIZE[8]" LH="8819_1$008111" h1="2" HL="8819_0$008111" h2="2" c="G" p="100.00"/>
  <tr s="2" lnk="__HDL_srcfile_4.htm#100" z="r_REG_DRAM_SIZE[9]" LH="8820_1$008111" h1="2" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#100" z="r_REG_DRAM_SIZE[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#100" z="r_REG_DRAM_SIZE[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#106" z="r_REG_DRAM_WCNT[0]" LH="8824_1$008111" h1="2" HL="8824_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#106" z="r_REG_DRAM_WCNT[1]" LH="8825_1$008111" h1="2" HL="8825_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#106" z="r_REG_DRAM_WCNT[2]" LH="8826_1$008111" h1="2" HL="8826_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#106" z="r_REG_DRAM_WCNT[3]" LH="8827_1$008111" h1="2" HL="8827_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#106" z="r_REG_DRAM_WCNT[4]" LH="8828_1$008111" h1="2" HL="8828_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#106" z="r_REG_DRAM_WCNT[5]" LH="8829_1$008111" h1="2" HL="8829_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#106" z="r_REG_DRAM_WCNT[6]" LH="8830_1$008111" h1="2" HL="8830_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#106" z="r_REG_DRAM_WCNT[7]" LH="8831_1$008111" h1="2" HL="8831_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#106" z="r_REG_DRAM_WCNT[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#106" z="r_REG_DRAM_WCNT[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#106" z="r_REG_DRAM_WCNT[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#106" z="r_REG_DRAM_WCNT[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[0]" LH="8837_1$008111" h1="2" HL="8837_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[1]" LH="8838_1$008111" h1="2" HL="8838_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[2]" LH="8839_1$008111" h1="2" HL="8839_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[3]" LH="8840_1$008111" h1="2" HL="8840_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[4]" LH="8841_1$008111" h1="2" HL="8841_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[5]" LH="8842_1$008111" h1="2" HL="8842_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[6]" LH="8843_1$008111" h1="2" HL="8843_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#101" z="r_REG_DRAM_WDAT[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#104" z="r_REG_DRAM_WREQ" LH="8869_1$008111" h1="2" HL="8869_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#108" z="r_REG_DRAM_WTRIG" LH="8870_1$008111" h1="2" HL="8870_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[0]" LH="8872_1$008111" h1="3" HL="8872_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[1]" LH="8873_1$008111" h1="3" HL="8873_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[2]" LH="8874_1$008111" h1="3" HL="8874_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[3]" LH="8875_1$008111" h1="3" HL="8875_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[4]" LH="8876_1$008111" h1="3" HL="8876_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[5]" LH="8877_1$008111" h1="3" HL="8877_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[6]" LH="8878_1$008111" h1="3" HL="8878_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[7]" LH="8879_1$008111" h1="3" HL="8879_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[8]" LH="8880_1$008111" h1="2" HL="8880_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[9]" LH="8881_1$008111" h1="2" HL="8881_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[16]" LH="8888_1$008111" h1="2" HL="8888_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[17]" LH="8889_1$008111" h1="2" HL="8889_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[18]" LH="8890_1$008111" h1="2" HL="8890_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[19]" LH="8891_1$008111" h1="2" HL="8891_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[20]" LH="8892_1$008111" h1="2" HL="8892_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[21]" LH="8893_1$008111" h1="2" HL="8893_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[22]" LH="8894_1$008111" h1="2" HL="8894_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[23]" LH="8895_1$008111" h1="2" HL="8895_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[25]" LH="8897_1$008111" h1="2" HL="8897_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[26]" LH="8898_1$008111" h1="2" HL="8898_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[27]" LH="8899_1$008111" h1="2" HL="8899_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[28]" LH="8900_1$008111" h1="2" HL="8900_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[29]" LH="8901_1$008111" h1="2" HL="8901_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[30]" LH="8902_1$008111" h1="2" HL="8902_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#89" z="r_REG_RDT[31]" LH="8903_1$008111" h1="2" HL="8903_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#87" z="r_REG_RD_ACK" LH="8904_1$008111" h1="3" HL="8904_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#82" z="r_REG_REN" LH="8905_1$008111" h1="3" HL="8905_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#90" z="r_REG_REN_SHFT[0]" LH="8907_1$008111" h1="3" HL="8907_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#90" z="r_REG_REN_SHFT[1]" LH="8908_1$008111" h1="3" HL="8908_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#90" z="r_REG_REN_SHFT[2]" LH="8909_1$008111" h1="3" HL="8909_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#90" z="r_REG_REN_SHFT[3]" LH="8910_1$008111" h1="3" HL="8910_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#90" z="r_REG_REN_SHFT[4]" LH="8911_1$008111" h1="3" HL="8911_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#90" z="r_REG_REN_SHFT[5]" LH="8912_1$008111" h1="3" HL="8912_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#90" z="r_REG_REN_SHFT[6]" LH="8913_1$008111" h1="3" HL="8913_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#90" z="r_REG_REN_SHFT[7]" LH="8914_1$008111" h1="3" HL="8914_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[0]" LH="8916_1$008111" h1="3" HL="8916_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[1]" LH="8917_1$008111" h1="3" HL="8917_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[2]" LH="8918_1$008111" h1="3" HL="8918_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[3]" LH="8919_1$008111" h1="3" HL="8919_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[4]" LH="8920_1$008111" h1="3" HL="8920_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[5]" LH="8921_1$008111" h1="3" HL="8921_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[6]" LH="8922_1$008111" h1="3" HL="8922_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[7]" LH="8923_1$008111" h1="2" HL="8923_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[8]" LH="8924_1$008111" h1="2" HL="8924_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[9]" LH="8925_1$008111" h1="2" HL="8925_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[16]" LH="8932_1$008111" h1="3" HL="8932_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[17]" LH="8933_1$008111" h1="3" HL="8933_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[18]" LH="8934_1$008111" h1="2" HL="8934_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[19]" LH="8935_1$008111" h1="2" HL="8935_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[20]" LH="8936_1$008111" h1="2" HL="8936_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[21]" LH="8937_1$008111" h1="2" HL="8937_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[22]" LH="8938_1$008111" h1="2" HL="8938_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[23]" LH="8939_1$008111" h1="2" HL="8939_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[25]" LH="8941_1$008111" h1="2" HL="8941_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[26]" LH="8942_1$008111" h1="2" HL="8942_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[27]" LH="8943_1$008111" h1="2" HL="8943_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[28]" LH="8944_1$008111" h1="2" HL="8944_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[29]" LH="8945_1$008111" h1="2" HL="8945_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[30]" LH="8946_1$008111" h1="2" HL="8946_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#83" z="r_REG_WDT[31]" LH="8947_1$008111" h1="2" HL="8947_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#81" z="r_REG_WEN" LH="8948_1$008111" h1="3" HL="8948_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#86" z="r_REG_WR_ACK" LH="8949_1$008111" h1="3" HL="8949_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#121" z="s_REG_BRAM_RADR_EN" LH="8950_1$008111" h1="2" HL="8950_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#122" z="s_REG_BRAM_RDAT_EN" LH="8951_1$008111" h1="2" HL="8951_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#119" z="s_REG_BRAM_WADR_EN" LH="8952_1$008111" h1="2" HL="8952_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#120" z="s_REG_BRAM_WDAT_EN" LH="8953_1$008111" h1="2" HL="8953_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#112" z="s_REG_DRAM_ADDR_EN" LH="8954_1$008111" h1="2" HL="8954_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#117" z="s_REG_DRAM_CMD_EN" LH="8955_1$008111" h1="2" HL="8955_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#116" z="s_REG_DRAM_RCNT_EN" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#114" z="s_REG_DRAM_RDAT_EN" LH="8957_1$008111" h1="2" HL="8957_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#118" z="s_REG_DRAM_STA_EN" LH="8958_1$008111" h1="2" HL="8958_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_4.htm#115" z="s_REG_DRAM_WCNT_EN" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#113" z="s_REG_DRAM_WDAT_EN" LH="8960_1$008111" h1="2" HL="8960_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[0]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[0]" LH="8962_1$008111" h1="3" HL="8962_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[1]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[1]" LH="8963_1$008111" h1="3" HL="8963_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[2]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[2]" LH="8964_1$008111" h1="3" HL="8964_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[3]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[3]" LH="8965_1$008111" h1="3" HL="8965_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[4]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[4]" LH="8966_1$008111" h1="3" HL="8966_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[5]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[5]" LH="8967_1$008111" h1="3" HL="8967_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[6]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[6]" LH="8968_1$008111" h1="3" HL="8968_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[7]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[7]" LH="8969_1$008111" h1="3" HL="8969_0$008111" h2="3" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[8]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[8]" LH="8970_1$008111" h1="2" HL="8970_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[9]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[9]" LH="8971_1$008111" h1="2" HL="8971_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[10]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[11]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[12]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[13]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[14]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[15]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[16]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[16]" LH="8978_1$008111" h1="2" HL="8978_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[17]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[17]" LH="8979_1$008111" h1="2" HL="8979_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[18]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[18]" LH="8980_1$008111" h1="2" HL="8980_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[19]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[19]" LH="8981_1$008111" h1="2" HL="8981_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[20]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[20]" LH="8982_1$008111" h1="2" HL="8982_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[21]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[21]" LH="8983_1$008111" h1="2" HL="8983_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[22]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[22]" LH="8984_1$008111" h1="2" HL="8984_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[23]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[23]" LH="8985_1$008111" h1="2" HL="8985_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[24]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[25]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[25]" LH="8987_1$008111" h1="2" HL="8987_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[26]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[26]" LH="8988_1$008111" h1="2" HL="8988_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[27]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[27]" LH="8989_1$008111" h1="2" HL="8989_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[28]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[28]" LH="8990_1$008111" h1="2" HL="8990_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[29]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[29]" LH="8991_1$008111" h1="2" HL="8991_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[30]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[30]" LH="8992_1$008111" h1="2" HL="8992_0$008111" h2="2" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/U_FPGA_TOP_SIM/U01_LBUS_TOP/U02_COM_REG/s_REG_RDT[31]" lnk="__HDL_srcfile_4.htm#88"" z="s_REG_RDT[31]" LH="8993_1$008111" h1="2" HL="8993_0$008111" h2="2" c="G" p="100.00"/>
  </table>
<h5>Note:<br/>[alias] denotes that the togglenode is an alias of a canonical node elsewhere in the design.</h5>
<script type="text/javascript" src="../scripts/buildtogglepage.js"></script>
  <!-- make sure jumps to last few line nos work -->
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
  
</body>
</html>
