// Copyright (C) 2019 Yu Yang
// 
// This file is part of Vesyla.
// 
// Vesyla is free software: you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation, either version 3 of the License, or
// (at your option) any later version.
// 
// Vesyla is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
// GNU General Public License for more details.
// 
// You should have received a copy of the GNU General Public License
// along with Vesyla.  If not, see <http://www.gnu.org/licenses/>.


#ifndef __BIRFwDeclarations_h__
#define __BIRFwDeclarations_h__

namespace BIR
{
	class AGU;
	class BIRBase;
	class BranchInstruction;
	class ComponentInfo;
	class ContileCell;
	class DiMArch;
	class DiMArchCell;
	class DPU;
	class DPUInstruction;
	class DRRACell;
	class DRRACluster;
	class Instruction;
	class LoopHeaderInstruction;
	class LoopTailInstruction;
	class JumpInstruction;
	class MemoryElement;
	class RACCU;
	class RACCUInstruction;
	class RefiInstruction;
	class Refi1Instruction;
	class Refi2Instruction;
	class Refi3Instruction;
	class Register;
	class RegFile;
	class RFILEInstruction;
	class RouteInstruction;
	class Sequencer;
	class SRAM;
	class SRAMInstruction;
	class SWBInstruction;
	class SwitchBox;
	class WaitInstruction;
}

#endif // __BIRFwDeclarations_h__