{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650122912570 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650122912570 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 16 20:58:32 2022 " "Processing started: Sat Apr 16 20:58:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650122912570 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122912570 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_Microprocessor -c RISC_Microprocessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_Microprocessor -c RISC_Microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122912570 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650122912870 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650122912870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demultiplexer1to8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demultiplexer1to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Demultiplexer1to8-selection " "Found design unit 1: Demultiplexer1to8-selection" {  } { { "Demultiplexer1to8.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Demultiplexer1to8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122922190 ""} { "Info" "ISGN_ENTITY_NAME" "1 Demultiplexer1to8 " "Found entity 1: Demultiplexer1to8" {  } { { "Demultiplexer1to8.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Demultiplexer1to8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122922190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register2bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register2bit-behaviour " "Found design unit 1: register2bit-behaviour" {  } { { "Register2bit.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Register2bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122922191 ""} { "Info" "ISGN_ENTITY_NAME" "1 register2bit " "Found entity 1: register2bit" {  } { { "Register2bit.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Register2bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122922191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_16-behavioural " "Found design unit 1: alu_16-behavioural" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122922193 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_16 " "Found entity 1: alu_16" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122922193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroappender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zeroappender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ZeroAppender-append " "Found design unit 1: ZeroAppender-append" {  } { { "ZeroAppender.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ZeroAppender.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122922194 ""} { "Info" "ISGN_ENTITY_NAME" "1 ZeroAppender " "Found entity 1: ZeroAppender" {  } { { "ZeroAppender.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ZeroAppender.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122922194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextender9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extender_9bit-extend " "Found design unit 1: sign_extender_9bit-extend" {  } { { "SignExtender9.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/SignExtender9.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122922196 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extender_9bit " "Found entity 1: sign_extender_9bit" {  } { { "SignExtender9.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/SignExtender9.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122922196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextender6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extender_6bit-extend " "Found design unit 1: sign_extender_6bit-extend" {  } { { "SignExtender6.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/SignExtender6.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122922197 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extender_6bit " "Found entity 1: sign_extender_6bit" {  } { { "SignExtender6.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/SignExtender6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122922197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerbank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerbank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_bank-behaviour " "Found design unit 1: register_bank-behaviour" {  } { { "RegisterBank.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/RegisterBank.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122922199 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "RegisterBank.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/RegisterBank.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122922199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register2byte.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register2byte.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register2byte-behaviour " "Found design unit 1: register2byte-behaviour" {  } { { "Register2Byte.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Register2Byte.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122922200 ""} { "Info" "ISGN_ENTITY_NAME" "1 register2byte " "Found entity 1: register2byte" {  } { { "Register2Byte.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Register2Byte.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122922200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922200 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Register1Byte.vhd " "Can't analyze file -- file Register1Byte.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1650122922202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-behaviour " "Found design unit 1: RAM-behaviour" {  } { { "RAM.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/RAM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122922203 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122922203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122922205 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122922205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/DUT.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122922207 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/DUT.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122922207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-behavioural " "Found design unit 1: Datapath-behavioural" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122922209 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650122922209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922209 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650122922244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:add_instance " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/DUT.vhdl" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650122922246 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CC_out Datapath.vhd(72) " "Verilog HDL or VHDL warning at Datapath.vhd(72): object \"CC_out\" assigned a value but never read" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650122922248 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "IR_in Datapath.vhd(88) " "VHDL Signal Declaration warning at Datapath.vhd(88): used implicit default value for signal \"IR_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650122922248 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_enable Datapath.vhd(91) " "Verilog HDL or VHDL warning at Datapath.vhd(91): object \"wr_enable\" assigned a value but never read" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650122922248 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_out Datapath.vhd(135) " "VHDL Process Statement warning at Datapath.vhd(135): signal \"T1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122922248 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_C Datapath.vhd(137) " "VHDL Process Statement warning at Datapath.vhd(137): signal \"ALU_C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122922248 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T3_out Datapath.vhd(151) " "VHDL Process Statement warning at Datapath.vhd(151): signal \"T3_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122922248 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out Datapath.vhd(166) " "VHDL Process Statement warning at Datapath.vhd(166): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122922248 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out Datapath.vhd(167) " "VHDL Process Statement warning at Datapath.vhd(167): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122922248 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D1 Datapath.vhd(168) " "VHDL Process Statement warning at Datapath.vhd(168): signal \"RF_D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122922248 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D2 Datapath.vhd(169) " "VHDL Process Statement warning at Datapath.vhd(169): signal \"RF_D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122922248 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_out Datapath.vhd(183) " "VHDL Process Statement warning at Datapath.vhd(183): signal \"T1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122922248 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_out Datapath.vhd(184) " "VHDL Process Statement warning at Datapath.vhd(184): signal \"T2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122922248 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flags Datapath.vhd(186) " "VHDL Process Statement warning at Datapath.vhd(186): signal \"flags\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122922248 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_C Datapath.vhd(187) " "VHDL Process Statement warning at Datapath.vhd(187): signal \"ALU_C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122922248 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T3_out Datapath.vhd(201) " "VHDL Process Statement warning at Datapath.vhd(201): signal \"T3_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122922248 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out Datapath.vhd(202) " "VHDL Process Statement warning at Datapath.vhd(202): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650122922248 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_A1 Datapath.vhd(113) " "VHDL Process Statement warning at Datapath.vhd(113): inferring latch(es) for signal or variable \"RF_A1\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650122922248 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_load Datapath.vhd(113) " "VHDL Process Statement warning at Datapath.vhd(113): inferring latch(es) for signal or variable \"RF_load\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650122922249 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CC_load Datapath.vhd(113) " "VHDL Process Statement warning at Datapath.vhd(113): inferring latch(es) for signal or variable \"CC_load\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650122922249 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T1_load Datapath.vhd(113) " "VHDL Process Statement warning at Datapath.vhd(113): inferring latch(es) for signal or variable \"T1_load\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650122922249 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T2_load Datapath.vhd(113) " "VHDL Process Statement warning at Datapath.vhd(113): inferring latch(es) for signal or variable \"T2_load\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650122922249 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T3_load Datapath.vhd(113) " "VHDL Process Statement warning at Datapath.vhd(113): inferring latch(es) for signal or variable \"T3_load\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650122922249 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IR_load Datapath.vhd(113) " "VHDL Process Statement warning at Datapath.vhd(113): inferring latch(es) for signal or variable \"IR_load\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650122922249 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_A Datapath.vhd(113) " "VHDL Process Statement warning at Datapath.vhd(113): inferring latch(es) for signal or variable \"ALU_A\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650122922249 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_B Datapath.vhd(113) " "VHDL Process Statement warning at Datapath.vhd(113): inferring latch(es) for signal or variable \"ALU_B\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650122922249 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T3_in Datapath.vhd(113) " "VHDL Process Statement warning at Datapath.vhd(113): inferring latch(es) for signal or variable \"T3_in\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650122922249 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_D3 Datapath.vhd(113) " "VHDL Process Statement warning at Datapath.vhd(113): inferring latch(es) for signal or variable \"RF_D3\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650122922249 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_A3 Datapath.vhd(113) " "VHDL Process Statement warning at Datapath.vhd(113): inferring latch(es) for signal or variable \"RF_A3\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650122922249 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_A2 Datapath.vhd(113) " "VHDL Process Statement warning at Datapath.vhd(113): inferring latch(es) for signal or variable \"RF_A2\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650122922249 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T1_in Datapath.vhd(113) " "VHDL Process Statement warning at Datapath.vhd(113): inferring latch(es) for signal or variable \"T1_in\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650122922249 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T2_in Datapath.vhd(113) " "VHDL Process Statement warning at Datapath.vhd(113): inferring latch(es) for signal or variable \"T2_in\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650122922249 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_select Datapath.vhd(113) " "VHDL Process Statement warning at Datapath.vhd(113): inferring latch(es) for signal or variable \"alu_select\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650122922249 "|DUT|Datapath:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CC_in Datapath.vhd(113) " "VHDL Process Statement warning at Datapath.vhd(113): inferring latch(es) for signal or variable \"CC_in\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650122922249 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CC_in\[1\] Datapath.vhd(113) " "Inferred latch for \"CC_in\[1\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922249 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CC_in\[0\] Datapath.vhd(113) " "Inferred latch for \"CC_in\[0\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922249 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_select\[1\] Datapath.vhd(113) " "Inferred latch for \"alu_select\[1\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922249 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_select\[0\] Datapath.vhd(113) " "Inferred latch for \"alu_select\[0\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922249 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[15\] Datapath.vhd(113) " "Inferred latch for \"T2_in\[15\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922249 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[14\] Datapath.vhd(113) " "Inferred latch for \"T2_in\[14\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922249 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[13\] Datapath.vhd(113) " "Inferred latch for \"T2_in\[13\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922249 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[12\] Datapath.vhd(113) " "Inferred latch for \"T2_in\[12\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922249 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[11\] Datapath.vhd(113) " "Inferred latch for \"T2_in\[11\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922249 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[10\] Datapath.vhd(113) " "Inferred latch for \"T2_in\[10\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922250 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[9\] Datapath.vhd(113) " "Inferred latch for \"T2_in\[9\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922250 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[8\] Datapath.vhd(113) " "Inferred latch for \"T2_in\[8\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922250 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[7\] Datapath.vhd(113) " "Inferred latch for \"T2_in\[7\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922250 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[6\] Datapath.vhd(113) " "Inferred latch for \"T2_in\[6\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922250 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[5\] Datapath.vhd(113) " "Inferred latch for \"T2_in\[5\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922250 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[4\] Datapath.vhd(113) " "Inferred latch for \"T2_in\[4\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922250 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[3\] Datapath.vhd(113) " "Inferred latch for \"T2_in\[3\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922250 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[2\] Datapath.vhd(113) " "Inferred latch for \"T2_in\[2\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922250 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[1\] Datapath.vhd(113) " "Inferred latch for \"T2_in\[1\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922250 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_in\[0\] Datapath.vhd(113) " "Inferred latch for \"T2_in\[0\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922250 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[15\] Datapath.vhd(113) " "Inferred latch for \"T1_in\[15\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922250 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[14\] Datapath.vhd(113) " "Inferred latch for \"T1_in\[14\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922250 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[13\] Datapath.vhd(113) " "Inferred latch for \"T1_in\[13\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922250 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[12\] Datapath.vhd(113) " "Inferred latch for \"T1_in\[12\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922250 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[11\] Datapath.vhd(113) " "Inferred latch for \"T1_in\[11\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922250 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[10\] Datapath.vhd(113) " "Inferred latch for \"T1_in\[10\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922250 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[9\] Datapath.vhd(113) " "Inferred latch for \"T1_in\[9\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922250 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[8\] Datapath.vhd(113) " "Inferred latch for \"T1_in\[8\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922250 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[7\] Datapath.vhd(113) " "Inferred latch for \"T1_in\[7\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922250 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[6\] Datapath.vhd(113) " "Inferred latch for \"T1_in\[6\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922250 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[5\] Datapath.vhd(113) " "Inferred latch for \"T1_in\[5\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922250 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[4\] Datapath.vhd(113) " "Inferred latch for \"T1_in\[4\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922250 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[3\] Datapath.vhd(113) " "Inferred latch for \"T1_in\[3\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922250 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[2\] Datapath.vhd(113) " "Inferred latch for \"T1_in\[2\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922250 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[1\] Datapath.vhd(113) " "Inferred latch for \"T1_in\[1\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922250 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_in\[0\] Datapath.vhd(113) " "Inferred latch for \"T1_in\[0\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922250 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A2\[2\] Datapath.vhd(113) " "Inferred latch for \"RF_A2\[2\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922250 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A2\[1\] Datapath.vhd(113) " "Inferred latch for \"RF_A2\[1\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922250 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A2\[0\] Datapath.vhd(113) " "Inferred latch for \"RF_A2\[0\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922250 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A3\[2\] Datapath.vhd(113) " "Inferred latch for \"RF_A3\[2\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922250 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A3\[1\] Datapath.vhd(113) " "Inferred latch for \"RF_A3\[1\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922250 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A3\[0\] Datapath.vhd(113) " "Inferred latch for \"RF_A3\[0\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922251 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[15\] Datapath.vhd(113) " "Inferred latch for \"RF_D3\[15\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922251 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[14\] Datapath.vhd(113) " "Inferred latch for \"RF_D3\[14\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922251 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[13\] Datapath.vhd(113) " "Inferred latch for \"RF_D3\[13\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922251 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[12\] Datapath.vhd(113) " "Inferred latch for \"RF_D3\[12\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922251 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[11\] Datapath.vhd(113) " "Inferred latch for \"RF_D3\[11\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922251 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[10\] Datapath.vhd(113) " "Inferred latch for \"RF_D3\[10\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922251 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[9\] Datapath.vhd(113) " "Inferred latch for \"RF_D3\[9\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922251 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[8\] Datapath.vhd(113) " "Inferred latch for \"RF_D3\[8\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922251 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[7\] Datapath.vhd(113) " "Inferred latch for \"RF_D3\[7\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922251 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[6\] Datapath.vhd(113) " "Inferred latch for \"RF_D3\[6\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922251 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[5\] Datapath.vhd(113) " "Inferred latch for \"RF_D3\[5\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922251 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[4\] Datapath.vhd(113) " "Inferred latch for \"RF_D3\[4\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922251 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[3\] Datapath.vhd(113) " "Inferred latch for \"RF_D3\[3\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922251 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[2\] Datapath.vhd(113) " "Inferred latch for \"RF_D3\[2\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922251 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[1\] Datapath.vhd(113) " "Inferred latch for \"RF_D3\[1\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922251 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[0\] Datapath.vhd(113) " "Inferred latch for \"RF_D3\[0\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922251 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[15\] Datapath.vhd(113) " "Inferred latch for \"T3_in\[15\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922251 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[14\] Datapath.vhd(113) " "Inferred latch for \"T3_in\[14\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922251 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[13\] Datapath.vhd(113) " "Inferred latch for \"T3_in\[13\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922251 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[12\] Datapath.vhd(113) " "Inferred latch for \"T3_in\[12\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922251 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[11\] Datapath.vhd(113) " "Inferred latch for \"T3_in\[11\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922251 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[10\] Datapath.vhd(113) " "Inferred latch for \"T3_in\[10\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922251 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[9\] Datapath.vhd(113) " "Inferred latch for \"T3_in\[9\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922251 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[8\] Datapath.vhd(113) " "Inferred latch for \"T3_in\[8\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922251 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[7\] Datapath.vhd(113) " "Inferred latch for \"T3_in\[7\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922251 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[6\] Datapath.vhd(113) " "Inferred latch for \"T3_in\[6\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922251 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[5\] Datapath.vhd(113) " "Inferred latch for \"T3_in\[5\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922251 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[4\] Datapath.vhd(113) " "Inferred latch for \"T3_in\[4\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922251 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[3\] Datapath.vhd(113) " "Inferred latch for \"T3_in\[3\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922251 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[2\] Datapath.vhd(113) " "Inferred latch for \"T3_in\[2\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922251 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[1\] Datapath.vhd(113) " "Inferred latch for \"T3_in\[1\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922252 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_in\[0\] Datapath.vhd(113) " "Inferred latch for \"T3_in\[0\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922252 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[15\] Datapath.vhd(113) " "Inferred latch for \"ALU_B\[15\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922252 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[14\] Datapath.vhd(113) " "Inferred latch for \"ALU_B\[14\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922252 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[13\] Datapath.vhd(113) " "Inferred latch for \"ALU_B\[13\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922252 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[12\] Datapath.vhd(113) " "Inferred latch for \"ALU_B\[12\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922252 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[11\] Datapath.vhd(113) " "Inferred latch for \"ALU_B\[11\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922252 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[10\] Datapath.vhd(113) " "Inferred latch for \"ALU_B\[10\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922252 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[9\] Datapath.vhd(113) " "Inferred latch for \"ALU_B\[9\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922252 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[8\] Datapath.vhd(113) " "Inferred latch for \"ALU_B\[8\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922252 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[7\] Datapath.vhd(113) " "Inferred latch for \"ALU_B\[7\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922252 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[6\] Datapath.vhd(113) " "Inferred latch for \"ALU_B\[6\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922252 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[5\] Datapath.vhd(113) " "Inferred latch for \"ALU_B\[5\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922252 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[4\] Datapath.vhd(113) " "Inferred latch for \"ALU_B\[4\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922252 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[3\] Datapath.vhd(113) " "Inferred latch for \"ALU_B\[3\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922252 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[2\] Datapath.vhd(113) " "Inferred latch for \"ALU_B\[2\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922252 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[1\] Datapath.vhd(113) " "Inferred latch for \"ALU_B\[1\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922252 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[0\] Datapath.vhd(113) " "Inferred latch for \"ALU_B\[0\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922252 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[15\] Datapath.vhd(113) " "Inferred latch for \"ALU_A\[15\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922252 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[14\] Datapath.vhd(113) " "Inferred latch for \"ALU_A\[14\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922252 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[13\] Datapath.vhd(113) " "Inferred latch for \"ALU_A\[13\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922252 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[12\] Datapath.vhd(113) " "Inferred latch for \"ALU_A\[12\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922252 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[11\] Datapath.vhd(113) " "Inferred latch for \"ALU_A\[11\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922252 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[10\] Datapath.vhd(113) " "Inferred latch for \"ALU_A\[10\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922252 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[9\] Datapath.vhd(113) " "Inferred latch for \"ALU_A\[9\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922252 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[8\] Datapath.vhd(113) " "Inferred latch for \"ALU_A\[8\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922252 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[7\] Datapath.vhd(113) " "Inferred latch for \"ALU_A\[7\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922252 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[6\] Datapath.vhd(113) " "Inferred latch for \"ALU_A\[6\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922252 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[5\] Datapath.vhd(113) " "Inferred latch for \"ALU_A\[5\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922252 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[4\] Datapath.vhd(113) " "Inferred latch for \"ALU_A\[4\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922253 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[3\] Datapath.vhd(113) " "Inferred latch for \"ALU_A\[3\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922253 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[2\] Datapath.vhd(113) " "Inferred latch for \"ALU_A\[2\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922253 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[1\] Datapath.vhd(113) " "Inferred latch for \"ALU_A\[1\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922253 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[0\] Datapath.vhd(113) " "Inferred latch for \"ALU_A\[0\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922253 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_load Datapath.vhd(113) " "Inferred latch for \"IR_load\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922253 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3_load Datapath.vhd(113) " "Inferred latch for \"T3_load\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922253 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_load Datapath.vhd(113) " "Inferred latch for \"T2_load\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922253 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_load Datapath.vhd(113) " "Inferred latch for \"T1_load\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922253 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CC_load Datapath.vhd(113) " "Inferred latch for \"CC_load\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922253 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_load Datapath.vhd(113) " "Inferred latch for \"RF_load\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922253 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A1\[2\] Datapath.vhd(113) " "Inferred latch for \"RF_A1\[2\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922253 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A1\[1\] Datapath.vhd(113) " "Inferred latch for \"RF_A1\[1\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922253 "|DUT|Datapath:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A1\[0\] Datapath.vhd(113) " "Inferred latch for \"RF_A1\[0\]\" at Datapath.vhd(113)" {  } { { "Datapath.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922253 "|DUT|Datapath:add_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_16 Datapath:add_instance\|alu_16:ALU " "Elaborating entity \"alu_16\" for hierarchy \"Datapath:add_instance\|alu_16:ALU\"" {  } { { "Datapath.vhd" "ALU" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650122922254 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C ALU.vhd(74) " "VHDL Process Statement warning at ALU.vhd(74): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650122922255 "|DUT|Datapath:add_instance|alu_16:ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "control_out ALU.vhd(74) " "VHDL Process Statement warning at ALU.vhd(74): inferring latch(es) for signal or variable \"control_out\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650122922255 "|DUT|Datapath:add_instance|alu_16:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[1\] ALU.vhd(74) " "Inferred latch for \"control_out\[1\]\" at ALU.vhd(74)" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922255 "|DUT|Datapath:add_instance|alu_16:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_out\[0\] ALU.vhd(74) " "Inferred latch for \"control_out\[0\]\" at ALU.vhd(74)" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922255 "|DUT|Datapath:add_instance|alu_16:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[15\] ALU.vhd(74) " "Inferred latch for \"C\[15\]\" at ALU.vhd(74)" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922255 "|DUT|Datapath:add_instance|alu_16:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[14\] ALU.vhd(74) " "Inferred latch for \"C\[14\]\" at ALU.vhd(74)" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922255 "|DUT|Datapath:add_instance|alu_16:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[13\] ALU.vhd(74) " "Inferred latch for \"C\[13\]\" at ALU.vhd(74)" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922255 "|DUT|Datapath:add_instance|alu_16:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[12\] ALU.vhd(74) " "Inferred latch for \"C\[12\]\" at ALU.vhd(74)" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922255 "|DUT|Datapath:add_instance|alu_16:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[11\] ALU.vhd(74) " "Inferred latch for \"C\[11\]\" at ALU.vhd(74)" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922255 "|DUT|Datapath:add_instance|alu_16:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[10\] ALU.vhd(74) " "Inferred latch for \"C\[10\]\" at ALU.vhd(74)" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922255 "|DUT|Datapath:add_instance|alu_16:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[9\] ALU.vhd(74) " "Inferred latch for \"C\[9\]\" at ALU.vhd(74)" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922255 "|DUT|Datapath:add_instance|alu_16:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[8\] ALU.vhd(74) " "Inferred latch for \"C\[8\]\" at ALU.vhd(74)" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922255 "|DUT|Datapath:add_instance|alu_16:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[7\] ALU.vhd(74) " "Inferred latch for \"C\[7\]\" at ALU.vhd(74)" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922255 "|DUT|Datapath:add_instance|alu_16:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[6\] ALU.vhd(74) " "Inferred latch for \"C\[6\]\" at ALU.vhd(74)" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922256 "|DUT|Datapath:add_instance|alu_16:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[5\] ALU.vhd(74) " "Inferred latch for \"C\[5\]\" at ALU.vhd(74)" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922256 "|DUT|Datapath:add_instance|alu_16:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[4\] ALU.vhd(74) " "Inferred latch for \"C\[4\]\" at ALU.vhd(74)" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922256 "|DUT|Datapath:add_instance|alu_16:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[3\] ALU.vhd(74) " "Inferred latch for \"C\[3\]\" at ALU.vhd(74)" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922256 "|DUT|Datapath:add_instance|alu_16:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[2\] ALU.vhd(74) " "Inferred latch for \"C\[2\]\" at ALU.vhd(74)" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922256 "|DUT|Datapath:add_instance|alu_16:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[1\] ALU.vhd(74) " "Inferred latch for \"C\[1\]\" at ALU.vhd(74)" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922256 "|DUT|Datapath:add_instance|alu_16:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[0\] ALU.vhd(74) " "Inferred latch for \"C\[0\]\" at ALU.vhd(74)" {  } { { "ALU.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/ALU.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922256 "|DUT|Datapath:add_instance|alu_16:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register2byte Datapath:add_instance\|register2byte:T1 " "Elaborating entity \"register2byte\" for hierarchy \"Datapath:add_instance\|register2byte:T1\"" {  } { { "Datapath.vhd" "T1" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650122922256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank Datapath:add_instance\|register_bank:RF " "Elaborating entity \"register_bank\" for hierarchy \"Datapath:add_instance\|register_bank:RF\"" {  } { { "Datapath.vhd" "RF" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650122922258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Demultiplexer1to8 Datapath:add_instance\|register_bank:RF\|Demultiplexer1to8:demultiplexer " "Elaborating entity \"Demultiplexer1to8\" for hierarchy \"Datapath:add_instance\|register_bank:RF\|Demultiplexer1to8:demultiplexer\"" {  } { { "RegisterBank.vhd" "demultiplexer" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/RegisterBank.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650122922259 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selection_output Demultiplexer1to8.vhd(13) " "VHDL Process Statement warning at Demultiplexer1to8.vhd(13): inferring latch(es) for signal or variable \"selection_output\", which holds its previous value in one or more paths through the process" {  } { { "Demultiplexer1to8.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Demultiplexer1to8.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650122922260 "|DUT|Datapath:add_instance|register_bank:RF|Demultiplexer1to8:demultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selection_output\[7\] Demultiplexer1to8.vhd(13) " "Inferred latch for \"selection_output\[7\]\" at Demultiplexer1to8.vhd(13)" {  } { { "Demultiplexer1to8.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Demultiplexer1to8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922260 "|DUT|Datapath:add_instance|register_bank:RF|Demultiplexer1to8:demultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selection_output\[6\] Demultiplexer1to8.vhd(13) " "Inferred latch for \"selection_output\[6\]\" at Demultiplexer1to8.vhd(13)" {  } { { "Demultiplexer1to8.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Demultiplexer1to8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922260 "|DUT|Datapath:add_instance|register_bank:RF|Demultiplexer1to8:demultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selection_output\[5\] Demultiplexer1to8.vhd(13) " "Inferred latch for \"selection_output\[5\]\" at Demultiplexer1to8.vhd(13)" {  } { { "Demultiplexer1to8.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Demultiplexer1to8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922260 "|DUT|Datapath:add_instance|register_bank:RF|Demultiplexer1to8:demultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selection_output\[4\] Demultiplexer1to8.vhd(13) " "Inferred latch for \"selection_output\[4\]\" at Demultiplexer1to8.vhd(13)" {  } { { "Demultiplexer1to8.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Demultiplexer1to8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922260 "|DUT|Datapath:add_instance|register_bank:RF|Demultiplexer1to8:demultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selection_output\[3\] Demultiplexer1to8.vhd(13) " "Inferred latch for \"selection_output\[3\]\" at Demultiplexer1to8.vhd(13)" {  } { { "Demultiplexer1to8.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Demultiplexer1to8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922260 "|DUT|Datapath:add_instance|register_bank:RF|Demultiplexer1to8:demultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selection_output\[2\] Demultiplexer1to8.vhd(13) " "Inferred latch for \"selection_output\[2\]\" at Demultiplexer1to8.vhd(13)" {  } { { "Demultiplexer1to8.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Demultiplexer1to8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922260 "|DUT|Datapath:add_instance|register_bank:RF|Demultiplexer1to8:demultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selection_output\[1\] Demultiplexer1to8.vhd(13) " "Inferred latch for \"selection_output\[1\]\" at Demultiplexer1to8.vhd(13)" {  } { { "Demultiplexer1to8.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Demultiplexer1to8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922260 "|DUT|Datapath:add_instance|register_bank:RF|Demultiplexer1to8:demultiplexer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selection_output\[0\] Demultiplexer1to8.vhd(13) " "Inferred latch for \"selection_output\[0\]\" at Demultiplexer1to8.vhd(13)" {  } { { "Demultiplexer1to8.vhd" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Demultiplexer1to8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922260 "|DUT|Datapath:add_instance|register_bank:RF|Demultiplexer1to8:demultiplexer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register2bit Datapath:add_instance\|register2bit:CC " "Elaborating entity \"register2bit\" for hierarchy \"Datapath:add_instance\|register2bit:CC\"" {  } { { "Datapath.vhd" "CC" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/Datapath.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650122922262 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[0\] VCC " "Pin \"output_vector\[0\]\" is stuck at VCC" {  } { { "DUT.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/DUT.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650122922501 "|DUT|output_vector[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1650122922501 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650122922504 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[0\] " "No output dependent on input pin \"input_vector\[0\]\"" {  } { { "DUT.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/DUT.vhdl" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650122922510 "|DUT|input_vector[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[1\] " "No output dependent on input pin \"input_vector\[1\]\"" {  } { { "DUT.vhdl" "" { Text "D:/PranavaStudy/IITB/sem4/EE309-Microprocessors/Project-IITB-RISC/RISC-Microprocessor/DUT.vhdl" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650122922510 "|DUT|input_vector[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1650122922510 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650122922510 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650122922510 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650122922510 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650122922548 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 16 20:58:42 2022 " "Processing ended: Sat Apr 16 20:58:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650122922548 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650122922548 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650122922548 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650122922548 ""}
