$date
	Thu Oct 22 17:01:36 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$scope module g $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
$end
#100
