// Seed: 2904303199
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  timeprecision 1ps;
endmodule
module module_1 #(
    parameter id_12 = 32'd27
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  inout wire id_21;
  output wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  input wire _id_12;
  nor primCall (
      id_4, id_15, id_1, id_9, id_10, id_18, id_19, id_16, id_21, id_2, id_14, id_11, id_5, id_8
  );
  module_0 modCall_1 (
      id_21,
      id_10,
      id_21,
      id_15
  );
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic [1 : id_12] id_22;
  assign id_6 = id_15;
endmodule
