# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:18:28 on Apr 26,2022
# vlog -reportprogress 300 ./double_7-seg.sv 
# ** Error: (vlog-13069) ./double_7-seg.sv(1): near "-": syntax error, unexpected '-', expecting "SystemVerilog keyword 'import'" or ';' or '#' or '('.
# End time: 14:18:28 on Apr 26,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./double_7-seg.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:15 on Apr 26,2022
# vlog -reportprogress 300 ./double_seg7.sv 
# ** Error: (vlog-7) Failed to open design unit file "./double_seg7.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 14:20:15 on Apr 26,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./double_seg7.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:51 on Apr 26,2022
# vlog -reportprogress 300 ./double_seg7.sv 
# -- Compiling module double_seg7
# -- Compiling module double_seg7_testbench
# 
# Top level modules:
# 	double_seg7_testbench
# End time: 14:20:52 on Apr 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work double_seg7_testbench 
# Start time: 14:20:52 on Apr 26,2022
# Loading sv_std.std
# Loading work.double_seg7_testbench
# Loading work.double_seg7
# Loading work.seg7
# ** Error: Cannot open macro file: double_seg7_wave.do
# Error in macro ./runlab.do line 17
# Cannot open macro file: double_seg7_wave.do
#     while executing
# "do double_seg7_wave.do"
add wave -position end  sim:/double_seg7_testbench/d1
add wave -position end  sim:/double_seg7_testbench/d0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: there  Hostname: HEIBAI  ProcessID: 11688
#           Attempting to use alternate WLF file "./wlftah6r8x".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftah6r8x
add wave -position end  sim:/double_seg7_testbench/SW
add wave -position 0  sim:/double_seg7_testbench/HEX0
add wave -position 1  sim:/double_seg7_testbench/HEX1
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/there/OneDrive - UW/CSE 369/lab4/double_seg7_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:21:23 on Apr 26,2022
# vlog -reportprogress 300 ./double_seg7.sv 
# -- Compiling module double_seg7
# -- Compiling module double_seg7_testbench
# 
# Top level modules:
# 	double_seg7_testbench
# End time: 14:21:23 on Apr 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:21:25 on Apr 26,2022, Elapsed time: 0:00:33
# Errors: 3, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work double_seg7_testbench 
# Start time: 14:21:25 on Apr 26,2022
# Loading sv_std.std
# Loading work.double_seg7_testbench
# Loading work.double_seg7
# Loading work.seg7
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: there  Hostname: HEIBAI  ProcessID: 11688
#           Attempting to use alternate WLF file "./wlft1ddfr9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1ddfr9
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/there/OneDrive - UW/CSE 369/lab4/double_seg7_wave.do}
# End time: 21:01:43 on Apr 26,2022, Elapsed time: 6:40:18
# Errors: 0, Warnings: 2
