library IEEE;
use IEEE.STD_LOGIC_1164.all;


entity DMemory_Tb is
end DMemory_Tb;


architecture Stimulus of Dmemory_Tb is
	signal s_writeClk, s_WE	: std_logic;
	signal s_WD, s_Addr : std_logic_vector(7 downto 0);
	signal s_RD : std_logic_vector(7 downto 0);
	
	
begin