<bibdata type="standard">
  <title type="title-main" format="text/plain">Unapproved IEEE Draft Standard VHDL for Analog and Mixed Signal Extensions (Revision of IEEE 1076.1-1999)</title>
  <title type="main" format="text/plain">Unapproved IEEE Draft Standard VHDL for Analog and Mixed Signal Extensions (Revision of IEEE 1076.1-1999)</title>
  <uri type="src">https://ieeexplore.ieee.org/document/4040098</uri>
  <docidentifier type="IEEE">IEEE Std P1076.1/D3.1</docidentifier>
  <docidentifier type="ISBN">978-1-5044-2832-3</docidentifier>
  <docnumber>P1076.1/D3.1</docnumber>
  <date type="created">
    <on>2006</on>
  </date>
  <contributor>
    <role type="publisher"/>
    <organization>
      <name>Institute of Electrical and Electronics Engineers</name>
      <abbreviation>IEEE</abbreviation>
      <uri>http://www.ieee.org</uri>
      <address>
        <city/>
        <country>USA</country>
      </address>
    </organization>
  </contributor>
  <language>en</language>
  <script>Latn</script>
  <abstract format="text/plain" language="en" script="Latn">Original scope: The IEEE 1076 language has been primarily designed for the description and the simulation of digital hardware systems. As such, it provides only limited capabilities when used in analog modeling. VHDL 1076.1 aims to enhance VHDL 1076 such that it can support the description and simulation of circuits and systems that exhibit continuous behavior over time and over amplitude. The revision will correct editorial errors and clarify aspects of the language definition in the original document, and will update the document to reflect changes in the VHDL 1076 specification.</abstract>
  <copyright>
    <from>2006</from>
    <owner>
      <organization>
        <name>Institute of Electrical and Electronics Engineers</name>
        <abbreviation>IEEE</abbreviation>
        <uri>http://www.ieee.org</uri>
      </organization>
    </owner>
  </copyright>
</bibdata>