// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module jpeg2bmp_read_markers_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_jinfo_image_height,
        p_jinfo_image_height_ap_vld,
        p_jinfo_image_width,
        p_jinfo_image_width_ap_vld,
        p_jinfo_jpeg_data,
        p_jinfo_jpeg_data_ap_vld,
        p_jinfo_dc_xhuff_tbl_bits_address0,
        p_jinfo_dc_xhuff_tbl_bits_ce0,
        p_jinfo_dc_xhuff_tbl_bits_we0,
        p_jinfo_dc_xhuff_tbl_bits_d0,
        p_jinfo_ac_xhuff_tbl_huffval_address0,
        p_jinfo_ac_xhuff_tbl_huffval_ce0,
        p_jinfo_ac_xhuff_tbl_huffval_we0,
        p_jinfo_ac_xhuff_tbl_huffval_d0,
        p_jinfo_quant_tbl_quantval_address0,
        p_jinfo_quant_tbl_quantval_ce0,
        p_jinfo_quant_tbl_quantval_we0,
        p_jinfo_quant_tbl_quantval_d0,
        p_jinfo_quant_tbl_quantval_address1,
        p_jinfo_quant_tbl_quantval_ce1,
        p_jinfo_quant_tbl_quantval_we1,
        p_jinfo_quant_tbl_quantval_d1
);

parameter    ap_ST_fsm_state1 = 18'd1;
parameter    ap_ST_fsm_state2 = 18'd2;
parameter    ap_ST_fsm_state3 = 18'd4;
parameter    ap_ST_fsm_state4 = 18'd8;
parameter    ap_ST_fsm_state5 = 18'd16;
parameter    ap_ST_fsm_state6 = 18'd32;
parameter    ap_ST_fsm_state7 = 18'd64;
parameter    ap_ST_fsm_state8 = 18'd128;
parameter    ap_ST_fsm_state9 = 18'd256;
parameter    ap_ST_fsm_state10 = 18'd512;
parameter    ap_ST_fsm_state11 = 18'd1024;
parameter    ap_ST_fsm_state12 = 18'd2048;
parameter    ap_ST_fsm_state13 = 18'd4096;
parameter    ap_ST_fsm_state14 = 18'd8192;
parameter    ap_ST_fsm_state15 = 18'd16384;
parameter    ap_ST_fsm_state16 = 18'd32768;
parameter    ap_ST_fsm_state17 = 18'd65536;
parameter    ap_ST_fsm_state18 = 18'd131072;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [15:0] p_jinfo_image_height;
output   p_jinfo_image_height_ap_vld;
output  [15:0] p_jinfo_image_width;
output   p_jinfo_image_width_ap_vld;
output  [7:0] p_jinfo_jpeg_data;
output   p_jinfo_jpeg_data_ap_vld;
output  [7:0] p_jinfo_dc_xhuff_tbl_bits_address0;
output   p_jinfo_dc_xhuff_tbl_bits_ce0;
output   p_jinfo_dc_xhuff_tbl_bits_we0;
output  [7:0] p_jinfo_dc_xhuff_tbl_bits_d0;
output  [10:0] p_jinfo_ac_xhuff_tbl_huffval_address0;
output   p_jinfo_ac_xhuff_tbl_huffval_ce0;
output   p_jinfo_ac_xhuff_tbl_huffval_we0;
output  [7:0] p_jinfo_ac_xhuff_tbl_huffval_d0;
output  [7:0] p_jinfo_quant_tbl_quantval_address0;
output   p_jinfo_quant_tbl_quantval_ce0;
output   p_jinfo_quant_tbl_quantval_we0;
output  [15:0] p_jinfo_quant_tbl_quantval_d0;
output  [7:0] p_jinfo_quant_tbl_quantval_address1;
output   p_jinfo_quant_tbl_quantval_ce1;
output   p_jinfo_quant_tbl_quantval_we1;
output  [15:0] p_jinfo_quant_tbl_quantval_d1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_jinfo_image_height_ap_vld;
reg p_jinfo_image_width_ap_vld;
reg p_jinfo_jpeg_data_ap_vld;

(* fsm_encoding = "none" *) reg   [17:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [7:0] p_jinfo_num_components;
reg   [31:0] i_get_sos;
reg   [31:0] i_get_dht;
wire   [7:0] grp_fu_272_p2;
reg   [7:0] reg_279;
wire    ap_CS_fsm_state6;
wire   [7:0] ap_phi_mux_unread_marker_1_in_phi_fu_173_p4;
wire   [7:0] add_ln878_2_fu_304_p2;
wire    ap_CS_fsm_state4;
wire   [7:0] add_ln878_fu_313_p2;
wire    ap_CS_fsm_state5;
wire   [7:0] add_ln878_1_fu_319_p2;
wire   [16:0] length_9_fu_337_p2;
reg   [16:0] length_9_reg_862;
wire  signed [31:0] sext_ln1076_1_fu_362_p1;
wire   [31:0] zext_ln878_fu_377_p1;
reg   [31:0] zext_ln878_reg_872;
wire   [6:0] empty_fu_391_p1;
reg   [6:0] empty_reg_894;
wire   [0:0] cmp62_i_fu_395_p2;
reg   [0:0] cmp62_i_reg_899;
wire   [12:0] p_xhtbl_huffval_2_fu_554_p3;
reg   [12:0] p_xhtbl_huffval_2_reg_912;
wire    ap_CS_fsm_state9;
wire   [9:0] p_xhtbl_bits_2_fu_562_p3;
reg   [9:0] p_xhtbl_bits_2_reg_917;
wire   [7:0] add_ln1104_fu_594_p2;
reg   [7:0] add_ln1104_reg_925;
wire    ap_CS_fsm_state12;
wire   [7:0] select_ln1119_fu_623_p3;
reg   [7:0] select_ln1119_reg_930;
wire   [31:0] length_11_fu_631_p2;
reg   [31:0] length_11_reg_935;
wire   [7:0] add_ln972_1_fu_733_p2;
wire    ap_CS_fsm_state14;
wire   [7:0] i_3_fu_753_p2;
reg   [7:0] i_3_reg_948;
wire    ap_CS_fsm_state16;
wire   [7:0] add_ln878_5_fu_762_p2;
reg   [7:0] add_ln878_5_reg_953;
wire   [0:0] cmp13_i_fu_768_p2;
reg   [0:0] cmp13_i_reg_958;
wire   [7:0] add_ln1060_fu_797_p2;
wire    grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_ap_start;
wire    grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_ap_done;
wire    grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_ap_idle;
wire    grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_ap_ready;
wire   [7:0] grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_num_out;
wire    grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_num_out_ap_vld;
wire   [7:0] grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_address0;
wire    grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_ce0;
wire    grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_we0;
wire   [15:0] grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_d0;
wire   [7:0] grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_address1;
wire    grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_ce1;
wire    grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_we1;
wire   [15:0] grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_d1;
wire    grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_ap_start;
wire    grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_ap_done;
wire    grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_ap_idle;
wire    grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_ap_ready;
wire   [11:0] grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_count_out;
wire    grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_count_out_ap_vld;
wire   [7:0] grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_p_jinfo_dc_xhuff_tbl_bits_address0;
wire    grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_p_jinfo_dc_xhuff_tbl_bits_ce0;
wire    grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_p_jinfo_dc_xhuff_tbl_bits_we0;
wire   [7:0] grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_p_jinfo_dc_xhuff_tbl_bits_d0;
wire    grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_ap_start;
wire    grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_ap_done;
wire    grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_ap_idle;
wire    grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_ap_ready;
wire   [10:0] grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_p_jinfo_ac_xhuff_tbl_huffval_address0;
wire    grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_p_jinfo_ac_xhuff_tbl_huffval_ce0;
wire    grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_p_jinfo_ac_xhuff_tbl_huffval_we0;
wire   [7:0] grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_p_jinfo_ac_xhuff_tbl_huffval_d0;
wire    grp_read_markers_1_Pipeline_VITIS_LOOP_1031_2_fu_260_ap_start;
wire    grp_read_markers_1_Pipeline_VITIS_LOOP_1031_2_fu_260_ap_done;
wire    grp_read_markers_1_Pipeline_VITIS_LOOP_1031_2_fu_260_ap_idle;
wire    grp_read_markers_1_Pipeline_VITIS_LOOP_1031_2_fu_260_ap_ready;
wire   [0:0] grp_read_markers_1_Pipeline_VITIS_LOOP_1031_2_fu_260_ap_return;
wire   [7:0] ap_phi_mux_inc_i5_i85_phi_fu_152_p4;
reg   [7:0] inc_i5_i85_reg_148;
wire    ap_CS_fsm_state3;
reg   [7:0] inc_i16_i_lcssa106_reg_160;
reg   [7:0] unread_marker_1_in_reg_170;
reg   [7:0] index_reg_181;
wire    ap_CS_fsm_state13;
reg   [31:0] length_4_reg_191;
reg   [7:0] inc_i16_i_lcssa102_reg_201;
wire    ap_CS_fsm_state8;
wire   [0:0] icmp_ln1086_fu_418_p2;
reg   [7:0] phi_ln1060_reg_219;
wire   [0:0] icmp_ln1027_1_fu_747_p2;
wire   [0:0] icmp_ln1027_fu_381_p2;
reg    grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_ap_start_reg;
wire    ap_CS_fsm_state7;
reg    grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
reg    grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_ap_start_reg;
reg    grp_read_markers_1_Pipeline_VITIS_LOOP_1031_2_fu_260_ap_start_reg;
wire    ap_CS_fsm_state17;
wire   [7:0] add_ln886_1_fu_675_p2;
wire   [31:0] add_ln1027_fu_787_p2;
reg   [31:0] i_get_sos_load_load_fu_401_p1;
wire    ap_CS_fsm_state18;
wire   [31:0] add_ln1111_fu_574_p2;
reg   [7:0] inc_i16_i_lcssa101_fu_124;
wire    ap_CS_fsm_state15;
reg   [31:0] sow_SOI_fu_128;
wire    ap_CS_fsm_state2;
reg   [7:0] i_fu_140;
reg    ap_block_state17_on_subcall_done;
reg   [7:0] inc_i10_i80_fu_144;
wire   [7:0] add_ln878_4_fu_371_p2;
wire   [7:0] grp_fu_266_p2;
wire   [15:0] c_67_fu_325_p3;
wire  signed [16:0] sext_ln1125_fu_333_p1;
wire   [15:0] c_66_fu_344_p3;
wire  signed [16:0] sext_ln1076_fu_352_p1;
wire   [16:0] length_5_fu_356_p2;
wire   [2:0] trunc_ln1098_fu_436_p1;
wire   [5:0] trunc_ln1098_1_fu_448_p1;
wire   [9:0] shl_ln1098_1_fu_452_p3;
wire   [9:0] xor_ln1098_fu_460_p2;
wire   [9:0] shl_ln1_fu_440_p3;
wire   [8:0] zext_ln1077_fu_424_p1;
wire   [8:0] index_1_fu_482_p2;
wire   [2:0] trunc_ln1094_fu_488_p1;
wire   [5:0] trunc_ln1094_1_fu_500_p1;
wire   [9:0] shl_ln2_fu_492_p3;
wire   [9:0] shl_ln1094_1_fu_504_p3;
wire   [10:0] shl_ln1095_1_fu_526_p3;
wire  signed [11:0] sext_ln1095_fu_534_p1;
wire   [11:0] add_ln1095_fu_538_p2;
wire   [12:0] zext_ln1095_fu_544_p1;
wire   [12:0] shl_ln3_fu_518_p3;
wire   [0:0] tmp_fu_428_p3;
wire   [12:0] p_xhtbl_huffval_1_fu_548_p2;
wire   [12:0] p_xhtbl_huffval_fu_472_p4;
wire   [9:0] p_xhtbl_bits_1_fu_512_p2;
wire   [9:0] p_xhtbl_bits_fu_466_p2;
wire   [7:0] trunc_ln1115_fu_613_p1;
wire   [0:0] icmp_ln1115_fu_607_p2;
wire   [7:0] add_ln1115_fu_617_p2;
wire   [31:0] length_10_fu_601_p2;
wire   [31:0] zext_ln878_1_fu_590_p1;
wire   [7:0] add_ln878_3_fu_637_p2;
wire   [7:0] add_ln885_fu_643_p2;
wire   [7:0] add_ln886_fu_649_p2;
wire   [7:0] add_ln885_1_fu_669_p2;
wire   [7:0] shl_ln972_fu_707_p2;
wire   [7:0] sub_ln972_fu_713_p2;
wire   [0:0] icmp_ln972_fu_701_p2;
wire   [7:0] add_ln972_fu_719_p2;
wire   [7:0] select_ln972_fu_725_p3;
wire   [7:0] shl_ln1027_fu_775_p2;
wire   [7:0] sub_ln1027_fu_781_p2;
wire   [0:0] icmp_ln1172_fu_298_p2;
reg   [17:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 18'd1;
#0 p_jinfo_num_components = 8'd0;
#0 i_get_sos = 32'd0;
#0 i_get_dht = 32'd0;
#0 grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_ap_start_reg = 1'b0;
#0 grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_ap_start_reg = 1'b0;
#0 grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_ap_start_reg = 1'b0;
#0 grp_read_markers_1_Pipeline_VITIS_LOOP_1031_2_fu_260_ap_start_reg = 1'b0;
#0 inc_i16_i_lcssa101_fu_124 = 8'd0;
#0 sow_SOI_fu_128 = 32'd0;
#0 i_fu_140 = 8'd0;
#0 inc_i10_i80_fu_144 = 8'd0;
end

jpeg2bmp_read_markers_1_Pipeline_VITIS_LOOP_1135_1 grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_ap_start),
    .ap_done(grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_ap_done),
    .ap_idle(grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_ap_idle),
    .ap_ready(grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_ap_ready),
    .add_ln886_4(reg_279),
    .sext_ln1125_1(length_9_reg_862),
    .num_out(grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_num_out),
    .num_out_ap_vld(grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_num_out_ap_vld),
    .p_jinfo_quant_tbl_quantval_address0(grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_address0),
    .p_jinfo_quant_tbl_quantval_ce0(grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_ce0),
    .p_jinfo_quant_tbl_quantval_we0(grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_we0),
    .p_jinfo_quant_tbl_quantval_d0(grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_d0),
    .p_jinfo_quant_tbl_quantval_address1(grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_address1),
    .p_jinfo_quant_tbl_quantval_ce1(grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_ce1),
    .p_jinfo_quant_tbl_quantval_we1(grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_we1),
    .p_jinfo_quant_tbl_quantval_d1(grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_d1)
);

jpeg2bmp_read_markers_1_Pipeline_VITIS_LOOP_1104_2 grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_ap_start),
    .ap_done(grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_ap_done),
    .ap_idle(grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_ap_idle),
    .ap_ready(grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_ap_ready),
    .index(index_reg_181),
    .p_xhtbl_bits_2(p_xhtbl_bits_2_reg_917),
    .count_out(grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_count_out),
    .count_out_ap_vld(grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_count_out_ap_vld),
    .p_jinfo_dc_xhuff_tbl_bits_address0(grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_p_jinfo_dc_xhuff_tbl_bits_address0),
    .p_jinfo_dc_xhuff_tbl_bits_ce0(grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_p_jinfo_dc_xhuff_tbl_bits_ce0),
    .p_jinfo_dc_xhuff_tbl_bits_we0(grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_p_jinfo_dc_xhuff_tbl_bits_we0),
    .p_jinfo_dc_xhuff_tbl_bits_d0(grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_p_jinfo_dc_xhuff_tbl_bits_d0)
);

jpeg2bmp_read_markers_1_Pipeline_VITIS_LOOP_1115_3 grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_ap_start),
    .ap_done(grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_ap_done),
    .ap_idle(grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_ap_idle),
    .ap_ready(grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_ap_ready),
    .add_ln1104(add_ln1104_reg_925),
    .count_reload(grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_count_out),
    .p_xhtbl_huffval_2(p_xhtbl_huffval_2_reg_912),
    .p_jinfo_ac_xhuff_tbl_huffval_address0(grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_p_jinfo_ac_xhuff_tbl_huffval_address0),
    .p_jinfo_ac_xhuff_tbl_huffval_ce0(grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_p_jinfo_ac_xhuff_tbl_huffval_ce0),
    .p_jinfo_ac_xhuff_tbl_huffval_we0(grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_p_jinfo_ac_xhuff_tbl_huffval_we0),
    .p_jinfo_ac_xhuff_tbl_huffval_d0(grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_p_jinfo_ac_xhuff_tbl_huffval_d0)
);

jpeg2bmp_read_markers_1_Pipeline_VITIS_LOOP_1031_2 grp_read_markers_1_Pipeline_VITIS_LOOP_1031_2_fu_260(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_read_markers_1_Pipeline_VITIS_LOOP_1031_2_fu_260_ap_start),
    .ap_done(grp_read_markers_1_Pipeline_VITIS_LOOP_1031_2_fu_260_ap_done),
    .ap_idle(grp_read_markers_1_Pipeline_VITIS_LOOP_1031_2_fu_260_ap_idle),
    .ap_ready(grp_read_markers_1_Pipeline_VITIS_LOOP_1031_2_fu_260_ap_ready),
    .p_jinfo_num_components_load(empty_reg_894),
    .cmp13_i(cmp13_i_reg_958),
    .ap_return(grp_read_markers_1_Pipeline_VITIS_LOOP_1031_2_fu_260_ap_return)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_read_markers_1_Pipeline_VITIS_LOOP_1031_2_fu_260_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln1027_1_fu_747_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16) & (cmp62_i_reg_899 == 1'd1))) begin
            grp_read_markers_1_Pipeline_VITIS_LOOP_1031_2_fu_260_ap_start_reg <= 1'b1;
        end else if ((grp_read_markers_1_Pipeline_VITIS_LOOP_1031_2_fu_260_ap_ready == 1'b1)) begin
            grp_read_markers_1_Pipeline_VITIS_LOOP_1031_2_fu_260_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_ap_start_reg <= 1'b1;
        end else if ((grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_ap_ready == 1'b1)) begin
            grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state12)) begin
            grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_ap_start_reg <= 1'b1;
        end else if ((grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_ap_ready == 1'b1)) begin
            grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 == 8'd219) & (1'b1 == ap_CS_fsm_state6))) begin
            grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_ap_start_reg <= 1'b1;
        end else if ((grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_ap_ready == 1'b1)) begin
            grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 == 8'd218) & (icmp_ln1027_fu_381_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        i_fu_140 <= 8'd0;
    end else if (((1'b0 == ap_block_state17_on_subcall_done) & (1'b1 == ap_CS_fsm_state17))) begin
        i_fu_140 <= i_3_reg_948;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 == 8'd218) & (icmp_ln1027_fu_381_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        inc_i10_i80_fu_144 <= add_ln878_4_fu_371_p2;
    end else if (((1'b0 == ap_block_state17_on_subcall_done) & (1'b1 == ap_CS_fsm_state17))) begin
        inc_i10_i80_fu_144 <= add_ln878_5_reg_953;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        inc_i16_i_lcssa101_fu_124 <= 8'd0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        inc_i16_i_lcssa101_fu_124 <= inc_i16_i_lcssa102_reg_201;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1086_fu_418_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        inc_i16_i_lcssa102_reg_201 <= index_reg_181;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        inc_i16_i_lcssa102_reg_201 <= grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_num_out;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        inc_i16_i_lcssa102_reg_201 <= add_ln972_1_fu_733_p2;
    end else if (((~(ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 == 8'd218) & ~(ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 == 8'd196) & ~(ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 == 8'd219) & ~(ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 == 8'd217) & ~(ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 == 8'd192) & ~(ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 == 8'd216) & (1'b1 == ap_CS_fsm_state6)) | ((ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 == 8'd216) & (1'b1 == ap_CS_fsm_state6)))) begin
        inc_i16_i_lcssa102_reg_201 <= inc_i16_i_lcssa106_reg_160;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        inc_i16_i_lcssa106_reg_160 <= add_ln878_1_fu_319_p2;
    end else if ((~(ap_phi_mux_inc_i5_i85_phi_fu_152_p4 == 8'd0) & ~(ap_phi_mux_inc_i5_i85_phi_fu_152_p4 == 8'd255) & (1'b1 == ap_CS_fsm_state4))) begin
        inc_i16_i_lcssa106_reg_160 <= add_ln878_2_fu_304_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        inc_i5_i85_reg_148 <= 8'd0;
    end else if (((ap_phi_mux_inc_i5_i85_phi_fu_152_p4 == 8'd255) & (1'b1 == ap_CS_fsm_state4))) begin
        inc_i5_i85_reg_148 <= add_ln878_2_fu_304_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_ap_done == 1'b1))) begin
        index_reg_181 <= select_ln1119_reg_930;
    end else if (((ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 == 8'd196) & (1'b1 == ap_CS_fsm_state6))) begin
        index_reg_181 <= grp_fu_272_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_ap_done == 1'b1))) begin
        length_4_reg_191 <= length_11_reg_935;
    end else if (((ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 == 8'd196) & (1'b1 == ap_CS_fsm_state6))) begin
        length_4_reg_191 <= sext_ln1076_1_fu_362_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 == 8'd218) & (icmp_ln1027_fu_381_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        phi_ln1060_reg_219 <= 8'd4;
    end else if (((icmp_ln1027_1_fu_747_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        phi_ln1060_reg_219 <= add_ln1060_fu_797_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                sow_SOI_fu_128[0] <= 1'b0;
    end else if (((ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 == 8'd216) & (1'b1 == ap_CS_fsm_state6))) begin
                sow_SOI_fu_128[0] <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        unread_marker_1_in_reg_170 <= add_ln878_fu_313_p2;
    end else if ((~(ap_phi_mux_inc_i5_i85_phi_fu_152_p4 == 8'd0) & ~(ap_phi_mux_inc_i5_i85_phi_fu_152_p4 == 8'd255) & (1'b1 == ap_CS_fsm_state4))) begin
        unread_marker_1_in_reg_170 <= inc_i5_i85_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        add_ln1104_reg_925 <= add_ln1104_fu_594_p2;
        length_11_reg_935 <= length_11_fu_631_p2;
        select_ln1119_reg_930 <= select_ln1119_fu_623_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        add_ln878_5_reg_953 <= add_ln878_5_fu_762_p2;
        cmp13_i_reg_958 <= cmp13_i_fu_768_p2;
        i_3_reg_948 <= i_3_fu_753_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        cmp62_i_reg_899 <= cmp62_i_fu_395_p2;
        empty_reg_894 <= empty_fu_391_p1;
        length_9_reg_862 <= length_9_fu_337_p2;
        zext_ln878_reg_872[7 : 0] <= zext_ln878_fu_377_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1086_fu_418_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        i_get_dht <= add_ln1111_fu_574_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_1_fu_747_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        i_get_sos <= add_ln1027_fu_787_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 == 8'd218) & (icmp_ln1027_fu_381_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        i_get_sos_load_load_fu_401_p1 <= i_get_sos;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        p_jinfo_num_components <= add_ln886_1_fu_675_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        p_xhtbl_bits_2_reg_917 <= p_xhtbl_bits_2_fu_562_p3;
        p_xhtbl_huffval_2_reg_912[12 : 2] <= p_xhtbl_huffval_2_fu_554_p3[12 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 == 8'd218) & (1'b1 == ap_CS_fsm_state6)) | ((ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 == 8'd196) & (1'b1 == ap_CS_fsm_state6)) | ((ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 == 8'd219) & (1'b1 == ap_CS_fsm_state6)))) begin
        reg_279 <= grp_fu_272_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_ap_done == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state17_on_subcall_done)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state18) & ((unread_marker_1_in_reg_170 == 8'd218) | (unread_marker_1_in_reg_170 == 8'd217))) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) & ((unread_marker_1_in_reg_170 == 8'd218) | (unread_marker_1_in_reg_170 == 8'd217)))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        p_jinfo_image_height_ap_vld = 1'b1;
    end else begin
        p_jinfo_image_height_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        p_jinfo_image_width_ap_vld = 1'b1;
    end else begin
        p_jinfo_image_width_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((unread_marker_1_in_reg_170 == 8'd218) & (1'b1 == ap_CS_fsm_state18))) begin
        p_jinfo_jpeg_data_ap_vld = 1'b1;
    end else begin
        p_jinfo_jpeg_data_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln1172_fu_298_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if ((~(ap_phi_mux_inc_i5_i85_phi_fu_152_p4 == 8'd0) & ~(ap_phi_mux_inc_i5_i85_phi_fu_152_p4 == 8'd255) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if (((ap_phi_mux_inc_i5_i85_phi_fu_152_p4 == 8'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 == 8'd218) & (icmp_ln1027_fu_381_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else if (((1'b1 == ap_CS_fsm_state6) & ((ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 == 8'd217) | ((ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 == 8'd218) & (icmp_ln1027_fu_381_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else if (((ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 == 8'd196) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else if (((1'b1 == ap_CS_fsm_state6) & ((ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 == 8'd216) | (~(ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 == 8'd218) & ~(ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 == 8'd196) & ~(ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 == 8'd219) & ~(ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 == 8'd217) & ~(ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 == 8'd192))))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else if (((ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 == 8'd192) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state9 : begin
            if (((icmp_ln1086_fu_418_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state16 : begin
            if (((icmp_ln1027_1_fu_747_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((1'b0 == ap_block_state17_on_subcall_done) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1027_fu_787_p2 = (i_get_sos_load_load_fu_401_p1 + zext_ln878_reg_872);

assign add_ln1060_fu_797_p2 = (sub_ln1027_fu_781_p2 + 8'd10);

assign add_ln1095_fu_538_p2 = ($signed(sext_ln1095_fu_534_p1) + $signed(12'd2560));

assign add_ln1104_fu_594_p2 = (index_reg_181 + 8'd17);

assign add_ln1111_fu_574_p2 = (i_get_dht + 32'd1);

assign add_ln1115_fu_617_p2 = (trunc_ln1115_fu_613_p1 + add_ln1104_fu_594_p2);

assign add_ln878_1_fu_319_p2 = (inc_i16_i_lcssa101_fu_124 + 8'd2);

assign add_ln878_2_fu_304_p2 = (inc_i5_i85_reg_148 + 8'd1);

assign add_ln878_3_fu_637_p2 = (inc_i16_i_lcssa106_reg_160 + 8'd3);

assign add_ln878_4_fu_371_p2 = (inc_i16_i_lcssa106_reg_160 + 8'd3);

assign add_ln878_5_fu_762_p2 = (inc_i10_i80_fu_144 + 8'd2);

assign add_ln878_fu_313_p2 = (inc_i16_i_lcssa101_fu_124 + 8'd1);

assign add_ln885_1_fu_669_p2 = (inc_i16_i_lcssa106_reg_160 + 8'd6);

assign add_ln885_fu_643_p2 = (inc_i16_i_lcssa106_reg_160 + 8'd4);

assign add_ln886_1_fu_675_p2 = (inc_i16_i_lcssa106_reg_160 + 8'd7);

assign add_ln886_fu_649_p2 = (inc_i16_i_lcssa106_reg_160 + 8'd5);

assign add_ln972_1_fu_733_p2 = (select_ln972_fu_725_p3 + inc_i16_i_lcssa106_reg_160);

assign add_ln972_fu_719_p2 = (sub_ln972_fu_713_p2 + 8'd8);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state17_on_subcall_done = ((grp_read_markers_1_Pipeline_VITIS_LOOP_1031_2_fu_260_ap_done == 1'b0) & (cmp62_i_reg_899 == 1'd1));
end

assign ap_phi_mux_inc_i5_i85_phi_fu_152_p4 = inc_i5_i85_reg_148;

assign ap_phi_mux_unread_marker_1_in_phi_fu_173_p4 = unread_marker_1_in_reg_170;

assign c_66_fu_344_p3 = {{inc_i16_i_lcssa106_reg_160}, {grp_fu_266_p2}};

assign c_67_fu_325_p3 = {{inc_i16_i_lcssa106_reg_160}, {grp_fu_266_p2}};

assign cmp13_i_fu_768_p2 = ((inc_i10_i80_fu_144 == 8'd0) ? 1'b1 : 1'b0);

assign cmp62_i_fu_395_p2 = (($signed(p_jinfo_num_components) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign empty_fu_391_p1 = p_jinfo_num_components[6:0];

assign grp_fu_266_p2 = (inc_i16_i_lcssa106_reg_160 + 8'd1);

assign grp_fu_272_p2 = (inc_i16_i_lcssa106_reg_160 + 8'd2);

assign grp_read_markers_1_Pipeline_VITIS_LOOP_1031_2_fu_260_ap_start = grp_read_markers_1_Pipeline_VITIS_LOOP_1031_2_fu_260_ap_start_reg;

assign grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_ap_start = grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_ap_start_reg;

assign grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_ap_start = grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_ap_start_reg;

assign grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_ap_start = grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_ap_start_reg;

assign i_3_fu_753_p2 = (i_fu_140 + 8'd1);

assign icmp_ln1027_1_fu_747_p2 = ((i_fu_140 == reg_279) ? 1'b1 : 1'b0);

assign icmp_ln1027_fu_381_p2 = ((grp_fu_272_p2 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln1086_fu_418_p2 = (($signed(length_4_reg_191) > $signed(32'd16)) ? 1'b1 : 1'b0);

assign icmp_ln1115_fu_607_p2 = ((grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_count_out != 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln1172_fu_298_p2 = ((sow_SOI_fu_128 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln972_fu_701_p2 = (($signed(add_ln886_1_fu_675_p2) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign index_1_fu_482_p2 = ($signed(zext_ln1077_fu_424_p1) + $signed(9'd496));

assign length_10_fu_601_p2 = ($signed(length_4_reg_191) + $signed(32'd4294967279));

assign length_11_fu_631_p2 = (length_10_fu_601_p2 - zext_ln878_1_fu_590_p1);

assign length_5_fu_356_p2 = ($signed(sext_ln1076_fu_352_p1) + $signed(17'd131070));

assign length_9_fu_337_p2 = ($signed(sext_ln1125_fu_333_p1) + $signed(17'd131070));

assign p_jinfo_ac_xhuff_tbl_huffval_address0 = grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_p_jinfo_ac_xhuff_tbl_huffval_address0;

assign p_jinfo_ac_xhuff_tbl_huffval_ce0 = grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_p_jinfo_ac_xhuff_tbl_huffval_ce0;

assign p_jinfo_ac_xhuff_tbl_huffval_d0 = grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_p_jinfo_ac_xhuff_tbl_huffval_d0;

assign p_jinfo_ac_xhuff_tbl_huffval_we0 = grp_read_markers_1_Pipeline_VITIS_LOOP_1115_3_fu_251_p_jinfo_ac_xhuff_tbl_huffval_we0;

assign p_jinfo_dc_xhuff_tbl_bits_address0 = grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_p_jinfo_dc_xhuff_tbl_bits_address0;

assign p_jinfo_dc_xhuff_tbl_bits_ce0 = grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_p_jinfo_dc_xhuff_tbl_bits_ce0;

assign p_jinfo_dc_xhuff_tbl_bits_d0 = grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_p_jinfo_dc_xhuff_tbl_bits_d0;

assign p_jinfo_dc_xhuff_tbl_bits_we0 = grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_p_jinfo_dc_xhuff_tbl_bits_we0;

assign p_jinfo_image_height = {{add_ln878_3_fu_637_p2}, {add_ln885_fu_643_p2}};

assign p_jinfo_image_width = {{add_ln886_fu_649_p2}, {add_ln885_1_fu_669_p2}};

assign p_jinfo_jpeg_data = phi_ln1060_reg_219;

assign p_jinfo_quant_tbl_quantval_address0 = grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_address0;

assign p_jinfo_quant_tbl_quantval_address1 = grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_address1;

assign p_jinfo_quant_tbl_quantval_ce0 = grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_ce0;

assign p_jinfo_quant_tbl_quantval_ce1 = grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_ce1;

assign p_jinfo_quant_tbl_quantval_d0 = grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_d0;

assign p_jinfo_quant_tbl_quantval_d1 = grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_d1;

assign p_jinfo_quant_tbl_quantval_we0 = grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_we0;

assign p_jinfo_quant_tbl_quantval_we1 = grp_read_markers_1_Pipeline_VITIS_LOOP_1135_1_fu_230_p_jinfo_quant_tbl_quantval_we1;

assign p_xhtbl_bits_1_fu_512_p2 = (shl_ln2_fu_492_p3 + shl_ln1094_1_fu_504_p3);

assign p_xhtbl_bits_2_fu_562_p3 = ((tmp_fu_428_p3[0:0] == 1'b1) ? p_xhtbl_bits_1_fu_512_p2 : p_xhtbl_bits_fu_466_p2);

assign p_xhtbl_bits_fu_466_p2 = (xor_ln1098_fu_460_p2 + shl_ln1_fu_440_p3);

assign p_xhtbl_huffval_1_fu_548_p2 = (zext_ln1095_fu_544_p1 + shl_ln3_fu_518_p3);

assign p_xhtbl_huffval_2_fu_554_p3 = ((tmp_fu_428_p3[0:0] == 1'b1) ? p_xhtbl_huffval_1_fu_548_p2 : p_xhtbl_huffval_fu_472_p4);

assign p_xhtbl_huffval_fu_472_p4 = {{{trunc_ln1098_fu_436_p1}, {index_reg_181}}, {2'd0}};

assign select_ln1119_fu_623_p3 = ((icmp_ln1115_fu_607_p2[0:0] == 1'b1) ? add_ln1115_fu_617_p2 : add_ln1104_fu_594_p2);

assign select_ln972_fu_725_p3 = ((icmp_ln972_fu_701_p2[0:0] == 1'b1) ? add_ln972_fu_719_p2 : 8'd8);

assign sext_ln1076_1_fu_362_p1 = $signed(length_5_fu_356_p2);

assign sext_ln1076_fu_352_p1 = $signed(c_66_fu_344_p3);

assign sext_ln1095_fu_534_p1 = $signed(shl_ln1095_1_fu_526_p3);

assign sext_ln1125_fu_333_p1 = $signed(c_67_fu_325_p3);

assign shl_ln1027_fu_775_p2 = inc_i16_i_lcssa106_reg_160 << 8'd2;

assign shl_ln1094_1_fu_504_p3 = {{trunc_ln1094_1_fu_500_p1}, {4'd0}};

assign shl_ln1095_1_fu_526_p3 = {{index_1_fu_482_p2}, {2'd0}};

assign shl_ln1098_1_fu_452_p3 = {{trunc_ln1098_1_fu_448_p1}, {4'd0}};

assign shl_ln1_fu_440_p3 = {{trunc_ln1098_fu_436_p1}, {7'd0}};

assign shl_ln2_fu_492_p3 = {{trunc_ln1094_fu_488_p1}, {7'd0}};

assign shl_ln3_fu_518_p3 = {{trunc_ln1094_fu_488_p1}, {10'd0}};

assign shl_ln972_fu_707_p2 = add_ln886_1_fu_675_p2 << 8'd2;

assign sub_ln1027_fu_781_p2 = (shl_ln1027_fu_775_p2 - inc_i16_i_lcssa106_reg_160);

assign sub_ln972_fu_713_p2 = (shl_ln972_fu_707_p2 - add_ln886_1_fu_675_p2);

assign tmp_fu_428_p3 = index_reg_181[32'd4];

assign trunc_ln1094_1_fu_500_p1 = index_1_fu_482_p2[5:0];

assign trunc_ln1094_fu_488_p1 = index_1_fu_482_p2[2:0];

assign trunc_ln1098_1_fu_448_p1 = index_reg_181[5:0];

assign trunc_ln1098_fu_436_p1 = index_reg_181[2:0];

assign trunc_ln1115_fu_613_p1 = grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_count_out[7:0];

assign xor_ln1098_fu_460_p2 = (shl_ln1098_1_fu_452_p3 ^ 10'd512);

assign zext_ln1077_fu_424_p1 = index_reg_181;

assign zext_ln1095_fu_544_p1 = add_ln1095_fu_538_p2;

assign zext_ln878_1_fu_590_p1 = grp_read_markers_1_Pipeline_VITIS_LOOP_1104_2_fu_241_count_out;

assign zext_ln878_fu_377_p1 = grp_fu_272_p2;

always @ (posedge ap_clk) begin
    zext_ln878_reg_872[31:8] <= 24'b000000000000000000000000;
    p_xhtbl_huffval_2_reg_912[1:0] <= 2'b00;
    sow_SOI_fu_128[31:1] <= 31'b0000000000000000000000000000000;
end

endmodule //jpeg2bmp_read_markers_1
