
*** Running vivado
    with args -log top_block_data_gen_user_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_block_data_gen_user_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_block_data_gen_user_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_block_data_gen_user_0_0
Command: synth_design -top top_block_data_gen_user_0_0 -part xcau15p-sbvb484-1-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcau15p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcau15p'
INFO: [Device 21-403] Loading part xcau15p-sbvb484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4012666
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2148.219 ; gain = 364.695 ; free physical = 626 ; free virtual = 27066
Synthesis current peak Physical Memory [PSS] (MB): peak = 1337.552; parent = 1216.321; children = 121.230
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3121.836; parent = 2152.191; children = 969.645
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_block_data_gen_user_0_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_data_gen_user_0_0/synth/top_block_data_gen_user_0_0.v:53]
INFO: [Synth 8-638] synthesizing module 'data_gen_user' [/home/nagafusa/work/spadi/Fakernet/lib/fakernet/data_gen_user.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'data_gen_user' (0#1) [/home/nagafusa/work/spadi/Fakernet/lib/fakernet/data_gen_user.vhd:51]
INFO: [Synth 8-6155] done synthesizing module 'top_block_data_gen_user_0_0' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_data_gen_user_0_0/synth/top_block_data_gen_user_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element payload_len_reg was removed.  [/home/nagafusa/work/spadi/Fakernet/lib/fakernet/data_gen_user.vhd:109]
WARNING: [Synth 8-6014] Unused sequential element ev_count_reg was removed.  [/home/nagafusa/work/spadi/Fakernet/lib/fakernet/data_gen_user.vhd:115]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2221.156 ; gain = 437.633 ; free physical = 989 ; free virtual = 25644
Synthesis current peak Physical Memory [PSS] (MB): peak = 1337.552; parent = 1216.321; children = 121.230
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3190.805; parent = 2221.160; children = 969.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2238.969 ; gain = 455.445 ; free physical = 1054 ; free virtual = 25708
Synthesis current peak Physical Memory [PSS] (MB): peak = 1337.552; parent = 1216.321; children = 121.230
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3208.617; parent = 2238.973; children = 969.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2238.969 ; gain = 455.445 ; free physical = 1149 ; free virtual = 25803
Synthesis current peak Physical Memory [PSS] (MB): peak = 1337.552; parent = 1216.321; children = 121.230
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3208.617; parent = 2238.973; children = 969.645
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2238.969 ; gain = 0.000 ; free physical = 1118 ; free virtual = 25773
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2352.906 ; gain = 0.000 ; free physical = 1383 ; free virtual = 26039
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2376.719 ; gain = 23.812 ; free physical = 1382 ; free virtual = 26038
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2376.719 ; gain = 593.195 ; free physical = 658 ; free virtual = 24547
Synthesis current peak Physical Memory [PSS] (MB): peak = 1337.552; parent = 1216.321; children = 121.230
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3314.352; parent = 2344.707; children = 969.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcau15p-sbvb484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2376.719 ; gain = 593.195 ; free physical = 650 ; free virtual = 24489
Synthesis current peak Physical Memory [PSS] (MB): peak = 1337.552; parent = 1216.321; children = 121.230
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3314.352; parent = 2344.707; children = 969.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2376.719 ; gain = 593.195 ; free physical = 680 ; free virtual = 24429
Synthesis current peak Physical Memory [PSS] (MB): peak = 1337.552; parent = 1216.321; children = 121.230
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3314.352; parent = 2344.707; children = 969.645
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'data_gen_user'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
             start_event |                              001 |                              001
           sending_event |                              010 |                              010
               end_event |                              011 |                              011
                    rest |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'data_gen_user'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2376.719 ; gain = 593.195 ; free physical = 963 ; free virtual = 24640
Synthesis current peak Physical Memory [PSS] (MB): peak = 1337.552; parent = 1216.321; children = 121.230
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3314.352; parent = 2344.707; children = 969.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input   32 Bit        Muxes := 1     
	   5 Input   11 Bit        Muxes := 2     
	   5 Input   10 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 576 (col length:72)
BRAMs: 288 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2376.719 ; gain = 593.195 ; free physical = 765 ; free virtual = 23880
Synthesis current peak Physical Memory [PSS] (MB): peak = 1337.552; parent = 1216.321; children = 121.230
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3314.352; parent = 2344.707; children = 969.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2423.461 ; gain = 639.938 ; free physical = 769 ; free virtual = 23249
Synthesis current peak Physical Memory [PSS] (MB): peak = 1512.902; parent = 1393.307; children = 121.230
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3393.109; parent = 2423.465; children = 969.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2423.461 ; gain = 639.938 ; free physical = 829 ; free virtual = 23313
Synthesis current peak Physical Memory [PSS] (MB): peak = 1512.902; parent = 1393.307; children = 121.230
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3393.109; parent = 2423.465; children = 969.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2432.469 ; gain = 648.945 ; free physical = 856 ; free virtual = 23341
Synthesis current peak Physical Memory [PSS] (MB): peak = 1512.902; parent = 1393.307; children = 121.230
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3402.117; parent = 2432.473; children = 969.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2438.406 ; gain = 654.883 ; free physical = 810 ; free virtual = 22566
Synthesis current peak Physical Memory [PSS] (MB): peak = 1512.902; parent = 1393.307; children = 121.230
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3408.055; parent = 2438.410; children = 969.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2438.406 ; gain = 654.883 ; free physical = 769 ; free virtual = 22525
Synthesis current peak Physical Memory [PSS] (MB): peak = 1512.902; parent = 1393.307; children = 121.230
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3408.055; parent = 2438.410; children = 969.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2438.406 ; gain = 654.883 ; free physical = 738 ; free virtual = 22482
Synthesis current peak Physical Memory [PSS] (MB): peak = 1512.902; parent = 1393.307; children = 121.230
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3408.055; parent = 2438.410; children = 969.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2438.406 ; gain = 654.883 ; free physical = 761 ; free virtual = 22492
Synthesis current peak Physical Memory [PSS] (MB): peak = 1512.902; parent = 1393.307; children = 121.230
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3408.055; parent = 2438.410; children = 969.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2438.406 ; gain = 654.883 ; free physical = 862 ; free virtual = 22593
Synthesis current peak Physical Memory [PSS] (MB): peak = 1512.902; parent = 1393.307; children = 121.230
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3408.055; parent = 2438.410; children = 969.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2438.406 ; gain = 654.883 ; free physical = 1034 ; free virtual = 22765
Synthesis current peak Physical Memory [PSS] (MB): peak = 1512.902; parent = 1393.307; children = 121.230
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3408.055; parent = 2438.410; children = 969.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     4|
|2     |LUT1   |     2|
|3     |LUT2   |    42|
|4     |LUT3   |    13|
|5     |LUT4   |    10|
|6     |LUT5   |    11|
|7     |LUT6   |    13|
|8     |FDRE   |   112|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2438.406 ; gain = 654.883 ; free physical = 1075 ; free virtual = 22806
Synthesis current peak Physical Memory [PSS] (MB): peak = 1512.902; parent = 1393.307; children = 121.230
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3408.055; parent = 2438.410; children = 969.645
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2438.406 ; gain = 517.133 ; free physical = 1049 ; free virtual = 22782
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2438.414 ; gain = 654.883 ; free physical = 1019 ; free virtual = 22752
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2446.344 ; gain = 0.000 ; free physical = 1060 ; free virtual = 22793
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2490.168 ; gain = 0.000 ; free physical = 1062 ; free virtual = 22795
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: fec884f3
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2490.168 ; gain = 1170.117 ; free physical = 1268 ; free virtual = 23002
INFO: [Common 17-1381] The checkpoint '/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/top_block_data_gen_user_0_0_synth_1/top_block_data_gen_user_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP top_block_data_gen_user_0_0, cache-ID = ed3bfe95ae2b6e12
INFO: [Common 17-1381] The checkpoint '/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/top_block_data_gen_user_0_0_synth_1/top_block_data_gen_user_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_block_data_gen_user_0_0_utilization_synth.rpt -pb top_block_data_gen_user_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul  4 14:08:05 2024...
