#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Mar  3 14:09:15 2016
# Process ID: 20428
# Log file: /home/s1469567/MicroProcessor/MicroProcessor.runs/synth_1/Wrapper.vds
# Journal file: /home/s1469567/MicroProcessor/MicroProcessor.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Wrapper.tcl -notrace
Command: synth_design -top Wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -63 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
WARNING: [Synth 8-2292] literal value truncated to fit in 8 bits [/home/s1469567/MicroProcessor/MicroProcessor.srcs/sources_1/new/RAM.v:67]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1066.906 ; gain = 162.551 ; free physical = 527 ; free virtual = 91008
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Wrapper' [/home/s1469567/MicroProcessor/MicroProcessor.srcs/sources_1/new/Wrapper.v:23]
INFO: [Synth 8-638] synthesizing module 'DSL_VGA' [/home/s1469567/MicroProcessor/MicroProcessor.srcs/sources_1/imports/new/TopModule.v:23]
INFO: [Synth 8-638] synthesizing module 'Frame_Buffer' [/home/s1469567/MicroProcessor/MicroProcessor.srcs/sources_1/imports/new/Frame_Buffer.v:23]
INFO: [Synth 8-256] done synthesizing module 'Frame_Buffer' (1#1) [/home/s1469567/MicroProcessor/MicroProcessor.srcs/sources_1/imports/new/Frame_Buffer.v:23]
INFO: [Synth 8-638] synthesizing module 'CounterModule' [/home/s1469567/MicroProcessor/MicroProcessor.srcs/sources_1/imports/TimeInDecimal/CounterModule.v:23]
	Parameter Counter_Width bound to: 2 - type: integer 
	Parameter Counter_Max bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CounterModule' (2#1) [/home/s1469567/MicroProcessor/MicroProcessor.srcs/sources_1/imports/TimeInDecimal/CounterModule.v:23]
WARNING: [Synth 8-350] instance 'DownCounter' of module 'CounterModule' requires 6 connections, but only 4 given [/home/s1469567/MicroProcessor/MicroProcessor.srcs/sources_1/imports/new/TopModule.v:97]
INFO: [Synth 8-638] synthesizing module 'VGA_Sig_Gen' [/home/s1469567/MicroProcessor/MicroProcessor.srcs/sources_1/imports/new/VGA_Sig_Gen.v:23]
	Parameter ToDefineHs bound to: 10'b0001100000 
	Parameter RangeHBegin bound to: 10'b0010010000 
	Parameter RangeHEnd bound to: 10'b1100010000 
	Parameter CounterHMax bound to: 10'b1100100000 
	Parameter ToDefineVs bound to: 10'b0000000010 
	Parameter RangeVBegin bound to: 10'b0000011111 
	Parameter RangeVEnd bound to: 10'b0111111111 
	Parameter CounterVMax bound to: 10'b1000001001 
INFO: [Synth 8-638] synthesizing module 'CounterModule__parameterized0' [/home/s1469567/MicroProcessor/MicroProcessor.srcs/sources_1/imports/TimeInDecimal/CounterModule.v:23]
	Parameter Counter_Width bound to: 10 - type: integer 
	Parameter Counter_Max bound to: 799 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CounterModule__parameterized0' (2#1) [/home/s1469567/MicroProcessor/MicroProcessor.srcs/sources_1/imports/TimeInDecimal/CounterModule.v:23]
WARNING: [Synth 8-350] instance 'BisicHCounter' of module 'CounterModule' requires 6 connections, but only 5 given [/home/s1469567/MicroProcessor/MicroProcessor.srcs/sources_1/imports/new/VGA_Sig_Gen.v:60]
INFO: [Synth 8-638] synthesizing module 'CounterModule__parameterized1' [/home/s1469567/MicroProcessor/MicroProcessor.srcs/sources_1/imports/TimeInDecimal/CounterModule.v:23]
	Parameter Counter_Width bound to: 10 - type: integer 
	Parameter Counter_Max bound to: 520 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CounterModule__parameterized1' (2#1) [/home/s1469567/MicroProcessor/MicroProcessor.srcs/sources_1/imports/TimeInDecimal/CounterModule.v:23]
WARNING: [Synth 8-350] instance 'BisicVCounter' of module 'CounterModule' requires 6 connections, but only 5 given [/home/s1469567/MicroProcessor/MicroProcessor.srcs/sources_1/imports/new/VGA_Sig_Gen.v:72]
INFO: [Synth 8-256] done synthesizing module 'VGA_Sig_Gen' (3#1) [/home/s1469567/MicroProcessor/MicroProcessor.srcs/sources_1/imports/new/VGA_Sig_Gen.v:23]
INFO: [Synth 8-256] done synthesizing module 'DSL_VGA' (4#1) [/home/s1469567/MicroProcessor/MicroProcessor.srcs/sources_1/imports/new/TopModule.v:23]
INFO: [Synth 8-638] synthesizing module 'ROM' [/home/s1469567/MicroProcessor/MicroProcessor.srcs/sources_1/new/ROM.v:23]
	Parameter RAMAddrWidth bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/s1469567/MicroProcessor/Complete_Demo_ROM.txt' is read successfully [/home/s1469567/MicroProcessor/MicroProcessor.srcs/sources_1/new/ROM.v:38]
INFO: [Synth 8-256] done synthesizing module 'ROM' (5#1) [/home/s1469567/MicroProcessor/MicroProcessor.srcs/sources_1/new/ROM.v:23]
INFO: [Synth 8-638] synthesizing module 'RAM' [/home/s1469567/MicroProcessor/MicroProcessor.srcs/sources_1/new/RAM.v:23]
	Parameter RAMBaseAddr bound to: 0 - type: integer 
	Parameter RAMAddrWidth bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAM' (6#1) [/home/s1469567/MicroProcessor/MicroProcessor.srcs/sources_1/new/RAM.v:23]
INFO: [Synth 8-638] synthesizing module 'Timer' [/home/s1469567/MicroProcessor/MicroProcessor.srcs/sources_1/new/Timer.v:23]
	Parameter TimerBaseAddr bound to: 8'b11110000 
	Parameter InitialIterruptRate bound to: 1000 - type: integer 
	Parameter InitialIterruptEnable bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'Timer' (7#1) [/home/s1469567/MicroProcessor/MicroProcessor.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-638] synthesizing module 'MicroProcessor' [/home/s1469567/MicroProcessor/MicroProcessor.srcs/sources_1/new/Processor.v:23]
	Parameter IDLE bound to: 8'b11110000 
	Parameter GET_THREAD_START_ADDR_0 bound to: 8'b11110001 
	Parameter GET_THREAD_START_ADDR_1 bound to: 8'b11110010 
	Parameter GET_THREAD_START_ADDR_2 bound to: 8'b11110011 
	Parameter CHOOSE_OPP bound to: 8'b00000000 
	Parameter READ_FROM_MEM_TO_A bound to: 8'b00010000 
	Parameter READ_FROM_MEM_TO_B bound to: 8'b00010001 
	Parameter READ_FROM_MEM_0 bound to: 8'b00010010 
	Parameter READ_FROM_MEM_1 bound to: 8'b00010011 
	Parameter READ_FROM_MEM_2 bound to: 8'b00010100 
	Parameter WRITE_TO_MEM_FROM_A bound to: 8'b00100000 
	Parameter WRITE_TO_MEM_FROM_B bound to: 8'b00100001 
	Parameter WRITE_TO_MEM_0 bound to: 8'b00100010 
	Parameter DO_MATHS_OPP_SAVE_IN_A bound to: 8'b00110000 
	Parameter DO_MATHS_OPP_SAVE_IN_B bound to: 8'b00110001 
	Parameter DO_MATHS_OPP_0 bound to: 8'b00110010 
	Parameter IF_A_EQUALITY_B_GOTO bound to: 8'b01000000 
	Parameter IF_A_EQUALITY_B_GOTO_E bound to: 8'b01000001 
	Parameter IF_A_EQUALITY_B_GOTO_LA bound to: 8'b01000010 
	Parameter IF_A_EQUALITY_B_GOTO_LE bound to: 8'b01000011 
	Parameter IF_A_EQUALITY_B_GOTO_0 bound to: 8'b01000100 
	Parameter GOTO bound to: 8'b01010000 
	Parameter GOTO_0 bound to: 8'b01010001 
	Parameter GOTO_1 bound to: 8'b01010010 
	Parameter FUNCTION_START bound to: 8'b01100000 
	Parameter FUNCTION_START_0 bound to: 8'b01100001 
	Parameter FUNCTION_START_1 bound to: 8'b01100010 
	Parameter RETURN bound to: 8'b01110000 
	Parameter RETURN_0 bound to: 8'b01110001 
	Parameter DE_REFERENCE_A bound to: 8'b10000000 
	Parameter DE_REFERENCE_A_1 bound to: 8'b10000001 
	Parameter DE_REFERENCE_A_2 bound to: 8'b10000010 
	Parameter DE_REFERENCE_B bound to: 8'b10000011 
	Parameter DE_REFERENCE_B_1 bound to: 8'b10000100 
	Parameter DE_REFERENCE_B_2 bound to: 8'b10000101 
INFO: [Synth 8-638] synthesizing module 'ALU' [/home/s1469567/MicroProcessor/MicroProcessor.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALU' (8#1) [/home/s1469567/MicroProcessor/MicroProcessor.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/s1469567/MicroProcessor/MicroProcessor.srcs/sources_1/new/Processor.v:216]
INFO: [Synth 8-256] done synthesizing module 'MicroProcessor' (9#1) [/home/s1469567/MicroProcessor/MicroProcessor.srcs/sources_1/new/Processor.v:23]
INFO: [Synth 8-256] done synthesizing module 'Wrapper' (10#1) [/home/s1469567/MicroProcessor/MicroProcessor.srcs/sources_1/new/Wrapper.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1093.156 ; gain = 188.801 ; free physical = 502 ; free virtual = 90983
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin BisicHCounter:ReStart to constant 0 [/home/s1469567/MicroProcessor/MicroProcessor.srcs/sources_1/imports/new/VGA_Sig_Gen.v:60]
WARNING: [Synth 8-3295] tying undriven pin BisicVCounter:ReStart to constant 0 [/home/s1469567/MicroProcessor/MicroProcessor.srcs/sources_1/imports/new/VGA_Sig_Gen.v:72]
WARNING: [Synth 8-3295] tying undriven pin DownCounter:ReStart to constant 0 [/home/s1469567/MicroProcessor/MicroProcessor.srcs/sources_1/imports/new/TopModule.v:97]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1093.156 ; gain = 188.801 ; free physical = 502 ; free virtual = 90984
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/s1469567/MicroProcessor/MicroProcessor.srcs/constrs_1/imports/new/DSL_VGA.xdc]
Finished Parsing XDC File [/home/s1469567/MicroProcessor/MicroProcessor.srcs/constrs_1/imports/new/DSL_VGA.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1419.219 ; gain = 0.000 ; free physical = 332 ; free virtual = 90813
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1419.219 ; gain = 514.863 ; free physical = 331 ; free virtual = 90812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1419.219 ; gain = 514.863 ; free physical = 331 ; free virtual = 90812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1419.219 ; gain = 514.863 ; free physical = 331 ; free virtual = 90812
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ColorConnect" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ROM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "DownCounter" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Timer" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "TransmitTimerValue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/s1469567/MicroProcessor/MicroProcessor.srcs/sources_1/new/ALU.v:40]
INFO: [Synth 8-802] inferred FSM for state register 'CurrState_reg' in module 'MicroProcessor'
INFO: [Synth 8-5546] ROM "NextProgCounterOffset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NextBusDataOut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NextRegSelect" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NextFunctionCall" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5562] The signal Mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                           000000 |                         11110000
 GET_THREAD_START_ADDR_0 |                           000001 |                         11110001
 GET_THREAD_START_ADDR_1 |                           000010 |                         11110010
 GET_THREAD_START_ADDR_2 |                           000011 |                         11110011
              CHOOSE_OPP |                           000100 |                         00000000
      READ_FROM_MEM_TO_A |                           000101 |                         00010000
      READ_FROM_MEM_TO_B |                           000110 |                         00010001
         READ_FROM_MEM_0 |                           000111 |                         00010010
         READ_FROM_MEM_1 |                           001000 |                         00010011
         READ_FROM_MEM_2 |                           001001 |                         00010100
     WRITE_TO_MEM_FROM_A |                           001010 |                         00100000
     WRITE_TO_MEM_FROM_B |                           001011 |                         00100001
          WRITE_TO_MEM_0 |                           001100 |                         00100010
  DO_MATHS_OPP_SAVE_IN_A |                           001101 |                         00110000
  DO_MATHS_OPP_SAVE_IN_B |                           001110 |                         00110001
          DO_MATHS_OPP_0 |                           001111 |                         00110010
    IF_A_EQUALITY_B_GOTO |                           010000 |                         01000000
 IF_A_EQUALITY_B_GOTO_LE |                           010001 |                         01000011
 IF_A_EQUALITY_B_GOTO_LA |                           010010 |                         01000010
  IF_A_EQUALITY_B_GOTO_E |                           010011 |                         01000001
  IF_A_EQUALITY_B_GOTO_0 |                           010100 |                         01000100
                    GOTO |                           010101 |                         01010000
                  GOTO_0 |                           010110 |                         01010001
                  GOTO_1 |                           010111 |                         01010010
          FUNCTION_START |                           011000 |                         01100000
        FUNCTION_START_0 |                           011001 |                         01100001
        FUNCTION_START_1 |                           011010 |                         01100010
                  RETURN |                           011011 |                         01110000
                RETURN_0 |                           011100 |                         01110001
          DE_REFERENCE_A |                           011101 |                         10000000
        DE_REFERENCE_A_1 |                           011110 |                         10000001
        DE_REFERENCE_A_2 |                           011111 |                         10000010
          DE_REFERENCE_B |                           100000 |                         10000011
        DE_REFERENCE_B_1 |                           100001 |                         10000100
        DE_REFERENCE_B_2 |                           100010 |                         10000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrState_reg' using encoding 'sequential' in module 'MicroProcessor'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1419.219 ; gain = 514.863 ; free physical = 323 ; free virtual = 90804
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 10    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---RAMs : 
	              32K Bit         RAMs := 1     
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
	  14 Input      8 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	  35 Input      8 Bit        Muxes := 4     
	  52 Input      6 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	  35 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
	  35 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Frame_Buffer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module CounterModule 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module CounterModule__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module CounterModule__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module VGA_Sig_Gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module DSL_VGA 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ROM 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	  14 Input      8 Bit        Muxes := 1     
Module RAM 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module Timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	  13 Input      8 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
Module MicroProcessor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 6     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	  35 Input      8 Bit        Muxes := 4     
	  52 Input      6 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	  35 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	  35 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1419.219 ; gain = 514.863 ; free physical = 323 ; free virtual = 90804
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ColorConnect" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "DownCounter" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Timer" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "TransmitTimerValue" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1419.219 ; gain = 514.863 ; free physical = 323 ; free virtual = 90804
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1419.219 ; gain = 514.863 ; free physical = 323 ; free virtual = 90804

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-4471] merging register 'myVGA/MyFrame/B_DATA_reg' into 'myVGA/MyFrame/A_DATA_OUT_reg' [/home/s1469567/MicroProcessor/MicroProcessor.srcs/sources_1/imports/new/Frame_Buffer.v:50]
INFO: [Synth 8-5562] The signal myRAM/Mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (7 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
+------------+-----------------------+------------------------+---+---+------------------------+---+---+---------+--------+--------+-------------------+
|Module Name | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | OUT_REG | RAMB18 | RAMB36 | Hierarchical Name | 
+------------+-----------------------+------------------------+---+---+------------------------+---+---+---------+--------+--------+-------------------+
|Wrapper     | myVGA/MyFrame/Mem_reg | 32 K x 1(READ_FIRST)   | W | R |                        |   |   | Port A  | 0      | 1      | Wrapper/extram__3 | 
|Wrapper     | myRAM/Mem_reg         | 128 x 8(READ_FIRST)    | W | R |                        |   |   | Port A  | 1      | 0      | Wrapper/extram__5 | 
+------------+-----------------------+------------------------+---+---+------------------------+---+---+---------+--------+--------+-------------------+

Note: The table shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. "Hierarchical Name" reflects the Block RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myMicroProcessor/CurrProgCounterOffset_reg[1] )
WARNING: [Synth 8-3332] Sequential element (\myVGA/VGA/AddressHer_reg[1] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\myVGA/VGA/AddressHer_reg[0] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\myVGA/VGA/AddressVer_reg[1] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\myVGA/VGA/AddressVer_reg[0] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\myTimer/InterruptRate_reg[8] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\myMicroProcessor/CurrProgCounterOffset_reg[1] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\myMicroProcessor/CurrInterruptAck_reg[0] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\myROM/DATA_reg[5] ) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (\myROM/DATA_reg[4] ) is unused and will be removed from module Wrapper.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1419.219 ; gain = 514.863 ; free physical = 308 ; free virtual = 90789
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1419.219 ; gain = 514.863 ; free physical = 308 ; free virtual = 90789

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1419.219 ; gain = 514.863 ; free physical = 308 ; free virtual = 90789
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1419.219 ; gain = 514.863 ; free physical = 249 ; free virtual = 90731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1419.219 ; gain = 514.863 ; free physical = 249 ; free virtual = 90731
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \myVGA/MyFrame/Mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \myRAM/Mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1419.219 ; gain = 514.863 ; free physical = 229 ; free virtual = 90711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1419.219 ; gain = 514.863 ; free physical = 229 ; free virtual = 90711
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1419.219 ; gain = 514.863 ; free physical = 229 ; free virtual = 90711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1419.219 ; gain = 514.863 ; free physical = 229 ; free virtual = 90711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1419.219 ; gain = 514.863 ; free physical = 229 ; free virtual = 90711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1419.219 ; gain = 514.863 ; free physical = 229 ; free virtual = 90711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    31|
|3     |LUT1     |    98|
|4     |LUT2     |    61|
|5     |LUT3     |    23|
|6     |LUT4     |    81|
|7     |LUT5     |    52|
|8     |LUT6     |   118|
|9     |MUXF7    |     6|
|10    |RAMB18E1 |     1|
|11    |RAMB36E1 |     1|
|12    |FDCE     |    26|
|13    |FDRE     |   208|
|14    |FDSE     |    14|
|15    |IBUF     |     2|
|16    |OBUF     |    10|
+------+---------+------+

Report Instance Areas: 
+------+--------------------+------------------------------+------+
|      |Instance            |Module                        |Cells |
+------+--------------------+------------------------------+------+
|1     |top                 |                              |   734|
|2     |  myMicroProcessor  |MicroProcessor                |   282|
|3     |    ALU0            |ALU                           |    45|
|4     |  myRAM             |RAM                           |     2|
|5     |  myROM             |ROM                           |    17|
|6     |  myTimer           |Timer                         |   285|
|7     |  myVGA             |DSL_VGA                       |   134|
|8     |    DownCounter     |CounterModule                 |     6|
|9     |    MyFrame         |Frame_Buffer                  |     1|
|10    |    VGA             |VGA_Sig_Gen                   |   102|
|11    |      BisicHCounter |CounterModule__parameterized0 |    43|
|12    |      BisicVCounter |CounterModule__parameterized1 |    33|
+------+--------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1419.219 ; gain = 514.863 ; free physical = 229 ; free virtual = 90711
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1419.219 ; gain = 72.281 ; free physical = 229 ; free virtual = 90711
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1419.219 ; gain = 514.863 ; free physical = 229 ; free virtual = 90711
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1431.234 ; gain = 418.359 ; free physical = 229 ; free virtual = 90710
report_utilization: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.70 . Memory (MB): peak = 1464.250 ; gain = 0.000 ; free physical = 227 ; free virtual = 90709
INFO: [Common 17-206] Exiting Vivado at Thu Mar  3 14:09:43 2016...
