

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Thu Nov 16 20:06:34 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        dft1024
* Solution:       dataflow_pipline_unroll_array_partition (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  17832970|  17832970|  0.178 sec|  0.178 sec|  17832971|  17832971|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                          |                               |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_dft_Pipeline_VITIS_LOOP_114_1_fu_358  |dft_Pipeline_VITIS_LOOP_114_1  |     1026|     1026|  10.260 us|  10.260 us|   1026|   1026|       no|
        |grp_dft_Pipeline_VITIS_LOOP_160_4_fu_416  |dft_Pipeline_VITIS_LOOP_160_4  |     1026|     1026|  10.260 us|  10.260 us|   1026|   1026|       no|
        |grp_dft_Pipeline_VITIS_LOOP_137_3_fu_466  |dft_Pipeline_VITIS_LOOP_137_3  |    17409|    17409|   0.174 ms|   0.174 ms|  17409|  17409|       no|
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +--------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                    |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_135_2  |  17830912|  17830912|     17413|          -|          -|  1024|        no|
        +--------------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     30|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        8|   16|    1517|   2670|    -|
|Memory           |       16|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    966|    -|
|Register         |        -|    -|     239|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       24|   16|    1756|   3666|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        8|    7|       1|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+----+------+------+-----+
    |                 Instance                 |             Module            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------+-------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                           |control_s_axi                  |        0|   0|    36|    40|    0|
    |grp_dft_Pipeline_VITIS_LOOP_114_1_fu_358  |dft_Pipeline_VITIS_LOOP_114_1  |        0|   0|    55|    73|    0|
    |grp_dft_Pipeline_VITIS_LOOP_137_3_fu_466  |dft_Pipeline_VITIS_LOOP_137_3  |        8|  16|  1409|  2380|    0|
    |grp_dft_Pipeline_VITIS_LOOP_160_4_fu_416  |dft_Pipeline_VITIS_LOOP_160_4  |        0|   0|    17|   137|    0|
    |mux_42_32_1_1_U110                        |mux_42_32_1_1                  |        0|   0|     0|    20|    0|
    |mux_42_32_1_1_U111                        |mux_42_32_1_1                  |        0|   0|     0|    20|    0|
    +------------------------------------------+-------------------------------+---------+----+------+------+-----+
    |Total                                     |                               |        8|  16|  1517|  2670|    0|
    +------------------------------------------+-------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |real_data_0_U  |real_data_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |real_data_1_U  |real_data_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |real_data_2_U  |real_data_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |real_data_3_U  |real_data_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |imag_data_0_U  |real_data_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |imag_data_1_U  |real_data_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |imag_data_2_U  |real_data_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |imag_data_3_U  |real_data_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |real_out_0_U   |real_data_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |real_out_1_U   |real_data_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |real_out_2_U   |real_data_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |real_out_3_U   |real_data_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |imag_out_0_U   |real_data_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |imag_out_1_U   |real_data_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |imag_out_2_U   |real_data_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |imag_out_3_U   |real_data_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                           |       16|  0|   0|    0|  4096|  512|    16|       131072|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                        Variable Name                        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln135_fu_543_p2                                          |         +|   0|  0|  12|          11|           1|
    |grp_dft_Pipeline_VITIS_LOOP_160_4_fu_416_imag_output_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_dft_Pipeline_VITIS_LOOP_160_4_fu_416_real_output_TREADY  |       and|   0|  0|   2|           1|           1|
    |icmp_ln135_fu_537_p2                                         |      icmp|   0|  0|  12|          11|          12|
    |ap_block_state10                                             |        or|   0|  0|   2|           1|           1|
    +-------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                        |          |   0|  0|  30|          25|          16|
    +-------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  59|         11|    1|         11|
    |i_1_fu_146                       |   9|          2|   11|         22|
    |imag_data_0_address0             |  14|          3|    8|         24|
    |imag_data_0_ce0                  |  14|          3|    1|          3|
    |imag_data_0_we0                  |   9|          2|    1|          2|
    |imag_data_1_address0             |  14|          3|    8|         24|
    |imag_data_1_ce0                  |  14|          3|    1|          3|
    |imag_data_1_we0                  |   9|          2|    1|          2|
    |imag_data_2_address0             |  14|          3|    8|         24|
    |imag_data_2_ce0                  |  14|          3|    1|          3|
    |imag_data_2_we0                  |   9|          2|    1|          2|
    |imag_data_3_address0             |  14|          3|    8|         24|
    |imag_data_3_ce0                  |  14|          3|    1|          3|
    |imag_data_3_we0                  |   9|          2|    1|          2|
    |imag_out_0_address0              |  25|          5|    8|         40|
    |imag_out_0_ce0                   |  20|          4|    1|          4|
    |imag_out_0_d0                    |  14|          3|   32|         96|
    |imag_out_0_we0                   |  14|          3|    1|          3|
    |imag_out_1_address0              |  25|          5|    8|         40|
    |imag_out_1_ce0                   |  20|          4|    1|          4|
    |imag_out_1_d0                    |  14|          3|   32|         96|
    |imag_out_1_we0                   |  14|          3|    1|          3|
    |imag_out_2_address0              |  25|          5|    8|         40|
    |imag_out_2_ce0                   |  20|          4|    1|          4|
    |imag_out_2_d0                    |  14|          3|   32|         96|
    |imag_out_2_we0                   |  14|          3|    1|          3|
    |imag_out_3_address0              |  25|          5|    8|         40|
    |imag_out_3_ce0                   |  20|          4|    1|          4|
    |imag_out_3_d0                    |  14|          3|   32|         96|
    |imag_out_3_we0                   |  14|          3|    1|          3|
    |imag_sample_TREADY_int_regslice  |   9|          2|    1|          2|
    |real_data_0_address0             |  14|          3|    8|         24|
    |real_data_0_ce0                  |  14|          3|    1|          3|
    |real_data_0_we0                  |   9|          2|    1|          2|
    |real_data_1_address0             |  14|          3|    8|         24|
    |real_data_1_ce0                  |  14|          3|    1|          3|
    |real_data_1_we0                  |   9|          2|    1|          2|
    |real_data_2_address0             |  14|          3|    8|         24|
    |real_data_2_ce0                  |  14|          3|    1|          3|
    |real_data_2_we0                  |   9|          2|    1|          2|
    |real_data_3_address0             |  14|          3|    8|         24|
    |real_data_3_ce0                  |  14|          3|    1|          3|
    |real_data_3_we0                  |   9|          2|    1|          2|
    |real_out_0_address0              |  25|          5|    8|         40|
    |real_out_0_ce0                   |  20|          4|    1|          4|
    |real_out_0_d0                    |  14|          3|   32|         96|
    |real_out_0_we0                   |  14|          3|    1|          3|
    |real_out_1_address0              |  25|          5|    8|         40|
    |real_out_1_ce0                   |  20|          4|    1|          4|
    |real_out_1_d0                    |  14|          3|   32|         96|
    |real_out_1_we0                   |  14|          3|    1|          3|
    |real_out_2_address0              |  25|          5|    8|         40|
    |real_out_2_ce0                   |  20|          4|    1|          4|
    |real_out_2_d0                    |  14|          3|   32|         96|
    |real_out_2_we0                   |  14|          3|    1|          3|
    |real_out_3_address0              |  25|          5|    8|         40|
    |real_out_3_ce0                   |  20|          4|    1|          4|
    |real_out_3_d0                    |  14|          3|   32|         96|
    |real_out_3_we0                   |  14|          3|    1|          3|
    |real_sample_TREADY_int_regslice  |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 966|        201|  430|       1413|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |add_ln135_reg_781                                      |  11|   0|   11|          0|
    |ap_CS_fsm                                              |  10|   0|   10|          0|
    |grp_dft_Pipeline_VITIS_LOOP_114_1_fu_358_ap_start_reg  |   1|   0|    1|          0|
    |grp_dft_Pipeline_VITIS_LOOP_137_3_fu_466_ap_start_reg  |   1|   0|    1|          0|
    |grp_dft_Pipeline_VITIS_LOOP_160_4_fu_416_ap_start_reg  |   1|   0|    1|          0|
    |i_1_fu_146                                             |  11|   0|   11|          0|
    |imag_out_0_addr_reg_806                                |   8|   0|    8|          0|
    |imag_out_1_addr_reg_811                                |   8|   0|    8|          0|
    |imag_out_2_addr_reg_816                                |   8|   0|    8|          0|
    |imag_out_3_addr_reg_821                                |   8|   0|    8|          0|
    |p_loc3_fu_150                                          |  32|   0|   32|          0|
    |p_loc_fu_154                                           |  32|   0|   32|          0|
    |real_out_0_addr_reg_786                                |   8|   0|    8|          0|
    |real_out_1_addr_reg_791                                |   8|   0|    8|          0|
    |real_out_2_addr_reg_796                                |   8|   0|    8|          0|
    |real_out_3_addr_reg_801                                |   8|   0|    8|          0|
    |tmp_1_reg_840                                          |  32|   0|   32|          0|
    |tmp_reg_835                                            |  32|   0|   32|          0|
    |trunc_ln140_reg_826                                    |  10|   0|   10|          0|
    |trunc_ln150_reg_831                                    |   2|   0|    2|          0|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  | 239|   0|  239|          0|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+-----+------------+----------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|               control|   return void|
|s_axi_control_AWREADY  |  out|    1|       s_axi|               control|   return void|
|s_axi_control_AWADDR   |   in|    4|       s_axi|               control|   return void|
|s_axi_control_WVALID   |   in|    1|       s_axi|               control|   return void|
|s_axi_control_WREADY   |  out|    1|       s_axi|               control|   return void|
|s_axi_control_WDATA    |   in|   32|       s_axi|               control|   return void|
|s_axi_control_WSTRB    |   in|    4|       s_axi|               control|   return void|
|s_axi_control_ARVALID  |   in|    1|       s_axi|               control|   return void|
|s_axi_control_ARREADY  |  out|    1|       s_axi|               control|   return void|
|s_axi_control_ARADDR   |   in|    4|       s_axi|               control|   return void|
|s_axi_control_RVALID   |  out|    1|       s_axi|               control|   return void|
|s_axi_control_RREADY   |   in|    1|       s_axi|               control|   return void|
|s_axi_control_RDATA    |  out|   32|       s_axi|               control|   return void|
|s_axi_control_RRESP    |  out|    2|       s_axi|               control|   return void|
|s_axi_control_BVALID   |  out|    1|       s_axi|               control|   return void|
|s_axi_control_BREADY   |   in|    1|       s_axi|               control|   return void|
|s_axi_control_BRESP    |  out|    2|       s_axi|               control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_hs|                   dft|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|                   dft|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|                   dft|  return value|
|real_sample_TDATA      |   in|   32|        axis|  real_sample_V_data_V|       pointer|
|real_sample_TVALID     |   in|    1|        axis|  real_sample_V_dest_V|       pointer|
|real_sample_TREADY     |  out|    1|        axis|  real_sample_V_dest_V|       pointer|
|real_sample_TDEST      |   in|    6|        axis|  real_sample_V_dest_V|       pointer|
|real_sample_TKEEP      |   in|    4|        axis|  real_sample_V_keep_V|       pointer|
|real_sample_TSTRB      |   in|    4|        axis|  real_sample_V_strb_V|       pointer|
|real_sample_TUSER      |   in|    2|        axis|  real_sample_V_user_V|       pointer|
|real_sample_TLAST      |   in|    1|        axis|  real_sample_V_last_V|       pointer|
|real_sample_TID        |   in|    5|        axis|    real_sample_V_id_V|       pointer|
|imag_sample_TDATA      |   in|   32|        axis|  imag_sample_V_data_V|       pointer|
|imag_sample_TVALID     |   in|    1|        axis|  imag_sample_V_dest_V|       pointer|
|imag_sample_TREADY     |  out|    1|        axis|  imag_sample_V_dest_V|       pointer|
|imag_sample_TDEST      |   in|    6|        axis|  imag_sample_V_dest_V|       pointer|
|imag_sample_TKEEP      |   in|    4|        axis|  imag_sample_V_keep_V|       pointer|
|imag_sample_TSTRB      |   in|    4|        axis|  imag_sample_V_strb_V|       pointer|
|imag_sample_TUSER      |   in|    2|        axis|  imag_sample_V_user_V|       pointer|
|imag_sample_TLAST      |   in|    1|        axis|  imag_sample_V_last_V|       pointer|
|imag_sample_TID        |   in|    5|        axis|    imag_sample_V_id_V|       pointer|
|real_output_TDATA      |  out|   32|        axis|  real_output_V_data_V|       pointer|
|real_output_TVALID     |  out|    1|        axis|  real_output_V_dest_V|       pointer|
|real_output_TREADY     |   in|    1|        axis|  real_output_V_dest_V|       pointer|
|real_output_TDEST      |  out|    6|        axis|  real_output_V_dest_V|       pointer|
|real_output_TKEEP      |  out|    4|        axis|  real_output_V_keep_V|       pointer|
|real_output_TSTRB      |  out|    4|        axis|  real_output_V_strb_V|       pointer|
|real_output_TUSER      |  out|    2|        axis|  real_output_V_user_V|       pointer|
|real_output_TLAST      |  out|    1|        axis|  real_output_V_last_V|       pointer|
|real_output_TID        |  out|    5|        axis|    real_output_V_id_V|       pointer|
|imag_output_TDATA      |  out|   32|        axis|  imag_output_V_data_V|       pointer|
|imag_output_TVALID     |  out|    1|        axis|  imag_output_V_dest_V|       pointer|
|imag_output_TREADY     |   in|    1|        axis|  imag_output_V_dest_V|       pointer|
|imag_output_TDEST      |  out|    6|        axis|  imag_output_V_dest_V|       pointer|
|imag_output_TKEEP      |  out|    4|        axis|  imag_output_V_keep_V|       pointer|
|imag_output_TSTRB      |  out|    4|        axis|  imag_output_V_strb_V|       pointer|
|imag_output_TUSER      |  out|    2|        axis|  imag_output_V_user_V|       pointer|
|imag_output_TLAST      |  out|    1|        axis|  imag_output_V_last_V|       pointer|
|imag_output_TID        |  out|    5|        axis|    imag_output_V_id_V|       pointer|
+-----------------------+-----+-----+------------+----------------------+--------------+

