

================================================================
== Vitis HLS Report for 'simple_threshold'
================================================================
* Date:           Thu May 29 09:33:36 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        threshold_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    5|    5|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     98|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    136|    -|
|Register         |        -|    -|     182|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     182|    234|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |ap_block_pp0_stage0_01001_grp2         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001_grp5         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001              |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001_grp8         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_01001_grp1         |       and|   0|  0|   2|           1|           1|
    |ap_condition_519                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_523                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_526                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_530                       |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op43_read_state5          |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op47_write_state5         |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op48_read_state6          |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op52_write_state6         |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op57_write_state6         |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op58_write_state7         |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op61_write_state7         |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op65_write_state8         |       and|   0|  0|   2|           1|           1|
    |tmp_1_nbreadreq_fu_68_p3               |       and|   0|  0|   2|           1|           0|
    |tmp_2_nbreadreq_fu_76_p3               |       and|   0|  0|   2|           1|           0|
    |tmp_3_nbreadreq_fu_84_p3               |       and|   0|  0|   2|           1|           0|
    |tmp_nbreadreq_fu_60_p3                 |       and|   0|  0|   2|           1|           0|
    |icmp_ln60_fu_169_p2                    |      icmp|   0|  0|  23|          16|          13|
    |icmp_ln65_fu_179_p2                    |      icmp|   0|  0|  23|          16|          13|
    |ap_block_state5_pp0_stage4_iter0_grp1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter1_grp2  |        or|   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage1_iter1_grp5  |        or|   0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage2_iter1_grp8  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0|  98|          58|          49|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  31|          6|    1|          6|
    |incoming_meta_TDATA_blk_n          |   9|          2|    1|          2|
    |incoming_time_TDATA_blk_n          |   9|          2|    1|          2|
    |outgoing_meta_TDATA_blk_n          |   9|          2|    1|          2|
    |outgoing_meta_TDATA_int_regslice   |  14|          3|   96|        288|
    |outgoing_order_TDATA_blk_n         |   9|          2|    1|          2|
    |outgoing_order_TDATA_int_regslice  |  14|          3|   64|        192|
    |outgoing_time_TDATA_blk_n          |   9|          2|    1|          2|
    |outgoing_time_TDATA_int_regslice   |  14|          3|   64|        192|
    |top_ask_TDATA_blk_n                |   9|          2|    1|          2|
    |top_bid_TDATA_blk_n                |   9|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 136|         29|  232|        692|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   5|   0|    5|          0|
    |ap_block_pp0_stage2_subdone_grp8_done_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_predicate_pred100_state7                |   1|   0|    1|          0|
    |ap_predicate_pred128_state8                |   1|   0|    1|          0|
    |icmp_ln60_reg_213                          |   1|   0|    1|          0|
    |icmp_ln65_reg_227                          |   1|   0|    1|          0|
    |incoming_meta_read_reg_222                 |  96|   0|   96|          0|
    |incoming_time_read_reg_217                 |  64|   0|   64|          0|
    |tmp_1_reg_189                              |   1|   0|    1|          0|
    |tmp_1_reg_189_pp0_iter1_reg                |   1|   0|    1|          0|
    |tmp_2_reg_193                              |   1|   0|    1|          0|
    |tmp_2_reg_193_pp0_iter1_reg                |   1|   0|    1|          0|
    |tmp_3_reg_197                              |   1|   0|    1|          0|
    |tmp_3_reg_197_pp0_iter1_reg                |   1|   0|    1|          0|
    |tmp_4_reg_201                              |   1|   0|    1|          0|
    |tmp_5_reg_205                              |   1|   0|    1|          0|
    |tmp_6_reg_209                              |   1|   0|    1|          0|
    |tmp_reg_185                                |   1|   0|    1|          0|
    |tmp_reg_185_pp0_iter1_reg                  |   1|   0|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 182|   0|  182|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+--------------+------------------+--------------+
|       RTL Ports       | Dir | Bits|   Protocol   |   Source Object  |    C Type    |
+-----------------------+-----+-----+--------------+------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_none|  simple_threshold|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_none|  simple_threshold|  return value|
|top_bid_TDATA          |   in|   96|          axis|           top_bid|       pointer|
|top_bid_TVALID         |   in|    1|          axis|           top_bid|       pointer|
|top_bid_TREADY         |  out|    1|          axis|           top_bid|       pointer|
|top_ask_TDATA          |   in|   64|          axis|           top_ask|       pointer|
|top_ask_TVALID         |   in|    1|          axis|           top_ask|       pointer|
|top_ask_TREADY         |  out|    1|          axis|           top_ask|       pointer|
|incoming_time_TDATA    |   in|   64|          axis|     incoming_time|       pointer|
|incoming_time_TVALID   |   in|    1|          axis|     incoming_time|       pointer|
|incoming_time_TREADY   |  out|    1|          axis|     incoming_time|       pointer|
|incoming_meta_TDATA    |   in|   96|          axis|     incoming_meta|       pointer|
|incoming_meta_TVALID   |   in|    1|          axis|     incoming_meta|       pointer|
|incoming_meta_TREADY   |  out|    1|          axis|     incoming_meta|       pointer|
|outgoing_order_TDATA   |  out|   64|          axis|    outgoing_order|       pointer|
|outgoing_order_TVALID  |  out|    1|          axis|    outgoing_order|       pointer|
|outgoing_order_TREADY  |   in|    1|          axis|    outgoing_order|       pointer|
|outgoing_time_TDATA    |  out|   64|          axis|     outgoing_time|       pointer|
|outgoing_time_TVALID   |  out|    1|          axis|     outgoing_time|       pointer|
|outgoing_time_TREADY   |   in|    1|          axis|     outgoing_time|       pointer|
|outgoing_meta_TDATA    |  out|   96|          axis|     outgoing_meta|       pointer|
|outgoing_meta_TVALID   |  out|    1|          axis|     outgoing_meta|       pointer|
|outgoing_meta_TREADY   |   in|    1|          axis|     outgoing_meta|       pointer|
+-----------------------+-----+-----+--------------+------------------+--------------+

