# ğŸ‘‹ Hi, I'm **PRAVIN A**  
**He/Him**  
ğŸ“ *B.E. Electronics and Communication Engineering @ Sri Eshwar College of Engineering*  
ğŸ’¼ *FOSSEE Intern @ IIT Bombay (Remote)*  
ğŸ“ Namakkal, Tamil Nadu, India  

---

## ğŸš€ About Me
Aspiring **Semiconductor and VLSI Engineer** passionate about **Digital IC Design**, **Circuit Simulation**, and **RTL Development** using **Verilog**.  
I explore everything from **device physics** and **circuit analysis** to **FPGA prototyping** and **EDA tools**.  

ğŸ’¡ My goal is to contribute to innovations in **semiconductor and next-generation chip technologies**.

---

## ğŸ§  Current Role
**FOSSEE, IIT Bombay (Remote Internship)**  
*Research Migration Contributor | Analog Circuit Design*  
ğŸ—“ï¸ *Oct 2025 â€“ Present*  

### Key Contributions:
- Migrated & simulated analog signal circuits (CMOS-based charge pumps) using **KiCad** & **Ngspice**.
- Completed projects:
  - ğŸ”¸ *DCâ€“DC Voltage Multiplier (Dickson Charge Pump)*  
  - ğŸ”¸ *Low-Voltage Cross-Coupled Charge Pump*  
  - ğŸ”¸ *Six-Stage Linear CMOS Charge Pump*
- Enhanced expertise in **analog system modeling** and **low-voltage CMOS circuit design**.

---

## ğŸ“ Education
ğŸ“ **B.E - Electronics and Communication Engineering**  
ğŸ“ *Sri Eshwar College of Engineering, Coimbatore (2024 â€“ 2028)*  

ğŸ« **Higher Secondary (Mathematics & Computer Science)**  
ğŸ“ *Holy Angelâ€™s Matric Higher Secondary School (2023 â€“ 2024)* â€“ *Scored 95%*

---

## ğŸ’¼ Projects & Research Contributions

### ğŸ”¹ Electronic Voting System (Xilinx Vivado)
- Designed during a **VLSI Hackathon**.
- Developed Verilog-based real-time voting system with GitHub version control.

### ğŸ”¹ Analog Design using Cadence Virtuoso
- Designed **Common Emitter Amplifier**.
- Performed **DC & transient analysis** to validate transistor biasing and gain.

### ğŸ”¹ Adaptive Vision (IoT + AI Project)
- Built smart lighting control system with **motion** & **rain sensors**.
- ğŸ† *Won Special Prize at SelfE Hackathon 2024*.

### ğŸ”¹ Research Migration Projects (FOSSEE â€“ IIT Bombay)
- Simulated & migrated CMOS charge pump circuits using **open-source EDA tools**.
- Contributions published under **NMEICT â€“ eSim Repository**.

---

## ğŸ§¾ Certifications
| Organization | Certification | Date |
|---------------|---------------|------|
| FOSSEE, IIT Bombay | Research Migration Project â€“ Dickson Charge Pump | Oct 2025 |
| FOSSEE, IIT Bombay | Low-Voltage Cross-Coupled Charge Pump | Oct 2025 |
| FOSSEE, IIT Bombay | Six-Stage CMOS Charge Pump | Oct 2025 |
| Udemy | Python Programming Masterclass | Jul 2025 |
| Udemy | Mastering DSA using C/C++ | May 2025 |
| Scaler | C++ Certificate of Excellence | Feb 2025 |
| Spoken Tutorial, IIT Bombay | C Programming | Dec 2024 |
| Sololearn | Introduction to C | Dec 2024 |
| Hack2Skill | Google Solution Challenge Certificate | Mar 2025 |
| Bharathidasan University | Office Automation (Distinction) | 2018 |

---

## ğŸ§© Skills
### ğŸ§  Technical
<div align="center">

[![VLSI](https://img.shields.io/badge/VLSI%20Design-ff69b4?style=for-the-badge&logo=semanticscholar&logoColor=white)]()
[![Cadence Virtuoso](https://img.shields.io/badge/Cadence%20Virtuoso-ff005d?style=for-the-badge&logo=c&logoColor=white)]()
[![Xilinx Vivado](https://img.shields.io/badge/Xilinx%20Vivado-ea4c89?style=for-the-badge&logo=xilinx&logoColor=white)]()
[![eSim](https://img.shields.io/badge/eSim-9cf?style=for-the-badge&logo=python&logoColor=black)]()
[![Ngspice](https://img.shields.io/badge/Ngspice-8A2BE2?style=for-the-badge&logo=electron&logoColor=white)]()
[![LTSpice](https://img.shields.io/badge/LTSpice-8A2BE2?style=for-the-badge&logo=ltspice&logoColor=white)]()

</div>

### ğŸ’» Programming
<div align="center">

[![C](https://img.shields.io/badge/C%20Language-00599C?style=for-the-badge&logo=c&logoColor=white)]()
[![C++](https://img.shields.io/badge/C++-00427E?style=for-the-badge&logo=cplusplus&logoColor=white)]()
[![Python](https://img.shields.io/badge/Python-FFD43B?style=for-the-badge&logo=python&logoColor=306998)]()
[![Verilog](https://img.shields.io/badge/Verilog-FF6F61?style=for-the-badge&logo=verilog&logoColor=white)]()

</div>

### âš™ï¸ Tools
<div align="center">

[![Arduino IDE](https://img.shields.io/badge/Arduino-00979D?style=for-the-badge&logo=arduino&logoColor=white)]()
[![FPGA](https://img.shields.io/badge/FPGA-4B0082?style=for-the-badge&logo=fpga&logoColor=white)]()
[![GitHub](https://img.shields.io/badge/GitHub-181717?style=for-the-badge&logo=github&logoColor=white)]()
[![Proteus](https://img.shields.io/badge/Proteus-1E90FF?style=for-the-badge&logo=proteus&logoColor=white)]()

</div>

### ğŸ’¬ Soft Skills
- ğŸ¤ Team Collaboration  
- ğŸ§© Problem Solving & Debugging  
- ğŸ“˜ Technical Documentation  
- ğŸ” Research & Analytical Thinking  

---

## ğŸ… Achievements & Highlights
- ğŸ“ *FOSSEE Internship @ IIT Bombay (eSim Initiative) â€“ 2025*  
- ğŸ† *Special Prize â€“ SelfE Hackathon 2024*  
- ğŸ’» *Top 3rd Performer â€“ Skillrack Platform (2024â€“2025)*  
- âš™ï¸ *Simulathon 2025 Participant (Proteus Simulation)*  
- ğŸŒ *Finalist â€“ Google Developer Group Solution Challenge 2025*  
- ğŸ¥‰ *Freshwarite 2024 â€“ 3rd Position*  
- ğŸ”¥ *CodeChef Gold Streak Badge (50-day streak)*  

---

## ğŸ§  Workshops & Events
ğŸ¯ **Analog Design using Cadence (SiCrest Semiconductors)** â€“ 2025  
ğŸ’¡ **Catalystâ€™25 â€“ CMOS Logic Design Workshop (Sri Eshwar College)**  
ğŸ“˜ **IEEE Xplore Research Session (EBSCO)** â€“ Research tools training  
ğŸ¤– **Machine Learning & Data Science Workshop (KIRITâ€™s)** â€“ 2024  

---

## ğŸŒ Portfolio & Contact
<div align="center">
  <a href="https://github.com/pravin2007-ctrl"><img src="https://img.shields.io/badge/GitHub-100000?style=for-the-badge&logo=github&logoColor=white" alt="GitHub"></a>
  <a href="mailto:pravin.a2024ece@sece.ac.in"><img src="https://img.shields.io/badge/Email-D14836?style=for-the-badge&logo=gmail&logoColor=white" alt="Email"></a>
  <a href="https://www.linkedin.com/in/pravin-a"><img src="https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white" alt="LinkedIn"></a>
</div>

ğŸ“ **Phone:** +91 9345802099  

---

### âš™ï¸ Interests
VLSI â€¢ RTL Design â€¢ FPGA Systems â€¢ CMOS Circuits â€¢ Embedded Hardware â€¢ Open-Source EDA Tools  

â­ *â€œDesigning the future one circuit at a time.â€*
