`timescale 1ns / 1ps

module top_tb();

// initial variables
logic[31:0] writeData, dataAdr, pc, instr;
logic clk, reset, memWrite;

// device under test
top dut(clk, reset, writeData, dataAdr, pc, instr, memWrite);

initial 
    begin
        clk = 0;
        reset = 1; 
        #20ns; reset = 0; // reset signal after 20ns
    end
    
always
    begin
        #10; clk = ~clk;  // clock rising edge every 10 ns
    end
    
endmodule
