module toFPGA (CLOCK_27, KEY, LEDG, HEX0, HEX1, HEX2, HEX3);
	input CLOCK_27;
	input [3:0] KEY;
	output [8:0] LEDG;
	output [0:6] HEX0, HEX1, HEX2, HEX3;
	wire [15:0] to_HEX;
	
	arquiteturar U0 (.clk_clk(CLOCK_27), .resetn_reset_n(KEY[0]), .to_hex_export(to_HEX) );
	
	assign LEDG[0] = KEY[0];
	
	hex7seg h0(to_HEX[3:0], HEX0);
	hex7seg h1(to_HEX[7:4], HEX1);
	hex7seg h2(to_HEX[11:8], HEX2);
	hex7seg h3(to_HEX[15:12], HEX3);
endmodule
