\doxysection{Programmable Voltage Detection levels}
\label{group___p_w_r___p_v_d__detection__level}\index{Programmable Voltage Detection levels@{Programmable Voltage Detection levels}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ PWR\+\_\+\+PVDLEVEL\+\_\+0}~\textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV0}
\item 
\#define \textbf{ PWR\+\_\+\+PVDLEVEL\+\_\+1}~\textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV1}
\item 
\#define \textbf{ PWR\+\_\+\+PVDLEVEL\+\_\+2}~\textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV2}
\item 
\#define \textbf{ PWR\+\_\+\+PVDLEVEL\+\_\+3}~\textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV3}
\item 
\#define \textbf{ PWR\+\_\+\+PVDLEVEL\+\_\+4}~\textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV4}
\item 
\#define \textbf{ PWR\+\_\+\+PVDLEVEL\+\_\+5}~\textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV5}
\item 
\#define \textbf{ PWR\+\_\+\+PVDLEVEL\+\_\+6}~\textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV6}
\item 
\#define \textbf{ PWR\+\_\+\+PVDLEVEL\+\_\+7}~\textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV7}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___p_w_r___p_v_d__detection__level_gaddf4616a143ac3481f3043f2a4c21c18}} 
\index{Programmable Voltage Detection levels@{Programmable Voltage Detection levels}!PWR\_PVDLEVEL\_0@{PWR\_PVDLEVEL\_0}}
\index{PWR\_PVDLEVEL\_0@{PWR\_PVDLEVEL\_0}!Programmable Voltage Detection levels@{Programmable Voltage Detection levels}}
\doxysubsubsection{PWR\_PVDLEVEL\_0}
{\footnotesize\ttfamily \#define PWR\+\_\+\+PVDLEVEL\+\_\+0~\textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV0}}

PVD threshold around 2.\+0 V 

Definition at line \textbf{ 71} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+pwr.\+h}.

\mbox{\label{group___p_w_r___p_v_d__detection__level_ga06e55b20a8777594f1a91ee71fac1f79}} 
\index{Programmable Voltage Detection levels@{Programmable Voltage Detection levels}!PWR\_PVDLEVEL\_1@{PWR\_PVDLEVEL\_1}}
\index{PWR\_PVDLEVEL\_1@{PWR\_PVDLEVEL\_1}!Programmable Voltage Detection levels@{Programmable Voltage Detection levels}}
\doxysubsubsection{PWR\_PVDLEVEL\_1}
{\footnotesize\ttfamily \#define PWR\+\_\+\+PVDLEVEL\+\_\+1~\textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV1}}

PVD threshold around 2.\+2 V 

Definition at line \textbf{ 72} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+pwr.\+h}.

\mbox{\label{group___p_w_r___p_v_d__detection__level_gab26bb78650bbaef26ac9f9123c791cc7}} 
\index{Programmable Voltage Detection levels@{Programmable Voltage Detection levels}!PWR\_PVDLEVEL\_2@{PWR\_PVDLEVEL\_2}}
\index{PWR\_PVDLEVEL\_2@{PWR\_PVDLEVEL\_2}!Programmable Voltage Detection levels@{Programmable Voltage Detection levels}}
\doxysubsubsection{PWR\_PVDLEVEL\_2}
{\footnotesize\ttfamily \#define PWR\+\_\+\+PVDLEVEL\+\_\+2~\textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV2}}

PVD threshold around 2.\+4 V 

Definition at line \textbf{ 73} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+pwr.\+h}.

\mbox{\label{group___p_w_r___p_v_d__detection__level_ga7b751743b3e29c237e6a0e1d7bdd0503}} 
\index{Programmable Voltage Detection levels@{Programmable Voltage Detection levels}!PWR\_PVDLEVEL\_3@{PWR\_PVDLEVEL\_3}}
\index{PWR\_PVDLEVEL\_3@{PWR\_PVDLEVEL\_3}!Programmable Voltage Detection levels@{Programmable Voltage Detection levels}}
\doxysubsubsection{PWR\_PVDLEVEL\_3}
{\footnotesize\ttfamily \#define PWR\+\_\+\+PVDLEVEL\+\_\+3~\textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV3}}

PVD threshold around 2.\+5 V 

Definition at line \textbf{ 74} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+pwr.\+h}.

\mbox{\label{group___p_w_r___p_v_d__detection__level_ga03c0d3ae547deb1a51b8acafac101698}} 
\index{Programmable Voltage Detection levels@{Programmable Voltage Detection levels}!PWR\_PVDLEVEL\_4@{PWR\_PVDLEVEL\_4}}
\index{PWR\_PVDLEVEL\_4@{PWR\_PVDLEVEL\_4}!Programmable Voltage Detection levels@{Programmable Voltage Detection levels}}
\doxysubsubsection{PWR\_PVDLEVEL\_4}
{\footnotesize\ttfamily \#define PWR\+\_\+\+PVDLEVEL\+\_\+4~\textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV4}}

PVD threshold around 2.\+6 V 

Definition at line \textbf{ 75} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+pwr.\+h}.

\mbox{\label{group___p_w_r___p_v_d__detection__level_ga46a1476440945c2b6426b4973172f24b}} 
\index{Programmable Voltage Detection levels@{Programmable Voltage Detection levels}!PWR\_PVDLEVEL\_5@{PWR\_PVDLEVEL\_5}}
\index{PWR\_PVDLEVEL\_5@{PWR\_PVDLEVEL\_5}!Programmable Voltage Detection levels@{Programmable Voltage Detection levels}}
\doxysubsubsection{PWR\_PVDLEVEL\_5}
{\footnotesize\ttfamily \#define PWR\+\_\+\+PVDLEVEL\+\_\+5~\textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV5}}

PVD threshold around 2.\+8 V 

Definition at line \textbf{ 76} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+pwr.\+h}.

\mbox{\label{group___p_w_r___p_v_d__detection__level_ga5dda7d0ac3fd3d606666455ca3c8f537}} 
\index{Programmable Voltage Detection levels@{Programmable Voltage Detection levels}!PWR\_PVDLEVEL\_6@{PWR\_PVDLEVEL\_6}}
\index{PWR\_PVDLEVEL\_6@{PWR\_PVDLEVEL\_6}!Programmable Voltage Detection levels@{Programmable Voltage Detection levels}}
\doxysubsubsection{PWR\_PVDLEVEL\_6}
{\footnotesize\ttfamily \#define PWR\+\_\+\+PVDLEVEL\+\_\+6~\textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV6}}

PVD threshold around 2.\+9 V 

Definition at line \textbf{ 77} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+pwr.\+h}.

\mbox{\label{group___p_w_r___p_v_d__detection__level_ga2c5cd8dd26b13bdf0164c1f7596b4bfd}} 
\index{Programmable Voltage Detection levels@{Programmable Voltage Detection levels}!PWR\_PVDLEVEL\_7@{PWR\_PVDLEVEL\_7}}
\index{PWR\_PVDLEVEL\_7@{PWR\_PVDLEVEL\_7}!Programmable Voltage Detection levels@{Programmable Voltage Detection levels}}
\doxysubsubsection{PWR\_PVDLEVEL\_7}
{\footnotesize\ttfamily \#define PWR\+\_\+\+PVDLEVEL\+\_\+7~\textbf{ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV7}}

External input analog voltage (compared internally to VREFINT) 

Definition at line \textbf{ 78} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+pwr.\+h}.

