

================================================================
== Vitis HLS Report for 'Conv_sysarr'
================================================================
* Date:           Mon Oct 11 04:33:09 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.546 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------+---------+-----------------+------------------+-----------+-----------+--------------+----------+
        |                                                            |      Latency (cycles)     |     Iteration    |  Initiation Interval  |     Trip     |          |
        |                          Loop Name                         |   min   |       max       |      Latency     |  achieved |   target  |     Count    | Pipelined|
        +------------------------------------------------------------+---------+-----------------+------------------+-----------+-----------+--------------+----------+
        |- VITIS_LOOP_73_1                                           |        0|              255|                 2|          1|          1|    0 ~ 255   |    yes   |
        |- VITIS_LOOP_76_2                                           |        ?|                ?|                 2|          1|          1|             ?|    yes   |
        |- VITIS_LOOP_79_3                                           |        0|         16581375|                 2|          1|          1| 0 ~ 16581375 |    yes   |
        |- VITIS_LOOP_83_4_VITIS_LOOP_85_5                           |        0|  100842797858670| 22 ~ 25407608430 |          -|          -|   0 ~ 3969   |    no    |
        | + VITIS_LOOP_92_8                                          |       16|           260124|     4 ~ 65031    |          -|          -|             4|    no    |
        |  ++ VITIS_LOOP_94_9_VITIS_LOOP_95_10                       |        0|            65027|                 4|          1|          1|   0 ~ 65025  |    yes   |
        | + VITIS_LOOP_103_11_VITIS_LOOP_105_12                      |        0|      25407348300|    72 ~ 390732   |          -|          -|   0 ~ 65025  |    no    |
        |  ++ VITIS_LOOP_134_17_VITIS_LOOP_136_18_VITIS_LOOP_137_19  |        4|           260104|                 6|          1|          1|  0 ~ 260100  |    yes   |
        |  ++ VITIS_LOOP_161_23                                      |       55|           130615|                46|          2|          1|   6 ~ 65286  |    yes   |
        |- VITIS_LOOP_212_27_VITIS_LOOP_213_28_VITIS_LOOP_214_29     |        2|         16386303|                 5|          1|          1| 0 ~ 16386300 |    yes   |
        +------------------------------------------------------------+---------+-----------------+------------------+-----------+-----------+--------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 4
  * Pipeline-4: initiation interval (II) = 1, depth = 6
  * Pipeline-5: initiation interval (II) = 2, depth = 46
  * Pipeline-6: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 103
* Pipeline : 7
  Pipeline-0 : II = 1, D = 2, States = { 6 7 }
  Pipeline-1 : II = 1, D = 2, States = { 12 13 }
  Pipeline-2 : II = 1, D = 2, States = { 18 19 }
  Pipeline-3 : II = 1, D = 4, States = { 24 25 26 27 }
  Pipeline-4 : II = 1, D = 6, States = { 41 42 43 44 45 46 }
  Pipeline-5 : II = 2, D = 46, States = { 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 }
  Pipeline-6 : II = 1, D = 5, States = { 98 99 100 101 102 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 8 7 
7 --> 6 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 14 13 
13 --> 12 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 20 19 
19 --> 18 
20 --> 21 
21 --> 95 22 
22 --> 23 29 
23 --> 24 
24 --> 28 25 
25 --> 26 
26 --> 27 
27 --> 24 
28 --> 22 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 21 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 47 46 
46 --> 41 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 94 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 48 
94 --> 32 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 103 101 
101 --> 102 
102 --> 98 
103 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.59>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%bias_l2_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr.cpp:23]   --->   Operation 104 'alloca' 'bias_l2_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%bias_l2_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr.cpp:23]   --->   Operation 105 'alloca' 'bias_l2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%bias_l2_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr.cpp:23]   --->   Operation 106 'alloca' 'bias_l2_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%bias_l2_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr.cpp:23]   --->   Operation 107 'alloca' 'bias_l2_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%weight_l2_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr.cpp:24]   --->   Operation 108 'alloca' 'weight_l2_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%weight_l2_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr.cpp:24]   --->   Operation 109 'alloca' 'weight_l2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%weight_l2_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr.cpp:24]   --->   Operation 110 'alloca' 'weight_l2_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%weight_l2_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr.cpp:24]   --->   Operation 111 'alloca' 'weight_l2_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%data_l2_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr.cpp:25]   --->   Operation 112 'alloca' 'data_l2_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%data_l2_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr.cpp:25]   --->   Operation 113 'alloca' 'data_l2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%data_l2_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr.cpp:25]   --->   Operation 114 'alloca' 'data_l2_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%data_l2_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr.cpp:25]   --->   Operation 115 'alloca' 'data_l2_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%data_l1_0_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr.cpp:30]   --->   Operation 116 'alloca' 'data_l1_0_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%data_l1_1_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr.cpp:30]   --->   Operation 117 'alloca' 'data_l1_1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%data_l1_2_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr.cpp:30]   --->   Operation 118 'alloca' 'data_l1_2_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%data_l1_3_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr.cpp:30]   --->   Operation 119 'alloca' 'data_l1_3_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%output_l1_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr.cpp:31]   --->   Operation 120 'alloca' 'output_l1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%output_l1_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr.cpp:31]   --->   Operation 121 'alloca' 'output_l1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%output_l1_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr.cpp:31]   --->   Operation 122 'alloca' 'output_l1_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%output_l1_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr.cpp:31]   --->   Operation 123 'alloca' 'output_l1_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 124 [1/1] (1.59ns)   --->   "%bias_in_V_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V"   --->   Operation 124 'read' 'bias_in_V_read' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%K = trunc i64 %bias_in_V_read" [Systolic_Array_PCNN_based/conv_sysarr.cpp:58]   --->   Operation 125 'trunc' 'K' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.59>
ST_2 : Operation 126 [1/1] (1.59ns)   --->   "%bias_in_V_read_1 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %bias_in_V_read"   --->   Operation 126 'read' 'bias_in_V_read_1' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%C = trunc i64 %bias_in_V_read_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:60]   --->   Operation 127 'trunc' 'C' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.59>
ST_3 : Operation 128 [1/1] (1.59ns)   --->   "%bias_in_V_read_2 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %bias_in_V_read_1"   --->   Operation 128 'read' 'bias_in_V_read_2' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%WH = trunc i64 %bias_in_V_read_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:62]   --->   Operation 129 'trunc' 'WH' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.59>
ST_4 : Operation 130 [1/1] (1.59ns)   --->   "%bias_in_V_read_3 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %bias_in_V_read_2"   --->   Operation 130 'read' 'bias_in_V_read_3' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%WH_in = trunc i64 %bias_in_V_read_3" [Systolic_Array_PCNN_based/conv_sysarr.cpp:66]   --->   Operation 131 'trunc' 'WH_in' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.59>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6"   --->   Operation 132 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias_in_V, void @empty_3, i32, i32, void @empty_10, i32, i32, void @empty_10, void @empty_10, void @empty_10, i32, i32, i32, i32, void @empty_10, void @empty_10"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %bias_in_V"   --->   Operation 134 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weight_in_V, void @empty_3, i32, i32, void @empty_10, i32, i32, void @empty_10, void @empty_10, void @empty_10, i32, i32, i32, i32, void @empty_10, void @empty_10"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %weight_in_V"   --->   Operation 136 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in_V, void @empty_3, i32, i32, void @empty_10, i32, i32, void @empty_10, void @empty_10, void @empty_10, i32, i32, i32, i32, void @empty_10, void @empty_10"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_in_V"   --->   Operation 138 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv_out_V, void @empty_3, i32, i32, void @empty_10, i32, i32, void @empty_10, void @empty_10, void @empty_10, i32, i32, i32, i32, void @empty_10, void @empty_10"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %conv_out_V"   --->   Operation 140 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i8 %K" [Systolic_Array_PCNN_based/conv_sysarr.cpp:58]   --->   Operation 141 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i8 %C" [Systolic_Array_PCNN_based/conv_sysarr.cpp:60]   --->   Operation 142 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i8 %C" [Systolic_Array_PCNN_based/conv_sysarr.cpp:60]   --->   Operation 143 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i8 %WH" [Systolic_Array_PCNN_based/conv_sysarr.cpp:62]   --->   Operation 144 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i8 %WH" [Systolic_Array_PCNN_based/conv_sysarr.cpp:62]   --->   Operation 145 'zext' 'zext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i8 %WH_in" [Systolic_Array_PCNN_based/conv_sysarr.cpp:66]   --->   Operation 146 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln66_1 = zext i8 %WH_in" [Systolic_Array_PCNN_based/conv_sysarr.cpp:66]   --->   Operation 147 'zext' 'zext_ln66_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (1.59ns)   --->   "%bias_in_V_read_4 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %bias_in_V_read_3"   --->   Operation 148 'read' 'bias_in_V_read_4' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%RS = trunc i64 %bias_in_V_read_4" [Systolic_Array_PCNN_based/conv_sysarr.cpp:70]   --->   Operation 149 'trunc' 'RS' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i8 %RS" [Systolic_Array_PCNN_based/conv_sysarr.cpp:70]   --->   Operation 150 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.60ns)   --->   "%br_ln73 = br void %bb1098" [Systolic_Array_PCNN_based/conv_sysarr.cpp:73]   --->   Operation 151 'br' 'br_ln73' <Predicate = true> <Delay = 0.60>

State 6 <SV = 5> <Delay = 0.70>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%k = phi i8 %add_ln73, void %bb1098.split119, i8, void %bb1099" [Systolic_Array_PCNN_based/conv_sysarr.cpp:73]   --->   Operation 152 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 153 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.58ns)   --->   "%icmp_ln73 = icmp_eq  i8 %k, i8 %K" [Systolic_Array_PCNN_based/conv_sysarr.cpp:73]   --->   Operation 154 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 155 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.70ns)   --->   "%add_ln73 = add i8 %k, i8" [Systolic_Array_PCNN_based/conv_sysarr.cpp:73]   --->   Operation 156 'add' 'add_ln73' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %bb1098.split, void %._crit_edge338.loopexit" [Systolic_Array_PCNN_based/conv_sysarr.cpp:73]   --->   Operation 157 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln74 = trunc i8 %k" [Systolic_Array_PCNN_based/conv_sysarr.cpp:74]   --->   Operation 158 'trunc' 'trunc_ln74' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %k, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr.cpp:74]   --->   Operation 159 'partselect' 'lshr_ln' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.65ns)   --->   "%switch_ln74 = switch i2 %trunc_ln74, void %branch3, i2, void %branch0, i2, void %branch1, i2, void %branch2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:74]   --->   Operation 160 'switch' 'switch_ln74' <Predicate = (!icmp_ln73)> <Delay = 0.65>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb1098"   --->   Operation 161 'br' 'br_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.75>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:73]   --->   Operation 162 'specloopname' 'specloopname_ln73' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (1.59ns)   --->   "%bias_in_V_read_5 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %bias_in_V_read, i64 %bias_in_V_read_1, i64 %bias_in_V_read_2, i64 %bias_in_V_read_3, i64 %bias_in_V_read_4"   --->   Operation 163 'read' 'bias_in_V_read_5' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln708 = trunc i64 %bias_in_V_read_5"   --->   Operation 164 'trunc' 'trunc_ln708' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i6 %lshr_ln" [Systolic_Array_PCNN_based/conv_sysarr.cpp:74]   --->   Operation 165 'zext' 'zext_ln74' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%bias_l2_0_addr = getelementptr i8 %bias_l2_0, i64, i64 %zext_ln74" [Systolic_Array_PCNN_based/conv_sysarr.cpp:74]   --->   Operation 166 'getelementptr' 'bias_l2_0_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%bias_l2_1_addr = getelementptr i8 %bias_l2_1, i64, i64 %zext_ln74" [Systolic_Array_PCNN_based/conv_sysarr.cpp:74]   --->   Operation 167 'getelementptr' 'bias_l2_1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%bias_l2_2_addr = getelementptr i8 %bias_l2_2, i64, i64 %zext_ln74" [Systolic_Array_PCNN_based/conv_sysarr.cpp:74]   --->   Operation 168 'getelementptr' 'bias_l2_2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%bias_l2_3_addr = getelementptr i8 %bias_l2_3, i64, i64 %zext_ln74" [Systolic_Array_PCNN_based/conv_sysarr.cpp:74]   --->   Operation 169 'getelementptr' 'bias_l2_3_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (1.15ns)   --->   "%store_ln74 = store i8 %trunc_ln708, i9 %bias_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr.cpp:74]   --->   Operation 170 'store' 'store_ln74' <Predicate = (trunc_ln74 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln74 = br void %bb1098.split119" [Systolic_Array_PCNN_based/conv_sysarr.cpp:74]   --->   Operation 171 'br' 'br_ln74' <Predicate = (trunc_ln74 == 2)> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (1.15ns)   --->   "%store_ln74 = store i8 %trunc_ln708, i9 %bias_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr.cpp:74]   --->   Operation 172 'store' 'store_ln74' <Predicate = (trunc_ln74 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln74 = br void %bb1098.split119" [Systolic_Array_PCNN_based/conv_sysarr.cpp:74]   --->   Operation 173 'br' 'br_ln74' <Predicate = (trunc_ln74 == 1)> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (1.15ns)   --->   "%store_ln74 = store i8 %trunc_ln708, i9 %bias_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr.cpp:74]   --->   Operation 174 'store' 'store_ln74' <Predicate = (trunc_ln74 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln74 = br void %bb1098.split119" [Systolic_Array_PCNN_based/conv_sysarr.cpp:74]   --->   Operation 175 'br' 'br_ln74' <Predicate = (trunc_ln74 == 0)> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (1.15ns)   --->   "%store_ln74 = store i8 %trunc_ln708, i9 %bias_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr.cpp:74]   --->   Operation 176 'store' 'store_ln74' <Predicate = (trunc_ln74 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln74 = br void %bb1098.split119" [Systolic_Array_PCNN_based/conv_sysarr.cpp:74]   --->   Operation 177 'br' 'br_ln74' <Predicate = (trunc_ln74 == 3)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 2.08>
ST_8 : Operation 178 [1/1] (1.55ns)   --->   "%tmp = mul i16 %zext_ln60_1, i16 %zext_ln58" [Systolic_Array_PCNN_based/conv_sysarr.cpp:60]   --->   Operation 178 'mul' 'tmp' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_cast = zext i16 %tmp" [Systolic_Array_PCNN_based/conv_sysarr.cpp:60]   --->   Operation 179 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (1.55ns)   --->   "%tmp1 = mul i16 %zext_ln70, i16 %zext_ln70" [Systolic_Array_PCNN_based/conv_sysarr.cpp:70]   --->   Operation 180 'mul' 'tmp1' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i16 %tmp1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:70]   --->   Operation 181 'zext' 'tmp1_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 182 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul42 = mul i32 %tmp1_cast, i32 %tmp_cast" [Systolic_Array_PCNN_based/conv_sysarr.cpp:70]   --->   Operation 182 'mul' 'mul42' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 7> <Delay = 0.53>
ST_9 : Operation 183 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul42 = mul i32 %tmp1_cast, i32 %tmp_cast" [Systolic_Array_PCNN_based/conv_sysarr.cpp:70]   --->   Operation 183 'mul' 'mul42' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 8> <Delay = 0.53>
ST_10 : Operation 184 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul42 = mul i32 %tmp1_cast, i32 %tmp_cast" [Systolic_Array_PCNN_based/conv_sysarr.cpp:70]   --->   Operation 184 'mul' 'mul42' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 9> <Delay = 0.60>
ST_11 : Operation 185 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul42 = mul i32 %tmp1_cast, i32 %tmp_cast" [Systolic_Array_PCNN_based/conv_sysarr.cpp:70]   --->   Operation 185 'mul' 'mul42' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 186 [1/1] (0.60ns)   --->   "%br_ln76 = br void %bb1097" [Systolic_Array_PCNN_based/conv_sysarr.cpp:76]   --->   Operation 186 'br' 'br_ln76' <Predicate = true> <Delay = 0.60>

State 12 <SV = 10> <Delay = 0.98>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%k_1 = phi i32 %add_ln76, void %bb1097.split134, i32, void %._crit_edge338.loopexit" [Systolic_Array_PCNN_based/conv_sysarr.cpp:76]   --->   Operation 187 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 188 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 189 [1/1] (0.85ns)   --->   "%icmp_ln76 = icmp_eq  i32 %k_1, i32 %mul42" [Systolic_Array_PCNN_based/conv_sysarr.cpp:76]   --->   Operation 189 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 190 [1/1] (0.88ns)   --->   "%add_ln76 = add i32 %k_1, i32" [Systolic_Array_PCNN_based/conv_sysarr.cpp:76]   --->   Operation 190 'add' 'add_ln76' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %bb1097.split, void %._crit_edge331.loopexit" [Systolic_Array_PCNN_based/conv_sysarr.cpp:76]   --->   Operation 191 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %k_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:77]   --->   Operation 192 'trunc' 'trunc_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_12 : Operation 193 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %k_1, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr.cpp:77]   --->   Operation 193 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_12 : Operation 194 [1/1] (0.65ns)   --->   "%switch_ln77 = switch i2 %trunc_ln77, void %branch7, i2, void %branch4, i2, void %branch5, i2, void %branch6" [Systolic_Array_PCNN_based/conv_sysarr.cpp:77]   --->   Operation 194 'switch' 'switch_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.65>
ST_12 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb1097"   --->   Operation 195 'br' 'br_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>

State 13 <SV = 11> <Delay = 2.75>
ST_13 : Operation 196 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [Systolic_Array_PCNN_based/conv_sysarr.cpp:76]   --->   Operation 196 'specloopname' 'specloopname_ln76' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 197 [1/1] (1.59ns)   --->   "%weight_in_V_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %weight_in_V"   --->   Operation 197 'read' 'weight_in_V_read' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_13 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = trunc i64 %weight_in_V_read"   --->   Operation 198 'trunc' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i9 %lshr_ln1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:77]   --->   Operation 199 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 200 [1/1] (0.00ns)   --->   "%weight_l2_0_addr = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln77" [Systolic_Array_PCNN_based/conv_sysarr.cpp:77]   --->   Operation 200 'getelementptr' 'weight_l2_0_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 201 [1/1] (0.00ns)   --->   "%weight_l2_1_addr = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln77" [Systolic_Array_PCNN_based/conv_sysarr.cpp:77]   --->   Operation 201 'getelementptr' 'weight_l2_1_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "%weight_l2_2_addr = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln77" [Systolic_Array_PCNN_based/conv_sysarr.cpp:77]   --->   Operation 202 'getelementptr' 'weight_l2_2_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 203 [1/1] (0.00ns)   --->   "%weight_l2_3_addr = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln77" [Systolic_Array_PCNN_based/conv_sysarr.cpp:77]   --->   Operation 203 'getelementptr' 'weight_l2_3_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 204 [1/1] (1.15ns)   --->   "%store_ln77 = store i8 %trunc_ln708_1, i9 %weight_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr.cpp:77]   --->   Operation 204 'store' 'store_ln77' <Predicate = (trunc_ln77 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_13 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln77 = br void %bb1097.split134" [Systolic_Array_PCNN_based/conv_sysarr.cpp:77]   --->   Operation 205 'br' 'br_ln77' <Predicate = (trunc_ln77 == 2)> <Delay = 0.00>
ST_13 : Operation 206 [1/1] (1.15ns)   --->   "%store_ln77 = store i8 %trunc_ln708_1, i9 %weight_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr.cpp:77]   --->   Operation 206 'store' 'store_ln77' <Predicate = (trunc_ln77 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln77 = br void %bb1097.split134" [Systolic_Array_PCNN_based/conv_sysarr.cpp:77]   --->   Operation 207 'br' 'br_ln77' <Predicate = (trunc_ln77 == 1)> <Delay = 0.00>
ST_13 : Operation 208 [1/1] (1.15ns)   --->   "%store_ln77 = store i8 %trunc_ln708_1, i9 %weight_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr.cpp:77]   --->   Operation 208 'store' 'store_ln77' <Predicate = (trunc_ln77 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_13 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln77 = br void %bb1097.split134" [Systolic_Array_PCNN_based/conv_sysarr.cpp:77]   --->   Operation 209 'br' 'br_ln77' <Predicate = (trunc_ln77 == 0)> <Delay = 0.00>
ST_13 : Operation 210 [1/1] (1.15ns)   --->   "%store_ln77 = store i8 %trunc_ln708_1, i9 %weight_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr.cpp:77]   --->   Operation 210 'store' 'store_ln77' <Predicate = (trunc_ln77 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_13 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln77 = br void %bb1097.split134" [Systolic_Array_PCNN_based/conv_sysarr.cpp:77]   --->   Operation 211 'br' 'br_ln77' <Predicate = (trunc_ln77 == 3)> <Delay = 0.00>

State 14 <SV = 11> <Delay = 2.08>
ST_14 : Operation 212 [1/1] (1.55ns)   --->   "%tmp2 = mul i16 %zext_ln60_1, i16 %zext_ln66_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:60]   --->   Operation 212 'mul' 'tmp2' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 213 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i16 %tmp2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:60]   --->   Operation 213 'zext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 214 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul55 = mul i24 %tmp2_cast, i24 %zext_ln66" [Systolic_Array_PCNN_based/conv_sysarr.cpp:60]   --->   Operation 214 'mul' 'mul55' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 12> <Delay = 0.53>
ST_15 : Operation 215 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul55 = mul i24 %tmp2_cast, i24 %zext_ln66" [Systolic_Array_PCNN_based/conv_sysarr.cpp:60]   --->   Operation 215 'mul' 'mul55' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 13> <Delay = 0.53>
ST_16 : Operation 216 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul55 = mul i24 %tmp2_cast, i24 %zext_ln66" [Systolic_Array_PCNN_based/conv_sysarr.cpp:60]   --->   Operation 216 'mul' 'mul55' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 14> <Delay = 0.60>
ST_17 : Operation 217 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul55 = mul i24 %tmp2_cast, i24 %zext_ln66" [Systolic_Array_PCNN_based/conv_sysarr.cpp:60]   --->   Operation 217 'mul' 'mul55' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 218 [1/1] (0.60ns)   --->   "%br_ln79 = br void %bb1096" [Systolic_Array_PCNN_based/conv_sysarr.cpp:79]   --->   Operation 218 'br' 'br_ln79' <Predicate = true> <Delay = 0.60>

State 18 <SV = 15> <Delay = 0.88>
ST_18 : Operation 219 [1/1] (0.00ns)   --->   "%k_2 = phi i24 %add_ln79, void %bb1096.split254, i24, void %._crit_edge331.loopexit" [Systolic_Array_PCNN_based/conv_sysarr.cpp:79]   --->   Operation 219 'phi' 'k_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 220 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 220 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 221 [1/1] (0.76ns)   --->   "%icmp_ln79 = icmp_eq  i24 %k_2, i24 %mul55" [Systolic_Array_PCNN_based/conv_sysarr.cpp:79]   --->   Operation 221 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 222 [1/1] (0.00ns)   --->   "%empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 222 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 223 [1/1] (0.83ns)   --->   "%add_ln79 = add i24 %k_2, i24" [Systolic_Array_PCNN_based/conv_sysarr.cpp:79]   --->   Operation 223 'add' 'add_ln79' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %bb1096.split, void %._crit_edge324.loopexit" [Systolic_Array_PCNN_based/conv_sysarr.cpp:79]   --->   Operation 224 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i24 %k_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:80]   --->   Operation 225 'trunc' 'trunc_ln80' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_18 : Operation 226 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i9 @_ssdm_op_PartSelect.i9.i24.i32.i32, i24 %k_2, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr.cpp:80]   --->   Operation 226 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_18 : Operation 227 [1/1] (0.65ns)   --->   "%switch_ln80 = switch i2 %trunc_ln80, void %branch11, i2, void %branch8, i2, void %branch9, i2, void %branch10" [Systolic_Array_PCNN_based/conv_sysarr.cpp:80]   --->   Operation 227 'switch' 'switch_ln80' <Predicate = (!icmp_ln79)> <Delay = 0.65>
ST_18 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb1096"   --->   Operation 228 'br' 'br_ln0' <Predicate = (!icmp_ln79)> <Delay = 0.00>

State 19 <SV = 16> <Delay = 2.75>
ST_19 : Operation 229 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [Systolic_Array_PCNN_based/conv_sysarr.cpp:79]   --->   Operation 229 'specloopname' 'specloopname_ln79' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 230 [1/1] (1.59ns)   --->   "%data_in_V_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %data_in_V"   --->   Operation 230 'read' 'data_in_V_read' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_19 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = trunc i64 %data_in_V_read"   --->   Operation 231 'trunc' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i9 %lshr_ln2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:80]   --->   Operation 232 'zext' 'zext_ln80' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 233 [1/1] (0.00ns)   --->   "%data_l2_0_addr = getelementptr i8 %data_l2_0, i64, i64 %zext_ln80" [Systolic_Array_PCNN_based/conv_sysarr.cpp:80]   --->   Operation 233 'getelementptr' 'data_l2_0_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 234 [1/1] (0.00ns)   --->   "%data_l2_1_addr = getelementptr i8 %data_l2_1, i64, i64 %zext_ln80" [Systolic_Array_PCNN_based/conv_sysarr.cpp:80]   --->   Operation 234 'getelementptr' 'data_l2_1_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 235 [1/1] (0.00ns)   --->   "%data_l2_2_addr = getelementptr i8 %data_l2_2, i64, i64 %zext_ln80" [Systolic_Array_PCNN_based/conv_sysarr.cpp:80]   --->   Operation 235 'getelementptr' 'data_l2_2_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 236 [1/1] (0.00ns)   --->   "%data_l2_3_addr = getelementptr i8 %data_l2_3, i64, i64 %zext_ln80" [Systolic_Array_PCNN_based/conv_sysarr.cpp:80]   --->   Operation 236 'getelementptr' 'data_l2_3_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 237 [1/1] (1.15ns)   --->   "%store_ln80 = store i8 %trunc_ln708_2, i9 %data_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr.cpp:80]   --->   Operation 237 'store' 'store_ln80' <Predicate = (trunc_ln80 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_19 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln80 = br void %bb1096.split254" [Systolic_Array_PCNN_based/conv_sysarr.cpp:80]   --->   Operation 238 'br' 'br_ln80' <Predicate = (trunc_ln80 == 2)> <Delay = 0.00>
ST_19 : Operation 239 [1/1] (1.15ns)   --->   "%store_ln80 = store i8 %trunc_ln708_2, i9 %data_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr.cpp:80]   --->   Operation 239 'store' 'store_ln80' <Predicate = (trunc_ln80 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_19 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln80 = br void %bb1096.split254" [Systolic_Array_PCNN_based/conv_sysarr.cpp:80]   --->   Operation 240 'br' 'br_ln80' <Predicate = (trunc_ln80 == 1)> <Delay = 0.00>
ST_19 : Operation 241 [1/1] (1.15ns)   --->   "%store_ln80 = store i8 %trunc_ln708_2, i9 %data_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr.cpp:80]   --->   Operation 241 'store' 'store_ln80' <Predicate = (trunc_ln80 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_19 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln80 = br void %bb1096.split254" [Systolic_Array_PCNN_based/conv_sysarr.cpp:80]   --->   Operation 242 'br' 'br_ln80' <Predicate = (trunc_ln80 == 0)> <Delay = 0.00>
ST_19 : Operation 243 [1/1] (1.15ns)   --->   "%store_ln80 = store i8 %trunc_ln708_2, i9 %data_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr.cpp:80]   --->   Operation 243 'store' 'store_ln80' <Predicate = (trunc_ln80 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_19 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln80 = br void %bb1096.split254" [Systolic_Array_PCNN_based/conv_sysarr.cpp:80]   --->   Operation 244 'br' 'br_ln80' <Predicate = (trunc_ln80 == 3)> <Delay = 0.00>

State 20 <SV = 16> <Delay = 2.33>
ST_20 : Operation 245 [1/1] (0.00ns)   --->   "%arrayidx2562_promoted748 = alloca i32"   --->   Operation 245 'alloca' 'arrayidx2562_promoted748' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 246 [1/1] (0.00ns)   --->   "%arrayidx2924_promoted755 = alloca i32"   --->   Operation 246 'alloca' 'arrayidx2924_promoted755' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 247 [1/1] (0.00ns)   --->   "%arrayidx2562_1392_promoted762 = alloca i32"   --->   Operation 247 'alloca' 'arrayidx2562_1392_promoted762' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 248 [1/1] (0.00ns)   --->   "%arrayidx2924_1396_promoted769 = alloca i32"   --->   Operation 248 'alloca' 'arrayidx2924_1396_promoted769' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 249 [1/1] (0.00ns)   --->   "%arrayidx2562_2419_promoted776 = alloca i32"   --->   Operation 249 'alloca' 'arrayidx2562_2419_promoted776' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 250 [1/1] (0.00ns)   --->   "%arrayidx2924_2423_promoted783 = alloca i32"   --->   Operation 250 'alloca' 'arrayidx2924_2423_promoted783' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 251 [1/1] (0.00ns)   --->   "%arrayidx2562_3446_promoted790 = alloca i32"   --->   Operation 251 'alloca' 'arrayidx2562_3446_promoted790' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 252 [1/1] (0.00ns)   --->   "%arrayidx2562_1_promoted797 = alloca i32"   --->   Operation 252 'alloca' 'arrayidx2562_1_promoted797' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 253 [1/1] (0.00ns)   --->   "%arrayidx2924_1_promoted804 = alloca i32"   --->   Operation 253 'alloca' 'arrayidx2924_1_promoted804' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 254 [1/1] (0.00ns)   --->   "%arrayidx2562_1_1_promoted811 = alloca i32"   --->   Operation 254 'alloca' 'arrayidx2562_1_1_promoted811' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 255 [1/1] (0.00ns)   --->   "%arrayidx2924_1_1_promoted818 = alloca i32"   --->   Operation 255 'alloca' 'arrayidx2924_1_1_promoted818' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 256 [1/1] (0.00ns)   --->   "%arrayidx2562_1_2_promoted825 = alloca i32"   --->   Operation 256 'alloca' 'arrayidx2562_1_2_promoted825' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 257 [1/1] (0.00ns)   --->   "%arrayidx2924_1_2_promoted832 = alloca i32"   --->   Operation 257 'alloca' 'arrayidx2924_1_2_promoted832' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 258 [1/1] (0.00ns)   --->   "%arrayidx2562_1_3_promoted839 = alloca i32"   --->   Operation 258 'alloca' 'arrayidx2562_1_3_promoted839' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 259 [1/1] (0.00ns)   --->   "%arrayidx2562_2_promoted846 = alloca i32"   --->   Operation 259 'alloca' 'arrayidx2562_2_promoted846' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 260 [1/1] (0.00ns)   --->   "%arrayidx2924_2_promoted853 = alloca i32"   --->   Operation 260 'alloca' 'arrayidx2924_2_promoted853' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 261 [1/1] (0.00ns)   --->   "%arrayidx2562_2_1_promoted860 = alloca i32"   --->   Operation 261 'alloca' 'arrayidx2562_2_1_promoted860' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 262 [1/1] (0.00ns)   --->   "%arrayidx2924_2_1_promoted867 = alloca i32"   --->   Operation 262 'alloca' 'arrayidx2924_2_1_promoted867' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 263 [1/1] (0.00ns)   --->   "%arrayidx2562_2_2_promoted874 = alloca i32"   --->   Operation 263 'alloca' 'arrayidx2562_2_2_promoted874' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 264 [1/1] (0.00ns)   --->   "%arrayidx2924_2_2_promoted881 = alloca i32"   --->   Operation 264 'alloca' 'arrayidx2924_2_2_promoted881' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 265 [1/1] (0.00ns)   --->   "%arrayidx2562_2_3_promoted888 = alloca i32"   --->   Operation 265 'alloca' 'arrayidx2562_2_3_promoted888' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 266 [1/1] (0.00ns)   --->   "%arrayidx2924_3_promoted895 = alloca i32"   --->   Operation 266 'alloca' 'arrayidx2924_3_promoted895' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 267 [1/1] (0.00ns)   --->   "%arrayidx2924_3_1_promoted902 = alloca i32"   --->   Operation 267 'alloca' 'arrayidx2924_3_1_promoted902' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 268 [1/1] (0.00ns)   --->   "%arrayidx2924_3_2_promoted909 = alloca i32"   --->   Operation 268 'alloca' 'arrayidx2924_3_2_promoted909' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 269 [1/1] (1.55ns)   --->   "%mul216 = mul i16 %zext_ln62_1, i16 %zext_ln62_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:62]   --->   Operation 269 'mul' 'mul216' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i16 %mul216" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 270 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln213 = trunc i16 %mul216" [Systolic_Array_PCNN_based/conv_sysarr.cpp:213]   --->   Operation 271 'trunc' 'trunc_ln213' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln3_cast48 = zext i8 %WH_in" [Systolic_Array_PCNN_based/conv_sysarr.cpp:66]   --->   Operation 272 'zext' 'trunc_ln3_cast48' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 273 [1/1] (0.70ns)   --->   "%add_ln83 = add i9, i9 %zext_ln60" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 273 'add' 'add_ln83' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln83_1 = zext i9 %add_ln83" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 274 'zext' 'zext_ln83_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 275 [1/1] (0.78ns)   --->   "%add_ln83_1 = add i16 %zext_ln83_1, i16 %mul216" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 275 'add' 'add_ln83_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln83_2 = zext i8 %RS" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 276 'zext' 'zext_ln83_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 277 [1/1] (0.00ns)   --->   "%RS_cast = zext i8 %RS" [Systolic_Array_PCNN_based/conv_sysarr.cpp:70]   --->   Operation 277 'zext' 'RS_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln4_cast21 = zext i8 %RS" [Systolic_Array_PCNN_based/conv_sysarr.cpp:70]   --->   Operation 278 'zext' 'trunc_ln4_cast21' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 279 [1/1] (0.00ns)   --->   "%div68_cast = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %bias_in_V_read_1, i32, i32"   --->   Operation 279 'partselect' 'div68_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 280 [1/1] (0.00ns)   --->   "%div66_cast = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %bias_in_V_read, i32, i32"   --->   Operation 280 'partselect' 'div66_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 281 [1/1] (0.00ns)   --->   "%WH_cast = zext i8 %WH" [Systolic_Array_PCNN_based/conv_sysarr.cpp:62]   --->   Operation 281 'zext' 'WH_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 282 [1/1] (0.00ns)   --->   "%C_cast = zext i8 %C" [Systolic_Array_PCNN_based/conv_sysarr.cpp:60]   --->   Operation 282 'zext' 'C_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 283 [1/1] (0.00ns)   --->   "%empty_44 = trunc i16 %tmp1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:70]   --->   Operation 283 'trunc' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 284 [1/1] (1.55ns)   --->   "%tmp5_cast = mul i11 %trunc_ln3_cast48, i11 %trunc_ln3_cast48" [Systolic_Array_PCNN_based/conv_sysarr.cpp:66]   --->   Operation 284 'mul' 'tmp5_cast' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %mul216, i2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:62]   --->   Operation 285 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 286 [1/1] (0.00ns)   --->   "%bound20 = zext i18 %tmp_20" [Systolic_Array_PCNN_based/conv_sysarr.cpp:62]   --->   Operation 286 'zext' 'bound20' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 287 [1/1] (0.70ns)   --->   "%add_ln83_2 = add i9, i9 %RS_cast" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 287 'add' 'add_ln83_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %add_ln83_2, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 288 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 289 [1/1] (0.00ns)   --->   "%RS_cast221 = zext i8 %RS" [Systolic_Array_PCNN_based/conv_sysarr.cpp:70]   --->   Operation 289 'zext' 'RS_cast221' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_23_cast = zext i8 %tmp_21" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 290 'zext' 'tmp_23_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 291 [1/1] (1.55ns)   --->   "%bound52 = mul i71 %tmp_23_cast, i71 %RS_cast221" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 291 'mul' 'bound52' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 292 [1/1] (0.00ns)   --->   "%cast108 = zext i6 %div66_cast"   --->   Operation 292 'zext' 'cast108' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 293 [1/1] (0.00ns)   --->   "%cast109 = zext i6 %div68_cast"   --->   Operation 293 'zext' 'cast109' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 294 [1/1] (1.23ns)   --->   "%bound110 = mul i12 %cast109, i12 %cast108"   --->   Operation 294 'mul' 'bound110' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 295 [1/1] (0.58ns)   --->   "%icmp_ln136 = icmp_eq  i8 %WH, i8" [Systolic_Array_PCNN_based/conv_sysarr.cpp:136]   --->   Operation 295 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 296 [1/1] (0.60ns)   --->   "%br_ln83 = br void" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 296 'br' 'br_ln83' <Predicate = true> <Delay = 0.60>

State 21 <SV = 17> <Delay = 4.00>
ST_21 : Operation 297 [1/1] (0.00ns)   --->   "%indvar_flatten142 = phi i12, void %._crit_edge324.loopexit, i12 %add_ln83_3, void %._crit_edge307.loopexit" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 297 'phi' 'indvar_flatten142' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 298 [1/1] (0.00ns)   --->   "%ko = phi i6, void %._crit_edge324.loopexit, i6 %select_ln83_1, void %._crit_edge307.loopexit" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 298 'phi' 'ko' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 299 [1/1] (0.00ns)   --->   "%co = phi i6, void %._crit_edge324.loopexit, i6 %add_ln85, void %._crit_edge307.loopexit" [Systolic_Array_PCNN_based/conv_sysarr.cpp:85]   --->   Operation 299 'phi' 'co' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 300 [1/1] (0.62ns)   --->   "%icmp_ln83 = icmp_eq  i12 %indvar_flatten142, i12 %bound110" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 300 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 301 [1/1] (0.74ns)   --->   "%add_ln83_3 = add i12 %indvar_flatten142, i12" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 301 'add' 'add_ln83_3' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83, void %._crit_edge314.loopexit, void %._crit_edge319.loopexit.preheader" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 302 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 303 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_83_4_VITIS_LOOP_85_5_str"   --->   Operation 303 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_21 : Operation 304 [1/1] (0.00ns)   --->   "%empty_56 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 304 'speclooptripcount' 'empty_56' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_21 : Operation 305 [1/1] (0.61ns)   --->   "%icmp_ln85 = icmp_eq  i6 %co, i6 %div68_cast" [Systolic_Array_PCNN_based/conv_sysarr.cpp:85]   --->   Operation 305 'icmp' 'icmp_ln85' <Predicate = (!icmp_ln83)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 306 [1/1] (0.29ns)   --->   "%select_ln83 = select i1 %icmp_ln85, i6, i6 %co" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 306 'select' 'select_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 307 [1/1] (0.70ns)   --->   "%add_ln83_4 = add i6 %ko, i6" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 307 'add' 'add_ln83_4' <Predicate = (!icmp_ln83)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 308 [1/1] (0.29ns)   --->   "%select_ln83_1 = select i1 %icmp_ln85, i6 %add_ln83_4, i6 %ko" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 308 'select' 'select_ln83_1' <Predicate = (!icmp_ln83)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 309 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln83_1, i2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 309 'bitconcatenate' 'p_mid' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_21 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln83_3 = zext i6 %select_ln83_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 310 'zext' 'zext_ln83_3' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_21 : Operation 311 [1/1] (1.55ns)   --->   "%mul_ln83 = mul i9 %WH_cast, i9 %zext_ln83_3" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 311 'mul' 'mul_ln83' <Predicate = (!icmp_ln83)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 312 [1/1] (1.46ns)   --->   "%mul_ln83_1 = mul i9 %WH_cast, i9 %mul_ln83" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 312 'mul' 'mul_ln83_1' <Predicate = (!icmp_ln83)> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln83_4 = zext i8 %p_mid" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 313 'zext' 'zext_ln83_4' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_21 : Operation 314 [1/1] (1.55ns)   --->   "%mul_ln83_2 = mul i11 %C_cast, i11 %zext_ln83_4" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 314 'mul' 'mul_ln83_2' <Predicate = (!icmp_ln83)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 315 [1/1] (0.00ns)   --->   "%or_ln83 = or i8 %p_mid, i8" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 315 'or' 'or_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_21 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln83_5 = zext i8 %or_ln83" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 316 'zext' 'zext_ln83_5' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_21 : Operation 317 [1/1] (1.55ns)   --->   "%mul_ln83_3 = mul i11 %C_cast, i11 %zext_ln83_5" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 317 'mul' 'mul_ln83_3' <Predicate = (!icmp_ln83)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 318 [1/1] (0.00ns)   --->   "%or_ln83_1 = or i8 %p_mid, i8" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 318 'or' 'or_ln83_1' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_21 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln83_6 = zext i8 %or_ln83_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 319 'zext' 'zext_ln83_6' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_21 : Operation 320 [1/1] (1.55ns)   --->   "%mul_ln83_4 = mul i11 %C_cast, i11 %zext_ln83_6" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 320 'mul' 'mul_ln83_4' <Predicate = (!icmp_ln83)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 321 [1/1] (0.00ns)   --->   "%or_ln83_2 = or i8 %p_mid, i8" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 321 'or' 'or_ln83_2' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_21 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln83_7 = zext i8 %or_ln83_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 322 'zext' 'zext_ln83_7' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_21 : Operation 323 [1/1] (1.55ns)   --->   "%mul_ln83_5 = mul i11 %C_cast, i11 %zext_ln83_7" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 323 'mul' 'mul_ln83_5' <Predicate = (!icmp_ln83)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 324 [1/1] (0.00ns)   --->   "%specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:85]   --->   Operation 324 'specloopname' 'specloopname_ln85' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_21 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln83, i2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 325 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_21 : Operation 326 [1/1] (0.00ns)   --->   "%p_cast16 = zext i8 %tmp_22" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 326 'zext' 'p_cast16' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_21 : Operation 327 [1/1] (0.00ns)   --->   "%empty_57 = or i8 %tmp_22, i8" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 327 'or' 'empty_57' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_21 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i8 %empty_57" [Systolic_Array_PCNN_based/conv_sysarr.cpp:92]   --->   Operation 328 'zext' 'zext_ln92' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_21 : Operation 329 [1/1] (0.60ns)   --->   "%br_ln92 = br void" [Systolic_Array_PCNN_based/conv_sysarr.cpp:92]   --->   Operation 329 'br' 'br_ln92' <Predicate = (!icmp_ln83)> <Delay = 0.60>
ST_21 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln212 = zext i6 %div66_cast" [Systolic_Array_PCNN_based/conv_sysarr.cpp:212]   --->   Operation 330 'zext' 'zext_ln212' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_21 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln212_1 = zext i18 %tmp_20" [Systolic_Array_PCNN_based/conv_sysarr.cpp:212]   --->   Operation 331 'zext' 'zext_ln212_1' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_21 : Operation 332 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln212 = mul i24 %zext_ln212, i24 %zext_ln212_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:212]   --->   Operation 332 'mul' 'mul_ln212' <Predicate = (icmp_ln83)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 18> <Delay = 1.86>
ST_22 : Operation 333 [1/1] (0.00ns)   --->   "%ki_1 = phi i3 %add_ln92, void %._crit_edge262.loopexit, i3, void %._crit_edge314.loopexit" [Systolic_Array_PCNN_based/conv_sysarr.cpp:92]   --->   Operation 333 'phi' 'ki_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 334 [1/1] (0.49ns)   --->   "%icmp_ln92 = icmp_eq  i3 %ki_1, i3" [Systolic_Array_PCNN_based/conv_sysarr.cpp:92]   --->   Operation 334 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 335 [1/1] (0.00ns)   --->   "%empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 335 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 336 [1/1] (0.57ns)   --->   "%add_ln92 = add i3 %ki_1, i3" [Systolic_Array_PCNN_based/conv_sysarr.cpp:92]   --->   Operation 336 'add' 'add_ln92' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 337 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.split18, void %.lr.ph306" [Systolic_Array_PCNN_based/conv_sysarr.cpp:92]   --->   Operation 337 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln92_1 = zext i3 %ki_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:92]   --->   Operation 338 'zext' 'zext_ln92_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_22 : Operation 339 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i3 %ki_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:93]   --->   Operation 339 'trunc' 'trunc_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_22 : Operation 340 [1/1] (0.70ns)   --->   "%add_ln93 = add i8 %p_mid, i8 %zext_ln92_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:93]   --->   Operation 340 'add' 'add_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 341 [1/1] (0.00ns)   --->   "%newIndex = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln93, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr.cpp:93]   --->   Operation 341 'partselect' 'newIndex' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_22 : Operation 342 [1/1] (0.00ns)   --->   "%newIndex122_cast = zext i6 %newIndex" [Systolic_Array_PCNN_based/conv_sysarr.cpp:93]   --->   Operation 342 'zext' 'newIndex122_cast' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_22 : Operation 343 [1/1] (0.00ns)   --->   "%bias_l2_0_addr_1 = getelementptr i8 %bias_l2_0, i64, i64 %newIndex122_cast" [Systolic_Array_PCNN_based/conv_sysarr.cpp:93]   --->   Operation 343 'getelementptr' 'bias_l2_0_addr_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_22 : Operation 344 [2/2] (1.15ns)   --->   "%bias_l2_0_load = load i9 %bias_l2_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:93]   --->   Operation 344 'load' 'bias_l2_0_load' <Predicate = (!icmp_ln92)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_22 : Operation 345 [1/1] (0.00ns)   --->   "%bias_l2_1_addr_1 = getelementptr i8 %bias_l2_1, i64, i64 %newIndex122_cast" [Systolic_Array_PCNN_based/conv_sysarr.cpp:93]   --->   Operation 345 'getelementptr' 'bias_l2_1_addr_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_22 : Operation 346 [2/2] (1.15ns)   --->   "%bias_l2_1_load = load i9 %bias_l2_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:93]   --->   Operation 346 'load' 'bias_l2_1_load' <Predicate = (!icmp_ln92)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_22 : Operation 347 [1/1] (0.00ns)   --->   "%bias_l2_2_addr_1 = getelementptr i8 %bias_l2_2, i64, i64 %newIndex122_cast" [Systolic_Array_PCNN_based/conv_sysarr.cpp:93]   --->   Operation 347 'getelementptr' 'bias_l2_2_addr_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_22 : Operation 348 [2/2] (1.15ns)   --->   "%bias_l2_2_load = load i9 %bias_l2_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:93]   --->   Operation 348 'load' 'bias_l2_2_load' <Predicate = (!icmp_ln92)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_22 : Operation 349 [1/1] (0.00ns)   --->   "%bias_l2_3_addr_1 = getelementptr i8 %bias_l2_3, i64, i64 %newIndex122_cast" [Systolic_Array_PCNN_based/conv_sysarr.cpp:93]   --->   Operation 349 'getelementptr' 'bias_l2_3_addr_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_22 : Operation 350 [2/2] (1.15ns)   --->   "%bias_l2_3_load = load i9 %bias_l2_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:93]   --->   Operation 350 'load' 'bias_l2_3_load' <Predicate = (!icmp_ln92)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_22 : Operation 351 [1/1] (0.00ns)   --->   "%empty_47 = or i8 %tmp_22, i8" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 351 'or' 'empty_47' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_22 : Operation 352 [1/1] (0.00ns)   --->   "%p_cast18 = zext i8 %empty_47" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 352 'zext' 'p_cast18' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_22 : Operation 353 [1/1] (0.00ns)   --->   "%empty_48 = or i8 %tmp_22, i8" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 353 'or' 'empty_48' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_22 : Operation 354 [1/1] (0.00ns)   --->   "%p_cast17 = zext i8 %empty_48" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 354 'zext' 'p_cast17' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_22 : Operation 355 [1/1] (0.73ns)   --->   "%mul103_2194 = add i11 %p_cast16, i11 %mul_ln83_4" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 355 'add' 'mul103_2194' <Predicate = (icmp_ln92)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 356 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_2_cast = mul i11 %mul103_2194, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 356 'mul' 'add107_2_cast' <Predicate = (icmp_ln92)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 357 [1/1] (0.73ns)   --->   "%mul103_1196 = add i11 %p_cast16, i11 %mul_ln83_3" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 357 'add' 'mul103_1196' <Predicate = (icmp_ln92)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 358 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_1_cast = mul i11 %mul103_1196, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 358 'mul' 'add107_1_cast' <Predicate = (icmp_ln92)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 359 [1/1] (0.73ns)   --->   "%mul103_3198 = add i11 %p_cast16, i11 %mul_ln83_5" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 359 'add' 'mul103_3198' <Predicate = (icmp_ln92)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 360 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_3_cast = mul i11 %mul103_3198, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 360 'mul' 'add107_3_cast' <Predicate = (icmp_ln92)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 361 [1/1] (0.73ns)   --->   "%mul103_1200 = add i11 %p_cast17, i11 %mul_ln83_3" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 361 'add' 'mul103_1200' <Predicate = (icmp_ln92)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 362 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_1_2_cast = mul i11 %mul103_1200, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 362 'mul' 'add107_1_2_cast' <Predicate = (icmp_ln92)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 363 [1/1] (0.73ns)   --->   "%mul103_2202 = add i11 %p_cast17, i11 %mul_ln83_4" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 363 'add' 'mul103_2202' <Predicate = (icmp_ln92)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 364 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_2_2_cast = mul i11 %mul103_2202, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 364 'mul' 'add107_2_2_cast' <Predicate = (icmp_ln92)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 365 [1/1] (0.73ns)   --->   "%mul103_3204 = add i11 %p_cast17, i11 %mul_ln83_5" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 365 'add' 'mul103_3204' <Predicate = (icmp_ln92)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 366 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_3_2_cast = mul i11 %mul103_3204, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 366 'mul' 'add107_3_2_cast' <Predicate = (icmp_ln92)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 367 [1/1] (0.73ns)   --->   "%mul103206 = add i11 %p_cast16, i11 %mul_ln83_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 367 'add' 'mul103206' <Predicate = (icmp_ln92)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 368 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_cast = mul i11 %mul103206, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 368 'mul' 'add107_cast' <Predicate = (icmp_ln92)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 369 [1/1] (0.73ns)   --->   "%mul103208 = add i11 %p_cast18, i11 %mul_ln83_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 369 'add' 'mul103208' <Predicate = (icmp_ln92)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 370 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_1343_cast = mul i11 %mul103208, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 370 'mul' 'add107_1343_cast' <Predicate = (icmp_ln92)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 371 [1/1] (0.73ns)   --->   "%mul103210 = add i11 %p_cast17, i11 %mul_ln83_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 371 'add' 'mul103210' <Predicate = (icmp_ln92)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 372 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_2351_cast = mul i11 %mul103210, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 372 'mul' 'add107_2351_cast' <Predicate = (icmp_ln92)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 373 [1/1] (0.73ns)   --->   "%mul103212 = add i11 %zext_ln92, i11 %mul_ln83_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:92]   --->   Operation 373 'add' 'mul103212' <Predicate = (icmp_ln92)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 374 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_3359_cast = mul i11 %mul103212, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:92]   --->   Operation 374 'mul' 'add107_3359_cast' <Predicate = (icmp_ln92)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 375 [1/1] (0.73ns)   --->   "%mul103_1214 = add i11 %p_cast18, i11 %mul_ln83_3" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 375 'add' 'mul103_1214' <Predicate = (icmp_ln92)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 376 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_1_1_cast = mul i11 %mul103_1214, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 376 'mul' 'add107_1_1_cast' <Predicate = (icmp_ln92)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 377 [1/1] (0.73ns)   --->   "%mul103_1216 = add i11 %zext_ln92, i11 %mul_ln83_3" [Systolic_Array_PCNN_based/conv_sysarr.cpp:92]   --->   Operation 377 'add' 'mul103_1216' <Predicate = (icmp_ln92)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 378 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_1_3_cast = mul i11 %mul103_1216, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:92]   --->   Operation 378 'mul' 'add107_1_3_cast' <Predicate = (icmp_ln92)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 379 [1/1] (0.73ns)   --->   "%mul103_2218 = add i11 %p_cast18, i11 %mul_ln83_4" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 379 'add' 'mul103_2218' <Predicate = (icmp_ln92)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 380 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_2_1_cast = mul i11 %mul103_2218, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 380 'mul' 'add107_2_1_cast' <Predicate = (icmp_ln92)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 381 [1/1] (0.73ns)   --->   "%mul103_2220 = add i11 %zext_ln92, i11 %mul_ln83_4" [Systolic_Array_PCNN_based/conv_sysarr.cpp:92]   --->   Operation 381 'add' 'mul103_2220' <Predicate = (icmp_ln92)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 382 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_2_3_cast = mul i11 %mul103_2220, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:92]   --->   Operation 382 'mul' 'add107_2_3_cast' <Predicate = (icmp_ln92)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 383 [1/1] (0.73ns)   --->   "%mul103_3222 = add i11 %p_cast18, i11 %mul_ln83_5" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 383 'add' 'mul103_3222' <Predicate = (icmp_ln92)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 384 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_3_1_cast = mul i11 %mul103_3222, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 384 'mul' 'add107_3_1_cast' <Predicate = (icmp_ln92)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 385 [1/1] (0.73ns)   --->   "%mul103_3224 = add i11 %zext_ln92, i11 %mul_ln83_5" [Systolic_Array_PCNN_based/conv_sysarr.cpp:92]   --->   Operation 385 'add' 'mul103_3224' <Predicate = (icmp_ln92)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 386 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_3_3_cast = mul i11 %mul103_3224, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:92]   --->   Operation 386 'mul' 'add107_3_3_cast' <Predicate = (icmp_ln92)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 19> <Delay = 1.55>
ST_23 : Operation 387 [1/1] (0.00ns)   --->   "%specloopname_ln92 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [Systolic_Array_PCNN_based/conv_sysarr.cpp:92]   --->   Operation 387 'specloopname' 'specloopname_ln92' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 388 [1/1] (0.00ns)   --->   "%arrayNo121 = zext i2 %trunc_ln93" [Systolic_Array_PCNN_based/conv_sysarr.cpp:93]   --->   Operation 388 'zext' 'arrayNo121' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 389 [1/2] (1.15ns)   --->   "%bias_l2_0_load = load i9 %bias_l2_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:93]   --->   Operation 389 'load' 'bias_l2_0_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_23 : Operation 390 [1/2] (1.15ns)   --->   "%bias_l2_1_load = load i9 %bias_l2_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:93]   --->   Operation 390 'load' 'bias_l2_1_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_23 : Operation 391 [1/2] (1.15ns)   --->   "%bias_l2_2_load = load i9 %bias_l2_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:93]   --->   Operation 391 'load' 'bias_l2_2_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_23 : Operation 392 [1/2] (1.15ns)   --->   "%bias_l2_3_load = load i9 %bias_l2_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:93]   --->   Operation 392 'load' 'bias_l2_3_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_23 : Operation 393 [1/1] (0.39ns)   --->   "%tmp_1 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %bias_l2_0_load, i8 %bias_l2_1_load, i8 %bias_l2_2_load, i8 %bias_l2_3_load, i64 %arrayNo121" [Systolic_Array_PCNN_based/conv_sysarr.cpp:93]   --->   Operation 393 'mux' 'tmp_1' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 394 [1/1] (0.00ns)   --->   "%conv79 = sext i8 %tmp_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:93]   --->   Operation 394 'sext' 'conv79' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 395 [1/1] (0.60ns)   --->   "%br_ln94 = br void %bb1095" [Systolic_Array_PCNN_based/conv_sysarr.cpp:94]   --->   Operation 395 'br' 'br_ln94' <Predicate = true> <Delay = 0.60>

State 24 <SV = 20> <Delay = 2.00>
ST_24 : Operation 396 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i16, void %.split18, i16 %add_ln94, void %bb1095.split367" [Systolic_Array_PCNN_based/conv_sysarr.cpp:94]   --->   Operation 396 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 397 [1/1] (0.00ns)   --->   "%hi = phi i8, void %.split18, i8 %select_ln94_1, void %bb1095.split367" [Systolic_Array_PCNN_based/conv_sysarr.cpp:94]   --->   Operation 397 'phi' 'hi' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 398 [1/1] (0.00ns)   --->   "%wi = phi i8, void %.split18, i8 %add_ln95, void %bb1095.split367" [Systolic_Array_PCNN_based/conv_sysarr.cpp:95]   --->   Operation 398 'phi' 'wi' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 399 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 399 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 400 [1/1] (0.67ns)   --->   "%icmp_ln94 = icmp_eq  i16 %indvar_flatten, i16 %mul216" [Systolic_Array_PCNN_based/conv_sysarr.cpp:94]   --->   Operation 400 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 401 [1/1] (0.78ns)   --->   "%add_ln94 = add i16 %indvar_flatten, i16" [Systolic_Array_PCNN_based/conv_sysarr.cpp:94]   --->   Operation 401 'add' 'add_ln94' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 402 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %icmp_ln94, void %._crit_edge257, void %._crit_edge262.loopexit" [Systolic_Array_PCNN_based/conv_sysarr.cpp:94]   --->   Operation 402 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 403 [1/1] (0.58ns)   --->   "%icmp_ln95 = icmp_eq  i8 %wi, i8 %WH" [Systolic_Array_PCNN_based/conv_sysarr.cpp:95]   --->   Operation 403 'icmp' 'icmp_ln95' <Predicate = (!icmp_ln94)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 404 [1/1] (0.30ns)   --->   "%select_ln94 = select i1 %icmp_ln95, i8, i8 %wi" [Systolic_Array_PCNN_based/conv_sysarr.cpp:94]   --->   Operation 404 'select' 'select_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 405 [1/1] (0.70ns)   --->   "%add_ln94_1 = add i8 %hi, i8" [Systolic_Array_PCNN_based/conv_sysarr.cpp:94]   --->   Operation 405 'add' 'add_ln94_1' <Predicate = (!icmp_ln94)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 406 [1/1] (0.30ns)   --->   "%select_ln94_1 = select i1 %icmp_ln95, i8 %add_ln94_1, i8 %hi" [Systolic_Array_PCNN_based/conv_sysarr.cpp:94]   --->   Operation 406 'select' 'select_ln94_1' <Predicate = (!icmp_ln94)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i8 %select_ln94_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:94]   --->   Operation 407 'zext' 'zext_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_24 : Operation 408 [3/3] (0.99ns) (grouped into DSP with root node add_ln97)   --->   "%mul_ln94 = mul i9 %zext_ln94, i9 %WH_cast" [Systolic_Array_PCNN_based/conv_sysarr.cpp:94]   --->   Operation 408 'mul' 'mul_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 409 [1/1] (0.65ns)   --->   "%switch_ln97 = switch i2 %trunc_ln93, void %branch23, i2, void %branch20, i2, void %branch21, i2, void %branch22" [Systolic_Array_PCNN_based/conv_sysarr.cpp:97]   --->   Operation 409 'switch' 'switch_ln97' <Predicate = (!icmp_ln94)> <Delay = 0.65>
ST_24 : Operation 410 [1/1] (0.70ns)   --->   "%add_ln95 = add i8 %select_ln94, i8" [Systolic_Array_PCNN_based/conv_sysarr.cpp:95]   --->   Operation 410 'add' 'add_ln95' <Predicate = (!icmp_ln94)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 411 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb1095"   --->   Operation 411 'br' 'br_ln0' <Predicate = (!icmp_ln94)> <Delay = 0.00>

State 25 <SV = 21> <Delay = 0.99>
ST_25 : Operation 412 [2/3] (0.99ns) (grouped into DSP with root node add_ln97)   --->   "%mul_ln94 = mul i9 %zext_ln94, i9 %WH_cast" [Systolic_Array_PCNN_based/conv_sysarr.cpp:94]   --->   Operation 412 'mul' 'mul_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 22> <Delay = 1.36>
ST_26 : Operation 413 [1/3] (0.00ns) (grouped into DSP with root node add_ln97)   --->   "%mul_ln94 = mul i9 %zext_ln94, i9 %WH_cast" [Systolic_Array_PCNN_based/conv_sysarr.cpp:94]   --->   Operation 413 'mul' 'mul_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 414 [1/1] (0.00ns)   --->   "%wi_cast = zext i8 %select_ln94" [Systolic_Array_PCNN_based/conv_sysarr.cpp:94]   --->   Operation 414 'zext' 'wi_cast' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_26 : Operation 415 [1/1] (0.71ns)   --->   "%add_ln97_1 = add i9 %wi_cast, i9 %mul_ln83_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:97]   --->   Operation 415 'add' 'add_ln97_1' <Predicate = (!icmp_ln94)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 416 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln97 = add i9 %add_ln97_1, i9 %mul_ln94" [Systolic_Array_PCNN_based/conv_sysarr.cpp:97]   --->   Operation 416 'add' 'add_ln97' <Predicate = (!icmp_ln94)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 23> <Delay = 1.80>
ST_27 : Operation 417 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_94_9_VITIS_LOOP_95_10_str"   --->   Operation 417 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_27 : Operation 418 [1/1] (0.00ns)   --->   "%empty_46 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 418 'speclooptripcount' 'empty_46' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_27 : Operation 419 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 419 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_27 : Operation 420 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [Systolic_Array_PCNN_based/conv_sysarr.cpp:95]   --->   Operation 420 'specloopname' 'specloopname_ln95' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_27 : Operation 421 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln97 = add i9 %add_ln97_1, i9 %mul_ln94" [Systolic_Array_PCNN_based/conv_sysarr.cpp:97]   --->   Operation 421 'add' 'add_ln97' <Predicate = (!icmp_ln94)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i9 %add_ln97" [Systolic_Array_PCNN_based/conv_sysarr.cpp:97]   --->   Operation 422 'zext' 'zext_ln97' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_27 : Operation 423 [1/1] (0.00ns)   --->   "%output_l1_0_addr = getelementptr i32 %output_l1_0, i64, i64 %zext_ln97" [Systolic_Array_PCNN_based/conv_sysarr.cpp:97]   --->   Operation 423 'getelementptr' 'output_l1_0_addr' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_27 : Operation 424 [1/1] (0.00ns)   --->   "%output_l1_1_addr = getelementptr i32 %output_l1_1, i64, i64 %zext_ln97" [Systolic_Array_PCNN_based/conv_sysarr.cpp:97]   --->   Operation 424 'getelementptr' 'output_l1_1_addr' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_27 : Operation 425 [1/1] (0.00ns)   --->   "%output_l1_2_addr = getelementptr i32 %output_l1_2, i64, i64 %zext_ln97" [Systolic_Array_PCNN_based/conv_sysarr.cpp:97]   --->   Operation 425 'getelementptr' 'output_l1_2_addr' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_27 : Operation 426 [1/1] (0.00ns)   --->   "%output_l1_3_addr = getelementptr i32 %output_l1_3, i64, i64 %zext_ln97" [Systolic_Array_PCNN_based/conv_sysarr.cpp:97]   --->   Operation 426 'getelementptr' 'output_l1_3_addr' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_27 : Operation 427 [1/1] (1.15ns)   --->   "%store_ln97 = store i32 %conv79, i9 %output_l1_2_addr" [Systolic_Array_PCNN_based/conv_sysarr.cpp:97]   --->   Operation 427 'store' 'store_ln97' <Predicate = (trunc_ln93 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_27 : Operation 428 [1/1] (0.00ns)   --->   "%br_ln97 = br void %bb1095.split367" [Systolic_Array_PCNN_based/conv_sysarr.cpp:97]   --->   Operation 428 'br' 'br_ln97' <Predicate = (trunc_ln93 == 2)> <Delay = 0.00>
ST_27 : Operation 429 [1/1] (1.15ns)   --->   "%store_ln97 = store i32 %conv79, i9 %output_l1_1_addr" [Systolic_Array_PCNN_based/conv_sysarr.cpp:97]   --->   Operation 429 'store' 'store_ln97' <Predicate = (trunc_ln93 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_27 : Operation 430 [1/1] (0.00ns)   --->   "%br_ln97 = br void %bb1095.split367" [Systolic_Array_PCNN_based/conv_sysarr.cpp:97]   --->   Operation 430 'br' 'br_ln97' <Predicate = (trunc_ln93 == 1)> <Delay = 0.00>
ST_27 : Operation 431 [1/1] (1.15ns)   --->   "%store_ln97 = store i32 %conv79, i9 %output_l1_0_addr" [Systolic_Array_PCNN_based/conv_sysarr.cpp:97]   --->   Operation 431 'store' 'store_ln97' <Predicate = (trunc_ln93 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_27 : Operation 432 [1/1] (0.00ns)   --->   "%br_ln97 = br void %bb1095.split367" [Systolic_Array_PCNN_based/conv_sysarr.cpp:97]   --->   Operation 432 'br' 'br_ln97' <Predicate = (trunc_ln93 == 0)> <Delay = 0.00>
ST_27 : Operation 433 [1/1] (1.15ns)   --->   "%store_ln97 = store i32 %conv79, i9 %output_l1_3_addr" [Systolic_Array_PCNN_based/conv_sysarr.cpp:97]   --->   Operation 433 'store' 'store_ln97' <Predicate = (trunc_ln93 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_27 : Operation 434 [1/1] (0.00ns)   --->   "%br_ln97 = br void %bb1095.split367" [Systolic_Array_PCNN_based/conv_sysarr.cpp:97]   --->   Operation 434 'br' 'br_ln97' <Predicate = (trunc_ln93 == 3)> <Delay = 0.00>

State 28 <SV = 21> <Delay = 0.00>
ST_28 : Operation 435 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 435 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 29 <SV = 19> <Delay = 0.53>
ST_29 : Operation 436 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_2_cast = mul i11 %mul103_2194, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 436 'mul' 'add107_2_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 437 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_1_cast = mul i11 %mul103_1196, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 437 'mul' 'add107_1_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 438 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_3_cast = mul i11 %mul103_3198, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 438 'mul' 'add107_3_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 439 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_1_2_cast = mul i11 %mul103_1200, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 439 'mul' 'add107_1_2_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 440 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_2_2_cast = mul i11 %mul103_2202, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 440 'mul' 'add107_2_2_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 441 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_3_2_cast = mul i11 %mul103_3204, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 441 'mul' 'add107_3_2_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 442 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_cast = mul i11 %mul103206, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 442 'mul' 'add107_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 443 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_1343_cast = mul i11 %mul103208, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 443 'mul' 'add107_1343_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 444 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_2351_cast = mul i11 %mul103210, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 444 'mul' 'add107_2351_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 445 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_3359_cast = mul i11 %mul103212, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:92]   --->   Operation 445 'mul' 'add107_3359_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 446 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_1_1_cast = mul i11 %mul103_1214, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 446 'mul' 'add107_1_1_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 447 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_1_3_cast = mul i11 %mul103_1216, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:92]   --->   Operation 447 'mul' 'add107_1_3_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 448 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_2_1_cast = mul i11 %mul103_2218, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 448 'mul' 'add107_2_1_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 449 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_2_3_cast = mul i11 %mul103_2220, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:92]   --->   Operation 449 'mul' 'add107_2_3_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 450 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_3_1_cast = mul i11 %mul103_3222, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 450 'mul' 'add107_3_1_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 451 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_3_3_cast = mul i11 %mul103_3224, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:92]   --->   Operation 451 'mul' 'add107_3_3_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 20> <Delay = 0.53>
ST_30 : Operation 452 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_2_cast = mul i11 %mul103_2194, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 452 'mul' 'add107_2_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 453 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_1_cast = mul i11 %mul103_1196, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 453 'mul' 'add107_1_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 454 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_3_cast = mul i11 %mul103_3198, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 454 'mul' 'add107_3_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 455 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_1_2_cast = mul i11 %mul103_1200, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 455 'mul' 'add107_1_2_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 456 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_2_2_cast = mul i11 %mul103_2202, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 456 'mul' 'add107_2_2_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 457 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_3_2_cast = mul i11 %mul103_3204, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 457 'mul' 'add107_3_2_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 458 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_cast = mul i11 %mul103206, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 458 'mul' 'add107_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 459 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_1343_cast = mul i11 %mul103208, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 459 'mul' 'add107_1343_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 460 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_2351_cast = mul i11 %mul103210, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 460 'mul' 'add107_2351_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 461 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_3359_cast = mul i11 %mul103212, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:92]   --->   Operation 461 'mul' 'add107_3359_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 462 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_1_1_cast = mul i11 %mul103_1214, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 462 'mul' 'add107_1_1_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 463 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_1_3_cast = mul i11 %mul103_1216, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:92]   --->   Operation 463 'mul' 'add107_1_3_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 464 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_2_1_cast = mul i11 %mul103_2218, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 464 'mul' 'add107_2_1_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 465 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_2_3_cast = mul i11 %mul103_2220, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:92]   --->   Operation 465 'mul' 'add107_2_3_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 466 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_3_1_cast = mul i11 %mul103_3222, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 466 'mul' 'add107_3_1_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 467 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_3_3_cast = mul i11 %mul103_3224, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:92]   --->   Operation 467 'mul' 'add107_3_3_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 21> <Delay = 0.60>
ST_31 : Operation 468 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_2_cast = mul i11 %mul103_2194, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 468 'mul' 'add107_2_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 469 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_1_cast = mul i11 %mul103_1196, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 469 'mul' 'add107_1_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 470 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_3_cast = mul i11 %mul103_3198, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 470 'mul' 'add107_3_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 471 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_1_2_cast = mul i11 %mul103_1200, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 471 'mul' 'add107_1_2_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 472 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_2_2_cast = mul i11 %mul103_2202, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 472 'mul' 'add107_2_2_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 473 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_3_2_cast = mul i11 %mul103_3204, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 473 'mul' 'add107_3_2_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 474 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_cast = mul i11 %mul103206, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 474 'mul' 'add107_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 475 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_1343_cast = mul i11 %mul103208, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 475 'mul' 'add107_1343_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 476 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_2351_cast = mul i11 %mul103210, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 476 'mul' 'add107_2351_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 477 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_3359_cast = mul i11 %mul103212, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:92]   --->   Operation 477 'mul' 'add107_3359_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 478 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_1_1_cast = mul i11 %mul103_1214, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 478 'mul' 'add107_1_1_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 479 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_1_3_cast = mul i11 %mul103_1216, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:92]   --->   Operation 479 'mul' 'add107_1_3_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 480 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_2_1_cast = mul i11 %mul103_2218, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 480 'mul' 'add107_2_1_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 481 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_2_3_cast = mul i11 %mul103_2220, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:92]   --->   Operation 481 'mul' 'add107_2_3_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 482 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_3_1_cast = mul i11 %mul103_3222, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 482 'mul' 'add107_3_1_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 483 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_3_3_cast = mul i11 %mul103_3224, i11 %empty_44" [Systolic_Array_PCNN_based/conv_sysarr.cpp:92]   --->   Operation 483 'mul' 'add107_3_3_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 484 [1/1] (0.60ns)   --->   "%br_ln103 = br void %bb1094" [Systolic_Array_PCNN_based/conv_sysarr.cpp:103]   --->   Operation 484 'br' 'br_ln103' <Predicate = true> <Delay = 0.60>

State 32 <SV = 22> <Delay = 5.54>
ST_32 : Operation 485 [1/1] (0.00ns)   --->   "%indvar_flatten105 = phi i71, void %.lr.ph306, i71 %add_ln103, void %._crit_edge297.loopexit" [Systolic_Array_PCNN_based/conv_sysarr.cpp:103]   --->   Operation 485 'phi' 'indvar_flatten105' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 486 [1/1] (0.00ns)   --->   "%r = phi i8, void %.lr.ph306, i8 %select_ln103_1, void %._crit_edge297.loopexit" [Systolic_Array_PCNN_based/conv_sysarr.cpp:103]   --->   Operation 486 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 487 [1/1] (0.00ns)   --->   "%s = phi i64, void %.lr.ph306, i64 %add_ln105, void %._crit_edge297.loopexit" [Systolic_Array_PCNN_based/conv_sysarr.cpp:105]   --->   Operation 487 'phi' 's' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 488 [1/1] (1.08ns)   --->   "%icmp_ln103 = icmp_eq  i71 %indvar_flatten105, i71 %bound52" [Systolic_Array_PCNN_based/conv_sysarr.cpp:103]   --->   Operation 488 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 489 [1/1] (1.18ns)   --->   "%add_ln103 = add i71 %indvar_flatten105, i71" [Systolic_Array_PCNN_based/conv_sysarr.cpp:103]   --->   Operation 489 'add' 'add_ln103' <Predicate = true> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 490 [1/1] (0.00ns)   --->   "%empty_60 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 490 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 491 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln103, void %._crit_edge302.loopexit, void %._crit_edge307.loopexit" [Systolic_Array_PCNN_based/conv_sysarr.cpp:103]   --->   Operation 491 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 492 [1/1] (1.06ns)   --->   "%icmp_ln105 = icmp_ult  i64 %s, i64 %zext_ln83_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:105]   --->   Operation 492 'icmp' 'icmp_ln105' <Predicate = (!icmp_ln103)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 493 [1/1] (0.41ns)   --->   "%select_ln103 = select i1 %icmp_ln105, i64 %s, i64" [Systolic_Array_PCNN_based/conv_sysarr.cpp:103]   --->   Operation 493 'select' 'select_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 494 [1/1] (0.70ns)   --->   "%add_ln103_17 = add i8, i8 %r" [Systolic_Array_PCNN_based/conv_sysarr.cpp:103]   --->   Operation 494 'add' 'add_ln103_17' <Predicate = (!icmp_ln103)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 495 [1/1] (0.30ns)   --->   "%select_ln103_1 = select i1 %icmp_ln105, i8 %r, i8 %add_ln103_17" [Systolic_Array_PCNN_based/conv_sysarr.cpp:103]   --->   Operation 495 'select' 'select_ln103_1' <Predicate = (!icmp_ln103)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 496 [1/1] (0.00ns)   --->   "%zext_ln103_1 = zext i8 %select_ln103_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:103]   --->   Operation 496 'zext' 'zext_ln103_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 497 [1/1] (1.55ns)   --->   "%mul_ln103 = mul i11 %zext_ln103_1, i11 %trunc_ln4_cast21" [Systolic_Array_PCNN_based/conv_sysarr.cpp:103]   --->   Operation 497 'mul' 'mul_ln103' <Predicate = (!icmp_ln103)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 498 [1/1] (0.73ns)   --->   "%add_ln103_1 = add i11 %mul_ln103, i11 %add107_cast" [Systolic_Array_PCNN_based/conv_sysarr.cpp:103]   --->   Operation 498 'add' 'add_ln103_1' <Predicate = (!icmp_ln103)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 499 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i11 %add_ln103_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:103]   --->   Operation 499 'trunc' 'trunc_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 500 [1/1] (0.73ns)   --->   "%add_ln103_2 = add i11 %mul_ln103, i11 %add107_1343_cast" [Systolic_Array_PCNN_based/conv_sysarr.cpp:103]   --->   Operation 500 'add' 'add_ln103_2' <Predicate = (!icmp_ln103)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 501 [1/1] (0.00ns)   --->   "%trunc_ln103_1 = trunc i11 %add_ln103_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:103]   --->   Operation 501 'trunc' 'trunc_ln103_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 502 [1/1] (0.73ns)   --->   "%add_ln103_3 = add i11 %mul_ln103, i11 %add107_2351_cast" [Systolic_Array_PCNN_based/conv_sysarr.cpp:103]   --->   Operation 502 'add' 'add_ln103_3' <Predicate = (!icmp_ln103)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 503 [1/1] (0.00ns)   --->   "%trunc_ln103_2 = trunc i11 %add_ln103_3" [Systolic_Array_PCNN_based/conv_sysarr.cpp:103]   --->   Operation 503 'trunc' 'trunc_ln103_2' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 504 [1/1] (0.73ns)   --->   "%add_ln103_4 = add i11 %mul_ln103, i11 %add107_3359_cast" [Systolic_Array_PCNN_based/conv_sysarr.cpp:103]   --->   Operation 504 'add' 'add_ln103_4' <Predicate = (!icmp_ln103)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 505 [1/1] (0.00ns)   --->   "%trunc_ln103_3 = trunc i11 %add_ln103_4" [Systolic_Array_PCNN_based/conv_sysarr.cpp:103]   --->   Operation 505 'trunc' 'trunc_ln103_3' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 506 [1/1] (0.73ns)   --->   "%add_ln103_5 = add i11 %mul_ln103, i11 %add107_1_cast" [Systolic_Array_PCNN_based/conv_sysarr.cpp:103]   --->   Operation 506 'add' 'add_ln103_5' <Predicate = (!icmp_ln103)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 507 [1/1] (0.00ns)   --->   "%trunc_ln103_4 = trunc i11 %add_ln103_5" [Systolic_Array_PCNN_based/conv_sysarr.cpp:103]   --->   Operation 507 'trunc' 'trunc_ln103_4' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 508 [1/1] (0.73ns)   --->   "%add_ln103_6 = add i11 %mul_ln103, i11 %add107_1_1_cast" [Systolic_Array_PCNN_based/conv_sysarr.cpp:103]   --->   Operation 508 'add' 'add_ln103_6' <Predicate = (!icmp_ln103)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 509 [1/1] (0.00ns)   --->   "%trunc_ln103_5 = trunc i11 %add_ln103_6" [Systolic_Array_PCNN_based/conv_sysarr.cpp:103]   --->   Operation 509 'trunc' 'trunc_ln103_5' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 510 [1/1] (0.73ns)   --->   "%add_ln103_7 = add i11 %mul_ln103, i11 %add107_1_2_cast" [Systolic_Array_PCNN_based/conv_sysarr.cpp:103]   --->   Operation 510 'add' 'add_ln103_7' <Predicate = (!icmp_ln103)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 511 [1/1] (0.00ns)   --->   "%trunc_ln103_6 = trunc i11 %add_ln103_7" [Systolic_Array_PCNN_based/conv_sysarr.cpp:103]   --->   Operation 511 'trunc' 'trunc_ln103_6' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 512 [1/1] (0.73ns)   --->   "%add_ln103_8 = add i11 %mul_ln103, i11 %add107_1_3_cast" [Systolic_Array_PCNN_based/conv_sysarr.cpp:103]   --->   Operation 512 'add' 'add_ln103_8' <Predicate = (!icmp_ln103)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 513 [1/1] (0.00ns)   --->   "%trunc_ln103_7 = trunc i11 %add_ln103_8" [Systolic_Array_PCNN_based/conv_sysarr.cpp:103]   --->   Operation 513 'trunc' 'trunc_ln103_7' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 514 [1/1] (0.73ns)   --->   "%add_ln103_9 = add i11 %mul_ln103, i11 %add107_2_cast" [Systolic_Array_PCNN_based/conv_sysarr.cpp:103]   --->   Operation 514 'add' 'add_ln103_9' <Predicate = (!icmp_ln103)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 515 [1/1] (0.00ns)   --->   "%trunc_ln103_8 = trunc i11 %add_ln103_9" [Systolic_Array_PCNN_based/conv_sysarr.cpp:103]   --->   Operation 515 'trunc' 'trunc_ln103_8' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 516 [1/1] (0.73ns)   --->   "%add_ln103_10 = add i11 %mul_ln103, i11 %add107_2_1_cast" [Systolic_Array_PCNN_based/conv_sysarr.cpp:103]   --->   Operation 516 'add' 'add_ln103_10' <Predicate = (!icmp_ln103)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 517 [1/1] (0.00ns)   --->   "%trunc_ln103_9 = trunc i11 %add_ln103_10" [Systolic_Array_PCNN_based/conv_sysarr.cpp:103]   --->   Operation 517 'trunc' 'trunc_ln103_9' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 518 [1/1] (0.73ns)   --->   "%add_ln103_11 = add i11 %mul_ln103, i11 %add107_2_2_cast" [Systolic_Array_PCNN_based/conv_sysarr.cpp:103]   --->   Operation 518 'add' 'add_ln103_11' <Predicate = (!icmp_ln103)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 519 [1/1] (0.00ns)   --->   "%trunc_ln103_10 = trunc i11 %add_ln103_11" [Systolic_Array_PCNN_based/conv_sysarr.cpp:103]   --->   Operation 519 'trunc' 'trunc_ln103_10' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 520 [1/1] (0.73ns)   --->   "%add_ln103_12 = add i11 %mul_ln103, i11 %add107_2_3_cast" [Systolic_Array_PCNN_based/conv_sysarr.cpp:103]   --->   Operation 520 'add' 'add_ln103_12' <Predicate = (!icmp_ln103)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 521 [1/1] (0.00ns)   --->   "%trunc_ln103_11 = trunc i11 %add_ln103_12" [Systolic_Array_PCNN_based/conv_sysarr.cpp:103]   --->   Operation 521 'trunc' 'trunc_ln103_11' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 522 [1/1] (0.73ns)   --->   "%add_ln103_13 = add i11 %mul_ln103, i11 %add107_3_cast" [Systolic_Array_PCNN_based/conv_sysarr.cpp:103]   --->   Operation 522 'add' 'add_ln103_13' <Predicate = (!icmp_ln103)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 523 [1/1] (0.00ns)   --->   "%trunc_ln103_12 = trunc i11 %add_ln103_13" [Systolic_Array_PCNN_based/conv_sysarr.cpp:103]   --->   Operation 523 'trunc' 'trunc_ln103_12' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 524 [1/1] (0.73ns)   --->   "%add_ln103_14 = add i11 %mul_ln103, i11 %add107_3_1_cast" [Systolic_Array_PCNN_based/conv_sysarr.cpp:103]   --->   Operation 524 'add' 'add_ln103_14' <Predicate = (!icmp_ln103)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 525 [1/1] (0.00ns)   --->   "%trunc_ln103_13 = trunc i11 %add_ln103_14" [Systolic_Array_PCNN_based/conv_sysarr.cpp:103]   --->   Operation 525 'trunc' 'trunc_ln103_13' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 526 [1/1] (0.73ns)   --->   "%add_ln103_15 = add i11 %mul_ln103, i11 %add107_3_2_cast" [Systolic_Array_PCNN_based/conv_sysarr.cpp:103]   --->   Operation 526 'add' 'add_ln103_15' <Predicate = (!icmp_ln103)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 527 [1/1] (0.00ns)   --->   "%trunc_ln103_14 = trunc i11 %add_ln103_15" [Systolic_Array_PCNN_based/conv_sysarr.cpp:103]   --->   Operation 527 'trunc' 'trunc_ln103_14' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 528 [1/1] (0.73ns)   --->   "%add_ln103_16 = add i11 %mul_ln103, i11 %add107_3_3_cast" [Systolic_Array_PCNN_based/conv_sysarr.cpp:103]   --->   Operation 528 'add' 'add_ln103_16' <Predicate = (!icmp_ln103)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 529 [1/1] (0.00ns)   --->   "%trunc_ln103_15 = trunc i11 %add_ln103_16" [Systolic_Array_PCNN_based/conv_sysarr.cpp:103]   --->   Operation 529 'trunc' 'trunc_ln103_15' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 530 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i64 %select_ln103" [Systolic_Array_PCNN_based/conv_sysarr.cpp:105]   --->   Operation 530 'trunc' 'trunc_ln105' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 531 [1/1] (0.00ns)   --->   "%trunc_ln119 = trunc i64 %select_ln103" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 531 'trunc' 'trunc_ln119' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 532 [1/1] (0.73ns)   --->   "%add_ln119 = add i11 %trunc_ln105, i11 %add_ln103_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 532 'add' 'add_ln119' <Predicate = (!icmp_ln103)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 533 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln119, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 533 'partselect' 'lshr_ln3' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln119_16 = zext i9 %lshr_ln3" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 534 'zext' 'zext_ln119_16' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 535 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_1 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln119_16" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 535 'getelementptr' 'weight_l2_0_addr_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 536 [2/2] (1.15ns)   --->   "%weight_l2_0_load = load i9 %weight_l2_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 536 'load' 'weight_l2_0_load' <Predicate = (!icmp_ln103)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_32 : Operation 537 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_1 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln119_16" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 537 'getelementptr' 'weight_l2_1_addr_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 538 [2/2] (1.15ns)   --->   "%weight_l2_1_load = load i9 %weight_l2_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 538 'load' 'weight_l2_1_load' <Predicate = (!icmp_ln103)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_32 : Operation 539 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_1 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln119_16" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 539 'getelementptr' 'weight_l2_2_addr_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 540 [2/2] (1.15ns)   --->   "%weight_l2_2_load = load i9 %weight_l2_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 540 'load' 'weight_l2_2_load' <Predicate = (!icmp_ln103)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_32 : Operation 541 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_1 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln119_16" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 541 'getelementptr' 'weight_l2_3_addr_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 542 [2/2] (1.15ns)   --->   "%weight_l2_3_load = load i9 %weight_l2_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 542 'load' 'weight_l2_3_load' <Predicate = (!icmp_ln103)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_32 : Operation 543 [1/1] (0.73ns)   --->   "%add_ln119_1 = add i11 %trunc_ln105, i11 %add_ln103_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 543 'add' 'add_ln119_1' <Predicate = (!icmp_ln103)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 544 [1/1] (0.00ns)   --->   "%lshr_ln119_1 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln119_1, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 544 'partselect' 'lshr_ln119_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 545 [1/1] (0.00ns)   --->   "%zext_ln119_17 = zext i9 %lshr_ln119_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 545 'zext' 'zext_ln119_17' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 546 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_2 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln119_17" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 546 'getelementptr' 'weight_l2_0_addr_2' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 547 [2/2] (1.15ns)   --->   "%weight_l2_0_load_1 = load i9 %weight_l2_0_addr_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 547 'load' 'weight_l2_0_load_1' <Predicate = (!icmp_ln103)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_32 : Operation 548 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_2 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln119_17" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 548 'getelementptr' 'weight_l2_1_addr_2' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 549 [2/2] (1.15ns)   --->   "%weight_l2_1_load_1 = load i9 %weight_l2_1_addr_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 549 'load' 'weight_l2_1_load_1' <Predicate = (!icmp_ln103)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_32 : Operation 550 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_2 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln119_17" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 550 'getelementptr' 'weight_l2_2_addr_2' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 551 [2/2] (1.15ns)   --->   "%weight_l2_2_load_1 = load i9 %weight_l2_2_addr_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 551 'load' 'weight_l2_2_load_1' <Predicate = (!icmp_ln103)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_32 : Operation 552 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_2 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln119_17" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 552 'getelementptr' 'weight_l2_3_addr_2' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 553 [2/2] (1.15ns)   --->   "%weight_l2_3_load_1 = load i9 %weight_l2_3_addr_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 553 'load' 'weight_l2_3_load_1' <Predicate = (!icmp_ln103)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_32 : Operation 554 [1/1] (0.73ns)   --->   "%add_ln119_2 = add i11 %trunc_ln105, i11 %add_ln103_3" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 554 'add' 'add_ln119_2' <Predicate = (!icmp_ln103)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 555 [1/1] (0.43ns)   --->   "%add_ln119_18 = add i2 %trunc_ln103_2, i2 %trunc_ln119" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 555 'add' 'add_ln119_18' <Predicate = (!icmp_ln103)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 556 [1/1] (0.00ns)   --->   "%lshr_ln119_2 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln119_2, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 556 'partselect' 'lshr_ln119_2' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 557 [1/1] (0.73ns)   --->   "%add_ln119_3 = add i11 %trunc_ln105, i11 %add_ln103_4" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 557 'add' 'add_ln119_3' <Predicate = (!icmp_ln103)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 558 [1/1] (0.43ns)   --->   "%add_ln119_19 = add i2 %trunc_ln103_3, i2 %trunc_ln119" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 558 'add' 'add_ln119_19' <Predicate = (!icmp_ln103)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 559 [1/1] (0.00ns)   --->   "%lshr_ln119_3 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln119_3, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 559 'partselect' 'lshr_ln119_3' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 560 [1/1] (0.73ns)   --->   "%add_ln119_4 = add i11 %trunc_ln105, i11 %add_ln103_5" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 560 'add' 'add_ln119_4' <Predicate = (!icmp_ln103)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 561 [1/1] (0.43ns)   --->   "%add_ln119_20 = add i2 %trunc_ln103_4, i2 %trunc_ln119" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 561 'add' 'add_ln119_20' <Predicate = (!icmp_ln103)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 562 [1/1] (0.00ns)   --->   "%lshr_ln119_4 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln119_4, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 562 'partselect' 'lshr_ln119_4' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 563 [1/1] (0.73ns)   --->   "%add_ln119_5 = add i11 %trunc_ln105, i11 %add_ln103_6" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 563 'add' 'add_ln119_5' <Predicate = (!icmp_ln103)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 564 [1/1] (0.43ns)   --->   "%add_ln119_21 = add i2 %trunc_ln103_5, i2 %trunc_ln119" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 564 'add' 'add_ln119_21' <Predicate = (!icmp_ln103)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 565 [1/1] (0.00ns)   --->   "%lshr_ln119_5 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln119_5, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 565 'partselect' 'lshr_ln119_5' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 566 [1/1] (0.73ns)   --->   "%add_ln119_6 = add i11 %trunc_ln105, i11 %add_ln103_7" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 566 'add' 'add_ln119_6' <Predicate = (!icmp_ln103)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 567 [1/1] (0.00ns)   --->   "%lshr_ln119_6 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln119_6, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 567 'partselect' 'lshr_ln119_6' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 568 [1/1] (0.73ns)   --->   "%add_ln119_7 = add i11 %trunc_ln105, i11 %add_ln103_8" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 568 'add' 'add_ln119_7' <Predicate = (!icmp_ln103)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 569 [1/1] (0.00ns)   --->   "%lshr_ln119_7 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln119_7, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 569 'partselect' 'lshr_ln119_7' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 570 [1/1] (0.73ns)   --->   "%add_ln119_8 = add i11 %trunc_ln105, i11 %add_ln103_9" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 570 'add' 'add_ln119_8' <Predicate = (!icmp_ln103)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 571 [1/1] (0.00ns)   --->   "%lshr_ln119_8 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln119_8, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 571 'partselect' 'lshr_ln119_8' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 572 [1/1] (0.73ns)   --->   "%add_ln119_9 = add i11 %trunc_ln105, i11 %add_ln103_10" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 572 'add' 'add_ln119_9' <Predicate = (!icmp_ln103)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 573 [1/1] (0.00ns)   --->   "%lshr_ln119_9 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln119_9, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 573 'partselect' 'lshr_ln119_9' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 574 [1/1] (0.73ns)   --->   "%add_ln119_10 = add i11 %trunc_ln105, i11 %add_ln103_11" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 574 'add' 'add_ln119_10' <Predicate = (!icmp_ln103)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 575 [1/1] (0.00ns)   --->   "%lshr_ln119_s = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln119_10, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 575 'partselect' 'lshr_ln119_s' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 576 [1/1] (0.73ns)   --->   "%add_ln119_11 = add i11 %trunc_ln105, i11 %add_ln103_12" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 576 'add' 'add_ln119_11' <Predicate = (!icmp_ln103)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 577 [1/1] (0.00ns)   --->   "%lshr_ln119_10 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln119_11, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 577 'partselect' 'lshr_ln119_10' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 578 [1/1] (0.73ns)   --->   "%add_ln119_12 = add i11 %trunc_ln105, i11 %add_ln103_13" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 578 'add' 'add_ln119_12' <Predicate = (!icmp_ln103)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 579 [1/1] (0.43ns)   --->   "%add_ln119_28 = add i2 %trunc_ln103_12, i2 %trunc_ln119" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 579 'add' 'add_ln119_28' <Predicate = (!icmp_ln103)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 580 [1/1] (0.00ns)   --->   "%lshr_ln119_11 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln119_12, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 580 'partselect' 'lshr_ln119_11' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 581 [1/1] (0.73ns)   --->   "%add_ln119_13 = add i11 %trunc_ln105, i11 %add_ln103_14" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 581 'add' 'add_ln119_13' <Predicate = (!icmp_ln103)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 582 [1/1] (0.00ns)   --->   "%lshr_ln119_12 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln119_13, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 582 'partselect' 'lshr_ln119_12' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 583 [1/1] (0.73ns)   --->   "%add_ln119_14 = add i11 %trunc_ln105, i11 %add_ln103_15" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 583 'add' 'add_ln119_14' <Predicate = (!icmp_ln103)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 584 [1/1] (0.00ns)   --->   "%lshr_ln119_13 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln119_14, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 584 'partselect' 'lshr_ln119_13' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 585 [1/1] (0.73ns)   --->   "%add_ln119_15 = add i11 %trunc_ln105, i11 %add_ln103_16" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 585 'add' 'add_ln119_15' <Predicate = (!icmp_ln103)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 586 [1/1] (0.00ns)   --->   "%lshr_ln119_14 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln119_15, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 586 'partselect' 'lshr_ln119_14' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_32 : Operation 587 [1/1] (1.55ns)   --->   "%p_mid131 = mul i11 %zext_ln103_1, i11 %trunc_ln3_cast48" [Systolic_Array_PCNN_based/conv_sysarr.cpp:103]   --->   Operation 587 'mul' 'p_mid131' <Predicate = (!icmp_ln103)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 588 [1/1] (0.70ns)   --->   "%add_ln85 = add i6 %select_ln83, i6" [Systolic_Array_PCNN_based/conv_sysarr.cpp:85]   --->   Operation 588 'add' 'add_ln85' <Predicate = (icmp_ln103)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 589 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 589 'br' 'br_ln0' <Predicate = (icmp_ln103)> <Delay = 0.00>

State 33 <SV = 23> <Delay = 1.55>
ST_33 : Operation 590 [1/1] (0.43ns)   --->   "%add_ln119_16 = add i2 %trunc_ln103, i2 %trunc_ln119" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 590 'add' 'add_ln119_16' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 591 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i2 %add_ln119_16" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 591 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 592 [1/2] (1.15ns)   --->   "%weight_l2_0_load = load i9 %weight_l2_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 592 'load' 'weight_l2_0_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_33 : Operation 593 [1/2] (1.15ns)   --->   "%weight_l2_1_load = load i9 %weight_l2_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 593 'load' 'weight_l2_1_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_33 : Operation 594 [1/2] (1.15ns)   --->   "%weight_l2_2_load = load i9 %weight_l2_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 594 'load' 'weight_l2_2_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_33 : Operation 595 [1/2] (1.15ns)   --->   "%weight_l2_3_load = load i9 %weight_l2_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 595 'load' 'weight_l2_3_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_33 : Operation 596 [1/1] (0.39ns)   --->   "%tmp_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load, i8 %weight_l2_1_load, i8 %weight_l2_2_load, i8 %weight_l2_3_load, i64 %zext_ln119" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 596 'mux' 'tmp_3' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 597 [1/1] (0.43ns)   --->   "%add_ln119_17 = add i2 %trunc_ln103_1, i2 %trunc_ln119" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 597 'add' 'add_ln119_17' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln119_1 = zext i2 %add_ln119_17" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 598 'zext' 'zext_ln119_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 599 [1/2] (1.15ns)   --->   "%weight_l2_0_load_1 = load i9 %weight_l2_0_addr_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 599 'load' 'weight_l2_0_load_1' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_33 : Operation 600 [1/2] (1.15ns)   --->   "%weight_l2_1_load_1 = load i9 %weight_l2_1_addr_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 600 'load' 'weight_l2_1_load_1' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_33 : Operation 601 [1/2] (1.15ns)   --->   "%weight_l2_2_load_1 = load i9 %weight_l2_2_addr_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 601 'load' 'weight_l2_2_load_1' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_33 : Operation 602 [1/2] (1.15ns)   --->   "%weight_l2_3_load_1 = load i9 %weight_l2_3_addr_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 602 'load' 'weight_l2_3_load_1' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_33 : Operation 603 [1/1] (0.39ns)   --->   "%tmp_4 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_1, i8 %weight_l2_1_load_1, i8 %weight_l2_2_load_1, i8 %weight_l2_3_load_1, i64 %zext_ln119_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 603 'mux' 'tmp_4' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 604 [1/1] (0.00ns)   --->   "%zext_ln119_18 = zext i9 %lshr_ln119_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 604 'zext' 'zext_ln119_18' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 605 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_3 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln119_18" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 605 'getelementptr' 'weight_l2_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 606 [2/2] (1.15ns)   --->   "%weight_l2_0_load_2 = load i9 %weight_l2_0_addr_3" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 606 'load' 'weight_l2_0_load_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_33 : Operation 607 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_3 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln119_18" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 607 'getelementptr' 'weight_l2_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 608 [2/2] (1.15ns)   --->   "%weight_l2_1_load_2 = load i9 %weight_l2_1_addr_3" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 608 'load' 'weight_l2_1_load_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_33 : Operation 609 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_3 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln119_18" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 609 'getelementptr' 'weight_l2_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 610 [2/2] (1.15ns)   --->   "%weight_l2_2_load_2 = load i9 %weight_l2_2_addr_3" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 610 'load' 'weight_l2_2_load_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_33 : Operation 611 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_3 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln119_18" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 611 'getelementptr' 'weight_l2_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 612 [2/2] (1.15ns)   --->   "%weight_l2_3_load_2 = load i9 %weight_l2_3_addr_3" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 612 'load' 'weight_l2_3_load_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_33 : Operation 613 [1/1] (0.00ns)   --->   "%zext_ln119_19 = zext i9 %lshr_ln119_3" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 613 'zext' 'zext_ln119_19' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 614 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_4 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln119_19" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 614 'getelementptr' 'weight_l2_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 615 [2/2] (1.15ns)   --->   "%weight_l2_0_load_3 = load i9 %weight_l2_0_addr_4" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 615 'load' 'weight_l2_0_load_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_33 : Operation 616 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_4 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln119_19" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 616 'getelementptr' 'weight_l2_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 617 [2/2] (1.15ns)   --->   "%weight_l2_1_load_3 = load i9 %weight_l2_1_addr_4" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 617 'load' 'weight_l2_1_load_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_33 : Operation 618 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_4 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln119_19" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 618 'getelementptr' 'weight_l2_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 619 [2/2] (1.15ns)   --->   "%weight_l2_2_load_3 = load i9 %weight_l2_2_addr_4" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 619 'load' 'weight_l2_2_load_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_33 : Operation 620 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_4 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln119_19" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 620 'getelementptr' 'weight_l2_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 621 [2/2] (1.15ns)   --->   "%weight_l2_3_load_3 = load i9 %weight_l2_3_addr_4" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 621 'load' 'weight_l2_3_load_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 34 <SV = 24> <Delay = 1.55>
ST_34 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln119_2 = zext i2 %add_ln119_18" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 622 'zext' 'zext_ln119_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 623 [1/2] (1.15ns)   --->   "%weight_l2_0_load_2 = load i9 %weight_l2_0_addr_3" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 623 'load' 'weight_l2_0_load_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_34 : Operation 624 [1/2] (1.15ns)   --->   "%weight_l2_1_load_2 = load i9 %weight_l2_1_addr_3" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 624 'load' 'weight_l2_1_load_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_34 : Operation 625 [1/2] (1.15ns)   --->   "%weight_l2_2_load_2 = load i9 %weight_l2_2_addr_3" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 625 'load' 'weight_l2_2_load_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_34 : Operation 626 [1/2] (1.15ns)   --->   "%weight_l2_3_load_2 = load i9 %weight_l2_3_addr_3" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 626 'load' 'weight_l2_3_load_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_34 : Operation 627 [1/1] (0.39ns)   --->   "%tmp_5 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_2, i8 %weight_l2_1_load_2, i8 %weight_l2_2_load_2, i8 %weight_l2_3_load_2, i64 %zext_ln119_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 627 'mux' 'tmp_5' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln119_3 = zext i2 %add_ln119_19" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 628 'zext' 'zext_ln119_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 629 [1/2] (1.15ns)   --->   "%weight_l2_0_load_3 = load i9 %weight_l2_0_addr_4" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 629 'load' 'weight_l2_0_load_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_34 : Operation 630 [1/2] (1.15ns)   --->   "%weight_l2_1_load_3 = load i9 %weight_l2_1_addr_4" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 630 'load' 'weight_l2_1_load_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_34 : Operation 631 [1/2] (1.15ns)   --->   "%weight_l2_2_load_3 = load i9 %weight_l2_2_addr_4" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 631 'load' 'weight_l2_2_load_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_34 : Operation 632 [1/2] (1.15ns)   --->   "%weight_l2_3_load_3 = load i9 %weight_l2_3_addr_4" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 632 'load' 'weight_l2_3_load_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_34 : Operation 633 [1/1] (0.39ns)   --->   "%tmp_6 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_3, i8 %weight_l2_1_load_3, i8 %weight_l2_2_load_3, i8 %weight_l2_3_load_3, i64 %zext_ln119_3" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 633 'mux' 'tmp_6' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 634 [1/1] (0.00ns)   --->   "%zext_ln119_20 = zext i9 %lshr_ln119_4" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 634 'zext' 'zext_ln119_20' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 635 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_5 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln119_20" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 635 'getelementptr' 'weight_l2_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 636 [2/2] (1.15ns)   --->   "%weight_l2_0_load_4 = load i9 %weight_l2_0_addr_5" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 636 'load' 'weight_l2_0_load_4' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_34 : Operation 637 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_5 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln119_20" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 637 'getelementptr' 'weight_l2_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 638 [2/2] (1.15ns)   --->   "%weight_l2_1_load_4 = load i9 %weight_l2_1_addr_5" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 638 'load' 'weight_l2_1_load_4' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_34 : Operation 639 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_5 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln119_20" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 639 'getelementptr' 'weight_l2_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 640 [2/2] (1.15ns)   --->   "%weight_l2_2_load_4 = load i9 %weight_l2_2_addr_5" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 640 'load' 'weight_l2_2_load_4' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_34 : Operation 641 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_5 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln119_20" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 641 'getelementptr' 'weight_l2_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 642 [2/2] (1.15ns)   --->   "%weight_l2_3_load_4 = load i9 %weight_l2_3_addr_5" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 642 'load' 'weight_l2_3_load_4' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_34 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln119_21 = zext i9 %lshr_ln119_5" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 643 'zext' 'zext_ln119_21' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 644 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_6 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln119_21" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 644 'getelementptr' 'weight_l2_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 645 [2/2] (1.15ns)   --->   "%weight_l2_0_load_5 = load i9 %weight_l2_0_addr_6" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 645 'load' 'weight_l2_0_load_5' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_34 : Operation 646 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_6 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln119_21" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 646 'getelementptr' 'weight_l2_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 647 [2/2] (1.15ns)   --->   "%weight_l2_1_load_5 = load i9 %weight_l2_1_addr_6" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 647 'load' 'weight_l2_1_load_5' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_34 : Operation 648 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_6 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln119_21" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 648 'getelementptr' 'weight_l2_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 649 [2/2] (1.15ns)   --->   "%weight_l2_2_load_5 = load i9 %weight_l2_2_addr_6" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 649 'load' 'weight_l2_2_load_5' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_34 : Operation 650 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_6 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln119_21" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 650 'getelementptr' 'weight_l2_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 651 [2/2] (1.15ns)   --->   "%weight_l2_3_load_5 = load i9 %weight_l2_3_addr_6" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 651 'load' 'weight_l2_3_load_5' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 35 <SV = 25> <Delay = 1.55>
ST_35 : Operation 652 [1/1] (0.00ns)   --->   "%zext_ln119_4 = zext i2 %add_ln119_20" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 652 'zext' 'zext_ln119_4' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 653 [1/2] (1.15ns)   --->   "%weight_l2_0_load_4 = load i9 %weight_l2_0_addr_5" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 653 'load' 'weight_l2_0_load_4' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_35 : Operation 654 [1/2] (1.15ns)   --->   "%weight_l2_1_load_4 = load i9 %weight_l2_1_addr_5" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 654 'load' 'weight_l2_1_load_4' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_35 : Operation 655 [1/2] (1.15ns)   --->   "%weight_l2_2_load_4 = load i9 %weight_l2_2_addr_5" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 655 'load' 'weight_l2_2_load_4' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_35 : Operation 656 [1/2] (1.15ns)   --->   "%weight_l2_3_load_4 = load i9 %weight_l2_3_addr_5" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 656 'load' 'weight_l2_3_load_4' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_35 : Operation 657 [1/1] (0.39ns)   --->   "%tmp_7 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_4, i8 %weight_l2_1_load_4, i8 %weight_l2_2_load_4, i8 %weight_l2_3_load_4, i64 %zext_ln119_4" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 657 'mux' 'tmp_7' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 658 [1/1] (0.00ns)   --->   "%zext_ln119_5 = zext i2 %add_ln119_21" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 658 'zext' 'zext_ln119_5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 659 [1/2] (1.15ns)   --->   "%weight_l2_0_load_5 = load i9 %weight_l2_0_addr_6" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 659 'load' 'weight_l2_0_load_5' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_35 : Operation 660 [1/2] (1.15ns)   --->   "%weight_l2_1_load_5 = load i9 %weight_l2_1_addr_6" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 660 'load' 'weight_l2_1_load_5' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_35 : Operation 661 [1/2] (1.15ns)   --->   "%weight_l2_2_load_5 = load i9 %weight_l2_2_addr_6" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 661 'load' 'weight_l2_2_load_5' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_35 : Operation 662 [1/2] (1.15ns)   --->   "%weight_l2_3_load_5 = load i9 %weight_l2_3_addr_6" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 662 'load' 'weight_l2_3_load_5' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_35 : Operation 663 [1/1] (0.39ns)   --->   "%tmp_8 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_5, i8 %weight_l2_1_load_5, i8 %weight_l2_2_load_5, i8 %weight_l2_3_load_5, i64 %zext_ln119_5" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 663 'mux' 'tmp_8' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 664 [1/1] (0.00ns)   --->   "%zext_ln119_22 = zext i9 %lshr_ln119_6" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 664 'zext' 'zext_ln119_22' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 665 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_7 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln119_22" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 665 'getelementptr' 'weight_l2_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 666 [2/2] (1.15ns)   --->   "%weight_l2_0_load_6 = load i9 %weight_l2_0_addr_7" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 666 'load' 'weight_l2_0_load_6' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_35 : Operation 667 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_7 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln119_22" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 667 'getelementptr' 'weight_l2_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 668 [2/2] (1.15ns)   --->   "%weight_l2_1_load_6 = load i9 %weight_l2_1_addr_7" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 668 'load' 'weight_l2_1_load_6' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_35 : Operation 669 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_7 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln119_22" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 669 'getelementptr' 'weight_l2_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 670 [2/2] (1.15ns)   --->   "%weight_l2_2_load_6 = load i9 %weight_l2_2_addr_7" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 670 'load' 'weight_l2_2_load_6' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_35 : Operation 671 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_7 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln119_22" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 671 'getelementptr' 'weight_l2_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 672 [2/2] (1.15ns)   --->   "%weight_l2_3_load_6 = load i9 %weight_l2_3_addr_7" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 672 'load' 'weight_l2_3_load_6' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_35 : Operation 673 [1/1] (0.00ns)   --->   "%zext_ln119_23 = zext i9 %lshr_ln119_7" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 673 'zext' 'zext_ln119_23' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 674 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_8 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln119_23" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 674 'getelementptr' 'weight_l2_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 675 [2/2] (1.15ns)   --->   "%weight_l2_0_load_7 = load i9 %weight_l2_0_addr_8" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 675 'load' 'weight_l2_0_load_7' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_35 : Operation 676 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_8 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln119_23" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 676 'getelementptr' 'weight_l2_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 677 [2/2] (1.15ns)   --->   "%weight_l2_1_load_7 = load i9 %weight_l2_1_addr_8" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 677 'load' 'weight_l2_1_load_7' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_35 : Operation 678 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_8 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln119_23" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 678 'getelementptr' 'weight_l2_2_addr_8' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 679 [2/2] (1.15ns)   --->   "%weight_l2_2_load_7 = load i9 %weight_l2_2_addr_8" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 679 'load' 'weight_l2_2_load_7' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_35 : Operation 680 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_8 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln119_23" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 680 'getelementptr' 'weight_l2_3_addr_8' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 681 [2/2] (1.15ns)   --->   "%weight_l2_3_load_7 = load i9 %weight_l2_3_addr_8" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 681 'load' 'weight_l2_3_load_7' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 36 <SV = 26> <Delay = 1.55>
ST_36 : Operation 682 [1/1] (0.43ns)   --->   "%add_ln119_22 = add i2 %trunc_ln103_6, i2 %trunc_ln119" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 682 'add' 'add_ln119_22' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 683 [1/1] (0.00ns)   --->   "%zext_ln119_6 = zext i2 %add_ln119_22" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 683 'zext' 'zext_ln119_6' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 684 [1/2] (1.15ns)   --->   "%weight_l2_0_load_6 = load i9 %weight_l2_0_addr_7" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 684 'load' 'weight_l2_0_load_6' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_36 : Operation 685 [1/2] (1.15ns)   --->   "%weight_l2_1_load_6 = load i9 %weight_l2_1_addr_7" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 685 'load' 'weight_l2_1_load_6' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_36 : Operation 686 [1/2] (1.15ns)   --->   "%weight_l2_2_load_6 = load i9 %weight_l2_2_addr_7" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 686 'load' 'weight_l2_2_load_6' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_36 : Operation 687 [1/2] (1.15ns)   --->   "%weight_l2_3_load_6 = load i9 %weight_l2_3_addr_7" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 687 'load' 'weight_l2_3_load_6' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_36 : Operation 688 [1/1] (0.39ns)   --->   "%tmp_9 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_6, i8 %weight_l2_1_load_6, i8 %weight_l2_2_load_6, i8 %weight_l2_3_load_6, i64 %zext_ln119_6" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 688 'mux' 'tmp_9' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 689 [1/1] (0.43ns)   --->   "%add_ln119_23 = add i2 %trunc_ln103_7, i2 %trunc_ln119" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 689 'add' 'add_ln119_23' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 690 [1/1] (0.00ns)   --->   "%zext_ln119_7 = zext i2 %add_ln119_23" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 690 'zext' 'zext_ln119_7' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 691 [1/2] (1.15ns)   --->   "%weight_l2_0_load_7 = load i9 %weight_l2_0_addr_8" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 691 'load' 'weight_l2_0_load_7' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_36 : Operation 692 [1/2] (1.15ns)   --->   "%weight_l2_1_load_7 = load i9 %weight_l2_1_addr_8" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 692 'load' 'weight_l2_1_load_7' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_36 : Operation 693 [1/2] (1.15ns)   --->   "%weight_l2_2_load_7 = load i9 %weight_l2_2_addr_8" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 693 'load' 'weight_l2_2_load_7' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_36 : Operation 694 [1/2] (1.15ns)   --->   "%weight_l2_3_load_7 = load i9 %weight_l2_3_addr_8" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 694 'load' 'weight_l2_3_load_7' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_36 : Operation 695 [1/1] (0.39ns)   --->   "%tmp_s = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_7, i8 %weight_l2_1_load_7, i8 %weight_l2_2_load_7, i8 %weight_l2_3_load_7, i64 %zext_ln119_7" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 695 'mux' 'tmp_s' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 696 [1/1] (0.00ns)   --->   "%zext_ln119_24 = zext i9 %lshr_ln119_8" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 696 'zext' 'zext_ln119_24' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 697 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_9 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln119_24" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 697 'getelementptr' 'weight_l2_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 698 [2/2] (1.15ns)   --->   "%weight_l2_0_load_8 = load i9 %weight_l2_0_addr_9" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 698 'load' 'weight_l2_0_load_8' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_36 : Operation 699 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_9 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln119_24" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 699 'getelementptr' 'weight_l2_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 700 [2/2] (1.15ns)   --->   "%weight_l2_1_load_8 = load i9 %weight_l2_1_addr_9" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 700 'load' 'weight_l2_1_load_8' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_36 : Operation 701 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_9 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln119_24" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 701 'getelementptr' 'weight_l2_2_addr_9' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 702 [2/2] (1.15ns)   --->   "%weight_l2_2_load_8 = load i9 %weight_l2_2_addr_9" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 702 'load' 'weight_l2_2_load_8' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_36 : Operation 703 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_9 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln119_24" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 703 'getelementptr' 'weight_l2_3_addr_9' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 704 [2/2] (1.15ns)   --->   "%weight_l2_3_load_8 = load i9 %weight_l2_3_addr_9" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 704 'load' 'weight_l2_3_load_8' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_36 : Operation 705 [1/1] (0.00ns)   --->   "%zext_ln119_25 = zext i9 %lshr_ln119_9" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 705 'zext' 'zext_ln119_25' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 706 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_10 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln119_25" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 706 'getelementptr' 'weight_l2_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 707 [2/2] (1.15ns)   --->   "%weight_l2_0_load_9 = load i9 %weight_l2_0_addr_10" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 707 'load' 'weight_l2_0_load_9' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_36 : Operation 708 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_10 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln119_25" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 708 'getelementptr' 'weight_l2_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 709 [2/2] (1.15ns)   --->   "%weight_l2_1_load_9 = load i9 %weight_l2_1_addr_10" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 709 'load' 'weight_l2_1_load_9' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_36 : Operation 710 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_10 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln119_25" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 710 'getelementptr' 'weight_l2_2_addr_10' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 711 [2/2] (1.15ns)   --->   "%weight_l2_2_load_9 = load i9 %weight_l2_2_addr_10" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 711 'load' 'weight_l2_2_load_9' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_36 : Operation 712 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_10 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln119_25" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 712 'getelementptr' 'weight_l2_3_addr_10' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 713 [2/2] (1.15ns)   --->   "%weight_l2_3_load_9 = load i9 %weight_l2_3_addr_10" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 713 'load' 'weight_l2_3_load_9' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 37 <SV = 27> <Delay = 1.55>
ST_37 : Operation 714 [1/1] (0.43ns)   --->   "%add_ln119_24 = add i2 %trunc_ln103_8, i2 %trunc_ln119" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 714 'add' 'add_ln119_24' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 715 [1/1] (0.00ns)   --->   "%zext_ln119_8 = zext i2 %add_ln119_24" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 715 'zext' 'zext_ln119_8' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 716 [1/2] (1.15ns)   --->   "%weight_l2_0_load_8 = load i9 %weight_l2_0_addr_9" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 716 'load' 'weight_l2_0_load_8' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_37 : Operation 717 [1/2] (1.15ns)   --->   "%weight_l2_1_load_8 = load i9 %weight_l2_1_addr_9" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 717 'load' 'weight_l2_1_load_8' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_37 : Operation 718 [1/2] (1.15ns)   --->   "%weight_l2_2_load_8 = load i9 %weight_l2_2_addr_9" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 718 'load' 'weight_l2_2_load_8' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_37 : Operation 719 [1/2] (1.15ns)   --->   "%weight_l2_3_load_8 = load i9 %weight_l2_3_addr_9" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 719 'load' 'weight_l2_3_load_8' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_37 : Operation 720 [1/1] (0.39ns)   --->   "%tmp_10 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_8, i8 %weight_l2_1_load_8, i8 %weight_l2_2_load_8, i8 %weight_l2_3_load_8, i64 %zext_ln119_8" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 720 'mux' 'tmp_10' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 721 [1/1] (0.43ns)   --->   "%add_ln119_25 = add i2 %trunc_ln103_9, i2 %trunc_ln119" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 721 'add' 'add_ln119_25' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 722 [1/1] (0.00ns)   --->   "%zext_ln119_9 = zext i2 %add_ln119_25" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 722 'zext' 'zext_ln119_9' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 723 [1/2] (1.15ns)   --->   "%weight_l2_0_load_9 = load i9 %weight_l2_0_addr_10" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 723 'load' 'weight_l2_0_load_9' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_37 : Operation 724 [1/2] (1.15ns)   --->   "%weight_l2_1_load_9 = load i9 %weight_l2_1_addr_10" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 724 'load' 'weight_l2_1_load_9' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_37 : Operation 725 [1/2] (1.15ns)   --->   "%weight_l2_2_load_9 = load i9 %weight_l2_2_addr_10" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 725 'load' 'weight_l2_2_load_9' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_37 : Operation 726 [1/2] (1.15ns)   --->   "%weight_l2_3_load_9 = load i9 %weight_l2_3_addr_10" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 726 'load' 'weight_l2_3_load_9' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_37 : Operation 727 [1/1] (0.39ns)   --->   "%tmp_11 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_9, i8 %weight_l2_1_load_9, i8 %weight_l2_2_load_9, i8 %weight_l2_3_load_9, i64 %zext_ln119_9" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 727 'mux' 'tmp_11' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 728 [1/1] (0.00ns)   --->   "%zext_ln119_26 = zext i9 %lshr_ln119_s" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 728 'zext' 'zext_ln119_26' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 729 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_11 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln119_26" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 729 'getelementptr' 'weight_l2_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 730 [2/2] (1.15ns)   --->   "%weight_l2_0_load_10 = load i9 %weight_l2_0_addr_11" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 730 'load' 'weight_l2_0_load_10' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_37 : Operation 731 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_11 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln119_26" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 731 'getelementptr' 'weight_l2_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 732 [2/2] (1.15ns)   --->   "%weight_l2_1_load_10 = load i9 %weight_l2_1_addr_11" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 732 'load' 'weight_l2_1_load_10' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_37 : Operation 733 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_11 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln119_26" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 733 'getelementptr' 'weight_l2_2_addr_11' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 734 [2/2] (1.15ns)   --->   "%weight_l2_2_load_10 = load i9 %weight_l2_2_addr_11" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 734 'load' 'weight_l2_2_load_10' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_37 : Operation 735 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_11 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln119_26" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 735 'getelementptr' 'weight_l2_3_addr_11' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 736 [2/2] (1.15ns)   --->   "%weight_l2_3_load_10 = load i9 %weight_l2_3_addr_11" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 736 'load' 'weight_l2_3_load_10' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_37 : Operation 737 [1/1] (0.00ns)   --->   "%zext_ln119_27 = zext i9 %lshr_ln119_10" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 737 'zext' 'zext_ln119_27' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 738 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_12 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln119_27" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 738 'getelementptr' 'weight_l2_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 739 [2/2] (1.15ns)   --->   "%weight_l2_0_load_11 = load i9 %weight_l2_0_addr_12" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 739 'load' 'weight_l2_0_load_11' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_37 : Operation 740 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_12 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln119_27" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 740 'getelementptr' 'weight_l2_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 741 [2/2] (1.15ns)   --->   "%weight_l2_1_load_11 = load i9 %weight_l2_1_addr_12" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 741 'load' 'weight_l2_1_load_11' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_37 : Operation 742 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_12 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln119_27" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 742 'getelementptr' 'weight_l2_2_addr_12' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 743 [2/2] (1.15ns)   --->   "%weight_l2_2_load_11 = load i9 %weight_l2_2_addr_12" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 743 'load' 'weight_l2_2_load_11' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_37 : Operation 744 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_12 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln119_27" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 744 'getelementptr' 'weight_l2_3_addr_12' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 745 [2/2] (1.15ns)   --->   "%weight_l2_3_load_11 = load i9 %weight_l2_3_addr_12" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 745 'load' 'weight_l2_3_load_11' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 38 <SV = 28> <Delay = 1.55>
ST_38 : Operation 746 [1/1] (0.43ns)   --->   "%add_ln119_26 = add i2 %trunc_ln103_10, i2 %trunc_ln119" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 746 'add' 'add_ln119_26' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 747 [1/1] (0.00ns)   --->   "%zext_ln119_10 = zext i2 %add_ln119_26" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 747 'zext' 'zext_ln119_10' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 748 [1/2] (1.15ns)   --->   "%weight_l2_0_load_10 = load i9 %weight_l2_0_addr_11" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 748 'load' 'weight_l2_0_load_10' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_38 : Operation 749 [1/2] (1.15ns)   --->   "%weight_l2_1_load_10 = load i9 %weight_l2_1_addr_11" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 749 'load' 'weight_l2_1_load_10' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_38 : Operation 750 [1/2] (1.15ns)   --->   "%weight_l2_2_load_10 = load i9 %weight_l2_2_addr_11" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 750 'load' 'weight_l2_2_load_10' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_38 : Operation 751 [1/2] (1.15ns)   --->   "%weight_l2_3_load_10 = load i9 %weight_l2_3_addr_11" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 751 'load' 'weight_l2_3_load_10' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_38 : Operation 752 [1/1] (0.39ns)   --->   "%tmp_12 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_10, i8 %weight_l2_1_load_10, i8 %weight_l2_2_load_10, i8 %weight_l2_3_load_10, i64 %zext_ln119_10" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 752 'mux' 'tmp_12' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 753 [1/1] (0.43ns)   --->   "%add_ln119_27 = add i2 %trunc_ln103_11, i2 %trunc_ln119" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 753 'add' 'add_ln119_27' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 754 [1/1] (0.00ns)   --->   "%zext_ln119_11 = zext i2 %add_ln119_27" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 754 'zext' 'zext_ln119_11' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 755 [1/2] (1.15ns)   --->   "%weight_l2_0_load_11 = load i9 %weight_l2_0_addr_12" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 755 'load' 'weight_l2_0_load_11' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_38 : Operation 756 [1/2] (1.15ns)   --->   "%weight_l2_1_load_11 = load i9 %weight_l2_1_addr_12" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 756 'load' 'weight_l2_1_load_11' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_38 : Operation 757 [1/2] (1.15ns)   --->   "%weight_l2_2_load_11 = load i9 %weight_l2_2_addr_12" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 757 'load' 'weight_l2_2_load_11' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_38 : Operation 758 [1/2] (1.15ns)   --->   "%weight_l2_3_load_11 = load i9 %weight_l2_3_addr_12" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 758 'load' 'weight_l2_3_load_11' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_38 : Operation 759 [1/1] (0.39ns)   --->   "%tmp_13 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_11, i8 %weight_l2_1_load_11, i8 %weight_l2_2_load_11, i8 %weight_l2_3_load_11, i64 %zext_ln119_11" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 759 'mux' 'tmp_13' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 760 [1/1] (0.00ns)   --->   "%zext_ln119_28 = zext i9 %lshr_ln119_11" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 760 'zext' 'zext_ln119_28' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 761 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_13 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln119_28" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 761 'getelementptr' 'weight_l2_0_addr_13' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 762 [2/2] (1.15ns)   --->   "%weight_l2_0_load_12 = load i9 %weight_l2_0_addr_13" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 762 'load' 'weight_l2_0_load_12' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_38 : Operation 763 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_13 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln119_28" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 763 'getelementptr' 'weight_l2_1_addr_13' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 764 [2/2] (1.15ns)   --->   "%weight_l2_1_load_12 = load i9 %weight_l2_1_addr_13" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 764 'load' 'weight_l2_1_load_12' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_38 : Operation 765 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_13 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln119_28" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 765 'getelementptr' 'weight_l2_2_addr_13' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 766 [2/2] (1.15ns)   --->   "%weight_l2_2_load_12 = load i9 %weight_l2_2_addr_13" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 766 'load' 'weight_l2_2_load_12' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_38 : Operation 767 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_13 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln119_28" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 767 'getelementptr' 'weight_l2_3_addr_13' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 768 [2/2] (1.15ns)   --->   "%weight_l2_3_load_12 = load i9 %weight_l2_3_addr_13" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 768 'load' 'weight_l2_3_load_12' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_38 : Operation 769 [1/1] (0.00ns)   --->   "%zext_ln119_29 = zext i9 %lshr_ln119_12" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 769 'zext' 'zext_ln119_29' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 770 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_14 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln119_29" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 770 'getelementptr' 'weight_l2_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 771 [2/2] (1.15ns)   --->   "%weight_l2_0_load_13 = load i9 %weight_l2_0_addr_14" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 771 'load' 'weight_l2_0_load_13' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_38 : Operation 772 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_14 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln119_29" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 772 'getelementptr' 'weight_l2_1_addr_14' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 773 [2/2] (1.15ns)   --->   "%weight_l2_1_load_13 = load i9 %weight_l2_1_addr_14" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 773 'load' 'weight_l2_1_load_13' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_38 : Operation 774 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_14 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln119_29" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 774 'getelementptr' 'weight_l2_2_addr_14' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 775 [2/2] (1.15ns)   --->   "%weight_l2_2_load_13 = load i9 %weight_l2_2_addr_14" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 775 'load' 'weight_l2_2_load_13' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_38 : Operation 776 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_14 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln119_29" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 776 'getelementptr' 'weight_l2_3_addr_14' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 777 [2/2] (1.15ns)   --->   "%weight_l2_3_load_13 = load i9 %weight_l2_3_addr_14" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 777 'load' 'weight_l2_3_load_13' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 39 <SV = 29> <Delay = 1.55>
ST_39 : Operation 778 [1/1] (0.00ns)   --->   "%zext_ln119_12 = zext i2 %add_ln119_28" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 778 'zext' 'zext_ln119_12' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 779 [1/2] (1.15ns)   --->   "%weight_l2_0_load_12 = load i9 %weight_l2_0_addr_13" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 779 'load' 'weight_l2_0_load_12' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 780 [1/2] (1.15ns)   --->   "%weight_l2_1_load_12 = load i9 %weight_l2_1_addr_13" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 780 'load' 'weight_l2_1_load_12' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 781 [1/2] (1.15ns)   --->   "%weight_l2_2_load_12 = load i9 %weight_l2_2_addr_13" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 781 'load' 'weight_l2_2_load_12' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 782 [1/2] (1.15ns)   --->   "%weight_l2_3_load_12 = load i9 %weight_l2_3_addr_13" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 782 'load' 'weight_l2_3_load_12' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 783 [1/1] (0.39ns)   --->   "%tmp_14 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_12, i8 %weight_l2_1_load_12, i8 %weight_l2_2_load_12, i8 %weight_l2_3_load_12, i64 %zext_ln119_12" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 783 'mux' 'tmp_14' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 784 [1/1] (0.43ns)   --->   "%add_ln119_29 = add i2 %trunc_ln103_13, i2 %trunc_ln119" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 784 'add' 'add_ln119_29' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 785 [1/1] (0.00ns)   --->   "%zext_ln119_13 = zext i2 %add_ln119_29" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 785 'zext' 'zext_ln119_13' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 786 [1/2] (1.15ns)   --->   "%weight_l2_0_load_13 = load i9 %weight_l2_0_addr_14" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 786 'load' 'weight_l2_0_load_13' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 787 [1/2] (1.15ns)   --->   "%weight_l2_1_load_13 = load i9 %weight_l2_1_addr_14" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 787 'load' 'weight_l2_1_load_13' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 788 [1/2] (1.15ns)   --->   "%weight_l2_2_load_13 = load i9 %weight_l2_2_addr_14" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 788 'load' 'weight_l2_2_load_13' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 789 [1/2] (1.15ns)   --->   "%weight_l2_3_load_13 = load i9 %weight_l2_3_addr_14" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 789 'load' 'weight_l2_3_load_13' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 790 [1/1] (0.39ns)   --->   "%tmp_15 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_13, i8 %weight_l2_1_load_13, i8 %weight_l2_2_load_13, i8 %weight_l2_3_load_13, i64 %zext_ln119_13" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 790 'mux' 'tmp_15' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 791 [1/1] (0.00ns)   --->   "%zext_ln119_30 = zext i9 %lshr_ln119_13" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 791 'zext' 'zext_ln119_30' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 792 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_15 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln119_30" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 792 'getelementptr' 'weight_l2_0_addr_15' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 793 [2/2] (1.15ns)   --->   "%weight_l2_0_load_14 = load i9 %weight_l2_0_addr_15" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 793 'load' 'weight_l2_0_load_14' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 794 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_15 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln119_30" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 794 'getelementptr' 'weight_l2_1_addr_15' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 795 [2/2] (1.15ns)   --->   "%weight_l2_1_load_14 = load i9 %weight_l2_1_addr_15" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 795 'load' 'weight_l2_1_load_14' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 796 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_15 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln119_30" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 796 'getelementptr' 'weight_l2_2_addr_15' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 797 [2/2] (1.15ns)   --->   "%weight_l2_2_load_14 = load i9 %weight_l2_2_addr_15" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 797 'load' 'weight_l2_2_load_14' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 798 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_15 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln119_30" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 798 'getelementptr' 'weight_l2_3_addr_15' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 799 [2/2] (1.15ns)   --->   "%weight_l2_3_load_14 = load i9 %weight_l2_3_addr_15" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 799 'load' 'weight_l2_3_load_14' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 800 [1/1] (0.00ns)   --->   "%zext_ln119_31 = zext i9 %lshr_ln119_14" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 800 'zext' 'zext_ln119_31' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 801 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_16 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln119_31" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 801 'getelementptr' 'weight_l2_0_addr_16' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 802 [2/2] (1.15ns)   --->   "%weight_l2_0_load_15 = load i9 %weight_l2_0_addr_16" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 802 'load' 'weight_l2_0_load_15' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 803 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_16 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln119_31" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 803 'getelementptr' 'weight_l2_1_addr_16' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 804 [2/2] (1.15ns)   --->   "%weight_l2_1_load_15 = load i9 %weight_l2_1_addr_16" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 804 'load' 'weight_l2_1_load_15' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 805 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_16 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln119_31" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 805 'getelementptr' 'weight_l2_2_addr_16' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 806 [2/2] (1.15ns)   --->   "%weight_l2_2_load_15 = load i9 %weight_l2_2_addr_16" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 806 'load' 'weight_l2_2_load_15' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 807 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_16 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln119_31" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 807 'getelementptr' 'weight_l2_3_addr_16' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 808 [2/2] (1.15ns)   --->   "%weight_l2_3_load_15 = load i9 %weight_l2_3_addr_16" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 808 'load' 'weight_l2_3_load_15' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 40 <SV = 30> <Delay = 1.55>
ST_40 : Operation 809 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_103_11_VITIS_LOOP_105_12_str"   --->   Operation 809 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 810 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i8 %select_ln103_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:103]   --->   Operation 810 'zext' 'zext_ln103' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 811 [1/1] (0.00ns)   --->   "%specloopname_ln105 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [Systolic_Array_PCNN_based/conv_sysarr.cpp:105]   --->   Operation 811 'specloopname' 'specloopname_ln105' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 812 [1/1] (0.43ns)   --->   "%add_ln119_30 = add i2 %trunc_ln103_14, i2 %trunc_ln119" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 812 'add' 'add_ln119_30' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 813 [1/1] (0.00ns)   --->   "%zext_ln119_14 = zext i2 %add_ln119_30" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 813 'zext' 'zext_ln119_14' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 814 [1/2] (1.15ns)   --->   "%weight_l2_0_load_14 = load i9 %weight_l2_0_addr_15" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 814 'load' 'weight_l2_0_load_14' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_40 : Operation 815 [1/2] (1.15ns)   --->   "%weight_l2_1_load_14 = load i9 %weight_l2_1_addr_15" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 815 'load' 'weight_l2_1_load_14' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_40 : Operation 816 [1/2] (1.15ns)   --->   "%weight_l2_2_load_14 = load i9 %weight_l2_2_addr_15" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 816 'load' 'weight_l2_2_load_14' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_40 : Operation 817 [1/2] (1.15ns)   --->   "%weight_l2_3_load_14 = load i9 %weight_l2_3_addr_15" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 817 'load' 'weight_l2_3_load_14' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_40 : Operation 818 [1/1] (0.39ns)   --->   "%tmp_16 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_14, i8 %weight_l2_1_load_14, i8 %weight_l2_2_load_14, i8 %weight_l2_3_load_14, i64 %zext_ln119_14" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 818 'mux' 'tmp_16' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 819 [1/1] (0.43ns)   --->   "%add_ln119_31 = add i2 %trunc_ln103_15, i2 %trunc_ln119" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 819 'add' 'add_ln119_31' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 820 [1/1] (0.00ns)   --->   "%zext_ln119_15 = zext i2 %add_ln119_31" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 820 'zext' 'zext_ln119_15' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 821 [1/2] (1.15ns)   --->   "%weight_l2_0_load_15 = load i9 %weight_l2_0_addr_16" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 821 'load' 'weight_l2_0_load_15' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_40 : Operation 822 [1/2] (1.15ns)   --->   "%weight_l2_1_load_15 = load i9 %weight_l2_1_addr_16" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 822 'load' 'weight_l2_1_load_15' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_40 : Operation 823 [1/2] (1.15ns)   --->   "%weight_l2_2_load_15 = load i9 %weight_l2_2_addr_16" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 823 'load' 'weight_l2_2_load_15' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_40 : Operation 824 [1/2] (1.15ns)   --->   "%weight_l2_3_load_15 = load i9 %weight_l2_3_addr_16" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 824 'load' 'weight_l2_3_load_15' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_40 : Operation 825 [1/1] (0.39ns)   --->   "%tmp_17 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_15, i8 %weight_l2_1_load_15, i8 %weight_l2_2_load_15, i8 %weight_l2_3_load_15, i64 %zext_ln119_15" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 825 'mux' 'tmp_17' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 826 [1/1] (0.60ns)   --->   "%br_ln134 = br void %bb1093" [Systolic_Array_PCNN_based/conv_sysarr.cpp:134]   --->   Operation 826 'br' 'br_ln134' <Predicate = true> <Delay = 0.60>

State 41 <SV = 31> <Delay = 1.96>
ST_41 : Operation 827 [1/1] (0.00ns)   --->   "%indvar_flatten47 = phi i18, void %._crit_edge302.loopexit, i18 %add_ln134, void %bb1093.split298" [Systolic_Array_PCNN_based/conv_sysarr.cpp:134]   --->   Operation 827 'phi' 'indvar_flatten47' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 828 [1/1] (0.00ns)   --->   "%ci = phi i3, void %._crit_edge302.loopexit, i3 %select_ln134_6, void %bb1093.split298" [Systolic_Array_PCNN_based/conv_sysarr.cpp:134]   --->   Operation 828 'phi' 'ci' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 829 [1/1] (0.00ns)   --->   "%indvar_flatten15 = phi i16, void %._crit_edge302.loopexit, i16 %select_ln136_4, void %bb1093.split298" [Systolic_Array_PCNN_based/conv_sysarr.cpp:136]   --->   Operation 829 'phi' 'indvar_flatten15' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 830 [1/1] (0.00ns)   --->   "%wi_1 = phi i8, void %._crit_edge302.loopexit, i8 %add_ln137, void %bb1093.split298" [Systolic_Array_PCNN_based/conv_sysarr.cpp:137]   --->   Operation 830 'phi' 'wi_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 831 [1/1] (0.00ns)   --->   "%empty_49 = trunc i3 %ci" [Systolic_Array_PCNN_based/conv_sysarr.cpp:134]   --->   Operation 831 'trunc' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 832 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln83, i2 %empty_49" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 832 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 833 [1/1] (0.00ns)   --->   "%p_cast41 = zext i8 %tmp_18" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 833 'zext' 'p_cast41' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 834 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul165 = mul i11 %tmp5_cast, i11 %p_cast41" [Systolic_Array_PCNN_based/conv_sysarr.cpp:66]   --->   Operation 834 'mul' 'mul165' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 835 [1/1] (0.69ns)   --->   "%icmp_ln134 = icmp_eq  i18 %indvar_flatten47, i18 %tmp_20" [Systolic_Array_PCNN_based/conv_sysarr.cpp:134]   --->   Operation 835 'icmp' 'icmp_ln134' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 836 [1/1] (0.79ns)   --->   "%add_ln134 = add i18, i18 %indvar_flatten47" [Systolic_Array_PCNN_based/conv_sysarr.cpp:134]   --->   Operation 836 'add' 'add_ln134' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 837 [1/1] (0.00ns)   --->   "%br_ln134 = br i1 %icmp_ln134, void %._crit_edge277.loopexit, void %.lr.ph296" [Systolic_Array_PCNN_based/conv_sysarr.cpp:134]   --->   Operation 837 'br' 'br_ln134' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 838 [1/1] (0.67ns)   --->   "%icmp_ln136_1 = icmp_eq  i16 %indvar_flatten15, i16 %mul216" [Systolic_Array_PCNN_based/conv_sysarr.cpp:136]   --->   Operation 838 'icmp' 'icmp_ln136_1' <Predicate = (!icmp_ln134)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 839 [1/1] (0.57ns)   --->   "%add_ln134_1 = add i3, i3 %ci" [Systolic_Array_PCNN_based/conv_sysarr.cpp:134]   --->   Operation 839 'add' 'add_ln134_1' <Predicate = (!icmp_ln134)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 840 [1/1] (0.00ns)   --->   "%empty_53 = trunc i3 %add_ln134_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:134]   --->   Operation 840 'trunc' 'empty_53' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_41 : Operation 841 [1/1] (0.27ns)   --->   "%select_ln134_1 = select i1 %icmp_ln136_1, i2 %empty_53, i2 %empty_49" [Systolic_Array_PCNN_based/conv_sysarr.cpp:134]   --->   Operation 841 'select' 'select_ln134_1' <Predicate = (!icmp_ln134)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 842 [1/1] (0.00ns)   --->   "%tmp_19_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln83, i2 %empty_53" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 842 'bitconcatenate' 'tmp_19_mid1' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_41 : Operation 843 [1/1] (0.00ns)   --->   "%p_cast41_mid1 = zext i8 %tmp_19_mid1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:83]   --->   Operation 843 'zext' 'p_cast41_mid1' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_41 : Operation 844 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul165_mid1 = mul i11 %tmp5_cast, i11 %p_cast41_mid1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:66]   --->   Operation 844 'mul' 'mul165_mid1' <Predicate = (!icmp_ln134)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 845 [1/1] (0.58ns)   --->   "%icmp_ln137 = icmp_eq  i8 %wi_1, i8 %WH" [Systolic_Array_PCNN_based/conv_sysarr.cpp:137]   --->   Operation 845 'icmp' 'icmp_ln137' <Predicate = (!icmp_ln134)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 846 [1/1] (0.27ns)   --->   "%select_ln134_5 = select i1 %icmp_ln136_1, i1 %icmp_ln136, i1 %icmp_ln137" [Systolic_Array_PCNN_based/conv_sysarr.cpp:134]   --->   Operation 846 'select' 'select_ln134_5' <Predicate = (!icmp_ln134)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 847 [1/1] (0.27ns)   --->   "%select_ln134_6 = select i1 %icmp_ln136_1, i3 %add_ln134_1, i3 %ci" [Systolic_Array_PCNN_based/conv_sysarr.cpp:134]   --->   Operation 847 'select' 'select_ln134_6' <Predicate = (!icmp_ln134)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node select_ln136)   --->   "%or_ln136 = or i1 %select_ln134_5, i1 %icmp_ln136_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:136]   --->   Operation 848 'or' 'or_ln136' <Predicate = (!icmp_ln134)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 849 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln136 = select i1 %or_ln136, i8, i8 %wi_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:136]   --->   Operation 849 'select' 'select_ln136' <Predicate = (!icmp_ln134)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 850 [1/1] (0.00ns)   --->   "%trunc_ln141 = trunc i8 %select_ln136" [Systolic_Array_PCNN_based/conv_sysarr.cpp:141]   --->   Operation 850 'trunc' 'trunc_ln141' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_41 : Operation 851 [1/1] (0.65ns)   --->   "%switch_ln141 = switch i2 %select_ln134_1, void %branch19, i2, void %branch16, i2, void %branch17, i2, void %branch18" [Systolic_Array_PCNN_based/conv_sysarr.cpp:141]   --->   Operation 851 'switch' 'switch_ln141' <Predicate = (!icmp_ln134)> <Delay = 0.65>
ST_41 : Operation 852 [1/1] (0.70ns)   --->   "%add_ln137 = add i8 %select_ln136, i8" [Systolic_Array_PCNN_based/conv_sysarr.cpp:137]   --->   Operation 852 'add' 'add_ln137' <Predicate = (!icmp_ln134)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 853 [1/1] (0.78ns)   --->   "%add_ln136_3 = add i16 %indvar_flatten15, i16" [Systolic_Array_PCNN_based/conv_sysarr.cpp:136]   --->   Operation 853 'add' 'add_ln136_3' <Predicate = (!icmp_ln134)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 854 [1/1] (0.24ns)   --->   "%select_ln136_4 = select i1 %icmp_ln136_1, i16, i16 %add_ln136_3" [Systolic_Array_PCNN_based/conv_sysarr.cpp:136]   --->   Operation 854 'select' 'select_ln136_4' <Predicate = (!icmp_ln134)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 855 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb1093"   --->   Operation 855 'br' 'br_ln0' <Predicate = (!icmp_ln134)> <Delay = 0.00>

State 42 <SV = 32> <Delay = 3.70>
ST_42 : Operation 856 [1/1] (0.00ns)   --->   "%hi_1 = phi i8, void %._crit_edge302.loopexit, i8 %select_ln136_3, void %bb1093.split298" [Systolic_Array_PCNN_based/conv_sysarr.cpp:136]   --->   Operation 856 'phi' 'hi_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 857 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul165 = mul i11 %tmp5_cast, i11 %p_cast41" [Systolic_Array_PCNN_based/conv_sysarr.cpp:66]   --->   Operation 857 'mul' 'mul165' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 858 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i8 %hi_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:136]   --->   Operation 858 'zext' 'zext_ln136' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 859 [1/1] (1.69ns) (grouped into DSP with root node add_ln140)   --->   "%empty_50 = add i9 %zext_ln136, i9 %zext_ln103" [Systolic_Array_PCNN_based/conv_sysarr.cpp:136]   --->   Operation 859 'add' 'empty_50' <Predicate = (!icmp_ln136_1 & !select_ln134_5)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 860 [1/1] (0.00ns) (grouped into DSP with root node add_ln140)   --->   "%p_cast47 = zext i9 %empty_50" [Systolic_Array_PCNN_based/conv_sysarr.cpp:136]   --->   Operation 860 'zext' 'p_cast47' <Predicate = (!icmp_ln136_1 & !select_ln134_5)> <Delay = 0.00>
ST_42 : Operation 861 [3/3] (0.99ns) (grouped into DSP with root node add_ln140)   --->   "%empty_51 = mul i11 %p_cast47, i11 %trunc_ln3_cast48" [Systolic_Array_PCNN_based/conv_sysarr.cpp:136]   --->   Operation 861 'mul' 'empty_51' <Predicate = (!icmp_ln136_1 & !select_ln134_5)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 862 [1/1] (1.55ns)   --->   "%mul_ln140 = mul i9 %zext_ln136, i9 %WH_cast" [Systolic_Array_PCNN_based/conv_sysarr.cpp:140]   --->   Operation 862 'mul' 'mul_ln140' <Predicate = (!icmp_ln136_1 & !select_ln134_5)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 863 [1/1] (0.30ns)   --->   "%select_ln134 = select i1 %icmp_ln136_1, i8, i8 %hi_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:134]   --->   Operation 863 'select' 'select_ln134' <Predicate = (!icmp_ln134)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 864 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul165_mid1 = mul i11 %tmp5_cast, i11 %p_cast41_mid1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:66]   --->   Operation 864 'mul' 'mul165_mid1' <Predicate = (!icmp_ln134)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node add_ln141_1)   --->   "%select_ln134_3 = select i1 %icmp_ln136_1, i9, i9 %mul_ln140" [Systolic_Array_PCNN_based/conv_sysarr.cpp:134]   --->   Operation 865 'select' 'select_ln134_3' <Predicate = (!icmp_ln134 & !select_ln134_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 866 [1/1] (0.70ns)   --->   "%add_ln136 = add i8, i8 %select_ln134" [Systolic_Array_PCNN_based/conv_sysarr.cpp:136]   --->   Operation 866 'add' 'add_ln136' <Predicate = (!icmp_ln134)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 867 [1/1] (0.00ns)   --->   "%zext_ln136_1 = zext i8 %add_ln136" [Systolic_Array_PCNN_based/conv_sysarr.cpp:136]   --->   Operation 867 'zext' 'zext_ln136_1' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_42 : Operation 868 [1/1] (1.69ns) (grouped into DSP with root node add_ln140_2)   --->   "%p_mid19 = add i9 %zext_ln136_1, i9 %zext_ln103" [Systolic_Array_PCNN_based/conv_sysarr.cpp:136]   --->   Operation 868 'add' 'p_mid19' <Predicate = (!icmp_ln134 & select_ln134_5)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 869 [1/1] (0.00ns) (grouped into DSP with root node add_ln140_2)   --->   "%p_cast47_mid1 = zext i9 %p_mid19" [Systolic_Array_PCNN_based/conv_sysarr.cpp:136]   --->   Operation 869 'zext' 'p_cast47_mid1' <Predicate = (!icmp_ln134 & select_ln134_5)> <Delay = 0.00>
ST_42 : Operation 870 [3/3] (0.99ns) (grouped into DSP with root node add_ln140_2)   --->   "%p_mid111 = mul i11 %p_cast47_mid1, i11 %trunc_ln3_cast48" [Systolic_Array_PCNN_based/conv_sysarr.cpp:136]   --->   Operation 870 'mul' 'p_mid111' <Predicate = (!icmp_ln134 & select_ln134_5)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 871 [1/1] (1.55ns)   --->   "%mul_ln140_1 = mul i9 %zext_ln136_1, i9 %WH_cast" [Systolic_Array_PCNN_based/conv_sysarr.cpp:140]   --->   Operation 871 'mul' 'mul_ln140_1' <Predicate = (!icmp_ln134 & select_ln134_5)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 872 [1/1] (0.00ns) (grouped into LUT with out node add_ln141_1)   --->   "%select_ln136_1 = select i1 %select_ln134_5, i9 %mul_ln140_1, i9 %select_ln134_3" [Systolic_Array_PCNN_based/conv_sysarr.cpp:136]   --->   Operation 872 'select' 'select_ln136_1' <Predicate = (!icmp_ln134)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 873 [1/1] (0.30ns)   --->   "%select_ln136_3 = select i1 %select_ln134_5, i8 %add_ln136, i8 %select_ln134" [Systolic_Array_PCNN_based/conv_sysarr.cpp:136]   --->   Operation 873 'select' 'select_ln136_3' <Predicate = (!icmp_ln134)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node add_ln141_1)   --->   "%wi_2_cast62 = zext i8 %select_ln136" [Systolic_Array_PCNN_based/conv_sysarr.cpp:136]   --->   Operation 874 'zext' 'wi_2_cast62' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_42 : Operation 875 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln141_1 = add i9 %select_ln136_1, i9 %wi_2_cast62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:141]   --->   Operation 875 'add' 'add_ln141_1' <Predicate = (!icmp_ln134)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 33> <Delay = 0.99>
ST_43 : Operation 876 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul165 = mul i11 %tmp5_cast, i11 %p_cast41" [Systolic_Array_PCNN_based/conv_sysarr.cpp:66]   --->   Operation 876 'mul' 'mul165' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 877 [2/3] (0.99ns) (grouped into DSP with root node add_ln140)   --->   "%empty_51 = mul i11 %p_cast47, i11 %trunc_ln3_cast48" [Systolic_Array_PCNN_based/conv_sysarr.cpp:136]   --->   Operation 877 'mul' 'empty_51' <Predicate = (!icmp_ln136_1 & !select_ln134_5)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 878 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul165_mid1 = mul i11 %tmp5_cast, i11 %p_cast41_mid1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:66]   --->   Operation 878 'mul' 'mul165_mid1' <Predicate = (!icmp_ln134)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 879 [2/3] (0.99ns) (grouped into DSP with root node add_ln140_2)   --->   "%p_mid111 = mul i11 %p_cast47_mid1, i11 %trunc_ln3_cast48" [Systolic_Array_PCNN_based/conv_sysarr.cpp:136]   --->   Operation 879 'mul' 'p_mid111' <Predicate = (!icmp_ln134 & select_ln134_5)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 44 <SV = 34> <Delay = 0.94>
ST_44 : Operation 880 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul165 = mul i11 %tmp5_cast, i11 %p_cast41" [Systolic_Array_PCNN_based/conv_sysarr.cpp:66]   --->   Operation 880 'mul' 'mul165' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 881 [1/3] (0.00ns) (grouped into DSP with root node add_ln140)   --->   "%empty_51 = mul i11 %p_cast47, i11 %trunc_ln3_cast48" [Systolic_Array_PCNN_based/conv_sysarr.cpp:136]   --->   Operation 881 'mul' 'empty_51' <Predicate = (!icmp_ln136_1 & !select_ln134_5)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 882 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln140 = add i11 %empty_51, i11 %mul165" [Systolic_Array_PCNN_based/conv_sysarr.cpp:140]   --->   Operation 882 'add' 'add_ln140' <Predicate = (!icmp_ln136_1 & !select_ln134_5)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 883 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul165_mid1 = mul i11 %tmp5_cast, i11 %p_cast41_mid1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:66]   --->   Operation 883 'mul' 'mul165_mid1' <Predicate = (!icmp_ln134)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 884 [1/1] (0.30ns)   --->   "%select_ln134_2 = select i1 %icmp_ln136_1, i11 %mul165_mid1, i11 %mul165" [Systolic_Array_PCNN_based/conv_sysarr.cpp:134]   --->   Operation 884 'select' 'select_ln134_2' <Predicate = (!icmp_ln134 & select_ln134_5)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 885 [1/1] (0.73ns)   --->   "%add_ln140_1 = add i11 %p_mid131, i11 %mul165_mid1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:140]   --->   Operation 885 'add' 'add_ln140_1' <Predicate = (!icmp_ln134 & icmp_ln136_1 & !select_ln134_5)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 886 [1/3] (0.00ns) (grouped into DSP with root node add_ln140_2)   --->   "%p_mid111 = mul i11 %p_cast47_mid1, i11 %trunc_ln3_cast48" [Systolic_Array_PCNN_based/conv_sysarr.cpp:136]   --->   Operation 886 'mul' 'p_mid111' <Predicate = (!icmp_ln134 & select_ln134_5)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 887 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln140_2 = add i11 %p_mid111, i11 %select_ln134_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:140]   --->   Operation 887 'add' 'add_ln140_2' <Predicate = (!icmp_ln134 & select_ln134_5)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 45 <SV = 35> <Delay = 2.88>
ST_45 : Operation 888 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln140 = add i11 %empty_51, i11 %mul165" [Systolic_Array_PCNN_based/conv_sysarr.cpp:140]   --->   Operation 888 'add' 'add_ln140' <Predicate = (!icmp_ln136_1 & !select_ln134_5)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 889 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 889 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node select_ln136_2)   --->   "%select_ln134_4 = select i1 %icmp_ln136_1, i11 %add_ln140_1, i11 %add_ln140" [Systolic_Array_PCNN_based/conv_sysarr.cpp:134]   --->   Operation 890 'select' 'select_ln134_4' <Predicate = (!icmp_ln134 & !select_ln134_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 891 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln140_2 = add i11 %p_mid111, i11 %select_ln134_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:140]   --->   Operation 891 'add' 'add_ln140_2' <Predicate = (!icmp_ln134 & select_ln134_5)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 892 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln136_2 = select i1 %select_ln134_5, i11 %add_ln140_2, i11 %select_ln134_4" [Systolic_Array_PCNN_based/conv_sysarr.cpp:136]   --->   Operation 892 'select' 'select_ln136_2' <Predicate = (!icmp_ln134)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 893 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln136_1 = add i11 %select_ln136_2, i11 %trunc_ln105" [Systolic_Array_PCNN_based/conv_sysarr.cpp:136]   --->   Operation 893 'add' 'add_ln136_1' <Predicate = (!icmp_ln134)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_45 : Operation 894 [1/1] (0.00ns)   --->   "%trunc_ln136 = trunc i11 %select_ln136_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:136]   --->   Operation 894 'trunc' 'trunc_ln136' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_45 : Operation 895 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln136_2 = add i2 %trunc_ln119, i2 %trunc_ln136" [Systolic_Array_PCNN_based/conv_sysarr.cpp:136]   --->   Operation 895 'add' 'add_ln136_2' <Predicate = (!icmp_ln134)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_45 : Operation 896 [1/1] (0.00ns)   --->   "%wi_2_cast = zext i8 %select_ln136" [Systolic_Array_PCNN_based/conv_sysarr.cpp:136]   --->   Operation 896 'zext' 'wi_2_cast' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_45 : Operation 897 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln141 = add i11 %wi_2_cast, i11 %add_ln136_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:141]   --->   Operation 897 'add' 'add_ln141' <Predicate = (!icmp_ln134)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_45 : Operation 898 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln141_2 = add i2 %add_ln136_2, i2 %trunc_ln141" [Systolic_Array_PCNN_based/conv_sysarr.cpp:141]   --->   Operation 898 'add' 'add_ln141_2' <Predicate = (!icmp_ln134)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_45 : Operation 899 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln141, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr.cpp:141]   --->   Operation 899 'partselect' 'lshr_ln4' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_45 : Operation 900 [1/1] (0.00ns)   --->   "%zext_ln141_1 = zext i9 %lshr_ln4" [Systolic_Array_PCNN_based/conv_sysarr.cpp:141]   --->   Operation 900 'zext' 'zext_ln141_1' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_45 : Operation 901 [1/1] (0.00ns)   --->   "%data_l2_0_addr_1 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln141_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:141]   --->   Operation 901 'getelementptr' 'data_l2_0_addr_1' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_45 : Operation 902 [2/2] (1.15ns)   --->   "%data_l2_0_load = load i9 %data_l2_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:141]   --->   Operation 902 'load' 'data_l2_0_load' <Predicate = (!icmp_ln134)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 903 [1/1] (0.00ns)   --->   "%data_l2_1_addr_1 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln141_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:141]   --->   Operation 903 'getelementptr' 'data_l2_1_addr_1' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_45 : Operation 904 [2/2] (1.15ns)   --->   "%data_l2_1_load = load i9 %data_l2_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:141]   --->   Operation 904 'load' 'data_l2_1_load' <Predicate = (!icmp_ln134)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 905 [1/1] (0.00ns)   --->   "%data_l2_2_addr_1 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln141_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:141]   --->   Operation 905 'getelementptr' 'data_l2_2_addr_1' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_45 : Operation 906 [2/2] (1.15ns)   --->   "%data_l2_2_load = load i9 %data_l2_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:141]   --->   Operation 906 'load' 'data_l2_2_load' <Predicate = (!icmp_ln134)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 907 [1/1] (0.00ns)   --->   "%data_l2_3_addr_1 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln141_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:141]   --->   Operation 907 'getelementptr' 'data_l2_3_addr_1' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_45 : Operation 908 [2/2] (1.15ns)   --->   "%data_l2_3_load = load i9 %data_l2_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:141]   --->   Operation 908 'load' 'data_l2_3_load' <Predicate = (!icmp_ln134)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 46 <SV = 36> <Delay = 2.70>
ST_46 : Operation 909 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_134_17_VITIS_LOOP_136_18_VITIS_LOOP_137_19_str"   --->   Operation 909 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_46 : Operation 910 [1/1] (0.00ns)   --->   "%empty_52 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 910 'speclooptripcount' 'empty_52' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_46 : Operation 911 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 911 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_46 : Operation 912 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_136_18_VITIS_LOOP_137_19_str"   --->   Operation 912 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_46 : Operation 913 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 913 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_46 : Operation 914 [1/1] (0.00ns)   --->   "%specloopname_ln137 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [Systolic_Array_PCNN_based/conv_sysarr.cpp:137]   --->   Operation 914 'specloopname' 'specloopname_ln137' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_46 : Operation 915 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i2 %add_ln141_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:141]   --->   Operation 915 'zext' 'zext_ln141' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_46 : Operation 916 [1/2] (1.15ns)   --->   "%data_l2_0_load = load i9 %data_l2_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:141]   --->   Operation 916 'load' 'data_l2_0_load' <Predicate = (!icmp_ln134)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 917 [1/2] (1.15ns)   --->   "%data_l2_1_load = load i9 %data_l2_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:141]   --->   Operation 917 'load' 'data_l2_1_load' <Predicate = (!icmp_ln134)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 918 [1/2] (1.15ns)   --->   "%data_l2_2_load = load i9 %data_l2_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:141]   --->   Operation 918 'load' 'data_l2_2_load' <Predicate = (!icmp_ln134)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 919 [1/2] (1.15ns)   --->   "%data_l2_3_load = load i9 %data_l2_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:141]   --->   Operation 919 'load' 'data_l2_3_load' <Predicate = (!icmp_ln134)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 920 [1/1] (0.39ns)   --->   "%tmp_19 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load, i8 %data_l2_1_load, i8 %data_l2_2_load, i8 %data_l2_3_load, i64 %zext_ln141" [Systolic_Array_PCNN_based/conv_sysarr.cpp:141]   --->   Operation 920 'mux' 'tmp_19' <Predicate = (!icmp_ln134)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 921 [1/1] (0.00ns)   --->   "%zext_ln141_2 = zext i9 %add_ln141_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:141]   --->   Operation 921 'zext' 'zext_ln141_2' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_46 : Operation 922 [1/1] (0.00ns)   --->   "%data_l1_0_0_addr_1 = getelementptr i8 %data_l1_0_0, i64, i64 %zext_ln141_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:141]   --->   Operation 922 'getelementptr' 'data_l1_0_0_addr_1' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_46 : Operation 923 [1/1] (0.00ns)   --->   "%data_l1_1_0_addr = getelementptr i8 %data_l1_1_0, i64, i64 %zext_ln141_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:141]   --->   Operation 923 'getelementptr' 'data_l1_1_0_addr' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_46 : Operation 924 [1/1] (0.00ns)   --->   "%data_l1_2_0_addr = getelementptr i8 %data_l1_2_0, i64, i64 %zext_ln141_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:141]   --->   Operation 924 'getelementptr' 'data_l1_2_0_addr' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_46 : Operation 925 [1/1] (0.00ns)   --->   "%data_l1_3_0_addr = getelementptr i8 %data_l1_3_0, i64, i64 %zext_ln141_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:141]   --->   Operation 925 'getelementptr' 'data_l1_3_0_addr' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_46 : Operation 926 [1/1] (1.15ns)   --->   "%store_ln141 = store i8 %tmp_19, i9 %data_l1_2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr.cpp:141]   --->   Operation 926 'store' 'store_ln141' <Predicate = (select_ln134_1 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 927 [1/1] (0.00ns)   --->   "%br_ln141 = br void %bb1093.split298" [Systolic_Array_PCNN_based/conv_sysarr.cpp:141]   --->   Operation 927 'br' 'br_ln141' <Predicate = (select_ln134_1 == 2)> <Delay = 0.00>
ST_46 : Operation 928 [1/1] (1.15ns)   --->   "%store_ln141 = store i8 %tmp_19, i9 %data_l1_1_0_addr" [Systolic_Array_PCNN_based/conv_sysarr.cpp:141]   --->   Operation 928 'store' 'store_ln141' <Predicate = (select_ln134_1 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 929 [1/1] (0.00ns)   --->   "%br_ln141 = br void %bb1093.split298" [Systolic_Array_PCNN_based/conv_sysarr.cpp:141]   --->   Operation 929 'br' 'br_ln141' <Predicate = (select_ln134_1 == 1)> <Delay = 0.00>
ST_46 : Operation 930 [1/1] (1.15ns)   --->   "%store_ln141 = store i8 %tmp_19, i9 %data_l1_0_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:141]   --->   Operation 930 'store' 'store_ln141' <Predicate = (select_ln134_1 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 931 [1/1] (0.00ns)   --->   "%br_ln141 = br void %bb1093.split298" [Systolic_Array_PCNN_based/conv_sysarr.cpp:141]   --->   Operation 931 'br' 'br_ln141' <Predicate = (select_ln134_1 == 0)> <Delay = 0.00>
ST_46 : Operation 932 [1/1] (1.15ns)   --->   "%store_ln141 = store i8 %tmp_19, i9 %data_l1_3_0_addr" [Systolic_Array_PCNN_based/conv_sysarr.cpp:141]   --->   Operation 932 'store' 'store_ln141' <Predicate = (select_ln134_1 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 933 [1/1] (0.00ns)   --->   "%br_ln141 = br void %bb1093.split298" [Systolic_Array_PCNN_based/conv_sysarr.cpp:141]   --->   Operation 933 'br' 'br_ln141' <Predicate = (select_ln134_1 == 3)> <Delay = 0.00>

State 47 <SV = 36> <Delay = 0.60>
ST_47 : Operation 934 [1/1] (0.00ns)   --->   "%p_cast44 = sext i8 %tmp_17" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 934 'sext' 'p_cast44' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 935 [1/1] (0.00ns)   --->   "%p_cast52 = sext i8 %tmp_16" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 935 'sext' 'p_cast52' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 936 [1/1] (0.00ns)   --->   "%p_cast54 = sext i8 %tmp_15" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 936 'sext' 'p_cast54' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 937 [1/1] (0.00ns)   --->   "%p_cast58 = sext i8 %tmp_14" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 937 'sext' 'p_cast58' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 938 [1/1] (0.00ns)   --->   "%p_cast60 = sext i8 %tmp_13" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 938 'sext' 'p_cast60' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 939 [1/1] (0.00ns)   --->   "%p_cast64 = sext i8 %tmp_12" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 939 'sext' 'p_cast64' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 940 [1/1] (0.00ns)   --->   "%p_cast66 = sext i8 %tmp_11" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 940 'sext' 'p_cast66' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 941 [1/1] (0.00ns)   --->   "%p_cast69 = sext i8 %tmp_10" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 941 'sext' 'p_cast69' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 942 [1/1] (0.00ns)   --->   "%p_cast71 = sext i8 %tmp_s" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 942 'sext' 'p_cast71' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 943 [1/1] (0.00ns)   --->   "%p_cast73 = sext i8 %tmp_9" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 943 'sext' 'p_cast73' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 944 [1/1] (0.00ns)   --->   "%p_cast75 = sext i8 %tmp_8" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 944 'sext' 'p_cast75' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 945 [1/1] (0.00ns)   --->   "%p_cast78 = sext i8 %tmp_7" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 945 'sext' 'p_cast78' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 946 [1/1] (0.00ns)   --->   "%p_cast80 = sext i8 %tmp_6" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 946 'sext' 'p_cast80' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 947 [1/1] (0.00ns)   --->   "%p_cast82 = sext i8 %tmp_5" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 947 'sext' 'p_cast82' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 948 [1/1] (0.00ns)   --->   "%p_cast84 = sext i8 %tmp_4" [Systolic_Array_PCNN_based/conv_sysarr.cpp:119]   --->   Operation 948 'sext' 'p_cast84' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 949 [1/1] (0.00ns)   --->   "%sext_ln161 = sext i8 %tmp_3" [Systolic_Array_PCNN_based/conv_sysarr.cpp:161]   --->   Operation 949 'sext' 'sext_ln161' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 950 [1/1] (0.60ns)   --->   "%br_ln161 = br void %bb1091" [Systolic_Array_PCNN_based/conv_sysarr.cpp:161]   --->   Operation 950 'br' 'br_ln161' <Predicate = true> <Delay = 0.60>

State 48 <SV = 37> <Delay = 1.95>
ST_48 : Operation 951 [1/1] (0.00ns)   --->   "%i = phi i16, void %.lr.ph296, i16 %i_1, void %bb1069._crit_edge"   --->   Operation 951 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 952 [1/1] (0.67ns)   --->   "%icmp_ln161 = icmp_eq  i16 %i, i16 %add_ln83_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:161]   --->   Operation 952 'icmp' 'icmp_ln161' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 953 [1/1] (0.00ns)   --->   "%br_ln161 = br i1 %icmp_ln161, void %bb1091.split_ifconv, void %._crit_edge297.loopexit" [Systolic_Array_PCNN_based/conv_sysarr.cpp:161]   --->   Operation 953 'br' 'br_ln161' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 954 [1/1] (0.00ns)   --->   "%i_cast = zext i16 %i" [Systolic_Array_PCNN_based/conv_sysarr.cpp:161]   --->   Operation 954 'zext' 'i_cast' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_48 : Operation 955 [1/1] (0.78ns)   --->   "%add_ln166 = add i17, i17 %i_cast" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 955 'add' 'add_ln166' <Predicate = (!icmp_ln161)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 956 [1/1] (0.00ns)   --->   "%sext_ln166 = sext i17 %add_ln166" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 956 'sext' 'sext_ln166' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_48 : Operation 957 [36/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 957 'udiv' 'hi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 958 [1/1] (0.78ns)   --->   "%add_ln166_1 = add i17, i17 %i_cast" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 958 'add' 'add_ln166_1' <Predicate = (!icmp_ln161)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 959 [1/1] (0.00ns)   --->   "%sext_ln166_1 = sext i17 %add_ln166_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 959 'sext' 'sext_ln166_1' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_48 : Operation 960 [36/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 960 'udiv' 'hi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 961 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln166_1, i32" [Systolic_Array_PCNN_based/conv_sysarr.cpp:168]   --->   Operation 961 'bitselect' 'tmp_23' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_48 : Operation 962 [1/1] (0.78ns)   --->   "%add_ln166_2 = add i17, i17 %i_cast" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 962 'add' 'add_ln166_2' <Predicate = (!icmp_ln161)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 963 [1/1] (0.00ns)   --->   "%sext_ln166_2 = sext i17 %add_ln166_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 963 'sext' 'sext_ln166_2' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_48 : Operation 964 [36/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 964 'udiv' 'hi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 965 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln166_2, i32" [Systolic_Array_PCNN_based/conv_sysarr.cpp:168]   --->   Operation 965 'bitselect' 'tmp_24' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_48 : Operation 966 [1/1] (0.78ns)   --->   "%sub314 = add i17, i17 %i_cast" [Systolic_Array_PCNN_based/conv_sysarr.cpp:161]   --->   Operation 966 'add' 'sub314' <Predicate = (!icmp_ln161)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 967 [1/1] (0.78ns)   --->   "%sub316 = add i17, i17 %i_cast" [Systolic_Array_PCNN_based/conv_sysarr.cpp:161]   --->   Operation 967 'add' 'sub316' <Predicate = (!icmp_ln161)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node or_ln192)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub316, i32" [Systolic_Array_PCNN_based/conv_sysarr.cpp:192]   --->   Operation 968 'bitselect' 'tmp_25' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_48 : Operation 969 [1/1] (0.68ns)   --->   "%icmp_ln192 = icmp_ult  i17 %sub316, i17 %zext_ln83" [Systolic_Array_PCNN_based/conv_sysarr.cpp:192]   --->   Operation 969 'icmp' 'icmp_ln192' <Predicate = (!icmp_ln161)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node or_ln192)   --->   "%xor_ln192 = xor i1 %icmp_ln192, i1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:192]   --->   Operation 970 'xor' 'xor_ln192' <Predicate = (!icmp_ln161)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 971 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln192 = or i1 %tmp_25, i1 %xor_ln192" [Systolic_Array_PCNN_based/conv_sysarr.cpp:192]   --->   Operation 971 'or' 'or_ln192' <Predicate = (!icmp_ln161)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 972 [1/1] (0.00ns)   --->   "%br_ln192 = br i1 %or_ln192, void %bb1085, void %.thread1161_ifconv" [Systolic_Array_PCNN_based/conv_sysarr.cpp:192]   --->   Operation 972 'br' 'br_ln192' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_48 : Operation 973 [1/1] (0.00ns)   --->   "%br_ln192 = br i1 %or_ln192, void %bb1083, void %._crit_edge327" [Systolic_Array_PCNN_based/conv_sysarr.cpp:192]   --->   Operation 973 'br' 'br_ln192' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_48 : Operation 974 [1/1] (0.78ns)   --->   "%sub316_1 = add i17 %i_cast, i17" [Systolic_Array_PCNN_based/conv_sysarr.cpp:161]   --->   Operation 974 'add' 'sub316_1' <Predicate = (!icmp_ln161)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 975 [1/1] (0.00ns) (grouped into LUT with out node or_ln192_1)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub316_1, i32" [Systolic_Array_PCNN_based/conv_sysarr.cpp:192]   --->   Operation 975 'bitselect' 'tmp_26' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_48 : Operation 976 [1/1] (0.68ns)   --->   "%icmp_ln192_1 = icmp_ult  i17 %sub316_1, i17 %zext_ln83" [Systolic_Array_PCNN_based/conv_sysarr.cpp:192]   --->   Operation 976 'icmp' 'icmp_ln192_1' <Predicate = (!icmp_ln161)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 977 [1/1] (0.00ns) (grouped into LUT with out node or_ln192_1)   --->   "%xor_ln192_1 = xor i1 %icmp_ln192_1, i1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:192]   --->   Operation 977 'xor' 'xor_ln192_1' <Predicate = (!icmp_ln161)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 978 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln192_1 = or i1 %tmp_26, i1 %xor_ln192_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:192]   --->   Operation 978 'or' 'or_ln192_1' <Predicate = (!icmp_ln161)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 979 [1/1] (0.00ns)   --->   "%br_ln192 = br i1 %or_ln192_1, void %bb1080, void %.thread1150_ifconv" [Systolic_Array_PCNN_based/conv_sysarr.cpp:192]   --->   Operation 979 'br' 'br_ln192' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_48 : Operation 980 [1/1] (0.00ns)   --->   "%br_ln192 = br i1 %or_ln192_1, void %bb1078, void %._crit_edge326" [Systolic_Array_PCNN_based/conv_sysarr.cpp:192]   --->   Operation 980 'br' 'br_ln192' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_48 : Operation 981 [1/1] (0.00ns) (grouped into LUT with out node or_ln192_2)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub314, i32" [Systolic_Array_PCNN_based/conv_sysarr.cpp:192]   --->   Operation 981 'bitselect' 'tmp_27' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_48 : Operation 982 [1/1] (0.68ns)   --->   "%icmp_ln192_2 = icmp_ult  i17 %sub314, i17 %zext_ln83" [Systolic_Array_PCNN_based/conv_sysarr.cpp:192]   --->   Operation 982 'icmp' 'icmp_ln192_2' <Predicate = (!icmp_ln161)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 983 [1/1] (0.00ns) (grouped into LUT with out node or_ln192_2)   --->   "%xor_ln192_2 = xor i1 %icmp_ln192_2, i1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:192]   --->   Operation 983 'xor' 'xor_ln192_2' <Predicate = (!icmp_ln161)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 984 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln192_2 = or i1 %tmp_27, i1 %xor_ln192_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:192]   --->   Operation 984 'or' 'or_ln192_2' <Predicate = (!icmp_ln161)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 985 [1/1] (0.00ns)   --->   "%br_ln192 = br i1 %or_ln192_2, void %bb1075, void %.thread1139_ifconv" [Systolic_Array_PCNN_based/conv_sysarr.cpp:192]   --->   Operation 985 'br' 'br_ln192' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_48 : Operation 986 [1/1] (0.00ns)   --->   "%br_ln192 = br i1 %or_ln192_2, void %bb1073, void %._crit_edge325" [Systolic_Array_PCNN_based/conv_sysarr.cpp:192]   --->   Operation 986 'br' 'br_ln192' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_48 : Operation 987 [1/1] (0.00ns) (grouped into LUT with out node or_ln192_3)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln166_2, i32" [Systolic_Array_PCNN_based/conv_sysarr.cpp:192]   --->   Operation 987 'bitselect' 'tmp_28' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_48 : Operation 988 [1/1] (0.68ns)   --->   "%icmp_ln192_3 = icmp_ult  i17 %add_ln166_2, i17 %zext_ln83" [Systolic_Array_PCNN_based/conv_sysarr.cpp:192]   --->   Operation 988 'icmp' 'icmp_ln192_3' <Predicate = (!icmp_ln161)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node or_ln192_3)   --->   "%xor_ln192_3 = xor i1 %icmp_ln192_3, i1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:192]   --->   Operation 989 'xor' 'xor_ln192_3' <Predicate = (!icmp_ln161)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 990 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln192_3 = or i1 %tmp_28, i1 %xor_ln192_3" [Systolic_Array_PCNN_based/conv_sysarr.cpp:192]   --->   Operation 990 'or' 'or_ln192_3' <Predicate = (!icmp_ln161)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 991 [1/1] (0.00ns)   --->   "%br_ln192 = br i1 %or_ln192_3, void %bb1070, void %bb1069" [Systolic_Array_PCNN_based/conv_sysarr.cpp:192]   --->   Operation 991 'br' 'br_ln192' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_48 : Operation 992 [1/1] (0.00ns)   --->   "%br_ln192 = br i1 %or_ln192_3, void %bb1068, void %bb1069._crit_edge" [Systolic_Array_PCNN_based/conv_sysarr.cpp:192]   --->   Operation 992 'br' 'br_ln192' <Predicate = (!icmp_ln161)> <Delay = 0.00>

State 49 <SV = 38> <Delay = 1.16>
ST_49 : Operation 993 [1/1] (0.78ns)   --->   "%i_1 = add i16 %i, i16" [Systolic_Array_PCNN_based/conv_sysarr.cpp:161]   --->   Operation 993 'add' 'i_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 994 [35/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 994 'udiv' 'hi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 995 [36/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 995 'urem' 'wi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 996 [35/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 996 'udiv' 'hi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 997 [36/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 997 'urem' 'wi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 998 [35/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 998 'udiv' 'hi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 999 [36/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 999 'urem' 'wi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 39> <Delay = 1.16>
ST_50 : Operation 1000 [34/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1000 'udiv' 'hi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1001 [35/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1001 'urem' 'wi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1002 [34/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1002 'udiv' 'hi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1003 [35/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1003 'urem' 'wi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1004 [34/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1004 'udiv' 'hi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1005 [35/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1005 'urem' 'wi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 40> <Delay = 1.16>
ST_51 : Operation 1006 [33/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1006 'udiv' 'hi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1007 [34/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1007 'urem' 'wi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1008 [33/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1008 'udiv' 'hi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1009 [34/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1009 'urem' 'wi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1010 [33/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1010 'udiv' 'hi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1011 [34/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1011 'urem' 'wi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 41> <Delay = 1.16>
ST_52 : Operation 1012 [32/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1012 'udiv' 'hi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1013 [33/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1013 'urem' 'wi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1014 [32/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1014 'udiv' 'hi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1015 [33/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1015 'urem' 'wi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1016 [32/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1016 'udiv' 'hi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1017 [33/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1017 'urem' 'wi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 42> <Delay = 1.16>
ST_53 : Operation 1018 [31/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1018 'udiv' 'hi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1019 [32/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1019 'urem' 'wi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1020 [31/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1020 'udiv' 'hi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1021 [32/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1021 'urem' 'wi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1022 [31/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1022 'udiv' 'hi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1023 [32/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1023 'urem' 'wi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 43> <Delay = 1.16>
ST_54 : Operation 1024 [30/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1024 'udiv' 'hi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1025 [31/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1025 'urem' 'wi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1026 [30/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1026 'udiv' 'hi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1027 [31/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1027 'urem' 'wi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1028 [30/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1028 'udiv' 'hi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1029 [31/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1029 'urem' 'wi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 44> <Delay = 1.16>
ST_55 : Operation 1030 [29/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1030 'udiv' 'hi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1031 [30/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1031 'urem' 'wi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1032 [29/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1032 'udiv' 'hi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1033 [30/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1033 'urem' 'wi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1034 [29/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1034 'udiv' 'hi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1035 [30/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1035 'urem' 'wi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 45> <Delay = 1.16>
ST_56 : Operation 1036 [28/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1036 'udiv' 'hi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1037 [29/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1037 'urem' 'wi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1038 [28/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1038 'udiv' 'hi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1039 [29/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1039 'urem' 'wi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1040 [28/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1040 'udiv' 'hi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1041 [29/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1041 'urem' 'wi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 46> <Delay = 1.16>
ST_57 : Operation 1042 [27/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1042 'udiv' 'hi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1043 [28/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1043 'urem' 'wi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1044 [27/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1044 'udiv' 'hi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1045 [28/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1045 'urem' 'wi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1046 [27/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1046 'udiv' 'hi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1047 [28/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1047 'urem' 'wi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 47> <Delay = 1.16>
ST_58 : Operation 1048 [26/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1048 'udiv' 'hi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1049 [27/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1049 'urem' 'wi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1050 [26/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1050 'udiv' 'hi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1051 [27/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1051 'urem' 'wi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1052 [26/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1052 'udiv' 'hi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1053 [27/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1053 'urem' 'wi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 48> <Delay = 1.16>
ST_59 : Operation 1054 [25/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1054 'udiv' 'hi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1055 [26/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1055 'urem' 'wi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1056 [25/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1056 'udiv' 'hi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1057 [26/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1057 'urem' 'wi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1058 [25/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1058 'udiv' 'hi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1059 [26/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1059 'urem' 'wi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 49> <Delay = 1.16>
ST_60 : Operation 1060 [24/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1060 'udiv' 'hi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1061 [25/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1061 'urem' 'wi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1062 [24/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1062 'udiv' 'hi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1063 [25/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1063 'urem' 'wi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1064 [24/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1064 'udiv' 'hi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1065 [25/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1065 'urem' 'wi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 50> <Delay = 1.16>
ST_61 : Operation 1066 [23/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1066 'udiv' 'hi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1067 [24/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1067 'urem' 'wi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1068 [23/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1068 'udiv' 'hi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1069 [24/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1069 'urem' 'wi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1070 [23/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1070 'udiv' 'hi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1071 [24/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1071 'urem' 'wi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 51> <Delay = 1.16>
ST_62 : Operation 1072 [22/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1072 'udiv' 'hi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1073 [23/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1073 'urem' 'wi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1074 [22/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1074 'udiv' 'hi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1075 [23/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1075 'urem' 'wi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1076 [22/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1076 'udiv' 'hi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1077 [23/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1077 'urem' 'wi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 52> <Delay = 1.16>
ST_63 : Operation 1078 [21/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1078 'udiv' 'hi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1079 [22/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1079 'urem' 'wi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1080 [21/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1080 'udiv' 'hi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1081 [22/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1081 'urem' 'wi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1082 [21/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1082 'udiv' 'hi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1083 [22/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1083 'urem' 'wi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 53> <Delay = 1.16>
ST_64 : Operation 1084 [20/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1084 'udiv' 'hi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1085 [21/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1085 'urem' 'wi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1086 [20/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1086 'udiv' 'hi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1087 [21/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1087 'urem' 'wi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1088 [20/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1088 'udiv' 'hi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1089 [21/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1089 'urem' 'wi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 54> <Delay = 1.16>
ST_65 : Operation 1090 [19/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1090 'udiv' 'hi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1091 [20/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1091 'urem' 'wi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1092 [19/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1092 'udiv' 'hi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1093 [20/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1093 'urem' 'wi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1094 [19/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1094 'udiv' 'hi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1095 [20/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1095 'urem' 'wi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 55> <Delay = 1.16>
ST_66 : Operation 1096 [18/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1096 'udiv' 'hi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1097 [19/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1097 'urem' 'wi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1098 [18/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1098 'udiv' 'hi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1099 [19/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1099 'urem' 'wi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1100 [18/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1100 'udiv' 'hi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1101 [19/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1101 'urem' 'wi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 56> <Delay = 1.16>
ST_67 : Operation 1102 [17/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1102 'udiv' 'hi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1103 [18/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1103 'urem' 'wi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1104 [17/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1104 'udiv' 'hi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1105 [18/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1105 'urem' 'wi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1106 [17/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1106 'udiv' 'hi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1107 [18/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1107 'urem' 'wi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 57> <Delay = 1.16>
ST_68 : Operation 1108 [16/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1108 'udiv' 'hi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1109 [17/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1109 'urem' 'wi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1110 [16/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1110 'udiv' 'hi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1111 [17/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1111 'urem' 'wi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1112 [16/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1112 'udiv' 'hi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1113 [17/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1113 'urem' 'wi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 58> <Delay = 1.16>
ST_69 : Operation 1114 [15/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1114 'udiv' 'hi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1115 [16/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1115 'urem' 'wi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1116 [15/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1116 'udiv' 'hi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1117 [16/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1117 'urem' 'wi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1118 [15/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1118 'udiv' 'hi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1119 [16/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1119 'urem' 'wi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 59> <Delay = 1.16>
ST_70 : Operation 1120 [14/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1120 'udiv' 'hi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1121 [15/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1121 'urem' 'wi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1122 [14/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1122 'udiv' 'hi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1123 [15/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1123 'urem' 'wi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1124 [14/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1124 'udiv' 'hi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1125 [15/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1125 'urem' 'wi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 60> <Delay = 1.16>
ST_71 : Operation 1126 [13/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1126 'udiv' 'hi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1127 [14/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1127 'urem' 'wi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1128 [13/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1128 'udiv' 'hi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1129 [14/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1129 'urem' 'wi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1130 [13/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1130 'udiv' 'hi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1131 [14/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1131 'urem' 'wi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 61> <Delay = 1.16>
ST_72 : Operation 1132 [12/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1132 'udiv' 'hi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1133 [13/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1133 'urem' 'wi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1134 [12/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1134 'udiv' 'hi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1135 [13/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1135 'urem' 'wi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1136 [12/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1136 'udiv' 'hi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1137 [13/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1137 'urem' 'wi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 62> <Delay = 1.16>
ST_73 : Operation 1138 [11/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1138 'udiv' 'hi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1139 [12/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1139 'urem' 'wi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1140 [11/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1140 'udiv' 'hi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1141 [12/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1141 'urem' 'wi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1142 [11/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1142 'udiv' 'hi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1143 [12/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1143 'urem' 'wi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 63> <Delay = 1.16>
ST_74 : Operation 1144 [10/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1144 'udiv' 'hi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1145 [11/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1145 'urem' 'wi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1146 [10/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1146 'udiv' 'hi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1147 [11/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1147 'urem' 'wi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1148 [10/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1148 'udiv' 'hi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1149 [11/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1149 'urem' 'wi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 64> <Delay = 1.16>
ST_75 : Operation 1150 [9/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1150 'udiv' 'hi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1151 [10/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1151 'urem' 'wi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1152 [9/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1152 'udiv' 'hi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1153 [10/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1153 'urem' 'wi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1154 [9/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1154 'udiv' 'hi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1155 [10/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1155 'urem' 'wi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 65> <Delay = 1.16>
ST_76 : Operation 1156 [8/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1156 'udiv' 'hi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1157 [9/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1157 'urem' 'wi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1158 [8/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1158 'udiv' 'hi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1159 [9/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1159 'urem' 'wi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1160 [8/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1160 'udiv' 'hi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1161 [9/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1161 'urem' 'wi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 66> <Delay = 1.16>
ST_77 : Operation 1162 [7/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1162 'udiv' 'hi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1163 [8/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1163 'urem' 'wi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1164 [7/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1164 'udiv' 'hi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1165 [8/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1165 'urem' 'wi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1166 [7/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1166 'udiv' 'hi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1167 [8/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1167 'urem' 'wi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 67> <Delay = 1.16>
ST_78 : Operation 1168 [6/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1168 'udiv' 'hi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1169 [7/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1169 'urem' 'wi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1170 [6/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1170 'udiv' 'hi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1171 [7/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1171 'urem' 'wi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1172 [6/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1172 'udiv' 'hi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1173 [7/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1173 'urem' 'wi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 68> <Delay = 1.16>
ST_79 : Operation 1174 [5/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1174 'udiv' 'hi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1175 [6/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1175 'urem' 'wi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1176 [5/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1176 'udiv' 'hi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1177 [6/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1177 'urem' 'wi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1178 [5/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1178 'udiv' 'hi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1179 [6/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1179 'urem' 'wi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 69> <Delay = 1.16>
ST_80 : Operation 1180 [4/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1180 'udiv' 'hi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1181 [5/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1181 'urem' 'wi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1182 [4/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1182 'udiv' 'hi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1183 [5/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1183 'urem' 'wi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1184 [4/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1184 'udiv' 'hi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1185 [5/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1185 'urem' 'wi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 70> <Delay = 1.16>
ST_81 : Operation 1186 [3/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1186 'udiv' 'hi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1187 [4/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1187 'urem' 'wi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1188 [3/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1188 'udiv' 'hi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1189 [4/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1189 'urem' 'wi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1190 [3/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1190 'udiv' 'hi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1191 [4/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1191 'urem' 'wi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 71> <Delay = 1.16>
ST_82 : Operation 1192 [1/1] (0.00ns)   --->   "%arrayidx2562_promoted748_load = load i8 %arrayidx2562_promoted748" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1192 'load' 'arrayidx2562_promoted748_load' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_82 : Operation 1193 [2/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1193 'udiv' 'hi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1194 [3/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1194 'urem' 'wi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1195 [1/1] (0.67ns)   --->   "%icmp_ln168 = icmp_ne  i16 %i, i16" [Systolic_Array_PCNN_based/conv_sysarr.cpp:168]   --->   Operation 1195 'icmp' 'icmp_ln168' <Predicate = (!icmp_ln161)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1196 [2/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1196 'udiv' 'hi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1197 [3/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1197 'urem' 'wi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1198 [2/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1198 'udiv' 'hi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1199 [3/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1199 'urem' 'wi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1200 [1/1] (0.00ns)   --->   "%sext_ln191 = sext i8 %arrayidx2562_promoted748_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1200 'sext' 'sext_ln191' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_82 : Operation 1201 [3/3] (0.99ns) (grouped into DSP with root node add_ln191)   --->   "%mul_ln191 = mul i16 %p_cast44, i16 %sext_ln191" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1201 'mul' 'mul_ln191' <Predicate = (!icmp_ln161)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 83 <SV = 72> <Delay = 3.85>
ST_83 : Operation 1202 [1/1] (0.00ns)   --->   "%arrayidx2562_1_promoted797_load = load i8 %arrayidx2562_1_promoted797" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1202 'load' 'arrayidx2562_1_promoted797_load' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1203 [1/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1203 'udiv' 'hi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1204 [1/1] (0.00ns)   --->   "%trunc_ln166 = trunc i9 %hi_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1204 'trunc' 'trunc_ln166' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_83 : Operation 1205 [2/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1205 'urem' 'wi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1206 [3/3] (0.99ns) (grouped into DSP with root node add_ln168)   --->   "%mul_ln168 = mul i9 %WH_cast, i9 %trunc_ln166" [Systolic_Array_PCNN_based/conv_sysarr.cpp:168]   --->   Operation 1206 'mul' 'mul_ln168' <Predicate = (!icmp_ln161 & icmp_ln168)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1207 [1/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1207 'udiv' 'hi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1208 [1/1] (0.00ns)   --->   "%trunc_ln166_1 = trunc i9 %hi_3" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1208 'trunc' 'trunc_ln166_1' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_83 : Operation 1209 [2/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1209 'urem' 'wi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1210 [3/3] (0.99ns) (grouped into DSP with root node add_ln168_1)   --->   "%mul_ln168_1 = mul i9 %WH_cast, i9 %trunc_ln166_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:168]   --->   Operation 1210 'mul' 'mul_ln168_1' <Predicate = (!icmp_ln161 & !tmp_23)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1211 [1/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1211 'udiv' 'hi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1212 [1/1] (0.00ns)   --->   "%trunc_ln166_2 = trunc i9 %hi_4" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1212 'trunc' 'trunc_ln166_2' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_83 : Operation 1213 [2/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1213 'urem' 'wi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1214 [3/3] (0.99ns) (grouped into DSP with root node add_ln168_2)   --->   "%mul_ln168_2 = mul i9 %WH_cast, i9 %trunc_ln166_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:168]   --->   Operation 1214 'mul' 'mul_ln168_2' <Predicate = (!icmp_ln161 & !tmp_24)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1215 [2/3] (0.99ns) (grouped into DSP with root node add_ln191)   --->   "%mul_ln191 = mul i16 %p_cast44, i16 %sext_ln191" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1215 'mul' 'mul_ln191' <Predicate = (!icmp_ln161)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1216 [1/1] (0.00ns)   --->   "%arrayidx2562_1392_promoted762_load = load i8 %arrayidx2562_1392_promoted762" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1216 'load' 'arrayidx2562_1392_promoted762_load' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_83 : Operation 1217 [1/1] (0.00ns)   --->   "%sext_ln191_2 = sext i8 %arrayidx2562_1392_promoted762_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1217 'sext' 'sext_ln191_2' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_83 : Operation 1218 [3/3] (0.99ns) (grouped into DSP with root node add_ln191_1)   --->   "%mul_ln191_1 = mul i16 %sext_ln191_2, i16 %p_cast52" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1218 'mul' 'mul_ln191_1' <Predicate = (!icmp_ln161)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1219 [1/1] (1.69ns) (grouped into DSP with root node add_ln186_1)   --->   "%add_ln186 = add i9 %trunc_ln166_2, i9 %mul_ln83" [Systolic_Array_PCNN_based/conv_sysarr.cpp:186]   --->   Operation 1219 'add' 'add_ln186' <Predicate = (!icmp_ln161 & !tmp_24)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1220 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_1)   --->   "%mul_ln186 = mul i9 %add_ln186, i9 %WH_cast" [Systolic_Array_PCNN_based/conv_sysarr.cpp:186]   --->   Operation 1220 'mul' 'mul_ln186' <Predicate = (!icmp_ln161 & !tmp_24)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1221 [1/1] (0.00ns)   --->   "%sext_ln191_8 = sext i8 %arrayidx2562_1_promoted797_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1221 'sext' 'sext_ln191_8' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_83 : Operation 1222 [3/3] (0.99ns) (grouped into DSP with root node add_ln191_4)   --->   "%mul_ln191_4 = mul i16 %p_cast60, i16 %sext_ln191_8" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1222 'mul' 'mul_ln191_4' <Predicate = (!icmp_ln161)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1223 [1/1] (1.69ns) (grouped into DSP with root node add_ln186_3)   --->   "%add_ln186_2 = add i9 %trunc_ln166_1, i9 %mul_ln83" [Systolic_Array_PCNN_based/conv_sysarr.cpp:186]   --->   Operation 1223 'add' 'add_ln186_2' <Predicate = (!icmp_ln161 & !tmp_23)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1224 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_3)   --->   "%mul_ln186_1 = mul i9 %add_ln186_2, i9 %WH_cast" [Systolic_Array_PCNN_based/conv_sysarr.cpp:186]   --->   Operation 1224 'mul' 'mul_ln186_1' <Predicate = (!icmp_ln161 & !tmp_23)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1225 [1/1] (1.69ns) (grouped into DSP with root node add_ln186_5)   --->   "%add_ln186_4 = add i9 %trunc_ln166, i9 %mul_ln83" [Systolic_Array_PCNN_based/conv_sysarr.cpp:186]   --->   Operation 1225 'add' 'add_ln186_4' <Predicate = (!icmp_ln161 & icmp_ln168)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1226 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_5)   --->   "%mul_ln186_2 = mul i9 %add_ln186_4, i9 %WH_cast" [Systolic_Array_PCNN_based/conv_sysarr.cpp:186]   --->   Operation 1226 'mul' 'mul_ln186_2' <Predicate = (!icmp_ln161 & icmp_ln168)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1227 [1/1] (0.00ns)   --->   "%store_ln191 = store i8 %arrayidx2562_1_promoted797_load, i8 %arrayidx2562_promoted748, i8 %arrayidx2562_promoted748_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1227 'store' 'store_ln191' <Predicate = (!icmp_ln161)> <Delay = 0.00>

State 84 <SV = 73> <Delay = 1.16>
ST_84 : Operation 1228 [1/1] (0.00ns)   --->   "%arrayidx2562_1_1_promoted811_load = load i8 %arrayidx2562_1_1_promoted811" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1228 'load' 'arrayidx2562_1_1_promoted811_load' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1229 [1/1] (0.00ns)   --->   "%arrayidx2924_promoted755_load = load i32 %arrayidx2924_promoted755" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1229 'load' 'arrayidx2924_promoted755_load' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_84 : Operation 1230 [1/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln166, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1230 'urem' 'wi_2' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1231 [2/3] (0.99ns) (grouped into DSP with root node add_ln168)   --->   "%mul_ln168 = mul i9 %WH_cast, i9 %trunc_ln166" [Systolic_Array_PCNN_based/conv_sysarr.cpp:168]   --->   Operation 1231 'mul' 'mul_ln168' <Predicate = (!icmp_ln161 & icmp_ln168)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1232 [1/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1232 'urem' 'wi_3' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1233 [2/3] (0.99ns) (grouped into DSP with root node add_ln168_1)   --->   "%mul_ln168_1 = mul i9 %WH_cast, i9 %trunc_ln166_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:168]   --->   Operation 1233 'mul' 'mul_ln168_1' <Predicate = (!icmp_ln161 & !tmp_23)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1234 [1/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1234 'urem' 'wi_4' <Predicate = (!icmp_ln161)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1235 [2/3] (0.99ns) (grouped into DSP with root node add_ln168_2)   --->   "%mul_ln168_2 = mul i9 %WH_cast, i9 %trunc_ln166_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:168]   --->   Operation 1235 'mul' 'mul_ln168_2' <Predicate = (!icmp_ln161 & !tmp_24)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1236 [1/3] (0.00ns) (grouped into DSP with root node add_ln191)   --->   "%mul_ln191 = mul i16 %p_cast44, i16 %sext_ln191" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1236 'mul' 'mul_ln191' <Predicate = (!icmp_ln161)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1237 [1/1] (0.00ns) (grouped into DSP with root node add_ln191)   --->   "%sext_ln191_1 = sext i16 %mul_ln191" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1237 'sext' 'sext_ln191_1' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_84 : Operation 1238 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln191 = add i32 %arrayidx2924_promoted755_load, i32 %sext_ln191_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1238 'add' 'add_ln191' <Predicate = (!icmp_ln161)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1239 [1/1] (0.00ns)   --->   "%arrayidx2562_2419_promoted776_load = load i8 %arrayidx2562_2419_promoted776" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1239 'load' 'arrayidx2562_2419_promoted776_load' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_84 : Operation 1240 [1/1] (0.00ns)   --->   "%sext_ln191_3 = sext i8 %arrayidx2562_2419_promoted776_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1240 'sext' 'sext_ln191_3' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_84 : Operation 1241 [2/3] (0.99ns) (grouped into DSP with root node add_ln191_1)   --->   "%mul_ln191_1 = mul i16 %sext_ln191_2, i16 %p_cast52" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1241 'mul' 'mul_ln191_1' <Predicate = (!icmp_ln161)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1242 [3/3] (0.99ns) (grouped into DSP with root node add_ln191_2)   --->   "%mul_ln191_2 = mul i16 %sext_ln191_3, i16 %p_cast54" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1242 'mul' 'mul_ln191_2' <Predicate = (!icmp_ln161)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1243 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_1)   --->   "%mul_ln186 = mul i9 %add_ln186, i9 %WH_cast" [Systolic_Array_PCNN_based/conv_sysarr.cpp:186]   --->   Operation 1243 'mul' 'mul_ln186' <Predicate = (!icmp_ln161 & !tmp_24)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1244 [2/3] (0.99ns) (grouped into DSP with root node add_ln191_4)   --->   "%mul_ln191_4 = mul i16 %p_cast60, i16 %sext_ln191_8" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1244 'mul' 'mul_ln191_4' <Predicate = (!icmp_ln161)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1245 [1/1] (0.00ns)   --->   "%sext_ln191_10 = sext i8 %arrayidx2562_1_1_promoted811_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1245 'sext' 'sext_ln191_10' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_84 : Operation 1246 [3/3] (0.99ns) (grouped into DSP with root node add_ln191_5)   --->   "%mul_ln191_5 = mul i16 %sext_ln191_10, i16 %p_cast64" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1246 'mul' 'mul_ln191_5' <Predicate = (!icmp_ln161)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1247 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_3)   --->   "%mul_ln186_1 = mul i9 %add_ln186_2, i9 %WH_cast" [Systolic_Array_PCNN_based/conv_sysarr.cpp:186]   --->   Operation 1247 'mul' 'mul_ln186_1' <Predicate = (!icmp_ln161 & !tmp_23)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1248 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_5)   --->   "%mul_ln186_2 = mul i9 %add_ln186_4, i9 %WH_cast" [Systolic_Array_PCNN_based/conv_sysarr.cpp:186]   --->   Operation 1248 'mul' 'mul_ln186_2' <Predicate = (!icmp_ln161 & icmp_ln168)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1249 [1/1] (0.00ns)   --->   "%store_ln191 = store i8 %arrayidx2562_1_1_promoted811_load, i8 %arrayidx2562_1392_promoted762, i8 %arrayidx2562_1392_promoted762_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1249 'store' 'store_ln191' <Predicate = (!icmp_ln161)> <Delay = 0.00>

State 85 <SV = 74> <Delay = 2.58>
ST_85 : Operation 1250 [1/1] (0.00ns)   --->   "%arrayidx2562_1_2_promoted825_load = load i8 %arrayidx2562_1_2_promoted825" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1250 'load' 'arrayidx2562_1_2_promoted825_load' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1251 [1/1] (0.00ns)   --->   "%arrayidx2562_2_promoted846_load = load i8 %arrayidx2562_2_promoted846" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1251 'load' 'arrayidx2562_2_promoted846_load' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1252 [1/1] (0.00ns)   --->   "%empty_55 = trunc i16 %i" [Systolic_Array_PCNN_based/conv_sysarr.cpp:161]   --->   Operation 1252 'trunc' 'empty_55' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_85 : Operation 1253 [1/1] (0.00ns)   --->   "%trunc_ln167 = trunc i8 %wi_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1253 'trunc' 'trunc_ln167' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_85 : Operation 1254 [1/1] (0.00ns)   --->   "%zext_ln167 = zext i8 %trunc_ln167" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1254 'zext' 'zext_ln167' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_85 : Operation 1255 [1/3] (0.00ns) (grouped into DSP with root node add_ln168)   --->   "%mul_ln168 = mul i9 %WH_cast, i9 %trunc_ln166" [Systolic_Array_PCNN_based/conv_sysarr.cpp:168]   --->   Operation 1255 'mul' 'mul_ln168' <Predicate = (!icmp_ln161 & icmp_ln168)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1256 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln168 = add i9 %zext_ln167, i9 %mul_ln168" [Systolic_Array_PCNN_based/conv_sysarr.cpp:168]   --->   Operation 1256 'add' 'add_ln168' <Predicate = (!icmp_ln161 & icmp_ln168)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1257 [1/1] (0.00ns)   --->   "%trunc_ln167_1 = trunc i8 %wi_3" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1257 'trunc' 'trunc_ln167_1' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_85 : Operation 1258 [1/1] (0.00ns)   --->   "%zext_ln167_1 = zext i8 %trunc_ln167_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1258 'zext' 'zext_ln167_1' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_85 : Operation 1259 [1/3] (0.00ns) (grouped into DSP with root node add_ln168_1)   --->   "%mul_ln168_1 = mul i9 %WH_cast, i9 %trunc_ln166_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:168]   --->   Operation 1259 'mul' 'mul_ln168_1' <Predicate = (!icmp_ln161 & !tmp_23)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1260 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln168_1 = add i9 %zext_ln167_1, i9 %mul_ln168_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:168]   --->   Operation 1260 'add' 'add_ln168_1' <Predicate = (!icmp_ln161 & !tmp_23)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1261 [1/1] (0.00ns)   --->   "%trunc_ln167_2 = trunc i8 %wi_4" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1261 'trunc' 'trunc_ln167_2' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_85 : Operation 1262 [1/1] (0.00ns)   --->   "%zext_ln167_2 = zext i8 %trunc_ln167_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:167]   --->   Operation 1262 'zext' 'zext_ln167_2' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_85 : Operation 1263 [1/3] (0.00ns) (grouped into DSP with root node add_ln168_2)   --->   "%mul_ln168_2 = mul i9 %WH_cast, i9 %trunc_ln166_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:168]   --->   Operation 1263 'mul' 'mul_ln168_2' <Predicate = (!icmp_ln161 & !tmp_24)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1264 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln168_2 = add i9 %zext_ln167_2, i9 %mul_ln168_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:168]   --->   Operation 1264 'add' 'add_ln168_2' <Predicate = (!icmp_ln161 & !tmp_24)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1265 [1/1] (0.71ns)   --->   "%add_ln191_16 = add i9, i9 %empty_55" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1265 'add' 'add_ln191_16' <Predicate = (!icmp_ln161)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1266 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln191 = add i32 %arrayidx2924_promoted755_load, i32 %sext_ln191_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1266 'add' 'add_ln191' <Predicate = (!icmp_ln161)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1267 [1/1] (0.71ns)   --->   "%add_ln197 = add i9 %add_ln191_16, i9 %mul_ln83_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:197]   --->   Operation 1267 'add' 'add_ln197' <Predicate = (!icmp_ln161 & !or_ln192)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1268 [1/1] (0.00ns)   --->   "%zext_ln197 = zext i9 %add_ln197" [Systolic_Array_PCNN_based/conv_sysarr.cpp:197]   --->   Operation 1268 'zext' 'zext_ln197' <Predicate = (!icmp_ln161 & !or_ln192)> <Delay = 0.00>
ST_85 : Operation 1269 [1/1] (0.00ns)   --->   "%output_l1_3_addr_1 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln197" [Systolic_Array_PCNN_based/conv_sysarr.cpp:197]   --->   Operation 1269 'getelementptr' 'output_l1_3_addr_1' <Predicate = (!icmp_ln161 & !or_ln192)> <Delay = 0.00>
ST_85 : Operation 1270 [1/1] (1.15ns)   --->   "%store_ln197 = store i32 %add_ln191, i9 %output_l1_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:197]   --->   Operation 1270 'store' 'store_ln197' <Predicate = (!icmp_ln161 & !or_ln192)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_85 : Operation 1271 [1/1] (0.00ns)   --->   "%br_ln198 = br void %.thread1161_ifconv" [Systolic_Array_PCNN_based/conv_sysarr.cpp:198]   --->   Operation 1271 'br' 'br_ln198' <Predicate = (!icmp_ln161 & !or_ln192)> <Delay = 0.00>
ST_85 : Operation 1272 [1/1] (0.00ns)   --->   "%arrayidx2924_1396_promoted769_load = load i32 %arrayidx2924_1396_promoted769" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1272 'load' 'arrayidx2924_1396_promoted769_load' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_85 : Operation 1273 [1/1] (0.00ns)   --->   "%arrayidx2562_3446_promoted790_load = load i8 %arrayidx2562_3446_promoted790" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1273 'load' 'arrayidx2562_3446_promoted790_load' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_85 : Operation 1274 [1/3] (0.00ns) (grouped into DSP with root node add_ln191_1)   --->   "%mul_ln191_1 = mul i16 %sext_ln191_2, i16 %p_cast52" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1274 'mul' 'mul_ln191_1' <Predicate = (!icmp_ln161)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1275 [1/1] (0.00ns) (grouped into DSP with root node add_ln191_1)   --->   "%sext_ln191_4 = sext i16 %mul_ln191_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1275 'sext' 'sext_ln191_4' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_85 : Operation 1276 [2/3] (0.99ns) (grouped into DSP with root node add_ln191_2)   --->   "%mul_ln191_2 = mul i16 %sext_ln191_3, i16 %p_cast54" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1276 'mul' 'mul_ln191_2' <Predicate = (!icmp_ln161)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1277 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln191_1 = add i32 %sext_ln191_4, i32 %arrayidx2924_1396_promoted769_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1277 'add' 'add_ln191_1' <Predicate = (!icmp_ln161)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1278 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_1)   --->   "%mul_ln186 = mul i9 %add_ln186, i9 %WH_cast" [Systolic_Array_PCNN_based/conv_sysarr.cpp:186]   --->   Operation 1278 'mul' 'mul_ln186' <Predicate = (!icmp_ln161 & !tmp_24)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1279 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_1 = add i9 %mul_ln186, i9 %zext_ln167_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:186]   --->   Operation 1279 'add' 'add_ln186_1' <Predicate = (!icmp_ln161 & !tmp_24)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1280 [1/1] (0.00ns)   --->   "%sext_ln191_6 = sext i8 %arrayidx2562_3446_promoted790_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1280 'sext' 'sext_ln191_6' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_85 : Operation 1281 [3/3] (0.99ns) (grouped into DSP with root node add_ln191_3)   --->   "%mul_ln191_3 = mul i16 %sext_ln191_6, i16 %p_cast58" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1281 'mul' 'mul_ln191_3' <Predicate = (!icmp_ln161)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1282 [1/1] (0.00ns)   --->   "%arrayidx2924_1_promoted804_load = load i32 %arrayidx2924_1_promoted804" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1282 'load' 'arrayidx2924_1_promoted804_load' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_85 : Operation 1283 [1/3] (0.00ns) (grouped into DSP with root node add_ln191_4)   --->   "%mul_ln191_4 = mul i16 %p_cast60, i16 %sext_ln191_8" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1283 'mul' 'mul_ln191_4' <Predicate = (!icmp_ln161)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1284 [1/1] (0.00ns) (grouped into DSP with root node add_ln191_4)   --->   "%sext_ln191_9 = sext i16 %mul_ln191_4" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1284 'sext' 'sext_ln191_9' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_85 : Operation 1285 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln191_4 = add i32 %arrayidx2924_1_promoted804_load, i32 %sext_ln191_9" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1285 'add' 'add_ln191_4' <Predicate = (!icmp_ln161)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1286 [1/1] (0.00ns)   --->   "%sext_ln191_11 = sext i8 %arrayidx2562_1_2_promoted825_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1286 'sext' 'sext_ln191_11' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_85 : Operation 1287 [2/3] (0.99ns) (grouped into DSP with root node add_ln191_5)   --->   "%mul_ln191_5 = mul i16 %sext_ln191_10, i16 %p_cast64" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1287 'mul' 'mul_ln191_5' <Predicate = (!icmp_ln161)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1288 [3/3] (0.99ns) (grouped into DSP with root node add_ln191_6)   --->   "%mul_ln191_6 = mul i16 %sext_ln191_11, i16 %p_cast66" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1288 'mul' 'mul_ln191_6' <Predicate = (!icmp_ln161)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1289 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_3)   --->   "%mul_ln186_1 = mul i9 %add_ln186_2, i9 %WH_cast" [Systolic_Array_PCNN_based/conv_sysarr.cpp:186]   --->   Operation 1289 'mul' 'mul_ln186_1' <Predicate = (!icmp_ln161 & !tmp_23)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1290 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_3 = add i9 %mul_ln186_1, i9 %zext_ln167_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:186]   --->   Operation 1290 'add' 'add_ln186_3' <Predicate = (!icmp_ln161 & !tmp_23)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1291 [1/1] (0.00ns)   --->   "%sext_ln191_16 = sext i8 %arrayidx2562_2_promoted846_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1291 'sext' 'sext_ln191_16' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_85 : Operation 1292 [3/3] (0.99ns) (grouped into DSP with root node add_ln191_8)   --->   "%mul_ln191_8 = mul i16 %sext_ln191_16, i16 %p_cast71" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1292 'mul' 'mul_ln191_8' <Predicate = (!icmp_ln161)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1293 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_5)   --->   "%mul_ln186_2 = mul i9 %add_ln186_4, i9 %WH_cast" [Systolic_Array_PCNN_based/conv_sysarr.cpp:186]   --->   Operation 1293 'mul' 'mul_ln186_2' <Predicate = (!icmp_ln161 & icmp_ln168)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1294 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_5 = add i9 %mul_ln186_2, i9 %zext_ln167" [Systolic_Array_PCNN_based/conv_sysarr.cpp:186]   --->   Operation 1294 'add' 'add_ln186_5' <Predicate = (!icmp_ln161 & icmp_ln168)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1295 [1/1] (0.00ns)   --->   "%store_ln191 = store i8 %arrayidx2562_2_promoted846_load, i8 %arrayidx2562_1_promoted797, i8 %arrayidx2562_1_promoted797_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1295 'store' 'store_ln191' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_85 : Operation 1296 [1/1] (0.00ns)   --->   "%store_ln191 = store i8 %arrayidx2562_1_2_promoted825_load, i8 %arrayidx2562_2419_promoted776, i8 %arrayidx2562_2419_promoted776_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1296 'store' 'store_ln191' <Predicate = (!icmp_ln161)> <Delay = 0.00>

State 86 <SV = 75> <Delay = 2.58>
ST_86 : Operation 1297 [1/1] (0.00ns)   --->   "%arrayidx2562_1_3_promoted839_load = load i8 %arrayidx2562_1_3_promoted839" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1297 'load' 'arrayidx2562_1_3_promoted839_load' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1298 [1/1] (0.00ns)   --->   "%arrayidx2562_2_1_promoted860_load = load i8 %arrayidx2562_2_1_promoted860" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1298 'load' 'arrayidx2562_2_1_promoted860_load' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1299 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln168 = add i9 %zext_ln167, i9 %mul_ln168" [Systolic_Array_PCNN_based/conv_sysarr.cpp:168]   --->   Operation 1299 'add' 'add_ln168' <Predicate = (!icmp_ln161 & icmp_ln168)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1300 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln168_1 = add i9 %zext_ln167_1, i9 %mul_ln168_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:168]   --->   Operation 1300 'add' 'add_ln168_1' <Predicate = (!icmp_ln161 & !tmp_23)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1301 [1/1] (0.00ns)   --->   "%zext_ln168_2 = zext i9 %add_ln168_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:168]   --->   Operation 1301 'zext' 'zext_ln168_2' <Predicate = (!icmp_ln161 & !tmp_23)> <Delay = 0.00>
ST_86 : Operation 1302 [1/1] (0.00ns)   --->   "%data_l1_2_0_addr_1 = getelementptr i8 %data_l1_2_0, i64, i64 %zext_ln168_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:168]   --->   Operation 1302 'getelementptr' 'data_l1_2_0_addr_1' <Predicate = (!icmp_ln161 & !tmp_23)> <Delay = 0.00>
ST_86 : Operation 1303 [2/2] (1.15ns)   --->   "%data_l1_2_0_load = load i9 %data_l1_2_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:168]   --->   Operation 1303 'load' 'data_l1_2_0_load' <Predicate = (!icmp_ln161 & !tmp_23)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_86 : Operation 1304 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln168_2 = add i9 %zext_ln167_2, i9 %mul_ln168_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:168]   --->   Operation 1304 'add' 'add_ln168_2' <Predicate = (!icmp_ln161 & !tmp_24)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1305 [1/1] (0.00ns)   --->   "%zext_ln168_3 = zext i9 %add_ln168_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:168]   --->   Operation 1305 'zext' 'zext_ln168_3' <Predicate = (!icmp_ln161 & !tmp_24)> <Delay = 0.00>
ST_86 : Operation 1306 [1/1] (0.00ns)   --->   "%data_l1_3_0_addr_1 = getelementptr i8 %data_l1_3_0, i64, i64 %zext_ln168_3" [Systolic_Array_PCNN_based/conv_sysarr.cpp:168]   --->   Operation 1306 'getelementptr' 'data_l1_3_0_addr_1' <Predicate = (!icmp_ln161 & !tmp_24)> <Delay = 0.00>
ST_86 : Operation 1307 [2/2] (1.15ns)   --->   "%data_l1_3_0_load = load i9 %data_l1_3_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:168]   --->   Operation 1307 'load' 'data_l1_3_0_load' <Predicate = (!icmp_ln161 & !tmp_24)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_86 : Operation 1308 [1/1] (0.00ns)   --->   "%arrayidx2924_2423_promoted783_load = load i32 %arrayidx2924_2423_promoted783" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1308 'load' 'arrayidx2924_2423_promoted783_load' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_86 : Operation 1309 [1/3] (0.00ns) (grouped into DSP with root node add_ln191_2)   --->   "%mul_ln191_2 = mul i16 %sext_ln191_3, i16 %p_cast54" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1309 'mul' 'mul_ln191_2' <Predicate = (!icmp_ln161)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1310 [1/1] (0.00ns) (grouped into DSP with root node add_ln191_2)   --->   "%sext_ln191_5 = sext i16 %mul_ln191_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1310 'sext' 'sext_ln191_5' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_86 : Operation 1311 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln191_1 = add i32 %sext_ln191_4, i32 %arrayidx2924_1396_promoted769_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1311 'add' 'add_ln191_1' <Predicate = (!icmp_ln161)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1312 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln191_2 = add i32 %sext_ln191_5, i32 %arrayidx2924_2423_promoted783_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1312 'add' 'add_ln191_2' <Predicate = (!icmp_ln161)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1313 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_1 = add i9 %mul_ln186, i9 %zext_ln167_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:186]   --->   Operation 1313 'add' 'add_ln186_1' <Predicate = (!icmp_ln161 & !tmp_24)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1314 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i9 %add_ln186_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:186]   --->   Operation 1314 'zext' 'zext_ln186' <Predicate = (!icmp_ln161 & !tmp_24)> <Delay = 0.00>
ST_86 : Operation 1315 [1/1] (0.00ns)   --->   "%output_l1_3_addr_2 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln186" [Systolic_Array_PCNN_based/conv_sysarr.cpp:186]   --->   Operation 1315 'getelementptr' 'output_l1_3_addr_2' <Predicate = (!icmp_ln161 & !tmp_24)> <Delay = 0.00>
ST_86 : Operation 1316 [2/2] (1.15ns)   --->   "%output_l1_3_load = load i9 %output_l1_3_addr_2, void %store_ln197" [Systolic_Array_PCNN_based/conv_sysarr.cpp:186]   --->   Operation 1316 'load' 'output_l1_3_load' <Predicate = (!icmp_ln161 & !tmp_24)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_86 : Operation 1317 [2/3] (0.99ns) (grouped into DSP with root node add_ln191_3)   --->   "%mul_ln191_3 = mul i16 %sext_ln191_6, i16 %p_cast58" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1317 'mul' 'mul_ln191_3' <Predicate = (!icmp_ln161)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1318 [1/1] (0.71ns)   --->   "%add_ln197_1 = add i9 %add_ln191_16, i9 %mul_ln83_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:197]   --->   Operation 1318 'add' 'add_ln197_1' <Predicate = (!icmp_ln161 & !or_ln192)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1319 [1/1] (0.00ns)   --->   "%zext_ln197_1 = zext i9 %add_ln197_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:197]   --->   Operation 1319 'zext' 'zext_ln197_1' <Predicate = (!icmp_ln161 & !or_ln192)> <Delay = 0.00>
ST_86 : Operation 1320 [1/1] (0.00ns)   --->   "%output_l1_3_addr_3 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln197_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:197]   --->   Operation 1320 'getelementptr' 'output_l1_3_addr_3' <Predicate = (!icmp_ln161 & !or_ln192)> <Delay = 0.00>
ST_86 : Operation 1321 [1/1] (1.15ns)   --->   "%store_ln197 = store i32 %add_ln191, i9 %output_l1_3_addr_3, void %store_ln197, i32 %output_l1_3_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:197]   --->   Operation 1321 'store' 'store_ln197' <Predicate = (!icmp_ln161 & !or_ln192)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_86 : Operation 1322 [1/1] (0.00ns)   --->   "%br_ln198 = br void %._crit_edge327" [Systolic_Array_PCNN_based/conv_sysarr.cpp:198]   --->   Operation 1322 'br' 'br_ln198' <Predicate = (!icmp_ln161 & !or_ln192)> <Delay = 0.00>
ST_86 : Operation 1323 [1/1] (0.71ns)   --->   "%add_ln191_17 = add i9 %empty_55, i9" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1323 'add' 'add_ln191_17' <Predicate = (!icmp_ln161)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1324 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln191_4 = add i32 %arrayidx2924_1_promoted804_load, i32 %sext_ln191_9" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1324 'add' 'add_ln191_4' <Predicate = (!icmp_ln161)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1325 [1/1] (0.71ns)   --->   "%add_ln197_2 = add i9 %add_ln191_17, i9 %mul_ln83_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:197]   --->   Operation 1325 'add' 'add_ln197_2' <Predicate = (!icmp_ln161 & !or_ln192_1)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1326 [1/1] (0.00ns)   --->   "%zext_ln197_2 = zext i9 %add_ln197_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:197]   --->   Operation 1326 'zext' 'zext_ln197_2' <Predicate = (!icmp_ln161 & !or_ln192_1)> <Delay = 0.00>
ST_86 : Operation 1327 [1/1] (0.00ns)   --->   "%output_l1_2_addr_1 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln197_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:197]   --->   Operation 1327 'getelementptr' 'output_l1_2_addr_1' <Predicate = (!icmp_ln161 & !or_ln192_1)> <Delay = 0.00>
ST_86 : Operation 1328 [1/1] (1.15ns)   --->   "%store_ln197 = store i32 %add_ln191_4, i9 %output_l1_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:197]   --->   Operation 1328 'store' 'store_ln197' <Predicate = (!icmp_ln161 & !or_ln192_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_86 : Operation 1329 [1/1] (0.00ns)   --->   "%br_ln198 = br void %.thread1150_ifconv" [Systolic_Array_PCNN_based/conv_sysarr.cpp:198]   --->   Operation 1329 'br' 'br_ln198' <Predicate = (!icmp_ln161 & !or_ln192_1)> <Delay = 0.00>
ST_86 : Operation 1330 [1/1] (0.00ns)   --->   "%arrayidx2924_1_1_promoted818_load = load i32 %arrayidx2924_1_1_promoted818" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1330 'load' 'arrayidx2924_1_1_promoted818_load' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_86 : Operation 1331 [1/3] (0.00ns) (grouped into DSP with root node add_ln191_5)   --->   "%mul_ln191_5 = mul i16 %sext_ln191_10, i16 %p_cast64" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1331 'mul' 'mul_ln191_5' <Predicate = (!icmp_ln161)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1332 [1/1] (0.00ns) (grouped into DSP with root node add_ln191_5)   --->   "%sext_ln191_12 = sext i16 %mul_ln191_5" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1332 'sext' 'sext_ln191_12' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_86 : Operation 1333 [2/3] (0.99ns) (grouped into DSP with root node add_ln191_6)   --->   "%mul_ln191_6 = mul i16 %sext_ln191_11, i16 %p_cast66" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1333 'mul' 'mul_ln191_6' <Predicate = (!icmp_ln161)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1334 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln191_5 = add i32 %sext_ln191_12, i32 %arrayidx2924_1_1_promoted818_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1334 'add' 'add_ln191_5' <Predicate = (!icmp_ln161)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1335 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_3 = add i9 %mul_ln186_1, i9 %zext_ln167_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:186]   --->   Operation 1335 'add' 'add_ln186_3' <Predicate = (!icmp_ln161 & !tmp_23)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1336 [1/1] (0.00ns)   --->   "%sext_ln191_14 = sext i8 %arrayidx2562_1_3_promoted839_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1336 'sext' 'sext_ln191_14' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_86 : Operation 1337 [3/3] (0.99ns) (grouped into DSP with root node add_ln191_7)   --->   "%mul_ln191_7 = mul i16 %sext_ln191_14, i16 %p_cast69" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1337 'mul' 'mul_ln191_7' <Predicate = (!icmp_ln161)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1338 [2/3] (0.99ns) (grouped into DSP with root node add_ln191_8)   --->   "%mul_ln191_8 = mul i16 %sext_ln191_16, i16 %p_cast71" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1338 'mul' 'mul_ln191_8' <Predicate = (!icmp_ln161)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1339 [1/1] (0.00ns)   --->   "%sext_ln191_18 = sext i8 %arrayidx2562_2_1_promoted860_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1339 'sext' 'sext_ln191_18' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_86 : Operation 1340 [3/3] (0.99ns) (grouped into DSP with root node add_ln191_9)   --->   "%mul_ln191_9 = mul i16 %sext_ln191_18, i16 %p_cast73" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1340 'mul' 'mul_ln191_9' <Predicate = (!icmp_ln161)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1341 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_5 = add i9 %mul_ln186_2, i9 %zext_ln167" [Systolic_Array_PCNN_based/conv_sysarr.cpp:186]   --->   Operation 1341 'add' 'add_ln186_5' <Predicate = (!icmp_ln161 & icmp_ln168)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1342 [1/1] (0.00ns)   --->   "%store_ln191 = store i8 %arrayidx2562_2_1_promoted860_load, i8 %arrayidx2562_1_1_promoted811, i8 %arrayidx2562_1_1_promoted811_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1342 'store' 'store_ln191' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_86 : Operation 1343 [1/1] (0.00ns)   --->   "%store_ln191 = store i8 %arrayidx2562_1_3_promoted839_load, i8 %arrayidx2562_3446_promoted790, i8 %arrayidx2562_3446_promoted790_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1343 'store' 'store_ln191' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_86 : Operation 1344 [1/1] (0.00ns)   --->   "%store_ln191 = store i32 %add_ln191_1, i32 %arrayidx2924_promoted755, i32 %arrayidx2924_promoted755_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1344 'store' 'store_ln191' <Predicate = (!icmp_ln161)> <Delay = 0.00>

State 87 <SV = 76> <Delay = 2.45>
ST_87 : Operation 1345 [1/1] (0.00ns)   --->   "%arrayidx2562_2_2_promoted874_load = load i8 %arrayidx2562_2_2_promoted874" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1345 'load' 'arrayidx2562_2_2_promoted874_load' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1346 [1/2] (1.15ns)   --->   "%data_l1_2_0_load = load i9 %data_l1_2_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:168]   --->   Operation 1346 'load' 'data_l1_2_0_load' <Predicate = (!icmp_ln161 & !tmp_23)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_87 : Operation 1347 [1/2] (1.15ns)   --->   "%data_l1_3_0_load = load i9 %data_l1_3_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:168]   --->   Operation 1347 'load' 'data_l1_3_0_load' <Predicate = (!icmp_ln161 & !tmp_24)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_87 : Operation 1348 [1/1] (0.30ns)   --->   "%select_ln168_2 = select i1 %tmp_24, i8, i8 %data_l1_3_0_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:168]   --->   Operation 1348 'select' 'select_ln168_2' <Predicate = (!icmp_ln161)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 1349 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln191_2 = add i32 %sext_ln191_5, i32 %arrayidx2924_2423_promoted783_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1349 'add' 'add_ln191_2' <Predicate = (!icmp_ln161)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1350 [1/2] (1.15ns)   --->   "%output_l1_3_load = load i9 %output_l1_3_addr_2, void %store_ln197" [Systolic_Array_PCNN_based/conv_sysarr.cpp:186]   --->   Operation 1350 'load' 'output_l1_3_load' <Predicate = (!icmp_ln161 & !tmp_24)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_87 : Operation 1351 [1/1] (0.22ns)   --->   "%select_ln168_3 = select i1 %tmp_24, i32, i32 %output_l1_3_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:168]   --->   Operation 1351 'select' 'select_ln168_3' <Predicate = (!icmp_ln161)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 1352 [1/3] (0.00ns) (grouped into DSP with root node add_ln191_3)   --->   "%mul_ln191_3 = mul i16 %sext_ln191_6, i16 %p_cast58" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1352 'mul' 'mul_ln191_3' <Predicate = (!icmp_ln161)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1353 [1/1] (0.00ns) (grouped into DSP with root node add_ln191_3)   --->   "%sext_ln191_7 = sext i16 %mul_ln191_3" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1353 'sext' 'sext_ln191_7' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_87 : Operation 1354 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln191_3 = add i32 %select_ln168_3, i32 %sext_ln191_7" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1354 'add' 'add_ln191_3' <Predicate = (!icmp_ln161)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1355 [1/1] (0.00ns)   --->   "%arrayidx2924_1_2_promoted832_load = load i32 %arrayidx2924_1_2_promoted832" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1355 'load' 'arrayidx2924_1_2_promoted832_load' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_87 : Operation 1356 [1/3] (0.00ns) (grouped into DSP with root node add_ln191_6)   --->   "%mul_ln191_6 = mul i16 %sext_ln191_11, i16 %p_cast66" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1356 'mul' 'mul_ln191_6' <Predicate = (!icmp_ln161)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1357 [1/1] (0.00ns) (grouped into DSP with root node add_ln191_6)   --->   "%sext_ln191_13 = sext i16 %mul_ln191_6" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1357 'sext' 'sext_ln191_13' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_87 : Operation 1358 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln191_5 = add i32 %sext_ln191_12, i32 %arrayidx2924_1_1_promoted818_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1358 'add' 'add_ln191_5' <Predicate = (!icmp_ln161)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1359 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln191_6 = add i32 %sext_ln191_13, i32 %arrayidx2924_1_2_promoted832_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1359 'add' 'add_ln191_6' <Predicate = (!icmp_ln161)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1360 [1/1] (0.00ns)   --->   "%zext_ln186_1 = zext i9 %add_ln186_3" [Systolic_Array_PCNN_based/conv_sysarr.cpp:186]   --->   Operation 1360 'zext' 'zext_ln186_1' <Predicate = (!icmp_ln161 & !tmp_23)> <Delay = 0.00>
ST_87 : Operation 1361 [1/1] (0.00ns)   --->   "%output_l1_2_addr_2 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln186_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:186]   --->   Operation 1361 'getelementptr' 'output_l1_2_addr_2' <Predicate = (!icmp_ln161 & !tmp_23)> <Delay = 0.00>
ST_87 : Operation 1362 [2/2] (1.15ns)   --->   "%output_l1_2_load = load i9 %output_l1_2_addr_2, void %store_ln197" [Systolic_Array_PCNN_based/conv_sysarr.cpp:186]   --->   Operation 1362 'load' 'output_l1_2_load' <Predicate = (!icmp_ln161 & !tmp_23)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_87 : Operation 1363 [2/3] (0.99ns) (grouped into DSP with root node add_ln191_7)   --->   "%mul_ln191_7 = mul i16 %sext_ln191_14, i16 %p_cast69" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1363 'mul' 'mul_ln191_7' <Predicate = (!icmp_ln161)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1364 [1/1] (0.71ns)   --->   "%add_ln197_3 = add i9 %add_ln191_17, i9 %mul_ln83_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:197]   --->   Operation 1364 'add' 'add_ln197_3' <Predicate = (!icmp_ln161 & !or_ln192_1)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1365 [1/1] (0.00ns)   --->   "%zext_ln197_3 = zext i9 %add_ln197_3" [Systolic_Array_PCNN_based/conv_sysarr.cpp:197]   --->   Operation 1365 'zext' 'zext_ln197_3' <Predicate = (!icmp_ln161 & !or_ln192_1)> <Delay = 0.00>
ST_87 : Operation 1366 [1/1] (0.00ns)   --->   "%output_l1_2_addr_3 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln197_3" [Systolic_Array_PCNN_based/conv_sysarr.cpp:197]   --->   Operation 1366 'getelementptr' 'output_l1_2_addr_3' <Predicate = (!icmp_ln161 & !or_ln192_1)> <Delay = 0.00>
ST_87 : Operation 1367 [1/1] (1.15ns)   --->   "%store_ln197 = store i32 %add_ln191_4, i9 %output_l1_2_addr_3, void %store_ln197, i32 %output_l1_2_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:197]   --->   Operation 1367 'store' 'store_ln197' <Predicate = (!icmp_ln161 & !or_ln192_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_87 : Operation 1368 [1/1] (0.00ns)   --->   "%br_ln198 = br void %._crit_edge326" [Systolic_Array_PCNN_based/conv_sysarr.cpp:198]   --->   Operation 1368 'br' 'br_ln198' <Predicate = (!icmp_ln161 & !or_ln192_1)> <Delay = 0.00>
ST_87 : Operation 1369 [1/1] (0.00ns)   --->   "%arrayidx2924_2_promoted853_load = load i32 %arrayidx2924_2_promoted853" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1369 'load' 'arrayidx2924_2_promoted853_load' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_87 : Operation 1370 [1/3] (0.00ns) (grouped into DSP with root node add_ln191_8)   --->   "%mul_ln191_8 = mul i16 %sext_ln191_16, i16 %p_cast71" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1370 'mul' 'mul_ln191_8' <Predicate = (!icmp_ln161)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1371 [1/1] (0.00ns) (grouped into DSP with root node add_ln191_8)   --->   "%sext_ln191_17 = sext i16 %mul_ln191_8" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1371 'sext' 'sext_ln191_17' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_87 : Operation 1372 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln191_8 = add i32 %sext_ln191_17, i32 %arrayidx2924_2_promoted853_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1372 'add' 'add_ln191_8' <Predicate = (!icmp_ln161)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1373 [1/1] (0.00ns)   --->   "%sext_ln191_19 = sext i8 %arrayidx2562_2_2_promoted874_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1373 'sext' 'sext_ln191_19' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_87 : Operation 1374 [2/3] (0.99ns) (grouped into DSP with root node add_ln191_9)   --->   "%mul_ln191_9 = mul i16 %sext_ln191_18, i16 %p_cast73" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1374 'mul' 'mul_ln191_9' <Predicate = (!icmp_ln161)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1375 [3/3] (0.99ns) (grouped into DSP with root node add_ln191_10)   --->   "%mul_ln191_10 = mul i16 %sext_ln191_19, i16 %p_cast75" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1375 'mul' 'mul_ln191_10' <Predicate = (!icmp_ln161)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1376 [1/1] (0.00ns)   --->   "%sext_ln191_24 = sext i8 %select_ln168_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1376 'sext' 'sext_ln191_24' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_87 : Operation 1377 [3/3] (0.99ns) (grouped into DSP with root node add_ln191_12)   --->   "%mul_ln191_12 = mul i16 %sext_ln191_24, i16 %p_cast80" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1377 'mul' 'mul_ln191_12' <Predicate = (!icmp_ln161)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1378 [1/1] (0.00ns)   --->   "%store_ln168 = store i8 %select_ln168_2, i8 %arrayidx2562_2_promoted846, i8 %arrayidx2562_2_promoted846_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:168]   --->   Operation 1378 'store' 'store_ln168' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_87 : Operation 1379 [1/1] (0.00ns)   --->   "%store_ln191 = store i8 %arrayidx2562_2_2_promoted874_load, i8 %arrayidx2562_1_2_promoted825, i8 %arrayidx2562_1_2_promoted825_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1379 'store' 'store_ln191' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_87 : Operation 1380 [1/1] (0.00ns)   --->   "%store_ln191 = store i32 %add_ln191_5, i32 %arrayidx2924_1_promoted804, i32 %arrayidx2924_1_promoted804_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1380 'store' 'store_ln191' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_87 : Operation 1381 [1/1] (0.00ns)   --->   "%store_ln191 = store i32 %add_ln191_2, i32 %arrayidx2924_1396_promoted769, i32 %arrayidx2924_1396_promoted769_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1381 'store' 'store_ln191' <Predicate = (!icmp_ln161)> <Delay = 0.00>

State 88 <SV = 77> <Delay = 2.58>
ST_88 : Operation 1382 [1/1] (0.00ns)   --->   "%arrayidx2562_2_3_promoted888_load = load i8 %arrayidx2562_2_3_promoted888" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1382 'load' 'arrayidx2562_2_3_promoted888_load' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1383 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 1383 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1384 [1/1] (0.00ns)   --->   "%empty_54 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 1384 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1385 [1/1] (0.00ns)   --->   "%zext_ln168 = zext i16 %i" [Systolic_Array_PCNN_based/conv_sysarr.cpp:168]   --->   Operation 1385 'zext' 'zext_ln168' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_88 : Operation 1386 [1/1] (0.00ns)   --->   "%data_l1_0_0_addr = getelementptr i8 %data_l1_0_0, i64, i64 %zext_ln168" [Systolic_Array_PCNN_based/conv_sysarr.cpp:168]   --->   Operation 1386 'getelementptr' 'data_l1_0_0_addr' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_88 : Operation 1387 [2/2] (1.15ns)   --->   "%data_l1_0_0_load = load i9 %data_l1_0_0_addr" [Systolic_Array_PCNN_based/conv_sysarr.cpp:168]   --->   Operation 1387 'load' 'data_l1_0_0_load' <Predicate = (!icmp_ln161)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_88 : Operation 1388 [1/1] (0.00ns)   --->   "%zext_ln168_1 = zext i9 %add_ln168" [Systolic_Array_PCNN_based/conv_sysarr.cpp:168]   --->   Operation 1388 'zext' 'zext_ln168_1' <Predicate = (!icmp_ln161 & icmp_ln168)> <Delay = 0.00>
ST_88 : Operation 1389 [1/1] (0.00ns)   --->   "%data_l1_1_0_addr_1 = getelementptr i8 %data_l1_1_0, i64, i64 %zext_ln168_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:168]   --->   Operation 1389 'getelementptr' 'data_l1_1_0_addr_1' <Predicate = (!icmp_ln161 & icmp_ln168)> <Delay = 0.00>
ST_88 : Operation 1390 [2/2] (1.15ns)   --->   "%data_l1_1_0_load = load i9 %data_l1_1_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:168]   --->   Operation 1390 'load' 'data_l1_1_0_load' <Predicate = (!icmp_ln161 & icmp_ln168)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_88 : Operation 1391 [1/1] (0.30ns)   --->   "%select_ln168_1 = select i1 %tmp_23, i8, i8 %data_l1_2_0_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:168]   --->   Operation 1391 'select' 'select_ln168_1' <Predicate = (!icmp_ln161)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 1392 [1/1] (0.71ns)   --->   "%sub314_cast = add i9, i9 %empty_55" [Systolic_Array_PCNN_based/conv_sysarr.cpp:161]   --->   Operation 1392 'add' 'sub314_cast' <Predicate = (!icmp_ln161)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1393 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln191_3 = add i32 %select_ln168_3, i32 %sext_ln191_7" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1393 'add' 'add_ln191_3' <Predicate = (!icmp_ln161)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 1394 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln191_6 = add i32 %sext_ln191_13, i32 %arrayidx2924_1_2_promoted832_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1394 'add' 'add_ln191_6' <Predicate = (!icmp_ln161)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 1395 [1/2] (1.15ns)   --->   "%output_l1_2_load = load i9 %output_l1_2_addr_2, void %store_ln197" [Systolic_Array_PCNN_based/conv_sysarr.cpp:186]   --->   Operation 1395 'load' 'output_l1_2_load' <Predicate = (!icmp_ln161 & !tmp_23)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_88 : Operation 1396 [1/1] (0.22ns)   --->   "%select_ln168_4 = select i1 %tmp_23, i32, i32 %output_l1_2_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:168]   --->   Operation 1396 'select' 'select_ln168_4' <Predicate = (!icmp_ln161)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 1397 [1/3] (0.00ns) (grouped into DSP with root node add_ln191_7)   --->   "%mul_ln191_7 = mul i16 %sext_ln191_14, i16 %p_cast69" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1397 'mul' 'mul_ln191_7' <Predicate = (!icmp_ln161)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 1398 [1/1] (0.00ns) (grouped into DSP with root node add_ln191_7)   --->   "%sext_ln191_15 = sext i16 %mul_ln191_7" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1398 'sext' 'sext_ln191_15' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_88 : Operation 1399 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln191_7 = add i32 %select_ln168_4, i32 %sext_ln191_15" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1399 'add' 'add_ln191_7' <Predicate = (!icmp_ln161)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 1400 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln191_8 = add i32 %sext_ln191_17, i32 %arrayidx2924_2_promoted853_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1400 'add' 'add_ln191_8' <Predicate = (!icmp_ln161)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 1401 [1/1] (0.71ns)   --->   "%add_ln197_4 = add i9 %sub314_cast, i9 %mul_ln83_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:197]   --->   Operation 1401 'add' 'add_ln197_4' <Predicate = (!icmp_ln161 & !or_ln192_2)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1402 [1/1] (0.00ns)   --->   "%zext_ln197_4 = zext i9 %add_ln197_4" [Systolic_Array_PCNN_based/conv_sysarr.cpp:197]   --->   Operation 1402 'zext' 'zext_ln197_4' <Predicate = (!icmp_ln161 & !or_ln192_2)> <Delay = 0.00>
ST_88 : Operation 1403 [1/1] (0.00ns)   --->   "%output_l1_1_addr_1 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln197_4" [Systolic_Array_PCNN_based/conv_sysarr.cpp:197]   --->   Operation 1403 'getelementptr' 'output_l1_1_addr_1' <Predicate = (!icmp_ln161 & !or_ln192_2)> <Delay = 0.00>
ST_88 : Operation 1404 [1/1] (1.15ns)   --->   "%store_ln197 = store i32 %add_ln191_8, i9 %output_l1_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:197]   --->   Operation 1404 'store' 'store_ln197' <Predicate = (!icmp_ln161 & !or_ln192_2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_88 : Operation 1405 [1/1] (0.00ns)   --->   "%br_ln198 = br void %.thread1139_ifconv" [Systolic_Array_PCNN_based/conv_sysarr.cpp:198]   --->   Operation 1405 'br' 'br_ln198' <Predicate = (!icmp_ln161 & !or_ln192_2)> <Delay = 0.00>
ST_88 : Operation 1406 [1/1] (0.00ns)   --->   "%arrayidx2924_2_1_promoted867_load = load i32 %arrayidx2924_2_1_promoted867" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1406 'load' 'arrayidx2924_2_1_promoted867_load' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_88 : Operation 1407 [1/3] (0.00ns) (grouped into DSP with root node add_ln191_9)   --->   "%mul_ln191_9 = mul i16 %sext_ln191_18, i16 %p_cast73" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1407 'mul' 'mul_ln191_9' <Predicate = (!icmp_ln161)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 1408 [1/1] (0.00ns) (grouped into DSP with root node add_ln191_9)   --->   "%sext_ln191_20 = sext i16 %mul_ln191_9" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1408 'sext' 'sext_ln191_20' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_88 : Operation 1409 [2/3] (0.99ns) (grouped into DSP with root node add_ln191_10)   --->   "%mul_ln191_10 = mul i16 %sext_ln191_19, i16 %p_cast75" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1409 'mul' 'mul_ln191_10' <Predicate = (!icmp_ln161)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 1410 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln191_9 = add i32 %sext_ln191_20, i32 %arrayidx2924_2_1_promoted867_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1410 'add' 'add_ln191_9' <Predicate = (!icmp_ln161)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 1411 [1/1] (0.00ns)   --->   "%sext_ln191_22 = sext i8 %arrayidx2562_2_3_promoted888_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1411 'sext' 'sext_ln191_22' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_88 : Operation 1412 [3/3] (0.99ns) (grouped into DSP with root node add_ln191_11)   --->   "%mul_ln191_11 = mul i16 %sext_ln191_22, i16 %p_cast78" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1412 'mul' 'mul_ln191_11' <Predicate = (!icmp_ln161)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 1413 [2/3] (0.99ns) (grouped into DSP with root node add_ln191_12)   --->   "%mul_ln191_12 = mul i16 %sext_ln191_24, i16 %p_cast80" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1413 'mul' 'mul_ln191_12' <Predicate = (!icmp_ln161)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 1414 [1/1] (0.00ns)   --->   "%sext_ln191_26 = sext i8 %select_ln168_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1414 'sext' 'sext_ln191_26' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_88 : Operation 1415 [3/3] (0.99ns) (grouped into DSP with root node add_ln191_13)   --->   "%mul_ln191_13 = mul i16 %sext_ln191_26, i16 %p_cast82" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1415 'mul' 'mul_ln191_13' <Predicate = (!icmp_ln161)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 1416 [1/1] (0.00ns)   --->   "%store_ln168 = store i8 %select_ln168_1, i8 %arrayidx2562_2_1_promoted860, i8 %arrayidx2562_2_1_promoted860_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:168]   --->   Operation 1416 'store' 'store_ln168' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_88 : Operation 1417 [1/1] (0.00ns)   --->   "%store_ln191 = store i8 %arrayidx2562_2_3_promoted888_load, i8 %arrayidx2562_1_3_promoted839, i8 %arrayidx2562_1_3_promoted839_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1417 'store' 'store_ln191' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_88 : Operation 1418 [1/1] (0.00ns)   --->   "%store_ln191 = store i32 %add_ln191_6, i32 %arrayidx2924_1_1_promoted818, i32 %arrayidx2924_1_1_promoted818_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1418 'store' 'store_ln191' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_88 : Operation 1419 [1/1] (0.00ns)   --->   "%store_ln191 = store i32 %add_ln191_3, i32 %arrayidx2924_2423_promoted783, i32 %arrayidx2924_2423_promoted783_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1419 'store' 'store_ln191' <Predicate = (!icmp_ln161)> <Delay = 0.00>

State 89 <SV = 78> <Delay = 2.45>
ST_89 : Operation 1420 [1/2] (1.15ns)   --->   "%data_l1_0_0_load = load i9 %data_l1_0_0_addr" [Systolic_Array_PCNN_based/conv_sysarr.cpp:168]   --->   Operation 1420 'load' 'data_l1_0_0_load' <Predicate = (!icmp_ln161)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_89 : Operation 1421 [1/2] (1.15ns)   --->   "%data_l1_1_0_load = load i9 %data_l1_1_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:168]   --->   Operation 1421 'load' 'data_l1_1_0_load' <Predicate = (!icmp_ln161 & icmp_ln168)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_89 : Operation 1422 [1/1] (0.30ns)   --->   "%select_ln168 = select i1 %icmp_ln168, i8 %data_l1_1_0_load, i8" [Systolic_Array_PCNN_based/conv_sysarr.cpp:168]   --->   Operation 1422 'select' 'select_ln168' <Predicate = (!icmp_ln161)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 1423 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln191_7 = add i32 %select_ln168_4, i32 %sext_ln191_15" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1423 'add' 'add_ln191_7' <Predicate = (!icmp_ln161)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 1424 [1/1] (0.00ns)   --->   "%arrayidx2924_2_2_promoted881_load = load i32 %arrayidx2924_2_2_promoted881" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1424 'load' 'arrayidx2924_2_2_promoted881_load' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_89 : Operation 1425 [1/3] (0.00ns) (grouped into DSP with root node add_ln191_10)   --->   "%mul_ln191_10 = mul i16 %sext_ln191_19, i16 %p_cast75" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1425 'mul' 'mul_ln191_10' <Predicate = (!icmp_ln161)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 1426 [1/1] (0.00ns) (grouped into DSP with root node add_ln191_10)   --->   "%sext_ln191_21 = sext i16 %mul_ln191_10" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1426 'sext' 'sext_ln191_21' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_89 : Operation 1427 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln191_9 = add i32 %sext_ln191_20, i32 %arrayidx2924_2_1_promoted867_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1427 'add' 'add_ln191_9' <Predicate = (!icmp_ln161)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 1428 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln191_10 = add i32 %sext_ln191_21, i32 %arrayidx2924_2_2_promoted881_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1428 'add' 'add_ln191_10' <Predicate = (!icmp_ln161)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 1429 [1/1] (0.00ns)   --->   "%zext_ln186_2 = zext i9 %add_ln186_5" [Systolic_Array_PCNN_based/conv_sysarr.cpp:186]   --->   Operation 1429 'zext' 'zext_ln186_2' <Predicate = (!icmp_ln161 & icmp_ln168)> <Delay = 0.00>
ST_89 : Operation 1430 [1/1] (0.00ns)   --->   "%output_l1_1_addr_2 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln186_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:186]   --->   Operation 1430 'getelementptr' 'output_l1_1_addr_2' <Predicate = (!icmp_ln161 & icmp_ln168)> <Delay = 0.00>
ST_89 : Operation 1431 [2/2] (1.15ns)   --->   "%output_l1_1_load = load i9 %output_l1_1_addr_2, void %store_ln197" [Systolic_Array_PCNN_based/conv_sysarr.cpp:186]   --->   Operation 1431 'load' 'output_l1_1_load' <Predicate = (!icmp_ln161 & icmp_ln168)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_89 : Operation 1432 [2/3] (0.99ns) (grouped into DSP with root node add_ln191_11)   --->   "%mul_ln191_11 = mul i16 %sext_ln191_22, i16 %p_cast78" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1432 'mul' 'mul_ln191_11' <Predicate = (!icmp_ln161)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 1433 [1/1] (0.71ns)   --->   "%add_ln197_5 = add i9 %sub314_cast, i9 %mul_ln83_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:197]   --->   Operation 1433 'add' 'add_ln197_5' <Predicate = (!icmp_ln161 & !or_ln192_2)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1434 [1/1] (0.00ns)   --->   "%zext_ln197_5 = zext i9 %add_ln197_5" [Systolic_Array_PCNN_based/conv_sysarr.cpp:197]   --->   Operation 1434 'zext' 'zext_ln197_5' <Predicate = (!icmp_ln161 & !or_ln192_2)> <Delay = 0.00>
ST_89 : Operation 1435 [1/1] (0.00ns)   --->   "%output_l1_1_addr_3 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln197_5" [Systolic_Array_PCNN_based/conv_sysarr.cpp:197]   --->   Operation 1435 'getelementptr' 'output_l1_1_addr_3' <Predicate = (!icmp_ln161 & !or_ln192_2)> <Delay = 0.00>
ST_89 : Operation 1436 [1/1] (1.15ns)   --->   "%store_ln197 = store i32 %add_ln191_8, i9 %output_l1_1_addr_3, void %store_ln197, i32 %output_l1_1_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:197]   --->   Operation 1436 'store' 'store_ln197' <Predicate = (!icmp_ln161 & !or_ln192_2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_89 : Operation 1437 [1/1] (0.00ns)   --->   "%br_ln198 = br void %._crit_edge325" [Systolic_Array_PCNN_based/conv_sysarr.cpp:198]   --->   Operation 1437 'br' 'br_ln198' <Predicate = (!icmp_ln161 & !or_ln192_2)> <Delay = 0.00>
ST_89 : Operation 1438 [1/1] (0.00ns)   --->   "%arrayidx2924_3_promoted895_load = load i32 %arrayidx2924_3_promoted895" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1438 'load' 'arrayidx2924_3_promoted895_load' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_89 : Operation 1439 [1/3] (0.00ns) (grouped into DSP with root node add_ln191_12)   --->   "%mul_ln191_12 = mul i16 %sext_ln191_24, i16 %p_cast80" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1439 'mul' 'mul_ln191_12' <Predicate = (!icmp_ln161)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 1440 [1/1] (0.00ns) (grouped into DSP with root node add_ln191_12)   --->   "%sext_ln191_25 = sext i16 %mul_ln191_12" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1440 'sext' 'sext_ln191_25' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_89 : Operation 1441 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln191_12 = add i32 %sext_ln191_25, i32 %arrayidx2924_3_promoted895_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1441 'add' 'add_ln191_12' <Predicate = (!icmp_ln161)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 1442 [1/1] (0.00ns)   --->   "%sext_ln191_27 = sext i8 %select_ln168" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1442 'sext' 'sext_ln191_27' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_89 : Operation 1443 [2/3] (0.99ns) (grouped into DSP with root node add_ln191_13)   --->   "%mul_ln191_13 = mul i16 %sext_ln191_26, i16 %p_cast82" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1443 'mul' 'mul_ln191_13' <Predicate = (!icmp_ln161)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 1444 [3/3] (0.99ns) (grouped into DSP with root node add_ln191_14)   --->   "%mul_ln191_14 = mul i16 %sext_ln191_27, i16 %p_cast84" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1444 'mul' 'mul_ln191_14' <Predicate = (!icmp_ln161)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 1445 [1/1] (0.00ns)   --->   "%store_ln168 = store i8 %data_l1_0_0_load, i8 %arrayidx2562_2_3_promoted888, i8 %arrayidx2562_2_3_promoted888_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:168]   --->   Operation 1445 'store' 'store_ln168' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_89 : Operation 1446 [1/1] (0.00ns)   --->   "%store_ln168 = store i8 %select_ln168, i8 %arrayidx2562_2_2_promoted874, i8 %arrayidx2562_2_2_promoted874_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:168]   --->   Operation 1446 'store' 'store_ln168' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_89 : Operation 1447 [1/1] (0.00ns)   --->   "%store_ln191 = store i32 %add_ln191_9, i32 %arrayidx2924_2_promoted853, i32 %arrayidx2924_2_promoted853_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1447 'store' 'store_ln191' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_89 : Operation 1448 [1/1] (0.00ns)   --->   "%store_ln191 = store i32 %add_ln191_7, i32 %arrayidx2924_1_2_promoted832, i32 %arrayidx2924_1_2_promoted832_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1448 'store' 'store_ln191' <Predicate = (!icmp_ln161)> <Delay = 0.00>

State 90 <SV = 79> <Delay = 2.58>
ST_90 : Operation 1449 [1/1] (0.00ns)   --->   "%specloopname_ln161 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [Systolic_Array_PCNN_based/conv_sysarr.cpp:161]   --->   Operation 1449 'specloopname' 'specloopname_ln161' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1450 [1/1] (0.71ns)   --->   "%add_ln166_3 = add i9, i9 %empty_55" [Systolic_Array_PCNN_based/conv_sysarr.cpp:166]   --->   Operation 1450 'add' 'add_ln166_3' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1451 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln191_10 = add i32 %sext_ln191_21, i32 %arrayidx2924_2_2_promoted881_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1451 'add' 'add_ln191_10' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 1452 [1/2] (1.15ns)   --->   "%output_l1_1_load = load i9 %output_l1_1_addr_2, void %store_ln197" [Systolic_Array_PCNN_based/conv_sysarr.cpp:186]   --->   Operation 1452 'load' 'output_l1_1_load' <Predicate = (icmp_ln168)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_90 : Operation 1453 [1/1] (0.22ns)   --->   "%select_ln168_5 = select i1 %icmp_ln168, i32 %output_l1_1_load, i32" [Systolic_Array_PCNN_based/conv_sysarr.cpp:168]   --->   Operation 1453 'select' 'select_ln168_5' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 1454 [1/3] (0.00ns) (grouped into DSP with root node add_ln191_11)   --->   "%mul_ln191_11 = mul i16 %sext_ln191_22, i16 %p_cast78" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1454 'mul' 'mul_ln191_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 1455 [1/1] (0.00ns) (grouped into DSP with root node add_ln191_11)   --->   "%sext_ln191_23 = sext i16 %mul_ln191_11" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1455 'sext' 'sext_ln191_23' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1456 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln191_11 = add i32 %select_ln168_5, i32 %sext_ln191_23" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1456 'add' 'add_ln191_11' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 1457 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln191_12 = add i32 %sext_ln191_25, i32 %arrayidx2924_3_promoted895_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1457 'add' 'add_ln191_12' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 1458 [1/1] (0.71ns)   --->   "%add_ln197_6 = add i9 %add_ln166_3, i9 %mul_ln83_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:197]   --->   Operation 1458 'add' 'add_ln197_6' <Predicate = (!or_ln192_3)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1459 [1/1] (0.00ns)   --->   "%zext_ln197_6 = zext i9 %add_ln197_6" [Systolic_Array_PCNN_based/conv_sysarr.cpp:197]   --->   Operation 1459 'zext' 'zext_ln197_6' <Predicate = (!or_ln192_3)> <Delay = 0.00>
ST_90 : Operation 1460 [1/1] (0.00ns)   --->   "%output_l1_0_addr_1 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln197_6" [Systolic_Array_PCNN_based/conv_sysarr.cpp:197]   --->   Operation 1460 'getelementptr' 'output_l1_0_addr_1' <Predicate = (!or_ln192_3)> <Delay = 0.00>
ST_90 : Operation 1461 [1/1] (1.15ns)   --->   "%store_ln197 = store i32 %add_ln191_12, i9 %output_l1_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:197]   --->   Operation 1461 'store' 'store_ln197' <Predicate = (!or_ln192_3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_90 : Operation 1462 [1/1] (0.00ns)   --->   "%br_ln198 = br void %bb1069" [Systolic_Array_PCNN_based/conv_sysarr.cpp:198]   --->   Operation 1462 'br' 'br_ln198' <Predicate = (!or_ln192_3)> <Delay = 0.00>
ST_90 : Operation 1463 [1/1] (0.00ns)   --->   "%arrayidx2924_3_1_promoted902_load = load i32 %arrayidx2924_3_1_promoted902" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1463 'load' 'arrayidx2924_3_1_promoted902_load' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1464 [1/3] (0.00ns) (grouped into DSP with root node add_ln191_13)   --->   "%mul_ln191_13 = mul i16 %sext_ln191_26, i16 %p_cast82" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1464 'mul' 'mul_ln191_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 1465 [1/1] (0.00ns) (grouped into DSP with root node add_ln191_13)   --->   "%sext_ln191_28 = sext i16 %mul_ln191_13" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1465 'sext' 'sext_ln191_28' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1466 [2/3] (0.99ns) (grouped into DSP with root node add_ln191_14)   --->   "%mul_ln191_14 = mul i16 %sext_ln191_27, i16 %p_cast84" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1466 'mul' 'mul_ln191_14' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 1467 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln191_13 = add i32 %sext_ln191_28, i32 %arrayidx2924_3_1_promoted902_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1467 'add' 'add_ln191_13' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 1468 [1/1] (0.71ns)   --->   "%add_ln186_6 = add i9 %empty_55, i9 %mul_ln83_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:186]   --->   Operation 1468 'add' 'add_ln186_6' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1469 [1/1] (0.00ns)   --->   "%sext_ln191_30 = sext i8 %data_l1_0_0_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1469 'sext' 'sext_ln191_30' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1470 [3/3] (0.99ns) (grouped into DSP with root node add_ln191_15)   --->   "%mul_ln191_15 = mul i16 %sext_ln191_30, i16 %sext_ln161" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1470 'mul' 'mul_ln191_15' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 1471 [1/1] (0.71ns)   --->   "%add_ln197_7 = add i9 %add_ln166_3, i9 %mul_ln83_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:197]   --->   Operation 1471 'add' 'add_ln197_7' <Predicate = (!or_ln192_3)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1472 [1/1] (0.00ns)   --->   "%store_ln191 = store i32 %add_ln191_10, i32 %arrayidx2924_2_1_promoted867, i32 %arrayidx2924_2_1_promoted867_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1472 'store' 'store_ln191' <Predicate = (!icmp_ln161)> <Delay = 0.00>

State 91 <SV = 80> <Delay = 1.15>
ST_91 : Operation 1473 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln191_11 = add i32 %select_ln168_5, i32 %sext_ln191_23" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1473 'add' 'add_ln191_11' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 1474 [1/1] (0.00ns)   --->   "%arrayidx2924_3_2_promoted909_load = load i32 %arrayidx2924_3_2_promoted909" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1474 'load' 'arrayidx2924_3_2_promoted909_load' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1475 [1/3] (0.00ns) (grouped into DSP with root node add_ln191_14)   --->   "%mul_ln191_14 = mul i16 %sext_ln191_27, i16 %p_cast84" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1475 'mul' 'mul_ln191_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 1476 [1/1] (0.00ns) (grouped into DSP with root node add_ln191_14)   --->   "%sext_ln191_29 = sext i16 %mul_ln191_14" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1476 'sext' 'sext_ln191_29' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1477 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln191_13 = add i32 %sext_ln191_28, i32 %arrayidx2924_3_1_promoted902_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1477 'add' 'add_ln191_13' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 1478 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln191_14 = add i32 %sext_ln191_29, i32 %arrayidx2924_3_2_promoted909_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1478 'add' 'add_ln191_14' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 1479 [1/1] (0.00ns)   --->   "%zext_ln186_3 = zext i9 %add_ln186_6" [Systolic_Array_PCNN_based/conv_sysarr.cpp:186]   --->   Operation 1479 'zext' 'zext_ln186_3' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1480 [1/1] (0.00ns)   --->   "%output_l1_0_addr_2 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln186_3" [Systolic_Array_PCNN_based/conv_sysarr.cpp:186]   --->   Operation 1480 'getelementptr' 'output_l1_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1481 [2/2] (1.15ns)   --->   "%output_l1_0_load = load i9 %output_l1_0_addr_2, void %store_ln197" [Systolic_Array_PCNN_based/conv_sysarr.cpp:186]   --->   Operation 1481 'load' 'output_l1_0_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_91 : Operation 1482 [2/3] (0.99ns) (grouped into DSP with root node add_ln191_15)   --->   "%mul_ln191_15 = mul i16 %sext_ln191_30, i16 %sext_ln161" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1482 'mul' 'mul_ln191_15' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 1483 [1/1] (0.00ns)   --->   "%zext_ln197_7 = zext i9 %add_ln197_7" [Systolic_Array_PCNN_based/conv_sysarr.cpp:197]   --->   Operation 1483 'zext' 'zext_ln197_7' <Predicate = (!or_ln192_3)> <Delay = 0.00>
ST_91 : Operation 1484 [1/1] (0.00ns)   --->   "%output_l1_0_addr_3 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln197_7" [Systolic_Array_PCNN_based/conv_sysarr.cpp:197]   --->   Operation 1484 'getelementptr' 'output_l1_0_addr_3' <Predicate = (!or_ln192_3)> <Delay = 0.00>
ST_91 : Operation 1485 [1/1] (1.15ns)   --->   "%store_ln197 = store i32 %add_ln191_12, i9 %output_l1_0_addr_3, void %store_ln197, i32 %output_l1_0_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:197]   --->   Operation 1485 'store' 'store_ln197' <Predicate = (!or_ln192_3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_91 : Operation 1486 [1/1] (0.00ns)   --->   "%br_ln198 = br void %bb1069._crit_edge" [Systolic_Array_PCNN_based/conv_sysarr.cpp:198]   --->   Operation 1486 'br' 'br_ln198' <Predicate = (!or_ln192_3)> <Delay = 0.00>
ST_91 : Operation 1487 [1/1] (0.00ns)   --->   "%store_ln191 = store i32 %add_ln191_13, i32 %arrayidx2924_3_promoted895, i32 %arrayidx2924_3_promoted895_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1487 'store' 'store_ln191' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_91 : Operation 1488 [1/1] (0.00ns)   --->   "%store_ln191 = store i32 %add_ln191_11, i32 %arrayidx2924_2_2_promoted881, i32 %arrayidx2924_2_2_promoted881_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1488 'store' 'store_ln191' <Predicate = (!icmp_ln161)> <Delay = 0.00>

State 92 <SV = 81> <Delay = 1.80>
ST_92 : Operation 1489 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln191_14 = add i32 %sext_ln191_29, i32 %arrayidx2924_3_2_promoted909_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1489 'add' 'add_ln191_14' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 1490 [1/2] (1.15ns)   --->   "%output_l1_0_load = load i9 %output_l1_0_addr_2, void %store_ln197" [Systolic_Array_PCNN_based/conv_sysarr.cpp:186]   --->   Operation 1490 'load' 'output_l1_0_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_92 : Operation 1491 [1/3] (0.00ns) (grouped into DSP with root node add_ln191_15)   --->   "%mul_ln191_15 = mul i16 %sext_ln191_30, i16 %sext_ln161" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1491 'mul' 'mul_ln191_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 1492 [1/1] (0.00ns) (grouped into DSP with root node add_ln191_15)   --->   "%sext_ln191_31 = sext i16 %mul_ln191_15" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1492 'sext' 'sext_ln191_31' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1493 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln191_15 = add i32 %output_l1_0_load, i32 %sext_ln191_31" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1493 'add' 'add_ln191_15' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 1494 [1/1] (0.00ns)   --->   "%store_ln191 = store i32 %add_ln191_14, i32 %arrayidx2924_3_1_promoted902, i32 %arrayidx2924_3_1_promoted902_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1494 'store' 'store_ln191' <Predicate = (!icmp_ln161)> <Delay = 0.00>

State 93 <SV = 82> <Delay = 0.64>
ST_93 : Operation 1495 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln191_15 = add i32 %output_l1_0_load, i32 %sext_ln191_31" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1495 'add' 'add_ln191_15' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 1496 [1/1] (0.00ns)   --->   "%store_ln191 = store i32 %add_ln191_15, i32 %arrayidx2924_3_2_promoted909, i32 %arrayidx2924_3_2_promoted909_load" [Systolic_Array_PCNN_based/conv_sysarr.cpp:191]   --->   Operation 1496 'store' 'store_ln191' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_93 : Operation 1497 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb1091"   --->   Operation 1497 'br' 'br_ln0' <Predicate = (!icmp_ln161)> <Delay = 0.00>

State 94 <SV = 78> <Delay = 1.14>
ST_94 : Operation 1498 [1/1] (1.14ns)   --->   "%add_ln105 = add i64 %select_ln103, i64" [Systolic_Array_PCNN_based/conv_sysarr.cpp:105]   --->   Operation 1498 'add' 'add_ln105' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1499 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb1094"   --->   Operation 1499 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 95 <SV = 18> <Delay = 0.53>
ST_95 : Operation 1500 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln212 = mul i24 %zext_ln212, i24 %zext_ln212_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:212]   --->   Operation 1500 'mul' 'mul_ln212' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 96 <SV = 19> <Delay = 0.53>
ST_96 : Operation 1501 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln212 = mul i24 %zext_ln212, i24 %zext_ln212_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:212]   --->   Operation 1501 'mul' 'mul_ln212' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 97 <SV = 20> <Delay = 0.67>
ST_97 : Operation 1502 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln212 = mul i24 %zext_ln212, i24 %zext_ln212_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:212]   --->   Operation 1502 'mul' 'mul_ln212' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 1503 [1/1] (0.67ns)   --->   "%icmp_ln214 = icmp_eq  i16 %mul216, i16" [Systolic_Array_PCNN_based/conv_sysarr.cpp:214]   --->   Operation 1503 'icmp' 'icmp_ln214' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1504 [1/1] (0.60ns)   --->   "%br_ln212 = br void %bb" [Systolic_Array_PCNN_based/conv_sysarr.cpp:212]   --->   Operation 1504 'br' 'br_ln212' <Predicate = true> <Delay = 0.60>

State 98 <SV = 21> <Delay = 1.99>
ST_98 : Operation 1505 [1/1] (0.00ns)   --->   "%indvar_flatten163 = phi i24, void %._crit_edge319.loopexit.preheader, i24 %add_ln212, void %._crit_edge319.loopexit" [Systolic_Array_PCNN_based/conv_sysarr.cpp:212]   --->   Operation 1505 'phi' 'indvar_flatten163' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1506 [1/1] (0.00ns)   --->   "%k_3 = phi i6, void %._crit_edge319.loopexit.preheader, i6 %select_ln212_1, void %._crit_edge319.loopexit" [Systolic_Array_PCNN_based/conv_sysarr.cpp:212]   --->   Operation 1506 'phi' 'k_3' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1507 [1/1] (0.00ns)   --->   "%indvar_flatten149 = phi i19, void %._crit_edge319.loopexit.preheader, i19 %select_ln213_3, void %._crit_edge319.loopexit" [Systolic_Array_PCNN_based/conv_sysarr.cpp:213]   --->   Operation 1507 'phi' 'indvar_flatten149' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1508 [1/1] (0.76ns)   --->   "%icmp_ln212 = icmp_eq  i24 %indvar_flatten163, i24 %mul_ln212" [Systolic_Array_PCNN_based/conv_sysarr.cpp:212]   --->   Operation 1508 'icmp' 'icmp_ln212' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1509 [1/1] (0.83ns)   --->   "%add_ln212 = add i24 %indvar_flatten163, i24" [Systolic_Array_PCNN_based/conv_sysarr.cpp:212]   --->   Operation 1509 'add' 'add_ln212' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1510 [1/1] (0.00ns)   --->   "%br_ln212 = br i1 %icmp_ln212, void %._crit_edge319.loopexit, void %._crit_edge249.loopexit" [Systolic_Array_PCNN_based/conv_sysarr.cpp:212]   --->   Operation 1510 'br' 'br_ln212' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1511 [1/1] (0.71ns)   --->   "%icmp_ln213 = icmp_eq  i19 %indvar_flatten149, i19 %bound20" [Systolic_Array_PCNN_based/conv_sysarr.cpp:213]   --->   Operation 1511 'icmp' 'icmp_ln213' <Predicate = (!icmp_ln212)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1512 [1/1] (0.70ns)   --->   "%add_ln212_1 = add i6, i6 %k_3" [Systolic_Array_PCNN_based/conv_sysarr.cpp:212]   --->   Operation 1512 'add' 'add_ln212_1' <Predicate = (!icmp_ln212)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1513 [1/1] (0.29ns)   --->   "%select_ln212_1 = select i1 %icmp_ln213, i6 %add_ln212_1, i6 %k_3" [Systolic_Array_PCNN_based/conv_sysarr.cpp:212]   --->   Operation 1513 'select' 'select_ln212_1' <Predicate = (!icmp_ln212)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 1514 [1/1] (0.00ns)   --->   "%zext_ln212_2 = zext i6 %select_ln212_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:212]   --->   Operation 1514 'zext' 'zext_ln212_2' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_98 : Operation 1515 [3/3] (0.99ns) (grouped into DSP with root node add_ln215)   --->   "%mul_ln212_1 = mul i9 %zext_ln212_2, i9 %trunc_ln213" [Systolic_Array_PCNN_based/conv_sysarr.cpp:212]   --->   Operation 1515 'mul' 'mul_ln212_1' <Predicate = (!icmp_ln212)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 1516 [1/1] (0.80ns)   --->   "%add_ln213_1 = add i19, i19 %indvar_flatten149" [Systolic_Array_PCNN_based/conv_sysarr.cpp:213]   --->   Operation 1516 'add' 'add_ln213_1' <Predicate = (!icmp_ln212)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1517 [1/1] (0.31ns)   --->   "%select_ln213_3 = select i1 %icmp_ln213, i19, i19 %add_ln213_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:213]   --->   Operation 1517 'select' 'select_ln213_3' <Predicate = (!icmp_ln212)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 99 <SV = 22> <Delay = 0.99>
ST_99 : Operation 1518 [2/3] (0.99ns) (grouped into DSP with root node add_ln215)   --->   "%mul_ln212_1 = mul i9 %zext_ln212_2, i9 %trunc_ln213" [Systolic_Array_PCNN_based/conv_sysarr.cpp:212]   --->   Operation 1518 'mul' 'mul_ln212_1' <Predicate = (!icmp_ln212)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 100 <SV = 23> <Delay = 1.98>
ST_100 : Operation 1519 [1/1] (0.00ns)   --->   "%ki = phi i3, void %._crit_edge319.loopexit.preheader, i3 %select_ln213_2, void %._crit_edge319.loopexit" [Systolic_Array_PCNN_based/conv_sysarr.cpp:213]   --->   Operation 1519 'phi' 'ki' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1520 [1/1] (0.00ns)   --->   "%wh = phi i16, void %._crit_edge319.loopexit.preheader, i16 %add_ln214, void %._crit_edge319.loopexit" [Systolic_Array_PCNN_based/conv_sysarr.cpp:214]   --->   Operation 1520 'phi' 'wh' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1521 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 1521 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1522 [1/1] (0.27ns)   --->   "%select_ln212 = select i1 %icmp_ln213, i3, i3 %ki" [Systolic_Array_PCNN_based/conv_sysarr.cpp:212]   --->   Operation 1522 'select' 'select_ln212' <Predicate = (!icmp_ln212)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 1523 [1/3] (0.00ns) (grouped into DSP with root node add_ln215)   --->   "%mul_ln212_1 = mul i9 %zext_ln212_2, i9 %trunc_ln213" [Systolic_Array_PCNN_based/conv_sysarr.cpp:212]   --->   Operation 1523 'mul' 'mul_ln212_1' <Predicate = (!icmp_ln212)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 1524 [1/1] (0.00ns) (grouped into LUT with out node select_ln213_1)   --->   "%trunc_ln215 = trunc i3 %ki" [Systolic_Array_PCNN_based/conv_sysarr.cpp:215]   --->   Operation 1524 'trunc' 'trunc_ln215' <Predicate = (!icmp_ln212 & !icmp_ln213)> <Delay = 0.00>
ST_100 : Operation 1525 [1/1] (0.00ns) (grouped into LUT with out node select_ln213_1)   --->   "%select_ln212_2 = select i1 %icmp_ln213, i2, i2 %trunc_ln215" [Systolic_Array_PCNN_based/conv_sysarr.cpp:212]   --->   Operation 1525 'select' 'select_ln212_2' <Predicate = (!icmp_ln212)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 1526 [1/1] (0.67ns)   --->   "%icmp_ln214_1 = icmp_eq  i16 %wh, i16 %mul216" [Systolic_Array_PCNN_based/conv_sysarr.cpp:214]   --->   Operation 1526 'icmp' 'icmp_ln214_1' <Predicate = (!icmp_ln212 & !icmp_ln213)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1527 [1/1] (0.27ns)   --->   "%select_ln212_3 = select i1 %icmp_ln213, i1 %icmp_ln214, i1 %icmp_ln214_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:212]   --->   Operation 1527 'select' 'select_ln212_3' <Predicate = (!icmp_ln212)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 1528 [1/1] (0.57ns)   --->   "%add_ln213 = add i3, i3 %select_ln212" [Systolic_Array_PCNN_based/conv_sysarr.cpp:213]   --->   Operation 1528 'add' 'add_ln213' <Predicate = (!icmp_ln212)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1529 [1/1] (0.00ns) (grouped into LUT with out node select_ln213)   --->   "%or_ln213 = or i1 %select_ln212_3, i1 %icmp_ln213" [Systolic_Array_PCNN_based/conv_sysarr.cpp:213]   --->   Operation 1529 'or' 'or_ln213' <Predicate = (!icmp_ln212)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1530 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln213 = select i1 %or_ln213, i16, i16 %wh" [Systolic_Array_PCNN_based/conv_sysarr.cpp:213]   --->   Operation 1530 'select' 'select_ln213' <Predicate = (!icmp_ln212)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 1531 [1/1] (0.00ns) (grouped into LUT with out node select_ln213_1)   --->   "%trunc_ln215_1 = trunc i3 %add_ln213" [Systolic_Array_PCNN_based/conv_sysarr.cpp:215]   --->   Operation 1531 'trunc' 'trunc_ln215_1' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_100 : Operation 1532 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln213_1 = select i1 %select_ln212_3, i2 %trunc_ln215_1, i2 %select_ln212_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:213]   --->   Operation 1532 'select' 'select_ln213_1' <Predicate = (!icmp_ln212)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 1533 [1/1] (0.27ns)   --->   "%select_ln213_2 = select i1 %select_ln212_3, i3 %add_ln213, i3 %select_ln212" [Systolic_Array_PCNN_based/conv_sysarr.cpp:213]   --->   Operation 1533 'select' 'select_ln213_2' <Predicate = (!icmp_ln212)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 1534 [1/1] (0.00ns)   --->   "%empty_59 = trunc i16 %select_ln213" [Systolic_Array_PCNN_based/conv_sysarr.cpp:213]   --->   Operation 1534 'trunc' 'empty_59' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_100 : Operation 1535 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln215 = add i9 %empty_59, i9 %mul_ln212_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:215]   --->   Operation 1535 'add' 'add_ln215' <Predicate = (!icmp_ln212)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 1536 [1/1] (0.78ns)   --->   "%add_ln214 = add i16, i16 %select_ln213" [Systolic_Array_PCNN_based/conv_sysarr.cpp:214]   --->   Operation 1536 'add' 'add_ln214' <Predicate = (!icmp_ln212)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 24> <Delay = 1.80>
ST_101 : Operation 1537 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln215 = add i9 %empty_59, i9 %mul_ln212_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:215]   --->   Operation 1537 'add' 'add_ln215' <Predicate = (!icmp_ln212)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 1538 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i9 %add_ln215" [Systolic_Array_PCNN_based/conv_sysarr.cpp:215]   --->   Operation 1538 'zext' 'zext_ln215' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_101 : Operation 1539 [1/1] (0.00ns)   --->   "%output_l1_0_addr_4 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln215" [Systolic_Array_PCNN_based/conv_sysarr.cpp:215]   --->   Operation 1539 'getelementptr' 'output_l1_0_addr_4' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_101 : Operation 1540 [2/2] (1.15ns)   --->   "%output_l1_0_load_1 = load i9 %output_l1_0_addr_4" [Systolic_Array_PCNN_based/conv_sysarr.cpp:215]   --->   Operation 1540 'load' 'output_l1_0_load_1' <Predicate = (!icmp_ln212)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_101 : Operation 1541 [1/1] (0.00ns)   --->   "%output_l1_1_addr_4 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln215" [Systolic_Array_PCNN_based/conv_sysarr.cpp:215]   --->   Operation 1541 'getelementptr' 'output_l1_1_addr_4' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_101 : Operation 1542 [2/2] (1.15ns)   --->   "%output_l1_1_load_1 = load i9 %output_l1_1_addr_4" [Systolic_Array_PCNN_based/conv_sysarr.cpp:215]   --->   Operation 1542 'load' 'output_l1_1_load_1' <Predicate = (!icmp_ln212)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_101 : Operation 1543 [1/1] (0.00ns)   --->   "%output_l1_2_addr_4 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln215" [Systolic_Array_PCNN_based/conv_sysarr.cpp:215]   --->   Operation 1543 'getelementptr' 'output_l1_2_addr_4' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_101 : Operation 1544 [2/2] (1.15ns)   --->   "%output_l1_2_load_1 = load i9 %output_l1_2_addr_4" [Systolic_Array_PCNN_based/conv_sysarr.cpp:215]   --->   Operation 1544 'load' 'output_l1_2_load_1' <Predicate = (!icmp_ln212)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_101 : Operation 1545 [1/1] (0.00ns)   --->   "%output_l1_3_addr_4 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln215" [Systolic_Array_PCNN_based/conv_sysarr.cpp:215]   --->   Operation 1545 'getelementptr' 'output_l1_3_addr_4' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_101 : Operation 1546 [2/2] (1.15ns)   --->   "%output_l1_3_load_1 = load i9 %output_l1_3_addr_4" [Systolic_Array_PCNN_based/conv_sysarr.cpp:215]   --->   Operation 1546 'load' 'output_l1_3_load_1' <Predicate = (!icmp_ln212)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 102 <SV = 25> <Delay = 3.14>
ST_102 : Operation 1547 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_212_27_VITIS_LOOP_213_28_VITIS_LOOP_214_29_str"   --->   Operation 1547 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_102 : Operation 1548 [1/1] (0.00ns)   --->   "%empty_58 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 1548 'speclooptripcount' 'empty_58' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_102 : Operation 1549 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 1549 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_102 : Operation 1550 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_213_28_VITIS_LOOP_214_29_str"   --->   Operation 1550 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_102 : Operation 1551 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 1551 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_102 : Operation 1552 [1/1] (0.00ns)   --->   "%specloopname_ln214 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [Systolic_Array_PCNN_based/conv_sysarr.cpp:214]   --->   Operation 1552 'specloopname' 'specloopname_ln214' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_102 : Operation 1553 [1/2] (1.15ns)   --->   "%output_l1_0_load_1 = load i9 %output_l1_0_addr_4" [Systolic_Array_PCNN_based/conv_sysarr.cpp:215]   --->   Operation 1553 'load' 'output_l1_0_load_1' <Predicate = (!icmp_ln212)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_102 : Operation 1554 [1/2] (1.15ns)   --->   "%output_l1_1_load_1 = load i9 %output_l1_1_addr_4" [Systolic_Array_PCNN_based/conv_sysarr.cpp:215]   --->   Operation 1554 'load' 'output_l1_1_load_1' <Predicate = (!icmp_ln212)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_102 : Operation 1555 [1/2] (1.15ns)   --->   "%output_l1_2_load_1 = load i9 %output_l1_2_addr_4" [Systolic_Array_PCNN_based/conv_sysarr.cpp:215]   --->   Operation 1555 'load' 'output_l1_2_load_1' <Predicate = (!icmp_ln212)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_102 : Operation 1556 [1/2] (1.15ns)   --->   "%output_l1_3_load_1 = load i9 %output_l1_3_addr_4" [Systolic_Array_PCNN_based/conv_sysarr.cpp:215]   --->   Operation 1556 'load' 'output_l1_3_load_1' <Predicate = (!icmp_ln212)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_102 : Operation 1557 [1/1] (0.39ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %output_l1_0_load_1, i32 %output_l1_1_load_1, i32 %output_l1_2_load_1, i32 %output_l1_3_load_1, i2 %select_ln213_1" [Systolic_Array_PCNN_based/conv_sysarr.cpp:215]   --->   Operation 1557 'mux' 'tmp_2' <Predicate = (!icmp_ln212)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1558 [1/1] (0.00ns)   --->   "%tmp_data_V = trunc i32 %tmp_2" [Systolic_Array_PCNN_based/conv_sysarr.cpp:215]   --->   Operation 1558 'trunc' 'tmp_data_V' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_102 : Operation 1559 [1/1] (0.00ns)   --->   "%op_assign_cast_cast_cast_cast = sext i8 %tmp_data_V" [Systolic_Array_PCNN_based/conv_sysarr.cpp:215]   --->   Operation 1559 'sext' 'op_assign_cast_cast_cast_cast' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_102 : Operation 1560 [1/1] (0.00ns)   --->   "%op_assign_cast_cast_cast_cast_cast = zext i32 %op_assign_cast_cast_cast_cast" [Systolic_Array_PCNN_based/conv_sysarr.cpp:215]   --->   Operation 1560 'zext' 'op_assign_cast_cast_cast_cast_cast' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_102 : Operation 1561 [1/1] (1.59ns)   --->   "%write_ln543 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P, i64 %conv_out_V, i64 %op_assign_cast_cast_cast_cast_cast"   --->   Operation 1561 'write' 'write_ln543' <Predicate = (!icmp_ln212)> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_102 : Operation 1562 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb"   --->   Operation 1562 'br' 'br_ln0' <Predicate = (!icmp_ln212)> <Delay = 0.00>

State 103 <SV = 24> <Delay = 0.00>
ST_103 : Operation 1563 [1/1] (0.00ns)   --->   "%ret_ln219 = ret" [Systolic_Array_PCNN_based/conv_sysarr.cpp:219]   --->   Operation 1563 'ret' 'ret_ln219' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.6ns
The critical path consists of the following:
	fifo read on port 'bias_in_V' [34]  (1.6 ns)

 <State 2>: 1.6ns
The critical path consists of the following:
	fifo read on port 'bias_in_V' [37]  (1.6 ns)

 <State 3>: 1.6ns
The critical path consists of the following:
	fifo read on port 'bias_in_V' [41]  (1.6 ns)

 <State 4>: 1.6ns
The critical path consists of the following:
	fifo read on port 'bias_in_V' [45]  (1.6 ns)

 <State 5>: 1.6ns
The critical path consists of the following:
	fifo read on port 'bias_in_V' [49]  (1.6 ns)

 <State 6>: 0.705ns
The critical path consists of the following:
	'phi' operation ('k', Systolic_Array_PCNN_based/conv_sysarr.cpp:73) with incoming values : ('add_ln73', Systolic_Array_PCNN_based/conv_sysarr.cpp:73) [54]  (0 ns)
	'add' operation ('add_ln73', Systolic_Array_PCNN_based/conv_sysarr.cpp:73) [58]  (0.705 ns)

 <State 7>: 2.76ns
The critical path consists of the following:
	fifo read on port 'bias_in_V' [62]  (1.6 ns)
	'store' operation ('store_ln74', Systolic_Array_PCNN_based/conv_sysarr.cpp:74) of variable 'trunc_ln708' on array 'bias_l2[2]', Systolic_Array_PCNN_based/conv_sysarr.cpp:23 [73]  (1.16 ns)

 <State 8>: 2.08ns
The critical path consists of the following:
	'mul' operation ('tmp', Systolic_Array_PCNN_based/conv_sysarr.cpp:60) [87]  (1.55 ns)
	'mul' operation of DSP[91] ('mul42', Systolic_Array_PCNN_based/conv_sysarr.cpp:70) [91]  (0.535 ns)

 <State 9>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[91] ('mul42', Systolic_Array_PCNN_based/conv_sysarr.cpp:70) [91]  (0.535 ns)

 <State 10>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[91] ('mul42', Systolic_Array_PCNN_based/conv_sysarr.cpp:70) [91]  (0.535 ns)

 <State 11>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k', Systolic_Array_PCNN_based/conv_sysarr.cpp:76) with incoming values : ('add_ln76', Systolic_Array_PCNN_based/conv_sysarr.cpp:76) [94]  (0.603 ns)

 <State 12>: 0.981ns
The critical path consists of the following:
	'phi' operation ('k', Systolic_Array_PCNN_based/conv_sysarr.cpp:76) with incoming values : ('add_ln76', Systolic_Array_PCNN_based/conv_sysarr.cpp:76) [94]  (0 ns)
	'add' operation ('add_ln76', Systolic_Array_PCNN_based/conv_sysarr.cpp:76) [97]  (0.88 ns)
	blocking operation 0.101 ns on control path)

 <State 13>: 2.76ns
The critical path consists of the following:
	fifo read on port 'weight_in_V' [101]  (1.6 ns)
	'store' operation ('store_ln77', Systolic_Array_PCNN_based/conv_sysarr.cpp:77) of variable 'trunc_ln708_1' on array 'weight_l2[1]', Systolic_Array_PCNN_based/conv_sysarr.cpp:24 [115]  (1.16 ns)

 <State 14>: 2.08ns
The critical path consists of the following:
	'mul' operation ('tmp2', Systolic_Array_PCNN_based/conv_sysarr.cpp:60) [126]  (1.55 ns)
	'mul' operation of DSP[128] ('mul55', Systolic_Array_PCNN_based/conv_sysarr.cpp:60) [128]  (0.535 ns)

 <State 15>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[128] ('mul55', Systolic_Array_PCNN_based/conv_sysarr.cpp:60) [128]  (0.535 ns)

 <State 16>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[128] ('mul55', Systolic_Array_PCNN_based/conv_sysarr.cpp:60) [128]  (0.535 ns)

 <State 17>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k', Systolic_Array_PCNN_based/conv_sysarr.cpp:79) with incoming values : ('add_ln79', Systolic_Array_PCNN_based/conv_sysarr.cpp:79) [131]  (0.603 ns)

 <State 18>: 0.89ns
The critical path consists of the following:
	'phi' operation ('k', Systolic_Array_PCNN_based/conv_sysarr.cpp:79) with incoming values : ('add_ln79', Systolic_Array_PCNN_based/conv_sysarr.cpp:79) [131]  (0 ns)
	'add' operation ('add_ln79', Systolic_Array_PCNN_based/conv_sysarr.cpp:79) [135]  (0.833 ns)
	blocking operation 0.057 ns on control path)

 <State 19>: 2.76ns
The critical path consists of the following:
	fifo read on port 'data_in_V' [139]  (1.6 ns)
	'store' operation ('store_ln80', Systolic_Array_PCNN_based/conv_sysarr.cpp:80) of variable 'trunc_ln708_2' on array 'data_l2[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:25 [156]  (1.16 ns)

 <State 20>: 2.33ns
The critical path consists of the following:
	'mul' operation ('mul216', Systolic_Array_PCNN_based/conv_sysarr.cpp:62) [188]  (1.55 ns)
	'add' operation ('add_ln83_1', Systolic_Array_PCNN_based/conv_sysarr.cpp:83) [194]  (0.785 ns)

 <State 21>: 4.01ns
The critical path consists of the following:
	'phi' operation ('ko', Systolic_Array_PCNN_based/conv_sysarr.cpp:83) with incoming values : ('select_ln83_1', Systolic_Array_PCNN_based/conv_sysarr.cpp:83) [218]  (0 ns)
	'add' operation ('add_ln83_4', Systolic_Array_PCNN_based/conv_sysarr.cpp:83) [228]  (0.706 ns)
	'select' operation ('select_ln83_1', Systolic_Array_PCNN_based/conv_sysarr.cpp:83) [229]  (0.293 ns)
	'mul' operation ('mul_ln83', Systolic_Array_PCNN_based/conv_sysarr.cpp:83) [232]  (1.55 ns)
	'mul' operation ('mul_ln83_1', Systolic_Array_PCNN_based/conv_sysarr.cpp:83) [233]  (1.46 ns)

 <State 22>: 1.86ns
The critical path consists of the following:
	'phi' operation ('ki', Systolic_Array_PCNN_based/conv_sysarr.cpp:92) with incoming values : ('add_ln92', Systolic_Array_PCNN_based/conv_sysarr.cpp:92) [252]  (0 ns)
	'add' operation ('add_ln93', Systolic_Array_PCNN_based/conv_sysarr.cpp:93) [261]  (0.705 ns)
	'getelementptr' operation ('bias_l2_0_addr_1', Systolic_Array_PCNN_based/conv_sysarr.cpp:93) [265]  (0 ns)
	'load' operation ('bias_l2_0_load', Systolic_Array_PCNN_based/conv_sysarr.cpp:93) on array 'bias_l2[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:23 [266]  (1.16 ns)

 <State 23>: 1.55ns
The critical path consists of the following:
	'load' operation ('bias_l2_0_load', Systolic_Array_PCNN_based/conv_sysarr.cpp:93) on array 'bias_l2[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:23 [266]  (1.16 ns)
	'mux' operation ('tmp_1', Systolic_Array_PCNN_based/conv_sysarr.cpp:93) [273]  (0.393 ns)

 <State 24>: 2ns
The critical path consists of the following:
	'phi' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr.cpp:94) with incoming values : ('select_ln94_1', Systolic_Array_PCNN_based/conv_sysarr.cpp:94) [278]  (0 ns)
	'add' operation ('add_ln94_1', Systolic_Array_PCNN_based/conv_sysarr.cpp:94) [289]  (0.705 ns)
	'select' operation ('select_ln94_1', Systolic_Array_PCNN_based/conv_sysarr.cpp:94) [290]  (0.303 ns)
	'mul' operation of DSP[297] ('mul_ln94', Systolic_Array_PCNN_based/conv_sysarr.cpp:94) [292]  (0.996 ns)

 <State 25>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[297] ('mul_ln94', Systolic_Array_PCNN_based/conv_sysarr.cpp:94) [292]  (0.996 ns)

 <State 26>: 1.36ns
The critical path consists of the following:
	'add' operation ('add_ln97_1', Systolic_Array_PCNN_based/conv_sysarr.cpp:97) [296]  (0.715 ns)
	'add' operation of DSP[297] ('add_ln97', Systolic_Array_PCNN_based/conv_sysarr.cpp:97) [297]  (0.645 ns)

 <State 27>: 1.8ns
The critical path consists of the following:
	'add' operation of DSP[297] ('add_ln97', Systolic_Array_PCNN_based/conv_sysarr.cpp:97) [297]  (0.645 ns)
	'getelementptr' operation ('output_l1_0_addr', Systolic_Array_PCNN_based/conv_sysarr.cpp:97) [299]  (0 ns)
	'store' operation ('store_ln97', Systolic_Array_PCNN_based/conv_sysarr.cpp:97) of variable 'conv79', Systolic_Array_PCNN_based/conv_sysarr.cpp:93 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:31 [311]  (1.16 ns)

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[327] ('add107_2_cast', Systolic_Array_PCNN_based/conv_sysarr.cpp:83) [327]  (0.535 ns)

 <State 30>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[327] ('add107_2_cast', Systolic_Array_PCNN_based/conv_sysarr.cpp:83) [327]  (0.535 ns)

 <State 31>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten105', Systolic_Array_PCNN_based/conv_sysarr.cpp:103) with incoming values : ('add_ln103', Systolic_Array_PCNN_based/conv_sysarr.cpp:103) [360]  (0.603 ns)

 <State 32>: 5.55ns
The critical path consists of the following:
	'phi' operation ('s', Systolic_Array_PCNN_based/conv_sysarr.cpp:105) with incoming values : ('add_ln105', Systolic_Array_PCNN_based/conv_sysarr.cpp:105) [362]  (0 ns)
	'icmp' operation ('icmp_ln105', Systolic_Array_PCNN_based/conv_sysarr.cpp:105) [369]  (1.06 ns)
	'select' operation ('select_ln103_1', Systolic_Array_PCNN_based/conv_sysarr.cpp:103) [372]  (0.303 ns)
	'mul' operation ('mul_ln103', Systolic_Array_PCNN_based/conv_sysarr.cpp:103) [375]  (1.55 ns)
	'add' operation ('add_ln103_1', Systolic_Array_PCNN_based/conv_sysarr.cpp:103) [376]  (0.735 ns)
	'add' operation ('add_ln119', Systolic_Array_PCNN_based/conv_sysarr.cpp:119) [411]  (0.735 ns)
	'getelementptr' operation ('weight_l2_0_addr_1', Systolic_Array_PCNN_based/conv_sysarr.cpp:119) [416]  (0 ns)
	'load' operation ('weight_l2_0_load', Systolic_Array_PCNN_based/conv_sysarr.cpp:119) on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:24 [417]  (1.16 ns)

 <State 33>: 1.55ns
The critical path consists of the following:
	'load' operation ('weight_l2_0_load', Systolic_Array_PCNN_based/conv_sysarr.cpp:119) on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:24 [417]  (1.16 ns)
	'mux' operation ('tmp_3', Systolic_Array_PCNN_based/conv_sysarr.cpp:119) [424]  (0.393 ns)

 <State 34>: 1.55ns
The critical path consists of the following:
	'load' operation ('weight_l2_0_load_2', Systolic_Array_PCNN_based/conv_sysarr.cpp:119) on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:24 [445]  (1.16 ns)
	'mux' operation ('tmp_5', Systolic_Array_PCNN_based/conv_sysarr.cpp:119) [452]  (0.393 ns)

 <State 35>: 1.55ns
The critical path consists of the following:
	'load' operation ('weight_l2_0_load_4', Systolic_Array_PCNN_based/conv_sysarr.cpp:119) on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:24 [473]  (1.16 ns)
	'mux' operation ('tmp_7', Systolic_Array_PCNN_based/conv_sysarr.cpp:119) [480]  (0.393 ns)

 <State 36>: 1.55ns
The critical path consists of the following:
	'load' operation ('weight_l2_0_load_6', Systolic_Array_PCNN_based/conv_sysarr.cpp:119) on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:24 [501]  (1.16 ns)
	'mux' operation ('tmp_9', Systolic_Array_PCNN_based/conv_sysarr.cpp:119) [508]  (0.393 ns)

 <State 37>: 1.55ns
The critical path consists of the following:
	'load' operation ('weight_l2_0_load_8', Systolic_Array_PCNN_based/conv_sysarr.cpp:119) on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:24 [529]  (1.16 ns)
	'mux' operation ('tmp_10', Systolic_Array_PCNN_based/conv_sysarr.cpp:119) [536]  (0.393 ns)

 <State 38>: 1.55ns
The critical path consists of the following:
	'load' operation ('weight_l2_0_load_10', Systolic_Array_PCNN_based/conv_sysarr.cpp:119) on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:24 [557]  (1.16 ns)
	'mux' operation ('tmp_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:119) [564]  (0.393 ns)

 <State 39>: 1.55ns
The critical path consists of the following:
	'load' operation ('weight_l2_0_load_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:119) on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:24 [585]  (1.16 ns)
	'mux' operation ('tmp_14', Systolic_Array_PCNN_based/conv_sysarr.cpp:119) [592]  (0.393 ns)

 <State 40>: 1.55ns
The critical path consists of the following:
	'load' operation ('weight_l2_0_load_14', Systolic_Array_PCNN_based/conv_sysarr.cpp:119) on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:24 [613]  (1.16 ns)
	'mux' operation ('tmp_16', Systolic_Array_PCNN_based/conv_sysarr.cpp:119) [620]  (0.393 ns)

 <State 41>: 1.96ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten15', Systolic_Array_PCNN_based/conv_sysarr.cpp:136) with incoming values : ('select_ln136_4', Systolic_Array_PCNN_based/conv_sysarr.cpp:136) [640]  (0 ns)
	'icmp' operation ('icmp_ln136_1', Systolic_Array_PCNN_based/conv_sysarr.cpp:136) [660]  (0.676 ns)
	'select' operation ('select_ln134_5', Systolic_Array_PCNN_based/conv_sysarr.cpp:134) [674]  (0.278 ns)
	'or' operation ('or_ln136', Systolic_Array_PCNN_based/conv_sysarr.cpp:136) [678]  (0 ns)
	'select' operation ('select_ln136', Systolic_Array_PCNN_based/conv_sysarr.cpp:136) [679]  (0.303 ns)
	'add' operation ('add_ln137', Systolic_Array_PCNN_based/conv_sysarr.cpp:137) [731]  (0.705 ns)

 <State 42>: 3.7ns
The critical path consists of the following:
	'phi' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr.cpp:136) with incoming values : ('select_ln136_3', Systolic_Array_PCNN_based/conv_sysarr.cpp:136) [641]  (0 ns)
	'select' operation ('select_ln134', Systolic_Array_PCNN_based/conv_sysarr.cpp:134) [661]  (0.303 ns)
	'add' operation ('add_ln136', Systolic_Array_PCNN_based/conv_sysarr.cpp:136) [676]  (0.705 ns)
	'add' operation of DSP[686] ('p_mid19', Systolic_Array_PCNN_based/conv_sysarr.cpp:136) [681]  (1.7 ns)
	'mul' operation of DSP[686] ('p_mid111', Systolic_Array_PCNN_based/conv_sysarr.cpp:136) [683]  (0.996 ns)

 <State 43>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[652] ('empty_51', Systolic_Array_PCNN_based/conv_sysarr.cpp:136) [650]  (0.996 ns)

 <State 44>: 0.946ns
The critical path consists of the following:
	'mul' operation of DSP[646] ('mul165', Systolic_Array_PCNN_based/conv_sysarr.cpp:66) [646]  (0 ns)
	'select' operation ('select_ln134_2', Systolic_Array_PCNN_based/conv_sysarr.cpp:134) [668]  (0.301 ns)
	'add' operation of DSP[686] ('add_ln140_2', Systolic_Array_PCNN_based/conv_sysarr.cpp:140) [686]  (0.645 ns)

 <State 45>: 2.88ns
The critical path consists of the following:
	'add' operation of DSP[652] ('add_ln140', Systolic_Array_PCNN_based/conv_sysarr.cpp:140) [652]  (0.645 ns)
	'select' operation ('select_ln134_4', Systolic_Array_PCNN_based/conv_sysarr.cpp:134) [671]  (0 ns)
	'select' operation ('select_ln136_2', Systolic_Array_PCNN_based/conv_sysarr.cpp:136) [687]  (0.301 ns)
	'add' operation ('add_ln136_1', Systolic_Array_PCNN_based/conv_sysarr.cpp:136) [688]  (0 ns)
	'add' operation ('add_ln141', Systolic_Array_PCNN_based/conv_sysarr.cpp:141) [697]  (0.777 ns)
	'getelementptr' operation ('data_l2_0_addr_1', Systolic_Array_PCNN_based/conv_sysarr.cpp:141) [702]  (0 ns)
	'load' operation ('data_l2_0_load', Systolic_Array_PCNN_based/conv_sysarr.cpp:141) on array 'data_l2[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:25 [703]  (1.16 ns)

 <State 46>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_0_load', Systolic_Array_PCNN_based/conv_sysarr.cpp:141) on array 'data_l2[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:25 [703]  (1.16 ns)
	'mux' operation ('tmp_19', Systolic_Array_PCNN_based/conv_sysarr.cpp:141) [710]  (0.393 ns)
	'store' operation ('store_ln141', Systolic_Array_PCNN_based/conv_sysarr.cpp:141) of variable 'tmp_19', Systolic_Array_PCNN_based/conv_sysarr.cpp:141 on array 'data_l1[2][0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:30 [719]  (1.16 ns)

 <State 47>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', Systolic_Array_PCNN_based/conv_sysarr.cpp:161) [754]  (0.603 ns)

 <State 48>: 1.95ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', Systolic_Array_PCNN_based/conv_sysarr.cpp:161) [754]  (0 ns)
	'add' operation ('add_ln166', Systolic_Array_PCNN_based/conv_sysarr.cpp:166) [777]  (0.785 ns)
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr.cpp:166) [779]  (1.17 ns)

 <State 49>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr.cpp:166) [779]  (1.17 ns)

 <State 50>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr.cpp:166) [779]  (1.17 ns)

 <State 51>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr.cpp:166) [779]  (1.17 ns)

 <State 52>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr.cpp:166) [779]  (1.17 ns)

 <State 53>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr.cpp:166) [779]  (1.17 ns)

 <State 54>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr.cpp:166) [779]  (1.17 ns)

 <State 55>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr.cpp:166) [779]  (1.17 ns)

 <State 56>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr.cpp:166) [779]  (1.17 ns)

 <State 57>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr.cpp:166) [779]  (1.17 ns)

 <State 58>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr.cpp:166) [779]  (1.17 ns)

 <State 59>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr.cpp:166) [779]  (1.17 ns)

 <State 60>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr.cpp:166) [779]  (1.17 ns)

 <State 61>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr.cpp:166) [779]  (1.17 ns)

 <State 62>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr.cpp:166) [779]  (1.17 ns)

 <State 63>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr.cpp:166) [779]  (1.17 ns)

 <State 64>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr.cpp:166) [779]  (1.17 ns)

 <State 65>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr.cpp:166) [779]  (1.17 ns)

 <State 66>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr.cpp:166) [779]  (1.17 ns)

 <State 67>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr.cpp:166) [779]  (1.17 ns)

 <State 68>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr.cpp:166) [779]  (1.17 ns)

 <State 69>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr.cpp:166) [779]  (1.17 ns)

 <State 70>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr.cpp:166) [779]  (1.17 ns)

 <State 71>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr.cpp:166) [779]  (1.17 ns)

 <State 72>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr.cpp:166) [779]  (1.17 ns)

 <State 73>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr.cpp:166) [779]  (1.17 ns)

 <State 74>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr.cpp:166) [779]  (1.17 ns)

 <State 75>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr.cpp:166) [779]  (1.17 ns)

 <State 76>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr.cpp:166) [779]  (1.17 ns)

 <State 77>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr.cpp:166) [779]  (1.17 ns)

 <State 78>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr.cpp:166) [779]  (1.17 ns)

 <State 79>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr.cpp:166) [779]  (1.17 ns)

 <State 80>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr.cpp:166) [779]  (1.17 ns)

 <State 81>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr.cpp:166) [779]  (1.17 ns)

 <State 82>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr.cpp:166) [779]  (1.17 ns)

 <State 83>: 3.86ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr.cpp:166) [793]  (1.17 ns)
	'add' operation of DSP[903] ('add_ln186_2', Systolic_Array_PCNN_based/conv_sysarr.cpp:186) [901]  (1.7 ns)
	'mul' operation of DSP[903] ('mul_ln186_1', Systolic_Array_PCNN_based/conv_sysarr.cpp:186) [902]  (0.996 ns)

 <State 84>: 1.17ns
The critical path consists of the following:
	'urem' operation ('wi', Systolic_Array_PCNN_based/conv_sysarr.cpp:167) [781]  (1.17 ns)

 <State 85>: 2.59ns
The critical path consists of the following:
	'add' operation ('add_ln191_16', Systolic_Array_PCNN_based/conv_sysarr.cpp:191) [823]  (0.715 ns)
	'add' operation ('add_ln197', Systolic_Array_PCNN_based/conv_sysarr.cpp:197) [834]  (0.715 ns)
	'getelementptr' operation ('output_l1_3_addr_1', Systolic_Array_PCNN_based/conv_sysarr.cpp:197) [836]  (0 ns)
	'store' operation ('store_ln197', Systolic_Array_PCNN_based/conv_sysarr.cpp:197) of variable 'add_ln191', Systolic_Array_PCNN_based/conv_sysarr.cpp:191 on array 'output_l1[3]', Systolic_Array_PCNN_based/conv_sysarr.cpp:31 [837]  (1.16 ns)

 <State 86>: 2.59ns
The critical path consists of the following:
	'add' operation ('add_ln191_17', Systolic_Array_PCNN_based/conv_sysarr.cpp:191) [874]  (0.715 ns)
	'add' operation ('add_ln197_2', Systolic_Array_PCNN_based/conv_sysarr.cpp:197) [885]  (0.715 ns)
	'getelementptr' operation ('output_l1_2_addr_1', Systolic_Array_PCNN_based/conv_sysarr.cpp:197) [887]  (0 ns)
	'store' operation ('store_ln197', Systolic_Array_PCNN_based/conv_sysarr.cpp:197) of variable 'add_ln191_4', Systolic_Array_PCNN_based/conv_sysarr.cpp:191 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr.cpp:31 [888]  (1.16 ns)

 <State 87>: 2.46ns
The critical path consists of the following:
	'load' operation ('data_l1_3_0_load', Systolic_Array_PCNN_based/conv_sysarr.cpp:168) on array 'data_l1[3][0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:30 [818]  (1.16 ns)
	'select' operation ('select_ln168_2', Systolic_Array_PCNN_based/conv_sysarr.cpp:168) [819]  (0.303 ns)
	'mul' operation of DSP[970] ('mul_ln191_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:191) [968]  (0.996 ns)

 <State 88>: 2.59ns
The critical path consists of the following:
	'add' operation ('sub314_cast', Systolic_Array_PCNN_based/conv_sysarr.cpp:161) [821]  (0.715 ns)
	'add' operation ('add_ln197_4', Systolic_Array_PCNN_based/conv_sysarr.cpp:197) [931]  (0.715 ns)
	'getelementptr' operation ('output_l1_1_addr_1', Systolic_Array_PCNN_based/conv_sysarr.cpp:197) [933]  (0 ns)
	'store' operation ('store_ln197', Systolic_Array_PCNN_based/conv_sysarr.cpp:197) of variable 'add_ln191_8', Systolic_Array_PCNN_based/conv_sysarr.cpp:191 on array 'output_l1[1]', Systolic_Array_PCNN_based/conv_sysarr.cpp:31 [934]  (1.16 ns)

 <State 89>: 2.46ns
The critical path consists of the following:
	'load' operation ('data_l1_1_0_load', Systolic_Array_PCNN_based/conv_sysarr.cpp:168) on array 'data_l1[1][0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:30 [789]  (1.16 ns)
	'select' operation ('select_ln168', Systolic_Array_PCNN_based/conv_sysarr.cpp:168) [790]  (0.303 ns)
	'mul' operation of DSP[992] ('mul_ln191_14', Systolic_Array_PCNN_based/conv_sysarr.cpp:191) [989]  (0.996 ns)

 <State 90>: 2.59ns
The critical path consists of the following:
	'add' operation ('add_ln166_3', Systolic_Array_PCNN_based/conv_sysarr.cpp:166) [807]  (0.715 ns)
	'add' operation ('add_ln197_6', Systolic_Array_PCNN_based/conv_sysarr.cpp:197) [977]  (0.715 ns)
	'getelementptr' operation ('output_l1_0_addr_1', Systolic_Array_PCNN_based/conv_sysarr.cpp:197) [979]  (0 ns)
	'store' operation ('store_ln197', Systolic_Array_PCNN_based/conv_sysarr.cpp:197) of variable 'add_ln191_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:191 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:31 [980]  (1.16 ns)

 <State 91>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('output_l1_0_addr_3', Systolic_Array_PCNN_based/conv_sysarr.cpp:197) [1005]  (0 ns)
	'store' operation ('store_ln197', Systolic_Array_PCNN_based/conv_sysarr.cpp:197) of variable 'add_ln191_12', Systolic_Array_PCNN_based/conv_sysarr.cpp:191 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:31 [1006]  (1.16 ns)

 <State 92>: 1.8ns
The critical path consists of the following:
	'load' operation ('output_l1_0_load', Systolic_Array_PCNN_based/conv_sysarr.cpp:186) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:31 [996]  (1.16 ns)
	'add' operation of DSP[1000] ('add_ln191_15', Systolic_Array_PCNN_based/conv_sysarr.cpp:191) [1000]  (0.645 ns)

 <State 93>: 0.645ns
The critical path consists of the following:
	'add' operation of DSP[1000] ('add_ln191_15', Systolic_Array_PCNN_based/conv_sysarr.cpp:191) [1000]  (0.645 ns)
	'store' operation ('store_ln191', Systolic_Array_PCNN_based/conv_sysarr.cpp:191) of variable 'add_ln191_15', Systolic_Array_PCNN_based/conv_sysarr.cpp:191 on local variable 'arrayidx2924_3_2_promoted909' [1009]  (0 ns)

 <State 94>: 1.15ns
The critical path consists of the following:
	'add' operation ('add_ln105', Systolic_Array_PCNN_based/conv_sysarr.cpp:105) [1035]  (1.15 ns)

 <State 95>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[1043] ('mul_ln212', Systolic_Array_PCNN_based/conv_sysarr.cpp:212) [1043]  (0.535 ns)

 <State 96>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[1043] ('mul_ln212', Systolic_Array_PCNN_based/conv_sysarr.cpp:212) [1043]  (0.535 ns)

 <State 97>: 0.676ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln214', Systolic_Array_PCNN_based/conv_sysarr.cpp:214) [1044]  (0.676 ns)

 <State 98>: 2ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten149', Systolic_Array_PCNN_based/conv_sysarr.cpp:213) with incoming values : ('select_ln213_3', Systolic_Array_PCNN_based/conv_sysarr.cpp:213) [1049]  (0 ns)
	'icmp' operation ('icmp_ln213', Systolic_Array_PCNN_based/conv_sysarr.cpp:213) [1059]  (0.71 ns)
	'select' operation ('select_ln212_1', Systolic_Array_PCNN_based/conv_sysarr.cpp:212) [1062]  (0.293 ns)
	'mul' operation of DSP[1080] ('mul_ln212_1', Systolic_Array_PCNN_based/conv_sysarr.cpp:212) [1064]  (0.996 ns)

 <State 99>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[1080] ('mul_ln212_1', Systolic_Array_PCNN_based/conv_sysarr.cpp:212) [1064]  (0.996 ns)

 <State 100>: 1.98ns
The critical path consists of the following:
	'phi' operation ('wh', Systolic_Array_PCNN_based/conv_sysarr.cpp:214) with incoming values : ('add_ln214', Systolic_Array_PCNN_based/conv_sysarr.cpp:214) [1051]  (0 ns)
	'icmp' operation ('icmp_ln214_1', Systolic_Array_PCNN_based/conv_sysarr.cpp:214) [1068]  (0.676 ns)
	'select' operation ('select_ln212_3', Systolic_Array_PCNN_based/conv_sysarr.cpp:212) [1069]  (0.278 ns)
	'or' operation ('or_ln213', Systolic_Array_PCNN_based/conv_sysarr.cpp:213) [1072]  (0 ns)
	'select' operation ('select_ln213', Systolic_Array_PCNN_based/conv_sysarr.cpp:213) [1073]  (0.243 ns)
	'add' operation ('add_ln214', Systolic_Array_PCNN_based/conv_sysarr.cpp:214) [1095]  (0.785 ns)

 <State 101>: 1.8ns
The critical path consists of the following:
	'add' operation of DSP[1080] ('add_ln215', Systolic_Array_PCNN_based/conv_sysarr.cpp:215) [1080]  (0.645 ns)
	'getelementptr' operation ('output_l1_0_addr_4', Systolic_Array_PCNN_based/conv_sysarr.cpp:215) [1082]  (0 ns)
	'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv_sysarr.cpp:215) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:31 [1083]  (1.16 ns)

 <State 102>: 3.15ns
The critical path consists of the following:
	'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv_sysarr.cpp:215) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr.cpp:31 [1083]  (1.16 ns)
	'mux' operation ('tmp_2', Systolic_Array_PCNN_based/conv_sysarr.cpp:215) [1090]  (0.393 ns)
	fifo write on port 'conv_out_V' [1094]  (1.6 ns)

 <State 103>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
