-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Softmax_Loop_softmax_output_proc is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    inv_sum_exp_stream_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    inv_sum_exp_stream_empty_n : IN STD_LOGIC;
    inv_sum_exp_stream_read : OUT STD_LOGIC;
    inv_sum_exp_stream_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    inv_sum_exp_stream_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    seq_len_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    seq_len_empty_n : IN STD_LOGIC;
    seq_len_read : OUT STD_LOGIC;
    seq_len_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    seq_len_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    exp_bypass_stream_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    exp_bypass_stream_empty_n : IN STD_LOGIC;
    exp_bypass_stream_read : OUT STD_LOGIC;
    exp_bypass_stream_num_data_valid : IN STD_LOGIC_VECTOR (14 downto 0);
    exp_bypass_stream_fifo_cap : IN STD_LOGIC_VECTOR (14 downto 0);
    out_stream_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_stream_TVALID : OUT STD_LOGIC;
    out_stream_TREADY : IN STD_LOGIC );
end;


architecture behav of Softmax_Loop_softmax_output_proc is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal inv_sum_exp_stream_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln83_fu_108_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal seq_len_blk_n : STD_LOGIC;
    signal seq_len_read_reg_145 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal inv_sum_exp_fu_114_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal inv_sum_exp_reg_153 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state2 : BOOLEAN;
    signal grp_Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3_fu_82_ap_start : STD_LOGIC;
    signal grp_Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3_fu_82_ap_done : STD_LOGIC;
    signal grp_Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3_fu_82_ap_idle : STD_LOGIC;
    signal grp_Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3_fu_82_ap_ready : STD_LOGIC;
    signal grp_Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3_fu_82_exp_bypass_stream_read : STD_LOGIC;
    signal grp_Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3_fu_82_out_stream_TREADY : STD_LOGIC;
    signal grp_Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3_fu_82_out_stream_TDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3_fu_82_out_stream_TVALID : STD_LOGIC;
    signal grp_Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3_fu_82_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state2_ignore_call6 : BOOLEAN;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal out_stream_TDATA_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal head_fu_66 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal head_4_fu_102_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal seq_len_read_local : STD_LOGIC;
    signal inv_sum_exp_stream_read_local : STD_LOGIC;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal regslice_both_out_stream_U_apdone_blk : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal out_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal out_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_out_stream_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Softmax_Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        exp_bypass_stream_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        exp_bypass_stream_empty_n : IN STD_LOGIC;
        exp_bypass_stream_read : OUT STD_LOGIC;
        exp_bypass_stream_num_data_valid : IN STD_LOGIC_VECTOR (14 downto 0);
        exp_bypass_stream_fifo_cap : IN STD_LOGIC_VECTOR (14 downto 0);
        out_stream_TREADY : IN STD_LOGIC;
        seq_len_load : IN STD_LOGIC_VECTOR (31 downto 0);
        inv_sum_exp : IN STD_LOGIC_VECTOR (15 downto 0);
        out_stream_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_stream_TVALID : OUT STD_LOGIC );
    end component;


    component Softmax_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    grp_Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3_fu_82 : component Softmax_Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3_fu_82_ap_start,
        ap_done => grp_Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3_fu_82_ap_done,
        ap_idle => grp_Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3_fu_82_ap_idle,
        ap_ready => grp_Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3_fu_82_ap_ready,
        exp_bypass_stream_dout => exp_bypass_stream_dout,
        exp_bypass_stream_empty_n => exp_bypass_stream_empty_n,
        exp_bypass_stream_read => grp_Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3_fu_82_exp_bypass_stream_read,
        exp_bypass_stream_num_data_valid => ap_const_lv15_0,
        exp_bypass_stream_fifo_cap => ap_const_lv15_0,
        out_stream_TREADY => grp_Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3_fu_82_out_stream_TREADY,
        seq_len_load => seq_len_read_reg_145,
        inv_sum_exp => inv_sum_exp_reg_153,
        out_stream_TDATA => grp_Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3_fu_82_out_stream_TDATA,
        out_stream_TVALID => grp_Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3_fu_82_out_stream_TVALID);

    regslice_both_out_stream_U : component Softmax_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => out_stream_TDATA_int_regslice,
        vld_in => grp_Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3_fu_82_out_stream_TVALID,
        ack_in => out_stream_TREADY_int_regslice,
        data_out => out_stream_TDATA,
        vld_out => regslice_both_out_stream_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (regslice_both_out_stream_U_apdone_blk = ap_const_logic_0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3_fu_82_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3_fu_82_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state2_ignore_call6) and (icmp_ln83_fu_108_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3_fu_82_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3_fu_82_ap_ready = ap_const_logic_1)) then 
                    grp_Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3_fu_82_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    head_fu_66_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                head_fu_66 <= ap_const_lv3_0;
            elsif (((ap_const_boolean_0 = ap_block_state2) and (icmp_ln83_fu_108_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                head_fu_66 <= head_4_fu_102_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                inv_sum_exp_reg_153 <= inv_sum_exp_fu_114_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3_fu_82_out_stream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                out_stream_TDATA_reg <= grp_Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3_fu_82_out_stream_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                seq_len_read_reg_145 <= seq_len_dout;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln83_fu_108_p2, ap_block_state1, ap_block_state2, grp_Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3_fu_82_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state4, regslice_both_out_stream_U_apdone_blk)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2) and (icmp_ln83_fu_108_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                elsif (((ap_const_boolean_0 = ap_block_state2) and (icmp_ln83_fu_108_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((grp_Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3_fu_82_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (regslice_both_out_stream_U_apdone_blk = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2)
    begin
        if ((ap_const_boolean_1 = ap_block_state2)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state3_blk_assign_proc : process(grp_Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3_fu_82_ap_done)
    begin
        if ((grp_Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3_fu_82_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state4_blk_assign_proc : process(regslice_both_out_stream_U_apdone_blk)
    begin
        if ((regslice_both_out_stream_U_apdone_blk = ap_const_logic_1)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, seq_len_empty_n)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (seq_len_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state2_assign_proc : process(inv_sum_exp_stream_empty_n, icmp_ln83_fu_108_p2)
    begin
                ap_block_state2 <= ((icmp_ln83_fu_108_p2 = ap_const_lv1_0) and (inv_sum_exp_stream_empty_n = ap_const_logic_0));
    end process;


    ap_block_state2_ignore_call6_assign_proc : process(inv_sum_exp_stream_empty_n, icmp_ln83_fu_108_p2)
    begin
                ap_block_state2_ignore_call6 <= ((icmp_ln83_fu_108_p2 = ap_const_lv1_0) and (inv_sum_exp_stream_empty_n = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state4, regslice_both_out_stream_U_apdone_blk)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (regslice_both_out_stream_U_apdone_blk = ap_const_logic_0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state4, regslice_both_out_stream_U_apdone_blk)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (regslice_both_out_stream_U_apdone_blk = ap_const_logic_0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    exp_bypass_stream_read <= grp_Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3_fu_82_exp_bypass_stream_read;
    grp_Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3_fu_82_ap_start <= grp_Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3_fu_82_ap_start_reg;
    grp_Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3_fu_82_out_stream_TREADY <= (out_stream_TREADY_int_regslice and ap_CS_fsm_state3);
    head_4_fu_102_p2 <= std_logic_vector(unsigned(head_fu_66) + unsigned(ap_const_lv3_1));
    icmp_ln83_fu_108_p2 <= "1" when (head_fu_66 = ap_const_lv3_4) else "0";
    inv_sum_exp_fu_114_p1 <= inv_sum_exp_stream_dout;

    inv_sum_exp_stream_blk_n_assign_proc : process(inv_sum_exp_stream_empty_n, ap_CS_fsm_state2, icmp_ln83_fu_108_p2)
    begin
        if (((icmp_ln83_fu_108_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            inv_sum_exp_stream_blk_n <= inv_sum_exp_stream_empty_n;
        else 
            inv_sum_exp_stream_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    inv_sum_exp_stream_read <= inv_sum_exp_stream_read_local;

    inv_sum_exp_stream_read_local_assign_proc : process(ap_CS_fsm_state2, icmp_ln83_fu_108_p2, ap_block_state2)
    begin
        if (((ap_const_boolean_0 = ap_block_state2) and (icmp_ln83_fu_108_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            inv_sum_exp_stream_read_local <= ap_const_logic_1;
        else 
            inv_sum_exp_stream_read_local <= ap_const_logic_0;
        end if; 
    end process;


    out_stream_TDATA_int_regslice_assign_proc : process(grp_Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3_fu_82_out_stream_TDATA, grp_Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3_fu_82_out_stream_TVALID, ap_CS_fsm_state3, out_stream_TDATA_reg)
    begin
        if (((grp_Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3_fu_82_out_stream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            out_stream_TDATA_int_regslice <= grp_Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3_fu_82_out_stream_TDATA;
        else 
            out_stream_TDATA_int_regslice <= out_stream_TDATA_reg;
        end if; 
    end process;

    out_stream_TVALID <= regslice_both_out_stream_U_vld_out;

    seq_len_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, seq_len_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            seq_len_blk_n <= seq_len_empty_n;
        else 
            seq_len_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    seq_len_read <= seq_len_read_local;

    seq_len_read_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            seq_len_read_local <= ap_const_logic_1;
        else 
            seq_len_read_local <= ap_const_logic_0;
        end if; 
    end process;

end behav;
