module calendar(CLK, RST, Hours, Mins, Secs);
    input CLK, RST;
    output [5:0] Hours, Mins, Secs;
    reg [5:0] Hours, Mins, Secs;

    always @(posedge CLK or posedge RST)
    begin
        if (RST)
        begin
            Secs <= 6'd0;
        end
        else if (Secs == 6'd59)
        begin
            Secs <= 6'd0;
        end
        else
        begin
            Secs <= Secs + 1'b1;
        end
    end

    always @(posedge CLK or posedge RST)
    begin
        if (RST)
        begin
            Mins <= 6'd0;
        end
        else if (Mins == 6'd59 && Secs == 6'd59)
        begin
            Mins <= 6'd0;
        end
        else if (Secs == 6'd59)
        begin
            Mins <= Mins + 1'b1;
        end
        else
        begin
            Mins <= Mins;
        end
    end

    always @(posedge CLK or posedge RST)
    begin
        if (RST)
        begin
            Hours <= 6'd0;
        end
        else if (Hours == 6'd23 && Mins == 6'd59 && Secs == 6'd59)
        begin
            Hours <= 6'd0;
        end
        else if (Mins == 6'd59 && Secs == 6'd59)
        begin
            Hours <= Hours + 1'b1;
        end
        else
        begin
            Hours <= Hours;
        end
    end
endmodule