DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
instances [
(Instance
name "I_tb"
duLibraryName "controller_test"
duName "busController_tester"
elements [
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "rs232BitNb"
type "positive"
value "rs232BitNb"
)
(GiElement
name "rs232BaudRate"
type "real"
value "rs232BaudRate"
)
(GiElement
name "i2cBaudRate"
type "real"
value "i2cBaudRate"
)
(GiElement
name "kartBaseAddress"
type "positive"
value "kartBaseAddress"
)
(GiElement
name "adcBitNb"
type "positive"
value "adcBitNb"
)
(GiElement
name "sequenceAddressBitNb"
type "positive"
value "sequenceAddressBitNb"
)
(GiElement
name "sequenceArgumentBitNb"
type "positive"
value "sequenceArgumentBitNb"
)
]
mwi 0
uid 2492,0
)
(Instance
name "I_adc"
duLibraryName "AD_DA_test"
duName "adc3425"
elements [
(GiElement
name "adcBitNb"
type "positive"
value "adcBitNb"
)
]
mwi 0
uid 12013,0
)
(Instance
name "I_dut"
duLibraryName "Controller"
duName "busController"
elements [
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "rs232BitNb"
type "positive"
value "rs232BitNb"
)
(GiElement
name "rs232FifoDepth"
type "positive"
value "rs232FifoDepth"
)
(GiElement
name "rs232BaudRate"
type "real"
value "rs232BaudRate"
)
(GiElement
name "i2cBitNb"
type "positive"
value "i2cBitNb"
)
(GiElement
name "i2cFifoDepth"
type "positive"
value "i2cFifoDepth"
)
(GiElement
name "i2cBaudRate"
type "real"
value "i2cBaudRate"
)
(GiElement
name "i2cUpdateRate"
type "real"
value "i2cUpdateRate"
)
(GiElement
name "kartBaseAddress"
type "positive"
value "kartBaseAddress"
)
(GiElement
name "registerAddressBitNb"
type "natural"
value "registerAddressBitNb"
)
(GiElement
name "registerDataBitNb"
type "positive"
value "registerDataBitNb"
)
(GiElement
name "sequenceAddressBitNb"
type "positive"
value "sequenceAddressBitNb"
)
(GiElement
name "sequenceCommandBitNb"
type "positive"
value "sequenceCommandBitNb"
)
(GiElement
name "sequenceArgumentBitNb"
type "positive"
value "sequenceArgumentBitNb"
)
(GiElement
name "clockToHectoHzCount"
type "positive"
value "clockToHectoHzCount"
)
(GiElement
name "testOutBitNb"
type "positive"
value "testOutBitNb"
)
]
mwi 0
uid 12733,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb2"
number "2"
)
]
libraryRefs [
"ieee"
"gates"
]
)
version "29.1"
appVersion "2009.2 (Build 10)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hdl"
)
(vvPair
variable "HDSDir"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds\\bus@controller_tb\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds\\bus@controller_tb\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds\\bus@controller_tb"
)
(vvPair
variable "d_logical"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds\\busController_tb"
)
(vvPair
variable "date"
value "21.08.2015"
)
(vvPair
variable "day"
value "ven."
)
(vvPair
variable "day_long"
value "vendredi"
)
(vvPair
variable "dd"
value "21"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "busController_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE3673"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Controller_test"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../Controller_test/concat"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Kart/Controller_test/work"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "busController_tb"
)
(vvPair
variable "month"
value "août"
)
(vvPair
variable "month_long"
value "août"
)
(vvPair
variable "p"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds\\bus@controller_tb\\struct.bd"
)
(vvPair
variable "p_logical"
value "D:\\Labs\\ELN_kart\\Controller\\Prefs\\..\\Controller_test\\hds\\busController_tb\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_ActelPath"
value "$ACTEL_HOME"
)
(vvPair
variable "task_ActelProjectPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ACTEL_WORK_DIR"
)
(vvPair
variable "task_ActelUserPath"
value "$HDS_PROJECT_DIR\\..\\$ACTEL_WORK_DIR"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME\\win32"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "13:01:45"
)
(vvPair
variable "unit"
value "busController_tb"
)
(vvPair
variable "user"
value "francois"
)
(vvPair
variable "version"
value "2009.2 (Build 10)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2015"
)
(vvPair
variable "yy"
value "15"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 198,0
optionalChildren [
*1 (Grouping
uid 1487,0
optionalChildren [
*2 (CommentText
uid 1489,0
shape (Rectangle
uid 1490,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "121000,110000,140000,112000"
)
oxt "45000,22000,64000,24000"
text (MLText
uid 1491,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "121200,110400,136600,111600"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 18600
)
position 1
ignorePrefs 1
)
*3 (CommentText
uid 1492,0
shape (Rectangle
uid 1493,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "89000,110000,115000,112000"
)
oxt "13000,22000,39000,24000"
text (MLText
uid 1494,0
va (VaSet
fg "32768,0,0"
font "Arial,12,1"
)
xt "96250,110250,107750,111750"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 25600
)
position 1
ignorePrefs 1
)
*4 (CommentText
uid 1495,0
shape (Rectangle
uid 1496,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "94000,116000,115000,118000"
)
oxt "18000,28000,39000,30000"
text (MLText
uid 1497,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "94200,116400,110600,117600"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 1498,0
shape (Rectangle
uid 1499,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "115000,110000,121000,112000"
)
oxt "39000,22000,45000,24000"
text (MLText
uid 1500,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "115200,110400,119900,111600"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 1501,0
shape (Rectangle
uid 1502,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "94000,112000,115000,114000"
)
oxt "18000,24000,39000,26000"
text (MLText
uid 1503,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "94200,112400,109400,113600"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 1504,0
shape (Rectangle
uid 1505,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "89000,112000,94000,114000"
)
oxt "13000,24000,18000,26000"
text (MLText
uid 1506,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "89200,112400,92600,113600"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 1507,0
shape (Rectangle
uid 1508,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "89000,114000,94000,116000"
)
oxt "13000,26000,18000,28000"
text (MLText
uid 1509,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "89200,114400,92600,115600"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 1510,0
shape (Rectangle
uid 1511,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "115000,112000,140000,118000"
)
oxt "39000,24000,64000,30000"
text (MLText
uid 1512,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "115200,112200,129300,113400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 24600
)
ignorePrefs 1
)
*10 (CommentText
uid 1513,0
shape (Rectangle
uid 1514,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "94000,114000,115000,116000"
)
oxt "18000,26000,39000,28000"
text (MLText
uid 1515,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "94200,114400,113100,115600"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 1516,0
shape (Rectangle
uid 1517,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "89000,116000,94000,118000"
)
oxt "13000,28000,18000,30000"
text (MLText
uid 1518,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "89200,116400,93500,117600"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 1488,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 1
)
xt "89000,110000,140000,118000"
)
oxt "13000,22000,64000,30000"
)
*12 (Blk
uid 2492,0
shape (Rectangle
uid 2493,0
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "13000,86000,137000,94000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2494,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*13 (Text
uid 2495,0
va (VaSet
)
xt "12900,93900,21700,95100"
st "controller_test"
blo "12900,94900"
tm "BdLibraryNameMgr"
)
*14 (Text
uid 2496,0
va (VaSet
)
xt "12900,95100,25400,96300"
st "busController_tester"
blo "12900,96100"
tm "BlkNameMgr"
)
*15 (Text
uid 2497,0
va (VaSet
)
xt "12900,96300,15700,97500"
st "I_tb"
blo "12900,97300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2498,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2499,0
text (MLText
uid 2500,0
va (VaSet
)
xt "13000,97600,49300,107200"
st "clockFrequency        = clockFrequency           ( real     )  
rs232BitNb            = rs232BitNb               ( positive )  
rs232BaudRate         = rs232BaudRate            ( real     )  
i2cBaudRate           = i2cBaudRate              ( real     )  
kartBaseAddress       = kartBaseAddress          ( positive )  
adcBitNb              = adcBitNb                 ( positive )  
sequenceAddressBitNb  = sequenceAddressBitNb     ( positive )  
sequenceArgumentBitNb = sequenceArgumentBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "rs232BitNb"
type "positive"
value "rs232BitNb"
)
(GiElement
name "rs232BaudRate"
type "real"
value "rs232BaudRate"
)
(GiElement
name "i2cBaudRate"
type "real"
value "i2cBaudRate"
)
(GiElement
name "kartBaseAddress"
type "positive"
value "kartBaseAddress"
)
(GiElement
name "adcBitNb"
type "positive"
value "adcBitNb"
)
(GiElement
name "sequenceAddressBitNb"
type "positive"
value "sequenceAddressBitNb"
)
(GiElement
name "sequenceArgumentBitNb"
type "positive"
value "sequenceArgumentBitNb"
)
]
)
viewicon (ZoomableIcon
uid 10233,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "13250,92250,14750,93750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*16 (Net
uid 2504,0
decl (Decl
n "reset"
t "std_ulogic"
o 13
suid 1,0
)
declText (MLText
uid 2505,0
va (VaSet
isHidden 1
)
xt "0,2400,17500,3600"
st "SIGNAL reset        : std_ulogic"
)
)
*17 (Net
uid 2512,0
decl (Decl
n "clock"
t "std_ulogic"
o 9
suid 2,0
)
declText (MLText
uid 2513,0
va (VaSet
isHidden 1
)
xt "0,2400,17600,3600"
st "SIGNAL clock        : std_ulogic"
)
)
*18 (Net
uid 6353,0
decl (Decl
n "bt_TxD"
t "std_uLogic"
o 7
suid 38,0
)
declText (MLText
uid 6354,0
va (VaSet
isHidden 1
)
xt "0,2400,18600,3600"
st "SIGNAL bt_TxD       : std_uLogic"
)
)
*19 (Net
uid 6361,0
decl (Decl
n "bt_RxD"
t "std_uLogic"
o 6
suid 39,0
)
declText (MLText
uid 6362,0
va (VaSet
isHidden 1
)
xt "0,2400,18600,3600"
st "SIGNAL bt_RxD       : std_uLogic"
)
)
*20 (Net
uid 7797,0
decl (Decl
n "bt_reset"
t "std_uLogic"
o 8
suid 45,0
)
declText (MLText
uid 7798,0
va (VaSet
isHidden 1
)
xt "0,0,18500,1200"
st "SIGNAL bt_reset     : std_uLogic"
)
)
*21 (HdlText
uid 8712,0
optionalChildren [
*22 (EmbeddedText
uid 8717,0
commentText (CommentText
uid 8718,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 8719,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "75000,49000,91000,61000"
)
oxt "0,0,18000,5000"
text (MLText
uid 8720,0
va (VaSet
font "Verdana,8,0"
)
xt "75200,49200,89000,58200"
st "
sCl <= '0' when sClOut = '0'
  else 'H';
sDa <= '0' when sDaOut = '0'
  else 'H';
sClIn <= '0' when sCl = '0'
  else '1';
sDaIn <= '0' when sDa = '0'
  else '1';


"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 12000
visibleWidth 16000
)
)
)
]
shape (Rectangle
uid 8713,0
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "75000,48000,91000,62000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 8714,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*23 (Text
uid 8715,0
va (VaSet
font "Verdana,8,0"
)
xt "75400,62000,77400,63000"
st "eb2"
blo "75400,62800"
tm "HdlTextNameMgr"
)
*24 (Text
uid 8716,0
va (VaSet
font "Verdana,8,0"
)
xt "75400,63000,76400,64000"
st "2"
blo "75400,63800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 10234,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "75250,60250,76750,61750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*25 (Net
uid 8773,0
decl (Decl
n "sDaIn"
t "std_ulogic"
o 18
suid 48,0
)
declText (MLText
uid 8774,0
va (VaSet
isHidden 1
)
xt "0,0,18000,1200"
st "SIGNAL sDaIn        : std_ulogic"
)
)
*26 (Net
uid 8775,0
decl (Decl
n "sDa"
t "std_logic"
o 17
suid 49,0
)
declText (MLText
uid 8776,0
va (VaSet
isHidden 1
)
xt "0,0,16900,1200"
st "SIGNAL sDa          : std_logic"
)
)
*27 (Net
uid 8777,0
decl (Decl
n "sClOut"
t "std_ulogic"
o 16
suid 50,0
)
declText (MLText
uid 8778,0
va (VaSet
isHidden 1
)
xt "0,0,18200,1200"
st "SIGNAL sClOut       : std_ulogic"
)
)
*28 (Net
uid 8779,0
decl (Decl
n "sDaOut"
t "std_ulogic"
o 19
suid 51,0
)
declText (MLText
uid 8780,0
va (VaSet
isHidden 1
)
xt "0,0,18500,1200"
st "SIGNAL sDaOut       : std_ulogic"
)
)
*29 (Net
uid 8781,0
decl (Decl
n "sClIn"
t "std_ulogic"
o 15
suid 52,0
)
declText (MLText
uid 8782,0
va (VaSet
isHidden 1
)
xt "0,0,17700,1200"
st "SIGNAL sClIn        : std_ulogic"
)
)
*30 (Net
uid 8783,0
decl (Decl
n "sCl"
t "std_logic"
o 14
suid 53,0
)
declText (MLText
uid 8784,0
va (VaSet
isHidden 1
)
xt "0,0,16600,1200"
st "SIGNAL sCl          : std_logic"
)
)
*31 (SaComponent
uid 12013,0
optionalChildren [
*32 (CptPort
uid 11997,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11998,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123000,51625,123750,52375"
)
tg (CPTG
uid 11999,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12000,0
va (VaSet
)
xt "118600,51400,122000,52600"
st "VINp"
ju 2
blo "122000,52400"
)
)
thePort (LogicalPort
decl (Decl
n "VINp"
t "integer"
o 3
suid 4,0
)
)
)
*33 (CptPort
uid 12001,0
ps "OnEdgeStrategy"
shape (Diamond
uid 12002,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106250,53625,107000,54375"
)
tg (CPTG
uid 12003,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12004,0
va (VaSet
)
xt "108000,53400,111000,54600"
st "SDA"
blo "108000,54400"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "SDA"
t "std_logic"
o 4
suid 20,0
)
)
)
*34 (CptPort
uid 12005,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12006,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123000,53625,123750,54375"
)
tg (CPTG
uid 12007,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12008,0
va (VaSet
)
xt "118300,53400,122000,54600"
st "VINm"
ju 2
blo "122000,54400"
)
)
thePort (LogicalPort
decl (Decl
n "VINm"
t "integer"
o 2
suid 28,0
)
)
)
*35 (CptPort
uid 12009,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12010,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106250,51625,107000,52375"
)
tg (CPTG
uid 12011,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12012,0
va (VaSet
)
xt "108000,51400,110800,52600"
st "SCL"
blo "108000,52400"
)
)
thePort (LogicalPort
decl (Decl
n "SCL"
t "std_ulogic"
o 1
suid 32,0
)
)
)
]
shape (Rectangle
uid 12014,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "107000,48000,123000,58000"
)
oxt "38000,21000,54000,31000"
ttg (MlTextGroup
uid 12015,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*36 (Text
uid 12016,0
va (VaSet
font "Verdana,9,1"
)
xt "106950,58000,114450,59200"
st "AD_DA_test"
blo "106950,59000"
tm "BdLibraryNameMgr"
)
*37 (Text
uid 12017,0
va (VaSet
font "Verdana,9,1"
)
xt "106950,59200,111650,60400"
st "adc3425"
blo "106950,60200"
tm "CptNameMgr"
)
*38 (Text
uid 12018,0
va (VaSet
font "Verdana,9,1"
)
xt "106950,60400,110350,61600"
st "I_adc"
blo "106950,61400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12019,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12020,0
text (MLText
uid 12021,0
va (VaSet
font "Courier New,9,0"
)
xt "107000,61400,127000,62600"
st "adcBitNb = adcBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "adcBitNb"
type "positive"
value "adcBitNb"
)
]
)
viewicon (ZoomableIcon
uid 12022,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "107250,56250,108750,57750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*39 (Net
uid 12061,0
decl (Decl
n "VINm"
t "integer"
o 15
suid 56,0
)
declText (MLText
uid 12062,0
va (VaSet
isHidden 1
)
xt "0,0,16500,1200"
st "SIGNAL VINm         : integer"
)
)
*40 (Net
uid 12069,0
decl (Decl
n "VINp"
t "integer"
o 16
suid 57,0
)
declText (MLText
uid 12070,0
va (VaSet
isHidden 1
)
xt "0,0,16200,1200"
st "SIGNAL VINp         : integer"
)
)
*41 (Net
uid 12268,0
decl (Decl
n "bt_VRegEn"
t "std_uLogic"
o 16
suid 58,0
)
declText (MLText
uid 12269,0
va (VaSet
isHidden 1
)
xt "0,0,19600,1200"
st "SIGNAL bt_VRegEn    : std_uLogic"
)
)
*42 (Net
uid 12276,0
decl (Decl
n "bt_connected"
t "std_uLogic"
o 17
suid 59,0
)
declText (MLText
uid 12277,0
va (VaSet
isHidden 1
)
xt "0,0,19900,1200"
st "SIGNAL bt_connected : std_uLogic"
)
)
*43 (Net
uid 12288,0
decl (Decl
n "uart_TxD"
t "std_uLogic"
o 11
suid 60,0
)
declText (MLText
uid 12289,0
va (VaSet
isHidden 1
)
xt "0,0,19000,1200"
st "SIGNAL uart_TxD     : std_uLogic"
)
)
*44 (Net
uid 12290,0
decl (Decl
n "uart_RxD"
t "std_uLogic"
o 10
suid 61,0
)
declText (MLText
uid 12291,0
va (VaSet
isHidden 1
)
xt "0,0,19000,1200"
st "SIGNAL uart_RxD     : std_uLogic"
)
)
*45 (SaComponent
uid 12733,0
optionalChildren [
*46 (CptPort
uid 12677,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12678,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,59625,43000,60375"
)
tg (CPTG
uid 12679,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12680,0
va (VaSet
)
xt "44000,59400,52200,60600"
st "bt_connected"
blo "44000,60400"
)
)
thePort (LogicalPort
decl (Decl
n "bt_connected"
t "std_uLogic"
o 2
suid 28,0
)
)
)
*47 (CptPort
uid 12681,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12682,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,71625,43000,72375"
)
tg (CPTG
uid 12683,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12684,0
va (VaSet
)
xt "44000,71400,47300,72600"
st "reset"
blo "44000,72400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 2036,0
)
)
)
*48 (CptPort
uid 12685,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12686,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,69625,43000,70375"
)
tg (CPTG
uid 12687,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12688,0
va (VaSet
)
xt "44000,69400,47400,70600"
st "clock"
blo "44000,70400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 3
suid 2037,0
)
)
)
*49 (CptPort
uid 12689,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12690,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,63625,43000,64375"
)
tg (CPTG
uid 12691,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12692,0
va (VaSet
)
xt "44000,63400,49400,64600"
st "uart_TxD"
blo "44000,64400"
)
)
thePort (LogicalPort
decl (Decl
n "uart_TxD"
t "std_uLogic"
o 7
suid 2039,0
)
)
)
*50 (CptPort
uid 12693,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12694,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,65625,43000,66375"
)
tg (CPTG
uid 12695,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12696,0
va (VaSet
)
xt "44000,65400,49400,66600"
st "uart_RxD"
blo "44000,66400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "uart_RxD"
t "std_uLogic"
o 14
suid 2040,0
)
)
)
*51 (CptPort
uid 12697,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12698,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,51625,43000,52375"
)
tg (CPTG
uid 12699,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12700,0
va (VaSet
)
xt "44000,51400,48400,52600"
st "bt_TxD"
blo "44000,52400"
)
)
thePort (LogicalPort
decl (Decl
n "bt_TxD"
t "std_uLogic"
o 1
suid 2041,0
)
)
)
*52 (CptPort
uid 12701,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12702,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,53625,43000,54375"
)
tg (CPTG
uid 12703,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12704,0
va (VaSet
)
xt "44000,53400,48400,54600"
st "bt_RxD"
blo "44000,54400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "bt_RxD"
t "std_uLogic"
o 8
suid 2042,0
)
)
)
*53 (CptPort
uid 12705,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12706,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,55625,43000,56375"
)
tg (CPTG
uid 12707,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12708,0
va (VaSet
)
xt "44000,55400,48900,56600"
st "bt_reset"
blo "44000,56400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "bt_reset"
t "std_uLogic"
o 10
suid 2045,0
)
)
)
*54 (CptPort
uid 12709,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12710,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,51625,59750,52375"
)
tg (CPTG
uid 12711,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12712,0
va (VaSet
)
xt "53700,51400,58000,52600"
st "sClOut"
ju 2
blo "58000,52400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sClOut"
t "std_ulogic"
o 11
suid 2048,0
)
)
)
*55 (CptPort
uid 12713,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12714,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,53625,59750,54375"
)
tg (CPTG
uid 12715,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12716,0
va (VaSet
)
xt "53400,53400,58000,54600"
st "sDaOut"
ju 2
blo "58000,54400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sDaOut"
t "std_ulogic"
o 12
suid 2049,0
)
)
)
*56 (CptPort
uid 12717,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12718,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,55625,59750,56375"
)
tg (CPTG
uid 12719,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12720,0
va (VaSet
)
xt "54500,55400,58000,56600"
st "sClIn"
ju 2
blo "58000,56400"
)
)
thePort (LogicalPort
decl (Decl
n "sClIn"
t "std_ulogic"
o 5
suid 2050,0
)
)
)
*57 (CptPort
uid 12721,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12722,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "59000,57625,59750,58375"
)
tg (CPTG
uid 12723,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12724,0
va (VaSet
)
xt "54200,57400,58000,58600"
st "sDaIn"
ju 2
blo "58000,58400"
)
)
thePort (LogicalPort
decl (Decl
n "sDaIn"
t "std_ulogic"
o 6
suid 2051,0
)
)
)
*58 (CptPort
uid 12725,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12726,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50625,47250,51375,48000"
)
tg (CPTG
uid 12727,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12728,0
va (VaSet
)
xt "49000,49000,53600,50200"
st "testOut"
blo "49000,50000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "testOut"
t "std_ulogic_vector"
b "(1 to testOutBitNb)"
o 13
suid 2056,0
)
)
)
*59 (CptPort
uid 12729,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12730,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42250,57625,43000,58375"
)
tg (CPTG
uid 12731,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12732,0
va (VaSet
)
xt "44000,57400,50300,58600"
st "bt_VRegEn"
blo "44000,58400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "bt_VRegEn"
t "std_uLogic"
o 9
suid 2057,0
)
)
)
]
shape (Rectangle
uid 12734,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "43000,48000,59000,74000"
)
oxt "51000,14000,67000,40000"
ttg (MlTextGroup
uid 12735,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*60 (Text
uid 12736,0
va (VaSet
)
xt "43100,73700,49500,74900"
st "Controller"
blo "43100,74700"
tm "BdLibraryNameMgr"
)
*61 (Text
uid 12737,0
va (VaSet
)
xt "43100,74900,51300,76100"
st "busController"
blo "43100,75900"
tm "CptNameMgr"
)
*62 (Text
uid 12738,0
va (VaSet
)
xt "43100,76100,46500,77300"
st "I_dut"
blo "43100,77100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12739,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12740,0
text (MLText
uid 12741,0
va (VaSet
font "Verdana,8,0"
)
xt "43000,78000,73400,94000"
st "clockFrequency        = clockFrequency           ( real     )  
rs232BitNb            = rs232BitNb               ( positive )  
rs232FifoDepth        = rs232FifoDepth           ( positive )  
rs232BaudRate         = rs232BaudRate            ( real     )  
i2cBitNb              = i2cBitNb                 ( positive )  
i2cFifoDepth          = i2cFifoDepth             ( positive )  
i2cBaudRate           = i2cBaudRate              ( real     )  
i2cUpdateRate         = i2cUpdateRate            ( real     )  
kartBaseAddress       = kartBaseAddress          ( positive )  
registerAddressBitNb  = registerAddressBitNb     ( natural  )  
registerDataBitNb     = registerDataBitNb        ( positive )  
sequenceAddressBitNb  = sequenceAddressBitNb     ( positive )  
sequenceCommandBitNb  = sequenceCommandBitNb     ( positive )  
sequenceArgumentBitNb = sequenceArgumentBitNb    ( positive )  
clockToHectoHzCount   = clockToHectoHzCount      ( positive )  
testOutBitNb          = testOutBitNb             ( positive )  "
)
header ""
)
elements [
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "rs232BitNb"
type "positive"
value "rs232BitNb"
)
(GiElement
name "rs232FifoDepth"
type "positive"
value "rs232FifoDepth"
)
(GiElement
name "rs232BaudRate"
type "real"
value "rs232BaudRate"
)
(GiElement
name "i2cBitNb"
type "positive"
value "i2cBitNb"
)
(GiElement
name "i2cFifoDepth"
type "positive"
value "i2cFifoDepth"
)
(GiElement
name "i2cBaudRate"
type "real"
value "i2cBaudRate"
)
(GiElement
name "i2cUpdateRate"
type "real"
value "i2cUpdateRate"
)
(GiElement
name "kartBaseAddress"
type "positive"
value "kartBaseAddress"
)
(GiElement
name "registerAddressBitNb"
type "natural"
value "registerAddressBitNb"
)
(GiElement
name "registerDataBitNb"
type "positive"
value "registerDataBitNb"
)
(GiElement
name "sequenceAddressBitNb"
type "positive"
value "sequenceAddressBitNb"
)
(GiElement
name "sequenceCommandBitNb"
type "positive"
value "sequenceCommandBitNb"
)
(GiElement
name "sequenceArgumentBitNb"
type "positive"
value "sequenceArgumentBitNb"
)
(GiElement
name "clockToHectoHzCount"
type "positive"
value "clockToHectoHzCount"
)
(GiElement
name "testOutBitNb"
type "positive"
value "testOutBitNb"
)
]
)
viewicon (ZoomableIcon
uid 12742,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "43250,72250,44750,73750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*63 (Wire
uid 2506,0
shape (OrthoPolyLine
uid 2507,0
va (VaSet
vasetType 3
)
xt "41000,72000,42250,86000"
pts [
"42250,72000"
"41000,72000"
"41000,86000"
]
)
start &47
end &12
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2510,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2511,0
va (VaSet
font "Verdana,12,0"
)
xt "38250,70600,42350,72000"
st "reset"
blo "38250,71800"
tm "WireNameMgr"
)
)
on &16
)
*64 (Wire
uid 2514,0
shape (OrthoPolyLine
uid 2515,0
va (VaSet
vasetType 3
)
xt "39000,70000,42250,86000"
pts [
"42250,70000"
"39000,70000"
"39000,86000"
]
)
start &48
end &12
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2518,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2519,0
va (VaSet
font "Verdana,12,0"
)
xt "38250,68600,42050,70000"
st "clock"
blo "38250,69800"
tm "WireNameMgr"
)
)
on &17
)
*65 (Wire
uid 6339,0
shape (OrthoPolyLine
uid 6340,0
va (VaSet
vasetType 3
)
xt "33000,64000,42250,86000"
pts [
"42250,64000"
"33000,64000"
"33000,86000"
]
)
start &49
end &12
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6343,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6344,0
va (VaSet
font "Verdana,12,0"
)
xt "35000,62600,41500,64000"
st "uart_TxD"
blo "35000,63800"
tm "WireNameMgr"
)
)
on &43
)
*66 (Wire
uid 6347,0
shape (OrthoPolyLine
uid 6348,0
va (VaSet
vasetType 3
)
xt "35000,66000,42250,86000"
pts [
"42250,66000"
"35000,66000"
"35000,86000"
]
)
start &50
end &12
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6351,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6352,0
va (VaSet
font "Verdana,12,0"
)
xt "35000,64600,41600,66000"
st "uart_RxD"
blo "35000,65800"
tm "WireNameMgr"
)
)
on &44
)
*67 (Wire
uid 6355,0
shape (OrthoPolyLine
uid 6356,0
va (VaSet
vasetType 3
)
xt "21000,52000,42250,86000"
pts [
"42250,52000"
"21000,52000"
"21000,86000"
]
)
start &51
end &12
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6359,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6360,0
va (VaSet
font "Verdana,12,0"
)
xt "36000,50600,41200,52000"
st "bt_TxD"
blo "36000,51800"
tm "WireNameMgr"
)
)
on &18
)
*68 (Wire
uid 6363,0
shape (OrthoPolyLine
uid 6364,0
va (VaSet
vasetType 3
)
xt "23000,54000,42250,86000"
pts [
"42250,54000"
"23000,54000"
"23000,86000"
]
)
start &52
end &12
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6367,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6368,0
va (VaSet
font "Verdana,12,0"
)
xt "36000,52600,41300,54000"
st "bt_RxD"
blo "36000,53800"
tm "WireNameMgr"
)
)
on &19
)
*69 (Wire
uid 7799,0
shape (OrthoPolyLine
uid 7800,0
va (VaSet
vasetType 3
)
xt "25000,56000,42250,86000"
pts [
"42250,56000"
"25000,56000"
"25000,86000"
]
)
start &53
end &12
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7803,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7804,0
va (VaSet
font "Verdana,12,0"
)
xt "35250,54600,41450,56000"
st "bt_reset"
blo "35250,55800"
tm "WireNameMgr"
)
)
on &20
)
*70 (Wire
uid 8721,0
optionalChildren [
*71 (BdJunction
uid 12059,0
ps "OnConnectorStrategy"
shape (Circle
uid 12060,0
va (VaSet
vasetType 1
)
xt "94600,53600,95400,54400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 8722,0
va (VaSet
vasetType 3
)
xt "91000,54000,95000,86000"
pts [
"91000,54000"
"95000,54000"
"95000,86000"
]
)
start &21
end &12
sat 4
eat 4
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8727,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8728,0
va (VaSet
font "Verdana,12,0"
)
xt "93000,54000,96200,55400"
st "sDa"
blo "93000,55200"
tm "WireNameMgr"
)
)
on &26
)
*72 (Wire
uid 8731,0
optionalChildren [
*73 (BdJunction
uid 12053,0
ps "OnConnectorStrategy"
shape (Circle
uid 12054,0
va (VaSet
vasetType 1
)
xt "96600,51600,97400,52400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 8732,0
va (VaSet
vasetType 3
)
xt "91000,52000,97000,86000"
pts [
"91000,52000"
"97000,52000"
"97000,86000"
]
)
start &21
end &12
sat 2
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8737,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8738,0
va (VaSet
font "Verdana,12,0"
)
xt "93000,52000,95700,53400"
st "sCl"
blo "93000,53200"
tm "WireNameMgr"
)
)
on &30
)
*74 (Wire
uid 8741,0
shape (OrthoPolyLine
uid 8742,0
va (VaSet
vasetType 3
)
xt "59750,54000,75000,54000"
pts [
"59750,54000"
"75000,54000"
]
)
start &55
end &21
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8747,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8748,0
va (VaSet
font "Verdana,12,0"
)
xt "69000,52600,74500,54000"
st "sDaOut"
blo "69000,53800"
tm "WireNameMgr"
)
)
on &28
)
*75 (Wire
uid 8749,0
shape (OrthoPolyLine
uid 8750,0
va (VaSet
vasetType 3
)
xt "59750,52000,75000,52000"
pts [
"59750,52000"
"75000,52000"
]
)
start &54
end &21
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8755,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8756,0
va (VaSet
font "Verdana,12,0"
)
xt "69000,50600,74000,52000"
st "sClOut"
blo "69000,51800"
tm "WireNameMgr"
)
)
on &27
)
*76 (Wire
uid 8757,0
shape (OrthoPolyLine
uid 8758,0
va (VaSet
vasetType 3
)
xt "59750,58000,75000,58000"
pts [
"59750,58000"
"75000,58000"
]
)
start &57
end &21
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8763,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8764,0
va (VaSet
font "Verdana,12,0"
)
xt "61000,56600,65500,58000"
st "sDaIn"
blo "61000,57800"
tm "WireNameMgr"
)
)
on &25
)
*77 (Wire
uid 8765,0
shape (OrthoPolyLine
uid 8766,0
va (VaSet
vasetType 3
)
xt "59750,56000,75000,56000"
pts [
"59750,56000"
"75000,56000"
]
)
start &56
end &21
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8771,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8772,0
va (VaSet
font "Verdana,12,0"
)
xt "61000,54600,65000,56000"
st "sClIn"
blo "61000,55800"
tm "WireNameMgr"
)
)
on &29
)
*78 (Wire
uid 12049,0
shape (OrthoPolyLine
uid 12050,0
va (VaSet
vasetType 3
)
xt "97000,52000,106250,52000"
pts [
"106250,52000"
"97000,52000"
]
)
start &35
end &73
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12051,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12052,0
va (VaSet
font "Verdana,12,0"
)
xt "102250,50600,104950,52000"
st "sCl"
blo "102250,51800"
tm "WireNameMgr"
)
)
on &30
)
*79 (Wire
uid 12055,0
shape (OrthoPolyLine
uid 12056,0
va (VaSet
vasetType 3
)
xt "95000,54000,106250,54000"
pts [
"106250,54000"
"95000,54000"
]
)
start &33
end &71
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 12057,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12058,0
va (VaSet
font "Verdana,12,0"
)
xt "102250,52600,105450,54000"
st "sDa"
blo "102250,53800"
tm "WireNameMgr"
)
)
on &26
)
*80 (Wire
uid 12063,0
shape (OrthoPolyLine
uid 12064,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "123750,54000,127000,86000"
pts [
"123750,54000"
"127000,54000"
"127000,86000"
]
)
start &34
end &12
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 12067,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12068,0
va (VaSet
font "Verdana,12,0"
)
xt "125750,52600,129850,54000"
st "VINm"
blo "125750,53800"
tm "WireNameMgr"
)
)
on &39
)
*81 (Wire
uid 12071,0
shape (OrthoPolyLine
uid 12072,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "123750,52000,129000,86000"
pts [
"123750,52000"
"129000,52000"
"129000,86000"
]
)
start &32
end &12
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 12075,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12076,0
va (VaSet
font "Verdana,12,0"
)
xt "125750,50600,129550,52000"
st "VINp"
blo "125750,51800"
tm "WireNameMgr"
)
)
on &40
)
*82 (Wire
uid 12270,0
shape (OrthoPolyLine
uid 12271,0
va (VaSet
vasetType 3
)
xt "27000,58000,42250,86000"
pts [
"42250,58000"
"27000,58000"
"27000,86000"
]
)
start &59
end &12
sat 32
eat 1
stc 0
sf 1
si 0
tg (WTG
uid 12274,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12275,0
va (VaSet
font "Verdana,12,0"
)
xt "34000,56600,41700,58000"
st "bt_VRegEn"
blo "34000,57800"
tm "WireNameMgr"
)
)
on &41
)
*83 (Wire
uid 12278,0
shape (OrthoPolyLine
uid 12279,0
va (VaSet
vasetType 3
)
xt "29000,60000,42250,86000"
pts [
"42250,60000"
"29000,60000"
"29000,86000"
]
)
start &46
end &12
sat 32
eat 2
stc 0
sf 1
si 0
tg (WTG
uid 12282,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 12283,0
va (VaSet
font "Verdana,12,0"
)
xt "33000,58600,43200,60000"
st "bt_connected"
blo "33000,59800"
tm "WireNameMgr"
)
)
on &42
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "32768,32768,32768"
)
packageList *84 (PackageList
uid 187,0
stg "VerticalLayoutStrategy"
textVec [
*85 (Text
uid 1297,0
va (VaSet
font "arial,8,1"
)
xt "-7000,19600,-1600,20600"
st "Package List"
blo "-7000,20400"
)
*86 (MLText
uid 1298,0
va (VaSet
font "Verdana,8,0"
)
xt "-7000,20600,6600,25600"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
  USE gates.gates.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 190,0
stg "VerticalLayoutStrategy"
textVec [
*87 (Text
uid 191,0
va (VaSet
isHidden 1
font "arial,10,1"
)
xt "20000,0,31000,1200"
st "Compiler Directives"
blo "20000,1000"
)
*88 (Text
uid 192,0
va (VaSet
isHidden 1
font "arial,10,1"
)
xt "20000,1400,33000,2600"
st "Pre-module directives:"
blo "20000,2400"
)
*89 (MLText
uid 193,0
va (VaSet
isHidden 1
font "arial,10,0"
)
xt "20000,2800,30400,5400"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*90 (Text
uid 194,0
va (VaSet
isHidden 1
font "arial,10,1"
)
xt "20000,5600,33500,6800"
st "Post-module directives:"
blo "20000,6600"
)
*91 (MLText
uid 195,0
va (VaSet
isHidden 1
font "arial,10,0"
)
xt "20000,7000,20000,7000"
tm "BdCompilerDirectivesTextMgr"
)
*92 (Text
uid 196,0
va (VaSet
isHidden 1
font "arial,10,1"
)
xt "20000,7200,33200,8400"
st "End-module directives:"
blo "20000,8200"
)
*93 (MLText
uid 197,0
va (VaSet
isHidden 1
font "arial,10,0"
)
xt "20000,1200,20000,1200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "161,31,1432,898"
viewArea "-9052,17539,145945,120527"
cachedDiagramExtent "-7000,0,140000,118000"
pageSetupInfo (PageSetupInfo
ptrCmd "HP LaserJet P3005 PCL 6 (A303),winspool,"
fileName "\\\\EIV\\a309_hplj4050.electro.eiv"
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
windowsPaperName "A4"
windowsPaperType 9
scale 50
titlesVisible 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-7000,19000"
lastUid 12742,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "65535,0,0"
font "Verdana,8,0"
)
xt "200,200,2500,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,10,1"
)
xt "-150,900,4450,2100"
st "Panel0"
blo "-150,1900"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*94 (Text
va (VaSet
)
xt "1500,2550,6800,3750"
st "<library>"
blo "1500,3550"
tm "BdLibraryNameMgr"
)
*95 (Text
va (VaSet
)
xt "1500,3750,6300,4950"
st "<block>"
blo "1500,4750"
tm "BlkNameMgr"
)
*96 (Text
va (VaSet
)
xt "1500,4950,3400,6150"
st "I0"
blo "1500,5950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "1500,12550,1500,12550"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-600,0,8600,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*97 (Text
va (VaSet
)
xt "-100,3000,2200,4000"
st "Library"
blo "-100,3800"
)
*98 (Text
va (VaSet
)
xt "-100,4000,5900,5000"
st "MWComponent"
blo "-100,4800"
)
*99 (Text
va (VaSet
)
xt "-100,5000,1800,6200"
st "I0"
blo "-100,6000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "Courier New,9,0"
)
xt "-7100,1000,-7100,1000"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*100 (Text
va (VaSet
)
xt "-350,2550,1950,3550"
st "Library"
blo "-350,3350"
tm "BdLibraryNameMgr"
)
*101 (Text
va (VaSet
)
xt "-350,3550,5150,4550"
st "SaComponent"
blo "-350,4350"
tm "CptNameMgr"
)
*102 (Text
va (VaSet
)
xt "-350,4550,1550,5750"
st "I0"
blo "-350,5550"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7350,550,-7350,550"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-600,8250,900,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-1350,0,9350,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*103 (Text
va (VaSet
)
xt "-850,2550,1450,3550"
st "Library"
blo "-850,3350"
)
*104 (Text
va (VaSet
)
xt "-850,3550,5250,4550"
st "VhdlComponent"
blo "-850,4350"
)
*105 (Text
va (VaSet
)
xt "-850,4550,1050,5750"
st "I0"
blo "-850,5550"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7850,550,-7850,550"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-2100,0,10100,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*106 (Text
va (VaSet
)
xt "-1600,2550,700,3550"
st "Library"
blo "-1600,3350"
)
*107 (Text
va (VaSet
)
xt "-1600,3550,5500,4550"
st "VerilogComponent"
blo "-1600,4350"
)
*108 (Text
va (VaSet
)
xt "-1600,4550,300,5750"
st "I0"
blo "-1600,5550"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-8600,550,-8600,550"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*109 (Text
va (VaSet
font "Verdana,8,0"
)
xt "2950,3400,4950,4400"
st "eb1"
blo "2950,4200"
tm "HdlTextNameMgr"
)
*110 (Text
va (VaSet
font "Verdana,8,0"
)
xt "2950,4400,3950,5400"
st "1"
blo "2950,5200"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "Verdana,8,0"
)
xt "200,200,2500,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Verdana,8,0"
)
xt "-550,-500,550,500"
st "G"
blo "-550,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,3400,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,4700,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineStyle 3
lineWidth 1
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "Verdana,8,0"
)
xt "0,400,3700,1400"
st "bundle0"
blo "0,1200"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "Verdana,8,0"
)
xt "0,1400,1300,2400"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,50000"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "Verdana,8,0"
)
xt "0,0,3700,1000"
st "Auto list"
)
second (MLText
va (VaSet
font "Verdana,8,0"
)
xt "0,1000,7500,2000"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "Verdana,8,0"
)
xt "2150,-1300,16350,-300"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
font "Verdana,8,0"
)
xt "50,400,1050,1400"
st "1"
blo "50,1200"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*111 (Text
va (VaSet
font "Verdana,8,1"
)
xt "11800,20000,21800,21000"
st "Frame Declarations"
blo "11800,20800"
)
*112 (MLText
va (VaSet
font "Verdana,8,0"
)
xt "11800,21000,11800,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "Verdana,8,0"
)
xt "1100,-1300,9900,-300"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
font "Verdana,8,0"
)
xt "50,400,1050,1400"
st "1"
blo "50,1200"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*113 (Text
va (VaSet
font "Verdana,8,1"
)
xt "11800,20000,21800,21000"
st "Frame Declarations"
blo "11800,20800"
)
*114 (MLText
va (VaSet
font "Verdana,8,0"
)
xt "11800,21000,11800,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,8,0"
)
xt "0,750,2100,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,8,0"
)
xt "0,750,2100,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,8,1"
)
xt "-7000,28200,0,29200"
st "Declarations"
blo "-7000,29000"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "-7000,29400,-3600,30400"
st "Ports:"
blo "-7000,30200"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Verdana,8,1"
)
xt "-7000,29200,-2200,30200"
st "Pre User:"
blo "-7000,30000"
)
preUserText (MLText
uid 5,0
va (VaSet
font "Courier New,10,0"
)
xt "-5000,30200,25600,57800"
st "constant clockFrequency : real := 10.0E6;

constant rs232BitNb : positive := 8;
constant rs232FifoDepth: positive := 1;
constant rs232BaudRate: real := 30.0*9600.0;

constant i2cBitNb : positive := 10;
constant i2cFifoDepth: positive := 128;
constant i2cBaudRate: real := 3.4E6;
constant i2cUpdateRate: real := 1.0E3;

constant kartBaseAddress : positive := 16#26#;
constant registerAddressBitNb : positive := 4;
constant registerDataBitNb: positive := 16;

constant sequenceAddressBitNb: positive := 4;
constant sequenceCommandBitNb: positive := 4;
constant sequenceArgumentBitNb: positive := 12;
constant clockToHectoHzCount : positive := 100;

constant adcBitNb : positive := 16;

constant testOutBitNb : positive := 8;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "-7000,29400,2000,30400"
st "Diagram Signals:"
blo "-7000,30200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "-7000,29400,-1000,30400"
st "Post User:"
blo "-7000,30200"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,10,0"
)
xt "-5000,43800,-5000,43800"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 61,0
usingSuid 1
emptyRow *115 (LEmptyRow
)
uid 4104,0
optionalChildren [
*116 (RefLabelRowHdr
)
*117 (TitleRowHdr
)
*118 (FilterRowHdr
)
*119 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*120 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*121 (GroupColHdr
tm "GroupColHdrMgr"
)
*122 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*123 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*124 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*125 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*126 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*127 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*128 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_ulogic"
o 13
suid 1,0
)
)
uid 4045,0
)
*129 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clock"
t "std_ulogic"
o 9
suid 2,0
)
)
uid 4047,0
)
*130 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "bt_TxD"
t "std_uLogic"
o 7
suid 38,0
)
)
uid 6381,0
)
*131 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "bt_RxD"
t "std_uLogic"
o 6
suid 39,0
)
)
uid 6383,0
)
*132 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "bt_reset"
t "std_uLogic"
o 8
suid 45,0
)
)
uid 7805,0
)
*133 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sDaIn"
t "std_ulogic"
o 18
suid 48,0
)
)
uid 8826,0
)
*134 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sDa"
t "std_logic"
o 17
suid 49,0
)
)
uid 8828,0
)
*135 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sClOut"
t "std_ulogic"
o 16
suid 50,0
)
)
uid 8830,0
)
*136 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sDaOut"
t "std_ulogic"
o 19
suid 51,0
)
)
uid 8832,0
)
*137 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sClIn"
t "std_ulogic"
o 15
suid 52,0
)
)
uid 8834,0
)
*138 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sCl"
t "std_logic"
o 14
suid 53,0
)
)
uid 8836,0
)
*139 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "VINm"
t "integer"
o 15
suid 56,0
)
)
uid 12077,0
)
*140 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "VINp"
t "integer"
o 16
suid 57,0
)
)
uid 12079,0
)
*141 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "bt_VRegEn"
t "std_uLogic"
o 16
suid 58,0
)
)
uid 12284,0
)
*142 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "bt_connected"
t "std_uLogic"
o 17
suid 59,0
)
)
uid 12286,0
)
*143 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "uart_TxD"
t "std_uLogic"
o 11
suid 60,0
)
)
uid 12292,0
)
*144 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "uart_RxD"
t "std_uLogic"
o 10
suid 61,0
)
)
uid 12294,0
)
]
)
pdm (PhysicalDM
uid 4117,0
optionalChildren [
*145 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *146 (MRCItem
litem &115
pos 17
dimension 20
)
uid 4119,0
optionalChildren [
*147 (MRCItem
litem &116
pos 0
dimension 20
uid 4120,0
)
*148 (MRCItem
litem &117
pos 1
dimension 23
uid 4121,0
)
*149 (MRCItem
litem &118
pos 2
hidden 1
dimension 20
uid 4122,0
)
*150 (MRCItem
litem &128
pos 0
dimension 20
uid 4046,0
)
*151 (MRCItem
litem &129
pos 1
dimension 20
uid 4048,0
)
*152 (MRCItem
litem &130
pos 2
dimension 20
uid 6382,0
)
*153 (MRCItem
litem &131
pos 3
dimension 20
uid 6384,0
)
*154 (MRCItem
litem &132
pos 4
dimension 20
uid 7806,0
)
*155 (MRCItem
litem &133
pos 5
dimension 20
uid 8827,0
)
*156 (MRCItem
litem &134
pos 6
dimension 20
uid 8829,0
)
*157 (MRCItem
litem &135
pos 7
dimension 20
uid 8831,0
)
*158 (MRCItem
litem &136
pos 8
dimension 20
uid 8833,0
)
*159 (MRCItem
litem &137
pos 9
dimension 20
uid 8835,0
)
*160 (MRCItem
litem &138
pos 10
dimension 20
uid 8837,0
)
*161 (MRCItem
litem &139
pos 11
dimension 20
uid 12078,0
)
*162 (MRCItem
litem &140
pos 12
dimension 20
uid 12080,0
)
*163 (MRCItem
litem &141
pos 13
dimension 20
uid 12285,0
)
*164 (MRCItem
litem &142
pos 14
dimension 20
uid 12287,0
)
*165 (MRCItem
litem &143
pos 15
dimension 20
uid 12293,0
)
*166 (MRCItem
litem &144
pos 16
dimension 20
uid 12295,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 4123,0
optionalChildren [
*167 (MRCItem
litem &119
pos 0
dimension 20
uid 4124,0
)
*168 (MRCItem
litem &121
pos 1
dimension 50
uid 4125,0
)
*169 (MRCItem
litem &122
pos 2
dimension 100
uid 4126,0
)
*170 (MRCItem
litem &123
pos 3
dimension 50
uid 4127,0
)
*171 (MRCItem
litem &124
pos 4
dimension 100
uid 4128,0
)
*172 (MRCItem
litem &125
pos 5
dimension 100
uid 4129,0
)
*173 (MRCItem
litem &126
pos 6
dimension 50
uid 4130,0
)
*174 (MRCItem
litem &127
pos 7
dimension 80
uid 4131,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 4118,0
vaOverrides [
]
)
]
)
uid 4103,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *175 (LEmptyRow
)
uid 4133,0
optionalChildren [
*176 (RefLabelRowHdr
)
*177 (TitleRowHdr
)
*178 (FilterRowHdr
)
*179 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*180 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*181 (GroupColHdr
tm "GroupColHdrMgr"
)
*182 (NameColHdr
tm "GenericNameColHdrMgr"
)
*183 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*184 (InitColHdr
tm "GenericValueColHdrMgr"
)
*185 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*186 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
uid 4145,0
optionalChildren [
*187 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *188 (MRCItem
litem &175
pos 0
dimension 20
)
uid 4147,0
optionalChildren [
*189 (MRCItem
litem &176
pos 0
dimension 20
uid 4148,0
)
*190 (MRCItem
litem &177
pos 1
dimension 23
uid 4149,0
)
*191 (MRCItem
litem &178
pos 2
hidden 1
dimension 20
uid 4150,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 4151,0
optionalChildren [
*192 (MRCItem
litem &179
pos 0
dimension 20
uid 4152,0
)
*193 (MRCItem
litem &181
pos 1
dimension 50
uid 4153,0
)
*194 (MRCItem
litem &182
pos 2
dimension 100
uid 4154,0
)
*195 (MRCItem
litem &183
pos 3
dimension 100
uid 4155,0
)
*196 (MRCItem
litem &184
pos 4
dimension 50
uid 4156,0
)
*197 (MRCItem
litem &185
pos 5
dimension 50
uid 4157,0
)
*198 (MRCItem
litem &186
pos 6
dimension 80
uid 4158,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 4146,0
vaOverrides [
]
)
]
)
uid 4132,0
type 1
)
activeModelName "BlockDiag"
)
