module level_state (
    // input pass
    // output logic[10:0] offset
);
logic pass=1'b0;
enum logic [2:0] {LEVEL1,TRAN12,LEVEL2} State, Next_state;
always_ff @ (posedge frame_clk)
	begin
		if (Reset) 
			State <= LEVEL1;
		else 
			State <= Next_state;
	end


always_comb begin
    unique case (State)
        LEVEL1:
            begin
            if(pass)
              Next_state =  TRAN12;
            end
        TRAN12:
            begin
            if(pass)
              Next_state =  LEVEL2;
            end
        default:
            Next_state = State;
    case(State)
        LEVEL1:
            
        TRAN12:
        //从SDRAM中加载数据到SRAM
        //将小人X位置重置
        LEVEL2:




end
endmodule