// Seed: 4276357629
module module_0 (
    input wand id_0,
    output supply0 id_1,
    output wand id_2
    , id_12,
    input wor id_3,
    output wire id_4,
    input wire id_5,
    input tri0 id_6,
    input tri id_7,
    input tri1 id_8,
    input supply1 id_9,
    input tri1 id_10
);
  assign id_1 = id_12;
  wire [1 'b0 : 1] id_13;
  wire id_14;
  wire id_15 = id_5;
  wire id_16;
endmodule
module module_1 (
    input  tri   id_0,
    output wor   id_1,
    input  wor   id_2,
    input  uwire id_3,
    input  tri0  id_4,
    input  wor   id_5
);
  logic id_7;
  ;
  wire id_8;
  ;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_0,
      id_1,
      id_4,
      id_5,
      id_5,
      id_3,
      id_3,
      id_0
  );
endmodule
