23:50:59 INFO  : Launching XSCT server: xsct -n  -interactive /home/tomas/oscilloscope_fpga/xadc/vitis/temp_xsdb_launch_script.tcl
23:51:04 INFO  : XSCT server has started successfully.
23:51:04 INFO  : Registering command handlers for Vitis TCF services
23:51:04 INFO  : Successfully done setting XSCT server connection channel  
23:51:04 INFO  : plnx-install-location is set to ''
23:51:04 INFO  : Successfully done query RDI_DATADIR 
23:51:04 INFO  : Successfully done setting workspace for the tool. 
23:53:10 INFO  : Checking for BSP changes to sync application flags for project 'xadc'...
23:53:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:53:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB72D9A' is selected.
23:53:32 INFO  : 'jtag frequency' command is executed.
23:53:32 INFO  : Context for 'APU' is selected.
23:53:32 INFO  : System reset is completed.
23:53:35 INFO  : 'after 3000' command is executed.
23:53:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB72D9A" && level==0} -index 1' command is executed.
23:53:37 INFO  : FPGA configured successfully with bitstream "/home/tomas/oscilloscope_fpga/xadc/vitis/xadc/_ide/bitstream/design_1_wrapper.bit"
23:53:37 INFO  : Context for 'APU' is selected.
23:53:37 INFO  : Hardware design information is loaded from '/home/tomas/oscilloscope_fpga/xadc/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:53:37 INFO  : 'configparams force-mem-access 1' command is executed.
23:53:37 INFO  : Context for 'APU' is selected.
23:53:37 INFO  : Sourcing of '/home/tomas/oscilloscope_fpga/xadc/vitis/xadc/_ide/psinit/ps7_init.tcl' is done.
23:53:37 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
23:53:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB72D9A" && level==0} -index 1
fpga -file /home/tomas/oscilloscope_fpga/xadc/vitis/xadc/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/tomas/oscilloscope_fpga/xadc/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/tomas/oscilloscope_fpga/xadc/vitis/xadc/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

23:53:37 ERROR : Memory read error at 0xF8F00208. Cannot halt processor core, timeout
23:57:51 INFO  : Checking for BSP changes to sync application flags for project 'xadc'...
23:58:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:58:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB72D9A" && level==0} -index 1' command is executed.
23:58:03 INFO  : FPGA configured successfully with bitstream "/home/tomas/oscilloscope_fpga/xadc/vitis/xadc/_ide/bitstream/design_1_wrapper.bit"
23:58:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:58:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB72D9A' is selected.
23:58:30 INFO  : 'jtag frequency' command is executed.
23:58:30 INFO  : Context for 'APU' is selected.
23:58:30 INFO  : System reset is completed.
23:58:33 INFO  : 'after 3000' command is executed.
23:58:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB72D9A" && level==0} -index 1' command is executed.
23:58:34 INFO  : FPGA configured successfully with bitstream "/home/tomas/oscilloscope_fpga/xadc/vitis/xadc/_ide/bitstream/design_1_wrapper.bit"
23:58:34 INFO  : Context for 'APU' is selected.
23:58:34 INFO  : Hardware design information is loaded from '/home/tomas/oscilloscope_fpga/xadc/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:58:34 INFO  : 'configparams force-mem-access 1' command is executed.
23:58:34 INFO  : Context for 'APU' is selected.
23:58:34 INFO  : Sourcing of '/home/tomas/oscilloscope_fpga/xadc/vitis/xadc/_ide/psinit/ps7_init.tcl' is done.
23:58:34 INFO  : 'ps7_init' command is executed.
23:58:34 INFO  : 'ps7_post_config' command is executed.
23:58:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:35 INFO  : The application '/home/tomas/oscilloscope_fpga/xadc/vitis/xadc/Debug/xadc.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:58:35 INFO  : 'configparams force-mem-access 0' command is executed.
23:58:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB72D9A" && level==0} -index 1
fpga -file /home/tomas/oscilloscope_fpga/xadc/vitis/xadc/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/tomas/oscilloscope_fpga/xadc/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/tomas/oscilloscope_fpga/xadc/vitis/xadc/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/tomas/oscilloscope_fpga/xadc/vitis/xadc/Debug/xadc.elf
configparams force-mem-access 0
----------------End of Script----------------

23:58:35 INFO  : Memory regions updated for context APU
23:58:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:35 INFO  : 'con' command is executed.
23:58:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:58:35 INFO  : Launch script is exported to file '/home/tomas/oscilloscope_fpga/xadc/vitis/.sdk/launch_scripts/single_application_debug/debugger_xadc-default.tcl'
00:02:29 INFO  : Disconnected from the channel tcfchan#2.
00:02:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:02:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB72D9A' is selected.
00:02:31 INFO  : 'jtag frequency' command is executed.
00:02:31 INFO  : Context for 'APU' is selected.
00:02:31 INFO  : System reset is completed.
00:02:34 INFO  : 'after 3000' command is executed.
00:02:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB72D9A" && level==0} -index 1' command is executed.
00:02:35 INFO  : FPGA configured successfully with bitstream "/home/tomas/oscilloscope_fpga/xadc/vitis/xadc/_ide/bitstream/design_1_wrapper.bit"
00:02:35 INFO  : Context for 'APU' is selected.
00:02:35 INFO  : Hardware design information is loaded from '/home/tomas/oscilloscope_fpga/xadc/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:02:35 INFO  : 'configparams force-mem-access 1' command is executed.
00:02:35 INFO  : Context for 'APU' is selected.
00:02:35 INFO  : Sourcing of '/home/tomas/oscilloscope_fpga/xadc/vitis/xadc/_ide/psinit/ps7_init.tcl' is done.
00:02:35 INFO  : 'ps7_init' command is executed.
00:02:35 INFO  : 'ps7_post_config' command is executed.
00:02:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:02:35 INFO  : The application '/home/tomas/oscilloscope_fpga/xadc/vitis/xadc/Debug/xadc.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:02:35 INFO  : 'configparams force-mem-access 0' command is executed.
00:02:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB72D9A" && level==0} -index 1
fpga -file /home/tomas/oscilloscope_fpga/xadc/vitis/xadc/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/tomas/oscilloscope_fpga/xadc/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/tomas/oscilloscope_fpga/xadc/vitis/xadc/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/tomas/oscilloscope_fpga/xadc/vitis/xadc/Debug/xadc.elf
configparams force-mem-access 0
----------------End of Script----------------

00:02:35 INFO  : Memory regions updated for context APU
00:02:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:02:36 INFO  : 'con' command is executed.
00:02:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:02:36 INFO  : Launch script is exported to file '/home/tomas/oscilloscope_fpga/xadc/vitis/.sdk/launch_scripts/single_application_debug/debugger_xadc-default.tcl'
00:04:01 INFO  : Disconnected from the channel tcfchan#3.
00:04:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:04:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB72D9A' is selected.
00:04:02 INFO  : 'jtag frequency' command is executed.
00:04:02 INFO  : Context for 'APU' is selected.
00:04:02 INFO  : System reset is completed.
00:04:05 INFO  : 'after 3000' command is executed.
00:04:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB72D9A" && level==0} -index 1' command is executed.
00:04:06 INFO  : FPGA configured successfully with bitstream "/home/tomas/oscilloscope_fpga/xadc/vitis/xadc/_ide/bitstream/design_1_wrapper.bit"
00:04:06 INFO  : Context for 'APU' is selected.
00:04:06 INFO  : Hardware design information is loaded from '/home/tomas/oscilloscope_fpga/xadc/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:04:06 INFO  : 'configparams force-mem-access 1' command is executed.
00:04:06 INFO  : Context for 'APU' is selected.
00:04:06 INFO  : Sourcing of '/home/tomas/oscilloscope_fpga/xadc/vitis/xadc/_ide/psinit/ps7_init.tcl' is done.
00:04:07 INFO  : 'ps7_init' command is executed.
00:04:07 INFO  : 'ps7_post_config' command is executed.
00:04:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:04:07 INFO  : The application '/home/tomas/oscilloscope_fpga/xadc/vitis/xadc/Debug/xadc.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:04:07 INFO  : 'configparams force-mem-access 0' command is executed.
00:04:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB72D9A" && level==0} -index 1
fpga -file /home/tomas/oscilloscope_fpga/xadc/vitis/xadc/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/tomas/oscilloscope_fpga/xadc/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/tomas/oscilloscope_fpga/xadc/vitis/xadc/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/tomas/oscilloscope_fpga/xadc/vitis/xadc/Debug/xadc.elf
configparams force-mem-access 0
----------------End of Script----------------

00:04:07 INFO  : Memory regions updated for context APU
00:04:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:04:07 INFO  : 'con' command is executed.
00:04:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:04:07 INFO  : Launch script is exported to file '/home/tomas/oscilloscope_fpga/xadc/vitis/.sdk/launch_scripts/single_application_debug/debugger_xadc-default.tcl'
00:05:14 INFO  : Disconnected from the channel tcfchan#4.
00:05:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:05:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB72D9A' is selected.
00:05:15 INFO  : 'jtag frequency' command is executed.
00:05:15 INFO  : Context for 'APU' is selected.
00:05:15 INFO  : System reset is completed.
00:05:18 INFO  : 'after 3000' command is executed.
00:05:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB72D9A" && level==0} -index 1' command is executed.
00:05:19 INFO  : FPGA configured successfully with bitstream "/home/tomas/oscilloscope_fpga/xadc/vitis/xadc/_ide/bitstream/design_1_wrapper.bit"
00:05:19 INFO  : Context for 'APU' is selected.
00:05:19 INFO  : Hardware design information is loaded from '/home/tomas/oscilloscope_fpga/xadc/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:05:19 INFO  : 'configparams force-mem-access 1' command is executed.
00:05:19 INFO  : Context for 'APU' is selected.
00:05:19 INFO  : Sourcing of '/home/tomas/oscilloscope_fpga/xadc/vitis/xadc/_ide/psinit/ps7_init.tcl' is done.
00:05:19 INFO  : 'ps7_init' command is executed.
00:05:19 INFO  : 'ps7_post_config' command is executed.
00:05:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:20 INFO  : The application '/home/tomas/oscilloscope_fpga/xadc/vitis/xadc/Debug/xadc.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:05:20 INFO  : 'configparams force-mem-access 0' command is executed.
00:05:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB72D9A" && level==0} -index 1
fpga -file /home/tomas/oscilloscope_fpga/xadc/vitis/xadc/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/tomas/oscilloscope_fpga/xadc/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/tomas/oscilloscope_fpga/xadc/vitis/xadc/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/tomas/oscilloscope_fpga/xadc/vitis/xadc/Debug/xadc.elf
configparams force-mem-access 0
----------------End of Script----------------

00:05:20 INFO  : Memory regions updated for context APU
00:05:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:20 INFO  : 'con' command is executed.
00:05:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:05:20 INFO  : Launch script is exported to file '/home/tomas/oscilloscope_fpga/xadc/vitis/.sdk/launch_scripts/single_application_debug/debugger_xadc-default.tcl'
00:05:50 INFO  : Launching XSCT server: xsct -n  -interactive /home/tomas/oscilloscope_fpga/xadc/vitis/temp_xsdb_launch_script.tcl
00:05:54 INFO  : Registering command handlers for Vitis TCF services
00:05:55 INFO  : XSCT server has started successfully.
00:05:55 INFO  : plnx-install-location is set to ''
00:05:56 INFO  : Successfully done setting XSCT server connection channel  
00:05:56 INFO  : Successfully done query RDI_DATADIR 
00:05:56 INFO  : Successfully done setting workspace for the tool. 
00:06:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:06:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB72D9A' is selected.
00:06:14 INFO  : 'jtag frequency' command is executed.
00:06:14 INFO  : Context for 'APU' is selected.
00:06:14 INFO  : System reset is completed.
00:06:17 INFO  : 'after 3000' command is executed.
00:06:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB72D9A" && level==0} -index 1' command is executed.
00:06:18 INFO  : FPGA configured successfully with bitstream "/home/tomas/oscilloscope_fpga/xadc/vitis/xadc/_ide/bitstream/design_1_wrapper.bit"
00:06:18 INFO  : Context for 'APU' is selected.
00:06:18 INFO  : Hardware design information is loaded from '/home/tomas/oscilloscope_fpga/xadc/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:06:18 INFO  : 'configparams force-mem-access 1' command is executed.
00:06:18 INFO  : Context for 'APU' is selected.
00:06:18 INFO  : Sourcing of '/home/tomas/oscilloscope_fpga/xadc/vitis/xadc/_ide/psinit/ps7_init.tcl' is done.
00:06:19 INFO  : 'ps7_init' command is executed.
00:06:19 INFO  : 'ps7_post_config' command is executed.
00:06:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:19 INFO  : The application '/home/tomas/oscilloscope_fpga/xadc/vitis/xadc/Debug/xadc.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:06:19 INFO  : 'configparams force-mem-access 0' command is executed.
00:06:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB72D9A" && level==0} -index 1
fpga -file /home/tomas/oscilloscope_fpga/xadc/vitis/xadc/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/tomas/oscilloscope_fpga/xadc/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/tomas/oscilloscope_fpga/xadc/vitis/xadc/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/tomas/oscilloscope_fpga/xadc/vitis/xadc/Debug/xadc.elf
configparams force-mem-access 0
----------------End of Script----------------

00:06:19 INFO  : Memory regions updated for context APU
00:06:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:19 INFO  : 'con' command is executed.
00:06:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:06:19 INFO  : Launch script is exported to file '/home/tomas/oscilloscope_fpga/xadc/vitis/.sdk/launch_scripts/single_application_debug/debugger_xadc-default.tcl'
00:06:45 INFO  : Disconnected from the channel tcfchan#1.
00:19:49 INFO  : Checking for BSP changes to sync application flags for project 'xadc'...
00:19:49 WARN  : Failed to closehw "/home/tomas/oscilloscope_fpga/xadc/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: Cannot close hw design '/home/tomas/oscilloscope_fpga/xadc/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
Design is not opened in the current session.

00:21:19 INFO  : Checking for BSP changes to sync application flags for project 'xadc'...
00:22:11 INFO  : Checking for BSP changes to sync application flags for project 'xadc'...
00:23:00 INFO  : Checking for BSP changes to sync application flags for project 'xadc'...
00:23:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:23:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB72D9A' is selected.
00:23:23 INFO  : 'jtag frequency' command is executed.
00:23:24 INFO  : Context for 'APU' is selected.
00:23:24 INFO  : System reset is completed.
00:23:27 INFO  : 'after 3000' command is executed.
00:23:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB72D9A" && level==0} -index 1' command is executed.
00:23:28 INFO  : FPGA configured successfully with bitstream "/home/tomas/oscilloscope_fpga/xadc/vitis/xadc/_ide/bitstream/design_1_wrapper.bit"
00:23:28 INFO  : Context for 'APU' is selected.
00:23:28 INFO  : Hardware design information is loaded from '/home/tomas/oscilloscope_fpga/xadc/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:23:28 INFO  : 'configparams force-mem-access 1' command is executed.
00:23:28 INFO  : Context for 'APU' is selected.
00:23:28 INFO  : Sourcing of '/home/tomas/oscilloscope_fpga/xadc/vitis/xadc/_ide/psinit/ps7_init.tcl' is done.
00:23:28 INFO  : 'ps7_init' command is executed.
00:23:28 INFO  : 'ps7_post_config' command is executed.
00:23:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:29 INFO  : The application '/home/tomas/oscilloscope_fpga/xadc/vitis/xadc/Debug/xadc.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:23:29 INFO  : 'configparams force-mem-access 0' command is executed.
00:23:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB72D9A" && level==0} -index 1
fpga -file /home/tomas/oscilloscope_fpga/xadc/vitis/xadc/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/tomas/oscilloscope_fpga/xadc/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/tomas/oscilloscope_fpga/xadc/vitis/xadc/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/tomas/oscilloscope_fpga/xadc/vitis/xadc/Debug/xadc.elf
configparams force-mem-access 0
----------------End of Script----------------

00:23:29 INFO  : Memory regions updated for context APU
00:23:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:29 INFO  : 'con' command is executed.
00:23:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:23:29 INFO  : Launch script is exported to file '/home/tomas/oscilloscope_fpga/xadc/vitis/.sdk/launch_scripts/single_application_debug/debugger_xadc-default.tcl'
00:32:53 INFO  : Checking for BSP changes to sync application flags for project 'xadc'...
00:33:24 INFO  : Disconnected from the channel tcfchan#9.
00:33:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:33:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB72D9A' is selected.
00:33:26 INFO  : 'jtag frequency' command is executed.
00:33:26 INFO  : Context for 'APU' is selected.
00:33:26 INFO  : System reset is completed.
00:33:29 INFO  : 'after 3000' command is executed.
00:33:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB72D9A" && level==0} -index 1' command is executed.
00:33:30 INFO  : FPGA configured successfully with bitstream "/home/tomas/oscilloscope_fpga/xadc/vitis/xadc/_ide/bitstream/design_1_wrapper.bit"
00:33:30 INFO  : Context for 'APU' is selected.
00:33:30 INFO  : Hardware design information is loaded from '/home/tomas/oscilloscope_fpga/xadc/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:33:30 INFO  : 'configparams force-mem-access 1' command is executed.
00:33:30 INFO  : Context for 'APU' is selected.
00:33:30 INFO  : Sourcing of '/home/tomas/oscilloscope_fpga/xadc/vitis/xadc/_ide/psinit/ps7_init.tcl' is done.
00:33:30 INFO  : 'ps7_init' command is executed.
00:33:30 INFO  : 'ps7_post_config' command is executed.
00:33:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:31 INFO  : The application '/home/tomas/oscilloscope_fpga/xadc/vitis/xadc/Debug/xadc.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:33:31 INFO  : 'configparams force-mem-access 0' command is executed.
00:33:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB72D9A" && level==0} -index 1
fpga -file /home/tomas/oscilloscope_fpga/xadc/vitis/xadc/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/tomas/oscilloscope_fpga/xadc/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/tomas/oscilloscope_fpga/xadc/vitis/xadc/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/tomas/oscilloscope_fpga/xadc/vitis/xadc/Debug/xadc.elf
configparams force-mem-access 0
----------------End of Script----------------

00:33:31 INFO  : Memory regions updated for context APU
00:33:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:31 INFO  : 'con' command is executed.
00:33:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:33:31 INFO  : Launch script is exported to file '/home/tomas/oscilloscope_fpga/xadc/vitis/.sdk/launch_scripts/single_application_debug/debugger_xadc-default.tcl'
00:45:24 INFO  : Disconnected from the channel tcfchan#10.
00:45:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:45:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB72D9A' is selected.
00:45:25 INFO  : 'jtag frequency' command is executed.
00:45:25 INFO  : Context for 'APU' is selected.
00:45:25 INFO  : System reset is completed.
00:45:28 INFO  : 'after 3000' command is executed.
00:45:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB72D9A" && level==0} -index 1' command is executed.
00:45:29 INFO  : FPGA configured successfully with bitstream "/home/tomas/oscilloscope_fpga/xadc/vitis/xadc/_ide/bitstream/design_1_wrapper.bit"
00:45:29 INFO  : Context for 'APU' is selected.
00:45:29 INFO  : Hardware design information is loaded from '/home/tomas/oscilloscope_fpga/xadc/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:45:29 INFO  : 'configparams force-mem-access 1' command is executed.
00:45:29 INFO  : Context for 'APU' is selected.
00:45:29 INFO  : Sourcing of '/home/tomas/oscilloscope_fpga/xadc/vitis/xadc/_ide/psinit/ps7_init.tcl' is done.
00:45:29 INFO  : 'ps7_init' command is executed.
00:45:29 INFO  : 'ps7_post_config' command is executed.
00:45:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:30 INFO  : The application '/home/tomas/oscilloscope_fpga/xadc/vitis/xadc/Debug/xadc.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:45:30 INFO  : 'configparams force-mem-access 0' command is executed.
00:45:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB72D9A" && level==0} -index 1
fpga -file /home/tomas/oscilloscope_fpga/xadc/vitis/xadc/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/tomas/oscilloscope_fpga/xadc/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/tomas/oscilloscope_fpga/xadc/vitis/xadc/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/tomas/oscilloscope_fpga/xadc/vitis/xadc/Debug/xadc.elf
configparams force-mem-access 0
----------------End of Script----------------

00:45:30 INFO  : Memory regions updated for context APU
00:45:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:30 INFO  : 'con' command is executed.
00:45:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:45:30 INFO  : Launch script is exported to file '/home/tomas/oscilloscope_fpga/xadc/vitis/.sdk/launch_scripts/single_application_debug/debugger_xadc-default.tcl'
01:24:45 INFO  : Checking for BSP changes to sync application flags for project 'xadc'...
01:51:17 INFO  : Disconnected from the channel tcfchan#11.
