# System Verilog
This repository contains notes related to SystemVerilog (SV) and the Universal Verification Methodology (UVM).
