Analysis & Synthesis report for IQMemo
Sat Jun 24 01:30:42 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |topo|controle:Ctrl|EA
  9. State Machine - |topo|ButtonSync:BS1|BTN0_state
 10. State Machine - |topo|ButtonSync:BS1|BTN1_state
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Port Connectivity Checks: "datapath:Dt|mux2x1_7bits:Mux21"
 17. Port Connectivity Checks: "datapath:Dt|decod7seg:Dec5"
 18. Port Connectivity Checks: "datapath:Dt|mux2x1_7bits:Mux20"
 19. Port Connectivity Checks: "datapath:Dt|mux2x1_7bits:Mux11"
 20. Port Connectivity Checks: "datapath:Dt|mux2x1_7bits:Mux19"
 21. Port Connectivity Checks: "datapath:Dt|decod7seg:Dec4"
 22. Port Connectivity Checks: "datapath:Dt|mux2x1_7bits:Mux18"
 23. Port Connectivity Checks: "datapath:Dt|mux2x1_7bits:Mux9"
 24. Port Connectivity Checks: "datapath:Dt|mux2x1_7bits:Mux17"
 25. Port Connectivity Checks: "datapath:Dt|mux2x1_7bits:Mux16"
 26. Port Connectivity Checks: "datapath:Dt|mux2x1_7bits:Mux7"
 27. Port Connectivity Checks: "datapath:Dt|mux2x1_7bits:Mux15"
 28. Port Connectivity Checks: "datapath:Dt|mux2x1_7bits:Mux14"
 29. Port Connectivity Checks: "datapath:Dt|mux2x1_16bits:Mux13"
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+-------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status         ; Successful - Sat Jun 24 01:30:42 2023           ;
; Quartus II 64-Bit Version           ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                       ; IQMemo                                          ;
; Top-level Entity Name               ; topo                                            ;
; Family                              ; Cyclone V                                       ;
; Logic utilization (in ALMs)         ; N/A                                             ;
; Total registers                     ; 108                                             ;
; Total pins                          ; 94                                              ;
; Total virtual pins                  ; 0                                               ;
; Total block memory bits             ; 0                                               ;
; Total DSP Blocks                    ; 0                                               ;
; Total HSSI RX PCSs                  ; 0                                               ;
; Total HSSI PMA RX Deserializers     ; 0                                               ;
; Total HSSI PMA RX ATT Deserializers ; 0                                               ;
; Total HSSI TX PCSs                  ; 0                                               ;
; Total HSSI PMA TX Serializers       ; 0                                               ;
; Total HSSI PMA TX ATT Serializers   ; 0                                               ;
; Total PLLs                          ; 0                                               ;
; Total DLLs                          ; 0                                               ;
+-------------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; topo               ; IQMemo             ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                ;
+----------------------------------+-----------------+-----------------------+------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type             ; File Name with Absolute Path                   ; Library ;
+----------------------------------+-----------------+-----------------------+------------------------------------------------+---------+
; topo.vhd                         ; yes             ; User VHDL File        ; C:/Users/gusta/IQMemo/topo.vhd                 ;         ;
; ROM0a.vhd                        ; yes             ; User VHDL File        ; C:/Users/gusta/IQMemo/ROM0a.vhd                ;         ;
; ROM0.vhd                         ; yes             ; User VHDL File        ; C:/Users/gusta/IQMemo/ROM0.vhd                 ;         ;
; FSM_clock_emu.vhd                ; yes             ; User VHDL File        ; C:/Users/gusta/IQMemo/FSM_clock_emu.vhd        ;         ;
; decoder_termometrico.vhd         ; yes             ; User VHDL File        ; C:/Users/gusta/IQMemo/decoder_termometrico.vhd ;         ;
; datapath.vhd                     ; yes             ; User VHDL File        ; C:/Users/gusta/IQMemo/datapath.vhd             ;         ;
; d_code.vhd                       ; yes             ; User VHDL File        ; C:/Users/gusta/IQMemo/d_code.vhd               ;         ;
; ButtonSync.vhd                   ; yes             ; User VHDL File        ; C:/Users/gusta/IQMemo/ButtonSync.vhd           ;         ;
; Counter_time.vhd                 ; yes             ; User VHDL File        ; C:/Users/gusta/IQMemo/Counter_time.vhd         ;         ;
; Counter_round.vhd                ; yes             ; User VHDL File        ; C:/Users/gusta/IQMemo/Counter_round.vhd        ;         ;
; controle.vhd                     ; yes             ; User VHDL File        ; C:/Users/gusta/IQMemo/controle.vhd             ;         ;
; mux2x1_7bits.vhd                 ; yes             ; User VHDL File        ; C:/Users/gusta/IQMemo/mux2x1_7bits.vhd         ;         ;
; mux4x1_1bit.vhd                  ; yes             ; User VHDL File        ; C:/Users/gusta/IQMemo/mux4x1_1bit.vhd          ;         ;
; mux4x1_15bits.vhd                ; yes             ; User VHDL File        ; C:/Users/gusta/IQMemo/mux4x1_15bits.vhd        ;         ;
; mux4x1_32bits.vhd                ; yes             ; User VHDL File        ; C:/Users/gusta/IQMemo/mux4x1_32bits.vhd        ;         ;
; logica.vhd                       ; yes             ; User VHDL File        ; C:/Users/gusta/IQMemo/logica.vhd               ;         ;
; registrador_sel.vhd              ; yes             ; User VHDL File        ; C:/Users/gusta/IQMemo/registrador_sel.vhd      ;         ;
; registrador_user.vhd             ; yes             ; User VHDL File        ; C:/Users/gusta/IQMemo/registrador_user.vhd     ;         ;
; registrador_bonus.vhd            ; yes             ; User VHDL File        ; C:/Users/gusta/IQMemo/registrador_bonus.vhd    ;         ;
; COMP_erro.vhd                    ; yes             ; User VHDL File        ; C:/Users/gusta/IQMemo/COMP_erro.vhd            ;         ;
; COMP_end.vhd                     ; yes             ; User VHDL File        ; C:/Users/gusta/IQMemo/COMP_end.vhd             ;         ;
; subtracao.vhd                    ; yes             ; User VHDL File        ; C:/Users/gusta/IQMemo/subtracao.vhd            ;         ;
; ROM1.vhd                         ; yes             ; User VHDL File        ; C:/Users/gusta/IQMemo/ROM1.vhd                 ;         ;
; ROM2.vhd                         ; yes             ; User VHDL File        ; C:/Users/gusta/IQMemo/ROM2.vhd                 ;         ;
; ROM3.vhd                         ; yes             ; User VHDL File        ; C:/Users/gusta/IQMemo/ROM3.vhd                 ;         ;
; ROM1a.vhd                        ; yes             ; User VHDL File        ; C:/Users/gusta/IQMemo/ROM1a.vhd                ;         ;
; ROM2a.vhd                        ; yes             ; User VHDL File        ; C:/Users/gusta/IQMemo/ROM2a.vhd                ;         ;
; ROM3a.vhd                        ; yes             ; User VHDL File        ; C:/Users/gusta/IQMemo/ROM3a.vhd                ;         ;
; mux2x1_16bits.vhd                ; yes             ; User VHDL File        ; C:/Users/gusta/IQMemo/mux2x1_16bits.vhd        ;         ;
; decod7seg.vhd                    ; yes             ; Auto-Found VHDL File  ; C:/Users/gusta/IQMemo/decod7seg.vhd            ;         ;
+----------------------------------+-----------------+-----------------------+------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                             ;
+---------------------------------------------+-------------------------------------------+
; Resource                                    ; Usage                                     ;
+---------------------------------------------+-------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 289                                       ;
;                                             ;                                           ;
; Combinational ALUT usage for logic          ; 430                                       ;
;     -- 7 input functions                    ; 13                                        ;
;     -- 6 input functions                    ; 132                                       ;
;     -- 5 input functions                    ; 74                                        ;
;     -- 4 input functions                    ; 90                                        ;
;     -- <=3 input functions                  ; 121                                       ;
;                                             ;                                           ;
; Dedicated logic registers                   ; 108                                       ;
;                                             ;                                           ;
; I/O pins                                    ; 94                                        ;
; Total DSP Blocks                            ; 0                                         ;
; Maximum fan-out node                        ; datapath:Dt|counter_round:Cr|round_reg[3] ;
; Maximum fan-out                             ; 154                                       ;
; Total fan-out                               ; 2443                                      ;
; Average fan-out                             ; 3.37                                      ;
+---------------------------------------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                        ;
+------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------+--------------+
; Compilation Hierarchy Node         ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                          ; Library Name ;
+------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------+--------------+
; |topo                              ; 430 (0)           ; 108 (0)      ; 0                 ; 0          ; 94   ; 0            ; |topo                                        ; work         ;
;    |ButtonSync:BS1|                ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |topo|ButtonSync:BS1                         ; work         ;
;    |controle:Ctrl|                 ; 20 (20)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |topo|controle:Ctrl                          ; work         ;
;    |datapath:Dt|                   ; 406 (1)           ; 96 (0)       ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:Dt                            ; work         ;
;       |COMP_erro:Comp2|            ; 19 (19)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:Dt|COMP_erro:Comp2            ; work         ;
;       |FSM_clock_emu:FSM1|         ; 75 (75)           ; 65 (65)      ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:Dt|FSM_clock_emu:FSM1         ; work         ;
;       |ROM0:Ro0|                   ; 14 (14)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:Dt|ROM0:Ro0                   ; work         ;
;       |ROM1:Ro1|                   ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:Dt|ROM1:Ro1                   ; work         ;
;       |ROM2:Ro2|                   ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:Dt|ROM2:Ro2                   ; work         ;
;       |ROM3:Ro3|                   ; 12 (12)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:Dt|ROM3:Ro3                   ; work         ;
;       |ROM3a:Roa3|                 ; 11 (11)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:Dt|ROM3a:Roa3                 ; work         ;
;       |counter_round:Cr|           ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:Dt|counter_round:Cr           ; work         ;
;       |counter_time:Ct|            ; 3 (3)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:Dt|counter_time:Ct            ; work         ;
;       |d_code:Dcod1|               ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:Dt|d_code:Dcod1               ; work         ;
;       |d_code:Dcod2|               ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:Dt|d_code:Dcod2               ; work         ;
;       |d_code:Dcod3|               ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:Dt|d_code:Dcod3               ; work         ;
;       |d_code:Dcod4|               ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:Dt|d_code:Dcod4               ; work         ;
;       |d_code:Dcod5|               ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:Dt|d_code:Dcod5               ; work         ;
;       |d_code:Dcod6|               ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:Dt|d_code:Dcod6               ; work         ;
;       |d_code:Dcod7|               ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:Dt|d_code:Dcod7               ; work         ;
;       |d_code:Dcod8|               ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:Dt|d_code:Dcod8               ; work         ;
;       |decod7seg:Dec3|             ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:Dt|decod7seg:Dec3             ; work         ;
;       |decod7seg:Dec4|             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:Dt|decod7seg:Dec4             ; work         ;
;       |decoder_termometrico:DECT1| ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:Dt|decoder_termometrico:DECT1 ; work         ;
;       |decoder_termometrico:DECT2| ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:Dt|decoder_termometrico:DECT2 ; work         ;
;       |mux2x1_16bits:Mux4|         ; 24 (24)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:Dt|mux2x1_16bits:Mux4         ; work         ;
;       |mux2x1_7bits:Mux14|         ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:Dt|mux2x1_7bits:Mux14         ; work         ;
;       |mux2x1_7bits:Mux15|         ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:Dt|mux2x1_7bits:Mux15         ; work         ;
;       |mux2x1_7bits:Mux16|         ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:Dt|mux2x1_7bits:Mux16         ; work         ;
;       |mux2x1_7bits:Mux17|         ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:Dt|mux2x1_7bits:Mux17         ; work         ;
;       |mux2x1_7bits:Mux18|         ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:Dt|mux2x1_7bits:Mux18         ; work         ;
;       |mux2x1_7bits:Mux19|         ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:Dt|mux2x1_7bits:Mux19         ; work         ;
;       |mux2x1_7bits:Mux20|         ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:Dt|mux2x1_7bits:Mux20         ; work         ;
;       |mux2x1_7bits:Mux21|         ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:Dt|mux2x1_7bits:Mux21         ; work         ;
;       |mux4x1_15bits:Mux2|         ; 14 (14)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:Dt|mux4x1_15bits:Mux2         ; work         ;
;       |mux4x1_32bits:Mux3|         ; 109 (109)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:Dt|mux4x1_32bits:Mux3         ; work         ;
;       |registrador_bonus:Reg3|     ; 1 (1)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:Dt|registrador_bonus:Reg3     ; work         ;
;       |registrador_sel:Reg1|       ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:Dt|registrador_sel:Reg1       ; work         ;
;       |registrador_user:Reg2|      ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:Dt|registrador_user:Reg2      ; work         ;
;       |subtracao:Sub1|             ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topo|datapath:Dt|subtracao:Sub1             ; work         ;
+------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------+
; State Machine - |topo|controle:Ctrl|EA                                                                               ;
+----------------+-----------+----------+----------+----------------+--------------+--------------+----------+---------+
; Name           ; EA.Result ; EA.sWait ; EA.Check ; EA.Count_round ; EA.Play_User ; EA.Play_FPGA ; EA.Setup ; EA.Init ;
+----------------+-----------+----------+----------+----------------+--------------+--------------+----------+---------+
; EA.Init        ; 0         ; 0        ; 0        ; 0              ; 0            ; 0            ; 0        ; 0       ;
; EA.Setup       ; 0         ; 0        ; 0        ; 0              ; 0            ; 0            ; 1        ; 1       ;
; EA.Play_FPGA   ; 0         ; 0        ; 0        ; 0              ; 0            ; 1            ; 0        ; 1       ;
; EA.Play_User   ; 0         ; 0        ; 0        ; 0              ; 1            ; 0            ; 0        ; 1       ;
; EA.Count_round ; 0         ; 0        ; 0        ; 1              ; 0            ; 0            ; 0        ; 1       ;
; EA.Check       ; 0         ; 0        ; 1        ; 0              ; 0            ; 0            ; 0        ; 1       ;
; EA.sWait       ; 0         ; 1        ; 0        ; 0              ; 0            ; 0            ; 0        ; 1       ;
; EA.Result      ; 1         ; 0        ; 0        ; 0              ; 0            ; 0            ; 0        ; 1       ;
+----------------+-----------+----------+----------+----------------+--------------+--------------+----------+---------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |topo|ButtonSync:BS1|BTN0_state                                                       ;
+--------------------------+-------------------------+-----------------------+--------------------------+
; Name                     ; BTN0_state.EsperaSoltar ; BTN0_state.SaidaAtiva ; BTN0_state.EsperaApertar ;
+--------------------------+-------------------------+-----------------------+--------------------------+
; BTN0_state.EsperaApertar ; 0                       ; 0                     ; 0                        ;
; BTN0_state.SaidaAtiva    ; 0                       ; 1                     ; 1                        ;
; BTN0_state.EsperaSoltar  ; 1                       ; 0                     ; 1                        ;
+--------------------------+-------------------------+-----------------------+--------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |topo|ButtonSync:BS1|BTN1_state                                                       ;
+--------------------------+-------------------------+-----------------------+--------------------------+
; Name                     ; BTN1_state.EsperaSoltar ; BTN1_state.SaidaAtiva ; BTN1_state.EsperaApertar ;
+--------------------------+-------------------------+-----------------------+--------------------------+
; BTN1_state.EsperaApertar ; 0                       ; 0                     ; 0                        ;
; BTN1_state.SaidaAtiva    ; 0                       ; 1                     ; 1                        ;
; BTN1_state.EsperaSoltar  ; 1                       ; 0                     ; 1                        ;
+--------------------------+-------------------------+-----------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                   ;
+----------------------------------------------------+-------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal     ; Free of Timing Hazards ;
+----------------------------------------------------+-------------------------+------------------------+
; controle:Ctrl|PE.Setup_343                         ; controle:Ctrl|Selector3 ; yes                    ;
; controle:Ctrl|PE.Play_FPGA_327                     ; controle:Ctrl|Selector3 ; yes                    ;
; controle:Ctrl|PE.Play_User_311                     ; controle:Ctrl|Selector3 ; yes                    ;
; controle:Ctrl|PE.Result_247                        ; controle:Ctrl|Selector3 ; yes                    ;
; controle:Ctrl|PE.Init_359                          ; controle:Ctrl|Selector3 ; yes                    ;
; controle:Ctrl|PE.Count_round_295                   ; controle:Ctrl|Selector3 ; yes                    ;
; controle:Ctrl|PE.sWait_263                         ; controle:Ctrl|Selector3 ; yes                    ;
; controle:Ctrl|PE.Check_279                         ; controle:Ctrl|Selector3 ; yes                    ;
; Number of user-specified and inferred latches = 8  ;                         ;                        ;
+----------------------------------------------------+-------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------+
; Registers Removed During Synthesis                          ;
+----------------------------------------+--------------------+
; Register name                          ; Reason for Removal ;
+----------------------------------------+--------------------+
; ButtonSync:BS1|BTN0_state.EsperaSoltar ; Lost fanout        ;
; ButtonSync:BS1|BTN1_state.EsperaSoltar ; Lost fanout        ;
; Total Number of Removed Registers = 2  ;                    ;
+----------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 108   ;
; Number of registers using Synchronous Clear  ; 60    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 91    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 34    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------+
; Inverted Register Statistics                       ;
+------------------------------------------+---------+
; Inverted Register                        ; Fan out ;
+------------------------------------------+---------+
; datapath:Dt|counter_time:Ct|tempo_reg[1] ; 11      ;
; datapath:Dt|counter_time:Ct|tempo_reg[3] ; 9       ;
; datapath:Dt|registrador_bonus:Reg3|Q[3]  ; 23      ;
; Total number of inverted registers = 3   ;         ;
+------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |topo|datapath:Dt|ROM3:Ro3|output   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |topo|datapath:Dt|ROM2a:Roa2|output ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |topo|datapath:Dt|ROM2a:Roa2|output ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |topo|datapath:Dt|ROM2a:Roa2|output ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |topo|datapath:Dt|ROM3:Ro3|output   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |topo|datapath:Dt|ROM3:Ro3|output   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "datapath:Dt|mux2x1_7bits:Mux21" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; e1   ; Input ; Info     ; Stuck at VCC                     ;
+------+-------+----------+----------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "datapath:Dt|decod7seg:Dec5" ;
+---------+-------+----------+---------------------------+
; Port    ; Type  ; Severity ; Details                   ;
+---------+-------+----------+---------------------------+
; c[3..2] ; Input ; Info     ; Stuck at GND              ;
+---------+-------+----------+---------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "datapath:Dt|mux2x1_7bits:Mux20" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; e1   ; Input ; Info     ; Stuck at VCC                     ;
+------+-------+----------+----------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "datapath:Dt|mux2x1_7bits:Mux11" ;
+----------+-------+----------+------------------------------+
; Port     ; Type  ; Severity ; Details                      ;
+----------+-------+----------+------------------------------+
; e1[2..0] ; Input ; Info     ; Stuck at VCC                 ;
; e1[5..3] ; Input ; Info     ; Stuck at GND                 ;
; e1[6]    ; Input ; Info     ; Stuck at VCC                 ;
+----------+-------+----------+------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "datapath:Dt|mux2x1_7bits:Mux19" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; e1   ; Input ; Info     ; Stuck at VCC                     ;
+------+-------+----------+----------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "datapath:Dt|decod7seg:Dec4" ;
+---------+-------+----------+---------------------------+
; Port    ; Type  ; Severity ; Details                   ;
+---------+-------+----------+---------------------------+
; c[3..2] ; Input ; Info     ; Stuck at GND              ;
+---------+-------+----------+---------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "datapath:Dt|mux2x1_7bits:Mux18" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; e1   ; Input ; Info     ; Stuck at VCC                     ;
+------+-------+----------+----------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "datapath:Dt|mux2x1_7bits:Mux9" ;
+----------+-------+----------+-----------------------------+
; Port     ; Type  ; Severity ; Details                     ;
+----------+-------+----------+-----------------------------+
; e1[2..1] ; Input ; Info     ; Stuck at VCC                ;
; e1[5..3] ; Input ; Info     ; Stuck at GND                ;
; e1[6]    ; Input ; Info     ; Stuck at VCC                ;
; e1[0]    ; Input ; Info     ; Stuck at GND                ;
+----------+-------+----------+-----------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "datapath:Dt|mux2x1_7bits:Mux17" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; e1   ; Input ; Info     ; Stuck at VCC                     ;
+------+-------+----------+----------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "datapath:Dt|mux2x1_7bits:Mux16" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; e1   ; Input ; Info     ; Stuck at VCC                     ;
+------+-------+----------+----------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "datapath:Dt|mux2x1_7bits:Mux7" ;
+----------+-------+----------+-----------------------------+
; Port     ; Type  ; Severity ; Details                     ;
+----------+-------+----------+-----------------------------+
; e1[2..0] ; Input ; Info     ; Stuck at VCC                ;
; e1[6..3] ; Input ; Info     ; Stuck at GND                ;
+----------+-------+----------+-----------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "datapath:Dt|mux2x1_7bits:Mux15" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; e1   ; Input ; Info     ; Stuck at VCC                     ;
+------+-------+----------+----------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "datapath:Dt|mux2x1_7bits:Mux14" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; e1   ; Input ; Info     ; Stuck at VCC                     ;
+------+-------+----------+----------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "datapath:Dt|mux2x1_16bits:Mux13" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; e1   ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Jun 24 01:30:35 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IQMemo -c IQMemo
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file topo.vhd
    Info (12022): Found design unit 1: topo-circuito
    Info (12023): Found entity 1: topo
Info (12021): Found 2 design units, including 1 entities, in source file rom0a.vhd
    Info (12022): Found design unit 1: ROM0a-arc_ROM0a
    Info (12023): Found entity 1: ROM0a
Info (12021): Found 2 design units, including 1 entities, in source file rom0.vhd
    Info (12022): Found design unit 1: ROM0-arc_ROM0
    Info (12023): Found entity 1: ROM0
Info (12021): Found 2 design units, including 1 entities, in source file fsm_clock_emu.vhd
    Info (12022): Found design unit 1: FSM_clock_emu-arc
    Info (12023): Found entity 1: FSM_clock_emu
Info (12021): Found 2 design units, including 1 entities, in source file fsm_clock_de2.vhd
    Info (12022): Found design unit 1: FSM_clock_de2-arc
    Info (12023): Found entity 1: FSM_clock_de2
Info (12021): Found 2 design units, including 1 entities, in source file decoder_termometrico.vhd
    Info (12022): Found design unit 1: decoder_termometrico-arc_decoder
    Info (12023): Found entity 1: decoder_termometrico
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: datapath-arc
    Info (12023): Found entity 1: datapath
Info (12021): Found 2 design units, including 1 entities, in source file d_code.vhd
    Info (12022): Found design unit 1: d_code-circuito
    Info (12023): Found entity 1: d_code
Info (12021): Found 2 design units, including 1 entities, in source file buttonsync.vhd
    Info (12022): Found design unit 1: ButtonSync-ButtonSyncImpl
    Info (12023): Found entity 1: ButtonSync
Warning (12019): Can't analyze file -- file subtrator.vhd is missing
Warning (12019): Can't analyze file -- file Reg4.vhd is missing
Warning (12019): Can't analyze file -- file Comp.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file result.vhd
    Info (12022): Found design unit 1: result-behav
    Info (12023): Found entity 1: result
Info (12021): Found 2 design units, including 1 entities, in source file counter_time.vhd
    Info (12022): Found design unit 1: counter_time-arqct
    Info (12023): Found entity 1: counter_time
Info (12021): Found 2 design units, including 1 entities, in source file counter_round.vhd
    Info (12022): Found design unit 1: counter_round-arqct
    Info (12023): Found entity 1: counter_round
Warning (12019): Can't analyze file -- file mux41.vhd is missing
Warning (12019): Can't analyze file -- file mux4132b.vhd is missing
Warning (12019): Can't analyze file -- file mux4115b.vhd is missing
Warning (12019): Can't analyze file -- file mux411b.vhd is missing
Warning (12019): Can't analyze file -- file dec7seg.vhd is missing
Warning (12019): Can't analyze file -- file mux217b.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file controle.vhd
    Info (12022): Found design unit 1: controle-bhv
    Info (12023): Found entity 1: controle
Info (12021): Found 2 design units, including 1 entities, in source file mux2x1_7bits.vhd
    Info (12022): Found design unit 1: mux2x1_7bits-aqtmux
    Info (12023): Found entity 1: mux2x1_7bits
Info (12021): Found 2 design units, including 1 entities, in source file mux4x1_1bit.vhd
    Info (12022): Found design unit 1: mux4x1_1bit-aqtmux
    Info (12023): Found entity 1: mux4x1_1bit
Info (12021): Found 2 design units, including 1 entities, in source file mux4x1_15bits.vhd
    Info (12022): Found design unit 1: mux4x1_15bits-aqtmux
    Info (12023): Found entity 1: mux4x1_15bits
Info (12021): Found 2 design units, including 1 entities, in source file mux4x1_32bits.vhd
    Info (12022): Found design unit 1: mux4x1_32bits-aqtmux
    Info (12023): Found entity 1: mux4x1_32bits
Info (12021): Found 2 design units, including 1 entities, in source file logica.vhd
    Info (12022): Found design unit 1: logica-behav
    Info (12023): Found entity 1: logica
Info (12021): Found 2 design units, including 1 entities, in source file registrador_sel.vhd
    Info (12022): Found design unit 1: registrador_sel-behv
    Info (12023): Found entity 1: registrador_sel
Info (12021): Found 2 design units, including 1 entities, in source file registrador_user.vhd
    Info (12022): Found design unit 1: registrador_user-behv
    Info (12023): Found entity 1: registrador_user
Info (12021): Found 2 design units, including 1 entities, in source file registrador_bonus.vhd
    Info (12022): Found design unit 1: registrador_bonus-behv
    Info (12023): Found entity 1: registrador_bonus
Info (12021): Found 2 design units, including 1 entities, in source file comp_erro.vhd
    Info (12022): Found design unit 1: COMP_erro-behav
    Info (12023): Found entity 1: COMP_erro
Info (12021): Found 2 design units, including 1 entities, in source file comp_end.vhd
    Info (12022): Found design unit 1: COMP_end-behav
    Info (12023): Found entity 1: COMP_end
Info (12021): Found 2 design units, including 1 entities, in source file subtracao.vhd
    Info (12022): Found design unit 1: subtracao-behav
    Info (12023): Found entity 1: subtracao
Info (12021): Found 2 design units, including 1 entities, in source file rom1.vhd
    Info (12022): Found design unit 1: ROM1-arc_ROM1
    Info (12023): Found entity 1: ROM1
Info (12021): Found 2 design units, including 1 entities, in source file rom2.vhd
    Info (12022): Found design unit 1: ROM2-arc_ROM2
    Info (12023): Found entity 1: ROM2
Info (12021): Found 2 design units, including 1 entities, in source file rom3.vhd
    Info (12022): Found design unit 1: ROM3-arc_ROM3
    Info (12023): Found entity 1: ROM3
Info (12021): Found 2 design units, including 1 entities, in source file rom1a.vhd
    Info (12022): Found design unit 1: ROM1a-arc_ROM1a
    Info (12023): Found entity 1: ROM1a
Info (12021): Found 2 design units, including 1 entities, in source file rom2a.vhd
    Info (12022): Found design unit 1: ROM2a-arc_ROM2a
    Info (12023): Found entity 1: ROM2a
Info (12021): Found 2 design units, including 1 entities, in source file rom3a.vhd
    Info (12022): Found design unit 1: ROM3a-arc_ROM3a
    Info (12023): Found entity 1: ROM3a
Info (12021): Found 2 design units, including 1 entities, in source file mux2x1_16bits.vhd
    Info (12022): Found design unit 1: mux2x1_16bits-aqtmux
    Info (12023): Found entity 1: mux2x1_16bits
Info (12127): Elaborating entity "topo" for the top level hierarchy
Info (12128): Elaborating entity "ButtonSync" for hierarchy "ButtonSync:BS1"
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:Dt"
Info (12128): Elaborating entity "counter_time" for hierarchy "datapath:Dt|counter_time:Ct"
Warning (10492): VHDL Process Statement warning at Counter_time.vhd(21): signal "E" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "counter_round" for hierarchy "datapath:Dt|counter_round:Cr"
Warning (10492): VHDL Process Statement warning at Counter_round.vhd(21): signal "E" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "FSM_clock_emu" for hierarchy "datapath:Dt|FSM_clock_emu:FSM1"
Info (12128): Elaborating entity "mux4x1_1bit" for hierarchy "datapath:Dt|mux4x1_1bit:Mux1"
Info (12128): Elaborating entity "registrador_sel" for hierarchy "datapath:Dt|registrador_sel:Reg1"
Warning (10492): VHDL Process Statement warning at registrador_sel.vhd(15): signal "R" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "registrador_user" for hierarchy "datapath:Dt|registrador_user:Reg2"
Warning (10492): VHDL Process Statement warning at registrador_user.vhd(15): signal "R" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "subtracao" for hierarchy "datapath:Dt|subtracao:Sub1"
Info (12128): Elaborating entity "registrador_bonus" for hierarchy "datapath:Dt|registrador_bonus:Reg3"
Info (12128): Elaborating entity "COMP_end" for hierarchy "datapath:Dt|COMP_end:Comp1"
Info (12128): Elaborating entity "COMP_erro" for hierarchy "datapath:Dt|COMP_erro:Comp2"
Info (12128): Elaborating entity "ROM0" for hierarchy "datapath:Dt|ROM0:Ro0"
Info (12128): Elaborating entity "ROM1" for hierarchy "datapath:Dt|ROM1:Ro1"
Info (12128): Elaborating entity "ROM2" for hierarchy "datapath:Dt|ROM2:Ro2"
Info (12128): Elaborating entity "ROM3" for hierarchy "datapath:Dt|ROM3:Ro3"
Info (12128): Elaborating entity "ROM0a" for hierarchy "datapath:Dt|ROM0a:Roa0"
Info (12128): Elaborating entity "ROM1a" for hierarchy "datapath:Dt|ROM1a:Roa1"
Info (12128): Elaborating entity "ROM2a" for hierarchy "datapath:Dt|ROM2a:Roa2"
Info (12128): Elaborating entity "ROM3a" for hierarchy "datapath:Dt|ROM3a:Roa3"
Info (12128): Elaborating entity "mux4x1_15bits" for hierarchy "datapath:Dt|mux4x1_15bits:Mux2"
Info (12128): Elaborating entity "mux4x1_32bits" for hierarchy "datapath:Dt|mux4x1_32bits:Mux3"
Info (12128): Elaborating entity "logica" for hierarchy "datapath:Dt|logica:LC"
Info (12128): Elaborating entity "decoder_termometrico" for hierarchy "datapath:Dt|decoder_termometrico:DECT1"
Info (12128): Elaborating entity "mux2x1_16bits" for hierarchy "datapath:Dt|mux2x1_16bits:Mux13"
Info (12128): Elaborating entity "d_code" for hierarchy "datapath:Dt|d_code:Dcod1"
Warning (12125): Using design file decod7seg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: decod7seg-decoder
    Info (12023): Found entity 1: decod7seg
Info (12128): Elaborating entity "decod7seg" for hierarchy "datapath:Dt|decod7seg:Dec1"
Info (12128): Elaborating entity "mux2x1_7bits" for hierarchy "datapath:Dt|mux2x1_7bits:Mux5"
Info (12128): Elaborating entity "controle" for hierarchy "controle:Ctrl"
Warning (10492): VHDL Process Statement warning at controle.vhd(72): signal "end_game" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controle.vhd(72): signal "end_round" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at controle.vhd(27): inferring latch(es) for signal or variable "PE", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "PE.Result" at controle.vhd(27)
Info (10041): Inferred latch for "PE.sWait" at controle.vhd(27)
Info (10041): Inferred latch for "PE.Check" at controle.vhd(27)
Info (10041): Inferred latch for "PE.Count_round" at controle.vhd(27)
Info (10041): Inferred latch for "PE.Play_User" at controle.vhd(27)
Info (10041): Inferred latch for "PE.Play_FPGA" at controle.vhd(27)
Info (10041): Inferred latch for "PE.Setup" at controle.vhd(27)
Info (10041): Inferred latch for "PE.Init" at controle.vhd(27)
Warning (13012): Latch controle:Ctrl|PE.Setup_343 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ButtonSync:BS1|BTN0_state.SaidaAtiva
Warning (13012): Latch controle:Ctrl|PE.Play_FPGA_327 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ButtonSync:BS1|BTN0_state.SaidaAtiva
Warning (13012): Latch controle:Ctrl|PE.Play_User_311 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controle:Ctrl|EA.Play_FPGA
Warning (13012): Latch controle:Ctrl|PE.Result_247 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ButtonSync:BS1|BTN0_state.SaidaAtiva
Warning (13012): Latch controle:Ctrl|PE.Init_359 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ButtonSync:BS1|BTN0_state.SaidaAtiva
Warning (13012): Latch controle:Ctrl|PE.Count_round_295 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controle:Ctrl|EA.Play_User
Warning (13012): Latch controle:Ctrl|PE.sWait_263 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ButtonSync:BS1|BTN0_state.SaidaAtiva
Warning (13012): Latch controle:Ctrl|PE.Check_279 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ButtonSync:BS1|BTN0_state.SaidaAtiva
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_50"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
Info (21057): Implemented 555 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 22 input pins
    Info (21059): Implemented 72 output pins
    Info (21061): Implemented 461 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 40 warnings
    Info: Peak virtual memory: 4682 megabytes
    Info: Processing ended: Sat Jun 24 01:30:42 2023
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:03


