

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/swl1/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler        warp_limiting:2:1 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
55ec01d42c6b4a4b48f84741520f0415  /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/QTC
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=QTC.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/QTC
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/QTC "
Parsing file _cuobjdump_complete_output_rqToU7
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_12
Adding identifier: QTC.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: QTC.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: QTC.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: QTC.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z10QTC_devicePfPcS0_PiS1_S1_S_S1_iiifiiiib : hostFun 0x0x406e30, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z23closest_point_reductionffi" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z23closest_point_reductionffi" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z23closest_point_reductionffi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z23closest_point_reductionffi" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z29find_closest_point_to_clusteriiPcS_PfPiS0_iiifb" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z29find_closest_point_to_clusteriiPcS_PfPiS0_iiifb" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z29find_closest_point_to_clusteriiPcS_PfPiS0_iiifb" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z29find_closest_point_to_clusteriiPcS_PfPiS0_iiifb" from 0xc to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z29find_closest_point_to_clusteriiPcS_PfPiS0_iiifb" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z29find_closest_point_to_clusteriiPcS_PfPiS0_iiifb" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z29find_closest_point_to_clusteriiPcS_PfPiS0_iiifb" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z29find_closest_point_to_clusteriiPcS_PfPiS0_iiifb" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z29find_closest_point_to_clusteriiPcS_PfPiS0_iiifb" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z29find_closest_point_to_clusteriiPcS_PfPiS0_iiifb" from 0x38 to 0x3c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z29find_closest_point_to_clusteriiPcS_PfPiS0_iiifb" from 0x3c to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z29find_closest_point_to_clusteriiPcS_PfPiS0_iiifb" from 0x40 to 0x44
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z29find_closest_point_to_clusteriiPcS_PfPiS0_iiifb" from 0x44 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb" from 0xc to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb" from 0x38 to 0x3c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb" from 0x3c to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb" from 0x48 to 0x4c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf13__Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb" from 0x4c to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb" from 0xc to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb" from 0x38 to 0x3c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb" from 0x3c to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb" from 0x48 to 0x4c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf13__Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb" from 0x4c to 0x50
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_81511_35_non_const_dist_array__0" from 0x0 to 0x100 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_81512_33_non_const_point_index_array__1" from 0x100 to 0x200 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z23closest_point_reductionffi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z23closest_point_reductionffi'...
GPGPU-Sim PTX: Finding dominators for '_Z23closest_point_reductionffi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z23closest_point_reductionffi'...
GPGPU-Sim PTX: Finding postdominators for '_Z23closest_point_reductionffi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z23closest_point_reductionffi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z23closest_point_reductionffi'...
GPGPU-Sim PTX: reconvergence points for _Z23closest_point_reductionffi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x090 (_1.ptx:93) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:144) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:101) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x198 (_1.ptx:136) setp.gt.f32 %p7, %f2, %f4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x110 (_1.ptx:112) @%p3 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (_1.ptx:131) add.s32 %r12, %r12, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:114) @!%p4 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (_1.ptx:131) add.s32 %r12, %r12, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x148 (_1.ptx:119) @%p5 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (_1.ptx:131) add.s32 %r12, %r12, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x150 (_1.ptx:120) bra.uni $L_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x168 (_1.ptx:126) mov.f32 %f2, %f5;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x190 (_1.ptx:134) @%p6 bra $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x198 (_1.ptx:136) setp.gt.f32 %p7, %f2, %f4;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1a0 (_1.ptx:137) @!%p7 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:144) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z23closest_point_reductionffi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z23closest_point_reductionffi'.
GPGPU-Sim PTX: allocating global region for "texDistance" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z29find_closest_point_to_clusteriiPcS_PfPiS0_iiifb'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z29find_closest_point_to_clusteriiPcS_PfPiS0_iiifb'...
GPGPU-Sim PTX: Finding dominators for '_Z29find_closest_point_to_clusteriiPcS_PfPiS0_iiifb'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z29find_closest_point_to_clusteriiPcS_PfPiS0_iiifb'...
GPGPU-Sim PTX: Finding postdominators for '_Z29find_closest_point_to_clusteriiPcS_PfPiS0_iiifb'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z29find_closest_point_to_clusteriiPcS_PfPiS0_iiifb'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z29find_closest_point_to_clusteriiPcS_PfPiS0_iiifb'...
GPGPU-Sim PTX: reconvergence points for _Z29find_closest_point_to_clusteriiPcS_PfPiS0_iiifb...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2a0 (_1.ptx:187) @%p1 bra $Lt_1_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f8 (_1.ptx:283) cvta.shared.u64 %rd25, __cuda_local_var_81511_35_non_const_dist_array__0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x330 (_1.ptx:208) @%p2 bra $Lt_1_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c8 (_1.ptx:274) add.u64 %rd15, %rd12, %rd15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x360 (_1.ptx:214) @%p3 bra $Lt_1_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c8 (_1.ptx:274) add.u64 %rd15, %rd12, %rd15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x388 (_1.ptx:219) @%p4 bra $Lt_1_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c8 (_1.ptx:274) add.u64 %rd15, %rd12, %rd15;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (_1.ptx:227) @%p5 bra $Lt_1_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (_1.ptx:254) setp.lt.f32 %p6, %f4, %f22;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x440 (_1.ptx:244) bra.uni $Lt_1_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (_1.ptx:254) setp.lt.f32 %p6, %f4, %f22;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x480 (_1.ptx:255) @!%p6 bra $Lt_1_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a8 (_1.ptx:265) setp.gt.f32 %p7, %f3, %f23;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x498 (_1.ptx:260) bra.uni $Lt_1_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a8 (_1.ptx:265) setp.gt.f32 %p7, %f3, %f23;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4b0 (_1.ptx:266) @!%p7 bra $Lt_1_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c8 (_1.ptx:274) add.u64 %rd15, %rd12, %rd15;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x4e0 (_1.ptx:277) @%p8 bra $Lt_1_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e8 (_1.ptx:278) bra.uni $Lt_1_9986;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x4e8 (_1.ptx:278) bra.uni $Lt_1_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f8 (_1.ptx:283) cvta.shared.u64 %rd25, __cuda_local_var_81511_35_non_const_dist_array__0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x558 (_1.ptx:298) @%p9 bra $Lt_1_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x680 (_1.ptx:349) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x598 (_1.ptx:306) @%p10 bra $Lt_1_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x660 (_1.ptx:341) setp.lt.f32 %p15, %f2, %f24;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x5d8 (_1.ptx:317) @%p11 bra $Lt_1_15874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x640 (_1.ptx:336) add.s32 %r37, %r37, 1;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x5e8 (_1.ptx:319) @!%p12 bra $Lt_1_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x640 (_1.ptx:336) add.s32 %r37, %r37, 1;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x610 (_1.ptx:324) @%p13 bra $Lt_1_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x640 (_1.ptx:336) add.s32 %r37, %r37, 1;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x618 (_1.ptx:325) bra.uni $L_1_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x630 (_1.ptx:331) mov.f32 %f24, %f25;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x658 (_1.ptx:339) @%p14 bra $Lt_1_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x660 (_1.ptx:341) setp.lt.f32 %p15, %f2, %f24;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x668 (_1.ptx:342) @!%p15 bra $Lt_1_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x680 (_1.ptx:349) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z29find_closest_point_to_clusteriiPcS_PfPiS0_iiifb
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z29find_closest_point_to_clusteriiPcS_PfPiS0_iiifb'.
GPGPU-Sim PTX: instruction assembly for function '_Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb'...
GPGPU-Sim PTX: Finding dominators for '_Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb'...
GPGPU-Sim PTX: Finding postdominators for '_Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb'...
GPGPU-Sim PTX: reconvergence points for _Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x780 (_1.ptx:393) @%p1 bra $Lt_2_104706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x800 (_1.ptx:413) setp.lt.s32 %p3, %r13, %r10;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x7f8 (_1.ptx:411) @%p2 bra $Lt_2_105218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x800 (_1.ptx:413) setp.lt.s32 %p3, %r13, %r10;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x808 (_1.ptx:414) @!%p3 bra $Lt_2_105730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x898 (_1.ptx:436) mov.s32 %r25, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x890 (_1.ptx:434) @%p4 bra $Lt_2_106242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x898 (_1.ptx:436) mov.s32 %r25, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x8a8 (_1.ptx:438) @!%p5 bra $Lt_2_106754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f0 (_1.ptx:452) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x8c0 (_1.ptx:441) @%p6 bra $Lt_2_107266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8d0 (_1.ptx:446) mov.s32 %r26, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x920 (_1.ptx:459) @%p8 bra $Lt_2_108034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b30 (_1.ptx:1788) mov.s32 %r243, %r93;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x930 (_1.ptx:462) @%p9 bra $Lt_2_139010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (_1.ptx:709) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x9a0 (_1.ptx:478) @%p10 bra $Lt_2_139266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (_1.ptx:709) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x9e8 (_1.ptx:489) @%p11 bra $Lt_2_139522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (_1.ptx:709) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xa38 (_1.ptx:501) @%p12 bra $Lt_2_139778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (_1.ptx:709) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xa88 (_1.ptx:513) @%p13 bra $Lt_2_140034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (_1.ptx:709) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xad8 (_1.ptx:525) @%p14 bra $Lt_2_140290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (_1.ptx:709) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xb28 (_1.ptx:537) @%p15 bra $Lt_2_140546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (_1.ptx:709) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xb78 (_1.ptx:549) @%p16 bra $Lt_2_140802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (_1.ptx:709) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xbc8 (_1.ptx:561) @%p17 bra $Lt_2_141058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (_1.ptx:709) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xc18 (_1.ptx:573) @%p18 bra $Lt_2_141314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (_1.ptx:709) bar.sync 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0xc68 (_1.ptx:585) @%p19 bra $Lt_2_141570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (_1.ptx:709) bar.sync 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xcb8 (_1.ptx:597) @%p20 bra $Lt_2_141826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (_1.ptx:709) bar.sync 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xcf0 (_1.ptx:605) bra.uni $Lt_2_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (_1.ptx:709) bar.sync 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xd58 (_1.ptx:619) bra.uni $Lt_2_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (_1.ptx:709) bar.sync 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xdb8 (_1.ptx:632) bra.uni $Lt_2_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (_1.ptx:709) bar.sync 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xe10 (_1.ptx:644) bra.uni $Lt_2_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (_1.ptx:709) bar.sync 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xe60 (_1.ptx:655) bra.uni $Lt_2_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (_1.ptx:709) bar.sync 0;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xea8 (_1.ptx:665) bra.uni $Lt_2_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (_1.ptx:709) bar.sync 0;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xee8 (_1.ptx:674) bra.uni $Lt_2_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (_1.ptx:709) bar.sync 0;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xf20 (_1.ptx:682) bra.uni $Lt_2_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (_1.ptx:709) bar.sync 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xf50 (_1.ptx:689) bra.uni $Lt_2_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (_1.ptx:709) bar.sync 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xf78 (_1.ptx:695) bra.uni $Lt_2_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (_1.ptx:709) bar.sync 0;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0xf98 (_1.ptx:700) bra.uni $Lt_2_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (_1.ptx:709) bar.sync 0;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0xfb0 (_1.ptx:704) bra.uni $Lt_2_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (_1.ptx:709) bar.sync 0;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0xfc8 (_1.ptx:711) @!%p7 bra $Lt_2_142082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b30 (_1.ptx:1788) mov.s32 %r243, %r93;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x10d0 (_1.ptx:746) @%p22 bra $Lt_2_108546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1260 (_1.ptx:805) mov.u32 %r104, 0;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1100 (_1.ptx:753) @%p23 bra $L_2_95490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1260 (_1.ptx:805) mov.u32 %r104, 0;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1128 (_1.ptx:758) @%p24 bra $L_2_95234;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1260 (_1.ptx:805) mov.u32 %r104, 0;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1140 (_1.ptx:762) bra.uni $Lt_2_108290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1260 (_1.ptx:805) mov.u32 %r104, 0;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x1158 (_1.ptx:766) @%p25 bra $Lt_2_109058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1210 (_1.ptx:791) setp.gt.f32 %p26, %f35, %f16;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x11d8 (_1.ptx:782) bra.uni $Lt_2_108802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1210 (_1.ptx:791) setp.gt.f32 %p26, %f35, %f16;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x1228 (_1.ptx:794) @!%p27 bra $Lt_2_109570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1260 (_1.ptx:805) mov.u32 %r104, 0;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x1240 (_1.ptx:797) bra.uni $Lt_2_108290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1260 (_1.ptx:805) mov.u32 %r104, 0;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x1250 (_1.ptx:800) bra.uni $Lt_2_108290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1260 (_1.ptx:805) mov.u32 %r104, 0;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x1270 (_1.ptx:807) @%p28 bra $Lt_2_110850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13d8 (_1.ptx:860) mov.u32 %r112, 0;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x12a0 (_1.ptx:814) @%p29 bra $L_2_96002;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13d8 (_1.ptx:860) mov.u32 %r112, 0;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x12c8 (_1.ptx:819) @%p30 bra $L_2_95746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13d8 (_1.ptx:860) mov.u32 %r112, 0;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x12d8 (_1.ptx:822) bra.uni $Lt_2_110850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13d8 (_1.ptx:860) mov.u32 %r112, 0;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x12f0 (_1.ptx:826) @%p31 bra $Lt_2_110594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a8 (_1.ptx:851) setp.gt.f32 %p32, %f53, %f15;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x1370 (_1.ptx:842) bra.uni $Lt_2_110338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a8 (_1.ptx:851) setp.gt.f32 %p32, %f53, %f15;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x13c0 (_1.ptx:854) @!%p33 bra $Lt_2_110850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13d8 (_1.ptx:860) mov.u32 %r112, 0;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x13e8 (_1.ptx:862) @%p34 bra $Lt_2_112386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1550 (_1.ptx:915) mov.u32 %r120, 0;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x1418 (_1.ptx:869) @%p35 bra $L_2_96514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1550 (_1.ptx:915) mov.u32 %r120, 0;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x1440 (_1.ptx:874) @%p36 bra $L_2_96258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1550 (_1.ptx:915) mov.u32 %r120, 0;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x1450 (_1.ptx:877) bra.uni $Lt_2_112386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1550 (_1.ptx:915) mov.u32 %r120, 0;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x1468 (_1.ptx:881) @%p37 bra $Lt_2_112130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1520 (_1.ptx:906) setp.gt.f32 %p38, %f71, %f14;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x14e8 (_1.ptx:897) bra.uni $Lt_2_111874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1520 (_1.ptx:906) setp.gt.f32 %p38, %f71, %f14;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x1538 (_1.ptx:909) @!%p39 bra $Lt_2_112386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1550 (_1.ptx:915) mov.u32 %r120, 0;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x1560 (_1.ptx:917) @%p40 bra $Lt_2_113922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16c8 (_1.ptx:970) mov.u32 %r128, 0;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x1590 (_1.ptx:924) @%p41 bra $L_2_97026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16c8 (_1.ptx:970) mov.u32 %r128, 0;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x15b8 (_1.ptx:929) @%p42 bra $L_2_96770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16c8 (_1.ptx:970) mov.u32 %r128, 0;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x15c8 (_1.ptx:932) bra.uni $Lt_2_113922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16c8 (_1.ptx:970) mov.u32 %r128, 0;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x15e0 (_1.ptx:936) @%p43 bra $Lt_2_113666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1698 (_1.ptx:961) setp.gt.f32 %p44, %f89, %f13;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x1660 (_1.ptx:952) bra.uni $Lt_2_113410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1698 (_1.ptx:961) setp.gt.f32 %p44, %f89, %f13;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x16b0 (_1.ptx:964) @!%p45 bra $Lt_2_113922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16c8 (_1.ptx:970) mov.u32 %r128, 0;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x16d8 (_1.ptx:972) @%p46 bra $Lt_2_115458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1840 (_1.ptx:1025) mov.u32 %r136, 0;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x1708 (_1.ptx:979) @%p47 bra $L_2_97538;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1840 (_1.ptx:1025) mov.u32 %r136, 0;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x1730 (_1.ptx:984) @%p48 bra $L_2_97282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1840 (_1.ptx:1025) mov.u32 %r136, 0;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x1740 (_1.ptx:987) bra.uni $Lt_2_115458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1840 (_1.ptx:1025) mov.u32 %r136, 0;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x1758 (_1.ptx:991) @%p49 bra $Lt_2_115202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1810 (_1.ptx:1016) setp.gt.f32 %p50, %f107, %f12;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x17d8 (_1.ptx:1007) bra.uni $Lt_2_114946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1810 (_1.ptx:1016) setp.gt.f32 %p50, %f107, %f12;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x1828 (_1.ptx:1019) @!%p51 bra $Lt_2_115458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1840 (_1.ptx:1025) mov.u32 %r136, 0;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x1850 (_1.ptx:1027) @%p52 bra $Lt_2_116994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_1.ptx:1080) mov.u32 %r144, 0;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x1880 (_1.ptx:1034) @%p53 bra $L_2_98050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_1.ptx:1080) mov.u32 %r144, 0;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x18a8 (_1.ptx:1039) @%p54 bra $L_2_97794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_1.ptx:1080) mov.u32 %r144, 0;
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x18b8 (_1.ptx:1042) bra.uni $Lt_2_116994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_1.ptx:1080) mov.u32 %r144, 0;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x18d0 (_1.ptx:1046) @%p55 bra $Lt_2_116738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_1.ptx:1071) setp.gt.f32 %p56, %f125, %f11;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x1950 (_1.ptx:1062) bra.uni $Lt_2_116482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_1.ptx:1071) setp.gt.f32 %p56, %f125, %f11;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x19a0 (_1.ptx:1074) @!%p57 bra $Lt_2_116994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_1.ptx:1080) mov.u32 %r144, 0;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x19c8 (_1.ptx:1082) @%p58 bra $Lt_2_118530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b30 (_1.ptx:1135) mov.u32 %r152, 0;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x19f8 (_1.ptx:1089) @%p59 bra $L_2_98562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b30 (_1.ptx:1135) mov.u32 %r152, 0;
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x1a20 (_1.ptx:1094) @%p60 bra $L_2_98306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b30 (_1.ptx:1135) mov.u32 %r152, 0;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x1a30 (_1.ptx:1097) bra.uni $Lt_2_118530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b30 (_1.ptx:1135) mov.u32 %r152, 0;
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x1a48 (_1.ptx:1101) @%p61 bra $Lt_2_118274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_1.ptx:1126) setp.gt.f32 %p62, %f143, %f10;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x1ac8 (_1.ptx:1117) bra.uni $Lt_2_118018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_1.ptx:1126) setp.gt.f32 %p62, %f143, %f10;
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x1b18 (_1.ptx:1129) @!%p63 bra $Lt_2_118530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b30 (_1.ptx:1135) mov.u32 %r152, 0;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x1b40 (_1.ptx:1137) @%p64 bra $Lt_2_120066;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ca8 (_1.ptx:1190) mov.u32 %r160, 0;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x1b70 (_1.ptx:1144) @%p65 bra $L_2_99074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ca8 (_1.ptx:1190) mov.u32 %r160, 0;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x1b98 (_1.ptx:1149) @%p66 bra $L_2_98818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ca8 (_1.ptx:1190) mov.u32 %r160, 0;
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x1ba8 (_1.ptx:1152) bra.uni $Lt_2_120066;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ca8 (_1.ptx:1190) mov.u32 %r160, 0;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x1bc0 (_1.ptx:1156) @%p67 bra $Lt_2_119810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c78 (_1.ptx:1181) setp.gt.f32 %p68, %f161, %f9;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x1c40 (_1.ptx:1172) bra.uni $Lt_2_119554;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c78 (_1.ptx:1181) setp.gt.f32 %p68, %f161, %f9;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x1c90 (_1.ptx:1184) @!%p69 bra $Lt_2_120066;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ca8 (_1.ptx:1190) mov.u32 %r160, 0;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x1cb8 (_1.ptx:1192) @%p70 bra $Lt_2_121602;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e20 (_1.ptx:1245) mov.u32 %r168, 0;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x1ce8 (_1.ptx:1199) @%p71 bra $L_2_99586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e20 (_1.ptx:1245) mov.u32 %r168, 0;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x1d10 (_1.ptx:1204) @%p72 bra $L_2_99330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e20 (_1.ptx:1245) mov.u32 %r168, 0;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x1d20 (_1.ptx:1207) bra.uni $Lt_2_121602;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e20 (_1.ptx:1245) mov.u32 %r168, 0;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x1d38 (_1.ptx:1211) @%p73 bra $Lt_2_121346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1df0 (_1.ptx:1236) setp.gt.f32 %p74, %f179, %f8;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x1db8 (_1.ptx:1227) bra.uni $Lt_2_121090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1df0 (_1.ptx:1236) setp.gt.f32 %p74, %f179, %f8;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x1e08 (_1.ptx:1239) @!%p75 bra $Lt_2_121602;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e20 (_1.ptx:1245) mov.u32 %r168, 0;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x1e30 (_1.ptx:1247) @%p76 bra $Lt_2_123138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f98 (_1.ptx:1300) mov.u32 %r176, 0;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x1e60 (_1.ptx:1254) @%p77 bra $L_2_100098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f98 (_1.ptx:1300) mov.u32 %r176, 0;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x1e88 (_1.ptx:1259) @%p78 bra $L_2_99842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f98 (_1.ptx:1300) mov.u32 %r176, 0;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x1e98 (_1.ptx:1262) bra.uni $Lt_2_123138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f98 (_1.ptx:1300) mov.u32 %r176, 0;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x1eb0 (_1.ptx:1266) @%p79 bra $Lt_2_122882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f68 (_1.ptx:1291) setp.gt.f32 %p80, %f197, %f7;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x1f30 (_1.ptx:1282) bra.uni $Lt_2_122626;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f68 (_1.ptx:1291) setp.gt.f32 %p80, %f197, %f7;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x1f80 (_1.ptx:1294) @!%p81 bra $Lt_2_123138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f98 (_1.ptx:1300) mov.u32 %r176, 0;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x1fa8 (_1.ptx:1302) @%p82 bra $Lt_2_124674;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2110 (_1.ptx:1355) mov.u32 %r184, 0;
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x1fd8 (_1.ptx:1309) @%p83 bra $L_2_100610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2110 (_1.ptx:1355) mov.u32 %r184, 0;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x2000 (_1.ptx:1314) @%p84 bra $L_2_100354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2110 (_1.ptx:1355) mov.u32 %r184, 0;
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x2010 (_1.ptx:1317) bra.uni $Lt_2_124674;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2110 (_1.ptx:1355) mov.u32 %r184, 0;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x2028 (_1.ptx:1321) @%p85 bra $Lt_2_124418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20e0 (_1.ptx:1346) setp.gt.f32 %p86, %f215, %f6;
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x20a8 (_1.ptx:1337) bra.uni $Lt_2_124162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20e0 (_1.ptx:1346) setp.gt.f32 %p86, %f215, %f6;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x20f8 (_1.ptx:1349) @!%p87 bra $Lt_2_124674;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2110 (_1.ptx:1355) mov.u32 %r184, 0;
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x2120 (_1.ptx:1357) @%p88 bra $Lt_2_126210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2288 (_1.ptx:1410) @!%p21 bra $Lt_2_126722;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x2150 (_1.ptx:1364) @%p89 bra $L_2_101122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2288 (_1.ptx:1410) @!%p21 bra $Lt_2_126722;
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x2178 (_1.ptx:1369) @%p90 bra $L_2_100866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2288 (_1.ptx:1410) @!%p21 bra $Lt_2_126722;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x2188 (_1.ptx:1372) bra.uni $Lt_2_126210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2288 (_1.ptx:1410) @!%p21 bra $Lt_2_126722;
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x21a0 (_1.ptx:1376) @%p91 bra $Lt_2_125954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2258 (_1.ptx:1401) setp.gt.f32 %p92, %f233, %f5;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x2220 (_1.ptx:1392) bra.uni $Lt_2_125698;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2258 (_1.ptx:1401) setp.gt.f32 %p92, %f233, %f5;
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x2270 (_1.ptx:1404) @!%p93 bra $Lt_2_126210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2288 (_1.ptx:1410) @!%p21 bra $Lt_2_126722;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x2288 (_1.ptx:1410) @!%p21 bra $Lt_2_126722;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2490 (_1.ptx:1489) mov.f32 %f254, %f17;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x22d8 (_1.ptx:1423) @%p94 bra $Lt_2_129026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2478 (_1.ptx:1484) add.s32 %r192, %r192, %r19;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x2308 (_1.ptx:1430) @%p95 bra $Lt_2_129026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2478 (_1.ptx:1484) add.s32 %r192, %r192, %r19;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x2330 (_1.ptx:1435) @%p96 bra $L_2_101378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2478 (_1.ptx:1484) add.s32 %r192, %r192, %r19;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x2338 (_1.ptx:1436) bra.uni $Lt_2_129026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2478 (_1.ptx:1484) add.s32 %r192, %r192, %r19;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x2370 (_1.ptx:1444) @%p97 bra $Lt_2_128258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2428 (_1.ptx:1469) setp.lt.f32 %p98, %f234, %f252;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x23f0 (_1.ptx:1460) bra.uni $Lt_2_128002;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2428 (_1.ptx:1469) setp.lt.f32 %p98, %f234, %f252;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x2430 (_1.ptx:1470) @!%p98 bra $Lt_2_128770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2458 (_1.ptx:1477) setp.gt.f32 %p99, %f17, %f253;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x2448 (_1.ptx:1473) bra.uni $Lt_2_128514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2458 (_1.ptx:1477) setp.gt.f32 %p99, %f17, %f253;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x2460 (_1.ptx:1478) @!%p99 bra $Lt_2_129026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2478 (_1.ptx:1484) add.s32 %r192, %r192, %r19;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x2488 (_1.ptx:1486) @%p100 bra $Lt_2_127234;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2490 (_1.ptx:1489) mov.f32 %f254, %f17;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x24b0 (_1.ptx:1496) @!%p5 bra $Lt_2_131330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25b0 (_1.ptx:1542) bar.sync 0;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x24c8 (_1.ptx:1499) @%p101 bra $Lt_2_130306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (_1.ptx:1534) setp.lt.f32 %p106, %f2, %f254;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x2508 (_1.ptx:1510) @%p102 bra $Lt_2_146178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2570 (_1.ptx:1529) add.s32 %r205, %r205, 1;
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x2518 (_1.ptx:1512) @!%p103 bra $Lt_2_146434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2570 (_1.ptx:1529) add.s32 %r205, %r205, 1;
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x2540 (_1.ptx:1517) @%p104 bra $Lt_2_146434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2570 (_1.ptx:1529) add.s32 %r205, %r205, 1;
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x2548 (_1.ptx:1518) bra.uni $L_2_102146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2560 (_1.ptx:1524) mov.f32 %f254, %f255;
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x2588 (_1.ptx:1532) @%p105 bra $Lt_2_130818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (_1.ptx:1534) setp.lt.f32 %p106, %f2, %f254;
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x2598 (_1.ptx:1535) @!%p106 bra $Lt_2_131330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25b0 (_1.ptx:1542) bar.sync 0;
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x25d0 (_1.ptx:1548) @%p107 bra $Lt_2_132098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (_1.ptx:1566) bar.sync 0;
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x25d8 (_1.ptx:1549) @!%p5 bra $Lt_2_132354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2600 (_1.ptx:1557) mov.s32 %r27, %r210;
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x2610 (_1.ptx:1560) bra.uni $Lt_2_131842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (_1.ptx:1566) bar.sync 0;
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x2630 (_1.ptx:1569) @%p108 bra $L_2_102658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b30 (_1.ptx:1788) mov.s32 %r243, %r93;
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0x2648 (_1.ptx:1572) @%p109 bra $L_2_94210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b30 (_1.ptx:1788) mov.s32 %r243, %r93;
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0x2650 (_1.ptx:1573) bra.uni $L_2_102658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b30 (_1.ptx:1788) mov.s32 %r243, %r93;
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0x2660 (_1.ptx:1576) bra.uni $L_2_102658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b30 (_1.ptx:1788) mov.s32 %r243, %r93;
GPGPU-Sim PTX: 145 (potential) branch divergence @  PC=0x2668 (_1.ptx:1579) @!%p7 bra $Lt_2_147202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b30 (_1.ptx:1788) mov.s32 %r243, %r93;
GPGPU-Sim PTX: 146 (potential) branch divergence @  PC=0x26c0 (_1.ptx:1592) @!%p3 bra $Lt_2_147458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2918 (_1.ptx:1688) mov.f32 %f278, %f257;
GPGPU-Sim PTX: 147 (potential) branch divergence @  PC=0x2750 (_1.ptx:1613) @%p110 bra $Lt_2_147970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28e8 (_1.ptx:1679) add.u64 %rd166, %rd166, %rd19;
GPGPU-Sim PTX: 148 (potential) branch divergence @  PC=0x2780 (_1.ptx:1619) @%p111 bra $Lt_2_147970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28e8 (_1.ptx:1679) add.u64 %rd166, %rd166, %rd19;
GPGPU-Sim PTX: 149 (potential) branch divergence @  PC=0x27a8 (_1.ptx:1624) @%p112 bra $Lt_2_147970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28e8 (_1.ptx:1679) add.u64 %rd166, %rd166, %rd19;
GPGPU-Sim PTX: 150 (potential) branch divergence @  PC=0x27e0 (_1.ptx:1632) @%p113 bra $Lt_2_133890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2898 (_1.ptx:1659) setp.lt.f32 %p114, %f258, %f276;
GPGPU-Sim PTX: 151 (potential) branch divergence @  PC=0x2860 (_1.ptx:1649) bra.uni $Lt_2_133634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2898 (_1.ptx:1659) setp.lt.f32 %p114, %f258, %f276;
GPGPU-Sim PTX: 152 (potential) branch divergence @  PC=0x28a0 (_1.ptx:1660) @!%p114 bra $Lt_2_134402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28c8 (_1.ptx:1670) setp.gt.f32 %p115, %f257, %f277;
GPGPU-Sim PTX: 153 (potential) branch divergence @  PC=0x28b8 (_1.ptx:1665) bra.uni $Lt_2_134146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28c8 (_1.ptx:1670) setp.gt.f32 %p115, %f257, %f277;
GPGPU-Sim PTX: 154 (potential) branch divergence @  PC=0x28d0 (_1.ptx:1671) @!%p115 bra $Lt_2_147970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28e8 (_1.ptx:1679) add.u64 %rd166, %rd166, %rd19;
GPGPU-Sim PTX: 155 (potential) branch divergence @  PC=0x2900 (_1.ptx:1682) @%p116 bra $Lt_2_133378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2908 (_1.ptx:1683) bra.uni $Lt_2_132866;
GPGPU-Sim PTX: 156 (potential) branch divergence @  PC=0x2908 (_1.ptx:1683) bra.uni $Lt_2_132866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2918 (_1.ptx:1688) mov.f32 %f278, %f257;
GPGPU-Sim PTX: 157 (potential) branch divergence @  PC=0x2938 (_1.ptx:1695) @!%p5 bra $Lt_2_136962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (_1.ptx:1746) bar.sync 0;
GPGPU-Sim PTX: 158 (potential) branch divergence @  PC=0x2978 (_1.ptx:1703) @%p117 bra $Lt_2_135938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a40 (_1.ptx:1738) setp.lt.f32 %p122, %f2, %f278;
GPGPU-Sim PTX: 159 (potential) branch divergence @  PC=0x29b8 (_1.ptx:1714) @%p118 bra $Lt_2_148738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a20 (_1.ptx:1733) add.s32 %r234, %r234, 1;
GPGPU-Sim PTX: 160 (potential) branch divergence @  PC=0x29c8 (_1.ptx:1716) @!%p119 bra $Lt_2_148994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a20 (_1.ptx:1733) add.s32 %r234, %r234, 1;
GPGPU-Sim PTX: 161 (potential) branch divergence @  PC=0x29f0 (_1.ptx:1721) @%p120 bra $Lt_2_148994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a20 (_1.ptx:1733) add.s32 %r234, %r234, 1;
GPGPU-Sim PTX: 162 (potential) branch divergence @  PC=0x29f8 (_1.ptx:1722) bra.uni $L_2_104450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a10 (_1.ptx:1728) mov.f32 %f278, %f279;
GPGPU-Sim PTX: 163 (potential) branch divergence @  PC=0x2a38 (_1.ptx:1736) @%p121 bra $Lt_2_136450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a40 (_1.ptx:1738) setp.lt.f32 %p122, %f2, %f278;
GPGPU-Sim PTX: 164 (potential) branch divergence @  PC=0x2a48 (_1.ptx:1739) @!%p122 bra $Lt_2_136962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (_1.ptx:1746) bar.sync 0;
GPGPU-Sim PTX: 165 (potential) branch divergence @  PC=0x2a80 (_1.ptx:1752) @%p123 bra $Lt_2_137730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (_1.ptx:1775) bar.sync 0;
GPGPU-Sim PTX: 166 (potential) branch divergence @  PC=0x2a88 (_1.ptx:1753) @!%p5 bra $Lt_2_137986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad0 (_1.ptx:1766) mov.s32 %r27, %r239;
GPGPU-Sim PTX: 167 (potential) branch divergence @  PC=0x2ae0 (_1.ptx:1769) bra.uni $Lt_2_137474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (_1.ptx:1775) bar.sync 0;
GPGPU-Sim PTX: 168 (potential) branch divergence @  PC=0x2b00 (_1.ptx:1778) @%p124 bra $L_2_102658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b30 (_1.ptx:1788) mov.s32 %r243, %r93;
GPGPU-Sim PTX: 169 (potential) branch divergence @  PC=0x2b18 (_1.ptx:1781) @%p125 bra $L_2_102402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b30 (_1.ptx:1788) mov.s32 %r243, %r93;
GPGPU-Sim PTX: 170 (potential) branch divergence @  PC=0x2b20 (_1.ptx:1782) bra.uni $L_2_102658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b30 (_1.ptx:1788) mov.s32 %r243, %r93;
GPGPU-Sim PTX: ... end of reconvergence points for _Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb'.
GPGPU-Sim PTX: instruction assembly for function '_Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb'...
GPGPU-Sim PTX: Finding dominators for '_Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb'...
GPGPU-Sim PTX: Finding postdominators for '_Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb'...
GPGPU-Sim PTX: reconvergence points for _Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2c18 (_1.ptx:1828) @%p1 bra $Lt_3_139266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c98 (_1.ptx:1848) setp.ge.s32 %p3, %r11, %r8;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2c90 (_1.ptx:1846) @%p2 bra $Lt_3_139778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c98 (_1.ptx:1848) setp.ge.s32 %p3, %r11, %r8;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2ca0 (_1.ptx:1849) @%p3 bra $Lt_3_140290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d30 (_1.ptx:1871) mov.s32 %r23, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2d28 (_1.ptx:1869) @%p4 bra $Lt_3_140802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d30 (_1.ptx:1871) mov.s32 %r23, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2d40 (_1.ptx:1873) @!%p5 bra $Lt_3_141314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d88 (_1.ptx:1887) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2d58 (_1.ptx:1876) @%p6 bra $Lt_3_141826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (_1.ptx:1881) mov.s32 %r24, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2da0 (_1.ptx:1892) @%p7 bra $Lt_3_194050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (_1.ptx:2238) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2de8 (_1.ptx:1901) @%p8 bra $Lt_3_194306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (_1.ptx:2238) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2e28 (_1.ptx:1910) @%p9 bra $Lt_3_194562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (_1.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2e68 (_1.ptx:1918) @%p10 bra $Lt_3_194818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (_1.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2e88 (_1.ptx:1923) @%p11 bra $Lt_3_195074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (_1.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2ec8 (_1.ptx:1931) @%p12 bra $Lt_3_195330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (_1.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x2ee8 (_1.ptx:1936) @%p13 bra $Lt_3_195586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (_1.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2f28 (_1.ptx:1944) @%p14 bra $Lt_3_195842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (_1.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2f48 (_1.ptx:1949) @%p15 bra $Lt_3_196098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (_1.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2f88 (_1.ptx:1957) @%p16 bra $Lt_3_196354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (_1.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2fa8 (_1.ptx:1962) @%p17 bra $Lt_3_196610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (_1.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x2fe8 (_1.ptx:1970) @%p18 bra $Lt_3_196866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (_1.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x3008 (_1.ptx:1975) @%p19 bra $Lt_3_197122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (_1.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x3048 (_1.ptx:1983) @%p20 bra $Lt_3_197378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (_1.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x3068 (_1.ptx:1988) @%p21 bra $Lt_3_197634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (_1.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x30a8 (_1.ptx:1996) @%p22 bra $Lt_3_197890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (_1.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x30c8 (_1.ptx:2001) @%p23 bra $Lt_3_198146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (_1.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x3108 (_1.ptx:2009) @%p24 bra $Lt_3_198402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (_1.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x3128 (_1.ptx:2014) @%p25 bra $Lt_3_198658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (_1.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x3168 (_1.ptx:2022) @%p26 bra $Lt_3_198914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (_1.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x3188 (_1.ptx:2027) @%p27 bra $Lt_3_199170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (_1.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x31c8 (_1.ptx:2035) @%p28 bra $Lt_3_199426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (_1.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x31e8 (_1.ptx:2040) @%p29 bra $Lt_3_199682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (_1.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x3218 (_1.ptx:2046) bra.uni $Lt_3_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (_1.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x3280 (_1.ptx:2060) bra.uni $Lt_3_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (_1.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x32e0 (_1.ptx:2073) bra.uni $Lt_3_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (_1.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x3340 (_1.ptx:2086) bra.uni $Lt_3_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (_1.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x3398 (_1.ptx:2098) bra.uni $Lt_3_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (_1.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x33f0 (_1.ptx:2110) bra.uni $Lt_3_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (_1.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x3440 (_1.ptx:2121) bra.uni $Lt_3_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (_1.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x3490 (_1.ptx:2132) bra.uni $Lt_3_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (_1.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x34d8 (_1.ptx:2142) bra.uni $Lt_3_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (_1.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x3520 (_1.ptx:2152) bra.uni $Lt_3_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (_1.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x3560 (_1.ptx:2161) bra.uni $Lt_3_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (_1.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x35a0 (_1.ptx:2170) bra.uni $Lt_3_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (_1.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x35d8 (_1.ptx:2178) bra.uni $Lt_3_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (_1.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x3610 (_1.ptx:2186) bra.uni $Lt_3_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (_1.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x3640 (_1.ptx:2193) bra.uni $Lt_3_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (_1.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x3670 (_1.ptx:2200) bra.uni $Lt_3_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (_1.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x3698 (_1.ptx:2206) bra.uni $Lt_3_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (_1.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x36c0 (_1.ptx:2212) bra.uni $Lt_3_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (_1.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x36e0 (_1.ptx:2217) bra.uni $Lt_3_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (_1.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x3700 (_1.ptx:2222) bra.uni $Lt_3_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (_1.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x3718 (_1.ptx:2226) bra.uni $Lt_3_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (_1.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x3730 (_1.ptx:2230) bra.uni $Lt_3_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (_1.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x3740 (_1.ptx:2233) bra.uni $Lt_3_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (_1.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x3768 (_1.ptx:2242) @%p30 bra $Lt_3_199938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e18 (_1.ptx:3720) mov.s32 %r369, %r92;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x3818 (_1.ptx:2267) @%p32 bra $Lt_3_200194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58e8 (_1.ptx:3500) bar.sync 0;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x3828 (_1.ptx:2269) @%p33 bra $Lt_3_200450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3af0 (_1.ptx:2375) mov.u32 %r116, 0;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x3848 (_1.ptx:2273) @%p34 bra $Lt_3_200706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3af0 (_1.ptx:2375) mov.u32 %r116, 0;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x3878 (_1.ptx:2279) @%p35 bra $Lt_3_200706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3af0 (_1.ptx:2375) mov.u32 %r116, 0;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x38a0 (_1.ptx:2284) @%p36 bra $L_3_128770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3af0 (_1.ptx:2375) mov.u32 %r116, 0;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x38c0 (_1.ptx:2290) bra.uni $Lt_3_770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3af0 (_1.ptx:2375) mov.u32 %r116, 0;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x38e8 (_1.ptx:2296) @%p37 bra $Lt_3_142338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a78 (_1.ptx:2354) setp.lt.f32 %p42, %f7, %f9;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x3978 (_1.ptx:2316) @%p38 bra $Lt_3_143106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a78 (_1.ptx:2354) setp.lt.f32 %p42, %f7, %f9;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x3988 (_1.ptx:2318) bra.uni $Lt_3_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a78 (_1.ptx:2354) setp.lt.f32 %p42, %f7, %f9;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x3998 (_1.ptx:2321) @%p39 bra $Lt_3_143618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a78 (_1.ptx:2354) setp.lt.f32 %p42, %f7, %f9;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x39b0 (_1.ptx:2324) @%p40 bra $Lt_3_144386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a48 (_1.ptx:2345) mov.s32 %r99, 0;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x3a30 (_1.ptx:2340) bra.uni $Lt_3_144130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a48 (_1.ptx:2345) mov.s32 %r99, 0;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x3a50 (_1.ptx:2346) bra.uni $Lt_3_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a78 (_1.ptx:2354) setp.lt.f32 %p42, %f7, %f9;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x3a68 (_1.ptx:2350) @%p41 bra $Lt_3_142850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a78 (_1.ptx:2354) setp.lt.f32 %p42, %f7, %f9;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x3a80 (_1.ptx:2355) @!%p42 bra $Lt_3_145154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3aa8 (_1.ptx:2362) setp.gt.f32 %p43, %f5, %f27;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x3a98 (_1.ptx:2358) bra.uni $Lt_3_144898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3aa8 (_1.ptx:2362) setp.gt.f32 %p43, %f5, %f27;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x3ab0 (_1.ptx:2363) @!%p43 bra $Lt_3_145666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3af0 (_1.ptx:2375) mov.u32 %r116, 0;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x3ac8 (_1.ptx:2366) bra.uni $Lt_3_770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3af0 (_1.ptx:2375) mov.u32 %r116, 0;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x3ad8 (_1.ptx:2369) bra.uni $Lt_3_770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3af0 (_1.ptx:2375) mov.u32 %r116, 0;
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x3b00 (_1.ptx:2377) @%p44 bra $Lt_3_212994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58e8 (_1.ptx:3500) bar.sync 0;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x3b10 (_1.ptx:2379) @%p45 bra $Lt_3_148994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (_1.ptx:2476) mov.u32 %r135, 0;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x3b48 (_1.ptx:2386) @%p46 bra $Lt_3_201986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (_1.ptx:2476) mov.u32 %r135, 0;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x3b78 (_1.ptx:2392) @%p47 bra $Lt_3_201986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (_1.ptx:2476) mov.u32 %r135, 0;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x3ba0 (_1.ptx:2397) @%p48 bra $L_3_129538;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (_1.ptx:2476) mov.u32 %r135, 0;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x3bb0 (_1.ptx:2401) bra.uni $Lt_3_148994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (_1.ptx:2476) mov.u32 %r135, 0;
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x3bd8 (_1.ptx:2407) @%p49 bra $Lt_3_145922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d50 (_1.ptx:2461) setp.gt.f32 %p54, %f9, %f28;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x3c60 (_1.ptx:2426) @%p50 bra $Lt_3_146690;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d50 (_1.ptx:2461) setp.gt.f32 %p54, %f9, %f28;
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x3c70 (_1.ptx:2428) bra.uni $Lt_3_145922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d50 (_1.ptx:2461) setp.gt.f32 %p54, %f9, %f28;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x3c80 (_1.ptx:2431) @%p51 bra $Lt_3_147202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d50 (_1.ptx:2461) setp.gt.f32 %p54, %f9, %f28;
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x3c98 (_1.ptx:2434) @%p52 bra $Lt_3_147970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d50 (_1.ptx:2461) setp.gt.f32 %p54, %f9, %f28;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x3d18 (_1.ptx:2450) bra.uni $Lt_3_145922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d50 (_1.ptx:2461) setp.gt.f32 %p54, %f9, %f28;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x3d30 (_1.ptx:2454) bra.uni $Lt_3_145922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d50 (_1.ptx:2461) setp.gt.f32 %p54, %f9, %f28;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x3d48 (_1.ptx:2458) @%p53 bra $Lt_3_146434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d50 (_1.ptx:2461) setp.gt.f32 %p54, %f9, %f28;
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x3d58 (_1.ptx:2462) @!%p54 bra $Lt_3_148738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d80 (_1.ptx:2469) setp.gt.f32 %p55, %f6, %f27;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x3d70 (_1.ptx:2465) bra.uni $Lt_3_148482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d80 (_1.ptx:2469) setp.gt.f32 %p55, %f6, %f27;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x3d88 (_1.ptx:2470) @!%p55 bra $Lt_3_148994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (_1.ptx:2476) mov.u32 %r135, 0;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3db0 (_1.ptx:2478) @%p56 bra $Lt_3_212994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58e8 (_1.ptx:3500) bar.sync 0;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3dc0 (_1.ptx:2480) @%p57 bra $Lt_3_152578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4058 (_1.ptx:2578) mov.u32 %r155, 0;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3e00 (_1.ptx:2488) @%p58 bra $Lt_3_203266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4058 (_1.ptx:2578) mov.u32 %r155, 0;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3e30 (_1.ptx:2494) @%p59 bra $Lt_3_203266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4058 (_1.ptx:2578) mov.u32 %r155, 0;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x3e58 (_1.ptx:2499) @%p60 bra $L_3_130306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4058 (_1.ptx:2578) mov.u32 %r155, 0;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x3e68 (_1.ptx:2503) bra.uni $Lt_3_152578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4058 (_1.ptx:2578) mov.u32 %r155, 0;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3e90 (_1.ptx:2509) @%p61 bra $Lt_3_149506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4008 (_1.ptx:2563) setp.gt.f32 %p66, %f9, %f47;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3f18 (_1.ptx:2528) @%p62 bra $Lt_3_150274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4008 (_1.ptx:2563) setp.gt.f32 %p66, %f9, %f47;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3f28 (_1.ptx:2530) bra.uni $Lt_3_149506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4008 (_1.ptx:2563) setp.gt.f32 %p66, %f9, %f47;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3f38 (_1.ptx:2533) @%p63 bra $Lt_3_150786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4008 (_1.ptx:2563) setp.gt.f32 %p66, %f9, %f47;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3f50 (_1.ptx:2536) @%p64 bra $Lt_3_151554;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4008 (_1.ptx:2563) setp.gt.f32 %p66, %f9, %f47;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3fd0 (_1.ptx:2552) bra.uni $Lt_3_149506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4008 (_1.ptx:2563) setp.gt.f32 %p66, %f9, %f47;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x3fe8 (_1.ptx:2556) bra.uni $Lt_3_149506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4008 (_1.ptx:2563) setp.gt.f32 %p66, %f9, %f47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x4000 (_1.ptx:2560) @%p65 bra $Lt_3_150018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4008 (_1.ptx:2563) setp.gt.f32 %p66, %f9, %f47;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x4010 (_1.ptx:2564) @!%p66 bra $Lt_3_152322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4038 (_1.ptx:2571) setp.gt.f32 %p67, %f6, %f27;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x4028 (_1.ptx:2567) bra.uni $Lt_3_152066;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4038 (_1.ptx:2571) setp.gt.f32 %p67, %f6, %f27;
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x4040 (_1.ptx:2572) @!%p67 bra $Lt_3_152578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4058 (_1.ptx:2578) mov.u32 %r155, 0;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x4068 (_1.ptx:2580) @%p68 bra $Lt_3_212994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58e8 (_1.ptx:3500) bar.sync 0;
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x4078 (_1.ptx:2582) @%p69 bra $Lt_3_156162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4310 (_1.ptx:2680) mov.u32 %r175, 0;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x40b8 (_1.ptx:2590) @%p70 bra $Lt_3_204546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4310 (_1.ptx:2680) mov.u32 %r175, 0;
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x40e8 (_1.ptx:2596) @%p71 bra $Lt_3_204546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4310 (_1.ptx:2680) mov.u32 %r175, 0;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x4110 (_1.ptx:2601) @%p72 bra $L_3_131074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4310 (_1.ptx:2680) mov.u32 %r175, 0;
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x4120 (_1.ptx:2605) bra.uni $Lt_3_156162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4310 (_1.ptx:2680) mov.u32 %r175, 0;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x4148 (_1.ptx:2611) @%p73 bra $Lt_3_153090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c0 (_1.ptx:2665) setp.gt.f32 %p78, %f9, %f66;
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x41d0 (_1.ptx:2630) @%p74 bra $Lt_3_153858;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c0 (_1.ptx:2665) setp.gt.f32 %p78, %f9, %f66;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x41e0 (_1.ptx:2632) bra.uni $Lt_3_153090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c0 (_1.ptx:2665) setp.gt.f32 %p78, %f9, %f66;
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x41f0 (_1.ptx:2635) @%p75 bra $Lt_3_154370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c0 (_1.ptx:2665) setp.gt.f32 %p78, %f9, %f66;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x4208 (_1.ptx:2638) @%p76 bra $Lt_3_155138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c0 (_1.ptx:2665) setp.gt.f32 %p78, %f9, %f66;
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x4288 (_1.ptx:2654) bra.uni $Lt_3_153090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c0 (_1.ptx:2665) setp.gt.f32 %p78, %f9, %f66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x42a0 (_1.ptx:2658) bra.uni $Lt_3_153090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c0 (_1.ptx:2665) setp.gt.f32 %p78, %f9, %f66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x42b8 (_1.ptx:2662) @%p77 bra $Lt_3_153602;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c0 (_1.ptx:2665) setp.gt.f32 %p78, %f9, %f66;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x42c8 (_1.ptx:2666) @!%p78 bra $Lt_3_155906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42f0 (_1.ptx:2673) setp.gt.f32 %p79, %f6, %f27;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x42e0 (_1.ptx:2669) bra.uni $Lt_3_155650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42f0 (_1.ptx:2673) setp.gt.f32 %p79, %f6, %f27;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x42f8 (_1.ptx:2674) @!%p79 bra $Lt_3_156162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4310 (_1.ptx:2680) mov.u32 %r175, 0;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x4320 (_1.ptx:2682) @%p80 bra $Lt_3_212994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58e8 (_1.ptx:3500) bar.sync 0;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x4330 (_1.ptx:2684) @%p81 bra $Lt_3_159746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x45c8 (_1.ptx:2782) mov.u32 %r195, 0;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x4370 (_1.ptx:2692) @%p82 bra $Lt_3_205826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x45c8 (_1.ptx:2782) mov.u32 %r195, 0;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x43a0 (_1.ptx:2698) @%p83 bra $Lt_3_205826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x45c8 (_1.ptx:2782) mov.u32 %r195, 0;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x43c8 (_1.ptx:2703) @%p84 bra $L_3_131842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x45c8 (_1.ptx:2782) mov.u32 %r195, 0;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x43d8 (_1.ptx:2707) bra.uni $Lt_3_159746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x45c8 (_1.ptx:2782) mov.u32 %r195, 0;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x4400 (_1.ptx:2713) @%p85 bra $Lt_3_156674;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4578 (_1.ptx:2767) setp.gt.f32 %p90, %f9, %f85;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x4488 (_1.ptx:2732) @%p86 bra $Lt_3_157442;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4578 (_1.ptx:2767) setp.gt.f32 %p90, %f9, %f85;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x4498 (_1.ptx:2734) bra.uni $Lt_3_156674;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4578 (_1.ptx:2767) setp.gt.f32 %p90, %f9, %f85;
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x44a8 (_1.ptx:2737) @%p87 bra $Lt_3_157954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4578 (_1.ptx:2767) setp.gt.f32 %p90, %f9, %f85;
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x44c0 (_1.ptx:2740) @%p88 bra $Lt_3_158722;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4578 (_1.ptx:2767) setp.gt.f32 %p90, %f9, %f85;
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x4540 (_1.ptx:2756) bra.uni $Lt_3_156674;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4578 (_1.ptx:2767) setp.gt.f32 %p90, %f9, %f85;
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x4558 (_1.ptx:2760) bra.uni $Lt_3_156674;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4578 (_1.ptx:2767) setp.gt.f32 %p90, %f9, %f85;
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x4570 (_1.ptx:2764) @%p89 bra $Lt_3_157186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4578 (_1.ptx:2767) setp.gt.f32 %p90, %f9, %f85;
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x4580 (_1.ptx:2768) @!%p90 bra $Lt_3_159490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x45a8 (_1.ptx:2775) setp.gt.f32 %p91, %f6, %f27;
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x4598 (_1.ptx:2771) bra.uni $Lt_3_159234;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x45a8 (_1.ptx:2775) setp.gt.f32 %p91, %f6, %f27;
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x45b0 (_1.ptx:2776) @!%p91 bra $Lt_3_159746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x45c8 (_1.ptx:2782) mov.u32 %r195, 0;
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x45d8 (_1.ptx:2784) @%p92 bra $Lt_3_212994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58e8 (_1.ptx:3500) bar.sync 0;
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0x45e8 (_1.ptx:2786) @%p93 bra $Lt_3_163330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4880 (_1.ptx:2884) mov.u32 %r215, 0;
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0x4628 (_1.ptx:2794) @%p94 bra $Lt_3_207106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4880 (_1.ptx:2884) mov.u32 %r215, 0;
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0x4658 (_1.ptx:2800) @%p95 bra $Lt_3_207106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4880 (_1.ptx:2884) mov.u32 %r215, 0;
GPGPU-Sim PTX: 145 (potential) branch divergence @  PC=0x4680 (_1.ptx:2805) @%p96 bra $L_3_132610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4880 (_1.ptx:2884) mov.u32 %r215, 0;
GPGPU-Sim PTX: 146 (potential) branch divergence @  PC=0x4690 (_1.ptx:2809) bra.uni $Lt_3_163330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4880 (_1.ptx:2884) mov.u32 %r215, 0;
GPGPU-Sim PTX: 147 (potential) branch divergence @  PC=0x46b8 (_1.ptx:2815) @%p97 bra $Lt_3_160258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4830 (_1.ptx:2869) setp.gt.f32 %p102, %f9, %f104;
GPGPU-Sim PTX: 148 (potential) branch divergence @  PC=0x4740 (_1.ptx:2834) @%p98 bra $Lt_3_161026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4830 (_1.ptx:2869) setp.gt.f32 %p102, %f9, %f104;
GPGPU-Sim PTX: 149 (potential) branch divergence @  PC=0x4750 (_1.ptx:2836) bra.uni $Lt_3_160258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4830 (_1.ptx:2869) setp.gt.f32 %p102, %f9, %f104;
GPGPU-Sim PTX: 150 (potential) branch divergence @  PC=0x4760 (_1.ptx:2839) @%p99 bra $Lt_3_161538;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4830 (_1.ptx:2869) setp.gt.f32 %p102, %f9, %f104;
GPGPU-Sim PTX: 151 (potential) branch divergence @  PC=0x4778 (_1.ptx:2842) @%p100 bra $Lt_3_162306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4830 (_1.ptx:2869) setp.gt.f32 %p102, %f9, %f104;
GPGPU-Sim PTX: 152 (potential) branch divergence @  PC=0x47f8 (_1.ptx:2858) bra.uni $Lt_3_160258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4830 (_1.ptx:2869) setp.gt.f32 %p102, %f9, %f104;
GPGPU-Sim PTX: 153 (potential) branch divergence @  PC=0x4810 (_1.ptx:2862) bra.uni $Lt_3_160258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4830 (_1.ptx:2869) setp.gt.f32 %p102, %f9, %f104;
GPGPU-Sim PTX: 154 (potential) branch divergence @  PC=0x4828 (_1.ptx:2866) @%p101 bra $Lt_3_160770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4830 (_1.ptx:2869) setp.gt.f32 %p102, %f9, %f104;
GPGPU-Sim PTX: 155 (potential) branch divergence @  PC=0x4838 (_1.ptx:2870) @!%p102 bra $Lt_3_163074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4860 (_1.ptx:2877) setp.gt.f32 %p103, %f6, %f27;
GPGPU-Sim PTX: 156 (potential) branch divergence @  PC=0x4850 (_1.ptx:2873) bra.uni $Lt_3_162818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4860 (_1.ptx:2877) setp.gt.f32 %p103, %f6, %f27;
GPGPU-Sim PTX: 157 (potential) branch divergence @  PC=0x4868 (_1.ptx:2878) @!%p103 bra $Lt_3_163330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4880 (_1.ptx:2884) mov.u32 %r215, 0;
GPGPU-Sim PTX: 158 (potential) branch divergence @  PC=0x4890 (_1.ptx:2886) @%p104 bra $Lt_3_212994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58e8 (_1.ptx:3500) bar.sync 0;
GPGPU-Sim PTX: 159 (potential) branch divergence @  PC=0x48a0 (_1.ptx:2888) @%p105 bra $Lt_3_166914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b38 (_1.ptx:2986) mov.u32 %r235, 0;
GPGPU-Sim PTX: 160 (potential) branch divergence @  PC=0x48e0 (_1.ptx:2896) @%p106 bra $Lt_3_208386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b38 (_1.ptx:2986) mov.u32 %r235, 0;
GPGPU-Sim PTX: 161 (potential) branch divergence @  PC=0x4910 (_1.ptx:2902) @%p107 bra $Lt_3_208386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b38 (_1.ptx:2986) mov.u32 %r235, 0;
GPGPU-Sim PTX: 162 (potential) branch divergence @  PC=0x4938 (_1.ptx:2907) @%p108 bra $L_3_133378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b38 (_1.ptx:2986) mov.u32 %r235, 0;
GPGPU-Sim PTX: 163 (potential) branch divergence @  PC=0x4948 (_1.ptx:2911) bra.uni $Lt_3_166914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b38 (_1.ptx:2986) mov.u32 %r235, 0;
GPGPU-Sim PTX: 164 (potential) branch divergence @  PC=0x4970 (_1.ptx:2917) @%p109 bra $Lt_3_163842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ae8 (_1.ptx:2971) setp.gt.f32 %p114, %f9, %f123;
GPGPU-Sim PTX: 165 (potential) branch divergence @  PC=0x49f8 (_1.ptx:2936) @%p110 bra $Lt_3_164610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ae8 (_1.ptx:2971) setp.gt.f32 %p114, %f9, %f123;
GPGPU-Sim PTX: 166 (potential) branch divergence @  PC=0x4a08 (_1.ptx:2938) bra.uni $Lt_3_163842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ae8 (_1.ptx:2971) setp.gt.f32 %p114, %f9, %f123;
GPGPU-Sim PTX: 167 (potential) branch divergence @  PC=0x4a18 (_1.ptx:2941) @%p111 bra $Lt_3_165122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ae8 (_1.ptx:2971) setp.gt.f32 %p114, %f9, %f123;
GPGPU-Sim PTX: 168 (potential) branch divergence @  PC=0x4a30 (_1.ptx:2944) @%p112 bra $Lt_3_165890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ae8 (_1.ptx:2971) setp.gt.f32 %p114, %f9, %f123;
GPGPU-Sim PTX: 169 (potential) branch divergence @  PC=0x4ab0 (_1.ptx:2960) bra.uni $Lt_3_163842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ae8 (_1.ptx:2971) setp.gt.f32 %p114, %f9, %f123;
GPGPU-Sim PTX: 170 (potential) branch divergence @  PC=0x4ac8 (_1.ptx:2964) bra.uni $Lt_3_163842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ae8 (_1.ptx:2971) setp.gt.f32 %p114, %f9, %f123;
GPGPU-Sim PTX: 171 (potential) branch divergence @  PC=0x4ae0 (_1.ptx:2968) @%p113 bra $Lt_3_164354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ae8 (_1.ptx:2971) setp.gt.f32 %p114, %f9, %f123;
GPGPU-Sim PTX: 172 (potential) branch divergence @  PC=0x4af0 (_1.ptx:2972) @!%p114 bra $Lt_3_166658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b18 (_1.ptx:2979) setp.gt.f32 %p115, %f6, %f27;
GPGPU-Sim PTX: 173 (potential) branch divergence @  PC=0x4b08 (_1.ptx:2975) bra.uni $Lt_3_166402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b18 (_1.ptx:2979) setp.gt.f32 %p115, %f6, %f27;
GPGPU-Sim PTX: 174 (potential) branch divergence @  PC=0x4b20 (_1.ptx:2980) @!%p115 bra $Lt_3_166914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b38 (_1.ptx:2986) mov.u32 %r235, 0;
GPGPU-Sim PTX: 175 (potential) branch divergence @  PC=0x4b48 (_1.ptx:2988) @%p116 bra $Lt_3_212994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58e8 (_1.ptx:3500) bar.sync 0;
GPGPU-Sim PTX: 176 (potential) branch divergence @  PC=0x4b58 (_1.ptx:2990) @%p117 bra $Lt_3_170498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4df0 (_1.ptx:3088) mov.u32 %r255, 0;
GPGPU-Sim PTX: 177 (potential) branch divergence @  PC=0x4b98 (_1.ptx:2998) @%p118 bra $Lt_3_209666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4df0 (_1.ptx:3088) mov.u32 %r255, 0;
GPGPU-Sim PTX: 178 (potential) branch divergence @  PC=0x4bc8 (_1.ptx:3004) @%p119 bra $Lt_3_209666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4df0 (_1.ptx:3088) mov.u32 %r255, 0;
GPGPU-Sim PTX: 179 (potential) branch divergence @  PC=0x4bf0 (_1.ptx:3009) @%p120 bra $L_3_134146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4df0 (_1.ptx:3088) mov.u32 %r255, 0;
GPGPU-Sim PTX: 180 (potential) branch divergence @  PC=0x4c00 (_1.ptx:3013) bra.uni $Lt_3_170498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4df0 (_1.ptx:3088) mov.u32 %r255, 0;
GPGPU-Sim PTX: 181 (potential) branch divergence @  PC=0x4c28 (_1.ptx:3019) @%p121 bra $Lt_3_167426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4da0 (_1.ptx:3073) setp.gt.f32 %p126, %f9, %f142;
GPGPU-Sim PTX: 182 (potential) branch divergence @  PC=0x4cb0 (_1.ptx:3038) @%p122 bra $Lt_3_168194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4da0 (_1.ptx:3073) setp.gt.f32 %p126, %f9, %f142;
GPGPU-Sim PTX: 183 (potential) branch divergence @  PC=0x4cc0 (_1.ptx:3040) bra.uni $Lt_3_167426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4da0 (_1.ptx:3073) setp.gt.f32 %p126, %f9, %f142;
GPGPU-Sim PTX: 184 (potential) branch divergence @  PC=0x4cd0 (_1.ptx:3043) @%p123 bra $Lt_3_168706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4da0 (_1.ptx:3073) setp.gt.f32 %p126, %f9, %f142;
GPGPU-Sim PTX: 185 (potential) branch divergence @  PC=0x4ce8 (_1.ptx:3046) @%p124 bra $Lt_3_169474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4da0 (_1.ptx:3073) setp.gt.f32 %p126, %f9, %f142;
GPGPU-Sim PTX: 186 (potential) branch divergence @  PC=0x4d68 (_1.ptx:3062) bra.uni $Lt_3_167426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4da0 (_1.ptx:3073) setp.gt.f32 %p126, %f9, %f142;
GPGPU-Sim PTX: 187 (potential) branch divergence @  PC=0x4d80 (_1.ptx:3066) bra.uni $Lt_3_167426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4da0 (_1.ptx:3073) setp.gt.f32 %p126, %f9, %f142;
GPGPU-Sim PTX: 188 (potential) branch divergence @  PC=0x4d98 (_1.ptx:3070) @%p125 bra $Lt_3_167938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4da0 (_1.ptx:3073) setp.gt.f32 %p126, %f9, %f142;
GPGPU-Sim PTX: 189 (potential) branch divergence @  PC=0x4da8 (_1.ptx:3074) @!%p126 bra $Lt_3_170242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4dd0 (_1.ptx:3081) setp.gt.f32 %p127, %f6, %f27;
GPGPU-Sim PTX: 190 (potential) branch divergence @  PC=0x4dc0 (_1.ptx:3077) bra.uni $Lt_3_169986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4dd0 (_1.ptx:3081) setp.gt.f32 %p127, %f6, %f27;
GPGPU-Sim PTX: 191 (potential) branch divergence @  PC=0x4dd8 (_1.ptx:3082) @!%p127 bra $Lt_3_170498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4df0 (_1.ptx:3088) mov.u32 %r255, 0;
GPGPU-Sim PTX: 192 (potential) branch divergence @  PC=0x4e00 (_1.ptx:3090) @%p128 bra $Lt_3_212994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58e8 (_1.ptx:3500) bar.sync 0;
GPGPU-Sim PTX: 193 (potential) branch divergence @  PC=0x4e10 (_1.ptx:3092) @%p129 bra $Lt_3_174082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x50a8 (_1.ptx:3190) mov.u32 %r275, 0;
GPGPU-Sim PTX: 194 (potential) branch divergence @  PC=0x4e50 (_1.ptx:3100) @%p130 bra $Lt_3_210946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x50a8 (_1.ptx:3190) mov.u32 %r275, 0;
GPGPU-Sim PTX: 195 (potential) branch divergence @  PC=0x4e80 (_1.ptx:3106) @%p131 bra $Lt_3_210946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x50a8 (_1.ptx:3190) mov.u32 %r275, 0;
GPGPU-Sim PTX: 196 (potential) branch divergence @  PC=0x4ea8 (_1.ptx:3111) @%p132 bra $L_3_134914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x50a8 (_1.ptx:3190) mov.u32 %r275, 0;
GPGPU-Sim PTX: 197 (potential) branch divergence @  PC=0x4eb8 (_1.ptx:3115) bra.uni $Lt_3_174082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x50a8 (_1.ptx:3190) mov.u32 %r275, 0;
GPGPU-Sim PTX: 198 (potential) branch divergence @  PC=0x4ee0 (_1.ptx:3121) @%p133 bra $Lt_3_171010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5058 (_1.ptx:3175) setp.gt.f32 %p138, %f9, %f161;
GPGPU-Sim PTX: 199 (potential) branch divergence @  PC=0x4f68 (_1.ptx:3140) @%p134 bra $Lt_3_171778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5058 (_1.ptx:3175) setp.gt.f32 %p138, %f9, %f161;
GPGPU-Sim PTX: 200 (potential) branch divergence @  PC=0x4f78 (_1.ptx:3142) bra.uni $Lt_3_171010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5058 (_1.ptx:3175) setp.gt.f32 %p138, %f9, %f161;
GPGPU-Sim PTX: 201 (potential) branch divergence @  PC=0x4f88 (_1.ptx:3145) @%p135 bra $Lt_3_172290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5058 (_1.ptx:3175) setp.gt.f32 %p138, %f9, %f161;
GPGPU-Sim PTX: 202 (potential) branch divergence @  PC=0x4fa0 (_1.ptx:3148) @%p136 bra $Lt_3_173058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5058 (_1.ptx:3175) setp.gt.f32 %p138, %f9, %f161;
GPGPU-Sim PTX: 203 (potential) branch divergence @  PC=0x5020 (_1.ptx:3164) bra.uni $Lt_3_171010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5058 (_1.ptx:3175) setp.gt.f32 %p138, %f9, %f161;
GPGPU-Sim PTX: 204 (potential) branch divergence @  PC=0x5038 (_1.ptx:3168) bra.uni $Lt_3_171010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5058 (_1.ptx:3175) setp.gt.f32 %p138, %f9, %f161;
GPGPU-Sim PTX: 205 (potential) branch divergence @  PC=0x5050 (_1.ptx:3172) @%p137 bra $Lt_3_171522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5058 (_1.ptx:3175) setp.gt.f32 %p138, %f9, %f161;
GPGPU-Sim PTX: 206 (potential) branch divergence @  PC=0x5060 (_1.ptx:3176) @!%p138 bra $Lt_3_173826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5088 (_1.ptx:3183) setp.gt.f32 %p139, %f6, %f27;
GPGPU-Sim PTX: 207 (potential) branch divergence @  PC=0x5078 (_1.ptx:3179) bra.uni $Lt_3_173570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5088 (_1.ptx:3183) setp.gt.f32 %p139, %f6, %f27;
GPGPU-Sim PTX: 208 (potential) branch divergence @  PC=0x5090 (_1.ptx:3184) @!%p139 bra $Lt_3_174082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x50a8 (_1.ptx:3190) mov.u32 %r275, 0;
GPGPU-Sim PTX: 209 (potential) branch divergence @  PC=0x50b8 (_1.ptx:3192) @%p140 bra $Lt_3_212994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58e8 (_1.ptx:3500) bar.sync 0;
GPGPU-Sim PTX: 210 (potential) branch divergence @  PC=0x50c8 (_1.ptx:3194) @%p141 bra $Lt_3_177666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5360 (_1.ptx:3292) mov.u32 %r295, 0;
GPGPU-Sim PTX: 211 (potential) branch divergence @  PC=0x5108 (_1.ptx:3202) @%p142 bra $Lt_3_212226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5360 (_1.ptx:3292) mov.u32 %r295, 0;
GPGPU-Sim PTX: 212 (potential) branch divergence @  PC=0x5138 (_1.ptx:3208) @%p143 bra $Lt_3_212226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5360 (_1.ptx:3292) mov.u32 %r295, 0;
GPGPU-Sim PTX: 213 (potential) branch divergence @  PC=0x5160 (_1.ptx:3213) @%p144 bra $L_3_135682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5360 (_1.ptx:3292) mov.u32 %r295, 0;
GPGPU-Sim PTX: 214 (potential) branch divergence @  PC=0x5170 (_1.ptx:3217) bra.uni $Lt_3_177666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5360 (_1.ptx:3292) mov.u32 %r295, 0;
GPGPU-Sim PTX: 215 (potential) branch divergence @  PC=0x5198 (_1.ptx:3223) @%p145 bra $Lt_3_174594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5310 (_1.ptx:3277) setp.gt.f32 %p150, %f9, %f180;
GPGPU-Sim PTX: 216 (potential) branch divergence @  PC=0x5220 (_1.ptx:3242) @%p146 bra $Lt_3_175362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5310 (_1.ptx:3277) setp.gt.f32 %p150, %f9, %f180;
GPGPU-Sim PTX: 217 (potential) branch divergence @  PC=0x5230 (_1.ptx:3244) bra.uni $Lt_3_174594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5310 (_1.ptx:3277) setp.gt.f32 %p150, %f9, %f180;
GPGPU-Sim PTX: 218 (potential) branch divergence @  PC=0x5240 (_1.ptx:3247) @%p147 bra $Lt_3_175874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5310 (_1.ptx:3277) setp.gt.f32 %p150, %f9, %f180;
GPGPU-Sim PTX: 219 (potential) branch divergence @  PC=0x5258 (_1.ptx:3250) @%p148 bra $Lt_3_176642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5310 (_1.ptx:3277) setp.gt.f32 %p150, %f9, %f180;
GPGPU-Sim PTX: 220 (potential) branch divergence @  PC=0x52d8 (_1.ptx:3266) bra.uni $Lt_3_174594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5310 (_1.ptx:3277) setp.gt.f32 %p150, %f9, %f180;
GPGPU-Sim PTX: 221 (potential) branch divergence @  PC=0x52f0 (_1.ptx:3270) bra.uni $Lt_3_174594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5310 (_1.ptx:3277) setp.gt.f32 %p150, %f9, %f180;
GPGPU-Sim PTX: 222 (potential) branch divergence @  PC=0x5308 (_1.ptx:3274) @%p149 bra $Lt_3_175106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5310 (_1.ptx:3277) setp.gt.f32 %p150, %f9, %f180;
GPGPU-Sim PTX: 223 (potential) branch divergence @  PC=0x5318 (_1.ptx:3278) @!%p150 bra $Lt_3_177410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5340 (_1.ptx:3285) setp.gt.f32 %p151, %f6, %f27;
GPGPU-Sim PTX: 224 (potential) branch divergence @  PC=0x5330 (_1.ptx:3281) bra.uni $Lt_3_177154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5340 (_1.ptx:3285) setp.gt.f32 %p151, %f6, %f27;
GPGPU-Sim PTX: 225 (potential) branch divergence @  PC=0x5348 (_1.ptx:3286) @!%p151 bra $Lt_3_177666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5360 (_1.ptx:3292) mov.u32 %r295, 0;
GPGPU-Sim PTX: 226 (potential) branch divergence @  PC=0x5370 (_1.ptx:3294) @%p152 bra $Lt_3_212994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58e8 (_1.ptx:3500) bar.sync 0;
GPGPU-Sim PTX: 227 (potential) branch divergence @  PC=0x5380 (_1.ptx:3296) @%p153 bra $Lt_3_181250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5618 (_1.ptx:3394) mov.u32 %r315, 0;
GPGPU-Sim PTX: 228 (potential) branch divergence @  PC=0x53c0 (_1.ptx:3304) @%p154 bra $Lt_3_213506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5618 (_1.ptx:3394) mov.u32 %r315, 0;
GPGPU-Sim PTX: 229 (potential) branch divergence @  PC=0x53f0 (_1.ptx:3310) @%p155 bra $Lt_3_213506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5618 (_1.ptx:3394) mov.u32 %r315, 0;
GPGPU-Sim PTX: 230 (potential) branch divergence @  PC=0x5418 (_1.ptx:3315) @%p156 bra $L_3_136450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5618 (_1.ptx:3394) mov.u32 %r315, 0;
GPGPU-Sim PTX: 231 (potential) branch divergence @  PC=0x5428 (_1.ptx:3319) bra.uni $Lt_3_181250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5618 (_1.ptx:3394) mov.u32 %r315, 0;
GPGPU-Sim PTX: 232 (potential) branch divergence @  PC=0x5450 (_1.ptx:3325) @%p157 bra $Lt_3_178178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55c8 (_1.ptx:3379) setp.gt.f32 %p162, %f9, %f199;
GPGPU-Sim PTX: 233 (potential) branch divergence @  PC=0x54d8 (_1.ptx:3344) @%p158 bra $Lt_3_178946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55c8 (_1.ptx:3379) setp.gt.f32 %p162, %f9, %f199;
GPGPU-Sim PTX: 234 (potential) branch divergence @  PC=0x54e8 (_1.ptx:3346) bra.uni $Lt_3_178178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55c8 (_1.ptx:3379) setp.gt.f32 %p162, %f9, %f199;
GPGPU-Sim PTX: 235 (potential) branch divergence @  PC=0x54f8 (_1.ptx:3349) @%p159 bra $Lt_3_179458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55c8 (_1.ptx:3379) setp.gt.f32 %p162, %f9, %f199;
GPGPU-Sim PTX: 236 (potential) branch divergence @  PC=0x5510 (_1.ptx:3352) @%p160 bra $Lt_3_180226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55c8 (_1.ptx:3379) setp.gt.f32 %p162, %f9, %f199;
GPGPU-Sim PTX: 237 (potential) branch divergence @  PC=0x5590 (_1.ptx:3368) bra.uni $Lt_3_178178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55c8 (_1.ptx:3379) setp.gt.f32 %p162, %f9, %f199;
GPGPU-Sim PTX: 238 (potential) branch divergence @  PC=0x55a8 (_1.ptx:3372) bra.uni $Lt_3_178178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55c8 (_1.ptx:3379) setp.gt.f32 %p162, %f9, %f199;
GPGPU-Sim PTX: 239 (potential) branch divergence @  PC=0x55c0 (_1.ptx:3376) @%p161 bra $Lt_3_178690;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55c8 (_1.ptx:3379) setp.gt.f32 %p162, %f9, %f199;
GPGPU-Sim PTX: 240 (potential) branch divergence @  PC=0x55d0 (_1.ptx:3380) @!%p162 bra $Lt_3_180994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55f8 (_1.ptx:3387) setp.gt.f32 %p163, %f6, %f27;
GPGPU-Sim PTX: 241 (potential) branch divergence @  PC=0x55e8 (_1.ptx:3383) bra.uni $Lt_3_180738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55f8 (_1.ptx:3387) setp.gt.f32 %p163, %f6, %f27;
GPGPU-Sim PTX: 242 (potential) branch divergence @  PC=0x5600 (_1.ptx:3388) @!%p163 bra $Lt_3_181250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5618 (_1.ptx:3394) mov.u32 %r315, 0;
GPGPU-Sim PTX: 243 (potential) branch divergence @  PC=0x5628 (_1.ptx:3396) @%p164 bra $Lt_3_212994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58e8 (_1.ptx:3500) bar.sync 0;
GPGPU-Sim PTX: 244 (potential) branch divergence @  PC=0x5638 (_1.ptx:3398) @%p165 bra $Lt_3_212994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58e8 (_1.ptx:3500) bar.sync 0;
GPGPU-Sim PTX: 245 (potential) branch divergence @  PC=0x5678 (_1.ptx:3406) @%p166 bra $Lt_3_214786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58e8 (_1.ptx:3500) bar.sync 0;
GPGPU-Sim PTX: 246 (potential) branch divergence @  PC=0x56a8 (_1.ptx:3412) @%p167 bra $Lt_3_214786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58e8 (_1.ptx:3500) bar.sync 0;
GPGPU-Sim PTX: 247 (potential) branch divergence @  PC=0x56d0 (_1.ptx:3417) @%p168 bra $L_3_137218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58e8 (_1.ptx:3500) bar.sync 0;
GPGPU-Sim PTX: 248 (potential) branch divergence @  PC=0x56e0 (_1.ptx:3421) bra.uni $Lt_3_212994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58e8 (_1.ptx:3500) bar.sync 0;
GPGPU-Sim PTX: 249 (potential) branch divergence @  PC=0x5708 (_1.ptx:3427) @%p169 bra $Lt_3_181762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5880 (_1.ptx:3481) setp.gt.f32 %p174, %f9, %f218;
GPGPU-Sim PTX: 250 (potential) branch divergence @  PC=0x5790 (_1.ptx:3446) @%p170 bra $Lt_3_182530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5880 (_1.ptx:3481) setp.gt.f32 %p174, %f9, %f218;
GPGPU-Sim PTX: 251 (potential) branch divergence @  PC=0x57a0 (_1.ptx:3448) bra.uni $Lt_3_181762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5880 (_1.ptx:3481) setp.gt.f32 %p174, %f9, %f218;
GPGPU-Sim PTX: 252 (potential) branch divergence @  PC=0x57b0 (_1.ptx:3451) @%p171 bra $Lt_3_183042;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5880 (_1.ptx:3481) setp.gt.f32 %p174, %f9, %f218;
GPGPU-Sim PTX: 253 (potential) branch divergence @  PC=0x57c8 (_1.ptx:3454) @%p172 bra $Lt_3_183810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5880 (_1.ptx:3481) setp.gt.f32 %p174, %f9, %f218;
GPGPU-Sim PTX: 254 (potential) branch divergence @  PC=0x5848 (_1.ptx:3470) bra.uni $Lt_3_181762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5880 (_1.ptx:3481) setp.gt.f32 %p174, %f9, %f218;
GPGPU-Sim PTX: 255 (potential) branch divergence @  PC=0x5860 (_1.ptx:3474) bra.uni $Lt_3_181762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5880 (_1.ptx:3481) setp.gt.f32 %p174, %f9, %f218;
GPGPU-Sim PTX: 256 (potential) branch divergence @  PC=0x5878 (_1.ptx:3478) @%p173 bra $Lt_3_182274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5880 (_1.ptx:3481) setp.gt.f32 %p174, %f9, %f218;
GPGPU-Sim PTX: 257 (potential) branch divergence @  PC=0x5888 (_1.ptx:3482) @!%p174 bra $Lt_3_184578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58b0 (_1.ptx:3489) setp.gt.f32 %p175, %f6, %f27;
GPGPU-Sim PTX: 258 (potential) branch divergence @  PC=0x58a0 (_1.ptx:3485) bra.uni $Lt_3_184322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58b0 (_1.ptx:3489) setp.gt.f32 %p175, %f6, %f27;
GPGPU-Sim PTX: 259 (potential) branch divergence @  PC=0x58b8 (_1.ptx:3490) @!%p175 bra $Lt_3_212994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58e8 (_1.ptx:3500) bar.sync 0;
GPGPU-Sim PTX: 260 (potential) branch divergence @  PC=0x58d0 (_1.ptx:3493) bra.uni $Lt_3_212994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58e8 (_1.ptx:3500) bar.sync 0;
GPGPU-Sim PTX: 261 (potential) branch divergence @  PC=0x58f0 (_1.ptx:3501) @!%p31 bra $Lt_3_215810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c08 (_1.ptx:3620) bar.sync 0;
GPGPU-Sim PTX: 262 (potential) branch divergence @  PC=0x5918 (_1.ptx:3509) @%p176 bra $Lt_3_215810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c08 (_1.ptx:3620) bar.sync 0;
GPGPU-Sim PTX: 263 (potential) branch divergence @  PC=0x5960 (_1.ptx:3518) @%p177 bra $Lt_3_215810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c08 (_1.ptx:3620) bar.sync 0;
GPGPU-Sim PTX: 264 (potential) branch divergence @  PC=0x5970 (_1.ptx:3521) @%p178 bra $Lt_3_189186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5be8 (_1.ptx:3613) add.s32 %r335, %r335, %r17;
GPGPU-Sim PTX: 265 (potential) branch divergence @  PC=0x59a0 (_1.ptx:3527) @%p179 bra $Lt_3_189186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5be8 (_1.ptx:3613) add.s32 %r335, %r335, %r17;
GPGPU-Sim PTX: 266 (potential) branch divergence @  PC=0x59d0 (_1.ptx:3533) @%p180 bra $Lt_3_189186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5be8 (_1.ptx:3613) add.s32 %r335, %r335, %r17;
GPGPU-Sim PTX: 267 (potential) branch divergence @  PC=0x59f8 (_1.ptx:3538) @%p181 bra $L_3_137986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5be8 (_1.ptx:3613) add.s32 %r335, %r335, %r17;
GPGPU-Sim PTX: 268 (potential) branch divergence @  PC=0x5a00 (_1.ptx:3539) bra.uni $Lt_3_189186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5be8 (_1.ptx:3613) add.s32 %r335, %r335, %r17;
GPGPU-Sim PTX: 269 (potential) branch divergence @  PC=0x5a28 (_1.ptx:3545) @%p182 bra $Lt_3_186114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b98 (_1.ptx:3598) setp.gt.f32 %p187, %f9, %f237;
GPGPU-Sim PTX: 270 (potential) branch divergence @  PC=0x5aa8 (_1.ptx:3563) @%p183 bra $Lt_3_186882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b98 (_1.ptx:3598) setp.gt.f32 %p187, %f9, %f237;
GPGPU-Sim PTX: 271 (potential) branch divergence @  PC=0x5ab8 (_1.ptx:3565) bra.uni $Lt_3_186114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b98 (_1.ptx:3598) setp.gt.f32 %p187, %f9, %f237;
GPGPU-Sim PTX: 272 (potential) branch divergence @  PC=0x5ac8 (_1.ptx:3568) @%p184 bra $Lt_3_187394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b98 (_1.ptx:3598) setp.gt.f32 %p187, %f9, %f237;
GPGPU-Sim PTX: 273 (potential) branch divergence @  PC=0x5ae0 (_1.ptx:3571) @%p185 bra $Lt_3_188162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b98 (_1.ptx:3598) setp.gt.f32 %p187, %f9, %f237;
GPGPU-Sim PTX: 274 (potential) branch divergence @  PC=0x5b60 (_1.ptx:3587) bra.uni $Lt_3_186114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b98 (_1.ptx:3598) setp.gt.f32 %p187, %f9, %f237;
GPGPU-Sim PTX: 275 (potential) branch divergence @  PC=0x5b78 (_1.ptx:3591) bra.uni $Lt_3_186114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b98 (_1.ptx:3598) setp.gt.f32 %p187, %f9, %f237;
GPGPU-Sim PTX: 276 (potential) branch divergence @  PC=0x5b90 (_1.ptx:3595) @%p186 bra $Lt_3_186626;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b98 (_1.ptx:3598) setp.gt.f32 %p187, %f9, %f237;
GPGPU-Sim PTX: 277 (potential) branch divergence @  PC=0x5ba0 (_1.ptx:3599) @!%p187 bra $Lt_3_188930;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bc8 (_1.ptx:3606) setp.gt.f32 %p188, %f6, %f27;
GPGPU-Sim PTX: 278 (potential) branch divergence @  PC=0x5bb8 (_1.ptx:3602) bra.uni $Lt_3_188674;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bc8 (_1.ptx:3606) setp.gt.f32 %p188, %f6, %f27;
GPGPU-Sim PTX: 279 (potential) branch divergence @  PC=0x5bd0 (_1.ptx:3607) @!%p188 bra $Lt_3_189186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5be8 (_1.ptx:3613) add.s32 %r335, %r335, %r17;
GPGPU-Sim PTX: 280 (potential) branch divergence @  PC=0x5c00 (_1.ptx:3616) @%p189 bra $Lt_3_185858;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c08 (_1.ptx:3620) bar.sync 0;
GPGPU-Sim PTX: 281 (potential) branch divergence @  PC=0x5c30 (_1.ptx:3629) @!%p5 bra $Lt_3_191490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d30 (_1.ptx:3675) bar.sync 0;
GPGPU-Sim PTX: 282 (potential) branch divergence @  PC=0x5c48 (_1.ptx:3632) @%p190 bra $Lt_3_190466;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d10 (_1.ptx:3667) setp.lt.f32 %p195, %f2, %f256;
GPGPU-Sim PTX: 283 (potential) branch divergence @  PC=0x5c88 (_1.ptx:3643) @%p191 bra $Lt_3_217602;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5cf0 (_1.ptx:3662) add.s32 %r360, %r360, 1;
GPGPU-Sim PTX: 284 (potential) branch divergence @  PC=0x5c98 (_1.ptx:3645) @!%p192 bra $Lt_3_217858;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5cf0 (_1.ptx:3662) add.s32 %r360, %r360, 1;
GPGPU-Sim PTX: 285 (potential) branch divergence @  PC=0x5cc0 (_1.ptx:3650) @%p193 bra $Lt_3_217858;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5cf0 (_1.ptx:3662) add.s32 %r360, %r360, 1;
GPGPU-Sim PTX: 286 (potential) branch divergence @  PC=0x5cc8 (_1.ptx:3651) bra.uni $L_3_139010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ce0 (_1.ptx:3657) mov.f32 %f256, %f257;
GPGPU-Sim PTX: 287 (potential) branch divergence @  PC=0x5d08 (_1.ptx:3665) @%p194 bra $Lt_3_190978;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d10 (_1.ptx:3667) setp.lt.f32 %p195, %f2, %f256;
GPGPU-Sim PTX: 288 (potential) branch divergence @  PC=0x5d18 (_1.ptx:3668) @!%p195 bra $Lt_3_191490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d30 (_1.ptx:3675) bar.sync 0;
GPGPU-Sim PTX: 289 (potential) branch divergence @  PC=0x5d50 (_1.ptx:3681) @%p196 bra $Lt_3_192258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5dd8 (_1.ptx:3708) bar.sync 0;
GPGPU-Sim PTX: 290 (potential) branch divergence @  PC=0x5d58 (_1.ptx:3682) @!%p5 bra $Lt_3_193026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5db8 (_1.ptx:3699) mov.s32 %r25, %r365;
GPGPU-Sim PTX: 291 (potential) branch divergence @  PC=0x5d90 (_1.ptx:3690) @%p197 bra $Lt_3_193026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5db8 (_1.ptx:3699) mov.s32 %r25, %r365;
GPGPU-Sim PTX: 292 (potential) branch divergence @  PC=0x5dc8 (_1.ptx:3702) bra.uni $Lt_3_192002;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5dd8 (_1.ptx:3708) bar.sync 0;
GPGPU-Sim PTX: 293 (potential) branch divergence @  PC=0x5de8 (_1.ptx:3711) @%p198 bra $L_3_128002;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e18 (_1.ptx:3720) mov.s32 %r369, %r92;
GPGPU-Sim PTX: 294 (potential) branch divergence @  PC=0x5e00 (_1.ptx:3714) @%p199 bra $L_3_127746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e18 (_1.ptx:3720) mov.s32 %r369, %r92;
GPGPU-Sim PTX: 295 (potential) branch divergence @  PC=0x5e08 (_1.ptx:3715) bra.uni $L_3_128002;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e18 (_1.ptx:3720) mov.s32 %r369, %r92;
GPGPU-Sim PTX: ... end of reconvergence points for _Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb'.
GPGPU-Sim PTX: instruction assembly for function '_Z18reduce_card_devicePii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18reduce_card_devicePii'...
GPGPU-Sim PTX: Finding dominators for '_Z18reduce_card_devicePii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18reduce_card_devicePii'...
GPGPU-Sim PTX: Finding postdominators for '_Z18reduce_card_devicePii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18reduce_card_devicePii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18reduce_card_devicePii'...
GPGPU-Sim PTX: reconvergence points for _Z18reduce_card_devicePii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5e58 (_1.ptx:3741) @%p1 bra $Lt_4_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f10 (_1.ptx:3772) st.global.s32 [%rd1+0], %r11;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5ec0 (_1.ptx:3756) @%p2 bra $Lt_4_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ee0 (_1.ptx:3763) add.s32 %r10, %r10, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5ef8 (_1.ptx:3766) @%p3 bra $Lt_4_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f00 (_1.ptx:3767) bra.uni $Lt_4_2050;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5f00 (_1.ptx:3767) bra.uni $Lt_4_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f10 (_1.ptx:3772) st.global.s32 [%rd1+0], %r11;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18reduce_card_devicePii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18reduce_card_devicePii'.
GPGPU-Sim PTX: instruction assembly for function '_Z15compute_degreesPiS_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15compute_degreesPiS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z15compute_degreesPiS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15compute_degreesPiS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z15compute_degreesPiS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15compute_degreesPiS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15compute_degreesPiS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z15compute_degreesPiS_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5fa8 (_1.ptx:3808) @%p1 bra $Lt_5_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5fd0 (_1.ptx:3815) cvt.s32.u32 %r18, %tid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5fe0 (_1.ptx:3817) @%p2 bra $Lt_5_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6180 (_1.ptx:3879) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x6080 (_1.ptx:3839) @!%p3 bra $Lt_5_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6138 (_1.ptx:3868) cvt.s64.s32 %rd12, %r23;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x6120 (_1.ptx:3862) @%p5 bra $Lt_5_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6128 (_1.ptx:3863) bra.uni $Lt_5_5122;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x6128 (_1.ptx:3863) bra.uni $Lt_5_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6138 (_1.ptx:3868) cvt.s64.s32 %rd12, %r23;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x6178 (_1.ptx:3876) @%p6 bra $Lt_5_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6180 (_1.ptx:3879) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15compute_degreesPiS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15compute_degreesPiS_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z26update_clustered_pnts_maskPcS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z26update_clustered_pnts_maskPcS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z26update_clustered_pnts_maskPcS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z26update_clustered_pnts_maskPcS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z26update_clustered_pnts_maskPcS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z26update_clustered_pnts_maskPcS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z26update_clustered_pnts_maskPcS_i'...
GPGPU-Sim PTX: reconvergence points for _Z26update_clustered_pnts_maskPcS_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x61a0 (_1.ptx:3896) @%p1 bra $Lt_6_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6250 (_1.ptx:3923) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x6248 (_1.ptx:3920) @%p2 bra $Lt_6_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6250 (_1.ptx:3923) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z26update_clustered_pnts_maskPcS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z26update_clustered_pnts_maskPcS_i'.
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_81623_33_non_const_cnt_sh" from 0x200 to 0x204 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_81624_34_non_const_flag_sh" from 0x204 to 0x205 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_81612_33_non_const_tmp_pnts672" from 0x280 to 0x380 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z30trim_ungrouped_pnts_indr_arrayiPiPfS_PcS1_S_S_S0_S_iiifib'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z30trim_ungrouped_pnts_indr_arrayiPiPfS_PcS1_S_S_S0_S_iiifib'...
GPGPU-Sim PTX: Finding dominators for '_Z30trim_ungrouped_pnts_indr_arrayiPiPfS_PcS1_S_S_S0_S_iiifib'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z30trim_ungrouped_pnts_indr_arrayiPiPfS_PcS1_S_S_S0_S_iiifib'...
GPGPU-Sim PTX: Finding postdominators for '_Z30trim_ungrouped_pnts_indr_arrayiPiPfS_PcS1_S_S_S0_S_iiifib'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z30trim_ungrouped_pnts_indr_arrayiPiPfS_PcS1_S_S_S0_S_iiifib'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z30trim_ungrouped_pnts_indr_arrayiPiPfS_PcS1_S_S_S0_S_iiifib'...
GPGPU-Sim PTX: reconvergence points for _Z30trim_ungrouped_pnts_indr_arrayiPiPfS_PcS1_S_S_S0_S_iiifib...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x62f8 (_1.ptx:3975) @%p5 bra $Lt_7_251906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd30 (_1.ptx:7405) @!%p3 bra $Lt_7_340226;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x6300 (_1.ptx:3977) @!%p1 bra $Lt_7_252162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6388 (_1.ptx:3998) @!%p2 bra $Lt_7_253186;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x6380 (_1.ptx:3996) @%p6 bra $Lt_7_252674;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6388 (_1.ptx:3998) @!%p2 bra $Lt_7_253186;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x6388 (_1.ptx:3998) @!%p2 bra $Lt_7_253186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6420 (_1.ptx:4021) ld.param.u64 %rd14, [__cudaparm__Z30trim_ungrouped_pnts_indr_arrayiPiPfS_PcS1_S_S_S0_S_iiifib_result_cluster];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x6418 (_1.ptx:4019) @%p7 bra $Lt_7_253698;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6420 (_1.ptx:4021) ld.param.u64 %rd14, [__cudaparm__Z30trim_ungrouped_pnts_indr_arrayiPiPfS_PcS1_S_S_S0_S_iiifib_result_cluster];
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x6428 (_1.ptx:4022) @!%p3 bra $Lt_7_254466;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6488 (_1.ptx:4040) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x6448 (_1.ptx:4026) @%p8 bra $Lt_7_254722;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6458 (_1.ptx:4031) mov.s32 %r24, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x6478 (_1.ptx:4035) bra.uni $Lt_7_254210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6488 (_1.ptx:4040) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x64a8 (_1.ptx:4045) @%p9 bra $Lt_7_255490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd30 (_1.ptx:7405) @!%p3 bra $Lt_7_340226;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x64b8 (_1.ptx:4048) @%p10 bra $Lt_7_344322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b50 (_1.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x6530 (_1.ptx:4065) @%p11 bra $Lt_7_344578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b50 (_1.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x6578 (_1.ptx:4076) @%p12 bra $Lt_7_344834;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b50 (_1.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x65c8 (_1.ptx:4088) @%p13 bra $Lt_7_345090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b50 (_1.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x6618 (_1.ptx:4100) @%p14 bra $Lt_7_345346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b50 (_1.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6668 (_1.ptx:4112) @%p15 bra $Lt_7_345602;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b50 (_1.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x66b8 (_1.ptx:4124) @%p16 bra $Lt_7_345858;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b50 (_1.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x6708 (_1.ptx:4136) @%p17 bra $Lt_7_346114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b50 (_1.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x6758 (_1.ptx:4148) @%p18 bra $Lt_7_346370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b50 (_1.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x67a8 (_1.ptx:4160) @%p19 bra $Lt_7_346626;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b50 (_1.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x67f8 (_1.ptx:4172) @%p20 bra $Lt_7_346882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b50 (_1.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x6848 (_1.ptx:4184) @%p21 bra $Lt_7_347138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b50 (_1.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x6880 (_1.ptx:4192) bra.uni $Lt_7_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b50 (_1.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x68e8 (_1.ptx:4206) bra.uni $Lt_7_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b50 (_1.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x6948 (_1.ptx:4219) bra.uni $Lt_7_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b50 (_1.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x69a0 (_1.ptx:4231) bra.uni $Lt_7_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b50 (_1.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x69f0 (_1.ptx:4242) bra.uni $Lt_7_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b50 (_1.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x6a38 (_1.ptx:4252) bra.uni $Lt_7_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b50 (_1.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x6a78 (_1.ptx:4261) bra.uni $Lt_7_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b50 (_1.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x6ab0 (_1.ptx:4269) bra.uni $Lt_7_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b50 (_1.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x6ae0 (_1.ptx:4276) bra.uni $Lt_7_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b50 (_1.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x6b08 (_1.ptx:4282) bra.uni $Lt_7_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b50 (_1.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x6b28 (_1.ptx:4287) bra.uni $Lt_7_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b50 (_1.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x6b40 (_1.ptx:4291) bra.uni $Lt_7_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b50 (_1.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x6b58 (_1.ptx:4298) @!%p4 bra $L_7_239874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd30 (_1.ptx:7405) @!%p3 bra $Lt_7_340226;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x6c68 (_1.ptx:4334) @%p23 bra $Lt_7_256002;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e18 (_1.ptx:4397) mov.u32 %r102, 0;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x6ca0 (_1.ptx:4342) @%p24 bra $L_7_229890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e18 (_1.ptx:4397) mov.u32 %r102, 0;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x6cd0 (_1.ptx:4348) @%p25 bra $L_7_229634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e18 (_1.ptx:4397) mov.u32 %r102, 0;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x6ce8 (_1.ptx:4352) bra.uni $Lt_7_255746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e18 (_1.ptx:4397) mov.u32 %r102, 0;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x6d08 (_1.ptx:4357) @%p26 bra $Lt_7_256514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6dc8 (_1.ptx:4383) setp.gt.f32 %p27, %f34, %f15;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x6d88 (_1.ptx:4373) bra.uni $Lt_7_256258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6dc8 (_1.ptx:4383) setp.gt.f32 %p27, %f34, %f15;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x6de0 (_1.ptx:4386) @!%p28 bra $Lt_7_257026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e18 (_1.ptx:4397) mov.u32 %r102, 0;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x6df8 (_1.ptx:4389) bra.uni $Lt_7_255746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e18 (_1.ptx:4397) mov.u32 %r102, 0;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x6e08 (_1.ptx:4392) bra.uni $Lt_7_255746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e18 (_1.ptx:4397) mov.u32 %r102, 0;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x6e28 (_1.ptx:4399) @%p29 bra $Lt_7_258306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6fb0 (_1.ptx:4456) mov.u32 %r111, 0;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x6e60 (_1.ptx:4407) @%p30 bra $L_7_230402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6fb0 (_1.ptx:4456) mov.u32 %r111, 0;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x6e90 (_1.ptx:4413) @%p31 bra $L_7_230146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6fb0 (_1.ptx:4456) mov.u32 %r111, 0;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x6ea0 (_1.ptx:4416) bra.uni $Lt_7_258306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6fb0 (_1.ptx:4456) mov.u32 %r111, 0;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x6ec0 (_1.ptx:4421) @%p32 bra $Lt_7_258050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f80 (_1.ptx:4447) setp.gt.f32 %p33, %f52, %f14;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x6f40 (_1.ptx:4437) bra.uni $Lt_7_257794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f80 (_1.ptx:4447) setp.gt.f32 %p33, %f52, %f14;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x6f98 (_1.ptx:4450) @!%p34 bra $Lt_7_258306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6fb0 (_1.ptx:4456) mov.u32 %r111, 0;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x6fc0 (_1.ptx:4458) @%p35 bra $Lt_7_259842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7148 (_1.ptx:4515) mov.u32 %r120, 0;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x6ff8 (_1.ptx:4466) @%p36 bra $L_7_230914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7148 (_1.ptx:4515) mov.u32 %r120, 0;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x7028 (_1.ptx:4472) @%p37 bra $L_7_230658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7148 (_1.ptx:4515) mov.u32 %r120, 0;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x7038 (_1.ptx:4475) bra.uni $Lt_7_259842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7148 (_1.ptx:4515) mov.u32 %r120, 0;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x7058 (_1.ptx:4480) @%p38 bra $Lt_7_259586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7118 (_1.ptx:4506) setp.gt.f32 %p39, %f70, %f13;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x70d8 (_1.ptx:4496) bra.uni $Lt_7_259330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7118 (_1.ptx:4506) setp.gt.f32 %p39, %f70, %f13;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x7130 (_1.ptx:4509) @!%p40 bra $Lt_7_259842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7148 (_1.ptx:4515) mov.u32 %r120, 0;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x7158 (_1.ptx:4517) @%p41 bra $Lt_7_261378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x72e0 (_1.ptx:4574) mov.u32 %r129, 0;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x7190 (_1.ptx:4525) @%p42 bra $L_7_231426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x72e0 (_1.ptx:4574) mov.u32 %r129, 0;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x71c0 (_1.ptx:4531) @%p43 bra $L_7_231170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x72e0 (_1.ptx:4574) mov.u32 %r129, 0;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x71d0 (_1.ptx:4534) bra.uni $Lt_7_261378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x72e0 (_1.ptx:4574) mov.u32 %r129, 0;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x71f0 (_1.ptx:4539) @%p44 bra $Lt_7_261122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x72b0 (_1.ptx:4565) setp.gt.f32 %p45, %f88, %f12;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x7270 (_1.ptx:4555) bra.uni $Lt_7_260866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x72b0 (_1.ptx:4565) setp.gt.f32 %p45, %f88, %f12;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x72c8 (_1.ptx:4568) @!%p46 bra $Lt_7_261378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x72e0 (_1.ptx:4574) mov.u32 %r129, 0;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x72f0 (_1.ptx:4576) @%p47 bra $Lt_7_262914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7478 (_1.ptx:4633) mov.u32 %r138, 0;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x7328 (_1.ptx:4584) @%p48 bra $L_7_231938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7478 (_1.ptx:4633) mov.u32 %r138, 0;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x7358 (_1.ptx:4590) @%p49 bra $L_7_231682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7478 (_1.ptx:4633) mov.u32 %r138, 0;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x7368 (_1.ptx:4593) bra.uni $Lt_7_262914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7478 (_1.ptx:4633) mov.u32 %r138, 0;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x7388 (_1.ptx:4598) @%p50 bra $Lt_7_262658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7448 (_1.ptx:4624) setp.gt.f32 %p51, %f106, %f11;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x7408 (_1.ptx:4614) bra.uni $Lt_7_262402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7448 (_1.ptx:4624) setp.gt.f32 %p51, %f106, %f11;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x7460 (_1.ptx:4627) @!%p52 bra $Lt_7_262914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7478 (_1.ptx:4633) mov.u32 %r138, 0;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x7488 (_1.ptx:4635) @%p53 bra $Lt_7_264450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7610 (_1.ptx:4692) mov.u32 %r147, 0;
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x74c0 (_1.ptx:4643) @%p54 bra $L_7_232450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7610 (_1.ptx:4692) mov.u32 %r147, 0;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x74f0 (_1.ptx:4649) @%p55 bra $L_7_232194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7610 (_1.ptx:4692) mov.u32 %r147, 0;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x7500 (_1.ptx:4652) bra.uni $Lt_7_264450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7610 (_1.ptx:4692) mov.u32 %r147, 0;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x7520 (_1.ptx:4657) @%p56 bra $Lt_7_264194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x75e0 (_1.ptx:4683) setp.gt.f32 %p57, %f124, %f10;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x75a0 (_1.ptx:4673) bra.uni $Lt_7_263938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x75e0 (_1.ptx:4683) setp.gt.f32 %p57, %f124, %f10;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x75f8 (_1.ptx:4686) @!%p58 bra $Lt_7_264450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7610 (_1.ptx:4692) mov.u32 %r147, 0;
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x7620 (_1.ptx:4694) @%p59 bra $Lt_7_265986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77a8 (_1.ptx:4751) mov.u32 %r156, 0;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x7658 (_1.ptx:4702) @%p60 bra $L_7_232962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77a8 (_1.ptx:4751) mov.u32 %r156, 0;
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x7688 (_1.ptx:4708) @%p61 bra $L_7_232706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77a8 (_1.ptx:4751) mov.u32 %r156, 0;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x7698 (_1.ptx:4711) bra.uni $Lt_7_265986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77a8 (_1.ptx:4751) mov.u32 %r156, 0;
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x76b8 (_1.ptx:4716) @%p62 bra $Lt_7_265730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7778 (_1.ptx:4742) setp.gt.f32 %p63, %f142, %f9;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x7738 (_1.ptx:4732) bra.uni $Lt_7_265474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7778 (_1.ptx:4742) setp.gt.f32 %p63, %f142, %f9;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x7790 (_1.ptx:4745) @!%p64 bra $Lt_7_265986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77a8 (_1.ptx:4751) mov.u32 %r156, 0;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x77b8 (_1.ptx:4753) @%p65 bra $Lt_7_267522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7940 (_1.ptx:4810) mov.u32 %r165, 0;
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x77f0 (_1.ptx:4761) @%p66 bra $L_7_233474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7940 (_1.ptx:4810) mov.u32 %r165, 0;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x7820 (_1.ptx:4767) @%p67 bra $L_7_233218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7940 (_1.ptx:4810) mov.u32 %r165, 0;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x7830 (_1.ptx:4770) bra.uni $Lt_7_267522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7940 (_1.ptx:4810) mov.u32 %r165, 0;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x7850 (_1.ptx:4775) @%p68 bra $Lt_7_267266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7910 (_1.ptx:4801) setp.gt.f32 %p69, %f160, %f8;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x78d0 (_1.ptx:4791) bra.uni $Lt_7_267010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7910 (_1.ptx:4801) setp.gt.f32 %p69, %f160, %f8;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x7928 (_1.ptx:4804) @!%p70 bra $Lt_7_267522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7940 (_1.ptx:4810) mov.u32 %r165, 0;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x7950 (_1.ptx:4812) @%p71 bra $Lt_7_269058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ad8 (_1.ptx:4869) mov.u32 %r174, 0;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x7988 (_1.ptx:4820) @%p72 bra $L_7_233986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ad8 (_1.ptx:4869) mov.u32 %r174, 0;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x79b8 (_1.ptx:4826) @%p73 bra $L_7_233730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ad8 (_1.ptx:4869) mov.u32 %r174, 0;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x79c8 (_1.ptx:4829) bra.uni $Lt_7_269058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ad8 (_1.ptx:4869) mov.u32 %r174, 0;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x79e8 (_1.ptx:4834) @%p74 bra $Lt_7_268802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7aa8 (_1.ptx:4860) setp.gt.f32 %p75, %f178, %f7;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x7a68 (_1.ptx:4850) bra.uni $Lt_7_268546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7aa8 (_1.ptx:4860) setp.gt.f32 %p75, %f178, %f7;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x7ac0 (_1.ptx:4863) @!%p76 bra $Lt_7_269058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ad8 (_1.ptx:4869) mov.u32 %r174, 0;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x7ae8 (_1.ptx:4871) @%p77 bra $Lt_7_270594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7c70 (_1.ptx:4928) mov.u32 %r183, 0;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x7b20 (_1.ptx:4879) @%p78 bra $L_7_234498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7c70 (_1.ptx:4928) mov.u32 %r183, 0;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x7b50 (_1.ptx:4885) @%p79 bra $L_7_234242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7c70 (_1.ptx:4928) mov.u32 %r183, 0;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x7b60 (_1.ptx:4888) bra.uni $Lt_7_270594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7c70 (_1.ptx:4928) mov.u32 %r183, 0;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x7b80 (_1.ptx:4893) @%p80 bra $Lt_7_270338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7c40 (_1.ptx:4919) setp.gt.f32 %p81, %f196, %f6;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x7c00 (_1.ptx:4909) bra.uni $Lt_7_270082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7c40 (_1.ptx:4919) setp.gt.f32 %p81, %f196, %f6;
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x7c58 (_1.ptx:4922) @!%p82 bra $Lt_7_270594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7c70 (_1.ptx:4928) mov.u32 %r183, 0;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x7c80 (_1.ptx:4930) @%p83 bra $Lt_7_272130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e08 (_1.ptx:4987) mov.u32 %r192, 0;
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x7cb8 (_1.ptx:4938) @%p84 bra $L_7_235010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e08 (_1.ptx:4987) mov.u32 %r192, 0;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x7ce8 (_1.ptx:4944) @%p85 bra $L_7_234754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e08 (_1.ptx:4987) mov.u32 %r192, 0;
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x7cf8 (_1.ptx:4947) bra.uni $Lt_7_272130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e08 (_1.ptx:4987) mov.u32 %r192, 0;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x7d18 (_1.ptx:4952) @%p86 bra $Lt_7_271874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7dd8 (_1.ptx:4978) setp.gt.f32 %p87, %f214, %f5;
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x7d98 (_1.ptx:4968) bra.uni $Lt_7_271618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7dd8 (_1.ptx:4978) setp.gt.f32 %p87, %f214, %f5;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x7df0 (_1.ptx:4981) @!%p88 bra $Lt_7_272130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e08 (_1.ptx:4987) mov.u32 %r192, 0;
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x7e18 (_1.ptx:4989) @%p89 bra $Lt_7_273666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7fa0 (_1.ptx:5046) @!%p22 bra $Lt_7_274178;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x7e50 (_1.ptx:4997) @%p90 bra $L_7_235522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7fa0 (_1.ptx:5046) @!%p22 bra $Lt_7_274178;
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x7e80 (_1.ptx:5003) @%p91 bra $L_7_235266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7fa0 (_1.ptx:5046) @!%p22 bra $Lt_7_274178;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x7e90 (_1.ptx:5006) bra.uni $Lt_7_273666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7fa0 (_1.ptx:5046) @!%p22 bra $Lt_7_274178;
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x7eb0 (_1.ptx:5011) @%p92 bra $Lt_7_273410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f70 (_1.ptx:5037) setp.gt.f32 %p93, %f232, %f4;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x7f30 (_1.ptx:5027) bra.uni $Lt_7_273154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f70 (_1.ptx:5037) setp.gt.f32 %p93, %f232, %f4;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x7f88 (_1.ptx:5040) @!%p94 bra $Lt_7_273666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7fa0 (_1.ptx:5046) @!%p22 bra $Lt_7_274178;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x7fa0 (_1.ptx:5046) @!%p22 bra $Lt_7_274178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81d8 (_1.ptx:5131) mov.f32 %f253, %f16;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x7ff8 (_1.ptx:5060) @%p95 bra $Lt_7_276482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81c0 (_1.ptx:5126) add.s32 %r201, %r201, %r17;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x8030 (_1.ptx:5068) @%p96 bra $Lt_7_276482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81c0 (_1.ptx:5126) add.s32 %r201, %r201, %r17;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x8060 (_1.ptx:5074) @%p97 bra $L_7_235778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81c0 (_1.ptx:5126) add.s32 %r201, %r201, %r17;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x8068 (_1.ptx:5075) bra.uni $Lt_7_276482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81c0 (_1.ptx:5126) add.s32 %r201, %r201, %r17;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x80b0 (_1.ptx:5085) @%p98 bra $Lt_7_275714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8170 (_1.ptx:5111) setp.lt.f32 %p99, %f233, %f251;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x8130 (_1.ptx:5101) bra.uni $Lt_7_275458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8170 (_1.ptx:5111) setp.lt.f32 %p99, %f233, %f251;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x8178 (_1.ptx:5112) @!%p99 bra $Lt_7_276226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a0 (_1.ptx:5119) setp.gt.f32 %p100, %f16, %f252;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x8190 (_1.ptx:5115) bra.uni $Lt_7_275970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a0 (_1.ptx:5119) setp.gt.f32 %p100, %f16, %f252;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x81a8 (_1.ptx:5120) @!%p100 bra $Lt_7_276482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81c0 (_1.ptx:5126) add.s32 %r201, %r201, %r17;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x81d0 (_1.ptx:5128) @%p101 bra $Lt_7_274690;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81d8 (_1.ptx:5131) mov.f32 %f253, %f16;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x81f8 (_1.ptx:5138) @!%p3 bra $Lt_7_278786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82f8 (_1.ptx:5184) bar.sync 0;
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x8210 (_1.ptx:5141) @%p102 bra $Lt_7_277762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82d8 (_1.ptx:5176) setp.gt.f32 %p107, %f253, %f2;
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x8250 (_1.ptx:5152) @%p103 bra $Lt_7_351490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82b8 (_1.ptx:5171) add.s32 %r215, %r215, 1;
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x8260 (_1.ptx:5154) @!%p104 bra $Lt_7_351746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82b8 (_1.ptx:5171) add.s32 %r215, %r215, 1;
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x8288 (_1.ptx:5159) @%p105 bra $Lt_7_351746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82b8 (_1.ptx:5171) add.s32 %r215, %r215, 1;
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x8290 (_1.ptx:5160) bra.uni $L_7_236546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82a8 (_1.ptx:5166) mov.f32 %f253, %f254;
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x82d0 (_1.ptx:5174) @%p106 bra $Lt_7_278274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82d8 (_1.ptx:5176) setp.gt.f32 %p107, %f253, %f2;
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x82e0 (_1.ptx:5177) @!%p107 bra $Lt_7_278786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82f8 (_1.ptx:5184) bar.sync 0;
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x8318 (_1.ptx:5189) @%p108 bra $Lt_7_279554;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8370 (_1.ptx:5208) bar.sync 0;
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x8320 (_1.ptx:5190) @!%p3 bra $Lt_7_279810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8350 (_1.ptx:5199) mov.s32 %r25, %r220;
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0x8360 (_1.ptx:5202) bra.uni $Lt_7_279298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8370 (_1.ptx:5208) bar.sync 0;
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0x8380 (_1.ptx:5211) @%p109 bra $L_7_239874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd30 (_1.ptx:7405) @!%p3 bra $Lt_7_340226;
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0x8398 (_1.ptx:5214) @%p110 bra $L_7_228610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd30 (_1.ptx:7405) @!%p3 bra $Lt_7_340226;
GPGPU-Sim PTX: 145 (potential) branch divergence @  PC=0x83a0 (_1.ptx:5215) bra.uni $L_7_239874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd30 (_1.ptx:7405) @!%p3 bra $Lt_7_340226;
GPGPU-Sim PTX: 146 (potential) branch divergence @  PC=0x83a8 (_1.ptx:5218) @!%p4 bra $L_7_239874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd30 (_1.ptx:7405) @!%p3 bra $Lt_7_340226;
GPGPU-Sim PTX: 147 (potential) branch divergence @  PC=0x8408 (_1.ptx:5232) @!%p2 bra $Lt_7_352770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8690 (_1.ptx:5334) mov.f32 %f278, %f257;
GPGPU-Sim PTX: 148 (potential) branch divergence @  PC=0x84a0 (_1.ptx:5254) @%p111 bra $Lt_7_353282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8660 (_1.ptx:5325) add.u64 %rd198, %rd198, %rd11;
GPGPU-Sim PTX: 149 (potential) branch divergence @  PC=0x84d8 (_1.ptx:5261) @%p112 bra $Lt_7_353282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8660 (_1.ptx:5325) add.u64 %rd198, %rd198, %rd11;
GPGPU-Sim PTX: 150 (potential) branch divergence @  PC=0x8508 (_1.ptx:5267) @%p113 bra $Lt_7_353282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8660 (_1.ptx:5325) add.u64 %rd198, %rd198, %rd11;
GPGPU-Sim PTX: 151 (potential) branch divergence @  PC=0x8550 (_1.ptx:5277) @%p114 bra $Lt_7_281346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8610 (_1.ptx:5305) setp.lt.f32 %p115, %f258, %f276;
GPGPU-Sim PTX: 152 (potential) branch divergence @  PC=0x85d0 (_1.ptx:5294) bra.uni $Lt_7_281090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8610 (_1.ptx:5305) setp.lt.f32 %p115, %f258, %f276;
GPGPU-Sim PTX: 153 (potential) branch divergence @  PC=0x8618 (_1.ptx:5306) @!%p115 bra $Lt_7_281858;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8640 (_1.ptx:5316) setp.gt.f32 %p116, %f257, %f277;
GPGPU-Sim PTX: 154 (potential) branch divergence @  PC=0x8630 (_1.ptx:5311) bra.uni $Lt_7_281602;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8640 (_1.ptx:5316) setp.gt.f32 %p116, %f257, %f277;
GPGPU-Sim PTX: 155 (potential) branch divergence @  PC=0x8648 (_1.ptx:5317) @!%p116 bra $Lt_7_353282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8660 (_1.ptx:5325) add.u64 %rd198, %rd198, %rd11;
GPGPU-Sim PTX: 156 (potential) branch divergence @  PC=0x8678 (_1.ptx:5328) @%p117 bra $Lt_7_280834;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8680 (_1.ptx:5329) bra.uni $Lt_7_280322;
GPGPU-Sim PTX: 157 (potential) branch divergence @  PC=0x8680 (_1.ptx:5329) bra.uni $Lt_7_280322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8690 (_1.ptx:5334) mov.f32 %f278, %f257;
GPGPU-Sim PTX: 158 (potential) branch divergence @  PC=0x86b0 (_1.ptx:5341) @!%p3 bra $Lt_7_284418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87d8 (_1.ptx:5392) bar.sync 0;
GPGPU-Sim PTX: 159 (potential) branch divergence @  PC=0x86f0 (_1.ptx:5349) @%p118 bra $Lt_7_283394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87b8 (_1.ptx:5384) setp.gt.f32 %p123, %f278, %f255;
GPGPU-Sim PTX: 160 (potential) branch divergence @  PC=0x8730 (_1.ptx:5360) @%p119 bra $Lt_7_354050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8798 (_1.ptx:5379) add.s32 %r245, %r245, 1;
GPGPU-Sim PTX: 161 (potential) branch divergence @  PC=0x8740 (_1.ptx:5362) @!%p120 bra $Lt_7_354306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8798 (_1.ptx:5379) add.s32 %r245, %r245, 1;
GPGPU-Sim PTX: 162 (potential) branch divergence @  PC=0x8768 (_1.ptx:5367) @%p121 bra $Lt_7_354306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8798 (_1.ptx:5379) add.s32 %r245, %r245, 1;
GPGPU-Sim PTX: 163 (potential) branch divergence @  PC=0x8770 (_1.ptx:5368) bra.uni $L_7_238850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8788 (_1.ptx:5374) mov.f32 %f278, %f279;
GPGPU-Sim PTX: 164 (potential) branch divergence @  PC=0x87b0 (_1.ptx:5382) @%p122 bra $Lt_7_283906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87b8 (_1.ptx:5384) setp.gt.f32 %p123, %f278, %f255;
GPGPU-Sim PTX: 165 (potential) branch divergence @  PC=0x87c0 (_1.ptx:5385) @!%p123 bra $Lt_7_284418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87d8 (_1.ptx:5392) bar.sync 0;
GPGPU-Sim PTX: 166 (potential) branch divergence @  PC=0x87f8 (_1.ptx:5397) @%p124 bra $Lt_7_285186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8870 (_1.ptx:5421) bar.sync 0;
GPGPU-Sim PTX: 167 (potential) branch divergence @  PC=0x8800 (_1.ptx:5398) @!%p3 bra $Lt_7_285442;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8850 (_1.ptx:5412) mov.s32 %r25, %r250;
GPGPU-Sim PTX: 168 (potential) branch divergence @  PC=0x8860 (_1.ptx:5415) bra.uni $Lt_7_284930;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8870 (_1.ptx:5421) bar.sync 0;
GPGPU-Sim PTX: 169 (potential) branch divergence @  PC=0x8880 (_1.ptx:5424) @%p125 bra $L_7_239874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd30 (_1.ptx:7405) @!%p3 bra $Lt_7_340226;
GPGPU-Sim PTX: 170 (potential) branch divergence @  PC=0x8898 (_1.ptx:5427) @%p126 bra $L_7_236802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd30 (_1.ptx:7405) @!%p3 bra $Lt_7_340226;
GPGPU-Sim PTX: 171 (potential) branch divergence @  PC=0x88a0 (_1.ptx:5428) bra.uni $L_7_239874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd30 (_1.ptx:7405) @!%p3 bra $Lt_7_340226;
GPGPU-Sim PTX: 172 (potential) branch divergence @  PC=0x88a8 (_1.ptx:5431) @!%p1 bra $Lt_7_285954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8930 (_1.ptx:5452) @!%p2 bra $Lt_7_286978;
GPGPU-Sim PTX: 173 (potential) branch divergence @  PC=0x8928 (_1.ptx:5450) @%p127 bra $Lt_7_286466;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8930 (_1.ptx:5452) @!%p2 bra $Lt_7_286978;
GPGPU-Sim PTX: 174 (potential) branch divergence @  PC=0x8930 (_1.ptx:5452) @!%p2 bra $Lt_7_286978;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x89c8 (_1.ptx:5475) @!%p3 bra $Lt_7_288258;
GPGPU-Sim PTX: 175 (potential) branch divergence @  PC=0x89c0 (_1.ptx:5473) @%p128 bra $Lt_7_287490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x89c8 (_1.ptx:5475) @!%p3 bra $Lt_7_288258;
GPGPU-Sim PTX: 176 (potential) branch divergence @  PC=0x89c8 (_1.ptx:5475) @!%p3 bra $Lt_7_288258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a30 (_1.ptx:5494) bar.sync 0;
GPGPU-Sim PTX: 177 (potential) branch divergence @  PC=0x89f0 (_1.ptx:5480) @%p129 bra $Lt_7_288514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a00 (_1.ptx:5485) mov.s32 %r263, 1;
GPGPU-Sim PTX: 178 (potential) branch divergence @  PC=0x8a20 (_1.ptx:5489) bra.uni $Lt_7_288002;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a30 (_1.ptx:5494) bar.sync 0;
GPGPU-Sim PTX: 179 (potential) branch divergence @  PC=0x8a48 (_1.ptx:5499) @%p130 bra $Lt_7_355586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9400 (_1.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 180 (potential) branch divergence @  PC=0x8a98 (_1.ptx:5509) @%p131 bra $Lt_7_355842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9400 (_1.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 181 (potential) branch divergence @  PC=0x8ad8 (_1.ptx:5518) @%p132 bra $Lt_7_356098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9400 (_1.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 182 (potential) branch divergence @  PC=0x8b18 (_1.ptx:5526) @%p133 bra $Lt_7_356354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9400 (_1.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 183 (potential) branch divergence @  PC=0x8b38 (_1.ptx:5531) @%p134 bra $Lt_7_356610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9400 (_1.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 184 (potential) branch divergence @  PC=0x8b78 (_1.ptx:5539) @%p135 bra $Lt_7_356866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9400 (_1.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 185 (potential) branch divergence @  PC=0x8b98 (_1.ptx:5544) @%p136 bra $Lt_7_357122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9400 (_1.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 186 (potential) branch divergence @  PC=0x8bd8 (_1.ptx:5552) @%p137 bra $Lt_7_357378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9400 (_1.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 187 (potential) branch divergence @  PC=0x8bf8 (_1.ptx:5557) @%p138 bra $Lt_7_357634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9400 (_1.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 188 (potential) branch divergence @  PC=0x8c38 (_1.ptx:5565) @%p139 bra $Lt_7_357890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9400 (_1.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 189 (potential) branch divergence @  PC=0x8c58 (_1.ptx:5570) @%p140 bra $Lt_7_358146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9400 (_1.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 190 (potential) branch divergence @  PC=0x8c98 (_1.ptx:5578) @%p141 bra $Lt_7_358402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9400 (_1.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 191 (potential) branch divergence @  PC=0x8cb8 (_1.ptx:5583) @%p142 bra $Lt_7_358658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9400 (_1.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 192 (potential) branch divergence @  PC=0x8cf8 (_1.ptx:5591) @%p143 bra $Lt_7_358914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9400 (_1.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 193 (potential) branch divergence @  PC=0x8d18 (_1.ptx:5596) @%p144 bra $Lt_7_359170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9400 (_1.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 194 (potential) branch divergence @  PC=0x8d58 (_1.ptx:5604) @%p145 bra $Lt_7_359426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9400 (_1.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 195 (potential) branch divergence @  PC=0x8d78 (_1.ptx:5609) @%p146 bra $Lt_7_359682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9400 (_1.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 196 (potential) branch divergence @  PC=0x8db8 (_1.ptx:5617) @%p147 bra $Lt_7_359938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9400 (_1.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 197 (potential) branch divergence @  PC=0x8dd8 (_1.ptx:5622) @%p148 bra $Lt_7_360194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9400 (_1.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 198 (potential) branch divergence @  PC=0x8e18 (_1.ptx:5630) @%p149 bra $Lt_7_360450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9400 (_1.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 199 (potential) branch divergence @  PC=0x8e38 (_1.ptx:5635) @%p150 bra $Lt_7_360706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9400 (_1.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 200 (potential) branch divergence @  PC=0x8e78 (_1.ptx:5643) @%p151 bra $Lt_7_360962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9400 (_1.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 201 (potential) branch divergence @  PC=0x8e98 (_1.ptx:5648) @%p152 bra $Lt_7_361218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9400 (_1.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 202 (potential) branch divergence @  PC=0x8ec8 (_1.ptx:5654) bra.uni $Lt_7_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9400 (_1.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 203 (potential) branch divergence @  PC=0x8f30 (_1.ptx:5668) bra.uni $Lt_7_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9400 (_1.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 204 (potential) branch divergence @  PC=0x8f90 (_1.ptx:5681) bra.uni $Lt_7_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9400 (_1.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 205 (potential) branch divergence @  PC=0x8ff0 (_1.ptx:5694) bra.uni $Lt_7_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9400 (_1.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 206 (potential) branch divergence @  PC=0x9048 (_1.ptx:5706) bra.uni $Lt_7_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9400 (_1.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 207 (potential) branch divergence @  PC=0x90a0 (_1.ptx:5718) bra.uni $Lt_7_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9400 (_1.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 208 (potential) branch divergence @  PC=0x90f0 (_1.ptx:5729) bra.uni $Lt_7_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9400 (_1.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 209 (potential) branch divergence @  PC=0x9140 (_1.ptx:5740) bra.uni $Lt_7_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9400 (_1.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 210 (potential) branch divergence @  PC=0x9188 (_1.ptx:5750) bra.uni $Lt_7_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9400 (_1.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 211 (potential) branch divergence @  PC=0x91d0 (_1.ptx:5760) bra.uni $Lt_7_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9400 (_1.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 212 (potential) branch divergence @  PC=0x9210 (_1.ptx:5769) bra.uni $Lt_7_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9400 (_1.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 213 (potential) branch divergence @  PC=0x9250 (_1.ptx:5778) bra.uni $Lt_7_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9400 (_1.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 214 (potential) branch divergence @  PC=0x9288 (_1.ptx:5786) bra.uni $Lt_7_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9400 (_1.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 215 (potential) branch divergence @  PC=0x92c0 (_1.ptx:5794) bra.uni $Lt_7_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9400 (_1.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 216 (potential) branch divergence @  PC=0x92f0 (_1.ptx:5801) bra.uni $Lt_7_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9400 (_1.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 217 (potential) branch divergence @  PC=0x9320 (_1.ptx:5808) bra.uni $Lt_7_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9400 (_1.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 218 (potential) branch divergence @  PC=0x9348 (_1.ptx:5814) bra.uni $Lt_7_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9400 (_1.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 219 (potential) branch divergence @  PC=0x9370 (_1.ptx:5820) bra.uni $Lt_7_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9400 (_1.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 220 (potential) branch divergence @  PC=0x9390 (_1.ptx:5825) bra.uni $Lt_7_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9400 (_1.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 221 (potential) branch divergence @  PC=0x93b0 (_1.ptx:5830) bra.uni $Lt_7_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9400 (_1.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 222 (potential) branch divergence @  PC=0x93c8 (_1.ptx:5834) bra.uni $Lt_7_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9400 (_1.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 223 (potential) branch divergence @  PC=0x93e0 (_1.ptx:5838) bra.uni $Lt_7_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9400 (_1.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 224 (potential) branch divergence @  PC=0x93f0 (_1.ptx:5841) bra.uni $Lt_7_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9400 (_1.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 225 (potential) branch divergence @  PC=0x9408 (_1.ptx:5848) @!%p4 bra $L_7_239874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd30 (_1.ptx:7405) @!%p3 bra $Lt_7_340226;
GPGPU-Sim PTX: 226 (potential) branch divergence @  PC=0x94c0 (_1.ptx:5874) @%p154 bra $Lt_7_361730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb7d0 (_1.ptx:7179) bar.sync 0;
GPGPU-Sim PTX: 227 (potential) branch divergence @  PC=0x94d0 (_1.ptx:5876) @%p155 bra $Lt_7_361986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x97c8 (_1.ptx:5988) mov.u32 %r354, 0;
GPGPU-Sim PTX: 228 (potential) branch divergence @  PC=0x94f8 (_1.ptx:5881) @%p156 bra $Lt_7_362242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x97c8 (_1.ptx:5988) mov.u32 %r354, 0;
GPGPU-Sim PTX: 229 (potential) branch divergence @  PC=0x9530 (_1.ptx:5888) @%p157 bra $Lt_7_362242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x97c8 (_1.ptx:5988) mov.u32 %r354, 0;
GPGPU-Sim PTX: 230 (potential) branch divergence @  PC=0x9560 (_1.ptx:5894) @%p158 bra $L_7_240130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x97c8 (_1.ptx:5988) mov.u32 %r354, 0;
GPGPU-Sim PTX: 231 (potential) branch divergence @  PC=0x9580 (_1.ptx:5900) bra.uni $Lt_7_770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x97c8 (_1.ptx:5988) mov.u32 %r354, 0;
GPGPU-Sim PTX: 232 (potential) branch divergence @  PC=0x95a8 (_1.ptx:5906) @%p159 bra $Lt_7_289026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9750 (_1.ptx:5967) setp.lt.f32 %p164, %f285, %f287;
GPGPU-Sim PTX: 233 (potential) branch divergence @  PC=0x9640 (_1.ptx:5927) @%p160 bra $Lt_7_289794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9750 (_1.ptx:5967) setp.lt.f32 %p164, %f285, %f287;
GPGPU-Sim PTX: 234 (potential) branch divergence @  PC=0x9650 (_1.ptx:5929) bra.uni $Lt_7_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9750 (_1.ptx:5967) setp.lt.f32 %p164, %f285, %f287;
GPGPU-Sim PTX: 235 (potential) branch divergence @  PC=0x9660 (_1.ptx:5932) @%p161 bra $Lt_7_290306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9750 (_1.ptx:5967) setp.lt.f32 %p164, %f285, %f287;
GPGPU-Sim PTX: 236 (potential) branch divergence @  PC=0x9680 (_1.ptx:5936) @%p162 bra $Lt_7_291074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9720 (_1.ptx:5958) mov.s32 %r336, 0;
GPGPU-Sim PTX: 237 (potential) branch divergence @  PC=0x9700 (_1.ptx:5952) bra.uni $Lt_7_290818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9720 (_1.ptx:5958) mov.s32 %r336, 0;
GPGPU-Sim PTX: 238 (potential) branch divergence @  PC=0x9728 (_1.ptx:5959) bra.uni $Lt_7_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9750 (_1.ptx:5967) setp.lt.f32 %p164, %f285, %f287;
GPGPU-Sim PTX: 239 (potential) branch divergence @  PC=0x9740 (_1.ptx:5963) @%p163 bra $Lt_7_289538;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9750 (_1.ptx:5967) setp.lt.f32 %p164, %f285, %f287;
GPGPU-Sim PTX: 240 (potential) branch divergence @  PC=0x9758 (_1.ptx:5968) @!%p164 bra $Lt_7_291842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9780 (_1.ptx:5975) setp.gt.f32 %p165, %f283, %f305;
GPGPU-Sim PTX: 241 (potential) branch divergence @  PC=0x9770 (_1.ptx:5971) bra.uni $Lt_7_291586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9780 (_1.ptx:5975) setp.gt.f32 %p165, %f283, %f305;
GPGPU-Sim PTX: 242 (potential) branch divergence @  PC=0x9788 (_1.ptx:5976) @!%p165 bra $Lt_7_292354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x97c8 (_1.ptx:5988) mov.u32 %r354, 0;
GPGPU-Sim PTX: 243 (potential) branch divergence @  PC=0x97a0 (_1.ptx:5979) bra.uni $Lt_7_770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x97c8 (_1.ptx:5988) mov.u32 %r354, 0;
GPGPU-Sim PTX: 244 (potential) branch divergence @  PC=0x97b0 (_1.ptx:5982) bra.uni $Lt_7_770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x97c8 (_1.ptx:5988) mov.u32 %r354, 0;
GPGPU-Sim PTX: 245 (potential) branch divergence @  PC=0x97d8 (_1.ptx:5990) @%p166 bra $Lt_7_374530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb7d0 (_1.ptx:7179) bar.sync 0;
GPGPU-Sim PTX: 246 (potential) branch divergence @  PC=0x97e8 (_1.ptx:5992) @%p167 bra $Lt_7_295682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9aa8 (_1.ptx:6095) mov.u32 %r374, 0;
GPGPU-Sim PTX: 247 (potential) branch divergence @  PC=0x9828 (_1.ptx:6000) @%p168 bra $Lt_7_363522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9aa8 (_1.ptx:6095) mov.u32 %r374, 0;
GPGPU-Sim PTX: 248 (potential) branch divergence @  PC=0x9860 (_1.ptx:6007) @%p169 bra $Lt_7_363522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9aa8 (_1.ptx:6095) mov.u32 %r374, 0;
GPGPU-Sim PTX: 249 (potential) branch divergence @  PC=0x9890 (_1.ptx:6013) @%p170 bra $L_7_240898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9aa8 (_1.ptx:6095) mov.u32 %r374, 0;
GPGPU-Sim PTX: 250 (potential) branch divergence @  PC=0x98a0 (_1.ptx:6017) bra.uni $Lt_7_295682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9aa8 (_1.ptx:6095) mov.u32 %r374, 0;
GPGPU-Sim PTX: 251 (potential) branch divergence @  PC=0x98c8 (_1.ptx:6023) @%p171 bra $Lt_7_292610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a58 (_1.ptx:6080) setp.gt.f32 %p176, %f287, %f306;
GPGPU-Sim PTX: 252 (potential) branch divergence @  PC=0x9958 (_1.ptx:6043) @%p172 bra $Lt_7_293378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a58 (_1.ptx:6080) setp.gt.f32 %p176, %f287, %f306;
GPGPU-Sim PTX: 253 (potential) branch divergence @  PC=0x9968 (_1.ptx:6045) bra.uni $Lt_7_292610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a58 (_1.ptx:6080) setp.gt.f32 %p176, %f287, %f306;
GPGPU-Sim PTX: 254 (potential) branch divergence @  PC=0x9978 (_1.ptx:6048) @%p173 bra $Lt_7_293890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a58 (_1.ptx:6080) setp.gt.f32 %p176, %f287, %f306;
GPGPU-Sim PTX: 255 (potential) branch divergence @  PC=0x9998 (_1.ptx:6052) @%p174 bra $Lt_7_294658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a58 (_1.ptx:6080) setp.gt.f32 %p176, %f287, %f306;
GPGPU-Sim PTX: 256 (potential) branch divergence @  PC=0x9a18 (_1.ptx:6068) bra.uni $Lt_7_292610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a58 (_1.ptx:6080) setp.gt.f32 %p176, %f287, %f306;
GPGPU-Sim PTX: 257 (potential) branch divergence @  PC=0x9a38 (_1.ptx:6073) bra.uni $Lt_7_292610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a58 (_1.ptx:6080) setp.gt.f32 %p176, %f287, %f306;
GPGPU-Sim PTX: 258 (potential) branch divergence @  PC=0x9a50 (_1.ptx:6077) @%p175 bra $Lt_7_293122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a58 (_1.ptx:6080) setp.gt.f32 %p176, %f287, %f306;
GPGPU-Sim PTX: 259 (potential) branch divergence @  PC=0x9a60 (_1.ptx:6081) @!%p176 bra $Lt_7_295426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a88 (_1.ptx:6088) setp.gt.f32 %p177, %f284, %f305;
GPGPU-Sim PTX: 260 (potential) branch divergence @  PC=0x9a78 (_1.ptx:6084) bra.uni $Lt_7_295170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a88 (_1.ptx:6088) setp.gt.f32 %p177, %f284, %f305;
GPGPU-Sim PTX: 261 (potential) branch divergence @  PC=0x9a90 (_1.ptx:6089) @!%p177 bra $Lt_7_295682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9aa8 (_1.ptx:6095) mov.u32 %r374, 0;
GPGPU-Sim PTX: 262 (potential) branch divergence @  PC=0x9ab8 (_1.ptx:6097) @%p178 bra $Lt_7_374530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb7d0 (_1.ptx:7179) bar.sync 0;
GPGPU-Sim PTX: 263 (potential) branch divergence @  PC=0x9ac8 (_1.ptx:6099) @%p179 bra $Lt_7_299266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d90 (_1.ptx:6203) mov.u32 %r395, 0;
GPGPU-Sim PTX: 264 (potential) branch divergence @  PC=0x9b10 (_1.ptx:6108) @%p180 bra $Lt_7_364802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d90 (_1.ptx:6203) mov.u32 %r395, 0;
GPGPU-Sim PTX: 265 (potential) branch divergence @  PC=0x9b48 (_1.ptx:6115) @%p181 bra $Lt_7_364802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d90 (_1.ptx:6203) mov.u32 %r395, 0;
GPGPU-Sim PTX: 266 (potential) branch divergence @  PC=0x9b78 (_1.ptx:6121) @%p182 bra $L_7_241666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d90 (_1.ptx:6203) mov.u32 %r395, 0;
GPGPU-Sim PTX: 267 (potential) branch divergence @  PC=0x9b88 (_1.ptx:6125) bra.uni $Lt_7_299266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d90 (_1.ptx:6203) mov.u32 %r395, 0;
GPGPU-Sim PTX: 268 (potential) branch divergence @  PC=0x9bb0 (_1.ptx:6131) @%p183 bra $Lt_7_296194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d40 (_1.ptx:6188) setp.gt.f32 %p188, %f287, %f325;
GPGPU-Sim PTX: 269 (potential) branch divergence @  PC=0x9c40 (_1.ptx:6151) @%p184 bra $Lt_7_296962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d40 (_1.ptx:6188) setp.gt.f32 %p188, %f287, %f325;
GPGPU-Sim PTX: 270 (potential) branch divergence @  PC=0x9c50 (_1.ptx:6153) bra.uni $Lt_7_296194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d40 (_1.ptx:6188) setp.gt.f32 %p188, %f287, %f325;
GPGPU-Sim PTX: 271 (potential) branch divergence @  PC=0x9c60 (_1.ptx:6156) @%p185 bra $Lt_7_297474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d40 (_1.ptx:6188) setp.gt.f32 %p188, %f287, %f325;
GPGPU-Sim PTX: 272 (potential) branch divergence @  PC=0x9c80 (_1.ptx:6160) @%p186 bra $Lt_7_298242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d40 (_1.ptx:6188) setp.gt.f32 %p188, %f287, %f325;
GPGPU-Sim PTX: 273 (potential) branch divergence @  PC=0x9d00 (_1.ptx:6176) bra.uni $Lt_7_296194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d40 (_1.ptx:6188) setp.gt.f32 %p188, %f287, %f325;
GPGPU-Sim PTX: 274 (potential) branch divergence @  PC=0x9d20 (_1.ptx:6181) bra.uni $Lt_7_296194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d40 (_1.ptx:6188) setp.gt.f32 %p188, %f287, %f325;
GPGPU-Sim PTX: 275 (potential) branch divergence @  PC=0x9d38 (_1.ptx:6185) @%p187 bra $Lt_7_296706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d40 (_1.ptx:6188) setp.gt.f32 %p188, %f287, %f325;
GPGPU-Sim PTX: 276 (potential) branch divergence @  PC=0x9d48 (_1.ptx:6189) @!%p188 bra $Lt_7_299010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d70 (_1.ptx:6196) setp.gt.f32 %p189, %f284, %f305;
GPGPU-Sim PTX: 277 (potential) branch divergence @  PC=0x9d60 (_1.ptx:6192) bra.uni $Lt_7_298754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d70 (_1.ptx:6196) setp.gt.f32 %p189, %f284, %f305;
GPGPU-Sim PTX: 278 (potential) branch divergence @  PC=0x9d78 (_1.ptx:6197) @!%p189 bra $Lt_7_299266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d90 (_1.ptx:6203) mov.u32 %r395, 0;
GPGPU-Sim PTX: 279 (potential) branch divergence @  PC=0x9da0 (_1.ptx:6205) @%p190 bra $Lt_7_374530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb7d0 (_1.ptx:7179) bar.sync 0;
GPGPU-Sim PTX: 280 (potential) branch divergence @  PC=0x9db0 (_1.ptx:6207) @%p191 bra $Lt_7_302850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa078 (_1.ptx:6311) mov.u32 %r416, 0;
GPGPU-Sim PTX: 281 (potential) branch divergence @  PC=0x9df8 (_1.ptx:6216) @%p192 bra $Lt_7_366082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa078 (_1.ptx:6311) mov.u32 %r416, 0;
GPGPU-Sim PTX: 282 (potential) branch divergence @  PC=0x9e30 (_1.ptx:6223) @%p193 bra $Lt_7_366082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa078 (_1.ptx:6311) mov.u32 %r416, 0;
GPGPU-Sim PTX: 283 (potential) branch divergence @  PC=0x9e60 (_1.ptx:6229) @%p194 bra $L_7_242434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa078 (_1.ptx:6311) mov.u32 %r416, 0;
GPGPU-Sim PTX: 284 (potential) branch divergence @  PC=0x9e70 (_1.ptx:6233) bra.uni $Lt_7_302850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa078 (_1.ptx:6311) mov.u32 %r416, 0;
GPGPU-Sim PTX: 285 (potential) branch divergence @  PC=0x9e98 (_1.ptx:6239) @%p195 bra $Lt_7_299778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa028 (_1.ptx:6296) setp.gt.f32 %p200, %f287, %f344;
GPGPU-Sim PTX: 286 (potential) branch divergence @  PC=0x9f28 (_1.ptx:6259) @%p196 bra $Lt_7_300546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa028 (_1.ptx:6296) setp.gt.f32 %p200, %f287, %f344;
GPGPU-Sim PTX: 287 (potential) branch divergence @  PC=0x9f38 (_1.ptx:6261) bra.uni $Lt_7_299778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa028 (_1.ptx:6296) setp.gt.f32 %p200, %f287, %f344;
GPGPU-Sim PTX: 288 (potential) branch divergence @  PC=0x9f48 (_1.ptx:6264) @%p197 bra $Lt_7_301058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa028 (_1.ptx:6296) setp.gt.f32 %p200, %f287, %f344;
GPGPU-Sim PTX: 289 (potential) branch divergence @  PC=0x9f68 (_1.ptx:6268) @%p198 bra $Lt_7_301826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa028 (_1.ptx:6296) setp.gt.f32 %p200, %f287, %f344;
GPGPU-Sim PTX: 290 (potential) branch divergence @  PC=0x9fe8 (_1.ptx:6284) bra.uni $Lt_7_299778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa028 (_1.ptx:6296) setp.gt.f32 %p200, %f287, %f344;
GPGPU-Sim PTX: 291 (potential) branch divergence @  PC=0xa008 (_1.ptx:6289) bra.uni $Lt_7_299778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa028 (_1.ptx:6296) setp.gt.f32 %p200, %f287, %f344;
GPGPU-Sim PTX: 292 (potential) branch divergence @  PC=0xa020 (_1.ptx:6293) @%p199 bra $Lt_7_300290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa028 (_1.ptx:6296) setp.gt.f32 %p200, %f287, %f344;
GPGPU-Sim PTX: 293 (potential) branch divergence @  PC=0xa030 (_1.ptx:6297) @!%p200 bra $Lt_7_302594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa058 (_1.ptx:6304) setp.gt.f32 %p201, %f284, %f305;
GPGPU-Sim PTX: 294 (potential) branch divergence @  PC=0xa048 (_1.ptx:6300) bra.uni $Lt_7_302338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa058 (_1.ptx:6304) setp.gt.f32 %p201, %f284, %f305;
GPGPU-Sim PTX: 295 (potential) branch divergence @  PC=0xa060 (_1.ptx:6305) @!%p201 bra $Lt_7_302850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa078 (_1.ptx:6311) mov.u32 %r416, 0;
GPGPU-Sim PTX: 296 (potential) branch divergence @  PC=0xa088 (_1.ptx:6313) @%p202 bra $Lt_7_374530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb7d0 (_1.ptx:7179) bar.sync 0;
GPGPU-Sim PTX: 297 (potential) branch divergence @  PC=0xa098 (_1.ptx:6315) @%p203 bra $Lt_7_306434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa360 (_1.ptx:6419) mov.u32 %r437, 0;
GPGPU-Sim PTX: 298 (potential) branch divergence @  PC=0xa0e0 (_1.ptx:6324) @%p204 bra $Lt_7_367362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa360 (_1.ptx:6419) mov.u32 %r437, 0;
GPGPU-Sim PTX: 299 (potential) branch divergence @  PC=0xa118 (_1.ptx:6331) @%p205 bra $Lt_7_367362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa360 (_1.ptx:6419) mov.u32 %r437, 0;
GPGPU-Sim PTX: 300 (potential) branch divergence @  PC=0xa148 (_1.ptx:6337) @%p206 bra $L_7_243202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa360 (_1.ptx:6419) mov.u32 %r437, 0;
GPGPU-Sim PTX: 301 (potential) branch divergence @  PC=0xa158 (_1.ptx:6341) bra.uni $Lt_7_306434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa360 (_1.ptx:6419) mov.u32 %r437, 0;
GPGPU-Sim PTX: 302 (potential) branch divergence @  PC=0xa180 (_1.ptx:6347) @%p207 bra $Lt_7_303362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa310 (_1.ptx:6404) setp.gt.f32 %p212, %f287, %f363;
GPGPU-Sim PTX: 303 (potential) branch divergence @  PC=0xa210 (_1.ptx:6367) @%p208 bra $Lt_7_304130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa310 (_1.ptx:6404) setp.gt.f32 %p212, %f287, %f363;
GPGPU-Sim PTX: 304 (potential) branch divergence @  PC=0xa220 (_1.ptx:6369) bra.uni $Lt_7_303362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa310 (_1.ptx:6404) setp.gt.f32 %p212, %f287, %f363;
GPGPU-Sim PTX: 305 (potential) branch divergence @  PC=0xa230 (_1.ptx:6372) @%p209 bra $Lt_7_304642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa310 (_1.ptx:6404) setp.gt.f32 %p212, %f287, %f363;
GPGPU-Sim PTX: 306 (potential) branch divergence @  PC=0xa250 (_1.ptx:6376) @%p210 bra $Lt_7_305410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa310 (_1.ptx:6404) setp.gt.f32 %p212, %f287, %f363;
GPGPU-Sim PTX: 307 (potential) branch divergence @  PC=0xa2d0 (_1.ptx:6392) bra.uni $Lt_7_303362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa310 (_1.ptx:6404) setp.gt.f32 %p212, %f287, %f363;
GPGPU-Sim PTX: 308 (potential) branch divergence @  PC=0xa2f0 (_1.ptx:6397) bra.uni $Lt_7_303362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa310 (_1.ptx:6404) setp.gt.f32 %p212, %f287, %f363;
GPGPU-Sim PTX: 309 (potential) branch divergence @  PC=0xa308 (_1.ptx:6401) @%p211 bra $Lt_7_303874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa310 (_1.ptx:6404) setp.gt.f32 %p212, %f287, %f363;
GPGPU-Sim PTX: 310 (potential) branch divergence @  PC=0xa318 (_1.ptx:6405) @!%p212 bra $Lt_7_306178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa340 (_1.ptx:6412) setp.gt.f32 %p213, %f284, %f305;
GPGPU-Sim PTX: 311 (potential) branch divergence @  PC=0xa330 (_1.ptx:6408) bra.uni $Lt_7_305922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa340 (_1.ptx:6412) setp.gt.f32 %p213, %f284, %f305;
GPGPU-Sim PTX: 312 (potential) branch divergence @  PC=0xa348 (_1.ptx:6413) @!%p213 bra $Lt_7_306434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa360 (_1.ptx:6419) mov.u32 %r437, 0;
GPGPU-Sim PTX: 313 (potential) branch divergence @  PC=0xa370 (_1.ptx:6421) @%p214 bra $Lt_7_374530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb7d0 (_1.ptx:7179) bar.sync 0;
GPGPU-Sim PTX: 314 (potential) branch divergence @  PC=0xa380 (_1.ptx:6423) @%p215 bra $Lt_7_310018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa648 (_1.ptx:6527) mov.u32 %r458, 0;
GPGPU-Sim PTX: 315 (potential) branch divergence @  PC=0xa3c8 (_1.ptx:6432) @%p216 bra $Lt_7_368642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa648 (_1.ptx:6527) mov.u32 %r458, 0;
GPGPU-Sim PTX: 316 (potential) branch divergence @  PC=0xa400 (_1.ptx:6439) @%p217 bra $Lt_7_368642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa648 (_1.ptx:6527) mov.u32 %r458, 0;
GPGPU-Sim PTX: 317 (potential) branch divergence @  PC=0xa430 (_1.ptx:6445) @%p218 bra $L_7_243970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa648 (_1.ptx:6527) mov.u32 %r458, 0;
GPGPU-Sim PTX: 318 (potential) branch divergence @  PC=0xa440 (_1.ptx:6449) bra.uni $Lt_7_310018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa648 (_1.ptx:6527) mov.u32 %r458, 0;
GPGPU-Sim PTX: 319 (potential) branch divergence @  PC=0xa468 (_1.ptx:6455) @%p219 bra $Lt_7_306946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa5f8 (_1.ptx:6512) setp.gt.f32 %p224, %f287, %f382;
GPGPU-Sim PTX: 320 (potential) branch divergence @  PC=0xa4f8 (_1.ptx:6475) @%p220 bra $Lt_7_307714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa5f8 (_1.ptx:6512) setp.gt.f32 %p224, %f287, %f382;
GPGPU-Sim PTX: 321 (potential) branch divergence @  PC=0xa508 (_1.ptx:6477) bra.uni $Lt_7_306946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa5f8 (_1.ptx:6512) setp.gt.f32 %p224, %f287, %f382;
GPGPU-Sim PTX: 322 (potential) branch divergence @  PC=0xa518 (_1.ptx:6480) @%p221 bra $Lt_7_308226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa5f8 (_1.ptx:6512) setp.gt.f32 %p224, %f287, %f382;
GPGPU-Sim PTX: 323 (potential) branch divergence @  PC=0xa538 (_1.ptx:6484) @%p222 bra $Lt_7_308994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa5f8 (_1.ptx:6512) setp.gt.f32 %p224, %f287, %f382;
GPGPU-Sim PTX: 324 (potential) branch divergence @  PC=0xa5b8 (_1.ptx:6500) bra.uni $Lt_7_306946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa5f8 (_1.ptx:6512) setp.gt.f32 %p224, %f287, %f382;
GPGPU-Sim PTX: 325 (potential) branch divergence @  PC=0xa5d8 (_1.ptx:6505) bra.uni $Lt_7_306946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa5f8 (_1.ptx:6512) setp.gt.f32 %p224, %f287, %f382;
GPGPU-Sim PTX: 326 (potential) branch divergence @  PC=0xa5f0 (_1.ptx:6509) @%p223 bra $Lt_7_307458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa5f8 (_1.ptx:6512) setp.gt.f32 %p224, %f287, %f382;
GPGPU-Sim PTX: 327 (potential) branch divergence @  PC=0xa600 (_1.ptx:6513) @!%p224 bra $Lt_7_309762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa628 (_1.ptx:6520) setp.gt.f32 %p225, %f284, %f305;
GPGPU-Sim PTX: 328 (potential) branch divergence @  PC=0xa618 (_1.ptx:6516) bra.uni $Lt_7_309506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa628 (_1.ptx:6520) setp.gt.f32 %p225, %f284, %f305;
GPGPU-Sim PTX: 329 (potential) branch divergence @  PC=0xa630 (_1.ptx:6521) @!%p225 bra $Lt_7_310018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa648 (_1.ptx:6527) mov.u32 %r458, 0;
GPGPU-Sim PTX: 330 (potential) branch divergence @  PC=0xa658 (_1.ptx:6529) @%p226 bra $Lt_7_374530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb7d0 (_1.ptx:7179) bar.sync 0;
GPGPU-Sim PTX: 331 (potential) branch divergence @  PC=0xa668 (_1.ptx:6531) @%p227 bra $Lt_7_313602;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa930 (_1.ptx:6635) mov.u32 %r479, 0;
GPGPU-Sim PTX: 332 (potential) branch divergence @  PC=0xa6b0 (_1.ptx:6540) @%p228 bra $Lt_7_369922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa930 (_1.ptx:6635) mov.u32 %r479, 0;
GPGPU-Sim PTX: 333 (potential) branch divergence @  PC=0xa6e8 (_1.ptx:6547) @%p229 bra $Lt_7_369922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa930 (_1.ptx:6635) mov.u32 %r479, 0;
GPGPU-Sim PTX: 334 (potential) branch divergence @  PC=0xa718 (_1.ptx:6553) @%p230 bra $L_7_244738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa930 (_1.ptx:6635) mov.u32 %r479, 0;
GPGPU-Sim PTX: 335 (potential) branch divergence @  PC=0xa728 (_1.ptx:6557) bra.uni $Lt_7_313602;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa930 (_1.ptx:6635) mov.u32 %r479, 0;
GPGPU-Sim PTX: 336 (potential) branch divergence @  PC=0xa750 (_1.ptx:6563) @%p231 bra $Lt_7_310530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa8e0 (_1.ptx:6620) setp.gt.f32 %p236, %f287, %f401;
GPGPU-Sim PTX: 337 (potential) branch divergence @  PC=0xa7e0 (_1.ptx:6583) @%p232 bra $Lt_7_311298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa8e0 (_1.ptx:6620) setp.gt.f32 %p236, %f287, %f401;
GPGPU-Sim PTX: 338 (potential) branch divergence @  PC=0xa7f0 (_1.ptx:6585) bra.uni $Lt_7_310530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa8e0 (_1.ptx:6620) setp.gt.f32 %p236, %f287, %f401;
GPGPU-Sim PTX: 339 (potential) branch divergence @  PC=0xa800 (_1.ptx:6588) @%p233 bra $Lt_7_311810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa8e0 (_1.ptx:6620) setp.gt.f32 %p236, %f287, %f401;
GPGPU-Sim PTX: 340 (potential) branch divergence @  PC=0xa820 (_1.ptx:6592) @%p234 bra $Lt_7_312578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa8e0 (_1.ptx:6620) setp.gt.f32 %p236, %f287, %f401;
GPGPU-Sim PTX: 341 (potential) branch divergence @  PC=0xa8a0 (_1.ptx:6608) bra.uni $Lt_7_310530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa8e0 (_1.ptx:6620) setp.gt.f32 %p236, %f287, %f401;
GPGPU-Sim PTX: 342 (potential) branch divergence @  PC=0xa8c0 (_1.ptx:6613) bra.uni $Lt_7_310530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa8e0 (_1.ptx:6620) setp.gt.f32 %p236, %f287, %f401;
GPGPU-Sim PTX: 343 (potential) branch divergence @  PC=0xa8d8 (_1.ptx:6617) @%p235 bra $Lt_7_311042;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa8e0 (_1.ptx:6620) setp.gt.f32 %p236, %f287, %f401;
GPGPU-Sim PTX: 344 (potential) branch divergence @  PC=0xa8e8 (_1.ptx:6621) @!%p236 bra $Lt_7_313346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa910 (_1.ptx:6628) setp.gt.f32 %p237, %f284, %f305;
GPGPU-Sim PTX: 345 (potential) branch divergence @  PC=0xa900 (_1.ptx:6624) bra.uni $Lt_7_313090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa910 (_1.ptx:6628) setp.gt.f32 %p237, %f284, %f305;
GPGPU-Sim PTX: 346 (potential) branch divergence @  PC=0xa918 (_1.ptx:6629) @!%p237 bra $Lt_7_313602;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa930 (_1.ptx:6635) mov.u32 %r479, 0;
GPGPU-Sim PTX: 347 (potential) branch divergence @  PC=0xa940 (_1.ptx:6637) @%p238 bra $Lt_7_374530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb7d0 (_1.ptx:7179) bar.sync 0;
GPGPU-Sim PTX: 348 (potential) branch divergence @  PC=0xa950 (_1.ptx:6639) @%p239 bra $Lt_7_317186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xac18 (_1.ptx:6743) mov.u32 %r500, 0;
GPGPU-Sim PTX: 349 (potential) branch divergence @  PC=0xa998 (_1.ptx:6648) @%p240 bra $Lt_7_371202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xac18 (_1.ptx:6743) mov.u32 %r500, 0;
GPGPU-Sim PTX: 350 (potential) branch divergence @  PC=0xa9d0 (_1.ptx:6655) @%p241 bra $Lt_7_371202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xac18 (_1.ptx:6743) mov.u32 %r500, 0;
GPGPU-Sim PTX: 351 (potential) branch divergence @  PC=0xaa00 (_1.ptx:6661) @%p242 bra $L_7_245506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xac18 (_1.ptx:6743) mov.u32 %r500, 0;
GPGPU-Sim PTX: 352 (potential) branch divergence @  PC=0xaa10 (_1.ptx:6665) bra.uni $Lt_7_317186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xac18 (_1.ptx:6743) mov.u32 %r500, 0;
GPGPU-Sim PTX: 353 (potential) branch divergence @  PC=0xaa38 (_1.ptx:6671) @%p243 bra $Lt_7_314114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xabc8 (_1.ptx:6728) setp.gt.f32 %p248, %f287, %f420;
GPGPU-Sim PTX: 354 (potential) branch divergence @  PC=0xaac8 (_1.ptx:6691) @%p244 bra $Lt_7_314882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xabc8 (_1.ptx:6728) setp.gt.f32 %p248, %f287, %f420;
GPGPU-Sim PTX: 355 (potential) branch divergence @  PC=0xaad8 (_1.ptx:6693) bra.uni $Lt_7_314114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xabc8 (_1.ptx:6728) setp.gt.f32 %p248, %f287, %f420;
GPGPU-Sim PTX: 356 (potential) branch divergence @  PC=0xaae8 (_1.ptx:6696) @%p245 bra $Lt_7_315394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xabc8 (_1.ptx:6728) setp.gt.f32 %p248, %f287, %f420;
GPGPU-Sim PTX: 357 (potential) branch divergence @  PC=0xab08 (_1.ptx:6700) @%p246 bra $Lt_7_316162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xabc8 (_1.ptx:6728) setp.gt.f32 %p248, %f287, %f420;
GPGPU-Sim PTX: 358 (potential) branch divergence @  PC=0xab88 (_1.ptx:6716) bra.uni $Lt_7_314114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xabc8 (_1.ptx:6728) setp.gt.f32 %p248, %f287, %f420;
GPGPU-Sim PTX: 359 (potential) branch divergence @  PC=0xaba8 (_1.ptx:6721) bra.uni $Lt_7_314114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xabc8 (_1.ptx:6728) setp.gt.f32 %p248, %f287, %f420;
GPGPU-Sim PTX: 360 (potential) branch divergence @  PC=0xabc0 (_1.ptx:6725) @%p247 bra $Lt_7_314626;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xabc8 (_1.ptx:6728) setp.gt.f32 %p248, %f287, %f420;
GPGPU-Sim PTX: 361 (potential) branch divergence @  PC=0xabd0 (_1.ptx:6729) @!%p248 bra $Lt_7_316930;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xabf8 (_1.ptx:6736) setp.gt.f32 %p249, %f284, %f305;
GPGPU-Sim PTX: 362 (potential) branch divergence @  PC=0xabe8 (_1.ptx:6732) bra.uni $Lt_7_316674;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xabf8 (_1.ptx:6736) setp.gt.f32 %p249, %f284, %f305;
GPGPU-Sim PTX: 363 (potential) branch divergence @  PC=0xac00 (_1.ptx:6737) @!%p249 bra $Lt_7_317186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xac18 (_1.ptx:6743) mov.u32 %r500, 0;
GPGPU-Sim PTX: 364 (potential) branch divergence @  PC=0xac28 (_1.ptx:6745) @%p250 bra $Lt_7_374530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb7d0 (_1.ptx:7179) bar.sync 0;
GPGPU-Sim PTX: 365 (potential) branch divergence @  PC=0xac38 (_1.ptx:6747) @%p251 bra $Lt_7_320770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaf00 (_1.ptx:6851) mov.u32 %r521, 0;
GPGPU-Sim PTX: 366 (potential) branch divergence @  PC=0xac80 (_1.ptx:6756) @%p252 bra $Lt_7_372482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaf00 (_1.ptx:6851) mov.u32 %r521, 0;
GPGPU-Sim PTX: 367 (potential) branch divergence @  PC=0xacb8 (_1.ptx:6763) @%p253 bra $Lt_7_372482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaf00 (_1.ptx:6851) mov.u32 %r521, 0;
GPGPU-Sim PTX: 368 (potential) branch divergence @  PC=0xace8 (_1.ptx:6769) @%p254 bra $L_7_246274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaf00 (_1.ptx:6851) mov.u32 %r521, 0;
GPGPU-Sim PTX: 369 (potential) branch divergence @  PC=0xacf8 (_1.ptx:6773) bra.uni $Lt_7_320770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaf00 (_1.ptx:6851) mov.u32 %r521, 0;
GPGPU-Sim PTX: 370 (potential) branch divergence @  PC=0xad20 (_1.ptx:6779) @%p255 bra $Lt_7_317698;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaeb0 (_1.ptx:6836) setp.gt.f32 %p260, %f287, %f439;
GPGPU-Sim PTX: 371 (potential) branch divergence @  PC=0xadb0 (_1.ptx:6799) @%p256 bra $Lt_7_318466;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaeb0 (_1.ptx:6836) setp.gt.f32 %p260, %f287, %f439;
GPGPU-Sim PTX: 372 (potential) branch divergence @  PC=0xadc0 (_1.ptx:6801) bra.uni $Lt_7_317698;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaeb0 (_1.ptx:6836) setp.gt.f32 %p260, %f287, %f439;
GPGPU-Sim PTX: 373 (potential) branch divergence @  PC=0xadd0 (_1.ptx:6804) @%p257 bra $Lt_7_318978;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaeb0 (_1.ptx:6836) setp.gt.f32 %p260, %f287, %f439;
GPGPU-Sim PTX: 374 (potential) branch divergence @  PC=0xadf0 (_1.ptx:6808) @%p258 bra $Lt_7_319746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaeb0 (_1.ptx:6836) setp.gt.f32 %p260, %f287, %f439;
GPGPU-Sim PTX: 375 (potential) branch divergence @  PC=0xae70 (_1.ptx:6824) bra.uni $Lt_7_317698;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaeb0 (_1.ptx:6836) setp.gt.f32 %p260, %f287, %f439;
GPGPU-Sim PTX: 376 (potential) branch divergence @  PC=0xae90 (_1.ptx:6829) bra.uni $Lt_7_317698;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaeb0 (_1.ptx:6836) setp.gt.f32 %p260, %f287, %f439;
GPGPU-Sim PTX: 377 (potential) branch divergence @  PC=0xaea8 (_1.ptx:6833) @%p259 bra $Lt_7_318210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaeb0 (_1.ptx:6836) setp.gt.f32 %p260, %f287, %f439;
GPGPU-Sim PTX: 378 (potential) branch divergence @  PC=0xaeb8 (_1.ptx:6837) @!%p260 bra $Lt_7_320514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaee0 (_1.ptx:6844) setp.gt.f32 %p261, %f284, %f305;
GPGPU-Sim PTX: 379 (potential) branch divergence @  PC=0xaed0 (_1.ptx:6840) bra.uni $Lt_7_320258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaee0 (_1.ptx:6844) setp.gt.f32 %p261, %f284, %f305;
GPGPU-Sim PTX: 380 (potential) branch divergence @  PC=0xaee8 (_1.ptx:6845) @!%p261 bra $Lt_7_320770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaf00 (_1.ptx:6851) mov.u32 %r521, 0;
GPGPU-Sim PTX: 381 (potential) branch divergence @  PC=0xaf10 (_1.ptx:6853) @%p262 bra $Lt_7_374530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb7d0 (_1.ptx:7179) bar.sync 0;
GPGPU-Sim PTX: 382 (potential) branch divergence @  PC=0xaf20 (_1.ptx:6855) @%p263 bra $Lt_7_324354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb1e8 (_1.ptx:6959) mov.u32 %r542, 0;
GPGPU-Sim PTX: 383 (potential) branch divergence @  PC=0xaf68 (_1.ptx:6864) @%p264 bra $Lt_7_373762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb1e8 (_1.ptx:6959) mov.u32 %r542, 0;
GPGPU-Sim PTX: 384 (potential) branch divergence @  PC=0xafa0 (_1.ptx:6871) @%p265 bra $Lt_7_373762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb1e8 (_1.ptx:6959) mov.u32 %r542, 0;
GPGPU-Sim PTX: 385 (potential) branch divergence @  PC=0xafd0 (_1.ptx:6877) @%p266 bra $L_7_247042;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb1e8 (_1.ptx:6959) mov.u32 %r542, 0;
GPGPU-Sim PTX: 386 (potential) branch divergence @  PC=0xafe0 (_1.ptx:6881) bra.uni $Lt_7_324354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb1e8 (_1.ptx:6959) mov.u32 %r542, 0;
GPGPU-Sim PTX: 387 (potential) branch divergence @  PC=0xb008 (_1.ptx:6887) @%p267 bra $Lt_7_321282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb198 (_1.ptx:6944) setp.gt.f32 %p272, %f287, %f458;
GPGPU-Sim PTX: 388 (potential) branch divergence @  PC=0xb098 (_1.ptx:6907) @%p268 bra $Lt_7_322050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb198 (_1.ptx:6944) setp.gt.f32 %p272, %f287, %f458;
GPGPU-Sim PTX: 389 (potential) branch divergence @  PC=0xb0a8 (_1.ptx:6909) bra.uni $Lt_7_321282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb198 (_1.ptx:6944) setp.gt.f32 %p272, %f287, %f458;
GPGPU-Sim PTX: 390 (potential) branch divergence @  PC=0xb0b8 (_1.ptx:6912) @%p269 bra $Lt_7_322562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb198 (_1.ptx:6944) setp.gt.f32 %p272, %f287, %f458;
GPGPU-Sim PTX: 391 (potential) branch divergence @  PC=0xb0d8 (_1.ptx:6916) @%p270 bra $Lt_7_323330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb198 (_1.ptx:6944) setp.gt.f32 %p272, %f287, %f458;
GPGPU-Sim PTX: 392 (potential) branch divergence @  PC=0xb158 (_1.ptx:6932) bra.uni $Lt_7_321282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb198 (_1.ptx:6944) setp.gt.f32 %p272, %f287, %f458;
GPGPU-Sim PTX: 393 (potential) branch divergence @  PC=0xb178 (_1.ptx:6937) bra.uni $Lt_7_321282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb198 (_1.ptx:6944) setp.gt.f32 %p272, %f287, %f458;
GPGPU-Sim PTX: 394 (potential) branch divergence @  PC=0xb190 (_1.ptx:6941) @%p271 bra $Lt_7_321794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb198 (_1.ptx:6944) setp.gt.f32 %p272, %f287, %f458;
GPGPU-Sim PTX: 395 (potential) branch divergence @  PC=0xb1a0 (_1.ptx:6945) @!%p272 bra $Lt_7_324098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb1c8 (_1.ptx:6952) setp.gt.f32 %p273, %f284, %f305;
GPGPU-Sim PTX: 396 (potential) branch divergence @  PC=0xb1b8 (_1.ptx:6948) bra.uni $Lt_7_323842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb1c8 (_1.ptx:6952) setp.gt.f32 %p273, %f284, %f305;
GPGPU-Sim PTX: 397 (potential) branch divergence @  PC=0xb1d0 (_1.ptx:6953) @!%p273 bra $Lt_7_324354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb1e8 (_1.ptx:6959) mov.u32 %r542, 0;
GPGPU-Sim PTX: 398 (potential) branch divergence @  PC=0xb1f8 (_1.ptx:6961) @%p274 bra $Lt_7_374530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb7d0 (_1.ptx:7179) bar.sync 0;
GPGPU-Sim PTX: 399 (potential) branch divergence @  PC=0xb208 (_1.ptx:6963) @%p275 bra $Lt_7_327938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb4d0 (_1.ptx:7067) mov.u32 %r563, 0;
GPGPU-Sim PTX: 400 (potential) branch divergence @  PC=0xb250 (_1.ptx:6972) @%p276 bra $Lt_7_375042;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb4d0 (_1.ptx:7067) mov.u32 %r563, 0;
GPGPU-Sim PTX: 401 (potential) branch divergence @  PC=0xb288 (_1.ptx:6979) @%p277 bra $Lt_7_375042;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb4d0 (_1.ptx:7067) mov.u32 %r563, 0;
GPGPU-Sim PTX: 402 (potential) branch divergence @  PC=0xb2b8 (_1.ptx:6985) @%p278 bra $L_7_247810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb4d0 (_1.ptx:7067) mov.u32 %r563, 0;
GPGPU-Sim PTX: 403 (potential) branch divergence @  PC=0xb2c8 (_1.ptx:6989) bra.uni $Lt_7_327938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb4d0 (_1.ptx:7067) mov.u32 %r563, 0;
GPGPU-Sim PTX: 404 (potential) branch divergence @  PC=0xb2f0 (_1.ptx:6995) @%p279 bra $Lt_7_324866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb480 (_1.ptx:7052) setp.gt.f32 %p284, %f287, %f477;
GPGPU-Sim PTX: 405 (potential) branch divergence @  PC=0xb380 (_1.ptx:7015) @%p280 bra $Lt_7_325634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb480 (_1.ptx:7052) setp.gt.f32 %p284, %f287, %f477;
GPGPU-Sim PTX: 406 (potential) branch divergence @  PC=0xb390 (_1.ptx:7017) bra.uni $Lt_7_324866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb480 (_1.ptx:7052) setp.gt.f32 %p284, %f287, %f477;
GPGPU-Sim PTX: 407 (potential) branch divergence @  PC=0xb3a0 (_1.ptx:7020) @%p281 bra $Lt_7_326146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb480 (_1.ptx:7052) setp.gt.f32 %p284, %f287, %f477;
GPGPU-Sim PTX: 408 (potential) branch divergence @  PC=0xb3c0 (_1.ptx:7024) @%p282 bra $Lt_7_326914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb480 (_1.ptx:7052) setp.gt.f32 %p284, %f287, %f477;
GPGPU-Sim PTX: 409 (potential) branch divergence @  PC=0xb440 (_1.ptx:7040) bra.uni $Lt_7_324866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb480 (_1.ptx:7052) setp.gt.f32 %p284, %f287, %f477;
GPGPU-Sim PTX: 410 (potential) branch divergence @  PC=0xb460 (_1.ptx:7045) bra.uni $Lt_7_324866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb480 (_1.ptx:7052) setp.gt.f32 %p284, %f287, %f477;
GPGPU-Sim PTX: 411 (potential) branch divergence @  PC=0xb478 (_1.ptx:7049) @%p283 bra $Lt_7_325378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb480 (_1.ptx:7052) setp.gt.f32 %p284, %f287, %f477;
GPGPU-Sim PTX: 412 (potential) branch divergence @  PC=0xb488 (_1.ptx:7053) @!%p284 bra $Lt_7_327682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb4b0 (_1.ptx:7060) setp.gt.f32 %p285, %f284, %f305;
GPGPU-Sim PTX: 413 (potential) branch divergence @  PC=0xb4a0 (_1.ptx:7056) bra.uni $Lt_7_327426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb4b0 (_1.ptx:7060) setp.gt.f32 %p285, %f284, %f305;
GPGPU-Sim PTX: 414 (potential) branch divergence @  PC=0xb4b8 (_1.ptx:7061) @!%p285 bra $Lt_7_327938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb4d0 (_1.ptx:7067) mov.u32 %r563, 0;
GPGPU-Sim PTX: 415 (potential) branch divergence @  PC=0xb4e0 (_1.ptx:7069) @%p286 bra $Lt_7_374530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb7d0 (_1.ptx:7179) bar.sync 0;
GPGPU-Sim PTX: 416 (potential) branch divergence @  PC=0xb4f0 (_1.ptx:7071) @%p287 bra $Lt_7_374530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb7d0 (_1.ptx:7179) bar.sync 0;
GPGPU-Sim PTX: 417 (potential) branch divergence @  PC=0xb538 (_1.ptx:7080) @%p288 bra $Lt_7_376322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb7d0 (_1.ptx:7179) bar.sync 0;
GPGPU-Sim PTX: 418 (potential) branch divergence @  PC=0xb570 (_1.ptx:7087) @%p289 bra $Lt_7_376322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb7d0 (_1.ptx:7179) bar.sync 0;
GPGPU-Sim PTX: 419 (potential) branch divergence @  PC=0xb5a0 (_1.ptx:7093) @%p290 bra $L_7_248578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb7d0 (_1.ptx:7179) bar.sync 0;
GPGPU-Sim PTX: 420 (potential) branch divergence @  PC=0xb5b0 (_1.ptx:7097) bra.uni $Lt_7_374530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb7d0 (_1.ptx:7179) bar.sync 0;
GPGPU-Sim PTX: 421 (potential) branch divergence @  PC=0xb5d8 (_1.ptx:7103) @%p291 bra $Lt_7_328450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb768 (_1.ptx:7160) setp.gt.f32 %p296, %f287, %f496;
GPGPU-Sim PTX: 422 (potential) branch divergence @  PC=0xb668 (_1.ptx:7123) @%p292 bra $Lt_7_329218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb768 (_1.ptx:7160) setp.gt.f32 %p296, %f287, %f496;
GPGPU-Sim PTX: 423 (potential) branch divergence @  PC=0xb678 (_1.ptx:7125) bra.uni $Lt_7_328450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb768 (_1.ptx:7160) setp.gt.f32 %p296, %f287, %f496;
GPGPU-Sim PTX: 424 (potential) branch divergence @  PC=0xb688 (_1.ptx:7128) @%p293 bra $Lt_7_329730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb768 (_1.ptx:7160) setp.gt.f32 %p296, %f287, %f496;
GPGPU-Sim PTX: 425 (potential) branch divergence @  PC=0xb6a8 (_1.ptx:7132) @%p294 bra $Lt_7_330498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb768 (_1.ptx:7160) setp.gt.f32 %p296, %f287, %f496;
GPGPU-Sim PTX: 426 (potential) branch divergence @  PC=0xb728 (_1.ptx:7148) bra.uni $Lt_7_328450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb768 (_1.ptx:7160) setp.gt.f32 %p296, %f287, %f496;
GPGPU-Sim PTX: 427 (potential) branch divergence @  PC=0xb748 (_1.ptx:7153) bra.uni $Lt_7_328450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb768 (_1.ptx:7160) setp.gt.f32 %p296, %f287, %f496;
GPGPU-Sim PTX: 428 (potential) branch divergence @  PC=0xb760 (_1.ptx:7157) @%p295 bra $Lt_7_328962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb768 (_1.ptx:7160) setp.gt.f32 %p296, %f287, %f496;
GPGPU-Sim PTX: 429 (potential) branch divergence @  PC=0xb770 (_1.ptx:7161) @!%p296 bra $Lt_7_331266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb798 (_1.ptx:7168) setp.gt.f32 %p297, %f284, %f305;
GPGPU-Sim PTX: 430 (potential) branch divergence @  PC=0xb788 (_1.ptx:7164) bra.uni $Lt_7_331010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb798 (_1.ptx:7168) setp.gt.f32 %p297, %f284, %f305;
GPGPU-Sim PTX: 431 (potential) branch divergence @  PC=0xb7a0 (_1.ptx:7169) @!%p297 bra $Lt_7_374530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb7d0 (_1.ptx:7179) bar.sync 0;
GPGPU-Sim PTX: 432 (potential) branch divergence @  PC=0xb7b8 (_1.ptx:7172) bra.uni $Lt_7_374530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb7d0 (_1.ptx:7179) bar.sync 0;
GPGPU-Sim PTX: 433 (potential) branch divergence @  PC=0xb7d8 (_1.ptx:7180) @!%p153 bra $Lt_7_377346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb20 (_1.ptx:7305) bar.sync 0;
GPGPU-Sim PTX: 434 (potential) branch divergence @  PC=0xb800 (_1.ptx:7188) @%p298 bra $Lt_7_377346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb20 (_1.ptx:7305) bar.sync 0;
GPGPU-Sim PTX: 435 (potential) branch divergence @  PC=0xb850 (_1.ptx:7198) @%p299 bra $Lt_7_377346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb20 (_1.ptx:7305) bar.sync 0;
GPGPU-Sim PTX: 436 (potential) branch divergence @  PC=0xb860 (_1.ptx:7201) @%p300 bra $Lt_7_335874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb00 (_1.ptx:7298) add.s32 %r584, %r584, %r17;
GPGPU-Sim PTX: 437 (potential) branch divergence @  PC=0xb898 (_1.ptx:7208) @%p301 bra $Lt_7_335874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb00 (_1.ptx:7298) add.s32 %r584, %r584, %r17;
GPGPU-Sim PTX: 438 (potential) branch divergence @  PC=0xb8d0 (_1.ptx:7215) @%p302 bra $Lt_7_335874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb00 (_1.ptx:7298) add.s32 %r584, %r584, %r17;
GPGPU-Sim PTX: 439 (potential) branch divergence @  PC=0xb900 (_1.ptx:7221) @%p303 bra $L_7_249346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb00 (_1.ptx:7298) add.s32 %r584, %r584, %r17;
GPGPU-Sim PTX: 440 (potential) branch divergence @  PC=0xb908 (_1.ptx:7222) bra.uni $Lt_7_335874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb00 (_1.ptx:7298) add.s32 %r584, %r584, %r17;
GPGPU-Sim PTX: 441 (potential) branch divergence @  PC=0xb930 (_1.ptx:7228) @%p304 bra $Lt_7_332802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbab0 (_1.ptx:7283) setp.gt.f32 %p309, %f287, %f515;
GPGPU-Sim PTX: 442 (potential) branch divergence @  PC=0xb9b0 (_1.ptx:7246) @%p305 bra $Lt_7_333570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbab0 (_1.ptx:7283) setp.gt.f32 %p309, %f287, %f515;
GPGPU-Sim PTX: 443 (potential) branch divergence @  PC=0xb9c0 (_1.ptx:7248) bra.uni $Lt_7_332802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbab0 (_1.ptx:7283) setp.gt.f32 %p309, %f287, %f515;
GPGPU-Sim PTX: 444 (potential) branch divergence @  PC=0xb9d0 (_1.ptx:7251) @%p306 bra $Lt_7_334082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbab0 (_1.ptx:7283) setp.gt.f32 %p309, %f287, %f515;
GPGPU-Sim PTX: 445 (potential) branch divergence @  PC=0xb9f0 (_1.ptx:7255) @%p307 bra $Lt_7_334850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbab0 (_1.ptx:7283) setp.gt.f32 %p309, %f287, %f515;
GPGPU-Sim PTX: 446 (potential) branch divergence @  PC=0xba70 (_1.ptx:7271) bra.uni $Lt_7_332802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbab0 (_1.ptx:7283) setp.gt.f32 %p309, %f287, %f515;
GPGPU-Sim PTX: 447 (potential) branch divergence @  PC=0xba90 (_1.ptx:7276) bra.uni $Lt_7_332802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbab0 (_1.ptx:7283) setp.gt.f32 %p309, %f287, %f515;
GPGPU-Sim PTX: 448 (potential) branch divergence @  PC=0xbaa8 (_1.ptx:7280) @%p308 bra $Lt_7_333314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbab0 (_1.ptx:7283) setp.gt.f32 %p309, %f287, %f515;
GPGPU-Sim PTX: 449 (potential) branch divergence @  PC=0xbab8 (_1.ptx:7284) @!%p309 bra $Lt_7_335618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbae0 (_1.ptx:7291) setp.gt.f32 %p310, %f284, %f305;
GPGPU-Sim PTX: 450 (potential) branch divergence @  PC=0xbad0 (_1.ptx:7287) bra.uni $Lt_7_335362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbae0 (_1.ptx:7291) setp.gt.f32 %p310, %f284, %f305;
GPGPU-Sim PTX: 451 (potential) branch divergence @  PC=0xbae8 (_1.ptx:7292) @!%p310 bra $Lt_7_335874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb00 (_1.ptx:7298) add.s32 %r584, %r584, %r17;
GPGPU-Sim PTX: 452 (potential) branch divergence @  PC=0xbb18 (_1.ptx:7301) @%p311 bra $Lt_7_332546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb20 (_1.ptx:7305) bar.sync 0;
GPGPU-Sim PTX: 453 (potential) branch divergence @  PC=0xbb48 (_1.ptx:7314) @!%p3 bra $Lt_7_338178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbc48 (_1.ptx:7360) bar.sync 0;
GPGPU-Sim PTX: 454 (potential) branch divergence @  PC=0xbb60 (_1.ptx:7317) @%p312 bra $Lt_7_337154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbc28 (_1.ptx:7352) setp.gt.f32 %p317, %f534, %f281;
GPGPU-Sim PTX: 455 (potential) branch divergence @  PC=0xbba0 (_1.ptx:7328) @%p313 bra $Lt_7_379138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbc08 (_1.ptx:7347) add.s32 %r610, %r610, 1;
GPGPU-Sim PTX: 456 (potential) branch divergence @  PC=0xbbb0 (_1.ptx:7330) @!%p314 bra $Lt_7_379394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbc08 (_1.ptx:7347) add.s32 %r610, %r610, 1;
GPGPU-Sim PTX: 457 (potential) branch divergence @  PC=0xbbd8 (_1.ptx:7335) @%p315 bra $Lt_7_379394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbc08 (_1.ptx:7347) add.s32 %r610, %r610, 1;
GPGPU-Sim PTX: 458 (potential) branch divergence @  PC=0xbbe0 (_1.ptx:7336) bra.uni $L_7_250370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbbf8 (_1.ptx:7342) mov.f32 %f534, %f535;
GPGPU-Sim PTX: 459 (potential) branch divergence @  PC=0xbc20 (_1.ptx:7350) @%p316 bra $Lt_7_337666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbc28 (_1.ptx:7352) setp.gt.f32 %p317, %f534, %f281;
GPGPU-Sim PTX: 460 (potential) branch divergence @  PC=0xbc30 (_1.ptx:7353) @!%p317 bra $Lt_7_338178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbc48 (_1.ptx:7360) bar.sync 0;
GPGPU-Sim PTX: 461 (potential) branch divergence @  PC=0xbc68 (_1.ptx:7365) @%p318 bra $Lt_7_338946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd00 (_1.ptx:7394) bar.sync 0;
GPGPU-Sim PTX: 462 (potential) branch divergence @  PC=0xbc70 (_1.ptx:7366) @!%p3 bra $Lt_7_339714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbce0 (_1.ptx:7385) mov.s32 %r264, %r615;
GPGPU-Sim PTX: 463 (potential) branch divergence @  PC=0xbcb8 (_1.ptx:7376) @%p319 bra $Lt_7_339714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbce0 (_1.ptx:7385) mov.s32 %r264, %r615;
GPGPU-Sim PTX: 464 (potential) branch divergence @  PC=0xbcf0 (_1.ptx:7388) bra.uni $Lt_7_338690;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd00 (_1.ptx:7394) bar.sync 0;
GPGPU-Sim PTX: 465 (potential) branch divergence @  PC=0xbd10 (_1.ptx:7397) @%p320 bra $L_7_239874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd30 (_1.ptx:7405) @!%p3 bra $Lt_7_340226;
GPGPU-Sim PTX: 466 (potential) branch divergence @  PC=0xbd28 (_1.ptx:7400) @%p321 bra $L_7_239106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd30 (_1.ptx:7405) @!%p3 bra $Lt_7_340226;
GPGPU-Sim PTX: 467 (potential) branch divergence @  PC=0xbd30 (_1.ptx:7405) @!%p3 bra $Lt_7_340226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd58 (_1.ptx:7414) bar.sync 0;
GPGPU-Sim PTX: 468 (potential) branch divergence @  PC=0xbd68 (_1.ptx:7416) @%p322 bra $Lt_7_340738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbff0 (_1.ptx:7524) exit;
GPGPU-Sim PTX: 469 (potential) branch divergence @  PC=0xbe28 (_1.ptx:7443) @%p323 bra $Lt_7_341762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbe88 (_1.ptx:7461) bar.sync 0;
GPGPU-Sim PTX: 470 (potential) branch divergence @  PC=0xbe50 (_1.ptx:7450) bra.uni $Lt_7_341506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbe88 (_1.ptx:7461) bar.sync 0;
GPGPU-Sim PTX: 471 (potential) branch divergence @  PC=0xbe90 (_1.ptx:7462) @!%p3 bra $Lt_7_342018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbfc0 (_1.ptx:7516) bar.sync 0;
GPGPU-Sim PTX: 472 (potential) branch divergence @  PC=0xbeb8 (_1.ptx:7467) @%p324 bra $Lt_7_342786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbfb0 (_1.ptx:7512) mov.s32 %r644, 0;
GPGPU-Sim PTX: 473 (potential) branch divergence @  PC=0xbed8 (_1.ptx:7473) @%p325 bra $Lt_7_380418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbf90 (_1.ptx:7504) st.shared.s32 [__cuda_local_var_81623_33_non_const_cnt_sh], %r636;
GPGPU-Sim PTX: 474 (potential) branch divergence @  PC=0xbef0 (_1.ptx:7476) @%p326 bra $Lt_7_380418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbf90 (_1.ptx:7504) st.shared.s32 [__cuda_local_var_81623_33_non_const_cnt_sh], %r636;
GPGPU-Sim PTX: 475 (potential) branch divergence @  PC=0xbf28 (_1.ptx:7484) @%p327 bra $Lt_7_343042;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbf58 (_1.ptx:7494) add.s32 %r639, %r639, 1;
GPGPU-Sim PTX: 476 (potential) branch divergence @  PC=0xbf70 (_1.ptx:7497) @%p328 bra $Lt_7_380418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbf90 (_1.ptx:7504) st.shared.s32 [__cuda_local_var_81623_33_non_const_cnt_sh], %r636;
GPGPU-Sim PTX: 477 (potential) branch divergence @  PC=0xbf88 (_1.ptx:7500) @%p329 bra $L_7_250626;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbf90 (_1.ptx:7504) st.shared.s32 [__cuda_local_var_81623_33_non_const_cnt_sh], %r636;
GPGPU-Sim PTX: 478 (potential) branch divergence @  PC=0xbf98 (_1.ptx:7505) bra.uni $Lt_7_342530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbfb0 (_1.ptx:7512) mov.s32 %r644, 0;
GPGPU-Sim PTX: 479 (potential) branch divergence @  PC=0xbfe8 (_1.ptx:7521) @%p330 bra $Lt_7_341250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbff0 (_1.ptx:7524) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z30trim_ungrouped_pnts_indr_arrayiPiPfS_PcS1_S_S_S0_S_iiifib
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z30trim_ungrouped_pnts_indr_arrayiPiPfS_PcS1_S_S_S0_S_iiifib'.
GPGPU-Sim PTX: instruction assembly for function '_Z10QTC_devicePfPcS0_PiS1_S1_S_S1_iiifiiiib'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10QTC_devicePfPcS0_PiS1_S1_S_S1_iiifiiiib'...
GPGPU-Sim PTX: Finding dominators for '_Z10QTC_devicePfPcS0_PiS1_S1_S_S1_iiifiiiib'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10QTC_devicePfPcS0_PiS1_S1_S_S1_iiifiiiib'...
GPGPU-Sim PTX: Finding postdominators for '_Z10QTC_devicePfPcS0_PiS1_S1_S_S1_iiifiiiib'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10QTC_devicePfPcS0_PiS1_S1_S_S1_iiifiiiib'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10QTC_devicePfPcS0_PiS1_S1_S_S1_iiifiiiib'...
GPGPU-Sim PTX: reconvergence points for _Z10QTC_devicePfPcS0_PiS1_S1_S_S1_iiifiiiib...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc060 (_1.ptx:7568) @%p1 bra $Lt_8_328962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x114f0 (_1.ptx:10771) @!%p2 bra $Lt_8_328450;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xc158 (_1.ptx:7604) @%p3 bra $Lt_8_327682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x114b0 (_1.ptx:10761) add.s32 %r10, %r10, %r18;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xc1a0 (_1.ptx:7613) @%p7 bra $Lt_8_247042;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11490 (_1.ptx:10752) setp.le.s32 %p304, %r237, %r19;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xc1a8 (_1.ptx:7615) @!%p4 bra $Lt_8_247298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc228 (_1.ptx:7635) @!%p5 bra $Lt_8_248322;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xc220 (_1.ptx:7633) @%p8 bra $Lt_8_247810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc228 (_1.ptx:7635) @!%p5 bra $Lt_8_248322;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xc228 (_1.ptx:7635) @!%p5 bra $Lt_8_248322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc2b8 (_1.ptx:7657) @!%p2 bra $Lt_8_249346;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xc2b0 (_1.ptx:7655) @%p9 bra $Lt_8_248834;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc2b8 (_1.ptx:7657) @!%p2 bra $Lt_8_249346;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xc2b8 (_1.ptx:7657) @!%p2 bra $Lt_8_249346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc2d8 (_1.ptx:7664) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xc2f0 (_1.ptx:7669) @%p10 bra $Lt_8_329986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc988 (_1.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xc368 (_1.ptx:7686) @%p11 bra $Lt_8_330242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc988 (_1.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xc3b0 (_1.ptx:7697) @%p12 bra $Lt_8_330498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc988 (_1.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xc400 (_1.ptx:7709) @%p13 bra $Lt_8_330754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc988 (_1.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xc450 (_1.ptx:7721) @%p14 bra $Lt_8_331010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc988 (_1.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xc4a0 (_1.ptx:7733) @%p15 bra $Lt_8_331266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc988 (_1.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xc4f0 (_1.ptx:7745) @%p16 bra $Lt_8_331522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc988 (_1.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xc540 (_1.ptx:7757) @%p17 bra $Lt_8_331778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc988 (_1.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xc590 (_1.ptx:7769) @%p18 bra $Lt_8_332034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc988 (_1.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0xc5e0 (_1.ptx:7781) @%p19 bra $Lt_8_332290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc988 (_1.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xc630 (_1.ptx:7793) @%p20 bra $Lt_8_332546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc988 (_1.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc680 (_1.ptx:7805) @%p21 bra $Lt_8_332802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc988 (_1.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc6b8 (_1.ptx:7813) bra.uni $Lt_8_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc988 (_1.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xc720 (_1.ptx:7827) bra.uni $Lt_8_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc988 (_1.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xc780 (_1.ptx:7840) bra.uni $Lt_8_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc988 (_1.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xc7d8 (_1.ptx:7852) bra.uni $Lt_8_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc988 (_1.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xc828 (_1.ptx:7863) bra.uni $Lt_8_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc988 (_1.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xc870 (_1.ptx:7873) bra.uni $Lt_8_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc988 (_1.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xc8b0 (_1.ptx:7882) bra.uni $Lt_8_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc988 (_1.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xc8e8 (_1.ptx:7890) bra.uni $Lt_8_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc988 (_1.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xc918 (_1.ptx:7897) bra.uni $Lt_8_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc988 (_1.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0xc940 (_1.ptx:7903) bra.uni $Lt_8_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc988 (_1.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0xc960 (_1.ptx:7908) bra.uni $Lt_8_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc988 (_1.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0xc978 (_1.ptx:7912) bra.uni $Lt_8_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc988 (_1.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0xc990 (_1.ptx:7919) @!%p6 bra $Lt_8_333058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe160 (_1.ptx:8824) mov.s32 %r237, %r103;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0xca90 (_1.ptx:7953) @%p23 bra $Lt_8_250114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc38 (_1.ptx:8015) mov.u32 %r115, 0;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0xcac0 (_1.ptx:7960) @%p24 bra $L_8_227586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc38 (_1.ptx:8015) mov.u32 %r115, 0;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0xcaf0 (_1.ptx:7966) @%p25 bra $L_8_227330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc38 (_1.ptx:8015) mov.u32 %r115, 0;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0xcb08 (_1.ptx:7970) bra.uni $Lt_8_249858;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc38 (_1.ptx:8015) mov.u32 %r115, 0;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0xcb28 (_1.ptx:7975) @%p26 bra $Lt_8_250626;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcbe8 (_1.ptx:8001) setp.gt.f32 %p27, %f34, %f15;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0xcba8 (_1.ptx:7991) bra.uni $Lt_8_250370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcbe8 (_1.ptx:8001) setp.gt.f32 %p27, %f34, %f15;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0xcc00 (_1.ptx:8004) @!%p28 bra $Lt_8_251138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc38 (_1.ptx:8015) mov.u32 %r115, 0;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0xcc18 (_1.ptx:8007) bra.uni $Lt_8_249858;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc38 (_1.ptx:8015) mov.u32 %r115, 0;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0xcc28 (_1.ptx:8010) bra.uni $Lt_8_249858;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc38 (_1.ptx:8015) mov.u32 %r115, 0;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0xcc48 (_1.ptx:8017) @%p29 bra $Lt_8_252418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcdc8 (_1.ptx:8073) mov.u32 %r124, 0;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0xcc78 (_1.ptx:8024) @%p30 bra $L_8_228098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcdc8 (_1.ptx:8073) mov.u32 %r124, 0;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0xcca8 (_1.ptx:8030) @%p31 bra $L_8_227842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcdc8 (_1.ptx:8073) mov.u32 %r124, 0;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0xccb8 (_1.ptx:8033) bra.uni $Lt_8_252418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcdc8 (_1.ptx:8073) mov.u32 %r124, 0;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0xccd8 (_1.ptx:8038) @%p32 bra $Lt_8_252162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd98 (_1.ptx:8064) setp.gt.f32 %p33, %f52, %f14;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0xcd58 (_1.ptx:8054) bra.uni $Lt_8_251906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd98 (_1.ptx:8064) setp.gt.f32 %p33, %f52, %f14;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0xcdb0 (_1.ptx:8067) @!%p34 bra $Lt_8_252418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcdc8 (_1.ptx:8073) mov.u32 %r124, 0;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0xcdd8 (_1.ptx:8075) @%p35 bra $Lt_8_253954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcf58 (_1.ptx:8131) mov.u32 %r133, 0;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0xce08 (_1.ptx:8082) @%p36 bra $L_8_228610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcf58 (_1.ptx:8131) mov.u32 %r133, 0;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0xce38 (_1.ptx:8088) @%p37 bra $L_8_228354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcf58 (_1.ptx:8131) mov.u32 %r133, 0;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0xce48 (_1.ptx:8091) bra.uni $Lt_8_253954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcf58 (_1.ptx:8131) mov.u32 %r133, 0;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0xce68 (_1.ptx:8096) @%p38 bra $Lt_8_253698;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcf28 (_1.ptx:8122) setp.gt.f32 %p39, %f70, %f13;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0xcee8 (_1.ptx:8112) bra.uni $Lt_8_253442;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcf28 (_1.ptx:8122) setp.gt.f32 %p39, %f70, %f13;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0xcf40 (_1.ptx:8125) @!%p40 bra $Lt_8_253954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcf58 (_1.ptx:8131) mov.u32 %r133, 0;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0xcf68 (_1.ptx:8133) @%p41 bra $Lt_8_255490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd0e8 (_1.ptx:8189) mov.u32 %r142, 0;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0xcf98 (_1.ptx:8140) @%p42 bra $L_8_229122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd0e8 (_1.ptx:8189) mov.u32 %r142, 0;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0xcfc8 (_1.ptx:8146) @%p43 bra $L_8_228866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd0e8 (_1.ptx:8189) mov.u32 %r142, 0;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0xcfd8 (_1.ptx:8149) bra.uni $Lt_8_255490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd0e8 (_1.ptx:8189) mov.u32 %r142, 0;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0xcff8 (_1.ptx:8154) @%p44 bra $Lt_8_255234;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd0b8 (_1.ptx:8180) setp.gt.f32 %p45, %f88, %f12;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0xd078 (_1.ptx:8170) bra.uni $Lt_8_254978;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd0b8 (_1.ptx:8180) setp.gt.f32 %p45, %f88, %f12;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0xd0d0 (_1.ptx:8183) @!%p46 bra $Lt_8_255490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd0e8 (_1.ptx:8189) mov.u32 %r142, 0;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0xd0f8 (_1.ptx:8191) @%p47 bra $Lt_8_257026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd278 (_1.ptx:8247) mov.u32 %r151, 0;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0xd128 (_1.ptx:8198) @%p48 bra $L_8_229634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd278 (_1.ptx:8247) mov.u32 %r151, 0;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0xd158 (_1.ptx:8204) @%p49 bra $L_8_229378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd278 (_1.ptx:8247) mov.u32 %r151, 0;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0xd168 (_1.ptx:8207) bra.uni $Lt_8_257026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd278 (_1.ptx:8247) mov.u32 %r151, 0;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0xd188 (_1.ptx:8212) @%p50 bra $Lt_8_256770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd248 (_1.ptx:8238) setp.gt.f32 %p51, %f106, %f11;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0xd208 (_1.ptx:8228) bra.uni $Lt_8_256514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd248 (_1.ptx:8238) setp.gt.f32 %p51, %f106, %f11;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0xd260 (_1.ptx:8241) @!%p52 bra $Lt_8_257026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd278 (_1.ptx:8247) mov.u32 %r151, 0;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0xd288 (_1.ptx:8249) @%p53 bra $Lt_8_258562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd408 (_1.ptx:8305) mov.u32 %r160, 0;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0xd2b8 (_1.ptx:8256) @%p54 bra $L_8_230146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd408 (_1.ptx:8305) mov.u32 %r160, 0;
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0xd2e8 (_1.ptx:8262) @%p55 bra $L_8_229890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd408 (_1.ptx:8305) mov.u32 %r160, 0;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0xd2f8 (_1.ptx:8265) bra.uni $Lt_8_258562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd408 (_1.ptx:8305) mov.u32 %r160, 0;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0xd318 (_1.ptx:8270) @%p56 bra $Lt_8_258306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd3d8 (_1.ptx:8296) setp.gt.f32 %p57, %f124, %f10;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0xd398 (_1.ptx:8286) bra.uni $Lt_8_258050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd3d8 (_1.ptx:8296) setp.gt.f32 %p57, %f124, %f10;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0xd3f0 (_1.ptx:8299) @!%p58 bra $Lt_8_258562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd408 (_1.ptx:8305) mov.u32 %r160, 0;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0xd418 (_1.ptx:8307) @%p59 bra $Lt_8_260098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd598 (_1.ptx:8363) mov.u32 %r169, 0;
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0xd448 (_1.ptx:8314) @%p60 bra $L_8_230658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd598 (_1.ptx:8363) mov.u32 %r169, 0;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0xd478 (_1.ptx:8320) @%p61 bra $L_8_230402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd598 (_1.ptx:8363) mov.u32 %r169, 0;
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0xd488 (_1.ptx:8323) bra.uni $Lt_8_260098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd598 (_1.ptx:8363) mov.u32 %r169, 0;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0xd4a8 (_1.ptx:8328) @%p62 bra $Lt_8_259842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd568 (_1.ptx:8354) setp.gt.f32 %p63, %f142, %f9;
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0xd528 (_1.ptx:8344) bra.uni $Lt_8_259586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd568 (_1.ptx:8354) setp.gt.f32 %p63, %f142, %f9;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0xd580 (_1.ptx:8357) @!%p64 bra $Lt_8_260098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd598 (_1.ptx:8363) mov.u32 %r169, 0;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0xd5a8 (_1.ptx:8365) @%p65 bra $Lt_8_261634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd728 (_1.ptx:8421) mov.u32 %r178, 0;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0xd5d8 (_1.ptx:8372) @%p66 bra $L_8_231170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd728 (_1.ptx:8421) mov.u32 %r178, 0;
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0xd608 (_1.ptx:8378) @%p67 bra $L_8_230914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd728 (_1.ptx:8421) mov.u32 %r178, 0;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0xd618 (_1.ptx:8381) bra.uni $Lt_8_261634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd728 (_1.ptx:8421) mov.u32 %r178, 0;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0xd638 (_1.ptx:8386) @%p68 bra $Lt_8_261378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd6f8 (_1.ptx:8412) setp.gt.f32 %p69, %f160, %f8;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0xd6b8 (_1.ptx:8402) bra.uni $Lt_8_261122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd6f8 (_1.ptx:8412) setp.gt.f32 %p69, %f160, %f8;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0xd710 (_1.ptx:8415) @!%p70 bra $Lt_8_261634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd728 (_1.ptx:8421) mov.u32 %r178, 0;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0xd738 (_1.ptx:8423) @%p71 bra $Lt_8_263170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd8b8 (_1.ptx:8479) mov.u32 %r187, 0;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0xd768 (_1.ptx:8430) @%p72 bra $L_8_231682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd8b8 (_1.ptx:8479) mov.u32 %r187, 0;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0xd798 (_1.ptx:8436) @%p73 bra $L_8_231426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd8b8 (_1.ptx:8479) mov.u32 %r187, 0;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0xd7a8 (_1.ptx:8439) bra.uni $Lt_8_263170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd8b8 (_1.ptx:8479) mov.u32 %r187, 0;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0xd7c8 (_1.ptx:8444) @%p74 bra $Lt_8_262914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd888 (_1.ptx:8470) setp.gt.f32 %p75, %f178, %f7;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0xd848 (_1.ptx:8460) bra.uni $Lt_8_262658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd888 (_1.ptx:8470) setp.gt.f32 %p75, %f178, %f7;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0xd8a0 (_1.ptx:8473) @!%p76 bra $Lt_8_263170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd8b8 (_1.ptx:8479) mov.u32 %r187, 0;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0xd8c8 (_1.ptx:8481) @%p77 bra $Lt_8_264706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xda48 (_1.ptx:8537) mov.u32 %r196, 0;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0xd8f8 (_1.ptx:8488) @%p78 bra $L_8_232194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xda48 (_1.ptx:8537) mov.u32 %r196, 0;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0xd928 (_1.ptx:8494) @%p79 bra $L_8_231938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xda48 (_1.ptx:8537) mov.u32 %r196, 0;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0xd938 (_1.ptx:8497) bra.uni $Lt_8_264706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xda48 (_1.ptx:8537) mov.u32 %r196, 0;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0xd958 (_1.ptx:8502) @%p80 bra $Lt_8_264450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xda18 (_1.ptx:8528) setp.gt.f32 %p81, %f196, %f6;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0xd9d8 (_1.ptx:8518) bra.uni $Lt_8_264194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xda18 (_1.ptx:8528) setp.gt.f32 %p81, %f196, %f6;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0xda30 (_1.ptx:8531) @!%p82 bra $Lt_8_264706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xda48 (_1.ptx:8537) mov.u32 %r196, 0;
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0xda58 (_1.ptx:8539) @%p83 bra $Lt_8_266242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdbd8 (_1.ptx:8595) mov.u32 %r205, 0;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0xda88 (_1.ptx:8546) @%p84 bra $L_8_232706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdbd8 (_1.ptx:8595) mov.u32 %r205, 0;
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0xdab8 (_1.ptx:8552) @%p85 bra $L_8_232450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdbd8 (_1.ptx:8595) mov.u32 %r205, 0;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0xdac8 (_1.ptx:8555) bra.uni $Lt_8_266242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdbd8 (_1.ptx:8595) mov.u32 %r205, 0;
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0xdae8 (_1.ptx:8560) @%p86 bra $Lt_8_265986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdba8 (_1.ptx:8586) setp.gt.f32 %p87, %f214, %f5;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0xdb68 (_1.ptx:8576) bra.uni $Lt_8_265730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdba8 (_1.ptx:8586) setp.gt.f32 %p87, %f214, %f5;
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0xdbc0 (_1.ptx:8589) @!%p88 bra $Lt_8_266242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdbd8 (_1.ptx:8595) mov.u32 %r205, 0;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0xdbe8 (_1.ptx:8597) @%p89 bra $Lt_8_267778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdd68 (_1.ptx:8653) @!%p22 bra $Lt_8_268290;
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0xdc18 (_1.ptx:8604) @%p90 bra $L_8_233218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdd68 (_1.ptx:8653) @!%p22 bra $Lt_8_268290;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0xdc48 (_1.ptx:8610) @%p91 bra $L_8_232962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdd68 (_1.ptx:8653) @!%p22 bra $Lt_8_268290;
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0xdc58 (_1.ptx:8613) bra.uni $Lt_8_267778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdd68 (_1.ptx:8653) @!%p22 bra $Lt_8_268290;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0xdc78 (_1.ptx:8618) @%p92 bra $Lt_8_267522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdd38 (_1.ptx:8644) setp.gt.f32 %p93, %f232, %f4;
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0xdcf8 (_1.ptx:8634) bra.uni $Lt_8_267266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdd38 (_1.ptx:8644) setp.gt.f32 %p93, %f232, %f4;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0xdd50 (_1.ptx:8647) @!%p94 bra $Lt_8_267778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdd68 (_1.ptx:8653) @!%p22 bra $Lt_8_268290;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0xdd68 (_1.ptx:8653) @!%p22 bra $Lt_8_268290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf90 (_1.ptx:8736) mov.f32 %f253, %f16;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0xddc0 (_1.ptx:8667) @%p95 bra $Lt_8_270594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf78 (_1.ptx:8731) add.s32 %r214, %r214, %r31;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0xddf0 (_1.ptx:8674) @%p96 bra $Lt_8_270594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf78 (_1.ptx:8731) add.s32 %r214, %r214, %r31;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0xde20 (_1.ptx:8680) @%p97 bra $L_8_233474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf78 (_1.ptx:8731) add.s32 %r214, %r214, %r31;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0xde28 (_1.ptx:8681) bra.uni $Lt_8_270594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf78 (_1.ptx:8731) add.s32 %r214, %r214, %r31;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0xde68 (_1.ptx:8690) @%p98 bra $Lt_8_269826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf28 (_1.ptx:8716) setp.lt.f32 %p99, %f233, %f251;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0xdee8 (_1.ptx:8706) bra.uni $Lt_8_269570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf28 (_1.ptx:8716) setp.lt.f32 %p99, %f233, %f251;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0xdf30 (_1.ptx:8717) @!%p99 bra $Lt_8_270338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf58 (_1.ptx:8724) setp.gt.f32 %p100, %f16, %f252;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0xdf48 (_1.ptx:8720) bra.uni $Lt_8_270082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf58 (_1.ptx:8724) setp.gt.f32 %p100, %f16, %f252;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0xdf60 (_1.ptx:8725) @!%p100 bra $Lt_8_270594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf78 (_1.ptx:8731) add.s32 %r214, %r214, %r31;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0xdf88 (_1.ptx:8733) @%p101 bra $Lt_8_268802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf90 (_1.ptx:8736) mov.f32 %f253, %f16;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0xdfb0 (_1.ptx:8743) @!%p2 bra $Lt_8_272898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe0b0 (_1.ptx:8789) bar.sync 0;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0xdfc8 (_1.ptx:8746) @%p102 bra $Lt_8_271874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe090 (_1.ptx:8781) setp.gt.f32 %p107, %f253, %f2;
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0xe008 (_1.ptx:8757) @%p103 bra $Lt_8_337154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe070 (_1.ptx:8776) add.s32 %r228, %r228, 1;
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0xe018 (_1.ptx:8759) @!%p104 bra $Lt_8_337410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe070 (_1.ptx:8776) add.s32 %r228, %r228, 1;
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0xe040 (_1.ptx:8764) @%p105 bra $Lt_8_337410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe070 (_1.ptx:8776) add.s32 %r228, %r228, 1;
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0xe048 (_1.ptx:8765) bra.uni $L_8_234242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe060 (_1.ptx:8771) mov.f32 %f253, %f254;
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0xe088 (_1.ptx:8779) @%p106 bra $Lt_8_272386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe090 (_1.ptx:8781) setp.gt.f32 %p107, %f253, %f2;
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0xe098 (_1.ptx:8782) @!%p107 bra $Lt_8_272898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe0b0 (_1.ptx:8789) bar.sync 0;
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0xe0d0 (_1.ptx:8794) @%p108 bra $Lt_8_273666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe120 (_1.ptx:8812) bar.sync 0;
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0xe0d8 (_1.ptx:8795) @!%p2 bra $Lt_8_273922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe100 (_1.ptx:8803) mov.s32 %r38, %r233;
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0xe110 (_1.ptx:8806) bra.uni $Lt_8_273410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe120 (_1.ptx:8812) bar.sync 0;
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0xe130 (_1.ptx:8815) @%p109 bra $L_8_226562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe160 (_1.ptx:8824) mov.s32 %r237, %r103;
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0xe148 (_1.ptx:8818) @%p110 bra $L_8_226306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe160 (_1.ptx:8824) mov.s32 %r237, %r103;
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0xe150 (_1.ptx:8819) bra.uni $L_8_226562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe160 (_1.ptx:8824) mov.s32 %r237, %r103;
GPGPU-Sim PTX: 145 (potential) branch divergence @  PC=0xe168 (_1.ptx:8825) bra.uni $Lt_8_246786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11490 (_1.ptx:10752) setp.le.s32 %p304, %r237, %r19;
GPGPU-Sim PTX: 146 (potential) branch divergence @  PC=0xe170 (_1.ptx:8828) @!%p4 bra $Lt_8_274434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe1f0 (_1.ptx:8848) @!%p5 bra $Lt_8_275458;
GPGPU-Sim PTX: 147 (potential) branch divergence @  PC=0xe1e8 (_1.ptx:8846) @%p111 bra $Lt_8_274946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe1f0 (_1.ptx:8848) @!%p5 bra $Lt_8_275458;
GPGPU-Sim PTX: 148 (potential) branch divergence @  PC=0xe1f0 (_1.ptx:8848) @!%p5 bra $Lt_8_275458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe280 (_1.ptx:8870) @!%p2 bra $Lt_8_276482;
GPGPU-Sim PTX: 149 (potential) branch divergence @  PC=0xe278 (_1.ptx:8868) @%p112 bra $Lt_8_275970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe280 (_1.ptx:8870) @!%p2 bra $Lt_8_276482;
GPGPU-Sim PTX: 150 (potential) branch divergence @  PC=0xe280 (_1.ptx:8870) @!%p2 bra $Lt_8_276482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe2a0 (_1.ptx:8877) bar.sync 0;
GPGPU-Sim PTX: 151 (potential) branch divergence @  PC=0xe2b8 (_1.ptx:8882) @%p113 bra $Lt_8_338690;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (_1.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 152 (potential) branch divergence @  PC=0xe308 (_1.ptx:8892) @%p114 bra $Lt_8_338946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (_1.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 153 (potential) branch divergence @  PC=0xe348 (_1.ptx:8901) @%p115 bra $Lt_8_339202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (_1.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 154 (potential) branch divergence @  PC=0xe388 (_1.ptx:8909) @%p116 bra $Lt_8_339458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (_1.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 155 (potential) branch divergence @  PC=0xe3a8 (_1.ptx:8914) @%p117 bra $Lt_8_339714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (_1.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 156 (potential) branch divergence @  PC=0xe3e8 (_1.ptx:8922) @%p118 bra $Lt_8_339970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (_1.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 157 (potential) branch divergence @  PC=0xe408 (_1.ptx:8927) @%p119 bra $Lt_8_340226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (_1.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 158 (potential) branch divergence @  PC=0xe448 (_1.ptx:8935) @%p120 bra $Lt_8_340482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (_1.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 159 (potential) branch divergence @  PC=0xe468 (_1.ptx:8940) @%p121 bra $Lt_8_340738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (_1.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 160 (potential) branch divergence @  PC=0xe4a8 (_1.ptx:8948) @%p122 bra $Lt_8_340994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (_1.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 161 (potential) branch divergence @  PC=0xe4c8 (_1.ptx:8953) @%p123 bra $Lt_8_341250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (_1.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 162 (potential) branch divergence @  PC=0xe508 (_1.ptx:8961) @%p124 bra $Lt_8_341506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (_1.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 163 (potential) branch divergence @  PC=0xe528 (_1.ptx:8966) @%p125 bra $Lt_8_341762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (_1.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 164 (potential) branch divergence @  PC=0xe568 (_1.ptx:8974) @%p126 bra $Lt_8_342018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (_1.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 165 (potential) branch divergence @  PC=0xe588 (_1.ptx:8979) @%p127 bra $Lt_8_342274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (_1.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 166 (potential) branch divergence @  PC=0xe5c8 (_1.ptx:8987) @%p128 bra $Lt_8_342530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (_1.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 167 (potential) branch divergence @  PC=0xe5e8 (_1.ptx:8992) @%p129 bra $Lt_8_342786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (_1.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 168 (potential) branch divergence @  PC=0xe628 (_1.ptx:9000) @%p130 bra $Lt_8_343042;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (_1.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 169 (potential) branch divergence @  PC=0xe648 (_1.ptx:9005) @%p131 bra $Lt_8_343298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (_1.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 170 (potential) branch divergence @  PC=0xe688 (_1.ptx:9013) @%p132 bra $Lt_8_343554;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (_1.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 171 (potential) branch divergence @  PC=0xe6a8 (_1.ptx:9018) @%p133 bra $Lt_8_343810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (_1.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 172 (potential) branch divergence @  PC=0xe6e8 (_1.ptx:9026) @%p134 bra $Lt_8_344066;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (_1.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 173 (potential) branch divergence @  PC=0xe708 (_1.ptx:9031) @%p135 bra $Lt_8_344322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (_1.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 174 (potential) branch divergence @  PC=0xe738 (_1.ptx:9037) bra.uni $Lt_8_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (_1.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 175 (potential) branch divergence @  PC=0xe7a0 (_1.ptx:9051) bra.uni $Lt_8_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (_1.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 176 (potential) branch divergence @  PC=0xe800 (_1.ptx:9064) bra.uni $Lt_8_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (_1.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 177 (potential) branch divergence @  PC=0xe860 (_1.ptx:9077) bra.uni $Lt_8_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (_1.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 178 (potential) branch divergence @  PC=0xe8b8 (_1.ptx:9089) bra.uni $Lt_8_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (_1.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 179 (potential) branch divergence @  PC=0xe910 (_1.ptx:9101) bra.uni $Lt_8_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (_1.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 180 (potential) branch divergence @  PC=0xe960 (_1.ptx:9112) bra.uni $Lt_8_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (_1.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 181 (potential) branch divergence @  PC=0xe9b0 (_1.ptx:9123) bra.uni $Lt_8_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (_1.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 182 (potential) branch divergence @  PC=0xe9f8 (_1.ptx:9133) bra.uni $Lt_8_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (_1.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 183 (potential) branch divergence @  PC=0xea40 (_1.ptx:9143) bra.uni $Lt_8_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (_1.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 184 (potential) branch divergence @  PC=0xea80 (_1.ptx:9152) bra.uni $Lt_8_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (_1.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 185 (potential) branch divergence @  PC=0xeac0 (_1.ptx:9161) bra.uni $Lt_8_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (_1.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 186 (potential) branch divergence @  PC=0xeaf8 (_1.ptx:9169) bra.uni $Lt_8_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (_1.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 187 (potential) branch divergence @  PC=0xeb30 (_1.ptx:9177) bra.uni $Lt_8_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (_1.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 188 (potential) branch divergence @  PC=0xeb60 (_1.ptx:9184) bra.uni $Lt_8_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (_1.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 189 (potential) branch divergence @  PC=0xeb90 (_1.ptx:9191) bra.uni $Lt_8_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (_1.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 190 (potential) branch divergence @  PC=0xebb8 (_1.ptx:9197) bra.uni $Lt_8_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (_1.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 191 (potential) branch divergence @  PC=0xebe0 (_1.ptx:9203) bra.uni $Lt_8_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (_1.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 192 (potential) branch divergence @  PC=0xec00 (_1.ptx:9208) bra.uni $Lt_8_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (_1.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 193 (potential) branch divergence @  PC=0xec20 (_1.ptx:9213) bra.uni $Lt_8_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (_1.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 194 (potential) branch divergence @  PC=0xec38 (_1.ptx:9217) bra.uni $Lt_8_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (_1.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 195 (potential) branch divergence @  PC=0xec50 (_1.ptx:9221) bra.uni $Lt_8_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (_1.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 196 (potential) branch divergence @  PC=0xec60 (_1.ptx:9224) bra.uni $Lt_8_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (_1.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 197 (potential) branch divergence @  PC=0xec78 (_1.ptx:9231) @!%p6 bra $Lt_8_344578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11488 (_1.ptx:10750) mov.s32 %r237, %r300;
GPGPU-Sim PTX: 198 (potential) branch divergence @  PC=0xed20 (_1.ptx:9255) @%p137 bra $Lt_8_344834;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f70 (_1.ptx:10536) bar.sync 0;
GPGPU-Sim PTX: 199 (potential) branch divergence @  PC=0xed30 (_1.ptx:9257) @%p138 bra $Lt_8_345090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf018 (_1.ptx:9367) mov.u32 %r325, 0;
GPGPU-Sim PTX: 200 (potential) branch divergence @  PC=0xed50 (_1.ptx:9261) @%p139 bra $Lt_8_345346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf018 (_1.ptx:9367) mov.u32 %r325, 0;
GPGPU-Sim PTX: 201 (potential) branch divergence @  PC=0xed80 (_1.ptx:9267) @%p140 bra $Lt_8_345346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf018 (_1.ptx:9367) mov.u32 %r325, 0;
GPGPU-Sim PTX: 202 (potential) branch divergence @  PC=0xedb0 (_1.ptx:9273) @%p141 bra $L_8_235522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf018 (_1.ptx:9367) mov.u32 %r325, 0;
GPGPU-Sim PTX: 203 (potential) branch divergence @  PC=0xedd0 (_1.ptx:9279) bra.uni $Lt_8_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf018 (_1.ptx:9367) mov.u32 %r325, 0;
GPGPU-Sim PTX: 204 (potential) branch divergence @  PC=0xedf8 (_1.ptx:9285) @%p142 bra $Lt_8_276994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xefa0 (_1.ptx:9346) setp.lt.f32 %p147, %f259, %f261;
GPGPU-Sim PTX: 205 (potential) branch divergence @  PC=0xee90 (_1.ptx:9306) @%p143 bra $Lt_8_277762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xefa0 (_1.ptx:9346) setp.lt.f32 %p147, %f259, %f261;
GPGPU-Sim PTX: 206 (potential) branch divergence @  PC=0xeea0 (_1.ptx:9308) bra.uni $Lt_8_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xefa0 (_1.ptx:9346) setp.lt.f32 %p147, %f259, %f261;
GPGPU-Sim PTX: 207 (potential) branch divergence @  PC=0xeeb0 (_1.ptx:9311) @%p144 bra $Lt_8_278274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xefa0 (_1.ptx:9346) setp.lt.f32 %p147, %f259, %f261;
GPGPU-Sim PTX: 208 (potential) branch divergence @  PC=0xeed0 (_1.ptx:9315) @%p145 bra $Lt_8_279042;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xef70 (_1.ptx:9337) mov.s32 %r307, 0;
GPGPU-Sim PTX: 209 (potential) branch divergence @  PC=0xef50 (_1.ptx:9331) bra.uni $Lt_8_278786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xef70 (_1.ptx:9337) mov.s32 %r307, 0;
GPGPU-Sim PTX: 210 (potential) branch divergence @  PC=0xef78 (_1.ptx:9338) bra.uni $Lt_8_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xefa0 (_1.ptx:9346) setp.lt.f32 %p147, %f259, %f261;
GPGPU-Sim PTX: 211 (potential) branch divergence @  PC=0xef90 (_1.ptx:9342) @%p146 bra $Lt_8_277506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xefa0 (_1.ptx:9346) setp.lt.f32 %p147, %f259, %f261;
GPGPU-Sim PTX: 212 (potential) branch divergence @  PC=0xefa8 (_1.ptx:9347) @!%p147 bra $Lt_8_279810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xefd0 (_1.ptx:9354) setp.gt.f32 %p148, %f257, %f279;
GPGPU-Sim PTX: 213 (potential) branch divergence @  PC=0xefc0 (_1.ptx:9350) bra.uni $Lt_8_279554;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xefd0 (_1.ptx:9354) setp.gt.f32 %p148, %f257, %f279;
GPGPU-Sim PTX: 214 (potential) branch divergence @  PC=0xefd8 (_1.ptx:9355) @!%p148 bra $Lt_8_280322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf018 (_1.ptx:9367) mov.u32 %r325, 0;
GPGPU-Sim PTX: 215 (potential) branch divergence @  PC=0xeff0 (_1.ptx:9358) bra.uni $Lt_8_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf018 (_1.ptx:9367) mov.u32 %r325, 0;
GPGPU-Sim PTX: 216 (potential) branch divergence @  PC=0xf000 (_1.ptx:9361) bra.uni $Lt_8_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf018 (_1.ptx:9367) mov.u32 %r325, 0;
GPGPU-Sim PTX: 217 (potential) branch divergence @  PC=0xf028 (_1.ptx:9369) @%p149 bra $Lt_8_357634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f70 (_1.ptx:10536) bar.sync 0;
GPGPU-Sim PTX: 218 (potential) branch divergence @  PC=0xf038 (_1.ptx:9371) @%p150 bra $Lt_8_283650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf2e8 (_1.ptx:9472) mov.u32 %r345, 0;
GPGPU-Sim PTX: 219 (potential) branch divergence @  PC=0xf070 (_1.ptx:9378) @%p151 bra $Lt_8_346626;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf2e8 (_1.ptx:9472) mov.u32 %r345, 0;
GPGPU-Sim PTX: 220 (potential) branch divergence @  PC=0xf0a0 (_1.ptx:9384) @%p152 bra $Lt_8_346626;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf2e8 (_1.ptx:9472) mov.u32 %r345, 0;
GPGPU-Sim PTX: 221 (potential) branch divergence @  PC=0xf0d0 (_1.ptx:9390) @%p153 bra $L_8_236290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf2e8 (_1.ptx:9472) mov.u32 %r345, 0;
GPGPU-Sim PTX: 222 (potential) branch divergence @  PC=0xf0e0 (_1.ptx:9394) bra.uni $Lt_8_283650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf2e8 (_1.ptx:9472) mov.u32 %r345, 0;
GPGPU-Sim PTX: 223 (potential) branch divergence @  PC=0xf108 (_1.ptx:9400) @%p154 bra $Lt_8_280578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf298 (_1.ptx:9457) setp.gt.f32 %p159, %f261, %f280;
GPGPU-Sim PTX: 224 (potential) branch divergence @  PC=0xf198 (_1.ptx:9420) @%p155 bra $Lt_8_281346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf298 (_1.ptx:9457) setp.gt.f32 %p159, %f261, %f280;
GPGPU-Sim PTX: 225 (potential) branch divergence @  PC=0xf1a8 (_1.ptx:9422) bra.uni $Lt_8_280578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf298 (_1.ptx:9457) setp.gt.f32 %p159, %f261, %f280;
GPGPU-Sim PTX: 226 (potential) branch divergence @  PC=0xf1b8 (_1.ptx:9425) @%p156 bra $Lt_8_281858;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf298 (_1.ptx:9457) setp.gt.f32 %p159, %f261, %f280;
GPGPU-Sim PTX: 227 (potential) branch divergence @  PC=0xf1d8 (_1.ptx:9429) @%p157 bra $Lt_8_282626;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf298 (_1.ptx:9457) setp.gt.f32 %p159, %f261, %f280;
GPGPU-Sim PTX: 228 (potential) branch divergence @  PC=0xf258 (_1.ptx:9445) bra.uni $Lt_8_280578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf298 (_1.ptx:9457) setp.gt.f32 %p159, %f261, %f280;
GPGPU-Sim PTX: 229 (potential) branch divergence @  PC=0xf278 (_1.ptx:9450) bra.uni $Lt_8_280578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf298 (_1.ptx:9457) setp.gt.f32 %p159, %f261, %f280;
GPGPU-Sim PTX: 230 (potential) branch divergence @  PC=0xf290 (_1.ptx:9454) @%p158 bra $Lt_8_281090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf298 (_1.ptx:9457) setp.gt.f32 %p159, %f261, %f280;
GPGPU-Sim PTX: 231 (potential) branch divergence @  PC=0xf2a0 (_1.ptx:9458) @!%p159 bra $Lt_8_283394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf2c8 (_1.ptx:9465) setp.gt.f32 %p160, %f258, %f279;
GPGPU-Sim PTX: 232 (potential) branch divergence @  PC=0xf2b8 (_1.ptx:9461) bra.uni $Lt_8_283138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf2c8 (_1.ptx:9465) setp.gt.f32 %p160, %f258, %f279;
GPGPU-Sim PTX: 233 (potential) branch divergence @  PC=0xf2d0 (_1.ptx:9466) @!%p160 bra $Lt_8_283650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf2e8 (_1.ptx:9472) mov.u32 %r345, 0;
GPGPU-Sim PTX: 234 (potential) branch divergence @  PC=0xf2f8 (_1.ptx:9474) @%p161 bra $Lt_8_357634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f70 (_1.ptx:10536) bar.sync 0;
GPGPU-Sim PTX: 235 (potential) branch divergence @  PC=0xf308 (_1.ptx:9476) @%p162 bra $Lt_8_287234;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf5c0 (_1.ptx:9578) mov.u32 %r366, 0;
GPGPU-Sim PTX: 236 (potential) branch divergence @  PC=0xf348 (_1.ptx:9484) @%p163 bra $Lt_8_347906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf5c0 (_1.ptx:9578) mov.u32 %r366, 0;
GPGPU-Sim PTX: 237 (potential) branch divergence @  PC=0xf378 (_1.ptx:9490) @%p164 bra $Lt_8_347906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf5c0 (_1.ptx:9578) mov.u32 %r366, 0;
GPGPU-Sim PTX: 238 (potential) branch divergence @  PC=0xf3a8 (_1.ptx:9496) @%p165 bra $L_8_237058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf5c0 (_1.ptx:9578) mov.u32 %r366, 0;
GPGPU-Sim PTX: 239 (potential) branch divergence @  PC=0xf3b8 (_1.ptx:9500) bra.uni $Lt_8_287234;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf5c0 (_1.ptx:9578) mov.u32 %r366, 0;
GPGPU-Sim PTX: 240 (potential) branch divergence @  PC=0xf3e0 (_1.ptx:9506) @%p166 bra $Lt_8_284162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf570 (_1.ptx:9563) setp.gt.f32 %p171, %f261, %f299;
GPGPU-Sim PTX: 241 (potential) branch divergence @  PC=0xf470 (_1.ptx:9526) @%p167 bra $Lt_8_284930;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf570 (_1.ptx:9563) setp.gt.f32 %p171, %f261, %f299;
GPGPU-Sim PTX: 242 (potential) branch divergence @  PC=0xf480 (_1.ptx:9528) bra.uni $Lt_8_284162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf570 (_1.ptx:9563) setp.gt.f32 %p171, %f261, %f299;
GPGPU-Sim PTX: 243 (potential) branch divergence @  PC=0xf490 (_1.ptx:9531) @%p168 bra $Lt_8_285442;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf570 (_1.ptx:9563) setp.gt.f32 %p171, %f261, %f299;
GPGPU-Sim PTX: 244 (potential) branch divergence @  PC=0xf4b0 (_1.ptx:9535) @%p169 bra $Lt_8_286210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf570 (_1.ptx:9563) setp.gt.f32 %p171, %f261, %f299;
GPGPU-Sim PTX: 245 (potential) branch divergence @  PC=0xf530 (_1.ptx:9551) bra.uni $Lt_8_284162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf570 (_1.ptx:9563) setp.gt.f32 %p171, %f261, %f299;
GPGPU-Sim PTX: 246 (potential) branch divergence @  PC=0xf550 (_1.ptx:9556) bra.uni $Lt_8_284162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf570 (_1.ptx:9563) setp.gt.f32 %p171, %f261, %f299;
GPGPU-Sim PTX: 247 (potential) branch divergence @  PC=0xf568 (_1.ptx:9560) @%p170 bra $Lt_8_284674;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf570 (_1.ptx:9563) setp.gt.f32 %p171, %f261, %f299;
GPGPU-Sim PTX: 248 (potential) branch divergence @  PC=0xf578 (_1.ptx:9564) @!%p171 bra $Lt_8_286978;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf5a0 (_1.ptx:9571) setp.gt.f32 %p172, %f258, %f279;
GPGPU-Sim PTX: 249 (potential) branch divergence @  PC=0xf590 (_1.ptx:9567) bra.uni $Lt_8_286722;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf5a0 (_1.ptx:9571) setp.gt.f32 %p172, %f258, %f279;
GPGPU-Sim PTX: 250 (potential) branch divergence @  PC=0xf5a8 (_1.ptx:9572) @!%p172 bra $Lt_8_287234;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf5c0 (_1.ptx:9578) mov.u32 %r366, 0;
GPGPU-Sim PTX: 251 (potential) branch divergence @  PC=0xf5d0 (_1.ptx:9580) @%p173 bra $Lt_8_357634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f70 (_1.ptx:10536) bar.sync 0;
GPGPU-Sim PTX: 252 (potential) branch divergence @  PC=0xf5e0 (_1.ptx:9582) @%p174 bra $Lt_8_290818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf898 (_1.ptx:9684) mov.u32 %r387, 0;
GPGPU-Sim PTX: 253 (potential) branch divergence @  PC=0xf620 (_1.ptx:9590) @%p175 bra $Lt_8_349186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf898 (_1.ptx:9684) mov.u32 %r387, 0;
GPGPU-Sim PTX: 254 (potential) branch divergence @  PC=0xf650 (_1.ptx:9596) @%p176 bra $Lt_8_349186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf898 (_1.ptx:9684) mov.u32 %r387, 0;
GPGPU-Sim PTX: 255 (potential) branch divergence @  PC=0xf680 (_1.ptx:9602) @%p177 bra $L_8_237826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf898 (_1.ptx:9684) mov.u32 %r387, 0;
GPGPU-Sim PTX: 256 (potential) branch divergence @  PC=0xf690 (_1.ptx:9606) bra.uni $Lt_8_290818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf898 (_1.ptx:9684) mov.u32 %r387, 0;
GPGPU-Sim PTX: 257 (potential) branch divergence @  PC=0xf6b8 (_1.ptx:9612) @%p178 bra $Lt_8_287746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf848 (_1.ptx:9669) setp.gt.f32 %p183, %f261, %f318;
GPGPU-Sim PTX: 258 (potential) branch divergence @  PC=0xf748 (_1.ptx:9632) @%p179 bra $Lt_8_288514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf848 (_1.ptx:9669) setp.gt.f32 %p183, %f261, %f318;
GPGPU-Sim PTX: 259 (potential) branch divergence @  PC=0xf758 (_1.ptx:9634) bra.uni $Lt_8_287746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf848 (_1.ptx:9669) setp.gt.f32 %p183, %f261, %f318;
GPGPU-Sim PTX: 260 (potential) branch divergence @  PC=0xf768 (_1.ptx:9637) @%p180 bra $Lt_8_289026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf848 (_1.ptx:9669) setp.gt.f32 %p183, %f261, %f318;
GPGPU-Sim PTX: 261 (potential) branch divergence @  PC=0xf788 (_1.ptx:9641) @%p181 bra $Lt_8_289794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf848 (_1.ptx:9669) setp.gt.f32 %p183, %f261, %f318;
GPGPU-Sim PTX: 262 (potential) branch divergence @  PC=0xf808 (_1.ptx:9657) bra.uni $Lt_8_287746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf848 (_1.ptx:9669) setp.gt.f32 %p183, %f261, %f318;
GPGPU-Sim PTX: 263 (potential) branch divergence @  PC=0xf828 (_1.ptx:9662) bra.uni $Lt_8_287746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf848 (_1.ptx:9669) setp.gt.f32 %p183, %f261, %f318;
GPGPU-Sim PTX: 264 (potential) branch divergence @  PC=0xf840 (_1.ptx:9666) @%p182 bra $Lt_8_288258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf848 (_1.ptx:9669) setp.gt.f32 %p183, %f261, %f318;
GPGPU-Sim PTX: 265 (potential) branch divergence @  PC=0xf850 (_1.ptx:9670) @!%p183 bra $Lt_8_290562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf878 (_1.ptx:9677) setp.gt.f32 %p184, %f258, %f279;
GPGPU-Sim PTX: 266 (potential) branch divergence @  PC=0xf868 (_1.ptx:9673) bra.uni $Lt_8_290306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf878 (_1.ptx:9677) setp.gt.f32 %p184, %f258, %f279;
GPGPU-Sim PTX: 267 (potential) branch divergence @  PC=0xf880 (_1.ptx:9678) @!%p184 bra $Lt_8_290818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf898 (_1.ptx:9684) mov.u32 %r387, 0;
GPGPU-Sim PTX: 268 (potential) branch divergence @  PC=0xf8a8 (_1.ptx:9686) @%p185 bra $Lt_8_357634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f70 (_1.ptx:10536) bar.sync 0;
GPGPU-Sim PTX: 269 (potential) branch divergence @  PC=0xf8b8 (_1.ptx:9688) @%p186 bra $Lt_8_294402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfb70 (_1.ptx:9790) mov.u32 %r408, 0;
GPGPU-Sim PTX: 270 (potential) branch divergence @  PC=0xf8f8 (_1.ptx:9696) @%p187 bra $Lt_8_350466;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfb70 (_1.ptx:9790) mov.u32 %r408, 0;
GPGPU-Sim PTX: 271 (potential) branch divergence @  PC=0xf928 (_1.ptx:9702) @%p188 bra $Lt_8_350466;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfb70 (_1.ptx:9790) mov.u32 %r408, 0;
GPGPU-Sim PTX: 272 (potential) branch divergence @  PC=0xf958 (_1.ptx:9708) @%p189 bra $L_8_238594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfb70 (_1.ptx:9790) mov.u32 %r408, 0;
GPGPU-Sim PTX: 273 (potential) branch divergence @  PC=0xf968 (_1.ptx:9712) bra.uni $Lt_8_294402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfb70 (_1.ptx:9790) mov.u32 %r408, 0;
GPGPU-Sim PTX: 274 (potential) branch divergence @  PC=0xf990 (_1.ptx:9718) @%p190 bra $Lt_8_291330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfb20 (_1.ptx:9775) setp.gt.f32 %p195, %f261, %f337;
GPGPU-Sim PTX: 275 (potential) branch divergence @  PC=0xfa20 (_1.ptx:9738) @%p191 bra $Lt_8_292098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfb20 (_1.ptx:9775) setp.gt.f32 %p195, %f261, %f337;
GPGPU-Sim PTX: 276 (potential) branch divergence @  PC=0xfa30 (_1.ptx:9740) bra.uni $Lt_8_291330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfb20 (_1.ptx:9775) setp.gt.f32 %p195, %f261, %f337;
GPGPU-Sim PTX: 277 (potential) branch divergence @  PC=0xfa40 (_1.ptx:9743) @%p192 bra $Lt_8_292610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfb20 (_1.ptx:9775) setp.gt.f32 %p195, %f261, %f337;
GPGPU-Sim PTX: 278 (potential) branch divergence @  PC=0xfa60 (_1.ptx:9747) @%p193 bra $Lt_8_293378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfb20 (_1.ptx:9775) setp.gt.f32 %p195, %f261, %f337;
GPGPU-Sim PTX: 279 (potential) branch divergence @  PC=0xfae0 (_1.ptx:9763) bra.uni $Lt_8_291330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfb20 (_1.ptx:9775) setp.gt.f32 %p195, %f261, %f337;
GPGPU-Sim PTX: 280 (potential) branch divergence @  PC=0xfb00 (_1.ptx:9768) bra.uni $Lt_8_291330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfb20 (_1.ptx:9775) setp.gt.f32 %p195, %f261, %f337;
GPGPU-Sim PTX: 281 (potential) branch divergence @  PC=0xfb18 (_1.ptx:9772) @%p194 bra $Lt_8_291842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfb20 (_1.ptx:9775) setp.gt.f32 %p195, %f261, %f337;
GPGPU-Sim PTX: 282 (potential) branch divergence @  PC=0xfb28 (_1.ptx:9776) @!%p195 bra $Lt_8_294146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfb50 (_1.ptx:9783) setp.gt.f32 %p196, %f258, %f279;
GPGPU-Sim PTX: 283 (potential) branch divergence @  PC=0xfb40 (_1.ptx:9779) bra.uni $Lt_8_293890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfb50 (_1.ptx:9783) setp.gt.f32 %p196, %f258, %f279;
GPGPU-Sim PTX: 284 (potential) branch divergence @  PC=0xfb58 (_1.ptx:9784) @!%p196 bra $Lt_8_294402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfb70 (_1.ptx:9790) mov.u32 %r408, 0;
GPGPU-Sim PTX: 285 (potential) branch divergence @  PC=0xfb80 (_1.ptx:9792) @%p197 bra $Lt_8_357634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f70 (_1.ptx:10536) bar.sync 0;
GPGPU-Sim PTX: 286 (potential) branch divergence @  PC=0xfb90 (_1.ptx:9794) @%p198 bra $Lt_8_297986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe48 (_1.ptx:9896) mov.u32 %r429, 0;
GPGPU-Sim PTX: 287 (potential) branch divergence @  PC=0xfbd0 (_1.ptx:9802) @%p199 bra $Lt_8_351746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe48 (_1.ptx:9896) mov.u32 %r429, 0;
GPGPU-Sim PTX: 288 (potential) branch divergence @  PC=0xfc00 (_1.ptx:9808) @%p200 bra $Lt_8_351746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe48 (_1.ptx:9896) mov.u32 %r429, 0;
GPGPU-Sim PTX: 289 (potential) branch divergence @  PC=0xfc30 (_1.ptx:9814) @%p201 bra $L_8_239362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe48 (_1.ptx:9896) mov.u32 %r429, 0;
GPGPU-Sim PTX: 290 (potential) branch divergence @  PC=0xfc40 (_1.ptx:9818) bra.uni $Lt_8_297986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe48 (_1.ptx:9896) mov.u32 %r429, 0;
GPGPU-Sim PTX: 291 (potential) branch divergence @  PC=0xfc68 (_1.ptx:9824) @%p202 bra $Lt_8_294914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfdf8 (_1.ptx:9881) setp.gt.f32 %p207, %f261, %f356;
GPGPU-Sim PTX: 292 (potential) branch divergence @  PC=0xfcf8 (_1.ptx:9844) @%p203 bra $Lt_8_295682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfdf8 (_1.ptx:9881) setp.gt.f32 %p207, %f261, %f356;
GPGPU-Sim PTX: 293 (potential) branch divergence @  PC=0xfd08 (_1.ptx:9846) bra.uni $Lt_8_294914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfdf8 (_1.ptx:9881) setp.gt.f32 %p207, %f261, %f356;
GPGPU-Sim PTX: 294 (potential) branch divergence @  PC=0xfd18 (_1.ptx:9849) @%p204 bra $Lt_8_296194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfdf8 (_1.ptx:9881) setp.gt.f32 %p207, %f261, %f356;
GPGPU-Sim PTX: 295 (potential) branch divergence @  PC=0xfd38 (_1.ptx:9853) @%p205 bra $Lt_8_296962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfdf8 (_1.ptx:9881) setp.gt.f32 %p207, %f261, %f356;
GPGPU-Sim PTX: 296 (potential) branch divergence @  PC=0xfdb8 (_1.ptx:9869) bra.uni $Lt_8_294914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfdf8 (_1.ptx:9881) setp.gt.f32 %p207, %f261, %f356;
GPGPU-Sim PTX: 297 (potential) branch divergence @  PC=0xfdd8 (_1.ptx:9874) bra.uni $Lt_8_294914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfdf8 (_1.ptx:9881) setp.gt.f32 %p207, %f261, %f356;
GPGPU-Sim PTX: 298 (potential) branch divergence @  PC=0xfdf0 (_1.ptx:9878) @%p206 bra $Lt_8_295426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfdf8 (_1.ptx:9881) setp.gt.f32 %p207, %f261, %f356;
GPGPU-Sim PTX: 299 (potential) branch divergence @  PC=0xfe00 (_1.ptx:9882) @!%p207 bra $Lt_8_297730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe28 (_1.ptx:9889) setp.gt.f32 %p208, %f258, %f279;
GPGPU-Sim PTX: 300 (potential) branch divergence @  PC=0xfe18 (_1.ptx:9885) bra.uni $Lt_8_297474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe28 (_1.ptx:9889) setp.gt.f32 %p208, %f258, %f279;
GPGPU-Sim PTX: 301 (potential) branch divergence @  PC=0xfe30 (_1.ptx:9890) @!%p208 bra $Lt_8_297986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe48 (_1.ptx:9896) mov.u32 %r429, 0;
GPGPU-Sim PTX: 302 (potential) branch divergence @  PC=0xfe58 (_1.ptx:9898) @%p209 bra $Lt_8_357634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f70 (_1.ptx:10536) bar.sync 0;
GPGPU-Sim PTX: 303 (potential) branch divergence @  PC=0xfe68 (_1.ptx:9900) @%p210 bra $Lt_8_301570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10120 (_1.ptx:10002) mov.u32 %r450, 0;
GPGPU-Sim PTX: 304 (potential) branch divergence @  PC=0xfea8 (_1.ptx:9908) @%p211 bra $Lt_8_353026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10120 (_1.ptx:10002) mov.u32 %r450, 0;
GPGPU-Sim PTX: 305 (potential) branch divergence @  PC=0xfed8 (_1.ptx:9914) @%p212 bra $Lt_8_353026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10120 (_1.ptx:10002) mov.u32 %r450, 0;
GPGPU-Sim PTX: 306 (potential) branch divergence @  PC=0xff08 (_1.ptx:9920) @%p213 bra $L_8_240130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10120 (_1.ptx:10002) mov.u32 %r450, 0;
GPGPU-Sim PTX: 307 (potential) branch divergence @  PC=0xff18 (_1.ptx:9924) bra.uni $Lt_8_301570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10120 (_1.ptx:10002) mov.u32 %r450, 0;
GPGPU-Sim PTX: 308 (potential) branch divergence @  PC=0xff40 (_1.ptx:9930) @%p214 bra $Lt_8_298498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100d0 (_1.ptx:9987) setp.gt.f32 %p219, %f261, %f375;
GPGPU-Sim PTX: 309 (potential) branch divergence @  PC=0xffd0 (_1.ptx:9950) @%p215 bra $Lt_8_299266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100d0 (_1.ptx:9987) setp.gt.f32 %p219, %f261, %f375;
GPGPU-Sim PTX: 310 (potential) branch divergence @  PC=0xffe0 (_1.ptx:9952) bra.uni $Lt_8_298498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100d0 (_1.ptx:9987) setp.gt.f32 %p219, %f261, %f375;
GPGPU-Sim PTX: 311 (potential) branch divergence @  PC=0xfff0 (_1.ptx:9955) @%p216 bra $Lt_8_299778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100d0 (_1.ptx:9987) setp.gt.f32 %p219, %f261, %f375;
GPGPU-Sim PTX: 312 (potential) branch divergence @  PC=0x10010 (_1.ptx:9959) @%p217 bra $Lt_8_300546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100d0 (_1.ptx:9987) setp.gt.f32 %p219, %f261, %f375;
GPGPU-Sim PTX: 313 (potential) branch divergence @  PC=0x10090 (_1.ptx:9975) bra.uni $Lt_8_298498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100d0 (_1.ptx:9987) setp.gt.f32 %p219, %f261, %f375;
GPGPU-Sim PTX: 314 (potential) branch divergence @  PC=0x100b0 (_1.ptx:9980) bra.uni $Lt_8_298498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100d0 (_1.ptx:9987) setp.gt.f32 %p219, %f261, %f375;
GPGPU-Sim PTX: 315 (potential) branch divergence @  PC=0x100c8 (_1.ptx:9984) @%p218 bra $Lt_8_299010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100d0 (_1.ptx:9987) setp.gt.f32 %p219, %f261, %f375;
GPGPU-Sim PTX: 316 (potential) branch divergence @  PC=0x100d8 (_1.ptx:9988) @!%p219 bra $Lt_8_301314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10100 (_1.ptx:9995) setp.gt.f32 %p220, %f258, %f279;
GPGPU-Sim PTX: 317 (potential) branch divergence @  PC=0x100f0 (_1.ptx:9991) bra.uni $Lt_8_301058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10100 (_1.ptx:9995) setp.gt.f32 %p220, %f258, %f279;
GPGPU-Sim PTX: 318 (potential) branch divergence @  PC=0x10108 (_1.ptx:9996) @!%p220 bra $Lt_8_301570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10120 (_1.ptx:10002) mov.u32 %r450, 0;
GPGPU-Sim PTX: 319 (potential) branch divergence @  PC=0x10130 (_1.ptx:10004) @%p221 bra $Lt_8_357634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f70 (_1.ptx:10536) bar.sync 0;
GPGPU-Sim PTX: 320 (potential) branch divergence @  PC=0x10140 (_1.ptx:10006) @%p222 bra $Lt_8_305154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x103f8 (_1.ptx:10108) mov.u32 %r471, 0;
GPGPU-Sim PTX: 321 (potential) branch divergence @  PC=0x10180 (_1.ptx:10014) @%p223 bra $Lt_8_354306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x103f8 (_1.ptx:10108) mov.u32 %r471, 0;
GPGPU-Sim PTX: 322 (potential) branch divergence @  PC=0x101b0 (_1.ptx:10020) @%p224 bra $Lt_8_354306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x103f8 (_1.ptx:10108) mov.u32 %r471, 0;
GPGPU-Sim PTX: 323 (potential) branch divergence @  PC=0x101e0 (_1.ptx:10026) @%p225 bra $L_8_240898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x103f8 (_1.ptx:10108) mov.u32 %r471, 0;
GPGPU-Sim PTX: 324 (potential) branch divergence @  PC=0x101f0 (_1.ptx:10030) bra.uni $Lt_8_305154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x103f8 (_1.ptx:10108) mov.u32 %r471, 0;
GPGPU-Sim PTX: 325 (potential) branch divergence @  PC=0x10218 (_1.ptx:10036) @%p226 bra $Lt_8_302082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x103a8 (_1.ptx:10093) setp.gt.f32 %p231, %f261, %f394;
GPGPU-Sim PTX: 326 (potential) branch divergence @  PC=0x102a8 (_1.ptx:10056) @%p227 bra $Lt_8_302850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x103a8 (_1.ptx:10093) setp.gt.f32 %p231, %f261, %f394;
GPGPU-Sim PTX: 327 (potential) branch divergence @  PC=0x102b8 (_1.ptx:10058) bra.uni $Lt_8_302082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x103a8 (_1.ptx:10093) setp.gt.f32 %p231, %f261, %f394;
GPGPU-Sim PTX: 328 (potential) branch divergence @  PC=0x102c8 (_1.ptx:10061) @%p228 bra $Lt_8_303362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x103a8 (_1.ptx:10093) setp.gt.f32 %p231, %f261, %f394;
GPGPU-Sim PTX: 329 (potential) branch divergence @  PC=0x102e8 (_1.ptx:10065) @%p229 bra $Lt_8_304130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x103a8 (_1.ptx:10093) setp.gt.f32 %p231, %f261, %f394;
GPGPU-Sim PTX: 330 (potential) branch divergence @  PC=0x10368 (_1.ptx:10081) bra.uni $Lt_8_302082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x103a8 (_1.ptx:10093) setp.gt.f32 %p231, %f261, %f394;
GPGPU-Sim PTX: 331 (potential) branch divergence @  PC=0x10388 (_1.ptx:10086) bra.uni $Lt_8_302082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x103a8 (_1.ptx:10093) setp.gt.f32 %p231, %f261, %f394;
GPGPU-Sim PTX: 332 (potential) branch divergence @  PC=0x103a0 (_1.ptx:10090) @%p230 bra $Lt_8_302594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x103a8 (_1.ptx:10093) setp.gt.f32 %p231, %f261, %f394;
GPGPU-Sim PTX: 333 (potential) branch divergence @  PC=0x103b0 (_1.ptx:10094) @!%p231 bra $Lt_8_304898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x103d8 (_1.ptx:10101) setp.gt.f32 %p232, %f258, %f279;
GPGPU-Sim PTX: 334 (potential) branch divergence @  PC=0x103c8 (_1.ptx:10097) bra.uni $Lt_8_304642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x103d8 (_1.ptx:10101) setp.gt.f32 %p232, %f258, %f279;
GPGPU-Sim PTX: 335 (potential) branch divergence @  PC=0x103e0 (_1.ptx:10102) @!%p232 bra $Lt_8_305154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x103f8 (_1.ptx:10108) mov.u32 %r471, 0;
GPGPU-Sim PTX: 336 (potential) branch divergence @  PC=0x10408 (_1.ptx:10110) @%p233 bra $Lt_8_357634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f70 (_1.ptx:10536) bar.sync 0;
GPGPU-Sim PTX: 337 (potential) branch divergence @  PC=0x10418 (_1.ptx:10112) @%p234 bra $Lt_8_308738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x106d0 (_1.ptx:10214) mov.u32 %r492, 0;
GPGPU-Sim PTX: 338 (potential) branch divergence @  PC=0x10458 (_1.ptx:10120) @%p235 bra $Lt_8_355586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x106d0 (_1.ptx:10214) mov.u32 %r492, 0;
GPGPU-Sim PTX: 339 (potential) branch divergence @  PC=0x10488 (_1.ptx:10126) @%p236 bra $Lt_8_355586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x106d0 (_1.ptx:10214) mov.u32 %r492, 0;
GPGPU-Sim PTX: 340 (potential) branch divergence @  PC=0x104b8 (_1.ptx:10132) @%p237 bra $L_8_241666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x106d0 (_1.ptx:10214) mov.u32 %r492, 0;
GPGPU-Sim PTX: 341 (potential) branch divergence @  PC=0x104c8 (_1.ptx:10136) bra.uni $Lt_8_308738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x106d0 (_1.ptx:10214) mov.u32 %r492, 0;
GPGPU-Sim PTX: 342 (potential) branch divergence @  PC=0x104f0 (_1.ptx:10142) @%p238 bra $Lt_8_305666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10680 (_1.ptx:10199) setp.gt.f32 %p243, %f261, %f413;
GPGPU-Sim PTX: 343 (potential) branch divergence @  PC=0x10580 (_1.ptx:10162) @%p239 bra $Lt_8_306434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10680 (_1.ptx:10199) setp.gt.f32 %p243, %f261, %f413;
GPGPU-Sim PTX: 344 (potential) branch divergence @  PC=0x10590 (_1.ptx:10164) bra.uni $Lt_8_305666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10680 (_1.ptx:10199) setp.gt.f32 %p243, %f261, %f413;
GPGPU-Sim PTX: 345 (potential) branch divergence @  PC=0x105a0 (_1.ptx:10167) @%p240 bra $Lt_8_306946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10680 (_1.ptx:10199) setp.gt.f32 %p243, %f261, %f413;
GPGPU-Sim PTX: 346 (potential) branch divergence @  PC=0x105c0 (_1.ptx:10171) @%p241 bra $Lt_8_307714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10680 (_1.ptx:10199) setp.gt.f32 %p243, %f261, %f413;
GPGPU-Sim PTX: 347 (potential) branch divergence @  PC=0x10640 (_1.ptx:10187) bra.uni $Lt_8_305666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10680 (_1.ptx:10199) setp.gt.f32 %p243, %f261, %f413;
GPGPU-Sim PTX: 348 (potential) branch divergence @  PC=0x10660 (_1.ptx:10192) bra.uni $Lt_8_305666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10680 (_1.ptx:10199) setp.gt.f32 %p243, %f261, %f413;
GPGPU-Sim PTX: 349 (potential) branch divergence @  PC=0x10678 (_1.ptx:10196) @%p242 bra $Lt_8_306178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10680 (_1.ptx:10199) setp.gt.f32 %p243, %f261, %f413;
GPGPU-Sim PTX: 350 (potential) branch divergence @  PC=0x10688 (_1.ptx:10200) @!%p243 bra $Lt_8_308482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x106b0 (_1.ptx:10207) setp.gt.f32 %p244, %f258, %f279;
GPGPU-Sim PTX: 351 (potential) branch divergence @  PC=0x106a0 (_1.ptx:10203) bra.uni $Lt_8_308226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x106b0 (_1.ptx:10207) setp.gt.f32 %p244, %f258, %f279;
GPGPU-Sim PTX: 352 (potential) branch divergence @  PC=0x106b8 (_1.ptx:10208) @!%p244 bra $Lt_8_308738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x106d0 (_1.ptx:10214) mov.u32 %r492, 0;
GPGPU-Sim PTX: 353 (potential) branch divergence @  PC=0x106e0 (_1.ptx:10216) @%p245 bra $Lt_8_357634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f70 (_1.ptx:10536) bar.sync 0;
GPGPU-Sim PTX: 354 (potential) branch divergence @  PC=0x106f0 (_1.ptx:10218) @%p246 bra $Lt_8_312322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x109a8 (_1.ptx:10320) mov.u32 %r513, 0;
GPGPU-Sim PTX: 355 (potential) branch divergence @  PC=0x10730 (_1.ptx:10226) @%p247 bra $Lt_8_356866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x109a8 (_1.ptx:10320) mov.u32 %r513, 0;
GPGPU-Sim PTX: 356 (potential) branch divergence @  PC=0x10760 (_1.ptx:10232) @%p248 bra $Lt_8_356866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x109a8 (_1.ptx:10320) mov.u32 %r513, 0;
GPGPU-Sim PTX: 357 (potential) branch divergence @  PC=0x10790 (_1.ptx:10238) @%p249 bra $L_8_242434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x109a8 (_1.ptx:10320) mov.u32 %r513, 0;
GPGPU-Sim PTX: 358 (potential) branch divergence @  PC=0x107a0 (_1.ptx:10242) bra.uni $Lt_8_312322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x109a8 (_1.ptx:10320) mov.u32 %r513, 0;
GPGPU-Sim PTX: 359 (potential) branch divergence @  PC=0x107c8 (_1.ptx:10248) @%p250 bra $Lt_8_309250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10958 (_1.ptx:10305) setp.gt.f32 %p255, %f261, %f432;
GPGPU-Sim PTX: 360 (potential) branch divergence @  PC=0x10858 (_1.ptx:10268) @%p251 bra $Lt_8_310018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10958 (_1.ptx:10305) setp.gt.f32 %p255, %f261, %f432;
GPGPU-Sim PTX: 361 (potential) branch divergence @  PC=0x10868 (_1.ptx:10270) bra.uni $Lt_8_309250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10958 (_1.ptx:10305) setp.gt.f32 %p255, %f261, %f432;
GPGPU-Sim PTX: 362 (potential) branch divergence @  PC=0x10878 (_1.ptx:10273) @%p252 bra $Lt_8_310530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10958 (_1.ptx:10305) setp.gt.f32 %p255, %f261, %f432;
GPGPU-Sim PTX: 363 (potential) branch divergence @  PC=0x10898 (_1.ptx:10277) @%p253 bra $Lt_8_311298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10958 (_1.ptx:10305) setp.gt.f32 %p255, %f261, %f432;
GPGPU-Sim PTX: 364 (potential) branch divergence @  PC=0x10918 (_1.ptx:10293) bra.uni $Lt_8_309250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10958 (_1.ptx:10305) setp.gt.f32 %p255, %f261, %f432;
GPGPU-Sim PTX: 365 (potential) branch divergence @  PC=0x10938 (_1.ptx:10298) bra.uni $Lt_8_309250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10958 (_1.ptx:10305) setp.gt.f32 %p255, %f261, %f432;
GPGPU-Sim PTX: 366 (potential) branch divergence @  PC=0x10950 (_1.ptx:10302) @%p254 bra $Lt_8_309762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10958 (_1.ptx:10305) setp.gt.f32 %p255, %f261, %f432;
GPGPU-Sim PTX: 367 (potential) branch divergence @  PC=0x10960 (_1.ptx:10306) @!%p255 bra $Lt_8_312066;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10988 (_1.ptx:10313) setp.gt.f32 %p256, %f258, %f279;
GPGPU-Sim PTX: 368 (potential) branch divergence @  PC=0x10978 (_1.ptx:10309) bra.uni $Lt_8_311810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10988 (_1.ptx:10313) setp.gt.f32 %p256, %f258, %f279;
GPGPU-Sim PTX: 369 (potential) branch divergence @  PC=0x10990 (_1.ptx:10314) @!%p256 bra $Lt_8_312322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x109a8 (_1.ptx:10320) mov.u32 %r513, 0;
GPGPU-Sim PTX: 370 (potential) branch divergence @  PC=0x109b8 (_1.ptx:10322) @%p257 bra $Lt_8_357634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f70 (_1.ptx:10536) bar.sync 0;
GPGPU-Sim PTX: 371 (potential) branch divergence @  PC=0x109c8 (_1.ptx:10324) @%p258 bra $Lt_8_315906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10c80 (_1.ptx:10426) mov.u32 %r534, 0;
GPGPU-Sim PTX: 372 (potential) branch divergence @  PC=0x10a08 (_1.ptx:10332) @%p259 bra $Lt_8_358146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10c80 (_1.ptx:10426) mov.u32 %r534, 0;
GPGPU-Sim PTX: 373 (potential) branch divergence @  PC=0x10a38 (_1.ptx:10338) @%p260 bra $Lt_8_358146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10c80 (_1.ptx:10426) mov.u32 %r534, 0;
GPGPU-Sim PTX: 374 (potential) branch divergence @  PC=0x10a68 (_1.ptx:10344) @%p261 bra $L_8_243202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10c80 (_1.ptx:10426) mov.u32 %r534, 0;
GPGPU-Sim PTX: 375 (potential) branch divergence @  PC=0x10a78 (_1.ptx:10348) bra.uni $Lt_8_315906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10c80 (_1.ptx:10426) mov.u32 %r534, 0;
GPGPU-Sim PTX: 376 (potential) branch divergence @  PC=0x10aa0 (_1.ptx:10354) @%p262 bra $Lt_8_312834;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10c30 (_1.ptx:10411) setp.gt.f32 %p267, %f261, %f451;
GPGPU-Sim PTX: 377 (potential) branch divergence @  PC=0x10b30 (_1.ptx:10374) @%p263 bra $Lt_8_313602;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10c30 (_1.ptx:10411) setp.gt.f32 %p267, %f261, %f451;
GPGPU-Sim PTX: 378 (potential) branch divergence @  PC=0x10b40 (_1.ptx:10376) bra.uni $Lt_8_312834;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10c30 (_1.ptx:10411) setp.gt.f32 %p267, %f261, %f451;
GPGPU-Sim PTX: 379 (potential) branch divergence @  PC=0x10b50 (_1.ptx:10379) @%p264 bra $Lt_8_314114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10c30 (_1.ptx:10411) setp.gt.f32 %p267, %f261, %f451;
GPGPU-Sim PTX: 380 (potential) branch divergence @  PC=0x10b70 (_1.ptx:10383) @%p265 bra $Lt_8_314882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10c30 (_1.ptx:10411) setp.gt.f32 %p267, %f261, %f451;
GPGPU-Sim PTX: 381 (potential) branch divergence @  PC=0x10bf0 (_1.ptx:10399) bra.uni $Lt_8_312834;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10c30 (_1.ptx:10411) setp.gt.f32 %p267, %f261, %f451;
GPGPU-Sim PTX: 382 (potential) branch divergence @  PC=0x10c10 (_1.ptx:10404) bra.uni $Lt_8_312834;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10c30 (_1.ptx:10411) setp.gt.f32 %p267, %f261, %f451;
GPGPU-Sim PTX: 383 (potential) branch divergence @  PC=0x10c28 (_1.ptx:10408) @%p266 bra $Lt_8_313346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10c30 (_1.ptx:10411) setp.gt.f32 %p267, %f261, %f451;
GPGPU-Sim PTX: 384 (potential) branch divergence @  PC=0x10c38 (_1.ptx:10412) @!%p267 bra $Lt_8_315650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10c60 (_1.ptx:10419) setp.gt.f32 %p268, %f258, %f279;
GPGPU-Sim PTX: 385 (potential) branch divergence @  PC=0x10c50 (_1.ptx:10415) bra.uni $Lt_8_315394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10c60 (_1.ptx:10419) setp.gt.f32 %p268, %f258, %f279;
GPGPU-Sim PTX: 386 (potential) branch divergence @  PC=0x10c68 (_1.ptx:10420) @!%p268 bra $Lt_8_315906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10c80 (_1.ptx:10426) mov.u32 %r534, 0;
GPGPU-Sim PTX: 387 (potential) branch divergence @  PC=0x10c90 (_1.ptx:10428) @%p269 bra $Lt_8_357634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f70 (_1.ptx:10536) bar.sync 0;
GPGPU-Sim PTX: 388 (potential) branch divergence @  PC=0x10ca0 (_1.ptx:10430) @%p270 bra $Lt_8_357634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f70 (_1.ptx:10536) bar.sync 0;
GPGPU-Sim PTX: 389 (potential) branch divergence @  PC=0x10ce0 (_1.ptx:10438) @%p271 bra $Lt_8_359426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f70 (_1.ptx:10536) bar.sync 0;
GPGPU-Sim PTX: 390 (potential) branch divergence @  PC=0x10d10 (_1.ptx:10444) @%p272 bra $Lt_8_359426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f70 (_1.ptx:10536) bar.sync 0;
GPGPU-Sim PTX: 391 (potential) branch divergence @  PC=0x10d40 (_1.ptx:10450) @%p273 bra $L_8_243970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f70 (_1.ptx:10536) bar.sync 0;
GPGPU-Sim PTX: 392 (potential) branch divergence @  PC=0x10d50 (_1.ptx:10454) bra.uni $Lt_8_357634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f70 (_1.ptx:10536) bar.sync 0;
GPGPU-Sim PTX: 393 (potential) branch divergence @  PC=0x10d78 (_1.ptx:10460) @%p274 bra $Lt_8_316418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f08 (_1.ptx:10517) setp.gt.f32 %p279, %f261, %f470;
GPGPU-Sim PTX: 394 (potential) branch divergence @  PC=0x10e08 (_1.ptx:10480) @%p275 bra $Lt_8_317186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f08 (_1.ptx:10517) setp.gt.f32 %p279, %f261, %f470;
GPGPU-Sim PTX: 395 (potential) branch divergence @  PC=0x10e18 (_1.ptx:10482) bra.uni $Lt_8_316418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f08 (_1.ptx:10517) setp.gt.f32 %p279, %f261, %f470;
GPGPU-Sim PTX: 396 (potential) branch divergence @  PC=0x10e28 (_1.ptx:10485) @%p276 bra $Lt_8_317698;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f08 (_1.ptx:10517) setp.gt.f32 %p279, %f261, %f470;
GPGPU-Sim PTX: 397 (potential) branch divergence @  PC=0x10e48 (_1.ptx:10489) @%p277 bra $Lt_8_318466;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f08 (_1.ptx:10517) setp.gt.f32 %p279, %f261, %f470;
GPGPU-Sim PTX: 398 (potential) branch divergence @  PC=0x10ec8 (_1.ptx:10505) bra.uni $Lt_8_316418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f08 (_1.ptx:10517) setp.gt.f32 %p279, %f261, %f470;
GPGPU-Sim PTX: 399 (potential) branch divergence @  PC=0x10ee8 (_1.ptx:10510) bra.uni $Lt_8_316418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f08 (_1.ptx:10517) setp.gt.f32 %p279, %f261, %f470;
GPGPU-Sim PTX: 400 (potential) branch divergence @  PC=0x10f00 (_1.ptx:10514) @%p278 bra $Lt_8_316930;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f08 (_1.ptx:10517) setp.gt.f32 %p279, %f261, %f470;
GPGPU-Sim PTX: 401 (potential) branch divergence @  PC=0x10f10 (_1.ptx:10518) @!%p279 bra $Lt_8_319234;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f38 (_1.ptx:10525) setp.gt.f32 %p280, %f258, %f279;
GPGPU-Sim PTX: 402 (potential) branch divergence @  PC=0x10f28 (_1.ptx:10521) bra.uni $Lt_8_318978;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f38 (_1.ptx:10525) setp.gt.f32 %p280, %f258, %f279;
GPGPU-Sim PTX: 403 (potential) branch divergence @  PC=0x10f40 (_1.ptx:10526) @!%p280 bra $Lt_8_357634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f70 (_1.ptx:10536) bar.sync 0;
GPGPU-Sim PTX: 404 (potential) branch divergence @  PC=0x10f58 (_1.ptx:10529) bra.uni $Lt_8_357634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f70 (_1.ptx:10536) bar.sync 0;
GPGPU-Sim PTX: 405 (potential) branch divergence @  PC=0x10f78 (_1.ptx:10537) @!%p136 bra $Lt_8_360450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x112b0 (_1.ptx:10660) bar.sync 0;
GPGPU-Sim PTX: 406 (potential) branch divergence @  PC=0x10fa0 (_1.ptx:10545) @%p281 bra $Lt_8_360450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x112b0 (_1.ptx:10660) bar.sync 0;
GPGPU-Sim PTX: 407 (potential) branch divergence @  PC=0x10ff0 (_1.ptx:10555) @%p282 bra $Lt_8_360450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x112b0 (_1.ptx:10660) bar.sync 0;
GPGPU-Sim PTX: 408 (potential) branch divergence @  PC=0x11000 (_1.ptx:10558) @%p283 bra $Lt_8_323842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11290 (_1.ptx:10653) add.s32 %r555, %r555, %r31;
GPGPU-Sim PTX: 409 (potential) branch divergence @  PC=0x11030 (_1.ptx:10564) @%p284 bra $Lt_8_323842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11290 (_1.ptx:10653) add.s32 %r555, %r555, %r31;
GPGPU-Sim PTX: 410 (potential) branch divergence @  PC=0x11060 (_1.ptx:10570) @%p285 bra $Lt_8_323842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11290 (_1.ptx:10653) add.s32 %r555, %r555, %r31;
GPGPU-Sim PTX: 411 (potential) branch divergence @  PC=0x11090 (_1.ptx:10576) @%p286 bra $L_8_244738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11290 (_1.ptx:10653) add.s32 %r555, %r555, %r31;
GPGPU-Sim PTX: 412 (potential) branch divergence @  PC=0x11098 (_1.ptx:10577) bra.uni $Lt_8_323842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11290 (_1.ptx:10653) add.s32 %r555, %r555, %r31;
GPGPU-Sim PTX: 413 (potential) branch divergence @  PC=0x110c0 (_1.ptx:10583) @%p287 bra $Lt_8_320770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11240 (_1.ptx:10638) setp.gt.f32 %p292, %f261, %f489;
GPGPU-Sim PTX: 414 (potential) branch divergence @  PC=0x11140 (_1.ptx:10601) @%p288 bra $Lt_8_321538;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11240 (_1.ptx:10638) setp.gt.f32 %p292, %f261, %f489;
GPGPU-Sim PTX: 415 (potential) branch divergence @  PC=0x11150 (_1.ptx:10603) bra.uni $Lt_8_320770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11240 (_1.ptx:10638) setp.gt.f32 %p292, %f261, %f489;
GPGPU-Sim PTX: 416 (potential) branch divergence @  PC=0x11160 (_1.ptx:10606) @%p289 bra $Lt_8_322050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11240 (_1.ptx:10638) setp.gt.f32 %p292, %f261, %f489;
GPGPU-Sim PTX: 417 (potential) branch divergence @  PC=0x11180 (_1.ptx:10610) @%p290 bra $Lt_8_322818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11240 (_1.ptx:10638) setp.gt.f32 %p292, %f261, %f489;
GPGPU-Sim PTX: 418 (potential) branch divergence @  PC=0x11200 (_1.ptx:10626) bra.uni $Lt_8_320770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11240 (_1.ptx:10638) setp.gt.f32 %p292, %f261, %f489;
GPGPU-Sim PTX: 419 (potential) branch divergence @  PC=0x11220 (_1.ptx:10631) bra.uni $Lt_8_320770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11240 (_1.ptx:10638) setp.gt.f32 %p292, %f261, %f489;
GPGPU-Sim PTX: 420 (potential) branch divergence @  PC=0x11238 (_1.ptx:10635) @%p291 bra $Lt_8_321282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11240 (_1.ptx:10638) setp.gt.f32 %p292, %f261, %f489;
GPGPU-Sim PTX: 421 (potential) branch divergence @  PC=0x11248 (_1.ptx:10639) @!%p292 bra $Lt_8_323586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11270 (_1.ptx:10646) setp.gt.f32 %p293, %f258, %f279;
GPGPU-Sim PTX: 422 (potential) branch divergence @  PC=0x11260 (_1.ptx:10642) bra.uni $Lt_8_323330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11270 (_1.ptx:10646) setp.gt.f32 %p293, %f258, %f279;
GPGPU-Sim PTX: 423 (potential) branch divergence @  PC=0x11278 (_1.ptx:10647) @!%p293 bra $Lt_8_323842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11290 (_1.ptx:10653) add.s32 %r555, %r555, %r31;
GPGPU-Sim PTX: 424 (potential) branch divergence @  PC=0x112a8 (_1.ptx:10656) @%p294 bra $Lt_8_320514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x112b0 (_1.ptx:10660) bar.sync 0;
GPGPU-Sim PTX: 425 (potential) branch divergence @  PC=0x112d8 (_1.ptx:10669) @!%p2 bra $Lt_8_326146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x113d8 (_1.ptx:10715) bar.sync 0;
GPGPU-Sim PTX: 426 (potential) branch divergence @  PC=0x112f0 (_1.ptx:10672) @%p295 bra $Lt_8_325122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x113b8 (_1.ptx:10707) setp.gt.f32 %p300, %f508, %f2;
GPGPU-Sim PTX: 427 (potential) branch divergence @  PC=0x11330 (_1.ptx:10683) @%p296 bra $Lt_8_362242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11398 (_1.ptx:10702) add.s32 %r581, %r581, 1;
GPGPU-Sim PTX: 428 (potential) branch divergence @  PC=0x11340 (_1.ptx:10685) @!%p297 bra $Lt_8_362498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11398 (_1.ptx:10702) add.s32 %r581, %r581, 1;
GPGPU-Sim PTX: 429 (potential) branch divergence @  PC=0x11368 (_1.ptx:10690) @%p298 bra $Lt_8_362498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11398 (_1.ptx:10702) add.s32 %r581, %r581, 1;
GPGPU-Sim PTX: 430 (potential) branch divergence @  PC=0x11370 (_1.ptx:10691) bra.uni $L_8_245762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11388 (_1.ptx:10697) mov.f32 %f508, %f509;
GPGPU-Sim PTX: 431 (potential) branch divergence @  PC=0x113b0 (_1.ptx:10705) @%p299 bra $Lt_8_325634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x113b8 (_1.ptx:10707) setp.gt.f32 %p300, %f508, %f2;
GPGPU-Sim PTX: 432 (potential) branch divergence @  PC=0x113c0 (_1.ptx:10708) @!%p300 bra $Lt_8_326146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x113d8 (_1.ptx:10715) bar.sync 0;
GPGPU-Sim PTX: 433 (potential) branch divergence @  PC=0x113f8 (_1.ptx:10720) @%p301 bra $Lt_8_326914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11448 (_1.ptx:10738) bar.sync 0;
GPGPU-Sim PTX: 434 (potential) branch divergence @  PC=0x11400 (_1.ptx:10721) @!%p2 bra $Lt_8_327170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11428 (_1.ptx:10729) mov.s32 %r248, %r233;
GPGPU-Sim PTX: 435 (potential) branch divergence @  PC=0x11438 (_1.ptx:10732) bra.uni $Lt_8_326658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11448 (_1.ptx:10738) bar.sync 0;
GPGPU-Sim PTX: 436 (potential) branch divergence @  PC=0x11458 (_1.ptx:10741) @%p302 bra $L_8_234754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11488 (_1.ptx:10750) mov.s32 %r237, %r300;
GPGPU-Sim PTX: 437 (potential) branch divergence @  PC=0x11470 (_1.ptx:10744) @%p303 bra $L_8_234498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11488 (_1.ptx:10750) mov.s32 %r237, %r300;
GPGPU-Sim PTX: 438 (potential) branch divergence @  PC=0x11478 (_1.ptx:10745) bra.uni $L_8_234754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11488 (_1.ptx:10750) mov.s32 %r237, %r300;
GPGPU-Sim PTX: 439 (potential) branch divergence @  PC=0x11498 (_1.ptx:10753) @%p304 bra $Lt_8_327682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x114b0 (_1.ptx:10761) add.s32 %r10, %r10, %r18;
GPGPU-Sim PTX: 440 (potential) branch divergence @  PC=0x114c8 (_1.ptx:10764) @%p305 bra $Lt_8_246530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x114d0 (_1.ptx:10765) bra.uni $Lt_8_246018;
GPGPU-Sim PTX: 441 (potential) branch divergence @  PC=0x114d0 (_1.ptx:10765) bra.uni $Lt_8_246018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x114f0 (_1.ptx:10771) @!%p2 bra $Lt_8_328450;
GPGPU-Sim PTX: 442 (potential) branch divergence @  PC=0x114f0 (_1.ptx:10771) @!%p2 bra $Lt_8_328450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11538 (_1.ptx:10784) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z10QTC_devicePfPcS0_PiS1_S1_S_S1_iiifiiiib
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10QTC_devicePfPcS0_PiS1_S1_S_S1_iiifiiiib'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_VDsUXV"
Running: cat _ptx_VDsUXV | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_9bQkRL
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_9bQkRL --output-file  /dev/null 2> _ptx_VDsUXVinfo"
GPGPU-Sim PTX: Kernel '_Z10QTC_devicePfPcS0_PiS1_S1_S_S1_iiifiiiib' : regs=57, lmem=0, smem=512, cmem=129
GPGPU-Sim PTX: Kernel '_Z30trim_ungrouped_pnts_indr_arrayiPiPfS_PcS1_S_S_S0_S_iiifib' : regs=44, lmem=0, smem=776, cmem=133
GPGPU-Sim PTX: Kernel '_Z26update_clustered_pnts_maskPcS_i' : regs=9, lmem=0, smem=0, cmem=52
GPGPU-Sim PTX: Kernel '_Z15compute_degreesPiS_ii' : regs=17, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z18reduce_card_devicePii' : regs=8, lmem=0, smem=0, cmem=44
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_VDsUXV _ptx2_9bQkRL _ptx_VDsUXVinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z30trim_ungrouped_pnts_indr_arrayiPiPfS_PcS1_S_S_S0_S_iiifib : hostFun 0x0x407050, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z26update_clustered_pnts_maskPcS_i : hostFun 0x0x4070e0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z15compute_degreesPiS_ii : hostFun 0x0x407180, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18reduce_card_devicePii : hostFun 0x0x407200, fat_cubin_handle = 1
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 2
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
Chose device: name='GPGPU-Sim_vGPGPU-Sim Simulator Version 3.2.2 ' index=0
Using global memory for distance matrix
Using full storage distance matrix algorithm

GPGPU-Sim PTX: cudaLaunch for 0x0x407180 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z15compute_degreesPiS_ii' to stream 0, gridDim= (256,1,1) blockDim = (64,1,1) 
kernel '_Z15compute_degreesPiS_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15compute_degreesPiS_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15compute_degreesPiS_ii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15compute_degreesPiS_ii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15compute_degreesPiS_ii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15compute_degreesPiS_ii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15compute_degreesPiS_ii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15compute_degreesPiS_ii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15compute_degreesPiS_ii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15compute_degreesPiS_ii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15compute_degreesPiS_ii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15compute_degreesPiS_ii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15compute_degreesPiS_ii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15compute_degreesPiS_ii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15compute_degreesPiS_ii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15compute_degreesPiS_ii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 2880 (ipc= 5.8) sim_rate=205 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 12:39:55 2016
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 48240 (ipc=24.1) sim_rate=3216 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 12:39:56 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(119,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 132432 (ipc=24.1) sim_rate=8277 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 12:39:57 2016
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 192496 (ipc=18.3) sim_rate=11323 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 12:39:58 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(10,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 246768 (ipc=16.5) sim_rate=13709 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 12:39:59 2016
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(13,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 308288 (ipc=15.4) sim_rate=16225 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 12:40:00 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (22774,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(22775,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (22780,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(22781,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (22794,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(22795,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (22799,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(22800,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (22800,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(22801,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (22809,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(22810,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (22811,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(22812,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (22821,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(22822,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (22831,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(22832,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (22834,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(22835,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (22836,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(22837,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(125,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (22856,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(22857,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (22875,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (22875,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(22876,0)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(22876,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (22950,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(22951,0)
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 423984 (ipc=17.7) sim_rate=21199 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 12:40:01 2016
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 486048 (ipc=16.8) sim_rate=23145 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 12:40:02 2016
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(28,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 541632 (ipc=16.2) sim_rate=24619 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 12:40:03 2016
GPGPU-Sim uArch: cycles simulated: 38000  inst.: 595536 (ipc=15.7) sim_rate=25892 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 12:40:04 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(27,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 666416 (ipc=15.7) sim_rate=27767 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 12:40:05 2016
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(16,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (43740,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(43741,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (43864,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(43865,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (43884,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(43885,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (43886,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(43887,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (43906,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(43907,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (43911,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(43912,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (43917,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(43918,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (43931,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(43932,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (43933,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(43934,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (43937,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(43938,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (43945,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(43946,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (43953,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(43954,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (43956,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(43957,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (43959,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(43960,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (43991,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(43992,0)
GPGPU-Sim uArch: cycles simulated: 47000  inst.: 772784 (ipc=16.4) sim_rate=30911 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 12:40:06 2016
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(33,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 51500  inst.: 826624 (ipc=16.1) sim_rate=31793 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 12:40:07 2016
GPGPU-Sim uArch: cycles simulated: 56000  inst.: 883728 (ipc=15.8) sim_rate=32730 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 12:40:08 2016
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(42,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 60500  inst.: 938320 (ipc=15.5) sim_rate=33511 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 12:40:09 2016
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(41,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (64833,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(64834,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (64836,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(64837,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (64865,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(64866,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (64878,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(64879,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (64906,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(64907,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (64920,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(64921,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (64934,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(64935,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (64940,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(64941,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (64956,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(64957,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (64986,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(64987,0)
GPGPU-Sim uArch: cycles simulated: 65000  inst.: 1048016 (ipc=16.1) sim_rate=36138 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 12:40:10 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (65006,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(65007,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (65038,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(65039,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (65078,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(65079,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (65091,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(65092,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (65198,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(65199,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(49,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 69000  inst.: 1108192 (ipc=16.1) sim_rate=36939 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 12:40:11 2016
GPGPU-Sim uArch: cycles simulated: 73500  inst.: 1163680 (ipc=15.8) sim_rate=37538 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 12:40:12 2016
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(55,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 78000  inst.: 1218544 (ipc=15.6) sim_rate=38079 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 12:40:13 2016
GPGPU-Sim uArch: cycles simulated: 83000  inst.: 1279200 (ipc=15.4) sim_rate=38763 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 12:40:14 2016
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(54,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (85789,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(85790,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (85891,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(85892,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (85911,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(85912,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (85945,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(85946,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (85965,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(85966,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (85975,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(85976,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (86006,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(86007,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (86023,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(86024,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (86043,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(86044,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (86045,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(86046,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (86064,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(86065,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (86069,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(86070,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (86084,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(86085,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (86103,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(86104,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (86159,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(86160,0)
GPGPU-Sim uArch: cycles simulated: 87000  inst.: 1394928 (ipc=16.0) sim_rate=41027 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 12:40:15 2016
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(60,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 91500  inst.: 1450256 (ipc=15.8) sim_rate=41435 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 12:40:16 2016
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(68,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 96000  inst.: 1505872 (ipc=15.7) sim_rate=41829 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 12:40:17 2016
GPGPU-Sim uArch: cycles simulated: 101000  inst.: 1566736 (ipc=15.5) sim_rate=42344 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 12:40:18 2016
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(74,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 105500  inst.: 1632592 (ipc=15.5) sim_rate=42962 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 12:40:19 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (106896,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(106897,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (106916,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(106917,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (106939,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(106940,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (106959,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(106960,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (106978,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(106979,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (107012,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(107013,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (107014,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(107015,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (107038,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(107039,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (107040,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(107041,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(188,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (107056,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(107057,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (107059,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(107060,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (107089,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(107090,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (107160,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(107161,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (107198,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(107199,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (107422,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(107423,0)
GPGPU-Sim uArch: cycles simulated: 109500  inst.: 1737568 (ipc=15.9) sim_rate=44553 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 12:40:20 2016
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(84,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 114500  inst.: 1797616 (ipc=15.7) sim_rate=44940 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 12:40:21 2016
GPGPU-Sim uArch: cycles simulated: 119000  inst.: 1854432 (ipc=15.6) sim_rate=45230 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 12:40:22 2016
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(83,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 123500  inst.: 1907664 (ipc=15.4) sim_rate=45420 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 12:40:23 2016
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(87,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (127846,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(127847,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (127986,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(127987,0)
GPGPU-Sim uArch: cycles simulated: 128000  inst.: 2013936 (ipc=15.7) sim_rate=46835 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 12:40:24 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (128006,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(128007,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (128023,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(128024,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (128025,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(128026,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (128031,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(128032,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (128047,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(128048,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (128072,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(128073,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (128092,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(128093,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (128117,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(128118,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (128137,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(128138,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (128163,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(128164,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (128164,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(128165,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (128178,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(128179,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (128482,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(128483,0)
GPGPU-Sim uArch: cycles simulated: 132500  inst.: 2085200 (ipc=15.7) sim_rate=47390 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 12:40:25 2016
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(93,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 137500  inst.: 2146096 (ipc=15.6) sim_rate=47691 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 12:40:26 2016
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(100,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 142000  inst.: 2201184 (ipc=15.5) sim_rate=47851 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 12:40:27 2016
GPGPU-Sim uArch: cycles simulated: 147000  inst.: 2262048 (ipc=15.4) sim_rate=48128 (inst/sec) elapsed = 0:0:00:47 / Tue Mar 22 12:40:28 2016
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(103,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (148900,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(148901,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (148940,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(148941,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (148983,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(148984,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (149003,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(149004,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (149016,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(149017,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (149021,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(149022,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (149069,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(149070,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (149074,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(149075,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (149088,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(149089,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (149090,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(149091,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (149141,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(149142,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (149160,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(149161,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (149225,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(149226,0)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (149260,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(149261,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (149761,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(149762,0)
GPGPU-Sim uArch: cycles simulated: 151000  inst.: 2377200 (ipc=15.7) sim_rate=49525 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 12:40:29 2016
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(113,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 156000  inst.: 2439088 (ipc=15.6) sim_rate=49777 (inst/sec) elapsed = 0:0:00:49 / Tue Mar 22 12:40:30 2016
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(115,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 161000  inst.: 2501232 (ipc=15.5) sim_rate=50024 (inst/sec) elapsed = 0:0:00:50 / Tue Mar 22 12:40:31 2016
GPGPU-Sim uArch: cycles simulated: 165500  inst.: 2554864 (ipc=15.4) sim_rate=50095 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 12:40:32 2016
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(116,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (169913,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(169914,0)
GPGPU-Sim uArch: cycles simulated: 170000  inst.: 2659664 (ipc=15.6) sim_rate=51147 (inst/sec) elapsed = 0:0:00:52 / Tue Mar 22 12:40:33 2016
GPGPU-Sim uArch: Shader 2 finished CTA #7 (170011,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(170012,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (170067,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(170068,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (170069,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(170070,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (170087,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(170088,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (170106,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(170107,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (170110,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(170111,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (170167,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(170168,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (170187,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(170188,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (170192,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(170193,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (170206,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(170207,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (170228,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(170229,0)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (170250,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(170251,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (170310,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(170311,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (170655,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(170656,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(120,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 174500  inst.: 2732624 (ipc=15.7) sim_rate=51558 (inst/sec) elapsed = 0:0:00:53 / Tue Mar 22 12:40:34 2016
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(128,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 179500  inst.: 2793664 (ipc=15.6) sim_rate=51734 (inst/sec) elapsed = 0:0:00:54 / Tue Mar 22 12:40:35 2016
GPGPU-Sim uArch: cycles simulated: 184500  inst.: 2854640 (ipc=15.5) sim_rate=51902 (inst/sec) elapsed = 0:0:00:55 / Tue Mar 22 12:40:36 2016
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(122,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 189000  inst.: 2908544 (ipc=15.4) sim_rate=51938 (inst/sec) elapsed = 0:0:00:56 / Tue Mar 22 12:40:37 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (190983,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(190984,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (191066,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(191067,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (191093,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(191094,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (191095,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(191096,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (191124,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(191125,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (191169,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(191170,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (191175,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(191176,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (191178,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(191179,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (191194,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(191195,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(240,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (191235,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(191236,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (191241,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(191242,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (191256,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(191257,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (191293,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(191294,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (191375,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(191376,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (191580,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(191581,0)
GPGPU-Sim uArch: cycles simulated: 193500  inst.: 3030944 (ipc=15.7) sim_rate=53174 (inst/sec) elapsed = 0:0:00:57 / Tue Mar 22 12:40:38 2016
GPGPU-Sim uArch: cycles simulated: 198000  inst.: 3085744 (ipc=15.6) sim_rate=53202 (inst/sec) elapsed = 0:0:00:58 / Tue Mar 22 12:40:39 2016
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(136,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 203000  inst.: 3147488 (ipc=15.5) sim_rate=53347 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 12:40:40 2016
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(141,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 207500  inst.: 3202192 (ipc=15.4) sim_rate=53369 (inst/sec) elapsed = 0:0:01:00 / Tue Mar 22 12:40:41 2016
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(148,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (211971,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(211972,0)
GPGPU-Sim uArch: cycles simulated: 212000  inst.: 3304288 (ipc=15.6) sim_rate=54168 (inst/sec) elapsed = 0:0:01:01 / Tue Mar 22 12:40:42 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (212033,0), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (212050,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (212081,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (212181,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (212181,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (212192,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (212231,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (212240,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (212253,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (212253,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (212305,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (212325,0), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (212371,0), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (212650,0), 7 CTAs running
GPGPU-Sim uArch: cycles simulated: 216500  inst.: 3370976 (ipc=15.6) sim_rate=54370 (inst/sec) elapsed = 0:0:01:02 / Tue Mar 22 12:40:43 2016
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(160,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 221500  inst.: 3431952 (ipc=15.5) sim_rate=54475 (inst/sec) elapsed = 0:0:01:03 / Tue Mar 22 12:40:44 2016
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(153,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 226500  inst.: 3492496 (ipc=15.4) sim_rate=54570 (inst/sec) elapsed = 0:0:01:04 / Tue Mar 22 12:40:45 2016
GPGPU-Sim uArch: cycles simulated: 231000  inst.: 3546656 (ipc=15.4) sim_rate=54563 (inst/sec) elapsed = 0:0:01:05 / Tue Mar 22 12:40:46 2016
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(153,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (233039,0), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (233128,0), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (233152,0), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (233172,0), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (233174,0), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (233180,0), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (233228,0), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (233255,0), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (233278,0), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (233306,0), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (233313,0), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (233340,0), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (233428,0), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (233460,0), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (233880,0), 6 CTAs running
GPGPU-Sim uArch: cycles simulated: 235500  inst.: 3659776 (ipc=15.5) sim_rate=55451 (inst/sec) elapsed = 0:0:01:06 / Tue Mar 22 12:40:47 2016
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(167,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 240000  inst.: 3713968 (ipc=15.5) sim_rate=55432 (inst/sec) elapsed = 0:0:01:07 / Tue Mar 22 12:40:48 2016
GPGPU-Sim uArch: cycles simulated: 245000  inst.: 3775584 (ipc=15.4) sim_rate=55523 (inst/sec) elapsed = 0:0:01:08 / Tue Mar 22 12:40:49 2016
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(169,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 250000  inst.: 3836784 (ipc=15.3) sim_rate=55605 (inst/sec) elapsed = 0:0:01:09 / Tue Mar 22 12:40:50 2016
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(178,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 254000  inst.: 3930576 (ipc=15.5) sim_rate=56151 (inst/sec) elapsed = 0:0:01:10 / Tue Mar 22 12:40:51 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (254006,0), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (254150,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (254195,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (254215,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (254219,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (254230,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (254266,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (254292,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (254303,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (254353,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (254397,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (254400,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (254403,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (254540,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (254930,0), 5 CTAs running
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(194,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 259000  inst.: 4003376 (ipc=15.5) sim_rate=56385 (inst/sec) elapsed = 0:0:01:11 / Tue Mar 22 12:40:52 2016
GPGPU-Sim uArch: cycles simulated: 263500  inst.: 4059520 (ipc=15.4) sim_rate=56382 (inst/sec) elapsed = 0:0:01:12 / Tue Mar 22 12:40:53 2016
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(190,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 268500  inst.: 4120192 (ipc=15.3) sim_rate=56440 (inst/sec) elapsed = 0:0:01:13 / Tue Mar 22 12:40:54 2016
GPGPU-Sim uArch: cycles simulated: 273000  inst.: 4175024 (ipc=15.3) sim_rate=56419 (inst/sec) elapsed = 0:0:01:14 / Tue Mar 22 12:40:55 2016
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(186,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (275078,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (275097,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (275253,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (275300,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (275306,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (275319,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (275325,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (275350,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (275369,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (275369,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (275381,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (275388,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (275394,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (275612,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (276094,0), 4 CTAs running
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(204,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 277500  inst.: 4288032 (ipc=15.5) sim_rate=57173 (inst/sec) elapsed = 0:0:01:15 / Tue Mar 22 12:40:56 2016
GPGPU-Sim uArch: cycles simulated: 282500  inst.: 4349104 (ipc=15.4) sim_rate=57225 (inst/sec) elapsed = 0:0:01:16 / Tue Mar 22 12:40:57 2016
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(203,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 287000  inst.: 4403952 (ipc=15.3) sim_rate=57194 (inst/sec) elapsed = 0:0:01:17 / Tue Mar 22 12:40:58 2016
GPGPU-Sim uArch: cycles simulated: 292000  inst.: 4464832 (ipc=15.3) sim_rate=57241 (inst/sec) elapsed = 0:0:01:18 / Tue Mar 22 12:40:59 2016
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(205,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (296021,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (296080,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (296278,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (296284,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (296364,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (296384,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (296387,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (296406,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (296423,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (296430,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (296450,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (296469,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (296494,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 296500  inst.: 4573104 (ipc=15.4) sim_rate=57887 (inst/sec) elapsed = 0:0:01:19 / Tue Mar 22 12:41:00 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (296687,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (297065,0), 3 CTAs running
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(218,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 301500  inst.: 4637072 (ipc=15.4) sim_rate=57963 (inst/sec) elapsed = 0:0:01:20 / Tue Mar 22 12:41:01 2016
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(212,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 306000  inst.: 4692144 (ipc=15.3) sim_rate=57927 (inst/sec) elapsed = 0:0:01:21 / Tue Mar 22 12:41:02 2016
GPGPU-Sim uArch: cycles simulated: 311000  inst.: 4753392 (ipc=15.3) sim_rate=57968 (inst/sec) elapsed = 0:0:01:22 / Tue Mar 22 12:41:03 2016
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(221,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 316000  inst.: 4827472 (ipc=15.3) sim_rate=58162 (inst/sec) elapsed = 0:0:01:23 / Tue Mar 22 12:41:04 2016
GPGPU-Sim uArch: Shader 1 finished CTA #6 (317158,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (317210,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (317361,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (317362,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (317383,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (317409,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (317418,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (317421,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (317441,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (317453,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (317474,0), 2 CTAs running
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(234,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (317500,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (317531,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (317759,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (318291,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 320500  inst.: 4926848 (ipc=15.4) sim_rate=58652 (inst/sec) elapsed = 0:0:01:24 / Tue Mar 22 12:41:05 2016
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(238,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 325500  inst.: 4988176 (ipc=15.3) sim_rate=58684 (inst/sec) elapsed = 0:0:01:25 / Tue Mar 22 12:41:06 2016
GPGPU-Sim uArch: cycles simulated: 330500  inst.: 5048912 (ipc=15.3) sim_rate=58708 (inst/sec) elapsed = 0:0:01:26 / Tue Mar 22 12:41:07 2016
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(235,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 335500  inst.: 5110112 (ipc=15.2) sim_rate=58736 (inst/sec) elapsed = 0:0:01:27 / Tue Mar 22 12:41:08 2016
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(227,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (338140,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (338219,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (338319,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (338328,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (338403,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (338406,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (338444,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (338469,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (338488,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (338513,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (338531,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (338559,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (338610,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (338849,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (339256,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 340000  inst.: 5222704 (ipc=15.4) sim_rate=59348 (inst/sec) elapsed = 0:0:01:28 / Tue Mar 22 12:41:09 2016
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(248,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 345000  inst.: 5284160 (ipc=15.3) sim_rate=59372 (inst/sec) elapsed = 0:0:01:29 / Tue Mar 22 12:41:10 2016
GPGPU-Sim uArch: cycles simulated: 350000  inst.: 5345184 (ipc=15.3) sim_rate=59390 (inst/sec) elapsed = 0:0:01:30 / Tue Mar 22 12:41:11 2016
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(250,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 355000  inst.: 5406608 (ipc=15.2) sim_rate=59413 (inst/sec) elapsed = 0:0:01:31 / Tue Mar 22 12:41:12 2016
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(253,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (359188,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z15compute_degreesPiS_ii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (359247,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (359356,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z15compute_degreesPiS_ii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (359387,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z15compute_degreesPiS_ii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (359409,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z15compute_degreesPiS_ii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (359410,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z15compute_degreesPiS_ii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (359416,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z15compute_degreesPiS_ii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (359450,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z15compute_degreesPiS_ii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (359493,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z15compute_degreesPiS_ii').
GPGPU-Sim uArch: cycles simulated: 359500  inst.: 5507040 (ipc=15.3) sim_rate=59859 (inst/sec) elapsed = 0:0:01:32 / Tue Mar 22 12:41:13 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (359515,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z15compute_degreesPiS_ii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (359591,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z15compute_degreesPiS_ii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (359631,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z15compute_degreesPiS_ii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (359631,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z15compute_degreesPiS_ii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (359777,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z15compute_degreesPiS_ii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (360435,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z15compute_degreesPiS_ii').
GPGPU-Sim uArch: cycles simulated: 379500  inst.: 5527888 (ipc=14.6) sim_rate=59439 (inst/sec) elapsed = 0:0:01:33 / Tue Mar 22 12:41:14 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (380206,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z15compute_degreesPiS_ii').
GPGPU-Sim uArch: GPU detected kernel '_Z15compute_degreesPiS_ii' finished on shader 1.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z15compute_degreesPiS_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 380207
gpu_sim_insn = 5529600
gpu_ipc =      14.5437
gpu_tot_sim_cycle = 380207
gpu_tot_sim_insn = 5529600
gpu_tot_ipc =      14.5437
gpu_tot_issued_cta = 256
gpu_stall_dramfull = 476
gpu_stall_icnt2sh    = 18061
gpu_total_sim_rate=59458

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 186624
	L1I_total_cache_misses = 330
	L1I_total_cache_miss_rate = 0.0018
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 37281, Miss = 1190, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 39474, Miss = 1260, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 37281, Miss = 1190, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 37281, Miss = 1190, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 37281, Miss = 1190, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 37281, Miss = 1190, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 37281, Miss = 1190, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 37281, Miss = 1190, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 37281, Miss = 1190, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 37281, Miss = 1190, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 37281, Miss = 1190, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 37281, Miss = 1190, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 37281, Miss = 1190, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 37281, Miss = 1190, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 37281, Miss = 1190, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 561408
	L1D_total_cache_misses = 17920
	L1D_total_cache_miss_rate = 0.0319
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.100
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1280
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.0234
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 543488
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1250
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 186294
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 330
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
3882, 60, 2588, 40, 2588, 40, 2588, 40, 2588, 40, 2588, 40, 2588, 40, 2588, 40, 
gpgpu_n_tot_thrd_icount = 10764288
gpgpu_n_tot_w_icount = 336384
gpgpu_n_stall_shd_mem = 526080
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 17664
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 561152
gpgpu_n_store_insn = 4096
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 526080
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11	W0_Idle:5584945	W0_Scoreboard:4906480	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:326144	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10240
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 141312 {8:17664,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18432 {72:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2402304 {136:17664,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 100 
maxdqlatency = 0 
maxmflatency = 464 
averagemflatency = 270 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 380206 
mrq_lat_table:16910 	148 	144 	257 	205 	157 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	313 	17622 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	15645 	2375 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	14042 	1138 	1958 	541 	0 	0 	0 	0 	0 	0 	0 	15 	30 	45 	90 	76 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	44 	705 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        20        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        30        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     65880     73920     63337     63336     63444     63466     63130     63143     63200     63188     42346     62312     63147     63159     63232     63232 
dram[1]:     63671     65471     63358     63353     63465     63465     63137     63122     63222     63214     42363     62450     63147     63166     63254     63220 
dram[2]:     63650     72190     63337     63335     63442     63478     63129     63144     63189     63193     42291     62611     63158     63157     63233     63233 
dram[3]:     75570     73616     63357     63353     63465     63380     63135     63276     63224     63202     41549     62667     63134     63178     63255     63221 
dram[4]:     75656     64035     63348     63334     63443     63465     63143     63157     63189     63192     41499     62733     63158     63149     63234     63303 
dram[5]:     67211     71879     63357     63353     63465     63465     63122     63275     63214     63223     62133     63174     63136     63178     63233     63256 
average row accesses per activate:
dram[0]: 27.857143 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 11.722222 21.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 21.555555 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 11.052631 21.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 13.125000 16.307692 32.000000 32.000000 32.000000 32.000000 
dram[3]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 17.500000 15.214286 32.000000 32.000000 32.000000 32.000000 
dram[4]: 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 17.333334 11.888889 32.000000 32.000000 32.000000 32.000000 
dram[5]: 32.000000 27.714285 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 32.000000 15.071428 11.777778 32.000000 32.000000 32.000000 32.000000 
average row locality = 17898/659 = 27.159332
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       195       192       192       192       192       192       192       192       192       192       192       192       160       160       160       160 
dram[1]:       194       192       192       192       192       192       192       192       192       192       192       192       160       160       160       160 
dram[2]:       192       192       192       192       192       192       192       192       192       192       192       192       160       160       160       160 
dram[3]:       192       192       192       192       192       192       192       192       192       192       192       192       160       160       160       160 
dram[4]:       192       192       192       192       192       192       192       192       192       192       192       192       160       160       160       160 
dram[5]:       192       194       192       192       192       192       192       192       192       192       192       192       160       160       160       160 
total reads: 17671
bank skew: 195/160 = 1.22
chip skew: 2947/2944 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        19        18         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        18        18         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        18        20         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        18        21         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        16        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        19        20         0         0         0         0 
total reads: 227
min_bank_accesses = 0!
chip skew: 39/36 = 1.08
average mf latency per bank:
dram[0]:        289       270       280       271       277       271       270       272       271       275       257       254       274       276       275       275
dram[1]:        270       274       276       278       275       275       274       271       274       271       261       254       275       270       276       273
dram[2]:        269       272       272       274       271       273       271       267       270       271       258       254       272       275       275       275
dram[3]:        271       271       271       274       271       275       272       272       273       271       256       253       275       271       273       271
dram[4]:        269       271       273       276       270       274       271       271       274       274       257       254       272       270       274       271
dram[5]:        272       272       274       277       275       275       273       276       274       277       255       257       274       277       272       276
maximum mf latency per bank:
dram[0]:        369       359       435       374       461       385       365       363       378       372       353       362       371       386       381       401
dram[1]:        394       374       447       425       461       429       371       375       378       365       401       341       371       356       387       364
dram[2]:        364       397       405       425       402       441       356       333       371       375       366       381       374       395       388       414
dram[3]:        392       355       353       410       372       442       385       368       391       368       402       381       403       347       426       363
dram[4]:        352       342       354       383       366       388       392       365       383       365       403       382       380       393       424       358
dram[5]:        383       406       436       417       464       425       372       395       381       395       375       400       382       399       371       418

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501872 n_nop=495731 n_act=110 n_pre=94 n_req=2984 n_rd=5894 n_write=43 bw_util=0.02366
n_activity=40569 dram_eff=0.2927
bk0: 390a 500851i bk1: 384a 500823i bk2: 384a 500793i bk3: 384a 500672i bk4: 384a 500633i bk5: 384a 500609i bk6: 384a 500905i bk7: 384a 500851i bk8: 384a 500916i bk9: 384a 500805i bk10: 384a 500442i bk11: 384a 500564i bk12: 320a 500976i bk13: 320a 500887i bk14: 320a 500957i bk15: 320a 500863i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0095363
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501872 n_nop=495730 n_act=112 n_pre=96 n_req=2982 n_rd=5892 n_write=42 bw_util=0.02365
n_activity=40523 dram_eff=0.2929
bk0: 388a 500843i bk1: 384a 500836i bk2: 384a 500791i bk3: 384a 500630i bk4: 384a 500705i bk5: 384a 500569i bk6: 384a 500923i bk7: 384a 500807i bk8: 384a 500915i bk9: 384a 500805i bk10: 384a 500391i bk11: 384a 500504i bk12: 320a 500986i bk13: 320a 500961i bk14: 320a 500954i bk15: 320a 500852i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00860977
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501872 n_nop=495737 n_act=109 n_pre=93 n_req=2982 n_rd=5888 n_write=45 bw_util=0.02364
n_activity=40413 dram_eff=0.2936
bk0: 384a 500880i bk1: 384a 500820i bk2: 384a 500776i bk3: 384a 500642i bk4: 384a 500624i bk5: 384a 500615i bk6: 384a 500914i bk7: 384a 500892i bk8: 384a 500907i bk9: 384a 500802i bk10: 384a 500522i bk11: 384a 500415i bk12: 320a 500959i bk13: 320a 500839i bk14: 320a 500926i bk15: 320a 500859i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0106521
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501872 n_nop=495746 n_act=106 n_pre=90 n_req=2983 n_rd=5888 n_write=42 bw_util=0.02363
n_activity=40377 dram_eff=0.2937
bk0: 384a 500917i bk1: 384a 500799i bk2: 384a 500764i bk3: 384a 500674i bk4: 384a 500718i bk5: 384a 500608i bk6: 384a 500895i bk7: 384a 500764i bk8: 384a 500923i bk9: 384a 500806i bk10: 384a 500635i bk11: 384a 500474i bk12: 320a 501001i bk13: 320a 500957i bk14: 320a 500956i bk15: 320a 500834i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00772707
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501872 n_nop=495735 n_act=110 n_pre=94 n_req=2982 n_rd=5888 n_write=45 bw_util=0.02364
n_activity=40558 dram_eff=0.2926
bk0: 384a 500896i bk1: 384a 500837i bk2: 384a 500770i bk3: 384a 500644i bk4: 384a 500681i bk5: 384a 500652i bk6: 384a 500911i bk7: 384a 500823i bk8: 384a 500910i bk9: 384a 500842i bk10: 384a 500572i bk11: 384a 500253i bk12: 320a 500983i bk13: 320a 500906i bk14: 320a 500953i bk15: 320a 500897i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00898436
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=501872 n_nop=495726 n_act=113 n_pre=97 n_req=2985 n_rd=5892 n_write=44 bw_util=0.02366
n_activity=40474 dram_eff=0.2933
bk0: 384a 500894i bk1: 388a 500805i bk2: 384a 500748i bk3: 384a 500658i bk4: 384a 500653i bk5: 384a 500579i bk6: 384a 500864i bk7: 384a 500776i bk8: 384a 500915i bk9: 384a 500818i bk10: 384a 500511i bk11: 384a 500418i bk12: 320a 500996i bk13: 320a 500926i bk14: 320a 500931i bk15: 320a 500773i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00979134

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1537, Miss = 1475, Miss_rate = 0.960, Pending_hits = 15, Reservation_fails = 299
L2_cache_bank[1]: Access = 1493, Miss = 1472, Miss_rate = 0.986, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 1523, Miss = 1474, Miss_rate = 0.968, Pending_hits = 12, Reservation_fails = 161
L2_cache_bank[3]: Access = 1492, Miss = 1472, Miss_rate = 0.987, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 1492, Miss = 1472, Miss_rate = 0.987, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[5]: Access = 1495, Miss = 1472, Miss_rate = 0.985, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 1493, Miss = 1472, Miss_rate = 0.986, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 1495, Miss = 1472, Miss_rate = 0.985, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[8]: Access = 1493, Miss = 1472, Miss_rate = 0.986, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 1495, Miss = 1472, Miss_rate = 0.985, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 1492, Miss = 1472, Miss_rate = 0.987, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 1525, Miss = 1474, Miss_rate = 0.967, Pending_hits = 12, Reservation_fails = 215
L2_total_cache_accesses = 18025
L2_total_cache_misses = 17671
L2_total_cache_miss_rate = 0.9804
L2_total_cache_pending_hits = 86
L2_total_cache_reservation_fails = 675
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17536
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 575
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=89071
icnt_total_pkts_simt_to_mem=18537
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.053
	minimum = 6
	maximum = 103
Network latency average = 11.2253
	minimum = 6
	maximum = 88
Slowest packet = 433
Flit latency average = 9.80074
	minimum = 6
	maximum = 84
Slowest flit = 26029
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00351173
	minimum = 0.00314829 (at node 0)
	maximum = 0.00404253 (at node 15)
Accepted packet rate average = 0.00351173
	minimum = 0.00314829 (at node 0)
	maximum = 0.00404253 (at node 15)
Injected flit rate average = 0.0104824
	minimum = 0.00323771 (at node 0)
	maximum = 0.0199234 (at node 15)
Accepted flit rate average= 0.0104824
	minimum = 0.00402938 (at node 18)
	maximum = 0.0164673 (at node 1)
Injected packet length average = 2.98497
Accepted packet length average = 2.98497
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.053 (1 samples)
	minimum = 6 (1 samples)
	maximum = 103 (1 samples)
Network latency average = 11.2253 (1 samples)
	minimum = 6 (1 samples)
	maximum = 88 (1 samples)
Flit latency average = 9.80074 (1 samples)
	minimum = 6 (1 samples)
	maximum = 84 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00351173 (1 samples)
	minimum = 0.00314829 (1 samples)
	maximum = 0.00404253 (1 samples)
Accepted packet rate average = 0.00351173 (1 samples)
	minimum = 0.00314829 (1 samples)
	maximum = 0.00404253 (1 samples)
Injected flit rate average = 0.0104824 (1 samples)
	minimum = 0.00323771 (1 samples)
	maximum = 0.0199234 (1 samples)
Accepted flit rate average = 0.0104824 (1 samples)
	minimum = 0.00402938 (1 samples)
	maximum = 0.0164673 (1 samples)
Injected packet size average = 2.98497 (1 samples)
Accepted packet size average = 2.98497 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 33 sec (93 sec)
gpgpu_simulation_rate = 59458 (inst/sec)
gpgpu_simulation_rate = 4088 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

Initial ThreadBlockCount: 256 PointCount: 4096 Max degree: 137


GPGPU-Sim PTX: cudaLaunch for 0x0x406e30 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z10QTC_devicePfPcS0_PiS1_S1_S_S1_iiifiiiib' to stream 0, gridDim= (256,1,1) blockDim = (64,1,1) 
kernel '_Z10QTC_devicePfPcS0_PiS1_S1_S_S1_iiifiiiib' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z10QTC_devicePfPcS0_PiS1_S1_S_S1_iiifiiiib'
GPGPU-Sim uArch: CTA/core = 8, limited by: regs cta_limit
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,380207)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z10QTC_devicePfPcS0_PiS1_S1_S_S1_iiifiiiib'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,380207)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z10QTC_devicePfPcS0_PiS1_S1_S_S1_iiifiiiib'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,380207)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z10QTC_devicePfPcS0_PiS1_S1_S_S1_iiifiiiib'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,380207)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z10QTC_devicePfPcS0_PiS1_S1_S_S1_iiifiiiib'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,380207)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z10QTC_devicePfPcS0_PiS1_S1_S_S1_iiifiiiib'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,380207)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z10QTC_devicePfPcS0_PiS1_S1_S_S1_iiifiiiib'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,380207)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z10QTC_devicePfPcS0_PiS1_S1_S_S1_iiifiiiib'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,380207)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z10QTC_devicePfPcS0_PiS1_S1_S_S1_iiifiiiib'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,380207)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z10QTC_devicePfPcS0_PiS1_S1_S_S1_iiifiiiib'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,380207)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z10QTC_devicePfPcS0_PiS1_S1_S_S1_iiifiiiib'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,380207)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z10QTC_devicePfPcS0_PiS1_S1_S_S1_iiifiiiib'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,380207)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z10QTC_devicePfPcS0_PiS1_S1_S_S1_iiifiiiib'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,380207)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z10QTC_devicePfPcS0_PiS1_S1_S_S1_iiifiiiib'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,380207)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z10QTC_devicePfPcS0_PiS1_S1_S_S1_iiifiiiib'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,380207)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,380207)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,380207)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,380207)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,380207)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,380207)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,380207)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,380207)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,380207)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,380207)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,380207)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,380207)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,380207)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,380207)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,380207)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,380207)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,380207)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,380207)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,380207)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,380207)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,380207)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,380207)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,380207)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,380207)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,380207)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,380207)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,380207)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,380207)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,380207)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,380207)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,380207)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,380207)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,380207)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,380207)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,380207)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,380207)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,380207)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,380207)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,380207)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,380207)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,380207)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,380207)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,380207)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,380207)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,380207)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,380207)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,380207)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,380207)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,380207)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,380207)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,380207)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,380207)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,380207)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,380207)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,380207)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,380207)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,380207)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,380207)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,380207)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,380207)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,380207)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,380207)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,380207)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,380207)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,380207)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,380207)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,380207)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,380207)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,380207)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,380207)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,380207)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,380207)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,380207)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,380207)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,380207)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,380207)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,380207)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,380207)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,380207)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,380207)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,380207)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,380207)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,380207)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,380207)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,380207)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,380207)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,380207)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,380207)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,380207)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,380207)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,380207)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,380207)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,380207)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,380207)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,380207)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,380207)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,380207)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,380207)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,380207)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,380207)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,380207)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,380207)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,380207)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8,380207)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,380207)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,380207)
GPGPU-Sim uArch: cycles simulated: 381207  inst.: 5545920 (ipc=16.3) sim_rate=58999 (inst/sec) elapsed = 0:0:01:34 / Tue Mar 22 12:41:15 2016
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(4,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(14,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(5,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(9,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 384707  inst.: 5915680 (ipc=85.8) sim_rate=62270 (inst/sec) elapsed = 0:0:01:35 / Tue Mar 22 12:41:16 2016
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(8,0,0) tid=(30,0,0)
GPGPU-Sim uArch: cycles simulated: 388207  inst.: 6058407 (ipc=66.1) sim_rate=63108 (inst/sec) elapsed = 0:0:01:36 / Tue Mar 22 12:41:17 2016
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(9,0,0) tid=(46,0,0)
GPGPU-Sim uArch: cycles simulated: 392707  inst.: 6115564 (ipc=46.9) sim_rate=63047 (inst/sec) elapsed = 0:0:01:37 / Tue Mar 22 12:41:18 2016
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(15,0,0) tid=(37,0,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(25,0,0) tid=(46,0,0)
GPGPU-Sim uArch: cycles simulated: 396207  inst.: 6359376 (ipc=51.9) sim_rate=64891 (inst/sec) elapsed = 0:0:01:38 / Tue Mar 22 12:41:19 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(43,0,0) tid=(36,0,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(10,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 400207  inst.: 6467239 (ipc=46.9) sim_rate=65325 (inst/sec) elapsed = 0:0:01:39 / Tue Mar 22 12:41:20 2016
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(38,0,0) tid=(59,0,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(48,0,0) tid=(54,0,0)
GPGPU-Sim uArch: cycles simulated: 403707  inst.: 6687031 (ipc=49.3) sim_rate=66870 (inst/sec) elapsed = 0:0:01:40 / Tue Mar 22 12:41:21 2016
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(5,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 407707  inst.: 6844029 (ipc=47.8) sim_rate=67762 (inst/sec) elapsed = 0:0:01:41 / Tue Mar 22 12:41:22 2016
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(63,0,0) tid=(35,0,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(61,0,0) tid=(50,0,0)
GPGPU-Sim uArch: cycles simulated: 411207  inst.: 7021128 (ipc=48.1) sim_rate=68834 (inst/sec) elapsed = 0:0:01:42 / Tue Mar 22 12:41:23 2016
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(60,0,0) tid=(41,0,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(10,0,0) tid=(46,0,0)
GPGPU-Sim uArch: cycles simulated: 415207  inst.: 7201532 (ipc=47.8) sim_rate=69917 (inst/sec) elapsed = 0:0:01:43 / Tue Mar 22 12:41:24 2016
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(64,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(82,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 418707  inst.: 7372915 (ipc=47.9) sim_rate=70893 (inst/sec) elapsed = 0:0:01:44 / Tue Mar 22 12:41:25 2016
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(92,0,0) tid=(51,0,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(104,0,0) tid=(62,0,0)
GPGPU-Sim uArch: cycles simulated: 422707  inst.: 7571590 (ipc=48.0) sim_rate=72110 (inst/sec) elapsed = 0:0:01:45 / Tue Mar 22 12:41:26 2016
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(119,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(102,0,0) tid=(46,0,0)
GPGPU-Sim uArch: cycles simulated: 426207  inst.: 7735780 (ipc=48.0) sim_rate=72979 (inst/sec) elapsed = 0:0:01:46 / Tue Mar 22 12:41:27 2016
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(114,0,0) tid=(48,0,0)
GPGPU-Sim uArch: cycles simulated: 430207  inst.: 7921887 (ipc=47.8) sim_rate=74036 (inst/sec) elapsed = 0:0:01:47 / Tue Mar 22 12:41:28 2016
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(1,0,0) tid=(42,0,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(115,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 434207  inst.: 8044124 (ipc=46.6) sim_rate=74482 (inst/sec) elapsed = 0:0:01:48 / Tue Mar 22 12:41:29 2016
GPGPU-Sim uArch: cycles simulated: 438707  inst.: 8096796 (ipc=43.9) sim_rate=74282 (inst/sec) elapsed = 0:0:01:49 / Tue Mar 22 12:41:30 2016
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(111,0,0) tid=(50,0,0)
GPGPU-Sim uArch: cycles simulated: 443207  inst.: 8175311 (ipc=42.0) sim_rate=74321 (inst/sec) elapsed = 0:0:01:50 / Tue Mar 22 12:41:31 2016
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(10,0,0) tid=(46,0,0)
GPGPU-Sim uArch: cycles simulated: 447707  inst.: 8239258 (ipc=40.1) sim_rate=74227 (inst/sec) elapsed = 0:0:01:51 / Tue Mar 22 12:41:32 2016
GPGPU-Sim uArch: cycles simulated: 452707  inst.: 8274564 (ipc=37.9) sim_rate=73880 (inst/sec) elapsed = 0:0:01:52 / Tue Mar 22 12:41:33 2016
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(3,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 457207  inst.: 8383032 (ipc=37.1) sim_rate=74186 (inst/sec) elapsed = 0:0:01:53 / Tue Mar 22 12:41:34 2016
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(1,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 461707  inst.: 8429205 (ipc=35.6) sim_rate=73940 (inst/sec) elapsed = 0:0:01:54 / Tue Mar 22 12:41:35 2016
GPGPU-Sim uArch: cycles simulated: 466207  inst.: 8480495 (ipc=34.3) sim_rate=73743 (inst/sec) elapsed = 0:0:01:55 / Tue Mar 22 12:41:36 2016
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(2,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 470707  inst.: 8521349 (ipc=33.1) sim_rate=73459 (inst/sec) elapsed = 0:0:01:56 / Tue Mar 22 12:41:37 2016
GPGPU-Sim uArch: cycles simulated: 475207  inst.: 8568684 (ipc=32.0) sim_rate=73236 (inst/sec) elapsed = 0:0:01:57 / Tue Mar 22 12:41:38 2016
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(4,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 480207  inst.: 8621640 (ipc=30.9) sim_rate=73064 (inst/sec) elapsed = 0:0:01:58 / Tue Mar 22 12:41:39 2016
GPGPU-Sim uArch: cycles simulated: 484707  inst.: 8662150 (ipc=30.0) sim_rate=72791 (inst/sec) elapsed = 0:0:01:59 / Tue Mar 22 12:41:40 2016
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(5,0,0) tid=(40,0,0)
GPGPU-Sim uArch: cycles simulated: 489207  inst.: 8710392 (ipc=29.2) sim_rate=72586 (inst/sec) elapsed = 0:0:02:00 / Tue Mar 22 12:41:41 2016
GPGPU-Sim uArch: cycles simulated: 493707  inst.: 8753340 (ipc=28.4) sim_rate=72341 (inst/sec) elapsed = 0:0:02:01 / Tue Mar 22 12:41:42 2016
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(11,0,0) tid=(46,0,0)
GPGPU-Sim uArch: cycles simulated: 498207  inst.: 8820628 (ipc=27.9) sim_rate=72300 (inst/sec) elapsed = 0:0:02:02 / Tue Mar 22 12:41:43 2016
GPGPU-Sim uArch: cycles simulated: 502707  inst.: 8872399 (ipc=27.3) sim_rate=72133 (inst/sec) elapsed = 0:0:02:03 / Tue Mar 22 12:41:44 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(1,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 507707  inst.: 8923175 (ipc=26.6) sim_rate=71961 (inst/sec) elapsed = 0:0:02:04 / Tue Mar 22 12:41:45 2016
GPGPU-Sim uArch: cycles simulated: 512207  inst.: 8962151 (ipc=26.0) sim_rate=71697 (inst/sec) elapsed = 0:0:02:05 / Tue Mar 22 12:41:46 2016
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(9,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 516707  inst.: 9030613 (ipc=25.6) sim_rate=71671 (inst/sec) elapsed = 0:0:02:06 / Tue Mar 22 12:41:47 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(10,0,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 521207  inst.: 9081810 (ipc=25.2) sim_rate=71510 (inst/sec) elapsed = 0:0:02:07 / Tue Mar 22 12:41:48 2016
GPGPU-Sim uArch: cycles simulated: 525707  inst.: 9156422 (ipc=24.9) sim_rate=71534 (inst/sec) elapsed = 0:0:02:08 / Tue Mar 22 12:41:49 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(11,0,0) tid=(0,0,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(13,0,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 529707  inst.: 9278177 (ipc=25.1) sim_rate=71923 (inst/sec) elapsed = 0:0:02:09 / Tue Mar 22 12:41:50 2016
GPGPU-Sim uArch: cycles simulated: 534707  inst.: 9329798 (ipc=24.6) sim_rate=71767 (inst/sec) elapsed = 0:0:02:10 / Tue Mar 22 12:41:51 2016
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(13,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 539207  inst.: 9380255 (ipc=24.2) sim_rate=71605 (inst/sec) elapsed = 0:0:02:11 / Tue Mar 22 12:41:52 2016
GPGPU-Sim uArch: cycles simulated: 543707  inst.: 9452889 (ipc=24.0) sim_rate=71612 (inst/sec) elapsed = 0:0:02:12 / Tue Mar 22 12:41:53 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(14,0,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 548207  inst.: 9531800 (ipc=23.8) sim_rate=71667 (inst/sec) elapsed = 0:0:02:13 / Tue Mar 22 12:41:54 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(1,0,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 552707  inst.: 9573463 (ipc=23.4) sim_rate=71443 (inst/sec) elapsed = 0:0:02:14 / Tue Mar 22 12:41:55 2016
GPGPU-Sim uArch: cycles simulated: 557207  inst.: 9626599 (ipc=23.1) sim_rate=71308 (inst/sec) elapsed = 0:0:02:15 / Tue Mar 22 12:41:56 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(14,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 561707  inst.: 9677543 (ipc=22.9) sim_rate=71158 (inst/sec) elapsed = 0:0:02:16 / Tue Mar 22 12:41:57 2016
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(10,0,0) tid=(40,0,0)
GPGPU-Sim uArch: cycles simulated: 566207  inst.: 9745643 (ipc=22.7) sim_rate=71136 (inst/sec) elapsed = 0:0:02:17 / Tue Mar 22 12:41:58 2016
GPGPU-Sim uArch: cycles simulated: 570707  inst.: 9793608 (ipc=22.4) sim_rate=70968 (inst/sec) elapsed = 0:0:02:18 / Tue Mar 22 12:41:59 2016
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(8,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 575207  inst.: 9922886 (ipc=22.5) sim_rate=71387 (inst/sec) elapsed = 0:0:02:19 / Tue Mar 22 12:42:00 2016
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(5,0,0) tid=(53,0,0)
GPGPU-Sim uArch: cycles simulated: 579707  inst.: 9970142 (ipc=22.3) sim_rate=71215 (inst/sec) elapsed = 0:0:02:20 / Tue Mar 22 12:42:01 2016
GPGPU-Sim uArch: cycles simulated: 584207  inst.: 10019083 (ipc=22.0) sim_rate=71057 (inst/sec) elapsed = 0:0:02:21 / Tue Mar 22 12:42:02 2016
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(13,0,0) tid=(42,0,0)
GPGPU-Sim uArch: cycles simulated: 588707  inst.: 10061390 (ipc=21.7) sim_rate=70854 (inst/sec) elapsed = 0:0:02:22 / Tue Mar 22 12:42:03 2016
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(6,0,0) tid=(56,0,0)
GPGPU-Sim uArch: cycles simulated: 593207  inst.: 10126942 (ipc=21.6) sim_rate=70817 (inst/sec) elapsed = 0:0:02:23 / Tue Mar 22 12:42:04 2016
GPGPU-Sim uArch: cycles simulated: 597707  inst.: 10180298 (ipc=21.4) sim_rate=70696 (inst/sec) elapsed = 0:0:02:24 / Tue Mar 22 12:42:05 2016
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(2,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 602207  inst.: 10287011 (ipc=21.4) sim_rate=70944 (inst/sec) elapsed = 0:0:02:25 / Tue Mar 22 12:42:06 2016
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(6,0,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 606707  inst.: 10333305 (ipc=21.2) sim_rate=70776 (inst/sec) elapsed = 0:0:02:26 / Tue Mar 22 12:42:07 2016
GPGPU-Sim uArch: cycles simulated: 611207  inst.: 10381027 (ipc=21.0) sim_rate=70619 (inst/sec) elapsed = 0:0:02:27 / Tue Mar 22 12:42:08 2016
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(13,0,0) tid=(20,0,0)
GPGPU-Sim uArch: cycles simulated: 615707  inst.: 10432209 (ipc=20.8) sim_rate=70487 (inst/sec) elapsed = 0:0:02:28 / Tue Mar 22 12:42:09 2016
GPGPU-Sim uArch: cycles simulated: 620207  inst.: 10498348 (ipc=20.7) sim_rate=70458 (inst/sec) elapsed = 0:0:02:29 / Tue Mar 22 12:42:10 2016
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(4,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 624707  inst.: 10553774 (ipc=20.5) sim_rate=70358 (inst/sec) elapsed = 0:0:02:30 / Tue Mar 22 12:42:11 2016
GPGPU-Sim uArch: cycles simulated: 629207  inst.: 10593771 (ipc=20.3) sim_rate=70157 (inst/sec) elapsed = 0:0:02:31 / Tue Mar 22 12:42:12 2016
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(5,0,0) tid=(52,0,0)
GPGPU-Sim uArch: cycles simulated: 633707  inst.: 10644601 (ipc=20.2) sim_rate=70030 (inst/sec) elapsed = 0:0:02:32 / Tue Mar 22 12:42:13 2016
GPGPU-Sim uArch: cycles simulated: 638207  inst.: 10690627 (ipc=20.0) sim_rate=69873 (inst/sec) elapsed = 0:0:02:33 / Tue Mar 22 12:42:14 2016
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(5,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 642707  inst.: 10739398 (ipc=19.8) sim_rate=69736 (inst/sec) elapsed = 0:0:02:34 / Tue Mar 22 12:42:15 2016
GPGPU-Sim uArch: cycles simulated: 647707  inst.: 10788020 (ipc=19.7) sim_rate=69600 (inst/sec) elapsed = 0:0:02:35 / Tue Mar 22 12:42:16 2016
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(4,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 652207  inst.: 10834604 (ipc=19.5) sim_rate=69452 (inst/sec) elapsed = 0:0:02:36 / Tue Mar 22 12:42:17 2016
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(8,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 656707  inst.: 10905795 (ipc=19.4) sim_rate=69463 (inst/sec) elapsed = 0:0:02:37 / Tue Mar 22 12:42:18 2016
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(2,0,0) tid=(41,0,0)
GPGPU-Sim uArch: cycles simulated: 661207  inst.: 10984950 (ipc=19.4) sim_rate=69525 (inst/sec) elapsed = 0:0:02:38 / Tue Mar 22 12:42:19 2016
GPGPU-Sim uArch: cycles simulated: 665207  inst.: 11049255 (ipc=19.4) sim_rate=69492 (inst/sec) elapsed = 0:0:02:39 / Tue Mar 22 12:42:20 2016
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(5,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 669707  inst.: 11105538 (ipc=19.3) sim_rate=69409 (inst/sec) elapsed = 0:0:02:40 / Tue Mar 22 12:42:21 2016
GPGPU-Sim uArch: cycles simulated: 674707  inst.: 11154136 (ipc=19.1) sim_rate=69280 (inst/sec) elapsed = 0:0:02:41 / Tue Mar 22 12:42:22 2016
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(12,0,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 679207  inst.: 11200835 (ipc=19.0) sim_rate=69140 (inst/sec) elapsed = 0:0:02:42 / Tue Mar 22 12:42:23 2016
GPGPU-Sim uArch: cycles simulated: 683707  inst.: 11251587 (ipc=18.9) sim_rate=69028 (inst/sec) elapsed = 0:0:02:43 / Tue Mar 22 12:42:24 2016
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(12,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 688207  inst.: 11292783 (ipc=18.7) sim_rate=68858 (inst/sec) elapsed = 0:0:02:44 / Tue Mar 22 12:42:25 2016
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(9,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 692707  inst.: 11370963 (ipc=18.7) sim_rate=68914 (inst/sec) elapsed = 0:0:02:45 / Tue Mar 22 12:42:26 2016
GPGPU-Sim uArch: cycles simulated: 697207  inst.: 11417012 (ipc=18.6) sim_rate=68777 (inst/sec) elapsed = 0:0:02:46 / Tue Mar 22 12:42:27 2016
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(8,0,0) tid=(52,0,0)
GPGPU-Sim uArch: cycles simulated: 701707  inst.: 11462995 (ipc=18.5) sim_rate=68640 (inst/sec) elapsed = 0:0:02:47 / Tue Mar 22 12:42:28 2016
GPGPU-Sim uArch: cycles simulated: 705707  inst.: 11548997 (ipc=18.5) sim_rate=68744 (inst/sec) elapsed = 0:0:02:48 / Tue Mar 22 12:42:29 2016
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(1,0,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 710207  inst.: 11640045 (ipc=18.5) sim_rate=68876 (inst/sec) elapsed = 0:0:02:49 / Tue Mar 22 12:42:30 2016
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(7,0,0) tid=(53,0,0)
GPGPU-Sim uArch: cycles simulated: 714707  inst.: 11681643 (ipc=18.4) sim_rate=68715 (inst/sec) elapsed = 0:0:02:50 / Tue Mar 22 12:42:31 2016
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(4,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 719207  inst.: 11757976 (ipc=18.4) sim_rate=68760 (inst/sec) elapsed = 0:0:02:51 / Tue Mar 22 12:42:32 2016
GPGPU-Sim uArch: cycles simulated: 723707  inst.: 11807359 (ipc=18.3) sim_rate=68647 (inst/sec) elapsed = 0:0:02:52 / Tue Mar 22 12:42:33 2016
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(6,0,0) tid=(20,0,0)
GPGPU-Sim uArch: cycles simulated: 728207  inst.: 11856663 (ipc=18.2) sim_rate=68535 (inst/sec) elapsed = 0:0:02:53 / Tue Mar 22 12:42:34 2016
GPGPU-Sim uArch: cycles simulated: 732707  inst.: 11901696 (ipc=18.1) sim_rate=68400 (inst/sec) elapsed = 0:0:02:54 / Tue Mar 22 12:42:35 2016
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(9,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 737207  inst.: 11952790 (ipc=18.0) sim_rate=68301 (inst/sec) elapsed = 0:0:02:55 / Tue Mar 22 12:42:36 2016
GPGPU-Sim uArch: cycles simulated: 741707  inst.: 11994138 (ipc=17.9) sim_rate=68148 (inst/sec) elapsed = 0:0:02:56 / Tue Mar 22 12:42:37 2016
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(0,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 746207  inst.: 12045941 (ipc=17.8) sim_rate=68056 (inst/sec) elapsed = 0:0:02:57 / Tue Mar 22 12:42:38 2016
GPGPU-Sim uArch: cycles simulated: 750707  inst.: 12089199 (ipc=17.7) sim_rate=67916 (inst/sec) elapsed = 0:0:02:58 / Tue Mar 22 12:42:39 2016
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(13,0,0) tid=(40,0,0)
GPGPU-Sim uArch: cycles simulated: 755207  inst.: 12139988 (ipc=17.6) sim_rate=67821 (inst/sec) elapsed = 0:0:02:59 / Tue Mar 22 12:42:40 2016
GPGPU-Sim uArch: cycles simulated: 759707  inst.: 12184350 (ipc=17.5) sim_rate=67690 (inst/sec) elapsed = 0:0:03:00 / Tue Mar 22 12:42:41 2016
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(11,0,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 764207  inst.: 12231529 (ipc=17.5) sim_rate=67577 (inst/sec) elapsed = 0:0:03:01 / Tue Mar 22 12:42:42 2016
GPGPU-Sim uArch: cycles simulated: 769207  inst.: 12283871 (ipc=17.4) sim_rate=67493 (inst/sec) elapsed = 0:0:03:02 / Tue Mar 22 12:42:43 2016
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(1,0,0) tid=(62,0,0)
GPGPU-Sim uArch: cycles simulated: 773707  inst.: 12330493 (ipc=17.3) sim_rate=67379 (inst/sec) elapsed = 0:0:03:03 / Tue Mar 22 12:42:44 2016
GPGPU-Sim uArch: cycles simulated: 778207  inst.: 12384408 (ipc=17.2) sim_rate=67306 (inst/sec) elapsed = 0:0:03:04 / Tue Mar 22 12:42:45 2016
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(2,0,0) tid=(61,0,0)
GPGPU-Sim uArch: cycles simulated: 782207  inst.: 12474509 (ipc=17.3) sim_rate=67429 (inst/sec) elapsed = 0:0:03:05 / Tue Mar 22 12:42:46 2016
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(10,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 786707  inst.: 12520741 (ipc=17.2) sim_rate=67315 (inst/sec) elapsed = 0:0:03:06 / Tue Mar 22 12:42:47 2016
GPGPU-Sim uArch: cycles simulated: 791207  inst.: 12571827 (ipc=17.1) sim_rate=67229 (inst/sec) elapsed = 0:0:03:07 / Tue Mar 22 12:42:48 2016
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(6,0,0) tid=(49,0,0)
GPGPU-Sim uArch: cycles simulated: 795707  inst.: 12617587 (ipc=17.1) sim_rate=67114 (inst/sec) elapsed = 0:0:03:08 / Tue Mar 22 12:42:49 2016
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(3,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 800207  inst.: 12696545 (ipc=17.1) sim_rate=67177 (inst/sec) elapsed = 0:0:03:09 / Tue Mar 22 12:42:50 2016
GPGPU-Sim uArch: cycles simulated: 804707  inst.: 12732627 (ipc=17.0) sim_rate=67013 (inst/sec) elapsed = 0:0:03:10 / Tue Mar 22 12:42:51 2016
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(3,0,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 809207  inst.: 12789956 (ipc=16.9) sim_rate=66963 (inst/sec) elapsed = 0:0:03:11 / Tue Mar 22 12:42:52 2016
GPGPU-Sim uArch: cycles simulated: 814207  inst.: 12833153 (ipc=16.8) sim_rate=66839 (inst/sec) elapsed = 0:0:03:12 / Tue Mar 22 12:42:53 2016
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(14,0,0) tid=(46,0,0)
GPGPU-Sim uArch: cycles simulated: 818207  inst.: 12883432 (ipc=16.8) sim_rate=66753 (inst/sec) elapsed = 0:0:03:13 / Tue Mar 22 12:42:54 2016
GPGPU-Sim uArch: cycles simulated: 823207  inst.: 12928675 (ipc=16.7) sim_rate=66642 (inst/sec) elapsed = 0:0:03:14 / Tue Mar 22 12:42:55 2016
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(1,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 827707  inst.: 12977519 (ipc=16.6) sim_rate=66551 (inst/sec) elapsed = 0:0:03:15 / Tue Mar 22 12:42:56 2016
GPGPU-Sim uArch: cycles simulated: 832207  inst.: 13035289 (ipc=16.6) sim_rate=66506 (inst/sec) elapsed = 0:0:03:16 / Tue Mar 22 12:42:57 2016
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(0,0,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 836707  inst.: 13098727 (ipc=16.6) sim_rate=66491 (inst/sec) elapsed = 0:0:03:17 / Tue Mar 22 12:42:58 2016
GPGPU-Sim uArch: cycles simulated: 841207  inst.: 13146642 (ipc=16.5) sim_rate=66397 (inst/sec) elapsed = 0:0:03:18 / Tue Mar 22 12:42:59 2016
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(6,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 845707  inst.: 13191141 (ipc=16.5) sim_rate=66287 (inst/sec) elapsed = 0:0:03:19 / Tue Mar 22 12:43:00 2016
GPGPU-Sim uArch: cycles simulated: 850207  inst.: 13253594 (ipc=16.4) sim_rate=66267 (inst/sec) elapsed = 0:0:03:20 / Tue Mar 22 12:43:01 2016
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(12,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 854207  inst.: 13346814 (ipc=16.5) sim_rate=66402 (inst/sec) elapsed = 0:0:03:21 / Tue Mar 22 12:43:02 2016
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(1,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 858707  inst.: 13415945 (ipc=16.5) sim_rate=66415 (inst/sec) elapsed = 0:0:03:22 / Tue Mar 22 12:43:03 2016
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(5,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 863207  inst.: 13461336 (ipc=16.4) sim_rate=66312 (inst/sec) elapsed = 0:0:03:23 / Tue Mar 22 12:43:04 2016
GPGPU-Sim uArch: cycles simulated: 867707  inst.: 13511132 (ipc=16.4) sim_rate=66231 (inst/sec) elapsed = 0:0:03:24 / Tue Mar 22 12:43:05 2016
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(14,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 872207  inst.: 13557436 (ipc=16.3) sim_rate=66133 (inst/sec) elapsed = 0:0:03:25 / Tue Mar 22 12:43:06 2016
GPGPU-Sim uArch: cycles simulated: 876707  inst.: 13604300 (ipc=16.3) sim_rate=66040 (inst/sec) elapsed = 0:0:03:26 / Tue Mar 22 12:43:07 2016
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(14,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 881207  inst.: 13654146 (ipc=16.2) sim_rate=65962 (inst/sec) elapsed = 0:0:03:27 / Tue Mar 22 12:43:08 2016
GPGPU-Sim uArch: cycles simulated: 885707  inst.: 13699163 (ipc=16.2) sim_rate=65861 (inst/sec) elapsed = 0:0:03:28 / Tue Mar 22 12:43:09 2016
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(4,0,0) tid=(61,0,0)
GPGPU-Sim uArch: cycles simulated: 889707  inst.: 13741859 (ipc=16.1) sim_rate=65750 (inst/sec) elapsed = 0:0:03:29 / Tue Mar 22 12:43:10 2016
GPGPU-Sim uArch: cycles simulated: 894207  inst.: 13789503 (ipc=16.1) sim_rate=65664 (inst/sec) elapsed = 0:0:03:30 / Tue Mar 22 12:43:11 2016
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(11,0,0) tid=(22,0,0)
GPGPU-Sim uArch: cycles simulated: 898707  inst.: 13864522 (ipc=16.1) sim_rate=65708 (inst/sec) elapsed = 0:0:03:31 / Tue Mar 22 12:43:12 2016
GPGPU-Sim uArch: cycles simulated: 903207  inst.: 13910631 (ipc=16.0) sim_rate=65616 (inst/sec) elapsed = 0:0:03:32 / Tue Mar 22 12:43:13 2016
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(9,0,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 907207  inst.: 13980906 (ipc=16.0) sim_rate=65638 (inst/sec) elapsed = 0:0:03:33 / Tue Mar 22 12:43:14 2016
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(13,0,0) tid=(30,0,0)
GPGPU-Sim uArch: cycles simulated: 911707  inst.: 14029431 (ipc=16.0) sim_rate=65558 (inst/sec) elapsed = 0:0:03:34 / Tue Mar 22 12:43:15 2016
GPGPU-Sim uArch: cycles simulated: 916207  inst.: 14076094 (ipc=15.9) sim_rate=65470 (inst/sec) elapsed = 0:0:03:35 / Tue Mar 22 12:43:16 2016
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(13,0,0) tid=(50,0,0)
GPGPU-Sim uArch: cycles simulated: 920207  inst.: 14117768 (ipc=15.9) sim_rate=65360 (inst/sec) elapsed = 0:0:03:36 / Tue Mar 22 12:43:17 2016
GPGPU-Sim uArch: cycles simulated: 924707  inst.: 14164365 (ipc=15.9) sim_rate=65273 (inst/sec) elapsed = 0:0:03:37 / Tue Mar 22 12:43:18 2016
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(13,0,0) tid=(56,0,0)
GPGPU-Sim uArch: cycles simulated: 929207  inst.: 14217225 (ipc=15.8) sim_rate=65216 (inst/sec) elapsed = 0:0:03:38 / Tue Mar 22 12:43:19 2016
GPGPU-Sim uArch: cycles simulated: 933707  inst.: 14287344 (ipc=15.8) sim_rate=65239 (inst/sec) elapsed = 0:0:03:39 / Tue Mar 22 12:43:20 2016
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(4,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 937707  inst.: 14328908 (ipc=15.8) sim_rate=65131 (inst/sec) elapsed = 0:0:03:40 / Tue Mar 22 12:43:21 2016
GPGPU-Sim uArch: cycles simulated: 942207  inst.: 14376408 (ipc=15.7) sim_rate=65051 (inst/sec) elapsed = 0:0:03:41 / Tue Mar 22 12:43:22 2016
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(2,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 946707  inst.: 14424678 (ipc=15.7) sim_rate=64976 (inst/sec) elapsed = 0:0:03:42 / Tue Mar 22 12:43:23 2016
GPGPU-Sim uArch: cycles simulated: 951207  inst.: 14492212 (ipc=15.7) sim_rate=64987 (inst/sec) elapsed = 0:0:03:43 / Tue Mar 22 12:43:24 2016
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(8,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 955207  inst.: 14544203 (ipc=15.7) sim_rate=64929 (inst/sec) elapsed = 0:0:03:44 / Tue Mar 22 12:43:25 2016
GPGPU-Sim uArch: cycles simulated: 959707  inst.: 14582783 (ipc=15.6) sim_rate=64812 (inst/sec) elapsed = 0:0:03:45 / Tue Mar 22 12:43:26 2016
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(1,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 963707  inst.: 14659243 (ipc=15.6) sim_rate=64863 (inst/sec) elapsed = 0:0:03:46 / Tue Mar 22 12:43:27 2016
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(5,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 968207  inst.: 14703633 (ipc=15.6) sim_rate=64773 (inst/sec) elapsed = 0:0:03:47 / Tue Mar 22 12:43:28 2016
GPGPU-Sim uArch: cycles simulated: 972707  inst.: 14754514 (ipc=15.6) sim_rate=64712 (inst/sec) elapsed = 0:0:03:48 / Tue Mar 22 12:43:29 2016
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(5,0,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 977207  inst.: 14797762 (ipc=15.5) sim_rate=64619 (inst/sec) elapsed = 0:0:03:49 / Tue Mar 22 12:43:30 2016
GPGPU-Sim uArch: cycles simulated: 981207  inst.: 14841299 (ipc=15.5) sim_rate=64527 (inst/sec) elapsed = 0:0:03:50 / Tue Mar 22 12:43:31 2016
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(2,0,0) tid=(52,0,0)
GPGPU-Sim uArch: cycles simulated: 985707  inst.: 14888619 (ipc=15.5) sim_rate=64452 (inst/sec) elapsed = 0:0:03:51 / Tue Mar 22 12:43:32 2016
GPGPU-Sim uArch: cycles simulated: 990207  inst.: 14964073 (ipc=15.5) sim_rate=64500 (inst/sec) elapsed = 0:0:03:52 / Tue Mar 22 12:43:33 2016
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(6,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 994207  inst.: 15010549 (ipc=15.4) sim_rate=64422 (inst/sec) elapsed = 0:0:03:53 / Tue Mar 22 12:43:34 2016
GPGPU-Sim uArch: cycles simulated: 998707  inst.: 15049335 (ipc=15.4) sim_rate=64313 (inst/sec) elapsed = 0:0:03:54 / Tue Mar 22 12:43:35 2016
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(5,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 1003207  inst.: 15106643 (ipc=15.4) sim_rate=64283 (inst/sec) elapsed = 0:0:03:55 / Tue Mar 22 12:43:36 2016
GPGPU-Sim uArch: cycles simulated: 1007707  inst.: 15143642 (ipc=15.3) sim_rate=64167 (inst/sec) elapsed = 0:0:03:56 / Tue Mar 22 12:43:37 2016
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(7,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 1011707  inst.: 15197841 (ipc=15.3) sim_rate=64125 (inst/sec) elapsed = 0:0:03:57 / Tue Mar 22 12:43:38 2016
GPGPU-Sim uArch: cycles simulated: 1016207  inst.: 15233723 (ipc=15.3) sim_rate=64007 (inst/sec) elapsed = 0:0:03:58 / Tue Mar 22 12:43:39 2016
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(2,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 1020707  inst.: 15290705 (ipc=15.2) sim_rate=63977 (inst/sec) elapsed = 0:0:03:59 / Tue Mar 22 12:43:40 2016
GPGPU-Sim uArch: cycles simulated: 1025207  inst.: 15328322 (ipc=15.2) sim_rate=63868 (inst/sec) elapsed = 0:0:04:00 / Tue Mar 22 12:43:41 2016
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(4,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 1029207  inst.: 15402741 (ipc=15.2) sim_rate=63911 (inst/sec) elapsed = 0:0:04:01 / Tue Mar 22 12:43:42 2016
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(3,0,0) tid=(22,0,0)
GPGPU-Sim uArch: cycles simulated: 1033707  inst.: 15448506 (ipc=15.2) sim_rate=63836 (inst/sec) elapsed = 0:0:04:02 / Tue Mar 22 12:43:43 2016
GPGPU-Sim uArch: cycles simulated: 1037707  inst.: 15515646 (ipc=15.2) sim_rate=63850 (inst/sec) elapsed = 0:0:04:03 / Tue Mar 22 12:43:44 2016
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(5,0,0) tid=(44,0,0)
GPGPU-Sim uArch: cycles simulated: 1042207  inst.: 15587690 (ipc=15.2) sim_rate=63883 (inst/sec) elapsed = 0:0:04:04 / Tue Mar 22 12:43:45 2016
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(9,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 1046707  inst.: 15645349 (ipc=15.2) sim_rate=63858 (inst/sec) elapsed = 0:0:04:05 / Tue Mar 22 12:43:46 2016
GPGPU-Sim uArch: cycles simulated: 1050707  inst.: 15687460 (ipc=15.1) sim_rate=63770 (inst/sec) elapsed = 0:0:04:06 / Tue Mar 22 12:43:47 2016
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(9,0,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 1055207  inst.: 15734933 (ipc=15.1) sim_rate=63704 (inst/sec) elapsed = 0:0:04:07 / Tue Mar 22 12:43:48 2016
GPGPU-Sim uArch: cycles simulated: 1059707  inst.: 15784134 (ipc=15.1) sim_rate=63645 (inst/sec) elapsed = 0:0:04:08 / Tue Mar 22 12:43:49 2016
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(6,0,0) tid=(61,0,0)
GPGPU-Sim uArch: cycles simulated: 1063707  inst.: 15823851 (ipc=15.1) sim_rate=63549 (inst/sec) elapsed = 0:0:04:09 / Tue Mar 22 12:43:50 2016
GPGPU-Sim uArch: cycles simulated: 1068207  inst.: 15874776 (ipc=15.0) sim_rate=63499 (inst/sec) elapsed = 0:0:04:10 / Tue Mar 22 12:43:51 2016
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(1,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1072707  inst.: 15919819 (ipc=15.0) sim_rate=63425 (inst/sec) elapsed = 0:0:04:11 / Tue Mar 22 12:43:52 2016
GPGPU-Sim uArch: cycles simulated: 1077207  inst.: 15968967 (ipc=15.0) sim_rate=63368 (inst/sec) elapsed = 0:0:04:12 / Tue Mar 22 12:43:53 2016
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(2,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 1081707  inst.: 16013068 (ipc=14.9) sim_rate=63292 (inst/sec) elapsed = 0:0:04:13 / Tue Mar 22 12:43:54 2016
GPGPU-Sim uArch: cycles simulated: 1085707  inst.: 16059634 (ipc=14.9) sim_rate=63226 (inst/sec) elapsed = 0:0:04:14 / Tue Mar 22 12:43:55 2016
GPGPU-Sim uArch: cycles simulated: 1090207  inst.: 16097460 (ipc=14.9) sim_rate=63127 (inst/sec) elapsed = 0:0:04:15 / Tue Mar 22 12:43:56 2016
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(14,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1094207  inst.: 16193665 (ipc=14.9) sim_rate=63256 (inst/sec) elapsed = 0:0:04:16 / Tue Mar 22 12:43:57 2016
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(5,0,0) tid=(46,0,0)
GPGPU-Sim uArch: cycles simulated: 1098707  inst.: 16249309 (ipc=14.9) sim_rate=63226 (inst/sec) elapsed = 0:0:04:17 / Tue Mar 22 12:43:58 2016
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(11,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 1103207  inst.: 16302438 (ipc=14.9) sim_rate=63187 (inst/sec) elapsed = 0:0:04:18 / Tue Mar 22 12:43:59 2016
GPGPU-Sim uArch: cycles simulated: 1107707  inst.: 16349944 (ipc=14.9) sim_rate=63127 (inst/sec) elapsed = 0:0:04:19 / Tue Mar 22 12:44:00 2016
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(14,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1111707  inst.: 16391458 (ipc=14.8) sim_rate=63044 (inst/sec) elapsed = 0:0:04:20 / Tue Mar 22 12:44:01 2016
GPGPU-Sim uArch: cycles simulated: 1116207  inst.: 16441501 (ipc=14.8) sim_rate=62994 (inst/sec) elapsed = 0:0:04:21 / Tue Mar 22 12:44:02 2016
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(12,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1120707  inst.: 16490998 (ipc=14.8) sim_rate=62942 (inst/sec) elapsed = 0:0:04:22 / Tue Mar 22 12:44:03 2016
GPGPU-Sim uArch: cycles simulated: 1125207  inst.: 16536807 (ipc=14.8) sim_rate=62877 (inst/sec) elapsed = 0:0:04:23 / Tue Mar 22 12:44:04 2016
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(13,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 1129707  inst.: 16585800 (ipc=14.8) sim_rate=62825 (inst/sec) elapsed = 0:0:04:24 / Tue Mar 22 12:44:05 2016
GPGPU-Sim uArch: cycles simulated: 1134207  inst.: 16630830 (ipc=14.7) sim_rate=62757 (inst/sec) elapsed = 0:0:04:25 / Tue Mar 22 12:44:06 2016
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(7,0,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 1138207  inst.: 16698509 (ipc=14.7) sim_rate=62776 (inst/sec) elapsed = 0:0:04:26 / Tue Mar 22 12:44:07 2016
GPGPU-Sim uArch: cycles simulated: 1142707  inst.: 16750390 (ipc=14.7) sim_rate=62735 (inst/sec) elapsed = 0:0:04:27 / Tue Mar 22 12:44:08 2016
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(11,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1147207  inst.: 16798137 (ipc=14.7) sim_rate=62679 (inst/sec) elapsed = 0:0:04:28 / Tue Mar 22 12:44:09 2016
GPGPU-Sim uArch: cycles simulated: 1151207  inst.: 16849153 (ipc=14.7) sim_rate=62636 (inst/sec) elapsed = 0:0:04:29 / Tue Mar 22 12:44:10 2016
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(2,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 1155707  inst.: 16920856 (ipc=14.7) sim_rate=62669 (inst/sec) elapsed = 0:0:04:30 / Tue Mar 22 12:44:11 2016
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(12,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 1160207  inst.: 16968249 (ipc=14.7) sim_rate=62613 (inst/sec) elapsed = 0:0:04:31 / Tue Mar 22 12:44:12 2016
GPGPU-Sim uArch: cycles simulated: 1164207  inst.: 17011880 (ipc=14.6) sim_rate=62543 (inst/sec) elapsed = 0:0:04:32 / Tue Mar 22 12:44:13 2016
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(6,0,0) tid=(58,0,0)
GPGPU-Sim uArch: cycles simulated: 1168707  inst.: 17058629 (ipc=14.6) sim_rate=62485 (inst/sec) elapsed = 0:0:04:33 / Tue Mar 22 12:44:14 2016
GPGPU-Sim uArch: cycles simulated: 1173207  inst.: 17132739 (ipc=14.6) sim_rate=62528 (inst/sec) elapsed = 0:0:04:34 / Tue Mar 22 12:44:15 2016
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(11,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 1177207  inst.: 17179388 (ipc=14.6) sim_rate=62470 (inst/sec) elapsed = 0:0:04:35 / Tue Mar 22 12:44:16 2016
GPGPU-Sim uArch: cycles simulated: 1181707  inst.: 17220663 (ipc=14.6) sim_rate=62393 (inst/sec) elapsed = 0:0:04:36 / Tue Mar 22 12:44:17 2016
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(9,0,0) tid=(22,0,0)
GPGPU-Sim uArch: cycles simulated: 1186207  inst.: 17273777 (ipc=14.6) sim_rate=62360 (inst/sec) elapsed = 0:0:04:37 / Tue Mar 22 12:44:18 2016
GPGPU-Sim uArch: cycles simulated: 1190207  inst.: 17310390 (ipc=14.5) sim_rate=62267 (inst/sec) elapsed = 0:0:04:38 / Tue Mar 22 12:44:19 2016
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(5,0,0) tid=(49,0,0)
GPGPU-Sim uArch: cycles simulated: 1194707  inst.: 17361017 (ipc=14.5) sim_rate=62225 (inst/sec) elapsed = 0:0:04:39 / Tue Mar 22 12:44:20 2016
GPGPU-Sim uArch: cycles simulated: 1199207  inst.: 17407731 (ipc=14.5) sim_rate=62170 (inst/sec) elapsed = 0:0:04:40 / Tue Mar 22 12:44:21 2016
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(9,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1203207  inst.: 17450520 (ipc=14.5) sim_rate=62101 (inst/sec) elapsed = 0:0:04:41 / Tue Mar 22 12:44:22 2016
GPGPU-Sim uArch: cycles simulated: 1207707  inst.: 17498538 (ipc=14.5) sim_rate=62051 (inst/sec) elapsed = 0:0:04:42 / Tue Mar 22 12:44:23 2016
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(0,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 1212207  inst.: 17544023 (ipc=14.4) sim_rate=61993 (inst/sec) elapsed = 0:0:04:43 / Tue Mar 22 12:44:24 2016
GPGPU-Sim uArch: cycles simulated: 1216207  inst.: 17588514 (ipc=14.4) sim_rate=61931 (inst/sec) elapsed = 0:0:04:44 / Tue Mar 22 12:44:25 2016
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(10,0,0) tid=(40,0,0)
GPGPU-Sim uArch: cycles simulated: 1220707  inst.: 17631119 (ipc=14.4) sim_rate=61863 (inst/sec) elapsed = 0:0:04:45 / Tue Mar 22 12:44:26 2016
GPGPU-Sim uArch: cycles simulated: 1225207  inst.: 17684327 (ipc=14.4) sim_rate=61833 (inst/sec) elapsed = 0:0:04:46 / Tue Mar 22 12:44:27 2016
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(10,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 1229707  inst.: 17724022 (ipc=14.4) sim_rate=61756 (inst/sec) elapsed = 0:0:04:47 / Tue Mar 22 12:44:28 2016
GPGPU-Sim uArch: cycles simulated: 1233707  inst.: 17775643 (ipc=14.3) sim_rate=61720 (inst/sec) elapsed = 0:0:04:48 / Tue Mar 22 12:44:29 2016
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(10,0,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 1238207  inst.: 17812878 (ipc=14.3) sim_rate=61636 (inst/sec) elapsed = 0:0:04:49 / Tue Mar 22 12:44:30 2016
GPGPU-Sim uArch: cycles simulated: 1242707  inst.: 17867913 (ipc=14.3) sim_rate=61613 (inst/sec) elapsed = 0:0:04:50 / Tue Mar 22 12:44:31 2016
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(5,0,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 1246707  inst.: 17902986 (ipc=14.3) sim_rate=61522 (inst/sec) elapsed = 0:0:04:51 / Tue Mar 22 12:44:32 2016
GPGPU-Sim uArch: cycles simulated: 1251207  inst.: 17975255 (ipc=14.3) sim_rate=61559 (inst/sec) elapsed = 0:0:04:52 / Tue Mar 22 12:44:33 2016
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(11,0,0) tid=(52,0,0)
GPGPU-Sim uArch: cycles simulated: 1255207  inst.: 18023716 (ipc=14.3) sim_rate=61514 (inst/sec) elapsed = 0:0:04:53 / Tue Mar 22 12:44:34 2016
GPGPU-Sim uArch: cycles simulated: 1259707  inst.: 18071694 (ipc=14.3) sim_rate=61468 (inst/sec) elapsed = 0:0:04:54 / Tue Mar 22 12:44:35 2016
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(4,0,0) tid=(42,0,0)
GPGPU-Sim uArch: cycles simulated: 1264207  inst.: 18121085 (ipc=14.2) sim_rate=61427 (inst/sec) elapsed = 0:0:04:55 / Tue Mar 22 12:44:36 2016
GPGPU-Sim uArch: cycles simulated: 1268207  inst.: 18159858 (ipc=14.2) sim_rate=61350 (inst/sec) elapsed = 0:0:04:56 / Tue Mar 22 12:44:37 2016
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(14,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 1272707  inst.: 18209124 (ipc=14.2) sim_rate=61310 (inst/sec) elapsed = 0:0:04:57 / Tue Mar 22 12:44:38 2016
GPGPU-Sim uArch: cycles simulated: 1277207  inst.: 18251826 (ipc=14.2) sim_rate=61247 (inst/sec) elapsed = 0:0:04:58 / Tue Mar 22 12:44:39 2016
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(8,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 1281207  inst.: 18298475 (ipc=14.2) sim_rate=61198 (inst/sec) elapsed = 0:0:04:59 / Tue Mar 22 12:44:40 2016
GPGPU-Sim uArch: cycles simulated: 1285707  inst.: 18336971 (ipc=14.1) sim_rate=61123 (inst/sec) elapsed = 0:0:05:00 / Tue Mar 22 12:44:41 2016
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(14,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1290207  inst.: 18390407 (ipc=14.1) sim_rate=61097 (inst/sec) elapsed = 0:0:05:01 / Tue Mar 22 12:44:42 2016
GPGPU-Sim uArch: cycles simulated: 1294207  inst.: 18424344 (ipc=14.1) sim_rate=61007 (inst/sec) elapsed = 0:0:05:02 / Tue Mar 22 12:44:43 2016
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(9,0,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 1298707  inst.: 18484177 (ipc=14.1) sim_rate=61003 (inst/sec) elapsed = 0:0:05:03 / Tue Mar 22 12:44:44 2016
GPGPU-Sim uArch: cycles simulated: 1302707  inst.: 18543979 (ipc=14.1) sim_rate=60999 (inst/sec) elapsed = 0:0:05:04 / Tue Mar 22 12:44:45 2016
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(8,0,0) tid=(30,0,0)
GPGPU-Sim uArch: cycles simulated: 1307207  inst.: 18593050 (ipc=14.1) sim_rate=60960 (inst/sec) elapsed = 0:0:05:05 / Tue Mar 22 12:44:46 2016
GPGPU-Sim uArch: cycles simulated: 1311707  inst.: 18637059 (ipc=14.1) sim_rate=60905 (inst/sec) elapsed = 0:0:05:06 / Tue Mar 22 12:44:47 2016
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(12,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1315707  inst.: 18710560 (ipc=14.1) sim_rate=60946 (inst/sec) elapsed = 0:0:05:07 / Tue Mar 22 12:44:48 2016
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(14,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1320207  inst.: 18753392 (ipc=14.1) sim_rate=60887 (inst/sec) elapsed = 0:0:05:08 / Tue Mar 22 12:44:49 2016
GPGPU-Sim uArch: cycles simulated: 1324207  inst.: 18799202 (ipc=14.1) sim_rate=60838 (inst/sec) elapsed = 0:0:05:09 / Tue Mar 22 12:44:50 2016
GPGPU-Sim uArch: cycles simulated: 1328707  inst.: 18843647 (ipc=14.0) sim_rate=60785 (inst/sec) elapsed = 0:0:05:10 / Tue Mar 22 12:44:51 2016
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(1,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 1332707  inst.: 18887263 (ipc=14.0) sim_rate=60730 (inst/sec) elapsed = 0:0:05:11 / Tue Mar 22 12:44:52 2016
GPGPU-Sim uArch: cycles simulated: 1337207  inst.: 18933494 (ipc=14.0) sim_rate=60684 (inst/sec) elapsed = 0:0:05:12 / Tue Mar 22 12:44:53 2016
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(6,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 1341707  inst.: 18982010 (ipc=14.0) sim_rate=60645 (inst/sec) elapsed = 0:0:05:13 / Tue Mar 22 12:44:54 2016
GPGPU-Sim uArch: cycles simulated: 1345707  inst.: 19021261 (ipc=14.0) sim_rate=60577 (inst/sec) elapsed = 0:0:05:14 / Tue Mar 22 12:44:55 2016
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(13,0,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 1350207  inst.: 19100976 (ipc=14.0) sim_rate=60638 (inst/sec) elapsed = 0:0:05:15 / Tue Mar 22 12:44:56 2016
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(9,0,0) tid=(58,0,0)
GPGPU-Sim uArch: cycles simulated: 1354207  inst.: 19140712 (ipc=14.0) sim_rate=60571 (inst/sec) elapsed = 0:0:05:16 / Tue Mar 22 12:44:57 2016
GPGPU-Sim uArch: cycles simulated: 1358707  inst.: 19187249 (ipc=14.0) sim_rate=60527 (inst/sec) elapsed = 0:0:05:17 / Tue Mar 22 12:44:58 2016
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(4,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 1363207  inst.: 19234005 (ipc=13.9) sim_rate=60484 (inst/sec) elapsed = 0:0:05:18 / Tue Mar 22 12:44:59 2016
GPGPU-Sim uArch: cycles simulated: 1367207  inst.: 19274087 (ipc=13.9) sim_rate=60420 (inst/sec) elapsed = 0:0:05:19 / Tue Mar 22 12:45:00 2016
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(10,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1371707  inst.: 19348552 (ipc=13.9) sim_rate=60464 (inst/sec) elapsed = 0:0:05:20 / Tue Mar 22 12:45:01 2016
GPGPU-Sim uArch: cycles simulated: 1375707  inst.: 19392880 (ipc=13.9) sim_rate=60413 (inst/sec) elapsed = 0:0:05:21 / Tue Mar 22 12:45:02 2016
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(14,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1380207  inst.: 19438844 (ipc=13.9) sim_rate=60369 (inst/sec) elapsed = 0:0:05:22 / Tue Mar 22 12:45:03 2016
GPGPU-Sim uArch: cycles simulated: 1384707  inst.: 19486909 (ipc=13.9) sim_rate=60330 (inst/sec) elapsed = 0:0:05:23 / Tue Mar 22 12:45:04 2016
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(10,0,0) tid=(48,0,0)
GPGPU-Sim uArch: cycles simulated: 1388707  inst.: 19526770 (ipc=13.9) sim_rate=60267 (inst/sec) elapsed = 0:0:05:24 / Tue Mar 22 12:45:05 2016
GPGPU-Sim uArch: cycles simulated: 1393207  inst.: 19574972 (ipc=13.9) sim_rate=60230 (inst/sec) elapsed = 0:0:05:25 / Tue Mar 22 12:45:06 2016
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(6,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1397707  inst.: 19620572 (ipc=13.8) sim_rate=60185 (inst/sec) elapsed = 0:0:05:26 / Tue Mar 22 12:45:07 2016
GPGPU-Sim uArch: cycles simulated: 1401707  inst.: 19664161 (ipc=13.8) sim_rate=60135 (inst/sec) elapsed = 0:0:05:27 / Tue Mar 22 12:45:08 2016
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(3,0,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 1406207  inst.: 19709289 (ipc=13.8) sim_rate=60089 (inst/sec) elapsed = 0:0:05:28 / Tue Mar 22 12:45:09 2016
GPGPU-Sim uArch: cycles simulated: 1410207  inst.: 19764548 (ipc=13.8) sim_rate=60074 (inst/sec) elapsed = 0:0:05:29 / Tue Mar 22 12:45:10 2016
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(5,0,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 1414707  inst.: 19830350 (ipc=13.8) sim_rate=60091 (inst/sec) elapsed = 0:0:05:30 / Tue Mar 22 12:45:11 2016
GPGPU-Sim uArch: cycles simulated: 1419207  inst.: 19875691 (ipc=13.8) sim_rate=60047 (inst/sec) elapsed = 0:0:05:31 / Tue Mar 22 12:45:12 2016
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(13,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1423207  inst.: 19918679 (ipc=13.8) sim_rate=59996 (inst/sec) elapsed = 0:0:05:32 / Tue Mar 22 12:45:13 2016
GPGPU-Sim uArch: cycles simulated: 1427707  inst.: 19962975 (ipc=13.8) sim_rate=59948 (inst/sec) elapsed = 0:0:05:33 / Tue Mar 22 12:45:14 2016
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(13,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 1432207  inst.: 20013009 (ipc=13.8) sim_rate=59919 (inst/sec) elapsed = 0:0:05:34 / Tue Mar 22 12:45:15 2016
GPGPU-Sim uArch: cycles simulated: 1436207  inst.: 20051916 (ipc=13.8) sim_rate=59856 (inst/sec) elapsed = 0:0:05:35 / Tue Mar 22 12:45:16 2016
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(2,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 1440707  inst.: 20102216 (ipc=13.7) sim_rate=59828 (inst/sec) elapsed = 0:0:05:36 / Tue Mar 22 12:45:17 2016
GPGPU-Sim uArch: cycles simulated: 1445207  inst.: 20143346 (ipc=13.7) sim_rate=59772 (inst/sec) elapsed = 0:0:05:37 / Tue Mar 22 12:45:18 2016
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(10,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1449207  inst.: 20190353 (ipc=13.7) sim_rate=59734 (inst/sec) elapsed = 0:0:05:38 / Tue Mar 22 12:45:19 2016
GPGPU-Sim uArch: cycles simulated: 1453707  inst.: 20230109 (ipc=13.7) sim_rate=59675 (inst/sec) elapsed = 0:0:05:39 / Tue Mar 22 12:45:20 2016
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(2,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 1458207  inst.: 20283227 (ipc=13.7) sim_rate=59656 (inst/sec) elapsed = 0:0:05:40 / Tue Mar 22 12:45:21 2016
GPGPU-Sim uArch: cycles simulated: 1462707  inst.: 20325608 (ipc=13.7) sim_rate=59605 (inst/sec) elapsed = 0:0:05:41 / Tue Mar 22 12:45:22 2016
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(0,0,0) tid=(45,0,0)
GPGPU-Sim uArch: cycles simulated: 1466707  inst.: 20370213 (ipc=13.7) sim_rate=59562 (inst/sec) elapsed = 0:0:05:42 / Tue Mar 22 12:45:23 2016
GPGPU-Sim uArch: cycles simulated: 1471207  inst.: 20411955 (ipc=13.6) sim_rate=59510 (inst/sec) elapsed = 0:0:05:43 / Tue Mar 22 12:45:24 2016
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(13,0,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 1475707  inst.: 20459671 (ipc=13.6) sim_rate=59475 (inst/sec) elapsed = 0:0:05:44 / Tue Mar 22 12:45:25 2016
GPGPU-Sim uArch: cycles simulated: 1479707  inst.: 20498080 (ipc=13.6) sim_rate=59414 (inst/sec) elapsed = 0:0:05:45 / Tue Mar 22 12:45:26 2016
GPGPU-Sim uArch: cycles simulated: 1484207  inst.: 20543402 (ipc=13.6) sim_rate=59373 (inst/sec) elapsed = 0:0:05:46 / Tue Mar 22 12:45:27 2016
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(9,0,0) tid=(22,0,0)
GPGPU-Sim uArch: cycles simulated: 1488707  inst.: 20604408 (ipc=13.6) sim_rate=59378 (inst/sec) elapsed = 0:0:05:47 / Tue Mar 22 12:45:28 2016
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(8,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1492707  inst.: 20663993 (ipc=13.6) sim_rate=59379 (inst/sec) elapsed = 0:0:05:48 / Tue Mar 22 12:45:29 2016
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(4,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 1497207  inst.: 20736302 (ipc=13.6) sim_rate=59416 (inst/sec) elapsed = 0:0:05:49 / Tue Mar 22 12:45:30 2016
GPGPU-Sim uArch: cycles simulated: 1501207  inst.: 20772254 (ipc=13.6) sim_rate=59349 (inst/sec) elapsed = 0:0:05:50 / Tue Mar 22 12:45:31 2016
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(13,0,0) tid=(54,0,0)
GPGPU-Sim uArch: cycles simulated: 1505707  inst.: 20852945 (ipc=13.6) sim_rate=59410 (inst/sec) elapsed = 0:0:05:51 / Tue Mar 22 12:45:32 2016
GPGPU-Sim uArch: cycles simulated: 1509707  inst.: 20889653 (ipc=13.6) sim_rate=59345 (inst/sec) elapsed = 0:0:05:52 / Tue Mar 22 12:45:33 2016
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(4,0,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 1514207  inst.: 20941079 (ipc=13.6) sim_rate=59323 (inst/sec) elapsed = 0:0:05:53 / Tue Mar 22 12:45:34 2016
GPGPU-Sim uArch: cycles simulated: 1518707  inst.: 20983593 (ipc=13.6) sim_rate=59275 (inst/sec) elapsed = 0:0:05:54 / Tue Mar 22 12:45:35 2016
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(14,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1522707  inst.: 21029567 (ipc=13.6) sim_rate=59238 (inst/sec) elapsed = 0:0:05:55 / Tue Mar 22 12:45:36 2016
GPGPU-Sim uArch: cycles simulated: 1527207  inst.: 21072284 (ipc=13.6) sim_rate=59191 (inst/sec) elapsed = 0:0:05:56 / Tue Mar 22 12:45:37 2016
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(2,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 1531707  inst.: 21122665 (ipc=13.5) sim_rate=59167 (inst/sec) elapsed = 0:0:05:57 / Tue Mar 22 12:45:38 2016
GPGPU-Sim uArch: cycles simulated: 1536207  inst.: 21167354 (ipc=13.5) sim_rate=59126 (inst/sec) elapsed = 0:0:05:58 / Tue Mar 22 12:45:39 2016
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(3,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 1540207  inst.: 21210366 (ipc=13.5) sim_rate=59081 (inst/sec) elapsed = 0:0:05:59 / Tue Mar 22 12:45:40 2016
GPGPU-Sim uArch: cycles simulated: 1544707  inst.: 21254658 (ipc=13.5) sim_rate=59040 (inst/sec) elapsed = 0:0:06:00 / Tue Mar 22 12:45:41 2016
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(1,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 1549207  inst.: 21326881 (ipc=13.5) sim_rate=59077 (inst/sec) elapsed = 0:0:06:01 / Tue Mar 22 12:45:42 2016
GPGPU-Sim uArch: cycles simulated: 1553207  inst.: 21370933 (ipc=13.5) sim_rate=59035 (inst/sec) elapsed = 0:0:06:02 / Tue Mar 22 12:45:43 2016
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(14,0,0) tid=(30,0,0)
GPGPU-Sim uArch: cycles simulated: 1557707  inst.: 21416211 (ipc=13.5) sim_rate=58997 (inst/sec) elapsed = 0:0:06:03 / Tue Mar 22 12:45:44 2016
GPGPU-Sim uArch: cycles simulated: 1562207  inst.: 21460850 (ipc=13.5) sim_rate=58958 (inst/sec) elapsed = 0:0:06:04 / Tue Mar 22 12:45:45 2016
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(2,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1566207  inst.: 21503521 (ipc=13.5) sim_rate=58913 (inst/sec) elapsed = 0:0:06:05 / Tue Mar 22 12:45:46 2016
GPGPU-Sim uArch: cycles simulated: 1570707  inst.: 21546237 (ipc=13.5) sim_rate=58869 (inst/sec) elapsed = 0:0:06:06 / Tue Mar 22 12:45:47 2016
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(5,0,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 1575207  inst.: 21594486 (ipc=13.4) sim_rate=58840 (inst/sec) elapsed = 0:0:06:07 / Tue Mar 22 12:45:48 2016
GPGPU-Sim uArch: cycles simulated: 1579707  inst.: 21638358 (ipc=13.4) sim_rate=58799 (inst/sec) elapsed = 0:0:06:08 / Tue Mar 22 12:45:49 2016
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(7,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 1583707  inst.: 21688024 (ipc=13.4) sim_rate=58775 (inst/sec) elapsed = 0:0:06:09 / Tue Mar 22 12:45:50 2016
GPGPU-Sim uArch: cycles simulated: 1588207  inst.: 21752971 (ipc=13.4) sim_rate=58791 (inst/sec) elapsed = 0:0:06:10 / Tue Mar 22 12:45:51 2016
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(6,0,0) tid=(52,0,0)
GPGPU-Sim uArch: cycles simulated: 1592207  inst.: 21795800 (ipc=13.4) sim_rate=58748 (inst/sec) elapsed = 0:0:06:11 / Tue Mar 22 12:45:52 2016
GPGPU-Sim uArch: cycles simulated: 1596707  inst.: 21840287 (ipc=13.4) sim_rate=58710 (inst/sec) elapsed = 0:0:06:12 / Tue Mar 22 12:45:53 2016
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(12,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1601207  inst.: 21885562 (ipc=13.4) sim_rate=58674 (inst/sec) elapsed = 0:0:06:13 / Tue Mar 22 12:45:54 2016
GPGPU-Sim uArch: cycles simulated: 1605207  inst.: 21924194 (ipc=13.4) sim_rate=58620 (inst/sec) elapsed = 0:0:06:14 / Tue Mar 22 12:45:55 2016
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(2,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 1609707  inst.: 21996394 (ipc=13.4) sim_rate=58657 (inst/sec) elapsed = 0:0:06:15 / Tue Mar 22 12:45:56 2016
GPGPU-Sim uArch: cycles simulated: 1614207  inst.: 22042715 (ipc=13.4) sim_rate=58624 (inst/sec) elapsed = 0:0:06:16 / Tue Mar 22 12:45:57 2016
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(7,0,0) tid=(22,0,0)
GPGPU-Sim uArch: cycles simulated: 1618207  inst.: 22105084 (ipc=13.4) sim_rate=58634 (inst/sec) elapsed = 0:0:06:17 / Tue Mar 22 12:45:58 2016
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(3,0,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 1622707  inst.: 22213765 (ipc=13.4) sim_rate=58766 (inst/sec) elapsed = 0:0:06:18 / Tue Mar 22 12:45:59 2016
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(1,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1626707  inst.: 22258971 (ipc=13.4) sim_rate=58730 (inst/sec) elapsed = 0:0:06:19 / Tue Mar 22 12:46:00 2016
GPGPU-Sim uArch: cycles simulated: 1631207  inst.: 22308910 (ipc=13.4) sim_rate=58707 (inst/sec) elapsed = 0:0:06:20 / Tue Mar 22 12:46:01 2016
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(8,0,0) tid=(62,0,0)
GPGPU-Sim uArch: cycles simulated: 1635707  inst.: 22355513 (ipc=13.4) sim_rate=58675 (inst/sec) elapsed = 0:0:06:21 / Tue Mar 22 12:46:02 2016
GPGPU-Sim uArch: cycles simulated: 1639707  inst.: 22397072 (ipc=13.4) sim_rate=58631 (inst/sec) elapsed = 0:0:06:22 / Tue Mar 22 12:46:03 2016
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(5,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 1644207  inst.: 22444263 (ipc=13.4) sim_rate=58601 (inst/sec) elapsed = 0:0:06:23 / Tue Mar 22 12:46:04 2016
GPGPU-Sim uArch: cycles simulated: 1648707  inst.: 22487256 (ipc=13.4) sim_rate=58560 (inst/sec) elapsed = 0:0:06:24 / Tue Mar 22 12:46:05 2016
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(6,0,0) tid=(46,0,0)
GPGPU-Sim uArch: cycles simulated: 1653207  inst.: 22538508 (ipc=13.4) sim_rate=58541 (inst/sec) elapsed = 0:0:06:25 / Tue Mar 22 12:46:06 2016
GPGPU-Sim uArch: cycles simulated: 1657707  inst.: 22576988 (ipc=13.3) sim_rate=58489 (inst/sec) elapsed = 0:0:06:26 / Tue Mar 22 12:46:07 2016
GPGPU-Sim uArch: cycles simulated: 1661707  inst.: 22627541 (ipc=13.3) sim_rate=58469 (inst/sec) elapsed = 0:0:06:27 / Tue Mar 22 12:46:08 2016
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(7,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 1666207  inst.: 22663422 (ipc=13.3) sim_rate=58410 (inst/sec) elapsed = 0:0:06:28 / Tue Mar 22 12:46:09 2016
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(5,0,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 1670207  inst.: 22741498 (ipc=13.3) sim_rate=58461 (inst/sec) elapsed = 0:0:06:29 / Tue Mar 22 12:46:10 2016
GPGPU-Sim uArch: cycles simulated: 1674707  inst.: 22814459 (ipc=13.4) sim_rate=58498 (inst/sec) elapsed = 0:0:06:30 / Tue Mar 22 12:46:11 2016
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(2,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1679207  inst.: 22869489 (ipc=13.3) sim_rate=58489 (inst/sec) elapsed = 0:0:06:31 / Tue Mar 22 12:46:12 2016
GPGPU-Sim uArch: cycles simulated: 1683707  inst.: 22905660 (ipc=13.3) sim_rate=58432 (inst/sec) elapsed = 0:0:06:32 / Tue Mar 22 12:46:13 2016
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(1,0,0) tid=(20,0,0)
GPGPU-Sim uArch: cycles simulated: 1687707  inst.: 22964426 (ipc=13.3) sim_rate=58433 (inst/sec) elapsed = 0:0:06:33 / Tue Mar 22 12:46:14 2016
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(10,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 1692207  inst.: 23027140 (ipc=13.3) sim_rate=58444 (inst/sec) elapsed = 0:0:06:34 / Tue Mar 22 12:46:15 2016
GPGPU-Sim uArch: cycles simulated: 1696207  inst.: 23074625 (ipc=13.3) sim_rate=58416 (inst/sec) elapsed = 0:0:06:35 / Tue Mar 22 12:46:16 2016
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(2,0,0) tid=(20,0,0)
GPGPU-Sim uArch: cycles simulated: 1700707  inst.: 23115835 (ipc=13.3) sim_rate=58373 (inst/sec) elapsed = 0:0:06:36 / Tue Mar 22 12:46:17 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1324241,380207), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1324242,380207)
GPGPU-Sim uArch: cycles simulated: 1704707  inst.: 23159788 (ipc=13.3) sim_rate=58336 (inst/sec) elapsed = 0:0:06:37 / Tue Mar 22 12:46:18 2016
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(0,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 1708707  inst.: 23234938 (ipc=13.3) sim_rate=58379 (inst/sec) elapsed = 0:0:06:38 / Tue Mar 22 12:46:19 2016
GPGPU-Sim uArch: cycles simulated: 1713207  inst.: 23284216 (ipc=13.3) sim_rate=58356 (inst/sec) elapsed = 0:0:06:39 / Tue Mar 22 12:46:20 2016
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(13,0,0) tid=(58,0,0)
GPGPU-Sim uArch: cycles simulated: 1717207  inst.: 23352481 (ipc=13.3) sim_rate=58381 (inst/sec) elapsed = 0:0:06:40 / Tue Mar 22 12:46:21 2016
GPGPU-Sim uArch: cycles simulated: 1721207  inst.: 23391911 (ipc=13.3) sim_rate=58333 (inst/sec) elapsed = 0:0:06:41 / Tue Mar 22 12:46:22 2016
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(12,0,0) tid=(40,0,0)
GPGPU-Sim uArch: cycles simulated: 1725707  inst.: 23442919 (ipc=13.3) sim_rate=58315 (inst/sec) elapsed = 0:0:06:42 / Tue Mar 22 12:46:23 2016
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(16,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 1729707  inst.: 23507812 (ipc=13.3) sim_rate=58332 (inst/sec) elapsed = 0:0:06:43 / Tue Mar 22 12:46:24 2016
GPGPU-Sim uArch: cycles simulated: 1734207  inst.: 23564726 (ipc=13.3) sim_rate=58328 (inst/sec) elapsed = 0:0:06:44 / Tue Mar 22 12:46:25 2016
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(8,0,0) tid=(62,0,0)
GPGPU-Sim uArch: cycles simulated: 1738707  inst.: 23603635 (ipc=13.3) sim_rate=58280 (inst/sec) elapsed = 0:0:06:45 / Tue Mar 22 12:46:26 2016
GPGPU-Sim uArch: cycles simulated: 1742707  inst.: 23655858 (ipc=13.3) sim_rate=58265 (inst/sec) elapsed = 0:0:06:46 / Tue Mar 22 12:46:27 2016
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(10,0,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 1747207  inst.: 23693643 (ipc=13.3) sim_rate=58215 (inst/sec) elapsed = 0:0:06:47 / Tue Mar 22 12:46:28 2016
GPGPU-Sim uArch: cycles simulated: 1751207  inst.: 23744825 (ipc=13.3) sim_rate=58198 (inst/sec) elapsed = 0:0:06:48 / Tue Mar 22 12:46:29 2016
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(2,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1755707  inst.: 23783841 (ipc=13.3) sim_rate=58151 (inst/sec) elapsed = 0:0:06:49 / Tue Mar 22 12:46:30 2016
GPGPU-Sim uArch: cycles simulated: 1759707  inst.: 23833144 (ipc=13.3) sim_rate=58129 (inst/sec) elapsed = 0:0:06:50 / Tue Mar 22 12:46:31 2016
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(8,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 1764207  inst.: 23873734 (ipc=13.3) sim_rate=58086 (inst/sec) elapsed = 0:0:06:51 / Tue Mar 22 12:46:32 2016
GPGPU-Sim uArch: cycles simulated: 1768207  inst.: 23921704 (ipc=13.3) sim_rate=58062 (inst/sec) elapsed = 0:0:06:52 / Tue Mar 22 12:46:33 2016
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(16,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1772707  inst.: 23963341 (ipc=13.2) sim_rate=58022 (inst/sec) elapsed = 0:0:06:53 / Tue Mar 22 12:46:34 2016
GPGPU-Sim uArch: cycles simulated: 1776707  inst.: 24010676 (ipc=13.2) sim_rate=57996 (inst/sec) elapsed = 0:0:06:54 / Tue Mar 22 12:46:35 2016
GPGPU-Sim uArch: cycles simulated: 1781207  inst.: 24051846 (ipc=13.2) sim_rate=57956 (inst/sec) elapsed = 0:0:06:55 / Tue Mar 22 12:46:36 2016
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(6,0,0) tid=(53,0,0)
GPGPU-Sim uArch: cycles simulated: 1785207  inst.: 24100048 (ipc=13.2) sim_rate=57932 (inst/sec) elapsed = 0:0:06:56 / Tue Mar 22 12:46:37 2016
GPGPU-Sim uArch: cycles simulated: 1789707  inst.: 24141406 (ipc=13.2) sim_rate=57893 (inst/sec) elapsed = 0:0:06:57 / Tue Mar 22 12:46:38 2016
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(11,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1793707  inst.: 24187751 (ipc=13.2) sim_rate=57865 (inst/sec) elapsed = 0:0:06:58 / Tue Mar 22 12:46:39 2016
GPGPU-Sim uArch: cycles simulated: 1798207  inst.: 24231188 (ipc=13.2) sim_rate=57830 (inst/sec) elapsed = 0:0:06:59 / Tue Mar 22 12:46:40 2016
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(5,0,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 1802207  inst.: 24274804 (ipc=13.2) sim_rate=57797 (inst/sec) elapsed = 0:0:07:00 / Tue Mar 22 12:46:41 2016
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(3,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 1806707  inst.: 24348288 (ipc=13.2) sim_rate=57834 (inst/sec) elapsed = 0:0:07:01 / Tue Mar 22 12:46:42 2016
GPGPU-Sim uArch: cycles simulated: 1810707  inst.: 24390333 (ipc=13.2) sim_rate=57796 (inst/sec) elapsed = 0:0:07:02 / Tue Mar 22 12:46:43 2016
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(8,0,0) tid=(52,0,0)
GPGPU-Sim uArch: cycles simulated: 1814707  inst.: 24455649 (ipc=13.2) sim_rate=57814 (inst/sec) elapsed = 0:0:07:03 / Tue Mar 22 12:46:44 2016
GPGPU-Sim uArch: cycles simulated: 1819207  inst.: 24509377 (ipc=13.2) sim_rate=57805 (inst/sec) elapsed = 0:0:07:04 / Tue Mar 22 12:46:45 2016
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(11,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1823207  inst.: 24547845 (ipc=13.2) sim_rate=57759 (inst/sec) elapsed = 0:0:07:05 / Tue Mar 22 12:46:46 2016
GPGPU-Sim uArch: cycles simulated: 1827207  inst.: 24608067 (ipc=13.2) sim_rate=57765 (inst/sec) elapsed = 0:0:07:06 / Tue Mar 22 12:46:47 2016
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(11,0,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 1831707  inst.: 24669857 (ipc=13.2) sim_rate=57774 (inst/sec) elapsed = 0:0:07:07 / Tue Mar 22 12:46:48 2016
GPGPU-Sim uArch: cycles simulated: 1835707  inst.: 24709551 (ipc=13.2) sim_rate=57732 (inst/sec) elapsed = 0:0:07:08 / Tue Mar 22 12:46:49 2016
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(7,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1840207  inst.: 24758935 (ipc=13.2) sim_rate=57713 (inst/sec) elapsed = 0:0:07:09 / Tue Mar 22 12:46:50 2016
GPGPU-Sim uArch: cycles simulated: 1844707  inst.: 24802927 (ipc=13.2) sim_rate=57681 (inst/sec) elapsed = 0:0:07:10 / Tue Mar 22 12:46:51 2016
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(4,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 1848707  inst.: 24848996 (ipc=13.2) sim_rate=57654 (inst/sec) elapsed = 0:0:07:11 / Tue Mar 22 12:46:52 2016
GPGPU-Sim uArch: cycles simulated: 1853207  inst.: 24899959 (ipc=13.2) sim_rate=57638 (inst/sec) elapsed = 0:0:07:12 / Tue Mar 22 12:46:53 2016
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(7,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 1857207  inst.: 24969416 (ipc=13.2) sim_rate=57666 (inst/sec) elapsed = 0:0:07:13 / Tue Mar 22 12:46:54 2016
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(8,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1861707  inst.: 25010836 (ipc=13.1) sim_rate=57628 (inst/sec) elapsed = 0:0:07:14 / Tue Mar 22 12:46:55 2016
GPGPU-Sim uArch: cycles simulated: 1865707  inst.: 25058484 (ipc=13.1) sim_rate=57605 (inst/sec) elapsed = 0:0:07:15 / Tue Mar 22 12:46:56 2016
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(16,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1870207  inst.: 25100221 (ipc=13.1) sim_rate=57569 (inst/sec) elapsed = 0:0:07:16 / Tue Mar 22 12:46:57 2016
GPGPU-Sim uArch: cycles simulated: 1874207  inst.: 25145685 (ipc=13.1) sim_rate=57541 (inst/sec) elapsed = 0:0:07:17 / Tue Mar 22 12:46:58 2016
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(4,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 1878207  inst.: 25206456 (ipc=13.1) sim_rate=57548 (inst/sec) elapsed = 0:0:07:18 / Tue Mar 22 12:46:59 2016
GPGPU-Sim uArch: cycles simulated: 1882707  inst.: 25264682 (ipc=13.1) sim_rate=57550 (inst/sec) elapsed = 0:0:07:19 / Tue Mar 22 12:47:00 2016
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(10,0,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 1886707  inst.: 25307977 (ipc=13.1) sim_rate=57518 (inst/sec) elapsed = 0:0:07:20 / Tue Mar 22 12:47:01 2016
GPGPU-Sim uArch: cycles simulated: 1890707  inst.: 25379449 (ipc=13.1) sim_rate=57549 (inst/sec) elapsed = 0:0:07:21 / Tue Mar 22 12:47:02 2016
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(0,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1895207  inst.: 25422392 (ipc=13.1) sim_rate=57516 (inst/sec) elapsed = 0:0:07:22 / Tue Mar 22 12:47:03 2016
GPGPU-Sim uArch: cycles simulated: 1899207  inst.: 25472040 (ipc=13.1) sim_rate=57498 (inst/sec) elapsed = 0:0:07:23 / Tue Mar 22 12:47:04 2016
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(0,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 1903707  inst.: 25512906 (ipc=13.1) sim_rate=57461 (inst/sec) elapsed = 0:0:07:24 / Tue Mar 22 12:47:05 2016
GPGPU-Sim uArch: cycles simulated: 1907707  inst.: 25561055 (ipc=13.1) sim_rate=57440 (inst/sec) elapsed = 0:0:07:25 / Tue Mar 22 12:47:06 2016
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(16,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1912207  inst.: 25628713 (ipc=13.1) sim_rate=57463 (inst/sec) elapsed = 0:0:07:26 / Tue Mar 22 12:47:07 2016
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(2,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 1916207  inst.: 25681806 (ipc=13.1) sim_rate=57453 (inst/sec) elapsed = 0:0:07:27 / Tue Mar 22 12:47:08 2016
GPGPU-Sim uArch: cycles simulated: 1920207  inst.: 25716925 (ipc=13.1) sim_rate=57403 (inst/sec) elapsed = 0:0:07:28 / Tue Mar 22 12:47:09 2016
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(14,0,0) tid=(54,0,0)
GPGPU-Sim uArch: cycles simulated: 1924707  inst.: 25774856 (ipc=13.1) sim_rate=57405 (inst/sec) elapsed = 0:0:07:29 / Tue Mar 22 12:47:10 2016
GPGPU-Sim uArch: cycles simulated: 1928707  inst.: 25838995 (ipc=13.1) sim_rate=57419 (inst/sec) elapsed = 0:0:07:30 / Tue Mar 22 12:47:11 2016
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(7,0,0) tid=(58,0,0)
GPGPU-Sim uArch: cycles simulated: 1932707  inst.: 25888194 (ipc=13.1) sim_rate=57401 (inst/sec) elapsed = 0:0:07:31 / Tue Mar 22 12:47:12 2016
GPGPU-Sim uArch: cycles simulated: 1937207  inst.: 25932503 (ipc=13.1) sim_rate=57372 (inst/sec) elapsed = 0:0:07:32 / Tue Mar 22 12:47:13 2016
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(4,0,0) tid=(54,0,0)
GPGPU-Sim uArch: cycles simulated: 1941207  inst.: 25979185 (ipc=13.1) sim_rate=57349 (inst/sec) elapsed = 0:0:07:33 / Tue Mar 22 12:47:14 2016
GPGPU-Sim uArch: cycles simulated: 1945207  inst.: 26016696 (ipc=13.1) sim_rate=57305 (inst/sec) elapsed = 0:0:07:34 / Tue Mar 22 12:47:15 2016
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(7,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 1949707  inst.: 26068361 (ipc=13.1) sim_rate=57293 (inst/sec) elapsed = 0:0:07:35 / Tue Mar 22 12:47:16 2016
GPGPU-Sim uArch: cycles simulated: 1953707  inst.: 26112353 (ipc=13.1) sim_rate=57263 (inst/sec) elapsed = 0:0:07:36 / Tue Mar 22 12:47:17 2016
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(7,0,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 1957707  inst.: 26186768 (ipc=13.1) sim_rate=57301 (inst/sec) elapsed = 0:0:07:37 / Tue Mar 22 12:47:18 2016
GPGPU-Sim uArch: cycles simulated: 1962207  inst.: 26231332 (ipc=13.1) sim_rate=57273 (inst/sec) elapsed = 0:0:07:38 / Tue Mar 22 12:47:19 2016
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(16,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 1966207  inst.: 26277021 (ipc=13.1) sim_rate=57248 (inst/sec) elapsed = 0:0:07:39 / Tue Mar 22 12:47:20 2016
GPGPU-Sim uArch: cycles simulated: 1970207  inst.: 26317407 (ipc=13.1) sim_rate=57211 (inst/sec) elapsed = 0:0:07:40 / Tue Mar 22 12:47:21 2016
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(9,0,0) tid=(54,0,0)
GPGPU-Sim uArch: cycles simulated: 1974707  inst.: 26367370 (ipc=13.1) sim_rate=57196 (inst/sec) elapsed = 0:0:07:41 / Tue Mar 22 12:47:22 2016
GPGPU-Sim uArch: cycles simulated: 1978707  inst.: 26409165 (ipc=13.1) sim_rate=57162 (inst/sec) elapsed = 0:0:07:42 / Tue Mar 22 12:47:23 2016
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(5,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 1983207  inst.: 26458764 (ipc=13.1) sim_rate=57146 (inst/sec) elapsed = 0:0:07:43 / Tue Mar 22 12:47:24 2016
GPGPU-Sim uArch: cycles simulated: 1987207  inst.: 26503876 (ipc=13.1) sim_rate=57120 (inst/sec) elapsed = 0:0:07:44 / Tue Mar 22 12:47:25 2016
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(16,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1991707  inst.: 26548902 (ipc=13.0) sim_rate=57094 (inst/sec) elapsed = 0:0:07:45 / Tue Mar 22 12:47:26 2016
GPGPU-Sim uArch: cycles simulated: 1995707  inst.: 26596318 (ipc=13.0) sim_rate=57073 (inst/sec) elapsed = 0:0:07:46 / Tue Mar 22 12:47:27 2016
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(10,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1999707  inst.: 26634453 (ipc=13.0) sim_rate=57033 (inst/sec) elapsed = 0:0:07:47 / Tue Mar 22 12:47:28 2016
GPGPU-Sim uArch: cycles simulated: 2004207  inst.: 26686176 (ipc=13.0) sim_rate=57021 (inst/sec) elapsed = 0:0:07:48 / Tue Mar 22 12:47:29 2016
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(12,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 2008207  inst.: 26725001 (ipc=13.0) sim_rate=56982 (inst/sec) elapsed = 0:0:07:49 / Tue Mar 22 12:47:30 2016
GPGPU-Sim uArch: cycles simulated: 2012707  inst.: 26775857 (ipc=13.0) sim_rate=56969 (inst/sec) elapsed = 0:0:07:50 / Tue Mar 22 12:47:31 2016
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(4,0,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 2016707  inst.: 26814365 (ipc=13.0) sim_rate=56930 (inst/sec) elapsed = 0:0:07:51 / Tue Mar 22 12:47:32 2016
GPGPU-Sim uArch: cycles simulated: 2021207  inst.: 26863673 (ipc=13.0) sim_rate=56914 (inst/sec) elapsed = 0:0:07:52 / Tue Mar 22 12:47:33 2016
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(14,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1644941,380207), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1644942,380207)
GPGPU-Sim uArch: cycles simulated: 2025207  inst.: 26902237 (ipc=13.0) sim_rate=56875 (inst/sec) elapsed = 0:0:07:53 / Tue Mar 22 12:47:34 2016
GPGPU-Sim uArch: cycles simulated: 2029707  inst.: 26982803 (ipc=13.0) sim_rate=56925 (inst/sec) elapsed = 0:0:07:54 / Tue Mar 22 12:47:35 2016
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(12,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 2033707  inst.: 27022104 (ipc=13.0) sim_rate=56888 (inst/sec) elapsed = 0:0:07:55 / Tue Mar 22 12:47:36 2016
GPGPU-Sim uArch: cycles simulated: 2038207  inst.: 27075159 (ipc=13.0) sim_rate=56880 (inst/sec) elapsed = 0:0:07:56 / Tue Mar 22 12:47:37 2016
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(16,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2042207  inst.: 27159046 (ipc=13.0) sim_rate=56937 (inst/sec) elapsed = 0:0:07:57 / Tue Mar 22 12:47:38 2016
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(6,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 2046207  inst.: 27218045 (ipc=13.0) sim_rate=56941 (inst/sec) elapsed = 0:0:07:58 / Tue Mar 22 12:47:39 2016
GPGPU-Sim uArch: cycles simulated: 2050207  inst.: 27258640 (ipc=13.0) sim_rate=56907 (inst/sec) elapsed = 0:0:07:59 / Tue Mar 22 12:47:40 2016
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(0,0,0) tid=(49,0,0)
GPGPU-Sim uArch: cycles simulated: 2054707  inst.: 27324040 (ipc=13.0) sim_rate=56925 (inst/sec) elapsed = 0:0:08:00 / Tue Mar 22 12:47:41 2016
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(7,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 2058707  inst.: 27377539 (ipc=13.0) sim_rate=56917 (inst/sec) elapsed = 0:0:08:01 / Tue Mar 22 12:47:42 2016
GPGPU-Sim uArch: cycles simulated: 2062707  inst.: 27421547 (ipc=13.0) sim_rate=56891 (inst/sec) elapsed = 0:0:08:02 / Tue Mar 22 12:47:43 2016
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(16,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 2066707  inst.: 27492316 (ipc=13.0) sim_rate=56919 (inst/sec) elapsed = 0:0:08:03 / Tue Mar 22 12:47:44 2016
GPGPU-Sim uArch: cycles simulated: 2070707  inst.: 27536333 (ipc=13.0) sim_rate=56893 (inst/sec) elapsed = 0:0:08:04 / Tue Mar 22 12:47:45 2016
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(9,0,0) tid=(44,0,0)
GPGPU-Sim uArch: cycles simulated: 2075207  inst.: 27581399 (ipc=13.0) sim_rate=56868 (inst/sec) elapsed = 0:0:08:05 / Tue Mar 22 12:47:46 2016
GPGPU-Sim uArch: cycles simulated: 2079207  inst.: 27627245 (ipc=13.0) sim_rate=56846 (inst/sec) elapsed = 0:0:08:06 / Tue Mar 22 12:47:47 2016
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(8,0,0) tid=(61,0,0)
GPGPU-Sim uArch: cycles simulated: 2083707  inst.: 27673194 (ipc=13.0) sim_rate=56823 (inst/sec) elapsed = 0:0:08:07 / Tue Mar 22 12:47:48 2016
GPGPU-Sim uArch: cycles simulated: 2087707  inst.: 27717955 (ipc=13.0) sim_rate=56799 (inst/sec) elapsed = 0:0:08:08 / Tue Mar 22 12:47:49 2016
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(16,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2091707  inst.: 27760490 (ipc=13.0) sim_rate=56769 (inst/sec) elapsed = 0:0:08:09 / Tue Mar 22 12:47:50 2016
GPGPU-Sim uArch: cycles simulated: 2096207  inst.: 27806229 (ipc=13.0) sim_rate=56747 (inst/sec) elapsed = 0:0:08:10 / Tue Mar 22 12:47:51 2016
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(10,0,0) tid=(44,0,0)
GPGPU-Sim uArch: cycles simulated: 2100207  inst.: 27854128 (ipc=13.0) sim_rate=56729 (inst/sec) elapsed = 0:0:08:11 / Tue Mar 22 12:47:52 2016
GPGPU-Sim uArch: cycles simulated: 2104707  inst.: 27922768 (ipc=13.0) sim_rate=56753 (inst/sec) elapsed = 0:0:08:12 / Tue Mar 22 12:47:53 2016
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(0,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2108707  inst.: 27975160 (ipc=13.0) sim_rate=56744 (inst/sec) elapsed = 0:0:08:13 / Tue Mar 22 12:47:54 2016
GPGPU-Sim uArch: cycles simulated: 2113207  inst.: 28012639 (ipc=13.0) sim_rate=56705 (inst/sec) elapsed = 0:0:08:14 / Tue Mar 22 12:47:55 2016
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(8,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 2117207  inst.: 28069661 (ipc=13.0) sim_rate=56706 (inst/sec) elapsed = 0:0:08:15 / Tue Mar 22 12:47:56 2016
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(3,0,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 2121207  inst.: 28131882 (ipc=13.0) sim_rate=56717 (inst/sec) elapsed = 0:0:08:16 / Tue Mar 22 12:47:57 2016
GPGPU-Sim uArch: cycles simulated: 2125207  inst.: 28178715 (ipc=13.0) sim_rate=56697 (inst/sec) elapsed = 0:0:08:17 / Tue Mar 22 12:47:58 2016
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(16,0,0) tid=(45,0,0)
GPGPU-Sim uArch: cycles simulated: 2129707  inst.: 28223159 (ipc=13.0) sim_rate=56673 (inst/sec) elapsed = 0:0:08:18 / Tue Mar 22 12:47:59 2016
GPGPU-Sim uArch: cycles simulated: 2133707  inst.: 28266096 (ipc=13.0) sim_rate=56645 (inst/sec) elapsed = 0:0:08:19 / Tue Mar 22 12:48:00 2016
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(11,0,0) tid=(22,0,0)
GPGPU-Sim uArch: cycles simulated: 2137707  inst.: 28334801 (ipc=13.0) sim_rate=56669 (inst/sec) elapsed = 0:0:08:20 / Tue Mar 22 12:48:01 2016
GPGPU-Sim uArch: cycles simulated: 2142207  inst.: 28385993 (ipc=13.0) sim_rate=56658 (inst/sec) elapsed = 0:0:08:21 / Tue Mar 22 12:48:02 2016
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(4,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 2146207  inst.: 28429454 (ipc=13.0) sim_rate=56632 (inst/sec) elapsed = 0:0:08:22 / Tue Mar 22 12:48:03 2016
GPGPU-Sim uArch: cycles simulated: 2150207  inst.: 28470278 (ipc=13.0) sim_rate=56600 (inst/sec) elapsed = 0:0:08:23 / Tue Mar 22 12:48:04 2016
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(3,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 2154707  inst.: 28519891 (ipc=13.0) sim_rate=56587 (inst/sec) elapsed = 0:0:08:24 / Tue Mar 22 12:48:05 2016
GPGPU-Sim uArch: cycles simulated: 2158707  inst.: 28587949 (ipc=13.0) sim_rate=56609 (inst/sec) elapsed = 0:0:08:25 / Tue Mar 22 12:48:06 2016
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(8,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2162707  inst.: 28654663 (ipc=13.0) sim_rate=56629 (inst/sec) elapsed = 0:0:08:26 / Tue Mar 22 12:48:07 2016
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(29,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 2166707  inst.: 28706096 (ipc=13.0) sim_rate=56619 (inst/sec) elapsed = 0:0:08:27 / Tue Mar 22 12:48:08 2016
GPGPU-Sim uArch: cycles simulated: 2171207  inst.: 28754428 (ipc=13.0) sim_rate=56603 (inst/sec) elapsed = 0:0:08:28 / Tue Mar 22 12:48:09 2016
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(12,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 2175207  inst.: 28797959 (ipc=13.0) sim_rate=56577 (inst/sec) elapsed = 0:0:08:29 / Tue Mar 22 12:48:10 2016
GPGPU-Sim uArch: cycles simulated: 2179207  inst.: 28848810 (ipc=13.0) sim_rate=56566 (inst/sec) elapsed = 0:0:08:30 / Tue Mar 22 12:48:11 2016
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(9,0,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 2183207  inst.: 28914685 (ipc=13.0) sim_rate=56584 (inst/sec) elapsed = 0:0:08:31 / Tue Mar 22 12:48:12 2016
GPGPU-Sim uArch: cycles simulated: 2187707  inst.: 28960475 (ipc=13.0) sim_rate=56563 (inst/sec) elapsed = 0:0:08:32 / Tue Mar 22 12:48:13 2016
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(6,0,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 2191707  inst.: 29006781 (ipc=13.0) sim_rate=56543 (inst/sec) elapsed = 0:0:08:33 / Tue Mar 22 12:48:14 2016
GPGPU-Sim uArch: cycles simulated: 2196207  inst.: 29053951 (ipc=13.0) sim_rate=56525 (inst/sec) elapsed = 0:0:08:34 / Tue Mar 22 12:48:15 2016
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(6,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2200207  inst.: 29096050 (ipc=12.9) sim_rate=56497 (inst/sec) elapsed = 0:0:08:35 / Tue Mar 22 12:48:16 2016
GPGPU-Sim uArch: cycles simulated: 2204207  inst.: 29141901 (ipc=12.9) sim_rate=56476 (inst/sec) elapsed = 0:0:08:36 / Tue Mar 22 12:48:17 2016
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(9,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2208707  inst.: 29186712 (ipc=12.9) sim_rate=56453 (inst/sec) elapsed = 0:0:08:37 / Tue Mar 22 12:48:18 2016
GPGPU-Sim uArch: cycles simulated: 2212707  inst.: 29232935 (ipc=12.9) sim_rate=56434 (inst/sec) elapsed = 0:0:08:38 / Tue Mar 22 12:48:19 2016
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(3,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 2217207  inst.: 29277220 (ipc=12.9) sim_rate=56410 (inst/sec) elapsed = 0:0:08:39 / Tue Mar 22 12:48:20 2016
GPGPU-Sim uArch: cycles simulated: 2221207  inst.: 29326661 (ipc=12.9) sim_rate=56397 (inst/sec) elapsed = 0:0:08:40 / Tue Mar 22 12:48:21 2016
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(9,0,0) tid=(44,0,0)
GPGPU-Sim uArch: cycles simulated: 2225207  inst.: 29362276 (ipc=12.9) sim_rate=56357 (inst/sec) elapsed = 0:0:08:41 / Tue Mar 22 12:48:22 2016
GPGPU-Sim uArch: cycles simulated: 2229707  inst.: 29416102 (ipc=12.9) sim_rate=56352 (inst/sec) elapsed = 0:0:08:42 / Tue Mar 22 12:48:23 2016
GPGPU-Sim uArch: cycles simulated: 2233707  inst.: 29452280 (ipc=12.9) sim_rate=56314 (inst/sec) elapsed = 0:0:08:43 / Tue Mar 22 12:48:24 2016
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(16,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2238207  inst.: 29505242 (ipc=12.9) sim_rate=56307 (inst/sec) elapsed = 0:0:08:44 / Tue Mar 22 12:48:25 2016
GPGPU-Sim uArch: cycles simulated: 2242207  inst.: 29540860 (ipc=12.9) sim_rate=56268 (inst/sec) elapsed = 0:0:08:45 / Tue Mar 22 12:48:26 2016
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(29,0,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 2246207  inst.: 29589331 (ipc=12.9) sim_rate=56253 (inst/sec) elapsed = 0:0:08:46 / Tue Mar 22 12:48:27 2016
GPGPU-Sim uArch: cycles simulated: 2250707  inst.: 29628771 (ipc=12.9) sim_rate=56221 (inst/sec) elapsed = 0:0:08:47 / Tue Mar 22 12:48:28 2016
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(13,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1872790,380207), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1872791,380207)
GPGPU-Sim uArch: cycles simulated: 2254707  inst.: 29693723 (ipc=12.9) sim_rate=56238 (inst/sec) elapsed = 0:0:08:48 / Tue Mar 22 12:48:29 2016
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(0,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 2258707  inst.: 29738532 (ipc=12.9) sim_rate=56216 (inst/sec) elapsed = 0:0:08:49 / Tue Mar 22 12:48:30 2016
GPGPU-Sim uArch: cycles simulated: 2263207  inst.: 29796409 (ipc=12.9) sim_rate=56219 (inst/sec) elapsed = 0:0:08:50 / Tue Mar 22 12:48:31 2016
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(7,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 2267207  inst.: 29858357 (ipc=12.9) sim_rate=56230 (inst/sec) elapsed = 0:0:08:51 / Tue Mar 22 12:48:32 2016
GPGPU-Sim uArch: cycles simulated: 2271207  inst.: 29912957 (ipc=12.9) sim_rate=56227 (inst/sec) elapsed = 0:0:08:52 / Tue Mar 22 12:48:33 2016
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(6,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 2275707  inst.: 29954013 (ipc=12.9) sim_rate=56198 (inst/sec) elapsed = 0:0:08:53 / Tue Mar 22 12:48:34 2016
GPGPU-Sim uArch: cycles simulated: 2279707  inst.: 29999749 (ipc=12.9) sim_rate=56179 (inst/sec) elapsed = 0:0:08:54 / Tue Mar 22 12:48:35 2016
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(7,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 2284207  inst.: 30042909 (ipc=12.9) sim_rate=56154 (inst/sec) elapsed = 0:0:08:55 / Tue Mar 22 12:48:36 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1906254,380207), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1906255,380207)
GPGPU-Sim uArch: cycles simulated: 2288207  inst.: 30101312 (ipc=12.9) sim_rate=56159 (inst/sec) elapsed = 0:0:08:56 / Tue Mar 22 12:48:37 2016
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(16,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 2292207  inst.: 30156328 (ipc=12.9) sim_rate=56157 (inst/sec) elapsed = 0:0:08:57 / Tue Mar 22 12:48:38 2016
GPGPU-Sim uArch: cycles simulated: 2296207  inst.: 30195954 (ipc=12.9) sim_rate=56126 (inst/sec) elapsed = 0:0:08:58 / Tue Mar 22 12:48:39 2016
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(4,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 2300707  inst.: 30249579 (ipc=12.9) sim_rate=56121 (inst/sec) elapsed = 0:0:08:59 / Tue Mar 22 12:48:40 2016
GPGPU-Sim uArch: cycles simulated: 2304707  inst.: 30286386 (ipc=12.9) sim_rate=56085 (inst/sec) elapsed = 0:0:09:00 / Tue Mar 22 12:48:41 2016
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(16,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 2308707  inst.: 30334588 (ipc=12.9) sim_rate=56071 (inst/sec) elapsed = 0:0:09:01 / Tue Mar 22 12:48:42 2016
GPGPU-Sim uArch: cycles simulated: 2313207  inst.: 30373604 (ipc=12.9) sim_rate=56039 (inst/sec) elapsed = 0:0:09:02 / Tue Mar 22 12:48:43 2016
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(13,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 2317207  inst.: 30423141 (ipc=12.9) sim_rate=56027 (inst/sec) elapsed = 0:0:09:03 / Tue Mar 22 12:48:44 2016
GPGPU-Sim uArch: cycles simulated: 2321707  inst.: 30460146 (ipc=12.8) sim_rate=55992 (inst/sec) elapsed = 0:0:09:04 / Tue Mar 22 12:48:45 2016
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(6,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2325707  inst.: 30512010 (ipc=12.8) sim_rate=55985 (inst/sec) elapsed = 0:0:09:05 / Tue Mar 22 12:48:46 2016
GPGPU-Sim uArch: cycles simulated: 2330207  inst.: 30566694 (ipc=12.8) sim_rate=55982 (inst/sec) elapsed = 0:0:09:06 / Tue Mar 22 12:48:47 2016
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(13,0,0) tid=(62,0,0)
GPGPU-Sim uArch: cycles simulated: 2334207  inst.: 30626010 (ipc=12.8) sim_rate=55989 (inst/sec) elapsed = 0:0:09:07 / Tue Mar 22 12:48:48 2016
GPGPU-Sim uArch: cycles simulated: 2338707  inst.: 30670385 (ipc=12.8) sim_rate=55967 (inst/sec) elapsed = 0:0:09:08 / Tue Mar 22 12:48:49 2016
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(11,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 2342707  inst.: 30711107 (ipc=12.8) sim_rate=55940 (inst/sec) elapsed = 0:0:09:09 / Tue Mar 22 12:48:50 2016
GPGPU-Sim uArch: cycles simulated: 2347207  inst.: 30762674 (ipc=12.8) sim_rate=55932 (inst/sec) elapsed = 0:0:09:10 / Tue Mar 22 12:48:51 2016
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(5,0,0) tid=(41,0,0)
GPGPU-Sim uArch: cycles simulated: 2351207  inst.: 30793570 (ipc=12.8) sim_rate=55886 (inst/sec) elapsed = 0:0:09:11 / Tue Mar 22 12:48:52 2016
GPGPU-Sim uArch: cycles simulated: 2355707  inst.: 30851465 (ipc=12.8) sim_rate=55890 (inst/sec) elapsed = 0:0:09:12 / Tue Mar 22 12:48:53 2016
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(10,0,0) tid=(53,0,0)
GPGPU-Sim uArch: cycles simulated: 2359707  inst.: 30877918 (ipc=12.8) sim_rate=55837 (inst/sec) elapsed = 0:0:09:13 / Tue Mar 22 12:48:54 2016
GPGPU-Sim uArch: cycles simulated: 2363707  inst.: 30954470 (ipc=12.8) sim_rate=55874 (inst/sec) elapsed = 0:0:09:14 / Tue Mar 22 12:48:55 2016
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(10,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2368207  inst.: 31001487 (ipc=12.8) sim_rate=55858 (inst/sec) elapsed = 0:0:09:15 / Tue Mar 22 12:48:56 2016
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(0,0,0) tid=(41,0,0)
GPGPU-Sim uArch: cycles simulated: 2372207  inst.: 31084608 (ipc=12.8) sim_rate=55907 (inst/sec) elapsed = 0:0:09:16 / Tue Mar 22 12:48:57 2016
GPGPU-Sim uArch: cycles simulated: 2376207  inst.: 31135999 (ipc=12.8) sim_rate=55899 (inst/sec) elapsed = 0:0:09:17 / Tue Mar 22 12:48:58 2016
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(23,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2380707  inst.: 31193106 (ipc=12.8) sim_rate=55901 (inst/sec) elapsed = 0:0:09:18 / Tue Mar 22 12:48:59 2016
GPGPU-Sim uArch: cycles simulated: 2384707  inst.: 31224608 (ipc=12.8) sim_rate=55857 (inst/sec) elapsed = 0:0:09:19 / Tue Mar 22 12:49:00 2016
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(0,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2389207  inst.: 31285583 (ipc=12.8) sim_rate=55867 (inst/sec) elapsed = 0:0:09:20 / Tue Mar 22 12:49:01 2016
GPGPU-Sim uArch: cycles simulated: 2393207  inst.: 31344275 (ipc=12.8) sim_rate=55872 (inst/sec) elapsed = 0:0:09:21 / Tue Mar 22 12:49:02 2016
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(0,0,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 2397207  inst.: 31386087 (ipc=12.8) sim_rate=55847 (inst/sec) elapsed = 0:0:09:22 / Tue Mar 22 12:49:03 2016
GPGPU-Sim uArch: cycles simulated: 2401707  inst.: 31434723 (ipc=12.8) sim_rate=55834 (inst/sec) elapsed = 0:0:09:23 / Tue Mar 22 12:49:04 2016
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(11,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2405707  inst.: 31471262 (ipc=12.8) sim_rate=55800 (inst/sec) elapsed = 0:0:09:24 / Tue Mar 22 12:49:05 2016
GPGPU-Sim uArch: cycles simulated: 2409707  inst.: 31518440 (ipc=12.8) sim_rate=55784 (inst/sec) elapsed = 0:0:09:25 / Tue Mar 22 12:49:06 2016
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(23,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 2414207  inst.: 31567139 (ipc=12.8) sim_rate=55772 (inst/sec) elapsed = 0:0:09:26 / Tue Mar 22 12:49:07 2016
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(4,0,0) tid=(48,0,0)
GPGPU-Sim uArch: cycles simulated: 2418207  inst.: 31635677 (ipc=12.8) sim_rate=55794 (inst/sec) elapsed = 0:0:09:27 / Tue Mar 22 12:49:08 2016
GPGPU-Sim uArch: cycles simulated: 2422207  inst.: 31670860 (ipc=12.8) sim_rate=55758 (inst/sec) elapsed = 0:0:09:28 / Tue Mar 22 12:49:09 2016
GPGPU-Sim uArch: cycles simulated: 2426707  inst.: 31722001 (ipc=12.8) sim_rate=55750 (inst/sec) elapsed = 0:0:09:29 / Tue Mar 22 12:49:10 2016
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(16,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 2430707  inst.: 31785766 (ipc=12.8) sim_rate=55764 (inst/sec) elapsed = 0:0:09:30 / Tue Mar 22 12:49:11 2016
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(10,0,0) tid=(41,0,0)
GPGPU-Sim uArch: cycles simulated: 2434707  inst.: 31833589 (ipc=12.8) sim_rate=55750 (inst/sec) elapsed = 0:0:09:31 / Tue Mar 22 12:49:12 2016
GPGPU-Sim uArch: cycles simulated: 2439207  inst.: 31879719 (ipc=12.8) sim_rate=55733 (inst/sec) elapsed = 0:0:09:32 / Tue Mar 22 12:49:13 2016
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(11,0,0) tid=(20,0,0)
GPGPU-Sim uArch: cycles simulated: 2443207  inst.: 31921271 (ipc=12.8) sim_rate=55709 (inst/sec) elapsed = 0:0:09:33 / Tue Mar 22 12:49:14 2016
GPGPU-Sim uArch: cycles simulated: 2447207  inst.: 31961949 (ipc=12.8) sim_rate=55682 (inst/sec) elapsed = 0:0:09:34 / Tue Mar 22 12:49:15 2016
GPGPU-Sim uArch: cycles simulated: 2451707  inst.: 32010238 (ipc=12.8) sim_rate=55669 (inst/sec) elapsed = 0:0:09:35 / Tue Mar 22 12:49:16 2016
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(11,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 2455707  inst.: 32052529 (ipc=12.8) sim_rate=55646 (inst/sec) elapsed = 0:0:09:36 / Tue Mar 22 12:49:17 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2076065,380207), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2076066,380207)
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(25,0,0) tid=(50,0,0)
GPGPU-Sim uArch: cycles simulated: 2459707  inst.: 32115125 (ipc=12.8) sim_rate=55658 (inst/sec) elapsed = 0:0:09:37 / Tue Mar 22 12:49:18 2016
GPGPU-Sim uArch: cycles simulated: 2464207  inst.: 32167718 (ipc=12.8) sim_rate=55653 (inst/sec) elapsed = 0:0:09:38 / Tue Mar 22 12:49:19 2016
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(29,0,0) tid=(37,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2087784,380207), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2087785,380207)
GPGPU-Sim uArch: cycles simulated: 2468207  inst.: 32213777 (ipc=12.8) sim_rate=55636 (inst/sec) elapsed = 0:0:09:39 / Tue Mar 22 12:49:20 2016
GPGPU-Sim uArch: cycles simulated: 2472207  inst.: 32279561 (ipc=12.8) sim_rate=55654 (inst/sec) elapsed = 0:0:09:40 / Tue Mar 22 12:49:21 2016
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(23,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 2476207  inst.: 32324167 (ipc=12.8) sim_rate=55635 (inst/sec) elapsed = 0:0:09:41 / Tue Mar 22 12:49:22 2016
GPGPU-Sim uArch: cycles simulated: 2480707  inst.: 32370700 (ipc=12.8) sim_rate=55619 (inst/sec) elapsed = 0:0:09:42 / Tue Mar 22 12:49:23 2016
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(13,0,0) tid=(49,0,0)
GPGPU-Sim uArch: cycles simulated: 2484707  inst.: 32414677 (ipc=12.8) sim_rate=55599 (inst/sec) elapsed = 0:0:09:43 / Tue Mar 22 12:49:24 2016
GPGPU-Sim uArch: cycles simulated: 2488707  inst.: 32455956 (ipc=12.8) sim_rate=55575 (inst/sec) elapsed = 0:0:09:44 / Tue Mar 22 12:49:25 2016
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(16,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2493207  inst.: 32502559 (ipc=12.8) sim_rate=55559 (inst/sec) elapsed = 0:0:09:45 / Tue Mar 22 12:49:26 2016
GPGPU-Sim uArch: cycles simulated: 2497207  inst.: 32546678 (ipc=12.8) sim_rate=55540 (inst/sec) elapsed = 0:0:09:46 / Tue Mar 22 12:49:27 2016
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(9,0,0) tid=(54,0,0)
GPGPU-Sim uArch: cycles simulated: 2501207  inst.: 32583564 (ipc=12.8) sim_rate=55508 (inst/sec) elapsed = 0:0:09:47 / Tue Mar 22 12:49:28 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2124044,380207), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2124045,380207)
GPGPU-Sim uArch: cycles simulated: 2505707  inst.: 32647107 (ipc=12.8) sim_rate=55522 (inst/sec) elapsed = 0:0:09:48 / Tue Mar 22 12:49:29 2016
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(16,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 2509707  inst.: 32696228 (ipc=12.8) sim_rate=55511 (inst/sec) elapsed = 0:0:09:49 / Tue Mar 22 12:49:30 2016
GPGPU-Sim uArch: cycles simulated: 2513707  inst.: 32762798 (ipc=12.8) sim_rate=55530 (inst/sec) elapsed = 0:0:09:50 / Tue Mar 22 12:49:31 2016
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(18,0,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 2517707  inst.: 32817564 (ipc=12.8) sim_rate=55528 (inst/sec) elapsed = 0:0:09:51 / Tue Mar 22 12:49:32 2016
GPGPU-Sim uArch: cycles simulated: 2521707  inst.: 32862225 (ipc=12.8) sim_rate=55510 (inst/sec) elapsed = 0:0:09:52 / Tue Mar 22 12:49:33 2016
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(9,0,0) tid=(34,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2142635,380207), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2142636,380207)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2145131,380207), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2145132,380207)
GPGPU-Sim uArch: cycles simulated: 2525707  inst.: 32924813 (ipc=12.8) sim_rate=55522 (inst/sec) elapsed = 0:0:09:53 / Tue Mar 22 12:49:34 2016
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(19,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2529707  inst.: 32995759 (ipc=12.8) sim_rate=55548 (inst/sec) elapsed = 0:0:09:54 / Tue Mar 22 12:49:35 2016
GPGPU-Sim uArch: cycles simulated: 2533707  inst.: 33046249 (ipc=12.8) sim_rate=55539 (inst/sec) elapsed = 0:0:09:55 / Tue Mar 22 12:49:36 2016
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(5,0,0) tid=(49,0,0)
GPGPU-Sim uArch: cycles simulated: 2537707  inst.: 33090497 (ipc=12.8) sim_rate=55520 (inst/sec) elapsed = 0:0:09:56 / Tue Mar 22 12:49:37 2016
GPGPU-Sim uArch: cycles simulated: 2542207  inst.: 33145837 (ipc=12.8) sim_rate=55520 (inst/sec) elapsed = 0:0:09:57 / Tue Mar 22 12:49:38 2016
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(19,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2546207  inst.: 33209817 (ipc=12.8) sim_rate=55534 (inst/sec) elapsed = 0:0:09:58 / Tue Mar 22 12:49:39 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2168351,380207), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2168352,380207)
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(129,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 2550207  inst.: 33269771 (ipc=12.8) sim_rate=55542 (inst/sec) elapsed = 0:0:09:59 / Tue Mar 22 12:49:40 2016
GPGPU-Sim uArch: cycles simulated: 2553707  inst.: 33314417 (ipc=12.8) sim_rate=55524 (inst/sec) elapsed = 0:0:10:00 / Tue Mar 22 12:49:41 2016
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(129,0,0) tid=(62,0,0)
GPGPU-Sim uArch: cycles simulated: 2557707  inst.: 33365017 (ipc=12.8) sim_rate=55515 (inst/sec) elapsed = 0:0:10:01 / Tue Mar 22 12:49:42 2016
GPGPU-Sim uArch: cycles simulated: 2562207  inst.: 33413492 (ipc=12.8) sim_rate=55504 (inst/sec) elapsed = 0:0:10:02 / Tue Mar 22 12:49:43 2016
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(25,0,0) tid=(45,0,0)
GPGPU-Sim uArch: cycles simulated: 2566207  inst.: 33452625 (ipc=12.8) sim_rate=55476 (inst/sec) elapsed = 0:0:10:03 / Tue Mar 22 12:49:44 2016
GPGPU-Sim uArch: cycles simulated: 2570207  inst.: 33500709 (ipc=12.8) sim_rate=55464 (inst/sec) elapsed = 0:0:10:04 / Tue Mar 22 12:49:45 2016
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(12,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 2574207  inst.: 33535281 (ipc=12.8) sim_rate=55430 (inst/sec) elapsed = 0:0:10:05 / Tue Mar 22 12:49:46 2016
GPGPU-Sim uArch: cycles simulated: 2578207  inst.: 33586816 (ipc=12.8) sim_rate=55423 (inst/sec) elapsed = 0:0:10:06 / Tue Mar 22 12:49:47 2016
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(5,0,0) tid=(54,0,0)
GPGPU-Sim uArch: cycles simulated: 2582707  inst.: 33626714 (ipc=12.8) sim_rate=55398 (inst/sec) elapsed = 0:0:10:07 / Tue Mar 22 12:49:48 2016
GPGPU-Sim uArch: cycles simulated: 2586707  inst.: 33674493 (ipc=12.8) sim_rate=55385 (inst/sec) elapsed = 0:0:10:08 / Tue Mar 22 12:49:49 2016
GPGPU-Sim uArch: cycles simulated: 2590707  inst.: 33712825 (ipc=12.7) sim_rate=55357 (inst/sec) elapsed = 0:0:10:09 / Tue Mar 22 12:49:50 2016
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(26,0,0) tid=(44,0,0)
GPGPU-Sim uArch: cycles simulated: 2595207  inst.: 33763266 (ipc=12.7) sim_rate=55349 (inst/sec) elapsed = 0:0:10:10 / Tue Mar 22 12:49:51 2016
GPGPU-Sim uArch: cycles simulated: 2599207  inst.: 33803450 (ipc=12.7) sim_rate=55324 (inst/sec) elapsed = 0:0:10:11 / Tue Mar 22 12:49:52 2016
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(26,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 2603207  inst.: 33844091 (ipc=12.7) sim_rate=55300 (inst/sec) elapsed = 0:0:10:12 / Tue Mar 22 12:49:53 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2225799,380207), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2225800,380207)
GPGPU-Sim uArch: cycles simulated: 2607707  inst.: 33904544 (ipc=12.7) sim_rate=55309 (inst/sec) elapsed = 0:0:10:13 / Tue Mar 22 12:49:54 2016
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(28,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 2611207  inst.: 33970908 (ipc=12.7) sim_rate=55327 (inst/sec) elapsed = 0:0:10:14 / Tue Mar 22 12:49:55 2016
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(130,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 2615707  inst.: 34032711 (ipc=12.8) sim_rate=55337 (inst/sec) elapsed = 0:0:10:15 / Tue Mar 22 12:49:56 2016
GPGPU-Sim uArch: cycles simulated: 2619707  inst.: 34076568 (ipc=12.7) sim_rate=55319 (inst/sec) elapsed = 0:0:10:16 / Tue Mar 22 12:49:57 2016
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(5,0,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 2623707  inst.: 34117823 (ipc=12.7) sim_rate=55296 (inst/sec) elapsed = 0:0:10:17 / Tue Mar 22 12:49:58 2016
GPGPU-Sim uArch: cycles simulated: 2627707  inst.: 34171503 (ipc=12.7) sim_rate=55293 (inst/sec) elapsed = 0:0:10:18 / Tue Mar 22 12:49:59 2016
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(21,0,0) tid=(53,0,0)
GPGPU-Sim uArch: cycles simulated: 2632207  inst.: 34236181 (ipc=12.7) sim_rate=55308 (inst/sec) elapsed = 0:0:10:19 / Tue Mar 22 12:50:00 2016
GPGPU-Sim uArch: cycles simulated: 2636207  inst.: 34278304 (ipc=12.7) sim_rate=55287 (inst/sec) elapsed = 0:0:10:20 / Tue Mar 22 12:50:01 2016
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(18,0,0) tid=(56,0,0)
GPGPU-Sim uArch: cycles simulated: 2640207  inst.: 34321138 (ipc=12.7) sim_rate=55267 (inst/sec) elapsed = 0:0:10:21 / Tue Mar 22 12:50:02 2016
GPGPU-Sim uArch: cycles simulated: 2644707  inst.: 34367809 (ipc=12.7) sim_rate=55253 (inst/sec) elapsed = 0:0:10:22 / Tue Mar 22 12:50:03 2016
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(5,0,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 2648707  inst.: 34413183 (ipc=12.7) sim_rate=55237 (inst/sec) elapsed = 0:0:10:23 / Tue Mar 22 12:50:04 2016
GPGPU-Sim uArch: cycles simulated: 2652707  inst.: 34452838 (ipc=12.7) sim_rate=55212 (inst/sec) elapsed = 0:0:10:24 / Tue Mar 22 12:50:05 2016
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(12,0,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 2657207  inst.: 34501083 (ipc=12.7) sim_rate=55201 (inst/sec) elapsed = 0:0:10:25 / Tue Mar 22 12:50:06 2016
GPGPU-Sim uArch: cycles simulated: 2661207  inst.: 34539600 (ipc=12.7) sim_rate=55175 (inst/sec) elapsed = 0:0:10:26 / Tue Mar 22 12:50:07 2016
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(23,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2665707  inst.: 34590110 (ipc=12.7) sim_rate=55167 (inst/sec) elapsed = 0:0:10:27 / Tue Mar 22 12:50:08 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2286222,380207), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2286223,380207)
GPGPU-Sim uArch: cycles simulated: 2669707  inst.: 34655689 (ipc=12.7) sim_rate=55184 (inst/sec) elapsed = 0:0:10:28 / Tue Mar 22 12:50:09 2016
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(23,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2673707  inst.: 34700628 (ipc=12.7) sim_rate=55167 (inst/sec) elapsed = 0:0:10:29 / Tue Mar 22 12:50:10 2016
GPGPU-Sim uArch: cycles simulated: 2678207  inst.: 34746562 (ipc=12.7) sim_rate=55153 (inst/sec) elapsed = 0:0:10:30 / Tue Mar 22 12:50:11 2016
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(26,0,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 2682207  inst.: 34812443 (ipc=12.7) sim_rate=55170 (inst/sec) elapsed = 0:0:10:31 / Tue Mar 22 12:50:12 2016
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(20,0,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 2686207  inst.: 34863067 (ipc=12.7) sim_rate=55163 (inst/sec) elapsed = 0:0:10:32 / Tue Mar 22 12:50:13 2016
GPGPU-Sim uArch: cycles simulated: 2690707  inst.: 34901591 (ipc=12.7) sim_rate=55136 (inst/sec) elapsed = 0:0:10:33 / Tue Mar 22 12:50:14 2016
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(16,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 2694707  inst.: 34971466 (ipc=12.7) sim_rate=55160 (inst/sec) elapsed = 0:0:10:34 / Tue Mar 22 12:50:15 2016
GPGPU-Sim uArch: cycles simulated: 2699207  inst.: 35016755 (ipc=12.7) sim_rate=55144 (inst/sec) elapsed = 0:0:10:35 / Tue Mar 22 12:50:16 2016
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(7,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2703207  inst.: 35057531 (ipc=12.7) sim_rate=55121 (inst/sec) elapsed = 0:0:10:36 / Tue Mar 22 12:50:17 2016
GPGPU-Sim uArch: cycles simulated: 2707707  inst.: 35125826 (ipc=12.7) sim_rate=55142 (inst/sec) elapsed = 0:0:10:37 / Tue Mar 22 12:50:18 2016
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(12,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2329516,380207), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2329517,380207)
GPGPU-Sim uArch: cycles simulated: 2711707  inst.: 35188888 (ipc=12.7) sim_rate=55154 (inst/sec) elapsed = 0:0:10:38 / Tue Mar 22 12:50:19 2016
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(28,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2715707  inst.: 35241473 (ipc=12.7) sim_rate=55150 (inst/sec) elapsed = 0:0:10:39 / Tue Mar 22 12:50:20 2016
GPGPU-Sim uArch: cycles simulated: 2719707  inst.: 35311195 (ipc=12.7) sim_rate=55173 (inst/sec) elapsed = 0:0:10:40 / Tue Mar 22 12:50:21 2016
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(12,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2724207  inst.: 35360582 (ipc=12.7) sim_rate=55164 (inst/sec) elapsed = 0:0:10:41 / Tue Mar 22 12:50:22 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2344922,380207), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2344923,380207)
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(21,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 2728207  inst.: 35439142 (ipc=12.7) sim_rate=55201 (inst/sec) elapsed = 0:0:10:42 / Tue Mar 22 12:50:23 2016
GPGPU-Sim uArch: cycles simulated: 2732207  inst.: 35504789 (ipc=12.7) sim_rate=55217 (inst/sec) elapsed = 0:0:10:43 / Tue Mar 22 12:50:24 2016
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(24,0,0) tid=(41,0,0)
GPGPU-Sim uArch: cycles simulated: 2736707  inst.: 35547808 (ipc=12.7) sim_rate=55198 (inst/sec) elapsed = 0:0:10:44 / Tue Mar 22 12:50:25 2016
GPGPU-Sim uArch: cycles simulated: 2740207  inst.: 35617938 (ipc=12.7) sim_rate=55221 (inst/sec) elapsed = 0:0:10:45 / Tue Mar 22 12:50:26 2016
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(25,0,0) tid=(53,0,0)
GPGPU-Sim uArch: cycles simulated: 2744707  inst.: 35650734 (ipc=12.7) sim_rate=55186 (inst/sec) elapsed = 0:0:10:46 / Tue Mar 22 12:50:27 2016
GPGPU-Sim uArch: cycles simulated: 2748707  inst.: 35704192 (ipc=12.7) sim_rate=55184 (inst/sec) elapsed = 0:0:10:47 / Tue Mar 22 12:50:28 2016
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(23,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 2753207  inst.: 35740789 (ipc=12.7) sim_rate=55155 (inst/sec) elapsed = 0:0:10:48 / Tue Mar 22 12:50:29 2016
GPGPU-Sim uArch: cycles simulated: 2757707  inst.: 35793065 (ipc=12.7) sim_rate=55151 (inst/sec) elapsed = 0:0:10:49 / Tue Mar 22 12:50:30 2016
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(28,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 2761707  inst.: 35828074 (ipc=12.7) sim_rate=55120 (inst/sec) elapsed = 0:0:10:50 / Tue Mar 22 12:50:31 2016
GPGPU-Sim uArch: cycles simulated: 2766207  inst.: 35879394 (ipc=12.7) sim_rate=55114 (inst/sec) elapsed = 0:0:10:51 / Tue Mar 22 12:50:32 2016
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(26,0,0) tid=(20,0,0)
GPGPU-Sim uArch: cycles simulated: 2770207  inst.: 35917578 (ipc=12.7) sim_rate=55088 (inst/sec) elapsed = 0:0:10:52 / Tue Mar 22 12:50:33 2016
GPGPU-Sim uArch: cycles simulated: 2774707  inst.: 35966392 (ipc=12.7) sim_rate=55078 (inst/sec) elapsed = 0:0:10:53 / Tue Mar 22 12:50:34 2016
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(16,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2778207  inst.: 36052943 (ipc=12.7) sim_rate=55126 (inst/sec) elapsed = 0:0:10:54 / Tue Mar 22 12:50:35 2016
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(29,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 2782707  inst.: 36099565 (ipc=12.7) sim_rate=55113 (inst/sec) elapsed = 0:0:10:55 / Tue Mar 22 12:50:36 2016
GPGPU-Sim uArch: cycles simulated: 2786707  inst.: 36143464 (ipc=12.7) sim_rate=55096 (inst/sec) elapsed = 0:0:10:56 / Tue Mar 22 12:50:37 2016
GPGPU-Sim uArch: cycles simulated: 2791207  inst.: 36184089 (ipc=12.7) sim_rate=55074 (inst/sec) elapsed = 0:0:10:57 / Tue Mar 22 12:50:38 2016
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(25,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 2795707  inst.: 36237304 (ipc=12.7) sim_rate=55071 (inst/sec) elapsed = 0:0:10:58 / Tue Mar 22 12:50:39 2016
GPGPU-Sim uArch: cycles simulated: 2799707  inst.: 36273636 (ipc=12.7) sim_rate=55043 (inst/sec) elapsed = 0:0:10:59 / Tue Mar 22 12:50:40 2016
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(21,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 2804207  inst.: 36323381 (ipc=12.7) sim_rate=55035 (inst/sec) elapsed = 0:0:11:00 / Tue Mar 22 12:50:41 2016
GPGPU-Sim uArch: cycles simulated: 2808207  inst.: 36359567 (ipc=12.7) sim_rate=55006 (inst/sec) elapsed = 0:0:11:01 / Tue Mar 22 12:50:42 2016
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(24,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2812707  inst.: 36422168 (ipc=12.7) sim_rate=55018 (inst/sec) elapsed = 0:0:11:02 / Tue Mar 22 12:50:43 2016
GPGPU-Sim uArch: cycles simulated: 2816707  inst.: 36474084 (ipc=12.7) sim_rate=55013 (inst/sec) elapsed = 0:0:11:03 / Tue Mar 22 12:50:44 2016
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(22,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 2821207  inst.: 36520928 (ipc=12.7) sim_rate=55001 (inst/sec) elapsed = 0:0:11:04 / Tue Mar 22 12:50:45 2016
GPGPU-Sim uArch: cycles simulated: 2825207  inst.: 36559956 (ipc=12.7) sim_rate=54977 (inst/sec) elapsed = 0:0:11:05 / Tue Mar 22 12:50:46 2016
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(21,0,0) tid=(38,0,0)
GPGPU-Sim uArch: cycles simulated: 2829207  inst.: 36599279 (ipc=12.7) sim_rate=54953 (inst/sec) elapsed = 0:0:11:06 / Tue Mar 22 12:50:47 2016
GPGPU-Sim uArch: cycles simulated: 2833707  inst.: 36645949 (ipc=12.7) sim_rate=54941 (inst/sec) elapsed = 0:0:11:07 / Tue Mar 22 12:50:48 2016
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(28,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 2838207  inst.: 36686964 (ipc=12.7) sim_rate=54920 (inst/sec) elapsed = 0:0:11:08 / Tue Mar 22 12:50:49 2016
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(20,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 2842207  inst.: 36762972 (ipc=12.7) sim_rate=54952 (inst/sec) elapsed = 0:0:11:09 / Tue Mar 22 12:50:50 2016
GPGPU-Sim uArch: cycles simulated: 2846207  inst.: 36857187 (ipc=12.7) sim_rate=55010 (inst/sec) elapsed = 0:0:11:10 / Tue Mar 22 12:50:51 2016
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(25,0,0) tid=(22,0,0)
GPGPU-Sim uArch: cycles simulated: 2850207  inst.: 36892847 (ipc=12.7) sim_rate=54981 (inst/sec) elapsed = 0:0:11:11 / Tue Mar 22 12:50:52 2016
GPGPU-Sim uArch: cycles simulated: 2854707  inst.: 36943593 (ipc=12.7) sim_rate=54975 (inst/sec) elapsed = 0:0:11:12 / Tue Mar 22 12:50:53 2016
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(25,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 2858707  inst.: 36977069 (ipc=12.7) sim_rate=54943 (inst/sec) elapsed = 0:0:11:13 / Tue Mar 22 12:50:54 2016
GPGPU-Sim uArch: cycles simulated: 2863207  inst.: 37028800 (ipc=12.7) sim_rate=54938 (inst/sec) elapsed = 0:0:11:14 / Tue Mar 22 12:50:55 2016
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(21,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 2867207  inst.: 37060450 (ipc=12.7) sim_rate=54904 (inst/sec) elapsed = 0:0:11:15 / Tue Mar 22 12:50:56 2016
GPGPU-Sim uArch: cycles simulated: 2871707  inst.: 37136908 (ipc=12.7) sim_rate=54936 (inst/sec) elapsed = 0:0:11:16 / Tue Mar 22 12:50:57 2016
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(16,0,0) tid=(53,0,0)
GPGPU-Sim uArch: cycles simulated: 2875707  inst.: 37175347 (ipc=12.7) sim_rate=54911 (inst/sec) elapsed = 0:0:11:17 / Tue Mar 22 12:50:58 2016
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(23,0,0) tid=(48,0,0)
GPGPU-Sim uArch: cycles simulated: 2879707  inst.: 37247707 (ipc=12.7) sim_rate=54937 (inst/sec) elapsed = 0:0:11:18 / Tue Mar 22 12:50:59 2016
GPGPU-Sim uArch: cycles simulated: 2883707  inst.: 37288121 (ipc=12.7) sim_rate=54916 (inst/sec) elapsed = 0:0:11:19 / Tue Mar 22 12:51:00 2016
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(24,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2888207  inst.: 37348102 (ipc=12.7) sim_rate=54923 (inst/sec) elapsed = 0:0:11:20 / Tue Mar 22 12:51:01 2016
GPGPU-Sim uArch: cycles simulated: 2892207  inst.: 37404270 (ipc=12.7) sim_rate=54925 (inst/sec) elapsed = 0:0:11:21 / Tue Mar 22 12:51:02 2016
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(25,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 2896707  inst.: 37453040 (ipc=12.7) sim_rate=54916 (inst/sec) elapsed = 0:0:11:22 / Tue Mar 22 12:51:03 2016
GPGPU-Sim uArch: cycles simulated: 2900707  inst.: 37493011 (ipc=12.7) sim_rate=54894 (inst/sec) elapsed = 0:0:11:23 / Tue Mar 22 12:51:04 2016
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(29,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2904707  inst.: 37578719 (ipc=12.7) sim_rate=54939 (inst/sec) elapsed = 0:0:11:24 / Tue Mar 22 12:51:05 2016
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(19,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2908707  inst.: 37637780 (ipc=12.7) sim_rate=54945 (inst/sec) elapsed = 0:0:11:25 / Tue Mar 22 12:51:06 2016
GPGPU-Sim uArch: cycles simulated: 2913207  inst.: 37681730 (ipc=12.7) sim_rate=54929 (inst/sec) elapsed = 0:0:11:26 / Tue Mar 22 12:51:07 2016
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(15,0,0) tid=(40,0,0)
GPGPU-Sim uArch: cycles simulated: 2917207  inst.: 37729443 (ipc=12.7) sim_rate=54919 (inst/sec) elapsed = 0:0:11:27 / Tue Mar 22 12:51:08 2016
GPGPU-Sim uArch: cycles simulated: 2921207  inst.: 37792719 (ipc=12.7) sim_rate=54931 (inst/sec) elapsed = 0:0:11:28 / Tue Mar 22 12:51:09 2016
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(29,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 2925207  inst.: 37837362 (ipc=12.7) sim_rate=54916 (inst/sec) elapsed = 0:0:11:29 / Tue Mar 22 12:51:10 2016
GPGPU-Sim uArch: cycles simulated: 2929707  inst.: 37883497 (ipc=12.7) sim_rate=54903 (inst/sec) elapsed = 0:0:11:30 / Tue Mar 22 12:51:11 2016
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(24,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 2933707  inst.: 37926287 (ipc=12.7) sim_rate=54886 (inst/sec) elapsed = 0:0:11:31 / Tue Mar 22 12:51:12 2016
GPGPU-Sim uArch: cycles simulated: 2937707  inst.: 37966080 (ipc=12.7) sim_rate=54864 (inst/sec) elapsed = 0:0:11:32 / Tue Mar 22 12:51:13 2016
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(29,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2942207  inst.: 38013732 (ipc=12.7) sim_rate=54853 (inst/sec) elapsed = 0:0:11:33 / Tue Mar 22 12:51:14 2016
GPGPU-Sim uArch: cycles simulated: 2946207  inst.: 38075294 (ipc=12.7) sim_rate=54863 (inst/sec) elapsed = 0:0:11:34 / Tue Mar 22 12:51:15 2016
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(18,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 2950207  inst.: 38129113 (ipc=12.7) sim_rate=54862 (inst/sec) elapsed = 0:0:11:35 / Tue Mar 22 12:51:16 2016
GPGPU-Sim uArch: cycles simulated: 2954207  inst.: 38168285 (ipc=12.7) sim_rate=54839 (inst/sec) elapsed = 0:0:11:36 / Tue Mar 22 12:51:17 2016
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(12,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2958207  inst.: 38214137 (ipc=12.7) sim_rate=54826 (inst/sec) elapsed = 0:0:11:37 / Tue Mar 22 12:51:18 2016
GPGPU-Sim uArch: cycles simulated: 2962707  inst.: 38259740 (ipc=12.7) sim_rate=54813 (inst/sec) elapsed = 0:0:11:38 / Tue Mar 22 12:51:19 2016
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(20,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2966707  inst.: 38303008 (ipc=12.7) sim_rate=54796 (inst/sec) elapsed = 0:0:11:39 / Tue Mar 22 12:51:20 2016
GPGPU-Sim uArch: cycles simulated: 2970707  inst.: 38342702 (ipc=12.7) sim_rate=54775 (inst/sec) elapsed = 0:0:11:40 / Tue Mar 22 12:51:21 2016
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(26,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 2974707  inst.: 38410120 (ipc=12.7) sim_rate=54793 (inst/sec) elapsed = 0:0:11:41 / Tue Mar 22 12:51:22 2016
GPGPU-Sim uArch: cycles simulated: 2978707  inst.: 38458413 (ipc=12.7) sim_rate=54784 (inst/sec) elapsed = 0:0:11:42 / Tue Mar 22 12:51:23 2016
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(18,0,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 2983207  inst.: 38505010 (ipc=12.7) sim_rate=54772 (inst/sec) elapsed = 0:0:11:43 / Tue Mar 22 12:51:24 2016
GPGPU-Sim uArch: cycles simulated: 2987207  inst.: 38549679 (ipc=12.7) sim_rate=54758 (inst/sec) elapsed = 0:0:11:44 / Tue Mar 22 12:51:25 2016
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(12,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 2991207  inst.: 38590629 (ipc=12.7) sim_rate=54738 (inst/sec) elapsed = 0:0:11:45 / Tue Mar 22 12:51:26 2016
GPGPU-Sim uArch: cycles simulated: 2995207  inst.: 38633243 (ipc=12.7) sim_rate=54721 (inst/sec) elapsed = 0:0:11:46 / Tue Mar 22 12:51:27 2016
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(22,0,0) tid=(49,0,0)
GPGPU-Sim uArch: cycles simulated: 2999707  inst.: 38679361 (ipc=12.7) sim_rate=54709 (inst/sec) elapsed = 0:0:11:47 / Tue Mar 22 12:51:28 2016
GPGPU-Sim uArch: cycles simulated: 3003707  inst.: 38726008 (ipc=12.7) sim_rate=54697 (inst/sec) elapsed = 0:0:11:48 / Tue Mar 22 12:51:29 2016
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(18,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 3007707  inst.: 38761206 (ipc=12.6) sim_rate=54670 (inst/sec) elapsed = 0:0:11:49 / Tue Mar 22 12:51:30 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2628350,380207), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2628351,380207)
GPGPU-Sim uArch: cycles simulated: 3011707  inst.: 38827927 (ipc=12.7) sim_rate=54687 (inst/sec) elapsed = 0:0:11:50 / Tue Mar 22 12:51:31 2016
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(24,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3015707  inst.: 38867166 (ipc=12.6) sim_rate=54665 (inst/sec) elapsed = 0:0:11:51 / Tue Mar 22 12:51:32 2016
GPGPU-Sim uArch: cycles simulated: 3019707  inst.: 38928399 (ipc=12.7) sim_rate=54674 (inst/sec) elapsed = 0:0:11:52 / Tue Mar 22 12:51:33 2016
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(18,0,0) tid=(57,0,0)
GPGPU-Sim uArch: cycles simulated: 3023707  inst.: 38995127 (ipc=12.7) sim_rate=54691 (inst/sec) elapsed = 0:0:11:53 / Tue Mar 22 12:51:34 2016
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(15,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 3028207  inst.: 39043601 (ipc=12.7) sim_rate=54682 (inst/sec) elapsed = 0:0:11:54 / Tue Mar 22 12:51:35 2016
GPGPU-Sim uArch: cycles simulated: 3032207  inst.: 39084108 (ipc=12.7) sim_rate=54663 (inst/sec) elapsed = 0:0:11:55 / Tue Mar 22 12:51:36 2016
GPGPU-Sim uArch: cycles simulated: 3036207  inst.: 39125260 (ipc=12.6) sim_rate=54644 (inst/sec) elapsed = 0:0:11:56 / Tue Mar 22 12:51:37 2016
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(20,0,0) tid=(58,0,0)
GPGPU-Sim uArch: cycles simulated: 3040207  inst.: 39214773 (ipc=12.7) sim_rate=54692 (inst/sec) elapsed = 0:0:11:57 / Tue Mar 22 12:51:38 2016
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(20,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3044207  inst.: 39269635 (ipc=12.7) sim_rate=54693 (inst/sec) elapsed = 0:0:11:58 / Tue Mar 22 12:51:39 2016
GPGPU-Sim uArch: cycles simulated: 3048207  inst.: 39308455 (ipc=12.7) sim_rate=54671 (inst/sec) elapsed = 0:0:11:59 / Tue Mar 22 12:51:40 2016
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(19,0,0) tid=(57,0,0)
GPGPU-Sim uArch: cycles simulated: 3052707  inst.: 39361300 (ipc=12.7) sim_rate=54668 (inst/sec) elapsed = 0:0:12:00 / Tue Mar 22 12:51:41 2016
GPGPU-Sim uArch: cycles simulated: 3056707  inst.: 39403772 (ipc=12.7) sim_rate=54651 (inst/sec) elapsed = 0:0:12:01 / Tue Mar 22 12:51:42 2016
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(15,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 3060707  inst.: 39445487 (ipc=12.7) sim_rate=54633 (inst/sec) elapsed = 0:0:12:02 / Tue Mar 22 12:51:43 2016
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(29,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 3064707  inst.: 39516749 (ipc=12.7) sim_rate=54656 (inst/sec) elapsed = 0:0:12:03 / Tue Mar 22 12:51:44 2016
GPGPU-Sim uArch: cycles simulated: 3068707  inst.: 39560665 (ipc=12.7) sim_rate=54641 (inst/sec) elapsed = 0:0:12:04 / Tue Mar 22 12:51:45 2016
GPGPU-Sim uArch: cycles simulated: 3072707  inst.: 39602948 (ipc=12.7) sim_rate=54624 (inst/sec) elapsed = 0:0:12:05 / Tue Mar 22 12:51:46 2016
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(25,0,0) tid=(40,0,0)
GPGPU-Sim uArch: cycles simulated: 3077207  inst.: 39652361 (ipc=12.7) sim_rate=54617 (inst/sec) elapsed = 0:0:12:06 / Tue Mar 22 12:51:47 2016
GPGPU-Sim uArch: cycles simulated: 3081207  inst.: 39692274 (ipc=12.6) sim_rate=54597 (inst/sec) elapsed = 0:0:12:07 / Tue Mar 22 12:51:48 2016
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(21,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 3085207  inst.: 39740013 (ipc=12.6) sim_rate=54587 (inst/sec) elapsed = 0:0:12:08 / Tue Mar 22 12:51:49 2016
GPGPU-Sim uArch: cycles simulated: 3089207  inst.: 39778363 (ipc=12.6) sim_rate=54565 (inst/sec) elapsed = 0:0:12:09 / Tue Mar 22 12:51:50 2016
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(16,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 3093207  inst.: 39826493 (ipc=12.6) sim_rate=54556 (inst/sec) elapsed = 0:0:12:10 / Tue Mar 22 12:51:51 2016
GPGPU-Sim uArch: cycles simulated: 3097707  inst.: 39867638 (ipc=12.6) sim_rate=54538 (inst/sec) elapsed = 0:0:12:11 / Tue Mar 22 12:51:52 2016
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(25,0,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 3101707  inst.: 39940384 (ipc=12.6) sim_rate=54563 (inst/sec) elapsed = 0:0:12:12 / Tue Mar 22 12:51:53 2016
GPGPU-Sim uArch: cycles simulated: 3105707  inst.: 39983034 (ipc=12.6) sim_rate=54547 (inst/sec) elapsed = 0:0:12:13 / Tue Mar 22 12:51:54 2016
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(23,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3109707  inst.: 40027692 (ipc=12.6) sim_rate=54533 (inst/sec) elapsed = 0:0:12:14 / Tue Mar 22 12:51:55 2016
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(19,0,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 3113707  inst.: 40098216 (ipc=12.6) sim_rate=54555 (inst/sec) elapsed = 0:0:12:15 / Tue Mar 22 12:51:56 2016
GPGPU-Sim uArch: cycles simulated: 3117707  inst.: 40144144 (ipc=12.6) sim_rate=54543 (inst/sec) elapsed = 0:0:12:16 / Tue Mar 22 12:51:57 2016
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(26,0,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 3121707  inst.: 40184850 (ipc=12.6) sim_rate=54524 (inst/sec) elapsed = 0:0:12:17 / Tue Mar 22 12:51:58 2016
GPGPU-Sim uArch: cycles simulated: 3125707  inst.: 40228702 (ipc=12.6) sim_rate=54510 (inst/sec) elapsed = 0:0:12:18 / Tue Mar 22 12:51:59 2016
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(21,0,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 3130207  inst.: 40276867 (ipc=12.6) sim_rate=54501 (inst/sec) elapsed = 0:0:12:19 / Tue Mar 22 12:52:00 2016
GPGPU-Sim uArch: cycles simulated: 3134207  inst.: 40319549 (ipc=12.6) sim_rate=54485 (inst/sec) elapsed = 0:0:12:20 / Tue Mar 22 12:52:01 2016
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(23,0,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 3138207  inst.: 40366014 (ipc=12.6) sim_rate=54475 (inst/sec) elapsed = 0:0:12:21 / Tue Mar 22 12:52:02 2016
GPGPU-Sim uArch: cycles simulated: 3142207  inst.: 40402893 (ipc=12.6) sim_rate=54451 (inst/sec) elapsed = 0:0:12:22 / Tue Mar 22 12:52:03 2016
GPGPU-Sim uArch: cycles simulated: 3146707  inst.: 40455916 (ipc=12.6) sim_rate=54449 (inst/sec) elapsed = 0:0:12:23 / Tue Mar 22 12:52:04 2016
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(26,0,0) tid=(54,0,0)
GPGPU-Sim uArch: cycles simulated: 3150707  inst.: 40493994 (ipc=12.6) sim_rate=54427 (inst/sec) elapsed = 0:0:12:24 / Tue Mar 22 12:52:05 2016
GPGPU-Sim uArch: cycles simulated: 3154707  inst.: 40539779 (ipc=12.6) sim_rate=54415 (inst/sec) elapsed = 0:0:12:25 / Tue Mar 22 12:52:06 2016
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(18,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3158707  inst.: 40578857 (ipc=12.6) sim_rate=54395 (inst/sec) elapsed = 0:0:12:26 / Tue Mar 22 12:52:07 2016
GPGPU-Sim uArch: cycles simulated: 3163207  inst.: 40629071 (ipc=12.6) sim_rate=54389 (inst/sec) elapsed = 0:0:12:27 / Tue Mar 22 12:52:08 2016
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(21,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3167207  inst.: 40698393 (ipc=12.6) sim_rate=54409 (inst/sec) elapsed = 0:0:12:28 / Tue Mar 22 12:52:09 2016
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(27,0,0) tid=(50,0,0)
GPGPU-Sim uArch: cycles simulated: 3171207  inst.: 40740778 (ipc=12.6) sim_rate=54393 (inst/sec) elapsed = 0:0:12:29 / Tue Mar 22 12:52:10 2016
GPGPU-Sim uArch: cycles simulated: 3175207  inst.: 40813054 (ipc=12.6) sim_rate=54417 (inst/sec) elapsed = 0:0:12:30 / Tue Mar 22 12:52:11 2016
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(18,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3179207  inst.: 40857192 (ipc=12.6) sim_rate=54403 (inst/sec) elapsed = 0:0:12:31 / Tue Mar 22 12:52:12 2016
GPGPU-Sim uArch: cycles simulated: 3183207  inst.: 40903188 (ipc=12.6) sim_rate=54392 (inst/sec) elapsed = 0:0:12:32 / Tue Mar 22 12:52:13 2016
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(26,0,0) tid=(46,0,0)
GPGPU-Sim uArch: cycles simulated: 3187207  inst.: 40942503 (ipc=12.6) sim_rate=54372 (inst/sec) elapsed = 0:0:12:33 / Tue Mar 22 12:52:14 2016
GPGPU-Sim uArch: cycles simulated: 3191207  inst.: 40988931 (ipc=12.6) sim_rate=54361 (inst/sec) elapsed = 0:0:12:34 / Tue Mar 22 12:52:15 2016
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(17,0,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 3195207  inst.: 41026840 (ipc=12.6) sim_rate=54340 (inst/sec) elapsed = 0:0:12:35 / Tue Mar 22 12:52:16 2016
GPGPU-Sim uArch: cycles simulated: 3199207  inst.: 41090628 (ipc=12.6) sim_rate=54352 (inst/sec) elapsed = 0:0:12:36 / Tue Mar 22 12:52:17 2016
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(23,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 3203207  inst.: 41147359 (ipc=12.6) sim_rate=54355 (inst/sec) elapsed = 0:0:12:37 / Tue Mar 22 12:52:18 2016
GPGPU-Sim uArch: cycles simulated: 3207707  inst.: 41191911 (ipc=12.6) sim_rate=54342 (inst/sec) elapsed = 0:0:12:38 / Tue Mar 22 12:52:19 2016
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(15,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 3211707  inst.: 41241603 (ipc=12.6) sim_rate=54336 (inst/sec) elapsed = 0:0:12:39 / Tue Mar 22 12:52:20 2016
GPGPU-Sim uArch: cycles simulated: 3215707  inst.: 41306957 (ipc=12.6) sim_rate=54351 (inst/sec) elapsed = 0:0:12:40 / Tue Mar 22 12:52:21 2016
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(15,0,0) tid=(40,0,0)
GPGPU-Sim uArch: cycles simulated: 3219707  inst.: 41354498 (ipc=12.6) sim_rate=54342 (inst/sec) elapsed = 0:0:12:41 / Tue Mar 22 12:52:22 2016
GPGPU-Sim uArch: cycles simulated: 3223707  inst.: 41394875 (ipc=12.6) sim_rate=54323 (inst/sec) elapsed = 0:0:12:42 / Tue Mar 22 12:52:23 2016
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(22,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3227707  inst.: 41437217 (ipc=12.6) sim_rate=54308 (inst/sec) elapsed = 0:0:12:43 / Tue Mar 22 12:52:24 2016
GPGPU-Sim uArch: cycles simulated: 3231707  inst.: 41484532 (ipc=12.6) sim_rate=54299 (inst/sec) elapsed = 0:0:12:44 / Tue Mar 22 12:52:25 2016
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(20,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3236207  inst.: 41528412 (ipc=12.6) sim_rate=54285 (inst/sec) elapsed = 0:0:12:45 / Tue Mar 22 12:52:26 2016
GPGPU-Sim uArch: cycles simulated: 3240207  inst.: 41578734 (ipc=12.6) sim_rate=54280 (inst/sec) elapsed = 0:0:12:46 / Tue Mar 22 12:52:27 2016
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(28,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3244207  inst.: 41612924 (ipc=12.6) sim_rate=54254 (inst/sec) elapsed = 0:0:12:47 / Tue Mar 22 12:52:28 2016
GPGPU-Sim uArch: cycles simulated: 3248207  inst.: 41674002 (ipc=12.6) sim_rate=54263 (inst/sec) elapsed = 0:0:12:48 / Tue Mar 22 12:52:29 2016
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(27,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 3252207  inst.: 41730995 (ipc=12.6) sim_rate=54266 (inst/sec) elapsed = 0:0:12:49 / Tue Mar 22 12:52:30 2016
GPGPU-Sim uArch: cycles simulated: 3256207  inst.: 41778045 (ipc=12.6) sim_rate=54257 (inst/sec) elapsed = 0:0:12:50 / Tue Mar 22 12:52:31 2016
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(26,0,0) tid=(42,0,0)
GPGPU-Sim uArch: cycles simulated: 3260207  inst.: 41818351 (ipc=12.6) sim_rate=54239 (inst/sec) elapsed = 0:0:12:51 / Tue Mar 22 12:52:32 2016
GPGPU-Sim uArch: cycles simulated: 3264207  inst.: 41862180 (ipc=12.6) sim_rate=54225 (inst/sec) elapsed = 0:0:12:52 / Tue Mar 22 12:52:33 2016
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(20,0,0) tid=(30,0,0)
GPGPU-Sim uArch: cycles simulated: 3268707  inst.: 41910517 (ipc=12.6) sim_rate=54218 (inst/sec) elapsed = 0:0:12:53 / Tue Mar 22 12:52:34 2016
GPGPU-Sim uArch: cycles simulated: 3272707  inst.: 41951687 (ipc=12.6) sim_rate=54201 (inst/sec) elapsed = 0:0:12:54 / Tue Mar 22 12:52:35 2016
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(23,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 3276707  inst.: 41998605 (ipc=12.6) sim_rate=54191 (inst/sec) elapsed = 0:0:12:55 / Tue Mar 22 12:52:36 2016
GPGPU-Sim uArch: cycles simulated: 3280707  inst.: 42035973 (ipc=12.6) sim_rate=54170 (inst/sec) elapsed = 0:0:12:56 / Tue Mar 22 12:52:37 2016
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(17,0,0) tid=(20,0,0)
GPGPU-Sim uArch: cycles simulated: 3284707  inst.: 42084902 (ipc=12.6) sim_rate=54163 (inst/sec) elapsed = 0:0:12:57 / Tue Mar 22 12:52:38 2016
GPGPU-Sim uArch: cycles simulated: 3288707  inst.: 42128056 (ipc=12.6) sim_rate=54149 (inst/sec) elapsed = 0:0:12:58 / Tue Mar 22 12:52:39 2016
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(25,0,0) tid=(42,0,0)
GPGPU-Sim uArch: cycles simulated: 3292707  inst.: 42199729 (ipc=12.6) sim_rate=54171 (inst/sec) elapsed = 0:0:12:59 / Tue Mar 22 12:52:40 2016
GPGPU-Sim uArch: cycles simulated: 3297207  inst.: 42238721 (ipc=12.6) sim_rate=54152 (inst/sec) elapsed = 0:0:13:00 / Tue Mar 22 12:52:41 2016
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(27,0,0) tid=(41,0,0)
GPGPU-Sim uArch: cycles simulated: 3301207  inst.: 42289852 (ipc=12.6) sim_rate=54148 (inst/sec) elapsed = 0:0:13:01 / Tue Mar 22 12:52:42 2016
GPGPU-Sim uArch: cycles simulated: 3305207  inst.: 42327506 (ipc=12.6) sim_rate=54127 (inst/sec) elapsed = 0:0:13:02 / Tue Mar 22 12:52:43 2016
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(23,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3309207  inst.: 42371197 (ipc=12.6) sim_rate=54113 (inst/sec) elapsed = 0:0:13:03 / Tue Mar 22 12:52:44 2016
GPGPU-Sim uArch: cycles simulated: 3313207  inst.: 42416796 (ipc=12.6) sim_rate=54103 (inst/sec) elapsed = 0:0:13:04 / Tue Mar 22 12:52:45 2016
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(27,0,0) tid=(62,0,0)
GPGPU-Sim uArch: cycles simulated: 3317207  inst.: 42454435 (ipc=12.6) sim_rate=54082 (inst/sec) elapsed = 0:0:13:05 / Tue Mar 22 12:52:46 2016
GPGPU-Sim uArch: cycles simulated: 3321207  inst.: 42501726 (ipc=12.6) sim_rate=54073 (inst/sec) elapsed = 0:0:13:06 / Tue Mar 22 12:52:47 2016
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(24,0,0) tid=(52,0,0)
GPGPU-Sim uArch: cycles simulated: 3325707  inst.: 42543041 (ipc=12.6) sim_rate=54057 (inst/sec) elapsed = 0:0:13:07 / Tue Mar 22 12:52:48 2016
GPGPU-Sim uArch: cycles simulated: 3329707  inst.: 42590739 (ipc=12.6) sim_rate=54049 (inst/sec) elapsed = 0:0:13:08 / Tue Mar 22 12:52:49 2016
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(23,0,0) tid=(38,0,0)
GPGPU-Sim uArch: cycles simulated: 3333707  inst.: 42629341 (ipc=12.6) sim_rate=54029 (inst/sec) elapsed = 0:0:13:09 / Tue Mar 22 12:52:50 2016
GPGPU-Sim uArch: cycles simulated: 3337707  inst.: 42674031 (ipc=12.6) sim_rate=54017 (inst/sec) elapsed = 0:0:13:10 / Tue Mar 22 12:52:51 2016
GPGPU-Sim uArch: cycles simulated: 3342207  inst.: 42719705 (ipc=12.6) sim_rate=54007 (inst/sec) elapsed = 0:0:13:11 / Tue Mar 22 12:52:52 2016
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(25,0,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 3346207  inst.: 42787747 (ipc=12.6) sim_rate=54024 (inst/sec) elapsed = 0:0:13:12 / Tue Mar 22 12:52:53 2016
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(19,0,0) tid=(20,0,0)
GPGPU-Sim uArch: cycles simulated: 3350207  inst.: 42836003 (ipc=12.6) sim_rate=54017 (inst/sec) elapsed = 0:0:13:13 / Tue Mar 22 12:52:54 2016
GPGPU-Sim uArch: cycles simulated: 3354707  inst.: 42876539 (ipc=12.6) sim_rate=54000 (inst/sec) elapsed = 0:0:13:14 / Tue Mar 22 12:52:55 2016
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(21,0,0) tid=(61,0,0)
GPGPU-Sim uArch: cycles simulated: 3358707  inst.: 42925736 (ipc=12.6) sim_rate=53994 (inst/sec) elapsed = 0:0:13:15 / Tue Mar 22 12:52:56 2016
GPGPU-Sim uArch: cycles simulated: 3363207  inst.: 42963043 (ipc=12.5) sim_rate=53973 (inst/sec) elapsed = 0:0:13:16 / Tue Mar 22 12:52:57 2016
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(27,0,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 3366707  inst.: 43008018 (ipc=12.5) sim_rate=53962 (inst/sec) elapsed = 0:0:13:17 / Tue Mar 22 12:52:58 2016
GPGPU-Sim uArch: cycles simulated: 3371207  inst.: 43067113 (ipc=12.6) sim_rate=53968 (inst/sec) elapsed = 0:0:13:18 / Tue Mar 22 12:52:59 2016
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(29,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3375207  inst.: 43124353 (ipc=12.6) sim_rate=53972 (inst/sec) elapsed = 0:0:13:19 / Tue Mar 22 12:53:00 2016
GPGPU-Sim uArch: cycles simulated: 3379707  inst.: 43159064 (ipc=12.5) sim_rate=53948 (inst/sec) elapsed = 0:0:13:20 / Tue Mar 22 12:53:01 2016
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(20,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 3383207  inst.: 43204634 (ipc=12.5) sim_rate=53938 (inst/sec) elapsed = 0:0:13:21 / Tue Mar 22 12:53:02 2016
GPGPU-Sim uArch: cycles simulated: 3387707  inst.: 43245930 (ipc=12.5) sim_rate=53922 (inst/sec) elapsed = 0:0:13:22 / Tue Mar 22 12:53:03 2016
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(19,0,0) tid=(61,0,0)
GPGPU-Sim uArch: cycles simulated: 3391707  inst.: 43291815 (ipc=12.5) sim_rate=53912 (inst/sec) elapsed = 0:0:13:23 / Tue Mar 22 12:53:04 2016
GPGPU-Sim uArch: cycles simulated: 3396207  inst.: 43336090 (ipc=12.5) sim_rate=53900 (inst/sec) elapsed = 0:0:13:24 / Tue Mar 22 12:53:05 2016
GPGPU-Sim uArch: cycles simulated: 3400207  inst.: 43379399 (ipc=12.5) sim_rate=53887 (inst/sec) elapsed = 0:0:13:25 / Tue Mar 22 12:53:06 2016
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(26,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3404207  inst.: 43419704 (ipc=12.5) sim_rate=53870 (inst/sec) elapsed = 0:0:13:26 / Tue Mar 22 12:53:07 2016
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(26,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 3408207  inst.: 43485241 (ipc=12.5) sim_rate=53885 (inst/sec) elapsed = 0:0:13:27 / Tue Mar 22 12:53:08 2016
GPGPU-Sim uArch: cycles simulated: 3412207  inst.: 43547584 (ipc=12.5) sim_rate=53895 (inst/sec) elapsed = 0:0:13:28 / Tue Mar 22 12:53:09 2016
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(28,0,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 3416707  inst.: 43606771 (ipc=12.5) sim_rate=53902 (inst/sec) elapsed = 0:0:13:29 / Tue Mar 22 12:53:10 2016
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(25,0,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 3420707  inst.: 43673945 (ipc=12.5) sim_rate=53918 (inst/sec) elapsed = 0:0:13:30 / Tue Mar 22 12:53:11 2016
GPGPU-Sim uArch: cycles simulated: 3424707  inst.: 43723389 (ipc=12.5) sim_rate=53912 (inst/sec) elapsed = 0:0:13:31 / Tue Mar 22 12:53:12 2016
GPGPU-Sim uArch: cycles simulated: 3428707  inst.: 43764890 (ipc=12.5) sim_rate=53897 (inst/sec) elapsed = 0:0:13:32 / Tue Mar 22 12:53:13 2016
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(21,0,0) tid=(40,0,0)
GPGPU-Sim uArch: cycles simulated: 3433207  inst.: 43815405 (ipc=12.5) sim_rate=53893 (inst/sec) elapsed = 0:0:13:33 / Tue Mar 22 12:53:14 2016
GPGPU-Sim uArch: cycles simulated: 3437207  inst.: 43853448 (ipc=12.5) sim_rate=53874 (inst/sec) elapsed = 0:0:13:34 / Tue Mar 22 12:53:15 2016
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(18,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 3441207  inst.: 43903277 (ipc=12.5) sim_rate=53869 (inst/sec) elapsed = 0:0:13:35 / Tue Mar 22 12:53:16 2016
GPGPU-Sim uArch: cycles simulated: 3445707  inst.: 43943664 (ipc=12.5) sim_rate=53852 (inst/sec) elapsed = 0:0:13:36 / Tue Mar 22 12:53:17 2016
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(27,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 3449707  inst.: 43993940 (ipc=12.5) sim_rate=53848 (inst/sec) elapsed = 0:0:13:37 / Tue Mar 22 12:53:18 2016
GPGPU-Sim uArch: cycles simulated: 3453707  inst.: 44028729 (ipc=12.5) sim_rate=53824 (inst/sec) elapsed = 0:0:13:38 / Tue Mar 22 12:53:19 2016
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(21,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 3458207  inst.: 44080950 (ipc=12.5) sim_rate=53822 (inst/sec) elapsed = 0:0:13:39 / Tue Mar 22 12:53:20 2016
GPGPU-Sim uArch: cycles simulated: 3462207  inst.: 44120561 (ipc=12.5) sim_rate=53805 (inst/sec) elapsed = 0:0:13:40 / Tue Mar 22 12:53:21 2016
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(16,0,0) tid=(38,0,0)
GPGPU-Sim uArch: cycles simulated: 3466207  inst.: 44162451 (ipc=12.5) sim_rate=53791 (inst/sec) elapsed = 0:0:13:41 / Tue Mar 22 12:53:22 2016
GPGPU-Sim uArch: cycles simulated: 3470707  inst.: 44214318 (ipc=12.5) sim_rate=53788 (inst/sec) elapsed = 0:0:13:42 / Tue Mar 22 12:53:23 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3091571,380207), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3091572,380207)
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(135,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 3474707  inst.: 44283350 (ipc=12.5) sim_rate=53807 (inst/sec) elapsed = 0:0:13:43 / Tue Mar 22 12:53:24 2016
GPGPU-Sim uArch: cycles simulated: 3478707  inst.: 44332287 (ipc=12.5) sim_rate=53801 (inst/sec) elapsed = 0:0:13:44 / Tue Mar 22 12:53:25 2016
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(16,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3482707  inst.: 44368330 (ipc=12.5) sim_rate=53779 (inst/sec) elapsed = 0:0:13:45 / Tue Mar 22 12:53:26 2016
GPGPU-Sim uArch: cycles simulated: 3487207  inst.: 44420464 (ipc=12.5) sim_rate=53777 (inst/sec) elapsed = 0:0:13:46 / Tue Mar 22 12:53:27 2016
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(26,0,0) tid=(56,0,0)
GPGPU-Sim uArch: cycles simulated: 3491207  inst.: 44461489 (ipc=12.5) sim_rate=53762 (inst/sec) elapsed = 0:0:13:47 / Tue Mar 22 12:53:28 2016
GPGPU-Sim uArch: cycles simulated: 3495707  inst.: 44510930 (ipc=12.5) sim_rate=53757 (inst/sec) elapsed = 0:0:13:48 / Tue Mar 22 12:53:29 2016
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(25,0,0) tid=(50,0,0)
GPGPU-Sim uArch: cycles simulated: 3499707  inst.: 44548890 (ipc=12.5) sim_rate=53738 (inst/sec) elapsed = 0:0:13:49 / Tue Mar 22 12:53:30 2016
GPGPU-Sim uArch: cycles simulated: 3504207  inst.: 44603036 (ipc=12.5) sim_rate=53738 (inst/sec) elapsed = 0:0:13:50 / Tue Mar 22 12:53:31 2016
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(27,0,0) tid=(48,0,0)
GPGPU-Sim uArch: cycles simulated: 3508207  inst.: 44637732 (ipc=12.5) sim_rate=53715 (inst/sec) elapsed = 0:0:13:51 / Tue Mar 22 12:53:32 2016
GPGPU-Sim uArch: cycles simulated: 3512207  inst.: 44684093 (ipc=12.5) sim_rate=53706 (inst/sec) elapsed = 0:0:13:52 / Tue Mar 22 12:53:33 2016
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(25,0,0) tid=(46,0,0)
GPGPU-Sim uArch: cycles simulated: 3516707  inst.: 44728793 (ipc=12.5) sim_rate=53696 (inst/sec) elapsed = 0:0:13:53 / Tue Mar 22 12:53:34 2016
GPGPU-Sim uArch: cycles simulated: 3520707  inst.: 44769288 (ipc=12.5) sim_rate=53680 (inst/sec) elapsed = 0:0:13:54 / Tue Mar 22 12:53:35 2016
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(29,0,0) tid=(22,0,0)
GPGPU-Sim uArch: cycles simulated: 3525207  inst.: 44818926 (ipc=12.5) sim_rate=53675 (inst/sec) elapsed = 0:0:13:55 / Tue Mar 22 12:53:36 2016
GPGPU-Sim uArch: cycles simulated: 3529207  inst.: 44857142 (ipc=12.5) sim_rate=53656 (inst/sec) elapsed = 0:0:13:56 / Tue Mar 22 12:53:37 2016
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(17,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 3533707  inst.: 44905254 (ipc=12.5) sim_rate=53650 (inst/sec) elapsed = 0:0:13:57 / Tue Mar 22 12:53:38 2016
GPGPU-Sim uArch: cycles simulated: 3537707  inst.: 44989475 (ipc=12.5) sim_rate=53686 (inst/sec) elapsed = 0:0:13:58 / Tue Mar 22 12:53:39 2016
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(20,0,0) tid=(40,0,0)
GPGPU-Sim uArch: cycles simulated: 3541707  inst.: 45047545 (ipc=12.5) sim_rate=53691 (inst/sec) elapsed = 0:0:13:59 / Tue Mar 22 12:53:40 2016
GPGPU-Sim uArch: cycles simulated: 3545707  inst.: 45087184 (ipc=12.5) sim_rate=53675 (inst/sec) elapsed = 0:0:14:00 / Tue Mar 22 12:53:41 2016
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(29,0,0) tid=(38,0,0)
GPGPU-Sim uArch: cycles simulated: 3550207  inst.: 45138167 (ipc=12.5) sim_rate=53672 (inst/sec) elapsed = 0:0:14:01 / Tue Mar 22 12:53:42 2016
GPGPU-Sim uArch: cycles simulated: 3554207  inst.: 45174967 (ipc=12.5) sim_rate=53651 (inst/sec) elapsed = 0:0:14:02 / Tue Mar 22 12:53:43 2016
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(20,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 3558207  inst.: 45222303 (ipc=12.5) sim_rate=53644 (inst/sec) elapsed = 0:0:14:03 / Tue Mar 22 12:53:44 2016
GPGPU-Sim uArch: cycles simulated: 3562707  inst.: 45263923 (ipc=12.5) sim_rate=53630 (inst/sec) elapsed = 0:0:14:04 / Tue Mar 22 12:53:45 2016
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(17,0,0) tid=(62,0,0)
GPGPU-Sim uArch: cycles simulated: 3566707  inst.: 45310756 (ipc=12.5) sim_rate=53622 (inst/sec) elapsed = 0:0:14:05 / Tue Mar 22 12:53:46 2016
GPGPU-Sim uArch: cycles simulated: 3571207  inst.: 45350979 (ipc=12.5) sim_rate=53606 (inst/sec) elapsed = 0:0:14:06 / Tue Mar 22 12:53:47 2016
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(20,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 3575207  inst.: 45455092 (ipc=12.5) sim_rate=53665 (inst/sec) elapsed = 0:0:14:07 / Tue Mar 22 12:53:48 2016
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(17,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 3579207  inst.: 45491574 (ipc=12.5) sim_rate=53645 (inst/sec) elapsed = 0:0:14:08 / Tue Mar 22 12:53:49 2016
GPGPU-Sim uArch: cycles simulated: 3583207  inst.: 45562018 (ipc=12.5) sim_rate=53665 (inst/sec) elapsed = 0:0:14:09 / Tue Mar 22 12:53:50 2016
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(20,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 3587707  inst.: 45610510 (ipc=12.5) sim_rate=53659 (inst/sec) elapsed = 0:0:14:10 / Tue Mar 22 12:53:51 2016
GPGPU-Sim uArch: cycles simulated: 3591707  inst.: 45654990 (ipc=12.5) sim_rate=53648 (inst/sec) elapsed = 0:0:14:11 / Tue Mar 22 12:53:52 2016
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(29,0,0) tid=(42,0,0)
GPGPU-Sim uArch: cycles simulated: 3595707  inst.: 45728837 (ipc=12.5) sim_rate=53672 (inst/sec) elapsed = 0:0:14:12 / Tue Mar 22 12:53:53 2016
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(26,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3600207  inst.: 45768228 (ipc=12.5) sim_rate=53655 (inst/sec) elapsed = 0:0:14:13 / Tue Mar 22 12:53:54 2016
GPGPU-Sim uArch: cycles simulated: 3604207  inst.: 45842358 (ipc=12.5) sim_rate=53679 (inst/sec) elapsed = 0:0:14:14 / Tue Mar 22 12:53:55 2016
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(28,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 3608207  inst.: 45884120 (ipc=12.5) sim_rate=53665 (inst/sec) elapsed = 0:0:14:15 / Tue Mar 22 12:53:56 2016
GPGPU-Sim uArch: cycles simulated: 3612707  inst.: 45935092 (ipc=12.5) sim_rate=53662 (inst/sec) elapsed = 0:0:14:16 / Tue Mar 22 12:53:57 2016
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(29,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 3616707  inst.: 45976757 (ipc=12.5) sim_rate=53648 (inst/sec) elapsed = 0:0:14:17 / Tue Mar 22 12:53:58 2016
GPGPU-Sim uArch: cycles simulated: 3620707  inst.: 46019973 (ipc=12.5) sim_rate=53636 (inst/sec) elapsed = 0:0:14:18 / Tue Mar 22 12:53:59 2016
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(18,0,0) tid=(50,0,0)
GPGPU-Sim uArch: cycles simulated: 3624707  inst.: 46090224 (ipc=12.5) sim_rate=53655 (inst/sec) elapsed = 0:0:14:19 / Tue Mar 22 12:54:00 2016
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(17,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 3629207  inst.: 46139146 (ipc=12.5) sim_rate=53650 (inst/sec) elapsed = 0:0:14:20 / Tue Mar 22 12:54:01 2016
GPGPU-Sim uArch: cycles simulated: 3633207  inst.: 46176960 (ipc=12.5) sim_rate=53631 (inst/sec) elapsed = 0:0:14:21 / Tue Mar 22 12:54:02 2016
GPGPU-Sim uArch: cycles simulated: 3637707  inst.: 46228610 (ipc=12.5) sim_rate=53629 (inst/sec) elapsed = 0:0:14:22 / Tue Mar 22 12:54:03 2016
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(24,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3641707  inst.: 46266805 (ipc=12.5) sim_rate=53611 (inst/sec) elapsed = 0:0:14:23 / Tue Mar 22 12:54:04 2016
GPGPU-Sim uArch: cycles simulated: 3645707  inst.: 46309170 (ipc=12.5) sim_rate=53598 (inst/sec) elapsed = 0:0:14:24 / Tue Mar 22 12:54:05 2016
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(24,0,0) tid=(38,0,0)
GPGPU-Sim uArch: cycles simulated: 3650207  inst.: 46354941 (ipc=12.5) sim_rate=53589 (inst/sec) elapsed = 0:0:14:25 / Tue Mar 22 12:54:06 2016
GPGPU-Sim uArch: cycles simulated: 3654207  inst.: 46396435 (ipc=12.5) sim_rate=53575 (inst/sec) elapsed = 0:0:14:26 / Tue Mar 22 12:54:07 2016
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(18,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3658707  inst.: 46443541 (ipc=12.5) sim_rate=53568 (inst/sec) elapsed = 0:0:14:27 / Tue Mar 22 12:54:08 2016
GPGPU-Sim uArch: cycles simulated: 3662707  inst.: 46485194 (ipc=12.5) sim_rate=53554 (inst/sec) elapsed = 0:0:14:28 / Tue Mar 22 12:54:09 2016
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(24,0,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 3666707  inst.: 46552559 (ipc=12.5) sim_rate=53570 (inst/sec) elapsed = 0:0:14:29 / Tue Mar 22 12:54:10 2016
GPGPU-Sim uArch: cycles simulated: 3671207  inst.: 46605578 (ipc=12.5) sim_rate=53569 (inst/sec) elapsed = 0:0:14:30 / Tue Mar 22 12:54:11 2016
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(21,0,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 3675207  inst.: 46673491 (ipc=12.5) sim_rate=53586 (inst/sec) elapsed = 0:0:14:31 / Tue Mar 22 12:54:12 2016
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(19,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 3679207  inst.: 46717442 (ipc=12.5) sim_rate=53575 (inst/sec) elapsed = 0:0:14:32 / Tue Mar 22 12:54:13 2016
GPGPU-Sim uArch: cycles simulated: 3683707  inst.: 46762653 (ipc=12.5) sim_rate=53565 (inst/sec) elapsed = 0:0:14:33 / Tue Mar 22 12:54:14 2016
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(19,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 3687707  inst.: 46804463 (ipc=12.5) sim_rate=53552 (inst/sec) elapsed = 0:0:14:34 / Tue Mar 22 12:54:15 2016
GPGPU-Sim uArch: cycles simulated: 3692207  inst.: 46849729 (ipc=12.5) sim_rate=53542 (inst/sec) elapsed = 0:0:14:35 / Tue Mar 22 12:54:16 2016
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(38,0,0) tid=(22,0,0)
GPGPU-Sim uArch: cycles simulated: 3696207  inst.: 46893198 (ipc=12.5) sim_rate=53531 (inst/sec) elapsed = 0:0:14:36 / Tue Mar 22 12:54:17 2016
GPGPU-Sim uArch: cycles simulated: 3700707  inst.: 46938373 (ipc=12.5) sim_rate=53521 (inst/sec) elapsed = 0:0:14:37 / Tue Mar 22 12:54:18 2016
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(22,0,0) tid=(62,0,0)
GPGPU-Sim uArch: cycles simulated: 3704707  inst.: 47007094 (ipc=12.5) sim_rate=53538 (inst/sec) elapsed = 0:0:14:38 / Tue Mar 22 12:54:19 2016
GPGPU-Sim uArch: cycles simulated: 3708707  inst.: 47049510 (ipc=12.5) sim_rate=53526 (inst/sec) elapsed = 0:0:14:39 / Tue Mar 22 12:54:20 2016
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(24,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 3713207  inst.: 47097444 (ipc=12.5) sim_rate=53519 (inst/sec) elapsed = 0:0:14:40 / Tue Mar 22 12:54:21 2016
GPGPU-Sim uArch: cycles simulated: 3717207  inst.: 47165463 (ipc=12.5) sim_rate=53536 (inst/sec) elapsed = 0:0:14:41 / Tue Mar 22 12:54:22 2016
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(27,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3721207  inst.: 47210504 (ipc=12.5) sim_rate=53526 (inst/sec) elapsed = 0:0:14:42 / Tue Mar 22 12:54:23 2016
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(29,0,0) tid=(20,0,0)
GPGPU-Sim uArch: cycles simulated: 3725207  inst.: 47277382 (ipc=12.5) sim_rate=53541 (inst/sec) elapsed = 0:0:14:43 / Tue Mar 22 12:54:24 2016
GPGPU-Sim uArch: cycles simulated: 3729207  inst.: 47326881 (ipc=12.5) sim_rate=53537 (inst/sec) elapsed = 0:0:14:44 / Tue Mar 22 12:54:25 2016
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(27,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 3733707  inst.: 47371317 (ipc=12.5) sim_rate=53526 (inst/sec) elapsed = 0:0:14:45 / Tue Mar 22 12:54:26 2016
GPGPU-Sim uArch: cycles simulated: 3737707  inst.: 47414772 (ipc=12.5) sim_rate=53515 (inst/sec) elapsed = 0:0:14:46 / Tue Mar 22 12:54:27 2016
GPGPU-Sim uArch: cycles simulated: 3742207  inst.: 47461762 (ipc=12.5) sim_rate=53508 (inst/sec) elapsed = 0:0:14:47 / Tue Mar 22 12:54:28 2016
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(19,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3746207  inst.: 47503619 (ipc=12.5) sim_rate=53495 (inst/sec) elapsed = 0:0:14:48 / Tue Mar 22 12:54:29 2016
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(29,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 3750207  inst.: 47569150 (ipc=12.5) sim_rate=53508 (inst/sec) elapsed = 0:0:14:49 / Tue Mar 22 12:54:30 2016
GPGPU-Sim uArch: cycles simulated: 3754707  inst.: 47625105 (ipc=12.5) sim_rate=53511 (inst/sec) elapsed = 0:0:14:50 / Tue Mar 22 12:54:31 2016
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(29,0,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 3758707  inst.: 47671363 (ipc=12.5) sim_rate=53503 (inst/sec) elapsed = 0:0:14:51 / Tue Mar 22 12:54:32 2016
GPGPU-Sim uArch: cycles simulated: 3762707  inst.: 47709270 (ipc=12.5) sim_rate=53485 (inst/sec) elapsed = 0:0:14:52 / Tue Mar 22 12:54:33 2016
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(38,0,0) tid=(62,0,0)
GPGPU-Sim uArch: cycles simulated: 3766707  inst.: 47758852 (ipc=12.5) sim_rate=53481 (inst/sec) elapsed = 0:0:14:53 / Tue Mar 22 12:54:34 2016
GPGPU-Sim uArch: cycles simulated: 3771207  inst.: 47798765 (ipc=12.5) sim_rate=53466 (inst/sec) elapsed = 0:0:14:54 / Tue Mar 22 12:54:35 2016
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(38,0,0) tid=(49,0,0)
GPGPU-Sim uArch: cycles simulated: 3775207  inst.: 47851159 (ipc=12.5) sim_rate=53464 (inst/sec) elapsed = 0:0:14:55 / Tue Mar 22 12:54:36 2016
GPGPU-Sim uArch: cycles simulated: 3779207  inst.: 47882887 (ipc=12.5) sim_rate=53440 (inst/sec) elapsed = 0:0:14:56 / Tue Mar 22 12:54:37 2016
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(25,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 3783207  inst.: 47935889 (ipc=12.5) sim_rate=53440 (inst/sec) elapsed = 0:0:14:57 / Tue Mar 22 12:54:38 2016
GPGPU-Sim uArch: cycles simulated: 3787707  inst.: 47973602 (ipc=12.5) sim_rate=53422 (inst/sec) elapsed = 0:0:14:58 / Tue Mar 22 12:54:39 2016
GPGPU-Sim uArch: cycles simulated: 3791707  inst.: 48024491 (ipc=12.5) sim_rate=53419 (inst/sec) elapsed = 0:0:14:59 / Tue Mar 22 12:54:40 2016
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(15,0,0) tid=(48,0,0)
GPGPU-Sim uArch: cycles simulated: 3796207  inst.: 48094531 (ipc=12.5) sim_rate=53438 (inst/sec) elapsed = 0:0:15:00 / Tue Mar 22 12:54:41 2016
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(27,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 3800207  inst.: 48143445 (ipc=12.5) sim_rate=53433 (inst/sec) elapsed = 0:0:15:01 / Tue Mar 22 12:54:42 2016
GPGPU-Sim uArch: cycles simulated: 3804207  inst.: 48180481 (ipc=12.5) sim_rate=53415 (inst/sec) elapsed = 0:0:15:02 / Tue Mar 22 12:54:43 2016
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(38,0,0) tid=(61,0,0)
GPGPU-Sim uArch: cycles simulated: 3808707  inst.: 48232975 (ipc=12.5) sim_rate=53414 (inst/sec) elapsed = 0:0:15:03 / Tue Mar 22 12:54:44 2016
GPGPU-Sim uArch: cycles simulated: 3812707  inst.: 48300252 (ipc=12.5) sim_rate=53429 (inst/sec) elapsed = 0:0:15:04 / Tue Mar 22 12:54:45 2016
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(26,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 3816707  inst.: 48345659 (ipc=12.5) sim_rate=53420 (inst/sec) elapsed = 0:0:15:05 / Tue Mar 22 12:54:46 2016
GPGPU-Sim uArch: cycles simulated: 3821207  inst.: 48390892 (ipc=12.5) sim_rate=53411 (inst/sec) elapsed = 0:0:15:06 / Tue Mar 22 12:54:47 2016
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(16,0,0) tid=(48,0,0)
GPGPU-Sim uArch: cycles simulated: 3825207  inst.: 48435047 (ipc=12.5) sim_rate=53401 (inst/sec) elapsed = 0:0:15:07 / Tue Mar 22 12:54:48 2016
GPGPU-Sim uArch: cycles simulated: 3829207  inst.: 48477037 (ipc=12.5) sim_rate=53388 (inst/sec) elapsed = 0:0:15:08 / Tue Mar 22 12:54:49 2016
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(25,0,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 3833707  inst.: 48522279 (ipc=12.4) sim_rate=53379 (inst/sec) elapsed = 0:0:15:09 / Tue Mar 22 12:54:50 2016
GPGPU-Sim uArch: cycles simulated: 3837707  inst.: 48567115 (ipc=12.4) sim_rate=53370 (inst/sec) elapsed = 0:0:15:10 / Tue Mar 22 12:54:51 2016
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(21,0,0) tid=(56,0,0)
GPGPU-Sim uArch: cycles simulated: 3842207  inst.: 48650824 (ipc=12.5) sim_rate=53403 (inst/sec) elapsed = 0:0:15:11 / Tue Mar 22 12:54:52 2016
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(22,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3845707  inst.: 48712109 (ipc=12.5) sim_rate=53412 (inst/sec) elapsed = 0:0:15:12 / Tue Mar 22 12:54:53 2016
GPGPU-Sim uArch: cycles simulated: 3850207  inst.: 48748766 (ipc=12.5) sim_rate=53394 (inst/sec) elapsed = 0:0:15:13 / Tue Mar 22 12:54:54 2016
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(18,0,0) tid=(58,0,0)
GPGPU-Sim uArch: cycles simulated: 3854207  inst.: 48805434 (ipc=12.5) sim_rate=53397 (inst/sec) elapsed = 0:0:15:14 / Tue Mar 22 12:54:55 2016
GPGPU-Sim uArch: cycles simulated: 3858707  inst.: 48840875 (ipc=12.5) sim_rate=53378 (inst/sec) elapsed = 0:0:15:15 / Tue Mar 22 12:54:56 2016
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(20,0,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 3862707  inst.: 48897755 (ipc=12.5) sim_rate=53381 (inst/sec) elapsed = 0:0:15:16 / Tue Mar 22 12:54:57 2016
GPGPU-Sim uArch: cycles simulated: 3867207  inst.: 48934721 (ipc=12.4) sim_rate=53363 (inst/sec) elapsed = 0:0:15:17 / Tue Mar 22 12:54:58 2016
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(24,0,0) tid=(56,0,0)
GPGPU-Sim uArch: cycles simulated: 3871207  inst.: 48988408 (ipc=12.4) sim_rate=53364 (inst/sec) elapsed = 0:0:15:18 / Tue Mar 22 12:54:59 2016
GPGPU-Sim uArch: cycles simulated: 3875707  inst.: 49026372 (ipc=12.4) sim_rate=53347 (inst/sec) elapsed = 0:0:15:19 / Tue Mar 22 12:55:00 2016
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(27,0,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 3879707  inst.: 49077732 (ipc=12.4) sim_rate=53345 (inst/sec) elapsed = 0:0:15:20 / Tue Mar 22 12:55:01 2016
GPGPU-Sim uArch: cycles simulated: 3884207  inst.: 49119166 (ipc=12.4) sim_rate=53332 (inst/sec) elapsed = 0:0:15:21 / Tue Mar 22 12:55:02 2016
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(22,0,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 3888207  inst.: 49166782 (ipc=12.4) sim_rate=53326 (inst/sec) elapsed = 0:0:15:22 / Tue Mar 22 12:55:03 2016
GPGPU-Sim uArch: cycles simulated: 3892707  inst.: 49210299 (ipc=12.4) sim_rate=53315 (inst/sec) elapsed = 0:0:15:23 / Tue Mar 22 12:55:04 2016
GPGPU-Sim uArch: cycles simulated: 3896707  inst.: 49254453 (ipc=12.4) sim_rate=53305 (inst/sec) elapsed = 0:0:15:24 / Tue Mar 22 12:55:05 2016
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(21,0,0) tid=(48,0,0)
GPGPU-Sim uArch: cycles simulated: 3900707  inst.: 49295476 (ipc=12.4) sim_rate=53292 (inst/sec) elapsed = 0:0:15:25 / Tue Mar 22 12:55:06 2016
GPGPU-Sim uArch: cycles simulated: 3905207  inst.: 49341947 (ipc=12.4) sim_rate=53285 (inst/sec) elapsed = 0:0:15:26 / Tue Mar 22 12:55:07 2016
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(21,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 3909207  inst.: 49385682 (ipc=12.4) sim_rate=53274 (inst/sec) elapsed = 0:0:15:27 / Tue Mar 22 12:55:08 2016
GPGPU-Sim uArch: cycles simulated: 3913707  inst.: 49429705 (ipc=12.4) sim_rate=53264 (inst/sec) elapsed = 0:0:15:28 / Tue Mar 22 12:55:09 2016
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(38,0,0) tid=(40,0,0)
GPGPU-Sim uArch: cycles simulated: 3917707  inst.: 49475023 (ipc=12.4) sim_rate=53256 (inst/sec) elapsed = 0:0:15:29 / Tue Mar 22 12:55:10 2016
GPGPU-Sim uArch: cycles simulated: 3922207  inst.: 49517112 (ipc=12.4) sim_rate=53244 (inst/sec) elapsed = 0:0:15:30 / Tue Mar 22 12:55:11 2016
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(18,0,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 3926207  inst.: 49566735 (ipc=12.4) sim_rate=53240 (inst/sec) elapsed = 0:0:15:31 / Tue Mar 22 12:55:12 2016
GPGPU-Sim uArch: cycles simulated: 3930707  inst.: 49605921 (ipc=12.4) sim_rate=53225 (inst/sec) elapsed = 0:0:15:32 / Tue Mar 22 12:55:13 2016
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(16,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 3934707  inst.: 49655155 (ipc=12.4) sim_rate=53220 (inst/sec) elapsed = 0:0:15:33 / Tue Mar 22 12:55:14 2016
GPGPU-Sim uArch: cycles simulated: 3939207  inst.: 49696205 (ipc=12.4) sim_rate=53207 (inst/sec) elapsed = 0:0:15:34 / Tue Mar 22 12:55:15 2016
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(28,0,0) tid=(58,0,0)
GPGPU-Sim uArch: cycles simulated: 3943207  inst.: 49742838 (ipc=12.4) sim_rate=53200 (inst/sec) elapsed = 0:0:15:35 / Tue Mar 22 12:55:16 2016
GPGPU-Sim uArch: cycles simulated: 3947707  inst.: 49786581 (ipc=12.4) sim_rate=53190 (inst/sec) elapsed = 0:0:15:36 / Tue Mar 22 12:55:17 2016
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(21,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3952207  inst.: 49834509 (ipc=12.4) sim_rate=53185 (inst/sec) elapsed = 0:0:15:37 / Tue Mar 22 12:55:18 2016
GPGPU-Sim uArch: cycles simulated: 3956207  inst.: 49874222 (ipc=12.4) sim_rate=53170 (inst/sec) elapsed = 0:0:15:38 / Tue Mar 22 12:55:19 2016
GPGPU-Sim uArch: cycles simulated: 3960707  inst.: 49920810 (ipc=12.4) sim_rate=53163 (inst/sec) elapsed = 0:0:15:39 / Tue Mar 22 12:55:20 2016
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(22,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 3964707  inst.: 49963840 (ipc=12.4) sim_rate=53153 (inst/sec) elapsed = 0:0:15:40 / Tue Mar 22 12:55:21 2016
GPGPU-Sim uArch: cycles simulated: 3969207  inst.: 50005022 (ipc=12.4) sim_rate=53140 (inst/sec) elapsed = 0:0:15:41 / Tue Mar 22 12:55:22 2016
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(20,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 3973207  inst.: 50051023 (ipc=12.4) sim_rate=53132 (inst/sec) elapsed = 0:0:15:42 / Tue Mar 22 12:55:23 2016
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(17,0,0) tid=(54,0,0)
GPGPU-Sim uArch: cycles simulated: 3977707  inst.: 50117339 (ipc=12.4) sim_rate=53146 (inst/sec) elapsed = 0:0:15:43 / Tue Mar 22 12:55:24 2016
GPGPU-Sim uArch: cycles simulated: 3981707  inst.: 50171641 (ipc=12.4) sim_rate=53147 (inst/sec) elapsed = 0:0:15:44 / Tue Mar 22 12:55:25 2016
GPGPU-Sim uArch: cycles simulated: 3986207  inst.: 50205419 (ipc=12.4) sim_rate=53127 (inst/sec) elapsed = 0:0:15:45 / Tue Mar 22 12:55:26 2016
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(29,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3990207  inst.: 50259395 (ipc=12.4) sim_rate=53128 (inst/sec) elapsed = 0:0:15:46 / Tue Mar 22 12:55:27 2016
GPGPU-Sim uArch: cycles simulated: 3994707  inst.: 50292597 (ipc=12.4) sim_rate=53107 (inst/sec) elapsed = 0:0:15:47 / Tue Mar 22 12:55:28 2016
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(28,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 3998707  inst.: 50343799 (ipc=12.4) sim_rate=53105 (inst/sec) elapsed = 0:0:15:48 / Tue Mar 22 12:55:29 2016
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(28,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 4003207  inst.: 50409548 (ipc=12.4) sim_rate=53118 (inst/sec) elapsed = 0:0:15:49 / Tue Mar 22 12:55:30 2016
GPGPU-Sim uArch: cycles simulated: 4007207  inst.: 50463254 (ipc=12.4) sim_rate=53119 (inst/sec) elapsed = 0:0:15:50 / Tue Mar 22 12:55:31 2016
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(17,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 4011707  inst.: 50554503 (ipc=12.4) sim_rate=53159 (inst/sec) elapsed = 0:0:15:51 / Tue Mar 22 12:55:32 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3632359,380207), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3632360,380207)
GPGPU-Sim PTX: 53000000 instructions simulated : ctaid=(15,0,0) tid=(58,0,0)
GPGPU-Sim uArch: cycles simulated: 4015207  inst.: 50631854 (ipc=12.4) sim_rate=53184 (inst/sec) elapsed = 0:0:15:52 / Tue Mar 22 12:55:33 2016
GPGPU-Sim PTX: 53100000 instructions simulated : ctaid=(38,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 4019707  inst.: 50728944 (ipc=12.4) sim_rate=53230 (inst/sec) elapsed = 0:0:15:53 / Tue Mar 22 12:55:34 2016
GPGPU-Sim PTX: 53200000 instructions simulated : ctaid=(22,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 4023207  inst.: 50797042 (ipc=12.4) sim_rate=53246 (inst/sec) elapsed = 0:0:15:54 / Tue Mar 22 12:55:35 2016
GPGPU-Sim uArch: cycles simulated: 4027707  inst.: 50846750 (ipc=12.4) sim_rate=53242 (inst/sec) elapsed = 0:0:15:55 / Tue Mar 22 12:55:36 2016
GPGPU-Sim PTX: 53300000 instructions simulated : ctaid=(44,0,0) tid=(48,0,0)
GPGPU-Sim uArch: cycles simulated: 4031707  inst.: 50896216 (ipc=12.4) sim_rate=53238 (inst/sec) elapsed = 0:0:15:56 / Tue Mar 22 12:55:37 2016
GPGPU-Sim uArch: cycles simulated: 4036207  inst.: 50940996 (ipc=12.4) sim_rate=53229 (inst/sec) elapsed = 0:0:15:57 / Tue Mar 22 12:55:38 2016
GPGPU-Sim PTX: 53400000 instructions simulated : ctaid=(25,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 4040207  inst.: 50984856 (ipc=12.4) sim_rate=53220 (inst/sec) elapsed = 0:0:15:58 / Tue Mar 22 12:55:39 2016
GPGPU-Sim uArch: cycles simulated: 4044707  inst.: 51033871 (ipc=12.4) sim_rate=53215 (inst/sec) elapsed = 0:0:15:59 / Tue Mar 22 12:55:40 2016
GPGPU-Sim PTX: 53500000 instructions simulated : ctaid=(19,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 4048707  inst.: 51073780 (ipc=12.4) sim_rate=53201 (inst/sec) elapsed = 0:0:16:00 / Tue Mar 22 12:55:41 2016
GPGPU-Sim uArch: cycles simulated: 4052707  inst.: 51119618 (ipc=12.4) sim_rate=53194 (inst/sec) elapsed = 0:0:16:01 / Tue Mar 22 12:55:42 2016
GPGPU-Sim PTX: 53600000 instructions simulated : ctaid=(22,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 4057207  inst.: 51163044 (ipc=12.4) sim_rate=53184 (inst/sec) elapsed = 0:0:16:02 / Tue Mar 22 12:55:43 2016
GPGPU-Sim uArch: cycles simulated: 4061707  inst.: 51217211 (ipc=12.4) sim_rate=53185 (inst/sec) elapsed = 0:0:16:03 / Tue Mar 22 12:55:44 2016
GPGPU-Sim PTX: 53700000 instructions simulated : ctaid=(26,0,0) tid=(54,0,0)
GPGPU-Sim uArch: cycles simulated: 4065707  inst.: 51278857 (ipc=12.4) sim_rate=53193 (inst/sec) elapsed = 0:0:16:04 / Tue Mar 22 12:55:45 2016
GPGPU-Sim PTX: 53800000 instructions simulated : ctaid=(44,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 4069707  inst.: 51359109 (ipc=12.4) sim_rate=53221 (inst/sec) elapsed = 0:0:16:05 / Tue Mar 22 12:55:46 2016
GPGPU-Sim uArch: cycles simulated: 4074207  inst.: 51398390 (ipc=12.4) sim_rate=53207 (inst/sec) elapsed = 0:0:16:06 / Tue Mar 22 12:55:47 2016
GPGPU-Sim PTX: 53900000 instructions simulated : ctaid=(26,0,0) tid=(62,0,0)
GPGPU-Sim uArch: cycles simulated: 4078207  inst.: 51448820 (ipc=12.4) sim_rate=53204 (inst/sec) elapsed = 0:0:16:07 / Tue Mar 22 12:55:48 2016
GPGPU-Sim uArch: cycles simulated: 4082707  inst.: 51507522 (ipc=12.4) sim_rate=53210 (inst/sec) elapsed = 0:0:16:08 / Tue Mar 22 12:55:49 2016
GPGPU-Sim PTX: 54000000 instructions simulated : ctaid=(38,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 4086707  inst.: 51569397 (ipc=12.4) sim_rate=53219 (inst/sec) elapsed = 0:0:16:09 / Tue Mar 22 12:55:50 2016
GPGPU-Sim uArch: cycles simulated: 4091207  inst.: 51609914 (ipc=12.4) sim_rate=53206 (inst/sec) elapsed = 0:0:16:10 / Tue Mar 22 12:55:51 2016
GPGPU-Sim PTX: 54100000 instructions simulated : ctaid=(25,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 4095207  inst.: 51659357 (ipc=12.4) sim_rate=53202 (inst/sec) elapsed = 0:0:16:11 / Tue Mar 22 12:55:52 2016
GPGPU-Sim uArch: cycles simulated: 4099207  inst.: 51723248 (ipc=12.4) sim_rate=53213 (inst/sec) elapsed = 0:0:16:12 / Tue Mar 22 12:55:53 2016
GPGPU-Sim PTX: 54200000 instructions simulated : ctaid=(15,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 4103207  inst.: 51775926 (ipc=12.4) sim_rate=53212 (inst/sec) elapsed = 0:0:16:13 / Tue Mar 22 12:55:54 2016
GPGPU-Sim uArch: cycles simulated: 4107707  inst.: 51818636 (ipc=12.4) sim_rate=53201 (inst/sec) elapsed = 0:0:16:14 / Tue Mar 22 12:55:55 2016
GPGPU-Sim PTX: 54300000 instructions simulated : ctaid=(15,0,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 4111707  inst.: 51866199 (ipc=12.4) sim_rate=53196 (inst/sec) elapsed = 0:0:16:15 / Tue Mar 22 12:55:56 2016
GPGPU-Sim uArch: cycles simulated: 4116207  inst.: 51912986 (ipc=12.4) sim_rate=53189 (inst/sec) elapsed = 0:0:16:16 / Tue Mar 22 12:55:57 2016
GPGPU-Sim PTX: 54400000 instructions simulated : ctaid=(24,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 4120207  inst.: 51986982 (ipc=12.4) sim_rate=53210 (inst/sec) elapsed = 0:0:16:17 / Tue Mar 22 12:55:58 2016
GPGPU-Sim PTX: 54500000 instructions simulated : ctaid=(20,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 4124207  inst.: 52027370 (ipc=12.4) sim_rate=53197 (inst/sec) elapsed = 0:0:16:18 / Tue Mar 22 12:55:59 2016
GPGPU-Sim uArch: cycles simulated: 4128707  inst.: 52076827 (ipc=12.4) sim_rate=53193 (inst/sec) elapsed = 0:0:16:19 / Tue Mar 22 12:56:00 2016
GPGPU-Sim PTX: 54600000 instructions simulated : ctaid=(38,0,0) tid=(62,0,0)
GPGPU-Sim uArch: cycles simulated: 4132707  inst.: 52120063 (ipc=12.4) sim_rate=53183 (inst/sec) elapsed = 0:0:16:20 / Tue Mar 22 12:56:01 2016
GPGPU-Sim uArch: cycles simulated: 4136707  inst.: 52166329 (ipc=12.4) sim_rate=53176 (inst/sec) elapsed = 0:0:16:21 / Tue Mar 22 12:56:02 2016
GPGPU-Sim PTX: 54700000 instructions simulated : ctaid=(22,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 4141207  inst.: 52213045 (ipc=12.4) sim_rate=53170 (inst/sec) elapsed = 0:0:16:22 / Tue Mar 22 12:56:03 2016
GPGPU-Sim uArch: cycles simulated: 4145207  inst.: 52254910 (ipc=12.4) sim_rate=53158 (inst/sec) elapsed = 0:0:16:23 / Tue Mar 22 12:56:04 2016
GPGPU-Sim PTX: 54800000 instructions simulated : ctaid=(44,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 4149707  inst.: 52305426 (ipc=12.4) sim_rate=53155 (inst/sec) elapsed = 0:0:16:24 / Tue Mar 22 12:56:05 2016
GPGPU-Sim uArch: cycles simulated: 4153707  inst.: 52343650 (ipc=12.4) sim_rate=53140 (inst/sec) elapsed = 0:0:16:25 / Tue Mar 22 12:56:06 2016
GPGPU-Sim PTX: 54900000 instructions simulated : ctaid=(22,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 4158207  inst.: 52394821 (ipc=12.4) sim_rate=53138 (inst/sec) elapsed = 0:0:16:26 / Tue Mar 22 12:56:07 2016
GPGPU-Sim uArch: cycles simulated: 4162207  inst.: 52461274 (ipc=12.4) sim_rate=53152 (inst/sec) elapsed = 0:0:16:27 / Tue Mar 22 12:56:08 2016
GPGPU-Sim PTX: 55000000 instructions simulated : ctaid=(27,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 4166207  inst.: 52513436 (ipc=12.4) sim_rate=53151 (inst/sec) elapsed = 0:0:16:28 / Tue Mar 22 12:56:09 2016
GPGPU-Sim uArch: cycles simulated: 4170207  inst.: 52578737 (ipc=12.4) sim_rate=53163 (inst/sec) elapsed = 0:0:16:29 / Tue Mar 22 12:56:10 2016
GPGPU-Sim PTX: 55100000 instructions simulated : ctaid=(44,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 4174207  inst.: 52623444 (ipc=12.4) sim_rate=53154 (inst/sec) elapsed = 0:0:16:30 / Tue Mar 22 12:56:11 2016
GPGPU-Sim uArch: cycles simulated: 4178207  inst.: 52664391 (ipc=12.4) sim_rate=53142 (inst/sec) elapsed = 0:0:16:31 / Tue Mar 22 12:56:12 2016
GPGPU-Sim PTX: 55200000 instructions simulated : ctaid=(21,0,0) tid=(58,0,0)
GPGPU-Sim uArch: cycles simulated: 4182707  inst.: 52726756 (ipc=12.4) sim_rate=53151 (inst/sec) elapsed = 0:0:16:32 / Tue Mar 22 12:56:13 2016
GPGPU-Sim PTX: 55300000 instructions simulated : ctaid=(15,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 4186707  inst.: 52783834 (ipc=12.4) sim_rate=53155 (inst/sec) elapsed = 0:0:16:33 / Tue Mar 22 12:56:14 2016
GPGPU-Sim uArch: cycles simulated: 4190707  inst.: 52832092 (ipc=12.4) sim_rate=53150 (inst/sec) elapsed = 0:0:16:34 / Tue Mar 22 12:56:15 2016
GPGPU-Sim PTX: 55400000 instructions simulated : ctaid=(44,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 4194707  inst.: 52869820 (ipc=12.4) sim_rate=53135 (inst/sec) elapsed = 0:0:16:35 / Tue Mar 22 12:56:16 2016
GPGPU-Sim uArch: cycles simulated: 4198707  inst.: 52947933 (ipc=12.4) sim_rate=53160 (inst/sec) elapsed = 0:0:16:36 / Tue Mar 22 12:56:17 2016
GPGPU-Sim PTX: 55500000 instructions simulated : ctaid=(20,0,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 4203207  inst.: 52991816 (ipc=12.4) sim_rate=53151 (inst/sec) elapsed = 0:0:16:37 / Tue Mar 22 12:56:18 2016
GPGPU-Sim uArch: cycles simulated: 4207207  inst.: 53042922 (ipc=12.4) sim_rate=53149 (inst/sec) elapsed = 0:0:16:38 / Tue Mar 22 12:56:19 2016
GPGPU-Sim PTX: 55600000 instructions simulated : ctaid=(18,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 4211207  inst.: 53078244 (ipc=12.4) sim_rate=53131 (inst/sec) elapsed = 0:0:16:39 / Tue Mar 22 12:56:20 2016
GPGPU-Sim uArch: cycles simulated: 4215207  inst.: 53129685 (ipc=12.4) sim_rate=53129 (inst/sec) elapsed = 0:0:16:40 / Tue Mar 22 12:56:21 2016
GPGPU-Sim PTX: 55700000 instructions simulated : ctaid=(20,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 4219707  inst.: 53170826 (ipc=12.4) sim_rate=53117 (inst/sec) elapsed = 0:0:16:41 / Tue Mar 22 12:56:22 2016
GPGPU-Sim uArch: cycles simulated: 4223707  inst.: 53221332 (ipc=12.4) sim_rate=53115 (inst/sec) elapsed = 0:0:16:42 / Tue Mar 22 12:56:23 2016
GPGPU-Sim PTX: 55800000 instructions simulated : ctaid=(22,0,0) tid=(57,0,0)
GPGPU-Sim uArch: cycles simulated: 4227707  inst.: 53256660 (ipc=12.4) sim_rate=53097 (inst/sec) elapsed = 0:0:16:43 / Tue Mar 22 12:56:24 2016
GPGPU-Sim uArch: cycles simulated: 4231707  inst.: 53308952 (ipc=12.4) sim_rate=53096 (inst/sec) elapsed = 0:0:16:44 / Tue Mar 22 12:56:25 2016
GPGPU-Sim PTX: 55900000 instructions simulated : ctaid=(24,0,0) tid=(17,0,0)
GPGPU-Sim uArch: cycles simulated: 4236207  inst.: 53348984 (ipc=12.4) sim_rate=53083 (inst/sec) elapsed = 0:0:16:45 / Tue Mar 22 12:56:26 2016
GPGPU-Sim uArch: cycles simulated: 4240207  inst.: 53407274 (ipc=12.4) sim_rate=53088 (inst/sec) elapsed = 0:0:16:46 / Tue Mar 22 12:56:27 2016
GPGPU-Sim PTX: 56000000 instructions simulated : ctaid=(27,0,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 4244707  inst.: 53473469 (ipc=12.4) sim_rate=53101 (inst/sec) elapsed = 0:0:16:47 / Tue Mar 22 12:56:28 2016
GPGPU-Sim uArch: cycles simulated: 4248707  inst.: 53522716 (ipc=12.4) sim_rate=53097 (inst/sec) elapsed = 0:0:16:48 / Tue Mar 22 12:56:29 2016
GPGPU-Sim PTX: 56100000 instructions simulated : ctaid=(17,0,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 4252707  inst.: 53559402 (ipc=12.4) sim_rate=53081 (inst/sec) elapsed = 0:0:16:49 / Tue Mar 22 12:56:30 2016
GPGPU-Sim uArch: cycles simulated: 4256707  inst.: 53608976 (ipc=12.4) sim_rate=53078 (inst/sec) elapsed = 0:0:16:50 / Tue Mar 22 12:56:31 2016
GPGPU-Sim PTX: 56200000 instructions simulated : ctaid=(24,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 4260707  inst.: 53646672 (ipc=12.4) sim_rate=53062 (inst/sec) elapsed = 0:0:16:51 / Tue Mar 22 12:56:32 2016
GPGPU-Sim uArch: cycles simulated: 4264707  inst.: 53694777 (ipc=12.4) sim_rate=53058 (inst/sec) elapsed = 0:0:16:52 / Tue Mar 22 12:56:33 2016
GPGPU-Sim PTX: 56300000 instructions simulated : ctaid=(38,0,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 4269207  inst.: 53740752 (ipc=12.4) sim_rate=53051 (inst/sec) elapsed = 0:0:16:53 / Tue Mar 22 12:56:34 2016
GPGPU-Sim uArch: cycles simulated: 4273207  inst.: 53784814 (ipc=12.4) sim_rate=53042 (inst/sec) elapsed = 0:0:16:54 / Tue Mar 22 12:56:35 2016
GPGPU-Sim PTX: 56400000 instructions simulated : ctaid=(21,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 4277207  inst.: 53827970 (ipc=12.4) sim_rate=53032 (inst/sec) elapsed = 0:0:16:55 / Tue Mar 22 12:56:36 2016
GPGPU-Sim uArch: cycles simulated: 4281207  inst.: 53867932 (ipc=12.4) sim_rate=53019 (inst/sec) elapsed = 0:0:16:56 / Tue Mar 22 12:56:37 2016
GPGPU-Sim PTX: 56500000 instructions simulated : ctaid=(26,0,0) tid=(42,0,0)
GPGPU-Sim uArch: cycles simulated: 4285207  inst.: 53914095 (ipc=12.4) sim_rate=53012 (inst/sec) elapsed = 0:0:16:57 / Tue Mar 22 12:56:38 2016
GPGPU-Sim uArch: cycles simulated: 4289707  inst.: 53956353 (ipc=12.4) sim_rate=53002 (inst/sec) elapsed = 0:0:16:58 / Tue Mar 22 12:56:39 2016
GPGPU-Sim PTX: 56600000 instructions simulated : ctaid=(16,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 4293707  inst.: 54007054 (ipc=12.4) sim_rate=53000 (inst/sec) elapsed = 0:0:16:59 / Tue Mar 22 12:56:40 2016
GPGPU-Sim uArch: cycles simulated: 4298207  inst.: 54045947 (ipc=12.4) sim_rate=52986 (inst/sec) elapsed = 0:0:17:00 / Tue Mar 22 12:56:41 2016
GPGPU-Sim PTX: 56700000 instructions simulated : ctaid=(16,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 4302207  inst.: 54099156 (ipc=12.4) sim_rate=52986 (inst/sec) elapsed = 0:0:17:01 / Tue Mar 22 12:56:42 2016
GPGPU-Sim uArch: cycles simulated: 4306207  inst.: 54131119 (ipc=12.4) sim_rate=52965 (inst/sec) elapsed = 0:0:17:02 / Tue Mar 22 12:56:43 2016
GPGPU-Sim uArch: cycles simulated: 4310207  inst.: 54185135 (ipc=12.4) sim_rate=52966 (inst/sec) elapsed = 0:0:17:03 / Tue Mar 22 12:56:44 2016
GPGPU-Sim PTX: 56800000 instructions simulated : ctaid=(20,0,0) tid=(40,0,0)
GPGPU-Sim uArch: cycles simulated: 4312207  inst.: 54200802 (ipc=12.4) sim_rate=52930 (inst/sec) elapsed = 0:0:17:04 / Tue Mar 22 12:56:45 2016
GPGPU-Sim uArch: cycles simulated: 4315207  inst.: 54227600 (ipc=12.4) sim_rate=52904 (inst/sec) elapsed = 0:0:17:05 / Tue Mar 22 12:56:46 2016
GPGPU-Sim uArch: cycles simulated: 4319207  inst.: 54278075 (ipc=12.4) sim_rate=52902 (inst/sec) elapsed = 0:0:17:06 / Tue Mar 22 12:56:47 2016
GPGPU-Sim PTX: 56900000 instructions simulated : ctaid=(18,0,0) tid=(61,0,0)
GPGPU-Sim uArch: cycles simulated: 4323707  inst.: 54316385 (ipc=12.4) sim_rate=52888 (inst/sec) elapsed = 0:0:17:07 / Tue Mar 22 12:56:48 2016
GPGPU-Sim uArch: cycles simulated: 4327707  inst.: 54364980 (ipc=12.4) sim_rate=52884 (inst/sec) elapsed = 0:0:17:08 / Tue Mar 22 12:56:49 2016
GPGPU-Sim PTX: 57000000 instructions simulated : ctaid=(44,0,0) tid=(58,0,0)
GPGPU-Sim uArch: cycles simulated: 4331707  inst.: 54401724 (ipc=12.4) sim_rate=52868 (inst/sec) elapsed = 0:0:17:09 / Tue Mar 22 12:56:50 2016
GPGPU-Sim uArch: cycles simulated: 4335707  inst.: 54447229 (ipc=12.4) sim_rate=52861 (inst/sec) elapsed = 0:0:17:10 / Tue Mar 22 12:56:51 2016
GPGPU-Sim PTX: 57100000 instructions simulated : ctaid=(44,0,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 4339707  inst.: 54484875 (ipc=12.4) sim_rate=52846 (inst/sec) elapsed = 0:0:17:11 / Tue Mar 22 12:56:52 2016
GPGPU-Sim uArch: cycles simulated: 4341707  inst.: 54510301 (ipc=12.4) sim_rate=52820 (inst/sec) elapsed = 0:0:17:12 / Tue Mar 22 12:56:53 2016
GPGPU-Sim uArch: cycles simulated: 4345707  inst.: 54546934 (ipc=12.4) sim_rate=52804 (inst/sec) elapsed = 0:0:17:13 / Tue Mar 22 12:56:54 2016
GPGPU-Sim PTX: 57200000 instructions simulated : ctaid=(19,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 4349707  inst.: 54593991 (ipc=12.4) sim_rate=52798 (inst/sec) elapsed = 0:0:17:14 / Tue Mar 22 12:56:55 2016
GPGPU-Sim uArch: cycles simulated: 4354207  inst.: 54631950 (ipc=12.4) sim_rate=52784 (inst/sec) elapsed = 0:0:17:15 / Tue Mar 22 12:56:56 2016
GPGPU-Sim PTX: 57300000 instructions simulated : ctaid=(19,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 4358207  inst.: 54680412 (ipc=12.4) sim_rate=52780 (inst/sec) elapsed = 0:0:17:16 / Tue Mar 22 12:56:57 2016
GPGPU-Sim uArch: cycles simulated: 4362707  inst.: 54717616 (ipc=12.4) sim_rate=52765 (inst/sec) elapsed = 0:0:17:17 / Tue Mar 22 12:56:58 2016
GPGPU-Sim PTX: 57400000 instructions simulated : ctaid=(20,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 4366707  inst.: 54768172 (ipc=12.4) sim_rate=52763 (inst/sec) elapsed = 0:0:17:18 / Tue Mar 22 12:56:59 2016
GPGPU-Sim uArch: cycles simulated: 4369207  inst.: 54784607 (ipc=12.3) sim_rate=52728 (inst/sec) elapsed = 0:0:17:19 / Tue Mar 22 12:57:00 2016
GPGPU-Sim uArch: cycles simulated: 4372707  inst.: 54824616 (ipc=12.3) sim_rate=52715 (inst/sec) elapsed = 0:0:17:20 / Tue Mar 22 12:57:01 2016
GPGPU-Sim PTX: 57500000 instructions simulated : ctaid=(26,0,0) tid=(56,0,0)
GPGPU-Sim uArch: cycles simulated: 4376707  inst.: 54889020 (ipc=12.4) sim_rate=52727 (inst/sec) elapsed = 0:0:17:21 / Tue Mar 22 12:57:02 2016
GPGPU-Sim uArch: cycles simulated: 4380207  inst.: 54929671 (ipc=12.4) sim_rate=52715 (inst/sec) elapsed = 0:0:17:22 / Tue Mar 22 12:57:03 2016
GPGPU-Sim PTX: 57600000 instructions simulated : ctaid=(25,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 4384207  inst.: 54970669 (ipc=12.3) sim_rate=52704 (inst/sec) elapsed = 0:0:17:23 / Tue Mar 22 12:57:04 2016
GPGPU-Sim uArch: cycles simulated: 4388207  inst.: 55027518 (ipc=12.3) sim_rate=52708 (inst/sec) elapsed = 0:0:17:24 / Tue Mar 22 12:57:05 2016
GPGPU-Sim PTX: 57700000 instructions simulated : ctaid=(16,0,0) tid=(17,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4010979,380207), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4010980,380207)
GPGPU-Sim uArch: cycles simulated: 4392207  inst.: 55086991 (ipc=12.4) sim_rate=52714 (inst/sec) elapsed = 0:0:17:25 / Tue Mar 22 12:57:06 2016
GPGPU-Sim PTX: 57800000 instructions simulated : ctaid=(43,0,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 4396207  inst.: 55174136 (ipc=12.4) sim_rate=52747 (inst/sec) elapsed = 0:0:17:26 / Tue Mar 22 12:57:07 2016
GPGPU-Sim uArch: cycles simulated: 4399207  inst.: 55215568 (ipc=12.4) sim_rate=52736 (inst/sec) elapsed = 0:0:17:27 / Tue Mar 22 12:57:08 2016
GPGPU-Sim PTX: 57900000 instructions simulated : ctaid=(38,0,0) tid=(61,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4021006,380207), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4021007,380207)
GPGPU-Sim uArch: cycles simulated: 4402207  inst.: 55248467 (ipc=12.4) sim_rate=52718 (inst/sec) elapsed = 0:0:17:28 / Tue Mar 22 12:57:09 2016
GPGPU-Sim uArch: cycles simulated: 4406207  inst.: 55314148 (ipc=12.4) sim_rate=52730 (inst/sec) elapsed = 0:0:17:29 / Tue Mar 22 12:57:10 2016
GPGPU-Sim PTX: 58000000 instructions simulated : ctaid=(138,0,0) tid=(61,0,0)
GPGPU-Sim uArch: cycles simulated: 4410207  inst.: 55355121 (ipc=12.4) sim_rate=52719 (inst/sec) elapsed = 0:0:17:30 / Tue Mar 22 12:57:11 2016
GPGPU-Sim uArch: cycles simulated: 4414207  inst.: 55401652 (ipc=12.4) sim_rate=52713 (inst/sec) elapsed = 0:0:17:31 / Tue Mar 22 12:57:12 2016
GPGPU-Sim PTX: 58100000 instructions simulated : ctaid=(38,0,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 4418707  inst.: 55474612 (ipc=12.4) sim_rate=52732 (inst/sec) elapsed = 0:0:17:32 / Tue Mar 22 12:57:13 2016
GPGPU-Sim PTX: 58200000 instructions simulated : ctaid=(16,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 4422707  inst.: 55519768 (ipc=12.4) sim_rate=52725 (inst/sec) elapsed = 0:0:17:33 / Tue Mar 22 12:57:14 2016
GPGPU-Sim uArch: cycles simulated: 4426707  inst.: 55557946 (ipc=12.4) sim_rate=52711 (inst/sec) elapsed = 0:0:17:34 / Tue Mar 22 12:57:15 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4048709,380207), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4048710,380207)
GPGPU-Sim PTX: 58300000 instructions simulated : ctaid=(41,0,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 4430707  inst.: 55632213 (ipc=12.4) sim_rate=52731 (inst/sec) elapsed = 0:0:17:35 / Tue Mar 22 12:57:16 2016
GPGPU-Sim uArch: cycles simulated: 4434707  inst.: 55702184 (ipc=12.4) sim_rate=52748 (inst/sec) elapsed = 0:0:17:36 / Tue Mar 22 12:57:17 2016
GPGPU-Sim PTX: 58400000 instructions simulated : ctaid=(18,0,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 4439207  inst.: 55763207 (ipc=12.4) sim_rate=52756 (inst/sec) elapsed = 0:0:17:37 / Tue Mar 22 12:57:18 2016
GPGPU-Sim PTX: 58500000 instructions simulated : ctaid=(41,0,0) tid=(41,0,0)
GPGPU-Sim uArch: cycles simulated: 4443207  inst.: 55822198 (ipc=12.4) sim_rate=52762 (inst/sec) elapsed = 0:0:17:38 / Tue Mar 22 12:57:19 2016
GPGPU-Sim uArch: cycles simulated: 4447207  inst.: 55863958 (ipc=12.4) sim_rate=52751 (inst/sec) elapsed = 0:0:17:39 / Tue Mar 22 12:57:20 2016
GPGPU-Sim PTX: 58600000 instructions simulated : ctaid=(19,0,0) tid=(57,0,0)
GPGPU-Sim uArch: cycles simulated: 4451207  inst.: 55906625 (ipc=12.4) sim_rate=52742 (inst/sec) elapsed = 0:0:17:40 / Tue Mar 22 12:57:21 2016
GPGPU-Sim uArch: cycles simulated: 4455707  inst.: 55950619 (ipc=12.4) sim_rate=52733 (inst/sec) elapsed = 0:0:17:41 / Tue Mar 22 12:57:22 2016
GPGPU-Sim PTX: 58700000 instructions simulated : ctaid=(30,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 4459707  inst.: 55997848 (ipc=12.4) sim_rate=52728 (inst/sec) elapsed = 0:0:17:42 / Tue Mar 22 12:57:23 2016
GPGPU-Sim uArch: cycles simulated: 4464207  inst.: 56036699 (ipc=12.4) sim_rate=52715 (inst/sec) elapsed = 0:0:17:43 / Tue Mar 22 12:57:24 2016
GPGPU-Sim uArch: cycles simulated: 4468207  inst.: 56087064 (ipc=12.4) sim_rate=52713 (inst/sec) elapsed = 0:0:17:44 / Tue Mar 22 12:57:25 2016
GPGPU-Sim PTX: 58800000 instructions simulated : ctaid=(18,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 4472707  inst.: 56125557 (ipc=12.4) sim_rate=52700 (inst/sec) elapsed = 0:0:17:45 / Tue Mar 22 12:57:26 2016
GPGPU-Sim uArch: cycles simulated: 4476707  inst.: 56173720 (ipc=12.4) sim_rate=52695 (inst/sec) elapsed = 0:0:17:46 / Tue Mar 22 12:57:27 2016
GPGPU-Sim PTX: 58900000 instructions simulated : ctaid=(21,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 4480707  inst.: 56239536 (ipc=12.4) sim_rate=52708 (inst/sec) elapsed = 0:0:17:47 / Tue Mar 22 12:57:28 2016
GPGPU-Sim PTX: 59000000 instructions simulated : ctaid=(27,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 4485207  inst.: 56293278 (ipc=12.4) sim_rate=52709 (inst/sec) elapsed = 0:0:17:48 / Tue Mar 22 12:57:29 2016
GPGPU-Sim uArch: cycles simulated: 4489207  inst.: 56345385 (ipc=12.4) sim_rate=52708 (inst/sec) elapsed = 0:0:17:49 / Tue Mar 22 12:57:30 2016
GPGPU-Sim PTX: 59100000 instructions simulated : ctaid=(41,0,0) tid=(61,0,0)
GPGPU-Sim uArch: cycles simulated: 4493207  inst.: 56404319 (ipc=12.4) sim_rate=52714 (inst/sec) elapsed = 0:0:17:50 / Tue Mar 22 12:57:31 2016
GPGPU-Sim uArch: cycles simulated: 4497707  inst.: 56446570 (ipc=12.4) sim_rate=52704 (inst/sec) elapsed = 0:0:17:51 / Tue Mar 22 12:57:32 2016
GPGPU-Sim PTX: 59200000 instructions simulated : ctaid=(16,0,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 4501707  inst.: 56490931 (ipc=12.4) sim_rate=52696 (inst/sec) elapsed = 0:0:17:52 / Tue Mar 22 12:57:33 2016
GPGPU-Sim uArch: cycles simulated: 4506207  inst.: 56534285 (ipc=12.4) sim_rate=52688 (inst/sec) elapsed = 0:0:17:53 / Tue Mar 22 12:57:34 2016
GPGPU-Sim PTX: 59300000 instructions simulated : ctaid=(22,0,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 4510207  inst.: 56581317 (ipc=12.4) sim_rate=52682 (inst/sec) elapsed = 0:0:17:54 / Tue Mar 22 12:57:35 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4130985,380207), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4130986,380207)
GPGPU-Sim PTX: 59400000 instructions simulated : ctaid=(20,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 4514207  inst.: 56675888 (ipc=12.4) sim_rate=52721 (inst/sec) elapsed = 0:0:17:55 / Tue Mar 22 12:57:36 2016
GPGPU-Sim uArch: cycles simulated: 4518207  inst.: 56723586 (ipc=12.4) sim_rate=52717 (inst/sec) elapsed = 0:0:17:56 / Tue Mar 22 12:57:37 2016
GPGPU-Sim PTX: 59500000 instructions simulated : ctaid=(20,0,0) tid=(52,0,0)
GPGPU-Sim uArch: cycles simulated: 4522207  inst.: 56763851 (ipc=12.4) sim_rate=52705 (inst/sec) elapsed = 0:0:17:57 / Tue Mar 22 12:57:38 2016
GPGPU-Sim uArch: cycles simulated: 4526707  inst.: 56811193 (ipc=12.4) sim_rate=52700 (inst/sec) elapsed = 0:0:17:58 / Tue Mar 22 12:57:39 2016
GPGPU-Sim PTX: 59600000 instructions simulated : ctaid=(53,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 4530707  inst.: 56855670 (ipc=12.4) sim_rate=52692 (inst/sec) elapsed = 0:0:17:59 / Tue Mar 22 12:57:40 2016
GPGPU-Sim uArch: cycles simulated: 4535207  inst.: 56901629 (ipc=12.4) sim_rate=52686 (inst/sec) elapsed = 0:0:18:00 / Tue Mar 22 12:57:41 2016
GPGPU-Sim PTX: 59700000 instructions simulated : ctaid=(24,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 4539207  inst.: 56944766 (ipc=12.4) sim_rate=52677 (inst/sec) elapsed = 0:0:18:01 / Tue Mar 22 12:57:42 2016
GPGPU-Sim uArch: cycles simulated: 4543207  inst.: 56987551 (ipc=12.4) sim_rate=52668 (inst/sec) elapsed = 0:0:18:02 / Tue Mar 22 12:57:43 2016
GPGPU-Sim uArch: cycles simulated: 4547707  inst.: 57032443 (ipc=12.4) sim_rate=52661 (inst/sec) elapsed = 0:0:18:03 / Tue Mar 22 12:57:44 2016
GPGPU-Sim PTX: 59800000 instructions simulated : ctaid=(25,0,0) tid=(45,0,0)
GPGPU-Sim uArch: cycles simulated: 4551707  inst.: 57075125 (ipc=12.4) sim_rate=52652 (inst/sec) elapsed = 0:0:18:04 / Tue Mar 22 12:57:45 2016
GPGPU-Sim uArch: cycles simulated: 4556207  inst.: 57123818 (ipc=12.4) sim_rate=52648 (inst/sec) elapsed = 0:0:18:05 / Tue Mar 22 12:57:46 2016
GPGPU-Sim uArch: cycles simulated: 4556707  inst.: 57128970 (ipc=12.4) sim_rate=52556 (inst/sec) elapsed = 0:0:18:07 / Tue Mar 22 12:57:48 2016
GPGPU-Sim PTX: 59900000 instructions simulated : ctaid=(41,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 4559207  inst.: 57178724 (ipc=12.4) sim_rate=52553 (inst/sec) elapsed = 0:0:18:08 / Tue Mar 22 12:57:49 2016
GPGPU-Sim uArch: cycles simulated: 4563207  inst.: 57225023 (ipc=12.4) sim_rate=52548 (inst/sec) elapsed = 0:0:18:09 / Tue Mar 22 12:57:50 2016
GPGPU-Sim PTX: 60000000 instructions simulated : ctaid=(16,0,0) tid=(41,0,0)
GPGPU-Sim uArch: cycles simulated: 4567207  inst.: 57295307 (ipc=12.4) sim_rate=52564 (inst/sec) elapsed = 0:0:18:10 / Tue Mar 22 12:57:51 2016
GPGPU-Sim PTX: 60100000 instructions simulated : ctaid=(22,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 4571207  inst.: 57339874 (ipc=12.4) sim_rate=52557 (inst/sec) elapsed = 0:0:18:11 / Tue Mar 22 12:57:52 2016
GPGPU-Sim uArch: cycles simulated: 4575707  inst.: 57382216 (ipc=12.4) sim_rate=52547 (inst/sec) elapsed = 0:0:18:12 / Tue Mar 22 12:57:53 2016
GPGPU-Sim PTX: 60200000 instructions simulated : ctaid=(43,0,0) tid=(62,0,0)
GPGPU-Sim uArch: cycles simulated: 4579707  inst.: 57457797 (ipc=12.4) sim_rate=52568 (inst/sec) elapsed = 0:0:18:13 / Tue Mar 22 12:57:54 2016
GPGPU-Sim uArch: cycles simulated: 4583707  inst.: 57497695 (ipc=12.4) sim_rate=52557 (inst/sec) elapsed = 0:0:18:14 / Tue Mar 22 12:57:55 2016
GPGPU-Sim PTX: 60300000 instructions simulated : ctaid=(21,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 4587707  inst.: 57538742 (ipc=12.4) sim_rate=52546 (inst/sec) elapsed = 0:0:18:15 / Tue Mar 22 12:57:56 2016
GPGPU-Sim uArch: cycles simulated: 4592207  inst.: 57594723 (ipc=12.4) sim_rate=52549 (inst/sec) elapsed = 0:0:18:16 / Tue Mar 22 12:57:57 2016
GPGPU-Sim PTX: 60400000 instructions simulated : ctaid=(53,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 4596207  inst.: 57656214 (ipc=12.4) sim_rate=52558 (inst/sec) elapsed = 0:0:18:17 / Tue Mar 22 12:57:58 2016
GPGPU-Sim uArch: cycles simulated: 4600207  inst.: 57697494 (ipc=12.4) sim_rate=52547 (inst/sec) elapsed = 0:0:18:18 / Tue Mar 22 12:57:59 2016
GPGPU-Sim PTX: 60500000 instructions simulated : ctaid=(20,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 4604707  inst.: 57745321 (ipc=12.4) sim_rate=52543 (inst/sec) elapsed = 0:0:18:19 / Tue Mar 22 12:58:00 2016
GPGPU-Sim uArch: cycles simulated: 4608707  inst.: 57786266 (ipc=12.4) sim_rate=52532 (inst/sec) elapsed = 0:0:18:20 / Tue Mar 22 12:58:01 2016
GPGPU-Sim PTX: 60600000 instructions simulated : ctaid=(17,0,0) tid=(41,0,0)
GPGPU-Sim uArch: cycles simulated: 4612707  inst.: 57829536 (ipc=12.4) sim_rate=52524 (inst/sec) elapsed = 0:0:18:21 / Tue Mar 22 12:58:02 2016
GPGPU-Sim uArch: cycles simulated: 4617207  inst.: 57873119 (ipc=12.4) sim_rate=52516 (inst/sec) elapsed = 0:0:18:22 / Tue Mar 22 12:58:03 2016
GPGPU-Sim PTX: 60700000 instructions simulated : ctaid=(43,0,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 4621207  inst.: 57918511 (ipc=12.4) sim_rate=52509 (inst/sec) elapsed = 0:0:18:23 / Tue Mar 22 12:58:04 2016
GPGPU-Sim uArch: cycles simulated: 4625207  inst.: 57955467 (ipc=12.4) sim_rate=52495 (inst/sec) elapsed = 0:0:18:24 / Tue Mar 22 12:58:05 2016
GPGPU-Sim PTX: 60800000 instructions simulated : ctaid=(17,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 4629707  inst.: 58004622 (ipc=12.3) sim_rate=52492 (inst/sec) elapsed = 0:0:18:25 / Tue Mar 22 12:58:06 2016
GPGPU-Sim uArch: cycles simulated: 4633707  inst.: 58067368 (ipc=12.4) sim_rate=52502 (inst/sec) elapsed = 0:0:18:26 / Tue Mar 22 12:58:07 2016
GPGPU-Sim PTX: 60900000 instructions simulated : ctaid=(43,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 4637707  inst.: 58118458 (ipc=12.4) sim_rate=52500 (inst/sec) elapsed = 0:0:18:27 / Tue Mar 22 12:58:08 2016
GPGPU-Sim uArch: cycles simulated: 4642207  inst.: 58156457 (ipc=12.3) sim_rate=52487 (inst/sec) elapsed = 0:0:18:28 / Tue Mar 22 12:58:09 2016
GPGPU-Sim PTX: 61000000 instructions simulated : ctaid=(24,0,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 4645707  inst.: 58221742 (ipc=12.4) sim_rate=52499 (inst/sec) elapsed = 0:0:18:29 / Tue Mar 22 12:58:10 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4268166,380207), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4268167,380207)
GPGPU-Sim PTX: 61100000 instructions simulated : ctaid=(18,0,0) tid=(42,0,0)
GPGPU-Sim uArch: cycles simulated: 4650207  inst.: 58288590 (ipc=12.4) sim_rate=52512 (inst/sec) elapsed = 0:0:18:30 / Tue Mar 22 12:58:11 2016
GPGPU-Sim uArch: cycles simulated: 4654207  inst.: 58342035 (ipc=12.4) sim_rate=52513 (inst/sec) elapsed = 0:0:18:31 / Tue Mar 22 12:58:12 2016
GPGPU-Sim PTX: 61200000 instructions simulated : ctaid=(141,0,0) tid=(53,0,0)
GPGPU-Sim uArch: cycles simulated: 4658207  inst.: 58412834 (ipc=12.4) sim_rate=52529 (inst/sec) elapsed = 0:0:18:32 / Tue Mar 22 12:58:13 2016
GPGPU-Sim uArch: cycles simulated: 4661707  inst.: 58458024 (ipc=12.4) sim_rate=52522 (inst/sec) elapsed = 0:0:18:33 / Tue Mar 22 12:58:14 2016
GPGPU-Sim PTX: 61300000 instructions simulated : ctaid=(53,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 4665707  inst.: 58498171 (ipc=12.4) sim_rate=52511 (inst/sec) elapsed = 0:0:18:34 / Tue Mar 22 12:58:15 2016
GPGPU-Sim uArch: cycles simulated: 4670207  inst.: 58548952 (ipc=12.4) sim_rate=52510 (inst/sec) elapsed = 0:0:18:35 / Tue Mar 22 12:58:16 2016
GPGPU-Sim PTX: 61400000 instructions simulated : ctaid=(43,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 4674207  inst.: 58590105 (ipc=12.4) sim_rate=52500 (inst/sec) elapsed = 0:0:18:36 / Tue Mar 22 12:58:17 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4297529,380207), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4297530,380207)
GPGPU-Sim uArch: cycles simulated: 4678207  inst.: 58634124 (ipc=12.4) sim_rate=52492 (inst/sec) elapsed = 0:0:18:37 / Tue Mar 22 12:58:18 2016
GPGPU-Sim PTX: 61500000 instructions simulated : ctaid=(27,0,0) tid=(53,0,0)
GPGPU-Sim uArch: cycles simulated: 4682207  inst.: 58701932 (ipc=12.4) sim_rate=52506 (inst/sec) elapsed = 0:0:18:38 / Tue Mar 22 12:58:19 2016
GPGPU-Sim uArch: cycles simulated: 4686207  inst.: 58747404 (ipc=12.4) sim_rate=52499 (inst/sec) elapsed = 0:0:18:39 / Tue Mar 22 12:58:20 2016
GPGPU-Sim PTX: 61600000 instructions simulated : ctaid=(27,0,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 4690207  inst.: 58792964 (ipc=12.4) sim_rate=52493 (inst/sec) elapsed = 0:0:18:40 / Tue Mar 22 12:58:21 2016
GPGPU-Sim uArch: cycles simulated: 4694207  inst.: 58833104 (ipc=12.4) sim_rate=52482 (inst/sec) elapsed = 0:0:18:41 / Tue Mar 22 12:58:22 2016
GPGPU-Sim PTX: 61700000 instructions simulated : ctaid=(24,0,0) tid=(28,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4317758,380207), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4317759,380207)
GPGPU-Sim uArch: cycles simulated: 4698707  inst.: 58886614 (ipc=12.4) sim_rate=52483 (inst/sec) elapsed = 0:0:18:42 / Tue Mar 22 12:58:23 2016
GPGPU-Sim PTX: 61800000 instructions simulated : ctaid=(41,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 4702207  inst.: 58945039 (ipc=12.4) sim_rate=52488 (inst/sec) elapsed = 0:0:18:43 / Tue Mar 22 12:58:24 2016
GPGPU-Sim uArch: cycles simulated: 4706207  inst.: 59015617 (ipc=12.4) sim_rate=52504 (inst/sec) elapsed = 0:0:18:44 / Tue Mar 22 12:58:25 2016
GPGPU-Sim PTX: 61900000 instructions simulated : ctaid=(19,0,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 4710207  inst.: 59064921 (ipc=12.4) sim_rate=52502 (inst/sec) elapsed = 0:0:18:45 / Tue Mar 22 12:58:26 2016
GPGPU-Sim uArch: cycles simulated: 4714207  inst.: 59110241 (ipc=12.4) sim_rate=52495 (inst/sec) elapsed = 0:0:18:46 / Tue Mar 22 12:58:27 2016
GPGPU-Sim PTX: 62000000 instructions simulated : ctaid=(19,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 4718707  inst.: 59155302 (ipc=12.4) sim_rate=52489 (inst/sec) elapsed = 0:0:18:47 / Tue Mar 22 12:58:28 2016
GPGPU-Sim uArch: cycles simulated: 4722707  inst.: 59202058 (ipc=12.4) sim_rate=52484 (inst/sec) elapsed = 0:0:18:48 / Tue Mar 22 12:58:29 2016
GPGPU-Sim PTX: 62100000 instructions simulated : ctaid=(19,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 4726707  inst.: 59241232 (ipc=12.4) sim_rate=52472 (inst/sec) elapsed = 0:0:18:49 / Tue Mar 22 12:58:30 2016
GPGPU-Sim uArch: cycles simulated: 4730707  inst.: 59289351 (ipc=12.4) sim_rate=52468 (inst/sec) elapsed = 0:0:18:50 / Tue Mar 22 12:58:31 2016
GPGPU-Sim PTX: 62200000 instructions simulated : ctaid=(30,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 4734707  inst.: 59327326 (ipc=12.4) sim_rate=52455 (inst/sec) elapsed = 0:0:18:51 / Tue Mar 22 12:58:32 2016
GPGPU-Sim uArch: cycles simulated: 4738707  inst.: 59374493 (ipc=12.4) sim_rate=52450 (inst/sec) elapsed = 0:0:18:52 / Tue Mar 22 12:58:33 2016
GPGPU-Sim PTX: 62300000 instructions simulated : ctaid=(16,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 4743207  inst.: 59418310 (ipc=12.4) sim_rate=52443 (inst/sec) elapsed = 0:0:18:53 / Tue Mar 22 12:58:34 2016
GPGPU-Sim uArch: cycles simulated: 4747207  inst.: 59463178 (ipc=12.4) sim_rate=52436 (inst/sec) elapsed = 0:0:18:54 / Tue Mar 22 12:58:35 2016
GPGPU-Sim PTX: 62400000 instructions simulated : ctaid=(30,0,0) tid=(50,0,0)
GPGPU-Sim uArch: cycles simulated: 4751207  inst.: 59504163 (ipc=12.3) sim_rate=52426 (inst/sec) elapsed = 0:0:18:55 / Tue Mar 22 12:58:36 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4374554,380207), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4374555,380207)
GPGPU-Sim uArch: cycles simulated: 4755207  inst.: 59547724 (ipc=12.3) sim_rate=52418 (inst/sec) elapsed = 0:0:18:56 / Tue Mar 22 12:58:37 2016
