timestamp=1472283344752

[$root]
A/$root=22|""|0|1*37716
BinI32/$root=3*17465
Version=9.3.2744.4995  (Windows)|0000002b789cd3cd51080972f40bf6f50c09710d8a0f727576f50c730d52d0f53752d0cd5170f6f7f7090af5f3730df2f404000a710c0b

[DATA_PATH]
A/DATA_PATH=22|./../src/HDL_Source/Verilog/DATA_PATH_TR.v|4|1*40043
BinI32/DATA_PATH=3*18688
R=./../src/HDL_Source/Verilog/DATA_PATH_TR.v|4
Version=9.3.2744.4995  (Windows)|0000002b789cd3cd51080972f40bf6f50c09710d8a0f727576f50c730d52d0f53752d0cd5170f6f7f7090af5f3730df2f404000a710c0b

[FSM]
A/FSM=22|./../src/HDL_Source/Verilog/FSM_TR.v|15|1*38106
BinI32/FSM=3*17593
R=./../src/HDL_Source/Verilog/FSM_TR.v|15
Version=9.3.2744.4995  (Windows)|0000002b789cd3cd51080972f40bf6f50c09710d8a0f727576f50c730d52d0f53752d0cd5170f6f7f7090af5f3730df2f404000a710c0b

[TOP_HP]
A/TOP_HP=22|./../src/HDL_Source/Verilog/TOP_TR.v|4|1*9473
BinI32/TOP_HP=3*3507
R=./../src/HDL_Source/Verilog/TOP_TR.v|4
Version=9.3.2744.4995  (Windows)|0000002b789cd3cd51080972f40bf6f50c09710d8a0f727576f50c730d52d0f53752d0cd5170f6f7f7090af5f3730df2f404000a710c0b

[TOP_TR]
A/TOP_TR=22|./../src/HDL_Source/Verilog/TOP_TR.v|4|1*41549
BinI32/TOP_TR=3*19149
R=./../src/HDL_Source/Verilog/TOP_TR.v|4
Version=9.3.2744.4995  (Windows)|0000002b789cd3cd51080972f40bf6f50c09710d8a0f727576f50c730d52d0f53752d0cd5170f6f7f7090af5f3730df2f404000a710c0b

[TOP_TR_tb]
A/TOP_TR_tb=22|./../src/TestBench/TOP_TR_TB.v|2|1*43356
BinI32/TOP_TR_tb=3*19278
R=./../src/TestBench/TOP_TR_TB.v|2
Version=9.3.2744.4995  (Windows)|0000002b789cd3cd51080972f40bf6f50c09710d8a0f727576f50c730d52d0f53752d0cd5170f6f7f7090af5f3730df2f404000a710c0b

[~A]
C:/Users/blueb/OneDrive/STUDY/DSF_HOME/LAB08/TRANSMITTER_RECEIVER/src/HDL_Source/Verilog/FSM_TR.v_DATA_PATH_TR.v_TOP_TR.v=0*6836*7941
C:/Users/blueb/OneDrive/STUDY/DSF_HOME/LAB08/TRANSMITTER_RECEIVER/src/HDL_Source/Verilog/FSM_TR.v_DATA_PATH_TR.v_TOP_TR.v_TOP_TR_TB.v=0*21713*23215
C:/Users/blueb/OneDrive/STUDY/DSF_HOME/LAB08/TRANSMITTER_RECEIVER/src/HDL_Source/Verilog/TOP_TR.v=0*17602*18171
C:/Users/blueb/OneDrive/STUDY/DSF_HOME/LAB08/TRANSMITTER_RECEIVER/src/TestBench/TOP_TR_TB.v=0*19064*19883
LastVerilogToplevel=TOP_TR_tb
ModifyID=299
Version=73

[~MFT]
0=63|0TRANSMITTER_RECEIVER.mgf|23215|9571
1=57|1TRANSMITTER_RECEIVER.mgf|43356|35909
3=57|3TRANSMITTER_RECEIVER.mgf|19278|17336

[~U]
$root=12|0*20439|
DATA_PATH=12|0*20972|
FSM=12|0*20637|
TOP_HP=12|0*3650||0x10
TOP_TR=12|0*21252|
TOP_TR_tb=12|0*21569||0x10

