Classic Timing Analyzer report for vhdProject
Wed Dec 26 10:23:04 2012
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 10.324 ns   ; X2   ; T3 ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 10.324 ns       ; X2   ; T3 ;
; N/A   ; None              ; 10.141 ns       ; X2   ; Y3 ;
; N/A   ; None              ; 9.508 ns        ; Q1   ; T3 ;
; N/A   ; None              ; 9.507 ns        ; Q1   ; Y3 ;
; N/A   ; None              ; 9.448 ns        ; X2   ; Y4 ;
; N/A   ; None              ; 9.401 ns        ; Q2   ; Y3 ;
; N/A   ; None              ; 9.382 ns        ; X1   ; Y3 ;
; N/A   ; None              ; 9.299 ns        ; Q3   ; Y3 ;
; N/A   ; None              ; 9.201 ns        ; Q1   ; Y1 ;
; N/A   ; None              ; 9.190 ns        ; Q3   ; Y1 ;
; N/A   ; None              ; 9.160 ns        ; X2   ; T2 ;
; N/A   ; None              ; 9.152 ns        ; Q2   ; T3 ;
; N/A   ; None              ; 9.099 ns        ; X1   ; T3 ;
; N/A   ; None              ; 9.086 ns        ; Q1   ; T1 ;
; N/A   ; None              ; 9.074 ns        ; Q3   ; T1 ;
; N/A   ; None              ; 9.069 ns        ; Q3   ; T3 ;
; N/A   ; None              ; 8.995 ns        ; X1   ; T1 ;
; N/A   ; None              ; 8.952 ns        ; X1   ; Y1 ;
; N/A   ; None              ; 8.900 ns        ; X3   ; T3 ;
; N/A   ; None              ; 8.883 ns        ; Q2   ; T1 ;
; N/A   ; None              ; 8.792 ns        ; Q2   ; Y1 ;
; N/A   ; None              ; 8.781 ns        ; Q1   ; Y4 ;
; N/A   ; None              ; 8.709 ns        ; Q2   ; Y4 ;
; N/A   ; None              ; 8.690 ns        ; X1   ; Y4 ;
; N/A   ; None              ; 8.678 ns        ; X3   ; T1 ;
; N/A   ; None              ; 8.637 ns        ; Q3   ; Y4 ;
; N/A   ; None              ; 8.493 ns        ; Q1   ; T2 ;
; N/A   ; None              ; 8.421 ns        ; Q2   ; T2 ;
; N/A   ; None              ; 8.402 ns        ; X1   ; T2 ;
; N/A   ; None              ; 8.349 ns        ; Q3   ; T2 ;
; N/A   ; None              ; 8.233 ns        ; Q2   ; Y8 ;
; N/A   ; None              ; 8.215 ns        ; Q1   ; Y8 ;
; N/A   ; None              ; 8.198 ns        ; Q3   ; Y8 ;
; N/A   ; None              ; 6.895 ns        ; Q2   ; y5 ;
+-------+-------------------+-----------------+------+----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Dec 26 10:23:03 2012
Info: Command: quartus_tan --read_settings_files=on --write_settings_files=off vhdProject -c vhdProject
Info: Started post-fitting delay annotation
Warning: Found 8 output pins without output pin load capacitance assignment
    Info: Pin "Y3" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Y4" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Y1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Y8" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "y5" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "T1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "T2" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "T3" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Info: Longest tpd from source pin "X2" to destination pin "T3" is 10.324 ns
    Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 3; PIN Node = 'X2'
    Info: 2: + IC(5.049 ns) + CELL(0.357 ns) = 6.243 ns; Loc. = LCCOMB_X25_Y20_N12; Fanout = 1; COMB Node = 'T3~0'
    Info: 3: + IC(2.099 ns) + CELL(1.982 ns) = 10.324 ns; Loc. = PIN_AB7; Fanout = 0; PIN Node = 'T3'
    Info: Total cell delay = 3.176 ns ( 30.76 % )
    Info: Total interconnect delay = 7.148 ns ( 69.24 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 193 megabytes
    Info: Processing ended: Wed Dec 26 10:23:04 2012
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


