[04/21 19:49:35      0s] 
[04/21 19:49:35      0s] Cadence Innovus(TM) Implementation System.
[04/21 19:49:35      0s] Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
[04/21 19:49:35      0s] 
[04/21 19:49:35      0s] Version:	v23.30-p003_1, built Thu Feb 1 14:17:36 PST 2024
[04/21 19:49:35      0s] Options:	
[04/21 19:49:35      0s] Date:		Mon Apr 21 19:49:35 2025
[04/21 19:49:35      0s] Host:		esidcad1 (x86_64 w/Linux 4.18.0-553.16.1.el8_10.x86_64) (16cores*32cpus*AMD Ryzen 9 7950X 16-Core Processor 1024KB)
[04/21 19:49:35      0s] OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
[04/21 19:49:35      0s] 
[04/21 19:49:35      0s] License:
[04/21 19:49:35      0s] 		[19:49:35.188409] Configured Lic search path (23.02-s003): 5280@innov132.inno.kmitl.ac.th

[04/21 19:49:35      0s] 		invs	Innovus Implementation System	23.1	checkout succeeded
[04/21 19:49:35      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[04/21 19:49:36      0s] {{{ isCertus 0,  isCertusOrDistOptClient = 0, isInnovusCertusClient = 0}}}
[04/21 19:49:43      7s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v23.30-p003_1 (64bit) 02/01/2024 14:17 (Linux 3.10.0-693.el7.x86_64)
[04/21 19:49:44      8s] @(#)CDS: NanoRoute 23.30-p003_1 NR240109-1512/23_10-UB (database version 18.20.618_1) {superthreading v2.20}
[04/21 19:49:44      8s] @(#)CDS: AAE 23.10-p002 (64bit) 02/01/2024 (Linux 3.10.0-693.el7.x86_64)
[04/21 19:49:44      8s] @(#)CDS: CTE 23.10-p003_1 () Dec  5 2023 19:42:23 ( )
[04/21 19:49:44      8s] @(#)CDS: SYNTECH 23.10-p002_1 () Nov 29 2023 02:17:21 ( )
[04/21 19:49:44      8s] @(#)CDS: CPE v23.10-p004
[04/21 19:49:44      8s] @(#)CDS: IQuantus/TQuantus 22.1.1-s215 (64bit) Mon Nov 20 10:05:08 PST 2023 (Linux 3.10.0-693.el7.x86_64)
[04/21 19:49:44      8s] @(#)CDS: OA 22.61-p007 Wed Sep 27 19:40:10 2023
[04/21 19:49:44      8s] @(#)CDS: SGN 23.10-d005 (03-Oct-2023) (64 bit executable, TkQt5.15.9)
[04/21 19:49:44      8s] @(#)CDS: RCDB 11.15.0
[04/21 19:49:44      8s] @(#)CDS: STYLUS 23.10-a001_1 (12/04/2023 04:39 PST)
[04/21 19:49:44      8s] @(#)CDS: IntegrityPlanner-23.10-12651 (23.10) (2023-09-06 08:32:42+0800)
[04/21 19:49:44      8s] @(#)CDS: SYNTHESIS_ENGINE 23.10-b027
[04/21 19:49:44      8s] Create and set the environment variable TMPDIR to /nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp.

[04/21 19:49:44      8s] Change the soft stacksize limit to 0.2%RAM (126 mbytes). Set global soft_stack_size_limit to change the value.
[04/21 19:49:44      9s] 
[04/21 19:49:44      9s] **INFO:  MMMC transition support version v31-84 
[04/21 19:49:44      9s] 
[04/21 19:49:44      9s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/21 19:49:44      9s] <CMD> suppressMessage ENCEXT-2799
[04/21 19:49:45      9s] <CMD> win
[04/21 19:51:38     10s] <CMD> set conf_qxconf_file NULL
[04/21 19:51:38     10s] <CMD> set conf_qxlib_file NULL
[04/21 19:51:38     10s] <CMD> set defHierChar /
[04/21 19:51:38     10s] <CMD> set init_design_settop 0
[04/21 19:51:38     10s] <CMD> set init_gnd_net VSS
[04/21 19:51:38     10s] <CMD> set init_lef_file { /nfs/mcu8b/jirath/01lib/scc013u_7lm_1tm_thin.lef /nfs/mcu8b/jirath/01lib/scc013ull_hd_rvt.lef /nfs/mcu8b/jirath/01lib/scc013ull_hd_rvt_ant.lef}
[04/21 19:51:38     10s] <CMD> set init_mmmc_file inputs/mmmc.tcl
[04/21 19:51:38     10s] <CMD> set init_pwr_net VDD
[04/21 19:51:38     10s] <CMD> set init_verilog inputs/ATmega328pb_netlist.v
[04/21 19:51:38     10s] <CMD> init_design
[04/21 19:51:38     10s] #% Begin Load MMMC data ... (date=04/21 19:51:38, mem=1792.9M)
[04/21 19:51:38     10s] #% End Load MMMC data ... (date=04/21 19:51:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1794.2M, current mem=1794.2M)
[04/21 19:51:38     10s] 
[04/21 19:51:38     10s] Loading LEF file /nfs/mcu8b/jirath/01lib/scc013u_7lm_1tm_thin.lef ...
[04/21 19:51:38     10s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[04/21 19:51:38     10s] The LEF parser will ignore this statement.
[04/21 19:51:38     10s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /nfs/mcu8b/jirath/01lib/scc013u_7lm_1tm_thin.lef at line 12.
[04/21 19:51:38     10s] 
[04/21 19:51:38     10s] Loading LEF file /nfs/mcu8b/jirath/01lib/scc013ull_hd_rvt.lef ...
[04/21 19:51:38     10s] Set DBUPerIGU to M2 pitch 410.
[04/21 19:51:38     10s] 
[04/21 19:51:38     10s] Loading LEF file /nfs/mcu8b/jirath/01lib/scc013ull_hd_rvt_ant.lef ...
[04/21 19:51:38     10s] **WARN: (IMPLF-58):	MACRO 'AD1HDV1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[04/21 19:51:38     10s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/21 19:51:38     10s] Type 'man IMPLF-58' for more detail.
[04/21 19:51:38     10s] **WARN: (IMPLF-58):	MACRO 'AD1HDV1C' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[04/21 19:51:38     10s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/21 19:51:38     10s] Type 'man IMPLF-58' for more detail.
[04/21 19:51:38     10s] **WARN: (IMPLF-58):	MACRO 'AD1HDV2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[04/21 19:51:38     10s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/21 19:51:38     10s] Type 'man IMPLF-58' for more detail.
[04/21 19:51:38     10s] **WARN: (IMPLF-58):	MACRO 'AD1HDV2C' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[04/21 19:51:38     10s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/21 19:51:38     10s] Type 'man IMPLF-58' for more detail.
[04/21 19:51:38     10s] **WARN: (IMPLF-58):	MACRO 'AD1HDV4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[04/21 19:51:38     10s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/21 19:51:38     10s] Type 'man IMPLF-58' for more detail.
[04/21 19:51:38     10s] **WARN: (IMPLF-58):	MACRO 'AD1HDV4C' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[04/21 19:51:38     10s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/21 19:51:38     10s] Type 'man IMPLF-58' for more detail.
[04/21 19:51:38     10s] **WARN: (IMPLF-58):	MACRO 'AD1HDVL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[04/21 19:51:38     10s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/21 19:51:38     10s] Type 'man IMPLF-58' for more detail.
[04/21 19:51:38     10s] **WARN: (IMPLF-58):	MACRO 'AD1HDVLC' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[04/21 19:51:38     10s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/21 19:51:38     10s] Type 'man IMPLF-58' for more detail.
[04/21 19:51:38     10s] **WARN: (IMPLF-58):	MACRO 'ADH1HDV1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[04/21 19:51:38     10s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/21 19:51:38     10s] Type 'man IMPLF-58' for more detail.
[04/21 19:51:38     10s] **WARN: (IMPLF-58):	MACRO 'ADH1HDV1C' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[04/21 19:51:38     10s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/21 19:51:38     10s] Type 'man IMPLF-58' for more detail.
[04/21 19:51:38     10s] **WARN: (IMPLF-58):	MACRO 'ADH1HDV2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[04/21 19:51:38     10s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/21 19:51:38     10s] Type 'man IMPLF-58' for more detail.
[04/21 19:51:38     10s] **WARN: (IMPLF-58):	MACRO 'ADH1HDV2C' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[04/21 19:51:38     10s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/21 19:51:38     10s] Type 'man IMPLF-58' for more detail.
[04/21 19:51:38     10s] **WARN: (IMPLF-58):	MACRO 'ADH1HDV4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[04/21 19:51:38     10s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/21 19:51:38     10s] Type 'man IMPLF-58' for more detail.
[04/21 19:51:38     10s] **WARN: (IMPLF-58):	MACRO 'ADH1HDV4C' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[04/21 19:51:38     10s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/21 19:51:38     10s] Type 'man IMPLF-58' for more detail.
[04/21 19:51:38     10s] **WARN: (IMPLF-58):	MACRO 'ADH1HDVL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[04/21 19:51:38     10s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/21 19:51:38     10s] Type 'man IMPLF-58' for more detail.
[04/21 19:51:38     10s] **WARN: (IMPLF-58):	MACRO 'ADH1HDVLC' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[04/21 19:51:38     10s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/21 19:51:38     10s] Type 'man IMPLF-58' for more detail.
[04/21 19:51:38     10s] **WARN: (IMPLF-58):	MACRO 'AND2HDV0' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[04/21 19:51:38     10s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/21 19:51:38     10s] Type 'man IMPLF-58' for more detail.
[04/21 19:51:38     10s] **WARN: (IMPLF-58):	MACRO 'AND2HDV1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[04/21 19:51:38     10s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/21 19:51:38     10s] Type 'man IMPLF-58' for more detail.
[04/21 19:51:38     10s] **WARN: (IMPLF-58):	MACRO 'AND2HDV12' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[04/21 19:51:38     10s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/21 19:51:38     10s] Type 'man IMPLF-58' for more detail.
[04/21 19:51:38     10s] **WARN: (IMPLF-58):	MACRO 'AND2HDV12RD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[04/21 19:51:38     10s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/21 19:51:38     10s] Type 'man IMPLF-58' for more detail.
[04/21 19:51:38     10s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[04/21 19:51:38     10s] To increase the message display limit, refer to the product command reference manual.
[04/21 19:51:38     10s] **WARN: (IMPLF-61):	802 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[04/21 19:51:38     10s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/21 19:51:38     10s] Type 'man IMPLF-61' for more detail.
[04/21 19:51:38     10s] **WARN: (IMPLF-200):	Pin 'A' in macro 'F_DIODEHD8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/21 19:51:38     10s] Type 'man IMPLF-200' for more detail.
[04/21 19:51:38     10s] **WARN: (IMPLF-200):	Pin 'A' in macro 'F_DIODEHD4' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/21 19:51:38     10s] Type 'man IMPLF-200' for more detail.
[04/21 19:51:38     10s] **WARN: (IMPLF-200):	Pin 'A' in macro 'F_DIODEHD2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/21 19:51:38     10s] Type 'man IMPLF-200' for more detail.
[04/21 19:51:38     10s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[04/21 19:51:38     10s] Loading view definition file from inputs/mmmc.tcl
[04/21 19:51:38     10s] Reading scc013ull_hd_rvt_ss_v1p08_125c_basic timing library '/nfs/mcu8b/jirath/01lib/scc013ull_hd_rvt_ss_v1p08_125c_basic.lib' ...
[04/21 19:51:39     11s] **WARN: (TECHLIB-302):	No function defined for cell 'F_DIODEHD8'. The cell will only be used for analysis. (File /nfs/mcu8b/jirath/01lib/scc013ull_hd_rvt_ss_v1p08_125c_basic.lib)
[04/21 19:51:39     11s] **WARN: (TECHLIB-302):	No function defined for cell 'F_DIODEHD4'. The cell will only be used for analysis. (File /nfs/mcu8b/jirath/01lib/scc013ull_hd_rvt_ss_v1p08_125c_basic.lib)
[04/21 19:51:39     11s] **WARN: (TECHLIB-302):	No function defined for cell 'F_DIODEHD2'. The cell will only be used for analysis. (File /nfs/mcu8b/jirath/01lib/scc013ull_hd_rvt_ss_v1p08_125c_basic.lib)
[04/21 19:51:39     11s] **WARN: (TECHLIB-302):	No function defined for cell 'FDCAPHD8'. The cell will only be used for analysis. (File /nfs/mcu8b/jirath/01lib/scc013ull_hd_rvt_ss_v1p08_125c_basic.lib)
[04/21 19:51:39     11s] **WARN: (TECHLIB-302):	No function defined for cell 'FDCAPHD64'. The cell will only be used for analysis. (File /nfs/mcu8b/jirath/01lib/scc013ull_hd_rvt_ss_v1p08_125c_basic.lib)
[04/21 19:51:39     11s] **WARN: (TECHLIB-302):	No function defined for cell 'FDCAPHD4'. The cell will only be used for analysis. (File /nfs/mcu8b/jirath/01lib/scc013ull_hd_rvt_ss_v1p08_125c_basic.lib)
[04/21 19:51:39     11s] **WARN: (TECHLIB-302):	No function defined for cell 'FDCAPHD32'. The cell will only be used for analysis. (File /nfs/mcu8b/jirath/01lib/scc013ull_hd_rvt_ss_v1p08_125c_basic.lib)
[04/21 19:51:39     11s] **WARN: (TECHLIB-302):	No function defined for cell 'FDCAPHD16'. The cell will only be used for analysis. (File /nfs/mcu8b/jirath/01lib/scc013ull_hd_rvt_ss_v1p08_125c_basic.lib)
[04/21 19:51:40     11s] Read 796 cells in library 'scc013ull_hd_rvt_ss_v1p08_125c_basic' 
[04/21 19:51:40     11s] Ending "PreSetAnalysisView" (total cpu=0:00:01.5, real=0:00:02.0, peak res=2017.9M, current mem=1831.6M)
[04/21 19:51:40     11s] *** End library_loading (cpu=0.03min, real=0.03min, mem=122.0M, fe_cpu=0.20min, fe_real=2.08min, fe_mem=1770.0M) ***
[04/21 19:51:40     11s] #% Begin Load netlist data ... (date=04/21 19:51:40, mem=1830.6M)
[04/21 19:51:40     11s] *** Begin netlist parsing (mem=1770.0M) ***
[04/21 19:51:40     11s] Created 796 new cells from 1 timing libraries.
[04/21 19:51:40     11s] Reading netlist ...
[04/21 19:51:40     11s] Backslashed names will retain backslash and a trailing blank character.
[04/21 19:51:40     11s] Reading verilog netlist 'inputs/ATmega328pb_netlist.v'
[04/21 19:51:40     11s] 
[04/21 19:51:40     11s] *** Memory Usage v#2 (Current mem = 1769.973M, initial mem = 820.578M) ***
[04/21 19:51:40     11s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1770.0M) ***
[04/21 19:51:40     11s] #% End Load netlist data ... (date=04/21 19:51:40, total cpu=0:00:00.1, real=0:00:00.0, peak res=1876.6M, current mem=1876.6M)
[04/21 19:51:40     11s] Top level cell is ATmega328pb.
[04/21 19:51:40     12s] Hooked 796 DB cells to tlib cells.
[04/21 19:51:40     12s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1902.1M, current mem=1902.1M)
[04/21 19:51:40     12s] Starting recursive module instantiation check.
[04/21 19:51:40     12s] No recursion found.
[04/21 19:51:40     12s] Building hierarchical netlist for Cell ATmega328pb ...
[04/21 19:51:40     12s] ***** UseNewTieNetMode *****.
[04/21 19:51:40     12s] *** Netlist is unique.
[04/21 19:51:40     12s] Setting Std. cell height to 3280 DBU (smallest netlist inst).
[04/21 19:51:40     12s] ** info: there are 803 modules.
[04/21 19:51:40     12s] ** info: there are 9675 stdCell insts.
[04/21 19:51:40     12s] ** info: there are 0 insts with no signal pins.
[04/21 19:51:40     12s] 
[04/21 19:51:40     12s] *** Memory Usage v#2 (Current mem = 1822.887M, initial mem = 820.578M) ***
[04/21 19:51:40     12s] Adjust METAL7 preferred direction offset from 0.44 to 0.41.
[04/21 19:51:40     12s] Start create_tracks
[04/21 19:51:40     12s] Generated pitch 1.025 in METAL7 is different from 0.84 defined in technology file in preferred direction.
[04/21 19:51:40     12s] Extraction setup Started for TopCell ATmega328pb 
[04/21 19:51:40     12s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[04/21 19:51:40     12s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/21 19:51:40     12s] Type 'man IMPEXT-2773' for more detail.
[04/21 19:51:40     12s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[04/21 19:51:40     12s] Type 'man IMPEXT-2776' for more detail.
[04/21 19:51:40     12s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[04/21 19:51:40     12s] Type 'man IMPEXT-2776' for more detail.
[04/21 19:51:40     12s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[04/21 19:51:40     12s] Type 'man IMPEXT-2776' for more detail.
[04/21 19:51:40     12s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[04/21 19:51:40     12s] Type 'man IMPEXT-2776' for more detail.
[04/21 19:51:40     12s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 1 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[04/21 19:51:40     12s] Type 'man IMPEXT-2776' for more detail.
[04/21 19:51:40     12s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 0.45 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[04/21 19:51:40     12s] Type 'man IMPEXT-2776' for more detail.
[04/21 19:51:40     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.0995 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/21 19:51:40     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.0606 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/21 19:51:40     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.0606 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/21 19:51:40     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.0606 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/21 19:51:40     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.0606 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/21 19:51:40     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.0606 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/21 19:51:40     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0202 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/21 19:51:40     12s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/21 19:51:40     12s] Type 'man IMPEXT-2773' for more detail.
[04/21 19:51:40     12s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[04/21 19:51:40     12s] Type 'man IMPEXT-2776' for more detail.
[04/21 19:51:40     12s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[04/21 19:51:40     12s] Type 'man IMPEXT-2776' for more detail.
[04/21 19:51:40     12s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[04/21 19:51:40     12s] Type 'man IMPEXT-2776' for more detail.
[04/21 19:51:40     12s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[04/21 19:51:40     12s] Type 'man IMPEXT-2776' for more detail.
[04/21 19:51:40     12s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 1 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[04/21 19:51:40     12s] Type 'man IMPEXT-2776' for more detail.
[04/21 19:51:40     12s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 0.45 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[04/21 19:51:40     12s] Type 'man IMPEXT-2776' for more detail.
[04/21 19:51:40     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.0995 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/21 19:51:40     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.0606 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/21 19:51:40     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.0606 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/21 19:51:40     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.0606 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/21 19:51:40     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.0606 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/21 19:51:40     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.0606 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/21 19:51:40     12s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0202 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/21 19:51:40     12s] Summary of Active RC-Corners : 
[04/21 19:51:40     12s]  
[04/21 19:51:40     12s]  Analysis View: view_ss_v1p08_125c
[04/21 19:51:40     12s]     RC-Corner Name        : rc_worst
[04/21 19:51:40     12s]     RC-Corner Index       : 0
[04/21 19:51:40     12s]     RC-Corner Temperature : 125 Celsius
[04/21 19:51:40     12s]     RC-Corner Cap Table   : ''
[04/21 19:51:40     12s]     RC-Corner PreRoute Res Factor         : 1.34
[04/21 19:51:40     12s]     RC-Corner PreRoute Cap Factor         : 1.1
[04/21 19:51:40     12s]     RC-Corner PostRoute Res Factor        : 1.34 {1.34 1 1}
[04/21 19:51:40     12s]     RC-Corner PostRoute Cap Factor        : 0.96 {0.96 1 1}
[04/21 19:51:40     12s]     RC-Corner PostRoute XCap Factor       : 1.22 {1.22 1 1}
[04/21 19:51:40     12s]     RC-Corner PreRoute Clock Res Factor   : 1.34	[Derived from Cap Table]
[04/21 19:51:40     12s]     RC-Corner PreRoute Clock Cap Factor   : 0.96	[Derived from Cap Table]
[04/21 19:51:40     12s]     RC-Corner PostRoute Clock Cap Factor  : 0.969 {0.969 1 1} 
[04/21 19:51:40     12s]     RC-Corner PostRoute Clock Res Factor  : 1.34 {1.34 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/21 19:51:40     12s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1.22 {1.22 1 1} 
[04/21 19:51:40     12s]  
[04/21 19:51:40     12s]  Analysis View: view_ff_v1p32
[04/21 19:51:40     12s]     RC-Corner Name        : rc_best
[04/21 19:51:40     12s]     RC-Corner Index       : 1
[04/21 19:51:40     12s]     RC-Corner Temperature : 0 Celsius
[04/21 19:51:40     12s]     RC-Corner Cap Table   : ''
[04/21 19:51:40     12s]     RC-Corner PreRoute Res Factor         : 1.34
[04/21 19:51:40     12s]     RC-Corner PreRoute Cap Factor         : 1.1
[04/21 19:51:40     12s]     RC-Corner PostRoute Res Factor        : 1.34 {1.34 1 1}
[04/21 19:51:40     12s]     RC-Corner PostRoute Cap Factor        : 0.96 {0.96 1 1}
[04/21 19:51:40     12s]     RC-Corner PostRoute XCap Factor       : 1.22 {1.22 1 1}
[04/21 19:51:40     12s]     RC-Corner PreRoute Clock Res Factor   : 1.34	[Derived from Cap Table]
[04/21 19:51:40     12s]     RC-Corner PreRoute Clock Cap Factor   : 0.96	[Derived from Cap Table]
[04/21 19:51:40     12s]     RC-Corner PostRoute Clock Cap Factor  : 0.969 {0.969 1 1} 
[04/21 19:51:40     12s]     RC-Corner PostRoute Clock Res Factor  : 1.34 {1.34 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/21 19:51:40     12s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1.22 {1.22 1 1} 
[04/21 19:51:40     12s] eee: RC Grid memory allocated = 16464 (14 X 14 X 7 X 12b)
[04/21 19:51:40     12s] Updating RC Grid density data for preRoute extraction ...
[04/21 19:51:40     12s] eee: pegSigSF=1.070000
[04/21 19:51:40     12s] Initializing multi-corner resistance tables ...
[04/21 19:51:40     12s] eee: Grid unit RC data computation started
[04/21 19:51:40     12s] eee: Grid unit RC data computation completed
[04/21 19:51:40     12s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/21 19:51:40     12s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/21 19:51:40     12s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/21 19:51:40     12s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/21 19:51:40     12s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/21 19:51:40     12s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/21 19:51:40     12s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/21 19:51:40     12s] {RT rc_worst 0 2 7  {6 0} 1}
[04/21 19:51:40     12s] eee: LAM-FP: thresh=1 ; dimX=986.268293 ; dimY=984.000000 ; multX=1.000000 ; multY=1.000000 ; minP=410 ; fpMult=1.000000 ;
[04/21 19:51:40     12s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.629600 crit=0.000000 siPrev=0 newSi=0.000000 wHLS=1.574000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[04/21 19:51:40     12s] eee: NetCapCache creation started. (Current Mem: 2093.066M) 
[04/21 19:51:40     12s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2093.066M) 
[04/21 19:51:40     12s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(404.370000, 403.440000)], Layers = [f(7) b(0)], Grid size = 32.800000 um, Grid Dim = (13 X 13)
[04/21 19:51:40     12s] eee: Metal Layers Info:
[04/21 19:51:40     12s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:51:40     12s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[04/21 19:51:40     12s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:51:40     12s] eee: |   METAL1 |   1 |   0.160 |   0.170 |   0.410 |  0.000 |   0.83 | H | 0 |  1 |
[04/21 19:51:40     12s] eee: |   METAL2 |   2 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:51:40     12s] eee: |   METAL3 |   3 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:51:40     12s] eee: |   METAL4 |   4 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:51:40     12s] eee: |   METAL5 |   5 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:51:40     12s] eee: |   METAL6 |   6 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:51:40     12s] eee: |   METAL7 |   7 |   0.420 |   0.420 |   1.025 |  0.000 |   0.06 | H | 0 |  1 |
[04/21 19:51:40     12s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:51:40     12s] eee: uC/uR for corner rc_worst, min-width/min-spacing, 30 perc over/under densities.
[04/21 19:51:40     12s] *Info: initialize multi-corner CTS.
[04/21 19:51:40     12s] Reading scc013ull_hd_rvt_ff_v1p32_-40c_basic timing library '/nfs/mcu8b/jirath/01lib/scc013ull_hd_rvt_ff_v1p32_-40c_basic.lib' ...
[04/21 19:51:41     13s] **WARN: (TECHLIB-302):	No function defined for cell 'F_DIODEHD8'. The cell will only be used for analysis. (File /nfs/mcu8b/jirath/01lib/scc013ull_hd_rvt_ff_v1p32_-40c_basic.lib)
[04/21 19:51:41     13s] **WARN: (TECHLIB-302):	No function defined for cell 'F_DIODEHD4'. The cell will only be used for analysis. (File /nfs/mcu8b/jirath/01lib/scc013ull_hd_rvt_ff_v1p32_-40c_basic.lib)
[04/21 19:51:41     13s] **WARN: (TECHLIB-302):	No function defined for cell 'F_DIODEHD2'. The cell will only be used for analysis. (File /nfs/mcu8b/jirath/01lib/scc013ull_hd_rvt_ff_v1p32_-40c_basic.lib)
[04/21 19:51:41     13s] **WARN: (TECHLIB-302):	No function defined for cell 'FDCAPHD8'. The cell will only be used for analysis. (File /nfs/mcu8b/jirath/01lib/scc013ull_hd_rvt_ff_v1p32_-40c_basic.lib)
[04/21 19:51:41     13s] **WARN: (TECHLIB-302):	No function defined for cell 'FDCAPHD64'. The cell will only be used for analysis. (File /nfs/mcu8b/jirath/01lib/scc013ull_hd_rvt_ff_v1p32_-40c_basic.lib)
[04/21 19:51:41     13s] **WARN: (TECHLIB-302):	No function defined for cell 'FDCAPHD4'. The cell will only be used for analysis. (File /nfs/mcu8b/jirath/01lib/scc013ull_hd_rvt_ff_v1p32_-40c_basic.lib)
[04/21 19:51:41     13s] **WARN: (TECHLIB-302):	No function defined for cell 'FDCAPHD32'. The cell will only be used for analysis. (File /nfs/mcu8b/jirath/01lib/scc013ull_hd_rvt_ff_v1p32_-40c_basic.lib)
[04/21 19:51:41     13s] **WARN: (TECHLIB-302):	No function defined for cell 'FDCAPHD16'. The cell will only be used for analysis. (File /nfs/mcu8b/jirath/01lib/scc013ull_hd_rvt_ff_v1p32_-40c_basic.lib)
[04/21 19:51:41     13s] Read 796 cells in library 'scc013ull_hd_rvt_ff_v1p32_-40c_basic' 
[04/21 19:51:42     13s] Ending "SetAnalysisView" (total cpu=0:00:01.5, real=0:00:02.0, peak res=2220.8M, current mem=1935.1M)
[04/21 19:51:42     13s] Reading timing constraints file '/nfs/mcu8b/jirath/PnR2/inputs/ATmega328pb_ff_sdc.sdc' ...
[04/21 19:51:42     13s] Current (total cpu=0:00:13.9, real=0:02:07, peak res=2399.6M, current mem=2399.6M)
[04/21 19:51:42     13s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /nfs/mcu8b/jirath/PnR2/inputs/ATmega328pb_ff_sdc.sdc, Line 9).
[04/21 19:51:42     13s] 
[04/21 19:51:42     13s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /nfs/mcu8b/jirath/PnR2/inputs/ATmega328pb_ff_sdc.sdc, Line 10).
[04/21 19:51:42     13s] 
[04/21 19:51:42     13s] **WARN: (TCLCMD-1142):	Virtual clock 'scl_i' is being created with no source objects. (File /nfs/mcu8b/jirath/PnR2/inputs/ATmega328pb_ff_sdc.sdc, Line 16).
[04/21 19:51:42     13s] 
[04/21 19:51:42     13s] INFO (CTE): Reading of timing constraints file /nfs/mcu8b/jirath/PnR2/inputs/ATmega328pb_ff_sdc.sdc completed, with 3 WARNING
[04/21 19:51:42     13s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2416.5M, current mem=2416.5M)
[04/21 19:51:42     14s] Current (total cpu=0:00:14.0, real=0:02:07, peak res=2416.5M, current mem=2416.5M)
[04/21 19:51:42     14s] Reading timing constraints file '/nfs/mcu8b/jirath/PnR2/inputs/ATmega328pb_ss_sdc.sdc' ...
[04/21 19:51:42     14s] Current (total cpu=0:00:14.0, real=0:02:07, peak res=2416.6M, current mem=2416.6M)
[04/21 19:51:42     14s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /nfs/mcu8b/jirath/PnR2/inputs/ATmega328pb_ss_sdc.sdc, Line 9).
[04/21 19:51:42     14s] 
[04/21 19:51:42     14s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /nfs/mcu8b/jirath/PnR2/inputs/ATmega328pb_ss_sdc.sdc, Line 10).
[04/21 19:51:42     14s] 
[04/21 19:51:42     14s] **WARN: (TCLCMD-1142):	Virtual clock 'scl_i' is being created with no source objects. (File /nfs/mcu8b/jirath/PnR2/inputs/ATmega328pb_ss_sdc.sdc, Line 16).
[04/21 19:51:42     14s] 
[04/21 19:51:42     14s] INFO (CTE): Reading of timing constraints file /nfs/mcu8b/jirath/PnR2/inputs/ATmega328pb_ss_sdc.sdc completed, with 3 WARNING
[04/21 19:51:42     14s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2416.9M, current mem=2416.9M)
[04/21 19:51:42     14s] Current (total cpu=0:00:14.1, real=0:02:07, peak res=2416.9M, current mem=2416.9M)
[04/21 19:51:42     14s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/21 19:51:42     14s] 
[04/21 19:51:42     14s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[04/21 19:51:42     14s] Summary for sequential cells identification: 
[04/21 19:51:42     14s]   Identified SBFF number: 158
[04/21 19:51:42     14s]   Identified MBFF number: 0
[04/21 19:51:42     14s]   Identified SB Latch number: 24
[04/21 19:51:42     14s]   Identified MB Latch number: 0
[04/21 19:51:42     14s]   Not identified SBFF number: 0
[04/21 19:51:42     14s]   Not identified MBFF number: 0
[04/21 19:51:42     14s]   Not identified SB Latch number: 0
[04/21 19:51:42     14s]   Not identified MB Latch number: 0
[04/21 19:51:42     14s]   Number of sequential cells which are not FFs: 26
[04/21 19:51:42     14s] Total number of combinational cells: 572
[04/21 19:51:42     14s] Total number of sequential cells: 208
[04/21 19:51:42     14s] Total number of tristate cells: 11
[04/21 19:51:42     14s] Total number of level shifter cells: 0
[04/21 19:51:42     14s] Total number of power gating cells: 0
[04/21 19:51:42     14s] Total number of isolation cells: 0
[04/21 19:51:42     14s] Total number of power switch cells: 0
[04/21 19:51:42     14s] Total number of pulse generator cells: 0
[04/21 19:51:42     14s] Total number of always on buffers: 0
[04/21 19:51:42     14s] Total number of retention cells: 0
[04/21 19:51:42     14s] Total number of physical cells: 5
[04/21 19:51:42     14s] List of usable buffers: BUFHDV0 BUFHDV1 BUFHDV0RD BUFHDV12 BUFHDV12RD BUFHDV16 BUFHDV16RD BUFHDV2 BUFHDV1RD BUFHDV20 BUFHDV24 BUFHDV20RD BUFHDV24RD BUFHDV2RD BUFHDV3 BUFHDV32 BUFHDV32RD BUFHDV4 BUFHDV3RD BUFHDV4RD BUFHDV6RD BUFHDV6 BUFHDV8 BUFHDV8RD BUFHDVL CLKBUFHDV1 CLKBUFHDV0 CLKBUFHDV12 CLKBUFHDV16 CLKBUFHDV2 CLKBUFHDV3 CLKBUFHDV20 CLKBUFHDV24 CLKBUFHDV32 CLKBUFHDV4 CLKBUFHDV6 CLKBUFHDV8 DEL1HDV4
[04/21 19:51:42     14s] Total number of usable buffers: 38
[04/21 19:51:42     14s] List of unusable buffers:
[04/21 19:51:42     14s] Total number of unusable buffers: 0
[04/21 19:51:42     14s] List of usable inverters: CLKINHDV0 CLKINHDV2 CLKINHDV1 CLKINHDV12 CLKINHDV16 CLKINHDV20 CLKINHDV24 CLKINHDV4 CLKINHDV3 CLKINHDV6 CLKINHDV8 INHDV1 INHDV0 INHDV12 INHDV16 INHDV2 INHDV3 INHDV20 INHDV24 INHDV32 INHDVL INHDV4 INHDV6 INHDV8
[04/21 19:51:42     14s] Total number of usable inverters: 24
[04/21 19:51:42     14s] List of unusable inverters:
[04/21 19:51:42     14s] Total number of unusable inverters: 0
[04/21 19:51:42     14s] List of identified usable delay cells: DEL1HDV0 DEL1HDV2 DEL1HDV1 DEL2HDV0 DEL2HDV2 DEL2HDV1 DEL2HDV4 DEL3HDV0 DEL3HDV2 DEL3HDV1 DEL3HDV4 DEL4HDV0 DEL4HDV2 DEL4HDV1 DEL4HDV4
[04/21 19:51:42     14s] Total number of identified usable delay cells: 15
[04/21 19:51:42     14s] List of identified unusable delay cells:
[04/21 19:51:42     14s] Total number of identified unusable delay cells: 0
[04/21 19:51:42     14s] 
[04/21 19:51:42     14s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[04/21 19:51:42     14s] 
[04/21 19:51:42     14s] TimeStamp Deleting Cell Server Begin ...
[04/21 19:51:42     14s] 
[04/21 19:51:42     14s] TimeStamp Deleting Cell Server End ...
[04/21 19:51:42     14s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2439.9M, current mem=2439.9M)
[04/21 19:51:42     14s] 
[04/21 19:51:42     14s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/21 19:51:42     14s] Summary for sequential cells identification: 
[04/21 19:51:42     14s]   Identified SBFF number: 158
[04/21 19:51:42     14s]   Identified MBFF number: 0
[04/21 19:51:42     14s]   Identified SB Latch number: 24
[04/21 19:51:42     14s]   Identified MB Latch number: 0
[04/21 19:51:42     14s]   Not identified SBFF number: 0
[04/21 19:51:42     14s]   Not identified MBFF number: 0
[04/21 19:51:42     14s]   Not identified SB Latch number: 0
[04/21 19:51:42     14s]   Not identified MB Latch number: 0
[04/21 19:51:42     14s]   Number of sequential cells which are not FFs: 26
[04/21 19:51:42     14s]  Visiting view : view_ss_v1p08_125c
[04/21 19:51:42     14s]    : PowerDomain = none : Weighted F : unweighted  = 79.20 (1.000) with rcCorner = 0
[04/21 19:51:42     14s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:51:42     14s]  Visiting view : view_ff_v1p32
[04/21 19:51:42     14s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = 1
[04/21 19:51:42     14s]    : PowerDomain = none : Weighted F : unweighted  = 25.20 (1.000) with rcCorner = -1
[04/21 19:51:42     14s]  Visiting view : view_ss_v1p08_125c
[04/21 19:51:42     14s]    : PowerDomain = none : Weighted F : unweighted  = 79.20 (1.000) with rcCorner = 0
[04/21 19:51:42     14s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:51:42     14s]  Visiting view : view_ff_v1p32
[04/21 19:51:42     14s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = 1
[04/21 19:51:42     14s]    : PowerDomain = none : Weighted F : unweighted  = 25.20 (1.000) with rcCorner = -1
[04/21 19:51:42     14s] TLC MultiMap info (StdDelay):
[04/21 19:51:42     14s]   : delay_corner_ff_v1p32 + scc013ull_hd_rvt_ff_v1p32_-40c_basic + 1 + no RcCorner := 25.2ps
[04/21 19:51:42     14s]   : delay_corner_ff_v1p32 + scc013ull_hd_rvt_ff_v1p32_-40c_basic + 1 + rc_best := 26.5ps
[04/21 19:51:42     14s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + no RcCorner := 71.4ps
[04/21 19:51:42     14s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + rc_worst := 79.2ps
[04/21 19:51:42     14s]  Setting StdDelay to: 79.2ps
[04/21 19:51:42     14s] 
[04/21 19:51:42     14s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/21 19:51:42     14s] 
[04/21 19:51:42     14s] TimeStamp Deleting Cell Server Begin ...
[04/21 19:51:42     14s] 
[04/21 19:51:42     14s] TimeStamp Deleting Cell Server End ...
[04/21 19:51:42     14s] 
[04/21 19:51:42     14s] *** Summary of all messages that are not suppressed in this session:
[04/21 19:51:42     14s] Severity  ID               Count  Summary                                  
[04/21 19:51:42     14s] WARNING   IMPLF-58           802  MACRO '%s' has been found in the databas...
[04/21 19:51:42     14s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[04/21 19:51:42     14s] WARNING   IMPLF-200            3  Pin '%s' in macro '%s' has no ANTENNAGAT...
[04/21 19:51:42     14s] WARNING   IMPEXT-2766         14  The sheet resistance for layer %s is not...
[04/21 19:51:42     14s] WARNING   IMPEXT-2773          2  The via resistance between layers %s and...
[04/21 19:51:42     14s] WARNING   IMPEXT-2776         12  The via resistance between layers %s and...
[04/21 19:51:42     14s] WARNING   TCLCMD-1142          2  Virtual clock '%s' is being created with...
[04/21 19:51:42     14s] WARNING   TCLCMD-1461          4  Skipped unsupported command: %s          
[04/21 19:51:42     14s] WARNING   TECHLIB-302         16  No function defined for cell '%s'. The c...
[04/21 19:51:42     14s] *** Message Summary: 856 warning(s), 0 error(s)
[04/21 19:51:42     14s] 
[04/21 19:51:42     14s] <CMD> floorPlan -site HD_CoreSite -r 0.99 0.7 8.2 8.2 8.2 8.2
[04/21 19:51:42     14s] Adjusting core size to PlacementGrid : width :407.95 height : 400.16
[04/21 19:51:42     14s] Adjust METAL7 preferred direction offset from 0.44 to 0.41.
[04/21 19:51:42     14s] Start create_tracks
[04/21 19:51:42     14s] Generated pitch 1.025 in METAL7 is different from 0.84 defined in technology file in preferred direction.
[04/21 19:51:42     14s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[04/21 19:51:42     14s] <CMD> set sprCreateIeRingOffset 1.0
[04/21 19:51:42     14s] <CMD> set sprCreateIeRingThreshold 1.0
[04/21 19:51:42     14s] <CMD> set sprCreateIeRingJogDistance 1.0
[04/21 19:51:42     14s] <CMD> set sprCreateIeRingLayers {}
[04/21 19:51:42     14s] <CMD> set sprCreateIeRingOffset 1.0
[04/21 19:51:42     14s] <CMD> set sprCreateIeRingThreshold 1.0
[04/21 19:51:42     14s] <CMD> set sprCreateIeRingJogDistance 1.0
[04/21 19:51:42     14s] <CMD> set sprCreateIeRingLayers {}
[04/21 19:51:42     14s] <CMD> set sprCreateIeStripeWidth 10.0
[04/21 19:51:42     14s] <CMD> set sprCreateIeStripeThreshold 1.0
[04/21 19:51:42     14s] <CMD> set sprCreateIeStripeWidth 10.0
[04/21 19:51:42     14s] <CMD> set sprCreateIeStripeThreshold 1.0
[04/21 19:51:42     14s] <CMD> set sprCreateIeRingOffset 1.0
[04/21 19:51:42     14s] <CMD> set sprCreateIeRingThreshold 1.0
[04/21 19:51:42     14s] <CMD> set sprCreateIeRingJogDistance 1.0
[04/21 19:51:42     14s] <CMD> set sprCreateIeRingLayers {}
[04/21 19:51:42     14s] <CMD> set sprCreateIeStripeWidth 10.0
[04/21 19:51:42     14s] <CMD> set sprCreateIeStripeThreshold 1.0
[04/21 19:51:42     14s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METAL7 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[04/21 19:51:42     14s] addStripe will allow jog to connect padcore ring and block ring.
[04/21 19:51:42     14s] 
[04/21 19:51:42     14s] Stripes will stop at the boundary of the specified area.
[04/21 19:51:42     14s] When breaking rings, the power planner will consider the existence of blocks.
[04/21 19:51:42     14s] Stripes will not extend to closest target.
[04/21 19:51:42     14s] The power planner will set stripe antenna targets to none (no trimming allowed).
[04/21 19:51:42     14s] Stripes will not be created over regions without power planning wires.
[04/21 19:51:42     14s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[04/21 19:51:42     14s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[04/21 19:51:42     14s] Offset for stripe breaking is set to 0.
[04/21 19:51:42     14s] <CMD> addStripe -nets {VDD VSS} -layer METAL6 -direction vertical -width 1.8 -spacing 1.8 -set_to_set_distance 100 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL7 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL7 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None
[04/21 19:51:42     14s] #% Begin addStripe (date=04/21 19:51:42, mem=2444.5M)
[04/21 19:51:42     14s] 
[04/21 19:51:42     14s] viaInitial starts at Mon Apr 21 19:51:42 2025
viaInitial ends at Mon Apr 21 19:51:42 2025

[04/21 19:51:42     14s] Initialize fgc environment(mem: 2359.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2359.7M)
[04/21 19:51:42     14s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2359.7M)
[04/21 19:51:42     14s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2359.7M)
[04/21 19:51:42     14s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2359.7M)
[04/21 19:51:42     14s] Starting stripe generation ...
[04/21 19:51:42     14s] Non-Default Mode Option Settings :
[04/21 19:51:42     14s]   NONE
[04/21 19:51:42     14s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[04/21 19:51:42     14s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[04/21 19:51:42     14s] Stripe generation is complete.
[04/21 19:51:42     14s] vias are now being generated.
[04/21 19:51:42     14s] addStripe created 10 wires.
[04/21 19:51:42     14s] ViaGen created 0 via, deleted 0 via to avoid violation.
[04/21 19:51:42     14s] +--------+----------------+----------------+
[04/21 19:51:42     14s] |  Layer |     Created    |     Deleted    |
[04/21 19:51:42     14s] +--------+----------------+----------------+
[04/21 19:51:42     14s] | METAL6 |       10       |       NA       |
[04/21 19:51:42     14s] +--------+----------------+----------------+
[04/21 19:51:42     14s] #% End addStripe (date=04/21 19:51:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=2448.0M, current mem=2448.0M)
[04/21 19:51:42     14s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
[04/21 19:51:42     14s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
[04/21 19:51:42     14s] <CMD> setSrouteMode -viaConnectToShape { followpin }
[04/21 19:51:42     14s] <CMD> sroute -connect { corePin } -layerChangeRange { METAL1(1) METAL7(7) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { METAL1(1) METAL7(7) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { METAL1(1) METAL7(7) }
[04/21 19:51:42     14s] #% Begin sroute (date=04/21 19:51:42, mem=2448.9M)
[04/21 19:51:42     14s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[04/21 19:51:42     14s] *** Begin SPECIAL ROUTE on Mon Apr 21 19:51:42 2025 ***
[04/21 19:51:42     14s] SPECIAL ROUTE ran on directory: /nfs/mcu8b/jirath/PnR2
[04/21 19:51:42     14s] SPECIAL ROUTE ran on machine: esidcad1 (Linux 4.18.0-553.16.1.el8_10.x86_64 x86_64 400Mhz)
[04/21 19:51:42     14s] 
[04/21 19:51:42     14s] Begin option processing ...
[04/21 19:51:42     14s] srouteConnectPowerBump set to false
[04/21 19:51:42     14s] routeSelectNet set to "VDD VSS"
[04/21 19:51:42     14s] routeSpecial set to true
[04/21 19:51:42     14s] srouteBottomLayerLimit set to 1
[04/21 19:51:42     14s] srouteBottomTargetLayerLimit set to 1
[04/21 19:51:42     14s] srouteConnectBlockPin set to false
[04/21 19:51:42     14s] srouteConnectConverterPin set to false
[04/21 19:51:42     14s] srouteConnectPadPin set to false
[04/21 19:51:42     14s] srouteConnectStripe set to false
[04/21 19:51:42     14s] srouteCrossoverViaBottomLayer set to 1
[04/21 19:51:42     14s] srouteCrossoverViaTopLayer set to 7
[04/21 19:51:42     14s] srouteFollowCorePinEnd set to 3
[04/21 19:51:42     14s] srouteFollowPadPin set to false
[04/21 19:51:42     14s] srouteJogControl set to "preferWithChanges differentLayer"
[04/21 19:51:42     14s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin noshape blockwire corewire iowire"
[04/21 19:51:42     14s] sroutePadPinAllPorts set to true
[04/21 19:51:42     14s] sroutePreserveExistingRoutes set to true
[04/21 19:51:42     14s] srouteRoutePowerBarPortOnBothDir set to true
[04/21 19:51:42     14s] srouteStopBlockPin set to "nearestTarget"
[04/21 19:51:42     14s] srouteTopLayerLimit set to 7
[04/21 19:51:42     14s] srouteTopTargetLayerLimit set to 7
[04/21 19:51:42     14s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 14.00 megs.
[04/21 19:51:42     14s] 
[04/21 19:51:42     14s] Reading DB technology information...
[04/21 19:51:42     14s] Finished reading DB technology information.
[04/21 19:51:42     14s] Reading floorplan and netlist information...
[04/21 19:51:42     14s] Finished reading floorplan and netlist information.
[04/21 19:51:42     14s] Read in 15 layers, 7 routing layers, 1 overlap layer
[04/21 19:51:42     14s] Read in 802 macros, 153 used
[04/21 19:51:42     14s] Read in 153 components
[04/21 19:51:42     14s]   153 core components: 153 unplaced, 0 placed, 0 fixed
[04/21 19:51:42     14s] Read in 201 logical pins
[04/21 19:51:42     14s] Read in 201 nets
[04/21 19:51:42     14s] Read in 2 special nets, 2 routed
[04/21 19:51:42     14s] Read in 306 terminals
[04/21 19:51:42     14s] 2 nets selected.
[04/21 19:51:42     14s] 
[04/21 19:51:42     14s] Begin power routing ...
[04/21 19:51:42     14s] CPU time for VDD FollowPin 0 seconds
[04/21 19:51:42     14s] CPU time for VSS FollowPin 0 seconds
[04/21 19:51:42     14s]   Number of Core ports routed: 0  open: 246
[04/21 19:51:42     14s]   Number of Followpin connections: 123
[04/21 19:51:42     14s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 18.00 megs.
[04/21 19:51:42     14s] 
[04/21 19:51:42     14s] 
[04/21 19:51:42     14s] 
[04/21 19:51:42     14s]  Begin updating DB with routing results ...
[04/21 19:51:42     14s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[04/21 19:51:42     14s] Pin and blockage extraction finished
[04/21 19:51:42     14s] 
[04/21 19:51:42     14s] sroute created 123 wires.
[04/21 19:51:42     14s] ViaGen created 0 via, deleted 0 via to avoid violation.
[04/21 19:51:42     14s] +--------+----------------+----------------+
[04/21 19:51:42     14s] |  Layer |     Created    |     Deleted    |
[04/21 19:51:42     14s] +--------+----------------+----------------+
[04/21 19:51:42     14s] | METAL1 |       123      |       NA       |
[04/21 19:51:42     14s] +--------+----------------+----------------+
[04/21 19:51:42     14s] #% End sroute (date=04/21 19:51:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=2474.1M, current mem=2460.0M)
[04/21 19:51:42     14s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[04/21 19:51:42     14s] <CMD> setDesignMode -topRoutingLayer METAL5 -bottomRoutingLayer METAL1
[04/21 19:51:42     14s] <CMD> setPlaceMode -place_global_place_io_pins true
[04/21 19:51:42     14s] <CMD> getPlaceMode >> reports/ATmega328pb.pre_cts_place_mode.rpt
[04/21 19:51:42     14s] ** NOTE: Created directory path 'reports' for file 'reports/ATmega328pb.pre_cts_place_mode.rpt'.
[04/21 19:51:42     14s] -place_design_floorplan_mode false         # bool, default=false
[04/21 19:51:42     14s] -place_design_integrity_ir_fix_effort low
[04/21 19:51:42     14s]                                            # enums={low medium high}, default=low
[04/21 19:51:42     14s] -place_design_refine_macro false           # bool, default=false
[04/21 19:51:42     14s] -place_design_refine_place true            # bool, default=true
[04/21 19:51:42     14s] -place_detail_activity_power_driven false
[04/21 19:51:42     14s]                                            # bool, default=false
[04/21 19:51:42     14s] -place_detail_allow_border_pin_abut false
[04/21 19:51:42     14s]                                            # bool, default=false
[04/21 19:51:42     14s] -place_detail_allow_single_height_row_symmetry_x {}
[04/21 19:51:42     14s]                                            # string, default=""
[04/21 19:51:42     14s] -place_detail_check_cut_spacing false      # bool, default=false
[04/21 19:51:42     14s] -place_detail_check_inst_space_group false
[04/21 19:51:42     14s]                                            # bool, default=false
[04/21 19:51:42     14s] -place_detail_check_route false            # bool, default=false
[04/21 19:51:42     14s] -place_detail_color_aware_legal false      # bool, default=false
[04/21 19:51:42     14s] -place_detail_context_aware_legal all      # enums={none all optional required user ignore_soft}_list, default=all
[04/21 19:51:42     14s] -place_detail_eco_max_distance 0           # float, default=0, min=0, max=9999
[04/21 19:51:42     14s] -place_detail_eco_priority_insts placed    # enums={placed fixed eco}, default=placed
[04/21 19:51:42     14s] -place_detail_fixed_shifter false          # bool, default=false
[04/21 19:51:42     14s] -place_detail_honor_inst_pad false         # bool, default=false
[04/21 19:51:42     14s] -place_detail_io_pin_blockage false        # bool, default=false
[04/21 19:51:42     14s] -place_detail_iraware_max_drive_strength 0
[04/21 19:51:42     14s]                                            # float, default=0, min=0, max=2147483647
[04/21 19:51:42     14s] -place_detail_irdrop_aware_effort none     # enums={none low medium high}, default=none
[04/21 19:51:42     14s] -place_detail_irdrop_aware_timing_effort high
[04/21 19:51:42     14s]                                            # enums={none standard high}, default=high
[04/21 19:51:42     14s] -place_detail_irdrop_region_number 100     # uint, default=100
[04/21 19:51:42     14s] -place_detail_legalization_inst_gap 0      # int, default=0
[04/21 19:51:42     14s] -place_detail_max_shifter_column_depth 9999
[04/21 19:51:42     14s]                                            # float, default=9999
[04/21 19:51:42     14s] -place_detail_max_shifter_depth 9999       # float, default=9999
[04/21 19:51:42     14s] -place_detail_max_shifter_row_depth 9999
[04/21 19:51:42     14s]                                            # float, default=9999
[04/21 19:51:42     14s] -place_detail_no_filler_without_implant false
[04/21 19:51:42     14s]                                            # bool, default=false
[04/21 19:51:42     14s] -place_detail_pad_fixed_insts false        # bool, default=false
[04/21 19:51:42     14s] -place_detail_pad_physical_cells false     # bool, default=false
[04/21 19:51:42     14s] -place_detail_preroute_as_obs {}           # string, default=""
[04/21 19:51:42     14s] -place_detail_preserve_routing true        # bool, default=true
[04/21 19:51:42     14s] -place_detail_remove_affected_routing false
[04/21 19:51:42     14s]                                            # bool, default=false
[04/21 19:51:42     14s] -place_detail_swap_eeq_cells false         # bool, default=false
[04/21 19:51:42     14s] -place_detail_use_check_drc false          # bool, default=false
[04/21 19:51:42     14s] -place_detail_use_diffusion_transition_fill false
[04/21 19:51:42     14s]                                            # bool, default=false
[04/21 19:51:42     14s] -place_detail_use_GA_filler_groups false
[04/21 19:51:42     14s]                                            # bool, default=false
[04/21 19:51:42     14s] -place_detail_use_no_diffusion_one_site_filler false
[04/21 19:51:42     14s]                                            # bool, default=false
[04/21 19:51:42     14s] -place_detail_wire_length_opt_effort medium
[04/21 19:51:42     14s]                                            # enums={none medium high}, default=medium
[04/21 19:51:42     14s] -place_global_activity_power_driven false
[04/21 19:51:42     14s]                                            # enums={false true}, default=false
[04/21 19:51:42     14s] -place_global_activity_power_driven_effort standard
[04/21 19:51:42     14s]                                            # enums={standard high}, default=standard
[04/21 19:51:42     14s] -place_global_align_macro true             # bool, default=true
[04/21 19:51:42     14s] -place_global_allow_3d_stack false         # bool, default=false
[04/21 19:51:42     14s] -place_global_auto_blockage_in_channel partial
[04/21 19:51:42     14s]                                            # enums={none soft partial}, default=partial
[04/21 19:51:42     14s] -place_global_clock_gate_aware true        # bool, default=true
[04/21 19:51:42     14s] -place_global_clock_power_driven true      # bool, default=true
[04/21 19:51:42     14s] -place_global_clock_power_driven_effort low
[04/21 19:51:42     14s]                                            # enums={low standard high}, default=low
[04/21 19:51:42     14s] -place_global_cong_effort auto             # enums={low medium high extreme auto}, default=auto
[04/21 19:51:42     14s] -place_global_cpg_effort low               # enums={low medium high}, default=low
[04/21 19:51:42     14s] -place_global_cpg_file {}                  # string, default=""
[04/21 19:51:42     14s] -place_global_enable_advanced_pipeline false
[04/21 19:51:42     14s]                                            # bool, default=false
[04/21 19:51:42     14s] -place_global_enable_distributed_place false
[04/21 19:51:42     14s]                                            # bool, default=false
[04/21 19:51:42     14s] -place_global_ignore_scan true             # enums={true 1 false 0 auto}, default=true
[04/21 19:51:42     14s] -place_global_ignore_spare false           # bool, default=false
[04/21 19:51:42     14s] -place_global_max_density -1               # float, default=-1
[04/21 19:51:42     14s] -place_global_module_aware_spare false     # bool, default=false
[04/21 19:51:42     14s] -place_global_module_padding {}            # string, default=""
[04/21 19:51:42     14s] -place_global_place_io_pins true           # bool, default=false, user setting
[04/21 19:51:42     14s] -place_global_reorder_scan true            # bool, default=true
[04/21 19:51:42     14s] -place_global_soft_guide_strength low      # enums={low medium high}, default=low
[04/21 19:51:42     14s] -place_global_timing_effort medium         # enums={medium high}, default=medium
[04/21 19:51:42     14s] -place_global_uniform_density false        # enums={false true}, default=false
[04/21 19:51:42     14s] -place_hard_fence true                     # bool, default=true
[04/21 19:51:42     14s] -place_hierarchical_flow false             # bool, default=false
[04/21 19:51:42     14s] -place_opt_post_place_tcl {}               # string, default=""
[04/21 19:51:42     14s] -place_opt_run_global_place full           # enums={none seed full}, default=full
[04/21 19:51:42     14s] -place_spare_update_timing_graph true      # bool, default=true
[04/21 19:51:42     14s] 
[04/21 19:51:42     14s] <CMD> getOptMode >> reports/ATmega328pb.pre_cts_opt_mode.rpt
[04/21 19:51:42     14s] -opt_activity_refresh_args {}              # string, default=""
[04/21 19:51:42     14s] -opt_add_always_on_feed_through_buffers false
[04/21 19:51:42     14s]                                            # bool, default=false
[04/21 19:51:42     14s] -opt_add_insts true                        # bool, default=true
[04/21 19:51:42     14s] -opt_new_inst_prefix {}                    # string, default=""
[04/21 19:51:42     14s] -opt_new_net_prefix {}                     # string, default=""
[04/21 19:51:42     14s] -opt_add_ports true                        # bool, default=true
[04/21 19:51:42     14s] -opt_all_end_points false                  # bool, default=false
[04/21 19:51:42     14s] -opt_allow_multi_bit_on_flop_with_sdc true
[04/21 19:51:42     14s]                                            # enums={true false mergeOnly splitOnly}, default=true
[04/21 19:51:42     14s] -opt_allow_only_cell_swapping false        # bool, default=false
[04/21 19:51:42     14s] -opt_multi_bit_flop_merge_bank_label_inference false
[04/21 19:51:42     14s]                                            # bool, default=false
[04/21 19:51:42     14s] -opt_consider_routing_congestion auto      # enums={auto false true}, default=auto
[04/21 19:51:42     14s] -opt_delete_insts true                     # bool, default=true
[04/21 19:51:42     14s] -opt_add_repeater_report_failure_reason false
[04/21 19:51:42     14s]                                            # bool, default=false
[04/21 19:51:42     14s] -opt_detail_drv_failure_reason false       # bool, default=false
[04/21 19:51:42     14s] -opt_detail_drv_failure_reason_max_num_nets 50
[04/21 19:51:42     14s]                                            # int, default=50, min=1, max=9999
[04/21 19:51:42     14s] -opt_down_size_insts true                  # bool, default=true
[04/21 19:51:42     14s] -opt_drv_margin 0                          # float, default=0
[04/21 19:51:42     14s] -opt_enable_data_to_data_checks false      # enums={true false}, default=false
[04/21 19:51:42     14s] -opt_enable_podv2_clock_opt_flow true      # bool, default=true
[04/21 19:51:42     14s] -opt_drv_with_miller_cap false             # bool, default=false
[04/21 19:51:42     14s] -opt_post_route_fix_clock_drv true         # bool, default=true
[04/21 19:51:42     14s] -opt_drv true                              # bool, default=true
[04/21 19:51:42     14s] -opt_fix_fanout_load false                 # bool, default=false
[04/21 19:51:42     14s] -opt_post_route_fix_glitch true            # bool, default=true
[04/21 19:51:42     14s] -opt_hold_allow_overlap auto               # enums={auto false true}, default=auto
[04/21 19:51:42     14s] -opt_hold_allow_resize true                # enums={false true}, default=true
[04/21 19:51:42     14s] -opt_hold_allow_setup_tns_degradation true
[04/21 19:51:42     14s]                                            # bool, default=true
[04/21 19:51:42     14s] -opt_hold_on_excluded_clock_nets false     # bool, default=false
[04/21 19:51:42     14s] -opt_post_route_fix_si_transitions false
[04/21 19:51:42     14s]                                            # bool, default=false
[04/21 19:51:42     14s] -opt_high_effort_cells {}                  # string, default=""
[04/21 19:51:42     14s] -opt_hold_cells {}                         # string, default=""
[04/21 19:51:42     14s] -opt_hold_slack_threshold -1000            # float, default=-1000
[04/21 19:51:42     14s] -opt_hold_target_slack 0                   # float, default=0
[04/21 19:51:42     14s] -opt_honor_density_screen false            # bool, default=false
[04/21 19:51:42     14s] -opt_honor_fences false                    # bool, default=false
[04/21 19:51:42     14s] -opt_hold_ignore_path_groups {}            # string, default=""
[04/21 19:51:42     14s] -opt_leakage_to_dynamic_ratio 1            # float, default=1
[04/21 19:51:42     14s] -opt_max_density 0.95                      # float, default=0.95
[04/21 19:51:42     14s] -opt_max_length -1                         # float, default=-1, min=-1, max=2147483647
[04/21 19:51:42     14s] -opt_multi_bit_flop_merge_timing_effort medium
[04/21 19:51:42     14s]                                            # enums={low medium high}, default=medium
[04/21 19:51:42     14s] -opt_multi_bit_flop_split_timing_effort low
[04/21 19:51:42     14s]                                            # enums={low medium high}, default=low
[04/21 19:51:42     14s] -opt_move_insts true                       # bool, default=true
[04/21 19:51:42     14s] -opt_multi_bit_combinational_merge_timing_effort medium
[04/21 19:51:42     14s]                                            # enums={low medium high}, default=medium
[04/21 19:51:42     14s] -opt_multi_bit_combinational_mode auto     # enums={auto power area}, default=auto
[04/21 19:51:42     14s] -opt_multi_bit_combinational_opt splitOnly
[04/21 19:51:42     14s]                                            # enums={false true mergeOnly splitOnly}, default=splitOnly
[04/21 19:51:42     14s] -opt_multi_bit_combinational_split_timing_effort low
[04/21 19:51:42     14s]                                            # enums={low medium high}, default=low
[04/21 19:51:42     14s] -opt_multi_bit_flop_name_prefix CDN_MBIT_
[04/21 19:51:42     14s]                                            # string, default=CDN_MBIT_
[04/21 19:51:42     14s] -opt_multi_bit_flop_name_separator _MB_    # string, default=_MB_
[04/21 19:51:42     14s] -opt_multi_bit_flop_name_suffix {}         # string, default=""
[04/21 19:51:42     14s] -opt_multi_bit_flop_opt splitOnly          # enums={false true mergeOnly splitOnly}, default=splitOnly
[04/21 19:51:42     14s] -opt_multi_bit_flop_reorder_bits false     # enums={false true timing power}, default=false
[04/21 19:51:42     14s] -opt_multi_bit_unused_bit_count 1          # int, default=1, min=1, max=32
[04/21 19:51:42     14s] -opt_multi_bit_unused_bits prePlace        # enums={false true prePlace preCTS}, default=prePlace
[04/21 19:51:42     14s] -opt_pre_route_ndr_aware {}                # string, default=""
[04/21 19:51:42     14s] -opt_one_pass_lec false                    # bool, default=false
[04/21 19:51:42     14s] -opt_duplicate_cte_constrained_hport false
[04/21 19:51:42     14s]                                            # bool, default=false
[04/21 19:51:42     14s] -opt_report_multi_bit_unmerged_reasons false
[04/21 19:51:42     14s]                                            # bool, default=false
[04/21 19:51:42     14s] -opt_constant_inputs false                 # bool, default=false
[04/21 19:51:42     14s] -opt_constant_nets true                    # bool, default=true
[04/21 19:51:42     14s] -opt_resize_flip_flops true                # bool, default=true
[04/21 19:51:42     14s] -opt_tied_inputs false                     # bool, default=false
[04/21 19:51:42     14s] -opt_podv2_flow_effort auto                # enums={auto standard extreme}, default=auto
[04/21 19:51:42     14s] -opt_post_route_allow_overlap true         # bool, default=true
[04/21 19:51:42     14s] -opt_post_route_area_reclaim none          # enums={none setupAware holdAndSetupAware}, default=none
[04/21 19:51:42     14s] -opt_post_route_check_antenna_rules true
[04/21 19:51:42     14s]                                            # bool, default=true
[04/21 19:51:42     14s] -opt_post_route_drv_recovery auto          # ternary, default=auto
[04/21 19:51:42     14s] -opt_post_route_hold_recovery false        # ternary, default=false
[04/21 19:51:42     14s] -opt_post_route_setup_recovery auto        # ternary, default=auto
[04/21 19:51:42     14s] -opt_power_effort none                     # enums={none low high}, default=none
[04/21 19:51:42     14s] -opt_preserve_all_sequential false         # bool, default=false
[04/21 19:51:42     14s] -opt_preserve_hpin_function false          # bool, default=false
[04/21 19:51:42     14s] -opt_area_recovery default                 # enums={true false default}, default=default
[04/21 19:51:42     14s] -opt_multi_bit_flop_split_report_failure_reason true
[04/21 19:51:42     14s]                                            # bool, default=true
[04/21 19:51:42     14s] -opt_resize_power_switch_insts false       # bool, default=false
[04/21 19:51:42     14s] -opt_resize_level_shifter_and_iso_insts false
[04/21 19:51:42     14s]                                            # bool, default=false
[04/21 19:51:42     14s] -opt_enable_restructure true               # bool, default=true
[04/21 19:51:42     14s] -opt_sequential_genus_restructure_report_failure_reason false
[04/21 19:51:42     14s]                                            # bool, default=false
[04/21 19:51:42     14s] -opt_setup_target_slack 0                  # float, default=0
[04/21 19:51:42     14s] -opt_area_recovery_setup_target_slack 0    # float, default=0
[04/21 19:51:42     14s] -opt_flop_pins_report false                # enums={false true}, default=false
[04/21 19:51:42     14s] -opt_flops_report false                    # enums={false true}, default=false
[04/21 19:51:42     14s] -opt_remove_redundant_insts true           # bool, default=true
[04/21 19:51:42     14s] -opt_pin_swapping true                     # bool, default=true
[04/21 19:51:42     14s] -opt_target_based_opt_file {}              # string, default=""
[04/21 19:51:42     14s] -opt_target_based_opt_file_only true       # enums={false true}, default=true
[04/21 19:51:42     14s] -opt_target_based_opt_hold_file {}         # string, default=""
[04/21 19:51:42     14s] -opt_time_design_compress_reports true     # bool, default=true
[04/21 19:51:42     14s] -opt_time_design_expanded_view false       # bool, default=false
[04/21 19:51:42     14s] -opt_time_design_num_paths 50              # uint, default=50
[04/21 19:51:42     14s] -opt_time_design_report_net true           # bool, default=true
[04/21 19:51:42     14s] -opt_time_design_vertical_timing_summary false
[04/21 19:51:42     14s]                                            # bool, default=false
[04/21 19:51:42     14s] -opt_unfix_clock_insts true                # bool, default=true
[04/21 19:51:42     14s] -opt_concatenate_default_and_user_prefixes true
[04/21 19:51:42     14s]                                            # bool, default=true
[04/21 19:51:42     14s] -opt_skew true                             # bool, default=true
[04/21 19:51:42     14s] -opt_skew_ccopt standard                   # enums={none standard extreme}, default=standard
[04/21 19:51:42     14s] -opt_skew_post_route true                  # bool, default=true
[04/21 19:51:42     14s] -opt_skew_pre_cts true                     # bool, default=true
[04/21 19:51:42     14s] -opt_verbose false                         # bool, default=false
[04/21 19:51:42     14s] -opt_post_route_art_flow false             # bool, default=false
[04/21 19:51:42     14s] 
[04/21 19:51:42     14s] <CMD> place_opt_design
[04/21 19:51:42     14s] #% Begin place_opt_design (date=04/21 19:51:42, mem=2462.7M)
[04/21 19:51:42     14s] **INFO: User settings:
[04/21 19:51:42     14s] setDesignMode -bottomRoutingLayer         METAL1
[04/21 19:51:42     14s] setDesignMode -topRoutingLayer            METAL5
[04/21 19:51:42     14s] setDelayCalMode -engine                   aae
[04/21 19:51:42     14s] setPlaceMode -place_global_place_io_pins  true
[04/21 19:51:42     14s] setAnalysisMode -analysisType             onChipVariation
[04/21 19:51:42     14s] setAnalysisMode -cppr                     both
[04/21 19:51:42     14s] 
[04/21 19:51:42     14s] *** place_opt_design #1 [begin] () : totSession cpu/real = 0:00:14.4/0:02:06.4 (0.1), mem = 2363.0M
[04/21 19:51:42     14s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[04/21 19:51:42     14s] *** Starting GigaPlace ***
[04/21 19:51:42     14s] Starting place_opt_design V2 flow
[04/21 19:51:42     14s] #optDebug: fT-E <X 2 3 1 0>
[04/21 19:51:42     14s] OPERPROF: Starting DPlace-Init at level 1, MEM:2363.0M, EPOCH TIME: 1745239902.758306
[04/21 19:51:42     14s] Processing tracks to init pin-track alignment.
[04/21 19:51:42     14s] z: 2, totalTracks: 1
[04/21 19:51:42     14s] z: 4, totalTracks: 1
[04/21 19:51:42     14s] z: 6, totalTracks: 1
[04/21 19:51:42     14s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:51:42     14s] Cell ATmega328pb LLGs are deleted
[04/21 19:51:42     14s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:51:42     14s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:51:42     14s] # Building ATmega328pb llgBox search-tree.
[04/21 19:51:42     14s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2372.0M, EPOCH TIME: 1745239902.781454
[04/21 19:51:42     14s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:51:42     14s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:51:42     14s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:2372.0M, EPOCH TIME: 1745239902.781691
[04/21 19:51:42     14s] Max number of tech site patterns supported in site array is 256.
[04/21 19:51:42     14s] Core basic site is HD_CoreSite
[04/21 19:51:42     14s] DP-Init: Signature of floorplan is ba87487d80644b00. Signature of routing blockage is 35811979380fd60b.
[04/21 19:51:42     14s] After signature check, allow fast init is false, keep pre-filter is false.
[04/21 19:51:42     14s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[04/21 19:51:42     14s] Use non-trimmed site array because memory saving is not enough.
[04/21 19:51:42     14s] SiteArray: non-trimmed site array dimensions = 122 x 995
[04/21 19:51:42     14s] SiteArray: use 626,688 bytes
[04/21 19:51:42     14s] SiteArray: current memory after site array memory allocation 2373.6M
[04/21 19:51:42     14s] SiteArray: FP blocked sites are writable
[04/21 19:51:42     14s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x47079260): Create thread pool 0x7f65a354e2c0.
[04/21 19:51:42     14s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x47079260): 0 out of 1 thread pools are available.
[04/21 19:51:42     14s] Estimated cell power/ground rail width = 0.307 um
[04/21 19:51:42     14s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/21 19:51:42     14s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:2501.6M, EPOCH TIME: 1745239902.790638
[04/21 19:51:42     14s] Process 133 wires and vias for routing blockage analysis
[04/21 19:51:42     14s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:2501.6M, EPOCH TIME: 1745239902.790722
[04/21 19:51:42     14s] SiteArray: number of non floorplan blocked sites for llg default is 121390
[04/21 19:51:42     14s] Atter site array init, number of instance map data is 0.
[04/21 19:51:42     14s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.010, REAL:0.009, MEM:2501.6M, EPOCH TIME: 1745239902.791039
[04/21 19:51:42     14s] 
[04/21 19:51:42     14s] Scanning PG Shapes for Pre-Colorizing...Done.
[04/21 19:51:42     14s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:51:42     14s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:51:42     14s] OPERPROF:     Starting CMU at level 3, MEM:2501.6M, EPOCH TIME: 1745239902.791516
[04/21 19:51:42     14s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2501.6M, EPOCH TIME: 1745239902.791917
[04/21 19:51:42     14s] 
[04/21 19:51:42     14s] Bad Lib Cell Checking (CMU) is done! (0)
[04/21 19:51:42     14s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.011, MEM:2501.6M, EPOCH TIME: 1745239902.792325
[04/21 19:51:42     14s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2501.6M, EPOCH TIME: 1745239902.792345
[04/21 19:51:42     14s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2501.6M, EPOCH TIME: 1745239902.792397
[04/21 19:51:42     14s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2501.6MB).
[04/21 19:51:42     14s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.035, REAL:0.035, MEM:2501.6M, EPOCH TIME: 1745239902.793674
[04/21 19:51:42     14s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:2501.6M, EPOCH TIME: 1745239902.793690
[04/21 19:51:42     14s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:51:42     14s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:51:42     14s] Cell ATmega328pb LLGs are deleted
[04/21 19:51:42     14s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:51:42     14s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:51:42     14s] # Resetting pin-track-align track data.
[04/21 19:51:42     14s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.004, REAL:0.004, MEM:2501.6M, EPOCH TIME: 1745239902.797766
[04/21 19:51:42     14s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:14.4/0:02:06.4 (0.1), mem = 2501.6M
[04/21 19:51:42     14s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/21 19:51:42     14s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 1826, percentage of missing scan cell = 0.00% (0 / 1826)
[04/21 19:51:42     14s] no activity file in design. spp won't run.
[04/21 19:51:42     14s] {MMLU 0 0 9816}
[04/21 19:51:42     14s] [oiLAM] Zs 5, 8
[04/21 19:51:42     14s] ### Creating LA Mngr. totSessionCpu=0:00:14.5 mem=2501.6M
[04/21 19:51:42     14s] ### Creating LA Mngr, finished. totSessionCpu=0:00:14.5 mem=2501.6M
[04/21 19:51:42     14s] *** Start deleteBufferTree ***
[04/21 19:51:43     14s] Info: Detect buffers to remove automatically.
[04/21 19:51:43     14s] Analyzing netlist ...
[04/21 19:51:43     14s] Updating netlist
[04/21 19:51:43     14s] 
[04/21 19:51:43     14s] *summary: 0 instances (buffers/inverters) removed
[04/21 19:51:43     14s] *** Finish deleteBufferTree (0:00:00.3) ***
[04/21 19:51:43     14s] Effort level <high> specified for tdgp_reg2reg_default path_group
[04/21 19:51:43     14s] Info: 1 threads available for lower-level modules during optimization.
[04/21 19:51:43     14s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:2537.0M, EPOCH TIME: 1745239903.172413
[04/21 19:51:43     14s] Deleted 0 physical inst  (cell - / prefix -).
[04/21 19:51:43     14s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.000, MEM:2537.0M, EPOCH TIME: 1745239903.172520
[04/21 19:51:43     14s] INFO: #ExclusiveGroups=0
[04/21 19:51:43     14s] INFO: There are no Exclusive Groups.
[04/21 19:51:43     14s] No user-set net weight.
[04/21 19:51:43     14s] Net fanout histogram:
[04/21 19:51:43     14s] 2		: 4868 (49.8%) nets
[04/21 19:51:43     14s] 3		: 1731 (17.7%) nets
[04/21 19:51:43     14s] 4     -	14	: 3039 (31.1%) nets
[04/21 19:51:43     14s] 15    -	39	: 121 (1.2%) nets
[04/21 19:51:43     14s] 40    -	79	: 19 (0.2%) nets
[04/21 19:51:43     14s] 80    -	159	: 1 (0.0%) nets
[04/21 19:51:43     14s] 160   -	319	: 0 (0.0%) nets
[04/21 19:51:43     14s] 320   -	639	: 1 (0.0%) nets
[04/21 19:51:43     14s] 640   -	1279	: 1 (0.0%) nets
[04/21 19:51:43     14s] 1280  -	2559	: 1 (0.0%) nets
[04/21 19:51:43     14s] 2560  -	5119	: 0 (0.0%) nets
[04/21 19:51:43     14s] 5120+		: 0 (0.0%) nets
[04/21 19:51:43     14s] no activity file in design. spp won't run.
[04/21 19:51:43     14s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpEffort=medium 
[04/21 19:51:43     14s] Scan chains were not defined.
[04/21 19:51:43     14s] **WARN: (IMPDB-2078):	Output pin Q of instance Port_B_inst_IO_Port_B_inst_synchronizer_pinx_inst_d_sync_int_reg[7] is connected to tied low net Port_B_inst_IO_Port_B_inst_pinx_reg[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/21 19:51:43     14s] **WARN: (IMPDB-2078):	Output pin Q of instance Port_C_inst_IO_Port_C_inst_synchronizer_pinx_inst_d_sync_int_reg[6] is connected to tied low net Port_C_inst_IO_Port_C_inst_pinx_reg[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/21 19:51:43     14s] **WARN: (IMPDB-2078):	Output pin Q of instance Port_D_inst_IO_Port_D_inst_synchronizer_pinx_inst_d_sync_int_reg[7] is connected to tied low net Port_D_inst_IO_Port_D_inst_pinx_reg[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/21 19:51:43     14s] **WARN: (IMPDB-2078):	Output pin Q of instance Port_E_inst_IO_Port_E_inst_synchronizer_pinx_inst_d_sync_int_reg[3] is connected to tied low net Port_E_inst_IO_Port_E_inst_pinx_reg[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/21 19:51:43     14s] **WARN: (IMPDB-2078):	Output pin ZN of instance g159630__9945 is connected to tied low net d_en_bus[24].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/21 19:51:43     14s] **WARN: (IMPDB-2078):	Output pin ZN of instance g159629__9315 is connected to tied low net d_en_bus[23].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/21 19:51:43     14s] **WARN: (IMPDB-2078):	Output pin Q of instance NVM_Normal_inst_SPMCSR_reg_reg[5]267 is connected to tied low net NVM_Normal_inst_SPMCSR_reg[5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/21 19:51:43     14s] **WARN: (IMPDB-2078):	Output pin Q of instance NVM_Normal_inst_SPMCSR_reg_reg[4]266 is connected to tied low net NVM_Normal_inst_SPMCSR_reg[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/21 19:51:43     14s] **WARN: (IMPDB-2078):	Output pin Q of instance NVM_Normal_inst_SPMCSR_reg_reg[3]265 is connected to tied low net NVM_Normal_inst_SPMCSR_reg[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/21 19:51:43     14s] **WARN: (IMPDB-2078):	Output pin Q of instance NVM_Normal_inst_SPMCSR_reg_reg[2]264 is connected to tied low net NVM_Normal_inst_SPMCSR_reg[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/21 19:51:43     14s] **WARN: (IMPDB-2078):	Output pin Q of instance NVM_Normal_inst_SPMCSR_reg_reg[1]263 is connected to tied low net NVM_Normal_inst_SPMCSR_reg[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/21 19:51:43     14s] **WARN: (IMPDB-2078):	Output pin Q of instance NVM_Normal_inst_SPMCSR_reg_reg[0]262 is connected to tied low net NVM_Normal_inst_SPMCSR_reg[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/21 19:51:43     14s] **WARN: (IMPDB-2078):	Output pin Q of instance EEPROMIF_inst_EEPROMIFIRQ_reg is connected to tied low net EEPROM_IRQ.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/21 19:51:43     14s] **WARN: (IMPDB-2078):	Output pin Q of instance NVM_Mode_inst_NVM_iore_reg183 is connected to tied low net NVM_iore.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/21 19:51:43     14s] **WARN: (IMPDB-2078):	Output pin Q of instance NVM_Mode_inst_NVM_iowe_reg185 is connected to tied high net NVM_iowe.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
[04/21 19:51:43     14s] **WARN: (IMPDB-2078):	Output pin Q of instance NVM_Mode_inst_SpiCRn_reg187 is connected to tied low net SpiCRn.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/21 19:51:43     14s] **WARN: (IMPDB-2078):	Output pin Q of instance NVM_Mode_inst_SpiDRn_reg191 is connected to tied high net SpiDRn.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
[04/21 19:51:43     14s] **WARN: (IMPDB-2078):	Output pin Q of instance NVM_Mode_inst_SpiSRn_reg189 is connected to tied low net SpiSRn.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/21 19:51:43     14s] **WARN: (IMPDB-2078):	Output pin Q of instance Timer_Counter2_8_bit_inst_OCRnA_up_reg is connected to tied low net Timer_Counter2_8_bit_inst_OCRnA_up.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[04/21 19:51:43     14s] **WARN: (IMPDB-2078):	Output pin ZN of instance g159645__1617 is connected to tied high net data_bus[6][0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
[04/21 19:51:43     14s] **WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
[04/21 19:51:43     14s] To increase the message display limit, refer to the product command reference manual.
[04/21 19:51:43     14s] Processing tracks to init pin-track alignment.
[04/21 19:51:43     14s] z: 2, totalTracks: 1
[04/21 19:51:43     14s] z: 4, totalTracks: 1
[04/21 19:51:43     14s] z: 6, totalTracks: 1
[04/21 19:51:43     14s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:51:43     14s] Cell ATmega328pb LLGs are deleted
[04/21 19:51:43     14s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:51:43     14s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:51:43     14s] # Building ATmega328pb llgBox search-tree.
[04/21 19:51:43     14s] #std cell=9675 (0 fixed + 9675 movable) #buf cell=2 #inv cell=867 #block=0 (0 floating + 0 preplaced)
[04/21 19:51:43     14s] #ioInst=0 #net=9782 #term=39881 #term/net=4.08, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=174
[04/21 19:51:43     14s] stdCell: 9675 single + 0 double + 0 multi
[04/21 19:51:43     14s] Total standard cell length = 34.8160 (mm), area = 0.1142 (mm^2)
[04/21 19:51:43     14s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2537.0M, EPOCH TIME: 1745239903.181803
[04/21 19:51:43     14s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:51:43     14s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:51:43     14s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2537.0M, EPOCH TIME: 1745239903.181943
[04/21 19:51:43     14s] Max number of tech site patterns supported in site array is 256.
[04/21 19:51:43     14s] Core basic site is HD_CoreSite
[04/21 19:51:43     14s] After signature check, allow fast init is true, keep pre-filter is true.
[04/21 19:51:43     14s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[04/21 19:51:43     14s] SiteArray: non-trimmed site array dimensions = 122 x 995
[04/21 19:51:43     14s] SiteArray: use 626,688 bytes
[04/21 19:51:43     14s] SiteArray: current memory after site array memory allocation 2537.0M
[04/21 19:51:43     14s] SiteArray: FP blocked sites are writable
[04/21 19:51:43     14s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/21 19:51:43     14s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:2537.0M, EPOCH TIME: 1745239903.189153
[04/21 19:51:43     14s] Process 133 wires and vias for routing blockage analysis
[04/21 19:51:43     14s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:2537.0M, EPOCH TIME: 1745239903.189229
[04/21 19:51:43     14s] SiteArray: number of non floorplan blocked sites for llg default is 121390
[04/21 19:51:43     14s] Atter site array init, number of instance map data is 0.
[04/21 19:51:43     14s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.007, REAL:0.008, MEM:2537.0M, EPOCH TIME: 1745239903.189478
[04/21 19:51:43     14s] 
[04/21 19:51:43     14s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:51:43     14s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:51:43     14s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.008, MEM:2537.0M, EPOCH TIME: 1745239903.190135
[04/21 19:51:43     14s] 
[04/21 19:51:43     14s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:51:43     14s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:51:43     14s] Average module density = 0.700.
[04/21 19:51:43     14s] Density for the design = 0.700.
[04/21 19:51:43     14s]        = stdcell_area 84917 sites (114196 um^2) / alloc_area 121390 sites (163245 um^2).
[04/21 19:51:43     14s] Pin Density = 0.3285.
[04/21 19:51:43     14s]             = total # of pins 39881 / total area 121390.
[04/21 19:51:43     14s] OPERPROF: Starting Setup-Regin-Box-For-Spare-Inst-Group at level 1, MEM:2537.0M, EPOCH TIME: 1745239903.191414
[04/21 19:51:43     14s] OPERPROF: Finished Setup-Regin-Box-For-Spare-Inst-Group at level 1, CPU:0.001, REAL:0.001, MEM:2537.0M, EPOCH TIME: 1745239903.192102
[04/21 19:51:43     14s] OPERPROF: Starting pre-place ADS at level 1, MEM:2537.0M, EPOCH TIME: 1745239903.192308
[04/21 19:51:43     14s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2537.0M, EPOCH TIME: 1745239903.193869
[04/21 19:51:43     14s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2537.0M, EPOCH TIME: 1745239903.193889
[04/21 19:51:43     14s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2537.0M, EPOCH TIME: 1745239903.193909
[04/21 19:51:43     14s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2537.0M, EPOCH TIME: 1745239903.193925
[04/21 19:51:43     14s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2537.0M, EPOCH TIME: 1745239903.193940
[04/21 19:51:43     14s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:2537.0M, EPOCH TIME: 1745239903.194037
[04/21 19:51:43     14s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2537.0M, EPOCH TIME: 1745239903.194054
[04/21 19:51:43     14s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:2537.0M, EPOCH TIME: 1745239903.194089
[04/21 19:51:43     14s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:2537.0M, EPOCH TIME: 1745239903.194104
[04/21 19:51:43     14s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:2537.0M, EPOCH TIME: 1745239903.194141
[04/21 19:51:43     14s] ADSU 0.700 -> 0.709. site 121390.000 -> 119854.000. GS 26.240
[04/21 19:51:43     14s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.005, REAL:0.005, MEM:2537.0M, EPOCH TIME: 1745239903.197332
[04/21 19:51:43     14s] OPERPROF: Starting Compute-Min-Padding at level 1, MEM:2477.0M, EPOCH TIME: 1745239903.199482
[04/21 19:51:43     14s] OPERPROF:   Starting Get-Context-Min-Padding at level 2, MEM:2477.0M, EPOCH TIME: 1745239903.199687
[04/21 19:51:43     14s] OPERPROF:   Finished Get-Context-Min-Padding at level 2, CPU:0.000, REAL:0.000, MEM:2477.0M, EPOCH TIME: 1745239903.199705
[04/21 19:51:43     14s] OPERPROF: Finished Compute-Min-Padding at level 1, CPU:0.000, REAL:0.000, MEM:2477.0M, EPOCH TIME: 1745239903.199723
[04/21 19:51:43     14s] Initial padding reaches pin density 0.600 for top
[04/21 19:51:43     14s] InitPadU 0.709 -> 0.829 for top
[04/21 19:51:43     14s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:2478.5M, EPOCH TIME: 1745239903.205872
[04/21 19:51:43     14s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:2478.5M, EPOCH TIME: 1745239903.205916
[04/21 19:51:43     14s] OPERPROF: Starting Section-Head-Init at level 1, MEM:2478.5M, EPOCH TIME: 1745239903.206163
[04/21 19:51:43     14s] OPERPROF: Finished Section-Head-Init at level 1, CPU:0.001, REAL:0.001, MEM:2478.5M, EPOCH TIME: 1745239903.206734
[04/21 19:51:43     14s] === lastAutoLevel = 8 
[04/21 19:51:43     14s] OPERPROF: Starting Placement-Init-Net-Weight at level 1, MEM:2478.5M, EPOCH TIME: 1745239903.208973
[04/21 19:51:43     14s] no activity file in design. spp won't run.
[04/21 19:51:43     14s] [spp] 0
[04/21 19:51:43     14s] [adp] 0:1:1:3
[04/21 19:51:43     14s] OPERPROF: Finished Placement-Init-Net-Weight at level 1, CPU:0.001, REAL:0.001, MEM:2479.5M, EPOCH TIME: 1745239903.210136
[04/21 19:51:43     14s] Clock gating cells determined by native netlist tracing.
[04/21 19:51:43     14s] no activity file in design. spp won't run.
[04/21 19:51:43     14s] no activity file in design. spp won't run.
[04/21 19:51:43     14s] OPERPROF: Starting NP-MAIN at level 1, MEM:2479.5M, EPOCH TIME: 1745239903.210684
[04/21 19:51:44     14s] OPERPROF:   Starting NP-Place at level 2, MEM:2504.3M, EPOCH TIME: 1745239904.228765
[04/21 19:51:44     14s] Iteration  1: Total net bbox = 1.187e-08 (5.92e-09 5.95e-09)
[04/21 19:51:44     14s]               Est.  stn bbox = 1.287e-08 (6.44e-09 6.42e-09)
[04/21 19:51:44     14s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2500.3M
[04/21 19:51:44     14s] Iteration  2: Total net bbox = 1.187e-08 (5.92e-09 5.95e-09)
[04/21 19:51:44     14s]               Est.  stn bbox = 1.287e-08 (6.44e-09 6.42e-09)
[04/21 19:51:44     14s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2500.3M
[04/21 19:51:44     14s] OPERPROF:     Starting InitSKP at level 3, MEM:2501.3M, EPOCH TIME: 1745239904.245010
[04/21 19:51:44     14s] 
[04/21 19:51:44     14s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/21 19:51:44     14s] TLC MultiMap info (StdDelay):
[04/21 19:51:44     14s]   : delay_corner_ff_v1p32 + scc013ull_hd_rvt_ff_v1p32_-40c_basic + 1 + no RcCorner := 25.2ps
[04/21 19:51:44     14s]   : delay_corner_ff_v1p32 + scc013ull_hd_rvt_ff_v1p32_-40c_basic + 1 + rc_best := 26.5ps
[04/21 19:51:44     14s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + no RcCorner := 71.4ps
[04/21 19:51:44     14s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + rc_worst := 79.2ps
[04/21 19:51:44     14s]  Setting StdDelay to: 79.2ps
[04/21 19:51:44     14s] 
[04/21 19:51:44     14s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/21 19:51:44     14s] 
[04/21 19:51:44     14s] TimeStamp Deleting Cell Server Begin ...
[04/21 19:51:44     14s] 
[04/21 19:51:44     14s] TimeStamp Deleting Cell Server End ...
[04/21 19:51:44     14s] 
[04/21 19:51:44     14s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/21 19:51:44     14s] TLC MultiMap info (StdDelay):
[04/21 19:51:44     14s]   : delay_corner_ff_v1p32 + scc013ull_hd_rvt_ff_v1p32_-40c_basic + 1 + no RcCorner := 25.2ps
[04/21 19:51:44     14s]   : delay_corner_ff_v1p32 + scc013ull_hd_rvt_ff_v1p32_-40c_basic + 1 + rc_best := 26.5ps
[04/21 19:51:44     14s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + no RcCorner := 71.4ps
[04/21 19:51:44     14s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + rc_worst := 79.2ps
[04/21 19:51:44     14s]  Setting StdDelay to: 79.2ps
[04/21 19:51:44     14s] 
[04/21 19:51:44     14s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/21 19:51:44     15s] 
[04/21 19:51:44     15s] TimeStamp Deleting Cell Server Begin ...
[04/21 19:51:44     15s] 
[04/21 19:51:44     15s] TimeStamp Deleting Cell Server End ...
[04/21 19:51:44     15s] 
[04/21 19:51:44     15s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/21 19:51:44     15s] TLC MultiMap info (StdDelay):
[04/21 19:51:44     15s]   : delay_corner_ff_v1p32 + scc013ull_hd_rvt_ff_v1p32_-40c_basic + 1 + no RcCorner := 25.2ps
[04/21 19:51:44     15s]   : delay_corner_ff_v1p32 + scc013ull_hd_rvt_ff_v1p32_-40c_basic + 1 + rc_best := 26.5ps
[04/21 19:51:44     15s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + no RcCorner := 71.4ps
[04/21 19:51:44     15s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + rc_worst := 79.2ps
[04/21 19:51:44     15s]  Setting StdDelay to: 79.2ps
[04/21 19:51:44     15s] 
[04/21 19:51:44     15s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/21 19:51:44     15s] 
[04/21 19:51:44     15s] TimeStamp Deleting Cell Server Begin ...
[04/21 19:51:44     15s] 
[04/21 19:51:44     15s] TimeStamp Deleting Cell Server End ...
[04/21 19:51:44     15s] 
[04/21 19:51:44     15s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/21 19:51:44     15s] TLC MultiMap info (StdDelay):
[04/21 19:51:44     15s]   : delay_corner_ff_v1p32 + scc013ull_hd_rvt_ff_v1p32_-40c_basic + 1 + no RcCorner := 25.2ps
[04/21 19:51:44     15s]   : delay_corner_ff_v1p32 + scc013ull_hd_rvt_ff_v1p32_-40c_basic + 1 + rc_best := 26.5ps
[04/21 19:51:44     15s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + no RcCorner := 71.4ps
[04/21 19:51:44     15s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + rc_worst := 79.2ps
[04/21 19:51:44     15s]  Setting StdDelay to: 79.2ps
[04/21 19:51:44     15s] 
[04/21 19:51:44     15s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/21 19:51:44     15s] 
[04/21 19:51:44     15s] TimeStamp Deleting Cell Server Begin ...
[04/21 19:51:44     15s] 
[04/21 19:51:44     15s] TimeStamp Deleting Cell Server End ...
[04/21 19:51:44     15s] 
[04/21 19:51:44     15s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/21 19:51:44     15s] TLC MultiMap info (StdDelay):
[04/21 19:51:44     15s]   : delay_corner_ff_v1p32 + scc013ull_hd_rvt_ff_v1p32_-40c_basic + 1 + no RcCorner := 25.2ps
[04/21 19:51:44     15s]   : delay_corner_ff_v1p32 + scc013ull_hd_rvt_ff_v1p32_-40c_basic + 1 + rc_best := 26.5ps
[04/21 19:51:44     15s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + no RcCorner := 71.4ps
[04/21 19:51:44     15s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + rc_worst := 79.2ps
[04/21 19:51:44     15s]  Setting StdDelay to: 79.2ps
[04/21 19:51:44     15s] 
[04/21 19:51:44     15s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/21 19:51:46     16s] *** Distribution of endpoint levels
[04/21 19:51:46     16s]   [0-9]: 2330 / 4177 = 55.78%
[04/21 19:51:46     16s]   [10-19]: 243 / 4177 = 5.82%
[04/21 19:51:46     16s]   [20-29]: 173 / 4177 = 4.14%
[04/21 19:51:46     16s]   [30-39]: 64 / 4177 = 1.53%
[04/21 19:51:46     16s]   [40-49]: 126 / 4177 = 3.02%
[04/21 19:51:46     16s]   [50-59]: 217 / 4177 = 5.20%
[04/21 19:51:46     16s]   [60-69]: 413 / 4177 = 9.89%
[04/21 19:51:46     16s]   [70-79]: 144 / 4177 = 3.45%
[04/21 19:51:46     16s]   [80-89]: 153 / 4177 = 3.66%
[04/21 19:51:46     16s]   [90+]: 314 / 4177 = 7.52%
[04/21 19:51:46     16s] Max Level = 161, on CPU_core_pm_fetch_dec_Inst_pc_high_current_reg[7]/D
[04/21 19:51:46     17s] *** Finished SKP initialization (cpu=0:00:02.2, real=0:00:02.0)***
[04/21 19:51:46     17s] OPERPROF:     Finished InitSKP at level 3, CPU:2.231, REAL:2.242, MEM:2814.3M, EPOCH TIME: 1745239906.486716
[04/21 19:51:46     17s] 
[04/21 19:51:46     17s] Active views After View pruning: 
[04/21 19:51:46     17s] view_ss_v1p08_125c
[04/21 19:51:46     17s] exp_mt_sequential is set from setPlaceMode option to 1
[04/21 19:51:46     17s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[04/21 19:51:46     17s] place_exp_mt_interval set to default 32
[04/21 19:51:46     17s] place_exp_mt_interval_bias (first half) set to default 0.750000
[04/21 19:51:47     18s] Iteration  3: Total net bbox = 2.015e+03 (9.44e+02 1.07e+03)
[04/21 19:51:47     18s]               Est.  stn bbox = 2.455e+03 (1.15e+03 1.31e+03)
[04/21 19:51:47     18s]               cpu = 0:00:03.2 real = 0:00:03.0 mem = 2846.7M
[04/21 19:51:52     22s] Iteration  4: Total net bbox = 1.244e+05 (6.73e+04 5.71e+04)
[04/21 19:51:52     22s]               Est.  stn bbox = 1.624e+05 (8.75e+04 7.49e+04)
[04/21 19:51:52     22s]               cpu = 0:00:04.6 real = 0:00:05.0 mem = 2868.8M
[04/21 19:51:52     22s] Iteration  5: Total net bbox = 1.244e+05 (6.73e+04 5.71e+04)
[04/21 19:51:52     22s]               Est.  stn bbox = 1.624e+05 (8.75e+04 7.49e+04)
[04/21 19:51:52     22s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2868.8M
[04/21 19:51:52     22s] OPERPROF:   Finished NP-Place at level 2, CPU:7.748, REAL:7.915, MEM:2868.8M, EPOCH TIME: 1745239912.144248
[04/21 19:51:52     22s] OPERPROF: Finished NP-MAIN at level 1, CPU:7.772, REAL:8.940, MEM:2868.8M, EPOCH TIME: 1745239912.150341
[04/21 19:51:52     22s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:2868.8M, EPOCH TIME: 1745239912.152073
[04/21 19:51:52     22s] *Info(CAP): clkGateAware moves 1 insts, mean move: 26.23 um, max move: 26.23 um
[04/21 19:51:52     22s] *Info(CAP): max move on inst (g174303): (136.29, 333.76) --> (124.06, 347.76)
[04/21 19:51:52     22s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:2868.8M, EPOCH TIME: 1745239912.153211
[04/21 19:51:52     22s] OPERPROF: Starting NP-MAIN at level 1, MEM:2868.8M, EPOCH TIME: 1745239912.153502
[04/21 19:51:52     22s] OPERPROF:   Starting NP-Place at level 2, MEM:2868.8M, EPOCH TIME: 1745239912.190649
[04/21 19:51:55     25s] Iteration  6: Total net bbox = 1.937e+05 (1.00e+05 9.33e+04)
[04/21 19:51:55     25s]               Est.  stn bbox = 2.445e+05 (1.27e+05 1.18e+05)
[04/21 19:51:55     25s]               cpu = 0:00:02.9 real = 0:00:03.0 mem = 2845.8M
[04/21 19:51:55     25s] OPERPROF:   Finished NP-Place at level 2, CPU:2.917, REAL:2.998, MEM:2845.8M, EPOCH TIME: 1745239915.188678
[04/21 19:51:55     25s] OPERPROF: Finished NP-MAIN at level 1, CPU:2.961, REAL:3.042, MEM:2845.8M, EPOCH TIME: 1745239915.195914
[04/21 19:51:55     25s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:2845.8M, EPOCH TIME: 1745239915.196332
[04/21 19:51:55     25s] *Info(CAP): clkGateAware moves 1 insts, mean move: 59.69 um, max move: 59.69 um
[04/21 19:51:55     25s] *Info(CAP): max move on inst (g174303): (140.84, 305.54) --> (126.52, 350.91)
[04/21 19:51:55     25s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.000, REAL:0.000, MEM:2845.8M, EPOCH TIME: 1745239915.196656
[04/21 19:51:55     25s] OPERPROF: Starting HUM-Estimate at level 1, MEM:2845.8M, EPOCH TIME: 1745239915.196679
[04/21 19:51:55     25s] Starting Early Global Route rough congestion estimation: mem = 2845.8M
[04/21 19:51:55     25s] (I)      Initializing eGR engine (rough)
[04/21 19:51:55     25s] Set min layer with design mode ( 1 )
[04/21 19:51:55     25s] Set max layer with design mode ( 5 )
[04/21 19:51:55     25s] (I)      clean place blk overflow:
[04/21 19:51:55     25s] (I)      H : enabled 0.60 0
[04/21 19:51:55     25s] (I)      V : enabled 0.60 0
[04/21 19:51:55     25s] (I)      Initializing eGR engine (rough)
[04/21 19:51:55     25s] Set min layer with design mode ( 1 )
[04/21 19:51:55     25s] Set max layer with design mode ( 5 )
[04/21 19:51:55     25s] (I)      clean place blk overflow:
[04/21 19:51:55     25s] (I)      H : enabled 0.60 0
[04/21 19:51:55     25s] (I)      V : enabled 0.60 0
[04/21 19:51:55     25s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.74 MB )
[04/21 19:51:55     25s] (I)      Running eGR Rough flow
[04/21 19:51:55     25s] (I)      # wire layers (front) : 8
[04/21 19:51:55     25s] (I)      # wire layers (back)  : 0
[04/21 19:51:55     25s] (I)      min wire layer : 1
[04/21 19:51:55     25s] (I)      max wire layer : 7
[04/21 19:51:55     25s] (I)      # cut layers (front) : 7
[04/21 19:51:55     25s] (I)      # cut layers (back)  : 0
[04/21 19:51:55     25s] (I)      min cut layer : 1
[04/21 19:51:55     25s] (I)      max cut layer : 6
[04/21 19:51:55     25s] (I)      ================================ Layers ================================
[04/21 19:51:55     25s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:51:55     25s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[04/21 19:51:55     25s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:51:55     25s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[04/21 19:51:55     25s] (I)      | 33 |  0 |    CONT |     cut |      1 |       |       |       |       |
[04/21 19:51:55     25s] (I)      |  1 |  1 |  METAL1 |    wire |      1 |       |   160 |   170 |   410 |
[04/21 19:51:55     25s] (I)      | 34 |  1 |   VIA12 |     cut |      1 |       |       |       |       |
[04/21 19:51:55     25s] (I)      |  2 |  2 |  METAL2 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:51:55     25s] (I)      | 35 |  2 |   VIA23 |     cut |      1 |       |       |       |       |
[04/21 19:51:55     25s] (I)      |  3 |  3 |  METAL3 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:51:55     25s] (I)      | 36 |  3 |   VIA34 |     cut |      1 |       |       |       |       |
[04/21 19:51:55     25s] (I)      |  4 |  4 |  METAL4 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:51:55     25s] (I)      | 37 |  4 |   VIA45 |     cut |      1 |       |       |       |       |
[04/21 19:51:55     25s] (I)      |  5 |  5 |  METAL5 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:51:55     25s] (I)      | 38 |  5 |   VIA56 |     cut |      1 |       |       |       |       |
[04/21 19:51:55     25s] (I)      |  6 |  6 |  METAL6 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:51:55     25s] (I)      | 39 |  6 |   VIA67 |     cut |      1 |       |       |       |       |
[04/21 19:51:55     25s] (I)      |  7 |  7 |  METAL7 |    wire |      1 |       |   420 |   420 |   840 |
[04/21 19:51:55     25s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:51:55     25s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[04/21 19:51:55     25s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:51:55     25s] (I)      Started Import and model ( Curr Mem: 2.74 MB )
[04/21 19:51:55     25s] (I)      == Non-default Options ==
[04/21 19:51:55     25s] (I)      Print mode                                         : 2
[04/21 19:51:55     25s] (I)      Stop if highly congested                           : false
[04/21 19:51:55     25s] (I)      Local connection modeling                          : true
[04/21 19:51:55     25s] (I)      Maximum routing layer                              : 5
[04/21 19:51:55     25s] (I)      Minimum routing layer                              : 1
[04/21 19:51:55     25s] (I)      Top routing layer                                  : 5
[04/21 19:51:55     25s] (I)      Bottom routing layer                               : 1
[04/21 19:51:55     25s] (I)      Assign partition pins                              : false
[04/21 19:51:55     25s] (I)      Support large GCell                                : true
[04/21 19:51:55     25s] (I)      Number of threads                                  : 1
[04/21 19:51:55     25s] (I)      Number of rows per GCell                           : 8
[04/21 19:51:55     25s] (I)      Max num rows per GCell                             : 32
[04/21 19:51:55     25s] (I)      Route tie net to shape                             : auto
[04/21 19:51:55     25s] (I)      Method to set GCell size                           : row
[04/21 19:51:55     25s] (I)      Tie hi/lo max distance                             : 32.800000
[04/21 19:51:55     25s] (I)      Counted 133 PG shapes. eGR will not process PG shapes layer by layer.
[04/21 19:51:55     25s] (I)      ============== Pin Summary ==============
[04/21 19:51:55     25s] (I)      +-------+--------+---------+------------+
[04/21 19:51:55     25s] (I)      | Layer | # pins | % total |      Group |
[04/21 19:51:55     25s] (I)      +-------+--------+---------+------------+
[04/21 19:51:55     25s] (I)      |     1 |  39707 |  100.00 |        Pin |
[04/21 19:51:55     25s] (I)      |     2 |      0 |    0.00 | Pin access |
[04/21 19:51:55     25s] (I)      |     3 |      0 |    0.00 | Pin access |
[04/21 19:51:55     25s] (I)      |     4 |      0 |    0.00 |      Other |
[04/21 19:51:55     25s] (I)      |     5 |      0 |    0.00 |      Other |
[04/21 19:51:55     25s] (I)      |     6 |      0 |    0.00 |      Other |
[04/21 19:51:55     25s] (I)      |     7 |      0 |    0.00 |      Other |
[04/21 19:51:55     25s] (I)      +-------+--------+---------+------------+
[04/21 19:51:55     25s] (I)      Use row-based GCell size
[04/21 19:51:55     25s] (I)      Use row-based GCell align
[04/21 19:51:55     25s] (I)      layer 0 area = 80000
[04/21 19:51:55     25s] (I)      layer 1 area = 120000
[04/21 19:51:55     25s] (I)      layer 2 area = 120000
[04/21 19:51:55     25s] (I)      layer 3 area = 120000
[04/21 19:51:55     25s] (I)      layer 4 area = 120000
[04/21 19:51:55     25s] (I)      GCell unit size   : 3280
[04/21 19:51:55     25s] (I)      GCell multiplier  : 8
[04/21 19:51:55     25s] (I)      GCell row height  : 3280
[04/21 19:51:55     25s] (I)      Actual row height : 3280
[04/21 19:51:55     25s] (I)      GCell align ref   : 8200 8200
[04/21 19:51:55     25s] (I)      Track table information for default rule: 
[04/21 19:51:55     25s] (I)      METAL1 has single uniform track structure
[04/21 19:51:55     25s] (I)      METAL2 has single uniform track structure
[04/21 19:51:55     25s] (I)      METAL3 has single uniform track structure
[04/21 19:51:55     25s] (I)      METAL4 has single uniform track structure
[04/21 19:51:55     25s] (I)      METAL5 has single uniform track structure
[04/21 19:51:55     25s] (I)      METAL6 has single uniform track structure
[04/21 19:51:55     25s] (I)      METAL7 has single uniform track structure
[04/21 19:51:55     25s] (I)      ================ Default via =================
[04/21 19:51:55     25s] (I)      +---+--------------------+-------------------+
[04/21 19:51:55     25s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut   |
[04/21 19:51:55     25s] (I)      +---+--------------------+-------------------+
[04/21 19:51:55     25s] (I)      | 1 |    4  Via1_alt_r90 |   25  Via1_2cut_E |
[04/21 19:51:55     25s] (I)      | 2 |    5  Via2         |   29  Via2_2cut_E |
[04/21 19:51:55     25s] (I)      | 3 |    9  Via3         |   33  Via3_2cut_E |
[04/21 19:51:55     25s] (I)      | 4 |   13  Via4         |   37  Via4_2cut_E |
[04/21 19:51:55     25s] (I)      | 5 |   17  Via5         |   41  Via5_2cut_E |
[04/21 19:51:55     25s] (I)      | 6 |   23  Via6_r90     |   45  Via6_2cut_E |
[04/21 19:51:55     25s] (I)      +---+--------------------+-------------------+
[04/21 19:51:55     25s] (I)      Design has 0 placement macros with 0 shapes. 
[04/21 19:51:55     25s] (I)      Read 123 PG shapes
[04/21 19:51:55     25s] (I)      Read 0 clock shapes
[04/21 19:51:55     25s] (I)      Read 0 other shapes
[04/21 19:51:55     25s] (I)      #Routing Blockages  : 0
[04/21 19:51:55     25s] (I)      #Instance Blockages : 265910
[04/21 19:51:55     25s] (I)      #PG Blockages       : 123
[04/21 19:51:55     25s] (I)      #Halo Blockages     : 0
[04/21 19:51:55     25s] (I)      #Boundary Blockages : 0
[04/21 19:51:55     25s] (I)      #Clock Blockages    : 0
[04/21 19:51:55     25s] (I)      #Other Blockages    : 0
[04/21 19:51:55     25s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/21 19:51:55     25s] (I)      Custom ignore net properties:
[04/21 19:51:55     25s] (I)      1 : NotLegal
[04/21 19:51:55     25s] (I)      Default ignore net properties:
[04/21 19:51:55     25s] (I)      1 : Special
[04/21 19:51:55     25s] (I)      2 : Analog
[04/21 19:51:55     25s] (I)      3 : Fixed
[04/21 19:51:55     25s] (I)      4 : Skipped
[04/21 19:51:55     25s] (I)      5 : MixedSignal
[04/21 19:51:55     25s] (I)      Prerouted net properties:
[04/21 19:51:55     25s] (I)      1 : NotLegal
[04/21 19:51:55     25s] (I)      2 : Special
[04/21 19:51:55     25s] (I)      3 : Analog
[04/21 19:51:55     25s] (I)      4 : Fixed
[04/21 19:51:55     25s] (I)      5 : Skipped
[04/21 19:51:55     25s] (I)      6 : MixedSignal
[04/21 19:51:55     25s] (I)      Early global route reroute all routable nets
[04/21 19:51:55     25s] (I)      #prerouted nets         : 0
[04/21 19:51:55     25s] (I)      #prerouted special nets : 0
[04/21 19:51:55     25s] (I)      #prerouted wires        : 0
[04/21 19:51:55     25s] (I)      Read 9709 nets ( ignored 0 )
[04/21 19:51:55     25s] (I)        Front-side 9709 ( ignored 0 )
[04/21 19:51:55     25s] (I)        Back-side  0 ( ignored 0 )
[04/21 19:51:55     25s] (I)        Both-side  0 ( ignored 0 )
[04/21 19:51:55     25s] (I)      Reading macro buffers
[04/21 19:51:55     25s] (I)      Number of macros with buffers: 0
[04/21 19:51:55     25s] (I)      early_global_route_priority property id does not exist.
[04/21 19:51:55     25s] (I)      Read Num Blocks=266033  Num Prerouted Wires=0  Num CS=0
[04/21 19:51:55     25s] (I)      Layer 0 (H) : #blockages 266033 : #preroutes 0
[04/21 19:51:55     25s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 0
[04/21 19:51:55     25s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[04/21 19:51:55     25s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[04/21 19:51:55     25s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[04/21 19:51:55     25s] (I)      Number of ignored nets                =      0
[04/21 19:51:55     25s] (I)      Number of connected nets              =      0
[04/21 19:51:55     25s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/21 19:51:55     25s] (I)      Number of clock nets                  =      3.  Ignored: No
[04/21 19:51:55     25s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/21 19:51:55     25s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/21 19:51:55     25s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/21 19:51:55     25s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/21 19:51:55     25s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/21 19:51:55     25s] (I)      There are 3 clock nets ( 0 with NDR ).
[04/21 19:51:55     25s] (I)      Ndr track 0 does not exist
[04/21 19:51:55     25s] (I)      ---------------------Grid Graph Info--------------------
[04/21 19:51:55     25s] (I)      Routing area        : (0, 0) - (424350, 416560)
[04/21 19:51:55     25s] (I)      Core area           : (8200, 8200) - (416150, 408360)
[04/21 19:51:55     25s] (I)      Site width          :   410  (dbu)
[04/21 19:51:55     25s] (I)      Row height          :  3280  (dbu)
[04/21 19:51:55     25s] (I)      GCell row height    :  3280  (dbu)
[04/21 19:51:55     25s] (I)      GCell width         : 26240  (dbu)
[04/21 19:51:55     25s] (I)      GCell height        : 26240  (dbu)
[04/21 19:51:55     25s] (I)      Grid                :    17    16     5
[04/21 19:51:55     25s] (I)      Layer numbers       :     1     2     3     4     5
[04/21 19:51:55     25s] (I)      Vertical capacity   :     0 26240     0 26240     0
[04/21 19:51:55     25s] (I)      Horizontal capacity : 26240     0 26240     0 26240
[04/21 19:51:55     25s] (I)      Default wire width  :   160   200   200   200   200
[04/21 19:51:55     25s] (I)      Default wire space  :   170   200   200   200   200
[04/21 19:51:55     25s] (I)      Default wire pitch  :   330   400   400   400   400
[04/21 19:51:55     25s] (I)      Default pitch size  :   410   410   410   410   410
[04/21 19:51:55     25s] (I)      First track coord   :   410   205   410   205   410
[04/21 19:51:55     25s] (I)      Num tracks per GCell: 64.00 64.00 64.00 64.00 64.00
[04/21 19:51:55     25s] (I)      Total num of tracks :  1015  1035  1015  1035  1015
[04/21 19:51:55     25s] (I)      Num of masks        :     1     1     1     1     1
[04/21 19:51:55     25s] (I)      Num of trim masks   :     0     0     0     0     0
[04/21 19:51:55     25s] (I)      --------------------------------------------------------
[04/21 19:51:55     25s] 
[04/21 19:51:55     25s] (I)      ============ Routing rule table ============
[04/21 19:51:55     25s] (I)      Rule id: 0  Nets: 9709
[04/21 19:51:55     25s] (I)      ========================================
[04/21 19:51:55     25s] (I)      
[04/21 19:51:55     25s] (I)      ======== NDR :  =========
[04/21 19:51:55     25s] (I)      +--------------+--------+
[04/21 19:51:55     25s] (I)      |           ID |      0 |
[04/21 19:51:55     25s] (I)      |         Name |        |
[04/21 19:51:55     25s] (I)      |      Default |    yes |
[04/21 19:51:55     25s] (I)      |  Clk Special |     no |
[04/21 19:51:55     25s] (I)      | Hard spacing |     no |
[04/21 19:51:55     25s] (I)      |    NDR track | (none) |
[04/21 19:51:55     25s] (I)      |      NDR via | (none) |
[04/21 19:51:55     25s] (I)      |  Extra space |      0 |
[04/21 19:51:55     25s] (I)      |      Shields |      0 |
[04/21 19:51:55     25s] (I)      |   Demand (H) |      1 |
[04/21 19:51:55     25s] (I)      |   Demand (V) |      1 |
[04/21 19:51:55     25s] (I)      |        #Nets |   9709 |
[04/21 19:51:55     25s] (I)      +--------------+--------+
[04/21 19:51:55     25s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:51:55     25s] (I)      |  Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[04/21 19:51:55     25s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:51:55     25s] (I)      | METAL1    160      170    410      410      1      1      1    100    100        yes |
[04/21 19:51:55     25s] (I)      | METAL2    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:51:55     25s] (I)      | METAL3    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:51:55     25s] (I)      | METAL4    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:51:55     25s] (I)      | METAL5    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:51:55     25s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:51:55     25s] (I)      =============== Blocked Tracks ===============
[04/21 19:51:55     25s] (I)      +-------+---------+----------+---------------+
[04/21 19:51:55     25s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/21 19:51:55     25s] (I)      +-------+---------+----------+---------------+
[04/21 19:51:55     25s] (I)      |     1 |   17255 |    12703 |        73.62% |
[04/21 19:51:55     25s] (I)      |     2 |   16560 |        0 |         0.00% |
[04/21 19:51:55     25s] (I)      |     3 |   17255 |        0 |         0.00% |
[04/21 19:51:55     25s] (I)      |     4 |   16560 |        0 |         0.00% |
[04/21 19:51:55     25s] (I)      |     5 |   17255 |        0 |         0.00% |
[04/21 19:51:55     25s] (I)      +-------+---------+----------+---------------+
[04/21 19:51:55     25s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2.74 MB )
[04/21 19:51:55     25s] (I)      Reset routing kernel
[04/21 19:51:55     25s] (I)      numLocalWires=44370  numGlobalNetBranches=13137  numLocalNetBranches=9093
[04/21 19:51:55     25s] (I)      totalPins=39634  totalGlobalPin=12090 (30.50%)
[04/21 19:51:55     25s] (I)      total 2D Cap : 72844 = (39724 H, 33120 V)
[04/21 19:51:55     25s] (I)      total 2D Demand : 2883 = (2883 H, 0 V)
[04/21 19:51:55     25s] (I)      #blocked GCells = 0
[04/21 19:51:55     25s] (I)      #regions = 1
[04/21 19:51:55     25s] (I)      
[04/21 19:51:55     25s] (I)      ============  Phase 1a Route ============
[04/21 19:51:55     25s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/21 19:51:55     25s] (I)      Usage: 9548 = (4969 H, 4579 V) = (12.51% H, 13.83% V) = (1.304e+05um H, 1.202e+05um V)
[04/21 19:51:55     25s] (I)      
[04/21 19:51:55     25s] (I)      ============  Phase 1b Route ============
[04/21 19:51:55     25s] (I)      Usage: 9548 = (4969 H, 4579 V) = (12.51% H, 13.83% V) = (1.304e+05um H, 1.202e+05um V)
[04/21 19:51:55     25s] (I)      eGR overflow: 0.00% H + 0.00% V
[04/21 19:51:55     25s] 
[04/21 19:51:55     25s] (I)      Updating congestion map
[04/21 19:51:55     25s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[04/21 19:51:55     25s] (I)      Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2.74 MB )
[04/21 19:51:55     25s] Finished Early Global Route rough congestion estimation: mem = 2838.7M
[04/21 19:51:55     25s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.061, REAL:0.061, MEM:2838.7M, EPOCH TIME: 1745239915.257489
[04/21 19:51:55     25s] earlyGlobalRoute rough estimation gcell size 8 row height
[04/21 19:51:55     25s] OPERPROF: Starting CDPad at level 1, MEM:2838.7M, EPOCH TIME: 1745239915.257641
[04/21 19:51:55     25s] CDPadU 0.829 -> 0.830. R=0.708, N=9675, GS=26.240
[04/21 19:51:55     25s] OPERPROF: Finished CDPad at level 1, CPU:0.016, REAL:0.017, MEM:2838.7M, EPOCH TIME: 1745239915.274159
[04/21 19:51:55     25s] OPERPROF: Starting NP-MAIN at level 1, MEM:2838.7M, EPOCH TIME: 1745239915.274518
[04/21 19:51:55     25s] OPERPROF:   Starting NP-Place at level 2, MEM:2841.6M, EPOCH TIME: 1745239915.311594
[04/21 19:51:55     25s] AB param 86.8% (8395/9675).
[04/21 19:51:55     25s] OPERPROF:   Finished NP-Place at level 2, CPU:0.024, REAL:0.024, MEM:2852.0M, EPOCH TIME: 1745239915.335793
[04/21 19:51:55     25s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.068, REAL:0.069, MEM:2852.0M, EPOCH TIME: 1745239915.343646
[04/21 19:51:55     25s] Global placement CDP is working on the full area.
[04/21 19:51:55     25s] OPERPROF: Starting NP-MAIN at level 1, MEM:2852.0M, EPOCH TIME: 1745239915.343995
[04/21 19:51:55     25s] OPERPROF:   Starting NP-Place at level 2, MEM:2852.0M, EPOCH TIME: 1745239915.378027
[04/21 19:51:57     27s] OPERPROF:   Finished NP-Place at level 2, CPU:1.984, REAL:2.045, MEM:2853.0M, EPOCH TIME: 1745239917.422940
[04/21 19:51:57     27s] OPERPROF: Finished NP-MAIN at level 1, CPU:2.025, REAL:2.086, MEM:2853.0M, EPOCH TIME: 1745239917.430413
[04/21 19:51:57     27s] Iteration  7: Total net bbox = 2.458e+05 (1.31e+05 1.15e+05)
[04/21 19:51:57     27s]               Est.  stn bbox = 3.058e+05 (1.62e+05 1.44e+05)
[04/21 19:51:57     27s]               cpu = 0:00:02.2 real = 0:00:02.0 mem = 2853.0M
[04/21 19:51:57     27s] Iteration  8: Total net bbox = 2.458e+05 (1.31e+05 1.15e+05)
[04/21 19:51:57     27s]               Est.  stn bbox = 3.058e+05 (1.62e+05 1.44e+05)
[04/21 19:51:57     27s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2853.0M
[04/21 19:51:57     27s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:2853.0M, EPOCH TIME: 1745239917.447512
[04/21 19:51:57     27s] *Info(CAP): clkGateAware moves 1 insts, mean move: 45.71 um, max move: 45.71 um
[04/21 19:51:57     27s] *Info(CAP): max move on inst (g174303): (134.41, 317.42) --> (125.90, 354.61)
[04/21 19:51:57     27s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.000, REAL:0.000, MEM:2853.0M, EPOCH TIME: 1745239917.447831
[04/21 19:51:57     27s] OPERPROF: Starting NP-MAIN at level 1, MEM:2853.0M, EPOCH TIME: 1745239917.448126
[04/21 19:51:57     27s] OPERPROF:   Starting NP-Place at level 2, MEM:2853.0M, EPOCH TIME: 1745239917.485174
[04/21 19:51:59     30s] OPERPROF:   Finished NP-Place at level 2, CPU:2.404, REAL:2.471, MEM:2848.0M, EPOCH TIME: 1745239919.955678
[04/21 19:51:59     30s] OPERPROF: Finished NP-MAIN at level 1, CPU:2.449, REAL:2.515, MEM:2848.0M, EPOCH TIME: 1745239919.963202
[04/21 19:51:59     30s] Legalizing MH Cells... 0 / 0 (level 5) on ATmega328pb
[04/21 19:51:59     30s] MH packer: No MH instances from GP
[04/21 19:51:59     30s] 0 (out of 0) MH cells were successfully legalized.
[04/21 19:51:59     30s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2848.0M, DRC: 0)
[04/21 19:51:59     30s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:2848.0M, EPOCH TIME: 1745239919.963747
[04/21 19:51:59     30s] *Info(CAP): clkGateAware moves 1 insts, mean move: 12.89 um, max move: 12.89 um
[04/21 19:51:59     30s] *Info(CAP): max move on inst (g174303): (133.45, 348.12) --> (126.03, 353.59)
[04/21 19:51:59     30s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.000, REAL:0.000, MEM:2848.0M, EPOCH TIME: 1745239919.964055
[04/21 19:51:59     30s] OPERPROF: Starting HUM-Estimate at level 1, MEM:2848.0M, EPOCH TIME: 1745239919.964077
[04/21 19:51:59     30s] Starting Early Global Route rough congestion estimation: mem = 2848.0M
[04/21 19:51:59     30s] (I)      Initializing eGR engine (rough)
[04/21 19:51:59     30s] Set min layer with design mode ( 1 )
[04/21 19:51:59     30s] Set max layer with design mode ( 5 )
[04/21 19:51:59     30s] (I)      clean place blk overflow:
[04/21 19:51:59     30s] (I)      H : enabled 0.60 0
[04/21 19:51:59     30s] (I)      V : enabled 0.60 0
[04/21 19:51:59     30s] (I)      Initializing eGR engine (rough)
[04/21 19:51:59     30s] Set min layer with design mode ( 1 )
[04/21 19:51:59     30s] Set max layer with design mode ( 5 )
[04/21 19:51:59     30s] (I)      clean place blk overflow:
[04/21 19:51:59     30s] (I)      H : enabled 0.60 0
[04/21 19:51:59     30s] (I)      V : enabled 0.60 0
[04/21 19:51:59     30s] (I)      Started Early Global Route kernel ( Curr Mem: 2.74 MB )
[04/21 19:51:59     30s] (I)      Running eGR Rough flow
[04/21 19:51:59     30s] (I)      # wire layers (front) : 8
[04/21 19:51:59     30s] (I)      # wire layers (back)  : 0
[04/21 19:51:59     30s] (I)      min wire layer : 1
[04/21 19:51:59     30s] (I)      max wire layer : 7
[04/21 19:51:59     30s] (I)      # cut layers (front) : 7
[04/21 19:51:59     30s] (I)      # cut layers (back)  : 0
[04/21 19:51:59     30s] (I)      min cut layer : 1
[04/21 19:51:59     30s] (I)      max cut layer : 6
[04/21 19:51:59     30s] (I)      ================================ Layers ================================
[04/21 19:51:59     30s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:51:59     30s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[04/21 19:51:59     30s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:51:59     30s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[04/21 19:51:59     30s] (I)      | 33 |  0 |    CONT |     cut |      1 |       |       |       |       |
[04/21 19:51:59     30s] (I)      |  1 |  1 |  METAL1 |    wire |      1 |       |   160 |   170 |   410 |
[04/21 19:51:59     30s] (I)      | 34 |  1 |   VIA12 |     cut |      1 |       |       |       |       |
[04/21 19:51:59     30s] (I)      |  2 |  2 |  METAL2 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:51:59     30s] (I)      | 35 |  2 |   VIA23 |     cut |      1 |       |       |       |       |
[04/21 19:51:59     30s] (I)      |  3 |  3 |  METAL3 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:51:59     30s] (I)      | 36 |  3 |   VIA34 |     cut |      1 |       |       |       |       |
[04/21 19:51:59     30s] (I)      |  4 |  4 |  METAL4 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:51:59     30s] (I)      | 37 |  4 |   VIA45 |     cut |      1 |       |       |       |       |
[04/21 19:51:59     30s] (I)      |  5 |  5 |  METAL5 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:51:59     30s] (I)      | 38 |  5 |   VIA56 |     cut |      1 |       |       |       |       |
[04/21 19:51:59     30s] (I)      |  6 |  6 |  METAL6 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:51:59     30s] (I)      | 39 |  6 |   VIA67 |     cut |      1 |       |       |       |       |
[04/21 19:51:59     30s] (I)      |  7 |  7 |  METAL7 |    wire |      1 |       |   420 |   420 |   840 |
[04/21 19:51:59     30s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:51:59     30s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[04/21 19:51:59     30s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:51:59     30s] (I)      Started Import and model ( Curr Mem: 2.74 MB )
[04/21 19:51:59     30s] (I)      == Non-default Options ==
[04/21 19:51:59     30s] (I)      Print mode                                         : 2
[04/21 19:51:59     30s] (I)      Stop if highly congested                           : false
[04/21 19:51:59     30s] (I)      Local connection modeling                          : true
[04/21 19:51:59     30s] (I)      Maximum routing layer                              : 5
[04/21 19:51:59     30s] (I)      Minimum routing layer                              : 1
[04/21 19:51:59     30s] (I)      Top routing layer                                  : 5
[04/21 19:51:59     30s] (I)      Bottom routing layer                               : 1
[04/21 19:51:59     30s] (I)      Assign partition pins                              : false
[04/21 19:51:59     30s] (I)      Support large GCell                                : true
[04/21 19:51:59     30s] (I)      Number of threads                                  : 1
[04/21 19:51:59     30s] (I)      Number of rows per GCell                           : 4
[04/21 19:51:59     30s] (I)      Max num rows per GCell                             : 32
[04/21 19:51:59     30s] (I)      Route tie net to shape                             : auto
[04/21 19:51:59     30s] (I)      Method to set GCell size                           : row
[04/21 19:51:59     30s] (I)      Tie hi/lo max distance                             : 32.800000
[04/21 19:51:59     30s] (I)      Counted 133 PG shapes. eGR will not process PG shapes layer by layer.
[04/21 19:51:59     30s] (I)      ============== Pin Summary ==============
[04/21 19:51:59     30s] (I)      +-------+--------+---------+------------+
[04/21 19:51:59     30s] (I)      | Layer | # pins | % total |      Group |
[04/21 19:51:59     30s] (I)      +-------+--------+---------+------------+
[04/21 19:51:59     30s] (I)      |     1 |  39707 |  100.00 |        Pin |
[04/21 19:51:59     30s] (I)      |     2 |      0 |    0.00 | Pin access |
[04/21 19:51:59     30s] (I)      |     3 |      0 |    0.00 | Pin access |
[04/21 19:51:59     30s] (I)      |     4 |      0 |    0.00 |      Other |
[04/21 19:51:59     30s] (I)      |     5 |      0 |    0.00 |      Other |
[04/21 19:51:59     30s] (I)      |     6 |      0 |    0.00 |      Other |
[04/21 19:51:59     30s] (I)      |     7 |      0 |    0.00 |      Other |
[04/21 19:51:59     30s] (I)      +-------+--------+---------+------------+
[04/21 19:51:59     30s] (I)      Use row-based GCell size
[04/21 19:51:59     30s] (I)      Use row-based GCell align
[04/21 19:51:59     30s] (I)      layer 0 area = 80000
[04/21 19:51:59     30s] (I)      layer 1 area = 120000
[04/21 19:51:59     30s] (I)      layer 2 area = 120000
[04/21 19:51:59     30s] (I)      layer 3 area = 120000
[04/21 19:51:59     30s] (I)      layer 4 area = 120000
[04/21 19:51:59     30s] (I)      GCell unit size   : 3280
[04/21 19:51:59     30s] (I)      GCell multiplier  : 4
[04/21 19:51:59     30s] (I)      GCell row height  : 3280
[04/21 19:51:59     30s] (I)      Actual row height : 3280
[04/21 19:51:59     30s] (I)      GCell align ref   : 8200 8200
[04/21 19:51:59     30s] (I)      Track table information for default rule: 
[04/21 19:51:59     30s] (I)      METAL1 has single uniform track structure
[04/21 19:51:59     30s] (I)      METAL2 has single uniform track structure
[04/21 19:51:59     30s] (I)      METAL3 has single uniform track structure
[04/21 19:51:59     30s] (I)      METAL4 has single uniform track structure
[04/21 19:51:59     30s] (I)      METAL5 has single uniform track structure
[04/21 19:51:59     30s] (I)      METAL6 has single uniform track structure
[04/21 19:51:59     30s] (I)      METAL7 has single uniform track structure
[04/21 19:51:59     30s] (I)      ================ Default via =================
[04/21 19:51:59     30s] (I)      +---+--------------------+-------------------+
[04/21 19:51:59     30s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut   |
[04/21 19:51:59     30s] (I)      +---+--------------------+-------------------+
[04/21 19:51:59     30s] (I)      | 1 |    4  Via1_alt_r90 |   25  Via1_2cut_E |
[04/21 19:51:59     30s] (I)      | 2 |    5  Via2         |   29  Via2_2cut_E |
[04/21 19:51:59     30s] (I)      | 3 |    9  Via3         |   33  Via3_2cut_E |
[04/21 19:51:59     30s] (I)      | 4 |   13  Via4         |   37  Via4_2cut_E |
[04/21 19:51:59     30s] (I)      | 5 |   17  Via5         |   41  Via5_2cut_E |
[04/21 19:51:59     30s] (I)      | 6 |   23  Via6_r90     |   45  Via6_2cut_E |
[04/21 19:51:59     30s] (I)      +---+--------------------+-------------------+
[04/21 19:51:59     30s] (I)      Design has 0 placement macros with 0 shapes. 
[04/21 19:52:00     30s] (I)      Read 123 PG shapes
[04/21 19:52:00     30s] (I)      Read 0 clock shapes
[04/21 19:52:00     30s] (I)      Read 0 other shapes
[04/21 19:52:00     30s] (I)      #Routing Blockages  : 0
[04/21 19:52:00     30s] (I)      #Instance Blockages : 265910
[04/21 19:52:00     30s] (I)      #PG Blockages       : 123
[04/21 19:52:00     30s] (I)      #Halo Blockages     : 0
[04/21 19:52:00     30s] (I)      #Boundary Blockages : 0
[04/21 19:52:00     30s] (I)      #Clock Blockages    : 0
[04/21 19:52:00     30s] (I)      #Other Blockages    : 0
[04/21 19:52:00     30s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/21 19:52:00     30s] (I)      Custom ignore net properties:
[04/21 19:52:00     30s] (I)      1 : NotLegal
[04/21 19:52:00     30s] (I)      Default ignore net properties:
[04/21 19:52:00     30s] (I)      1 : Special
[04/21 19:52:00     30s] (I)      2 : Analog
[04/21 19:52:00     30s] (I)      3 : Fixed
[04/21 19:52:00     30s] (I)      4 : Skipped
[04/21 19:52:00     30s] (I)      5 : MixedSignal
[04/21 19:52:00     30s] (I)      Prerouted net properties:
[04/21 19:52:00     30s] (I)      1 : NotLegal
[04/21 19:52:00     30s] (I)      2 : Special
[04/21 19:52:00     30s] (I)      3 : Analog
[04/21 19:52:00     30s] (I)      4 : Fixed
[04/21 19:52:00     30s] (I)      5 : Skipped
[04/21 19:52:00     30s] (I)      6 : MixedSignal
[04/21 19:52:00     30s] (I)      Early global route reroute all routable nets
[04/21 19:52:00     30s] (I)      #prerouted nets         : 0
[04/21 19:52:00     30s] (I)      #prerouted special nets : 0
[04/21 19:52:00     30s] (I)      #prerouted wires        : 0
[04/21 19:52:00     30s] (I)      Read 9782 nets ( ignored 0 )
[04/21 19:52:00     30s] (I)        Front-side 9782 ( ignored 0 )
[04/21 19:52:00     30s] (I)        Back-side  0 ( ignored 0 )
[04/21 19:52:00     30s] (I)        Both-side  0 ( ignored 0 )
[04/21 19:52:00     30s] (I)      Reading macro buffers
[04/21 19:52:00     30s] (I)      Number of macros with buffers: 0
[04/21 19:52:00     30s] (I)      early_global_route_priority property id does not exist.
[04/21 19:52:00     30s] (I)      Read Num Blocks=266033  Num Prerouted Wires=0  Num CS=0
[04/21 19:52:00     30s] (I)      Layer 0 (H) : #blockages 266033 : #preroutes 0
[04/21 19:52:00     30s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 0
[04/21 19:52:00     30s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[04/21 19:52:00     30s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[04/21 19:52:00     30s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[04/21 19:52:00     30s] (I)      Number of ignored nets                =      0
[04/21 19:52:00     30s] (I)      Number of connected nets              =      0
[04/21 19:52:00     30s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/21 19:52:00     30s] (I)      Number of clock nets                  =      3.  Ignored: No
[04/21 19:52:00     30s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/21 19:52:00     30s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/21 19:52:00     30s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/21 19:52:00     30s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/21 19:52:00     30s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/21 19:52:00     30s] (I)      There are 3 clock nets ( 0 with NDR ).
[04/21 19:52:00     30s] (I)      Ndr track 0 does not exist
[04/21 19:52:00     30s] (I)      ---------------------Grid Graph Info--------------------
[04/21 19:52:00     30s] (I)      Routing area        : (0, 0) - (424350, 416560)
[04/21 19:52:00     30s] (I)      Core area           : (8200, 8200) - (416150, 408360)
[04/21 19:52:00     30s] (I)      Site width          :   410  (dbu)
[04/21 19:52:00     30s] (I)      Row height          :  3280  (dbu)
[04/21 19:52:00     30s] (I)      GCell row height    :  3280  (dbu)
[04/21 19:52:00     30s] (I)      GCell width         : 13120  (dbu)
[04/21 19:52:00     30s] (I)      GCell height        : 13120  (dbu)
[04/21 19:52:00     30s] (I)      Grid                :    33    32     5
[04/21 19:52:00     30s] (I)      Layer numbers       :     1     2     3     4     5
[04/21 19:52:00     30s] (I)      Vertical capacity   :     0 13120     0 13120     0
[04/21 19:52:00     30s] (I)      Horizontal capacity : 13120     0 13120     0 13120
[04/21 19:52:00     30s] (I)      Default wire width  :   160   200   200   200   200
[04/21 19:52:00     30s] (I)      Default wire space  :   170   200   200   200   200
[04/21 19:52:00     30s] (I)      Default wire pitch  :   330   400   400   400   400
[04/21 19:52:00     30s] (I)      Default pitch size  :   410   410   410   410   410
[04/21 19:52:00     30s] (I)      First track coord   :   410   205   410   205   410
[04/21 19:52:00     30s] (I)      Num tracks per GCell: 32.00 32.00 32.00 32.00 32.00
[04/21 19:52:00     30s] (I)      Total num of tracks :  1015  1035  1015  1035  1015
[04/21 19:52:00     30s] (I)      Num of masks        :     1     1     1     1     1
[04/21 19:52:00     30s] (I)      Num of trim masks   :     0     0     0     0     0
[04/21 19:52:00     30s] (I)      --------------------------------------------------------
[04/21 19:52:00     30s] 
[04/21 19:52:00     30s] (I)      ============ Routing rule table ============
[04/21 19:52:00     30s] (I)      Rule id: 0  Nets: 9782
[04/21 19:52:00     30s] (I)      ========================================
[04/21 19:52:00     30s] (I)      
[04/21 19:52:00     30s] (I)      ======== NDR :  =========
[04/21 19:52:00     30s] (I)      +--------------+--------+
[04/21 19:52:00     30s] (I)      |           ID |      0 |
[04/21 19:52:00     30s] (I)      |         Name |        |
[04/21 19:52:00     30s] (I)      |      Default |    yes |
[04/21 19:52:00     30s] (I)      |  Clk Special |     no |
[04/21 19:52:00     30s] (I)      | Hard spacing |     no |
[04/21 19:52:00     30s] (I)      |    NDR track | (none) |
[04/21 19:52:00     30s] (I)      |      NDR via | (none) |
[04/21 19:52:00     30s] (I)      |  Extra space |      0 |
[04/21 19:52:00     30s] (I)      |      Shields |      0 |
[04/21 19:52:00     30s] (I)      |   Demand (H) |      1 |
[04/21 19:52:00     30s] (I)      |   Demand (V) |      1 |
[04/21 19:52:00     30s] (I)      |        #Nets |   9782 |
[04/21 19:52:00     30s] (I)      +--------------+--------+
[04/21 19:52:00     30s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:52:00     30s] (I)      |  Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[04/21 19:52:00     30s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:52:00     30s] (I)      | METAL1    160      170    410      410      1      1      1    100    100        yes |
[04/21 19:52:00     30s] (I)      | METAL2    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:52:00     30s] (I)      | METAL3    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:52:00     30s] (I)      | METAL4    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:52:00     30s] (I)      | METAL5    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:52:00     30s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:52:00     30s] (I)      =============== Blocked Tracks ===============
[04/21 19:52:00     30s] (I)      +-------+---------+----------+---------------+
[04/21 19:52:00     30s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/21 19:52:00     30s] (I)      +-------+---------+----------+---------------+
[04/21 19:52:00     30s] (I)      |     1 |   33495 |    29043 |        86.71% |
[04/21 19:52:00     30s] (I)      |     2 |   33120 |        0 |         0.00% |
[04/21 19:52:00     30s] (I)      |     3 |   33495 |        0 |         0.00% |
[04/21 19:52:00     30s] (I)      |     4 |   33120 |        0 |         0.00% |
[04/21 19:52:00     30s] (I)      |     5 |   33495 |        0 |         0.00% |
[04/21 19:52:00     30s] (I)      +-------+---------+----------+---------------+
[04/21 19:52:00     30s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2.74 MB )
[04/21 19:52:00     30s] (I)      Reset routing kernel
[04/21 19:52:00     30s] (I)      numLocalWires=32035  numGlobalNetBranches=11267  numLocalNetBranches=4811
[04/21 19:52:00     30s] (I)      totalPins=39878  totalGlobalPin=20272 (50.84%)
[04/21 19:52:00     30s] (I)      total 2D Cap : 138435 = (72195 H, 66240 V)
[04/21 19:52:00     30s] (I)      total 2D Demand : 4471 = (4471 H, 0 V)
[04/21 19:52:00     30s] (I)      #blocked GCells = 0
[04/21 19:52:00     30s] (I)      #regions = 1
[04/21 19:52:00     30s] (I)      
[04/21 19:52:00     30s] (I)      ============  Phase 1a Route ============
[04/21 19:52:00     30s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/21 19:52:00     30s] (I)      Usage: 22915 = (11904 H, 11011 V) = (16.49% H, 16.62% V) = (1.562e+05um H, 1.445e+05um V)
[04/21 19:52:00     30s] (I)      
[04/21 19:52:00     30s] (I)      ============  Phase 1b Route ============
[04/21 19:52:00     30s] (I)      Usage: 22915 = (11904 H, 11011 V) = (16.49% H, 16.62% V) = (1.562e+05um H, 1.445e+05um V)
[04/21 19:52:00     30s] (I)      eGR overflow: 0.00% H + 0.00% V
[04/21 19:52:00     30s] 
[04/21 19:52:00     30s] (I)      Updating congestion map
[04/21 19:52:00     30s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[04/21 19:52:00     30s] (I)      Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2.75 MB )
[04/21 19:52:00     30s] Finished Early Global Route rough congestion estimation: mem = 2843.2M
[04/21 19:52:00     30s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.064, REAL:0.064, MEM:2843.2M, EPOCH TIME: 1745239920.028314
[04/21 19:52:00     30s] earlyGlobalRoute rough estimation gcell size 4 row height
[04/21 19:52:00     30s] OPERPROF: Starting CDPad at level 1, MEM:2843.2M, EPOCH TIME: 1745239920.028465
[04/21 19:52:00     30s] CDPadU 0.830 -> 0.832. R=0.708, N=9675, GS=13.120
[04/21 19:52:00     30s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.020, MEM:2843.2M, EPOCH TIME: 1745239920.048402
[04/21 19:52:00     30s] OPERPROF: Starting NP-MAIN at level 1, MEM:2843.2M, EPOCH TIME: 1745239920.048749
[04/21 19:52:00     30s] OPERPROF:   Starting NP-Place at level 2, MEM:2844.7M, EPOCH TIME: 1745239920.085204
[04/21 19:52:00     30s] OPERPROF:   Finished NP-Place at level 2, CPU:0.030, REAL:0.030, MEM:2849.2M, EPOCH TIME: 1745239920.115178
[04/21 19:52:00     30s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.074, REAL:0.074, MEM:2849.2M, EPOCH TIME: 1745239920.123145
[04/21 19:52:00     30s] Global placement CDP skipped at cutLevel 9.
[04/21 19:52:00     30s] Iteration  9: Total net bbox = 2.487e+05 (1.32e+05 1.17e+05)
[04/21 19:52:00     30s]               Est.  stn bbox = 3.097e+05 (1.63e+05 1.46e+05)
[04/21 19:52:00     30s]               cpu = 0:00:02.6 real = 0:00:03.0 mem = 2849.2M
[04/21 19:52:00     30s] Iteration 10: Total net bbox = 2.487e+05 (1.32e+05 1.17e+05)
[04/21 19:52:00     30s]               Est.  stn bbox = 3.097e+05 (1.63e+05 1.46e+05)
[04/21 19:52:00     30s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2849.2M
[04/21 19:52:00     30s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:2849.2M, EPOCH TIME: 1745239920.140030
[04/21 19:52:00     30s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/21 19:52:00     30s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.000, REAL:0.000, MEM:2849.2M, EPOCH TIME: 1745239920.140332
[04/21 19:52:00     30s] Legalizing MH Cells... 0 / 0 (level 8) on ATmega328pb
[04/21 19:52:00     30s] MH packer: No MH instances from GP
[04/21 19:52:00     30s] 0 (out of 0) MH cells were successfully legalized.
[04/21 19:52:00     30s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2849.2M, DRC: 0)
[04/21 19:52:00     30s] OPERPROF: Starting NP-MAIN at level 1, MEM:2849.2M, EPOCH TIME: 1745239920.140602
[04/21 19:52:00     30s] OPERPROF:   Starting NP-Place at level 2, MEM:2849.2M, EPOCH TIME: 1745239920.176332
[04/21 19:52:06     37s] GP RA stats: MHOnly 0 nrInst 9675 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[04/21 19:52:08     38s] OPERPROF:     Starting NP-Blockage-Aware-Snap at level 3, MEM:2881.2M, EPOCH TIME: 1745239928.569019
[04/21 19:52:08     38s] OPERPROF:     Finished NP-Blockage-Aware-Snap at level 3, CPU:0.000, REAL:0.000, MEM:2881.2M, EPOCH TIME: 1745239928.569091
[04/21 19:52:08     38s] OPERPROF:   Finished NP-Place at level 2, CPU:8.216, REAL:8.393, MEM:2865.2M, EPOCH TIME: 1745239928.569644
[04/21 19:52:08     38s] OPERPROF: Finished NP-MAIN at level 1, CPU:8.259, REAL:8.437, MEM:2849.2M, EPOCH TIME: 1745239928.577316
[04/21 19:52:08     38s] Iteration 11: Total net bbox = 2.409e+05 (1.21e+05 1.20e+05)
[04/21 19:52:08     38s]               Est.  stn bbox = 2.979e+05 (1.49e+05 1.49e+05)
[04/21 19:52:08     38s]               cpu = 0:00:08.3 real = 0:00:08.0 mem = 2849.2M
[04/21 19:52:08     38s] [adp] clock
[04/21 19:52:08     38s] [adp] weight, nr nets, wire length
[04/21 19:52:08     38s] [adp]      0        3  966.501000
[04/21 19:52:08     38s] [adp] data
[04/21 19:52:08     38s] [adp] weight, nr nets, wire length
[04/21 19:52:08     38s] [adp]      0     9794  240185.523000
[04/21 19:52:08     38s] [adp] 0.000000|0.000000|0.000000
[04/21 19:52:08     38s] Iteration 12: Total net bbox = 2.409e+05 (1.21e+05 1.20e+05)
[04/21 19:52:08     38s]               Est.  stn bbox = 2.979e+05 (1.49e+05 1.49e+05)
[04/21 19:52:08     38s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2849.2M
[04/21 19:52:08     38s] Clear WL Bound Manager after Global Placement... 
[04/21 19:52:08     38s] Finished Global Placement (cpu=0:00:23.8, real=0:00:25.0, mem=2849.2M)
[04/21 19:52:08     38s] Keep Tdgp Graph and DB for later use
[04/21 19:52:08     38s] Info: 2 clock gating cells identified, 1 (on average) moved 5/5
[04/21 19:52:08     38s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:2849.2M, EPOCH TIME: 1745239928.597193
[04/21 19:52:08     38s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:2849.2M, EPOCH TIME: 1745239928.597209
[04/21 19:52:08     38s] Saved padding area to DB
[04/21 19:52:08     38s] Cell ATmega328pb LLGs are deleted
[04/21 19:52:08     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:08     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:08     38s] # Resetting pin-track-align track data.
[04/21 19:52:08     38s] Solver runtime cpu: 0:00:20.3 real: 0:00:20.9
[04/21 19:52:08     38s] Core Placement runtime cpu: 0:00:23.6 real: 0:00:24.0
[04/21 19:52:08     38s] Begin: Reorder Scan Chains
[04/21 19:52:08     38s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/21 19:52:08     38s] Type 'man IMPSP-9025' for more detail.
[04/21 19:52:08     38s] End: Reorder Scan Chains
[04/21 19:52:08     38s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:2849.2M, EPOCH TIME: 1745239928.601655
[04/21 19:52:08     38s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2849.2M, EPOCH TIME: 1745239928.601696
[04/21 19:52:08     38s] Processing tracks to init pin-track alignment.
[04/21 19:52:08     38s] z: 2, totalTracks: 1
[04/21 19:52:08     38s] z: 4, totalTracks: 1
[04/21 19:52:08     38s] z: 6, totalTracks: 1
[04/21 19:52:08     38s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:52:08     38s] Cell ATmega328pb LLGs are deleted
[04/21 19:52:08     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:08     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:08     38s] # Building ATmega328pb llgBox search-tree.
[04/21 19:52:08     38s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:2849.2M, EPOCH TIME: 1745239928.604661
[04/21 19:52:08     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:08     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:08     38s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:2849.2M, EPOCH TIME: 1745239928.604861
[04/21 19:52:08     38s] Max number of tech site patterns supported in site array is 256.
[04/21 19:52:08     38s] Core basic site is HD_CoreSite
[04/21 19:52:08     38s] After signature check, allow fast init is true, keep pre-filter is true.
[04/21 19:52:08     38s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/21 19:52:08     38s] Fast DP-INIT is on for default
[04/21 19:52:08     38s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/21 19:52:08     38s] Atter site array init, number of instance map data is 0.
[04/21 19:52:08     38s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.007, REAL:0.007, MEM:2849.2M, EPOCH TIME: 1745239928.611994
[04/21 19:52:08     38s] 
[04/21 19:52:08     38s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:52:08     38s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:52:08     38s] OPERPROF:       Starting CMU at level 4, MEM:2849.2M, EPOCH TIME: 1745239928.612451
[04/21 19:52:08     38s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2849.2M, EPOCH TIME: 1745239928.612934
[04/21 19:52:08     38s] 
[04/21 19:52:08     38s] Bad Lib Cell Checking (CMU) is done! (0)
[04/21 19:52:08     38s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.009, REAL:0.009, MEM:2849.2M, EPOCH TIME: 1745239928.613350
[04/21 19:52:08     38s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:2849.2M, EPOCH TIME: 1745239928.613369
[04/21 19:52:08     38s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:2849.2M, EPOCH TIME: 1745239928.613423
[04/21 19:52:08     38s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2849.2MB).
[04/21 19:52:08     38s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.013, REAL:0.013, MEM:2849.2M, EPOCH TIME: 1745239928.615137
[04/21 19:52:08     38s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.013, REAL:0.014, MEM:2849.2M, EPOCH TIME: 1745239928.615166
[04/21 19:52:08     38s] TDRefine: refinePlace mode is spiral
[04/21 19:52:08     38s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2911417.1
[04/21 19:52:08     38s] OPERPROF: Starting Refine-Place at level 1, MEM:2849.2M, EPOCH TIME: 1745239928.615231
[04/21 19:52:08     38s] *** Starting refinePlace (0:00:38.7 mem=2849.2M) ***
[04/21 19:52:08     38s] Total net bbox length = 2.410e+05 (1.214e+05 1.196e+05) (ext = 1.480e+04)
[04/21 19:52:08     38s] 
[04/21 19:52:08     38s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:52:08     38s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:52:08     38s] # spcSbClkGt: 1
[04/21 19:52:08     38s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/21 19:52:08     38s] Set min layer with design mode ( 1 )
[04/21 19:52:08     38s] Set max layer with design mode ( 5 )
[04/21 19:52:08     38s] Set min layer with design mode ( 1 )
[04/21 19:52:08     38s] Set max layer with design mode ( 5 )
[04/21 19:52:08     38s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:2849.2M, EPOCH TIME: 1745239928.623684
[04/21 19:52:08     38s] Starting refinePlace ...
[04/21 19:52:08     38s] Set min layer with design mode ( 1 )
[04/21 19:52:08     38s] Set max layer with design mode ( 5 )
[04/21 19:52:08     38s] Set min layer with design mode ( 1 )
[04/21 19:52:08     38s] Set max layer with design mode ( 5 )
[04/21 19:52:08     38s] DDP initSite1 nrRow 122 nrJob 122
[04/21 19:52:08     38s] DDP markSite nrRow 122 nrJob 122
[04/21 19:52:08     38s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[04/21 19:52:08     38s] ** Cut row section cpu time 0:00:00.0.
[04/21 19:52:08     38s]  ** Cut row section real time 0:00:00.0.
[04/21 19:52:08     38s]    Spread Effort: high, standalone mode, useDDP on.
[04/21 19:52:08     38s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2849.2MB) @(0:00:38.7 - 0:00:38.8).
[04/21 19:52:08     38s] Move report: preRPlace moves 9675 insts, mean move: 0.59 um, max move: 11.65 um 
[04/21 19:52:08     38s] 	Max move on inst (CPU_core_mul_is_used.avr_mul_Inst_adder_a_in_reg[15]): (247.47, 37.72) --> (252.56, 44.28)
[04/21 19:52:08     38s] 	Length: 27 sites, height: 1 rows, site name: HD_CoreSite, cell type: EDRNQHDV0
[04/21 19:52:08     38s] OPERPROF:     Starting spsTweakCongEngine::run at level 3, MEM:2849.2M, EPOCH TIME: 1745239928.689612
[04/21 19:52:08     38s] Tweakage: fix icg 0, fix clk 0.
[04/21 19:52:08     38s] Tweakage: density cost 0, scale 0.4.
[04/21 19:52:08     38s] Tweakage: activity cost 0, scale 1.0.
[04/21 19:52:08     38s] OPERPROF:       Starting Tweak-Cong-Engine/Core-Operation at level 4, MEM:2853.6M, EPOCH TIME: 1745239928.697342
[04/21 19:52:08     38s] OPERPROF:         Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, MEM:2853.6M, EPOCH TIME: 1745239928.699694
[04/21 19:52:08     38s] Tweakage swap 392 pairs.
[04/21 19:52:08     38s] Tweakage perm 634 insts, flip 3852 insts.
[04/21 19:52:08     38s] Tweakage perm 261 insts, flip 279 insts.
[04/21 19:52:08     38s] Tweakage swap 97 pairs.
[04/21 19:52:08     38s] Tweakage perm 96 insts, flip 77 insts.
[04/21 19:52:08     39s] Tweakage perm 9 insts, flip 3 insts.
[04/21 19:52:08     39s] Tweakage swap 62 pairs.
[04/21 19:52:09     39s] Tweakage swap 6 pairs.
[04/21 19:52:09     39s] Tweakage perm 202 insts, flip 666 insts.
[04/21 19:52:09     39s] Tweakage perm 36 insts, flip 44 insts.
[04/21 19:52:09     39s] OPERPROF:         Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, CPU:0.493, REAL:0.495, MEM:2853.6M, EPOCH TIME: 1745239929.194523
[04/21 19:52:09     39s] OPERPROF:       Finished Tweak-Cong-Engine/Core-Operation at level 4, CPU:0.497, REAL:0.498, MEM:2853.6M, EPOCH TIME: 1745239929.195414
[04/21 19:52:09     39s] OPERPROF:     Finished spsTweakCongEngine::run at level 3, CPU:0.506, REAL:0.508, MEM:2853.6M, EPOCH TIME: 1745239929.197423
[04/21 19:52:09     39s] Move report: Congestion aware Tweak moves 2299 insts, mean move: 4.32 um, max move: 50.02 um 
[04/21 19:52:09     39s] 	Max move on inst (g258297): (325.54, 93.48) --> (329.64, 47.56)
[04/21 19:52:09     39s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.5, real=0:00:01.0, mem=2853.6mb) @(0:00:38.8 - 0:00:39.3).
[04/21 19:52:09     39s] 
[04/21 19:52:09     39s]  === Spiral for Logical I: (movable: 9675) ===
[04/21 19:52:09     39s] 
[04/21 19:52:09     39s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[04/21 19:52:09     39s] 
[04/21 19:52:09     39s]  Info: 0 filler has been deleted!
[04/21 19:52:09     39s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/21 19:52:09     39s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/21 19:52:09     39s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/21 19:52:09     39s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2821.6MB) @(0:00:39.3 - 0:00:39.4).
[04/21 19:52:09     39s] Move report: Detail placement moves 9675 insts, mean move: 1.39 um, max move: 50.40 um 
[04/21 19:52:09     39s] 	Max move on inst (g258297): (325.14, 93.46) --> (329.64, 47.56)
[04/21 19:52:09     39s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2821.6MB
[04/21 19:52:09     39s] Statistics of distance of Instance movement in refine placement:
[04/21 19:52:09     39s]   maximum (X+Y) =        50.40 um
[04/21 19:52:09     39s]   inst (g258297) with max move: (325.137, 93.458) -> (329.64, 47.56)
[04/21 19:52:09     39s]   mean    (X+Y) =         1.39 um
[04/21 19:52:09     39s] Summary Report:
[04/21 19:52:09     39s] Instances move: 9675 (out of 9675 movable)
[04/21 19:52:09     39s] Instances flipped: 0
[04/21 19:52:09     39s] Mean displacement: 1.39 um
[04/21 19:52:09     39s] Max displacement: 50.40 um (Instance: g258297) (325.137, 93.458) -> (329.64, 47.56)
[04/21 19:52:09     39s] 	Length: 3 sites, height: 1 rows, site name: HD_CoreSite, cell type: INHDV1
[04/21 19:52:09     39s] 	Violation at original loc: Overlapping with other instance
[04/21 19:52:09     39s] Physical-only instances move: 0 (out of 0 movable physical-only)
[04/21 19:52:09     39s] Total instances moved : 9675
[04/21 19:52:09     39s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.672, REAL:0.675, MEM:2821.6M, EPOCH TIME: 1745239929.298365
[04/21 19:52:09     39s] Total net bbox length = 2.331e+05 (1.127e+05 1.205e+05) (ext = 1.467e+04)
[04/21 19:52:09     39s] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2821.6MB
[04/21 19:52:09     39s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=2821.6MB) @(0:00:38.7 - 0:00:39.4).
[04/21 19:52:09     39s] *** Finished refinePlace (0:00:39.4 mem=2821.6M) ***
[04/21 19:52:09     39s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2911417.1
[04/21 19:52:09     39s] OPERPROF: Finished Refine-Place at level 1, CPU:0.684, REAL:0.686, MEM:2821.6M, EPOCH TIME: 1745239929.301498
[04/21 19:52:09     39s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:2821.6M, EPOCH TIME: 1745239929.301537
[04/21 19:52:09     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9675).
[04/21 19:52:09     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:09     39s] Cell ATmega328pb LLGs are deleted
[04/21 19:52:09     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:09     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:09     39s] # Resetting pin-track-align track data.
[04/21 19:52:09     39s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.007, REAL:0.007, MEM:2809.6M, EPOCH TIME: 1745239929.309036
[04/21 19:52:09     39s] *** Finished Initial Placement (cpu=0:00:24.6, real=0:00:26.0, mem=2809.6M) ***
[04/21 19:52:09     39s] Processing tracks to init pin-track alignment.
[04/21 19:52:09     39s] z: 2, totalTracks: 1
[04/21 19:52:09     39s] z: 4, totalTracks: 1
[04/21 19:52:09     39s] z: 6, totalTracks: 1
[04/21 19:52:09     39s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:52:09     39s] Cell ATmega328pb LLGs are deleted
[04/21 19:52:09     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:09     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:09     39s] # Building ATmega328pb llgBox search-tree.
[04/21 19:52:09     39s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2809.6M, EPOCH TIME: 1745239929.311946
[04/21 19:52:09     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:09     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:09     39s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2809.6M, EPOCH TIME: 1745239929.312059
[04/21 19:52:09     39s] Max number of tech site patterns supported in site array is 256.
[04/21 19:52:09     39s] Core basic site is HD_CoreSite
[04/21 19:52:09     39s] After signature check, allow fast init is true, keep pre-filter is true.
[04/21 19:52:09     39s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/21 19:52:09     39s] Fast DP-INIT is on for default
[04/21 19:52:09     39s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/21 19:52:09     39s] Atter site array init, number of instance map data is 0.
[04/21 19:52:09     39s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.007, REAL:0.007, MEM:2809.6M, EPOCH TIME: 1745239929.319324
[04/21 19:52:09     39s] 
[04/21 19:52:09     39s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:52:09     39s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:52:09     39s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.008, MEM:2809.6M, EPOCH TIME: 1745239929.319972
[04/21 19:52:09     39s] default core: bins with density > 0.750 = 46.15 % ( 78 / 169 )
[04/21 19:52:09     39s] Density distribution unevenness ratio = 12.784%
[04/21 19:52:09     39s] Density distribution unevenness ratio (U70) = 12.742%
[04/21 19:52:09     39s] Density distribution unevenness ratio (U80) = 5.074%
[04/21 19:52:09     39s] Density distribution unevenness ratio (U90) = 0.983%
[04/21 19:52:09     39s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:2809.6M, EPOCH TIME: 1745239929.322537
[04/21 19:52:09     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:09     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:09     39s] Cell ATmega328pb LLGs are deleted
[04/21 19:52:09     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:09     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:09     39s] # Resetting pin-track-align track data.
[04/21 19:52:09     39s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.004, REAL:0.004, MEM:2809.6M, EPOCH TIME: 1745239929.326564
[04/21 19:52:09     39s] Starting IO pin assignment...
[04/21 19:52:09     39s] The design is not routed. Using placement based method for pin assignment.
[04/21 19:52:09     39s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1510365010 routing_via=1 timing=1 sns=1
[04/21 19:52:09     39s] Completed IO pin assignment.
[04/21 19:52:09     39s] UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/21 19:52:09     39s] UM:*                                                                   final
[04/21 19:52:09     39s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/21 19:52:09     39s] UM:*                                                                   global_place
[04/21 19:52:09     39s] Effort level <high> specified for tdgp_reg2reg_default path_group
[04/21 19:52:09     39s] 
[04/21 19:52:09     39s] *** Start incrementalPlace ***
[04/21 19:52:09     39s] User Input Parameters:
[04/21 19:52:09     39s] - Congestion Driven    : On
[04/21 19:52:09     39s] - Timing Driven        : On
[04/21 19:52:09     39s] - Area-Violation Based : On
[04/21 19:52:09     39s] - Start Rollback Level : -5
[04/21 19:52:09     39s] - Legalized            : On
[04/21 19:52:09     39s] - Window Based         : Off
[04/21 19:52:09     39s] - eDen incr mode       : Off
[04/21 19:52:09     39s] - Small incr mode      : Off
[04/21 19:52:09     39s] 
[04/21 19:52:09     39s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:2837.6M, EPOCH TIME: 1745239929.470988
[04/21 19:52:09     39s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:2837.6M, EPOCH TIME: 1745239929.471016
[04/21 19:52:09     39s] Active views:
[04/21 19:52:09     39s]   view_ss_v1p08_125c
[04/21 19:52:09     39s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2837.6M, EPOCH TIME: 1745239929.472052
[04/21 19:52:09     39s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[04/21 19:52:09     39s] Type 'man IMPPTN-1250' for more detail.
[04/21 19:52:09     39s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.002, REAL:0.002, MEM:2837.6M, EPOCH TIME: 1745239929.474161
[04/21 19:52:09     39s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2837.6M, EPOCH TIME: 1745239929.474192
[04/21 19:52:09     39s] Starting Early Global Route congestion estimation: mem = 2837.6M
[04/21 19:52:09     39s] (I)      Initializing eGR engine (regular)
[04/21 19:52:09     39s] Set min layer with design mode ( 1 )
[04/21 19:52:09     39s] Set max layer with design mode ( 5 )
[04/21 19:52:09     39s] (I)      clean place blk overflow:
[04/21 19:52:09     39s] (I)      H : enabled 1.00 0
[04/21 19:52:09     39s] (I)      V : enabled 1.00 0
[04/21 19:52:09     39s] (I)      Initializing eGR engine (regular)
[04/21 19:52:09     39s] Set min layer with design mode ( 1 )
[04/21 19:52:09     39s] Set max layer with design mode ( 5 )
[04/21 19:52:09     39s] (I)      clean place blk overflow:
[04/21 19:52:09     39s] (I)      H : enabled 1.00 0
[04/21 19:52:09     39s] (I)      V : enabled 1.00 0
[04/21 19:52:09     39s] (I)      Started Early Global Route kernel ( Curr Mem: 2.73 MB )
[04/21 19:52:09     39s] (I)      Running eGR Regular flow
[04/21 19:52:09     39s] (I)      # wire layers (front) : 8
[04/21 19:52:09     39s] (I)      # wire layers (back)  : 0
[04/21 19:52:09     39s] (I)      min wire layer : 1
[04/21 19:52:09     39s] (I)      max wire layer : 7
[04/21 19:52:09     39s] (I)      # cut layers (front) : 7
[04/21 19:52:09     39s] (I)      # cut layers (back)  : 0
[04/21 19:52:09     39s] (I)      min cut layer : 1
[04/21 19:52:09     39s] (I)      max cut layer : 6
[04/21 19:52:09     39s] (I)      ================================ Layers ================================
[04/21 19:52:09     39s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:52:09     39s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[04/21 19:52:09     39s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:52:09     39s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[04/21 19:52:09     39s] (I)      | 33 |  0 |    CONT |     cut |      1 |       |       |       |       |
[04/21 19:52:09     39s] (I)      |  1 |  1 |  METAL1 |    wire |      1 |       |   160 |   170 |   410 |
[04/21 19:52:09     39s] (I)      | 34 |  1 |   VIA12 |     cut |      1 |       |       |       |       |
[04/21 19:52:09     39s] (I)      |  2 |  2 |  METAL2 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:52:09     39s] (I)      | 35 |  2 |   VIA23 |     cut |      1 |       |       |       |       |
[04/21 19:52:09     39s] (I)      |  3 |  3 |  METAL3 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:52:09     39s] (I)      | 36 |  3 |   VIA34 |     cut |      1 |       |       |       |       |
[04/21 19:52:09     39s] (I)      |  4 |  4 |  METAL4 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:52:09     39s] (I)      | 37 |  4 |   VIA45 |     cut |      1 |       |       |       |       |
[04/21 19:52:09     39s] (I)      |  5 |  5 |  METAL5 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:52:09     39s] (I)      | 38 |  5 |   VIA56 |     cut |      1 |       |       |       |       |
[04/21 19:52:09     39s] (I)      |  6 |  6 |  METAL6 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:52:09     39s] (I)      | 39 |  6 |   VIA67 |     cut |      1 |       |       |       |       |
[04/21 19:52:09     39s] (I)      |  7 |  7 |  METAL7 |    wire |      1 |       |   420 |   420 |   840 |
[04/21 19:52:09     39s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:52:09     39s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[04/21 19:52:09     39s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:52:09     39s] (I)      Started Import and model ( Curr Mem: 2.73 MB )
[04/21 19:52:09     39s] (I)      == Non-default Options ==
[04/21 19:52:09     39s] (I)      Maximum routing layer                              : 5
[04/21 19:52:09     39s] (I)      Minimum routing layer                              : 1
[04/21 19:52:09     39s] (I)      Top routing layer                                  : 5
[04/21 19:52:09     39s] (I)      Bottom routing layer                               : 1
[04/21 19:52:09     39s] (I)      Number of threads                                  : 1
[04/21 19:52:09     39s] (I)      Route tie net to shape                             : auto
[04/21 19:52:09     39s] (I)      Use non-blocking free Dbs wires                    : false
[04/21 19:52:09     39s] (I)      Method to set GCell size                           : row
[04/21 19:52:09     39s] (I)      Tie hi/lo max distance                             : 32.800000
[04/21 19:52:09     39s] (I)      Counted 133 PG shapes. eGR will not process PG shapes layer by layer.
[04/21 19:52:09     39s] (I)      ============== Pin Summary ==============
[04/21 19:52:09     39s] (I)      +-------+--------+---------+------------+
[04/21 19:52:09     39s] (I)      | Layer | # pins | % total |      Group |
[04/21 19:52:09     39s] (I)      +-------+--------+---------+------------+
[04/21 19:52:09     39s] (I)      |     1 |  39741 |  100.00 |        Pin |
[04/21 19:52:09     39s] (I)      |     2 |      0 |    0.00 | Pin access |
[04/21 19:52:09     39s] (I)      |     3 |      0 |    0.00 | Pin access |
[04/21 19:52:09     39s] (I)      |     4 |      0 |    0.00 |      Other |
[04/21 19:52:09     39s] (I)      |     5 |      0 |    0.00 |      Other |
[04/21 19:52:09     39s] (I)      |     6 |      0 |    0.00 |      Other |
[04/21 19:52:09     39s] (I)      |     7 |      0 |    0.00 |      Other |
[04/21 19:52:09     39s] (I)      +-------+--------+---------+------------+
[04/21 19:52:09     39s] (I)      Use row-based GCell size
[04/21 19:52:09     39s] (I)      Use row-based GCell align
[04/21 19:52:09     39s] (I)      layer 0 area = 80000
[04/21 19:52:09     39s] (I)      layer 1 area = 120000
[04/21 19:52:09     39s] (I)      layer 2 area = 120000
[04/21 19:52:09     39s] (I)      layer 3 area = 120000
[04/21 19:52:09     39s] (I)      layer 4 area = 120000
[04/21 19:52:09     39s] (I)      GCell unit size   : 3280
[04/21 19:52:09     39s] (I)      GCell multiplier  : 1
[04/21 19:52:09     39s] (I)      GCell row height  : 3280
[04/21 19:52:09     39s] (I)      Actual row height : 3280
[04/21 19:52:09     39s] (I)      GCell align ref   : 8200 8200
[04/21 19:52:09     39s] [NR-eGR] Track table information for default rule: 
[04/21 19:52:09     39s] [NR-eGR] METAL1 has single uniform track structure
[04/21 19:52:09     39s] [NR-eGR] METAL2 has single uniform track structure
[04/21 19:52:09     39s] [NR-eGR] METAL3 has single uniform track structure
[04/21 19:52:09     39s] [NR-eGR] METAL4 has single uniform track structure
[04/21 19:52:09     39s] [NR-eGR] METAL5 has single uniform track structure
[04/21 19:52:09     39s] [NR-eGR] METAL6 has single uniform track structure
[04/21 19:52:09     39s] [NR-eGR] METAL7 has single uniform track structure
[04/21 19:52:09     39s] (I)      ================ Default via =================
[04/21 19:52:09     39s] (I)      +---+--------------------+-------------------+
[04/21 19:52:09     39s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut   |
[04/21 19:52:09     39s] (I)      +---+--------------------+-------------------+
[04/21 19:52:09     39s] (I)      | 1 |    4  Via1_alt_r90 |   25  Via1_2cut_E |
[04/21 19:52:09     39s] (I)      | 2 |    5  Via2         |   29  Via2_2cut_E |
[04/21 19:52:09     39s] (I)      | 3 |    9  Via3         |   33  Via3_2cut_E |
[04/21 19:52:09     39s] (I)      | 4 |   13  Via4         |   37  Via4_2cut_E |
[04/21 19:52:09     39s] (I)      | 5 |   17  Via5         |   41  Via5_2cut_E |
[04/21 19:52:09     39s] (I)      | 6 |   23  Via6_r90     |   45  Via6_2cut_E |
[04/21 19:52:09     39s] (I)      +---+--------------------+-------------------+
[04/21 19:52:09     39s] (I)      Design has 0 placement macros with 0 shapes. 
[04/21 19:52:09     39s] [NR-eGR] Read 123 PG shapes
[04/21 19:52:09     39s] [NR-eGR] Read 0 clock shapes
[04/21 19:52:09     39s] [NR-eGR] Read 0 other shapes
[04/21 19:52:09     39s] [NR-eGR] #Routing Blockages  : 0
[04/21 19:52:09     39s] [NR-eGR] #Instance Blockages : 265910
[04/21 19:52:09     39s] [NR-eGR] #PG Blockages       : 123
[04/21 19:52:09     39s] [NR-eGR] #Halo Blockages     : 0
[04/21 19:52:09     39s] [NR-eGR] #Boundary Blockages : 0
[04/21 19:52:09     39s] [NR-eGR] #Clock Blockages    : 0
[04/21 19:52:09     39s] [NR-eGR] #Other Blockages    : 0
[04/21 19:52:09     39s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/21 19:52:09     39s] (I)      Custom ignore net properties:
[04/21 19:52:09     39s] (I)      1 : NotLegal
[04/21 19:52:09     39s] (I)      Default ignore net properties:
[04/21 19:52:09     39s] (I)      1 : Special
[04/21 19:52:09     39s] (I)      2 : Analog
[04/21 19:52:09     39s] (I)      3 : Fixed
[04/21 19:52:09     39s] (I)      4 : Skipped
[04/21 19:52:09     39s] (I)      5 : MixedSignal
[04/21 19:52:09     39s] (I)      Prerouted net properties:
[04/21 19:52:09     39s] (I)      1 : NotLegal
[04/21 19:52:09     39s] (I)      2 : Special
[04/21 19:52:09     39s] (I)      3 : Analog
[04/21 19:52:09     39s] (I)      4 : Fixed
[04/21 19:52:09     39s] (I)      5 : Skipped
[04/21 19:52:09     39s] (I)      6 : MixedSignal
[04/21 19:52:09     39s] [NR-eGR] Early global route reroute all routable nets
[04/21 19:52:09     39s] [NR-eGR] #prerouted nets         : 0
[04/21 19:52:09     39s] [NR-eGR] #prerouted special nets : 0
[04/21 19:52:09     39s] [NR-eGR] #prerouted wires        : 0
[04/21 19:52:09     39s] [NR-eGR] Read 9782 nets ( ignored 0 )
[04/21 19:52:09     39s] (I)        Front-side 9782 ( ignored 0 )
[04/21 19:52:09     39s] (I)        Back-side  0 ( ignored 0 )
[04/21 19:52:09     39s] (I)        Both-side  0 ( ignored 0 )
[04/21 19:52:09     39s] (I)      Reading macro buffers
[04/21 19:52:09     39s] (I)      Number of macros with buffers: 0
[04/21 19:52:09     39s] (I)      early_global_route_priority property id does not exist.
[04/21 19:52:09     39s] (I)      Read Num Blocks=266033  Num Prerouted Wires=0  Num CS=0
[04/21 19:52:09     39s] (I)      Layer 0 (H) : #blockages 266033 : #preroutes 0
[04/21 19:52:09     39s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 0
[04/21 19:52:09     39s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[04/21 19:52:09     39s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[04/21 19:52:09     39s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[04/21 19:52:09     39s] (I)      Number of ignored nets                =      0
[04/21 19:52:09     39s] (I)      Number of connected nets              =      0
[04/21 19:52:09     39s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/21 19:52:09     39s] (I)      Number of clock nets                  =      3.  Ignored: No
[04/21 19:52:09     39s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/21 19:52:09     39s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/21 19:52:09     39s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/21 19:52:09     39s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/21 19:52:09     39s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/21 19:52:09     39s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[04/21 19:52:09     39s] (I)      Ndr track 0 does not exist
[04/21 19:52:09     39s] (I)      ---------------------Grid Graph Info--------------------
[04/21 19:52:09     39s] (I)      Routing area        : (0, 0) - (424350, 416560)
[04/21 19:52:09     39s] (I)      Core area           : (8200, 8200) - (416150, 408360)
[04/21 19:52:09     39s] (I)      Site width          :   410  (dbu)
[04/21 19:52:09     39s] (I)      Row height          :  3280  (dbu)
[04/21 19:52:09     39s] (I)      GCell row height    :  3280  (dbu)
[04/21 19:52:09     39s] (I)      GCell width         :  3280  (dbu)
[04/21 19:52:09     39s] (I)      GCell height        :  3280  (dbu)
[04/21 19:52:09     39s] (I)      Grid                :   129   127     5
[04/21 19:52:09     39s] (I)      Layer numbers       :     1     2     3     4     5
[04/21 19:52:09     39s] (I)      Vertical capacity   :     0  3280     0  3280     0
[04/21 19:52:09     39s] (I)      Horizontal capacity :  3280     0  3280     0  3280
[04/21 19:52:09     39s] (I)      Default wire width  :   160   200   200   200   200
[04/21 19:52:09     39s] (I)      Default wire space  :   170   200   200   200   200
[04/21 19:52:09     39s] (I)      Default wire pitch  :   330   400   400   400   400
[04/21 19:52:09     39s] (I)      Default pitch size  :   410   410   410   410   410
[04/21 19:52:09     39s] (I)      First track coord   :   410   205   410   205   410
[04/21 19:52:09     39s] (I)      Num tracks per GCell:  8.00  8.00  8.00  8.00  8.00
[04/21 19:52:09     39s] (I)      Total num of tracks :  1015  1035  1015  1035  1015
[04/21 19:52:09     39s] (I)      Num of masks        :     1     1     1     1     1
[04/21 19:52:09     39s] (I)      Num of trim masks   :     0     0     0     0     0
[04/21 19:52:09     39s] (I)      --------------------------------------------------------
[04/21 19:52:09     39s] 
[04/21 19:52:09     39s] [NR-eGR] ============ Routing rule table ============
[04/21 19:52:09     39s] [NR-eGR] Rule id: 0  Nets: 9782
[04/21 19:52:09     39s] [NR-eGR] ========================================
[04/21 19:52:09     39s] [NR-eGR] 
[04/21 19:52:09     39s] (I)      ======== NDR :  =========
[04/21 19:52:09     39s] (I)      +--------------+--------+
[04/21 19:52:09     39s] (I)      |           ID |      0 |
[04/21 19:52:09     39s] (I)      |         Name |        |
[04/21 19:52:09     39s] (I)      |      Default |    yes |
[04/21 19:52:09     39s] (I)      |  Clk Special |     no |
[04/21 19:52:09     39s] (I)      | Hard spacing |     no |
[04/21 19:52:09     39s] (I)      |    NDR track | (none) |
[04/21 19:52:09     39s] (I)      |      NDR via | (none) |
[04/21 19:52:09     39s] (I)      |  Extra space |      0 |
[04/21 19:52:09     39s] (I)      |      Shields |      0 |
[04/21 19:52:09     39s] (I)      |   Demand (H) |      1 |
[04/21 19:52:09     39s] (I)      |   Demand (V) |      1 |
[04/21 19:52:09     39s] (I)      |        #Nets |   9782 |
[04/21 19:52:09     39s] (I)      +--------------+--------+
[04/21 19:52:09     39s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:52:09     39s] (I)      |  Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[04/21 19:52:09     39s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:52:09     39s] (I)      | METAL1    160      170    410      410      1      1      1    100    100        yes |
[04/21 19:52:09     39s] (I)      | METAL2    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:52:09     39s] (I)      | METAL3    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:52:09     39s] (I)      | METAL4    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:52:09     39s] (I)      | METAL5    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:52:09     39s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:52:09     39s] (I)      =============== Blocked Tracks ===============
[04/21 19:52:09     39s] (I)      +-------+---------+----------+---------------+
[04/21 19:52:09     39s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/21 19:52:09     39s] (I)      +-------+---------+----------+---------------+
[04/21 19:52:09     39s] (I)      |     1 |  130935 |   105924 |        80.90% |
[04/21 19:52:09     39s] (I)      |     2 |  131445 |        0 |         0.00% |
[04/21 19:52:09     39s] (I)      |     3 |  130935 |        0 |         0.00% |
[04/21 19:52:09     39s] (I)      |     4 |  131445 |        0 |         0.00% |
[04/21 19:52:09     39s] (I)      |     5 |  130935 |        0 |         0.00% |
[04/21 19:52:09     39s] (I)      +-------+---------+----------+---------------+
[04/21 19:52:09     39s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2.73 MB )
[04/21 19:52:09     39s] (I)      Reset routing kernel
[04/21 19:52:09     39s] (I)      Started Global Routing ( Curr Mem: 2.73 MB )
[04/21 19:52:09     39s] (I)      totalPins=39881  totalGlobalPin=37013 (92.81%)
[04/21 19:52:09     39s] (I)      ================= Net Group Info =================
[04/21 19:52:09     39s] (I)      +----+----------------+--------------+-----------+
[04/21 19:52:09     39s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[04/21 19:52:09     39s] (I)      +----+----------------+--------------+-----------+
[04/21 19:52:09     39s] (I)      |  1 |           9782 |    METAL1(1) | METAL5(5) |
[04/21 19:52:09     39s] (I)      +----+----------------+--------------+-----------+
[04/21 19:52:09     39s] (I)      total 2D Cap : 551070 = (288180 H, 262890 V)
[04/21 19:52:09     39s] (I)      total 2D Demand : 2868 = (2868 H, 0 V)
[04/21 19:52:09     39s] (I)      #blocked GCells = 0
[04/21 19:52:09     39s] (I)      #regions = 1
[04/21 19:52:09     39s] [NR-eGR] Layer group 1: route 9782 net(s) in layer range [1, 5]
[04/21 19:52:09     39s] (I)      
[04/21 19:52:09     39s] (I)      ============  Phase 1a Route ============
[04/21 19:52:09     39s] (I)      Usage: 88882 = (43216 H, 45666 V) = (15.00% H, 17.37% V) = (1.417e+05um H, 1.498e+05um V)
[04/21 19:52:09     39s] (I)      
[04/21 19:52:09     39s] (I)      ============  Phase 1b Route ============
[04/21 19:52:09     39s] (I)      Usage: 88882 = (43216 H, 45666 V) = (15.00% H, 17.37% V) = (1.417e+05um H, 1.498e+05um V)
[04/21 19:52:09     39s] (I)      Overflow of layer group 1: 0.01% H + 0.03% V. EstWL: 2.915330e+05um
[04/21 19:52:09     39s] (I)      Congestion metric : 0.02%H 0.04%V, 0.05%HV
[04/21 19:52:09     39s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/21 19:52:09     39s] (I)      
[04/21 19:52:09     39s] (I)      ============  Phase 1c Route ============
[04/21 19:52:09     39s] (I)      Usage: 88882 = (43216 H, 45666 V) = (15.00% H, 17.37% V) = (1.417e+05um H, 1.498e+05um V)
[04/21 19:52:09     39s] (I)      
[04/21 19:52:09     39s] (I)      ============  Phase 1d Route ============
[04/21 19:52:09     39s] (I)      Usage: 88882 = (43216 H, 45666 V) = (15.00% H, 17.37% V) = (1.417e+05um H, 1.498e+05um V)
[04/21 19:52:09     39s] (I)      
[04/21 19:52:09     39s] (I)      ============  Phase 1e Route ============
[04/21 19:52:09     39s] (I)      Usage: 88882 = (43216 H, 45666 V) = (15.00% H, 17.37% V) = (1.417e+05um H, 1.498e+05um V)
[04/21 19:52:09     39s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.03% V. EstWL: 2.915330e+05um
[04/21 19:52:09     39s] (I)      
[04/21 19:52:09     39s] (I)      ============  Phase 1l Route ============
[04/21 19:52:09     39s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/21 19:52:09     39s] (I)      Layer  1:      25797        15         3       97160       32888    (74.71%) 
[04/21 19:52:09     39s] (I)      Layer  2:     130410     40384        51           0      130032    ( 0.00%) 
[04/21 19:52:09     39s] (I)      Layer  3:     129920     33147         6           0      130048    ( 0.00%) 
[04/21 19:52:09     39s] (I)      Layer  4:     130410     18003        22           0      130032    ( 0.00%) 
[04/21 19:52:09     39s] (I)      Layer  5:     129920      7776         0           0      130048    ( 0.00%) 
[04/21 19:52:09     39s] (I)      Total:        546457     99325        82       97160      553048    (14.94%) 
[04/21 19:52:09     39s] (I)      
[04/21 19:52:09     39s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/21 19:52:09     39s] [NR-eGR]                        OverCon           OverCon            
[04/21 19:52:09     39s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/21 19:52:09     39s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[04/21 19:52:09     39s] [NR-eGR] ---------------------------------------------------------------
[04/21 19:52:09     39s] [NR-eGR]  METAL1 ( 1)         3( 0.07%)         0( 0.00%)   ( 0.07%) 
[04/21 19:52:09     39s] [NR-eGR]  METAL2 ( 2)        41( 0.25%)         0( 0.00%)   ( 0.25%) 
[04/21 19:52:09     39s] [NR-eGR]  METAL3 ( 3)         5( 0.03%)         0( 0.00%)   ( 0.03%) 
[04/21 19:52:09     39s] [NR-eGR]  METAL4 ( 4)        17( 0.10%)         1( 0.01%)   ( 0.11%) 
[04/21 19:52:09     39s] [NR-eGR]  METAL5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/21 19:52:09     39s] [NR-eGR] ---------------------------------------------------------------
[04/21 19:52:09     39s] [NR-eGR]        Total        66( 0.10%)         1( 0.00%)   ( 0.10%) 
[04/21 19:52:09     39s] [NR-eGR] 
[04/21 19:52:09     39s] (I)      Finished Global Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2.74 MB )
[04/21 19:52:09     39s] (I)      Updating congestion map
[04/21 19:52:09     39s] (I)      total 2D Cap : 551636 = (288746 H, 262890 V)
[04/21 19:52:09     39s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.12% V
[04/21 19:52:09     39s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2.74 MB )
[04/21 19:52:09     39s] Early Global Route congestion estimation runtime: 0.10 seconds, mem = 2843.3M
[04/21 19:52:09     39s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.104, REAL:0.104, MEM:2843.3M, EPOCH TIME: 1745239929.578089
[04/21 19:52:09     39s] OPERPROF: Starting HotSpotCal at level 1, MEM:2843.3M, EPOCH TIME: 1745239929.578108
[04/21 19:52:09     39s] [hotspot] +------------+---------------+---------------+
[04/21 19:52:09     39s] [hotspot] |            |   max hotspot | total hotspot |
[04/21 19:52:09     39s] [hotspot] +------------+---------------+---------------+
[04/21 19:52:09     39s] [hotspot] | normalized |          0.00 |          0.00 |
[04/21 19:52:09     39s] [hotspot] +------------+---------------+---------------+
[04/21 19:52:09     39s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/21 19:52:09     39s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/21 19:52:09     39s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2859.3M, EPOCH TIME: 1745239929.579235
[04/21 19:52:09     39s] Skipped repairing congestion.
[04/21 19:52:09     39s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2859.3M, EPOCH TIME: 1745239929.579281
[04/21 19:52:09     39s] Starting Early Global Route wiring: mem = 2859.3M
[04/21 19:52:09     39s] (I)      Running track assignment and export wires
[04/21 19:52:09     39s] (I)      Delete wires for 9782 nets 
[04/21 19:52:09     39s] (I)      ============= Track Assignment ============
[04/21 19:52:09     39s] (I)      Started Track Assignment (1T) ( Curr Mem: 2.75 MB )
[04/21 19:52:09     39s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[04/21 19:52:09     39s] (I)      Run Multi-thread track assignment
[04/21 19:52:09     39s] (I)      Finished Track Assignment (1T) ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2.75 MB )
[04/21 19:52:09     39s] (I)      Started Export ( Curr Mem: 2.75 MB )
[04/21 19:52:09     39s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[04/21 19:52:09     39s] [NR-eGR] Total eGR-routed clock nets wire length: 11829um, number of vias: 3761
[04/21 19:52:09     39s] [NR-eGR] --------------------------------------------------------------------------
[04/21 19:52:09     39s] [NR-eGR]                 Length (um)   Vias 
[04/21 19:52:09     39s] [NR-eGR] -----------------------------------
[04/21 19:52:09     39s] [NR-eGR]  METAL1  (1H)         23517  40131 
[04/21 19:52:09     39s] [NR-eGR]  METAL2  (2V)         98965  27109 
[04/21 19:52:09     39s] [NR-eGR]  METAL3  (3H)         99890   5310 
[04/21 19:52:09     39s] [NR-eGR]  METAL4  (4V)         57403   1799 
[04/21 19:52:09     39s] [NR-eGR]  METAL5  (5H)         25732      0 
[04/21 19:52:09     39s] [NR-eGR]  METAL6  (6V)             0      0 
[04/21 19:52:09     39s] [NR-eGR]  METAL7  (7H)             0      0 
[04/21 19:52:09     39s] [NR-eGR] -----------------------------------
[04/21 19:52:09     39s] [NR-eGR]          Total       305507  74349 
[04/21 19:52:09     39s] [NR-eGR] --------------------------------------------------------------------------
[04/21 19:52:09     39s] [NR-eGR] Total half perimeter of net bounding box: 233029um
[04/21 19:52:09     39s] [NR-eGR] Total length: 305507um, number of vias: 74349
[04/21 19:52:09     39s] [NR-eGR] --------------------------------------------------------------------------
[04/21 19:52:09     39s] (I)      == Layer wire length by net rule ==
[04/21 19:52:09     39s] (I)                       Default 
[04/21 19:52:09     39s] (I)      -------------------------
[04/21 19:52:09     39s] (I)       METAL1  (1H)    23517um 
[04/21 19:52:09     39s] (I)       METAL2  (2V)    98965um 
[04/21 19:52:09     39s] (I)       METAL3  (3H)    99890um 
[04/21 19:52:09     39s] (I)       METAL4  (4V)    57403um 
[04/21 19:52:09     39s] (I)       METAL5  (5H)    25732um 
[04/21 19:52:09     39s] (I)       METAL6  (6V)        0um 
[04/21 19:52:09     39s] (I)       METAL7  (7H)        0um 
[04/21 19:52:09     39s] (I)      -------------------------
[04/21 19:52:09     39s] (I)               Total  305507um 
[04/21 19:52:09     39s] (I)      == Layer via count by net rule ==
[04/21 19:52:09     39s] (I)                      Default 
[04/21 19:52:09     39s] (I)      ------------------------
[04/21 19:52:09     39s] (I)       METAL1  (1H)     40131 
[04/21 19:52:09     39s] (I)       METAL2  (2V)     27109 
[04/21 19:52:09     39s] (I)       METAL3  (3H)      5310 
[04/21 19:52:09     39s] (I)       METAL4  (4V)      1799 
[04/21 19:52:09     39s] (I)       METAL5  (5H)         0 
[04/21 19:52:09     39s] (I)       METAL6  (6V)         0 
[04/21 19:52:09     39s] (I)       METAL7  (7H)         0 
[04/21 19:52:09     39s] (I)      ------------------------
[04/21 19:52:09     39s] (I)               Total    74349 
[04/21 19:52:09     39s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2.75 MB )
[04/21 19:52:09     39s] eee: RC Grid memory freed = 16464 (14 X 14 X 7 X 12b)
[04/21 19:52:09     39s] (I)      Global routing data unavailable, rerun eGR
[04/21 19:52:09     39s] (I)      Initializing eGR engine (regular)
[04/21 19:52:09     39s] Set min layer with design mode ( 1 )
[04/21 19:52:09     39s] Set max layer with design mode ( 5 )
[04/21 19:52:09     39s] (I)      clean place blk overflow:
[04/21 19:52:09     39s] (I)      H : enabled 1.00 0
[04/21 19:52:09     39s] (I)      V : enabled 1.00 0
[04/21 19:52:09     39s] Early Global Route wiring runtime: 0.10 seconds, mem = 2859.3M
[04/21 19:52:09     39s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.100, REAL:0.100, MEM:2859.3M, EPOCH TIME: 1745239929.679356
[04/21 19:52:09     39s] 0 delay mode for cte disabled.
[04/21 19:52:09     39s] SKP cleared!
[04/21 19:52:09     39s] 
[04/21 19:52:09     39s] *** Finished incrementalPlace (cpu=0:00:00.2, real=0:00:00.0)***
[04/21 19:52:09     39s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:2859.3M, EPOCH TIME: 1745239929.703198
[04/21 19:52:09     39s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:2859.3M, EPOCH TIME: 1745239929.703259
[04/21 19:52:09     39s] Tdgp not enabled or already been cleared! skip clearing
[04/21 19:52:09     39s] **placeDesign ... cpu = 0: 0:25, real = 0: 0:27, mem = 2818.3M **
[04/21 19:52:10     40s] AAE DB initialization (MEM=2844.24 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/21 19:52:10     40s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/21 19:52:10     40s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/21 19:52:10     40s] UM:*                                                                   final
[04/21 19:52:10     40s] UM: Running design category ...
[04/21 19:52:10     40s] Cell ATmega328pb LLGs are deleted
[04/21 19:52:10     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:10     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:10     40s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2844.2M, EPOCH TIME: 1745239930.073841
[04/21 19:52:10     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:10     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:10     40s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2844.2M, EPOCH TIME: 1745239930.074089
[04/21 19:52:10     40s] Max number of tech site patterns supported in site array is 256.
[04/21 19:52:10     40s] Core basic site is HD_CoreSite
[04/21 19:52:10     40s] After signature check, allow fast init is false, keep pre-filter is true.
[04/21 19:52:10     40s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/21 19:52:10     40s] SiteArray: non-trimmed site array dimensions = 122 x 995
[04/21 19:52:10     40s] SiteArray: use 626,688 bytes
[04/21 19:52:10     40s] SiteArray: current memory after site array memory allocation 2844.2M
[04/21 19:52:10     40s] SiteArray: FP blocked sites are writable
[04/21 19:52:10     40s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:2844.2M, EPOCH TIME: 1745239930.081926
[04/21 19:52:10     40s] Process 133 wires and vias for routing blockage analysis
[04/21 19:52:10     40s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:2844.2M, EPOCH TIME: 1745239930.082010
[04/21 19:52:10     40s] SiteArray: number of non floorplan blocked sites for llg default is 121390
[04/21 19:52:10     40s] Atter site array init, number of instance map data is 0.
[04/21 19:52:10     40s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.008, REAL:0.008, MEM:2844.2M, EPOCH TIME: 1745239930.082264
[04/21 19:52:10     40s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.009, REAL:0.009, MEM:2844.2M, EPOCH TIME: 1745239930.082542
[04/21 19:52:10     40s] Cell ATmega328pb LLGs are deleted
[04/21 19:52:10     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:10     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:10     40s] # Resetting pin-track-align track data.
[04/21 19:52:10     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:10     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:10     40s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/21 19:52:10     40s] UM:          26.05             28                                      place_design
[04/21 19:52:10     40s] VSMManager cleared!
[04/21 19:52:10     40s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:26.0/0:00:27.6 (0.9), totSession cpu/real = 0:00:40.4/0:02:34.0 (0.3), mem = 2844.2M
[04/21 19:52:10     40s] 
[04/21 19:52:10     40s] =============================================================================================
[04/21 19:52:10     40s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         23.30-p003_1
[04/21 19:52:10     40s] =============================================================================================
[04/21 19:52:10     40s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:52:10     40s] ---------------------------------------------------------------------------------------------
[04/21 19:52:10     40s] [ CellServerInit         ]      5   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:52:10     40s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:10     40s] [ RefinePlace            ]      1   0:00:00.7  (   2.5 % )     0:00:00.7 /  0:00:00.7    1.0
[04/21 19:52:10     40s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[04/21 19:52:10     40s] [ TimingUpdate           ]      3   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 19:52:10     40s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:10     40s] [ MISC                   ]          0:00:26.6  (  96.5 % )     0:00:26.6 /  0:00:25.0    0.9
[04/21 19:52:10     40s] ---------------------------------------------------------------------------------------------
[04/21 19:52:10     40s]  GlobalPlace #1 TOTAL               0:00:27.6  ( 100.0 % )     0:00:27.6 /  0:00:26.0    0.9
[04/21 19:52:10     40s] ---------------------------------------------------------------------------------------------
[04/21 19:52:10     40s] 
[04/21 19:52:10     40s] Enable CTE adjustment.
[04/21 19:52:10     40s] Enable Layer aware incrSKP.
[04/21 19:52:10     40s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2773.4M, totSessionCpu=0:00:40 **
[04/21 19:52:10     40s] 
[04/21 19:52:10     40s] Active Setup views: view_ss_v1p08_125c view_ff_v1p32 
[04/21 19:52:10     40s] GigaOpt running with 1 threads.
[04/21 19:52:10     40s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:40.4/0:02:34.0 (0.3), mem = 2840.2M
[04/21 19:52:10     40s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/21 19:52:10     40s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/21 19:52:10     40s] OPERPROF: Starting DPlace-Init at level 1, MEM:2840.2M, EPOCH TIME: 1745239930.377145
[04/21 19:52:10     40s] Processing tracks to init pin-track alignment.
[04/21 19:52:10     40s] z: 2, totalTracks: 1
[04/21 19:52:10     40s] z: 4, totalTracks: 1
[04/21 19:52:10     40s] z: 6, totalTracks: 1
[04/21 19:52:10     40s] #spOpts: minPadR=1.1 genus hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:52:10     40s] Cell ATmega328pb LLGs are deleted
[04/21 19:52:10     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:10     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:10     40s] # Building ATmega328pb llgBox search-tree.
[04/21 19:52:10     40s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2840.2M, EPOCH TIME: 1745239930.380534
[04/21 19:52:10     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:10     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:10     40s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:2840.2M, EPOCH TIME: 1745239930.380762
[04/21 19:52:10     40s] Max number of tech site patterns supported in site array is 256.
[04/21 19:52:10     40s] Core basic site is HD_CoreSite
[04/21 19:52:10     40s] After signature check, allow fast init is false, keep pre-filter is true.
[04/21 19:52:10     40s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/21 19:52:10     40s] SiteArray: non-trimmed site array dimensions = 122 x 995
[04/21 19:52:10     40s] SiteArray: use 626,688 bytes
[04/21 19:52:10     40s] SiteArray: current memory after site array memory allocation 2840.2M
[04/21 19:52:10     40s] SiteArray: FP blocked sites are writable
[04/21 19:52:10     40s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/21 19:52:10     40s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:2840.2M, EPOCH TIME: 1745239930.388195
[04/21 19:52:10     40s] Process 133 wires and vias for routing blockage analysis
[04/21 19:52:10     40s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:2840.2M, EPOCH TIME: 1745239930.388275
[04/21 19:52:10     40s] SiteArray: number of non floorplan blocked sites for llg default is 121390
[04/21 19:52:10     40s] Atter site array init, number of instance map data is 0.
[04/21 19:52:10     40s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.008, REAL:0.008, MEM:2840.2M, EPOCH TIME: 1745239930.388535
[04/21 19:52:10     40s] 
[04/21 19:52:10     40s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:52:10     40s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:52:10     40s] OPERPROF:     Starting CMU at level 3, MEM:2840.2M, EPOCH TIME: 1745239930.388997
[04/21 19:52:10     40s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2840.2M, EPOCH TIME: 1745239930.389294
[04/21 19:52:10     40s] 
[04/21 19:52:10     40s] Bad Lib Cell Checking (CMU) is done! (0)
[04/21 19:52:10     40s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.009, REAL:0.009, MEM:2840.2M, EPOCH TIME: 1745239930.389711
[04/21 19:52:10     40s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2840.2M, EPOCH TIME: 1745239930.389730
[04/21 19:52:10     40s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2840.2M, EPOCH TIME: 1745239930.389781
[04/21 19:52:10     40s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2840.2MB).
[04/21 19:52:10     40s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.014, MEM:2840.2M, EPOCH TIME: 1745239930.391228
[04/21 19:52:10     40s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2840.2M, EPOCH TIME: 1745239930.391320
[04/21 19:52:10     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:10     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:10     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:10     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:10     40s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.013, REAL:0.013, MEM:2840.2M, EPOCH TIME: 1745239930.404707
[04/21 19:52:10     40s] eee: RC Grid memory allocated = 16464 (14 X 14 X 7 X 12b)
[04/21 19:52:10     40s] Updating RC Grid density data for preRoute extraction ...
[04/21 19:52:10     40s] eee: pegSigSF=1.070000
[04/21 19:52:10     40s] Initializing multi-corner resistance tables ...
[04/21 19:52:10     40s] eee: Grid unit RC data computation started
[04/21 19:52:10     40s] eee: Grid unit RC data computation completed
[04/21 19:52:10     40s] eee: l=1 avDens=0.168858 usedTrk=2282.961179 availTrk=13520.000000 sigTrk=2282.961179
[04/21 19:52:10     40s] eee: l=2 avDens=0.237949 usedTrk=3045.748232 availTrk=12800.000000 sigTrk=3045.748232
[04/21 19:52:10     40s] eee: l=3 avDens=0.238770 usedTrk=3075.362005 availTrk=12880.000000 sigTrk=3075.362005
[04/21 19:52:10     40s] eee: l=4 avDens=0.148198 usedTrk=1766.515947 availTrk=11920.000000 sigTrk=1766.515947
[04/21 19:52:10     40s] eee: l=5 avDens=0.076906 usedTrk=787.520485 availTrk=10240.000000 sigTrk=787.520485
[04/21 19:52:10     40s] eee: l=6 avDens=0.023966 usedTrk=124.623659 availTrk=5200.000000 sigTrk=124.623659
[04/21 19:52:10     40s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/21 19:52:10     40s] {RT rc_worst 0 2 5  0}
[04/21 19:52:10     40s] eee: LAM-FP: thresh=1 ; dimX=1035.000000 ; dimY=1016.000000 ; multX=1.000000 ; multY=1.000000 ; minP=410 ; fpMult=1.000000 ;
[04/21 19:52:10     40s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.345557 uaWl=1.000000 uaWlH=0.272100 aWlH=0.000000 lMod=0 pMax=0.851000 pMod=81 pModAss=50 wcR=0.500000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.250000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[04/21 19:52:10     40s] eee: NetCapCache creation started. (Current Mem: 2840.242M) 
[04/21 19:52:10     40s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2840.242M) 
[04/21 19:52:10     40s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(424.350000, 416.560000)], Layers = [f(7) b(0)], Grid size = 32.800000 um, Grid Dim = (13 X 13)
[04/21 19:52:10     40s] eee: Metal Layers Info:
[04/21 19:52:10     40s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:52:10     40s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[04/21 19:52:10     40s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:52:10     40s] eee: |   METAL1 |   1 |   0.160 |   0.170 |   0.410 |  0.000 |   0.83 | H | 0 |  1 |
[04/21 19:52:10     40s] eee: |   METAL2 |   2 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:52:10     40s] eee: |   METAL3 |   3 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:52:10     40s] eee: |   METAL4 |   4 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:52:10     40s] eee: |   METAL5 |   5 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:52:10     40s] eee: |   METAL6 |   6 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:52:10     40s] eee: |   METAL7 |   7 |   0.420 |   0.420 |   1.025 |  0.000 |   0.06 | H | 0 |  1 |
[04/21 19:52:10     40s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:52:10     40s] eee: uC/uR for corner rc_worst, min-width/min-spacing, 30 perc over/under densities.
[04/21 19:52:10     40s] 
[04/21 19:52:10     40s] Creating Lib Analyzer ...
[04/21 19:52:10     40s] **Info: Design Mode has illegal Min Route Layer 1/[2,7].
[04/21 19:52:10     40s] Total number of usable buffers from Lib Analyzer: 38 ( CLKBUFHDV2 CLKBUFHDV1 CLKBUFHDV0 BUFHDVL BUFHDV2RD BUFHDV2 BUFHDV1RD BUFHDV1 BUFHDV0RD BUFHDV0 CLKBUFHDV4 CLKBUFHDV3 BUFHDV4 BUFHDV3RD BUFHDV3 BUFHDV4RD CLKBUFHDV6 BUFHDV6RD BUFHDV6 DEL1HDV4 CLKBUFHDV8 BUFHDV8 BUFHDV8RD CLKBUFHDV12 BUFHDV12 CLKBUFHDV16 BUFHDV12RD BUFHDV16 CLKBUFHDV20 BUFHDV20 BUFHDV16RD CLKBUFHDV24 BUFHDV24 BUFHDV20RD CLKBUFHDV32 BUFHDV24RD BUFHDV32 BUFHDV32RD)
[04/21 19:52:10     40s] Total number of usable inverters from Lib Analyzer: 24 ( INHDVL INHDV2 INHDV1 INHDV0 CLKINHDV2 CLKINHDV1 CLKINHDV0 INHDV4 INHDV3 CLKINHDV4 CLKINHDV3 INHDV6 CLKINHDV6 INHDV8 CLKINHDV8 INHDV12 CLKINHDV12 CLKINHDV16 INHDV16 CLKINHDV20 INHDV20 CLKINHDV24 INHDV24 INHDV32)
[04/21 19:52:10     40s] Total number of usable delay cells from Lib Analyzer: 15 ( DEL1HDV2 DEL1HDV1 DEL1HDV0 DEL2HDV2 DEL2HDV1 DEL2HDV0 DEL3HDV2 DEL3HDV1 DEL3HDV0 DEL2HDV4 DEL4HDV2 DEL4HDV1 DEL4HDV0 DEL3HDV4 DEL4HDV4)
[04/21 19:52:10     40s] 
[04/21 19:52:10     40s] {RT rc_worst 0 2 5  0}
[04/21 19:52:11     41s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:41.1 mem=2846.3M
[04/21 19:52:11     41s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:41.1 mem=2846.3M
[04/21 19:52:11     41s] Creating Lib Analyzer, finished. 
[04/21 19:52:11     41s] AAE DB initialization (MEM=2846.26 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/21 19:52:11     41s] #optDebug: fT-S <1 2 3 1 0>
[04/21 19:52:11     41s] Info: IPO magic value 0x8029BEEF.
[04/21 19:52:11     41s] Info: Using SynthesisEngine executable '/home/cadence/DDIEXPORT23.30.000/INNOVUS231/bin/innovus_'.
[04/21 19:52:11     41s]       SynthesisEngine workers will not check out additional licenses.
[04/21 19:52:11     41s] Warning: cannot find min major genus version for innovus version; min major for 23.1 will be used instead.
[04/21 19:52:17     41s] **INFO: Using Advanced Metric Collection system.
[04/21 19:52:17     41s] **optDesign ... cpu = 0:00:01, real = 0:00:07, mem = 2784.8M, totSessionCpu=0:00:42 **
[04/21 19:52:17     41s] #optDebug: { P: 90 W: 2201 FE: standard PE: none LDR: 1}
[04/21 19:52:17     41s] *** optDesign -preCTS ***
[04/21 19:52:17     41s] DRC Margin: user margin 0.0; extra margin 0.2
[04/21 19:52:17     41s] Setup Target Slack: user slack 0; extra slack 0.0
[04/21 19:52:17     41s] Hold Target Slack: user slack 0
[04/21 19:52:17     41s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[04/21 19:52:17     41s] Type 'man IMPOPT-3195' for more detail.
[04/21 19:52:17     41s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2846.3M, EPOCH TIME: 1745239937.755738
[04/21 19:52:17     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:17     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:17     41s] 
[04/21 19:52:17     41s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:52:17     41s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:52:17     41s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.008, MEM:2846.3M, EPOCH TIME: 1745239937.763745
[04/21 19:52:17     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:17     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:17     41s] 
[04/21 19:52:17     41s] TimeStamp Deleting Cell Server Begin ...
[04/21 19:52:17     41s] Deleting Lib Analyzer.
[04/21 19:52:17     41s] 
[04/21 19:52:17     41s] TimeStamp Deleting Cell Server End ...
[04/21 19:52:17     41s] Multi-VT timing optimization disabled based on library information.
[04/21 19:52:17     41s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/21 19:52:17     41s] 
[04/21 19:52:17     41s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/21 19:52:17     41s] Summary for sequential cells identification: 
[04/21 19:52:17     41s]   Identified SBFF number: 158
[04/21 19:52:17     41s]   Identified MBFF number: 0
[04/21 19:52:17     41s]   Identified SB Latch number: 24
[04/21 19:52:17     41s]   Identified MB Latch number: 0
[04/21 19:52:17     41s]   Not identified SBFF number: 0
[04/21 19:52:17     41s]   Not identified MBFF number: 0
[04/21 19:52:17     41s]   Not identified SB Latch number: 0
[04/21 19:52:17     41s]   Not identified MB Latch number: 0
[04/21 19:52:17     41s]   Number of sequential cells which are not FFs: 26
[04/21 19:52:17     41s]  Visiting view : view_ss_v1p08_125c
[04/21 19:52:17     41s]    : PowerDomain = none : Weighted F : unweighted  = 79.20 (1.000) with rcCorner = 0
[04/21 19:52:17     41s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:52:17     41s]  Visiting view : view_ff_v1p32
[04/21 19:52:17     41s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = 1
[04/21 19:52:17     41s]    : PowerDomain = none : Weighted F : unweighted  = 25.20 (1.000) with rcCorner = -1
[04/21 19:52:17     41s]  Visiting view : view_ss_v1p08_125c
[04/21 19:52:17     41s]    : PowerDomain = none : Weighted F : unweighted  = 79.20 (1.000) with rcCorner = 0
[04/21 19:52:17     41s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:52:17     41s]  Visiting view : view_ff_v1p32
[04/21 19:52:17     41s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = 1
[04/21 19:52:17     41s]    : PowerDomain = none : Weighted F : unweighted  = 25.20 (1.000) with rcCorner = -1
[04/21 19:52:17     41s] TLC MultiMap info (StdDelay):
[04/21 19:52:17     41s]   : delay_corner_ff_v1p32 + scc013ull_hd_rvt_ff_v1p32_-40c_basic + 1 + no RcCorner := 25.2ps
[04/21 19:52:17     41s]   : delay_corner_ff_v1p32 + scc013ull_hd_rvt_ff_v1p32_-40c_basic + 1 + rc_best := 26.5ps
[04/21 19:52:17     41s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + no RcCorner := 71.4ps
[04/21 19:52:17     41s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + rc_worst := 79.2ps
[04/21 19:52:17     41s]  Setting StdDelay to: 79.2ps
[04/21 19:52:17     41s] 
[04/21 19:52:17     41s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/21 19:52:17     41s] 
[04/21 19:52:17     41s] TimeStamp Deleting Cell Server Begin ...
[04/21 19:52:17     41s] 
[04/21 19:52:17     41s] TimeStamp Deleting Cell Server End ...
[04/21 19:52:17     41s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:2846.3M, EPOCH TIME: 1745239937.824025
[04/21 19:52:17     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:17     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:17     41s] Cell ATmega328pb LLGs are deleted
[04/21 19:52:17     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:17     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:17     41s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2839.3M, EPOCH TIME: 1745239937.824548
[04/21 19:52:17     41s] 
[04/21 19:52:17     41s] Creating Lib Analyzer ...
[04/21 19:52:17     41s] 
[04/21 19:52:17     41s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/21 19:52:17     41s] Summary for sequential cells identification: 
[04/21 19:52:17     41s]   Identified SBFF number: 158
[04/21 19:52:17     41s]   Identified MBFF number: 0
[04/21 19:52:17     41s]   Identified SB Latch number: 24
[04/21 19:52:17     41s]   Identified MB Latch number: 0
[04/21 19:52:17     41s]   Not identified SBFF number: 0
[04/21 19:52:17     41s]   Not identified MBFF number: 0
[04/21 19:52:17     41s]   Not identified SB Latch number: 0
[04/21 19:52:17     41s]   Not identified MB Latch number: 0
[04/21 19:52:17     41s]   Number of sequential cells which are not FFs: 26
[04/21 19:52:17     41s]  Visiting view : view_ss_v1p08_125c
[04/21 19:52:17     41s]    : PowerDomain = none : Weighted F : unweighted  = 79.30 (1.000) with rcCorner = 0
[04/21 19:52:17     41s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:52:17     41s]  Visiting view : view_ff_v1p32
[04/21 19:52:17     41s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = 1
[04/21 19:52:17     41s]    : PowerDomain = none : Weighted F : unweighted  = 25.20 (1.000) with rcCorner = -1
[04/21 19:52:17     41s]  Visiting view : view_ss_v1p08_125c
[04/21 19:52:17     41s]    : PowerDomain = none : Weighted F : unweighted  = 79.30 (1.000) with rcCorner = 0
[04/21 19:52:17     41s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:52:17     41s]  Visiting view : view_ff_v1p32
[04/21 19:52:17     41s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = 1
[04/21 19:52:17     41s]    : PowerDomain = none : Weighted F : unweighted  = 25.20 (1.000) with rcCorner = -1
[04/21 19:52:17     41s] TLC MultiMap info (StdDelay):
[04/21 19:52:17     41s]   : delay_corner_ff_v1p32 + scc013ull_hd_rvt_ff_v1p32_-40c_basic + 1 + no RcCorner := 25.2ps
[04/21 19:52:17     41s]   : delay_corner_ff_v1p32 + scc013ull_hd_rvt_ff_v1p32_-40c_basic + 1 + rc_best := 26.5ps
[04/21 19:52:17     41s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + no RcCorner := 71.4ps
[04/21 19:52:17     41s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + rc_worst := 79.3ps
[04/21 19:52:17     41s]  Setting StdDelay to: 79.3ps
[04/21 19:52:17     41s] 
[04/21 19:52:17     41s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/21 19:52:17     41s] Total number of usable buffers from Lib Analyzer: 20 ( CLKBUFHDV2 BUFHDV2RD BUFHDV2 BUFHDV1RD BUFHDV0 CLKBUFHDV4 BUFHDV4 BUFHDV4RD BUFHDV6RD BUFHDV6 CLKBUFHDV8 BUFHDV8 BUFHDV8RD CLKBUFHDV12 BUFHDV12 CLKBUFHDV16 CLKBUFHDV20 CLKBUFHDV24 CLKBUFHDV32 BUFHDV32RD)
[04/21 19:52:17     41s] Total number of usable inverters from Lib Analyzer: 18 ( INHDVL INHDV2 INHDV1 INHDV0 CLKINHDV2 CLKINHDV1 CLKINHDV0 INHDV4 CLKINHDV4 INHDV6 CLKINHDV6 INHDV8 CLKINHDV8 CLKINHDV12 CLKINHDV16 CLKINHDV20 CLKINHDV24 INHDV32)
[04/21 19:52:17     41s] Total number of usable delay cells from Lib Analyzer: 15 ( DEL1HDV2 DEL1HDV1 DEL1HDV0 DEL2HDV2 DEL2HDV1 DEL2HDV0 DEL3HDV2 DEL3HDV1 DEL3HDV0 DEL2HDV4 DEL4HDV2 DEL4HDV1 DEL4HDV0 DEL3HDV4 DEL4HDV4)
[04/21 19:52:17     41s] 
[04/21 19:52:17     41s] {RT rc_worst 0 2 5  0}
[04/21 19:52:18     42s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:42.3 mem=2847.3M
[04/21 19:52:18     42s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:42.3 mem=2847.3M
[04/21 19:52:18     42s] Creating Lib Analyzer, finished. 
[04/21 19:52:18     42s] ### Creating TopoMgr, started
[04/21 19:52:18     42s] ### Creating TopoMgr, finished
[04/21 19:52:18     42s] #optDebug: Start CG creation (mem=2847.3M)
[04/21 19:52:18     42s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:52:18     42s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:52:18     42s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:52:18     42s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:52:18     42s] ToF 1624.8030um
[04/21 19:52:18     42s] (cpu=0:00:00.2, mem=2941.2M)
[04/21 19:52:18     42s]  ...processing cgPrt (cpu=0:00:00.2, mem=2941.2M)
[04/21 19:52:18     42s]  ...processing cgEgp (cpu=0:00:00.2, mem=2941.2M)
[04/21 19:52:18     42s]  ...processing cgPbk (cpu=0:00:00.2, mem=2941.2M)
[04/21 19:52:18     42s]  ...processing cgNrb(cpu=0:00:00.2, mem=2941.2M)
[04/21 19:52:18     42s]  ...processing cgObs (cpu=0:00:00.2, mem=2941.2M)
[04/21 19:52:18     42s]  ...processing cgCon (cpu=0:00:00.2, mem=2941.2M)
[04/21 19:52:18     42s]  ...processing cgPdm (cpu=0:00:00.2, mem=2941.2M)
[04/21 19:52:18     42s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2941.2M)
[04/21 19:52:18     42s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:52:18     42s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:52:18     42s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:52:18     42s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:52:18     42s] {MMLU 0 0 9816}
[04/21 19:52:18     42s] [oiLAM] Zs 5, 8
[04/21 19:52:18     42s] ### Creating LA Mngr. totSessionCpu=0:00:42.6 mem=2941.2M
[04/21 19:52:18     42s] ### Creating LA Mngr, finished. totSessionCpu=0:00:42.6 mem=2941.2M
[04/21 19:52:18     42s] Running pre-eGR process
[04/21 19:52:18     42s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[04/21 19:52:18     42s] Type 'man IMPPTN-1250' for more detail.
[04/21 19:52:18     42s] [NR-eGR] Started Early Global Route ( Curr Mem: 2.79 MB )
[04/21 19:52:18     42s] (I)      Initializing eGR engine (regular)
[04/21 19:52:18     42s] Set min layer with design mode ( 1 )
[04/21 19:52:18     42s] Set max layer with design mode ( 5 )
[04/21 19:52:18     42s] (I)      clean place blk overflow:
[04/21 19:52:18     42s] (I)      H : enabled 1.00 0
[04/21 19:52:18     42s] (I)      V : enabled 1.00 0
[04/21 19:52:18     42s] (I)      Initializing eGR engine (regular)
[04/21 19:52:18     42s] Set min layer with design mode ( 1 )
[04/21 19:52:18     42s] Set max layer with design mode ( 5 )
[04/21 19:52:18     42s] (I)      clean place blk overflow:
[04/21 19:52:18     42s] (I)      H : enabled 1.00 0
[04/21 19:52:18     42s] (I)      V : enabled 1.00 0
[04/21 19:52:18     42s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.79 MB )
[04/21 19:52:18     42s] (I)      Running eGR Regular flow
[04/21 19:52:18     42s] (I)      # wire layers (front) : 8
[04/21 19:52:18     42s] (I)      # wire layers (back)  : 0
[04/21 19:52:18     42s] (I)      min wire layer : 1
[04/21 19:52:18     42s] (I)      max wire layer : 7
[04/21 19:52:18     42s] (I)      # cut layers (front) : 7
[04/21 19:52:18     42s] (I)      # cut layers (back)  : 0
[04/21 19:52:18     42s] (I)      min cut layer : 1
[04/21 19:52:18     42s] (I)      max cut layer : 6
[04/21 19:52:18     42s] (I)      ================================ Layers ================================
[04/21 19:52:18     42s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:52:18     42s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[04/21 19:52:18     42s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:52:18     42s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[04/21 19:52:18     42s] (I)      | 33 |  0 |    CONT |     cut |      1 |       |       |       |       |
[04/21 19:52:18     42s] (I)      |  1 |  1 |  METAL1 |    wire |      1 |       |   160 |   170 |   410 |
[04/21 19:52:18     42s] (I)      | 34 |  1 |   VIA12 |     cut |      1 |       |       |       |       |
[04/21 19:52:18     42s] (I)      |  2 |  2 |  METAL2 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:52:18     42s] (I)      | 35 |  2 |   VIA23 |     cut |      1 |       |       |       |       |
[04/21 19:52:18     42s] (I)      |  3 |  3 |  METAL3 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:52:18     42s] (I)      | 36 |  3 |   VIA34 |     cut |      1 |       |       |       |       |
[04/21 19:52:18     42s] (I)      |  4 |  4 |  METAL4 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:52:18     42s] (I)      | 37 |  4 |   VIA45 |     cut |      1 |       |       |       |       |
[04/21 19:52:18     42s] (I)      |  5 |  5 |  METAL5 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:52:18     42s] (I)      | 38 |  5 |   VIA56 |     cut |      1 |       |       |       |       |
[04/21 19:52:18     42s] (I)      |  6 |  6 |  METAL6 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:52:18     42s] (I)      | 39 |  6 |   VIA67 |     cut |      1 |       |       |       |       |
[04/21 19:52:18     42s] (I)      |  7 |  7 |  METAL7 |    wire |      1 |       |   420 |   420 |   840 |
[04/21 19:52:18     42s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:52:18     42s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[04/21 19:52:18     42s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:52:18     42s] (I)      Started Import and model ( Curr Mem: 2.79 MB )
[04/21 19:52:18     42s] (I)      Number of ignored instance 0
[04/21 19:52:18     42s] (I)      Number of inbound cells 0
[04/21 19:52:18     42s] (I)      Number of opened ILM blockages 0
[04/21 19:52:18     42s] (I)      Number of instances temporarily fixed by detailed placement 0
[04/21 19:52:18     42s] (I)      numMoveCells=9675, numMacros=0  numPads=201  numMultiRowHeightInsts=0
[04/21 19:52:18     42s] (I)      cell height: 3280, count: 9675
[04/21 19:52:18     42s] (I)      Number of nets = 9782 ( 34 ignored )
[04/21 19:52:18     42s] [NR-eGR] Read rows... (mem=2.8M)
[04/21 19:52:18     42s] [NR-eGR] Done Read rows (cpu=0.000s, mem=2.8M)
[04/21 19:52:18     42s] 
[04/21 19:52:18     42s] (I)      Identified Clock instances: Flop 1826, Clock buffer/inverter 1, Gate 0, Logic 1
[04/21 19:52:18     42s] [NR-eGR] Read module constraints... (mem=2.8M)
[04/21 19:52:18     42s] [NR-eGR] Done Read module constraints (cpu=0.000s, mem=2.8M)
[04/21 19:52:18     42s] 
[04/21 19:52:18     42s] (I)      == Non-default Options ==
[04/21 19:52:18     42s] (I)      Maximum routing layer                              : 5
[04/21 19:52:18     42s] (I)      Minimum routing layer                              : 1
[04/21 19:52:18     42s] (I)      Top routing layer                                  : 5
[04/21 19:52:18     42s] (I)      Bottom routing layer                               : 1
[04/21 19:52:18     42s] (I)      Buffering-aware routing                            : true
[04/21 19:52:18     42s] (I)      Spread congestion away from blockages              : true
[04/21 19:52:18     42s] (I)      Number of threads                                  : 1
[04/21 19:52:18     42s] (I)      Overflow penalty cost                              : 10
[04/21 19:52:18     42s] (I)      Punch through distance                             : 4700.100000
[04/21 19:52:18     42s] (I)      Source-to-sink ratio                               : 0.300000
[04/21 19:52:18     42s] (I)      Route tie net to shape                             : auto
[04/21 19:52:18     42s] (I)      Method to set GCell size                           : row
[04/21 19:52:18     42s] (I)      Tie hi/lo max distance                             : 32.800000
[04/21 19:52:18     42s] (I)      Counted 133 PG shapes. eGR will not process PG shapes layer by layer.
[04/21 19:52:18     42s] (I)      ============== Pin Summary ==============
[04/21 19:52:18     42s] (I)      +-------+--------+---------+------------+
[04/21 19:52:18     42s] (I)      | Layer | # pins | % total |      Group |
[04/21 19:52:18     42s] (I)      +-------+--------+---------+------------+
[04/21 19:52:18     42s] (I)      |     1 |  39741 |  100.00 |        Pin |
[04/21 19:52:18     42s] (I)      |     2 |      0 |    0.00 | Pin access |
[04/21 19:52:18     42s] (I)      |     3 |      0 |    0.00 | Pin access |
[04/21 19:52:18     42s] (I)      |     4 |      0 |    0.00 |      Other |
[04/21 19:52:18     42s] (I)      |     5 |      0 |    0.00 |      Other |
[04/21 19:52:18     42s] (I)      |     6 |      0 |    0.00 |      Other |
[04/21 19:52:18     42s] (I)      |     7 |      0 |    0.00 |      Other |
[04/21 19:52:18     42s] (I)      +-------+--------+---------+------------+
[04/21 19:52:18     42s] (I)      Use row-based GCell size
[04/21 19:52:18     42s] (I)      Use row-based GCell align
[04/21 19:52:18     42s] (I)      layer 0 area = 80000
[04/21 19:52:18     42s] (I)      layer 1 area = 120000
[04/21 19:52:18     42s] (I)      layer 2 area = 120000
[04/21 19:52:18     42s] (I)      layer 3 area = 120000
[04/21 19:52:18     42s] (I)      layer 4 area = 120000
[04/21 19:52:18     42s] (I)      GCell unit size   : 3280
[04/21 19:52:18     42s] (I)      GCell multiplier  : 1
[04/21 19:52:18     42s] (I)      GCell row height  : 3280
[04/21 19:52:18     42s] (I)      Actual row height : 3280
[04/21 19:52:18     42s] (I)      GCell align ref   : 8200 8200
[04/21 19:52:18     42s] [NR-eGR] Track table information for default rule: 
[04/21 19:52:18     42s] [NR-eGR] METAL1 has single uniform track structure
[04/21 19:52:18     42s] [NR-eGR] METAL2 has single uniform track structure
[04/21 19:52:18     42s] [NR-eGR] METAL3 has single uniform track structure
[04/21 19:52:18     42s] [NR-eGR] METAL4 has single uniform track structure
[04/21 19:52:18     42s] [NR-eGR] METAL5 has single uniform track structure
[04/21 19:52:18     42s] [NR-eGR] METAL6 has single uniform track structure
[04/21 19:52:18     42s] [NR-eGR] METAL7 has single uniform track structure
[04/21 19:52:18     42s] (I)      ================ Default via =================
[04/21 19:52:18     42s] (I)      +---+--------------------+-------------------+
[04/21 19:52:18     42s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut   |
[04/21 19:52:18     42s] (I)      +---+--------------------+-------------------+
[04/21 19:52:18     42s] (I)      | 1 |    4  Via1_alt_r90 |   25  Via1_2cut_E |
[04/21 19:52:18     42s] (I)      | 2 |    5  Via2         |   29  Via2_2cut_E |
[04/21 19:52:18     42s] (I)      | 3 |    9  Via3         |   33  Via3_2cut_E |
[04/21 19:52:18     42s] (I)      | 4 |   13  Via4         |   37  Via4_2cut_E |
[04/21 19:52:18     42s] (I)      | 5 |   17  Via5         |   41  Via5_2cut_E |
[04/21 19:52:18     42s] (I)      | 6 |   23  Via6_r90     |   45  Via6_2cut_E |
[04/21 19:52:18     42s] (I)      +---+--------------------+-------------------+
[04/21 19:52:18     42s] (I)      Design has 0 placement macros with 0 shapes. 
[04/21 19:52:18     42s] [NR-eGR] Read 123 PG shapes
[04/21 19:52:18     42s] [NR-eGR] Read 0 clock shapes
[04/21 19:52:18     42s] [NR-eGR] Read 0 other shapes
[04/21 19:52:18     42s] [NR-eGR] #Routing Blockages  : 0
[04/21 19:52:18     42s] [NR-eGR] #Instance Blockages : 265910
[04/21 19:52:18     42s] [NR-eGR] #PG Blockages       : 123
[04/21 19:52:18     42s] [NR-eGR] #Halo Blockages     : 0
[04/21 19:52:18     42s] [NR-eGR] #Boundary Blockages : 0
[04/21 19:52:18     42s] [NR-eGR] #Clock Blockages    : 0
[04/21 19:52:18     42s] [NR-eGR] #Other Blockages    : 0
[04/21 19:52:18     42s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/21 19:52:18     42s] (I)      Custom ignore net properties:
[04/21 19:52:18     42s] (I)      1 : NotLegal
[04/21 19:52:18     42s] (I)      Default ignore net properties:
[04/21 19:52:18     42s] (I)      1 : Special
[04/21 19:52:18     42s] (I)      2 : Analog
[04/21 19:52:18     42s] (I)      3 : Fixed
[04/21 19:52:18     42s] (I)      4 : Skipped
[04/21 19:52:18     42s] (I)      5 : MixedSignal
[04/21 19:52:18     42s] (I)      Prerouted net properties:
[04/21 19:52:18     42s] (I)      1 : NotLegal
[04/21 19:52:18     42s] (I)      2 : Special
[04/21 19:52:18     42s] (I)      3 : Analog
[04/21 19:52:18     42s] (I)      4 : Fixed
[04/21 19:52:18     42s] (I)      5 : Skipped
[04/21 19:52:18     42s] (I)      6 : MixedSignal
[04/21 19:52:18     42s] [NR-eGR] Early global route reroute all routable nets
[04/21 19:52:18     42s] [NR-eGR] #prerouted nets         : 0
[04/21 19:52:18     42s] [NR-eGR] #prerouted special nets : 0
[04/21 19:52:18     42s] [NR-eGR] #prerouted wires        : 0
[04/21 19:52:18     42s] [NR-eGR] Read 9782 nets ( ignored 0 )
[04/21 19:52:18     42s] (I)        Front-side 9782 ( ignored 0 )
[04/21 19:52:18     42s] (I)        Back-side  0 ( ignored 0 )
[04/21 19:52:18     42s] (I)        Both-side  0 ( ignored 0 )
[04/21 19:52:18     42s] (I)      Reading macro buffers
[04/21 19:52:18     42s] (I)      Number of macros with buffers: 0
[04/21 19:52:18     42s] (I)      early_global_route_priority property id does not exist.
[04/21 19:52:18     42s] (I)      Read Num Blocks=266033  Num Prerouted Wires=0  Num CS=0
[04/21 19:52:18     42s] (I)      Layer 0 (H) : #blockages 266033 : #preroutes 0
[04/21 19:52:18     42s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 0
[04/21 19:52:18     42s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[04/21 19:52:18     42s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[04/21 19:52:18     42s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[04/21 19:52:18     42s] (I)      Number of ignored nets                =      0
[04/21 19:52:18     42s] (I)      Number of connected nets              =      0
[04/21 19:52:18     42s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/21 19:52:18     42s] (I)      Number of clock nets                  =      3.  Ignored: No
[04/21 19:52:18     42s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/21 19:52:18     42s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/21 19:52:18     42s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/21 19:52:18     42s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/21 19:52:18     42s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/21 19:52:18     42s] (I)      Constructing bin map
[04/21 19:52:18     42s] (I)      Initialize bin information with width=6560 height=6560
[04/21 19:52:18     42s] (I)      Done constructing bin map
[04/21 19:52:18     42s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[04/21 19:52:18     42s] (I)      Ndr track 0 does not exist
[04/21 19:52:18     42s] (I)      ---------------------Grid Graph Info--------------------
[04/21 19:52:18     42s] (I)      Routing area        : (0, 0) - (424350, 416560)
[04/21 19:52:18     42s] (I)      Core area           : (8200, 8200) - (416150, 408360)
[04/21 19:52:18     42s] (I)      Site width          :   410  (dbu)
[04/21 19:52:18     42s] (I)      Row height          :  3280  (dbu)
[04/21 19:52:18     42s] (I)      GCell row height    :  3280  (dbu)
[04/21 19:52:18     42s] (I)      GCell width         :  3280  (dbu)
[04/21 19:52:18     42s] (I)      GCell height        :  3280  (dbu)
[04/21 19:52:18     42s] (I)      Grid                :   129   127     5
[04/21 19:52:18     42s] (I)      Layer numbers       :     1     2     3     4     5
[04/21 19:52:18     42s] (I)      Vertical capacity   :     0  3280     0  3280     0
[04/21 19:52:18     42s] (I)      Horizontal capacity :  3280     0  3280     0  3280
[04/21 19:52:18     42s] (I)      Default wire width  :   160   200   200   200   200
[04/21 19:52:18     42s] (I)      Default wire space  :   170   200   200   200   200
[04/21 19:52:18     42s] (I)      Default wire pitch  :   330   400   400   400   400
[04/21 19:52:18     42s] (I)      Default pitch size  :   410   410   410   410   410
[04/21 19:52:18     42s] (I)      First track coord   :   410   205   410   205   410
[04/21 19:52:18     42s] (I)      Num tracks per GCell:  8.00  8.00  8.00  8.00  8.00
[04/21 19:52:18     42s] (I)      Total num of tracks :  1015  1035  1015  1035  1015
[04/21 19:52:18     42s] (I)      Num of masks        :     1     1     1     1     1
[04/21 19:52:18     42s] (I)      Num of trim masks   :     0     0     0     0     0
[04/21 19:52:18     42s] (I)      --------------------------------------------------------
[04/21 19:52:18     42s] 
[04/21 19:52:18     42s] [NR-eGR] ============ Routing rule table ============
[04/21 19:52:18     42s] [NR-eGR] Rule id: 0  Nets: 9782
[04/21 19:52:18     42s] [NR-eGR] ========================================
[04/21 19:52:18     42s] [NR-eGR] 
[04/21 19:52:18     42s] (I)      ======== NDR :  =========
[04/21 19:52:18     42s] (I)      +--------------+--------+
[04/21 19:52:18     42s] (I)      |           ID |      0 |
[04/21 19:52:18     42s] (I)      |         Name |        |
[04/21 19:52:18     42s] (I)      |      Default |    yes |
[04/21 19:52:18     42s] (I)      |  Clk Special |     no |
[04/21 19:52:18     42s] (I)      | Hard spacing |     no |
[04/21 19:52:18     42s] (I)      |    NDR track | (none) |
[04/21 19:52:18     42s] (I)      |      NDR via | (none) |
[04/21 19:52:18     42s] (I)      |  Extra space |      0 |
[04/21 19:52:18     42s] (I)      |      Shields |      0 |
[04/21 19:52:18     42s] (I)      |   Demand (H) |      1 |
[04/21 19:52:18     42s] (I)      |   Demand (V) |      1 |
[04/21 19:52:18     42s] (I)      |        #Nets |   9782 |
[04/21 19:52:18     42s] (I)      +--------------+--------+
[04/21 19:52:18     42s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:52:18     42s] (I)      |  Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[04/21 19:52:18     42s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:52:18     42s] (I)      | METAL1    160      170    410      410      1      1      1    100    100        yes |
[04/21 19:52:18     42s] (I)      | METAL2    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:52:18     42s] (I)      | METAL3    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:52:18     42s] (I)      | METAL4    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:52:18     42s] (I)      | METAL5    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:52:18     42s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:52:18     42s] (I)      =============== Blocked Tracks ===============
[04/21 19:52:18     42s] (I)      +-------+---------+----------+---------------+
[04/21 19:52:18     42s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/21 19:52:18     42s] (I)      +-------+---------+----------+---------------+
[04/21 19:52:18     42s] (I)      |     1 |  130935 |   105924 |        80.90% |
[04/21 19:52:18     42s] (I)      |     2 |  131445 |        0 |         0.00% |
[04/21 19:52:18     42s] (I)      |     3 |  130935 |        0 |         0.00% |
[04/21 19:52:18     42s] (I)      |     4 |  131445 |        0 |         0.00% |
[04/21 19:52:18     42s] (I)      |     5 |  130935 |        0 |         0.00% |
[04/21 19:52:18     42s] (I)      +-------+---------+----------+---------------+
[04/21 19:52:18     42s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2.79 MB )
[04/21 19:52:18     42s] (I)      Reset routing kernel
[04/21 19:52:18     42s] (I)      Started Global Routing ( Curr Mem: 2.79 MB )
[04/21 19:52:18     42s] (I)      totalPins=39881  totalGlobalPin=37013 (92.81%)
[04/21 19:52:18     42s] (I)      ================= Net Group Info =================
[04/21 19:52:18     42s] (I)      +----+----------------+--------------+-----------+
[04/21 19:52:18     42s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[04/21 19:52:18     42s] (I)      +----+----------------+--------------+-----------+
[04/21 19:52:18     42s] (I)      |  1 |           9782 |    METAL1(1) | METAL5(5) |
[04/21 19:52:18     42s] (I)      +----+----------------+--------------+-----------+
[04/21 19:52:18     42s] (I)      total 2D Cap : 551070 = (288180 H, 262890 V)
[04/21 19:52:18     42s] (I)      total 2D Demand : 2868 = (2868 H, 0 V)
[04/21 19:52:18     42s] (I)      #blocked GCells = 0
[04/21 19:52:18     42s] (I)      #regions = 1
[04/21 19:52:18     42s] (I)      #blocked areas for congestion spreading : 0
[04/21 19:52:18     42s] [NR-eGR] Layer group 1: route 9782 net(s) in layer range [1, 5]
[04/21 19:52:18     42s] (I)      
[04/21 19:52:18     42s] (I)      ============  Phase 1a Route ============
[04/21 19:52:18     42s] (I)      Usage: 90008 = (43783 H, 46225 V) = (15.19% H, 17.58% V) = (1.436e+05um H, 1.516e+05um V)
[04/21 19:52:18     42s] (I)      
[04/21 19:52:18     42s] (I)      ============  Phase 1b Route ============
[04/21 19:52:18     42s] (I)      Usage: 90008 = (43783 H, 46225 V) = (15.19% H, 17.58% V) = (1.436e+05um H, 1.516e+05um V)
[04/21 19:52:18     42s] (I)      Overflow of layer group 1: 0.02% H + 0.04% V. EstWL: 2.952262e+05um
[04/21 19:52:18     42s] (I)      Congestion metric : 0.02%H 0.05%V, 0.08%HV
[04/21 19:52:18     42s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/21 19:52:18     42s] (I)      
[04/21 19:52:18     42s] (I)      ============  Phase 1c Route ============
[04/21 19:52:18     42s] (I)      Usage: 90008 = (43783 H, 46225 V) = (15.19% H, 17.58% V) = (1.436e+05um H, 1.516e+05um V)
[04/21 19:52:18     42s] (I)      
[04/21 19:52:18     42s] (I)      ============  Phase 1d Route ============
[04/21 19:52:18     42s] (I)      Usage: 90008 = (43783 H, 46225 V) = (15.19% H, 17.58% V) = (1.436e+05um H, 1.516e+05um V)
[04/21 19:52:18     42s] (I)      
[04/21 19:52:18     42s] (I)      ============  Phase 1e Route ============
[04/21 19:52:18     42s] (I)      Usage: 90008 = (43783 H, 46225 V) = (15.19% H, 17.58% V) = (1.436e+05um H, 1.516e+05um V)
[04/21 19:52:18     42s] [NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 0.04% V. EstWL: 2.952262e+05um
[04/21 19:52:18     42s] (I)      
[04/21 19:52:18     42s] (I)      ============  Phase 1l Route ============
[04/21 19:52:18     42s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/21 19:52:18     42s] (I)      Layer  1:      25797        12         5       97160       32888    (74.71%) 
[04/21 19:52:18     42s] (I)      Layer  2:     130410     40542        42           0      130032    ( 0.00%) 
[04/21 19:52:18     42s] (I)      Layer  3:     129920     33417         5           0      130048    ( 0.00%) 
[04/21 19:52:18     42s] (I)      Layer  4:     130410     18468        34           0      130032    ( 0.00%) 
[04/21 19:52:18     42s] (I)      Layer  5:     129920      8017         0           0      130048    ( 0.00%) 
[04/21 19:52:18     42s] (I)      Total:        546457    100456        86       97160      553048    (14.94%) 
[04/21 19:52:18     42s] (I)      
[04/21 19:52:18     42s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/21 19:52:18     42s] [NR-eGR]                        OverCon           OverCon            
[04/21 19:52:18     42s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/21 19:52:18     42s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[04/21 19:52:18     42s] [NR-eGR] ---------------------------------------------------------------
[04/21 19:52:18     42s] [NR-eGR]  METAL1 ( 1)         5( 0.12%)         0( 0.00%)   ( 0.12%) 
[04/21 19:52:18     42s] [NR-eGR]  METAL2 ( 2)        32( 0.20%)         2( 0.01%)   ( 0.21%) 
[04/21 19:52:18     42s] [NR-eGR]  METAL3 ( 3)         5( 0.03%)         0( 0.00%)   ( 0.03%) 
[04/21 19:52:18     42s] [NR-eGR]  METAL4 ( 4)        26( 0.16%)         1( 0.01%)   ( 0.17%) 
[04/21 19:52:18     42s] [NR-eGR]  METAL5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/21 19:52:18     42s] [NR-eGR] ---------------------------------------------------------------
[04/21 19:52:18     42s] [NR-eGR]        Total        68( 0.10%)         3( 0.00%)   ( 0.10%) 
[04/21 19:52:18     42s] [NR-eGR] 
[04/21 19:52:18     42s] (I)      Finished Global Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2.80 MB )
[04/21 19:52:18     42s] (I)      Updating congestion map
[04/21 19:52:18     42s] (I)      total 2D Cap : 551636 = (288746 H, 262890 V)
[04/21 19:52:18     42s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.13% V
[04/21 19:52:18     42s] (I)      Running track assignment and export wires
[04/21 19:52:18     42s] (I)      Delete wires for 9782 nets 
[04/21 19:52:18     42s] (I)      ============= Track Assignment ============
[04/21 19:52:18     42s] (I)      Started Track Assignment (1T) ( Curr Mem: 2.80 MB )
[04/21 19:52:18     42s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[04/21 19:52:18     42s] (I)      Run Multi-thread track assignment
[04/21 19:52:18     42s] (I)      Finished Track Assignment (1T) ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2.80 MB )
[04/21 19:52:18     42s] (I)      Started Export ( Curr Mem: 2.80 MB )
[04/21 19:52:18     42s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[04/21 19:52:18     42s] [NR-eGR] Total eGR-routed clock nets wire length: 12622um, number of vias: 3757
[04/21 19:52:18     42s] [NR-eGR] --------------------------------------------------------------------------
[04/21 19:52:18     42s] [NR-eGR]                 Length (um)   Vias 
[04/21 19:52:18     42s] [NR-eGR] -----------------------------------
[04/21 19:52:18     42s] [NR-eGR]  METAL1  (1H)         23759  40137 
[04/21 19:52:18     42s] [NR-eGR]  METAL2  (2V)         99456  27059 
[04/21 19:52:18     42s] [NR-eGR]  METAL3  (3H)        100616   5453 
[04/21 19:52:18     42s] [NR-eGR]  METAL4  (4V)         58919   1843 
[04/21 19:52:18     42s] [NR-eGR]  METAL5  (5H)         26537      0 
[04/21 19:52:18     42s] [NR-eGR]  METAL6  (6V)             0      0 
[04/21 19:52:18     42s] [NR-eGR]  METAL7  (7H)             0      0 
[04/21 19:52:18     42s] [NR-eGR] -----------------------------------
[04/21 19:52:18     42s] [NR-eGR]          Total       309287  74492 
[04/21 19:52:18     42s] [NR-eGR] --------------------------------------------------------------------------
[04/21 19:52:18     42s] [NR-eGR] Total half perimeter of net bounding box: 233029um
[04/21 19:52:18     42s] [NR-eGR] Total length: 309287um, number of vias: 74492
[04/21 19:52:18     42s] [NR-eGR] --------------------------------------------------------------------------
[04/21 19:52:18     42s] (I)      == Layer wire length by net rule ==
[04/21 19:52:18     42s] (I)                       Default 
[04/21 19:52:18     42s] (I)      -------------------------
[04/21 19:52:18     42s] (I)       METAL1  (1H)    23759um 
[04/21 19:52:18     42s] (I)       METAL2  (2V)    99456um 
[04/21 19:52:18     42s] (I)       METAL3  (3H)   100616um 
[04/21 19:52:18     42s] (I)       METAL4  (4V)    58919um 
[04/21 19:52:18     42s] (I)       METAL5  (5H)    26537um 
[04/21 19:52:18     42s] (I)       METAL6  (6V)        0um 
[04/21 19:52:18     42s] (I)       METAL7  (7H)        0um 
[04/21 19:52:18     42s] (I)      -------------------------
[04/21 19:52:18     42s] (I)               Total  309287um 
[04/21 19:52:18     42s] (I)      == Layer via count by net rule ==
[04/21 19:52:18     42s] (I)                      Default 
[04/21 19:52:18     42s] (I)      ------------------------
[04/21 19:52:18     42s] (I)       METAL1  (1H)     40137 
[04/21 19:52:18     42s] (I)       METAL2  (2V)     27059 
[04/21 19:52:18     42s] (I)       METAL3  (3H)      5453 
[04/21 19:52:18     42s] (I)       METAL4  (4V)      1843 
[04/21 19:52:18     42s] (I)       METAL5  (5H)         0 
[04/21 19:52:18     42s] (I)       METAL6  (6V)         0 
[04/21 19:52:18     42s] (I)       METAL7  (7H)         0 
[04/21 19:52:18     42s] (I)      ------------------------
[04/21 19:52:18     42s] (I)               Total    74492 
[04/21 19:52:18     42s] (I)      Finished Export ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2.80 MB )
[04/21 19:52:18     42s] eee: RC Grid memory freed = 16464 (14 X 14 X 7 X 12b)
[04/21 19:52:18     42s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 2.80 MB )
[04/21 19:52:18     42s] [NR-eGR] Finished Early Global Route ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 2.79 MB )
[04/21 19:52:18     42s] (I)      ======================================== Runtime Summary =========================================
[04/21 19:52:18     42s] (I)       Step                                                 %      Start     Finish      Real       CPU 
[04/21 19:52:18     42s] (I)      --------------------------------------------------------------------------------------------------
[04/21 19:52:18     42s] (I)       Early Global Route                             100.00%  23.37 sec  23.58 sec  0.22 sec  0.22 sec 
[04/21 19:52:18     42s] (I)       +-Early Global Route kernel                     98.40%  23.37 sec  23.58 sec  0.21 sec  0.21 sec 
[04/21 19:52:18     42s] (I)       | +-Import and model                            26.00%  23.37 sec  23.43 sec  0.06 sec  0.06 sec 
[04/21 19:52:18     42s] (I)       | | +-Create place DB                            7.18%  23.37 sec  23.39 sec  0.02 sec  0.02 sec 
[04/21 19:52:18     42s] (I)       | | | +-Import place data                        7.16%  23.37 sec  23.39 sec  0.02 sec  0.02 sec 
[04/21 19:52:18     42s] (I)       | | | | +-Read instances and placement           1.58%  23.37 sec  23.37 sec  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)       | | | | +-Read nets                              4.89%  23.37 sec  23.39 sec  0.01 sec  0.01 sec 
[04/21 19:52:18     42s] (I)       | | | | +-Read rows                              0.01%  23.39 sec  23.39 sec  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)       | | | | +-Read module constraints                0.01%  23.39 sec  23.39 sec  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)       | | +-Create route DB                           16.93%  23.39 sec  23.42 sec  0.04 sec  0.04 sec 
[04/21 19:52:18     42s] (I)       | | | +-Import route data (1T)                  16.85%  23.39 sec  23.42 sec  0.04 sec  0.04 sec 
[04/21 19:52:18     42s] (I)       | | | | +-Read blockages ( Layer 1-5 )           8.76%  23.39 sec  23.41 sec  0.02 sec  0.02 sec 
[04/21 19:52:18     42s] (I)       | | | | | +-Read routing blockages               0.00%  23.39 sec  23.39 sec  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)       | | | | | +-Read instance blockages              8.14%  23.39 sec  23.41 sec  0.02 sec  0.02 sec 
[04/21 19:52:18     42s] (I)       | | | | | +-Read PG blockages                    0.13%  23.41 sec  23.41 sec  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)       | | | | | | +-Allocate memory for PG via list    0.01%  23.41 sec  23.41 sec  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)       | | | | | +-Read clock blockages                 0.00%  23.41 sec  23.41 sec  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)       | | | | | +-Read other blockages                 0.00%  23.41 sec  23.41 sec  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)       | | | | | +-Read halo blockages                  0.01%  23.41 sec  23.41 sec  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)       | | | | | +-Read boundary cut boxes              0.00%  23.41 sec  23.41 sec  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)       | | | | +-Read blackboxes                        0.00%  23.41 sec  23.41 sec  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)       | | | | +-Read prerouted                         1.02%  23.41 sec  23.41 sec  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)       | | | | +-Read nets                              0.95%  23.41 sec  23.41 sec  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)       | | | | +-Set up via pillars                     0.02%  23.41 sec  23.41 sec  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)       | | | | +-Initialize 3D grid graph               0.05%  23.41 sec  23.41 sec  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)       | | | | +-Model blockage capacity                4.42%  23.41 sec  23.42 sec  0.01 sec  0.01 sec 
[04/21 19:52:18     42s] (I)       | | | | | +-Initialize 3D capacity               4.22%  23.41 sec  23.42 sec  0.01 sec  0.01 sec 
[04/21 19:52:18     42s] (I)       | | +-Read aux data                              0.26%  23.42 sec  23.42 sec  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)       | | +-Others data preparation                    0.01%  23.42 sec  23.42 sec  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)       | | +-Create route kernel                        1.02%  23.42 sec  23.43 sec  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)       | +-Global Routing                              24.73%  23.43 sec  23.48 sec  0.05 sec  0.05 sec 
[04/21 19:52:18     42s] (I)       | | +-Initialization                             1.17%  23.43 sec  23.43 sec  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)       | | +-Net group 1                               22.71%  23.43 sec  23.48 sec  0.05 sec  0.05 sec 
[04/21 19:52:18     42s] (I)       | | | +-Generate topology                        3.70%  23.43 sec  23.44 sec  0.01 sec  0.01 sec 
[04/21 19:52:18     42s] (I)       | | | +-Phase 1a                                 4.74%  23.44 sec  23.45 sec  0.01 sec  0.01 sec 
[04/21 19:52:18     42s] (I)       | | | | +-Pattern routing (1T)                   4.09%  23.44 sec  23.45 sec  0.01 sec  0.01 sec 
[04/21 19:52:18     42s] (I)       | | | | +-Add via demand to 2D                   0.55%  23.45 sec  23.45 sec  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)       | | | +-Phase 1b                                 1.67%  23.45 sec  23.45 sec  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)       | | | +-Phase 1c                                 0.00%  23.45 sec  23.45 sec  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)       | | | +-Phase 1d                                 0.00%  23.45 sec  23.45 sec  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)       | | | +-Phase 1e                                 0.11%  23.45 sec  23.45 sec  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)       | | | | +-Route legalization                     0.06%  23.45 sec  23.45 sec  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)       | | | | | +-Legalize Reach Aware Violations      0.04%  23.45 sec  23.45 sec  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)       | | | +-Phase 1l                                11.59%  23.45 sec  23.48 sec  0.03 sec  0.03 sec 
[04/21 19:52:18     42s] (I)       | | | | +-Layer assignment (1T)                 11.37%  23.46 sec  23.48 sec  0.02 sec  0.02 sec 
[04/21 19:52:18     42s] (I)       | +-Export cong map                              0.60%  23.48 sec  23.48 sec  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)       | | +-Export 2D cong map                         0.07%  23.48 sec  23.48 sec  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)       | +-Extract Global 3D Wires                      1.03%  23.48 sec  23.49 sec  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)       | +-Track Assignment (1T)                       28.71%  23.49 sec  23.55 sec  0.06 sec  0.06 sec 
[04/21 19:52:18     42s] (I)       | | +-Initialization                             0.32%  23.49 sec  23.49 sec  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)       | | +-Track Assignment Kernel                   27.75%  23.49 sec  23.55 sec  0.06 sec  0.06 sec 
[04/21 19:52:18     42s] (I)       | | +-Free Memory                                0.00%  23.55 sec  23.55 sec  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)       | +-Export                                      16.28%  23.55 sec  23.58 sec  0.04 sec  0.04 sec 
[04/21 19:52:18     42s] (I)       | | +-Export DB wires                            9.33%  23.55 sec  23.57 sec  0.02 sec  0.02 sec 
[04/21 19:52:18     42s] (I)       | | | +-Export all nets                          7.41%  23.55 sec  23.56 sec  0.02 sec  0.02 sec 
[04/21 19:52:18     42s] (I)       | | | +-Set wire vias                            1.53%  23.56 sec  23.57 sec  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)       | | +-Report wirelength                          3.37%  23.57 sec  23.58 sec  0.01 sec  0.01 sec 
[04/21 19:52:18     42s] (I)       | | +-Update net boxes                           3.48%  23.58 sec  23.58 sec  0.01 sec  0.01 sec 
[04/21 19:52:18     42s] (I)       | | +-Update timing                              0.00%  23.58 sec  23.58 sec  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)       | +-Postprocess design                           0.04%  23.58 sec  23.58 sec  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)      ====================== Summary by functions ======================
[04/21 19:52:18     42s] (I)       Lv  Step                                   %      Real       CPU 
[04/21 19:52:18     42s] (I)      ------------------------------------------------------------------
[04/21 19:52:18     42s] (I)        0  Early Global Route               100.00%  0.22 sec  0.22 sec 
[04/21 19:52:18     42s] (I)        1  Early Global Route kernel         98.40%  0.21 sec  0.21 sec 
[04/21 19:52:18     42s] (I)        2  Track Assignment (1T)             28.71%  0.06 sec  0.06 sec 
[04/21 19:52:18     42s] (I)        2  Import and model                  26.00%  0.06 sec  0.06 sec 
[04/21 19:52:18     42s] (I)        2  Global Routing                    24.73%  0.05 sec  0.05 sec 
[04/21 19:52:18     42s] (I)        2  Export                            16.28%  0.04 sec  0.04 sec 
[04/21 19:52:18     42s] (I)        2  Extract Global 3D Wires            1.03%  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)        2  Export cong map                    0.60%  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)        2  Postprocess design                 0.04%  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)        3  Track Assignment Kernel           27.75%  0.06 sec  0.06 sec 
[04/21 19:52:18     42s] (I)        3  Net group 1                       22.71%  0.05 sec  0.05 sec 
[04/21 19:52:18     42s] (I)        3  Create route DB                   16.93%  0.04 sec  0.04 sec 
[04/21 19:52:18     42s] (I)        3  Export DB wires                    9.33%  0.02 sec  0.02 sec 
[04/21 19:52:18     42s] (I)        3  Create place DB                    7.18%  0.02 sec  0.02 sec 
[04/21 19:52:18     42s] (I)        3  Update net boxes                   3.48%  0.01 sec  0.01 sec 
[04/21 19:52:18     42s] (I)        3  Report wirelength                  3.37%  0.01 sec  0.01 sec 
[04/21 19:52:18     42s] (I)        3  Initialization                     1.49%  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)        3  Create route kernel                1.02%  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)        3  Read aux data                      0.26%  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)        3  Export 2D cong map                 0.07%  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)        3  Others data preparation            0.01%  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)        3  Free Memory                        0.00%  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)        3  Update timing                      0.00%  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)        4  Import route data (1T)            16.85%  0.04 sec  0.04 sec 
[04/21 19:52:18     42s] (I)        4  Phase 1l                          11.59%  0.03 sec  0.03 sec 
[04/21 19:52:18     42s] (I)        4  Export all nets                    7.41%  0.02 sec  0.02 sec 
[04/21 19:52:18     42s] (I)        4  Import place data                  7.16%  0.02 sec  0.02 sec 
[04/21 19:52:18     42s] (I)        4  Phase 1a                           4.74%  0.01 sec  0.01 sec 
[04/21 19:52:18     42s] (I)        4  Generate topology                  3.70%  0.01 sec  0.01 sec 
[04/21 19:52:18     42s] (I)        4  Phase 1b                           1.67%  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)        4  Set wire vias                      1.53%  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)        4  Phase 1e                           0.11%  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)        4  Phase 1d                           0.00%  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)        4  Phase 1c                           0.00%  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)        5  Layer assignment (1T)             11.37%  0.02 sec  0.02 sec 
[04/21 19:52:18     42s] (I)        5  Read blockages ( Layer 1-5 )       8.76%  0.02 sec  0.02 sec 
[04/21 19:52:18     42s] (I)        5  Read nets                          5.83%  0.01 sec  0.01 sec 
[04/21 19:52:18     42s] (I)        5  Model blockage capacity            4.42%  0.01 sec  0.01 sec 
[04/21 19:52:18     42s] (I)        5  Pattern routing (1T)               4.09%  0.01 sec  0.01 sec 
[04/21 19:52:18     42s] (I)        5  Read instances and placement       1.58%  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)        5  Read prerouted                     1.02%  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)        5  Add via demand to 2D               0.55%  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)        5  Route legalization                 0.06%  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)        5  Initialize 3D grid graph           0.05%  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)        5  Set up via pillars                 0.02%  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)        5  Read rows                          0.01%  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)        5  Read module constraints            0.01%  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)        5  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)        6  Read instance blockages            8.14%  0.02 sec  0.02 sec 
[04/21 19:52:18     42s] (I)        6  Initialize 3D capacity             4.22%  0.01 sec  0.01 sec 
[04/21 19:52:18     42s] (I)        6  Read PG blockages                  0.13%  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)        6  Legalize Reach Aware Violations    0.04%  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)        6  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)        6  Read clock blockages               0.00%  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)        6  Read other blockages               0.00%  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] (I)        7  Allocate memory for PG via list    0.01%  0.00 sec  0.00 sec 
[04/21 19:52:18     42s] Running post-eGR process
[04/21 19:52:18     42s] Extraction called for design 'ATmega328pb' of instances=9675 and nets=10216 using extraction engine 'preRoute' .
[04/21 19:52:18     42s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/21 19:52:18     42s] Type 'man IMPEXT-3530' for more detail.
[04/21 19:52:18     42s] PreRoute RC Extraction called for design ATmega328pb.
[04/21 19:52:18     42s] RC Extraction called in multi-corner(2) mode.
[04/21 19:52:18     42s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/21 19:52:18     42s] Type 'man IMPEXT-6197' for more detail.
[04/21 19:52:18     42s] RCMode: PreRoute
[04/21 19:52:18     42s]       RC Corner Indexes            0       1   
[04/21 19:52:18     42s] Capacitance Scaling Factor   : 1.10066 1.10066 
[04/21 19:52:18     42s] Resistance Scaling Factor    : 1.34236 1.34236 
[04/21 19:52:18     42s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[04/21 19:52:18     42s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[04/21 19:52:18     42s] Shrink Factor                : 1.00000
[04/21 19:52:18     42s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/21 19:52:18     42s] eee: RC Grid memory allocated = 16464 (14 X 14 X 7 X 12b)
[04/21 19:52:18     42s] Updating RC Grid density data for preRoute extraction ...
[04/21 19:52:18     42s] eee: pegSigSF=1.070000
[04/21 19:52:18     42s] Initializing multi-corner resistance tables ...
[04/21 19:52:18     42s] eee: Grid unit RC data computation started
[04/21 19:52:18     42s] eee: Grid unit RC data computation completed
[04/21 19:52:18     42s] eee: l=1 avDens=0.169363 usedTrk=2289.794360 availTrk=13520.000000 sigTrk=2289.794360
[04/21 19:52:18     42s] eee: l=2 avDens=0.240593 usedTrk=3060.349146 availTrk=12720.000000 sigTrk=3060.349146
[04/21 19:52:18     42s] eee: l=3 avDens=0.242176 usedTrk=3099.851970 availTrk=12800.000000 sigTrk=3099.851970
[04/21 19:52:18     42s] eee: l=4 avDens=0.152094 usedTrk=1812.963052 availTrk=11920.000000 sigTrk=1812.963052
[04/21 19:52:18     42s] eee: l=5 avDens=0.078604 usedTrk=811.196896 availTrk=10320.000000 sigTrk=811.196896
[04/21 19:52:18     42s] eee: l=6 avDens=0.023966 usedTrk=124.623659 availTrk=5200.000000 sigTrk=124.623659
[04/21 19:52:18     42s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/21 19:52:18     42s] {RT rc_worst 0 2 5  0}
[04/21 19:52:18     42s] eee: LAM-FP: thresh=1 ; dimX=1035.000000 ; dimY=1016.000000 ; multX=1.000000 ; multY=1.000000 ; minP=410 ; fpMult=1.000000 ;
[04/21 19:52:18     42s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.353224 uaWl=1.000000 uaWlH=0.276300 aWlH=0.000000 lMod=0 pMax=0.852000 pMod=81 pModAss=50 wcR=0.500000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.250000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[04/21 19:52:18     42s] eee: NetCapCache creation started. (Current Mem: 2896.984M) 
[04/21 19:52:18     42s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2896.984M) 
[04/21 19:52:18     42s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(424.350000, 416.560000)], Layers = [f(7) b(0)], Grid size = 32.800000 um, Grid Dim = (13 X 13)
[04/21 19:52:18     42s] eee: Metal Layers Info:
[04/21 19:52:18     42s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:52:18     42s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[04/21 19:52:18     42s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:52:18     42s] eee: |   METAL1 |   1 |   0.160 |   0.170 |   0.410 |  0.000 |   0.83 | H | 0 |  1 |
[04/21 19:52:18     42s] eee: |   METAL2 |   2 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:52:18     42s] eee: |   METAL3 |   3 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:52:18     42s] eee: |   METAL4 |   4 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:52:18     42s] eee: |   METAL5 |   5 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:52:18     42s] eee: |   METAL6 |   6 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:52:18     42s] eee: |   METAL7 |   7 |   0.420 |   0.420 |   1.025 |  0.000 |   0.06 | H | 0 |  1 |
[04/21 19:52:18     42s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:52:18     42s] eee: uC/uR for corner rc_worst, min-width/min-spacing, 30 perc over/under densities.
[04/21 19:52:18     42s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2896.984M)
[04/21 19:52:18     42s] Cell ATmega328pb LLGs are deleted
[04/21 19:52:18     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:18     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:18     42s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2897.0M, EPOCH TIME: 1745239938.843930
[04/21 19:52:18     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:18     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:18     42s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2897.0M, EPOCH TIME: 1745239938.844162
[04/21 19:52:18     42s] Max number of tech site patterns supported in site array is 256.
[04/21 19:52:18     42s] Core basic site is HD_CoreSite
[04/21 19:52:18     42s] After signature check, allow fast init is true, keep pre-filter is true.
[04/21 19:52:18     42s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/21 19:52:18     42s] Fast DP-INIT is on for default
[04/21 19:52:18     42s] Atter site array init, number of instance map data is 0.
[04/21 19:52:18     42s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.007, REAL:0.007, MEM:2897.0M, EPOCH TIME: 1745239938.851481
[04/21 19:52:18     42s] 
[04/21 19:52:18     42s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:52:18     42s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:52:18     42s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.008, MEM:2897.0M, EPOCH TIME: 1745239938.852345
[04/21 19:52:18     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:18     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:18     42s] Starting delay calculation for Setup views
[04/21 19:52:18     42s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/21 19:52:18     42s] #################################################################################
[04/21 19:52:18     42s] # Design Stage: PreRoute
[04/21 19:52:18     42s] # Design Name: ATmega328pb
[04/21 19:52:18     42s] # Design Mode: 90nm
[04/21 19:52:18     42s] # Analysis Mode: MMMC OCV 
[04/21 19:52:18     42s] # Parasitics Mode: No SPEF/RCDB 
[04/21 19:52:18     42s] # Signoff Settings: SI Off 
[04/21 19:52:18     42s] #################################################################################
[04/21 19:52:19     43s] Calculate early delays in OCV mode...
[04/21 19:52:19     43s] Calculate late delays in OCV mode...
[04/21 19:52:19     43s] Calculate early delays in OCV mode...
[04/21 19:52:19     43s] Calculate late delays in OCV mode...
[04/21 19:52:19     43s] Topological Sorting (REAL = 0:00:00.0, MEM = 2934.9M, InitMEM = 2932.9M)
[04/21 19:52:19     43s] Start delay calculation (fullDC) (1 T). (MEM=2885.41)
[04/21 19:52:19     43s] Start AAE Lib Loading. (MEM=2943.12)
[04/21 19:52:19     43s] End AAE Lib Loading. (MEM=3163.2 CPU=0:00:00.0 Real=0:00:00.0)
[04/21 19:52:19     43s] End AAE Lib Interpolated Model. (MEM=3163.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:52:20     44s] Total number of fetched objects 9816
[04/21 19:52:20     44s] Total number of fetched objects 9816
[04/21 19:52:20     45s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:52:20     45s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:52:20     45s] End delay calculation. (MEM=2868 CPU=0:00:01.6 REAL=0:00:01.0)
[04/21 19:52:21     45s] End delay calculation (fullDC). (MEM=2815.46 CPU=0:00:02.0 REAL=0:00:02.0)
[04/21 19:52:21     45s] *** CDM Built up (cpu=0:00:02.2  real=0:00:03.0  mem= 3357.6M) ***
[04/21 19:52:21     45s] *** Done Building Timing Graph (cpu=0:00:02.9 real=0:00:03.0 totSessionCpu=0:00:45.8 mem=3357.6M)
[04/21 19:52:21     45s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 view_ss_v1p08_125c view_ff_v1p32 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -9.097  |
|           TNS (ns):| -79.514 |
|    Violating Paths:|   31    |
|          All Paths:|  4048   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     79 (79)      |   -6.117   |     80 (80)      |
|   max_tran     |    93 (2055)     |  -23.994   |    94 (2057)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.954%
------------------------------------------------------------------

[04/21 19:52:21     45s] **optDesign ... cpu = 0:00:06, real = 0:00:11, mem = 2903.6M, totSessionCpu=0:00:46 **
[04/21 19:52:21     45s] Begin: Collecting metrics
[04/21 19:52:22     46s] 
 ------------------------------------------------------------------------------------ 
| Snapshot        | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary | -9.097 | -80 |       69.95 | 0:00:03  |        3324 |   93 |  79 |
 ------------------------------------------------------------------------------------ 
[04/21 19:52:22     46s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=2921.4M, current mem=2902.7M)

[04/21 19:52:22     46s] End: Collecting metrics
[04/21 19:52:22     46s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:05.6/0:00:11.7 (0.5), totSession cpu/real = 0:00:46.1/0:02:45.6 (0.3), mem = 3319.7M
[04/21 19:52:22     46s] 
[04/21 19:52:22     46s] =============================================================================================
[04/21 19:52:22     46s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             23.30-p003_1
[04/21 19:52:22     46s] =============================================================================================
[04/21 19:52:22     46s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:52:22     46s] ---------------------------------------------------------------------------------------------
[04/21 19:52:22     46s] [ ViewPruning            ]      2   0:00:00.1  (   0.9 % )     0:00:00.4 /  0:00:00.4    1.0
[04/21 19:52:22     46s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.1 % )     0:00:03.1 /  0:00:03.1    1.0
[04/21 19:52:22     46s] [ MetricReport           ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:52:22     46s] [ DrvReport              ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:52:22     46s] [ CellServerInit         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[04/21 19:52:22     46s] [ LibAnalyzerInit        ]      2   0:00:01.1  (   9.2 % )     0:00:01.1 /  0:00:01.1    1.0
[04/21 19:52:22     46s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:22     46s] [ MetricInit             ]      1   0:00:00.5  (   4.7 % )     0:00:00.5 /  0:00:00.6    1.0
[04/21 19:52:22     46s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[04/21 19:52:22     46s] [ EarlyGlobalRoute       ]      1   0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 19:52:22     46s] [ ExtractRC              ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[04/21 19:52:22     46s] [ UpdateTimingGraph      ]      1   0:00:00.1  (   1.3 % )     0:00:02.9 /  0:00:02.9    1.0
[04/21 19:52:22     46s] [ FullDelayCalc          ]      1   0:00:02.2  (  18.7 % )     0:00:02.2 /  0:00:02.2    1.0
[04/21 19:52:22     46s] [ TimingUpdate           ]      2   0:00:00.5  (   4.3 % )     0:00:00.5 /  0:00:00.5    1.0
[04/21 19:52:22     46s] [ TimingReport           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[04/21 19:52:22     46s] [ MISC                   ]          0:00:06.5  (  56.1 % )     0:00:06.5 /  0:00:00.5    0.1
[04/21 19:52:22     46s] ---------------------------------------------------------------------------------------------
[04/21 19:52:22     46s]  InitOpt #1 TOTAL                   0:00:11.7  ( 100.0 % )     0:00:11.7 /  0:00:05.6    0.5
[04/21 19:52:22     46s] ---------------------------------------------------------------------------------------------
[04/21 19:52:22     46s] 
[04/21 19:52:22     46s] ** INFO : this run is activating medium effort placeOptDesign flow
[04/21 19:52:22     46s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[04/21 19:52:22     46s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:46.1 mem=3319.7M
[04/21 19:52:22     46s] OPERPROF: Starting DPlace-Init at level 1, MEM:3319.7M, EPOCH TIME: 1745239942.034458
[04/21 19:52:22     46s] Processing tracks to init pin-track alignment.
[04/21 19:52:22     46s] z: 2, totalTracks: 1
[04/21 19:52:22     46s] z: 4, totalTracks: 1
[04/21 19:52:22     46s] z: 6, totalTracks: 1
[04/21 19:52:22     46s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:52:22     46s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3319.7M, EPOCH TIME: 1745239942.038081
[04/21 19:52:22     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:22     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:22     46s] 
[04/21 19:52:22     46s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:52:22     46s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:52:22     46s] OPERPROF:     Starting CMU at level 3, MEM:3319.7M, EPOCH TIME: 1745239942.045704
[04/21 19:52:22     46s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3319.7M, EPOCH TIME: 1745239942.046031
[04/21 19:52:22     46s] 
[04/21 19:52:22     46s] Bad Lib Cell Checking (CMU) is done! (0)
[04/21 19:52:22     46s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.008, MEM:3319.7M, EPOCH TIME: 1745239942.046505
[04/21 19:52:22     46s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3319.7M, EPOCH TIME: 1745239942.046528
[04/21 19:52:22     46s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3319.7M, EPOCH TIME: 1745239942.046581
[04/21 19:52:22     46s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3319.7MB).
[04/21 19:52:22     46s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:3319.7M, EPOCH TIME: 1745239942.047194
[04/21 19:52:22     46s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:46.1 mem=3319.7M
[04/21 19:52:22     46s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3319.7M, EPOCH TIME: 1745239942.052879
[04/21 19:52:22     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:22     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:22     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:22     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:22     46s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.014, REAL:0.014, MEM:3319.7M, EPOCH TIME: 1745239942.066760
[04/21 19:52:22     46s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[04/21 19:52:22     46s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:46.1 mem=3319.7M
[04/21 19:52:22     46s] OPERPROF: Starting DPlace-Init at level 1, MEM:3319.7M, EPOCH TIME: 1745239942.067045
[04/21 19:52:22     46s] Processing tracks to init pin-track alignment.
[04/21 19:52:22     46s] z: 2, totalTracks: 1
[04/21 19:52:22     46s] z: 4, totalTracks: 1
[04/21 19:52:22     46s] z: 6, totalTracks: 1
[04/21 19:52:22     46s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:52:22     46s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3319.7M, EPOCH TIME: 1745239942.070020
[04/21 19:52:22     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:22     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:22     46s] 
[04/21 19:52:22     46s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:52:22     46s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:52:22     46s] OPERPROF:     Starting CMU at level 3, MEM:3319.7M, EPOCH TIME: 1745239942.077380
[04/21 19:52:22     46s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3319.7M, EPOCH TIME: 1745239942.077678
[04/21 19:52:22     46s] 
[04/21 19:52:22     46s] Bad Lib Cell Checking (CMU) is done! (0)
[04/21 19:52:22     46s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.008, MEM:3319.7M, EPOCH TIME: 1745239942.078105
[04/21 19:52:22     46s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3319.7M, EPOCH TIME: 1745239942.078124
[04/21 19:52:22     46s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3319.7M, EPOCH TIME: 1745239942.078171
[04/21 19:52:22     46s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3319.7MB).
[04/21 19:52:22     46s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:3319.7M, EPOCH TIME: 1745239942.078770
[04/21 19:52:22     46s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:46.1 mem=3319.7M
[04/21 19:52:22     46s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3319.7M, EPOCH TIME: 1745239942.084325
[04/21 19:52:22     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:22     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:22     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:22     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:22     46s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.012, REAL:0.012, MEM:3319.7M, EPOCH TIME: 1745239942.096331
[04/21 19:52:22     46s] *** Starting optimizing excluded clock nets MEM= 3319.7M) ***
[04/21 19:52:22     46s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3319.7M) ***
[04/21 19:52:22     46s] The useful skew maximum allowed delay is: 0.3
[04/21 19:52:23     47s] Deleting Lib Analyzer.
[04/21 19:52:23     47s] 
[04/21 19:52:23     47s] Optimization is working on the following views:
[04/21 19:52:23     47s]   Setup views: view_ss_v1p08_125c 
[04/21 19:52:23     47s]   Hold  views: view_ss_v1p08_125c 
[04/21 19:52:23     47s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/21 19:52:23     47s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:47.2/0:02:46.8 (0.3), mem = 3394.8M
[04/21 19:52:23     47s] Info: 27 top-level, potential tri-state nets excluded from IPO operation.
[04/21 19:52:23     47s] Info: 1 ideal net excluded from IPO operation.
[04/21 19:52:23     47s] Info: 3 clock nets excluded from IPO operation.
[04/21 19:52:23     47s] ### Creating LA Mngr. totSessionCpu=0:00:47.3 mem=3394.8M
[04/21 19:52:23     47s] ### Creating LA Mngr, finished. totSessionCpu=0:00:47.3 mem=3394.8M
[04/21 19:52:23     47s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2911417.1
[04/21 19:52:23     47s] 
[04/21 19:52:23     47s] Creating Lib Analyzer ...
[04/21 19:52:23     47s] Total number of usable buffers from Lib Analyzer: 20 ( CLKBUFHDV2 BUFHDV2RD BUFHDV2 BUFHDV1RD BUFHDV0 CLKBUFHDV4 BUFHDV4 BUFHDV4RD BUFHDV6RD BUFHDV6 CLKBUFHDV8 BUFHDV8 BUFHDV8RD CLKBUFHDV12 BUFHDV12 CLKBUFHDV16 CLKBUFHDV20 CLKBUFHDV24 CLKBUFHDV32 BUFHDV32RD)
[04/21 19:52:23     47s] Total number of usable inverters from Lib Analyzer: 18 ( INHDVL INHDV2 INHDV1 INHDV0 CLKINHDV2 CLKINHDV1 CLKINHDV0 INHDV4 CLKINHDV4 INHDV6 CLKINHDV6 INHDV8 CLKINHDV8 CLKINHDV12 CLKINHDV16 CLKINHDV20 CLKINHDV24 INHDV32)
[04/21 19:52:23     47s] Total number of usable delay cells from Lib Analyzer: 15 ( DEL1HDV2 DEL1HDV1 DEL1HDV0 DEL2HDV2 DEL2HDV1 DEL2HDV0 DEL3HDV2 DEL3HDV1 DEL3HDV0 DEL2HDV4 DEL4HDV2 DEL4HDV1 DEL4HDV0 DEL3HDV4 DEL4HDV4)
[04/21 19:52:23     47s] 
[04/21 19:52:23     47s] {RT rc_worst 0 2 5  0}
[04/21 19:52:23     47s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:47.7 mem=3394.8M
[04/21 19:52:23     47s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:47.7 mem=3394.8M
[04/21 19:52:23     47s] Creating Lib Analyzer, finished. 
[04/21 19:52:23     47s] 
[04/21 19:52:23     47s] Active Setup views: view_ss_v1p08_125c 
[04/21 19:52:23     47s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3394.8M, EPOCH TIME: 1745239943.742853
[04/21 19:52:23     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:23     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:23     47s] 
[04/21 19:52:23     47s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:52:23     47s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:52:23     47s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.008, MEM:3394.8M, EPOCH TIME: 1745239943.750377
[04/21 19:52:23     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:23     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:23     47s] [oiPhyDebug] optDemand 114196381600.00, spDemand 114196381600.00.
[04/21 19:52:23     47s] [LDM::Info] TotalInstCnt at InitDesignMc1: 9675
[04/21 19:52:23     47s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[04/21 19:52:23     47s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:47.8 mem=3394.8M
[04/21 19:52:23     47s] OPERPROF: Starting DPlace-Init at level 1, MEM:3394.8M, EPOCH TIME: 1745239943.752618
[04/21 19:52:23     47s] Processing tracks to init pin-track alignment.
[04/21 19:52:23     47s] z: 2, totalTracks: 1
[04/21 19:52:23     47s] z: 4, totalTracks: 1
[04/21 19:52:23     47s] z: 6, totalTracks: 1
[04/21 19:52:23     47s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:52:23     47s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3394.8M, EPOCH TIME: 1745239943.755226
[04/21 19:52:23     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:23     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:23     47s] 
[04/21 19:52:23     47s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:52:23     47s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:52:23     47s] OPERPROF:     Starting CMU at level 3, MEM:3394.8M, EPOCH TIME: 1745239943.761794
[04/21 19:52:23     47s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3394.8M, EPOCH TIME: 1745239943.762096
[04/21 19:52:23     47s] 
[04/21 19:52:23     47s] Bad Lib Cell Checking (CMU) is done! (0)
[04/21 19:52:23     47s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.007, REAL:0.007, MEM:3394.8M, EPOCH TIME: 1745239943.762518
[04/21 19:52:23     47s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3394.8M, EPOCH TIME: 1745239943.762539
[04/21 19:52:23     47s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3394.8M, EPOCH TIME: 1745239943.762652
[04/21 19:52:23     47s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3394.8MB).
[04/21 19:52:23     47s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:3394.8M, EPOCH TIME: 1745239943.763246
[04/21 19:52:23     47s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[04/21 19:52:23     47s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 9675
[04/21 19:52:23     47s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:47.8 mem=3394.8M
[04/21 19:52:23     47s] 
[04/21 19:52:23     47s] Footprint cell information for calculating maxBufDist
[04/21 19:52:23     47s] *info: There are 20 candidate Buffer cells
[04/21 19:52:23     47s] *info: There are 18 candidate Inverter cells
[04/21 19:52:23     47s] 
[04/21 19:52:23     47s] #optDebug: Start CG creation (mem=3394.8M)
[04/21 19:52:23     47s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:52:23     47s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:52:23     48s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:52:24     48s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:52:24     48s] ToF 1624.8030um
[04/21 19:52:24     48s] (cpu=0:00:00.2, mem=3394.8M)
[04/21 19:52:24     48s]  ...processing cgPrt (cpu=0:00:00.2, mem=3394.8M)
[04/21 19:52:24     48s]  ...processing cgEgp (cpu=0:00:00.2, mem=3394.8M)
[04/21 19:52:24     48s]  ...processing cgPbk (cpu=0:00:00.2, mem=3394.8M)
[04/21 19:52:24     48s]  ...processing cgNrb(cpu=0:00:00.2, mem=3394.8M)
[04/21 19:52:24     48s]  ...processing cgObs (cpu=0:00:00.2, mem=3394.8M)
[04/21 19:52:24     48s]  ...processing cgCon (cpu=0:00:00.2, mem=3394.8M)
[04/21 19:52:24     48s]  ...processing cgPdm (cpu=0:00:00.2, mem=3394.8M)
[04/21 19:52:24     48s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=3394.8M)
[04/21 19:52:24     48s] ### Creating RouteCongInterface, started
[04/21 19:52:24     48s] 
[04/21 19:52:24     48s] #optDebug:  {2, 1.000, 0.9500} {3, 0.750, 0.9500} {4, 0.500, 0.9500} {5, 0.250, 0.6840} 
[04/21 19:52:24     48s] 
[04/21 19:52:24     48s] #optDebug: {0, 1.000}
[04/21 19:52:24     48s] ### Creating RouteCongInterface, finished
[04/21 19:52:24     48s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3423.9M, EPOCH TIME: 1745239944.111648
[04/21 19:52:24     48s] Found 0 hard placement blockage before merging.
[04/21 19:52:24     48s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3423.9M, EPOCH TIME: 1745239944.111735
[04/21 19:52:24     48s] 
[04/21 19:52:24     48s] Netlist preparation processing... 
[04/21 19:52:24     48s] Removed 113 instances
[04/21 19:52:24     48s] 
[04/21 19:52:24     48s] =======================================================================
[04/21 19:52:24     48s]                 Simplify Netlist Deleted Flops Summary
[04/21 19:52:24     48s] =======================================================================
[04/21 19:52:24     48s] *summary: 13 instances (flops) removed.
[04/21 19:52:24     48s] 
[04/21 19:52:24     48s] *info: Marking 0 isolation instances dont touch
[04/21 19:52:24     48s] *info: Marking 0 level shifter instances dont touch
[04/21 19:52:24     48s] Deleting 0 temporary hard placement blockage(s).
[04/21 19:52:24     48s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 9562
[04/21 19:52:24     48s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3472.1M, EPOCH TIME: 1745239944.296552
[04/21 19:52:24     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9675).
[04/21 19:52:24     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:24     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:24     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:24     48s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.015, REAL:0.015, MEM:3344.1M, EPOCH TIME: 1745239944.311629
[04/21 19:52:24     48s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2911417.1
[04/21 19:52:24     48s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:00:48.3/0:02:47.9 (0.3), mem = 3344.1M
[04/21 19:52:24     48s] 
[04/21 19:52:24     48s] =============================================================================================
[04/21 19:52:24     48s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     23.30-p003_1
[04/21 19:52:24     48s] =============================================================================================
[04/21 19:52:24     48s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:52:24     48s] ---------------------------------------------------------------------------------------------
[04/21 19:52:24     48s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  34.9 % )     0:00:00.4 /  0:00:00.4    1.0
[04/21 19:52:24     48s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:24     48s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:52:24     48s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:52:24     48s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.3
[04/21 19:52:24     48s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (  27.9 % )     0:00:00.3 /  0:00:00.3    1.0
[04/21 19:52:24     48s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 19:52:24     48s] [ IncrDelayCalc          ]     15   0:00:00.1  (  12.1 % )     0:00:00.1 /  0:00:00.1    1.1
[04/21 19:52:24     48s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.9
[04/21 19:52:24     48s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:24     48s] [ MISC                   ]          0:00:00.2  (  17.3 % )     0:00:00.2 /  0:00:00.2    1.1
[04/21 19:52:24     48s] ---------------------------------------------------------------------------------------------
[04/21 19:52:24     48s]  SimplifyNetlist #1 TOTAL           0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[04/21 19:52:24     48s] ---------------------------------------------------------------------------------------------
[04/21 19:52:24     48s] 
[04/21 19:52:24     48s] Begin: Collecting metrics
[04/21 19:52:24     48s] 
 ------------------------------------------------------------------------------------- 
| Snapshot         | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                  | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary  | -9.097 | -80 |       69.95 | 0:00:03  |        3324 |   93 |  79 |
| simplify_netlist |        |     |             | 0:00:01  |        3344 |      |     |
 ------------------------------------------------------------------------------------- 
[04/21 19:52:24     48s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2950.6M, current mem=2923.5M)

[04/21 19:52:24     48s] End: Collecting metrics
[04/21 19:52:24     48s] Running new flow changes for HFN
[04/21 19:52:24     48s] Begin: GigaOpt high fanout net optimization
[04/21 19:52:24     48s] GigaOpt HFN: use maxLocalDensity 1.2
[04/21 19:52:24     48s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[04/21 19:52:24     48s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:48.4/0:02:48.0 (0.3), mem = 3344.1M
[04/21 19:52:24     48s] Info: 27 top-level, potential tri-state nets excluded from IPO operation.
[04/21 19:52:24     48s] Info: 1 ideal net excluded from IPO operation.
[04/21 19:52:24     48s] Info: 3 clock nets excluded from IPO operation.
[04/21 19:52:24     48s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2911417.2
[04/21 19:52:24     48s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/21 19:52:24     48s] 
[04/21 19:52:24     48s] Active Setup views: view_ss_v1p08_125c 
[04/21 19:52:24     48s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3344.1M, EPOCH TIME: 1745239944.613617
[04/21 19:52:24     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:24     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:24     48s] 
[04/21 19:52:24     48s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:52:24     48s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:52:24     48s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.008, MEM:3344.1M, EPOCH TIME: 1745239944.621305
[04/21 19:52:24     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:24     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:24     48s] [oiPhyDebug] optDemand 112976648000.00, spDemand 112976648000.00.
[04/21 19:52:24     48s] [LDM::Info] TotalInstCnt at InitDesignMc1: 9562
[04/21 19:52:24     48s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[04/21 19:52:24     48s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:48.6 mem=3344.1M
[04/21 19:52:24     48s] OPERPROF: Starting DPlace-Init at level 1, MEM:3344.1M, EPOCH TIME: 1745239944.623504
[04/21 19:52:24     48s] Processing tracks to init pin-track alignment.
[04/21 19:52:24     48s] z: 2, totalTracks: 1
[04/21 19:52:24     48s] z: 4, totalTracks: 1
[04/21 19:52:24     48s] z: 6, totalTracks: 1
[04/21 19:52:24     48s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:52:24     48s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3344.1M, EPOCH TIME: 1745239944.626082
[04/21 19:52:24     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:24     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:24     48s] 
[04/21 19:52:24     48s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:52:24     48s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:52:24     48s] OPERPROF:     Starting CMU at level 3, MEM:3344.1M, EPOCH TIME: 1745239944.632922
[04/21 19:52:24     48s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3344.1M, EPOCH TIME: 1745239944.633222
[04/21 19:52:24     48s] 
[04/21 19:52:24     48s] Bad Lib Cell Checking (CMU) is done! (0)
[04/21 19:52:24     48s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.007, REAL:0.008, MEM:3344.1M, EPOCH TIME: 1745239944.633638
[04/21 19:52:24     48s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3344.1M, EPOCH TIME: 1745239944.633657
[04/21 19:52:24     48s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3344.1M, EPOCH TIME: 1745239944.633710
[04/21 19:52:24     48s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3344.1MB).
[04/21 19:52:24     48s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:3344.1M, EPOCH TIME: 1745239944.634297
[04/21 19:52:24     48s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[04/21 19:52:24     48s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 9562
[04/21 19:52:24     48s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:48.7 mem=3344.1M
[04/21 19:52:24     48s] ### Creating RouteCongInterface, started
[04/21 19:52:24     48s] 
[04/21 19:52:24     48s] #optDebug:  {2, 1.000, 0.9500} {3, 0.750, 0.9500} {4, 0.500, 0.8390} {5, 0.250, 0.5472} 
[04/21 19:52:24     48s] 
[04/21 19:52:24     48s] #optDebug: {0, 1.000}
[04/21 19:52:24     48s] ### Creating RouteCongInterface, finished
[04/21 19:52:24     48s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:52:24     48s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:52:24     48s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:52:24     48s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:52:24     48s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:52:24     48s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:52:24     48s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:52:24     48s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:52:24     48s] AoF 4581.3730um
[04/21 19:52:24     48s] **WARN: (IMPOPT-7330):	Net n_415 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[04/21 19:52:24     48s] Info: violation cost 1.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[04/21 19:52:24     48s] [GPS-DRV] Optimizer inputs ============================= 
[04/21 19:52:24     48s] [GPS-DRV] drvFixingStage: Large Scale
[04/21 19:52:24     48s] [GPS-DRV] costLowerBound: 0.1
[04/21 19:52:24     48s] [GPS-DRV] setupTNSCost  : 0
[04/21 19:52:24     48s] [GPS-DRV] maxIter       : 1
[04/21 19:52:24     48s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[04/21 19:52:24     48s] [GPS-DRV] Optimizer parameters ============================= 
[04/21 19:52:24     48s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[04/21 19:52:24     48s] [GPS-DRV] maxDensity (design): 0.95
[04/21 19:52:24     48s] [GPS-DRV] maxLocalDensity: 1.2
[04/21 19:52:24     48s] [GPS-DRV] MaxBufDistForPlaceBlk: 656um
[04/21 19:52:24     48s] [GPS-DRV] Dflt RT Characteristic Length 3392.87um AoF 4581.37um x 1
[04/21 19:52:24     48s] [GPS-DRV] isCPECostingOn: false
[04/21 19:52:24     48s] [GPS-DRV] All active and enabled setup views
[04/21 19:52:24     48s] [GPS-DRV]     view_ss_v1p08_125c
[04/21 19:52:24     48s] [GPS-DRV] maxTran off
[04/21 19:52:24     48s] [GPS-DRV] maxCap off
[04/21 19:52:24     48s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[04/21 19:52:24     48s] [GPS-DRV] 2DC {3 0 0 0 0 1}
[04/21 19:52:24     48s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[04/21 19:52:24     48s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3402.2M, EPOCH TIME: 1745239944.917229
[04/21 19:52:24     48s] Found 0 hard placement blockage before merging.
[04/21 19:52:24     48s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3402.2M, EPOCH TIME: 1745239944.917312
[04/21 19:52:24     48s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[04/21 19:52:24     48s] [GPS-DRV] ROI - unit(Area: 4.0344e+06; LeakageP: 3.12454e-12; DynamicP: 4.0344e+06)DBU
[04/21 19:52:24     48s] +---------+---------+--------+--------+------------+--------+
[04/21 19:52:24     48s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/21 19:52:24     48s] +---------+---------+--------+--------+------------+--------+
[04/21 19:52:24     48s] |   69.21%|        -|  -8.915| -73.874|   0:00:00.0| 3402.2M|
[04/21 19:52:24     48s] **WARN: (IMPOPT-7330):	Net n_415 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[04/21 19:52:24     48s] Info: violation cost 1.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[04/21 19:52:25     49s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/21 19:52:25     49s] |   69.32%|       30|  -8.915| -73.874|   0:00:01.0| 3439.3M|
[04/21 19:52:25     49s] +---------+---------+--------+--------+------------+--------+
[04/21 19:52:25     49s] 
[04/21 19:52:25     49s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=3439.3M) ***
[04/21 19:52:25     49s] Deleting 0 temporary hard placement blockage(s).
[04/21 19:52:25     49s] Total-nets :: 9703, Stn-nets :: 122, ratio :: 1.25734 %, Total-len 308519, Stn-len 44868.1
[04/21 19:52:25     49s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 9592
[04/21 19:52:25     49s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3439.3M, EPOCH TIME: 1745239945.199863
[04/21 19:52:25     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9592).
[04/21 19:52:25     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:25     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:25     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:25     49s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.013, REAL:0.013, MEM:3362.3M, EPOCH TIME: 1745239945.212996
[04/21 19:52:25     49s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2911417.2
[04/21 19:52:25     49s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:00:49.2/0:02:48.8 (0.3), mem = 3362.3M
[04/21 19:52:25     49s] 
[04/21 19:52:25     49s] =============================================================================================
[04/21 19:52:25     49s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              23.30-p003_1
[04/21 19:52:25     49s] =============================================================================================
[04/21 19:52:25     49s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:52:25     49s] ---------------------------------------------------------------------------------------------
[04/21 19:52:25     49s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.9
[04/21 19:52:25     49s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:25     49s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:52:25     49s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.9
[04/21 19:52:25     49s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.7
[04/21 19:52:25     49s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:25     49s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 19:52:25     49s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 19:52:25     49s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:25     49s] [ OptEval                ]      1   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    1.4
[04/21 19:52:25     49s] [ OptCommit              ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.2
[04/21 19:52:25     49s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:52:25     49s] [ IncrDelayCalc          ]      8   0:00:00.1  (  14.5 % )     0:00:00.1 /  0:00:00.1    0.9
[04/21 19:52:25     49s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:25     49s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.9
[04/21 19:52:25     49s] [ IncrTimingUpdate       ]      2   0:00:00.1  (  10.3 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:52:25     49s] [ MISC                   ]          0:00:00.5  (  60.1 % )     0:00:00.5 /  0:00:00.5    1.0
[04/21 19:52:25     49s] ---------------------------------------------------------------------------------------------
[04/21 19:52:25     49s]  DrvOpt #1 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[04/21 19:52:25     49s] ---------------------------------------------------------------------------------------------
[04/21 19:52:25     49s] 
[04/21 19:52:25     49s] GigaOpt HFN: restore maxLocalDensity to 0.98
[04/21 19:52:25     49s] End: GigaOpt high fanout net optimization
[04/21 19:52:25     49s] Begin: Collecting metrics
[04/21 19:52:25     49s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   -9.097 |           |      -80 |       69.95 | 0:00:03  |        3324 |   93 |  79 |
| simplify_netlist |           |          |           |          |             | 0:00:01  |        3344 |      |     |
| drv_fixing       |     0.000 |   -8.915 |         0 |      -74 |       69.32 | 0:00:01  |        3362 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[04/21 19:52:25     49s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2935.7M, current mem=2935.7M)

[04/21 19:52:25     49s] End: Collecting metrics
[04/21 19:52:25     49s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/21 19:52:25     49s] Deleting Lib Analyzer.
[04/21 19:52:25     49s] Begin: GigaOpt DRV Optimization
[04/21 19:52:25     49s] Begin: Processing multi-driver nets
[04/21 19:52:25     49s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:49.4/0:02:49.0 (0.3), mem = 3362.3M
[04/21 19:52:25     49s] Info: 27 top-level, potential tri-state nets excluded from IPO operation.
[04/21 19:52:25     49s] Info: 1 ideal net excluded from IPO operation.
[04/21 19:52:25     49s] Info: 3 clock nets excluded from IPO operation.
[04/21 19:52:25     49s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2911417.3
[04/21 19:52:25     49s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/21 19:52:25     49s] 
[04/21 19:52:25     49s] Creating Lib Analyzer ...
[04/21 19:52:25     49s] Total number of usable buffers from Lib Analyzer: 20 ( CLKBUFHDV2 BUFHDV2RD BUFHDV2 BUFHDV1RD BUFHDV0 CLKBUFHDV4 BUFHDV4 BUFHDV4RD BUFHDV6RD BUFHDV6 CLKBUFHDV8 BUFHDV8 BUFHDV8RD CLKBUFHDV12 BUFHDV12 CLKBUFHDV16 CLKBUFHDV20 CLKBUFHDV24 CLKBUFHDV32 BUFHDV32RD)
[04/21 19:52:25     49s] Total number of usable inverters from Lib Analyzer: 18 ( INHDVL INHDV2 INHDV1 INHDV0 CLKINHDV2 CLKINHDV1 CLKINHDV0 INHDV4 CLKINHDV4 INHDV6 CLKINHDV6 INHDV8 CLKINHDV8 CLKINHDV12 CLKINHDV16 CLKINHDV20 CLKINHDV24 INHDV32)
[04/21 19:52:25     49s] Total number of usable delay cells from Lib Analyzer: 15 ( DEL1HDV2 DEL1HDV1 DEL1HDV0 DEL2HDV2 DEL2HDV1 DEL2HDV0 DEL3HDV2 DEL3HDV1 DEL3HDV0 DEL2HDV4 DEL4HDV2 DEL4HDV1 DEL4HDV0 DEL3HDV4 DEL4HDV4)
[04/21 19:52:25     49s] 
[04/21 19:52:25     49s] {RT rc_worst 0 2 5  0}
[04/21 19:52:25     49s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:49.8 mem=3362.3M
[04/21 19:52:25     49s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:49.8 mem=3362.3M
[04/21 19:52:25     49s] Creating Lib Analyzer, finished. 
[04/21 19:52:25     49s] 
[04/21 19:52:25     49s] Active Setup views: view_ss_v1p08_125c 
[04/21 19:52:25     49s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3362.3M, EPOCH TIME: 1745239945.874954
[04/21 19:52:25     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:25     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:25     49s] 
[04/21 19:52:25     49s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:52:25     49s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:52:25     49s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.008, MEM:3362.3M, EPOCH TIME: 1745239945.882511
[04/21 19:52:25     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:25     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:25     49s] [oiPhyDebug] optDemand 113160885600.00, spDemand 113160885600.00.
[04/21 19:52:25     49s] [LDM::Info] TotalInstCnt at InitDesignMc1: 9592
[04/21 19:52:25     49s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[04/21 19:52:25     49s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:49.9 mem=3362.3M
[04/21 19:52:25     49s] OPERPROF: Starting DPlace-Init at level 1, MEM:3362.3M, EPOCH TIME: 1745239945.884739
[04/21 19:52:25     49s] Processing tracks to init pin-track alignment.
[04/21 19:52:25     49s] z: 2, totalTracks: 1
[04/21 19:52:25     49s] z: 4, totalTracks: 1
[04/21 19:52:25     49s] z: 6, totalTracks: 1
[04/21 19:52:25     49s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:52:25     49s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3362.3M, EPOCH TIME: 1745239945.887319
[04/21 19:52:25     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:25     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:25     49s] 
[04/21 19:52:25     49s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:52:25     49s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:52:25     49s] OPERPROF:     Starting CMU at level 3, MEM:3362.3M, EPOCH TIME: 1745239945.893900
[04/21 19:52:25     49s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3362.3M, EPOCH TIME: 1745239945.894210
[04/21 19:52:25     49s] 
[04/21 19:52:25     49s] Bad Lib Cell Checking (CMU) is done! (0)
[04/21 19:52:25     49s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.007, REAL:0.007, MEM:3362.3M, EPOCH TIME: 1745239945.894631
[04/21 19:52:25     49s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3362.3M, EPOCH TIME: 1745239945.894651
[04/21 19:52:25     49s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3362.3M, EPOCH TIME: 1745239945.894685
[04/21 19:52:25     49s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3362.3MB).
[04/21 19:52:25     49s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:3362.3M, EPOCH TIME: 1745239945.895270
[04/21 19:52:25     49s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[04/21 19:52:25     49s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 9592
[04/21 19:52:25     49s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:49.9 mem=3362.3M
[04/21 19:52:25     49s] ### Creating RouteCongInterface, started
[04/21 19:52:25     49s] 
[04/21 19:52:25     49s] #optDebug:  {2, 1.000, 0.9500} {3, 0.750, 0.9500} {4, 0.500, 0.8390} {5, 0.250, 0.5472} 
[04/21 19:52:25     49s] 
[04/21 19:52:25     49s] #optDebug: {0, 1.000}
[04/21 19:52:25     49s] ### Creating RouteCongInterface, finished
[04/21 19:52:26     50s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:52:26     50s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:52:26     50s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:52:26     50s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:52:26     50s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:52:26     50s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:52:26     50s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:52:26     50s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:52:26     50s] AoF 4581.3730um
[04/21 19:52:26     50s] *** Starting multi-driver net buffering ***
[04/21 19:52:26     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:26     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:26     50s] Processing tracks to init pin-track alignment.
[04/21 19:52:26     50s] z: 2, totalTracks: 1
[04/21 19:52:26     50s] z: 4, totalTracks: 1
[04/21 19:52:26     50s] z: 6, totalTracks: 1
[04/21 19:52:26     50s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:52:26     50s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3420.5M, EPOCH TIME: 1745239946.181866
[04/21 19:52:26     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:26     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:26     50s] 
[04/21 19:52:26     50s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:52:26     50s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:52:26     50s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.008, MEM:3420.5M, EPOCH TIME: 1745239946.189727
[04/21 19:52:26     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:26     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:26     50s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3420.5M, EPOCH TIME: 1745239946.196966
[04/21 19:52:26     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:26     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:26     50s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.000, REAL:0.000, MEM:3420.5M, EPOCH TIME: 1745239946.197114
[04/21 19:52:26     50s] OPERPROF: Starting DPlace-Init at level 1, MEM:3420.5M, EPOCH TIME: 1745239946.197151
[04/21 19:52:26     50s] Processing tracks to init pin-track alignment.
[04/21 19:52:26     50s] z: 2, totalTracks: 1
[04/21 19:52:26     50s] z: 4, totalTracks: 1
[04/21 19:52:26     50s] z: 6, totalTracks: 1
[04/21 19:52:26     50s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:52:26     50s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3420.5M, EPOCH TIME: 1745239946.200373
[04/21 19:52:26     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:26     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:26     50s] 
[04/21 19:52:26     50s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:52:26     50s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:52:26     50s] OPERPROF:     Starting CMU at level 3, MEM:3420.5M, EPOCH TIME: 1745239946.208544
[04/21 19:52:26     50s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3420.5M, EPOCH TIME: 1745239946.208873
[04/21 19:52:26     50s] 
[04/21 19:52:26     50s] Bad Lib Cell Checking (CMU) is done! (0)
[04/21 19:52:26     50s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.009, REAL:0.009, MEM:3420.5M, EPOCH TIME: 1745239946.209330
[04/21 19:52:26     50s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3420.5M, EPOCH TIME: 1745239946.209352
[04/21 19:52:26     50s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3420.5M, EPOCH TIME: 1745239946.209400
[04/21 19:52:26     50s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3420.5MB).
[04/21 19:52:26     50s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:3420.5M, EPOCH TIME: 1745239946.209988
[04/21 19:52:26     50s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3420.5M, EPOCH TIME: 1745239946.210230
[04/21 19:52:26     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:26     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:26     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:26     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:26     50s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.012, REAL:0.012, MEM:3420.5M, EPOCH TIME: 1745239946.222660
[04/21 19:52:26     50s] *summary: 15 non-ignored multi-driver nets.
[04/21 19:52:26     50s] *       : 15 unbuffered.
[04/21 19:52:26     50s] *       : 15 bufferable.
[04/21 19:52:26     50s] *       : 0 targeted for timing fix; 0 buffered.
[04/21 19:52:26     50s] *       : 1 targeted for DRV fix; 1 buffered.
[04/21 19:52:26     50s] *       : buffered 1 multi-driver nets total:
[04/21 19:52:26     50s] *       : used 1 buffers of type 'BUFHDV0'.
[04/21 19:52:26     50s] *** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=3420.5M) ***
[04/21 19:52:26     50s] 
[04/21 19:52:26     50s] *** Finish Multi Driver Net Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3476.6M) ***
[04/21 19:52:26     50s] 
[04/21 19:52:26     50s] Total-nets :: 9704, Stn-nets :: 124, ratio :: 1.27782 %, Total-len 308522, Stn-len 44878.3
[04/21 19:52:26     50s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 9592
[04/21 19:52:26     50s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2911417.3
[04/21 19:52:26     50s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:00:50.3/0:02:49.8 (0.3), mem = 3476.6M
[04/21 19:52:26     50s] 
[04/21 19:52:26     50s] =============================================================================================
[04/21 19:52:26     50s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              23.30-p003_1
[04/21 19:52:26     50s] =============================================================================================
[04/21 19:52:26     50s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:52:26     50s] ---------------------------------------------------------------------------------------------
[04/21 19:52:26     50s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.7
[04/21 19:52:26     50s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  44.3 % )     0:00:00.4 /  0:00:00.4    1.0
[04/21 19:52:26     50s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:26     50s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.3
[04/21 19:52:26     50s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.4
[04/21 19:52:26     50s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:26     50s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:26     50s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:26     50s] [ DetailPlaceInit        ]      2   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    1.7
[04/21 19:52:26     50s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:26     50s] [ MISC                   ]          0:00:00.4  (  46.7 % )     0:00:00.4 /  0:00:00.4    0.9
[04/21 19:52:26     50s] ---------------------------------------------------------------------------------------------
[04/21 19:52:26     50s]  DrvOpt #2 TOTAL                    0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[04/21 19:52:26     50s] ---------------------------------------------------------------------------------------------
[04/21 19:52:26     50s] 
[04/21 19:52:26     50s] End: Processing multi-driver nets
[04/21 19:52:26     50s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[04/21 19:52:26     50s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:50.3/0:02:49.8 (0.3), mem = 3476.6M
[04/21 19:52:26     50s] Info: 27 top-level, potential tri-state nets excluded from IPO operation.
[04/21 19:52:26     50s] Info: 1 ideal net excluded from IPO operation.
[04/21 19:52:26     50s] Info: 3 clock nets excluded from IPO operation.
[04/21 19:52:26     50s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2911417.4
[04/21 19:52:26     50s] 
[04/21 19:52:26     50s] Active Setup views: view_ss_v1p08_125c 
[04/21 19:52:26     50s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3476.6M, EPOCH TIME: 1745239946.354016
[04/21 19:52:26     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:26     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:26     50s] 
[04/21 19:52:26     50s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:52:26     50s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:52:26     50s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.007, MEM:3476.6M, EPOCH TIME: 1745239946.361234
[04/21 19:52:26     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:26     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:26     50s] [oiPhyDebug] optDemand 113166264800.00, spDemand 113166264800.00.
[04/21 19:52:26     50s] InstCnt mismatch: prevInstCnt = 9592, ttlInstCnt = 9593
[04/21 19:52:26     50s] [LDM::Info] TotalInstCnt at InitDesignMc1: 9593
[04/21 19:52:26     50s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[04/21 19:52:26     50s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:50.4 mem=3476.6M
[04/21 19:52:26     50s] OPERPROF: Starting DPlace-Init at level 1, MEM:3476.6M, EPOCH TIME: 1745239946.363373
[04/21 19:52:26     50s] Processing tracks to init pin-track alignment.
[04/21 19:52:26     50s] z: 2, totalTracks: 1
[04/21 19:52:26     50s] z: 4, totalTracks: 1
[04/21 19:52:26     50s] z: 6, totalTracks: 1
[04/21 19:52:26     50s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:52:26     50s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3476.6M, EPOCH TIME: 1745239946.365866
[04/21 19:52:26     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:26     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:26     50s] 
[04/21 19:52:26     50s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:52:26     50s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:52:26     50s] OPERPROF:     Starting CMU at level 3, MEM:3476.6M, EPOCH TIME: 1745239946.372157
[04/21 19:52:26     50s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3476.6M, EPOCH TIME: 1745239946.372453
[04/21 19:52:26     50s] 
[04/21 19:52:26     50s] Bad Lib Cell Checking (CMU) is done! (0)
[04/21 19:52:26     50s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.007, REAL:0.007, MEM:3476.6M, EPOCH TIME: 1745239946.372852
[04/21 19:52:26     50s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3476.6M, EPOCH TIME: 1745239946.372873
[04/21 19:52:26     50s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3476.6M, EPOCH TIME: 1745239946.372911
[04/21 19:52:26     50s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3476.6MB).
[04/21 19:52:26     50s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:3476.6M, EPOCH TIME: 1745239946.373484
[04/21 19:52:26     50s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[04/21 19:52:26     50s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 9593
[04/21 19:52:26     50s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:50.4 mem=3476.6M
[04/21 19:52:26     50s] ### Creating RouteCongInterface, started
[04/21 19:52:26     50s] 
[04/21 19:52:26     50s] #optDebug:  {2, 1.000, 0.9500} {3, 0.750, 0.9500} {4, 0.500, 0.8390} {5, 0.250, 0.5472} 
[04/21 19:52:26     50s] 
[04/21 19:52:26     50s] #optDebug: {0, 1.000}
[04/21 19:52:26     50s] ### Creating RouteCongInterface, finished
[04/21 19:52:26     50s] [GPS-DRV] Optimizer inputs ============================= 
[04/21 19:52:26     50s] [GPS-DRV] drvFixingStage: Large Scale
[04/21 19:52:26     50s] [GPS-DRV] costLowerBound: 0.1
[04/21 19:52:26     50s] [GPS-DRV] setupTNSCost  : 0
[04/21 19:52:26     50s] [GPS-DRV] maxIter       : 2
[04/21 19:52:26     50s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[04/21 19:52:26     50s] [GPS-DRV] Optimizer parameters ============================= 
[04/21 19:52:26     50s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[04/21 19:52:26     50s] [GPS-DRV] maxDensity (design): 0.95
[04/21 19:52:26     50s] [GPS-DRV] maxLocalDensity: 1.2
[04/21 19:52:26     50s] [GPS-DRV] MaxBufDistForPlaceBlk: 656um
[04/21 19:52:26     50s] [GPS-DRV] Dflt RT Characteristic Length 2715.08um AoF 4581.37um x 1
[04/21 19:52:26     50s] [GPS-DRV] isCPECostingOn: false
[04/21 19:52:26     50s] [GPS-DRV] All active and enabled setup views
[04/21 19:52:26     50s] [GPS-DRV]     view_ss_v1p08_125c
[04/21 19:52:26     50s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/21 19:52:26     50s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/21 19:52:26     50s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[04/21 19:52:26     50s] [GPS-DRV] 2DC {3 0 0 0 0 1}
[04/21 19:52:26     50s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[04/21 19:52:26     50s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3476.6M, EPOCH TIME: 1745239946.555847
[04/21 19:52:26     50s] Found 0 hard placement blockage before merging.
[04/21 19:52:26     50s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3476.6M, EPOCH TIME: 1745239946.555922
[04/21 19:52:26     50s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[04/21 19:52:26     50s] [GPS-DRV] ROI - unit(Area: 4.0344e+06; LeakageP: 3.12454e-12; DynamicP: 4.0344e+06)DBU
[04/21 19:52:26     50s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/21 19:52:26     50s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/21 19:52:26     50s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/21 19:52:26     50s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/21 19:52:26     50s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/21 19:52:26     50s] Info: violation cost 5142.689941 (cap = 90.576759, tran = 5047.112793, len = 0.000000, fanout load = 0.000000, fanout count = 5.000000, glitch 0.000000)
[04/21 19:52:26     50s] |   140|  2497|   -24.46|   116|   116|    -1.28|     0|     0|     0|     0|    -8.91|   -73.87|       0|       0|       0| 69.32%|          |         |
[04/21 19:52:27     51s] Info: violation cost 2.546654 (cap = 0.002336, tran = 2.544318, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/21 19:52:27     51s] |     1|     2|    -2.35|     1|     1|    -0.00|     0|     0|     0|     0|    -3.00|   -10.61|      68|       0|      87| 69.67%| 0:00:01.0|  3476.6M|
[04/21 19:52:27     51s] Info: violation cost 2.544318 (cap = 0.000000, tran = 2.544318, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/21 19:52:27     51s] |     1|     2|    -2.35|     0|     0|     0.00|     0|     0|     0|     0|    -3.00|   -10.61|       1|       0|       0| 69.68%| 0:00:00.0|  3476.6M|
[04/21 19:52:27     51s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/21 19:52:27     51s] 
[04/21 19:52:27     51s] ###############################################################################
[04/21 19:52:27     51s] #
[04/21 19:52:27     51s] #  Large fanout net report:  
[04/21 19:52:27     51s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[04/21 19:52:27     51s] #     - current density: 69.68
[04/21 19:52:27     51s] #
[04/21 19:52:27     51s] #  List of high fanout nets:
[04/21 19:52:27     51s] #
[04/21 19:52:27     51s] ###############################################################################
[04/21 19:52:27     51s] 
[04/21 19:52:27     51s] 
[04/21 19:52:27     51s] =======================================================================
[04/21 19:52:27     51s]                 Reasons for remaining drv violations
[04/21 19:52:27     51s] =======================================================================
[04/21 19:52:27     51s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[04/21 19:52:27     51s] 
[04/21 19:52:27     51s] MultiBuffering failure reasons
[04/21 19:52:27     51s] ------------------------------------------------
[04/21 19:52:27     51s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[04/21 19:52:27     51s] 
[04/21 19:52:27     51s] 
[04/21 19:52:27     51s] *** Finish DRV Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=3476.6M) ***
[04/21 19:52:27     51s] 
[04/21 19:52:27     51s] Deleting 0 temporary hard placement blockage(s).
[04/21 19:52:27     51s] Total-nets :: 9773, Stn-nets :: 132, ratio :: 1.35066 %, Total-len 308829, Stn-len 43569.7
[04/21 19:52:27     51s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 9662
[04/21 19:52:27     51s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3476.6M, EPOCH TIME: 1745239947.878970
[04/21 19:52:27     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9662).
[04/21 19:52:27     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:27     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:27     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:27     51s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.011, REAL:0.012, MEM:3370.6M, EPOCH TIME: 1745239947.890491
[04/21 19:52:27     51s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2911417.4
[04/21 19:52:27     51s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:00:51.9/0:02:51.5 (0.3), mem = 3370.6M
[04/21 19:52:27     51s] 
[04/21 19:52:27     51s] =============================================================================================
[04/21 19:52:27     51s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              23.30-p003_1
[04/21 19:52:27     51s] =============================================================================================
[04/21 19:52:27     51s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:52:27     51s] ---------------------------------------------------------------------------------------------
[04/21 19:52:27     51s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.7
[04/21 19:52:27     51s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:27     51s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:52:27     51s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:27     51s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.4
[04/21 19:52:27     51s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:27     51s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:01.3 /  0:00:01.3    1.0
[04/21 19:52:27     51s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:01.2 /  0:00:01.2    1.0
[04/21 19:52:27     51s] [ OptGetWeight           ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:27     51s] [ OptEval                ]      6   0:00:00.1  (   9.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:52:27     51s] [ OptCommit              ]      6   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.9
[04/21 19:52:27     51s] [ PostCommitDelayUpdate  ]      6   0:00:00.0  (   1.8 % )     0:00:00.8 /  0:00:00.8    1.0
[04/21 19:52:27     51s] [ IncrDelayCalc          ]     80   0:00:00.7  (  45.3 % )     0:00:00.7 /  0:00:00.7    1.0
[04/21 19:52:27     51s] [ DrvFindVioNets         ]      3   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:52:27     51s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.1
[04/21 19:52:27     51s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:52:27     51s] [ IncrTimingUpdate       ]      7   0:00:00.3  (  17.0 % )     0:00:00.3 /  0:00:00.3    1.0
[04/21 19:52:27     51s] [ MISC                   ]          0:00:00.3  (  17.1 % )     0:00:00.3 /  0:00:00.3    1.0
[04/21 19:52:27     51s] ---------------------------------------------------------------------------------------------
[04/21 19:52:27     51s]  DrvOpt #3 TOTAL                    0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[04/21 19:52:27     51s] ---------------------------------------------------------------------------------------------
[04/21 19:52:27     51s] 
[04/21 19:52:27     51s] End: GigaOpt DRV Optimization
[04/21 19:52:27     51s] GigaOpt DRV: restore maxLocalDensity to 0.98
[04/21 19:52:27     51s] **optDesign ... cpu = 0:00:11, real = 0:00:17, mem = 2949.6M, totSessionCpu=0:00:52 **
[04/21 19:52:27     51s] Begin: Collecting metrics
[04/21 19:52:27     51s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   -9.097 |           |      -80 |       69.95 | 0:00:03  |        3324 |   93 |  79 |
| simplify_netlist |           |          |           |          |             | 0:00:01  |        3344 |      |     |
| drv_fixing       |     0.000 |   -8.915 |         0 |      -74 |       69.32 | 0:00:01  |        3362 |      |     |
| drv_fixing_2     |     0.000 |   -3.004 |         0 |      -11 |       69.68 | 0:00:02  |        3371 |    1 |   0 |
 -------------------------------------------------------------------------------------------------------------------- 
[04/21 19:52:27     51s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2955.6M, current mem=2949.6M)

[04/21 19:52:27     51s] End: Collecting metrics
[04/21 19:52:28     52s] 
[04/21 19:52:28     52s] Active setup views:
[04/21 19:52:28     52s]  view_ss_v1p08_125c
[04/21 19:52:28     52s]   Dominating endpoints: 0
[04/21 19:52:28     52s]   Dominating TNS: -0.000
[04/21 19:52:28     52s] 
[04/21 19:52:28     52s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/21 19:52:28     52s] Deleting Lib Analyzer.
[04/21 19:52:28     52s] Begin: GigaOpt Global Optimization
[04/21 19:52:28     52s] *info: use new DP (enabled)
[04/21 19:52:28     52s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[04/21 19:52:28     52s] Info: 27 top-level, potential tri-state nets excluded from IPO operation.
[04/21 19:52:28     52s] Info: 1 ideal net excluded from IPO operation.
[04/21 19:52:28     52s] Info: 3 clock nets excluded from IPO operation.
[04/21 19:52:28     52s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:52.0/0:02:51.6 (0.3), mem = 3428.8M
[04/21 19:52:28     52s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2911417.5
[04/21 19:52:28     52s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/21 19:52:28     52s] 
[04/21 19:52:28     52s] Creating Lib Analyzer ...
[04/21 19:52:28     52s] Total number of usable buffers from Lib Analyzer: 20 ( CLKBUFHDV2 BUFHDV2RD BUFHDV2 BUFHDV1RD BUFHDV0 CLKBUFHDV4 BUFHDV4 BUFHDV4RD BUFHDV6RD BUFHDV6 CLKBUFHDV8 BUFHDV8 BUFHDV8RD CLKBUFHDV12 BUFHDV12 CLKBUFHDV16 CLKBUFHDV20 CLKBUFHDV24 CLKBUFHDV32 BUFHDV32RD)
[04/21 19:52:28     52s] Total number of usable inverters from Lib Analyzer: 18 ( INHDVL INHDV2 INHDV1 INHDV0 CLKINHDV2 CLKINHDV1 CLKINHDV0 INHDV4 CLKINHDV4 INHDV6 CLKINHDV6 INHDV8 CLKINHDV8 CLKINHDV12 CLKINHDV16 CLKINHDV20 CLKINHDV24 INHDV32)
[04/21 19:52:28     52s] Total number of usable delay cells from Lib Analyzer: 15 ( DEL1HDV2 DEL1HDV1 DEL1HDV0 DEL2HDV2 DEL2HDV1 DEL2HDV0 DEL3HDV2 DEL3HDV1 DEL3HDV0 DEL2HDV4 DEL4HDV2 DEL4HDV1 DEL4HDV0 DEL3HDV4 DEL4HDV4)
[04/21 19:52:28     52s] 
[04/21 19:52:28     52s] {RT rc_worst 0 2 5  0}
[04/21 19:52:28     52s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:52.4 mem=3428.8M
[04/21 19:52:28     52s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:52.4 mem=3428.8M
[04/21 19:52:28     52s] Creating Lib Analyzer, finished. 
[04/21 19:52:28     52s] 
[04/21 19:52:28     52s] Active Setup views: view_ss_v1p08_125c 
[04/21 19:52:28     52s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3428.8M, EPOCH TIME: 1745239948.482135
[04/21 19:52:28     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:28     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:28     52s] 
[04/21 19:52:28     52s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:52:28     52s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:52:28     52s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.007, MEM:3428.8M, EPOCH TIME: 1745239948.489389
[04/21 19:52:28     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:28     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:28     52s] [oiPhyDebug] optDemand 113741839200.00, spDemand 113741839200.00.
[04/21 19:52:28     52s] [LDM::Info] TotalInstCnt at InitDesignMc1: 9662
[04/21 19:52:28     52s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[04/21 19:52:28     52s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:52.5 mem=3428.8M
[04/21 19:52:28     52s] OPERPROF: Starting DPlace-Init at level 1, MEM:3428.8M, EPOCH TIME: 1745239948.491478
[04/21 19:52:28     52s] Processing tracks to init pin-track alignment.
[04/21 19:52:28     52s] z: 2, totalTracks: 1
[04/21 19:52:28     52s] z: 4, totalTracks: 1
[04/21 19:52:28     52s] z: 6, totalTracks: 1
[04/21 19:52:28     52s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:52:28     52s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3428.8M, EPOCH TIME: 1745239948.493962
[04/21 19:52:28     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:28     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:28     52s] 
[04/21 19:52:28     52s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:52:28     52s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:52:28     52s] OPERPROF:     Starting CMU at level 3, MEM:3428.8M, EPOCH TIME: 1745239948.500299
[04/21 19:52:28     52s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3428.8M, EPOCH TIME: 1745239948.500613
[04/21 19:52:28     52s] 
[04/21 19:52:28     52s] Bad Lib Cell Checking (CMU) is done! (0)
[04/21 19:52:28     52s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.007, REAL:0.007, MEM:3428.8M, EPOCH TIME: 1745239948.501014
[04/21 19:52:28     52s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3428.8M, EPOCH TIME: 1745239948.501032
[04/21 19:52:28     52s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3428.8M, EPOCH TIME: 1745239948.501070
[04/21 19:52:28     52s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3428.8MB).
[04/21 19:52:28     52s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:3428.8M, EPOCH TIME: 1745239948.501640
[04/21 19:52:28     52s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[04/21 19:52:28     52s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 9662
[04/21 19:52:28     52s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:52.5 mem=3428.8M
[04/21 19:52:28     52s] ### Creating RouteCongInterface, started
[04/21 19:52:28     52s] 
[04/21 19:52:28     52s] #optDebug:  {2, 1.000, 0.9500} {3, 0.750, 0.9500} {4, 0.500, 0.9500} {5, 0.250, 0.6840} 
[04/21 19:52:28     52s] 
[04/21 19:52:28     52s] #optDebug: {0, 1.000}
[04/21 19:52:28     52s] ### Creating RouteCongInterface, finished
[04/21 19:52:28     52s] Info: 27 top-level, potential tri-state nets excluded from IPO operation.
[04/21 19:52:28     52s] *info: 3 clock nets excluded
[04/21 19:52:28     52s] *info: 1 ideal net excluded from IPO operation.
[04/21 19:52:28     52s] *info: 27 external nets with a tri-state driver excluded.
[04/21 19:52:28     52s] *info: 15 multi-driver nets excluded.
[04/21 19:52:28     52s] *info: 455 no-driver nets excluded.
[04/21 19:52:28     52s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3428.8M, EPOCH TIME: 1745239948.687174
[04/21 19:52:28     52s] Found 0 hard placement blockage before merging.
[04/21 19:52:28     52s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3428.8M, EPOCH TIME: 1745239948.687276
[04/21 19:52:28     52s] ** GigaOpt Global Opt WNS Slack -3.004  TNS Slack -10.607 
[04/21 19:52:28     52s] +--------+--------+---------+------------+--------+------------------+---------+----------------------------------------------------+
[04/21 19:52:28     52s] |  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View    |Pathgroup|                     End Point                      |
[04/21 19:52:28     52s] +--------+--------+---------+------------+--------+------------------+---------+----------------------------------------------------+
[04/21 19:52:28     52s] |  -3.004| -10.607|   69.68%|   0:00:00.0| 3428.8M|view_ss_v1p08_125c|  default| CPU_core_pm_fetch_dec_Inst_pc_high_current_reg[6]/ |
[04/21 19:52:28     52s] |        |        |         |            |        |                  |         | D                                                  |
[04/21 19:52:29     53s] |  -0.265|  -0.265|   69.68%|   0:00:01.0| 3449.4M|view_ss_v1p08_125c|  default| CPU_core_pm_fetch_dec_Inst_pc_high_current_reg[6]/ |
[04/21 19:52:29     53s] |        |        |         |            |        |                  |         | D                                                  |
[04/21 19:52:29     53s] |   0.000|   0.000|   69.69%|   0:00:00.0| 3449.4M|                NA|       NA| NA                                                 |
[04/21 19:52:29     53s] +--------+--------+---------+------------+--------+------------------+---------+----------------------------------------------------+
[04/21 19:52:29     53s] 
[04/21 19:52:29     53s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=3449.4M) ***
[04/21 19:52:29     53s] 
[04/21 19:52:29     53s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=3449.4M) ***
[04/21 19:52:29     53s] Deleting 0 temporary hard placement blockage(s).
[04/21 19:52:29     53s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[04/21 19:52:29     53s] Total-nets :: 9776, Stn-nets :: 132, ratio :: 1.35025 %, Total-len 308825, Stn-len 43496.7
[04/21 19:52:29     53s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 9665
[04/21 19:52:29     53s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3449.4M, EPOCH TIME: 1745239949.062500
[04/21 19:52:29     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9665).
[04/21 19:52:29     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:29     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:29     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:29     53s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.014, REAL:0.014, MEM:3368.4M, EPOCH TIME: 1745239949.076263
[04/21 19:52:29     53s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2911417.5
[04/21 19:52:29     53s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.1/0:00:01.0 (1.0), totSession cpu/real = 0:00:53.1/0:02:52.7 (0.3), mem = 3368.4M
[04/21 19:52:29     53s] 
[04/21 19:52:29     53s] =============================================================================================
[04/21 19:52:29     53s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           23.30-p003_1
[04/21 19:52:29     53s] =============================================================================================
[04/21 19:52:29     53s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:52:29     53s] ---------------------------------------------------------------------------------------------
[04/21 19:52:29     53s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.7
[04/21 19:52:29     53s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  34.3 % )     0:00:00.4 /  0:00:00.4    1.0
[04/21 19:52:29     53s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:29     53s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:52:29     53s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:29     53s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.7
[04/21 19:52:29     53s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:29     53s] [ BottleneckAnalyzerInit ]      1   0:00:00.1  (   6.3 % )     0:00:00.1 /  0:00:00.1    0.9
[04/21 19:52:29     53s] [ TransformInit          ]      1   0:00:00.2  (  14.5 % )     0:00:00.2 /  0:00:00.2    1.1
[04/21 19:52:29     53s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:52:29     53s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:29     53s] [ OptEval                ]      2   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.6
[04/21 19:52:29     53s] [ OptCommit              ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:29     53s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:52:29     53s] [ IncrDelayCalc          ]     15   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:52:29     53s] [ SetupOptGetWorkingSet  ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:29     53s] [ SetupOptGetActiveNode  ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:29     53s] [ SetupOptSlackGraph     ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:29     53s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:52:29     53s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.1    1.5
[04/21 19:52:29     53s] [ MISC                   ]          0:00:00.3  (  28.2 % )     0:00:00.3 /  0:00:00.3    0.9
[04/21 19:52:29     53s] ---------------------------------------------------------------------------------------------
[04/21 19:52:29     53s]  GlobalOpt #1 TOTAL                 0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.1    1.0
[04/21 19:52:29     53s] ---------------------------------------------------------------------------------------------
[04/21 19:52:29     53s] 
[04/21 19:52:29     53s] End: GigaOpt Global Optimization
[04/21 19:52:29     53s] Begin: Collecting metrics
[04/21 19:52:29     53s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   -9.097 |           |      -80 |       69.95 | 0:00:03  |        3324 |   93 |  79 |
| simplify_netlist |           |          |           |          |             | 0:00:01  |        3344 |      |     |
| drv_fixing       |     0.000 |   -8.915 |         0 |      -74 |       69.32 | 0:00:01  |        3362 |      |     |
| drv_fixing_2     |     0.000 |   -3.004 |         0 |      -11 |       69.68 | 0:00:02  |        3371 |    1 |   0 |
| global_opt       |           |    0.000 |           |        0 |       69.69 | 0:00:01  |        3368 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[04/21 19:52:29     53s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2957.1M, current mem=2948.3M)

[04/21 19:52:29     53s] End: Collecting metrics
[04/21 19:52:29     53s] *** Timing Is met
[04/21 19:52:29     53s] *** Check timing (0:00:00.0)
[04/21 19:52:29     53s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/21 19:52:29     53s] Deleting Lib Analyzer.
[04/21 19:52:29     53s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn -GCompAndPhase
[04/21 19:52:29     53s] Info: 27 top-level, potential tri-state nets excluded from IPO operation.
[04/21 19:52:29     53s] Info: 1 ideal net excluded from IPO operation.
[04/21 19:52:29     53s] Info: 3 clock nets excluded from IPO operation.
[04/21 19:52:29     53s] ### Creating LA Mngr. totSessionCpu=0:00:53.2 mem=3368.4M
[04/21 19:52:29     53s] ### Creating LA Mngr, finished. totSessionCpu=0:00:53.2 mem=3368.4M
[04/21 19:52:29     53s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/21 19:52:29     53s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3426.5M, EPOCH TIME: 1745239949.190684
[04/21 19:52:29     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:29     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:29     53s] 
[04/21 19:52:29     53s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:52:29     53s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:52:29     53s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.007, MEM:3426.5M, EPOCH TIME: 1745239949.198150
[04/21 19:52:29     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:29     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:29     53s] [oiPhyDebug] optDemand 113762011200.00, spDemand 113762011200.00.
[04/21 19:52:29     53s] [LDM::Info] TotalInstCnt at InitDesignMc1: 9665
[04/21 19:52:29     53s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[04/21 19:52:29     53s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:00:53.2 mem=3426.5M
[04/21 19:52:29     53s] OPERPROF: Starting DPlace-Init at level 1, MEM:3426.5M, EPOCH TIME: 1745239949.200390
[04/21 19:52:29     53s] Processing tracks to init pin-track alignment.
[04/21 19:52:29     53s] z: 2, totalTracks: 1
[04/21 19:52:29     53s] z: 4, totalTracks: 1
[04/21 19:52:29     53s] z: 6, totalTracks: 1
[04/21 19:52:29     53s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:52:29     53s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3426.5M, EPOCH TIME: 1745239949.202916
[04/21 19:52:29     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:29     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:29     53s] 
[04/21 19:52:29     53s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:52:29     53s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:52:29     53s] OPERPROF:     Starting CMU at level 3, MEM:3426.5M, EPOCH TIME: 1745239949.210068
[04/21 19:52:29     53s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3426.5M, EPOCH TIME: 1745239949.210388
[04/21 19:52:29     53s] 
[04/21 19:52:29     53s] Bad Lib Cell Checking (CMU) is done! (0)
[04/21 19:52:29     53s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.008, MEM:3426.5M, EPOCH TIME: 1745239949.210799
[04/21 19:52:29     53s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3426.5M, EPOCH TIME: 1745239949.210819
[04/21 19:52:29     53s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3426.5M, EPOCH TIME: 1745239949.210848
[04/21 19:52:29     53s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3426.5MB).
[04/21 19:52:29     53s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:3426.5M, EPOCH TIME: 1745239949.211426
[04/21 19:52:29     53s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[04/21 19:52:29     53s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 9665
[04/21 19:52:29     53s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:00:53.2 mem=3426.5M
[04/21 19:52:29     53s] Begin: Area Reclaim Optimization
[04/21 19:52:29     53s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:53.2/0:02:52.8 (0.3), mem = 3426.5M
[04/21 19:52:29     53s] 
[04/21 19:52:29     53s] Creating Lib Analyzer ...
[04/21 19:52:29     53s] Total number of usable buffers from Lib Analyzer: 20 ( CLKBUFHDV2 BUFHDV2RD BUFHDV2 BUFHDV1RD BUFHDV0 CLKBUFHDV4 BUFHDV4 BUFHDV4RD BUFHDV6RD BUFHDV6 CLKBUFHDV8 BUFHDV8 BUFHDV8RD CLKBUFHDV12 BUFHDV12 CLKBUFHDV16 CLKBUFHDV20 CLKBUFHDV24 CLKBUFHDV32 BUFHDV32RD)
[04/21 19:52:29     53s] Total number of usable inverters from Lib Analyzer: 18 ( INHDVL INHDV2 INHDV1 INHDV0 CLKINHDV2 CLKINHDV1 CLKINHDV0 INHDV4 CLKINHDV4 INHDV6 CLKINHDV6 INHDV8 CLKINHDV8 CLKINHDV12 CLKINHDV16 CLKINHDV20 CLKINHDV24 INHDV32)
[04/21 19:52:29     53s] Total number of usable delay cells from Lib Analyzer: 15 ( DEL1HDV2 DEL1HDV1 DEL1HDV0 DEL2HDV2 DEL2HDV1 DEL2HDV0 DEL3HDV2 DEL3HDV1 DEL3HDV0 DEL2HDV4 DEL4HDV2 DEL4HDV1 DEL4HDV0 DEL3HDV4 DEL4HDV4)
[04/21 19:52:29     53s] 
[04/21 19:52:29     53s] {RT rc_worst 0 2 5  0}
[04/21 19:52:29     53s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:53.6 mem=3428.5M
[04/21 19:52:29     53s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:53.6 mem=3428.5M
[04/21 19:52:29     53s] Creating Lib Analyzer, finished. 
[04/21 19:52:29     53s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2911417.6
[04/21 19:52:29     53s] 
[04/21 19:52:29     53s] Active Setup views: view_ss_v1p08_125c 
[04/21 19:52:29     53s] [LDM::Info] TotalInstCnt at InitDesignMc2: 9665
[04/21 19:52:29     53s] ### Creating RouteCongInterface, started
[04/21 19:52:29     53s] 
[04/21 19:52:29     53s] #optDebug:  {2, 1.000, 0.9500} {3, 0.750, 0.9500} {4, 0.500, 0.9500} {5, 0.250, 0.6840} 
[04/21 19:52:29     53s] 
[04/21 19:52:29     53s] #optDebug: {0, 1.000}
[04/21 19:52:29     53s] ### Creating RouteCongInterface, finished
[04/21 19:52:29     53s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3428.5M, EPOCH TIME: 1745239949.698672
[04/21 19:52:29     53s] Found 0 hard placement blockage before merging.
[04/21 19:52:29     53s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3428.5M, EPOCH TIME: 1745239949.698748
[04/21 19:52:29     53s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.69
[04/21 19:52:29     53s] +---------+---------+--------+--------+------------+--------+
[04/21 19:52:29     53s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/21 19:52:29     53s] +---------+---------+--------+--------+------------+--------+
[04/21 19:52:29     53s] |   69.69%|        -|   0.000|   0.000|   0:00:00.0| 3428.5M|
[04/21 19:52:31     55s] |   69.62%|       28|   0.000|   0.000|   0:00:02.0| 3449.1M|
[04/21 19:52:31     55s] |   69.61%|        2|   0.000|   0.000|   0:00:00.0| 3449.1M|
[04/21 19:52:31     55s] |   69.61%|        1|   0.000|   0.000|   0:00:00.0| 3449.1M|
[04/21 19:52:31     55s] |   69.61%|        1|   0.000|   0.000|   0:00:00.0| 3449.1M|
[04/21 19:52:31     55s] |   69.61%|        1|   0.000|   0.000|   0:00:00.0| 3449.1M|
[04/21 19:52:31     55s] #optDebug: <stH: 3.2800 MiSeL: 43.4740>
[04/21 19:52:31     55s] |   69.61%|        0|   0.000|   0.000|   0:00:00.0| 3449.1M|
[04/21 19:52:32     56s] |   69.59%|        4|   0.000|   0.000|   0:00:01.0| 3449.1M|
[04/21 19:52:32     56s] |   69.55%|       15|   0.000|   0.000|   0:00:00.0| 3449.1M|
[04/21 19:52:32     56s] |   69.55%|        1|   0.000|   0.000|   0:00:00.0| 3449.1M|
[04/21 19:52:32     56s] |   69.55%|        0|   0.000|   0.000|   0:00:00.0| 3449.1M|
[04/21 19:52:32     56s] #optDebug: <stH: 3.2800 MiSeL: 43.4740>
[04/21 19:52:32     56s] |   69.55%|        0|   0.000|   0.000|   0:00:00.0| 3449.1M|
[04/21 19:52:32     56s] +---------+---------+--------+--------+------------+--------+
[04/21 19:52:32     56s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.55
[04/21 19:52:32     56s] 
[04/21 19:52:32     56s] ** Summary: Restruct = 33 Buffer Deletion = 4 Declone = 0 Resize = 16 **
[04/21 19:52:32     56s] --------------------------------------------------------------
[04/21 19:52:32     56s] |                                   | Total     | Sequential |
[04/21 19:52:32     56s] --------------------------------------------------------------
[04/21 19:52:32     56s] | Num insts resized                 |      15  |       0    |
[04/21 19:52:32     56s] | Num insts undone                  |       0  |       0    |
[04/21 19:52:32     56s] | Num insts Downsized               |      15  |       0    |
[04/21 19:52:32     56s] | Num insts Samesized               |       0  |       0    |
[04/21 19:52:32     56s] | Num insts Upsized                 |       0  |       0    |
[04/21 19:52:32     56s] | Num multiple commits+uncommits    |       1  |       -    |
[04/21 19:52:32     56s] --------------------------------------------------------------
[04/21 19:52:32     56s] 
[04/21 19:52:32     56s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[04/21 19:52:32     56s] End: Core Area Reclaim Optimization (cpu = 0:00:03.3) (real = 0:00:03.0) **
[04/21 19:52:32     56s] Deleting 0 temporary hard placement blockage(s).
[04/21 19:52:32     56s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 9661
[04/21 19:52:32     56s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2911417.6
[04/21 19:52:32     56s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.3/0:00:03.3 (1.0), totSession cpu/real = 0:00:56.5/0:02:56.2 (0.3), mem = 3449.1M
[04/21 19:52:32     56s] 
[04/21 19:52:32     56s] =============================================================================================
[04/21 19:52:32     56s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             23.30-p003_1
[04/21 19:52:32     56s] =============================================================================================
[04/21 19:52:32     56s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:52:32     56s] ---------------------------------------------------------------------------------------------
[04/21 19:52:32     56s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[04/21 19:52:32     56s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  10.6 % )     0:00:00.4 /  0:00:00.4    1.0
[04/21 19:52:32     56s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:32     56s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:32     56s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[04/21 19:52:32     56s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:32     56s] [ OptimizationStep       ]      1   0:00:00.1  (   3.7 % )     0:00:02.8 /  0:00:02.8    1.0
[04/21 19:52:32     56s] [ OptSingleIteration     ]     11   0:00:00.1  (   1.9 % )     0:00:02.7 /  0:00:02.7    1.0
[04/21 19:52:32     56s] [ OptGetWeight           ]    759   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:32     56s] [ OptEval                ]    759   0:00:02.0  (  59.1 % )     0:00:02.0 /  0:00:02.0    1.0
[04/21 19:52:32     56s] [ OptCommit              ]    759   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[04/21 19:52:32     56s] [ PostCommitDelayUpdate  ]    759   0:00:00.0  (   0.9 % )     0:00:00.4 /  0:00:00.4    1.0
[04/21 19:52:32     56s] [ IncrDelayCalc          ]    154   0:00:00.4  (  12.1 % )     0:00:00.4 /  0:00:00.4    1.0
[04/21 19:52:32     56s] [ IncrTimingUpdate       ]     33   0:00:00.2  (   6.6 % )     0:00:00.2 /  0:00:00.2    0.9
[04/21 19:52:32     56s] [ MISC                   ]          0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:52:32     56s] ---------------------------------------------------------------------------------------------
[04/21 19:52:32     56s]  AreaOpt #1 TOTAL                   0:00:03.3  ( 100.0 % )     0:00:03.3 /  0:00:03.3    1.0
[04/21 19:52:32     56s] ---------------------------------------------------------------------------------------------
[04/21 19:52:32     56s] 
[04/21 19:52:32     56s] Executing incremental physical updates
[04/21 19:52:32     56s] Executing incremental physical updates
[04/21 19:52:32     56s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 9661
[04/21 19:52:32     56s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3449.1M, EPOCH TIME: 1745239952.561512
[04/21 19:52:32     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9661).
[04/21 19:52:32     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:32     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:32     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:32     56s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.013, REAL:0.013, MEM:3372.1M, EPOCH TIME: 1745239952.574207
[04/21 19:52:32     56s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=3372.10M, totSessionCpu=0:00:57).
[04/21 19:52:32     56s] Begin: Collecting metrics
[04/21 19:52:32     56s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   -9.097 |           |      -80 |       69.95 | 0:00:03  |        3324 |   93 |  79 |
| simplify_netlist |           |          |           |          |             | 0:00:01  |        3344 |      |     |
| drv_fixing       |     0.000 |   -8.915 |         0 |      -74 |       69.32 | 0:00:01  |        3362 |      |     |
| drv_fixing_2     |     0.000 |   -3.004 |         0 |      -11 |       69.68 | 0:00:02  |        3371 |    1 |   0 |
| global_opt       |           |    0.000 |           |        0 |       69.69 | 0:00:01  |        3368 |      |     |
| area_reclaiming  |     0.000 |    0.000 |         0 |        0 |       69.55 | 0:00:03  |        3372 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[04/21 19:52:32     56s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2964.5M, current mem=2951.1M)

[04/21 19:52:32     56s] End: Collecting metrics
[04/21 19:52:32     56s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:56.7/0:02:56.3 (0.3), mem = 3372.1M
[04/21 19:52:32     56s] 
[04/21 19:52:32     56s] *** Start incrementalPlace ***
[04/21 19:52:32     56s] User Input Parameters:
[04/21 19:52:32     56s] - Congestion Driven    : On
[04/21 19:52:32     56s] - Timing Driven        : On
[04/21 19:52:32     56s] - Area-Violation Based : On
[04/21 19:52:32     56s] - Start Rollback Level : -5
[04/21 19:52:32     56s] - Legalized            : On
[04/21 19:52:32     56s] - Window Based         : Off
[04/21 19:52:32     56s] - eDen incr mode       : Off
[04/21 19:52:32     56s] - Small incr mode      : Off
[04/21 19:52:32     56s] 
[04/21 19:52:32     56s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3372.1M, EPOCH TIME: 1745239952.672744
[04/21 19:52:32     56s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3372.1M, EPOCH TIME: 1745239952.672767
[04/21 19:52:32     56s] no activity file in design. spp won't run.
[04/21 19:52:32     56s] Effort level <high> specified for reg2reg path_group
[04/21 19:52:32     56s] Effort level <high> specified for reg2cgate path_group
[04/21 19:52:32     56s] Active views:
[04/21 19:52:32     56s]   view_ss_v1p08_125c
[04/21 19:52:32     56s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3367.1M, EPOCH TIME: 1745239952.805750
[04/21 19:52:32     56s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[04/21 19:52:32     56s] Type 'man IMPPTN-1250' for more detail.
[04/21 19:52:32     56s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.002, REAL:0.002, MEM:3367.1M, EPOCH TIME: 1745239952.807335
[04/21 19:52:32     56s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3367.1M, EPOCH TIME: 1745239952.807366
[04/21 19:52:32     56s] Starting Early Global Route congestion estimation: mem = 3367.1M
[04/21 19:52:32     56s] (I)      Initializing eGR engine (regular)
[04/21 19:52:32     56s] Set min layer with design mode ( 1 )
[04/21 19:52:32     56s] Set max layer with design mode ( 5 )
[04/21 19:52:32     56s] (I)      clean place blk overflow:
[04/21 19:52:32     56s] (I)      H : enabled 1.00 0
[04/21 19:52:32     56s] (I)      V : enabled 1.00 0
[04/21 19:52:32     56s] (I)      Initializing eGR engine (regular)
[04/21 19:52:32     56s] Set min layer with design mode ( 1 )
[04/21 19:52:32     56s] Set max layer with design mode ( 5 )
[04/21 19:52:32     56s] (I)      clean place blk overflow:
[04/21 19:52:32     56s] (I)      H : enabled 1.00 0
[04/21 19:52:32     56s] (I)      V : enabled 1.00 0
[04/21 19:52:32     56s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.26 MB )
[04/21 19:52:32     56s] (I)      Running eGR Regular flow
[04/21 19:52:32     56s] (I)      # wire layers (front) : 8
[04/21 19:52:32     56s] (I)      # wire layers (back)  : 0
[04/21 19:52:32     56s] (I)      min wire layer : 1
[04/21 19:52:32     56s] (I)      max wire layer : 7
[04/21 19:52:32     56s] (I)      # cut layers (front) : 7
[04/21 19:52:32     56s] (I)      # cut layers (back)  : 0
[04/21 19:52:32     56s] (I)      min cut layer : 1
[04/21 19:52:32     56s] (I)      max cut layer : 6
[04/21 19:52:32     56s] (I)      ================================ Layers ================================
[04/21 19:52:32     56s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:52:32     56s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[04/21 19:52:32     56s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:52:32     56s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[04/21 19:52:32     56s] (I)      | 33 |  0 |    CONT |     cut |      1 |       |       |       |       |
[04/21 19:52:32     56s] (I)      |  1 |  1 |  METAL1 |    wire |      1 |       |   160 |   170 |   410 |
[04/21 19:52:32     56s] (I)      | 34 |  1 |   VIA12 |     cut |      1 |       |       |       |       |
[04/21 19:52:32     56s] (I)      |  2 |  2 |  METAL2 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:52:32     56s] (I)      | 35 |  2 |   VIA23 |     cut |      1 |       |       |       |       |
[04/21 19:52:32     56s] (I)      |  3 |  3 |  METAL3 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:52:32     56s] (I)      | 36 |  3 |   VIA34 |     cut |      1 |       |       |       |       |
[04/21 19:52:32     56s] (I)      |  4 |  4 |  METAL4 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:52:32     56s] (I)      | 37 |  4 |   VIA45 |     cut |      1 |       |       |       |       |
[04/21 19:52:32     56s] (I)      |  5 |  5 |  METAL5 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:52:32     56s] (I)      | 38 |  5 |   VIA56 |     cut |      1 |       |       |       |       |
[04/21 19:52:32     56s] (I)      |  6 |  6 |  METAL6 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:52:32     56s] (I)      | 39 |  6 |   VIA67 |     cut |      1 |       |       |       |       |
[04/21 19:52:32     56s] (I)      |  7 |  7 |  METAL7 |    wire |      1 |       |   420 |   420 |   840 |
[04/21 19:52:32     56s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:52:32     56s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[04/21 19:52:32     56s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:52:32     56s] (I)      Started Import and model ( Curr Mem: 3.26 MB )
[04/21 19:52:32     56s] (I)      == Non-default Options ==
[04/21 19:52:32     56s] (I)      Maximum routing layer                              : 5
[04/21 19:52:32     56s] (I)      Minimum routing layer                              : 1
[04/21 19:52:32     56s] (I)      Top routing layer                                  : 5
[04/21 19:52:32     56s] (I)      Bottom routing layer                               : 1
[04/21 19:52:32     56s] (I)      Number of threads                                  : 1
[04/21 19:52:32     56s] (I)      Route tie net to shape                             : auto
[04/21 19:52:32     56s] (I)      Use non-blocking free Dbs wires                    : false
[04/21 19:52:32     56s] (I)      Method to set GCell size                           : row
[04/21 19:52:32     56s] (I)      Tie hi/lo max distance                             : 32.800000
[04/21 19:52:32     56s] (I)      Counted 133 PG shapes. eGR will not process PG shapes layer by layer.
[04/21 19:52:32     56s] (I)      ============== Pin Summary ==============
[04/21 19:52:32     56s] (I)      +-------+--------+---------+------------+
[04/21 19:52:32     56s] (I)      | Layer | # pins | % total |      Group |
[04/21 19:52:32     56s] (I)      +-------+--------+---------+------------+
[04/21 19:52:32     56s] (I)      |     1 |  39403 |  100.00 |        Pin |
[04/21 19:52:32     56s] (I)      |     2 |      0 |    0.00 | Pin access |
[04/21 19:52:32     56s] (I)      |     3 |      0 |    0.00 | Pin access |
[04/21 19:52:32     56s] (I)      |     4 |      0 |    0.00 |      Other |
[04/21 19:52:32     56s] (I)      |     5 |      0 |    0.00 |      Other |
[04/21 19:52:32     56s] (I)      |     6 |      0 |    0.00 |      Other |
[04/21 19:52:32     56s] (I)      |     7 |      0 |    0.00 |      Other |
[04/21 19:52:32     56s] (I)      +-------+--------+---------+------------+
[04/21 19:52:32     56s] (I)      Use row-based GCell size
[04/21 19:52:32     56s] (I)      Use row-based GCell align
[04/21 19:52:32     56s] (I)      layer 0 area = 80000
[04/21 19:52:32     56s] (I)      layer 1 area = 120000
[04/21 19:52:32     56s] (I)      layer 2 area = 120000
[04/21 19:52:32     56s] (I)      layer 3 area = 120000
[04/21 19:52:32     56s] (I)      layer 4 area = 120000
[04/21 19:52:32     56s] (I)      GCell unit size   : 3280
[04/21 19:52:32     56s] (I)      GCell multiplier  : 1
[04/21 19:52:32     56s] (I)      GCell row height  : 3280
[04/21 19:52:32     56s] (I)      Actual row height : 3280
[04/21 19:52:32     56s] (I)      GCell align ref   : 8200 8200
[04/21 19:52:32     56s] [NR-eGR] Track table information for default rule: 
[04/21 19:52:32     56s] [NR-eGR] METAL1 has single uniform track structure
[04/21 19:52:32     56s] [NR-eGR] METAL2 has single uniform track structure
[04/21 19:52:32     56s] [NR-eGR] METAL3 has single uniform track structure
[04/21 19:52:32     56s] [NR-eGR] METAL4 has single uniform track structure
[04/21 19:52:32     56s] [NR-eGR] METAL5 has single uniform track structure
[04/21 19:52:32     56s] [NR-eGR] METAL6 has single uniform track structure
[04/21 19:52:32     56s] [NR-eGR] METAL7 has single uniform track structure
[04/21 19:52:32     56s] (I)      ================ Default via =================
[04/21 19:52:32     56s] (I)      +---+--------------------+-------------------+
[04/21 19:52:32     56s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut   |
[04/21 19:52:32     56s] (I)      +---+--------------------+-------------------+
[04/21 19:52:32     56s] (I)      | 1 |    4  Via1_alt_r90 |   25  Via1_2cut_E |
[04/21 19:52:32     56s] (I)      | 2 |    5  Via2         |   29  Via2_2cut_E |
[04/21 19:52:32     56s] (I)      | 3 |    9  Via3         |   33  Via3_2cut_E |
[04/21 19:52:32     56s] (I)      | 4 |   13  Via4         |   37  Via4_2cut_E |
[04/21 19:52:32     56s] (I)      | 5 |   17  Via5         |   41  Via5_2cut_E |
[04/21 19:52:32     56s] (I)      | 6 |   23  Via6_r90     |   45  Via6_2cut_E |
[04/21 19:52:32     56s] (I)      +---+--------------------+-------------------+
[04/21 19:52:32     56s] (I)      Design has 0 placement macros with 0 shapes. 
[04/21 19:52:32     56s] [NR-eGR] Read 123 PG shapes
[04/21 19:52:32     56s] [NR-eGR] Read 0 clock shapes
[04/21 19:52:32     56s] [NR-eGR] Read 0 other shapes
[04/21 19:52:32     56s] [NR-eGR] #Routing Blockages  : 0
[04/21 19:52:32     56s] [NR-eGR] #Instance Blockages : 263934
[04/21 19:52:32     56s] [NR-eGR] #PG Blockages       : 123
[04/21 19:52:32     56s] [NR-eGR] #Halo Blockages     : 0
[04/21 19:52:32     56s] [NR-eGR] #Boundary Blockages : 0
[04/21 19:52:32     56s] [NR-eGR] #Clock Blockages    : 0
[04/21 19:52:32     56s] [NR-eGR] #Other Blockages    : 0
[04/21 19:52:32     56s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/21 19:52:32     56s] (I)      Custom ignore net properties:
[04/21 19:52:32     56s] (I)      1 : NotLegal
[04/21 19:52:32     56s] (I)      Default ignore net properties:
[04/21 19:52:32     56s] (I)      1 : Special
[04/21 19:52:32     56s] (I)      2 : Analog
[04/21 19:52:32     56s] (I)      3 : Fixed
[04/21 19:52:32     56s] (I)      4 : Skipped
[04/21 19:52:32     56s] (I)      5 : MixedSignal
[04/21 19:52:32     56s] (I)      Prerouted net properties:
[04/21 19:52:32     56s] (I)      1 : NotLegal
[04/21 19:52:32     56s] (I)      2 : Special
[04/21 19:52:32     56s] (I)      3 : Analog
[04/21 19:52:32     56s] (I)      4 : Fixed
[04/21 19:52:32     56s] (I)      5 : Skipped
[04/21 19:52:32     56s] (I)      6 : MixedSignal
[04/21 19:52:32     56s] [NR-eGR] Early global route reroute all routable nets
[04/21 19:52:32     56s] [NR-eGR] #prerouted nets         : 0
[04/21 19:52:32     56s] [NR-eGR] #prerouted special nets : 0
[04/21 19:52:32     56s] [NR-eGR] #prerouted wires        : 0
[04/21 19:52:32     56s] [NR-eGR] Read 9763 nets ( ignored 0 )
[04/21 19:52:32     56s] (I)        Front-side 9763 ( ignored 0 )
[04/21 19:52:32     56s] (I)        Back-side  0 ( ignored 0 )
[04/21 19:52:32     56s] (I)        Both-side  0 ( ignored 0 )
[04/21 19:52:32     56s] (I)      Reading macro buffers
[04/21 19:52:32     56s] (I)      Number of macros with buffers: 0
[04/21 19:52:32     56s] (I)      early_global_route_priority property id does not exist.
[04/21 19:52:32     56s] (I)      Read Num Blocks=264057  Num Prerouted Wires=0  Num CS=0
[04/21 19:52:32     56s] (I)      Layer 0 (H) : #blockages 264057 : #preroutes 0
[04/21 19:52:32     56s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 0
[04/21 19:52:32     56s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[04/21 19:52:32     56s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[04/21 19:52:32     56s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[04/21 19:52:32     56s] (I)      Number of ignored nets                =      0
[04/21 19:52:32     56s] (I)      Number of connected nets              =      0
[04/21 19:52:32     56s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/21 19:52:32     56s] (I)      Number of clock nets                  =      3.  Ignored: No
[04/21 19:52:32     56s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/21 19:52:32     56s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/21 19:52:32     56s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/21 19:52:32     56s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/21 19:52:32     56s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/21 19:52:32     56s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[04/21 19:52:32     56s] (I)      Ndr track 0 does not exist
[04/21 19:52:32     56s] (I)      ---------------------Grid Graph Info--------------------
[04/21 19:52:32     56s] (I)      Routing area        : (0, 0) - (424350, 416560)
[04/21 19:52:32     56s] (I)      Core area           : (8200, 8200) - (416150, 408360)
[04/21 19:52:32     56s] (I)      Site width          :   410  (dbu)
[04/21 19:52:32     56s] (I)      Row height          :  3280  (dbu)
[04/21 19:52:32     56s] (I)      GCell row height    :  3280  (dbu)
[04/21 19:52:32     56s] (I)      GCell width         :  3280  (dbu)
[04/21 19:52:32     56s] (I)      GCell height        :  3280  (dbu)
[04/21 19:52:32     56s] (I)      Grid                :   129   127     5
[04/21 19:52:32     56s] (I)      Layer numbers       :     1     2     3     4     5
[04/21 19:52:32     56s] (I)      Vertical capacity   :     0  3280     0  3280     0
[04/21 19:52:32     56s] (I)      Horizontal capacity :  3280     0  3280     0  3280
[04/21 19:52:32     56s] (I)      Default wire width  :   160   200   200   200   200
[04/21 19:52:32     56s] (I)      Default wire space  :   170   200   200   200   200
[04/21 19:52:32     56s] (I)      Default wire pitch  :   330   400   400   400   400
[04/21 19:52:32     56s] (I)      Default pitch size  :   410   410   410   410   410
[04/21 19:52:32     56s] (I)      First track coord   :   410   205   410   205   410
[04/21 19:52:32     56s] (I)      Num tracks per GCell:  8.00  8.00  8.00  8.00  8.00
[04/21 19:52:32     56s] (I)      Total num of tracks :  1015  1035  1015  1035  1015
[04/21 19:52:32     56s] (I)      Num of masks        :     1     1     1     1     1
[04/21 19:52:32     56s] (I)      Num of trim masks   :     0     0     0     0     0
[04/21 19:52:32     56s] (I)      --------------------------------------------------------
[04/21 19:52:32     56s] 
[04/21 19:52:32     56s] [NR-eGR] ============ Routing rule table ============
[04/21 19:52:32     56s] [NR-eGR] Rule id: 0  Nets: 9763
[04/21 19:52:32     56s] [NR-eGR] ========================================
[04/21 19:52:32     56s] [NR-eGR] 
[04/21 19:52:32     56s] (I)      ======== NDR :  =========
[04/21 19:52:32     56s] (I)      +--------------+--------+
[04/21 19:52:32     56s] (I)      |           ID |      0 |
[04/21 19:52:32     56s] (I)      |         Name |        |
[04/21 19:52:32     56s] (I)      |      Default |    yes |
[04/21 19:52:32     56s] (I)      |  Clk Special |     no |
[04/21 19:52:32     56s] (I)      | Hard spacing |     no |
[04/21 19:52:32     56s] (I)      |    NDR track | (none) |
[04/21 19:52:32     56s] (I)      |      NDR via | (none) |
[04/21 19:52:32     56s] (I)      |  Extra space |      0 |
[04/21 19:52:32     56s] (I)      |      Shields |      0 |
[04/21 19:52:32     56s] (I)      |   Demand (H) |      1 |
[04/21 19:52:32     56s] (I)      |   Demand (V) |      1 |
[04/21 19:52:32     56s] (I)      |        #Nets |   9763 |
[04/21 19:52:32     56s] (I)      +--------------+--------+
[04/21 19:52:32     56s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:52:32     56s] (I)      |  Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[04/21 19:52:32     56s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:52:32     56s] (I)      | METAL1    160      170    410      410      1      1      1    100    100        yes |
[04/21 19:52:32     56s] (I)      | METAL2    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:52:32     56s] (I)      | METAL3    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:52:32     56s] (I)      | METAL4    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:52:32     56s] (I)      | METAL5    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:52:32     56s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:52:32     56s] (I)      =============== Blocked Tracks ===============
[04/21 19:52:32     56s] (I)      +-------+---------+----------+---------------+
[04/21 19:52:32     56s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/21 19:52:32     56s] (I)      +-------+---------+----------+---------------+
[04/21 19:52:32     56s] (I)      |     1 |  130935 |   105366 |        80.47% |
[04/21 19:52:32     56s] (I)      |     2 |  131445 |        0 |         0.00% |
[04/21 19:52:32     56s] (I)      |     3 |  130935 |        0 |         0.00% |
[04/21 19:52:32     56s] (I)      |     4 |  131445 |        0 |         0.00% |
[04/21 19:52:32     56s] (I)      |     5 |  130935 |        0 |         0.00% |
[04/21 19:52:32     56s] (I)      +-------+---------+----------+---------------+
[04/21 19:52:32     56s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3.26 MB )
[04/21 19:52:32     56s] (I)      Reset routing kernel
[04/21 19:52:32     56s] (I)      Started Global Routing ( Curr Mem: 3.26 MB )
[04/21 19:52:32     56s] (I)      totalPins=39534  totalGlobalPin=36646 (92.69%)
[04/21 19:52:32     56s] (I)      ================= Net Group Info =================
[04/21 19:52:32     56s] (I)      +----+----------------+--------------+-----------+
[04/21 19:52:32     56s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[04/21 19:52:32     56s] (I)      +----+----------------+--------------+-----------+
[04/21 19:52:32     56s] (I)      |  1 |           9763 |    METAL1(1) | METAL5(5) |
[04/21 19:52:32     56s] (I)      +----+----------------+--------------+-----------+
[04/21 19:52:32     56s] (I)      total 2D Cap : 551688 = (288798 H, 262890 V)
[04/21 19:52:32     56s] (I)      total 2D Demand : 2888 = (2888 H, 0 V)
[04/21 19:52:32     56s] (I)      #blocked GCells = 0
[04/21 19:52:32     56s] (I)      #regions = 1
[04/21 19:52:32     56s] [NR-eGR] Layer group 1: route 9763 net(s) in layer range [1, 5]
[04/21 19:52:32     56s] (I)      
[04/21 19:52:32     56s] (I)      ============  Phase 1a Route ============
[04/21 19:52:32     56s] (I)      Usage: 88992 = (43166 H, 45826 V) = (14.95% H, 17.43% V) = (1.416e+05um H, 1.503e+05um V)
[04/21 19:52:32     56s] (I)      
[04/21 19:52:32     56s] (I)      ============  Phase 1b Route ============
[04/21 19:52:32     56s] (I)      Usage: 88992 = (43166 H, 45826 V) = (14.95% H, 17.43% V) = (1.416e+05um H, 1.503e+05um V)
[04/21 19:52:32     56s] (I)      Overflow of layer group 1: 0.01% H + 0.06% V. EstWL: 2.918938e+05um
[04/21 19:52:32     56s] (I)      Congestion metric : 0.02%H 0.08%V, 0.09%HV
[04/21 19:52:32     56s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/21 19:52:32     56s] (I)      
[04/21 19:52:32     56s] (I)      ============  Phase 1c Route ============
[04/21 19:52:32     56s] (I)      Usage: 88992 = (43166 H, 45826 V) = (14.95% H, 17.43% V) = (1.416e+05um H, 1.503e+05um V)
[04/21 19:52:32     56s] (I)      
[04/21 19:52:32     56s] (I)      ============  Phase 1d Route ============
[04/21 19:52:32     56s] (I)      Usage: 88992 = (43166 H, 45826 V) = (14.95% H, 17.43% V) = (1.416e+05um H, 1.503e+05um V)
[04/21 19:52:32     56s] (I)      
[04/21 19:52:32     56s] (I)      ============  Phase 1e Route ============
[04/21 19:52:32     56s] (I)      Usage: 88992 = (43166 H, 45826 V) = (14.95% H, 17.43% V) = (1.416e+05um H, 1.503e+05um V)
[04/21 19:52:32     56s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.06% V. EstWL: 2.918938e+05um
[04/21 19:52:32     56s] (I)      
[04/21 19:52:32     56s] (I)      ============  Phase 1l Route ============
[04/21 19:52:32     56s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/21 19:52:32     56s] (I)      Layer  1:      26438        17         6       96200       33848    (73.97%) 
[04/21 19:52:32     56s] (I)      Layer  2:     130410     40266        62           0      130032    ( 0.00%) 
[04/21 19:52:32     56s] (I)      Layer  3:     129920     33130         6           0      130048    ( 0.00%) 
[04/21 19:52:32     56s] (I)      Layer  4:     130410     18282        27           0      130032    ( 0.00%) 
[04/21 19:52:32     56s] (I)      Layer  5:     129920      7803         0           0      130048    ( 0.00%) 
[04/21 19:52:32     56s] (I)      Total:        547098     99498       101       96200      554008    (14.80%) 
[04/21 19:52:32     56s] (I)      
[04/21 19:52:32     56s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/21 19:52:32     56s] [NR-eGR]                        OverCon           OverCon           OverCon            
[04/21 19:52:32     56s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[04/21 19:52:32     56s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[04/21 19:52:32     56s] [NR-eGR] --------------------------------------------------------------------------------
[04/21 19:52:32     56s] [NR-eGR]  METAL1 ( 1)         6( 0.14%)         0( 0.00%)         0( 0.00%)   ( 0.14%) 
[04/21 19:52:32     56s] [NR-eGR]  METAL2 ( 2)        47( 0.29%)         1( 0.01%)         1( 0.01%)   ( 0.30%) 
[04/21 19:52:32     56s] [NR-eGR]  METAL3 ( 3)         4( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[04/21 19:52:32     56s] [NR-eGR]  METAL4 ( 4)        21( 0.13%)         0( 0.00%)         0( 0.00%)   ( 0.13%) 
[04/21 19:52:32     56s] [NR-eGR]  METAL5 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/21 19:52:32     56s] [NR-eGR] --------------------------------------------------------------------------------
[04/21 19:52:32     56s] [NR-eGR]        Total        78( 0.11%)         1( 0.00%)         1( 0.00%)   ( 0.12%) 
[04/21 19:52:32     56s] [NR-eGR] 
[04/21 19:52:32     56s] (I)      Finished Global Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3.27 MB )
[04/21 19:52:32     56s] (I)      Updating congestion map
[04/21 19:52:32     56s] (I)      total 2D Cap : 552281 = (289391 H, 262890 V)
[04/21 19:52:32     56s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.12% V
[04/21 19:52:32     56s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3.27 MB )
[04/21 19:52:32     56s] Early Global Route congestion estimation runtime: 0.11 seconds, mem = 3373.8M
[04/21 19:52:32     56s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.112, REAL:0.113, MEM:3373.8M, EPOCH TIME: 1745239952.919881
[04/21 19:52:32     56s] OPERPROF: Starting HotSpotCal at level 1, MEM:3373.8M, EPOCH TIME: 1745239952.919900
[04/21 19:52:32     56s] [hotspot] +------------+---------------+---------------+
[04/21 19:52:32     56s] [hotspot] |            |   max hotspot | total hotspot |
[04/21 19:52:32     56s] [hotspot] +------------+---------------+---------------+
[04/21 19:52:32     56s] [hotspot] | normalized |          0.00 |          0.00 |
[04/21 19:52:32     56s] [hotspot] +------------+---------------+---------------+
[04/21 19:52:32     56s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/21 19:52:32     56s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/21 19:52:32     56s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:3373.8M, EPOCH TIME: 1745239952.920803
[04/21 19:52:32     56s] 
[04/21 19:52:32     56s] === incrementalPlace Internal Loop 1 ===
[04/21 19:52:32     56s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/21 19:52:32     56s] UM:*                                                                   incrNP_iter_start
[04/21 19:52:32     56s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[04/21 19:52:32     56s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:3373.8M, EPOCH TIME: 1745239952.976467
[04/21 19:52:32     56s] Processing tracks to init pin-track alignment.
[04/21 19:52:32     56s] z: 2, totalTracks: 1
[04/21 19:52:32     56s] z: 4, totalTracks: 1
[04/21 19:52:32     56s] z: 6, totalTracks: 1
[04/21 19:52:32     56s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:52:32     56s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3373.8M, EPOCH TIME: 1745239952.980133
[04/21 19:52:32     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:32     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:32     56s] 
[04/21 19:52:32     56s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:52:32     56s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:52:32     56s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.008, MEM:3373.8M, EPOCH TIME: 1745239952.987974
[04/21 19:52:32     56s] OPERPROF:   Starting post-place ADS at level 2, MEM:3373.8M, EPOCH TIME: 1745239952.988007
[04/21 19:52:33     56s] ADSU 0.696 -> 0.696. site 121390.000 -> 121390.000. GS 26.240
[04/21 19:52:33     56s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.013, REAL:0.013, MEM:3373.8M, EPOCH TIME: 1745239953.001394
[04/21 19:52:33     56s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:3373.8M, EPOCH TIME: 1745239953.001479
[04/21 19:52:33     56s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:3373.8M, EPOCH TIME: 1745239953.001691
[04/21 19:52:33     56s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:3373.8M, EPOCH TIME: 1745239953.001709
[04/21 19:52:33     56s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.001, REAL:0.001, MEM:3373.8M, EPOCH TIME: 1745239953.002579
[04/21 19:52:33     57s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:3373.8M, EPOCH TIME: 1745239953.003756
[04/21 19:52:33     57s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.000, MEM:3373.8M, EPOCH TIME: 1745239953.003919
[04/21 19:52:33     57s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:3373.8M, EPOCH TIME: 1745239953.004209
[04/21 19:52:33     57s] no activity file in design. spp won't run.
[04/21 19:52:33     57s] [spp] 0
[04/21 19:52:33     57s] [adp] 0:1:1:3
[04/21 19:52:33     57s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.001, REAL:0.001, MEM:3373.8M, EPOCH TIME: 1745239953.005342
[04/21 19:52:33     57s] SP #FI/SF FL/PI 0/0 9661/0
[04/21 19:52:33     57s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.029, REAL:0.030, MEM:3373.8M, EPOCH TIME: 1745239953.005986
[04/21 19:52:33     57s] PP off. flexM 0
[04/21 19:52:33     57s] OPERPROF: Starting CDPad at level 1, MEM:3373.8M, EPOCH TIME: 1745239953.009771
[04/21 19:52:33     57s] 3DP is on.
[04/21 19:52:33     57s] 3DP OF M2 0.004, M4 0.002. Diff 0, Offset 0
[04/21 19:52:33     57s] design sh 0.100. rd 0.200
[04/21 19:52:33     57s] design sh 0.090. rd 0.200
[04/21 19:52:33     57s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[04/21 19:52:33     57s] design sh 0.063. rd 0.200
[04/21 19:52:33     57s] CDPadU 0.877 -> 0.826. R=0.695, N=9661, GS=3.280
[04/21 19:52:33     57s] OPERPROF: Finished CDPad at level 1, CPU:0.062, REAL:0.062, MEM:3373.8M, EPOCH TIME: 1745239953.071756
[04/21 19:52:33     57s] OPERPROF: Starting InitSKP at level 1, MEM:3373.8M, EPOCH TIME: 1745239953.071803
[04/21 19:52:33     57s] no activity file in design. spp won't run.
[04/21 19:52:33     57s] no activity file in design. spp won't run.
[04/21 19:52:33     57s] *** Finished SKP initialization (cpu=0:00:00.7, real=0:00:00.0)***
[04/21 19:52:33     57s] OPERPROF: Finished InitSKP at level 1, CPU:0.739, REAL:0.745, MEM:3389.3M, EPOCH TIME: 1745239953.816392
[04/21 19:52:33     57s] NP #FI/FS/SF FL/PI: 0/0/0 9661/0
[04/21 19:52:33     57s] no activity file in design. spp won't run.
[04/21 19:52:33     57s] 
[04/21 19:52:33     57s] AB Est...
[04/21 19:52:33     57s] OPERPROF: Starting NP-Place at level 1, MEM:3389.3M, EPOCH TIME: 1745239953.829147
[04/21 19:52:33     57s] OPERPROF: Finished NP-Place at level 1, CPU:0.012, REAL:0.012, MEM:3401.9M, EPOCH TIME: 1745239953.841129
[04/21 19:52:33     57s] Iteration  4: Skipped, with CDP Off
[04/21 19:52:33     57s] 
[04/21 19:52:33     57s] AB Est...
[04/21 19:52:33     57s] OPERPROF: Starting NP-Place at level 1, MEM:3401.9M, EPOCH TIME: 1745239953.855241
[04/21 19:52:33     57s] OPERPROF: Finished NP-Place at level 1, CPU:0.008, REAL:0.008, MEM:3401.9M, EPOCH TIME: 1745239953.863477
[04/21 19:52:33     57s] Iteration  5: Skipped, with CDP Off
[04/21 19:52:33     57s] OPERPROF: Starting NP-Place at level 1, MEM:3401.9M, EPOCH TIME: 1745239953.900867
[04/21 19:52:34     58s] SKP will use view:
[04/21 19:52:34     58s]   view_ss_v1p08_125c
[04/21 19:52:35     59s] Iteration  6: Total net bbox = 2.252e+05 (1.13e+05 1.12e+05)
[04/21 19:52:35     59s]               Est.  stn bbox = 2.831e+05 (1.42e+05 1.41e+05)
[04/21 19:52:35     59s]               cpu = 0:00:01.7 real = 0:00:02.0 mem = 3391.9M
[04/21 19:52:35     59s] OPERPROF: Finished NP-Place at level 1, CPU:1.673, REAL:1.710, MEM:3391.9M, EPOCH TIME: 1745239955.611060
[04/21 19:52:35     59s] no activity file in design. spp won't run.
[04/21 19:52:35     59s] NP #FI/FS/SF FL/PI: 0/0/0 9661/0
[04/21 19:52:35     59s] no activity file in design. spp won't run.
[04/21 19:52:35     59s] OPERPROF: Starting NP-Place at level 1, MEM:3375.9M, EPOCH TIME: 1745239955.674741
[04/21 19:52:37     61s] Iteration  7: Total net bbox = 2.425e+05 (1.25e+05 1.17e+05)
[04/21 19:52:37     61s]               Est.  stn bbox = 3.034e+05 (1.56e+05 1.47e+05)
[04/21 19:52:37     61s]               cpu = 0:00:02.3 real = 0:00:02.0 mem = 3366.9M
[04/21 19:52:37     61s] OPERPROF: Finished NP-Place at level 1, CPU:2.281, REAL:2.278, MEM:3366.9M, EPOCH TIME: 1745239957.952556
[04/21 19:52:37     61s] Legalizing MH Cells... 0 / 0 (level 5) on ATmega328pb
[04/21 19:52:37     61s] MH packer: No MH instances from GP
[04/21 19:52:37     61s] 0 (out of 0) MH cells were successfully legalized.
[04/21 19:52:37     61s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3366.9M, DRC: 0)
[04/21 19:52:37     61s] no activity file in design. spp won't run.
[04/21 19:52:37     61s] NP #FI/FS/SF FL/PI: 0/0/0 9661/0
[04/21 19:52:37     61s] no activity file in design. spp won't run.
[04/21 19:52:38     61s] OPERPROF: Starting NP-Place at level 1, MEM:3366.9M, EPOCH TIME: 1745239958.013687
[04/21 19:52:40     64s] Iteration  8: Total net bbox = 2.478e+05 (1.28e+05 1.20e+05)
[04/21 19:52:40     64s]               Est.  stn bbox = 3.093e+05 (1.59e+05 1.50e+05)
[04/21 19:52:40     64s]               cpu = 0:00:02.8 real = 0:00:02.0 mem = 3362.9M
[04/21 19:52:40     64s] OPERPROF: Finished NP-Place at level 1, CPU:2.815, REAL:2.846, MEM:3362.9M, EPOCH TIME: 1745239960.859890
[04/21 19:52:40     64s] Legalizing MH Cells... 0 / 0 (level 6) on ATmega328pb
[04/21 19:52:40     64s] MH packer: No MH instances from GP
[04/21 19:52:40     64s] 0 (out of 0) MH cells were successfully legalized.
[04/21 19:52:40     64s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3362.9M, DRC: 0)
[04/21 19:52:40     64s] no activity file in design. spp won't run.
[04/21 19:52:40     64s] NP #FI/FS/SF FL/PI: 0/0/0 9661/0
[04/21 19:52:40     64s] no activity file in design. spp won't run.
[04/21 19:52:40     64s] OPERPROF: Starting NP-Place at level 1, MEM:3362.9M, EPOCH TIME: 1745239960.924068
[04/21 19:52:45     69s] Iteration  9: Total net bbox = 2.592e+05 (1.34e+05 1.25e+05)
[04/21 19:52:45     69s]               Est.  stn bbox = 3.203e+05 (1.65e+05 1.55e+05)
[04/21 19:52:45     69s]               cpu = 0:00:04.3 real = 0:00:05.0 mem = 3362.9M
[04/21 19:52:45     69s] OPERPROF: Finished NP-Place at level 1, CPU:4.301, REAL:4.345, MEM:3362.9M, EPOCH TIME: 1745239965.268870
[04/21 19:52:45     69s] Legalizing MH Cells... 0 / 0 (level 7) on ATmega328pb
[04/21 19:52:45     69s] MH packer: No MH instances from GP
[04/21 19:52:45     69s] 0 (out of 0) MH cells were successfully legalized.
[04/21 19:52:45     69s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3362.9M, DRC: 0)
[04/21 19:52:45     69s] no activity file in design. spp won't run.
[04/21 19:52:45     69s] NP #FI/FS/SF FL/PI: 0/0/0 9661/0
[04/21 19:52:45     69s] no activity file in design. spp won't run.
[04/21 19:52:45     69s] OPERPROF: Starting NP-Place at level 1, MEM:3362.9M, EPOCH TIME: 1745239965.331827
[04/21 19:52:45     69s] GP RA stats: MHOnly 0 nrInst 9661 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[04/21 19:52:46     70s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:3378.9M, EPOCH TIME: 1745239966.692227
[04/21 19:52:46     70s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:3378.9M, EPOCH TIME: 1745239966.692305
[04/21 19:52:46     70s] Iteration 10: Total net bbox = 2.475e+05 (1.23e+05 1.25e+05)
[04/21 19:52:46     70s]               Est.  stn bbox = 3.058e+05 (1.51e+05 1.55e+05)
[04/21 19:52:46     70s]               cpu = 0:00:01.3 real = 0:00:01.0 mem = 3378.9M
[04/21 19:52:46     70s] OPERPROF: Finished NP-Place at level 1, CPU:1.337, REAL:1.362, MEM:3378.9M, EPOCH TIME: 1745239966.693452
[04/21 19:52:46     70s] Legalizing MH Cells... 0 / 0 (level 8) on ATmega328pb
[04/21 19:52:46     70s] MH packer: No MH instances from GP
[04/21 19:52:46     70s] 0 (out of 0) MH cells were successfully legalized.
[04/21 19:52:46     70s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3362.9M, DRC: 0)
[04/21 19:52:46     70s] Move report: Timing Driven Placement moves 9661 insts, mean move: 14.25 um, max move: 101.79 um 
[04/21 19:52:46     70s] 	Max move on inst (Port_D_inst_g49): (225.91, 221.40) --> (219.25, 316.52)
[04/21 19:52:46     70s] no activity file in design. spp won't run.
[04/21 19:52:46     70s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:3362.9M, EPOCH TIME: 1745239966.708565
[04/21 19:52:46     70s] Saved padding area to DB
[04/21 19:52:46     70s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:3362.9M, EPOCH TIME: 1745239966.708899
[04/21 19:52:46     70s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.001, REAL:0.001, MEM:3362.9M, EPOCH TIME: 1745239966.709509
[04/21 19:52:46     70s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3362.9M, EPOCH TIME: 1745239966.710265
[04/21 19:52:46     70s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/21 19:52:46     70s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.001, REAL:0.001, MEM:3362.9M, EPOCH TIME: 1745239966.711284
[04/21 19:52:46     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:46     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:46     70s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.004, REAL:0.004, MEM:3362.9M, EPOCH TIME: 1745239966.712873
[04/21 19:52:46     70s] 
[04/21 19:52:46     70s] Finished Incremental Placement (cpu=0:00:13.6, real=0:00:14.0, mem=3362.9M)
[04/21 19:52:46     70s] Begin: Reorder Scan Chains
[04/21 19:52:46     70s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/21 19:52:46     70s] Type 'man IMPSP-9025' for more detail.
[04/21 19:52:46     70s] End: Reorder Scan Chains
[04/21 19:52:46     70s] CongRepair sets shifter mode to gplace
[04/21 19:52:46     70s] TDRefine: refinePlace mode is spiral
[04/21 19:52:46     70s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3362.9M, EPOCH TIME: 1745239966.713638
[04/21 19:52:46     70s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3362.9M, EPOCH TIME: 1745239966.713669
[04/21 19:52:46     70s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3362.9M, EPOCH TIME: 1745239966.713699
[04/21 19:52:46     70s] Processing tracks to init pin-track alignment.
[04/21 19:52:46     70s] z: 2, totalTracks: 1
[04/21 19:52:46     70s] z: 4, totalTracks: 1
[04/21 19:52:46     70s] z: 6, totalTracks: 1
[04/21 19:52:46     70s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:52:46     70s] Cell ATmega328pb LLGs are deleted
[04/21 19:52:46     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:46     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:46     70s] # Building ATmega328pb llgBox search-tree.
[04/21 19:52:46     70s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3362.9M, EPOCH TIME: 1745239966.716800
[04/21 19:52:46     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:46     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:46     70s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:3362.9M, EPOCH TIME: 1745239966.717001
[04/21 19:52:46     70s] Max number of tech site patterns supported in site array is 256.
[04/21 19:52:46     70s] Core basic site is HD_CoreSite
[04/21 19:52:46     70s] After signature check, allow fast init is true, keep pre-filter is true.
[04/21 19:52:46     70s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/21 19:52:46     70s] Fast DP-INIT is on for default
[04/21 19:52:46     70s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/21 19:52:46     70s] Atter site array init, number of instance map data is 0.
[04/21 19:52:46     70s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.008, REAL:0.008, MEM:3362.9M, EPOCH TIME: 1745239966.725359
[04/21 19:52:46     70s] 
[04/21 19:52:46     70s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:52:46     70s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:52:46     70s] OPERPROF:         Starting CMU at level 5, MEM:3362.9M, EPOCH TIME: 1745239966.725858
[04/21 19:52:46     70s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:3362.9M, EPOCH TIME: 1745239966.726190
[04/21 19:52:46     70s] 
[04/21 19:52:46     70s] Bad Lib Cell Checking (CMU) is done! (0)
[04/21 19:52:46     70s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.010, REAL:0.010, MEM:3362.9M, EPOCH TIME: 1745239966.726618
[04/21 19:52:46     70s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3362.9M, EPOCH TIME: 1745239966.726639
[04/21 19:52:46     70s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3362.9M, EPOCH TIME: 1745239966.726689
[04/21 19:52:46     70s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3362.9MB).
[04/21 19:52:46     70s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.013, REAL:0.014, MEM:3362.9M, EPOCH TIME: 1745239966.727293
[04/21 19:52:46     70s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.014, REAL:0.014, MEM:3362.9M, EPOCH TIME: 1745239966.727309
[04/21 19:52:46     70s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2911417.2
[04/21 19:52:46     70s] OPERPROF:   Starting Refine-Place at level 2, MEM:3362.9M, EPOCH TIME: 1745239966.727355
[04/21 19:52:46     70s] *** Starting refinePlace (0:01:11 mem=3362.9M) ***
[04/21 19:52:46     70s] Total net bbox length = 2.559e+05 (1.287e+05 1.272e+05) (ext = 1.184e+04)
[04/21 19:52:46     70s] 
[04/21 19:52:46     70s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:52:46     70s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:52:46     70s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/21 19:52:46     70s] Set min layer with design mode ( 1 )
[04/21 19:52:46     70s] Set max layer with design mode ( 5 )
[04/21 19:52:46     70s] Set min layer with design mode ( 1 )
[04/21 19:52:46     70s] Set max layer with design mode ( 5 )
[04/21 19:52:46     70s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3362.9M, EPOCH TIME: 1745239966.736630
[04/21 19:52:46     70s] Starting refinePlace ...
[04/21 19:52:46     70s] Set min layer with design mode ( 1 )
[04/21 19:52:46     70s] Set max layer with design mode ( 5 )
[04/21 19:52:46     70s] Set min layer with design mode ( 1 )
[04/21 19:52:46     70s] Set max layer with design mode ( 5 )
[04/21 19:52:46     70s] DDP initSite1 nrRow 122 nrJob 122
[04/21 19:52:46     70s] DDP markSite nrRow 122 nrJob 122
[04/21 19:52:46     70s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[04/21 19:52:46     70s] ** Cut row section cpu time 0:00:00.0.
[04/21 19:52:46     70s]  ** Cut row section real time 0:00:00.0.
[04/21 19:52:46     70s]    Spread Effort: high, pre-route mode, useDDP on.
[04/21 19:52:46     70s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=3362.9MB) @(0:01:11 - 0:01:11).
[04/21 19:52:46     70s] Move report: preRPlace moves 9660 insts, mean move: 0.25 um, max move: 5.21 um 
[04/21 19:52:46     70s] 	Max move on inst (CPU_core_GPRF_Inst_gprf_current_vect_reg[40]): (309.01, 60.68) --> (307.09, 63.96)
[04/21 19:52:46     70s] 	Length: 20 sites, height: 1 rows, site name: HD_CoreSite, cell type: DRQHDV2
[04/21 19:52:46     70s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3362.9M, EPOCH TIME: 1745239966.807375
[04/21 19:52:46     70s] Tweakage: fix icg 0, fix clk 0.
[04/21 19:52:46     70s] Tweakage: density cost 0, scale 0.4.
[04/21 19:52:46     70s] Tweakage: activity cost 0, scale 1.0.
[04/21 19:52:46     70s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:3362.9M, EPOCH TIME: 1745239966.814563
[04/21 19:52:46     70s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:3362.9M, EPOCH TIME: 1745239966.816971
[04/21 19:52:46     70s] Tweakage perm 630 insts, flip 3937 insts.
[04/21 19:52:46     70s] Tweakage perm 190 insts, flip 303 insts.
[04/21 19:52:46     70s] Tweakage perm 55 insts, flip 30 insts.
[04/21 19:52:46     70s] Tweakage perm 2 insts, flip 1 insts.
[04/21 19:52:46     70s] Tweakage perm 210 insts, flip 714 insts.
[04/21 19:52:47     70s] Tweakage perm 35 insts, flip 47 insts.
[04/21 19:52:47     70s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.224, REAL:0.225, MEM:3362.9M, EPOCH TIME: 1745239967.041823
[04/21 19:52:47     70s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.227, REAL:0.228, MEM:3362.9M, EPOCH TIME: 1745239967.042463
[04/21 19:52:47     70s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.236, REAL:0.237, MEM:3362.9M, EPOCH TIME: 1745239967.044193
[04/21 19:52:47     70s] Move report: Congestion aware Tweak moves 1453 insts, mean move: 3.32 um, max move: 23.78 um 
[04/21 19:52:47     70s] 	Max move on inst (FE_OFC6_n_415): (250.51, 306.68) --> (226.73, 306.68)
[04/21 19:52:47     70s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.2, real=0:00:01.0, mem=3362.9mb) @(0:01:11 - 0:01:11).
[04/21 19:52:47     70s] 
[04/21 19:52:47     70s]  === Spiral for Logical I: (movable: 9661) ===
[04/21 19:52:47     70s] 
[04/21 19:52:47     70s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[04/21 19:52:47     70s] 
[04/21 19:52:47     70s]  Info: 0 filler has been deleted!
[04/21 19:52:47     70s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/21 19:52:47     70s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/21 19:52:47     70s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/21 19:52:47     70s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3330.9MB) @(0:01:11 - 0:01:11).
[04/21 19:52:47     70s] Move report: Detail placement moves 9660 insts, mean move: 0.69 um, max move: 23.85 um 
[04/21 19:52:47     70s] 	Max move on inst (FE_OFC6_n_415): (250.57, 306.67) --> (226.73, 306.68)
[04/21 19:52:47     70s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 3330.9MB
[04/21 19:52:47     70s] Statistics of distance of Instance movement in refine placement:
[04/21 19:52:47     70s]   maximum (X+Y) =        23.85 um
[04/21 19:52:47     70s]   inst (FE_OFC6_n_415) with max move: (250.569, 306.673) -> (226.73, 306.68)
[04/21 19:52:47     70s]   mean    (X+Y) =         0.69 um
[04/21 19:52:47     70s] Total instances flipped for legalization: 1
[04/21 19:52:47     70s] Summary Report:
[04/21 19:52:47     70s] Instances move: 9660 (out of 9661 movable)
[04/21 19:52:47     70s] Instances flipped: 1
[04/21 19:52:47     70s] Mean displacement: 0.69 um
[04/21 19:52:47     70s] Max displacement: 23.85 um (Instance: FE_OFC6_n_415) (250.569, 306.673) -> (226.73, 306.68)
[04/21 19:52:47     70s] 	Length: 4 sites, height: 1 rows, site name: HD_CoreSite, cell type: INHDV4
[04/21 19:52:47     70s] 	Violation at original loc: Overlapping with other instance
[04/21 19:52:47     70s] Physical-only instances move: 0 (out of 0 movable physical-only)
[04/21 19:52:47     70s] Total instances moved : 9660
[04/21 19:52:47     70s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.397, REAL:0.399, MEM:3330.9M, EPOCH TIME: 1745239967.135250
[04/21 19:52:47     70s] Total net bbox length = 2.464e+05 (1.190e+05 1.274e+05) (ext = 1.179e+04)
[04/21 19:52:47     70s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 3330.9MB
[04/21 19:52:47     70s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=3330.9MB) @(0:01:11 - 0:01:11).
[04/21 19:52:47     70s] *** Finished refinePlace (0:01:11 mem=3330.9M) ***
[04/21 19:52:47     70s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2911417.2
[04/21 19:52:47     70s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.410, REAL:0.411, MEM:3330.9M, EPOCH TIME: 1745239967.138535
[04/21 19:52:47     70s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3330.9M, EPOCH TIME: 1745239967.138572
[04/21 19:52:47     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9661).
[04/21 19:52:47     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:47     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:47     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:47     71s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.015, REAL:0.015, MEM:3316.9M, EPOCH TIME: 1745239967.153234
[04/21 19:52:47     71s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.438, REAL:0.440, MEM:3316.9M, EPOCH TIME: 1745239967.153272
[04/21 19:52:47     71s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3316.9M, EPOCH TIME: 1745239967.153339
[04/21 19:52:47     71s] Starting Early Global Route congestion estimation: mem = 3316.9M
[04/21 19:52:47     71s] (I)      Initializing eGR engine (regular)
[04/21 19:52:47     71s] Set min layer with design mode ( 1 )
[04/21 19:52:47     71s] Set max layer with design mode ( 5 )
[04/21 19:52:47     71s] (I)      clean place blk overflow:
[04/21 19:52:47     71s] (I)      H : enabled 1.00 0
[04/21 19:52:47     71s] (I)      V : enabled 1.00 0
[04/21 19:52:47     71s] (I)      Initializing eGR engine (regular)
[04/21 19:52:47     71s] Set min layer with design mode ( 1 )
[04/21 19:52:47     71s] Set max layer with design mode ( 5 )
[04/21 19:52:47     71s] (I)      clean place blk overflow:
[04/21 19:52:47     71s] (I)      H : enabled 1.00 0
[04/21 19:52:47     71s] (I)      V : enabled 1.00 0
[04/21 19:52:47     71s] (I)      Started Early Global Route kernel ( Curr Mem: 3.18 MB )
[04/21 19:52:47     71s] (I)      Running eGR Regular flow
[04/21 19:52:47     71s] (I)      # wire layers (front) : 8
[04/21 19:52:47     71s] (I)      # wire layers (back)  : 0
[04/21 19:52:47     71s] (I)      min wire layer : 1
[04/21 19:52:47     71s] (I)      max wire layer : 7
[04/21 19:52:47     71s] (I)      # cut layers (front) : 7
[04/21 19:52:47     71s] (I)      # cut layers (back)  : 0
[04/21 19:52:47     71s] (I)      min cut layer : 1
[04/21 19:52:47     71s] (I)      max cut layer : 6
[04/21 19:52:47     71s] (I)      ================================ Layers ================================
[04/21 19:52:47     71s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:52:47     71s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[04/21 19:52:47     71s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:52:47     71s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[04/21 19:52:47     71s] (I)      | 33 |  0 |    CONT |     cut |      1 |       |       |       |       |
[04/21 19:52:47     71s] (I)      |  1 |  1 |  METAL1 |    wire |      1 |       |   160 |   170 |   410 |
[04/21 19:52:47     71s] (I)      | 34 |  1 |   VIA12 |     cut |      1 |       |       |       |       |
[04/21 19:52:47     71s] (I)      |  2 |  2 |  METAL2 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:52:47     71s] (I)      | 35 |  2 |   VIA23 |     cut |      1 |       |       |       |       |
[04/21 19:52:47     71s] (I)      |  3 |  3 |  METAL3 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:52:47     71s] (I)      | 36 |  3 |   VIA34 |     cut |      1 |       |       |       |       |
[04/21 19:52:47     71s] (I)      |  4 |  4 |  METAL4 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:52:47     71s] (I)      | 37 |  4 |   VIA45 |     cut |      1 |       |       |       |       |
[04/21 19:52:47     71s] (I)      |  5 |  5 |  METAL5 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:52:47     71s] (I)      | 38 |  5 |   VIA56 |     cut |      1 |       |       |       |       |
[04/21 19:52:47     71s] (I)      |  6 |  6 |  METAL6 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:52:47     71s] (I)      | 39 |  6 |   VIA67 |     cut |      1 |       |       |       |       |
[04/21 19:52:47     71s] (I)      |  7 |  7 |  METAL7 |    wire |      1 |       |   420 |   420 |   840 |
[04/21 19:52:47     71s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:52:47     71s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[04/21 19:52:47     71s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:52:47     71s] (I)      Started Import and model ( Curr Mem: 3.18 MB )
[04/21 19:52:47     71s] (I)      == Non-default Options ==
[04/21 19:52:47     71s] (I)      Maximum routing layer                              : 5
[04/21 19:52:47     71s] (I)      Minimum routing layer                              : 1
[04/21 19:52:47     71s] (I)      Top routing layer                                  : 5
[04/21 19:52:47     71s] (I)      Bottom routing layer                               : 1
[04/21 19:52:47     71s] (I)      Number of threads                                  : 1
[04/21 19:52:47     71s] (I)      Route tie net to shape                             : auto
[04/21 19:52:47     71s] (I)      Use non-blocking free Dbs wires                    : false
[04/21 19:52:47     71s] (I)      Method to set GCell size                           : row
[04/21 19:52:47     71s] (I)      Tie hi/lo max distance                             : 32.800000
[04/21 19:52:47     71s] (I)      Counted 133 PG shapes. eGR will not process PG shapes layer by layer.
[04/21 19:52:47     71s] (I)      ============== Pin Summary ==============
[04/21 19:52:47     71s] (I)      +-------+--------+---------+------------+
[04/21 19:52:47     71s] (I)      | Layer | # pins | % total |      Group |
[04/21 19:52:47     71s] (I)      +-------+--------+---------+------------+
[04/21 19:52:47     71s] (I)      |     1 |  39403 |  100.00 |        Pin |
[04/21 19:52:47     71s] (I)      |     2 |      0 |    0.00 | Pin access |
[04/21 19:52:47     71s] (I)      |     3 |      0 |    0.00 | Pin access |
[04/21 19:52:47     71s] (I)      |     4 |      0 |    0.00 |      Other |
[04/21 19:52:47     71s] (I)      |     5 |      0 |    0.00 |      Other |
[04/21 19:52:47     71s] (I)      |     6 |      0 |    0.00 |      Other |
[04/21 19:52:47     71s] (I)      |     7 |      0 |    0.00 |      Other |
[04/21 19:52:47     71s] (I)      +-------+--------+---------+------------+
[04/21 19:52:47     71s] (I)      Use row-based GCell size
[04/21 19:52:47     71s] (I)      Use row-based GCell align
[04/21 19:52:47     71s] (I)      layer 0 area = 80000
[04/21 19:52:47     71s] (I)      layer 1 area = 120000
[04/21 19:52:47     71s] (I)      layer 2 area = 120000
[04/21 19:52:47     71s] (I)      layer 3 area = 120000
[04/21 19:52:47     71s] (I)      layer 4 area = 120000
[04/21 19:52:47     71s] (I)      GCell unit size   : 3280
[04/21 19:52:47     71s] (I)      GCell multiplier  : 1
[04/21 19:52:47     71s] (I)      GCell row height  : 3280
[04/21 19:52:47     71s] (I)      Actual row height : 3280
[04/21 19:52:47     71s] (I)      GCell align ref   : 8200 8200
[04/21 19:52:47     71s] [NR-eGR] Track table information for default rule: 
[04/21 19:52:47     71s] [NR-eGR] METAL1 has single uniform track structure
[04/21 19:52:47     71s] [NR-eGR] METAL2 has single uniform track structure
[04/21 19:52:47     71s] [NR-eGR] METAL3 has single uniform track structure
[04/21 19:52:47     71s] [NR-eGR] METAL4 has single uniform track structure
[04/21 19:52:47     71s] [NR-eGR] METAL5 has single uniform track structure
[04/21 19:52:47     71s] [NR-eGR] METAL6 has single uniform track structure
[04/21 19:52:47     71s] [NR-eGR] METAL7 has single uniform track structure
[04/21 19:52:47     71s] (I)      ================ Default via =================
[04/21 19:52:47     71s] (I)      +---+--------------------+-------------------+
[04/21 19:52:47     71s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut   |
[04/21 19:52:47     71s] (I)      +---+--------------------+-------------------+
[04/21 19:52:47     71s] (I)      | 1 |    4  Via1_alt_r90 |   25  Via1_2cut_E |
[04/21 19:52:47     71s] (I)      | 2 |    5  Via2         |   29  Via2_2cut_E |
[04/21 19:52:47     71s] (I)      | 3 |    9  Via3         |   33  Via3_2cut_E |
[04/21 19:52:47     71s] (I)      | 4 |   13  Via4         |   37  Via4_2cut_E |
[04/21 19:52:47     71s] (I)      | 5 |   17  Via5         |   41  Via5_2cut_E |
[04/21 19:52:47     71s] (I)      | 6 |   23  Via6_r90     |   45  Via6_2cut_E |
[04/21 19:52:47     71s] (I)      +---+--------------------+-------------------+
[04/21 19:52:47     71s] (I)      Design has 0 placement macros with 0 shapes. 
[04/21 19:52:47     71s] [NR-eGR] Read 123 PG shapes
[04/21 19:52:47     71s] [NR-eGR] Read 0 clock shapes
[04/21 19:52:47     71s] [NR-eGR] Read 0 other shapes
[04/21 19:52:47     71s] [NR-eGR] #Routing Blockages  : 0
[04/21 19:52:47     71s] [NR-eGR] #Instance Blockages : 263934
[04/21 19:52:47     71s] [NR-eGR] #PG Blockages       : 123
[04/21 19:52:47     71s] [NR-eGR] #Halo Blockages     : 0
[04/21 19:52:47     71s] [NR-eGR] #Boundary Blockages : 0
[04/21 19:52:47     71s] [NR-eGR] #Clock Blockages    : 0
[04/21 19:52:47     71s] [NR-eGR] #Other Blockages    : 0
[04/21 19:52:47     71s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/21 19:52:47     71s] (I)      Custom ignore net properties:
[04/21 19:52:47     71s] (I)      1 : NotLegal
[04/21 19:52:47     71s] (I)      Default ignore net properties:
[04/21 19:52:47     71s] (I)      1 : Special
[04/21 19:52:47     71s] (I)      2 : Analog
[04/21 19:52:47     71s] (I)      3 : Fixed
[04/21 19:52:47     71s] (I)      4 : Skipped
[04/21 19:52:47     71s] (I)      5 : MixedSignal
[04/21 19:52:47     71s] (I)      Prerouted net properties:
[04/21 19:52:47     71s] (I)      1 : NotLegal
[04/21 19:52:47     71s] (I)      2 : Special
[04/21 19:52:47     71s] (I)      3 : Analog
[04/21 19:52:47     71s] (I)      4 : Fixed
[04/21 19:52:47     71s] (I)      5 : Skipped
[04/21 19:52:47     71s] (I)      6 : MixedSignal
[04/21 19:52:47     71s] [NR-eGR] Early global route reroute all routable nets
[04/21 19:52:47     71s] [NR-eGR] #prerouted nets         : 0
[04/21 19:52:47     71s] [NR-eGR] #prerouted special nets : 0
[04/21 19:52:47     71s] [NR-eGR] #prerouted wires        : 0
[04/21 19:52:47     71s] [NR-eGR] Read 9763 nets ( ignored 0 )
[04/21 19:52:47     71s] (I)        Front-side 9763 ( ignored 0 )
[04/21 19:52:47     71s] (I)        Back-side  0 ( ignored 0 )
[04/21 19:52:47     71s] (I)        Both-side  0 ( ignored 0 )
[04/21 19:52:47     71s] (I)      Reading macro buffers
[04/21 19:52:47     71s] (I)      Number of macros with buffers: 0
[04/21 19:52:47     71s] (I)      early_global_route_priority property id does not exist.
[04/21 19:52:47     71s] (I)      Read Num Blocks=264057  Num Prerouted Wires=0  Num CS=0
[04/21 19:52:47     71s] (I)      Layer 0 (H) : #blockages 264057 : #preroutes 0
[04/21 19:52:47     71s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 0
[04/21 19:52:47     71s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[04/21 19:52:47     71s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[04/21 19:52:47     71s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[04/21 19:52:47     71s] (I)      Number of ignored nets                =      0
[04/21 19:52:47     71s] (I)      Number of connected nets              =      0
[04/21 19:52:47     71s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/21 19:52:47     71s] (I)      Number of clock nets                  =      3.  Ignored: No
[04/21 19:52:47     71s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/21 19:52:47     71s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/21 19:52:47     71s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/21 19:52:47     71s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/21 19:52:47     71s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/21 19:52:47     71s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[04/21 19:52:47     71s] (I)      Ndr track 0 does not exist
[04/21 19:52:47     71s] (I)      ---------------------Grid Graph Info--------------------
[04/21 19:52:47     71s] (I)      Routing area        : (0, 0) - (424350, 416560)
[04/21 19:52:47     71s] (I)      Core area           : (8200, 8200) - (416150, 408360)
[04/21 19:52:47     71s] (I)      Site width          :   410  (dbu)
[04/21 19:52:47     71s] (I)      Row height          :  3280  (dbu)
[04/21 19:52:47     71s] (I)      GCell row height    :  3280  (dbu)
[04/21 19:52:47     71s] (I)      GCell width         :  3280  (dbu)
[04/21 19:52:47     71s] (I)      GCell height        :  3280  (dbu)
[04/21 19:52:47     71s] (I)      Grid                :   129   127     5
[04/21 19:52:47     71s] (I)      Layer numbers       :     1     2     3     4     5
[04/21 19:52:47     71s] (I)      Vertical capacity   :     0  3280     0  3280     0
[04/21 19:52:47     71s] (I)      Horizontal capacity :  3280     0  3280     0  3280
[04/21 19:52:47     71s] (I)      Default wire width  :   160   200   200   200   200
[04/21 19:52:47     71s] (I)      Default wire space  :   170   200   200   200   200
[04/21 19:52:47     71s] (I)      Default wire pitch  :   330   400   400   400   400
[04/21 19:52:47     71s] (I)      Default pitch size  :   410   410   410   410   410
[04/21 19:52:47     71s] (I)      First track coord   :   410   205   410   205   410
[04/21 19:52:47     71s] (I)      Num tracks per GCell:  8.00  8.00  8.00  8.00  8.00
[04/21 19:52:47     71s] (I)      Total num of tracks :  1015  1035  1015  1035  1015
[04/21 19:52:47     71s] (I)      Num of masks        :     1     1     1     1     1
[04/21 19:52:47     71s] (I)      Num of trim masks   :     0     0     0     0     0
[04/21 19:52:47     71s] (I)      --------------------------------------------------------
[04/21 19:52:47     71s] 
[04/21 19:52:47     71s] [NR-eGR] ============ Routing rule table ============
[04/21 19:52:47     71s] [NR-eGR] Rule id: 0  Nets: 9763
[04/21 19:52:47     71s] [NR-eGR] ========================================
[04/21 19:52:47     71s] [NR-eGR] 
[04/21 19:52:47     71s] (I)      ======== NDR :  =========
[04/21 19:52:47     71s] (I)      +--------------+--------+
[04/21 19:52:47     71s] (I)      |           ID |      0 |
[04/21 19:52:47     71s] (I)      |         Name |        |
[04/21 19:52:47     71s] (I)      |      Default |    yes |
[04/21 19:52:47     71s] (I)      |  Clk Special |     no |
[04/21 19:52:47     71s] (I)      | Hard spacing |     no |
[04/21 19:52:47     71s] (I)      |    NDR track | (none) |
[04/21 19:52:47     71s] (I)      |      NDR via | (none) |
[04/21 19:52:47     71s] (I)      |  Extra space |      0 |
[04/21 19:52:47     71s] (I)      |      Shields |      0 |
[04/21 19:52:47     71s] (I)      |   Demand (H) |      1 |
[04/21 19:52:47     71s] (I)      |   Demand (V) |      1 |
[04/21 19:52:47     71s] (I)      |        #Nets |   9763 |
[04/21 19:52:47     71s] (I)      +--------------+--------+
[04/21 19:52:47     71s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:52:47     71s] (I)      |  Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[04/21 19:52:47     71s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:52:47     71s] (I)      | METAL1    160      170    410      410      1      1      1    100    100        yes |
[04/21 19:52:47     71s] (I)      | METAL2    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:52:47     71s] (I)      | METAL3    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:52:47     71s] (I)      | METAL4    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:52:47     71s] (I)      | METAL5    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:52:47     71s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:52:47     71s] (I)      =============== Blocked Tracks ===============
[04/21 19:52:47     71s] (I)      +-------+---------+----------+---------------+
[04/21 19:52:47     71s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/21 19:52:47     71s] (I)      +-------+---------+----------+---------------+
[04/21 19:52:47     71s] (I)      |     1 |  130935 |   112152 |        85.65% |
[04/21 19:52:47     71s] (I)      |     2 |  131445 |        0 |         0.00% |
[04/21 19:52:47     71s] (I)      |     3 |  130935 |        0 |         0.00% |
[04/21 19:52:47     71s] (I)      |     4 |  131445 |        0 |         0.00% |
[04/21 19:52:47     71s] (I)      |     5 |  130935 |        0 |         0.00% |
[04/21 19:52:47     71s] (I)      +-------+---------+----------+---------------+
[04/21 19:52:47     71s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3.20 MB )
[04/21 19:52:47     71s] (I)      Reset routing kernel
[04/21 19:52:47     71s] (I)      Started Global Routing ( Curr Mem: 3.20 MB )
[04/21 19:52:47     71s] (I)      totalPins=39534  totalGlobalPin=37083 (93.80%)
[04/21 19:52:47     71s] (I)      ================= Net Group Info =================
[04/21 19:52:47     71s] (I)      +----+----------------+--------------+-----------+
[04/21 19:52:47     71s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[04/21 19:52:47     71s] (I)      +----+----------------+--------------+-----------+
[04/21 19:52:47     71s] (I)      |  1 |           9763 |    METAL1(1) | METAL5(5) |
[04/21 19:52:47     71s] (I)      +----+----------------+--------------+-----------+
[04/21 19:52:47     71s] (I)      total 2D Cap : 544819 = (281929 H, 262890 V)
[04/21 19:52:47     71s] (I)      total 2D Demand : 2451 = (2451 H, 0 V)
[04/21 19:52:47     71s] (I)      #blocked GCells = 0
[04/21 19:52:47     71s] (I)      #regions = 1
[04/21 19:52:47     71s] [NR-eGR] Layer group 1: route 9763 net(s) in layer range [1, 5]
[04/21 19:52:47     71s] (I)      
[04/21 19:52:47     71s] (I)      ============  Phase 1a Route ============
[04/21 19:52:47     71s] (I)      Usage: 91584 = (44418 H, 47166 V) = (15.76% H, 17.94% V) = (1.457e+05um H, 1.547e+05um V)
[04/21 19:52:47     71s] (I)      
[04/21 19:52:47     71s] (I)      ============  Phase 1b Route ============
[04/21 19:52:47     71s] (I)      Usage: 91584 = (44418 H, 47166 V) = (15.76% H, 17.94% V) = (1.457e+05um H, 1.547e+05um V)
[04/21 19:52:47     71s] (I)      Overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.003955e+05um
[04/21 19:52:47     71s] (I)      Congestion metric : 0.00%H 0.01%V, 0.01%HV
[04/21 19:52:47     71s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/21 19:52:47     71s] (I)      
[04/21 19:52:47     71s] (I)      ============  Phase 1c Route ============
[04/21 19:52:47     71s] (I)      Usage: 91584 = (44418 H, 47166 V) = (15.76% H, 17.94% V) = (1.457e+05um H, 1.547e+05um V)
[04/21 19:52:47     71s] (I)      
[04/21 19:52:47     71s] (I)      ============  Phase 1d Route ============
[04/21 19:52:47     71s] (I)      Usage: 91584 = (44418 H, 47166 V) = (15.76% H, 17.94% V) = (1.457e+05um H, 1.547e+05um V)
[04/21 19:52:47     71s] (I)      
[04/21 19:52:47     71s] (I)      ============  Phase 1e Route ============
[04/21 19:52:47     71s] (I)      Usage: 91584 = (44418 H, 47166 V) = (15.76% H, 17.94% V) = (1.457e+05um H, 1.547e+05um V)
[04/21 19:52:47     71s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.003955e+05um
[04/21 19:52:47     71s] (I)      
[04/21 19:52:47     71s] (I)      ============  Phase 1l Route ============
[04/21 19:52:47     71s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/21 19:52:47     71s] (I)      Layer  1:      19588        14         8      103208       26840    (79.36%) 
[04/21 19:52:47     71s] (I)      Layer  2:     130410     42084        21           0      130032    ( 0.00%) 
[04/21 19:52:47     71s] (I)      Layer  3:     129920     34815         0           0      130048    ( 0.00%) 
[04/21 19:52:47     71s] (I)      Layer  4:     130410     17211        11           0      130032    ( 0.00%) 
[04/21 19:52:47     71s] (I)      Layer  5:     129920      7068         0           0      130048    ( 0.00%) 
[04/21 19:52:47     71s] (I)      Total:        540248    101192        40      103208      547000    (15.87%) 
[04/21 19:52:47     71s] (I)      
[04/21 19:52:47     71s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/21 19:52:47     71s] [NR-eGR]                        OverCon           OverCon            
[04/21 19:52:47     71s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/21 19:52:47     71s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[04/21 19:52:47     71s] [NR-eGR] ---------------------------------------------------------------
[04/21 19:52:47     71s] [NR-eGR]  METAL1 ( 1)         8( 0.24%)         0( 0.00%)   ( 0.24%) 
[04/21 19:52:47     71s] [NR-eGR]  METAL2 ( 2)        15( 0.09%)         1( 0.01%)   ( 0.10%) 
[04/21 19:52:47     71s] [NR-eGR]  METAL3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/21 19:52:47     71s] [NR-eGR]  METAL4 ( 4)         9( 0.06%)         0( 0.00%)   ( 0.06%) 
[04/21 19:52:47     71s] [NR-eGR]  METAL5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/21 19:52:47     71s] [NR-eGR] ---------------------------------------------------------------
[04/21 19:52:47     71s] [NR-eGR]        Total        32( 0.05%)         1( 0.00%)   ( 0.05%) 
[04/21 19:52:47     71s] [NR-eGR] 
[04/21 19:52:47     71s] (I)      Finished Global Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3.20 MB )
[04/21 19:52:47     71s] (I)      Updating congestion map
[04/21 19:52:47     71s] (I)      total 2D Cap : 545420 = (282530 H, 262890 V)
[04/21 19:52:47     71s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.03% V
[04/21 19:52:47     71s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 3.20 MB )
[04/21 19:52:47     71s] Early Global Route congestion estimation runtime: 0.12 seconds, mem = 3326.0M
[04/21 19:52:47     71s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.120, REAL:0.120, MEM:3326.0M, EPOCH TIME: 1745239967.273351
[04/21 19:52:47     71s] OPERPROF: Starting HotSpotCal at level 1, MEM:3326.0M, EPOCH TIME: 1745239967.273370
[04/21 19:52:47     71s] [hotspot] +------------+---------------+---------------+
[04/21 19:52:47     71s] [hotspot] |            |   max hotspot | total hotspot |
[04/21 19:52:47     71s] [hotspot] +------------+---------------+---------------+
[04/21 19:52:47     71s] [hotspot] | normalized |          0.00 |          0.00 |
[04/21 19:52:47     71s] [hotspot] +------------+---------------+---------------+
[04/21 19:52:47     71s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/21 19:52:47     71s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/21 19:52:47     71s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:3342.0M, EPOCH TIME: 1745239967.274453
[04/21 19:52:47     71s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3342.0M, EPOCH TIME: 1745239967.274916
[04/21 19:52:47     71s] Starting Early Global Route wiring: mem = 3342.0M
[04/21 19:52:47     71s] (I)      Running track assignment and export wires
[04/21 19:52:47     71s] (I)      Delete wires for 9763 nets 
[04/21 19:52:47     71s] (I)      ============= Track Assignment ============
[04/21 19:52:47     71s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.22 MB )
[04/21 19:52:47     71s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[04/21 19:52:47     71s] (I)      Run Multi-thread track assignment
[04/21 19:52:47     71s] (I)      Finished Track Assignment (1T) ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3.22 MB )
[04/21 19:52:47     71s] (I)      Started Export ( Curr Mem: 3.22 MB )
[04/21 19:52:47     71s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[04/21 19:52:47     71s] [NR-eGR] Total eGR-routed clock nets wire length: 11977um, number of vias: 3712
[04/21 19:52:47     71s] [NR-eGR] --------------------------------------------------------------------------
[04/21 19:52:47     71s] [NR-eGR]                 Length (um)   Vias 
[04/21 19:52:47     71s] [NR-eGR] -----------------------------------
[04/21 19:52:47     71s] [NR-eGR]  METAL1  (1H)         23319  40224 
[04/21 19:52:47     71s] [NR-eGR]  METAL2  (2V)        106410  26818 
[04/21 19:52:47     71s] [NR-eGR]  METAL3  (3H)        105992   4930 
[04/21 19:52:47     71s] [NR-eGR]  METAL4  (4V)         54864   1546 
[04/21 19:52:47     71s] [NR-eGR]  METAL5  (5H)         23410      0 
[04/21 19:52:47     71s] [NR-eGR]  METAL6  (6V)             0      0 
[04/21 19:52:47     71s] [NR-eGR]  METAL7  (7H)             0      0 
[04/21 19:52:47     71s] [NR-eGR] -----------------------------------
[04/21 19:52:47     71s] [NR-eGR]          Total       313995  73518 
[04/21 19:52:47     71s] [NR-eGR] --------------------------------------------------------------------------
[04/21 19:52:47     71s] [NR-eGR] Total half perimeter of net bounding box: 246371um
[04/21 19:52:47     71s] [NR-eGR] Total length: 313995um, number of vias: 73518
[04/21 19:52:47     71s] [NR-eGR] --------------------------------------------------------------------------
[04/21 19:52:47     71s] (I)      == Layer wire length by net rule ==
[04/21 19:52:47     71s] (I)                       Default 
[04/21 19:52:47     71s] (I)      -------------------------
[04/21 19:52:47     71s] (I)       METAL1  (1H)    23319um 
[04/21 19:52:47     71s] (I)       METAL2  (2V)   106410um 
[04/21 19:52:47     71s] (I)       METAL3  (3H)   105992um 
[04/21 19:52:47     71s] (I)       METAL4  (4V)    54864um 
[04/21 19:52:47     71s] (I)       METAL5  (5H)    23410um 
[04/21 19:52:47     71s] (I)       METAL6  (6V)        0um 
[04/21 19:52:47     71s] (I)       METAL7  (7H)        0um 
[04/21 19:52:47     71s] (I)      -------------------------
[04/21 19:52:47     71s] (I)               Total  313995um 
[04/21 19:52:47     71s] (I)      == Layer via count by net rule ==
[04/21 19:52:47     71s] (I)                      Default 
[04/21 19:52:47     71s] (I)      ------------------------
[04/21 19:52:47     71s] (I)       METAL1  (1H)     40224 
[04/21 19:52:47     71s] (I)       METAL2  (2V)     26818 
[04/21 19:52:47     71s] (I)       METAL3  (3H)      4930 
[04/21 19:52:47     71s] (I)       METAL4  (4V)      1546 
[04/21 19:52:47     71s] (I)       METAL5  (5H)         0 
[04/21 19:52:47     71s] (I)       METAL6  (6V)         0 
[04/21 19:52:47     71s] (I)       METAL7  (7H)         0 
[04/21 19:52:47     71s] (I)      ------------------------
[04/21 19:52:47     71s] (I)               Total    73518 
[04/21 19:52:47     71s] (I)      Finished Export ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3.22 MB )
[04/21 19:52:47     71s] eee: RC Grid memory freed = 16464 (14 X 14 X 7 X 12b)
[04/21 19:52:47     71s] (I)      Global routing data unavailable, rerun eGR
[04/21 19:52:47     71s] (I)      Initializing eGR engine (regular)
[04/21 19:52:47     71s] Set min layer with design mode ( 1 )
[04/21 19:52:47     71s] Set max layer with design mode ( 5 )
[04/21 19:52:47     71s] (I)      clean place blk overflow:
[04/21 19:52:47     71s] (I)      H : enabled 1.00 0
[04/21 19:52:47     71s] (I)      V : enabled 1.00 0
[04/21 19:52:47     71s] Early Global Route wiring runtime: 0.10 seconds, mem = 3342.0M
[04/21 19:52:47     71s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.103, REAL:0.104, MEM:3342.0M, EPOCH TIME: 1745239967.378424
[04/21 19:52:47     71s] 0 delay mode for cte disabled.
[04/21 19:52:47     71s] SKP cleared!
[04/21 19:52:47     71s] 
[04/21 19:52:47     71s] *** Finished incrementalPlace (cpu=0:00:14.6, real=0:00:15.0)***
[04/21 19:52:47     71s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3342.0M, EPOCH TIME: 1745239967.388026
[04/21 19:52:47     71s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3342.0M, EPOCH TIME: 1745239967.388064
[04/21 19:52:47     71s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3342.0M, EPOCH TIME: 1745239967.390183
[04/21 19:52:47     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:47     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:47     71s] Cell ATmega328pb LLGs are deleted
[04/21 19:52:47     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:47     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:47     71s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.003, REAL:0.003, MEM:3317.0M, EPOCH TIME: 1745239967.393007
[04/21 19:52:47     71s] Start to check current routing status for nets...
[04/21 19:52:47     71s] All nets are already routed correctly.
[04/21 19:52:47     71s] End to check current routing status for nets (mem=3317.0M)
[04/21 19:52:47     71s] Extraction called for design 'ATmega328pb' of instances=9661 and nets=10313 using extraction engine 'preRoute' .
[04/21 19:52:47     71s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/21 19:52:47     71s] Type 'man IMPEXT-3530' for more detail.
[04/21 19:52:47     71s] PreRoute RC Extraction called for design ATmega328pb.
[04/21 19:52:47     71s] RC Extraction called in multi-corner(2) mode.
[04/21 19:52:47     71s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/21 19:52:47     71s] Type 'man IMPEXT-6197' for more detail.
[04/21 19:52:47     71s] RCMode: PreRoute
[04/21 19:52:47     71s]       RC Corner Indexes            0       1   
[04/21 19:52:47     71s] Capacitance Scaling Factor   : 1.10066 1.10066 
[04/21 19:52:47     71s] Resistance Scaling Factor    : 1.34236 1.34236 
[04/21 19:52:47     71s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[04/21 19:52:47     71s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[04/21 19:52:47     71s] Shrink Factor                : 1.00000
[04/21 19:52:47     71s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/21 19:52:47     71s] eee: RC Grid memory allocated = 16464 (14 X 14 X 7 X 12b)
[04/21 19:52:47     71s] Updating RC Grid density data for preRoute extraction ...
[04/21 19:52:47     71s] eee: pegSigSF=1.070000
[04/21 19:52:47     71s] Initializing multi-corner resistance tables ...
[04/21 19:52:47     71s] eee: Grid unit RC data computation started
[04/21 19:52:47     71s] eee: Grid unit RC data computation completed
[04/21 19:52:47     71s] eee: l=1 avDens=0.168484 usedTrk=2277.905581 availTrk=13520.000000 sigTrk=2277.905581
[04/21 19:52:47     71s] eee: l=2 avDens=0.242603 usedTrk=3279.989700 availTrk=13520.000000 sigTrk=3279.989700
[04/21 19:52:47     71s] eee: l=3 avDens=0.243156 usedTrk=3268.016245 availTrk=13440.000000 sigTrk=3268.016245
[04/21 19:52:47     71s] eee: l=4 avDens=0.135127 usedTrk=1686.384911 availTrk=12480.000000 sigTrk=1686.384911
[04/21 19:52:47     71s] eee: l=5 avDens=0.068845 usedTrk=715.990548 availTrk=10400.000000 sigTrk=715.990548
[04/21 19:52:47     71s] eee: l=6 avDens=0.023966 usedTrk=124.623659 availTrk=5200.000000 sigTrk=124.623659
[04/21 19:52:47     71s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/21 19:52:47     71s] {RT rc_worst 0 2 5  0}
[04/21 19:52:47     71s] eee: LAM-FP: thresh=1 ; dimX=1035.000000 ; dimY=1016.000000 ; multX=1.000000 ; multY=1.000000 ; minP=410 ; fpMult=1.000000 ;
[04/21 19:52:47     71s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.311748 uaWl=1.000000 uaWlH=0.249300 aWlH=0.000000 lMod=0 pMax=0.845800 pMod=81 pModAss=50 wcR=0.500000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.250000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[04/21 19:52:47     71s] eee: NetCapCache creation started. (Current Mem: 3317.012M) 
[04/21 19:52:47     71s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3317.012M) 
[04/21 19:52:47     71s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(424.350000, 416.560000)], Layers = [f(7) b(0)], Grid size = 32.800000 um, Grid Dim = (13 X 13)
[04/21 19:52:47     71s] eee: Metal Layers Info:
[04/21 19:52:47     71s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:52:47     71s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[04/21 19:52:47     71s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:52:47     71s] eee: |   METAL1 |   1 |   0.160 |   0.170 |   0.410 |  0.000 |   0.83 | H | 0 |  1 |
[04/21 19:52:47     71s] eee: |   METAL2 |   2 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:52:47     71s] eee: |   METAL3 |   3 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:52:47     71s] eee: |   METAL4 |   4 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:52:47     71s] eee: |   METAL5 |   5 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:52:47     71s] eee: |   METAL6 |   6 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:52:47     71s] eee: |   METAL7 |   7 |   0.420 |   0.420 |   1.025 |  0.000 |   0.06 | H | 0 |  1 |
[04/21 19:52:47     71s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:52:47     71s] eee: uC/uR for corner rc_worst, min-width/min-spacing, 30 perc over/under densities.
[04/21 19:52:47     71s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3317.012M)
[04/21 19:52:47     71s] **optDesign ... cpu = 0:00:31, real = 0:00:37, mem = 2874.1M, totSessionCpu=0:01:11 **
[04/21 19:52:47     71s] Starting delay calculation for Setup views
[04/21 19:52:47     71s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/21 19:52:47     71s] #################################################################################
[04/21 19:52:47     71s] # Design Stage: PreRoute
[04/21 19:52:47     71s] # Design Name: ATmega328pb
[04/21 19:52:47     71s] # Design Mode: 90nm
[04/21 19:52:47     71s] # Analysis Mode: MMMC OCV 
[04/21 19:52:47     71s] # Parasitics Mode: No SPEF/RCDB 
[04/21 19:52:47     71s] # Signoff Settings: SI Off 
[04/21 19:52:47     71s] #################################################################################
[04/21 19:52:47     71s] Calculate early delays in OCV mode...
[04/21 19:52:47     71s] Calculate late delays in OCV mode...
[04/21 19:52:47     71s] Topological Sorting (REAL = 0:00:00.0, MEM = 3335.1M, InitMEM = 3335.1M)
[04/21 19:52:47     71s] Start delay calculation (fullDC) (1 T). (MEM=2923.93)
[04/21 19:52:47     71s] End AAE Lib Interpolated Model. (MEM=3343.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:52:48     72s] Total number of fetched objects 9806
[04/21 19:52:48     72s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:52:48     72s] End delay calculation. (MEM=2946.8 CPU=0:00:00.8 REAL=0:00:01.0)
[04/21 19:52:48     72s] End delay calculation (fullDC). (MEM=2946.8 CPU=0:00:00.9 REAL=0:00:01.0)
[04/21 19:52:48     72s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 3377.0M) ***
[04/21 19:52:48     72s] *** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:01:13 mem=3385.0M)
[04/21 19:52:48     72s] Begin: Collecting metrics
[04/21 19:52:48     72s] **INFO: Starting Blocking QThread with 1 CPU
[04/21 19:52:48     72s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[04/21 19:52:48      0s] *** QThread MetricCollect [begin] (IncrReplace #1 / place_opt_design #1) : mem = 0.0M
[04/21 19:52:48      0s] Ending "set_metric_timing_analysis_summary" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2949.9M, current mem=2248.2M)
[04/21 19:52:49      0s] Ending "get_summary_setup_timing" (total cpu=0:00:00.1, real=0:00:01.0, peak res=2949.9M, current mem=2248.2M)
[04/21 19:52:49      0s] *** QThread MetricCollect [finish] (IncrReplace #1 / place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), mem = 0.0M
[04/21 19:52:49      0s] 
[04/21 19:52:49      0s] =============================================================================================
[04/21 19:52:49      0s]  Step TAT Report : QThreadWorker #1 / IncrReplace #1 / place_opt_design #1
[04/21 19:52:49      0s]                                                                                 23.30-p003_1
[04/21 19:52:49      0s] =============================================================================================
[04/21 19:52:49      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:52:49      0s] ---------------------------------------------------------------------------------------------
[04/21 19:52:49      0s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[04/21 19:52:49      0s] ---------------------------------------------------------------------------------------------
[04/21 19:52:49      0s]  QThreadWorker #1 TOTAL             0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[04/21 19:52:49      0s] ---------------------------------------------------------------------------------------------
[04/21 19:52:49      0s] 

[04/21 19:52:49     72s]  
_______________________________________________________________________
[04/21 19:52:49     72s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -9.097 |           |      -80 |       69.95 |            |              | 0:00:03  |        3324 |   93 |  79 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        3344 |      |     |
| drv_fixing              |     0.000 |   -8.915 |         0 |      -74 |       69.32 |            |              | 0:00:01  |        3362 |      |     |
| drv_fixing_2            |     0.000 |   -3.004 |         0 |      -11 |       69.68 |            |              | 0:00:02  |        3371 |    1 |   0 |
| global_opt              |           |    0.000 |           |        0 |       69.69 |            |              | 0:00:01  |        3368 |      |     |
| area_reclaiming         |     0.000 |    0.000 |         0 |        0 |       69.55 |            |              | 0:00:03  |        3372 |      |     |
| incremental_replacement |    -0.708 |   -0.708 |           |       -1 |             |       0.00 |         0.00 | 0:00:17  |        3374 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[04/21 19:52:49     72s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=2949.9M, current mem=2935.4M)

[04/21 19:52:49     72s] End: Collecting metrics
[04/21 19:52:49     72s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:16.2/0:00:16.5 (1.0), totSession cpu/real = 0:01:12.9/0:03:12.8 (0.4), mem = 3336.0M
[04/21 19:52:49     72s] 
[04/21 19:52:49     72s] =============================================================================================
[04/21 19:52:49     72s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         23.30-p003_1
[04/21 19:52:49     72s] =============================================================================================
[04/21 19:52:49     72s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:52:49     72s] ---------------------------------------------------------------------------------------------
[04/21 19:52:49     72s] [ MetricReport           ]      1   0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:00.1    0.5
[04/21 19:52:49     72s] [ RefinePlace            ]      1   0:00:00.4  (   2.5 % )     0:00:00.4 /  0:00:00.4    1.0
[04/21 19:52:49     72s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[04/21 19:52:49     72s] [ ExtractRC              ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[04/21 19:52:49     72s] [ UpdateTimingGraph      ]      1   0:00:00.1  (   0.8 % )     0:00:01.4 /  0:00:01.4    1.0
[04/21 19:52:49     72s] [ FullDelayCalc          ]      1   0:00:01.1  (   6.8 % )     0:00:01.1 /  0:00:01.1    1.0
[04/21 19:52:49     72s] [ TimingUpdate           ]      3   0:00:00.6  (   3.5 % )     0:00:00.6 /  0:00:00.6    1.0
[04/21 19:52:49     72s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:49     72s] [ MISC                   ]          0:00:13.9  (  84.5 % )     0:00:13.9 /  0:00:13.8    1.0
[04/21 19:52:49     72s] ---------------------------------------------------------------------------------------------
[04/21 19:52:49     72s]  IncrReplace #1 TOTAL               0:00:16.5  ( 100.0 % )     0:00:16.5 /  0:00:16.2    1.0
[04/21 19:52:49     72s] ---------------------------------------------------------------------------------------------
[04/21 19:52:49     72s] 
[04/21 19:52:49     72s] Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
[04/21 19:52:49     73s] Deleting Lib Analyzer.
[04/21 19:52:49     73s] Begin: GigaOpt DRV Optimization
[04/21 19:52:49     73s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[04/21 19:52:49     73s] *** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:13.0/0:03:12.9 (0.4), mem = 3352.0M
[04/21 19:52:49     73s] Info: 27 top-level, potential tri-state nets excluded from IPO operation.
[04/21 19:52:49     73s] Info: 1 ideal net excluded from IPO operation.
[04/21 19:52:49     73s] Info: 3 clock nets excluded from IPO operation.
[04/21 19:52:49     73s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2911417.7
[04/21 19:52:49     73s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/21 19:52:49     73s] 
[04/21 19:52:49     73s] Creating Lib Analyzer ...
[04/21 19:52:49     73s] Total number of usable buffers from Lib Analyzer: 20 ( CLKBUFHDV2 BUFHDV2RD BUFHDV2 BUFHDV1RD BUFHDV0 CLKBUFHDV4 BUFHDV4 BUFHDV4RD BUFHDV6RD BUFHDV6 CLKBUFHDV8 BUFHDV8 BUFHDV8RD CLKBUFHDV12 BUFHDV12 CLKBUFHDV16 CLKBUFHDV20 CLKBUFHDV24 CLKBUFHDV32 BUFHDV32RD)
[04/21 19:52:49     73s] Total number of usable inverters from Lib Analyzer: 18 ( INHDVL INHDV2 INHDV1 INHDV0 CLKINHDV2 CLKINHDV1 CLKINHDV0 INHDV4 CLKINHDV4 INHDV6 CLKINHDV6 INHDV8 CLKINHDV8 CLKINHDV12 CLKINHDV16 CLKINHDV20 CLKINHDV24 INHDV32)
[04/21 19:52:49     73s] Total number of usable delay cells from Lib Analyzer: 15 ( DEL1HDV2 DEL1HDV1 DEL1HDV0 DEL2HDV2 DEL2HDV1 DEL2HDV0 DEL3HDV2 DEL3HDV1 DEL3HDV0 DEL2HDV4 DEL4HDV2 DEL4HDV1 DEL4HDV0 DEL3HDV4 DEL4HDV4)
[04/21 19:52:49     73s] 
[04/21 19:52:49     73s] {RT rc_worst 0 2 5  0}
[04/21 19:52:49     73s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:13 mem=3352.0M
[04/21 19:52:49     73s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:13 mem=3352.0M
[04/21 19:52:49     73s] Creating Lib Analyzer, finished. 
[04/21 19:52:49     73s] 
[04/21 19:52:49     73s] Active Setup views: view_ss_v1p08_125c 
[04/21 19:52:49     73s] Cell ATmega328pb LLGs are deleted
[04/21 19:52:49     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:49     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:49     73s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3352.0M, EPOCH TIME: 1745239969.804968
[04/21 19:52:49     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:49     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:49     73s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3352.0M, EPOCH TIME: 1745239969.805205
[04/21 19:52:49     73s] Max number of tech site patterns supported in site array is 256.
[04/21 19:52:49     73s] Core basic site is HD_CoreSite
[04/21 19:52:49     73s] After signature check, allow fast init is true, keep pre-filter is true.
[04/21 19:52:49     73s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/21 19:52:49     73s] Fast DP-INIT is on for default
[04/21 19:52:49     73s] Atter site array init, number of instance map data is 0.
[04/21 19:52:49     73s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.008, REAL:0.008, MEM:3352.0M, EPOCH TIME: 1745239969.812766
[04/21 19:52:49     73s] 
[04/21 19:52:49     73s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:52:49     73s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:52:49     73s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.009, REAL:0.009, MEM:3352.0M, EPOCH TIME: 1745239969.813648
[04/21 19:52:49     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:49     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:49     73s] [oiPhyDebug] optDemand 113538774400.00, spDemand 113538774400.00.
[04/21 19:52:49     73s] [LDM::Info] TotalInstCnt at InitDesignMc1: 9661
[04/21 19:52:49     73s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[04/21 19:52:49     73s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:14 mem=3352.0M
[04/21 19:52:49     73s] OPERPROF: Starting DPlace-Init at level 1, MEM:3352.0M, EPOCH TIME: 1745239969.816023
[04/21 19:52:49     73s] Processing tracks to init pin-track alignment.
[04/21 19:52:49     73s] z: 2, totalTracks: 1
[04/21 19:52:49     73s] z: 4, totalTracks: 1
[04/21 19:52:49     73s] z: 6, totalTracks: 1
[04/21 19:52:49     73s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:52:49     73s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3352.0M, EPOCH TIME: 1745239969.818676
[04/21 19:52:49     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:49     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:49     73s] 
[04/21 19:52:49     73s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:52:49     73s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:52:49     73s] OPERPROF:     Starting CMU at level 3, MEM:3352.0M, EPOCH TIME: 1745239969.825367
[04/21 19:52:49     73s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3352.0M, EPOCH TIME: 1745239969.825680
[04/21 19:52:49     73s] 
[04/21 19:52:49     73s] Bad Lib Cell Checking (CMU) is done! (0)
[04/21 19:52:49     73s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.007, REAL:0.007, MEM:3352.0M, EPOCH TIME: 1745239969.826107
[04/21 19:52:49     73s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3352.0M, EPOCH TIME: 1745239969.826126
[04/21 19:52:49     73s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3352.0M, EPOCH TIME: 1745239969.826175
[04/21 19:52:49     73s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3352.0MB).
[04/21 19:52:49     73s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:3352.0M, EPOCH TIME: 1745239969.826786
[04/21 19:52:49     73s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[04/21 19:52:49     73s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 9661
[04/21 19:52:49     73s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:14 mem=3352.0M
[04/21 19:52:49     73s] ### Creating RouteCongInterface, started
[04/21 19:52:49     73s] 
[04/21 19:52:49     73s] #optDebug:  {2, 1.000, 0.9500} {3, 0.750, 0.9500} {4, 0.500, 0.8390} {5, 0.250, 0.5472} 
[04/21 19:52:49     73s] 
[04/21 19:52:49     73s] #optDebug: {0, 1.000}
[04/21 19:52:49     73s] ### Creating RouteCongInterface, finished
[04/21 19:52:50     73s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:52:50     73s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:52:50     73s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:52:50     73s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:52:50     73s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:52:50     73s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:52:50     73s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:52:50     73s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:52:50     73s] AoF 4581.3730um
[04/21 19:52:50     73s] [GPS-DRV] Optimizer inputs ============================= 
[04/21 19:52:50     73s] [GPS-DRV] drvFixingStage: Small Scale
[04/21 19:52:50     73s] [GPS-DRV] costLowerBound: 0.1
[04/21 19:52:50     73s] [GPS-DRV] setupTNSCost  : 3
[04/21 19:52:50     73s] [GPS-DRV] maxIter       : 3
[04/21 19:52:50     73s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[04/21 19:52:50     73s] [GPS-DRV] Optimizer parameters ============================= 
[04/21 19:52:50     73s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[04/21 19:52:50     73s] [GPS-DRV] maxDensity (design): 0.95
[04/21 19:52:50     73s] [GPS-DRV] maxLocalDensity: 1.2
[04/21 19:52:50     73s] [GPS-DRV] MaxBufDistForPlaceBlk: 656um
[04/21 19:52:50     73s] [GPS-DRV] Dflt RT Characteristic Length 3392.87um AoF 4581.37um x 1
[04/21 19:52:50     73s] [GPS-DRV] isCPECostingOn: false
[04/21 19:52:50     73s] [GPS-DRV] All active and enabled setup views
[04/21 19:52:50     73s] [GPS-DRV]     view_ss_v1p08_125c
[04/21 19:52:50     73s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/21 19:52:50     73s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/21 19:52:50     73s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[04/21 19:52:50     73s] [GPS-DRV] 2DC {5 0 0 0 0 1}
[04/21 19:52:50     73s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[04/21 19:52:50     73s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3410.2M, EPOCH TIME: 1745239970.109085
[04/21 19:52:50     73s] Found 0 hard placement blockage before merging.
[04/21 19:52:50     73s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3410.2M, EPOCH TIME: 1745239970.109174
[04/21 19:52:50     73s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:3)
[04/21 19:52:50     73s] [GPS-DRV] ROI - unit(Area: 4.0344e+06; LeakageP: 3.12454e-12; DynamicP: 4.0344e+06)DBU
[04/21 19:52:50     73s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/21 19:52:50     73s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/21 19:52:50     73s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/21 19:52:50     73s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/21 19:52:50     73s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/21 19:52:50     73s] Info: violation cost 9.700123 (cap = 1.435133, tran = 8.264989, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/21 19:52:50     73s] |    18|    71|    -2.38|    12|    12|    -0.01|     0|     0|     0|     0|    -0.71|    -0.84|       0|       0|       0| 69.55%|          |         |
[04/21 19:52:50     74s] Info: violation cost 2.573268 (cap = 0.000000, tran = 2.573268, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/21 19:52:50     74s] |     1|     2|    -2.38|     0|     0|     0.00|     0|     0|     0|     0|    -0.71|    -0.86|       4|       0|      15| 69.58%| 0:00:00.0|  3467.3M|
[04/21 19:52:50     74s] Info: violation cost 2.573268 (cap = 0.000000, tran = 2.573268, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/21 19:52:50     74s] |     1|     2|    -2.38|     0|     0|     0.00|     0|     0|     0|     0|    -0.71|    -0.86|       0|       0|       0| 69.58%| 0:00:00.0|  3467.3M|
[04/21 19:52:50     74s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/21 19:52:50     74s] 
[04/21 19:52:50     74s] ###############################################################################
[04/21 19:52:50     74s] #
[04/21 19:52:50     74s] #  Large fanout net report:  
[04/21 19:52:50     74s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[04/21 19:52:50     74s] #     - current density: 69.58
[04/21 19:52:50     74s] #
[04/21 19:52:50     74s] #  List of high fanout nets:
[04/21 19:52:50     74s] #
[04/21 19:52:50     74s] ###############################################################################
[04/21 19:52:50     74s] 
[04/21 19:52:50     74s] 
[04/21 19:52:50     74s] =======================================================================
[04/21 19:52:50     74s]                 Reasons for remaining drv violations
[04/21 19:52:50     74s] =======================================================================
[04/21 19:52:50     74s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[04/21 19:52:50     74s] 
[04/21 19:52:50     74s] MultiBuffering failure reasons
[04/21 19:52:50     74s] ------------------------------------------------
[04/21 19:52:50     74s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[04/21 19:52:50     74s] 
[04/21 19:52:50     74s] 
[04/21 19:52:50     74s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=3467.3M) ***
[04/21 19:52:50     74s] 
[04/21 19:52:50     74s] Deleting 0 temporary hard placement blockage(s).
[04/21 19:52:50     74s] Total-nets :: 9767, Stn-nets :: 0, ratio :: 0 %, Total-len 313995, Stn-len 0
[04/21 19:52:50     74s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 9665
[04/21 19:52:50     74s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3459.3M, EPOCH TIME: 1745239970.456934
[04/21 19:52:50     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9665).
[04/21 19:52:50     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:50     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:50     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:50     74s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.013, REAL:0.013, MEM:3382.3M, EPOCH TIME: 1745239970.470255
[04/21 19:52:50     74s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2911417.7
[04/21 19:52:50     74s] *** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:01:14.2/0:03:14.1 (0.4), mem = 3382.3M
[04/21 19:52:50     74s] 
[04/21 19:52:50     74s] =============================================================================================
[04/21 19:52:50     74s]  Step TAT Report : DrvOpt #4 / place_opt_design #1                              23.30-p003_1
[04/21 19:52:50     74s] =============================================================================================
[04/21 19:52:50     74s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:52:50     74s] ---------------------------------------------------------------------------------------------
[04/21 19:52:50     74s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.5
[04/21 19:52:50     74s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  31.9 % )     0:00:00.4 /  0:00:00.4    1.0
[04/21 19:52:50     74s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:50     74s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:52:50     74s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.9
[04/21 19:52:50     74s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.3
[04/21 19:52:50     74s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:50     74s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[04/21 19:52:50     74s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[04/21 19:52:50     74s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:50     74s] [ OptEval                ]      3   0:00:00.1  (   8.2 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:52:50     74s] [ OptCommit              ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:50     74s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:52:50     74s] [ IncrDelayCalc          ]     14   0:00:00.1  (   7.2 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:52:50     74s] [ DrvFindVioNets         ]      3   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    0.8
[04/21 19:52:50     74s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:52:50     74s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.9
[04/21 19:52:50     74s] [ IncrTimingUpdate       ]      3   0:00:00.1  (   6.8 % )     0:00:00.1 /  0:00:00.1    1.1
[04/21 19:52:50     74s] [ MISC                   ]          0:00:00.4  (  34.2 % )     0:00:00.4 /  0:00:00.4    1.0
[04/21 19:52:50     74s] ---------------------------------------------------------------------------------------------
[04/21 19:52:50     74s]  DrvOpt #4 TOTAL                    0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[04/21 19:52:50     74s] ---------------------------------------------------------------------------------------------
[04/21 19:52:50     74s] 
[04/21 19:52:50     74s] End: GigaOpt DRV Optimization
[04/21 19:52:50     74s] GigaOpt DRV: restore maxLocalDensity to 0.98
[04/21 19:52:50     74s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3382.3M, EPOCH TIME: 1745239970.474606
[04/21 19:52:50     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:50     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:50     74s] 
[04/21 19:52:50     74s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:52:50     74s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:52:50     74s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.009, REAL:0.009, MEM:3382.3M, EPOCH TIME: 1745239970.483402
[04/21 19:52:50     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:50     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:50     74s] 
------------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=3382.3M)
------------------------------------------------------------------

Setup views included:
 view_ss_v1p08_125c 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.714  | -0.714  | 47.602  |  0.000  |
|           TNS (ns):| -0.857  | -0.857  |  0.000  |  0.000  |
|    Violating Paths:|    3    |    3    |    0    |    0    |
|          All Paths:|  4017   |  2171   |    1    |  3227   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.581%
Routing Overflow: 0.00% H and 0.03% V
------------------------------------------------------------------

[04/21 19:52:50     74s] **optDesign ... cpu = 0:00:34, real = 0:00:40, mem = 2947.7M, totSessionCpu=0:01:14 **
[04/21 19:52:50     74s] Begin: Collecting metrics
[04/21 19:52:50     74s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -9.097 |           |      -80 |       69.95 |            |              | 0:00:03  |        3324 |   93 |  79 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        3344 |      |     |
| drv_fixing              |     0.000 |   -8.915 |         0 |      -74 |       69.32 |            |              | 0:00:01  |        3362 |      |     |
| drv_fixing_2            |     0.000 |   -3.004 |         0 |      -11 |       69.68 |            |              | 0:00:02  |        3371 |    1 |   0 |
| global_opt              |           |    0.000 |           |        0 |       69.69 |            |              | 0:00:01  |        3368 |      |     |
| area_reclaiming         |     0.000 |    0.000 |         0 |        0 |       69.55 |            |              | 0:00:03  |        3372 |      |     |
| incremental_replacement |    -0.708 |   -0.708 |           |       -1 |             |       0.00 |         0.00 | 0:00:17  |        3374 |      |     |
| drv_fixing_3            |    -0.714 |   -0.714 |        -1 |       -1 |       69.58 |            |              | 0:00:01  |        3382 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[04/21 19:52:50     74s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2947.7M, current mem=2947.7M)

[04/21 19:52:50     74s] End: Collecting metrics
[04/21 19:52:50     74s] *** Timing NOT met, worst failing slack is -0.714
[04/21 19:52:50     74s] *** Check timing (0:00:00.0)
[04/21 19:52:50     74s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/21 19:52:50     74s] Deleting Lib Analyzer.
[04/21 19:52:50     74s] Begin: GigaOpt Optimization in TNS mode
[04/21 19:52:51     74s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -lowEffort -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -qftns -ftns -integratedAreaOpt -nonLegalPlaceEcoBumpRecoveryInTNSOpt -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[04/21 19:52:51     74s] Info: 27 top-level, potential tri-state nets excluded from IPO operation.
[04/21 19:52:51     74s] Info: 1 ideal net excluded from IPO operation.
[04/21 19:52:51     74s] Info: 3 clock nets excluded from IPO operation.
[04/21 19:52:51     74s] *** TnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:14.9/0:03:14.8 (0.4), mem = 3382.4M
[04/21 19:52:51     74s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2911417.8
[04/21 19:52:51     74s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/21 19:52:51     74s] 
[04/21 19:52:51     74s] Creating Lib Analyzer ...
[04/21 19:52:51     74s] Total number of usable buffers from Lib Analyzer: 20 ( CLKBUFHDV2 BUFHDV2RD BUFHDV2 BUFHDV1RD BUFHDV0 CLKBUFHDV4 BUFHDV4 BUFHDV4RD BUFHDV6RD BUFHDV6 CLKBUFHDV8 BUFHDV8 BUFHDV8RD CLKBUFHDV12 BUFHDV12 CLKBUFHDV16 CLKBUFHDV20 CLKBUFHDV24 CLKBUFHDV32 BUFHDV32RD)
[04/21 19:52:51     74s] Total number of usable inverters from Lib Analyzer: 18 ( INHDVL INHDV2 INHDV1 INHDV0 CLKINHDV2 CLKINHDV1 CLKINHDV0 INHDV4 CLKINHDV4 INHDV6 CLKINHDV6 INHDV8 CLKINHDV8 CLKINHDV12 CLKINHDV16 CLKINHDV20 CLKINHDV24 INHDV32)
[04/21 19:52:51     74s] Total number of usable delay cells from Lib Analyzer: 15 ( DEL1HDV2 DEL1HDV1 DEL1HDV0 DEL2HDV2 DEL2HDV1 DEL2HDV0 DEL3HDV2 DEL3HDV1 DEL3HDV0 DEL2HDV4 DEL4HDV2 DEL4HDV1 DEL4HDV0 DEL3HDV4 DEL4HDV4)
[04/21 19:52:51     74s] 
[04/21 19:52:51     74s] {RT rc_worst 0 2 5  0}
[04/21 19:52:51     75s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:15 mem=3382.4M
[04/21 19:52:51     75s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:15 mem=3382.4M
[04/21 19:52:51     75s] Creating Lib Analyzer, finished. 
[04/21 19:52:51     75s] 
[04/21 19:52:51     75s] Active Setup views: view_ss_v1p08_125c 
[04/21 19:52:51     75s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3382.4M, EPOCH TIME: 1745239971.645930
[04/21 19:52:51     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:51     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:51     75s] 
[04/21 19:52:51     75s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:52:51     75s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:52:51     75s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.008, MEM:3382.4M, EPOCH TIME: 1745239971.653565
[04/21 19:52:51     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:51     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:51     75s] [oiPhyDebug] optDemand 113587187200.00, spDemand 113587187200.00.
[04/21 19:52:51     75s] [LDM::Info] TotalInstCnt at InitDesignMc1: 9665
[04/21 19:52:51     75s] [LDM::Info] maxLocalDensity 0.95, TinyGridDensity 1000.00 
[04/21 19:52:51     75s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:15 mem=3382.4M
[04/21 19:52:51     75s] OPERPROF: Starting DPlace-Init at level 1, MEM:3382.4M, EPOCH TIME: 1745239971.655808
[04/21 19:52:51     75s] Processing tracks to init pin-track alignment.
[04/21 19:52:51     75s] z: 2, totalTracks: 1
[04/21 19:52:51     75s] z: 4, totalTracks: 1
[04/21 19:52:51     75s] z: 6, totalTracks: 1
[04/21 19:52:51     75s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:52:51     75s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3382.4M, EPOCH TIME: 1745239971.658468
[04/21 19:52:51     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:51     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:51     75s] 
[04/21 19:52:51     75s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:52:51     75s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:52:51     75s] OPERPROF:     Starting CMU at level 3, MEM:3382.4M, EPOCH TIME: 1745239971.665107
[04/21 19:52:51     75s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3382.4M, EPOCH TIME: 1745239971.665440
[04/21 19:52:51     75s] 
[04/21 19:52:51     75s] Bad Lib Cell Checking (CMU) is done! (0)
[04/21 19:52:51     75s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.007, REAL:0.007, MEM:3382.4M, EPOCH TIME: 1745239971.665861
[04/21 19:52:51     75s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3382.4M, EPOCH TIME: 1745239971.665880
[04/21 19:52:51     75s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3382.4M, EPOCH TIME: 1745239971.665921
[04/21 19:52:51     75s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3382.4MB).
[04/21 19:52:51     75s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:3382.4M, EPOCH TIME: 1745239971.666528
[04/21 19:52:51     75s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[04/21 19:52:51     75s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 9665
[04/21 19:52:51     75s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:15 mem=3382.4M
[04/21 19:52:51     75s] ### Creating RouteCongInterface, started
[04/21 19:52:51     75s] 
[04/21 19:52:51     75s] #optDebug:  {2, 1.000, 0.9500} {3, 0.750, 0.9500} {4, 0.500, 0.9500} {5, 0.250, 0.9500} 
[04/21 19:52:51     75s] 
[04/21 19:52:51     75s] #optDebug: {0, 1.000}
[04/21 19:52:51     75s] ### Creating RouteCongInterface, finished
[04/21 19:52:51     75s] Info: 27 top-level, potential tri-state nets excluded from IPO operation.
[04/21 19:52:51     75s] *info: 3 clock nets excluded
[04/21 19:52:51     75s] *info: 1 ideal net excluded from IPO operation.
[04/21 19:52:51     75s] *info: 27 external nets with a tri-state driver excluded.
[04/21 19:52:51     75s] *info: 15 multi-driver nets excluded.
[04/21 19:52:51     75s] *info: 455 no-driver nets excluded.
[04/21 19:52:51     75s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.2911417.1
[04/21 19:52:51     75s] PathGroup :  reg2cgate  TargetSlack : 0 
[04/21 19:52:51     75s] PathGroup :  reg2reg  TargetSlack : 0 
[04/21 19:52:51     75s] ** GigaOpt Optimizer WNS Slack -0.714 TNS Slack -0.857 Density 69.58
[04/21 19:52:51     75s] Optimizer TNS Opt
[04/21 19:52:51     75s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.000| 0.000|
|reg2cgate |47.602| 0.000|
|reg2reg   |-0.714|-0.857|
|HEPG      |-0.714|-0.857|
|All Paths |-0.714|-0.857|
+----------+------+------+

[04/21 19:52:51     75s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3440.6M, EPOCH TIME: 1745239971.925621
[04/21 19:52:51     75s] Found 0 hard placement blockage before merging.
[04/21 19:52:51     75s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3440.6M, EPOCH TIME: 1745239971.925760
[04/21 19:52:52     75s] Active Path Group: reg2reg  
[04/21 19:52:52     75s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+----------------------------------------------------+
[04/21 19:52:52     75s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View    |Pathgroup|                     End Point                      |
[04/21 19:52:52     75s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+----------------------------------------------------+
[04/21 19:52:52     75s] |  -0.714|   -0.714|  -0.857|   -0.857|   69.58%|   0:00:00.0| 3440.6M|view_ss_v1p08_125c|  reg2reg| CPU_core_pm_fetch_dec_Inst_pc_high_current_reg[6]/ |
[04/21 19:52:52     75s] |        |         |        |         |         |            |        |                  |         | D                                                  |
[04/21 19:52:52     75s] |   0.000|    0.000|   0.000|    0.000|   69.59%|   0:00:00.0| 3459.7M|view_ss_v1p08_125c|       NA| NA                                                 |
[04/21 19:52:52     75s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+----------------------------------------------------+
[04/21 19:52:52     75s] 
[04/21 19:52:52     75s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=3459.7M) ***
[04/21 19:52:52     75s] 
[04/21 19:52:52     75s] *** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=3459.7M) ***
[04/21 19:52:52     75s] Deleting 0 temporary hard placement blockage(s).
[04/21 19:52:52     75s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   | 0.000|0.000|
|reg2cgate |47.602|0.000|
|reg2reg   | 0.741|0.000|
|HEPG      | 0.741|0.000|
|All Paths | 0.000|0.000|
+----------+------+-----+

[04/21 19:52:52     76s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.2911417.1
[04/21 19:52:52     76s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3459.7M, EPOCH TIME: 1745239972.323395
[04/21 19:52:52     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9665).
[04/21 19:52:52     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:52     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:52     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:52     76s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.015, REAL:0.015, MEM:3459.7M, EPOCH TIME: 1745239972.338095
[04/21 19:52:52     76s] *** Finished re-routing un-routed nets (3459.7M) ***
[04/21 19:52:52     76s] OPERPROF: Starting DPlace-Init at level 1, MEM:3459.7M, EPOCH TIME: 1745239972.374231
[04/21 19:52:52     76s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3459.7M, EPOCH TIME: 1745239972.377779
[04/21 19:52:52     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:52     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:52     76s] 
[04/21 19:52:52     76s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:52:52     76s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:52:52     76s] OPERPROF:     Starting CMU at level 3, MEM:3459.7M, EPOCH TIME: 1745239972.385252
[04/21 19:52:52     76s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3459.7M, EPOCH TIME: 1745239972.385584
[04/21 19:52:52     76s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.008, MEM:3459.7M, EPOCH TIME: 1745239972.386014
[04/21 19:52:52     76s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3459.7M, EPOCH TIME: 1745239972.386033
[04/21 19:52:52     76s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3459.7M, EPOCH TIME: 1745239972.386084
[04/21 19:52:52     76s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:3459.7M, EPOCH TIME: 1745239972.386671
[04/21 19:52:52     76s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[04/21 19:52:52     76s] 
[04/21 19:52:52     76s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3459.7M) ***
[04/21 19:52:52     76s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.2911417.1
[04/21 19:52:52     76s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 69.59
[04/21 19:52:52     76s] OptDebug: End of Setup Fixing:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   | 0.000|0.000|
|reg2cgate |47.602|0.000|
|reg2reg   | 0.741|0.000|
|HEPG      | 0.741|0.000|
|All Paths | 0.000|0.000|
+----------+------+-----+

[04/21 19:52:52     76s] 
[04/21 19:52:52     76s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=3459.7M) ***
[04/21 19:52:52     76s] 
[04/21 19:52:52     76s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.2911417.1
[04/21 19:52:52     76s] Total-nets :: 9767, Stn-nets :: 12, ratio :: 0.122863 %, Total-len 313985, Stn-len 546.229
[04/21 19:52:52     76s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 9665
[04/21 19:52:52     76s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3459.7M, EPOCH TIME: 1745239972.544745
[04/21 19:52:52     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:52     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:52     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:52     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:52     76s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.015, REAL:0.015, MEM:3380.7M, EPOCH TIME: 1745239972.559753
[04/21 19:52:52     76s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2911417.8
[04/21 19:52:52     76s] *** TnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:01:16.3/0:03:16.2 (0.4), mem = 3380.7M
[04/21 19:52:52     76s] 
[04/21 19:52:52     76s] =============================================================================================
[04/21 19:52:52     76s]  Step TAT Report : TnsOpt #1 / place_opt_design #1                              23.30-p003_1
[04/21 19:52:52     76s] =============================================================================================
[04/21 19:52:52     76s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:52:52     76s] ---------------------------------------------------------------------------------------------
[04/21 19:52:52     76s] [ SlackTraversorInit     ]      2   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.7
[04/21 19:52:52     76s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  26.4 % )     0:00:00.4 /  0:00:00.4    1.0
[04/21 19:52:52     76s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:52     76s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:52:52     76s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[04/21 19:52:52     76s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.3
[04/21 19:52:52     76s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:52     76s] [ TransformInit          ]      1   0:00:00.2  (  11.0 % )     0:00:00.2 /  0:00:00.2    1.1
[04/21 19:52:52     76s] [ OptimizationStep       ]      1   0:00:00.0  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 19:52:52     76s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 19:52:52     76s] [ OptGetWeight           ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:52     76s] [ OptEval                ]      3   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.9
[04/21 19:52:52     76s] [ OptCommit              ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:52     76s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.3
[04/21 19:52:52     76s] [ IncrDelayCalc          ]     26   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.1    1.3
[04/21 19:52:52     76s] [ SetupOptGetWorkingSet  ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:52     76s] [ SetupOptGetActiveNode  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:52     76s] [ SetupOptSlackGraph     ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:52     76s] [ RefinePlace            ]      1   0:00:00.1  (   5.8 % )     0:00:00.1 /  0:00:00.1    0.9
[04/21 19:52:52     76s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[04/21 19:52:52     76s] [ TimingUpdate           ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[04/21 19:52:52     76s] [ IncrTimingUpdate       ]      9   0:00:00.1  (   6.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:52:52     76s] [ MISC                   ]          0:00:00.5  (  37.8 % )     0:00:00.5 /  0:00:00.5    1.0
[04/21 19:52:52     76s] ---------------------------------------------------------------------------------------------
[04/21 19:52:52     76s]  TnsOpt #1 TOTAL                    0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[04/21 19:52:52     76s] ---------------------------------------------------------------------------------------------
[04/21 19:52:52     76s] 
[04/21 19:52:52     76s] Begin: Collecting metrics
[04/21 19:52:52     76s] 
	GigaOpt Setup Optimization summary:
[04/21 19:52:52     76s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_tns_pass_0  |    -0.714 |   -0.714 |        -1 |       -1 |       69.58 | 0:00:00  |        3441 |
	| tns_pass_0       |     0.741 |    0.000 |         0 |        0 |       69.59 | 0:00:01  |        3460 |
	| legalization_0   |           |    0.000 |           |        0 |       69.59 | 0:00:00  |        3460 |
	| end_setup_fixing |     0.741 |    0.000 |         0 |        0 |       69.59 | 0:00:00  |        3460 |
	 ------------------------------------------------------------------------------------------------------- 
[04/21 19:52:52     76s] 
[04/21 19:52:52     76s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -9.097 |           |      -80 |       69.95 |            |              | 0:00:03  |        3324 |   93 |  79 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        3344 |      |     |
| drv_fixing              |     0.000 |   -8.915 |         0 |      -74 |       69.32 |            |              | 0:00:01  |        3362 |      |     |
| drv_fixing_2            |     0.000 |   -3.004 |         0 |      -11 |       69.68 |            |              | 0:00:02  |        3371 |    1 |   0 |
| global_opt              |           |    0.000 |           |        0 |       69.69 |            |              | 0:00:01  |        3368 |      |     |
| area_reclaiming         |     0.000 |    0.000 |         0 |        0 |       69.55 |            |              | 0:00:03  |        3372 |      |     |
| incremental_replacement |    -0.708 |   -0.708 |           |       -1 |             |       0.00 |         0.00 | 0:00:17  |        3374 |      |     |
| drv_fixing_3            |    -0.714 |   -0.714 |        -1 |       -1 |       69.58 |            |              | 0:00:01  |        3382 |    0 |   0 |
| tns_fixing              |     0.741 |    0.000 |         0 |        0 |       69.59 |            |              | 0:00:01  |        3460 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[04/21 19:52:52     76s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2952.7M, current mem=2945.6M)

[04/21 19:52:52     76s] End: Collecting metrics
[04/21 19:52:52     76s] End: GigaOpt Optimization in TNS mode
[04/21 19:52:52     76s] *** Timing Is met
[04/21 19:52:52     76s] *** Check timing (0:00:00.0)
[04/21 19:52:52     76s] *** Timing Is met
[04/21 19:52:52     76s] *** Check timing (0:00:00.0)
[04/21 19:52:52     76s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -preCTS
[04/21 19:52:52     76s] Info: 27 top-level, potential tri-state nets excluded from IPO operation.
[04/21 19:52:52     76s] Info: 1 ideal net excluded from IPO operation.
[04/21 19:52:52     76s] Info: 3 clock nets excluded from IPO operation.
[04/21 19:52:52     76s] ### Creating LA Mngr. totSessionCpu=0:01:16 mem=3380.7M
[04/21 19:52:52     76s] ### Creating LA Mngr, finished. totSessionCpu=0:01:16 mem=3380.7M
[04/21 19:52:52     76s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/21 19:52:52     76s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3438.8M, EPOCH TIME: 1745239972.730647
[04/21 19:52:52     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:52     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:52     76s] 
[04/21 19:52:52     76s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:52:52     76s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:52:52     76s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.008, MEM:3438.8M, EPOCH TIME: 1745239972.738561
[04/21 19:52:52     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:52     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:52     76s] [oiPhyDebug] optDemand 113599290400.00, spDemand 113599290400.00.
[04/21 19:52:52     76s] [LDM::Info] TotalInstCnt at InitDesignMc1: 9665
[04/21 19:52:52     76s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[04/21 19:52:52     76s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:16 mem=3438.8M
[04/21 19:52:52     76s] OPERPROF: Starting DPlace-Init at level 1, MEM:3438.8M, EPOCH TIME: 1745239972.740969
[04/21 19:52:52     76s] Processing tracks to init pin-track alignment.
[04/21 19:52:52     76s] z: 2, totalTracks: 1
[04/21 19:52:52     76s] z: 4, totalTracks: 1
[04/21 19:52:52     76s] z: 6, totalTracks: 1
[04/21 19:52:52     76s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:52:52     76s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3438.8M, EPOCH TIME: 1745239972.743763
[04/21 19:52:52     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:52     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:52     76s] 
[04/21 19:52:52     76s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:52:52     76s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:52:52     76s] OPERPROF:     Starting CMU at level 3, MEM:3438.8M, EPOCH TIME: 1745239972.750757
[04/21 19:52:52     76s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3438.8M, EPOCH TIME: 1745239972.751066
[04/21 19:52:52     76s] 
[04/21 19:52:52     76s] Bad Lib Cell Checking (CMU) is done! (0)
[04/21 19:52:52     76s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.008, MEM:3438.8M, EPOCH TIME: 1745239972.751500
[04/21 19:52:52     76s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3438.8M, EPOCH TIME: 1745239972.751521
[04/21 19:52:52     76s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3438.8M, EPOCH TIME: 1745239972.751571
[04/21 19:52:52     76s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3438.8MB).
[04/21 19:52:52     76s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:3438.8M, EPOCH TIME: 1745239972.752159
[04/21 19:52:52     76s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[04/21 19:52:52     76s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 9665
[04/21 19:52:52     76s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:16 mem=3438.8M
[04/21 19:52:52     76s] Begin: Area Reclaim Optimization
[04/21 19:52:52     76s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:16.5/0:03:16.4 (0.4), mem = 3438.8M
[04/21 19:52:52     76s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2911417.9
[04/21 19:52:52     76s] 
[04/21 19:52:52     76s] Active Setup views: view_ss_v1p08_125c 
[04/21 19:52:52     76s] [LDM::Info] TotalInstCnt at InitDesignMc2: 9665
[04/21 19:52:52     76s] ### Creating RouteCongInterface, started
[04/21 19:52:52     76s] 
[04/21 19:52:52     76s] #optDebug:  {2, 1.000, 0.9500} {3, 0.750, 0.9500} {4, 0.500, 0.9500} {5, 0.250, 0.9500} 
[04/21 19:52:52     76s] 
[04/21 19:52:52     76s] #optDebug: {0, 1.000}
[04/21 19:52:52     76s] ### Creating RouteCongInterface, finished
[04/21 19:52:52     76s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3438.8M, EPOCH TIME: 1745239972.891665
[04/21 19:52:52     76s] Found 0 hard placement blockage before merging.
[04/21 19:52:52     76s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3438.8M, EPOCH TIME: 1745239972.891751
[04/21 19:52:52     76s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.59
[04/21 19:52:52     76s] +---------+---------+--------+--------+------------+--------+
[04/21 19:52:52     76s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/21 19:52:52     76s] +---------+---------+--------+--------+------------+--------+
[04/21 19:52:52     76s] |   69.59%|        -|   0.000|   0.000|   0:00:00.0| 3438.8M|
[04/21 19:52:52     76s] #optDebug: <stH: 3.2800 MiSeL: 43.4740>
[04/21 19:52:55     79s] |   69.53%|       33|   0.000|   0.000|   0:00:03.0| 3485.0M|
[04/21 19:52:55     79s] #optDebug: <stH: 3.2800 MiSeL: 43.4740>
[04/21 19:52:55     79s] +---------+---------+--------+--------+------------+--------+
[04/21 19:52:55     79s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.53
[04/21 19:52:55     79s] 
[04/21 19:52:55     79s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[04/21 19:52:55     79s] --------------------------------------------------------------
[04/21 19:52:55     79s] |                                   | Total     | Sequential |
[04/21 19:52:55     79s] --------------------------------------------------------------
[04/21 19:52:55     79s] | Num insts resized                 |       0  |       0    |
[04/21 19:52:55     79s] | Num insts undone                  |       0  |       0    |
[04/21 19:52:55     79s] | Num insts Downsized               |       0  |       0    |
[04/21 19:52:55     79s] | Num insts Samesized               |       0  |       0    |
[04/21 19:52:55     79s] | Num insts Upsized                 |       0  |       0    |
[04/21 19:52:55     79s] | Num multiple commits+uncommits    |       0  |       -    |
[04/21 19:52:55     79s] --------------------------------------------------------------
[04/21 19:52:55     79s] 
[04/21 19:52:55     79s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[04/21 19:52:55     79s] End: Core Area Reclaim Optimization (cpu = 0:00:03.0) (real = 0:00:03.0) **
[04/21 19:52:55     79s] Deleting 0 temporary hard placement blockage(s).
[04/21 19:52:55     79s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 9647
[04/21 19:52:55     79s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2911417.9
[04/21 19:52:55     79s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:03.0/0:00:03.0 (1.0), totSession cpu/real = 0:01:19.5/0:03:19.4 (0.4), mem = 3485.0M
[04/21 19:52:55     79s] 
[04/21 19:52:55     79s] =============================================================================================
[04/21 19:52:55     79s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             23.30-p003_1
[04/21 19:52:55     79s] =============================================================================================
[04/21 19:52:55     79s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:52:55     79s] ---------------------------------------------------------------------------------------------
[04/21 19:52:55     79s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[04/21 19:52:55     79s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:55     79s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:52:55     79s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.3
[04/21 19:52:55     79s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:55     79s] [ OptimizationStep       ]      1   0:00:00.1  (   4.5 % )     0:00:02.9 /  0:00:02.8    1.0
[04/21 19:52:55     79s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.4 % )     0:00:02.7 /  0:00:02.7    1.0
[04/21 19:52:55     79s] [ OptGetWeight           ]     83   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:55     79s] [ OptEval                ]     83   0:00:02.1  (  69.1 % )     0:00:02.1 /  0:00:02.1    1.0
[04/21 19:52:55     79s] [ OptCommit              ]     83   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[04/21 19:52:55     79s] [ PostCommitDelayUpdate  ]     83   0:00:00.0  (   0.8 % )     0:00:00.4 /  0:00:00.3    1.0
[04/21 19:52:55     79s] [ IncrDelayCalc          ]     82   0:00:00.3  (  11.3 % )     0:00:00.3 /  0:00:00.3    1.0
[04/21 19:52:55     79s] [ IncrTimingUpdate       ]     17   0:00:00.3  (   8.6 % )     0:00:00.3 /  0:00:00.2    1.0
[04/21 19:52:55     79s] [ MISC                   ]          0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.1    1.1
[04/21 19:52:55     79s] ---------------------------------------------------------------------------------------------
[04/21 19:52:55     79s]  AreaOpt #2 TOTAL                   0:00:03.0  ( 100.0 % )     0:00:03.0 /  0:00:03.0    1.0
[04/21 19:52:55     79s] ---------------------------------------------------------------------------------------------
[04/21 19:52:55     79s] 
[04/21 19:52:55     79s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 9647
[04/21 19:52:55     79s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3485.0M, EPOCH TIME: 1745239975.789248
[04/21 19:52:55     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9647).
[04/21 19:52:55     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:55     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:55     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:55     79s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.016, REAL:0.016, MEM:3389.0M, EPOCH TIME: 1745239975.805069
[04/21 19:52:55     79s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=3388.99M, totSessionCpu=0:01:20).
[04/21 19:52:55     79s] Begin: Collecting metrics
[04/21 19:52:55     79s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -9.097 |           |      -80 |       69.95 |            |              | 0:00:03  |        3324 |   93 |  79 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        3344 |      |     |
| drv_fixing              |     0.000 |   -8.915 |         0 |      -74 |       69.32 |            |              | 0:00:01  |        3362 |      |     |
| drv_fixing_2            |     0.000 |   -3.004 |         0 |      -11 |       69.68 |            |              | 0:00:02  |        3371 |    1 |   0 |
| global_opt              |           |    0.000 |           |        0 |       69.69 |            |              | 0:00:01  |        3368 |      |     |
| area_reclaiming         |     0.000 |    0.000 |         0 |        0 |       69.55 |            |              | 0:00:03  |        3372 |      |     |
| incremental_replacement |    -0.708 |   -0.708 |           |       -1 |             |       0.00 |         0.00 | 0:00:17  |        3374 |      |     |
| drv_fixing_3            |    -0.714 |   -0.714 |        -1 |       -1 |       69.58 |            |              | 0:00:01  |        3382 |    0 |   0 |
| tns_fixing              |     0.741 |    0.000 |         0 |        0 |       69.59 |            |              | 0:00:01  |        3460 |      |     |
| area_reclaiming_2       |     0.410 |    0.000 |         0 |        0 |       69.53 |            |              | 0:00:03  |        3389 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[04/21 19:52:55     79s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2957.8M, current mem=2957.8M)

[04/21 19:52:55     79s] End: Collecting metrics
[04/21 19:52:55     79s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[04/21 19:52:55     79s] Info: 27 top-level, potential tri-state nets excluded from IPO operation.
[04/21 19:52:55     79s] Info: 1 ideal net excluded from IPO operation.
[04/21 19:52:55     79s] Info: 3 clock nets excluded from IPO operation.
[04/21 19:52:55     79s] ### Creating LA Mngr. totSessionCpu=0:01:20 mem=3389.0M
[04/21 19:52:55     79s] ### Creating LA Mngr, finished. totSessionCpu=0:01:20 mem=3389.0M
[04/21 19:52:55     79s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3447.1M, EPOCH TIME: 1745239975.932952
[04/21 19:52:55     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:55     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:55     79s] 
[04/21 19:52:55     79s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:52:55     79s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:52:55     79s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.009, REAL:0.009, MEM:3447.1M, EPOCH TIME: 1745239975.941898
[04/21 19:52:55     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:55     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:55     79s] [oiPhyDebug] optDemand 113509188800.00, spDemand 113509188800.00.
[04/21 19:52:55     79s] [LDM::Info] TotalInstCnt at InitDesignMc1: 9647
[04/21 19:52:55     79s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[04/21 19:52:55     79s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:20 mem=3447.1M
[04/21 19:52:55     79s] OPERPROF: Starting DPlace-Init at level 1, MEM:3447.1M, EPOCH TIME: 1745239975.944494
[04/21 19:52:55     79s] Processing tracks to init pin-track alignment.
[04/21 19:52:55     79s] z: 2, totalTracks: 1
[04/21 19:52:55     79s] z: 4, totalTracks: 1
[04/21 19:52:55     79s] z: 6, totalTracks: 1
[04/21 19:52:55     79s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:52:55     79s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3447.1M, EPOCH TIME: 1745239975.947421
[04/21 19:52:55     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:55     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:55     79s] 
[04/21 19:52:55     79s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:52:55     79s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:52:55     79s] OPERPROF:     Starting CMU at level 3, MEM:3447.1M, EPOCH TIME: 1745239975.954797
[04/21 19:52:55     79s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3447.1M, EPOCH TIME: 1745239975.955133
[04/21 19:52:55     79s] 
[04/21 19:52:55     79s] Bad Lib Cell Checking (CMU) is done! (0)
[04/21 19:52:55     79s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.008, MEM:3447.1M, EPOCH TIME: 1745239975.955561
[04/21 19:52:55     79s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3447.1M, EPOCH TIME: 1745239975.955582
[04/21 19:52:55     79s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3447.1M, EPOCH TIME: 1745239975.955623
[04/21 19:52:55     79s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3447.1MB).
[04/21 19:52:55     79s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:3447.1M, EPOCH TIME: 1745239975.956217
[04/21 19:52:55     79s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[04/21 19:52:55     79s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 9647
[04/21 19:52:55     79s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:20 mem=3447.1M
[04/21 19:52:55     79s] Begin: Area Reclaim Optimization
[04/21 19:52:55     79s] *** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:19.7/0:03:19.6 (0.4), mem = 3447.1M
[04/21 19:52:55     79s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2911417.10
[04/21 19:52:56     79s] 
[04/21 19:52:56     79s] Active Setup views: view_ss_v1p08_125c 
[04/21 19:52:56     79s] [LDM::Info] TotalInstCnt at InitDesignMc2: 9647
[04/21 19:52:56     79s] ### Creating RouteCongInterface, started
[04/21 19:52:56     79s] 
[04/21 19:52:56     79s] #optDebug:  {2, 1.000, 0.9500} {3, 0.750, 0.9500} {4, 0.500, 0.9500} {5, 0.250, 0.6840} 
[04/21 19:52:56     79s] 
[04/21 19:52:56     79s] #optDebug: {0, 1.000}
[04/21 19:52:56     79s] ### Creating RouteCongInterface, finished
[04/21 19:52:56     79s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3447.1M, EPOCH TIME: 1745239976.093767
[04/21 19:52:56     79s] Found 0 hard placement blockage before merging.
[04/21 19:52:56     79s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3447.1M, EPOCH TIME: 1745239976.093859
[04/21 19:52:56     79s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.53
[04/21 19:52:56     79s] +---------+---------+--------+--------+------------+--------+
[04/21 19:52:56     79s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/21 19:52:56     79s] +---------+---------+--------+--------+------------+--------+
[04/21 19:52:56     79s] |   69.53%|        -|   0.000|   0.000|   0:00:00.0| 3447.1M|
[04/21 19:52:56     79s] #optDebug: <stH: 3.2800 MiSeL: 43.4740>
[04/21 19:52:56     79s] |   69.53%|        0|   0.000|   0.000|   0:00:00.0| 3447.1M|
[04/21 19:52:56     79s] |   69.53%|        1|   0.000|   0.000|   0:00:00.0| 3466.2M|
[04/21 19:52:56     80s] |   69.52%|       10|   0.000|   0.000|   0:00:00.0| 3466.2M|
[04/21 19:52:56     80s] |   69.52%|        0|   0.000|   0.000|   0:00:00.0| 3466.2M|
[04/21 19:52:56     80s] #optDebug: <stH: 3.2800 MiSeL: 43.4740>
[04/21 19:52:56     80s] #optDebug: RTR_SNLTF <10.0000 3.2800> <32.8000> 
[04/21 19:52:56     80s] |   69.52%|        0|   0.000|   0.000|   0:00:00.0| 3466.2M|
[04/21 19:52:56     80s] +---------+---------+--------+--------+------------+--------+
[04/21 19:52:56     80s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.52
[04/21 19:52:56     80s] 
[04/21 19:52:56     80s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 0 Resize = 10 **
[04/21 19:52:56     80s] --------------------------------------------------------------
[04/21 19:52:56     80s] |                                   | Total     | Sequential |
[04/21 19:52:56     80s] --------------------------------------------------------------
[04/21 19:52:56     80s] | Num insts resized                 |      10  |       0    |
[04/21 19:52:56     80s] | Num insts undone                  |       0  |       0    |
[04/21 19:52:56     80s] | Num insts Downsized               |      10  |       0    |
[04/21 19:52:56     80s] | Num insts Samesized               |       0  |       0    |
[04/21 19:52:56     80s] | Num insts Upsized                 |       0  |       0    |
[04/21 19:52:56     80s] | Num multiple commits+uncommits    |       0  |       -    |
[04/21 19:52:56     80s] --------------------------------------------------------------
[04/21 19:52:56     80s] 
[04/21 19:52:56     80s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[04/21 19:52:56     80s] End: Core Area Reclaim Optimization (cpu = 0:00:00.7) (real = 0:00:01.0) **
[04/21 19:52:56     80s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3466.2M, EPOCH TIME: 1745239976.695500
[04/21 19:52:56     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9646).
[04/21 19:52:56     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:56     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:56     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:56     80s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.016, REAL:0.016, MEM:3466.2M, EPOCH TIME: 1745239976.711122
[04/21 19:52:56     80s] *** Finished re-routing un-routed nets (3466.2M) ***
[04/21 19:52:56     80s] OPERPROF: Starting DPlace-Init at level 1, MEM:3466.2M, EPOCH TIME: 1745239976.744167
[04/21 19:52:56     80s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3466.2M, EPOCH TIME: 1745239976.747596
[04/21 19:52:56     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:56     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:56     80s] 
[04/21 19:52:56     80s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:52:56     80s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:52:56     80s] OPERPROF:     Starting CMU at level 3, MEM:3466.2M, EPOCH TIME: 1745239976.755264
[04/21 19:52:56     80s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3466.2M, EPOCH TIME: 1745239976.755584
[04/21 19:52:56     80s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.008, MEM:3466.2M, EPOCH TIME: 1745239976.756084
[04/21 19:52:56     80s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3466.2M, EPOCH TIME: 1745239976.756104
[04/21 19:52:56     80s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3466.2M, EPOCH TIME: 1745239976.756146
[04/21 19:52:56     80s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:3466.2M, EPOCH TIME: 1745239976.756699
[04/21 19:52:56     80s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.000, MEM:3466.2M, EPOCH TIME: 1745239976.756777
[04/21 19:52:56     80s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.013, MEM:3466.2M, EPOCH TIME: 1745239976.756824
[04/21 19:52:56     80s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[04/21 19:52:56     80s] 
[04/21 19:52:56     80s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3466.2M) ***
[04/21 19:52:56     80s] Deleting 0 temporary hard placement blockage(s).
[04/21 19:52:56     80s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 9646
[04/21 19:52:56     80s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2911417.10
[04/21 19:52:56     80s] *** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:20.5/0:03:20.4 (0.4), mem = 3466.2M
[04/21 19:52:56     80s] 
[04/21 19:52:56     80s] =============================================================================================
[04/21 19:52:56     80s]  Step TAT Report : AreaOpt #3 / place_opt_design #1                             23.30-p003_1
[04/21 19:52:56     80s] =============================================================================================
[04/21 19:52:56     80s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:52:56     80s] ---------------------------------------------------------------------------------------------
[04/21 19:52:56     80s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.5
[04/21 19:52:56     80s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:56     80s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:52:56     80s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.7
[04/21 19:52:56     80s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:56     80s] [ OptimizationStep       ]      1   0:00:00.1  (  10.9 % )     0:00:00.6 /  0:00:00.6    1.0
[04/21 19:52:56     80s] [ OptSingleIteration     ]      5   0:00:00.0  (   3.3 % )     0:00:00.5 /  0:00:00.5    1.0
[04/21 19:52:56     80s] [ OptGetWeight           ]    253   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:56     80s] [ OptEval                ]    253   0:00:00.2  (  27.4 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 19:52:56     80s] [ OptCommit              ]    253   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:56     80s] [ PostCommitDelayUpdate  ]    253   0:00:00.0  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:52:56     80s] [ IncrDelayCalc          ]     39   0:00:00.1  (  13.7 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:52:56     80s] [ RefinePlace            ]      1   0:00:00.1  (  10.0 % )     0:00:00.1 /  0:00:00.1    0.9
[04/21 19:52:56     80s] [ TimingUpdate           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:56     80s] [ IncrTimingUpdate       ]     10   0:00:00.1  (  14.4 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:52:56     80s] [ MISC                   ]          0:00:00.1  (  12.8 % )     0:00:00.1 /  0:00:00.1    1.1
[04/21 19:52:56     80s] ---------------------------------------------------------------------------------------------
[04/21 19:52:56     80s]  AreaOpt #3 TOTAL                   0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[04/21 19:52:56     80s] ---------------------------------------------------------------------------------------------
[04/21 19:52:56     80s] 
[04/21 19:52:56     80s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 9646
[04/21 19:52:56     80s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3466.2M, EPOCH TIME: 1745239976.781361
[04/21 19:52:56     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:56     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:56     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:56     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:56     80s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.015, REAL:0.015, MEM:3389.2M, EPOCH TIME: 1745239976.796104
[04/21 19:52:56     80s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=3389.22M, totSessionCpu=0:01:20).
[04/21 19:52:56     80s] Begin: Collecting metrics
[04/21 19:52:56     80s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -9.097 |           |      -80 |       69.95 |            |              | 0:00:03  |        3324 |   93 |  79 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        3344 |      |     |
| drv_fixing              |     0.000 |   -8.915 |         0 |      -74 |       69.32 |            |              | 0:00:01  |        3362 |      |     |
| drv_fixing_2            |     0.000 |   -3.004 |         0 |      -11 |       69.68 |            |              | 0:00:02  |        3371 |    1 |   0 |
| global_opt              |           |    0.000 |           |        0 |       69.69 |            |              | 0:00:01  |        3368 |      |     |
| area_reclaiming         |     0.000 |    0.000 |         0 |        0 |       69.55 |            |              | 0:00:03  |        3372 |      |     |
| incremental_replacement |    -0.708 |   -0.708 |           |       -1 |             |       0.00 |         0.00 | 0:00:17  |        3374 |      |     |
| drv_fixing_3            |    -0.714 |   -0.714 |        -1 |       -1 |       69.58 |            |              | 0:00:01  |        3382 |    0 |   0 |
| tns_fixing              |     0.741 |    0.000 |         0 |        0 |       69.59 |            |              | 0:00:01  |        3460 |      |     |
| area_reclaiming_2       |     0.410 |    0.000 |         0 |        0 |       69.53 |            |              | 0:00:03  |        3389 |      |     |
| area_reclaiming_3       |     0.097 |    0.000 |         0 |        0 |       69.52 |            |              | 0:00:01  |        3389 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[04/21 19:52:56     80s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2957.8M, current mem=2957.6M)

[04/21 19:52:56     80s] End: Collecting metrics
[04/21 19:52:56     80s] Begin: GigaOpt postEco DRV Optimization
[04/21 19:52:56     80s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -preCTS
[04/21 19:52:56     80s] *** DrvOpt #5 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:20.6/0:03:20.5 (0.4), mem = 3389.2M
[04/21 19:52:56     80s] Info: 27 top-level, potential tri-state nets excluded from IPO operation.
[04/21 19:52:56     80s] Info: 1 ideal net excluded from IPO operation.
[04/21 19:52:56     80s] Info: 3 clock nets excluded from IPO operation.
[04/21 19:52:56     80s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2911417.11
[04/21 19:52:57     80s] 
[04/21 19:52:57     80s] Active Setup views: view_ss_v1p08_125c 
[04/21 19:52:57     80s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3389.2M, EPOCH TIME: 1745239977.025855
[04/21 19:52:57     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:57     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:57     80s] 
[04/21 19:52:57     80s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:52:57     80s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:52:57     80s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.007, MEM:3389.2M, EPOCH TIME: 1745239977.033204
[04/21 19:52:57     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:57     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:57     80s] [oiPhyDebug] optDemand 113483637600.00, spDemand 113483637600.00.
[04/21 19:52:57     80s] [LDM::Info] TotalInstCnt at InitDesignMc1: 9646
[04/21 19:52:57     80s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[04/21 19:52:57     80s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:21 mem=3389.2M
[04/21 19:52:57     80s] OPERPROF: Starting DPlace-Init at level 1, MEM:3389.2M, EPOCH TIME: 1745239977.035401
[04/21 19:52:57     80s] Processing tracks to init pin-track alignment.
[04/21 19:52:57     80s] z: 2, totalTracks: 1
[04/21 19:52:57     80s] z: 4, totalTracks: 1
[04/21 19:52:57     80s] z: 6, totalTracks: 1
[04/21 19:52:57     80s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:52:57     80s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3389.2M, EPOCH TIME: 1745239977.037933
[04/21 19:52:57     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:57     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:57     80s] 
[04/21 19:52:57     80s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:52:57     80s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:52:57     80s] OPERPROF:     Starting CMU at level 3, MEM:3389.2M, EPOCH TIME: 1745239977.044307
[04/21 19:52:57     80s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3389.2M, EPOCH TIME: 1745239977.044613
[04/21 19:52:57     80s] 
[04/21 19:52:57     80s] Bad Lib Cell Checking (CMU) is done! (0)
[04/21 19:52:57     80s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.007, REAL:0.007, MEM:3389.2M, EPOCH TIME: 1745239977.045011
[04/21 19:52:57     80s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3389.2M, EPOCH TIME: 1745239977.045029
[04/21 19:52:57     80s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3389.2M, EPOCH TIME: 1745239977.045072
[04/21 19:52:57     80s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3389.2MB).
[04/21 19:52:57     80s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:3389.2M, EPOCH TIME: 1745239977.045657
[04/21 19:52:57     80s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[04/21 19:52:57     80s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 9646
[04/21 19:52:57     80s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:21 mem=3389.2M
[04/21 19:52:57     80s] ### Creating RouteCongInterface, started
[04/21 19:52:57     80s] 
[04/21 19:52:57     80s] #optDebug:  {2, 1.000, 0.9500} {3, 0.750, 0.9500} {4, 0.500, 0.8390} {5, 0.250, 0.5472} 
[04/21 19:52:57     80s] 
[04/21 19:52:57     80s] #optDebug: {0, 1.000}
[04/21 19:52:57     80s] ### Creating RouteCongInterface, finished
[04/21 19:52:57     80s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:52:57     80s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:52:57     80s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:52:57     80s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:52:57     80s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:52:57     81s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:52:57     81s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:52:57     81s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:52:57     81s] AoF 4581.3730um
[04/21 19:52:57     81s] [GPS-DRV] Optimizer inputs ============================= 
[04/21 19:52:57     81s] [GPS-DRV] drvFixingStage: Small Scale
[04/21 19:52:57     81s] [GPS-DRV] costLowerBound: 0.1
[04/21 19:52:57     81s] [GPS-DRV] setupTNSCost  : 1
[04/21 19:52:57     81s] [GPS-DRV] maxIter       : 3
[04/21 19:52:57     81s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[04/21 19:52:57     81s] [GPS-DRV] Optimizer parameters ============================= 
[04/21 19:52:57     81s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[04/21 19:52:57     81s] [GPS-DRV] maxDensity (design): 0.95
[04/21 19:52:57     81s] [GPS-DRV] maxLocalDensity: 0.98
[04/21 19:52:57     81s] [GPS-DRV] MaxBufDistForPlaceBlk: 656um
[04/21 19:52:57     81s] [GPS-DRV] Dflt RT Characteristic Length 3392.87um AoF 4581.37um x 1
[04/21 19:52:57     81s] [GPS-DRV] isCPECostingOn: false
[04/21 19:52:57     81s] [GPS-DRV] All active and enabled setup views
[04/21 19:52:57     81s] [GPS-DRV]     view_ss_v1p08_125c
[04/21 19:52:57     81s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/21 19:52:57     81s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/21 19:52:57     81s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[04/21 19:52:57     81s] [GPS-DRV] 2DC {5 0 0 0 0 1}
[04/21 19:52:57     81s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[04/21 19:52:57     81s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3447.4M, EPOCH TIME: 1745239977.315315
[04/21 19:52:57     81s] Found 0 hard placement blockage before merging.
[04/21 19:52:57     81s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3447.4M, EPOCH TIME: 1745239977.315394
[04/21 19:52:57     81s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[04/21 19:52:57     81s] [GPS-DRV] ROI - unit(Area: 4.0344e+06; LeakageP: 3.12454e-12; DynamicP: 4.0344e+06)DBU
[04/21 19:52:57     81s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/21 19:52:57     81s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/21 19:52:57     81s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/21 19:52:57     81s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/21 19:52:57     81s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/21 19:52:57     81s] Info: violation cost 3.573268 (cap = 0.000000, tran = 2.573268, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[04/21 19:52:57     81s] |     1|     2|    -2.38|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 69.52%|          |         |
[04/21 19:52:57     81s] Info: violation cost 2.573268 (cap = 0.000000, tran = 2.573268, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/21 19:52:57     81s] |     1|     2|    -2.38|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       3|       0|       2| 69.52%| 0:00:00.0|  3466.5M|
[04/21 19:52:57     81s] Info: violation cost 2.573268 (cap = 0.000000, tran = 2.573268, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/21 19:52:57     81s] |     1|     2|    -2.38|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 69.52%| 0:00:00.0|  3466.5M|
[04/21 19:52:57     81s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/21 19:52:57     81s] 
[04/21 19:52:57     81s] ###############################################################################
[04/21 19:52:57     81s] #
[04/21 19:52:57     81s] #  Large fanout net report:  
[04/21 19:52:57     81s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[04/21 19:52:57     81s] #     - current density: 69.52
[04/21 19:52:57     81s] #
[04/21 19:52:57     81s] #  List of high fanout nets:
[04/21 19:52:57     81s] #
[04/21 19:52:57     81s] ###############################################################################
[04/21 19:52:57     81s] 
[04/21 19:52:57     81s] 
[04/21 19:52:57     81s] =======================================================================
[04/21 19:52:57     81s]                 Reasons for remaining drv violations
[04/21 19:52:57     81s] =======================================================================
[04/21 19:52:57     81s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[04/21 19:52:57     81s] 
[04/21 19:52:57     81s] MultiBuffering failure reasons
[04/21 19:52:57     81s] ------------------------------------------------
[04/21 19:52:57     81s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[04/21 19:52:57     81s] 
[04/21 19:52:57     81s] 
[04/21 19:52:57     81s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=3466.5M) ***
[04/21 19:52:57     81s] 
[04/21 19:52:57     81s] Deleting 0 temporary hard placement blockage(s).
[04/21 19:52:57     81s] Total-nets :: 9751, Stn-nets :: 14, ratio :: 0.143575 %, Total-len 314002, Stn-len 690.549
[04/21 19:52:57     81s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 9649
[04/21 19:52:57     81s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3466.5M, EPOCH TIME: 1745239977.510049
[04/21 19:52:57     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9649).
[04/21 19:52:57     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:57     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:57     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:57     81s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.011, REAL:0.011, MEM:3389.5M, EPOCH TIME: 1745239977.521366
[04/21 19:52:57     81s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2911417.11
[04/21 19:52:57     81s] *** DrvOpt #5 [finish] (place_opt_design #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:01:21.2/0:03:21.1 (0.4), mem = 3389.5M
[04/21 19:52:57     81s] 
[04/21 19:52:57     81s] =============================================================================================
[04/21 19:52:57     81s]  Step TAT Report : DrvOpt #5 / place_opt_design #1                              23.30-p003_1
[04/21 19:52:57     81s] =============================================================================================
[04/21 19:52:57     81s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:52:57     81s] ---------------------------------------------------------------------------------------------
[04/21 19:52:57     81s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.5
[04/21 19:52:57     81s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:57     81s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    0.7
[04/21 19:52:57     81s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:57     81s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.4
[04/21 19:52:57     81s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:57     81s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 19:52:57     81s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:52:57     81s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:57     81s] [ OptEval                ]      2   0:00:00.0  (   5.5 % )     0:00:00.0 /  0:00:00.0    0.9
[04/21 19:52:57     81s] [ OptCommit              ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:52:57     81s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.1
[04/21 19:52:57     81s] [ IncrDelayCalc          ]      6   0:00:00.1  (   8.7 % )     0:00:00.1 /  0:00:00.1    1.2
[04/21 19:52:57     81s] [ DrvFindVioNets         ]      3   0:00:00.0  (   5.3 % )     0:00:00.0 /  0:00:00.0    0.9
[04/21 19:52:57     81s] [ DrvComputeSummary      ]      3   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    0.6
[04/21 19:52:57     81s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:52:57     81s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   5.2 % )     0:00:00.0 /  0:00:00.0    1.3
[04/21 19:52:57     81s] [ MISC                   ]          0:00:00.4  (  60.9 % )     0:00:00.4 /  0:00:00.4    1.0
[04/21 19:52:57     81s] ---------------------------------------------------------------------------------------------
[04/21 19:52:57     81s]  DrvOpt #5 TOTAL                    0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[04/21 19:52:57     81s] ---------------------------------------------------------------------------------------------
[04/21 19:52:57     81s] 
[04/21 19:52:57     81s] Begin: Collecting metrics
[04/21 19:52:57     81s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -9.097 |           |      -80 |       69.95 |            |              | 0:00:03  |        3324 |   93 |  79 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        3344 |      |     |
| drv_fixing              |     0.000 |   -8.915 |         0 |      -74 |       69.32 |            |              | 0:00:01  |        3362 |      |     |
| drv_fixing_2            |     0.000 |   -3.004 |         0 |      -11 |       69.68 |            |              | 0:00:02  |        3371 |    1 |   0 |
| global_opt              |           |    0.000 |           |        0 |       69.69 |            |              | 0:00:01  |        3368 |      |     |
| area_reclaiming         |     0.000 |    0.000 |         0 |        0 |       69.55 |            |              | 0:00:03  |        3372 |      |     |
| incremental_replacement |    -0.708 |   -0.708 |           |       -1 |             |       0.00 |         0.00 | 0:00:17  |        3374 |      |     |
| drv_fixing_3            |    -0.714 |   -0.714 |        -1 |       -1 |       69.58 |            |              | 0:00:01  |        3382 |    0 |   0 |
| tns_fixing              |     0.741 |    0.000 |         0 |        0 |       69.59 |            |              | 0:00:01  |        3460 |      |     |
| area_reclaiming_2       |     0.410 |    0.000 |         0 |        0 |       69.53 |            |              | 0:00:03  |        3389 |      |     |
| area_reclaiming_3       |     0.097 |    0.000 |         0 |        0 |       69.52 |            |              | 0:00:01  |        3389 |      |     |
| drv_eco_fixing          |     0.097 |    0.000 |         0 |        0 |       69.52 |            |              | 0:00:01  |        3389 |    1 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[04/21 19:52:57     81s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2958.0M, current mem=2958.0M)

[04/21 19:52:57     81s] End: Collecting metrics
[04/21 19:52:57     81s] End: GigaOpt postEco DRV Optimization
[04/21 19:52:57     81s] **WARN: (IMPOPT-7329):	Skipping refinePlace due to user configuration.
[04/21 19:52:57     81s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[04/21 19:52:57     81s] GigaOpt: Skipping nonLegal postEco optimization
[04/21 19:52:57     81s] Design TNS changes after trial route: 0.000 -> 0.000
[04/21 19:52:57     81s] GigaOpt: Skipping post-eco TNS optimization
[04/21 19:52:57     81s] Register exp ratio and priority group on 0 nets on 9794 nets : 
[04/21 19:52:57     81s] 
[04/21 19:52:57     81s] Active setup views:
[04/21 19:52:57     81s]  view_ss_v1p08_125c
[04/21 19:52:57     81s]   Dominating endpoints: 0
[04/21 19:52:57     81s]   Dominating TNS: -0.000
[04/21 19:52:57     81s] 
[04/21 19:52:58     81s] Extraction called for design 'ATmega328pb' of instances=9649 and nets=10301 using extraction engine 'preRoute' .
[04/21 19:52:58     81s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/21 19:52:58     81s] Type 'man IMPEXT-3530' for more detail.
[04/21 19:52:58     81s] PreRoute RC Extraction called for design ATmega328pb.
[04/21 19:52:58     81s] RC Extraction called in multi-corner(2) mode.
[04/21 19:52:58     81s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/21 19:52:58     81s] Type 'man IMPEXT-6197' for more detail.
[04/21 19:52:58     81s] RCMode: PreRoute
[04/21 19:52:58     81s]       RC Corner Indexes            0       1   
[04/21 19:52:58     81s] Capacitance Scaling Factor   : 1.10066 1.10066 
[04/21 19:52:58     81s] Resistance Scaling Factor    : 1.34236 1.34236 
[04/21 19:52:58     81s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[04/21 19:52:58     81s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[04/21 19:52:58     81s] Shrink Factor                : 1.00000
[04/21 19:52:58     81s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/21 19:52:58     81s] eee: Design is marked Stenier-routed. Grid density data update will be skipped.
[04/21 19:52:58     81s] Grid density data update skipped
[04/21 19:52:58     81s] eee: pegSigSF=1.070000
[04/21 19:52:58     81s] Initializing multi-corner resistance tables ...
[04/21 19:52:58     81s] eee: Grid unit RC data computation started
[04/21 19:52:58     81s] eee: Grid unit RC data computation completed
[04/21 19:52:58     81s] eee: l=1 avDens=0.168484 usedTrk=2277.905581 availTrk=13520.000000 sigTrk=2277.905581
[04/21 19:52:58     81s] eee: l=2 avDens=0.242603 usedTrk=3279.989700 availTrk=13520.000000 sigTrk=3279.989700
[04/21 19:52:58     81s] eee: l=3 avDens=0.243156 usedTrk=3268.016245 availTrk=13440.000000 sigTrk=3268.016245
[04/21 19:52:58     81s] eee: l=4 avDens=0.135127 usedTrk=1686.384911 availTrk=12480.000000 sigTrk=1686.384911
[04/21 19:52:58     81s] eee: l=5 avDens=0.068845 usedTrk=715.990548 availTrk=10400.000000 sigTrk=715.990548
[04/21 19:52:58     81s] eee: l=6 avDens=0.023966 usedTrk=124.623659 availTrk=5200.000000 sigTrk=124.623659
[04/21 19:52:58     81s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/21 19:52:58     81s] {RT rc_worst 0 2 5  0}
[04/21 19:52:58     81s] eee: LAM-FP: thresh=1 ; dimX=1035.000000 ; dimY=1016.000000 ; multX=1.000000 ; multY=1.000000 ; minP=410 ; fpMult=1.000000 ;
[04/21 19:52:58     81s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.311748 uaWl=0.000000 uaWlH=0.249300 aWlH=0.000000 lMod=0 pMax=0.845800 pMod=81 pModAss=50 wcR=0.500000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.250000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[04/21 19:52:58     81s] eee: NetCapCache creation started. (Current Mem: 3405.598M) 
[04/21 19:52:58     81s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3405.598M) 
[04/21 19:52:58     81s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(424.350000, 416.560000)], Layers = [f(7) b(0)], Grid size = 32.800000 um, Grid Dim = (13 X 13)
[04/21 19:52:58     81s] eee: Metal Layers Info:
[04/21 19:52:58     81s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:52:58     81s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[04/21 19:52:58     81s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:52:58     81s] eee: |   METAL1 |   1 |   0.160 |   0.170 |   0.410 |  0.000 |   0.83 | H | 0 |  1 |
[04/21 19:52:58     81s] eee: |   METAL2 |   2 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:52:58     81s] eee: |   METAL3 |   3 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:52:58     81s] eee: |   METAL4 |   4 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:52:58     81s] eee: |   METAL5 |   5 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:52:58     81s] eee: |   METAL6 |   6 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:52:58     81s] eee: |   METAL7 |   7 |   0.420 |   0.420 |   1.025 |  0.000 |   0.06 | H | 0 |  1 |
[04/21 19:52:58     81s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:52:58     81s] eee: uC/uR for corner rc_worst, min-width/min-spacing, 30 perc over/under densities.
[04/21 19:52:58     81s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3405.598M)
[04/21 19:52:58     81s] Skewing Data Summary (End_of_FINAL)
[04/21 19:52:58     81s] 
[04/21 19:52:58     81s] Skew summary for view view_ss_v1p08_125c:
[04/21 19:52:58     81s] * Accumulated skew : count = 0
[04/21 19:52:58     81s] *     Internal use : count = 0
[04/21 19:52:58     81s] 
[04/21 19:52:58     81s] Starting delay calculation for Setup views
[04/21 19:52:58     82s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/21 19:52:58     82s] #################################################################################
[04/21 19:52:58     82s] # Design Stage: PreRoute
[04/21 19:52:58     82s] # Design Name: ATmega328pb
[04/21 19:52:58     82s] # Design Mode: 90nm
[04/21 19:52:58     82s] # Analysis Mode: MMMC OCV 
[04/21 19:52:58     82s] # Parasitics Mode: No SPEF/RCDB 
[04/21 19:52:58     82s] # Signoff Settings: SI Off 
[04/21 19:52:58     82s] #################################################################################
[04/21 19:52:58     82s] Calculate early delays in OCV mode...
[04/21 19:52:58     82s] Calculate late delays in OCV mode...
[04/21 19:52:58     82s] Topological Sorting (REAL = 0:00:00.0, MEM = 3405.4M, InitMEM = 3405.4M)
[04/21 19:52:58     82s] Start delay calculation (fullDC) (1 T). (MEM=2942.52)
[04/21 19:52:58     82s] End AAE Lib Interpolated Model. (MEM=3413.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:52:59     83s] Total number of fetched objects 9794
[04/21 19:52:59     83s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:52:59     83s] End delay calculation. (MEM=2955.22 CPU=0:00:00.8 REAL=0:00:01.0)
[04/21 19:52:59     83s] End delay calculation (fullDC). (MEM=2955.22 CPU=0:00:00.9 REAL=0:00:01.0)
[04/21 19:52:59     83s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 3381.6M) ***
[04/21 19:52:59     83s] *** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:01:23 mem=3389.6M)
[04/21 19:52:59     83s] OPTC: user 20.0
[04/21 19:52:59     83s] Reported timing to dir ./timingReports
[04/21 19:52:59     83s] **optDesign ... cpu = 0:00:43, real = 0:00:49, mem = 2936.8M, totSessionCpu=0:01:23 **
[04/21 19:52:59     83s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3315.6M, EPOCH TIME: 1745239979.663290
[04/21 19:52:59     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:59     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:59     83s] 
[04/21 19:52:59     83s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:52:59     83s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:52:59     83s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.008, MEM:3315.6M, EPOCH TIME: 1745239979.671391
[04/21 19:52:59     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:52:59     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:00     83s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 view_ss_v1p08_125c 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.095  | 47.602  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  4017   |  2171   |    1    |  3227   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.523%
Routing Overflow: 0.00% H and 0.03% V
------------------------------------------------------------------

[04/21 19:53:00     83s] Begin: Collecting metrics
[04/21 19:53:00     83s] **INFO: Starting Blocking QThread with 1 CPU
[04/21 19:53:00     83s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[04/21 19:53:00      0s] *** QThread MetricCollect [begin] (place_opt_design #1) : mem = 0.8M
[04/21 19:53:00      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2958.0M, current mem=2235.8M)
[04/21 19:53:00      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2260.5M, current mem=2255.7M)
[04/21 19:53:00      0s] *** QThread MetricCollect [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), mem = 0.8M
[04/21 19:53:00      0s] 
[04/21 19:53:00      0s] =============================================================================================
[04/21 19:53:00      0s]  Step TAT Report : QThreadWorker #1 / place_opt_design #1                       23.30-p003_1
[04/21 19:53:00      0s] =============================================================================================
[04/21 19:53:00      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:53:00      0s] ---------------------------------------------------------------------------------------------
[04/21 19:53:00      0s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:53:00      0s] ---------------------------------------------------------------------------------------------
[04/21 19:53:00      0s]  QThreadWorker #1 TOTAL             0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:53:00      0s] ---------------------------------------------------------------------------------------------
[04/21 19:53:00      0s] 

[04/21 19:53:00     83s]  
_______________________________________________________________________
[04/21 19:53:00     84s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[04/21 19:53:00     84s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[04/21 19:53:00     84s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[04/21 19:53:00     84s] |-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[04/21 19:53:00     84s] | initial_summary         |           |   -9.097 |           |      -80 |       69.95 |            |              | 0:00:03  |        3324 |   93 |  79 |
[04/21 19:53:00     84s] | simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        3344 |      |     |
[04/21 19:53:00     84s] | drv_fixing              |     0.000 |   -8.915 |         0 |      -74 |       69.32 |            |              | 0:00:01  |        3362 |      |     |
[04/21 19:53:00     84s] | drv_fixing_2            |     0.000 |   -3.004 |         0 |      -11 |       69.68 |            |              | 0:00:02  |        3371 |    1 |   0 |
[04/21 19:53:00     84s] | global_opt              |           |    0.000 |           |        0 |       69.69 |            |              | 0:00:01  |        3368 |      |     |
[04/21 19:53:00     84s] | area_reclaiming         |     0.000 |    0.000 |         0 |        0 |       69.55 |            |              | 0:00:03  |        3372 |      |     |
[04/21 19:53:00     84s] | incremental_replacement |    -0.708 |   -0.708 |           |       -1 |             |       0.00 |         0.00 | 0:00:17  |        3374 |      |     |
[04/21 19:53:00     84s] | drv_fixing_3            |    -0.714 |   -0.714 |        -1 |       -1 |       69.58 |            |              | 0:00:01  |        3382 |    0 |   0 |
[04/21 19:53:00     84s] | tns_fixing              |     0.741 |    0.000 |         0 |        0 |       69.59 |            |              | 0:00:01  |        3460 |      |     |
[04/21 19:53:00     84s] | area_reclaiming_2       |     0.410 |    0.000 |         0 |        0 |       69.53 |            |              | 0:00:03  |        3389 |      |     |
[04/21 19:53:00     84s] | area_reclaiming_3       |     0.097 |    0.000 |         0 |        0 |       69.52 |            |              | 0:00:01  |        3389 |      |     |
[04/21 19:53:00     84s] | drv_eco_fixing          |     0.097 |    0.000 |         0 |        0 |       69.52 |            |              | 0:00:01  |        3389 |    1 |   0 |
[04/21 19:53:00     84s] | final_summary           |     0.095 |    0.000 |           |        0 |       69.52 |            |              | 0:00:01  |        3340 |    0 |   0 |
[04/21 19:53:00     84s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[04/21 19:53:00     84s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2958.0M, current mem=2941.2M)

[04/21 19:53:00     84s] End: Collecting metrics
[04/21 19:53:00     84s] **optDesign ... cpu = 0:00:44, real = 0:00:50, mem = 2941.2M, totSessionCpu=0:01:24 **
[04/21 19:53:00     84s] 
[04/21 19:53:00     84s] TimeStamp Deleting Cell Server Begin ...
[04/21 19:53:00     84s] Deleting Lib Analyzer.
[04/21 19:53:00     84s] 
[04/21 19:53:00     84s] TimeStamp Deleting Cell Server End ...
[04/21 19:53:00     84s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[04/21 19:53:00     84s] Type 'man IMPOPT-3195' for more detail.
[04/21 19:53:00     84s] *** Finished optDesign ***
[04/21 19:53:00     84s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/21 19:53:00     84s] UM:*                                                                   final
[04/21 19:53:00     84s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/21 19:53:00     84s] UM:*                                                                   opt_design_prects
[04/21 19:53:00     84s] 
[04/21 19:53:00     84s] Creating Lib Analyzer ...
[04/21 19:53:00     84s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/21 19:53:00     84s] 
[04/21 19:53:00     84s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/21 19:53:00     84s] Summary for sequential cells identification: 
[04/21 19:53:00     84s]   Identified SBFF number: 158
[04/21 19:53:00     84s]   Identified MBFF number: 0
[04/21 19:53:00     84s]   Identified SB Latch number: 24
[04/21 19:53:00     84s]   Identified MB Latch number: 0
[04/21 19:53:00     84s]   Not identified SBFF number: 0
[04/21 19:53:00     84s]   Not identified MBFF number: 0
[04/21 19:53:00     84s]   Not identified SB Latch number: 0
[04/21 19:53:00     84s]   Not identified MB Latch number: 0
[04/21 19:53:00     84s]   Number of sequential cells which are not FFs: 26
[04/21 19:53:00     84s]  Visiting view : view_ss_v1p08_125c
[04/21 19:53:00     84s]    : PowerDomain = none : Weighted F : unweighted  = 79.20 (1.000) with rcCorner = 0
[04/21 19:53:00     84s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:53:00     84s]  Visiting view : view_ss_v1p08_125c
[04/21 19:53:00     84s]    : PowerDomain = none : Weighted F : unweighted  = 79.20 (1.000) with rcCorner = 0
[04/21 19:53:00     84s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:53:00     84s] TLC MultiMap info (StdDelay):
[04/21 19:53:00     84s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + no RcCorner := 71.4ps
[04/21 19:53:00     84s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + rc_worst := 79.2ps
[04/21 19:53:00     84s]  Setting StdDelay to: 79.2ps
[04/21 19:53:00     84s] 
[04/21 19:53:00     84s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/21 19:53:00     84s] Total number of usable buffers from Lib Analyzer: 38 ( CLKBUFHDV2 CLKBUFHDV1 CLKBUFHDV0 BUFHDVL BUFHDV2RD BUFHDV2 BUFHDV1RD BUFHDV1 BUFHDV0RD BUFHDV0 CLKBUFHDV4 CLKBUFHDV3 BUFHDV4 BUFHDV3RD BUFHDV3 BUFHDV4RD CLKBUFHDV6 BUFHDV6RD BUFHDV6 DEL1HDV4 CLKBUFHDV8 BUFHDV8 BUFHDV8RD CLKBUFHDV12 BUFHDV12 CLKBUFHDV16 BUFHDV12RD BUFHDV16 CLKBUFHDV20 BUFHDV20 BUFHDV16RD CLKBUFHDV24 BUFHDV24 BUFHDV20RD CLKBUFHDV32 BUFHDV24RD BUFHDV32 BUFHDV32RD)
[04/21 19:53:00     84s] Total number of usable inverters from Lib Analyzer: 24 ( INHDVL INHDV2 INHDV1 INHDV0 CLKINHDV2 CLKINHDV1 CLKINHDV0 INHDV4 INHDV3 CLKINHDV4 CLKINHDV3 INHDV6 CLKINHDV6 INHDV8 CLKINHDV8 INHDV12 CLKINHDV12 CLKINHDV16 INHDV16 CLKINHDV20 INHDV20 CLKINHDV24 INHDV24 INHDV32)
[04/21 19:53:00     84s] Total number of usable delay cells from Lib Analyzer: 15 ( DEL1HDV2 DEL1HDV1 DEL1HDV0 DEL2HDV2 DEL2HDV1 DEL2HDV0 DEL3HDV2 DEL3HDV1 DEL3HDV0 DEL2HDV4 DEL4HDV2 DEL4HDV1 DEL4HDV0 DEL3HDV4 DEL4HDV4)
[04/21 19:53:00     84s] 
[04/21 19:53:00     84s] {RT rc_worst 0 2 5  0}
[04/21 19:53:01     84s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:25 mem=3343.8M
[04/21 19:53:01     84s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:25 mem=3343.8M
[04/21 19:53:01     84s] Creating Lib Analyzer, finished. 
[04/21 19:53:05     84s] Info: final physical memory for 2 CRR processes is 972.48MB.
[04/21 19:53:06     84s] Info: Summary of CRR changes:
[04/21 19:53:06     84s]       - Timing transform commits:       0
[04/21 19:53:06     84s] 
[04/21 19:53:06     84s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:50.4 real=  0:01:08)
[04/21 19:53:06     84s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.2 real=0:00:01.2)
[04/21 19:53:06     84s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.2 real=0:00:01.1)
[04/21 19:53:06     84s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:04.3 real=0:00:04.3)
[04/21 19:53:06     84s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:14.6 real=0:00:14.8)
[04/21 19:53:06     84s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:01.5 real=0:00:01.5)
[04/21 19:53:06     84s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.8 real=0:00:00.8)
[04/21 19:53:06     84s] Deleting Lib Analyzer.
[04/21 19:53:06     84s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/21 19:53:06     84s] clean pInstBBox. size 0
[04/21 19:53:06     84s] Cell ATmega328pb LLGs are deleted
[04/21 19:53:06     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:06     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:06     84s] 
[04/21 19:53:06     84s] TimeStamp Deleting Cell Server Begin ...
[04/21 19:53:06     84s] 
[04/21 19:53:06     84s] TimeStamp Deleting Cell Server End ...
[04/21 19:53:06     84s] Disable CTE adjustment.
[04/21 19:53:06     84s] Disable Layer aware incrSKP.
[04/21 19:53:06     84s] Info: pop threads available for lower-level modules during optimization.
[04/21 19:53:06     84s] #optDebug: fT-D <X 1 0 0 0>
[04/21 19:53:06     84s] VSMManager cleared!
[04/21 19:53:06     84s] **place_opt_design ... cpu = 0:01:10, real = 0:01:24, mem = 3288.8M **
[04/21 19:53:06     84s] *** Finished GigaPlace ***
[04/21 19:53:06     84s] 
[04/21 19:53:06     84s] *** Summary of all messages that are not suppressed in this session:
[04/21 19:53:06     84s] Severity  ID               Count  Summary                                  
[04/21 19:53:06     84s] WARNING   IMPPTN-1250          3  Pin placement has been enabled on metal ...
[04/21 19:53:06     84s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[04/21 19:53:06     84s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[04/21 19:53:06     84s] WARNING   IMPDB-2078          58  Output pin %s of instance %s is connecte...
[04/21 19:53:06     84s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[04/21 19:53:06     84s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[04/21 19:53:06     84s] WARNING   IMPOPT-7330          2  Net %s has fanout exceed delaycal_use_de...
[04/21 19:53:06     84s] WARNING   IMPOPT-7329          1  Skipping refinePlace due to user configu...
[04/21 19:53:06     84s] *** Message Summary: 74 warning(s), 0 error(s)
[04/21 19:53:06     84s] 
[04/21 19:53:06     84s] *** place_opt_design #1 [finish] () : cpu/real = 0:01:10.4/0:01:23.8 (0.8), totSession cpu/real = 0:01:24.8/0:03:30.2 (0.4), mem = 3288.8M
[04/21 19:53:06     84s] 
[04/21 19:53:06     84s] =============================================================================================
[04/21 19:53:06     84s]  Final TAT Report : place_opt_design #1                                         23.30-p003_1
[04/21 19:53:06     84s] =============================================================================================
[04/21 19:53:06     84s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:53:06     84s] ---------------------------------------------------------------------------------------------
[04/21 19:53:06     84s] [ InitOpt                ]      1   0:00:08.2  (   9.8 % )     0:00:11.7 /  0:00:05.6    0.5
[04/21 19:53:06     84s] [ TnsOpt                 ]      1   0:00:01.3  (   1.5 % )     0:00:01.4 /  0:00:01.4    1.0
[04/21 19:53:06     84s] [ GlobalOpt              ]      1   0:00:01.0  (   1.3 % )     0:00:01.0 /  0:00:01.1    1.0
[04/21 19:53:06     84s] [ DrvOpt                 ]      5   0:00:05.1  (   6.0 % )     0:00:05.1 /  0:00:05.0    1.0
[04/21 19:53:06     84s] [ SimplifyNetlist        ]      1   0:00:01.1  (   1.3 % )     0:00:01.1 /  0:00:01.1    1.0
[04/21 19:53:06     84s] [ SkewPreCTSReport       ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[04/21 19:53:06     84s] [ AreaOpt                ]      3   0:00:07.1  (   8.4 % )     0:00:07.1 /  0:00:07.1    1.0
[04/21 19:53:06     84s] [ ViewPruning            ]     10   0:00:00.3  (   0.4 % )     0:00:01.0 /  0:00:01.0    1.0
[04/21 19:53:06     84s] [ OptSummaryReport       ]      3   0:00:00.0  (   0.1 % )     0:00:04.1 /  0:00:03.9    1.0
[04/21 19:53:06     84s] [ MetricReport           ]     13   0:00:01.5  (   1.8 % )     0:00:01.5 /  0:00:01.3    0.8
[04/21 19:53:06     84s] [ DrvReport              ]      3   0:00:00.5  (   0.6 % )     0:00:00.5 /  0:00:00.3    0.6
[04/21 19:53:06     84s] [ SlackTraversorInit     ]     11   0:00:00.1  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[04/21 19:53:06     84s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[04/21 19:53:06     84s] [ LibAnalyzerInit        ]      1   0:00:00.4  (   0.5 % )     0:00:00.4 /  0:00:00.4    1.0
[04/21 19:53:06     84s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:53:06     84s] [ PlacerInterfaceInit    ]      3   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[04/21 19:53:06     84s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[04/21 19:53:06     84s] [ GlobalPlace            ]      1   0:00:26.7  (  31.8 % )     0:00:27.6 /  0:00:26.0    0.9
[04/21 19:53:06     84s] [ IncrReplace            ]      1   0:00:14.0  (  16.6 % )     0:00:16.5 /  0:00:16.2    1.0
[04/21 19:53:06     84s] [ RefinePlace            ]      4   0:00:01.3  (   1.5 % )     0:00:01.3 /  0:00:01.3    1.0
[04/21 19:53:06     84s] [ DetailPlaceInit        ]      6   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[04/21 19:53:06     84s] [ EarlyGlobalRoute       ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 19:53:06     84s] [ ExtractRC              ]      3   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:53:06     84s] [ UpdateTimingGraph      ]      8   0:00:00.4  (   0.5 % )     0:00:06.3 /  0:00:06.3    1.0
[04/21 19:53:06     84s] [ FullDelayCalc          ]      3   0:00:04.3  (   5.2 % )     0:00:04.3 /  0:00:04.3    1.0
[04/21 19:53:06     84s] [ TimingUpdate           ]     47   0:00:03.0  (   3.6 % )     0:00:03.0 /  0:00:03.0    1.0
[04/21 19:53:06     84s] [ TimingReport           ]      3   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:53:06     84s] [ GenerateReports        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:53:06     84s] [ IncrTimingUpdate       ]     11   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 19:53:06     84s] [ MISC                   ]          0:00:06.2  (   7.4 % )     0:00:06.2 /  0:00:01.1    0.2
[04/21 19:53:06     84s] ---------------------------------------------------------------------------------------------
[04/21 19:53:06     84s]  place_opt_design #1 TOTAL          0:01:23.8  ( 100.0 % )     0:01:23.8 /  0:01:10.4    0.8
[04/21 19:53:06     84s] ---------------------------------------------------------------------------------------------
[04/21 19:53:06     84s] 
[04/21 19:53:06     84s] #% End place_opt_design (date=04/21 19:53:06, total cpu=0:01:10, real=0:01:24, peak res=3055.9M, current mem=2891.9M)
[04/21 19:53:06     84s] <CMD> checkPlace reports/ATmega328pb.checkPlace
[04/21 19:53:06     84s] OPERPROF: Starting checkPlace at level 1, MEM:3288.8M, EPOCH TIME: 1745239986.605888
[04/21 19:53:06     84s] Processing tracks to init pin-track alignment.
[04/21 19:53:06     84s] z: 2, totalTracks: 1
[04/21 19:53:06     84s] z: 4, totalTracks: 1
[04/21 19:53:06     84s] z: 6, totalTracks: 1
[04/21 19:53:06     84s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:53:06     84s] Cell ATmega328pb LLGs are deleted
[04/21 19:53:06     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:06     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:06     84s] # Building ATmega328pb llgBox search-tree.
[04/21 19:53:06     84s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3288.8M, EPOCH TIME: 1745239986.610374
[04/21 19:53:06     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:06     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:06     84s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3288.8M, EPOCH TIME: 1745239986.610599
[04/21 19:53:06     84s] Max number of tech site patterns supported in site array is 256.
[04/21 19:53:06     84s] Core basic site is HD_CoreSite
[04/21 19:53:06     84s] After signature check, allow fast init is false, keep pre-filter is true.
[04/21 19:53:06     84s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/21 19:53:06     84s] SiteArray: non-trimmed site array dimensions = 122 x 995
[04/21 19:53:06     84s] SiteArray: use 626,688 bytes
[04/21 19:53:06     84s] SiteArray: current memory after site array memory allocation 3288.8M
[04/21 19:53:06     84s] SiteArray: FP blocked sites are writable
[04/21 19:53:06     84s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/21 19:53:06     84s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3288.8M, EPOCH TIME: 1745239986.618926
[04/21 19:53:06     84s] Process 133 wires and vias for routing blockage analysis
[04/21 19:53:06     84s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:3288.8M, EPOCH TIME: 1745239986.619010
[04/21 19:53:06     84s] SiteArray: number of non floorplan blocked sites for llg default is 121390
[04/21 19:53:06     84s] Atter site array init, number of instance map data is 0.
[04/21 19:53:06     84s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.009, REAL:0.009, MEM:3288.8M, EPOCH TIME: 1745239986.619267
[04/21 19:53:06     84s] 
[04/21 19:53:06     84s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:53:06     84s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:53:06     84s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.009, REAL:0.009, MEM:3288.8M, EPOCH TIME: 1745239986.619600
[04/21 19:53:06     84s] Begin checking placement ... (start mem=3288.8M, init mem=3288.8M)
[04/21 19:53:06     84s] Begin checking exclusive groups violation ...
[04/21 19:53:06     84s] There are 0 groups to check, max #box is 0, total #box is 0
[04/21 19:53:06     84s] Finished checking exclusive groups violations. Found 0 Vio.
[04/21 19:53:06     84s] 
[04/21 19:53:06     84s] Running CheckPlace using 1 thread in normal mode...
[04/21 19:53:06     84s] 
[04/21 19:53:06     84s] ...checkPlace normal is done!
[04/21 19:53:06     84s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3288.8M, EPOCH TIME: 1745239986.666574
[04/21 19:53:06     84s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.003, REAL:0.003, MEM:3288.8M, EPOCH TIME: 1745239986.670068
[04/21 19:53:06     84s] Overlapping with other instance:	68
[04/21 19:53:06     84s] *info: Placed = 9649          
[04/21 19:53:06     84s] *info: Unplaced = 0           
[04/21 19:53:06     84s] Placement Density:69.52%(113493/163245)
[04/21 19:53:06     84s] Placement Density (including fixed std cells):69.52%(113493/163245)
[04/21 19:53:06     84s] Cell ATmega328pb LLGs are deleted
[04/21 19:53:06     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9649).
[04/21 19:53:06     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:06     84s] # Resetting pin-track-align track data.
[04/21 19:53:06     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:06     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:06     84s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3288.8M)
[04/21 19:53:06     84s] OPERPROF: Finished checkPlace at level 1, CPU:0.067, REAL:0.067, MEM:3288.8M, EPOCH TIME: 1745239986.672937
[04/21 19:53:06     84s] <CMD> saveDesign outputs/ATmega328pb.prects.enc
[04/21 19:53:06     84s] #% Begin save design ... (date=04/21 19:53:06, mem=2894.8M)
[04/21 19:53:06     84s] % Begin Save ccopt configuration ... (date=04/21 19:53:06, mem=2894.8M)
[04/21 19:53:06     84s] % End Save ccopt configuration ... (date=04/21 19:53:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=2896.5M, current mem=2896.5M)
[04/21 19:53:06     84s] % Begin Save netlist data ... (date=04/21 19:53:06, mem=2896.5M)
[04/21 19:53:06     84s] Writing Binary DB to outputs/ATmega328pb.prects.enc.dat/ATmega328pb.v.bin in single-threaded mode...
[04/21 19:53:06     85s] % End Save netlist data ... (date=04/21 19:53:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=2896.8M, current mem=2896.8M)
[04/21 19:53:06     85s] Saving symbol-table file ...
[04/21 19:53:06     85s] Saving congestion map file outputs/ATmega328pb.prects.enc.dat/ATmega328pb.route.congmap.gz ...
[04/21 19:53:06     85s] % Begin Save AAE data ... (date=04/21 19:53:06, mem=2896.9M)
[04/21 19:53:06     85s] Saving AAE Data ...
[04/21 19:53:06     85s] % End Save AAE data ... (date=04/21 19:53:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=2898.7M, current mem=2898.7M)
[04/21 19:53:07     85s] Saving preference file outputs/ATmega328pb.prects.enc.dat/gui.pref.tcl ...
[04/21 19:53:07     85s] Saving mode setting ...
[04/21 19:53:07     85s] Saving root attributes to be loaded post write_db ...
[04/21 19:53:07     85s] Saving global file ...
[04/21 19:53:07     85s] Saving root attributes to be loaded previous write_db ...
[04/21 19:53:07     85s] % Begin Save floorplan data ... (date=04/21 19:53:07, mem=2901.6M)
[04/21 19:53:07     85s] Saving floorplan file ...
[04/21 19:53:07     85s] % End Save floorplan data ... (date=04/21 19:53:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=2901.7M, current mem=2901.7M)
[04/21 19:53:07     85s] Saving PG file outputs/ATmega328pb.prects.enc.dat/ATmega328pb.pg.gz, version#2, (Created by Innovus v23.30-p003_1 on Mon Apr 21 19:53:07 2025)
[04/21 19:53:07     85s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3290.3M) ***
[04/21 19:53:07     85s] *info - save blackBox cells to lef file outputs/ATmega328pb.prects.enc.dat/ATmega328pb.bbox.lef
[04/21 19:53:07     85s] Saving Drc markers ...
[04/21 19:53:07     85s] ... 314 markers are saved ...
[04/21 19:53:07     85s] ... 0 geometry drc markers are saved ...
[04/21 19:53:07     85s] ... 0 antenna drc markers are saved ...
[04/21 19:53:07     85s] % Begin Save placement data ... (date=04/21 19:53:07, mem=2901.9M)
[04/21 19:53:07     85s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/21 19:53:07     85s] Save Adaptive View Pruning View Names to Binary file
[04/21 19:53:07     85s] view_ss_v1p08_125c
[04/21 19:53:07     85s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3293.3M) ***
[04/21 19:53:07     85s] % End Save placement data ... (date=04/21 19:53:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=2902.3M, current mem=2902.3M)
[04/21 19:53:07     85s] % Begin Save routing data ... (date=04/21 19:53:07, mem=2902.3M)
[04/21 19:53:07     85s] Saving route file ...
[04/21 19:53:07     85s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3290.3M) ***
[04/21 19:53:07     85s] % End Save routing data ... (date=04/21 19:53:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=2902.6M, current mem=2902.6M)
[04/21 19:53:07     85s] Saving property file outputs/ATmega328pb.prects.enc.dat/ATmega328pb.prop
[04/21 19:53:07     85s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3293.3M) ***
[04/21 19:53:07     85s] Saving rc congestion map outputs/ATmega328pb.prects.enc.dat/ATmega328pb.congmap.gz ...
[04/21 19:53:07     85s] % Begin Save power constraints data ... (date=04/21 19:53:07, mem=2903.9M)
[04/21 19:53:07     85s] % End Save power constraints data ... (date=04/21 19:53:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=2903.9M, current mem=2903.9M)
[04/21 19:53:08     85s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[04/21 19:53:08     85s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[04/21 19:53:08     85s] Generated self-contained design ATmega328pb.prects.enc.dat
[04/21 19:53:08     86s] #% End save design ... (date=04/21 19:53:08, total cpu=0:00:01.1, real=0:00:02.0, peak res=2907.2M, current mem=2907.2M)
[04/21 19:53:08     86s] *** Message Summary: 0 warning(s), 0 error(s)
[04/21 19:53:08     86s] 
[04/21 19:53:08     86s] <CMD> earlyGlobalRoute
[04/21 19:53:08     86s] #% Begin earlyGlobalRoute (date=04/21 19:53:08, mem=2907.2M)
[04/21 19:53:08     86s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[04/21 19:53:08     86s] Type 'man IMPPTN-1250' for more detail.
[04/21 19:53:08     86s] Running pre-eGR process
[04/21 19:53:08     86s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[04/21 19:53:08     86s] Type 'man IMPPTN-1250' for more detail.
[04/21 19:53:08     86s] [NR-eGR] Started Early Global Route ( Curr Mem: 3.22 MB )
[04/21 19:53:08     86s] (I)      Initializing eGR engine (regular)
[04/21 19:53:08     86s] Set min layer with design mode ( 1 )
[04/21 19:53:08     86s] Set max layer with design mode ( 5 )
[04/21 19:53:08     86s] (I)      clean place blk overflow:
[04/21 19:53:08     86s] (I)      H : enabled 1.00 0
[04/21 19:53:08     86s] (I)      V : enabled 1.00 0
[04/21 19:53:08     86s] (I)      Initializing eGR engine (regular)
[04/21 19:53:08     86s] Set min layer with design mode ( 1 )
[04/21 19:53:08     86s] Set max layer with design mode ( 5 )
[04/21 19:53:08     86s] (I)      clean place blk overflow:
[04/21 19:53:08     86s] (I)      H : enabled 1.00 0
[04/21 19:53:08     86s] (I)      V : enabled 1.00 0
[04/21 19:53:08     86s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.22 MB )
[04/21 19:53:08     86s] (I)      Running eGR Regular flow
[04/21 19:53:08     86s] (I)      # wire layers (front) : 8
[04/21 19:53:08     86s] (I)      # wire layers (back)  : 0
[04/21 19:53:08     86s] (I)      min wire layer : 1
[04/21 19:53:08     86s] (I)      max wire layer : 7
[04/21 19:53:08     86s] (I)      # cut layers (front) : 7
[04/21 19:53:08     86s] (I)      # cut layers (back)  : 0
[04/21 19:53:08     86s] (I)      min cut layer : 1
[04/21 19:53:08     86s] (I)      max cut layer : 6
[04/21 19:53:08     86s] (I)      ================================ Layers ================================
[04/21 19:53:08     86s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:53:08     86s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[04/21 19:53:08     86s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:53:08     86s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[04/21 19:53:08     86s] (I)      | 33 |  0 |    CONT |     cut |      1 |       |       |       |       |
[04/21 19:53:08     86s] (I)      |  1 |  1 |  METAL1 |    wire |      1 |       |   160 |   170 |   410 |
[04/21 19:53:08     86s] (I)      | 34 |  1 |   VIA12 |     cut |      1 |       |       |       |       |
[04/21 19:53:08     86s] (I)      |  2 |  2 |  METAL2 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:53:08     86s] (I)      | 35 |  2 |   VIA23 |     cut |      1 |       |       |       |       |
[04/21 19:53:08     86s] (I)      |  3 |  3 |  METAL3 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:53:08     86s] (I)      | 36 |  3 |   VIA34 |     cut |      1 |       |       |       |       |
[04/21 19:53:08     86s] (I)      |  4 |  4 |  METAL4 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:53:08     86s] (I)      | 37 |  4 |   VIA45 |     cut |      1 |       |       |       |       |
[04/21 19:53:08     86s] (I)      |  5 |  5 |  METAL5 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:53:08     86s] (I)      | 38 |  5 |   VIA56 |     cut |      1 |       |       |       |       |
[04/21 19:53:08     86s] (I)      |  6 |  6 |  METAL6 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:53:08     86s] (I)      | 39 |  6 |   VIA67 |     cut |      1 |       |       |       |       |
[04/21 19:53:08     86s] (I)      |  7 |  7 |  METAL7 |    wire |      1 |       |   420 |   420 |   840 |
[04/21 19:53:08     86s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:53:08     86s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[04/21 19:53:08     86s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:53:08     86s] (I)      Started Import and model ( Curr Mem: 3.22 MB )
[04/21 19:53:08     86s] (I)      == Non-default Options ==
[04/21 19:53:08     86s] (I)      Maximum routing layer                              : 5
[04/21 19:53:08     86s] (I)      Minimum routing layer                              : 1
[04/21 19:53:08     86s] (I)      Top routing layer                                  : 5
[04/21 19:53:08     86s] (I)      Bottom routing layer                               : 1
[04/21 19:53:08     86s] (I)      Number of threads                                  : 1
[04/21 19:53:08     86s] (I)      Route tie net to shape                             : auto
[04/21 19:53:08     86s] (I)      Method to set GCell size                           : row
[04/21 19:53:08     86s] (I)      Tie hi/lo max distance                             : 32.800000
[04/21 19:53:08     86s] (I)      Counted 133 PG shapes. eGR will not process PG shapes layer by layer.
[04/21 19:53:08     86s] (I)      ============== Pin Summary ==============
[04/21 19:53:08     86s] (I)      +-------+--------+---------+------------+
[04/21 19:53:08     86s] (I)      | Layer | # pins | % total |      Group |
[04/21 19:53:08     86s] (I)      +-------+--------+---------+------------+
[04/21 19:53:08     86s] (I)      |     1 |  39379 |  100.00 |        Pin |
[04/21 19:53:08     86s] (I)      |     2 |      0 |    0.00 | Pin access |
[04/21 19:53:08     86s] (I)      |     3 |      0 |    0.00 | Pin access |
[04/21 19:53:08     86s] (I)      |     4 |      0 |    0.00 |      Other |
[04/21 19:53:08     86s] (I)      |     5 |      0 |    0.00 |      Other |
[04/21 19:53:08     86s] (I)      |     6 |      0 |    0.00 |      Other |
[04/21 19:53:08     86s] (I)      |     7 |      0 |    0.00 |      Other |
[04/21 19:53:08     86s] (I)      +-------+--------+---------+------------+
[04/21 19:53:08     86s] (I)      Use row-based GCell size
[04/21 19:53:08     86s] (I)      Use row-based GCell align
[04/21 19:53:08     86s] (I)      layer 0 area = 80000
[04/21 19:53:08     86s] (I)      layer 1 area = 120000
[04/21 19:53:08     86s] (I)      layer 2 area = 120000
[04/21 19:53:08     86s] (I)      layer 3 area = 120000
[04/21 19:53:08     86s] (I)      layer 4 area = 120000
[04/21 19:53:08     86s] (I)      GCell unit size   : 3280
[04/21 19:53:08     86s] (I)      GCell multiplier  : 1
[04/21 19:53:08     86s] (I)      GCell row height  : 3280
[04/21 19:53:08     86s] (I)      Actual row height : 3280
[04/21 19:53:08     86s] (I)      GCell align ref   : 8200 8200
[04/21 19:53:08     86s] [NR-eGR] Track table information for default rule: 
[04/21 19:53:08     86s] [NR-eGR] METAL1 has single uniform track structure
[04/21 19:53:08     86s] [NR-eGR] METAL2 has single uniform track structure
[04/21 19:53:08     86s] [NR-eGR] METAL3 has single uniform track structure
[04/21 19:53:08     86s] [NR-eGR] METAL4 has single uniform track structure
[04/21 19:53:08     86s] [NR-eGR] METAL5 has single uniform track structure
[04/21 19:53:08     86s] [NR-eGR] METAL6 has single uniform track structure
[04/21 19:53:08     86s] [NR-eGR] METAL7 has single uniform track structure
[04/21 19:53:08     86s] (I)      ================ Default via =================
[04/21 19:53:08     86s] (I)      +---+--------------------+-------------------+
[04/21 19:53:08     86s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut   |
[04/21 19:53:08     86s] (I)      +---+--------------------+-------------------+
[04/21 19:53:08     86s] (I)      | 1 |    4  Via1_alt_r90 |   25  Via1_2cut_E |
[04/21 19:53:08     86s] (I)      | 2 |    5  Via2         |   29  Via2_2cut_E |
[04/21 19:53:08     86s] (I)      | 3 |    9  Via3         |   33  Via3_2cut_E |
[04/21 19:53:08     86s] (I)      | 4 |   13  Via4         |   37  Via4_2cut_E |
[04/21 19:53:08     86s] (I)      | 5 |   17  Via5         |   41  Via5_2cut_E |
[04/21 19:53:08     86s] (I)      | 6 |   23  Via6_r90     |   45  Via6_2cut_E |
[04/21 19:53:08     86s] (I)      +---+--------------------+-------------------+
[04/21 19:53:08     86s] (I)      Design has 0 placement macros with 0 shapes. 
[04/21 19:53:08     86s] [NR-eGR] Read 123 PG shapes
[04/21 19:53:08     86s] [NR-eGR] Read 0 clock shapes
[04/21 19:53:08     86s] [NR-eGR] Read 0 other shapes
[04/21 19:53:08     86s] [NR-eGR] #Routing Blockages  : 0
[04/21 19:53:08     86s] [NR-eGR] #Instance Blockages : 263816
[04/21 19:53:08     86s] [NR-eGR] #PG Blockages       : 123
[04/21 19:53:08     86s] [NR-eGR] #Halo Blockages     : 0
[04/21 19:53:08     86s] [NR-eGR] #Boundary Blockages : 0
[04/21 19:53:08     86s] [NR-eGR] #Clock Blockages    : 0
[04/21 19:53:08     86s] [NR-eGR] #Other Blockages    : 0
[04/21 19:53:08     86s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/21 19:53:08     86s] (I)      Custom ignore net properties:
[04/21 19:53:08     86s] (I)      1 : NotLegal
[04/21 19:53:08     86s] (I)      Default ignore net properties:
[04/21 19:53:08     86s] (I)      1 : Special
[04/21 19:53:08     86s] (I)      2 : Analog
[04/21 19:53:08     86s] (I)      3 : Fixed
[04/21 19:53:08     86s] (I)      4 : Skipped
[04/21 19:53:08     86s] (I)      5 : MixedSignal
[04/21 19:53:08     86s] (I)      Prerouted net properties:
[04/21 19:53:08     86s] (I)      1 : NotLegal
[04/21 19:53:08     86s] (I)      2 : Special
[04/21 19:53:08     86s] (I)      3 : Analog
[04/21 19:53:08     86s] (I)      4 : Fixed
[04/21 19:53:08     86s] (I)      5 : Skipped
[04/21 19:53:08     86s] (I)      6 : MixedSignal
[04/21 19:53:08     86s] [NR-eGR] Early global route reroute all routable nets
[04/21 19:53:08     86s] [NR-eGR] #prerouted nets         : 0
[04/21 19:53:08     86s] [NR-eGR] #prerouted special nets : 0
[04/21 19:53:08     86s] [NR-eGR] #prerouted wires        : 0
[04/21 19:53:08     86s] [NR-eGR] Read 9751 nets ( ignored 0 )
[04/21 19:53:08     86s] (I)        Front-side 9751 ( ignored 0 )
[04/21 19:53:08     86s] (I)        Back-side  0 ( ignored 0 )
[04/21 19:53:08     86s] (I)        Both-side  0 ( ignored 0 )
[04/21 19:53:08     86s] (I)      Reading macro buffers
[04/21 19:53:08     86s] (I)      Number of macros with buffers: 0
[04/21 19:53:08     86s] (I)      early_global_route_priority property id does not exist.
[04/21 19:53:08     86s] (I)      Read Num Blocks=263939  Num Prerouted Wires=0  Num CS=0
[04/21 19:53:08     86s] (I)      Layer 0 (H) : #blockages 263939 : #preroutes 0
[04/21 19:53:08     86s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 0
[04/21 19:53:08     86s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[04/21 19:53:08     86s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[04/21 19:53:08     86s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[04/21 19:53:08     86s] (I)      Number of ignored nets                =      0
[04/21 19:53:08     86s] (I)      Number of connected nets              =      0
[04/21 19:53:08     86s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/21 19:53:08     86s] (I)      Number of clock nets                  =      3.  Ignored: No
[04/21 19:53:08     86s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/21 19:53:08     86s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/21 19:53:08     86s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/21 19:53:08     86s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/21 19:53:08     86s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/21 19:53:08     86s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[04/21 19:53:08     86s] (I)      Ndr track 0 does not exist
[04/21 19:53:08     86s] (I)      ---------------------Grid Graph Info--------------------
[04/21 19:53:08     86s] (I)      Routing area        : (0, 0) - (424350, 416560)
[04/21 19:53:08     86s] (I)      Core area           : (8200, 8200) - (416150, 408360)
[04/21 19:53:08     86s] (I)      Site width          :   410  (dbu)
[04/21 19:53:08     86s] (I)      Row height          :  3280  (dbu)
[04/21 19:53:08     86s] (I)      GCell row height    :  3280  (dbu)
[04/21 19:53:08     86s] (I)      GCell width         :  3280  (dbu)
[04/21 19:53:08     86s] (I)      GCell height        :  3280  (dbu)
[04/21 19:53:08     86s] (I)      Grid                :   129   127     5
[04/21 19:53:08     86s] (I)      Layer numbers       :     1     2     3     4     5
[04/21 19:53:08     86s] (I)      Vertical capacity   :     0  3280     0  3280     0
[04/21 19:53:08     86s] (I)      Horizontal capacity :  3280     0  3280     0  3280
[04/21 19:53:08     86s] (I)      Default wire width  :   160   200   200   200   200
[04/21 19:53:08     86s] (I)      Default wire space  :   170   200   200   200   200
[04/21 19:53:08     86s] (I)      Default wire pitch  :   330   400   400   400   400
[04/21 19:53:08     86s] (I)      Default pitch size  :   410   410   410   410   410
[04/21 19:53:08     86s] (I)      First track coord   :   410   205   410   205   410
[04/21 19:53:08     86s] (I)      Num tracks per GCell:  8.00  8.00  8.00  8.00  8.00
[04/21 19:53:08     86s] (I)      Total num of tracks :  1015  1035  1015  1035  1015
[04/21 19:53:08     86s] (I)      Num of masks        :     1     1     1     1     1
[04/21 19:53:08     86s] (I)      Num of trim masks   :     0     0     0     0     0
[04/21 19:53:08     86s] (I)      --------------------------------------------------------
[04/21 19:53:08     86s] 
[04/21 19:53:08     86s] [NR-eGR] ============ Routing rule table ============
[04/21 19:53:08     86s] [NR-eGR] Rule id: 0  Nets: 9751
[04/21 19:53:08     86s] [NR-eGR] ========================================
[04/21 19:53:08     86s] [NR-eGR] 
[04/21 19:53:08     86s] (I)      ======== NDR :  =========
[04/21 19:53:08     86s] (I)      +--------------+--------+
[04/21 19:53:08     86s] (I)      |           ID |      0 |
[04/21 19:53:08     86s] (I)      |         Name |        |
[04/21 19:53:08     86s] (I)      |      Default |    yes |
[04/21 19:53:08     86s] (I)      |  Clk Special |     no |
[04/21 19:53:08     86s] (I)      | Hard spacing |     no |
[04/21 19:53:08     86s] (I)      |    NDR track | (none) |
[04/21 19:53:08     86s] (I)      |      NDR via | (none) |
[04/21 19:53:08     86s] (I)      |  Extra space |      0 |
[04/21 19:53:08     86s] (I)      |      Shields |      0 |
[04/21 19:53:08     86s] (I)      |   Demand (H) |      1 |
[04/21 19:53:08     86s] (I)      |   Demand (V) |      1 |
[04/21 19:53:08     86s] (I)      |        #Nets |   9751 |
[04/21 19:53:08     86s] (I)      +--------------+--------+
[04/21 19:53:08     86s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:53:08     86s] (I)      |  Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[04/21 19:53:08     86s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:53:08     86s] (I)      | METAL1    160      170    410      410      1      1      1    100    100        yes |
[04/21 19:53:08     86s] (I)      | METAL2    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:53:08     86s] (I)      | METAL3    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:53:08     86s] (I)      | METAL4    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:53:08     86s] (I)      | METAL5    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:53:08     86s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:53:08     86s] (I)      =============== Blocked Tracks ===============
[04/21 19:53:08     86s] (I)      +-------+---------+----------+---------------+
[04/21 19:53:08     86s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/21 19:53:08     86s] (I)      +-------+---------+----------+---------------+
[04/21 19:53:08     86s] (I)      |     1 |  130935 |   112069 |        85.59% |
[04/21 19:53:08     86s] (I)      |     2 |  131445 |        0 |         0.00% |
[04/21 19:53:08     86s] (I)      |     3 |  130935 |        0 |         0.00% |
[04/21 19:53:08     86s] (I)      |     4 |  131445 |        0 |         0.00% |
[04/21 19:53:08     86s] (I)      |     5 |  130935 |        0 |         0.00% |
[04/21 19:53:08     86s] (I)      +-------+---------+----------+---------------+
[04/21 19:53:08     86s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3.22 MB )
[04/21 19:53:08     86s] (I)      Reset routing kernel
[04/21 19:53:08     86s] (I)      Started Global Routing ( Curr Mem: 3.22 MB )
[04/21 19:53:08     86s] (I)      totalPins=39510  totalGlobalPin=37043 (93.76%)
[04/21 19:53:08     86s] (I)      ================= Net Group Info =================
[04/21 19:53:08     86s] (I)      +----+----------------+--------------+-----------+
[04/21 19:53:08     86s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[04/21 19:53:08     86s] (I)      +----+----------------+--------------+-----------+
[04/21 19:53:08     86s] (I)      |  1 |           9751 |    METAL1(1) | METAL5(5) |
[04/21 19:53:08     86s] (I)      +----+----------------+--------------+-----------+
[04/21 19:53:08     86s] (I)      total 2D Cap : 544909 = (282019 H, 262890 V)
[04/21 19:53:08     86s] (I)      total 2D Demand : 2467 = (2467 H, 0 V)
[04/21 19:53:08     86s] (I)      #blocked GCells = 0
[04/21 19:53:08     86s] (I)      #regions = 1
[04/21 19:53:08     86s] [NR-eGR] Layer group 1: route 9751 net(s) in layer range [1, 5]
[04/21 19:53:08     86s] (I)      
[04/21 19:53:08     86s] (I)      ============  Phase 1a Route ============
[04/21 19:53:08     86s] (I)      Usage: 91470 = (44372 H, 47098 V) = (15.73% H, 17.92% V) = (1.455e+05um H, 1.545e+05um V)
[04/21 19:53:08     86s] (I)      
[04/21 19:53:08     86s] (I)      ============  Phase 1b Route ============
[04/21 19:53:08     86s] (I)      Usage: 91470 = (44372 H, 47098 V) = (15.73% H, 17.92% V) = (1.455e+05um H, 1.545e+05um V)
[04/21 19:53:08     86s] (I)      Overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.000216e+05um
[04/21 19:53:08     86s] (I)      Congestion metric : 0.00%H 0.01%V, 0.01%HV
[04/21 19:53:08     86s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/21 19:53:08     86s] (I)      
[04/21 19:53:08     86s] (I)      ============  Phase 1c Route ============
[04/21 19:53:08     86s] (I)      Usage: 91470 = (44372 H, 47098 V) = (15.73% H, 17.92% V) = (1.455e+05um H, 1.545e+05um V)
[04/21 19:53:08     86s] (I)      
[04/21 19:53:08     86s] (I)      ============  Phase 1d Route ============
[04/21 19:53:08     86s] (I)      Usage: 91470 = (44372 H, 47098 V) = (15.73% H, 17.92% V) = (1.455e+05um H, 1.545e+05um V)
[04/21 19:53:08     86s] (I)      
[04/21 19:53:08     86s] (I)      ============  Phase 1e Route ============
[04/21 19:53:08     86s] (I)      Usage: 91470 = (44372 H, 47098 V) = (15.73% H, 17.92% V) = (1.455e+05um H, 1.545e+05um V)
[04/21 19:53:08     86s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.000216e+05um
[04/21 19:53:08     86s] (I)      
[04/21 19:53:08     86s] (I)      ============  Phase 1l Route ============
[04/21 19:53:08     86s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/21 19:53:08     86s] (I)      Layer  1:      19680        14         7      103040       27008    (79.23%) 
[04/21 19:53:08     86s] (I)      Layer  2:     130410     41938        23           0      130032    ( 0.00%) 
[04/21 19:53:08     86s] (I)      Layer  3:     129920     34805         0           0      130048    ( 0.00%) 
[04/21 19:53:08     86s] (I)      Layer  4:     130410     17292        11           0      130032    ( 0.00%) 
[04/21 19:53:08     86s] (I)      Layer  5:     129920      7069         0           0      130048    ( 0.00%) 
[04/21 19:53:08     86s] (I)      Total:        540340    101118        41      103040      547168    (15.85%) 
[04/21 19:53:08     86s] (I)      
[04/21 19:53:08     86s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/21 19:53:08     86s] [NR-eGR]                        OverCon           OverCon            
[04/21 19:53:08     86s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/21 19:53:08     86s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[04/21 19:53:08     86s] [NR-eGR] ---------------------------------------------------------------
[04/21 19:53:08     86s] [NR-eGR]  METAL1 ( 1)         7( 0.21%)         0( 0.00%)   ( 0.21%) 
[04/21 19:53:08     86s] [NR-eGR]  METAL2 ( 2)        18( 0.11%)         1( 0.01%)   ( 0.12%) 
[04/21 19:53:08     86s] [NR-eGR]  METAL3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/21 19:53:08     86s] [NR-eGR]  METAL4 ( 4)         9( 0.06%)         0( 0.00%)   ( 0.06%) 
[04/21 19:53:08     86s] [NR-eGR]  METAL5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/21 19:53:08     86s] [NR-eGR] ---------------------------------------------------------------
[04/21 19:53:08     86s] [NR-eGR]        Total        34( 0.05%)         1( 0.00%)   ( 0.05%) 
[04/21 19:53:08     86s] [NR-eGR] 
[04/21 19:53:08     86s] (I)      Finished Global Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3.22 MB )
[04/21 19:53:08     86s] (I)      Updating congestion map
[04/21 19:53:08     86s] (I)      total 2D Cap : 545513 = (282623 H, 262890 V)
[04/21 19:53:08     86s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.02% V
[04/21 19:53:08     86s] (I)      Running track assignment and export wires
[04/21 19:53:08     86s] (I)      Delete wires for 9751 nets 
[04/21 19:53:08     86s] (I)      ============= Track Assignment ============
[04/21 19:53:08     86s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.22 MB )
[04/21 19:53:08     86s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[04/21 19:53:08     86s] (I)      Run Multi-thread track assignment
[04/21 19:53:08     86s] (I)      Finished Track Assignment (1T) ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3.23 MB )
[04/21 19:53:08     86s] (I)      Started Export ( Curr Mem: 3.23 MB )
[04/21 19:53:08     86s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[04/21 19:53:08     86s] [NR-eGR] Total eGR-routed clock nets wire length: 11987um, number of vias: 3725
[04/21 19:53:08     86s] [NR-eGR] --------------------------------------------------------------------------
[04/21 19:53:08     86s] [NR-eGR]                 Length (um)   Vias 
[04/21 19:53:08     86s] [NR-eGR] -----------------------------------
[04/21 19:53:08     86s] [NR-eGR]  METAL1  (1H)         23186  40193 
[04/21 19:53:08     86s] [NR-eGR]  METAL2  (2V)        105893  26847 
[04/21 19:53:08     86s] [NR-eGR]  METAL3  (3H)        105961   4926 
[04/21 19:53:08     86s] [NR-eGR]  METAL4  (4V)         55159   1525 
[04/21 19:53:08     86s] [NR-eGR]  METAL5  (5H)         23402      0 
[04/21 19:53:08     86s] [NR-eGR]  METAL6  (6V)             0      0 
[04/21 19:53:08     86s] [NR-eGR]  METAL7  (7H)             0      0 
[04/21 19:53:08     86s] [NR-eGR] -----------------------------------
[04/21 19:53:08     86s] [NR-eGR]          Total       313601  73491 
[04/21 19:53:08     86s] [NR-eGR] --------------------------------------------------------------------------
[04/21 19:53:08     86s] [NR-eGR] Total half perimeter of net bounding box: 246147um
[04/21 19:53:08     86s] [NR-eGR] Total length: 313601um, number of vias: 73491
[04/21 19:53:08     86s] [NR-eGR] --------------------------------------------------------------------------
[04/21 19:53:08     86s] (I)      == Layer wire length by net rule ==
[04/21 19:53:08     86s] (I)                       Default 
[04/21 19:53:08     86s] (I)      -------------------------
[04/21 19:53:08     86s] (I)       METAL1  (1H)    23186um 
[04/21 19:53:08     86s] (I)       METAL2  (2V)   105893um 
[04/21 19:53:08     86s] (I)       METAL3  (3H)   105961um 
[04/21 19:53:08     86s] (I)       METAL4  (4V)    55159um 
[04/21 19:53:08     86s] (I)       METAL5  (5H)    23402um 
[04/21 19:53:08     86s] (I)       METAL6  (6V)        0um 
[04/21 19:53:08     86s] (I)       METAL7  (7H)        0um 
[04/21 19:53:08     86s] (I)      -------------------------
[04/21 19:53:08     86s] (I)               Total  313601um 
[04/21 19:53:08     86s] (I)      == Layer via count by net rule ==
[04/21 19:53:08     86s] (I)                      Default 
[04/21 19:53:08     86s] (I)      ------------------------
[04/21 19:53:08     86s] (I)       METAL1  (1H)     40193 
[04/21 19:53:08     86s] (I)       METAL2  (2V)     26847 
[04/21 19:53:08     86s] (I)       METAL3  (3H)      4926 
[04/21 19:53:08     86s] (I)       METAL4  (4V)      1525 
[04/21 19:53:08     86s] (I)       METAL5  (5H)         0 
[04/21 19:53:08     86s] (I)       METAL6  (6V)         0 
[04/21 19:53:08     86s] (I)       METAL7  (7H)         0 
[04/21 19:53:08     86s] (I)      ------------------------
[04/21 19:53:08     86s] (I)               Total    73491 
[04/21 19:53:08     86s] (I)      Finished Export ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 3.17 MB )
[04/21 19:53:08     86s] eee: Design is not marked Stenier-routed. Cleaning up the RC Grid.
[04/21 19:53:08     86s] eee: RC Grid memory freed = 16464 (14 X 14 X 7 X 12b)
[04/21 19:53:08     86s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.29 sec, Real: 0.29 sec, Curr Mem: 3.17 MB )
[04/21 19:53:08     86s] [NR-eGR] Finished Early Global Route ( CPU: 0.29 sec, Real: 0.29 sec, Curr Mem: 3.16 MB )
[04/21 19:53:08     86s] (I)      ======================================== Runtime Summary =========================================
[04/21 19:53:08     86s] (I)       Step                                                 %      Start     Finish      Real       CPU 
[04/21 19:53:08     86s] (I)      --------------------------------------------------------------------------------------------------
[04/21 19:53:08     86s] (I)       Early Global Route                             100.00%  72.98 sec  73.27 sec  0.29 sec  0.29 sec 
[04/21 19:53:08     86s] (I)       +-Early Global Route kernel                     98.77%  72.98 sec  73.27 sec  0.29 sec  0.29 sec 
[04/21 19:53:08     86s] (I)       | +-Import and model                            21.26%  72.98 sec  73.04 sec  0.06 sec  0.06 sec 
[04/21 19:53:08     86s] (I)       | | +-Create place DB                            5.61%  72.98 sec  73.00 sec  0.02 sec  0.02 sec 
[04/21 19:53:08     86s] (I)       | | | +-Import place data                        5.59%  72.98 sec  73.00 sec  0.02 sec  0.02 sec 
[04/21 19:53:08     86s] (I)       | | | | +-Read instances and placement           1.55%  72.98 sec  72.99 sec  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)       | | | | +-Read nets                              3.91%  72.99 sec  73.00 sec  0.01 sec  0.01 sec 
[04/21 19:53:08     86s] (I)       | | +-Create route DB                           14.30%  73.00 sec  73.04 sec  0.04 sec  0.04 sec 
[04/21 19:53:08     86s] (I)       | | | +-Import route data (1T)                  14.23%  73.00 sec  73.04 sec  0.04 sec  0.04 sec 
[04/21 19:53:08     86s] (I)       | | | | +-Read blockages ( Layer 1-5 )           6.66%  73.00 sec  73.02 sec  0.02 sec  0.02 sec 
[04/21 19:53:08     86s] (I)       | | | | | +-Read routing blockages               0.00%  73.00 sec  73.00 sec  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)       | | | | | +-Read instance blockages              6.22%  73.00 sec  73.02 sec  0.02 sec  0.02 sec 
[04/21 19:53:08     86s] (I)       | | | | | +-Read PG blockages                    0.06%  73.02 sec  73.02 sec  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)       | | | | | | +-Allocate memory for PG via list    0.00%  73.02 sec  73.02 sec  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)       | | | | | +-Read clock blockages                 0.00%  73.02 sec  73.02 sec  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)       | | | | | +-Read other blockages                 0.00%  73.02 sec  73.02 sec  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)       | | | | | +-Read halo blockages                  0.01%  73.02 sec  73.02 sec  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)       | | | | | +-Read boundary cut boxes              0.00%  73.02 sec  73.02 sec  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)       | | | | +-Read blackboxes                        0.00%  73.02 sec  73.02 sec  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)       | | | | +-Read prerouted                         2.07%  73.02 sec  73.03 sec  0.01 sec  0.01 sec 
[04/21 19:53:08     86s] (I)       | | | | +-Read nets                              0.67%  73.03 sec  73.03 sec  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)       | | | | +-Set up via pillars                     0.02%  73.03 sec  73.03 sec  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)       | | | | +-Initialize 3D grid graph               0.02%  73.03 sec  73.03 sec  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)       | | | | +-Model blockage capacity                3.47%  73.03 sec  73.04 sec  0.01 sec  0.01 sec 
[04/21 19:53:08     86s] (I)       | | | | | +-Initialize 3D capacity               3.29%  73.03 sec  73.04 sec  0.01 sec  0.01 sec 
[04/21 19:53:08     86s] (I)       | | +-Read aux data                              0.00%  73.04 sec  73.04 sec  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)       | | +-Others data preparation                    0.01%  73.04 sec  73.04 sec  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)       | | +-Create route kernel                        0.76%  73.04 sec  73.04 sec  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)       | +-Global Routing                              18.92%  73.04 sec  73.10 sec  0.05 sec  0.05 sec 
[04/21 19:53:08     86s] (I)       | | +-Initialization                             0.77%  73.04 sec  73.05 sec  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)       | | +-Net group 1                               17.46%  73.05 sec  73.10 sec  0.05 sec  0.05 sec 
[04/21 19:53:08     86s] (I)       | | | +-Generate topology                        2.29%  73.05 sec  73.05 sec  0.01 sec  0.01 sec 
[04/21 19:53:08     86s] (I)       | | | +-Phase 1a                                 4.03%  73.05 sec  73.07 sec  0.01 sec  0.01 sec 
[04/21 19:53:08     86s] (I)       | | | | +-Pattern routing (1T)                   3.30%  73.05 sec  73.06 sec  0.01 sec  0.01 sec 
[04/21 19:53:08     86s] (I)       | | | | +-Add via demand to 2D                   0.58%  73.06 sec  73.07 sec  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)       | | | +-Phase 1b                                 1.98%  73.07 sec  73.07 sec  0.01 sec  0.01 sec 
[04/21 19:53:08     86s] (I)       | | | +-Phase 1c                                 0.00%  73.07 sec  73.07 sec  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)       | | | +-Phase 1d                                 0.00%  73.07 sec  73.07 sec  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)       | | | +-Phase 1e                                 0.04%  73.07 sec  73.07 sec  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)       | | | | +-Route legalization                     0.00%  73.07 sec  73.07 sec  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)       | | | +-Phase 1l                                 8.52%  73.07 sec  73.10 sec  0.02 sec  0.02 sec 
[04/21 19:53:08     86s] (I)       | | | | +-Layer assignment (1T)                  8.34%  73.07 sec  73.10 sec  0.02 sec  0.02 sec 
[04/21 19:53:08     86s] (I)       | +-Export cong map                              0.45%  73.10 sec  73.10 sec  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)       | | +-Export 2D cong map                         0.05%  73.10 sec  73.10 sec  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)       | +-Extract Global 3D Wires                      0.88%  73.11 sec  73.11 sec  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)       | +-Track Assignment (1T)                       19.98%  73.11 sec  73.17 sec  0.06 sec  0.06 sec 
[04/21 19:53:08     86s] (I)       | | +-Initialization                             0.16%  73.11 sec  73.11 sec  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)       | | +-Track Assignment Kernel                   19.36%  73.11 sec  73.17 sec  0.06 sec  0.06 sec 
[04/21 19:53:08     86s] (I)       | | +-Free Memory                                0.00%  73.17 sec  73.17 sec  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)       | +-Export                                      34.51%  73.17 sec  73.27 sec  0.10 sec  0.10 sec 
[04/21 19:53:08     86s] (I)       | | +-Export DB wires                            7.18%  73.17 sec  73.19 sec  0.02 sec  0.02 sec 
[04/21 19:53:08     86s] (I)       | | | +-Export all nets                          5.66%  73.17 sec  73.18 sec  0.02 sec  0.02 sec 
[04/21 19:53:08     86s] (I)       | | | +-Set wire vias                            1.19%  73.18 sec  73.19 sec  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)       | | +-Report wirelength                          2.52%  73.19 sec  73.19 sec  0.01 sec  0.01 sec 
[04/21 19:53:08     86s] (I)       | | +-Update net boxes                           2.77%  73.19 sec  73.20 sec  0.01 sec  0.01 sec 
[04/21 19:53:08     86s] (I)       | | +-Update timing                             21.15%  73.20 sec  73.26 sec  0.06 sec  0.06 sec 
[04/21 19:53:08     86s] (I)       | +-Postprocess design                           0.03%  73.27 sec  73.27 sec  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)      ====================== Summary by functions ======================
[04/21 19:53:08     86s] (I)       Lv  Step                                   %      Real       CPU 
[04/21 19:53:08     86s] (I)      ------------------------------------------------------------------
[04/21 19:53:08     86s] (I)        0  Early Global Route               100.00%  0.29 sec  0.29 sec 
[04/21 19:53:08     86s] (I)        1  Early Global Route kernel         98.77%  0.29 sec  0.29 sec 
[04/21 19:53:08     86s] (I)        2  Export                            34.51%  0.10 sec  0.10 sec 
[04/21 19:53:08     86s] (I)        2  Import and model                  21.26%  0.06 sec  0.06 sec 
[04/21 19:53:08     86s] (I)        2  Track Assignment (1T)             19.98%  0.06 sec  0.06 sec 
[04/21 19:53:08     86s] (I)        2  Global Routing                    18.92%  0.05 sec  0.05 sec 
[04/21 19:53:08     86s] (I)        2  Extract Global 3D Wires            0.88%  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)        2  Export cong map                    0.45%  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)        2  Postprocess design                 0.03%  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)        3  Update timing                     21.15%  0.06 sec  0.06 sec 
[04/21 19:53:08     86s] (I)        3  Track Assignment Kernel           19.36%  0.06 sec  0.06 sec 
[04/21 19:53:08     86s] (I)        3  Net group 1                       17.46%  0.05 sec  0.05 sec 
[04/21 19:53:08     86s] (I)        3  Create route DB                   14.30%  0.04 sec  0.04 sec 
[04/21 19:53:08     86s] (I)        3  Export DB wires                    7.18%  0.02 sec  0.02 sec 
[04/21 19:53:08     86s] (I)        3  Create place DB                    5.61%  0.02 sec  0.02 sec 
[04/21 19:53:08     86s] (I)        3  Update net boxes                   2.77%  0.01 sec  0.01 sec 
[04/21 19:53:08     86s] (I)        3  Report wirelength                  2.52%  0.01 sec  0.01 sec 
[04/21 19:53:08     86s] (I)        3  Initialization                     0.94%  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)        3  Create route kernel                0.76%  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)        3  Export 2D cong map                 0.05%  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)        3  Others data preparation            0.01%  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)        3  Free Memory                        0.00%  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)        4  Import route data (1T)            14.23%  0.04 sec  0.04 sec 
[04/21 19:53:08     86s] (I)        4  Phase 1l                           8.52%  0.02 sec  0.02 sec 
[04/21 19:53:08     86s] (I)        4  Export all nets                    5.66%  0.02 sec  0.02 sec 
[04/21 19:53:08     86s] (I)        4  Import place data                  5.59%  0.02 sec  0.02 sec 
[04/21 19:53:08     86s] (I)        4  Phase 1a                           4.03%  0.01 sec  0.01 sec 
[04/21 19:53:08     86s] (I)        4  Generate topology                  2.29%  0.01 sec  0.01 sec 
[04/21 19:53:08     86s] (I)        4  Phase 1b                           1.98%  0.01 sec  0.01 sec 
[04/21 19:53:08     86s] (I)        4  Set wire vias                      1.19%  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)        4  Phase 1e                           0.04%  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)        4  Phase 1c                           0.00%  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)        4  Phase 1d                           0.00%  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)        5  Layer assignment (1T)              8.34%  0.02 sec  0.02 sec 
[04/21 19:53:08     86s] (I)        5  Read blockages ( Layer 1-5 )       6.66%  0.02 sec  0.02 sec 
[04/21 19:53:08     86s] (I)        5  Read nets                          4.58%  0.01 sec  0.01 sec 
[04/21 19:53:08     86s] (I)        5  Model blockage capacity            3.47%  0.01 sec  0.01 sec 
[04/21 19:53:08     86s] (I)        5  Pattern routing (1T)               3.30%  0.01 sec  0.01 sec 
[04/21 19:53:08     86s] (I)        5  Read prerouted                     2.07%  0.01 sec  0.01 sec 
[04/21 19:53:08     86s] (I)        5  Read instances and placement       1.55%  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)        5  Add via demand to 2D               0.58%  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)        5  Initialize 3D grid graph           0.02%  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)        5  Set up via pillars                 0.02%  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)        5  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)        5  Route legalization                 0.00%  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)        6  Read instance blockages            6.22%  0.02 sec  0.02 sec 
[04/21 19:53:08     86s] (I)        6  Initialize 3D capacity             3.29%  0.01 sec  0.01 sec 
[04/21 19:53:08     86s] (I)        6  Read PG blockages                  0.06%  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)        6  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)        6  Read other blockages               0.00%  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)        6  Read clock blockages               0.00%  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] (I)        7  Allocate memory for PG via list    0.00%  0.00 sec  0.00 sec 
[04/21 19:53:08     86s] Running post-eGR process
[04/21 19:53:08     86s] #% End earlyGlobalRoute (date=04/21 19:53:08, total cpu=0:00:00.3, real=0:00:00.0, peak res=2907.2M, current mem=2847.6M)
[04/21 19:53:08     86s] <CMD> reportCongestion -hotspot -file reports/ATmega328pb.congestion.rpt
[04/21 19:53:08     86s] OPERPROF: Starting HotSpotCal at level 1, MEM:3293.8M, EPOCH TIME: 1745239988.504436
[04/21 19:53:08     86s] [hotspot] +------------+---------------+---------------+
[04/21 19:53:08     86s] [hotspot] |            |   max hotspot | total hotspot |
[04/21 19:53:08     86s] [hotspot] +------------+---------------+---------------+
[04/21 19:53:08     86s] [hotspot] | normalized |          0.00 |          0.00 |
[04/21 19:53:08     86s] [hotspot] +------------+---------------+---------------+
[04/21 19:53:08     86s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/21 19:53:08     86s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/21 19:53:08     86s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:3293.8M, EPOCH TIME: 1745239988.505415
[04/21 19:53:08     86s] <CMD> extractRC
[04/21 19:53:08     86s] Extraction called for design 'ATmega328pb' of instances=9649 and nets=10301 using extraction engine 'preRoute' .
[04/21 19:53:08     86s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/21 19:53:08     86s] Type 'man IMPEXT-3530' for more detail.
[04/21 19:53:08     86s] PreRoute RC Extraction called for design ATmega328pb.
[04/21 19:53:08     86s] RC Extraction called in multi-corner(2) mode.
[04/21 19:53:08     86s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/21 19:53:08     86s] Type 'man IMPEXT-6197' for more detail.
[04/21 19:53:08     86s] RCMode: PreRoute
[04/21 19:53:08     86s]       RC Corner Indexes            0       1   
[04/21 19:53:08     86s] Capacitance Scaling Factor   : 1.10066 1.10066 
[04/21 19:53:08     86s] Resistance Scaling Factor    : 1.34236 1.34236 
[04/21 19:53:08     86s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[04/21 19:53:08     86s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[04/21 19:53:08     86s] Shrink Factor                : 1.00000
[04/21 19:53:08     86s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/21 19:53:08     86s] eee: RC Grid memory allocated = 16464 (14 X 14 X 7 X 12b)
[04/21 19:53:08     86s] Updating RC Grid density data for preRoute extraction ...
[04/21 19:53:08     86s] eee: pegSigSF=1.070000
[04/21 19:53:08     86s] Initializing multi-corner resistance tables ...
[04/21 19:53:08     86s] eee: Grid unit RC data computation started
[04/21 19:53:08     86s] eee: Grid unit RC data computation completed
[04/21 19:53:08     86s] eee: l=1 avDens=0.168156 usedTrk=2273.467049 availTrk=13520.000000 sigTrk=2273.467049
[04/21 19:53:08     86s] eee: l=2 avDens=0.241431 usedTrk=3264.148203 availTrk=13520.000000 sigTrk=3264.148203
[04/21 19:53:08     86s] eee: l=3 avDens=0.243103 usedTrk=3267.302207 availTrk=13440.000000 sigTrk=3267.302207
[04/21 19:53:08     86s] eee: l=4 avDens=0.135001 usedTrk=1695.618138 availTrk=12560.000000 sigTrk=1695.618138
[04/21 19:53:08     86s] eee: l=5 avDens=0.070993 usedTrk=715.605428 availTrk=10080.000000 sigTrk=715.605428
[04/21 19:53:08     86s] eee: l=6 avDens=0.023966 usedTrk=124.623659 availTrk=5200.000000 sigTrk=124.623659
[04/21 19:53:08     86s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/21 19:53:08     86s] {RT rc_worst 0 2 5  0}
[04/21 19:53:08     86s] eee: LAM-FP: thresh=1 ; dimX=1035.000000 ; dimY=1016.000000 ; multX=1.000000 ; multY=1.000000 ; minP=410 ; fpMult=1.000000 ;
[04/21 19:53:08     86s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.319101 uaWl=1.000000 uaWlH=0.250500 aWlH=0.000000 lMod=0 pMax=0.846000 pMod=81 pModAss=50 wcR=0.500000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.250000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[04/21 19:53:08     86s] eee: NetCapCache creation started. (Current Mem: 3293.809M) 
[04/21 19:53:08     86s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3293.809M) 
[04/21 19:53:08     86s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(424.350000, 416.560000)], Layers = [f(7) b(0)], Grid size = 32.800000 um, Grid Dim = (13 X 13)
[04/21 19:53:08     86s] eee: Metal Layers Info:
[04/21 19:53:08     86s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:53:08     86s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[04/21 19:53:08     86s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:53:08     86s] eee: |   METAL1 |   1 |   0.160 |   0.170 |   0.410 |  0.000 |   0.83 | H | 0 |  1 |
[04/21 19:53:08     86s] eee: |   METAL2 |   2 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:53:08     86s] eee: |   METAL3 |   3 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:53:08     86s] eee: |   METAL4 |   4 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:53:08     86s] eee: |   METAL5 |   5 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:53:08     86s] eee: |   METAL6 |   6 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:53:08     86s] eee: |   METAL7 |   7 |   0.420 |   0.420 |   1.025 |  0.000 |   0.06 | H | 0 |  1 |
[04/21 19:53:08     86s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:53:08     86s] eee: uC/uR for corner rc_worst, min-width/min-spacing, 30 perc over/under densities.
[04/21 19:53:08     86s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3293.809M)
[04/21 19:53:08     86s] <CMD> rcOut -spef ATmega328pb.spef -rc_corner rc_worst
[04/21 19:53:08     86s] <CMD> extractRC
[04/21 19:53:08     86s] Extraction called for design 'ATmega328pb' of instances=9649 and nets=10301 using extraction engine 'preRoute' .
[04/21 19:53:08     86s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/21 19:53:08     86s] Type 'man IMPEXT-3530' for more detail.
[04/21 19:53:08     86s] PreRoute RC Extraction called for design ATmega328pb.
[04/21 19:53:08     86s] RC Extraction called in multi-corner(2) mode.
[04/21 19:53:08     86s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/21 19:53:08     86s] Type 'man IMPEXT-6197' for more detail.
[04/21 19:53:08     86s] RCMode: PreRoute
[04/21 19:53:08     86s]       RC Corner Indexes            0       1   
[04/21 19:53:08     86s] Capacitance Scaling Factor   : 1.10066 1.10066 
[04/21 19:53:08     86s] Resistance Scaling Factor    : 1.34236 1.34236 
[04/21 19:53:08     86s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[04/21 19:53:08     86s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[04/21 19:53:08     86s] Shrink Factor                : 1.00000
[04/21 19:53:08     86s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/21 19:53:08     86s] eee: RC Grid memory freed = 16464 (14 X 14 X 7 X 12b)
[04/21 19:53:08     86s] eee: RC Grid memory allocated = 16464 (14 X 14 X 7 X 12b)
[04/21 19:53:08     86s] Updating RC Grid density data for preRoute extraction ...
[04/21 19:53:08     86s] eee: pegSigSF=1.070000
[04/21 19:53:08     86s] Initializing multi-corner resistance tables ...
[04/21 19:53:08     86s] eee: Grid unit RC data computation started
[04/21 19:53:08     86s] eee: Grid unit RC data computation completed
[04/21 19:53:08     86s] eee: l=1 avDens=0.168156 usedTrk=2273.467049 availTrk=13520.000000 sigTrk=2273.467049
[04/21 19:53:08     86s] eee: l=2 avDens=0.241431 usedTrk=3264.148203 availTrk=13520.000000 sigTrk=3264.148203
[04/21 19:53:08     86s] eee: l=3 avDens=0.243103 usedTrk=3267.302207 availTrk=13440.000000 sigTrk=3267.302207
[04/21 19:53:08     86s] eee: l=4 avDens=0.135001 usedTrk=1695.618138 availTrk=12560.000000 sigTrk=1695.618138
[04/21 19:53:08     86s] eee: l=5 avDens=0.070993 usedTrk=715.605428 availTrk=10080.000000 sigTrk=715.605428
[04/21 19:53:08     86s] eee: l=6 avDens=0.023966 usedTrk=124.623659 availTrk=5200.000000 sigTrk=124.623659
[04/21 19:53:08     86s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/21 19:53:08     86s] {RT rc_worst 0 2 5  0}
[04/21 19:53:08     86s] eee: LAM-FP: thresh=1 ; dimX=1035.000000 ; dimY=1016.000000 ; multX=1.000000 ; multY=1.000000 ; minP=410 ; fpMult=1.000000 ;
[04/21 19:53:08     86s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.319101 uaWl=1.000000 uaWlH=0.250500 aWlH=0.000000 lMod=0 pMax=0.846000 pMod=81 pModAss=50 wcR=0.500000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.250000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[04/21 19:53:08     86s] eee: NetCapCache creation started. (Current Mem: 3301.441M) 
[04/21 19:53:08     86s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3301.441M) 
[04/21 19:53:08     86s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(424.350000, 416.560000)], Layers = [f(7) b(0)], Grid size = 32.800000 um, Grid Dim = (13 X 13)
[04/21 19:53:08     86s] eee: Metal Layers Info:
[04/21 19:53:08     86s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:53:08     86s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[04/21 19:53:08     86s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:53:08     86s] eee: |   METAL1 |   1 |   0.160 |   0.170 |   0.410 |  0.000 |   0.83 | H | 0 |  1 |
[04/21 19:53:08     86s] eee: |   METAL2 |   2 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:53:08     86s] eee: |   METAL3 |   3 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:53:08     86s] eee: |   METAL4 |   4 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:53:08     86s] eee: |   METAL5 |   5 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:53:08     86s] eee: |   METAL6 |   6 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:53:08     86s] eee: |   METAL7 |   7 |   0.420 |   0.420 |   1.025 |  0.000 |   0.06 | H | 0 |  1 |
[04/21 19:53:08     86s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:53:08     86s] eee: uC/uR for corner rc_worst, min-width/min-spacing, 30 perc over/under densities.
[04/21 19:53:08     86s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3301.441M)
[04/21 19:53:08     86s] <CMD> rcOut -spef ATmega328pb.spef -rc_corner rc_best
[04/21 19:53:08     86s] <CMD> timeDesign -preCTS -setup -expandReg2Reg -pathReports -drvReports -slackReports -numPaths 50 -prefix ATmega328pb_preCTS -outDir reports
[04/21 19:53:08     86s] #optDebug: fT-S <1 1 0 0 0>
[04/21 19:53:08     86s] *** timeDesign #1 [begin] () : totSession cpu/real = 0:01:26.8/0:03:32.6 (0.4), mem = 3301.4M
[04/21 19:53:08     86s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3293.4M, EPOCH TIME: 1745239988.967815
[04/21 19:53:08     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:08     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:08     86s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3293.4M, EPOCH TIME: 1745239988.967872
[04/21 19:53:08     86s] Start to check current routing status for nets...
[04/21 19:53:08     86s] All nets are already routed correctly.
[04/21 19:53:08     86s] End to check current routing status for nets (mem=3293.4M)
[04/21 19:53:08     86s] Effort level <high> specified for reg2reg path_group
[04/21 19:53:09     87s] Effort level <high> specified for reg2cgate path_group
[04/21 19:53:09     87s] Cell ATmega328pb LLGs are deleted
[04/21 19:53:09     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:09     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:09     87s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3307.0M, EPOCH TIME: 1745239989.175649
[04/21 19:53:09     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:09     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:09     87s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3307.0M, EPOCH TIME: 1745239989.175787
[04/21 19:53:09     87s] Max number of tech site patterns supported in site array is 256.
[04/21 19:53:09     87s] Core basic site is HD_CoreSite
[04/21 19:53:09     87s] After signature check, allow fast init is false, keep pre-filter is true.
[04/21 19:53:09     87s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/21 19:53:09     87s] SiteArray: non-trimmed site array dimensions = 122 x 995
[04/21 19:53:09     87s] SiteArray: use 626,688 bytes
[04/21 19:53:09     87s] SiteArray: current memory after site array memory allocation 3307.0M
[04/21 19:53:09     87s] SiteArray: FP blocked sites are writable
[04/21 19:53:09     87s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3307.0M, EPOCH TIME: 1745239989.182969
[04/21 19:53:09     87s] Process 133 wires and vias for routing blockage analysis
[04/21 19:53:09     87s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3307.0M, EPOCH TIME: 1745239989.183042
[04/21 19:53:09     87s] SiteArray: number of non floorplan blocked sites for llg default is 121390
[04/21 19:53:09     87s] Atter site array init, number of instance map data is 0.
[04/21 19:53:09     87s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.007, REAL:0.008, MEM:3307.0M, EPOCH TIME: 1745239989.183308
[04/21 19:53:09     87s] 
[04/21 19:53:09     87s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:53:09     87s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:53:09     87s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.008, MEM:3307.0M, EPOCH TIME: 1745239989.183966
[04/21 19:53:09     87s] Cell ATmega328pb LLGs are deleted
[04/21 19:53:09     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:09     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:09     87s] Starting delay calculation for Setup views
[04/21 19:53:09     87s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/21 19:53:09     87s] #################################################################################
[04/21 19:53:09     87s] # Design Stage: PreRoute
[04/21 19:53:09     87s] # Design Name: ATmega328pb
[04/21 19:53:09     87s] # Design Mode: 90nm
[04/21 19:53:09     87s] # Analysis Mode: MMMC OCV 
[04/21 19:53:09     87s] # Parasitics Mode: No SPEF/RCDB 
[04/21 19:53:09     87s] # Signoff Settings: SI Off 
[04/21 19:53:09     87s] #################################################################################
[04/21 19:53:09     87s] Calculate early delays in OCV mode...
[04/21 19:53:09     87s] Calculate late delays in OCV mode...
[04/21 19:53:09     87s] Topological Sorting (REAL = 0:00:00.0, MEM = 3321.8M, InitMEM = 3321.8M)
[04/21 19:53:09     87s] Start delay calculation (fullDC) (1 T). (MEM=2902.8)
[04/21 19:53:09     87s] End AAE Lib Interpolated Model. (MEM=3330 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:53:10     88s] Total number of fetched objects 9794
[04/21 19:53:10     88s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:53:10     88s] End delay calculation. (MEM=2924.66 CPU=0:00:00.8 REAL=0:00:01.0)
[04/21 19:53:10     88s] End delay calculation (fullDC). (MEM=2924.66 CPU=0:00:00.9 REAL=0:00:01.0)
[04/21 19:53:10     88s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 3371.7M) ***
[04/21 19:53:10     88s] *** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:01:28 mem=3379.7M)
[04/21 19:53:11     88s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_ss_v1p08_125c 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   |reg2cgate| default |flop2flop|
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  | 47.602  |  0.000  |  0.163  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  4017   |    1    |  3227   |  2171   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.523%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------------

[04/21 19:53:11     88s] Reported timing to dir reports
[04/21 19:53:11     88s] Total CPU time: 1.9 sec
[04/21 19:53:11     88s] Total Real time: 3.0 sec
[04/21 19:53:11     88s] Total Memory Usage: 3331.855469 Mbytes
[04/21 19:53:11     88s] Info: pop threads available for lower-level modules during optimization.
[04/21 19:53:11     88s] *** timeDesign #1 [finish] () : cpu/real = 0:00:01.9/0:00:02.1 (0.9), totSession cpu/real = 0:01:28.7/0:03:34.7 (0.4), mem = 3331.9M
[04/21 19:53:11     88s] 
[04/21 19:53:11     88s] =============================================================================================
[04/21 19:53:11     88s]  Final TAT Report : timeDesign #1                                               23.30-p003_1
[04/21 19:53:11     88s] =============================================================================================
[04/21 19:53:11     88s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:53:11     88s] ---------------------------------------------------------------------------------------------
[04/21 19:53:11     88s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:53:11     88s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.8 % )     0:00:01.9 /  0:00:01.7    0.9
[04/21 19:53:11     88s] [ DrvReport              ]      1   0:00:00.3  (  16.5 % )     0:00:00.3 /  0:00:00.2    0.5
[04/21 19:53:11     88s] [ UpdateTimingGraph      ]      1   0:00:00.1  (   4.4 % )     0:00:01.3 /  0:00:01.3    1.0
[04/21 19:53:11     88s] [ FullDelayCalc          ]      1   0:00:01.0  (  48.7 % )     0:00:01.0 /  0:00:01.0    1.0
[04/21 19:53:11     88s] [ TimingUpdate           ]      1   0:00:00.2  (   8.9 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 19:53:11     88s] [ TimingReport           ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:53:11     88s] [ GenerateReports        ]      1   0:00:00.1  (   6.9 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:53:11     88s] [ MISC                   ]          0:00:00.2  (  11.0 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 19:53:11     88s] ---------------------------------------------------------------------------------------------
[04/21 19:53:11     88s]  timeDesign #1 TOTAL                0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:01.9    0.9
[04/21 19:53:11     88s] ---------------------------------------------------------------------------------------------
[04/21 19:53:11     88s] 
[04/21 19:53:11     88s] UM: Running design category ...
[04/21 19:53:11     88s] Cell ATmega328pb LLGs are deleted
[04/21 19:53:11     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:11     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:11     88s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3331.9M, EPOCH TIME: 1745239991.065644
[04/21 19:53:11     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:11     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:11     88s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3331.9M, EPOCH TIME: 1745239991.065881
[04/21 19:53:11     88s] Max number of tech site patterns supported in site array is 256.
[04/21 19:53:11     88s] Core basic site is HD_CoreSite
[04/21 19:53:11     88s] After signature check, allow fast init is false, keep pre-filter is true.
[04/21 19:53:11     88s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/21 19:53:11     88s] SiteArray: non-trimmed site array dimensions = 122 x 995
[04/21 19:53:11     88s] SiteArray: use 626,688 bytes
[04/21 19:53:11     88s] SiteArray: current memory after site array memory allocation 3331.9M
[04/21 19:53:11     88s] SiteArray: FP blocked sites are writable
[04/21 19:53:11     88s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3331.9M, EPOCH TIME: 1745239991.074348
[04/21 19:53:11     88s] Process 133 wires and vias for routing blockage analysis
[04/21 19:53:11     88s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3331.9M, EPOCH TIME: 1745239991.074424
[04/21 19:53:11     88s] SiteArray: number of non floorplan blocked sites for llg default is 121390
[04/21 19:53:11     88s] Atter site array init, number of instance map data is 0.
[04/21 19:53:11     88s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.009, REAL:0.009, MEM:3331.9M, EPOCH TIME: 1745239991.074685
[04/21 19:53:11     88s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.009, REAL:0.009, MEM:3331.9M, EPOCH TIME: 1745239991.074955
[04/21 19:53:11     88s] Cell ATmega328pb LLGs are deleted
[04/21 19:53:11     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:11     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:11     88s] # Resetting pin-track-align track data.
[04/21 19:53:11     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:11     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:11     88s] <CMD> redirect -variable mbit_report {reportMultiBitFFs -statistics}
[04/21 19:53:11     88s] <CMD> get_message -id IMPSP-9105 -suppress
[04/21 19:53:11     88s] <CMD> set_message -id IMPSP-9105 -suppress
[04/21 19:53:11     88s] <CMD> redirect -variable hotspots {reportCongestion -hotSpot -3d -includeBlockage}
[04/21 19:53:11     88s] <CMD> set_message -id IMPSP-9105 -unsuppress
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.os -value {Linux 4.18.0-553.16.1.el8_10.x86_64}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {5486.132 Mhz}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.cpu.number -value 32
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.memory.total -value {64763516 kB}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.memory.free -value {8449708 kB}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.swap.total -value {32579580 kB}
[04/21 19:53:11     88s] <CMD> ::um::set_metric -name flow.machine.swap.free -value {32438012 kB}
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 8ecdadad-ee66-431f-9b52-c21b2b8b9871 clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 8ecdadad-ee66-431f-9b52-c21b2b8b9871 clock.PostConditioning.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 8ecdadad-ee66-431f-9b52-c21b2b8b9871 clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 8ecdadad-ee66-431f-9b52-c21b2b8b9871 clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 8ecdadad-ee66-431f-9b52-c21b2b8b9871 clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 8ecdadad-ee66-431f-9b52-c21b2b8b9871 clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 8ecdadad-ee66-431f-9b52-c21b2b8b9871 clock.Construction.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 8ecdadad-ee66-431f-9b52-c21b2b8b9871 clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> um::get_metric -id current -uuid 8ecdadad-ee66-431f-9b52-c21b2b8b9871 messages.instant -exclude_inherited
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid e1a5c761-d2fb-4059-b42b-3a18d81f38ef clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid e1a5c761-d2fb-4059-b42b-3a18d81f38ef clock.PostConditioning.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid e1a5c761-d2fb-4059-b42b-3a18d81f38ef clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid e1a5c761-d2fb-4059-b42b-3a18d81f38ef clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid e1a5c761-d2fb-4059-b42b-3a18d81f38ef clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid e1a5c761-d2fb-4059-b42b-3a18d81f38ef clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid e1a5c761-d2fb-4059-b42b-3a18d81f38ef clock.Construction.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid e1a5c761-d2fb-4059-b42b-3a18d81f38ef clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> um::get_metric -id current -uuid e1a5c761-d2fb-4059-b42b-3a18d81f38ef messages.instant -exclude_inherited
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid b0f94b7c-3a50-43fc-bca6-d59802358821 clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid b0f94b7c-3a50-43fc-bca6-d59802358821 clock.PostConditioning.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid b0f94b7c-3a50-43fc-bca6-d59802358821 clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid b0f94b7c-3a50-43fc-bca6-d59802358821 clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid b0f94b7c-3a50-43fc-bca6-d59802358821 clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid b0f94b7c-3a50-43fc-bca6-d59802358821 clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid b0f94b7c-3a50-43fc-bca6-d59802358821 clock.Construction.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid b0f94b7c-3a50-43fc-bca6-d59802358821 clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> um::get_metric -id current -uuid b0f94b7c-3a50-43fc-bca6-d59802358821 messages.instant -exclude_inherited
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid d3d0be41-990d-4285-b7ac-3deaa3414332 clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid d3d0be41-990d-4285-b7ac-3deaa3414332 clock.PostConditioning.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid d3d0be41-990d-4285-b7ac-3deaa3414332 clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid d3d0be41-990d-4285-b7ac-3deaa3414332 clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid d3d0be41-990d-4285-b7ac-3deaa3414332 clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid d3d0be41-990d-4285-b7ac-3deaa3414332 clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid d3d0be41-990d-4285-b7ac-3deaa3414332 clock.Construction.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid d3d0be41-990d-4285-b7ac-3deaa3414332 clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> um::get_metric -id current -uuid d3d0be41-990d-4285-b7ac-3deaa3414332 messages.instant -exclude_inherited
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid b5450a30-bc42-4db1-a0e1-2f0f485f1730 clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid b5450a30-bc42-4db1-a0e1-2f0f485f1730 clock.PostConditioning.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid b5450a30-bc42-4db1-a0e1-2f0f485f1730 clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid b5450a30-bc42-4db1-a0e1-2f0f485f1730 clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid b5450a30-bc42-4db1-a0e1-2f0f485f1730 clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid b5450a30-bc42-4db1-a0e1-2f0f485f1730 clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid b5450a30-bc42-4db1-a0e1-2f0f485f1730 clock.Construction.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid b5450a30-bc42-4db1-a0e1-2f0f485f1730 clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> um::get_metric -id current -uuid b5450a30-bc42-4db1-a0e1-2f0f485f1730 messages.instant -exclude_inherited
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 7c0a326e-e98a-4be8-b01c-0f3161629c8e clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 7c0a326e-e98a-4be8-b01c-0f3161629c8e clock.PostConditioning.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 7c0a326e-e98a-4be8-b01c-0f3161629c8e clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 7c0a326e-e98a-4be8-b01c-0f3161629c8e clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 7c0a326e-e98a-4be8-b01c-0f3161629c8e clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 7c0a326e-e98a-4be8-b01c-0f3161629c8e clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 7c0a326e-e98a-4be8-b01c-0f3161629c8e clock.Construction.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 7c0a326e-e98a-4be8-b01c-0f3161629c8e clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> um::get_metric -id current -uuid 7c0a326e-e98a-4be8-b01c-0f3161629c8e messages.instant -exclude_inherited
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 37077614-6ccc-452e-a7da-1b20301744c0 clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 37077614-6ccc-452e-a7da-1b20301744c0 clock.PostConditioning.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 37077614-6ccc-452e-a7da-1b20301744c0 clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 37077614-6ccc-452e-a7da-1b20301744c0 clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 37077614-6ccc-452e-a7da-1b20301744c0 clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 37077614-6ccc-452e-a7da-1b20301744c0 clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 37077614-6ccc-452e-a7da-1b20301744c0 clock.Construction.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 37077614-6ccc-452e-a7da-1b20301744c0 clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> um::get_metric -id current -uuid 37077614-6ccc-452e-a7da-1b20301744c0 messages.instant -exclude_inherited
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 0b7d4728-640d-456f-bb87-9e528d63d0cb clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 0b7d4728-640d-456f-bb87-9e528d63d0cb clock.PostConditioning.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 0b7d4728-640d-456f-bb87-9e528d63d0cb clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 0b7d4728-640d-456f-bb87-9e528d63d0cb clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 0b7d4728-640d-456f-bb87-9e528d63d0cb clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 0b7d4728-640d-456f-bb87-9e528d63d0cb clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 0b7d4728-640d-456f-bb87-9e528d63d0cb clock.Construction.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 0b7d4728-640d-456f-bb87-9e528d63d0cb clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> um::get_metric -id current -uuid 0b7d4728-640d-456f-bb87-9e528d63d0cb messages.instant -exclude_inherited
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 41eb3829-6a89-4fa0-b3f9-aa8d21f58e77 clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 41eb3829-6a89-4fa0-b3f9-aa8d21f58e77 clock.PostConditioning.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 41eb3829-6a89-4fa0-b3f9-aa8d21f58e77 clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 41eb3829-6a89-4fa0-b3f9-aa8d21f58e77 clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 41eb3829-6a89-4fa0-b3f9-aa8d21f58e77 clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 41eb3829-6a89-4fa0-b3f9-aa8d21f58e77 clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 41eb3829-6a89-4fa0-b3f9-aa8d21f58e77 clock.Construction.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 41eb3829-6a89-4fa0-b3f9-aa8d21f58e77 clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> um::get_metric -id current -uuid 41eb3829-6a89-4fa0-b3f9-aa8d21f58e77 messages.instant -exclude_inherited
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 50a6fd12-2050-429f-81ac-54a0381f25c2 clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 50a6fd12-2050-429f-81ac-54a0381f25c2 clock.PostConditioning.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 50a6fd12-2050-429f-81ac-54a0381f25c2 clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 50a6fd12-2050-429f-81ac-54a0381f25c2 clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 50a6fd12-2050-429f-81ac-54a0381f25c2 clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 50a6fd12-2050-429f-81ac-54a0381f25c2 clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 50a6fd12-2050-429f-81ac-54a0381f25c2 clock.Construction.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 50a6fd12-2050-429f-81ac-54a0381f25c2 clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> um::get_metric -id current -uuid 50a6fd12-2050-429f-81ac-54a0381f25c2 messages.instant -exclude_inherited
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid c572bb53-6eab-4c65-8fe9-af34c66323b0 clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid c572bb53-6eab-4c65-8fe9-af34c66323b0 clock.PostConditioning.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid c572bb53-6eab-4c65-8fe9-af34c66323b0 clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid c572bb53-6eab-4c65-8fe9-af34c66323b0 clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid c572bb53-6eab-4c65-8fe9-af34c66323b0 clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid c572bb53-6eab-4c65-8fe9-af34c66323b0 clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid c572bb53-6eab-4c65-8fe9-af34c66323b0 clock.Construction.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid c572bb53-6eab-4c65-8fe9-af34c66323b0 clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> um::get_metric -id current -uuid c572bb53-6eab-4c65-8fe9-af34c66323b0 messages.instant -exclude_inherited
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 7c913f08-3f05-48a6-9a7e-ee0cd23dea8c clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 7c913f08-3f05-48a6-9a7e-ee0cd23dea8c clock.PostConditioning.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 7c913f08-3f05-48a6-9a7e-ee0cd23dea8c clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 7c913f08-3f05-48a6-9a7e-ee0cd23dea8c clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 7c913f08-3f05-48a6-9a7e-ee0cd23dea8c clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 7c913f08-3f05-48a6-9a7e-ee0cd23dea8c clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 7c913f08-3f05-48a6-9a7e-ee0cd23dea8c clock.Construction.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 7c913f08-3f05-48a6-9a7e-ee0cd23dea8c clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> um::get_metric -id current -uuid 7c913f08-3f05-48a6-9a7e-ee0cd23dea8c messages.instant -exclude_inherited
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 90bb4862-f9c7-4bdb-a1b7-66057ec9b648 clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 90bb4862-f9c7-4bdb-a1b7-66057ec9b648 clock.PostConditioning.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 90bb4862-f9c7-4bdb-a1b7-66057ec9b648 clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 90bb4862-f9c7-4bdb-a1b7-66057ec9b648 clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 90bb4862-f9c7-4bdb-a1b7-66057ec9b648 clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 90bb4862-f9c7-4bdb-a1b7-66057ec9b648 clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 90bb4862-f9c7-4bdb-a1b7-66057ec9b648 clock.Construction.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 90bb4862-f9c7-4bdb-a1b7-66057ec9b648 clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> um::get_metric -id current -uuid 90bb4862-f9c7-4bdb-a1b7-66057ec9b648 messages.instant -exclude_inherited
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 5974618e-bf00-4681-947a-c4ee67accd06 clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 5974618e-bf00-4681-947a-c4ee67accd06 clock.PostConditioning.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 5974618e-bf00-4681-947a-c4ee67accd06 clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 5974618e-bf00-4681-947a-c4ee67accd06 clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 5974618e-bf00-4681-947a-c4ee67accd06 clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 5974618e-bf00-4681-947a-c4ee67accd06 clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 5974618e-bf00-4681-947a-c4ee67accd06 clock.Construction.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 5974618e-bf00-4681-947a-c4ee67accd06 clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> um::get_metric -id current -uuid 5974618e-bf00-4681-947a-c4ee67accd06 messages.instant -exclude_inherited
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid fd408794-1384-4f32-862c-ca3d7773cb5e clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid fd408794-1384-4f32-862c-ca3d7773cb5e clock.PostConditioning.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid fd408794-1384-4f32-862c-ca3d7773cb5e clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid fd408794-1384-4f32-862c-ca3d7773cb5e clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid fd408794-1384-4f32-862c-ca3d7773cb5e clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid fd408794-1384-4f32-862c-ca3d7773cb5e clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid fd408794-1384-4f32-862c-ca3d7773cb5e clock.Construction.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid fd408794-1384-4f32-862c-ca3d7773cb5e clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> um::get_metric -id current -uuid fd408794-1384-4f32-862c-ca3d7773cb5e messages.instant -exclude_inherited
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 0250a299-747b-46e5-84f6-22ae79d5d169 clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 0250a299-747b-46e5-84f6-22ae79d5d169 clock.PostConditioning.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 0250a299-747b-46e5-84f6-22ae79d5d169 clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 0250a299-747b-46e5-84f6-22ae79d5d169 clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 0250a299-747b-46e5-84f6-22ae79d5d169 clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 0250a299-747b-46e5-84f6-22ae79d5d169 clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 0250a299-747b-46e5-84f6-22ae79d5d169 clock.Construction.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 0250a299-747b-46e5-84f6-22ae79d5d169 clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> um::get_metric -id current -uuid 0250a299-747b-46e5-84f6-22ae79d5d169 messages.instant -exclude_inherited
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid cf4f95c1-6845-49b1-a01f-78279bdc800b clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid cf4f95c1-6845-49b1-a01f-78279bdc800b clock.PostConditioning.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid cf4f95c1-6845-49b1-a01f-78279bdc800b clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid cf4f95c1-6845-49b1-a01f-78279bdc800b clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid cf4f95c1-6845-49b1-a01f-78279bdc800b clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid cf4f95c1-6845-49b1-a01f-78279bdc800b clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid cf4f95c1-6845-49b1-a01f-78279bdc800b clock.Construction.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid cf4f95c1-6845-49b1-a01f-78279bdc800b clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> um::get_metric -id current -uuid cf4f95c1-6845-49b1-a01f-78279bdc800b messages.instant -exclude_inherited
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 66d42124-777e-415a-8cf4-86a94dc560fc clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 66d42124-777e-415a-8cf4-86a94dc560fc clock.PostConditioning.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 66d42124-777e-415a-8cf4-86a94dc560fc clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 66d42124-777e-415a-8cf4-86a94dc560fc clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 66d42124-777e-415a-8cf4-86a94dc560fc clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 66d42124-777e-415a-8cf4-86a94dc560fc clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 66d42124-777e-415a-8cf4-86a94dc560fc clock.Construction.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 66d42124-777e-415a-8cf4-86a94dc560fc clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> um::get_metric -id current -uuid 66d42124-777e-415a-8cf4-86a94dc560fc messages.instant -exclude_inherited
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 9883681f-2204-4097-b074-4b8d0a7e1c83 clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 9883681f-2204-4097-b074-4b8d0a7e1c83 clock.PostConditioning.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 9883681f-2204-4097-b074-4b8d0a7e1c83 clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 9883681f-2204-4097-b074-4b8d0a7e1c83 clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 9883681f-2204-4097-b074-4b8d0a7e1c83 clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 9883681f-2204-4097-b074-4b8d0a7e1c83 clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 9883681f-2204-4097-b074-4b8d0a7e1c83 clock.Construction.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 9883681f-2204-4097-b074-4b8d0a7e1c83 clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> um::get_metric -id current -uuid 9883681f-2204-4097-b074-4b8d0a7e1c83 messages.instant -exclude_inherited
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid e0f1bce5-ba92-4765-b10a-483c829fb868 clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid e0f1bce5-ba92-4765-b10a-483c829fb868 clock.PostConditioning.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid e0f1bce5-ba92-4765-b10a-483c829fb868 clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid e0f1bce5-ba92-4765-b10a-483c829fb868 clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid e0f1bce5-ba92-4765-b10a-483c829fb868 clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid e0f1bce5-ba92-4765-b10a-483c829fb868 clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid e0f1bce5-ba92-4765-b10a-483c829fb868 clock.Construction.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid e0f1bce5-ba92-4765-b10a-483c829fb868 clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> um::get_metric -id current -uuid e0f1bce5-ba92-4765-b10a-483c829fb868 messages.instant -exclude_inherited
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid c9c7bf5a-b5d7-4b2c-acc3-56753e9ded46 clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid c9c7bf5a-b5d7-4b2c-acc3-56753e9ded46 clock.PostConditioning.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid c9c7bf5a-b5d7-4b2c-acc3-56753e9ded46 clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid c9c7bf5a-b5d7-4b2c-acc3-56753e9ded46 clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid c9c7bf5a-b5d7-4b2c-acc3-56753e9ded46 clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid c9c7bf5a-b5d7-4b2c-acc3-56753e9ded46 clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid c9c7bf5a-b5d7-4b2c-acc3-56753e9ded46 clock.Construction.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid c9c7bf5a-b5d7-4b2c-acc3-56753e9ded46 clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> um::get_metric -id current -uuid c9c7bf5a-b5d7-4b2c-acc3-56753e9ded46 messages.instant -exclude_inherited
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 104466a1-023e-42d2-a8ce-440819cc4153 clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 104466a1-023e-42d2-a8ce-440819cc4153 clock.PostConditioning.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 104466a1-023e-42d2-a8ce-440819cc4153 clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 104466a1-023e-42d2-a8ce-440819cc4153 clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 104466a1-023e-42d2-a8ce-440819cc4153 clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 104466a1-023e-42d2-a8ce-440819cc4153 clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 104466a1-023e-42d2-a8ce-440819cc4153 clock.Construction.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 104466a1-023e-42d2-a8ce-440819cc4153 clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> um::get_metric -id current -uuid 104466a1-023e-42d2-a8ce-440819cc4153 messages.instant -exclude_inherited
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 3eaab462-9d10-407d-b49d-71b6035c462a clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 3eaab462-9d10-407d-b49d-71b6035c462a clock.PostConditioning.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 3eaab462-9d10-407d-b49d-71b6035c462a clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 3eaab462-9d10-407d-b49d-71b6035c462a clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 3eaab462-9d10-407d-b49d-71b6035c462a clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 3eaab462-9d10-407d-b49d-71b6035c462a clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 3eaab462-9d10-407d-b49d-71b6035c462a clock.Construction.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid 3eaab462-9d10-407d-b49d-71b6035c462a clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> um::get_metric -id current -uuid 3eaab462-9d10-407d-b49d-71b6035c462a messages.instant -exclude_inherited
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid e3c51fca-4049-466a-8b33-8b392360e3ce clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid e3c51fca-4049-466a-8b33-8b392360e3ce clock.PostConditioning.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid e3c51fca-4049-466a-8b33-8b392360e3ce clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid e3c51fca-4049-466a-8b33-8b392360e3ce clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid e3c51fca-4049-466a-8b33-8b392360e3ce clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid e3c51fca-4049-466a-8b33-8b392360e3ce clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid e3c51fca-4049-466a-8b33-8b392360e3ce clock.Construction.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid e3c51fca-4049-466a-8b33-8b392360e3ce clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> um::get_metric -id current -uuid e3c51fca-4049-466a-8b33-8b392360e3ce messages.instant -exclude_inherited
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid d833f478-9142-4300-a804-e172ab41740b clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid d833f478-9142-4300-a804-e172ab41740b clock.PostConditioning.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid d833f478-9142-4300-a804-e172ab41740b clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid d833f478-9142-4300-a804-e172ab41740b clock.Routing.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid d833f478-9142-4300-a804-e172ab41740b clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid d833f478-9142-4300-a804-e172ab41740b clock.eGRPC.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid d833f478-9142-4300-a804-e172ab41740b clock.Construction.area.total
[04/21 19:53:11     88s] <CMD> ::um::get_metric -raw -id current -uuid d833f478-9142-4300-a804-e172ab41740b clock.Implementation.area.total
[04/21 19:53:11     88s] <CMD> um::get_metric -id current -uuid d833f478-9142-4300-a804-e172ab41740b messages.instant -exclude_inherited
[04/21 19:53:11     88s] <CMD> um::get_metric -id current -uuid bab2e9d0-4958-4268-a67c-b529e5676ff7 messages.instant -exclude_inherited
[04/21 19:53:11     88s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/21 19:53:11     88s] UM:          88.95            216          0.000 ns          0.000 ns  pre_CTS
[04/21 19:53:11     88s] <CMD> create_route_type -name clkroute -bottom_preferred_layer METAL3 -top_preferred_layer METAL6
[04/21 19:53:11     88s] <CMD> set_ccopt_property route_type clkroute -net_type trunk
[04/21 19:53:11     88s] <CMD> set_ccopt_property route_type clkroute -net_type leaf
[04/21 19:53:11     88s] <CMD> set_ccopt_property buffer_cells {CLKBUFHDV2  CLKBUFHDV3  CLKBUFHDV4  CLKBUFHDV6 CLKBUFHDV8 CLKBUFHDV12 CLKBUFHDV16 CLKBUFHDV20 CLKBUFHDV24}
[04/21 19:53:11     88s] <CMD> set_ccopt_property inverter_cells {CLKINHDV2  CLKINHDV3  CLKINHDV4  CLKINHDV6 CLKINHDV8 CLKINHDV12 CLKINHDV16 CLKINHDV20 CLKINHDV24}
[04/21 19:53:11     88s] <CMD> set_ccopt_property clock_gating_cells CLKLAHAQHD*
[04/21 19:53:11     88s] <CMD> create_ccopt_clock_tree_spec -file ccopt.spec
[04/21 19:53:11     88s] Creating clock tree spec for modes (timing configs): functional_ss_v1p08_125c functional_ff_v1p32
[04/21 19:53:11     88s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[04/21 19:53:11     89s] Ignoring AAE DB Resetting ...
[04/21 19:53:11     89s] Reset timing graph...
[04/21 19:53:11     89s] Ignoring AAE DB Resetting ...
[04/21 19:53:11     89s] Reset timing graph done.
[04/21 19:53:11     89s] Ignoring AAE DB Resetting ...
[04/21 19:53:11     89s] Analyzing clock structure...
[04/21 19:53:11     89s] Analyzing clock structure done.
[04/21 19:53:11     89s] Reset timing graph...
[04/21 19:53:11     89s] Ignoring AAE DB Resetting ...
[04/21 19:53:11     89s] Reset timing graph done.
[04/21 19:53:11     89s] Ignoring AAE DB Resetting ...
[04/21 19:53:11     89s] Wrote: ccopt.spec
[04/21 19:53:11     89s] <CMD> get_ccopt_clock_trees
[04/21 19:53:11     89s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[04/21 19:53:11     89s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[04/21 19:53:11     89s] <CMD> create_ccopt_clock_tree -name CLK -source clk -no_skew_group
[04/21 19:53:11     89s] Extracting original clock gating for CLK...
[04/21 19:53:11     89s]   clock_tree CLK contains 1806 sinks and 0 clock gates.
[04/21 19:53:11     89s] Extracting original clock gating for CLK done.
[04/21 19:53:11     89s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner delay_corner_ss_v1p08_125c -early -clock_tree CLK 0.300
[04/21 19:53:11     89s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner delay_corner_ss_v1p08_125c -late -clock_tree CLK 0.500
[04/21 19:53:11     89s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner delay_corner_ff_v1p32 -early -clock_tree CLK 0.300
[04/21 19:53:11     89s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner delay_corner_ff_v1p32 -late -clock_tree CLK 0.500
[04/21 19:53:11     89s] <CMD> set_ccopt_property source_driver -clock_tree CLK {CLKBUFHDV32/I CLKBUFHDV32/Z}
[04/21 19:53:11     89s] <CMD> set_ccopt_property source_latency -delay_corner delay_corner_ss_v1p08_125c -early -rise -clock_tree CLK 0.500
[04/21 19:53:11     89s] <CMD> set_ccopt_property source_latency -delay_corner delay_corner_ss_v1p08_125c -early -fall -clock_tree CLK 0.500
[04/21 19:53:11     89s] <CMD> set_ccopt_property source_latency -delay_corner delay_corner_ss_v1p08_125c -late -rise -clock_tree CLK 1.250
[04/21 19:53:11     89s] <CMD> set_ccopt_property source_latency -delay_corner delay_corner_ss_v1p08_125c -late -fall -clock_tree CLK 1.250
[04/21 19:53:11     89s] <CMD> set_ccopt_property source_latency -delay_corner delay_corner_ff_v1p32 -early -rise -clock_tree CLK 0.500
[04/21 19:53:11     89s] <CMD> set_ccopt_property source_latency -delay_corner delay_corner_ff_v1p32 -early -fall -clock_tree CLK 0.500
[04/21 19:53:11     89s] <CMD> set_ccopt_property source_latency -delay_corner delay_corner_ff_v1p32 -late -rise -clock_tree CLK 1.250
[04/21 19:53:11     89s] <CMD> set_ccopt_property source_latency -delay_corner delay_corner_ff_v1p32 -late -fall -clock_tree CLK 1.250
[04/21 19:53:11     89s] <CMD> set_ccopt_property clock_period -pin clk 50
[04/21 19:53:11     89s] <CMD> set_ccopt_property timing_connectivity_info {}
[04/21 19:53:11     89s] <CMD> create_ccopt_skew_group -name CLK/functional_ss_v1p08_125c -sources clk -auto_sinks
[04/21 19:53:11     89s] The skew group CLK/functional_ss_v1p08_125c was created. It contains 1806 sinks and 1 sources.
[04/21 19:53:11     89s] <CMD> set_ccopt_property include_source_latency -skew_group CLK/functional_ss_v1p08_125c true
[04/21 19:53:11     89s] <CMD> set_ccopt_property target_insertion_delay -skew_group CLK/functional_ss_v1p08_125c 2.250
[04/21 19:53:11     89s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group CLK/functional_ss_v1p08_125c CLK
[04/21 19:53:11     89s] <CMD> set_ccopt_property extracted_from_constraint_mode_names -skew_group CLK/functional_ss_v1p08_125c {functional_ss_v1p08_125c  }
[04/21 19:53:11     89s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group CLK/functional_ss_v1p08_125c delay_corner_ss_v1p08_125c
[04/21 19:53:11     89s] <CMD> create_ccopt_skew_group -name CLK/functional_ff_v1p32 -sources clk -auto_sinks
[04/21 19:53:11     89s] The skew group CLK/functional_ff_v1p32 was created. It contains 1806 sinks and 1 sources.
[04/21 19:53:11     89s] <CMD> set_ccopt_property include_source_latency -skew_group CLK/functional_ff_v1p32 true
[04/21 19:53:11     89s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group CLK/functional_ff_v1p32 CLK
[04/21 19:53:11     89s] <CMD> set_ccopt_property extracted_from_constraint_mode_names -skew_group CLK/functional_ff_v1p32 {functional_ff_v1p32  }
[04/21 19:53:11     89s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group CLK/functional_ff_v1p32 delay_corner_ff_v1p32
[04/21 19:53:11     89s] <CMD> set_ccopt_property ideal_net -net clk true
[04/21 19:53:11     89s] <CMD> set_ccopt_property annotated_transition -delay_corner delay_corner_ss_v1p08_125c -early -rise -pin clk 0.000
[04/21 19:53:11     89s] <CMD> set_ccopt_property annotated_transition -delay_corner delay_corner_ss_v1p08_125c -early -fall -pin clk 0.000
[04/21 19:53:11     89s] <CMD> set_ccopt_property annotated_transition -delay_corner delay_corner_ss_v1p08_125c -late -rise -pin clk 0.000
[04/21 19:53:11     89s] <CMD> set_ccopt_property annotated_transition -delay_corner delay_corner_ss_v1p08_125c -late -fall -pin clk 0.000
[04/21 19:53:11     89s] <CMD> set_ccopt_property annotated_transition -delay_corner delay_corner_ff_v1p32 -early -rise -pin clk 0.000
[04/21 19:53:11     89s] <CMD> set_ccopt_property annotated_transition -delay_corner delay_corner_ff_v1p32 -early -fall -pin clk 0.000
[04/21 19:53:11     89s] <CMD> set_ccopt_property annotated_transition -delay_corner delay_corner_ff_v1p32 -late -rise -pin clk 0.000
[04/21 19:53:11     89s] <CMD> set_ccopt_property annotated_transition -delay_corner delay_corner_ff_v1p32 -late -fall -pin clk 0.000
[04/21 19:53:11     89s] <CMD> check_ccopt_clock_tree_convergence
[04/21 19:53:11     89s] Checking clock tree convergence...
[04/21 19:53:11     89s] Checking clock tree convergence done.
[04/21 19:53:11     89s] <CMD> get_ccopt_property auto_design_state_for_ilms
[04/21 19:53:11     89s] <CMD> getAnalysisMode -socv -quiet
[04/21 19:53:11     89s] <CMD> setOptMode -opt_enable_podv2_clock_opt_flow true
[04/21 19:53:11     89s] <CMD> clock_opt_design -cts
[04/21 19:53:11     89s] *** clock_opt_design #1 [begin] () : totSession cpu/real = 0:01:29.3/0:03:35.3 (0.4), mem = 3295.8M
[04/21 19:53:11     89s] **INFO: User's settings:
[04/21 19:53:11     89s] setNanoRouteMode -route_extract_third_party_compatible        false
[04/21 19:53:11     89s] setNanoRouteMode -route_global_exp_timing_driven_std_delay    79.3
[04/21 19:53:11     89s] setNanoRouteMode -route_exp_design_mode_bottom_routing_layer  1
[04/21 19:53:11     89s] setNanoRouteMode -route_exp_design_mode_top_routing_layer     5
[04/21 19:53:11     89s] setDesignMode -bottomRoutingLayer                             METAL1
[04/21 19:53:11     89s] setDesignMode -topRoutingLayer                                METAL5
[04/21 19:53:11     89s] setExtractRCMode -engine                                      preRoute
[04/21 19:53:11     89s] setDelayCalMode -enable_high_fanout                           true
[04/21 19:53:11     89s] setDelayCalMode -eng_enablePrePlacedFlow                      false
[04/21 19:53:11     89s] setDelayCalMode -engine                                       aae
[04/21 19:53:11     89s] setDelayCalMode -ignoreNetLoad                                false
[04/21 19:53:11     89s] setDelayCalMode -socv_accuracy_mode                           low
[04/21 19:53:11     89s] setPlaceMode -place_global_place_io_pins                      true
[04/21 19:53:11     89s] 
[04/21 19:53:11     89s] Hard fence disabled
[04/21 19:53:11     89s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3295.8M, EPOCH TIME: 1745239991.699345
[04/21 19:53:11     89s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3295.8M, EPOCH TIME: 1745239991.699408
[04/21 19:53:11     89s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3295.8M, EPOCH TIME: 1745239991.699439
[04/21 19:53:11     89s] Processing tracks to init pin-track alignment.
[04/21 19:53:11     89s] z: 2, totalTracks: 1
[04/21 19:53:11     89s] z: 4, totalTracks: 1
[04/21 19:53:11     89s] z: 6, totalTracks: 1
[04/21 19:53:11     89s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:53:11     89s] Cell ATmega328pb LLGs are deleted
[04/21 19:53:11     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:11     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:11     89s] # Building ATmega328pb llgBox search-tree.
[04/21 19:53:11     89s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3295.8M, EPOCH TIME: 1745239991.703719
[04/21 19:53:11     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:11     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:11     89s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:3295.8M, EPOCH TIME: 1745239991.703960
[04/21 19:53:11     89s] Max number of tech site patterns supported in site array is 256.
[04/21 19:53:11     89s] Core basic site is HD_CoreSite
[04/21 19:53:11     89s] After signature check, allow fast init is false, keep pre-filter is true.
[04/21 19:53:11     89s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/21 19:53:11     89s] SiteArray: non-trimmed site array dimensions = 122 x 995
[04/21 19:53:11     89s] SiteArray: use 626,688 bytes
[04/21 19:53:11     89s] SiteArray: current memory after site array memory allocation 3295.8M
[04/21 19:53:11     89s] SiteArray: FP blocked sites are writable
[04/21 19:53:11     89s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/21 19:53:11     89s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:3295.8M, EPOCH TIME: 1745239991.711609
[04/21 19:53:11     89s] Process 133 wires and vias for routing blockage analysis
[04/21 19:53:11     89s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:0.000, REAL:0.000, MEM:3295.8M, EPOCH TIME: 1745239991.711687
[04/21 19:53:11     89s] SiteArray: number of non floorplan blocked sites for llg default is 121390
[04/21 19:53:11     89s] Atter site array init, number of instance map data is 0.
[04/21 19:53:11     89s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.008, REAL:0.008, MEM:3295.8M, EPOCH TIME: 1745239991.711940
[04/21 19:53:11     89s] 
[04/21 19:53:11     89s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:53:11     89s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:53:11     89s] OPERPROF:         Starting CMU at level 5, MEM:3295.8M, EPOCH TIME: 1745239991.712426
[04/21 19:53:11     89s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:3295.8M, EPOCH TIME: 1745239991.712915
[04/21 19:53:11     89s] 
[04/21 19:53:11     89s] Bad Lib Cell Checking (CMU) is done! (0)
[04/21 19:53:11     89s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.010, REAL:0.010, MEM:3295.8M, EPOCH TIME: 1745239991.713331
[04/21 19:53:11     89s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3295.8M, EPOCH TIME: 1745239991.713352
[04/21 19:53:11     89s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3295.8M, EPOCH TIME: 1745239991.713399
[04/21 19:53:11     89s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3295.8MB).
[04/21 19:53:11     89s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.014, REAL:0.015, MEM:3295.8M, EPOCH TIME: 1745239991.713996
[04/21 19:53:11     89s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.015, REAL:0.015, MEM:3295.8M, EPOCH TIME: 1745239991.714012
[04/21 19:53:11     89s] TDRefine: refinePlace mode is spiral
[04/21 19:53:11     89s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2911417.3
[04/21 19:53:11     89s] OPERPROF:   Starting Refine-Place at level 2, MEM:3295.8M, EPOCH TIME: 1745239991.714057
[04/21 19:53:11     89s] *** Starting refinePlace (0:01:29 mem=3295.8M) ***
[04/21 19:53:11     89s] Total net bbox length = 2.461e+05 (1.190e+05 1.272e+05) (ext = 1.182e+04)
[04/21 19:53:11     89s] 
[04/21 19:53:11     89s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:53:11     89s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:53:11     89s] Set min layer with design mode ( 1 )
[04/21 19:53:11     89s] Set max layer with design mode ( 5 )
[04/21 19:53:11     89s] Set min layer with design mode ( 1 )
[04/21 19:53:11     89s] Set max layer with design mode ( 5 )
[04/21 19:53:11     89s] 
[04/21 19:53:11     89s] Starting Small incrNP...
[04/21 19:53:11     89s] User Input Parameters:
[04/21 19:53:11     89s] - Congestion Driven    : Off
[04/21 19:53:11     89s] - Timing Driven        : Off
[04/21 19:53:11     89s] - Area-Violation Based : Off
[04/21 19:53:11     89s] - Start Rollback Level : -5
[04/21 19:53:11     89s] - Legalized            : On
[04/21 19:53:11     89s] - Window Based         : Off
[04/21 19:53:11     89s] - eDen incr mode       : Off
[04/21 19:53:11     89s] - Small incr mode      : On
[04/21 19:53:11     89s] 
[04/21 19:53:11     89s] default core: bins with density > 0.750 = 40.83 % ( 69 / 169 )
[04/21 19:53:11     89s] Density distribution unevenness ratio = 9.206%
[04/21 19:53:11     89s] Density distribution unevenness ratio (U70) = 8.777%
[04/21 19:53:11     89s] Density distribution unevenness ratio (U80) = 2.197%
[04/21 19:53:11     89s] Density distribution unevenness ratio (U90) = 0.098%
[04/21 19:53:11     89s] cost 0.967500, thresh 1.000000
[04/21 19:53:11     89s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3295.8M)
[04/21 19:53:11     89s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[04/21 19:53:11     89s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3295.8M, EPOCH TIME: 1745239991.724926
[04/21 19:53:11     89s] Starting refinePlace ...
[04/21 19:53:11     89s] Set min layer with design mode ( 1 )
[04/21 19:53:11     89s] Set max layer with design mode ( 5 )
[04/21 19:53:11     89s] Set min layer with design mode ( 1 )
[04/21 19:53:11     89s] Set max layer with design mode ( 5 )
[04/21 19:53:11     89s] DDP initSite1 nrRow 122 nrJob 122
[04/21 19:53:11     89s] DDP markSite nrRow 122 nrJob 122
[04/21 19:53:11     89s] ** Cut row section cpu time 0:00:00.0.
[04/21 19:53:11     89s]  ** Cut row section real time 0:00:00.0.
[04/21 19:53:11     89s]    Spread Effort: high, standalone mode, useDDP on.
[04/21 19:53:11     89s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=3295.8MB) @(0:01:29 - 0:01:29).
[04/21 19:53:11     89s] Move report: preRPlace moves 129 insts, mean move: 0.87 um, max move: 4.51 um 
[04/21 19:53:11     89s] 	Max move on inst (FE_OFC134_n_415): (393.60, 67.24) --> (394.83, 70.52)
[04/21 19:53:11     89s] 	Length: 5 sites, height: 1 rows, site name: HD_CoreSite, cell type: BUFHDV4
[04/21 19:53:11     89s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3295.8M, EPOCH TIME: 1745239991.791781
[04/21 19:53:11     89s] Tweakage: fix icg 1, fix clk 0.
[04/21 19:53:11     89s] Tweakage: density cost 0, scale 0.4.
[04/21 19:53:11     89s] Tweakage: activity cost 0, scale 1.0.
[04/21 19:53:11     89s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:3302.7M, EPOCH TIME: 1745239991.799769
[04/21 19:53:11     89s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:3302.7M, EPOCH TIME: 1745239991.803127
[04/21 19:53:11     89s] Tweakage perm 211 insts, flip 409 insts.
[04/21 19:53:11     89s] Tweakage perm 21 insts, flip 15 insts.
[04/21 19:53:11     89s] Tweakage perm 12 insts, flip 6 insts.
[04/21 19:53:11     89s] Tweakage perm 0 insts, flip 0 insts.
[04/21 19:53:11     89s] Tweakage perm 166 insts, flip 359 insts.
[04/21 19:53:12     89s] Tweakage perm 11 insts, flip 14 insts.
[04/21 19:53:12     89s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.210, REAL:0.211, MEM:3302.7M, EPOCH TIME: 1745239992.014114
[04/21 19:53:12     89s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.214, REAL:0.215, MEM:3302.7M, EPOCH TIME: 1745239992.014844
[04/21 19:53:12     89s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.224, REAL:0.225, MEM:3302.7M, EPOCH TIME: 1745239992.016440
[04/21 19:53:12     89s] Move report: Congestion aware Tweak moves 216 insts, mean move: 3.19 um, max move: 15.17 um 
[04/21 19:53:12     89s] 	Max move on inst (FE_OFC144_sram_re): (222.22, 267.32) --> (237.39, 267.32)
[04/21 19:53:12     89s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.2, real=0:00:01.0, mem=3302.7mb) @(0:01:29 - 0:01:30).
[04/21 19:53:12     89s] 
[04/21 19:53:12     89s]  === Spiral for Logical I: (movable: 9649) ===
[04/21 19:53:12     89s] 
[04/21 19:53:12     89s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[04/21 19:53:12     89s] 
[04/21 19:53:12     89s]  Info: 0 filler has been deleted!
[04/21 19:53:12     89s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/21 19:53:12     89s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/21 19:53:12     89s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/21 19:53:12     89s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3286.7MB) @(0:01:30 - 0:01:30).
[04/21 19:53:12     89s] Move report: Detail placement moves 314 insts, mean move: 2.43 um, max move: 15.17 um 
[04/21 19:53:12     89s] 	Max move on inst (FE_OFC144_sram_re): (222.22, 267.32) --> (237.39, 267.32)
[04/21 19:53:12     89s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 3286.7MB
[04/21 19:53:12     89s] Statistics of distance of Instance movement in refine placement:
[04/21 19:53:12     89s]   maximum (X+Y) =        15.17 um
[04/21 19:53:12     89s]   inst (FE_OFC144_sram_re) with max move: (222.22, 267.32) -> (237.39, 267.32)
[04/21 19:53:12     89s]   mean    (X+Y) =         2.43 um
[04/21 19:53:12     89s] Total instances flipped for legalization: 120
[04/21 19:53:12     89s] Summary Report:
[04/21 19:53:12     89s] Instances move: 314 (out of 9649 movable)
[04/21 19:53:12     89s] Instances flipped: 120
[04/21 19:53:12     89s] Mean displacement: 2.43 um
[04/21 19:53:12     89s] Max displacement: 15.17 um (Instance: FE_OFC144_sram_re) (222.22, 267.32) -> (237.39, 267.32)
[04/21 19:53:12     89s] 	Length: 3 sites, height: 1 rows, site name: HD_CoreSite, cell type: INHDV2
[04/21 19:53:12     89s] 	Violation at original loc: Overlapping with other instance
[04/21 19:53:12     89s] Physical-only instances move: 0 (out of 0 movable physical-only)
[04/21 19:53:12     89s] Total instances moved : 314
[04/21 19:53:12     89s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.382, REAL:0.383, MEM:3286.7M, EPOCH TIME: 1745239992.107673
[04/21 19:53:12     89s] Total net bbox length = 2.460e+05 (1.188e+05 1.272e+05) (ext = 1.181e+04)
[04/21 19:53:12     89s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 3286.7MB
[04/21 19:53:12     89s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=3286.7MB) @(0:01:29 - 0:01:30).
[04/21 19:53:12     89s] *** Finished refinePlace (0:01:30 mem=3286.7M) ***
[04/21 19:53:12     89s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2911417.3
[04/21 19:53:12     89s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.396, REAL:0.397, MEM:3286.7M, EPOCH TIME: 1745239992.110797
[04/21 19:53:12     89s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3286.7M, EPOCH TIME: 1745239992.110831
[04/21 19:53:12     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9649).
[04/21 19:53:12     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:12     89s] Cell ATmega328pb LLGs are deleted
[04/21 19:53:12     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:12     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:12     89s] # Resetting pin-track-align track data.
[04/21 19:53:12     89s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.014, REAL:0.014, MEM:3280.7M, EPOCH TIME: 1745239992.124589
[04/21 19:53:12     89s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.424, REAL:0.425, MEM:3280.7M, EPOCH TIME: 1745239992.124629
[04/21 19:53:12     89s] ccopt_args: -cts
[04/21 19:53:12     89s] Turning off fast DC mode.
[04/21 19:53:12     89s] Runtime...
[04/21 19:53:12     89s] (clock_opt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[04/21 19:53:12     89s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[04/21 19:53:12     89s] Set place::cacheFPlanSiteMark to 1
[04/21 19:53:12     89s] Updating ideal nets and annotations...
[04/21 19:53:12     89s] Ignoring AAE DB Resetting ...
[04/21 19:53:12     89s] Reset timing graph...
[04/21 19:53:12     89s] Ignoring AAE DB Resetting ...
[04/21 19:53:12     89s] Reset timing graph done.
[04/21 19:53:12     89s] Ignoring AAE DB Resetting ...
[04/21 19:53:12     89s] Reset timing graph...
[04/21 19:53:12     90s] Ignoring AAE DB Resetting ...
[04/21 19:53:12     90s] Reset timing graph done.
[04/21 19:53:12     90s] Ignoring AAE DB Resetting ...
[04/21 19:53:12     90s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[04/21 19:53:12     90s] Updating ideal nets and annotations done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/21 19:53:12     90s] CCOpt::Phase::Initialization...
[04/21 19:53:12     90s] Check Prerequisites...
[04/21 19:53:12     90s] Leaving CCOpt scope - CheckPlace...
[04/21 19:53:12     90s] OPERPROF: Starting checkPlace at level 1, MEM:3297.2M, EPOCH TIME: 1745239992.387519
[04/21 19:53:12     90s] Processing tracks to init pin-track alignment.
[04/21 19:53:12     90s] z: 2, totalTracks: 1
[04/21 19:53:12     90s] z: 4, totalTracks: 1
[04/21 19:53:12     90s] z: 6, totalTracks: 1
[04/21 19:53:12     90s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:53:12     90s] Cell ATmega328pb LLGs are deleted
[04/21 19:53:12     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:12     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:12     90s] # Building ATmega328pb llgBox search-tree.
[04/21 19:53:12     90s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3297.2M, EPOCH TIME: 1745239992.390610
[04/21 19:53:12     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:12     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:12     90s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3297.2M, EPOCH TIME: 1745239992.390835
[04/21 19:53:12     90s] Max number of tech site patterns supported in site array is 256.
[04/21 19:53:12     90s] Core basic site is HD_CoreSite
[04/21 19:53:12     90s] After signature check, allow fast init is false, keep pre-filter is true.
[04/21 19:53:12     90s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/21 19:53:12     90s] SiteArray: non-trimmed site array dimensions = 122 x 995
[04/21 19:53:12     90s] SiteArray: use 626,688 bytes
[04/21 19:53:12     90s] SiteArray: current memory after site array memory allocation 3297.2M
[04/21 19:53:12     90s] SiteArray: FP blocked sites are writable
[04/21 19:53:12     90s] SiteArray: number of non floorplan blocked sites for llg default is 121390
[04/21 19:53:12     90s] Atter site array init, number of instance map data is 0.
[04/21 19:53:12     90s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.001, REAL:0.002, MEM:3297.2M, EPOCH TIME: 1745239992.392340
[04/21 19:53:12     90s] 
[04/21 19:53:12     90s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:53:12     90s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:53:12     90s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.002, REAL:0.002, MEM:3297.2M, EPOCH TIME: 1745239992.392692
[04/21 19:53:12     90s] Begin checking placement ... (start mem=3297.2M, init mem=3297.2M)
[04/21 19:53:12     90s] Begin checking exclusive groups violation ...
[04/21 19:53:12     90s] There are 0 groups to check, max #box is 0, total #box is 0
[04/21 19:53:12     90s] Finished checking exclusive groups violations. Found 0 Vio.
[04/21 19:53:12     90s] 
[04/21 19:53:12     90s] Running CheckPlace using 1 thread in normal mode...
[04/21 19:53:12     90s] 
[04/21 19:53:12     90s] ...checkPlace normal is done!
[04/21 19:53:12     90s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3297.2M, EPOCH TIME: 1745239992.432876
[04/21 19:53:12     90s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.003, REAL:0.003, MEM:3297.2M, EPOCH TIME: 1745239992.436374
[04/21 19:53:12     90s] *info: Placed = 9649          
[04/21 19:53:12     90s] *info: Unplaced = 0           
[04/21 19:53:12     90s] Placement Density:69.52%(113493/163245)
[04/21 19:53:12     90s] Placement Density (including fixed std cells):69.52%(113493/163245)
[04/21 19:53:12     90s] Cell ATmega328pb LLGs are deleted
[04/21 19:53:12     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9649).
[04/21 19:53:12     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:12     90s] # Resetting pin-track-align track data.
[04/21 19:53:12     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:12     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:12     90s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3297.2M)
[04/21 19:53:12     90s] OPERPROF: Finished checkPlace at level 1, CPU:0.051, REAL:0.051, MEM:3297.2M, EPOCH TIME: 1745239992.438582
[04/21 19:53:12     90s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/21 19:53:12     90s] Innovus will update I/O latencies
[04/21 19:53:12     90s] Ignoring AAE DB Resetting ...
[04/21 19:53:12     90s] Reset timing graph...
[04/21 19:53:12     90s] Ignoring AAE DB Resetting ...
[04/21 19:53:12     90s] Reset timing graph done.
[04/21 19:53:12     90s] Ignoring AAE DB Resetting ...
[04/21 19:53:12     90s] No differences between SDC and CTS ideal net status found.
[04/21 19:53:12     90s] No differences between SDC and CTS transition time annotations found.
[04/21 19:53:12     90s] No differences between SDC and CTS delay annotations found.
[04/21 19:53:12     90s] Reset timing graph...
[04/21 19:53:12     90s] Ignoring AAE DB Resetting ...
[04/21 19:53:12     90s] Reset timing graph done.
[04/21 19:53:12     90s] Ignoring AAE DB Resetting ...
[04/21 19:53:12     90s] Found 1 ideal nets, 1 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[04/21 19:53:12     90s] 
[04/21 19:53:12     90s] 
[04/21 19:53:12     90s] Ideal Nets:
[04/21 19:53:12     90s] 
[04/21 19:53:12     90s] ----------------------------------------------------------------------------------------------------------------
[04/21 19:53:12     90s] Net    Fan-in Transition annotation present    Fan-out Transition annotation present    Delay annotation present
[04/21 19:53:12     90s] ----------------------------------------------------------------------------------------------------------------
[04/21 19:53:12     90s] clk    yes                                     no                                       no
[04/21 19:53:12     90s] clk    yes                                     no                                       no
[04/21 19:53:12     90s] ----------------------------------------------------------------------------------------------------------------
[04/21 19:53:12     90s] 
[04/21 19:53:12     90s] Pins with transition annotations:
[04/21 19:53:12     90s] 
[04/21 19:53:12     90s] -----------------------------------------------------------------------------------------------
[04/21 19:53:12     90s] Pin    Edge    Delay corner                       Annotation    Status (in listed delay corner)
[04/21 19:53:12     90s] -----------------------------------------------------------------------------------------------
[04/21 19:53:12     90s] clk    fall    delay_corner_ff_v1p32:both           0.000       fully annotated
[04/21 19:53:12     90s] clk    rise    delay_corner_ff_v1p32:both           0.000       fully annotated
[04/21 19:53:12     90s] clk    fall    delay_corner_ss_v1p08_125c:both      0.000       fully annotated
[04/21 19:53:12     90s] clk    rise    delay_corner_ss_v1p08_125c:both      0.000       fully annotated
[04/21 19:53:12     90s] -----------------------------------------------------------------------------------------------
[04/21 19:53:12     90s] 
[04/21 19:53:12     90s] 
[04/21 19:53:12     90s] Check Prerequisites done. (took cpu=0:00:00.3 real=0:00:00.3)
[04/21 19:53:12     90s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.3 real=0:00:00.3)
[04/21 19:53:12     90s] Info: 1 threads available for lower-level modules during optimization.
[04/21 19:53:12     90s] Executing ccopt post-processing.
[04/21 19:53:12     90s] Synthesizing clock trees with CCOpt...
[04/21 19:53:12     90s] *** CTS #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:30.3/0:03:36.3 (0.4), mem = 3297.2M
[04/21 19:53:12     90s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/21 19:53:12     90s] CCOpt::Phase::PreparingToBalance...
[04/21 19:53:12     90s] Leaving CCOpt scope - Initializing power interface...
[04/21 19:53:12     90s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:12     90s] 
[04/21 19:53:12     90s] Positive (advancing) pin insertion delays
[04/21 19:53:12     90s] =========================================
[04/21 19:53:12     90s] 
[04/21 19:53:12     90s] Found 0 advancing pin insertion delay (0.000% of 1806 clock tree sinks)
[04/21 19:53:12     90s] 
[04/21 19:53:12     90s] Negative (delaying) pin insertion delays
[04/21 19:53:12     90s] ========================================
[04/21 19:53:12     90s] 
[04/21 19:53:12     90s] Found 0 delaying pin insertion delay (0.000% of 1806 clock tree sinks)
[04/21 19:53:12     90s] Notify start of optimization...
[04/21 19:53:12     90s] Notify start of optimization done.
[04/21 19:53:12     90s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[04/21 19:53:12     90s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3297.2M, EPOCH TIME: 1745239992.686784
[04/21 19:53:12     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:12     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:12     90s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:3282.2M, EPOCH TIME: 1745239992.689191
[04/21 19:53:12     90s] [oiLAM] Zs 5, 8
[04/21 19:53:12     90s] ### Creating LA Mngr. totSessionCpu=0:01:30 mem=3282.2M
[04/21 19:53:12     90s] ### Creating LA Mngr, finished. totSessionCpu=0:01:30 mem=3282.2M
[04/21 19:53:12     90s] Running pre-eGR process
[04/21 19:53:12     90s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[04/21 19:53:12     90s] Type 'man IMPPTN-1250' for more detail.
[04/21 19:53:12     90s] (I)      Started Early Global Route ( Curr Mem: 3.15 MB )
[04/21 19:53:12     90s] (I)      Initializing eGR engine (regular)
[04/21 19:53:12     90s] Set min layer with design mode ( 1 )
[04/21 19:53:12     90s] Set max layer with design mode ( 5 )
[04/21 19:53:12     90s] (I)      clean place blk overflow:
[04/21 19:53:12     90s] (I)      H : enabled 1.00 0
[04/21 19:53:12     90s] (I)      V : enabled 1.00 0
[04/21 19:53:12     90s] (I)      Initializing eGR engine (regular)
[04/21 19:53:12     90s] Set min layer with design mode ( 1 )
[04/21 19:53:12     90s] Set max layer with design mode ( 5 )
[04/21 19:53:12     90s] (I)      clean place blk overflow:
[04/21 19:53:12     90s] (I)      H : enabled 1.00 0
[04/21 19:53:12     90s] (I)      V : enabled 1.00 0
[04/21 19:53:12     90s] (I)      Started Early Global Route kernel ( Curr Mem: 3.15 MB )
[04/21 19:53:12     90s] (I)      Running eGR Regular flow
[04/21 19:53:12     90s] (I)      # wire layers (front) : 8
[04/21 19:53:12     90s] (I)      # wire layers (back)  : 0
[04/21 19:53:12     90s] (I)      min wire layer : 1
[04/21 19:53:12     90s] (I)      max wire layer : 7
[04/21 19:53:12     90s] (I)      # cut layers (front) : 7
[04/21 19:53:12     90s] (I)      # cut layers (back)  : 0
[04/21 19:53:12     90s] (I)      min cut layer : 1
[04/21 19:53:12     90s] (I)      max cut layer : 6
[04/21 19:53:12     90s] (I)      ================================ Layers ================================
[04/21 19:53:12     90s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:53:12     90s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[04/21 19:53:12     90s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:53:12     90s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[04/21 19:53:12     90s] (I)      | 33 |  0 |    CONT |     cut |      1 |       |       |       |       |
[04/21 19:53:12     90s] (I)      |  1 |  1 |  METAL1 |    wire |      1 |       |   160 |   170 |   410 |
[04/21 19:53:12     90s] (I)      | 34 |  1 |   VIA12 |     cut |      1 |       |       |       |       |
[04/21 19:53:12     90s] (I)      |  2 |  2 |  METAL2 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:53:12     90s] (I)      | 35 |  2 |   VIA23 |     cut |      1 |       |       |       |       |
[04/21 19:53:12     90s] (I)      |  3 |  3 |  METAL3 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:53:12     90s] (I)      | 36 |  3 |   VIA34 |     cut |      1 |       |       |       |       |
[04/21 19:53:12     90s] (I)      |  4 |  4 |  METAL4 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:53:12     90s] (I)      | 37 |  4 |   VIA45 |     cut |      1 |       |       |       |       |
[04/21 19:53:12     90s] (I)      |  5 |  5 |  METAL5 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:53:12     90s] (I)      | 38 |  5 |   VIA56 |     cut |      1 |       |       |       |       |
[04/21 19:53:12     90s] (I)      |  6 |  6 |  METAL6 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:53:12     90s] (I)      | 39 |  6 |   VIA67 |     cut |      1 |       |       |       |       |
[04/21 19:53:12     90s] (I)      |  7 |  7 |  METAL7 |    wire |      1 |       |   420 |   420 |   840 |
[04/21 19:53:12     90s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:53:12     90s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[04/21 19:53:12     90s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:53:12     90s] (I)      Started Import and model ( Curr Mem: 3.15 MB )
[04/21 19:53:12     90s] (I)      == Non-default Options ==
[04/21 19:53:12     90s] (I)      Maximum routing layer                              : 5
[04/21 19:53:12     90s] (I)      Minimum routing layer                              : 1
[04/21 19:53:12     90s] (I)      Top routing layer                                  : 5
[04/21 19:53:12     90s] (I)      Bottom routing layer                               : 1
[04/21 19:53:12     90s] (I)      Number of threads                                  : 1
[04/21 19:53:12     90s] (I)      Route tie net to shape                             : auto
[04/21 19:53:12     90s] (I)      Method to set GCell size                           : row
[04/21 19:53:12     90s] (I)      Tie hi/lo max distance                             : 32.800000
[04/21 19:53:12     90s] (I)      Counted 133 PG shapes. eGR will not process PG shapes layer by layer.
[04/21 19:53:12     90s] (I)      ============== Pin Summary ==============
[04/21 19:53:12     90s] (I)      +-------+--------+---------+------------+
[04/21 19:53:12     90s] (I)      | Layer | # pins | % total |      Group |
[04/21 19:53:12     90s] (I)      +-------+--------+---------+------------+
[04/21 19:53:12     90s] (I)      |     1 |  39379 |  100.00 |        Pin |
[04/21 19:53:12     90s] (I)      |     2 |      0 |    0.00 | Pin access |
[04/21 19:53:12     90s] (I)      |     3 |      0 |    0.00 | Pin access |
[04/21 19:53:12     90s] (I)      |     4 |      0 |    0.00 |      Other |
[04/21 19:53:12     90s] (I)      |     5 |      0 |    0.00 |      Other |
[04/21 19:53:12     90s] (I)      |     6 |      0 |    0.00 |      Other |
[04/21 19:53:12     90s] (I)      |     7 |      0 |    0.00 |      Other |
[04/21 19:53:12     90s] (I)      +-------+--------+---------+------------+
[04/21 19:53:12     90s] (I)      Use row-based GCell size
[04/21 19:53:12     90s] (I)      Use row-based GCell align
[04/21 19:53:12     90s] (I)      layer 0 area = 80000
[04/21 19:53:12     90s] (I)      layer 1 area = 120000
[04/21 19:53:12     90s] (I)      layer 2 area = 120000
[04/21 19:53:12     90s] (I)      layer 3 area = 120000
[04/21 19:53:12     90s] (I)      layer 4 area = 120000
[04/21 19:53:12     90s] (I)      GCell unit size   : 3280
[04/21 19:53:12     90s] (I)      GCell multiplier  : 1
[04/21 19:53:12     90s] (I)      GCell row height  : 3280
[04/21 19:53:12     90s] (I)      Actual row height : 3280
[04/21 19:53:12     90s] (I)      GCell align ref   : 8200 8200
[04/21 19:53:12     90s] [NR-eGR] Track table information for default rule: 
[04/21 19:53:12     90s] [NR-eGR] METAL1 has single uniform track structure
[04/21 19:53:12     90s] [NR-eGR] METAL2 has single uniform track structure
[04/21 19:53:12     90s] [NR-eGR] METAL3 has single uniform track structure
[04/21 19:53:12     90s] [NR-eGR] METAL4 has single uniform track structure
[04/21 19:53:12     90s] [NR-eGR] METAL5 has single uniform track structure
[04/21 19:53:12     90s] [NR-eGR] METAL6 has single uniform track structure
[04/21 19:53:12     90s] [NR-eGR] METAL7 has single uniform track structure
[04/21 19:53:12     90s] (I)      ================ Default via =================
[04/21 19:53:12     90s] (I)      +---+--------------------+-------------------+
[04/21 19:53:12     90s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut   |
[04/21 19:53:12     90s] (I)      +---+--------------------+-------------------+
[04/21 19:53:12     90s] (I)      | 1 |    4  Via1_alt_r90 |   25  Via1_2cut_E |
[04/21 19:53:12     90s] (I)      | 2 |    5  Via2         |   29  Via2_2cut_E |
[04/21 19:53:12     90s] (I)      | 3 |    9  Via3         |   33  Via3_2cut_E |
[04/21 19:53:12     90s] (I)      | 4 |   13  Via4         |   37  Via4_2cut_E |
[04/21 19:53:12     90s] (I)      | 5 |   17  Via5         |   41  Via5_2cut_E |
[04/21 19:53:12     90s] (I)      | 6 |   23  Via6_r90     |   45  Via6_2cut_E |
[04/21 19:53:12     90s] (I)      +---+--------------------+-------------------+
[04/21 19:53:12     90s] (I)      Design has 0 placement macros with 0 shapes. 
[04/21 19:53:12     90s] [NR-eGR] Read 123 PG shapes
[04/21 19:53:12     90s] [NR-eGR] Read 0 clock shapes
[04/21 19:53:12     90s] [NR-eGR] Read 0 other shapes
[04/21 19:53:12     90s] [NR-eGR] #Routing Blockages  : 0
[04/21 19:53:12     90s] [NR-eGR] #Instance Blockages : 263816
[04/21 19:53:12     90s] [NR-eGR] #PG Blockages       : 123
[04/21 19:53:12     90s] [NR-eGR] #Halo Blockages     : 0
[04/21 19:53:12     90s] [NR-eGR] #Boundary Blockages : 0
[04/21 19:53:12     90s] [NR-eGR] #Clock Blockages    : 0
[04/21 19:53:12     90s] [NR-eGR] #Other Blockages    : 0
[04/21 19:53:12     90s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/21 19:53:12     90s] (I)      Custom ignore net properties:
[04/21 19:53:12     90s] (I)      1 : NotLegal
[04/21 19:53:12     90s] (I)      Default ignore net properties:
[04/21 19:53:12     90s] (I)      1 : Special
[04/21 19:53:12     90s] (I)      2 : Analog
[04/21 19:53:12     90s] (I)      3 : Fixed
[04/21 19:53:12     90s] (I)      4 : Skipped
[04/21 19:53:12     90s] (I)      5 : MixedSignal
[04/21 19:53:12     90s] (I)      Prerouted net properties:
[04/21 19:53:12     90s] (I)      1 : NotLegal
[04/21 19:53:12     90s] (I)      2 : Special
[04/21 19:53:12     90s] (I)      3 : Analog
[04/21 19:53:12     90s] (I)      4 : Fixed
[04/21 19:53:12     90s] (I)      5 : Skipped
[04/21 19:53:12     90s] (I)      6 : MixedSignal
[04/21 19:53:12     90s] [NR-eGR] Early global route reroute all routable nets
[04/21 19:53:12     90s] [NR-eGR] #prerouted nets         : 0
[04/21 19:53:12     90s] [NR-eGR] #prerouted special nets : 0
[04/21 19:53:12     90s] [NR-eGR] #prerouted wires        : 0
[04/21 19:53:12     90s] [NR-eGR] Read 9751 nets ( ignored 0 )
[04/21 19:53:12     90s] (I)        Front-side 9751 ( ignored 0 )
[04/21 19:53:12     90s] (I)        Back-side  0 ( ignored 0 )
[04/21 19:53:12     90s] (I)        Both-side  0 ( ignored 0 )
[04/21 19:53:12     90s] (I)      Reading macro buffers
[04/21 19:53:12     90s] (I)      Number of macros with buffers: 0
[04/21 19:53:12     90s] (I)      early_global_route_priority property id does not exist.
[04/21 19:53:12     90s] (I)      Read Num Blocks=263939  Num Prerouted Wires=0  Num CS=0
[04/21 19:53:12     90s] (I)      Layer 0 (H) : #blockages 263939 : #preroutes 0
[04/21 19:53:12     90s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 0
[04/21 19:53:12     90s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[04/21 19:53:12     90s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[04/21 19:53:12     90s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[04/21 19:53:12     90s] (I)      Number of ignored nets                =      0
[04/21 19:53:12     90s] (I)      Number of connected nets              =      0
[04/21 19:53:12     90s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/21 19:53:12     90s] (I)      Number of clock nets                  =      3.  Ignored: No
[04/21 19:53:12     90s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/21 19:53:12     90s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/21 19:53:12     90s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/21 19:53:12     90s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/21 19:53:12     90s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/21 19:53:12     90s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[04/21 19:53:12     90s] (I)      Ndr track 0 does not exist
[04/21 19:53:12     90s] (I)      ---------------------Grid Graph Info--------------------
[04/21 19:53:12     90s] (I)      Routing area        : (0, 0) - (424350, 416560)
[04/21 19:53:12     90s] (I)      Core area           : (8200, 8200) - (416150, 408360)
[04/21 19:53:12     90s] (I)      Site width          :   410  (dbu)
[04/21 19:53:12     90s] (I)      Row height          :  3280  (dbu)
[04/21 19:53:12     90s] (I)      GCell row height    :  3280  (dbu)
[04/21 19:53:12     90s] (I)      GCell width         :  3280  (dbu)
[04/21 19:53:12     90s] (I)      GCell height        :  3280  (dbu)
[04/21 19:53:12     90s] (I)      Grid                :   129   127     5
[04/21 19:53:12     90s] (I)      Layer numbers       :     1     2     3     4     5
[04/21 19:53:12     90s] (I)      Vertical capacity   :     0  3280     0  3280     0
[04/21 19:53:12     90s] (I)      Horizontal capacity :  3280     0  3280     0  3280
[04/21 19:53:12     90s] (I)      Default wire width  :   160   200   200   200   200
[04/21 19:53:12     90s] (I)      Default wire space  :   170   200   200   200   200
[04/21 19:53:12     90s] (I)      Default wire pitch  :   330   400   400   400   400
[04/21 19:53:12     90s] (I)      Default pitch size  :   410   410   410   410   410
[04/21 19:53:12     90s] (I)      First track coord   :   410   205   410   205   410
[04/21 19:53:12     90s] (I)      Num tracks per GCell:  8.00  8.00  8.00  8.00  8.00
[04/21 19:53:12     90s] (I)      Total num of tracks :  1015  1035  1015  1035  1015
[04/21 19:53:12     90s] (I)      Num of masks        :     1     1     1     1     1
[04/21 19:53:12     90s] (I)      Num of trim masks   :     0     0     0     0     0
[04/21 19:53:12     90s] (I)      --------------------------------------------------------
[04/21 19:53:12     90s] 
[04/21 19:53:12     90s] [NR-eGR] ============ Routing rule table ============
[04/21 19:53:12     90s] [NR-eGR] Rule id: 0  Nets: 9751
[04/21 19:53:12     90s] [NR-eGR] ========================================
[04/21 19:53:12     90s] [NR-eGR] 
[04/21 19:53:12     90s] (I)      ======== NDR :  =========
[04/21 19:53:12     90s] (I)      +--------------+--------+
[04/21 19:53:12     90s] (I)      |           ID |      0 |
[04/21 19:53:12     90s] (I)      |         Name |        |
[04/21 19:53:12     90s] (I)      |      Default |    yes |
[04/21 19:53:12     90s] (I)      |  Clk Special |     no |
[04/21 19:53:12     90s] (I)      | Hard spacing |     no |
[04/21 19:53:12     90s] (I)      |    NDR track | (none) |
[04/21 19:53:12     90s] (I)      |      NDR via | (none) |
[04/21 19:53:12     90s] (I)      |  Extra space |      0 |
[04/21 19:53:12     90s] (I)      |      Shields |      0 |
[04/21 19:53:12     90s] (I)      |   Demand (H) |      1 |
[04/21 19:53:12     90s] (I)      |   Demand (V) |      1 |
[04/21 19:53:12     90s] (I)      |        #Nets |   9751 |
[04/21 19:53:12     90s] (I)      +--------------+--------+
[04/21 19:53:12     90s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:53:12     90s] (I)      |  Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[04/21 19:53:12     90s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:53:12     90s] (I)      | METAL1    160      170    410      410      1      1      1    100    100        yes |
[04/21 19:53:12     90s] (I)      | METAL2    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:53:12     90s] (I)      | METAL3    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:53:12     90s] (I)      | METAL4    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:53:12     90s] (I)      | METAL5    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:53:12     90s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:53:12     90s] (I)      =============== Blocked Tracks ===============
[04/21 19:53:12     90s] (I)      +-------+---------+----------+---------------+
[04/21 19:53:12     90s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/21 19:53:12     90s] (I)      +-------+---------+----------+---------------+
[04/21 19:53:12     90s] (I)      |     1 |  130935 |   112078 |        85.60% |
[04/21 19:53:12     90s] (I)      |     2 |  131445 |        0 |         0.00% |
[04/21 19:53:12     90s] (I)      |     3 |  130935 |        0 |         0.00% |
[04/21 19:53:12     90s] (I)      |     4 |  131445 |        0 |         0.00% |
[04/21 19:53:12     90s] (I)      |     5 |  130935 |        0 |         0.00% |
[04/21 19:53:12     90s] (I)      +-------+---------+----------+---------------+
[04/21 19:53:12     90s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3.16 MB )
[04/21 19:53:12     90s] (I)      Reset routing kernel
[04/21 19:53:12     90s] (I)      Started Global Routing ( Curr Mem: 3.16 MB )
[04/21 19:53:12     90s] (I)      totalPins=39510  totalGlobalPin=37064 (93.81%)
[04/21 19:53:12     90s] (I)      ================= Net Group Info =================
[04/21 19:53:12     90s] (I)      +----+----------------+--------------+-----------+
[04/21 19:53:12     90s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[04/21 19:53:12     90s] (I)      +----+----------------+--------------+-----------+
[04/21 19:53:12     90s] (I)      |  1 |           9751 |    METAL1(1) | METAL5(5) |
[04/21 19:53:12     90s] (I)      +----+----------------+--------------+-----------+
[04/21 19:53:12     90s] (I)      total 2D Cap : 544902 = (282012 H, 262890 V)
[04/21 19:53:12     90s] (I)      total 2D Demand : 2446 = (2446 H, 0 V)
[04/21 19:53:12     90s] (I)      #blocked GCells = 0
[04/21 19:53:12     90s] (I)      #regions = 1
[04/21 19:53:12     90s] [NR-eGR] Layer group 1: route 9751 net(s) in layer range [1, 5]
[04/21 19:53:12     90s] (I)      
[04/21 19:53:12     90s] (I)      ============  Phase 1a Route ============
[04/21 19:53:12     90s] (I)      Usage: 91427 = (44330 H, 47097 V) = (15.72% H, 17.92% V) = (1.454e+05um H, 1.545e+05um V)
[04/21 19:53:12     90s] (I)      
[04/21 19:53:12     90s] (I)      ============  Phase 1b Route ============
[04/21 19:53:12     90s] (I)      Usage: 91427 = (44330 H, 47097 V) = (15.72% H, 17.92% V) = (1.454e+05um H, 1.545e+05um V)
[04/21 19:53:12     90s] (I)      Overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.998806e+05um
[04/21 19:53:12     90s] (I)      Congestion metric : 0.00%H 0.01%V, 0.01%HV
[04/21 19:53:12     90s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/21 19:53:12     90s] (I)      
[04/21 19:53:12     90s] (I)      ============  Phase 1c Route ============
[04/21 19:53:12     90s] (I)      Usage: 91427 = (44330 H, 47097 V) = (15.72% H, 17.92% V) = (1.454e+05um H, 1.545e+05um V)
[04/21 19:53:12     90s] (I)      
[04/21 19:53:12     90s] (I)      ============  Phase 1d Route ============
[04/21 19:53:12     90s] (I)      Usage: 91427 = (44330 H, 47097 V) = (15.72% H, 17.92% V) = (1.454e+05um H, 1.545e+05um V)
[04/21 19:53:12     90s] (I)      
[04/21 19:53:12     90s] (I)      ============  Phase 1e Route ============
[04/21 19:53:12     90s] (I)      Usage: 91427 = (44330 H, 47097 V) = (15.72% H, 17.92% V) = (1.454e+05um H, 1.545e+05um V)
[04/21 19:53:12     90s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.998806e+05um
[04/21 19:53:12     90s] (I)      
[04/21 19:53:12     90s] (I)      ============  Phase 1l Route ============
[04/21 19:53:12     90s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/21 19:53:12     90s] (I)      Layer  1:      19676        15         6      103080       26968    (79.26%) 
[04/21 19:53:12     90s] (I)      Layer  2:     130410     41917        18           0      130032    ( 0.00%) 
[04/21 19:53:12     90s] (I)      Layer  3:     129920     34947         1           0      130048    ( 0.00%) 
[04/21 19:53:12     90s] (I)      Layer  4:     130410     17286        10           0      130032    ( 0.00%) 
[04/21 19:53:12     90s] (I)      Layer  5:     129920      6825         0           0      130048    ( 0.00%) 
[04/21 19:53:12     90s] (I)      Total:        540336    100990        35      103080      547128    (15.85%) 
[04/21 19:53:12     90s] (I)      
[04/21 19:53:12     90s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/21 19:53:12     90s] [NR-eGR]                        OverCon            
[04/21 19:53:12     90s] [NR-eGR]                         #Gcell     %Gcell
[04/21 19:53:12     90s] [NR-eGR]        Layer             (1-2)    OverCon
[04/21 19:53:12     90s] [NR-eGR] ----------------------------------------------
[04/21 19:53:12     90s] [NR-eGR]  METAL1 ( 1)         6( 0.18%)   ( 0.18%) 
[04/21 19:53:12     90s] [NR-eGR]  METAL2 ( 2)        15( 0.09%)   ( 0.09%) 
[04/21 19:53:12     90s] [NR-eGR]  METAL3 ( 3)         1( 0.01%)   ( 0.01%) 
[04/21 19:53:12     90s] [NR-eGR]  METAL4 ( 4)         9( 0.06%)   ( 0.06%) 
[04/21 19:53:12     90s] [NR-eGR]  METAL5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/21 19:53:12     90s] [NR-eGR] ----------------------------------------------
[04/21 19:53:12     90s] [NR-eGR]        Total        31( 0.05%)   ( 0.05%) 
[04/21 19:53:12     90s] [NR-eGR] 
[04/21 19:53:12     90s] (I)      Finished Global Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3.16 MB )
[04/21 19:53:12     90s] (I)      Updating congestion map
[04/21 19:53:12     90s] (I)      total 2D Cap : 545509 = (282619 H, 262890 V)
[04/21 19:53:12     90s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.02% V
[04/21 19:53:12     90s] (I)      Running track assignment and export wires
[04/21 19:53:12     90s] (I)      Delete wires for 9751 nets 
[04/21 19:53:12     90s] (I)      ============= Track Assignment ============
[04/21 19:53:12     90s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.16 MB )
[04/21 19:53:12     90s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[04/21 19:53:12     90s] (I)      Run Multi-thread track assignment
[04/21 19:53:12     90s] (I)      Finished Track Assignment (1T) ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3.17 MB )
[04/21 19:53:12     90s] (I)      Started Export ( Curr Mem: 3.17 MB )
[04/21 19:53:12     90s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[04/21 19:53:12     90s] [NR-eGR] Total eGR-routed clock nets wire length: 11941um, number of vias: 3718
[04/21 19:53:12     90s] [NR-eGR] --------------------------------------------------------------------------
[04/21 19:53:12     90s] [NR-eGR]                 Length (um)   Vias 
[04/21 19:53:12     90s] [NR-eGR] -----------------------------------
[04/21 19:53:12     90s] [NR-eGR]  METAL1  (1H)         23269  40206 
[04/21 19:53:12     90s] [NR-eGR]  METAL2  (2V)        105803  26672 
[04/21 19:53:12     90s] [NR-eGR]  METAL3  (3H)        106451   4941 
[04/21 19:53:12     90s] [NR-eGR]  METAL4  (4V)         55236   1492 
[04/21 19:53:12     90s] [NR-eGR]  METAL5  (5H)         22593      0 
[04/21 19:53:12     90s] [NR-eGR]  METAL6  (6V)             0      0 
[04/21 19:53:12     90s] [NR-eGR]  METAL7  (7H)             0      0 
[04/21 19:53:12     90s] [NR-eGR] -----------------------------------
[04/21 19:53:12     90s] [NR-eGR]          Total       313352  73311 
[04/21 19:53:12     90s] [NR-eGR] --------------------------------------------------------------------------
[04/21 19:53:12     90s] [NR-eGR] Total half perimeter of net bounding box: 245960um
[04/21 19:53:12     90s] [NR-eGR] Total length: 313352um, number of vias: 73311
[04/21 19:53:12     90s] [NR-eGR] --------------------------------------------------------------------------
[04/21 19:53:12     90s] (I)      == Layer wire length by net rule ==
[04/21 19:53:12     90s] (I)                       Default 
[04/21 19:53:12     90s] (I)      -------------------------
[04/21 19:53:12     90s] (I)       METAL1  (1H)    23269um 
[04/21 19:53:12     90s] (I)       METAL2  (2V)   105803um 
[04/21 19:53:12     90s] (I)       METAL3  (3H)   106451um 
[04/21 19:53:12     90s] (I)       METAL4  (4V)    55236um 
[04/21 19:53:12     90s] (I)       METAL5  (5H)    22593um 
[04/21 19:53:12     90s] (I)       METAL6  (6V)        0um 
[04/21 19:53:12     90s] (I)       METAL7  (7H)        0um 
[04/21 19:53:12     90s] (I)      -------------------------
[04/21 19:53:12     90s] (I)               Total  313352um 
[04/21 19:53:12     90s] (I)      == Layer via count by net rule ==
[04/21 19:53:12     90s] (I)                      Default 
[04/21 19:53:12     90s] (I)      ------------------------
[04/21 19:53:12     90s] (I)       METAL1  (1H)     40206 
[04/21 19:53:12     90s] (I)       METAL2  (2V)     26672 
[04/21 19:53:12     90s] (I)       METAL3  (3H)      4941 
[04/21 19:53:12     90s] (I)       METAL4  (4V)      1492 
[04/21 19:53:12     90s] (I)       METAL5  (5H)         0 
[04/21 19:53:12     90s] (I)       METAL6  (6V)         0 
[04/21 19:53:12     90s] (I)       METAL7  (7H)         0 
[04/21 19:53:12     90s] (I)      ------------------------
[04/21 19:53:12     90s] (I)               Total    73311 
[04/21 19:53:12     90s] (I)      Finished Export ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3.17 MB )
[04/21 19:53:12     90s] eee: RC Grid memory freed = 16464 (14 X 14 X 7 X 12b)
[04/21 19:53:12     90s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 3.17 MB )
[04/21 19:53:12     90s] [NR-eGR] Finished Early Global Route ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 3.16 MB )
[04/21 19:53:12     90s] (I)      ======================================== Runtime Summary =========================================
[04/21 19:53:12     90s] (I)       Step                                                 %      Start     Finish      Real       CPU 
[04/21 19:53:12     90s] (I)      --------------------------------------------------------------------------------------------------
[04/21 19:53:12     90s] (I)       Early Global Route                             100.00%  77.50 sec  77.71 sec  0.21 sec  0.21 sec 
[04/21 19:53:12     90s] (I)       +-Early Global Route kernel                     98.51%  77.50 sec  77.71 sec  0.21 sec  0.21 sec 
[04/21 19:53:12     90s] (I)       | +-Import and model                            26.79%  77.50 sec  77.56 sec  0.06 sec  0.06 sec 
[04/21 19:53:12     90s] (I)       | | +-Create place DB                            7.50%  77.50 sec  77.52 sec  0.02 sec  0.02 sec 
[04/21 19:53:12     90s] (I)       | | | +-Import place data                        7.48%  77.50 sec  77.52 sec  0.02 sec  0.02 sec 
[04/21 19:53:12     90s] (I)       | | | | +-Read instances and placement           1.85%  77.50 sec  77.51 sec  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)       | | | | +-Read nets                              5.38%  77.51 sec  77.52 sec  0.01 sec  0.01 sec 
[04/21 19:53:12     90s] (I)       | | +-Create route DB                           17.45%  77.52 sec  77.56 sec  0.04 sec  0.04 sec 
[04/21 19:53:12     90s] (I)       | | | +-Import route data (1T)                  17.34%  77.52 sec  77.56 sec  0.04 sec  0.04 sec 
[04/21 19:53:12     90s] (I)       | | | | +-Read blockages ( Layer 1-5 )           8.63%  77.52 sec  77.54 sec  0.02 sec  0.02 sec 
[04/21 19:53:12     90s] (I)       | | | | | +-Read routing blockages               0.00%  77.52 sec  77.52 sec  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)       | | | | | +-Read instance blockages              7.99%  77.52 sec  77.54 sec  0.02 sec  0.02 sec 
[04/21 19:53:12     90s] (I)       | | | | | +-Read PG blockages                    0.16%  77.54 sec  77.54 sec  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)       | | | | | | +-Allocate memory for PG via list    0.01%  77.54 sec  77.54 sec  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)       | | | | | +-Read clock blockages                 0.00%  77.54 sec  77.54 sec  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)       | | | | | +-Read other blockages                 0.00%  77.54 sec  77.54 sec  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)       | | | | | +-Read halo blockages                  0.02%  77.54 sec  77.54 sec  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)       | | | | | +-Read boundary cut boxes              0.00%  77.54 sec  77.54 sec  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)       | | | | +-Read blackboxes                        0.00%  77.54 sec  77.54 sec  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)       | | | | +-Read prerouted                         0.72%  77.54 sec  77.54 sec  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)       | | | | +-Read nets                              0.99%  77.54 sec  77.55 sec  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)       | | | | +-Set up via pillars                     0.02%  77.55 sec  77.55 sec  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)       | | | | +-Initialize 3D grid graph               0.01%  77.55 sec  77.55 sec  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)       | | | | +-Model blockage capacity                4.66%  77.55 sec  77.56 sec  0.01 sec  0.01 sec 
[04/21 19:53:12     90s] (I)       | | | | | +-Initialize 3D capacity               4.41%  77.55 sec  77.56 sec  0.01 sec  0.01 sec 
[04/21 19:53:12     90s] (I)       | | +-Read aux data                              0.00%  77.56 sec  77.56 sec  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)       | | +-Others data preparation                    0.01%  77.56 sec  77.56 sec  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)       | | +-Create route kernel                        0.98%  77.56 sec  77.56 sec  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)       | +-Global Routing                              25.43%  77.56 sec  77.62 sec  0.05 sec  0.05 sec 
[04/21 19:53:12     90s] (I)       | | +-Initialization                             1.04%  77.56 sec  77.56 sec  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)       | | +-Net group 1                               23.55%  77.56 sec  77.62 sec  0.05 sec  0.05 sec 
[04/21 19:53:12     90s] (I)       | | | +-Generate topology                        3.03%  77.56 sec  77.57 sec  0.01 sec  0.01 sec 
[04/21 19:53:12     90s] (I)       | | | +-Phase 1a                                 5.49%  77.57 sec  77.58 sec  0.01 sec  0.01 sec 
[04/21 19:53:12     90s] (I)       | | | | +-Pattern routing (1T)                   4.42%  77.57 sec  77.58 sec  0.01 sec  0.01 sec 
[04/21 19:53:12     90s] (I)       | | | | +-Add via demand to 2D                   0.85%  77.58 sec  77.58 sec  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)       | | | +-Phase 1b                                 2.29%  77.58 sec  77.59 sec  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)       | | | +-Phase 1c                                 0.00%  77.59 sec  77.59 sec  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)       | | | +-Phase 1d                                 0.00%  77.59 sec  77.59 sec  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)       | | | +-Phase 1e                                 0.05%  77.59 sec  77.59 sec  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)       | | | | +-Route legalization                     0.00%  77.59 sec  77.59 sec  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)       | | | +-Phase 1l                                11.86%  77.59 sec  77.62 sec  0.03 sec  0.03 sec 
[04/21 19:53:12     90s] (I)       | | | | +-Layer assignment (1T)                 11.61%  77.59 sec  77.61 sec  0.02 sec  0.02 sec 
[04/21 19:53:12     90s] (I)       | +-Export cong map                              0.57%  77.62 sec  77.62 sec  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)       | | +-Export 2D cong map                         0.07%  77.62 sec  77.62 sec  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)       | +-Extract Global 3D Wires                      1.08%  77.62 sec  77.62 sec  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)       | +-Track Assignment (1T)                       26.93%  77.62 sec  77.68 sec  0.06 sec  0.06 sec 
[04/21 19:53:12     90s] (I)       | | +-Initialization                             0.23%  77.62 sec  77.62 sec  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)       | | +-Track Assignment Kernel                   26.07%  77.62 sec  77.68 sec  0.06 sec  0.06 sec 
[04/21 19:53:12     90s] (I)       | | +-Free Memory                                0.00%  77.68 sec  77.68 sec  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)       | +-Export                                      16.69%  77.68 sec  77.71 sec  0.04 sec  0.04 sec 
[04/21 19:53:12     90s] (I)       | | +-Export DB wires                            9.52%  77.68 sec  77.70 sec  0.02 sec  0.02 sec 
[04/21 19:53:12     90s] (I)       | | | +-Export all nets                          7.51%  77.68 sec  77.69 sec  0.02 sec  0.02 sec 
[04/21 19:53:12     90s] (I)       | | | +-Set wire vias                            1.60%  77.69 sec  77.70 sec  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)       | | +-Report wirelength                          3.52%  77.70 sec  77.71 sec  0.01 sec  0.01 sec 
[04/21 19:53:12     90s] (I)       | | +-Update net boxes                           3.54%  77.71 sec  77.71 sec  0.01 sec  0.01 sec 
[04/21 19:53:12     90s] (I)       | | +-Update timing                              0.00%  77.71 sec  77.71 sec  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)       | +-Postprocess design                           0.02%  77.71 sec  77.71 sec  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)      ====================== Summary by functions ======================
[04/21 19:53:12     90s] (I)       Lv  Step                                   %      Real       CPU 
[04/21 19:53:12     90s] (I)      ------------------------------------------------------------------
[04/21 19:53:12     90s] (I)        0  Early Global Route               100.00%  0.21 sec  0.21 sec 
[04/21 19:53:12     90s] (I)        1  Early Global Route kernel         98.51%  0.21 sec  0.21 sec 
[04/21 19:53:12     90s] (I)        2  Track Assignment (1T)             26.93%  0.06 sec  0.06 sec 
[04/21 19:53:12     90s] (I)        2  Import and model                  26.79%  0.06 sec  0.06 sec 
[04/21 19:53:12     90s] (I)        2  Global Routing                    25.43%  0.05 sec  0.05 sec 
[04/21 19:53:12     90s] (I)        2  Export                            16.69%  0.04 sec  0.04 sec 
[04/21 19:53:12     90s] (I)        2  Extract Global 3D Wires            1.08%  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)        2  Export cong map                    0.57%  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)        2  Postprocess design                 0.02%  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)        3  Track Assignment Kernel           26.07%  0.06 sec  0.06 sec 
[04/21 19:53:12     90s] (I)        3  Net group 1                       23.55%  0.05 sec  0.05 sec 
[04/21 19:53:12     90s] (I)        3  Create route DB                   17.45%  0.04 sec  0.04 sec 
[04/21 19:53:12     90s] (I)        3  Export DB wires                    9.52%  0.02 sec  0.02 sec 
[04/21 19:53:12     90s] (I)        3  Create place DB                    7.50%  0.02 sec  0.02 sec 
[04/21 19:53:12     90s] (I)        3  Update net boxes                   3.54%  0.01 sec  0.01 sec 
[04/21 19:53:12     90s] (I)        3  Report wirelength                  3.52%  0.01 sec  0.01 sec 
[04/21 19:53:12     90s] (I)        3  Initialization                     1.26%  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)        3  Create route kernel                0.98%  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)        3  Export 2D cong map                 0.07%  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)        3  Others data preparation            0.01%  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)        3  Free Memory                        0.00%  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)        3  Update timing                      0.00%  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)        4  Import route data (1T)            17.34%  0.04 sec  0.04 sec 
[04/21 19:53:12     90s] (I)        4  Phase 1l                          11.86%  0.03 sec  0.03 sec 
[04/21 19:53:12     90s] (I)        4  Export all nets                    7.51%  0.02 sec  0.02 sec 
[04/21 19:53:12     90s] (I)        4  Import place data                  7.48%  0.02 sec  0.02 sec 
[04/21 19:53:12     90s] (I)        4  Phase 1a                           5.49%  0.01 sec  0.01 sec 
[04/21 19:53:12     90s] (I)        4  Generate topology                  3.03%  0.01 sec  0.01 sec 
[04/21 19:53:12     90s] (I)        4  Phase 1b                           2.29%  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)        4  Set wire vias                      1.60%  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)        4  Phase 1e                           0.05%  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)        4  Phase 1c                           0.00%  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)        4  Phase 1d                           0.00%  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)        5  Layer assignment (1T)             11.61%  0.02 sec  0.02 sec 
[04/21 19:53:12     90s] (I)        5  Read blockages ( Layer 1-5 )       8.63%  0.02 sec  0.02 sec 
[04/21 19:53:12     90s] (I)        5  Read nets                          6.37%  0.01 sec  0.01 sec 
[04/21 19:53:12     90s] (I)        5  Model blockage capacity            4.66%  0.01 sec  0.01 sec 
[04/21 19:53:12     90s] (I)        5  Pattern routing (1T)               4.42%  0.01 sec  0.01 sec 
[04/21 19:53:12     90s] (I)        5  Read instances and placement       1.85%  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)        5  Add via demand to 2D               0.85%  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)        5  Read prerouted                     0.72%  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)        5  Set up via pillars                 0.02%  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)        5  Initialize 3D grid graph           0.01%  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)        5  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)        5  Route legalization                 0.00%  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)        6  Read instance blockages            7.99%  0.02 sec  0.02 sec 
[04/21 19:53:12     90s] (I)        6  Initialize 3D capacity             4.41%  0.01 sec  0.01 sec 
[04/21 19:53:12     90s] (I)        6  Read PG blockages                  0.16%  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)        6  Read halo blockages                0.02%  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)        6  Read clock blockages               0.00%  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)        6  Read other blockages               0.00%  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] (I)        7  Allocate memory for PG via list    0.01%  0.00 sec  0.00 sec 
[04/21 19:53:12     90s] Running post-eGR process
[04/21 19:53:12     90s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/21 19:53:12     90s] Legalization setup...
[04/21 19:53:12     90s] Using cell based legalization.
[04/21 19:53:12     90s] Initializing placement interface...
[04/21 19:53:12     90s]   Use check_library -place or consult logv if problems occur.
[04/21 19:53:12     90s]   Leaving CCOpt scope - Initializing placement interface...
[04/21 19:53:12     90s] OPERPROF: Starting DPlace-Init at level 1, MEM:3290.4M, EPOCH TIME: 1745239992.921521
[04/21 19:53:12     90s] Processing tracks to init pin-track alignment.
[04/21 19:53:12     90s] z: 2, totalTracks: 1
[04/21 19:53:12     90s] z: 4, totalTracks: 1
[04/21 19:53:12     90s] z: 6, totalTracks: 1
[04/21 19:53:12     90s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:53:12     90s] Cell ATmega328pb LLGs are deleted
[04/21 19:53:12     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:12     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:12     90s] # Building ATmega328pb llgBox search-tree.
[04/21 19:53:12     90s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3290.4M, EPOCH TIME: 1745239992.925699
[04/21 19:53:12     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:12     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:12     90s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3290.4M, EPOCH TIME: 1745239992.925914
[04/21 19:53:12     90s] Max number of tech site patterns supported in site array is 256.
[04/21 19:53:12     90s] Core basic site is HD_CoreSite
[04/21 19:53:12     90s] After signature check, allow fast init is false, keep pre-filter is true.
[04/21 19:53:12     90s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/21 19:53:12     90s] SiteArray: non-trimmed site array dimensions = 122 x 995
[04/21 19:53:12     90s] SiteArray: use 626,688 bytes
[04/21 19:53:12     90s] SiteArray: current memory after site array memory allocation 3290.4M
[04/21 19:53:12     90s] SiteArray: FP blocked sites are writable
[04/21 19:53:12     90s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/21 19:53:12     90s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3290.4M, EPOCH TIME: 1745239992.934651
[04/21 19:53:12     90s] Process 133 wires and vias for routing blockage analysis
[04/21 19:53:12     90s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:3290.4M, EPOCH TIME: 1745239992.934726
[04/21 19:53:12     90s] SiteArray: number of non floorplan blocked sites for llg default is 121390
[04/21 19:53:12     90s] Atter site array init, number of instance map data is 0.
[04/21 19:53:12     90s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.009, REAL:0.009, MEM:3290.4M, EPOCH TIME: 1745239992.935007
[04/21 19:53:12     90s] 
[04/21 19:53:12     90s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:53:12     90s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:53:12     90s] OPERPROF:     Starting CMU at level 3, MEM:3290.4M, EPOCH TIME: 1745239992.935486
[04/21 19:53:12     90s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3290.4M, EPOCH TIME: 1745239992.935946
[04/21 19:53:12     90s] 
[04/21 19:53:12     90s] Bad Lib Cell Checking (CMU) is done! (0)
[04/21 19:53:12     90s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.011, MEM:3290.4M, EPOCH TIME: 1745239992.936360
[04/21 19:53:12     90s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3290.4M, EPOCH TIME: 1745239992.936382
[04/21 19:53:12     90s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3290.4M, EPOCH TIME: 1745239992.936441
[04/21 19:53:12     90s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3290.4MB).
[04/21 19:53:12     90s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.016, MEM:3290.4M, EPOCH TIME: 1745239992.937978
[04/21 19:53:12     90s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:12     90s] Initializing placement interface done.
[04/21 19:53:12     90s] Leaving CCOpt scope - Cleaning up placement interface...
[04/21 19:53:12     90s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3290.4M, EPOCH TIME: 1745239992.938071
[04/21 19:53:12     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:12     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:12     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:12     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:12     90s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.013, REAL:0.013, MEM:3290.4M, EPOCH TIME: 1745239992.951298
[04/21 19:53:12     90s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:12     90s] Leaving CCOpt scope - Initializing placement interface...
[04/21 19:53:12     90s] OPERPROF: Starting DPlace-Init at level 1, MEM:3290.4M, EPOCH TIME: 1745239992.956763
[04/21 19:53:12     90s] Processing tracks to init pin-track alignment.
[04/21 19:53:12     90s] z: 2, totalTracks: 1
[04/21 19:53:12     90s] z: 4, totalTracks: 1
[04/21 19:53:12     90s] z: 6, totalTracks: 1
[04/21 19:53:12     90s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:53:12     90s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3290.4M, EPOCH TIME: 1745239992.960277
[04/21 19:53:12     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:12     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:12     90s] 
[04/21 19:53:12     90s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:53:12     90s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:53:12     90s] OPERPROF:     Starting CMU at level 3, MEM:3290.4M, EPOCH TIME: 1745239992.968393
[04/21 19:53:12     90s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3290.4M, EPOCH TIME: 1745239992.968872
[04/21 19:53:12     90s] 
[04/21 19:53:12     90s] Bad Lib Cell Checking (CMU) is done! (0)
[04/21 19:53:12     90s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.009, REAL:0.009, MEM:3290.4M, EPOCH TIME: 1745239992.969316
[04/21 19:53:12     90s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3290.4M, EPOCH TIME: 1745239992.969337
[04/21 19:53:12     90s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3290.4M, EPOCH TIME: 1745239992.969385
[04/21 19:53:12     90s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3290.4MB).
[04/21 19:53:12     90s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:3290.4M, EPOCH TIME: 1745239992.969990
[04/21 19:53:12     90s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:12     90s] Set min layer with design mode ( 1 )
[04/21 19:53:12     90s] Set max layer with design mode ( 5 )
[04/21 19:53:12     90s] [PSP]    Load db... (mem=3.2M)
[04/21 19:53:12     90s] [PSP]    Read data from FE... (mem=3.2M)
[04/21 19:53:12     90s] (I)      Number of ignored instance 0
[04/21 19:53:12     90s] (I)      Number of inbound cells 0
[04/21 19:53:12     90s] (I)      Number of opened ILM blockages 0
[04/21 19:53:12     90s] (I)      Number of instances temporarily fixed by detailed placement 0
[04/21 19:53:12     90s] (I)      numMoveCells=9649, numMacros=0  numPads=201  numMultiRowHeightInsts=0
[04/21 19:53:12     90s] (I)      cell height: 3280, count: 9649
[04/21 19:53:12     90s] [PSP]    Read rows... (mem=3.2M)
[04/21 19:53:12     90s] [PSP]    Done Read rows (cpu=0.000s, mem=3.2M)
[04/21 19:53:12     90s] 
[04/21 19:53:12     90s] [PSP]    Done Read data from FE (cpu=0.004s, mem=3.2M)
[04/21 19:53:12     90s] 
[04/21 19:53:12     90s] [PSP]    Done Load db (cpu=0.005s, mem=3.2M)
[04/21 19:53:12     90s] 
[04/21 19:53:12     90s] [PSP]    Constructing placeable region... (mem=3.2M)
[04/21 19:53:12     90s] (I)      Constructing bin map
[04/21 19:53:12     90s] (I)      Initialize bin information with width=32800 height=32800
[04/21 19:53:12     90s] (I)      Done constructing bin map
[04/21 19:53:12     90s] [PSP]    Compute region effective width... (mem=3.2M)
[04/21 19:53:12     90s] [PSP]    Done Compute region effective width (cpu=0.000s, mem=3.2M)
[04/21 19:53:12     90s] 
[04/21 19:53:12     90s] [PSP]    Done Constructing placeable region (cpu=0.001s, mem=3.2M)
[04/21 19:53:12     90s] 
[04/21 19:53:12     90s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/21 19:53:12     90s] Validating CTS configuration...
[04/21 19:53:12     90s] Checking module port directions...
[04/21 19:53:12     90s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:12     90s] Non-default CCOpt properties:
[04/21 19:53:12     90s]   Public non-default CCOpt properties:
[04/21 19:53:12     90s]     buffer_cells is set for at least one object
[04/21 19:53:12     90s]     clock_gating_cells is set for at least one object
[04/21 19:53:12     90s]     inverter_cells is set for at least one object
[04/21 19:53:12     90s]     route_type is set for at least one object
[04/21 19:53:12     90s]     source_driver is set for at least one object
[04/21 19:53:12     90s]     source_latency is set for at least one object
[04/21 19:53:12     90s]     target_insertion_delay is set for at least one object
[04/21 19:53:12     90s]     target_max_trans_sdc is set for at least one object
[04/21 19:53:12     90s]   No private non-default CCOpt properties
[04/21 19:53:12     90s] eee: RC Grid memory allocated = 16464 (14 X 14 X 7 X 12b)
[04/21 19:53:12     90s] Updating RC Grid density data for preRoute extraction ...
[04/21 19:53:12     90s] eee: pegSigSF=1.070000
[04/21 19:53:12     90s] Initializing multi-corner resistance tables ...
[04/21 19:53:12     90s] eee: Grid unit RC data computation started
[04/21 19:53:12     90s] eee: Grid unit RC data computation completed
[04/21 19:53:12     90s] eee: l=1 avDens=0.168339 usedTrk=2275.947256 availTrk=13520.000000 sigTrk=2275.947256
[04/21 19:53:12     90s] eee: l=2 avDens=0.241185 usedTrk=3260.819248 availTrk=13520.000000 sigTrk=3260.819248
[04/21 19:53:12     90s] eee: l=3 avDens=0.244183 usedTrk=3281.819275 availTrk=13440.000000 sigTrk=3281.819275
[04/21 19:53:12     90s] eee: l=4 avDens=0.135225 usedTrk=1698.426920 availTrk=12560.000000 sigTrk=1698.426920
[04/21 19:53:12     90s] eee: l=5 avDens=0.066491 usedTrk=691.510521 availTrk=10400.000000 sigTrk=691.510521
[04/21 19:53:12     90s] eee: l=6 avDens=0.023966 usedTrk=124.623659 availTrk=5200.000000 sigTrk=124.623659
[04/21 19:53:12     90s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/21 19:53:12     90s] {RT rc_worst 0 2 5  0}
[04/21 19:53:13     90s] eee: LAM-FP: thresh=1 ; dimX=1035.000000 ; dimY=1016.000000 ; multX=1.000000 ; multY=1.000000 ; minP=410 ; fpMult=1.000000 ;
[04/21 19:53:13     90s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.321791 uaWl=1.000000 uaWlH=0.248400 aWlH=0.000000 lMod=0 pMax=0.845600 pMod=81 pModAss=50 wcR=0.500000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.250000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[04/21 19:53:13     90s] eee: NetCapCache creation started. (Current Mem: 3292.887M) 
[04/21 19:53:13     90s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3292.887M) 
[04/21 19:53:13     90s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(424.350000, 416.560000)], Layers = [f(7) b(0)], Grid size = 32.800000 um, Grid Dim = (13 X 13)
[04/21 19:53:13     90s] eee: Metal Layers Info:
[04/21 19:53:13     90s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:53:13     90s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[04/21 19:53:13     90s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:53:13     90s] eee: |   METAL1 |   1 |   0.160 |   0.170 |   0.410 |  0.000 |   0.83 | H | 0 |  1 |
[04/21 19:53:13     90s] eee: |   METAL2 |   2 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:53:13     90s] eee: |   METAL3 |   3 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:53:13     90s] eee: |   METAL4 |   4 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:53:13     90s] eee: |   METAL5 |   5 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:53:13     90s] eee: |   METAL6 |   6 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:53:13     90s] eee: |   METAL7 |   7 |   0.420 |   0.420 |   1.025 |  0.000 |   0.06 | H | 0 |  1 |
[04/21 19:53:13     90s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:53:13     90s] eee: uC/uR for corner rc_worst, min-width/min-spacing, 30 perc over/under densities.
[04/21 19:53:13     90s] Route type trimming info:
[04/21 19:53:13     90s]   No route type modifications were made.
[04/21 19:53:13     90s] End AAE Lib Interpolated Model. (MEM=3294.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:53:13     90s] (I)      Filtering out regions for small cell: CLKBUFHDV8
[04/21 19:53:13     90s] Accumulated time to calculate placeable region: 4.6e-05
[04/21 19:53:13     90s] (I)      Filtering out regions for small cell: CLKBUFHDV6
[04/21 19:53:13     90s] Accumulated time to calculate placeable region: 5.7e-05
[04/21 19:53:13     90s] (I)      Filtering out regions for small cell: CLKBUFHDV4
[04/21 19:53:13     90s] Accumulated time to calculate placeable region: 6.3e-05
[04/21 19:53:13     90s] (I)      Filtering out regions for small cell: CLKBUFHDV3
[04/21 19:53:13     90s] Accumulated time to calculate placeable region: 6.9e-05
[04/21 19:53:13     90s] (I)      Filtering out regions for small cell: CLKBUFHDV24
[04/21 19:53:13     90s] Accumulated time to calculate placeable region: 7.6e-05
[04/21 19:53:13     90s] (I)      Filtering out regions for small cell: CLKBUFHDV20
[04/21 19:53:13     90s] Accumulated time to calculate placeable region: 8.2e-05
[04/21 19:53:13     90s] (I)      Filtering out regions for small cell: CLKBUFHDV2
[04/21 19:53:13     90s] Accumulated time to calculate placeable region: 8.8e-05
[04/21 19:53:13     90s] (I)      Filtering out regions for small cell: CLKBUFHDV16
[04/21 19:53:13     90s] Accumulated time to calculate placeable region: 9.4e-05
[04/21 19:53:13     90s] (I)      Filtering out regions for small cell: CLKBUFHDV12
[04/21 19:53:13     90s] Accumulated time to calculate placeable region: 0.000103
[04/21 19:53:13     90s] Library trimming buffers in power domain auto-default and half-corner delay_corner_ss_v1p08_125c:both.late removed 1 of 9 cells
[04/21 19:53:13     90s] Original list had 9 cells:
[04/21 19:53:13     90s] CLKBUFHDV24 CLKBUFHDV20 CLKBUFHDV16 CLKBUFHDV12 CLKBUFHDV8 CLKBUFHDV6 CLKBUFHDV4 CLKBUFHDV3 CLKBUFHDV2 
[04/21 19:53:13     90s] New trimmed list has 8 cells:
[04/21 19:53:13     90s] CLKBUFHDV24 CLKBUFHDV20 CLKBUFHDV16 CLKBUFHDV12 CLKBUFHDV8 CLKBUFHDV6 CLKBUFHDV4 CLKBUFHDV2 
[04/21 19:53:13     90s] (I)      Filtering out regions for small cell: CLKINHDV8
[04/21 19:53:13     90s] Accumulated time to calculate placeable region: 0.000138
[04/21 19:53:13     90s] (I)      Filtering out regions for small cell: CLKINHDV6
[04/21 19:53:13     90s] Accumulated time to calculate placeable region: 0.000145
[04/21 19:53:13     90s] (I)      Filtering out regions for small cell: CLKINHDV4
[04/21 19:53:13     90s] Accumulated time to calculate placeable region: 0.000154
[04/21 19:53:13     90s] (I)      Filtering out regions for small cell: CLKINHDV3
[04/21 19:53:13     90s] Accumulated time to calculate placeable region: 0.00016
[04/21 19:53:13     90s] (I)      Filtering out regions for small cell: CLKINHDV24
[04/21 19:53:13     90s] Accumulated time to calculate placeable region: 0.000166
[04/21 19:53:13     90s] (I)      Filtering out regions for small cell: CLKINHDV20
[04/21 19:53:13     90s] Accumulated time to calculate placeable region: 0.000172
[04/21 19:53:13     90s] (I)      Filtering out regions for small cell: CLKINHDV2
[04/21 19:53:13     90s] Accumulated time to calculate placeable region: 0.000177
[04/21 19:53:13     90s] (I)      Filtering out regions for small cell: CLKINHDV16
[04/21 19:53:13     90s] Accumulated time to calculate placeable region: 0.000183
[04/21 19:53:13     90s] (I)      Filtering out regions for small cell: CLKINHDV12
[04/21 19:53:13     90s] Accumulated time to calculate placeable region: 0.000189
[04/21 19:53:13     90s] Library trimming inverters in power domain auto-default and half-corner delay_corner_ss_v1p08_125c:both.late removed 1 of 9 cells
[04/21 19:53:13     90s] Original list had 9 cells:
[04/21 19:53:13     90s] CLKINHDV24 CLKINHDV20 CLKINHDV16 CLKINHDV12 CLKINHDV8 CLKINHDV6 CLKINHDV4 CLKINHDV3 CLKINHDV2 
[04/21 19:53:13     90s] New trimmed list has 8 cells:
[04/21 19:53:13     90s] CLKINHDV24 CLKINHDV20 CLKINHDV16 CLKINHDV12 CLKINHDV8 CLKINHDV6 CLKINHDV4 CLKINHDV2 
[04/21 19:53:13     90s] (I)      Filtering out regions for small cell: CLKLAHAQHDV8
[04/21 19:53:13     90s] Accumulated time to calculate placeable region: 0.000205
[04/21 19:53:13     90s] (I)      Filtering out regions for small cell: CLKLAHAQHDV4
[04/21 19:53:13     90s] Accumulated time to calculate placeable region: 0.000212
[04/21 19:53:13     90s] (I)      Filtering out regions for small cell: CLKLAHAQHDV2
[04/21 19:53:13     90s] Accumulated time to calculate placeable region: 0.000218
[04/21 19:53:13     90s] (I)      Filtering out regions for small cell: CLKLAHAQHDV1
[04/21 19:53:13     90s] Accumulated time to calculate placeable region: 0.000224
[04/21 19:53:13     90s] (I)      Filtering out regions for small cell: CLKLAHAQHDV0
[04/21 19:53:13     90s] Accumulated time to calculate placeable region: 0.000229
[04/21 19:53:13     90s] (I)      Filtering out regions for small cell: NOR2HDVL
[04/21 19:53:13     90s] Accumulated time to calculate placeable region: 0.000243
[04/21 19:53:13     90s] (I)      Filtering out regions for small cell: NOR2HDV8
[04/21 19:53:13     90s] Accumulated time to calculate placeable region: 0.000251
[04/21 19:53:13     90s] (I)      Filtering out regions for small cell: NOR2HDV4
[04/21 19:53:13     90s] Accumulated time to calculate placeable region: 0.000258
[04/21 19:53:13     90s] (I)      Filtering out regions for small cell: NOR2HDV3
[04/21 19:53:13     90s] Accumulated time to calculate placeable region: 0.000264
[04/21 19:53:13     90s] (I)      Filtering out regions for small cell: NOR2HDV2
[04/21 19:53:13     90s] Accumulated time to calculate placeable region: 0.000272
[04/21 19:53:13     90s] (I)      Filtering out regions for small cell: NOR2HDV16
[04/21 19:53:13     90s] Accumulated time to calculate placeable region: 0.000279
[04/21 19:53:13     90s] (I)      Filtering out regions for small cell: NOR2HDV12
[04/21 19:53:13     90s] Accumulated time to calculate placeable region: 0.000285
[04/21 19:53:13     90s] (I)      Filtering out regions for small cell: NOR2HDV1
[04/21 19:53:13     90s] Accumulated time to calculate placeable region: 0.000289
[04/21 19:53:13     90s] (I)      Filtering out regions for small cell: NOR2HDV0
[04/21 19:53:13     90s] Accumulated time to calculate placeable region: 0.000294
[04/21 19:53:13     90s] **WARN: (IMPCCOPT-5067):	Top layer net attribute METAL6 for net  is higher than maxRouteLayer's setting of METAL5.
[04/21 19:53:13     90s] **WARN: (IMPCCOPT-5067):	Top layer net attribute METAL6 for net  is higher than maxRouteLayer's setting of METAL5.
[04/21 19:53:13     90s] **WARN: (IMPCCOPT-5067):	Top layer net attribute METAL6 for net  is higher than maxRouteLayer's setting of METAL5.
[04/21 19:53:13     90s] **WARN: (IMPCCOPT-5067):	Top layer net attribute METAL6 for net  is higher than maxRouteLayer's setting of METAL5.
[04/21 19:53:13     90s] **WARN: (IMPCCOPT-5067):	Top layer net attribute METAL6 for net  is higher than maxRouteLayer's setting of METAL5.
[04/21 19:53:13     90s] **WARN: (IMPCCOPT-5067):	Top layer net attribute METAL6 for net  is higher than maxRouteLayer's setting of METAL5.
[04/21 19:53:13     90s] **WARN: (IMPCCOPT-5067):	Top layer net attribute METAL6 for net  is higher than maxRouteLayer's setting of METAL5.
[04/21 19:53:13     90s] **WARN: (IMPCCOPT-5067):	Top layer net attribute METAL6 for net  is higher than maxRouteLayer's setting of METAL5.
[04/21 19:53:13     90s] **WARN: (IMPCCOPT-5067):	Top layer net attribute METAL6 for net  is higher than maxRouteLayer's setting of METAL5.
[04/21 19:53:13     90s] **WARN: (IMPCCOPT-5067):	Top layer net attribute METAL6 for net  is higher than maxRouteLayer's setting of METAL5.
[04/21 19:53:13     90s] **WARN: (IMPCCOPT-5067):	Top layer net attribute METAL6 for net  is higher than maxRouteLayer's setting of METAL5.
[04/21 19:53:13     90s] **WARN: (IMPCCOPT-5067):	Top layer net attribute METAL6 for net  is higher than maxRouteLayer's setting of METAL5.
[04/21 19:53:13     90s] **WARN: (IMPCCOPT-5067):	Top layer net attribute METAL6 for net  is higher than maxRouteLayer's setting of METAL5.
[04/21 19:53:13     90s] **WARN: (IMPCCOPT-5067):	Top layer net attribute METAL6 for net  is higher than maxRouteLayer's setting of METAL5.
[04/21 19:53:13     90s] **WARN: (IMPCCOPT-5067):	Top layer net attribute METAL6 for net  is higher than maxRouteLayer's setting of METAL5.
[04/21 19:53:13     90s] **WARN: (IMPCCOPT-5067):	Top layer net attribute METAL6 for net  is higher than maxRouteLayer's setting of METAL5.
[04/21 19:53:13     90s] **WARN: (IMPCCOPT-5067):	Top layer net attribute METAL6 for net  is higher than maxRouteLayer's setting of METAL5.
[04/21 19:53:13     90s] **WARN: (IMPCCOPT-5067):	Top layer net attribute METAL6 for net  is higher than maxRouteLayer's setting of METAL5.
[04/21 19:53:13     90s] **WARN: (IMPCCOPT-5067):	Top layer net attribute METAL6 for net  is higher than maxRouteLayer's setting of METAL5.
[04/21 19:53:13     90s] **WARN: (IMPCCOPT-5067):	Top layer net attribute METAL6 for net  is higher than maxRouteLayer's setting of METAL5.
[04/21 19:53:13     90s] **WARN: (EMS-27):	Message (IMPCCOPT-5067) has exceeded the current message display limit of 20.
[04/21 19:53:13     90s] To increase the message display limit, refer to the product command reference manual.
[04/21 19:53:13     90s] **WARN: (IMPCCOPT-2431):	Found 1 pin(s) with annotated transitions for the delay corner 'delay_corner_ss_v1p08_125c' that are connected to non-ideal or non-dont_touch nets. These pins will be excluded from transition time design rule violation checking in this delay corner.
[04/21 19:53:13     90s] Type 'man IMPCCOPT-2431' for more detail.
[04/21 19:53:13     91s] Clock tree balancer configuration for clock_tree CLK:
[04/21 19:53:13     91s] Non-default CCOpt properties:
[04/21 19:53:13     91s]   Public non-default CCOpt properties:
[04/21 19:53:13     91s]     route_type (leaf): clkroute (default: default)
[04/21 19:53:13     91s]     route_type (top): default_route_type_nonleaf (default: default)
[04/21 19:53:13     91s]     route_type (trunk): clkroute (default: default)
[04/21 19:53:13     91s]     source_driver: CLKBUFHDV32/I CLKBUFHDV32/Z (default: )
[04/21 19:53:13     91s]   No private non-default CCOpt properties
[04/21 19:53:13     91s] For power domain auto-default:
[04/21 19:53:13     91s]   Buffers:     CLKBUFHDV24 CLKBUFHDV20 CLKBUFHDV16 CLKBUFHDV12 CLKBUFHDV8 CLKBUFHDV6 CLKBUFHDV4 CLKBUFHDV2
[04/21 19:53:13     91s]   Inverters:   CLKINHDV24 CLKINHDV20 CLKINHDV16 CLKINHDV12 CLKINHDV8 CLKINHDV6 CLKINHDV4 CLKINHDV2
[04/21 19:53:13     91s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 163245.272um^2
[04/21 19:53:13     91s] Top Routing info:
[04/21 19:53:13     91s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[04/21 19:53:13     91s]   Unshielded; Mask Constraint: 0; Source: route_type.
[04/21 19:53:13     91s] Trunk/Leaf Routing info:
[04/21 19:53:13     91s]   Route-type name: clkroute; Top/bottom preferred layer name: METAL6/METAL3; 
[04/21 19:53:13     91s]   Unshielded; Mask Constraint: 0; Source: route_type.
[04/21 19:53:13     91s] For timing_corner delay_corner_ss_v1p08_125c:both, late and power domain auto-default:
[04/21 19:53:13     91s]   Slew time target (leaf):    0.500ns
[04/21 19:53:13     91s]   Slew time target (trunk):   0.500ns
[04/21 19:53:13     91s]   Slew time target (top):     0.500ns (Note: no nets are considered top nets in this clock tree)
[04/21 19:53:13     91s]   Buffer unit delay: 0.358ns
[04/21 19:53:13     91s]   Buffer max distance: 1229.938um
[04/21 19:53:13     91s] Fastest wire driving cells and distances:
[04/21 19:53:13     91s]   Buffer    : {lib_cell:CLKBUFHDV24, fastest_considered_half_corner=delay_corner_ss_v1p08_125c:both.late, optimalDrivingDistance=1229.938um, saturatedSlew=0.364ns, speed=2318.451um per ns, cellArea=22.961um^2 per 1000um}
[04/21 19:53:13     91s]   Inverter  : {lib_cell:CLKINHDV24, fastest_considered_half_corner=delay_corner_ss_v1p08_125c:both.late, optimalDrivingDistance=1196.414um, saturatedSlew=0.371ns, speed=2959.955um per ns, cellArea=17.984um^2 per 1000um}
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] Logic Sizing Table:
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] ---------------------------------------------------------------------------------------------------------------------------------
[04/21 19:53:13     91s] Cell        Instance count    Source         Eligible library cells
[04/21 19:53:13     91s] ---------------------------------------------------------------------------------------------------------------------------------
[04/21 19:53:13     91s] NOR2HDVL          1           library set    {NOR2HDV16 NOR2HDV12 NOR2HDV8 NOR2HDV4 NOR2HDV3 NOR2HDV2 NOR2HDV1 NOR2HDV0 NOR2HDVL}
[04/21 19:53:13     91s] ---------------------------------------------------------------------------------------------------------------------------------
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] Clock tree timing engine global stage delay update for delay_corner_ss_v1p08_125c:both.late...
[04/21 19:53:13     91s] Clock tree timing engine global stage delay update for delay_corner_ss_v1p08_125c:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:13     91s] Clock tree balancer configuration for skew_group CLK/functional_ff_v1p32:
[04/21 19:53:13     91s]  Created from constraint modes: {[]}
[04/21 19:53:13     91s]   Sources:                     pin clk
[04/21 19:53:13     91s]   Total number of sinks:       1806
[04/21 19:53:13     91s]   Delay constrained sinks:     1806
[04/21 19:53:13     91s]   Constrains:                  default
[04/21 19:53:13     91s]   Non-leaf sinks:              0
[04/21 19:53:13     91s]   Ignore pins:                 0
[04/21 19:53:13     91s]  Timing corner delay_corner_ss_v1p08_125c:both.late:
[04/21 19:53:13     91s]   Skew target:                 0.358ns
[04/21 19:53:13     91s] Clock tree balancer configuration for skew_group CLK/functional_ss_v1p08_125c:
[04/21 19:53:13     91s]  Created from constraint modes: {[]}
[04/21 19:53:13     91s]   Sources:                     pin clk
[04/21 19:53:13     91s]   Total number of sinks:       1806
[04/21 19:53:13     91s]   Delay constrained sinks:     1806
[04/21 19:53:13     91s]   Constrains:                  default
[04/21 19:53:13     91s]   Non-leaf sinks:              0
[04/21 19:53:13     91s]   Ignore pins:                 0
[04/21 19:53:13     91s]  Timing corner delay_corner_ss_v1p08_125c:both.late:
[04/21 19:53:13     91s]   Skew target:                 0.358ns
[04/21 19:53:13     91s]   Insertion delay target:      2.250ns
[04/21 19:53:13     91s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree CLK: preferred layers METAL3-METAL6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/21 19:53:13     91s] Type 'man IMPCCOPT-1361' for more detail.
[04/21 19:53:13     91s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree CLK: preferred layers METAL3-METAL6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/21 19:53:13     91s] Type 'man IMPCCOPT-1361' for more detail.
[04/21 19:53:13     91s] Primary reporting skew groups are:
[04/21 19:53:13     91s] skew_group CLK/functional_ff_v1p32 with 1806 clock sinks
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] Constraint summary
[04/21 19:53:13     91s] ==================
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] Transition constraints are active in the following delay corners:
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] delay_corner_ss_v1p08_125c:both.late
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] Cap constraints are active in the following delay corners:
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] delay_corner_ss_v1p08_125c:both.late
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] Transition constraint summary:
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] ------------------------------------------------------------------------------------------------------------
[04/21 19:53:13     91s] Delay corner                                      Target (ns)    Num pins    Target source     Clock tree(s)
[04/21 19:53:13     91s] ------------------------------------------------------------------------------------------------------------
[04/21 19:53:13     91s] delay_corner_ss_v1p08_125c:both.late (primary)         -            -              -                 -
[04/21 19:53:13     91s]                       -                              0.500         1812      auto extracted    all
[04/21 19:53:13     91s] ------------------------------------------------------------------------------------------------------------
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] Capacitance constraint summary:
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] ----------------------------------------------------------------------------------------------------------------------
[04/21 19:53:13     91s] Delay corner                                      Limit (pF)    Num nets    Target source                Clock tree(s)
[04/21 19:53:13     91s] ----------------------------------------------------------------------------------------------------------------------
[04/21 19:53:13     91s] delay_corner_ss_v1p08_125c:both.late (primary)        -            -                    -                      -
[04/21 19:53:13     91s]                       -                             0.017          1        library_or_sdc_constraint    all
[04/21 19:53:13     91s]                       -                             0.174          1        library_or_sdc_constraint    all
[04/21 19:53:13     91s]                       -                             2.485          1        library_or_sdc_constraint    all
[04/21 19:53:13     91s] ----------------------------------------------------------------------------------------------------------------------
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] Clock DAG hash initial state: 6466519051702418393 2619360433907021173
[04/21 19:53:13     91s] CTS services accumulated run-time stats initial state:
[04/21 19:53:13     91s]   delay calculator: calls=5241, total_wall_time=0.082s, mean_wall_time=0.016ms
[04/21 19:53:13     91s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/21 19:53:13     91s]   steiner router: calls=5240, total_wall_time=0.023s, mean_wall_time=0.004ms
[04/21 19:53:13     91s] Clock DAG stats initial state:
[04/21 19:53:13     91s]   cell counts      : b=0, i=1, icg=0, dcg=0, l=1, total=2
[04/21 19:53:13     91s]   sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:13     91s]   misc counts      : r=1, pp=0, mci=0
[04/21 19:53:13     91s]   cell areas       : b=0.000um^2, i=4.034um^2, icg=0.000um^2, dcg=0.000um^2, l=5.379um^2, total=9.414um^2
[04/21 19:53:13     91s]   hp wire lengths  : top=0.000um, trunk=1.640um, leaf=162.360um, total=164.000um
[04/21 19:53:13     91s] Clock DAG library cell distribution initial state {count}:
[04/21 19:53:13     91s]    Invs: INHDV2: 1 
[04/21 19:53:13     91s]  Logics: NOR2HDVL: 1 
[04/21 19:53:13     91s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/21 19:53:13     91s] UM:*                                                                   InitialState
[04/21 19:53:13     91s] Route-type name: clkroute; Top/bottom preferred layer name: METAL6/METAL3; 
[04/21 19:53:13     91s] Unshielded; Mask Constraint: 0; Source: route_type.
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] Layer information for route type clkroute:
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] ---------------------------------------------------------------------
[04/21 19:53:13     91s] Layer     Preferred    Route    Res.          Cap.          RC
[04/21 19:53:13     91s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[04/21 19:53:13     91s] ---------------------------------------------------------------------
[04/21 19:53:13     91s] METAL1    N            H          0.835         0.217         0.182
[04/21 19:53:13     91s] METAL2    N            V          0.407         0.266         0.108
[04/21 19:53:13     91s] METAL3    Y            H          0.407         0.266         0.108
[04/21 19:53:13     91s] METAL4    Y            V          0.407         0.266         0.108
[04/21 19:53:13     91s] METAL5    Y            H          0.407         0.266         0.108
[04/21 19:53:13     91s] METAL6    Y            V          0.407         0.266         0.108
[04/21 19:53:13     91s] METAL7    N            H          0.065         0.290         0.019
[04/21 19:53:13     91s] ---------------------------------------------------------------------
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[04/21 19:53:13     91s] Unshielded; Mask Constraint: 0; Source: route_type.
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] Layer information for route type default_route_type_nonleaf:
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] ---------------------------------------------------------------------
[04/21 19:53:13     91s] Layer     Preferred    Route    Res.          Cap.          RC
[04/21 19:53:13     91s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[04/21 19:53:13     91s] ---------------------------------------------------------------------
[04/21 19:53:13     91s] METAL1    N            H          0.835         0.217         0.182
[04/21 19:53:13     91s] METAL2    N            V          0.407         0.266         0.108
[04/21 19:53:13     91s] METAL3    Y            H          0.407         0.266         0.108
[04/21 19:53:13     91s] METAL4    Y            V          0.407         0.266         0.108
[04/21 19:53:13     91s] METAL5    N            H          0.407         0.266         0.108
[04/21 19:53:13     91s] METAL6    N            V          0.407         0.266         0.108
[04/21 19:53:13     91s] METAL7    N            H          0.065         0.290         0.019
[04/21 19:53:13     91s] ---------------------------------------------------------------------
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] Via selection for estimated routes (rule default):
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] --------------------------------------------------------------------
[04/21 19:53:13     91s] Layer            Via Cell    Res.     Cap.     RC       Top of Stack
[04/21 19:53:13     91s] Range                        (Ohm)    (fF)     (fs)     Only
[04/21 19:53:13     91s] --------------------------------------------------------------------
[04/21 19:53:13     91s] METAL1-METAL2    Via1        1.342    0.000    0.000    false
[04/21 19:53:13     91s] METAL2-METAL3    Via2        1.342    0.000    0.000    false
[04/21 19:53:13     91s] METAL3-METAL4    Via3        1.342    0.000    0.000    false
[04/21 19:53:13     91s] METAL4-METAL5    Via4        1.342    0.000    0.000    false
[04/21 19:53:13     91s] METAL5-METAL6    Via5        1.342    0.000    0.000    false
[04/21 19:53:13     91s] METAL6-METAL7    Via6        0.604    0.000    0.000    false
[04/21 19:53:13     91s] --------------------------------------------------------------------
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[04/21 19:53:13     91s] Type 'man IMPCCOPT-2314' for more detail.
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] Ideal and dont_touch net fanout counts:
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] -----------------------------------------------------------
[04/21 19:53:13     91s] Min fanout    Max fanout    Number of ideal/dont_touch nets
[04/21 19:53:13     91s] -----------------------------------------------------------
[04/21 19:53:13     91s]       1            10                      0
[04/21 19:53:13     91s]      11           100                      0
[04/21 19:53:13     91s]     101          1000                      0
[04/21 19:53:13     91s]    1001         10000                      1
[04/21 19:53:13     91s]   10001           +                        0
[04/21 19:53:13     91s] -----------------------------------------------------------
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] Top ideal and dont_touch nets by fanout:
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] ---------------------
[04/21 19:53:13     91s] Net name    Fanout ()
[04/21 19:53:13     91s] ---------------------
[04/21 19:53:13     91s] clk           1752
[04/21 19:53:13     91s] ---------------------
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] No dont_touch hnets found in the clock tree
[04/21 19:53:13     91s] No dont_touch hpins found in the clock network.
[04/21 19:53:13     91s] Checking for illegal sizes of clock logic instances...
[04/21 19:53:13     91s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] Filtering reasons for cell type: buffer
[04/21 19:53:13     91s] =======================================
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] -----------------------------------------------------------------
[04/21 19:53:13     91s] Clock trees    Power domain    Reason              Library cells
[04/21 19:53:13     91s] -----------------------------------------------------------------
[04/21 19:53:13     91s] all            auto-default    Library trimming    { CLKBUFHDV3 }
[04/21 19:53:13     91s] -----------------------------------------------------------------
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] Filtering reasons for cell type: inverter
[04/21 19:53:13     91s] =========================================
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] ----------------------------------------------------------------
[04/21 19:53:13     91s] Clock trees    Power domain    Reason              Library cells
[04/21 19:53:13     91s] ----------------------------------------------------------------
[04/21 19:53:13     91s] all            auto-default    Library trimming    { CLKINHDV3 }
[04/21 19:53:13     91s] ----------------------------------------------------------------
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] Filtering reasons for cell type: clock gate cell
[04/21 19:53:13     91s] ================================================
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] -----------------------------------------------------------------------------------------------------------------------------
[04/21 19:53:13     91s] Clock trees    Power domain    Reason                    Library cells
[04/21 19:53:13     91s] -----------------------------------------------------------------------------------------------------------------------------
[04/21 19:53:13     91s] all            auto-default    Has test enable signal    { CLKLAHAQHDV0 CLKLAHAQHDV1 CLKLAHAQHDV2 CLKLAHAQHDV4 CLKLAHAQHDV8 }
[04/21 19:53:13     91s] all            auto-default    Is a clockgate cell       { CLKLAHAQHDV0 CLKLAHAQHDV1 CLKLAHAQHDV2 CLKLAHAQHDV4 CLKLAHAQHDV8 }
[04/21 19:53:13     91s] -----------------------------------------------------------------------------------------------------------------------------
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] Validating CTS configuration done. (took cpu=0:00:00.6 real=0:00:00.6)
[04/21 19:53:13     91s] CCOpt configuration status: all checks passed.
[04/21 19:53:13     91s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[04/21 19:53:13     91s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[04/21 19:53:13     91s]   No exclusion drivers are needed.
[04/21 19:53:13     91s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[04/21 19:53:13     91s] Antenna diode management...
[04/21 19:53:13     91s]   Found 0 antenna diodes in the clock trees.
[04/21 19:53:13     91s]   
[04/21 19:53:13     91s] Antenna diode management done.
[04/21 19:53:13     91s] Adding driver cells for primary IOs...
[04/21 19:53:13     91s] Adding driver cells for primary IOs done.
[04/21 19:53:13     91s] Adding driver cells for primary IOs...
[04/21 19:53:13     91s] Adding driver cells for primary IOs done.
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] ----------------------------------------------------------------------------------------------
[04/21 19:53:13     91s] CCOpt reported the following when adding drivers below input ports and above output ports     
[04/21 19:53:13     91s] ----------------------------------------------------------------------------------------------
[04/21 19:53:13     91s]   (empty table)
[04/21 19:53:13     91s] ----------------------------------------------------------------------------------------------
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] Adding driver cell for primary IO roots...
[04/21 19:53:13     91s] Adding driver cell for primary IO roots done.
[04/21 19:53:13     91s] Maximizing clock DAG abstraction...
[04/21 19:53:13     91s]   Removing clock DAG drivers
[04/21 19:53:13     91s] Maximizing clock DAG abstraction done.
[04/21 19:53:13     91s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.9 real=0:00:00.9)
[04/21 19:53:13     91s] Synthesizing clock trees...
[04/21 19:53:13     91s]   Preparing To Balance...
[04/21 19:53:13     91s]   Leaving CCOpt scope - Cleaning up placement interface...
[04/21 19:53:13     91s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3347.1M, EPOCH TIME: 1745239993.624231
[04/21 19:53:13     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:13     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:13     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:13     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:13     91s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.015, REAL:0.015, MEM:3347.1M, EPOCH TIME: 1745239993.639492
[04/21 19:53:13     91s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:13     91s]   Leaving CCOpt scope - Initializing placement interface...
[04/21 19:53:13     91s] OPERPROF: Starting DPlace-Init at level 1, MEM:3347.1M, EPOCH TIME: 1745239993.639788
[04/21 19:53:13     91s] Processing tracks to init pin-track alignment.
[04/21 19:53:13     91s] z: 2, totalTracks: 1
[04/21 19:53:13     91s] z: 4, totalTracks: 1
[04/21 19:53:13     91s] z: 6, totalTracks: 1
[04/21 19:53:13     91s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:53:13     91s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3347.1M, EPOCH TIME: 1745239993.642935
[04/21 19:53:13     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:13     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:53:13     91s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:53:13     91s] OPERPROF:     Starting CMU at level 3, MEM:3347.1M, EPOCH TIME: 1745239993.650242
[04/21 19:53:13     91s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3347.1M, EPOCH TIME: 1745239993.650693
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] Bad Lib Cell Checking (CMU) is done! (0)
[04/21 19:53:13     91s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.008, MEM:3347.1M, EPOCH TIME: 1745239993.651117
[04/21 19:53:13     91s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3347.1M, EPOCH TIME: 1745239993.651136
[04/21 19:53:13     91s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3347.1M, EPOCH TIME: 1745239993.651508
[04/21 19:53:13     91s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3347.1MB).
[04/21 19:53:13     91s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:3347.1M, EPOCH TIME: 1745239993.652088
[04/21 19:53:13     91s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:13     91s] End AAE Lib Interpolated Model. (MEM=3347.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:53:13     91s]   Merging duplicate siblings in DAG...
[04/21 19:53:13     91s]     Clock DAG hash before merging: 6466519051702418393 2619360433907021173
[04/21 19:53:13     91s]     CTS services accumulated run-time stats before merging:
[04/21 19:53:13     91s]       delay calculator: calls=5241, total_wall_time=0.082s, mean_wall_time=0.016ms
[04/21 19:53:13     91s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/21 19:53:13     91s]       steiner router: calls=5240, total_wall_time=0.023s, mean_wall_time=0.004ms
[04/21 19:53:13     91s]     Clock DAG stats before merging:
[04/21 19:53:13     91s]       cell counts      : b=0, i=1, icg=0, dcg=0, l=1, total=2
[04/21 19:53:13     91s]       sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:13     91s]       misc counts      : r=1, pp=0, mci=0
[04/21 19:53:13     91s]       cell areas       : b=0.000um^2, i=4.034um^2, icg=0.000um^2, dcg=0.000um^2, l=5.379um^2, total=9.414um^2
[04/21 19:53:13     91s]       hp wire lengths  : top=0.000um, trunk=1.640um, leaf=162.360um, total=164.000um
[04/21 19:53:13     91s]     Clock DAG library cell distribution before merging {count}:
[04/21 19:53:13     91s]        Invs: INHDV2: 1 
[04/21 19:53:13     91s]      Logics: NOR2HDVL: 1 
[04/21 19:53:13     91s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/21 19:53:13     91s] UM:*                                                                   before merging
[04/21 19:53:13     91s]     Resynthesising clock tree into netlist...
[04/21 19:53:13     91s]       Reset timing graph...
[04/21 19:53:13     91s] Ignoring AAE DB Resetting ...
[04/21 19:53:13     91s]       Reset timing graph done.
[04/21 19:53:13     91s]     Resynthesising clock tree into netlist done.
[04/21 19:53:13     91s]     Merging duplicate clock dag driver clones in DAG...
[04/21 19:53:13     91s]     Merging duplicate clock dag driver clones in DAG done.
[04/21 19:53:13     91s]     
[04/21 19:53:13     91s]     Clock logic merging summary:
[04/21 19:53:13     91s]     
[04/21 19:53:13     91s]     -----------------------------------------------------------
[04/21 19:53:13     91s]     Description                           Number of occurrences
[04/21 19:53:13     91s]     -----------------------------------------------------------
[04/21 19:53:13     91s]     Total clock logics                              1
[04/21 19:53:13     91s]     Globally unique logic expressions               1
[04/21 19:53:13     91s]     Potentially mergeable clock logics              0
[04/21 19:53:13     91s]     Actually merged clock logics                    0
[04/21 19:53:13     91s]     -----------------------------------------------------------
[04/21 19:53:13     91s]     
[04/21 19:53:13     91s]     --------------------------------------------
[04/21 19:53:13     91s]     Cannot merge reason    Number of occurrences
[04/21 19:53:13     91s]     --------------------------------------------
[04/21 19:53:13     91s]     GloballyUnique                   1
[04/21 19:53:13     91s]     --------------------------------------------
[04/21 19:53:13     91s]     
[04/21 19:53:13     91s]     Disconnecting clock tree from netlist...
[04/21 19:53:13     91s]     Disconnecting clock tree from netlist done.
[04/21 19:53:13     91s]   Merging duplicate siblings in DAG done.
[04/21 19:53:13     91s]   Applying movement limits...
[04/21 19:53:13     91s]   Applying movement limits done.
[04/21 19:53:13     91s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/21 19:53:13     91s]   CCOpt::Phase::Construction...
[04/21 19:53:13     91s]   Stage::Clustering...
[04/21 19:53:13     91s]   Clustering...
[04/21 19:53:13     91s]     Clock DAG hash before 'Clustering': 16534651854120248227 8562385586428751871
[04/21 19:53:13     91s]     CTS services accumulated run-time stats before 'Clustering':
[04/21 19:53:13     91s]       delay calculator: calls=5241, total_wall_time=0.082s, mean_wall_time=0.016ms
[04/21 19:53:13     91s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/21 19:53:13     91s]       steiner router: calls=5240, total_wall_time=0.023s, mean_wall_time=0.004ms
[04/21 19:53:13     91s]     Initialize for clustering...
[04/21 19:53:13     91s]     Clock DAG hash before clustering: 16534651854120248227 8562385586428751871
[04/21 19:53:13     91s]     CTS services accumulated run-time stats before clustering:
[04/21 19:53:13     91s]       delay calculator: calls=5241, total_wall_time=0.082s, mean_wall_time=0.016ms
[04/21 19:53:13     91s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/21 19:53:13     91s]       steiner router: calls=5240, total_wall_time=0.023s, mean_wall_time=0.004ms
[04/21 19:53:13     91s]     Clock DAG stats before clustering:
[04/21 19:53:13     91s]       cell counts      : b=0, i=1, icg=0, dcg=0, l=1, total=2
[04/21 19:53:13     91s]       sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:13     91s]       misc counts      : r=1, pp=0, mci=0
[04/21 19:53:13     91s]       cell areas       : b=0.000um^2, i=21.517um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=51.102um^2
[04/21 19:53:13     91s]       hp wire lengths  : top=0.000um, trunk=1.640um, leaf=162.360um, total=164.000um
[04/21 19:53:13     91s]     Clock DAG library cell distribution before clustering {count}:
[04/21 19:53:13     91s]        Invs: CLKINHDV24: 1 
[04/21 19:53:13     91s]      Logics: NOR2HDV16: 1 
[04/21 19:53:13     91s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/21 19:53:13     91s] UM:*                                                                   before clustering
[04/21 19:53:13     91s]     Computing max distances from locked parents...
[04/21 19:53:13     91s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[04/21 19:53:13     91s]     Computing max distances from locked parents done.
[04/21 19:53:13     91s]     Computing optimal clock node locations...
[04/21 19:53:13     91s]     : End AAE Lib Interpolated Model. (MEM=3347.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:53:13     91s] ...20% ...40% ...60% ...80% ...100% 
[04/21 19:53:13     91s]     Optimal path computation stats:
[04/21 19:53:13     91s]       Successful          : 2
[04/21 19:53:13     91s]       Unsuccessful        : 0
[04/21 19:53:13     91s]       Immovable           : 1
[04/21 19:53:13     91s]       lockedParentLocation: 0
[04/21 19:53:13     91s]       Region hash         : eab4dfa735ec2dc0
[04/21 19:53:13     91s]     Unsuccessful details:
[04/21 19:53:13     91s]     
[04/21 19:53:13     91s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:13     91s]     Initialize for clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/21 19:53:13     91s]     Bottom-up phase...
[04/21 19:53:13     91s]     Clustering bottom-up starting from leaves...
[04/21 19:53:13     91s]       Clustering clock_tree CLK...
[04/21 19:53:13     91s]       Clustering clock_tree CLK done.
[04/21 19:53:13     91s]     Clustering bottom-up starting from leaves done.
[04/21 19:53:13     91s]     Rebuilding the clock tree after clustering...
[04/21 19:53:13     91s]     Rebuilding the clock tree after clustering done.
[04/21 19:53:13     91s]     Clock DAG hash after bottom-up phase: 13896413390543018150 7521658252913429898
[04/21 19:53:13     91s]     CTS services accumulated run-time stats after bottom-up phase:
[04/21 19:53:13     91s]       delay calculator: calls=5376, total_wall_time=0.086s, mean_wall_time=0.016ms
[04/21 19:53:13     91s]       legalizer: calls=51, total_wall_time=0.000s, mean_wall_time=0.007ms
[04/21 19:53:13     91s]       steiner router: calls=5369, total_wall_time=0.025s, mean_wall_time=0.005ms
[04/21 19:53:13     91s]     Clock DAG stats after bottom-up phase:
[04/21 19:53:13     91s]       cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:53:13     91s]       sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:13     91s]       misc counts      : r=1, pp=0, mci=0
[04/21 19:53:13     91s]       cell areas       : b=56.482um^2, i=21.517um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=107.584um^2
[04/21 19:53:13     91s]       hp wire lengths  : top=0.000um, trunk=228.370um, leaf=162.360um, total=390.730um
[04/21 19:53:13     91s]     Clock DAG library cell distribution after bottom-up phase {count}:
[04/21 19:53:13     91s]        Bufs: CLKBUFHDV24: 2 
[04/21 19:53:13     91s]        Invs: CLKINHDV24: 1 
[04/21 19:53:13     91s]      Logics: NOR2HDV16: 1 
[04/21 19:53:13     91s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/21 19:53:13     91s] UM:*                                                                   after bottom-up phase
[04/21 19:53:13     91s]     Bottom-up phase done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/21 19:53:13     91s]     Legalizing clock trees...
[04/21 19:53:13     91s]     Resynthesising clock tree into netlist...
[04/21 19:53:13     91s]       Reset timing graph...
[04/21 19:53:13     91s] Ignoring AAE DB Resetting ...
[04/21 19:53:13     91s]       Reset timing graph done.
[04/21 19:53:13     91s]     Resynthesising clock tree into netlist done.
[04/21 19:53:13     91s]     Commiting net attributes....
[04/21 19:53:13     91s]     Commiting net attributes. done.
[04/21 19:53:13     91s]     Leaving CCOpt scope - ClockRefiner...
[04/21 19:53:13     91s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3349.1M, EPOCH TIME: 1745239993.924675
[04/21 19:53:13     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:13     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:13     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:13     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:13     91s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.016, REAL:0.016, MEM:3299.1M, EPOCH TIME: 1745239993.940266
[04/21 19:53:13     91s]     Assigned high priority to 1810 instances.
[04/21 19:53:13     91s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[04/21 19:53:13     91s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[04/21 19:53:13     91s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3299.1M, EPOCH TIME: 1745239993.946120
[04/21 19:53:13     91s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3299.1M, EPOCH TIME: 1745239993.946167
[04/21 19:53:13     91s] Processing tracks to init pin-track alignment.
[04/21 19:53:13     91s] z: 2, totalTracks: 1
[04/21 19:53:13     91s] z: 4, totalTracks: 1
[04/21 19:53:13     91s] z: 6, totalTracks: 1
[04/21 19:53:13     91s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:53:13     91s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3299.1M, EPOCH TIME: 1745239993.949492
[04/21 19:53:13     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:13     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:53:13     91s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:53:13     91s] OPERPROF:       Starting CMU at level 4, MEM:3299.1M, EPOCH TIME: 1745239993.957575
[04/21 19:53:13     91s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:3299.1M, EPOCH TIME: 1745239993.958307
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] Bad Lib Cell Checking (CMU) is done! (0)
[04/21 19:53:13     91s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.009, REAL:0.009, MEM:3299.1M, EPOCH TIME: 1745239993.958823
[04/21 19:53:13     91s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3299.1M, EPOCH TIME: 1745239993.958846
[04/21 19:53:13     91s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3299.1M, EPOCH TIME: 1745239993.958904
[04/21 19:53:13     91s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3299.1MB).
[04/21 19:53:13     91s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.013, REAL:0.013, MEM:3299.1M, EPOCH TIME: 1745239993.959547
[04/21 19:53:13     91s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.013, REAL:0.013, MEM:3299.1M, EPOCH TIME: 1745239993.959564
[04/21 19:53:13     91s] TDRefine: refinePlace mode is spiral
[04/21 19:53:13     91s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2911417.4
[04/21 19:53:13     91s] OPERPROF: Starting Refine-Place at level 1, MEM:3299.1M, EPOCH TIME: 1745239993.959614
[04/21 19:53:13     91s] *** Starting refinePlace (0:01:32 mem=3299.1M) ***
[04/21 19:53:13     91s] Total net bbox length = 2.464e+05 (1.189e+05 1.274e+05) (ext = 1.181e+04)
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:53:13     91s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:53:13     91s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/21 19:53:13     91s] Set min layer with design mode ( 1 )
[04/21 19:53:13     91s] Set max layer with design mode ( 5 )
[04/21 19:53:13     91s] Set min layer with design mode ( 1 )
[04/21 19:53:13     91s] Set max layer with design mode ( 5 )
[04/21 19:53:13     91s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3299.1M, EPOCH TIME: 1745239993.968525
[04/21 19:53:13     91s] Starting refinePlace ...
[04/21 19:53:13     91s] Set min layer with design mode ( 1 )
[04/21 19:53:13     91s] Set max layer with design mode ( 5 )
[04/21 19:53:13     91s] One DDP V2 for no tweak run.
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s]  === Spiral for Logical I: (movable: 4) ===
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] FGC Caching: map cells: 0 total: 0  non_cacheable: 0
[04/21 19:53:13     91s] Set min layer with design mode ( 1 )
[04/21 19:53:13     91s] Set max layer with design mode ( 5 )
[04/21 19:53:13     91s] DDP initSite1 nrRow 122 nrJob 122
[04/21 19:53:13     91s] DDP markSite nrRow 122 nrJob 122
[04/21 19:53:13     91s]   Spread Effort: high, standalone mode, useDDP on.
[04/21 19:53:13     91s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3318.2MB) @(0:01:32 - 0:01:32).
[04/21 19:53:13     91s] Move report: preRPlace moves 2 insts, mean move: 6.56 um, max move: 6.56 um 
[04/21 19:53:13     91s] 	Max move on inst (g174424): (212.38, 208.28) --> (212.38, 214.84)
[04/21 19:53:13     91s] 	Length: 16 sites, height: 1 rows, site name: HD_CoreSite, cell type: CLKINHDV24
[04/21 19:53:13     91s] 	Violation at original loc: Overlapping with other instance
[04/21 19:53:13     91s] wireLenOptFixPriorityInst 1806 inst fixed
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s]  === Spiral for Logical I: (movable: 9647) ===
[04/21 19:53:13     91s] 
[04/21 19:53:13     91s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[04/21 19:53:14     91s] 
[04/21 19:53:14     91s]  Info: 0 filler has been deleted!
[04/21 19:53:14     91s] Move report: legalization moves 31 insts, mean move: 3.80 um, max move: 9.84 um spiral
[04/21 19:53:14     91s] 	Max move on inst (FE_OFC8_n_415): (225.91, 208.28) --> (225.91, 218.12)
[04/21 19:53:14     91s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/21 19:53:14     91s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/21 19:53:14     91s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=3294.2MB) @(0:01:32 - 0:01:32).
[04/21 19:53:14     91s] Move report: Detail placement moves 33 insts, mean move: 3.96 um, max move: 9.84 um 
[04/21 19:53:14     91s] 	Max move on inst (FE_OFC8_n_415): (225.91, 208.28) --> (225.91, 218.12)
[04/21 19:53:14     91s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 3294.2MB
[04/21 19:53:14     91s] Statistics of distance of Instance movement in refine placement:
[04/21 19:53:14     91s]   maximum (X+Y) =         9.84 um
[04/21 19:53:14     91s]   inst (FE_OFC8_n_415) with max move: (225.91, 208.28) -> (225.91, 218.12)
[04/21 19:53:14     91s]   mean    (X+Y) =         3.96 um
[04/21 19:53:14     91s] Summary Report:
[04/21 19:53:14     91s] Instances move: 33 (out of 9651 movable)
[04/21 19:53:14     91s] Instances flipped: 0
[04/21 19:53:14     91s] Mean displacement: 3.96 um
[04/21 19:53:14     91s] Max displacement: 9.84 um (Instance: FE_OFC8_n_415) (225.91, 208.28) -> (225.91, 218.12)
[04/21 19:53:14     91s] 	Length: 7 sites, height: 1 rows, site name: HD_CoreSite, cell type: CLKINHDV8
[04/21 19:53:14     91s] 	Violation at original loc: Overlapping with other instance
[04/21 19:53:14     91s] Physical-only instances move: 0 (out of 0 movable physical-only)
[04/21 19:53:14     91s] Total instances moved : 33
[04/21 19:53:14     91s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.117, REAL:0.118, MEM:3294.2M, EPOCH TIME: 1745239994.086046
[04/21 19:53:14     91s] Total net bbox length = 2.464e+05 (1.190e+05 1.275e+05) (ext = 1.181e+04)
[04/21 19:53:14     91s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 3294.2MB
[04/21 19:53:14     91s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=3294.2MB) @(0:01:32 - 0:01:32).
[04/21 19:53:14     91s] *** Finished refinePlace (0:01:32 mem=3294.2M) ***
[04/21 19:53:14     91s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2911417.4
[04/21 19:53:14     91s] OPERPROF: Finished Refine-Place at level 1, CPU:0.129, REAL:0.130, MEM:3294.2M, EPOCH TIME: 1745239994.089203
[04/21 19:53:14     91s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3294.2M, EPOCH TIME: 1745239994.089243
[04/21 19:53:14     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9651).
[04/21 19:53:14     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:14     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:14     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:14     91s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.013, REAL:0.014, MEM:3291.2M, EPOCH TIME: 1745239994.102746
[04/21 19:53:14     91s]     ClockRefiner summary
[04/21 19:53:14     91s]     All clock instances: Moved 7, flipped 3 and cell swapped 0 (out of a total of 1810).
[04/21 19:53:14     91s]     All Clock instances: Average move = 5.92um
[04/21 19:53:14     91s]     The largest move was 8.61 um for EEPROMIF_inst_EEARL_reg[5].
[04/21 19:53:14     91s]     Non-sink clock instances: Moved 2, flipped 0 and cell swapped 0 (out of a total of 4).
[04/21 19:53:14     91s]     Non-sink clock instances: Average move = 6.56um
[04/21 19:53:14     91s]     The largest move was 6.56 um for CTS_ccl_buf_00002.
[04/21 19:53:14     91s]     Clock sinks: Moved 5, flipped 3 and cell swapped 0 (out of a total of 1806).
[04/21 19:53:14     91s]     Clock sinks: Average move = 5.66um
[04/21 19:53:14     91s]     The largest move was 8.61 um for EEPROMIF_inst_EEARL_reg[5].
[04/21 19:53:14     91s]     Revert refine place priority changes on 0 instances.
[04/21 19:53:14     91s] OPERPROF: Starting DPlace-Init at level 1, MEM:3291.2M, EPOCH TIME: 1745239994.108367
[04/21 19:53:14     91s] Processing tracks to init pin-track alignment.
[04/21 19:53:14     91s] z: 2, totalTracks: 1
[04/21 19:53:14     91s] z: 4, totalTracks: 1
[04/21 19:53:14     91s] z: 6, totalTracks: 1
[04/21 19:53:14     91s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:53:14     91s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3291.2M, EPOCH TIME: 1745239994.111778
[04/21 19:53:14     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:14     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:14     91s] 
[04/21 19:53:14     91s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:53:14     91s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:53:14     91s] OPERPROF:     Starting CMU at level 3, MEM:3291.2M, EPOCH TIME: 1745239994.120432
[04/21 19:53:14     91s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3291.2M, EPOCH TIME: 1745239994.120913
[04/21 19:53:14     91s] 
[04/21 19:53:14     91s] Bad Lib Cell Checking (CMU) is done! (0)
[04/21 19:53:14     91s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:3291.2M, EPOCH TIME: 1745239994.121354
[04/21 19:53:14     91s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3291.2M, EPOCH TIME: 1745239994.121375
[04/21 19:53:14     91s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3291.2M, EPOCH TIME: 1745239994.121435
[04/21 19:53:14     91s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3291.2MB).
[04/21 19:53:14     91s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.014, MEM:3291.2M, EPOCH TIME: 1745239994.122037
[04/21 19:53:14     91s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/21 19:53:14     91s]     Disconnecting clock tree from netlist...
[04/21 19:53:14     91s]     Disconnecting clock tree from netlist done.
[04/21 19:53:14     91s]     Leaving CCOpt scope - Cleaning up placement interface...
[04/21 19:53:14     91s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3291.2M, EPOCH TIME: 1745239994.123475
[04/21 19:53:14     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:14     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:14     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:14     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:14     91s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.013, REAL:0.013, MEM:3291.2M, EPOCH TIME: 1745239994.136020
[04/21 19:53:14     91s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:14     91s]     Leaving CCOpt scope - Initializing placement interface...
[04/21 19:53:14     91s] OPERPROF: Starting DPlace-Init at level 1, MEM:3291.2M, EPOCH TIME: 1745239994.136161
[04/21 19:53:14     91s] Processing tracks to init pin-track alignment.
[04/21 19:53:14     91s] z: 2, totalTracks: 1
[04/21 19:53:14     91s] z: 4, totalTracks: 1
[04/21 19:53:14     91s] z: 6, totalTracks: 1
[04/21 19:53:14     91s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:53:14     91s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3291.2M, EPOCH TIME: 1745239994.138991
[04/21 19:53:14     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:14     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:14     91s] 
[04/21 19:53:14     91s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:53:14     91s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:53:14     91s] OPERPROF:     Starting CMU at level 3, MEM:3291.2M, EPOCH TIME: 1745239994.148880
[04/21 19:53:14     91s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3291.2M, EPOCH TIME: 1745239994.149402
[04/21 19:53:14     91s] 
[04/21 19:53:14     91s] Bad Lib Cell Checking (CMU) is done! (0)
[04/21 19:53:14     91s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.011, MEM:3291.2M, EPOCH TIME: 1745239994.149848
[04/21 19:53:14     91s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3291.2M, EPOCH TIME: 1745239994.149868
[04/21 19:53:14     91s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3291.2M, EPOCH TIME: 1745239994.149916
[04/21 19:53:14     91s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3291.2MB).
[04/21 19:53:14     91s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.014, MEM:3291.2M, EPOCH TIME: 1745239994.150481
[04/21 19:53:14     91s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:14     91s]     Clock tree timing engine global stage delay update for delay_corner_ss_v1p08_125c:both.late...
[04/21 19:53:14     91s] End AAE Lib Interpolated Model. (MEM=3293.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:53:14     91s]     Clock tree timing engine global stage delay update for delay_corner_ss_v1p08_125c:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:14     91s]     
[04/21 19:53:14     91s]     Clock tree legalization - Histogram:
[04/21 19:53:14     91s]     ====================================
[04/21 19:53:14     91s]     
[04/21 19:53:14     91s]     --------------------------------
[04/21 19:53:14     91s]     Movement (um)    Number of cells
[04/21 19:53:14     91s]     --------------------------------
[04/21 19:53:14     91s]     [6.56,6.56)             2
[04/21 19:53:14     91s]     --------------------------------
[04/21 19:53:14     91s]     
[04/21 19:53:14     91s]     
[04/21 19:53:14     91s]     Clock tree legalization - Top 10 Movements:
[04/21 19:53:14     91s]     ===========================================
[04/21 19:53:14     91s]     
[04/21 19:53:14     91s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------
[04/21 19:53:14     91s]     Movement (um)    Desired              Achieved             Node
[04/21 19:53:14     91s]                      location             location             
[04/21 19:53:14     91s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------
[04/21 19:53:14     91s]         6.56         (212.380,208.280)    (212.380,214.840)    g174424 (a lib_cell CLKINHDV24) at (212.380,214.840), in power domain auto-default
[04/21 19:53:14     91s]         6.56         (212.380,208.280)    (212.380,201.720)    CTS_ccl_buf_00002 (a lib_cell CLKBUFHDV24) at (212.380,201.720), in power domain auto-default
[04/21 19:53:14     91s]         0            (133.655,353.637)    (133.655,353.637)    CTS_ccl_a_buf_00001 (a lib_cell CLKBUFHDV24) at (128.330,352.600), in power domain auto-default
[04/21 19:53:14     91s]         0            (216.802,209.562)    (216.802,209.562)    cell g174303 (a lib_cell NOR2HDV16) at (212.380,208.280), in power domain auto-default
[04/21 19:53:14     91s]         0            (215.670,215.915)    (215.670,215.915)    g174424 (a lib_cell CLKINHDV24) at (212.380,214.840), in power domain auto-default
[04/21 19:53:14     91s]         0            (217.705,202.757)    (217.705,202.757)    CTS_ccl_buf_00002 (a lib_cell CLKBUFHDV24) at (212.380,201.720), in power domain auto-default
[04/21 19:53:14     91s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------
[04/21 19:53:14     91s]     
[04/21 19:53:14     91s]     Legalizing clock trees done. (took cpu=0:00:00.3 real=0:00:00.3)
[04/21 19:53:14     91s]     Clock DAG hash after 'Clustering': 17632678159326112576 12899595100941306084
[04/21 19:53:14     91s]     CTS services accumulated run-time stats after 'Clustering':
[04/21 19:53:14     91s]       delay calculator: calls=5381, total_wall_time=0.086s, mean_wall_time=0.016ms
[04/21 19:53:14     91s]       legalizer: calls=65, total_wall_time=0.000s, mean_wall_time=0.008ms
[04/21 19:53:14     91s]       steiner router: calls=5373, total_wall_time=0.025s, mean_wall_time=0.005ms
[04/21 19:53:14     91s]     Clock DAG stats after 'Clustering':
[04/21 19:53:14     91s]       cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:53:14     91s]       sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:14     91s]       misc counts      : r=1, pp=0, mci=0
[04/21 19:53:14     91s]       cell areas       : b=56.482um^2, i=21.517um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=107.584um^2
[04/21 19:53:14     91s]       cell capacitance : b=0.013pF, i=0.029pF, icg=0.000pF, dcg=0.000pF, l=0.023pF, total=0.065pF
[04/21 19:53:14     91s]       sink capacitance : total=0.091pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.002pF
[04/21 19:53:14     91s]       wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.054pF, total=0.086pF
[04/21 19:53:14     91s]       wire lengths     : top=0.000um, trunk=251.760um, leaf=444.440um, total=696.200um
[04/21 19:53:14     91s]       hp wire lengths  : top=0.000um, trunk=248.050um, leaf=162.360um, total=410.410um
[04/21 19:53:14     91s]     Clock DAG net violations after 'Clustering':
[04/21 19:53:14     91s]       Fanout : {count=1, worst=[1652]} avg=1652 sd=0 sum=1652
[04/21 19:53:14     91s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[04/21 19:53:14     91s]       Trunk : target=0.500ns count=3 avg=0.137ns sd=0.105ns min=0.063ns max=0.257ns {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:14     91s]       Leaf  : target=0.500ns count=2 avg=0.111ns sd=0.157ns min=0.000ns max=0.222ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:14     91s]     Clock DAG library cell distribution after 'Clustering' {count}:
[04/21 19:53:14     91s]        Bufs: CLKBUFHDV24: 2 
[04/21 19:53:14     91s]        Invs: CLKINHDV24: 1 
[04/21 19:53:14     91s]      Logics: NOR2HDV16: 1 
[04/21 19:53:14     91s]     Primary reporting skew groups after 'Clustering':
[04/21 19:53:14     91s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.093, avg=1.276, sd=0.145, skn=5.470, kur=27.948], skew [0.843 vs 0.358*], 97% {1.250, 1.608} (wid=1.256 ws=0.006) (gid=0.837 gs=0.837)
[04/21 19:53:14     91s]           min path sink: Timer_Counter_16_bit_1_inst_TCNTn_reg[15]/CK
[04/21 19:53:14     91s]           max path sink: Timer_Counter2_8_bit_inst_TCNTn_reg[1]/CK
[04/21 19:53:14     91s]     Skew group summary after 'Clustering':
[04/21 19:53:14     91s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.093, avg=1.276, sd=0.145, skn=5.470, kur=27.948], skew [0.843 vs 0.358*], 97% {1.250, 1.608} (wid=1.256 ws=0.006) (gid=0.837 gs=0.837)
[04/21 19:53:14     91s]       skew_group CLK/functional_ss_v1p08_125c: insertion delay [min=1.250, max=2.093, avg=1.276, sd=0.145, skn=5.470, kur=27.948], skew [0.843 vs 0.358*], 97% {1.250, 1.608} (wid=1.256 ws=0.006) (gid=0.837 gs=0.837)
[04/21 19:53:14     91s]     Legalizer API calls during this step: 65 succeeded with high effort: 65 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:14     91s]   Clustering done. (took cpu=0:00:00.5 real=0:00:00.5)
[04/21 19:53:14     91s]   
[04/21 19:53:14     91s]   Post-Clustering Statistics Report
[04/21 19:53:14     91s]   =================================
[04/21 19:53:14     91s]   
[04/21 19:53:14     91s]   Fanout Statistics:
[04/21 19:53:14     91s]   
[04/21 19:53:14     91s]   --------------------------------------------------------------------------------------
[04/21 19:53:14     91s]   Net Type    Count    Mean       Min.      Max.      Std. Dev.    Fanout
[04/21 19:53:14     91s]                        Fanout     Fanout    Fanout    Fanout       Distribution
[04/21 19:53:14     91s]   --------------------------------------------------------------------------------------
[04/21 19:53:14     91s]   Trunk         4        1.000       1          1        0.000     {4 <= 2}
[04/21 19:53:14     91s]   Leaf          2      903.500      55       1752     1199.960     {1 <= 394, 1 <= 1754}
[04/21 19:53:14     91s]   --------------------------------------------------------------------------------------
[04/21 19:53:14     91s]   
[04/21 19:53:14     91s]   Clustering Failure Statistics:
[04/21 19:53:14     91s]   
[04/21 19:53:14     91s]   --------------------------------
[04/21 19:53:14     91s]   Net Type    Clusters    Clusters
[04/21 19:53:14     91s]               Tried       Failed
[04/21 19:53:14     91s]   --------------------------------
[04/21 19:53:14     91s]   Leaf           3           0
[04/21 19:53:14     91s]   --------------------------------
[04/21 19:53:14     91s]   
[04/21 19:53:14     91s]   Clustering Partition Statistics:
[04/21 19:53:14     91s]   
[04/21 19:53:14     91s]   ------------------------------------------------------------------------------------
[04/21 19:53:14     91s]   Net Type    Case B      Case C      Partition    Mean      Min     Max     Std. Dev.
[04/21 19:53:14     91s]               Fraction    Fraction    Count        Size      Size    Size    Size
[04/21 19:53:14     91s]   ------------------------------------------------------------------------------------
[04/21 19:53:14     91s]   Leaf         0.000       1.000          3        19.000     1       55      31.177
[04/21 19:53:14     91s]   ------------------------------------------------------------------------------------
[04/21 19:53:14     91s]   
[04/21 19:53:14     91s]   Longest 5 runtime clustering solutions:
[04/21 19:53:14     91s]   
[04/21 19:53:14     91s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/21 19:53:14     91s]   Wall time    Fanout    Instances Added    Iterations    Clock Tree    Driver
[04/21 19:53:14     91s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/21 19:53:14     91s]   18254.110     1752        1                  3          CLK           CLK
[04/21 19:53:14     91s]   10972.034      55         1                  2          CLK           g174303
[04/21 19:53:14     91s]    8954.189       1         0                  1          CLK           g174424 {Ccopt::ClockTree::ClockDriver at 0x7f65d77e5820, uid:A8ba2, a CTSG CLKINHDV24 at (141.040,352.600) in powerdomain auto-default in usermodule module ATmega328pb in clock tree CLK}
[04/21 19:53:14     91s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/21 19:53:14     91s]   
[04/21 19:53:14     91s]   Bottom-up runtime statistics:
[04/21 19:53:14     91s]   
[04/21 19:53:14     91s]   -------------------------------------------------------
[04/21 19:53:14     91s]   Mean         Min         Max          Std. Dev    Count
[04/21 19:53:14     91s]   -------------------------------------------------------
[04/21 19:53:14     91s]   12726.778    8954.189    18254.110    4891.981       3
[04/21 19:53:14     91s]   -------------------------------------------------------
[04/21 19:53:14     91s]   
[04/21 19:53:14     91s]   
[04/21 19:53:14     91s]   Looking for fanout violations...
[04/21 19:53:14     91s]   Looking for fanout violations done.
[04/21 19:53:14     91s]   CongRepair After Initial Clustering...
[04/21 19:53:14     91s]   Reset timing graph...
[04/21 19:53:14     91s] Ignoring AAE DB Resetting ...
[04/21 19:53:14     91s]   Reset timing graph done.
[04/21 19:53:14     91s]   Leaving CCOpt scope - Early Global Route...
[04/21 19:53:14     91s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3341.3M, EPOCH TIME: 1745239994.218843
[04/21 19:53:14     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1806).
[04/21 19:53:14     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:14     91s] Cell ATmega328pb LLGs are deleted
[04/21 19:53:14     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:14     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:14     91s] # Resetting pin-track-align track data.
[04/21 19:53:14     91s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.014, REAL:0.014, MEM:3291.3M, EPOCH TIME: 1745239994.232643
[04/21 19:53:14     91s]   Clock implementation routing...
[04/21 19:53:14     91s] Net route status summary:
[04/21 19:53:14     91s]   Clock:         5 (unrouted=5, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/21 19:53:14     91s]   Non-clock: 10298 (unrouted=551, trialRouted=9747, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=536, (crossesIlmBoundary AND tooFewTerms=0)])
[04/21 19:53:14     91s]     Routing using eGR only...
[04/21 19:53:14     91s]       Early Global Route - eGR only step...
[04/21 19:53:14     91s] (ccopt eGR): There are 5 nets to be routed. 0 nets have skip routing designation.
[04/21 19:53:14     91s] (ccopt eGR): There are 5 nets for routing of which 4 have one or more fixed wires.
[04/21 19:53:14     91s] (ccopt eGR): Start to route 5 all nets
[04/21 19:53:14     91s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[04/21 19:53:14     91s] Type 'man IMPPTN-1250' for more detail.
[04/21 19:53:14     91s] Running pre-eGR process
[04/21 19:53:14     91s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[04/21 19:53:14     91s] Type 'man IMPPTN-1250' for more detail.
[04/21 19:53:14     91s] [PSP]    Started Early Global Route ( Curr Mem: 3.16 MB )
[04/21 19:53:14     91s] (I)      Initializing eGR engine (clean)
[04/21 19:53:14     91s] Set min layer with design mode ( 1 )
[04/21 19:53:14     91s] Set max layer with design mode ( 5 )
[04/21 19:53:14     91s] (I)      clean place blk overflow:
[04/21 19:53:14     91s] (I)      H : enabled 1.00 0
[04/21 19:53:14     91s] (I)      V : enabled 1.00 0
[04/21 19:53:14     91s] (I)      Initializing eGR engine (clean)
[04/21 19:53:14     91s] Set min layer with design mode ( 1 )
[04/21 19:53:14     91s] Set max layer with design mode ( 5 )
[04/21 19:53:14     91s] (I)      clean place blk overflow:
[04/21 19:53:14     91s] (I)      H : enabled 1.00 0
[04/21 19:53:14     91s] (I)      V : enabled 1.00 0
[04/21 19:53:14     91s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3.16 MB )
[04/21 19:53:14     91s] (I)      Running eGR Cong Clean flow
[04/21 19:53:14     91s] (I)      # wire layers (front) : 8
[04/21 19:53:14     91s] (I)      # wire layers (back)  : 0
[04/21 19:53:14     91s] (I)      min wire layer : 1
[04/21 19:53:14     91s] (I)      max wire layer : 7
[04/21 19:53:14     91s] (I)      # cut layers (front) : 7
[04/21 19:53:14     91s] (I)      # cut layers (back)  : 0
[04/21 19:53:14     91s] (I)      min cut layer : 1
[04/21 19:53:14     91s] (I)      max cut layer : 6
[04/21 19:53:14     91s] (I)      ================================ Layers ================================
[04/21 19:53:14     91s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:53:14     91s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[04/21 19:53:14     91s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:53:14     91s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[04/21 19:53:14     91s] (I)      | 33 |  0 |    CONT |     cut |      1 |       |       |       |       |
[04/21 19:53:14     91s] (I)      |  1 |  1 |  METAL1 |    wire |      1 |       |   160 |   170 |   410 |
[04/21 19:53:14     91s] (I)      | 34 |  1 |   VIA12 |     cut |      1 |       |       |       |       |
[04/21 19:53:14     91s] (I)      |  2 |  2 |  METAL2 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:53:14     91s] (I)      | 35 |  2 |   VIA23 |     cut |      1 |       |       |       |       |
[04/21 19:53:14     91s] (I)      |  3 |  3 |  METAL3 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:53:14     91s] (I)      | 36 |  3 |   VIA34 |     cut |      1 |       |       |       |       |
[04/21 19:53:14     91s] (I)      |  4 |  4 |  METAL4 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:53:14     91s] (I)      | 37 |  4 |   VIA45 |     cut |      1 |       |       |       |       |
[04/21 19:53:14     91s] (I)      |  5 |  5 |  METAL5 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:53:14     91s] (I)      | 38 |  5 |   VIA56 |     cut |      1 |       |       |       |       |
[04/21 19:53:14     91s] (I)      |  6 |  6 |  METAL6 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:53:14     91s] (I)      | 39 |  6 |   VIA67 |     cut |      1 |       |       |       |       |
[04/21 19:53:14     91s] (I)      |  7 |  7 |  METAL7 |    wire |      1 |       |   420 |   420 |   840 |
[04/21 19:53:14     91s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:53:14     91s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[04/21 19:53:14     91s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:53:14     91s] (I)      Started Import and model ( Curr Mem: 3.16 MB )
[04/21 19:53:14     91s] (I)      == Non-default Options ==
[04/21 19:53:14     91s] (I)      Clean congestion better                            : true
[04/21 19:53:14     91s] (I)      Estimate vias on DPT layer                         : true
[04/21 19:53:14     91s] (I)      Rerouting rounds                                   : 10
[04/21 19:53:14     91s] (I)      Clean congestion layer assignment rounds           : 3
[04/21 19:53:14     91s] (I)      Layer constraints as soft constraints              : true
[04/21 19:53:14     91s] (I)      Soft top layer                                     : true
[04/21 19:53:14     91s] (I)      Skip prospective layer relax nets                  : true
[04/21 19:53:14     91s] (I)      Better NDR handling                                : true
[04/21 19:53:14     91s] (I)      Improved NDR modeling in LA                        : true
[04/21 19:53:14     91s] (I)      Routing cost fix for NDR handling                  : true
[04/21 19:53:14     91s] (I)      Block tracks for preroutes                         : true
[04/21 19:53:14     91s] (I)      Assign IRoute by net group key                     : true
[04/21 19:53:14     91s] (I)      Block unroutable channels                          : true
[04/21 19:53:14     91s] (I)      Block unroutable channels 3D                       : true
[04/21 19:53:14     91s] (I)      Bound layer relaxed segment wl                     : true
[04/21 19:53:14     91s] (I)      Blocked pin reach length threshold                 : 2
[04/21 19:53:14     91s] (I)      Check blockage within NDR space in TA              : true
[04/21 19:53:14     91s] (I)      Skip must join for term with via pillar            : true
[04/21 19:53:14     91s] (I)      Model find APA for IO pin                          : true
[04/21 19:53:14     91s] (I)      On pin location for off pin term                   : true
[04/21 19:53:14     91s] (I)      Handle EOL spacing                                 : true
[04/21 19:53:14     91s] (I)      Merge PG vias by gap                               : true
[04/21 19:53:14     91s] (I)      Maximum routing layer                              : 5
[04/21 19:53:14     91s] (I)      Minimum routing layer                              : 1
[04/21 19:53:14     91s] (I)      Top routing layer                                  : 5
[04/21 19:53:14     91s] (I)      Bottom routing layer                               : 1
[04/21 19:53:14     91s] (I)      Ignore routing layer                               : true
[04/21 19:53:14     91s] (I)      Route selected nets only                           : true
[04/21 19:53:14     91s] (I)      Refine MST                                         : true
[04/21 19:53:14     91s] (I)      Honor PRL                                          : true
[04/21 19:53:14     91s] (I)      Strong congestion aware                            : true
[04/21 19:53:14     91s] (I)      Improved initial location for IRoutes              : true
[04/21 19:53:14     91s] (I)      Multi panel TA                                     : true
[04/21 19:53:14     91s] (I)      Penalize wire overlap                              : true
[04/21 19:53:14     91s] (I)      Expand small instance blockage                     : true
[04/21 19:53:14     91s] (I)      Reduce via in TA                                   : true
[04/21 19:53:14     91s] (I)      SS-aware routing                                   : true
[04/21 19:53:14     91s] (I)      Improve tree edge sharing                          : true
[04/21 19:53:14     91s] (I)      Improve 2D via estimation                          : true
[04/21 19:53:14     91s] (I)      Refine Steiner tree                                : true
[04/21 19:53:14     91s] (I)      Build spine tree                                   : true
[04/21 19:53:14     91s] (I)      Model pass through capacity                        : true
[04/21 19:53:14     91s] (I)      Extend blockages by a half GCell                   : true
[04/21 19:53:14     91s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[04/21 19:53:14     91s] (I)      Consider pin shapes                                : true
[04/21 19:53:14     91s] (I)      Consider pin shapes for all nodes                  : true
[04/21 19:53:14     91s] (I)      Consider NR APA                                    : true
[04/21 19:53:14     91s] (I)      Consider IO pin shape                              : true
[04/21 19:53:14     91s] (I)      Fix pin connection bug                             : true
[04/21 19:53:14     91s] (I)      Consider layer RC for local wires                  : true
[04/21 19:53:14     91s] (I)      Honor layer constraint                             : true
[04/21 19:53:14     91s] (I)      Route to clock mesh pin                            : true
[04/21 19:53:14     91s] (I)      LA-aware pin escape length                         : 2
[04/21 19:53:14     91s] (I)      Connect multiple ports                             : true
[04/21 19:53:14     91s] (I)      Split for must join                                : true
[04/21 19:53:14     91s] (I)      Number of threads                                  : 1
[04/21 19:53:14     91s] (I)      Routing effort level                               : 10000
[04/21 19:53:14     91s] (I)      Prefer layer length threshold                      : 8
[04/21 19:53:14     91s] (I)      Overflow penalty cost                              : 10
[04/21 19:53:14     91s] (I)      A-star cost                                        : 0.300000
[04/21 19:53:14     91s] (I)      Misalignment cost                                  : 10.000000
[04/21 19:53:14     91s] (I)      Threshold for short IRoute                         : 6
[04/21 19:53:14     91s] (I)      Via cost during post routing                       : 1.000000
[04/21 19:53:14     91s] (I)      Layer congestion ratios                            : { { 1.0 } }
[04/21 19:53:14     91s] (I)      Source-to-sink ratio                               : 0.300000
[04/21 19:53:14     91s] (I)      Scenic ratio bound                                 : 3.000000
[04/21 19:53:14     91s] (I)      Segment layer relax scenic ratio                   : 1.250000
[04/21 19:53:14     91s] (I)      Net layer relax scenic ratio                       : 1.250000
[04/21 19:53:14     91s] (I)      Layer demotion scenic scale                        : 1.000000
[04/21 19:53:14     91s] (I)      Source-sink aware LA ratio                         : 0.500000
[04/21 19:53:14     91s] (I)      PG-aware similar topology routing                  : true
[04/21 19:53:14     91s] (I)      Maze routing via cost fix                          : true
[04/21 19:53:14     91s] (I)      Apply PRL on PG terms                              : true
[04/21 19:53:14     91s] (I)      Apply PRL on obs objects                           : true
[04/21 19:53:14     91s] (I)      Handle range-type spacing rules                    : true
[04/21 19:53:14     91s] (I)      PG gap threshold multiplier                        : 10.000000
[04/21 19:53:14     91s] (I)      Parallel spacing query fix                         : true
[04/21 19:53:14     91s] (I)      Force source to root IR                            : true
[04/21 19:53:14     91s] (I)      Layer Weights                                      : L2:4 L3:2.5
[04/21 19:53:14     91s] (I)      Multi-pass Schedule                                : {{} {} {}}
[04/21 19:53:14     91s] (I)      Route tie net to shape                             : auto
[04/21 19:53:14     91s] (I)      Do not relax to DPT layer                          : true
[04/21 19:53:14     91s] (I)      No DPT in post routing                             : true
[04/21 19:53:14     91s] (I)      Modeling PG via merging fix                        : true
[04/21 19:53:14     91s] (I)      Shield aware TA                                    : true
[04/21 19:53:14     91s] (I)      Strong shield aware TA                             : true
[04/21 19:53:14     91s] (I)      Overflow calculation fix in LA                     : true
[04/21 19:53:14     91s] (I)      Post routing fix                                   : true
[04/21 19:53:14     91s] (I)      Strong post routing                                : true
[04/21 19:53:14     91s] (I)      Violation on path threshold                        : 1
[04/21 19:53:14     91s] (I)      Pass through capacity modeling                     : true
[04/21 19:53:14     91s] (I)      Read layer and via RC                              : true
[04/21 19:53:14     91s] (I)      Select the non-relaxed segments in post routing stage : true
[04/21 19:53:14     91s] (I)      Select term pin box for io pin                     : true
[04/21 19:53:14     91s] (I)      Penalize NDR sharing                               : true
[04/21 19:53:14     91s] (I)      Enable special modeling                            : false
[04/21 19:53:14     91s] (I)      Keep fixed segments                                : true
[04/21 19:53:14     91s] (I)      Reorder net groups by key                          : true
[04/21 19:53:14     91s] (I)      Increase net scenic ratio                          : true
[04/21 19:53:14     91s] (I)      Method to set GCell size                           : row
[04/21 19:53:14     91s] (I)      Connect multiple ports and must join fix           : true
[04/21 19:53:14     91s] (I)      Avoid high resistance layers                       : true
[04/21 19:53:14     91s] (I)      Segment length threshold                           : 1
[04/21 19:53:14     91s] (I)      Model find APA for IO pin fix                      : true
[04/21 19:53:14     91s] (I)      Avoid connecting non-metal layers                  : true
[04/21 19:53:14     91s] (I)      Use track pitch for NDR                            : true
[04/21 19:53:14     91s] (I)      Decide max and min layer to relax with layer difference : true
[04/21 19:53:14     91s] (I)      Handle non-default track width                     : false
[04/21 19:53:14     91s] (I)      Tie hi/lo max distance                             : 32.800000
[04/21 19:53:14     91s] (I)      Counted 133 PG shapes. eGR will not process PG shapes layer by layer.
[04/21 19:53:14     91s] (I)      ============== Pin Summary ==============
[04/21 19:53:14     91s] (I)      +-------+--------+---------+------------+
[04/21 19:53:14     91s] (I)      | Layer | # pins | % total |      Group |
[04/21 19:53:14     91s] (I)      +-------+--------+---------+------------+
[04/21 19:53:14     91s] (I)      |     1 |  39383 |  100.00 |        Pin |
[04/21 19:53:14     91s] (I)      |     2 |      0 |    0.00 | Pin access |
[04/21 19:53:14     91s] (I)      |     3 |      0 |    0.00 | Pin access |
[04/21 19:53:14     91s] (I)      |     4 |      0 |    0.00 |      Other |
[04/21 19:53:14     91s] (I)      |     5 |      0 |    0.00 |      Other |
[04/21 19:53:14     91s] (I)      |     6 |      0 |    0.00 |      Other |
[04/21 19:53:14     91s] (I)      |     7 |      0 |    0.00 |      Other |
[04/21 19:53:14     91s] (I)      +-------+--------+---------+------------+
[04/21 19:53:14     91s] (I)      Use row-based GCell size
[04/21 19:53:14     91s] (I)      Use row-based GCell align
[04/21 19:53:14     91s] (I)      layer 0 area = 80000
[04/21 19:53:14     91s] (I)      layer 1 area = 120000
[04/21 19:53:14     91s] (I)      layer 2 area = 120000
[04/21 19:53:14     91s] (I)      layer 3 area = 120000
[04/21 19:53:14     91s] (I)      layer 4 area = 120000
[04/21 19:53:14     91s] (I)      GCell unit size   : 3280
[04/21 19:53:14     91s] (I)      GCell multiplier  : 1
[04/21 19:53:14     91s] (I)      GCell row height  : 3280
[04/21 19:53:14     91s] (I)      Actual row height : 3280
[04/21 19:53:14     91s] (I)      GCell align ref   : 8200 8200
[04/21 19:53:14     91s] [NR-eGR] Track table information for default rule: 
[04/21 19:53:14     91s] [NR-eGR] METAL1 has single uniform track structure
[04/21 19:53:14     91s] [NR-eGR] METAL2 has single uniform track structure
[04/21 19:53:14     91s] [NR-eGR] METAL3 has single uniform track structure
[04/21 19:53:14     91s] [NR-eGR] METAL4 has single uniform track structure
[04/21 19:53:14     91s] [NR-eGR] METAL5 has single uniform track structure
[04/21 19:53:14     91s] [NR-eGR] METAL6 has single uniform track structure
[04/21 19:53:14     91s] [NR-eGR] METAL7 has single uniform track structure
[04/21 19:53:14     91s] (I)      ================ Default via =================
[04/21 19:53:14     91s] (I)      +---+--------------------+-------------------+
[04/21 19:53:14     91s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut   |
[04/21 19:53:14     91s] (I)      +---+--------------------+-------------------+
[04/21 19:53:14     91s] (I)      | 1 |    4  Via1_alt_r90 |   25  Via1_2cut_E |
[04/21 19:53:14     91s] (I)      | 2 |    5  Via2         |   29  Via2_2cut_E |
[04/21 19:53:14     91s] (I)      | 3 |    9  Via3         |   33  Via3_2cut_E |
[04/21 19:53:14     91s] (I)      | 4 |   13  Via4         |   37  Via4_2cut_E |
[04/21 19:53:14     91s] (I)      | 5 |   17  Via5         |   41  Via5_2cut_E |
[04/21 19:53:14     91s] (I)      | 6 |   23  Via6_r90     |   45  Via6_2cut_E |
[04/21 19:53:14     91s] (I)      +---+--------------------+-------------------+
[04/21 19:53:14     91s] (I)      Design has 0 placement macros with 0 shapes. 
[04/21 19:53:14     91s] [NR-eGR] Read 123 PG shapes
[04/21 19:53:14     91s] [NR-eGR] Read 0 clock shapes
[04/21 19:53:14     91s] [NR-eGR] Read 0 other shapes
[04/21 19:53:14     91s] [NR-eGR] #Routing Blockages  : 0
[04/21 19:53:14     91s] [NR-eGR] #Instance Blockages : 263957
[04/21 19:53:14     91s] [NR-eGR] #PG Blockages       : 123
[04/21 19:53:14     91s] [NR-eGR] #Halo Blockages     : 0
[04/21 19:53:14     91s] [NR-eGR] #Boundary Blockages : 0
[04/21 19:53:14     91s] [NR-eGR] #Clock Blockages    : 0
[04/21 19:53:14     91s] [NR-eGR] #Other Blockages    : 0
[04/21 19:53:14     91s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/21 19:53:14     91s] (I)      Custom ignore net properties:
[04/21 19:53:14     91s] (I)      1 : NotLegal
[04/21 19:53:14     91s] (I)      2 : NotSelected
[04/21 19:53:14     91s] (I)      Default ignore net properties:
[04/21 19:53:14     91s] (I)      1 : Special
[04/21 19:53:14     91s] (I)      2 : Analog
[04/21 19:53:14     91s] (I)      3 : Fixed
[04/21 19:53:14     91s] (I)      4 : Skipped
[04/21 19:53:14     91s] (I)      5 : MixedSignal
[04/21 19:53:14     91s] (I)      Prerouted net properties:
[04/21 19:53:14     91s] (I)      1 : NotLegal
[04/21 19:53:14     91s] (I)      2 : Special
[04/21 19:53:14     91s] (I)      3 : Analog
[04/21 19:53:14     91s] (I)      4 : Fixed
[04/21 19:53:14     91s] (I)      5 : Skipped
[04/21 19:53:14     91s] (I)      6 : MixedSignal
[04/21 19:53:14     91s] [NR-eGR] Early global route reroute 5 out of 9753 routable nets
[04/21 19:53:14     91s] [NR-eGR] #prerouted nets         : 0
[04/21 19:53:14     91s] [NR-eGR] #prerouted special nets : 0
[04/21 19:53:14     91s] [NR-eGR] #prerouted wires        : 0
[04/21 19:53:14     91s] [NR-eGR] Read 9753 nets ( ignored 9748 )
[04/21 19:53:14     91s] (I)        Front-side 9753 ( ignored 9748 )
[04/21 19:53:14     91s] (I)        Back-side  0 ( ignored 0 )
[04/21 19:53:14     91s] (I)        Both-side  0 ( ignored 0 )
[04/21 19:53:14     91s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[04/21 19:53:14     91s] [NR-eGR] #via pillars        : 0
[04/21 19:53:14     91s] [NR-eGR] #must join all port : 0
[04/21 19:53:14     91s] [NR-eGR] #multiple ports     : 0
[04/21 19:53:14     91s] [NR-eGR] #has must join      : 0
[04/21 19:53:14     91s] (I)      Reading macro buffers
[04/21 19:53:14     91s] (I)      Number of macros with buffers: 0
[04/21 19:53:14     91s] (I)      ======== RC Report: Rule 0 ========
[04/21 19:53:14     91s] (I)        Layer  Res (ohm/um)  Cap (fF/um) 
[04/21 19:53:14     91s] (I)      -----------------------------------
[04/21 19:53:14     91s] (I)       METAL1         0.835        0.217 
[04/21 19:53:14     91s] (I)       METAL2         0.407        0.266 
[04/21 19:53:14     91s] (I)       METAL3         0.407        0.266 
[04/21 19:53:14     91s] (I)       METAL4         0.407        0.266 
[04/21 19:53:14     91s] (I)       METAL5         0.407        0.266 
[04/21 19:53:14     91s] (I)      early_global_route_priority property id does not exist.
[04/21 19:53:14     91s] (I)      Read Num Blocks=264080  Num Prerouted Wires=0  Num CS=0
[04/21 19:53:14     91s] (I)      Layer 0 (H) : #blockages 264080 : #preroutes 0
[04/21 19:53:14     91s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 0
[04/21 19:53:14     91s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[04/21 19:53:14     91s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[04/21 19:53:14     91s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[04/21 19:53:14     91s] (I)      Moved 2 terms for better access 
[04/21 19:53:14     91s] (I)      Number of ignored nets                =   9748
[04/21 19:53:14     91s] (I)      Number of connected nets              =      0
[04/21 19:53:14     91s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/21 19:53:14     91s] (I)      Number of clock nets                  =      5.  Ignored: No
[04/21 19:53:14     91s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/21 19:53:14     91s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/21 19:53:14     91s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/21 19:53:14     91s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/21 19:53:14     91s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/21 19:53:14     91s] [NR-eGR] There are 5 clock nets ( 0 with NDR ).
[04/21 19:53:14     91s] (I)      Ndr track 0 does not exist
[04/21 19:53:14     91s] (I)      ---------------------Grid Graph Info--------------------
[04/21 19:53:14     91s] (I)      Routing area        : (0, 0) - (424350, 416560)
[04/21 19:53:14     91s] (I)      Core area           : (8200, 8200) - (416150, 408360)
[04/21 19:53:14     91s] (I)      Site width          :   410  (dbu)
[04/21 19:53:14     91s] (I)      Row height          :  3280  (dbu)
[04/21 19:53:14     91s] (I)      GCell row height    :  3280  (dbu)
[04/21 19:53:14     91s] (I)      GCell width         :  3280  (dbu)
[04/21 19:53:14     91s] (I)      GCell height        :  3280  (dbu)
[04/21 19:53:14     91s] (I)      Grid                :   129   127     5
[04/21 19:53:14     91s] (I)      Layer numbers       :     1     2     3     4     5
[04/21 19:53:14     91s] (I)      Vertical capacity   :     0  3280     0  3280     0
[04/21 19:53:14     91s] (I)      Horizontal capacity :  3280     0  3280     0  3280
[04/21 19:53:14     91s] (I)      Default wire width  :   160   200   200   200   200
[04/21 19:53:14     91s] (I)      Default wire space  :   170   200   200   200   200
[04/21 19:53:14     91s] (I)      Default wire pitch  :   330   400   400   400   400
[04/21 19:53:14     91s] (I)      Default pitch size  :   410   410   410   410   410
[04/21 19:53:14     91s] (I)      First track coord   :   410   205   410   205   410
[04/21 19:53:14     91s] (I)      Num tracks per GCell:  8.00  8.00  8.00  8.00  8.00
[04/21 19:53:14     91s] (I)      Total num of tracks :  1015  1035  1015  1035  1015
[04/21 19:53:14     91s] (I)      Num of masks        :     1     1     1     1     1
[04/21 19:53:14     91s] (I)      Num of trim masks   :     0     0     0     0     0
[04/21 19:53:14     91s] (I)      --------------------------------------------------------
[04/21 19:53:14     91s] 
[04/21 19:53:14     91s] [NR-eGR] ============ Routing rule table ============
[04/21 19:53:14     91s] [NR-eGR] Rule id: 0  Nets: 5
[04/21 19:53:14     91s] [NR-eGR] ========================================
[04/21 19:53:14     91s] [NR-eGR] 
[04/21 19:53:14     91s] (I)      ======== NDR :  =========
[04/21 19:53:14     91s] (I)      +--------------+--------+
[04/21 19:53:14     91s] (I)      |           ID |      0 |
[04/21 19:53:14     91s] (I)      |         Name |        |
[04/21 19:53:14     91s] (I)      |      Default |    yes |
[04/21 19:53:14     91s] (I)      |  Clk Special |     no |
[04/21 19:53:14     91s] (I)      | Hard spacing |     no |
[04/21 19:53:14     91s] (I)      |    NDR track | (none) |
[04/21 19:53:14     91s] (I)      |      NDR via | (none) |
[04/21 19:53:14     91s] (I)      |  Extra space |      0 |
[04/21 19:53:14     91s] (I)      |      Shields |      0 |
[04/21 19:53:14     91s] (I)      |   Demand (H) |      1 |
[04/21 19:53:14     91s] (I)      |   Demand (V) |      1 |
[04/21 19:53:14     91s] (I)      |        #Nets |      5 |
[04/21 19:53:14     91s] (I)      +--------------+--------+
[04/21 19:53:14     91s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:53:14     91s] (I)      |  Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[04/21 19:53:14     91s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:53:14     91s] (I)      | METAL1    160      170    410      410      1      1      1    100    100        yes |
[04/21 19:53:14     91s] (I)      | METAL2    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:53:14     91s] (I)      | METAL3    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:53:14     91s] (I)      | METAL4    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:53:14     91s] (I)      | METAL5    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:53:14     91s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:53:14     91s] (I)      =============== Blocked Tracks ===============
[04/21 19:53:14     91s] (I)      +-------+---------+----------+---------------+
[04/21 19:53:14     91s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/21 19:53:14     91s] (I)      +-------+---------+----------+---------------+
[04/21 19:53:14     91s] (I)      |     1 |  130935 |   112103 |        85.62% |
[04/21 19:53:14     91s] (I)      |     2 |  131445 |        0 |         0.00% |
[04/21 19:53:14     91s] (I)      |     3 |  130935 |        0 |         0.00% |
[04/21 19:53:14     91s] (I)      |     4 |  131445 |        0 |         0.00% |
[04/21 19:53:14     91s] (I)      |     5 |  130935 |        0 |         0.00% |
[04/21 19:53:14     91s] (I)      +-------+---------+----------+---------------+
[04/21 19:53:14     91s] (I)      Finished Import and model ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3.17 MB )
[04/21 19:53:14     91s] (I)      Reset routing kernel
[04/21 19:53:14     91s] (I)      Started Global Routing ( Curr Mem: 3.17 MB )
[04/21 19:53:14     91s] (I)      totalPins=1815  totalGlobalPin=1741 (95.92%)
[04/21 19:53:14     91s] (I)      ================= Net Group Info =================
[04/21 19:53:14     91s] (I)      +----+----------------+--------------+-----------+
[04/21 19:53:14     91s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[04/21 19:53:14     91s] (I)      +----+----------------+--------------+-----------+
[04/21 19:53:14     91s] (I)      |  1 |              4 |    METAL3(3) | METAL5(5) |
[04/21 19:53:14     91s] (I)      |  2 |              1 |    METAL1(1) | METAL5(5) |
[04/21 19:53:14     91s] (I)      +----+----------------+--------------+-----------+
[04/21 19:53:14     91s] (I)      total 2D Cap : 393315 = (261870 H, 131445 V)
[04/21 19:53:14     91s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[04/21 19:53:14     91s] (I)      #blocked GCells = 0
[04/21 19:53:14     91s] (I)      #regions = 1
[04/21 19:53:14     91s] [NR-eGR] Layer group 1: route 4 net(s) in layer range [3, 5]
[04/21 19:53:14     91s] (I)      
[04/21 19:53:14     91s] (I)      ============  Phase 1a Route ============
[04/21 19:53:14     91s] (I)      Usage: 212 = (88 H, 124 V) = (0.03% H, 0.09% V) = (2.886e+02um H, 4.067e+02um V)
[04/21 19:53:14     91s] (I)      
[04/21 19:53:14     91s] (I)      ============  Phase 1b Route ============
[04/21 19:53:14     91s] (I)      Usage: 212 = (88 H, 124 V) = (0.03% H, 0.09% V) = (2.886e+02um H, 4.067e+02um V)
[04/21 19:53:14     91s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.953600e+02um
[04/21 19:53:14     91s] (I)      
[04/21 19:53:14     91s] (I)      ============  Phase 1c Route ============
[04/21 19:53:14     91s] (I)      Usage: 212 = (88 H, 124 V) = (0.03% H, 0.09% V) = (2.886e+02um H, 4.067e+02um V)
[04/21 19:53:14     91s] (I)      
[04/21 19:53:14     91s] (I)      ============  Phase 1d Route ============
[04/21 19:53:14     91s] (I)      Usage: 212 = (88 H, 124 V) = (0.03% H, 0.09% V) = (2.886e+02um H, 4.067e+02um V)
[04/21 19:53:14     91s] (I)      
[04/21 19:53:14     91s] (I)      ============  Phase 1e Route ============
[04/21 19:53:14     91s] (I)      Usage: 212 = (88 H, 124 V) = (0.03% H, 0.09% V) = (2.886e+02um H, 4.067e+02um V)
[04/21 19:53:14     91s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.953600e+02um
[04/21 19:53:14     91s] (I)      
[04/21 19:53:14     91s] (I)      ============  Phase 1f Route ============
[04/21 19:53:14     91s] (I)      Usage: 212 = (88 H, 124 V) = (0.03% H, 0.09% V) = (2.886e+02um H, 4.067e+02um V)
[04/21 19:53:14     91s] (I)      
[04/21 19:53:14     91s] (I)      ============  Phase 1g Route ============
[04/21 19:53:14     91s] (I)      Usage: 208 = (85 H, 123 V) = (0.03% H, 0.09% V) = (2.788e+02um H, 4.034e+02um V)
[04/21 19:53:14     91s] (I)      #Nets         : 4
[04/21 19:53:14     91s] (I)      #Relaxed nets : 1
[04/21 19:53:14     91s] (I)      Wire length   : 77
[04/21 19:53:14     91s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 5]
[04/21 19:53:14     91s] (I)      
[04/21 19:53:14     91s] (I)      ============  Phase 1h Route ============
[04/21 19:53:14     91s] (I)      Usage: 208 = (85 H, 123 V) = (0.03% H, 0.09% V) = (2.788e+02um H, 4.034e+02um V)
[04/21 19:53:14     91s] (I)      
[04/21 19:53:14     91s] (I)      ============  Phase 1l Route ============
[04/21 19:53:14     91s] (I)      routed 53 hard fixed segments
[04/21 19:53:14     91s] (I)      total 2D Cap : 524760 = (261870 H, 262890 V)
[04/21 19:53:14     91s] (I)      total 2D Demand : 85 = (30 H, 55 V)
[04/21 19:53:14     91s] (I)      #blocked GCells = 0
[04/21 19:53:14     91s] (I)      #regions = 1
[04/21 19:53:14     91s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [2, 5]
[04/21 19:53:14     91s] (I)      
[04/21 19:53:14     91s] (I)      ============  Phase 1a Route ============
[04/21 19:53:14     91s] (I)      Usage: 476 = (204 H, 272 V) = (0.08% H, 0.10% V) = (6.691e+02um H, 8.922e+02um V)
[04/21 19:53:14     91s] (I)      
[04/21 19:53:14     91s] (I)      ============  Phase 1b Route ============
[04/21 19:53:14     91s] (I)      Usage: 476 = (204 H, 272 V) = (0.08% H, 0.10% V) = (6.691e+02um H, 8.922e+02um V)
[04/21 19:53:14     91s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.561280e+03um
[04/21 19:53:14     91s] (I)      
[04/21 19:53:14     91s] (I)      ============  Phase 1c Route ============
[04/21 19:53:14     91s] (I)      Usage: 476 = (204 H, 272 V) = (0.08% H, 0.10% V) = (6.691e+02um H, 8.922e+02um V)
[04/21 19:53:14     91s] (I)      
[04/21 19:53:14     91s] (I)      ============  Phase 1d Route ============
[04/21 19:53:14     91s] (I)      Usage: 476 = (204 H, 272 V) = (0.08% H, 0.10% V) = (6.691e+02um H, 8.922e+02um V)
[04/21 19:53:14     91s] (I)      
[04/21 19:53:14     91s] (I)      ============  Phase 1e Route ============
[04/21 19:53:14     91s] (I)      Usage: 476 = (204 H, 272 V) = (0.08% H, 0.10% V) = (6.691e+02um H, 8.922e+02um V)
[04/21 19:53:14     91s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.561280e+03um
[04/21 19:53:14     91s] (I)      
[04/21 19:53:14     91s] (I)      ============  Phase 1f Route ============
[04/21 19:53:14     91s] (I)      Usage: 476 = (204 H, 272 V) = (0.08% H, 0.10% V) = (6.691e+02um H, 8.922e+02um V)
[04/21 19:53:14     91s] (I)      
[04/21 19:53:14     91s] (I)      ============  Phase 1g Route ============
[04/21 19:53:14     91s] (I)      Usage: 476 = (205 H, 271 V) = (0.08% H, 0.10% V) = (6.724e+02um H, 8.889e+02um V)
[04/21 19:53:14     91s] (I)      
[04/21 19:53:14     91s] (I)      ============  Phase 1h Route ============
[04/21 19:53:14     91s] (I)      Usage: 476 = (205 H, 271 V) = (0.08% H, 0.10% V) = (6.724e+02um H, 8.889e+02um V)
[04/21 19:53:14     91s] (I)      
[04/21 19:53:14     91s] (I)      ============  Phase 1l Route ============
[04/21 19:53:14     91s] (I)      total 2D Cap : 544832 = (281942 H, 262890 V)
[04/21 19:53:14     91s] (I)      total 2D Demand : 336 = (175 H, 161 V)
[04/21 19:53:14     91s] (I)      #blocked GCells = 0
[04/21 19:53:14     91s] (I)      #regions = 1
[04/21 19:53:14     91s] [NR-eGR] Layer group 3: route 1 net(s) in layer range [1, 5]
[04/21 19:53:14     91s] (I)      
[04/21 19:53:14     91s] (I)      ============  Phase 1a Route ============
[04/21 19:53:14     91s] (I)      Usage: 3876 = (1698 H, 2178 V) = (0.60% H, 0.83% V) = (5.569e+03um H, 7.144e+03um V)
[04/21 19:53:14     91s] (I)      
[04/21 19:53:14     91s] (I)      ============  Phase 1b Route ============
[04/21 19:53:14     91s] (I)      Usage: 3876 = (1698 H, 2178 V) = (0.60% H, 0.83% V) = (5.569e+03um H, 7.144e+03um V)
[04/21 19:53:14     91s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.271328e+04um
[04/21 19:53:14     91s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/21 19:53:14     91s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/21 19:53:14     92s] (I)      
[04/21 19:53:14     92s] (I)      ============  Phase 1c Route ============
[04/21 19:53:14     92s] (I)      Usage: 3876 = (1698 H, 2178 V) = (0.60% H, 0.83% V) = (5.569e+03um H, 7.144e+03um V)
[04/21 19:53:14     92s] (I)      
[04/21 19:53:14     92s] (I)      ============  Phase 1d Route ============
[04/21 19:53:14     92s] (I)      Usage: 3876 = (1698 H, 2178 V) = (0.60% H, 0.83% V) = (5.569e+03um H, 7.144e+03um V)
[04/21 19:53:14     92s] (I)      
[04/21 19:53:14     92s] (I)      ============  Phase 1e Route ============
[04/21 19:53:14     92s] (I)      Usage: 3876 = (1698 H, 2178 V) = (0.60% H, 0.83% V) = (5.569e+03um H, 7.144e+03um V)
[04/21 19:53:14     92s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.271328e+04um
[04/21 19:53:14     92s] (I)      
[04/21 19:53:14     92s] (I)      ============  Phase 1f Route ============
[04/21 19:53:14     92s] (I)      Usage: 3876 = (1698 H, 2178 V) = (0.60% H, 0.83% V) = (5.569e+03um H, 7.144e+03um V)
[04/21 19:53:14     92s] (I)      
[04/21 19:53:14     92s] (I)      ============  Phase 1g Route ============
[04/21 19:53:14     92s] (I)      Usage: 3866 = (1696 H, 2170 V) = (0.60% H, 0.83% V) = (5.563e+03um H, 7.118e+03um V)
[04/21 19:53:14     92s] (I)      
[04/21 19:53:14     92s] (I)      ============  Phase 1h Route ============
[04/21 19:53:14     92s] (I)      Usage: 3865 = (1696 H, 2169 V) = (0.60% H, 0.83% V) = (5.563e+03um H, 7.114e+03um V)
[04/21 19:53:14     92s] (I)      
[04/21 19:53:14     92s] (I)      ============  Phase 1l Route ============
[04/21 19:53:14     92s] (I)      
[04/21 19:53:14     92s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/21 19:53:14     92s] [NR-eGR]                        OverCon            
[04/21 19:53:14     92s] [NR-eGR]                         #Gcell     %Gcell
[04/21 19:53:14     92s] [NR-eGR]        Layer               (1)    OverCon
[04/21 19:53:14     92s] [NR-eGR] ----------------------------------------------
[04/21 19:53:14     92s] [NR-eGR]  METAL1 ( 1)         1( 0.03%)   ( 0.03%) 
[04/21 19:53:14     92s] [NR-eGR]  METAL2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/21 19:53:14     92s] [NR-eGR]  METAL3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/21 19:53:14     92s] [NR-eGR]  METAL4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/21 19:53:14     92s] [NR-eGR]  METAL5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/21 19:53:14     92s] [NR-eGR] ----------------------------------------------
[04/21 19:53:14     92s] [NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[04/21 19:53:14     92s] [NR-eGR] 
[04/21 19:53:14     92s] (I)      Finished Global Routing ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 3.17 MB )
[04/21 19:53:14     92s] (I)      Updating congestion map
[04/21 19:53:14     92s] (I)      total 2D Cap : 545432 = (282542 H, 262890 V)
[04/21 19:53:14     92s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/21 19:53:14     92s] (I)      Running track assignment and export wires
[04/21 19:53:14     92s] (I)      Delete wires for 5 nets 
[04/21 19:53:14     92s] (I)      ============= Track Assignment ============
[04/21 19:53:14     92s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.17 MB )
[04/21 19:53:14     92s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[04/21 19:53:14     92s] (I)      Run Multi-thread track assignment
[04/21 19:53:14     92s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.17 MB )
[04/21 19:53:14     92s] (I)      Started Export ( Curr Mem: 3.17 MB )
[04/21 19:53:14     92s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[04/21 19:53:14     92s] [NR-eGR] Total eGR-routed clock nets wire length: 12441um, number of vias: 3564
[04/21 19:53:14     92s] [NR-eGR] --------------------------------------------------------------------------
[04/21 19:53:14     92s] [NR-eGR] Report for selected net(s) only.
[04/21 19:53:14     92s] [NR-eGR]                 Length (um)  Vias 
[04/21 19:53:14     92s] [NR-eGR] ----------------------------------
[04/21 19:53:14     92s] [NR-eGR]  METAL1  (1H)           774  1735 
[04/21 19:53:14     92s] [NR-eGR]  METAL2  (2V)          4966  1476 
[04/21 19:53:14     92s] [NR-eGR]  METAL3  (3H)          4811   342 
[04/21 19:53:14     92s] [NR-eGR]  METAL4  (4V)          1730    11 
[04/21 19:53:14     92s] [NR-eGR]  METAL5  (5H)           160     0 
[04/21 19:53:14     92s] [NR-eGR]  METAL6  (6V)             0     0 
[04/21 19:53:14     92s] [NR-eGR]  METAL7  (7H)             0     0 
[04/21 19:53:14     92s] [NR-eGR] ----------------------------------
[04/21 19:53:14     92s] [NR-eGR]          Total        12441  3564 
[04/21 19:53:14     92s] [NR-eGR] --------------------------------------------------------------------------
[04/21 19:53:14     92s] [NR-eGR] Total half perimeter of net bounding box: 1221um
[04/21 19:53:14     92s] [NR-eGR] Total length: 12441um, number of vias: 3564
[04/21 19:53:14     92s] [NR-eGR] --------------------------------------------------------------------------
[04/21 19:53:14     92s] [NR-eGR] Total routed clock nets wire length: 12441um, number of vias: 3564
[04/21 19:53:14     92s] [NR-eGR] --------------------------------------------------------------------------
[04/21 19:53:14     92s] [NR-eGR]                 Length (um)   Vias 
[04/21 19:53:14     92s] [NR-eGR] -----------------------------------
[04/21 19:53:14     92s] [NR-eGR]  METAL1  (1H)         23028  40005 
[04/21 19:53:14     92s] [NR-eGR]  METAL2  (2V)        104572  26392 
[04/21 19:53:14     92s] [NR-eGR]  METAL3  (3H)        106455   5245 
[04/21 19:53:14     92s] [NR-eGR]  METAL4  (4V)         56954   1503 
[04/21 19:53:14     92s] [NR-eGR]  METAL5  (5H)         22752      0 
[04/21 19:53:14     92s] [NR-eGR]  METAL6  (6V)             0      0 
[04/21 19:53:14     92s] [NR-eGR]  METAL7  (7H)             0      0 
[04/21 19:53:14     92s] [NR-eGR] -----------------------------------
[04/21 19:53:14     92s] [NR-eGR]          Total       313762  73145 
[04/21 19:53:14     92s] [NR-eGR] --------------------------------------------------------------------------
[04/21 19:53:14     92s] [NR-eGR] Total half perimeter of net bounding box: 246449um
[04/21 19:53:14     92s] [NR-eGR] Total length: 313762um, number of vias: 73145
[04/21 19:53:14     92s] [NR-eGR] --------------------------------------------------------------------------
[04/21 19:53:14     92s] (I)      == Layer wire length by net rule ==
[04/21 19:53:14     92s] (I)                       Default 
[04/21 19:53:14     92s] (I)      -------------------------
[04/21 19:53:14     92s] (I)       METAL1  (1H)    23028um 
[04/21 19:53:14     92s] (I)       METAL2  (2V)   104572um 
[04/21 19:53:14     92s] (I)       METAL3  (3H)   106455um 
[04/21 19:53:14     92s] (I)       METAL4  (4V)    56954um 
[04/21 19:53:14     92s] (I)       METAL5  (5H)    22752um 
[04/21 19:53:14     92s] (I)       METAL6  (6V)        0um 
[04/21 19:53:14     92s] (I)       METAL7  (7H)        0um 
[04/21 19:53:14     92s] (I)      -------------------------
[04/21 19:53:14     92s] (I)               Total  313762um 
[04/21 19:53:14     92s] (I)      == Layer via count by net rule ==
[04/21 19:53:14     92s] (I)                      Default 
[04/21 19:53:14     92s] (I)      ------------------------
[04/21 19:53:14     92s] (I)       METAL1  (1H)     40005 
[04/21 19:53:14     92s] (I)       METAL2  (2V)     26392 
[04/21 19:53:14     92s] (I)       METAL3  (3H)      5245 
[04/21 19:53:14     92s] (I)       METAL4  (4V)      1503 
[04/21 19:53:14     92s] (I)       METAL5  (5H)         0 
[04/21 19:53:14     92s] (I)       METAL6  (6V)         0 
[04/21 19:53:14     92s] (I)       METAL7  (7H)         0 
[04/21 19:53:14     92s] (I)      ------------------------
[04/21 19:53:14     92s] (I)               Total    73145 
[04/21 19:53:14     92s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.17 MB )
[04/21 19:53:14     92s] eee: RC Grid memory freed = 16464 (14 X 14 X 7 X 12b)
[04/21 19:53:14     92s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.18 sec, Real: 0.19 sec, Curr Mem: 3.17 MB )
[04/21 19:53:14     92s] [NR-eGR] Finished Early Global Route ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 3.17 MB )
[04/21 19:53:14     92s] (I)      ======================================== Runtime Summary =========================================
[04/21 19:53:14     92s] (I)       Step                                                 %      Start     Finish      Real       CPU 
[04/21 19:53:14     92s] (I)      --------------------------------------------------------------------------------------------------
[04/21 19:53:14     92s] (I)       Early Global Route                             100.00%  79.05 sec  79.24 sec  0.19 sec  0.19 sec 
[04/21 19:53:14     92s] (I)       +-Early Global Route kernel                     98.88%  79.05 sec  79.24 sec  0.19 sec  0.18 sec 
[04/21 19:53:14     92s] (I)       | +-Import and model                            37.67%  79.06 sec  79.13 sec  0.07 sec  0.07 sec 
[04/21 19:53:14     92s] (I)       | | +-Create place DB                            9.51%  79.06 sec  79.07 sec  0.02 sec  0.02 sec 
[04/21 19:53:14     92s] (I)       | | | +-Import place data                        9.47%  79.06 sec  79.07 sec  0.02 sec  0.02 sec 
[04/21 19:53:14     92s] (I)       | | | | +-Read instances and placement           2.24%  79.06 sec  79.06 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | | +-Read nets                              6.95%  79.06 sec  79.07 sec  0.01 sec  0.01 sec 
[04/21 19:53:14     92s] (I)       | | +-Create route DB                           26.24%  79.07 sec  79.12 sec  0.05 sec  0.05 sec 
[04/21 19:53:14     92s] (I)       | | | +-Import route data (1T)                  25.99%  79.07 sec  79.12 sec  0.05 sec  0.05 sec 
[04/21 19:53:14     92s] (I)       | | | | +-Read blockages ( Layer 1-5 )          11.82%  79.08 sec  79.10 sec  0.02 sec  0.02 sec 
[04/21 19:53:14     92s] (I)       | | | | | +-Read routing blockages               0.00%  79.08 sec  79.08 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | | | +-Read instance blockages             11.07%  79.08 sec  79.10 sec  0.02 sec  0.02 sec 
[04/21 19:53:14     92s] (I)       | | | | | +-Read PG blockages                    0.21%  79.10 sec  79.10 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | | | | +-Allocate memory for PG via list    0.01%  79.10 sec  79.10 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | | | +-Read clock blockages                 0.00%  79.10 sec  79.10 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | | | +-Read other blockages                 0.00%  79.10 sec  79.10 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | | | +-Read halo blockages                  0.02%  79.10 sec  79.10 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | | | +-Read boundary cut boxes              0.00%  79.10 sec  79.10 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | | +-Read blackboxes                        0.00%  79.10 sec  79.10 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | | +-Read prerouted                         2.63%  79.10 sec  79.10 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | | +-Read nets                              0.07%  79.10 sec  79.10 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | | +-Set up via pillars                     0.00%  79.10 sec  79.10 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | | +-Set up RC info                         0.08%  79.10 sec  79.10 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | | +-Initialize 3D grid graph               0.11%  79.10 sec  79.10 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | | +-Model blockage capacity                7.79%  79.10 sec  79.12 sec  0.01 sec  0.01 sec 
[04/21 19:53:14     92s] (I)       | | | | | +-Initialize 3D capacity               7.51%  79.10 sec  79.12 sec  0.01 sec  0.01 sec 
[04/21 19:53:14     92s] (I)       | | | | +-Move terms for access (1T)             1.77%  79.12 sec  79.12 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | +-Read aux data                              0.00%  79.12 sec  79.12 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | +-Others data preparation                    0.01%  79.12 sec  79.12 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | +-Create route kernel                        1.00%  79.12 sec  79.12 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | +-Global Routing                              40.02%  79.13 sec  79.20 sec  0.08 sec  0.07 sec 
[04/21 19:53:14     92s] (I)       | | +-Initialization                             0.07%  79.13 sec  79.13 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | +-Net group 1                                1.33%  79.13 sec  79.13 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | +-Generate topology                        0.09%  79.13 sec  79.13 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | +-Phase 1a                                 0.15%  79.13 sec  79.13 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | | +-Pattern routing (1T)                   0.11%  79.13 sec  79.13 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | +-Phase 1b                                 0.03%  79.13 sec  79.13 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | +-Phase 1c                                 0.00%  79.13 sec  79.13 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | +-Phase 1d                                 0.00%  79.13 sec  79.13 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | +-Phase 1e                                 0.05%  79.13 sec  79.13 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | | +-Route legalization                     0.00%  79.13 sec  79.13 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | +-Phase 1f                                 0.00%  79.13 sec  79.13 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | +-Phase 1g                                 0.09%  79.13 sec  79.13 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | | +-Post Routing                           0.06%  79.13 sec  79.13 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | +-Phase 1h                                 0.05%  79.13 sec  79.13 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | | +-Post Routing                           0.02%  79.13 sec  79.13 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | +-Phase 1l                                 0.12%  79.13 sec  79.13 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | | +-Layer assignment (1T)                  0.09%  79.13 sec  79.13 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | +-Net group 2                                1.24%  79.13 sec  79.13 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | +-Generate topology                        0.00%  79.13 sec  79.13 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | +-Phase 1a                                 0.16%  79.13 sec  79.13 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | | +-Pattern routing (1T)                   0.12%  79.13 sec  79.13 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | +-Phase 1b                                 0.03%  79.13 sec  79.13 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | +-Phase 1c                                 0.00%  79.13 sec  79.13 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | +-Phase 1d                                 0.00%  79.13 sec  79.13 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | +-Phase 1e                                 0.05%  79.13 sec  79.13 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | | +-Route legalization                     0.00%  79.13 sec  79.13 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | +-Phase 1f                                 0.00%  79.13 sec  79.13 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | +-Phase 1g                                 0.05%  79.13 sec  79.13 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | | +-Post Routing                           0.02%  79.13 sec  79.13 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | +-Phase 1h                                 0.05%  79.13 sec  79.13 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | | +-Post Routing                           0.02%  79.13 sec  79.13 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | +-Phase 1l                                 0.12%  79.13 sec  79.13 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | | +-Layer assignment (1T)                  0.08%  79.13 sec  79.13 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | +-Net group 3                               36.80%  79.13 sec  79.20 sec  0.07 sec  0.07 sec 
[04/21 19:53:14     92s] (I)       | | | +-Generate topology                       31.22%  79.13 sec  79.19 sec  0.06 sec  0.06 sec 
[04/21 19:53:14     92s] (I)       | | | +-Phase 1a                                 0.46%  79.19 sec  79.19 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | | +-Pattern routing (1T)                   0.16%  79.19 sec  79.19 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | | +-Add via demand to 2D                   0.11%  79.19 sec  79.19 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | +-Phase 1b                                 0.21%  79.19 sec  79.19 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | +-Phase 1c                                 0.00%  79.19 sec  79.19 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | +-Phase 1d                                 0.00%  79.19 sec  79.19 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | +-Phase 1e                                 0.06%  79.19 sec  79.19 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | | +-Route legalization                     0.00%  79.19 sec  79.19 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | +-Phase 1f                                 0.00%  79.19 sec  79.19 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | +-Phase 1g                                 0.70%  79.19 sec  79.19 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | | +-Post Routing                           0.66%  79.19 sec  79.19 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | +-Phase 1h                                 0.63%  79.20 sec  79.20 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | | +-Post Routing                           0.59%  79.20 sec  79.20 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | +-Phase 1l                                 2.51%  79.20 sec  79.20 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | | +-Layer assignment (1T)                  0.91%  79.20 sec  79.20 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | +-Export cong map                              0.62%  79.20 sec  79.20 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | +-Export 2D cong map                         0.08%  79.20 sec  79.20 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | +-Extract Global 3D Wires                      0.02%  79.20 sec  79.20 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | +-Track Assignment (1T)                        5.29%  79.20 sec  79.21 sec  0.01 sec  0.01 sec 
[04/21 19:53:14     92s] (I)       | | +-Initialization                             0.01%  79.20 sec  79.20 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | +-Track Assignment Kernel                    5.08%  79.20 sec  79.21 sec  0.01 sec  0.01 sec 
[04/21 19:53:14     92s] (I)       | | +-Free Memory                                0.00%  79.21 sec  79.21 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | +-Export                                      14.18%  79.21 sec  79.24 sec  0.03 sec  0.03 sec 
[04/21 19:53:14     92s] (I)       | | +-Export DB wires                            0.65%  79.21 sec  79.21 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | +-Export all nets                          0.52%  79.21 sec  79.21 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | | +-Set wire vias                            0.05%  79.21 sec  79.21 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | | +-Report wirelength                          7.31%  79.21 sec  79.23 sec  0.01 sec  0.01 sec 
[04/21 19:53:14     92s] (I)       | | +-Update net boxes                           6.03%  79.23 sec  79.24 sec  0.01 sec  0.01 sec 
[04/21 19:53:14     92s] (I)       | | +-Update timing                              0.00%  79.24 sec  79.24 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)       | +-Postprocess design                           0.04%  79.24 sec  79.24 sec  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)      ====================== Summary by functions ======================
[04/21 19:53:14     92s] (I)       Lv  Step                                   %      Real       CPU 
[04/21 19:53:14     92s] (I)      ------------------------------------------------------------------
[04/21 19:53:14     92s] (I)        0  Early Global Route               100.00%  0.19 sec  0.19 sec 
[04/21 19:53:14     92s] (I)        1  Early Global Route kernel         98.88%  0.19 sec  0.18 sec 
[04/21 19:53:14     92s] (I)        2  Global Routing                    40.02%  0.08 sec  0.07 sec 
[04/21 19:53:14     92s] (I)        2  Import and model                  37.67%  0.07 sec  0.07 sec 
[04/21 19:53:14     92s] (I)        2  Export                            14.18%  0.03 sec  0.03 sec 
[04/21 19:53:14     92s] (I)        2  Track Assignment (1T)              5.29%  0.01 sec  0.01 sec 
[04/21 19:53:14     92s] (I)        2  Export cong map                    0.62%  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)        2  Postprocess design                 0.04%  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)        2  Extract Global 3D Wires            0.02%  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)        3  Net group 3                       36.80%  0.07 sec  0.07 sec 
[04/21 19:53:14     92s] (I)        3  Create route DB                   26.24%  0.05 sec  0.05 sec 
[04/21 19:53:14     92s] (I)        3  Create place DB                    9.51%  0.02 sec  0.02 sec 
[04/21 19:53:14     92s] (I)        3  Report wirelength                  7.31%  0.01 sec  0.01 sec 
[04/21 19:53:14     92s] (I)        3  Update net boxes                   6.03%  0.01 sec  0.01 sec 
[04/21 19:53:14     92s] (I)        3  Track Assignment Kernel            5.08%  0.01 sec  0.01 sec 
[04/21 19:53:14     92s] (I)        3  Net group 1                        1.33%  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)        3  Net group 2                        1.24%  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)        3  Create route kernel                1.00%  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)        3  Export DB wires                    0.65%  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)        3  Export 2D cong map                 0.08%  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)        3  Initialization                     0.07%  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)        3  Others data preparation            0.01%  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)        3  Update timing                      0.00%  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)        3  Free Memory                        0.00%  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)        4  Generate topology                 31.31%  0.06 sec  0.06 sec 
[04/21 19:53:14     92s] (I)        4  Import route data (1T)            25.99%  0.05 sec  0.05 sec 
[04/21 19:53:14     92s] (I)        4  Import place data                  9.47%  0.02 sec  0.02 sec 
[04/21 19:53:14     92s] (I)        4  Phase 1l                           2.75%  0.01 sec  0.01 sec 
[04/21 19:53:14     92s] (I)        4  Phase 1g                           0.84%  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)        4  Phase 1a                           0.77%  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)        4  Phase 1h                           0.73%  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)        4  Export all nets                    0.52%  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)        4  Phase 1b                           0.26%  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)        4  Phase 1e                           0.17%  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)        4  Set wire vias                      0.05%  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)        4  Phase 1d                           0.01%  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)        4  Phase 1c                           0.01%  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)        4  Phase 1f                           0.01%  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)        5  Read blockages ( Layer 1-5 )      11.82%  0.02 sec  0.02 sec 
[04/21 19:53:14     92s] (I)        5  Model blockage capacity            7.79%  0.01 sec  0.01 sec 
[04/21 19:53:14     92s] (I)        5  Read nets                          7.02%  0.01 sec  0.01 sec 
[04/21 19:53:14     92s] (I)        5  Read prerouted                     2.63%  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)        5  Read instances and placement       2.24%  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)        5  Move terms for access (1T)         1.77%  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)        5  Post Routing                       1.38%  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)        5  Layer assignment (1T)              1.08%  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)        5  Pattern routing (1T)               0.39%  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)        5  Add via demand to 2D               0.11%  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)        5  Initialize 3D grid graph           0.11%  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)        5  Set up RC info                     0.08%  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)        5  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)        5  Route legalization                 0.00%  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)        5  Set up via pillars                 0.00%  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)        6  Read instance blockages           11.07%  0.02 sec  0.02 sec 
[04/21 19:53:14     92s] (I)        6  Initialize 3D capacity             7.51%  0.01 sec  0.01 sec 
[04/21 19:53:14     92s] (I)        6  Read PG blockages                  0.21%  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)        6  Read halo blockages                0.02%  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)        6  Read clock blockages               0.00%  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)        6  Read other blockages               0.00%  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] (I)        7  Allocate memory for PG via list    0.01%  0.00 sec  0.00 sec 
[04/21 19:53:14     92s] Running post-eGR process
[04/21 19:53:14     92s]       Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/21 19:53:14     92s]     Routing using eGR only done.
[04/21 19:53:14     92s] Net route status summary:
[04/21 19:53:14     92s]   Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=5, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/21 19:53:14     92s]   Non-clock: 10298 (unrouted=551, trialRouted=9747, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=536, (crossesIlmBoundary AND tooFewTerms=0)])
[04/21 19:53:14     92s] 
[04/21 19:53:14     92s] CCOPT: Done with clock implementation routing.
[04/21 19:53:14     92s] 
[04/21 19:53:14     92s]   Clock implementation routing done.
[04/21 19:53:14     92s]   Fixed 5 wires.
[04/21 19:53:14     92s]   CCOpt: Starting congestion repair using flow wrapper...
[04/21 19:53:14     92s]     Congestion Repair...
[04/21 19:53:14     92s] *** IncrReplace #1 [begin] (CTS #1 / clock_opt_design #1) : totSession cpu/real = 0:01:32.1/0:03:38.1 (0.4), mem = 3299.3M
[04/21 19:53:14     92s] Info: Enable timing driven in postCTS congRepair.
[04/21 19:53:14     92s] 
[04/21 19:53:14     92s] *** Start incrementalPlace ***
[04/21 19:53:14     92s] User Input Parameters:
[04/21 19:53:14     92s] - Congestion Driven    : On
[04/21 19:53:14     92s] - Timing Driven        : On
[04/21 19:53:14     92s] - Area-Violation Based : On
[04/21 19:53:14     92s] - Start Rollback Level : -5
[04/21 19:53:14     92s] - Legalized            : On
[04/21 19:53:14     92s] - Window Based         : Off
[04/21 19:53:14     92s] - eDen incr mode       : Off
[04/21 19:53:14     92s] - Small incr mode      : Off
[04/21 19:53:14     92s] 
[04/21 19:53:14     92s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3299.3M, EPOCH TIME: 1745239994.473396
[04/21 19:53:14     92s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3299.3M, EPOCH TIME: 1745239994.473422
[04/21 19:53:14     92s] no activity file in design. spp won't run.
[04/21 19:53:14     92s] Effort level <high> specified for reg2reg path_group
[04/21 19:53:14     92s] Effort level <high> specified for reg2cgate path_group
[04/21 19:53:14     92s] Effort level <high> specified for tdgp_reg2reg_default path_group
[04/21 19:53:14     92s] Active views:
[04/21 19:53:14     92s]   view_ss_v1p08_125c
[04/21 19:53:14     92s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3310.9M, EPOCH TIME: 1745239994.681706
[04/21 19:53:14     92s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[04/21 19:53:14     92s] Type 'man IMPPTN-1250' for more detail.
[04/21 19:53:14     92s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.001, REAL:0.001, MEM:3310.9M, EPOCH TIME: 1745239994.683080
[04/21 19:53:14     92s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3310.9M, EPOCH TIME: 1745239994.683109
[04/21 19:53:14     92s] Starting Early Global Route congestion estimation: mem = 3310.9M
[04/21 19:53:14     92s] (I)      Initializing eGR engine (regular)
[04/21 19:53:14     92s] Set min layer with design mode ( 1 )
[04/21 19:53:14     92s] Set max layer with design mode ( 5 )
[04/21 19:53:14     92s] (I)      clean place blk overflow:
[04/21 19:53:14     92s] (I)      H : enabled 1.00 0
[04/21 19:53:14     92s] (I)      V : enabled 1.00 0
[04/21 19:53:14     92s] (I)      Initializing eGR engine (regular)
[04/21 19:53:14     92s] Set min layer with design mode ( 1 )
[04/21 19:53:14     92s] Set max layer with design mode ( 5 )
[04/21 19:53:14     92s] (I)      clean place blk overflow:
[04/21 19:53:14     92s] (I)      H : enabled 1.00 0
[04/21 19:53:14     92s] (I)      V : enabled 1.00 0
[04/21 19:53:14     92s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.20 MB )
[04/21 19:53:14     92s] (I)      Running eGR Regular flow
[04/21 19:53:14     92s] (I)      # wire layers (front) : 8
[04/21 19:53:14     92s] (I)      # wire layers (back)  : 0
[04/21 19:53:14     92s] (I)      min wire layer : 1
[04/21 19:53:14     92s] (I)      max wire layer : 7
[04/21 19:53:14     92s] (I)      # cut layers (front) : 7
[04/21 19:53:14     92s] (I)      # cut layers (back)  : 0
[04/21 19:53:14     92s] (I)      min cut layer : 1
[04/21 19:53:14     92s] (I)      max cut layer : 6
[04/21 19:53:14     92s] (I)      ================================ Layers ================================
[04/21 19:53:14     92s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:53:14     92s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[04/21 19:53:14     92s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:53:14     92s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[04/21 19:53:14     92s] (I)      | 33 |  0 |    CONT |     cut |      1 |       |       |       |       |
[04/21 19:53:14     92s] (I)      |  1 |  1 |  METAL1 |    wire |      1 |       |   160 |   170 |   410 |
[04/21 19:53:14     92s] (I)      | 34 |  1 |   VIA12 |     cut |      1 |       |       |       |       |
[04/21 19:53:14     92s] (I)      |  2 |  2 |  METAL2 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:53:14     92s] (I)      | 35 |  2 |   VIA23 |     cut |      1 |       |       |       |       |
[04/21 19:53:14     92s] (I)      |  3 |  3 |  METAL3 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:53:14     92s] (I)      | 36 |  3 |   VIA34 |     cut |      1 |       |       |       |       |
[04/21 19:53:14     92s] (I)      |  4 |  4 |  METAL4 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:53:14     92s] (I)      | 37 |  4 |   VIA45 |     cut |      1 |       |       |       |       |
[04/21 19:53:14     92s] (I)      |  5 |  5 |  METAL5 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:53:14     92s] (I)      | 38 |  5 |   VIA56 |     cut |      1 |       |       |       |       |
[04/21 19:53:14     92s] (I)      |  6 |  6 |  METAL6 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:53:14     92s] (I)      | 39 |  6 |   VIA67 |     cut |      1 |       |       |       |       |
[04/21 19:53:14     92s] (I)      |  7 |  7 |  METAL7 |    wire |      1 |       |   420 |   420 |   840 |
[04/21 19:53:14     92s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:53:14     92s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[04/21 19:53:14     92s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:53:14     92s] (I)      Started Import and model ( Curr Mem: 3.20 MB )
[04/21 19:53:14     92s] (I)      == Non-default Options ==
[04/21 19:53:14     92s] (I)      Maximum routing layer                              : 5
[04/21 19:53:14     92s] (I)      Minimum routing layer                              : 1
[04/21 19:53:14     92s] (I)      Top routing layer                                  : 5
[04/21 19:53:14     92s] (I)      Bottom routing layer                               : 1
[04/21 19:53:14     92s] (I)      Number of threads                                  : 1
[04/21 19:53:14     92s] (I)      Route tie net to shape                             : auto
[04/21 19:53:14     92s] (I)      Use non-blocking free Dbs wires                    : false
[04/21 19:53:14     92s] (I)      Method to set GCell size                           : row
[04/21 19:53:14     92s] (I)      Tie hi/lo max distance                             : 32.800000
[04/21 19:53:14     92s] (I)      Counted 133 PG shapes. eGR will not process PG shapes layer by layer.
[04/21 19:53:14     92s] (I)      ============== Pin Summary ==============
[04/21 19:53:14     92s] (I)      +-------+--------+---------+------------+
[04/21 19:53:14     92s] (I)      | Layer | # pins | % total |      Group |
[04/21 19:53:14     92s] (I)      +-------+--------+---------+------------+
[04/21 19:53:14     92s] (I)      |     1 |  39383 |  100.00 |        Pin |
[04/21 19:53:14     92s] (I)      |     2 |      0 |    0.00 | Pin access |
[04/21 19:53:14     92s] (I)      |     3 |      0 |    0.00 | Pin access |
[04/21 19:53:14     92s] (I)      |     4 |      0 |    0.00 |      Other |
[04/21 19:53:14     92s] (I)      |     5 |      0 |    0.00 |      Other |
[04/21 19:53:14     92s] (I)      |     6 |      0 |    0.00 |      Other |
[04/21 19:53:14     92s] (I)      |     7 |      0 |    0.00 |      Other |
[04/21 19:53:14     92s] (I)      +-------+--------+---------+------------+
[04/21 19:53:14     92s] (I)      Use row-based GCell size
[04/21 19:53:14     92s] (I)      Use row-based GCell align
[04/21 19:53:14     92s] (I)      layer 0 area = 80000
[04/21 19:53:14     92s] (I)      layer 1 area = 120000
[04/21 19:53:14     92s] (I)      layer 2 area = 120000
[04/21 19:53:14     92s] (I)      layer 3 area = 120000
[04/21 19:53:14     92s] (I)      layer 4 area = 120000
[04/21 19:53:14     92s] (I)      GCell unit size   : 3280
[04/21 19:53:14     92s] (I)      GCell multiplier  : 1
[04/21 19:53:14     92s] (I)      GCell row height  : 3280
[04/21 19:53:14     92s] (I)      Actual row height : 3280
[04/21 19:53:14     92s] (I)      GCell align ref   : 8200 8200
[04/21 19:53:14     92s] [NR-eGR] Track table information for default rule: 
[04/21 19:53:14     92s] [NR-eGR] METAL1 has single uniform track structure
[04/21 19:53:14     92s] [NR-eGR] METAL2 has single uniform track structure
[04/21 19:53:14     92s] [NR-eGR] METAL3 has single uniform track structure
[04/21 19:53:14     92s] [NR-eGR] METAL4 has single uniform track structure
[04/21 19:53:14     92s] [NR-eGR] METAL5 has single uniform track structure
[04/21 19:53:14     92s] [NR-eGR] METAL6 has single uniform track structure
[04/21 19:53:14     92s] [NR-eGR] METAL7 has single uniform track structure
[04/21 19:53:14     92s] (I)      ================ Default via =================
[04/21 19:53:14     92s] (I)      +---+--------------------+-------------------+
[04/21 19:53:14     92s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut   |
[04/21 19:53:14     92s] (I)      +---+--------------------+-------------------+
[04/21 19:53:14     92s] (I)      | 1 |    4  Via1_alt_r90 |   25  Via1_2cut_E |
[04/21 19:53:14     92s] (I)      | 2 |    5  Via2         |   29  Via2_2cut_E |
[04/21 19:53:14     92s] (I)      | 3 |    9  Via3         |   33  Via3_2cut_E |
[04/21 19:53:14     92s] (I)      | 4 |   13  Via4         |   37  Via4_2cut_E |
[04/21 19:53:14     92s] (I)      | 5 |   17  Via5         |   41  Via5_2cut_E |
[04/21 19:53:14     92s] (I)      | 6 |   23  Via6_r90     |   45  Via6_2cut_E |
[04/21 19:53:14     92s] (I)      +---+--------------------+-------------------+
[04/21 19:53:14     92s] (I)      Design has 0 placement macros with 0 shapes. 
[04/21 19:53:14     92s] [NR-eGR] Read 123 PG shapes
[04/21 19:53:14     92s] [NR-eGR] Read 0 clock shapes
[04/21 19:53:14     92s] [NR-eGR] Read 0 other shapes
[04/21 19:53:14     92s] [NR-eGR] #Routing Blockages  : 0
[04/21 19:53:14     92s] [NR-eGR] #Instance Blockages : 263957
[04/21 19:53:14     92s] [NR-eGR] #PG Blockages       : 123
[04/21 19:53:14     92s] [NR-eGR] #Halo Blockages     : 0
[04/21 19:53:14     92s] [NR-eGR] #Boundary Blockages : 0
[04/21 19:53:14     92s] [NR-eGR] #Clock Blockages    : 0
[04/21 19:53:14     92s] [NR-eGR] #Other Blockages    : 0
[04/21 19:53:14     92s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/21 19:53:14     92s] (I)      Custom ignore net properties:
[04/21 19:53:14     92s] (I)      1 : NotLegal
[04/21 19:53:14     92s] (I)      Default ignore net properties:
[04/21 19:53:14     92s] (I)      1 : Special
[04/21 19:53:14     92s] (I)      2 : Analog
[04/21 19:53:14     92s] (I)      3 : Fixed
[04/21 19:53:14     92s] (I)      4 : Skipped
[04/21 19:53:14     92s] (I)      5 : MixedSignal
[04/21 19:53:14     92s] (I)      Prerouted net properties:
[04/21 19:53:14     92s] (I)      1 : NotLegal
[04/21 19:53:14     92s] (I)      2 : Special
[04/21 19:53:14     92s] (I)      3 : Analog
[04/21 19:53:14     92s] (I)      4 : Fixed
[04/21 19:53:14     92s] (I)      5 : Skipped
[04/21 19:53:14     92s] (I)      6 : MixedSignal
[04/21 19:53:14     92s] [NR-eGR] Early global route reroute all routable nets
[04/21 19:53:14     92s] [NR-eGR] #prerouted nets         : 5
[04/21 19:53:14     92s] [NR-eGR] #prerouted special nets : 0
[04/21 19:53:14     92s] [NR-eGR] #prerouted wires        : 5166
[04/21 19:53:14     92s] [NR-eGR] Read 9753 nets ( ignored 5 )
[04/21 19:53:14     92s] (I)        Front-side 9753 ( ignored 5 )
[04/21 19:53:14     92s] (I)        Back-side  0 ( ignored 0 )
[04/21 19:53:14     92s] (I)        Both-side  0 ( ignored 0 )
[04/21 19:53:14     92s] (I)      Reading macro buffers
[04/21 19:53:14     92s] (I)      Number of macros with buffers: 0
[04/21 19:53:14     92s] (I)      early_global_route_priority property id does not exist.
[04/21 19:53:14     92s] (I)      Read Num Blocks=264080  Num Prerouted Wires=5166  Num CS=0
[04/21 19:53:14     92s] (I)      Layer 0 (H) : #blockages 264080 : #preroutes 2198
[04/21 19:53:14     92s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 1861
[04/21 19:53:14     92s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 983
[04/21 19:53:14     92s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 119
[04/21 19:53:14     92s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 5
[04/21 19:53:14     92s] (I)      Number of ignored nets                =      5
[04/21 19:53:14     92s] (I)      Number of connected nets              =      0
[04/21 19:53:14     92s] (I)      Number of fixed nets                  =      5.  Ignored: Yes
[04/21 19:53:14     92s] (I)      Number of clock nets                  =      5.  Ignored: No
[04/21 19:53:14     92s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/21 19:53:14     92s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/21 19:53:14     92s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/21 19:53:14     92s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/21 19:53:14     92s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/21 19:53:14     92s] (I)      Ndr track 0 does not exist
[04/21 19:53:14     92s] (I)      ---------------------Grid Graph Info--------------------
[04/21 19:53:14     92s] (I)      Routing area        : (0, 0) - (424350, 416560)
[04/21 19:53:14     92s] (I)      Core area           : (8200, 8200) - (416150, 408360)
[04/21 19:53:14     92s] (I)      Site width          :   410  (dbu)
[04/21 19:53:14     92s] (I)      Row height          :  3280  (dbu)
[04/21 19:53:14     92s] (I)      GCell row height    :  3280  (dbu)
[04/21 19:53:14     92s] (I)      GCell width         :  3280  (dbu)
[04/21 19:53:14     92s] (I)      GCell height        :  3280  (dbu)
[04/21 19:53:14     92s] (I)      Grid                :   129   127     5
[04/21 19:53:14     92s] (I)      Layer numbers       :     1     2     3     4     5
[04/21 19:53:14     92s] (I)      Vertical capacity   :     0  3280     0  3280     0
[04/21 19:53:14     92s] (I)      Horizontal capacity :  3280     0  3280     0  3280
[04/21 19:53:14     92s] (I)      Default wire width  :   160   200   200   200   200
[04/21 19:53:14     92s] (I)      Default wire space  :   170   200   200   200   200
[04/21 19:53:14     92s] (I)      Default wire pitch  :   330   400   400   400   400
[04/21 19:53:14     92s] (I)      Default pitch size  :   410   410   410   410   410
[04/21 19:53:14     92s] (I)      First track coord   :   410   205   410   205   410
[04/21 19:53:14     92s] (I)      Num tracks per GCell:  8.00  8.00  8.00  8.00  8.00
[04/21 19:53:14     92s] (I)      Total num of tracks :  1015  1035  1015  1035  1015
[04/21 19:53:14     92s] (I)      Num of masks        :     1     1     1     1     1
[04/21 19:53:14     92s] (I)      Num of trim masks   :     0     0     0     0     0
[04/21 19:53:14     92s] (I)      --------------------------------------------------------
[04/21 19:53:14     92s] 
[04/21 19:53:14     92s] [NR-eGR] ============ Routing rule table ============
[04/21 19:53:14     92s] [NR-eGR] Rule id: 0  Nets: 9748
[04/21 19:53:14     92s] [NR-eGR] ========================================
[04/21 19:53:14     92s] [NR-eGR] 
[04/21 19:53:14     92s] (I)      ======== NDR :  =========
[04/21 19:53:14     92s] (I)      +--------------+--------+
[04/21 19:53:14     92s] (I)      |           ID |      0 |
[04/21 19:53:14     92s] (I)      |         Name |        |
[04/21 19:53:14     92s] (I)      |      Default |    yes |
[04/21 19:53:14     92s] (I)      |  Clk Special |     no |
[04/21 19:53:14     92s] (I)      | Hard spacing |     no |
[04/21 19:53:14     92s] (I)      |    NDR track | (none) |
[04/21 19:53:14     92s] (I)      |      NDR via | (none) |
[04/21 19:53:14     92s] (I)      |  Extra space |      0 |
[04/21 19:53:14     92s] (I)      |      Shields |      0 |
[04/21 19:53:14     92s] (I)      |   Demand (H) |      1 |
[04/21 19:53:14     92s] (I)      |   Demand (V) |      1 |
[04/21 19:53:14     92s] (I)      |        #Nets |   9748 |
[04/21 19:53:14     92s] (I)      +--------------+--------+
[04/21 19:53:14     92s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:53:14     92s] (I)      |  Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[04/21 19:53:14     92s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:53:14     92s] (I)      | METAL1    160      170    410      410      1      1      1    100    100        yes |
[04/21 19:53:14     92s] (I)      | METAL2    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:53:14     92s] (I)      | METAL3    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:53:14     92s] (I)      | METAL4    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:53:14     92s] (I)      | METAL5    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:53:14     92s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:53:14     92s] (I)      =============== Blocked Tracks ===============
[04/21 19:53:14     92s] (I)      +-------+---------+----------+---------------+
[04/21 19:53:14     92s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/21 19:53:14     92s] (I)      +-------+---------+----------+---------------+
[04/21 19:53:14     92s] (I)      |     1 |  130935 |   112081 |        85.60% |
[04/21 19:53:14     92s] (I)      |     2 |  131445 |        0 |         0.00% |
[04/21 19:53:14     92s] (I)      |     3 |  130935 |        0 |         0.00% |
[04/21 19:53:14     92s] (I)      |     4 |  131445 |        0 |         0.00% |
[04/21 19:53:14     92s] (I)      |     5 |  130935 |        0 |         0.00% |
[04/21 19:53:14     92s] (I)      +-------+---------+----------+---------------+
[04/21 19:53:14     92s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3.20 MB )
[04/21 19:53:14     92s] (I)      Reset routing kernel
[04/21 19:53:14     92s] (I)      Started Global Routing ( Curr Mem: 3.20 MB )
[04/21 19:53:14     92s] (I)      totalPins=37699  totalGlobalPin=35330 (93.72%)
[04/21 19:53:14     92s] (I)      ================= Net Group Info =================
[04/21 19:53:14     92s] (I)      +----+----------------+--------------+-----------+
[04/21 19:53:14     92s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[04/21 19:53:14     92s] (I)      +----+----------------+--------------+-----------+
[04/21 19:53:14     92s] (I)      |  1 |           9748 |    METAL1(1) | METAL5(5) |
[04/21 19:53:14     92s] (I)      +----+----------------+--------------+-----------+
[04/21 19:53:14     92s] (I)      total 2D Cap : 544903 = (282013 H, 262890 V)
[04/21 19:53:14     92s] (I)      total 2D Demand : 9200 = (6003 H, 3197 V)
[04/21 19:53:14     92s] (I)      #blocked GCells = 0
[04/21 19:53:14     92s] (I)      #regions = 1
[04/21 19:53:14     92s] [NR-eGR] Layer group 1: route 9748 net(s) in layer range [1, 5]
[04/21 19:53:14     92s] (I)      
[04/21 19:53:14     92s] (I)      ============  Phase 1a Route ============
[04/21 19:53:14     92s] (I)      Usage: 88086 = (42761 H, 45325 V) = (15.16% H, 17.24% V) = (1.403e+05um H, 1.487e+05um V)
[04/21 19:53:14     92s] (I)      
[04/21 19:53:14     92s] (I)      ============  Phase 1b Route ============
[04/21 19:53:14     92s] (I)      Usage: 88086 = (42761 H, 45325 V) = (15.16% H, 17.24% V) = (1.403e+05um H, 1.487e+05um V)
[04/21 19:53:14     92s] (I)      Overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 2.889221e+05um
[04/21 19:53:14     92s] (I)      Congestion metric : 0.00%H 0.02%V, 0.02%HV
[04/21 19:53:14     92s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/21 19:53:14     92s] (I)      
[04/21 19:53:14     92s] (I)      ============  Phase 1c Route ============
[04/21 19:53:14     92s] (I)      Usage: 88086 = (42761 H, 45325 V) = (15.16% H, 17.24% V) = (1.403e+05um H, 1.487e+05um V)
[04/21 19:53:14     92s] (I)      
[04/21 19:53:14     92s] (I)      ============  Phase 1d Route ============
[04/21 19:53:14     92s] (I)      Usage: 88086 = (42761 H, 45325 V) = (15.16% H, 17.24% V) = (1.403e+05um H, 1.487e+05um V)
[04/21 19:53:14     92s] (I)      
[04/21 19:53:14     92s] (I)      ============  Phase 1e Route ============
[04/21 19:53:14     92s] (I)      Usage: 88086 = (42761 H, 45325 V) = (15.16% H, 17.24% V) = (1.403e+05um H, 1.487e+05um V)
[04/21 19:53:14     92s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 2.889221e+05um
[04/21 19:53:14     92s] (I)      
[04/21 19:53:14     92s] (I)      ============  Phase 1l Route ============
[04/21 19:53:14     92s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/21 19:53:14     92s] (I)      Layer  1:      19676        13         5      103112       26936    (79.29%) 
[04/21 19:53:14     92s] (I)      Layer  2:     130410     41806        20           0      130032    ( 0.00%) 
[04/21 19:53:14     92s] (I)      Layer  3:     129920     34851         0           0      130048    ( 0.00%) 
[04/21 19:53:14     92s] (I)      Layer  4:     130410     17718        12           0      130032    ( 0.00%) 
[04/21 19:53:14     92s] (I)      Layer  5:     129920      7190         0           0      130048    ( 0.00%) 
[04/21 19:53:14     92s] (I)      Total:        540336    101578        37      103112      547096    (15.86%) 
[04/21 19:53:14     92s] (I)      
[04/21 19:53:14     92s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/21 19:53:14     92s] [NR-eGR]                        OverCon           OverCon            
[04/21 19:53:14     92s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/21 19:53:14     92s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[04/21 19:53:14     92s] [NR-eGR] ---------------------------------------------------------------
[04/21 19:53:14     92s] [NR-eGR]  METAL1 ( 1)         5( 0.15%)         0( 0.00%)   ( 0.15%) 
[04/21 19:53:14     92s] [NR-eGR]  METAL2 ( 2)        14( 0.09%)         1( 0.01%)   ( 0.09%) 
[04/21 19:53:14     92s] [NR-eGR]  METAL3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/21 19:53:14     92s] [NR-eGR]  METAL4 ( 4)        11( 0.07%)         0( 0.00%)   ( 0.07%) 
[04/21 19:53:14     92s] [NR-eGR]  METAL5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/21 19:53:14     92s] [NR-eGR] ---------------------------------------------------------------
[04/21 19:53:14     92s] [NR-eGR]        Total        30( 0.04%)         1( 0.00%)   ( 0.05%) 
[04/21 19:53:14     92s] [NR-eGR] 
[04/21 19:53:14     92s] (I)      Finished Global Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3.21 MB )
[04/21 19:53:14     92s] (I)      Updating congestion map
[04/21 19:53:14     92s] (I)      total 2D Cap : 545508 = (282618 H, 262890 V)
[04/21 19:53:14     92s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.02% V
[04/21 19:53:14     92s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3.21 MB )
[04/21 19:53:14     92s] Early Global Route congestion estimation runtime: 0.11 seconds, mem = 3315.9M
[04/21 19:53:14     92s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.109, REAL:0.110, MEM:3315.9M, EPOCH TIME: 1745239994.792825
[04/21 19:53:14     92s] OPERPROF: Starting HotSpotCal at level 1, MEM:3315.9M, EPOCH TIME: 1745239994.792844
[04/21 19:53:14     92s] [hotspot] +------------+---------------+---------------+
[04/21 19:53:14     92s] [hotspot] |            |   max hotspot | total hotspot |
[04/21 19:53:14     92s] [hotspot] +------------+---------------+---------------+
[04/21 19:53:14     92s] [hotspot] | normalized |          0.00 |          0.00 |
[04/21 19:53:14     92s] [hotspot] +------------+---------------+---------------+
[04/21 19:53:14     92s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/21 19:53:14     92s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/21 19:53:14     92s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:3331.9M, EPOCH TIME: 1745239994.793961
[04/21 19:53:14     92s] 
[04/21 19:53:14     92s] === incrementalPlace Internal Loop 1 ===
[04/21 19:53:14     92s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/21 19:53:14     92s] UM:*                                                                   incrNP_iter_start
[04/21 19:53:14     92s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=100.0 totTh=2000.0 MP=1.050 maxM=-1 pMaxM=10
[04/21 19:53:14     92s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:3331.9M, EPOCH TIME: 1745239994.846991
[04/21 19:53:14     92s] Processing tracks to init pin-track alignment.
[04/21 19:53:14     92s] z: 2, totalTracks: 1
[04/21 19:53:14     92s] z: 4, totalTracks: 1
[04/21 19:53:14     92s] z: 6, totalTracks: 1
[04/21 19:53:14     92s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:53:14     92s] Cell ATmega328pb LLGs are deleted
[04/21 19:53:14     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:14     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:14     92s] # Building ATmega328pb llgBox search-tree.
[04/21 19:53:14     92s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3331.9M, EPOCH TIME: 1745239994.850719
[04/21 19:53:14     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:14     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:14     92s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3331.9M, EPOCH TIME: 1745239994.850851
[04/21 19:53:14     92s] Max number of tech site patterns supported in site array is 256.
[04/21 19:53:14     92s] Core basic site is HD_CoreSite
[04/21 19:53:14     92s] After signature check, allow fast init is true, keep pre-filter is true.
[04/21 19:53:14     92s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/21 19:53:14     92s] Fast DP-INIT is on for default
[04/21 19:53:14     92s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/21 19:53:14     92s] Atter site array init, number of instance map data is 0.
[04/21 19:53:14     92s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.008, REAL:0.008, MEM:3331.9M, EPOCH TIME: 1745239994.858464
[04/21 19:53:14     92s] 
[04/21 19:53:14     92s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:53:14     92s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:53:14     92s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.009, REAL:0.009, MEM:3331.9M, EPOCH TIME: 1745239994.859271
[04/21 19:53:14     92s] OPERPROF:   Starting post-place ADS at level 2, MEM:3331.9M, EPOCH TIME: 1745239994.859299
[04/21 19:53:14     92s] ADSU 0.696 -> 0.696. site 121310.000 -> 121310.000. GS 26.240
[04/21 19:53:14     92s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.013, REAL:0.013, MEM:3331.9M, EPOCH TIME: 1745239994.872262
[04/21 19:53:14     92s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:3331.9M, EPOCH TIME: 1745239994.873167
[04/21 19:53:14     92s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:3331.9M, EPOCH TIME: 1745239994.873370
[04/21 19:53:14     92s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:3331.9M, EPOCH TIME: 1745239994.873389
[04/21 19:53:14     92s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.001, REAL:0.001, MEM:3331.9M, EPOCH TIME: 1745239994.874227
[04/21 19:53:14     92s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:3331.9M, EPOCH TIME: 1745239994.875369
[04/21 19:53:14     92s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.000, MEM:3331.9M, EPOCH TIME: 1745239994.875536
[04/21 19:53:14     92s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:3331.9M, EPOCH TIME: 1745239994.876112
[04/21 19:53:14     92s] no activity file in design. spp won't run.
[04/21 19:53:14     92s] [spp] 0
[04/21 19:53:14     92s] [adp] 0:1:1:3
[04/21 19:53:14     92s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.001, REAL:0.001, MEM:3331.9M, EPOCH TIME: 1745239994.877248
[04/21 19:53:14     92s] SP #FI/SF FL/PI 4/0 7841/1806
[04/21 19:53:14     92s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.031, REAL:0.031, MEM:3331.9M, EPOCH TIME: 1745239994.877840
[04/21 19:53:14     92s] PP off. flexM 0
[04/21 19:53:14     92s] OPERPROF: Starting CDPad at level 1, MEM:3331.9M, EPOCH TIME: 1745239994.882514
[04/21 19:53:14     92s] 3DP is on.
[04/21 19:53:14     92s] 3DP OF M2 0.001, M4 0.001. Diff 0, Offset 0
[04/21 19:53:14     92s] design sh 0.123. rd 0.200
[04/21 19:53:14     92s] design sh 0.117. rd 0.200
[04/21 19:53:14     92s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[04/21 19:53:14     92s] design sh 0.064. rd 0.200
[04/21 19:53:14     92s] CDPadU 0.876 -> 0.817. R=0.696, N=9647, GS=3.280
[04/21 19:53:14     92s] OPERPROF: Finished CDPad at level 1, CPU:0.063, REAL:0.063, MEM:3331.9M, EPOCH TIME: 1745239994.945294
[04/21 19:53:14     92s] OPERPROF: Starting InitSKP at level 1, MEM:3331.9M, EPOCH TIME: 1745239994.945333
[04/21 19:53:14     92s] View Pruning With Existing View Result.
[04/21 19:53:14     92s] Active Views Before Commit:
[04/21 19:53:14     92s]   view_ss_v1p08_125c
[04/21 19:53:14     92s] View Pruning Commited.
[04/21 19:53:14     92s] Active Views:
[04/21 19:53:14     92s]   view_ss_v1p08_125c
[04/21 19:53:14     92s] no activity file in design. spp won't run.
[04/21 19:53:15     92s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/21 19:53:15     92s] #################################################################################
[04/21 19:53:15     92s] # Design Stage: PreRoute
[04/21 19:53:15     92s] # Design Name: ATmega328pb
[04/21 19:53:15     92s] # Design Mode: 90nm
[04/21 19:53:15     92s] # Analysis Mode: MMMC OCV 
[04/21 19:53:15     92s] # Parasitics Mode: No SPEF/RCDB 
[04/21 19:53:15     92s] # Signoff Settings: SI Off 
[04/21 19:53:15     92s] #################################################################################
[04/21 19:53:15     92s] Extraction called for design 'ATmega328pb' of instances=9651 and nets=10303 using extraction engine 'preRoute' .
[04/21 19:53:15     92s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/21 19:53:15     92s] Type 'man IMPEXT-3530' for more detail.
[04/21 19:53:15     92s] PreRoute RC Extraction called for design ATmega328pb.
[04/21 19:53:15     92s] RC Extraction called in multi-corner(2) mode.
[04/21 19:53:15     92s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/21 19:53:15     92s] Type 'man IMPEXT-6197' for more detail.
[04/21 19:53:15     92s] RCMode: PreRoute
[04/21 19:53:15     92s]       RC Corner Indexes            0       1   
[04/21 19:53:15     92s] Capacitance Scaling Factor   : 1.10066 1.10066 
[04/21 19:53:15     92s] Resistance Scaling Factor    : 1.34236 1.34236 
[04/21 19:53:15     92s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[04/21 19:53:15     92s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[04/21 19:53:15     92s] Shrink Factor                : 1.00000
[04/21 19:53:15     92s] eee: RC Grid memory allocated = 16464 (14 X 14 X 7 X 12b)
[04/21 19:53:15     92s] Updating RC Grid density data for preRoute extraction ...
[04/21 19:53:15     92s] eee: pegSigSF=1.070000
[04/21 19:53:15     92s] Initializing multi-corner resistance tables ...
[04/21 19:53:15     92s] eee: Grid unit RC data computation started
[04/21 19:53:15     92s] eee: Grid unit RC data computation completed
[04/21 19:53:15     92s] eee: l=1 avDens=0.167797 usedTrk=2268.611895 availTrk=13520.000000 sigTrk=2268.611895
[04/21 19:53:15     92s] eee: l=2 avDens=0.238380 usedTrk=3222.900152 availTrk=13520.000000 sigTrk=3222.900152
[04/21 19:53:15     92s] eee: l=3 avDens=0.244242 usedTrk=3282.613528 availTrk=13440.000000 sigTrk=3282.613528
[04/21 19:53:15     92s] eee: l=4 avDens=0.135966 usedTrk=1751.240482 availTrk=12880.000000 sigTrk=1751.240482
[04/21 19:53:15     92s] eee: l=5 avDens=0.065945 usedTrk=696.379575 availTrk=10560.000000 sigTrk=696.379575
[04/21 19:53:15     92s] eee: l=6 avDens=0.023966 usedTrk=124.623659 availTrk=5200.000000 sigTrk=124.623659
[04/21 19:53:15     92s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/21 19:53:15     92s] {RT rc_worst 0 2 5  0}
[04/21 19:53:15     92s] eee: LAM-FP: thresh=1 ; dimX=1035.000000 ; dimY=1016.000000 ; multX=1.000000 ; multY=1.000000 ; minP=410 ; fpMult=1.000000 ;
[04/21 19:53:15     92s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.324793 uaWl=1.000000 uaWlH=0.258300 aWlH=0.000000 lMod=0 pMax=0.847800 pMod=81 pModAss=50 wcR=0.500000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.250000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[04/21 19:53:15     92s] eee: NetCapCache creation started. (Current Mem: 3329.859M) 
[04/21 19:53:15     92s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3329.859M) 
[04/21 19:53:15     92s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(424.350000, 416.560000)], Layers = [f(7) b(0)], Grid size = 32.800000 um, Grid Dim = (13 X 13)
[04/21 19:53:15     92s] eee: Metal Layers Info:
[04/21 19:53:15     92s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:53:15     92s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[04/21 19:53:15     92s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:53:15     92s] eee: |   METAL1 |   1 |   0.160 |   0.170 |   0.410 |  0.000 |   0.83 | H | 0 |  1 |
[04/21 19:53:15     92s] eee: |   METAL2 |   2 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:53:15     92s] eee: |   METAL3 |   3 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:53:15     92s] eee: |   METAL4 |   4 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:53:15     92s] eee: |   METAL5 |   5 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:53:15     92s] eee: |   METAL6 |   6 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:53:15     92s] eee: |   METAL7 |   7 |   0.420 |   0.420 |   1.025 |  0.000 |   0.06 | H | 0 |  1 |
[04/21 19:53:15     92s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:53:15     92s] eee: uC/uR for corner rc_worst, min-width/min-spacing, 30 perc over/under densities.
[04/21 19:53:15     92s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3329.859M)
[04/21 19:53:15     92s] Calculate early delays in OCV mode...
[04/21 19:53:15     92s] Calculate late delays in OCV mode...
[04/21 19:53:15     92s] Topological Sorting (REAL = 0:00:00.0, MEM = 3346.7M, InitMEM = 3346.7M)
[04/21 19:53:15     92s] Start delay calculation (fullDC) (1 T). (MEM=2938.16)
[04/21 19:53:15     92s] End AAE Lib Interpolated Model. (MEM=3354.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:53:16     93s] Total number of fetched objects 9796
[04/21 19:53:16     93s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:53:16     93s] End delay calculation. (MEM=2961.73 CPU=0:00:00.8 REAL=0:00:01.0)
[04/21 19:53:16     93s] End delay calculation (fullDC). (MEM=2961.73 CPU=0:00:00.9 REAL=0:00:01.0)
[04/21 19:53:16     93s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 3388.6M) ***
[04/21 19:53:16     93s] no activity file in design. spp won't run.
[04/21 19:53:16     94s] *** Finished SKP initialization (cpu=0:00:01.8, real=0:00:02.0)***
[04/21 19:53:16     94s] OPERPROF: Finished InitSKP at level 1, CPU:1.802, REAL:1.808, MEM:3412.6M, EPOCH TIME: 1745239996.752967
[04/21 19:53:16     94s] NP #FI/FS/SF FL/PI: 4/0/0 9647/1806
[04/21 19:53:16     94s] no activity file in design. spp won't run.
[04/21 19:53:16     94s] 
[04/21 19:53:16     94s] AB Est...
[04/21 19:53:16     94s] OPERPROF: Starting NP-Place at level 1, MEM:3412.6M, EPOCH TIME: 1745239996.766158
[04/21 19:53:16     94s] OPERPROF: Finished NP-Place at level 1, CPU:0.012, REAL:0.012, MEM:3412.6M, EPOCH TIME: 1745239996.778365
[04/21 19:53:16     94s] Iteration  4: Skipped, with CDP Off
[04/21 19:53:16     94s] 
[04/21 19:53:16     94s] AB Est...
[04/21 19:53:16     94s] OPERPROF: Starting NP-Place at level 1, MEM:3412.6M, EPOCH TIME: 1745239996.791849
[04/21 19:53:16     94s] OPERPROF: Finished NP-Place at level 1, CPU:0.008, REAL:0.008, MEM:3412.6M, EPOCH TIME: 1745239996.799546
[04/21 19:53:16     94s] Iteration  5: Skipped, with CDP Off
[04/21 19:53:16     94s] 
[04/21 19:53:16     94s] AB Est...
[04/21 19:53:16     94s] OPERPROF: Starting NP-Place at level 1, MEM:3412.6M, EPOCH TIME: 1745239996.809929
[04/21 19:53:16     94s] OPERPROF: Finished NP-Place at level 1, CPU:0.009, REAL:0.009, MEM:3412.6M, EPOCH TIME: 1745239996.818596
[04/21 19:53:16     94s] Iteration  6: Skipped, with CDP Off
[04/21 19:53:16     94s] 
[04/21 19:53:16     94s] AB Est...
[04/21 19:53:16     94s] OPERPROF: Starting NP-Place at level 1, MEM:3412.6M, EPOCH TIME: 1745239996.829328
[04/21 19:53:16     94s] AB param 100.0% (9647/9647).
[04/21 19:53:16     94s] OPERPROF: Finished NP-Place at level 1, CPU:0.009, REAL:0.009, MEM:3412.6M, EPOCH TIME: 1745239996.838347
[04/21 19:53:16     94s] AB WA 1.00. HSB #SP 0
[04/21 19:53:16     94s] AB Full.
[04/21 19:53:16     94s] OPERPROF: Starting NP-Place at level 1, MEM:3412.6M, EPOCH TIME: 1745239996.875404
[04/21 19:53:16     94s] SKP will use view:
[04/21 19:53:16     94s]   view_ss_v1p08_125c
[04/21 19:53:17     95s] Iteration  7: Total net bbox = 2.420e+05 (1.25e+05 1.18e+05)
[04/21 19:53:17     95s]               Est.  stn bbox = 3.028e+05 (1.56e+05 1.47e+05)
[04/21 19:53:17     95s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 3403.2M
[04/21 19:53:17     95s] OPERPROF: Finished NP-Place at level 1, CPU:1.023, REAL:1.037, MEM:3403.2M, EPOCH TIME: 1745239997.912441
[04/21 19:53:17     95s] Legalizing MH Cells... 0 / 0 (level 5) on ATmega328pb
[04/21 19:53:17     95s] MH packer: No MH instances from GP
[04/21 19:53:17     95s] 0 (out of 0) MH cells were successfully legalized.
[04/21 19:53:17     95s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3387.2M, DRC: 0)
[04/21 19:53:17     95s] no activity file in design. spp won't run.
[04/21 19:53:17     95s] NP #FI/FS/SF FL/PI: 4/0/0 9647/1806
[04/21 19:53:17     95s] no activity file in design. spp won't run.
[04/21 19:53:17     95s] OPERPROF: Starting NP-Place at level 1, MEM:3387.2M, EPOCH TIME: 1745239997.971390
[04/21 19:53:20     97s] Iteration  8: Total net bbox = 2.453e+05 (1.26e+05 1.19e+05)
[04/21 19:53:20     97s]               Est.  stn bbox = 3.066e+05 (1.57e+05 1.49e+05)
[04/21 19:53:20     97s]               cpu = 0:00:02.1 real = 0:00:03.0 mem = 3377.2M
[04/21 19:53:20     97s] OPERPROF: Finished NP-Place at level 1, CPU:2.103, REAL:2.130, MEM:3377.2M, EPOCH TIME: 1745240000.101015
[04/21 19:53:20     97s] Legalizing MH Cells... 0 / 0 (level 6) on ATmega328pb
[04/21 19:53:20     97s] MH packer: No MH instances from GP
[04/21 19:53:20     97s] 0 (out of 0) MH cells were successfully legalized.
[04/21 19:53:20     97s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3377.2M, DRC: 0)
[04/21 19:53:20     97s] no activity file in design. spp won't run.
[04/21 19:53:20     97s] NP #FI/FS/SF FL/PI: 4/0/0 9647/1806
[04/21 19:53:20     97s] no activity file in design. spp won't run.
[04/21 19:53:20     97s] OPERPROF: Starting NP-Place at level 1, MEM:3377.2M, EPOCH TIME: 1745240000.159026
[04/21 19:53:24    101s] Iteration  9: Total net bbox = 2.578e+05 (1.32e+05 1.26e+05)
[04/21 19:53:24    101s]               Est.  stn bbox = 3.191e+05 (1.64e+05 1.55e+05)
[04/21 19:53:24    101s]               cpu = 0:00:04.0 real = 0:00:04.0 mem = 3377.2M
[04/21 19:53:24    101s] OPERPROF: Finished NP-Place at level 1, CPU:4.042, REAL:4.083, MEM:3377.2M, EPOCH TIME: 1745240004.241545
[04/21 19:53:24    101s] Legalizing MH Cells... 0 / 0 (level 7) on ATmega328pb
[04/21 19:53:24    101s] MH packer: No MH instances from GP
[04/21 19:53:24    101s] 0 (out of 0) MH cells were successfully legalized.
[04/21 19:53:24    101s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3377.2M, DRC: 0)
[04/21 19:53:24    101s] no activity file in design. spp won't run.
[04/21 19:53:24    101s] NP #FI/FS/SF FL/PI: 4/0/0 9647/1806
[04/21 19:53:24    101s] no activity file in design. spp won't run.
[04/21 19:53:24    101s] OPERPROF: Starting NP-Place at level 1, MEM:3377.2M, EPOCH TIME: 1745240004.302432
[04/21 19:53:24    101s] GP RA stats: MHOnly 0 nrInst 9647 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[04/21 19:53:25    103s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:3393.2M, EPOCH TIME: 1745240005.642315
[04/21 19:53:25    103s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:3393.2M, EPOCH TIME: 1745240005.642639
[04/21 19:53:25    103s] Iteration 10: Total net bbox = 2.466e+05 (1.22e+05 1.24e+05)
[04/21 19:53:25    103s]               Est.  stn bbox = 3.050e+05 (1.51e+05 1.54e+05)
[04/21 19:53:25    103s]               cpu = 0:00:01.3 real = 0:00:01.0 mem = 3393.2M
[04/21 19:53:25    103s] OPERPROF: Finished NP-Place at level 1, CPU:1.320, REAL:1.342, MEM:3393.2M, EPOCH TIME: 1745240005.643937
[04/21 19:53:25    103s] Legalizing MH Cells... 0 / 0 (level 8) on ATmega328pb
[04/21 19:53:25    103s] MH packer: No MH instances from GP
[04/21 19:53:25    103s] 0 (out of 0) MH cells were successfully legalized.
[04/21 19:53:25    103s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3377.2M, DRC: 0)
[04/21 19:53:25    103s] Move report: Timing Driven Placement moves 9647 insts, mean move: 6.18 um, max move: 96.89 um 
[04/21 19:53:25    103s] 	Max move on inst (FE_OFC144_sram_re): (237.39, 267.32) --> (298.20, 303.41)
[04/21 19:53:25    103s] no activity file in design. spp won't run.
[04/21 19:53:25    103s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:3377.2M, EPOCH TIME: 1745240005.659571
[04/21 19:53:25    103s] Saved padding area to DB
[04/21 19:53:25    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:53:25    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:25    103s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.002, REAL:0.002, MEM:3377.2M, EPOCH TIME: 1745240005.661578
[04/21 19:53:25    103s] 
[04/21 19:53:25    103s] Finished Incremental Placement (cpu=0:00:10.8, real=0:00:11.0, mem=3377.2M)
[04/21 19:53:25    103s] CongRepair sets shifter mode to gplace
[04/21 19:53:25    103s] TDRefine: refinePlace mode is spiral
[04/21 19:53:25    103s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3377.2M, EPOCH TIME: 1745240005.661642
[04/21 19:53:25    103s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3377.2M, EPOCH TIME: 1745240005.661658
[04/21 19:53:25    103s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3377.2M, EPOCH TIME: 1745240005.661686
[04/21 19:53:25    103s] Processing tracks to init pin-track alignment.
[04/21 19:53:25    103s] z: 2, totalTracks: 1
[04/21 19:53:25    103s] z: 4, totalTracks: 1
[04/21 19:53:25    103s] z: 6, totalTracks: 1
[04/21 19:53:25    103s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:53:25    103s] Cell ATmega328pb LLGs are deleted
[04/21 19:53:25    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:25    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:25    103s] # Building ATmega328pb llgBox search-tree.
[04/21 19:53:25    103s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3377.2M, EPOCH TIME: 1745240005.665713
[04/21 19:53:25    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:25    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:25    103s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:3377.2M, EPOCH TIME: 1745240005.666073
[04/21 19:53:25    103s] Max number of tech site patterns supported in site array is 256.
[04/21 19:53:25    103s] Core basic site is HD_CoreSite
[04/21 19:53:25    103s] After signature check, allow fast init is true, keep pre-filter is true.
[04/21 19:53:25    103s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/21 19:53:25    103s] Fast DP-INIT is on for default
[04/21 19:53:25    103s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/21 19:53:25    103s] Atter site array init, number of instance map data is 0.
[04/21 19:53:25    103s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.008, REAL:0.008, MEM:3377.2M, EPOCH TIME: 1745240005.674088
[04/21 19:53:25    103s] 
[04/21 19:53:25    103s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:53:25    103s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:53:25    103s] 
[04/21 19:53:25    103s]  Skipping Bad Lib Cell Checking (CMU) !
[04/21 19:53:25    103s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.009, REAL:0.009, MEM:3377.2M, EPOCH TIME: 1745240005.675100
[04/21 19:53:25    103s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3377.2M, EPOCH TIME: 1745240005.675133
[04/21 19:53:25    103s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3377.2M, EPOCH TIME: 1745240005.675168
[04/21 19:53:25    103s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3377.2MB).
[04/21 19:53:25    103s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.014, REAL:0.014, MEM:3377.2M, EPOCH TIME: 1745240005.675765
[04/21 19:53:25    103s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.014, REAL:0.014, MEM:3377.2M, EPOCH TIME: 1745240005.675781
[04/21 19:53:25    103s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2911417.5
[04/21 19:53:25    103s] OPERPROF:   Starting Refine-Place at level 2, MEM:3377.2M, EPOCH TIME: 1745240005.675823
[04/21 19:53:25    103s] *** Starting refinePlace (0:01:43 mem=3377.2M) ***
[04/21 19:53:25    103s] Total net bbox length = 2.548e+05 (1.279e+05 1.269e+05) (ext = 1.190e+04)
[04/21 19:53:25    103s] 
[04/21 19:53:25    103s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:53:25    103s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:53:25    103s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/21 19:53:25    103s] Set min layer with design mode ( 1 )
[04/21 19:53:25    103s] Set max layer with design mode ( 5 )
[04/21 19:53:25    103s] Set min layer with design mode ( 1 )
[04/21 19:53:25    103s] Set max layer with design mode ( 5 )
[04/21 19:53:25    103s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3377.2M, EPOCH TIME: 1745240005.685061
[04/21 19:53:25    103s] Starting refinePlace ...
[04/21 19:53:25    103s] Set min layer with design mode ( 1 )
[04/21 19:53:25    103s] Set max layer with design mode ( 5 )
[04/21 19:53:25    103s] Set min layer with design mode ( 1 )
[04/21 19:53:25    103s] Set max layer with design mode ( 5 )
[04/21 19:53:25    103s] DDP initSite1 nrRow 122 nrJob 122
[04/21 19:53:25    103s] DDP markSite nrRow 122 nrJob 122
[04/21 19:53:25    103s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[04/21 19:53:25    103s] ** Cut row section cpu time 0:00:00.0.
[04/21 19:53:25    103s]  ** Cut row section real time 0:00:00.0.
[04/21 19:53:25    103s]    Spread Effort: high, pre-route mode, useDDP on.
[04/21 19:53:25    103s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=3377.2MB) @(0:01:43 - 0:01:43).
[04/21 19:53:25    103s] Move report: preRPlace moves 9647 insts, mean move: 0.29 um, max move: 7.49 um 
[04/21 19:53:25    103s] 	Max move on inst (g252430): (380.33, 54.16) --> (384.58, 57.40)
[04/21 19:53:25    103s] 	Length: 11 sites, height: 1 rows, site name: HD_CoreSite, cell type: AO222HDV1
[04/21 19:53:25    103s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3377.2M, EPOCH TIME: 1745240005.760513
[04/21 19:53:25    103s] Tweakage: fix icg 1, fix clk 0.
[04/21 19:53:25    103s] Tweakage: density cost 0, scale 0.4.
[04/21 19:53:25    103s] Tweakage: activity cost 0, scale 1.0.
[04/21 19:53:25    103s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:3377.2M, EPOCH TIME: 1745240005.767872
[04/21 19:53:25    103s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:3377.2M, EPOCH TIME: 1745240005.770659
[04/21 19:53:25    103s] Tweakage perm 511 insts, flip 3263 insts.
[04/21 19:53:25    103s] Tweakage perm 161 insts, flip 172 insts.
[04/21 19:53:25    103s] Tweakage perm 55 insts, flip 28 insts.
[04/21 19:53:25    103s] Tweakage perm 8 insts, flip 1 insts.
[04/21 19:53:25    103s] Tweakage perm 193 insts, flip 654 insts.
[04/21 19:53:25    103s] Tweakage perm 23 insts, flip 29 insts.
[04/21 19:53:25    103s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.164, REAL:0.165, MEM:3377.2M, EPOCH TIME: 1745240005.935236
[04/21 19:53:25    103s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.167, REAL:0.168, MEM:3377.2M, EPOCH TIME: 1745240005.936038
[04/21 19:53:25    103s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.176, REAL:0.177, MEM:3377.2M, EPOCH TIME: 1745240005.937817
[04/21 19:53:25    103s] Move report: Congestion aware Tweak moves 1248 insts, mean move: 2.80 um, max move: 10.25 um 
[04/21 19:53:25    103s] 	Max move on inst (g257579): (209.51, 264.04) --> (219.76, 264.04)
[04/21 19:53:25    103s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.2, real=0:00:00.0, mem=3377.2mb) @(0:01:43 - 0:01:43).
[04/21 19:53:25    103s] 
[04/21 19:53:25    103s]  === Spiral for Logical I: (movable: 9647) ===
[04/21 19:53:25    103s] 
[04/21 19:53:25    103s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[04/21 19:53:26    103s] 
[04/21 19:53:26    103s]  Info: 0 filler has been deleted!
[04/21 19:53:26    103s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/21 19:53:26    103s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/21 19:53:26    103s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/21 19:53:26    103s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=3345.2MB) @(0:01:43 - 0:01:44).
[04/21 19:53:26    103s] Move report: Detail placement moves 9647 insts, mean move: 0.60 um, max move: 10.57 um 
[04/21 19:53:26    103s] 	Max move on inst (csa_tree_TWIn_0_inst_eq_1053_43_groupi_g1167): (61.60, 27.87) --> (72.16, 27.88)
[04/21 19:53:26    103s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 3345.2MB
[04/21 19:53:26    103s] Statistics of distance of Instance movement in refine placement:
[04/21 19:53:26    103s]   maximum (X+Y) =        10.57 um
[04/21 19:53:26    103s]   inst (csa_tree_TWIn_0_inst_eq_1053_43_groupi_g1167) with max move: (61.6, 27.868) -> (72.16, 27.88)
[04/21 19:53:26    103s]   mean    (X+Y) =         0.60 um
[04/21 19:53:26    103s] Summary Report:
[04/21 19:53:26    103s] Instances move: 9647 (out of 9647 movable)
[04/21 19:53:26    103s] Instances flipped: 0
[04/21 19:53:26    103s] Mean displacement: 0.60 um
[04/21 19:53:26    103s] Max displacement: 10.57 um (Instance: csa_tree_TWIn_0_inst_eq_1053_43_groupi_g1167) (61.6, 27.868) -> (72.16, 27.88)
[04/21 19:53:26    103s] 	Length: 8 sites, height: 1 rows, site name: HD_CoreSite, cell type: XNOR2CHDV2
[04/21 19:53:26    103s] 	Violation at original loc: Overlapping with other instance
[04/21 19:53:26    103s] Physical-only instances move: 0 (out of 0 movable physical-only)
[04/21 19:53:26    103s] Total instances moved : 9647
[04/21 19:53:26    103s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.344, REAL:0.345, MEM:3345.2M, EPOCH TIME: 1745240006.030452
[04/21 19:53:26    103s] Total net bbox length = 2.488e+05 (1.217e+05 1.271e+05) (ext = 1.185e+04)
[04/21 19:53:26    103s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 3345.2MB
[04/21 19:53:26    103s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=3345.2MB) @(0:01:43 - 0:01:44).
[04/21 19:53:26    103s] *** Finished refinePlace (0:01:44 mem=3345.2M) ***
[04/21 19:53:26    103s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2911417.5
[04/21 19:53:26    103s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.356, REAL:0.358, MEM:3345.2M, EPOCH TIME: 1745240006.033724
[04/21 19:53:26    103s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3345.2M, EPOCH TIME: 1745240006.033762
[04/21 19:53:26    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9651).
[04/21 19:53:26    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:26    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:26    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:26    103s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.015, REAL:0.015, MEM:3331.2M, EPOCH TIME: 1745240006.049051
[04/21 19:53:26    103s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.386, REAL:0.387, MEM:3331.2M, EPOCH TIME: 1745240006.049090
[04/21 19:53:26    103s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3331.2M, EPOCH TIME: 1745240006.049155
[04/21 19:53:26    103s] Starting Early Global Route congestion estimation: mem = 3331.2M
[04/21 19:53:26    103s] (I)      Initializing eGR engine (regular)
[04/21 19:53:26    103s] Set min layer with design mode ( 1 )
[04/21 19:53:26    103s] Set max layer with design mode ( 5 )
[04/21 19:53:26    103s] (I)      clean place blk overflow:
[04/21 19:53:26    103s] (I)      H : enabled 1.00 0
[04/21 19:53:26    103s] (I)      V : enabled 1.00 0
[04/21 19:53:26    103s] (I)      Initializing eGR engine (regular)
[04/21 19:53:26    103s] Set min layer with design mode ( 1 )
[04/21 19:53:26    103s] Set max layer with design mode ( 5 )
[04/21 19:53:26    103s] (I)      clean place blk overflow:
[04/21 19:53:26    103s] (I)      H : enabled 1.00 0
[04/21 19:53:26    103s] (I)      V : enabled 1.00 0
[04/21 19:53:26    103s] (I)      Started Early Global Route kernel ( Curr Mem: 3.20 MB )
[04/21 19:53:26    103s] (I)      Running eGR Regular flow
[04/21 19:53:26    103s] (I)      # wire layers (front) : 8
[04/21 19:53:26    103s] (I)      # wire layers (back)  : 0
[04/21 19:53:26    103s] (I)      min wire layer : 1
[04/21 19:53:26    103s] (I)      max wire layer : 7
[04/21 19:53:26    103s] (I)      # cut layers (front) : 7
[04/21 19:53:26    103s] (I)      # cut layers (back)  : 0
[04/21 19:53:26    103s] (I)      min cut layer : 1
[04/21 19:53:26    103s] (I)      max cut layer : 6
[04/21 19:53:26    103s] (I)      ================================ Layers ================================
[04/21 19:53:26    103s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:53:26    103s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[04/21 19:53:26    103s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:53:26    103s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[04/21 19:53:26    103s] (I)      | 33 |  0 |    CONT |     cut |      1 |       |       |       |       |
[04/21 19:53:26    103s] (I)      |  1 |  1 |  METAL1 |    wire |      1 |       |   160 |   170 |   410 |
[04/21 19:53:26    103s] (I)      | 34 |  1 |   VIA12 |     cut |      1 |       |       |       |       |
[04/21 19:53:26    103s] (I)      |  2 |  2 |  METAL2 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:53:26    103s] (I)      | 35 |  2 |   VIA23 |     cut |      1 |       |       |       |       |
[04/21 19:53:26    103s] (I)      |  3 |  3 |  METAL3 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:53:26    103s] (I)      | 36 |  3 |   VIA34 |     cut |      1 |       |       |       |       |
[04/21 19:53:26    103s] (I)      |  4 |  4 |  METAL4 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:53:26    103s] (I)      | 37 |  4 |   VIA45 |     cut |      1 |       |       |       |       |
[04/21 19:53:26    103s] (I)      |  5 |  5 |  METAL5 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:53:26    103s] (I)      | 38 |  5 |   VIA56 |     cut |      1 |       |       |       |       |
[04/21 19:53:26    103s] (I)      |  6 |  6 |  METAL6 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:53:26    103s] (I)      | 39 |  6 |   VIA67 |     cut |      1 |       |       |       |       |
[04/21 19:53:26    103s] (I)      |  7 |  7 |  METAL7 |    wire |      1 |       |   420 |   420 |   840 |
[04/21 19:53:26    103s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:53:26    103s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[04/21 19:53:26    103s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:53:26    103s] (I)      Started Import and model ( Curr Mem: 3.20 MB )
[04/21 19:53:26    103s] (I)      == Non-default Options ==
[04/21 19:53:26    103s] (I)      Maximum routing layer                              : 5
[04/21 19:53:26    103s] (I)      Minimum routing layer                              : 1
[04/21 19:53:26    103s] (I)      Top routing layer                                  : 5
[04/21 19:53:26    103s] (I)      Bottom routing layer                               : 1
[04/21 19:53:26    103s] (I)      Number of threads                                  : 1
[04/21 19:53:26    103s] (I)      Route tie net to shape                             : auto
[04/21 19:53:26    103s] (I)      Use non-blocking free Dbs wires                    : false
[04/21 19:53:26    103s] (I)      Method to set GCell size                           : row
[04/21 19:53:26    103s] (I)      Tie hi/lo max distance                             : 32.800000
[04/21 19:53:26    103s] (I)      Counted 133 PG shapes. eGR will not process PG shapes layer by layer.
[04/21 19:53:26    103s] (I)      ============== Pin Summary ==============
[04/21 19:53:26    103s] (I)      +-------+--------+---------+------------+
[04/21 19:53:26    103s] (I)      | Layer | # pins | % total |      Group |
[04/21 19:53:26    103s] (I)      +-------+--------+---------+------------+
[04/21 19:53:26    103s] (I)      |     1 |  39383 |  100.00 |        Pin |
[04/21 19:53:26    103s] (I)      |     2 |      0 |    0.00 | Pin access |
[04/21 19:53:26    103s] (I)      |     3 |      0 |    0.00 | Pin access |
[04/21 19:53:26    103s] (I)      |     4 |      0 |    0.00 |      Other |
[04/21 19:53:26    103s] (I)      |     5 |      0 |    0.00 |      Other |
[04/21 19:53:26    103s] (I)      |     6 |      0 |    0.00 |      Other |
[04/21 19:53:26    103s] (I)      |     7 |      0 |    0.00 |      Other |
[04/21 19:53:26    103s] (I)      +-------+--------+---------+------------+
[04/21 19:53:26    103s] (I)      Use row-based GCell size
[04/21 19:53:26    103s] (I)      Use row-based GCell align
[04/21 19:53:26    103s] (I)      layer 0 area = 80000
[04/21 19:53:26    103s] (I)      layer 1 area = 120000
[04/21 19:53:26    103s] (I)      layer 2 area = 120000
[04/21 19:53:26    103s] (I)      layer 3 area = 120000
[04/21 19:53:26    103s] (I)      layer 4 area = 120000
[04/21 19:53:26    103s] (I)      GCell unit size   : 3280
[04/21 19:53:26    103s] (I)      GCell multiplier  : 1
[04/21 19:53:26    103s] (I)      GCell row height  : 3280
[04/21 19:53:26    103s] (I)      Actual row height : 3280
[04/21 19:53:26    103s] (I)      GCell align ref   : 8200 8200
[04/21 19:53:26    103s] [NR-eGR] Track table information for default rule: 
[04/21 19:53:26    103s] [NR-eGR] METAL1 has single uniform track structure
[04/21 19:53:26    103s] [NR-eGR] METAL2 has single uniform track structure
[04/21 19:53:26    103s] [NR-eGR] METAL3 has single uniform track structure
[04/21 19:53:26    103s] [NR-eGR] METAL4 has single uniform track structure
[04/21 19:53:26    103s] [NR-eGR] METAL5 has single uniform track structure
[04/21 19:53:26    103s] [NR-eGR] METAL6 has single uniform track structure
[04/21 19:53:26    103s] [NR-eGR] METAL7 has single uniform track structure
[04/21 19:53:26    103s] (I)      ================ Default via =================
[04/21 19:53:26    103s] (I)      +---+--------------------+-------------------+
[04/21 19:53:26    103s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut   |
[04/21 19:53:26    103s] (I)      +---+--------------------+-------------------+
[04/21 19:53:26    103s] (I)      | 1 |    4  Via1_alt_r90 |   25  Via1_2cut_E |
[04/21 19:53:26    103s] (I)      | 2 |    5  Via2         |   29  Via2_2cut_E |
[04/21 19:53:26    103s] (I)      | 3 |    9  Via3         |   33  Via3_2cut_E |
[04/21 19:53:26    103s] (I)      | 4 |   13  Via4         |   37  Via4_2cut_E |
[04/21 19:53:26    103s] (I)      | 5 |   17  Via5         |   41  Via5_2cut_E |
[04/21 19:53:26    103s] (I)      | 6 |   23  Via6_r90     |   45  Via6_2cut_E |
[04/21 19:53:26    103s] (I)      +---+--------------------+-------------------+
[04/21 19:53:26    103s] (I)      Design has 0 placement macros with 0 shapes. 
[04/21 19:53:26    103s] [NR-eGR] Read 123 PG shapes
[04/21 19:53:26    103s] [NR-eGR] Read 0 clock shapes
[04/21 19:53:26    103s] [NR-eGR] Read 0 other shapes
[04/21 19:53:26    103s] [NR-eGR] #Routing Blockages  : 0
[04/21 19:53:26    103s] [NR-eGR] #Instance Blockages : 263957
[04/21 19:53:26    103s] [NR-eGR] #PG Blockages       : 123
[04/21 19:53:26    103s] [NR-eGR] #Halo Blockages     : 0
[04/21 19:53:26    103s] [NR-eGR] #Boundary Blockages : 0
[04/21 19:53:26    103s] [NR-eGR] #Clock Blockages    : 0
[04/21 19:53:26    103s] [NR-eGR] #Other Blockages    : 0
[04/21 19:53:26    103s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/21 19:53:26    103s] (I)      Custom ignore net properties:
[04/21 19:53:26    103s] (I)      1 : NotLegal
[04/21 19:53:26    103s] (I)      Default ignore net properties:
[04/21 19:53:26    103s] (I)      1 : Special
[04/21 19:53:26    103s] (I)      2 : Analog
[04/21 19:53:26    103s] (I)      3 : Fixed
[04/21 19:53:26    103s] (I)      4 : Skipped
[04/21 19:53:26    103s] (I)      5 : MixedSignal
[04/21 19:53:26    103s] (I)      Prerouted net properties:
[04/21 19:53:26    103s] (I)      1 : NotLegal
[04/21 19:53:26    103s] (I)      2 : Special
[04/21 19:53:26    103s] (I)      3 : Analog
[04/21 19:53:26    103s] (I)      4 : Fixed
[04/21 19:53:26    103s] (I)      5 : Skipped
[04/21 19:53:26    103s] (I)      6 : MixedSignal
[04/21 19:53:26    103s] [NR-eGR] Early global route reroute all routable nets
[04/21 19:53:26    103s] [NR-eGR] #prerouted nets         : 5
[04/21 19:53:26    103s] [NR-eGR] #prerouted special nets : 0
[04/21 19:53:26    103s] [NR-eGR] #prerouted wires        : 5166
[04/21 19:53:26    103s] [NR-eGR] Read 9753 nets ( ignored 5 )
[04/21 19:53:26    103s] (I)        Front-side 9753 ( ignored 5 )
[04/21 19:53:26    103s] (I)        Back-side  0 ( ignored 0 )
[04/21 19:53:26    103s] (I)        Both-side  0 ( ignored 0 )
[04/21 19:53:26    103s] (I)      Reading macro buffers
[04/21 19:53:26    103s] (I)      Number of macros with buffers: 0
[04/21 19:53:26    103s] (I)      early_global_route_priority property id does not exist.
[04/21 19:53:26    103s] (I)      Read Num Blocks=264080  Num Prerouted Wires=5166  Num CS=0
[04/21 19:53:26    103s] (I)      Layer 0 (H) : #blockages 264080 : #preroutes 2198
[04/21 19:53:26    103s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 1861
[04/21 19:53:26    103s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 983
[04/21 19:53:26    103s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 119
[04/21 19:53:26    103s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 5
[04/21 19:53:26    103s] (I)      Number of ignored nets                =      5
[04/21 19:53:26    103s] (I)      Number of connected nets              =      0
[04/21 19:53:26    103s] (I)      Number of fixed nets                  =      5.  Ignored: Yes
[04/21 19:53:26    103s] (I)      Number of clock nets                  =      5.  Ignored: No
[04/21 19:53:26    103s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/21 19:53:26    103s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/21 19:53:26    103s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/21 19:53:26    103s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/21 19:53:26    103s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/21 19:53:26    103s] (I)      Ndr track 0 does not exist
[04/21 19:53:26    103s] (I)      ---------------------Grid Graph Info--------------------
[04/21 19:53:26    103s] (I)      Routing area        : (0, 0) - (424350, 416560)
[04/21 19:53:26    103s] (I)      Core area           : (8200, 8200) - (416150, 408360)
[04/21 19:53:26    103s] (I)      Site width          :   410  (dbu)
[04/21 19:53:26    103s] (I)      Row height          :  3280  (dbu)
[04/21 19:53:26    103s] (I)      GCell row height    :  3280  (dbu)
[04/21 19:53:26    103s] (I)      GCell width         :  3280  (dbu)
[04/21 19:53:26    103s] (I)      GCell height        :  3280  (dbu)
[04/21 19:53:26    103s] (I)      Grid                :   129   127     5
[04/21 19:53:26    103s] (I)      Layer numbers       :     1     2     3     4     5
[04/21 19:53:26    103s] (I)      Vertical capacity   :     0  3280     0  3280     0
[04/21 19:53:26    103s] (I)      Horizontal capacity :  3280     0  3280     0  3280
[04/21 19:53:26    103s] (I)      Default wire width  :   160   200   200   200   200
[04/21 19:53:26    103s] (I)      Default wire space  :   170   200   200   200   200
[04/21 19:53:26    103s] (I)      Default wire pitch  :   330   400   400   400   400
[04/21 19:53:26    103s] (I)      Default pitch size  :   410   410   410   410   410
[04/21 19:53:26    103s] (I)      First track coord   :   410   205   410   205   410
[04/21 19:53:26    103s] (I)      Num tracks per GCell:  8.00  8.00  8.00  8.00  8.00
[04/21 19:53:26    103s] (I)      Total num of tracks :  1015  1035  1015  1035  1015
[04/21 19:53:26    103s] (I)      Num of masks        :     1     1     1     1     1
[04/21 19:53:26    103s] (I)      Num of trim masks   :     0     0     0     0     0
[04/21 19:53:26    103s] (I)      --------------------------------------------------------
[04/21 19:53:26    103s] 
[04/21 19:53:26    103s] [NR-eGR] ============ Routing rule table ============
[04/21 19:53:26    103s] [NR-eGR] Rule id: 0  Nets: 9748
[04/21 19:53:26    103s] [NR-eGR] ========================================
[04/21 19:53:26    103s] [NR-eGR] 
[04/21 19:53:26    103s] (I)      ======== NDR :  =========
[04/21 19:53:26    103s] (I)      +--------------+--------+
[04/21 19:53:26    103s] (I)      |           ID |      0 |
[04/21 19:53:26    103s] (I)      |         Name |        |
[04/21 19:53:26    103s] (I)      |      Default |    yes |
[04/21 19:53:26    103s] (I)      |  Clk Special |     no |
[04/21 19:53:26    103s] (I)      | Hard spacing |     no |
[04/21 19:53:26    103s] (I)      |    NDR track | (none) |
[04/21 19:53:26    103s] (I)      |      NDR via | (none) |
[04/21 19:53:26    103s] (I)      |  Extra space |      0 |
[04/21 19:53:26    103s] (I)      |      Shields |      0 |
[04/21 19:53:26    103s] (I)      |   Demand (H) |      1 |
[04/21 19:53:26    103s] (I)      |   Demand (V) |      1 |
[04/21 19:53:26    103s] (I)      |        #Nets |   9748 |
[04/21 19:53:26    103s] (I)      +--------------+--------+
[04/21 19:53:26    103s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:53:26    103s] (I)      |  Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[04/21 19:53:26    103s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:53:26    103s] (I)      | METAL1    160      170    410      410      1      1      1    100    100        yes |
[04/21 19:53:26    103s] (I)      | METAL2    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:53:26    103s] (I)      | METAL3    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:53:26    103s] (I)      | METAL4    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:53:26    103s] (I)      | METAL5    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:53:26    103s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:53:26    103s] (I)      =============== Blocked Tracks ===============
[04/21 19:53:26    103s] (I)      +-------+---------+----------+---------------+
[04/21 19:53:26    103s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/21 19:53:26    103s] (I)      +-------+---------+----------+---------------+
[04/21 19:53:26    103s] (I)      |     1 |  130935 |   112600 |        86.00% |
[04/21 19:53:26    103s] (I)      |     2 |  131445 |        0 |         0.00% |
[04/21 19:53:26    103s] (I)      |     3 |  130935 |        0 |         0.00% |
[04/21 19:53:26    103s] (I)      |     4 |  131445 |        0 |         0.00% |
[04/21 19:53:26    103s] (I)      |     5 |  130935 |        0 |         0.00% |
[04/21 19:53:26    103s] (I)      +-------+---------+----------+---------------+
[04/21 19:53:26    103s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3.21 MB )
[04/21 19:53:26    103s] (I)      Reset routing kernel
[04/21 19:53:26    103s] (I)      Started Global Routing ( Curr Mem: 3.21 MB )
[04/21 19:53:26    103s] (I)      totalPins=37699  totalGlobalPin=35464 (94.07%)
[04/21 19:53:26    103s] (I)      ================= Net Group Info =================
[04/21 19:53:26    103s] (I)      +----+----------------+--------------+-----------+
[04/21 19:53:26    103s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[04/21 19:53:26    103s] (I)      +----+----------------+--------------+-----------+
[04/21 19:53:26    103s] (I)      |  1 |           9748 |    METAL1(1) | METAL5(5) |
[04/21 19:53:26    103s] (I)      +----+----------------+--------------+-----------+
[04/21 19:53:26    103s] (I)      total 2D Cap : 544450 = (281560 H, 262890 V)
[04/21 19:53:26    103s] (I)      total 2D Demand : 8976 = (5779 H, 3197 V)
[04/21 19:53:26    103s] (I)      #blocked GCells = 0
[04/21 19:53:26    103s] (I)      #regions = 1
[04/21 19:53:26    103s] [NR-eGR] Layer group 1: route 9748 net(s) in layer range [1, 5]
[04/21 19:53:26    103s] (I)      
[04/21 19:53:26    103s] (I)      ============  Phase 1a Route ============
[04/21 19:53:26    103s] (I)      Usage: 88935 = (43649 H, 45286 V) = (15.50% H, 17.23% V) = (1.432e+05um H, 1.485e+05um V)
[04/21 19:53:26    103s] (I)      
[04/21 19:53:26    103s] (I)      ============  Phase 1b Route ============
[04/21 19:53:26    103s] (I)      Usage: 88935 = (43649 H, 45286 V) = (15.50% H, 17.23% V) = (1.432e+05um H, 1.485e+05um V)
[04/21 19:53:26    103s] (I)      Overflow of layer group 1: 0.01% H + 0.03% V. EstWL: 2.917068e+05um
[04/21 19:53:26    103s] (I)      Congestion metric : 0.01%H 0.03%V, 0.04%HV
[04/21 19:53:26    103s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/21 19:53:26    103s] (I)      
[04/21 19:53:26    103s] (I)      ============  Phase 1c Route ============
[04/21 19:53:26    103s] (I)      Usage: 88935 = (43649 H, 45286 V) = (15.50% H, 17.23% V) = (1.432e+05um H, 1.485e+05um V)
[04/21 19:53:26    103s] (I)      
[04/21 19:53:26    103s] (I)      ============  Phase 1d Route ============
[04/21 19:53:26    103s] (I)      Usage: 88935 = (43649 H, 45286 V) = (15.50% H, 17.23% V) = (1.432e+05um H, 1.485e+05um V)
[04/21 19:53:26    103s] (I)      
[04/21 19:53:26    103s] (I)      ============  Phase 1e Route ============
[04/21 19:53:26    103s] (I)      Usage: 88935 = (43649 H, 45286 V) = (15.50% H, 17.23% V) = (1.432e+05um H, 1.485e+05um V)
[04/21 19:53:26    103s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.03% V. EstWL: 2.917068e+05um
[04/21 19:53:26    103s] (I)      
[04/21 19:53:26    103s] (I)      ============  Phase 1l Route ============
[04/21 19:53:26    103s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/21 19:53:26    103s] (I)      Layer  1:      19234        36         8      102864       27184    (79.10%) 
[04/21 19:53:26    103s] (I)      Layer  2:     130410     41885        23           0      130032    ( 0.00%) 
[04/21 19:53:26    103s] (I)      Layer  3:     129920     35588         1           0      130048    ( 0.00%) 
[04/21 19:53:26    103s] (I)      Layer  4:     130410     17745        12           0      130032    ( 0.00%) 
[04/21 19:53:26    103s] (I)      Layer  5:     129920      7458         0           0      130048    ( 0.00%) 
[04/21 19:53:26    103s] (I)      Total:        539894    102712        44      102864      547344    (15.82%) 
[04/21 19:53:26    103s] (I)      
[04/21 19:53:26    103s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/21 19:53:26    103s] [NR-eGR]                        OverCon            
[04/21 19:53:26    103s] [NR-eGR]                         #Gcell     %Gcell
[04/21 19:53:26    103s] [NR-eGR]        Layer             (1-2)    OverCon
[04/21 19:53:26    103s] [NR-eGR] ----------------------------------------------
[04/21 19:53:26    103s] [NR-eGR]  METAL1 ( 1)         8( 0.24%)   ( 0.24%) 
[04/21 19:53:26    103s] [NR-eGR]  METAL2 ( 2)        21( 0.13%)   ( 0.13%) 
[04/21 19:53:26    103s] [NR-eGR]  METAL3 ( 3)         1( 0.01%)   ( 0.01%) 
[04/21 19:53:26    103s] [NR-eGR]  METAL4 ( 4)         9( 0.06%)   ( 0.06%) 
[04/21 19:53:26    103s] [NR-eGR]  METAL5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/21 19:53:26    103s] [NR-eGR] ----------------------------------------------
[04/21 19:53:26    103s] [NR-eGR]        Total        39( 0.06%)   ( 0.06%) 
[04/21 19:53:26    103s] [NR-eGR] 
[04/21 19:53:26    103s] (I)      Finished Global Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3.21 MB )
[04/21 19:53:26    103s] (I)      Updating congestion map
[04/21 19:53:26    103s] (I)      total 2D Cap : 545081 = (282191 H, 262890 V)
[04/21 19:53:26    103s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.04% V
[04/21 19:53:26    103s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 3.21 MB )
[04/21 19:53:26    103s] Early Global Route congestion estimation runtime: 0.12 seconds, mem = 3341.2M
[04/21 19:53:26    103s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.119, REAL:0.119, MEM:3341.2M, EPOCH TIME: 1745240006.168599
[04/21 19:53:26    103s] OPERPROF: Starting HotSpotCal at level 1, MEM:3341.2M, EPOCH TIME: 1745240006.168618
[04/21 19:53:26    103s] [hotspot] +------------+---------------+---------------+
[04/21 19:53:26    103s] [hotspot] |            |   max hotspot | total hotspot |
[04/21 19:53:26    103s] [hotspot] +------------+---------------+---------------+
[04/21 19:53:26    103s] [hotspot] | normalized |          0.00 |          0.00 |
[04/21 19:53:26    103s] [hotspot] +------------+---------------+---------------+
[04/21 19:53:26    103s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/21 19:53:26    103s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/21 19:53:26    103s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:3357.2M, EPOCH TIME: 1745240006.169774
[04/21 19:53:26    103s] Original Views Restored.
[04/21 19:53:26    103s] Active Views:
[04/21 19:53:26    103s]   view_ss_v1p08_125c
[04/21 19:53:26    103s]   view_ff_v1p32
[04/21 19:53:26    103s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3357.2M, EPOCH TIME: 1745240006.169846
[04/21 19:53:26    103s] Starting Early Global Route wiring: mem = 3357.2M
[04/21 19:53:26    103s] (I)      Running track assignment and export wires
[04/21 19:53:26    103s] (I)      Delete wires for 9748 nets 
[04/21 19:53:26    103s] (I)      ============= Track Assignment ============
[04/21 19:53:26    103s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.23 MB )
[04/21 19:53:26    103s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[04/21 19:53:26    103s] (I)      Run Multi-thread track assignment
[04/21 19:53:26    103s] (I)      Finished Track Assignment (1T) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3.23 MB )
[04/21 19:53:26    103s] (I)      Started Export ( Curr Mem: 3.23 MB )
[04/21 19:53:26    103s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[04/21 19:53:26    103s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[04/21 19:53:26    103s] [NR-eGR] --------------------------------------------------------------------------
[04/21 19:53:26    103s] [NR-eGR]                 Length (um)   Vias 
[04/21 19:53:26    103s] [NR-eGR] -----------------------------------
[04/21 19:53:26    103s] [NR-eGR]  METAL1  (1H)         22263  39990 
[04/21 19:53:26    103s] [NR-eGR]  METAL2  (2V)        104830  27249 
[04/21 19:53:26    103s] [NR-eGR]  METAL3  (3H)        108123   5199 
[04/21 19:53:26    103s] [NR-eGR]  METAL4  (4V)         56595   1651 
[04/21 19:53:26    103s] [NR-eGR]  METAL5  (5H)         24660      0 
[04/21 19:53:26    103s] [NR-eGR]  METAL6  (6V)             0      0 
[04/21 19:53:26    103s] [NR-eGR]  METAL7  (7H)             0      0 
[04/21 19:53:26    103s] [NR-eGR] -----------------------------------
[04/21 19:53:26    103s] [NR-eGR]          Total       316472  74089 
[04/21 19:53:26    103s] [NR-eGR] --------------------------------------------------------------------------
[04/21 19:53:26    103s] [NR-eGR] Total half perimeter of net bounding box: 248785um
[04/21 19:53:26    103s] [NR-eGR] Total length: 316472um, number of vias: 74089
[04/21 19:53:26    103s] [NR-eGR] --------------------------------------------------------------------------
[04/21 19:53:26    103s] (I)      == Layer wire length by net rule ==
[04/21 19:53:26    103s] (I)                       Default 
[04/21 19:53:26    103s] (I)      -------------------------
[04/21 19:53:26    103s] (I)       METAL1  (1H)    22263um 
[04/21 19:53:26    103s] (I)       METAL2  (2V)   104830um 
[04/21 19:53:26    103s] (I)       METAL3  (3H)   108123um 
[04/21 19:53:26    103s] (I)       METAL4  (4V)    56595um 
[04/21 19:53:26    103s] (I)       METAL5  (5H)    24660um 
[04/21 19:53:26    103s] (I)       METAL6  (6V)        0um 
[04/21 19:53:26    103s] (I)       METAL7  (7H)        0um 
[04/21 19:53:26    103s] (I)      -------------------------
[04/21 19:53:26    103s] (I)               Total  316472um 
[04/21 19:53:26    103s] (I)      == Layer via count by net rule ==
[04/21 19:53:26    103s] (I)                      Default 
[04/21 19:53:26    103s] (I)      ------------------------
[04/21 19:53:26    103s] (I)       METAL1  (1H)     39990 
[04/21 19:53:26    103s] (I)       METAL2  (2V)     27249 
[04/21 19:53:26    103s] (I)       METAL3  (3H)      5199 
[04/21 19:53:26    103s] (I)       METAL4  (4V)      1651 
[04/21 19:53:26    103s] (I)       METAL5  (5H)         0 
[04/21 19:53:26    103s] (I)       METAL6  (6V)         0 
[04/21 19:53:26    103s] (I)       METAL7  (7H)         0 
[04/21 19:53:26    103s] (I)      ------------------------
[04/21 19:53:26    103s] (I)               Total    74089 
[04/21 19:53:26    103s] (I)      Finished Export ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3.23 MB )
[04/21 19:53:26    103s] eee: RC Grid memory freed = 16464 (14 X 14 X 7 X 12b)
[04/21 19:53:26    103s] (I)      Global routing data unavailable, rerun eGR
[04/21 19:53:26    103s] (I)      Initializing eGR engine (regular)
[04/21 19:53:26    103s] Set min layer with design mode ( 1 )
[04/21 19:53:26    103s] Set max layer with design mode ( 5 )
[04/21 19:53:26    103s] (I)      clean place blk overflow:
[04/21 19:53:26    103s] (I)      H : enabled 1.00 0
[04/21 19:53:26    103s] (I)      V : enabled 1.00 0
[04/21 19:53:26    103s] Early Global Route wiring runtime: 0.10 seconds, mem = 3357.2M
[04/21 19:53:26    103s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.098, REAL:0.098, MEM:3357.2M, EPOCH TIME: 1745240006.268224
[04/21 19:53:26    103s] SKP cleared!
[04/21 19:53:26    103s] 
[04/21 19:53:26    103s] *** Finished incrementalPlace (cpu=0:00:11.7, real=0:00:12.0)***
[04/21 19:53:26    103s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3357.2M, EPOCH TIME: 1745240006.280130
[04/21 19:53:26    103s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3357.2M, EPOCH TIME: 1745240006.280240
[04/21 19:53:26    103s] *** IncrReplace #1 [finish] (CTS #1 / clock_opt_design #1) : cpu/real = 0:00:11.7/0:00:11.8 (1.0), totSession cpu/real = 0:01:43.8/0:03:49.9 (0.5), mem = 3357.2M
[04/21 19:53:26    103s] 
[04/21 19:53:26    103s] =============================================================================================
[04/21 19:53:26    103s]  Step TAT Report : IncrReplace #1 / CTS #1 / clock_opt_design #1                23.30-p003_1
[04/21 19:53:26    103s] =============================================================================================
[04/21 19:53:26    103s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:53:26    103s] ---------------------------------------------------------------------------------------------
[04/21 19:53:26    103s] [ RefinePlace            ]      1   0:00:00.4  (   3.0 % )     0:00:00.4 /  0:00:00.4    1.0
[04/21 19:53:26    103s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[04/21 19:53:26    103s] [ ExtractRC              ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.2
[04/21 19:53:26    103s] [ FullDelayCalc          ]      1   0:00:01.0  (   8.8 % )     0:00:01.1 /  0:00:01.1    1.0
[04/21 19:53:26    103s] [ TimingUpdate           ]      3   0:00:00.3  (   2.4 % )     0:00:00.3 /  0:00:00.3    1.0
[04/21 19:53:26    103s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:53:26    103s] [ MISC                   ]          0:00:10.1  (  85.2 % )     0:00:10.1 /  0:00:10.0    1.0
[04/21 19:53:26    103s] ---------------------------------------------------------------------------------------------
[04/21 19:53:26    103s]  IncrReplace #1 TOTAL               0:00:11.8  ( 100.0 % )     0:00:11.8 /  0:00:11.7    1.0
[04/21 19:53:26    103s] ---------------------------------------------------------------------------------------------
[04/21 19:53:26    103s] 
[04/21 19:53:26    103s] Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
[04/21 19:53:26    103s]     Congestion Repair done. (took cpu=0:00:11.7 real=0:00:11.8)
[04/21 19:53:26    103s]   CCOpt: Starting congestion repair using flow wrapper done.
[04/21 19:53:26    103s] OPERPROF: Starting DPlace-Init at level 1, MEM:3357.2M, EPOCH TIME: 1745240006.296729
[04/21 19:53:26    103s] Processing tracks to init pin-track alignment.
[04/21 19:53:26    103s] z: 2, totalTracks: 1
[04/21 19:53:26    103s] z: 4, totalTracks: 1
[04/21 19:53:26    103s] z: 6, totalTracks: 1
[04/21 19:53:26    103s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:53:26    103s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3357.2M, EPOCH TIME: 1745240006.300884
[04/21 19:53:26    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:26    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:26    103s] 
[04/21 19:53:26    103s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:53:26    103s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:53:26    103s] OPERPROF:     Starting CMU at level 3, MEM:3357.2M, EPOCH TIME: 1745240006.310428
[04/21 19:53:26    103s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3357.2M, EPOCH TIME: 1745240006.311050
[04/21 19:53:26    103s] 
[04/21 19:53:26    103s] Bad Lib Cell Checking (CMU) is done! (0)
[04/21 19:53:26    103s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.011, MEM:3357.2M, EPOCH TIME: 1745240006.311517
[04/21 19:53:26    103s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3357.2M, EPOCH TIME: 1745240006.311539
[04/21 19:53:26    103s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3357.2M, EPOCH TIME: 1745240006.311594
[04/21 19:53:26    103s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3357.2MB).
[04/21 19:53:26    103s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:3357.2M, EPOCH TIME: 1745240006.312187
[04/21 19:53:26    103s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:12.0 real=0:00:12.1)
[04/21 19:53:26    103s]   Leaving CCOpt scope - extractRC...
[04/21 19:53:26    103s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[04/21 19:53:26    103s] Extraction called for design 'ATmega328pb' of instances=9651 and nets=10303 using extraction engine 'preRoute' .
[04/21 19:53:26    103s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/21 19:53:26    103s] Type 'man IMPEXT-3530' for more detail.
[04/21 19:53:26    103s] PreRoute RC Extraction called for design ATmega328pb.
[04/21 19:53:26    103s] RC Extraction called in multi-corner(2) mode.
[04/21 19:53:26    103s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/21 19:53:26    103s] Type 'man IMPEXT-6197' for more detail.
[04/21 19:53:26    103s] RCMode: PreRoute
[04/21 19:53:26    103s]       RC Corner Indexes            0       1   
[04/21 19:53:26    103s] Capacitance Scaling Factor   : 1.10066 1.10066 
[04/21 19:53:26    103s] Resistance Scaling Factor    : 1.34236 1.34236 
[04/21 19:53:26    103s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[04/21 19:53:26    103s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[04/21 19:53:26    103s] Shrink Factor                : 1.00000
[04/21 19:53:26    103s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/21 19:53:26    103s] eee: RC Grid memory allocated = 16464 (14 X 14 X 7 X 12b)
[04/21 19:53:26    103s] Updating RC Grid density data for preRoute extraction ...
[04/21 19:53:26    103s] eee: pegSigSF=1.070000
[04/21 19:53:26    103s] Initializing multi-corner resistance tables ...
[04/21 19:53:26    103s] eee: Grid unit RC data computation started
[04/21 19:53:26    103s] eee: Grid unit RC data computation completed
[04/21 19:53:26    103s] eee: l=1 avDens=0.166007 usedTrk=2244.416582 availTrk=13520.000000 sigTrk=2244.416582
[04/21 19:53:26    103s] eee: l=2 avDens=0.238985 usedTrk=3231.079174 availTrk=13520.000000 sigTrk=3231.079174
[04/21 19:53:26    103s] eee: l=3 avDens=0.246692 usedTrk=3335.270587 availTrk=13520.000000 sigTrk=3335.270587
[04/21 19:53:26    103s] eee: l=4 avDens=0.138518 usedTrk=1739.789057 availTrk=12560.000000 sigTrk=1739.789057
[04/21 19:53:26    103s] eee: l=5 avDens=0.068967 usedTrk=755.874328 availTrk=10960.000000 sigTrk=755.874328
[04/21 19:53:26    103s] eee: l=6 avDens=0.023966 usedTrk=124.623659 availTrk=5200.000000 sigTrk=124.623659
[04/21 19:53:26    103s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/21 19:53:26    103s] {RT rc_worst 0 2 5  0}
[04/21 19:53:26    103s] eee: LAM-FP: thresh=1 ; dimX=1035.000000 ; dimY=1016.000000 ; multX=1.000000 ; multY=1.000000 ; minP=410 ; fpMult=1.000000 ;
[04/21 19:53:26    103s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.336877 uaWl=1.000000 uaWlH=0.261000 aWlH=0.000000 lMod=0 pMax=0.848400 pMod=81 pModAss=50 wcR=0.500000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.250000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[04/21 19:53:26    103s] eee: NetCapCache creation started. (Current Mem: 3357.172M) 
[04/21 19:53:26    103s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3357.172M) 
[04/21 19:53:26    103s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(424.350000, 416.560000)], Layers = [f(7) b(0)], Grid size = 32.800000 um, Grid Dim = (13 X 13)
[04/21 19:53:26    103s] eee: Metal Layers Info:
[04/21 19:53:26    103s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:53:26    103s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[04/21 19:53:26    103s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:53:26    103s] eee: |   METAL1 |   1 |   0.160 |   0.170 |   0.410 |  0.000 |   0.83 | H | 0 |  1 |
[04/21 19:53:26    103s] eee: |   METAL2 |   2 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:53:26    103s] eee: |   METAL3 |   3 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:53:26    103s] eee: |   METAL4 |   4 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:53:26    103s] eee: |   METAL5 |   5 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:53:26    103s] eee: |   METAL6 |   6 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:53:26    103s] eee: |   METAL7 |   7 |   0.420 |   0.420 |   1.025 |  0.000 |   0.06 | H | 0 |  1 |
[04/21 19:53:26    103s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:53:26    103s] eee: uC/uR for corner rc_worst, min-width/min-spacing, 30 perc over/under densities.
[04/21 19:53:26    103s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3357.172M)
[04/21 19:53:26    103s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[04/21 19:53:26    103s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/21 19:53:26    103s]   Clock tree timing engine global stage delay update for delay_corner_ss_v1p08_125c:both.late...
[04/21 19:53:26    103s] End AAE Lib Interpolated Model. (MEM=3357.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:53:26    103s]   Clock tree timing engine global stage delay update for delay_corner_ss_v1p08_125c:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:26    103s]   Clock DAG hash after clustering cong repair call: 11776355857341435880 1013791699718812980
[04/21 19:53:26    103s]   CTS services accumulated run-time stats after clustering cong repair call:
[04/21 19:53:26    103s]     delay calculator: calls=5386, total_wall_time=0.086s, mean_wall_time=0.016ms
[04/21 19:53:26    103s]     legalizer: calls=65, total_wall_time=0.000s, mean_wall_time=0.008ms
[04/21 19:53:26    103s]     steiner router: calls=5381, total_wall_time=0.026s, mean_wall_time=0.005ms
[04/21 19:53:26    103s]   Clock DAG stats after clustering cong repair call:
[04/21 19:53:26    103s]     cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:53:26    103s]     sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:26    103s]     misc counts      : r=1, pp=0, mci=0
[04/21 19:53:26    103s]     cell areas       : b=56.482um^2, i=21.517um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=107.584um^2
[04/21 19:53:26    103s]     cell capacitance : b=0.013pF, i=0.029pF, icg=0.000pF, dcg=0.000pF, l=0.023pF, total=0.065pF
[04/21 19:53:26    103s]     sink capacitance : total=0.091pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.002pF
[04/21 19:53:26    103s]     wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.049pF, total=0.082pF
[04/21 19:53:26    103s]     wire lengths     : top=0.000um, trunk=251.760um, leaf=395.240um, total=647.000um
[04/21 19:53:26    103s]     hp wire lengths  : top=0.000um, trunk=248.050um, leaf=147.600um, total=395.650um
[04/21 19:53:26    103s]   Clock DAG net violations after clustering cong repair call:
[04/21 19:53:26    103s]     Fanout : {count=1, worst=[1652]} avg=1652 sd=0 sum=1652
[04/21 19:53:26    103s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[04/21 19:53:26    103s]     Trunk : target=0.500ns count=3 avg=0.138ns sd=0.106ns min=0.062ns max=0.260ns {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    103s]     Leaf  : target=0.500ns count=2 avg=0.108ns sd=0.153ns min=0.000ns max=0.216ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    103s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[04/21 19:53:26    103s]      Bufs: CLKBUFHDV24: 2 
[04/21 19:53:26    103s]      Invs: CLKINHDV24: 1 
[04/21 19:53:26    103s]    Logics: NOR2HDV16: 1 
[04/21 19:53:26    103s]   Primary reporting skew groups after clustering cong repair call:
[04/21 19:53:26    103s]     skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.091, avg=1.276, sd=0.144, skn=5.470, kur=27.948], skew [0.841 vs 0.358*], 97% {1.250, 1.608} (wid=1.256 ws=0.006) (gid=0.835 gs=0.835)
[04/21 19:53:26    103s]         min path sink: Timer_Counter_16_bit_1_inst_TCNTn_reg[15]/CK
[04/21 19:53:26    103s]         max path sink: Timer_Counter2_8_bit_inst_OCRnA_reg[4]/CK
[04/21 19:53:26    103s]   Skew group summary after clustering cong repair call:
[04/21 19:53:26    103s]     skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.091, avg=1.276, sd=0.144, skn=5.470, kur=27.948], skew [0.841 vs 0.358*], 97% {1.250, 1.608} (wid=1.256 ws=0.006) (gid=0.835 gs=0.835)
[04/21 19:53:26    103s]     skew_group CLK/functional_ss_v1p08_125c: insertion delay [min=1.250, max=2.091, avg=1.276, sd=0.144, skn=5.470, kur=27.948], skew [0.841 vs 0.358*], 97% {1.250, 1.608} (wid=1.256 ws=0.006) (gid=0.835 gs=0.835)
[04/21 19:53:26    103s]   CongRepair After Initial Clustering done. (took cpu=0:00:12.1 real=0:00:12.2)
[04/21 19:53:26    103s]   Stage::Clustering done. (took cpu=0:00:12.6 real=0:00:12.7)
[04/21 19:53:26    103s]   Stage::DRV Fixing...
[04/21 19:53:26    103s]   Fixing clock tree slew time and max cap violations...
[04/21 19:53:26    103s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 11776355857341435880 1013791699718812980
[04/21 19:53:26    103s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[04/21 19:53:26    103s]       delay calculator: calls=5386, total_wall_time=0.086s, mean_wall_time=0.016ms
[04/21 19:53:26    103s]       legalizer: calls=65, total_wall_time=0.000s, mean_wall_time=0.008ms
[04/21 19:53:26    103s]       steiner router: calls=5381, total_wall_time=0.026s, mean_wall_time=0.005ms
[04/21 19:53:26    103s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[04/21 19:53:26    103s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 11776355857341435880 1013791699718812980
[04/21 19:53:26    103s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[04/21 19:53:26    103s]       delay calculator: calls=5386, total_wall_time=0.086s, mean_wall_time=0.016ms
[04/21 19:53:26    103s]       legalizer: calls=65, total_wall_time=0.000s, mean_wall_time=0.008ms
[04/21 19:53:26    103s]       steiner router: calls=5381, total_wall_time=0.026s, mean_wall_time=0.005ms
[04/21 19:53:26    103s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[04/21 19:53:26    103s]       cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:53:26    103s]       sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:26    103s]       misc counts      : r=1, pp=0, mci=0
[04/21 19:53:26    103s]       cell areas       : b=56.482um^2, i=21.517um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=107.584um^2
[04/21 19:53:26    103s]       cell capacitance : b=0.013pF, i=0.029pF, icg=0.000pF, dcg=0.000pF, l=0.023pF, total=0.065pF
[04/21 19:53:26    103s]       sink capacitance : total=0.091pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.002pF
[04/21 19:53:26    103s]       wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.049pF, total=0.082pF
[04/21 19:53:26    103s]       wire lengths     : top=0.000um, trunk=251.760um, leaf=395.240um, total=647.000um
[04/21 19:53:26    103s]       hp wire lengths  : top=0.000um, trunk=248.050um, leaf=147.600um, total=395.650um
[04/21 19:53:26    103s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
[04/21 19:53:26    103s]       Fanout : {count=1, worst=[1652]} avg=1652 sd=0 sum=1652
[04/21 19:53:26    103s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[04/21 19:53:26    103s]       Trunk : target=0.500ns count=3 avg=0.138ns sd=0.106ns min=0.062ns max=0.260ns {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    103s]       Leaf  : target=0.500ns count=2 avg=0.108ns sd=0.153ns min=0.000ns max=0.216ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    103s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[04/21 19:53:26    103s]        Bufs: CLKBUFHDV24: 2 
[04/21 19:53:26    103s]        Invs: CLKINHDV24: 1 
[04/21 19:53:26    103s]      Logics: NOR2HDV16: 1 
[04/21 19:53:26    103s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[04/21 19:53:26    103s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.091], skew [0.841 vs 0.358*]
[04/21 19:53:26    103s]           min path sink: Timer_Counter_16_bit_1_inst_TCNTn_reg[15]/CK
[04/21 19:53:26    103s]           max path sink: Timer_Counter2_8_bit_inst_OCRnA_reg[4]/CK
[04/21 19:53:26    103s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[04/21 19:53:26    103s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.091], skew [0.841 vs 0.358*]
[04/21 19:53:26    103s]       skew_group CLK/functional_ss_v1p08_125c: insertion delay [min=1.250, max=2.091], skew [0.841 vs 0.358*]
[04/21 19:53:26    103s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:26    103s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:26    103s]   Fixing clock tree slew time and max cap violations - detailed pass...
[04/21 19:53:26    103s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 11776355857341435880 1013791699718812980
[04/21 19:53:26    103s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/21 19:53:26    103s]       delay calculator: calls=5386, total_wall_time=0.086s, mean_wall_time=0.016ms
[04/21 19:53:26    103s]       legalizer: calls=65, total_wall_time=0.000s, mean_wall_time=0.008ms
[04/21 19:53:26    103s]       steiner router: calls=5381, total_wall_time=0.026s, mean_wall_time=0.005ms
[04/21 19:53:26    103s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[04/21 19:53:26    103s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 11776355857341435880 1013791699718812980
[04/21 19:53:26    103s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/21 19:53:26    103s]       delay calculator: calls=5386, total_wall_time=0.086s, mean_wall_time=0.016ms
[04/21 19:53:26    103s]       legalizer: calls=65, total_wall_time=0.000s, mean_wall_time=0.008ms
[04/21 19:53:26    103s]       steiner router: calls=5381, total_wall_time=0.026s, mean_wall_time=0.005ms
[04/21 19:53:26    103s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/21 19:53:26    103s]       cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:53:26    103s]       sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:26    103s]       misc counts      : r=1, pp=0, mci=0
[04/21 19:53:26    103s]       cell areas       : b=56.482um^2, i=21.517um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=107.584um^2
[04/21 19:53:26    103s]       cell capacitance : b=0.013pF, i=0.029pF, icg=0.000pF, dcg=0.000pF, l=0.023pF, total=0.065pF
[04/21 19:53:26    103s]       sink capacitance : total=0.091pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.002pF
[04/21 19:53:26    103s]       wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.049pF, total=0.082pF
[04/21 19:53:26    103s]       wire lengths     : top=0.000um, trunk=251.760um, leaf=395.240um, total=647.000um
[04/21 19:53:26    103s]       hp wire lengths  : top=0.000um, trunk=248.050um, leaf=147.600um, total=395.650um
[04/21 19:53:26    103s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/21 19:53:26    103s]       Fanout : {count=1, worst=[1652]} avg=1652 sd=0 sum=1652
[04/21 19:53:26    103s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/21 19:53:26    103s]       Trunk : target=0.500ns count=3 avg=0.138ns sd=0.106ns min=0.062ns max=0.260ns {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    103s]       Leaf  : target=0.500ns count=2 avg=0.108ns sd=0.153ns min=0.000ns max=0.216ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    103s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[04/21 19:53:26    103s]        Bufs: CLKBUFHDV24: 2 
[04/21 19:53:26    103s]        Invs: CLKINHDV24: 1 
[04/21 19:53:26    103s]      Logics: NOR2HDV16: 1 
[04/21 19:53:26    103s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/21 19:53:26    103s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.091, avg=1.276, sd=0.144, skn=5.470, kur=27.948], skew [0.841 vs 0.358*], 97% {1.250, 1.608} (wid=1.256 ws=0.006) (gid=0.835 gs=0.835)
[04/21 19:53:26    103s]           min path sink: Timer_Counter_16_bit_1_inst_TCNTn_reg[15]/CK
[04/21 19:53:26    103s]           max path sink: Timer_Counter2_8_bit_inst_OCRnA_reg[4]/CK
[04/21 19:53:26    103s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/21 19:53:26    103s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.091, avg=1.276, sd=0.144, skn=5.470, kur=27.948], skew [0.841 vs 0.358*], 97% {1.250, 1.608} (wid=1.256 ws=0.006) (gid=0.835 gs=0.835)
[04/21 19:53:26    103s]       skew_group CLK/functional_ss_v1p08_125c: insertion delay [min=1.250, max=2.091, avg=1.276, sd=0.144, skn=5.470, kur=27.948], skew [0.841 vs 0.358*], 97% {1.250, 1.608} (wid=1.256 ws=0.006) (gid=0.835 gs=0.835)
[04/21 19:53:26    103s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:26    103s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:26    103s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:26    103s]   Stage::Insertion Delay Reduction...
[04/21 19:53:26    103s]   Removing unnecessary root buffering...
[04/21 19:53:26    103s]     Clock DAG hash before 'Removing unnecessary root buffering': 11776355857341435880 1013791699718812980
[04/21 19:53:26    103s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[04/21 19:53:26    103s]       delay calculator: calls=5386, total_wall_time=0.086s, mean_wall_time=0.016ms
[04/21 19:53:26    103s]       legalizer: calls=65, total_wall_time=0.000s, mean_wall_time=0.008ms
[04/21 19:53:26    103s]       steiner router: calls=5381, total_wall_time=0.026s, mean_wall_time=0.005ms
[04/21 19:53:26    103s]     Clock DAG hash after 'Removing unnecessary root buffering': 11776355857341435880 1013791699718812980
[04/21 19:53:26    103s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[04/21 19:53:26    103s]       delay calculator: calls=5386, total_wall_time=0.086s, mean_wall_time=0.016ms
[04/21 19:53:26    103s]       legalizer: calls=65, total_wall_time=0.000s, mean_wall_time=0.008ms
[04/21 19:53:26    103s]       steiner router: calls=5381, total_wall_time=0.026s, mean_wall_time=0.005ms
[04/21 19:53:26    103s]     Clock DAG stats after 'Removing unnecessary root buffering':
[04/21 19:53:26    103s]       cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:53:26    103s]       sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:26    103s]       misc counts      : r=1, pp=0, mci=0
[04/21 19:53:26    103s]       cell areas       : b=56.482um^2, i=21.517um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=107.584um^2
[04/21 19:53:26    103s]       cell capacitance : b=0.013pF, i=0.029pF, icg=0.000pF, dcg=0.000pF, l=0.023pF, total=0.065pF
[04/21 19:53:26    103s]       sink capacitance : total=0.091pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.002pF
[04/21 19:53:26    103s]       wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.049pF, total=0.082pF
[04/21 19:53:26    103s]       wire lengths     : top=0.000um, trunk=251.760um, leaf=395.240um, total=647.000um
[04/21 19:53:26    103s]       hp wire lengths  : top=0.000um, trunk=248.050um, leaf=147.600um, total=395.650um
[04/21 19:53:26    103s]     Clock DAG net violations after 'Removing unnecessary root buffering':
[04/21 19:53:26    103s]       Fanout : {count=1, worst=[1652]} avg=1652 sd=0 sum=1652
[04/21 19:53:26    103s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[04/21 19:53:26    103s]       Trunk : target=0.500ns count=3 avg=0.138ns sd=0.106ns min=0.062ns max=0.260ns {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    103s]       Leaf  : target=0.500ns count=2 avg=0.108ns sd=0.153ns min=0.000ns max=0.216ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    103s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[04/21 19:53:26    103s]        Bufs: CLKBUFHDV24: 2 
[04/21 19:53:26    103s]        Invs: CLKINHDV24: 1 
[04/21 19:53:26    103s]      Logics: NOR2HDV16: 1 
[04/21 19:53:26    103s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[04/21 19:53:26    103s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.091], skew [0.841 vs 0.358*]
[04/21 19:53:26    103s]           min path sink: Timer_Counter_16_bit_1_inst_TCNTn_reg[15]/CK
[04/21 19:53:26    103s]           max path sink: Timer_Counter2_8_bit_inst_OCRnA_reg[4]/CK
[04/21 19:53:26    103s]     Skew group summary after 'Removing unnecessary root buffering':
[04/21 19:53:26    103s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.091], skew [0.841 vs 0.358*]
[04/21 19:53:26    103s]       skew_group CLK/functional_ss_v1p08_125c: insertion delay [min=1.250, max=2.091], skew [0.841 vs 0.358*]
[04/21 19:53:26    103s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:26    103s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:26    103s]   Removing unconstrained drivers...
[04/21 19:53:26    103s]     Clock DAG hash before 'Removing unconstrained drivers': 11776355857341435880 1013791699718812980
[04/21 19:53:26    103s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[04/21 19:53:26    103s]       delay calculator: calls=5386, total_wall_time=0.086s, mean_wall_time=0.016ms
[04/21 19:53:26    103s]       legalizer: calls=65, total_wall_time=0.000s, mean_wall_time=0.008ms
[04/21 19:53:26    103s]       steiner router: calls=5381, total_wall_time=0.026s, mean_wall_time=0.005ms
[04/21 19:53:26    103s]     Clock DAG hash after 'Removing unconstrained drivers': 11776355857341435880 1013791699718812980
[04/21 19:53:26    103s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[04/21 19:53:26    103s]       delay calculator: calls=5386, total_wall_time=0.086s, mean_wall_time=0.016ms
[04/21 19:53:26    103s]       legalizer: calls=65, total_wall_time=0.000s, mean_wall_time=0.008ms
[04/21 19:53:26    103s]       steiner router: calls=5381, total_wall_time=0.026s, mean_wall_time=0.005ms
[04/21 19:53:26    103s]     Clock DAG stats after 'Removing unconstrained drivers':
[04/21 19:53:26    103s]       cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:53:26    103s]       sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:26    103s]       misc counts      : r=1, pp=0, mci=0
[04/21 19:53:26    103s]       cell areas       : b=56.482um^2, i=21.517um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=107.584um^2
[04/21 19:53:26    103s]       cell capacitance : b=0.013pF, i=0.029pF, icg=0.000pF, dcg=0.000pF, l=0.023pF, total=0.065pF
[04/21 19:53:26    103s]       sink capacitance : total=0.091pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.002pF
[04/21 19:53:26    103s]       wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.049pF, total=0.082pF
[04/21 19:53:26    103s]       wire lengths     : top=0.000um, trunk=251.760um, leaf=395.240um, total=647.000um
[04/21 19:53:26    103s]       hp wire lengths  : top=0.000um, trunk=248.050um, leaf=147.600um, total=395.650um
[04/21 19:53:26    103s]     Clock DAG net violations after 'Removing unconstrained drivers':
[04/21 19:53:26    103s]       Fanout : {count=1, worst=[1652]} avg=1652 sd=0 sum=1652
[04/21 19:53:26    103s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[04/21 19:53:26    103s]       Trunk : target=0.500ns count=3 avg=0.138ns sd=0.106ns min=0.062ns max=0.260ns {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    103s]       Leaf  : target=0.500ns count=2 avg=0.108ns sd=0.153ns min=0.000ns max=0.216ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    103s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[04/21 19:53:26    103s]        Bufs: CLKBUFHDV24: 2 
[04/21 19:53:26    103s]        Invs: CLKINHDV24: 1 
[04/21 19:53:26    103s]      Logics: NOR2HDV16: 1 
[04/21 19:53:26    103s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[04/21 19:53:26    103s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.091], skew [0.841 vs 0.358*]
[04/21 19:53:26    103s]           min path sink: Timer_Counter_16_bit_1_inst_TCNTn_reg[15]/CK
[04/21 19:53:26    103s]           max path sink: Timer_Counter2_8_bit_inst_OCRnA_reg[4]/CK
[04/21 19:53:26    103s]     Skew group summary after 'Removing unconstrained drivers':
[04/21 19:53:26    103s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.091], skew [0.841 vs 0.358*]
[04/21 19:53:26    103s]       skew_group CLK/functional_ss_v1p08_125c: insertion delay [min=1.250, max=2.091], skew [0.841 vs 0.358*]
[04/21 19:53:26    103s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:26    103s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:26    103s]   Reducing insertion delay 1...
[04/21 19:53:26    103s]     Clock DAG hash before 'Reducing insertion delay 1': 11776355857341435880 1013791699718812980
[04/21 19:53:26    103s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[04/21 19:53:26    103s]       delay calculator: calls=5386, total_wall_time=0.086s, mean_wall_time=0.016ms
[04/21 19:53:26    103s]       legalizer: calls=65, total_wall_time=0.000s, mean_wall_time=0.008ms
[04/21 19:53:26    103s]       steiner router: calls=5381, total_wall_time=0.026s, mean_wall_time=0.005ms
[04/21 19:53:26    103s]     Clock DAG hash after 'Reducing insertion delay 1': 11776355857341435880 1013791699718812980
[04/21 19:53:26    103s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[04/21 19:53:26    103s]       delay calculator: calls=5412, total_wall_time=0.086s, mean_wall_time=0.016ms
[04/21 19:53:26    103s]       legalizer: calls=73, total_wall_time=0.001s, mean_wall_time=0.013ms
[04/21 19:53:26    103s]       steiner router: calls=5398, total_wall_time=0.027s, mean_wall_time=0.005ms
[04/21 19:53:26    103s]     Clock DAG stats after 'Reducing insertion delay 1':
[04/21 19:53:26    103s]       cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:53:26    103s]       sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:26    103s]       misc counts      : r=1, pp=0, mci=0
[04/21 19:53:26    103s]       cell areas       : b=56.482um^2, i=21.517um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=107.584um^2
[04/21 19:53:26    103s]       cell capacitance : b=0.013pF, i=0.029pF, icg=0.000pF, dcg=0.000pF, l=0.023pF, total=0.065pF
[04/21 19:53:26    103s]       sink capacitance : total=0.091pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.002pF
[04/21 19:53:26    103s]       wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.049pF, total=0.082pF
[04/21 19:53:26    103s]       wire lengths     : top=0.000um, trunk=251.760um, leaf=395.240um, total=647.000um
[04/21 19:53:26    103s]       hp wire lengths  : top=0.000um, trunk=248.050um, leaf=147.600um, total=395.650um
[04/21 19:53:26    103s]     Clock DAG net violations after 'Reducing insertion delay 1':
[04/21 19:53:26    103s]       Fanout : {count=1, worst=[1652]} avg=1652 sd=0 sum=1652
[04/21 19:53:26    103s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[04/21 19:53:26    103s]       Trunk : target=0.500ns count=3 avg=0.138ns sd=0.106ns min=0.062ns max=0.260ns {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    103s]       Leaf  : target=0.500ns count=2 avg=0.108ns sd=0.153ns min=0.000ns max=0.216ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    103s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[04/21 19:53:26    103s]        Bufs: CLKBUFHDV24: 2 
[04/21 19:53:26    103s]        Invs: CLKINHDV24: 1 
[04/21 19:53:26    103s]      Logics: NOR2HDV16: 1 
[04/21 19:53:26    103s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[04/21 19:53:26    103s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.091], skew [0.841 vs 0.358*]
[04/21 19:53:26    103s]           min path sink: Timer_Counter_16_bit_1_inst_TCNTn_reg[15]/CK
[04/21 19:53:26    103s]           max path sink: Timer_Counter2_8_bit_inst_OCRnA_reg[4]/CK
[04/21 19:53:26    103s]     Skew group summary after 'Reducing insertion delay 1':
[04/21 19:53:26    103s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.091], skew [0.841 vs 0.358*]
[04/21 19:53:26    103s]       skew_group CLK/functional_ss_v1p08_125c: insertion delay [min=1.250, max=2.091], skew [0.841 vs 0.358*]
[04/21 19:53:26    103s]     Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:26    103s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:26    103s]   Removing longest path buffering...
[04/21 19:53:26    103s]     Clock DAG hash before 'Removing longest path buffering': 11776355857341435880 1013791699718812980
[04/21 19:53:26    103s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[04/21 19:53:26    103s]       delay calculator: calls=5412, total_wall_time=0.086s, mean_wall_time=0.016ms
[04/21 19:53:26    103s]       legalizer: calls=73, total_wall_time=0.001s, mean_wall_time=0.013ms
[04/21 19:53:26    103s]       steiner router: calls=5398, total_wall_time=0.027s, mean_wall_time=0.005ms
[04/21 19:53:26    103s]     Clock DAG hash after 'Removing longest path buffering': 11776355857341435880 1013791699718812980
[04/21 19:53:26    103s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[04/21 19:53:26    103s]       delay calculator: calls=5415, total_wall_time=0.087s, mean_wall_time=0.016ms
[04/21 19:53:26    103s]       legalizer: calls=73, total_wall_time=0.001s, mean_wall_time=0.013ms
[04/21 19:53:26    103s]       steiner router: calls=5401, total_wall_time=0.027s, mean_wall_time=0.005ms
[04/21 19:53:26    103s]     Clock DAG stats after 'Removing longest path buffering':
[04/21 19:53:26    103s]       cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:53:26    103s]       sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:26    103s]       misc counts      : r=1, pp=0, mci=0
[04/21 19:53:26    103s]       cell areas       : b=56.482um^2, i=21.517um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=107.584um^2
[04/21 19:53:26    103s]       cell capacitance : b=0.013pF, i=0.029pF, icg=0.000pF, dcg=0.000pF, l=0.023pF, total=0.065pF
[04/21 19:53:26    103s]       sink capacitance : total=0.091pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.002pF
[04/21 19:53:26    103s]       wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.049pF, total=0.082pF
[04/21 19:53:26    103s]       wire lengths     : top=0.000um, trunk=251.760um, leaf=395.240um, total=647.000um
[04/21 19:53:26    103s]       hp wire lengths  : top=0.000um, trunk=248.050um, leaf=147.600um, total=395.650um
[04/21 19:53:26    103s]     Clock DAG net violations after 'Removing longest path buffering':
[04/21 19:53:26    103s]       Fanout : {count=1, worst=[1652]} avg=1652 sd=0 sum=1652
[04/21 19:53:26    103s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[04/21 19:53:26    103s]       Trunk : target=0.500ns count=3 avg=0.138ns sd=0.106ns min=0.062ns max=0.260ns {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    103s]       Leaf  : target=0.500ns count=2 avg=0.108ns sd=0.153ns min=0.000ns max=0.216ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    103s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[04/21 19:53:26    103s]        Bufs: CLKBUFHDV24: 2 
[04/21 19:53:26    103s]        Invs: CLKINHDV24: 1 
[04/21 19:53:26    103s]      Logics: NOR2HDV16: 1 
[04/21 19:53:26    103s]     Primary reporting skew groups after 'Removing longest path buffering':
[04/21 19:53:26    103s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.091], skew [0.841 vs 0.358*]
[04/21 19:53:26    103s]           min path sink: Timer_Counter_16_bit_1_inst_TCNTn_reg[15]/CK
[04/21 19:53:26    103s]           max path sink: Timer_Counter2_8_bit_inst_OCRnA_reg[4]/CK
[04/21 19:53:26    103s]     Skew group summary after 'Removing longest path buffering':
[04/21 19:53:26    103s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.091], skew [0.841 vs 0.358*]
[04/21 19:53:26    103s]       skew_group CLK/functional_ss_v1p08_125c: insertion delay [min=1.250, max=2.091], skew [0.841 vs 0.358*]
[04/21 19:53:26    103s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:26    103s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:26    103s]   Reducing delay of long paths...
[04/21 19:53:26    103s]     Clock DAG hash before 'Reducing delay of long paths': 11776355857341435880 1013791699718812980
[04/21 19:53:26    103s]     CTS services accumulated run-time stats before 'Reducing delay of long paths':
[04/21 19:53:26    103s]       delay calculator: calls=5415, total_wall_time=0.087s, mean_wall_time=0.016ms
[04/21 19:53:26    103s]       legalizer: calls=73, total_wall_time=0.001s, mean_wall_time=0.013ms
[04/21 19:53:26    103s]       steiner router: calls=5401, total_wall_time=0.027s, mean_wall_time=0.005ms
[04/21 19:53:26    104s]     Clock DAG hash after 'Reducing delay of long paths': 11776355857341435880 1013791699718812980
[04/21 19:53:26    104s]     CTS services accumulated run-time stats after 'Reducing delay of long paths':
[04/21 19:53:26    104s]       delay calculator: calls=5415, total_wall_time=0.087s, mean_wall_time=0.016ms
[04/21 19:53:26    104s]       legalizer: calls=73, total_wall_time=0.001s, mean_wall_time=0.013ms
[04/21 19:53:26    104s]       steiner router: calls=5401, total_wall_time=0.027s, mean_wall_time=0.005ms
[04/21 19:53:26    104s]     Clock DAG stats after 'Reducing delay of long paths':
[04/21 19:53:26    104s]       cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:53:26    104s]       sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:26    104s]       misc counts      : r=1, pp=0, mci=0
[04/21 19:53:26    104s]       cell areas       : b=56.482um^2, i=21.517um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=107.584um^2
[04/21 19:53:26    104s]       cell capacitance : b=0.013pF, i=0.029pF, icg=0.000pF, dcg=0.000pF, l=0.023pF, total=0.065pF
[04/21 19:53:26    104s]       sink capacitance : total=0.091pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.002pF
[04/21 19:53:26    104s]       wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.049pF, total=0.082pF
[04/21 19:53:26    104s]       wire lengths     : top=0.000um, trunk=251.760um, leaf=395.240um, total=647.000um
[04/21 19:53:26    104s]       hp wire lengths  : top=0.000um, trunk=248.050um, leaf=147.600um, total=395.650um
[04/21 19:53:26    104s]     Clock DAG net violations after 'Reducing delay of long paths':
[04/21 19:53:26    104s]       Fanout : {count=1, worst=[1652]} avg=1652 sd=0 sum=1652
[04/21 19:53:26    104s]     Clock DAG primary half-corner transition distribution after 'Reducing delay of long paths':
[04/21 19:53:26    104s]       Trunk : target=0.500ns count=3 avg=0.138ns sd=0.106ns min=0.062ns max=0.260ns {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    104s]       Leaf  : target=0.500ns count=2 avg=0.108ns sd=0.153ns min=0.000ns max=0.216ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    104s]     Clock DAG library cell distribution after 'Reducing delay of long paths' {count}:
[04/21 19:53:26    104s]        Bufs: CLKBUFHDV24: 2 
[04/21 19:53:26    104s]        Invs: CLKINHDV24: 1 
[04/21 19:53:26    104s]      Logics: NOR2HDV16: 1 
[04/21 19:53:26    104s]     Primary reporting skew groups after 'Reducing delay of long paths':
[04/21 19:53:26    104s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.091, avg=1.276, sd=0.144, skn=5.470, kur=27.948], skew [0.841 vs 0.358*], 97% {1.250, 1.608} (wid=1.256 ws=0.006) (gid=0.835 gs=0.835)
[04/21 19:53:26    104s]           min path sink: Timer_Counter_16_bit_1_inst_TCNTn_reg[15]/CK
[04/21 19:53:26    104s]           max path sink: Timer_Counter2_8_bit_inst_OCRnA_reg[4]/CK
[04/21 19:53:26    104s]     Skew group summary after 'Reducing delay of long paths':
[04/21 19:53:26    104s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.091, avg=1.276, sd=0.144, skn=5.470, kur=27.948], skew [0.841 vs 0.358*], 97% {1.250, 1.608} (wid=1.256 ws=0.006) (gid=0.835 gs=0.835)
[04/21 19:53:26    104s]       skew_group CLK/functional_ss_v1p08_125c: insertion delay [min=1.250, max=2.091, avg=1.276, sd=0.144, skn=5.470, kur=27.948], skew [0.841 vs 0.358*], 97% {1.250, 1.608} (wid=1.256 ws=0.006) (gid=0.835 gs=0.835)
[04/21 19:53:26    104s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:26    104s]   Reducing delay of long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:26    104s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/21 19:53:26    104s]   CCOpt::Phase::Construction done. (took cpu=0:00:12.7 real=0:00:12.8)
[04/21 19:53:26    104s]   
[04/21 19:53:26    104s]   
[04/21 19:53:26    104s]   CCOpt::Phase::Implementation...
[04/21 19:53:26    104s]   Stage::Reducing Power...
[04/21 19:53:26    104s]   Improving clock tree routing...
[04/21 19:53:26    104s]     Clock DAG hash before 'Improving clock tree routing': 11776355857341435880 1013791699718812980
[04/21 19:53:26    104s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[04/21 19:53:26    104s]       delay calculator: calls=5415, total_wall_time=0.087s, mean_wall_time=0.016ms
[04/21 19:53:26    104s]       legalizer: calls=73, total_wall_time=0.001s, mean_wall_time=0.013ms
[04/21 19:53:26    104s]       steiner router: calls=5401, total_wall_time=0.027s, mean_wall_time=0.005ms
[04/21 19:53:26    104s]     Iteration 1...
[04/21 19:53:26    104s]     Iteration 1 done.
[04/21 19:53:26    104s]     Clock DAG hash after 'Improving clock tree routing': 11776355857341435880 1013791699718812980
[04/21 19:53:26    104s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[04/21 19:53:26    104s]       delay calculator: calls=5415, total_wall_time=0.087s, mean_wall_time=0.016ms
[04/21 19:53:26    104s]       legalizer: calls=73, total_wall_time=0.001s, mean_wall_time=0.013ms
[04/21 19:53:26    104s]       steiner router: calls=5401, total_wall_time=0.027s, mean_wall_time=0.005ms
[04/21 19:53:26    104s]     Clock DAG stats after 'Improving clock tree routing':
[04/21 19:53:26    104s]       cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:53:26    104s]       sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:26    104s]       misc counts      : r=1, pp=0, mci=0
[04/21 19:53:26    104s]       cell areas       : b=56.482um^2, i=21.517um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=107.584um^2
[04/21 19:53:26    104s]       cell capacitance : b=0.013pF, i=0.029pF, icg=0.000pF, dcg=0.000pF, l=0.023pF, total=0.065pF
[04/21 19:53:26    104s]       sink capacitance : total=0.091pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.002pF
[04/21 19:53:26    104s]       wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.049pF, total=0.082pF
[04/21 19:53:26    104s]       wire lengths     : top=0.000um, trunk=251.760um, leaf=395.240um, total=647.000um
[04/21 19:53:26    104s]       hp wire lengths  : top=0.000um, trunk=248.050um, leaf=147.600um, total=395.650um
[04/21 19:53:26    104s]     Clock DAG net violations after 'Improving clock tree routing':
[04/21 19:53:26    104s]       Fanout : {count=1, worst=[1652]} avg=1652 sd=0 sum=1652
[04/21 19:53:26    104s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[04/21 19:53:26    104s]       Trunk : target=0.500ns count=3 avg=0.138ns sd=0.106ns min=0.062ns max=0.260ns {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    104s]       Leaf  : target=0.500ns count=2 avg=0.108ns sd=0.153ns min=0.000ns max=0.216ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    104s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[04/21 19:53:26    104s]        Bufs: CLKBUFHDV24: 2 
[04/21 19:53:26    104s]        Invs: CLKINHDV24: 1 
[04/21 19:53:26    104s]      Logics: NOR2HDV16: 1 
[04/21 19:53:26    104s]     Primary reporting skew groups after 'Improving clock tree routing':
[04/21 19:53:26    104s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.091], skew [0.841 vs 0.358*]
[04/21 19:53:26    104s]           min path sink: Timer_Counter_16_bit_1_inst_TCNTn_reg[15]/CK
[04/21 19:53:26    104s]           max path sink: Timer_Counter2_8_bit_inst_OCRnA_reg[4]/CK
[04/21 19:53:26    104s]     Skew group summary after 'Improving clock tree routing':
[04/21 19:53:26    104s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.091], skew [0.841 vs 0.358*]
[04/21 19:53:26    104s]       skew_group CLK/functional_ss_v1p08_125c: insertion delay [min=1.250, max=2.091], skew [0.841 vs 0.358*]
[04/21 19:53:26    104s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:26    104s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:26    104s]   Reducing clock tree power 1...
[04/21 19:53:26    104s]     Clock DAG hash before 'Reducing clock tree power 1': 11776355857341435880 1013791699718812980
[04/21 19:53:26    104s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[04/21 19:53:26    104s]       delay calculator: calls=5415, total_wall_time=0.087s, mean_wall_time=0.016ms
[04/21 19:53:26    104s]       legalizer: calls=73, total_wall_time=0.001s, mean_wall_time=0.013ms
[04/21 19:53:26    104s]       steiner router: calls=5401, total_wall_time=0.027s, mean_wall_time=0.005ms
[04/21 19:53:26    104s]     Resizing gates: 
[04/21 19:53:26    104s]     Legalizer releasing space for clock trees
[04/21 19:53:26    104s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[04/21 19:53:26    104s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:26    104s]     100% 
[04/21 19:53:26    104s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 1952720070180115643 7262253185620954703
[04/21 19:53:26    104s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 1:
[04/21 19:53:26    104s]       delay calculator: calls=5461, total_wall_time=0.087s, mean_wall_time=0.016ms
[04/21 19:53:26    104s]       legalizer: calls=86, total_wall_time=0.001s, mean_wall_time=0.013ms
[04/21 19:53:26    104s]       steiner router: calls=5411, total_wall_time=0.028s, mean_wall_time=0.005ms
[04/21 19:53:26    104s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[04/21 19:53:26    104s]       cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:53:26    104s]       sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:26    104s]       misc counts      : r=1, pp=0, mci=0
[04/21 19:53:26    104s]       cell areas       : b=56.482um^2, i=17.482um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=103.550um^2
[04/21 19:53:26    104s]       cell capacitance : b=0.013pF, i=0.024pF, icg=0.000pF, dcg=0.000pF, l=0.023pF, total=0.060pF
[04/21 19:53:26    104s]       sink capacitance : total=0.091pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.002pF
[04/21 19:53:26    104s]       wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.049pF, total=0.082pF
[04/21 19:53:26    104s]       wire lengths     : top=0.000um, trunk=252.990um, leaf=395.240um, total=648.230um
[04/21 19:53:26    104s]       hp wire lengths  : top=0.000um, trunk=248.050um, leaf=147.600um, total=395.650um
[04/21 19:53:26    104s]     Clock DAG net violations after reducing clock tree power 1 iteration 1:
[04/21 19:53:26    104s]       Fanout : {count=1, worst=[1652]} avg=1652 sd=0 sum=1652
[04/21 19:53:26    104s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[04/21 19:53:26    104s]       Trunk : target=0.500ns count=3 avg=0.137ns sd=0.106ns min=0.066ns max=0.259ns {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    104s]       Leaf  : target=0.500ns count=2 avg=0.108ns sd=0.153ns min=0.000ns max=0.216ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    104s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[04/21 19:53:26    104s]        Bufs: CLKBUFHDV24: 2 
[04/21 19:53:26    104s]        Invs: CLKINHDV20: 1 
[04/21 19:53:26    104s]      Logics: NOR2HDV16: 1 
[04/21 19:53:26    104s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[04/21 19:53:26    104s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.089], skew [0.839 vs 0.358*]
[04/21 19:53:26    104s]           min path sink: Timer_Counter_16_bit_1_inst_TCNTn_reg[15]/CK
[04/21 19:53:26    104s]           max path sink: Timer_Counter2_8_bit_inst_OCRnA_reg[4]/CK
[04/21 19:53:26    104s]     Skew group summary after reducing clock tree power 1 iteration 1:
[04/21 19:53:26    104s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.089], skew [0.839 vs 0.358*]
[04/21 19:53:26    104s]       skew_group CLK/functional_ss_v1p08_125c: insertion delay [min=1.250, max=2.089], skew [0.839 vs 0.358*]
[04/21 19:53:26    104s]     Resizing gates: 
[04/21 19:53:26    104s]     Legalizer releasing space for clock trees
[04/21 19:53:26    104s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[04/21 19:53:26    104s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:26    104s]     100% 
[04/21 19:53:26    104s]     Clock DAG hash after 'Reducing clock tree power 1': 1952720070180115643 7262253185620954703
[04/21 19:53:26    104s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[04/21 19:53:26    104s]       delay calculator: calls=5509, total_wall_time=0.088s, mean_wall_time=0.016ms
[04/21 19:53:26    104s]       legalizer: calls=99, total_wall_time=0.001s, mean_wall_time=0.013ms
[04/21 19:53:26    104s]       steiner router: calls=5423, total_wall_time=0.029s, mean_wall_time=0.005ms
[04/21 19:53:26    104s]     Clock DAG stats after 'Reducing clock tree power 1':
[04/21 19:53:26    104s]       cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:53:26    104s]       sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:26    104s]       misc counts      : r=1, pp=0, mci=0
[04/21 19:53:26    104s]       cell areas       : b=56.482um^2, i=17.482um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=103.550um^2
[04/21 19:53:26    104s]       cell capacitance : b=0.013pF, i=0.024pF, icg=0.000pF, dcg=0.000pF, l=0.023pF, total=0.060pF
[04/21 19:53:26    104s]       sink capacitance : total=0.091pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.002pF
[04/21 19:53:26    104s]       wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.049pF, total=0.082pF
[04/21 19:53:26    104s]       wire lengths     : top=0.000um, trunk=252.990um, leaf=395.240um, total=648.230um
[04/21 19:53:26    104s]       hp wire lengths  : top=0.000um, trunk=248.050um, leaf=147.600um, total=395.650um
[04/21 19:53:26    104s]     Clock DAG net violations after 'Reducing clock tree power 1':
[04/21 19:53:26    104s]       Fanout : {count=1, worst=[1652]} avg=1652 sd=0 sum=1652
[04/21 19:53:26    104s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[04/21 19:53:26    104s]       Trunk : target=0.500ns count=3 avg=0.137ns sd=0.106ns min=0.066ns max=0.259ns {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    104s]       Leaf  : target=0.500ns count=2 avg=0.108ns sd=0.153ns min=0.000ns max=0.216ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    104s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[04/21 19:53:26    104s]        Bufs: CLKBUFHDV24: 2 
[04/21 19:53:26    104s]        Invs: CLKINHDV20: 1 
[04/21 19:53:26    104s]      Logics: NOR2HDV16: 1 
[04/21 19:53:26    104s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[04/21 19:53:26    104s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.089], skew [0.839 vs 0.358*]
[04/21 19:53:26    104s]           min path sink: Timer_Counter_16_bit_1_inst_TCNTn_reg[15]/CK
[04/21 19:53:26    104s]           max path sink: Timer_Counter2_8_bit_inst_OCRnA_reg[4]/CK
[04/21 19:53:26    104s]     Skew group summary after 'Reducing clock tree power 1':
[04/21 19:53:26    104s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.089], skew [0.839 vs 0.358*]
[04/21 19:53:26    104s]       skew_group CLK/functional_ss_v1p08_125c: insertion delay [min=1.250, max=2.089], skew [0.839 vs 0.358*]
[04/21 19:53:26    104s]     Legalizer API calls during this step: 26 succeeded with high effort: 26 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:26    104s]   Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/21 19:53:26    104s]   Reducing clock tree power 2...
[04/21 19:53:26    104s]     Clock DAG hash before 'Reducing clock tree power 2': 1952720070180115643 7262253185620954703
[04/21 19:53:26    104s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[04/21 19:53:26    104s]       delay calculator: calls=5509, total_wall_time=0.088s, mean_wall_time=0.016ms
[04/21 19:53:26    104s]       legalizer: calls=99, total_wall_time=0.001s, mean_wall_time=0.013ms
[04/21 19:53:26    104s]       steiner router: calls=5423, total_wall_time=0.029s, mean_wall_time=0.005ms
[04/21 19:53:26    104s]     Path optimization required 0 stage delay updates 
[04/21 19:53:26    104s]     Clock DAG hash after 'Reducing clock tree power 2': 1952720070180115643 7262253185620954703
[04/21 19:53:26    104s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[04/21 19:53:26    104s]       delay calculator: calls=5509, total_wall_time=0.088s, mean_wall_time=0.016ms
[04/21 19:53:26    104s]       legalizer: calls=99, total_wall_time=0.001s, mean_wall_time=0.013ms
[04/21 19:53:26    104s]       steiner router: calls=5423, total_wall_time=0.029s, mean_wall_time=0.005ms
[04/21 19:53:26    104s]     Clock DAG stats after 'Reducing clock tree power 2':
[04/21 19:53:26    104s]       cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:53:26    104s]       sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:26    104s]       misc counts      : r=1, pp=0, mci=0
[04/21 19:53:26    104s]       cell areas       : b=56.482um^2, i=17.482um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=103.550um^2
[04/21 19:53:26    104s]       cell capacitance : b=0.013pF, i=0.024pF, icg=0.000pF, dcg=0.000pF, l=0.023pF, total=0.060pF
[04/21 19:53:26    104s]       sink capacitance : total=0.091pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.002pF
[04/21 19:53:26    104s]       wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.049pF, total=0.082pF
[04/21 19:53:26    104s]       wire lengths     : top=0.000um, trunk=252.990um, leaf=395.240um, total=648.230um
[04/21 19:53:26    104s]       hp wire lengths  : top=0.000um, trunk=248.050um, leaf=147.600um, total=395.650um
[04/21 19:53:26    104s]     Clock DAG net violations after 'Reducing clock tree power 2':
[04/21 19:53:26    104s]       Fanout : {count=1, worst=[1652]} avg=1652 sd=0 sum=1652
[04/21 19:53:26    104s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[04/21 19:53:26    104s]       Trunk : target=0.500ns count=3 avg=0.137ns sd=0.106ns min=0.066ns max=0.259ns {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    104s]       Leaf  : target=0.500ns count=2 avg=0.108ns sd=0.153ns min=0.000ns max=0.216ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    104s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[04/21 19:53:26    104s]        Bufs: CLKBUFHDV24: 2 
[04/21 19:53:26    104s]        Invs: CLKINHDV20: 1 
[04/21 19:53:26    104s]      Logics: NOR2HDV16: 1 
[04/21 19:53:26    104s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[04/21 19:53:26    104s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.089, avg=1.276, sd=0.144, skn=5.470, kur=27.948], skew [0.839 vs 0.358*], 97% {1.250, 1.608} (wid=1.256 ws=0.006) (gid=0.834 gs=0.834)
[04/21 19:53:26    104s]           min path sink: Timer_Counter_16_bit_1_inst_TCNTn_reg[15]/CK
[04/21 19:53:26    104s]           max path sink: Timer_Counter2_8_bit_inst_OCRnA_reg[4]/CK
[04/21 19:53:26    104s]     Skew group summary after 'Reducing clock tree power 2':
[04/21 19:53:26    104s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.089, avg=1.276, sd=0.144, skn=5.470, kur=27.948], skew [0.839 vs 0.358*], 97% {1.250, 1.608} (wid=1.256 ws=0.006) (gid=0.834 gs=0.834)
[04/21 19:53:26    104s]       skew_group CLK/functional_ss_v1p08_125c: insertion delay [min=1.250, max=2.089, avg=1.276, sd=0.144, skn=5.470, kur=27.948], skew [0.839 vs 0.358*], 97% {1.250, 1.608} (wid=1.256 ws=0.006) (gid=0.834 gs=0.834)
[04/21 19:53:26    104s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:26    104s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:26    104s]   Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/21 19:53:26    104s]   Stage::Balancing...
[04/21 19:53:26    104s]   Improving subtree skew...
[04/21 19:53:26    104s]     Clock DAG hash before 'Improving subtree skew': 1952720070180115643 7262253185620954703
[04/21 19:53:26    104s]     CTS services accumulated run-time stats before 'Improving subtree skew':
[04/21 19:53:26    104s]       delay calculator: calls=5509, total_wall_time=0.088s, mean_wall_time=0.016ms
[04/21 19:53:26    104s]       legalizer: calls=99, total_wall_time=0.001s, mean_wall_time=0.013ms
[04/21 19:53:26    104s]       steiner router: calls=5423, total_wall_time=0.029s, mean_wall_time=0.005ms
[04/21 19:53:26    104s]     Clock DAG hash after 'Improving subtree skew': 1952720070180115643 7262253185620954703
[04/21 19:53:26    104s]     CTS services accumulated run-time stats after 'Improving subtree skew':
[04/21 19:53:26    104s]       delay calculator: calls=5520, total_wall_time=0.088s, mean_wall_time=0.016ms
[04/21 19:53:26    104s]       legalizer: calls=100, total_wall_time=0.001s, mean_wall_time=0.013ms
[04/21 19:53:26    104s]       steiner router: calls=5427, total_wall_time=0.029s, mean_wall_time=0.005ms
[04/21 19:53:26    104s]     Clock DAG stats after 'Improving subtree skew':
[04/21 19:53:26    104s]       cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:53:26    104s]       sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:26    104s]       misc counts      : r=1, pp=0, mci=0
[04/21 19:53:26    104s]       cell areas       : b=56.482um^2, i=17.482um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=103.550um^2
[04/21 19:53:26    104s]       cell capacitance : b=0.013pF, i=0.024pF, icg=0.000pF, dcg=0.000pF, l=0.023pF, total=0.060pF
[04/21 19:53:26    104s]       sink capacitance : total=0.091pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.002pF
[04/21 19:53:26    104s]       wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.049pF, total=0.082pF
[04/21 19:53:26    104s]       wire lengths     : top=0.000um, trunk=252.990um, leaf=395.240um, total=648.230um
[04/21 19:53:26    104s]       hp wire lengths  : top=0.000um, trunk=248.050um, leaf=147.600um, total=395.650um
[04/21 19:53:26    104s]     Clock DAG net violations after 'Improving subtree skew':
[04/21 19:53:26    104s]       Fanout : {count=1, worst=[1652]} avg=1652 sd=0 sum=1652
[04/21 19:53:26    104s]     Clock DAG primary half-corner transition distribution after 'Improving subtree skew':
[04/21 19:53:26    104s]       Trunk : target=0.500ns count=3 avg=0.137ns sd=0.106ns min=0.066ns max=0.259ns {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    104s]       Leaf  : target=0.500ns count=2 avg=0.108ns sd=0.153ns min=0.000ns max=0.216ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    104s]     Clock DAG library cell distribution after 'Improving subtree skew' {count}:
[04/21 19:53:26    104s]        Bufs: CLKBUFHDV24: 2 
[04/21 19:53:26    104s]        Invs: CLKINHDV20: 1 
[04/21 19:53:26    104s]      Logics: NOR2HDV16: 1 
[04/21 19:53:26    104s]     Primary reporting skew groups after 'Improving subtree skew':
[04/21 19:53:26    104s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.089, avg=1.276, sd=0.144, skn=5.470, kur=27.948], skew [0.839 vs 0.358*], 97% {1.250, 1.608} (wid=1.256 ws=0.006) (gid=0.834 gs=0.834)
[04/21 19:53:26    104s]           min path sink: Timer_Counter_16_bit_1_inst_TCNTn_reg[15]/CK
[04/21 19:53:26    104s]           max path sink: Timer_Counter2_8_bit_inst_OCRnA_reg[4]/CK
[04/21 19:53:26    104s]     Skew group summary after 'Improving subtree skew':
[04/21 19:53:26    104s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.089, avg=1.276, sd=0.144, skn=5.470, kur=27.948], skew [0.839 vs 0.358*], 97% {1.250, 1.608} (wid=1.256 ws=0.006) (gid=0.834 gs=0.834)
[04/21 19:53:26    104s]       skew_group CLK/functional_ss_v1p08_125c: insertion delay [min=1.250, max=2.089, avg=1.276, sd=0.144, skn=5.470, kur=27.948], skew [0.839 vs 0.358*], 97% {1.250, 1.608} (wid=1.256 ws=0.006) (gid=0.834 gs=0.834)
[04/21 19:53:26    104s]     Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:26    104s]   Improving subtree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:26    104s]   Offloading subtrees by buffering...
[04/21 19:53:26    104s]     Clock DAG hash before 'Offloading subtrees by buffering': 1952720070180115643 7262253185620954703
[04/21 19:53:26    104s]     CTS services accumulated run-time stats before 'Offloading subtrees by buffering':
[04/21 19:53:26    104s]       delay calculator: calls=5520, total_wall_time=0.088s, mean_wall_time=0.016ms
[04/21 19:53:26    104s]       legalizer: calls=100, total_wall_time=0.001s, mean_wall_time=0.013ms
[04/21 19:53:26    104s]       steiner router: calls=5427, total_wall_time=0.029s, mean_wall_time=0.005ms
[04/21 19:53:26    104s]     Clock DAG hash after 'Offloading subtrees by buffering': 1952720070180115643 7262253185620954703
[04/21 19:53:26    104s]     CTS services accumulated run-time stats after 'Offloading subtrees by buffering':
[04/21 19:53:26    104s]       delay calculator: calls=5568, total_wall_time=0.089s, mean_wall_time=0.016ms
[04/21 19:53:26    104s]       legalizer: calls=104, total_wall_time=0.001s, mean_wall_time=0.013ms
[04/21 19:53:26    104s]       steiner router: calls=5439, total_wall_time=0.030s, mean_wall_time=0.005ms
[04/21 19:53:26    104s]     Clock DAG stats after 'Offloading subtrees by buffering':
[04/21 19:53:26    104s]       cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:53:26    104s]       sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:26    104s]       misc counts      : r=1, pp=0, mci=0
[04/21 19:53:26    104s]       cell areas       : b=56.482um^2, i=17.482um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=103.550um^2
[04/21 19:53:26    104s]       cell capacitance : b=0.013pF, i=0.024pF, icg=0.000pF, dcg=0.000pF, l=0.023pF, total=0.060pF
[04/21 19:53:26    104s]       sink capacitance : total=0.091pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.002pF
[04/21 19:53:26    104s]       wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.049pF, total=0.082pF
[04/21 19:53:26    104s]       wire lengths     : top=0.000um, trunk=252.990um, leaf=395.240um, total=648.230um
[04/21 19:53:26    104s]       hp wire lengths  : top=0.000um, trunk=248.050um, leaf=147.600um, total=395.650um
[04/21 19:53:26    104s]     Clock DAG net violations after 'Offloading subtrees by buffering':
[04/21 19:53:26    104s]       Fanout : {count=1, worst=[1652]} avg=1652 sd=0 sum=1652
[04/21 19:53:26    104s]     Clock DAG primary half-corner transition distribution after 'Offloading subtrees by buffering':
[04/21 19:53:26    104s]       Trunk : target=0.500ns count=3 avg=0.137ns sd=0.106ns min=0.066ns max=0.259ns {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    104s]       Leaf  : target=0.500ns count=2 avg=0.108ns sd=0.153ns min=0.000ns max=0.216ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    104s]     Clock DAG library cell distribution after 'Offloading subtrees by buffering' {count}:
[04/21 19:53:26    104s]        Bufs: CLKBUFHDV24: 2 
[04/21 19:53:26    104s]        Invs: CLKINHDV20: 1 
[04/21 19:53:26    104s]      Logics: NOR2HDV16: 1 
[04/21 19:53:26    104s]     Primary reporting skew groups after 'Offloading subtrees by buffering':
[04/21 19:53:26    104s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.089, avg=1.276, sd=0.144, skn=5.470, kur=27.948], skew [0.839 vs 0.358*], 97% {1.250, 1.608} (wid=1.256 ws=0.006) (gid=0.834 gs=0.834)
[04/21 19:53:26    104s]           min path sink: Timer_Counter_16_bit_1_inst_TCNTn_reg[15]/CK
[04/21 19:53:26    104s]           max path sink: Timer_Counter2_8_bit_inst_OCRnA_reg[4]/CK
[04/21 19:53:26    104s]     Skew group summary after 'Offloading subtrees by buffering':
[04/21 19:53:26    104s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.089, avg=1.276, sd=0.144, skn=5.470, kur=27.948], skew [0.839 vs 0.358*], 97% {1.250, 1.608} (wid=1.256 ws=0.006) (gid=0.834 gs=0.834)
[04/21 19:53:26    104s]       skew_group CLK/functional_ss_v1p08_125c: insertion delay [min=1.250, max=2.089, avg=1.276, sd=0.144, skn=5.470, kur=27.948], skew [0.839 vs 0.358*], 97% {1.250, 1.608} (wid=1.256 ws=0.006) (gid=0.834 gs=0.834)
[04/21 19:53:26    104s]     Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:26    104s]   Offloading subtrees by buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/21 19:53:26    104s]   AdjustingMinPinPIDs for balancing...
[04/21 19:53:26    104s]     Clock DAG hash before 'AdjustingMinPinPIDs for balancing': 1952720070180115643 7262253185620954703
[04/21 19:53:26    104s]     CTS services accumulated run-time stats before 'AdjustingMinPinPIDs for balancing':
[04/21 19:53:26    104s]       delay calculator: calls=5568, total_wall_time=0.089s, mean_wall_time=0.016ms
[04/21 19:53:26    104s]       legalizer: calls=104, total_wall_time=0.001s, mean_wall_time=0.013ms
[04/21 19:53:26    104s]       steiner router: calls=5439, total_wall_time=0.030s, mean_wall_time=0.005ms
[04/21 19:53:26    104s]     Approximately balancing fragments step...
[04/21 19:53:26    104s]       Clock DAG hash before 'Approximately balancing fragments step': 1952720070180115643 7262253185620954703
[04/21 19:53:26    104s]       CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[04/21 19:53:26    104s]         delay calculator: calls=5568, total_wall_time=0.089s, mean_wall_time=0.016ms
[04/21 19:53:26    104s]         legalizer: calls=104, total_wall_time=0.001s, mean_wall_time=0.013ms
[04/21 19:53:26    104s]         steiner router: calls=5439, total_wall_time=0.030s, mean_wall_time=0.005ms
[04/21 19:53:26    104s]       Resolve constraints - Approximately balancing fragments...
[04/21 19:53:26    104s]       Resolving skew group constraints...
[04/21 19:53:26    104s]         Solving LP: 2 skew groups; 3 fragments, 3 fraglets and 4 vertices; 25 variables and 55 constraints; tolerance 1
[04/21 19:53:26    104s] **WARN: (IMPCCOPT-1058):	Slackened off skew target for skew_group CLK/functional_ff_v1p32 from 0.358ns to 0.839ns.
[04/21 19:53:26    104s] Type 'man IMPCCOPT-1058' for more detail.
[04/21 19:53:26    104s] **WARN: (IMPCCOPT-1059):	Slackened off min insertion delay target for skew_group CLK/functional_ss_v1p08_125c from 2.069ns to 1.250ns.
[04/21 19:53:26    104s] Type 'man IMPCCOPT-1059' for more detail.
[04/21 19:53:26    104s] **WARN: (IMPCCOPT-1058):	Slackened off skew target for skew_group CLK/functional_ss_v1p08_125c from 0.358ns to 0.839ns.
[04/21 19:53:26    104s] Type 'man IMPCCOPT-1058' for more detail.
[04/21 19:53:26    104s]         
[04/21 19:53:26    104s]         Slackened skew group targets:
[04/21 19:53:26    104s]         
[04/21 19:53:26    104s]         ----------------------------------------------------------------------------
[04/21 19:53:26    104s]         Skew group                      Desired    Slackened    Desired    Slackened
[04/21 19:53:26    104s]                                         Target     Target       Target     Target
[04/21 19:53:26    104s]                                         Max ID     Max ID       Skew       Skew
[04/21 19:53:26    104s]         ----------------------------------------------------------------------------
[04/21 19:53:26    104s]         CLK/functional_ff_v1p32            -           -         0.358       0.839
[04/21 19:53:26    104s]         CLK/functional_ss_v1p08_125c       -           -         0.358       0.839
[04/21 19:53:26    104s]         ----------------------------------------------------------------------------
[04/21 19:53:26    104s]         
[04/21 19:53:26    104s]         
[04/21 19:53:26    104s]       Resolving skew group constraints done.
[04/21 19:53:26    104s]       Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:26    104s]       Estimate delay to be added in balancing - Approximately balancing fragments...
[04/21 19:53:26    104s]       Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[04/21 19:53:26    104s]       Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:26    104s]       Approximately balancing fragments...
[04/21 19:53:26    104s]         Moving gates to improve sub-tree skew...
[04/21 19:53:26    104s]           Clock DAG hash before 'Moving gates to improve sub-tree skew': 1952720070180115643 7262253185620954703
[04/21 19:53:26    104s]           CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[04/21 19:53:26    104s]             delay calculator: calls=5572, total_wall_time=0.089s, mean_wall_time=0.016ms
[04/21 19:53:26    104s]             legalizer: calls=104, total_wall_time=0.001s, mean_wall_time=0.013ms
[04/21 19:53:26    104s]             steiner router: calls=5443, total_wall_time=0.030s, mean_wall_time=0.005ms
[04/21 19:53:26    104s]           Tried: 6 Succeeded: 0
[04/21 19:53:26    104s]           Topology Tried: 0 Succeeded: 0
[04/21 19:53:26    104s]           0 Succeeded with SS ratio
[04/21 19:53:26    104s]           0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[04/21 19:53:26    104s]           Total reducing skew: 0 Average reducing skew for 0 nets : 0
[04/21 19:53:26    104s]           Clock DAG hash after 'Moving gates to improve sub-tree skew': 1952720070180115643 7262253185620954703
[04/21 19:53:26    104s]           CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[04/21 19:53:26    104s]             delay calculator: calls=5572, total_wall_time=0.089s, mean_wall_time=0.016ms
[04/21 19:53:26    104s]             legalizer: calls=104, total_wall_time=0.001s, mean_wall_time=0.013ms
[04/21 19:53:26    104s]             steiner router: calls=5443, total_wall_time=0.030s, mean_wall_time=0.005ms
[04/21 19:53:26    104s]           Clock DAG stats after 'Moving gates to improve sub-tree skew':
[04/21 19:53:26    104s]             cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:53:26    104s]             sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:26    104s]             misc counts      : r=1, pp=0, mci=0
[04/21 19:53:26    104s]             cell areas       : b=56.482um^2, i=17.482um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=103.550um^2
[04/21 19:53:26    104s]             cell capacitance : b=0.013pF, i=0.024pF, icg=0.000pF, dcg=0.000pF, l=0.023pF, total=0.060pF
[04/21 19:53:26    104s]             sink capacitance : total=0.091pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.002pF
[04/21 19:53:26    104s]             wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.049pF, total=0.082pF
[04/21 19:53:26    104s]             wire lengths     : top=0.000um, trunk=252.990um, leaf=395.240um, total=648.230um
[04/21 19:53:26    104s]             hp wire lengths  : top=0.000um, trunk=248.050um, leaf=147.600um, total=395.650um
[04/21 19:53:26    104s]           Clock DAG net violations after 'Moving gates to improve sub-tree skew':
[04/21 19:53:26    104s]             Fanout : {count=1, worst=[1652]} avg=1652 sd=0 sum=1652
[04/21 19:53:26    104s]           Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[04/21 19:53:26    104s]             Trunk : target=0.500ns count=3 avg=0.137ns sd=0.106ns min=0.066ns max=0.259ns {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    104s]             Leaf  : target=0.500ns count=2 avg=0.108ns sd=0.153ns min=0.000ns max=0.216ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    104s]           Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[04/21 19:53:26    104s]              Bufs: CLKBUFHDV24: 2 
[04/21 19:53:26    104s]              Invs: CLKINHDV20: 1 
[04/21 19:53:26    104s]            Logics: NOR2HDV16: 1 
[04/21 19:53:26    104s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:26    104s]         Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:26    104s]         Approximately balancing fragments bottom up...
[04/21 19:53:26    104s]           Clock DAG hash before 'Approximately balancing fragments bottom up': 1952720070180115643 7262253185620954703
[04/21 19:53:26    104s]           CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[04/21 19:53:26    104s]             delay calculator: calls=5572, total_wall_time=0.089s, mean_wall_time=0.016ms
[04/21 19:53:26    104s]             legalizer: calls=104, total_wall_time=0.001s, mean_wall_time=0.013ms
[04/21 19:53:26    104s]             steiner router: calls=5443, total_wall_time=0.030s, mean_wall_time=0.005ms
[04/21 19:53:26    104s]           Clock DAG hash after 'Approximately balancing fragments bottom up': 1952720070180115643 7262253185620954703
[04/21 19:53:26    104s]           CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[04/21 19:53:26    104s]             delay calculator: calls=5572, total_wall_time=0.089s, mean_wall_time=0.016ms
[04/21 19:53:26    104s]             legalizer: calls=104, total_wall_time=0.001s, mean_wall_time=0.013ms
[04/21 19:53:26    104s]             steiner router: calls=5443, total_wall_time=0.030s, mean_wall_time=0.005ms
[04/21 19:53:26    104s]           Clock DAG stats after 'Approximately balancing fragments bottom up':
[04/21 19:53:26    104s]             cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:53:26    104s]             sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:26    104s]             misc counts      : r=1, pp=0, mci=0
[04/21 19:53:26    104s]             cell areas       : b=56.482um^2, i=17.482um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=103.550um^2
[04/21 19:53:26    104s]             cell capacitance : b=0.013pF, i=0.024pF, icg=0.000pF, dcg=0.000pF, l=0.023pF, total=0.060pF
[04/21 19:53:26    104s]             sink capacitance : total=0.091pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.002pF
[04/21 19:53:26    104s]             wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.049pF, total=0.082pF
[04/21 19:53:26    104s]             wire lengths     : top=0.000um, trunk=252.990um, leaf=395.240um, total=648.230um
[04/21 19:53:26    104s]             hp wire lengths  : top=0.000um, trunk=248.050um, leaf=147.600um, total=395.650um
[04/21 19:53:26    104s]           Clock DAG net violations after 'Approximately balancing fragments bottom up':
[04/21 19:53:26    104s]             Fanout : {count=1, worst=[1652]} avg=1652 sd=0 sum=1652
[04/21 19:53:26    104s]           Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[04/21 19:53:26    104s]             Trunk : target=0.500ns count=3 avg=0.137ns sd=0.106ns min=0.066ns max=0.259ns {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    104s]             Leaf  : target=0.500ns count=2 avg=0.108ns sd=0.153ns min=0.000ns max=0.216ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    104s]           Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[04/21 19:53:26    104s]              Bufs: CLKBUFHDV24: 2 
[04/21 19:53:26    104s]              Invs: CLKINHDV20: 1 
[04/21 19:53:26    104s]            Logics: NOR2HDV16: 1 
[04/21 19:53:26    104s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:26    104s]         Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:26    104s]         Approximately balancing fragments, wire and cell delays...
[04/21 19:53:26    104s]         Approximately balancing fragments, wire and cell delays, iteration 1...
[04/21 19:53:26    104s]           Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 1952720070180115643 7262253185620954703
[04/21 19:53:26    104s]           CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[04/21 19:53:26    104s]             delay calculator: calls=5573, total_wall_time=0.089s, mean_wall_time=0.016ms
[04/21 19:53:26    104s]             legalizer: calls=104, total_wall_time=0.001s, mean_wall_time=0.013ms
[04/21 19:53:26    104s]             steiner router: calls=5444, total_wall_time=0.030s, mean_wall_time=0.005ms
[04/21 19:53:26    104s]           Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[04/21 19:53:26    104s]             cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:53:26    104s]             sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:26    104s]             misc counts      : r=1, pp=0, mci=0
[04/21 19:53:26    104s]             cell areas       : b=56.482um^2, i=17.482um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=103.550um^2
[04/21 19:53:26    104s]             cell capacitance : b=0.013pF, i=0.024pF, icg=0.000pF, dcg=0.000pF, l=0.023pF, total=0.060pF
[04/21 19:53:26    104s]             sink capacitance : total=0.091pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.002pF
[04/21 19:53:26    104s]             wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.049pF, total=0.082pF
[04/21 19:53:26    104s]             wire lengths     : top=0.000um, trunk=252.990um, leaf=395.240um, total=648.230um
[04/21 19:53:26    104s]             hp wire lengths  : top=0.000um, trunk=248.050um, leaf=147.600um, total=395.650um
[04/21 19:53:26    104s]           Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
[04/21 19:53:26    104s]             Fanout : {count=1, worst=[1652]} avg=1652 sd=0 sum=1652
[04/21 19:53:26    104s]           Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[04/21 19:53:26    104s]             Trunk : target=0.500ns count=3 avg=0.137ns sd=0.106ns min=0.066ns max=0.259ns {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    104s]             Leaf  : target=0.500ns count=2 avg=0.108ns sd=0.153ns min=0.000ns max=0.216ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    104s]           Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[04/21 19:53:26    104s]              Bufs: CLKBUFHDV24: 2 
[04/21 19:53:26    104s]              Invs: CLKINHDV20: 1 
[04/21 19:53:26    104s]            Logics: NOR2HDV16: 1 
[04/21 19:53:26    104s]         Approximately balancing fragments, wire and cell delays, iteration 1 done.
[04/21 19:53:26    104s]         Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:26    104s]       Approximately balancing fragments done.
[04/21 19:53:26    104s]       Clock DAG hash after 'Approximately balancing fragments step': 1952720070180115643 7262253185620954703
[04/21 19:53:26    104s]       CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[04/21 19:53:26    104s]         delay calculator: calls=5573, total_wall_time=0.089s, mean_wall_time=0.016ms
[04/21 19:53:26    104s]         legalizer: calls=104, total_wall_time=0.001s, mean_wall_time=0.013ms
[04/21 19:53:26    104s]         steiner router: calls=5444, total_wall_time=0.030s, mean_wall_time=0.005ms
[04/21 19:53:26    104s]       Clock DAG stats after 'Approximately balancing fragments step':
[04/21 19:53:26    104s]         cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:53:26    104s]         sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:26    104s]         misc counts      : r=1, pp=0, mci=0
[04/21 19:53:26    104s]         cell areas       : b=56.482um^2, i=17.482um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=103.550um^2
[04/21 19:53:26    104s]         cell capacitance : b=0.013pF, i=0.024pF, icg=0.000pF, dcg=0.000pF, l=0.023pF, total=0.060pF
[04/21 19:53:26    104s]         sink capacitance : total=0.091pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.002pF
[04/21 19:53:26    104s]         wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.049pF, total=0.082pF
[04/21 19:53:26    104s]         wire lengths     : top=0.000um, trunk=252.990um, leaf=395.240um, total=648.230um
[04/21 19:53:26    104s]         hp wire lengths  : top=0.000um, trunk=248.050um, leaf=147.600um, total=395.650um
[04/21 19:53:26    104s]       Clock DAG net violations after 'Approximately balancing fragments step':
[04/21 19:53:26    104s]         Fanout : {count=1, worst=[1652]} avg=1652 sd=0 sum=1652
[04/21 19:53:26    104s]       Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[04/21 19:53:26    104s]         Trunk : target=0.500ns count=3 avg=0.137ns sd=0.106ns min=0.066ns max=0.259ns {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    104s]         Leaf  : target=0.500ns count=2 avg=0.108ns sd=0.153ns min=0.000ns max=0.216ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    104s]       Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[04/21 19:53:26    104s]          Bufs: CLKBUFHDV24: 2 
[04/21 19:53:26    104s]          Invs: CLKINHDV20: 1 
[04/21 19:53:26    104s]        Logics: NOR2HDV16: 1 
[04/21 19:53:26    104s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:26    104s]     Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/21 19:53:26    104s]     Clock DAG hash after Approximately balancing fragments: 1952720070180115643 7262253185620954703
[04/21 19:53:26    104s]     CTS services accumulated run-time stats after Approximately balancing fragments:
[04/21 19:53:26    104s]       delay calculator: calls=5573, total_wall_time=0.089s, mean_wall_time=0.016ms
[04/21 19:53:26    104s]       legalizer: calls=104, total_wall_time=0.001s, mean_wall_time=0.013ms
[04/21 19:53:26    104s]       steiner router: calls=5444, total_wall_time=0.030s, mean_wall_time=0.005ms
[04/21 19:53:26    104s]     Clock DAG stats after Approximately balancing fragments:
[04/21 19:53:26    104s]       cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:53:26    104s]       sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:26    104s]       misc counts      : r=1, pp=0, mci=0
[04/21 19:53:26    104s]       cell areas       : b=56.482um^2, i=17.482um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=103.550um^2
[04/21 19:53:26    104s]       cell capacitance : b=0.013pF, i=0.024pF, icg=0.000pF, dcg=0.000pF, l=0.023pF, total=0.060pF
[04/21 19:53:26    104s]       sink capacitance : total=0.091pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.002pF
[04/21 19:53:26    104s]       wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.049pF, total=0.082pF
[04/21 19:53:26    104s]       wire lengths     : top=0.000um, trunk=252.990um, leaf=395.240um, total=648.230um
[04/21 19:53:26    104s]       hp wire lengths  : top=0.000um, trunk=248.050um, leaf=147.600um, total=395.650um
[04/21 19:53:26    104s]     Clock DAG net violations after Approximately balancing fragments:
[04/21 19:53:26    104s]       Fanout : {count=1, worst=[1652]} avg=1652 sd=0 sum=1652
[04/21 19:53:26    104s]     Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[04/21 19:53:26    104s]       Trunk : target=0.500ns count=3 avg=0.137ns sd=0.106ns min=0.066ns max=0.259ns {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    104s]       Leaf  : target=0.500ns count=2 avg=0.108ns sd=0.153ns min=0.000ns max=0.216ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    104s]     Clock DAG library cell distribution after Approximately balancing fragments {count}:
[04/21 19:53:26    104s]        Bufs: CLKBUFHDV24: 2 
[04/21 19:53:26    104s]        Invs: CLKINHDV20: 1 
[04/21 19:53:26    104s]      Logics: NOR2HDV16: 1 
[04/21 19:53:26    104s]     Primary reporting skew groups after Approximately balancing fragments:
[04/21 19:53:26    104s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.089], skew [0.839 vs 0.839*]
[04/21 19:53:26    104s]           min path sink: Timer_Counter_16_bit_1_inst_TCNTn_reg[15]/CK
[04/21 19:53:26    104s]           max path sink: Timer_Counter2_8_bit_inst_OCRnA_reg[4]/CK
[04/21 19:53:26    104s]     Skew group summary after Approximately balancing fragments:
[04/21 19:53:26    104s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.089], skew [0.839 vs 0.839*]
[04/21 19:53:26    104s]       skew_group CLK/functional_ss_v1p08_125c: insertion delay [min=1.250, max=2.089], skew [0.839 vs 0.839*]
[04/21 19:53:26    104s]     Improving fragments clock skew...
[04/21 19:53:26    104s]       Clock DAG hash before 'Improving fragments clock skew': 1952720070180115643 7262253185620954703
[04/21 19:53:26    104s]       CTS services accumulated run-time stats before 'Improving fragments clock skew':
[04/21 19:53:26    104s]         delay calculator: calls=5573, total_wall_time=0.089s, mean_wall_time=0.016ms
[04/21 19:53:26    104s]         legalizer: calls=104, total_wall_time=0.001s, mean_wall_time=0.013ms
[04/21 19:53:26    104s]         steiner router: calls=5444, total_wall_time=0.030s, mean_wall_time=0.005ms
[04/21 19:53:26    104s]       Iteration 1...
[04/21 19:53:26    104s]         Path optimization required 0 stage delay updates 
[04/21 19:53:26    104s]         Path optimization required 13 stage delay updates 
[04/21 19:53:26    104s]       Iteration 1 done.
[04/21 19:53:26    104s]       Clock DAG hash after 'Improving fragments clock skew': 15558294091819675945 15315585078011999645
[04/21 19:53:26    104s]       CTS services accumulated run-time stats after 'Improving fragments clock skew':
[04/21 19:53:26    104s]         delay calculator: calls=5593, total_wall_time=0.090s, mean_wall_time=0.016ms
[04/21 19:53:26    104s]         legalizer: calls=109, total_wall_time=0.002s, mean_wall_time=0.014ms
[04/21 19:53:26    104s]         steiner router: calls=5456, total_wall_time=0.032s, mean_wall_time=0.006ms
[04/21 19:53:26    104s]       Clock DAG stats after 'Improving fragments clock skew':
[04/21 19:53:26    104s]         cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:53:26    104s]         sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:26    104s]         misc counts      : r=1, pp=0, mci=0
[04/21 19:53:26    104s]         cell areas       : b=56.482um^2, i=17.482um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=103.550um^2
[04/21 19:53:26    104s]         cell capacitance : b=0.013pF, i=0.024pF, icg=0.000pF, dcg=0.000pF, l=0.023pF, total=0.060pF
[04/21 19:53:26    104s]         sink capacitance : total=0.091pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.002pF
[04/21 19:53:26    104s]         wire capacitance : top=0.000pF, trunk=0.031pF, leaf=0.052pF, total=0.083pF
[04/21 19:53:26    104s]         wire lengths     : top=0.000um, trunk=193.950um, leaf=428.860um, total=622.810um
[04/21 19:53:26    104s]         hp wire lengths  : top=0.000um, trunk=196.390um, leaf=171.995um, total=368.385um
[04/21 19:53:26    104s]       Clock DAG net violations after 'Improving fragments clock skew':
[04/21 19:53:26    104s]         Fanout : {count=1, worst=[1652]} avg=1652 sd=0 sum=1652
[04/21 19:53:26    104s]       Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[04/21 19:53:26    104s]         Trunk : target=0.500ns count=3 avg=0.134ns sd=0.101ns min=0.066ns max=0.250ns {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    104s]         Leaf  : target=0.500ns count=2 avg=0.111ns sd=0.157ns min=0.000ns max=0.222ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    104s]       Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[04/21 19:53:26    104s]          Bufs: CLKBUFHDV24: 2 
[04/21 19:53:26    104s]          Invs: CLKINHDV20: 1 
[04/21 19:53:26    104s]        Logics: NOR2HDV16: 1 
[04/21 19:53:26    104s]       Primary reporting skew groups after 'Improving fragments clock skew':
[04/21 19:53:26    104s]         skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.082], skew [0.832 vs 0.839]
[04/21 19:53:26    104s]             min path sink: Timer_Counter_16_bit_1_inst_TCNTn_reg[15]/CK
[04/21 19:53:26    104s]             max path sink: Timer_Counter2_8_bit_inst_OCRnB_reg[7]/CK
[04/21 19:53:26    104s]       Skew group summary after 'Improving fragments clock skew':
[04/21 19:53:26    104s]         skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.082], skew [0.832 vs 0.839]
[04/21 19:53:26    104s]         skew_group CLK/functional_ss_v1p08_125c: insertion delay [min=1.250, max=2.082], skew [0.832 vs 0.839]
[04/21 19:53:26    104s]       Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:26    104s]     Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/21 19:53:26    104s]     Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:26    104s]   AdjustingMinPinPIDs for balancing done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/21 19:53:26    104s]   Approximately balancing step...
[04/21 19:53:26    104s]     Clock DAG hash before 'Approximately balancing step': 15558294091819675945 15315585078011999645
[04/21 19:53:26    104s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[04/21 19:53:26    104s]       delay calculator: calls=5593, total_wall_time=0.090s, mean_wall_time=0.016ms
[04/21 19:53:26    104s]       legalizer: calls=109, total_wall_time=0.002s, mean_wall_time=0.014ms
[04/21 19:53:26    104s]       steiner router: calls=5456, total_wall_time=0.032s, mean_wall_time=0.006ms
[04/21 19:53:26    104s]     Resolve constraints - Approximately balancing...
[04/21 19:53:26    104s]     Resolving skew group constraints...
[04/21 19:53:26    104s]       Solving LP: 2 skew groups; 3 fragments, 3 fraglets and 4 vertices; 25 variables and 55 constraints; tolerance 1
[04/21 19:53:26    104s]     Resolving skew group constraints done.
[04/21 19:53:26    104s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:26    104s]     Approximately balancing...
[04/21 19:53:26    104s]       Approximately balancing, wire and cell delays...
[04/21 19:53:26    104s]       Approximately balancing, wire and cell delays, iteration 1...
[04/21 19:53:26    104s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 15558294091819675945 15315585078011999645
[04/21 19:53:26    104s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[04/21 19:53:26    104s]           delay calculator: calls=5593, total_wall_time=0.090s, mean_wall_time=0.016ms
[04/21 19:53:26    104s]           legalizer: calls=109, total_wall_time=0.002s, mean_wall_time=0.014ms
[04/21 19:53:26    104s]           steiner router: calls=5456, total_wall_time=0.032s, mean_wall_time=0.006ms
[04/21 19:53:26    104s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[04/21 19:53:26    104s]           cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:53:26    104s]           sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:26    104s]           misc counts      : r=1, pp=0, mci=0
[04/21 19:53:26    104s]           cell areas       : b=56.482um^2, i=17.482um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=103.550um^2
[04/21 19:53:26    104s]           cell capacitance : b=0.013pF, i=0.024pF, icg=0.000pF, dcg=0.000pF, l=0.023pF, total=0.060pF
[04/21 19:53:26    104s]           sink capacitance : total=0.091pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.002pF
[04/21 19:53:26    104s]           wire capacitance : top=0.000pF, trunk=0.031pF, leaf=0.052pF, total=0.083pF
[04/21 19:53:26    104s]           wire lengths     : top=0.000um, trunk=193.950um, leaf=428.860um, total=622.810um
[04/21 19:53:26    104s]           hp wire lengths  : top=0.000um, trunk=196.390um, leaf=171.995um, total=368.385um
[04/21 19:53:26    104s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
[04/21 19:53:26    104s]           Fanout : {count=1, worst=[1652]} avg=1652 sd=0 sum=1652
[04/21 19:53:26    104s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[04/21 19:53:26    104s]           Trunk : target=0.500ns count=3 avg=0.134ns sd=0.101ns min=0.066ns max=0.250ns {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    104s]           Leaf  : target=0.500ns count=2 avg=0.111ns sd=0.157ns min=0.000ns max=0.222ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    104s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[04/21 19:53:26    104s]            Bufs: CLKBUFHDV24: 2 
[04/21 19:53:26    104s]            Invs: CLKINHDV20: 1 
[04/21 19:53:26    104s]          Logics: NOR2HDV16: 1 
[04/21 19:53:26    104s]       Approximately balancing, wire and cell delays, iteration 1 done.
[04/21 19:53:26    104s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:26    104s]     Approximately balancing done.
[04/21 19:53:26    104s]     Clock DAG hash after 'Approximately balancing step': 15558294091819675945 15315585078011999645
[04/21 19:53:26    104s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[04/21 19:53:26    104s]       delay calculator: calls=5593, total_wall_time=0.090s, mean_wall_time=0.016ms
[04/21 19:53:26    104s]       legalizer: calls=109, total_wall_time=0.002s, mean_wall_time=0.014ms
[04/21 19:53:26    104s]       steiner router: calls=5456, total_wall_time=0.032s, mean_wall_time=0.006ms
[04/21 19:53:26    104s]     Clock DAG stats after 'Approximately balancing step':
[04/21 19:53:26    104s]       cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:53:26    104s]       sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:26    104s]       misc counts      : r=1, pp=0, mci=0
[04/21 19:53:26    104s]       cell areas       : b=56.482um^2, i=17.482um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=103.550um^2
[04/21 19:53:26    104s]       cell capacitance : b=0.013pF, i=0.024pF, icg=0.000pF, dcg=0.000pF, l=0.023pF, total=0.060pF
[04/21 19:53:26    104s]       sink capacitance : total=0.091pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.002pF
[04/21 19:53:26    104s]       wire capacitance : top=0.000pF, trunk=0.031pF, leaf=0.052pF, total=0.083pF
[04/21 19:53:26    104s]       wire lengths     : top=0.000um, trunk=193.950um, leaf=428.860um, total=622.810um
[04/21 19:53:26    104s]       hp wire lengths  : top=0.000um, trunk=196.390um, leaf=171.995um, total=368.385um
[04/21 19:53:26    104s]     Clock DAG net violations after 'Approximately balancing step':
[04/21 19:53:26    104s]       Fanout : {count=1, worst=[1652]} avg=1652 sd=0 sum=1652
[04/21 19:53:26    104s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[04/21 19:53:26    104s]       Trunk : target=0.500ns count=3 avg=0.134ns sd=0.101ns min=0.066ns max=0.250ns {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    104s]       Leaf  : target=0.500ns count=2 avg=0.111ns sd=0.157ns min=0.000ns max=0.222ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    104s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[04/21 19:53:26    104s]        Bufs: CLKBUFHDV24: 2 
[04/21 19:53:26    104s]        Invs: CLKINHDV20: 1 
[04/21 19:53:26    104s]      Logics: NOR2HDV16: 1 
[04/21 19:53:26    104s]     Primary reporting skew groups after 'Approximately balancing step':
[04/21 19:53:26    104s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.082], skew [0.832 vs 0.832*]
[04/21 19:53:26    104s]           min path sink: Timer_Counter_16_bit_1_inst_TCNTn_reg[15]/CK
[04/21 19:53:26    104s]           max path sink: Timer_Counter2_8_bit_inst_OCRnB_reg[7]/CK
[04/21 19:53:26    104s]     Skew group summary after 'Approximately balancing step':
[04/21 19:53:26    104s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.082], skew [0.832 vs 0.832*]
[04/21 19:53:26    104s]       skew_group CLK/functional_ss_v1p08_125c: insertion delay [min=1.250, max=2.082], skew [0.832 vs 0.832*]
[04/21 19:53:26    104s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:26    104s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:26    104s]   Approximately balancing paths...
[04/21 19:53:26    104s]     Clock DAG hash before 'Approximately balancing paths': 15558294091819675945 15315585078011999645
[04/21 19:53:26    104s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[04/21 19:53:26    104s]       delay calculator: calls=5593, total_wall_time=0.090s, mean_wall_time=0.016ms
[04/21 19:53:26    104s]       legalizer: calls=109, total_wall_time=0.002s, mean_wall_time=0.014ms
[04/21 19:53:26    104s]       steiner router: calls=5456, total_wall_time=0.032s, mean_wall_time=0.006ms
[04/21 19:53:26    104s]     Added 0 buffers.
[04/21 19:53:26    104s]     Clock DAG hash after 'Approximately balancing paths': 15558294091819675945 15315585078011999645
[04/21 19:53:26    104s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[04/21 19:53:26    104s]       delay calculator: calls=5593, total_wall_time=0.090s, mean_wall_time=0.016ms
[04/21 19:53:26    104s]       legalizer: calls=109, total_wall_time=0.002s, mean_wall_time=0.014ms
[04/21 19:53:26    104s]       steiner router: calls=5456, total_wall_time=0.032s, mean_wall_time=0.006ms
[04/21 19:53:26    104s]     Clock DAG stats after 'Approximately balancing paths':
[04/21 19:53:26    104s]       cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:53:26    104s]       sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:26    104s]       misc counts      : r=1, pp=0, mci=0
[04/21 19:53:26    104s]       cell areas       : b=56.482um^2, i=17.482um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=103.550um^2
[04/21 19:53:26    104s]       cell capacitance : b=0.013pF, i=0.024pF, icg=0.000pF, dcg=0.000pF, l=0.023pF, total=0.060pF
[04/21 19:53:26    104s]       sink capacitance : total=0.091pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.002pF
[04/21 19:53:26    104s]       wire capacitance : top=0.000pF, trunk=0.031pF, leaf=0.052pF, total=0.083pF
[04/21 19:53:26    104s]       wire lengths     : top=0.000um, trunk=193.950um, leaf=428.860um, total=622.810um
[04/21 19:53:26    104s]       hp wire lengths  : top=0.000um, trunk=196.390um, leaf=171.995um, total=368.385um
[04/21 19:53:26    104s]     Clock DAG net violations after 'Approximately balancing paths':
[04/21 19:53:26    104s]       Fanout : {count=1, worst=[1652]} avg=1652 sd=0 sum=1652
[04/21 19:53:26    104s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[04/21 19:53:26    104s]       Trunk : target=0.500ns count=3 avg=0.134ns sd=0.101ns min=0.066ns max=0.250ns {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    104s]       Leaf  : target=0.500ns count=2 avg=0.111ns sd=0.157ns min=0.000ns max=0.222ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    104s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[04/21 19:53:26    104s]        Bufs: CLKBUFHDV24: 2 
[04/21 19:53:26    104s]        Invs: CLKINHDV20: 1 
[04/21 19:53:26    104s]      Logics: NOR2HDV16: 1 
[04/21 19:53:26    104s]     Primary reporting skew groups after 'Approximately balancing paths':
[04/21 19:53:26    104s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.082, avg=1.275, sd=0.143, skn=5.470, kur=27.948], skew [0.832 vs 0.832*], 98.2% {1.250, 2.082} (wid=1.258 ws=0.008) (gid=0.824 gs=0.824)
[04/21 19:53:26    104s]           min path sink: Timer_Counter_16_bit_1_inst_TCNTn_reg[15]/CK
[04/21 19:53:26    104s]           max path sink: Timer_Counter2_8_bit_inst_OCRnB_reg[7]/CK
[04/21 19:53:26    104s]     Skew group summary after 'Approximately balancing paths':
[04/21 19:53:26    104s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.082, avg=1.275, sd=0.143, skn=5.470, kur=27.948], skew [0.832 vs 0.832*], 98.2% {1.250, 2.082} (wid=1.258 ws=0.008) (gid=0.824 gs=0.824)
[04/21 19:53:26    104s]       skew_group CLK/functional_ss_v1p08_125c: insertion delay [min=1.250, max=2.082, avg=1.275, sd=0.143, skn=5.470, kur=27.948], skew [0.832 vs 0.832*], 98.2% {1.250, 2.082} (wid=1.258 ws=0.008) (gid=0.824 gs=0.824)
[04/21 19:53:26    104s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:26    104s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:26    104s]   Stage::Balancing done. (took cpu=0:00:00.3 real=0:00:00.3)
[04/21 19:53:26    104s]   Stage::Polishing...
[04/21 19:53:26    104s]   Clock tree timing engine global stage delay update for delay_corner_ss_v1p08_125c:both.late...
[04/21 19:53:26    104s]   Clock tree timing engine global stage delay update for delay_corner_ss_v1p08_125c:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:26    104s]   Clock DAG hash before polishing: 15558294091819675945 15315585078011999645
[04/21 19:53:26    104s]   CTS services accumulated run-time stats before polishing:
[04/21 19:53:26    104s]     delay calculator: calls=5598, total_wall_time=0.090s, mean_wall_time=0.016ms
[04/21 19:53:26    104s]     legalizer: calls=109, total_wall_time=0.002s, mean_wall_time=0.014ms
[04/21 19:53:26    104s]     steiner router: calls=5460, total_wall_time=0.032s, mean_wall_time=0.006ms
[04/21 19:53:26    104s]   Clock DAG stats before polishing:
[04/21 19:53:26    104s]     cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:53:26    104s]     sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:26    104s]     misc counts      : r=1, pp=0, mci=0
[04/21 19:53:26    104s]     cell areas       : b=56.482um^2, i=17.482um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=103.550um^2
[04/21 19:53:26    104s]     cell capacitance : b=0.013pF, i=0.024pF, icg=0.000pF, dcg=0.000pF, l=0.023pF, total=0.060pF
[04/21 19:53:26    104s]     sink capacitance : total=0.091pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.002pF
[04/21 19:53:26    104s]     wire capacitance : top=0.000pF, trunk=0.031pF, leaf=0.052pF, total=0.083pF
[04/21 19:53:26    104s]     wire lengths     : top=0.000um, trunk=193.950um, leaf=428.860um, total=622.810um
[04/21 19:53:26    104s]     hp wire lengths  : top=0.000um, trunk=196.390um, leaf=171.995um, total=368.385um
[04/21 19:53:26    104s]   Clock DAG net violations before polishing:
[04/21 19:53:26    104s]     Fanout : {count=1, worst=[1652]} avg=1652 sd=0 sum=1652
[04/21 19:53:26    104s]   Clock DAG primary half-corner transition distribution before polishing:
[04/21 19:53:26    104s]     Trunk : target=0.500ns count=3 avg=0.134ns sd=0.101ns min=0.066ns max=0.250ns {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    104s]     Leaf  : target=0.500ns count=2 avg=0.111ns sd=0.157ns min=0.000ns max=0.222ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:26    104s]   Clock DAG library cell distribution before polishing {count}:
[04/21 19:53:26    104s]      Bufs: CLKBUFHDV24: 2 
[04/21 19:53:26    104s]      Invs: CLKINHDV20: 1 
[04/21 19:53:26    104s]    Logics: NOR2HDV16: 1 
[04/21 19:53:26    104s]   Primary reporting skew groups before polishing:
[04/21 19:53:26    104s]     skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.083], skew [0.833 vs 0.832*]
[04/21 19:53:27    104s]         min path sink: Timer_Counter_16_bit_1_inst_TCNTn_reg[15]/CK
[04/21 19:53:27    104s]         max path sink: Timer_Counter2_8_bit_inst_OCRnB_reg[7]/CK
[04/21 19:53:27    104s]   Skew group summary before polishing:
[04/21 19:53:27    104s]     skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.083], skew [0.833 vs 0.832*]
[04/21 19:53:27    104s]     skew_group CLK/functional_ss_v1p08_125c: insertion delay [min=1.250, max=2.083], skew [0.833 vs 0.832*]
[04/21 19:53:27    104s]   
[04/21 19:53:27    104s]   
[04/21 19:53:27    104s]   Merging balancing drivers for power...
[04/21 19:53:27    104s]     Clock DAG hash before 'Merging balancing drivers for power': 15558294091819675945 15315585078011999645
[04/21 19:53:27    104s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[04/21 19:53:27    104s]       delay calculator: calls=5598, total_wall_time=0.090s, mean_wall_time=0.016ms
[04/21 19:53:27    104s]       legalizer: calls=109, total_wall_time=0.002s, mean_wall_time=0.014ms
[04/21 19:53:27    104s]       steiner router: calls=5460, total_wall_time=0.032s, mean_wall_time=0.006ms
[04/21 19:53:27    104s]     Tried: 6 Succeeded: 0
[04/21 19:53:27    104s]     Clock DAG hash after 'Merging balancing drivers for power': 15558294091819675945 15315585078011999645
[04/21 19:53:27    104s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[04/21 19:53:27    104s]       delay calculator: calls=5598, total_wall_time=0.090s, mean_wall_time=0.016ms
[04/21 19:53:27    104s]       legalizer: calls=109, total_wall_time=0.002s, mean_wall_time=0.014ms
[04/21 19:53:27    104s]       steiner router: calls=5460, total_wall_time=0.032s, mean_wall_time=0.006ms
[04/21 19:53:27    104s]     Clock DAG stats after 'Merging balancing drivers for power':
[04/21 19:53:27    104s]       cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:53:27    104s]       sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:27    104s]       misc counts      : r=1, pp=0, mci=0
[04/21 19:53:27    104s]       cell areas       : b=56.482um^2, i=17.482um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=103.550um^2
[04/21 19:53:27    104s]       cell capacitance : b=0.013pF, i=0.024pF, icg=0.000pF, dcg=0.000pF, l=0.023pF, total=0.060pF
[04/21 19:53:27    104s]       sink capacitance : total=0.091pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.002pF
[04/21 19:53:27    104s]       wire capacitance : top=0.000pF, trunk=0.031pF, leaf=0.052pF, total=0.083pF
[04/21 19:53:27    104s]       wire lengths     : top=0.000um, trunk=193.950um, leaf=428.860um, total=622.810um
[04/21 19:53:27    104s]       hp wire lengths  : top=0.000um, trunk=196.390um, leaf=171.995um, total=368.385um
[04/21 19:53:27    104s]     Clock DAG net violations after 'Merging balancing drivers for power':
[04/21 19:53:27    104s]       Fanout : {count=1, worst=[1652]} avg=1652 sd=0 sum=1652
[04/21 19:53:27    104s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[04/21 19:53:27    104s]       Trunk : target=0.500ns count=3 avg=0.134ns sd=0.101ns min=0.066ns max=0.250ns {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:27    104s]       Leaf  : target=0.500ns count=2 avg=0.111ns sd=0.157ns min=0.000ns max=0.222ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:27    104s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[04/21 19:53:27    104s]        Bufs: CLKBUFHDV24: 2 
[04/21 19:53:27    104s]        Invs: CLKINHDV20: 1 
[04/21 19:53:27    104s]      Logics: NOR2HDV16: 1 
[04/21 19:53:27    104s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[04/21 19:53:27    104s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.083], skew [0.833 vs 0.832*]
[04/21 19:53:27    104s]           min path sink: Timer_Counter_16_bit_1_inst_TCNTn_reg[15]/CK
[04/21 19:53:27    104s]           max path sink: Timer_Counter2_8_bit_inst_OCRnB_reg[7]/CK
[04/21 19:53:27    104s]     Skew group summary after 'Merging balancing drivers for power':
[04/21 19:53:27    104s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.083], skew [0.833 vs 0.832*]
[04/21 19:53:27    104s]       skew_group CLK/functional_ss_v1p08_125c: insertion delay [min=1.250, max=2.083], skew [0.833 vs 0.832*]
[04/21 19:53:27    104s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:27    104s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:27    104s]   Improving clock skew...
[04/21 19:53:27    104s]     Clock DAG hash before 'Improving clock skew': 15558294091819675945 15315585078011999645
[04/21 19:53:27    104s]     CTS services accumulated run-time stats before 'Improving clock skew':
[04/21 19:53:27    104s]       delay calculator: calls=5598, total_wall_time=0.090s, mean_wall_time=0.016ms
[04/21 19:53:27    104s]       legalizer: calls=109, total_wall_time=0.002s, mean_wall_time=0.014ms
[04/21 19:53:27    104s]       steiner router: calls=5460, total_wall_time=0.032s, mean_wall_time=0.006ms
[04/21 19:53:27    104s]     Iteration 1...
[04/21 19:53:27    104s]       Path optimization required 0 stage delay updates 
[04/21 19:53:27    104s]       Path optimization required 13 stage delay updates 
[04/21 19:53:27    104s]     Iteration 1 done.
[04/21 19:53:27    104s]     Clock DAG hash after 'Improving clock skew': 13896324222519711748 4582906514057719440
[04/21 19:53:27    104s]     CTS services accumulated run-time stats after 'Improving clock skew':
[04/21 19:53:27    104s]       delay calculator: calls=5617, total_wall_time=0.092s, mean_wall_time=0.016ms
[04/21 19:53:27    104s]       legalizer: calls=114, total_wall_time=0.002s, mean_wall_time=0.014ms
[04/21 19:53:27    104s]       steiner router: calls=5472, total_wall_time=0.034s, mean_wall_time=0.006ms
[04/21 19:53:27    104s]     Clock DAG stats after 'Improving clock skew':
[04/21 19:53:27    104s]       cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:53:27    104s]       sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:27    104s]       misc counts      : r=1, pp=0, mci=0
[04/21 19:53:27    104s]       cell areas       : b=56.482um^2, i=17.482um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=103.550um^2
[04/21 19:53:27    104s]       cell capacitance : b=0.013pF, i=0.024pF, icg=0.000pF, dcg=0.000pF, l=0.023pF, total=0.060pF
[04/21 19:53:27    104s]       sink capacitance : total=0.091pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.002pF
[04/21 19:53:27    104s]       wire capacitance : top=0.000pF, trunk=0.025pF, leaf=0.059pF, total=0.084pF
[04/21 19:53:27    104s]       wire lengths     : top=0.000um, trunk=197.610um, leaf=483.800um, total=681.410um
[04/21 19:53:27    104s]       hp wire lengths  : top=0.000um, trunk=193.110um, leaf=226.935um, total=420.045um
[04/21 19:53:27    104s]     Clock DAG net violations after 'Improving clock skew':
[04/21 19:53:27    104s]       Fanout : {count=1, worst=[1652]} avg=1652 sd=0 sum=1652
[04/21 19:53:27    104s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[04/21 19:53:27    104s]       Trunk : target=0.500ns count=3 avg=0.128ns sd=0.089ns min=0.066ns max=0.230ns {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:27    104s]       Leaf  : target=0.500ns count=2 avg=0.116ns sd=0.163ns min=0.000ns max=0.231ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:27    104s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[04/21 19:53:27    104s]        Bufs: CLKBUFHDV24: 2 
[04/21 19:53:27    104s]        Invs: CLKINHDV20: 1 
[04/21 19:53:27    104s]      Logics: NOR2HDV16: 1 
[04/21 19:53:27    104s]     Primary reporting skew groups after 'Improving clock skew':
[04/21 19:53:27    104s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.068, avg=1.275, sd=0.140, skn=5.470, kur=27.949], skew [0.818 vs 0.832], 100% {1.250, 2.068} (wid=1.261 ws=0.011) (gid=0.806 gs=0.806)
[04/21 19:53:27    104s]           min path sink: Timer_Counter_16_bit_1_inst_TCNTn_reg[15]/CK
[04/21 19:53:27    104s]           max path sink: Timer_Counter2_8_bit_inst_OCRnB_reg[6]/CK
[04/21 19:53:27    104s]     Skew group summary after 'Improving clock skew':
[04/21 19:53:27    104s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.068, avg=1.275, sd=0.140, skn=5.470, kur=27.949], skew [0.818 vs 0.832], 100% {1.250, 2.068} (wid=1.261 ws=0.011) (gid=0.806 gs=0.806)
[04/21 19:53:27    104s]       skew_group CLK/functional_ss_v1p08_125c: insertion delay [min=1.250, max=2.068, avg=1.275, sd=0.140, skn=5.470, kur=27.949], skew [0.818 vs 0.832], 100% {1.250, 2.068} (wid=1.261 ws=0.011) (gid=0.806 gs=0.806)
[04/21 19:53:27    104s]     Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:27    104s]   Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/21 19:53:27    104s]   Moving gates to reduce wire capacitance...
[04/21 19:53:27    104s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 13896324222519711748 4582906514057719440
[04/21 19:53:27    104s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[04/21 19:53:27    104s]       delay calculator: calls=5617, total_wall_time=0.092s, mean_wall_time=0.016ms
[04/21 19:53:27    104s]       legalizer: calls=114, total_wall_time=0.002s, mean_wall_time=0.014ms
[04/21 19:53:27    104s]       steiner router: calls=5472, total_wall_time=0.034s, mean_wall_time=0.006ms
[04/21 19:53:27    104s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[04/21 19:53:27    104s]     Iteration 1...
[04/21 19:53:27    104s]       Artificially removing short and long paths...
[04/21 19:53:27    104s]         Clock DAG hash before 'Artificially removing short and long paths': 13896324222519711748 4582906514057719440
[04/21 19:53:27    104s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[04/21 19:53:27    104s]           delay calculator: calls=5617, total_wall_time=0.092s, mean_wall_time=0.016ms
[04/21 19:53:27    104s]           legalizer: calls=114, total_wall_time=0.002s, mean_wall_time=0.014ms
[04/21 19:53:27    104s]           steiner router: calls=5472, total_wall_time=0.034s, mean_wall_time=0.006ms
[04/21 19:53:27    104s]         For skew_group CLK/functional_ff_v1p32 target band (1.250, 2.068)
[04/21 19:53:27    104s]         For skew_group CLK/functional_ss_v1p08_125c target band (1.250, 2.068)
[04/21 19:53:27    104s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:27    104s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:27    104s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[04/21 19:53:27    104s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 13896324222519711748 4582906514057719440
[04/21 19:53:27    104s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[04/21 19:53:27    104s]           delay calculator: calls=5617, total_wall_time=0.092s, mean_wall_time=0.016ms
[04/21 19:53:27    104s]           legalizer: calls=114, total_wall_time=0.002s, mean_wall_time=0.014ms
[04/21 19:53:27    104s]           steiner router: calls=5472, total_wall_time=0.034s, mean_wall_time=0.006ms
[04/21 19:53:27    104s]         Legalizer releasing space for clock trees
[04/21 19:53:27    104s]         Legalizing clock trees...
[04/21 19:53:27    104s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:27    104s]         Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:27    104s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:27    104s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[04/21 19:53:27    104s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 16271368030301145224 17229092974989818404
[04/21 19:53:27    104s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[04/21 19:53:27    104s]           delay calculator: calls=5624, total_wall_time=0.092s, mean_wall_time=0.016ms
[04/21 19:53:27    104s]           legalizer: calls=126, total_wall_time=0.002s, mean_wall_time=0.014ms
[04/21 19:53:27    104s]           steiner router: calls=5478, total_wall_time=0.034s, mean_wall_time=0.006ms
[04/21 19:53:27    104s]         Moving gates: 
[04/21 19:53:27    104s]         Legalizer releasing space for clock trees
[04/21 19:53:27    104s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[04/21 19:53:27    104s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:27    104s]         100% 
[04/21 19:53:27    104s]         Legalizer API calls during this step: 45 succeeded with high effort: 45 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:27    104s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/21 19:53:27    104s]     Iteration 1 done.
[04/21 19:53:27    104s]     Iteration 2...
[04/21 19:53:27    104s]       Artificially removing short and long paths...
[04/21 19:53:27    104s]         Clock DAG hash before 'Artificially removing short and long paths': 14548396817877688121 3223506886804045341
[04/21 19:53:27    104s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[04/21 19:53:27    104s]           delay calculator: calls=5657, total_wall_time=0.094s, mean_wall_time=0.017ms
[04/21 19:53:27    104s]           legalizer: calls=171, total_wall_time=0.002s, mean_wall_time=0.012ms
[04/21 19:53:27    104s]           steiner router: calls=5518, total_wall_time=0.037s, mean_wall_time=0.007ms
[04/21 19:53:27    104s]         For skew_group CLK/functional_ff_v1p32 target band (1.250, 2.062)
[04/21 19:53:27    104s]         For skew_group CLK/functional_ss_v1p08_125c target band (1.250, 2.062)
[04/21 19:53:27    104s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:27    104s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:27    104s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[04/21 19:53:27    104s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 14548396817877688121 3223506886804045341
[04/21 19:53:27    104s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[04/21 19:53:27    104s]           delay calculator: calls=5660, total_wall_time=0.094s, mean_wall_time=0.017ms
[04/21 19:53:27    104s]           legalizer: calls=171, total_wall_time=0.002s, mean_wall_time=0.012ms
[04/21 19:53:27    104s]           steiner router: calls=5520, total_wall_time=0.037s, mean_wall_time=0.007ms
[04/21 19:53:27    104s]         Legalizer releasing space for clock trees
[04/21 19:53:27    104s]         Legalizing clock trees...
[04/21 19:53:27    104s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:27    104s]         Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:27    104s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:27    104s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[04/21 19:53:27    104s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 14548396817877688121 3223506886804045341
[04/21 19:53:27    104s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[04/21 19:53:27    104s]           delay calculator: calls=5664, total_wall_time=0.094s, mean_wall_time=0.017ms
[04/21 19:53:27    104s]           legalizer: calls=183, total_wall_time=0.002s, mean_wall_time=0.012ms
[04/21 19:53:27    104s]           steiner router: calls=5526, total_wall_time=0.037s, mean_wall_time=0.007ms
[04/21 19:53:27    104s]         Moving gates: 
[04/21 19:53:27    104s]         Legalizer releasing space for clock trees
[04/21 19:53:27    104s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[04/21 19:53:27    104s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:27    104s]         100% 
[04/21 19:53:27    104s]         Legalizer API calls during this step: 45 succeeded with high effort: 45 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:27    104s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/21 19:53:27    104s]     Iteration 2 done.
[04/21 19:53:27    104s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[04/21 19:53:27    104s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 4959759623691707215 1789172624621890915
[04/21 19:53:27    104s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[04/21 19:53:27    104s]       delay calculator: calls=5693, total_wall_time=0.095s, mean_wall_time=0.017ms
[04/21 19:53:27    104s]       legalizer: calls=228, total_wall_time=0.003s, mean_wall_time=0.011ms
[04/21 19:53:27    104s]       steiner router: calls=5560, total_wall_time=0.039s, mean_wall_time=0.007ms
[04/21 19:53:27    104s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[04/21 19:53:27    104s]       cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:53:27    104s]       sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:27    104s]       misc counts      : r=1, pp=0, mci=0
[04/21 19:53:27    104s]       cell areas       : b=56.482um^2, i=17.482um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=103.550um^2
[04/21 19:53:27    104s]       cell capacitance : b=0.013pF, i=0.024pF, icg=0.000pF, dcg=0.000pF, l=0.023pF, total=0.060pF
[04/21 19:53:27    104s]       sink capacitance : total=0.091pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.002pF
[04/21 19:53:27    104s]       wire capacitance : top=0.000pF, trunk=0.025pF, leaf=0.051pF, total=0.076pF
[04/21 19:53:27    104s]       wire lengths     : top=0.000um, trunk=168.120um, leaf=409.180um, total=577.300um
[04/21 19:53:27    104s]       hp wire lengths  : top=0.000um, trunk=180.400um, leaf=153.135um, total=333.535um
[04/21 19:53:27    104s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance':
[04/21 19:53:27    104s]       Fanout : {count=1, worst=[1652]} avg=1652 sd=0 sum=1652
[04/21 19:53:27    104s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[04/21 19:53:27    104s]       Trunk : target=0.500ns count=3 avg=0.128ns sd=0.089ns min=0.067ns max=0.230ns {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:27    104s]       Leaf  : target=0.500ns count=2 avg=0.110ns sd=0.155ns min=0.000ns max=0.219ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:27    104s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[04/21 19:53:27    104s]        Bufs: CLKBUFHDV24: 2 
[04/21 19:53:27    104s]        Invs: CLKINHDV20: 1 
[04/21 19:53:27    104s]      Logics: NOR2HDV16: 1 
[04/21 19:53:27    104s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[04/21 19:53:27    104s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.060, avg=1.275, sd=0.139, skn=5.470, kur=27.949], skew [0.810 vs 0.832], 100% {1.250, 2.060} (wid=1.257 ws=0.007) (gid=0.803 gs=0.803)
[04/21 19:53:27    104s]           min path sink: Timer_Counter_16_bit_1_inst_TCNTn_reg[15]/CK
[04/21 19:53:27    104s]           max path sink: Timer_Counter2_8_bit_inst_OCRnA_reg[5]/CK
[04/21 19:53:27    104s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[04/21 19:53:27    104s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.060, avg=1.275, sd=0.139, skn=5.470, kur=27.949], skew [0.810 vs 0.832], 100% {1.250, 2.060} (wid=1.257 ws=0.007) (gid=0.803 gs=0.803)
[04/21 19:53:27    104s]       skew_group CLK/functional_ss_v1p08_125c: insertion delay [min=1.250, max=2.060, avg=1.275, sd=0.139, skn=5.470, kur=27.949], skew [0.810 vs 0.832], 100% {1.250, 2.060} (wid=1.257 ws=0.007) (gid=0.803 gs=0.803)
[04/21 19:53:27    104s]     Legalizer API calls during this step: 114 succeeded with high effort: 114 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:27    104s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/21 19:53:27    104s]   Reducing clock tree power 3...
[04/21 19:53:27    104s]     Clock DAG hash before 'Reducing clock tree power 3': 4959759623691707215 1789172624621890915
[04/21 19:53:27    104s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[04/21 19:53:27    104s]       delay calculator: calls=5693, total_wall_time=0.095s, mean_wall_time=0.017ms
[04/21 19:53:27    104s]       legalizer: calls=228, total_wall_time=0.003s, mean_wall_time=0.011ms
[04/21 19:53:27    104s]       steiner router: calls=5560, total_wall_time=0.039s, mean_wall_time=0.007ms
[04/21 19:53:27    104s]     Artificially removing short and long paths...
[04/21 19:53:27    104s]       Clock DAG hash before 'Artificially removing short and long paths': 4959759623691707215 1789172624621890915
[04/21 19:53:27    104s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[04/21 19:53:27    104s]         delay calculator: calls=5693, total_wall_time=0.095s, mean_wall_time=0.017ms
[04/21 19:53:27    104s]         legalizer: calls=228, total_wall_time=0.003s, mean_wall_time=0.011ms
[04/21 19:53:27    104s]         steiner router: calls=5560, total_wall_time=0.039s, mean_wall_time=0.007ms
[04/21 19:53:27    104s]       For skew_group CLK/functional_ff_v1p32 target band (1.250, 2.060)
[04/21 19:53:27    104s]       For skew_group CLK/functional_ss_v1p08_125c target band (1.250, 2.060)
[04/21 19:53:27    104s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:27    104s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:27    104s]     Initial gate capacitance is (rise=0.151pF fall=0.138pF).
[04/21 19:53:27    104s]     Resizing gates: 
[04/21 19:53:27    104s]     Legalizer releasing space for clock trees
[04/21 19:53:27    104s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[04/21 19:53:27    104s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:27    104s]     100% 
[04/21 19:53:27    104s]     Iteration 1: gate capacitance is (rise=0.146pF fall=0.134pF).
[04/21 19:53:27    104s]     Resizing gates: 
[04/21 19:53:27    104s]     Legalizer releasing space for clock trees
[04/21 19:53:27    104s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[04/21 19:53:27    104s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:27    104s]     100% 
[04/21 19:53:27    104s]     Clock DAG hash after 'Reducing clock tree power 3': 12852064836110637546 16989559250606960790
[04/21 19:53:27    104s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[04/21 19:53:27    104s]       delay calculator: calls=5805, total_wall_time=0.099s, mean_wall_time=0.017ms
[04/21 19:53:27    104s]       legalizer: calls=260, total_wall_time=0.003s, mean_wall_time=0.011ms
[04/21 19:53:27    104s]       steiner router: calls=5600, total_wall_time=0.041s, mean_wall_time=0.007ms
[04/21 19:53:27    104s]     Clock DAG stats after 'Reducing clock tree power 3':
[04/21 19:53:27    104s]       cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:53:27    104s]       sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:27    104s]       misc counts      : r=1, pp=0, mci=0
[04/21 19:53:27    104s]       cell areas       : b=47.068um^2, i=14.793um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=91.446um^2
[04/21 19:53:27    104s]       cell capacitance : b=0.013pF, i=0.019pF, icg=0.000pF, dcg=0.000pF, l=0.023pF, total=0.055pF
[04/21 19:53:27    104s]       sink capacitance : total=0.091pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.002pF
[04/21 19:53:27    104s]       wire capacitance : top=0.000pF, trunk=0.026pF, leaf=0.051pF, total=0.077pF
[04/21 19:53:27    104s]       wire lengths     : top=0.000um, trunk=170.990um, leaf=409.180um, total=580.170um
[04/21 19:53:27    104s]       hp wire lengths  : top=0.000um, trunk=180.400um, leaf=153.135um, total=333.535um
[04/21 19:53:27    104s]     Clock DAG net violations after 'Reducing clock tree power 3':
[04/21 19:53:27    104s]       Fanout : {count=1, worst=[1652]} avg=1652 sd=0 sum=1652
[04/21 19:53:27    104s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[04/21 19:53:27    104s]       Trunk : target=0.500ns count=3 avg=0.133ns sd=0.084ns min=0.076ns max=0.230ns {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:27    104s]       Leaf  : target=0.500ns count=2 avg=0.110ns sd=0.155ns min=0.000ns max=0.219ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:27    104s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[04/21 19:53:27    104s]        Bufs: CLKBUFHDV24: 1 CLKBUFHDV16: 1 
[04/21 19:53:27    104s]        Invs: CLKINHDV16: 1 
[04/21 19:53:27    104s]      Logics: NOR2HDV16: 1 
[04/21 19:53:27    104s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[04/21 19:53:27    104s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.081, avg=1.275, sd=0.143, skn=5.470, kur=27.949], skew [0.831 vs 0.832], 100% {1.250, 2.081} (wid=1.257 ws=0.007) (gid=0.823 gs=0.823)
[04/21 19:53:27    105s]           min path sink: Timer_Counter_16_bit_1_inst_TCNTn_reg[15]/CK
[04/21 19:53:27    105s]           max path sink: Timer_Counter2_8_bit_inst_OCRnA_reg[5]/CK
[04/21 19:53:27    105s]     Skew group summary after 'Reducing clock tree power 3':
[04/21 19:53:27    105s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.081, avg=1.275, sd=0.143, skn=5.470, kur=27.949], skew [0.831 vs 0.832], 100% {1.250, 2.081} (wid=1.257 ws=0.007) (gid=0.823 gs=0.823)
[04/21 19:53:27    105s]       skew_group CLK/functional_ss_v1p08_125c: insertion delay [min=1.250, max=2.081, avg=1.275, sd=0.143, skn=5.470, kur=27.949], skew [0.831 vs 0.832], 100% {1.250, 2.081} (wid=1.257 ws=0.007) (gid=0.823 gs=0.823)
[04/21 19:53:27    105s]     Legalizer API calls during this step: 32 succeeded with high effort: 32 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:27    105s]   Reducing clock tree power 3 done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/21 19:53:27    105s]   Improving insertion delay...
[04/21 19:53:27    105s]     Clock DAG hash before 'Improving insertion delay': 12852064836110637546 16989559250606960790
[04/21 19:53:27    105s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[04/21 19:53:27    105s]       delay calculator: calls=5805, total_wall_time=0.099s, mean_wall_time=0.017ms
[04/21 19:53:27    105s]       legalizer: calls=260, total_wall_time=0.003s, mean_wall_time=0.011ms
[04/21 19:53:27    105s]       steiner router: calls=5600, total_wall_time=0.041s, mean_wall_time=0.007ms
[04/21 19:53:27    105s]     Clock DAG hash after 'Improving insertion delay': 12852064836110637546 16989559250606960790
[04/21 19:53:27    105s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[04/21 19:53:27    105s]       delay calculator: calls=5805, total_wall_time=0.099s, mean_wall_time=0.017ms
[04/21 19:53:27    105s]       legalizer: calls=260, total_wall_time=0.003s, mean_wall_time=0.011ms
[04/21 19:53:27    105s]       steiner router: calls=5600, total_wall_time=0.041s, mean_wall_time=0.007ms
[04/21 19:53:27    105s]     Clock DAG stats after 'Improving insertion delay':
[04/21 19:53:27    105s]       cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:53:27    105s]       sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:27    105s]       misc counts      : r=1, pp=0, mci=0
[04/21 19:53:27    105s]       cell areas       : b=47.068um^2, i=14.793um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=91.446um^2
[04/21 19:53:27    105s]       cell capacitance : b=0.013pF, i=0.019pF, icg=0.000pF, dcg=0.000pF, l=0.023pF, total=0.055pF
[04/21 19:53:27    105s]       sink capacitance : total=0.091pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.002pF
[04/21 19:53:27    105s]       wire capacitance : top=0.000pF, trunk=0.026pF, leaf=0.051pF, total=0.077pF
[04/21 19:53:27    105s]       wire lengths     : top=0.000um, trunk=170.990um, leaf=409.180um, total=580.170um
[04/21 19:53:27    105s]       hp wire lengths  : top=0.000um, trunk=180.400um, leaf=153.135um, total=333.535um
[04/21 19:53:27    105s]     Clock DAG net violations after 'Improving insertion delay':
[04/21 19:53:27    105s]       Fanout : {count=1, worst=[1652]} avg=1652 sd=0 sum=1652
[04/21 19:53:27    105s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[04/21 19:53:27    105s]       Trunk : target=0.500ns count=3 avg=0.133ns sd=0.084ns min=0.076ns max=0.230ns {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:27    105s]       Leaf  : target=0.500ns count=2 avg=0.110ns sd=0.155ns min=0.000ns max=0.219ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:27    105s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[04/21 19:53:27    105s]        Bufs: CLKBUFHDV24: 1 CLKBUFHDV16: 1 
[04/21 19:53:27    105s]        Invs: CLKINHDV16: 1 
[04/21 19:53:27    105s]      Logics: NOR2HDV16: 1 
[04/21 19:53:27    105s]     Primary reporting skew groups after 'Improving insertion delay':
[04/21 19:53:27    105s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.081, avg=1.275, sd=0.143, skn=5.470, kur=27.949], skew [0.831 vs 0.832], 100% {1.250, 2.081} (wid=1.257 ws=0.007) (gid=0.823 gs=0.823)
[04/21 19:53:27    105s]           min path sink: Timer_Counter_16_bit_1_inst_TCNTn_reg[15]/CK
[04/21 19:53:27    105s]           max path sink: Timer_Counter2_8_bit_inst_OCRnA_reg[5]/CK
[04/21 19:53:27    105s]     Skew group summary after 'Improving insertion delay':
[04/21 19:53:27    105s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.081, avg=1.275, sd=0.143, skn=5.470, kur=27.949], skew [0.831 vs 0.832], 100% {1.250, 2.081} (wid=1.257 ws=0.007) (gid=0.823 gs=0.823)
[04/21 19:53:27    105s]       skew_group CLK/functional_ss_v1p08_125c: insertion delay [min=1.250, max=2.081, avg=1.275, sd=0.143, skn=5.470, kur=27.949], skew [0.831 vs 0.832], 100% {1.250, 2.081} (wid=1.257 ws=0.007) (gid=0.823 gs=0.823)
[04/21 19:53:27    105s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:27    105s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:27    105s]   Wire Opt OverFix...
[04/21 19:53:27    105s]     Clock DAG hash before 'Wire Opt OverFix': 12852064836110637546 16989559250606960790
[04/21 19:53:27    105s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[04/21 19:53:27    105s]       delay calculator: calls=5805, total_wall_time=0.099s, mean_wall_time=0.017ms
[04/21 19:53:27    105s]       legalizer: calls=260, total_wall_time=0.003s, mean_wall_time=0.011ms
[04/21 19:53:27    105s]       steiner router: calls=5600, total_wall_time=0.041s, mean_wall_time=0.007ms
[04/21 19:53:27    105s]     Wire Reduction extra effort...
[04/21 19:53:27    105s]       Clock DAG hash before 'Wire Reduction extra effort': 12852064836110637546 16989559250606960790
[04/21 19:53:27    105s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[04/21 19:53:27    105s]         delay calculator: calls=5805, total_wall_time=0.099s, mean_wall_time=0.017ms
[04/21 19:53:27    105s]         legalizer: calls=260, total_wall_time=0.003s, mean_wall_time=0.011ms
[04/21 19:53:27    105s]         steiner router: calls=5600, total_wall_time=0.041s, mean_wall_time=0.007ms
[04/21 19:53:27    105s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[04/21 19:53:27    105s]       Artificially removing short and long paths...
[04/21 19:53:27    105s]         Clock DAG hash before 'Artificially removing short and long paths': 12852064836110637546 16989559250606960790
[04/21 19:53:27    105s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[04/21 19:53:27    105s]           delay calculator: calls=5805, total_wall_time=0.099s, mean_wall_time=0.017ms
[04/21 19:53:27    105s]           legalizer: calls=260, total_wall_time=0.003s, mean_wall_time=0.011ms
[04/21 19:53:27    105s]           steiner router: calls=5600, total_wall_time=0.041s, mean_wall_time=0.007ms
[04/21 19:53:27    105s]         For skew_group CLK/functional_ff_v1p32 target band (1.250, 2.081)
[04/21 19:53:27    105s]         For skew_group CLK/functional_ss_v1p08_125c target band (1.250, 2.081)
[04/21 19:53:27    105s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:27    105s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:27    105s]       Global shorten wires A0...
[04/21 19:53:27    105s]         Clock DAG hash before 'Global shorten wires A0': 12852064836110637546 16989559250606960790
[04/21 19:53:27    105s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[04/21 19:53:27    105s]           delay calculator: calls=5805, total_wall_time=0.099s, mean_wall_time=0.017ms
[04/21 19:53:27    105s]           legalizer: calls=260, total_wall_time=0.003s, mean_wall_time=0.011ms
[04/21 19:53:27    105s]           steiner router: calls=5600, total_wall_time=0.041s, mean_wall_time=0.007ms
[04/21 19:53:27    105s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:27    105s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:27    105s]       Move For Wirelength - core...
[04/21 19:53:27    105s]         Clock DAG hash before 'Move For Wirelength - core': 12852064836110637546 16989559250606960790
[04/21 19:53:27    105s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[04/21 19:53:27    105s]           delay calculator: calls=5805, total_wall_time=0.099s, mean_wall_time=0.017ms
[04/21 19:53:27    105s]           legalizer: calls=260, total_wall_time=0.003s, mean_wall_time=0.011ms
[04/21 19:53:27    105s]           steiner router: calls=5600, total_wall_time=0.041s, mean_wall_time=0.007ms
[04/21 19:53:27    105s]         Move for wirelength. considered=5, filtered=0, permitted=4, cannotCompute=1, computed=3, moveTooSmall=4, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=5, accepted=2
[04/21 19:53:27    105s]         Max accepted move=72.160um, total accepted move=75.850um, average move=37.925um
[04/21 19:53:27    105s]         Move for wirelength. considered=5, filtered=0, permitted=4, cannotCompute=1, computed=3, moveTooSmall=1, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=3, accepted=2
[04/21 19:53:27    105s]         Max accepted move=34.850um, total accepted move=67.650um, average move=33.825um
[04/21 19:53:27    105s]         Move for wirelength. considered=5, filtered=0, permitted=4, cannotCompute=1, computed=3, moveTooSmall=1, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=7, accepted=1
[04/21 19:53:27    105s]         Max accepted move=11.480um, total accepted move=11.480um, average move=11.480um
[04/21 19:53:27    105s]         Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:27    105s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:27    105s]       Global shorten wires A1...
[04/21 19:53:27    105s]         Clock DAG hash before 'Global shorten wires A1': 3807855275791246138 2641334608399224486
[04/21 19:53:27    105s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[04/21 19:53:27    105s]           delay calculator: calls=5826, total_wall_time=0.100s, mean_wall_time=0.017ms
[04/21 19:53:27    105s]           legalizer: calls=288, total_wall_time=0.003s, mean_wall_time=0.010ms
[04/21 19:53:27    105s]           steiner router: calls=5646, total_wall_time=0.044s, mean_wall_time=0.008ms
[04/21 19:53:27    105s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:27    105s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:27    105s]       Move For Wirelength - core...
[04/21 19:53:27    105s]         Clock DAG hash before 'Move For Wirelength - core': 3807855275791246138 2641334608399224486
[04/21 19:53:27    105s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[04/21 19:53:27    105s]           delay calculator: calls=5828, total_wall_time=0.100s, mean_wall_time=0.017ms
[04/21 19:53:27    105s]           legalizer: calls=288, total_wall_time=0.003s, mean_wall_time=0.010ms
[04/21 19:53:27    105s]           steiner router: calls=5648, total_wall_time=0.044s, mean_wall_time=0.008ms
[04/21 19:53:27    105s]         Move for wirelength. considered=5, filtered=0, permitted=4, cannotCompute=4, computed=0, moveTooSmall=6, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[04/21 19:53:27    105s]         Max accepted move=0.000um, total accepted move=0.000um
[04/21 19:53:27    105s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:27    105s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:27    105s]       Global shorten wires B...
[04/21 19:53:27    105s]         Clock DAG hash before 'Global shorten wires B': 3807855275791246138 2641334608399224486
[04/21 19:53:27    105s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[04/21 19:53:27    105s]           delay calculator: calls=5828, total_wall_time=0.100s, mean_wall_time=0.017ms
[04/21 19:53:27    105s]           legalizer: calls=288, total_wall_time=0.003s, mean_wall_time=0.010ms
[04/21 19:53:27    105s]           steiner router: calls=5648, total_wall_time=0.044s, mean_wall_time=0.008ms
[04/21 19:53:27    105s]         Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:27    105s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:27    105s]       Move For Wirelength - branch...
[04/21 19:53:27    105s]         Clock DAG hash before 'Move For Wirelength - branch': 3807855275791246138 2641334608399224486
[04/21 19:53:27    105s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[04/21 19:53:27    105s]           delay calculator: calls=5828, total_wall_time=0.100s, mean_wall_time=0.017ms
[04/21 19:53:27    105s]           legalizer: calls=294, total_wall_time=0.003s, mean_wall_time=0.010ms
[04/21 19:53:27    105s]           steiner router: calls=5648, total_wall_time=0.044s, mean_wall_time=0.008ms
[04/21 19:53:27    105s]         Move for wirelength. considered=5, filtered=0, permitted=4, cannotCompute=1, computed=3, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=3, accepted=0
[04/21 19:53:27    105s]         Max accepted move=0.000um, total accepted move=0.000um
[04/21 19:53:27    105s]         Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:27    105s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:27    105s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[04/21 19:53:27    105s]       Clock DAG hash after 'Wire Reduction extra effort': 3807855275791246138 2641334608399224486
[04/21 19:53:27    105s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[04/21 19:53:27    105s]         delay calculator: calls=5828, total_wall_time=0.100s, mean_wall_time=0.017ms
[04/21 19:53:27    105s]         legalizer: calls=297, total_wall_time=0.003s, mean_wall_time=0.010ms
[04/21 19:53:27    105s]         steiner router: calls=5648, total_wall_time=0.044s, mean_wall_time=0.008ms
[04/21 19:53:27    105s]       Clock DAG stats after 'Wire Reduction extra effort':
[04/21 19:53:27    105s]         cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:53:27    105s]         sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:27    105s]         misc counts      : r=1, pp=0, mci=0
[04/21 19:53:27    105s]         cell areas       : b=47.068um^2, i=14.793um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=91.446um^2
[04/21 19:53:27    105s]         cell capacitance : b=0.013pF, i=0.019pF, icg=0.000pF, dcg=0.000pF, l=0.023pF, total=0.055pF
[04/21 19:53:27    105s]         sink capacitance : total=0.091pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.002pF
[04/21 19:53:27    105s]         wire capacitance : top=0.000pF, trunk=0.022pF, leaf=0.051pF, total=0.073pF
[04/21 19:53:27    105s]         wire lengths     : top=0.000um, trunk=148.390um, leaf=409.180um, total=557.570um
[04/21 19:53:27    105s]         hp wire lengths  : top=0.000um, trunk=160.720um, leaf=153.135um, total=313.855um
[04/21 19:53:27    105s]       Clock DAG net violations after 'Wire Reduction extra effort':
[04/21 19:53:27    105s]         Fanout : {count=1, worst=[1652]} avg=1652 sd=0 sum=1652
[04/21 19:53:27    105s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[04/21 19:53:27    105s]         Trunk : target=0.500ns count=3 avg=0.119ns sd=0.040ns min=0.091ns max=0.164ns {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:27    105s]         Leaf  : target=0.500ns count=2 avg=0.110ns sd=0.155ns min=0.000ns max=0.220ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:27    105s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[04/21 19:53:27    105s]          Bufs: CLKBUFHDV24: 1 CLKBUFHDV16: 1 
[04/21 19:53:27    105s]          Invs: CLKINHDV16: 1 
[04/21 19:53:27    105s]        Logics: NOR2HDV16: 1 
[04/21 19:53:27    105s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[04/21 19:53:27    105s]         skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.039, avg=1.274, sd=0.135, skn=5.470, kur=27.949], skew [0.789 vs 0.832], 100% {1.250, 2.039} (wid=1.258 ws=0.008) (gid=0.781 gs=0.781)
[04/21 19:53:27    105s]             min path sink: Timer_Counter_16_bit_1_inst_TCNTn_reg[15]/CK
[04/21 19:53:27    105s]             max path sink: Timer_Counter2_8_bit_inst_OCRnA_reg[5]/CK
[04/21 19:53:27    105s]       Skew group summary after 'Wire Reduction extra effort':
[04/21 19:53:27    105s]         skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.039, avg=1.274, sd=0.135, skn=5.470, kur=27.949], skew [0.789 vs 0.832], 100% {1.250, 2.039} (wid=1.258 ws=0.008) (gid=0.781 gs=0.781)
[04/21 19:53:27    105s]         skew_group CLK/functional_ss_v1p08_125c: insertion delay [min=1.250, max=2.039, avg=1.274, sd=0.135, skn=5.470, kur=27.949], skew [0.789 vs 0.832], 100% {1.250, 2.039} (wid=1.258 ws=0.008) (gid=0.781 gs=0.781)
[04/21 19:53:27    105s]       Legalizer API calls during this step: 37 succeeded with high effort: 37 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:27    105s]     Wire Reduction extra effort done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/21 19:53:27    105s]     Optimizing orientation...
[04/21 19:53:27    105s]     FlipOpt...
[04/21 19:53:27    105s]     Disconnecting clock tree from netlist...
[04/21 19:53:27    105s]     Disconnecting clock tree from netlist done.
[04/21 19:53:27    105s]     Orientation Wirelength Optimization: Attempted = 4 , Succeeded = 0 , Constraints Broken = 4 , CannotMove = 0 , Illegal = 0 , Other = 0
[04/21 19:53:27    105s]     Resynthesising clock tree into netlist...
[04/21 19:53:27    105s]       Reset timing graph...
[04/21 19:53:27    105s] Ignoring AAE DB Resetting ...
[04/21 19:53:27    105s]       Reset timing graph done.
[04/21 19:53:27    105s]     Resynthesising clock tree into netlist done.
[04/21 19:53:27    105s]     FlipOpt done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/21 19:53:27    105s]     Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/21 19:53:27    105s] End AAE Lib Interpolated Model. (MEM=3405.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:53:27    105s]     Clock DAG hash after 'Wire Opt OverFix': 3807855275791246138 2641334608399224486
[04/21 19:53:27    105s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[04/21 19:53:27    105s]       delay calculator: calls=5849, total_wall_time=0.101s, mean_wall_time=0.017ms
[04/21 19:53:27    105s]       legalizer: calls=313, total_wall_time=0.003s, mean_wall_time=0.010ms
[04/21 19:53:27    105s]       steiner router: calls=5684, total_wall_time=0.045s, mean_wall_time=0.008ms
[04/21 19:53:27    105s]     Clock DAG stats after 'Wire Opt OverFix':
[04/21 19:53:27    105s]       cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:53:27    105s]       sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:27    105s]       misc counts      : r=1, pp=0, mci=0
[04/21 19:53:27    105s]       cell areas       : b=47.068um^2, i=14.793um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=91.446um^2
[04/21 19:53:27    105s]       cell capacitance : b=0.013pF, i=0.019pF, icg=0.000pF, dcg=0.000pF, l=0.023pF, total=0.055pF
[04/21 19:53:27    105s]       sink capacitance : total=0.091pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.002pF
[04/21 19:53:27    105s]       wire capacitance : top=0.000pF, trunk=0.022pF, leaf=0.051pF, total=0.073pF
[04/21 19:53:27    105s]       wire lengths     : top=0.000um, trunk=148.390um, leaf=409.180um, total=557.570um
[04/21 19:53:27    105s]       hp wire lengths  : top=0.000um, trunk=160.720um, leaf=153.135um, total=313.855um
[04/21 19:53:27    105s]     Clock DAG net violations after 'Wire Opt OverFix':
[04/21 19:53:27    105s]       Fanout : {count=1, worst=[1652]} avg=1652 sd=0 sum=1652
[04/21 19:53:27    105s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[04/21 19:53:27    105s]       Trunk : target=0.500ns count=3 avg=0.119ns sd=0.040ns min=0.091ns max=0.164ns {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:27    105s]       Leaf  : target=0.500ns count=2 avg=0.110ns sd=0.155ns min=0.000ns max=0.220ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:27    105s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[04/21 19:53:27    105s]        Bufs: CLKBUFHDV24: 1 CLKBUFHDV16: 1 
[04/21 19:53:27    105s]        Invs: CLKINHDV16: 1 
[04/21 19:53:27    105s]      Logics: NOR2HDV16: 1 
[04/21 19:53:27    105s]     Primary reporting skew groups after 'Wire Opt OverFix':
[04/21 19:53:27    105s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.039, avg=1.274, sd=0.135, skn=5.470, kur=27.949], skew [0.789 vs 0.832], 100% {1.250, 2.039} (wid=1.258 ws=0.008) (gid=0.781 gs=0.781)
[04/21 19:53:27    105s]           min path sink: Timer_Counter_16_bit_1_inst_TCNTn_reg[15]/CK
[04/21 19:53:27    105s]           max path sink: Timer_Counter2_8_bit_inst_OCRnA_reg[5]/CK
[04/21 19:53:27    105s]     Skew group summary after 'Wire Opt OverFix':
[04/21 19:53:27    105s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.039, avg=1.274, sd=0.135, skn=5.470, kur=27.949], skew [0.789 vs 0.832], 100% {1.250, 2.039} (wid=1.258 ws=0.008) (gid=0.781 gs=0.781)
[04/21 19:53:27    105s]       skew_group CLK/functional_ss_v1p08_125c: insertion delay [min=1.250, max=2.039, avg=1.274, sd=0.135, skn=5.470, kur=27.949], skew [0.789 vs 0.832], 100% {1.250, 2.039} (wid=1.258 ws=0.008) (gid=0.781 gs=0.781)
[04/21 19:53:27    105s]     Legalizer API calls during this step: 53 succeeded with high effort: 53 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:27    105s]   Wire Opt OverFix done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/21 19:53:27    105s]   Total capacitance is (rise=0.220pF fall=0.207pF), of which (rise=0.073pF fall=0.073pF) is wire, and (rise=0.146pF fall=0.134pF) is gate.
[04/21 19:53:27    105s]   Stage::Polishing done. (took cpu=0:00:00.7 real=0:00:00.7)
[04/21 19:53:27    105s]   Stage::Updating netlist...
[04/21 19:53:27    105s]   Reset timing graph...
[04/21 19:53:27    105s] Ignoring AAE DB Resetting ...
[04/21 19:53:27    105s]   Reset timing graph done.
[04/21 19:53:27    105s]   Setting non-default rules before calling refine place.
[04/21 19:53:27    105s]   Leaving CCOpt scope - Cleaning up placement interface...
[04/21 19:53:27    105s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3405.3M, EPOCH TIME: 1745240007.715178
[04/21 19:53:27    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1806).
[04/21 19:53:27    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:27    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:27    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:27    105s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.016, REAL:0.016, MEM:3331.3M, EPOCH TIME: 1745240007.731250
[04/21 19:53:27    105s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:27    105s]   Leaving CCOpt scope - ClockRefiner...
[04/21 19:53:27    105s]   Assigned high priority to 3 instances.
[04/21 19:53:27    105s]   Soft fixed 4 clock instances.
[04/21 19:53:27    105s]   Performing clock and sink only refine place with checks partially disabled for sinks.
[04/21 19:53:27    105s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short Checks only, Datapath : Skipped.
[04/21 19:53:27    105s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3331.3M, EPOCH TIME: 1745240007.737291
[04/21 19:53:27    105s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3331.3M, EPOCH TIME: 1745240007.737330
[04/21 19:53:27    105s] Processing tracks to init pin-track alignment.
[04/21 19:53:27    105s] z: 2, totalTracks: 1
[04/21 19:53:27    105s] z: 4, totalTracks: 1
[04/21 19:53:27    105s] z: 6, totalTracks: 1
[04/21 19:53:27    105s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:53:27    105s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3331.3M, EPOCH TIME: 1745240007.740478
[04/21 19:53:27    105s] Info: 4 insts are soft-fixed.
[04/21 19:53:27    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:27    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:27    105s] 
[04/21 19:53:27    105s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:53:27    105s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:53:27    105s] OPERPROF:       Starting CMU at level 4, MEM:3331.3M, EPOCH TIME: 1745240007.747942
[04/21 19:53:27    105s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:3331.3M, EPOCH TIME: 1745240007.748565
[04/21 19:53:27    105s] 
[04/21 19:53:27    105s] Bad Lib Cell Checking (CMU) is done! (0)
[04/21 19:53:27    105s] Info: 4 insts are soft-fixed.
[04/21 19:53:27    105s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.009, REAL:0.009, MEM:3331.3M, EPOCH TIME: 1745240007.749075
[04/21 19:53:27    105s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3331.3M, EPOCH TIME: 1745240007.749093
[04/21 19:53:27    105s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3331.3M, EPOCH TIME: 1745240007.749127
[04/21 19:53:27    105s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3331.3MB).
[04/21 19:53:27    105s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.012, REAL:0.012, MEM:3331.3M, EPOCH TIME: 1745240007.749695
[04/21 19:53:27    105s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.012, REAL:0.012, MEM:3331.3M, EPOCH TIME: 1745240007.749713
[04/21 19:53:27    105s] TDRefine: refinePlace mode is spiral
[04/21 19:53:27    105s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2911417.6
[04/21 19:53:27    105s] OPERPROF: Starting Refine-Place at level 1, MEM:3331.3M, EPOCH TIME: 1745240007.749758
[04/21 19:53:27    105s] *** Starting refinePlace (0:01:45 mem=3331.3M) ***
[04/21 19:53:27    105s] Total net bbox length = 2.486e+05 (1.216e+05 1.270e+05) (ext = 1.185e+04)
[04/21 19:53:27    105s] 
[04/21 19:53:27    105s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:53:27    105s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:53:27    105s] Info: 4 insts are soft-fixed.
[04/21 19:53:27    105s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/21 19:53:27    105s] 
[04/21 19:53:27    105s]  === Spiral for Logical I: (movable: 4) ===
[04/21 19:53:27    105s] 
[04/21 19:53:27    105s] FGC Caching: map cells: 0 total: 0  non_cacheable: 0
[04/21 19:53:27    105s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/21 19:53:27    105s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/21 19:53:27    105s] Set min layer with design mode ( 1 )
[04/21 19:53:27    105s] Set max layer with design mode ( 5 )
[04/21 19:53:27    105s] Set min layer with design mode ( 1 )
[04/21 19:53:27    105s] Set max layer with design mode ( 5 )
[04/21 19:53:27    105s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3331.3M, EPOCH TIME: 1745240007.758401
[04/21 19:53:27    105s] Starting refinePlace ...
[04/21 19:53:27    105s] Set min layer with design mode ( 1 )
[04/21 19:53:27    105s] Set max layer with design mode ( 5 )
[04/21 19:53:27    105s] One DDP V2 for no tweak run.
[04/21 19:53:27    105s] 
[04/21 19:53:27    105s]  === Spiral for Logical I: (movable: 1806) ===
[04/21 19:53:27    105s] 
[04/21 19:53:27    105s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[04/21 19:53:27    105s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/21 19:53:27    105s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3307.3MB
[04/21 19:53:27    105s] Statistics of distance of Instance movement in refine placement:
[04/21 19:53:27    105s]   maximum (X+Y) =         0.00 um
[04/21 19:53:27    105s]   mean    (X+Y) =         0.00 um
[04/21 19:53:27    105s] Summary Report:
[04/21 19:53:27    105s] Instances move: 0 (out of 9651 movable)
[04/21 19:53:27    105s] Instances flipped: 0
[04/21 19:53:27    105s] Mean displacement: 0.00 um
[04/21 19:53:27    105s] Max displacement: 0.00 um 
[04/21 19:53:27    105s] Physical-only instances move: 0 (out of 0 movable physical-only)
[04/21 19:53:27    105s] Total instances moved : 0
[04/21 19:53:27    105s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.019, REAL:0.019, MEM:3307.3M, EPOCH TIME: 1745240007.777051
[04/21 19:53:27    105s] Total net bbox length = 2.486e+05 (1.216e+05 1.270e+05) (ext = 1.185e+04)
[04/21 19:53:27    105s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3307.3MB
[04/21 19:53:27    105s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3307.3MB) @(0:01:45 - 0:01:45).
[04/21 19:53:27    105s] *** Finished refinePlace (0:01:45 mem=3307.3M) ***
[04/21 19:53:27    105s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2911417.6
[04/21 19:53:27    105s] OPERPROF: Finished Refine-Place at level 1, CPU:0.031, REAL:0.031, MEM:3307.3M, EPOCH TIME: 1745240007.780692
[04/21 19:53:27    105s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3307.3M, EPOCH TIME: 1745240007.780726
[04/21 19:53:27    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1810).
[04/21 19:53:27    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:27    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:27    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:27    105s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.012, REAL:0.012, MEM:3307.3M, EPOCH TIME: 1745240007.792380
[04/21 19:53:27    105s]   ClockRefiner summary
[04/21 19:53:27    105s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1810).
[04/21 19:53:27    105s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 4).
[04/21 19:53:27    105s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1806).
[04/21 19:53:27    105s]   Restoring pStatusCts on 4 clock instances.
[04/21 19:53:27    105s]   Revert refine place priority changes on 0 instances.
[04/21 19:53:27    105s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/21 19:53:27    105s]   Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/21 19:53:27    105s]   CCOpt::Phase::Implementation done. (took cpu=0:00:01.3 real=0:00:01.3)
[04/21 19:53:27    105s]   CCOpt::Phase::eGRPC...
[04/21 19:53:27    105s]   eGR Post Conditioning...
[04/21 19:53:27    105s]     Clock implementation routing...
[04/21 19:53:27    105s]       Leaving CCOpt scope - Routing Tools...
[04/21 19:53:27    105s] Net route status summary:
[04/21 19:53:27    105s]   Clock:         5 (unrouted=5, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/21 19:53:27    105s]   Non-clock: 10298 (unrouted=551, trialRouted=9747, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=536, (crossesIlmBoundary AND tooFewTerms=0)])
[04/21 19:53:27    105s]       Routing using eGR only...
[04/21 19:53:27    105s]         Early Global Route - eGR only step...
[04/21 19:53:27    105s] (ccopt eGR): There are 5 nets to be routed. 0 nets have skip routing designation.
[04/21 19:53:27    105s] (ccopt eGR): There are 5 nets for routing of which 4 have one or more fixed wires.
[04/21 19:53:27    105s] (ccopt eGR): Start to route 5 all nets
[04/21 19:53:27    105s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[04/21 19:53:27    105s] Type 'man IMPPTN-1250' for more detail.
[04/21 19:53:27    105s] Running pre-eGR process
[04/21 19:53:27    105s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[04/21 19:53:27    105s] Type 'man IMPPTN-1250' for more detail.
[04/21 19:53:27    105s] [PSP]    Started Early Global Route ( Curr Mem: 3.17 MB )
[04/21 19:53:27    105s] (I)      Initializing eGR engine (clean)
[04/21 19:53:27    105s] Set min layer with design mode ( 1 )
[04/21 19:53:27    105s] Set max layer with design mode ( 5 )
[04/21 19:53:27    105s] (I)      clean place blk overflow:
[04/21 19:53:27    105s] (I)      H : enabled 1.00 0
[04/21 19:53:27    105s] (I)      V : enabled 1.00 0
[04/21 19:53:27    105s] (I)      Initializing eGR engine (clean)
[04/21 19:53:27    105s] Set min layer with design mode ( 1 )
[04/21 19:53:27    105s] Set max layer with design mode ( 5 )
[04/21 19:53:27    105s] (I)      clean place blk overflow:
[04/21 19:53:27    105s] (I)      H : enabled 1.00 0
[04/21 19:53:27    105s] (I)      V : enabled 1.00 0
[04/21 19:53:27    105s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3.17 MB )
[04/21 19:53:27    105s] (I)      Running eGR Cong Clean flow
[04/21 19:53:27    105s] (I)      # wire layers (front) : 8
[04/21 19:53:27    105s] (I)      # wire layers (back)  : 0
[04/21 19:53:27    105s] (I)      min wire layer : 1
[04/21 19:53:27    105s] (I)      max wire layer : 7
[04/21 19:53:27    105s] (I)      # cut layers (front) : 7
[04/21 19:53:27    105s] (I)      # cut layers (back)  : 0
[04/21 19:53:27    105s] (I)      min cut layer : 1
[04/21 19:53:27    105s] (I)      max cut layer : 6
[04/21 19:53:27    105s] (I)      ================================ Layers ================================
[04/21 19:53:27    105s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:53:27    105s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[04/21 19:53:27    105s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:53:27    105s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[04/21 19:53:27    105s] (I)      | 33 |  0 |    CONT |     cut |      1 |       |       |       |       |
[04/21 19:53:27    105s] (I)      |  1 |  1 |  METAL1 |    wire |      1 |       |   160 |   170 |   410 |
[04/21 19:53:27    105s] (I)      | 34 |  1 |   VIA12 |     cut |      1 |       |       |       |       |
[04/21 19:53:27    105s] (I)      |  2 |  2 |  METAL2 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:53:27    105s] (I)      | 35 |  2 |   VIA23 |     cut |      1 |       |       |       |       |
[04/21 19:53:27    105s] (I)      |  3 |  3 |  METAL3 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:53:27    105s] (I)      | 36 |  3 |   VIA34 |     cut |      1 |       |       |       |       |
[04/21 19:53:27    105s] (I)      |  4 |  4 |  METAL4 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:53:27    105s] (I)      | 37 |  4 |   VIA45 |     cut |      1 |       |       |       |       |
[04/21 19:53:27    105s] (I)      |  5 |  5 |  METAL5 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:53:27    105s] (I)      | 38 |  5 |   VIA56 |     cut |      1 |       |       |       |       |
[04/21 19:53:27    105s] (I)      |  6 |  6 |  METAL6 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:53:27    105s] (I)      | 39 |  6 |   VIA67 |     cut |      1 |       |       |       |       |
[04/21 19:53:27    105s] (I)      |  7 |  7 |  METAL7 |    wire |      1 |       |   420 |   420 |   840 |
[04/21 19:53:27    105s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:53:27    105s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[04/21 19:53:27    105s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:53:27    105s] (I)      Started Import and model ( Curr Mem: 3.17 MB )
[04/21 19:53:27    105s] (I)      == Non-default Options ==
[04/21 19:53:27    105s] (I)      Clean congestion better                            : true
[04/21 19:53:27    105s] (I)      Estimate vias on DPT layer                         : true
[04/21 19:53:27    105s] (I)      Rerouting rounds                                   : 10
[04/21 19:53:27    105s] (I)      Clean congestion layer assignment rounds           : 3
[04/21 19:53:27    105s] (I)      Layer constraints as soft constraints              : true
[04/21 19:53:27    105s] (I)      Soft top layer                                     : true
[04/21 19:53:27    105s] (I)      Skip prospective layer relax nets                  : true
[04/21 19:53:27    105s] (I)      Better NDR handling                                : true
[04/21 19:53:27    105s] (I)      Improved NDR modeling in LA                        : true
[04/21 19:53:27    105s] (I)      Routing cost fix for NDR handling                  : true
[04/21 19:53:27    105s] (I)      Block tracks for preroutes                         : true
[04/21 19:53:27    105s] (I)      Assign IRoute by net group key                     : true
[04/21 19:53:27    105s] (I)      Block unroutable channels                          : true
[04/21 19:53:27    105s] (I)      Block unroutable channels 3D                       : true
[04/21 19:53:27    105s] (I)      Bound layer relaxed segment wl                     : true
[04/21 19:53:27    105s] (I)      Blocked pin reach length threshold                 : 2
[04/21 19:53:27    105s] (I)      Check blockage within NDR space in TA              : true
[04/21 19:53:27    105s] (I)      Skip must join for term with via pillar            : true
[04/21 19:53:27    105s] (I)      Model find APA for IO pin                          : true
[04/21 19:53:27    105s] (I)      On pin location for off pin term                   : true
[04/21 19:53:27    105s] (I)      Handle EOL spacing                                 : true
[04/21 19:53:27    105s] (I)      Merge PG vias by gap                               : true
[04/21 19:53:27    105s] (I)      Maximum routing layer                              : 5
[04/21 19:53:27    105s] (I)      Minimum routing layer                              : 1
[04/21 19:53:27    105s] (I)      Top routing layer                                  : 5
[04/21 19:53:27    105s] (I)      Bottom routing layer                               : 1
[04/21 19:53:27    105s] (I)      Ignore routing layer                               : true
[04/21 19:53:27    105s] (I)      Route selected nets only                           : true
[04/21 19:53:27    105s] (I)      Refine MST                                         : true
[04/21 19:53:27    105s] (I)      Honor PRL                                          : true
[04/21 19:53:27    105s] (I)      Strong congestion aware                            : true
[04/21 19:53:27    105s] (I)      Improved initial location for IRoutes              : true
[04/21 19:53:27    105s] (I)      Multi panel TA                                     : true
[04/21 19:53:27    105s] (I)      Penalize wire overlap                              : true
[04/21 19:53:27    105s] (I)      Expand small instance blockage                     : true
[04/21 19:53:27    105s] (I)      Reduce via in TA                                   : true
[04/21 19:53:27    105s] (I)      SS-aware routing                                   : true
[04/21 19:53:27    105s] (I)      Improve tree edge sharing                          : true
[04/21 19:53:27    105s] (I)      Improve 2D via estimation                          : true
[04/21 19:53:27    105s] (I)      Refine Steiner tree                                : true
[04/21 19:53:27    105s] (I)      Build spine tree                                   : true
[04/21 19:53:27    105s] (I)      Model pass through capacity                        : true
[04/21 19:53:27    105s] (I)      Extend blockages by a half GCell                   : true
[04/21 19:53:27    105s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[04/21 19:53:27    105s] (I)      Consider pin shapes                                : true
[04/21 19:53:27    105s] (I)      Consider pin shapes for all nodes                  : true
[04/21 19:53:27    105s] (I)      Consider NR APA                                    : true
[04/21 19:53:27    105s] (I)      Consider IO pin shape                              : true
[04/21 19:53:27    105s] (I)      Fix pin connection bug                             : true
[04/21 19:53:27    105s] (I)      Consider layer RC for local wires                  : true
[04/21 19:53:27    105s] (I)      Honor layer constraint                             : true
[04/21 19:53:27    105s] (I)      Route to clock mesh pin                            : true
[04/21 19:53:27    105s] (I)      LA-aware pin escape length                         : 2
[04/21 19:53:27    105s] (I)      Connect multiple ports                             : true
[04/21 19:53:27    105s] (I)      Split for must join                                : true
[04/21 19:53:27    105s] (I)      Number of threads                                  : 1
[04/21 19:53:27    105s] (I)      Routing effort level                               : 10000
[04/21 19:53:27    105s] (I)      Prefer layer length threshold                      : 8
[04/21 19:53:27    105s] (I)      Overflow penalty cost                              : 10
[04/21 19:53:27    105s] (I)      A-star cost                                        : 0.300000
[04/21 19:53:27    105s] (I)      Misalignment cost                                  : 10.000000
[04/21 19:53:27    105s] (I)      Threshold for short IRoute                         : 6
[04/21 19:53:27    105s] (I)      Via cost during post routing                       : 1.000000
[04/21 19:53:27    105s] (I)      Layer congestion ratios                            : { { 1.0 } }
[04/21 19:53:27    105s] (I)      Source-to-sink ratio                               : 0.300000
[04/21 19:53:27    105s] (I)      Scenic ratio bound                                 : 3.000000
[04/21 19:53:27    105s] (I)      Segment layer relax scenic ratio                   : 1.250000
[04/21 19:53:27    105s] (I)      Net layer relax scenic ratio                       : 1.250000
[04/21 19:53:27    105s] (I)      Layer demotion scenic scale                        : 1.000000
[04/21 19:53:27    105s] (I)      Source-sink aware LA ratio                         : 0.500000
[04/21 19:53:27    105s] (I)      PG-aware similar topology routing                  : true
[04/21 19:53:27    105s] (I)      Maze routing via cost fix                          : true
[04/21 19:53:27    105s] (I)      Apply PRL on PG terms                              : true
[04/21 19:53:27    105s] (I)      Apply PRL on obs objects                           : true
[04/21 19:53:27    105s] (I)      Handle range-type spacing rules                    : true
[04/21 19:53:27    105s] (I)      PG gap threshold multiplier                        : 10.000000
[04/21 19:53:27    105s] (I)      Parallel spacing query fix                         : true
[04/21 19:53:27    105s] (I)      Force source to root IR                            : true
[04/21 19:53:27    105s] (I)      Layer Weights                                      : L2:4 L3:2.5
[04/21 19:53:27    105s] (I)      Multi-pass Schedule                                : {{} {} {}}
[04/21 19:53:27    105s] (I)      Route tie net to shape                             : auto
[04/21 19:53:27    105s] (I)      Do not relax to DPT layer                          : true
[04/21 19:53:27    105s] (I)      No DPT in post routing                             : true
[04/21 19:53:27    105s] (I)      Modeling PG via merging fix                        : true
[04/21 19:53:27    105s] (I)      Shield aware TA                                    : true
[04/21 19:53:27    105s] (I)      Strong shield aware TA                             : true
[04/21 19:53:27    105s] (I)      Overflow calculation fix in LA                     : true
[04/21 19:53:27    105s] (I)      Post routing fix                                   : true
[04/21 19:53:27    105s] (I)      Strong post routing                                : true
[04/21 19:53:27    105s] (I)      Violation on path threshold                        : 1
[04/21 19:53:27    105s] (I)      Pass through capacity modeling                     : true
[04/21 19:53:27    105s] (I)      Read layer and via RC                              : true
[04/21 19:53:27    105s] (I)      Select the non-relaxed segments in post routing stage : true
[04/21 19:53:27    105s] (I)      Select term pin box for io pin                     : true
[04/21 19:53:27    105s] (I)      Penalize NDR sharing                               : true
[04/21 19:53:27    105s] (I)      Enable special modeling                            : false
[04/21 19:53:27    105s] (I)      Keep fixed segments                                : true
[04/21 19:53:27    105s] (I)      Reorder net groups by key                          : true
[04/21 19:53:27    105s] (I)      Increase net scenic ratio                          : true
[04/21 19:53:27    105s] (I)      Method to set GCell size                           : row
[04/21 19:53:27    105s] (I)      Connect multiple ports and must join fix           : true
[04/21 19:53:27    105s] (I)      Avoid high resistance layers                       : true
[04/21 19:53:27    105s] (I)      Segment length threshold                           : 1
[04/21 19:53:27    105s] (I)      Model find APA for IO pin fix                      : true
[04/21 19:53:27    105s] (I)      Avoid connecting non-metal layers                  : true
[04/21 19:53:27    105s] (I)      Use track pitch for NDR                            : true
[04/21 19:53:27    105s] (I)      Decide max and min layer to relax with layer difference : true
[04/21 19:53:27    105s] (I)      Handle non-default track width                     : false
[04/21 19:53:27    105s] (I)      Tie hi/lo max distance                             : 32.800000
[04/21 19:53:27    105s] (I)      Counted 133 PG shapes. eGR will not process PG shapes layer by layer.
[04/21 19:53:27    105s] (I)      ============== Pin Summary ==============
[04/21 19:53:27    105s] (I)      +-------+--------+---------+------------+
[04/21 19:53:27    105s] (I)      | Layer | # pins | % total |      Group |
[04/21 19:53:27    105s] (I)      +-------+--------+---------+------------+
[04/21 19:53:27    105s] (I)      |     1 |  39383 |  100.00 |        Pin |
[04/21 19:53:27    105s] (I)      |     2 |      0 |    0.00 | Pin access |
[04/21 19:53:27    105s] (I)      |     3 |      0 |    0.00 | Pin access |
[04/21 19:53:27    105s] (I)      |     4 |      0 |    0.00 |      Other |
[04/21 19:53:27    105s] (I)      |     5 |      0 |    0.00 |      Other |
[04/21 19:53:27    105s] (I)      |     6 |      0 |    0.00 |      Other |
[04/21 19:53:27    105s] (I)      |     7 |      0 |    0.00 |      Other |
[04/21 19:53:27    105s] (I)      +-------+--------+---------+------------+
[04/21 19:53:27    105s] (I)      Use row-based GCell size
[04/21 19:53:27    105s] (I)      Use row-based GCell align
[04/21 19:53:27    105s] (I)      layer 0 area = 80000
[04/21 19:53:27    105s] (I)      layer 1 area = 120000
[04/21 19:53:27    105s] (I)      layer 2 area = 120000
[04/21 19:53:27    105s] (I)      layer 3 area = 120000
[04/21 19:53:27    105s] (I)      layer 4 area = 120000
[04/21 19:53:27    105s] (I)      GCell unit size   : 3280
[04/21 19:53:27    105s] (I)      GCell multiplier  : 1
[04/21 19:53:27    105s] (I)      GCell row height  : 3280
[04/21 19:53:27    105s] (I)      Actual row height : 3280
[04/21 19:53:27    105s] (I)      GCell align ref   : 8200 8200
[04/21 19:53:27    105s] [NR-eGR] Track table information for default rule: 
[04/21 19:53:27    105s] [NR-eGR] METAL1 has single uniform track structure
[04/21 19:53:27    105s] [NR-eGR] METAL2 has single uniform track structure
[04/21 19:53:27    105s] [NR-eGR] METAL3 has single uniform track structure
[04/21 19:53:27    105s] [NR-eGR] METAL4 has single uniform track structure
[04/21 19:53:27    105s] [NR-eGR] METAL5 has single uniform track structure
[04/21 19:53:27    105s] [NR-eGR] METAL6 has single uniform track structure
[04/21 19:53:27    105s] [NR-eGR] METAL7 has single uniform track structure
[04/21 19:53:27    105s] (I)      ================ Default via =================
[04/21 19:53:27    105s] (I)      +---+--------------------+-------------------+
[04/21 19:53:27    105s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut   |
[04/21 19:53:27    105s] (I)      +---+--------------------+-------------------+
[04/21 19:53:27    105s] (I)      | 1 |    4  Via1_alt_r90 |   25  Via1_2cut_E |
[04/21 19:53:27    105s] (I)      | 2 |    5  Via2         |   29  Via2_2cut_E |
[04/21 19:53:27    105s] (I)      | 3 |    9  Via3         |   33  Via3_2cut_E |
[04/21 19:53:27    105s] (I)      | 4 |   13  Via4         |   37  Via4_2cut_E |
[04/21 19:53:27    105s] (I)      | 5 |   17  Via5         |   41  Via5_2cut_E |
[04/21 19:53:27    105s] (I)      | 6 |   23  Via6_r90     |   45  Via6_2cut_E |
[04/21 19:53:27    105s] (I)      +---+--------------------+-------------------+
[04/21 19:53:27    105s] (I)      Design has 0 placement macros with 0 shapes. 
[04/21 19:53:27    105s] [NR-eGR] Read 123 PG shapes
[04/21 19:53:27    105s] [NR-eGR] Read 0 clock shapes
[04/21 19:53:27    105s] [NR-eGR] Read 0 other shapes
[04/21 19:53:27    105s] [NR-eGR] #Routing Blockages  : 0
[04/21 19:53:27    105s] [NR-eGR] #Instance Blockages : 263938
[04/21 19:53:27    105s] [NR-eGR] #PG Blockages       : 123
[04/21 19:53:27    105s] [NR-eGR] #Halo Blockages     : 0
[04/21 19:53:27    105s] [NR-eGR] #Boundary Blockages : 0
[04/21 19:53:27    105s] [NR-eGR] #Clock Blockages    : 0
[04/21 19:53:27    105s] [NR-eGR] #Other Blockages    : 0
[04/21 19:53:27    105s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/21 19:53:27    105s] (I)      Custom ignore net properties:
[04/21 19:53:27    105s] (I)      1 : NotLegal
[04/21 19:53:27    105s] (I)      2 : NotSelected
[04/21 19:53:27    105s] (I)      Default ignore net properties:
[04/21 19:53:27    105s] (I)      1 : Special
[04/21 19:53:27    105s] (I)      2 : Analog
[04/21 19:53:27    105s] (I)      3 : Fixed
[04/21 19:53:27    105s] (I)      4 : Skipped
[04/21 19:53:27    105s] (I)      5 : MixedSignal
[04/21 19:53:27    105s] (I)      Prerouted net properties:
[04/21 19:53:27    105s] (I)      1 : NotLegal
[04/21 19:53:27    105s] (I)      2 : Special
[04/21 19:53:27    105s] (I)      3 : Analog
[04/21 19:53:27    105s] (I)      4 : Fixed
[04/21 19:53:27    105s] (I)      5 : Skipped
[04/21 19:53:27    105s] (I)      6 : MixedSignal
[04/21 19:53:27    105s] [NR-eGR] Early global route reroute 5 out of 9753 routable nets
[04/21 19:53:27    105s] [NR-eGR] #prerouted nets         : 0
[04/21 19:53:27    105s] [NR-eGR] #prerouted special nets : 0
[04/21 19:53:27    105s] [NR-eGR] #prerouted wires        : 0
[04/21 19:53:27    105s] [NR-eGR] Read 9753 nets ( ignored 9748 )
[04/21 19:53:27    105s] (I)        Front-side 9753 ( ignored 9748 )
[04/21 19:53:27    105s] (I)        Back-side  0 ( ignored 0 )
[04/21 19:53:27    105s] (I)        Both-side  0 ( ignored 0 )
[04/21 19:53:27    105s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[04/21 19:53:27    105s] [NR-eGR] #via pillars        : 0
[04/21 19:53:27    105s] [NR-eGR] #must join all port : 0
[04/21 19:53:27    105s] [NR-eGR] #multiple ports     : 0
[04/21 19:53:27    105s] [NR-eGR] #has must join      : 0
[04/21 19:53:27    105s] (I)      Reading macro buffers
[04/21 19:53:27    105s] (I)      Number of macros with buffers: 0
[04/21 19:53:27    105s] (I)      ======== RC Report: Rule 0 ========
[04/21 19:53:27    105s] (I)        Layer  Res (ohm/um)  Cap (fF/um) 
[04/21 19:53:27    105s] (I)      -----------------------------------
[04/21 19:53:27    105s] (I)       METAL1         0.835        0.217 
[04/21 19:53:27    105s] (I)       METAL2         0.407        0.266 
[04/21 19:53:27    105s] (I)       METAL3         0.407        0.266 
[04/21 19:53:27    105s] (I)       METAL4         0.407        0.266 
[04/21 19:53:27    105s] (I)       METAL5         0.407        0.266 
[04/21 19:53:27    105s] (I)      early_global_route_priority property id does not exist.
[04/21 19:53:27    105s] (I)      Read Num Blocks=264061  Num Prerouted Wires=0  Num CS=0
[04/21 19:53:27    105s] (I)      Layer 0 (H) : #blockages 264061 : #preroutes 0
[04/21 19:53:27    105s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 0
[04/21 19:53:27    105s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[04/21 19:53:27    105s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[04/21 19:53:27    105s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[04/21 19:53:27    105s] (I)      Moved 2 terms for better access 
[04/21 19:53:27    105s] (I)      Number of ignored nets                =   9748
[04/21 19:53:27    105s] (I)      Number of connected nets              =      0
[04/21 19:53:27    105s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/21 19:53:27    105s] (I)      Number of clock nets                  =      5.  Ignored: No
[04/21 19:53:27    105s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/21 19:53:27    105s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/21 19:53:27    105s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/21 19:53:27    105s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/21 19:53:27    105s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/21 19:53:27    105s] [NR-eGR] There are 5 clock nets ( 0 with NDR ).
[04/21 19:53:27    105s] (I)      Ndr track 0 does not exist
[04/21 19:53:27    105s] (I)      ---------------------Grid Graph Info--------------------
[04/21 19:53:27    105s] (I)      Routing area        : (0, 0) - (424350, 416560)
[04/21 19:53:27    105s] (I)      Core area           : (8200, 8200) - (416150, 408360)
[04/21 19:53:27    105s] (I)      Site width          :   410  (dbu)
[04/21 19:53:27    105s] (I)      Row height          :  3280  (dbu)
[04/21 19:53:27    105s] (I)      GCell row height    :  3280  (dbu)
[04/21 19:53:27    105s] (I)      GCell width         :  3280  (dbu)
[04/21 19:53:27    105s] (I)      GCell height        :  3280  (dbu)
[04/21 19:53:27    105s] (I)      Grid                :   129   127     5
[04/21 19:53:27    105s] (I)      Layer numbers       :     1     2     3     4     5
[04/21 19:53:27    105s] (I)      Vertical capacity   :     0  3280     0  3280     0
[04/21 19:53:27    105s] (I)      Horizontal capacity :  3280     0  3280     0  3280
[04/21 19:53:27    105s] (I)      Default wire width  :   160   200   200   200   200
[04/21 19:53:27    105s] (I)      Default wire space  :   170   200   200   200   200
[04/21 19:53:27    105s] (I)      Default wire pitch  :   330   400   400   400   400
[04/21 19:53:27    105s] (I)      Default pitch size  :   410   410   410   410   410
[04/21 19:53:27    105s] (I)      First track coord   :   410   205   410   205   410
[04/21 19:53:27    105s] (I)      Num tracks per GCell:  8.00  8.00  8.00  8.00  8.00
[04/21 19:53:27    105s] (I)      Total num of tracks :  1015  1035  1015  1035  1015
[04/21 19:53:27    105s] (I)      Num of masks        :     1     1     1     1     1
[04/21 19:53:27    105s] (I)      Num of trim masks   :     0     0     0     0     0
[04/21 19:53:27    105s] (I)      --------------------------------------------------------
[04/21 19:53:27    105s] 
[04/21 19:53:27    105s] [NR-eGR] ============ Routing rule table ============
[04/21 19:53:27    105s] [NR-eGR] Rule id: 0  Nets: 5
[04/21 19:53:27    105s] [NR-eGR] ========================================
[04/21 19:53:27    105s] [NR-eGR] 
[04/21 19:53:27    105s] (I)      ======== NDR :  =========
[04/21 19:53:27    105s] (I)      +--------------+--------+
[04/21 19:53:27    105s] (I)      |           ID |      0 |
[04/21 19:53:27    105s] (I)      |         Name |        |
[04/21 19:53:27    105s] (I)      |      Default |    yes |
[04/21 19:53:27    105s] (I)      |  Clk Special |     no |
[04/21 19:53:27    105s] (I)      | Hard spacing |     no |
[04/21 19:53:27    105s] (I)      |    NDR track | (none) |
[04/21 19:53:27    105s] (I)      |      NDR via | (none) |
[04/21 19:53:27    105s] (I)      |  Extra space |      0 |
[04/21 19:53:27    105s] (I)      |      Shields |      0 |
[04/21 19:53:27    105s] (I)      |   Demand (H) |      1 |
[04/21 19:53:27    105s] (I)      |   Demand (V) |      1 |
[04/21 19:53:27    105s] (I)      |        #Nets |      5 |
[04/21 19:53:27    105s] (I)      +--------------+--------+
[04/21 19:53:27    105s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:53:27    105s] (I)      |  Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[04/21 19:53:27    105s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:53:27    105s] (I)      | METAL1    160      170    410      410      1      1      1    100    100        yes |
[04/21 19:53:27    105s] (I)      | METAL2    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:53:27    105s] (I)      | METAL3    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:53:27    105s] (I)      | METAL4    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:53:27    105s] (I)      | METAL5    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:53:27    105s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:53:27    105s] (I)      =============== Blocked Tracks ===============
[04/21 19:53:27    105s] (I)      +-------+---------+----------+---------------+
[04/21 19:53:27    105s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/21 19:53:27    105s] (I)      +-------+---------+----------+---------------+
[04/21 19:53:27    105s] (I)      |     1 |  130935 |   112604 |        86.00% |
[04/21 19:53:27    105s] (I)      |     2 |  131445 |        0 |         0.00% |
[04/21 19:53:27    105s] (I)      |     3 |  130935 |        0 |         0.00% |
[04/21 19:53:27    105s] (I)      |     4 |  131445 |        0 |         0.00% |
[04/21 19:53:27    105s] (I)      |     5 |  130935 |        0 |         0.00% |
[04/21 19:53:27    105s] (I)      +-------+---------+----------+---------------+
[04/21 19:53:27    105s] (I)      Finished Import and model ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3.17 MB )
[04/21 19:53:27    105s] (I)      Reset routing kernel
[04/21 19:53:27    105s] (I)      Started Global Routing ( Curr Mem: 3.17 MB )
[04/21 19:53:27    105s] (I)      totalPins=1815  totalGlobalPin=1813 (99.89%)
[04/21 19:53:27    105s] (I)      ================= Net Group Info =================
[04/21 19:53:27    105s] (I)      +----+----------------+--------------+-----------+
[04/21 19:53:27    105s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[04/21 19:53:27    105s] (I)      +----+----------------+--------------+-----------+
[04/21 19:53:27    105s] (I)      |  1 |              4 |    METAL3(3) | METAL5(5) |
[04/21 19:53:27    105s] (I)      |  2 |              1 |    METAL1(1) | METAL5(5) |
[04/21 19:53:27    105s] (I)      +----+----------------+--------------+-----------+
[04/21 19:53:27    105s] (I)      total 2D Cap : 393315 = (261870 H, 131445 V)
[04/21 19:53:27    105s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[04/21 19:53:27    105s] (I)      #blocked GCells = 0
[04/21 19:53:27    105s] (I)      #regions = 1
[04/21 19:53:27    105s] [NR-eGR] Layer group 1: route 4 net(s) in layer range [3, 5]
[04/21 19:53:27    105s] (I)      
[04/21 19:53:27    105s] (I)      ============  Phase 1a Route ============
[04/21 19:53:27    105s] (I)      Usage: 164 = (62 H, 102 V) = (0.02% H, 0.08% V) = (2.034e+02um H, 3.346e+02um V)
[04/21 19:53:27    105s] (I)      
[04/21 19:53:27    105s] (I)      ============  Phase 1b Route ============
[04/21 19:53:27    105s] (I)      Usage: 164 = (62 H, 102 V) = (0.02% H, 0.08% V) = (2.034e+02um H, 3.346e+02um V)
[04/21 19:53:27    105s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.379200e+02um
[04/21 19:53:27    105s] (I)      
[04/21 19:53:27    105s] (I)      ============  Phase 1c Route ============
[04/21 19:53:27    105s] (I)      Usage: 164 = (62 H, 102 V) = (0.02% H, 0.08% V) = (2.034e+02um H, 3.346e+02um V)
[04/21 19:53:27    105s] (I)      
[04/21 19:53:27    105s] (I)      ============  Phase 1d Route ============
[04/21 19:53:27    105s] (I)      Usage: 164 = (62 H, 102 V) = (0.02% H, 0.08% V) = (2.034e+02um H, 3.346e+02um V)
[04/21 19:53:27    105s] (I)      
[04/21 19:53:27    105s] (I)      ============  Phase 1e Route ============
[04/21 19:53:27    105s] (I)      Usage: 164 = (62 H, 102 V) = (0.02% H, 0.08% V) = (2.034e+02um H, 3.346e+02um V)
[04/21 19:53:27    105s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.379200e+02um
[04/21 19:53:27    105s] (I)      
[04/21 19:53:27    105s] (I)      ============  Phase 1f Route ============
[04/21 19:53:27    105s] (I)      Usage: 164 = (62 H, 102 V) = (0.02% H, 0.08% V) = (2.034e+02um H, 3.346e+02um V)
[04/21 19:53:27    105s] (I)      
[04/21 19:53:27    105s] (I)      ============  Phase 1g Route ============
[04/21 19:53:27    105s] (I)      Usage: 164 = (62 H, 102 V) = (0.02% H, 0.08% V) = (2.034e+02um H, 3.346e+02um V)
[04/21 19:53:27    105s] (I)      #Nets         : 4
[04/21 19:53:27    105s] (I)      #Relaxed nets : 0
[04/21 19:53:27    105s] (I)      Wire length   : 164
[04/21 19:53:27    105s] (I)      
[04/21 19:53:27    105s] (I)      ============  Phase 1h Route ============
[04/21 19:53:27    105s] (I)      Usage: 164 = (62 H, 102 V) = (0.02% H, 0.08% V) = (2.034e+02um H, 3.346e+02um V)
[04/21 19:53:27    105s] (I)      
[04/21 19:53:27    105s] (I)      ============  Phase 1l Route ============
[04/21 19:53:27    105s] (I)      total 2D Cap : 544421 = (281531 H, 262890 V)
[04/21 19:53:27    105s] (I)      total 2D Demand : 231 = (83 H, 148 V)
[04/21 19:53:27    105s] (I)      #blocked GCells = 0
[04/21 19:53:27    105s] (I)      #regions = 1
[04/21 19:53:27    105s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [1, 5]
[04/21 19:53:27    105s] (I)      
[04/21 19:53:27    105s] (I)      ============  Phase 1a Route ============
[04/21 19:53:27    105s] (I)      Usage: 3633 = (1616 H, 2017 V) = (0.57% H, 0.77% V) = (5.300e+03um H, 6.616e+03um V)
[04/21 19:53:27    105s] (I)      
[04/21 19:53:27    105s] (I)      ============  Phase 1b Route ============
[04/21 19:53:27    105s] (I)      Usage: 3633 = (1616 H, 2017 V) = (0.57% H, 0.77% V) = (5.300e+03um H, 6.616e+03um V)
[04/21 19:53:27    105s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.191624e+04um
[04/21 19:53:27    105s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/21 19:53:27    105s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/21 19:53:27    105s] (I)      
[04/21 19:53:27    105s] (I)      ============  Phase 1c Route ============
[04/21 19:53:27    105s] (I)      Usage: 3633 = (1616 H, 2017 V) = (0.57% H, 0.77% V) = (5.300e+03um H, 6.616e+03um V)
[04/21 19:53:27    105s] (I)      
[04/21 19:53:27    105s] (I)      ============  Phase 1d Route ============
[04/21 19:53:27    105s] (I)      Usage: 3633 = (1616 H, 2017 V) = (0.57% H, 0.77% V) = (5.300e+03um H, 6.616e+03um V)
[04/21 19:53:27    105s] (I)      
[04/21 19:53:27    105s] (I)      ============  Phase 1e Route ============
[04/21 19:53:27    105s] (I)      Usage: 3633 = (1616 H, 2017 V) = (0.57% H, 0.77% V) = (5.300e+03um H, 6.616e+03um V)
[04/21 19:53:27    105s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.191624e+04um
[04/21 19:53:27    105s] (I)      
[04/21 19:53:27    105s] (I)      ============  Phase 1f Route ============
[04/21 19:53:27    105s] (I)      Usage: 3633 = (1616 H, 2017 V) = (0.57% H, 0.77% V) = (5.300e+03um H, 6.616e+03um V)
[04/21 19:53:27    105s] (I)      
[04/21 19:53:27    105s] (I)      ============  Phase 1g Route ============
[04/21 19:53:27    105s] (I)      Usage: 3629 = (1613 H, 2016 V) = (0.57% H, 0.77% V) = (5.291e+03um H, 6.612e+03um V)
[04/21 19:53:27    105s] (I)      
[04/21 19:53:27    105s] (I)      ============  Phase 1h Route ============
[04/21 19:53:27    105s] (I)      Usage: 3624 = (1611 H, 2013 V) = (0.57% H, 0.77% V) = (5.284e+03um H, 6.603e+03um V)
[04/21 19:53:27    105s] (I)      
[04/21 19:53:27    105s] (I)      ============  Phase 1l Route ============
[04/21 19:53:27    105s] (I)      
[04/21 19:53:27    105s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/21 19:53:27    105s] [NR-eGR]                        OverCon            
[04/21 19:53:27    105s] [NR-eGR]                         #Gcell     %Gcell
[04/21 19:53:27    105s] [NR-eGR]        Layer               (1)    OverCon
[04/21 19:53:27    105s] [NR-eGR] ----------------------------------------------
[04/21 19:53:27    105s] [NR-eGR]  METAL1 ( 1)         3( 0.09%)   ( 0.09%) 
[04/21 19:53:27    105s] [NR-eGR]  METAL2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/21 19:53:27    105s] [NR-eGR]  METAL3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/21 19:53:27    105s] [NR-eGR]  METAL4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/21 19:53:27    105s] [NR-eGR]  METAL5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/21 19:53:27    105s] [NR-eGR] ----------------------------------------------
[04/21 19:53:27    105s] [NR-eGR]        Total         3( 0.00%)   ( 0.00%) 
[04/21 19:53:27    105s] [NR-eGR] 
[04/21 19:53:27    105s] (I)      Finished Global Routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3.17 MB )
[04/21 19:53:27    105s] (I)      Updating congestion map
[04/21 19:53:27    105s] (I)      total 2D Cap : 545021 = (282131 H, 262890 V)
[04/21 19:53:27    105s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/21 19:53:27    105s] (I)      Running track assignment and export wires
[04/21 19:53:27    105s] (I)      Delete wires for 5 nets 
[04/21 19:53:27    105s] (I)      ============= Track Assignment ============
[04/21 19:53:27    105s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.17 MB )
[04/21 19:53:27    105s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[04/21 19:53:27    105s] (I)      Run Multi-thread track assignment
[04/21 19:53:27    105s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.18 MB )
[04/21 19:53:27    105s] (I)      Started Export ( Curr Mem: 3.18 MB )
[04/21 19:53:27    105s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[04/21 19:53:27    105s] [NR-eGR] Total eGR-routed clock nets wire length: 12425um, number of vias: 3662
[04/21 19:53:27    105s] [NR-eGR] --------------------------------------------------------------------------
[04/21 19:53:27    105s] [NR-eGR] Report for selected net(s) only.
[04/21 19:53:27    105s] [NR-eGR]                 Length (um)  Vias 
[04/21 19:53:27    105s] [NR-eGR] ----------------------------------
[04/21 19:53:27    105s] [NR-eGR]  METAL1  (1H)           597  1813 
[04/21 19:53:27    105s] [NR-eGR]  METAL2  (2V)          5372  1577 
[04/21 19:53:27    105s] [NR-eGR]  METAL3  (3H)          5157   268 
[04/21 19:53:27    105s] [NR-eGR]  METAL4  (4V)          1265     4 
[04/21 19:53:27    105s] [NR-eGR]  METAL5  (5H)            34     0 
[04/21 19:53:27    105s] [NR-eGR]  METAL6  (6V)             0     0 
[04/21 19:53:27    105s] [NR-eGR]  METAL7  (7H)             0     0 
[04/21 19:53:27    105s] [NR-eGR] ----------------------------------
[04/21 19:53:27    105s] [NR-eGR]          Total        12425  3662 
[04/21 19:53:27    105s] [NR-eGR] --------------------------------------------------------------------------
[04/21 19:53:27    105s] [NR-eGR] Total half perimeter of net bounding box: 1104um
[04/21 19:53:27    105s] [NR-eGR] Total length: 12425um, number of vias: 3662
[04/21 19:53:27    105s] [NR-eGR] --------------------------------------------------------------------------
[04/21 19:53:27    105s] [NR-eGR] Total routed clock nets wire length: 12425um, number of vias: 3662
[04/21 19:53:27    105s] [NR-eGR] --------------------------------------------------------------------------
[04/21 19:53:27    105s] [NR-eGR]                 Length (um)   Vias 
[04/21 19:53:27    105s] [NR-eGR] -----------------------------------
[04/21 19:53:27    105s] [NR-eGR]  METAL1  (1H)         22081  40060 
[04/21 19:53:27    105s] [NR-eGR]  METAL2  (2V)        105154  27342 
[04/21 19:53:27    105s] [NR-eGR]  METAL3  (3H)        108383   5123 
[04/21 19:53:27    105s] [NR-eGR]  METAL4  (4V)         56012   1644 
[04/21 19:53:27    105s] [NR-eGR]  METAL5  (5H)         24535      0 
[04/21 19:53:27    105s] [NR-eGR]  METAL6  (6V)             0      0 
[04/21 19:53:27    105s] [NR-eGR]  METAL7  (7H)             0      0 
[04/21 19:53:27    105s] [NR-eGR] -----------------------------------
[04/21 19:53:27    105s] [NR-eGR]          Total       316164  74169 
[04/21 19:53:27    105s] [NR-eGR] --------------------------------------------------------------------------
[04/21 19:53:27    105s] [NR-eGR] Total half perimeter of net bounding box: 248593um
[04/21 19:53:27    105s] [NR-eGR] Total length: 316164um, number of vias: 74169
[04/21 19:53:27    105s] [NR-eGR] --------------------------------------------------------------------------
[04/21 19:53:27    105s] (I)      == Layer wire length by net rule ==
[04/21 19:53:27    105s] (I)                       Default 
[04/21 19:53:27    105s] (I)      -------------------------
[04/21 19:53:27    105s] (I)       METAL1  (1H)    22081um 
[04/21 19:53:27    105s] (I)       METAL2  (2V)   105154um 
[04/21 19:53:27    105s] (I)       METAL3  (3H)   108383um 
[04/21 19:53:27    105s] (I)       METAL4  (4V)    56012um 
[04/21 19:53:27    105s] (I)       METAL5  (5H)    24535um 
[04/21 19:53:27    105s] (I)       METAL6  (6V)        0um 
[04/21 19:53:27    105s] (I)       METAL7  (7H)        0um 
[04/21 19:53:27    105s] (I)      -------------------------
[04/21 19:53:27    105s] (I)               Total  316164um 
[04/21 19:53:27    105s] (I)      == Layer via count by net rule ==
[04/21 19:53:27    105s] (I)                      Default 
[04/21 19:53:27    105s] (I)      ------------------------
[04/21 19:53:27    105s] (I)       METAL1  (1H)     40060 
[04/21 19:53:27    105s] (I)       METAL2  (2V)     27342 
[04/21 19:53:27    105s] (I)       METAL3  (3H)      5123 
[04/21 19:53:27    105s] (I)       METAL4  (4V)      1644 
[04/21 19:53:27    105s] (I)       METAL5  (5H)         0 
[04/21 19:53:27    105s] (I)       METAL6  (6V)         0 
[04/21 19:53:27    105s] (I)       METAL7  (7H)         0 
[04/21 19:53:27    105s] (I)      ------------------------
[04/21 19:53:27    105s] (I)               Total    74169 
[04/21 19:53:27    105s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.18 MB )
[04/21 19:53:27    105s] eee: RC Grid memory freed = 16464 (14 X 14 X 7 X 12b)
[04/21 19:53:27    105s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 3.18 MB )
[04/21 19:53:27    105s] [NR-eGR] Finished Early Global Route ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 3.17 MB )
[04/21 19:53:27    105s] (I)      ======================================== Runtime Summary =========================================
[04/21 19:53:27    105s] (I)       Step                                                 %      Start     Finish      Real       CPU 
[04/21 19:53:27    105s] (I)      --------------------------------------------------------------------------------------------------
[04/21 19:53:27    105s] (I)       Early Global Route                             100.00%  92.61 sec  92.78 sec  0.17 sec  0.17 sec 
[04/21 19:53:27    105s] (I)       +-Early Global Route kernel                     98.73%  92.61 sec  92.78 sec  0.17 sec  0.17 sec 
[04/21 19:53:27    105s] (I)       | +-Import and model                            38.37%  92.61 sec  92.68 sec  0.07 sec  0.07 sec 
[04/21 19:53:27    105s] (I)       | | +-Create place DB                            8.78%  92.61 sec  92.63 sec  0.01 sec  0.01 sec 
[04/21 19:53:27    105s] (I)       | | | +-Import place data                        8.75%  92.61 sec  92.63 sec  0.01 sec  0.01 sec 
[04/21 19:53:27    105s] (I)       | | | | +-Read instances and placement           2.36%  92.61 sec  92.62 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | | | +-Read nets                              6.19%  92.62 sec  92.63 sec  0.01 sec  0.01 sec 
[04/21 19:53:27    105s] (I)       | | +-Create route DB                           27.53%  92.63 sec  92.67 sec  0.05 sec  0.05 sec 
[04/21 19:53:27    105s] (I)       | | | +-Import route data (1T)                  27.28%  92.63 sec  92.67 sec  0.05 sec  0.05 sec 
[04/21 19:53:27    105s] (I)       | | | | +-Read blockages ( Layer 1-5 )          12.30%  92.63 sec  92.65 sec  0.02 sec  0.02 sec 
[04/21 19:53:27    105s] (I)       | | | | | +-Read routing blockages               0.00%  92.63 sec  92.63 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | | | | +-Read instance blockages             11.50%  92.63 sec  92.65 sec  0.02 sec  0.02 sec 
[04/21 19:53:27    105s] (I)       | | | | | +-Read PG blockages                    0.23%  92.65 sec  92.65 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | | | | | +-Allocate memory for PG via list    0.01%  92.65 sec  92.65 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | | | | +-Read clock blockages                 0.00%  92.65 sec  92.65 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | | | | +-Read other blockages                 0.00%  92.65 sec  92.65 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | | | | +-Read halo blockages                  0.02%  92.65 sec  92.65 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | | | | +-Read boundary cut boxes              0.00%  92.65 sec  92.65 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | | | +-Read blackboxes                        0.00%  92.65 sec  92.65 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | | | +-Read prerouted                         2.88%  92.65 sec  92.66 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | | | +-Read nets                              0.07%  92.66 sec  92.66 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | | | +-Set up via pillars                     0.00%  92.66 sec  92.66 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | | | +-Set up RC info                         0.08%  92.66 sec  92.66 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | | | +-Initialize 3D grid graph               0.10%  92.66 sec  92.66 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | | | +-Model blockage capacity                8.27%  92.66 sec  92.67 sec  0.01 sec  0.01 sec 
[04/21 19:53:27    105s] (I)       | | | | | +-Initialize 3D capacity               7.97%  92.66 sec  92.67 sec  0.01 sec  0.01 sec 
[04/21 19:53:27    105s] (I)       | | | | +-Move terms for access (1T)             1.85%  92.67 sec  92.67 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | +-Read aux data                              0.00%  92.67 sec  92.67 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | +-Others data preparation                    0.01%  92.67 sec  92.67 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | +-Create route kernel                        1.03%  92.67 sec  92.68 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | +-Global Routing                              39.90%  92.68 sec  92.75 sec  0.07 sec  0.07 sec 
[04/21 19:53:27    105s] (I)       | | +-Initialization                             0.07%  92.68 sec  92.68 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | +-Net group 1                                1.44%  92.68 sec  92.68 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | | +-Generate topology                        0.07%  92.68 sec  92.68 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | | +-Phase 1a                                 0.17%  92.68 sec  92.68 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | | | +-Pattern routing (1T)                   0.13%  92.68 sec  92.68 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | | +-Phase 1b                                 0.03%  92.68 sec  92.68 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | | +-Phase 1c                                 0.00%  92.68 sec  92.68 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | | +-Phase 1d                                 0.00%  92.68 sec  92.68 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | | +-Phase 1e                                 0.06%  92.68 sec  92.68 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | | | +-Route legalization                     0.00%  92.68 sec  92.68 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | | +-Phase 1f                                 0.00%  92.68 sec  92.68 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | | +-Phase 1g                                 0.08%  92.68 sec  92.68 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | | | +-Post Routing                           0.05%  92.68 sec  92.68 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | | +-Phase 1h                                 0.07%  92.68 sec  92.68 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | | | +-Post Routing                           0.04%  92.68 sec  92.68 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | | +-Phase 1l                                 0.15%  92.68 sec  92.68 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | | | +-Layer assignment (1T)                  0.11%  92.68 sec  92.68 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | +-Net group 2                               37.80%  92.68 sec  92.75 sec  0.06 sec  0.06 sec 
[04/21 19:53:27    105s] (I)       | | | +-Generate topology                       33.76%  92.68 sec  92.74 sec  0.06 sec  0.06 sec 
[04/21 19:53:27    105s] (I)       | | | +-Phase 1a                                 0.45%  92.74 sec  92.74 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | | | +-Pattern routing (1T)                   0.17%  92.74 sec  92.74 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | | | +-Add via demand to 2D                   0.08%  92.74 sec  92.74 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | | +-Phase 1b                                 0.19%  92.74 sec  92.74 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | | +-Phase 1c                                 0.00%  92.74 sec  92.74 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | | +-Phase 1d                                 0.00%  92.74 sec  92.74 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | | +-Phase 1e                                 0.06%  92.74 sec  92.74 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | | | +-Route legalization                     0.00%  92.74 sec  92.74 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | | +-Phase 1f                                 0.00%  92.74 sec  92.74 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | | +-Phase 1g                                 0.62%  92.74 sec  92.74 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | | | +-Post Routing                           0.58%  92.74 sec  92.74 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | | +-Phase 1h                                 0.62%  92.74 sec  92.74 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | | | +-Post Routing                           0.58%  92.74 sec  92.74 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | | +-Phase 1l                                 1.16%  92.74 sec  92.75 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | | | +-Layer assignment (1T)                  0.87%  92.74 sec  92.75 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | +-Export cong map                              0.69%  92.75 sec  92.75 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | +-Export 2D cong map                         0.09%  92.75 sec  92.75 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | +-Extract Global 3D Wires                      0.02%  92.75 sec  92.75 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | +-Track Assignment (1T)                        6.46%  92.75 sec  92.76 sec  0.01 sec  0.01 sec 
[04/21 19:53:27    105s] (I)       | | +-Initialization                             0.01%  92.75 sec  92.75 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | +-Track Assignment Kernel                    6.16%  92.75 sec  92.76 sec  0.01 sec  0.01 sec 
[04/21 19:53:27    105s] (I)       | | +-Free Memory                                0.00%  92.76 sec  92.76 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | +-Export                                      12.12%  92.76 sec  92.78 sec  0.02 sec  0.02 sec 
[04/21 19:53:27    105s] (I)       | | +-Export DB wires                            0.57%  92.76 sec  92.76 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | | +-Export all nets                          0.43%  92.76 sec  92.76 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | | +-Set wire vias                            0.05%  92.76 sec  92.76 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | | +-Report wirelength                          6.73%  92.76 sec  92.77 sec  0.01 sec  0.01 sec 
[04/21 19:53:27    105s] (I)       | | +-Update net boxes                           4.67%  92.77 sec  92.78 sec  0.01 sec  0.01 sec 
[04/21 19:53:27    105s] (I)       | | +-Update timing                              0.00%  92.78 sec  92.78 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)       | +-Postprocess design                           0.07%  92.78 sec  92.78 sec  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)      ====================== Summary by functions ======================
[04/21 19:53:27    105s] (I)       Lv  Step                                   %      Real       CPU 
[04/21 19:53:27    105s] (I)      ------------------------------------------------------------------
[04/21 19:53:27    105s] (I)        0  Early Global Route               100.00%  0.17 sec  0.17 sec 
[04/21 19:53:27    105s] (I)        1  Early Global Route kernel         98.73%  0.17 sec  0.17 sec 
[04/21 19:53:27    105s] (I)        2  Global Routing                    39.90%  0.07 sec  0.07 sec 
[04/21 19:53:27    105s] (I)        2  Import and model                  38.37%  0.07 sec  0.07 sec 
[04/21 19:53:27    105s] (I)        2  Export                            12.12%  0.02 sec  0.02 sec 
[04/21 19:53:27    105s] (I)        2  Track Assignment (1T)              6.46%  0.01 sec  0.01 sec 
[04/21 19:53:27    105s] (I)        2  Export cong map                    0.69%  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)        2  Postprocess design                 0.07%  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)        2  Extract Global 3D Wires            0.02%  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)        3  Net group 2                       37.80%  0.06 sec  0.06 sec 
[04/21 19:53:27    105s] (I)        3  Create route DB                   27.53%  0.05 sec  0.05 sec 
[04/21 19:53:27    105s] (I)        3  Create place DB                    8.78%  0.01 sec  0.01 sec 
[04/21 19:53:27    105s] (I)        3  Report wirelength                  6.73%  0.01 sec  0.01 sec 
[04/21 19:53:27    105s] (I)        3  Track Assignment Kernel            6.16%  0.01 sec  0.01 sec 
[04/21 19:53:27    105s] (I)        3  Update net boxes                   4.67%  0.01 sec  0.01 sec 
[04/21 19:53:27    105s] (I)        3  Net group 1                        1.44%  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)        3  Create route kernel                1.03%  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)        3  Export DB wires                    0.57%  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)        3  Export 2D cong map                 0.09%  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)        3  Initialization                     0.08%  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)        3  Others data preparation            0.01%  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)        3  Update timing                      0.00%  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)        3  Free Memory                        0.00%  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)        4  Generate topology                 33.84%  0.06 sec  0.06 sec 
[04/21 19:53:27    105s] (I)        4  Import route data (1T)            27.28%  0.05 sec  0.05 sec 
[04/21 19:53:27    105s] (I)        4  Import place data                  8.75%  0.01 sec  0.01 sec 
[04/21 19:53:27    105s] (I)        4  Phase 1l                           1.30%  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)        4  Phase 1g                           0.70%  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)        4  Phase 1h                           0.70%  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)        4  Phase 1a                           0.62%  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)        4  Export all nets                    0.43%  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)        4  Phase 1b                           0.22%  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)        4  Phase 1e                           0.12%  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)        4  Set wire vias                      0.05%  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)        4  Phase 1c                           0.01%  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)        4  Phase 1d                           0.01%  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)        4  Phase 1f                           0.01%  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)        5  Read blockages ( Layer 1-5 )      12.30%  0.02 sec  0.02 sec 
[04/21 19:53:27    105s] (I)        5  Model blockage capacity            8.27%  0.01 sec  0.01 sec 
[04/21 19:53:27    105s] (I)        5  Read nets                          6.26%  0.01 sec  0.01 sec 
[04/21 19:53:27    105s] (I)        5  Read prerouted                     2.88%  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)        5  Read instances and placement       2.36%  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)        5  Move terms for access (1T)         1.85%  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)        5  Post Routing                       1.25%  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)        5  Layer assignment (1T)              0.98%  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)        5  Pattern routing (1T)               0.30%  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)        5  Initialize 3D grid graph           0.10%  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)        5  Add via demand to 2D               0.08%  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)        5  Set up RC info                     0.08%  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)        5  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)        5  Set up via pillars                 0.00%  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)        5  Route legalization                 0.00%  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)        6  Read instance blockages           11.50%  0.02 sec  0.02 sec 
[04/21 19:53:27    105s] (I)        6  Initialize 3D capacity             7.97%  0.01 sec  0.01 sec 
[04/21 19:53:27    105s] (I)        6  Read PG blockages                  0.23%  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)        6  Read halo blockages                0.02%  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)        6  Read clock blockages               0.00%  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)        6  Read other blockages               0.00%  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] (I)        7  Allocate memory for PG via list    0.01%  0.00 sec  0.00 sec 
[04/21 19:53:27    105s] Running post-eGR process
[04/21 19:53:27    105s]         Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/21 19:53:27    105s]       Routing using eGR only done.
[04/21 19:53:27    105s] Net route status summary:
[04/21 19:53:27    105s]   Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=5, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/21 19:53:27    105s]   Non-clock: 10298 (unrouted=551, trialRouted=9747, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=536, (crossesIlmBoundary AND tooFewTerms=0)])
[04/21 19:53:27    105s] 
[04/21 19:53:27    105s] CCOPT: Done with clock implementation routing.
[04/21 19:53:27    105s] 
[04/21 19:53:28    105s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/21 19:53:28    105s]     Clock implementation routing done.
[04/21 19:53:28    105s]     Leaving CCOpt scope - extractRC...
[04/21 19:53:28    105s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[04/21 19:53:28    105s] Extraction called for design 'ATmega328pb' of instances=9651 and nets=10303 using extraction engine 'preRoute' .
[04/21 19:53:28    105s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/21 19:53:28    105s] Type 'man IMPEXT-3530' for more detail.
[04/21 19:53:28    105s] PreRoute RC Extraction called for design ATmega328pb.
[04/21 19:53:28    105s] RC Extraction called in multi-corner(2) mode.
[04/21 19:53:28    105s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/21 19:53:28    105s] Type 'man IMPEXT-6197' for more detail.
[04/21 19:53:28    105s] RCMode: PreRoute
[04/21 19:53:28    105s]       RC Corner Indexes            0       1   
[04/21 19:53:28    105s] Capacitance Scaling Factor   : 1.10066 1.10066 
[04/21 19:53:28    105s] Resistance Scaling Factor    : 1.34236 1.34236 
[04/21 19:53:28    105s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[04/21 19:53:28    105s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[04/21 19:53:28    105s] Shrink Factor                : 1.00000
[04/21 19:53:28    105s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/21 19:53:28    105s] eee: RC Grid memory allocated = 16464 (14 X 14 X 7 X 12b)
[04/21 19:53:28    105s] Updating RC Grid density data for preRoute extraction ...
[04/21 19:53:28    105s] eee: pegSigSF=1.070000
[04/21 19:53:28    105s] Initializing multi-corner resistance tables ...
[04/21 19:53:28    105s] eee: Grid unit RC data computation started
[04/21 19:53:28    105s] eee: Grid unit RC data computation completed
[04/21 19:53:28    105s] eee: l=1 avDens=0.165567 usedTrk=2238.469112 availTrk=13520.000000 sigTrk=2238.469112
[04/21 19:53:28    105s] eee: l=2 avDens=0.241104 usedTrk=3240.436559 availTrk=13440.000000 sigTrk=3240.436559
[04/21 19:53:28    105s] eee: l=3 avDens=0.248769 usedTrk=3343.452340 availTrk=13440.000000 sigTrk=3343.452340
[04/21 19:53:28    105s] eee: l=4 avDens=0.140671 usedTrk=1721.814423 availTrk=12240.000000 sigTrk=1721.814423
[04/21 19:53:28    105s] eee: l=5 avDens=0.070154 usedTrk=752.055273 availTrk=10720.000000 sigTrk=752.055273
[04/21 19:53:28    105s] eee: l=6 avDens=0.023966 usedTrk=124.623659 availTrk=5200.000000 sigTrk=124.623659
[04/21 19:53:28    105s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/21 19:53:28    105s] {RT rc_worst 0 2 5  0}
[04/21 19:53:28    105s] eee: LAM-FP: thresh=1 ; dimX=1035.000000 ; dimY=1016.000000 ; multX=1.000000 ; multY=1.000000 ; minP=410 ; fpMult=1.000000 ;
[04/21 19:53:28    105s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.337196 uaWl=1.000000 uaWlH=0.260900 aWlH=0.000000 lMod=0 pMax=0.848400 pMod=81 pModAss=50 wcR=0.500000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.250000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[04/21 19:53:28    105s] eee: NetCapCache creation started. (Current Mem: 3316.328M) 
[04/21 19:53:28    105s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3316.328M) 
[04/21 19:53:28    105s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(424.350000, 416.560000)], Layers = [f(7) b(0)], Grid size = 32.800000 um, Grid Dim = (13 X 13)
[04/21 19:53:28    105s] eee: Metal Layers Info:
[04/21 19:53:28    105s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:53:28    105s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[04/21 19:53:28    105s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:53:28    105s] eee: |   METAL1 |   1 |   0.160 |   0.170 |   0.410 |  0.000 |   0.83 | H | 0 |  1 |
[04/21 19:53:28    105s] eee: |   METAL2 |   2 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:53:28    105s] eee: |   METAL3 |   3 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:53:28    105s] eee: |   METAL4 |   4 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:53:28    105s] eee: |   METAL5 |   5 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:53:28    105s] eee: |   METAL6 |   6 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:53:28    105s] eee: |   METAL7 |   7 |   0.420 |   0.420 |   1.025 |  0.000 |   0.06 | H | 0 |  1 |
[04/21 19:53:28    105s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:53:28    105s] eee: uC/uR for corner rc_worst, min-width/min-spacing, 30 perc over/under densities.
[04/21 19:53:28    105s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 3316.328M)
[04/21 19:53:28    105s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[04/21 19:53:28    105s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:28    105s]     Leaving CCOpt scope - Initializing placement interface...
[04/21 19:53:28    105s] OPERPROF: Starting DPlace-Init at level 1, MEM:3316.3M, EPOCH TIME: 1745240008.044724
[04/21 19:53:28    105s] Processing tracks to init pin-track alignment.
[04/21 19:53:28    105s] z: 2, totalTracks: 1
[04/21 19:53:28    105s] z: 4, totalTracks: 1
[04/21 19:53:28    105s] z: 6, totalTracks: 1
[04/21 19:53:28    105s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:53:28    105s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3316.3M, EPOCH TIME: 1745240008.048049
[04/21 19:53:28    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:28    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:28    105s] 
[04/21 19:53:28    105s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:53:28    105s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:53:28    105s] OPERPROF:     Starting CMU at level 3, MEM:3316.3M, EPOCH TIME: 1745240008.055161
[04/21 19:53:28    105s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3316.3M, EPOCH TIME: 1745240008.055601
[04/21 19:53:28    105s] 
[04/21 19:53:28    105s] Bad Lib Cell Checking (CMU) is done! (0)
[04/21 19:53:28    105s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.008, MEM:3316.3M, EPOCH TIME: 1745240008.056018
[04/21 19:53:28    105s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3316.3M, EPOCH TIME: 1745240008.056036
[04/21 19:53:28    105s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3316.3M, EPOCH TIME: 1745240008.056093
[04/21 19:53:28    105s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3316.3MB).
[04/21 19:53:28    105s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:3316.3M, EPOCH TIME: 1745240008.056652
[04/21 19:53:28    105s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:28    105s]     Legalizer reserving space for clock trees
[04/21 19:53:28    105s]     Calling post conditioning for eGRPC...
[04/21 19:53:28    105s]       eGRPC...
[04/21 19:53:28    105s]         eGRPC active optimizations:
[04/21 19:53:28    105s]          - Move Down
[04/21 19:53:28    105s]          - Downsizing before DRV sizing
[04/21 19:53:28    105s]          - DRV fixing with sizing
[04/21 19:53:28    105s]          - Move to fanout
[04/21 19:53:28    105s]          - Cloning
[04/21 19:53:28    105s]         
[04/21 19:53:28    105s]         Currently running CTS, using active skew data
[04/21 19:53:28    105s]         Loading clock net RC data...
[04/21 19:53:28    105s]         Preprocessing clock nets...
[04/21 19:53:28    105s]         Nets initialized for optimization: Seen: 5 Attempted: 5 Successful: 5 Unsuccessful: 0 Invalid: 0
[04/21 19:53:28    105s]         Preprocessing clock nets done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:28    105s]         Loading clock net RC data done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:28    105s]         ProEngine running disconnected to DB
[04/21 19:53:28    105s]         Disconnecting...
[04/21 19:53:28    105s]         Disconnecting Clock Trees
[04/21 19:53:28    105s]         Disconnecting done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:28    105s]         Reset bufferability constraints...
[04/21 19:53:28    105s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[04/21 19:53:28    105s]         Clock tree timing engine global stage delay update for delay_corner_ss_v1p08_125c:both.late...
[04/21 19:53:28    105s] End AAE Lib Interpolated Model. (MEM=3318.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:53:28    105s]         Clock tree timing engine global stage delay update for delay_corner_ss_v1p08_125c:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:28    105s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:28    105s]         Clock DAG hash eGRPC initial state: 3807855275791246138 2641334608399224486
[04/21 19:53:28    105s]         CTS services accumulated run-time stats eGRPC initial state:
[04/21 19:53:28    105s]           delay calculator: calls=5854, total_wall_time=0.101s, mean_wall_time=0.017ms
[04/21 19:53:28    105s]           legalizer: calls=317, total_wall_time=0.003s, mean_wall_time=0.010ms
[04/21 19:53:28    105s]           steiner router: calls=5688, total_wall_time=0.046s, mean_wall_time=0.008ms
[04/21 19:53:28    105s]         Clock DAG stats eGRPC initial state:
[04/21 19:53:28    105s]           cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:53:28    105s]           sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:28    105s]           misc counts      : r=1, pp=0, mci=0
[04/21 19:53:28    105s]           cell areas       : b=47.068um^2, i=14.793um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=91.446um^2
[04/21 19:53:28    105s]           cell capacitance : b=0.013pF, i=0.019pF, icg=0.000pF, dcg=0.000pF, l=0.023pF, total=0.055pF
[04/21 19:53:28    105s]           sink capacitance : total=0.091pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.002pF
[04/21 19:53:28    105s]           wire capacitance : top=0.000pF, trunk=0.023pF, leaf=0.058pF, total=0.081pF
[04/21 19:53:28    105s]           wire lengths     : top=0.000um, trunk=148.450um, leaf=404.260um, total=552.710um
[04/21 19:53:28    105s]           hp wire lengths  : top=0.000um, trunk=160.720um, leaf=153.135um, total=313.855um
[04/21 19:53:28    105s]         Clock DAG net violations eGRPC initial state:
[04/21 19:53:28    105s]           Fanout : {count=1, worst=[1652]} avg=1652 sd=0 sum=1652
[04/21 19:53:28    105s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[04/21 19:53:28    105s]           Trunk : target=0.500ns count=3 avg=0.120ns sd=0.040ns min=0.091ns max=0.166ns {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:28    105s]           Leaf  : target=0.500ns count=2 avg=0.114ns sd=0.162ns min=0.000ns max=0.229ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:28    105s]         Clock DAG library cell distribution eGRPC initial state {count}:
[04/21 19:53:28    105s]            Bufs: CLKBUFHDV24: 1 CLKBUFHDV16: 1 
[04/21 19:53:28    105s]            Invs: CLKINHDV16: 1 
[04/21 19:53:28    105s]          Logics: NOR2HDV16: 1 
[04/21 19:53:28    105s]         Primary reporting skew groups eGRPC initial state:
[04/21 19:53:28    105s]           skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.046, avg=1.274, sd=0.137, skn=5.470, kur=27.949], skew [0.796 vs 0.832], 100% {1.250, 2.046} (wid=1.257 ws=0.007) (gid=0.789 gs=0.789)
[04/21 19:53:28    105s]               min path sink: Timer_Counter_16_bit_1_inst_TCNTn_reg[15]/CK
[04/21 19:53:28    105s]               max path sink: Timer_Counter2_8_bit_inst_OCRnB_reg[6]/CK
[04/21 19:53:28    105s]         Skew group summary eGRPC initial state:
[04/21 19:53:28    105s]           skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.046, avg=1.274, sd=0.137, skn=5.470, kur=27.949], skew [0.796 vs 0.832], 100% {1.250, 2.046} (wid=1.257 ws=0.007) (gid=0.789 gs=0.789)
[04/21 19:53:28    105s]           skew_group CLK/functional_ss_v1p08_125c: insertion delay [min=1.250, max=2.046, avg=1.274, sd=0.137, skn=5.470, kur=27.949], skew [0.796 vs 0.832], 100% {1.250, 2.046} (wid=1.257 ws=0.007) (gid=0.789 gs=0.789)
[04/21 19:53:28    105s]         eGRPC Moving buffers...
[04/21 19:53:28    105s]           Clock DAG hash before 'eGRPC Moving buffers': 3807855275791246138 2641334608399224486
[04/21 19:53:28    105s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[04/21 19:53:28    105s]             delay calculator: calls=5854, total_wall_time=0.101s, mean_wall_time=0.017ms
[04/21 19:53:28    105s]             legalizer: calls=317, total_wall_time=0.003s, mean_wall_time=0.010ms
[04/21 19:53:28    105s]             steiner router: calls=5688, total_wall_time=0.046s, mean_wall_time=0.008ms
[04/21 19:53:28    105s]           Violation analysis...
[04/21 19:53:28    105s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:28    105s]           Clock DAG hash after 'eGRPC Moving buffers': 3807855275791246138 2641334608399224486
[04/21 19:53:28    105s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[04/21 19:53:28    105s]             delay calculator: calls=5854, total_wall_time=0.101s, mean_wall_time=0.017ms
[04/21 19:53:28    105s]             legalizer: calls=317, total_wall_time=0.003s, mean_wall_time=0.010ms
[04/21 19:53:28    105s]             steiner router: calls=5688, total_wall_time=0.046s, mean_wall_time=0.008ms
[04/21 19:53:28    105s]           Clock DAG stats after 'eGRPC Moving buffers':
[04/21 19:53:28    105s]             cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:53:28    105s]             sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:28    105s]             misc counts      : r=1, pp=0, mci=0
[04/21 19:53:28    105s]             cell areas       : b=47.068um^2, i=14.793um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=91.446um^2
[04/21 19:53:28    105s]             cell capacitance : b=0.013pF, i=0.019pF, icg=0.000pF, dcg=0.000pF, l=0.023pF, total=0.055pF
[04/21 19:53:28    105s]             sink capacitance : total=0.091pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.002pF
[04/21 19:53:28    105s]             wire capacitance : top=0.000pF, trunk=0.023pF, leaf=0.058pF, total=0.081pF
[04/21 19:53:28    105s]             wire lengths     : top=0.000um, trunk=148.450um, leaf=404.260um, total=552.710um
[04/21 19:53:28    105s]             hp wire lengths  : top=0.000um, trunk=160.720um, leaf=153.135um, total=313.855um
[04/21 19:53:28    105s]           Clock DAG net violations after 'eGRPC Moving buffers':
[04/21 19:53:28    105s]             Fanout : {count=1, worst=[1652]} avg=1652 sd=0 sum=1652
[04/21 19:53:28    105s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[04/21 19:53:28    105s]             Trunk : target=0.500ns count=3 avg=0.120ns sd=0.040ns min=0.091ns max=0.166ns {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:28    105s]             Leaf  : target=0.500ns count=2 avg=0.114ns sd=0.162ns min=0.000ns max=0.229ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:28    105s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[04/21 19:53:28    105s]              Bufs: CLKBUFHDV24: 1 CLKBUFHDV16: 1 
[04/21 19:53:28    105s]              Invs: CLKINHDV16: 1 
[04/21 19:53:28    105s]            Logics: NOR2HDV16: 1 
[04/21 19:53:28    105s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[04/21 19:53:28    105s]             skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.046], skew [0.796 vs 0.832]
[04/21 19:53:28    105s]                 min path sink: Timer_Counter_16_bit_1_inst_TCNTn_reg[15]/CK
[04/21 19:53:28    105s]                 max path sink: Timer_Counter2_8_bit_inst_OCRnB_reg[6]/CK
[04/21 19:53:28    105s]           Skew group summary after 'eGRPC Moving buffers':
[04/21 19:53:28    105s]             skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.046], skew [0.796 vs 0.832]
[04/21 19:53:28    105s]             skew_group CLK/functional_ss_v1p08_125c: insertion delay [min=1.250, max=2.046], skew [0.796 vs 0.832]
[04/21 19:53:28    105s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:28    105s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:28    105s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[04/21 19:53:28    105s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 3807855275791246138 2641334608399224486
[04/21 19:53:28    105s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/21 19:53:28    105s]             delay calculator: calls=5854, total_wall_time=0.101s, mean_wall_time=0.017ms
[04/21 19:53:28    105s]             legalizer: calls=317, total_wall_time=0.003s, mean_wall_time=0.010ms
[04/21 19:53:28    105s]             steiner router: calls=5688, total_wall_time=0.046s, mean_wall_time=0.008ms
[04/21 19:53:28    105s]           Modifying slew-target multiplier from 1 to 0.9
[04/21 19:53:28    105s]           Artificially removing short and long paths...
[04/21 19:53:28    105s]             Clock DAG hash before 'Artificially removing short and long paths': 3807855275791246138 2641334608399224486
[04/21 19:53:28    105s]             CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[04/21 19:53:28    105s]               delay calculator: calls=5854, total_wall_time=0.101s, mean_wall_time=0.017ms
[04/21 19:53:28    105s]               legalizer: calls=317, total_wall_time=0.003s, mean_wall_time=0.010ms
[04/21 19:53:28    105s]               steiner router: calls=5688, total_wall_time=0.046s, mean_wall_time=0.008ms
[04/21 19:53:28    105s]             For skew_group CLK/functional_ff_v1p32 target band (1.250, 2.046)
[04/21 19:53:28    105s]             For skew_group CLK/functional_ss_v1p08_125c target band (1.250, 2.046)
[04/21 19:53:28    105s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:28    105s]           Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:28    105s]           Downsizing prefiltering...
[04/21 19:53:28    105s]           Downsizing prefiltering done.
[04/21 19:53:28    105s]           Prefiltering Summary : numPassedPreFiltering = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 5
[04/21 19:53:28    105s]           Downsizing Pass 0...
[04/21 19:53:28    105s]           Resizing gates: ...20% ...40% ...60% ...80% ...100% 
[04/21 19:53:28    105s]           Downsizing Pass 0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:28    105s]           Downsizing Pass Summary 0, attempted = 0, resized = 0, running total = 0
[04/21 19:53:28    105s]           DoDownSizing Summary : numSized = 0
[04/21 19:53:28    105s]           Reverting slew-target multiplier from 0.9 to 1
[04/21 19:53:28    105s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 3807855275791246138 2641334608399224486
[04/21 19:53:28    105s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/21 19:53:28    105s]             delay calculator: calls=5854, total_wall_time=0.101s, mean_wall_time=0.017ms
[04/21 19:53:28    105s]             legalizer: calls=317, total_wall_time=0.003s, mean_wall_time=0.010ms
[04/21 19:53:28    105s]             steiner router: calls=5688, total_wall_time=0.046s, mean_wall_time=0.008ms
[04/21 19:53:28    105s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/21 19:53:28    105s]             cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:53:28    105s]             sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:28    105s]             misc counts      : r=1, pp=0, mci=0
[04/21 19:53:28    105s]             cell areas       : b=47.068um^2, i=14.793um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=91.446um^2
[04/21 19:53:28    105s]             cell capacitance : b=0.013pF, i=0.019pF, icg=0.000pF, dcg=0.000pF, l=0.023pF, total=0.055pF
[04/21 19:53:28    105s]             sink capacitance : total=0.091pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.002pF
[04/21 19:53:28    105s]             wire capacitance : top=0.000pF, trunk=0.023pF, leaf=0.058pF, total=0.081pF
[04/21 19:53:28    105s]             wire lengths     : top=0.000um, trunk=148.450um, leaf=404.260um, total=552.710um
[04/21 19:53:28    105s]             hp wire lengths  : top=0.000um, trunk=160.720um, leaf=153.135um, total=313.855um
[04/21 19:53:28    105s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/21 19:53:28    105s]             Fanout : {count=1, worst=[1652]} avg=1652 sd=0 sum=1652
[04/21 19:53:28    105s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/21 19:53:28    105s]             Trunk : target=0.500ns count=3 avg=0.120ns sd=0.040ns min=0.091ns max=0.166ns {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:28    105s]             Leaf  : target=0.500ns count=2 avg=0.114ns sd=0.162ns min=0.000ns max=0.229ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:28    105s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[04/21 19:53:28    105s]              Bufs: CLKBUFHDV24: 1 CLKBUFHDV16: 1 
[04/21 19:53:28    105s]              Invs: CLKINHDV16: 1 
[04/21 19:53:28    105s]            Logics: NOR2HDV16: 1 
[04/21 19:53:28    105s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/21 19:53:28    105s]             skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.046], skew [0.796 vs 0.832]
[04/21 19:53:28    105s]                 min path sink: Timer_Counter_16_bit_1_inst_TCNTn_reg[15]/CK
[04/21 19:53:28    105s]                 max path sink: Timer_Counter2_8_bit_inst_OCRnB_reg[6]/CK
[04/21 19:53:28    105s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/21 19:53:28    105s]             skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.046], skew [0.796 vs 0.832]
[04/21 19:53:28    105s]             skew_group CLK/functional_ss_v1p08_125c: insertion delay [min=1.250, max=2.046], skew [0.796 vs 0.832]
[04/21 19:53:28    105s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:28    105s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:28    105s]         eGRPC Fixing DRVs...
[04/21 19:53:28    105s]           Clock DAG hash before 'eGRPC Fixing DRVs': 3807855275791246138 2641334608399224486
[04/21 19:53:28    105s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[04/21 19:53:28    105s]             delay calculator: calls=5854, total_wall_time=0.101s, mean_wall_time=0.017ms
[04/21 19:53:28    105s]             legalizer: calls=317, total_wall_time=0.003s, mean_wall_time=0.010ms
[04/21 19:53:28    105s]             steiner router: calls=5688, total_wall_time=0.046s, mean_wall_time=0.008ms
[04/21 19:53:28    105s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[04/21 19:53:28    105s]           CCOpt-eGRPC: considered: 5, tested: 5, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[04/21 19:53:28    105s]           
[04/21 19:53:28    105s]           Statistics: Fix DRVs (cell sizing):
[04/21 19:53:28    105s]           ===================================
[04/21 19:53:28    105s]           
[04/21 19:53:28    105s]           Cell changes by Net Type:
[04/21 19:53:28    105s]           
[04/21 19:53:28    105s]           -------------------------------------------------------------------------------------------------
[04/21 19:53:28    105s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[04/21 19:53:28    105s]           -------------------------------------------------------------------------------------------------
[04/21 19:53:28    105s]           top                0            0           0            0                    0                0
[04/21 19:53:28    105s]           trunk              0            0           0            0                    0                0
[04/21 19:53:28    105s]           leaf               0            0           0            0                    0                0
[04/21 19:53:28    105s]           -------------------------------------------------------------------------------------------------
[04/21 19:53:28    105s]           Total              0            0           0            0                    0                0
[04/21 19:53:28    105s]           -------------------------------------------------------------------------------------------------
[04/21 19:53:28    105s]           
[04/21 19:53:28    105s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[04/21 19:53:28    105s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[04/21 19:53:28    105s]           
[04/21 19:53:28    105s]           Clock DAG hash after 'eGRPC Fixing DRVs': 3807855275791246138 2641334608399224486
[04/21 19:53:28    105s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[04/21 19:53:28    105s]             delay calculator: calls=5854, total_wall_time=0.101s, mean_wall_time=0.017ms
[04/21 19:53:28    105s]             legalizer: calls=317, total_wall_time=0.003s, mean_wall_time=0.010ms
[04/21 19:53:28    105s]             steiner router: calls=5688, total_wall_time=0.046s, mean_wall_time=0.008ms
[04/21 19:53:28    105s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[04/21 19:53:28    105s]             cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:53:28    105s]             sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:28    105s]             misc counts      : r=1, pp=0, mci=0
[04/21 19:53:28    105s]             cell areas       : b=47.068um^2, i=14.793um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=91.446um^2
[04/21 19:53:28    105s]             cell capacitance : b=0.013pF, i=0.019pF, icg=0.000pF, dcg=0.000pF, l=0.023pF, total=0.055pF
[04/21 19:53:28    105s]             sink capacitance : total=0.091pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.002pF
[04/21 19:53:28    105s]             wire capacitance : top=0.000pF, trunk=0.023pF, leaf=0.058pF, total=0.081pF
[04/21 19:53:28    105s]             wire lengths     : top=0.000um, trunk=148.450um, leaf=404.260um, total=552.710um
[04/21 19:53:28    105s]             hp wire lengths  : top=0.000um, trunk=160.720um, leaf=153.135um, total=313.855um
[04/21 19:53:28    105s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[04/21 19:53:28    105s]             Fanout : {count=1, worst=[1652]} avg=1652 sd=0 sum=1652
[04/21 19:53:28    105s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[04/21 19:53:28    105s]             Trunk : target=0.500ns count=3 avg=0.120ns sd=0.040ns min=0.091ns max=0.166ns {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:28    105s]             Leaf  : target=0.500ns count=2 avg=0.114ns sd=0.162ns min=0.000ns max=0.229ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:28    105s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[04/21 19:53:28    105s]              Bufs: CLKBUFHDV24: 1 CLKBUFHDV16: 1 
[04/21 19:53:28    105s]              Invs: CLKINHDV16: 1 
[04/21 19:53:28    105s]            Logics: NOR2HDV16: 1 
[04/21 19:53:28    105s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[04/21 19:53:28    105s]             skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.046], skew [0.796 vs 0.832]
[04/21 19:53:28    105s]                 min path sink: Timer_Counter_16_bit_1_inst_TCNTn_reg[15]/CK
[04/21 19:53:28    105s]                 max path sink: Timer_Counter2_8_bit_inst_OCRnB_reg[6]/CK
[04/21 19:53:28    105s]           Skew group summary after 'eGRPC Fixing DRVs':
[04/21 19:53:28    105s]             skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.046], skew [0.796 vs 0.832]
[04/21 19:53:28    105s]             skew_group CLK/functional_ss_v1p08_125c: insertion delay [min=1.250, max=2.046], skew [0.796 vs 0.832]
[04/21 19:53:28    105s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:28    105s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:28    105s]         
[04/21 19:53:28    105s]         Slew Diagnostics: After DRV fixing
[04/21 19:53:28    105s]         ==================================
[04/21 19:53:28    105s]         
[04/21 19:53:28    105s]         Global Causes:
[04/21 19:53:28    105s]         
[04/21 19:53:28    105s]         -------------------------------------
[04/21 19:53:28    105s]         Cause
[04/21 19:53:28    105s]         -------------------------------------
[04/21 19:53:28    105s]         DRV fixing with buffering is disabled
[04/21 19:53:28    105s]         -------------------------------------
[04/21 19:53:28    105s]         
[04/21 19:53:28    105s]         Top 5 overslews:
[04/21 19:53:28    105s]         
[04/21 19:53:28    105s]         ---------------------------------
[04/21 19:53:28    105s]         Overslew    Causes    Driving Pin
[04/21 19:53:28    105s]         ---------------------------------
[04/21 19:53:28    105s]           (empty table)
[04/21 19:53:28    105s]         ---------------------------------
[04/21 19:53:28    105s]         
[04/21 19:53:28    105s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[04/21 19:53:28    105s]         
[04/21 19:53:28    105s]         -------------------
[04/21 19:53:28    105s]         Cause    Occurences
[04/21 19:53:28    105s]         -------------------
[04/21 19:53:28    105s]           (empty table)
[04/21 19:53:28    105s]         -------------------
[04/21 19:53:28    105s]         
[04/21 19:53:28    105s]         Violation diagnostics counts from the 0 nodes that have violations:
[04/21 19:53:28    105s]         
[04/21 19:53:28    105s]         -------------------
[04/21 19:53:28    105s]         Cause    Occurences
[04/21 19:53:28    105s]         -------------------
[04/21 19:53:28    105s]           (empty table)
[04/21 19:53:28    105s]         -------------------
[04/21 19:53:28    105s]         
[04/21 19:53:28    105s]         Reconnecting optimized routes...
[04/21 19:53:28    105s]         Reset timing graph...
[04/21 19:53:28    105s] Ignoring AAE DB Resetting ...
[04/21 19:53:28    105s]         Reset timing graph done.
[04/21 19:53:28    105s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:28    105s]         Violation analysis...
[04/21 19:53:28    105s] End AAE Lib Interpolated Model. (MEM=3366.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:53:28    105s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:28    105s]         Clock instances to consider for cloning: 0
[04/21 19:53:28    105s]         Reset timing graph...
[04/21 19:53:28    105s] Ignoring AAE DB Resetting ...
[04/21 19:53:28    105s]         Reset timing graph done.
[04/21 19:53:28    105s]         Set dirty flag on 0 instances, 0 nets
[04/21 19:53:28    105s]         Clock DAG hash before routing clock trees: 3807855275791246138 2641334608399224486
[04/21 19:53:28    105s]         CTS services accumulated run-time stats before routing clock trees:
[04/21 19:53:28    105s]           delay calculator: calls=5859, total_wall_time=0.101s, mean_wall_time=0.017ms
[04/21 19:53:28    105s]           legalizer: calls=317, total_wall_time=0.003s, mean_wall_time=0.010ms
[04/21 19:53:28    105s]           steiner router: calls=5688, total_wall_time=0.046s, mean_wall_time=0.008ms
[04/21 19:53:28    105s]         Clock DAG stats before routing clock trees:
[04/21 19:53:28    105s]           cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:53:28    105s]           sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:28    105s]           misc counts      : r=1, pp=0, mci=0
[04/21 19:53:28    105s]           cell areas       : b=47.068um^2, i=14.793um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=91.446um^2
[04/21 19:53:28    105s]           cell capacitance : b=0.013pF, i=0.019pF, icg=0.000pF, dcg=0.000pF, l=0.023pF, total=0.055pF
[04/21 19:53:28    105s]           sink capacitance : total=0.091pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.002pF
[04/21 19:53:28    105s]           wire capacitance : top=0.000pF, trunk=0.023pF, leaf=0.058pF, total=0.081pF
[04/21 19:53:28    105s]           wire lengths     : top=0.000um, trunk=148.450um, leaf=404.260um, total=552.710um
[04/21 19:53:28    105s]           hp wire lengths  : top=0.000um, trunk=160.720um, leaf=153.135um, total=313.855um
[04/21 19:53:28    105s]         Clock DAG net violations before routing clock trees:
[04/21 19:53:28    105s]           Fanout : {count=1, worst=[1652]} avg=1652 sd=0 sum=1652
[04/21 19:53:28    105s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[04/21 19:53:28    105s]           Trunk : target=0.500ns count=3 avg=0.120ns sd=0.040ns min=0.091ns max=0.166ns {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:28    105s]           Leaf  : target=0.500ns count=2 avg=0.114ns sd=0.162ns min=0.000ns max=0.229ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:28    105s]         Clock DAG library cell distribution before routing clock trees {count}:
[04/21 19:53:28    105s]            Bufs: CLKBUFHDV24: 1 CLKBUFHDV16: 1 
[04/21 19:53:28    105s]            Invs: CLKINHDV16: 1 
[04/21 19:53:28    105s]          Logics: NOR2HDV16: 1 
[04/21 19:53:28    105s]         Primary reporting skew groups before routing clock trees:
[04/21 19:53:28    105s]           skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.046, avg=1.274, sd=0.137, skn=5.470, kur=27.949], skew [0.796 vs 0.832], 100% {1.250, 2.046} (wid=1.257 ws=0.007) (gid=0.789 gs=0.789)
[04/21 19:53:28    105s]               min path sink: Timer_Counter_16_bit_1_inst_TCNTn_reg[15]/CK
[04/21 19:53:28    105s]               max path sink: Timer_Counter2_8_bit_inst_OCRnB_reg[6]/CK
[04/21 19:53:28    105s]         Skew group summary before routing clock trees:
[04/21 19:53:28    105s]           skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.046, avg=1.274, sd=0.137, skn=5.470, kur=27.949], skew [0.796 vs 0.832], 100% {1.250, 2.046} (wid=1.257 ws=0.007) (gid=0.789 gs=0.789)
[04/21 19:53:28    105s]           skew_group CLK/functional_ss_v1p08_125c: insertion delay [min=1.250, max=2.046, avg=1.274, sd=0.137, skn=5.470, kur=27.949], skew [0.796 vs 0.832], 100% {1.250, 2.046} (wid=1.257 ws=0.007) (gid=0.789 gs=0.789)
[04/21 19:53:28    105s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:28    105s]       eGRPC done.
[04/21 19:53:28    105s]     Calling post conditioning for eGRPC done.
[04/21 19:53:28    105s]   eGR Post Conditioning done.
[04/21 19:53:28    105s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[04/21 19:53:28    105s]   Leaving CCOpt scope - Cleaning up placement interface...
[04/21 19:53:28    105s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3366.5M, EPOCH TIME: 1745240008.215967
[04/21 19:53:28    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:28    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:28    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:28    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:28    105s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.015, REAL:0.015, MEM:3316.5M, EPOCH TIME: 1745240008.230798
[04/21 19:53:28    105s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:28    105s]   Leaving CCOpt scope - ClockRefiner...
[04/21 19:53:28    105s]   Assigned high priority to 3 instances.
[04/21 19:53:28    105s]   Soft fixed 4 clock instances.
[04/21 19:53:28    105s]   Performing Single Pass Refine Place.
[04/21 19:53:28    105s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[04/21 19:53:28    105s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3316.5M, EPOCH TIME: 1745240008.236905
[04/21 19:53:28    105s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3316.5M, EPOCH TIME: 1745240008.236948
[04/21 19:53:28    105s] Processing tracks to init pin-track alignment.
[04/21 19:53:28    105s] z: 2, totalTracks: 1
[04/21 19:53:28    105s] z: 4, totalTracks: 1
[04/21 19:53:28    105s] z: 6, totalTracks: 1
[04/21 19:53:28    105s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:53:28    105s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3316.5M, EPOCH TIME: 1745240008.240154
[04/21 19:53:28    105s] Info: 4 insts are soft-fixed.
[04/21 19:53:28    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:28    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:28    105s] 
[04/21 19:53:28    105s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:53:28    105s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:53:28    105s] OPERPROF:       Starting CMU at level 4, MEM:3316.5M, EPOCH TIME: 1745240008.247470
[04/21 19:53:28    105s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:3316.5M, EPOCH TIME: 1745240008.247904
[04/21 19:53:28    105s] 
[04/21 19:53:28    105s] Bad Lib Cell Checking (CMU) is done! (0)
[04/21 19:53:28    105s] Info: 4 insts are soft-fixed.
[04/21 19:53:28    105s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.008, REAL:0.008, MEM:3316.5M, EPOCH TIME: 1745240008.248437
[04/21 19:53:28    105s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3316.5M, EPOCH TIME: 1745240008.248454
[04/21 19:53:28    105s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3316.5M, EPOCH TIME: 1745240008.248491
[04/21 19:53:28    105s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3316.5MB).
[04/21 19:53:28    105s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.012, REAL:0.012, MEM:3316.5M, EPOCH TIME: 1745240008.249055
[04/21 19:53:28    105s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.012, REAL:0.012, MEM:3316.5M, EPOCH TIME: 1745240008.249071
[04/21 19:53:28    105s] TDRefine: refinePlace mode is spiral
[04/21 19:53:28    105s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2911417.7
[04/21 19:53:28    105s] OPERPROF: Starting Refine-Place at level 1, MEM:3316.5M, EPOCH TIME: 1745240008.249113
[04/21 19:53:28    105s] *** Starting refinePlace (0:01:46 mem=3316.5M) ***
[04/21 19:53:28    105s] Total net bbox length = 2.486e+05 (1.216e+05 1.270e+05) (ext = 1.185e+04)
[04/21 19:53:28    105s] 
[04/21 19:53:28    105s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:53:28    105s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:53:28    105s] Info: 4 insts are soft-fixed.
[04/21 19:53:28    105s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/21 19:53:28    105s] 
[04/21 19:53:28    105s]  === Spiral for Logical I: (movable: 4) ===
[04/21 19:53:28    105s] 
[04/21 19:53:28    105s] FGC Caching: map cells: 0 total: 0  non_cacheable: 0
[04/21 19:53:28    105s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/21 19:53:28    105s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/21 19:53:28    105s] Set min layer with design mode ( 1 )
[04/21 19:53:28    105s] Set max layer with design mode ( 5 )
[04/21 19:53:28    105s] Set min layer with design mode ( 1 )
[04/21 19:53:28    105s] Set max layer with design mode ( 5 )
[04/21 19:53:28    105s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3316.5M, EPOCH TIME: 1745240008.257897
[04/21 19:53:28    105s] Starting refinePlace ...
[04/21 19:53:28    105s] Set min layer with design mode ( 1 )
[04/21 19:53:28    105s] Set max layer with design mode ( 5 )
[04/21 19:53:28    105s] One DDP V2 for no tweak run.
[04/21 19:53:28    105s] Set min layer with design mode ( 1 )
[04/21 19:53:28    105s] Set max layer with design mode ( 5 )
[04/21 19:53:28    105s] DDP initSite1 nrRow 122 nrJob 122
[04/21 19:53:28    105s] DDP markSite nrRow 122 nrJob 122
[04/21 19:53:28    105s]   Spread Effort: high, standalone mode, useDDP on.
[04/21 19:53:28    105s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3332.5MB) @(0:01:46 - 0:01:46).
[04/21 19:53:28    105s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/21 19:53:28    105s] wireLenOptFixPriorityInst 1806 inst fixed
[04/21 19:53:28    105s] 
[04/21 19:53:28    105s]  === Spiral for Logical I: (movable: 9647) ===
[04/21 19:53:28    105s] 
[04/21 19:53:28    105s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[04/21 19:53:28    105s] 
[04/21 19:53:28    105s]  Info: 0 filler has been deleted!
[04/21 19:53:28    105s] Move report: legalization moves 22 insts, mean move: 3.35 um, max move: 8.20 um spiral
[04/21 19:53:28    105s] 	Max move on inst (g255182): (180.40, 280.44) --> (188.60, 280.44)
[04/21 19:53:28    105s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/21 19:53:28    105s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/21 19:53:28    105s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3311.5MB) @(0:01:46 - 0:01:46).
[04/21 19:53:28    105s] Move report: Detail placement moves 22 insts, mean move: 3.35 um, max move: 8.20 um 
[04/21 19:53:28    105s] 	Max move on inst (g255182): (180.40, 280.44) --> (188.60, 280.44)
[04/21 19:53:28    105s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3311.5MB
[04/21 19:53:28    105s] Statistics of distance of Instance movement in refine placement:
[04/21 19:53:28    105s]   maximum (X+Y) =         8.20 um
[04/21 19:53:28    105s]   inst (g255182) with max move: (180.4, 280.44) -> (188.6, 280.44)
[04/21 19:53:28    105s]   mean    (X+Y) =         3.35 um
[04/21 19:53:28    105s] Summary Report:
[04/21 19:53:28    105s] Instances move: 22 (out of 9651 movable)
[04/21 19:53:28    105s] Instances flipped: 0
[04/21 19:53:28    105s] Mean displacement: 3.35 um
[04/21 19:53:28    105s] Max displacement: 8.20 um (Instance: g255182) (180.4, 280.44) -> (188.6, 280.44)
[04/21 19:53:28    105s] 	Length: 5 sites, height: 1 rows, site name: HD_CoreSite, cell type: AOI21HDV2
[04/21 19:53:28    105s] 	Violation at original loc: Overlapping with other instance
[04/21 19:53:28    105s] Physical-only instances move: 0 (out of 0 movable physical-only)
[04/21 19:53:28    105s] Total instances moved : 22
[04/21 19:53:28    105s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.103, REAL:0.104, MEM:3311.5M, EPOCH TIME: 1745240008.362387
[04/21 19:53:28    105s] Total net bbox length = 2.487e+05 (1.217e+05 1.270e+05) (ext = 1.185e+04)
[04/21 19:53:28    105s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3311.5MB
[04/21 19:53:28    105s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=3311.5MB) @(0:01:46 - 0:01:46).
[04/21 19:53:28    105s] *** Finished refinePlace (0:01:46 mem=3311.5M) ***
[04/21 19:53:28    105s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2911417.7
[04/21 19:53:28    105s] OPERPROF: Finished Refine-Place at level 1, CPU:0.115, REAL:0.116, MEM:3311.5M, EPOCH TIME: 1745240008.365453
[04/21 19:53:28    105s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3311.5M, EPOCH TIME: 1745240008.365487
[04/21 19:53:28    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9651).
[04/21 19:53:28    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:28    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:28    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:28    105s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.013, REAL:0.013, MEM:3307.5M, EPOCH TIME: 1745240008.378302
[04/21 19:53:28    105s]   ClockRefiner summary
[04/21 19:53:28    105s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1810).
[04/21 19:53:28    105s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 4).
[04/21 19:53:28    105s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1806).
[04/21 19:53:28    105s]   Restoring pStatusCts on 4 clock instances.
[04/21 19:53:28    105s]   Revert refine place priority changes on 0 instances.
[04/21 19:53:28    105s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/21 19:53:28    105s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.6 real=0:00:00.6)
[04/21 19:53:28    105s]   CCOpt::Phase::Routing...
[04/21 19:53:28    105s]   Clock implementation routing...
[04/21 19:53:28    105s]     Leaving CCOpt scope - Routing Tools...
[04/21 19:53:28    105s] Net route status summary:
[04/21 19:53:28    105s]   Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=5, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/21 19:53:28    105s]   Non-clock: 10298 (unrouted=551, trialRouted=9747, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=536, (crossesIlmBoundary AND tooFewTerms=0)])
[04/21 19:53:28    105s]     Routing using eGR in eGR->NR Step...
[04/21 19:53:28    105s]       Early Global Route - eGR->Nr High Frequency step...
[04/21 19:53:28    105s] (ccopt eGR): There are 5 nets to be routed. 0 nets have skip routing designation.
[04/21 19:53:28    105s] (ccopt eGR): There are 5 nets for routing of which 4 have one or more fixed wires.
[04/21 19:53:28    105s] (ccopt eGR): Start to route 5 all nets
[04/21 19:53:28    105s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[04/21 19:53:28    105s] Type 'man IMPPTN-1250' for more detail.
[04/21 19:53:28    105s] Running pre-eGR process
[04/21 19:53:28    105s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[04/21 19:53:28    105s] Type 'man IMPPTN-1250' for more detail.
[04/21 19:53:28    105s] [PSP]    Started Early Global Route ( Curr Mem: 3.16 MB )
[04/21 19:53:28    105s] (I)      Initializing eGR engine (clean)
[04/21 19:53:28    105s] Set min layer with design mode ( 1 )
[04/21 19:53:28    105s] Set max layer with design mode ( 5 )
[04/21 19:53:28    105s] (I)      clean place blk overflow:
[04/21 19:53:28    105s] (I)      H : enabled 1.00 0
[04/21 19:53:28    105s] (I)      V : enabled 1.00 0
[04/21 19:53:28    105s] (I)      Initializing eGR engine (clean)
[04/21 19:53:28    105s] Set min layer with design mode ( 1 )
[04/21 19:53:28    105s] Set max layer with design mode ( 5 )
[04/21 19:53:28    105s] (I)      clean place blk overflow:
[04/21 19:53:28    105s] (I)      H : enabled 1.00 0
[04/21 19:53:28    105s] (I)      V : enabled 1.00 0
[04/21 19:53:28    105s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3.16 MB )
[04/21 19:53:28    105s] (I)      Running eGR Cong Clean flow
[04/21 19:53:28    105s] (I)      # wire layers (front) : 8
[04/21 19:53:28    105s] (I)      # wire layers (back)  : 0
[04/21 19:53:28    105s] (I)      min wire layer : 1
[04/21 19:53:28    105s] (I)      max wire layer : 7
[04/21 19:53:28    105s] (I)      # cut layers (front) : 7
[04/21 19:53:28    105s] (I)      # cut layers (back)  : 0
[04/21 19:53:28    105s] (I)      min cut layer : 1
[04/21 19:53:28    105s] (I)      max cut layer : 6
[04/21 19:53:28    105s] (I)      ================================ Layers ================================
[04/21 19:53:28    105s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:53:28    105s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[04/21 19:53:28    105s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:53:28    105s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[04/21 19:53:28    105s] (I)      | 33 |  0 |    CONT |     cut |      1 |       |       |       |       |
[04/21 19:53:28    105s] (I)      |  1 |  1 |  METAL1 |    wire |      1 |       |   160 |   170 |   410 |
[04/21 19:53:28    105s] (I)      | 34 |  1 |   VIA12 |     cut |      1 |       |       |       |       |
[04/21 19:53:28    105s] (I)      |  2 |  2 |  METAL2 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:53:28    105s] (I)      | 35 |  2 |   VIA23 |     cut |      1 |       |       |       |       |
[04/21 19:53:28    105s] (I)      |  3 |  3 |  METAL3 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:53:28    105s] (I)      | 36 |  3 |   VIA34 |     cut |      1 |       |       |       |       |
[04/21 19:53:28    105s] (I)      |  4 |  4 |  METAL4 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:53:28    105s] (I)      | 37 |  4 |   VIA45 |     cut |      1 |       |       |       |       |
[04/21 19:53:28    105s] (I)      |  5 |  5 |  METAL5 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:53:28    105s] (I)      | 38 |  5 |   VIA56 |     cut |      1 |       |       |       |       |
[04/21 19:53:28    105s] (I)      |  6 |  6 |  METAL6 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:53:28    105s] (I)      | 39 |  6 |   VIA67 |     cut |      1 |       |       |       |       |
[04/21 19:53:28    105s] (I)      |  7 |  7 |  METAL7 |    wire |      1 |       |   420 |   420 |   840 |
[04/21 19:53:28    105s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:53:28    105s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[04/21 19:53:28    105s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:53:28    105s] (I)      Started Import and model ( Curr Mem: 3.16 MB )
[04/21 19:53:28    105s] (I)      == Non-default Options ==
[04/21 19:53:28    105s] (I)      Clean congestion better                            : true
[04/21 19:53:28    105s] (I)      Estimate vias on DPT layer                         : true
[04/21 19:53:28    105s] (I)      Rerouting rounds                                   : 10
[04/21 19:53:28    105s] (I)      Clean congestion layer assignment rounds           : 3
[04/21 19:53:28    105s] (I)      Layer constraints as soft constraints              : true
[04/21 19:53:28    105s] (I)      Soft top layer                                     : true
[04/21 19:53:28    105s] (I)      Skip prospective layer relax nets                  : true
[04/21 19:53:28    105s] (I)      Better NDR handling                                : true
[04/21 19:53:28    105s] (I)      Improved NDR modeling in LA                        : true
[04/21 19:53:28    105s] (I)      Routing cost fix for NDR handling                  : true
[04/21 19:53:28    105s] (I)      Block tracks for preroutes                         : true
[04/21 19:53:28    105s] (I)      Assign IRoute by net group key                     : true
[04/21 19:53:28    105s] (I)      Block unroutable channels                          : true
[04/21 19:53:28    105s] (I)      Block unroutable channels 3D                       : true
[04/21 19:53:28    105s] (I)      Bound layer relaxed segment wl                     : true
[04/21 19:53:28    105s] (I)      Blocked pin reach length threshold                 : 2
[04/21 19:53:28    105s] (I)      Check blockage within NDR space in TA              : true
[04/21 19:53:28    105s] (I)      Skip must join for term with via pillar            : true
[04/21 19:53:28    105s] (I)      Model find APA for IO pin                          : true
[04/21 19:53:28    105s] (I)      On pin location for off pin term                   : true
[04/21 19:53:28    105s] (I)      Handle EOL spacing                                 : true
[04/21 19:53:28    105s] (I)      Merge PG vias by gap                               : true
[04/21 19:53:28    105s] (I)      Maximum routing layer                              : 5
[04/21 19:53:28    105s] (I)      Minimum routing layer                              : 1
[04/21 19:53:28    105s] (I)      Top routing layer                                  : 5
[04/21 19:53:28    105s] (I)      Bottom routing layer                               : 1
[04/21 19:53:28    105s] (I)      Ignore routing layer                               : true
[04/21 19:53:28    105s] (I)      Route selected nets only                           : true
[04/21 19:53:28    105s] (I)      Refine MST                                         : true
[04/21 19:53:28    105s] (I)      Honor PRL                                          : true
[04/21 19:53:28    105s] (I)      Strong congestion aware                            : true
[04/21 19:53:28    105s] (I)      Improved initial location for IRoutes              : true
[04/21 19:53:28    105s] (I)      Multi panel TA                                     : true
[04/21 19:53:28    105s] (I)      Penalize wire overlap                              : true
[04/21 19:53:28    105s] (I)      Expand small instance blockage                     : true
[04/21 19:53:28    105s] (I)      Reduce via in TA                                   : true
[04/21 19:53:28    105s] (I)      SS-aware routing                                   : true
[04/21 19:53:28    105s] (I)      Improve tree edge sharing                          : true
[04/21 19:53:28    105s] (I)      Improve 2D via estimation                          : true
[04/21 19:53:28    105s] (I)      Refine Steiner tree                                : true
[04/21 19:53:28    105s] (I)      Build spine tree                                   : true
[04/21 19:53:28    105s] (I)      Model pass through capacity                        : true
[04/21 19:53:28    105s] (I)      Extend blockages by a half GCell                   : true
[04/21 19:53:28    105s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[04/21 19:53:28    105s] (I)      Consider pin shapes                                : true
[04/21 19:53:28    105s] (I)      Consider pin shapes for all nodes                  : true
[04/21 19:53:28    105s] (I)      Consider NR APA                                    : true
[04/21 19:53:28    105s] (I)      Consider IO pin shape                              : true
[04/21 19:53:28    105s] (I)      Fix pin connection bug                             : true
[04/21 19:53:28    105s] (I)      Consider layer RC for local wires                  : true
[04/21 19:53:28    105s] (I)      Honor layer constraint                             : true
[04/21 19:53:28    105s] (I)      Route to clock mesh pin                            : true
[04/21 19:53:28    105s] (I)      LA-aware pin escape length                         : 2
[04/21 19:53:28    105s] (I)      Connect multiple ports                             : true
[04/21 19:53:28    105s] (I)      Split for must join                                : true
[04/21 19:53:28    105s] (I)      Number of threads                                  : 1
[04/21 19:53:28    105s] (I)      Routing effort level                               : 10000
[04/21 19:53:28    105s] (I)      Prefer layer length threshold                      : 8
[04/21 19:53:28    105s] (I)      Overflow penalty cost                              : 10
[04/21 19:53:28    105s] (I)      A-star cost                                        : 0.300000
[04/21 19:53:28    105s] (I)      Misalignment cost                                  : 10.000000
[04/21 19:53:28    105s] (I)      Threshold for short IRoute                         : 6
[04/21 19:53:28    105s] (I)      Via cost during post routing                       : 1.000000
[04/21 19:53:28    105s] (I)      Layer congestion ratios                            : { { 1.0 } }
[04/21 19:53:28    105s] (I)      Source-to-sink ratio                               : 0.300000
[04/21 19:53:28    105s] (I)      Scenic ratio bound                                 : 3.000000
[04/21 19:53:28    105s] (I)      Segment layer relax scenic ratio                   : 1.250000
[04/21 19:53:28    105s] (I)      Net layer relax scenic ratio                       : 1.250000
[04/21 19:53:28    105s] (I)      Layer demotion scenic scale                        : 1.000000
[04/21 19:53:28    105s] (I)      Source-sink aware LA ratio                         : 0.500000
[04/21 19:53:28    105s] (I)      PG-aware similar topology routing                  : true
[04/21 19:53:28    105s] (I)      Maze routing via cost fix                          : true
[04/21 19:53:28    105s] (I)      Apply PRL on PG terms                              : true
[04/21 19:53:28    105s] (I)      Apply PRL on obs objects                           : true
[04/21 19:53:28    105s] (I)      Handle range-type spacing rules                    : true
[04/21 19:53:28    105s] (I)      PG gap threshold multiplier                        : 10.000000
[04/21 19:53:28    105s] (I)      Parallel spacing query fix                         : true
[04/21 19:53:28    105s] (I)      Force source to root IR                            : true
[04/21 19:53:28    105s] (I)      Layer Weights                                      : L2:4 L3:2.5
[04/21 19:53:28    105s] (I)      Multi-pass Schedule                                : {{} {} {}}
[04/21 19:53:28    105s] (I)      Route tie net to shape                             : auto
[04/21 19:53:28    105s] (I)      Do not relax to DPT layer                          : true
[04/21 19:53:28    105s] (I)      No DPT in post routing                             : true
[04/21 19:53:28    105s] (I)      Modeling PG via merging fix                        : true
[04/21 19:53:28    105s] (I)      Shield aware TA                                    : true
[04/21 19:53:28    105s] (I)      Strong shield aware TA                             : true
[04/21 19:53:28    105s] (I)      Overflow calculation fix in LA                     : true
[04/21 19:53:28    105s] (I)      Post routing fix                                   : true
[04/21 19:53:28    105s] (I)      Strong post routing                                : true
[04/21 19:53:28    105s] (I)      Violation on path threshold                        : 1
[04/21 19:53:28    105s] (I)      Pass through capacity modeling                     : true
[04/21 19:53:28    105s] (I)      Read layer and via RC                              : true
[04/21 19:53:28    105s] (I)      Select the non-relaxed segments in post routing stage : true
[04/21 19:53:28    105s] (I)      Select term pin box for io pin                     : true
[04/21 19:53:28    105s] (I)      Penalize NDR sharing                               : true
[04/21 19:53:28    105s] (I)      Enable special modeling                            : false
[04/21 19:53:28    105s] (I)      Keep fixed segments                                : true
[04/21 19:53:28    105s] (I)      Reorder net groups by key                          : true
[04/21 19:53:28    105s] (I)      Increase net scenic ratio                          : true
[04/21 19:53:28    105s] (I)      Method to set GCell size                           : row
[04/21 19:53:28    105s] (I)      Connect multiple ports and must join fix           : true
[04/21 19:53:28    105s] (I)      Avoid high resistance layers                       : true
[04/21 19:53:28    105s] (I)      Segment length threshold                           : 1
[04/21 19:53:28    105s] (I)      Model find APA for IO pin fix                      : true
[04/21 19:53:28    105s] (I)      Avoid connecting non-metal layers                  : true
[04/21 19:53:28    105s] (I)      Use track pitch for NDR                            : true
[04/21 19:53:28    105s] (I)      Decide max and min layer to relax with layer difference : true
[04/21 19:53:28    105s] (I)      Handle non-default track width                     : false
[04/21 19:53:28    105s] (I)      Tie hi/lo max distance                             : 32.800000
[04/21 19:53:28    105s] (I)      Counted 133 PG shapes. eGR will not process PG shapes layer by layer.
[04/21 19:53:28    105s] (I)      ============== Pin Summary ==============
[04/21 19:53:28    105s] (I)      +-------+--------+---------+------------+
[04/21 19:53:28    105s] (I)      | Layer | # pins | % total |      Group |
[04/21 19:53:28    105s] (I)      +-------+--------+---------+------------+
[04/21 19:53:28    105s] (I)      |     1 |  39383 |  100.00 |        Pin |
[04/21 19:53:28    105s] (I)      |     2 |      0 |    0.00 | Pin access |
[04/21 19:53:28    105s] (I)      |     3 |      0 |    0.00 | Pin access |
[04/21 19:53:28    105s] (I)      |     4 |      0 |    0.00 |      Other |
[04/21 19:53:28    105s] (I)      |     5 |      0 |    0.00 |      Other |
[04/21 19:53:28    105s] (I)      |     6 |      0 |    0.00 |      Other |
[04/21 19:53:28    105s] (I)      |     7 |      0 |    0.00 |      Other |
[04/21 19:53:28    105s] (I)      +-------+--------+---------+------------+
[04/21 19:53:28    105s] (I)      Use row-based GCell size
[04/21 19:53:28    105s] (I)      Use row-based GCell align
[04/21 19:53:28    105s] (I)      layer 0 area = 80000
[04/21 19:53:28    105s] (I)      layer 1 area = 120000
[04/21 19:53:28    105s] (I)      layer 2 area = 120000
[04/21 19:53:28    105s] (I)      layer 3 area = 120000
[04/21 19:53:28    105s] (I)      layer 4 area = 120000
[04/21 19:53:28    105s] (I)      GCell unit size   : 3280
[04/21 19:53:28    105s] (I)      GCell multiplier  : 1
[04/21 19:53:28    105s] (I)      GCell row height  : 3280
[04/21 19:53:28    105s] (I)      Actual row height : 3280
[04/21 19:53:28    105s] (I)      GCell align ref   : 8200 8200
[04/21 19:53:28    105s] [NR-eGR] Track table information for default rule: 
[04/21 19:53:28    105s] [NR-eGR] METAL1 has single uniform track structure
[04/21 19:53:28    105s] [NR-eGR] METAL2 has single uniform track structure
[04/21 19:53:28    105s] [NR-eGR] METAL3 has single uniform track structure
[04/21 19:53:28    105s] [NR-eGR] METAL4 has single uniform track structure
[04/21 19:53:28    105s] [NR-eGR] METAL5 has single uniform track structure
[04/21 19:53:28    105s] [NR-eGR] METAL6 has single uniform track structure
[04/21 19:53:28    105s] [NR-eGR] METAL7 has single uniform track structure
[04/21 19:53:28    105s] (I)      ================ Default via =================
[04/21 19:53:28    105s] (I)      +---+--------------------+-------------------+
[04/21 19:53:28    105s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut   |
[04/21 19:53:28    105s] (I)      +---+--------------------+-------------------+
[04/21 19:53:28    105s] (I)      | 1 |    4  Via1_alt_r90 |   25  Via1_2cut_E |
[04/21 19:53:28    105s] (I)      | 2 |    5  Via2         |   29  Via2_2cut_E |
[04/21 19:53:28    105s] (I)      | 3 |    9  Via3         |   33  Via3_2cut_E |
[04/21 19:53:28    105s] (I)      | 4 |   13  Via4         |   37  Via4_2cut_E |
[04/21 19:53:28    105s] (I)      | 5 |   17  Via5         |   41  Via5_2cut_E |
[04/21 19:53:28    105s] (I)      | 6 |   23  Via6_r90     |   45  Via6_2cut_E |
[04/21 19:53:28    105s] (I)      +---+--------------------+-------------------+
[04/21 19:53:28    105s] (I)      Design has 0 placement macros with 0 shapes. 
[04/21 19:53:28    105s] [NR-eGR] Read 123 PG shapes
[04/21 19:53:28    105s] [NR-eGR] Read 0 clock shapes
[04/21 19:53:28    105s] [NR-eGR] Read 0 other shapes
[04/21 19:53:28    105s] [NR-eGR] #Routing Blockages  : 0
[04/21 19:53:28    105s] [NR-eGR] #Instance Blockages : 263938
[04/21 19:53:28    105s] [NR-eGR] #PG Blockages       : 123
[04/21 19:53:28    105s] [NR-eGR] #Halo Blockages     : 0
[04/21 19:53:28    105s] [NR-eGR] #Boundary Blockages : 0
[04/21 19:53:28    105s] [NR-eGR] #Clock Blockages    : 0
[04/21 19:53:28    105s] [NR-eGR] #Other Blockages    : 0
[04/21 19:53:28    105s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/21 19:53:28    105s] (I)      Custom ignore net properties:
[04/21 19:53:28    105s] (I)      1 : NotLegal
[04/21 19:53:28    105s] (I)      2 : NotSelected
[04/21 19:53:28    105s] (I)      Default ignore net properties:
[04/21 19:53:28    105s] (I)      1 : Special
[04/21 19:53:28    105s] (I)      2 : Analog
[04/21 19:53:28    105s] (I)      3 : Fixed
[04/21 19:53:28    105s] (I)      4 : Skipped
[04/21 19:53:28    105s] (I)      5 : MixedSignal
[04/21 19:53:28    105s] (I)      Prerouted net properties:
[04/21 19:53:28    105s] (I)      1 : NotLegal
[04/21 19:53:28    105s] (I)      2 : Special
[04/21 19:53:28    105s] (I)      3 : Analog
[04/21 19:53:28    105s] (I)      4 : Fixed
[04/21 19:53:28    105s] (I)      5 : Skipped
[04/21 19:53:28    105s] (I)      6 : MixedSignal
[04/21 19:53:28    105s] [NR-eGR] Early global route reroute 5 out of 9753 routable nets
[04/21 19:53:28    105s] [NR-eGR] #prerouted nets         : 0
[04/21 19:53:28    105s] [NR-eGR] #prerouted special nets : 0
[04/21 19:53:28    105s] [NR-eGR] #prerouted wires        : 0
[04/21 19:53:28    105s] [NR-eGR] Read 9753 nets ( ignored 9748 )
[04/21 19:53:28    105s] (I)        Front-side 9753 ( ignored 9748 )
[04/21 19:53:28    105s] (I)        Back-side  0 ( ignored 0 )
[04/21 19:53:28    105s] (I)        Both-side  0 ( ignored 0 )
[04/21 19:53:28    105s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[04/21 19:53:28    105s] [NR-eGR] #via pillars        : 0
[04/21 19:53:28    105s] [NR-eGR] #must join all port : 0
[04/21 19:53:28    105s] [NR-eGR] #multiple ports     : 0
[04/21 19:53:28    105s] [NR-eGR] #has must join      : 0
[04/21 19:53:28    105s] (I)      Reading macro buffers
[04/21 19:53:28    105s] (I)      Number of macros with buffers: 0
[04/21 19:53:28    105s] (I)      ======== RC Report: Rule 0 ========
[04/21 19:53:28    105s] (I)        Layer  Res (ohm/um)  Cap (fF/um) 
[04/21 19:53:28    105s] (I)      -----------------------------------
[04/21 19:53:28    105s] (I)       METAL1         0.835        0.217 
[04/21 19:53:28    105s] (I)       METAL2         0.407        0.266 
[04/21 19:53:28    105s] (I)       METAL3         0.407        0.266 
[04/21 19:53:28    105s] (I)       METAL4         0.407        0.266 
[04/21 19:53:28    105s] (I)       METAL5         0.407        0.266 
[04/21 19:53:28    105s] (I)      early_global_route_priority property id does not exist.
[04/21 19:53:28    105s] (I)      Read Num Blocks=264061  Num Prerouted Wires=0  Num CS=0
[04/21 19:53:28    105s] (I)      Layer 0 (H) : #blockages 264061 : #preroutes 0
[04/21 19:53:28    105s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 0
[04/21 19:53:28    105s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[04/21 19:53:28    105s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[04/21 19:53:28    105s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[04/21 19:53:28    105s] (I)      Moved 2 terms for better access 
[04/21 19:53:28    105s] (I)      Number of ignored nets                =   9748
[04/21 19:53:28    105s] (I)      Number of connected nets              =      0
[04/21 19:53:28    105s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/21 19:53:28    105s] (I)      Number of clock nets                  =      5.  Ignored: No
[04/21 19:53:28    105s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/21 19:53:28    105s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/21 19:53:28    105s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/21 19:53:28    105s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/21 19:53:28    105s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/21 19:53:28    105s] [NR-eGR] There are 5 clock nets ( 0 with NDR ).
[04/21 19:53:28    105s] (I)      Ndr track 0 does not exist
[04/21 19:53:28    105s] (I)      ---------------------Grid Graph Info--------------------
[04/21 19:53:28    105s] (I)      Routing area        : (0, 0) - (424350, 416560)
[04/21 19:53:28    105s] (I)      Core area           : (8200, 8200) - (416150, 408360)
[04/21 19:53:28    105s] (I)      Site width          :   410  (dbu)
[04/21 19:53:28    105s] (I)      Row height          :  3280  (dbu)
[04/21 19:53:28    105s] (I)      GCell row height    :  3280  (dbu)
[04/21 19:53:28    105s] (I)      GCell width         :  3280  (dbu)
[04/21 19:53:28    105s] (I)      GCell height        :  3280  (dbu)
[04/21 19:53:28    105s] (I)      Grid                :   129   127     5
[04/21 19:53:28    105s] (I)      Layer numbers       :     1     2     3     4     5
[04/21 19:53:28    105s] (I)      Vertical capacity   :     0  3280     0  3280     0
[04/21 19:53:28    105s] (I)      Horizontal capacity :  3280     0  3280     0  3280
[04/21 19:53:28    105s] (I)      Default wire width  :   160   200   200   200   200
[04/21 19:53:28    105s] (I)      Default wire space  :   170   200   200   200   200
[04/21 19:53:28    105s] (I)      Default wire pitch  :   330   400   400   400   400
[04/21 19:53:28    105s] (I)      Default pitch size  :   410   410   410   410   410
[04/21 19:53:28    105s] (I)      First track coord   :   410   205   410   205   410
[04/21 19:53:28    105s] (I)      Num tracks per GCell:  8.00  8.00  8.00  8.00  8.00
[04/21 19:53:28    105s] (I)      Total num of tracks :  1015  1035  1015  1035  1015
[04/21 19:53:28    105s] (I)      Num of masks        :     1     1     1     1     1
[04/21 19:53:28    105s] (I)      Num of trim masks   :     0     0     0     0     0
[04/21 19:53:28    105s] (I)      --------------------------------------------------------
[04/21 19:53:28    105s] 
[04/21 19:53:28    105s] [NR-eGR] ============ Routing rule table ============
[04/21 19:53:28    105s] [NR-eGR] Rule id: 0  Nets: 5
[04/21 19:53:28    105s] [NR-eGR] ========================================
[04/21 19:53:28    105s] [NR-eGR] 
[04/21 19:53:28    105s] (I)      ======== NDR :  =========
[04/21 19:53:28    105s] (I)      +--------------+--------+
[04/21 19:53:28    105s] (I)      |           ID |      0 |
[04/21 19:53:28    105s] (I)      |         Name |        |
[04/21 19:53:28    105s] (I)      |      Default |    yes |
[04/21 19:53:28    105s] (I)      |  Clk Special |     no |
[04/21 19:53:28    105s] (I)      | Hard spacing |     no |
[04/21 19:53:28    105s] (I)      |    NDR track | (none) |
[04/21 19:53:28    105s] (I)      |      NDR via | (none) |
[04/21 19:53:28    105s] (I)      |  Extra space |      0 |
[04/21 19:53:28    105s] (I)      |      Shields |      0 |
[04/21 19:53:28    105s] (I)      |   Demand (H) |      1 |
[04/21 19:53:28    105s] (I)      |   Demand (V) |      1 |
[04/21 19:53:28    105s] (I)      |        #Nets |      5 |
[04/21 19:53:28    105s] (I)      +--------------+--------+
[04/21 19:53:28    105s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:53:28    105s] (I)      |  Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[04/21 19:53:28    105s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:53:28    105s] (I)      | METAL1    160      170    410      410      1      1      1    100    100        yes |
[04/21 19:53:28    105s] (I)      | METAL2    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:53:28    105s] (I)      | METAL3    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:53:28    105s] (I)      | METAL4    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:53:28    105s] (I)      | METAL5    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:53:28    105s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:53:28    105s] (I)      =============== Blocked Tracks ===============
[04/21 19:53:28    105s] (I)      +-------+---------+----------+---------------+
[04/21 19:53:28    105s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/21 19:53:28    105s] (I)      +-------+---------+----------+---------------+
[04/21 19:53:28    105s] (I)      |     1 |  130935 |   112604 |        86.00% |
[04/21 19:53:28    105s] (I)      |     2 |  131445 |        0 |         0.00% |
[04/21 19:53:28    105s] (I)      |     3 |  130935 |        0 |         0.00% |
[04/21 19:53:28    105s] (I)      |     4 |  131445 |        0 |         0.00% |
[04/21 19:53:28    105s] (I)      |     5 |  130935 |        0 |         0.00% |
[04/21 19:53:28    105s] (I)      +-------+---------+----------+---------------+
[04/21 19:53:28    105s] (I)      Finished Import and model ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3.17 MB )
[04/21 19:53:28    105s] (I)      Reset routing kernel
[04/21 19:53:28    105s] (I)      Started Global Routing ( Curr Mem: 3.17 MB )
[04/21 19:53:28    105s] (I)      totalPins=1815  totalGlobalPin=1813 (99.89%)
[04/21 19:53:28    105s] (I)      ================= Net Group Info =================
[04/21 19:53:28    105s] (I)      +----+----------------+--------------+-----------+
[04/21 19:53:28    105s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[04/21 19:53:28    105s] (I)      +----+----------------+--------------+-----------+
[04/21 19:53:28    105s] (I)      |  1 |              4 |    METAL3(3) | METAL5(5) |
[04/21 19:53:28    105s] (I)      |  2 |              1 |    METAL1(1) | METAL5(5) |
[04/21 19:53:28    105s] (I)      +----+----------------+--------------+-----------+
[04/21 19:53:28    105s] (I)      total 2D Cap : 393315 = (261870 H, 131445 V)
[04/21 19:53:28    105s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[04/21 19:53:28    105s] (I)      #blocked GCells = 0
[04/21 19:53:28    105s] (I)      #regions = 1
[04/21 19:53:28    105s] [NR-eGR] Layer group 1: route 4 net(s) in layer range [3, 5]
[04/21 19:53:28    105s] (I)      
[04/21 19:53:28    105s] (I)      ============  Phase 1a Route ============
[04/21 19:53:28    105s] (I)      Usage: 164 = (62 H, 102 V) = (0.02% H, 0.08% V) = (2.034e+02um H, 3.346e+02um V)
[04/21 19:53:28    105s] (I)      
[04/21 19:53:28    105s] (I)      ============  Phase 1b Route ============
[04/21 19:53:28    105s] (I)      Usage: 164 = (62 H, 102 V) = (0.02% H, 0.08% V) = (2.034e+02um H, 3.346e+02um V)
[04/21 19:53:28    105s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.379200e+02um
[04/21 19:53:28    105s] (I)      
[04/21 19:53:28    105s] (I)      ============  Phase 1c Route ============
[04/21 19:53:28    105s] (I)      Usage: 164 = (62 H, 102 V) = (0.02% H, 0.08% V) = (2.034e+02um H, 3.346e+02um V)
[04/21 19:53:28    105s] (I)      
[04/21 19:53:28    105s] (I)      ============  Phase 1d Route ============
[04/21 19:53:28    105s] (I)      Usage: 164 = (62 H, 102 V) = (0.02% H, 0.08% V) = (2.034e+02um H, 3.346e+02um V)
[04/21 19:53:28    105s] (I)      
[04/21 19:53:28    105s] (I)      ============  Phase 1e Route ============
[04/21 19:53:28    105s] (I)      Usage: 164 = (62 H, 102 V) = (0.02% H, 0.08% V) = (2.034e+02um H, 3.346e+02um V)
[04/21 19:53:28    105s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.379200e+02um
[04/21 19:53:28    105s] (I)      
[04/21 19:53:28    105s] (I)      ============  Phase 1f Route ============
[04/21 19:53:28    105s] (I)      Usage: 164 = (62 H, 102 V) = (0.02% H, 0.08% V) = (2.034e+02um H, 3.346e+02um V)
[04/21 19:53:28    105s] (I)      
[04/21 19:53:28    105s] (I)      ============  Phase 1g Route ============
[04/21 19:53:28    105s] (I)      Usage: 164 = (62 H, 102 V) = (0.02% H, 0.08% V) = (2.034e+02um H, 3.346e+02um V)
[04/21 19:53:28    105s] (I)      #Nets         : 4
[04/21 19:53:28    105s] (I)      #Relaxed nets : 0
[04/21 19:53:28    105s] (I)      Wire length   : 164
[04/21 19:53:28    105s] (I)      
[04/21 19:53:28    105s] (I)      ============  Phase 1h Route ============
[04/21 19:53:28    105s] (I)      Usage: 164 = (62 H, 102 V) = (0.02% H, 0.08% V) = (2.034e+02um H, 3.346e+02um V)
[04/21 19:53:28    105s] (I)      
[04/21 19:53:28    105s] (I)      ============  Phase 1l Route ============
[04/21 19:53:28    106s] (I)      total 2D Cap : 544421 = (281531 H, 262890 V)
[04/21 19:53:28    106s] (I)      total 2D Demand : 231 = (83 H, 148 V)
[04/21 19:53:28    106s] (I)      #blocked GCells = 0
[04/21 19:53:28    106s] (I)      #regions = 1
[04/21 19:53:28    106s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [1, 5]
[04/21 19:53:28    106s] (I)      
[04/21 19:53:28    106s] (I)      ============  Phase 1a Route ============
[04/21 19:53:28    106s] (I)      Usage: 3633 = (1616 H, 2017 V) = (0.57% H, 0.77% V) = (5.300e+03um H, 6.616e+03um V)
[04/21 19:53:28    106s] (I)      
[04/21 19:53:28    106s] (I)      ============  Phase 1b Route ============
[04/21 19:53:28    106s] (I)      Usage: 3633 = (1616 H, 2017 V) = (0.57% H, 0.77% V) = (5.300e+03um H, 6.616e+03um V)
[04/21 19:53:28    106s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.191624e+04um
[04/21 19:53:28    106s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/21 19:53:28    106s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/21 19:53:28    106s] (I)      
[04/21 19:53:28    106s] (I)      ============  Phase 1c Route ============
[04/21 19:53:28    106s] (I)      Usage: 3633 = (1616 H, 2017 V) = (0.57% H, 0.77% V) = (5.300e+03um H, 6.616e+03um V)
[04/21 19:53:28    106s] (I)      
[04/21 19:53:28    106s] (I)      ============  Phase 1d Route ============
[04/21 19:53:28    106s] (I)      Usage: 3633 = (1616 H, 2017 V) = (0.57% H, 0.77% V) = (5.300e+03um H, 6.616e+03um V)
[04/21 19:53:28    106s] (I)      
[04/21 19:53:28    106s] (I)      ============  Phase 1e Route ============
[04/21 19:53:28    106s] (I)      Usage: 3633 = (1616 H, 2017 V) = (0.57% H, 0.77% V) = (5.300e+03um H, 6.616e+03um V)
[04/21 19:53:28    106s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.191624e+04um
[04/21 19:53:28    106s] (I)      
[04/21 19:53:28    106s] (I)      ============  Phase 1f Route ============
[04/21 19:53:28    106s] (I)      Usage: 3633 = (1616 H, 2017 V) = (0.57% H, 0.77% V) = (5.300e+03um H, 6.616e+03um V)
[04/21 19:53:28    106s] (I)      
[04/21 19:53:28    106s] (I)      ============  Phase 1g Route ============
[04/21 19:53:28    106s] (I)      Usage: 3629 = (1613 H, 2016 V) = (0.57% H, 0.77% V) = (5.291e+03um H, 6.612e+03um V)
[04/21 19:53:28    106s] (I)      
[04/21 19:53:28    106s] (I)      ============  Phase 1h Route ============
[04/21 19:53:28    106s] (I)      Usage: 3624 = (1611 H, 2013 V) = (0.57% H, 0.77% V) = (5.284e+03um H, 6.603e+03um V)
[04/21 19:53:28    106s] (I)      
[04/21 19:53:28    106s] (I)      ============  Phase 1l Route ============
[04/21 19:53:28    106s] (I)      
[04/21 19:53:28    106s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/21 19:53:28    106s] [NR-eGR]                        OverCon            
[04/21 19:53:28    106s] [NR-eGR]                         #Gcell     %Gcell
[04/21 19:53:28    106s] [NR-eGR]        Layer               (1)    OverCon
[04/21 19:53:28    106s] [NR-eGR] ----------------------------------------------
[04/21 19:53:28    106s] [NR-eGR]  METAL1 ( 1)         3( 0.09%)   ( 0.09%) 
[04/21 19:53:28    106s] [NR-eGR]  METAL2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/21 19:53:28    106s] [NR-eGR]  METAL3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/21 19:53:28    106s] [NR-eGR]  METAL4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/21 19:53:28    106s] [NR-eGR]  METAL5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/21 19:53:28    106s] [NR-eGR] ----------------------------------------------
[04/21 19:53:28    106s] [NR-eGR]        Total         3( 0.00%)   ( 0.00%) 
[04/21 19:53:28    106s] [NR-eGR] 
[04/21 19:53:28    106s] (I)      Finished Global Routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3.17 MB )
[04/21 19:53:28    106s] (I)      Updating congestion map
[04/21 19:53:28    106s] (I)      total 2D Cap : 545021 = (282131 H, 262890 V)
[04/21 19:53:28    106s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/21 19:53:28    106s] (I)      Running track assignment and export wires
[04/21 19:53:28    106s] (I)      Delete wires for 5 nets 
[04/21 19:53:28    106s] (I)      ============= Track Assignment ============
[04/21 19:53:28    106s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.17 MB )
[04/21 19:53:28    106s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[04/21 19:53:28    106s] (I)      Run Multi-thread track assignment
[04/21 19:53:28    106s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.17 MB )
[04/21 19:53:28    106s] (I)      Started Export ( Curr Mem: 3.17 MB )
[04/21 19:53:28    106s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[04/21 19:53:28    106s] [NR-eGR] Total eGR-routed clock nets wire length: 12425um, number of vias: 3662
[04/21 19:53:28    106s] [NR-eGR] --------------------------------------------------------------------------
[04/21 19:53:28    106s] [NR-eGR] Report for selected net(s) only.
[04/21 19:53:28    106s] [NR-eGR]                 Length (um)  Vias 
[04/21 19:53:28    106s] [NR-eGR] ----------------------------------
[04/21 19:53:28    106s] [NR-eGR]  METAL1  (1H)           597  1813 
[04/21 19:53:28    106s] [NR-eGR]  METAL2  (2V)          5372  1577 
[04/21 19:53:28    106s] [NR-eGR]  METAL3  (3H)          5157   268 
[04/21 19:53:28    106s] [NR-eGR]  METAL4  (4V)          1265     4 
[04/21 19:53:28    106s] [NR-eGR]  METAL5  (5H)            34     0 
[04/21 19:53:28    106s] [NR-eGR]  METAL6  (6V)             0     0 
[04/21 19:53:28    106s] [NR-eGR]  METAL7  (7H)             0     0 
[04/21 19:53:28    106s] [NR-eGR] ----------------------------------
[04/21 19:53:28    106s] [NR-eGR]          Total        12425  3662 
[04/21 19:53:28    106s] [NR-eGR] --------------------------------------------------------------------------
[04/21 19:53:28    106s] [NR-eGR] Total half perimeter of net bounding box: 1104um
[04/21 19:53:28    106s] [NR-eGR] Total length: 12425um, number of vias: 3662
[04/21 19:53:28    106s] [NR-eGR] --------------------------------------------------------------------------
[04/21 19:53:28    106s] [NR-eGR] Total routed clock nets wire length: 12425um, number of vias: 3662
[04/21 19:53:28    106s] [NR-eGR] --------------------------------------------------------------------------
[04/21 19:53:28    106s] [NR-eGR]                 Length (um)   Vias 
[04/21 19:53:28    106s] [NR-eGR] -----------------------------------
[04/21 19:53:28    106s] [NR-eGR]  METAL1  (1H)         22081  40060 
[04/21 19:53:28    106s] [NR-eGR]  METAL2  (2V)        105154  27342 
[04/21 19:53:28    106s] [NR-eGR]  METAL3  (3H)        108383   5123 
[04/21 19:53:28    106s] [NR-eGR]  METAL4  (4V)         56012   1644 
[04/21 19:53:28    106s] [NR-eGR]  METAL5  (5H)         24535      0 
[04/21 19:53:28    106s] [NR-eGR]  METAL6  (6V)             0      0 
[04/21 19:53:28    106s] [NR-eGR]  METAL7  (7H)             0      0 
[04/21 19:53:28    106s] [NR-eGR] -----------------------------------
[04/21 19:53:28    106s] [NR-eGR]          Total       316164  74169 
[04/21 19:53:28    106s] [NR-eGR] --------------------------------------------------------------------------
[04/21 19:53:28    106s] [NR-eGR] Total half perimeter of net bounding box: 248671um
[04/21 19:53:28    106s] [NR-eGR] Total length: 316164um, number of vias: 74169
[04/21 19:53:28    106s] [NR-eGR] --------------------------------------------------------------------------
[04/21 19:53:28    106s] (I)      == Layer wire length by net rule ==
[04/21 19:53:28    106s] (I)                       Default 
[04/21 19:53:28    106s] (I)      -------------------------
[04/21 19:53:28    106s] (I)       METAL1  (1H)    22081um 
[04/21 19:53:28    106s] (I)       METAL2  (2V)   105154um 
[04/21 19:53:28    106s] (I)       METAL3  (3H)   108383um 
[04/21 19:53:28    106s] (I)       METAL4  (4V)    56012um 
[04/21 19:53:28    106s] (I)       METAL5  (5H)    24535um 
[04/21 19:53:28    106s] (I)       METAL6  (6V)        0um 
[04/21 19:53:28    106s] (I)       METAL7  (7H)        0um 
[04/21 19:53:28    106s] (I)      -------------------------
[04/21 19:53:28    106s] (I)               Total  316164um 
[04/21 19:53:28    106s] (I)      == Layer via count by net rule ==
[04/21 19:53:28    106s] (I)                      Default 
[04/21 19:53:28    106s] (I)      ------------------------
[04/21 19:53:28    106s] (I)       METAL1  (1H)     40060 
[04/21 19:53:28    106s] (I)       METAL2  (2V)     27342 
[04/21 19:53:28    106s] (I)       METAL3  (3H)      5123 
[04/21 19:53:28    106s] (I)       METAL4  (4V)      1644 
[04/21 19:53:28    106s] (I)       METAL5  (5H)         0 
[04/21 19:53:28    106s] (I)       METAL6  (6V)         0 
[04/21 19:53:28    106s] (I)       METAL7  (7H)         0 
[04/21 19:53:28    106s] (I)      ------------------------
[04/21 19:53:28    106s] (I)               Total    74169 
[04/21 19:53:28    106s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.17 MB )
[04/21 19:53:28    106s] eee: RC Grid memory freed = 16464 (14 X 14 X 7 X 12b)
[04/21 19:53:28    106s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 3.17 MB )
[04/21 19:53:28    106s] [NR-eGR] Finished Early Global Route ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 3.17 MB )
[04/21 19:53:28    106s] (I)      ======================================== Runtime Summary =========================================
[04/21 19:53:28    106s] (I)       Step                                                 %      Start     Finish      Real       CPU 
[04/21 19:53:28    106s] (I)      --------------------------------------------------------------------------------------------------
[04/21 19:53:28    106s] (I)       Early Global Route                             100.00%  93.20 sec  93.38 sec  0.18 sec  0.18 sec 
[04/21 19:53:28    106s] (I)       +-Early Global Route kernel                     98.79%  93.20 sec  93.38 sec  0.18 sec  0.18 sec 
[04/21 19:53:28    106s] (I)       | +-Import and model                            37.65%  93.20 sec  93.27 sec  0.07 sec  0.07 sec 
[04/21 19:53:28    106s] (I)       | | +-Create place DB                            8.19%  93.20 sec  93.22 sec  0.01 sec  0.01 sec 
[04/21 19:53:28    106s] (I)       | | | +-Import place data                        8.16%  93.20 sec  93.22 sec  0.01 sec  0.01 sec 
[04/21 19:53:28    106s] (I)       | | | | +-Read instances and placement           2.12%  93.20 sec  93.21 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | | | +-Read nets                              5.84%  93.21 sec  93.22 sec  0.01 sec  0.01 sec 
[04/21 19:53:28    106s] (I)       | | +-Create route DB                           27.51%  93.22 sec  93.26 sec  0.05 sec  0.05 sec 
[04/21 19:53:28    106s] (I)       | | | +-Import route data (1T)                  27.28%  93.22 sec  93.26 sec  0.05 sec  0.05 sec 
[04/21 19:53:28    106s] (I)       | | | | +-Read blockages ( Layer 1-5 )          12.98%  93.22 sec  93.24 sec  0.02 sec  0.02 sec 
[04/21 19:53:28    106s] (I)       | | | | | +-Read routing blockages               0.00%  93.22 sec  93.22 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | | | | +-Read instance blockages             12.18%  93.22 sec  93.24 sec  0.02 sec  0.02 sec 
[04/21 19:53:28    106s] (I)       | | | | | +-Read PG blockages                    0.24%  93.24 sec  93.24 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | | | | | +-Allocate memory for PG via list    0.01%  93.24 sec  93.24 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | | | | +-Read clock blockages                 0.00%  93.24 sec  93.24 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | | | | +-Read other blockages                 0.00%  93.24 sec  93.24 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | | | | +-Read halo blockages                  0.02%  93.24 sec  93.24 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | | | | +-Read boundary cut boxes              0.00%  93.24 sec  93.24 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | | | +-Read blackboxes                        0.00%  93.24 sec  93.24 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | | | +-Read prerouted                         2.71%  93.24 sec  93.25 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | | | +-Read nets                              0.07%  93.25 sec  93.25 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | | | +-Set up via pillars                     0.00%  93.25 sec  93.25 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | | | +-Set up RC info                         0.08%  93.25 sec  93.25 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | | | +-Initialize 3D grid graph               0.10%  93.25 sec  93.25 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | | | +-Model blockage capacity                7.87%  93.25 sec  93.26 sec  0.01 sec  0.01 sec 
[04/21 19:53:28    106s] (I)       | | | | | +-Initialize 3D capacity               7.58%  93.25 sec  93.26 sec  0.01 sec  0.01 sec 
[04/21 19:53:28    106s] (I)       | | | | +-Move terms for access (1T)             1.79%  93.26 sec  93.26 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | +-Read aux data                              0.00%  93.26 sec  93.26 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | +-Others data preparation                    0.01%  93.26 sec  93.26 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | +-Create route kernel                        0.99%  93.27 sec  93.27 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | +-Global Routing                              40.13%  93.27 sec  93.34 sec  0.07 sec  0.07 sec 
[04/21 19:53:28    106s] (I)       | | +-Initialization                             0.06%  93.27 sec  93.27 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | +-Net group 1                                1.40%  93.27 sec  93.27 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | | +-Generate topology                        0.07%  93.27 sec  93.27 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | | +-Phase 1a                                 0.16%  93.27 sec  93.27 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | | | +-Pattern routing (1T)                   0.12%  93.27 sec  93.27 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | | +-Phase 1b                                 0.03%  93.27 sec  93.27 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | | +-Phase 1c                                 0.00%  93.27 sec  93.27 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | | +-Phase 1d                                 0.00%  93.27 sec  93.27 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | | +-Phase 1e                                 0.06%  93.27 sec  93.27 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | | | +-Route legalization                     0.00%  93.27 sec  93.27 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | | +-Phase 1f                                 0.00%  93.27 sec  93.27 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | | +-Phase 1g                                 0.08%  93.27 sec  93.27 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | | | +-Post Routing                           0.05%  93.27 sec  93.27 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | | +-Phase 1h                                 0.07%  93.27 sec  93.27 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | | | +-Post Routing                           0.04%  93.27 sec  93.27 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | | +-Phase 1l                                 0.15%  93.27 sec  93.27 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | | | +-Layer assignment (1T)                  0.11%  93.27 sec  93.27 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | +-Net group 2                               38.10%  93.27 sec  93.34 sec  0.07 sec  0.07 sec 
[04/21 19:53:28    106s] (I)       | | | +-Generate topology                       34.16%  93.27 sec  93.33 sec  0.06 sec  0.06 sec 
[04/21 19:53:28    106s] (I)       | | | +-Phase 1a                                 0.43%  93.33 sec  93.33 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | | | +-Pattern routing (1T)                   0.17%  93.33 sec  93.33 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | | | +-Add via demand to 2D                   0.08%  93.33 sec  93.33 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | | +-Phase 1b                                 0.17%  93.33 sec  93.33 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | | +-Phase 1c                                 0.00%  93.33 sec  93.33 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | | +-Phase 1d                                 0.00%  93.33 sec  93.33 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | | +-Phase 1e                                 0.06%  93.33 sec  93.33 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | | | +-Route legalization                     0.00%  93.33 sec  93.33 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | | +-Phase 1f                                 0.00%  93.33 sec  93.33 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | | +-Phase 1g                                 0.62%  93.33 sec  93.34 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | | | +-Post Routing                           0.58%  93.33 sec  93.34 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | | +-Phase 1h                                 0.62%  93.34 sec  93.34 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | | | +-Post Routing                           0.58%  93.34 sec  93.34 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | | +-Phase 1l                                 1.14%  93.34 sec  93.34 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | | | +-Layer assignment (1T)                  0.86%  93.34 sec  93.34 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | +-Export cong map                              0.62%  93.34 sec  93.34 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | +-Export 2D cong map                         0.08%  93.34 sec  93.34 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | +-Extract Global 3D Wires                      0.02%  93.34 sec  93.34 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | +-Track Assignment (1T)                        5.95%  93.34 sec  93.35 sec  0.01 sec  0.01 sec 
[04/21 19:53:28    106s] (I)       | | +-Initialization                             0.00%  93.34 sec  93.34 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | +-Track Assignment Kernel                    5.68%  93.34 sec  93.35 sec  0.01 sec  0.01 sec 
[04/21 19:53:28    106s] (I)       | | +-Free Memory                                0.00%  93.35 sec  93.35 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | +-Export                                      13.32%  93.35 sec  93.38 sec  0.02 sec  0.02 sec 
[04/21 19:53:28    106s] (I)       | | +-Export DB wires                            0.54%  93.35 sec  93.35 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | | +-Export all nets                          0.41%  93.35 sec  93.35 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | | +-Set wire vias                            0.05%  93.35 sec  93.35 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | | +-Report wirelength                          7.64%  93.35 sec  93.37 sec  0.01 sec  0.01 sec 
[04/21 19:53:28    106s] (I)       | | +-Update net boxes                           4.97%  93.37 sec  93.38 sec  0.01 sec  0.01 sec 
[04/21 19:53:28    106s] (I)       | | +-Update timing                              0.00%  93.38 sec  93.38 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)       | +-Postprocess design                           0.06%  93.38 sec  93.38 sec  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)      ====================== Summary by functions ======================
[04/21 19:53:28    106s] (I)       Lv  Step                                   %      Real       CPU 
[04/21 19:53:28    106s] (I)      ------------------------------------------------------------------
[04/21 19:53:28    106s] (I)        0  Early Global Route               100.00%  0.18 sec  0.18 sec 
[04/21 19:53:28    106s] (I)        1  Early Global Route kernel         98.79%  0.18 sec  0.18 sec 
[04/21 19:53:28    106s] (I)        2  Global Routing                    40.13%  0.07 sec  0.07 sec 
[04/21 19:53:28    106s] (I)        2  Import and model                  37.65%  0.07 sec  0.07 sec 
[04/21 19:53:28    106s] (I)        2  Export                            13.32%  0.02 sec  0.02 sec 
[04/21 19:53:28    106s] (I)        2  Track Assignment (1T)              5.95%  0.01 sec  0.01 sec 
[04/21 19:53:28    106s] (I)        2  Export cong map                    0.62%  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)        2  Postprocess design                 0.06%  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)        2  Extract Global 3D Wires            0.02%  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)        3  Net group 2                       38.10%  0.07 sec  0.07 sec 
[04/21 19:53:28    106s] (I)        3  Create route DB                   27.51%  0.05 sec  0.05 sec 
[04/21 19:53:28    106s] (I)        3  Create place DB                    8.19%  0.01 sec  0.01 sec 
[04/21 19:53:28    106s] (I)        3  Report wirelength                  7.64%  0.01 sec  0.01 sec 
[04/21 19:53:28    106s] (I)        3  Track Assignment Kernel            5.68%  0.01 sec  0.01 sec 
[04/21 19:53:28    106s] (I)        3  Update net boxes                   4.97%  0.01 sec  0.01 sec 
[04/21 19:53:28    106s] (I)        3  Net group 1                        1.40%  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)        3  Create route kernel                0.99%  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)        3  Export DB wires                    0.54%  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)        3  Export 2D cong map                 0.08%  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)        3  Initialization                     0.07%  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)        3  Others data preparation            0.01%  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)        3  Update timing                      0.00%  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)        3  Free Memory                        0.00%  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)        4  Generate topology                 34.23%  0.06 sec  0.06 sec 
[04/21 19:53:28    106s] (I)        4  Import route data (1T)            27.28%  0.05 sec  0.05 sec 
[04/21 19:53:28    106s] (I)        4  Import place data                  8.16%  0.01 sec  0.01 sec 
[04/21 19:53:28    106s] (I)        4  Phase 1l                           1.29%  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)        4  Phase 1g                           0.70%  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)        4  Phase 1h                           0.69%  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)        4  Phase 1a                           0.59%  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)        4  Export all nets                    0.41%  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)        4  Phase 1b                           0.20%  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)        4  Phase 1e                           0.12%  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)        4  Set wire vias                      0.05%  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)        4  Phase 1f                           0.01%  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)        4  Phase 1d                           0.01%  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)        4  Phase 1c                           0.01%  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)        5  Read blockages ( Layer 1-5 )      12.98%  0.02 sec  0.02 sec 
[04/21 19:53:28    106s] (I)        5  Model blockage capacity            7.87%  0.01 sec  0.01 sec 
[04/21 19:53:28    106s] (I)        5  Read nets                          5.91%  0.01 sec  0.01 sec 
[04/21 19:53:28    106s] (I)        5  Read prerouted                     2.71%  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)        5  Read instances and placement       2.12%  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)        5  Move terms for access (1T)         1.79%  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)        5  Post Routing                       1.25%  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)        5  Layer assignment (1T)              0.98%  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)        5  Pattern routing (1T)               0.29%  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)        5  Initialize 3D grid graph           0.10%  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)        5  Set up RC info                     0.08%  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)        5  Add via demand to 2D               0.08%  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)        5  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)        5  Set up via pillars                 0.00%  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)        5  Route legalization                 0.00%  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)        6  Read instance blockages           12.18%  0.02 sec  0.02 sec 
[04/21 19:53:28    106s] (I)        6  Initialize 3D capacity             7.58%  0.01 sec  0.01 sec 
[04/21 19:53:28    106s] (I)        6  Read PG blockages                  0.24%  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)        6  Read halo blockages                0.02%  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)        6  Read clock blockages               0.00%  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)        6  Read other blockages               0.00%  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] (I)        7  Allocate memory for PG via list    0.01%  0.00 sec  0.00 sec 
[04/21 19:53:28    106s] Running post-eGR process
[04/21 19:53:28    106s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/21 19:53:28    106s]     Routing using eGR in eGR->NR Step done.
[04/21 19:53:28    106s]     Routing using NR in eGR->NR Step...
[04/21 19:53:28    106s] 
[04/21 19:53:28    106s] CCOPT: Preparing to route 5 clock nets with NanoRoute.
[04/21 19:53:28    106s]   All net are default rule.
[04/21 19:53:28    106s]   Preferred NanoRoute mode settings: Current
[04/21 19:53:28    106s]       Clock detailed routing...
[04/21 19:53:28    106s]         NanoRoute...
[04/21 19:53:28    106s] #% Begin globalDetailRoute (date=04/21 19:53:28, mem=2878.2M)
[04/21 19:53:28    106s] 
[04/21 19:53:28    106s] globalDetailRoute
[04/21 19:53:28    106s] 
[04/21 19:53:28    106s] #Start globalDetailRoute on Mon Apr 21 19:53:28 2025
[04/21 19:53:28    106s] #
[04/21 19:53:28    106s] ### Time Record (globalDetailRoute) is installed.
[04/21 19:53:28    106s] ### Time Record (Pre Callback) is installed.
[04/21 19:53:28    106s] ### Time Record (Pre Callback) is uninstalled.
[04/21 19:53:28    106s] ### Time Record (DB Import) is installed.
[04/21 19:53:28    106s] ### Time Record (Timing Data Generation) is installed.
[04/21 19:53:28    106s] ### Time Record (Timing Data Generation) is uninstalled.
[04/21 19:53:28    106s] ### info: trigger incremental cell import ( 802 new cells ).
[04/21 19:53:28    106s] ### info: trigger incremental reloading library data ( #cell = 802 ).
[04/21 19:53:28    106s] #WARNING (NRDB-733) PIN VNW in CELL_VIEW AD1HDV1 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[04/21 19:53:28    106s] #WARNING (NRDB-733) PIN VPW in CELL_VIEW AD1HDV1 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[04/21 19:53:28    106s] #WARNING (NRDB-733) PIN VNW in CELL_VIEW AD1HDV1C does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[04/21 19:53:28    106s] #WARNING (NRDB-733) PIN VPW in CELL_VIEW AD1HDV1C does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[04/21 19:53:28    106s] #WARNING (NRDB-733) PIN VNW in CELL_VIEW AD1HDV2 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[04/21 19:53:28    106s] #WARNING (NRDB-733) PIN VPW in CELL_VIEW AD1HDV2 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[04/21 19:53:28    106s] #WARNING (NRDB-733) PIN VNW in CELL_VIEW AD1HDV2C does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[04/21 19:53:28    106s] #WARNING (NRDB-733) PIN VPW in CELL_VIEW AD1HDV2C does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[04/21 19:53:28    106s] #WARNING (NRDB-733) PIN VNW in CELL_VIEW AD1HDV4 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[04/21 19:53:28    106s] #WARNING (NRDB-733) PIN VPW in CELL_VIEW AD1HDV4 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[04/21 19:53:28    106s] #WARNING (NRDB-733) PIN VNW in CELL_VIEW AD1HDV4C does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[04/21 19:53:28    106s] #WARNING (NRDB-733) PIN VPW in CELL_VIEW AD1HDV4C does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[04/21 19:53:28    106s] #WARNING (NRDB-733) PIN VNW in CELL_VIEW AD1HDVL does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[04/21 19:53:28    106s] #WARNING (NRDB-733) PIN VPW in CELL_VIEW AD1HDVL does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[04/21 19:53:28    106s] #WARNING (NRDB-733) PIN VNW in CELL_VIEW AD1HDVLC does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[04/21 19:53:28    106s] #WARNING (NRDB-733) PIN VPW in CELL_VIEW AD1HDVLC does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[04/21 19:53:28    106s] #WARNING (NRDB-733) PIN VNW in CELL_VIEW ADH1HDV1 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[04/21 19:53:28    106s] #WARNING (NRDB-733) PIN VPW in CELL_VIEW ADH1HDV1 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[04/21 19:53:28    106s] #WARNING (NRDB-733) PIN VNW in CELL_VIEW ADH1HDV1C does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[04/21 19:53:28    106s] #WARNING (NRDB-733) PIN VPW in CELL_VIEW ADH1HDV1C does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[04/21 19:53:28    106s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[04/21 19:53:28    106s] #To increase the message display limit, refer to the product command reference manual.
[04/21 19:53:28    106s] #WARNING (NRIG-34) Power/Ground pin VPW of instance CTS_ccl_a_buf_00001 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:53:28    106s] #WARNING (NRIG-34) Power/Ground pin VNW of instance CTS_ccl_a_buf_00001 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:53:28    106s] #WARNING (NRIG-34) Power/Ground pin VPW of instance g174424 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:53:28    106s] #WARNING (NRIG-34) Power/Ground pin VNW of instance g174424 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:53:28    106s] #WARNING (NRIG-34) Power/Ground pin VPW of instance CTS_ccl_buf_00002 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:53:28    106s] #WARNING (NRIG-34) Power/Ground pin VNW of instance CTS_ccl_buf_00002 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:53:28    106s] #WARNING (NRIG-34) Power/Ground pin VPW of instance FE_OFC149_n_415 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:53:28    106s] #WARNING (NRIG-34) Power/Ground pin VNW of instance FE_OFC149_n_415 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:53:28    106s] #WARNING (NRIG-34) Power/Ground pin VPW of instance FE_OFC148_ireset is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:53:28    106s] #WARNING (NRIG-34) Power/Ground pin VNW of instance FE_OFC148_ireset is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:53:28    106s] #WARNING (NRIG-34) Power/Ground pin VPW of instance FE_OFC147_ireset is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:53:28    106s] #WARNING (NRIG-34) Power/Ground pin VNW of instance FE_OFC147_ireset is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:53:28    106s] #WARNING (NRIG-34) Power/Ground pin VPW of instance FE_OFC146_sram_we is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:53:28    106s] #WARNING (NRIG-34) Power/Ground pin VNW of instance FE_OFC146_sram_we is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:53:28    106s] #WARNING (NRIG-34) Power/Ground pin VPW of instance FE_OFC145_sram_we is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:53:28    106s] #WARNING (NRIG-34) Power/Ground pin VNW of instance FE_OFC145_sram_we is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:53:28    106s] #WARNING (NRIG-34) Power/Ground pin VPW of instance FE_OFC144_sram_re is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:53:28    106s] #WARNING (NRIG-34) Power/Ground pin VNW of instance FE_OFC144_sram_re is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:53:28    106s] #WARNING (NRIG-34) Power/Ground pin VPW of instance FE_OFC143_sram_re is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:53:28    106s] #WARNING (NRIG-34) Power/Ground pin VNW of instance FE_OFC143_sram_re is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:53:28    106s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[04/21 19:53:28    106s] #To increase the message display limit, refer to the product command reference manual.
[04/21 19:53:28    106s] ### Net info: total nets: 10303
[04/21 19:53:28    106s] ### Net info: dirty nets: 0
[04/21 19:53:28    106s] ### Net info: marked as disconnected nets: 0
[04/21 19:53:28    106s] ### Net info: fully routed nets: 5
[04/21 19:53:28    106s] ### Net info: trivial (< 2 pins) nets: 536
[04/21 19:53:28    106s] ### Net info: unrouted nets: 9762
[04/21 19:53:28    106s] ### Net info: re-extraction nets: 0
[04/21 19:53:28    106s] ### Net info: selected nets: 5
[04/21 19:53:28    106s] ### Net info: ignored nets: 0
[04/21 19:53:28    106s] ### Net info: skip routing nets: 0
[04/21 19:53:28    106s] ### import design signature (2): route=1026541833 fixed_route=1209121222 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1160107411 dirty_area=0 del_dirty_area=0 cell=456421321 placement=1122346599 pin_access=1 inst_pattern=1 inst_orient=1 via=1510365010 routing_via=1 timing=1209121222 sns=1209121222
[04/21 19:53:28    106s] ### Time Record (DB Import) is uninstalled.
[04/21 19:53:28    106s] #NanoRoute Version 23.30-p003_1 NR240109-1512/23_10-UB
[04/21 19:53:28    106s] #
[04/21 19:53:28    106s] #Wire/Via statistics before line assignment ...
[04/21 19:53:28    106s] #Total wire length = 12425 um.
[04/21 19:53:28    106s] #Total half perimeter of net bounding box = 1130 um.
[04/21 19:53:28    106s] #Total wire length on LAYER METAL1 = 597 um.
[04/21 19:53:28    106s] #Total wire length on LAYER METAL2 = 5372 um.
[04/21 19:53:28    106s] #Total wire length on LAYER METAL3 = 5157 um.
[04/21 19:53:28    106s] #Total wire length on LAYER METAL4 = 1265 um.
[04/21 19:53:28    106s] #Total wire length on LAYER METAL5 = 34 um.
[04/21 19:53:28    106s] #Total wire length on LAYER METAL6 = 0 um.
[04/21 19:53:28    106s] #Total wire length on LAYER METAL7 = 0 um.
[04/21 19:53:28    106s] #Total number of vias = 3662
[04/21 19:53:28    106s] #Up-Via Summary (total 3662):
[04/21 19:53:28    106s] #           
[04/21 19:53:28    106s] #-----------------------
[04/21 19:53:28    106s] # METAL1           1813
[04/21 19:53:28    106s] # METAL2           1577
[04/21 19:53:28    106s] # METAL3            268
[04/21 19:53:28    106s] # METAL4              4
[04/21 19:53:28    106s] #-----------------------
[04/21 19:53:28    106s] #                  3662 
[04/21 19:53:28    106s] #
[04/21 19:53:28    106s] ### Time Record (Data Preparation) is installed.
[04/21 19:53:28    106s] #Start routing data preparation on Mon Apr 21 19:53:28 2025
[04/21 19:53:28    106s] #
[04/21 19:53:28    106s] ### Time Record (Cell Pin Access) is installed.
[04/21 19:53:28    106s] #Initial pin access analysis.
[04/21 19:53:29    107s] #Detail pin access analysis.
[04/21 19:53:29    107s] ### Time Record (Cell Pin Access) is uninstalled.
[04/21 19:53:29    107s] # METAL1       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.3500
[04/21 19:53:29    107s] # METAL2       V   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4000
[04/21 19:53:29    107s] # METAL3       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4000
[04/21 19:53:29    107s] # METAL4       V   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4000
[04/21 19:53:29    107s] # METAL5       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4000
[04/21 19:53:29    107s] # METAL6       V   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4000
[04/21 19:53:29    107s] # METAL7       H   Track-Pitch = 1.0250    Line-2-Via Pitch = 0.8400
[04/21 19:53:29    107s] #Bottom routing layer index=1(METAL1), bottom routing layer for shielding=1(METAL1), bottom shield layer=1(METAL1)
[04/21 19:53:29    107s] #shield_bottom_stripe_layer=1(METAL1), shield_top_stripe_layer=5(METAL5)
[04/21 19:53:29    107s] #pin_access_rlayer=2(METAL2)
[04/21 19:53:29    107s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[04/21 19:53:29    107s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[04/21 19:53:29    107s] #enable_dpt_layer_shield=F
[04/21 19:53:29    107s] #has_line_end_grid=F
[04/21 19:53:29    107s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2888.21 (MB), peak = 3055.93 (MB)
[04/21 19:53:29    107s] #Regenerating Ggrids automatically.
[04/21 19:53:29    107s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.4100.
[04/21 19:53:29    107s] #Using automatically generated G-grids.
[04/21 19:53:29    107s] #Done routing data preparation.
[04/21 19:53:29    107s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2890.93 (MB), peak = 3055.93 (MB)
[04/21 19:53:29    107s] ### Time Record (Data Preparation) is uninstalled.
[04/21 19:53:29    107s] ### Time Record (Data Preparation) is installed.
[04/21 19:53:29    107s] ### Time Record (Data Preparation) is uninstalled.
[04/21 19:53:29    107s] eee: RC Grid memory allocated = 16464 (14 X 14 X 7 X 12b)
[04/21 19:53:29    107s] Updating RC Grid density data for preRoute extraction ...
[04/21 19:53:29    107s] eee: pegSigSF=1.070000
[04/21 19:53:29    107s] Initializing multi-corner resistance tables ...
[04/21 19:53:29    107s] eee: Grid unit RC data computation started
[04/21 19:53:29    107s] eee: Grid unit RC data computation completed
[04/21 19:53:29    107s] eee: l=1 avDens=0.115268 usedTrk=1558.425575 availTrk=13520.000000 sigTrk=1558.425575
[04/21 19:53:29    107s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/21 19:53:29    107s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/21 19:53:29    107s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/21 19:53:29    107s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/21 19:53:29    107s] eee: l=6 avDens=0.023966 usedTrk=124.623659 availTrk=5200.000000 sigTrk=124.623659
[04/21 19:53:29    107s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/21 19:53:29    107s] {RT rc_worst 0 2 5  0}
[04/21 19:53:29    107s] eee: LAM-FP: thresh=1 ; dimX=1035.000000 ; dimY=1016.000000 ; multX=1.000000 ; multY=1.000000 ; minP=410 ; fpMult=1.000000 ;
[04/21 19:53:29    107s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.260900 aWlH=0.000000 lMod=0 pMax=0.848400 pMod=81 pModAss=50 wcR=0.500000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.250000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[04/21 19:53:29    107s] eee: NetCapCache creation started. (Current Mem: 3321.602M) 
[04/21 19:53:29    107s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3321.602M) 
[04/21 19:53:29    107s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(424.350000, 416.560000)], Layers = [f(7) b(0)], Grid size = 32.800000 um, Grid Dim = (13 X 13)
[04/21 19:53:29    107s] eee: Metal Layers Info:
[04/21 19:53:29    107s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:53:29    107s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[04/21 19:53:29    107s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:53:29    107s] eee: |   METAL1 |   1 |   0.160 |   0.170 |   0.410 |  0.000 |   0.83 | H | 0 |  1 |
[04/21 19:53:29    107s] eee: |   METAL2 |   2 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:53:29    107s] eee: |   METAL3 |   3 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:53:29    107s] eee: |   METAL4 |   4 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:53:29    107s] eee: |   METAL5 |   5 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:53:29    107s] eee: |   METAL6 |   6 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:53:29    107s] eee: |   METAL7 |   7 |   0.420 |   0.420 |   1.025 |  0.000 |   0.06 | H | 0 |  1 |
[04/21 19:53:29    107s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:53:29    107s] eee: uC/uR for corner rc_worst, min-width/min-spacing, 30 perc over/under densities.
[04/21 19:53:29    107s] ### Successfully loaded pre-route RC model
[04/21 19:53:29    107s] ### Time Record (Line Assignment) is installed.
[04/21 19:53:29    107s] #
[04/21 19:53:29    107s] #Distribution of nets:
[04/21 19:53:29    107s] #  
[04/21 19:53:29    107s] # #pin range           #net       % 
[04/21 19:53:29    107s] #------------------------------------
[04/21 19:53:29    107s] #          2            4880 ( 47.4%)
[04/21 19:53:29    107s] #          3            1711 ( 16.6%)
[04/21 19:53:29    107s] #          4            1155 ( 11.2%)
[04/21 19:53:29    107s] #          5             601 (  5.8%)
[04/21 19:53:29    107s] #          6             277 (  2.7%)
[04/21 19:53:29    107s] #          7             267 (  2.6%)
[04/21 19:53:29    107s] #          8             134 (  1.3%)
[04/21 19:53:29    107s] #          9             263 (  2.6%)
[04/21 19:53:29    107s] #  10  -  19             386 (  3.7%)
[04/21 19:53:29    107s] #  20  -  29              41 (  0.4%)
[04/21 19:53:29    107s] #  30  -  39               7 (  0.1%)
[04/21 19:53:29    107s] #  40  -  49              19 (  0.2%)
[04/21 19:53:29    107s] #  50  -  59              12 (  0.1%)
[04/21 19:53:29    107s] #  60  -  69               8 (  0.1%)
[04/21 19:53:29    107s] #  70  -  79               5 (  0.0%)
[04/21 19:53:29    107s] #  1700-1799               1 (  0.0%)
[04/21 19:53:29    107s] #     >=2000               0 (  0.0%)
[04/21 19:53:29    107s] #
[04/21 19:53:29    107s] #Total: 10303 nets, 9767 non-trivial nets
[04/21 19:53:29    107s] #                                    #net       % 
[04/21 19:53:29    107s] #-------------------------------------------------
[04/21 19:53:29    107s] #  Fully global routed                  5 ( 0.1%)
[04/21 19:53:29    107s] #  Clock                                5
[04/21 19:53:29    107s] #  Prefer layer range                   5
[04/21 19:53:29    107s] #
[04/21 19:53:29    107s] #Nets in 2 layer ranges:
[04/21 19:53:29    107s] #  Bottom Pref.Layer    Top Pref.Layer       #net       % 
[04/21 19:53:29    107s] #---------------------------------------------------------
[04/21 19:53:29    107s] #             METAL3           ------           4 (  0.0%)
[04/21 19:53:29    107s] #          *  METAL3           ------           1 (  0.0%)
[04/21 19:53:29    107s] #
[04/21 19:53:29    107s] #5 nets selected.
[04/21 19:53:29    107s] #
[04/21 19:53:29    107s] ### 
[04/21 19:53:29    107s] ### Net length summary before Line Assignment:
[04/21 19:53:29    107s] ### Layer    H-Len   V-Len         Total       #Up-Via
[04/21 19:53:29    107s] ### --------------------------------------------------
[04/21 19:53:29    107s] ### METAL1     596       0     596(  5%)    1813( 50%)
[04/21 19:53:29    107s] ### METAL2       0    5371    5371( 43%)    1577( 43%)
[04/21 19:53:29    107s] ### METAL3    5157       0    5157( 42%)     268(  7%)
[04/21 19:53:29    107s] ### METAL4       0    1264    1264( 10%)       4(  0%)
[04/21 19:53:29    107s] ### METAL5      34       0      34(  0%)       0(  0%)
[04/21 19:53:29    107s] ### METAL6       0       0       0(  0%)       0(  0%)
[04/21 19:53:29    107s] ### METAL7       0       0       0(  0%)       0(  0%)
[04/21 19:53:29    107s] ### --------------------------------------------------
[04/21 19:53:29    107s] ###           5788    6636   12424          3662      
[04/21 19:53:29    107s] #
[04/21 19:53:29    107s] #..
[04/21 19:53:29    107s] #
[04/21 19:53:29    107s] #Iteration 1.1: cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB
[04/21 19:53:29    107s] #Iteration 2.1: cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB
[04/21 19:53:29    107s] #Iteration 3.1: cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB
[04/21 19:53:29    107s] ### 
[04/21 19:53:29    107s] ### Net length and overlap summary after Line Assignment:
[04/21 19:53:29    107s] ### Layer    H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[04/21 19:53:29    107s] ### ---------------------------------------------------------------------------
[04/21 19:53:29    107s] ### METAL1     578       0     578(  5%)    1813( 52%)    0(  0%)     0(  0.0%)
[04/21 19:53:29    107s] ### METAL2       0    5411    5411( 44%)    1438( 41%)    0(  0%)     0(  0.0%)
[04/21 19:53:29    107s] ### METAL3    5077       0    5077( 41%)     239(  7%)    0(  0%)     0(  0.0%)
[04/21 19:53:29    107s] ### METAL4       0    1256    1256( 10%)       4(  0%)    0(  0%)     0(  0.0%)
[04/21 19:53:29    107s] ### METAL5      32       0      32(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[04/21 19:53:29    107s] ### METAL6       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[04/21 19:53:29    107s] ### METAL7       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[04/21 19:53:29    107s] ### ---------------------------------------------------------------------------
[04/21 19:53:29    107s] ###           5688    6667   12356          3494          0           0        
[04/21 19:53:29    107s] #
[04/21 19:53:29    107s] #Line Assignment statistics:
[04/21 19:53:29    107s] #Cpu time = 00:00:00
[04/21 19:53:29    107s] #Elapsed time = 00:00:00
[04/21 19:53:29    107s] #Increased memory = 1.26 (MB)
[04/21 19:53:29    107s] #Total memory = 2894.06 (MB)
[04/21 19:53:29    107s] #Peak memory = 3055.93 (MB)
[04/21 19:53:29    107s] #End Line Assignment: cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB
[04/21 19:53:29    107s] ### Time Record (Line Assignment) is uninstalled.
[04/21 19:53:29    107s] #
[04/21 19:53:29    107s] #Wire/Via statistics after line assignment ...
[04/21 19:53:29    107s] #Total wire length = 12356 um.
[04/21 19:53:29    107s] #Total half perimeter of net bounding box = 1130 um.
[04/21 19:53:29    107s] #Total wire length on LAYER METAL1 = 579 um.
[04/21 19:53:29    107s] #Total wire length on LAYER METAL2 = 5411 um.
[04/21 19:53:29    107s] #Total wire length on LAYER METAL3 = 5077 um.
[04/21 19:53:29    107s] #Total wire length on LAYER METAL4 = 1256 um.
[04/21 19:53:29    107s] #Total wire length on LAYER METAL5 = 33 um.
[04/21 19:53:29    107s] #Total wire length on LAYER METAL6 = 0 um.
[04/21 19:53:29    107s] #Total wire length on LAYER METAL7 = 0 um.
[04/21 19:53:29    107s] #Total number of vias = 3494
[04/21 19:53:29    107s] #Up-Via Summary (total 3494):
[04/21 19:53:29    107s] #           
[04/21 19:53:29    107s] #-----------------------
[04/21 19:53:29    107s] # METAL1           1813
[04/21 19:53:29    107s] # METAL2           1438
[04/21 19:53:29    107s] # METAL3            239
[04/21 19:53:29    107s] # METAL4              4
[04/21 19:53:29    107s] #-----------------------
[04/21 19:53:29    107s] #                  3494 
[04/21 19:53:29    107s] #
[04/21 19:53:29    107s] #Routing data preparation, pin analysis, line assignment statistics:
[04/21 19:53:29    107s] #Cpu time = 00:00:01
[04/21 19:53:29    107s] #Elapsed time = 00:00:01
[04/21 19:53:29    107s] #Increased memory = 11.27 (MB)
[04/21 19:53:29    107s] #Total memory = 2892.48 (MB)
[04/21 19:53:29    107s] #Peak memory = 3055.93 (MB)
[04/21 19:53:29    107s] #Skip comparing routing design signature in db-snapshot flow
[04/21 19:53:29    107s] ### Time Record (Detail Routing) is installed.
[04/21 19:53:29    107s] ### Time Record (Data Preparation) is installed.
[04/21 19:53:29    107s] ### Time Record (Data Preparation) is uninstalled.
[04/21 19:53:29    107s] ### drc_pitch = 1590 (  1.5900 um) drc_range = 1045 (  1.0450 um) route_pitch = 1290 (  1.2900 um) patch_pitch = 6760 (  6.7600 um) top_route_layer = 5 top_pin_layer = 5
[04/21 19:53:29    107s] #
[04/21 19:53:29    107s] #Start Detail Routing..
[04/21 19:53:29    107s] #start initial detail routing ...
[04/21 19:53:29    107s] ### Design has 8 dirty nets
[04/21 19:53:30    108s] ### Gcell dirty-map stats: routing = 98.83%, drc-check-only = 0.53%
[04/21 19:53:30    108s] #   number of violations = 5
[04/21 19:53:30    108s] #
[04/21 19:53:30    108s] #  By Layer and Type:
[04/21 19:53:30    108s] #
[04/21 19:53:30    108s] #---------+-------+------+-------+
[04/21 19:53:30    108s] #  -      | MetSpc| Short| Totals|
[04/21 19:53:30    108s] #---------+-------+------+-------+
[04/21 19:53:30    108s] #  METAL1 |      2|     3|      5|
[04/21 19:53:30    108s] #  Totals |      2|     3|      5|
[04/21 19:53:30    108s] #---------+-------+------+-------+
[04/21 19:53:30    108s] #
[04/21 19:53:30    108s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2904.60 (MB), peak = 3055.93 (MB)
[04/21 19:53:30    108s] #start 1st optimization iteration ...
[04/21 19:53:30    108s] ### Gcell dirty-map stats: routing = 98.83%, drc-check-only = 0.53%
[04/21 19:53:30    108s] #   number of violations = 0
[04/21 19:53:30    108s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2930.15 (MB), peak = 3055.93 (MB)
[04/21 19:53:30    108s] #Complete Detail Routing.
[04/21 19:53:30    108s] #Total wire length = 12970 um.
[04/21 19:53:30    108s] #Total half perimeter of net bounding box = 1130 um.
[04/21 19:53:30    108s] #Total wire length on LAYER METAL1 = 681 um.
[04/21 19:53:30    108s] #Total wire length on LAYER METAL2 = 5889 um.
[04/21 19:53:30    108s] #Total wire length on LAYER METAL3 = 5084 um.
[04/21 19:53:30    108s] #Total wire length on LAYER METAL4 = 1283 um.
[04/21 19:53:30    108s] #Total wire length on LAYER METAL5 = 32 um.
[04/21 19:53:30    108s] #Total wire length on LAYER METAL6 = 0 um.
[04/21 19:53:30    108s] #Total wire length on LAYER METAL7 = 0 um.
[04/21 19:53:30    108s] #Total number of vias = 3261
[04/21 19:53:30    108s] #Up-Via Summary (total 3261):
[04/21 19:53:30    108s] #           
[04/21 19:53:30    108s] #-----------------------
[04/21 19:53:30    108s] # METAL1           1815
[04/21 19:53:30    108s] # METAL2           1225
[04/21 19:53:30    108s] # METAL3            217
[04/21 19:53:30    108s] # METAL4              4
[04/21 19:53:30    108s] #-----------------------
[04/21 19:53:30    108s] #                  3261 
[04/21 19:53:30    108s] #
[04/21 19:53:30    108s] #Total number of DRC violations = 0
[04/21 19:53:30    108s] ### Time Record (Detail Routing) is uninstalled.
[04/21 19:53:30    108s] #Cpu time = 00:00:01
[04/21 19:53:30    108s] #Elapsed time = 00:00:01
[04/21 19:53:30    108s] #Increased memory = 36.61 (MB)
[04/21 19:53:30    108s] #Total memory = 2929.08 (MB)
[04/21 19:53:30    108s] #Peak memory = 3055.93 (MB)
[04/21 19:53:30    108s] #detailRoute Statistics:
[04/21 19:53:30    108s] #Cpu time = 00:00:01
[04/21 19:53:30    108s] #Elapsed time = 00:00:01
[04/21 19:53:30    108s] #Increased memory = 36.61 (MB)
[04/21 19:53:30    108s] #Total memory = 2929.08 (MB)
[04/21 19:53:30    108s] #Peak memory = 3055.93 (MB)
[04/21 19:53:30    108s] ### Time Record (DB Export) is installed.
[04/21 19:53:30    108s] Extracting standard cell pins and blockage ...... 
[04/21 19:53:30    108s] Pin and blockage extraction finished
[04/21 19:53:30    108s] ### export design design signature (9): route=954379848 fixed_route=1209121222 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1971967025 dirty_area=0 del_dirty_area=0 cell=456421321 placement=1119875943 pin_access=1253004018 inst_pattern=1 inst_orient=1 via=1510365010 routing_via=859507904 timing=1209121222 sns=1209121222
[04/21 19:53:31    108s] ### Time Record (DB Export) is uninstalled.
[04/21 19:53:31    108s] ### Time Record (Post Callback) is installed.
[04/21 19:53:31    108s] ### Time Record (Post Callback) is uninstalled.
[04/21 19:53:31    108s] #
[04/21 19:53:31    108s] #globalDetailRoute statistics:
[04/21 19:53:31    108s] #Cpu time = 00:00:02
[04/21 19:53:31    108s] #Elapsed time = 00:00:02
[04/21 19:53:31    108s] #Increased memory = 57.23 (MB)
[04/21 19:53:31    108s] #Total memory = 2935.47 (MB)
[04/21 19:53:31    108s] #Peak memory = 3055.93 (MB)
[04/21 19:53:31    108s] #Number of warnings = 42
[04/21 19:53:31    108s] #Total number of warnings = 42
[04/21 19:53:31    108s] #Number of fails = 0
[04/21 19:53:31    108s] #Total number of fails = 0
[04/21 19:53:31    108s] #Complete globalDetailRoute on Mon Apr 21 19:53:31 2025
[04/21 19:53:31    108s] #
[04/21 19:53:31    108s] ### import design signature (10): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1253004018 inst_pattern=1 inst_orient=1 via=1510365010 routing_via=859507904 timing=1 sns=1
[04/21 19:53:31    108s] ### Time Record (globalDetailRoute) is uninstalled.
[04/21 19:53:31    108s] #
[04/21 19:53:31    108s] #  Scalability Statistics
[04/21 19:53:31    108s] #
[04/21 19:53:31    108s] #-------------------------+---------+-------------+------------+
[04/21 19:53:31    108s] #  globalDetailRoute      | cpu time| elapsed time| scalability|
[04/21 19:53:31    108s] #-------------------------+---------+-------------+------------+
[04/21 19:53:31    108s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[04/21 19:53:31    108s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[04/21 19:53:31    108s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[04/21 19:53:31    108s] #  DB Import              | 00:00:00|     00:00:00|         1.0|
[04/21 19:53:31    108s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[04/21 19:53:31    108s] #  Cell Pin Access        | 00:00:01|     00:00:01|         1.0|
[04/21 19:53:31    108s] #  Data Preparation       | 00:00:00|     00:00:00|         1.0|
[04/21 19:53:31    108s] #  Line Assignment        | 00:00:00|     00:00:00|         1.0|
[04/21 19:53:31    108s] #  Detail Routing         | 00:00:01|     00:00:01|         1.0|
[04/21 19:53:31    108s] #  Entire Command         | 00:00:02|     00:00:02|         1.0|
[04/21 19:53:31    108s] #-------------------------+---------+-------------+------------+
[04/21 19:53:31    108s] #
[04/21 19:53:31    108s] #% End globalDetailRoute (date=04/21 19:53:31, total cpu=0:00:02.4, real=0:00:03.0, peak res=2932.6M, current mem=2932.6M)
[04/21 19:53:31    108s]         NanoRoute done. (took cpu=0:00:02.4 real=0:00:02.4)
[04/21 19:53:31    108s]       Clock detailed routing done.
[04/21 19:53:31    108s] Skipping check of guided vs. routed net lengths.
[04/21 19:53:31    108s] Set FIXED routing status on 5 net(s)
[04/21 19:53:31    108s] Set FIXED placed status on 4 instance(s)
[04/21 19:53:31    108s]       Route Remaining Unrouted Nets...
[04/21 19:53:31    108s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[04/21 19:53:31    108s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3320.1M, EPOCH TIME: 1745240011.059545
[04/21 19:53:31    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:31    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:31    108s] Cell ATmega328pb LLGs are deleted
[04/21 19:53:31    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:31    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:31    108s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3320.1M, EPOCH TIME: 1745240011.059667
[04/21 19:53:31    108s] [oiLAM] Zs 5, 8
[04/21 19:53:31    108s] ### Creating LA Mngr. totSessionCpu=0:01:49 mem=3320.1M
[04/21 19:53:31    108s] ### Creating LA Mngr, finished. totSessionCpu=0:01:49 mem=3320.1M
[04/21 19:53:31    108s] Running pre-eGR process
[04/21 19:53:31    108s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[04/21 19:53:31    108s] Type 'man IMPPTN-1250' for more detail.
[04/21 19:53:31    108s] [NR-eGR] Started Early Global Route ( Curr Mem: 3.20 MB )
[04/21 19:53:31    108s] (I)      Initializing eGR engine (regular)
[04/21 19:53:31    108s] Set min layer with design mode ( 1 )
[04/21 19:53:31    108s] Set max layer with design mode ( 5 )
[04/21 19:53:31    108s] (I)      clean place blk overflow:
[04/21 19:53:31    108s] (I)      H : enabled 1.00 0
[04/21 19:53:31    108s] (I)      V : enabled 1.00 0
[04/21 19:53:31    108s] (I)      Initializing eGR engine (regular)
[04/21 19:53:31    108s] Set min layer with design mode ( 1 )
[04/21 19:53:31    108s] Set max layer with design mode ( 5 )
[04/21 19:53:31    108s] (I)      clean place blk overflow:
[04/21 19:53:31    108s] (I)      H : enabled 1.00 0
[04/21 19:53:31    108s] (I)      V : enabled 1.00 0
[04/21 19:53:31    108s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.20 MB )
[04/21 19:53:31    108s] (I)      Running eGR Regular flow
[04/21 19:53:31    108s] (I)      # wire layers (front) : 8
[04/21 19:53:31    108s] (I)      # wire layers (back)  : 0
[04/21 19:53:31    108s] (I)      min wire layer : 1
[04/21 19:53:31    108s] (I)      max wire layer : 7
[04/21 19:53:31    108s] (I)      # cut layers (front) : 7
[04/21 19:53:31    108s] (I)      # cut layers (back)  : 0
[04/21 19:53:31    108s] (I)      min cut layer : 1
[04/21 19:53:31    108s] (I)      max cut layer : 6
[04/21 19:53:31    108s] (I)      ================================ Layers ================================
[04/21 19:53:31    108s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:53:31    108s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[04/21 19:53:31    108s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:53:31    108s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[04/21 19:53:31    108s] (I)      | 33 |  0 |    CONT |     cut |      1 |       |       |       |       |
[04/21 19:53:31    108s] (I)      |  1 |  1 |  METAL1 |    wire |      1 |       |   160 |   170 |   410 |
[04/21 19:53:31    108s] (I)      | 34 |  1 |   VIA12 |     cut |      1 |       |       |       |       |
[04/21 19:53:31    108s] (I)      |  2 |  2 |  METAL2 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:53:31    108s] (I)      | 35 |  2 |   VIA23 |     cut |      1 |       |       |       |       |
[04/21 19:53:31    108s] (I)      |  3 |  3 |  METAL3 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:53:31    108s] (I)      | 36 |  3 |   VIA34 |     cut |      1 |       |       |       |       |
[04/21 19:53:31    108s] (I)      |  4 |  4 |  METAL4 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:53:31    108s] (I)      | 37 |  4 |   VIA45 |     cut |      1 |       |       |       |       |
[04/21 19:53:31    108s] (I)      |  5 |  5 |  METAL5 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:53:31    108s] (I)      | 38 |  5 |   VIA56 |     cut |      1 |       |       |       |       |
[04/21 19:53:31    108s] (I)      |  6 |  6 |  METAL6 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:53:31    108s] (I)      | 39 |  6 |   VIA67 |     cut |      1 |       |       |       |       |
[04/21 19:53:31    108s] (I)      |  7 |  7 |  METAL7 |    wire |      1 |       |   420 |   420 |   840 |
[04/21 19:53:31    108s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:53:31    108s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[04/21 19:53:31    108s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:53:31    108s] (I)      Started Import and model ( Curr Mem: 3.20 MB )
[04/21 19:53:31    108s] (I)      == Non-default Options ==
[04/21 19:53:31    108s] (I)      Maximum routing layer                              : 5
[04/21 19:53:31    108s] (I)      Minimum routing layer                              : 1
[04/21 19:53:31    108s] (I)      Top routing layer                                  : 5
[04/21 19:53:31    108s] (I)      Bottom routing layer                               : 1
[04/21 19:53:31    108s] (I)      Number of threads                                  : 1
[04/21 19:53:31    108s] (I)      Route tie net to shape                             : auto
[04/21 19:53:31    108s] (I)      Method to set GCell size                           : row
[04/21 19:53:31    108s] (I)      Tie hi/lo max distance                             : 32.800000
[04/21 19:53:31    108s] (I)      Counted 133 PG shapes. eGR will not process PG shapes layer by layer.
[04/21 19:53:31    108s] (I)      ============== Pin Summary ==============
[04/21 19:53:31    108s] (I)      +-------+--------+---------+------------+
[04/21 19:53:31    108s] (I)      | Layer | # pins | % total |      Group |
[04/21 19:53:31    108s] (I)      +-------+--------+---------+------------+
[04/21 19:53:31    108s] (I)      |     1 |  39383 |  100.00 |        Pin |
[04/21 19:53:31    108s] (I)      |     2 |      0 |    0.00 | Pin access |
[04/21 19:53:31    108s] (I)      |     3 |      0 |    0.00 | Pin access |
[04/21 19:53:31    108s] (I)      |     4 |      0 |    0.00 |      Other |
[04/21 19:53:31    108s] (I)      |     5 |      0 |    0.00 |      Other |
[04/21 19:53:31    108s] (I)      |     6 |      0 |    0.00 |      Other |
[04/21 19:53:31    108s] (I)      |     7 |      0 |    0.00 |      Other |
[04/21 19:53:31    108s] (I)      +-------+--------+---------+------------+
[04/21 19:53:31    108s] (I)      Use row-based GCell size
[04/21 19:53:31    108s] (I)      Use row-based GCell align
[04/21 19:53:31    108s] (I)      layer 0 area = 80000
[04/21 19:53:31    108s] (I)      layer 1 area = 120000
[04/21 19:53:31    108s] (I)      layer 2 area = 120000
[04/21 19:53:31    108s] (I)      layer 3 area = 120000
[04/21 19:53:31    108s] (I)      layer 4 area = 120000
[04/21 19:53:31    108s] (I)      GCell unit size   : 3280
[04/21 19:53:31    108s] (I)      GCell multiplier  : 1
[04/21 19:53:31    108s] (I)      GCell row height  : 3280
[04/21 19:53:31    108s] (I)      Actual row height : 3280
[04/21 19:53:31    108s] (I)      GCell align ref   : 8200 8200
[04/21 19:53:31    108s] [NR-eGR] Track table information for default rule: 
[04/21 19:53:31    108s] [NR-eGR] METAL1 has single uniform track structure
[04/21 19:53:31    108s] [NR-eGR] METAL2 has single uniform track structure
[04/21 19:53:31    108s] [NR-eGR] METAL3 has single uniform track structure
[04/21 19:53:31    108s] [NR-eGR] METAL4 has single uniform track structure
[04/21 19:53:31    108s] [NR-eGR] METAL5 has single uniform track structure
[04/21 19:53:31    108s] [NR-eGR] METAL6 has single uniform track structure
[04/21 19:53:31    108s] [NR-eGR] METAL7 has single uniform track structure
[04/21 19:53:31    108s] (I)      ================ Default via =================
[04/21 19:53:31    108s] (I)      +---+--------------------+-------------------+
[04/21 19:53:31    108s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut   |
[04/21 19:53:31    108s] (I)      +---+--------------------+-------------------+
[04/21 19:53:31    108s] (I)      | 1 |    4  Via1_alt_r90 |   27  Via1_2cut_N |
[04/21 19:53:31    108s] (I)      | 2 |    5  Via2         |   29  Via2_2cut_E |
[04/21 19:53:31    108s] (I)      | 3 |    9  Via3         |   33  Via3_2cut_E |
[04/21 19:53:31    108s] (I)      | 4 |   13  Via4         |   37  Via4_2cut_E |
[04/21 19:53:31    108s] (I)      | 5 |   17  Via5         |   43  Via5_2cut_N |
[04/21 19:53:31    108s] (I)      | 6 |   23  Via6_r90     |   45  Via6_2cut_E |
[04/21 19:53:31    108s] (I)      +---+--------------------+-------------------+
[04/21 19:53:31    108s] (I)      Design has 0 placement macros with 0 shapes. 
[04/21 19:53:31    108s] [NR-eGR] Read 123 PG shapes
[04/21 19:53:31    108s] [NR-eGR] Read 0 clock shapes
[04/21 19:53:31    108s] [NR-eGR] Read 0 other shapes
[04/21 19:53:31    108s] [NR-eGR] #Routing Blockages  : 0
[04/21 19:53:31    108s] [NR-eGR] #Instance Blockages : 263938
[04/21 19:53:31    108s] [NR-eGR] #PG Blockages       : 123
[04/21 19:53:31    108s] [NR-eGR] #Halo Blockages     : 0
[04/21 19:53:31    108s] [NR-eGR] #Boundary Blockages : 0
[04/21 19:53:31    108s] [NR-eGR] #Clock Blockages    : 0
[04/21 19:53:31    108s] [NR-eGR] #Other Blockages    : 0
[04/21 19:53:31    108s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/21 19:53:31    108s] (I)      Custom ignore net properties:
[04/21 19:53:31    108s] (I)      1 : NotLegal
[04/21 19:53:31    108s] (I)      Default ignore net properties:
[04/21 19:53:31    108s] (I)      1 : Special
[04/21 19:53:31    108s] (I)      2 : Analog
[04/21 19:53:31    108s] (I)      3 : Fixed
[04/21 19:53:31    108s] (I)      4 : Skipped
[04/21 19:53:31    108s] (I)      5 : MixedSignal
[04/21 19:53:31    108s] (I)      Prerouted net properties:
[04/21 19:53:31    108s] (I)      1 : NotLegal
[04/21 19:53:31    108s] (I)      2 : Special
[04/21 19:53:31    108s] (I)      3 : Analog
[04/21 19:53:31    108s] (I)      4 : Fixed
[04/21 19:53:31    108s] (I)      5 : Skipped
[04/21 19:53:31    108s] (I)      6 : MixedSignal
[04/21 19:53:31    108s] [NR-eGR] Early global route reroute all routable nets
[04/21 19:53:31    108s] [NR-eGR] #prerouted nets         : 5
[04/21 19:53:31    108s] [NR-eGR] #prerouted special nets : 0
[04/21 19:53:31    108s] [NR-eGR] #prerouted wires        : 5378
[04/21 19:53:31    108s] [NR-eGR] Read 9753 nets ( ignored 5 )
[04/21 19:53:31    108s] (I)        Front-side 9753 ( ignored 5 )
[04/21 19:53:31    108s] (I)        Back-side  0 ( ignored 0 )
[04/21 19:53:31    108s] (I)        Both-side  0 ( ignored 0 )
[04/21 19:53:31    108s] (I)      Reading macro buffers
[04/21 19:53:31    108s] (I)      Number of macros with buffers: 0
[04/21 19:53:31    108s] (I)      early_global_route_priority property id does not exist.
[04/21 19:53:31    108s] (I)      Read Num Blocks=264061  Num Prerouted Wires=5378  Num CS=0
[04/21 19:53:31    108s] (I)      Layer 0 (H) : #blockages 264061 : #preroutes 2540
[04/21 19:53:31    108s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 2120
[04/21 19:53:31    108s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 640
[04/21 19:53:31    108s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 76
[04/21 19:53:31    108s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 2
[04/21 19:53:31    108s] (I)      Number of ignored nets                =      5
[04/21 19:53:31    108s] (I)      Number of connected nets              =      0
[04/21 19:53:31    108s] (I)      Number of fixed nets                  =      5.  Ignored: Yes
[04/21 19:53:31    108s] (I)      Number of clock nets                  =      5.  Ignored: No
[04/21 19:53:31    108s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/21 19:53:31    108s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/21 19:53:31    108s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/21 19:53:31    108s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/21 19:53:31    108s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/21 19:53:31    108s] (I)      Ndr track 0 does not exist
[04/21 19:53:31    108s] (I)      ---------------------Grid Graph Info--------------------
[04/21 19:53:31    108s] (I)      Routing area        : (0, 0) - (424350, 416560)
[04/21 19:53:31    108s] (I)      Core area           : (8200, 8200) - (416150, 408360)
[04/21 19:53:31    108s] (I)      Site width          :   410  (dbu)
[04/21 19:53:31    108s] (I)      Row height          :  3280  (dbu)
[04/21 19:53:31    108s] (I)      GCell row height    :  3280  (dbu)
[04/21 19:53:31    108s] (I)      GCell width         :  3280  (dbu)
[04/21 19:53:31    108s] (I)      GCell height        :  3280  (dbu)
[04/21 19:53:31    108s] (I)      Grid                :   129   127     5
[04/21 19:53:31    108s] (I)      Layer numbers       :     1     2     3     4     5
[04/21 19:53:31    108s] (I)      Vertical capacity   :     0  3280     0  3280     0
[04/21 19:53:31    108s] (I)      Horizontal capacity :  3280     0  3280     0  3280
[04/21 19:53:31    108s] (I)      Default wire width  :   160   200   200   200   200
[04/21 19:53:31    108s] (I)      Default wire space  :   170   200   200   200   200
[04/21 19:53:31    108s] (I)      Default wire pitch  :   330   400   400   400   400
[04/21 19:53:31    108s] (I)      Default pitch size  :   410   410   410   410   410
[04/21 19:53:31    108s] (I)      First track coord   :   410   205   410   205   410
[04/21 19:53:31    108s] (I)      Num tracks per GCell:  8.00  8.00  8.00  8.00  8.00
[04/21 19:53:31    108s] (I)      Total num of tracks :  1015  1035  1015  1035  1015
[04/21 19:53:31    108s] (I)      Num of masks        :     1     1     1     1     1
[04/21 19:53:31    108s] (I)      Num of trim masks   :     0     0     0     0     0
[04/21 19:53:31    108s] (I)      --------------------------------------------------------
[04/21 19:53:31    108s] 
[04/21 19:53:31    108s] [NR-eGR] ============ Routing rule table ============
[04/21 19:53:31    108s] [NR-eGR] Rule id: 0  Nets: 9748
[04/21 19:53:31    108s] [NR-eGR] ========================================
[04/21 19:53:31    108s] [NR-eGR] 
[04/21 19:53:31    108s] (I)      ======== NDR :  =========
[04/21 19:53:31    108s] (I)      +--------------+--------+
[04/21 19:53:31    108s] (I)      |           ID |      0 |
[04/21 19:53:31    108s] (I)      |         Name |        |
[04/21 19:53:31    108s] (I)      |      Default |    yes |
[04/21 19:53:31    108s] (I)      |  Clk Special |     no |
[04/21 19:53:31    108s] (I)      | Hard spacing |     no |
[04/21 19:53:31    108s] (I)      |    NDR track | (none) |
[04/21 19:53:31    108s] (I)      |      NDR via | (none) |
[04/21 19:53:31    108s] (I)      |  Extra space |      0 |
[04/21 19:53:31    108s] (I)      |      Shields |      0 |
[04/21 19:53:31    108s] (I)      |   Demand (H) |      1 |
[04/21 19:53:31    108s] (I)      |   Demand (V) |      1 |
[04/21 19:53:31    108s] (I)      |        #Nets |   9748 |
[04/21 19:53:31    108s] (I)      +--------------+--------+
[04/21 19:53:31    108s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:53:31    108s] (I)      |  Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[04/21 19:53:31    108s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:53:31    108s] (I)      | METAL1    160      170    410      410      1      1      1    100    100        yes |
[04/21 19:53:31    108s] (I)      | METAL2    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:53:31    108s] (I)      | METAL3    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:53:31    108s] (I)      | METAL4    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:53:31    108s] (I)      | METAL5    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:53:31    108s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:53:31    108s] (I)      =============== Blocked Tracks ===============
[04/21 19:53:31    108s] (I)      +-------+---------+----------+---------------+
[04/21 19:53:31    108s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/21 19:53:31    108s] (I)      +-------+---------+----------+---------------+
[04/21 19:53:31    108s] (I)      |     1 |  130935 |   112586 |        85.99% |
[04/21 19:53:31    108s] (I)      |     2 |  131445 |        0 |         0.00% |
[04/21 19:53:31    108s] (I)      |     3 |  130935 |        0 |         0.00% |
[04/21 19:53:31    108s] (I)      |     4 |  131445 |        0 |         0.00% |
[04/21 19:53:31    108s] (I)      |     5 |  130935 |        0 |         0.00% |
[04/21 19:53:31    108s] (I)      +-------+---------+----------+---------------+
[04/21 19:53:31    108s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3.21 MB )
[04/21 19:53:31    108s] (I)      Reset routing kernel
[04/21 19:53:31    108s] (I)      Started Global Routing ( Curr Mem: 3.21 MB )
[04/21 19:53:31    108s] (I)      totalPins=37699  totalGlobalPin=35466 (94.08%)
[04/21 19:53:31    108s] (I)      ================= Net Group Info =================
[04/21 19:53:31    108s] (I)      +----+----------------+--------------+-----------+
[04/21 19:53:31    108s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[04/21 19:53:31    108s] (I)      +----+----------------+--------------+-----------+
[04/21 19:53:31    108s] (I)      |  1 |           9748 |    METAL1(1) | METAL5(5) |
[04/21 19:53:31    108s] (I)      +----+----------------+--------------+-----------+
[04/21 19:53:31    108s] (I)      total 2D Cap : 544483 = (281593 H, 262890 V)
[04/21 19:53:31    108s] (I)      total 2D Demand : 9485 = (6147 H, 3338 V)
[04/21 19:53:31    108s] (I)      #blocked GCells = 0
[04/21 19:53:31    108s] (I)      #regions = 1
[04/21 19:53:31    108s] [NR-eGR] Layer group 1: route 9748 net(s) in layer range [1, 5]
[04/21 19:53:31    108s] (I)      
[04/21 19:53:31    108s] (I)      ============  Phase 1a Route ============
[04/21 19:53:31    108s] (I)      Usage: 88922 = (43649 H, 45273 V) = (15.50% H, 17.22% V) = (1.432e+05um H, 1.485e+05um V)
[04/21 19:53:31    108s] (I)      
[04/21 19:53:31    108s] (I)      ============  Phase 1b Route ============
[04/21 19:53:31    108s] (I)      Usage: 88922 = (43649 H, 45273 V) = (15.50% H, 17.22% V) = (1.432e+05um H, 1.485e+05um V)
[04/21 19:53:31    108s] (I)      Overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 2.916642e+05um
[04/21 19:53:31    108s] (I)      Congestion metric : 0.00%H 0.05%V, 0.05%HV
[04/21 19:53:31    108s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/21 19:53:31    108s] (I)      
[04/21 19:53:31    108s] (I)      ============  Phase 1c Route ============
[04/21 19:53:31    108s] (I)      Usage: 88922 = (43649 H, 45273 V) = (15.50% H, 17.22% V) = (1.432e+05um H, 1.485e+05um V)
[04/21 19:53:31    108s] (I)      
[04/21 19:53:31    108s] (I)      ============  Phase 1d Route ============
[04/21 19:53:31    108s] (I)      Usage: 88922 = (43649 H, 45273 V) = (15.50% H, 17.22% V) = (1.432e+05um H, 1.485e+05um V)
[04/21 19:53:31    108s] (I)      
[04/21 19:53:31    108s] (I)      ============  Phase 1e Route ============
[04/21 19:53:31    108s] (I)      Usage: 88922 = (43649 H, 45273 V) = (15.50% H, 17.22% V) = (1.432e+05um H, 1.485e+05um V)
[04/21 19:53:31    108s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 2.916642e+05um
[04/21 19:53:31    108s] (I)      
[04/21 19:53:31    108s] (I)      ============  Phase 1l Route ============
[04/21 19:53:31    108s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/21 19:53:31    108s] (I)      Layer  1:      19270        21         8      102816       27232    (79.06%) 
[04/21 19:53:31    108s] (I)      Layer  2:     130410     42217        29           0      130032    ( 0.00%) 
[04/21 19:53:31    108s] (I)      Layer  3:     129920     35922         1           0      130048    ( 0.00%) 
[04/21 19:53:31    108s] (I)      Layer  4:     130410     17372         2           0      130032    ( 0.00%) 
[04/21 19:53:31    108s] (I)      Layer  5:     129920      6989         0           0      130048    ( 0.00%) 
[04/21 19:53:31    108s] (I)      Total:        539930    102521        40      102816      547392    (15.81%) 
[04/21 19:53:31    108s] (I)      
[04/21 19:53:31    108s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/21 19:53:31    108s] [NR-eGR]                        OverCon           OverCon            
[04/21 19:53:31    108s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/21 19:53:31    108s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[04/21 19:53:31    108s] [NR-eGR] ---------------------------------------------------------------
[04/21 19:53:31    108s] [NR-eGR]  METAL1 ( 1)         8( 0.23%)         0( 0.00%)   ( 0.23%) 
[04/21 19:53:31    108s] [NR-eGR]  METAL2 ( 2)        19( 0.12%)         2( 0.01%)   ( 0.13%) 
[04/21 19:53:31    108s] [NR-eGR]  METAL3 ( 3)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[04/21 19:53:31    108s] [NR-eGR]  METAL4 ( 4)         2( 0.01%)         0( 0.00%)   ( 0.01%) 
[04/21 19:53:31    108s] [NR-eGR]  METAL5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/21 19:53:31    108s] [NR-eGR] ---------------------------------------------------------------
[04/21 19:53:31    108s] [NR-eGR]        Total        30( 0.04%)         2( 0.00%)   ( 0.05%) 
[04/21 19:53:31    108s] [NR-eGR] 
[04/21 19:53:31    108s] (I)      Finished Global Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3.21 MB )
[04/21 19:53:31    108s] (I)      Updating congestion map
[04/21 19:53:31    108s] (I)      total 2D Cap : 545117 = (282227 H, 262890 V)
[04/21 19:53:31    108s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.03% V
[04/21 19:53:31    108s] (I)      Running track assignment and export wires
[04/21 19:53:31    108s] (I)      Delete wires for 9748 nets 
[04/21 19:53:31    108s] (I)      ============= Track Assignment ============
[04/21 19:53:31    108s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.21 MB )
[04/21 19:53:31    108s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[04/21 19:53:31    108s] (I)      Run Multi-thread track assignment
[04/21 19:53:31    108s] (I)      Finished Track Assignment (1T) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3.21 MB )
[04/21 19:53:31    108s] (I)      Started Export ( Curr Mem: 3.21 MB )
[04/21 19:53:31    108s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[04/21 19:53:31    108s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[04/21 19:53:31    108s] [NR-eGR] --------------------------------------------------------------------------
[04/21 19:53:31    108s] [NR-eGR]                 Length (um)   Vias 
[04/21 19:53:31    108s] [NR-eGR] -----------------------------------
[04/21 19:53:31    108s] [NR-eGR]  METAL1  (1H)         22464  40118 
[04/21 19:53:31    108s] [NR-eGR]  METAL2  (2V)        106452  26900 
[04/21 19:53:31    108s] [NR-eGR]  METAL3  (3H)        109481   4975 
[04/21 19:53:31    108s] [NR-eGR]  METAL4  (4V)         55415   1538 
[04/21 19:53:31    108s] [NR-eGR]  METAL5  (5H)         23141      0 
[04/21 19:53:31    108s] [NR-eGR]  METAL6  (6V)             0      0 
[04/21 19:53:31    108s] [NR-eGR]  METAL7  (7H)             0      0 
[04/21 19:53:31    108s] [NR-eGR] -----------------------------------
[04/21 19:53:31    108s] [NR-eGR]          Total       316953  73531 
[04/21 19:53:31    108s] [NR-eGR] --------------------------------------------------------------------------
[04/21 19:53:31    108s] [NR-eGR] Total half perimeter of net bounding box: 248671um
[04/21 19:53:31    108s] [NR-eGR] Total length: 316953um, number of vias: 73531
[04/21 19:53:31    108s] [NR-eGR] --------------------------------------------------------------------------
[04/21 19:53:31    108s] (I)      == Layer wire length by net rule ==
[04/21 19:53:31    108s] (I)                       Default 
[04/21 19:53:31    108s] (I)      -------------------------
[04/21 19:53:31    108s] (I)       METAL1  (1H)    22464um 
[04/21 19:53:31    108s] (I)       METAL2  (2V)   106452um 
[04/21 19:53:31    108s] (I)       METAL3  (3H)   109481um 
[04/21 19:53:31    108s] (I)       METAL4  (4V)    55415um 
[04/21 19:53:31    108s] (I)       METAL5  (5H)    23141um 
[04/21 19:53:31    108s] (I)       METAL6  (6V)        0um 
[04/21 19:53:31    108s] (I)       METAL7  (7H)        0um 
[04/21 19:53:31    108s] (I)      -------------------------
[04/21 19:53:31    108s] (I)               Total  316953um 
[04/21 19:53:31    108s] (I)      == Layer via count by net rule ==
[04/21 19:53:31    108s] (I)                      Default 
[04/21 19:53:31    108s] (I)      ------------------------
[04/21 19:53:31    108s] (I)       METAL1  (1H)     40118 
[04/21 19:53:31    108s] (I)       METAL2  (2V)     26900 
[04/21 19:53:31    108s] (I)       METAL3  (3H)      4975 
[04/21 19:53:31    108s] (I)       METAL4  (4V)      1538 
[04/21 19:53:31    108s] (I)       METAL5  (5H)         0 
[04/21 19:53:31    108s] (I)       METAL6  (6V)         0 
[04/21 19:53:31    108s] (I)       METAL7  (7H)         0 
[04/21 19:53:31    108s] (I)      ------------------------
[04/21 19:53:31    108s] (I)               Total    73531 
[04/21 19:53:31    108s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.21 MB )
[04/21 19:53:31    108s] eee: RC Grid memory freed = 16464 (14 X 14 X 7 X 12b)
[04/21 19:53:31    108s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 3.21 MB )
[04/21 19:53:31    108s] [NR-eGR] Finished Early Global Route ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 3.20 MB )
[04/21 19:53:31    108s] (I)      ======================================== Runtime Summary =========================================
[04/21 19:53:31    108s] (I)       Step                                                 %      Start     Finish      Real       CPU 
[04/21 19:53:31    108s] (I)      --------------------------------------------------------------------------------------------------
[04/21 19:53:31    108s] (I)       Early Global Route                             100.00%  95.86 sec  96.06 sec  0.20 sec  0.20 sec 
[04/21 19:53:31    108s] (I)       +-Early Global Route kernel                     98.60%  95.86 sec  96.06 sec  0.20 sec  0.20 sec 
[04/21 19:53:31    108s] (I)       | +-Import and model                            27.84%  95.86 sec  95.92 sec  0.06 sec  0.06 sec 
[04/21 19:53:31    108s] (I)       | | +-Create place DB                            9.11%  95.86 sec  95.88 sec  0.02 sec  0.02 sec 
[04/21 19:53:31    108s] (I)       | | | +-Import place data                        9.08%  95.86 sec  95.88 sec  0.02 sec  0.02 sec 
[04/21 19:53:31    108s] (I)       | | | | +-Read instances and placement           2.20%  95.86 sec  95.87 sec  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)       | | | | +-Read nets                              6.66%  95.87 sec  95.88 sec  0.01 sec  0.01 sec 
[04/21 19:53:31    108s] (I)       | | +-Create route DB                           16.96%  95.88 sec  95.91 sec  0.03 sec  0.03 sec 
[04/21 19:53:31    108s] (I)       | | | +-Import route data (1T)                  16.87%  95.88 sec  95.91 sec  0.03 sec  0.03 sec 
[04/21 19:53:31    108s] (I)       | | | | +-Read blockages ( Layer 1-5 )           8.61%  95.88 sec  95.90 sec  0.02 sec  0.02 sec 
[04/21 19:53:31    108s] (I)       | | | | | +-Read routing blockages               0.00%  95.88 sec  95.88 sec  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)       | | | | | +-Read instance blockages              8.07%  95.88 sec  95.90 sec  0.02 sec  0.02 sec 
[04/21 19:53:31    108s] (I)       | | | | | +-Read PG blockages                    0.09%  95.90 sec  95.90 sec  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)       | | | | | | +-Allocate memory for PG via list    0.01%  95.90 sec  95.90 sec  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)       | | | | | +-Read clock blockages                 0.00%  95.90 sec  95.90 sec  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)       | | | | | +-Read other blockages                 0.00%  95.90 sec  95.90 sec  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)       | | | | | +-Read halo blockages                  0.02%  95.90 sec  95.90 sec  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)       | | | | | +-Read boundary cut boxes              0.00%  95.90 sec  95.90 sec  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)       | | | | +-Read blackboxes                        0.00%  95.90 sec  95.90 sec  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)       | | | | +-Read prerouted                         1.05%  95.90 sec  95.90 sec  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)       | | | | +-Read nets                              0.84%  95.90 sec  95.90 sec  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)       | | | | +-Set up via pillars                     0.02%  95.91 sec  95.91 sec  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)       | | | | +-Initialize 3D grid graph               0.04%  95.91 sec  95.91 sec  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)       | | | | +-Model blockage capacity                4.62%  95.91 sec  95.91 sec  0.01 sec  0.01 sec 
[04/21 19:53:31    108s] (I)       | | | | | +-Initialize 3D capacity               4.40%  95.91 sec  95.91 sec  0.01 sec  0.01 sec 
[04/21 19:53:31    108s] (I)       | | +-Read aux data                              0.00%  95.91 sec  95.91 sec  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)       | | +-Others data preparation                    0.00%  95.92 sec  95.92 sec  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)       | | +-Create route kernel                        1.03%  95.92 sec  95.92 sec  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)       | +-Global Routing                              24.10%  95.92 sec  95.97 sec  0.05 sec  0.05 sec 
[04/21 19:53:31    108s] (I)       | | +-Initialization                             0.97%  95.92 sec  95.92 sec  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)       | | +-Net group 1                               22.27%  95.92 sec  95.97 sec  0.04 sec  0.04 sec 
[04/21 19:53:31    108s] (I)       | | | +-Generate topology                        2.62%  95.92 sec  95.93 sec  0.01 sec  0.01 sec 
[04/21 19:53:31    108s] (I)       | | | +-Phase 1a                                 5.18%  95.93 sec  95.94 sec  0.01 sec  0.01 sec 
[04/21 19:53:31    108s] (I)       | | | | +-Pattern routing (1T)                   4.47%  95.93 sec  95.94 sec  0.01 sec  0.01 sec 
[04/21 19:53:31    108s] (I)       | | | | +-Add via demand to 2D                   0.60%  95.94 sec  95.94 sec  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)       | | | +-Phase 1b                                 1.78%  95.94 sec  95.94 sec  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)       | | | +-Phase 1c                                 0.00%  95.94 sec  95.94 sec  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)       | | | +-Phase 1d                                 0.00%  95.94 sec  95.94 sec  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)       | | | +-Phase 1e                                 0.05%  95.94 sec  95.94 sec  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)       | | | | +-Route legalization                     0.00%  95.94 sec  95.94 sec  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)       | | | +-Phase 1l                                11.80%  95.94 sec  95.97 sec  0.02 sec  0.02 sec 
[04/21 19:53:31    108s] (I)       | | | | +-Layer assignment (1T)                 11.58%  95.94 sec  95.97 sec  0.02 sec  0.02 sec 
[04/21 19:53:31    108s] (I)       | +-Export cong map                              0.58%  95.97 sec  95.97 sec  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)       | | +-Export 2D cong map                         0.07%  95.97 sec  95.97 sec  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)       | +-Extract Global 3D Wires                      0.96%  95.97 sec  95.97 sec  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)       | +-Track Assignment (1T)                       26.71%  95.97 sec  96.02 sec  0.05 sec  0.05 sec 
[04/21 19:53:31    108s] (I)       | | +-Initialization                             0.19%  95.97 sec  95.97 sec  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)       | | +-Track Assignment Kernel                   26.00%  95.97 sec  96.02 sec  0.05 sec  0.05 sec 
[04/21 19:53:31    108s] (I)       | | +-Free Memory                                0.00%  96.02 sec  96.02 sec  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)       | +-Export                                      17.35%  96.02 sec  96.06 sec  0.03 sec  0.03 sec 
[04/21 19:53:31    108s] (I)       | | +-Export DB wires                           10.10%  96.02 sec  96.04 sec  0.02 sec  0.02 sec 
[04/21 19:53:31    108s] (I)       | | | +-Export all nets                          7.97%  96.02 sec  96.04 sec  0.02 sec  0.02 sec 
[04/21 19:53:31    108s] (I)       | | | +-Set wire vias                            1.72%  96.04 sec  96.04 sec  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)       | | +-Report wirelength                          3.56%  96.04 sec  96.05 sec  0.01 sec  0.01 sec 
[04/21 19:53:31    108s] (I)       | | +-Update net boxes                           3.58%  96.05 sec  96.06 sec  0.01 sec  0.01 sec 
[04/21 19:53:31    108s] (I)       | | +-Update timing                              0.00%  96.06 sec  96.06 sec  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)       | +-Postprocess design                           0.03%  96.06 sec  96.06 sec  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)      ====================== Summary by functions ======================
[04/21 19:53:31    108s] (I)       Lv  Step                                   %      Real       CPU 
[04/21 19:53:31    108s] (I)      ------------------------------------------------------------------
[04/21 19:53:31    108s] (I)        0  Early Global Route               100.00%  0.20 sec  0.20 sec 
[04/21 19:53:31    108s] (I)        1  Early Global Route kernel         98.60%  0.20 sec  0.20 sec 
[04/21 19:53:31    108s] (I)        2  Import and model                  27.84%  0.06 sec  0.06 sec 
[04/21 19:53:31    108s] (I)        2  Track Assignment (1T)             26.71%  0.05 sec  0.05 sec 
[04/21 19:53:31    108s] (I)        2  Global Routing                    24.10%  0.05 sec  0.05 sec 
[04/21 19:53:31    108s] (I)        2  Export                            17.35%  0.03 sec  0.03 sec 
[04/21 19:53:31    108s] (I)        2  Extract Global 3D Wires            0.96%  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)        2  Export cong map                    0.58%  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)        2  Postprocess design                 0.03%  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)        3  Track Assignment Kernel           26.00%  0.05 sec  0.05 sec 
[04/21 19:53:31    108s] (I)        3  Net group 1                       22.27%  0.04 sec  0.04 sec 
[04/21 19:53:31    108s] (I)        3  Create route DB                   16.96%  0.03 sec  0.03 sec 
[04/21 19:53:31    108s] (I)        3  Export DB wires                   10.10%  0.02 sec  0.02 sec 
[04/21 19:53:31    108s] (I)        3  Create place DB                    9.11%  0.02 sec  0.02 sec 
[04/21 19:53:31    108s] (I)        3  Update net boxes                   3.58%  0.01 sec  0.01 sec 
[04/21 19:53:31    108s] (I)        3  Report wirelength                  3.56%  0.01 sec  0.01 sec 
[04/21 19:53:31    108s] (I)        3  Initialization                     1.16%  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)        3  Create route kernel                1.03%  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)        3  Export 2D cong map                 0.07%  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)        3  Free Memory                        0.00%  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)        3  Update timing                      0.00%  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)        3  Others data preparation            0.00%  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)        4  Import route data (1T)            16.87%  0.03 sec  0.03 sec 
[04/21 19:53:31    108s] (I)        4  Phase 1l                          11.80%  0.02 sec  0.02 sec 
[04/21 19:53:31    108s] (I)        4  Import place data                  9.08%  0.02 sec  0.02 sec 
[04/21 19:53:31    108s] (I)        4  Export all nets                    7.97%  0.02 sec  0.02 sec 
[04/21 19:53:31    108s] (I)        4  Phase 1a                           5.18%  0.01 sec  0.01 sec 
[04/21 19:53:31    108s] (I)        4  Generate topology                  2.62%  0.01 sec  0.01 sec 
[04/21 19:53:31    108s] (I)        4  Phase 1b                           1.78%  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)        4  Set wire vias                      1.72%  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)        4  Phase 1e                           0.05%  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)        4  Phase 1d                           0.00%  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)        4  Phase 1c                           0.00%  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)        5  Layer assignment (1T)             11.58%  0.02 sec  0.02 sec 
[04/21 19:53:31    108s] (I)        5  Read blockages ( Layer 1-5 )       8.61%  0.02 sec  0.02 sec 
[04/21 19:53:31    108s] (I)        5  Read nets                          7.50%  0.01 sec  0.01 sec 
[04/21 19:53:31    108s] (I)        5  Model blockage capacity            4.62%  0.01 sec  0.01 sec 
[04/21 19:53:31    108s] (I)        5  Pattern routing (1T)               4.47%  0.01 sec  0.01 sec 
[04/21 19:53:31    108s] (I)        5  Read instances and placement       2.20%  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)        5  Read prerouted                     1.05%  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)        5  Add via demand to 2D               0.60%  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)        5  Initialize 3D grid graph           0.04%  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)        5  Set up via pillars                 0.02%  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)        5  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)        5  Route legalization                 0.00%  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)        6  Read instance blockages            8.07%  0.02 sec  0.02 sec 
[04/21 19:53:31    108s] (I)        6  Initialize 3D capacity             4.40%  0.01 sec  0.01 sec 
[04/21 19:53:31    108s] (I)        6  Read PG blockages                  0.09%  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)        6  Read halo blockages                0.02%  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)        6  Read clock blockages               0.00%  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)        6  Read other blockages               0.00%  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] (I)        7  Allocate memory for PG via list    0.01%  0.00 sec  0.00 sec 
[04/21 19:53:31    108s] Running post-eGR process
[04/21 19:53:31    108s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/21 19:53:31    108s]     Routing using NR in eGR->NR Step done.
[04/21 19:53:31    108s] Net route status summary:
[04/21 19:53:31    108s]   Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/21 19:53:31    108s]   Non-clock: 10298 (unrouted=550, trialRouted=9748, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=536, (crossesIlmBoundary AND tooFewTerms=0)])
[04/21 19:53:31    108s] 
[04/21 19:53:31    108s] CCOPT: Done with clock implementation routing.
[04/21 19:53:31    108s] 
[04/21 19:53:31    108s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.9 real=0:00:02.9)
[04/21 19:53:31    108s]   Clock implementation routing done.
[04/21 19:53:31    108s]   Leaving CCOpt scope - extractRC...
[04/21 19:53:31    108s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[04/21 19:53:31    108s] Extraction called for design 'ATmega328pb' of instances=9651 and nets=10303 using extraction engine 'preRoute' .
[04/21 19:53:31    108s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/21 19:53:31    108s] Type 'man IMPEXT-3530' for more detail.
[04/21 19:53:31    108s] PreRoute RC Extraction called for design ATmega328pb.
[04/21 19:53:31    108s] RC Extraction called in multi-corner(2) mode.
[04/21 19:53:31    108s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/21 19:53:31    108s] Type 'man IMPEXT-6197' for more detail.
[04/21 19:53:31    108s] RCMode: PreRoute
[04/21 19:53:31    108s]       RC Corner Indexes            0       1   
[04/21 19:53:31    108s] Capacitance Scaling Factor   : 1.10066 1.10066 
[04/21 19:53:31    108s] Resistance Scaling Factor    : 1.34236 1.34236 
[04/21 19:53:31    108s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[04/21 19:53:31    108s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[04/21 19:53:31    108s] Shrink Factor                : 1.00000
[04/21 19:53:31    108s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/21 19:53:31    108s] eee: RC Grid memory allocated = 16464 (14 X 14 X 7 X 12b)
[04/21 19:53:31    108s] Updating RC Grid density data for preRoute extraction ...
[04/21 19:53:31    108s] eee: pegSigSF=1.070000
[04/21 19:53:31    108s] Initializing multi-corner resistance tables ...
[04/21 19:53:31    108s] eee: Grid unit RC data computation started
[04/21 19:53:31    108s] eee: Grid unit RC data computation completed
[04/21 19:53:31    108s] eee: l=1 avDens=0.166460 usedTrk=2250.536891 availTrk=13520.000000 sigTrk=2250.536891
[04/21 19:53:31    108s] eee: l=2 avDens=0.244073 usedTrk=3280.347372 availTrk=13440.000000 sigTrk=3280.347372
[04/21 19:53:31    108s] eee: l=3 avDens=0.251351 usedTrk=3378.160638 availTrk=13440.000000 sigTrk=3378.160638
[04/21 19:53:31    108s] eee: l=4 avDens=0.140105 usedTrk=1703.672222 availTrk=12160.000000 sigTrk=1703.672222
[04/21 19:53:31    108s] eee: l=5 avDens=0.068183 usedTrk=709.100574 availTrk=10400.000000 sigTrk=709.100574
[04/21 19:53:31    108s] eee: l=6 avDens=0.023966 usedTrk=124.623659 availTrk=5200.000000 sigTrk=124.623659
[04/21 19:53:31    108s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/21 19:53:31    108s] {RT rc_worst 0 2 5  0}
[04/21 19:53:31    108s] eee: LAM-FP: thresh=1 ; dimX=1035.000000 ; dimY=1016.000000 ; multX=1.000000 ; multY=1.000000 ; minP=410 ; fpMult=1.000000 ;
[04/21 19:53:31    108s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.340450 uaWl=1.000000 uaWlH=0.254100 aWlH=0.000000 lMod=0 pMax=0.846900 pMod=81 pModAss=50 wcR=0.500000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.250000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[04/21 19:53:31    108s] eee: NetCapCache creation started. (Current Mem: 3321.133M) 
[04/21 19:53:31    108s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3321.133M) 
[04/21 19:53:31    108s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(424.350000, 416.560000)], Layers = [f(7) b(0)], Grid size = 32.800000 um, Grid Dim = (13 X 13)
[04/21 19:53:31    108s] eee: Metal Layers Info:
[04/21 19:53:31    108s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:53:31    108s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[04/21 19:53:31    108s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:53:31    108s] eee: |   METAL1 |   1 |   0.160 |   0.170 |   0.410 |  0.000 |   0.83 | H | 0 |  1 |
[04/21 19:53:31    108s] eee: |   METAL2 |   2 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:53:31    108s] eee: |   METAL3 |   3 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:53:31    108s] eee: |   METAL4 |   4 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:53:31    108s] eee: |   METAL5 |   5 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:53:31    108s] eee: |   METAL6 |   6 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:53:31    108s] eee: |   METAL7 |   7 |   0.420 |   0.420 |   1.025 |  0.000 |   0.06 | H | 0 |  1 |
[04/21 19:53:31    108s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:53:31    108s] eee: uC/uR for corner rc_worst, min-width/min-spacing, 30 perc over/under densities.
[04/21 19:53:31    108s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3321.133M)
[04/21 19:53:31    108s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[04/21 19:53:31    108s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:31    108s]   Clock tree timing engine global stage delay update for delay_corner_ss_v1p08_125c:both.late...
[04/21 19:53:31    108s] End AAE Lib Interpolated Model. (MEM=3325.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:53:31    108s]   Clock tree timing engine global stage delay update for delay_corner_ss_v1p08_125c:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:31    108s]   Clock DAG hash after routing clock trees: 3807855275791246138 2641334608399224486
[04/21 19:53:31    108s]   CTS services accumulated run-time stats after routing clock trees:
[04/21 19:53:31    108s]     delay calculator: calls=5864, total_wall_time=0.101s, mean_wall_time=0.017ms
[04/21 19:53:31    108s]     legalizer: calls=317, total_wall_time=0.003s, mean_wall_time=0.010ms
[04/21 19:53:31    108s]     steiner router: calls=5692, total_wall_time=0.046s, mean_wall_time=0.008ms
[04/21 19:53:31    108s]   Clock DAG stats after routing clock trees:
[04/21 19:53:31    108s]     cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:53:31    108s]     sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:31    108s]     misc counts      : r=1, pp=0, mci=0
[04/21 19:53:31    108s]     cell areas       : b=47.068um^2, i=14.793um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=91.446um^2
[04/21 19:53:31    108s]     cell capacitance : b=0.013pF, i=0.019pF, icg=0.000pF, dcg=0.000pF, l=0.023pF, total=0.055pF
[04/21 19:53:31    108s]     sink capacitance : total=0.091pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.002pF
[04/21 19:53:31    108s]     wire capacitance : top=0.000pF, trunk=0.023pF, leaf=0.059pF, total=0.082pF
[04/21 19:53:31    108s]     wire lengths     : top=0.000um, trunk=148.830um, leaf=413.690um, total=562.520um
[04/21 19:53:31    108s]     hp wire lengths  : top=0.000um, trunk=160.720um, leaf=153.135um, total=313.855um
[04/21 19:53:31    108s]   Clock DAG net violations after routing clock trees:
[04/21 19:53:31    108s]     Fanout : {count=1, worst=[1652]} avg=1652 sd=0 sum=1652
[04/21 19:53:31    108s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[04/21 19:53:31    108s]     Trunk : target=0.500ns count=3 avg=0.120ns sd=0.041ns min=0.091ns max=0.166ns {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:31    108s]     Leaf  : target=0.500ns count=2 avg=0.115ns sd=0.162ns min=0.000ns max=0.229ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:31    108s]   Clock DAG library cell distribution after routing clock trees {count}:
[04/21 19:53:31    108s]      Bufs: CLKBUFHDV24: 1 CLKBUFHDV16: 1 
[04/21 19:53:31    108s]      Invs: CLKINHDV16: 1 
[04/21 19:53:31    108s]    Logics: NOR2HDV16: 1 
[04/21 19:53:31    108s]   Primary reporting skew groups after routing clock trees:
[04/21 19:53:31    108s]     skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.046, avg=1.274, sd=0.137, skn=5.470, kur=27.949], skew [0.796 vs 0.832], 100% {1.250, 2.046} (wid=1.257 ws=0.007) (gid=0.790 gs=0.790)
[04/21 19:53:31    108s]         min path sink: Timer_Counter_16_bit_1_inst_TCNTn_reg[15]/CK
[04/21 19:53:31    108s]         max path sink: Timer_Counter2_8_bit_inst_OCRnB_reg[6]/CK
[04/21 19:53:31    108s]   Skew group summary after routing clock trees:
[04/21 19:53:31    108s]     skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.046, avg=1.274, sd=0.137, skn=5.470, kur=27.949], skew [0.796 vs 0.832], 100% {1.250, 2.046} (wid=1.257 ws=0.007) (gid=0.790 gs=0.790)
[04/21 19:53:31    108s]     skew_group CLK/functional_ss_v1p08_125c: insertion delay [min=1.250, max=2.046, avg=1.274, sd=0.137, skn=5.470, kur=27.949], skew [0.796 vs 0.832], 100% {1.250, 2.046} (wid=1.257 ws=0.007) (gid=0.790 gs=0.790)
[04/21 19:53:31    108s]   CCOpt::Phase::Routing done. (took cpu=0:00:03.0 real=0:00:03.0)
[04/21 19:53:31    108s]   CCOpt::Phase::PostConditioning...
[04/21 19:53:31    108s]   Leaving CCOpt scope - Initializing placement interface...
[04/21 19:53:31    108s] OPERPROF: Starting DPlace-Init at level 1, MEM:3374.1M, EPOCH TIME: 1745240011.350766
[04/21 19:53:31    108s] Processing tracks to init pin-track alignment.
[04/21 19:53:31    108s] z: 2, totalTracks: 1
[04/21 19:53:31    108s] z: 4, totalTracks: 1
[04/21 19:53:31    108s] z: 6, totalTracks: 1
[04/21 19:53:31    108s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:53:31    108s] Cell ATmega328pb LLGs are deleted
[04/21 19:53:31    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:31    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:31    108s] # Building ATmega328pb llgBox search-tree.
[04/21 19:53:31    108s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3374.1M, EPOCH TIME: 1745240011.354158
[04/21 19:53:31    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:31    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:31    108s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3374.1M, EPOCH TIME: 1745240011.354374
[04/21 19:53:31    108s] Max number of tech site patterns supported in site array is 256.
[04/21 19:53:31    108s] Core basic site is HD_CoreSite
[04/21 19:53:31    108s] After signature check, allow fast init is true, keep pre-filter is true.
[04/21 19:53:31    108s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/21 19:53:31    108s] Fast DP-INIT is on for default
[04/21 19:53:31    108s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/21 19:53:31    108s] Atter site array init, number of instance map data is 0.
[04/21 19:53:31    108s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.007, REAL:0.007, MEM:3374.1M, EPOCH TIME: 1745240011.361783
[04/21 19:53:31    108s] 
[04/21 19:53:31    108s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:53:31    108s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:53:31    108s] OPERPROF:     Starting CMU at level 3, MEM:3374.1M, EPOCH TIME: 1745240011.363830
[04/21 19:53:31    108s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3374.1M, EPOCH TIME: 1745240011.364244
[04/21 19:53:31    108s] 
[04/21 19:53:31    108s] Bad Lib Cell Checking (CMU) is done! (0)
[04/21 19:53:31    108s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.011, MEM:3374.1M, EPOCH TIME: 1745240011.364673
[04/21 19:53:31    108s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3374.1M, EPOCH TIME: 1745240011.364692
[04/21 19:53:31    108s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3374.1M, EPOCH TIME: 1745240011.364752
[04/21 19:53:31    108s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3374.1MB).
[04/21 19:53:31    108s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.015, MEM:3374.1M, EPOCH TIME: 1745240011.365284
[04/21 19:53:31    108s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:31    108s]   Removing CTS place status from clock tree and sinks.
[04/21 19:53:31    108s]   Removed CTS place status from 4 clock cells (out of 6 ) and 0 clock sinks (out of 0 ).
[04/21 19:53:31    108s]   Legalizer reserving space for clock trees
[04/21 19:53:31    108s]   PostConditioning...
[04/21 19:53:31    108s]     PostConditioning active optimizations:
[04/21 19:53:31    108s]      - DRV fixing with initial upsizing, sizing and buffering
[04/21 19:53:31    108s]      - Skew fixing with sizing
[04/21 19:53:31    108s]     
[04/21 19:53:31    108s]     Currently running CTS, using active skew data
[04/21 19:53:31    108s]     ProEngine running partially connected to DB
[04/21 19:53:31    108s]     Reset bufferability constraints...
[04/21 19:53:31    108s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[04/21 19:53:31    108s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:31    108s]     PostConditioning Upsizing To Fix DRVs...
[04/21 19:53:31    108s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 3807855275791246138 2641334608399224486
[04/21 19:53:31    108s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[04/21 19:53:31    108s]         delay calculator: calls=5864, total_wall_time=0.101s, mean_wall_time=0.017ms
[04/21 19:53:31    108s]         legalizer: calls=321, total_wall_time=0.003s, mean_wall_time=0.010ms
[04/21 19:53:31    108s]         steiner router: calls=5692, total_wall_time=0.046s, mean_wall_time=0.008ms
[04/21 19:53:31    108s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[04/21 19:53:31    108s]       CCOpt-PostConditioning: considered: 5, tested: 5, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[04/21 19:53:31    108s]       
[04/21 19:53:31    108s]       Statistics: Fix DRVs (initial upsizing):
[04/21 19:53:31    108s]       ========================================
[04/21 19:53:31    108s]       
[04/21 19:53:31    108s]       Cell changes by Net Type:
[04/21 19:53:31    108s]       
[04/21 19:53:31    108s]       -------------------------------------------------------------------------------------------------
[04/21 19:53:31    108s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[04/21 19:53:31    108s]       -------------------------------------------------------------------------------------------------
[04/21 19:53:31    108s]       top                0            0           0            0                    0                0
[04/21 19:53:31    108s]       trunk              0            0           0            0                    0                0
[04/21 19:53:31    108s]       leaf               0            0           0            0                    0                0
[04/21 19:53:31    108s]       -------------------------------------------------------------------------------------------------
[04/21 19:53:31    108s]       Total              0            0           0            0                    0                0
[04/21 19:53:31    108s]       -------------------------------------------------------------------------------------------------
[04/21 19:53:31    108s]       
[04/21 19:53:31    108s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[04/21 19:53:31    108s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[04/21 19:53:31    108s]       
[04/21 19:53:31    108s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 3807855275791246138 2641334608399224486
[04/21 19:53:31    108s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[04/21 19:53:31    108s]         delay calculator: calls=5864, total_wall_time=0.101s, mean_wall_time=0.017ms
[04/21 19:53:31    108s]         legalizer: calls=321, total_wall_time=0.003s, mean_wall_time=0.010ms
[04/21 19:53:31    108s]         steiner router: calls=5692, total_wall_time=0.046s, mean_wall_time=0.008ms
[04/21 19:53:31    108s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[04/21 19:53:31    108s]         cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:53:31    108s]         sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:31    108s]         misc counts      : r=1, pp=0, mci=0
[04/21 19:53:31    108s]         cell areas       : b=47.068um^2, i=14.793um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=91.446um^2
[04/21 19:53:31    108s]         cell capacitance : b=0.013pF, i=0.019pF, icg=0.000pF, dcg=0.000pF, l=0.023pF, total=0.055pF
[04/21 19:53:31    108s]         sink capacitance : total=0.091pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.002pF
[04/21 19:53:31    108s]         wire capacitance : top=0.000pF, trunk=0.023pF, leaf=0.059pF, total=0.082pF
[04/21 19:53:31    108s]         wire lengths     : top=0.000um, trunk=148.830um, leaf=413.690um, total=562.520um
[04/21 19:53:31    108s]         hp wire lengths  : top=0.000um, trunk=160.720um, leaf=153.135um, total=313.855um
[04/21 19:53:31    108s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[04/21 19:53:31    108s]         Fanout : {count=1, worst=[1652]} avg=1652 sd=0 sum=1652
[04/21 19:53:31    108s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[04/21 19:53:31    108s]         Trunk : target=0.500ns count=3 avg=0.120ns sd=0.041ns min=0.091ns max=0.166ns {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:31    108s]         Leaf  : target=0.500ns count=2 avg=0.115ns sd=0.162ns min=0.000ns max=0.229ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:31    108s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[04/21 19:53:31    108s]          Bufs: CLKBUFHDV24: 1 CLKBUFHDV16: 1 
[04/21 19:53:31    108s]          Invs: CLKINHDV16: 1 
[04/21 19:53:31    108s]        Logics: NOR2HDV16: 1 
[04/21 19:53:31    108s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[04/21 19:53:31    108s]         skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.046], skew [0.796 vs 0.832]
[04/21 19:53:31    108s]             min path sink: Timer_Counter_16_bit_1_inst_TCNTn_reg[15]/CK
[04/21 19:53:31    108s]             max path sink: Timer_Counter2_8_bit_inst_OCRnB_reg[6]/CK
[04/21 19:53:31    108s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[04/21 19:53:31    108s]         skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.046], skew [0.796 vs 0.832]
[04/21 19:53:31    108s]         skew_group CLK/functional_ss_v1p08_125c: insertion delay [min=1.250, max=2.046], skew [0.796 vs 0.832]
[04/21 19:53:31    108s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:31    108s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:31    108s]     Recomputing CTS skew targets...
[04/21 19:53:31    108s]     Resolving skew group constraints...
[04/21 19:53:31    108s]       Solving LP: 2 skew groups; 3 fragments, 3 fraglets and 4 vertices; 25 variables and 55 constraints; tolerance 1
[04/21 19:53:31    108s] **WARN: (IMPCCOPT-1058):	Slackened off skew target for skew_group CLK/functional_ff_v1p32 from 0.358ns to 0.796ns.
[04/21 19:53:31    108s] Type 'man IMPCCOPT-1058' for more detail.
[04/21 19:53:31    108s] **WARN: (IMPCCOPT-1059):	Slackened off min insertion delay target for skew_group CLK/functional_ss_v1p08_125c from 2.069ns to 1.250ns.
[04/21 19:53:31    108s] Type 'man IMPCCOPT-1059' for more detail.
[04/21 19:53:31    108s] **WARN: (IMPCCOPT-1058):	Slackened off skew target for skew_group CLK/functional_ss_v1p08_125c from 0.358ns to 0.796ns.
[04/21 19:53:31    108s] Type 'man IMPCCOPT-1058' for more detail.
[04/21 19:53:31    108s]       
[04/21 19:53:31    108s]       Slackened skew group targets:
[04/21 19:53:31    108s]       
[04/21 19:53:31    108s]       ----------------------------------------------------------------------------
[04/21 19:53:31    108s]       Skew group                      Desired    Slackened    Desired    Slackened
[04/21 19:53:31    108s]                                       Target     Target       Target     Target
[04/21 19:53:31    108s]                                       Max ID     Max ID       Skew       Skew
[04/21 19:53:31    108s]       ----------------------------------------------------------------------------
[04/21 19:53:31    108s]       CLK/functional_ff_v1p32            -           -         0.358       0.796
[04/21 19:53:31    108s]       CLK/functional_ss_v1p08_125c       -           -         0.358       0.796
[04/21 19:53:31    108s]       ----------------------------------------------------------------------------
[04/21 19:53:31    108s]       
[04/21 19:53:31    108s]       
[04/21 19:53:31    108s]     Resolving skew group constraints done.
[04/21 19:53:31    108s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:31    108s]     PostConditioning Fixing DRVs...
[04/21 19:53:31    108s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 3807855275791246138 2641334608399224486
[04/21 19:53:31    108s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[04/21 19:53:31    108s]         delay calculator: calls=5864, total_wall_time=0.101s, mean_wall_time=0.017ms
[04/21 19:53:31    108s]         legalizer: calls=321, total_wall_time=0.003s, mean_wall_time=0.010ms
[04/21 19:53:31    108s]         steiner router: calls=5692, total_wall_time=0.046s, mean_wall_time=0.008ms
[04/21 19:53:31    108s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[04/21 19:53:31    108s]       CCOpt-PostConditioning: considered: 5, tested: 5, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[04/21 19:53:31    108s]       
[04/21 19:53:31    108s]       Statistics: Fix DRVs (cell sizing):
[04/21 19:53:31    108s]       ===================================
[04/21 19:53:31    108s]       
[04/21 19:53:31    108s]       Cell changes by Net Type:
[04/21 19:53:31    108s]       
[04/21 19:53:31    108s]       -------------------------------------------------------------------------------------------------
[04/21 19:53:31    108s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[04/21 19:53:31    108s]       -------------------------------------------------------------------------------------------------
[04/21 19:53:31    108s]       top                0            0           0            0                    0                0
[04/21 19:53:31    108s]       trunk              0            0           0            0                    0                0
[04/21 19:53:31    108s]       leaf               0            0           0            0                    0                0
[04/21 19:53:31    108s]       -------------------------------------------------------------------------------------------------
[04/21 19:53:31    108s]       Total              0            0           0            0                    0                0
[04/21 19:53:31    108s]       -------------------------------------------------------------------------------------------------
[04/21 19:53:31    108s]       
[04/21 19:53:31    108s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[04/21 19:53:31    108s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[04/21 19:53:31    108s]       
[04/21 19:53:31    108s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 3807855275791246138 2641334608399224486
[04/21 19:53:31    108s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[04/21 19:53:31    108s]         delay calculator: calls=5864, total_wall_time=0.101s, mean_wall_time=0.017ms
[04/21 19:53:31    108s]         legalizer: calls=321, total_wall_time=0.003s, mean_wall_time=0.010ms
[04/21 19:53:31    108s]         steiner router: calls=5692, total_wall_time=0.046s, mean_wall_time=0.008ms
[04/21 19:53:31    108s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[04/21 19:53:31    108s]         cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:53:31    108s]         sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:31    108s]         misc counts      : r=1, pp=0, mci=0
[04/21 19:53:31    108s]         cell areas       : b=47.068um^2, i=14.793um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=91.446um^2
[04/21 19:53:31    108s]         cell capacitance : b=0.013pF, i=0.019pF, icg=0.000pF, dcg=0.000pF, l=0.023pF, total=0.055pF
[04/21 19:53:31    108s]         sink capacitance : total=0.091pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.002pF
[04/21 19:53:31    108s]         wire capacitance : top=0.000pF, trunk=0.023pF, leaf=0.059pF, total=0.082pF
[04/21 19:53:31    108s]         wire lengths     : top=0.000um, trunk=148.830um, leaf=413.690um, total=562.520um
[04/21 19:53:31    108s]         hp wire lengths  : top=0.000um, trunk=160.720um, leaf=153.135um, total=313.855um
[04/21 19:53:31    108s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[04/21 19:53:31    108s]         Fanout : {count=1, worst=[1652]} avg=1652 sd=0 sum=1652
[04/21 19:53:31    108s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[04/21 19:53:31    108s]         Trunk : target=0.500ns count=3 avg=0.120ns sd=0.041ns min=0.091ns max=0.166ns {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:31    108s]         Leaf  : target=0.500ns count=2 avg=0.115ns sd=0.162ns min=0.000ns max=0.229ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:31    108s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[04/21 19:53:31    108s]          Bufs: CLKBUFHDV24: 1 CLKBUFHDV16: 1 
[04/21 19:53:31    108s]          Invs: CLKINHDV16: 1 
[04/21 19:53:31    108s]        Logics: NOR2HDV16: 1 
[04/21 19:53:31    108s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[04/21 19:53:31    108s]         skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.046], skew [0.796 vs 0.796*]
[04/21 19:53:31    108s]             min path sink: Timer_Counter_16_bit_1_inst_TCNTn_reg[15]/CK
[04/21 19:53:31    108s]             max path sink: Timer_Counter2_8_bit_inst_OCRnB_reg[6]/CK
[04/21 19:53:31    108s]       Skew group summary after 'PostConditioning Fixing DRVs':
[04/21 19:53:31    108s]         skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.046], skew [0.796 vs 0.796*]
[04/21 19:53:31    108s]         skew_group CLK/functional_ss_v1p08_125c: insertion delay [min=1.250, max=2.046], skew [0.796 vs 0.796*]
[04/21 19:53:31    108s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:31    108s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:31    108s]     Buffering to fix DRVs...
[04/21 19:53:31    108s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[04/21 19:53:31    108s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[04/21 19:53:31    108s]     Inserted 0 buffers and inverters.
[04/21 19:53:31    108s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[04/21 19:53:31    108s]     CCOpt-PostConditioning: nets considered: 5, nets tested: 5, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[04/21 19:53:31    108s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 3807855275791246138 2641334608399224486
[04/21 19:53:31    108s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[04/21 19:53:31    108s]       delay calculator: calls=5864, total_wall_time=0.101s, mean_wall_time=0.017ms
[04/21 19:53:31    108s]       legalizer: calls=321, total_wall_time=0.003s, mean_wall_time=0.010ms
[04/21 19:53:31    108s]       steiner router: calls=5692, total_wall_time=0.046s, mean_wall_time=0.008ms
[04/21 19:53:31    108s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[04/21 19:53:31    108s]       cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:53:31    108s]       sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:31    108s]       misc counts      : r=1, pp=0, mci=0
[04/21 19:53:31    108s]       cell areas       : b=47.068um^2, i=14.793um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=91.446um^2
[04/21 19:53:31    108s]       cell capacitance : b=0.013pF, i=0.019pF, icg=0.000pF, dcg=0.000pF, l=0.023pF, total=0.055pF
[04/21 19:53:31    108s]       sink capacitance : total=0.091pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.002pF
[04/21 19:53:31    108s]       wire capacitance : top=0.000pF, trunk=0.023pF, leaf=0.059pF, total=0.082pF
[04/21 19:53:31    108s]       wire lengths     : top=0.000um, trunk=148.830um, leaf=413.690um, total=562.520um
[04/21 19:53:31    108s]       hp wire lengths  : top=0.000um, trunk=160.720um, leaf=153.135um, total=313.855um
[04/21 19:53:31    108s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[04/21 19:53:31    108s]       Fanout : {count=1, worst=[1652]} avg=1652 sd=0 sum=1652
[04/21 19:53:31    108s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[04/21 19:53:31    108s]       Trunk : target=0.500ns count=3 avg=0.120ns sd=0.041ns min=0.091ns max=0.166ns {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:31    108s]       Leaf  : target=0.500ns count=2 avg=0.115ns sd=0.162ns min=0.000ns max=0.229ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:31    108s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[04/21 19:53:31    108s]        Bufs: CLKBUFHDV24: 1 CLKBUFHDV16: 1 
[04/21 19:53:31    108s]        Invs: CLKINHDV16: 1 
[04/21 19:53:31    108s]      Logics: NOR2HDV16: 1 
[04/21 19:53:31    108s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[04/21 19:53:31    108s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.046, avg=1.274, sd=0.137, skn=5.470, kur=27.949], skew [0.796 vs 0.796*], 98.6% {1.250, 2.046} (wid=1.257 ws=0.007) (gid=0.790 gs=0.790)
[04/21 19:53:31    108s]           min path sink: Timer_Counter_16_bit_1_inst_TCNTn_reg[15]/CK
[04/21 19:53:31    108s]           max path sink: Timer_Counter2_8_bit_inst_OCRnB_reg[6]/CK
[04/21 19:53:31    108s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[04/21 19:53:31    108s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.046, avg=1.274, sd=0.137, skn=5.470, kur=27.949], skew [0.796 vs 0.796*], 98.6% {1.250, 2.046} (wid=1.257 ws=0.007) (gid=0.790 gs=0.790)
[04/21 19:53:31    108s]       skew_group CLK/functional_ss_v1p08_125c: insertion delay [min=1.250, max=2.046, avg=1.274, sd=0.137, skn=5.470, kur=27.949], skew [0.796 vs 0.796*], 98.6% {1.250, 2.046} (wid=1.257 ws=0.007) (gid=0.790 gs=0.790)
[04/21 19:53:31    108s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:31    108s]     
[04/21 19:53:31    108s]     Slew Diagnostics: After DRV fixing
[04/21 19:53:31    108s]     ==================================
[04/21 19:53:31    108s]     
[04/21 19:53:31    108s]     Global Causes:
[04/21 19:53:31    108s]     
[04/21 19:53:31    108s]     -----
[04/21 19:53:31    108s]     Cause
[04/21 19:53:31    108s]     -----
[04/21 19:53:31    108s]       (empty table)
[04/21 19:53:31    108s]     -----
[04/21 19:53:31    108s]     
[04/21 19:53:31    108s]     Top 5 overslews:
[04/21 19:53:31    108s]     
[04/21 19:53:31    108s]     ---------------------------------
[04/21 19:53:31    108s]     Overslew    Causes    Driving Pin
[04/21 19:53:31    108s]     ---------------------------------
[04/21 19:53:31    108s]       (empty table)
[04/21 19:53:31    108s]     ---------------------------------
[04/21 19:53:31    108s]     
[04/21 19:53:31    108s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[04/21 19:53:31    108s]     
[04/21 19:53:31    108s]     -------------------
[04/21 19:53:31    108s]     Cause    Occurences
[04/21 19:53:31    108s]     -------------------
[04/21 19:53:31    108s]       (empty table)
[04/21 19:53:31    108s]     -------------------
[04/21 19:53:31    108s]     
[04/21 19:53:31    108s]     Violation diagnostics counts from the 0 nodes that have violations:
[04/21 19:53:31    108s]     
[04/21 19:53:31    108s]     -------------------
[04/21 19:53:31    108s]     Cause    Occurences
[04/21 19:53:31    108s]     -------------------
[04/21 19:53:31    108s]       (empty table)
[04/21 19:53:31    108s]     -------------------
[04/21 19:53:31    108s]     
[04/21 19:53:31    108s]     PostConditioning Fixing Skew by cell sizing...
[04/21 19:53:31    108s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 3807855275791246138 2641334608399224486
[04/21 19:53:31    108s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[04/21 19:53:31    108s]         delay calculator: calls=5864, total_wall_time=0.101s, mean_wall_time=0.017ms
[04/21 19:53:31    108s]         legalizer: calls=321, total_wall_time=0.003s, mean_wall_time=0.010ms
[04/21 19:53:31    108s]         steiner router: calls=5692, total_wall_time=0.046s, mean_wall_time=0.008ms
[04/21 19:53:31    108s] End AAE Lib Interpolated Model. (MEM=3374.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:53:31    108s]       Path optimization required 17 stage delay updates 
[04/21 19:53:31    108s]       Resized 1 clock insts to decrease delay.
[04/21 19:53:31    108s]       Fixing short paths with downsize only
[04/21 19:53:31    108s]       Path optimization required 0 stage delay updates 
[04/21 19:53:31    108s]       Resized 0 clock insts to increase delay.
[04/21 19:53:31    108s]       
[04/21 19:53:31    108s]       Statistics: Fix Skew (cell sizing):
[04/21 19:53:31    108s]       ===================================
[04/21 19:53:31    108s]       
[04/21 19:53:31    108s]       Cell changes by Net Type:
[04/21 19:53:31    108s]       
[04/21 19:53:31    108s]       ----------------------------------------------------------------------------------------------------------------------------
[04/21 19:53:31    108s]       Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
[04/21 19:53:31    108s]       ----------------------------------------------------------------------------------------------------------------------------
[04/21 19:53:31    108s]       top                0                    0                   0            0                    0                   0
[04/21 19:53:31    108s]       trunk              2 [66.7%]            1 (50.0%)           0            0                    1 (50.0%)           1 (50.0%)
[04/21 19:53:31    108s]       leaf               1 [33.3%]            0                   0            0                    0 (0.0%)            1 (100.0%)
[04/21 19:53:31    108s]       ----------------------------------------------------------------------------------------------------------------------------
[04/21 19:53:31    108s]       Total              3 [100.0%]           1 (33.3%)           0            0                    1 (33.3%)           2 (66.7%)
[04/21 19:53:31    108s]       ----------------------------------------------------------------------------------------------------------------------------
[04/21 19:53:31    108s]       
[04/21 19:53:31    108s]       Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 2, Area change: 2.690um^2 (2.941%)
[04/21 19:53:31    108s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[04/21 19:53:31    108s]       
[04/21 19:53:31    108s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 6316338220786857835 14215136664691710719
[04/21 19:53:31    108s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[04/21 19:53:31    108s]         delay calculator: calls=5932, total_wall_time=0.103s, mean_wall_time=0.017ms
[04/21 19:53:31    108s]         legalizer: calls=325, total_wall_time=0.003s, mean_wall_time=0.010ms
[04/21 19:53:31    108s]         steiner router: calls=5724, total_wall_time=0.046s, mean_wall_time=0.008ms
[04/21 19:53:31    108s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[04/21 19:53:31    108s]         cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:53:31    108s]         sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:31    108s]         misc counts      : r=1, pp=0, mci=0
[04/21 19:53:31    108s]         cell areas       : b=47.068um^2, i=17.482um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=94.136um^2
[04/21 19:53:31    108s]         cell capacitance : b=0.013pF, i=0.024pF, icg=0.000pF, dcg=0.000pF, l=0.023pF, total=0.060pF
[04/21 19:53:31    108s]         sink capacitance : total=0.091pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.002pF
[04/21 19:53:31    108s]         wire capacitance : top=0.000pF, trunk=0.023pF, leaf=0.059pF, total=0.082pF
[04/21 19:53:31    108s]         wire lengths     : top=0.000um, trunk=148.830um, leaf=413.690um, total=562.520um
[04/21 19:53:31    108s]         hp wire lengths  : top=0.000um, trunk=160.720um, leaf=153.135um, total=313.855um
[04/21 19:53:31    108s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[04/21 19:53:31    108s]         Fanout : {count=1, worst=[1652]} avg=1652 sd=0 sum=1652
[04/21 19:53:31    108s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[04/21 19:53:31    108s]         Trunk : target=0.500ns count=3 avg=0.120ns sd=0.043ns min=0.082ns max=0.166ns {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:31    108s]         Leaf  : target=0.500ns count=2 avg=0.115ns sd=0.162ns min=0.000ns max=0.229ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:31    108s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[04/21 19:53:31    108s]          Bufs: CLKBUFHDV24: 1 CLKBUFHDV16: 1 
[04/21 19:53:31    108s]          Invs: CLKINHDV20: 1 
[04/21 19:53:31    108s]        Logics: NOR2HDV16: 1 
[04/21 19:53:31    108s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[04/21 19:53:31    108s]         skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.044, avg=1.274, sd=0.136, skn=5.470, kur=27.949], skew [0.794 vs 0.796], 100% {1.250, 2.044} (wid=1.257 ws=0.007) (gid=0.787 gs=0.787)
[04/21 19:53:31    108s]             min path sink: Timer_Counter_16_bit_1_inst_TCNTn_reg[15]/CK
[04/21 19:53:31    108s]             max path sink: Timer_Counter2_8_bit_inst_OCRnB_reg[6]/CK
[04/21 19:53:31    108s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[04/21 19:53:31    108s]         skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.044, avg=1.274, sd=0.136, skn=5.470, kur=27.949], skew [0.794 vs 0.796], 100% {1.250, 2.044} (wid=1.257 ws=0.007) (gid=0.787 gs=0.787)
[04/21 19:53:31    108s]         skew_group CLK/functional_ss_v1p08_125c: insertion delay [min=1.250, max=2.044, avg=1.274, sd=0.136, skn=5.470, kur=27.949], skew [0.794 vs 0.796], 100% {1.250, 2.044} (wid=1.257 ws=0.007) (gid=0.787 gs=0.787)
[04/21 19:53:31    108s]       Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:31    108s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/21 19:53:31    108s]     Reconnecting optimized routes...
[04/21 19:53:31    108s]     Reset timing graph...
[04/21 19:53:31    108s] Ignoring AAE DB Resetting ...
[04/21 19:53:31    108s]     Reset timing graph done.
[04/21 19:53:31    108s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:31    108s]     Leaving CCOpt scope - Cleaning up placement interface...
[04/21 19:53:31    108s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3374.1M, EPOCH TIME: 1745240011.512296
[04/21 19:53:31    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1806).
[04/21 19:53:31    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:31    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:31    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:31    108s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.014, REAL:0.014, MEM:3322.1M, EPOCH TIME: 1745240011.526661
[04/21 19:53:31    108s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:31    109s]     Leaving CCOpt scope - ClockRefiner...
[04/21 19:53:31    109s]     Assigned high priority to 0 instances.
[04/21 19:53:31    109s]     Soft fixed 4 clock instances.
[04/21 19:53:31    109s]     Performing Single Pass Refine Place.
[04/21 19:53:31    109s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[04/21 19:53:31    109s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3322.1M, EPOCH TIME: 1745240011.533397
[04/21 19:53:31    109s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3322.1M, EPOCH TIME: 1745240011.533445
[04/21 19:53:31    109s] Processing tracks to init pin-track alignment.
[04/21 19:53:31    109s] z: 2, totalTracks: 1
[04/21 19:53:31    109s] z: 4, totalTracks: 1
[04/21 19:53:31    109s] z: 6, totalTracks: 1
[04/21 19:53:31    109s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:53:31    109s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3322.1M, EPOCH TIME: 1745240011.536636
[04/21 19:53:31    109s] Info: 4 insts are soft-fixed.
[04/21 19:53:31    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:31    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:31    109s] 
[04/21 19:53:31    109s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:53:31    109s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:53:31    109s] OPERPROF:       Starting CMU at level 4, MEM:3322.1M, EPOCH TIME: 1745240011.544053
[04/21 19:53:31    109s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:3322.1M, EPOCH TIME: 1745240011.544498
[04/21 19:53:31    109s] 
[04/21 19:53:31    109s] Bad Lib Cell Checking (CMU) is done! (0)
[04/21 19:53:31    109s] Info: 4 insts are soft-fixed.
[04/21 19:53:31    109s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.008, REAL:0.008, MEM:3322.1M, EPOCH TIME: 1745240011.545009
[04/21 19:53:31    109s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3322.1M, EPOCH TIME: 1745240011.545027
[04/21 19:53:31    109s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3322.1M, EPOCH TIME: 1745240011.545056
[04/21 19:53:31    109s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3322.1MB).
[04/21 19:53:31    109s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.012, REAL:0.012, MEM:3322.1M, EPOCH TIME: 1745240011.545647
[04/21 19:53:31    109s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.012, REAL:0.012, MEM:3322.1M, EPOCH TIME: 1745240011.545662
[04/21 19:53:31    109s] TDRefine: refinePlace mode is spiral
[04/21 19:53:31    109s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2911417.8
[04/21 19:53:31    109s] OPERPROF: Starting Refine-Place at level 1, MEM:3322.1M, EPOCH TIME: 1745240011.545707
[04/21 19:53:31    109s] *** Starting refinePlace (0:01:49 mem=3322.1M) ***
[04/21 19:53:31    109s] Total net bbox length = 2.487e+05 (1.217e+05 1.270e+05) (ext = 1.185e+04)
[04/21 19:53:31    109s] 
[04/21 19:53:31    109s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:53:31    109s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:53:31    109s] Info: 4 insts are soft-fixed.
[04/21 19:53:31    109s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/21 19:53:31    109s] 
[04/21 19:53:31    109s]  === Spiral for Logical I: (movable: 4) ===
[04/21 19:53:31    109s] 
[04/21 19:53:31    109s] FGC Caching: map cells: 0 total: 0  non_cacheable: 0
[04/21 19:53:31    109s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/21 19:53:31    109s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/21 19:53:31    109s] Set min layer with design mode ( 1 )
[04/21 19:53:31    109s] Set max layer with design mode ( 5 )
[04/21 19:53:31    109s] Set min layer with design mode ( 1 )
[04/21 19:53:31    109s] Set max layer with design mode ( 5 )
[04/21 19:53:31    109s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3322.1M, EPOCH TIME: 1745240011.554209
[04/21 19:53:31    109s] Starting refinePlace ...
[04/21 19:53:31    109s] Set min layer with design mode ( 1 )
[04/21 19:53:31    109s] Set max layer with design mode ( 5 )
[04/21 19:53:31    109s] One DDP V2 for no tweak run.
[04/21 19:53:31    109s] Set min layer with design mode ( 1 )
[04/21 19:53:31    109s] Set max layer with design mode ( 5 )
[04/21 19:53:31    109s] DDP initSite1 nrRow 122 nrJob 122
[04/21 19:53:31    109s] DDP markSite nrRow 122 nrJob 122
[04/21 19:53:31    109s]   Spread Effort: high, standalone mode, useDDP on.
[04/21 19:53:31    109s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3338.1MB) @(0:01:49 - 0:01:49).
[04/21 19:53:31    109s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/21 19:53:31    109s] wireLenOptFixPriorityInst 1806 inst fixed
[04/21 19:53:31    109s] 
[04/21 19:53:31    109s]  === Spiral for Logical I: (movable: 9647) ===
[04/21 19:53:31    109s] 
[04/21 19:53:31    109s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[04/21 19:53:31    109s] 
[04/21 19:53:31    109s]  Info: 0 filler has been deleted!
[04/21 19:53:31    109s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/21 19:53:31    109s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/21 19:53:31    109s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/21 19:53:31    109s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3314.1MB) @(0:01:49 - 0:01:49).
[04/21 19:53:31    109s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/21 19:53:31    109s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3314.1MB
[04/21 19:53:31    109s] Statistics of distance of Instance movement in refine placement:
[04/21 19:53:31    109s]   maximum (X+Y) =         0.00 um
[04/21 19:53:31    109s]   mean    (X+Y) =         0.00 um
[04/21 19:53:31    109s] Summary Report:
[04/21 19:53:31    109s] Instances move: 0 (out of 9651 movable)
[04/21 19:53:31    109s] Instances flipped: 0
[04/21 19:53:31    109s] Mean displacement: 0.00 um
[04/21 19:53:31    109s] Max displacement: 0.00 um 
[04/21 19:53:31    109s] Physical-only instances move: 0 (out of 0 movable physical-only)
[04/21 19:53:31    109s] Total instances moved : 0
[04/21 19:53:31    109s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.102, REAL:0.102, MEM:3314.1M, EPOCH TIME: 1745240011.656448
[04/21 19:53:31    109s] Total net bbox length = 2.487e+05 (1.217e+05 1.270e+05) (ext = 1.185e+04)
[04/21 19:53:31    109s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3314.1MB
[04/21 19:53:31    109s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=3314.1MB) @(0:01:49 - 0:01:49).
[04/21 19:53:31    109s] *** Finished refinePlace (0:01:49 mem=3314.1M) ***
[04/21 19:53:31    109s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2911417.8
[04/21 19:53:31    109s] OPERPROF: Finished Refine-Place at level 1, CPU:0.113, REAL:0.114, MEM:3314.1M, EPOCH TIME: 1745240011.659556
[04/21 19:53:31    109s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3314.1M, EPOCH TIME: 1745240011.659591
[04/21 19:53:31    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9651).
[04/21 19:53:31    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:31    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:31    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:31    109s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.013, REAL:0.013, MEM:3314.1M, EPOCH TIME: 1745240011.672737
[04/21 19:53:31    109s]     ClockRefiner summary
[04/21 19:53:31    109s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1810).
[04/21 19:53:31    109s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 4).
[04/21 19:53:31    109s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1806).
[04/21 19:53:31    109s]     Restoring pStatusCts on 4 clock instances.
[04/21 19:53:31    109s]     Revert refine place priority changes on 0 instances.
[04/21 19:53:31    109s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/21 19:53:31    109s]     Set dirty flag on 1 instances, 2 nets
[04/21 19:53:31    109s]     Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:53:31    109s]   PostConditioning done.
[04/21 19:53:31    109s] Net route status summary:
[04/21 19:53:31    109s]   Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/21 19:53:31    109s]   Non-clock: 10298 (unrouted=550, trialRouted=9748, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=536, (crossesIlmBoundary AND tooFewTerms=0)])
[04/21 19:53:31    109s]   Update timing and DAG stats after post-conditioning...
[04/21 19:53:31    109s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:31    109s]   Clock tree timing engine global stage delay update for delay_corner_ss_v1p08_125c:both.late...
[04/21 19:53:31    109s] End AAE Lib Interpolated Model. (MEM=3317.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:53:31    109s]   Clock tree timing engine global stage delay update for delay_corner_ss_v1p08_125c:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:31    109s]   Clock DAG hash after post-conditioning: 6316338220786857835 14215136664691710719
[04/21 19:53:31    109s]   CTS services accumulated run-time stats after post-conditioning:
[04/21 19:53:31    109s]     delay calculator: calls=5937, total_wall_time=0.103s, mean_wall_time=0.017ms
[04/21 19:53:31    109s]     legalizer: calls=325, total_wall_time=0.003s, mean_wall_time=0.010ms
[04/21 19:53:31    109s]     steiner router: calls=5724, total_wall_time=0.046s, mean_wall_time=0.008ms
[04/21 19:53:31    109s]   Clock DAG stats after post-conditioning:
[04/21 19:53:31    109s]     cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:53:31    109s]     sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:31    109s]     misc counts      : r=1, pp=0, mci=0
[04/21 19:53:31    109s]     cell areas       : b=47.068um^2, i=17.482um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=94.136um^2
[04/21 19:53:31    109s]     cell capacitance : b=0.013pF, i=0.024pF, icg=0.000pF, dcg=0.000pF, l=0.023pF, total=0.060pF
[04/21 19:53:31    109s]     sink capacitance : total=0.091pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.002pF
[04/21 19:53:31    109s]     wire capacitance : top=0.000pF, trunk=0.023pF, leaf=0.059pF, total=0.082pF
[04/21 19:53:31    109s]     wire lengths     : top=0.000um, trunk=148.830um, leaf=413.690um, total=562.520um
[04/21 19:53:31    109s]     hp wire lengths  : top=0.000um, trunk=160.720um, leaf=153.135um, total=313.855um
[04/21 19:53:31    109s]   Clock DAG net violations after post-conditioning:
[04/21 19:53:31    109s]     Fanout : {count=1, worst=[1652]} avg=1652 sd=0 sum=1652
[04/21 19:53:31    109s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[04/21 19:53:31    109s]     Trunk : target=0.500ns count=3 avg=0.120ns sd=0.043ns min=0.082ns max=0.166ns {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:31    109s]     Leaf  : target=0.500ns count=2 avg=0.115ns sd=0.162ns min=0.000ns max=0.229ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:31    109s]   Clock DAG library cell distribution after post-conditioning {count}:
[04/21 19:53:31    109s]      Bufs: CLKBUFHDV24: 1 CLKBUFHDV16: 1 
[04/21 19:53:31    109s]      Invs: CLKINHDV20: 1 
[04/21 19:53:31    109s]    Logics: NOR2HDV16: 1 
[04/21 19:53:31    109s]   Primary reporting skew groups after post-conditioning:
[04/21 19:53:31    109s]     skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.044, avg=1.274, sd=0.136, skn=5.470, kur=27.949], skew [0.794 vs 0.796], 100% {1.250, 2.044} (wid=1.257 ws=0.007) (gid=0.787 gs=0.787)
[04/21 19:53:31    109s]         min path sink: Timer_Counter_16_bit_1_inst_TCNTn_reg[15]/CK
[04/21 19:53:31    109s]         max path sink: Timer_Counter2_8_bit_inst_OCRnB_reg[6]/CK
[04/21 19:53:31    109s]   Skew group summary after post-conditioning:
[04/21 19:53:31    109s]     skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.044, avg=1.274, sd=0.136, skn=5.470, kur=27.949], skew [0.794 vs 0.796], 100% {1.250, 2.044} (wid=1.257 ws=0.007) (gid=0.787 gs=0.787)
[04/21 19:53:31    109s]     skew_group CLK/functional_ss_v1p08_125c: insertion delay [min=1.250, max=2.044, avg=1.274, sd=0.136, skn=5.470, kur=27.949], skew [0.794 vs 0.796], 100% {1.250, 2.044} (wid=1.257 ws=0.007) (gid=0.787 gs=0.787)
[04/21 19:53:31    109s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.4 real=0:00:00.4)
[04/21 19:53:31    109s]   Setting CTS place status to fixed for clock tree and sinks.
[04/21 19:53:31    109s]   numClockCells = 6, numClockCellsFixed = 6, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[04/21 19:53:31    109s]   Post-balance tidy up or trial balance steps...
[04/21 19:53:31    109s]   Clock DAG hash at end of CTS: 6316338220786857835 14215136664691710719
[04/21 19:53:31    109s]   CTS services accumulated run-time stats at end of CTS:
[04/21 19:53:31    109s]     delay calculator: calls=5937, total_wall_time=0.103s, mean_wall_time=0.017ms
[04/21 19:53:31    109s]     legalizer: calls=325, total_wall_time=0.003s, mean_wall_time=0.010ms
[04/21 19:53:31    109s]     steiner router: calls=5724, total_wall_time=0.046s, mean_wall_time=0.008ms
[04/21 19:53:31    109s]   
[04/21 19:53:31    109s]   Clock DAG stats at end of CTS:
[04/21 19:53:31    109s]   ==============================
[04/21 19:53:31    109s]   
[04/21 19:53:31    109s]   --------------------------------------------------------
[04/21 19:53:31    109s]   Cell type                 Count    Area      Capacitance
[04/21 19:53:31    109s]   --------------------------------------------------------
[04/21 19:53:31    109s]   Buffers                     2      47.068       0.013
[04/21 19:53:31    109s]   Inverters                   1      17.482       0.024
[04/21 19:53:31    109s]   Integrated Clock Gates      0       0.000       0.000
[04/21 19:53:31    109s]   Discrete Clock Gates        0       0.000       0.000
[04/21 19:53:31    109s]   Clock Logic                 1      29.586       0.023
[04/21 19:53:31    109s]   All                         4      94.136       0.060
[04/21 19:53:31    109s]   --------------------------------------------------------
[04/21 19:53:31    109s]   
[04/21 19:53:31    109s]   Clock DAG miscellaneous counts at end of CTS:
[04/21 19:53:31    109s]   =============================================
[04/21 19:53:31    109s]   
[04/21 19:53:31    109s]   ------------------------------
[04/21 19:53:31    109s]   Type                     Count
[04/21 19:53:31    109s]   ------------------------------
[04/21 19:53:31    109s]   Roots                      1
[04/21 19:53:31    109s]   Preserved Ports            0
[04/21 19:53:31    109s]   Multiple Clock Inputs      0
[04/21 19:53:31    109s]   ------------------------------
[04/21 19:53:31    109s]   
[04/21 19:53:31    109s]   
[04/21 19:53:31    109s]   Clock DAG sink counts at end of CTS:
[04/21 19:53:31    109s]   ====================================
[04/21 19:53:31    109s]   
[04/21 19:53:31    109s]   -------------------------
[04/21 19:53:31    109s]   Sink type           Count
[04/21 19:53:31    109s]   -------------------------
[04/21 19:53:31    109s]   Regular             1806
[04/21 19:53:31    109s]   Enable Latch           0
[04/21 19:53:31    109s]   Load Capacitance       0
[04/21 19:53:31    109s]   Antenna Diode          0
[04/21 19:53:31    109s]   Node Sink              0
[04/21 19:53:31    109s]   Total               1806
[04/21 19:53:31    109s]   -------------------------
[04/21 19:53:31    109s]   
[04/21 19:53:31    109s]   
[04/21 19:53:31    109s]   Clock DAG wire lengths at end of CTS:
[04/21 19:53:31    109s]   =====================================
[04/21 19:53:31    109s]   
[04/21 19:53:31    109s]   --------------------
[04/21 19:53:31    109s]   Type     Wire Length
[04/21 19:53:31    109s]   --------------------
[04/21 19:53:31    109s]   Top          0.000
[04/21 19:53:31    109s]   Trunk      148.830
[04/21 19:53:31    109s]   Leaf       413.690
[04/21 19:53:31    109s]   Total      562.520
[04/21 19:53:31    109s]   --------------------
[04/21 19:53:31    109s]   
[04/21 19:53:31    109s]   
[04/21 19:53:31    109s]   Clock DAG hp wire lengths at end of CTS:
[04/21 19:53:31    109s]   ========================================
[04/21 19:53:31    109s]   
[04/21 19:53:31    109s]   -----------------------
[04/21 19:53:31    109s]   Type     hp Wire Length
[04/21 19:53:31    109s]   -----------------------
[04/21 19:53:31    109s]   Top           0.000
[04/21 19:53:31    109s]   Trunk       160.720
[04/21 19:53:31    109s]   Leaf        153.135
[04/21 19:53:31    109s]   Total       313.855
[04/21 19:53:31    109s]   -----------------------
[04/21 19:53:31    109s]   
[04/21 19:53:31    109s]   
[04/21 19:53:31    109s]   Clock DAG capacitances at end of CTS:
[04/21 19:53:31    109s]   =====================================
[04/21 19:53:31    109s]   
[04/21 19:53:31    109s]   --------------------------------
[04/21 19:53:31    109s]   Type     Gate     Wire     Total
[04/21 19:53:31    109s]   --------------------------------
[04/21 19:53:31    109s]   Top      0.000    0.000    0.000
[04/21 19:53:31    109s]   Trunk    0.060    0.023    0.083
[04/21 19:53:31    109s]   Leaf     0.091    0.059    0.151
[04/21 19:53:31    109s]   Total    0.151    0.082    0.234
[04/21 19:53:31    109s]   --------------------------------
[04/21 19:53:31    109s]   
[04/21 19:53:31    109s]   
[04/21 19:53:31    109s]   Clock DAG sink capacitances at end of CTS:
[04/21 19:53:31    109s]   ==========================================
[04/21 19:53:31    109s]   
[04/21 19:53:31    109s]   -----------------------------------------------
[04/21 19:53:31    109s]   Total    Average    Std. Dev.    Min      Max
[04/21 19:53:31    109s]   -----------------------------------------------
[04/21 19:53:31    109s]   0.091     0.000       0.000      0.000    0.002
[04/21 19:53:31    109s]   -----------------------------------------------
[04/21 19:53:31    109s]   
[04/21 19:53:31    109s]   
[04/21 19:53:31    109s]   Clock DAG net violations at end of CTS:
[04/21 19:53:31    109s]   =======================================
[04/21 19:53:31    109s]   
[04/21 19:53:31    109s]   -----------------------------------------------------------------------------
[04/21 19:53:31    109s]   Type      Units    Count    Average    Std. Dev.    Sum     Top 10 violations
[04/21 19:53:31    109s]   -----------------------------------------------------------------------------
[04/21 19:53:31    109s]   Fanout      -        1       1652          0        1652    [1652]
[04/21 19:53:31    109s]   -----------------------------------------------------------------------------
[04/21 19:53:31    109s]   
[04/21 19:53:31    109s]   
[04/21 19:53:31    109s]   Clock DAG primary half-corner transition distribution at end of CTS:
[04/21 19:53:31    109s]   ====================================================================
[04/21 19:53:31    109s]   
[04/21 19:53:31    109s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/21 19:53:31    109s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[04/21 19:53:31    109s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/21 19:53:31    109s]   Trunk       0.500       3       0.120       0.043      0.082    0.166    {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}         -
[04/21 19:53:31    109s]   Leaf        0.500       2       0.115       0.162      0.000    0.229    {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}         -
[04/21 19:53:31    109s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/21 19:53:31    109s]   
[04/21 19:53:31    109s]   
[04/21 19:53:31    109s]   Clock DAG library cell distribution at end of CTS:
[04/21 19:53:31    109s]   ==================================================
[04/21 19:53:31    109s]   
[04/21 19:53:31    109s]   ----------------------------------------------
[04/21 19:53:31    109s]   Name           Type        Inst     Inst Area 
[04/21 19:53:31    109s]                              Count    (um^2)
[04/21 19:53:31    109s]   ----------------------------------------------
[04/21 19:53:31    109s]   CLKBUFHDV24    buffer        1        28.241
[04/21 19:53:31    109s]   CLKBUFHDV16    buffer        1        18.827
[04/21 19:53:31    109s]   CLKINHDV20     inverter      1        17.482
[04/21 19:53:31    109s]   NOR2HDV16      logic         1        29.586
[04/21 19:53:31    109s]   ----------------------------------------------
[04/21 19:53:31    109s]   
[04/21 19:53:31    109s]   
[04/21 19:53:31    109s]   Primary reporting skew groups summary at end of CTS:
[04/21 19:53:31    109s]   ====================================================
[04/21 19:53:31    109s]   
[04/21 19:53:31    109s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/21 19:53:31    109s]   Half-corner                             Skew Group                 Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
[04/21 19:53:31    109s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/21 19:53:31    109s]   delay_corner_ss_v1p08_125c:both.late    CLK/functional_ff_v1p32    1.250     2.044     0.794       0.796         0.007           0.003           1.274        0.136      5.470       27.949     100% {1.250, 2.044}
[04/21 19:53:31    109s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/21 19:53:31    109s]   
[04/21 19:53:31    109s]   
[04/21 19:53:31    109s]   Skew group summary at end of CTS:
[04/21 19:53:31    109s]   =================================
[04/21 19:53:31    109s]   
[04/21 19:53:31    109s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/21 19:53:31    109s]   Half-corner                             Skew Group                      Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
[04/21 19:53:31    109s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/21 19:53:31    109s]   delay_corner_ss_v1p08_125c:both.late    CLK/functional_ff_v1p32         1.250     2.044     0.794       0.796         0.007           0.003           1.274        0.136      5.470       27.949     100% {1.250, 2.044}
[04/21 19:53:31    109s]   delay_corner_ss_v1p08_125c:both.late    CLK/functional_ss_v1p08_125c    1.250     2.044     0.794       0.796         0.007           0.003           1.274        0.136      5.470       27.949     100% {1.250, 2.044}
[04/21 19:53:31    109s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/21 19:53:31    109s]   
[04/21 19:53:31    109s]   
[04/21 19:53:31    109s]   Found a total of 0 clock tree pins with a slew violation.
[04/21 19:53:31    109s]   
[04/21 19:53:31    109s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:31    109s] Synthesizing clock trees done.
[04/21 19:53:31    109s] Tidy Up And Update Timing...
[04/21 19:53:31    109s] External - Set all clocks to propagated mode...
[04/21 19:53:31    109s] Innovus updating I/O latencies
[04/21 19:53:32    109s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/21 19:53:32    109s] #################################################################################
[04/21 19:53:32    109s] # Design Stage: PreRoute
[04/21 19:53:32    109s] # Design Name: ATmega328pb
[04/21 19:53:32    109s] # Design Mode: 90nm
[04/21 19:53:32    109s] # Analysis Mode: MMMC OCV 
[04/21 19:53:32    109s] # Parasitics Mode: No SPEF/RCDB 
[04/21 19:53:32    109s] # Signoff Settings: SI Off 
[04/21 19:53:32    109s] #################################################################################
[04/21 19:53:32    109s] Topological Sorting (REAL = 0:00:00.0, MEM = 3401.0M, InitMEM = 3401.0M)
[04/21 19:53:32    109s] Start delay calculation (fullDC) (1 T). (MEM=2983.98)
[04/21 19:53:32    109s] End AAE Lib Interpolated Model. (MEM=3401.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:53:32    109s] Total number of fetched objects 9796
[04/21 19:53:32    110s] Total number of fetched objects 9796
[04/21 19:53:32    110s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:53:32    110s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/21 19:53:32    110s] End delay calculation. (MEM=3008.39 CPU=0:00:00.2 REAL=0:00:00.0)
[04/21 19:53:32    110s] End delay calculation (fullDC). (MEM=3008.39 CPU=0:00:00.5 REAL=0:00:00.0)
[04/21 19:53:32    110s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 3462.7M) ***
[04/21 19:53:32    110s] Setting all clocks to propagated mode.
[04/21 19:53:32    110s] External - Set all clocks to propagated mode done. (took cpu=0:00:01.1 real=0:00:01.1)
[04/21 19:53:32    110s] Clock DAG hash after update timingGraph: 6316338220786857835 14215136664691710719
[04/21 19:53:32    110s] CTS services accumulated run-time stats after update timingGraph:
[04/21 19:53:32    110s]   delay calculator: calls=5937, total_wall_time=0.103s, mean_wall_time=0.017ms
[04/21 19:53:32    110s]   legalizer: calls=325, total_wall_time=0.003s, mean_wall_time=0.010ms
[04/21 19:53:32    110s]   steiner router: calls=5724, total_wall_time=0.046s, mean_wall_time=0.008ms
[04/21 19:53:32    110s] Clock DAG stats after update timingGraph:
[04/21 19:53:32    110s]   cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:53:32    110s]   sink counts      : regular=1806, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1806
[04/21 19:53:32    110s]   misc counts      : r=1, pp=0, mci=0
[04/21 19:53:32    110s]   cell areas       : b=47.068um^2, i=17.482um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=94.136um^2
[04/21 19:53:32    110s]   cell capacitance : b=0.013pF, i=0.024pF, icg=0.000pF, dcg=0.000pF, l=0.023pF, total=0.060pF
[04/21 19:53:32    110s]   sink capacitance : total=0.091pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.002pF
[04/21 19:53:32    110s]   wire capacitance : top=0.000pF, trunk=0.023pF, leaf=0.059pF, total=0.082pF
[04/21 19:53:32    110s]   wire lengths     : top=0.000um, trunk=148.830um, leaf=413.690um, total=562.520um
[04/21 19:53:32    110s]   hp wire lengths  : top=0.000um, trunk=160.720um, leaf=153.135um, total=313.855um
[04/21 19:53:32    110s] Clock DAG net violations after update timingGraph:
[04/21 19:53:32    110s]   Fanout : {count=1, worst=[1652]} avg=1652 sd=0 sum=1652
[04/21 19:53:32    110s] Clock DAG primary half-corner transition distribution after update timingGraph:
[04/21 19:53:32    110s]   Trunk : target=0.500ns count=3 avg=0.120ns sd=0.043ns min=0.082ns max=0.166ns {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:32    110s]   Leaf  : target=0.500ns count=2 avg=0.115ns sd=0.162ns min=0.000ns max=0.229ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:53:32    110s] Clock DAG library cell distribution after update timingGraph {count}:
[04/21 19:53:32    110s]    Bufs: CLKBUFHDV24: 1 CLKBUFHDV16: 1 
[04/21 19:53:32    110s]    Invs: CLKINHDV20: 1 
[04/21 19:53:32    110s]  Logics: NOR2HDV16: 1 
[04/21 19:53:32    110s] Primary reporting skew groups after update timingGraph:
[04/21 19:53:32    110s]   skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.044, avg=1.274, sd=0.136, skn=5.470, kur=27.949], skew [0.794 vs 0.796], 100% {1.250, 2.044} (wid=1.257 ws=0.007) (gid=0.787 gs=0.787)
[04/21 19:53:32    110s]       min path sink: Timer_Counter_16_bit_1_inst_TCNTn_reg[15]/CK
[04/21 19:53:32    110s]       max path sink: Timer_Counter2_8_bit_inst_OCRnB_reg[6]/CK
[04/21 19:53:32    110s] Skew group summary after update timingGraph:
[04/21 19:53:32    110s]   skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.044, avg=1.274, sd=0.136, skn=5.470, kur=27.949], skew [0.794 vs 0.796], 100% {1.250, 2.044} (wid=1.257 ws=0.007) (gid=0.787 gs=0.787)
[04/21 19:53:32    110s]   skew_group CLK/functional_ss_v1p08_125c: insertion delay [min=1.250, max=2.044, avg=1.274, sd=0.136, skn=5.470, kur=27.949], skew [0.794 vs 0.796], 100% {1.250, 2.044} (wid=1.257 ws=0.007) (gid=0.787 gs=0.787)
[04/21 19:53:32    110s] Logging CTS constraint violations...
[04/21 19:53:32    110s]   Clock tree CLK has 1 cts_max_fanout violation.
[04/21 19:53:32    110s] **WARN: (IMPCCOPT-1157):	Did not meet the max_fanout constraint. Node the root driver for clock_tree CLK at (217.095,416.560), in power domain auto-default, has 1752 fanout.
[04/21 19:53:32    110s] 
[04/21 19:53:32    110s] Type 'man IMPCCOPT-1157' for more detail.
[04/21 19:53:32    110s] **WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 2.250ns (+/- 0.398ns) for skew group CLK/functional_ss_v1p08_125c. Achieved shortest insertion delay of 1.250ns.
[04/21 19:53:32    110s] Type 'man IMPCCOPT-1026' for more detail.
[04/21 19:53:32    110s] Logging CTS constraint violations done.
[04/21 19:53:32    110s] Tidy Up And Update Timing done. (took cpu=0:00:01.1 real=0:00:01.1)
[04/21 19:53:32    110s] Runtime done. (took cpu=0:00:20.6 real=0:00:20.7)
[04/21 19:53:32    110s] Runtime Report Coverage % = 99.9
[04/21 19:53:32    110s] Runtime Summary
[04/21 19:53:32    110s] ===============
[04/21 19:53:32    110s] Clock Runtime:  (17%) Core CTS           3.71 (Init 1.30, Construction 0.46, Implementation 1.20, eGRPC 0.21, PostConditioning 0.23, Other 0.32)
[04/21 19:53:32    110s] Clock Runtime:  (17%) CTS services       3.58 (RefinePlace 0.54, EarlyGlobalClock 0.47, NanoRoute 2.44, ExtractRC 0.13, TimingAnalysis 0.00)
[04/21 19:53:32    110s] Clock Runtime:  (64%) Other CTS         13.41 (Init 0.29, CongRepair/EGR-DP 12.02, TimingUpdate 1.10, Other 0.00)
[04/21 19:53:32    110s] Clock Runtime: (100%) Total             20.69
[04/21 19:53:32    110s] 
[04/21 19:53:32    110s] 
[04/21 19:53:32    110s] Runtime Summary:
[04/21 19:53:32    110s] ================
[04/21 19:53:32    110s] 
[04/21 19:53:32    110s] ------------------------------------------------------------------------------------------------------------------------------------
[04/21 19:53:32    110s] wall   % time  children  called  name
[04/21 19:53:32    110s] ------------------------------------------------------------------------------------------------------------------------------------
[04/21 19:53:32    110s] 20.71  100.00   20.71      0       
[04/21 19:53:32    110s] 20.71  100.00   20.69      1     Runtime
[04/21 19:53:32    110s]  0.25    1.19    0.00      1     Updating ideal nets and annotations
[04/21 19:53:32    110s]  0.29    1.39    0.29      1     CCOpt::Phase::Initialization
[04/21 19:53:32    110s]  0.29    1.39    0.05      1       Check Prerequisites
[04/21 19:53:32    110s]  0.05    0.25    0.00      1         Leaving CCOpt scope - CheckPlace
[04/21 19:53:32    110s]  0.94    4.54    0.93      1     CCOpt::Phase::PreparingToBalance
[04/21 19:53:32    110s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[04/21 19:53:32    110s]  0.23    1.13    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[04/21 19:53:32    110s]  0.06    0.27    0.04      1       Legalization setup
[04/21 19:53:32    110s]  0.03    0.14    0.00      2         Leaving CCOpt scope - Initializing placement interface
[04/21 19:53:32    110s]  0.01    0.06    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[04/21 19:53:32    110s]  0.64    3.10    0.00      1       Validating CTS configuration
[04/21 19:53:32    110s]  0.00    0.00    0.00      1         Checking module port directions
[04/21 19:53:32    110s]  0.00    0.01    0.00      1         Clock tree timing engine global stage delay update for delay_corner_ss_v1p08_125c:both.late
[04/21 19:53:32    110s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[04/21 19:53:32    110s]  0.11    0.53    0.03      1     Preparing To Balance
[04/21 19:53:32    110s]  0.02    0.07    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[04/21 19:53:32    110s]  0.01    0.06    0.00      1       Leaving CCOpt scope - Initializing placement interface
[04/21 19:53:32    110s] 12.80   61.81   12.80      1     CCOpt::Phase::Construction
[04/21 19:53:32    110s] 12.67   61.18   12.67      1       Stage::Clustering
[04/21 19:53:32    110s]  0.46    2.21    0.43      1         Clustering
[04/21 19:53:32    110s]  0.07    0.35    0.01      1           Initialize for clustering
[04/21 19:53:32    110s]  0.01    0.06    0.00      1             Computing optimal clock node locations
[04/21 19:53:32    110s]  0.09    0.43    0.00      1           Bottom-up phase
[04/21 19:53:32    110s]  0.27    1.29    0.23      1           Legalizing clock trees
[04/21 19:53:32    110s]  0.20    0.95    0.00      1             Leaving CCOpt scope - ClockRefiner
[04/21 19:53:32    110s]  0.01    0.06    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[04/21 19:53:32    110s]  0.01    0.07    0.00      1             Leaving CCOpt scope - Initializing placement interface
[04/21 19:53:32    110s]  0.01    0.05    0.00      1             Clock tree timing engine global stage delay update for delay_corner_ss_v1p08_125c:both.late
[04/21 19:53:32    110s] 12.21   58.96   12.16      1         CongRepair After Initial Clustering
[04/21 19:53:32    110s] 12.09   58.40   12.04      1           Leaving CCOpt scope - Early Global Route
[04/21 19:53:32    110s]  0.22    1.05    0.00      1             Early Global Route - eGR only step
[04/21 19:53:32    110s] 11.82   57.07    0.00      1             Congestion Repair
[04/21 19:53:32    110s]  0.05    0.25    0.00      1           Leaving CCOpt scope - extractRC
[04/21 19:53:32    110s]  0.01    0.06    0.00      1           Clock tree timing engine global stage delay update for delay_corner_ss_v1p08_125c:both.late
[04/21 19:53:32    110s]  0.03    0.16    0.03      1       Stage::DRV Fixing
[04/21 19:53:32    110s]  0.01    0.07    0.00      1         Fixing clock tree slew time and max cap violations
[04/21 19:53:32    110s]  0.02    0.09    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[04/21 19:53:32    110s]  0.10    0.47    0.10      1       Stage::Insertion Delay Reduction
[04/21 19:53:32    110s]  0.01    0.05    0.00      1         Removing unnecessary root buffering
[04/21 19:53:32    110s]  0.01    0.04    0.00      1         Removing unconstrained drivers
[04/21 19:53:32    110s]  0.04    0.21    0.00      1         Reducing insertion delay 1
[04/21 19:53:32    110s]  0.01    0.07    0.00      1         Removing longest path buffering
[04/21 19:53:32    110s]  0.02    0.09    0.00      1         Reducing delay of long paths
[04/21 19:53:32    110s]  1.26    6.08    1.26      1     CCOpt::Phase::Implementation
[04/21 19:53:32    110s]  0.15    0.72    0.15      1       Stage::Reducing Power
[04/21 19:53:32    110s]  0.01    0.06    0.00      1         Improving clock tree routing
[04/21 19:53:32    110s]  0.12    0.57    0.00      1         Reducing clock tree power 1
[04/21 19:53:32    110s]  0.00    0.00    0.00      2           Legalizing clock trees
[04/21 19:53:32    110s]  0.02    0.09    0.00      1         Reducing clock tree power 2
[04/21 19:53:32    110s]  0.30    1.44    0.30      1       Stage::Balancing
[04/21 19:53:32    110s]  0.04    0.18    0.00      1         Improving subtree skew
[04/21 19:53:32    110s]  0.05    0.26    0.00      1         Offloading subtrees by buffering
[04/21 19:53:32    110s]  0.15    0.74    0.14      1         AdjustingMinPinPIDs for balancing
[04/21 19:53:32    110s]  0.07    0.32    0.06      1           Approximately balancing fragments step
[04/21 19:53:32    110s]  0.03    0.16    0.00      1             Resolve constraints - Approximately balancing fragments
[04/21 19:53:32    110s]  0.00    0.01    0.00      1             Estimate delay to be added in balancing - Approximately balancing fragments
[04/21 19:53:32    110s]  0.01    0.04    0.00      1             Moving gates to improve sub-tree skew
[04/21 19:53:32    110s]  0.01    0.03    0.00      1             Approximately balancing fragments bottom up
[04/21 19:53:32    110s]  0.01    0.04    0.00      1             Approximately balancing fragments, wire and cell delays
[04/21 19:53:32    110s]  0.07    0.33    0.00      1           Improving fragments clock skew
[04/21 19:53:32    110s]  0.03    0.15    0.02      1         Approximately balancing step
[04/21 19:53:32    110s]  0.01    0.06    0.00      1           Resolve constraints - Approximately balancing
[04/21 19:53:32    110s]  0.01    0.05    0.00      1           Approximately balancing, wire and cell delays
[04/21 19:53:32    110s]  0.02    0.09    0.00      1         Approximately balancing paths
[04/21 19:53:32    110s]  0.73    3.53    0.71      1       Stage::Polishing
[04/21 19:53:32    110s]  0.00    0.01    0.00      1         Clock tree timing engine global stage delay update for delay_corner_ss_v1p08_125c:both.late
[04/21 19:53:32    110s]  0.01    0.04    0.00      1         Merging balancing drivers for power
[04/21 19:53:32    110s]  0.08    0.37    0.00      1         Improving clock skew
[04/21 19:53:32    110s]  0.24    1.15    0.20      1         Moving gates to reduce wire capacitance
[04/21 19:53:32    110s]  0.02    0.10    0.00      2           Artificially removing short and long paths
[04/21 19:53:32    110s]  0.02    0.09    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[04/21 19:53:32    110s]  0.00    0.01    0.00      1             Legalizing clock trees
[04/21 19:53:32    110s]  0.10    0.47    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[04/21 19:53:32    110s]  0.00    0.01    0.00      1             Legalizing clock trees
[04/21 19:53:32    110s]  0.01    0.04    0.00      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[04/21 19:53:32    110s]  0.00    0.01    0.00      1             Legalizing clock trees
[04/21 19:53:32    110s]  0.06    0.28    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[04/21 19:53:32    110s]  0.00    0.01    0.00      1             Legalizing clock trees
[04/21 19:53:32    110s]  0.19    0.92    0.01      1         Reducing clock tree power 3
[04/21 19:53:32    110s]  0.01    0.04    0.00      1           Artificially removing short and long paths
[04/21 19:53:32    110s]  0.00    0.00    0.00      2           Legalizing clock trees
[04/21 19:53:32    110s]  0.02    0.09    0.00      1         Improving insertion delay
[04/21 19:53:32    110s]  0.17    0.82    0.14      1         Wire Opt OverFix
[04/21 19:53:32    110s]  0.08    0.40    0.06      1           Wire Reduction extra effort
[04/21 19:53:32    110s]  0.01    0.04    0.00      1             Artificially removing short and long paths
[04/21 19:53:32    110s]  0.00    0.01    0.00      1             Global shorten wires A0
[04/21 19:53:32    110s]  0.04    0.21    0.00      2             Move For Wirelength - core
[04/21 19:53:32    110s]  0.00    0.02    0.00      1             Global shorten wires A1
[04/21 19:53:32    110s]  0.00    0.01    0.00      1             Global shorten wires B
[04/21 19:53:32    110s]  0.00    0.01    0.00      1             Move For Wirelength - branch
[04/21 19:53:32    110s]  0.06    0.29    0.06      1           Optimizing orientation
[04/21 19:53:32    110s]  0.06    0.29    0.00      1             FlipOpt
[04/21 19:53:32    110s]  0.08    0.39    0.07      1       Stage::Updating netlist
[04/21 19:53:32    110s]  0.02    0.08    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[04/21 19:53:32    110s]  0.06    0.27    0.00      1         Leaving CCOpt scope - ClockRefiner
[04/21 19:53:32    110s]  0.59    2.83    0.52      1     CCOpt::Phase::eGRPC
[04/21 19:53:32    110s]  0.21    0.99    0.20      1       Leaving CCOpt scope - Routing Tools
[04/21 19:53:32    110s]  0.20    0.95    0.00      1         Early Global Route - eGR only step
[04/21 19:53:32    110s]  0.04    0.19    0.00      1       Leaving CCOpt scope - extractRC
[04/21 19:53:32    110s]  0.01    0.06    0.00      1       Leaving CCOpt scope - Initializing placement interface
[04/21 19:53:32    110s]  0.01    0.05    0.01      1       Loading clock net RC data
[04/21 19:53:32    110s]  0.01    0.05    0.00      1         Preprocessing clock nets
[04/21 19:53:32    110s]  0.00    0.00    0.00      1       Disconnecting
[04/21 19:53:32    110s]  0.01    0.04    0.01      1       Reset bufferability constraints
[04/21 19:53:32    110s]  0.01    0.04    0.00      1         Clock tree timing engine global stage delay update for delay_corner_ss_v1p08_125c:both.late
[04/21 19:53:32    110s]  0.01    0.06    0.00      1       eGRPC Moving buffers
[04/21 19:53:32    110s]  0.00    0.02    0.00      1         Violation analysis
[04/21 19:53:32    110s]  0.03    0.15    0.01      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[04/21 19:53:32    110s]  0.01    0.04    0.00      1         Artificially removing short and long paths
[04/21 19:53:32    110s]  0.00    0.01    0.00      1         Downsizing Pass 0
[04/21 19:53:32    110s]  0.01    0.05    0.00      1       eGRPC Fixing DRVs
[04/21 19:53:32    110s]  0.03    0.14    0.00      1       Reconnecting optimized routes
[04/21 19:53:32    110s]  0.01    0.05    0.00      1       Violation analysis
[04/21 19:53:32    110s]  0.01    0.07    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[04/21 19:53:32    110s]  0.14    0.69    0.00      1       Leaving CCOpt scope - ClockRefiner
[04/21 19:53:32    110s]  2.97   14.32    2.93      1     CCOpt::Phase::Routing
[04/21 19:53:32    110s]  2.88   13.93    2.85      1       Leaving CCOpt scope - Routing Tools
[04/21 19:53:32    110s]  0.21    1.00    0.00      1         Early Global Route - eGR->Nr High Frequency step
[04/21 19:53:32    110s]  2.44   11.77    0.00      1         NanoRoute
[04/21 19:53:32    110s]  0.21    1.00    0.00      1         Route Remaining Unrouted Nets
[04/21 19:53:32    110s]  0.04    0.20    0.00      1       Leaving CCOpt scope - extractRC
[04/21 19:53:32    110s]  0.01    0.03    0.00      1       Clock tree timing engine global stage delay update for delay_corner_ss_v1p08_125c:both.late
[04/21 19:53:32    110s]  0.37    1.77    0.32      1     CCOpt::Phase::PostConditioning
[04/21 19:53:32    110s]  0.01    0.07    0.00      1       Leaving CCOpt scope - Initializing placement interface
[04/21 19:53:32    110s]  0.00    0.00    0.00      1       Reset bufferability constraints
[04/21 19:53:32    110s]  0.02    0.07    0.00      1       PostConditioning Upsizing To Fix DRVs
[04/21 19:53:32    110s]  0.01    0.06    0.00      1       Recomputing CTS skew targets
[04/21 19:53:32    110s]  0.01    0.05    0.00      1       PostConditioning Fixing DRVs
[04/21 19:53:32    110s]  0.01    0.07    0.00      1       Buffering to fix DRVs
[04/21 19:53:32    110s]  0.07    0.33    0.00      1       PostConditioning Fixing Skew by cell sizing
[04/21 19:53:32    110s]  0.02    0.12    0.00      1       Reconnecting optimized routes
[04/21 19:53:32    110s]  0.01    0.07    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[04/21 19:53:32    110s]  0.14    0.68    0.00      1       Leaving CCOpt scope - ClockRefiner
[04/21 19:53:32    110s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[04/21 19:53:32    110s]  0.01    0.04    0.00      1       Clock tree timing engine global stage delay update for delay_corner_ss_v1p08_125c:both.late
[04/21 19:53:32    110s]  0.02    0.08    0.00      1     Post-balance tidy up or trial balance steps
[04/21 19:53:32    110s]  1.11    5.38    1.10      1     Tidy Up And Update Timing
[04/21 19:53:32    110s]  1.10    5.29    0.00      1       External - Set all clocks to propagated mode
[04/21 19:53:32    110s] ------------------------------------------------------------------------------------------------------------------------------------
[04/21 19:53:32    110s] 
[04/21 19:53:32    110s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/21 19:53:32    110s] *** CTS #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:20.0/0:00:20.2 (1.0), totSession cpu/real = 0:01:50.3/0:03:56.4 (0.5), mem = 3454.3M
[04/21 19:53:32    110s] 
[04/21 19:53:32    110s] =============================================================================================
[04/21 19:53:32    110s]  Step TAT Report : CTS #1 / clock_opt_design #1                                 23.30-p003_1
[04/21 19:53:32    110s] =============================================================================================
[04/21 19:53:32    110s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:53:32    110s] ---------------------------------------------------------------------------------------------
[04/21 19:53:32    110s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:53:32    110s] [ IncrReplace            ]      1   0:00:10.1  (  50.0 % )     0:00:11.8 /  0:00:11.7    1.0
[04/21 19:53:32    110s] [ RefinePlace            ]      5   0:00:00.7  (   3.7 % )     0:00:00.7 /  0:00:00.7    1.0
[04/21 19:53:32    110s] [ DetailPlaceInit        ]     12   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.1
[04/21 19:53:32    110s] [ EarlyGlobalRoute       ]      5   0:00:01.0  (   4.8 % )     0:00:01.0 /  0:00:00.9    1.0
[04/21 19:53:32    110s] [ DetailRoute            ]      1   0:00:01.1  (   5.6 % )     0:00:01.1 /  0:00:01.1    1.0
[04/21 19:53:32    110s] [ ExtractRC              ]      4   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    0.9
[04/21 19:53:32    110s] [ FullDelayCalc          ]      2   0:00:01.7  (   8.3 % )     0:00:01.7 /  0:00:01.7    1.0
[04/21 19:53:32    110s] [ TimingUpdate           ]      3   0:00:00.3  (   1.4 % )     0:00:00.3 /  0:00:00.3    1.0
[04/21 19:53:32    110s] [ MISC                   ]          0:00:04.9  (  24.5 % )     0:00:04.9 /  0:00:04.9    1.0
[04/21 19:53:32    110s] ---------------------------------------------------------------------------------------------
[04/21 19:53:32    110s]  CTS #1 TOTAL                       0:00:20.2  ( 100.0 % )     0:00:20.2 /  0:00:20.0    1.0
[04/21 19:53:32    110s] ---------------------------------------------------------------------------------------------
[04/21 19:53:32    110s] 
[04/21 19:53:32    110s] Synthesizing clock trees with CCOpt done.
[04/21 19:53:32    110s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/21 19:53:32    110s] UM:*                                                                   cts
[04/21 19:53:32    110s] Begin: Reorder Scan Chains
[04/21 19:53:32    110s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/21 19:53:32    110s] Type 'man IMPSP-9025' for more detail.
[04/21 19:53:32    110s] End: Reorder Scan Chains
[04/21 19:53:32    110s] Set place::cacheFPlanSiteMark to 0
[04/21 19:53:32    110s] Cell ATmega328pb LLGs are deleted
[04/21 19:53:32    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:32    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:32    110s] Info: pop threads available for lower-level modules during optimization.
[04/21 19:53:32    110s] (clock_opt_design): dumping clock statistics to metric
[04/21 19:53:32    110s] Ignoring AAE DB Resetting ...
[04/21 19:53:32    110s] Updating timing graph...
[04/21 19:53:32    110s]   
[04/21 19:53:32    110s]   Leaving CCOpt scope - BuildTimeGraph...
[04/21 19:53:32    110s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/21 19:53:32    110s] #################################################################################
[04/21 19:53:32    110s] # Design Stage: PreRoute
[04/21 19:53:32    110s] # Design Name: ATmega328pb
[04/21 19:53:32    110s] # Design Mode: 90nm
[04/21 19:53:32    110s] # Analysis Mode: MMMC OCV 
[04/21 19:53:32    110s] # Parasitics Mode: No SPEF/RCDB 
[04/21 19:53:32    110s] # Signoff Settings: SI Off 
[04/21 19:53:32    110s] #################################################################################
[04/21 19:53:33    110s] Calculate early delays in OCV mode...
[04/21 19:53:33    110s] Calculate late delays in OCV mode...
[04/21 19:53:33    110s] Calculate early delays in OCV mode...
[04/21 19:53:33    110s] Calculate late delays in OCV mode...
[04/21 19:53:33    110s] Topological Sorting (REAL = 0:00:00.0, MEM = 3466.1M, InitMEM = 3466.1M)
[04/21 19:53:33    110s] Start delay calculation (fullDC) (1 T). (MEM=3010.64)
[04/21 19:53:33    110s] End AAE Lib Interpolated Model. (MEM=3474.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:53:34    111s] Total number of fetched objects 9796
[04/21 19:53:34    112s] Total number of fetched objects 9796
[04/21 19:53:34    112s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:53:34    112s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:53:34    112s] End delay calculation. (MEM=3021.36 CPU=0:00:01.6 REAL=0:00:01.0)
[04/21 19:53:34    112s] End delay calculation (fullDC). (MEM=3021.36 CPU=0:00:01.9 REAL=0:00:01.0)
[04/21 19:53:34    112s] *** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 3474.3M) ***
[04/21 19:53:35    112s]   Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:02.1 real=0:00:02.1)
[04/21 19:53:35    112s] Updating timing graph done.
[04/21 19:53:35    112s] Updating latch analysis...
[04/21 19:53:35    112s]   Leaving CCOpt scope - Updating latch analysis...
[04/21 19:53:35    112s]   Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:00.3 real=0:00:00.3)
[04/21 19:53:35    112s] Updating latch analysis done.
[04/21 19:53:35    112s] Updating ideal nets and annotations...
[04/21 19:53:35    112s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[04/21 19:53:35    112s] Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:35    112s] No differences between SDC and CTS ideal net status found.
[04/21 19:53:35    112s] Clock tree timing engine global stage delay update for delay_corner_ss_v1p08_125c:both.early...
[04/21 19:53:35    112s] End AAE Lib Interpolated Model. (MEM=3498.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:53:35    112s] Clock tree timing engine global stage delay update for delay_corner_ss_v1p08_125c:both.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:35    112s] Clock tree timing engine global stage delay update for delay_corner_ss_v1p08_125c:both.late...
[04/21 19:53:35    112s] Clock tree timing engine global stage delay update for delay_corner_ss_v1p08_125c:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:35    112s] Clock tree timing engine global stage delay update for delay_corner_ff_v1p32:both.early...
[04/21 19:53:35    112s] Clock tree timing engine global stage delay update for delay_corner_ff_v1p32:both.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:35    112s] Clock tree timing engine global stage delay update for delay_corner_ff_v1p32:both.late...
[04/21 19:53:35    112s] Clock tree timing engine global stage delay update for delay_corner_ff_v1p32:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:53:35    112s] Clock DAG hash : 6316338220786857835 14215136664691710719
[04/21 19:53:35    112s] CTS services accumulated run-time stats :
[04/21 19:53:35    112s]   delay calculator: calls=5957, total_wall_time=0.104s, mean_wall_time=0.017ms
[04/21 19:53:35    112s]   legalizer: calls=325, total_wall_time=0.003s, mean_wall_time=0.010ms
[04/21 19:53:35    112s]   steiner router: calls=5724, total_wall_time=0.046s, mean_wall_time=0.008ms
[04/21 19:53:35    112s] UM: Running design category ...
[04/21 19:53:35    112s] Cell ATmega328pb LLGs are deleted
[04/21 19:53:35    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:35    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:35    112s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3498.3M, EPOCH TIME: 1745240015.370732
[04/21 19:53:35    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:35    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:35    112s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3498.3M, EPOCH TIME: 1745240015.370977
[04/21 19:53:35    112s] Max number of tech site patterns supported in site array is 256.
[04/21 19:53:35    112s] Core basic site is HD_CoreSite
[04/21 19:53:35    112s] After signature check, allow fast init is false, keep pre-filter is true.
[04/21 19:53:35    112s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/21 19:53:35    112s] SiteArray: non-trimmed site array dimensions = 122 x 995
[04/21 19:53:35    112s] SiteArray: use 626,688 bytes
[04/21 19:53:35    112s] SiteArray: current memory after site array memory allocation 3498.3M
[04/21 19:53:35    112s] SiteArray: FP blocked sites are writable
[04/21 19:53:35    112s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3498.3M, EPOCH TIME: 1745240015.378405
[04/21 19:53:35    112s] Process 133 wires and vias for routing blockage analysis
[04/21 19:53:35    112s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3498.3M, EPOCH TIME: 1745240015.378481
[04/21 19:53:35    112s] SiteArray: number of non floorplan blocked sites for llg default is 121390
[04/21 19:53:35    112s] Atter site array init, number of instance map data is 0.
[04/21 19:53:35    112s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.008, REAL:0.008, MEM:3498.3M, EPOCH TIME: 1745240015.378730
[04/21 19:53:35    112s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.008, MEM:3498.3M, EPOCH TIME: 1745240015.379005
[04/21 19:53:35    112s] Cell ATmega328pb LLGs are deleted
[04/21 19:53:35    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:53:35    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:35    112s] # Resetting pin-track-align track data.
[04/21 19:53:35    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:35    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:35    113s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/21 19:53:35    113s] UM:          23.74             24                                      clock_opt_design
[04/21 19:53:35    113s] 
[04/21 19:53:35    113s] *** Summary of all messages that are not suppressed in this session:
[04/21 19:53:35    113s] Severity  ID               Count  Summary                                  
[04/21 19:53:35    113s] WARNING   IMPPTN-1250          9  Pin placement has been enabled on metal ...
[04/21 19:53:35    113s] WARNING   IMPEXT-6197          4  The Cap table file is not specified. Thi...
[04/21 19:53:35    113s] WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
[04/21 19:53:35    113s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[04/21 19:53:35    113s] WARNING   IMPCCOPT-1026        1  Did not meet the insertion delay target ...
[04/21 19:53:35    113s] WARNING   IMPCCOPT-1059        2  Slackened off %s from %s to %s.          
[04/21 19:53:35    113s] WARNING   IMPCCOPT-1058        4  Slackened off %s from %s to %s.          
[04/21 19:53:35    113s] WARNING   IMPCCOPT-1157        1  Did not meet the max_fanout constraint. ...
[04/21 19:53:35    113s] WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
[04/21 19:53:35    113s] WARNING   IMPCCOPT-1361        2  Routing configuration for %s nets in clo...
[04/21 19:53:35    113s] WARNING   IMPCCOPT-2431        1  Found %u pin(s) with annotated transitio...
[04/21 19:53:35    113s] WARNING   IMPCCOPT-5067     3021  Top layer net attribute %s for net %s is...
[04/21 19:53:35    113s] *** Message Summary: 3051 warning(s), 0 error(s)
[04/21 19:53:35    113s] 
[04/21 19:53:35    113s] *** clock_opt_design #1 [finish] () : cpu/real = 0:00:23.8/0:00:23.9 (1.0), totSession cpu/real = 0:01:53.1/0:03:59.2 (0.5), mem = 3514.3M
[04/21 19:53:35    113s] 
[04/21 19:53:35    113s] =============================================================================================
[04/21 19:53:35    113s]  Final TAT Report : clock_opt_design #1                                         23.30-p003_1
[04/21 19:53:35    113s] =============================================================================================
[04/21 19:53:35    113s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:53:35    113s] ---------------------------------------------------------------------------------------------
[04/21 19:53:35    113s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:53:35    113s] [ IncrReplace            ]      1   0:00:10.1  (  42.1 % )     0:00:11.8 /  0:00:11.7    1.0
[04/21 19:53:35    113s] [ RefinePlace            ]      6   0:00:01.1  (   4.8 % )     0:00:01.1 /  0:00:01.1    1.0
[04/21 19:53:35    113s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[04/21 19:53:35    113s] [ CTS                    ]      1   0:00:06.2  (  26.1 % )     0:00:20.2 /  0:00:20.0    1.0
[04/21 19:53:35    113s] [ EarlyGlobalRoute       ]      5   0:00:01.0  (   4.1 % )     0:00:01.0 /  0:00:00.9    1.0
[04/21 19:53:35    113s] [ ExtractRC              ]      4   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    0.9
[04/21 19:53:35    113s] [ FullDelayCalc          ]      3   0:00:03.7  (  15.4 % )     0:00:03.7 /  0:00:03.7    1.0
[04/21 19:53:35    113s] [ TimingUpdate           ]      3   0:00:00.3  (   1.2 % )     0:00:00.3 /  0:00:00.3    1.0
[04/21 19:53:35    113s] [ MISC                   ]          0:00:01.3  (   5.6 % )     0:00:01.3 /  0:00:01.3    1.0
[04/21 19:53:35    113s] ---------------------------------------------------------------------------------------------
[04/21 19:53:35    113s]  clock_opt_design #1 TOTAL          0:00:23.9  ( 100.0 % )     0:00:23.9 /  0:00:23.8    1.0
[04/21 19:53:35    113s] ---------------------------------------------------------------------------------------------
[04/21 19:53:35    113s] 
[04/21 19:53:35    113s] Ending "clock_opt_design" (total cpu=0:00:23.8, real=0:00:24.0, peak res=3023.9M, current mem=3000.2M)
[04/21 19:53:35    113s] <CMD> saveDesign DBS/cts.enc
[04/21 19:53:35    113s] #% Begin save design ... (date=04/21 19:53:35, mem=3000.2M)
[04/21 19:53:35    113s] INFO: Current data have to be saved into a temporary db: 'cts.enc.dat.tmp' first. It will be renamed to the correct name 'cts.enc.dat' after the old db was deleted.
[04/21 19:53:35    113s] % Begin Save ccopt configuration ... (date=04/21 19:53:35, mem=3000.2M)
[04/21 19:53:35    113s] % End Save ccopt configuration ... (date=04/21 19:53:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=3000.8M, current mem=3000.8M)
[04/21 19:53:35    113s] % Begin Save netlist data ... (date=04/21 19:53:35, mem=3000.8M)
[04/21 19:53:35    113s] Writing Binary DB to DBS/cts.enc.dat.tmp/ATmega328pb.v.bin in single-threaded mode...
[04/21 19:53:35    113s] % End Save netlist data ... (date=04/21 19:53:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=3000.8M, current mem=3000.8M)
[04/21 19:53:35    113s] Saving symbol-table file ...
[04/21 19:53:35    113s] Saving congestion map file DBS/cts.enc.dat.tmp/ATmega328pb.route.congmap.gz ...
[04/21 19:53:35    113s] % Begin Save AAE data ... (date=04/21 19:53:35, mem=3000.8M)
[04/21 19:53:35    113s] Saving AAE Data ...
[04/21 19:53:35    113s] % End Save AAE data ... (date=04/21 19:53:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=3000.8M, current mem=3000.8M)
[04/21 19:53:36    113s] Saving preference file DBS/cts.enc.dat.tmp/gui.pref.tcl ...
[04/21 19:53:36    113s] Saving mode setting ...
[04/21 19:53:36    113s] Saving root attributes to be loaded post write_db ...
[04/21 19:53:36    113s] Saving global file ...
[04/21 19:53:36    113s] Saving root attributes to be loaded previous write_db ...
[04/21 19:53:36    113s] % Begin Save floorplan data ... (date=04/21 19:53:36, mem=3001.9M)
[04/21 19:53:36    113s] Saving floorplan file ...
[04/21 19:53:36    113s] % End Save floorplan data ... (date=04/21 19:53:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=3001.9M, current mem=3001.9M)
[04/21 19:53:36    113s] Saving PG file DBS/cts.enc.dat.tmp/ATmega328pb.pg.gz, version#2, (Created by Innovus v23.30-p003_1 on Mon Apr 21 19:53:36 2025)
[04/21 19:53:36    113s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3404.9M) ***
[04/21 19:53:36    113s] *info - save blackBox cells to lef file DBS/cts.enc.dat.tmp/ATmega328pb.bbox.lef
[04/21 19:53:36    113s] Saving Drc markers ...
[04/21 19:53:36    113s] ... No Drc file written since there is no markers found.
[04/21 19:53:36    113s] % Begin Save placement data ... (date=04/21 19:53:36, mem=3001.9M)
[04/21 19:53:36    113s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/21 19:53:36    113s] Save Adaptive View Pruning View Names to Binary file
[04/21 19:53:36    113s] view_ss_v1p08_125c
[04/21 19:53:36    113s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3408.9M) ***
[04/21 19:53:36    114s] % End Save placement data ... (date=04/21 19:53:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=3002.1M, current mem=3002.1M)
[04/21 19:53:36    114s] % Begin Save routing data ... (date=04/21 19:53:36, mem=3002.1M)
[04/21 19:53:36    114s] Saving route file ...
[04/21 19:53:36    114s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3405.9M) ***
[04/21 19:53:36    114s] % End Save routing data ... (date=04/21 19:53:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=3002.1M, current mem=3002.1M)
[04/21 19:53:36    114s] Saving property file DBS/cts.enc.dat.tmp/ATmega328pb.prop
[04/21 19:53:36    114s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3408.9M) ***
[04/21 19:53:36    114s] #Saving pin access data to file DBS/cts.enc.dat.tmp/ATmega328pb.apa ...
[04/21 19:53:36    114s] #
[04/21 19:53:36    114s] % Begin Save power constraints data ... (date=04/21 19:53:36, mem=3002.1M)
[04/21 19:53:37    114s] % End Save power constraints data ... (date=04/21 19:53:36, total cpu=0:00:00.0, real=0:00:01.0, peak res=3002.1M, current mem=3002.1M)
[04/21 19:53:37    114s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[04/21 19:53:37    114s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[04/21 19:53:37    114s] Generated self-contained design cts.enc.dat.tmp
[04/21 19:53:37    114s] #% End save design ... (date=04/21 19:53:37, total cpu=0:00:01.3, real=0:00:02.0, peak res=3002.9M, current mem=3002.9M)
[04/21 19:53:37    114s] *** Message Summary: 0 warning(s), 0 error(s)
[04/21 19:53:37    114s] 
[04/21 19:53:37    114s] <CMD> timeDesign -postCTS -setup -expandReg2Reg -pathReports -drvReports -slackReports -numPaths 50 -prefix ATmega328pb_postCTS -outDir reports
[04/21 19:53:37    114s] *** timeDesign #2 [begin] () : totSession cpu/real = 0:01:54.4/0:04:00.8 (0.5), mem = 3421.5M
[04/21 19:53:37    114s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3421.5M, EPOCH TIME: 1745240017.238574
[04/21 19:53:37    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:37    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:37    114s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3421.5M, EPOCH TIME: 1745240017.238625
[04/21 19:53:37    114s] Start to check current routing status for nets...
[04/21 19:53:37    114s] All nets are already routed correctly.
[04/21 19:53:37    114s] End to check current routing status for nets (mem=3421.5M)
[04/21 19:53:37    114s] Effort level <high> specified for reg2reg path_group
[04/21 19:53:37    114s] Effort level <high> specified for reg2cgate path_group
[04/21 19:53:37    114s] Cell ATmega328pb LLGs are deleted
[04/21 19:53:37    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:37    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:37    114s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3401.5M, EPOCH TIME: 1745240017.381982
[04/21 19:53:37    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:37    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:37    114s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3401.5M, EPOCH TIME: 1745240017.382123
[04/21 19:53:37    114s] Max number of tech site patterns supported in site array is 256.
[04/21 19:53:37    114s] Core basic site is HD_CoreSite
[04/21 19:53:37    114s] After signature check, allow fast init is false, keep pre-filter is true.
[04/21 19:53:37    114s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/21 19:53:37    114s] SiteArray: non-trimmed site array dimensions = 122 x 995
[04/21 19:53:37    114s] SiteArray: use 626,688 bytes
[04/21 19:53:37    114s] SiteArray: current memory after site array memory allocation 3401.5M
[04/21 19:53:37    114s] SiteArray: FP blocked sites are writable
[04/21 19:53:37    114s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3401.5M, EPOCH TIME: 1745240017.389826
[04/21 19:53:37    114s] Process 133 wires and vias for routing blockage analysis
[04/21 19:53:37    114s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3401.5M, EPOCH TIME: 1745240017.389908
[04/21 19:53:37    114s] SiteArray: number of non floorplan blocked sites for llg default is 121390
[04/21 19:53:37    114s] Atter site array init, number of instance map data is 0.
[04/21 19:53:37    114s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.008, REAL:0.008, MEM:3401.5M, EPOCH TIME: 1745240017.390184
[04/21 19:53:37    114s] 
[04/21 19:53:37    114s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:53:37    114s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:53:37    114s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.009, REAL:0.009, MEM:3401.5M, EPOCH TIME: 1745240017.390963
[04/21 19:53:37    114s] Cell ATmega328pb LLGs are deleted
[04/21 19:53:37    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:53:37    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:38    115s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_ss_v1p08_125c view_ff_v1p32 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   |reg2cgate| default |flop2flop|
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  | 47.806  |  0.000  |  0.124  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  4017   |    1    |  3227   |  2171   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.006   |      1 (1)       |
|   max_tran     |      1 (2)       |   -1.894   |      2 (4)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.575%
Routing Overflow: 0.00% H and 0.03% V
------------------------------------------------------------------

[04/21 19:53:38    115s] Reported timing to dir reports
[04/21 19:53:38    115s] Total CPU time: 0.94 sec
[04/21 19:53:38    115s] Total Real time: 1.0 sec
[04/21 19:53:38    115s] Total Memory Usage: 3400.664062 Mbytes
[04/21 19:53:38    115s] Info: pop threads available for lower-level modules during optimization.
[04/21 19:53:38    115s] *** timeDesign #2 [finish] () : cpu/real = 0:00:00.9/0:00:01.1 (0.8), totSession cpu/real = 0:01:55.3/0:04:02.0 (0.5), mem = 3400.7M
[04/21 19:53:38    115s] 
[04/21 19:53:38    115s] =============================================================================================
[04/21 19:53:38    115s]  Final TAT Report : timeDesign #2                                               23.30-p003_1
[04/21 19:53:38    115s] =============================================================================================
[04/21 19:53:38    115s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:53:38    115s] ---------------------------------------------------------------------------------------------
[04/21 19:53:38    115s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:53:38    115s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.5 % )     0:00:01.0 /  0:00:00.8    0.8
[04/21 19:53:38    115s] [ DrvReport              ]      1   0:00:00.4  (  35.9 % )     0:00:00.4 /  0:00:00.2    0.5
[04/21 19:53:38    115s] [ UpdateTimingGraph      ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[04/21 19:53:38    115s] [ TimingUpdate           ]      1   0:00:00.3  (  27.3 % )     0:00:00.3 /  0:00:00.3    1.0
[04/21 19:53:38    115s] [ TimingReport           ]      1   0:00:00.1  (   6.6 % )     0:00:00.1 /  0:00:00.1    0.9
[04/21 19:53:38    115s] [ GenerateReports        ]      1   0:00:00.2  (  13.9 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 19:53:38    115s] [ MISC                   ]          0:00:00.2  (  14.8 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 19:53:38    115s] ---------------------------------------------------------------------------------------------
[04/21 19:53:38    115s]  timeDesign #2 TOTAL                0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:00.9    0.8
[04/21 19:53:38    115s] ---------------------------------------------------------------------------------------------
[04/21 19:53:38    115s] 
[04/21 19:53:38    115s] <CMD> timeDesign -postCTS -hold -expandReg2Reg -pathReports -slackReports -numPaths 50 -prefix ATmega328pb_postCTS -outDir reports
[04/21 19:53:38    115s] *** timeDesign #3 [begin] () : totSession cpu/real = 0:01:55.3/0:04:02.0 (0.5), mem = 3400.7M
[04/21 19:53:38    115s] 
[04/21 19:53:38    115s] TimeStamp Deleting Cell Server Begin ...
[04/21 19:53:38    115s] 
[04/21 19:53:38    115s] TimeStamp Deleting Cell Server End ...
[04/21 19:53:38    115s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3356.7M, EPOCH TIME: 1745240018.416477
[04/21 19:53:38    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:38    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:38    115s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3356.7M, EPOCH TIME: 1745240018.416533
[04/21 19:53:38    115s] Start to check current routing status for nets...
[04/21 19:53:38    115s] All nets are already routed correctly.
[04/21 19:53:38    115s] End to check current routing status for nets (mem=3356.7M)
[04/21 19:53:38    115s] Effort level <high> specified for reg2reg path_group
[04/21 19:53:38    115s] Effort level <high> specified for reg2cgate path_group
[04/21 19:53:38    115s] Cell ATmega328pb LLGs are deleted
[04/21 19:53:38    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:38    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:38    115s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3371.2M, EPOCH TIME: 1745240018.646765
[04/21 19:53:38    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:38    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:38    115s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3371.2M, EPOCH TIME: 1745240018.646908
[04/21 19:53:38    115s] Max number of tech site patterns supported in site array is 256.
[04/21 19:53:38    115s] Core basic site is HD_CoreSite
[04/21 19:53:38    115s] After signature check, allow fast init is true, keep pre-filter is true.
[04/21 19:53:38    115s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/21 19:53:38    115s] Fast DP-INIT is on for default
[04/21 19:53:38    115s] Atter site array init, number of instance map data is 0.
[04/21 19:53:38    115s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.007, REAL:0.008, MEM:3371.2M, EPOCH TIME: 1745240018.654444
[04/21 19:53:38    115s] 
[04/21 19:53:38    115s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:53:38    115s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:53:38    115s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.008, MEM:3371.2M, EPOCH TIME: 1745240018.655249
[04/21 19:53:38    115s] Cell ATmega328pb LLGs are deleted
[04/21 19:53:38    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:53:38    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:38    115s] OPTC: user 20.0
[04/21 19:53:38    115s] Starting delay calculation for Hold views
[04/21 19:53:38    115s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/21 19:53:38    115s] #################################################################################
[04/21 19:53:38    115s] # Design Stage: PreRoute
[04/21 19:53:38    115s] # Design Name: ATmega328pb
[04/21 19:53:38    115s] # Design Mode: 90nm
[04/21 19:53:38    115s] # Analysis Mode: MMMC OCV 
[04/21 19:53:38    115s] # Parasitics Mode: No SPEF/RCDB 
[04/21 19:53:38    115s] # Signoff Settings: SI Off 
[04/21 19:53:38    115s] #################################################################################
[04/21 19:53:38    115s] Calculate late delays in OCV mode...
[04/21 19:53:38    115s] Calculate early delays in OCV mode...
[04/21 19:53:38    115s] Calculate late delays in OCV mode...
[04/21 19:53:38    115s] Calculate early delays in OCV mode...
[04/21 19:53:38    115s] Topological Sorting (REAL = 0:00:00.0, MEM = 3386.0M, InitMEM = 3386.0M)
[04/21 19:53:38    115s] Start delay calculation (fullDC) (1 T). (MEM=2990.09)
[04/21 19:53:38    115s] End AAE Lib Interpolated Model. (MEM=3394.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:53:39    116s] Total number of fetched objects 9796
[04/21 19:53:40    117s] Total number of fetched objects 9796
[04/21 19:53:40    117s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:53:40    117s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:53:40    117s] End delay calculation. (MEM=3015.25 CPU=0:00:01.5 REAL=0:00:01.0)
[04/21 19:53:40    117s] End delay calculation (fullDC). (MEM=3015.25 CPU=0:00:01.7 REAL=0:00:02.0)
[04/21 19:53:40    117s] *** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 3435.9M) ***
[04/21 19:53:40    117s] *** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:02.0 totSessionCpu=0:01:58 mem=3459.9M)
[04/21 19:53:41    118s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_ss_v1p08_125c view_ff_v1p32 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   |reg2cgate| default |flop2flop|
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -24.936 | -24.936 | -2.324  | -0.291  |
|           TNS (ns):| -1771.9 | -24.936 | -1734.8 | -12.234 |
|    Violating Paths:|  1784   |    1    |  1689   |   96    |
|          All Paths:|  4017   |    1    |  3227   |  2171   |
+--------------------+---------+---------+---------+---------+

Density: 69.575%
Routing Overflow: 0.00% H and 0.03% V
------------------------------------------------------------------

[04/21 19:53:41    118s] Reported timing to dir reports
[04/21 19:53:41    118s] Total CPU time: 2.77 sec
[04/21 19:53:41    118s] Total Real time: 3.0 sec
[04/21 19:53:41    118s] Total Memory Usage: 3341.929688 Mbytes
[04/21 19:53:41    118s] *** timeDesign #3 [finish] () : cpu/real = 0:00:02.8/0:00:02.8 (1.0), totSession cpu/real = 0:01:58.1/0:04:04.7 (0.5), mem = 3341.9M
[04/21 19:53:41    118s] 
[04/21 19:53:41    118s] =============================================================================================
[04/21 19:53:41    118s]  Final TAT Report : timeDesign #3                                               23.30-p003_1
[04/21 19:53:41    118s] =============================================================================================
[04/21 19:53:41    118s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:53:41    118s] ---------------------------------------------------------------------------------------------
[04/21 19:53:41    118s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:53:41    118s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.6 % )     0:00:02.4 /  0:00:02.4    1.0
[04/21 19:53:41    118s] [ UpdateTimingGraph      ]      1   0:00:00.1  (   4.8 % )     0:00:02.3 /  0:00:02.3    1.0
[04/21 19:53:41    118s] [ FullDelayCalc          ]      1   0:00:01.8  (  66.2 % )     0:00:01.8 /  0:00:01.8    1.0
[04/21 19:53:41    118s] [ TimingUpdate           ]      1   0:00:00.3  (  10.5 % )     0:00:00.3 /  0:00:00.3    1.0
[04/21 19:53:41    118s] [ TimingReport           ]      1   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:53:41    118s] [ GenerateReports        ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:53:41    118s] [ MISC                   ]          0:00:00.3  (  12.4 % )     0:00:00.3 /  0:00:00.3    1.0
[04/21 19:53:41    118s] ---------------------------------------------------------------------------------------------
[04/21 19:53:41    118s]  timeDesign #3 TOTAL                0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:02.8    1.0
[04/21 19:53:41    118s] ---------------------------------------------------------------------------------------------
[04/21 19:53:41    118s] 
[04/21 19:53:41    118s] <CMD> optDesign -postCTS
[04/21 19:53:41    118s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2941.1M, totSessionCpu=0:01:58 **
[04/21 19:53:41    118s] 
[04/21 19:53:41    118s] Active Setup views: view_ss_v1p08_125c view_ff_v1p32 
[04/21 19:53:41    118s] *** optDesign #1 [begin] () : totSession cpu/real = 0:01:58.1/0:04:04.7 (0.5), mem = 3341.9M
[04/21 19:53:41    118s] Info: 1 threads available for lower-level modules during optimization.
[04/21 19:53:41    118s] GigaOpt running with 1 threads.
[04/21 19:53:41    118s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:58.1/0:04:04.7 (0.5), mem = 3341.9M
[04/21 19:53:41    118s] **INFO: User settings:
[04/21 19:53:41    118s] setDesignMode -bottomRoutingLayer                       METAL1
[04/21 19:53:41    118s] setDesignMode -topRoutingLayer                          METAL5
[04/21 19:53:41    118s] setExtractRCMode -engine                                preRoute
[04/21 19:53:41    118s] setDelayCalMode -enable_high_fanout                     true
[04/21 19:53:41    118s] setDelayCalMode -eng_enablePrePlacedFlow                false
[04/21 19:53:41    118s] setDelayCalMode -engine                                 aae
[04/21 19:53:41    118s] setDelayCalMode -ignoreNetLoad                          false
[04/21 19:53:41    118s] setDelayCalMode -socv_accuracy_mode                     low
[04/21 19:53:41    118s] setOptMode -opt_drv_margin                              0
[04/21 19:53:41    118s] setOptMode -opt_enable_podv2_clock_opt_flow             true
[04/21 19:53:41    118s] setOptMode -opt_drv                                     true
[04/21 19:53:41    118s] setOptMode -opt_resize_flip_flops                       true
[04/21 19:53:41    118s] setOptMode -opt_view_pruning_placement_setup_view_list  { view_ss_v1p08_125c  }
[04/21 19:53:41    118s] setOptMode -opt_preserve_all_sequential                 false
[04/21 19:53:41    118s] setOptMode -opt_setup_target_slack                      0
[04/21 19:53:41    118s] setPlaceMode -place_global_place_io_pins                true
[04/21 19:53:41    118s] setAnalysisMode -analysisType                           onChipVariation
[04/21 19:53:41    118s] setAnalysisMode -checkType                              setup
[04/21 19:53:41    118s] setAnalysisMode -clkSrcPath                             true
[04/21 19:53:41    118s] setAnalysisMode -clockPropagation                       sdcControl
[04/21 19:53:41    118s] setAnalysisMode -cppr                                   both
[04/21 19:53:41    118s] setAnalysisMode -skew                                   true
[04/21 19:53:41    118s] setAnalysisMode -usefulSkew                             true
[04/21 19:53:41    118s] 
[04/21 19:53:41    118s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/21 19:53:41    118s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/21 19:53:41    118s] 
[04/21 19:53:41    118s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/21 19:53:41    118s] Summary for sequential cells identification: 
[04/21 19:53:41    118s]   Identified SBFF number: 158
[04/21 19:53:41    118s]   Identified MBFF number: 0
[04/21 19:53:41    118s]   Identified SB Latch number: 24
[04/21 19:53:41    118s]   Identified MB Latch number: 0
[04/21 19:53:41    118s]   Not identified SBFF number: 0
[04/21 19:53:41    118s]   Not identified MBFF number: 0
[04/21 19:53:41    118s]   Not identified SB Latch number: 0
[04/21 19:53:41    118s]   Not identified MB Latch number: 0
[04/21 19:53:41    118s]   Number of sequential cells which are not FFs: 26
[04/21 19:53:41    118s]  Visiting view : view_ss_v1p08_125c
[04/21 19:53:41    118s]    : PowerDomain = none : Weighted F : unweighted  = 79.20 (1.000) with rcCorner = 0
[04/21 19:53:41    118s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:53:41    118s]  Visiting view : view_ff_v1p32
[04/21 19:53:41    118s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = 1
[04/21 19:53:41    118s]    : PowerDomain = none : Weighted F : unweighted  = 25.20 (1.000) with rcCorner = -1
[04/21 19:53:41    118s]  Visiting view : view_ss_v1p08_125c
[04/21 19:53:41    118s]    : PowerDomain = none : Weighted F : unweighted  = 79.20 (1.000) with rcCorner = 0
[04/21 19:53:41    118s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:53:41    118s]  Visiting view : view_ff_v1p32
[04/21 19:53:41    118s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = 1
[04/21 19:53:41    118s]    : PowerDomain = none : Weighted F : unweighted  = 25.20 (1.000) with rcCorner = -1
[04/21 19:53:41    118s] TLC MultiMap info (StdDelay):
[04/21 19:53:41    118s]   : delay_corner_ff_v1p32 + scc013ull_hd_rvt_ff_v1p32_-40c_basic + 1 + no RcCorner := 25.2ps
[04/21 19:53:41    118s]   : delay_corner_ff_v1p32 + scc013ull_hd_rvt_ff_v1p32_-40c_basic + 1 + rc_best := 26.5ps
[04/21 19:53:41    118s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + no RcCorner := 71.4ps
[04/21 19:53:41    118s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + rc_worst := 79.2ps
[04/21 19:53:41    118s]  Setting StdDelay to: 79.2ps
[04/21 19:53:41    118s] 
[04/21 19:53:41    118s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/21 19:53:41    118s] Need call spDPlaceInit before registerPrioInstLoc.
[04/21 19:53:41    118s] OPERPROF: Starting DPlace-Init at level 1, MEM:3362.2M, EPOCH TIME: 1745240021.335953
[04/21 19:53:41    118s] Processing tracks to init pin-track alignment.
[04/21 19:53:41    118s] z: 2, totalTracks: 1
[04/21 19:53:41    118s] z: 4, totalTracks: 1
[04/21 19:53:41    118s] z: 6, totalTracks: 1
[04/21 19:53:41    118s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:53:41    118s] Cell ATmega328pb LLGs are deleted
[04/21 19:53:41    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:41    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:41    118s] # Building ATmega328pb llgBox search-tree.
[04/21 19:53:41    118s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3362.2M, EPOCH TIME: 1745240021.339589
[04/21 19:53:41    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:41    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:41    118s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3362.2M, EPOCH TIME: 1745240021.339858
[04/21 19:53:41    118s] Max number of tech site patterns supported in site array is 256.
[04/21 19:53:41    118s] Core basic site is HD_CoreSite
[04/21 19:53:41    118s] After signature check, allow fast init is true, keep pre-filter is true.
[04/21 19:53:41    118s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/21 19:53:41    118s] Fast DP-INIT is on for default
[04/21 19:53:41    118s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/21 19:53:41    118s] Atter site array init, number of instance map data is 0.
[04/21 19:53:41    118s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.008, REAL:0.008, MEM:3362.2M, EPOCH TIME: 1745240021.347758
[04/21 19:53:41    118s] 
[04/21 19:53:41    118s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:53:41    118s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:53:41    118s] OPERPROF:     Starting CMU at level 3, MEM:3362.2M, EPOCH TIME: 1745240021.348337
[04/21 19:53:41    118s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3362.2M, EPOCH TIME: 1745240021.348786
[04/21 19:53:41    118s] 
[04/21 19:53:41    118s] Bad Lib Cell Checking (CMU) is done! (0)
[04/21 19:53:41    118s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:3362.2M, EPOCH TIME: 1745240021.349236
[04/21 19:53:41    118s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3362.2M, EPOCH TIME: 1745240021.349257
[04/21 19:53:41    118s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3362.2M, EPOCH TIME: 1745240021.349307
[04/21 19:53:41    118s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3362.2MB).
[04/21 19:53:41    118s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:3362.2M, EPOCH TIME: 1745240021.350807
[04/21 19:53:41    118s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3362.2M, EPOCH TIME: 1745240021.350909
[04/21 19:53:41    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:53:41    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:41    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:41    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:41    118s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.015, REAL:0.015, MEM:3358.2M, EPOCH TIME: 1745240021.366326
[04/21 19:53:41    118s] 
[04/21 19:53:41    118s] Creating Lib Analyzer ...
[04/21 19:53:41    118s] Total number of usable buffers from Lib Analyzer: 38 ( CLKBUFHDV2 CLKBUFHDV1 CLKBUFHDV0 BUFHDVL BUFHDV2RD BUFHDV2 BUFHDV1RD BUFHDV1 BUFHDV0RD BUFHDV0 CLKBUFHDV4 CLKBUFHDV3 BUFHDV4 BUFHDV3RD BUFHDV3 BUFHDV4RD CLKBUFHDV6 BUFHDV6RD BUFHDV6 DEL1HDV4 CLKBUFHDV8 BUFHDV8 BUFHDV8RD CLKBUFHDV12 BUFHDV12 CLKBUFHDV16 BUFHDV12RD BUFHDV16 CLKBUFHDV20 BUFHDV20 BUFHDV16RD CLKBUFHDV24 BUFHDV24 BUFHDV20RD CLKBUFHDV32 BUFHDV24RD BUFHDV32 BUFHDV32RD)
[04/21 19:53:41    118s] Total number of usable inverters from Lib Analyzer: 24 ( INHDVL INHDV2 INHDV1 INHDV0 CLKINHDV2 CLKINHDV1 CLKINHDV0 INHDV4 INHDV3 CLKINHDV4 CLKINHDV3 INHDV6 CLKINHDV6 INHDV8 CLKINHDV8 INHDV12 CLKINHDV12 CLKINHDV16 INHDV16 CLKINHDV20 INHDV20 CLKINHDV24 INHDV24 INHDV32)
[04/21 19:53:41    118s] Total number of usable delay cells from Lib Analyzer: 15 ( DEL1HDV2 DEL1HDV1 DEL1HDV0 DEL2HDV2 DEL2HDV1 DEL2HDV0 DEL3HDV2 DEL3HDV1 DEL3HDV0 DEL2HDV4 DEL4HDV2 DEL4HDV1 DEL4HDV0 DEL3HDV4 DEL4HDV4)
[04/21 19:53:41    118s] 
[04/21 19:53:41    118s] {RT rc_worst 0 2 5  0}
[04/21 19:53:41    118s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:59 mem=3380.3M
[04/21 19:53:41    118s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:59 mem=3380.3M
[04/21 19:53:41    118s] Creating Lib Analyzer, finished. 
[04/21 19:53:42    118s] Effort level <high> specified for reg2reg path_group
[04/21 19:53:42    119s] Effort level <high> specified for reg2cgate path_group
[04/21 19:53:42    119s] Info: IPO magic value 0x8077BEEF.
[04/21 19:53:42    119s] Info: Using SynthesisEngine executable '/home/cadence/DDIEXPORT23.30.000/INNOVUS231/bin/innovus_'.
[04/21 19:53:42    119s]       SynthesisEngine workers will not check out additional licenses.
[04/21 19:53:48    119s] **INFO: Using Advanced Metric Collection system.
[04/21 19:53:48    119s] **optDesign ... cpu = 0:00:01, real = 0:00:07, mem = 2977.6M, totSessionCpu=0:01:59 **
[04/21 19:53:48    119s] #optDebug: { P: 90 W: 9201 FE: standard PE: none LDR: 1}
[04/21 19:53:48    119s] *** optDesign -postCTS ***
[04/21 19:53:48    119s] DRC Margin: user margin 0.0; extra margin 0.2
[04/21 19:53:48    119s] Hold Target Slack: user slack 0
[04/21 19:53:48    119s] Setup Target Slack: user slack 0; extra slack 0.0
[04/21 19:53:48    119s] setUsefulSkewMode -opt_skew_eco_route false
[04/21 19:53:48    119s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3382.3M, EPOCH TIME: 1745240028.178160
[04/21 19:53:48    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:48    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:48    119s] 
[04/21 19:53:48    119s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:53:48    119s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:53:48    119s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.008, MEM:3382.3M, EPOCH TIME: 1745240028.186623
[04/21 19:53:48    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:53:48    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:48    119s] 
[04/21 19:53:48    119s] TimeStamp Deleting Cell Server Begin ...
[04/21 19:53:48    119s] Deleting Lib Analyzer.
[04/21 19:53:48    119s] 
[04/21 19:53:48    119s] TimeStamp Deleting Cell Server End ...
[04/21 19:53:48    119s] Multi-VT timing optimization disabled based on library information.
[04/21 19:53:48    119s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/21 19:53:48    119s] 
[04/21 19:53:48    119s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/21 19:53:48    119s] Summary for sequential cells identification: 
[04/21 19:53:48    119s]   Identified SBFF number: 158
[04/21 19:53:48    119s]   Identified MBFF number: 0
[04/21 19:53:48    119s]   Identified SB Latch number: 24
[04/21 19:53:48    119s]   Identified MB Latch number: 0
[04/21 19:53:48    119s]   Not identified SBFF number: 0
[04/21 19:53:48    119s]   Not identified MBFF number: 0
[04/21 19:53:48    119s]   Not identified SB Latch number: 0
[04/21 19:53:48    119s]   Not identified MB Latch number: 0
[04/21 19:53:48    119s]   Number of sequential cells which are not FFs: 26
[04/21 19:53:48    119s]  Visiting view : view_ss_v1p08_125c
[04/21 19:53:48    119s]    : PowerDomain = none : Weighted F : unweighted  = 79.20 (1.000) with rcCorner = 0
[04/21 19:53:48    119s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:53:48    119s]  Visiting view : view_ff_v1p32
[04/21 19:53:48    119s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = 1
[04/21 19:53:48    119s]    : PowerDomain = none : Weighted F : unweighted  = 25.20 (1.000) with rcCorner = -1
[04/21 19:53:48    119s]  Visiting view : view_ss_v1p08_125c
[04/21 19:53:48    119s]    : PowerDomain = none : Weighted F : unweighted  = 79.20 (1.000) with rcCorner = 0
[04/21 19:53:48    119s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:53:48    119s]  Visiting view : view_ff_v1p32
[04/21 19:53:48    119s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = 1
[04/21 19:53:48    119s]    : PowerDomain = none : Weighted F : unweighted  = 25.20 (1.000) with rcCorner = -1
[04/21 19:53:48    119s] TLC MultiMap info (StdDelay):
[04/21 19:53:48    119s]   : delay_corner_ff_v1p32 + scc013ull_hd_rvt_ff_v1p32_-40c_basic + 1 + no RcCorner := 25.2ps
[04/21 19:53:48    119s]   : delay_corner_ff_v1p32 + scc013ull_hd_rvt_ff_v1p32_-40c_basic + 1 + rc_best := 26.5ps
[04/21 19:53:48    119s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + no RcCorner := 71.4ps
[04/21 19:53:48    119s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + rc_worst := 79.2ps
[04/21 19:53:48    119s]  Setting StdDelay to: 79.2ps
[04/21 19:53:48    119s] 
[04/21 19:53:48    119s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/21 19:53:48    119s] 
[04/21 19:53:48    119s] TimeStamp Deleting Cell Server Begin ...
[04/21 19:53:48    119s] 
[04/21 19:53:48    119s] TimeStamp Deleting Cell Server End ...
[04/21 19:53:48    119s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3382.3M, EPOCH TIME: 1745240028.294303
[04/21 19:53:48    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:48    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:48    119s] Cell ATmega328pb LLGs are deleted
[04/21 19:53:48    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:48    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:48    119s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3375.3M, EPOCH TIME: 1745240028.294757
[04/21 19:53:48    119s] Start to check current routing status for nets...
[04/21 19:53:48    119s] All nets are already routed correctly.
[04/21 19:53:48    119s] End to check current routing status for nets (mem=3375.3M)
[04/21 19:53:48    119s] 
[04/21 19:53:48    119s] Creating Lib Analyzer ...
[04/21 19:53:48    119s] 
[04/21 19:53:48    119s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/21 19:53:48    119s] Summary for sequential cells identification: 
[04/21 19:53:48    119s]   Identified SBFF number: 158
[04/21 19:53:48    119s]   Identified MBFF number: 0
[04/21 19:53:48    119s]   Identified SB Latch number: 24
[04/21 19:53:48    119s]   Identified MB Latch number: 0
[04/21 19:53:48    119s]   Not identified SBFF number: 0
[04/21 19:53:48    119s]   Not identified MBFF number: 0
[04/21 19:53:48    119s]   Not identified SB Latch number: 0
[04/21 19:53:48    119s]   Not identified MB Latch number: 0
[04/21 19:53:48    119s]   Number of sequential cells which are not FFs: 26
[04/21 19:53:48    119s]  Visiting view : view_ss_v1p08_125c
[04/21 19:53:48    119s]    : PowerDomain = none : Weighted F : unweighted  = 79.30 (1.000) with rcCorner = 0
[04/21 19:53:48    119s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:53:48    119s]  Visiting view : view_ff_v1p32
[04/21 19:53:48    119s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = 1
[04/21 19:53:48    119s]    : PowerDomain = none : Weighted F : unweighted  = 25.20 (1.000) with rcCorner = -1
[04/21 19:53:48    119s]  Visiting view : view_ss_v1p08_125c
[04/21 19:53:48    119s]    : PowerDomain = none : Weighted F : unweighted  = 79.30 (1.000) with rcCorner = 0
[04/21 19:53:48    119s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:53:48    119s]  Visiting view : view_ff_v1p32
[04/21 19:53:48    119s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = 1
[04/21 19:53:48    119s]    : PowerDomain = none : Weighted F : unweighted  = 25.20 (1.000) with rcCorner = -1
[04/21 19:53:48    119s] TLC MultiMap info (StdDelay):
[04/21 19:53:48    119s]   : delay_corner_ff_v1p32 + scc013ull_hd_rvt_ff_v1p32_-40c_basic + 1 + no RcCorner := 25.2ps
[04/21 19:53:48    119s]   : delay_corner_ff_v1p32 + scc013ull_hd_rvt_ff_v1p32_-40c_basic + 1 + rc_best := 26.5ps
[04/21 19:53:48    119s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + no RcCorner := 71.4ps
[04/21 19:53:48    119s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + rc_worst := 79.3ps
[04/21 19:53:48    119s]  Setting StdDelay to: 79.3ps
[04/21 19:53:48    119s] 
[04/21 19:53:48    119s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/21 19:53:48    119s] Total number of usable buffers from Lib Analyzer: 20 ( CLKBUFHDV2 BUFHDV2RD BUFHDV2 BUFHDV1RD BUFHDV0 CLKBUFHDV4 BUFHDV4 BUFHDV4RD BUFHDV6RD BUFHDV6 CLKBUFHDV8 BUFHDV8 BUFHDV8RD CLKBUFHDV12 BUFHDV12 CLKBUFHDV16 CLKBUFHDV20 CLKBUFHDV24 CLKBUFHDV32 BUFHDV32RD)
[04/21 19:53:48    119s] Total number of usable inverters from Lib Analyzer: 18 ( INHDVL INHDV2 INHDV1 INHDV0 CLKINHDV2 CLKINHDV1 CLKINHDV0 INHDV4 CLKINHDV4 INHDV6 CLKINHDV6 INHDV8 CLKINHDV8 CLKINHDV12 CLKINHDV16 CLKINHDV20 CLKINHDV24 INHDV32)
[04/21 19:53:48    119s] Total number of usable delay cells from Lib Analyzer: 15 ( DEL1HDV2 DEL1HDV1 DEL1HDV0 DEL2HDV2 DEL2HDV1 DEL2HDV0 DEL3HDV2 DEL3HDV1 DEL3HDV0 DEL2HDV4 DEL4HDV2 DEL4HDV1 DEL4HDV0 DEL3HDV4 DEL4HDV4)
[04/21 19:53:48    119s] 
[04/21 19:53:48    119s] {RT rc_worst 0 2 5  0}
[04/21 19:53:48    119s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:00 mem=3383.3M
[04/21 19:53:48    119s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:00 mem=3383.3M
[04/21 19:53:48    119s] Creating Lib Analyzer, finished. 
[04/21 19:53:48    119s] #optDebug: Start CG creation (mem=3412.4M)
[04/21 19:53:48    119s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:53:48    119s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:53:48    119s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:53:48    119s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:53:48    119s] ToF 1624.8030um
[04/21 19:53:48    119s] (cpu=0:00:00.2, mem=3503.0M)
[04/21 19:53:48    119s]  ...processing cgPrt (cpu=0:00:00.2, mem=3503.0M)
[04/21 19:53:48    119s]  ...processing cgEgp (cpu=0:00:00.2, mem=3503.0M)
[04/21 19:53:48    119s]  ...processing cgPbk (cpu=0:00:00.2, mem=3503.0M)
[04/21 19:53:48    119s]  ...processing cgNrb(cpu=0:00:00.2, mem=3503.0M)
[04/21 19:53:48    119s]  ...processing cgObs (cpu=0:00:00.2, mem=3503.0M)
[04/21 19:53:48    119s]  ...processing cgCon (cpu=0:00:00.2, mem=3503.0M)
[04/21 19:53:48    119s]  ...processing cgPdm (cpu=0:00:00.2, mem=3503.0M)
[04/21 19:53:48    119s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=3503.0M)
[04/21 19:53:49    120s] Compute RC Scale Done ...
[04/21 19:53:49    120s] Cell ATmega328pb LLGs are deleted
[04/21 19:53:49    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:49    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:49    120s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3503.0M, EPOCH TIME: 1745240029.111291
[04/21 19:53:49    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:49    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:49    120s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3503.0M, EPOCH TIME: 1745240029.111518
[04/21 19:53:49    120s] Max number of tech site patterns supported in site array is 256.
[04/21 19:53:49    120s] Core basic site is HD_CoreSite
[04/21 19:53:49    120s] After signature check, allow fast init is true, keep pre-filter is true.
[04/21 19:53:49    120s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/21 19:53:49    120s] Fast DP-INIT is on for default
[04/21 19:53:49    120s] Atter site array init, number of instance map data is 0.
[04/21 19:53:49    120s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.008, REAL:0.008, MEM:3503.0M, EPOCH TIME: 1745240029.119051
[04/21 19:53:49    120s] 
[04/21 19:53:49    120s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:53:49    120s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:53:49    120s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.009, REAL:0.009, MEM:3503.0M, EPOCH TIME: 1745240029.120046
[04/21 19:53:49    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:53:49    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:49    120s] Starting delay calculation for Setup views
[04/21 19:53:49    120s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/21 19:53:49    120s] #################################################################################
[04/21 19:53:49    120s] # Design Stage: PreRoute
[04/21 19:53:49    120s] # Design Name: ATmega328pb
[04/21 19:53:49    120s] # Design Mode: 90nm
[04/21 19:53:49    120s] # Analysis Mode: MMMC OCV 
[04/21 19:53:49    120s] # Parasitics Mode: No SPEF/RCDB 
[04/21 19:53:49    120s] # Signoff Settings: SI Off 
[04/21 19:53:49    120s] #################################################################################
[04/21 19:53:49    120s] Calculate early delays in OCV mode...
[04/21 19:53:49    120s] Calculate late delays in OCV mode...
[04/21 19:53:49    120s] Calculate early delays in OCV mode...
[04/21 19:53:49    120s] Calculate late delays in OCV mode...
[04/21 19:53:49    120s] Topological Sorting (REAL = 0:00:00.0, MEM = 3512.8M, InitMEM = 3512.8M)
[04/21 19:53:49    120s] Start delay calculation (fullDC) (1 T). (MEM=3042.48)
[04/21 19:53:49    120s] End AAE Lib Interpolated Model. (MEM=3521.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:53:50    121s] Total number of fetched objects 9796
[04/21 19:53:51    121s] Total number of fetched objects 9796
[04/21 19:53:51    122s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:53:51    122s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:53:51    122s] End delay calculation. (MEM=3060.33 CPU=0:00:01.6 REAL=0:00:02.0)
[04/21 19:53:51    122s] End delay calculation (fullDC). (MEM=3060.33 CPU=0:00:01.8 REAL=0:00:02.0)
[04/21 19:53:51    122s] *** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 3505.0M) ***
[04/21 19:53:51    122s] *** Done Building Timing Graph (cpu=0:00:02.8 real=0:00:02.0 totSessionCpu=0:02:03 mem=3529.0M)
[04/21 19:53:52    123s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 view_ss_v1p08_125c view_ff_v1p32 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.124  | 47.806  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  4017   |  2171   |    1    |  3227   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.006   |      1 (1)       |
|   max_tran     |      1 (2)       |   -1.894   |      2 (4)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.575%
------------------------------------------------------------------

[04/21 19:53:52    123s] **optDesign ... cpu = 0:00:05, real = 0:00:11, mem = 3054.4M, totSessionCpu=0:02:03 **
[04/21 19:53:52    123s] Begin: Collecting metrics
[04/21 19:53:52    123s] 
 ----------------------------------------------------------------------------------------------- 
| Snapshot        | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary |     0.124 | 0.000 |   0 |       69.57 | 0:00:03  |        3473 |    1 |   1 |
 ----------------------------------------------------------------------------------------------- 
[04/21 19:53:52    123s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3068.7M, current mem=3054.4M)

[04/21 19:53:52    123s] End: Collecting metrics
[04/21 19:53:52    123s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:05.0/0:00:11.1 (0.5), totSession cpu/real = 0:02:03.2/0:04:15.8 (0.5), mem = 3473.0M
[04/21 19:53:52    123s] 
[04/21 19:53:52    123s] =============================================================================================
[04/21 19:53:52    123s]  Step TAT Report : InitOpt #1 / optDesign #1                                    23.30-p003_1
[04/21 19:53:52    123s] =============================================================================================
[04/21 19:53:52    123s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:53:52    123s] ---------------------------------------------------------------------------------------------
[04/21 19:53:52    123s] [ ViewPruning            ]      2   0:00:00.1  (   1.1 % )     0:00:00.5 /  0:00:00.5    1.0
[04/21 19:53:52    123s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.1 % )     0:00:03.0 /  0:00:03.0    1.0
[04/21 19:53:52    123s] [ MetricReport           ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.1
[04/21 19:53:52    123s] [ DrvReport              ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:53:52    123s] [ CellServerInit         ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.7
[04/21 19:53:52    123s] [ LibAnalyzerInit        ]      2   0:00:01.1  (   9.5 % )     0:00:01.1 /  0:00:01.1    1.0
[04/21 19:53:52    123s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:53:52    123s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 19:53:52    123s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:53:52    123s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[04/21 19:53:52    123s] [ UpdateTimingGraph      ]      1   0:00:00.1  (   0.8 % )     0:00:02.8 /  0:00:02.8    1.0
[04/21 19:53:52    123s] [ FullDelayCalc          ]      1   0:00:01.9  (  17.2 % )     0:00:01.9 /  0:00:01.9    1.0
[04/21 19:53:52    123s] [ TimingUpdate           ]      2   0:00:00.7  (   6.2 % )     0:00:00.7 /  0:00:00.7    1.0
[04/21 19:53:52    123s] [ TimingReport           ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:53:52    123s] [ MISC                   ]          0:00:06.6  (  60.0 % )     0:00:06.6 /  0:00:00.6    0.1
[04/21 19:53:52    123s] ---------------------------------------------------------------------------------------------
[04/21 19:53:52    123s]  InitOpt #1 TOTAL                   0:00:11.1  ( 100.0 % )     0:00:11.1 /  0:00:05.0    0.5
[04/21 19:53:52    123s] ---------------------------------------------------------------------------------------------
[04/21 19:53:52    123s] 
[04/21 19:53:52    123s] ** INFO : this run is activating low effort ccoptDesign flow
[04/21 19:53:52    123s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[04/21 19:53:52    123s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:03 mem=3473.0M
[04/21 19:53:52    123s] OPERPROF: Starting DPlace-Init at level 1, MEM:3473.0M, EPOCH TIME: 1745240032.219177
[04/21 19:53:52    123s] Processing tracks to init pin-track alignment.
[04/21 19:53:52    123s] z: 2, totalTracks: 1
[04/21 19:53:52    123s] z: 4, totalTracks: 1
[04/21 19:53:52    123s] z: 6, totalTracks: 1
[04/21 19:53:52    123s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:53:52    123s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3473.0M, EPOCH TIME: 1745240032.222930
[04/21 19:53:52    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:52    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:52    123s] 
[04/21 19:53:52    123s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:53:52    123s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:53:52    123s] 
[04/21 19:53:52    123s]  Skipping Bad Lib Cell Checking (CMU) !
[04/21 19:53:52    123s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.008, MEM:3473.0M, EPOCH TIME: 1745240032.231126
[04/21 19:53:52    123s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3473.0M, EPOCH TIME: 1745240032.231158
[04/21 19:53:52    123s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3473.0M, EPOCH TIME: 1745240032.231225
[04/21 19:53:52    123s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3473.0MB).
[04/21 19:53:52    123s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:3473.0M, EPOCH TIME: 1745240032.231830
[04/21 19:53:52    123s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:03 mem=3473.0M
[04/21 19:53:52    123s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3473.0M, EPOCH TIME: 1745240032.237440
[04/21 19:53:52    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:53:52    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:52    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:52    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:52    123s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.015, REAL:0.015, MEM:3473.0M, EPOCH TIME: 1745240032.252583
[04/21 19:53:52    123s] OPTC: m4 20.0 50.0
[04/21 19:53:52    123s] OPTC: view 50.0 50.0
[04/21 19:53:53    124s] #optDebug: fT-E <X 2 0 0 1>
[04/21 19:53:53    124s] -opt_post_cts_congestion_repair false      # bool, default=false, private
[04/21 19:53:53    124s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack -396.5 -useBottleneckAnalyzer -drvRatio 0.4
[04/21 19:53:53    124s] Begin: GigaOpt Route Type Constraints Refinement
[04/21 19:53:53    124s] *** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:02:04.2/0:04:16.8 (0.5), mem = 3474.0M
[04/21 19:53:53    124s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2911417.12
[04/21 19:53:53    124s] ### Creating RouteCongInterface, started
[04/21 19:53:53    124s] {MMLU 4 4 9796}
[04/21 19:53:53    124s] [oiLAM] Zs 5, 8
[04/21 19:53:53    124s] ### Creating LA Mngr. totSessionCpu=0:02:04 mem=3474.0M
[04/21 19:53:53    124s] ### Creating LA Mngr, finished. totSessionCpu=0:02:04 mem=3474.0M
[04/21 19:53:53    124s] 
[04/21 19:53:53    124s] #optDebug:  {2, 1.000, 0.8500} {3, 0.750, 0.8500} {4, 0.500, 0.8500} {5, 0.250, 0.6840} 
[04/21 19:53:53    124s] 
[04/21 19:53:53    124s] #optDebug: {0, 1.000}
[04/21 19:53:53    124s] ### Creating RouteCongInterface, finished
[04/21 19:53:53    124s] Updated routing constraints on 0 nets.
[04/21 19:53:53    124s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2911417.12
[04/21 19:53:53    124s] Bottom Preferred Layer:
[04/21 19:53:53    124s] +---------------+------------+----------+
[04/21 19:53:53    124s] |     Layer     |    CLK     |   Rule   |
[04/21 19:53:53    124s] +---------------+------------+----------+
[04/21 19:53:53    124s] | METAL3 (z=3)  |          4 | default  |
[04/21 19:53:53    124s] +---------------+------------+----------+
[04/21 19:53:53    124s] Via Pillar Rule:
[04/21 19:53:53    124s]     None
[04/21 19:53:53    124s] Finished writing unified metrics of routing constraints.
[04/21 19:53:53    124s] *** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.9), totSession cpu/real = 0:02:04.2/0:04:16.9 (0.5), mem = 3474.0M
[04/21 19:53:53    124s] 
[04/21 19:53:53    124s] =============================================================================================
[04/21 19:53:53    124s]  Step TAT Report : CongRefineRouteType #1 / optDesign #1                        23.30-p003_1
[04/21 19:53:53    124s] =============================================================================================
[04/21 19:53:53    124s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:53:53    124s] ---------------------------------------------------------------------------------------------
[04/21 19:53:53    124s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  88.3 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:53:53    124s] [ MISC                   ]          0:00:00.0  (  11.7 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:53:53    124s] ---------------------------------------------------------------------------------------------
[04/21 19:53:53    124s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.9
[04/21 19:53:53    124s] ---------------------------------------------------------------------------------------------
[04/21 19:53:53    124s] 
[04/21 19:53:53    124s] End: GigaOpt Route Type Constraints Refinement
[04/21 19:53:53    124s] Begin: Collecting metrics
[04/21 19:53:53    124s] 
 ----------------------------------------------------------------------------------------------------- 
| Snapshot              | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                       | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary       |     0.124 | 0.000 |   0 |       69.57 | 0:00:03  |        3473 |    1 |   1 |
| route_type_refinement |           |       |     |             | 0:00:00  |        3474 |      |     |
 ----------------------------------------------------------------------------------------------------- 
[04/21 19:53:53    124s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3055.0M, current mem=3055.0M)

[04/21 19:53:53    124s] End: Collecting metrics
[04/21 19:53:53    124s] Deleting Lib Analyzer.
[04/21 19:53:53    124s] *** SimplifyNetlist #1 [begin] (optDesign #1) : totSession cpu/real = 0:02:04.3/0:04:17.0 (0.5), mem = 3474.0M
[04/21 19:53:53    124s] Info: 27 top-level, potential tri-state nets excluded from IPO operation.
[04/21 19:53:53    124s] Info: 5 nets with fixed/cover wires excluded.
[04/21 19:53:53    124s] Info: 1 ideal net excluded from IPO operation.
[04/21 19:53:53    124s] Info: 5 clock nets excluded from IPO operation.
[04/21 19:53:53    124s] ### Creating LA Mngr. totSessionCpu=0:02:04 mem=3474.0M
[04/21 19:53:53    124s] ### Creating LA Mngr, finished. totSessionCpu=0:02:04 mem=3474.0M
[04/21 19:53:53    124s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/21 19:53:53    124s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2911417.13
[04/21 19:53:53    124s] 
[04/21 19:53:53    124s] Creating Lib Analyzer ...
[04/21 19:53:53    124s] Total number of usable buffers from Lib Analyzer: 20 ( CLKBUFHDV2 BUFHDV2RD BUFHDV2 BUFHDV1RD BUFHDV0 CLKBUFHDV4 BUFHDV4 BUFHDV4RD BUFHDV6RD BUFHDV6 CLKBUFHDV8 BUFHDV8 BUFHDV8RD CLKBUFHDV12 BUFHDV12 CLKBUFHDV16 CLKBUFHDV20 CLKBUFHDV24 CLKBUFHDV32 BUFHDV32RD)
[04/21 19:53:53    124s] Total number of usable inverters from Lib Analyzer: 18 ( INHDVL INHDV2 INHDV1 INHDV0 CLKINHDV2 CLKINHDV1 CLKINHDV0 INHDV4 CLKINHDV4 INHDV6 CLKINHDV6 INHDV8 CLKINHDV8 CLKINHDV12 CLKINHDV16 CLKINHDV20 CLKINHDV24 INHDV32)
[04/21 19:53:53    124s] Total number of usable delay cells from Lib Analyzer: 15 ( DEL1HDV2 DEL1HDV1 DEL1HDV0 DEL2HDV2 DEL2HDV1 DEL2HDV0 DEL3HDV2 DEL3HDV1 DEL3HDV0 DEL2HDV4 DEL4HDV2 DEL4HDV1 DEL4HDV0 DEL3HDV4 DEL4HDV4)
[04/21 19:53:53    124s] 
[04/21 19:53:53    124s] {RT rc_worst 0 2 5  0}
[04/21 19:53:53    124s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:05 mem=3474.0M
[04/21 19:53:53    124s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:05 mem=3474.0M
[04/21 19:53:53    124s] Creating Lib Analyzer, finished. 
[04/21 19:53:53    124s] 
[04/21 19:53:53    124s] Active Setup views: view_ss_v1p08_125c view_ff_v1p32 
[04/21 19:53:53    124s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3474.0M, EPOCH TIME: 1745240033.977805
[04/21 19:53:53    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:53    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:53    124s] 
[04/21 19:53:53    124s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:53:53    124s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:53:53    124s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.008, MEM:3474.0M, EPOCH TIME: 1745240033.985427
[04/21 19:53:53    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:53:53    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:53    124s] [oiPhyDebug] optDemand 113577773600.00, spDemand 113577773600.00.
[04/21 19:53:53    124s] InstCnt mismatch: prevInstCnt = 9649, ttlInstCnt = 9651
[04/21 19:53:53    124s] [LDM::Info] TotalInstCnt at InitDesignMc1: 9651
[04/21 19:53:53    124s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[04/21 19:53:53    124s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:05 mem=3474.0M
[04/21 19:53:53    124s] OPERPROF: Starting DPlace-Init at level 1, MEM:3474.0M, EPOCH TIME: 1745240033.987701
[04/21 19:53:53    124s] Processing tracks to init pin-track alignment.
[04/21 19:53:53    124s] z: 2, totalTracks: 1
[04/21 19:53:53    124s] z: 4, totalTracks: 1
[04/21 19:53:53    124s] z: 6, totalTracks: 1
[04/21 19:53:53    124s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:53:53    124s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3474.0M, EPOCH TIME: 1745240033.990411
[04/21 19:53:53    124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:53    124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:53    124s] 
[04/21 19:53:53    124s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:53:53    124s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:53:53    124s] 
[04/21 19:53:53    124s]  Skipping Bad Lib Cell Checking (CMU) !
[04/21 19:53:53    124s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.007, REAL:0.007, MEM:3474.0M, EPOCH TIME: 1745240033.997461
[04/21 19:53:53    124s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3474.0M, EPOCH TIME: 1745240033.997488
[04/21 19:53:53    124s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3474.0M, EPOCH TIME: 1745240033.997542
[04/21 19:53:53    124s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3474.0MB).
[04/21 19:53:53    124s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:3474.0M, EPOCH TIME: 1745240033.998168
[04/21 19:53:54    124s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[04/21 19:53:54    124s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 9651
[04/21 19:53:54    124s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:05 mem=3474.0M
[04/21 19:53:54    124s] ### Creating RouteCongInterface, started
[04/21 19:53:54    124s] 
[04/21 19:53:54    124s] #optDebug:  {2, 1.000, 0.8500} {3, 0.750, 0.8500} {4, 0.500, 0.8500} {5, 0.250, 0.6840} 
[04/21 19:53:54    124s] 
[04/21 19:53:54    124s] #optDebug: {0, 1.000}
[04/21 19:53:54    124s] ### Creating RouteCongInterface, finished
[04/21 19:53:54    124s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3532.2M, EPOCH TIME: 1745240034.041222
[04/21 19:53:54    124s] Found 0 hard placement blockage before merging.
[04/21 19:53:54    124s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3532.2M, EPOCH TIME: 1745240034.041314
[04/21 19:53:54    124s] 
[04/21 19:53:54    124s] Netlist preparation processing... 
[04/21 19:53:54    124s] Saving CCOpt state...
[04/21 19:53:54    124s] Saving CCOpt state done.
[04/21 19:53:54    124s] CCOpt state has been saved. Subsequent CCOpt commands will cause this data to be restored.
[04/21 19:53:54    125s] **WARN: (IMPCCOPT-2231):	CCOpt data structures have been affected by detaching terminal Port_B_inst_IO_Port_B_inst_synchronizer_pinx_inst_d_latch_reg[7]/E from net clk (in clock tree "CLK").
[04/21 19:53:54    125s] 
[04/21 19:53:54    125s] Removed 50 instances
[04/21 19:53:54    125s] 
[04/21 19:53:54    125s] =======================================================================
[04/21 19:53:54    125s]                 Simplify Netlist Deleted Flops Summary
[04/21 19:53:54    125s] =======================================================================
[04/21 19:53:54    125s] *summary: 28 instances (flops) removed.
[04/21 19:53:54    125s] 
[04/21 19:53:54    125s] *info: Marking 0 isolation instances dont touch
[04/21 19:53:54    125s] *info: Marking 0 level shifter instances dont touch
[04/21 19:53:54    125s] Deleting 0 temporary hard placement blockage(s).
[04/21 19:53:54    125s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 9601
[04/21 19:53:54    125s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3596.3M, EPOCH TIME: 1745240034.242362
[04/21 19:53:54    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9651).
[04/21 19:53:54    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:54    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:54    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:54    125s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.016, REAL:0.016, MEM:3490.3M, EPOCH TIME: 1745240034.257908
[04/21 19:53:54    125s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2911417.13
[04/21 19:53:54    125s] *** SimplifyNetlist #1 [finish] (optDesign #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:02:05.2/0:04:17.9 (0.5), mem = 3490.3M
[04/21 19:53:54    125s] 
[04/21 19:53:54    125s] =============================================================================================
[04/21 19:53:54    125s]  Step TAT Report : SimplifyNetlist #1 / optDesign #1                            23.30-p003_1
[04/21 19:53:54    125s] =============================================================================================
[04/21 19:53:54    125s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:53:54    125s] ---------------------------------------------------------------------------------------------
[04/21 19:53:54    125s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  51.3 % )     0:00:00.5 /  0:00:00.4    1.0
[04/21 19:53:54    125s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:53:54    125s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:53:54    125s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:53:54    125s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.6
[04/21 19:53:54    125s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:53:54    125s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 19:53:54    125s] [ IncrDelayCalc          ]      7   0:00:00.1  (  15.3 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:53:54    125s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:53:54    125s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:53:54    125s] [ MISC                   ]          0:00:00.2  (  24.4 % )     0:00:00.2 /  0:00:00.2    1.1
[04/21 19:53:54    125s] ---------------------------------------------------------------------------------------------
[04/21 19:53:54    125s]  SimplifyNetlist #1 TOTAL           0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[04/21 19:53:54    125s] ---------------------------------------------------------------------------------------------
[04/21 19:53:54    125s] 
[04/21 19:53:54    125s] Begin: Collecting metrics
[04/21 19:53:54    125s] 
 ----------------------------------------------------------------------------------------------------- 
| Snapshot              | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                       | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary       |     0.124 | 0.000 |   0 |       69.57 | 0:00:03  |        3473 |    1 |   1 |
| route_type_refinement |           |       |     |             | 0:00:00  |        3474 |      |     |
| simplify_netlist      |           |       |     |             | 0:00:01  |        3490 |      |     |
 ----------------------------------------------------------------------------------------------------- 
[04/21 19:53:54    125s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3055.2M, current mem=3055.2M)

[04/21 19:53:54    125s] End: Collecting metrics
[04/21 19:53:54    125s] *** Starting optimizing excluded clock nets MEM= 3490.3M) ***
[04/21 19:53:54    125s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3490.3M) ***
[04/21 19:53:54    125s] *** Starting optimizing excluded clock nets MEM= 3490.3M) ***
[04/21 19:53:54    125s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3490.3M) ***
[04/21 19:53:54    125s] Begin: Collecting metrics
[04/21 19:53:54    125s] 
 ------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary         |     0.124 | 0.000 |   0 |       69.57 | 0:00:03  |        3473 |    1 |   1 |
| route_type_refinement   |           |       |     |             | 0:00:00  |        3474 |      |     |
| simplify_netlist        |           |       |     |             | 0:00:01  |        3490 |      |     |
| excluded_clk_net_fixing |           |       |     |             | 0:00:00  |        3490 |      |     |
 ------------------------------------------------------------------------------------------------------- 
[04/21 19:53:54    125s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3055.2M, current mem=3055.2M)

[04/21 19:53:54    125s] End: Collecting metrics
[04/21 19:53:54    125s] Restoring CCOpt state...
[04/21 19:53:54    125s]   Extracting original clock gating for CLK...
[04/21 19:53:54    125s]     clock_tree CLK contains 1778 sinks and 0 clock gates.
[04/21 19:53:54    125s]   Extracting original clock gating for CLK done.
[04/21 19:53:54    125s]   The skew group CLK/functional_ff_v1p32 was created. It contains 1778 sinks and 1 sources.
[04/21 19:53:54    125s]   The skew group CLK/functional_ss_v1p08_125c was created. It contains 1778 sinks and 1 sources.
[04/21 19:53:54    125s]   Non-pin 'SPI_0_inst_SPDR_Rc_reg[7]/CK' cannot be a skew_group sink.
[04/21 19:53:54    125s]   Non-pin 'SPI_0_inst_SPDR_Rc_reg[3]/CK' cannot be a skew_group sink.
[04/21 19:53:54    125s]   Non-pin 'SPI_0_inst_SPDR_Rc_reg[2]/CK' cannot be a skew_group sink.
[04/21 19:53:54    125s]   Non-pin 'NVM_Normal_inst_SPMCSR_reg_reg[5]267/CK' cannot be a skew_group sink.
[04/21 19:53:54    125s]   Non-pin 'NVM_Normal_inst_SPMCSR_reg_reg[1]263/CK' cannot be a skew_group sink.
[04/21 19:53:54    125s]   Non-pin 'NVM_Normal_inst_SPMCSR_reg_reg[0]262/CK' cannot be a skew_group sink.
[04/21 19:53:54    125s]   Non-pin 'EEPROMIF_inst_EEDR_reg[5]/CK' cannot be a skew_group sink.
[04/21 19:53:54    125s]   Non-pin 'EEPROMIF_inst_EEDR_reg[3]/CK' cannot be a skew_group sink.
[04/21 19:53:54    125s]   Non-pin 'EEPROMIF_inst_EEDR_reg[2]/CK' cannot be a skew_group sink.
[04/21 19:53:54    125s]   Non-pin 'EEPROMIF_inst_EEDR_reg[1]/CK' cannot be a skew_group sink.
[04/21 19:53:54    125s]   Non-pin 'EEPROMIF_inst_EEDR_reg[0]/CK' cannot be a skew_group sink.
[04/21 19:53:54    125s]   Non-pin 'EEPROMIF_inst_EECR_reg[5]/CK' cannot be a skew_group sink.
[04/21 19:53:54    125s]   Non-pin 'EEPROMIF_inst_EECR_reg[2]/CK' cannot be a skew_group sink.
[04/21 19:53:54    125s]   Non-pin 'EEPROMIF_inst_EEARL_reg[4]/CK' cannot be a skew_group sink.
[04/21 19:53:54    125s]   Non-pin 'EEPROMIF_inst_EEARL_reg[3]/CK' cannot be a skew_group sink.
[04/21 19:53:54    125s]   Non-pin 'EEPROMIF_inst_EEARL_reg[2]/CK' cannot be a skew_group sink.
[04/21 19:53:54    125s]   Non-pin 'EEPROMIF_inst_EEARL_reg[1]/CK' cannot be a skew_group sink.
[04/21 19:53:54    125s]   Non-pin 'EEPROMIF_inst_EEARH_reg[4]/CK' cannot be a skew_group sink.
[04/21 19:53:54    125s]   Non-pin 'EEPROMIF_inst_EEARH_reg[3]/CK' cannot be a skew_group sink.
[04/21 19:53:54    125s]   Non-pin 'EEPROMIF_inst_EEARH_reg[2]/CK' cannot be a skew_group sink.
[04/21 19:53:54    125s]   Non-pin 'EEPROMIF_inst_EEARH_reg[1]/CK' cannot be a skew_group sink.
[04/21 19:53:54    125s]   Non-pin 'EEPROMIF_inst_EEARH_reg[0]/CK' cannot be a skew_group sink.
[04/21 19:53:54    125s]   Non-pin 'Port_D_inst_IO_Port_D_inst_synchronizer_pinx_inst_d_sync_int_reg[7]/CK' cannot be a skew_group sink.
[04/21 19:53:54    125s]   Non-pin 'Port_D_inst_IO_Port_D_inst_synchronizer_pinx_inst_d_latch_reg[7]/E' cannot be a skew_group sink.
[04/21 19:53:54    125s]   Non-pin 'Port_C_inst_IO_Port_C_inst_synchronizer_pinx_inst_d_sync_int_reg[6]/CK' cannot be a skew_group sink.
[04/21 19:53:54    125s]   Non-pin 'Port_C_inst_IO_Port_C_inst_synchronizer_pinx_inst_d_latch_reg[6]/E' cannot be a skew_group sink.
[04/21 19:53:54    125s]   Non-pin 'Port_B_inst_IO_Port_B_inst_synchronizer_pinx_inst_d_sync_int_reg[7]/CK' cannot be a skew_group sink.
[04/21 19:53:54    125s]   Non-pin 'Port_B_inst_IO_Port_B_inst_synchronizer_pinx_inst_d_latch_reg[7]/E' cannot be a skew_group sink.
[04/21 19:53:54    125s]   
[04/21 19:53:54    125s]   The skew group CLK/functional_ff_v1p32 was created. It contains 1778 sinks and 1 sources.
[04/21 19:53:54    125s]   The skew group CLK/functional_ss_v1p08_125c was created. It contains 1778 sinks and 1 sources.
[04/21 19:53:54    125s] CCOpt state has been restored.
[04/21 19:53:54    125s] Restoring CCOpt state done.
[04/21 19:53:54    125s] Info: Done creating the CCOpt slew target map.
[04/21 19:53:54    125s] Begin: GigaOpt high fanout net optimization
[04/21 19:53:54    125s] GigaOpt HFN: use maxLocalDensity 1.2
[04/21 19:53:54    125s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[04/21 19:53:54    125s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:02:05.4/0:04:18.1 (0.5), mem = 3490.3M
[04/21 19:53:54    125s] Info: 27 top-level, potential tri-state nets excluded from IPO operation.
[04/21 19:53:54    125s] Info: 5 nets with fixed/cover wires excluded.
[04/21 19:53:54    125s] Info: 1 ideal net excluded from IPO operation.
[04/21 19:53:54    125s] Info: 5 clock nets excluded from IPO operation.
[04/21 19:53:54    125s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2911417.14
[04/21 19:53:54    125s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/21 19:53:54    125s] 
[04/21 19:53:54    125s] Active Setup views: view_ss_v1p08_125c view_ff_v1p32 
[04/21 19:53:54    125s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3490.3M, EPOCH TIME: 1745240034.770190
[04/21 19:53:54    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:54    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:54    125s] 
[04/21 19:53:54    125s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:53:54    125s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:53:54    125s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.008, MEM:3490.3M, EPOCH TIME: 1745240034.777920
[04/21 19:53:54    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:53:54    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:54    125s] [oiPhyDebug] optDemand 112586656000.00, spDemand 112586656000.00.
[04/21 19:53:54    125s] [LDM::Info] TotalInstCnt at InitDesignMc1: 9601
[04/21 19:53:54    125s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[04/21 19:53:54    125s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:06 mem=3490.3M
[04/21 19:53:54    125s] OPERPROF: Starting DPlace-Init at level 1, MEM:3490.3M, EPOCH TIME: 1745240034.780245
[04/21 19:53:54    125s] Processing tracks to init pin-track alignment.
[04/21 19:53:54    125s] z: 2, totalTracks: 1
[04/21 19:53:54    125s] z: 4, totalTracks: 1
[04/21 19:53:54    125s] z: 6, totalTracks: 1
[04/21 19:53:54    125s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:53:54    125s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3490.3M, EPOCH TIME: 1745240034.782975
[04/21 19:53:54    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:54    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:54    125s] 
[04/21 19:53:54    125s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:53:54    125s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:53:54    125s] 
[04/21 19:53:54    125s]  Skipping Bad Lib Cell Checking (CMU) !
[04/21 19:53:54    125s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.007, REAL:0.007, MEM:3490.3M, EPOCH TIME: 1745240034.790016
[04/21 19:53:54    125s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3490.3M, EPOCH TIME: 1745240034.790042
[04/21 19:53:54    125s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3490.3M, EPOCH TIME: 1745240034.790090
[04/21 19:53:54    125s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3490.3MB).
[04/21 19:53:54    125s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:3490.3M, EPOCH TIME: 1745240034.790684
[04/21 19:53:54    125s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[04/21 19:53:54    125s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 9601
[04/21 19:53:54    125s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:06 mem=3490.3M
[04/21 19:53:54    125s] ### Creating RouteCongInterface, started
[04/21 19:53:54    125s] 
[04/21 19:53:54    125s] #optDebug:  {2, 1.000, 0.8500} {3, 0.750, 0.8500} {4, 0.500, 0.8390} {5, 0.250, 0.5472} 
[04/21 19:53:54    125s] 
[04/21 19:53:54    125s] #optDebug: {0, 1.000}
[04/21 19:53:54    125s] ### Creating RouteCongInterface, finished
[04/21 19:53:54    125s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:53:55    125s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:53:55    125s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:53:55    125s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:53:55    125s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:53:55    125s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:53:55    125s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:53:55    125s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:53:55    125s] AoF 4581.3730um
[04/21 19:53:55    125s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/21 19:53:55    125s] Total-nets :: 9718, Stn-nets :: 44, ratio :: 0.452768 %, Total-len 316637, Stn-len 31244.9
[04/21 19:53:55    125s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 9601
[04/21 19:53:55    125s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3548.5M, EPOCH TIME: 1745240035.069740
[04/21 19:53:55    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:53:55    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:55    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:55    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:55    126s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.011, REAL:0.011, MEM:3490.5M, EPOCH TIME: 1745240035.080509
[04/21 19:53:55    126s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2911417.14
[04/21 19:53:55    126s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:02:06.0/0:04:18.7 (0.5), mem = 3490.5M
[04/21 19:53:55    126s] 
[04/21 19:53:55    126s] =============================================================================================
[04/21 19:53:55    126s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     23.30-p003_1
[04/21 19:53:55    126s] =============================================================================================
[04/21 19:53:55    126s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:53:55    126s] ---------------------------------------------------------------------------------------------
[04/21 19:53:55    126s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:53:55    126s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:53:55    126s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    0.6
[04/21 19:53:55    126s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:53:55    126s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:53:55    126s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:53:55    126s] [ MISC                   ]          0:00:00.6  (  92.3 % )     0:00:00.6 /  0:00:00.6    1.0
[04/21 19:53:55    126s] ---------------------------------------------------------------------------------------------
[04/21 19:53:55    126s]  DrvOpt #1 TOTAL                    0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[04/21 19:53:55    126s] ---------------------------------------------------------------------------------------------
[04/21 19:53:55    126s] 
[04/21 19:53:55    126s] GigaOpt HFN: restore maxLocalDensity to 0.98
[04/21 19:53:55    126s] End: GigaOpt high fanout net optimization
[04/21 19:53:55    126s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/21 19:53:55    126s] Deleting Lib Analyzer.
[04/21 19:53:55    126s] Begin: GigaOpt DRV Optimization
[04/21 19:53:55    126s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[04/21 19:53:55    126s] *** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:02:06.2/0:04:18.8 (0.5), mem = 3490.5M
[04/21 19:53:55    126s] Info: 27 top-level, potential tri-state nets excluded from IPO operation.
[04/21 19:53:55    126s] Info: 5 nets with fixed/cover wires excluded.
[04/21 19:53:55    126s] Info: 1 ideal net excluded from IPO operation.
[04/21 19:53:55    126s] Info: 5 clock nets excluded from IPO operation.
[04/21 19:53:55    126s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2911417.15
[04/21 19:53:55    126s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/21 19:53:55    126s] 
[04/21 19:53:55    126s] Creating Lib Analyzer ...
[04/21 19:53:55    126s] Total number of usable buffers from Lib Analyzer: 20 ( CLKBUFHDV2 BUFHDV2RD BUFHDV2 BUFHDV1RD BUFHDV0 CLKBUFHDV4 BUFHDV4 BUFHDV4RD BUFHDV6RD BUFHDV6 CLKBUFHDV8 BUFHDV8 BUFHDV8RD CLKBUFHDV12 BUFHDV12 CLKBUFHDV16 CLKBUFHDV20 CLKBUFHDV24 CLKBUFHDV32 BUFHDV32RD)
[04/21 19:53:55    126s] Total number of usable inverters from Lib Analyzer: 18 ( INHDVL INHDV2 INHDV1 INHDV0 CLKINHDV2 CLKINHDV1 CLKINHDV0 INHDV4 CLKINHDV4 INHDV6 CLKINHDV6 INHDV8 CLKINHDV8 CLKINHDV12 CLKINHDV16 CLKINHDV20 CLKINHDV24 INHDV32)
[04/21 19:53:55    126s] Total number of usable delay cells from Lib Analyzer: 15 ( DEL1HDV2 DEL1HDV1 DEL1HDV0 DEL2HDV2 DEL2HDV1 DEL2HDV0 DEL3HDV2 DEL3HDV1 DEL3HDV0 DEL2HDV4 DEL4HDV2 DEL4HDV1 DEL4HDV0 DEL3HDV4 DEL4HDV4)
[04/21 19:53:55    126s] 
[04/21 19:53:55    126s] {RT rc_worst 0 2 5  0}
[04/21 19:53:55    126s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:07 mem=3490.5M
[04/21 19:53:55    126s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:07 mem=3490.5M
[04/21 19:53:55    126s] Creating Lib Analyzer, finished. 
[04/21 19:53:55    126s] 
[04/21 19:53:55    126s] Active Setup views: view_ss_v1p08_125c view_ff_v1p32 
[04/21 19:53:55    126s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3490.5M, EPOCH TIME: 1745240035.778430
[04/21 19:53:55    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:55    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:55    126s] 
[04/21 19:53:55    126s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:53:55    126s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:53:55    126s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.008, MEM:3490.5M, EPOCH TIME: 1745240035.786804
[04/21 19:53:55    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:53:55    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:55    126s] [oiPhyDebug] optDemand 112586656000.00, spDemand 112586656000.00.
[04/21 19:53:55    126s] [LDM::Info] TotalInstCnt at InitDesignMc1: 9601
[04/21 19:53:55    126s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[04/21 19:53:55    126s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:07 mem=3490.5M
[04/21 19:53:55    126s] OPERPROF: Starting DPlace-Init at level 1, MEM:3490.5M, EPOCH TIME: 1745240035.789110
[04/21 19:53:55    126s] Processing tracks to init pin-track alignment.
[04/21 19:53:55    126s] z: 2, totalTracks: 1
[04/21 19:53:55    126s] z: 4, totalTracks: 1
[04/21 19:53:55    126s] z: 6, totalTracks: 1
[04/21 19:53:55    126s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:53:55    126s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3490.5M, EPOCH TIME: 1745240035.791824
[04/21 19:53:55    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:55    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:55    126s] 
[04/21 19:53:55    126s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:53:55    126s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:53:55    126s] 
[04/21 19:53:55    126s]  Skipping Bad Lib Cell Checking (CMU) !
[04/21 19:53:55    126s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.008, MEM:3490.5M, EPOCH TIME: 1745240035.800167
[04/21 19:53:55    126s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3490.5M, EPOCH TIME: 1745240035.800192
[04/21 19:53:55    126s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3490.5M, EPOCH TIME: 1745240035.800236
[04/21 19:53:55    126s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3490.5MB).
[04/21 19:53:55    126s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:3490.5M, EPOCH TIME: 1745240035.800815
[04/21 19:53:55    126s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[04/21 19:53:55    126s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 9601
[04/21 19:53:55    126s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:07 mem=3490.5M
[04/21 19:53:55    126s] ### Creating RouteCongInterface, started
[04/21 19:53:55    126s] 
[04/21 19:53:55    126s] #optDebug:  {2, 1.000, 0.8500} {3, 0.750, 0.8500} {4, 0.500, 0.8390} {5, 0.250, 0.5472} 
[04/21 19:53:55    126s] 
[04/21 19:53:55    126s] #optDebug: {0, 1.000}
[04/21 19:53:55    126s] ### Creating RouteCongInterface, finished
[04/21 19:53:55    126s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:53:56    126s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:53:56    126s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:53:56    126s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:53:56    126s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:53:56    127s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:53:56    127s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:53:56    127s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:53:56    127s] AoF 4581.3730um
[04/21 19:53:56    127s] [GPS-DRV] Optimizer inputs ============================= 
[04/21 19:53:56    127s] [GPS-DRV] drvFixingStage: Small Scale
[04/21 19:53:56    127s] [GPS-DRV] costLowerBound: 0.1
[04/21 19:53:56    127s] [GPS-DRV] setupTNSCost  : 3
[04/21 19:53:56    127s] [GPS-DRV] maxIter       : 3
[04/21 19:53:56    127s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[04/21 19:53:56    127s] [GPS-DRV] Optimizer parameters ============================= 
[04/21 19:53:56    127s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[04/21 19:53:56    127s] [GPS-DRV] maxDensity (design): 0.95
[04/21 19:53:56    127s] [GPS-DRV] maxLocalDensity: 0.98
[04/21 19:53:56    127s] [GPS-DRV] MaxBufDistForPlaceBlk: 656um
[04/21 19:53:56    127s] [GPS-DRV] Dflt RT Characteristic Length 2422.48um AoF 4581.37um x 1
[04/21 19:53:56    127s] [GPS-DRV] isCPECostingOn: false
[04/21 19:53:56    127s] [GPS-DRV] All active and enabled setup views
[04/21 19:53:56    127s] [GPS-DRV]     view_ss_v1p08_125c
[04/21 19:53:56    127s] [GPS-DRV]     view_ff_v1p32
[04/21 19:53:56    127s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/21 19:53:56    127s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/21 19:53:56    127s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[04/21 19:53:56    127s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[04/21 19:53:56    127s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[04/21 19:53:56    127s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3548.6M, EPOCH TIME: 1745240036.084950
[04/21 19:53:56    127s] Found 0 hard placement blockage before merging.
[04/21 19:53:56    127s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3548.6M, EPOCH TIME: 1745240036.085043
[04/21 19:53:56    127s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:3)
[04/21 19:53:56    127s] [GPS-DRV] ROI - unit(Area: 4.0344e+06; LeakageP: 3.12454e-12; DynamicP: 4.0344e+06)DBU
[04/21 19:53:56    127s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/21 19:53:56    127s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/21 19:53:56    127s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/21 19:53:56    127s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/21 19:53:56    127s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/21 19:53:56    127s] Info: violation cost 10.030875 (cap = 1.277876, tran = 8.752998, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/21 19:53:56    127s] |    11|    68|    -2.41|     7|     8|    -0.01|     0|     0|     0|     0|    32.09|     0.00|       0|       0|       0| 68.97%|          |         |
[04/21 19:53:56    127s] Info: violation cost 3.661463 (cap = 0.000000, tran = 3.661463, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/21 19:53:56    127s] |     1|     2|    -2.41|     0|     0|     0.00|     0|     0|     0|     0|    32.09|     0.00|       4|       0|       6| 68.99%| 0:00:00.0|  3596.8M|
[04/21 19:53:56    127s] Info: violation cost 3.661463 (cap = 0.000000, tran = 3.661463, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/21 19:53:56    127s] |     1|     2|    -2.41|     0|     0|     0.00|     0|     0|     0|     0|    32.09|     0.00|       0|       0|       0| 68.99%| 0:00:00.0|  3596.8M|
[04/21 19:53:56    127s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/21 19:53:56    127s] 
[04/21 19:53:56    127s] ###############################################################################
[04/21 19:53:56    127s] #
[04/21 19:53:56    127s] #  Large fanout net report:  
[04/21 19:53:56    127s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[04/21 19:53:56    127s] #     - current density: 68.99
[04/21 19:53:56    127s] #
[04/21 19:53:56    127s] #  List of high fanout nets:
[04/21 19:53:56    127s] #
[04/21 19:53:56    127s] ###############################################################################
[04/21 19:53:56    127s] 
[04/21 19:53:56    127s] 
[04/21 19:53:56    127s] =======================================================================
[04/21 19:53:56    127s]                 Reasons for remaining drv violations
[04/21 19:53:56    127s] =======================================================================
[04/21 19:53:56    127s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[04/21 19:53:56    127s] 
[04/21 19:53:56    127s] MultiBuffering failure reasons
[04/21 19:53:56    127s] ------------------------------------------------
[04/21 19:53:56    127s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[04/21 19:53:56    127s] 
[04/21 19:53:56    127s] 
[04/21 19:53:56    127s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=3596.8M) ***
[04/21 19:53:56    127s] 
[04/21 19:53:56    127s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3596.8M, EPOCH TIME: 1745240036.410324
[04/21 19:53:56    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9605).
[04/21 19:53:56    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:56    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:56    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:56    127s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.014, REAL:0.014, MEM:3581.8M, EPOCH TIME: 1745240036.424738
[04/21 19:53:56    127s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3581.8M, EPOCH TIME: 1745240036.427701
[04/21 19:53:56    127s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3581.8M, EPOCH TIME: 1745240036.427768
[04/21 19:53:56    127s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3581.8M, EPOCH TIME: 1745240036.431886
[04/21 19:53:56    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:56    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:56    127s] 
[04/21 19:53:56    127s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:53:56    127s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:53:56    127s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.008, REAL:0.008, MEM:3581.8M, EPOCH TIME: 1745240036.440107
[04/21 19:53:56    127s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3581.8M, EPOCH TIME: 1745240036.440147
[04/21 19:53:56    127s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3581.8M, EPOCH TIME: 1745240036.440198
[04/21 19:53:56    127s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:3581.8M, EPOCH TIME: 1745240036.440749
[04/21 19:53:56    127s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.000, REAL:0.000, MEM:3581.8M, EPOCH TIME: 1745240036.440834
[04/21 19:53:56    127s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.013, REAL:0.013, MEM:3581.8M, EPOCH TIME: 1745240036.440883
[04/21 19:53:56    127s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.013, REAL:0.013, MEM:3581.8M, EPOCH TIME: 1745240036.440899
[04/21 19:53:56    127s] TDRefine: refinePlace mode is spiral
[04/21 19:53:56    127s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2911417.9
[04/21 19:53:56    127s] OPERPROF: Starting Refine-Place at level 1, MEM:3581.8M, EPOCH TIME: 1745240036.440937
[04/21 19:53:56    127s] *** Starting refinePlace (0:02:07 mem=3581.8M) ***
[04/21 19:53:56    127s] Total net bbox length = 2.482e+05 (1.214e+05 1.268e+05) (ext = 1.181e+04)
[04/21 19:53:56    127s] 
[04/21 19:53:56    127s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:53:56    127s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:53:56    127s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/21 19:53:56    127s] Set min layer with design mode ( 1 )
[04/21 19:53:56    127s] Set max layer with design mode ( 5 )
[04/21 19:53:56    127s] Set min layer with design mode ( 1 )
[04/21 19:53:56    127s] Set max layer with design mode ( 5 )
[04/21 19:53:56    127s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3581.8M, EPOCH TIME: 1745240036.449672
[04/21 19:53:56    127s] Starting refinePlace ...
[04/21 19:53:56    127s] Set min layer with design mode ( 1 )
[04/21 19:53:56    127s] Set max layer with design mode ( 5 )
[04/21 19:53:56    127s] One DDP V2 for no tweak run.
[04/21 19:53:56    127s] Set min layer with design mode ( 1 )
[04/21 19:53:56    127s] Set max layer with design mode ( 5 )
[04/21 19:53:56    127s] DDP initSite1 nrRow 122 nrJob 122
[04/21 19:53:56    127s] DDP markSite nrRow 122 nrJob 122
[04/21 19:53:56    127s]   Spread Effort: high, pre-route mode, useDDP on.
[04/21 19:53:56    127s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3581.8MB) @(0:02:07 - 0:02:07).
[04/21 19:53:56    127s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/21 19:53:56    127s] wireLenOptFixPriorityInst 1778 inst fixed
[04/21 19:53:56    127s] 
[04/21 19:53:56    127s]  === Spiral for Logical I: (movable: 9601) ===
[04/21 19:53:56    127s] 
[04/21 19:53:56    127s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[04/21 19:53:56    127s] 
[04/21 19:53:56    127s]  Info: 0 filler has been deleted!
[04/21 19:53:56    127s] Move report: legalization moves 11 insts, mean move: 3.73 um, max move: 9.84 um spiral
[04/21 19:53:56    127s] 	Max move on inst (FE_OFC150_n_2124): (225.50, 365.72) --> (235.34, 365.72)
[04/21 19:53:56    127s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/21 19:53:56    127s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/21 19:53:56    127s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3568.9MB) @(0:02:07 - 0:02:07).
[04/21 19:53:56    127s] Move report: Detail placement moves 11 insts, mean move: 3.73 um, max move: 9.84 um 
[04/21 19:53:56    127s] 	Max move on inst (FE_OFC150_n_2124): (225.50, 365.72) --> (235.34, 365.72)
[04/21 19:53:56    127s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3568.9MB
[04/21 19:53:56    127s] Statistics of distance of Instance movement in refine placement:
[04/21 19:53:56    127s]   maximum (X+Y) =         9.84 um
[04/21 19:53:56    127s]   inst (FE_OFC150_n_2124) with max move: (225.5, 365.72) -> (235.34, 365.72)
[04/21 19:53:56    127s]   mean    (X+Y) =         3.73 um
[04/21 19:53:56    127s] Summary Report:
[04/21 19:53:56    127s] Instances move: 11 (out of 9601 movable)
[04/21 19:53:56    127s] Instances flipped: 0
[04/21 19:53:56    127s] Mean displacement: 3.73 um
[04/21 19:53:56    127s] Max displacement: 9.84 um (Instance: FE_OFC150_n_2124) (225.5, 365.72) -> (235.34, 365.72)
[04/21 19:53:56    127s] 	Length: 4 sites, height: 1 rows, site name: HD_CoreSite, cell type: BUFHDV0
[04/21 19:53:56    127s] 	Violation at original loc: Overlapping with other instance
[04/21 19:53:56    127s] Physical-only instances move: 0 (out of 0 movable physical-only)
[04/21 19:53:56    127s] Total instances moved : 11
[04/21 19:53:56    127s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.118, REAL:0.119, MEM:3568.9M, EPOCH TIME: 1745240036.568504
[04/21 19:53:56    127s] Total net bbox length = 2.482e+05 (1.214e+05 1.268e+05) (ext = 1.181e+04)
[04/21 19:53:56    127s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3568.9MB
[04/21 19:53:56    127s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=3568.9MB) @(0:02:07 - 0:02:07).
[04/21 19:53:56    127s] *** Finished refinePlace (0:02:07 mem=3568.9M) ***
[04/21 19:53:56    127s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2911417.9
[04/21 19:53:56    127s] OPERPROF: Finished Refine-Place at level 1, CPU:0.130, REAL:0.131, MEM:3568.9M, EPOCH TIME: 1745240036.571602
[04/21 19:53:56    127s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3568.9M, EPOCH TIME: 1745240036.594801
[04/21 19:53:56    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9605).
[04/21 19:53:56    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:56    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:56    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:56    127s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.016, REAL:0.016, MEM:3565.9M, EPOCH TIME: 1745240036.610820
[04/21 19:53:56    127s] *** maximum move = 9.84 um ***
[04/21 19:53:56    127s] *** Finished re-routing un-routed nets (3565.9M) ***
[04/21 19:53:56    127s] OPERPROF: Starting DPlace-Init at level 1, MEM:3565.9M, EPOCH TIME: 1745240036.619961
[04/21 19:53:56    127s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3565.9M, EPOCH TIME: 1745240036.623347
[04/21 19:53:56    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:56    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:56    127s] 
[04/21 19:53:56    127s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:53:56    127s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:53:56    127s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.009, REAL:0.009, MEM:3565.9M, EPOCH TIME: 1745240036.632556
[04/21 19:53:56    127s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3565.9M, EPOCH TIME: 1745240036.632612
[04/21 19:53:56    127s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3565.9M, EPOCH TIME: 1745240036.632661
[04/21 19:53:56    127s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:3565.9M, EPOCH TIME: 1745240036.633222
[04/21 19:53:56    127s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.000, MEM:3565.9M, EPOCH TIME: 1745240036.633317
[04/21 19:53:56    127s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:3565.9M, EPOCH TIME: 1745240036.633365
[04/21 19:53:56    127s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[04/21 19:53:56    127s] 
[04/21 19:53:56    127s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=3565.9M) ***
[04/21 19:53:56    127s] Deleting 0 temporary hard placement blockage(s).
[04/21 19:53:56    127s] Total-nets :: 9722, Stn-nets :: 44, ratio :: 0.452582 %, Total-len 316638, Stn-len 31244.9
[04/21 19:53:56    127s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 9605
[04/21 19:53:56    127s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3581.9M, EPOCH TIME: 1745240036.674841
[04/21 19:53:56    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:53:56    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:56    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:56    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:56    127s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.013, REAL:0.013, MEM:3504.9M, EPOCH TIME: 1745240036.687758
[04/21 19:53:56    127s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2911417.15
[04/21 19:53:56    127s] *** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:02:07.6/0:04:20.3 (0.5), mem = 3504.9M
[04/21 19:53:56    127s] 
[04/21 19:53:56    127s] =============================================================================================
[04/21 19:53:56    127s]  Step TAT Report : DrvOpt #2 / optDesign #1                                     23.30-p003_1
[04/21 19:53:56    127s] =============================================================================================
[04/21 19:53:56    127s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:53:56    127s] ---------------------------------------------------------------------------------------------
[04/21 19:53:56    127s] [ SlackTraversorInit     ]      2   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.2
[04/21 19:53:56    127s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  30.0 % )     0:00:00.4 /  0:00:00.4    1.0
[04/21 19:53:56    127s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:53:56    127s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:53:56    127s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[04/21 19:53:56    127s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.6
[04/21 19:53:56    127s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:53:56    127s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[04/21 19:53:56    127s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 19:53:56    127s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:53:56    127s] [ OptEval                ]      2   0:00:00.1  (   5.1 % )     0:00:00.1 /  0:00:00.1    1.1
[04/21 19:53:56    127s] [ OptCommit              ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:53:56    127s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:53:56    127s] [ IncrDelayCalc          ]      8   0:00:00.1  (   6.3 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:53:56    127s] [ DrvFindVioNets         ]      3   0:00:00.1  (   4.3 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:53:56    127s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.7
[04/21 19:53:56    127s] [ RefinePlace            ]      1   0:00:00.2  (  16.6 % )     0:00:00.2 /  0:00:00.3    1.0
[04/21 19:53:56    127s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[04/21 19:53:56    127s] [ TimingUpdate           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:53:56    127s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:53:56    127s] [ MISC                   ]          0:00:00.4  (  26.5 % )     0:00:00.4 /  0:00:00.4    1.1
[04/21 19:53:56    127s] ---------------------------------------------------------------------------------------------
[04/21 19:53:56    127s]  DrvOpt #2 TOTAL                    0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.5    1.0
[04/21 19:53:56    127s] ---------------------------------------------------------------------------------------------
[04/21 19:53:56    127s] 
[04/21 19:53:56    127s] End: GigaOpt DRV Optimization
[04/21 19:53:56    127s] GigaOpt DRV: restore maxLocalDensity to 0.98
[04/21 19:53:56    127s] **optDesign ... cpu = 0:00:10, real = 0:00:15, mem = 3070.1M, totSessionCpu=0:02:08 **
[04/21 19:53:56    127s] Begin: Collecting metrics
[04/21 19:53:56    127s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     0.124 |    0.000 |           |        0 |       69.57 | 0:00:03  |        3473 |    1 |   1 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        3474 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        3490 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        3490 |      |     |
| drv_fixing              |     0.000 |   32.091 |         0 |        0 |       68.99 | 0:00:01  |        3505 |    1 |   0 |
 --------------------------------------------------------------------------------------------------------------------------- 
[04/21 19:53:56    127s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3096.6M, current mem=3070.1M)

[04/21 19:53:56    127s] End: Collecting metrics
[04/21 19:53:57    128s] Deleting Lib Analyzer.
[04/21 19:53:57    128s] 
[04/21 19:53:57    128s] Optimization is working on the following views:
[04/21 19:53:57    128s]   Setup views: view_ss_v1p08_125c 
[04/21 19:53:57    128s]   Hold  views: view_ss_v1p08_125c 
[04/21 19:53:57    128s] Number of setup views: 2
[04/21 19:53:57    128s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/21 19:53:57    128s] Begin: GigaOpt Global Optimization
[04/21 19:53:57    128s] *info: use new DP (enabled)
[04/21 19:53:57    128s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 1 -maxIterForLEPG 1 -maxIterAtSameRoiCutoff 0
[04/21 19:53:57    128s] Info: 27 top-level, potential tri-state nets excluded from IPO operation.
[04/21 19:53:57    128s] Info: 5 nets with fixed/cover wires excluded.
[04/21 19:53:57    128s] Info: 1 ideal net excluded from IPO operation.
[04/21 19:53:57    128s] Info: 5 clock nets excluded from IPO operation.
[04/21 19:53:57    128s] *** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:02:08.1/0:04:20.7 (0.5), mem = 3539.0M
[04/21 19:53:57    128s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2911417.16
[04/21 19:53:57    128s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/21 19:53:57    128s] 
[04/21 19:53:57    128s] Creating Lib Analyzer ...
[04/21 19:53:57    128s] Total number of usable buffers from Lib Analyzer: 20 ( CLKBUFHDV2 BUFHDV2RD BUFHDV2 BUFHDV1RD BUFHDV0 CLKBUFHDV4 BUFHDV4 BUFHDV4RD BUFHDV6RD BUFHDV6 CLKBUFHDV8 BUFHDV8 BUFHDV8RD CLKBUFHDV12 BUFHDV12 CLKBUFHDV16 CLKBUFHDV20 CLKBUFHDV24 CLKBUFHDV32 BUFHDV32RD)
[04/21 19:53:57    128s] Total number of usable inverters from Lib Analyzer: 18 ( INHDVL INHDV2 INHDV1 INHDV0 CLKINHDV2 CLKINHDV1 CLKINHDV0 INHDV4 CLKINHDV4 INHDV6 CLKINHDV6 INHDV8 CLKINHDV8 CLKINHDV12 CLKINHDV16 CLKINHDV20 CLKINHDV24 INHDV32)
[04/21 19:53:57    128s] Total number of usable delay cells from Lib Analyzer: 15 ( DEL1HDV2 DEL1HDV1 DEL1HDV0 DEL2HDV2 DEL2HDV1 DEL2HDV0 DEL3HDV2 DEL3HDV1 DEL3HDV0 DEL2HDV4 DEL4HDV2 DEL4HDV1 DEL4HDV0 DEL3HDV4 DEL4HDV4)
[04/21 19:53:57    128s] 
[04/21 19:53:57    128s] {RT rc_worst 0 2 5  0}
[04/21 19:53:57    128s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:08 mem=3539.0M
[04/21 19:53:57    128s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:08 mem=3539.0M
[04/21 19:53:57    128s] Creating Lib Analyzer, finished. 
[04/21 19:53:57    128s] 
[04/21 19:53:57    128s] Active Setup views: view_ss_v1p08_125c 
[04/21 19:53:57    128s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3539.0M, EPOCH TIME: 1745240037.596458
[04/21 19:53:57    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:57    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:57    128s] 
[04/21 19:53:57    128s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:53:57    128s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:53:57    128s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.008, MEM:3539.0M, EPOCH TIME: 1745240037.604158
[04/21 19:53:57    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:53:57    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:57    128s] [oiPhyDebug] optDemand 112616241600.00, spDemand 112616241600.00.
[04/21 19:53:57    128s] [LDM::Info] TotalInstCnt at InitDesignMc1: 9605
[04/21 19:53:57    128s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[04/21 19:53:57    128s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:09 mem=3539.0M
[04/21 19:53:57    128s] OPERPROF: Starting DPlace-Init at level 1, MEM:3539.0M, EPOCH TIME: 1745240037.606446
[04/21 19:53:57    128s] Processing tracks to init pin-track alignment.
[04/21 19:53:57    128s] z: 2, totalTracks: 1
[04/21 19:53:57    128s] z: 4, totalTracks: 1
[04/21 19:53:57    128s] z: 6, totalTracks: 1
[04/21 19:53:57    128s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:53:57    128s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3539.0M, EPOCH TIME: 1745240037.609441
[04/21 19:53:57    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:57    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:57    128s] 
[04/21 19:53:57    128s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:53:57    128s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:53:57    128s] 
[04/21 19:53:57    128s]  Skipping Bad Lib Cell Checking (CMU) !
[04/21 19:53:57    128s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.008, MEM:3539.0M, EPOCH TIME: 1745240037.617173
[04/21 19:53:57    128s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3539.0M, EPOCH TIME: 1745240037.617201
[04/21 19:53:57    128s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3539.0M, EPOCH TIME: 1745240037.617245
[04/21 19:53:57    128s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3539.0MB).
[04/21 19:53:57    128s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:3539.0M, EPOCH TIME: 1745240037.617849
[04/21 19:53:57    128s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[04/21 19:53:57    128s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 9605
[04/21 19:53:57    128s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:09 mem=3539.0M
[04/21 19:53:57    128s] ### Creating RouteCongInterface, started
[04/21 19:53:57    128s] 
[04/21 19:53:57    128s] #optDebug:  {2, 1.000, 0.8500} {3, 0.750, 0.8500} {4, 0.500, 0.8500} {5, 0.250, 0.6840} 
[04/21 19:53:57    128s] 
[04/21 19:53:57    128s] #optDebug: {0, 1.000}
[04/21 19:53:57    128s] ### Creating RouteCongInterface, finished
[04/21 19:53:57    128s] Info: 27 top-level, potential tri-state nets excluded from IPO operation.
[04/21 19:53:57    128s] *info: 5 clock nets excluded
[04/21 19:53:57    128s] *info: 1 ideal net excluded from IPO operation.
[04/21 19:53:57    128s] *info: 27 external nets with a tri-state driver excluded.
[04/21 19:53:57    128s] *info: 15 multi-driver nets excluded.
[04/21 19:53:57    128s] *info: 502 no-driver nets excluded.
[04/21 19:53:57    128s] *info: 5 nets with fixed/cover wires excluded.
[04/21 19:53:57    128s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3558.1M, EPOCH TIME: 1745240037.811928
[04/21 19:53:57    128s] Found 0 hard placement blockage before merging.
[04/21 19:53:57    128s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3558.1M, EPOCH TIME: 1745240037.812036
[04/21 19:53:57    128s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[04/21 19:53:57    128s] +--------+--------+---------+------------+--------+------------------+---------+----------------------------------------------------+
[04/21 19:53:57    128s] |  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View    |Pathgroup|                     End Point                      |
[04/21 19:53:57    128s] +--------+--------+---------+------------+--------+------------------+---------+----------------------------------------------------+
[04/21 19:53:57    128s] |   0.000|   0.000|   68.99%|   0:00:00.0| 3558.1M|view_ss_v1p08_125c|       NA| NA                                                 |
[04/21 19:53:57    128s] +--------+--------+---------+------------+--------+------------------+---------+----------------------------------------------------+
[04/21 19:53:57    128s] 
[04/21 19:53:57    128s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3558.1M) ***
[04/21 19:53:57    128s] 
[04/21 19:53:57    128s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3558.1M) ***
[04/21 19:53:58    128s] Deleting 0 temporary hard placement blockage(s).
[04/21 19:53:58    128s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[04/21 19:53:58    128s] Total-nets :: 9722, Stn-nets :: 44, ratio :: 0.452582 %, Total-len 316638, Stn-len 31244.9
[04/21 19:53:58    128s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 9605
[04/21 19:53:58    128s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3558.1M, EPOCH TIME: 1745240038.007542
[04/21 19:53:58    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9605).
[04/21 19:53:58    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:58    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:58    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:58    128s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.015, REAL:0.015, MEM:3486.1M, EPOCH TIME: 1745240038.022219
[04/21 19:53:58    128s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2911417.16
[04/21 19:53:58    128s] *** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:02:08.9/0:04:21.6 (0.5), mem = 3486.1M
[04/21 19:53:58    128s] 
[04/21 19:53:58    128s] =============================================================================================
[04/21 19:53:58    128s]  Step TAT Report : GlobalOpt #1 / optDesign #1                                  23.30-p003_1
[04/21 19:53:58    128s] =============================================================================================
[04/21 19:53:58    128s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:53:58    128s] ---------------------------------------------------------------------------------------------
[04/21 19:53:58    128s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.8
[04/21 19:53:58    128s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  40.8 % )     0:00:00.4 /  0:00:00.4    1.0
[04/21 19:53:58    128s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:53:58    128s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:53:58    128s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.9
[04/21 19:53:58    128s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.6
[04/21 19:53:58    128s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:53:58    128s] [ TransformInit          ]      1   0:00:00.2  (  17.7 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 19:53:58    128s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.9
[04/21 19:53:58    128s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:53:58    128s] [ MISC                   ]          0:00:00.3  (  33.5 % )     0:00:00.3 /  0:00:00.3    1.0
[04/21 19:53:58    128s] ---------------------------------------------------------------------------------------------
[04/21 19:53:58    128s]  GlobalOpt #1 TOTAL                 0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[04/21 19:53:58    128s] ---------------------------------------------------------------------------------------------
[04/21 19:53:58    128s] 
[04/21 19:53:58    128s] End: GigaOpt Global Optimization
[04/21 19:53:58    128s] Begin: Collecting metrics
[04/21 19:53:58    129s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     0.124 |    0.000 |           |        0 |       69.57 | 0:00:03  |        3473 |    1 |   1 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        3474 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        3490 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        3490 |      |     |
| drv_fixing              |     0.000 |   32.091 |         0 |        0 |       68.99 | 0:00:01  |        3505 |    1 |   0 |
| global_opt              |           |   32.091 |           |        0 |       68.99 | 0:00:01  |        3486 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[04/21 19:53:58    129s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3076.1M, current mem=3076.1M)

[04/21 19:53:58    129s] End: Collecting metrics
[04/21 19:53:58    129s] 
[04/21 19:53:58    129s] Active setup views:
[04/21 19:53:58    129s]  view_ss_v1p08_125c
[04/21 19:53:58    129s]   Dominating endpoints: 0
[04/21 19:53:58    129s]   Dominating TNS: -0.000
[04/21 19:53:58    129s] 
[04/21 19:53:58    129s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/21 19:53:58    129s] Deleting Lib Analyzer.
[04/21 19:53:58    129s] Begin: GigaOpt Global Optimization
[04/21 19:53:58    129s] *info: use new DP (enabled)
[04/21 19:53:58    129s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[04/21 19:53:58    129s] Info: 27 top-level, potential tri-state nets excluded from IPO operation.
[04/21 19:53:58    129s] Info: 5 nets with fixed/cover wires excluded.
[04/21 19:53:58    129s] Info: 1 ideal net excluded from IPO operation.
[04/21 19:53:58    129s] Info: 5 clock nets excluded from IPO operation.
[04/21 19:53:58    129s] *** GlobalOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:02:09.1/0:04:21.8 (0.5), mem = 3544.2M
[04/21 19:53:58    129s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2911417.17
[04/21 19:53:58    129s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/21 19:53:58    129s] 
[04/21 19:53:58    129s] Creating Lib Analyzer ...
[04/21 19:53:58    129s] Total number of usable buffers from Lib Analyzer: 20 ( CLKBUFHDV2 BUFHDV2RD BUFHDV2 BUFHDV1RD BUFHDV0 CLKBUFHDV4 BUFHDV4 BUFHDV4RD BUFHDV6RD BUFHDV6 CLKBUFHDV8 BUFHDV8 BUFHDV8RD CLKBUFHDV12 BUFHDV12 CLKBUFHDV16 CLKBUFHDV20 CLKBUFHDV24 CLKBUFHDV32 BUFHDV32RD)
[04/21 19:53:58    129s] Total number of usable inverters from Lib Analyzer: 18 ( INHDVL INHDV2 INHDV1 INHDV0 CLKINHDV2 CLKINHDV1 CLKINHDV0 INHDV4 CLKINHDV4 INHDV6 CLKINHDV6 INHDV8 CLKINHDV8 CLKINHDV12 CLKINHDV16 CLKINHDV20 CLKINHDV24 INHDV32)
[04/21 19:53:58    129s] Total number of usable delay cells from Lib Analyzer: 15 ( DEL1HDV2 DEL1HDV1 DEL1HDV0 DEL2HDV2 DEL2HDV1 DEL2HDV0 DEL3HDV2 DEL3HDV1 DEL3HDV0 DEL2HDV4 DEL4HDV2 DEL4HDV1 DEL4HDV0 DEL3HDV4 DEL4HDV4)
[04/21 19:53:58    129s] 
[04/21 19:53:58    129s] {RT rc_worst 0 2 5  0}
[04/21 19:53:58    129s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:09 mem=3544.2M
[04/21 19:53:58    129s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:09 mem=3544.2M
[04/21 19:53:58    129s] Creating Lib Analyzer, finished. 
[04/21 19:53:58    129s] 
[04/21 19:53:58    129s] Active Setup views: view_ss_v1p08_125c 
[04/21 19:53:58    129s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3544.2M, EPOCH TIME: 1745240038.639464
[04/21 19:53:58    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:58    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:58    129s] 
[04/21 19:53:58    129s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:53:58    129s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:53:58    129s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.008, MEM:3544.2M, EPOCH TIME: 1745240038.647287
[04/21 19:53:58    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:53:58    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:58    129s] [oiPhyDebug] optDemand 112616241600.00, spDemand 112616241600.00.
[04/21 19:53:58    129s] [LDM::Info] TotalInstCnt at InitDesignMc1: 9605
[04/21 19:53:58    129s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[04/21 19:53:58    129s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:10 mem=3544.2M
[04/21 19:53:58    129s] OPERPROF: Starting DPlace-Init at level 1, MEM:3544.2M, EPOCH TIME: 1745240038.649524
[04/21 19:53:58    129s] Processing tracks to init pin-track alignment.
[04/21 19:53:58    129s] z: 2, totalTracks: 1
[04/21 19:53:58    129s] z: 4, totalTracks: 1
[04/21 19:53:58    129s] z: 6, totalTracks: 1
[04/21 19:53:58    129s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:53:58    129s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3544.2M, EPOCH TIME: 1745240038.652227
[04/21 19:53:58    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:58    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:58    129s] 
[04/21 19:53:58    129s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:53:58    129s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:53:58    129s] 
[04/21 19:53:58    129s]  Skipping Bad Lib Cell Checking (CMU) !
[04/21 19:53:58    129s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.007, REAL:0.007, MEM:3544.2M, EPOCH TIME: 1745240038.659361
[04/21 19:53:58    129s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3544.2M, EPOCH TIME: 1745240038.659388
[04/21 19:53:58    129s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3544.2M, EPOCH TIME: 1745240038.659427
[04/21 19:53:58    129s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3544.2MB).
[04/21 19:53:58    129s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:3544.2M, EPOCH TIME: 1745240038.660017
[04/21 19:53:58    129s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[04/21 19:53:58    129s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 9605
[04/21 19:53:58    129s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:10 mem=3544.2M
[04/21 19:53:58    129s] ### Creating RouteCongInterface, started
[04/21 19:53:58    129s] 
[04/21 19:53:58    129s] #optDebug:  {2, 1.000, 0.8500} {3, 0.750, 0.8500} {4, 0.500, 0.8500} {5, 0.250, 0.6840} 
[04/21 19:53:58    129s] 
[04/21 19:53:58    129s] #optDebug: {0, 1.000}
[04/21 19:53:58    129s] ### Creating RouteCongInterface, finished
[04/21 19:53:58    129s] Info: 27 top-level, potential tri-state nets excluded from IPO operation.
[04/21 19:53:58    129s] *info: 5 clock nets excluded
[04/21 19:53:58    129s] *info: 1 ideal net excluded from IPO operation.
[04/21 19:53:58    129s] *info: 27 external nets with a tri-state driver excluded.
[04/21 19:53:58    129s] *info: 15 multi-driver nets excluded.
[04/21 19:53:58    129s] *info: 502 no-driver nets excluded.
[04/21 19:53:58    129s] *info: 5 nets with fixed/cover wires excluded.
[04/21 19:53:58    129s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3563.3M, EPOCH TIME: 1745240038.853671
[04/21 19:53:58    129s] Found 0 hard placement blockage before merging.
[04/21 19:53:58    129s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3563.3M, EPOCH TIME: 1745240038.853780
[04/21 19:53:59    129s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[04/21 19:53:59    129s] +--------+--------+---------+------------+--------+------------------+---------+----------------------------------------------------+
[04/21 19:53:59    129s] |  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View    |Pathgroup|                     End Point                      |
[04/21 19:53:59    129s] +--------+--------+---------+------------+--------+------------------+---------+----------------------------------------------------+
[04/21 19:53:59    129s] |   0.000|   0.000|   68.99%|   0:00:00.0| 3563.3M|view_ss_v1p08_125c|       NA| NA                                                 |
[04/21 19:53:59    129s] +--------+--------+---------+------------+--------+------------------+---------+----------------------------------------------------+
[04/21 19:53:59    129s] 
[04/21 19:53:59    129s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3563.3M) ***
[04/21 19:53:59    129s] 
[04/21 19:53:59    129s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3563.3M) ***
[04/21 19:53:59    129s] Deleting 0 temporary hard placement blockage(s).
[04/21 19:53:59    129s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[04/21 19:53:59    129s] Total-nets :: 9722, Stn-nets :: 44, ratio :: 0.452582 %, Total-len 316638, Stn-len 31244.9
[04/21 19:53:59    129s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 9605
[04/21 19:53:59    129s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3563.3M, EPOCH TIME: 1745240039.052264
[04/21 19:53:59    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9605).
[04/21 19:53:59    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:59    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:59    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:59    129s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.015, REAL:0.015, MEM:3487.3M, EPOCH TIME: 1745240039.066956
[04/21 19:53:59    129s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2911417.17
[04/21 19:53:59    129s] *** GlobalOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:02:10.0/0:04:22.7 (0.5), mem = 3487.3M
[04/21 19:53:59    129s] 
[04/21 19:53:59    129s] =============================================================================================
[04/21 19:53:59    129s]  Step TAT Report : GlobalOpt #2 / optDesign #1                                  23.30-p003_1
[04/21 19:53:59    129s] =============================================================================================
[04/21 19:53:59    129s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:53:59    129s] ---------------------------------------------------------------------------------------------
[04/21 19:53:59    129s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.8
[04/21 19:53:59    129s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  41.5 % )     0:00:00.4 /  0:00:00.4    1.0
[04/21 19:53:59    129s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:53:59    129s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:53:59    129s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:53:59    129s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.2
[04/21 19:53:59    129s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:53:59    129s] [ TransformInit          ]      1   0:00:00.2  (  17.5 % )     0:00:00.2 /  0:00:00.1    1.0
[04/21 19:53:59    129s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:53:59    129s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:53:59    129s] [ MISC                   ]          0:00:00.3  (  33.3 % )     0:00:00.3 /  0:00:00.3    1.0
[04/21 19:53:59    129s] ---------------------------------------------------------------------------------------------
[04/21 19:53:59    129s]  GlobalOpt #2 TOTAL                 0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[04/21 19:53:59    129s] ---------------------------------------------------------------------------------------------
[04/21 19:53:59    129s] 
[04/21 19:53:59    129s] End: GigaOpt Global Optimization
[04/21 19:53:59    129s] Begin: Collecting metrics
[04/21 19:53:59    130s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     0.124 |    0.000 |           |        0 |       69.57 | 0:00:03  |        3473 |    1 |   1 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        3474 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        3490 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        3490 |      |     |
| drv_fixing              |     0.000 |   32.091 |         0 |        0 |       68.99 | 0:00:01  |        3505 |    1 |   0 |
| global_opt              |           |   32.091 |           |        0 |       68.99 | 0:00:01  |        3486 |      |     |
| global_opt_2            |           |   32.091 |           |        0 |       68.99 | 0:00:01  |        3487 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[04/21 19:53:59    130s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3076.7M, current mem=3076.7M)

[04/21 19:53:59    130s] End: Collecting metrics
[04/21 19:53:59    130s] *** Timing Is met
[04/21 19:53:59    130s] *** Check timing (0:00:00.0)
[04/21 19:53:59    130s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/21 19:53:59    130s] Deleting Lib Analyzer.
[04/21 19:53:59    130s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
[04/21 19:53:59    130s] Info: 27 top-level, potential tri-state nets excluded from IPO operation.
[04/21 19:53:59    130s] Info: 5 nets with fixed/cover wires excluded.
[04/21 19:53:59    130s] Info: 1 ideal net excluded from IPO operation.
[04/21 19:53:59    130s] Info: 5 clock nets excluded from IPO operation.
[04/21 19:53:59    130s] ### Creating LA Mngr. totSessionCpu=0:02:10 mem=3487.3M
[04/21 19:53:59    130s] ### Creating LA Mngr, finished. totSessionCpu=0:02:10 mem=3487.3M
[04/21 19:53:59    130s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/21 19:53:59    130s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3487.3M, EPOCH TIME: 1745240039.191429
[04/21 19:53:59    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:59    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:59    130s] 
[04/21 19:53:59    130s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:53:59    130s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:53:59    130s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.008, MEM:3487.3M, EPOCH TIME: 1745240039.199873
[04/21 19:53:59    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:53:59    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:59    130s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3545.5M, EPOCH TIME: 1745240039.205703
[04/21 19:53:59    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:59    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:59    130s] 
[04/21 19:53:59    130s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:53:59    130s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:53:59    130s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.008, MEM:3545.5M, EPOCH TIME: 1745240039.213300
[04/21 19:53:59    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:53:59    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:59    130s] [oiPhyDebug] optDemand 112616241600.00, spDemand 112616241600.00.
[04/21 19:53:59    130s] [LDM::Info] TotalInstCnt at InitDesignMc1: 9605
[04/21 19:53:59    130s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[04/21 19:53:59    130s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:10 mem=3545.5M
[04/21 19:53:59    130s] OPERPROF: Starting DPlace-Init at level 1, MEM:3545.5M, EPOCH TIME: 1745240039.215239
[04/21 19:53:59    130s] Processing tracks to init pin-track alignment.
[04/21 19:53:59    130s] z: 2, totalTracks: 1
[04/21 19:53:59    130s] z: 4, totalTracks: 1
[04/21 19:53:59    130s] z: 6, totalTracks: 1
[04/21 19:53:59    130s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:53:59    130s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3545.5M, EPOCH TIME: 1745240039.217851
[04/21 19:53:59    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:59    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:53:59    130s] 
[04/21 19:53:59    130s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:53:59    130s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:53:59    130s] 
[04/21 19:53:59    130s]  Skipping Bad Lib Cell Checking (CMU) !
[04/21 19:53:59    130s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.007, REAL:0.007, MEM:3545.5M, EPOCH TIME: 1745240039.224990
[04/21 19:53:59    130s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3545.5M, EPOCH TIME: 1745240039.225015
[04/21 19:53:59    130s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3545.5M, EPOCH TIME: 1745240039.225054
[04/21 19:53:59    130s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3545.5MB).
[04/21 19:53:59    130s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:3545.5M, EPOCH TIME: 1745240039.225643
[04/21 19:53:59    130s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[04/21 19:53:59    130s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 9605
[04/21 19:53:59    130s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:10 mem=3545.5M
[04/21 19:53:59    130s] Begin: Area Reclaim Optimization
[04/21 19:53:59    130s] *** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:02:10.2/0:04:22.8 (0.5), mem = 3545.5M
[04/21 19:53:59    130s] 
[04/21 19:53:59    130s] Creating Lib Analyzer ...
[04/21 19:53:59    130s] Total number of usable buffers from Lib Analyzer: 20 ( CLKBUFHDV2 BUFHDV2RD BUFHDV2 BUFHDV1RD BUFHDV0 CLKBUFHDV4 BUFHDV4 BUFHDV4RD BUFHDV6RD BUFHDV6 CLKBUFHDV8 BUFHDV8 BUFHDV8RD CLKBUFHDV12 BUFHDV12 CLKBUFHDV16 CLKBUFHDV20 CLKBUFHDV24 CLKBUFHDV32 BUFHDV32RD)
[04/21 19:53:59    130s] Total number of usable inverters from Lib Analyzer: 18 ( INHDVL INHDV2 INHDV1 INHDV0 CLKINHDV2 CLKINHDV1 CLKINHDV0 INHDV4 CLKINHDV4 INHDV6 CLKINHDV6 INHDV8 CLKINHDV8 CLKINHDV12 CLKINHDV16 CLKINHDV20 CLKINHDV24 INHDV32)
[04/21 19:53:59    130s] Total number of usable delay cells from Lib Analyzer: 15 ( DEL1HDV2 DEL1HDV1 DEL1HDV0 DEL2HDV2 DEL2HDV1 DEL2HDV0 DEL3HDV2 DEL3HDV1 DEL3HDV0 DEL2HDV4 DEL4HDV2 DEL4HDV1 DEL4HDV0 DEL3HDV4 DEL4HDV4)
[04/21 19:53:59    130s] 
[04/21 19:53:59    130s] {RT rc_worst 0 2 5  0}
[04/21 19:53:59    130s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:11 mem=3547.5M
[04/21 19:53:59    130s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:11 mem=3547.5M
[04/21 19:53:59    130s] Creating Lib Analyzer, finished. 
[04/21 19:53:59    130s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2911417.18
[04/21 19:53:59    130s] 
[04/21 19:53:59    130s] Active Setup views: view_ss_v1p08_125c 
[04/21 19:53:59    130s] [LDM::Info] TotalInstCnt at InitDesignMc2: 9605
[04/21 19:53:59    130s] ### Creating RouteCongInterface, started
[04/21 19:53:59    130s] 
[04/21 19:53:59    130s] #optDebug:  {2, 1.000, 0.8500} {3, 0.750, 0.8500} {4, 0.500, 0.8500} {5, 0.250, 0.6840} 
[04/21 19:53:59    130s] 
[04/21 19:53:59    130s] #optDebug: {0, 1.000}
[04/21 19:53:59    130s] ### Creating RouteCongInterface, finished
[04/21 19:53:59    130s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3547.5M, EPOCH TIME: 1745240039.754118
[04/21 19:53:59    130s] Found 0 hard placement blockage before merging.
[04/21 19:53:59    130s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3547.5M, EPOCH TIME: 1745240039.754210
[04/21 19:53:59    130s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 68.99
[04/21 19:53:59    130s] +---------+---------+--------+--------+------------+--------+
[04/21 19:53:59    130s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/21 19:53:59    130s] +---------+---------+--------+--------+------------+--------+
[04/21 19:53:59    130s] |   68.99%|        -|   0.100|   0.000|   0:00:00.0| 3547.5M|
[04/21 19:54:01    131s] |   68.95%|       20|   0.100|   0.000|   0:00:02.0| 3575.6M|
[04/21 19:54:01    131s] #optDebug: <stH: 3.2800 MiSeL: 43.4740>
[04/21 19:54:01    131s] |   68.95%|        0|   0.100|   0.000|   0:00:00.0| 3575.6M|
[04/21 19:54:01    132s] |   68.94%|        2|   0.100|   0.000|   0:00:00.0| 3575.6M|
[04/21 19:54:01    132s] |   68.94%|        2|   0.100|   0.000|   0:00:00.0| 3575.6M|
[04/21 19:54:01    132s] |   68.94%|        0|   0.100|   0.000|   0:00:00.0| 3575.6M|
[04/21 19:54:01    132s] #optDebug: <stH: 3.2800 MiSeL: 43.4740>
[04/21 19:54:01    132s] |   68.94%|        0|   0.100|   0.000|   0:00:00.0| 3575.6M|
[04/21 19:54:01    132s] +---------+---------+--------+--------+------------+--------+
[04/21 19:54:01    132s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 68.94
[04/21 19:54:01    132s] 
[04/21 19:54:01    132s] ** Summary: Restruct = 20 Buffer Deletion = 2 Declone = 0 Resize = 2 **
[04/21 19:54:01    132s] --------------------------------------------------------------
[04/21 19:54:01    132s] |                                   | Total     | Sequential |
[04/21 19:54:01    132s] --------------------------------------------------------------
[04/21 19:54:01    132s] | Num insts resized                 |       2  |       0    |
[04/21 19:54:01    132s] | Num insts undone                  |       0  |       0    |
[04/21 19:54:01    132s] | Num insts Downsized               |       2  |       0    |
[04/21 19:54:01    132s] | Num insts Samesized               |       0  |       0    |
[04/21 19:54:01    132s] | Num insts Upsized                 |       0  |       0    |
[04/21 19:54:01    132s] | Num multiple commits+uncommits    |       0  |       -    |
[04/21 19:54:01    132s] --------------------------------------------------------------
[04/21 19:54:01    132s] 
[04/21 19:54:01    132s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[04/21 19:54:01    132s] End: Core Area Reclaim Optimization (cpu = 0:00:02.2) (real = 0:00:02.0) **
[04/21 19:54:01    132s] Deleting 0 temporary hard placement blockage(s).
[04/21 19:54:01    132s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 9602
[04/21 19:54:01    132s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2911417.18
[04/21 19:54:01    132s] *** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:02:12.4/0:04:25.1 (0.5), mem = 3575.6M
[04/21 19:54:01    132s] 
[04/21 19:54:01    132s] =============================================================================================
[04/21 19:54:01    132s]  Step TAT Report : AreaOpt #1 / optDesign #1                                    23.30-p003_1
[04/21 19:54:01    132s] =============================================================================================
[04/21 19:54:01    132s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:54:01    132s] ---------------------------------------------------------------------------------------------
[04/21 19:54:01    132s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[04/21 19:54:01    132s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  17.5 % )     0:00:00.4 /  0:00:00.4    1.0
[04/21 19:54:01    132s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:01    132s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:54:01    132s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.3
[04/21 19:54:01    132s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:01    132s] [ OptimizationStep       ]      1   0:00:00.1  (   4.2 % )     0:00:01.7 /  0:00:01.7    1.0
[04/21 19:54:01    132s] [ OptSingleIteration     ]      6   0:00:00.0  (   1.5 % )     0:00:01.6 /  0:00:01.6    1.0
[04/21 19:54:01    132s] [ OptGetWeight           ]    335   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:01    132s] [ OptEval                ]    335   0:00:01.3  (  58.8 % )     0:00:01.3 /  0:00:01.3    1.0
[04/21 19:54:01    132s] [ OptCommit              ]    335   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:01    132s] [ PostCommitDelayUpdate  ]    335   0:00:00.0  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.1
[04/21 19:54:01    132s] [ IncrDelayCalc          ]     85   0:00:00.2  (   7.6 % )     0:00:00.2 /  0:00:00.2    1.1
[04/21 19:54:01    132s] [ IncrTimingUpdate       ]     17   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.2
[04/21 19:54:01    132s] [ MISC                   ]          0:00:00.1  (   4.7 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:54:01    132s] ---------------------------------------------------------------------------------------------
[04/21 19:54:01    132s]  AreaOpt #1 TOTAL                   0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.2    1.0
[04/21 19:54:01    132s] ---------------------------------------------------------------------------------------------
[04/21 19:54:01    132s] 
[04/21 19:54:01    132s] Executing incremental physical updates
[04/21 19:54:01    132s] Executing incremental physical updates
[04/21 19:54:01    132s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 9602
[04/21 19:54:01    132s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3575.6M, EPOCH TIME: 1745240041.463346
[04/21 19:54:01    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9602).
[04/21 19:54:01    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:01    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:01    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:01    132s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.014, REAL:0.014, MEM:3498.6M, EPOCH TIME: 1745240041.477443
[04/21 19:54:01    132s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=3498.57M, totSessionCpu=0:02:12).
[04/21 19:54:01    132s] Begin: Collecting metrics
[04/21 19:54:01    132s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     0.124 |    0.000 |           |        0 |       69.57 | 0:00:03  |        3473 |    1 |   1 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        3474 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        3490 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        3490 |      |     |
| drv_fixing              |     0.000 |   32.091 |         0 |        0 |       68.99 | 0:00:01  |        3505 |    1 |   0 |
| global_opt              |           |   32.091 |           |        0 |       68.99 | 0:00:01  |        3486 |      |     |
| global_opt_2            |           |   32.091 |           |        0 |       68.99 | 0:00:01  |        3487 |      |     |
| area_reclaiming         |     0.000 |   32.091 |         0 |        0 |       68.94 | 0:00:02  |        3499 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[04/21 19:54:01    132s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3079.8M, current mem=3079.8M)

[04/21 19:54:01    132s] End: Collecting metrics
[04/21 19:54:01    132s] Deleting Lib Analyzer.
[04/21 19:54:01    132s] Begin: GigaOpt DRV Optimization
[04/21 19:54:01    132s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[04/21 19:54:01    132s] *** DrvOpt #3 [begin] (optDesign #1) : totSession cpu/real = 0:02:12.5/0:04:25.2 (0.5), mem = 3498.6M
[04/21 19:54:01    132s] Info: 27 top-level, potential tri-state nets excluded from IPO operation.
[04/21 19:54:01    132s] Info: 5 nets with fixed/cover wires excluded.
[04/21 19:54:01    132s] Info: 1 ideal net excluded from IPO operation.
[04/21 19:54:01    132s] Info: 5 clock nets excluded from IPO operation.
[04/21 19:54:01    132s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2911417.19
[04/21 19:54:01    132s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/21 19:54:01    132s] 
[04/21 19:54:01    132s] Creating Lib Analyzer ...
[04/21 19:54:01    132s] Total number of usable buffers from Lib Analyzer: 20 ( CLKBUFHDV2 BUFHDV2RD BUFHDV2 BUFHDV1RD BUFHDV0 CLKBUFHDV4 BUFHDV4 BUFHDV4RD BUFHDV6RD BUFHDV6 CLKBUFHDV8 BUFHDV8 BUFHDV8RD CLKBUFHDV12 BUFHDV12 CLKBUFHDV16 CLKBUFHDV20 CLKBUFHDV24 CLKBUFHDV32 BUFHDV32RD)
[04/21 19:54:01    132s] Total number of usable inverters from Lib Analyzer: 18 ( INHDVL INHDV2 INHDV1 INHDV0 CLKINHDV2 CLKINHDV1 CLKINHDV0 INHDV4 CLKINHDV4 INHDV6 CLKINHDV6 INHDV8 CLKINHDV8 CLKINHDV12 CLKINHDV16 CLKINHDV20 CLKINHDV24 INHDV32)
[04/21 19:54:01    132s] Total number of usable delay cells from Lib Analyzer: 15 ( DEL1HDV2 DEL1HDV1 DEL1HDV0 DEL2HDV2 DEL2HDV1 DEL2HDV0 DEL3HDV2 DEL3HDV1 DEL3HDV0 DEL2HDV4 DEL4HDV2 DEL4HDV1 DEL4HDV0 DEL3HDV4 DEL4HDV4)
[04/21 19:54:01    132s] 
[04/21 19:54:01    132s] {RT rc_worst 0 2 5  0}
[04/21 19:54:02    132s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:13 mem=3498.6M
[04/21 19:54:02    132s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:13 mem=3498.6M
[04/21 19:54:02    132s] Creating Lib Analyzer, finished. 
[04/21 19:54:02    133s] 
[04/21 19:54:02    133s] Active Setup views: view_ss_v1p08_125c 
[04/21 19:54:02    133s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3498.6M, EPOCH TIME: 1745240042.118093
[04/21 19:54:02    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:02    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:02    133s] 
[04/21 19:54:02    133s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:54:02    133s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:54:02    133s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.008, MEM:3498.6M, EPOCH TIME: 1745240042.126491
[04/21 19:54:02    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:54:02    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:02    133s] [oiPhyDebug] optDemand 112538243200.00, spDemand 112538243200.00.
[04/21 19:54:02    133s] [LDM::Info] TotalInstCnt at InitDesignMc1: 9602
[04/21 19:54:02    133s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[04/21 19:54:02    133s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:13 mem=3498.6M
[04/21 19:54:02    133s] OPERPROF: Starting DPlace-Init at level 1, MEM:3498.6M, EPOCH TIME: 1745240042.128792
[04/21 19:54:02    133s] Processing tracks to init pin-track alignment.
[04/21 19:54:02    133s] z: 2, totalTracks: 1
[04/21 19:54:02    133s] z: 4, totalTracks: 1
[04/21 19:54:02    133s] z: 6, totalTracks: 1
[04/21 19:54:02    133s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:54:02    133s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3498.6M, EPOCH TIME: 1745240042.131527
[04/21 19:54:02    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:02    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:02    133s] 
[04/21 19:54:02    133s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:54:02    133s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:54:02    133s] 
[04/21 19:54:02    133s]  Skipping Bad Lib Cell Checking (CMU) !
[04/21 19:54:02    133s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.008, MEM:3498.6M, EPOCH TIME: 1745240042.139942
[04/21 19:54:02    133s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3498.6M, EPOCH TIME: 1745240042.139967
[04/21 19:54:02    133s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3498.6M, EPOCH TIME: 1745240042.140007
[04/21 19:54:02    133s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3498.6MB).
[04/21 19:54:02    133s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:3498.6M, EPOCH TIME: 1745240042.140604
[04/21 19:54:02    133s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[04/21 19:54:02    133s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 9602
[04/21 19:54:02    133s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:13 mem=3498.6M
[04/21 19:54:02    133s] ### Creating RouteCongInterface, started
[04/21 19:54:02    133s] 
[04/21 19:54:02    133s] #optDebug:  {2, 1.000, 0.8500} {3, 0.750, 0.8500} {4, 0.500, 0.8390} {5, 0.250, 0.5472} 
[04/21 19:54:02    133s] 
[04/21 19:54:02    133s] #optDebug: {0, 1.000}
[04/21 19:54:02    133s] ### Creating RouteCongInterface, finished
[04/21 19:54:02    133s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:54:02    133s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:54:02    133s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:54:02    133s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:54:02    133s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:54:02    133s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:54:02    133s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:54:02    133s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:54:02    133s] AoF 4581.3730um
[04/21 19:54:02    133s] [GPS-DRV] Optimizer inputs ============================= 
[04/21 19:54:02    133s] [GPS-DRV] drvFixingStage: Small Scale
[04/21 19:54:02    133s] [GPS-DRV] costLowerBound: 0.1
[04/21 19:54:02    133s] [GPS-DRV] setupTNSCost  : 3
[04/21 19:54:02    133s] [GPS-DRV] maxIter       : 3
[04/21 19:54:02    133s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[04/21 19:54:02    133s] [GPS-DRV] Optimizer parameters ============================= 
[04/21 19:54:02    133s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[04/21 19:54:02    133s] [GPS-DRV] maxDensity (design): 0.95
[04/21 19:54:02    133s] [GPS-DRV] maxLocalDensity: 0.98
[04/21 19:54:02    133s] [GPS-DRV] MaxBufDistForPlaceBlk: 656um
[04/21 19:54:02    133s] [GPS-DRV] Dflt RT Characteristic Length 2715.08um AoF 4581.37um x 1
[04/21 19:54:02    133s] [GPS-DRV] isCPECostingOn: false
[04/21 19:54:02    133s] [GPS-DRV] All active and enabled setup views
[04/21 19:54:02    133s] [GPS-DRV]     view_ss_v1p08_125c
[04/21 19:54:02    133s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/21 19:54:02    133s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/21 19:54:02    133s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[04/21 19:54:02    133s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[04/21 19:54:02    133s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[04/21 19:54:02    133s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3556.7M, EPOCH TIME: 1745240042.425761
[04/21 19:54:02    133s] Found 0 hard placement blockage before merging.
[04/21 19:54:02    133s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3556.7M, EPOCH TIME: 1745240042.425849
[04/21 19:54:02    133s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:3)
[04/21 19:54:02    133s] [GPS-DRV] ROI - unit(Area: 4.0344e+06; LeakageP: 3.12454e-12; DynamicP: 4.0344e+06)DBU
[04/21 19:54:02    133s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/21 19:54:02    133s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/21 19:54:02    133s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/21 19:54:02    133s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/21 19:54:02    133s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/21 19:54:02    133s] Info: violation cost 10.901117 (cap = 1.196572, tran = 9.704546, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/21 19:54:02    133s] |     5|    17|    -2.41|     3|     3|    -0.01|     0|     0|     0|     0|    32.09|     0.00|       0|       0|       0| 68.94%|          |         |
[04/21 19:54:02    133s] Info: violation cost 2.611688 (cap = 0.000000, tran = 2.611688, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/21 19:54:02    133s] |     1|     2|    -2.41|     0|     0|     0.00|     0|     0|     0|     0|    32.09|     0.00|       2|       0|       2| 68.94%| 0:00:00.0|  3578.9M|
[04/21 19:54:02    133s] Info: violation cost 2.611688 (cap = 0.000000, tran = 2.611688, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/21 19:54:02    133s] |     1|     2|    -2.41|     0|     0|     0.00|     0|     0|     0|     0|    32.09|     0.00|       0|       0|       0| 68.94%| 0:00:00.0|  3578.9M|
[04/21 19:54:02    133s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/21 19:54:02    133s] 
[04/21 19:54:02    133s] ###############################################################################
[04/21 19:54:02    133s] #
[04/21 19:54:02    133s] #  Large fanout net report:  
[04/21 19:54:02    133s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[04/21 19:54:02    133s] #     - current density: 68.94
[04/21 19:54:02    133s] #
[04/21 19:54:02    133s] #  List of high fanout nets:
[04/21 19:54:02    133s] #
[04/21 19:54:02    133s] ###############################################################################
[04/21 19:54:02    133s] 
[04/21 19:54:02    133s] 
[04/21 19:54:02    133s] =======================================================================
[04/21 19:54:02    133s]                 Reasons for remaining drv violations
[04/21 19:54:02    133s] =======================================================================
[04/21 19:54:02    133s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[04/21 19:54:02    133s] 
[04/21 19:54:02    133s] MultiBuffering failure reasons
[04/21 19:54:02    133s] ------------------------------------------------
[04/21 19:54:02    133s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[04/21 19:54:02    133s] 
[04/21 19:54:02    133s] 
[04/21 19:54:02    133s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3578.9M) ***
[04/21 19:54:02    133s] 
[04/21 19:54:02    133s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3578.9M, EPOCH TIME: 1745240042.531238
[04/21 19:54:02    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9604).
[04/21 19:54:02    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:02    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:02    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:02    133s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.015, REAL:0.015, MEM:3578.9M, EPOCH TIME: 1745240042.546102
[04/21 19:54:02    133s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3578.9M, EPOCH TIME: 1745240042.547962
[04/21 19:54:02    133s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3578.9M, EPOCH TIME: 1745240042.547995
[04/21 19:54:02    133s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3578.9M, EPOCH TIME: 1745240042.551044
[04/21 19:54:02    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:02    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:02    133s] 
[04/21 19:54:02    133s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:54:02    133s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:54:02    133s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.008, REAL:0.008, MEM:3578.9M, EPOCH TIME: 1745240042.558954
[04/21 19:54:02    133s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3578.9M, EPOCH TIME: 1745240042.558983
[04/21 19:54:02    133s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3578.9M, EPOCH TIME: 1745240042.559031
[04/21 19:54:02    133s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:3578.9M, EPOCH TIME: 1745240042.559583
[04/21 19:54:02    133s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.000, REAL:0.000, MEM:3578.9M, EPOCH TIME: 1745240042.559661
[04/21 19:54:02    133s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.012, REAL:0.012, MEM:3578.9M, EPOCH TIME: 1745240042.559707
[04/21 19:54:02    133s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.012, REAL:0.012, MEM:3578.9M, EPOCH TIME: 1745240042.559723
[04/21 19:54:02    133s] TDRefine: refinePlace mode is spiral
[04/21 19:54:02    133s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2911417.10
[04/21 19:54:02    133s] OPERPROF: Starting Refine-Place at level 1, MEM:3578.9M, EPOCH TIME: 1745240042.559754
[04/21 19:54:02    133s] *** Starting refinePlace (0:02:13 mem=3578.9M) ***
[04/21 19:54:02    133s] Total net bbox length = 2.482e+05 (1.214e+05 1.268e+05) (ext = 1.181e+04)
[04/21 19:54:02    133s] 
[04/21 19:54:02    133s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:54:02    133s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:54:02    133s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/21 19:54:02    133s] Set min layer with design mode ( 1 )
[04/21 19:54:02    133s] Set max layer with design mode ( 5 )
[04/21 19:54:02    133s] Set min layer with design mode ( 1 )
[04/21 19:54:02    133s] Set max layer with design mode ( 5 )
[04/21 19:54:02    133s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3578.9M, EPOCH TIME: 1745240042.567599
[04/21 19:54:02    133s] Starting refinePlace ...
[04/21 19:54:02    133s] Set min layer with design mode ( 1 )
[04/21 19:54:02    133s] Set max layer with design mode ( 5 )
[04/21 19:54:02    133s] One DDP V2 for no tweak run.
[04/21 19:54:02    133s] Set min layer with design mode ( 1 )
[04/21 19:54:02    133s] Set max layer with design mode ( 5 )
[04/21 19:54:02    133s] DDP initSite1 nrRow 122 nrJob 122
[04/21 19:54:02    133s] DDP markSite nrRow 122 nrJob 122
[04/21 19:54:02    133s]   Spread Effort: high, pre-route mode, useDDP on.
[04/21 19:54:02    133s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3581.5MB) @(0:02:13 - 0:02:13).
[04/21 19:54:02    133s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/21 19:54:02    133s] wireLenOptFixPriorityInst 1778 inst fixed
[04/21 19:54:02    133s] 
[04/21 19:54:02    133s]  === Spiral for Logical I: (movable: 9600) ===
[04/21 19:54:02    133s] 
[04/21 19:54:02    133s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[04/21 19:54:02    133s] 
[04/21 19:54:02    133s]  Info: 0 filler has been deleted!
[04/21 19:54:02    133s] Move report: legalization moves 5 insts, mean move: 4.35 um, max move: 6.56 um spiral
[04/21 19:54:02    133s] 	Max move on inst (g174421): (182.04, 93.48) --> (182.04, 86.92)
[04/21 19:54:02    133s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/21 19:54:02    133s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/21 19:54:02    133s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3568.6MB) @(0:02:13 - 0:02:14).
[04/21 19:54:02    133s] Move report: Detail placement moves 5 insts, mean move: 4.35 um, max move: 6.56 um 
[04/21 19:54:02    133s] 	Max move on inst (g174421): (182.04, 93.48) --> (182.04, 86.92)
[04/21 19:54:02    133s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3568.6MB
[04/21 19:54:02    133s] Statistics of distance of Instance movement in refine placement:
[04/21 19:54:02    133s]   maximum (X+Y) =         6.56 um
[04/21 19:54:02    133s]   inst (g174421) with max move: (182.04, 93.48) -> (182.04, 86.92)
[04/21 19:54:02    133s]   mean    (X+Y) =         4.35 um
[04/21 19:54:02    133s] Summary Report:
[04/21 19:54:02    133s] Instances move: 5 (out of 9600 movable)
[04/21 19:54:02    133s] Instances flipped: 0
[04/21 19:54:02    133s] Mean displacement: 4.35 um
[04/21 19:54:02    133s] Max displacement: 6.56 um (Instance: g174421) (182.04, 93.48) -> (182.04, 86.92)
[04/21 19:54:02    133s] 	Length: 3 sites, height: 1 rows, site name: HD_CoreSite, cell type: INHDV1
[04/21 19:54:02    133s] 	Violation at original loc: Overlapping with other instance
[04/21 19:54:02    133s] Physical-only instances move: 0 (out of 0 movable physical-only)
[04/21 19:54:02    133s] Total instances moved : 5
[04/21 19:54:02    133s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.116, REAL:0.117, MEM:3568.6M, EPOCH TIME: 1745240042.684840
[04/21 19:54:02    133s] Total net bbox length = 2.482e+05 (1.214e+05 1.268e+05) (ext = 1.181e+04)
[04/21 19:54:02    133s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3568.6MB
[04/21 19:54:02    133s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=3568.6MB) @(0:02:13 - 0:02:14).
[04/21 19:54:02    133s] *** Finished refinePlace (0:02:14 mem=3568.6M) ***
[04/21 19:54:02    133s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2911417.10
[04/21 19:54:02    133s] OPERPROF: Finished Refine-Place at level 1, CPU:0.127, REAL:0.128, MEM:3568.6M, EPOCH TIME: 1745240042.687989
[04/21 19:54:02    133s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3568.6M, EPOCH TIME: 1745240042.711129
[04/21 19:54:02    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9604).
[04/21 19:54:02    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:02    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:02    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:02    133s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.013, REAL:0.013, MEM:3565.6M, EPOCH TIME: 1745240042.724184
[04/21 19:54:02    133s] *** maximum move = 6.56 um ***
[04/21 19:54:02    133s] *** Finished re-routing un-routed nets (3565.6M) ***
[04/21 19:54:02    133s] OPERPROF: Starting DPlace-Init at level 1, MEM:3565.6M, EPOCH TIME: 1745240042.733059
[04/21 19:54:02    133s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3565.6M, EPOCH TIME: 1745240042.736228
[04/21 19:54:02    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:02    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:02    133s] 
[04/21 19:54:02    133s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:54:02    133s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:54:02    133s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.008, MEM:3565.6M, EPOCH TIME: 1745240042.744544
[04/21 19:54:02    133s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3565.6M, EPOCH TIME: 1745240042.744576
[04/21 19:54:02    133s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3565.6M, EPOCH TIME: 1745240042.744629
[04/21 19:54:02    133s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:3565.6M, EPOCH TIME: 1745240042.745180
[04/21 19:54:02    133s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.000, MEM:3565.6M, EPOCH TIME: 1745240042.745264
[04/21 19:54:02    133s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:3565.6M, EPOCH TIME: 1745240042.745313
[04/21 19:54:02    133s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[04/21 19:54:02    133s] 
[04/21 19:54:02    133s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=3565.6M) ***
[04/21 19:54:02    133s] Deleting 0 temporary hard placement blockage(s).
[04/21 19:54:02    133s] Total-nets :: 9720, Stn-nets :: 111, ratio :: 1.14198 %, Total-len 316433, Stn-len 35769.3
[04/21 19:54:02    133s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 9604
[04/21 19:54:02    133s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3581.6M, EPOCH TIME: 1745240042.786399
[04/21 19:54:02    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:54:02    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:02    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:02    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:02    133s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.011, REAL:0.011, MEM:3501.6M, EPOCH TIME: 1745240042.797862
[04/21 19:54:02    133s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2911417.19
[04/21 19:54:02    133s] *** DrvOpt #3 [finish] (optDesign #1) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:02:13.7/0:04:26.4 (0.5), mem = 3501.6M
[04/21 19:54:02    133s] 
[04/21 19:54:02    133s] =============================================================================================
[04/21 19:54:02    133s]  Step TAT Report : DrvOpt #3 / optDesign #1                                     23.30-p003_1
[04/21 19:54:02    133s] =============================================================================================
[04/21 19:54:02    133s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:54:02    133s] ---------------------------------------------------------------------------------------------
[04/21 19:54:02    133s] [ SlackTraversorInit     ]      2   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.2
[04/21 19:54:02    133s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  32.8 % )     0:00:00.4 /  0:00:00.4    1.0
[04/21 19:54:02    133s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:02    133s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:54:02    133s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:54:02    133s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.2
[04/21 19:54:02    133s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:02    133s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:54:02    133s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:54:02    133s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:02    133s] [ OptEval                ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:54:02    133s] [ OptCommit              ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:02    133s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[04/21 19:54:02    133s] [ IncrDelayCalc          ]      7   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.7
[04/21 19:54:02    133s] [ DrvFindVioNets         ]      3   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    0.9
[04/21 19:54:02    133s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.1
[04/21 19:54:02    133s] [ RefinePlace            ]      1   0:00:00.2  (  19.6 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 19:54:02    133s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.8
[04/21 19:54:02    133s] [ TimingUpdate           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:02    133s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:02    133s] [ MISC                   ]          0:00:00.4  (  32.9 % )     0:00:00.4 /  0:00:00.4    1.0
[04/21 19:54:02    133s] ---------------------------------------------------------------------------------------------
[04/21 19:54:02    133s]  DrvOpt #3 TOTAL                    0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[04/21 19:54:02    133s] ---------------------------------------------------------------------------------------------
[04/21 19:54:02    133s] 
[04/21 19:54:02    133s] End: GigaOpt DRV Optimization
[04/21 19:54:02    133s] GigaOpt DRV: restore maxLocalDensity to 0.98
[04/21 19:54:02    133s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3501.6M, EPOCH TIME: 1745240042.802383
[04/21 19:54:02    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:02    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:02    133s] 
[04/21 19:54:02    133s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:54:02    133s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:54:02    133s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.008, MEM:3501.6M, EPOCH TIME: 1745240042.810728
[04/21 19:54:02    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:54:02    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:02    133s] 
------------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=3501.6M)
------------------------------------------------------------------

Setup views included:
 view_ss_v1p08_125c 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 32.091  |   N/A   |   N/A   | 32.091  |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |   N/A   |    0    |
|          All Paths:|   10    |   N/A   |   N/A   |   10    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.945%
Routing Overflow: 0.00% H and 0.03% V
------------------------------------------------------------------

[04/21 19:54:02    133s] **optDesign ... cpu = 0:00:16, real = 0:00:21, mem = 3079.4M, totSessionCpu=0:02:14 **
[04/21 19:54:02    133s] Begin: Collecting metrics
[04/21 19:54:02    133s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     0.124 |    0.000 |           |        0 |       69.57 | 0:00:03  |        3473 |    1 |   1 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        3474 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        3490 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        3490 |      |     |
| drv_fixing              |     0.000 |   32.091 |         0 |        0 |       68.99 | 0:00:01  |        3505 |    1 |   0 |
| global_opt              |           |   32.091 |           |        0 |       68.99 | 0:00:01  |        3486 |      |     |
| global_opt_2            |           |   32.091 |           |        0 |       68.99 | 0:00:01  |        3487 |      |     |
| area_reclaiming         |     0.000 |   32.091 |         0 |        0 |       68.94 | 0:00:02  |        3499 |      |     |
| drv_fixing_2            |     0.000 |   32.091 |         0 |        0 |       68.94 | 0:00:01  |        3502 |    0 |   0 |
 --------------------------------------------------------------------------------------------------------------------------- 
[04/21 19:54:02    133s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3079.8M, current mem=3079.4M)

[04/21 19:54:02    133s] End: Collecting metrics
[04/21 19:54:03    133s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/21 19:54:03    133s] Deleting Lib Analyzer.
[04/21 19:54:03    133s] **INFO: Flow update: Design timing is met.
[04/21 19:54:03    133s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/21 19:54:03    133s] **INFO: Flow update: Design timing is met.
[04/21 19:54:03    133s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
[04/21 19:54:03    133s] Info: 27 top-level, potential tri-state nets excluded from IPO operation.
[04/21 19:54:03    133s] Info: 5 nets with fixed/cover wires excluded.
[04/21 19:54:03    133s] Info: 1 ideal net excluded from IPO operation.
[04/21 19:54:03    133s] Info: 5 clock nets excluded from IPO operation.
[04/21 19:54:03    133s] ### Creating LA Mngr. totSessionCpu=0:02:14 mem=3497.8M
[04/21 19:54:03    133s] ### Creating LA Mngr, finished. totSessionCpu=0:02:14 mem=3497.8M
[04/21 19:54:03    133s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3555.9M, EPOCH TIME: 1745240043.052022
[04/21 19:54:03    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:03    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:03    133s] 
[04/21 19:54:03    133s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:54:03    133s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:54:03    133s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.008, MEM:3555.9M, EPOCH TIME: 1745240043.060163
[04/21 19:54:03    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:54:03    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:03    133s] [oiPhyDebug] optDemand 112549001600.00, spDemand 112549001600.00.
[04/21 19:54:03    133s] [LDM::Info] TotalInstCnt at InitDesignMc1: 9604
[04/21 19:54:03    133s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[04/21 19:54:03    133s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:14 mem=3555.9M
[04/21 19:54:03    133s] OPERPROF: Starting DPlace-Init at level 1, MEM:3555.9M, EPOCH TIME: 1745240043.062407
[04/21 19:54:03    133s] Processing tracks to init pin-track alignment.
[04/21 19:54:03    133s] z: 2, totalTracks: 1
[04/21 19:54:03    133s] z: 4, totalTracks: 1
[04/21 19:54:03    133s] z: 6, totalTracks: 1
[04/21 19:54:03    133s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:54:03    133s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3555.9M, EPOCH TIME: 1745240043.065272
[04/21 19:54:03    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:03    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:03    133s] 
[04/21 19:54:03    133s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:54:03    133s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:54:03    133s] 
[04/21 19:54:03    133s]  Skipping Bad Lib Cell Checking (CMU) !
[04/21 19:54:03    133s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.008, MEM:3555.9M, EPOCH TIME: 1745240043.073417
[04/21 19:54:03    133s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3555.9M, EPOCH TIME: 1745240043.073450
[04/21 19:54:03    133s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3555.9M, EPOCH TIME: 1745240043.073494
[04/21 19:54:03    133s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3555.9MB).
[04/21 19:54:03    133s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:3555.9M, EPOCH TIME: 1745240043.074096
[04/21 19:54:03    133s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[04/21 19:54:03    133s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 9604
[04/21 19:54:03    133s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:14 mem=3555.9M
[04/21 19:54:03    133s] Begin: Area Reclaim Optimization
[04/21 19:54:03    133s] *** AreaOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:02:14.0/0:04:26.7 (0.5), mem = 3555.9M
[04/21 19:54:03    133s] 
[04/21 19:54:03    133s] Creating Lib Analyzer ...
[04/21 19:54:03    134s] Total number of usable buffers from Lib Analyzer: 20 ( CLKBUFHDV2 BUFHDV2RD BUFHDV2 BUFHDV1RD BUFHDV0 CLKBUFHDV4 BUFHDV4 BUFHDV4RD BUFHDV6RD BUFHDV6 CLKBUFHDV8 BUFHDV8 BUFHDV8RD CLKBUFHDV12 BUFHDV12 CLKBUFHDV16 CLKBUFHDV20 CLKBUFHDV24 CLKBUFHDV32 BUFHDV32RD)
[04/21 19:54:03    134s] Total number of usable inverters from Lib Analyzer: 18 ( INHDVL INHDV2 INHDV1 INHDV0 CLKINHDV2 CLKINHDV1 CLKINHDV0 INHDV4 CLKINHDV4 INHDV6 CLKINHDV6 INHDV8 CLKINHDV8 CLKINHDV12 CLKINHDV16 CLKINHDV20 CLKINHDV24 INHDV32)
[04/21 19:54:03    134s] Total number of usable delay cells from Lib Analyzer: 15 ( DEL1HDV2 DEL1HDV1 DEL1HDV0 DEL2HDV2 DEL2HDV1 DEL2HDV0 DEL3HDV2 DEL3HDV1 DEL3HDV0 DEL2HDV4 DEL4HDV2 DEL4HDV1 DEL4HDV0 DEL3HDV4 DEL4HDV4)
[04/21 19:54:03    134s] 
[04/21 19:54:03    134s] {RT rc_worst 0 2 5  0}
[04/21 19:54:03    134s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:14 mem=3559.9M
[04/21 19:54:03    134s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:14 mem=3559.9M
[04/21 19:54:03    134s] Creating Lib Analyzer, finished. 
[04/21 19:54:03    134s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2911417.20
[04/21 19:54:03    134s] 
[04/21 19:54:03    134s] Active Setup views: view_ss_v1p08_125c 
[04/21 19:54:03    134s] [LDM::Info] TotalInstCnt at InitDesignMc2: 9604
[04/21 19:54:03    134s] ### Creating RouteCongInterface, started
[04/21 19:54:03    134s] 
[04/21 19:54:03    134s] #optDebug:  {2, 1.000, 0.8500} {3, 0.750, 0.8500} {4, 0.500, 0.8500} {5, 0.250, 0.8500} 
[04/21 19:54:03    134s] 
[04/21 19:54:03    134s] #optDebug: {0, 1.000}
[04/21 19:54:03    134s] ### Creating RouteCongInterface, finished
[04/21 19:54:03    134s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3559.9M, EPOCH TIME: 1745240043.606775
[04/21 19:54:03    134s] Found 0 hard placement blockage before merging.
[04/21 19:54:03    134s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3559.9M, EPOCH TIME: 1745240043.606864
[04/21 19:54:03    134s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 68.94
[04/21 19:54:03    134s] +---------+---------+--------+--------+------------+--------+
[04/21 19:54:03    134s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/21 19:54:03    134s] +---------+---------+--------+--------+------------+--------+
[04/21 19:54:03    134s] |   68.94%|        -|   0.000|   0.000|   0:00:00.0| 3559.9M|
[04/21 19:54:03    134s] #optDebug: <stH: 3.2800 MiSeL: 43.4740>
[04/21 19:54:05    136s] |   68.92%|       18|   0.000|   0.000|   0:00:02.0| 3632.2M|
[04/21 19:54:05    136s] #optDebug: <stH: 3.2800 MiSeL: 43.4740>
[04/21 19:54:05    136s] +---------+---------+--------+--------+------------+--------+
[04/21 19:54:05    136s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 68.92
[04/21 19:54:05    136s] 
[04/21 19:54:05    136s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[04/21 19:54:05    136s] --------------------------------------------------------------
[04/21 19:54:05    136s] |                                   | Total     | Sequential |
[04/21 19:54:05    136s] --------------------------------------------------------------
[04/21 19:54:05    136s] | Num insts resized                 |       0  |       0    |
[04/21 19:54:05    136s] | Num insts undone                  |       0  |       0    |
[04/21 19:54:05    136s] | Num insts Downsized               |       0  |       0    |
[04/21 19:54:05    136s] | Num insts Samesized               |       0  |       0    |
[04/21 19:54:05    136s] | Num insts Upsized                 |       0  |       0    |
[04/21 19:54:05    136s] | Num multiple commits+uncommits    |       0  |       -    |
[04/21 19:54:05    136s] --------------------------------------------------------------
[04/21 19:54:05    136s] 
[04/21 19:54:05    136s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[04/21 19:54:05    136s] End: Core Area Reclaim Optimization (cpu = 0:00:02.6) (real = 0:00:02.0) **
[04/21 19:54:05    136s] Deleting 0 temporary hard placement blockage(s).
[04/21 19:54:05    136s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 9597
[04/21 19:54:05    136s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2911417.20
[04/21 19:54:05    136s] *** AreaOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:02:16.6/0:04:29.3 (0.5), mem = 3632.2M
[04/21 19:54:05    136s] 
[04/21 19:54:05    136s] =============================================================================================
[04/21 19:54:05    136s]  Step TAT Report : AreaOpt #2 / optDesign #1                                    23.30-p003_1
[04/21 19:54:05    136s] =============================================================================================
[04/21 19:54:05    136s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:54:05    136s] ---------------------------------------------------------------------------------------------
[04/21 19:54:05    136s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.7
[04/21 19:54:05    136s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  15.1 % )     0:00:00.4 /  0:00:00.4    1.0
[04/21 19:54:05    136s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:05    136s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:54:05    136s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.3
[04/21 19:54:05    136s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:05    136s] [ OptimizationStep       ]      1   0:00:00.1  (   5.2 % )     0:00:02.1 /  0:00:02.0    1.0
[04/21 19:54:05    136s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.4 % )     0:00:01.9 /  0:00:01.9    1.0
[04/21 19:54:05    136s] [ OptGetWeight           ]     83   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:05    136s] [ OptEval                ]     83   0:00:01.6  (  61.2 % )     0:00:01.6 /  0:00:01.6    1.0
[04/21 19:54:05    136s] [ OptCommit              ]     83   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.5
[04/21 19:54:05    136s] [ PostCommitDelayUpdate  ]     83   0:00:00.0  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 19:54:05    136s] [ IncrDelayCalc          ]     71   0:00:00.2  (   8.5 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 19:54:05    136s] [ IncrTimingUpdate       ]     16   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:54:05    136s] [ MISC                   ]          0:00:00.1  (   4.2 % )     0:00:00.1 /  0:00:00.1    1.1
[04/21 19:54:05    136s] ---------------------------------------------------------------------------------------------
[04/21 19:54:05    136s]  AreaOpt #2 TOTAL                   0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:02.6    1.0
[04/21 19:54:05    136s] ---------------------------------------------------------------------------------------------
[04/21 19:54:05    136s] 
[04/21 19:54:05    136s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 9597
[04/21 19:54:05    136s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3632.2M, EPOCH TIME: 1745240045.684412
[04/21 19:54:05    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9597).
[04/21 19:54:05    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:05    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:05    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:05    136s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.016, REAL:0.016, MEM:3530.2M, EPOCH TIME: 1745240045.700586
[04/21 19:54:05    136s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:02, mem=3530.23M, totSessionCpu=0:02:17).
[04/21 19:54:05    136s] Begin: Collecting metrics
[04/21 19:54:05    136s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     0.124 |    0.000 |           |        0 |       69.57 | 0:00:03  |        3473 |    1 |   1 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        3474 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        3490 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        3490 |      |     |
| drv_fixing              |     0.000 |   32.091 |         0 |        0 |       68.99 | 0:00:01  |        3505 |    1 |   0 |
| global_opt              |           |   32.091 |           |        0 |       68.99 | 0:00:01  |        3486 |      |     |
| global_opt_2            |           |   32.091 |           |        0 |       68.99 | 0:00:01  |        3487 |      |     |
| area_reclaiming         |     0.000 |   32.091 |         0 |        0 |       68.94 | 0:00:02  |        3499 |      |     |
| drv_fixing_2            |     0.000 |   32.091 |         0 |        0 |       68.94 | 0:00:01  |        3502 |    0 |   0 |
| area_reclaiming_2       |     0.000 |   32.160 |         0 |        0 |       68.92 | 0:00:02  |        3530 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[04/21 19:54:05    136s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3142.0M, current mem=3107.3M)

[04/21 19:54:05    136s] End: Collecting metrics
[04/21 19:54:05    136s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
[04/21 19:54:05    136s] Info: 27 top-level, potential tri-state nets excluded from IPO operation.
[04/21 19:54:05    136s] Info: 5 nets with fixed/cover wires excluded.
[04/21 19:54:05    136s] Info: 1 ideal net excluded from IPO operation.
[04/21 19:54:05    136s] Info: 5 clock nets excluded from IPO operation.
[04/21 19:54:05    136s] ### Creating LA Mngr. totSessionCpu=0:02:17 mem=3530.2M
[04/21 19:54:05    136s] ### Creating LA Mngr, finished. totSessionCpu=0:02:17 mem=3530.2M
[04/21 19:54:05    136s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3588.4M, EPOCH TIME: 1745240045.824321
[04/21 19:54:05    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:05    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:05    136s] 
[04/21 19:54:05    136s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:54:05    136s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:54:05    136s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.008, MEM:3588.4M, EPOCH TIME: 1745240045.832407
[04/21 19:54:05    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:54:05    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:05    136s] [oiPhyDebug] optDemand 112514036800.00, spDemand 112514036800.00.
[04/21 19:54:05    136s] [LDM::Info] TotalInstCnt at InitDesignMc1: 9597
[04/21 19:54:05    136s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[04/21 19:54:05    136s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:17 mem=3588.4M
[04/21 19:54:05    136s] OPERPROF: Starting DPlace-Init at level 1, MEM:3588.4M, EPOCH TIME: 1745240045.834930
[04/21 19:54:05    136s] Processing tracks to init pin-track alignment.
[04/21 19:54:05    136s] z: 2, totalTracks: 1
[04/21 19:54:05    136s] z: 4, totalTracks: 1
[04/21 19:54:05    136s] z: 6, totalTracks: 1
[04/21 19:54:05    136s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:54:05    136s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3588.4M, EPOCH TIME: 1745240045.837796
[04/21 19:54:05    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:05    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:05    136s] 
[04/21 19:54:05    136s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:54:05    136s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:54:05    136s] 
[04/21 19:54:05    136s]  Skipping Bad Lib Cell Checking (CMU) !
[04/21 19:54:05    136s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.007, REAL:0.007, MEM:3588.4M, EPOCH TIME: 1745240045.845263
[04/21 19:54:05    136s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3588.4M, EPOCH TIME: 1745240045.845290
[04/21 19:54:05    136s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3588.4M, EPOCH TIME: 1745240045.845324
[04/21 19:54:05    136s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3588.4MB).
[04/21 19:54:05    136s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:3588.4M, EPOCH TIME: 1745240045.845907
[04/21 19:54:05    136s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[04/21 19:54:05    136s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 9597
[04/21 19:54:05    136s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:17 mem=3588.4M
[04/21 19:54:05    136s] Begin: Area Reclaim Optimization
[04/21 19:54:05    136s] *** AreaOpt #3 [begin] (optDesign #1) : totSession cpu/real = 0:02:16.8/0:04:29.5 (0.5), mem = 3588.4M
[04/21 19:54:05    136s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2911417.21
[04/21 19:54:05    136s] 
[04/21 19:54:05    136s] Active Setup views: view_ss_v1p08_125c 
[04/21 19:54:05    136s] [LDM::Info] TotalInstCnt at InitDesignMc2: 9597
[04/21 19:54:05    136s] ### Creating RouteCongInterface, started
[04/21 19:54:05    136s] 
[04/21 19:54:05    136s] #optDebug:  {2, 1.000, 0.8500} {3, 0.750, 0.8500} {4, 0.500, 0.8500} {5, 0.250, 0.6840} 
[04/21 19:54:05    136s] 
[04/21 19:54:05    136s] #optDebug: {0, 1.000}
[04/21 19:54:05    136s] ### Creating RouteCongInterface, finished
[04/21 19:54:05    136s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3588.4M, EPOCH TIME: 1745240045.983822
[04/21 19:54:05    136s] Found 0 hard placement blockage before merging.
[04/21 19:54:05    136s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3588.4M, EPOCH TIME: 1745240045.983912
[04/21 19:54:06    136s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 68.92
[04/21 19:54:06    136s] +---------+---------+--------+--------+------------+--------+
[04/21 19:54:06    136s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/21 19:54:06    136s] +---------+---------+--------+--------+------------+--------+
[04/21 19:54:06    136s] |   68.92%|        -|   0.100|   0.000|   0:00:00.0| 3588.4M|
[04/21 19:54:07    138s] |   68.92%|        0|   0.100|   0.000|   0:00:01.0| 3588.4M|
[04/21 19:54:07    138s] #optDebug: <stH: 3.2800 MiSeL: 43.4740>
[04/21 19:54:07    138s] |   68.92%|        0|   0.100|   0.000|   0:00:00.0| 3588.4M|
[04/21 19:54:07    138s] |   68.92%|        1|   0.100|   0.000|   0:00:00.0| 3607.5M|
[04/21 19:54:07    138s] |   68.92%|        0|   0.100|   0.000|   0:00:00.0| 3607.5M|
[04/21 19:54:07    138s] #optDebug: <stH: 3.2800 MiSeL: 43.4740>
[04/21 19:54:07    138s] #optDebug: RTR_SNLTF <10.0000 3.2800> <32.8000> 
[04/21 19:54:07    138s] |   68.92%|        0|   0.100|   0.000|   0:00:00.0| 3607.5M|
[04/21 19:54:07    138s] +---------+---------+--------+--------+------------+--------+
[04/21 19:54:07    138s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 68.92
[04/21 19:54:07    138s] 
[04/21 19:54:07    138s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 0 Resize = 0 **
[04/21 19:54:07    138s] --------------------------------------------------------------
[04/21 19:54:07    138s] |                                   | Total     | Sequential |
[04/21 19:54:07    138s] --------------------------------------------------------------
[04/21 19:54:07    138s] | Num insts resized                 |       0  |       0    |
[04/21 19:54:07    138s] | Num insts undone                  |       0  |       0    |
[04/21 19:54:07    138s] | Num insts Downsized               |       0  |       0    |
[04/21 19:54:07    138s] | Num insts Samesized               |       0  |       0    |
[04/21 19:54:07    138s] | Num insts Upsized                 |       0  |       0    |
[04/21 19:54:07    138s] | Num multiple commits+uncommits    |       0  |       -    |
[04/21 19:54:07    138s] --------------------------------------------------------------
[04/21 19:54:07    138s] 
[04/21 19:54:07    138s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[04/21 19:54:07    138s] End: Core Area Reclaim Optimization (cpu = 0:00:01.5) (real = 0:00:02.0) **
[04/21 19:54:07    138s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3607.5M, EPOCH TIME: 1745240047.378570
[04/21 19:54:07    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9596).
[04/21 19:54:07    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:07    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:07    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:07    138s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.014, REAL:0.014, MEM:3607.5M, EPOCH TIME: 1745240047.392429
[04/21 19:54:07    138s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3607.5M, EPOCH TIME: 1745240047.395371
[04/21 19:54:07    138s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3607.5M, EPOCH TIME: 1745240047.395414
[04/21 19:54:07    138s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3607.5M, EPOCH TIME: 1745240047.398702
[04/21 19:54:07    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:07    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:07    138s] 
[04/21 19:54:07    138s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:54:07    138s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:54:07    138s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.008, REAL:0.008, MEM:3607.5M, EPOCH TIME: 1745240047.406542
[04/21 19:54:07    138s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3607.5M, EPOCH TIME: 1745240047.406570
[04/21 19:54:07    138s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3607.5M, EPOCH TIME: 1745240047.406628
[04/21 19:54:07    138s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:3607.5M, EPOCH TIME: 1745240047.407173
[04/21 19:54:07    138s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.000, REAL:0.000, MEM:3607.5M, EPOCH TIME: 1745240047.407278
[04/21 19:54:07    138s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.012, REAL:0.012, MEM:3607.5M, EPOCH TIME: 1745240047.407336
[04/21 19:54:07    138s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.012, REAL:0.012, MEM:3607.5M, EPOCH TIME: 1745240047.407354
[04/21 19:54:07    138s] TDRefine: refinePlace mode is spiral
[04/21 19:54:07    138s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2911417.11
[04/21 19:54:07    138s] OPERPROF: Starting Refine-Place at level 1, MEM:3607.5M, EPOCH TIME: 1745240047.407404
[04/21 19:54:07    138s] *** Starting refinePlace (0:02:18 mem=3607.5M) ***
[04/21 19:54:07    138s] Total net bbox length = 2.473e+05 (1.208e+05 1.265e+05) (ext = 1.180e+04)
[04/21 19:54:07    138s] 
[04/21 19:54:07    138s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:54:07    138s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:54:07    138s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/21 19:54:07    138s] Set min layer with design mode ( 1 )
[04/21 19:54:07    138s] Set max layer with design mode ( 5 )
[04/21 19:54:07    138s] Set min layer with design mode ( 1 )
[04/21 19:54:07    138s] Set max layer with design mode ( 5 )
[04/21 19:54:07    138s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3607.5M, EPOCH TIME: 1745240047.415583
[04/21 19:54:07    138s] Starting refinePlace ...
[04/21 19:54:07    138s] Set min layer with design mode ( 1 )
[04/21 19:54:07    138s] Set max layer with design mode ( 5 )
[04/21 19:54:07    138s] One DDP V2 for no tweak run.
[04/21 19:54:07    138s] 
[04/21 19:54:07    138s]  === Spiral for Logical I: (movable: 9592) ===
[04/21 19:54:07    138s] 
[04/21 19:54:07    138s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[04/21 19:54:07    138s] 
[04/21 19:54:07    138s]  Info: 0 filler has been deleted!
[04/21 19:54:07    138s] Move report: legalization moves 41 insts, mean move: 3.20 um, max move: 8.20 um spiral
[04/21 19:54:07    138s] 	Max move on inst (FE_OFC165_n_8095): (189.83, 234.52) --> (188.19, 227.96)
[04/21 19:54:07    138s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/21 19:54:07    138s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/21 19:54:07    138s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3594.5MB) @(0:02:18 - 0:02:18).
[04/21 19:54:07    138s] Move report: Detail placement moves 41 insts, mean move: 3.20 um, max move: 8.20 um 
[04/21 19:54:07    138s] 	Max move on inst (FE_OFC165_n_8095): (189.83, 234.52) --> (188.19, 227.96)
[04/21 19:54:07    138s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3594.5MB
[04/21 19:54:07    138s] Statistics of distance of Instance movement in refine placement:
[04/21 19:54:07    138s]   maximum (X+Y) =         8.20 um
[04/21 19:54:07    138s]   inst (FE_OFC165_n_8095) with max move: (189.83, 234.52) -> (188.19, 227.96)
[04/21 19:54:07    138s]   mean    (X+Y) =         3.20 um
[04/21 19:54:07    138s] Summary Report:
[04/21 19:54:07    138s] Instances move: 41 (out of 9592 movable)
[04/21 19:54:07    138s] Instances flipped: 0
[04/21 19:54:07    138s] Mean displacement: 3.20 um
[04/21 19:54:07    138s] Max displacement: 8.20 um (Instance: FE_OFC165_n_8095) (189.83, 234.52) -> (188.19, 227.96)
[04/21 19:54:07    138s] 	Length: 3 sites, height: 1 rows, site name: HD_CoreSite, cell type: INHDVL
[04/21 19:54:07    138s] 	Violation at original loc: Overlapping with other instance
[04/21 19:54:07    138s] Physical-only instances move: 0 (out of 0 movable physical-only)
[04/21 19:54:07    138s] Total instances moved : 41
[04/21 19:54:07    138s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.091, REAL:0.093, MEM:3594.5M, EPOCH TIME: 1745240047.508164
[04/21 19:54:07    138s] Total net bbox length = 2.473e+05 (1.208e+05 1.265e+05) (ext = 1.180e+04)
[04/21 19:54:07    138s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3594.5MB
[04/21 19:54:07    138s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=3594.5MB) @(0:02:18 - 0:02:18).
[04/21 19:54:07    138s] *** Finished refinePlace (0:02:18 mem=3594.5M) ***
[04/21 19:54:07    138s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2911417.11
[04/21 19:54:07    138s] OPERPROF: Finished Refine-Place at level 1, CPU:0.103, REAL:0.104, MEM:3594.5M, EPOCH TIME: 1745240047.511358
[04/21 19:54:07    138s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3594.5M, EPOCH TIME: 1745240047.534693
[04/21 19:54:07    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9596).
[04/21 19:54:07    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:07    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:07    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:07    138s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.013, REAL:0.013, MEM:3591.5M, EPOCH TIME: 1745240047.548190
[04/21 19:54:07    138s] *** maximum move = 8.20 um ***
[04/21 19:54:07    138s] *** Finished re-routing un-routed nets (3591.5M) ***
[04/21 19:54:07    138s] OPERPROF: Starting DPlace-Init at level 1, MEM:3591.5M, EPOCH TIME: 1745240047.555723
[04/21 19:54:07    138s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3591.5M, EPOCH TIME: 1745240047.559053
[04/21 19:54:07    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:07    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:07    138s] 
[04/21 19:54:07    138s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:54:07    138s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:54:07    138s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.008, MEM:3591.5M, EPOCH TIME: 1745240047.567198
[04/21 19:54:07    138s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3591.5M, EPOCH TIME: 1745240047.567234
[04/21 19:54:07    138s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3591.5M, EPOCH TIME: 1745240047.567302
[04/21 19:54:07    138s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:3591.5M, EPOCH TIME: 1745240047.568069
[04/21 19:54:07    138s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.000, MEM:3591.5M, EPOCH TIME: 1745240047.568155
[04/21 19:54:07    138s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:3591.5M, EPOCH TIME: 1745240047.568202
[04/21 19:54:07    138s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[04/21 19:54:07    138s] 
[04/21 19:54:07    138s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=3591.5M) ***
[04/21 19:54:07    138s] Deleting 0 temporary hard placement blockage(s).
[04/21 19:54:07    138s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 9596
[04/21 19:54:07    138s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2911417.21
[04/21 19:54:07    138s] *** AreaOpt #3 [finish] (optDesign #1) : cpu/real = 0:00:01.8/0:00:01.7 (1.0), totSession cpu/real = 0:02:18.5/0:04:31.2 (0.5), mem = 3591.5M
[04/21 19:54:07    138s] 
[04/21 19:54:07    138s] =============================================================================================
[04/21 19:54:07    138s]  Step TAT Report : AreaOpt #3 / optDesign #1                                    23.30-p003_1
[04/21 19:54:07    138s] =============================================================================================
[04/21 19:54:07    138s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:54:07    138s] ---------------------------------------------------------------------------------------------
[04/21 19:54:07    138s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.8
[04/21 19:54:07    138s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:07    138s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:54:07    138s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.2
[04/21 19:54:07    138s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:07    138s] [ OptimizationStep       ]      1   0:00:00.1  (   5.0 % )     0:00:01.4 /  0:00:01.4    1.0
[04/21 19:54:07    138s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.5 % )     0:00:01.3 /  0:00:01.3    1.0
[04/21 19:54:07    138s] [ OptGetWeight           ]    252   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:07    138s] [ OptEval                ]    252   0:00:01.2  (  72.0 % )     0:00:01.2 /  0:00:01.2    1.0
[04/21 19:54:07    138s] [ OptCommit              ]    252   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:07    138s] [ PostCommitDelayUpdate  ]    252   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:07    138s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:07    138s] [ RefinePlace            ]      1   0:00:00.2  (  12.0 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 19:54:07    138s] [ TimingUpdate           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:07    138s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:07    138s] [ MISC                   ]          0:00:00.1  (   6.0 % )     0:00:00.1 /  0:00:00.1    1.3
[04/21 19:54:07    138s] ---------------------------------------------------------------------------------------------
[04/21 19:54:07    138s]  AreaOpt #3 TOTAL                   0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.8    1.0
[04/21 19:54:07    138s] ---------------------------------------------------------------------------------------------
[04/21 19:54:07    138s] 
[04/21 19:54:07    138s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 9596
[04/21 19:54:07    138s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3591.5M, EPOCH TIME: 1745240047.591181
[04/21 19:54:07    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:54:07    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:07    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:07    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:07    138s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.014, REAL:0.014, MEM:3514.5M, EPOCH TIME: 1745240047.605216
[04/21 19:54:07    138s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=3514.52M, totSessionCpu=0:02:19).
[04/21 19:54:07    138s] Begin: Collecting metrics
[04/21 19:54:07    138s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     0.124 |    0.000 |           |        0 |       69.57 | 0:00:03  |        3473 |    1 |   1 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        3474 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        3490 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        3490 |      |     |
| drv_fixing              |     0.000 |   32.091 |         0 |        0 |       68.99 | 0:00:01  |        3505 |    1 |   0 |
| global_opt              |           |   32.091 |           |        0 |       68.99 | 0:00:01  |        3486 |      |     |
| global_opt_2            |           |   32.091 |           |        0 |       68.99 | 0:00:01  |        3487 |      |     |
| area_reclaiming         |     0.000 |   32.091 |         0 |        0 |       68.94 | 0:00:02  |        3499 |      |     |
| drv_fixing_2            |     0.000 |   32.091 |         0 |        0 |       68.94 | 0:00:01  |        3502 |    0 |   0 |
| area_reclaiming_2       |     0.000 |   32.160 |         0 |        0 |       68.92 | 0:00:02  |        3530 |      |     |
| area_reclaiming_3       |     0.000 |   32.160 |         0 |        0 |       68.92 | 0:00:02  |        3515 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[04/21 19:54:07    138s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3107.9M, current mem=3107.9M)

[04/21 19:54:07    138s] End: Collecting metrics
[04/21 19:54:07    138s] *** LocalWireReclaim #1 [begin] (optDesign #1) : totSession cpu/real = 0:02:18.6/0:04:31.3 (0.5), mem = 3514.5M
[04/21 19:54:07    138s] Starting local wire reclaim
[04/21 19:54:07    138s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3514.5M, EPOCH TIME: 1745240047.723347
[04/21 19:54:07    138s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3514.5M, EPOCH TIME: 1745240047.723376
[04/21 19:54:07    138s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3514.5M, EPOCH TIME: 1745240047.723406
[04/21 19:54:07    138s] Processing tracks to init pin-track alignment.
[04/21 19:54:07    138s] z: 2, totalTracks: 1
[04/21 19:54:07    138s] z: 4, totalTracks: 1
[04/21 19:54:07    138s] z: 6, totalTracks: 1
[04/21 19:54:07    138s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:54:07    138s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3514.5M, EPOCH TIME: 1745240047.726911
[04/21 19:54:07    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:07    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:07    138s] 
[04/21 19:54:07    138s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:54:07    138s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:54:07    138s] 
[04/21 19:54:07    138s]  Skipping Bad Lib Cell Checking (CMU) !
[04/21 19:54:07    138s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.008, REAL:0.008, MEM:3514.5M, EPOCH TIME: 1745240047.734823
[04/21 19:54:07    138s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3514.5M, EPOCH TIME: 1745240047.734850
[04/21 19:54:07    138s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3514.5M, EPOCH TIME: 1745240047.734904
[04/21 19:54:07    138s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3514.5MB).
[04/21 19:54:07    138s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.012, REAL:0.012, MEM:3514.5M, EPOCH TIME: 1745240047.735492
[04/21 19:54:07    138s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.012, REAL:0.012, MEM:3514.5M, EPOCH TIME: 1745240047.735508
[04/21 19:54:07    138s] TDRefine: refinePlace mode is spiral
[04/21 19:54:07    138s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2911417.12
[04/21 19:54:07    138s] OPERPROF:   Starting Refine-Place at level 2, MEM:3514.5M, EPOCH TIME: 1745240047.735551
[04/21 19:54:07    138s] *** Starting refinePlace (0:02:19 mem=3514.5M) ***
[04/21 19:54:07    138s] Total net bbox length = 2.473e+05 (1.208e+05 1.265e+05) (ext = 1.180e+04)
[04/21 19:54:07    138s] 
[04/21 19:54:07    138s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:54:07    138s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:54:07    138s] Set min layer with design mode ( 1 )
[04/21 19:54:07    138s] Set max layer with design mode ( 5 )
[04/21 19:54:07    138s] Set min layer with design mode ( 1 )
[04/21 19:54:07    138s] Set max layer with design mode ( 5 )
[04/21 19:54:07    138s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3514.5M, EPOCH TIME: 1745240047.744200
[04/21 19:54:07    138s] Starting refinePlace ...
[04/21 19:54:07    138s] Set min layer with design mode ( 1 )
[04/21 19:54:07    138s] Set max layer with design mode ( 5 )
[04/21 19:54:07    138s] One DDP V2 for no tweak run.
[04/21 19:54:07    138s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3514.5M, EPOCH TIME: 1745240047.746119
[04/21 19:54:07    138s] OPERPROF:         Starting Compute-Min-Padding at level 5, MEM:3521.3M, EPOCH TIME: 1745240047.754859
[04/21 19:54:07    138s] OPERPROF:           Starting Get-Context-Min-Padding at level 6, MEM:3521.3M, EPOCH TIME: 1745240047.755128
[04/21 19:54:07    138s] OPERPROF:           Finished Get-Context-Min-Padding at level 6, CPU:0.000, REAL:0.000, MEM:3521.3M, EPOCH TIME: 1745240047.755148
[04/21 19:54:07    138s] MP Top (9592): mp=1.050. U=0.689.
[04/21 19:54:07    138s] OPERPROF:         Finished Compute-Min-Padding at level 5, CPU:0.002, REAL:0.002, MEM:3521.3M, EPOCH TIME: 1745240047.756549
[04/21 19:54:07    138s] [Pin padding] pin density ratio 0.45
[04/21 19:54:07    138s] OPERPROF:         Starting Tweak-Cong-DB/Build-Timing-Info at level 5, MEM:3521.3M, EPOCH TIME: 1745240047.756873
[04/21 19:54:07    138s] OPERPROF:           Starting Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, MEM:3521.3M, EPOCH TIME: 1745240047.756891
[04/21 19:54:07    138s] OPERPROF:             Starting InitSKP at level 7, MEM:3521.3M, EPOCH TIME: 1745240047.757001
[04/21 19:54:07    138s] no activity file in design. spp won't run.
[04/21 19:54:07    138s] no activity file in design. spp won't run.
[04/21 19:54:07    138s] **WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
[04/21 19:54:07    138s] SKP cleared!
[04/21 19:54:07    138s] OPERPROF:             Finished InitSKP at level 7, CPU:0.135, REAL:0.135, MEM:3527.2M, EPOCH TIME: 1745240047.891952
[04/21 19:54:07    138s] **WARN: AAE based timing driven is off.
[04/21 19:54:07    138s] Init TDGP AAE failed.
[04/21 19:54:07    138s] OPERPROF:           Finished Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, CPU:0.135, REAL:0.135, MEM:3527.2M, EPOCH TIME: 1745240047.892014
[04/21 19:54:07    138s] OPERPROF:         Finished Tweak-Cong-DB/Build-Timing-Info at level 5, CPU:0.135, REAL:0.135, MEM:3527.2M, EPOCH TIME: 1745240047.892031
[04/21 19:54:07    138s] Build timing info failed.
[04/21 19:54:07    138s] AAE Timing clean up.
[04/21 19:54:07    138s] Tweakage: fix icg 1, fix clk 0.
[04/21 19:54:07    138s] Tweakage: density cost 1, scale 0.4.
[04/21 19:54:07    138s] Tweakage: activity cost 0, scale 1.0.
[04/21 19:54:07    138s] Tweakage: congestion cost on, scale 1.0.
[04/21 19:54:07    138s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:3527.2M, EPOCH TIME: 1745240047.892112
[04/21 19:54:07    138s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, MEM:3527.2M, EPOCH TIME: 1745240047.897193
[04/21 19:54:08    139s] Tweakage swap 425 pairs.
[04/21 19:54:08    139s] Tweakage swap 35 pairs.
[04/21 19:54:08    139s] Tweakage swap 27 pairs.
[04/21 19:54:08    139s] Tweakage swap 1 pairs.
[04/21 19:54:09    139s] Tweakage swap 18 pairs.
[04/21 19:54:09    140s] Tweakage swap 0 pairs.
[04/21 19:54:09    140s] Tweakage swap 4 pairs.
[04/21 19:54:09    140s] Tweakage swap 0 pairs.
[04/21 19:54:09    140s] Tweakage swap 2 pairs.
[04/21 19:54:10    141s] Tweakage swap 0 pairs.
[04/21 19:54:10    141s] Tweakage swap 0 pairs.
[04/21 19:54:10    141s] Tweakage swap 0 pairs.
[04/21 19:54:10    141s] Tweakage swap 201 pairs.
[04/21 19:54:11    141s] Tweakage swap 14 pairs.
[04/21 19:54:11    142s] Tweakage swap 6 pairs.
[04/21 19:54:11    142s] Tweakage swap 0 pairs.
[04/21 19:54:11    142s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[04/21 19:54:11    142s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[04/21 19:54:11    142s] High layer ICDP is OFF.
[04/21 19:54:11    142s] icdpInitRowCol for ATmega328pb: nrRow 30 -> 30, nrCol 31 -> 31
[04/21 19:54:11    142s] Starting Early Global Route supply map. mem = 3547.7M
[04/21 19:54:11    142s] (I)      Initializing eGR engine (regular)
[04/21 19:54:11    142s] Set min layer with design mode ( 1 )
[04/21 19:54:11    142s] Set max layer with design mode ( 5 )
[04/21 19:54:11    142s] (I)      clean place blk overflow:
[04/21 19:54:11    142s] (I)      H : enabled 1.00 0
[04/21 19:54:11    142s] (I)      V : enabled 1.00 0
[04/21 19:54:11    142s] (I)      Initializing eGR engine (regular)
[04/21 19:54:11    142s] Set min layer with design mode ( 1 )
[04/21 19:54:11    142s] Set max layer with design mode ( 5 )
[04/21 19:54:11    142s] (I)      clean place blk overflow:
[04/21 19:54:11    142s] (I)      H : enabled 1.00 0
[04/21 19:54:11    142s] (I)      V : enabled 1.00 0
[04/21 19:54:11    142s] (I)      Started Early Global Route kernel ( Curr Mem: 3.43 MB )
[04/21 19:54:11    142s] (I)      Running eGR Regular flow
[04/21 19:54:11    142s] (I)      # wire layers (front) : 8
[04/21 19:54:11    142s] (I)      # wire layers (back)  : 0
[04/21 19:54:11    142s] (I)      min wire layer : 1
[04/21 19:54:11    142s] (I)      max wire layer : 7
[04/21 19:54:11    142s] (I)      # cut layers (front) : 7
[04/21 19:54:11    142s] (I)      # cut layers (back)  : 0
[04/21 19:54:11    142s] (I)      min cut layer : 1
[04/21 19:54:11    142s] (I)      max cut layer : 6
[04/21 19:54:11    142s] (I)      ================================ Layers ================================
[04/21 19:54:11    142s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:54:11    142s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[04/21 19:54:11    142s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:54:11    142s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[04/21 19:54:11    142s] (I)      | 33 |  0 |    CONT |     cut |      1 |       |       |       |       |
[04/21 19:54:11    142s] (I)      |  1 |  1 |  METAL1 |    wire |      1 |       |   160 |   170 |   410 |
[04/21 19:54:11    142s] (I)      | 34 |  1 |   VIA12 |     cut |      1 |       |       |       |       |
[04/21 19:54:11    142s] (I)      |  2 |  2 |  METAL2 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:54:11    142s] (I)      | 35 |  2 |   VIA23 |     cut |      1 |       |       |       |       |
[04/21 19:54:11    142s] (I)      |  3 |  3 |  METAL3 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:54:11    142s] (I)      | 36 |  3 |   VIA34 |     cut |      1 |       |       |       |       |
[04/21 19:54:11    142s] (I)      |  4 |  4 |  METAL4 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:54:11    142s] (I)      | 37 |  4 |   VIA45 |     cut |      1 |       |       |       |       |
[04/21 19:54:11    142s] (I)      |  5 |  5 |  METAL5 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:54:11    142s] (I)      | 38 |  5 |   VIA56 |     cut |      1 |       |       |       |       |
[04/21 19:54:11    142s] (I)      |  6 |  6 |  METAL6 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:54:11    142s] (I)      | 39 |  6 |   VIA67 |     cut |      1 |       |       |       |       |
[04/21 19:54:11    142s] (I)      |  7 |  7 |  METAL7 |    wire |      1 |       |   420 |   420 |   840 |
[04/21 19:54:11    142s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:54:11    142s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[04/21 19:54:11    142s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:54:11    142s] Finished Early Global Route supply map. mem = 3544.8M
[04/21 19:54:11    142s] icdp deduct supply (H , V) = 20 , 20
[04/21 19:54:11    142s] icdp demand smooth ratio : 0.689925
[04/21 19:54:11    142s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[04/21 19:54:11    142s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[04/21 19:54:11    142s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[04/21 19:54:11    142s] High layer ICDP is OFF.
[04/21 19:54:11    142s] icdpInitRowCol for ATmega328pb: nrRow 30 -> 30, nrCol 31 -> 31
[04/21 19:54:11    142s] icdp deduct supply (H , V) = 20 , 20
[04/21 19:54:11    142s] icdp demand smooth ratio : 0.689294
[04/21 19:54:11    142s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[04/21 19:54:11    142s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[04/21 19:54:11    142s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[04/21 19:54:11    142s] High layer ICDP is OFF.
[04/21 19:54:11    142s] icdpInitRowCol for ATmega328pb: nrRow 30 -> 30, nrCol 31 -> 31
[04/21 19:54:11    142s] icdp deduct supply (H , V) = 20 , 20
[04/21 19:54:11    142s] icdp demand smooth ratio : 0.689234
[04/21 19:54:11    142s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[04/21 19:54:11    142s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[04/21 19:54:11    142s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[04/21 19:54:11    142s] High layer ICDP is OFF.
[04/21 19:54:11    142s] icdpInitRowCol for ATmega328pb: nrRow 30 -> 30, nrCol 31 -> 31
[04/21 19:54:11    142s] icdp deduct supply (H , V) = 20 , 20
[04/21 19:54:11    142s] icdp demand smooth ratio : 0.689220
[04/21 19:54:11    142s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[04/21 19:54:12    142s] Tweakage swap 25 pairs.
[04/21 19:54:12    143s] Tweakage swap 1 pairs.
[04/21 19:54:12    143s] Tweakage swap 2 pairs.
[04/21 19:54:12    143s] Tweakage swap 0 pairs.
[04/21 19:54:12    143s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[04/21 19:54:12    143s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[04/21 19:54:12    143s] High layer ICDP is OFF.
[04/21 19:54:12    143s] icdpInitRowCol for ATmega328pb: nrRow 30 -> 30, nrCol 31 -> 31
[04/21 19:54:12    143s] icdp deduct supply (H , V) = 20 , 20
[04/21 19:54:12    143s] icdp demand smooth ratio : 0.689160
[04/21 19:54:12    143s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[04/21 19:54:12    143s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[04/21 19:54:12    143s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[04/21 19:54:12    143s] High layer ICDP is OFF.
[04/21 19:54:12    143s] icdpInitRowCol for ATmega328pb: nrRow 30 -> 30, nrCol 31 -> 31
[04/21 19:54:12    143s] icdp deduct supply (H , V) = 20 , 20
[04/21 19:54:12    143s] icdp demand smooth ratio : 0.689140
[04/21 19:54:12    143s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[04/21 19:54:12    143s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[04/21 19:54:12    143s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[04/21 19:54:12    143s] High layer ICDP is OFF.
[04/21 19:54:12    143s] icdpInitRowCol for ATmega328pb: nrRow 30 -> 30, nrCol 31 -> 31
[04/21 19:54:12    143s] icdp deduct supply (H , V) = 20 , 20
[04/21 19:54:12    143s] icdp demand smooth ratio : 0.689134
[04/21 19:54:12    143s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[04/21 19:54:12    143s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[04/21 19:54:12    143s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[04/21 19:54:12    143s] High layer ICDP is OFF.
[04/21 19:54:12    143s] icdpInitRowCol for ATmega328pb: nrRow 30 -> 30, nrCol 31 -> 31
[04/21 19:54:12    143s] icdp deduct supply (H , V) = 20 , 20
[04/21 19:54:12    143s] icdp demand smooth ratio : 0.689131
[04/21 19:54:12    143s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[04/21 19:54:13    144s] Tweakage swap 1 pairs.
[04/21 19:54:13    144s] Tweakage swap 0 pairs.
[04/21 19:54:13    144s] Tweakage swap 0 pairs.
[04/21 19:54:13    144s] Tweakage swap 0 pairs.
[04/21 19:54:13    144s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[04/21 19:54:13    144s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[04/21 19:54:13    144s] High layer ICDP is OFF.
[04/21 19:54:13    144s] icdpInitRowCol for ATmega328pb: nrRow 30 -> 30, nrCol 31 -> 31
[04/21 19:54:13    144s] icdp deduct supply (H , V) = 20 , 20
[04/21 19:54:13    144s] icdp demand smooth ratio : 0.689128
[04/21 19:54:13    144s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[04/21 19:54:13    144s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[04/21 19:54:13    144s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[04/21 19:54:13    144s] High layer ICDP is OFF.
[04/21 19:54:13    144s] icdpInitRowCol for ATmega328pb: nrRow 30 -> 30, nrCol 31 -> 31
[04/21 19:54:13    144s] icdp deduct supply (H , V) = 20 , 20
[04/21 19:54:14    144s] icdp demand smooth ratio : 0.689115
[04/21 19:54:14    144s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[04/21 19:54:14    144s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[04/21 19:54:14    144s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[04/21 19:54:14    144s] High layer ICDP is OFF.
[04/21 19:54:14    144s] icdpInitRowCol for ATmega328pb: nrRow 30 -> 30, nrCol 31 -> 31
[04/21 19:54:14    144s] icdp deduct supply (H , V) = 20 , 20
[04/21 19:54:14    144s] icdp demand smooth ratio : 0.689114
[04/21 19:54:14    144s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[04/21 19:54:14    145s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[04/21 19:54:14    145s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[04/21 19:54:14    145s] High layer ICDP is OFF.
[04/21 19:54:14    145s] icdpInitRowCol for ATmega328pb: nrRow 30 -> 30, nrCol 31 -> 31
[04/21 19:54:14    145s] icdp deduct supply (H , V) = 20 , 20
[04/21 19:54:14    145s] icdp demand smooth ratio : 0.689114
[04/21 19:54:14    145s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[04/21 19:54:14    145s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, CPU:6.295, REAL:6.310, MEM:3544.8M, EPOCH TIME: 1745240054.207567
[04/21 19:54:14    145s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:6.301, REAL:6.316, MEM:3544.8M, EPOCH TIME: 1745240054.208380
[04/21 19:54:14    145s] Call icdpEval cleanup ...
[04/21 19:54:14    145s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:6.449, REAL:6.464, MEM:3544.8M, EPOCH TIME: 1745240054.210371
[04/21 19:54:14    145s] Move report: Congestion aware Tweak moves 1388 insts, mean move: 4.69 um, max move: 60.27 um 
[04/21 19:54:14    145s] 	Max move on inst (g174261): (230.83, 346.04) --> (226.32, 401.80)
[04/21 19:54:14    145s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:06.4, real=0:00:07.0, mem=3544.8mb) @(0:02:19 - 0:02:25).
[04/21 19:54:14    145s] 
[04/21 19:54:14    145s]  === Spiral for Logical I: (movable: 9592) ===
[04/21 19:54:14    145s] 
[04/21 19:54:14    145s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[04/21 19:54:14    145s] 
[04/21 19:54:14    145s]  Info: 0 filler has been deleted!
[04/21 19:54:14    145s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/21 19:54:14    145s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/21 19:54:14    145s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/21 19:54:14    145s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3512.8MB) @(0:02:25 - 0:02:25).
[04/21 19:54:14    145s] Move report: Detail placement moves 1388 insts, mean move: 4.69 um, max move: 60.27 um 
[04/21 19:54:14    145s] 	Max move on inst (g174261): (230.83, 346.04) --> (226.32, 401.80)
[04/21 19:54:14    145s] 	Runtime: CPU: 0:00:06.5 REAL: 0:00:07.0 MEM: 3512.8MB
[04/21 19:54:14    145s] Statistics of distance of Instance movement in refine placement:
[04/21 19:54:14    145s]   maximum (X+Y) =        60.27 um
[04/21 19:54:14    145s]   inst (g174261) with max move: (230.83, 346.04) -> (226.32, 401.8)
[04/21 19:54:14    145s]   mean    (X+Y) =         4.69 um
[04/21 19:54:14    145s] Total instances flipped for legalization: 2
[04/21 19:54:14    145s] Summary Report:
[04/21 19:54:14    145s] Instances move: 1388 (out of 9592 movable)
[04/21 19:54:14    145s] Instances flipped: 2
[04/21 19:54:14    145s] Mean displacement: 4.69 um
[04/21 19:54:14    145s] Max displacement: 60.27 um (Instance: g174261) (230.83, 346.04) -> (226.32, 401.8)
[04/21 19:54:14    145s] 	Length: 5 sites, height: 1 rows, site name: HD_CoreSite, cell type: INAND2HDV2
[04/21 19:54:14    145s] 	Violation at original loc: Overlapping with other instance
[04/21 19:54:14    145s] Physical-only instances move: 0 (out of 0 movable physical-only)
[04/21 19:54:14    145s] Total instances moved : 1388
[04/21 19:54:14    145s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:6.550, REAL:6.567, MEM:3512.8M, EPOCH TIME: 1745240054.311101
[04/21 19:54:14    145s] Total net bbox length = 2.464e+05 (1.202e+05 1.263e+05) (ext = 1.159e+04)
[04/21 19:54:14    145s] Runtime: CPU: 0:00:06.5 REAL: 0:00:07.0 MEM: 3512.8MB
[04/21 19:54:14    145s] [CPU] RefinePlace/total (cpu=0:00:06.5, real=0:00:07.0, mem=3512.8MB) @(0:02:19 - 0:02:25).
[04/21 19:54:14    145s] *** Finished refinePlace (0:02:25 mem=3512.8M) ***
[04/21 19:54:14    145s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2911417.12
[04/21 19:54:14    145s] OPERPROF:   Finished Refine-Place at level 2, CPU:6.562, REAL:6.579, MEM:3512.8M, EPOCH TIME: 1745240054.314212
[04/21 19:54:14    145s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3512.8M, EPOCH TIME: 1745240054.314252
[04/21 19:54:14    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9596).
[04/21 19:54:14    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:14    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:14    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:14    145s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.015, REAL:0.015, MEM:3501.8M, EPOCH TIME: 1745240054.329520
[04/21 19:54:14    145s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:6.590, REAL:6.606, MEM:3501.8M, EPOCH TIME: 1745240054.329553
[04/21 19:54:14    145s] *** LocalWireReclaim #1 [finish] (optDesign #1) : cpu/real = 0:00:06.6/0:00:06.6 (1.0), totSession cpu/real = 0:02:25.2/0:04:37.9 (0.5), mem = 3501.8M
[04/21 19:54:14    145s] 
[04/21 19:54:14    145s] =============================================================================================
[04/21 19:54:14    145s]  Step TAT Report : LocalWireReclaim #1 / optDesign #1                           23.30-p003_1
[04/21 19:54:14    145s] =============================================================================================
[04/21 19:54:14    145s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:54:14    145s] ---------------------------------------------------------------------------------------------
[04/21 19:54:14    145s] [ RefinePlace            ]      1   0:00:06.6  (  99.5 % )     0:00:06.6 /  0:00:06.6    1.0
[04/21 19:54:14    145s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.7
[04/21 19:54:14    145s] [ TimingUpdate           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:14    145s] [ MISC                   ]          0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.5
[04/21 19:54:14    145s] ---------------------------------------------------------------------------------------------
[04/21 19:54:14    145s]  LocalWireReclaim #1 TOTAL          0:00:06.6  ( 100.0 % )     0:00:06.6 /  0:00:06.6    1.0
[04/21 19:54:14    145s] ---------------------------------------------------------------------------------------------
[04/21 19:54:14    145s] 
[04/21 19:54:14    145s] Begin: Collecting metrics
[04/21 19:54:14    145s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     0.124 |    0.000 |           |        0 |       69.57 | 0:00:03  |        3473 |    1 |   1 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        3474 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        3490 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        3490 |      |     |
| drv_fixing              |     0.000 |   32.091 |         0 |        0 |       68.99 | 0:00:01  |        3505 |    1 |   0 |
| global_opt              |           |   32.091 |           |        0 |       68.99 | 0:00:01  |        3486 |      |     |
| global_opt_2            |           |   32.091 |           |        0 |       68.99 | 0:00:01  |        3487 |      |     |
| area_reclaiming         |     0.000 |   32.091 |         0 |        0 |       68.94 | 0:00:02  |        3499 |      |     |
| drv_fixing_2            |     0.000 |   32.091 |         0 |        0 |       68.94 | 0:00:01  |        3502 |    0 |   0 |
| area_reclaiming_2       |     0.000 |   32.160 |         0 |        0 |       68.92 | 0:00:02  |        3530 |      |     |
| area_reclaiming_3       |     0.000 |   32.160 |         0 |        0 |       68.92 | 0:00:02  |        3515 |      |     |
| local_wire_reclaim      |           |          |           |          |             | 0:00:07  |        3502 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[04/21 19:54:14    145s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3115.1M, current mem=3115.1M)

[04/21 19:54:14    145s] End: Collecting metrics
[04/21 19:54:14    145s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/21 19:54:14    145s] #################################################################################
[04/21 19:54:14    145s] # Design Stage: PreRoute
[04/21 19:54:14    145s] # Design Name: ATmega328pb
[04/21 19:54:14    145s] # Design Mode: 90nm
[04/21 19:54:14    145s] # Analysis Mode: MMMC OCV 
[04/21 19:54:14    145s] # Parasitics Mode: No SPEF/RCDB 
[04/21 19:54:14    145s] # Signoff Settings: SI Off 
[04/21 19:54:14    145s] #################################################################################
[04/21 19:54:14    145s] Calculate early delays in OCV mode...
[04/21 19:54:14    145s] Calculate late delays in OCV mode...
[04/21 19:54:14    145s] Topological Sorting (REAL = 0:00:00.0, MEM = 3467.6M, InitMEM = 3467.6M)
[04/21 19:54:14    145s] Start delay calculation (fullDC) (1 T). (MEM=3094.52)
[04/21 19:54:14    145s] End AAE Lib Interpolated Model. (MEM=3475.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:54:15    146s] Total number of fetched objects 9744
[04/21 19:54:15    146s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:54:15    146s] End delay calculation. (MEM=3109.61 CPU=0:00:00.8 REAL=0:00:01.0)
[04/21 19:54:15    146s] End delay calculation (fullDC). (MEM=3109.61 CPU=0:00:00.9 REAL=0:00:01.0)
[04/21 19:54:15    146s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 3533.5M) ***
[04/21 19:54:16    146s] eGR doReRoute: optGuide
[04/21 19:54:16    146s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3557.5M, EPOCH TIME: 1745240056.091295
[04/21 19:54:16    146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:16    146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:16    146s] Cell ATmega328pb LLGs are deleted
[04/21 19:54:16    146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:16    146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:16    146s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:3495.5M, EPOCH TIME: 1745240056.092249
[04/21 19:54:16    146s] {MMLU 0 4 9744}
[04/21 19:54:16    146s] [oiLAM] Zs 5, 8
[04/21 19:54:16    146s] ### Creating LA Mngr. totSessionCpu=0:02:27 mem=3495.5M
[04/21 19:54:16    146s] ### Creating LA Mngr, finished. totSessionCpu=0:02:27 mem=3495.5M
[04/21 19:54:16    146s] Running pre-eGR process
[04/21 19:54:16    146s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[04/21 19:54:16    146s] Type 'man IMPPTN-1250' for more detail.
[04/21 19:54:16    146s] Set min layer with design mode ( 1 )
[04/21 19:54:16    146s] Set max layer with design mode ( 5 )
[04/21 19:54:16    146s] Set min layer with design mode ( 1 )
[04/21 19:54:16    146s] Set max layer with design mode ( 5 )
[04/21 19:54:16    146s] (I)      Started Import and model ( Curr Mem: 3.39 MB )
[04/21 19:54:16    147s] (I)      == Non-default Options ==
[04/21 19:54:16    147s] (I)      Maximum routing layer                              : 5
[04/21 19:54:16    147s] (I)      Minimum routing layer                              : 1
[04/21 19:54:16    147s] (I)      Top routing layer                                  : 5
[04/21 19:54:16    147s] (I)      Bottom routing layer                               : 1
[04/21 19:54:16    147s] (I)      Number of threads                                  : 1
[04/21 19:54:16    147s] (I)      Route tie net to shape                             : auto
[04/21 19:54:16    147s] (I)      Method to set GCell size                           : row
[04/21 19:54:16    147s] (I)      Tie hi/lo max distance                             : 32.800000
[04/21 19:54:16    147s] (I)      Counted 133 PG shapes. eGR will not process PG shapes layer by layer.
[04/21 19:54:16    147s] (I)      ============== Pin Summary ==============
[04/21 19:54:16    147s] (I)      +-------+--------+---------+------------+
[04/21 19:54:16    147s] (I)      | Layer | # pins | % total |      Group |
[04/21 19:54:16    147s] (I)      +-------+--------+---------+------------+
[04/21 19:54:16    147s] (I)      |     1 |  39161 |  100.00 |        Pin |
[04/21 19:54:16    147s] (I)      |     2 |      0 |    0.00 | Pin access |
[04/21 19:54:16    147s] (I)      |     3 |      0 |    0.00 | Pin access |
[04/21 19:54:16    147s] (I)      |     4 |      0 |    0.00 |      Other |
[04/21 19:54:16    147s] (I)      |     5 |      0 |    0.00 |      Other |
[04/21 19:54:16    147s] (I)      |     6 |      0 |    0.00 |      Other |
[04/21 19:54:16    147s] (I)      |     7 |      0 |    0.00 |      Other |
[04/21 19:54:16    147s] (I)      +-------+--------+---------+------------+
[04/21 19:54:16    147s] (I)      Use row-based GCell size
[04/21 19:54:16    147s] (I)      Use row-based GCell align
[04/21 19:54:16    147s] (I)      layer 0 area = 80000
[04/21 19:54:16    147s] (I)      layer 1 area = 120000
[04/21 19:54:16    147s] (I)      layer 2 area = 120000
[04/21 19:54:16    147s] (I)      layer 3 area = 120000
[04/21 19:54:16    147s] (I)      layer 4 area = 120000
[04/21 19:54:16    147s] (I)      GCell unit size   : 3280
[04/21 19:54:16    147s] (I)      GCell multiplier  : 1
[04/21 19:54:16    147s] (I)      GCell row height  : 3280
[04/21 19:54:16    147s] (I)      Actual row height : 3280
[04/21 19:54:16    147s] (I)      GCell align ref   : 8200 8200
[04/21 19:54:16    147s] [NR-eGR] Track table information for default rule: 
[04/21 19:54:16    147s] [NR-eGR] METAL1 has single uniform track structure
[04/21 19:54:16    147s] [NR-eGR] METAL2 has single uniform track structure
[04/21 19:54:16    147s] [NR-eGR] METAL3 has single uniform track structure
[04/21 19:54:16    147s] [NR-eGR] METAL4 has single uniform track structure
[04/21 19:54:16    147s] [NR-eGR] METAL5 has single uniform track structure
[04/21 19:54:16    147s] [NR-eGR] METAL6 has single uniform track structure
[04/21 19:54:16    147s] [NR-eGR] METAL7 has single uniform track structure
[04/21 19:54:16    147s] (I)      ================ Default via =================
[04/21 19:54:16    147s] (I)      +---+--------------------+-------------------+
[04/21 19:54:16    147s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut   |
[04/21 19:54:16    147s] (I)      +---+--------------------+-------------------+
[04/21 19:54:16    147s] (I)      | 1 |    4  Via1_alt_r90 |   27  Via1_2cut_N |
[04/21 19:54:16    147s] (I)      | 2 |    5  Via2         |   29  Via2_2cut_E |
[04/21 19:54:16    147s] (I)      | 3 |    9  Via3         |   33  Via3_2cut_E |
[04/21 19:54:16    147s] (I)      | 4 |   13  Via4         |   37  Via4_2cut_E |
[04/21 19:54:16    147s] (I)      | 5 |   17  Via5         |   43  Via5_2cut_N |
[04/21 19:54:16    147s] (I)      | 6 |   23  Via6_r90     |   45  Via6_2cut_E |
[04/21 19:54:16    147s] (I)      +---+--------------------+-------------------+
[04/21 19:54:16    147s] (I)      Design has 0 placement macros with 0 shapes. 
[04/21 19:54:16    147s] [NR-eGR] Read 123 PG shapes
[04/21 19:54:16    147s] [NR-eGR] Read 0 clock shapes
[04/21 19:54:16    147s] [NR-eGR] Read 0 other shapes
[04/21 19:54:16    147s] [NR-eGR] #Routing Blockages  : 0
[04/21 19:54:16    147s] [NR-eGR] #Instance Blockages : 261377
[04/21 19:54:16    147s] [NR-eGR] #PG Blockages       : 123
[04/21 19:54:16    147s] [NR-eGR] #Halo Blockages     : 0
[04/21 19:54:16    147s] [NR-eGR] #Boundary Blockages : 0
[04/21 19:54:16    147s] [NR-eGR] #Clock Blockages    : 0
[04/21 19:54:16    147s] [NR-eGR] #Other Blockages    : 0
[04/21 19:54:16    147s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/21 19:54:16    147s] (I)      Custom ignore net properties:
[04/21 19:54:16    147s] (I)      1 : NotLegal
[04/21 19:54:16    147s] (I)      Default ignore net properties:
[04/21 19:54:16    147s] (I)      1 : Special
[04/21 19:54:16    147s] (I)      2 : Analog
[04/21 19:54:16    147s] (I)      3 : Fixed
[04/21 19:54:16    147s] (I)      4 : Skipped
[04/21 19:54:16    147s] (I)      5 : MixedSignal
[04/21 19:54:16    147s] (I)      Prerouted net properties:
[04/21 19:54:16    147s] (I)      1 : NotLegal
[04/21 19:54:16    147s] (I)      2 : Special
[04/21 19:54:16    147s] (I)      3 : Analog
[04/21 19:54:16    147s] (I)      4 : Fixed
[04/21 19:54:16    147s] (I)      5 : Skipped
[04/21 19:54:16    147s] (I)      6 : MixedSignal
[04/21 19:54:16    147s] [NR-eGR] Early global route reroute all routable nets
[04/21 19:54:16    147s] [NR-eGR] #prerouted nets         : 5
[04/21 19:54:16    147s] [NR-eGR] #prerouted special nets : 0
[04/21 19:54:16    147s] [NR-eGR] #prerouted wires        : 5382
[04/21 19:54:16    147s] [NR-eGR] Read 9712 nets ( ignored 5 )
[04/21 19:54:16    147s] (I)        Front-side 9712 ( ignored 5 )
[04/21 19:54:16    147s] (I)        Back-side  0 ( ignored 0 )
[04/21 19:54:16    147s] (I)        Both-side  0 ( ignored 0 )
[04/21 19:54:16    147s] (I)      Reading macro buffers
[04/21 19:54:16    147s] (I)      Number of macros with buffers: 0
[04/21 19:54:16    147s] (I)      early_global_route_priority property id does not exist.
[04/21 19:54:16    147s] (I)      Read Num Blocks=261500  Num Prerouted Wires=5382  Num CS=0
[04/21 19:54:16    147s] (I)      Layer 0 (H) : #blockages 261500 : #preroutes 2542
[04/21 19:54:16    147s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 2120
[04/21 19:54:16    147s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 641
[04/21 19:54:16    147s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 77
[04/21 19:54:16    147s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 2
[04/21 19:54:16    147s] (I)      Number of ignored nets                =      5
[04/21 19:54:16    147s] (I)      Number of connected nets              =      0
[04/21 19:54:16    147s] (I)      Number of fixed nets                  =      5.  Ignored: Yes
[04/21 19:54:16    147s] (I)      Number of clock nets                  =      5.  Ignored: No
[04/21 19:54:16    147s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/21 19:54:16    147s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/21 19:54:16    147s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/21 19:54:16    147s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/21 19:54:16    147s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/21 19:54:16    147s] (I)      Ndr track 0 does not exist
[04/21 19:54:16    147s] (I)      ---------------------Grid Graph Info--------------------
[04/21 19:54:16    147s] (I)      Routing area        : (0, 0) - (424350, 416560)
[04/21 19:54:16    147s] (I)      Core area           : (8200, 8200) - (416150, 408360)
[04/21 19:54:16    147s] (I)      Site width          :   410  (dbu)
[04/21 19:54:16    147s] (I)      Row height          :  3280  (dbu)
[04/21 19:54:16    147s] (I)      GCell row height    :  3280  (dbu)
[04/21 19:54:16    147s] (I)      GCell width         :  3280  (dbu)
[04/21 19:54:16    147s] (I)      GCell height        :  3280  (dbu)
[04/21 19:54:16    147s] (I)      Grid                :   129   127     5
[04/21 19:54:16    147s] (I)      Layer numbers       :     1     2     3     4     5
[04/21 19:54:16    147s] (I)      Vertical capacity   :     0  3280     0  3280     0
[04/21 19:54:16    147s] (I)      Horizontal capacity :  3280     0  3280     0  3280
[04/21 19:54:16    147s] (I)      Default wire width  :   160   200   200   200   200
[04/21 19:54:16    147s] (I)      Default wire space  :   170   200   200   200   200
[04/21 19:54:16    147s] (I)      Default wire pitch  :   330   400   400   400   400
[04/21 19:54:16    147s] (I)      Default pitch size  :   410   410   410   410   410
[04/21 19:54:16    147s] (I)      First track coord   :   410   205   410   205   410
[04/21 19:54:16    147s] (I)      Num tracks per GCell:  8.00  8.00  8.00  8.00  8.00
[04/21 19:54:16    147s] (I)      Total num of tracks :  1015  1035  1015  1035  1015
[04/21 19:54:16    147s] (I)      Num of masks        :     1     1     1     1     1
[04/21 19:54:16    147s] (I)      Num of trim masks   :     0     0     0     0     0
[04/21 19:54:16    147s] (I)      --------------------------------------------------------
[04/21 19:54:16    147s] 
[04/21 19:54:16    147s] [NR-eGR] ============ Routing rule table ============
[04/21 19:54:16    147s] [NR-eGR] Rule id: 0  Nets: 9707
[04/21 19:54:16    147s] [NR-eGR] ========================================
[04/21 19:54:16    147s] [NR-eGR] 
[04/21 19:54:16    147s] (I)      ======== NDR :  =========
[04/21 19:54:16    147s] (I)      +--------------+--------+
[04/21 19:54:16    147s] (I)      |           ID |      0 |
[04/21 19:54:16    147s] (I)      |         Name |        |
[04/21 19:54:16    147s] (I)      |      Default |    yes |
[04/21 19:54:16    147s] (I)      |  Clk Special |     no |
[04/21 19:54:16    147s] (I)      | Hard spacing |     no |
[04/21 19:54:16    147s] (I)      |    NDR track | (none) |
[04/21 19:54:16    147s] (I)      |      NDR via | (none) |
[04/21 19:54:16    147s] (I)      |  Extra space |      0 |
[04/21 19:54:16    147s] (I)      |      Shields |      0 |
[04/21 19:54:16    147s] (I)      |   Demand (H) |      1 |
[04/21 19:54:16    147s] (I)      |   Demand (V) |      1 |
[04/21 19:54:16    147s] (I)      |        #Nets |   9707 |
[04/21 19:54:16    147s] (I)      +--------------+--------+
[04/21 19:54:16    147s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:54:16    147s] (I)      |  Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[04/21 19:54:16    147s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:54:16    147s] (I)      | METAL1    160      170    410      410      1      1      1    100    100        yes |
[04/21 19:54:16    147s] (I)      | METAL2    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:54:16    147s] (I)      | METAL3    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:54:16    147s] (I)      | METAL4    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:54:16    147s] (I)      | METAL5    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:54:16    147s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:54:16    147s] (I)      =============== Blocked Tracks ===============
[04/21 19:54:16    147s] (I)      +-------+---------+----------+---------------+
[04/21 19:54:16    147s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/21 19:54:16    147s] (I)      +-------+---------+----------+---------------+
[04/21 19:54:16    147s] (I)      |     1 |  130935 |   111634 |        85.26% |
[04/21 19:54:16    147s] (I)      |     2 |  131445 |        0 |         0.00% |
[04/21 19:54:16    147s] (I)      |     3 |  130935 |        0 |         0.00% |
[04/21 19:54:16    147s] (I)      |     4 |  131445 |        0 |         0.00% |
[04/21 19:54:16    147s] (I)      |     5 |  130935 |        0 |         0.00% |
[04/21 19:54:16    147s] (I)      +-------+---------+----------+---------------+
[04/21 19:54:16    147s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3.40 MB )
[04/21 19:54:16    147s] (I)      Reset routing kernel
[04/21 19:54:16    147s] (I)      Started Global Routing ( Curr Mem: 3.40 MB )
[04/21 19:54:16    147s] (I)      totalPins=37513  totalGlobalPin=35268 (94.02%)
[04/21 19:54:16    147s] (I)      ================= Net Group Info =================
[04/21 19:54:16    147s] (I)      +----+----------------+--------------+-----------+
[04/21 19:54:16    147s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[04/21 19:54:16    147s] (I)      +----+----------------+--------------+-----------+
[04/21 19:54:16    147s] (I)      |  1 |           9707 |    METAL1(1) | METAL5(5) |
[04/21 19:54:16    147s] (I)      +----+----------------+--------------+-----------+
[04/21 19:54:16    147s] (I)      total 2D Cap : 545472 = (282582 H, 262890 V)
[04/21 19:54:16    147s] (I)      total 2D Demand : 9481 = (6143 H, 3338 V)
[04/21 19:54:16    147s] (I)      #blocked GCells = 0
[04/21 19:54:16    147s] (I)      #regions = 1
[04/21 19:54:16    147s] [NR-eGR] Layer group 1: route 9707 net(s) in layer range [1, 5]
[04/21 19:54:16    147s] (I)      
[04/21 19:54:16    147s] (I)      ============  Phase 1a Route ============
[04/21 19:54:16    147s] (I)      Usage: 88245 = (43212 H, 45033 V) = (15.29% H, 17.13% V) = (1.417e+05um H, 1.477e+05um V)
[04/21 19:54:16    147s] (I)      
[04/21 19:54:16    147s] (I)      ============  Phase 1b Route ============
[04/21 19:54:16    147s] (I)      Usage: 88245 = (43212 H, 45033 V) = (15.29% H, 17.13% V) = (1.417e+05um H, 1.477e+05um V)
[04/21 19:54:16    147s] (I)      Overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 2.894436e+05um
[04/21 19:54:16    147s] (I)      Congestion metric : 0.00%H 0.05%V, 0.05%HV
[04/21 19:54:16    147s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/21 19:54:16    147s] (I)      
[04/21 19:54:16    147s] (I)      ============  Phase 1c Route ============
[04/21 19:54:16    147s] (I)      Usage: 88245 = (43212 H, 45033 V) = (15.29% H, 17.13% V) = (1.417e+05um H, 1.477e+05um V)
[04/21 19:54:16    147s] (I)      
[04/21 19:54:16    147s] (I)      ============  Phase 1d Route ============
[04/21 19:54:16    147s] (I)      Usage: 88245 = (43212 H, 45033 V) = (15.29% H, 17.13% V) = (1.417e+05um H, 1.477e+05um V)
[04/21 19:54:16    147s] (I)      
[04/21 19:54:16    147s] (I)      ============  Phase 1e Route ============
[04/21 19:54:16    147s] (I)      Usage: 88245 = (43212 H, 45033 V) = (15.29% H, 17.13% V) = (1.417e+05um H, 1.477e+05um V)
[04/21 19:54:16    147s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 2.894436e+05um
[04/21 19:54:16    147s] (I)      
[04/21 19:54:16    147s] (I)      ============  Phase 1l Route ============
[04/21 19:54:16    147s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/21 19:54:16    147s] (I)      Layer  1:      20295        22         9      101288       28760    (77.89%) 
[04/21 19:54:16    147s] (I)      Layer  2:     130410     42087        17           0      130032    ( 0.00%) 
[04/21 19:54:16    147s] (I)      Layer  3:     129920     35776         1           0      130048    ( 0.00%) 
[04/21 19:54:16    147s] (I)      Layer  4:     130410     17118        24           0      130032    ( 0.00%) 
[04/21 19:54:16    147s] (I)      Layer  5:     129920      6765         0           0      130048    ( 0.00%) 
[04/21 19:54:16    147s] (I)      Total:        540955    101768        51      101288      548920    (15.58%) 
[04/21 19:54:16    147s] (I)      
[04/21 19:54:16    147s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/21 19:54:16    147s] [NR-eGR]                        OverCon            
[04/21 19:54:16    147s] [NR-eGR]                         #Gcell     %Gcell
[04/21 19:54:16    147s] [NR-eGR]        Layer             (1-2)    OverCon
[04/21 19:54:16    147s] [NR-eGR] ----------------------------------------------
[04/21 19:54:16    147s] [NR-eGR]  METAL1 ( 1)         9( 0.25%)   ( 0.25%) 
[04/21 19:54:16    147s] [NR-eGR]  METAL2 ( 2)        17( 0.10%)   ( 0.10%) 
[04/21 19:54:16    147s] [NR-eGR]  METAL3 ( 3)         1( 0.01%)   ( 0.01%) 
[04/21 19:54:16    147s] [NR-eGR]  METAL4 ( 4)        17( 0.10%)   ( 0.10%) 
[04/21 19:54:16    147s] [NR-eGR]  METAL5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/21 19:54:16    147s] [NR-eGR] ----------------------------------------------
[04/21 19:54:16    147s] [NR-eGR]        Total        44( 0.06%)   ( 0.06%) 
[04/21 19:54:16    147s] [NR-eGR] 
[04/21 19:54:16    147s] (I)      Finished Global Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3.40 MB )
[04/21 19:54:16    147s] (I)      Updating congestion map
[04/21 19:54:16    147s] (I)      total 2D Cap : 546127 = (283237 H, 262890 V)
[04/21 19:54:16    147s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.07% V
[04/21 19:54:16    147s] (I)      Running track assignment and export wires
[04/21 19:54:16    147s] (I)      Delete wires for 9707 nets 
[04/21 19:54:16    147s] (I)      ============= Track Assignment ============
[04/21 19:54:16    147s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.40 MB )
[04/21 19:54:16    147s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[04/21 19:54:16    147s] (I)      Run Multi-thread track assignment
[04/21 19:54:16    147s] (I)      Finished Track Assignment (1T) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3.40 MB )
[04/21 19:54:16    147s] (I)      Started Export ( Curr Mem: 3.40 MB )
[04/21 19:54:16    147s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[04/21 19:54:16    147s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[04/21 19:54:16    147s] [NR-eGR] --------------------------------------------------------------------------
[04/21 19:54:16    147s] [NR-eGR]                 Length (um)   Vias 
[04/21 19:54:16    147s] [NR-eGR] -----------------------------------
[04/21 19:54:16    147s] [NR-eGR]  METAL1  (1H)         22191  39901 
[04/21 19:54:16    147s] [NR-eGR]  METAL2  (2V)        105967  26456 
[04/21 19:54:16    147s] [NR-eGR]  METAL3  (3H)        109071   5080 
[04/21 19:54:16    147s] [NR-eGR]  METAL4  (4V)         54559   1510 
[04/21 19:54:16    147s] [NR-eGR]  METAL5  (5H)         22363      0 
[04/21 19:54:16    147s] [NR-eGR]  METAL6  (6V)             0      0 
[04/21 19:54:16    147s] [NR-eGR]  METAL7  (7H)             0      0 
[04/21 19:54:16    147s] [NR-eGR] -----------------------------------
[04/21 19:54:16    147s] [NR-eGR]          Total       314151  72947 
[04/21 19:54:16    147s] [NR-eGR] --------------------------------------------------------------------------
[04/21 19:54:16    147s] [NR-eGR] Total half perimeter of net bounding box: 246443um
[04/21 19:54:16    147s] [NR-eGR] Total length: 314151um, number of vias: 72947
[04/21 19:54:16    147s] [NR-eGR] --------------------------------------------------------------------------
[04/21 19:54:16    147s] (I)      == Layer wire length by net rule ==
[04/21 19:54:16    147s] (I)                       Default 
[04/21 19:54:16    147s] (I)      -------------------------
[04/21 19:54:16    147s] (I)       METAL1  (1H)    22191um 
[04/21 19:54:16    147s] (I)       METAL2  (2V)   105967um 
[04/21 19:54:16    147s] (I)       METAL3  (3H)   109071um 
[04/21 19:54:16    147s] (I)       METAL4  (4V)    54559um 
[04/21 19:54:16    147s] (I)       METAL5  (5H)    22363um 
[04/21 19:54:16    147s] (I)       METAL6  (6V)        0um 
[04/21 19:54:16    147s] (I)       METAL7  (7H)        0um 
[04/21 19:54:16    147s] (I)      -------------------------
[04/21 19:54:16    147s] (I)               Total  314151um 
[04/21 19:54:16    147s] (I)      == Layer via count by net rule ==
[04/21 19:54:16    147s] (I)                      Default 
[04/21 19:54:16    147s] (I)      ------------------------
[04/21 19:54:16    147s] (I)       METAL1  (1H)     39901 
[04/21 19:54:16    147s] (I)       METAL2  (2V)     26456 
[04/21 19:54:16    147s] (I)       METAL3  (3H)      5080 
[04/21 19:54:16    147s] (I)       METAL4  (4V)      1510 
[04/21 19:54:16    147s] (I)       METAL5  (5H)         0 
[04/21 19:54:16    147s] (I)       METAL6  (6V)         0 
[04/21 19:54:16    147s] (I)       METAL7  (7H)         0 
[04/21 19:54:16    147s] (I)      ------------------------
[04/21 19:54:16    147s] (I)               Total    72947 
[04/21 19:54:16    147s] (I)      Finished Export ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3.32 MB )
[04/21 19:54:16    147s] eee: RC Grid memory freed = 16464 (14 X 14 X 7 X 12b)
[04/21 19:54:16    147s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 3.32 MB )
[04/21 19:54:16    147s] [NR-eGR] Finished Early Global Route ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 3.31 MB )
[04/21 19:54:16    147s] (I)      ========================================= Runtime Summary ==========================================
[04/21 19:54:16    147s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[04/21 19:54:16    147s] (I)      ----------------------------------------------------------------------------------------------------
[04/21 19:54:16    147s] (I)       Early Global Route                             100.00%  140.90 sec  141.15 sec  0.25 sec  0.25 sec 
[04/21 19:54:16    147s] (I)       +-Early Global Route kernel                     98.77%  140.90 sec  141.15 sec  0.25 sec  0.25 sec 
[04/21 19:54:16    147s] (I)       | +-Import and model                            20.56%  140.90 sec  140.96 sec  0.05 sec  0.05 sec 
[04/21 19:54:16    147s] (I)       | | +-Create place DB                            5.83%  140.90 sec  140.92 sec  0.01 sec  0.01 sec 
[04/21 19:54:16    147s] (I)       | | | +-Import place data                        5.81%  140.90 sec  140.92 sec  0.01 sec  0.01 sec 
[04/21 19:54:16    147s] (I)       | | | | +-Read instances and placement           1.51%  140.90 sec  140.91 sec  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)       | | | | +-Read nets                              4.15%  140.91 sec  140.92 sec  0.01 sec  0.01 sec 
[04/21 19:54:16    147s] (I)       | | +-Create route DB                           13.45%  140.92 sec  140.95 sec  0.03 sec  0.03 sec 
[04/21 19:54:16    147s] (I)       | | | +-Import route data (1T)                  13.36%  140.92 sec  140.95 sec  0.03 sec  0.03 sec 
[04/21 19:54:16    147s] (I)       | | | | +-Read blockages ( Layer 1-5 )           6.46%  140.92 sec  140.94 sec  0.02 sec  0.02 sec 
[04/21 19:54:16    147s] (I)       | | | | | +-Read routing blockages               0.00%  140.92 sec  140.92 sec  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)       | | | | | +-Read instance blockages              6.06%  140.92 sec  140.94 sec  0.02 sec  0.02 sec 
[04/21 19:54:16    147s] (I)       | | | | | +-Read PG blockages                    0.13%  140.94 sec  140.94 sec  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)       | | | | | | +-Allocate memory for PG via list    0.00%  140.94 sec  140.94 sec  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)       | | | | | +-Read clock blockages                 0.00%  140.94 sec  140.94 sec  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)       | | | | | +-Read other blockages                 0.00%  140.94 sec  140.94 sec  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)       | | | | | +-Read halo blockages                  0.01%  140.94 sec  140.94 sec  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)       | | | | | +-Read boundary cut boxes              0.00%  140.94 sec  140.94 sec  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)       | | | | +-Read blackboxes                        0.00%  140.94 sec  140.94 sec  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)       | | | | +-Read prerouted                         0.84%  140.94 sec  140.94 sec  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)       | | | | +-Read nets                              0.64%  140.94 sec  140.94 sec  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)       | | | | +-Set up via pillars                     0.01%  140.94 sec  140.94 sec  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)       | | | | +-Initialize 3D grid graph               0.01%  140.94 sec  140.94 sec  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)       | | | | +-Model blockage capacity                3.87%  140.94 sec  140.95 sec  0.01 sec  0.01 sec 
[04/21 19:54:16    147s] (I)       | | | | | +-Initialize 3D capacity               3.69%  140.94 sec  140.95 sec  0.01 sec  0.01 sec 
[04/21 19:54:16    147s] (I)       | | +-Read aux data                              0.00%  140.95 sec  140.95 sec  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)       | | +-Others data preparation                    0.00%  140.95 sec  140.95 sec  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)       | | +-Create route kernel                        0.84%  140.95 sec  140.95 sec  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)       | +-Global Routing                              18.77%  140.96 sec  141.00 sec  0.05 sec  0.05 sec 
[04/21 19:54:16    147s] (I)       | | +-Initialization                             0.80%  140.96 sec  140.96 sec  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)       | | +-Net group 1                               17.27%  140.96 sec  141.00 sec  0.04 sec  0.04 sec 
[04/21 19:54:16    147s] (I)       | | | +-Generate topology                        2.08%  140.96 sec  140.96 sec  0.01 sec  0.01 sec 
[04/21 19:54:16    147s] (I)       | | | +-Phase 1a                                 3.79%  140.96 sec  140.97 sec  0.01 sec  0.01 sec 
[04/21 19:54:16    147s] (I)       | | | | +-Pattern routing (1T)                   3.23%  140.96 sec  140.97 sec  0.01 sec  0.01 sec 
[04/21 19:54:16    147s] (I)       | | | | +-Add via demand to 2D                   0.48%  140.97 sec  140.97 sec  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)       | | | +-Phase 1b                                 1.41%  140.97 sec  140.98 sec  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)       | | | +-Phase 1c                                 0.00%  140.98 sec  140.98 sec  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)       | | | +-Phase 1d                                 0.00%  140.98 sec  140.98 sec  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)       | | | +-Phase 1e                                 0.04%  140.98 sec  140.98 sec  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)       | | | | +-Route legalization                     0.00%  140.98 sec  140.98 sec  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)       | | | +-Phase 1l                                 9.26%  140.98 sec  141.00 sec  0.02 sec  0.02 sec 
[04/21 19:54:16    147s] (I)       | | | | +-Layer assignment (1T)                  9.07%  140.98 sec  141.00 sec  0.02 sec  0.02 sec 
[04/21 19:54:16    147s] (I)       | +-Export cong map                              0.49%  141.00 sec  141.00 sec  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)       | | +-Export 2D cong map                         0.06%  141.00 sec  141.00 sec  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)       | +-Extract Global 3D Wires                      0.90%  141.00 sec  141.01 sec  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)       | +-Track Assignment (1T)                       21.28%  141.01 sec  141.06 sec  0.05 sec  0.05 sec 
[04/21 19:54:16    147s] (I)       | | +-Initialization                             0.16%  141.01 sec  141.01 sec  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)       | | +-Track Assignment Kernel                   20.65%  141.01 sec  141.06 sec  0.05 sec  0.05 sec 
[04/21 19:54:16    147s] (I)       | | +-Free Memory                                0.00%  141.06 sec  141.06 sec  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)       | +-Export                                      36.34%  141.06 sec  141.15 sec  0.09 sec  0.09 sec 
[04/21 19:54:16    147s] (I)       | | +-Export DB wires                            8.56%  141.06 sec  141.08 sec  0.02 sec  0.02 sec 
[04/21 19:54:16    147s] (I)       | | | +-Export all nets                          6.70%  141.06 sec  141.08 sec  0.02 sec  0.02 sec 
[04/21 19:54:16    147s] (I)       | | | +-Set wire vias                            1.53%  141.08 sec  141.08 sec  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)       | | +-Report wirelength                          3.00%  141.08 sec  141.09 sec  0.01 sec  0.01 sec 
[04/21 19:54:16    147s] (I)       | | +-Update net boxes                           2.99%  141.09 sec  141.10 sec  0.01 sec  0.01 sec 
[04/21 19:54:16    147s] (I)       | | +-Update timing                             20.74%  141.10 sec  141.15 sec  0.05 sec  0.05 sec 
[04/21 19:54:16    147s] (I)       | +-Postprocess design                           0.06%  141.15 sec  141.15 sec  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)      ====================== Summary by functions ======================
[04/21 19:54:16    147s] (I)       Lv  Step                                   %      Real       CPU 
[04/21 19:54:16    147s] (I)      ------------------------------------------------------------------
[04/21 19:54:16    147s] (I)        0  Early Global Route               100.00%  0.25 sec  0.25 sec 
[04/21 19:54:16    147s] (I)        1  Early Global Route kernel         98.77%  0.25 sec  0.25 sec 
[04/21 19:54:16    147s] (I)        2  Export                            36.34%  0.09 sec  0.09 sec 
[04/21 19:54:16    147s] (I)        2  Track Assignment (1T)             21.28%  0.05 sec  0.05 sec 
[04/21 19:54:16    147s] (I)        2  Import and model                  20.56%  0.05 sec  0.05 sec 
[04/21 19:54:16    147s] (I)        2  Global Routing                    18.77%  0.05 sec  0.05 sec 
[04/21 19:54:16    147s] (I)        2  Extract Global 3D Wires            0.90%  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)        2  Export cong map                    0.49%  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)        2  Postprocess design                 0.06%  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)        3  Update timing                     20.74%  0.05 sec  0.05 sec 
[04/21 19:54:16    147s] (I)        3  Track Assignment Kernel           20.65%  0.05 sec  0.05 sec 
[04/21 19:54:16    147s] (I)        3  Net group 1                       17.27%  0.04 sec  0.04 sec 
[04/21 19:54:16    147s] (I)        3  Create route DB                   13.45%  0.03 sec  0.03 sec 
[04/21 19:54:16    147s] (I)        3  Export DB wires                    8.56%  0.02 sec  0.02 sec 
[04/21 19:54:16    147s] (I)        3  Create place DB                    5.83%  0.01 sec  0.01 sec 
[04/21 19:54:16    147s] (I)        3  Report wirelength                  3.00%  0.01 sec  0.01 sec 
[04/21 19:54:16    147s] (I)        3  Update net boxes                   2.99%  0.01 sec  0.01 sec 
[04/21 19:54:16    147s] (I)        3  Initialization                     0.96%  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)        3  Create route kernel                0.84%  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)        3  Export 2D cong map                 0.06%  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)        3  Free Memory                        0.00%  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)        3  Others data preparation            0.00%  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)        4  Import route data (1T)            13.36%  0.03 sec  0.03 sec 
[04/21 19:54:16    147s] (I)        4  Phase 1l                           9.26%  0.02 sec  0.02 sec 
[04/21 19:54:16    147s] (I)        4  Export all nets                    6.70%  0.02 sec  0.02 sec 
[04/21 19:54:16    147s] (I)        4  Import place data                  5.81%  0.01 sec  0.01 sec 
[04/21 19:54:16    147s] (I)        4  Phase 1a                           3.79%  0.01 sec  0.01 sec 
[04/21 19:54:16    147s] (I)        4  Generate topology                  2.08%  0.01 sec  0.01 sec 
[04/21 19:54:16    147s] (I)        4  Set wire vias                      1.53%  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)        4  Phase 1b                           1.41%  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)        4  Phase 1e                           0.04%  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)        4  Phase 1c                           0.00%  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)        4  Phase 1d                           0.00%  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)        5  Layer assignment (1T)              9.07%  0.02 sec  0.02 sec 
[04/21 19:54:16    147s] (I)        5  Read blockages ( Layer 1-5 )       6.46%  0.02 sec  0.02 sec 
[04/21 19:54:16    147s] (I)        5  Read nets                          4.80%  0.01 sec  0.01 sec 
[04/21 19:54:16    147s] (I)        5  Model blockage capacity            3.87%  0.01 sec  0.01 sec 
[04/21 19:54:16    147s] (I)        5  Pattern routing (1T)               3.23%  0.01 sec  0.01 sec 
[04/21 19:54:16    147s] (I)        5  Read instances and placement       1.51%  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)        5  Read prerouted                     0.84%  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)        5  Add via demand to 2D               0.48%  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)        5  Set up via pillars                 0.01%  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)        5  Initialize 3D grid graph           0.01%  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)        5  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)        5  Route legalization                 0.00%  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)        6  Read instance blockages            6.06%  0.02 sec  0.02 sec 
[04/21 19:54:16    147s] (I)        6  Initialize 3D capacity             3.69%  0.01 sec  0.01 sec 
[04/21 19:54:16    147s] (I)        6  Read PG blockages                  0.13%  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)        6  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)        6  Read clock blockages               0.00%  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)        6  Read other blockages               0.00%  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] (I)        7  Allocate memory for PG via list    0.00%  0.00 sec  0.00 sec 
[04/21 19:54:16    147s] Running post-eGR process
[04/21 19:54:16    147s] Extraction called for design 'ATmega328pb' of instances=9596 and nets=10292 using extraction engine 'preRoute' .
[04/21 19:54:16    147s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/21 19:54:16    147s] Type 'man IMPEXT-3530' for more detail.
[04/21 19:54:16    147s] PreRoute RC Extraction called for design ATmega328pb.
[04/21 19:54:16    147s] RC Extraction called in multi-corner(2) mode.
[04/21 19:54:16    147s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/21 19:54:16    147s] Type 'man IMPEXT-6197' for more detail.
[04/21 19:54:16    147s] RCMode: PreRoute
[04/21 19:54:16    147s]       RC Corner Indexes            0       1   
[04/21 19:54:16    147s] Capacitance Scaling Factor   : 1.10066 1.10066 
[04/21 19:54:16    147s] Resistance Scaling Factor    : 1.34236 1.34236 
[04/21 19:54:16    147s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[04/21 19:54:16    147s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[04/21 19:54:16    147s] Shrink Factor                : 1.00000
[04/21 19:54:16    147s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/21 19:54:16    147s] eee: RC Grid memory allocated = 16464 (14 X 14 X 7 X 12b)
[04/21 19:54:16    147s] Updating RC Grid density data for preRoute extraction ...
[04/21 19:54:16    147s] eee: pegSigSF=1.070000
[04/21 19:54:16    147s] Initializing multi-corner resistance tables ...
[04/21 19:54:16    147s] eee: Grid unit RC data computation started
[04/21 19:54:16    147s] eee: Grid unit RC data computation completed
[04/21 19:54:16    147s] eee: l=1 avDens=0.165839 usedTrk=2242.146194 availTrk=13520.000000 sigTrk=2242.146194
[04/21 19:54:16    147s] eee: l=2 avDens=0.242970 usedTrk=3265.510979 availTrk=13440.000000 sigTrk=3265.510979
[04/21 19:54:16    147s] eee: l=3 avDens=0.250288 usedTrk=3363.874950 availTrk=13440.000000 sigTrk=3363.874950
[04/21 19:54:16    147s] eee: l=4 avDens=0.137944 usedTrk=1677.402739 availTrk=12160.000000 sigTrk=1677.402739
[04/21 19:54:16    147s] eee: l=5 avDens=0.067917 usedTrk=684.601098 availTrk=10080.000000 sigTrk=684.601098
[04/21 19:54:16    147s] eee: l=6 avDens=0.023966 usedTrk=124.623659 availTrk=5200.000000 sigTrk=124.623659
[04/21 19:54:16    147s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/21 19:54:16    147s] {RT rc_worst 0 2 5  0}
[04/21 19:54:16    147s] eee: LAM-FP: thresh=1 ; dimX=1035.000000 ; dimY=1016.000000 ; multX=1.000000 ; multY=1.000000 ; minP=410 ; fpMult=1.000000 ;
[04/21 19:54:16    147s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.342456 uaWl=1.000000 uaWlH=0.251000 aWlH=0.000000 lMod=0 pMax=0.846200 pMod=81 pModAss=50 wcR=0.500000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.250000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[04/21 19:54:16    147s] eee: NetCapCache creation started. (Current Mem: 3441.086M) 
[04/21 19:54:16    147s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3441.086M) 
[04/21 19:54:16    147s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(424.350000, 416.560000)], Layers = [f(7) b(0)], Grid size = 32.800000 um, Grid Dim = (13 X 13)
[04/21 19:54:16    147s] eee: Metal Layers Info:
[04/21 19:54:16    147s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:54:16    147s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[04/21 19:54:16    147s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:54:16    147s] eee: |   METAL1 |   1 |   0.160 |   0.170 |   0.410 |  0.000 |   0.83 | H | 0 |  1 |
[04/21 19:54:16    147s] eee: |   METAL2 |   2 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:54:16    147s] eee: |   METAL3 |   3 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:54:16    147s] eee: |   METAL4 |   4 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:54:16    147s] eee: |   METAL5 |   5 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:54:16    147s] eee: |   METAL6 |   6 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:54:16    147s] eee: |   METAL7 |   7 |   0.420 |   0.420 |   1.025 |  0.000 |   0.06 | H | 0 |  1 |
[04/21 19:54:16    147s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:54:16    147s] eee: uC/uR for corner rc_worst, min-width/min-spacing, 30 perc over/under densities.
[04/21 19:54:16    147s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3441.086M)
[04/21 19:54:16    147s] Compute RC Scale Done ...
[04/21 19:54:16    147s] OPERPROF: Starting HotSpotCal at level 1, MEM:3470.2M, EPOCH TIME: 1745240056.510419
[04/21 19:54:16    147s] [hotspot] +------------+---------------+---------------+
[04/21 19:54:16    147s] [hotspot] |            |   max hotspot | total hotspot |
[04/21 19:54:16    147s] [hotspot] +------------+---------------+---------------+
[04/21 19:54:16    147s] [hotspot] | normalized |          0.00 |          0.00 |
[04/21 19:54:16    147s] [hotspot] +------------+---------------+---------------+
[04/21 19:54:16    147s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/21 19:54:16    147s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/21 19:54:16    147s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:3486.2M, EPOCH TIME: 1745240056.511510
[04/21 19:54:16    147s] Begin: Collecting metrics
[04/21 19:54:16    147s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |     0.124 |    0.000 |           |        0 |       69.57 |            |              | 0:00:03  |        3473 |    1 |   1 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        3474 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        3490 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        3490 |      |     |
| drv_fixing              |     0.000 |   32.091 |         0 |        0 |       68.99 |            |              | 0:00:01  |        3505 |    1 |   0 |
| global_opt              |           |   32.091 |           |        0 |       68.99 |            |              | 0:00:01  |        3486 |      |     |
| global_opt_2            |           |   32.091 |           |        0 |       68.99 |            |              | 0:00:01  |        3487 |      |     |
| area_reclaiming         |     0.000 |   32.091 |         0 |        0 |       68.94 |            |              | 0:00:02  |        3499 |      |     |
| drv_fixing_2            |     0.000 |   32.091 |         0 |        0 |       68.94 |            |              | 0:00:01  |        3502 |    0 |   0 |
| area_reclaiming_2       |     0.000 |   32.160 |         0 |        0 |       68.92 |            |              | 0:00:02  |        3530 |      |     |
| area_reclaiming_3       |     0.000 |   32.160 |         0 |        0 |       68.92 |            |              | 0:00:02  |        3515 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:07  |        3502 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:00  |        3457 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[04/21 19:54:16    147s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3115.1M, current mem=3034.5M)

[04/21 19:54:16    147s] End: Collecting metrics
[04/21 19:54:16    147s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[04/21 19:54:16    147s] Begin: GigaOpt Route Type Constraints Refinement
[04/21 19:54:16    147s] *** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:02:27.5/0:04:40.2 (0.5), mem = 3457.2M
[04/21 19:54:16    147s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2911417.22
[04/21 19:54:16    147s] ### Creating RouteCongInterface, started
[04/21 19:54:16    147s] 
[04/21 19:54:16    147s] #optDebug:  {2, 1.000, 0.8500} {3, 0.750, 0.8500} {4, 0.500, 0.8500} {5, 0.250, 0.6840} 
[04/21 19:54:16    147s] 
[04/21 19:54:16    147s] #optDebug: {0, 1.000}
[04/21 19:54:16    147s] ### Creating RouteCongInterface, finished
[04/21 19:54:16    147s] Updated routing constraints on 0 nets.
[04/21 19:54:16    147s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2911417.22
[04/21 19:54:16    147s] Bottom Preferred Layer:
[04/21 19:54:16    147s] +---------------+------------+----------+
[04/21 19:54:16    147s] |     Layer     |    CLK     |   Rule   |
[04/21 19:54:16    147s] +---------------+------------+----------+
[04/21 19:54:16    147s] | METAL3 (z=3)  |          4 | default  |
[04/21 19:54:16    147s] +---------------+------------+----------+
[04/21 19:54:16    147s] Via Pillar Rule:
[04/21 19:54:16    147s]     None
[04/21 19:54:16    147s] Finished writing unified metrics of routing constraints.
[04/21 19:54:16    147s] *** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.9), totSession cpu/real = 0:02:27.5/0:04:40.2 (0.5), mem = 3457.2M
[04/21 19:54:16    147s] 
[04/21 19:54:16    147s] =============================================================================================
[04/21 19:54:16    147s]  Step TAT Report : CongRefineRouteType #2 / optDesign #1                        23.30-p003_1
[04/21 19:54:16    147s] =============================================================================================
[04/21 19:54:16    147s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:54:16    147s] ---------------------------------------------------------------------------------------------
[04/21 19:54:16    147s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  87.3 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:54:16    147s] [ MISC                   ]          0:00:00.0  (  12.7 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:16    147s] ---------------------------------------------------------------------------------------------
[04/21 19:54:16    147s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.9
[04/21 19:54:16    147s] ---------------------------------------------------------------------------------------------
[04/21 19:54:16    147s] 
[04/21 19:54:16    147s] End: GigaOpt Route Type Constraints Refinement
[04/21 19:54:16    147s] Begin: Collecting metrics
[04/21 19:54:16    147s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |     0.124 |    0.000 |           |        0 |       69.57 |            |              | 0:00:03  |        3473 |    1 |   1 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        3474 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        3490 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        3490 |      |     |
| drv_fixing              |     0.000 |   32.091 |         0 |        0 |       68.99 |            |              | 0:00:01  |        3505 |    1 |   0 |
| global_opt              |           |   32.091 |           |        0 |       68.99 |            |              | 0:00:01  |        3486 |      |     |
| global_opt_2            |           |   32.091 |           |        0 |       68.99 |            |              | 0:00:01  |        3487 |      |     |
| area_reclaiming         |     0.000 |   32.091 |         0 |        0 |       68.94 |            |              | 0:00:02  |        3499 |      |     |
| drv_fixing_2            |     0.000 |   32.091 |         0 |        0 |       68.94 |            |              | 0:00:01  |        3502 |    0 |   0 |
| area_reclaiming_2       |     0.000 |   32.160 |         0 |        0 |       68.92 |            |              | 0:00:02  |        3530 |      |     |
| area_reclaiming_3       |     0.000 |   32.160 |         0 |        0 |       68.92 |            |              | 0:00:02  |        3515 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:07  |        3502 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:00  |        3457 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        3457 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[04/21 19:54:16    147s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3034.5M, current mem=3034.5M)

[04/21 19:54:16    147s] End: Collecting metrics
[04/21 19:54:16    147s] skip EGR on cluster skew clock nets.
[04/21 19:54:16    147s] Starting delay calculation for Setup views
[04/21 19:54:16    147s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/21 19:54:16    147s] #################################################################################
[04/21 19:54:16    147s] # Design Stage: PreRoute
[04/21 19:54:16    147s] # Design Name: ATmega328pb
[04/21 19:54:16    147s] # Design Mode: 90nm
[04/21 19:54:16    147s] # Analysis Mode: MMMC OCV 
[04/21 19:54:16    147s] # Parasitics Mode: No SPEF/RCDB 
[04/21 19:54:16    147s] # Signoff Settings: SI Off 
[04/21 19:54:16    147s] #################################################################################
[04/21 19:54:17    147s] Calculate early delays in OCV mode...
[04/21 19:54:17    147s] Calculate late delays in OCV mode...
[04/21 19:54:17    147s] Topological Sorting (REAL = 0:00:00.0, MEM = 3484.8M, InitMEM = 3484.8M)
[04/21 19:54:17    147s] Start delay calculation (fullDC) (1 T). (MEM=3081.48)
[04/21 19:54:17    147s] End AAE Lib Interpolated Model. (MEM=3492.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:54:17    148s] Total number of fetched objects 9744
[04/21 19:54:17    148s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:54:17    148s] End delay calculation. (MEM=3101.86 CPU=0:00:00.8 REAL=0:00:00.0)
[04/21 19:54:17    148s] End delay calculation (fullDC). (MEM=3101.86 CPU=0:00:00.9 REAL=0:00:00.0)
[04/21 19:54:17    148s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 3526.7M) ***
[04/21 19:54:18    149s] *** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:02.0 totSessionCpu=0:02:29 mem=3550.7M)
[04/21 19:54:18    149s] Begin: GigaOpt postEco DRV Optimization
[04/21 19:54:18    149s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -postCTS
[04/21 19:54:18    149s] *** DrvOpt #4 [begin] (optDesign #1) : totSession cpu/real = 0:02:29.2/0:04:41.9 (0.5), mem = 3550.7M
[04/21 19:54:18    149s] Info: 27 top-level, potential tri-state nets excluded from IPO operation.
[04/21 19:54:18    149s] Info: 5 nets with fixed/cover wires excluded.
[04/21 19:54:18    149s] Info: 1 ideal net excluded from IPO operation.
[04/21 19:54:18    149s] Info: 5 clock nets excluded from IPO operation.
[04/21 19:54:18    149s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2911417.23
[04/21 19:54:18    149s] 
[04/21 19:54:18    149s] Active Setup views: view_ss_v1p08_125c 
[04/21 19:54:18    149s] Cell ATmega328pb LLGs are deleted
[04/21 19:54:18    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:18    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:18    149s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3550.7M, EPOCH TIME: 1745240058.417139
[04/21 19:54:18    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:18    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:18    149s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3550.7M, EPOCH TIME: 1745240058.417380
[04/21 19:54:18    149s] Max number of tech site patterns supported in site array is 256.
[04/21 19:54:18    149s] Core basic site is HD_CoreSite
[04/21 19:54:18    149s] After signature check, allow fast init is true, keep pre-filter is true.
[04/21 19:54:18    149s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/21 19:54:18    149s] Fast DP-INIT is on for default
[04/21 19:54:18    149s] Atter site array init, number of instance map data is 0.
[04/21 19:54:18    149s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.008, REAL:0.008, MEM:3550.7M, EPOCH TIME: 1745240058.424923
[04/21 19:54:18    149s] 
[04/21 19:54:18    149s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:54:18    149s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:54:18    149s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.009, REAL:0.009, MEM:3550.7M, EPOCH TIME: 1745240058.425901
[04/21 19:54:18    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:54:18    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:18    149s] [oiPhyDebug] optDemand 112508657600.00, spDemand 112508657600.00.
[04/21 19:54:18    149s] [LDM::Info] TotalInstCnt at InitDesignMc1: 9596
[04/21 19:54:18    149s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[04/21 19:54:18    149s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:29 mem=3550.7M
[04/21 19:54:18    149s] OPERPROF: Starting DPlace-Init at level 1, MEM:3550.7M, EPOCH TIME: 1745240058.428297
[04/21 19:54:18    149s] Processing tracks to init pin-track alignment.
[04/21 19:54:18    149s] z: 2, totalTracks: 1
[04/21 19:54:18    149s] z: 4, totalTracks: 1
[04/21 19:54:18    149s] z: 6, totalTracks: 1
[04/21 19:54:18    149s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:54:18    149s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3550.7M, EPOCH TIME: 1745240058.431053
[04/21 19:54:18    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:18    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:18    149s] 
[04/21 19:54:18    149s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:54:18    149s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:54:18    149s] 
[04/21 19:54:18    149s]  Skipping Bad Lib Cell Checking (CMU) !
[04/21 19:54:18    149s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.007, REAL:0.007, MEM:3550.7M, EPOCH TIME: 1745240058.438262
[04/21 19:54:18    149s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3550.7M, EPOCH TIME: 1745240058.438289
[04/21 19:54:18    149s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3550.7M, EPOCH TIME: 1745240058.438341
[04/21 19:54:18    149s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3550.7MB).
[04/21 19:54:18    149s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:3550.7M, EPOCH TIME: 1745240058.438948
[04/21 19:54:18    149s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[04/21 19:54:18    149s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 9596
[04/21 19:54:18    149s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:29 mem=3550.7M
[04/21 19:54:18    149s] ### Creating RouteCongInterface, started
[04/21 19:54:18    149s] 
[04/21 19:54:18    149s] #optDebug:  {2, 1.000, 0.8500} {3, 0.750, 0.8500} {4, 0.500, 0.8390} {5, 0.250, 0.5472} 
[04/21 19:54:18    149s] 
[04/21 19:54:18    149s] #optDebug: {0, 1.000}
[04/21 19:54:18    149s] ### Creating RouteCongInterface, finished
[04/21 19:54:18    149s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:54:18    149s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:54:18    149s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:54:18    149s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:54:18    149s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:54:18    149s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:54:18    149s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:54:18    149s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:54:18    149s] AoF 4581.3730um
[04/21 19:54:18    149s] [GPS-DRV] Optimizer inputs ============================= 
[04/21 19:54:18    149s] [GPS-DRV] drvFixingStage: Small Scale
[04/21 19:54:18    149s] [GPS-DRV] costLowerBound: 0.1
[04/21 19:54:18    149s] [GPS-DRV] setupTNSCost  : 1
[04/21 19:54:18    149s] [GPS-DRV] maxIter       : 3
[04/21 19:54:18    149s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[04/21 19:54:18    149s] [GPS-DRV] Optimizer parameters ============================= 
[04/21 19:54:18    149s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[04/21 19:54:18    149s] [GPS-DRV] maxDensity (design): 0.95
[04/21 19:54:18    149s] [GPS-DRV] maxLocalDensity: 0.98
[04/21 19:54:18    149s] [GPS-DRV] MaxBufDistForPlaceBlk: 656um
[04/21 19:54:18    149s] [GPS-DRV] Dflt RT Characteristic Length 3392.87um AoF 4581.37um x 1
[04/21 19:54:18    149s] [GPS-DRV] isCPECostingOn: false
[04/21 19:54:18    149s] [GPS-DRV] All active and enabled setup views
[04/21 19:54:18    149s] [GPS-DRV]     view_ss_v1p08_125c
[04/21 19:54:18    149s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/21 19:54:18    149s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/21 19:54:18    149s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[04/21 19:54:18    149s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[04/21 19:54:18    149s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[04/21 19:54:18    149s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3585.8M, EPOCH TIME: 1745240058.726128
[04/21 19:54:18    149s] Found 0 hard placement blockage before merging.
[04/21 19:54:18    149s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3585.8M, EPOCH TIME: 1745240058.726225
[04/21 19:54:18    149s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[04/21 19:54:18    149s] [GPS-DRV] ROI - unit(Area: 4.0344e+06; LeakageP: 3.12454e-12; DynamicP: 4.0344e+06)DBU
[04/21 19:54:18    149s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/21 19:54:18    149s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/21 19:54:18    149s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/21 19:54:18    149s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/21 19:54:18    149s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/21 19:54:18    149s] Info: violation cost 4.027535 (cap = 0.005945, tran = 3.021591, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[04/21 19:54:18    149s] |     4|    15|    -2.41|     1|     1|    -0.00|     0|     0|     0|     0|    -2.81|    -9.16|       0|       0|       0| 68.92%|          |         |
[04/21 19:54:19    149s] Info: violation cost 2.613636 (cap = 0.000000, tran = 2.613636, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/21 19:54:19    149s] |     1|     2|    -2.41|     0|     0|     0.00|     0|     0|     0|     0|    -2.81|    -9.16|       6|       0|       6| 68.93%| 0:00:01.0|  3638.8M|
[04/21 19:54:19    149s] Info: violation cost 2.613636 (cap = 0.000000, tran = 2.613636, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/21 19:54:19    149s] |     1|     2|    -2.41|     0|     0|     0.00|     0|     0|     0|     0|    -2.81|    -9.16|       0|       0|       0| 68.93%| 0:00:00.0|  3638.8M|
[04/21 19:54:19    149s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/21 19:54:19    149s] 
[04/21 19:54:19    149s] ###############################################################################
[04/21 19:54:19    149s] #
[04/21 19:54:19    149s] #  Large fanout net report:  
[04/21 19:54:19    149s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[04/21 19:54:19    149s] #     - current density: 68.93
[04/21 19:54:19    149s] #
[04/21 19:54:19    149s] #  List of high fanout nets:
[04/21 19:54:19    149s] #
[04/21 19:54:19    149s] ###############################################################################
[04/21 19:54:19    149s] 
[04/21 19:54:19    149s] 
[04/21 19:54:19    149s] =======================================================================
[04/21 19:54:19    149s]                 Reasons for remaining drv violations
[04/21 19:54:19    149s] =======================================================================
[04/21 19:54:19    149s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[04/21 19:54:19    149s] 
[04/21 19:54:19    149s] MultiBuffering failure reasons
[04/21 19:54:19    149s] ------------------------------------------------
[04/21 19:54:19    149s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[04/21 19:54:19    149s] 
[04/21 19:54:19    149s] 
[04/21 19:54:19    149s] *** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=3638.8M) ***
[04/21 19:54:19    149s] 
[04/21 19:54:19    149s] Deleting 0 temporary hard placement blockage(s).
[04/21 19:54:19    149s] Total-nets :: 9718, Stn-nets :: 3, ratio :: 0.0308705 %, Total-len 314153, Stn-len 12520.6
[04/21 19:54:19    149s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 9602
[04/21 19:54:19    149s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3638.8M, EPOCH TIME: 1745240059.101358
[04/21 19:54:19    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9602).
[04/21 19:54:19    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:19    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:19    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:19    149s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.013, REAL:0.013, MEM:3552.8M, EPOCH TIME: 1745240059.114774
[04/21 19:54:19    149s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2911417.23
[04/21 19:54:19    149s] *** DrvOpt #4 [finish] (optDesign #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:02:30.0/0:04:42.7 (0.5), mem = 3552.8M
[04/21 19:54:19    149s] 
[04/21 19:54:19    149s] =============================================================================================
[04/21 19:54:19    149s]  Step TAT Report : DrvOpt #4 / optDesign #1                                     23.30-p003_1
[04/21 19:54:19    149s] =============================================================================================
[04/21 19:54:19    149s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:54:19    149s] ---------------------------------------------------------------------------------------------
[04/21 19:54:19    149s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.1
[04/21 19:54:19    149s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:19    149s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:54:19    149s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:54:19    149s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.6
[04/21 19:54:19    149s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:19    149s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[04/21 19:54:19    149s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[04/21 19:54:19    149s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:19    149s] [ OptEval                ]      2   0:00:00.1  (   7.6 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:54:19    149s] [ OptCommit              ]      2   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:19    149s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.1
[04/21 19:54:19    149s] [ IncrDelayCalc          ]      8   0:00:00.1  (  15.0 % )     0:00:00.1 /  0:00:00.1    1.1
[04/21 19:54:19    149s] [ DrvFindVioNets         ]      3   0:00:00.0  (   4.2 % )     0:00:00.0 /  0:00:00.0    0.9
[04/21 19:54:19    149s] [ DrvComputeSummary      ]      3   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.3
[04/21 19:54:19    149s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.9
[04/21 19:54:19    149s] [ IncrTimingUpdate       ]      2   0:00:00.1  (  12.2 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:54:19    149s] [ MISC                   ]          0:00:00.4  (  48.6 % )     0:00:00.4 /  0:00:00.4    1.0
[04/21 19:54:19    149s] ---------------------------------------------------------------------------------------------
[04/21 19:54:19    149s]  DrvOpt #4 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[04/21 19:54:19    149s] ---------------------------------------------------------------------------------------------
[04/21 19:54:19    149s] 
[04/21 19:54:19    149s] Begin: Collecting metrics
[04/21 19:54:19    150s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |     0.124 |    0.000 |           |        0 |       69.57 |            |              | 0:00:03  |        3473 |    1 |   1 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        3474 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        3490 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        3490 |      |     |
| drv_fixing              |     0.000 |   32.091 |         0 |        0 |       68.99 |            |              | 0:00:01  |        3505 |    1 |   0 |
| global_opt              |           |   32.091 |           |        0 |       68.99 |            |              | 0:00:01  |        3486 |      |     |
| global_opt_2            |           |   32.091 |           |        0 |       68.99 |            |              | 0:00:01  |        3487 |      |     |
| area_reclaiming         |     0.000 |   32.091 |         0 |        0 |       68.94 |            |              | 0:00:02  |        3499 |      |     |
| drv_fixing_2            |     0.000 |   32.091 |         0 |        0 |       68.94 |            |              | 0:00:01  |        3502 |    0 |   0 |
| area_reclaiming_2       |     0.000 |   32.160 |         0 |        0 |       68.92 |            |              | 0:00:02  |        3530 |      |     |
| area_reclaiming_3       |     0.000 |   32.160 |         0 |        0 |       68.92 |            |              | 0:00:02  |        3515 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:07  |        3502 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:00  |        3457 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        3457 |      |     |
| drv_eco_fixing          |    -2.814 |   -2.814 |        -9 |       -9 |       68.93 |            |              | 0:00:01  |        3553 |    1 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[04/21 19:54:19    150s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3115.1M, current mem=3115.1M)

[04/21 19:54:19    150s] End: Collecting metrics
[04/21 19:54:19    150s] End: GigaOpt postEco DRV Optimization
[04/21 19:54:19    150s] GigaOpt: WNS changes after postEco optimization: -2.937 -> -2.814 (bump = -0.123)
[04/21 19:54:19    150s] GigaOpt: Skipping nonLegal postEco optimization
[04/21 19:54:19    150s] Design TNS changes after trial route: -9.848 -> -9.159
[04/21 19:54:19    150s] Begin: GigaOpt TNS non-legal recovery
[04/21 19:54:19    150s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt -postCTS
[04/21 19:54:19    150s] Info: 27 top-level, potential tri-state nets excluded from IPO operation.
[04/21 19:54:19    150s] Info: 5 nets with fixed/cover wires excluded.
[04/21 19:54:19    150s] Info: 1 ideal net excluded from IPO operation.
[04/21 19:54:19    150s] Info: 5 clock nets excluded from IPO operation.
[04/21 19:54:19    150s] *** TnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:02:30.2/0:04:42.9 (0.5), mem = 3552.8M
[04/21 19:54:19    150s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2911417.24
[04/21 19:54:19    150s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/21 19:54:19    150s] 
[04/21 19:54:19    150s] Active Setup views: view_ss_v1p08_125c 
[04/21 19:54:19    150s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3552.8M, EPOCH TIME: 1745240059.384732
[04/21 19:54:19    150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:19    150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:19    150s] 
[04/21 19:54:19    150s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:54:19    150s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:54:19    150s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.008, MEM:3552.8M, EPOCH TIME: 1745240059.392899
[04/21 19:54:19    150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:54:19    150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:19    150s] [oiPhyDebug] optDemand 112524795200.00, spDemand 112524795200.00.
[04/21 19:54:19    150s] [LDM::Info] TotalInstCnt at InitDesignMc1: 9602
[04/21 19:54:19    150s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[04/21 19:54:19    150s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:30 mem=3552.8M
[04/21 19:54:19    150s] OPERPROF: Starting DPlace-Init at level 1, MEM:3552.8M, EPOCH TIME: 1745240059.395273
[04/21 19:54:19    150s] Processing tracks to init pin-track alignment.
[04/21 19:54:19    150s] z: 2, totalTracks: 1
[04/21 19:54:19    150s] z: 4, totalTracks: 1
[04/21 19:54:19    150s] z: 6, totalTracks: 1
[04/21 19:54:19    150s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:54:19    150s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3552.8M, EPOCH TIME: 1745240059.398062
[04/21 19:54:19    150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:19    150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:19    150s] 
[04/21 19:54:19    150s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:54:19    150s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:54:19    150s] 
[04/21 19:54:19    150s]  Skipping Bad Lib Cell Checking (CMU) !
[04/21 19:54:19    150s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.007, REAL:0.007, MEM:3552.8M, EPOCH TIME: 1745240059.405360
[04/21 19:54:19    150s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3552.8M, EPOCH TIME: 1745240059.405387
[04/21 19:54:19    150s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3552.8M, EPOCH TIME: 1745240059.405452
[04/21 19:54:19    150s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3552.8MB).
[04/21 19:54:19    150s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:3552.8M, EPOCH TIME: 1745240059.406043
[04/21 19:54:19    150s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[04/21 19:54:19    150s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 9602
[04/21 19:54:19    150s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:30 mem=3552.8M
[04/21 19:54:19    150s] ### Creating RouteCongInterface, started
[04/21 19:54:19    150s] 
[04/21 19:54:19    150s] #optDebug:  {2, 1.000, 0.8500} {3, 0.750, 0.8500} {4, 0.500, 0.8500} {5, 0.250, 0.8500} 
[04/21 19:54:19    150s] 
[04/21 19:54:19    150s] #optDebug: {0, 1.000}
[04/21 19:54:19    150s] ### Creating RouteCongInterface, finished
[04/21 19:54:19    150s] Info: 27 top-level, potential tri-state nets excluded from IPO operation.
[04/21 19:54:19    150s] *info: 5 clock nets excluded
[04/21 19:54:19    150s] *info: 1 ideal net excluded from IPO operation.
[04/21 19:54:19    150s] *info: 27 external nets with a tri-state driver excluded.
[04/21 19:54:19    150s] *info: 15 multi-driver nets excluded.
[04/21 19:54:19    150s] *info: 502 no-driver nets excluded.
[04/21 19:54:19    150s] *info: 5 nets with fixed/cover wires excluded.
[04/21 19:54:19    150s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.2911417.2
[04/21 19:54:19    150s] PathGroup :  reg2cgate  TargetSlack : 0 
[04/21 19:54:19    150s] PathGroup :  reg2reg  TargetSlack : 0 
[04/21 19:54:19    150s] ** GigaOpt Optimizer WNS Slack -2.814 TNS Slack -9.159 Density 68.93
[04/21 19:54:19    150s] Optimizer TNS Opt
[04/21 19:54:19    150s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.000| 0.000|
|reg2cgate |47.814| 0.000|
|reg2reg   |-2.814|-9.159|
|HEPG      |-2.814|-9.159|
|All Paths |-2.814|-9.159|
+----------+------+------+

[04/21 19:54:19    150s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3611.0M, EPOCH TIME: 1745240059.670474
[04/21 19:54:19    150s] Found 0 hard placement blockage before merging.
[04/21 19:54:19    150s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3611.0M, EPOCH TIME: 1745240059.670589
[04/21 19:54:19    150s] Active Path Group: reg2reg  
[04/21 19:54:26    150s] Info: initial physical memory for 2 CRR processes is 967.25MB.
[04/21 19:54:26    150s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+----------------------------------------------------+
[04/21 19:54:26    150s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View    |Pathgroup|                     End Point                      |
[04/21 19:54:26    150s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+----------------------------------------------------+
[04/21 19:54:26    150s] |  -2.814|   -2.814|  -9.159|   -9.159|   68.93%|   0:00:00.0| 3611.0M|view_ss_v1p08_125c|  reg2reg| CPU_core_pm_fetch_dec_Inst_pc_high_current_reg[6]/ |
[04/21 19:54:26    150s] |        |         |        |         |         |            |        |                  |         | D                                                  |
[04/21 19:54:26    150s] |  -2.196|   -2.196|  -6.068|   -6.068|   68.94%|   0:00:00.0| 3638.1M|view_ss_v1p08_125c|  reg2reg| CPU_core_pm_fetch_dec_Inst_pc_high_current_reg[6]/ |
[04/21 19:54:26    150s] |        |         |        |         |         |            |        |                  |         | D                                                  |
[04/21 19:54:26    150s] |  -1.048|   -1.048|  -1.859|   -1.859|   68.94%|   0:00:00.0| 3638.1M|view_ss_v1p08_125c|  reg2reg| CPU_core_pm_fetch_dec_Inst_pc_high_current_reg[6]/ |
[04/21 19:54:26    150s] |        |         |        |         |         |            |        |                  |         | D                                                  |
[04/21 19:54:26    150s] |   0.000|    0.000|   0.000|    0.000|   68.95%|   0:00:00.0| 3638.1M|                NA|       NA| NA                                                 |
[04/21 19:54:26    150s] |   0.000|    0.000|   0.000|    0.000|   68.95%|   0:00:00.0| 3638.1M|view_ss_v1p08_125c|       NA| NA                                                 |
[04/21 19:54:26    150s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+----------------------------------------------------+
[04/21 19:54:26    150s] 
[04/21 19:54:26    150s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=3638.1M) ***
[04/21 19:54:26    150s] 
[04/21 19:54:26    150s] *** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:07.0 mem=3638.1M) ***
[04/21 19:54:26    150s] Deleting 0 temporary hard placement blockage(s).
[04/21 19:54:26    150s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   | 0.000|0.000|
|reg2cgate |47.814|0.000|
|reg2reg   | 0.049|0.000|
|HEPG      | 0.049|0.000|
|All Paths | 0.000|0.000|
+----------+------+-----+

[04/21 19:54:26    150s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.2911417.2
[04/21 19:54:26    150s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3638.1M, EPOCH TIME: 1745240066.545684
[04/21 19:54:26    150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9606).
[04/21 19:54:26    150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:26    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:26    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:26    151s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.016, REAL:0.017, MEM:3638.1M, EPOCH TIME: 1745240066.562198
[04/21 19:54:26    151s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3638.1M, EPOCH TIME: 1745240066.564834
[04/21 19:54:26    151s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3638.1M, EPOCH TIME: 1745240066.564867
[04/21 19:54:26    151s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3638.1M, EPOCH TIME: 1745240066.568022
[04/21 19:54:26    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:26    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:26    151s] 
[04/21 19:54:26    151s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:54:26    151s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:54:26    151s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.008, REAL:0.008, MEM:3638.1M, EPOCH TIME: 1745240066.576001
[04/21 19:54:26    151s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3638.1M, EPOCH TIME: 1745240066.576028
[04/21 19:54:26    151s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3638.1M, EPOCH TIME: 1745240066.576073
[04/21 19:54:26    151s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.012, REAL:0.012, MEM:3638.1M, EPOCH TIME: 1745240066.576670
[04/21 19:54:26    151s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.012, REAL:0.012, MEM:3638.1M, EPOCH TIME: 1745240066.576689
[04/21 19:54:26    151s] TDRefine: refinePlace mode is spiral
[04/21 19:54:26    151s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2911417.13
[04/21 19:54:26    151s] OPERPROF: Starting Refine-Place at level 1, MEM:3638.1M, EPOCH TIME: 1745240066.576720
[04/21 19:54:26    151s] *** Starting refinePlace (0:02:31 mem=3638.1M) ***
[04/21 19:54:26    151s] Total net bbox length = 2.471e+05 (1.205e+05 1.266e+05) (ext = 1.159e+04)
[04/21 19:54:26    151s] 
[04/21 19:54:26    151s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:54:26    151s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:54:26    151s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/21 19:54:26    151s] Set min layer with design mode ( 1 )
[04/21 19:54:26    151s] Set max layer with design mode ( 5 )
[04/21 19:54:26    151s] Set min layer with design mode ( 1 )
[04/21 19:54:26    151s] Set max layer with design mode ( 5 )
[04/21 19:54:26    151s] 
[04/21 19:54:26    151s] Starting Small incrNP...
[04/21 19:54:26    151s] User Input Parameters:
[04/21 19:54:26    151s] - Congestion Driven    : Off
[04/21 19:54:26    151s] - Timing Driven        : Off
[04/21 19:54:26    151s] - Area-Violation Based : Off
[04/21 19:54:26    151s] - Start Rollback Level : -5
[04/21 19:54:26    151s] - Legalized            : On
[04/21 19:54:26    151s] - Window Based         : Off
[04/21 19:54:26    151s] - eDen incr mode       : Off
[04/21 19:54:26    151s] - Small incr mode      : On
[04/21 19:54:26    151s] 
[04/21 19:54:26    151s] default core: bins with density > 0.750 = 40.83 % ( 69 / 169 )
[04/21 19:54:26    151s] Density distribution unevenness ratio = 10.457%
[04/21 19:54:26    151s] Density distribution unevenness ratio (U70) = 9.580%
[04/21 19:54:26    151s] Density distribution unevenness ratio (U80) = 3.184%
[04/21 19:54:26    151s] Density distribution unevenness ratio (U90) = 0.426%
[04/21 19:54:26    151s] cost 0.981250, thresh 1.000000
[04/21 19:54:26    151s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3638.1M)
[04/21 19:54:26    151s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[04/21 19:54:26    151s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3638.1M, EPOCH TIME: 1745240066.586966
[04/21 19:54:26    151s] Starting refinePlace ...
[04/21 19:54:26    151s] Set min layer with design mode ( 1 )
[04/21 19:54:26    151s] Set max layer with design mode ( 5 )
[04/21 19:54:26    151s] One DDP V2 for no tweak run.
[04/21 19:54:26    151s] Set min layer with design mode ( 1 )
[04/21 19:54:26    151s] Set max layer with design mode ( 5 )
[04/21 19:54:26    151s] DDP initSite1 nrRow 122 nrJob 122
[04/21 19:54:26    151s] DDP markSite nrRow 122 nrJob 122
[04/21 19:54:26    151s]   Spread Effort: high, pre-route mode, useDDP on.
[04/21 19:54:26    151s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3639.8MB) @(0:02:31 - 0:02:31).
[04/21 19:54:26    151s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/21 19:54:26    151s] wireLenOptFixPriorityInst 1778 inst fixed
[04/21 19:54:26    151s] 
[04/21 19:54:26    151s]  === Spiral for Logical I: (movable: 9602) ===
[04/21 19:54:26    151s] 
[04/21 19:54:26    151s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[04/21 19:54:26    151s] 
[04/21 19:54:26    151s]  Info: 0 filler has been deleted!
[04/21 19:54:26    151s] Move report: legalization moves 46 insts, mean move: 5.71 um, max move: 22.96 um spiral
[04/21 19:54:26    151s] 	Max move on inst (g254914): (196.80, 83.64) --> (177.12, 86.92)
[04/21 19:54:26    151s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/21 19:54:26    151s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/21 19:54:26    151s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3626.8MB) @(0:02:31 - 0:02:31).
[04/21 19:54:26    151s] Move report: Detail placement moves 46 insts, mean move: 5.71 um, max move: 22.96 um 
[04/21 19:54:26    151s] 	Max move on inst (g254914): (196.80, 83.64) --> (177.12, 86.92)
[04/21 19:54:26    151s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3626.8MB
[04/21 19:54:26    151s] Statistics of distance of Instance movement in refine placement:
[04/21 19:54:26    151s]   maximum (X+Y) =        22.96 um
[04/21 19:54:26    151s]   inst (g254914) with max move: (196.8, 83.64) -> (177.12, 86.92)
[04/21 19:54:26    151s]   mean    (X+Y) =         5.71 um
[04/21 19:54:26    151s] Summary Report:
[04/21 19:54:26    151s] Instances move: 46 (out of 9602 movable)
[04/21 19:54:26    151s] Instances flipped: 0
[04/21 19:54:26    151s] Mean displacement: 5.71 um
[04/21 19:54:26    151s] Max displacement: 22.96 um (Instance: g254914) (196.8, 83.64) -> (177.12, 86.92)
[04/21 19:54:26    151s] 	Length: 3 sites, height: 1 rows, site name: HD_CoreSite, cell type: INHDV2
[04/21 19:54:26    151s] 	Violation at original loc: Overlapping with other instance
[04/21 19:54:26    151s] Physical-only instances move: 0 (out of 0 movable physical-only)
[04/21 19:54:26    151s] Total instances moved : 46
[04/21 19:54:26    151s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.119, REAL:0.120, MEM:3626.8M, EPOCH TIME: 1745240066.707016
[04/21 19:54:26    151s] Total net bbox length = 2.473e+05 (1.206e+05 1.267e+05) (ext = 1.159e+04)
[04/21 19:54:26    151s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3626.8MB
[04/21 19:54:26    151s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=3626.8MB) @(0:02:31 - 0:02:31).
[04/21 19:54:26    151s] *** Finished refinePlace (0:02:31 mem=3626.8M) ***
[04/21 19:54:26    151s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2911417.13
[04/21 19:54:26    151s] OPERPROF: Finished Refine-Place at level 1, CPU:0.133, REAL:0.133, MEM:3626.8M, EPOCH TIME: 1745240066.710194
[04/21 19:54:26    151s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3626.8M, EPOCH TIME: 1745240066.734191
[04/21 19:54:26    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9606).
[04/21 19:54:26    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:26    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:26    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:26    151s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.014, REAL:0.014, MEM:3621.8M, EPOCH TIME: 1745240066.747831
[04/21 19:54:26    151s] *** maximum move = 22.96 um ***
[04/21 19:54:26    151s] *** Finished re-routing un-routed nets (3621.8M) ***
[04/21 19:54:26    151s] OPERPROF: Starting DPlace-Init at level 1, MEM:3621.8M, EPOCH TIME: 1745240066.761028
[04/21 19:54:26    151s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3621.8M, EPOCH TIME: 1745240066.765328
[04/21 19:54:26    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:26    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:26    151s] 
[04/21 19:54:26    151s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:54:26    151s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:54:26    151s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.008, MEM:3621.8M, EPOCH TIME: 1745240066.773527
[04/21 19:54:26    151s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3621.8M, EPOCH TIME: 1745240066.773556
[04/21 19:54:26    151s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3621.8M, EPOCH TIME: 1745240066.773607
[04/21 19:54:26    151s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:3621.8M, EPOCH TIME: 1745240066.774191
[04/21 19:54:26    151s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[04/21 19:54:26    151s] 
[04/21 19:54:26    151s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=3621.8M) ***
[04/21 19:54:26    151s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.2911417.2
[04/21 19:54:26    151s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 68.95
[04/21 19:54:26    151s] OptDebug: End of Setup Fixing:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   | 0.000|0.000|
|reg2cgate |47.814|0.000|
|reg2reg   | 0.049|0.000|
|HEPG      | 0.049|0.000|
|All Paths | 0.000|0.000|
+----------+------+-----+

[04/21 19:54:26    151s] 
[04/21 19:54:26    151s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.9 real=0:00:07.0 mem=3637.8M) ***
[04/21 19:54:26    151s] 
[04/21 19:54:26    151s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.2911417.2
[04/21 19:54:26    151s] Total-nets :: 9722, Stn-nets :: 21, ratio :: 0.216005 %, Total-len 314192, Stn-len 13263.5
[04/21 19:54:26    151s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 9606
[04/21 19:54:26    151s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3637.8M, EPOCH TIME: 1745240066.933813
[04/21 19:54:26    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:54:26    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:26    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:26    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:26    151s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.016, REAL:0.016, MEM:3558.8M, EPOCH TIME: 1745240066.949439
[04/21 19:54:26    151s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2911417.24
[04/21 19:54:26    151s] *** TnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.2/0:00:07.7 (0.2), totSession cpu/real = 0:02:31.4/0:04:50.5 (0.5), mem = 3558.8M
[04/21 19:54:26    151s] 
[04/21 19:54:26    151s] =============================================================================================
[04/21 19:54:26    151s]  Step TAT Report : TnsOpt #1 / optDesign #1                                     23.30-p003_1
[04/21 19:54:26    151s] =============================================================================================
[04/21 19:54:26    151s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:54:26    151s] ---------------------------------------------------------------------------------------------
[04/21 19:54:26    151s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[04/21 19:54:26    151s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:26    151s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:54:26    151s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.8
[04/21 19:54:26    151s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[04/21 19:54:26    151s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:26    151s] [ TransformInit          ]      1   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 19:54:26    151s] [ OptimizationStep       ]      1   0:00:06.5  (  84.6 % )     0:00:06.6 /  0:00:00.2    0.0
[04/21 19:54:26    151s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 19:54:26    151s] [ OptGetWeight           ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:26    151s] [ OptEval                ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.4
[04/21 19:54:26    151s] [ OptCommit              ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:26    151s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.0    0.9
[04/21 19:54:26    151s] [ IncrDelayCalc          ]     29   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.0    1.0
[04/21 19:54:26    151s] [ SetupOptGetWorkingSet  ]      9   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:26    151s] [ SetupOptGetActiveNode  ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:26    151s] [ SetupOptSlackGraph     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:26    151s] [ RefinePlace            ]      1   0:00:00.2  (   3.2 % )     0:00:00.3 /  0:00:00.3    1.0
[04/21 19:54:26    151s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[04/21 19:54:26    151s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:26    151s] [ IncrTimingUpdate       ]      9   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[04/21 19:54:26    151s] [ MISC                   ]          0:00:00.5  (   6.8 % )     0:00:00.5 /  0:00:00.5    1.0
[04/21 19:54:26    151s] ---------------------------------------------------------------------------------------------
[04/21 19:54:26    151s]  TnsOpt #1 TOTAL                    0:00:07.7  ( 100.0 % )     0:00:07.7 /  0:00:01.2    0.2
[04/21 19:54:26    151s] ---------------------------------------------------------------------------------------------
[04/21 19:54:26    151s] 
[04/21 19:54:26    151s] Begin: Collecting metrics
[04/21 19:54:26    151s] 
	GigaOpt Setup Optimization summary:
[04/21 19:54:26    151s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_tns_pass_0  |    -2.814 |   -2.814 |        -9 |       -9 |       68.93 | 0:00:00  |        3611 |
	| tns_pass_0       |     0.049 |    0.000 |         0 |        0 |       68.95 | 0:00:07  |        3638 |
	| legalization_0   |           |    0.000 |           |        0 |       68.95 | 0:00:00  |        3638 |
	| end_setup_fixing |     0.049 |    0.000 |         0 |        0 |       68.95 | 0:00:00  |        3638 |
	 ------------------------------------------------------------------------------------------------------- 
[04/21 19:54:26    151s] 
[04/21 19:54:27    151s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |     0.124 |    0.000 |           |        0 |       69.57 |            |              | 0:00:03  |        3473 |    1 |   1 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        3474 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        3490 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        3490 |      |     |
| drv_fixing              |     0.000 |   32.091 |         0 |        0 |       68.99 |            |              | 0:00:01  |        3505 |    1 |   0 |
| global_opt              |           |   32.091 |           |        0 |       68.99 |            |              | 0:00:01  |        3486 |      |     |
| global_opt_2            |           |   32.091 |           |        0 |       68.99 |            |              | 0:00:01  |        3487 |      |     |
| area_reclaiming         |     0.000 |   32.091 |         0 |        0 |       68.94 |            |              | 0:00:02  |        3499 |      |     |
| drv_fixing_2            |     0.000 |   32.091 |         0 |        0 |       68.94 |            |              | 0:00:01  |        3502 |    0 |   0 |
| area_reclaiming_2       |     0.000 |   32.160 |         0 |        0 |       68.92 |            |              | 0:00:02  |        3530 |      |     |
| area_reclaiming_3       |     0.000 |   32.160 |         0 |        0 |       68.92 |            |              | 0:00:02  |        3515 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:07  |        3502 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:00  |        3457 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        3457 |      |     |
| drv_eco_fixing          |    -2.814 |   -2.814 |        -9 |       -9 |       68.93 |            |              | 0:00:01  |        3553 |    1 |   0 |
| tns_eco_fixing          |     0.049 |    0.000 |         0 |        0 |       68.95 |            |              | 0:00:08  |        3638 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[04/21 19:54:27    151s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=3119.7M, current mem=3111.6M)

[04/21 19:54:27    151s] End: Collecting metrics
[04/21 19:54:27    151s] End: GigaOpt TNS non-legal recovery
[04/21 19:54:27    151s] #optDebug: fT-D <X 1 0 0 0>
[04/21 19:54:27    151s] Register exp ratio and priority group on 0 nets on 9754 nets : 
[04/21 19:54:27    151s] 
[04/21 19:54:27    151s] Active setup views:
[04/21 19:54:27    151s]  view_ss_v1p08_125c
[04/21 19:54:27    151s]   Dominating endpoints: 0
[04/21 19:54:27    151s]   Dominating TNS: -0.000
[04/21 19:54:27    151s] 
[04/21 19:54:27    151s] Extraction called for design 'ATmega328pb' of instances=9606 and nets=10302 using extraction engine 'preRoute' .
[04/21 19:54:27    151s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/21 19:54:27    151s] Type 'man IMPEXT-3530' for more detail.
[04/21 19:54:27    151s] PreRoute RC Extraction called for design ATmega328pb.
[04/21 19:54:27    151s] RC Extraction called in multi-corner(2) mode.
[04/21 19:54:27    151s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/21 19:54:27    151s] Type 'man IMPEXT-6197' for more detail.
[04/21 19:54:27    151s] RCMode: PreRoute
[04/21 19:54:27    151s]       RC Corner Indexes            0       1   
[04/21 19:54:27    151s] Capacitance Scaling Factor   : 1.10066 1.10066 
[04/21 19:54:27    151s] Resistance Scaling Factor    : 1.34236 1.34236 
[04/21 19:54:27    151s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[04/21 19:54:27    151s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[04/21 19:54:27    151s] Shrink Factor                : 1.00000
[04/21 19:54:27    151s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/21 19:54:27    151s] eee: Design is marked Stenier-routed. Grid density data update will be skipped.
[04/21 19:54:27    151s] Grid density data update skipped
[04/21 19:54:27    151s] eee: pegSigSF=1.070000
[04/21 19:54:27    151s] Initializing multi-corner resistance tables ...
[04/21 19:54:27    151s] eee: Grid unit RC data computation started
[04/21 19:54:27    151s] eee: Grid unit RC data computation completed
[04/21 19:54:27    151s] eee: l=1 avDens=0.165839 usedTrk=2242.146194 availTrk=13520.000000 sigTrk=2242.146194
[04/21 19:54:27    151s] eee: l=2 avDens=0.242970 usedTrk=3265.510979 availTrk=13440.000000 sigTrk=3265.510979
[04/21 19:54:27    151s] eee: l=3 avDens=0.250288 usedTrk=3363.874950 availTrk=13440.000000 sigTrk=3363.874950
[04/21 19:54:27    151s] eee: l=4 avDens=0.137944 usedTrk=1677.402739 availTrk=12160.000000 sigTrk=1677.402739
[04/21 19:54:27    151s] eee: l=5 avDens=0.067917 usedTrk=684.601098 availTrk=10080.000000 sigTrk=684.601098
[04/21 19:54:27    151s] eee: l=6 avDens=0.023966 usedTrk=124.623659 availTrk=5200.000000 sigTrk=124.623659
[04/21 19:54:27    151s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/21 19:54:27    151s] {RT rc_worst 0 2 5  0}
[04/21 19:54:27    151s] eee: LAM-FP: thresh=1 ; dimX=1035.000000 ; dimY=1016.000000 ; multX=1.000000 ; multY=1.000000 ; minP=410 ; fpMult=1.000000 ;
[04/21 19:54:27    151s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.342456 uaWl=0.000000 uaWlH=0.251000 aWlH=0.000000 lMod=0 pMax=0.846200 pMod=81 pModAss=50 wcR=0.500000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.250000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[04/21 19:54:27    151s] eee: NetCapCache creation started. (Current Mem: 3558.961M) 
[04/21 19:54:27    151s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3558.961M) 
[04/21 19:54:27    151s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(424.350000, 416.560000)], Layers = [f(7) b(0)], Grid size = 32.800000 um, Grid Dim = (13 X 13)
[04/21 19:54:27    151s] eee: Metal Layers Info:
[04/21 19:54:27    151s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:54:27    151s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[04/21 19:54:27    151s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:54:27    151s] eee: |   METAL1 |   1 |   0.160 |   0.170 |   0.410 |  0.000 |   0.83 | H | 0 |  1 |
[04/21 19:54:27    151s] eee: |   METAL2 |   2 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:54:27    151s] eee: |   METAL3 |   3 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:54:27    151s] eee: |   METAL4 |   4 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:54:27    151s] eee: |   METAL5 |   5 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:54:27    151s] eee: |   METAL6 |   6 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:54:27    151s] eee: |   METAL7 |   7 |   0.420 |   0.420 |   1.025 |  0.000 |   0.06 | H | 0 |  1 |
[04/21 19:54:27    151s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:54:27    151s] eee: uC/uR for corner rc_worst, min-width/min-spacing, 30 perc over/under densities.
[04/21 19:54:27    151s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3558.961M)
[04/21 19:54:27    151s] Starting delay calculation for Setup views
[04/21 19:54:27    152s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/21 19:54:27    152s] #################################################################################
[04/21 19:54:27    152s] # Design Stage: PreRoute
[04/21 19:54:27    152s] # Design Name: ATmega328pb
[04/21 19:54:27    152s] # Design Mode: 90nm
[04/21 19:54:27    152s] # Analysis Mode: MMMC OCV 
[04/21 19:54:27    152s] # Parasitics Mode: No SPEF/RCDB 
[04/21 19:54:27    152s] # Signoff Settings: SI Off 
[04/21 19:54:27    152s] #################################################################################
[04/21 19:54:27    152s] Calculate early delays in OCV mode...
[04/21 19:54:27    152s] Calculate late delays in OCV mode...
[04/21 19:54:27    152s] Topological Sorting (REAL = 0:00:00.0, MEM = 3558.8M, InitMEM = 3558.8M)
[04/21 19:54:27    152s] Start delay calculation (fullDC) (1 T). (MEM=3093.37)
[04/21 19:54:27    152s] End AAE Lib Interpolated Model. (MEM=3566.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:54:28    153s] Total number of fetched objects 9754
[04/21 19:54:28    153s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:54:28    153s] End delay calculation. (MEM=3106.47 CPU=0:00:00.8 REAL=0:00:01.0)
[04/21 19:54:28    153s] End delay calculation (fullDC). (MEM=3106.47 CPU=0:00:00.9 REAL=0:00:01.0)
[04/21 19:54:28    153s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 3535.0M) ***
[04/21 19:54:28    153s] *** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:01.0 totSessionCpu=0:02:33 mem=3559.0M)
[04/21 19:54:29    153s] OPTC: user 20.0
[04/21 19:54:29    153s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[04/21 19:54:29    153s] Type 'man IMPPTN-1250' for more detail.
[04/21 19:54:29    153s] Running pre-eGR process
[04/21 19:54:29    153s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[04/21 19:54:29    153s] Type 'man IMPPTN-1250' for more detail.
[04/21 19:54:29    153s] (I)      Started Early Global Route ( Curr Mem: 3.36 MB )
[04/21 19:54:29    153s] (I)      Initializing eGR engine (regular)
[04/21 19:54:29    153s] Set min layer with design mode ( 1 )
[04/21 19:54:29    153s] Set max layer with design mode ( 5 )
[04/21 19:54:29    153s] (I)      clean place blk overflow:
[04/21 19:54:29    153s] (I)      H : enabled 1.00 0
[04/21 19:54:29    153s] (I)      V : enabled 1.00 0
[04/21 19:54:29    153s] (I)      Initializing eGR engine (regular)
[04/21 19:54:29    153s] Set min layer with design mode ( 1 )
[04/21 19:54:29    153s] Set max layer with design mode ( 5 )
[04/21 19:54:29    153s] (I)      clean place blk overflow:
[04/21 19:54:29    153s] (I)      H : enabled 1.00 0
[04/21 19:54:29    153s] (I)      V : enabled 1.00 0
[04/21 19:54:29    153s] (I)      Started Early Global Route kernel ( Curr Mem: 3.36 MB )
[04/21 19:54:29    153s] (I)      Running eGR Regular flow
[04/21 19:54:29    153s] (I)      # wire layers (front) : 8
[04/21 19:54:29    153s] (I)      # wire layers (back)  : 0
[04/21 19:54:29    153s] (I)      min wire layer : 1
[04/21 19:54:29    153s] (I)      max wire layer : 7
[04/21 19:54:29    153s] (I)      # cut layers (front) : 7
[04/21 19:54:29    153s] (I)      # cut layers (back)  : 0
[04/21 19:54:29    153s] (I)      min cut layer : 1
[04/21 19:54:29    153s] (I)      max cut layer : 6
[04/21 19:54:29    153s] (I)      ================================ Layers ================================
[04/21 19:54:29    153s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:54:29    153s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[04/21 19:54:29    153s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:54:29    153s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[04/21 19:54:29    153s] (I)      | 33 |  0 |    CONT |     cut |      1 |       |       |       |       |
[04/21 19:54:29    153s] (I)      |  1 |  1 |  METAL1 |    wire |      1 |       |   160 |   170 |   410 |
[04/21 19:54:29    153s] (I)      | 34 |  1 |   VIA12 |     cut |      1 |       |       |       |       |
[04/21 19:54:29    153s] (I)      |  2 |  2 |  METAL2 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:54:29    153s] (I)      | 35 |  2 |   VIA23 |     cut |      1 |       |       |       |       |
[04/21 19:54:29    153s] (I)      |  3 |  3 |  METAL3 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:54:29    153s] (I)      | 36 |  3 |   VIA34 |     cut |      1 |       |       |       |       |
[04/21 19:54:29    153s] (I)      |  4 |  4 |  METAL4 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:54:29    153s] (I)      | 37 |  4 |   VIA45 |     cut |      1 |       |       |       |       |
[04/21 19:54:29    153s] (I)      |  5 |  5 |  METAL5 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:54:29    153s] (I)      | 38 |  5 |   VIA56 |     cut |      1 |       |       |       |       |
[04/21 19:54:29    153s] (I)      |  6 |  6 |  METAL6 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:54:29    153s] (I)      | 39 |  6 |   VIA67 |     cut |      1 |       |       |       |       |
[04/21 19:54:29    153s] (I)      |  7 |  7 |  METAL7 |    wire |      1 |       |   420 |   420 |   840 |
[04/21 19:54:29    153s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:54:29    153s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[04/21 19:54:29    153s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:54:29    153s] (I)      Started Import and model ( Curr Mem: 3.36 MB )
[04/21 19:54:29    153s] (I)      == Non-default Options ==
[04/21 19:54:29    153s] (I)      Build term to term wires                           : false
[04/21 19:54:29    153s] (I)      Maximum routing layer                              : 5
[04/21 19:54:29    153s] (I)      Minimum routing layer                              : 1
[04/21 19:54:29    153s] (I)      Top routing layer                                  : 5
[04/21 19:54:29    153s] (I)      Bottom routing layer                               : 1
[04/21 19:54:29    153s] (I)      Number of threads                                  : 1
[04/21 19:54:29    153s] (I)      Route tie net to shape                             : auto
[04/21 19:54:29    153s] (I)      Method to set GCell size                           : row
[04/21 19:54:29    153s] (I)      Tie hi/lo max distance                             : 32.800000
[04/21 19:54:29    153s] (I)      Counted 133 PG shapes. eGR will not process PG shapes layer by layer.
[04/21 19:54:29    153s] (I)      ============== Pin Summary ==============
[04/21 19:54:29    153s] (I)      +-------+--------+---------+------------+
[04/21 19:54:29    153s] (I)      | Layer | # pins | % total |      Group |
[04/21 19:54:29    153s] (I)      +-------+--------+---------+------------+
[04/21 19:54:29    153s] (I)      |     1 |  39180 |  100.00 |        Pin |
[04/21 19:54:29    153s] (I)      |     2 |      0 |    0.00 | Pin access |
[04/21 19:54:29    153s] (I)      |     3 |      0 |    0.00 | Pin access |
[04/21 19:54:29    153s] (I)      |     4 |      0 |    0.00 |      Other |
[04/21 19:54:29    153s] (I)      |     5 |      0 |    0.00 |      Other |
[04/21 19:54:29    153s] (I)      |     6 |      0 |    0.00 |      Other |
[04/21 19:54:29    153s] (I)      |     7 |      0 |    0.00 |      Other |
[04/21 19:54:29    153s] (I)      +-------+--------+---------+------------+
[04/21 19:54:29    153s] (I)      Use row-based GCell size
[04/21 19:54:29    153s] (I)      Use row-based GCell align
[04/21 19:54:29    153s] (I)      layer 0 area = 80000
[04/21 19:54:29    153s] (I)      layer 1 area = 120000
[04/21 19:54:29    153s] (I)      layer 2 area = 120000
[04/21 19:54:29    153s] (I)      layer 3 area = 120000
[04/21 19:54:29    153s] (I)      layer 4 area = 120000
[04/21 19:54:29    153s] (I)      GCell unit size   : 3280
[04/21 19:54:29    153s] (I)      GCell multiplier  : 1
[04/21 19:54:29    153s] (I)      GCell row height  : 3280
[04/21 19:54:29    153s] (I)      Actual row height : 3280
[04/21 19:54:29    153s] (I)      GCell align ref   : 8200 8200
[04/21 19:54:29    153s] [NR-eGR] Track table information for default rule: 
[04/21 19:54:29    153s] [NR-eGR] METAL1 has single uniform track structure
[04/21 19:54:29    153s] [NR-eGR] METAL2 has single uniform track structure
[04/21 19:54:29    153s] [NR-eGR] METAL3 has single uniform track structure
[04/21 19:54:29    153s] [NR-eGR] METAL4 has single uniform track structure
[04/21 19:54:29    153s] [NR-eGR] METAL5 has single uniform track structure
[04/21 19:54:29    153s] [NR-eGR] METAL6 has single uniform track structure
[04/21 19:54:29    153s] [NR-eGR] METAL7 has single uniform track structure
[04/21 19:54:29    153s] (I)      ================ Default via =================
[04/21 19:54:29    153s] (I)      +---+--------------------+-------------------+
[04/21 19:54:29    153s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut   |
[04/21 19:54:29    153s] (I)      +---+--------------------+-------------------+
[04/21 19:54:29    153s] (I)      | 1 |    4  Via1_alt_r90 |   27  Via1_2cut_N |
[04/21 19:54:29    153s] (I)      | 2 |    5  Via2         |   29  Via2_2cut_E |
[04/21 19:54:29    153s] (I)      | 3 |    9  Via3         |   33  Via3_2cut_E |
[04/21 19:54:29    153s] (I)      | 4 |   13  Via4         |   37  Via4_2cut_E |
[04/21 19:54:29    153s] (I)      | 5 |   17  Via5         |   43  Via5_2cut_N |
[04/21 19:54:29    153s] (I)      | 6 |   23  Via6_r90     |   45  Via6_2cut_E |
[04/21 19:54:29    153s] (I)      +---+--------------------+-------------------+
[04/21 19:54:29    153s] (I)      Design has 0 placement macros with 0 shapes. 
[04/21 19:54:29    153s] [NR-eGR] Read 123 PG shapes
[04/21 19:54:29    153s] [NR-eGR] Read 0 clock shapes
[04/21 19:54:29    153s] [NR-eGR] Read 0 other shapes
[04/21 19:54:29    153s] [NR-eGR] #Routing Blockages  : 0
[04/21 19:54:29    153s] [NR-eGR] #Instance Blockages : 261505
[04/21 19:54:29    153s] [NR-eGR] #PG Blockages       : 123
[04/21 19:54:29    153s] [NR-eGR] #Halo Blockages     : 0
[04/21 19:54:29    153s] [NR-eGR] #Boundary Blockages : 0
[04/21 19:54:29    153s] [NR-eGR] #Clock Blockages    : 0
[04/21 19:54:29    153s] [NR-eGR] #Other Blockages    : 0
[04/21 19:54:29    153s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/21 19:54:29    153s] (I)      Custom ignore net properties:
[04/21 19:54:29    153s] (I)      1 : NotLegal
[04/21 19:54:29    153s] (I)      Default ignore net properties:
[04/21 19:54:29    153s] (I)      1 : Special
[04/21 19:54:29    153s] (I)      2 : Analog
[04/21 19:54:29    153s] (I)      3 : Fixed
[04/21 19:54:29    153s] (I)      4 : Skipped
[04/21 19:54:29    153s] (I)      5 : MixedSignal
[04/21 19:54:29    153s] (I)      Prerouted net properties:
[04/21 19:54:29    153s] (I)      1 : NotLegal
[04/21 19:54:29    153s] (I)      2 : Special
[04/21 19:54:29    153s] (I)      3 : Analog
[04/21 19:54:29    153s] (I)      4 : Fixed
[04/21 19:54:29    153s] (I)      5 : Skipped
[04/21 19:54:29    153s] (I)      6 : MixedSignal
[04/21 19:54:29    153s] [NR-eGR] Early global route reroute all routable nets
[04/21 19:54:29    153s] [NR-eGR] #prerouted nets         : 5
[04/21 19:54:29    153s] [NR-eGR] #prerouted special nets : 0
[04/21 19:54:29    153s] [NR-eGR] #prerouted wires        : 5382
[04/21 19:54:29    153s] [NR-eGR] Read 9722 nets ( ignored 5 )
[04/21 19:54:29    153s] (I)        Front-side 9722 ( ignored 5 )
[04/21 19:54:29    153s] (I)        Back-side  0 ( ignored 0 )
[04/21 19:54:29    153s] (I)        Both-side  0 ( ignored 0 )
[04/21 19:54:29    153s] (I)      Reading macro buffers
[04/21 19:54:29    153s] (I)      Number of macros with buffers: 0
[04/21 19:54:29    153s] (I)      early_global_route_priority property id does not exist.
[04/21 19:54:29    153s] (I)      Read Num Blocks=261628  Num Prerouted Wires=5382  Num CS=0
[04/21 19:54:29    153s] (I)      Layer 0 (H) : #blockages 261628 : #preroutes 2542
[04/21 19:54:29    153s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 2120
[04/21 19:54:29    153s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 641
[04/21 19:54:29    153s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 77
[04/21 19:54:29    153s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 2
[04/21 19:54:29    153s] (I)      Number of ignored nets                =      5
[04/21 19:54:29    153s] (I)      Number of connected nets              =      0
[04/21 19:54:29    153s] (I)      Number of fixed nets                  =      5.  Ignored: Yes
[04/21 19:54:29    153s] (I)      Number of clock nets                  =      5.  Ignored: No
[04/21 19:54:29    153s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/21 19:54:29    153s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/21 19:54:29    153s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/21 19:54:29    153s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/21 19:54:29    153s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/21 19:54:29    153s] (I)      Ndr track 0 does not exist
[04/21 19:54:29    153s] (I)      ---------------------Grid Graph Info--------------------
[04/21 19:54:29    153s] (I)      Routing area        : (0, 0) - (424350, 416560)
[04/21 19:54:29    153s] (I)      Core area           : (8200, 8200) - (416150, 408360)
[04/21 19:54:29    153s] (I)      Site width          :   410  (dbu)
[04/21 19:54:29    153s] (I)      Row height          :  3280  (dbu)
[04/21 19:54:29    153s] (I)      GCell row height    :  3280  (dbu)
[04/21 19:54:29    153s] (I)      GCell width         :  3280  (dbu)
[04/21 19:54:29    153s] (I)      GCell height        :  3280  (dbu)
[04/21 19:54:29    153s] (I)      Grid                :   129   127     5
[04/21 19:54:29    153s] (I)      Layer numbers       :     1     2     3     4     5
[04/21 19:54:29    153s] (I)      Vertical capacity   :     0  3280     0  3280     0
[04/21 19:54:29    153s] (I)      Horizontal capacity :  3280     0  3280     0  3280
[04/21 19:54:29    153s] (I)      Default wire width  :   160   200   200   200   200
[04/21 19:54:29    153s] (I)      Default wire space  :   170   200   200   200   200
[04/21 19:54:29    153s] (I)      Default wire pitch  :   330   400   400   400   400
[04/21 19:54:29    153s] (I)      Default pitch size  :   410   410   410   410   410
[04/21 19:54:29    153s] (I)      First track coord   :   410   205   410   205   410
[04/21 19:54:29    153s] (I)      Num tracks per GCell:  8.00  8.00  8.00  8.00  8.00
[04/21 19:54:29    153s] (I)      Total num of tracks :  1015  1035  1015  1035  1015
[04/21 19:54:29    153s] (I)      Num of masks        :     1     1     1     1     1
[04/21 19:54:29    153s] (I)      Num of trim masks   :     0     0     0     0     0
[04/21 19:54:29    153s] (I)      --------------------------------------------------------
[04/21 19:54:29    153s] 
[04/21 19:54:29    153s] [NR-eGR] ============ Routing rule table ============
[04/21 19:54:29    153s] [NR-eGR] Rule id: 0  Nets: 9717
[04/21 19:54:29    153s] [NR-eGR] ========================================
[04/21 19:54:29    153s] [NR-eGR] 
[04/21 19:54:29    153s] (I)      ======== NDR :  =========
[04/21 19:54:29    153s] (I)      +--------------+--------+
[04/21 19:54:29    153s] (I)      |           ID |      0 |
[04/21 19:54:29    153s] (I)      |         Name |        |
[04/21 19:54:29    153s] (I)      |      Default |    yes |
[04/21 19:54:29    153s] (I)      |  Clk Special |     no |
[04/21 19:54:29    153s] (I)      | Hard spacing |     no |
[04/21 19:54:29    153s] (I)      |    NDR track | (none) |
[04/21 19:54:29    153s] (I)      |      NDR via | (none) |
[04/21 19:54:29    153s] (I)      |  Extra space |      0 |
[04/21 19:54:29    153s] (I)      |      Shields |      0 |
[04/21 19:54:29    153s] (I)      |   Demand (H) |      1 |
[04/21 19:54:29    153s] (I)      |   Demand (V) |      1 |
[04/21 19:54:29    153s] (I)      |        #Nets |   9717 |
[04/21 19:54:29    153s] (I)      +--------------+--------+
[04/21 19:54:29    153s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:54:29    153s] (I)      |  Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[04/21 19:54:29    153s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:54:29    153s] (I)      | METAL1    160      170    410      410      1      1      1    100    100        yes |
[04/21 19:54:29    153s] (I)      | METAL2    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:54:29    153s] (I)      | METAL3    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:54:29    153s] (I)      | METAL4    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:54:29    153s] (I)      | METAL5    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:54:29    153s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:54:29    153s] (I)      =============== Blocked Tracks ===============
[04/21 19:54:29    153s] (I)      +-------+---------+----------+---------------+
[04/21 19:54:29    153s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/21 19:54:29    153s] (I)      +-------+---------+----------+---------------+
[04/21 19:54:29    153s] (I)      |     1 |  130935 |   111635 |        85.26% |
[04/21 19:54:29    153s] (I)      |     2 |  131445 |        0 |         0.00% |
[04/21 19:54:29    153s] (I)      |     3 |  130935 |        0 |         0.00% |
[04/21 19:54:29    153s] (I)      |     4 |  131445 |        0 |         0.00% |
[04/21 19:54:29    153s] (I)      |     5 |  130935 |        0 |         0.00% |
[04/21 19:54:29    153s] (I)      +-------+---------+----------+---------------+
[04/21 19:54:29    153s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3.37 MB )
[04/21 19:54:29    153s] (I)      Reset routing kernel
[04/21 19:54:29    153s] (I)      Started Global Routing ( Curr Mem: 3.37 MB )
[04/21 19:54:29    153s] (I)      totalPins=37532  totalGlobalPin=35296 (94.04%)
[04/21 19:54:29    153s] (I)      ================= Net Group Info =================
[04/21 19:54:29    153s] (I)      +----+----------------+--------------+-----------+
[04/21 19:54:29    153s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[04/21 19:54:29    153s] (I)      +----+----------------+--------------+-----------+
[04/21 19:54:29    153s] (I)      |  1 |           9717 |    METAL1(1) | METAL5(5) |
[04/21 19:54:29    153s] (I)      +----+----------------+--------------+-----------+
[04/21 19:54:29    153s] (I)      total 2D Cap : 545475 = (282585 H, 262890 V)
[04/21 19:54:29    153s] (I)      total 2D Demand : 9472 = (6134 H, 3338 V)
[04/21 19:54:29    153s] (I)      #blocked GCells = 0
[04/21 19:54:29    153s] (I)      #regions = 1
[04/21 19:54:29    153s] [NR-eGR] Layer group 1: route 9717 net(s) in layer range [1, 5]
[04/21 19:54:29    153s] (I)      
[04/21 19:54:29    153s] (I)      ============  Phase 1a Route ============
[04/21 19:54:29    153s] (I)      Usage: 88340 = (43258 H, 45082 V) = (15.31% H, 17.15% V) = (1.419e+05um H, 1.479e+05um V)
[04/21 19:54:29    153s] (I)      
[04/21 19:54:29    153s] (I)      ============  Phase 1b Route ============
[04/21 19:54:29    153s] (I)      Usage: 88340 = (43258 H, 45082 V) = (15.31% H, 17.15% V) = (1.419e+05um H, 1.479e+05um V)
[04/21 19:54:29    153s] (I)      Overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 2.897552e+05um
[04/21 19:54:29    153s] (I)      Congestion metric : 0.00%H 0.05%V, 0.05%HV
[04/21 19:54:29    153s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/21 19:54:29    153s] (I)      
[04/21 19:54:29    153s] (I)      ============  Phase 1c Route ============
[04/21 19:54:29    153s] (I)      Usage: 88340 = (43258 H, 45082 V) = (15.31% H, 17.15% V) = (1.419e+05um H, 1.479e+05um V)
[04/21 19:54:29    153s] (I)      
[04/21 19:54:29    153s] (I)      ============  Phase 1d Route ============
[04/21 19:54:29    153s] (I)      Usage: 88340 = (43258 H, 45082 V) = (15.31% H, 17.15% V) = (1.419e+05um H, 1.479e+05um V)
[04/21 19:54:29    153s] (I)      
[04/21 19:54:29    153s] (I)      ============  Phase 1e Route ============
[04/21 19:54:29    153s] (I)      Usage: 88340 = (43258 H, 45082 V) = (15.31% H, 17.15% V) = (1.419e+05um H, 1.479e+05um V)
[04/21 19:54:29    153s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 2.897552e+05um
[04/21 19:54:29    153s] (I)      
[04/21 19:54:29    153s] (I)      ============  Phase 1l Route ============
[04/21 19:54:29    153s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/21 19:54:29    153s] (I)      Layer  1:      20298        21         8      101288       28760    (77.89%) 
[04/21 19:54:29    153s] (I)      Layer  2:     130410     42115        26           0      130032    ( 0.00%) 
[04/21 19:54:29    153s] (I)      Layer  3:     129920     35706         1           0      130048    ( 0.00%) 
[04/21 19:54:29    153s] (I)      Layer  4:     130410     17146        10           0      130032    ( 0.00%) 
[04/21 19:54:29    153s] (I)      Layer  5:     129920      6891         0           0      130048    ( 0.00%) 
[04/21 19:54:29    153s] (I)      Total:        540958    101879        45      101288      548920    (15.58%) 
[04/21 19:54:29    153s] (I)      
[04/21 19:54:29    153s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/21 19:54:29    153s] [NR-eGR]                        OverCon            
[04/21 19:54:29    153s] [NR-eGR]                         #Gcell     %Gcell
[04/21 19:54:29    153s] [NR-eGR]        Layer             (1-2)    OverCon
[04/21 19:54:29    153s] [NR-eGR] ----------------------------------------------
[04/21 19:54:29    153s] [NR-eGR]  METAL1 ( 1)         8( 0.22%)   ( 0.22%) 
[04/21 19:54:29    153s] [NR-eGR]  METAL2 ( 2)        25( 0.15%)   ( 0.15%) 
[04/21 19:54:29    153s] [NR-eGR]  METAL3 ( 3)         1( 0.01%)   ( 0.01%) 
[04/21 19:54:29    153s] [NR-eGR]  METAL4 ( 4)        10( 0.06%)   ( 0.06%) 
[04/21 19:54:29    153s] [NR-eGR]  METAL5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/21 19:54:29    153s] [NR-eGR] ----------------------------------------------
[04/21 19:54:29    153s] [NR-eGR]        Total        44( 0.06%)   ( 0.06%) 
[04/21 19:54:29    153s] [NR-eGR] 
[04/21 19:54:29    153s] (I)      Finished Global Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3.38 MB )
[04/21 19:54:29    153s] (I)      Updating congestion map
[04/21 19:54:29    153s] (I)      total 2D Cap : 546130 = (283240 H, 262890 V)
[04/21 19:54:29    153s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.07% V
[04/21 19:54:29    153s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3.38 MB )
[04/21 19:54:29    153s] [NR-eGR] Finished Early Global Route ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3.37 MB )
[04/21 19:54:29    153s] (I)      ========================================= Runtime Summary ==========================================
[04/21 19:54:29    153s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[04/21 19:54:29    153s] (I)      ----------------------------------------------------------------------------------------------------
[04/21 19:54:29    153s] (I)       Early Global Route                             100.00%  153.82 sec  153.93 sec  0.11 sec  0.11 sec 
[04/21 19:54:29    153s] (I)       +-Early Global Route kernel                     97.84%  153.82 sec  153.93 sec  0.11 sec  0.11 sec 
[04/21 19:54:29    153s] (I)       | +-Import and model                            51.68%  153.83 sec  153.88 sec  0.06 sec  0.06 sec 
[04/21 19:54:29    153s] (I)       | | +-Create place DB                           13.51%  153.83 sec  153.84 sec  0.01 sec  0.01 sec 
[04/21 19:54:29    153s] (I)       | | | +-Import place data                       13.46%  153.83 sec  153.84 sec  0.01 sec  0.01 sec 
[04/21 19:54:29    153s] (I)       | | | | +-Read instances and placement           3.44%  153.83 sec  153.83 sec  0.00 sec  0.00 sec 
[04/21 19:54:29    153s] (I)       | | | | +-Read nets                              9.71%  153.83 sec  153.84 sec  0.01 sec  0.01 sec 
[04/21 19:54:29    153s] (I)       | | +-Create route DB                           34.95%  153.84 sec  153.88 sec  0.04 sec  0.04 sec 
[04/21 19:54:29    153s] (I)       | | | +-Import route data (1T)                  34.78%  153.84 sec  153.88 sec  0.04 sec  0.04 sec 
[04/21 19:54:29    153s] (I)       | | | | +-Read blockages ( Layer 1-5 )          15.13%  153.84 sec  153.86 sec  0.02 sec  0.02 sec 
[04/21 19:54:29    153s] (I)       | | | | | +-Read routing blockages               0.00%  153.84 sec  153.84 sec  0.00 sec  0.00 sec 
[04/21 19:54:29    153s] (I)       | | | | | +-Read instance blockages             14.17%  153.84 sec  153.86 sec  0.02 sec  0.02 sec 
[04/21 19:54:29    153s] (I)       | | | | | +-Read PG blockages                    0.31%  153.86 sec  153.86 sec  0.00 sec  0.00 sec 
[04/21 19:54:29    153s] (I)       | | | | | | +-Allocate memory for PG via list    0.01%  153.86 sec  153.86 sec  0.00 sec  0.00 sec 
[04/21 19:54:29    153s] (I)       | | | | | +-Read clock blockages                 0.01%  153.86 sec  153.86 sec  0.00 sec  0.00 sec 
[04/21 19:54:29    153s] (I)       | | | | | +-Read other blockages                 0.00%  153.86 sec  153.86 sec  0.00 sec  0.00 sec 
[04/21 19:54:29    153s] (I)       | | | | | +-Read halo blockages                  0.03%  153.86 sec  153.86 sec  0.00 sec  0.00 sec 
[04/21 19:54:29    153s] (I)       | | | | | +-Read boundary cut boxes              0.00%  153.86 sec  153.86 sec  0.00 sec  0.00 sec 
[04/21 19:54:29    153s] (I)       | | | | +-Read blackboxes                        0.00%  153.86 sec  153.86 sec  0.00 sec  0.00 sec 
[04/21 19:54:29    153s] (I)       | | | | +-Read prerouted                         5.69%  153.86 sec  153.87 sec  0.01 sec  0.01 sec 
[04/21 19:54:29    153s] (I)       | | | | +-Read nets                              1.75%  153.87 sec  153.87 sec  0.00 sec  0.00 sec 
[04/21 19:54:29    153s] (I)       | | | | +-Set up via pillars                     0.04%  153.87 sec  153.87 sec  0.00 sec  0.00 sec 
[04/21 19:54:29    153s] (I)       | | | | +-Initialize 3D grid graph               0.03%  153.87 sec  153.87 sec  0.00 sec  0.00 sec 
[04/21 19:54:29    153s] (I)       | | | | +-Model blockage capacity                8.92%  153.87 sec  153.88 sec  0.01 sec  0.01 sec 
[04/21 19:54:29    153s] (I)       | | | | | +-Initialize 3D capacity               8.51%  153.87 sec  153.88 sec  0.01 sec  0.01 sec 
[04/21 19:54:29    153s] (I)       | | +-Read aux data                              0.00%  153.88 sec  153.88 sec  0.00 sec  0.00 sec 
[04/21 19:54:29    153s] (I)       | | +-Others data preparation                    0.00%  153.88 sec  153.88 sec  0.00 sec  0.00 sec 
[04/21 19:54:29    153s] (I)       | | +-Create route kernel                        2.07%  153.88 sec  153.88 sec  0.00 sec  0.00 sec 
[04/21 19:54:29    153s] (I)       | +-Global Routing                              43.41%  153.88 sec  153.93 sec  0.05 sec  0.05 sec 
[04/21 19:54:29    153s] (I)       | | +-Initialization                             2.09%  153.88 sec  153.88 sec  0.00 sec  0.00 sec 
[04/21 19:54:29    153s] (I)       | | +-Net group 1                               39.68%  153.88 sec  153.93 sec  0.04 sec  0.04 sec 
[04/21 19:54:29    153s] (I)       | | | +-Generate topology                        4.88%  153.88 sec  153.89 sec  0.01 sec  0.01 sec 
[04/21 19:54:29    153s] (I)       | | | +-Phase 1a                                 8.86%  153.89 sec  153.90 sec  0.01 sec  0.01 sec 
[04/21 19:54:29    153s] (I)       | | | | +-Pattern routing (1T)                   7.57%  153.89 sec  153.90 sec  0.01 sec  0.01 sec 
[04/21 19:54:29    153s] (I)       | | | | +-Add via demand to 2D                   1.11%  153.90 sec  153.90 sec  0.00 sec  0.00 sec 
[04/21 19:54:29    153s] (I)       | | | +-Phase 1b                                 3.28%  153.90 sec  153.90 sec  0.00 sec  0.00 sec 
[04/21 19:54:29    153s] (I)       | | | +-Phase 1c                                 0.01%  153.90 sec  153.90 sec  0.00 sec  0.00 sec 
[04/21 19:54:29    153s] (I)       | | | +-Phase 1d                                 0.01%  153.90 sec  153.90 sec  0.00 sec  0.00 sec 
[04/21 19:54:29    153s] (I)       | | | +-Phase 1e                                 0.10%  153.90 sec  153.90 sec  0.00 sec  0.00 sec 
[04/21 19:54:29    153s] (I)       | | | | +-Route legalization                     0.00%  153.90 sec  153.90 sec  0.00 sec  0.00 sec 
[04/21 19:54:29    153s] (I)       | | | +-Phase 1l                                20.91%  153.90 sec  153.93 sec  0.02 sec  0.02 sec 
[04/21 19:54:29    153s] (I)       | | | | +-Layer assignment (1T)                 20.47%  153.90 sec  153.93 sec  0.02 sec  0.02 sec 
[04/21 19:54:29    153s] (I)       | +-Export cong map                              1.15%  153.93 sec  153.93 sec  0.00 sec  0.00 sec 
[04/21 19:54:29    153s] (I)       | | +-Export 2D cong map                         0.14%  153.93 sec  153.93 sec  0.00 sec  0.00 sec 
[04/21 19:54:29    153s] (I)      ====================== Summary by functions ======================
[04/21 19:54:29    153s] (I)       Lv  Step                                   %      Real       CPU 
[04/21 19:54:29    153s] (I)      ------------------------------------------------------------------
[04/21 19:54:29    153s] (I)        0  Early Global Route               100.00%  0.11 sec  0.11 sec 
[04/21 19:54:29    153s] (I)        1  Early Global Route kernel         97.84%  0.11 sec  0.11 sec 
[04/21 19:54:29    153s] (I)        2  Import and model                  51.68%  0.06 sec  0.06 sec 
[04/21 19:54:29    153s] (I)        2  Global Routing                    43.41%  0.05 sec  0.05 sec 
[04/21 19:54:29    153s] (I)        2  Export cong map                    1.15%  0.00 sec  0.00 sec 
[04/21 19:54:29    153s] (I)        3  Net group 1                       39.68%  0.04 sec  0.04 sec 
[04/21 19:54:29    153s] (I)        3  Create route DB                   34.95%  0.04 sec  0.04 sec 
[04/21 19:54:29    153s] (I)        3  Create place DB                   13.51%  0.01 sec  0.01 sec 
[04/21 19:54:29    153s] (I)        3  Initialization                     2.09%  0.00 sec  0.00 sec 
[04/21 19:54:29    153s] (I)        3  Create route kernel                2.07%  0.00 sec  0.00 sec 
[04/21 19:54:29    153s] (I)        3  Export 2D cong map                 0.14%  0.00 sec  0.00 sec 
[04/21 19:54:29    153s] (I)        3  Others data preparation            0.00%  0.00 sec  0.00 sec 
[04/21 19:54:29    153s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[04/21 19:54:29    153s] (I)        4  Import route data (1T)            34.78%  0.04 sec  0.04 sec 
[04/21 19:54:29    153s] (I)        4  Phase 1l                          20.91%  0.02 sec  0.02 sec 
[04/21 19:54:29    153s] (I)        4  Import place data                 13.46%  0.01 sec  0.01 sec 
[04/21 19:54:29    153s] (I)        4  Phase 1a                           8.86%  0.01 sec  0.01 sec 
[04/21 19:54:29    153s] (I)        4  Generate topology                  4.88%  0.01 sec  0.01 sec 
[04/21 19:54:29    153s] (I)        4  Phase 1b                           3.28%  0.00 sec  0.00 sec 
[04/21 19:54:29    153s] (I)        4  Phase 1e                           0.10%  0.00 sec  0.00 sec 
[04/21 19:54:29    153s] (I)        4  Phase 1c                           0.01%  0.00 sec  0.00 sec 
[04/21 19:54:29    153s] (I)        4  Phase 1d                           0.01%  0.00 sec  0.00 sec 
[04/21 19:54:29    153s] (I)        5  Layer assignment (1T)             20.47%  0.02 sec  0.02 sec 
[04/21 19:54:29    153s] (I)        5  Read blockages ( Layer 1-5 )      15.13%  0.02 sec  0.02 sec 
[04/21 19:54:29    153s] (I)        5  Read nets                         11.46%  0.01 sec  0.01 sec 
[04/21 19:54:29    153s] (I)        5  Model blockage capacity            8.92%  0.01 sec  0.01 sec 
[04/21 19:54:29    153s] (I)        5  Pattern routing (1T)               7.57%  0.01 sec  0.01 sec 
[04/21 19:54:29    153s] (I)        5  Read prerouted                     5.69%  0.01 sec  0.01 sec 
[04/21 19:54:29    153s] (I)        5  Read instances and placement       3.44%  0.00 sec  0.00 sec 
[04/21 19:54:29    153s] (I)        5  Add via demand to 2D               1.11%  0.00 sec  0.00 sec 
[04/21 19:54:29    153s] (I)        5  Set up via pillars                 0.04%  0.00 sec  0.00 sec 
[04/21 19:54:29    153s] (I)        5  Initialize 3D grid graph           0.03%  0.00 sec  0.00 sec 
[04/21 19:54:29    153s] (I)        5  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[04/21 19:54:29    153s] (I)        5  Route legalization                 0.00%  0.00 sec  0.00 sec 
[04/21 19:54:29    153s] (I)        6  Read instance blockages           14.17%  0.02 sec  0.02 sec 
[04/21 19:54:29    153s] (I)        6  Initialize 3D capacity             8.51%  0.01 sec  0.01 sec 
[04/21 19:54:29    153s] (I)        6  Read PG blockages                  0.31%  0.00 sec  0.00 sec 
[04/21 19:54:29    153s] (I)        6  Read halo blockages                0.03%  0.00 sec  0.00 sec 
[04/21 19:54:29    153s] (I)        6  Read clock blockages               0.01%  0.00 sec  0.00 sec 
[04/21 19:54:29    153s] (I)        6  Read other blockages               0.00%  0.00 sec  0.00 sec 
[04/21 19:54:29    153s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[04/21 19:54:29    153s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[04/21 19:54:29    153s] (I)        7  Allocate memory for PG via list    0.01%  0.00 sec  0.00 sec 
[04/21 19:54:29    153s] Running post-eGR process
[04/21 19:54:29    153s] OPERPROF: Starting HotSpotCal at level 1, MEM:3482.6M, EPOCH TIME: 1745240069.135562
[04/21 19:54:29    153s] [hotspot] +------------+---------------+---------------+
[04/21 19:54:29    153s] [hotspot] |            |   max hotspot | total hotspot |
[04/21 19:54:29    153s] [hotspot] +------------+---------------+---------------+
[04/21 19:54:29    153s] [hotspot] | normalized |          0.00 |          0.00 |
[04/21 19:54:29    153s] [hotspot] +------------+---------------+---------------+
[04/21 19:54:29    153s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/21 19:54:29    153s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/21 19:54:29    153s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:3498.6M, EPOCH TIME: 1745240069.136615
[04/21 19:54:29    153s] [hotspot] Hotspot report including placement blocked areas
[04/21 19:54:29    153s] OPERPROF: Starting HotSpotCal at level 1, MEM:3498.6M, EPOCH TIME: 1745240069.136746
[04/21 19:54:29    153s] [hotspot] +------------+---------------+---------------+
[04/21 19:54:29    153s] [hotspot] |            |   max hotspot | total hotspot |
[04/21 19:54:29    153s] [hotspot] +------------+---------------+---------------+
[04/21 19:54:29    153s] [hotspot] | normalized |          0.00 |          0.00 |
[04/21 19:54:29    153s] [hotspot] +------------+---------------+---------------+
[04/21 19:54:29    153s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/21 19:54:29    153s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/21 19:54:29    153s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:3498.6M, EPOCH TIME: 1745240069.137496
[04/21 19:54:29    153s] Reported timing to dir ./timingReports
[04/21 19:54:29    153s] **optDesign ... cpu = 0:00:35, real = 0:00:48, mem = 3092.8M, totSessionCpu=0:02:34 **
[04/21 19:54:29    153s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3498.6M, EPOCH TIME: 1745240069.141785
[04/21 19:54:29    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:29    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:29    153s] 
[04/21 19:54:29    153s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:54:29    153s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:54:29    153s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.009, REAL:0.009, MEM:3498.6M, EPOCH TIME: 1745240069.150327
[04/21 19:54:29    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:54:29    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:30    154s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 view_ss_v1p08_125c 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.049  | 47.814  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  3958   |  2134   |    1    |  3174   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.951%
Routing Overflow: 0.00% H and 0.07% V
------------------------------------------------------------------

[04/21 19:54:30    154s] Begin: Collecting metrics
[04/21 19:54:30    154s] **INFO: Starting Blocking QThread with 1 CPU
[04/21 19:54:30    154s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[04/21 19:54:30      0s] *** QThread MetricCollect [begin] (optDesign #1) : mem = 0.7M
[04/21 19:54:30      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.0, real=0:00:00.0, peak res=3111.6M, current mem=2391.1M)
[04/21 19:54:30      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2415.0M, current mem=2409.8M)
[04/21 19:54:30      0s] *** QThread MetricCollect [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), mem = 0.7M
[04/21 19:54:30      0s] 
[04/21 19:54:30      0s] =============================================================================================
[04/21 19:54:30      0s]  Step TAT Report : QThreadWorker #1 / optDesign #1                              23.30-p003_1
[04/21 19:54:30      0s] =============================================================================================
[04/21 19:54:30      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:54:30      0s] ---------------------------------------------------------------------------------------------
[04/21 19:54:30      0s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[04/21 19:54:30      0s] ---------------------------------------------------------------------------------------------
[04/21 19:54:30      0s]  QThreadWorker #1 TOTAL             0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[04/21 19:54:30      0s] ---------------------------------------------------------------------------------------------
[04/21 19:54:30      0s] 

[04/21 19:54:30    154s]  
_______________________________________________________________________
[04/21 19:54:30    154s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[04/21 19:54:30    154s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[04/21 19:54:30    154s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[04/21 19:54:30    154s] |-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[04/21 19:54:30    154s] | initial_summary         |     0.124 |    0.000 |           |        0 |       69.57 |            |              | 0:00:03  |        3473 |    1 |   1 |
[04/21 19:54:30    154s] | route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        3474 |      |     |
[04/21 19:54:30    154s] | simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        3490 |      |     |
[04/21 19:54:30    154s] | excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        3490 |      |     |
[04/21 19:54:30    154s] | drv_fixing              |     0.000 |   32.091 |         0 |        0 |       68.99 |            |              | 0:00:01  |        3505 |    1 |   0 |
[04/21 19:54:30    154s] | global_opt              |           |   32.091 |           |        0 |       68.99 |            |              | 0:00:01  |        3486 |      |     |
[04/21 19:54:30    154s] | global_opt_2            |           |   32.091 |           |        0 |       68.99 |            |              | 0:00:01  |        3487 |      |     |
[04/21 19:54:30    154s] | area_reclaiming         |     0.000 |   32.091 |         0 |        0 |       68.94 |            |              | 0:00:02  |        3499 |      |     |
[04/21 19:54:30    154s] | drv_fixing_2            |     0.000 |   32.091 |         0 |        0 |       68.94 |            |              | 0:00:01  |        3502 |    0 |   0 |
[04/21 19:54:30    154s] | area_reclaiming_2       |     0.000 |   32.160 |         0 |        0 |       68.92 |            |              | 0:00:02  |        3530 |      |     |
[04/21 19:54:30    154s] | area_reclaiming_3       |     0.000 |   32.160 |         0 |        0 |       68.92 |            |              | 0:00:02  |        3515 |      |     |
[04/21 19:54:30    154s] | local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:07  |        3502 |      |     |
[04/21 19:54:30    154s] | global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:00  |        3457 |      |     |
[04/21 19:54:30    154s] | route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        3457 |      |     |
[04/21 19:54:30    154s] | drv_eco_fixing          |    -2.814 |   -2.814 |        -9 |       -9 |       68.93 |            |              | 0:00:01  |        3553 |    1 |   0 |
[04/21 19:54:30    154s] | tns_eco_fixing          |     0.049 |    0.000 |         0 |        0 |       68.95 |            |              | 0:00:08  |        3638 |      |     |
[04/21 19:54:30    154s] | final_summary           |     0.049 |    0.000 |           |        0 |       68.95 |       0.00 |         0.00 | 0:00:01  |        3523 |    0 |   0 |
[04/21 19:54:30    154s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[04/21 19:54:30    154s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3111.6M, current mem=3093.6M)

[04/21 19:54:30    154s] End: Collecting metrics
[04/21 19:54:30    154s] **optDesign ... cpu = 0:00:36, real = 0:00:49, mem = 3093.6M, totSessionCpu=0:02:34 **
[04/21 19:54:30    154s] 
[04/21 19:54:30    154s] TimeStamp Deleting Cell Server Begin ...
[04/21 19:54:30    154s] Deleting Lib Analyzer.
[04/21 19:54:30    154s] 
[04/21 19:54:30    154s] TimeStamp Deleting Cell Server End ...
[04/21 19:54:30    154s] *** Finished optDesign ***
[04/21 19:54:30    154s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/21 19:54:30    154s] UM:*                                                                   final
[04/21 19:54:30    154s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/21 19:54:30    154s] UM:*                                                                   opt_design_postcts
[04/21 19:54:30    154s] Info: final physical memory for 2 CRR processes is 967.25MB.
[04/21 19:54:31    154s] Info: Summary of CRR changes:
[04/21 19:54:31    154s]       - Timing transform commits:       0
[04/21 19:54:31    154s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/21 19:54:31    154s] Info: Destroy the CCOpt slew target map.
[04/21 19:54:31    154s] 
[04/21 19:54:31    154s] *** Summary of all messages that are not suppressed in this session:
[04/21 19:54:31    154s] Severity  ID               Count  Summary                                  
[04/21 19:54:31    154s] WARNING   IMPPTN-1250          3  Pin placement has been enabled on metal ...
[04/21 19:54:31    154s] WARNING   IMPEXT-6197          2  The Cap table file is not specified. Thi...
[04/21 19:54:31    154s] WARNING   IMPEXT-3530          2  The process node is not set. Use the com...
[04/21 19:54:31    154s] WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
[04/21 19:54:31    154s] WARNING   IMPCCOPT-2231        1  CCOpt data structures have been affected...
[04/21 19:54:31    154s] *** Message Summary: 9 warning(s), 0 error(s)
[04/21 19:54:31    154s] 
[04/21 19:54:31    154s] clean pInstBBox. size 0
[04/21 19:54:31    154s] Cell ATmega328pb LLGs are deleted
[04/21 19:54:31    154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:31    154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:31    154s] Info: pop threads available for lower-level modules during optimization.
[04/21 19:54:31    154s] *** optDesign #1 [finish] () : cpu/real = 0:00:36.5/0:00:50.4 (0.7), totSession cpu/real = 0:02:34.6/0:04:55.1 (0.5), mem = 3498.7M
[04/21 19:54:31    154s] 
[04/21 19:54:31    154s] =============================================================================================
[04/21 19:54:31    154s]  Final TAT Report : optDesign #1                                                23.30-p003_1
[04/21 19:54:31    154s] =============================================================================================
[04/21 19:54:31    154s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:54:31    154s] ---------------------------------------------------------------------------------------------
[04/21 19:54:31    154s] [ InitOpt                ]      1   0:00:08.0  (  15.8 % )     0:00:11.1 /  0:00:05.0    0.5
[04/21 19:54:31    154s] [ TnsOpt                 ]      1   0:00:07.4  (  14.7 % )     0:00:07.7 /  0:00:01.2    0.2
[04/21 19:54:31    154s] [ GlobalOpt              ]      2   0:00:01.8  (   3.6 % )     0:00:01.8 /  0:00:01.8    1.0
[04/21 19:54:31    154s] [ DrvOpt                 ]      4   0:00:03.6  (   7.0 % )     0:00:04.0 /  0:00:04.0    1.0
[04/21 19:54:31    154s] [ SimplifyNetlist        ]      1   0:00:00.9  (   1.7 % )     0:00:00.9 /  0:00:00.9    1.0
[04/21 19:54:31    154s] [ AreaOpt                ]      3   0:00:06.3  (  12.5 % )     0:00:06.5 /  0:00:06.6    1.0
[04/21 19:54:31    154s] [ ViewPruning            ]     12   0:00:00.3  (   0.7 % )     0:00:00.9 /  0:00:01.0    1.0
[04/21 19:54:31    154s] [ OptSummaryReport       ]      3   0:00:00.0  (   0.1 % )     0:00:04.0 /  0:00:03.8    0.9
[04/21 19:54:31    154s] [ MetricReport           ]     17   0:00:01.9  (   3.8 % )     0:00:01.9 /  0:00:01.7    0.9
[04/21 19:54:31    154s] [ DrvReport              ]      3   0:00:00.5  (   1.1 % )     0:00:00.5 /  0:00:00.3    0.7
[04/21 19:54:31    154s] [ CongRefineRouteType    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[04/21 19:54:31    154s] [ LocalWireReclaim       ]      1   0:00:00.0  (   0.1 % )     0:00:06.6 /  0:00:06.6    1.0
[04/21 19:54:31    154s] [ SlackTraversorInit     ]      7   0:00:00.1  (   0.1 % )     0:00:00.2 /  0:00:00.3    1.0
[04/21 19:54:31    154s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:31    154s] [ PlacerInterfaceInit    ]      3   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:54:31    154s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:31    154s] [ ReportCapViolation     ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    1.0
[04/21 19:54:31    154s] [ RefinePlace            ]      5   0:00:07.5  (  14.9 % )     0:00:07.5 /  0:00:07.5    1.0
[04/21 19:54:31    154s] [ DetailPlaceInit        ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[04/21 19:54:31    154s] [ EarlyGlobalRoute       ]      2   0:00:00.4  (   0.7 % )     0:00:00.4 /  0:00:00.4    1.0
[04/21 19:54:31    154s] [ ExtractRC              ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[04/21 19:54:31    154s] [ UpdateTimingGraph      ]      7   0:00:00.3  (   0.7 % )     0:00:06.4 /  0:00:06.4    1.0
[04/21 19:54:31    154s] [ FullDelayCalc          ]      4   0:00:05.3  (  10.6 % )     0:00:05.3 /  0:00:05.3    1.0
[04/21 19:54:31    154s] [ TimingUpdate           ]     38   0:00:03.0  (   5.9 % )     0:00:03.0 /  0:00:03.0    1.0
[04/21 19:54:31    154s] [ TimingReport           ]      3   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.1    1.0
[04/21 19:54:31    154s] [ GenerateReports        ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[04/21 19:54:31    154s] [ IncrTimingUpdate       ]      7   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.1
[04/21 19:54:31    154s] [ MISC                   ]          0:00:02.3  (   4.5 % )     0:00:02.3 /  0:00:01.3    0.6
[04/21 19:54:31    154s] ---------------------------------------------------------------------------------------------
[04/21 19:54:31    154s]  optDesign #1 TOTAL                 0:00:50.4  ( 100.0 % )     0:00:50.4 /  0:00:36.5    0.7
[04/21 19:54:31    154s] ---------------------------------------------------------------------------------------------
[04/21 19:54:31    154s] 
[04/21 19:54:31    154s] <CMD> optDesign -postCTS -hold
[04/21 19:54:31    154s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3042.0M, totSessionCpu=0:02:35 **
[04/21 19:54:31    154s] 
[04/21 19:54:31    154s] Active Setup views: view_ss_v1p08_125c 
[04/21 19:54:31    154s] *** optDesign #2 [begin] () : totSession cpu/real = 0:02:34.6/0:04:55.1 (0.5), mem = 3455.7M
[04/21 19:54:31    154s] Info: 1 threads available for lower-level modules during optimization.
[04/21 19:54:31    154s] GigaOpt running with 1 threads.
[04/21 19:54:31    154s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:02:34.6/0:04:55.1 (0.5), mem = 3455.7M
[04/21 19:54:31    154s] **INFO: User settings:
[04/21 19:54:31    154s] setDesignMode -bottomRoutingLayer                              METAL1
[04/21 19:54:31    154s] setDesignMode -topRoutingLayer                                 METAL5
[04/21 19:54:31    154s] setExtractRCMode -engine                                       preRoute
[04/21 19:54:31    154s] setUsefulSkewMode -opt_skew_eco_route                          false
[04/21 19:54:31    154s] setDelayCalMode -enable_high_fanout                            true
[04/21 19:54:31    154s] setDelayCalMode -eng_enablePrePlacedFlow                       false
[04/21 19:54:31    154s] setDelayCalMode -engine                                        aae
[04/21 19:54:31    154s] setDelayCalMode -ignoreNetLoad                                 false
[04/21 19:54:31    154s] setDelayCalMode -socv_accuracy_mode                            low
[04/21 19:54:31    154s] setOptMode -opt_view_pruning_hold_views_active_list            { view_ss_v1p08_125c view_ff_v1p32 }
[04/21 19:54:31    154s] setOptMode -opt_view_pruning_setup_views_active_list           { view_ss_v1p08_125c view_ff_v1p32 }
[04/21 19:54:31    154s] setOptMode -opt_view_pruning_setup_views_persistent_list       { view_ss_v1p08_125c}
[04/21 19:54:31    154s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { view_ss_v1p08_125c}
[04/21 19:54:31    154s] setOptMode -opt_drv_margin                                     0
[04/21 19:54:31    154s] setOptMode -opt_enable_podv2_clock_opt_flow                    true
[04/21 19:54:31    154s] setOptMode -opt_drv                                            true
[04/21 19:54:31    154s] setOptMode -opt_resize_flip_flops                              true
[04/21 19:54:31    154s] setOptMode -opt_view_pruning_placement_setup_view_list         { view_ss_v1p08_125c  }
[04/21 19:54:31    154s] setOptMode -opt_preserve_all_sequential                        false
[04/21 19:54:31    154s] setOptMode -opt_setup_target_slack                             0
[04/21 19:54:31    154s] setPlaceMode -place_global_place_io_pins                       true
[04/21 19:54:31    154s] setAnalysisMode -analysisType                                  onChipVariation
[04/21 19:54:31    154s] setAnalysisMode -checkType                                     setup
[04/21 19:54:31    154s] setAnalysisMode -clkSrcPath                                    true
[04/21 19:54:31    154s] setAnalysisMode -clockPropagation                              sdcControl
[04/21 19:54:31    154s] setAnalysisMode -cppr                                          both
[04/21 19:54:31    154s] setAnalysisMode -skew                                          true
[04/21 19:54:31    154s] setAnalysisMode -usefulSkew                                    true
[04/21 19:54:31    154s] 
[04/21 19:54:31    154s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/21 19:54:31    154s] 
[04/21 19:54:31    154s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/21 19:54:31    154s] Summary for sequential cells identification: 
[04/21 19:54:31    154s]   Identified SBFF number: 158
[04/21 19:54:31    154s]   Identified MBFF number: 0
[04/21 19:54:31    154s]   Identified SB Latch number: 24
[04/21 19:54:31    154s]   Identified MB Latch number: 0
[04/21 19:54:31    154s]   Not identified SBFF number: 0
[04/21 19:54:31    154s]   Not identified MBFF number: 0
[04/21 19:54:31    154s]   Not identified SB Latch number: 0
[04/21 19:54:31    154s]   Not identified MB Latch number: 0
[04/21 19:54:31    154s]   Number of sequential cells which are not FFs: 26
[04/21 19:54:31    154s]  Visiting view : view_ss_v1p08_125c
[04/21 19:54:31    154s]    : PowerDomain = none : Weighted F : unweighted  = 79.20 (1.000) with rcCorner = 0
[04/21 19:54:31    154s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:54:31    154s]  Visiting view : view_ss_v1p08_125c
[04/21 19:54:31    154s]    : PowerDomain = none : Weighted F : unweighted  = 79.20 (1.000) with rcCorner = 0
[04/21 19:54:31    154s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:54:31    154s] TLC MultiMap info (StdDelay):
[04/21 19:54:31    154s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + no RcCorner := 71.4ps
[04/21 19:54:31    154s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + rc_worst := 79.2ps
[04/21 19:54:31    154s]  Setting StdDelay to: 79.2ps
[04/21 19:54:31    154s] 
[04/21 19:54:31    154s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/21 19:54:31    154s] Need call spDPlaceInit before registerPrioInstLoc.
[04/21 19:54:31    154s] OPERPROF: Starting DPlace-Init at level 1, MEM:3459.7M, EPOCH TIME: 1745240071.634756
[04/21 19:54:31    154s] Processing tracks to init pin-track alignment.
[04/21 19:54:31    154s] z: 2, totalTracks: 1
[04/21 19:54:31    154s] z: 4, totalTracks: 1
[04/21 19:54:31    154s] z: 6, totalTracks: 1
[04/21 19:54:31    154s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:54:31    154s] Cell ATmega328pb LLGs are deleted
[04/21 19:54:31    154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:31    154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:31    154s] # Building ATmega328pb llgBox search-tree.
[04/21 19:54:31    154s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3459.7M, EPOCH TIME: 1745240071.640010
[04/21 19:54:31    154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:31    154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:31    154s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3459.7M, EPOCH TIME: 1745240071.640258
[04/21 19:54:31    154s] Max number of tech site patterns supported in site array is 256.
[04/21 19:54:31    154s] Core basic site is HD_CoreSite
[04/21 19:54:31    154s] After signature check, allow fast init is true, keep pre-filter is true.
[04/21 19:54:31    154s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/21 19:54:31    154s] Fast DP-INIT is on for default
[04/21 19:54:31    154s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/21 19:54:31    154s] Atter site array init, number of instance map data is 0.
[04/21 19:54:31    154s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.008, REAL:0.008, MEM:3459.7M, EPOCH TIME: 1745240071.648383
[04/21 19:54:31    154s] 
[04/21 19:54:31    154s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:54:31    154s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:54:31    154s] OPERPROF:     Starting CMU at level 3, MEM:3459.7M, EPOCH TIME: 1745240071.649051
[04/21 19:54:31    154s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3459.7M, EPOCH TIME: 1745240071.649546
[04/21 19:54:31    154s] 
[04/21 19:54:31    154s] Bad Lib Cell Checking (CMU) is done! (0)
[04/21 19:54:31    154s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:3459.7M, EPOCH TIME: 1745240071.649981
[04/21 19:54:31    154s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3459.7M, EPOCH TIME: 1745240071.650000
[04/21 19:54:31    154s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3459.7M, EPOCH TIME: 1745240071.650045
[04/21 19:54:31    154s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3459.7MB).
[04/21 19:54:31    154s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.017, REAL:0.017, MEM:3459.7M, EPOCH TIME: 1745240071.651456
[04/21 19:54:31    154s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3459.7M, EPOCH TIME: 1745240071.651548
[04/21 19:54:31    154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:54:31    154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:31    154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:31    154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:31    154s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.015, REAL:0.015, MEM:3455.7M, EPOCH TIME: 1745240071.666170
[04/21 19:54:31    154s] 
[04/21 19:54:31    154s] Creating Lib Analyzer ...
[04/21 19:54:31    154s] Total number of usable buffers from Lib Analyzer: 38 ( CLKBUFHDV2 CLKBUFHDV1 CLKBUFHDV0 BUFHDVL BUFHDV2RD BUFHDV2 BUFHDV1RD BUFHDV1 BUFHDV0RD BUFHDV0 CLKBUFHDV4 CLKBUFHDV3 BUFHDV4 BUFHDV3RD BUFHDV3 BUFHDV4RD CLKBUFHDV6 BUFHDV6RD BUFHDV6 DEL1HDV4 CLKBUFHDV8 BUFHDV8 BUFHDV8RD CLKBUFHDV12 BUFHDV12 CLKBUFHDV16 BUFHDV12RD BUFHDV16 CLKBUFHDV20 BUFHDV20 BUFHDV16RD CLKBUFHDV24 BUFHDV24 BUFHDV20RD CLKBUFHDV32 BUFHDV24RD BUFHDV32 BUFHDV32RD)
[04/21 19:54:31    154s] Total number of usable inverters from Lib Analyzer: 24 ( INHDVL INHDV2 INHDV1 INHDV0 CLKINHDV2 CLKINHDV1 CLKINHDV0 INHDV4 INHDV3 CLKINHDV4 CLKINHDV3 INHDV6 CLKINHDV6 INHDV8 CLKINHDV8 INHDV12 CLKINHDV12 CLKINHDV16 INHDV16 CLKINHDV20 INHDV20 CLKINHDV24 INHDV24 INHDV32)
[04/21 19:54:31    154s] Total number of usable delay cells from Lib Analyzer: 15 ( DEL1HDV2 DEL1HDV1 DEL1HDV0 DEL2HDV2 DEL2HDV1 DEL2HDV0 DEL3HDV2 DEL3HDV1 DEL3HDV0 DEL2HDV4 DEL4HDV2 DEL4HDV1 DEL4HDV0 DEL3HDV4 DEL4HDV4)
[04/21 19:54:31    154s] 
[04/21 19:54:31    154s] {RT rc_worst 0 2 5  0}
[04/21 19:54:32    155s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:35 mem=3461.8M
[04/21 19:54:32    155s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:35 mem=3461.8M
[04/21 19:54:32    155s] Creating Lib Analyzer, finished. 
[04/21 19:54:32    155s] **INFO: Using Advanced Metric Collection system.
[04/21 19:54:32    155s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 3047.4M, totSessionCpu=0:02:35 **
[04/21 19:54:32    155s] #optDebug: { P: 90 W: 5201 FE: standard PE: none LDR: 1}
[04/21 19:54:32    155s] *** optDesign -postCTS ***
[04/21 19:54:32    155s] DRC Margin: user margin 0.0
[04/21 19:54:32    155s] Hold Target Slack: user slack 0
[04/21 19:54:32    155s] Setup Target Slack: user slack 0;
[04/21 19:54:32    155s] setUsefulSkewMode -opt_skew_eco_route false
[04/21 19:54:32    155s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3461.8M, EPOCH TIME: 1745240072.158738
[04/21 19:54:32    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:32    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:32    155s] 
[04/21 19:54:32    155s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:54:32    155s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:54:32    155s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.008, MEM:3461.8M, EPOCH TIME: 1745240072.166660
[04/21 19:54:32    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:54:32    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:32    155s] 
[04/21 19:54:32    155s] TimeStamp Deleting Cell Server Begin ...
[04/21 19:54:32    155s] Deleting Lib Analyzer.
[04/21 19:54:32    155s] 
[04/21 19:54:32    155s] TimeStamp Deleting Cell Server End ...
[04/21 19:54:32    155s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/21 19:54:32    155s] 
[04/21 19:54:32    155s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/21 19:54:32    155s] Summary for sequential cells identification: 
[04/21 19:54:32    155s]   Identified SBFF number: 158
[04/21 19:54:32    155s]   Identified MBFF number: 0
[04/21 19:54:32    155s]   Identified SB Latch number: 24
[04/21 19:54:32    155s]   Identified MB Latch number: 0
[04/21 19:54:32    155s]   Not identified SBFF number: 0
[04/21 19:54:32    155s]   Not identified MBFF number: 0
[04/21 19:54:32    155s]   Not identified SB Latch number: 0
[04/21 19:54:32    155s]   Not identified MB Latch number: 0
[04/21 19:54:32    155s]   Number of sequential cells which are not FFs: 26
[04/21 19:54:32    155s]  Visiting view : view_ss_v1p08_125c
[04/21 19:54:32    155s]    : PowerDomain = none : Weighted F : unweighted  = 79.20 (1.000) with rcCorner = 0
[04/21 19:54:32    155s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:54:32    155s]  Visiting view : view_ss_v1p08_125c
[04/21 19:54:32    155s]    : PowerDomain = none : Weighted F : unweighted  = 79.20 (1.000) with rcCorner = 0
[04/21 19:54:32    155s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:54:32    155s] TLC MultiMap info (StdDelay):
[04/21 19:54:32    155s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + no RcCorner := 71.4ps
[04/21 19:54:32    155s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + rc_worst := 79.2ps
[04/21 19:54:32    155s]  Setting StdDelay to: 79.2ps
[04/21 19:54:32    155s] 
[04/21 19:54:32    155s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/21 19:54:32    155s] 
[04/21 19:54:32    155s] TimeStamp Deleting Cell Server Begin ...
[04/21 19:54:32    155s] 
[04/21 19:54:32    155s] TimeStamp Deleting Cell Server End ...
[04/21 19:54:32    155s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3461.8M, EPOCH TIME: 1745240072.241495
[04/21 19:54:32    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:32    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:32    155s] Cell ATmega328pb LLGs are deleted
[04/21 19:54:32    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:32    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:32    155s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3455.8M, EPOCH TIME: 1745240072.241916
[04/21 19:54:32    155s] Start to check current routing status for nets...
[04/21 19:54:32    155s] All nets are already routed correctly.
[04/21 19:54:32    155s] End to check current routing status for nets (mem=3455.8M)
[04/21 19:54:32    155s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:02:35.4/0:04:55.9 (0.5), mem = 3455.8M
[04/21 19:54:32    155s] 
[04/21 19:54:32    155s] =============================================================================================
[04/21 19:54:32    155s]  Step TAT Report : InitOpt #1 / optDesign #2                                    23.30-p003_1
[04/21 19:54:32    155s] =============================================================================================
[04/21 19:54:32    155s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:54:32    155s] ---------------------------------------------------------------------------------------------
[04/21 19:54:32    155s] [ CellServerInit         ]      2   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    0.8
[04/21 19:54:32    155s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  65.6 % )     0:00:00.5 /  0:00:00.5    1.0
[04/21 19:54:32    155s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:32    155s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:32    155s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.6
[04/21 19:54:32    155s] [ MISC                   ]          0:00:00.2  (  28.4 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 19:54:32    155s] ---------------------------------------------------------------------------------------------
[04/21 19:54:32    155s]  InitOpt #1 TOTAL                   0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[04/21 19:54:32    155s] ---------------------------------------------------------------------------------------------
[04/21 19:54:32    155s] 
[04/21 19:54:32    155s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[04/21 19:54:32    155s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:35 mem=3455.8M
[04/21 19:54:32    155s] OPERPROF: Starting DPlace-Init at level 1, MEM:3455.8M, EPOCH TIME: 1745240072.259095
[04/21 19:54:32    155s] Processing tracks to init pin-track alignment.
[04/21 19:54:32    155s] z: 2, totalTracks: 1
[04/21 19:54:32    155s] z: 4, totalTracks: 1
[04/21 19:54:32    155s] z: 6, totalTracks: 1
[04/21 19:54:32    155s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:54:32    155s] Cell ATmega328pb LLGs are deleted
[04/21 19:54:32    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:32    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:32    155s] # Building ATmega328pb llgBox search-tree.
[04/21 19:54:32    155s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3455.8M, EPOCH TIME: 1745240072.262444
[04/21 19:54:32    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:32    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:32    155s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3455.8M, EPOCH TIME: 1745240072.262659
[04/21 19:54:32    155s] Max number of tech site patterns supported in site array is 256.
[04/21 19:54:32    155s] Core basic site is HD_CoreSite
[04/21 19:54:32    155s] After signature check, allow fast init is true, keep pre-filter is true.
[04/21 19:54:32    155s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/21 19:54:32    155s] Fast DP-INIT is on for default
[04/21 19:54:32    155s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/21 19:54:32    155s] Atter site array init, number of instance map data is 0.
[04/21 19:54:32    155s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.008, REAL:0.008, MEM:3455.8M, EPOCH TIME: 1745240072.270438
[04/21 19:54:32    155s] 
[04/21 19:54:32    155s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:54:32    155s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:54:32    155s] 
[04/21 19:54:32    155s]  Skipping Bad Lib Cell Checking (CMU) !
[04/21 19:54:32    155s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.009, REAL:0.009, MEM:3455.8M, EPOCH TIME: 1745240072.271507
[04/21 19:54:32    155s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3455.8M, EPOCH TIME: 1745240072.271536
[04/21 19:54:32    155s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:3455.8M, EPOCH TIME: 1745240072.272160
[04/21 19:54:32    155s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3455.8MB).
[04/21 19:54:32    155s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.014, MEM:3455.8M, EPOCH TIME: 1745240072.272777
[04/21 19:54:32    155s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:35 mem=3455.8M
[04/21 19:54:32    155s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3455.8M, EPOCH TIME: 1745240072.279122
[04/21 19:54:32    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:54:32    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:32    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:32    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:32    155s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.013, REAL:0.013, MEM:3455.8M, EPOCH TIME: 1745240072.291969
[04/21 19:54:32    155s] *** Enable all active views. ***
[04/21 19:54:32    155s] GigaOpt Hold Optimizer is used
[04/21 19:54:32    155s] GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[04/21 19:54:32    155s] End AAE Lib Interpolated Model. (MEM=3455.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:54:32    155s] 
[04/21 19:54:32    155s] Creating Lib Analyzer ...
[04/21 19:54:32    155s] 
[04/21 19:54:32    155s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/21 19:54:32    155s] Summary for sequential cells identification: 
[04/21 19:54:32    155s]   Identified SBFF number: 158
[04/21 19:54:32    155s]   Identified MBFF number: 0
[04/21 19:54:32    155s]   Identified SB Latch number: 24
[04/21 19:54:32    155s]   Identified MB Latch number: 0
[04/21 19:54:32    155s]   Not identified SBFF number: 0
[04/21 19:54:32    155s]   Not identified MBFF number: 0
[04/21 19:54:32    155s]   Not identified SB Latch number: 0
[04/21 19:54:32    155s]   Not identified MB Latch number: 0
[04/21 19:54:32    155s]   Number of sequential cells which are not FFs: 26
[04/21 19:54:32    155s]  Visiting view : view_ss_v1p08_125c
[04/21 19:54:32    155s]    : PowerDomain = none : Weighted F : unweighted  = 79.20 (1.000) with rcCorner = 0
[04/21 19:54:32    155s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:54:32    155s]  Visiting view : view_ff_v1p32
[04/21 19:54:32    155s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = 1
[04/21 19:54:32    155s]    : PowerDomain = none : Weighted F : unweighted  = 25.20 (1.000) with rcCorner = -1
[04/21 19:54:32    155s]  Visiting view : view_ss_v1p08_125c
[04/21 19:54:32    155s]    : PowerDomain = none : Weighted F : unweighted  = 79.20 (1.000) with rcCorner = 0
[04/21 19:54:32    155s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:54:32    155s]  Visiting view : view_ff_v1p32
[04/21 19:54:32    155s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = 1
[04/21 19:54:32    155s]    : PowerDomain = none : Weighted F : unweighted  = 25.20 (1.000) with rcCorner = -1
[04/21 19:54:32    155s] TLC MultiMap info (StdDelay):
[04/21 19:54:32    155s]   : delay_corner_ff_v1p32 + scc013ull_hd_rvt_ff_v1p32_-40c_basic + 1 + no RcCorner := 25.2ps
[04/21 19:54:32    155s]   : delay_corner_ff_v1p32 + scc013ull_hd_rvt_ff_v1p32_-40c_basic + 1 + rc_best := 26.5ps
[04/21 19:54:32    155s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + no RcCorner := 71.4ps
[04/21 19:54:32    155s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + rc_worst := 79.2ps
[04/21 19:54:32    155s]  Setting StdDelay to: 79.2ps
[04/21 19:54:32    155s] 
[04/21 19:54:32    155s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/21 19:54:32    155s] Total number of usable buffers from Lib Analyzer: 26 ( CLKBUFHDV1 BUFHDVL BUFHDV2RD BUFHDV2 BUFHDV1 BUFHDV0 CLKBUFHDV4 BUFHDV4 BUFHDV3RD BUFHDV3 BUFHDV4RD CLKBUFHDV6 BUFHDV6RD DEL1HDV4 CLKBUFHDV8 BUFHDV8 BUFHDV8RD CLKBUFHDV12 BUFHDV12RD BUFHDV16 CLKBUFHDV20 BUFHDV16RD CLKBUFHDV24 BUFHDV20RD BUFHDV24RD BUFHDV32RD)
[04/21 19:54:32    155s] Total number of usable inverters from Lib Analyzer: 24 ( INHDVL INHDV2 INHDV1 INHDV0 CLKINHDV2 CLKINHDV1 CLKINHDV0 INHDV4 INHDV3 CLKINHDV4 CLKINHDV3 INHDV6 CLKINHDV6 INHDV8 CLKINHDV8 INHDV12 CLKINHDV12 CLKINHDV16 INHDV16 CLKINHDV20 INHDV20 CLKINHDV24 INHDV24 INHDV32)
[04/21 19:54:32    155s] Total number of usable delay cells from Lib Analyzer: 14 ( DEL1HDV2 DEL1HDV1 DEL1HDV0 DEL2HDV1 DEL2HDV0 DEL3HDV2 DEL3HDV1 DEL3HDV0 DEL2HDV4 DEL4HDV2 DEL4HDV1 DEL4HDV0 DEL3HDV4 DEL4HDV4)
[04/21 19:54:32    155s] 
[04/21 19:54:32    155s] {RT rc_worst 0 2 5  0}
[04/21 19:54:32    155s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:36 mem=3463.8M
[04/21 19:54:32    155s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:36 mem=3463.8M
[04/21 19:54:32    155s] Creating Lib Analyzer, finished. 
[04/21 19:54:32    155s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:36 mem=3463.8M ***
[04/21 19:54:32    155s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:02:36.0/0:04:56.5 (0.5), mem = 3463.8M
[04/21 19:54:32    155s] Effort level <high> specified for reg2reg path_group
[04/21 19:54:32    156s] Effort level <high> specified for reg2cgate path_group
[04/21 19:54:33    156s] Saving timing graph ...
[04/21 19:54:33    156s] TG backup dir: /nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/opt_timing_graph_qTSvzp
[04/21 19:54:33    156s] Disk Usage:
[04/21 19:54:33    156s] Filesystem     1K-blocks      Used Available Use% Mounted on
[04/21 19:54:33    156s] /dev/nvme1n1   976285652 904750556  71535096  93% /nfs
[04/21 19:54:33    156s] Done save timing graph
[04/21 19:54:33    156s] Disk Usage:
[04/21 19:54:33    156s] Filesystem     1K-blocks      Used Available Use% Mounted on
[04/21 19:54:33    156s] /dev/nvme1n1   976285652 904755024  71530628  93% /nfs
[04/21 19:54:33    156s] OPTC: user 20.0
[04/21 19:54:33    156s] 
[04/21 19:54:33    156s] TimeStamp Deleting Cell Server Begin ...
[04/21 19:54:33    156s] Deleting Lib Analyzer.
[04/21 19:54:33    156s] 
[04/21 19:54:33    156s] TimeStamp Deleting Cell Server End ...
[04/21 19:54:34    157s] Starting delay calculation for Hold views
[04/21 19:54:34    157s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/21 19:54:34    157s] #################################################################################
[04/21 19:54:34    157s] # Design Stage: PreRoute
[04/21 19:54:34    157s] # Design Name: ATmega328pb
[04/21 19:54:34    157s] # Design Mode: 90nm
[04/21 19:54:34    157s] # Analysis Mode: MMMC OCV 
[04/21 19:54:34    157s] # Parasitics Mode: No SPEF/RCDB 
[04/21 19:54:34    157s] # Signoff Settings: SI Off 
[04/21 19:54:34    157s] #################################################################################
[04/21 19:54:34    157s] Calculate late delays in OCV mode...
[04/21 19:54:34    157s] Calculate early delays in OCV mode...
[04/21 19:54:34    157s] Calculate late delays in OCV mode...
[04/21 19:54:34    157s] Calculate early delays in OCV mode...
[04/21 19:54:34    157s] Topological Sorting (REAL = 0:00:00.0, MEM = 3486.1M, InitMEM = 3486.1M)
[04/21 19:54:34    157s] Start delay calculation (fullDC) (1 T). (MEM=3082.18)
[04/21 19:54:34    157s] End AAE Lib Interpolated Model. (MEM=3494.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:54:35    158s] Total number of fetched objects 9754
[04/21 19:54:35    158s] Total number of fetched objects 9754
[04/21 19:54:35    158s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:54:35    159s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:54:35    159s] End delay calculation. (MEM=3091.81 CPU=0:00:01.5 REAL=0:00:01.0)
[04/21 19:54:35    159s] End delay calculation (fullDC). (MEM=3091.81 CPU=0:00:01.7 REAL=0:00:01.0)
[04/21 19:54:35    159s] *** CDM Built up (cpu=0:00:01.8  real=0:00:01.0  mem= 3508.4M) ***
[04/21 19:54:36    159s] *** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:02.0 totSessionCpu=0:02:39 mem=3532.4M)
[04/21 19:54:36    159s] 
[04/21 19:54:36    159s] Active hold views:
[04/21 19:54:36    159s]  view_ff_v1p32
[04/21 19:54:36    159s]   Dominating endpoints: 3934
[04/21 19:54:36    159s]   Dominating TNS: -1678.737
[04/21 19:54:36    159s] 
[04/21 19:54:36    159s] Done building cte hold timing graph (fixHold) cpu=0:00:03.7 real=0:00:04.0 totSessionCpu=0:02:40 mem=3564.4M ***
[04/21 19:54:36    159s] OPTC: user 20.0
[04/21 19:54:36    160s] Done building hold timer [32088 node(s), 40647 edge(s), 1 view(s)] (fixHold) cpu=0:00:04.1 real=0:00:04.0 totSessionCpu=0:02:40 mem=3564.4M ***
[04/21 19:54:37    160s] Restoring timing graph ...
[04/21 19:54:37    160s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[04/21 19:54:37    160s] Done restore timing graph
[04/21 19:54:37    160s] Done building cte setup timing graph (fixHold) cpu=0:00:04.8 real=0:00:05.0 totSessionCpu=0:02:41 mem=3564.4M ***
[04/21 19:54:37    160s] *info: category slack lower bound [L 0.0] default
[04/21 19:54:37    160s] *info: category slack lower bound [H 0.0] reg2cgate 
[04/21 19:54:37    160s] *info: category slack lower bound [H 0.0] reg2reg 
[04/21 19:54:37    160s] --------------------------------------------------- 
[04/21 19:54:37    160s]    Setup Violation Summary with Target Slack (0.000 ns)
[04/21 19:54:37    160s] --------------------------------------------------- 
[04/21 19:54:37    160s]          WNS    reg2regWNS
[04/21 19:54:37    160s]     0.000 ns      0.049 ns
[04/21 19:54:37    160s] --------------------------------------------------- 
[04/21 19:54:38    161s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/21 19:54:38    161s] 
[04/21 19:54:38    161s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/21 19:54:38    161s] Summary for sequential cells identification: 
[04/21 19:54:38    161s]   Identified SBFF number: 158
[04/21 19:54:38    161s]   Identified MBFF number: 0
[04/21 19:54:38    161s]   Identified SB Latch number: 24
[04/21 19:54:38    161s]   Identified MB Latch number: 0
[04/21 19:54:38    161s]   Not identified SBFF number: 0
[04/21 19:54:38    161s]   Not identified MBFF number: 0
[04/21 19:54:38    161s]   Not identified SB Latch number: 0
[04/21 19:54:38    161s]   Not identified MB Latch number: 0
[04/21 19:54:38    161s]   Number of sequential cells which are not FFs: 26
[04/21 19:54:38    161s]  Visiting view : view_ss_v1p08_125c
[04/21 19:54:38    161s]    : PowerDomain = none : Weighted F : unweighted  = 79.20 (1.000) with rcCorner = 0
[04/21 19:54:38    161s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:54:38    161s]  Visiting view : view_ss_v1p08_125c
[04/21 19:54:38    161s]    : PowerDomain = none : Weighted F : unweighted  = 79.20 (1.000) with rcCorner = 0
[04/21 19:54:38    161s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:54:38    161s] TLC MultiMap info (StdDelay):
[04/21 19:54:38    161s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + no RcCorner := 71.4ps
[04/21 19:54:38    161s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + rc_worst := 79.2ps
[04/21 19:54:38    161s]  Setting StdDelay to: 79.2ps
[04/21 19:54:38    161s] 
[04/21 19:54:38    161s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/21 19:54:38    161s] 
[04/21 19:54:38    161s] TimeStamp Deleting Cell Server Begin ...
[04/21 19:54:38    161s] 
[04/21 19:54:38    161s] TimeStamp Deleting Cell Server End ...
[04/21 19:54:38    161s] 
[04/21 19:54:38    161s] Creating Lib Analyzer ...
[04/21 19:54:38    161s] 
[04/21 19:54:38    161s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/21 19:54:38    161s] Summary for sequential cells identification: 
[04/21 19:54:38    161s]   Identified SBFF number: 158
[04/21 19:54:38    161s]   Identified MBFF number: 0
[04/21 19:54:38    161s]   Identified SB Latch number: 24
[04/21 19:54:38    161s]   Identified MB Latch number: 0
[04/21 19:54:38    161s]   Not identified SBFF number: 0
[04/21 19:54:38    161s]   Not identified MBFF number: 0
[04/21 19:54:38    161s]   Not identified SB Latch number: 0
[04/21 19:54:38    161s]   Not identified MB Latch number: 0
[04/21 19:54:38    161s]   Number of sequential cells which are not FFs: 26
[04/21 19:54:38    161s]  Visiting view : view_ss_v1p08_125c
[04/21 19:54:38    161s]    : PowerDomain = none : Weighted F : unweighted  = 79.20 (1.000) with rcCorner = 0
[04/21 19:54:38    161s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:54:38    161s]  Visiting view : view_ss_v1p08_125c
[04/21 19:54:38    161s]    : PowerDomain = none : Weighted F : unweighted  = 79.20 (1.000) with rcCorner = 0
[04/21 19:54:38    161s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:54:38    161s] TLC MultiMap info (StdDelay):
[04/21 19:54:38    161s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + no RcCorner := 71.4ps
[04/21 19:54:38    161s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + rc_worst := 79.2ps
[04/21 19:54:38    161s]  Setting StdDelay to: 79.2ps
[04/21 19:54:38    161s] 
[04/21 19:54:38    161s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/21 19:54:38    161s] Total number of usable buffers from Lib Analyzer: 26 ( CLKBUFHDV1 BUFHDVL BUFHDV2RD BUFHDV2 BUFHDV1 BUFHDV0 CLKBUFHDV4 BUFHDV4 BUFHDV3RD BUFHDV3 BUFHDV4RD CLKBUFHDV6 BUFHDV6RD DEL1HDV4 CLKBUFHDV8 BUFHDV8 BUFHDV8RD CLKBUFHDV12 BUFHDV12RD BUFHDV16 CLKBUFHDV20 BUFHDV16RD CLKBUFHDV24 BUFHDV20RD BUFHDV24RD BUFHDV32RD)
[04/21 19:54:38    161s] Total number of usable inverters from Lib Analyzer: 24 ( INHDVL INHDV2 INHDV1 INHDV0 CLKINHDV2 CLKINHDV1 CLKINHDV0 INHDV4 INHDV3 CLKINHDV4 CLKINHDV3 INHDV6 CLKINHDV6 INHDV8 CLKINHDV8 INHDV12 CLKINHDV12 CLKINHDV16 INHDV16 CLKINHDV20 INHDV20 CLKINHDV24 INHDV24 INHDV32)
[04/21 19:54:38    161s] Total number of usable delay cells from Lib Analyzer: 14 ( DEL1HDV2 DEL1HDV1 DEL1HDV0 DEL2HDV1 DEL2HDV0 DEL3HDV2 DEL3HDV1 DEL3HDV0 DEL2HDV4 DEL4HDV2 DEL4HDV1 DEL4HDV0 DEL3HDV4 DEL4HDV4)
[04/21 19:54:38    161s] 
[04/21 19:54:38    161s] {RT rc_worst 0 2 5  0}
[04/21 19:54:38    161s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:42 mem=3564.4M
[04/21 19:54:38    161s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:42 mem=3564.4M
[04/21 19:54:38    161s] Creating Lib Analyzer, finished. 
[04/21 19:54:38    161s] 
[04/21 19:54:38    161s] *Info: minBufDelay = 193.2 ps, libStdDelay = 79.2 ps, minBufSize = 5379200 (4.0)
[04/21 19:54:38    161s] *Info: worst delay setup view: view_ss_v1p08_125c
[04/21 19:54:38    161s] Footprint list for hold buffering (delay unit: ps)
[04/21 19:54:38    161s] =================================================================
[04/21 19:54:38    161s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[04/21 19:54:38    161s] ------------------------------------------------------------------
[04/21 19:54:38    161s] *Info:      235.6       1.00     67.74    4.0  63.42 BUFHDV2RD (I,Z)
[04/21 19:54:38    161s] *Info:      232.9       1.00     71.37    4.0  63.85 BUFHDV2 (I,Z)
[04/21 19:54:38    161s] *Info:      261.1       1.00     95.92    4.0  94.61 BUFHDV1 (I,Z)
[04/21 19:54:38    161s] *Info:      296.1       1.00    127.29    4.0 126.63 CLKBUFHDV1 (I,Z)
[04/21 19:54:38    161s] *Info:      309.4       1.00    155.93    4.0 152.64 BUFHDV0 (I,Z)
[04/21 19:54:38    161s] *Info:      392.6       1.00    266.40    4.0 268.38 BUFHDVL (I,Z)
[04/21 19:54:38    161s] *Info:      209.9       1.00     35.46    5.0  32.00 BUFHDV4 (I,Z)
[04/21 19:54:38    161s] *Info:      263.1       1.00     47.28    5.0  43.16 CLKBUFHDV4 (I,Z)
[04/21 19:54:38    161s] *Info:      224.3       1.00     51.37    5.0  47.14 BUFHDV3RD (I,Z)
[04/21 19:54:38    161s] *Info:      235.1       1.00     53.19    5.0  47.52 BUFHDV3 (I,Z)
[04/21 19:54:38    161s] *Info:      210.2       1.00     34.10    7.0  31.78 BUFHDV4RD (I,Z)
[04/21 19:54:38    161s] *Info:      545.1       1.00     95.01    7.0  86.76 DEL1HDV2 (I,Z)
[04/21 19:54:38    161s] *Info:      560.0       1.00    127.29    7.0 126.58 DEL1HDV1 (I,Z)
[04/21 19:54:38    161s] *Info:      602.7       1.00    190.03    7.0 189.04 DEL1HDV0 (I,Z)
[04/21 19:54:38    161s] *Info:      202.7       1.00     23.19    8.0  21.23 BUFHDV6RD (I,Z)
[04/21 19:54:38    161s] *Info:      239.3       1.00     30.46    8.0  28.00 CLKBUFHDV6 (I,Z)
[04/21 19:54:38    161s] *Info:      800.0       1.00    132.29    8.0 129.18 DEL2HDV1 (I,Z)
[04/21 19:54:38    161s] *Info:      849.4       1.00    206.39    8.0 203.77 DEL2HDV0 (I,Z)
[04/21 19:54:38    161s] *Info:      193.2       1.00     23.19    9.0  16.07 BUFHDV8 (I,Z)
[04/21 19:54:38    161s] *Info:      231.1       1.00     29.10    9.0  21.01 CLKBUFHDV8 (I,Z)
[04/21 19:54:38    161s] *Info:      444.5       1.00     46.37    9.0  42.83 DEL1HDV4 (I,Z)
[04/21 19:54:38    161s] *Info:      666.4       1.00     54.55    9.0  44.34 DEL2HDV4 (I,Z)
[04/21 19:54:38    161s] *Info:      991.2       1.00    117.29    9.0  90.89 DEL3HDV2 (I,Z)
[04/21 19:54:38    161s] *Info:     1021.2       1.00    140.02    9.0 132.21 DEL3HDV1 (I,Z)
[04/21 19:54:38    161s] *Info:     1061.1       1.00    216.85    9.0 207.39 DEL3HDV0 (I,Z)
[04/21 19:54:38    161s] *Info:      208.3       1.00     21.37   10.0  15.96 BUFHDV8RD (I,Z)
[04/21 19:54:38    161s] *Info:      886.5       1.00     60.46   10.0  45.52 DEL3HDV4 (I,Z)
[04/21 19:54:38    161s] *Info:     1271.7       1.00    130.47   10.0  93.58 DEL4HDV2 (I,Z)
[04/21 19:54:38    161s] *Info:     1318.6       1.00    150.48   10.0 136.87 DEL4HDV1 (I,Z)
[04/21 19:54:38    161s] *Info:     1344.5       1.00    229.12   10.0 212.14 DEL4HDV0 (I,Z)
[04/21 19:54:38    161s] *Info:     1143.1       1.00     66.83   11.0  47.07 DEL4HDV4 (I,Z)
[04/21 19:54:38    161s] *Info:      223.5       1.00     20.00   13.0  13.87 CLKBUFHDV12 (I,Z)
[04/21 19:54:38    161s] *Info:      199.4       1.00     14.55   14.0  10.67 BUFHDV12RD (I,Z)
[04/21 19:54:38    161s] *Info:      193.8       1.00     11.82   17.0   8.09 BUFHDV16 (I,Z)
[04/21 19:54:38    161s] *Info:      217.3       1.00     12.27   18.0   8.29 CLKBUFHDV20 (I,Z)
[04/21 19:54:38    161s] *Info:      204.7       1.00     10.91   19.0   8.02 BUFHDV16RD (I,Z)
[04/21 19:54:38    161s] *Info:      221.1       1.00     10.00   21.0   6.95 CLKBUFHDV24 (I,Z)
[04/21 19:54:38    161s] *Info:      204.0       1.00      9.09   23.0   6.43 BUFHDV20RD (I,Z)
[04/21 19:54:38    161s] *Info:      200.2       1.00      7.27   26.0   5.43 BUFHDV24RD (I,Z)
[04/21 19:54:38    161s] *Info:      201.0       1.00      5.91   34.0   4.04 BUFHDV32RD (I,Z)
[04/21 19:54:38    161s] =================================================================
[04/21 19:54:38    161s] 
[04/21 19:54:38    161s] TimeStamp Deleting Cell Server Begin ...
[04/21 19:54:38    161s] Deleting Lib Analyzer.
[04/21 19:54:38    161s] 
[04/21 19:54:38    161s] TimeStamp Deleting Cell Server End ...
[04/21 19:54:38    161s] 
[04/21 19:54:38    161s] Creating Lib Analyzer ...
[04/21 19:54:38    161s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/21 19:54:38    161s] 
[04/21 19:54:38    161s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/21 19:54:38    161s] Summary for sequential cells identification: 
[04/21 19:54:38    161s]   Identified SBFF number: 158
[04/21 19:54:38    161s]   Identified MBFF number: 0
[04/21 19:54:38    161s]   Identified SB Latch number: 24
[04/21 19:54:38    161s]   Identified MB Latch number: 0
[04/21 19:54:38    161s]   Not identified SBFF number: 0
[04/21 19:54:38    161s]   Not identified MBFF number: 0
[04/21 19:54:38    161s]   Not identified SB Latch number: 0
[04/21 19:54:38    161s]   Not identified MB Latch number: 0
[04/21 19:54:38    161s]   Number of sequential cells which are not FFs: 26
[04/21 19:54:38    161s]  Visiting view : view_ss_v1p08_125c
[04/21 19:54:38    161s]    : PowerDomain = none : Weighted F : unweighted  = 79.20 (1.000) with rcCorner = 0
[04/21 19:54:38    161s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:54:38    161s]  Visiting view : view_ss_v1p08_125c
[04/21 19:54:38    161s]    : PowerDomain = none : Weighted F : unweighted  = 79.20 (1.000) with rcCorner = 0
[04/21 19:54:38    161s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:54:38    161s] TLC MultiMap info (StdDelay):
[04/21 19:54:38    161s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + no RcCorner := 71.4ps
[04/21 19:54:38    161s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + rc_worst := 79.2ps
[04/21 19:54:38    161s]  Setting StdDelay to: 79.2ps
[04/21 19:54:38    161s] 
[04/21 19:54:38    161s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/21 19:54:38    161s] Total number of usable buffers from Lib Analyzer: 38 ( CLKBUFHDV2 CLKBUFHDV1 CLKBUFHDV0 BUFHDVL BUFHDV2RD BUFHDV2 BUFHDV1RD BUFHDV1 BUFHDV0RD BUFHDV0 CLKBUFHDV4 CLKBUFHDV3 BUFHDV4 BUFHDV3RD BUFHDV3 BUFHDV4RD CLKBUFHDV6 BUFHDV6RD BUFHDV6 DEL1HDV4 CLKBUFHDV8 BUFHDV8 BUFHDV8RD CLKBUFHDV12 BUFHDV12 CLKBUFHDV16 BUFHDV12RD BUFHDV16 CLKBUFHDV20 BUFHDV20 BUFHDV16RD CLKBUFHDV24 BUFHDV24 BUFHDV20RD CLKBUFHDV32 BUFHDV24RD BUFHDV32 BUFHDV32RD)
[04/21 19:54:38    161s] Total number of usable inverters from Lib Analyzer: 24 ( INHDVL INHDV2 INHDV1 INHDV0 CLKINHDV2 CLKINHDV1 CLKINHDV0 INHDV4 INHDV3 CLKINHDV4 CLKINHDV3 INHDV6 CLKINHDV6 INHDV8 CLKINHDV8 INHDV12 CLKINHDV12 CLKINHDV16 INHDV16 CLKINHDV20 INHDV20 CLKINHDV24 INHDV24 INHDV32)
[04/21 19:54:38    161s] Total number of usable delay cells from Lib Analyzer: 15 ( DEL1HDV2 DEL1HDV1 DEL1HDV0 DEL2HDV2 DEL2HDV1 DEL2HDV0 DEL3HDV2 DEL3HDV1 DEL3HDV0 DEL2HDV4 DEL4HDV2 DEL4HDV1 DEL4HDV0 DEL3HDV4 DEL4HDV4)
[04/21 19:54:38    161s] 
[04/21 19:54:38    161s] {RT rc_worst 0 2 5  0}
[04/21 19:54:39    162s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:42 mem=3564.4M
[04/21 19:54:39    162s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:42 mem=3564.4M
[04/21 19:54:39    162s] Creating Lib Analyzer, finished. 
[04/21 19:54:39    162s] Hold Timer stdDelay = 79.2ps
[04/21 19:54:39    162s]  Visiting view : view_ff_v1p32
[04/21 19:54:39    162s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = 1
[04/21 19:54:39    162s]    : PowerDomain = none : Weighted F : unweighted  = 25.20 (1.000) with rcCorner = -1
[04/21 19:54:39    162s] Hold Timer stdDelay = 26.5ps (view_ff_v1p32)
[04/21 19:54:39    162s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3564.4M, EPOCH TIME: 1745240079.248507
[04/21 19:54:39    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:39    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:39    162s] 
[04/21 19:54:39    162s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:54:39    162s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:54:39    162s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.007, REAL:0.007, MEM:3564.4M, EPOCH TIME: 1745240079.255796
[04/21 19:54:39    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:54:39    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:39    162s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 view_ss_v1p08_125c
Hold views included:
 view_ss_v1p08_125c view_ff_v1p32

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.049  | 47.814  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  3958   |  2134   |    1    |  3174   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -24.937 | -0.292  | -24.937 | -2.353  |
|           TNS (ns):| -1678.7 | -12.154 | -24.937 | -1641.7 |
|    Violating Paths:|  1716   |   93    |    1    |  1624   |
|          All Paths:|  3958   |  2134   |    1    |  3174   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.951%
Routing Overflow: 0.00% H and 0.07% V
------------------------------------------------------------------

[04/21 19:54:39    162s] **optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 3054.3M, totSessionCpu=0:02:42 **
[04/21 19:54:39    162s] Begin: Collecting metrics
[04/21 19:54:39    162s] 
 ----------------------------------------------------------------------------------------------- 
| Snapshot        | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary |     0.049 | 0.000 |   0 |       68.95 | 0:00:07  |        3471 |    0 |   0 |
 ----------------------------------------------------------------------------------------------- 
[04/21 19:54:39    162s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3162.7M, current mem=3054.3M)

[04/21 19:54:39    162s] End: Collecting metrics
[04/21 19:54:39    162s] *** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:06.6/0:00:06.6 (1.0), totSession cpu/real = 0:02:42.5/0:05:03.0 (0.5), mem = 3471.4M
[04/21 19:54:39    162s] 
[04/21 19:54:39    162s] =============================================================================================
[04/21 19:54:39    162s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              23.30-p003_1
[04/21 19:54:39    162s] =============================================================================================
[04/21 19:54:39    162s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:54:39    162s] ---------------------------------------------------------------------------------------------
[04/21 19:54:39    162s] [ ViewPruning            ]      6   0:00:00.4  (   5.4 % )     0:00:00.7 /  0:00:00.7    1.0
[04/21 19:54:39    162s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:54:39    162s] [ MetricReport           ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.1
[04/21 19:54:39    162s] [ DrvReport              ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:54:39    162s] [ SlackTraversorInit     ]      3   0:00:00.0  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.1
[04/21 19:54:39    162s] [ CellServerInit         ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[04/21 19:54:39    162s] [ LibAnalyzerInit        ]      2   0:00:00.9  (  13.1 % )     0:00:00.9 /  0:00:00.9    1.0
[04/21 19:54:39    162s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:39    162s] [ HoldTimerInit          ]      1   0:00:00.3  (   4.0 % )     0:00:00.3 /  0:00:00.3    1.0
[04/21 19:54:39    162s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:39    162s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[04/21 19:54:39    162s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:54:39    162s] [ HoldTimerNodeList      ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:54:39    162s] [ UpdateTimingGraph      ]      5   0:00:00.1  (   1.5 % )     0:00:02.9 /  0:00:02.9    1.0
[04/21 19:54:39    162s] [ FullDelayCalc          ]      1   0:00:01.7  (  26.5 % )     0:00:01.7 /  0:00:01.8    1.0
[04/21 19:54:39    162s] [ TimingUpdate           ]     13   0:00:01.5  (  23.5 % )     0:00:01.5 /  0:00:01.6    1.0
[04/21 19:54:39    162s] [ TimingReport           ]      2   0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 19:54:39    162s] [ IncrTimingUpdate       ]      3   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:54:39    162s] [ SaveTimingGraph        ]      1   0:00:00.2  (   2.7 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 19:54:39    162s] [ RestoreTimingGraph     ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    0.9
[04/21 19:54:39    162s] [ MISC                   ]          0:00:00.7  (  10.7 % )     0:00:00.7 /  0:00:00.7    1.0
[04/21 19:54:39    162s] ---------------------------------------------------------------------------------------------
[04/21 19:54:39    162s]  BuildHoldData #1 TOTAL             0:00:06.6  ( 100.0 % )     0:00:06.6 /  0:00:06.6    1.0
[04/21 19:54:39    162s] ---------------------------------------------------------------------------------------------
[04/21 19:54:39    162s] 
[04/21 19:54:39    162s] *** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:02:42.5/0:05:03.0 (0.5), mem = 3471.4M
[04/21 19:54:39    162s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2911417.25
[04/21 19:54:39    162s] #optDebug: Start CG creation (mem=3471.4M)
[04/21 19:54:39    162s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:54:39    162s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:54:39    162s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:54:39    162s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:54:39    162s] ToF 1494.6600um
[04/21 19:54:39    162s] (cpu=0:00:00.3, mem=3565.2M)
[04/21 19:54:39    162s]  ...processing cgPrt (cpu=0:00:00.3, mem=3565.2M)
[04/21 19:54:39    162s]  ...processing cgEgp (cpu=0:00:00.3, mem=3565.2M)
[04/21 19:54:39    162s]  ...processing cgPbk (cpu=0:00:00.3, mem=3565.2M)
[04/21 19:54:39    162s]  ...processing cgNrb(cpu=0:00:00.3, mem=3565.2M)
[04/21 19:54:39    162s]  ...processing cgObs (cpu=0:00:00.3, mem=3565.2M)
[04/21 19:54:39    162s]  ...processing cgCon (cpu=0:00:00.3, mem=3565.2M)
[04/21 19:54:39    162s]  ...processing cgPdm (cpu=0:00:00.3, mem=3565.2M)
[04/21 19:54:39    162s] #optDebug: Finish CG creation (cpu=0:00:00.3, mem=3565.2M)
[04/21 19:54:39    162s] 
[04/21 19:54:39    162s] Active Setup views: view_ss_v1p08_125c 
[04/21 19:54:39    162s] HoldSingleBuffer minRootGain=20
[04/21 19:54:39    162s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 3280 dbu)
[04/21 19:54:39    162s] HoldSingleBuffer minRootGain=20
[04/21 19:54:39    162s] HoldSingleBuffer minRootGain=20
[04/21 19:54:39    162s] HoldSingleBuffer minRootGain=20
[04/21 19:54:39    162s] *info: Run optDesign holdfix with 1 thread.
[04/21 19:54:39    163s] Info: 27 top-level, potential tri-state nets excluded from IPO operation.
[04/21 19:54:39    163s] Info: 5 nets with fixed/cover wires excluded.
[04/21 19:54:39    163s] Info: 1 ideal net excluded from IPO operation.
[04/21 19:54:39    163s] Info: 5 clock nets excluded from IPO operation.
[04/21 19:54:39    163s] --------------------------------------------------- 
[04/21 19:54:39    163s]    Hold Timing Summary  - Initial 
[04/21 19:54:39    163s] --------------------------------------------------- 
[04/21 19:54:39    163s]  Target slack:       0.0000 ns
[04/21 19:54:39    163s]  View: view_ff_v1p32 
[04/21 19:54:39    163s]    WNS:     -24.9372
[04/21 19:54:39    163s]    TNS:   -1678.7368
[04/21 19:54:39    163s]    VP :         1716
[04/21 19:54:39    163s]    Worst hold path end point: g174303/A2 
[04/21 19:54:39    163s] --------------------------------------------------- 
[04/21 19:54:39    163s] Info: Done creating the CCOpt slew target map.
[04/21 19:54:39    163s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3594.3M, EPOCH TIME: 1745240079.995141
[04/21 19:54:39    163s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:39    163s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:40    163s] 
[04/21 19:54:40    163s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:54:40    163s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:54:40    163s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.008, MEM:3594.3M, EPOCH TIME: 1745240080.002966
[04/21 19:54:40    163s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:54:40    163s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:40    163s] [oiPhyDebug] optDemand 112559760000.00, spDemand 112559760000.00.
[04/21 19:54:40    163s] [LDM::Info] TotalInstCnt at InitDesignMc1: 9606
[04/21 19:54:40    163s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[04/21 19:54:40    163s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:43 mem=3594.3M
[04/21 19:54:40    163s] OPERPROF: Starting DPlace-Init at level 1, MEM:3594.3M, EPOCH TIME: 1745240080.005254
[04/21 19:54:40    163s] Processing tracks to init pin-track alignment.
[04/21 19:54:40    163s] z: 2, totalTracks: 1
[04/21 19:54:40    163s] z: 4, totalTracks: 1
[04/21 19:54:40    163s] z: 6, totalTracks: 1
[04/21 19:54:40    163s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:54:40    163s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3594.3M, EPOCH TIME: 1745240080.007944
[04/21 19:54:40    163s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:40    163s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:40    163s] 
[04/21 19:54:40    163s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:54:40    163s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:54:40    163s] 
[04/21 19:54:40    163s]  Skipping Bad Lib Cell Checking (CMU) !
[04/21 19:54:40    163s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.007, REAL:0.007, MEM:3594.3M, EPOCH TIME: 1745240080.015039
[04/21 19:54:40    163s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3594.3M, EPOCH TIME: 1745240080.015064
[04/21 19:54:40    163s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3594.3M, EPOCH TIME: 1745240080.015115
[04/21 19:54:40    163s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3594.3MB).
[04/21 19:54:40    163s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:3594.3M, EPOCH TIME: 1745240080.015683
[04/21 19:54:40    163s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[04/21 19:54:40    163s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 9606
[04/21 19:54:40    163s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:43 mem=3594.3M
[04/21 19:54:40    163s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3594.3M, EPOCH TIME: 1745240080.035994
[04/21 19:54:40    163s] Found 0 hard placement blockage before merging.
[04/21 19:54:40    163s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3594.3M, EPOCH TIME: 1745240080.036092
[04/21 19:54:40    163s] 
[04/21 19:54:40    163s] *** Starting Core Fixing (fixHold) cpu=0:00:07.2 real=0:00:08.0 totSessionCpu=0:02:43 mem=3594.3M density=68.951% ***
[04/21 19:54:40    163s] Optimizer Target Slack 0.000 StdDelay is 0.07920  
[04/21 19:54:40    163s] ### Creating RouteCongInterface, started
[04/21 19:54:40    163s] {MMLU 0 4 9754}
[04/21 19:54:40    163s] [oiLAM] Zs 5, 8
[04/21 19:54:40    163s] ### Creating LA Mngr. totSessionCpu=0:02:43 mem=3594.3M
[04/21 19:54:40    163s] ### Creating LA Mngr, finished. totSessionCpu=0:02:43 mem=3594.3M
[04/21 19:54:40    163s] 
[04/21 19:54:40    163s] #optDebug:  {2, 1.000, 0.8500} {3, 0.750, 0.8500} {4, 0.500, 0.8500} {5, 0.250, 0.6840} 
[04/21 19:54:40    163s] 
[04/21 19:54:40    163s] #optDebug: {0, 0.900}
[04/21 19:54:40    163s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 view_ss_v1p08_125c 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.049  | 47.814  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  3958   |  2134   |    1    |  3174   |
+--------------------+---------+---------+---------+---------+

Density: 68.951%
Routing Overflow: 0.00% H and 0.07% V
------------------------------------------------------------------
[04/21 19:54:40    163s] *info: Hold Batch Commit is enabled
[04/21 19:54:40    163s] *info: Levelized Batch Commit is enabled
[04/21 19:54:40    163s] 
[04/21 19:54:40    163s] Phase I ......
[04/21 19:54:40    163s] Executing transform: ECO Safe Resize
[04/21 19:54:40    163s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/21 19:54:40    163s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[04/21 19:54:40    163s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/21 19:54:40    163s] Worst hold path end point:
[04/21 19:54:40    163s]   g174303/A2
[04/21 19:54:40    163s]     net: AS2 (nrTerm=8)
[04/21 19:54:40    163s] |   0| -24.937| -1678.74|    1716|          0|       0(     0)|   68.95%|   0:00:00.0|  3594.3M|
[04/21 19:54:40    163s] Worst hold path end point:
[04/21 19:54:40    163s]   g174303/A2
[04/21 19:54:40    163s]     net: AS2 (nrTerm=8)
[04/21 19:54:40    163s] |   1| -24.937| -1678.74|    1716|          0|       0(     0)|   68.95%|   0:00:00.0|  3594.3M|
[04/21 19:54:40    163s] 
[04/21 19:54:40    163s] Capturing REF for hold ...
[04/21 19:54:40    163s]    Hold Timing Snapshot: (REF)
[04/21 19:54:40    163s]              All PG WNS: -24.937
[04/21 19:54:40    163s]              All PG TNS: -1678.737
[04/21 19:54:40    163s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/21 19:54:40    163s] Executing transform: AddBuffer + LegalResize
[04/21 19:54:40    163s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/21 19:54:40    163s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[04/21 19:54:40    163s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/21 19:54:40    163s] Worst hold path end point:
[04/21 19:54:40    163s]   g174303/A2
[04/21 19:54:40    163s]     net: AS2 (nrTerm=8)
[04/21 19:54:40    163s] |   0| -24.937| -1678.74|    1716|          0|       0(     0)|   68.95%|   0:00:00.0|  3594.3M|
[04/21 19:54:41    164s] Worst hold path end point:
[04/21 19:54:41    164s]   g174303/A2
[04/21 19:54:41    164s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:41    164s] |   1| -24.761| -1009.78|    1520|        102|       2(     2)|   69.48%|   0:00:00.0|  3658.5M|
[04/21 19:54:41    164s] Worst hold path end point:
[04/21 19:54:41    164s]   g174303/A2
[04/21 19:54:41    164s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:41    164s] |   2| -24.643|  -682.97|    1233|          2|       0(     0)|   69.49%|   0:00:01.0|  3658.5M|
[04/21 19:54:41    164s] Worst hold path end point:
[04/21 19:54:41    164s]   g174303/A2
[04/21 19:54:41    164s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:41    164s] |   3| -24.556|  -606.12|    1145|          2|       0(     0)|   69.49%|   0:00:00.0|  3658.5M|
[04/21 19:54:41    164s] Worst hold path end point:
[04/21 19:54:41    164s]   g174303/A2
[04/21 19:54:41    164s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:41    164s] |   4| -24.467|  -530.00|    1127|          2|       0(     0)|   69.50%|   0:00:00.0|  3658.5M|
[04/21 19:54:41    164s] Worst hold path end point:
[04/21 19:54:41    164s]   g174303/A2
[04/21 19:54:41    164s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:41    164s] |   5| -24.378|  -448.02|    1112|          2|       0(     0)|   69.51%|   0:00:00.0|  3658.5M|
[04/21 19:54:41    164s] Worst hold path end point:
[04/21 19:54:41    164s]   g174303/A2
[04/21 19:54:41    164s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:41    164s] |   6| -24.300|  -374.19|    1040|          2|       0(     0)|   69.51%|   0:00:00.0|  3658.5M|
[04/21 19:54:41    164s] Worst hold path end point:
[04/21 19:54:41    164s]   g174303/A2
[04/21 19:54:41    164s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:41    164s] |   7| -24.219|  -313.11|     661|          2|       0(     0)|   69.52%|   0:00:00.0|  3658.5M|
[04/21 19:54:41    164s] Worst hold path end point:
[04/21 19:54:41    164s]   g174303/A2
[04/21 19:54:41    164s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:41    164s] |   8| -24.130|  -276.55|     413|          2|       0(     0)|   69.53%|   0:00:00.0|  3658.5M|
[04/21 19:54:41    164s] Worst hold path end point:
[04/21 19:54:41    164s]   g174303/A2
[04/21 19:54:41    164s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:41    164s] |   9| -24.038|  -247.65|     411|          2|       0(     0)|   69.53%|   0:00:00.0|  3658.5M|
[04/21 19:54:41    164s] Worst hold path end point:
[04/21 19:54:41    164s]   g174303/A2
[04/21 19:54:41    164s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:41    164s] |  10| -23.946|  -220.46|     407|          2|       0(     0)|   69.54%|   0:00:00.0|  3658.5M|
[04/21 19:54:41    164s] Worst hold path end point:
[04/21 19:54:41    164s]   g174303/A2
[04/21 19:54:41    164s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:41    164s] |  11| -23.863|  -194.12|     361|          2|       0(     0)|   69.55%|   0:00:00.0|  3658.5M|
[04/21 19:54:41    164s] Worst hold path end point:
[04/21 19:54:41    164s]   g174303/A2
[04/21 19:54:41    164s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:41    164s] |  12| -23.783|  -171.20|     328|          2|       0(     0)|   69.55%|   0:00:00.0|  3658.5M|
[04/21 19:54:41    164s] Worst hold path end point:
[04/21 19:54:41    164s]   g174303/A2
[04/21 19:54:41    164s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:41    164s] |  13| -23.705|  -149.75|     315|          2|       0(     0)|   69.56%|   0:00:00.0|  3658.5M|
[04/21 19:54:41    164s] Worst hold path end point:
[04/21 19:54:41    164s]   g174303/A2
[04/21 19:54:41    164s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:41    164s] |  14| -23.624|  -129.07|     312|          2|       0(     0)|   69.57%|   0:00:00.0|  3658.5M|
[04/21 19:54:41    164s] Worst hold path end point:
[04/21 19:54:41    164s]   g174303/A2
[04/21 19:54:41    164s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:41    164s] |  15| -23.547|  -108.59|     309|          2|       0(     0)|   69.57%|   0:00:00.0|  3658.5M|
[04/21 19:54:41    164s] Worst hold path end point:
[04/21 19:54:41    164s]   g174303/A2
[04/21 19:54:41    164s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:41    164s] |  16| -23.462|   -88.22|     309|          2|       0(     0)|   69.58%|   0:00:00.0|  3658.5M|
[04/21 19:54:41    164s] Worst hold path end point:
[04/21 19:54:41    164s]   g174303/A2
[04/21 19:54:41    164s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:41    164s] |  17| -23.386|   -33.43|      70|          2|       0(     0)|   69.59%|   0:00:00.0|  3658.5M|
[04/21 19:54:41    164s] Worst hold path end point:
[04/21 19:54:41    164s]   g174303/A2
[04/21 19:54:41    164s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:41    164s] |  18| -23.311|   -23.31|       1|          2|       0(     0)|   69.60%|   0:00:00.0|  3658.5M|
[04/21 19:54:41    164s] Worst hold path end point:
[04/21 19:54:41    164s]   g174303/A2
[04/21 19:54:41    164s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:41    164s] |  19| -23.227|   -23.23|       1|          1|       0(     0)|   69.61%|   0:00:00.0|  3658.5M|
[04/21 19:54:41    164s] Worst hold path end point:
[04/21 19:54:41    164s]   g174303/A2
[04/21 19:54:41    164s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:41    164s] |  20| -23.161|   -23.16|       1|          1|       0(     0)|   69.61%|   0:00:00.0|  3658.5M|
[04/21 19:54:41    164s] Worst hold path end point:
[04/21 19:54:41    164s]   g174303/A2
[04/21 19:54:41    164s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:41    164s] |  21| -23.093|   -23.09|       1|          1|       0(     0)|   69.61%|   0:00:00.0|  3658.5M|
[04/21 19:54:41    164s] Worst hold path end point:
[04/21 19:54:41    164s]   g174303/A2
[04/21 19:54:41    164s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:41    164s] |  22| -23.023|   -23.02|       1|          1|       0(     0)|   69.62%|   0:00:00.0|  3658.5M|
[04/21 19:54:41    164s] Worst hold path end point:
[04/21 19:54:41    164s]   g174303/A2
[04/21 19:54:41    164s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:41    164s] |  23| -22.949|   -22.95|       1|          1|       0(     0)|   69.62%|   0:00:00.0|  3658.5M|
[04/21 19:54:41    164s] Worst hold path end point:
[04/21 19:54:41    164s]   g174303/A2
[04/21 19:54:41    164s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:41    164s] |  24| -22.875|   -22.88|       1|          1|       0(     0)|   69.62%|   0:00:00.0|  3658.5M|
[04/21 19:54:41    164s] Worst hold path end point:
[04/21 19:54:41    164s]   g174303/A2
[04/21 19:54:41    164s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:41    164s] |  25| -22.790|   -22.79|       1|          1|       0(     0)|   69.63%|   0:00:00.0|  3658.5M|
[04/21 19:54:41    164s] Worst hold path end point:
[04/21 19:54:41    164s]   g174303/A2
[04/21 19:54:41    164s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:41    164s] |  26| -22.713|   -22.71|       1|          1|       0(     0)|   69.63%|   0:00:00.0|  3658.5M|
[04/21 19:54:41    164s] Worst hold path end point:
[04/21 19:54:41    164s]   g174303/A2
[04/21 19:54:41    164s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:41    164s] |  27| -22.628|   -22.63|       1|          1|       0(     0)|   69.63%|   0:00:00.0|  3658.5M|
[04/21 19:54:41    165s] Worst hold path end point:
[04/21 19:54:41    165s]   g174303/A2
[04/21 19:54:41    165s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:41    165s] |  28| -22.560|   -22.56|       1|          1|       0(     0)|   69.64%|   0:00:00.0|  3658.5M|
[04/21 19:54:41    165s] Worst hold path end point:
[04/21 19:54:41    165s]   g174303/A2
[04/21 19:54:41    165s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:41    165s] |  29| -22.489|   -22.49|       1|          1|       0(     0)|   69.64%|   0:00:00.0|  3658.5M|
[04/21 19:54:41    165s] Worst hold path end point:
[04/21 19:54:41    165s]   g174303/A2
[04/21 19:54:41    165s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:41    165s] |  30| -22.415|   -22.41|       1|          1|       0(     0)|   69.64%|   0:00:00.0|  3658.5M|
[04/21 19:54:41    165s] Worst hold path end point:
[04/21 19:54:41    165s]   g174303/A2
[04/21 19:54:41    165s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:41    165s] |  31| -22.344|   -22.34|       1|          1|       0(     0)|   69.65%|   0:00:00.0|  3658.5M|
[04/21 19:54:42    165s] Worst hold path end point:
[04/21 19:54:42    165s]   g174303/A2
[04/21 19:54:42    165s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:42    165s] |  32| -22.268|   -22.27|       1|          1|       0(     0)|   69.65%|   0:00:01.0|  3658.5M|
[04/21 19:54:42    165s] Worst hold path end point:
[04/21 19:54:42    165s]   g174303/A2
[04/21 19:54:42    165s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:42    165s] |  33| -22.201|   -22.20|       1|          1|       0(     0)|   69.65%|   0:00:00.0|  3658.5M|
[04/21 19:54:42    165s] Worst hold path end point:
[04/21 19:54:42    165s]   g174303/A2
[04/21 19:54:42    165s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:42    165s] |  34| -22.126|   -22.13|       1|          1|       0(     0)|   69.66%|   0:00:00.0|  3658.5M|
[04/21 19:54:42    165s] Worst hold path end point:
[04/21 19:54:42    165s]   g174303/A2
[04/21 19:54:42    165s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:42    165s] |  35| -22.058|   -22.06|       1|          1|       0(     0)|   69.66%|   0:00:00.0|  3658.5M|
[04/21 19:54:42    165s] Worst hold path end point:
[04/21 19:54:42    165s]   g174303/A2
[04/21 19:54:42    165s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:42    165s] |  36| -21.992|   -21.99|       1|          1|       0(     0)|   69.66%|   0:00:00.0|  3658.5M|
[04/21 19:54:42    165s] Worst hold path end point:
[04/21 19:54:42    165s]   g174303/A2
[04/21 19:54:42    165s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:42    165s] |  37| -21.924|   -21.92|       1|          1|       0(     0)|   69.67%|   0:00:00.0|  3658.5M|
[04/21 19:54:42    165s] Worst hold path end point:
[04/21 19:54:42    165s]   g174303/A2
[04/21 19:54:42    165s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:42    165s] |  38| -21.856|   -21.86|       1|          1|       0(     0)|   69.67%|   0:00:00.0|  3658.5M|
[04/21 19:54:42    165s] Worst hold path end point:
[04/21 19:54:42    165s]   g174303/A2
[04/21 19:54:42    165s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:42    165s] |  39| -21.787|   -21.79|       1|          1|       0(     0)|   69.67%|   0:00:00.0|  3658.5M|
[04/21 19:54:42    165s] Worst hold path end point:
[04/21 19:54:42    165s]   g174303/A2
[04/21 19:54:42    165s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:42    165s] |  40| -21.706|   -21.71|       1|          1|       0(     0)|   69.68%|   0:00:00.0|  3658.5M|
[04/21 19:54:42    165s] Worst hold path end point:
[04/21 19:54:42    165s]   g174303/A2
[04/21 19:54:42    165s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:42    165s] |  41| -21.630|   -21.63|       1|          1|       0(     0)|   69.68%|   0:00:00.0|  3658.5M|
[04/21 19:54:42    165s] Worst hold path end point:
[04/21 19:54:42    165s]   g174303/A2
[04/21 19:54:42    165s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:42    165s] |  42| -21.556|   -21.56|       1|          1|       0(     0)|   69.68%|   0:00:00.0|  3658.5M|
[04/21 19:54:42    165s] Worst hold path end point:
[04/21 19:54:42    165s]   g174303/A2
[04/21 19:54:42    165s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:42    165s] |  43| -21.467|   -21.47|       1|          1|       0(     0)|   69.69%|   0:00:00.0|  3658.5M|
[04/21 19:54:42    165s] Worst hold path end point:
[04/21 19:54:42    165s]   g174303/A2
[04/21 19:54:42    165s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:42    165s] |  44| -21.388|   -21.39|       1|          1|       0(     0)|   69.69%|   0:00:00.0|  3658.5M|
[04/21 19:54:42    165s] Worst hold path end point:
[04/21 19:54:42    165s]   g174303/A2
[04/21 19:54:42    165s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:42    165s] |  45| -21.320|   -21.32|       1|          1|       0(     0)|   69.69%|   0:00:00.0|  3658.5M|
[04/21 19:54:42    165s] Worst hold path end point:
[04/21 19:54:42    165s]   g174303/A2
[04/21 19:54:42    165s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:42    165s] |  46| -21.248|   -21.25|       1|          1|       0(     0)|   69.70%|   0:00:00.0|  3658.5M|
[04/21 19:54:42    165s] Worst hold path end point:
[04/21 19:54:42    165s]   g174303/A2
[04/21 19:54:42    165s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:42    165s] |  47| -21.180|   -21.18|       1|          1|       0(     0)|   69.70%|   0:00:00.0|  3658.5M|
[04/21 19:54:42    165s] Worst hold path end point:
[04/21 19:54:42    165s]   g174303/A2
[04/21 19:54:42    165s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:42    165s] |  48| -21.114|   -21.11|       1|          1|       0(     0)|   69.70%|   0:00:00.0|  3658.5M|
[04/21 19:54:42    165s] Worst hold path end point:
[04/21 19:54:42    165s]   g174303/A2
[04/21 19:54:42    165s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:42    165s] |  49| -21.042|   -21.04|       1|          1|       0(     0)|   69.71%|   0:00:00.0|  3658.5M|
[04/21 19:54:42    165s] Worst hold path end point:
[04/21 19:54:42    165s]   g174303/A2
[04/21 19:54:42    165s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:42    165s] |  50| -20.966|   -20.97|       1|          1|       0(     0)|   69.71%|   0:00:00.0|  3658.5M|
[04/21 19:54:42    165s] Worst hold path end point:
[04/21 19:54:42    165s]   g174303/A2
[04/21 19:54:42    165s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:42    165s] |  51| -20.893|   -20.89|       1|          1|       0(     0)|   69.71%|   0:00:00.0|  3658.5M|
[04/21 19:54:42    165s] Worst hold path end point:
[04/21 19:54:42    165s]   g174303/A2
[04/21 19:54:42    165s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:42    165s] |  52| -20.816|   -20.82|       1|          1|       0(     0)|   69.71%|   0:00:00.0|  3658.5M|
[04/21 19:54:42    165s] Worst hold path end point:
[04/21 19:54:42    165s]   g174303/A2
[04/21 19:54:42    165s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:42    165s] |  53| -20.745|   -20.75|       1|          1|       0(     0)|   69.72%|   0:00:00.0|  3658.5M|
[04/21 19:54:42    165s] Worst hold path end point:
[04/21 19:54:42    165s]   g174303/A2
[04/21 19:54:42    165s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:42    165s] |  54| -20.680|   -20.68|       1|          1|       0(     0)|   69.72%|   0:00:00.0|  3658.5M|
[04/21 19:54:42    165s] Worst hold path end point:
[04/21 19:54:42    165s]   g174303/A2
[04/21 19:54:42    165s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:42    165s] |  55| -20.608|   -20.61|       1|          1|       0(     0)|   69.72%|   0:00:00.0|  3658.5M|
[04/21 19:54:42    165s] Worst hold path end point:
[04/21 19:54:42    165s]   g174303/A2
[04/21 19:54:42    165s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:42    165s] |  56| -20.532|   -20.53|       1|          1|       0(     0)|   69.73%|   0:00:00.0|  3658.5M|
[04/21 19:54:42    165s] Worst hold path end point:
[04/21 19:54:42    165s]   g174303/A2
[04/21 19:54:42    165s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:42    165s] |  57| -20.468|   -20.47|       1|          1|       0(     0)|   69.73%|   0:00:00.0|  3658.5M|
[04/21 19:54:42    165s] Worst hold path end point:
[04/21 19:54:42    165s]   g174303/A2
[04/21 19:54:42    165s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:42    165s] |  58| -20.402|   -20.40|       1|          1|       0(     0)|   69.73%|   0:00:00.0|  3658.5M|
[04/21 19:54:42    165s] Worst hold path end point:
[04/21 19:54:42    165s]   g174303/A2
[04/21 19:54:42    165s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:42    165s] |  59| -20.330|   -20.33|       1|          1|       0(     0)|   69.74%|   0:00:00.0|  3658.5M|
[04/21 19:54:42    165s] Worst hold path end point:
[04/21 19:54:42    165s]   g174303/A2
[04/21 19:54:42    165s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:42    165s] |  60| -20.259|   -20.26|       1|          1|       0(     0)|   69.74%|   0:00:00.0|  3658.5M|
[04/21 19:54:42    165s] Worst hold path end point:
[04/21 19:54:42    165s]   g174303/A2
[04/21 19:54:42    165s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:42    165s] |  61| -20.188|   -20.19|       1|          1|       0(     0)|   69.74%|   0:00:00.0|  3658.5M|
[04/21 19:54:42    165s] Worst hold path end point:
[04/21 19:54:42    165s]   g174303/A2
[04/21 19:54:42    165s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:42    165s] |  62| -20.123|   -20.12|       1|          1|       0(     0)|   69.75%|   0:00:00.0|  3658.5M|
[04/21 19:54:42    165s] Worst hold path end point:
[04/21 19:54:42    165s]   g174303/A2
[04/21 19:54:42    165s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:42    165s] |  63| -20.054|   -20.05|       1|          1|       0(     0)|   69.75%|   0:00:00.0|  3658.5M|
[04/21 19:54:42    165s] Worst hold path end point:
[04/21 19:54:42    165s]   g174303/A2
[04/21 19:54:42    165s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:42    165s] |  64| -19.988|   -19.99|       1|          1|       0(     0)|   69.75%|   0:00:00.0|  3658.5M|
[04/21 19:54:42    165s] Worst hold path end point:
[04/21 19:54:42    165s]   g174303/A2
[04/21 19:54:42    165s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:42    165s] |  65| -19.920|   -19.92|       1|          1|       0(     0)|   69.76%|   0:00:00.0|  3658.5M|
[04/21 19:54:42    165s] Worst hold path end point:
[04/21 19:54:42    165s]   g174303/A2
[04/21 19:54:42    165s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:42    165s] |  66| -19.845|   -19.85|       1|          1|       0(     0)|   69.76%|   0:00:00.0|  3658.5M|
[04/21 19:54:42    165s] Worst hold path end point:
[04/21 19:54:42    165s]   g174303/A2
[04/21 19:54:42    165s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:42    165s] |  67| -19.774|   -19.77|       1|          1|       0(     0)|   69.76%|   0:00:00.0|  3658.5M|
[04/21 19:54:42    165s] Worst hold path end point:
[04/21 19:54:42    165s]   g174303/A2
[04/21 19:54:42    165s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:42    165s] |  68| -19.706|   -19.71|       1|          1|       0(     0)|   69.77%|   0:00:00.0|  3658.5M|
[04/21 19:54:42    165s] Worst hold path end point:
[04/21 19:54:42    165s]   g174303/A2
[04/21 19:54:42    165s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:42    165s] |  69| -19.638|   -19.64|       1|          1|       0(     0)|   69.77%|   0:00:00.0|  3658.5M|
[04/21 19:54:42    165s] Worst hold path end point:
[04/21 19:54:42    165s]   g174303/A2
[04/21 19:54:42    165s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:42    165s] |  70| -19.562|   -19.56|       1|          1|       0(     0)|   69.77%|   0:00:00.0|  3658.5M|
[04/21 19:54:42    165s] Worst hold path end point:
[04/21 19:54:42    165s]   g174303/A2
[04/21 19:54:42    165s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:42    165s] |  71| -19.486|   -19.49|       1|          1|       0(     0)|   69.78%|   0:00:00.0|  3658.5M|
[04/21 19:54:42    165s] Worst hold path end point:
[04/21 19:54:42    165s]   g174303/A2
[04/21 19:54:42    165s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:42    165s] |  72| -19.415|   -19.42|       1|          1|       0(     0)|   69.78%|   0:00:00.0|  3658.5M|
[04/21 19:54:42    166s] Worst hold path end point:
[04/21 19:54:42    166s]   g174303/A2
[04/21 19:54:42    166s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:42    166s] |  73| -19.342|   -19.34|       1|          1|       0(     0)|   69.78%|   0:00:00.0|  3658.5M|
[04/21 19:54:42    166s] Worst hold path end point:
[04/21 19:54:42    166s]   g174303/A2
[04/21 19:54:42    166s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:42    166s] |  74| -19.261|   -19.26|       1|          1|       0(     0)|   69.79%|   0:00:00.0|  3658.5M|
[04/21 19:54:42    166s] Worst hold path end point:
[04/21 19:54:42    166s]   g174303/A2
[04/21 19:54:42    166s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:42    166s] |  75| -19.188|   -19.19|       1|          1|       0(     0)|   69.79%|   0:00:00.0|  3658.5M|
[04/21 19:54:43    166s] Worst hold path end point:
[04/21 19:54:43    166s]   g174303/A2
[04/21 19:54:43    166s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:43    166s] |  76| -19.115|   -19.12|       1|          1|       0(     0)|   69.79%|   0:00:00.0|  3658.5M|
[04/21 19:54:43    166s] Worst hold path end point:
[04/21 19:54:43    166s]   g174303/A2
[04/21 19:54:43    166s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:43    166s] |  77| -19.048|   -19.05|       1|          1|       0(     0)|   69.80%|   0:00:01.0|  3658.5M|
[04/21 19:54:43    166s] Worst hold path end point:
[04/21 19:54:43    166s]   g174303/A2
[04/21 19:54:43    166s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:43    166s] |  78| -18.983|   -18.98|       1|          1|       0(     0)|   69.80%|   0:00:00.0|  3658.5M|
[04/21 19:54:43    166s] Worst hold path end point:
[04/21 19:54:43    166s]   g174303/A2
[04/21 19:54:43    166s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:43    166s] |  79| -18.904|   -18.90|       1|          1|       0(     0)|   69.80%|   0:00:00.0|  3658.5M|
[04/21 19:54:43    166s] Worst hold path end point:
[04/21 19:54:43    166s]   g174303/A2
[04/21 19:54:43    166s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:43    166s] |  80| -18.821|   -18.82|       1|          1|       0(     0)|   69.81%|   0:00:00.0|  3658.5M|
[04/21 19:54:43    166s] Worst hold path end point:
[04/21 19:54:43    166s]   g174303/A2
[04/21 19:54:43    166s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:43    166s] |  81| -18.750|   -18.75|       1|          1|       0(     0)|   69.81%|   0:00:00.0|  3658.5M|
[04/21 19:54:43    166s] Worst hold path end point:
[04/21 19:54:43    166s]   g174303/A2
[04/21 19:54:43    166s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:43    166s] |  82| -18.680|   -18.68|       1|          1|       0(     0)|   69.81%|   0:00:00.0|  3658.5M|
[04/21 19:54:43    166s] Worst hold path end point:
[04/21 19:54:43    166s]   g174303/A2
[04/21 19:54:43    166s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:43    166s] |  83| -18.609|   -18.61|       1|          1|       0(     0)|   69.82%|   0:00:00.0|  3658.5M|
[04/21 19:54:43    166s] Worst hold path end point:
[04/21 19:54:43    166s]   g174303/A2
[04/21 19:54:43    166s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:43    166s] |  84| -18.534|   -18.53|       1|          1|       0(     0)|   69.82%|   0:00:00.0|  3658.5M|
[04/21 19:54:43    166s] Worst hold path end point:
[04/21 19:54:43    166s]   g174303/A2
[04/21 19:54:43    166s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:43    166s] |  85| -18.445|   -18.44|       1|          1|       0(     0)|   69.82%|   0:00:00.0|  3658.5M|
[04/21 19:54:43    166s] Worst hold path end point:
[04/21 19:54:43    166s]   g174303/A2
[04/21 19:54:43    166s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:43    166s] |  86| -18.349|   -18.35|       1|          1|       0(     0)|   69.83%|   0:00:00.0|  3658.5M|
[04/21 19:54:43    166s] Worst hold path end point:
[04/21 19:54:43    166s]   g174303/A2
[04/21 19:54:43    166s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:43    166s] |  87| -18.256|   -18.26|       1|          1|       0(     0)|   69.83%|   0:00:00.0|  3658.5M|
[04/21 19:54:43    166s] Worst hold path end point:
[04/21 19:54:43    166s]   g174303/A2
[04/21 19:54:43    166s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:43    166s] |  88| -18.158|   -18.16|       1|          1|       0(     0)|   69.83%|   0:00:00.0|  3658.5M|
[04/21 19:54:43    166s] Worst hold path end point:
[04/21 19:54:43    166s]   g174303/A2
[04/21 19:54:43    166s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:43    166s] |  89| -18.085|   -18.09|       1|          1|       0(     0)|   69.84%|   0:00:00.0|  3658.5M|
[04/21 19:54:43    166s] Worst hold path end point:
[04/21 19:54:43    166s]   g174303/A2
[04/21 19:54:43    166s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:43    166s] |  90| -17.985|   -17.99|       1|          1|       0(     0)|   69.84%|   0:00:00.0|  3658.5M|
[04/21 19:54:43    166s] Worst hold path end point:
[04/21 19:54:43    166s]   g174303/A2
[04/21 19:54:43    166s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:43    166s] |  91| -17.890|   -17.89|       1|          1|       0(     0)|   69.84%|   0:00:00.0|  3658.5M|
[04/21 19:54:43    166s] Worst hold path end point:
[04/21 19:54:43    166s]   g174303/A2
[04/21 19:54:43    166s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:43    166s] |  92| -17.824|   -17.82|       1|          1|       0(     0)|   69.85%|   0:00:00.0|  3658.5M|
[04/21 19:54:43    166s] Worst hold path end point:
[04/21 19:54:43    166s]   g174303/A2
[04/21 19:54:43    166s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:43    166s] |  93| -17.756|   -17.76|       1|          1|       0(     0)|   69.85%|   0:00:00.0|  3658.5M|
[04/21 19:54:43    166s] Worst hold path end point:
[04/21 19:54:43    166s]   g174303/A2
[04/21 19:54:43    166s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:43    166s] |  94| -17.688|   -17.69|       1|          1|       0(     0)|   69.85%|   0:00:00.0|  3658.5M|
[04/21 19:54:43    166s] Worst hold path end point:
[04/21 19:54:43    166s]   g174303/A2
[04/21 19:54:43    166s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:43    166s] |  95| -17.613|   -17.61|       1|          1|       0(     0)|   69.86%|   0:00:00.0|  3658.5M|
[04/21 19:54:43    166s] Worst hold path end point:
[04/21 19:54:43    166s]   g174303/A2
[04/21 19:54:43    166s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:43    166s] |  96| -17.537|   -17.54|       1|          1|       0(     0)|   69.86%|   0:00:00.0|  3658.5M|
[04/21 19:54:43    166s] Worst hold path end point:
[04/21 19:54:43    166s]   g174303/A2
[04/21 19:54:43    166s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:43    166s] |  97| -17.460|   -17.46|       1|          1|       0(     0)|   69.86%|   0:00:00.0|  3658.5M|
[04/21 19:54:43    166s] Worst hold path end point:
[04/21 19:54:43    166s]   g174303/A2
[04/21 19:54:43    166s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:43    166s] |  98| -17.381|   -17.38|       1|          1|       0(     0)|   69.87%|   0:00:00.0|  3658.5M|
[04/21 19:54:43    166s] Worst hold path end point:
[04/21 19:54:43    166s]   g174303/A2
[04/21 19:54:43    166s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:43    166s] |  99| -17.305|   -17.30|       1|          1|       0(     0)|   69.87%|   0:00:00.0|  3658.5M|
[04/21 19:54:43    166s] Worst hold path end point:
[04/21 19:54:43    166s]   g174303/A2
[04/21 19:54:43    166s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:43    166s] | 100| -17.203|   -17.20|       1|          1|       0(     0)|   69.87%|   0:00:00.0|  3658.5M|
[04/21 19:54:43    166s] Worst hold path end point:
[04/21 19:54:43    166s]   g174303/A2
[04/21 19:54:43    166s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:43    166s] | 101| -17.114|   -17.11|       1|          1|       0(     0)|   69.88%|   0:00:00.0|  3658.5M|
[04/21 19:54:43    166s] Worst hold path end point:
[04/21 19:54:43    166s]   g174303/A2
[04/21 19:54:43    166s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:43    166s] | 102| -17.023|   -17.02|       1|          1|       0(     0)|   69.88%|   0:00:00.0|  3658.5M|
[04/21 19:54:43    166s] Worst hold path end point:
[04/21 19:54:43    166s]   g174303/A2
[04/21 19:54:43    166s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:43    166s] | 103| -16.940|   -16.94|       1|          1|       0(     0)|   69.88%|   0:00:00.0|  3658.5M|
[04/21 19:54:43    166s] Worst hold path end point:
[04/21 19:54:43    166s]   g174303/A2
[04/21 19:54:43    166s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:43    166s] | 104| -16.846|   -16.85|       1|          1|       0(     0)|   69.89%|   0:00:00.0|  3658.5M|
[04/21 19:54:43    166s] Worst hold path end point:
[04/21 19:54:43    166s]   g174303/A2
[04/21 19:54:43    166s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:43    166s] | 105| -16.750|   -16.75|       1|          1|       0(     0)|   69.89%|   0:00:00.0|  3658.5M|
[04/21 19:54:43    166s] Worst hold path end point:
[04/21 19:54:43    166s]   g174303/A2
[04/21 19:54:43    166s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:43    166s] | 106| -16.657|   -16.66|       1|          1|       0(     0)|   69.89%|   0:00:00.0|  3658.5M|
[04/21 19:54:43    166s] Worst hold path end point:
[04/21 19:54:43    166s]   g174303/A2
[04/21 19:54:43    166s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:43    166s] | 107| -16.570|   -16.57|       1|          1|       0(     0)|   69.90%|   0:00:00.0|  3658.5M|
[04/21 19:54:43    166s] Worst hold path end point:
[04/21 19:54:43    166s]   g174303/A2
[04/21 19:54:43    166s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:43    166s] | 108| -16.504|   -16.50|       1|          1|       0(     0)|   69.90%|   0:00:00.0|  3658.5M|
[04/21 19:54:43    166s] Worst hold path end point:
[04/21 19:54:43    166s]   g174303/A2
[04/21 19:54:43    166s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:43    166s] | 109| -16.427|   -16.43|       1|          1|       0(     0)|   69.90%|   0:00:00.0|  3658.5M|
[04/21 19:54:43    166s] Worst hold path end point:
[04/21 19:54:43    166s]   g174303/A2
[04/21 19:54:43    166s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:43    166s] | 110| -16.359|   -16.36|       1|          1|       0(     0)|   69.91%|   0:00:00.0|  3658.5M|
[04/21 19:54:43    166s] Worst hold path end point:
[04/21 19:54:43    166s]   g174303/A2
[04/21 19:54:43    166s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:43    166s] | 111| -16.293|   -16.29|       1|          1|       0(     0)|   69.91%|   0:00:00.0|  3658.5M|
[04/21 19:54:43    166s] Worst hold path end point:
[04/21 19:54:43    166s]   g174303/A2
[04/21 19:54:43    166s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:43    166s] | 112| -16.225|   -16.23|       1|          1|       0(     0)|   69.91%|   0:00:00.0|  3658.5M|
[04/21 19:54:43    166s] Worst hold path end point:
[04/21 19:54:43    166s]   g174303/A2
[04/21 19:54:43    166s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:43    166s] | 113| -16.157|   -16.16|       1|          1|       0(     0)|   69.92%|   0:00:00.0|  3658.5M|
[04/21 19:54:43    166s] Worst hold path end point:
[04/21 19:54:43    166s]   g174303/A2
[04/21 19:54:43    166s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:43    166s] | 114| -16.087|   -16.09|       1|          1|       0(     0)|   69.92%|   0:00:00.0|  3658.5M|
[04/21 19:54:43    166s] Worst hold path end point:
[04/21 19:54:43    166s]   g174303/A2
[04/21 19:54:43    166s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:43    166s] | 115| -16.019|   -16.02|       1|          1|       0(     0)|   69.92%|   0:00:00.0|  3658.5M|
[04/21 19:54:43    167s] Worst hold path end point:
[04/21 19:54:43    167s]   g174303/A2
[04/21 19:54:43    167s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:43    167s] | 116| -15.952|   -15.95|       1|          1|       0(     0)|   69.93%|   0:00:00.0|  3658.5M|
[04/21 19:54:43    167s] Worst hold path end point:
[04/21 19:54:43    167s]   g174303/A2
[04/21 19:54:43    167s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:43    167s] | 117| -15.886|   -15.89|       1|          1|       0(     0)|   69.93%|   0:00:00.0|  3658.5M|
[04/21 19:54:43    167s] Worst hold path end point:
[04/21 19:54:43    167s]   g174303/A2
[04/21 19:54:43    167s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:43    167s] | 118| -15.814|   -15.81|       1|          1|       0(     0)|   69.93%|   0:00:00.0|  3658.5M|
[04/21 19:54:44    167s] Worst hold path end point:
[04/21 19:54:44    167s]   g174303/A2
[04/21 19:54:44    167s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:44    167s] | 119| -15.738|   -15.74|       1|          1|       0(     0)|   69.94%|   0:00:00.0|  3658.5M|
[04/21 19:54:44    167s] Worst hold path end point:
[04/21 19:54:44    167s]   g174303/A2
[04/21 19:54:44    167s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:44    167s] | 120| -15.668|   -15.67|       1|          1|       0(     0)|   69.94%|   0:00:01.0|  3658.5M|
[04/21 19:54:44    167s] Worst hold path end point:
[04/21 19:54:44    167s]   g174303/A2
[04/21 19:54:44    167s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:44    167s] | 121| -15.600|   -15.60|       1|          1|       0(     0)|   69.94%|   0:00:00.0|  3658.5M|
[04/21 19:54:44    167s] Worst hold path end point:
[04/21 19:54:44    167s]   g174303/A2
[04/21 19:54:44    167s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:44    167s] | 122| -15.527|   -15.53|       1|          1|       0(     0)|   69.95%|   0:00:00.0|  3658.5M|
[04/21 19:54:44    167s] Worst hold path end point:
[04/21 19:54:44    167s]   g174303/A2
[04/21 19:54:44    167s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:44    167s] | 123| -15.455|   -15.45|       1|          1|       0(     0)|   69.95%|   0:00:00.0|  3658.5M|
[04/21 19:54:44    167s] Worst hold path end point:
[04/21 19:54:44    167s]   g174303/A2
[04/21 19:54:44    167s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:44    167s] | 124| -15.382|   -15.38|       1|          1|       0(     0)|   69.95%|   0:00:00.0|  3658.5M|
[04/21 19:54:44    167s] Worst hold path end point:
[04/21 19:54:44    167s]   g174303/A2
[04/21 19:54:44    167s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:44    167s] | 125| -15.306|   -15.31|       1|          1|       0(     0)|   69.96%|   0:00:00.0|  3658.5M|
[04/21 19:54:44    167s] Worst hold path end point:
[04/21 19:54:44    167s]   g174303/A2
[04/21 19:54:44    167s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:44    167s] | 126| -15.241|   -15.24|       1|          1|       0(     0)|   69.96%|   0:00:00.0|  3658.5M|
[04/21 19:54:44    167s] Worst hold path end point:
[04/21 19:54:44    167s]   g174303/A2
[04/21 19:54:44    167s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:44    167s] | 127| -15.173|   -15.17|       1|          1|       0(     0)|   69.96%|   0:00:00.0|  3658.5M|
[04/21 19:54:44    167s] Worst hold path end point:
[04/21 19:54:44    167s]   g174303/A2
[04/21 19:54:44    167s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:44    167s] | 128| -15.099|   -15.10|       1|          1|       0(     0)|   69.97%|   0:00:00.0|  3658.5M|
[04/21 19:54:44    167s] Worst hold path end point:
[04/21 19:54:44    167s]   g174303/A2
[04/21 19:54:44    167s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:44    167s] | 129| -15.008|   -15.01|       1|          1|       0(     0)|   69.97%|   0:00:00.0|  3658.5M|
[04/21 19:54:44    167s] Worst hold path end point:
[04/21 19:54:44    167s]   g174303/A2
[04/21 19:54:44    167s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:44    167s] | 130| -14.932|   -14.93|       1|          1|       0(     0)|   69.97%|   0:00:00.0|  3658.5M|
[04/21 19:54:44    167s] Worst hold path end point:
[04/21 19:54:44    167s]   g174303/A2
[04/21 19:54:44    167s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:44    167s] | 131| -14.856|   -14.86|       1|          1|       0(     0)|   69.98%|   0:00:00.0|  3658.5M|
[04/21 19:54:44    167s] Worst hold path end point:
[04/21 19:54:44    167s]   g174303/A2
[04/21 19:54:44    167s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:44    167s] | 132| -14.779|   -14.78|       1|          1|       0(     0)|   69.98%|   0:00:00.0|  3658.5M|
[04/21 19:54:44    167s] Worst hold path end point:
[04/21 19:54:44    167s]   g174303/A2
[04/21 19:54:44    167s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:44    167s] | 133| -14.692|   -14.69|       1|          1|       0(     0)|   69.98%|   0:00:00.0|  3658.5M|
[04/21 19:54:44    167s] Worst hold path end point:
[04/21 19:54:44    167s]   g174303/A2
[04/21 19:54:44    167s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:44    167s] | 134| -14.615|   -14.62|       1|          1|       0(     0)|   69.99%|   0:00:00.0|  3658.5M|
[04/21 19:54:44    167s] Worst hold path end point:
[04/21 19:54:44    167s]   g174303/A2
[04/21 19:54:44    167s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:44    167s] | 135| -14.544|   -14.54|       1|          1|       0(     0)|   69.99%|   0:00:00.0|  3658.5M|
[04/21 19:54:44    167s] Worst hold path end point:
[04/21 19:54:44    167s]   g174303/A2
[04/21 19:54:44    167s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:44    167s] | 136| -14.478|   -14.48|       1|          1|       0(     0)|   69.99%|   0:00:00.0|  3658.5M|
[04/21 19:54:44    167s] Worst hold path end point:
[04/21 19:54:44    167s]   g174303/A2
[04/21 19:54:44    167s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:44    167s] | 137| -14.406|   -14.41|       1|          1|       0(     0)|   70.00%|   0:00:00.0|  3658.5M|
[04/21 19:54:44    167s] Worst hold path end point:
[04/21 19:54:44    167s]   g174303/A2
[04/21 19:54:44    167s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:44    167s] | 138| -14.337|   -14.34|       1|          1|       0(     0)|   70.00%|   0:00:00.0|  3658.5M|
[04/21 19:54:44    167s] Worst hold path end point:
[04/21 19:54:44    167s]   g174303/A2
[04/21 19:54:44    167s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:44    167s] | 139| -14.271|   -14.27|       1|          1|       0(     0)|   70.00%|   0:00:00.0|  3658.5M|
[04/21 19:54:44    167s] Worst hold path end point:
[04/21 19:54:44    167s]   g174303/A2
[04/21 19:54:44    167s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:44    167s] | 140| -14.196|   -14.20|       1|          1|       0(     0)|   70.00%|   0:00:00.0|  3658.5M|
[04/21 19:54:44    167s] Worst hold path end point:
[04/21 19:54:44    167s]   g174303/A2
[04/21 19:54:44    167s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:44    167s] | 141| -14.126|   -14.13|       1|          1|       0(     0)|   70.01%|   0:00:00.0|  3658.5M|
[04/21 19:54:44    167s] Worst hold path end point:
[04/21 19:54:44    167s]   g174303/A2
[04/21 19:54:44    167s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:44    167s] | 142| -14.057|   -14.06|       1|          1|       0(     0)|   70.01%|   0:00:00.0|  3658.5M|
[04/21 19:54:44    167s] Worst hold path end point:
[04/21 19:54:44    167s]   g174303/A2
[04/21 19:54:44    167s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:44    167s] | 143| -13.991|   -13.99|       1|          1|       0(     0)|   70.01%|   0:00:00.0|  3658.5M|
[04/21 19:54:44    167s] Worst hold path end point:
[04/21 19:54:44    167s]   g174303/A2
[04/21 19:54:44    167s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:44    167s] | 144| -13.919|   -13.92|       1|          1|       0(     0)|   70.02%|   0:00:00.0|  3658.5M|
[04/21 19:54:44    167s] Worst hold path end point:
[04/21 19:54:44    167s]   g174303/A2
[04/21 19:54:44    167s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:44    167s] | 145| -13.852|   -13.85|       1|          1|       0(     0)|   70.02%|   0:00:00.0|  3658.5M|
[04/21 19:54:44    167s] Worst hold path end point:
[04/21 19:54:44    167s]   g174303/A2
[04/21 19:54:44    167s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:44    167s] | 146| -13.787|   -13.79|       1|          1|       0(     0)|   70.02%|   0:00:00.0|  3658.5M|
[04/21 19:54:44    167s] Worst hold path end point:
[04/21 19:54:44    167s]   g174303/A2
[04/21 19:54:44    167s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:44    167s] | 147| -13.715|   -13.71|       1|          1|       0(     0)|   70.03%|   0:00:00.0|  3658.5M|
[04/21 19:54:44    167s] Worst hold path end point:
[04/21 19:54:44    167s]   g174303/A2
[04/21 19:54:44    167s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:44    167s] | 148| -13.649|   -13.65|       1|          1|       0(     0)|   70.03%|   0:00:00.0|  3658.5M|
[04/21 19:54:44    167s] Worst hold path end point:
[04/21 19:54:44    167s]   g174303/A2
[04/21 19:54:44    167s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:44    167s] | 149| -13.577|   -13.58|       1|          1|       0(     0)|   70.03%|   0:00:00.0|  3658.5M|
[04/21 19:54:44    167s] Worst hold path end point:
[04/21 19:54:44    167s]   g174303/A2
[04/21 19:54:44    167s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:44    167s] | 150| -13.512|   -13.51|       1|          1|       0(     0)|   70.04%|   0:00:00.0|  3658.5M|
[04/21 19:54:44    167s] Worst hold path end point:
[04/21 19:54:44    167s]   g174303/A2
[04/21 19:54:44    167s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:44    167s] | 151| -13.439|   -13.44|       1|          1|       0(     0)|   70.04%|   0:00:00.0|  3658.5M|
[04/21 19:54:44    167s] Worst hold path end point:
[04/21 19:54:44    167s]   g174303/A2
[04/21 19:54:44    167s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:44    167s] | 152| -13.365|   -13.37|       1|          1|       0(     0)|   70.04%|   0:00:00.0|  3658.5M|
[04/21 19:54:44    167s] Worst hold path end point:
[04/21 19:54:44    167s]   g174303/A2
[04/21 19:54:44    167s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:44    167s] | 153| -13.289|   -13.29|       1|          1|       0(     0)|   70.05%|   0:00:00.0|  3658.5M|
[04/21 19:54:44    167s] Worst hold path end point:
[04/21 19:54:44    167s]   g174303/A2
[04/21 19:54:44    167s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:44    167s] | 154| -13.219|   -13.22|       1|          1|       0(     0)|   70.05%|   0:00:00.0|  3658.5M|
[04/21 19:54:44    167s] Worst hold path end point:
[04/21 19:54:44    167s]   g174303/A2
[04/21 19:54:44    167s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:44    167s] | 155| -13.153|   -13.15|       1|          1|       0(     0)|   70.05%|   0:00:00.0|  3658.5M|
[04/21 19:54:44    167s] Worst hold path end point:
[04/21 19:54:44    167s]   g174303/A2
[04/21 19:54:44    167s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:44    167s] | 156| -13.082|   -13.08|       1|          1|       0(     0)|   70.06%|   0:00:00.0|  3658.5M|
[04/21 19:54:44    167s] Worst hold path end point:
[04/21 19:54:44    167s]   g174303/A2
[04/21 19:54:44    167s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:44    167s] | 157| -13.003|   -13.00|       1|          1|       0(     0)|   70.06%|   0:00:00.0|  3658.5M|
[04/21 19:54:44    167s] Worst hold path end point:
[04/21 19:54:44    167s]   g174303/A2
[04/21 19:54:44    167s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:44    167s] | 158| -12.933|   -12.93|       1|          1|       0(     0)|   70.06%|   0:00:00.0|  3658.5M|
[04/21 19:54:44    168s] Worst hold path end point:
[04/21 19:54:44    168s]   g174303/A2
[04/21 19:54:44    168s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:44    168s] | 159| -12.868|   -12.87|       1|          1|       0(     0)|   70.07%|   0:00:00.0|  3658.5M|
[04/21 19:54:44    168s] Worst hold path end point:
[04/21 19:54:44    168s]   g174303/A2
[04/21 19:54:44    168s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:44    168s] | 160| -12.795|   -12.79|       1|          1|       0(     0)|   70.07%|   0:00:00.0|  3658.5M|
[04/21 19:54:44    168s] Worst hold path end point:
[04/21 19:54:44    168s]   g174303/A2
[04/21 19:54:44    168s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:44    168s] | 161| -12.732|   -12.73|       1|          1|       0(     0)|   70.07%|   0:00:00.0|  3658.5M|
[04/21 19:54:45    168s] Worst hold path end point:
[04/21 19:54:45    168s]   g174303/A2
[04/21 19:54:45    168s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:45    168s] | 162| -12.661|   -12.66|       1|          1|       0(     0)|   70.08%|   0:00:01.0|  3658.5M|
[04/21 19:54:45    168s] Worst hold path end point:
[04/21 19:54:45    168s]   g174303/A2
[04/21 19:54:45    168s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:45    168s] | 163| -12.589|   -12.59|       1|          1|       0(     0)|   70.08%|   0:00:00.0|  3658.5M|
[04/21 19:54:45    168s] Worst hold path end point:
[04/21 19:54:45    168s]   g174303/A2
[04/21 19:54:45    168s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:45    168s] | 164| -12.515|   -12.51|       1|          1|       0(     0)|   70.08%|   0:00:00.0|  3658.5M|
[04/21 19:54:45    168s] Worst hold path end point:
[04/21 19:54:45    168s]   g174303/A2
[04/21 19:54:45    168s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:45    168s] | 165| -12.445|   -12.45|       1|          1|       0(     0)|   70.09%|   0:00:00.0|  3658.5M|
[04/21 19:54:45    168s] Worst hold path end point:
[04/21 19:54:45    168s]   g174303/A2
[04/21 19:54:45    168s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:45    168s] | 166| -12.364|   -12.36|       1|          1|       0(     0)|   70.09%|   0:00:00.0|  3658.5M|
[04/21 19:54:45    168s] Worst hold path end point:
[04/21 19:54:45    168s]   g174303/A2
[04/21 19:54:45    168s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:45    168s] | 167| -12.281|   -12.28|       1|          1|       0(     0)|   70.09%|   0:00:00.0|  3658.5M|
[04/21 19:54:45    168s] Worst hold path end point:
[04/21 19:54:45    168s]   g174303/A2
[04/21 19:54:45    168s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:45    168s] | 168| -12.212|   -12.21|       1|          1|       0(     0)|   70.10%|   0:00:00.0|  3658.5M|
[04/21 19:54:45    168s] Worst hold path end point:
[04/21 19:54:45    168s]   g174303/A2
[04/21 19:54:45    168s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:45    168s] | 169| -12.146|   -12.15|       1|          1|       0(     0)|   70.10%|   0:00:00.0|  3658.5M|
[04/21 19:54:45    168s] Worst hold path end point:
[04/21 19:54:45    168s]   g174303/A2
[04/21 19:54:45    168s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:45    168s] | 170| -12.043|   -12.04|       1|          1|       0(     0)|   70.10%|   0:00:00.0|  3658.5M|
[04/21 19:54:45    168s] Worst hold path end point:
[04/21 19:54:45    168s]   g174303/A2
[04/21 19:54:45    168s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:45    168s] | 171| -11.976|   -11.98|       1|          1|       0(     0)|   70.11%|   0:00:00.0|  3658.5M|
[04/21 19:54:45    168s] Worst hold path end point:
[04/21 19:54:45    168s]   g174303/A2
[04/21 19:54:45    168s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:45    168s] | 172| -11.905|   -11.90|       1|          1|       0(     0)|   70.11%|   0:00:00.0|  3658.5M|
[04/21 19:54:45    168s] Worst hold path end point:
[04/21 19:54:45    168s]   g174303/A2
[04/21 19:54:45    168s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:45    168s] | 173| -11.831|   -11.83|       1|          1|       0(     0)|   70.11%|   0:00:00.0|  3658.5M|
[04/21 19:54:45    168s] Worst hold path end point:
[04/21 19:54:45    168s]   g174303/A2
[04/21 19:54:45    168s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:45    168s] | 174| -11.765|   -11.77|       1|          1|       0(     0)|   70.12%|   0:00:00.0|  3658.5M|
[04/21 19:54:45    168s] Worst hold path end point:
[04/21 19:54:45    168s]   g174303/A2
[04/21 19:54:45    168s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:45    168s] | 175| -11.699|   -11.70|       1|          1|       0(     0)|   70.12%|   0:00:00.0|  3658.5M|
[04/21 19:54:45    168s] Worst hold path end point:
[04/21 19:54:45    168s]   g174303/A2
[04/21 19:54:45    168s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:45    168s] | 176| -11.699|   -11.70|       1|          0|       0(     0)|   70.12%|   0:00:00.0|  3658.5M|
[04/21 19:54:45    168s] 
[04/21 19:54:45    168s] Capturing REF for hold ...
[04/21 19:54:45    168s]    Hold Timing Snapshot: (REF)
[04/21 19:54:45    168s]              All PG WNS: -11.699
[04/21 19:54:45    168s]              All PG TNS: -11.699
[04/21 19:54:45    168s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/21 19:54:45    168s] 
[04/21 19:54:45    168s] *info:    Total 293 cells added for Phase I
[04/21 19:54:45    168s] *info:        in which 0 is ripple commits (0.000%)
[04/21 19:54:45    168s] *info:    Total 2 instances resized for Phase I
[04/21 19:54:45    168s] *info:        in which 2 FF resizing 
[04/21 19:54:45    168s] *info:        in which 0 ripple resizing (0.000%)
[04/21 19:54:45    168s] --------------------------------------------------- 
[04/21 19:54:45    168s]    Hold Timing Summary  - Phase I 
[04/21 19:54:45    168s] --------------------------------------------------- 
[04/21 19:54:45    168s]  Target slack:       0.0000 ns
[04/21 19:54:45    168s]  View: view_ff_v1p32 
[04/21 19:54:45    168s]    WNS:     -11.6992
[04/21 19:54:45    168s]    TNS:     -11.6992
[04/21 19:54:45    168s]    VP :            1
[04/21 19:54:45    168s]    Worst hold path end point: g174303/A2 
[04/21 19:54:45    168s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 view_ss_v1p08_125c 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.049  |  0.005  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  3958   |  2134   |    1    |  3174   |
+--------------------+---------+---------+---------+---------+

Density: 70.123%
Routing Overflow: 0.00% H and 0.07% V
------------------------------------------------------------------
[04/21 19:54:45    168s] *info: Hold Batch Commit is enabled
[04/21 19:54:45    168s] *info: Levelized Batch Commit is enabled
[04/21 19:54:45    168s] 
[04/21 19:54:45    168s] Phase II ......
[04/21 19:54:45    168s] Executing transform: AddBuffer
[04/21 19:54:45    168s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/21 19:54:45    168s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[04/21 19:54:45    168s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/21 19:54:45    168s] Worst hold path end point:
[04/21 19:54:45    168s]   g174303/A2
[04/21 19:54:45    168s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:45    168s] |   0| -11.699|   -11.70|       1|          0|       0(     0)|   70.12%|   0:00:00.0|  3668.5M|
[04/21 19:54:46    169s] Worst hold path end point:
[04/21 19:54:46    169s]   g174303/A2
[04/21 19:54:46    169s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:46    169s] |   1| -11.699|   -11.70|       1|          0|       0(     0)|   70.12%|   0:00:01.0|  3668.5M|
[04/21 19:54:46    169s] 
[04/21 19:54:46    169s] Capturing REF for hold ...
[04/21 19:54:46    169s]    Hold Timing Snapshot: (REF)
[04/21 19:54:46    169s]              All PG WNS: -11.699
[04/21 19:54:46    169s]              All PG TNS: -11.699
[04/21 19:54:46    169s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/21 19:54:46    169s] --------------------------------------------------- 
[04/21 19:54:46    169s]    Hold Timing Summary  - Phase II 
[04/21 19:54:46    169s] --------------------------------------------------- 
[04/21 19:54:46    169s]  Target slack:       0.0000 ns
[04/21 19:54:46    169s]  View: view_ff_v1p32 
[04/21 19:54:46    169s]    WNS:     -11.6992
[04/21 19:54:46    169s]    TNS:     -11.6992
[04/21 19:54:46    169s]    VP :            1
[04/21 19:54:46    169s]    Worst hold path end point: g174303/A2 
[04/21 19:54:46    169s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase II Timing Summary
------------------------------------------------------------------

Setup views included:
 view_ss_v1p08_125c 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.049  |  0.005  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  3958   |  2134   |    1    |  3174   |
+--------------------+---------+---------+---------+---------+

Density: 70.123%
Routing Overflow: 0.00% H and 0.07% V
------------------------------------------------------------------
[04/21 19:54:46    169s] *info: Hold Batch Commit is enabled
[04/21 19:54:46    169s] *info: Levelized Batch Commit is enabled
[04/21 19:54:46    169s] 
[04/21 19:54:46    169s] Phase III ......
[04/21 19:54:46    169s] Executing transform: AddBuffer + LegalResize
[04/21 19:54:46    169s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/21 19:54:46    169s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[04/21 19:54:46    169s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/21 19:54:46    169s] Worst hold path end point:
[04/21 19:54:46    169s]   g174303/A2
[04/21 19:54:46    169s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:46    169s] |   0| -11.699|   -11.70|       1|          0|       0(     0)|   70.12%|   0:00:00.0|  3668.5M|
[04/21 19:54:46    169s] Worst hold path end point:
[04/21 19:54:46    169s]   g174303/A2
[04/21 19:54:46    169s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:46    169s] |   1| -11.699|   -11.70|       1|          0|       0(     0)|   70.12%|   0:00:00.0|  3668.5M|
[04/21 19:54:46    169s] 
[04/21 19:54:46    169s] Capturing REF for hold ...
[04/21 19:54:46    169s]    Hold Timing Snapshot: (REF)
[04/21 19:54:46    169s]              All PG WNS: -11.699
[04/21 19:54:46    169s]              All PG TNS: -11.699
[04/21 19:54:46    169s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/21 19:54:46    169s] --------------------------------------------------- 
[04/21 19:54:46    169s]    Hold Timing Summary  - Phase III 
[04/21 19:54:46    169s] --------------------------------------------------- 
[04/21 19:54:46    169s]  Target slack:       0.0000 ns
[04/21 19:54:46    169s]  View: view_ff_v1p32 
[04/21 19:54:46    169s]    WNS:     -11.6992
[04/21 19:54:46    169s]    TNS:     -11.6992
[04/21 19:54:46    169s]    VP :            1
[04/21 19:54:46    169s]    Worst hold path end point: g174303/A2 
[04/21 19:54:46    169s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase III Timing Summary
------------------------------------------------------------------

Setup views included:
 view_ss_v1p08_125c 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.049  |  0.005  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  3958   |  2134   |    1    |  3174   |
+--------------------+---------+---------+---------+---------+

Density: 70.123%
Routing Overflow: 0.00% H and 0.07% V
------------------------------------------------------------------
[04/21 19:54:46    169s] *info: Hold Batch Commit is enabled
[04/21 19:54:46    169s] *info: Levelized Batch Commit is enabled
[04/21 19:54:46    169s] 
[04/21 19:54:46    169s] Phase IV ......
[04/21 19:54:46    169s] Executing transform: AddBuffer + Resize
[04/21 19:54:46    169s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/21 19:54:46    169s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[04/21 19:54:46    169s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/21 19:54:46    169s] Worst hold path end point:
[04/21 19:54:46    169s]   g174303/A2
[04/21 19:54:46    169s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:46    169s] |   0| -11.699|   -11.70|       1|          0|       0(     0)|   70.12%|   0:00:00.0|  3668.5M|
[04/21 19:54:46    169s] Worst hold path end point:
[04/21 19:54:46    169s]   g174303/A2
[04/21 19:54:46    169s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:54:46    169s] |   1| -11.699|   -11.70|       1|          0|       0(     0)|   70.12%|   0:00:00.0|  3668.5M|
[04/21 19:54:46    169s] 
[04/21 19:54:46    169s] Capturing REF for hold ...
[04/21 19:54:46    169s]    Hold Timing Snapshot: (REF)
[04/21 19:54:46    169s]              All PG WNS: -11.699
[04/21 19:54:46    169s]              All PG TNS: -11.699
[04/21 19:54:46    169s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/21 19:54:46    169s] --------------------------------------------------- 
[04/21 19:54:46    169s]    Hold Timing Summary  - Phase IV 
[04/21 19:54:46    169s] --------------------------------------------------- 
[04/21 19:54:46    169s]  Target slack:       0.0000 ns
[04/21 19:54:46    169s]  View: view_ff_v1p32 
[04/21 19:54:46    169s]    WNS:     -11.6992
[04/21 19:54:46    169s]    TNS:     -11.6992
[04/21 19:54:46    169s]    VP :            1
[04/21 19:54:46    169s]    Worst hold path end point: g174303/A2 
[04/21 19:54:46    169s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase IV Timing Summary
------------------------------------------------------------------

Setup views included:
 view_ss_v1p08_125c 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.049  |  0.005  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  3958   |  2134   |    1    |  3174   |
+--------------------+---------+---------+---------+---------+

Density: 70.123%
Routing Overflow: 0.00% H and 0.07% V
------------------------------------------------------------------
[04/21 19:54:46    169s] 
[04/21 19:54:46    169s] 
[04/21 19:54:46    169s] =======================================================================
[04/21 19:54:46    169s]                 Reasons for remaining hold violations
[04/21 19:54:46    169s] =======================================================================
[04/21 19:54:46    169s] *info: Total 177 net(s) have violated hold timing slacks.
[04/21 19:54:46    169s] 
[04/21 19:54:46    169s] Buffering failure reasons
[04/21 19:54:46    169s] ------------------------------------------------
[04/21 19:54:46    169s] *info:   177 net(s): Could not be fixed because of setup WNS degradation on specific instance.
[04/21 19:54:46    169s] 
[04/21 19:54:46    169s] Resizing failure reasons
[04/21 19:54:46    169s] ------------------------------------------------
[04/21 19:54:46    169s] *info:   177 net(s): Could not be fixed because of internal reason: TooBigToFixByResize.
[04/21 19:54:46    169s] 
[04/21 19:54:46    169s] 
[04/21 19:54:46    169s] *** Finished Core Fixing (fixHold) cpu=0:00:14.0 real=0:00:14.0 totSessionCpu=0:02:50 mem=3668.5M density=70.123% ***
[04/21 19:54:46    169s] 
[04/21 19:54:46    169s] *info:
[04/21 19:54:46    169s] *info: Added a total of 293 cells to fix/reduce hold violation
[04/21 19:54:46    169s] *info:          in which 95 termBuffering
[04/21 19:54:46    169s] *info:          in which 0 dummyBuffering
[04/21 19:54:46    169s] *info:
[04/21 19:54:46    169s] *info: Summary: 
[04/21 19:54:46    169s] *info:            2 cells of type 'BUFHDV0RD' (4.0, 	150.161) used
[04/21 19:54:46    169s] *info:          188 cells of type 'BUFHDV1RD' (4.0, 	94.166) used
[04/21 19:54:46    169s] *info:           40 cells of type 'BUFHDV2RD' (4.0, 	63.419) used
[04/21 19:54:46    169s] *info:            1 cell  of type 'BUFHDV4RD' (7.0, 	31.775) used
[04/21 19:54:46    169s] *info:            1 cell  of type 'BUFHDV6' (8.0, 	21.344) used
[04/21 19:54:46    169s] *info:            1 cell  of type 'CLKBUFHDV0' (4.0, 	197.154) used
[04/21 19:54:46    169s] *info:            2 cells of type 'CLKBUFHDV1' (4.0, 	126.631) used
[04/21 19:54:46    169s] *info:            9 cells of type 'DEL1HDV0' (7.0, 	189.045) used
[04/21 19:54:46    169s] *info:           29 cells of type 'DEL2HDV0' (8.0, 	203.766) used
[04/21 19:54:46    169s] *info:            1 cell  of type 'DEL2HDV1' (8.0, 	129.184) used
[04/21 19:54:46    169s] *info:            1 cell  of type 'DEL2HDV2' (8.0, 	88.338) used
[04/21 19:54:46    169s] *info:           16 cells of type 'DEL3HDV0' (9.0, 	207.394) used
[04/21 19:54:46    169s] *info:            2 cells of type 'DEL4HDV0' (10.0, 	212.139) used
[04/21 19:54:46    169s] *info:
[04/21 19:54:46    169s] *info: Total 2 instances resized
[04/21 19:54:46    169s] *info:       in which 2 FF resizing
[04/21 19:54:46    169s] *info:
[04/21 19:54:46    169s] 
[04/21 19:54:46    169s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3668.5M, EPOCH TIME: 1745240086.911725
[04/21 19:54:46    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9899).
[04/21 19:54:46    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:46    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:46    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:46    169s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.014, REAL:0.014, MEM:3653.5M, EPOCH TIME: 1745240086.926093
[04/21 19:54:46    169s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3653.5M, EPOCH TIME: 1745240086.927816
[04/21 19:54:46    169s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3653.5M, EPOCH TIME: 1745240086.927848
[04/21 19:54:46    169s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3653.5M, EPOCH TIME: 1745240086.930921
[04/21 19:54:46    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:46    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:46    169s] 
[04/21 19:54:46    169s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:54:46    169s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:54:46    169s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.008, REAL:0.008, MEM:3653.5M, EPOCH TIME: 1745240086.938950
[04/21 19:54:46    169s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3653.5M, EPOCH TIME: 1745240086.938979
[04/21 19:54:46    169s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3653.5M, EPOCH TIME: 1745240086.939045
[04/21 19:54:46    169s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:3653.5M, EPOCH TIME: 1745240086.939585
[04/21 19:54:46    169s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.000, REAL:0.000, MEM:3653.5M, EPOCH TIME: 1745240086.939670
[04/21 19:54:46    169s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.012, REAL:0.012, MEM:3653.5M, EPOCH TIME: 1745240086.939714
[04/21 19:54:46    169s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.012, REAL:0.012, MEM:3653.5M, EPOCH TIME: 1745240086.939730
[04/21 19:54:46    169s] TDRefine: refinePlace mode is spiral
[04/21 19:54:46    169s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2911417.14
[04/21 19:54:46    169s] OPERPROF: Starting Refine-Place at level 1, MEM:3653.5M, EPOCH TIME: 1745240086.939763
[04/21 19:54:46    169s] *** Starting refinePlace (0:02:50 mem=3653.5M) ***
[04/21 19:54:46    169s] Total net bbox length = 2.513e+05 (1.227e+05 1.285e+05) (ext = 1.164e+04)
[04/21 19:54:46    169s] 
[04/21 19:54:46    169s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:54:46    169s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:54:46    170s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/21 19:54:46    170s] Set min layer with design mode ( 1 )
[04/21 19:54:46    170s] Set max layer with design mode ( 5 )
[04/21 19:54:46    170s] Set min layer with design mode ( 1 )
[04/21 19:54:46    170s] Set max layer with design mode ( 5 )
[04/21 19:54:46    170s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3653.5M, EPOCH TIME: 1745240086.947633
[04/21 19:54:46    170s] Starting refinePlace ...
[04/21 19:54:46    170s] Set min layer with design mode ( 1 )
[04/21 19:54:46    170s] Set max layer with design mode ( 5 )
[04/21 19:54:46    170s] One DDP V2 for no tweak run.
[04/21 19:54:46    170s] Set min layer with design mode ( 1 )
[04/21 19:54:46    170s] Set max layer with design mode ( 5 )
[04/21 19:54:46    170s] DDP initSite1 nrRow 122 nrJob 122
[04/21 19:54:46    170s] DDP markSite nrRow 122 nrJob 122
[04/21 19:54:46    170s]   Spread Effort: high, pre-route mode, useDDP on.
[04/21 19:54:46    170s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3656.2MB) @(0:02:50 - 0:02:50).
[04/21 19:54:46    170s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/21 19:54:46    170s] wireLenOptFixPriorityInst 1778 inst fixed
[04/21 19:54:46    170s] 
[04/21 19:54:46    170s]  === Spiral for Logical I: (movable: 9895) ===
[04/21 19:54:46    170s] 
[04/21 19:54:46    170s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[04/21 19:54:47    170s] 
[04/21 19:54:47    170s]  Info: 0 filler has been deleted!
[04/21 19:54:47    170s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/21 19:54:47    170s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/21 19:54:47    170s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/21 19:54:47    170s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=3640.2MB) @(0:02:50 - 0:02:50).
[04/21 19:54:47    170s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/21 19:54:47    170s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 3640.2MB
[04/21 19:54:47    170s] Statistics of distance of Instance movement in refine placement:
[04/21 19:54:47    170s]   maximum (X+Y) =         0.00 um
[04/21 19:54:47    170s]   mean    (X+Y) =         0.00 um
[04/21 19:54:47    170s] Summary Report:
[04/21 19:54:47    170s] Instances move: 0 (out of 9895 movable)
[04/21 19:54:47    170s] Instances flipped: 0
[04/21 19:54:47    170s] Mean displacement: 0.00 um
[04/21 19:54:47    170s] Max displacement: 0.00 um 
[04/21 19:54:47    170s] Physical-only instances move: 0 (out of 0 movable physical-only)
[04/21 19:54:47    170s] Total instances moved : 0
[04/21 19:54:47    170s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.117, REAL:0.118, MEM:3640.2M, EPOCH TIME: 1745240087.065794
[04/21 19:54:47    170s] Total net bbox length = 2.513e+05 (1.227e+05 1.285e+05) (ext = 1.164e+04)
[04/21 19:54:47    170s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 3640.2MB
[04/21 19:54:47    170s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=3640.2MB) @(0:02:50 - 0:02:50).
[04/21 19:54:47    170s] *** Finished refinePlace (0:02:50 mem=3640.2M) ***
[04/21 19:54:47    170s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2911417.14
[04/21 19:54:47    170s] OPERPROF: Finished Refine-Place at level 1, CPU:0.128, REAL:0.129, MEM:3640.2M, EPOCH TIME: 1745240087.068833
[04/21 19:54:47    170s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3640.2M, EPOCH TIME: 1745240087.091816
[04/21 19:54:47    170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9899).
[04/21 19:54:47    170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:47    170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:47    170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:47    170s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.013, REAL:0.013, MEM:3640.2M, EPOCH TIME: 1745240087.104477
[04/21 19:54:47    170s] *** maximum move = 0.00 um ***
[04/21 19:54:47    170s] *** Finished re-routing un-routed nets (3640.2M) ***
[04/21 19:54:47    170s] OPERPROF: Starting DPlace-Init at level 1, MEM:3640.2M, EPOCH TIME: 1745240087.105314
[04/21 19:54:47    170s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3640.2M, EPOCH TIME: 1745240087.108408
[04/21 19:54:47    170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:47    170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:47    170s] 
[04/21 19:54:47    170s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:54:47    170s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:54:47    170s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.008, MEM:3640.2M, EPOCH TIME: 1745240087.116062
[04/21 19:54:47    170s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3640.2M, EPOCH TIME: 1745240087.116088
[04/21 19:54:47    170s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3640.2M, EPOCH TIME: 1745240087.116134
[04/21 19:54:47    170s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:3640.2M, EPOCH TIME: 1745240087.116676
[04/21 19:54:47    170s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.000, MEM:3640.2M, EPOCH TIME: 1745240087.116759
[04/21 19:54:47    170s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:3640.2M, EPOCH TIME: 1745240087.116806
[04/21 19:54:47    170s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[04/21 19:54:47    170s] 
[04/21 19:54:47    170s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=3640.2M) ***

------------------------------------------------------------------
     After refinePlace Timing Summary
------------------------------------------------------------------

Setup views included:
 view_ss_v1p08_125c 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.049  |  0.005  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  3958   |  2134   |    1    |  3174   |
+--------------------+---------+---------+---------+---------+

Density: 70.123%
Routing Overflow: 0.00% H and 0.07% V
------------------------------------------------------------------
[04/21 19:54:47    170s] *** Finish Post CTS Hold Fixing (cpu=0:00:14.3 real=0:00:15.0 totSessionCpu=0:02:50 mem=3650.2M density=70.123%) ***
[04/21 19:54:47    170s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2911417.25
[04/21 19:54:47    170s] **INFO: total 2855 insts, 2720 nets marked don't touch
[04/21 19:54:47    170s] **INFO: total 2855 insts, 2720 nets marked don't touch DB property
[04/21 19:54:47    170s] **INFO: total 2855 insts, 2720 nets unmarked don't touch
[04/21 19:54:47    170s] Deleting 0 temporary hard placement blockage(s).
[04/21 19:54:47    170s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 9899
[04/21 19:54:47    170s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3650.2M, EPOCH TIME: 1745240087.210061
[04/21 19:54:47    170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:54:47    170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:47    170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:47    170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:47    170s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.014, REAL:0.014, MEM:3557.2M, EPOCH TIME: 1745240087.223696
[04/21 19:54:47    170s] Begin: Collecting metrics
[04/21 19:54:47    170s] 
 ----------------------------------------------------------------------------------------------- 
| Snapshot        | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary |     0.049 | 0.000 |   0 |       68.95 | 0:00:07  |        3471 |    0 |   0 |
| hold_fixing     |           | 0.000 |   0 |       70.12 | 0:00:08  |        3557 |      |     |
 ----------------------------------------------------------------------------------------------- 
[04/21 19:54:47    170s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3171.8M, current mem=3135.2M)

[04/21 19:54:47    170s] End: Collecting metrics
[04/21 19:54:47    170s] *** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:07.8/0:00:07.9 (1.0), totSession cpu/real = 0:02:50.4/0:05:10.9 (0.5), mem = 3557.2M
[04/21 19:54:47    170s] 
[04/21 19:54:47    170s] =============================================================================================
[04/21 19:54:47    170s]  Step TAT Report : HoldOpt #1 / optDesign #2                                    23.30-p003_1
[04/21 19:54:47    170s] =============================================================================================
[04/21 19:54:47    170s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:54:47    170s] ---------------------------------------------------------------------------------------------
[04/21 19:54:47    170s] [ OptSummaryReport       ]      6   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[04/21 19:54:47    170s] [ MetricReport           ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    0.9
[04/21 19:54:47    170s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[04/21 19:54:47    170s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:47    170s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:54:47    170s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:47    170s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[04/21 19:54:47    170s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:47    170s] [ OptimizationStep       ]      5   0:00:00.1  (   0.7 % )     0:00:06.2 /  0:00:06.2    1.0
[04/21 19:54:47    170s] [ OptSingleIteration     ]    185   0:00:00.1  (   0.7 % )     0:00:06.2 /  0:00:06.1    1.0
[04/21 19:54:47    170s] [ OptGetWeight           ]    180   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:47    170s] [ OptEval                ]    180   0:00:01.8  (  22.7 % )     0:00:01.8 /  0:00:01.8    1.0
[04/21 19:54:47    170s] [ OptCommit              ]    180   0:00:00.1  (   1.0 % )     0:00:01.5 /  0:00:01.4    1.0
[04/21 19:54:47    170s] [ PostCommitDelayUpdate  ]    178   0:00:00.0  (   0.5 % )     0:00:00.8 /  0:00:00.8    1.0
[04/21 19:54:47    170s] [ IncrDelayCalc          ]    538   0:00:00.7  (   9.3 % )     0:00:00.7 /  0:00:00.7    1.0
[04/21 19:54:47    170s] [ HoldReEval             ]    177   0:00:00.2  (   2.9 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 19:54:47    170s] [ HoldDelayCalc          ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:47    170s] [ HoldRefreshTiming      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:47    170s] [ HoldValidateSetup      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:47    170s] [ HoldValidateHold       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:47    170s] [ HoldCollectNode        ]    186   0:00:02.6  (  33.1 % )     0:00:02.6 /  0:00:02.6    1.0
[04/21 19:54:47    170s] [ HoldSortNodeList       ]    185   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:47    170s] [ HoldBottleneckCount    ]    181   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.2    1.1
[04/21 19:54:47    170s] [ HoldCacheNodeWeight    ]    180   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.2    1.3
[04/21 19:54:47    170s] [ HoldBuildSlackGraph    ]    180   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.8
[04/21 19:54:47    170s] [ HoldDBCommit           ]    181   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.0    0.7
[04/21 19:54:47    170s] [ HoldTimerCalcSummary   ]    185   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:47    170s] [ RefinePlace            ]      1   0:00:00.2  (   2.9 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 19:54:47    170s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:54:47    170s] [ UpdateTimingGraph      ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[04/21 19:54:47    170s] [ TimingUpdate           ]     13   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[04/21 19:54:47    170s] [ TimingReport           ]      6   0:00:00.3  (   4.4 % )     0:00:00.3 /  0:00:00.3    1.0
[04/21 19:54:47    170s] [ IncrTimingUpdate       ]    359   0:00:00.5  (   5.9 % )     0:00:00.5 /  0:00:00.4    0.9
[04/21 19:54:47    170s] [ MISC                   ]          0:00:00.7  (   8.7 % )     0:00:00.7 /  0:00:00.7    1.0
[04/21 19:54:47    170s] ---------------------------------------------------------------------------------------------
[04/21 19:54:47    170s]  HoldOpt #1 TOTAL                   0:00:07.9  ( 100.0 % )     0:00:07.9 /  0:00:07.8    1.0
[04/21 19:54:47    170s] ---------------------------------------------------------------------------------------------
[04/21 19:54:47    170s] 
[04/21 19:54:47    170s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3557.2M, EPOCH TIME: 1745240087.315278
[04/21 19:54:47    170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:47    170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:47    170s] 
[04/21 19:54:47    170s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:54:47    170s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:54:47    170s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.008, MEM:3557.2M, EPOCH TIME: 1745240087.323095
[04/21 19:54:47    170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:54:47    170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:47    170s] *** Steiner Routed Nets: 4.154%; Threshold: 100; Threshold for Hold: 100
[04/21 19:54:47    170s] Re-routed 0 nets
[04/21 19:54:47    170s] Begin: Collecting metrics
[04/21 19:54:47    170s] 
 ----------------------------------------------------------------------------------------------- 
| Snapshot        | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary |     0.049 | 0.000 |   0 |       68.95 | 0:00:07  |        3471 |    0 |   0 |
| hold_fixing     |           | 0.000 |   0 |       70.12 | 0:00:08  |        3557 |      |     |
| global_route    |           |       |     |             | 0:00:00  |        3557 |      |     |
 ----------------------------------------------------------------------------------------------- 
[04/21 19:54:47    170s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3135.2M, current mem=3135.2M)

[04/21 19:54:47    170s] End: Collecting metrics
[04/21 19:54:47    170s] GigaOpt_HOLD: Recover setup timing after hold fixing
[04/21 19:54:47    170s] 
[04/21 19:54:47    170s] TimeStamp Deleting Cell Server Begin ...
[04/21 19:54:47    170s] Deleting Lib Analyzer.
[04/21 19:54:47    170s] 
[04/21 19:54:47    170s] TimeStamp Deleting Cell Server End ...
[04/21 19:54:47    170s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/21 19:54:47    170s] 
[04/21 19:54:47    170s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/21 19:54:47    170s] Summary for sequential cells identification: 
[04/21 19:54:47    170s]   Identified SBFF number: 158
[04/21 19:54:47    170s]   Identified MBFF number: 0
[04/21 19:54:47    170s]   Identified SB Latch number: 24
[04/21 19:54:47    170s]   Identified MB Latch number: 0
[04/21 19:54:47    170s]   Not identified SBFF number: 0
[04/21 19:54:47    170s]   Not identified MBFF number: 0
[04/21 19:54:47    170s]   Not identified SB Latch number: 0
[04/21 19:54:47    170s]   Not identified MB Latch number: 0
[04/21 19:54:47    170s]   Number of sequential cells which are not FFs: 26
[04/21 19:54:47    170s]  Visiting view : view_ss_v1p08_125c
[04/21 19:54:47    170s]    : PowerDomain = none : Weighted F : unweighted  = 79.20 (1.000) with rcCorner = 0
[04/21 19:54:47    170s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:54:47    170s]  Visiting view : view_ss_v1p08_125c
[04/21 19:54:47    170s]    : PowerDomain = none : Weighted F : unweighted  = 79.20 (1.000) with rcCorner = 0
[04/21 19:54:47    170s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:54:47    170s] TLC MultiMap info (StdDelay):
[04/21 19:54:47    170s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + no RcCorner := 71.4ps
[04/21 19:54:47    170s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + rc_worst := 79.2ps
[04/21 19:54:47    170s]  Setting StdDelay to: 79.2ps
[04/21 19:54:47    170s] 
[04/21 19:54:47    170s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/21 19:54:47    170s] 
[04/21 19:54:47    170s] TimeStamp Deleting Cell Server Begin ...
[04/21 19:54:47    170s] 
[04/21 19:54:47    170s] TimeStamp Deleting Cell Server End ...
[04/21 19:54:47    170s] GigaOpt_HOLD: max_tran 1 => 1, max_cap 0 => 0 (threshold 10) - Skip drv recovery
[04/21 19:54:47    170s] 
[04/21 19:54:47    170s] Creating Lib Analyzer ...
[04/21 19:54:47    170s] 
[04/21 19:54:47    170s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/21 19:54:47    170s] Summary for sequential cells identification: 
[04/21 19:54:47    170s]   Identified SBFF number: 158
[04/21 19:54:47    170s]   Identified MBFF number: 0
[04/21 19:54:47    170s]   Identified SB Latch number: 24
[04/21 19:54:47    170s]   Identified MB Latch number: 0
[04/21 19:54:47    170s]   Not identified SBFF number: 0
[04/21 19:54:47    170s]   Not identified MBFF number: 0
[04/21 19:54:47    170s]   Not identified SB Latch number: 0
[04/21 19:54:47    170s]   Not identified MB Latch number: 0
[04/21 19:54:47    170s]   Number of sequential cells which are not FFs: 26
[04/21 19:54:47    170s]  Visiting view : view_ss_v1p08_125c
[04/21 19:54:47    170s]    : PowerDomain = none : Weighted F : unweighted  = 79.30 (1.000) with rcCorner = 0
[04/21 19:54:47    170s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:54:47    170s]  Visiting view : view_ss_v1p08_125c
[04/21 19:54:47    170s]    : PowerDomain = none : Weighted F : unweighted  = 79.30 (1.000) with rcCorner = 0
[04/21 19:54:47    170s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:54:47    170s] TLC MultiMap info (StdDelay):
[04/21 19:54:47    170s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + no RcCorner := 71.4ps
[04/21 19:54:47    170s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + rc_worst := 79.3ps
[04/21 19:54:47    170s]  Setting StdDelay to: 79.3ps
[04/21 19:54:47    170s] 
[04/21 19:54:47    170s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/21 19:54:47    170s] Total number of usable buffers from Lib Analyzer: 20 ( CLKBUFHDV2 BUFHDV2RD BUFHDV2 BUFHDV1RD BUFHDV0 CLKBUFHDV4 BUFHDV4 BUFHDV4RD BUFHDV6RD BUFHDV6 CLKBUFHDV8 BUFHDV8 BUFHDV8RD CLKBUFHDV12 BUFHDV12 CLKBUFHDV16 CLKBUFHDV20 CLKBUFHDV24 CLKBUFHDV32 BUFHDV32RD)
[04/21 19:54:47    170s] Total number of usable inverters from Lib Analyzer: 18 ( INHDVL INHDV2 INHDV1 INHDV0 CLKINHDV2 CLKINHDV1 CLKINHDV0 INHDV4 CLKINHDV4 INHDV6 CLKINHDV6 INHDV8 CLKINHDV8 CLKINHDV12 CLKINHDV16 CLKINHDV20 CLKINHDV24 INHDV32)
[04/21 19:54:47    170s] Total number of usable delay cells from Lib Analyzer: 15 ( DEL1HDV2 DEL1HDV1 DEL1HDV0 DEL2HDV2 DEL2HDV1 DEL2HDV0 DEL3HDV2 DEL3HDV1 DEL3HDV0 DEL2HDV4 DEL4HDV2 DEL4HDV1 DEL4HDV0 DEL3HDV4 DEL4HDV4)
[04/21 19:54:47    170s] 
[04/21 19:54:47    170s] {RT rc_worst 0 2 5  0}
[04/21 19:54:47    170s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:51 mem=3557.2M
[04/21 19:54:47    170s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:51 mem=3557.2M
[04/21 19:54:47    170s] Creating Lib Analyzer, finished. 
[04/21 19:54:47    170s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[04/21 19:54:47    170s] GigaOpt: WNS bump threshold: 0.03965
[04/21 19:54:47    170s] GigaOpt: Skipping postEco optimization
[04/21 19:54:47    171s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[04/21 19:54:47    171s] GigaOpt: Skipping nonLegal postEco optimization
[04/21 19:54:48    171s] 
[04/21 19:54:48    171s] Active setup views:
[04/21 19:54:48    171s]  view_ss_v1p08_125c
[04/21 19:54:48    171s]   Dominating endpoints: 0
[04/21 19:54:48    171s]   Dominating TNS: -0.000
[04/21 19:54:48    171s] 
[04/21 19:54:48    171s] OPTC: user 20.0
[04/21 19:54:48    171s] OPTC: user 20.0
[04/21 19:54:48    171s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[04/21 19:54:48    171s] Type 'man IMPPTN-1250' for more detail.
[04/21 19:54:48    171s] Running pre-eGR process
[04/21 19:54:48    171s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[04/21 19:54:48    171s] Type 'man IMPPTN-1250' for more detail.
[04/21 19:54:48    171s] (I)      Started Early Global Route ( Curr Mem: 3.43 MB )
[04/21 19:54:48    171s] (I)      Initializing eGR engine (regular)
[04/21 19:54:48    171s] Set min layer with design mode ( 1 )
[04/21 19:54:48    171s] Set max layer with design mode ( 5 )
[04/21 19:54:48    171s] (I)      clean place blk overflow:
[04/21 19:54:48    171s] (I)      H : enabled 1.00 0
[04/21 19:54:48    171s] (I)      V : enabled 1.00 0
[04/21 19:54:48    171s] (I)      Initializing eGR engine (regular)
[04/21 19:54:48    171s] Set min layer with design mode ( 1 )
[04/21 19:54:48    171s] Set max layer with design mode ( 5 )
[04/21 19:54:48    171s] (I)      clean place blk overflow:
[04/21 19:54:48    171s] (I)      H : enabled 1.00 0
[04/21 19:54:48    171s] (I)      V : enabled 1.00 0
[04/21 19:54:48    171s] (I)      Started Early Global Route kernel ( Curr Mem: 3.43 MB )
[04/21 19:54:48    171s] (I)      Running eGR Regular flow
[04/21 19:54:48    171s] (I)      # wire layers (front) : 8
[04/21 19:54:48    171s] (I)      # wire layers (back)  : 0
[04/21 19:54:48    171s] (I)      min wire layer : 1
[04/21 19:54:48    171s] (I)      max wire layer : 7
[04/21 19:54:48    171s] (I)      # cut layers (front) : 7
[04/21 19:54:48    171s] (I)      # cut layers (back)  : 0
[04/21 19:54:48    171s] (I)      min cut layer : 1
[04/21 19:54:48    171s] (I)      max cut layer : 6
[04/21 19:54:48    171s] (I)      ================================ Layers ================================
[04/21 19:54:48    171s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:54:48    171s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[04/21 19:54:48    171s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:54:48    171s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[04/21 19:54:48    171s] (I)      | 33 |  0 |    CONT |     cut |      1 |       |       |       |       |
[04/21 19:54:48    171s] (I)      |  1 |  1 |  METAL1 |    wire |      1 |       |   160 |   170 |   410 |
[04/21 19:54:48    171s] (I)      | 34 |  1 |   VIA12 |     cut |      1 |       |       |       |       |
[04/21 19:54:48    171s] (I)      |  2 |  2 |  METAL2 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:54:48    171s] (I)      | 35 |  2 |   VIA23 |     cut |      1 |       |       |       |       |
[04/21 19:54:48    171s] (I)      |  3 |  3 |  METAL3 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:54:48    171s] (I)      | 36 |  3 |   VIA34 |     cut |      1 |       |       |       |       |
[04/21 19:54:48    171s] (I)      |  4 |  4 |  METAL4 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:54:48    171s] (I)      | 37 |  4 |   VIA45 |     cut |      1 |       |       |       |       |
[04/21 19:54:48    171s] (I)      |  5 |  5 |  METAL5 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:54:48    171s] (I)      | 38 |  5 |   VIA56 |     cut |      1 |       |       |       |       |
[04/21 19:54:48    171s] (I)      |  6 |  6 |  METAL6 |    wire |      1 |       |   200 |   200 |   410 |
[04/21 19:54:48    171s] (I)      | 39 |  6 |   VIA67 |     cut |      1 |       |       |       |       |
[04/21 19:54:48    171s] (I)      |  7 |  7 |  METAL7 |    wire |      1 |       |   420 |   420 |   840 |
[04/21 19:54:48    171s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:54:48    171s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[04/21 19:54:48    171s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[04/21 19:54:48    171s] (I)      Started Import and model ( Curr Mem: 3.43 MB )
[04/21 19:54:48    171s] (I)      == Non-default Options ==
[04/21 19:54:48    171s] (I)      Build term to term wires                           : false
[04/21 19:54:48    171s] (I)      Maximum routing layer                              : 5
[04/21 19:54:48    171s] (I)      Minimum routing layer                              : 1
[04/21 19:54:48    171s] (I)      Top routing layer                                  : 5
[04/21 19:54:48    171s] (I)      Bottom routing layer                               : 1
[04/21 19:54:48    171s] (I)      Number of threads                                  : 1
[04/21 19:54:48    171s] (I)      Route tie net to shape                             : auto
[04/21 19:54:48    171s] (I)      Method to set GCell size                           : row
[04/21 19:54:48    171s] (I)      Tie hi/lo max distance                             : 32.800000
[04/21 19:54:48    171s] (I)      Counted 133 PG shapes. eGR will not process PG shapes layer by layer.
[04/21 19:54:48    171s] (I)      ============== Pin Summary ==============
[04/21 19:54:48    171s] (I)      +-------+--------+---------+------------+
[04/21 19:54:48    171s] (I)      | Layer | # pins | % total |      Group |
[04/21 19:54:48    171s] (I)      +-------+--------+---------+------------+
[04/21 19:54:48    171s] (I)      |     1 |  39766 |  100.00 |        Pin |
[04/21 19:54:48    171s] (I)      |     2 |      0 |    0.00 | Pin access |
[04/21 19:54:48    171s] (I)      |     3 |      0 |    0.00 | Pin access |
[04/21 19:54:48    171s] (I)      |     4 |      0 |    0.00 |      Other |
[04/21 19:54:48    171s] (I)      |     5 |      0 |    0.00 |      Other |
[04/21 19:54:48    171s] (I)      |     6 |      0 |    0.00 |      Other |
[04/21 19:54:48    171s] (I)      |     7 |      0 |    0.00 |      Other |
[04/21 19:54:48    171s] (I)      +-------+--------+---------+------------+
[04/21 19:54:48    171s] (I)      Use row-based GCell size
[04/21 19:54:48    171s] (I)      Use row-based GCell align
[04/21 19:54:48    171s] (I)      layer 0 area = 80000
[04/21 19:54:48    171s] (I)      layer 1 area = 120000
[04/21 19:54:48    171s] (I)      layer 2 area = 120000
[04/21 19:54:48    171s] (I)      layer 3 area = 120000
[04/21 19:54:48    171s] (I)      layer 4 area = 120000
[04/21 19:54:48    171s] (I)      GCell unit size   : 3280
[04/21 19:54:48    171s] (I)      GCell multiplier  : 1
[04/21 19:54:48    171s] (I)      GCell row height  : 3280
[04/21 19:54:48    171s] (I)      Actual row height : 3280
[04/21 19:54:48    171s] (I)      GCell align ref   : 8200 8200
[04/21 19:54:48    171s] [NR-eGR] Track table information for default rule: 
[04/21 19:54:48    171s] [NR-eGR] METAL1 has single uniform track structure
[04/21 19:54:48    171s] [NR-eGR] METAL2 has single uniform track structure
[04/21 19:54:48    171s] [NR-eGR] METAL3 has single uniform track structure
[04/21 19:54:48    171s] [NR-eGR] METAL4 has single uniform track structure
[04/21 19:54:48    171s] [NR-eGR] METAL5 has single uniform track structure
[04/21 19:54:48    171s] [NR-eGR] METAL6 has single uniform track structure
[04/21 19:54:48    171s] [NR-eGR] METAL7 has single uniform track structure
[04/21 19:54:48    171s] (I)      ================ Default via =================
[04/21 19:54:48    171s] (I)      +---+--------------------+-------------------+
[04/21 19:54:48    171s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut   |
[04/21 19:54:48    171s] (I)      +---+--------------------+-------------------+
[04/21 19:54:48    171s] (I)      | 1 |    4  Via1_alt_r90 |   27  Via1_2cut_N |
[04/21 19:54:48    171s] (I)      | 2 |    5  Via2         |   29  Via2_2cut_E |
[04/21 19:54:48    171s] (I)      | 3 |    9  Via3         |   33  Via3_2cut_E |
[04/21 19:54:48    171s] (I)      | 4 |   13  Via4         |   37  Via4_2cut_E |
[04/21 19:54:48    171s] (I)      | 5 |   17  Via5         |   43  Via5_2cut_N |
[04/21 19:54:48    171s] (I)      | 6 |   23  Via6_r90     |   45  Via6_2cut_E |
[04/21 19:54:48    171s] (I)      +---+--------------------+-------------------+
[04/21 19:54:48    171s] (I)      Design has 0 placement macros with 0 shapes. 
[04/21 19:54:48    171s] [NR-eGR] Read 123 PG shapes
[04/21 19:54:48    171s] [NR-eGR] Read 0 clock shapes
[04/21 19:54:48    171s] [NR-eGR] Read 0 other shapes
[04/21 19:54:48    171s] [NR-eGR] #Routing Blockages  : 0
[04/21 19:54:48    171s] [NR-eGR] #Instance Blockages : 265525
[04/21 19:54:48    171s] [NR-eGR] #PG Blockages       : 123
[04/21 19:54:48    171s] [NR-eGR] #Halo Blockages     : 0
[04/21 19:54:48    171s] [NR-eGR] #Boundary Blockages : 0
[04/21 19:54:48    171s] [NR-eGR] #Clock Blockages    : 0
[04/21 19:54:48    171s] [NR-eGR] #Other Blockages    : 0
[04/21 19:54:48    171s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/21 19:54:48    171s] (I)      Custom ignore net properties:
[04/21 19:54:48    171s] (I)      1 : NotLegal
[04/21 19:54:48    171s] (I)      Default ignore net properties:
[04/21 19:54:48    171s] (I)      1 : Special
[04/21 19:54:48    171s] (I)      2 : Analog
[04/21 19:54:48    171s] (I)      3 : Fixed
[04/21 19:54:48    171s] (I)      4 : Skipped
[04/21 19:54:48    171s] (I)      5 : MixedSignal
[04/21 19:54:48    171s] (I)      Prerouted net properties:
[04/21 19:54:48    171s] (I)      1 : NotLegal
[04/21 19:54:48    171s] (I)      2 : Special
[04/21 19:54:48    171s] (I)      3 : Analog
[04/21 19:54:48    171s] (I)      4 : Fixed
[04/21 19:54:48    171s] (I)      5 : Skipped
[04/21 19:54:48    171s] (I)      6 : MixedSignal
[04/21 19:54:48    171s] [NR-eGR] Early global route reroute all routable nets
[04/21 19:54:48    171s] [NR-eGR] #prerouted nets         : 5
[04/21 19:54:48    171s] [NR-eGR] #prerouted special nets : 0
[04/21 19:54:48    171s] [NR-eGR] #prerouted wires        : 5382
[04/21 19:54:48    171s] [NR-eGR] Read 10015 nets ( ignored 5 )
[04/21 19:54:48    171s] (I)        Front-side 10015 ( ignored 5 )
[04/21 19:54:48    171s] (I)        Back-side  0 ( ignored 0 )
[04/21 19:54:48    171s] (I)        Both-side  0 ( ignored 0 )
[04/21 19:54:48    171s] (I)      Reading macro buffers
[04/21 19:54:48    171s] (I)      Number of macros with buffers: 0
[04/21 19:54:48    171s] (I)      early_global_route_priority property id does not exist.
[04/21 19:54:48    171s] (I)      Read Num Blocks=265648  Num Prerouted Wires=5382  Num CS=0
[04/21 19:54:48    171s] (I)      Layer 0 (H) : #blockages 265648 : #preroutes 2542
[04/21 19:54:48    171s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 2120
[04/21 19:54:48    171s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 641
[04/21 19:54:48    171s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 77
[04/21 19:54:48    171s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 2
[04/21 19:54:48    171s] (I)      Number of ignored nets                =      5
[04/21 19:54:48    171s] (I)      Number of connected nets              =      0
[04/21 19:54:48    171s] (I)      Number of fixed nets                  =      5.  Ignored: Yes
[04/21 19:54:48    171s] (I)      Number of clock nets                  =      5.  Ignored: No
[04/21 19:54:48    171s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/21 19:54:48    171s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/21 19:54:48    171s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/21 19:54:48    171s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/21 19:54:48    171s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/21 19:54:48    171s] (I)      Ndr track 0 does not exist
[04/21 19:54:48    171s] (I)      ---------------------Grid Graph Info--------------------
[04/21 19:54:48    171s] (I)      Routing area        : (0, 0) - (424350, 416560)
[04/21 19:54:48    171s] (I)      Core area           : (8200, 8200) - (416150, 408360)
[04/21 19:54:48    171s] (I)      Site width          :   410  (dbu)
[04/21 19:54:48    171s] (I)      Row height          :  3280  (dbu)
[04/21 19:54:48    171s] (I)      GCell row height    :  3280  (dbu)
[04/21 19:54:48    171s] (I)      GCell width         :  3280  (dbu)
[04/21 19:54:48    171s] (I)      GCell height        :  3280  (dbu)
[04/21 19:54:48    171s] (I)      Grid                :   129   127     5
[04/21 19:54:48    171s] (I)      Layer numbers       :     1     2     3     4     5
[04/21 19:54:48    171s] (I)      Vertical capacity   :     0  3280     0  3280     0
[04/21 19:54:48    171s] (I)      Horizontal capacity :  3280     0  3280     0  3280
[04/21 19:54:48    171s] (I)      Default wire width  :   160   200   200   200   200
[04/21 19:54:48    171s] (I)      Default wire space  :   170   200   200   200   200
[04/21 19:54:48    171s] (I)      Default wire pitch  :   330   400   400   400   400
[04/21 19:54:48    171s] (I)      Default pitch size  :   410   410   410   410   410
[04/21 19:54:48    171s] (I)      First track coord   :   410   205   410   205   410
[04/21 19:54:48    171s] (I)      Num tracks per GCell:  8.00  8.00  8.00  8.00  8.00
[04/21 19:54:48    171s] (I)      Total num of tracks :  1015  1035  1015  1035  1015
[04/21 19:54:48    171s] (I)      Num of masks        :     1     1     1     1     1
[04/21 19:54:48    171s] (I)      Num of trim masks   :     0     0     0     0     0
[04/21 19:54:48    171s] (I)      --------------------------------------------------------
[04/21 19:54:48    171s] 
[04/21 19:54:48    171s] [NR-eGR] ============ Routing rule table ============
[04/21 19:54:48    171s] [NR-eGR] Rule id: 0  Nets: 10010
[04/21 19:54:48    171s] [NR-eGR] ========================================
[04/21 19:54:48    171s] [NR-eGR] 
[04/21 19:54:48    171s] (I)      ======== NDR :  =========
[04/21 19:54:48    171s] (I)      +--------------+--------+
[04/21 19:54:48    171s] (I)      |           ID |      0 |
[04/21 19:54:48    171s] (I)      |         Name |        |
[04/21 19:54:48    171s] (I)      |      Default |    yes |
[04/21 19:54:48    171s] (I)      |  Clk Special |     no |
[04/21 19:54:48    171s] (I)      | Hard spacing |     no |
[04/21 19:54:48    171s] (I)      |    NDR track | (none) |
[04/21 19:54:48    171s] (I)      |      NDR via | (none) |
[04/21 19:54:48    171s] (I)      |  Extra space |      0 |
[04/21 19:54:48    171s] (I)      |      Shields |      0 |
[04/21 19:54:48    171s] (I)      |   Demand (H) |      1 |
[04/21 19:54:48    171s] (I)      |   Demand (V) |      1 |
[04/21 19:54:48    171s] (I)      |        #Nets |  10010 |
[04/21 19:54:48    171s] (I)      +--------------+--------+
[04/21 19:54:48    171s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:54:48    171s] (I)      |  Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[04/21 19:54:48    171s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:54:48    171s] (I)      | METAL1    160      170    410      410      1      1      1    100    100        yes |
[04/21 19:54:48    171s] (I)      | METAL2    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:54:48    171s] (I)      | METAL3    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:54:48    171s] (I)      | METAL4    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:54:48    171s] (I)      | METAL5    200      200    410      410      1      1      1    100    100        yes |
[04/21 19:54:48    171s] (I)      +--------------------------------------------------------------------------------------+
[04/21 19:54:48    171s] (I)      =============== Blocked Tracks ===============
[04/21 19:54:48    171s] (I)      +-------+---------+----------+---------------+
[04/21 19:54:48    171s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/21 19:54:48    171s] (I)      +-------+---------+----------+---------------+
[04/21 19:54:48    171s] (I)      |     1 |  130935 |   111930 |        85.49% |
[04/21 19:54:48    171s] (I)      |     2 |  131445 |        0 |         0.00% |
[04/21 19:54:48    171s] (I)      |     3 |  130935 |        0 |         0.00% |
[04/21 19:54:48    171s] (I)      |     4 |  131445 |        0 |         0.00% |
[04/21 19:54:48    171s] (I)      |     5 |  130935 |        0 |         0.00% |
[04/21 19:54:48    171s] (I)      +-------+---------+----------+---------------+
[04/21 19:54:48    171s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3.43 MB )
[04/21 19:54:48    171s] (I)      Reset routing kernel
[04/21 19:54:48    171s] (I)      Started Global Routing ( Curr Mem: 3.43 MB )
[04/21 19:54:48    171s] (I)      totalPins=38118  totalGlobalPin=35875 (94.12%)
[04/21 19:54:48    171s] (I)      ================= Net Group Info =================
[04/21 19:54:48    171s] (I)      +----+----------------+--------------+-----------+
[04/21 19:54:48    171s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[04/21 19:54:48    171s] (I)      +----+----------------+--------------+-----------+
[04/21 19:54:48    171s] (I)      |  1 |          10010 |    METAL1(1) | METAL5(5) |
[04/21 19:54:48    171s] (I)      +----+----------------+--------------+-----------+
[04/21 19:54:48    171s] (I)      total 2D Cap : 545081 = (282191 H, 262890 V)
[04/21 19:54:48    171s] (I)      total 2D Demand : 9485 = (6147 H, 3338 V)
[04/21 19:54:48    171s] (I)      #blocked GCells = 0
[04/21 19:54:48    171s] (I)      #regions = 1
[04/21 19:54:48    171s] [NR-eGR] Layer group 1: route 10010 net(s) in layer range [1, 5]
[04/21 19:54:48    171s] (I)      
[04/21 19:54:48    171s] (I)      ============  Phase 1a Route ============
[04/21 19:54:48    171s] (I)      Usage: 89533 = (43933 H, 45600 V) = (15.57% H, 17.35% V) = (1.441e+05um H, 1.496e+05um V)
[04/21 19:54:48    171s] (I)      
[04/21 19:54:48    171s] (I)      ============  Phase 1b Route ============
[04/21 19:54:48    171s] (I)      Usage: 89533 = (43933 H, 45600 V) = (15.57% H, 17.35% V) = (1.441e+05um H, 1.496e+05um V)
[04/21 19:54:48    171s] (I)      Overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 2.936682e+05um
[04/21 19:54:48    171s] (I)      Congestion metric : 0.00%H 0.05%V, 0.05%HV
[04/21 19:54:48    171s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/21 19:54:48    171s] (I)      
[04/21 19:54:48    171s] (I)      ============  Phase 1c Route ============
[04/21 19:54:48    171s] (I)      Usage: 89533 = (43933 H, 45600 V) = (15.57% H, 17.35% V) = (1.441e+05um H, 1.496e+05um V)
[04/21 19:54:48    171s] (I)      
[04/21 19:54:48    171s] (I)      ============  Phase 1d Route ============
[04/21 19:54:48    171s] (I)      Usage: 89533 = (43933 H, 45600 V) = (15.57% H, 17.35% V) = (1.441e+05um H, 1.496e+05um V)
[04/21 19:54:48    171s] (I)      
[04/21 19:54:48    171s] (I)      ============  Phase 1e Route ============
[04/21 19:54:48    171s] (I)      Usage: 89533 = (43933 H, 45600 V) = (15.57% H, 17.35% V) = (1.441e+05um H, 1.496e+05um V)
[04/21 19:54:48    171s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 2.936682e+05um
[04/21 19:54:48    171s] (I)      
[04/21 19:54:48    171s] (I)      ============  Phase 1l Route ============
[04/21 19:54:48    171s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/21 19:54:48    171s] (I)      Layer  1:      19871        18         7      102248       27800    (78.62%) 
[04/21 19:54:48    171s] (I)      Layer  2:     130410     42603        25           0      130032    ( 0.00%) 
[04/21 19:54:48    171s] (I)      Layer  3:     129920     36047         2           0      130048    ( 0.00%) 
[04/21 19:54:48    171s] (I)      Layer  4:     130410     17539        10           0      130032    ( 0.00%) 
[04/21 19:54:48    171s] (I)      Layer  5:     129920      7276         0           0      130048    ( 0.00%) 
[04/21 19:54:48    171s] (I)      Total:        540531    103483        44      102248      547960    (15.73%) 
[04/21 19:54:48    171s] (I)      
[04/21 19:54:48    171s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/21 19:54:48    171s] [NR-eGR]                        OverCon            
[04/21 19:54:48    171s] [NR-eGR]                         #Gcell     %Gcell
[04/21 19:54:48    171s] [NR-eGR]        Layer             (1-2)    OverCon
[04/21 19:54:48    171s] [NR-eGR] ----------------------------------------------
[04/21 19:54:48    171s] [NR-eGR]  METAL1 ( 1)         7( 0.20%)   ( 0.20%) 
[04/21 19:54:48    171s] [NR-eGR]  METAL2 ( 2)        23( 0.14%)   ( 0.14%) 
[04/21 19:54:48    171s] [NR-eGR]  METAL3 ( 3)         2( 0.01%)   ( 0.01%) 
[04/21 19:54:48    171s] [NR-eGR]  METAL4 ( 4)         8( 0.05%)   ( 0.05%) 
[04/21 19:54:48    171s] [NR-eGR]  METAL5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/21 19:54:48    171s] [NR-eGR] ----------------------------------------------
[04/21 19:54:48    171s] [NR-eGR]        Total        40( 0.06%)   ( 0.06%) 
[04/21 19:54:48    171s] [NR-eGR] 
[04/21 19:54:48    171s] (I)      Finished Global Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3.44 MB )
[04/21 19:54:48    171s] (I)      Updating congestion map
[04/21 19:54:48    171s] (I)      total 2D Cap : 545702 = (282812 H, 262890 V)
[04/21 19:54:48    171s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.06% V
[04/21 19:54:48    171s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 3.44 MB )
[04/21 19:54:48    171s] [NR-eGR] Finished Early Global Route ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3.43 MB )
[04/21 19:54:48    171s] (I)      ========================================= Runtime Summary ==========================================
[04/21 19:54:48    171s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[04/21 19:54:48    171s] (I)      ----------------------------------------------------------------------------------------------------
[04/21 19:54:48    171s] (I)       Early Global Route                             100.00%  173.12 sec  173.23 sec  0.11 sec  0.11 sec 
[04/21 19:54:48    171s] (I)       +-Early Global Route kernel                     97.90%  173.12 sec  173.23 sec  0.10 sec  0.10 sec 
[04/21 19:54:48    171s] (I)       | +-Import and model                            51.74%  173.12 sec  173.18 sec  0.06 sec  0.06 sec 
[04/21 19:54:48    171s] (I)       | | +-Create place DB                           13.56%  173.12 sec  173.14 sec  0.01 sec  0.01 sec 
[04/21 19:54:48    171s] (I)       | | | +-Import place data                       13.50%  173.12 sec  173.14 sec  0.01 sec  0.01 sec 
[04/21 19:54:48    171s] (I)       | | | | +-Read instances and placement           3.22%  173.12 sec  173.13 sec  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)       | | | | +-Read nets                              9.95%  173.13 sec  173.14 sec  0.01 sec  0.01 sec 
[04/21 19:54:48    171s] (I)       | | +-Create route DB                           35.30%  173.14 sec  173.17 sec  0.04 sec  0.04 sec 
[04/21 19:54:48    171s] (I)       | | | +-Import route data (1T)                  35.12%  173.14 sec  173.17 sec  0.04 sec  0.04 sec 
[04/21 19:54:48    171s] (I)       | | | | +-Read blockages ( Layer 1-5 )          16.07%  173.14 sec  173.16 sec  0.02 sec  0.02 sec 
[04/21 19:54:48    171s] (I)       | | | | | +-Read routing blockages               0.00%  173.14 sec  173.14 sec  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)       | | | | | +-Read instance blockages             14.99%  173.14 sec  173.15 sec  0.02 sec  0.02 sec 
[04/21 19:54:48    171s] (I)       | | | | | +-Read PG blockages                    0.26%  173.16 sec  173.16 sec  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)       | | | | | | +-Allocate memory for PG via list    0.01%  173.16 sec  173.16 sec  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)       | | | | | +-Read clock blockages                 0.01%  173.16 sec  173.16 sec  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)       | | | | | +-Read other blockages                 0.00%  173.16 sec  173.16 sec  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)       | | | | | +-Read halo blockages                  0.03%  173.16 sec  173.16 sec  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)       | | | | | +-Read boundary cut boxes              0.00%  173.16 sec  173.16 sec  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)       | | | | +-Read blackboxes                        0.00%  173.16 sec  173.16 sec  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)       | | | | +-Read prerouted                         5.41%  173.16 sec  173.16 sec  0.01 sec  0.01 sec 
[04/21 19:54:48    171s] (I)       | | | | +-Read nets                              1.49%  173.16 sec  173.16 sec  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)       | | | | +-Set up via pillars                     0.04%  173.16 sec  173.16 sec  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)       | | | | +-Initialize 3D grid graph               0.13%  173.16 sec  173.16 sec  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)       | | | | +-Model blockage capacity                8.77%  173.16 sec  173.17 sec  0.01 sec  0.01 sec 
[04/21 19:54:48    171s] (I)       | | | | | +-Initialize 3D capacity               8.37%  173.16 sec  173.17 sec  0.01 sec  0.01 sec 
[04/21 19:54:48    171s] (I)       | | +-Read aux data                              0.00%  173.17 sec  173.17 sec  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)       | | +-Others data preparation                    0.00%  173.17 sec  173.17 sec  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)       | | +-Create route kernel                        1.91%  173.17 sec  173.18 sec  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)       | +-Global Routing                              43.45%  173.18 sec  173.22 sec  0.05 sec  0.05 sec 
[04/21 19:54:48    171s] (I)       | | +-Initialization                             1.80%  173.18 sec  173.18 sec  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)       | | +-Net group 1                               39.92%  173.18 sec  173.22 sec  0.04 sec  0.04 sec 
[04/21 19:54:48    171s] (I)       | | | +-Generate topology                        4.55%  173.18 sec  173.18 sec  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)       | | | +-Phase 1a                                 8.49%  173.19 sec  173.19 sec  0.01 sec  0.01 sec 
[04/21 19:54:48    171s] (I)       | | | | +-Pattern routing (1T)                   7.20%  173.19 sec  173.19 sec  0.01 sec  0.01 sec 
[04/21 19:54:48    171s] (I)       | | | | +-Add via demand to 2D                   1.08%  173.19 sec  173.19 sec  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)       | | | +-Phase 1b                                 3.34%  173.19 sec  173.20 sec  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)       | | | +-Phase 1c                                 0.01%  173.20 sec  173.20 sec  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)       | | | +-Phase 1d                                 0.01%  173.20 sec  173.20 sec  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)       | | | +-Phase 1e                                 0.10%  173.20 sec  173.20 sec  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)       | | | | +-Route legalization                     0.00%  173.20 sec  173.20 sec  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)       | | | +-Phase 1l                                21.93%  173.20 sec  173.22 sec  0.02 sec  0.02 sec 
[04/21 19:54:48    171s] (I)       | | | | +-Layer assignment (1T)                 21.53%  173.20 sec  173.22 sec  0.02 sec  0.02 sec 
[04/21 19:54:48    171s] (I)       | +-Export cong map                              1.17%  173.22 sec  173.23 sec  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)       | | +-Export 2D cong map                         0.14%  173.23 sec  173.23 sec  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)      ====================== Summary by functions ======================
[04/21 19:54:48    171s] (I)       Lv  Step                                   %      Real       CPU 
[04/21 19:54:48    171s] (I)      ------------------------------------------------------------------
[04/21 19:54:48    171s] (I)        0  Early Global Route               100.00%  0.11 sec  0.11 sec 
[04/21 19:54:48    171s] (I)        1  Early Global Route kernel         97.90%  0.10 sec  0.10 sec 
[04/21 19:54:48    171s] (I)        2  Import and model                  51.74%  0.06 sec  0.06 sec 
[04/21 19:54:48    171s] (I)        2  Global Routing                    43.45%  0.05 sec  0.05 sec 
[04/21 19:54:48    171s] (I)        2  Export cong map                    1.17%  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)        3  Net group 1                       39.92%  0.04 sec  0.04 sec 
[04/21 19:54:48    171s] (I)        3  Create route DB                   35.30%  0.04 sec  0.04 sec 
[04/21 19:54:48    171s] (I)        3  Create place DB                   13.56%  0.01 sec  0.01 sec 
[04/21 19:54:48    171s] (I)        3  Create route kernel                1.91%  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)        3  Initialization                     1.80%  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)        3  Export 2D cong map                 0.14%  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)        3  Others data preparation            0.00%  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)        4  Import route data (1T)            35.12%  0.04 sec  0.04 sec 
[04/21 19:54:48    171s] (I)        4  Phase 1l                          21.93%  0.02 sec  0.02 sec 
[04/21 19:54:48    171s] (I)        4  Import place data                 13.50%  0.01 sec  0.01 sec 
[04/21 19:54:48    171s] (I)        4  Phase 1a                           8.49%  0.01 sec  0.01 sec 
[04/21 19:54:48    171s] (I)        4  Generate topology                  4.55%  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)        4  Phase 1b                           3.34%  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)        4  Phase 1e                           0.10%  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)        4  Phase 1c                           0.01%  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)        4  Phase 1d                           0.01%  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)        5  Layer assignment (1T)             21.53%  0.02 sec  0.02 sec 
[04/21 19:54:48    171s] (I)        5  Read blockages ( Layer 1-5 )      16.07%  0.02 sec  0.02 sec 
[04/21 19:54:48    171s] (I)        5  Read nets                         11.45%  0.01 sec  0.01 sec 
[04/21 19:54:48    171s] (I)        5  Model blockage capacity            8.77%  0.01 sec  0.01 sec 
[04/21 19:54:48    171s] (I)        5  Pattern routing (1T)               7.20%  0.01 sec  0.01 sec 
[04/21 19:54:48    171s] (I)        5  Read prerouted                     5.41%  0.01 sec  0.01 sec 
[04/21 19:54:48    171s] (I)        5  Read instances and placement       3.22%  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)        5  Add via demand to 2D               1.08%  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)        5  Initialize 3D grid graph           0.13%  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)        5  Set up via pillars                 0.04%  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)        5  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)        5  Route legalization                 0.00%  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)        6  Read instance blockages           14.99%  0.02 sec  0.02 sec 
[04/21 19:54:48    171s] (I)        6  Initialize 3D capacity             8.37%  0.01 sec  0.01 sec 
[04/21 19:54:48    171s] (I)        6  Read PG blockages                  0.26%  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)        6  Read halo blockages                0.03%  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)        6  Read clock blockages               0.01%  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)        6  Read other blockages               0.00%  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] (I)        7  Allocate memory for PG via list    0.01%  0.00 sec  0.00 sec 
[04/21 19:54:48    171s] Running post-eGR process
[04/21 19:54:48    171s] OPERPROF: Starting HotSpotCal at level 1, MEM:3550.7M, EPOCH TIME: 1745240088.430613
[04/21 19:54:48    171s] [hotspot] +------------+---------------+---------------+
[04/21 19:54:48    171s] [hotspot] |            |   max hotspot | total hotspot |
[04/21 19:54:48    171s] [hotspot] +------------+---------------+---------------+
[04/21 19:54:48    171s] [hotspot] | normalized |          0.00 |          0.00 |
[04/21 19:54:48    171s] [hotspot] +------------+---------------+---------------+
[04/21 19:54:48    171s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/21 19:54:48    171s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/21 19:54:48    171s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:3550.7M, EPOCH TIME: 1745240088.431503
[04/21 19:54:48    171s] [hotspot] Hotspot report including placement blocked areas
[04/21 19:54:48    171s] OPERPROF: Starting HotSpotCal at level 1, MEM:3550.7M, EPOCH TIME: 1745240088.431624
[04/21 19:54:48    171s] [hotspot] +------------+---------------+---------------+
[04/21 19:54:48    171s] [hotspot] |            |   max hotspot | total hotspot |
[04/21 19:54:48    171s] [hotspot] +------------+---------------+---------------+
[04/21 19:54:48    171s] [hotspot] | normalized |          0.00 |          0.00 |
[04/21 19:54:48    171s] [hotspot] +------------+---------------+---------------+
[04/21 19:54:48    171s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/21 19:54:48    171s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/21 19:54:48    171s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:3550.7M, EPOCH TIME: 1745240088.432356
[04/21 19:54:48    171s] Reported timing to dir ./timingReports
[04/21 19:54:48    171s] **optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 3054.4M, totSessionCpu=0:02:52 **
[04/21 19:54:48    171s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3495.7M, EPOCH TIME: 1745240088.480001
[04/21 19:54:48    171s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:48    171s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:48    171s] 
[04/21 19:54:48    171s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:54:48    171s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:54:48    171s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.008, MEM:3495.7M, EPOCH TIME: 1745240088.488010
[04/21 19:54:48    171s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:54:48    171s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:48    171s] 
[04/21 19:54:48    171s] TimeStamp Deleting Cell Server Begin ...
[04/21 19:54:48    171s] 
[04/21 19:54:48    171s] TimeStamp Deleting Cell Server End ...
[04/21 19:54:48    171s] Starting delay calculation for Hold views
[04/21 19:54:48    171s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/21 19:54:48    171s] #################################################################################
[04/21 19:54:48    171s] # Design Stage: PreRoute
[04/21 19:54:48    171s] # Design Name: ATmega328pb
[04/21 19:54:48    171s] # Design Mode: 90nm
[04/21 19:54:48    171s] # Analysis Mode: MMMC OCV 
[04/21 19:54:48    171s] # Parasitics Mode: No SPEF/RCDB 
[04/21 19:54:48    171s] # Signoff Settings: SI Off 
[04/21 19:54:48    171s] #################################################################################
[04/21 19:54:48    171s] Calculate late delays in OCV mode...
[04/21 19:54:48    171s] Calculate early delays in OCV mode...
[04/21 19:54:48    171s] Topological Sorting (REAL = 0:00:00.0, MEM = 3508.0M, InitMEM = 3508.0M)
[04/21 19:54:48    171s] Start delay calculation (fullDC) (1 T). (MEM=3098.54)
[04/21 19:54:48    171s] End AAE Lib Interpolated Model. (MEM=3516.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:54:49    172s] Total number of fetched objects 10047
[04/21 19:54:49    172s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:54:49    172s] End delay calculation. (MEM=3120.2 CPU=0:00:00.8 REAL=0:00:00.0)
[04/21 19:54:49    172s] End delay calculation (fullDC). (MEM=3120.2 CPU=0:00:00.9 REAL=0:00:01.0)
[04/21 19:54:49    172s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 3542.0M) ***
[04/21 19:54:50    173s] *** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:02.0 totSessionCpu=0:02:53 mem=3550.0M)
[04/21 19:54:50    173s] Starting delay calculation for Setup views
[04/21 19:54:50    173s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/21 19:54:50    173s] #################################################################################
[04/21 19:54:50    173s] # Design Stage: PreRoute
[04/21 19:54:50    173s] # Design Name: ATmega328pb
[04/21 19:54:50    173s] # Design Mode: 90nm
[04/21 19:54:50    173s] # Analysis Mode: MMMC OCV 
[04/21 19:54:50    173s] # Parasitics Mode: No SPEF/RCDB 
[04/21 19:54:50    173s] # Signoff Settings: SI Off 
[04/21 19:54:50    173s] #################################################################################
[04/21 19:54:50    173s] Calculate early delays in OCV mode...
[04/21 19:54:50    173s] Calculate late delays in OCV mode...
[04/21 19:54:50    173s] Topological Sorting (REAL = 0:00:00.0, MEM = 3479.2M, InitMEM = 3479.2M)
[04/21 19:54:50    173s] Start delay calculation (fullDC) (1 T). (MEM=3100.52)
[04/21 19:54:50    173s] End AAE Lib Interpolated Model. (MEM=3487.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:54:51    174s] Total number of fetched objects 10047
[04/21 19:54:51    174s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:54:51    174s] End delay calculation. (MEM=3115.98 CPU=0:00:00.8 REAL=0:00:01.0)
[04/21 19:54:51    174s] End delay calculation (fullDC). (MEM=3115.98 CPU=0:00:01.0 REAL=0:00:01.0)
[04/21 19:54:51    174s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 3535.2M) ***
[04/21 19:54:51    174s] *** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:02:55 mem=3559.2M)
[04/21 19:54:52    175s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 view_ss_v1p08_125c 
Hold views included:
 view_ff_v1p32

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.049  |  0.008  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  3958   |  2134   |    1    |  3174   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -11.702 | -0.000  | -11.702 | -0.194  |
|           TNS (ns):| -14.649 | -0.000  | -11.702 | -2.946  |
|    Violating Paths:|   67    |    2    |    1    |   64    |
|          All Paths:|  3958   |  2134   |    1    |  3174   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.123%
Routing Overflow: 0.00% H and 0.06% V
------------------------------------------------------------------

[04/21 19:54:52    175s] *** Final Summary (holdfix) CPU=0:00:03.7, REAL=0:00:04.0, MEM=3523.3M
[04/21 19:54:52    175s] Begin: Collecting metrics
[04/21 19:54:52    175s] **INFO: Starting Blocking QThread with 1 CPU
[04/21 19:54:52    175s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[04/21 19:54:52      0s] *** QThread MetricCollect [begin] (optDesign #2) : mem = 0.3M
[04/21 19:54:52      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.0, real=0:00:00.0, peak res=3135.2M, current mem=2399.7M)
[04/21 19:54:52      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2426.4M, current mem=2420.5M)
[04/21 19:54:52      0s] *** QThread MetricCollect [finish] (optDesign #2) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), mem = 0.3M
[04/21 19:54:52      0s] 
[04/21 19:54:52      0s] =============================================================================================
[04/21 19:54:52      0s]  Step TAT Report : QThreadWorker #1 / optDesign #2                              23.30-p003_1
[04/21 19:54:52      0s] =============================================================================================
[04/21 19:54:52      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:54:52      0s] ---------------------------------------------------------------------------------------------
[04/21 19:54:52      0s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[04/21 19:54:52      0s] ---------------------------------------------------------------------------------------------
[04/21 19:54:52      0s]  QThreadWorker #1 TOTAL             0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[04/21 19:54:52      0s] ---------------------------------------------------------------------------------------------
[04/21 19:54:52      0s] 

[04/21 19:54:52    175s]  
_______________________________________________________________________
[04/21 19:54:52    175s]  --------------------------------------------------------------------------------------------------------------------------- 
[04/21 19:54:52    175s] | Snapshot        | WNS               | TNS | Density (%) | Hotspot                   | Resource               | DRVs       |
[04/21 19:54:52    175s] |                 | HEPG (ns) | ALL (ns)    |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[04/21 19:54:52    175s] |-----------------+-----------+-------+-----+-------------+------------+--------------+----------+-------------+------+-----|
[04/21 19:54:52    175s] | initial_summary |     0.049 | 0.000 |   0 |       68.95 |            |              | 0:00:07  |        3471 |    0 |   0 |
[04/21 19:54:52    175s] | hold_fixing     |           | 0.000 |   0 |       70.12 |            |              | 0:00:08  |        3557 |      |     |
[04/21 19:54:52    175s] | global_route    |           |       |     |             |            |              | 0:00:00  |        3557 |      |     |
[04/21 19:54:52    175s] | final_summary   |     0.008 | 0.000 |   0 |       70.12 |       0.00 |         0.00 | 0:00:04  |        3523 |    0 |   0 |
[04/21 19:54:52    175s]  --------------------------------------------------------------------------------------------------------------------------- 
[04/21 19:54:52    175s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3135.2M, current mem=3106.1M)

[04/21 19:54:52    175s] End: Collecting metrics
[04/21 19:54:52    175s] **optDesign ... cpu = 0:00:21, real = 0:00:21, mem = 3106.1M, totSessionCpu=0:02:55 **
[04/21 19:54:52    175s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/21 19:54:52    175s] *** Finished optDesign ***
[04/21 19:54:52    175s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/21 19:54:52    175s] UM:*                                                                   final
[04/21 19:54:52    175s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/21 19:54:52    175s] UM:*                                                                   opt_design_postcts_hold
[04/21 19:54:52    175s] Info: Summary of CRR changes:
[04/21 19:54:52    175s]       - Timing transform commits:       0
[04/21 19:54:52    175s] Info: Destroy the CCOpt slew target map.
[04/21 19:54:52    175s] 
[04/21 19:54:52    175s] *** Summary of all messages that are not suppressed in this session:
[04/21 19:54:52    175s] Severity  ID               Count  Summary                                  
[04/21 19:54:52    175s] WARNING   IMPPTN-1250          2  Pin placement has been enabled on metal ...
[04/21 19:54:52    175s] *** Message Summary: 2 warning(s), 0 error(s)
[04/21 19:54:52    175s] 
[04/21 19:54:52    175s] clean pInstBBox. size 0
[04/21 19:54:52    175s] Cell ATmega328pb LLGs are deleted
[04/21 19:54:52    175s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:52    175s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:52    175s] Info: pop threads available for lower-level modules during optimization.
[04/21 19:54:52    175s] *** optDesign #2 [finish] () : cpu/real = 0:00:20.9/0:00:21.4 (1.0), totSession cpu/real = 0:02:55.6/0:05:16.5 (0.6), mem = 3499.3M
[04/21 19:54:52    175s] 
[04/21 19:54:52    175s] =============================================================================================
[04/21 19:54:52    175s]  Final TAT Report : optDesign #2                                                23.30-p003_1
[04/21 19:54:52    175s] =============================================================================================
[04/21 19:54:52    175s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:54:52    175s] ---------------------------------------------------------------------------------------------
[04/21 19:54:52    175s] [ InitOpt                ]      1   0:00:00.7  (   3.4 % )     0:00:00.7 /  0:00:00.7    1.0
[04/21 19:54:52    175s] [ HoldOpt                ]      1   0:00:07.2  (  33.6 % )     0:00:07.9 /  0:00:07.8    1.0
[04/21 19:54:52    175s] [ ViewPruning            ]     10   0:00:00.8  (   3.7 % )     0:00:01.1 /  0:00:01.1    1.0
[04/21 19:54:52    175s] [ BuildHoldData          ]      1   0:00:02.5  (  11.5 % )     0:00:06.6 /  0:00:06.6    1.0
[04/21 19:54:52    175s] [ OptSummaryReport       ]      8   0:00:00.5  (   2.2 % )     0:00:04.4 /  0:00:04.2    1.0
[04/21 19:54:52    175s] [ MetricReport           ]      4   0:00:00.6  (   2.7 % )     0:00:00.6 /  0:00:00.4    0.7
[04/21 19:54:52    175s] [ DrvReport              ]      2   0:00:00.4  (   2.0 % )     0:00:00.4 /  0:00:00.3    0.6
[04/21 19:54:52    175s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[04/21 19:54:52    175s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[04/21 19:54:52    175s] [ LibAnalyzerInit        ]      1   0:00:00.5  (   2.5 % )     0:00:00.5 /  0:00:00.5    1.0
[04/21 19:54:52    175s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[04/21 19:54:52    175s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:54:52    175s] [ RefinePlace            ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 19:54:52    175s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.5
[04/21 19:54:52    175s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.1
[04/21 19:54:52    175s] [ UpdateTimingGraph      ]     15   0:00:00.3  (   1.6 % )     0:00:05.8 /  0:00:05.8    1.0
[04/21 19:54:52    175s] [ FullDelayCalc          ]      3   0:00:03.8  (  18.0 % )     0:00:03.8 /  0:00:03.8    1.0
[04/21 19:54:52    175s] [ TimingUpdate           ]     38   0:00:02.4  (  11.1 % )     0:00:02.4 /  0:00:02.4    1.0
[04/21 19:54:52    175s] [ TimingReport           ]     10   0:00:00.6  (   3.0 % )     0:00:00.6 /  0:00:00.6    1.0
[04/21 19:54:52    175s] [ GenerateReports        ]      2   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    0.9
[04/21 19:54:52    175s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:54:52    175s] [ MISC                   ]          0:00:00.4  (   1.7 % )     0:00:00.4 /  0:00:00.4    1.0
[04/21 19:54:52    175s] ---------------------------------------------------------------------------------------------
[04/21 19:54:52    175s]  optDesign #2 TOTAL                 0:00:21.4  ( 100.0 % )     0:00:21.4 /  0:00:20.9    1.0
[04/21 19:54:52    175s] ---------------------------------------------------------------------------------------------
[04/21 19:54:52    175s] 
[04/21 19:54:52    175s] <CMD> saveDesign outputs/ATmega328pb.postcts.enc
[04/21 19:54:52    175s] #% Begin save design ... (date=04/21 19:54:52, mem=3057.9M)
[04/21 19:54:52    175s] % Begin Save ccopt configuration ... (date=04/21 19:54:52, mem=3057.9M)
[04/21 19:54:53    175s] % End Save ccopt configuration ... (date=04/21 19:54:52, total cpu=0:00:00.0, real=0:00:01.0, peak res=3058.5M, current mem=3058.5M)
[04/21 19:54:53    175s] % Begin Save netlist data ... (date=04/21 19:54:53, mem=3058.5M)
[04/21 19:54:53    175s] Writing Binary DB to outputs/ATmega328pb.postcts.enc.dat/ATmega328pb.v.bin in single-threaded mode...
[04/21 19:54:53    175s] % End Save netlist data ... (date=04/21 19:54:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=3058.5M, current mem=3058.5M)
[04/21 19:54:53    175s] Saving symbol-table file ...
[04/21 19:54:53    175s] Saving congestion map file outputs/ATmega328pb.postcts.enc.dat/ATmega328pb.route.congmap.gz ...
[04/21 19:54:53    175s] % Begin Save AAE data ... (date=04/21 19:54:53, mem=3058.5M)
[04/21 19:54:53    175s] Saving AAE Data ...
[04/21 19:54:53    175s] % End Save AAE data ... (date=04/21 19:54:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=3058.5M, current mem=3058.5M)
[04/21 19:54:53    175s] Saving preference file outputs/ATmega328pb.postcts.enc.dat/gui.pref.tcl ...
[04/21 19:54:53    175s] Saving mode setting ...
[04/21 19:54:53    175s] Saving root attributes to be loaded post write_db ...
[04/21 19:54:53    176s] Saving global file ...
[04/21 19:54:53    176s] Saving root attributes to be loaded previous write_db ...
[04/21 19:54:53    176s] % Begin Save floorplan data ... (date=04/21 19:54:53, mem=3059.2M)
[04/21 19:54:53    176s] Saving floorplan file ...
[04/21 19:54:53    176s] % End Save floorplan data ... (date=04/21 19:54:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=3059.2M, current mem=3059.2M)
[04/21 19:54:53    176s] Saving PG file outputs/ATmega328pb.postcts.enc.dat/ATmega328pb.pg.gz, version#2, (Created by Innovus v23.30-p003_1 on Mon Apr 21 19:54:53 2025)
[04/21 19:54:53    176s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3450.8M) ***
[04/21 19:54:53    176s] *info - save blackBox cells to lef file outputs/ATmega328pb.postcts.enc.dat/ATmega328pb.bbox.lef
[04/21 19:54:53    176s] Saving Drc markers ...
[04/21 19:54:53    176s] ... No Drc file written since there is no markers found.
[04/21 19:54:53    176s] % Begin Save placement data ... (date=04/21 19:54:53, mem=3059.4M)
[04/21 19:54:53    176s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/21 19:54:53    176s] Save Adaptive View Pruning View Names to Binary file
[04/21 19:54:53    176s] view_ss_v1p08_125c
[04/21 19:54:53    176s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3453.8M) ***
[04/21 19:54:53    176s] % End Save placement data ... (date=04/21 19:54:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=3059.4M, current mem=3059.4M)
[04/21 19:54:53    176s] % Begin Save routing data ... (date=04/21 19:54:53, mem=3059.4M)
[04/21 19:54:53    176s] Saving route file ...
[04/21 19:54:54    176s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=3450.8M) ***
[04/21 19:54:54    176s] % End Save routing data ... (date=04/21 19:54:54, total cpu=0:00:00.1, real=0:00:01.0, peak res=3059.4M, current mem=3059.4M)
[04/21 19:54:54    176s] Saving property file outputs/ATmega328pb.postcts.enc.dat/ATmega328pb.prop
[04/21 19:54:54    176s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3453.8M) ***
[04/21 19:54:54    176s] #Saving pin access data to file outputs/ATmega328pb.postcts.enc.dat/ATmega328pb.apa ...
[04/21 19:54:54    176s] #
[04/21 19:54:54    176s] Saving rc congestion map outputs/ATmega328pb.postcts.enc.dat/ATmega328pb.congmap.gz ...
[04/21 19:54:54    176s] % Begin Save power constraints data ... (date=04/21 19:54:54, mem=3059.4M)
[04/21 19:54:54    176s] % End Save power constraints data ... (date=04/21 19:54:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=3059.4M, current mem=3059.4M)
[04/21 19:54:54    176s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[04/21 19:54:54    176s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[04/21 19:54:54    176s] Generated self-contained design ATmega328pb.postcts.enc.dat
[04/21 19:54:54    176s] #% End save design ... (date=04/21 19:54:54, total cpu=0:00:01.2, real=0:00:02.0, peak res=3059.8M, current mem=3059.8M)
[04/21 19:54:54    176s] *** Message Summary: 0 warning(s), 0 error(s)
[04/21 19:54:54    176s] 
[04/21 19:54:54    176s] UM: Running design category ...
[04/21 19:54:54    176s] Cell ATmega328pb LLGs are deleted
[04/21 19:54:54    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:54    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:54    176s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3459.4M, EPOCH TIME: 1745240094.514111
[04/21 19:54:54    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:54    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:54    176s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3459.4M, EPOCH TIME: 1745240094.514370
[04/21 19:54:54    176s] Max number of tech site patterns supported in site array is 256.
[04/21 19:54:54    176s] Core basic site is HD_CoreSite
[04/21 19:54:54    176s] After signature check, allow fast init is false, keep pre-filter is true.
[04/21 19:54:54    176s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/21 19:54:54    176s] SiteArray: non-trimmed site array dimensions = 122 x 995
[04/21 19:54:54    176s] SiteArray: use 626,688 bytes
[04/21 19:54:54    176s] SiteArray: current memory after site array memory allocation 3459.4M
[04/21 19:54:54    176s] SiteArray: FP blocked sites are writable
[04/21 19:54:54    176s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3459.4M, EPOCH TIME: 1745240094.522754
[04/21 19:54:54    176s] Process 133 wires and vias for routing blockage analysis
[04/21 19:54:54    176s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3459.4M, EPOCH TIME: 1745240094.522832
[04/21 19:54:54    176s] SiteArray: number of non floorplan blocked sites for llg default is 121390
[04/21 19:54:54    176s] Atter site array init, number of instance map data is 0.
[04/21 19:54:54    176s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.009, REAL:0.009, MEM:3459.4M, EPOCH TIME: 1745240094.523095
[04/21 19:54:54    176s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.009, REAL:0.009, MEM:3459.4M, EPOCH TIME: 1745240094.523384
[04/21 19:54:54    176s] Cell ATmega328pb LLGs are deleted
[04/21 19:54:54    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:54:54    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:54    176s] # Resetting pin-track-align track data.
[04/21 19:54:54    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:54    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:54    176s] <CMD> redirect -variable mbit_report {reportMultiBitFFs -statistics}
[04/21 19:54:54    176s] <CMD> get_message -id IMPSP-9105 -suppress
[04/21 19:54:54    176s] <CMD> set_message -id IMPSP-9105 -suppress
[04/21 19:54:54    176s] <CMD> redirect -variable hotspots {reportCongestion -hotSpot -3d -includeBlockage}
[04/21 19:54:54    176s] <CMD> set_message -id IMPSP-9105 -unsuppress
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.os -value {Linux 4.18.0-553.16.1.el8_10.x86_64}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {5287.387 Mhz}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.cpu.number -value 32
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.memory.total -value {64763516 kB}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.memory.free -value {8297376 kB}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.swap.total -value {32579580 kB}
[04/21 19:54:54    177s] <CMD> ::um::set_metric -name flow.machine.swap.free -value {32437500 kB}
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 8ecdadad-ee66-431f-9b52-c21b2b8b9871 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 8ecdadad-ee66-431f-9b52-c21b2b8b9871 clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 8ecdadad-ee66-431f-9b52-c21b2b8b9871 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 8ecdadad-ee66-431f-9b52-c21b2b8b9871 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 8ecdadad-ee66-431f-9b52-c21b2b8b9871 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 8ecdadad-ee66-431f-9b52-c21b2b8b9871 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 8ecdadad-ee66-431f-9b52-c21b2b8b9871 clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 8ecdadad-ee66-431f-9b52-c21b2b8b9871 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid 8ecdadad-ee66-431f-9b52-c21b2b8b9871 messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e1a5c761-d2fb-4059-b42b-3a18d81f38ef clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e1a5c761-d2fb-4059-b42b-3a18d81f38ef clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e1a5c761-d2fb-4059-b42b-3a18d81f38ef clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e1a5c761-d2fb-4059-b42b-3a18d81f38ef clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e1a5c761-d2fb-4059-b42b-3a18d81f38ef clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e1a5c761-d2fb-4059-b42b-3a18d81f38ef clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e1a5c761-d2fb-4059-b42b-3a18d81f38ef clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e1a5c761-d2fb-4059-b42b-3a18d81f38ef clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid e1a5c761-d2fb-4059-b42b-3a18d81f38ef messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid b0f94b7c-3a50-43fc-bca6-d59802358821 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid b0f94b7c-3a50-43fc-bca6-d59802358821 clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid b0f94b7c-3a50-43fc-bca6-d59802358821 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid b0f94b7c-3a50-43fc-bca6-d59802358821 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid b0f94b7c-3a50-43fc-bca6-d59802358821 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid b0f94b7c-3a50-43fc-bca6-d59802358821 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid b0f94b7c-3a50-43fc-bca6-d59802358821 clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid b0f94b7c-3a50-43fc-bca6-d59802358821 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid b0f94b7c-3a50-43fc-bca6-d59802358821 messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid d3d0be41-990d-4285-b7ac-3deaa3414332 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid d3d0be41-990d-4285-b7ac-3deaa3414332 clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid d3d0be41-990d-4285-b7ac-3deaa3414332 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid d3d0be41-990d-4285-b7ac-3deaa3414332 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid d3d0be41-990d-4285-b7ac-3deaa3414332 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid d3d0be41-990d-4285-b7ac-3deaa3414332 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid d3d0be41-990d-4285-b7ac-3deaa3414332 clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid d3d0be41-990d-4285-b7ac-3deaa3414332 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid d3d0be41-990d-4285-b7ac-3deaa3414332 messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid b5450a30-bc42-4db1-a0e1-2f0f485f1730 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid b5450a30-bc42-4db1-a0e1-2f0f485f1730 clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid b5450a30-bc42-4db1-a0e1-2f0f485f1730 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid b5450a30-bc42-4db1-a0e1-2f0f485f1730 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid b5450a30-bc42-4db1-a0e1-2f0f485f1730 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid b5450a30-bc42-4db1-a0e1-2f0f485f1730 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid b5450a30-bc42-4db1-a0e1-2f0f485f1730 clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid b5450a30-bc42-4db1-a0e1-2f0f485f1730 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid b5450a30-bc42-4db1-a0e1-2f0f485f1730 messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 7c0a326e-e98a-4be8-b01c-0f3161629c8e clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 7c0a326e-e98a-4be8-b01c-0f3161629c8e clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 7c0a326e-e98a-4be8-b01c-0f3161629c8e clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 7c0a326e-e98a-4be8-b01c-0f3161629c8e clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 7c0a326e-e98a-4be8-b01c-0f3161629c8e clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 7c0a326e-e98a-4be8-b01c-0f3161629c8e clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 7c0a326e-e98a-4be8-b01c-0f3161629c8e clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 7c0a326e-e98a-4be8-b01c-0f3161629c8e clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid 7c0a326e-e98a-4be8-b01c-0f3161629c8e messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 37077614-6ccc-452e-a7da-1b20301744c0 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 37077614-6ccc-452e-a7da-1b20301744c0 clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 37077614-6ccc-452e-a7da-1b20301744c0 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 37077614-6ccc-452e-a7da-1b20301744c0 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 37077614-6ccc-452e-a7da-1b20301744c0 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 37077614-6ccc-452e-a7da-1b20301744c0 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 37077614-6ccc-452e-a7da-1b20301744c0 clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 37077614-6ccc-452e-a7da-1b20301744c0 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid 37077614-6ccc-452e-a7da-1b20301744c0 messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 0b7d4728-640d-456f-bb87-9e528d63d0cb clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 0b7d4728-640d-456f-bb87-9e528d63d0cb clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 0b7d4728-640d-456f-bb87-9e528d63d0cb clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 0b7d4728-640d-456f-bb87-9e528d63d0cb clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 0b7d4728-640d-456f-bb87-9e528d63d0cb clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 0b7d4728-640d-456f-bb87-9e528d63d0cb clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 0b7d4728-640d-456f-bb87-9e528d63d0cb clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 0b7d4728-640d-456f-bb87-9e528d63d0cb clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid 0b7d4728-640d-456f-bb87-9e528d63d0cb messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 41eb3829-6a89-4fa0-b3f9-aa8d21f58e77 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 41eb3829-6a89-4fa0-b3f9-aa8d21f58e77 clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 41eb3829-6a89-4fa0-b3f9-aa8d21f58e77 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 41eb3829-6a89-4fa0-b3f9-aa8d21f58e77 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 41eb3829-6a89-4fa0-b3f9-aa8d21f58e77 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 41eb3829-6a89-4fa0-b3f9-aa8d21f58e77 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 41eb3829-6a89-4fa0-b3f9-aa8d21f58e77 clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 41eb3829-6a89-4fa0-b3f9-aa8d21f58e77 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid 41eb3829-6a89-4fa0-b3f9-aa8d21f58e77 messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 50a6fd12-2050-429f-81ac-54a0381f25c2 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 50a6fd12-2050-429f-81ac-54a0381f25c2 clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 50a6fd12-2050-429f-81ac-54a0381f25c2 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 50a6fd12-2050-429f-81ac-54a0381f25c2 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 50a6fd12-2050-429f-81ac-54a0381f25c2 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 50a6fd12-2050-429f-81ac-54a0381f25c2 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 50a6fd12-2050-429f-81ac-54a0381f25c2 clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 50a6fd12-2050-429f-81ac-54a0381f25c2 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid 50a6fd12-2050-429f-81ac-54a0381f25c2 messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid c572bb53-6eab-4c65-8fe9-af34c66323b0 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid c572bb53-6eab-4c65-8fe9-af34c66323b0 clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid c572bb53-6eab-4c65-8fe9-af34c66323b0 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid c572bb53-6eab-4c65-8fe9-af34c66323b0 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid c572bb53-6eab-4c65-8fe9-af34c66323b0 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid c572bb53-6eab-4c65-8fe9-af34c66323b0 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid c572bb53-6eab-4c65-8fe9-af34c66323b0 clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid c572bb53-6eab-4c65-8fe9-af34c66323b0 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid c572bb53-6eab-4c65-8fe9-af34c66323b0 messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 7c913f08-3f05-48a6-9a7e-ee0cd23dea8c clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 7c913f08-3f05-48a6-9a7e-ee0cd23dea8c clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 7c913f08-3f05-48a6-9a7e-ee0cd23dea8c clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 7c913f08-3f05-48a6-9a7e-ee0cd23dea8c clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 7c913f08-3f05-48a6-9a7e-ee0cd23dea8c clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 7c913f08-3f05-48a6-9a7e-ee0cd23dea8c clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 7c913f08-3f05-48a6-9a7e-ee0cd23dea8c clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 7c913f08-3f05-48a6-9a7e-ee0cd23dea8c clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid 7c913f08-3f05-48a6-9a7e-ee0cd23dea8c messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 90bb4862-f9c7-4bdb-a1b7-66057ec9b648 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 90bb4862-f9c7-4bdb-a1b7-66057ec9b648 clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 90bb4862-f9c7-4bdb-a1b7-66057ec9b648 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 90bb4862-f9c7-4bdb-a1b7-66057ec9b648 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 90bb4862-f9c7-4bdb-a1b7-66057ec9b648 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 90bb4862-f9c7-4bdb-a1b7-66057ec9b648 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 90bb4862-f9c7-4bdb-a1b7-66057ec9b648 clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 90bb4862-f9c7-4bdb-a1b7-66057ec9b648 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid 90bb4862-f9c7-4bdb-a1b7-66057ec9b648 messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 5974618e-bf00-4681-947a-c4ee67accd06 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 5974618e-bf00-4681-947a-c4ee67accd06 clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 5974618e-bf00-4681-947a-c4ee67accd06 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 5974618e-bf00-4681-947a-c4ee67accd06 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 5974618e-bf00-4681-947a-c4ee67accd06 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 5974618e-bf00-4681-947a-c4ee67accd06 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 5974618e-bf00-4681-947a-c4ee67accd06 clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 5974618e-bf00-4681-947a-c4ee67accd06 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid 5974618e-bf00-4681-947a-c4ee67accd06 messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid fd408794-1384-4f32-862c-ca3d7773cb5e clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid fd408794-1384-4f32-862c-ca3d7773cb5e clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid fd408794-1384-4f32-862c-ca3d7773cb5e clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid fd408794-1384-4f32-862c-ca3d7773cb5e clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid fd408794-1384-4f32-862c-ca3d7773cb5e clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid fd408794-1384-4f32-862c-ca3d7773cb5e clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid fd408794-1384-4f32-862c-ca3d7773cb5e clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid fd408794-1384-4f32-862c-ca3d7773cb5e clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid fd408794-1384-4f32-862c-ca3d7773cb5e messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 0250a299-747b-46e5-84f6-22ae79d5d169 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 0250a299-747b-46e5-84f6-22ae79d5d169 clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 0250a299-747b-46e5-84f6-22ae79d5d169 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 0250a299-747b-46e5-84f6-22ae79d5d169 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 0250a299-747b-46e5-84f6-22ae79d5d169 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 0250a299-747b-46e5-84f6-22ae79d5d169 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 0250a299-747b-46e5-84f6-22ae79d5d169 clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 0250a299-747b-46e5-84f6-22ae79d5d169 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid 0250a299-747b-46e5-84f6-22ae79d5d169 messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid cf4f95c1-6845-49b1-a01f-78279bdc800b clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid cf4f95c1-6845-49b1-a01f-78279bdc800b clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid cf4f95c1-6845-49b1-a01f-78279bdc800b clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid cf4f95c1-6845-49b1-a01f-78279bdc800b clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid cf4f95c1-6845-49b1-a01f-78279bdc800b clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid cf4f95c1-6845-49b1-a01f-78279bdc800b clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid cf4f95c1-6845-49b1-a01f-78279bdc800b clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid cf4f95c1-6845-49b1-a01f-78279bdc800b clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid cf4f95c1-6845-49b1-a01f-78279bdc800b messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 66d42124-777e-415a-8cf4-86a94dc560fc clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 66d42124-777e-415a-8cf4-86a94dc560fc clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 66d42124-777e-415a-8cf4-86a94dc560fc clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 66d42124-777e-415a-8cf4-86a94dc560fc clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 66d42124-777e-415a-8cf4-86a94dc560fc clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 66d42124-777e-415a-8cf4-86a94dc560fc clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 66d42124-777e-415a-8cf4-86a94dc560fc clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 66d42124-777e-415a-8cf4-86a94dc560fc clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid 66d42124-777e-415a-8cf4-86a94dc560fc messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 9883681f-2204-4097-b074-4b8d0a7e1c83 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 9883681f-2204-4097-b074-4b8d0a7e1c83 clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 9883681f-2204-4097-b074-4b8d0a7e1c83 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 9883681f-2204-4097-b074-4b8d0a7e1c83 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 9883681f-2204-4097-b074-4b8d0a7e1c83 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 9883681f-2204-4097-b074-4b8d0a7e1c83 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 9883681f-2204-4097-b074-4b8d0a7e1c83 clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 9883681f-2204-4097-b074-4b8d0a7e1c83 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid 9883681f-2204-4097-b074-4b8d0a7e1c83 messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e0f1bce5-ba92-4765-b10a-483c829fb868 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e0f1bce5-ba92-4765-b10a-483c829fb868 clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e0f1bce5-ba92-4765-b10a-483c829fb868 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e0f1bce5-ba92-4765-b10a-483c829fb868 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e0f1bce5-ba92-4765-b10a-483c829fb868 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e0f1bce5-ba92-4765-b10a-483c829fb868 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e0f1bce5-ba92-4765-b10a-483c829fb868 clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e0f1bce5-ba92-4765-b10a-483c829fb868 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid e0f1bce5-ba92-4765-b10a-483c829fb868 messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid c9c7bf5a-b5d7-4b2c-acc3-56753e9ded46 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid c9c7bf5a-b5d7-4b2c-acc3-56753e9ded46 clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid c9c7bf5a-b5d7-4b2c-acc3-56753e9ded46 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid c9c7bf5a-b5d7-4b2c-acc3-56753e9ded46 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid c9c7bf5a-b5d7-4b2c-acc3-56753e9ded46 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid c9c7bf5a-b5d7-4b2c-acc3-56753e9ded46 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid c9c7bf5a-b5d7-4b2c-acc3-56753e9ded46 clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid c9c7bf5a-b5d7-4b2c-acc3-56753e9ded46 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid c9c7bf5a-b5d7-4b2c-acc3-56753e9ded46 messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 104466a1-023e-42d2-a8ce-440819cc4153 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 104466a1-023e-42d2-a8ce-440819cc4153 clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 104466a1-023e-42d2-a8ce-440819cc4153 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 104466a1-023e-42d2-a8ce-440819cc4153 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 104466a1-023e-42d2-a8ce-440819cc4153 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 104466a1-023e-42d2-a8ce-440819cc4153 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 104466a1-023e-42d2-a8ce-440819cc4153 clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 104466a1-023e-42d2-a8ce-440819cc4153 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid 104466a1-023e-42d2-a8ce-440819cc4153 messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 3eaab462-9d10-407d-b49d-71b6035c462a clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 3eaab462-9d10-407d-b49d-71b6035c462a clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 3eaab462-9d10-407d-b49d-71b6035c462a clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 3eaab462-9d10-407d-b49d-71b6035c462a clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 3eaab462-9d10-407d-b49d-71b6035c462a clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 3eaab462-9d10-407d-b49d-71b6035c462a clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 3eaab462-9d10-407d-b49d-71b6035c462a clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 3eaab462-9d10-407d-b49d-71b6035c462a clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid 3eaab462-9d10-407d-b49d-71b6035c462a messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e3c51fca-4049-466a-8b33-8b392360e3ce clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e3c51fca-4049-466a-8b33-8b392360e3ce clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e3c51fca-4049-466a-8b33-8b392360e3ce clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e3c51fca-4049-466a-8b33-8b392360e3ce clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e3c51fca-4049-466a-8b33-8b392360e3ce clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e3c51fca-4049-466a-8b33-8b392360e3ce clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e3c51fca-4049-466a-8b33-8b392360e3ce clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e3c51fca-4049-466a-8b33-8b392360e3ce clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid e3c51fca-4049-466a-8b33-8b392360e3ce messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid d833f478-9142-4300-a804-e172ab41740b clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid d833f478-9142-4300-a804-e172ab41740b clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid d833f478-9142-4300-a804-e172ab41740b clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid d833f478-9142-4300-a804-e172ab41740b clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid d833f478-9142-4300-a804-e172ab41740b clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid d833f478-9142-4300-a804-e172ab41740b clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid d833f478-9142-4300-a804-e172ab41740b clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid d833f478-9142-4300-a804-e172ab41740b clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid d833f478-9142-4300-a804-e172ab41740b messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid f067e1b0-1d59-4bc1-b78d-2154ebb05f39 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid f067e1b0-1d59-4bc1-b78d-2154ebb05f39 clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid f067e1b0-1d59-4bc1-b78d-2154ebb05f39 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid f067e1b0-1d59-4bc1-b78d-2154ebb05f39 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid f067e1b0-1d59-4bc1-b78d-2154ebb05f39 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid f067e1b0-1d59-4bc1-b78d-2154ebb05f39 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid f067e1b0-1d59-4bc1-b78d-2154ebb05f39 clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid f067e1b0-1d59-4bc1-b78d-2154ebb05f39 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid f067e1b0-1d59-4bc1-b78d-2154ebb05f39 messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 30461b3d-9cfd-4f8c-8609-cf7cb18c67be clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 30461b3d-9cfd-4f8c-8609-cf7cb18c67be clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 30461b3d-9cfd-4f8c-8609-cf7cb18c67be clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 30461b3d-9cfd-4f8c-8609-cf7cb18c67be clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 30461b3d-9cfd-4f8c-8609-cf7cb18c67be clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 30461b3d-9cfd-4f8c-8609-cf7cb18c67be clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 30461b3d-9cfd-4f8c-8609-cf7cb18c67be clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 30461b3d-9cfd-4f8c-8609-cf7cb18c67be clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid 30461b3d-9cfd-4f8c-8609-cf7cb18c67be messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e90c7fde-b48c-4c54-bb3b-9c128f021a39 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e90c7fde-b48c-4c54-bb3b-9c128f021a39 clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e90c7fde-b48c-4c54-bb3b-9c128f021a39 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e90c7fde-b48c-4c54-bb3b-9c128f021a39 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e90c7fde-b48c-4c54-bb3b-9c128f021a39 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e90c7fde-b48c-4c54-bb3b-9c128f021a39 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e90c7fde-b48c-4c54-bb3b-9c128f021a39 clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e90c7fde-b48c-4c54-bb3b-9c128f021a39 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid e90c7fde-b48c-4c54-bb3b-9c128f021a39 messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid f3e945e8-9408-40d8-84af-d25d12da06fa clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid f3e945e8-9408-40d8-84af-d25d12da06fa clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid f3e945e8-9408-40d8-84af-d25d12da06fa clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid f3e945e8-9408-40d8-84af-d25d12da06fa clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid f3e945e8-9408-40d8-84af-d25d12da06fa clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid f3e945e8-9408-40d8-84af-d25d12da06fa clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid f3e945e8-9408-40d8-84af-d25d12da06fa clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid f3e945e8-9408-40d8-84af-d25d12da06fa clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid f3e945e8-9408-40d8-84af-d25d12da06fa messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 8ece3f99-31d6-4da9-afc4-f87fb46d929e clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 8ece3f99-31d6-4da9-afc4-f87fb46d929e clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 8ece3f99-31d6-4da9-afc4-f87fb46d929e clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 8ece3f99-31d6-4da9-afc4-f87fb46d929e clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 8ece3f99-31d6-4da9-afc4-f87fb46d929e clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 8ece3f99-31d6-4da9-afc4-f87fb46d929e clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 8ece3f99-31d6-4da9-afc4-f87fb46d929e clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 8ece3f99-31d6-4da9-afc4-f87fb46d929e clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid 8ece3f99-31d6-4da9-afc4-f87fb46d929e messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 9d95d7f4-f310-4894-beec-f728d5f05169 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 9d95d7f4-f310-4894-beec-f728d5f05169 clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 9d95d7f4-f310-4894-beec-f728d5f05169 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 9d95d7f4-f310-4894-beec-f728d5f05169 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 9d95d7f4-f310-4894-beec-f728d5f05169 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 9d95d7f4-f310-4894-beec-f728d5f05169 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 9d95d7f4-f310-4894-beec-f728d5f05169 clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 9d95d7f4-f310-4894-beec-f728d5f05169 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid 9d95d7f4-f310-4894-beec-f728d5f05169 messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid da02e92b-9df0-4dd8-8bf0-75fe31a8dec0 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid da02e92b-9df0-4dd8-8bf0-75fe31a8dec0 clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid da02e92b-9df0-4dd8-8bf0-75fe31a8dec0 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid da02e92b-9df0-4dd8-8bf0-75fe31a8dec0 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid da02e92b-9df0-4dd8-8bf0-75fe31a8dec0 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid da02e92b-9df0-4dd8-8bf0-75fe31a8dec0 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid da02e92b-9df0-4dd8-8bf0-75fe31a8dec0 clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid da02e92b-9df0-4dd8-8bf0-75fe31a8dec0 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid da02e92b-9df0-4dd8-8bf0-75fe31a8dec0 messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 53a49b5e-5819-4a1a-b3cc-d5cd21344868 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 53a49b5e-5819-4a1a-b3cc-d5cd21344868 clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 53a49b5e-5819-4a1a-b3cc-d5cd21344868 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 53a49b5e-5819-4a1a-b3cc-d5cd21344868 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 53a49b5e-5819-4a1a-b3cc-d5cd21344868 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 53a49b5e-5819-4a1a-b3cc-d5cd21344868 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 53a49b5e-5819-4a1a-b3cc-d5cd21344868 clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 53a49b5e-5819-4a1a-b3cc-d5cd21344868 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid 53a49b5e-5819-4a1a-b3cc-d5cd21344868 messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid fc36ad92-72f2-42dd-b251-c8374c8261ff clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid fc36ad92-72f2-42dd-b251-c8374c8261ff clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid fc36ad92-72f2-42dd-b251-c8374c8261ff clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid fc36ad92-72f2-42dd-b251-c8374c8261ff clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid fc36ad92-72f2-42dd-b251-c8374c8261ff clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid fc36ad92-72f2-42dd-b251-c8374c8261ff clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid fc36ad92-72f2-42dd-b251-c8374c8261ff clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid fc36ad92-72f2-42dd-b251-c8374c8261ff clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid fc36ad92-72f2-42dd-b251-c8374c8261ff messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e7e032c0-2e7d-49cf-86e0-bd1a2c121073 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e7e032c0-2e7d-49cf-86e0-bd1a2c121073 clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e7e032c0-2e7d-49cf-86e0-bd1a2c121073 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e7e032c0-2e7d-49cf-86e0-bd1a2c121073 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e7e032c0-2e7d-49cf-86e0-bd1a2c121073 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e7e032c0-2e7d-49cf-86e0-bd1a2c121073 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e7e032c0-2e7d-49cf-86e0-bd1a2c121073 clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e7e032c0-2e7d-49cf-86e0-bd1a2c121073 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid e7e032c0-2e7d-49cf-86e0-bd1a2c121073 messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 53936a15-f5ea-4d33-80f2-536bc19ce202 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 53936a15-f5ea-4d33-80f2-536bc19ce202 clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 53936a15-f5ea-4d33-80f2-536bc19ce202 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 53936a15-f5ea-4d33-80f2-536bc19ce202 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 53936a15-f5ea-4d33-80f2-536bc19ce202 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 53936a15-f5ea-4d33-80f2-536bc19ce202 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 53936a15-f5ea-4d33-80f2-536bc19ce202 clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 53936a15-f5ea-4d33-80f2-536bc19ce202 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid 53936a15-f5ea-4d33-80f2-536bc19ce202 messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 608c1407-ceee-440a-bd57-d4509f0a7fb4 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 608c1407-ceee-440a-bd57-d4509f0a7fb4 clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 608c1407-ceee-440a-bd57-d4509f0a7fb4 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 608c1407-ceee-440a-bd57-d4509f0a7fb4 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 608c1407-ceee-440a-bd57-d4509f0a7fb4 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 608c1407-ceee-440a-bd57-d4509f0a7fb4 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 608c1407-ceee-440a-bd57-d4509f0a7fb4 clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 608c1407-ceee-440a-bd57-d4509f0a7fb4 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid 608c1407-ceee-440a-bd57-d4509f0a7fb4 messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid d496b3db-26b8-485a-8bc9-0ca6195125df clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid d496b3db-26b8-485a-8bc9-0ca6195125df clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid d496b3db-26b8-485a-8bc9-0ca6195125df clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid d496b3db-26b8-485a-8bc9-0ca6195125df clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid d496b3db-26b8-485a-8bc9-0ca6195125df clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid d496b3db-26b8-485a-8bc9-0ca6195125df clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid d496b3db-26b8-485a-8bc9-0ca6195125df clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid d496b3db-26b8-485a-8bc9-0ca6195125df clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid d496b3db-26b8-485a-8bc9-0ca6195125df messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 9acb5329-8d85-4c0d-b2de-cf594649644f clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 9acb5329-8d85-4c0d-b2de-cf594649644f clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 9acb5329-8d85-4c0d-b2de-cf594649644f clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 9acb5329-8d85-4c0d-b2de-cf594649644f clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 9acb5329-8d85-4c0d-b2de-cf594649644f clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 9acb5329-8d85-4c0d-b2de-cf594649644f clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 9acb5329-8d85-4c0d-b2de-cf594649644f clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 9acb5329-8d85-4c0d-b2de-cf594649644f clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid 9acb5329-8d85-4c0d-b2de-cf594649644f messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 26433e00-c776-4c9d-a68b-4b2902034dba clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 26433e00-c776-4c9d-a68b-4b2902034dba clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 26433e00-c776-4c9d-a68b-4b2902034dba clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 26433e00-c776-4c9d-a68b-4b2902034dba clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 26433e00-c776-4c9d-a68b-4b2902034dba clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 26433e00-c776-4c9d-a68b-4b2902034dba clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 26433e00-c776-4c9d-a68b-4b2902034dba clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 26433e00-c776-4c9d-a68b-4b2902034dba clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid 26433e00-c776-4c9d-a68b-4b2902034dba messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 9eae970b-2a8d-4f56-97b6-8bc0ecd970f3 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 9eae970b-2a8d-4f56-97b6-8bc0ecd970f3 clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 9eae970b-2a8d-4f56-97b6-8bc0ecd970f3 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 9eae970b-2a8d-4f56-97b6-8bc0ecd970f3 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 9eae970b-2a8d-4f56-97b6-8bc0ecd970f3 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 9eae970b-2a8d-4f56-97b6-8bc0ecd970f3 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 9eae970b-2a8d-4f56-97b6-8bc0ecd970f3 clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 9eae970b-2a8d-4f56-97b6-8bc0ecd970f3 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid 9eae970b-2a8d-4f56-97b6-8bc0ecd970f3 messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 8517f3f4-8dab-4afe-b8d0-51be1afd0042 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 8517f3f4-8dab-4afe-b8d0-51be1afd0042 clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 8517f3f4-8dab-4afe-b8d0-51be1afd0042 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 8517f3f4-8dab-4afe-b8d0-51be1afd0042 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 8517f3f4-8dab-4afe-b8d0-51be1afd0042 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 8517f3f4-8dab-4afe-b8d0-51be1afd0042 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 8517f3f4-8dab-4afe-b8d0-51be1afd0042 clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 8517f3f4-8dab-4afe-b8d0-51be1afd0042 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid 8517f3f4-8dab-4afe-b8d0-51be1afd0042 messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 4dca66fa-4c16-4ef0-b3ec-dec06dba9971 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 4dca66fa-4c16-4ef0-b3ec-dec06dba9971 clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 4dca66fa-4c16-4ef0-b3ec-dec06dba9971 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 4dca66fa-4c16-4ef0-b3ec-dec06dba9971 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 4dca66fa-4c16-4ef0-b3ec-dec06dba9971 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 4dca66fa-4c16-4ef0-b3ec-dec06dba9971 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 4dca66fa-4c16-4ef0-b3ec-dec06dba9971 clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 4dca66fa-4c16-4ef0-b3ec-dec06dba9971 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid 4dca66fa-4c16-4ef0-b3ec-dec06dba9971 messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 61630452-bec1-4f60-9694-e13b576c8fb0 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 61630452-bec1-4f60-9694-e13b576c8fb0 clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 61630452-bec1-4f60-9694-e13b576c8fb0 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 61630452-bec1-4f60-9694-e13b576c8fb0 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 61630452-bec1-4f60-9694-e13b576c8fb0 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 61630452-bec1-4f60-9694-e13b576c8fb0 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 61630452-bec1-4f60-9694-e13b576c8fb0 clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 61630452-bec1-4f60-9694-e13b576c8fb0 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid 61630452-bec1-4f60-9694-e13b576c8fb0 messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid a3f7a648-783e-4af0-b390-8c7b77f895ec clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid a3f7a648-783e-4af0-b390-8c7b77f895ec clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid a3f7a648-783e-4af0-b390-8c7b77f895ec clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid a3f7a648-783e-4af0-b390-8c7b77f895ec clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid a3f7a648-783e-4af0-b390-8c7b77f895ec clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid a3f7a648-783e-4af0-b390-8c7b77f895ec clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid a3f7a648-783e-4af0-b390-8c7b77f895ec clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid a3f7a648-783e-4af0-b390-8c7b77f895ec clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid a3f7a648-783e-4af0-b390-8c7b77f895ec messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 803e4458-722b-47db-8ea3-d2ba7b7903be clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 803e4458-722b-47db-8ea3-d2ba7b7903be clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 803e4458-722b-47db-8ea3-d2ba7b7903be clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 803e4458-722b-47db-8ea3-d2ba7b7903be clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 803e4458-722b-47db-8ea3-d2ba7b7903be clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 803e4458-722b-47db-8ea3-d2ba7b7903be clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 803e4458-722b-47db-8ea3-d2ba7b7903be clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 803e4458-722b-47db-8ea3-d2ba7b7903be clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid 803e4458-722b-47db-8ea3-d2ba7b7903be messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 0886c496-353d-468f-b5fe-ddf5980e6c92 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 0886c496-353d-468f-b5fe-ddf5980e6c92 clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 0886c496-353d-468f-b5fe-ddf5980e6c92 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 0886c496-353d-468f-b5fe-ddf5980e6c92 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 0886c496-353d-468f-b5fe-ddf5980e6c92 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 0886c496-353d-468f-b5fe-ddf5980e6c92 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 0886c496-353d-468f-b5fe-ddf5980e6c92 clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 0886c496-353d-468f-b5fe-ddf5980e6c92 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid 0886c496-353d-468f-b5fe-ddf5980e6c92 messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 040f2c1e-cb0b-4551-9c8b-9241a2d5852f clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 040f2c1e-cb0b-4551-9c8b-9241a2d5852f clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 040f2c1e-cb0b-4551-9c8b-9241a2d5852f clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 040f2c1e-cb0b-4551-9c8b-9241a2d5852f clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 040f2c1e-cb0b-4551-9c8b-9241a2d5852f clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 040f2c1e-cb0b-4551-9c8b-9241a2d5852f clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 040f2c1e-cb0b-4551-9c8b-9241a2d5852f clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 040f2c1e-cb0b-4551-9c8b-9241a2d5852f clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid 040f2c1e-cb0b-4551-9c8b-9241a2d5852f messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid a3d66718-b2cf-459c-b229-a3a89ca8ee24 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid a3d66718-b2cf-459c-b229-a3a89ca8ee24 clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid a3d66718-b2cf-459c-b229-a3a89ca8ee24 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid a3d66718-b2cf-459c-b229-a3a89ca8ee24 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid a3d66718-b2cf-459c-b229-a3a89ca8ee24 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid a3d66718-b2cf-459c-b229-a3a89ca8ee24 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid a3d66718-b2cf-459c-b229-a3a89ca8ee24 clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid a3d66718-b2cf-459c-b229-a3a89ca8ee24 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid a3d66718-b2cf-459c-b229-a3a89ca8ee24 messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 4ae66123-d075-42c4-948b-a936ac7cef1d clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 4ae66123-d075-42c4-948b-a936ac7cef1d clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 4ae66123-d075-42c4-948b-a936ac7cef1d clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 4ae66123-d075-42c4-948b-a936ac7cef1d clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 4ae66123-d075-42c4-948b-a936ac7cef1d clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 4ae66123-d075-42c4-948b-a936ac7cef1d clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 4ae66123-d075-42c4-948b-a936ac7cef1d clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 4ae66123-d075-42c4-948b-a936ac7cef1d clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid 4ae66123-d075-42c4-948b-a936ac7cef1d messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 40264269-1a01-4002-b030-a0193f47ec6c clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 40264269-1a01-4002-b030-a0193f47ec6c clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 40264269-1a01-4002-b030-a0193f47ec6c clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 40264269-1a01-4002-b030-a0193f47ec6c clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 40264269-1a01-4002-b030-a0193f47ec6c clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 40264269-1a01-4002-b030-a0193f47ec6c clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 40264269-1a01-4002-b030-a0193f47ec6c clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 40264269-1a01-4002-b030-a0193f47ec6c clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid 40264269-1a01-4002-b030-a0193f47ec6c messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 5a47fd1a-8e7f-4e1d-b2c6-e020701f185d clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 5a47fd1a-8e7f-4e1d-b2c6-e020701f185d clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 5a47fd1a-8e7f-4e1d-b2c6-e020701f185d clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 5a47fd1a-8e7f-4e1d-b2c6-e020701f185d clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 5a47fd1a-8e7f-4e1d-b2c6-e020701f185d clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 5a47fd1a-8e7f-4e1d-b2c6-e020701f185d clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 5a47fd1a-8e7f-4e1d-b2c6-e020701f185d clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 5a47fd1a-8e7f-4e1d-b2c6-e020701f185d clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid 5a47fd1a-8e7f-4e1d-b2c6-e020701f185d messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 624a3cf7-031d-4dba-bd2a-7d3ed4d25b23 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 624a3cf7-031d-4dba-bd2a-7d3ed4d25b23 clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 624a3cf7-031d-4dba-bd2a-7d3ed4d25b23 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 624a3cf7-031d-4dba-bd2a-7d3ed4d25b23 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 624a3cf7-031d-4dba-bd2a-7d3ed4d25b23 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 624a3cf7-031d-4dba-bd2a-7d3ed4d25b23 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 624a3cf7-031d-4dba-bd2a-7d3ed4d25b23 clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 624a3cf7-031d-4dba-bd2a-7d3ed4d25b23 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid 624a3cf7-031d-4dba-bd2a-7d3ed4d25b23 messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid f1b08400-31bc-43c4-8c71-ba4d5331d8e9 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid f1b08400-31bc-43c4-8c71-ba4d5331d8e9 clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid f1b08400-31bc-43c4-8c71-ba4d5331d8e9 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid f1b08400-31bc-43c4-8c71-ba4d5331d8e9 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid f1b08400-31bc-43c4-8c71-ba4d5331d8e9 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid f1b08400-31bc-43c4-8c71-ba4d5331d8e9 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid f1b08400-31bc-43c4-8c71-ba4d5331d8e9 clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid f1b08400-31bc-43c4-8c71-ba4d5331d8e9 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid f1b08400-31bc-43c4-8c71-ba4d5331d8e9 messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 71fec52a-2efc-4b24-a634-0c80af595d61 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 71fec52a-2efc-4b24-a634-0c80af595d61 clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 71fec52a-2efc-4b24-a634-0c80af595d61 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 71fec52a-2efc-4b24-a634-0c80af595d61 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 71fec52a-2efc-4b24-a634-0c80af595d61 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 71fec52a-2efc-4b24-a634-0c80af595d61 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 71fec52a-2efc-4b24-a634-0c80af595d61 clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 71fec52a-2efc-4b24-a634-0c80af595d61 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid 71fec52a-2efc-4b24-a634-0c80af595d61 messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 7047b793-5665-48d6-a4a8-7c63f8d68de0 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 7047b793-5665-48d6-a4a8-7c63f8d68de0 clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 7047b793-5665-48d6-a4a8-7c63f8d68de0 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 7047b793-5665-48d6-a4a8-7c63f8d68de0 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 7047b793-5665-48d6-a4a8-7c63f8d68de0 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 7047b793-5665-48d6-a4a8-7c63f8d68de0 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 7047b793-5665-48d6-a4a8-7c63f8d68de0 clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 7047b793-5665-48d6-a4a8-7c63f8d68de0 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid 7047b793-5665-48d6-a4a8-7c63f8d68de0 messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 8576e786-e789-4979-aab3-a0e5618c42c1 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 8576e786-e789-4979-aab3-a0e5618c42c1 clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 8576e786-e789-4979-aab3-a0e5618c42c1 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 8576e786-e789-4979-aab3-a0e5618c42c1 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 8576e786-e789-4979-aab3-a0e5618c42c1 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 8576e786-e789-4979-aab3-a0e5618c42c1 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 8576e786-e789-4979-aab3-a0e5618c42c1 clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 8576e786-e789-4979-aab3-a0e5618c42c1 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid 8576e786-e789-4979-aab3-a0e5618c42c1 messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e88cd524-f736-4efd-9dd1-d0d9b16bba57 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e88cd524-f736-4efd-9dd1-d0d9b16bba57 clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e88cd524-f736-4efd-9dd1-d0d9b16bba57 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e88cd524-f736-4efd-9dd1-d0d9b16bba57 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e88cd524-f736-4efd-9dd1-d0d9b16bba57 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e88cd524-f736-4efd-9dd1-d0d9b16bba57 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e88cd524-f736-4efd-9dd1-d0d9b16bba57 clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid e88cd524-f736-4efd-9dd1-d0d9b16bba57 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid e88cd524-f736-4efd-9dd1-d0d9b16bba57 messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 1bafec40-ab6a-46d7-9a6d-9b7a011a10a7 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 1bafec40-ab6a-46d7-9a6d-9b7a011a10a7 clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 1bafec40-ab6a-46d7-9a6d-9b7a011a10a7 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 1bafec40-ab6a-46d7-9a6d-9b7a011a10a7 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 1bafec40-ab6a-46d7-9a6d-9b7a011a10a7 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 1bafec40-ab6a-46d7-9a6d-9b7a011a10a7 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 1bafec40-ab6a-46d7-9a6d-9b7a011a10a7 clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 1bafec40-ab6a-46d7-9a6d-9b7a011a10a7 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid 1bafec40-ab6a-46d7-9a6d-9b7a011a10a7 messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 7c0c1a3c-1ba5-4f32-bb1b-28e67aa5b52b clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 7c0c1a3c-1ba5-4f32-bb1b-28e67aa5b52b clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 7c0c1a3c-1ba5-4f32-bb1b-28e67aa5b52b clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 7c0c1a3c-1ba5-4f32-bb1b-28e67aa5b52b clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 7c0c1a3c-1ba5-4f32-bb1b-28e67aa5b52b clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 7c0c1a3c-1ba5-4f32-bb1b-28e67aa5b52b clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 7c0c1a3c-1ba5-4f32-bb1b-28e67aa5b52b clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 7c0c1a3c-1ba5-4f32-bb1b-28e67aa5b52b clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid 7c0c1a3c-1ba5-4f32-bb1b-28e67aa5b52b messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 21dc887a-4f60-45ce-b2a2-9d89f7bac853 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 21dc887a-4f60-45ce-b2a2-9d89f7bac853 clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 21dc887a-4f60-45ce-b2a2-9d89f7bac853 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 21dc887a-4f60-45ce-b2a2-9d89f7bac853 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 21dc887a-4f60-45ce-b2a2-9d89f7bac853 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 21dc887a-4f60-45ce-b2a2-9d89f7bac853 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 21dc887a-4f60-45ce-b2a2-9d89f7bac853 clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 21dc887a-4f60-45ce-b2a2-9d89f7bac853 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid 21dc887a-4f60-45ce-b2a2-9d89f7bac853 messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 6d4311c8-b564-4607-81e1-9db3ce3c51d1 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 6d4311c8-b564-4607-81e1-9db3ce3c51d1 clock.PostConditioning.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 6d4311c8-b564-4607-81e1-9db3ce3c51d1 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 6d4311c8-b564-4607-81e1-9db3ce3c51d1 clock.Routing.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 6d4311c8-b564-4607-81e1-9db3ce3c51d1 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 6d4311c8-b564-4607-81e1-9db3ce3c51d1 clock.eGRPC.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 6d4311c8-b564-4607-81e1-9db3ce3c51d1 clock.Construction.area.total
[04/21 19:54:54    177s] <CMD> ::um::get_metric -raw -id current -uuid 6d4311c8-b564-4607-81e1-9db3ce3c51d1 clock.Implementation.area.total
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid 6d4311c8-b564-4607-81e1-9db3ce3c51d1 messages.instant -exclude_inherited
[04/21 19:54:54    177s] <CMD> um::get_metric -id current -uuid bab2e9d0-4958-4268-a67c-b529e5676ff7 messages.instant -exclude_inherited
[04/21 19:54:54    177s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/21 19:54:54    177s] UM:          88.14            103          0.000 ns          0.000 ns  post_CTS
[04/21 19:54:54    177s] <CMD> setNanoRouteMode -quiet -drouteFixAntenna 1
[04/21 19:54:54    177s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
[04/21 19:54:54    177s] <CMD> setNanoRouteMode -quiet -routeAntennaCellName F_DIODEHD2
[04/21 19:54:54    177s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[04/21 19:54:54    177s] <CMD> setNanoRouteMode -quiet -routeWithEco 0
[04/21 19:54:54    177s] <CMD> setNanoRouteMode -quiet -routeWithLithoDriven 0
[04/21 19:54:54    177s] <CMD> setNanoRouteMode -quiet -droutePostRouteLithoRepair 1
[04/21 19:54:54    177s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[04/21 19:54:54    177s] <CMD> setNanoRouteMode -quiet -drouteAutoStop 0
[04/21 19:54:54    177s] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 0
[04/21 19:54:54    177s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 6
[04/21 19:54:54    177s] #WARNING (NRIF-91) Option setNanoRouteMode -route_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[04/21 19:54:54    177s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[04/21 19:54:54    177s] #WARNING (NRIF-90) Option setNanoRouteMode -route_bottom_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[04/21 19:54:54    177s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[04/21 19:54:54    177s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[04/21 19:54:54    177s] <CMD> route_opt_design
[04/21 19:54:54    177s] *** route_opt_design #1 [begin] () : totSession cpu/real = 0:02:57.2/0:05:18.4 (0.6), mem = 3463.4M
[04/21 19:54:54    177s] Info: 1 threads available for lower-level modules during optimization.
[04/21 19:54:54    177s] GigaOpt running with 1 threads.
[04/21 19:54:54    177s] **INFO: Running RouteOpt flow with FullDrOpt GlobalOpt.
[04/21 19:54:54    177s] **INFO: User settings:
[04/21 19:54:54    177s] setNanoRouteMode -route_detail_auto_stop                       false
[04/21 19:54:54    177s] setNanoRouteMode -route_detail_fix_antenna                     true
[04/21 19:54:54    177s] setNanoRouteMode -route_detail_post_route_litho_repair         true
[04/21 19:54:54    177s] setNanoRouteMode -route_extract_third_party_compatible         false
[04/21 19:54:54    177s] setNanoRouteMode -route_global_exp_timing_driven_std_delay     79.3
[04/21 19:54:54    177s] setNanoRouteMode -route_antenna_cell_name                      F_DIODEHD2
[04/21 19:54:54    177s] setNanoRouteMode -route_bottom_routing_layer                   1
[04/21 19:54:54    177s] setNanoRouteMode -route_exp_design_mode_bottom_routing_layer   1
[04/21 19:54:54    177s] setNanoRouteMode -route_exp_design_mode_top_routing_layer      5
[04/21 19:54:54    177s] setNanoRouteMode -route_antenna_diode_insertion                true
[04/21 19:54:54    177s] setNanoRouteMode -route_selected_net_only                      false
[04/21 19:54:54    177s] setNanoRouteMode -route_top_routing_layer                      6
[04/21 19:54:54    177s] setNanoRouteMode -route_with_eco                               false
[04/21 19:54:54    177s] setNanoRouteMode -route_with_litho_driven                      false
[04/21 19:54:54    177s] setNanoRouteMode -route_with_si_driven                         true
[04/21 19:54:54    177s] setNanoRouteMode -route_with_timing_driven                     true
[04/21 19:54:54    177s] setDesignMode -bottomRoutingLayer                              METAL1
[04/21 19:54:54    177s] setDesignMode -topRoutingLayer                                 METAL5
[04/21 19:54:54    177s] setExtractRCMode -engine                                       preRoute
[04/21 19:54:54    177s] setUsefulSkewMode -opt_skew_eco_route                          false
[04/21 19:54:54    177s] setDelayCalMode -enable_high_fanout                            true
[04/21 19:54:54    177s] setDelayCalMode -eng_enablePrePlacedFlow                       false
[04/21 19:54:54    177s] setDelayCalMode -engine                                        aae
[04/21 19:54:54    177s] setDelayCalMode -ignoreNetLoad                                 false
[04/21 19:54:54    177s] setDelayCalMode -socv_accuracy_mode                            low
[04/21 19:54:54    177s] setOptMode -opt_view_pruning_hold_views_active_list            { view_ss_v1p08_125c view_ff_v1p32 }
[04/21 19:54:54    177s] setOptMode -opt_view_pruning_setup_views_active_list           { view_ss_v1p08_125c view_ff_v1p32 }
[04/21 19:54:54    177s] setOptMode -opt_view_pruning_hold_views_persistent_list        { view_ff_v1p32}
[04/21 19:54:54    177s] setOptMode -opt_view_pruning_setup_views_persistent_list       { view_ss_v1p08_125c}
[04/21 19:54:54    177s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { view_ss_v1p08_125c}
[04/21 19:54:54    177s] setOptMode -opt_view_pruning_hold_target_slack_auto_flow       0
[04/21 19:54:54    177s] setOptMode -opt_drv_margin                                     0
[04/21 19:54:54    177s] setOptMode -opt_enable_podv2_clock_opt_flow                    true
[04/21 19:54:54    177s] setOptMode -opt_drv                                            true
[04/21 19:54:54    177s] setOptMode -opt_resize_flip_flops                              true
[04/21 19:54:54    177s] setOptMode -opt_view_pruning_placement_setup_view_list         { view_ss_v1p08_125c  }
[04/21 19:54:54    177s] setOptMode -opt_preserve_all_sequential                        false
[04/21 19:54:54    177s] setOptMode -opt_setup_target_slack                             0
[04/21 19:54:54    177s] setSIMode -separate_delta_delay_on_data                        true
[04/21 19:54:54    177s] setPlaceMode -place_global_place_io_pins                       true
[04/21 19:54:54    177s] setAnalysisMode -analysisType                                  onChipVariation
[04/21 19:54:54    177s] setAnalysisMode -checkType                                     setup
[04/21 19:54:54    177s] setAnalysisMode -clkSrcPath                                    true
[04/21 19:54:54    177s] setAnalysisMode -clockPropagation                              sdcControl
[04/21 19:54:54    177s] setAnalysisMode -cppr                                          both
[04/21 19:54:54    177s] setAnalysisMode -skew                                          true
[04/21 19:54:54    177s] setAnalysisMode -usefulSkew                                    true
[04/21 19:54:54    177s] 
[04/21 19:54:54    177s] RODC: v2.8s
[04/21 19:54:54    177s] rc_worst has no qx tech file defined
[04/21 19:54:54    177s] rc_worst has no qx tech file defined
[04/21 19:54:54    177s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[04/21 19:54:54    177s] **INFO: flowCheckPoint #1 GlobalDetailRoute
[04/21 19:54:54    177s] *** RouteDesign #1 [begin] (route_opt_design #1) : totSession cpu/real = 0:02:57.2/0:05:18.5 (0.6), mem = 3463.4M
[04/21 19:54:54    177s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/21 19:54:54    177s] ### Time Record (routeDesign) is installed.
[04/21 19:54:54    177s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3061.06 (MB), peak = 3171.82 (MB)
[04/21 19:54:54    177s] #**INFO: setDesignMode -flowEffort standard
[04/21 19:54:54    177s] #**INFO: setDesignMode -powerEffort none
[04/21 19:54:54    177s] #rc_worst has no qx tech file defined
[04/21 19:54:54    177s] #No active RC corner or QRC tech file is missing.
[04/21 19:54:54    177s] #**INFO: multi-cut via swapping will be performed after routing.
[04/21 19:54:54    177s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[04/21 19:54:54    177s] OPERPROF: Starting checkPlace at level 1, MEM:3458.4M, EPOCH TIME: 1745240094.864258
[04/21 19:54:54    177s] Processing tracks to init pin-track alignment.
[04/21 19:54:54    177s] z: 2, totalTracks: 1
[04/21 19:54:54    177s] z: 4, totalTracks: 1
[04/21 19:54:54    177s] z: 6, totalTracks: 1
[04/21 19:54:54    177s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:54:54    177s] Cell ATmega328pb LLGs are deleted
[04/21 19:54:54    177s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:54    177s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:54    177s] # Building ATmega328pb llgBox search-tree.
[04/21 19:54:54    177s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3458.4M, EPOCH TIME: 1745240094.867242
[04/21 19:54:54    177s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:54    177s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:54    177s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3458.4M, EPOCH TIME: 1745240094.867453
[04/21 19:54:54    177s] Max number of tech site patterns supported in site array is 256.
[04/21 19:54:54    177s] Core basic site is HD_CoreSite
[04/21 19:54:54    177s] After signature check, allow fast init is false, keep pre-filter is true.
[04/21 19:54:54    177s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/21 19:54:54    177s] SiteArray: non-trimmed site array dimensions = 122 x 995
[04/21 19:54:54    177s] SiteArray: use 626,688 bytes
[04/21 19:54:54    177s] SiteArray: current memory after site array memory allocation 3458.4M
[04/21 19:54:54    177s] SiteArray: FP blocked sites are writable
[04/21 19:54:54    177s] SiteArray: number of non floorplan blocked sites for llg default is 121390
[04/21 19:54:54    177s] Atter site array init, number of instance map data is 0.
[04/21 19:54:54    177s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.002, REAL:0.002, MEM:3458.4M, EPOCH TIME: 1745240094.868985
[04/21 19:54:54    177s] 
[04/21 19:54:54    177s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:54:54    177s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:54:54    177s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.002, REAL:0.002, MEM:3458.4M, EPOCH TIME: 1745240094.869355
[04/21 19:54:54    177s] Begin checking placement ... (start mem=3458.4M, init mem=3458.4M)
[04/21 19:54:54    177s] Begin checking exclusive groups violation ...
[04/21 19:54:54    177s] There are 0 groups to check, max #box is 0, total #box is 0
[04/21 19:54:54    177s] Finished checking exclusive groups violations. Found 0 Vio.
[04/21 19:54:54    177s] 
[04/21 19:54:54    177s] Running CheckPlace using 1 thread in normal mode...
[04/21 19:54:54    177s] 
[04/21 19:54:54    177s] ...checkPlace normal is done!
[04/21 19:54:54    177s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3458.4M, EPOCH TIME: 1745240094.905118
[04/21 19:54:54    177s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.004, REAL:0.004, MEM:3458.4M, EPOCH TIME: 1745240094.908683
[04/21 19:54:54    177s] *info: Placed = 9899           (Fixed = 4)
[04/21 19:54:54    177s] *info: Unplaced = 0           
[04/21 19:54:54    177s] Placement Density:70.12%(114472/163245)
[04/21 19:54:54    177s] Placement Density (including fixed std cells):70.12%(114472/163245)
[04/21 19:54:54    177s] Cell ATmega328pb LLGs are deleted
[04/21 19:54:54    177s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9899).
[04/21 19:54:54    177s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:54    177s] # Resetting pin-track-align track data.
[04/21 19:54:54    177s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:54    177s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:54:54    177s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3458.4M)
[04/21 19:54:54    177s] OPERPROF: Finished checkPlace at level 1, CPU:0.046, REAL:0.046, MEM:3458.4M, EPOCH TIME: 1745240094.910747
[04/21 19:54:54    177s] 
[04/21 19:54:54    177s] changeUseClockNetStatus Option :  -noFixedNetWires 
[04/21 19:54:54    177s] *** Changed status on (5) nets in Clock.
[04/21 19:54:54    177s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3458.4M) ***
[04/21 19:54:54    177s] #Start route 5 clock and analog nets...
[04/21 19:54:54    177s] 
[04/21 19:54:54    177s] globalDetailRoute
[04/21 19:54:54    177s] 
[04/21 19:54:54    177s] #Start globalDetailRoute on Mon Apr 21 19:54:54 2025
[04/21 19:54:54    177s] #
[04/21 19:54:54    177s] ### Time Record (globalDetailRoute) is installed.
[04/21 19:54:54    177s] ### Time Record (Pre Callback) is installed.
[04/21 19:54:54    177s] ### Time Record (Pre Callback) is uninstalled.
[04/21 19:54:54    177s] ### Time Record (DB Import) is installed.
[04/21 19:54:54    177s] ### Time Record (Timing Data Generation) is installed.
[04/21 19:54:54    177s] ### Time Record (Timing Data Generation) is uninstalled.
[04/21 19:54:54    177s] Grid density data update skipped
[04/21 19:54:54    177s] eee: pegSigSF=1.070000
[04/21 19:54:54    177s] Initializing multi-corner resistance tables ...
[04/21 19:54:54    177s] eee: Grid unit RC data computation started
[04/21 19:54:54    177s] eee: Grid unit RC data computation completed
[04/21 19:54:54    177s] eee: l=1 avDens=0.165839 usedTrk=2242.146194 availTrk=13520.000000 sigTrk=2242.146194
[04/21 19:54:54    177s] eee: l=2 avDens=0.242970 usedTrk=3265.510979 availTrk=13440.000000 sigTrk=3265.510979
[04/21 19:54:54    177s] eee: l=3 avDens=0.250288 usedTrk=3363.874950 availTrk=13440.000000 sigTrk=3363.874950
[04/21 19:54:54    177s] eee: l=4 avDens=0.137944 usedTrk=1677.402739 availTrk=12160.000000 sigTrk=1677.402739
[04/21 19:54:54    177s] eee: l=5 avDens=0.067917 usedTrk=684.601098 availTrk=10080.000000 sigTrk=684.601098
[04/21 19:54:54    177s] eee: l=6 avDens=0.023966 usedTrk=124.623659 availTrk=5200.000000 sigTrk=124.623659
[04/21 19:54:54    177s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/21 19:54:54    177s] {RT rc_worst 0 2 5  0}
[04/21 19:54:54    177s] eee: LAM-FP: thresh=1 ; dimX=1035.000000 ; dimY=1016.000000 ; multX=1.000000 ; multY=1.000000 ; minP=410 ; fpMult=1.000000 ;
[04/21 19:54:54    177s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.342456 uaWl=0.000000 uaWlH=0.251000 aWlH=0.000000 lMod=0 pMax=0.846200 pMod=81 pModAss=50 wcR=0.500000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.250000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[04/21 19:54:54    177s] eee: NetCapCache creation started. (Current Mem: 3474.352M) 
[04/21 19:54:54    177s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3475.445M) 
[04/21 19:54:54    177s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(424.350000, 416.560000)], Layers = [f(7) b(0)], Grid size = 32.800000 um, Grid Dim = (13 X 13)
[04/21 19:54:54    177s] eee: Metal Layers Info:
[04/21 19:54:54    177s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:54:54    177s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[04/21 19:54:54    177s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:54:54    177s] eee: |   METAL1 |   1 |   0.160 |   0.170 |   0.410 |  0.000 |   0.83 | H | 0 |  1 |
[04/21 19:54:54    177s] eee: |   METAL2 |   2 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:54:54    177s] eee: |   METAL3 |   3 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:54:54    177s] eee: |   METAL4 |   4 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:54:54    177s] eee: |   METAL5 |   5 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:54:54    177s] eee: |   METAL6 |   6 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:54:54    177s] eee: |   METAL7 |   7 |   0.420 |   0.420 |   1.025 |  0.000 |   0.06 | H | 0 |  1 |
[04/21 19:54:54    177s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:54:54    177s] eee: uC/uR for corner rc_worst, min-width/min-spacing, 30 perc over/under densities.
[04/21 19:54:54    177s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
[04/21 19:54:54    177s] #WARNING (NRIG-34) Power/Ground pin VPW of instance FE_PHC470_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:54:54    177s] #WARNING (NRIG-34) Power/Ground pin VNW of instance FE_PHC470_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:54:54    177s] #WARNING (NRIG-34) Power/Ground pin VPW of instance FE_PHC469_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:54:54    177s] #WARNING (NRIG-34) Power/Ground pin VNW of instance FE_PHC469_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:54:54    177s] #WARNING (NRIG-34) Power/Ground pin VPW of instance FE_PHC468_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:54:54    177s] #WARNING (NRIG-34) Power/Ground pin VNW of instance FE_PHC468_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:54:54    177s] #WARNING (NRIG-34) Power/Ground pin VPW of instance FE_PHC467_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:54:54    177s] #WARNING (NRIG-34) Power/Ground pin VNW of instance FE_PHC467_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:54:54    177s] #WARNING (NRIG-34) Power/Ground pin VPW of instance FE_PHC466_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:54:54    177s] #WARNING (NRIG-34) Power/Ground pin VNW of instance FE_PHC466_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:54:54    177s] #WARNING (NRIG-34) Power/Ground pin VPW of instance FE_PHC465_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:54:54    177s] #WARNING (NRIG-34) Power/Ground pin VNW of instance FE_PHC465_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:54:54    177s] #WARNING (NRIG-34) Power/Ground pin VPW of instance FE_PHC464_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:54:54    177s] #WARNING (NRIG-34) Power/Ground pin VNW of instance FE_PHC464_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:54:54    177s] #WARNING (NRIG-34) Power/Ground pin VPW of instance FE_PHC463_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:54:54    177s] #WARNING (NRIG-34) Power/Ground pin VNW of instance FE_PHC463_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:54:54    177s] #WARNING (NRIG-34) Power/Ground pin VPW of instance FE_PHC462_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:54:54    177s] #WARNING (NRIG-34) Power/Ground pin VNW of instance FE_PHC462_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:54:54    177s] #WARNING (NRIG-34) Power/Ground pin VPW of instance FE_PHC461_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:54:54    177s] #WARNING (NRIG-34) Power/Ground pin VNW of instance FE_PHC461_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:54:54    177s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[04/21 19:54:54    177s] #To increase the message display limit, refer to the product command reference manual.
[04/21 19:54:54    177s] ### Net info: total nets: 10595
[04/21 19:54:54    177s] ### Net info: dirty nets: 452
[04/21 19:54:54    177s] ### Net info: marked as disconnected nets: 0
[04/21 19:54:55    177s] ### Net info: fully routed nets: 5
[04/21 19:54:55    177s] ### Net info: trivial (< 2 pins) nets: 577
[04/21 19:54:55    177s] ### Net info: unrouted nets: 10013
[04/21 19:54:55    177s] ### Net info: re-extraction nets: 0
[04/21 19:54:55    177s] ### Net info: ignored nets: 0
[04/21 19:54:55    177s] ### Net info: skip routing nets: 10590
[04/21 19:54:55    177s] ### import design signature (11): route=2053948497 fixed_route=135552484 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=708417649 dirty_area=0 del_dirty_area=0 cell=1839228568 placement=218994240 pin_access=1253004018 inst_pattern=1 inst_orient=1 via=1510365010 routing_via=859507904 timing=135552484 sns=135552484
[04/21 19:54:55    177s] ### Time Record (DB Import) is uninstalled.
[04/21 19:54:55    177s] #NanoRoute Version 23.30-p003_1 NR240109-1512/23_10-UB
[04/21 19:54:55    177s] #Skip comparing routing design signature in db-snapshot flow
[04/21 19:54:55    177s] ### Time Record (Data Preparation) is installed.
[04/21 19:54:55    177s] ### Time Record (Data Preparation) is uninstalled.
[04/21 19:54:55    177s] ### Time Record (Global Routing) is installed.
[04/21 19:54:55    177s] ### Time Record (Global Routing) is uninstalled.
[04/21 19:54:55    177s] #Total number of trivial nets (e.g. < 2 pins) = 577 (skipped).
[04/21 19:54:55    177s] #Total number of nets with skipped attribute = 10013 (skipped).
[04/21 19:54:55    177s] #Total number of routable nets = 5.
[04/21 19:54:55    177s] #Total number of nets in the design = 10595.
[04/21 19:54:55    177s] #5 routable nets have routed wires.
[04/21 19:54:55    177s] #10013 skipped nets have only detail routed wires.
[04/21 19:54:55    177s] #4 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/21 19:54:55    177s] #No nets have been global routed.
[04/21 19:54:55    177s] ### Time Record (Data Preparation) is installed.
[04/21 19:54:55    177s] #Start routing data preparation on Mon Apr 21 19:54:55 2025
[04/21 19:54:55    177s] #
[04/21 19:54:55    177s] ### Time Record (Cell Pin Access) is installed.
[04/21 19:54:55    177s] #Rebuild pin access data for design.
[04/21 19:54:55    177s] #Initial pin access analysis.
[04/21 19:54:55    178s] #Detail pin access analysis.
[04/21 19:54:55    178s] ### Time Record (Cell Pin Access) is uninstalled.
[04/21 19:54:55    178s] # METAL1       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.3500
[04/21 19:54:55    178s] # METAL2       V   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4000
[04/21 19:54:55    178s] # METAL3       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4000
[04/21 19:54:55    178s] # METAL4       V   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4000
[04/21 19:54:55    178s] # METAL5       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4000
[04/21 19:54:55    178s] # METAL6       V   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4000
[04/21 19:54:55    178s] # METAL7       H   Track-Pitch = 1.0250    Line-2-Via Pitch = 0.8400
[04/21 19:54:55    178s] #Bottom routing layer index=1(METAL1), bottom routing layer for shielding=1(METAL1), bottom shield layer=1(METAL1)
[04/21 19:54:55    178s] #shield_bottom_stripe_layer=1(METAL1), shield_top_stripe_layer=6(METAL6)
[04/21 19:54:55    178s] #pin_access_rlayer=2(METAL2)
[04/21 19:54:55    178s] #shield_top_dpt_rlayer=-1 top_rlayer=6 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[04/21 19:54:55    178s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[04/21 19:54:55    178s] #enable_dpt_layer_shield=F
[04/21 19:54:55    178s] #has_line_end_grid=F
[04/21 19:54:55    178s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3066.93 (MB), peak = 3171.82 (MB)
[04/21 19:54:55    178s] #Regenerating Ggrids automatically.
[04/21 19:54:55    178s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.4100.
[04/21 19:54:55    178s] #Using automatically generated G-grids.
[04/21 19:54:56    178s] #Done routing data preparation.
[04/21 19:54:56    178s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3070.06 (MB), peak = 3171.82 (MB)
[04/21 19:54:56    178s] #WARNING (NRGR-8) Clock net clk bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net clk bottom preferred routing layer as 1.
[04/21 19:54:56    178s] #
[04/21 19:54:56    178s] #Finished routing data preparation on Mon Apr 21 19:54:56 2025
[04/21 19:54:56    178s] #
[04/21 19:54:56    178s] #Cpu time = 00:00:01
[04/21 19:54:56    178s] #Elapsed time = 00:00:01
[04/21 19:54:56    178s] #Increased memory = 7.09 (MB)
[04/21 19:54:56    178s] #Total memory = 3070.06 (MB)
[04/21 19:54:56    178s] #Peak memory = 3171.82 (MB)
[04/21 19:54:56    178s] #
[04/21 19:54:56    178s] ### Time Record (Data Preparation) is uninstalled.
[04/21 19:54:56    178s] ### Time Record (Global Routing) is installed.
[04/21 19:54:56    178s] #
[04/21 19:54:56    178s] #Start global routing on Mon Apr 21 19:54:56 2025
[04/21 19:54:56    178s] #
[04/21 19:54:56    178s] #
[04/21 19:54:56    178s] #Start global routing initialization on Mon Apr 21 19:54:56 2025
[04/21 19:54:56    178s] #
[04/21 19:54:56    178s] #WARNING (NRGR-22) Design is already detail routed.
[04/21 19:54:56    178s] ### Time Record (Global Routing) is uninstalled.
[04/21 19:54:56    178s] ### Time Record (Data Preparation) is installed.
[04/21 19:54:56    178s] ### Time Record (Data Preparation) is uninstalled.
[04/21 19:54:56    178s] ### track-assign external-init starts on Mon Apr 21 19:54:56 2025 with memory = 3070.12 (MB), peak = 3171.82 (MB)
[04/21 19:54:56    178s] ### Time Record (Track Assignment) is installed.
[04/21 19:54:56    178s] ### Time Record (Data Preparation) is installed.
[04/21 19:54:56    178s] ### Time Record (Data Preparation) is uninstalled.
[04/21 19:54:56    178s] ### Time Record (Track Assignment) is uninstalled.
[04/21 19:54:56    178s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB
[04/21 19:54:56    178s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/21 19:54:56    178s] #Cpu time = 00:00:01
[04/21 19:54:56    178s] #Elapsed time = 00:00:01
[04/21 19:54:56    178s] #Increased memory = 7.15 (MB)
[04/21 19:54:56    178s] #Total memory = 3070.12 (MB)
[04/21 19:54:56    178s] #Peak memory = 3171.82 (MB)
[04/21 19:54:56    178s] ### Time Record (Detail Routing) is installed.
[04/21 19:54:56    178s] ### Time Record (Data Preparation) is installed.
[04/21 19:54:56    178s] ### Time Record (Data Preparation) is uninstalled.
[04/21 19:54:56    178s] ### drc_pitch = 2360 (  2.3600 um) drc_range = 1045 (  1.0450 um) route_pitch = 1290 (  1.2900 um) patch_pitch = 6760 (  6.7600 um) top_route_layer = 6 top_pin_layer = 6
[04/21 19:54:56    178s] #
[04/21 19:54:56    178s] #Start Detail Routing..
[04/21 19:54:56    178s] #start initial detail routing ...
[04/21 19:54:56    178s] ### Design has 5 dirty nets, 1899 dirty-areas)
[04/21 19:54:57    179s] # ECO: 99.17% of the total area was rechecked for DRC, and 0.00% required routing.
[04/21 19:54:57    179s] #   number of violations = 804
[04/21 19:54:57    179s] #
[04/21 19:54:57    179s] #  By Layer and Type:
[04/21 19:54:57    179s] #
[04/21 19:54:57    179s] #---------+-------+------+-------+
[04/21 19:54:57    179s] #  -      | MetSpc| Short| Totals|
[04/21 19:54:57    179s] #---------+-------+------+-------+
[04/21 19:54:57    179s] #  METAL1 |    371|   433|    804|
[04/21 19:54:57    179s] #  Totals |    371|   433|    804|
[04/21 19:54:57    179s] #---------+-------+------+-------+
[04/21 19:54:57    179s] #
[04/21 19:54:57    179s] #1899 out of 9899 instances (19.2%) need to be verified(marked ipoed), dirty area = 8.5%.
[04/21 19:54:57    179s] #91.05% of the total area is being checked for drcs
[04/21 19:54:57    180s] #91.1% of the total area was checked
[04/21 19:54:57    180s] ### Gcell dirty-map stats: routing = 0.00%, drc-check-only = 99.36%, dirty-area = 45.91%
[04/21 19:54:57    180s] #   number of violations = 800
[04/21 19:54:57    180s] #
[04/21 19:54:57    180s] #  By Layer and Type:
[04/21 19:54:57    180s] #
[04/21 19:54:57    180s] #---------+-------+------+-------+
[04/21 19:54:57    180s] #  -      | MetSpc| Short| Totals|
[04/21 19:54:57    180s] #---------+-------+------+-------+
[04/21 19:54:57    180s] #  METAL1 |    370|   430|    800|
[04/21 19:54:57    180s] #  Totals |    370|   430|    800|
[04/21 19:54:57    180s] #---------+-------+------+-------+
[04/21 19:54:57    180s] #
[04/21 19:54:57    180s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3077.59 (MB), peak = 3171.82 (MB)
[04/21 19:54:57    180s] #start 1st optimization iteration ...
[04/21 19:54:59    181s] ### Gcell dirty-map stats: routing = 44.20%, drc-check-only = 55.22%, dirty-area = 45.91%
[04/21 19:54:59    181s] #   number of violations = 0
[04/21 19:54:59    181s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3102.39 (MB), peak = 3171.82 (MB)
[04/21 19:54:59    181s] #Complete Detail Routing.
[04/21 19:54:59    181s] #Total wire length = 12730 um.
[04/21 19:54:59    181s] #Total half perimeter of net bounding box = 1130 um.
[04/21 19:54:59    181s] #Total wire length on LAYER METAL1 = 266 um.
[04/21 19:54:59    181s] #Total wire length on LAYER METAL2 = 5543 um.
[04/21 19:54:59    181s] #Total wire length on LAYER METAL3 = 5259 um.
[04/21 19:54:59    181s] #Total wire length on LAYER METAL4 = 1629 um.
[04/21 19:54:59    181s] #Total wire length on LAYER METAL5 = 32 um.
[04/21 19:54:59    181s] #Total wire length on LAYER METAL6 = 0 um.
[04/21 19:54:59    181s] #Total wire length on LAYER METAL7 = 0 um.
[04/21 19:54:59    181s] #Total number of vias = 3512
[04/21 19:54:59    181s] #Up-Via Summary (total 3512):
[04/21 19:54:59    181s] #           
[04/21 19:54:59    181s] #-----------------------
[04/21 19:54:59    181s] # METAL1           1785
[04/21 19:54:59    181s] # METAL2           1367
[04/21 19:54:59    181s] # METAL3            356
[04/21 19:54:59    181s] # METAL4              4
[04/21 19:54:59    181s] #-----------------------
[04/21 19:54:59    181s] #                  3512 
[04/21 19:54:59    181s] #
[04/21 19:54:59    181s] #Total number of DRC violations = 0
[04/21 19:54:59    181s] ### Time Record (Detail Routing) is uninstalled.
[04/21 19:54:59    181s] #Cpu time = 00:00:03
[04/21 19:54:59    181s] #Elapsed time = 00:00:03
[04/21 19:54:59    181s] #Increased memory = 28.52 (MB)
[04/21 19:54:59    181s] #Total memory = 3098.64 (MB)
[04/21 19:54:59    181s] #Peak memory = 3171.82 (MB)
[04/21 19:54:59    181s] ### Time Record (Antenna Fixing) is installed.
[04/21 19:54:59    181s] #
[04/21 19:54:59    181s] #start routing for process antenna violation fix ...
[04/21 19:54:59    181s] ### Time Record (Data Preparation) is installed.
[04/21 19:54:59    181s] ### Time Record (Data Preparation) is uninstalled.
[04/21 19:54:59    181s] ### drc_pitch = 2360 (  2.3600 um) drc_range = 1045 (  1.0450 um) route_pitch = 1290 (  1.2900 um) patch_pitch = 6760 (  6.7600 um) top_route_layer = 6 top_pin_layer = 6
[04/21 19:54:59    181s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3110.45 (MB), peak = 3171.82 (MB)
[04/21 19:54:59    181s] #
[04/21 19:54:59    181s] #Total wire length = 12730 um.
[04/21 19:54:59    181s] #Total half perimeter of net bounding box = 1130 um.
[04/21 19:54:59    181s] #Total wire length on LAYER METAL1 = 266 um.
[04/21 19:54:59    181s] #Total wire length on LAYER METAL2 = 5543 um.
[04/21 19:54:59    181s] #Total wire length on LAYER METAL3 = 5259 um.
[04/21 19:54:59    181s] #Total wire length on LAYER METAL4 = 1629 um.
[04/21 19:54:59    181s] #Total wire length on LAYER METAL5 = 32 um.
[04/21 19:54:59    181s] #Total wire length on LAYER METAL6 = 0 um.
[04/21 19:54:59    181s] #Total wire length on LAYER METAL7 = 0 um.
[04/21 19:54:59    181s] #Total number of vias = 3512
[04/21 19:54:59    181s] #Up-Via Summary (total 3512):
[04/21 19:54:59    181s] #           
[04/21 19:54:59    181s] #-----------------------
[04/21 19:54:59    181s] # METAL1           1785
[04/21 19:54:59    181s] # METAL2           1367
[04/21 19:54:59    181s] # METAL3            356
[04/21 19:54:59    181s] # METAL4              4
[04/21 19:54:59    181s] #-----------------------
[04/21 19:54:59    181s] #                  3512 
[04/21 19:54:59    181s] #
[04/21 19:54:59    181s] #Total number of DRC violations = 0
[04/21 19:54:59    181s] #Total number of process antenna violations = 0
[04/21 19:54:59    181s] #Total number of net violated process antenna rule = 0
[04/21 19:54:59    181s] #
[04/21 19:54:59    181s] #
[04/21 19:54:59    181s] #Total wire length = 12730 um.
[04/21 19:54:59    181s] #Total half perimeter of net bounding box = 1130 um.
[04/21 19:54:59    181s] #Total wire length on LAYER METAL1 = 266 um.
[04/21 19:54:59    181s] #Total wire length on LAYER METAL2 = 5543 um.
[04/21 19:54:59    181s] #Total wire length on LAYER METAL3 = 5259 um.
[04/21 19:54:59    181s] #Total wire length on LAYER METAL4 = 1629 um.
[04/21 19:54:59    181s] #Total wire length on LAYER METAL5 = 32 um.
[04/21 19:54:59    181s] #Total wire length on LAYER METAL6 = 0 um.
[04/21 19:54:59    181s] #Total wire length on LAYER METAL7 = 0 um.
[04/21 19:54:59    181s] #Total number of vias = 3512
[04/21 19:54:59    181s] #Up-Via Summary (total 3512):
[04/21 19:54:59    181s] #           
[04/21 19:54:59    181s] #-----------------------
[04/21 19:54:59    181s] # METAL1           1785
[04/21 19:54:59    181s] # METAL2           1367
[04/21 19:54:59    181s] # METAL3            356
[04/21 19:54:59    181s] # METAL4              4
[04/21 19:54:59    181s] #-----------------------
[04/21 19:54:59    181s] #                  3512 
[04/21 19:54:59    181s] #
[04/21 19:54:59    181s] #Total number of DRC violations = 0
[04/21 19:54:59    181s] #Total number of process antenna violations = 0
[04/21 19:54:59    181s] #Total number of net violated process antenna rule = 0
[04/21 19:54:59    181s] #
[04/21 19:54:59    181s] ### Gcell dirty-map stats: routing = 44.20%, drc-check-only = 55.22%, dirty-area = 45.91%
[04/21 19:54:59    181s] ### Time Record (Antenna Fixing) is uninstalled.
[04/21 19:54:59    181s] #detailRoute Statistics:
[04/21 19:54:59    181s] #Cpu time = 00:00:03
[04/21 19:54:59    181s] #Elapsed time = 00:00:03
[04/21 19:54:59    181s] #Increased memory = 40.33 (MB)
[04/21 19:54:59    181s] #Total memory = 3110.45 (MB)
[04/21 19:54:59    181s] #Peak memory = 3171.82 (MB)
[04/21 19:54:59    181s] ### global_detail_route design signature (27): route=1193550079 flt_obj=0 vio=1905142130 shield_wire=1
[04/21 19:54:59    181s] ### Time Record (DB Export) is installed.
[04/21 19:54:59    181s] ### export design design signature (28): route=1193550079 fixed_route=135552484 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1628490714 dirty_area=0 del_dirty_area=0 cell=1839228568 placement=218508096 pin_access=2111450244 inst_pattern=1 inst_orient=1 via=1510365010 routing_via=859507904 timing=135552484 sns=135552484
[04/21 19:54:59    181s] ### Time Record (DB Export) is uninstalled.
[04/21 19:54:59    181s] ### Time Record (Post Callback) is installed.
[04/21 19:54:59    181s] ### Time Record (Post Callback) is uninstalled.
[04/21 19:54:59    181s] #
[04/21 19:54:59    181s] #globalDetailRoute statistics:
[04/21 19:54:59    181s] #Cpu time = 00:00:04
[04/21 19:54:59    181s] #Elapsed time = 00:00:04
[04/21 19:54:59    181s] #Increased memory = -16.50 (MB)
[04/21 19:54:59    181s] #Total memory = 3044.56 (MB)
[04/21 19:54:59    181s] #Peak memory = 3171.82 (MB)
[04/21 19:54:59    181s] #Number of warnings = 24
[04/21 19:54:59    181s] #Total number of warnings = 68
[04/21 19:54:59    181s] #Number of fails = 0
[04/21 19:54:59    181s] #Total number of fails = 0
[04/21 19:54:59    181s] #Complete globalDetailRoute on Mon Apr 21 19:54:59 2025
[04/21 19:54:59    181s] #
[04/21 19:54:59    181s] ### import design signature (29): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2111450244 inst_pattern=1 inst_orient=1 via=1510365010 routing_via=859507904 timing=1 sns=1
[04/21 19:54:59    181s] ### Time Record (globalDetailRoute) is uninstalled.
[04/21 19:54:59    181s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[04/21 19:54:59    181s] 
[04/21 19:54:59    181s] globalDetailRoute
[04/21 19:54:59    181s] 
[04/21 19:54:59    181s] #Start globalDetailRoute on Mon Apr 21 19:54:59 2025
[04/21 19:54:59    181s] #
[04/21 19:54:59    181s] ### Time Record (globalDetailRoute) is installed.
[04/21 19:54:59    181s] ### Time Record (Pre Callback) is installed.
[04/21 19:54:59    181s] eee: Design is not marked Stenier-routed. Cleaning up the RC Grid.
[04/21 19:54:59    181s] eee: RC Grid memory freed = 16464 (14 X 14 X 7 X 12b)
[04/21 19:54:59    181s] ### Time Record (Pre Callback) is uninstalled.
[04/21 19:54:59    181s] ### Time Record (DB Import) is installed.
[04/21 19:54:59    181s] ### Time Record (Timing Data Generation) is installed.
[04/21 19:54:59    181s] #Generating timing data, please wait...
[04/21 19:54:59    181s] #10047 total nets, 5 already routed, 5 will ignore in trialRoute
[04/21 19:54:59    181s] ### run_trial_route starts on Mon Apr 21 19:54:59 2025 with memory = 3042.27 (MB), peak = 3171.82 (MB)
[04/21 19:54:59    181s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[04/21 19:54:59    181s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB
[04/21 19:54:59    181s] ### dump_timing_file starts on Mon Apr 21 19:54:59 2025 with memory = 3044.02 (MB), peak = 3171.82 (MB)
[04/21 19:54:59    181s] ### extractRC starts on Mon Apr 21 19:54:59 2025 with memory = 3044.02 (MB), peak = 3171.82 (MB)
[04/21 19:54:59    181s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/21 19:54:59    181s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/21 19:54:59    181s] {RT rc_worst 0 2 5  0}
[04/21 19:54:59    181s] ### extractRC cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB
[04/21 19:54:59    181s] #Dump tif for version 2.1
[04/21 19:54:59    182s] End AAE Lib Interpolated Model. (MEM=3519.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:55:00    183s] Total number of fetched objects 10047
[04/21 19:55:00    183s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:55:00    183s] End delay calculation. (MEM=3113.59 CPU=0:00:00.8 REAL=0:00:01.0)
[04/21 19:55:01    183s] #Generating timing data took: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3046.02 (MB), peak = 3171.82 (MB)
[04/21 19:55:01    183s] ### dump_timing_file cpu:00:00:02, real:00:00:02, mem:3.0 GB, peak:3.1 GB
[04/21 19:55:01    183s] #Done generating timing data.
[04/21 19:55:01    183s] ### Time Record (Timing Data Generation) is uninstalled.
[04/21 19:55:01    183s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
[04/21 19:55:01    183s] #WARNING (NRIG-34) Power/Ground pin VPW of instance FE_PHC470_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:55:01    183s] #WARNING (NRIG-34) Power/Ground pin VNW of instance FE_PHC470_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:55:01    183s] #WARNING (NRIG-34) Power/Ground pin VPW of instance FE_PHC469_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:55:01    183s] #WARNING (NRIG-34) Power/Ground pin VNW of instance FE_PHC469_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:55:01    183s] #WARNING (NRIG-34) Power/Ground pin VPW of instance FE_PHC468_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:55:01    183s] #WARNING (NRIG-34) Power/Ground pin VNW of instance FE_PHC468_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:55:01    183s] #WARNING (NRIG-34) Power/Ground pin VPW of instance FE_PHC467_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:55:01    183s] #WARNING (NRIG-34) Power/Ground pin VNW of instance FE_PHC467_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:55:01    183s] #WARNING (NRIG-34) Power/Ground pin VPW of instance FE_PHC466_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:55:01    183s] #WARNING (NRIG-34) Power/Ground pin VNW of instance FE_PHC466_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:55:01    183s] #WARNING (NRIG-34) Power/Ground pin VPW of instance FE_PHC465_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:55:01    183s] #WARNING (NRIG-34) Power/Ground pin VNW of instance FE_PHC465_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:55:01    183s] #WARNING (NRIG-34) Power/Ground pin VPW of instance FE_PHC464_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:55:01    183s] #WARNING (NRIG-34) Power/Ground pin VNW of instance FE_PHC464_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:55:01    183s] #WARNING (NRIG-34) Power/Ground pin VPW of instance FE_PHC463_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:55:01    183s] #WARNING (NRIG-34) Power/Ground pin VNW of instance FE_PHC463_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:55:01    183s] #WARNING (NRIG-34) Power/Ground pin VPW of instance FE_PHC462_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:55:01    183s] #WARNING (NRIG-34) Power/Ground pin VNW of instance FE_PHC462_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:55:01    183s] #WARNING (NRIG-34) Power/Ground pin VPW of instance FE_PHC461_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:55:01    183s] #WARNING (NRIG-34) Power/Ground pin VNW of instance FE_PHC461_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:55:01    183s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[04/21 19:55:01    183s] #To increase the message display limit, refer to the product command reference manual.
[04/21 19:55:01    183s] ### Net info: total nets: 10595
[04/21 19:55:01    183s] ### Net info: dirty nets: 36
[04/21 19:55:01    183s] ### Net info: marked as disconnected nets: 0
[04/21 19:55:01    183s] ### Net info: fully routed nets: 5
[04/21 19:55:01    183s] ### Net info: trivial (< 2 pins) nets: 577
[04/21 19:55:01    183s] ### Net info: unrouted nets: 10013
[04/21 19:55:01    183s] ### Net info: re-extraction nets: 0
[04/21 19:55:01    183s] ### Net info: ignored nets: 0
[04/21 19:55:01    183s] ### Net info: skip routing nets: 0
[04/21 19:55:01    183s] #Start reading timing information from file .timing_file_2911417.tif.gz ...
[04/21 19:55:01    183s] #Read in timing information for 201 ports, 9899 instances from timing file .timing_file_2911417.tif.gz.
[04/21 19:55:01    183s] ### import design signature (30): route=415192735 fixed_route=135552484 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1182251847 dirty_area=0 del_dirty_area=0 cell=1839228568 placement=218508096 pin_access=2111450244 inst_pattern=1 inst_orient=1 via=1510365010 routing_via=859507904 timing=135552484 sns=135552484
[04/21 19:55:01    183s] ### Time Record (DB Import) is uninstalled.
[04/21 19:55:01    183s] #NanoRoute Version 23.30-p003_1 NR240109-1512/23_10-UB
[04/21 19:55:01    183s] ### Time Record (Data Preparation) is installed.
[04/21 19:55:01    183s] ### Time Record (Data Preparation) is uninstalled.
[04/21 19:55:01    183s] ### Time Record (Global Routing) is installed.
[04/21 19:55:01    183s] ### Time Record (Global Routing) is uninstalled.
[04/21 19:55:01    183s] #Total number of trivial nets (e.g. < 2 pins) = 577 (skipped).
[04/21 19:55:01    183s] #Total number of routable nets = 10018.
[04/21 19:55:01    183s] #Total number of nets in the design = 10595.
[04/21 19:55:01    183s] #10013 routable nets do not have any wires.
[04/21 19:55:01    183s] #5 routable nets have routed wires.
[04/21 19:55:01    183s] #10013 nets will be global routed.
[04/21 19:55:01    183s] #4 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/21 19:55:01    183s] ### Time Record (Data Preparation) is installed.
[04/21 19:55:01    183s] #Start routing data preparation on Mon Apr 21 19:55:01 2025
[04/21 19:55:01    183s] #
[04/21 19:55:01    183s] ### Time Record (Cell Pin Access) is installed.
[04/21 19:55:01    183s] #Initial pin access analysis.
[04/21 19:55:01    183s] #Detail pin access analysis.
[04/21 19:55:01    183s] ### Time Record (Cell Pin Access) is uninstalled.
[04/21 19:55:01    184s] # METAL1       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.3500
[04/21 19:55:01    184s] # METAL2       V   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4000
[04/21 19:55:01    184s] # METAL3       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4000
[04/21 19:55:01    184s] # METAL4       V   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4000
[04/21 19:55:01    184s] # METAL5       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4000
[04/21 19:55:01    184s] # METAL6       V   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4000
[04/21 19:55:01    184s] # METAL7       H   Track-Pitch = 1.0250    Line-2-Via Pitch = 0.8400
[04/21 19:55:01    184s] #Bottom routing layer index=1(METAL1), bottom routing layer for shielding=1(METAL1), bottom shield layer=1(METAL1)
[04/21 19:55:01    184s] #shield_bottom_stripe_layer=1(METAL1), shield_top_stripe_layer=6(METAL6)
[04/21 19:55:01    184s] #pin_access_rlayer=2(METAL2)
[04/21 19:55:01    184s] #shield_top_dpt_rlayer=-1 top_rlayer=6 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[04/21 19:55:01    184s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[04/21 19:55:01    184s] #enable_dpt_layer_shield=F
[04/21 19:55:01    184s] #has_line_end_grid=F
[04/21 19:55:01    184s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3050.69 (MB), peak = 3171.82 (MB)
[04/21 19:55:01    184s] #Regenerating Ggrids automatically.
[04/21 19:55:01    184s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.4100.
[04/21 19:55:01    184s] #Using automatically generated G-grids.
[04/21 19:55:01    184s] #Done routing data preparation.
[04/21 19:55:01    184s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3053.27 (MB), peak = 3171.82 (MB)
[04/21 19:55:01    184s] #
[04/21 19:55:01    184s] #Finished routing data preparation on Mon Apr 21 19:55:01 2025
[04/21 19:55:01    184s] #
[04/21 19:55:01    184s] #Cpu time = 00:00:00
[04/21 19:55:01    184s] #Elapsed time = 00:00:00
[04/21 19:55:01    184s] #Increased memory = 6.45 (MB)
[04/21 19:55:01    184s] #Total memory = 3053.27 (MB)
[04/21 19:55:01    184s] #Peak memory = 3171.82 (MB)
[04/21 19:55:01    184s] #
[04/21 19:55:01    184s] ### Time Record (Data Preparation) is uninstalled.
[04/21 19:55:01    184s] ### Time Record (Global Routing) is installed.
[04/21 19:55:01    184s] #
[04/21 19:55:01    184s] #Start global routing on Mon Apr 21 19:55:01 2025
[04/21 19:55:01    184s] #
[04/21 19:55:01    184s] #
[04/21 19:55:01    184s] #Start global routing initialization on Mon Apr 21 19:55:01 2025
[04/21 19:55:01    184s] #
[04/21 19:55:01    184s] #Number of eco nets is 0
[04/21 19:55:01    184s] #
[04/21 19:55:01    184s] #Start global routing data preparation on Mon Apr 21 19:55:01 2025
[04/21 19:55:01    184s] #
[04/21 19:55:01    184s] ### build_merged_routing_blockage_rect_list starts on Mon Apr 21 19:55:01 2025 with memory = 3053.27 (MB), peak = 3171.82 (MB)
[04/21 19:55:01    184s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB
[04/21 19:55:01    184s] #Start routing resource analysis on Mon Apr 21 19:55:01 2025
[04/21 19:55:01    184s] #
[04/21 19:55:01    184s] ### init_is_bin_blocked starts on Mon Apr 21 19:55:01 2025 with memory = 3053.27 (MB), peak = 3171.82 (MB)
[04/21 19:55:01    184s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB
[04/21 19:55:01    184s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Apr 21 19:55:01 2025 with memory = 3054.10 (MB), peak = 3171.82 (MB)
[04/21 19:55:01    184s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB
[04/21 19:55:01    184s] ### adjust_flow_cap starts on Mon Apr 21 19:55:01 2025 with memory = 3054.10 (MB), peak = 3171.82 (MB)
[04/21 19:55:01    184s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB
[04/21 19:55:01    184s] ### adjust_flow_per_partial_route_obs starts on Mon Apr 21 19:55:01 2025 with memory = 3054.10 (MB), peak = 3171.82 (MB)
[04/21 19:55:01    184s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB
[04/21 19:55:01    184s] ### set_via_blocked starts on Mon Apr 21 19:55:01 2025 with memory = 3054.10 (MB), peak = 3171.82 (MB)
[04/21 19:55:01    184s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB
[04/21 19:55:01    184s] ### copy_flow starts on Mon Apr 21 19:55:01 2025 with memory = 3054.10 (MB), peak = 3171.82 (MB)
[04/21 19:55:01    184s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB
[04/21 19:55:01    184s] #Routing resource analysis is done on Mon Apr 21 19:55:01 2025
[04/21 19:55:01    184s] #
[04/21 19:55:01    184s] ### report_flow_cap starts on Mon Apr 21 19:55:01 2025 with memory = 3054.10 (MB), peak = 3171.82 (MB)
[04/21 19:55:01    184s] #  Resource Analysis:
[04/21 19:55:01    184s] #
[04/21 19:55:01    184s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/21 19:55:01    184s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/21 19:55:01    184s] #  --------------------------------------------------------------
[04/21 19:55:01    184s] #  METAL1         H         156         859        4692    75.19%
[04/21 19:55:01    184s] #  METAL2         V         995          40        4692     0.00%
[04/21 19:55:01    184s] #  METAL3         H         992          23        4692     0.00%
[04/21 19:55:01    184s] #  METAL4         V        1029           6        4692     0.00%
[04/21 19:55:01    184s] #  METAL5         H        1014           1        4692     0.00%
[04/21 19:55:01    184s] #  METAL6         V         976          59        4692     0.00%
[04/21 19:55:01    184s] #  --------------------------------------------------------------
[04/21 19:55:01    184s] #  Total                   5163      16.17%       28152    12.53%
[04/21 19:55:01    184s] #
[04/21 19:55:01    184s] #
[04/21 19:55:01    184s] #
[04/21 19:55:01    184s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB
[04/21 19:55:01    184s] ### analyze_m2_tracks starts on Mon Apr 21 19:55:01 2025 with memory = 3054.10 (MB), peak = 3171.82 (MB)
[04/21 19:55:01    184s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB
[04/21 19:55:01    184s] ### report_initial_resource starts on Mon Apr 21 19:55:01 2025 with memory = 3054.10 (MB), peak = 3171.82 (MB)
[04/21 19:55:01    184s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB
[04/21 19:55:01    184s] ### mark_pg_pins_accessibility starts on Mon Apr 21 19:55:01 2025 with memory = 3054.10 (MB), peak = 3171.82 (MB)
[04/21 19:55:01    184s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB
[04/21 19:55:01    184s] ### set_net_region starts on Mon Apr 21 19:55:01 2025 with memory = 3054.10 (MB), peak = 3171.82 (MB)
[04/21 19:55:01    184s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB
[04/21 19:55:01    184s] #
[04/21 19:55:01    184s] #Global routing data preparation is done on Mon Apr 21 19:55:01 2025
[04/21 19:55:01    184s] #
[04/21 19:55:01    184s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3054.10 (MB), peak = 3171.82 (MB)
[04/21 19:55:01    184s] #
[04/21 19:55:01    184s] ### prepare_level starts on Mon Apr 21 19:55:01 2025 with memory = 3054.10 (MB), peak = 3171.82 (MB)
[04/21 19:55:01    184s] ### init level 1 starts on Mon Apr 21 19:55:01 2025 with memory = 3054.10 (MB), peak = 3171.82 (MB)
[04/21 19:55:01    184s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB
[04/21 19:55:01    184s] ### Level 1 hgrid = 69 X 68
[04/21 19:55:01    184s] ### prepare_level_flow starts on Mon Apr 21 19:55:01 2025 with memory = 3054.10 (MB), peak = 3171.82 (MB)
[04/21 19:55:01    184s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB
[04/21 19:55:01    184s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB
[04/21 19:55:01    184s] #
[04/21 19:55:01    184s] #Global routing initialization is done on Mon Apr 21 19:55:01 2025
[04/21 19:55:01    184s] #
[04/21 19:55:01    184s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3054.10 (MB), peak = 3171.82 (MB)
[04/21 19:55:01    184s] #
[04/21 19:55:01    184s] #start global routing iteration 1...
[04/21 19:55:01    184s] ### init_flow_edge starts on Mon Apr 21 19:55:01 2025 with memory = 3054.10 (MB), peak = 3171.82 (MB)
[04/21 19:55:01    184s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB
[04/21 19:55:01    184s] ### routing at level 1 (topmost level) iter 0
[04/21 19:55:04    186s] ### measure_qor starts on Mon Apr 21 19:55:04 2025 with memory = 3057.19 (MB), peak = 3171.82 (MB)
[04/21 19:55:04    186s] ### measure_congestion starts on Mon Apr 21 19:55:04 2025 with memory = 3057.19 (MB), peak = 3171.82 (MB)
[04/21 19:55:04    186s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB
[04/21 19:55:04    186s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB
[04/21 19:55:04    186s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3053.73 (MB), peak = 3171.82 (MB)
[04/21 19:55:04    186s] #
[04/21 19:55:04    186s] #start global routing iteration 2...
[04/21 19:55:04    186s] ### routing at level 1 (topmost level) iter 1
[04/21 19:55:05    188s] ### measure_qor starts on Mon Apr 21 19:55:05 2025 with memory = 3055.02 (MB), peak = 3171.82 (MB)
[04/21 19:55:05    188s] ### measure_congestion starts on Mon Apr 21 19:55:05 2025 with memory = 3055.02 (MB), peak = 3171.82 (MB)
[04/21 19:55:05    188s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB
[04/21 19:55:05    188s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB
[04/21 19:55:05    188s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3053.43 (MB), peak = 3171.82 (MB)
[04/21 19:55:05    188s] #
[04/21 19:55:05    188s] ### route_end starts on Mon Apr 21 19:55:05 2025 with memory = 3053.43 (MB), peak = 3171.82 (MB)
[04/21 19:55:05    188s] #
[04/21 19:55:05    188s] #Total number of trivial nets (e.g. < 2 pins) = 577 (skipped).
[04/21 19:55:05    188s] #Total number of routable nets = 10018.
[04/21 19:55:05    188s] #Total number of nets in the design = 10595.
[04/21 19:55:05    188s] #
[04/21 19:55:05    188s] #10018 routable nets have routed wires.
[04/21 19:55:05    188s] #4 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/21 19:55:05    188s] #
[04/21 19:55:05    188s] #Routed nets constraints summary:
[04/21 19:55:05    188s] #-----------------------------
[04/21 19:55:05    188s] #        Rules   Unconstrained  
[04/21 19:55:05    188s] #-----------------------------
[04/21 19:55:05    188s] #      Default           10013  
[04/21 19:55:05    188s] #-----------------------------
[04/21 19:55:05    188s] #        Total           10013  
[04/21 19:55:05    188s] #-----------------------------
[04/21 19:55:05    188s] #
[04/21 19:55:05    188s] #Routing constraints summary of the whole design:
[04/21 19:55:05    188s] #------------------------------------------
[04/21 19:55:05    188s] #        Rules   Pref Layer   Unconstrained  
[04/21 19:55:05    188s] #------------------------------------------
[04/21 19:55:05    188s] #      Default            4           10014  
[04/21 19:55:05    188s] #------------------------------------------
[04/21 19:55:05    188s] #        Total            4           10014  
[04/21 19:55:05    188s] #------------------------------------------
[04/21 19:55:05    188s] #
[04/21 19:55:05    188s] ### adjust_flow_per_partial_route_obs starts on Mon Apr 21 19:55:05 2025 with memory = 3053.43 (MB), peak = 3171.82 (MB)
[04/21 19:55:05    188s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB
[04/21 19:55:05    188s] ### cal_base_flow starts on Mon Apr 21 19:55:05 2025 with memory = 3053.43 (MB), peak = 3171.82 (MB)
[04/21 19:55:05    188s] ### init_flow_edge starts on Mon Apr 21 19:55:05 2025 with memory = 3053.43 (MB), peak = 3171.82 (MB)
[04/21 19:55:05    188s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB
[04/21 19:55:05    188s] ### cal_flow starts on Mon Apr 21 19:55:05 2025 with memory = 3053.43 (MB), peak = 3171.82 (MB)
[04/21 19:55:05    188s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB
[04/21 19:55:05    188s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB
[04/21 19:55:05    188s] ### report_overcon starts on Mon Apr 21 19:55:05 2025 with memory = 3053.43 (MB), peak = 3171.82 (MB)
[04/21 19:55:05    188s] #
[04/21 19:55:05    188s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/21 19:55:05    188s] #
[04/21 19:55:05    188s] #                 OverCon       OverCon       OverCon          
[04/21 19:55:05    188s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[04/21 19:55:05    188s] #     Layer           (1)           (2)           (3)   OverCon  Flow/Cap
[04/21 19:55:05    188s] #  --------------------------------------------------------------------------
[04/21 19:55:05    188s] #  METAL1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.62  
[04/21 19:55:05    188s] #  METAL2        7(0.15%)      2(0.04%)      0(0.00%)   (0.19%)     0.49  
[04/21 19:55:05    188s] #  METAL3       36(0.77%)     20(0.43%)     10(0.21%)   (1.41%)     0.50  
[04/21 19:55:05    188s] #  METAL4        1(0.02%)      0(0.00%)      0(0.00%)   (0.02%)     0.27  
[04/21 19:55:05    188s] #  METAL5        1(0.02%)      0(0.00%)      0(0.00%)   (0.02%)     0.17  
[04/21 19:55:05    188s] #  METAL6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.06  
[04/21 19:55:05    188s] #  --------------------------------------------------------------------------
[04/21 19:55:05    188s] #     Total     45(0.18%)     22(0.09%)     10(0.04%)   (0.30%)
[04/21 19:55:05    188s] #
[04/21 19:55:05    188s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[04/21 19:55:05    188s] #  Overflow after GR: 0.26% H + 0.04% V
[04/21 19:55:05    188s] #
[04/21 19:55:05    188s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB
[04/21 19:55:05    188s] ### cal_base_flow starts on Mon Apr 21 19:55:05 2025 with memory = 3053.43 (MB), peak = 3171.82 (MB)
[04/21 19:55:05    188s] ### init_flow_edge starts on Mon Apr 21 19:55:05 2025 with memory = 3053.43 (MB), peak = 3171.82 (MB)
[04/21 19:55:05    188s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB
[04/21 19:55:05    188s] ### cal_flow starts on Mon Apr 21 19:55:05 2025 with memory = 3053.43 (MB), peak = 3171.82 (MB)
[04/21 19:55:05    188s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB
[04/21 19:55:05    188s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB
[04/21 19:55:05    188s] ### generate_cong_map_content starts on Mon Apr 21 19:55:05 2025 with memory = 3053.43 (MB), peak = 3171.82 (MB)
[04/21 19:55:05    188s] ### Sync with Inovus CongMap starts on Mon Apr 21 19:55:05 2025 with memory = 3053.43 (MB), peak = 3171.82 (MB)
[04/21 19:55:05    188s] #Hotspot report including placement blocked areas
[04/21 19:55:05    188s] OPERPROF: Starting HotSpotCal at level 1, MEM:3485.3M, EPOCH TIME: 1745240105.896293
[04/21 19:55:05    188s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/21 19:55:05    188s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[04/21 19:55:05    188s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/21 19:55:05    188s] [hotspot] |   METAL1(H)    |              1.00 |              4.00 |   183.68   183.68   196.80   196.80 |
[04/21 19:55:05    188s] [hotspot] |   METAL2(V)    |              0.00 |              0.00 |   (none)                            |
[04/21 19:55:05    188s] [hotspot] |   METAL3(H)    |             11.00 |             20.00 |   314.88    52.48   367.36   104.95 |
[04/21 19:55:05    188s] [hotspot] |   METAL4(V)    |              0.00 |              0.00 |   (none)                            |
[04/21 19:55:05    188s] [hotspot] |   METAL5(H)    |              0.00 |              0.00 |   (none)                            |
[04/21 19:55:05    188s] [hotspot] |   METAL6(V)    |              0.00 |              0.00 |   (none)                            |
[04/21 19:55:05    188s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/21 19:55:05    188s] [hotspot] |      worst     | (METAL3)    11.00 | (METAL3)    20.00 |                                     |
[04/21 19:55:05    188s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/21 19:55:05    188s] [hotspot] |   all layers   |              4.00 |              4.00 |                                     |
[04/21 19:55:05    188s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/21 19:55:05    188s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 4.00, normalized total congestion hotspot area = 4.00 (area is in unit of 4 std-cell row bins)
[04/21 19:55:05    188s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 4.00/4.00 (area is in unit of 4 std-cell row bins)
[04/21 19:55:05    188s] [hotspot] max/total 4.00/4.00, big hotspot (>10) total 0.00
[04/21 19:55:05    188s] [hotspot] top 1 congestion hotspot bounding boxes and scores of all layers hotspot
[04/21 19:55:05    188s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[04/21 19:55:05    188s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[04/21 19:55:05    188s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[04/21 19:55:05    188s] [hotspot] |  1  |   328.00    65.59   367.36    91.84 |        4.00   |             NA                |
[04/21 19:55:05    188s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[04/21 19:55:05    188s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.004, MEM:3501.3M, EPOCH TIME: 1745240105.900681
[04/21 19:55:05    188s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB
[04/21 19:55:05    188s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB
[04/21 19:55:05    188s] ### update starts on Mon Apr 21 19:55:05 2025 with memory = 3054.17 (MB), peak = 3171.82 (MB)
[04/21 19:55:05    188s] #Complete Global Routing.
[04/21 19:55:05    188s] #Total wire length = 308575 um.
[04/21 19:55:05    188s] #Total half perimeter of net bounding box = 269840 um.
[04/21 19:55:05    188s] #Total wire length on LAYER METAL1 = 789 um.
[04/21 19:55:05    188s] #Total wire length on LAYER METAL2 = 67801 um.
[04/21 19:55:05    188s] #Total wire length on LAYER METAL3 = 92386 um.
[04/21 19:55:05    188s] #Total wire length on LAYER METAL4 = 71818 um.
[04/21 19:55:05    188s] #Total wire length on LAYER METAL5 = 54257 um.
[04/21 19:55:05    188s] #Total wire length on LAYER METAL6 = 21524 um.
[04/21 19:55:05    188s] #Total wire length on LAYER METAL7 = 0 um.
[04/21 19:55:05    188s] #Total number of vias = 76537
[04/21 19:55:05    188s] #Up-Via Summary (total 76537):
[04/21 19:55:05    188s] #           
[04/21 19:55:05    188s] #-----------------------
[04/21 19:55:05    188s] # METAL1          38170
[04/21 19:55:05    188s] # METAL2          23082
[04/21 19:55:05    188s] # METAL3           9517
[04/21 19:55:05    188s] # METAL4           4530
[04/21 19:55:05    188s] # METAL5           1238
[04/21 19:55:05    188s] #-----------------------
[04/21 19:55:05    188s] #                 76537 
[04/21 19:55:05    188s] #
[04/21 19:55:05    188s] ### update cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB
[04/21 19:55:05    188s] ### report_overcon starts on Mon Apr 21 19:55:05 2025 with memory = 3054.18 (MB), peak = 3171.82 (MB)
[04/21 19:55:05    188s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB
[04/21 19:55:05    188s] ### report_overcon starts on Mon Apr 21 19:55:05 2025 with memory = 3054.18 (MB), peak = 3171.82 (MB)
[04/21 19:55:05    188s] #Max overcon = 3 tracks.
[04/21 19:55:05    188s] #Total overcon = 0.30%.
[04/21 19:55:05    188s] #Worst layer Gcell overcon rate = 1.41%.
[04/21 19:55:05    188s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB
[04/21 19:55:05    188s] ### route_end cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB
[04/21 19:55:05    188s] ### global_route design signature (33): route=652360109 net_attr=1835134521
[04/21 19:55:05    188s] #
[04/21 19:55:05    188s] #Global routing statistics:
[04/21 19:55:05    188s] #Cpu time = 00:00:04
[04/21 19:55:05    188s] #Elapsed time = 00:00:04
[04/21 19:55:05    188s] #Increased memory = 0.91 (MB)
[04/21 19:55:05    188s] #Total memory = 3054.18 (MB)
[04/21 19:55:05    188s] #Peak memory = 3171.82 (MB)
[04/21 19:55:05    188s] #
[04/21 19:55:05    188s] #Finished global routing on Mon Apr 21 19:55:05 2025
[04/21 19:55:05    188s] #
[04/21 19:55:05    188s] #
[04/21 19:55:05    188s] ### Time Record (Global Routing) is uninstalled.
[04/21 19:55:05    188s] ### Time Record (Data Preparation) is installed.
[04/21 19:55:05    188s] ### Time Record (Data Preparation) is uninstalled.
[04/21 19:55:05    188s] ### track-assign external-init starts on Mon Apr 21 19:55:05 2025 with memory = 3053.64 (MB), peak = 3171.82 (MB)
[04/21 19:55:05    188s] ### Time Record (Track Assignment) is installed.
[04/21 19:55:05    188s] ### Time Record (Data Preparation) is installed.
[04/21 19:55:05    188s] ### Time Record (Data Preparation) is uninstalled.
[04/21 19:55:05    188s] ### Time Record (Track Assignment) is uninstalled.
[04/21 19:55:05    188s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB
[04/21 19:55:05    188s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3053.64 (MB), peak = 3171.82 (MB)
[04/21 19:55:05    188s] ### track-assign engine-init starts on Mon Apr 21 19:55:05 2025 with memory = 3053.64 (MB), peak = 3171.82 (MB)
[04/21 19:55:05    188s] ### Time Record (Track Assignment) is installed.
[04/21 19:55:05    188s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB
[04/21 19:55:05    188s] ### track-assign core-engine starts on Mon Apr 21 19:55:05 2025 with memory = 3053.64 (MB), peak = 3171.82 (MB)
[04/21 19:55:05    188s] #Start Track Assignment.
[04/21 19:55:06    188s] #Done with 14578 horizontal wires in 3 hboxes and 15267 vertical wires in 3 hboxes.
[04/21 19:55:06    189s] #Done with 3187 horizontal wires in 3 hboxes and 3110 vertical wires in 3 hboxes.
[04/21 19:55:06    189s] #Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
[04/21 19:55:06    189s] #
[04/21 19:55:06    189s] #Track assignment summary:
[04/21 19:55:06    189s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[04/21 19:55:06    189s] #------------------------------------------------------------------------
[04/21 19:55:06    189s] # METAL1       868.51 	  0.00%  	  0.00% 	  0.00%
[04/21 19:55:06    189s] # METAL2     61097.09 	  0.06%  	  0.00% 	  0.00%
[04/21 19:55:06    189s] # METAL3     87755.69 	  0.22%  	  0.00% 	  0.00%
[04/21 19:55:06    189s] # METAL4     69207.86 	  0.05%  	  0.00% 	  0.00%
[04/21 19:55:06    189s] # METAL5     53839.89 	  0.05%  	  0.00% 	  0.00%
[04/21 19:55:06    189s] # METAL6     21453.58 	  0.03%  	  0.00% 	  0.00%
[04/21 19:55:06    189s] #------------------------------------------------------------------------
[04/21 19:55:06    189s] # All      294222.61  	  0.10% 	  0.00% 	  0.00%
[04/21 19:55:06    189s] #Complete Track Assignment.
[04/21 19:55:06    189s] #Total wire length = 300641 um.
[04/21 19:55:06    189s] #Total half perimeter of net bounding box = 269840 um.
[04/21 19:55:06    189s] #Total wire length on LAYER METAL1 = 784 um.
[04/21 19:55:06    189s] #Total wire length on LAYER METAL2 = 65557 um.
[04/21 19:55:06    189s] #Total wire length on LAYER METAL3 = 88913 um.
[04/21 19:55:06    189s] #Total wire length on LAYER METAL4 = 70563 um.
[04/21 19:55:06    189s] #Total wire length on LAYER METAL5 = 53451 um.
[04/21 19:55:06    189s] #Total wire length on LAYER METAL6 = 21373 um.
[04/21 19:55:06    189s] #Total wire length on LAYER METAL7 = 0 um.
[04/21 19:55:06    189s] #Total number of vias = 76537
[04/21 19:55:06    189s] #Up-Via Summary (total 76537):
[04/21 19:55:06    189s] #           
[04/21 19:55:06    189s] #-----------------------
[04/21 19:55:06    189s] # METAL1          38170
[04/21 19:55:06    189s] # METAL2          23082
[04/21 19:55:06    189s] # METAL3           9517
[04/21 19:55:06    189s] # METAL4           4530
[04/21 19:55:06    189s] # METAL5           1238
[04/21 19:55:06    189s] #-----------------------
[04/21 19:55:06    189s] #                 76537 
[04/21 19:55:06    189s] #
[04/21 19:55:06    189s] ### track_assign design signature (36): route=1064821689
[04/21 19:55:06    189s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:3.0 GB, peak:3.1 GB
[04/21 19:55:06    189s] ### Time Record (Track Assignment) is uninstalled.
[04/21 19:55:06    189s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3053.92 (MB), peak = 3171.82 (MB)
[04/21 19:55:06    189s] #
[04/21 19:55:06    189s] #number of short segments in preferred routing layers
[04/21 19:55:06    189s] #	
[04/21 19:55:06    189s] #	
[04/21 19:55:06    189s] #
[04/21 19:55:06    189s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/21 19:55:06    189s] #Cpu time = 00:00:05
[04/21 19:55:06    189s] #Elapsed time = 00:00:05
[04/21 19:55:06    189s] #Increased memory = 7.11 (MB)
[04/21 19:55:06    189s] #Total memory = 3053.92 (MB)
[04/21 19:55:06    189s] #Peak memory = 3171.82 (MB)
[04/21 19:55:06    189s] ### Time Record (Detail Routing) is installed.
[04/21 19:55:06    189s] ### Time Record (Data Preparation) is installed.
[04/21 19:55:06    189s] ### Time Record (Data Preparation) is uninstalled.
[04/21 19:55:06    189s] ### drc_pitch = 2360 (  2.3600 um) drc_range = 1045 (  1.0450 um) route_pitch = 1290 (  1.2900 um) patch_pitch = 6760 (  6.7600 um) top_route_layer = 6 top_pin_layer = 6
[04/21 19:55:06    189s] #
[04/21 19:55:06    189s] #Start Detail Routing..
[04/21 19:55:06    189s] #start initial detail routing ...
[04/21 19:55:06    189s] ### Design has 0 dirty nets, 9461 dirty-areas)
[04/21 19:55:24    206s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 88.13%
[04/21 19:55:24    206s] #   number of violations = 148
[04/21 19:55:24    206s] #
[04/21 19:55:24    206s] #  By Layer and Type:
[04/21 19:55:24    206s] #
[04/21 19:55:24    206s] #---------+-------+------+----+-------+
[04/21 19:55:24    206s] #  -      | MetSpc| Short| Mar| Totals|
[04/21 19:55:24    206s] #---------+-------+------+----+-------+
[04/21 19:55:24    206s] #  METAL1 |      5|     0|   0|      5|
[04/21 19:55:24    206s] #  METAL2 |     18|   123|   2|    143|
[04/21 19:55:24    206s] #  Totals |     23|   123|   2|    148|
[04/21 19:55:24    206s] #---------+-------+------+----+-------+
[04/21 19:55:24    206s] #
[04/21 19:55:24    206s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 3057.44 (MB), peak = 3171.82 (MB)
[04/21 19:55:24    206s] #start 1st optimization iteration ...
[04/21 19:55:26    208s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 88.13%
[04/21 19:55:26    208s] #   number of violations = 102
[04/21 19:55:26    208s] #
[04/21 19:55:26    208s] #  By Layer and Type:
[04/21 19:55:26    208s] #
[04/21 19:55:26    208s] #---------+-------+------+----+-------+
[04/21 19:55:26    208s] #  -      | MetSpc| Short| Mar| Totals|
[04/21 19:55:26    208s] #---------+-------+------+----+-------+
[04/21 19:55:26    208s] #  METAL1 |      1|     0|   0|      1|
[04/21 19:55:26    208s] #  METAL2 |     13|    87|   1|    101|
[04/21 19:55:26    208s] #  Totals |     14|    87|   1|    102|
[04/21 19:55:26    208s] #---------+-------+------+----+-------+
[04/21 19:55:26    208s] #
[04/21 19:55:26    208s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3066.50 (MB), peak = 3171.82 (MB)
[04/21 19:55:26    208s] #start 2nd optimization iteration ...
[04/21 19:55:27    209s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 88.13%
[04/21 19:55:27    209s] #   number of violations = 97
[04/21 19:55:27    209s] #
[04/21 19:55:27    209s] #  By Layer and Type:
[04/21 19:55:27    209s] #
[04/21 19:55:27    209s] #---------+-------+------+----+-------+
[04/21 19:55:27    209s] #  -      | MetSpc| Short| Mar| Totals|
[04/21 19:55:27    209s] #---------+-------+------+----+-------+
[04/21 19:55:27    209s] #  METAL1 |      1|     0|   0|      1|
[04/21 19:55:27    209s] #  METAL2 |     23|    71|   2|     96|
[04/21 19:55:27    209s] #  Totals |     24|    71|   2|     97|
[04/21 19:55:27    209s] #---------+-------+------+----+-------+
[04/21 19:55:27    209s] #
[04/21 19:55:27    209s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3065.62 (MB), peak = 3171.82 (MB)
[04/21 19:55:27    209s] #start 3rd optimization iteration ...
[04/21 19:55:28    211s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 88.13%
[04/21 19:55:28    211s] #   number of violations = 1
[04/21 19:55:28    211s] #
[04/21 19:55:28    211s] #  By Layer and Type:
[04/21 19:55:28    211s] #
[04/21 19:55:28    211s] #---------+-------+-------+
[04/21 19:55:28    211s] #  -      | MetSpc| Totals|
[04/21 19:55:28    211s] #---------+-------+-------+
[04/21 19:55:28    211s] #  METAL1 |      0|      0|
[04/21 19:55:28    211s] #  METAL2 |      1|      1|
[04/21 19:55:28    211s] #  Totals |      1|      1|
[04/21 19:55:28    211s] #---------+-------+-------+
[04/21 19:55:28    211s] #
[04/21 19:55:28    211s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3066.29 (MB), peak = 3171.82 (MB)
[04/21 19:55:28    211s] #start 4th optimization iteration ...
[04/21 19:55:28    211s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 88.13%
[04/21 19:55:28    211s] #   number of violations = 0
[04/21 19:55:28    211s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3066.38 (MB), peak = 3171.82 (MB)
[04/21 19:55:29    211s] #Complete Detail Routing.
[04/21 19:55:29    211s] #Total wire length = 333537 um.
[04/21 19:55:29    211s] #Total half perimeter of net bounding box = 269840 um.
[04/21 19:55:29    211s] #Total wire length on LAYER METAL1 = 9849 um.
[04/21 19:55:29    211s] #Total wire length on LAYER METAL2 = 96976 um.
[04/21 19:55:29    211s] #Total wire length on LAYER METAL3 = 100364 um.
[04/21 19:55:29    211s] #Total wire length on LAYER METAL4 = 68701 um.
[04/21 19:55:29    211s] #Total wire length on LAYER METAL5 = 41749 um.
[04/21 19:55:29    211s] #Total wire length on LAYER METAL6 = 15899 um.
[04/21 19:55:29    211s] #Total wire length on LAYER METAL7 = 0 um.
[04/21 19:55:29    211s] #Total number of vias = 77354
[04/21 19:55:29    211s] #Up-Via Summary (total 77354):
[04/21 19:55:29    211s] #           
[04/21 19:55:29    211s] #-----------------------
[04/21 19:55:29    211s] # METAL1          39397
[04/21 19:55:29    211s] # METAL2          26579
[04/21 19:55:29    211s] # METAL3           7928
[04/21 19:55:29    211s] # METAL4           2675
[04/21 19:55:29    211s] # METAL5            775
[04/21 19:55:29    211s] #-----------------------
[04/21 19:55:29    211s] #                 77354 
[04/21 19:55:29    211s] #
[04/21 19:55:29    211s] #Total number of DRC violations = 0
[04/21 19:55:29    211s] ### Time Record (Detail Routing) is uninstalled.
[04/21 19:55:29    211s] #Cpu time = 00:00:22
[04/21 19:55:29    211s] #Elapsed time = 00:00:22
[04/21 19:55:29    211s] #Increased memory = 8.80 (MB)
[04/21 19:55:29    211s] #Total memory = 3062.72 (MB)
[04/21 19:55:29    211s] #Peak memory = 3171.82 (MB)
[04/21 19:55:29    211s] ### Time Record (Antenna Fixing) is installed.
[04/21 19:55:29    211s] #
[04/21 19:55:29    211s] #start routing for process antenna violation fix ...
[04/21 19:55:29    211s] ### Time Record (Data Preparation) is installed.
[04/21 19:55:29    211s] ### Time Record (Data Preparation) is uninstalled.
[04/21 19:55:29    211s] ### drc_pitch = 2360 (  2.3600 um) drc_range = 1045 (  1.0450 um) route_pitch = 1290 (  1.2900 um) patch_pitch = 6760 (  6.7600 um) top_route_layer = 6 top_pin_layer = 6
[04/21 19:55:29    211s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3072.29 (MB), peak = 3171.82 (MB)
[04/21 19:55:29    211s] #
[04/21 19:55:29    211s] #Total wire length = 333537 um.
[04/21 19:55:29    211s] #Total half perimeter of net bounding box = 269840 um.
[04/21 19:55:29    211s] #Total wire length on LAYER METAL1 = 9849 um.
[04/21 19:55:29    211s] #Total wire length on LAYER METAL2 = 96976 um.
[04/21 19:55:29    211s] #Total wire length on LAYER METAL3 = 100364 um.
[04/21 19:55:29    211s] #Total wire length on LAYER METAL4 = 68701 um.
[04/21 19:55:29    211s] #Total wire length on LAYER METAL5 = 41749 um.
[04/21 19:55:29    211s] #Total wire length on LAYER METAL6 = 15899 um.
[04/21 19:55:29    211s] #Total wire length on LAYER METAL7 = 0 um.
[04/21 19:55:29    211s] #Total number of vias = 77354
[04/21 19:55:29    211s] #Up-Via Summary (total 77354):
[04/21 19:55:29    211s] #           
[04/21 19:55:29    211s] #-----------------------
[04/21 19:55:29    211s] # METAL1          39397
[04/21 19:55:29    211s] # METAL2          26579
[04/21 19:55:29    211s] # METAL3           7928
[04/21 19:55:29    211s] # METAL4           2675
[04/21 19:55:29    211s] # METAL5            775
[04/21 19:55:29    211s] #-----------------------
[04/21 19:55:29    211s] #                 77354 
[04/21 19:55:29    211s] #
[04/21 19:55:29    211s] #Total number of DRC violations = 0
[04/21 19:55:29    211s] #Total number of process antenna violations = 0
[04/21 19:55:29    211s] #Total number of net violated process antenna rule = 0
[04/21 19:55:29    211s] #
[04/21 19:55:30    212s] #
[04/21 19:55:30    212s] #Total wire length = 333537 um.
[04/21 19:55:30    212s] #Total half perimeter of net bounding box = 269840 um.
[04/21 19:55:30    212s] #Total wire length on LAYER METAL1 = 9849 um.
[04/21 19:55:30    212s] #Total wire length on LAYER METAL2 = 96976 um.
[04/21 19:55:30    212s] #Total wire length on LAYER METAL3 = 100364 um.
[04/21 19:55:30    212s] #Total wire length on LAYER METAL4 = 68701 um.
[04/21 19:55:30    212s] #Total wire length on LAYER METAL5 = 41749 um.
[04/21 19:55:30    212s] #Total wire length on LAYER METAL6 = 15899 um.
[04/21 19:55:30    212s] #Total wire length on LAYER METAL7 = 0 um.
[04/21 19:55:30    212s] #Total number of vias = 77354
[04/21 19:55:30    212s] #Up-Via Summary (total 77354):
[04/21 19:55:30    212s] #           
[04/21 19:55:30    212s] #-----------------------
[04/21 19:55:30    212s] # METAL1          39397
[04/21 19:55:30    212s] # METAL2          26579
[04/21 19:55:30    212s] # METAL3           7928
[04/21 19:55:30    212s] # METAL4           2675
[04/21 19:55:30    212s] # METAL5            775
[04/21 19:55:30    212s] #-----------------------
[04/21 19:55:30    212s] #                 77354 
[04/21 19:55:30    212s] #
[04/21 19:55:30    212s] #Total number of DRC violations = 0
[04/21 19:55:30    212s] #Total number of process antenna violations = 0
[04/21 19:55:30    212s] #Total number of net violated process antenna rule = 0
[04/21 19:55:30    212s] #
[04/21 19:55:30    212s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 88.13%
[04/21 19:55:30    212s] ### Time Record (Antenna Fixing) is uninstalled.
[04/21 19:55:30    212s] #
[04/21 19:55:30    212s] #Start litho Repair
[04/21 19:55:30    212s] ### Time Record (Data Preparation) is installed.
[04/21 19:55:30    212s] ### Time Record (Data Preparation) is uninstalled.
[04/21 19:55:30    212s] ### drc_pitch = 2360 (  2.3600 um) drc_range = 1045 (  1.0450 um) route_pitch = 1290 (  1.2900 um) patch_pitch = 6760 (  6.7600 um) top_route_layer = 6 top_pin_layer = 6
[04/21 19:55:30    212s] #start 1st optimization iteration ...
[04/21 19:55:30    212s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 88.13%
[04/21 19:55:30    212s] #   number of violations = 0
[04/21 19:55:30    212s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3072.18 (MB), peak = 3171.82 (MB)
[04/21 19:55:30    213s] #Complete Detail Routing.
[04/21 19:55:30    213s] #Total wire length = 333537 um.
[04/21 19:55:30    213s] #Total half perimeter of net bounding box = 269840 um.
[04/21 19:55:30    213s] #Total wire length on LAYER METAL1 = 9849 um.
[04/21 19:55:30    213s] #Total wire length on LAYER METAL2 = 96976 um.
[04/21 19:55:30    213s] #Total wire length on LAYER METAL3 = 100364 um.
[04/21 19:55:30    213s] #Total wire length on LAYER METAL4 = 68701 um.
[04/21 19:55:30    213s] #Total wire length on LAYER METAL5 = 41749 um.
[04/21 19:55:30    213s] #Total wire length on LAYER METAL6 = 15899 um.
[04/21 19:55:30    213s] #Total wire length on LAYER METAL7 = 0 um.
[04/21 19:55:30    213s] #Total number of vias = 77354
[04/21 19:55:30    213s] #Up-Via Summary (total 77354):
[04/21 19:55:30    213s] #           
[04/21 19:55:30    213s] #-----------------------
[04/21 19:55:30    213s] # METAL1          39397
[04/21 19:55:30    213s] # METAL2          26579
[04/21 19:55:30    213s] # METAL3           7928
[04/21 19:55:30    213s] # METAL4           2675
[04/21 19:55:30    213s] # METAL5            775
[04/21 19:55:30    213s] #-----------------------
[04/21 19:55:30    213s] #                 77354 
[04/21 19:55:30    213s] #
[04/21 19:55:30    213s] #Total number of DRC violations = 0
[04/21 19:55:30    213s] #Total number of process antenna violations = 0
[04/21 19:55:30    213s] #Total number of net violated process antenna rule = 0
[04/21 19:55:30    213s] #Complete litho Repair.
[04/21 19:55:30    213s] ### Time Record (Data Preparation) is installed.
[04/21 19:55:30    213s] ### Time Record (Data Preparation) is uninstalled.
[04/21 19:55:30    213s] ### Time Record (Post Route Via Swapping) is installed.
[04/21 19:55:30    213s] ### drc_pitch = 2360 (  2.3600 um) drc_range = 1045 (  1.0450 um) route_pitch = 1290 (  1.2900 um) patch_pitch = 6760 (  6.7600 um) top_route_layer = 6 top_pin_layer = 6
[04/21 19:55:30    213s] #
[04/21 19:55:30    213s] #Start Post Route via swapping...
[04/21 19:55:30    213s] #99.98% of area are rerouted by ECO routing.
[04/21 19:55:34    216s] #   number of violations = 0
[04/21 19:55:34    216s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3076.81 (MB), peak = 3171.82 (MB)
[04/21 19:55:34    216s] #CELL_VIEW ATmega328pb,init has no DRC violation.
[04/21 19:55:34    216s] #Total number of DRC violations = 0
[04/21 19:55:34    216s] #Total number of process antenna violations = 0
[04/21 19:55:34    216s] #Total number of net violated process antenna rule = 0
[04/21 19:55:34    216s] #Post Route via swapping is done.
[04/21 19:55:34    216s] ### Time Record (Post Route Via Swapping) is uninstalled.
[04/21 19:55:34    216s] #Total wire length = 333537 um.
[04/21 19:55:34    216s] #Total half perimeter of net bounding box = 269840 um.
[04/21 19:55:34    216s] #Total wire length on LAYER METAL1 = 9849 um.
[04/21 19:55:34    216s] #Total wire length on LAYER METAL2 = 96976 um.
[04/21 19:55:34    216s] #Total wire length on LAYER METAL3 = 100364 um.
[04/21 19:55:34    216s] #Total wire length on LAYER METAL4 = 68701 um.
[04/21 19:55:34    216s] #Total wire length on LAYER METAL5 = 41749 um.
[04/21 19:55:34    216s] #Total wire length on LAYER METAL6 = 15899 um.
[04/21 19:55:34    216s] #Total wire length on LAYER METAL7 = 0 um.
[04/21 19:55:34    216s] #Total number of vias = 77354
[04/21 19:55:34    216s] #Total number of multi-cut vias = 52216 ( 67.5%)
[04/21 19:55:34    216s] #Total number of single cut vias = 25138 ( 32.5%)
[04/21 19:55:34    216s] #Up-Via Summary (total 77354):
[04/21 19:55:34    216s] #                   single-cut          multi-cut      Total
[04/21 19:55:34    216s] #-----------------------------------------------------------
[04/21 19:55:34    216s] # METAL1         15544 ( 39.5%)     23853 ( 60.5%)      39397
[04/21 19:55:34    216s] # METAL2          7496 ( 28.2%)     19083 ( 71.8%)      26579
[04/21 19:55:34    216s] # METAL3          1656 ( 20.9%)      6272 ( 79.1%)       7928
[04/21 19:55:34    216s] # METAL4           336 ( 12.6%)      2339 ( 87.4%)       2675
[04/21 19:55:34    216s] # METAL5           106 ( 13.7%)       669 ( 86.3%)        775
[04/21 19:55:34    216s] #-----------------------------------------------------------
[04/21 19:55:34    216s] #                25138 ( 32.5%)     52216 ( 67.5%)      77354 
[04/21 19:55:34    216s] #
[04/21 19:55:34    216s] ### Time Record (Data Preparation) is installed.
[04/21 19:55:34    216s] ### Time Record (Data Preparation) is uninstalled.
[04/21 19:55:34    216s] ### Time Record (Post Route Wire Spreading) is installed.
[04/21 19:55:34    216s] ### drc_pitch = 2360 (  2.3600 um) drc_range = 1045 (  1.0450 um) route_pitch = 1290 (  1.2900 um) patch_pitch = 6760 (  6.7600 um) top_route_layer = 6 top_pin_layer = 6
[04/21 19:55:34    216s] #
[04/21 19:55:34    216s] #Start Post Route wire spreading..
[04/21 19:55:34    216s] ### Time Record (Data Preparation) is installed.
[04/21 19:55:34    216s] ### Time Record (Data Preparation) is uninstalled.
[04/21 19:55:34    216s] ### drc_pitch = 2360 (  2.3600 um) drc_range = 1045 (  1.0450 um) route_pitch = 1290 (  1.2900 um) patch_pitch = 6760 (  6.7600 um) top_route_layer = 6 top_pin_layer = 6
[04/21 19:55:34    216s] #
[04/21 19:55:34    216s] #Start DRC checking..
[04/21 19:55:36    218s] #   number of violations = 0
[04/21 19:55:36    218s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3077.12 (MB), peak = 3171.82 (MB)
[04/21 19:55:36    218s] #CELL_VIEW ATmega328pb,init has no DRC violation.
[04/21 19:55:36    218s] #Total number of DRC violations = 0
[04/21 19:55:36    218s] #Total number of process antenna violations = 0
[04/21 19:55:36    218s] #Total number of net violated process antenna rule = 0
[04/21 19:55:36    218s] ### Time Record (Data Preparation) is installed.
[04/21 19:55:36    218s] ### Time Record (Data Preparation) is uninstalled.
[04/21 19:55:36    218s] #
[04/21 19:55:36    218s] #Start data preparation for wire spreading...
[04/21 19:55:36    218s] #
[04/21 19:55:36    218s] #Data preparation is done on Mon Apr 21 19:55:36 2025
[04/21 19:55:36    218s] #
[04/21 19:55:36    218s] ### track-assign engine-init starts on Mon Apr 21 19:55:36 2025 with memory = 3073.37 (MB), peak = 3171.82 (MB)
[04/21 19:55:36    218s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB
[04/21 19:55:36    218s] #
[04/21 19:55:36    218s] #Start Post Route Wire Spread.
[04/21 19:55:36    218s] #Done with 2347 horizontal wires in 5 hboxes and 2307 vertical wires in 5 hboxes.
[04/21 19:55:36    218s] #Complete Post Route Wire Spread.
[04/21 19:55:36    218s] #
[04/21 19:55:36    218s] #Total wire length = 336493 um.
[04/21 19:55:36    218s] #Total half perimeter of net bounding box = 269840 um.
[04/21 19:55:36    218s] #Total wire length on LAYER METAL1 = 9912 um.
[04/21 19:55:36    218s] #Total wire length on LAYER METAL2 = 97275 um.
[04/21 19:55:36    218s] #Total wire length on LAYER METAL3 = 101272 um.
[04/21 19:55:36    218s] #Total wire length on LAYER METAL4 = 69692 um.
[04/21 19:55:36    218s] #Total wire length on LAYER METAL5 = 42238 um.
[04/21 19:55:36    218s] #Total wire length on LAYER METAL6 = 16104 um.
[04/21 19:55:36    218s] #Total wire length on LAYER METAL7 = 0 um.
[04/21 19:55:36    218s] #Total number of vias = 77354
[04/21 19:55:36    218s] #Total number of multi-cut vias = 52216 ( 67.5%)
[04/21 19:55:36    218s] #Total number of single cut vias = 25138 ( 32.5%)
[04/21 19:55:36    218s] #Up-Via Summary (total 77354):
[04/21 19:55:36    218s] #                   single-cut          multi-cut      Total
[04/21 19:55:36    218s] #-----------------------------------------------------------
[04/21 19:55:36    218s] # METAL1         15544 ( 39.5%)     23853 ( 60.5%)      39397
[04/21 19:55:36    218s] # METAL2          7496 ( 28.2%)     19083 ( 71.8%)      26579
[04/21 19:55:36    218s] # METAL3          1656 ( 20.9%)      6272 ( 79.1%)       7928
[04/21 19:55:36    218s] # METAL4           336 ( 12.6%)      2339 ( 87.4%)       2675
[04/21 19:55:36    218s] # METAL5           106 ( 13.7%)       669 ( 86.3%)        775
[04/21 19:55:36    218s] #-----------------------------------------------------------
[04/21 19:55:36    218s] #                25138 ( 32.5%)     52216 ( 67.5%)      77354 
[04/21 19:55:36    218s] #
[04/21 19:55:36    218s] ### Time Record (Data Preparation) is installed.
[04/21 19:55:36    218s] ### Time Record (Data Preparation) is uninstalled.
[04/21 19:55:36    218s] ### drc_pitch = 2360 (  2.3600 um) drc_range = 1045 (  1.0450 um) route_pitch = 1290 (  1.2900 um) patch_pitch = 6760 (  6.7600 um) top_route_layer = 6 top_pin_layer = 6
[04/21 19:55:36    218s] #
[04/21 19:55:36    218s] #Start DRC checking..
[04/21 19:55:38    220s] #   number of violations = 0
[04/21 19:55:38    220s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3077.12 (MB), peak = 3171.82 (MB)
[04/21 19:55:38    220s] #CELL_VIEW ATmega328pb,init has no DRC violation.
[04/21 19:55:38    220s] #Total number of DRC violations = 0
[04/21 19:55:38    220s] #Total number of process antenna violations = 0
[04/21 19:55:38    220s] #Total number of net violated process antenna rule = 0
[04/21 19:55:38    221s] #   number of violations = 0
[04/21 19:55:38    221s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3072.89 (MB), peak = 3171.82 (MB)
[04/21 19:55:38    221s] #CELL_VIEW ATmega328pb,init has no DRC violation.
[04/21 19:55:38    221s] #Total number of DRC violations = 0
[04/21 19:55:38    221s] #Total number of process antenna violations = 0
[04/21 19:55:38    221s] #Total number of net violated process antenna rule = 0
[04/21 19:55:38    221s] #Post Route wire spread is done.
[04/21 19:55:38    221s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[04/21 19:55:38    221s] #Total wire length = 336493 um.
[04/21 19:55:38    221s] #Total half perimeter of net bounding box = 269840 um.
[04/21 19:55:38    221s] #Total wire length on LAYER METAL1 = 9912 um.
[04/21 19:55:38    221s] #Total wire length on LAYER METAL2 = 97275 um.
[04/21 19:55:38    221s] #Total wire length on LAYER METAL3 = 101272 um.
[04/21 19:55:38    221s] #Total wire length on LAYER METAL4 = 69692 um.
[04/21 19:55:38    221s] #Total wire length on LAYER METAL5 = 42238 um.
[04/21 19:55:38    221s] #Total wire length on LAYER METAL6 = 16104 um.
[04/21 19:55:38    221s] #Total wire length on LAYER METAL7 = 0 um.
[04/21 19:55:38    221s] #Total number of vias = 77354
[04/21 19:55:38    221s] #Total number of multi-cut vias = 52216 ( 67.5%)
[04/21 19:55:38    221s] #Total number of single cut vias = 25138 ( 32.5%)
[04/21 19:55:38    221s] #Up-Via Summary (total 77354):
[04/21 19:55:38    221s] #                   single-cut          multi-cut      Total
[04/21 19:55:38    221s] #-----------------------------------------------------------
[04/21 19:55:38    221s] # METAL1         15544 ( 39.5%)     23853 ( 60.5%)      39397
[04/21 19:55:38    221s] # METAL2          7496 ( 28.2%)     19083 ( 71.8%)      26579
[04/21 19:55:38    221s] # METAL3          1656 ( 20.9%)      6272 ( 79.1%)       7928
[04/21 19:55:38    221s] # METAL4           336 ( 12.6%)      2339 ( 87.4%)       2675
[04/21 19:55:38    221s] # METAL5           106 ( 13.7%)       669 ( 86.3%)        775
[04/21 19:55:38    221s] #-----------------------------------------------------------
[04/21 19:55:38    221s] #                25138 ( 32.5%)     52216 ( 67.5%)      77354 
[04/21 19:55:38    221s] #
[04/21 19:55:39    221s] #detailRoute Statistics:
[04/21 19:55:39    221s] #Cpu time = 00:00:32
[04/21 19:55:39    221s] #Elapsed time = 00:00:32
[04/21 19:55:39    221s] #Increased memory = 18.97 (MB)
[04/21 19:55:39    221s] #Total memory = 3072.89 (MB)
[04/21 19:55:39    221s] #Peak memory = 3171.82 (MB)
[04/21 19:55:39    221s] ### global_detail_route design signature (71): route=1499183725 flt_obj=0 vio=1905142130 shield_wire=1
[04/21 19:55:39    221s] ### Time Record (DB Export) is installed.
[04/21 19:55:39    221s] ### export design design signature (72): route=1499183725 fixed_route=135552484 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1643464650 dirty_area=0 del_dirty_area=0 cell=1839228568 placement=218508096 pin_access=2111450244 inst_pattern=1 inst_orient=1 via=1510365010 routing_via=859507904 timing=135552484 sns=135552484
[04/21 19:55:39    221s] ### Time Record (DB Export) is uninstalled.
[04/21 19:55:39    221s] ### Time Record (Post Callback) is installed.
[04/21 19:55:39    221s] ### Time Record (Post Callback) is uninstalled.
[04/21 19:55:39    221s] #
[04/21 19:55:39    221s] #globalDetailRoute statistics:
[04/21 19:55:39    221s] #Cpu time = 00:00:40
[04/21 19:55:39    221s] #Elapsed time = 00:00:40
[04/21 19:55:39    221s] #Increased memory = 24.63 (MB)
[04/21 19:55:39    221s] #Total memory = 3069.30 (MB)
[04/21 19:55:39    221s] #Peak memory = 3171.82 (MB)
[04/21 19:55:39    221s] #Number of warnings = 22
[04/21 19:55:39    221s] #Total number of warnings = 91
[04/21 19:55:39    221s] #Number of fails = 0
[04/21 19:55:39    221s] #Total number of fails = 0
[04/21 19:55:39    221s] #Complete globalDetailRoute on Mon Apr 21 19:55:39 2025
[04/21 19:55:39    221s] #
[04/21 19:55:39    221s] ### import design signature (73): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2111450244 inst_pattern=1 inst_orient=1 via=1510365010 routing_via=859507904 timing=1 sns=1
[04/21 19:55:39    221s] ### Time Record (globalDetailRoute) is uninstalled.
[04/21 19:55:39    221s] #Default setup view is reset to view_ss_v1p08_125c.
[04/21 19:55:39    221s] #Default setup view is reset to view_ss_v1p08_125c.
[04/21 19:55:39    221s] AAE_INFO: Post Route call back at the end of routeDesign
[04/21 19:55:39    221s] #routeDesign: cpu time = 00:00:44, elapsed time = 00:00:44, memory = 3042.04 (MB), peak = 3171.82 (MB)
[04/21 19:55:39    221s] ### Time Record (routeDesign) is uninstalled.
[04/21 19:55:39    221s] #
[04/21 19:55:39    221s] #  Scalability Statistics
[04/21 19:55:39    221s] #
[04/21 19:55:39    221s] #----------------------------+---------+-------------+------------+
[04/21 19:55:39    221s] #  routeDesign               | cpu time| elapsed time| scalability|
[04/21 19:55:39    221s] #----------------------------+---------+-------------+------------+
[04/21 19:55:39    221s] #  Pre Callback              | 00:00:00|     00:00:00|         1.0|
[04/21 19:55:39    221s] #  Post Callback             | 00:00:00|     00:00:00|         1.0|
[04/21 19:55:39    221s] #  Timing Data Generation    | 00:00:02|     00:00:02|         1.0|
[04/21 19:55:39    221s] #  DB Import                 | 00:00:00|     00:00:00|         1.0|
[04/21 19:55:39    221s] #  DB Export                 | 00:00:00|     00:00:00|         1.0|
[04/21 19:55:39    221s] #  Cell Pin Access           | 00:00:01|     00:00:01|         1.0|
[04/21 19:55:39    221s] #  Data Preparation          | 00:00:00|     00:00:00|         1.0|
[04/21 19:55:39    221s] #  Global Routing            | 00:00:04|     00:00:04|         1.0|
[04/21 19:55:39    221s] #  Track Assignment          | 00:00:01|     00:00:01|         1.0|
[04/21 19:55:39    221s] #  Detail Routing            | 00:00:25|     00:00:25|         1.0|
[04/21 19:55:39    221s] #  Antenna Fixing            | 00:00:02|     00:00:02|         1.0|
[04/21 19:55:39    221s] #  Post Route Via Swapping   | 00:00:04|     00:00:04|         1.0|
[04/21 19:55:39    221s] #  Post Route Wire Spreading | 00:00:04|     00:00:04|         1.0|
[04/21 19:55:39    221s] #  Entire Command            | 00:00:44|     00:00:44|         1.0|
[04/21 19:55:39    221s] #----------------------------+---------+-------------+------------+
[04/21 19:55:39    221s] #
[04/21 19:55:39    221s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/21 19:55:39    221s] rc_worst has no qx tech file defined
[04/21 19:55:39    221s] *** RouteDesign #1 [finish] (route_opt_design #1) : cpu/real = 0:00:44.4/0:00:44.4 (1.0), totSession cpu/real = 0:03:41.5/0:06:02.9 (0.6), mem = 3165.6M
[04/21 19:55:39    221s] 
[04/21 19:55:39    221s] =============================================================================================
[04/21 19:55:39    221s]  Step TAT Report : RouteDesign #1 / route_opt_design #1                         23.30-p003_1
[04/21 19:55:39    221s] =============================================================================================
[04/21 19:55:39    221s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:55:39    221s] ---------------------------------------------------------------------------------------------
[04/21 19:55:39    221s] [ EarlyGlobalRoute       ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 19:55:39    221s] [ GlobalRoute            ]      2   0:00:04.1  (   9.2 % )     0:00:04.1 /  0:00:04.1    1.0
[04/21 19:55:39    221s] [ DetailRoute            ]      2   0:00:25.1  (  56.5 % )     0:00:25.1 /  0:00:25.0    1.0
[04/21 19:55:39    221s] [ ExtractRC              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[04/21 19:55:39    221s] [ FullDelayCalc          ]      1   0:00:01.1  (   2.6 % )     0:00:01.1 /  0:00:01.1    1.0
[04/21 19:55:39    221s] [ MISC                   ]          0:00:13.8  (  31.2 % )     0:00:13.8 /  0:00:13.9    1.0
[04/21 19:55:39    221s] ---------------------------------------------------------------------------------------------
[04/21 19:55:39    221s]  RouteDesign #1 TOTAL               0:00:44.4  ( 100.0 % )     0:00:44.4 /  0:00:44.4    1.0
[04/21 19:55:39    221s] ---------------------------------------------------------------------------------------------
[04/21 19:55:39    221s] 
[04/21 19:55:39    221s] *** Enable all active views. ***
[04/21 19:55:39    221s] 
[04/21 19:55:39    221s] Optimization is working on the following views:
[04/21 19:55:39    221s]   Setup views: view_ss_v1p08_125c view_ff_v1p32 
[04/21 19:55:39    221s]   Hold  views:  view_ff_v1p32
[04/21 19:55:39    221s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3042.0M, totSessionCpu=0:03:42 **
[04/21 19:55:39    221s] 
[04/21 19:55:39    221s] Active Setup views: view_ss_v1p08_125c view_ff_v1p32 
[04/21 19:55:39    221s] *** InitOpt #1 [begin] (route_opt_design #1) : totSession cpu/real = 0:03:41.5/0:06:02.9 (0.6), mem = 3165.6M
[04/21 19:55:39    221s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/21 19:55:39    221s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[04/21 19:55:39    221s] Need call spDPlaceInit before registerPrioInstLoc.
[04/21 19:55:39    221s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/21 19:55:39    221s] Switching SI Aware to true by default in postroute mode   
[04/21 19:55:39    221s] AAE_INFO: switching setDelayCal -siAware from false to true ...
[04/21 19:55:39    221s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[04/21 19:55:39    221s] OPERPROF: Starting DPlace-Init at level 1, MEM:3184.2M, EPOCH TIME: 1745240139.439762
[04/21 19:55:39    221s] Processing tracks to init pin-track alignment.
[04/21 19:55:39    221s] z: 2, totalTracks: 1
[04/21 19:55:39    221s] z: 4, totalTracks: 1
[04/21 19:55:39    221s] z: 6, totalTracks: 1
[04/21 19:55:39    221s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:55:39    221s] Cell ATmega328pb LLGs are deleted
[04/21 19:55:39    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:55:39    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:55:39    221s] # Building ATmega328pb llgBox search-tree.
[04/21 19:55:39    221s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3184.2M, EPOCH TIME: 1745240139.443372
[04/21 19:55:39    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:55:39    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:55:39    221s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3184.2M, EPOCH TIME: 1745240139.443600
[04/21 19:55:39    221s] Max number of tech site patterns supported in site array is 256.
[04/21 19:55:39    221s] Core basic site is HD_CoreSite
[04/21 19:55:39    221s] After signature check, allow fast init is false, keep pre-filter is true.
[04/21 19:55:39    221s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/21 19:55:39    221s] SiteArray: non-trimmed site array dimensions = 122 x 995
[04/21 19:55:39    221s] SiteArray: use 626,688 bytes
[04/21 19:55:39    221s] SiteArray: current memory after site array memory allocation 3184.2M
[04/21 19:55:39    221s] SiteArray: FP blocked sites are writable
[04/21 19:55:39    221s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/21 19:55:39    221s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3184.2M, EPOCH TIME: 1745240139.451347
[04/21 19:55:39    221s] Process 133 wires and vias for routing blockage analysis
[04/21 19:55:39    221s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.000, MEM:3184.2M, EPOCH TIME: 1745240139.451420
[04/21 19:55:39    221s] SiteArray: number of non floorplan blocked sites for llg default is 121390
[04/21 19:55:39    221s] Atter site array init, number of instance map data is 0.
[04/21 19:55:39    221s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.008, REAL:0.008, MEM:3184.2M, EPOCH TIME: 1745240139.451658
[04/21 19:55:39    221s] 
[04/21 19:55:39    221s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:55:39    221s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:55:39    221s] OPERPROF:     Starting CMU at level 3, MEM:3184.2M, EPOCH TIME: 1745240139.452305
[04/21 19:55:39    221s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3184.2M, EPOCH TIME: 1745240139.452758
[04/21 19:55:39    221s] 
[04/21 19:55:39    221s] Bad Lib Cell Checking (CMU) is done! (0)
[04/21 19:55:39    221s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:3184.2M, EPOCH TIME: 1745240139.453168
[04/21 19:55:39    221s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3184.2M, EPOCH TIME: 1745240139.453187
[04/21 19:55:39    221s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3184.2M, EPOCH TIME: 1745240139.453231
[04/21 19:55:39    221s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3184.2MB).
[04/21 19:55:39    221s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:3184.2M, EPOCH TIME: 1745240139.454613
[04/21 19:55:39    221s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3184.2M, EPOCH TIME: 1745240139.454708
[04/21 19:55:39    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:55:39    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:55:39    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:55:39    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:55:39    221s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.024, REAL:0.024, MEM:3184.2M, EPOCH TIME: 1745240139.478349
[04/21 19:55:39    221s] 
[04/21 19:55:39    221s] Creating Lib Analyzer ...
[04/21 19:55:39    221s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[04/21 19:55:39    221s] Type 'man IMPOPT-7077' for more detail.
[04/21 19:55:39    221s] Total number of usable buffers from Lib Analyzer: 38 ( CLKBUFHDV2 CLKBUFHDV1 CLKBUFHDV0 BUFHDVL BUFHDV2RD BUFHDV2 BUFHDV1RD BUFHDV1 BUFHDV0RD BUFHDV0 CLKBUFHDV4 CLKBUFHDV3 BUFHDV4 BUFHDV3RD BUFHDV3 BUFHDV4RD CLKBUFHDV6 BUFHDV6RD BUFHDV6 DEL1HDV4 CLKBUFHDV8 BUFHDV8 BUFHDV8RD CLKBUFHDV12 BUFHDV12 CLKBUFHDV16 BUFHDV12RD BUFHDV16 CLKBUFHDV20 BUFHDV20 BUFHDV16RD CLKBUFHDV24 BUFHDV24 BUFHDV20RD CLKBUFHDV32 BUFHDV24RD BUFHDV32 BUFHDV32RD)
[04/21 19:55:39    221s] Total number of usable inverters from Lib Analyzer: 24 ( INHDVL INHDV2 INHDV1 INHDV0 CLKINHDV2 CLKINHDV1 CLKINHDV0 INHDV4 INHDV3 CLKINHDV4 CLKINHDV3 INHDV6 CLKINHDV6 INHDV8 CLKINHDV8 INHDV12 CLKINHDV12 CLKINHDV16 INHDV16 CLKINHDV20 INHDV20 CLKINHDV24 INHDV24 INHDV32)
[04/21 19:55:39    221s] Total number of usable delay cells from Lib Analyzer: 15 ( DEL1HDV2 DEL1HDV1 DEL1HDV0 DEL2HDV2 DEL2HDV1 DEL2HDV0 DEL3HDV2 DEL3HDV1 DEL3HDV0 DEL2HDV4 DEL4HDV2 DEL4HDV1 DEL4HDV0 DEL3HDV4 DEL4HDV4)
[04/21 19:55:39    221s] 
[04/21 19:55:39    221s] {RT rc_worst 0 2 5  0}
[04/21 19:55:40    222s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:42 mem=3190.2M
[04/21 19:55:40    222s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:42 mem=3190.2M
[04/21 19:55:40    222s] Creating Lib Analyzer, finished. 
[04/21 19:55:40    222s] Effort level <high> specified for reg2reg path_group
[04/21 19:55:40    222s] Effort level <high> specified for reg2cgate path_group
[04/21 19:55:40    222s] **WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[04/21 19:55:40    222s] **INFO: Using Advanced Metric Collection system.
[04/21 19:55:40    222s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 3079.4M, totSessionCpu=0:03:42 **
[04/21 19:55:40    222s] Existing Dirty Nets : 0
[04/21 19:55:40    222s] New Signature Flow (optDesignCheckOptions) ....
[04/21 19:55:40    222s] #Taking db snapshot
[04/21 19:55:40    222s] #Taking db snapshot ... done
[04/21 19:55:40    222s] #optDebug: { P: 90 W: 2201 FE: standard PE: none LDR: 1}
[04/21 19:55:40    222s]  Initial DC engine is -> aae
[04/21 19:55:40    222s]  
[04/21 19:55:40    222s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[04/21 19:55:40    222s]  
[04/21 19:55:40    222s]  
[04/21 19:55:40    222s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[04/21 19:55:40    222s]  
[04/21 19:55:40    222s] Reset EOS DB
[04/21 19:55:40    222s] Ignoring AAE DB Resetting ...
[04/21 19:55:40    222s]  Set Options for AAE Based Opt flow 
[04/21 19:55:40    222s] *** optDesign -postRoute ***
[04/21 19:55:40    222s] DRC Margin: user margin 0.0; extra margin 0
[04/21 19:55:40    222s] Setup Target Slack: user slack 0
[04/21 19:55:40    222s] Hold Target Slack: user slack 0
[04/21 19:55:40    222s] Opt: RC extraction mode changed to 'detail'
[04/21 19:55:40    222s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3192.2M, EPOCH TIME: 1745240140.257786
[04/21 19:55:40    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:55:40    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:55:40    222s] 
[04/21 19:55:40    222s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:55:40    222s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:55:40    222s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.008, MEM:3192.2M, EPOCH TIME: 1745240140.265713
[04/21 19:55:40    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:55:40    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:55:40    222s] *** InitOpt #1 [finish] (route_opt_design #1) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:03:42.5/0:06:03.9 (0.6), mem = 3192.2M
[04/21 19:55:40    222s] 
[04/21 19:55:40    222s] =============================================================================================
[04/21 19:55:40    222s]  Step TAT Report : InitOpt #1 / route_opt_design #1                             23.30-p003_1
[04/21 19:55:40    222s] =============================================================================================
[04/21 19:55:40    222s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:55:40    222s] ---------------------------------------------------------------------------------------------
[04/21 19:55:40    222s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  61.5 % )     0:00:00.6 /  0:00:00.6    1.0
[04/21 19:55:40    222s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:55:40    222s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:55:40    222s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.7
[04/21 19:55:40    222s] [ MISC                   ]          0:00:00.4  (  37.0 % )     0:00:00.4 /  0:00:00.4    1.0
[04/21 19:55:40    222s] ---------------------------------------------------------------------------------------------
[04/21 19:55:40    222s]  InitOpt #1 TOTAL                   0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[04/21 19:55:40    222s] ---------------------------------------------------------------------------------------------
[04/21 19:55:40    222s] 
[04/21 19:55:40    222s] ** INFO : this run is activating 'postRoute' automaton
[04/21 19:55:40    222s]  ReSet Options after AAE Based Opt flow 
[04/21 19:55:40    222s] 
[04/21 19:55:40    222s] TimeStamp Deleting Cell Server Begin ...
[04/21 19:55:40    222s] Deleting Lib Analyzer.
[04/21 19:55:40    222s] 
[04/21 19:55:40    222s] TimeStamp Deleting Cell Server End ...
[04/21 19:55:40    222s] Multi-VT timing optimization disabled based on library information.
[04/21 19:55:40    222s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/21 19:55:40    222s] 
[04/21 19:55:40    222s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/21 19:55:40    222s] Summary for sequential cells identification: 
[04/21 19:55:40    222s]   Identified SBFF number: 158
[04/21 19:55:40    222s]   Identified MBFF number: 0
[04/21 19:55:40    222s]   Identified SB Latch number: 24
[04/21 19:55:40    222s]   Identified MB Latch number: 0
[04/21 19:55:40    222s]   Not identified SBFF number: 0
[04/21 19:55:40    222s]   Not identified MBFF number: 0
[04/21 19:55:40    222s]   Not identified SB Latch number: 0
[04/21 19:55:40    222s]   Not identified MB Latch number: 0
[04/21 19:55:40    222s]   Number of sequential cells which are not FFs: 26
[04/21 19:55:40    222s]  Visiting view : view_ss_v1p08_125c
[04/21 19:55:40    222s]    : PowerDomain = none : Weighted F : unweighted  = 79.20 (1.000) with rcCorner = 0
[04/21 19:55:40    222s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:55:40    222s]  Visiting view : view_ff_v1p32
[04/21 19:55:40    222s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = 1
[04/21 19:55:40    222s]    : PowerDomain = none : Weighted F : unweighted  = 25.20 (1.000) with rcCorner = -1
[04/21 19:55:40    222s]  Visiting view : view_ss_v1p08_125c
[04/21 19:55:40    222s]    : PowerDomain = none : Weighted F : unweighted  = 79.20 (1.000) with rcCorner = 0
[04/21 19:55:40    222s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:55:40    222s]  Visiting view : view_ff_v1p32
[04/21 19:55:40    222s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = 1
[04/21 19:55:40    222s]    : PowerDomain = none : Weighted F : unweighted  = 25.20 (1.000) with rcCorner = -1
[04/21 19:55:40    222s] TLC MultiMap info (StdDelay):
[04/21 19:55:40    222s]   : delay_corner_ff_v1p32 + scc013ull_hd_rvt_ff_v1p32_-40c_basic + 1 + no RcCorner := 25.2ps
[04/21 19:55:40    222s]   : delay_corner_ff_v1p32 + scc013ull_hd_rvt_ff_v1p32_-40c_basic + 1 + rc_best := 26.5ps
[04/21 19:55:40    222s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + no RcCorner := 71.4ps
[04/21 19:55:40    222s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + rc_worst := 79.2ps
[04/21 19:55:40    222s]  Setting StdDelay to: 79.2ps
[04/21 19:55:40    222s] 
[04/21 19:55:40    222s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/21 19:55:40    222s] 
[04/21 19:55:40    222s] TimeStamp Deleting Cell Server Begin ...
[04/21 19:55:40    222s] 
[04/21 19:55:40    222s] TimeStamp Deleting Cell Server End ...
[04/21 19:55:40    222s]  Initial DC engine is -> aae
[04/21 19:55:40    222s]  
[04/21 19:55:40    222s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[04/21 19:55:40    222s]  
[04/21 19:55:40    222s]  
[04/21 19:55:40    222s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[04/21 19:55:40    222s]  
[04/21 19:55:40    222s] Reset EOS DB
[04/21 19:55:40    222s] Ignoring AAE DB Resetting ...
[04/21 19:55:40    222s]  Set Options for AAE Based Opt flow 
[04/21 19:55:40    222s] **INFO: flowCheckPoint #2 InitialSummary
[04/21 19:55:40    222s] Extraction called for design 'ATmega328pb' of instances=9899 and nets=10595 using extraction engine 'postRoute' at effort level 'low' .
[04/21 19:55:40    222s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/21 19:55:40    222s] Type 'man IMPEXT-3530' for more detail.
[04/21 19:55:40    222s] PostRoute (effortLevel low) RC Extraction called for design ATmega328pb.
[04/21 19:55:40    222s] RC Extraction called in multi-corner(2) mode.
[04/21 19:55:40    222s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/21 19:55:40    222s] Type 'man IMPEXT-6197' for more detail.
[04/21 19:55:40    222s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[04/21 19:55:40    222s] * Layer Id             : 1 - M1
[04/21 19:55:40    222s]       Thickness        : 0.26
[04/21 19:55:40    222s]       Min Width        : 0.16
[04/21 19:55:40    222s]       Layer Dielectric : 4.1
[04/21 19:55:40    222s] * Layer Id             : 2 - M2
[04/21 19:55:40    222s]       Thickness        : 0.385
[04/21 19:55:40    222s]       Min Width        : 0.2
[04/21 19:55:40    222s]       Layer Dielectric : 4.1
[04/21 19:55:40    222s] * Layer Id             : 3 - M3
[04/21 19:55:40    222s]       Thickness        : 0.385
[04/21 19:55:40    222s]       Min Width        : 0.2
[04/21 19:55:40    222s]       Layer Dielectric : 4.1
[04/21 19:55:40    222s] * Layer Id             : 4 - M4
[04/21 19:55:40    222s]       Thickness        : 0.385
[04/21 19:55:40    222s]       Min Width        : 0.2
[04/21 19:55:40    222s]       Layer Dielectric : 4.1
[04/21 19:55:40    222s] * Layer Id             : 5 - M5
[04/21 19:55:40    222s]       Thickness        : 0.385
[04/21 19:55:40    222s]       Min Width        : 0.2
[04/21 19:55:40    222s]       Layer Dielectric : 4.1
[04/21 19:55:40    222s] * Layer Id             : 6 - M6
[04/21 19:55:40    222s]       Thickness        : 0.385
[04/21 19:55:40    222s]       Min Width        : 0.2
[04/21 19:55:40    222s]       Layer Dielectric : 4.1
[04/21 19:55:40    222s] * Layer Id             : 7 - M7
[04/21 19:55:40    222s]       Thickness        : 0.9
[04/21 19:55:40    222s]       Min Width        : 0.42
[04/21 19:55:40    222s]       Layer Dielectric : 4.1
[04/21 19:55:40    222s] extractDetailRC Option : -outfile /nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/ATmega328pb_2911417_tNwU4i.rcdb.d  -basic
[04/21 19:55:40    222s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[04/21 19:55:40    222s]       RC Corner Indexes            0       1   
[04/21 19:55:40    222s] Capacitance Scaling Factor   : 0.96023 0.96023 
[04/21 19:55:40    222s] Coupling Cap. Scaling Factor : 1.22327 1.22327 
[04/21 19:55:40    222s] Resistance Scaling Factor    : 1.34236 1.34236 
[04/21 19:55:40    222s] Clock Cap. Scaling Factor    : 0.96912 0.96912 
[04/21 19:55:40    222s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[04/21 19:55:40    222s] Shrink Factor                : 1.00000
[04/21 19:55:40    222s] eee: RC Grid memory freed = 16464 (14 X 14 X 7 X 12b)
[04/21 19:55:40    222s] eee: RC Grid memory allocated = 16464 (14 X 14 X 7 X 12b)
[04/21 19:55:40    222s] eee: pegSigSF=1.070000
[04/21 19:55:40    222s] Initializing multi-corner resistance tables ...
[04/21 19:55:40    222s] eee: Grid unit RC data computation started
[04/21 19:55:40    222s] eee: Grid unit RC data computation completed
[04/21 19:55:40    222s] eee: l=1 avDens=0.138245 usedTrk=1869.071678 availTrk=13520.000000 sigTrk=1869.071678
[04/21 19:55:40    222s] eee: l=2 avDens=0.224936 usedTrk=3005.149116 availTrk=13360.000000 sigTrk=3005.149116
[04/21 19:55:40    222s] eee: l=3 avDens=0.234201 usedTrk=3128.928319 availTrk=13360.000000 sigTrk=3128.928319
[04/21 19:55:40    222s] eee: l=4 avDens=0.170886 usedTrk=2132.661156 availTrk=12480.000000 sigTrk=2132.661156
[04/21 19:55:40    222s] eee: l=5 avDens=0.110725 usedTrk=1275.556305 availTrk=11520.000000 sigTrk=1275.556305
[04/21 19:55:40    222s] eee: l=6 avDens=0.069699 usedTrk=618.923689 availTrk=8880.000000 sigTrk=618.923689
[04/21 19:55:40    222s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/21 19:55:40    222s] eee: LAM-FP: thresh=1 ; dimX=1035.000000 ; dimY=1016.000000 ; multX=1.000000 ; multY=1.000000 ; minP=410 ; fpMult=1.000000 ;
[04/21 19:55:40    222s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.285958 uaWl=1.000000 uaWlH=0.385400 aWlH=0.000000 lMod=0 pMax=0.865800 pMod=80 pModAss=50 wcR=0.600000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.500000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[04/21 19:55:40    222s] eee: NetCapCache creation started. (Current Mem: 3192.211M) 
[04/21 19:55:40    222s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3192.211M) 
[04/21 19:55:40    222s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(424.350000, 416.560000)], Layers = [f(7) b(0)], Grid size = 32.800000 um, Grid Dim = (13 X 13)
[04/21 19:55:40    222s] eee: Metal Layers Info:
[04/21 19:55:40    222s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:55:40    222s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[04/21 19:55:40    222s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:55:40    222s] eee: |   METAL1 |   1 |   0.160 |   0.170 |   0.410 |  0.000 |   0.83 | H | 0 |  1 |
[04/21 19:55:40    222s] eee: |   METAL2 |   2 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:55:40    222s] eee: |   METAL3 |   3 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:55:40    222s] eee: |   METAL4 |   4 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:55:40    222s] eee: |   METAL5 |   5 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:55:40    222s] eee: |   METAL6 |   6 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:55:40    222s] eee: |   METAL7 |   7 |   0.420 |   0.420 |   1.025 |  0.000 |   0.06 | H | 0 |  1 |
[04/21 19:55:40    222s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:55:40    222s] eee: uC/uR for corner rc_worst, min-width/min-spacing, 30 perc over/under densities.
[04/21 19:55:40    222s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3192.2M)
[04/21 19:55:40    222s] Creating parasitic data file '/nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/ATmega328pb_2911417_tNwU4i.rcdb.d' for storing RC.
[04/21 19:55:40    222s] Extracted 10.0011% (CPU Time= 0:00:00.1  MEM= 3240.2M)
[04/21 19:55:40    222s] Extracted 20.0012% (CPU Time= 0:00:00.1  MEM= 3240.2M)
[04/21 19:55:40    222s] Extracted 30.0014% (CPU Time= 0:00:00.1  MEM= 3240.2M)
[04/21 19:55:40    222s] Extracted 40.0016% (CPU Time= 0:00:00.2  MEM= 3240.2M)
[04/21 19:55:40    222s] Extracted 50.0018% (CPU Time= 0:00:00.2  MEM= 3240.2M)
[04/21 19:55:40    222s] Extracted 60.0011% (CPU Time= 0:00:00.2  MEM= 3240.2M)
[04/21 19:55:40    222s] Extracted 70.0012% (CPU Time= 0:00:00.2  MEM= 3240.2M)
[04/21 19:55:40    222s] Extracted 80.0014% (CPU Time= 0:00:00.3  MEM= 3240.2M)
[04/21 19:55:40    222s] Extracted 90.0016% (CPU Time= 0:00:00.3  MEM= 3244.2M)
[04/21 19:55:40    223s] Extracted 100% (CPU Time= 0:00:00.5  MEM= 3244.2M)
[04/21 19:55:40    223s] eee: RC Grid memory freed = 16464 (14 X 14 X 7 X 12b)
[04/21 19:55:40    223s] Number of Extracted Resistors     : 197632
[04/21 19:55:40    223s] Number of Extracted Ground Cap.   : 199925
[04/21 19:55:40    223s] Number of Extracted Coupling Cap. : 448344
[04/21 19:55:40    223s] Opening parasitic data file '/nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/ATmega328pb_2911417_tNwU4i.rcdb.d' for reading (mem: 3220.211M)
[04/21 19:55:40    223s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[04/21 19:55:40    223s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3220.2M)
[04/21 19:55:40    223s] Creating parasitic data file '/nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/ATmega328pb_2911417_tNwU4i.rcdb_Filter.rcdb.d' for storing RC.
[04/21 19:55:40    223s] Closing parasitic data file '/nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/ATmega328pb_2911417_tNwU4i.rcdb.d': 10015 access done (mem: 3224.211M)
[04/21 19:55:40    223s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3224.211M)
[04/21 19:55:40    223s] Opening parasitic data file '/nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/ATmega328pb_2911417_tNwU4i.rcdb.d' for reading (mem: 3224.211M)
[04/21 19:55:40    223s] processing rcdb (/nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/ATmega328pb_2911417_tNwU4i.rcdb.d) for hinst (top) of cell (ATmega328pb);
[04/21 19:55:40    223s] Closing parasitic data file '/nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/ATmega328pb_2911417_tNwU4i.rcdb.d': 0 access done (mem: 3224.211M)
[04/21 19:55:40    223s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=3224.211M)
[04/21 19:55:40    223s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 3224.211M)
[04/21 19:55:40    223s] Opening parasitic data file '/nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/ATmega328pb_2911417_tNwU4i.rcdb.d' for reading (mem: 3224.211M)
[04/21 19:55:40    223s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3224.2M)
[04/21 19:55:40    223s] eee: RC Grid memory allocated = 16464 (14 X 14 X 7 X 12b)
[04/21 19:55:41    223s] eee: pegSigSF=1.070000
[04/21 19:55:41    223s] Initializing multi-corner resistance tables ...
[04/21 19:55:41    223s] eee: Grid unit RC data computation started
[04/21 19:55:41    223s] eee: Grid unit RC data computation completed
[04/21 19:55:41    223s] eee: l=1 avDens=0.138245 usedTrk=1869.071678 availTrk=13520.000000 sigTrk=1869.071678
[04/21 19:55:41    223s] eee: l=2 avDens=0.224936 usedTrk=3005.149116 availTrk=13360.000000 sigTrk=3005.149116
[04/21 19:55:41    223s] eee: l=3 avDens=0.234201 usedTrk=3128.928319 availTrk=13360.000000 sigTrk=3128.928319
[04/21 19:55:41    223s] eee: l=4 avDens=0.170886 usedTrk=2132.661156 availTrk=12480.000000 sigTrk=2132.661156
[04/21 19:55:41    223s] eee: l=5 avDens=0.110725 usedTrk=1275.556305 availTrk=11520.000000 sigTrk=1275.556305
[04/21 19:55:41    223s] eee: l=6 avDens=0.069699 usedTrk=618.923689 availTrk=8880.000000 sigTrk=618.923689
[04/21 19:55:41    223s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/21 19:55:41    223s] eee: LAM-FP: thresh=1 ; dimX=1035.000000 ; dimY=1016.000000 ; multX=1.000000 ; multY=1.000000 ; minP=410 ; fpMult=1.000000 ;
[04/21 19:55:41    223s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.285958 uaWl=1.000000 uaWlH=0.385400 aWlH=0.000000 lMod=0 pMax=0.865800 pMod=80 pModAss=50 wcR=0.600000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.500000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[04/21 19:55:41    223s] eee: NetCapCache creation started. (Current Mem: 3224.211M) 
[04/21 19:55:41    223s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3224.211M) 
[04/21 19:55:41    223s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(424.350000, 416.560000)], Layers = [f(7) b(0)], Grid size = 32.800000 um, Grid Dim = (13 X 13)
[04/21 19:55:41    223s] eee: Metal Layers Info:
[04/21 19:55:41    223s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:55:41    223s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[04/21 19:55:41    223s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:55:41    223s] eee: |   METAL1 |   1 |   0.160 |   0.170 |   0.410 |  0.000 |   0.83 | H | 0 |  1 |
[04/21 19:55:41    223s] eee: |   METAL2 |   2 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:55:41    223s] eee: |   METAL3 |   3 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:55:41    223s] eee: |   METAL4 |   4 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:55:41    223s] eee: |   METAL5 |   5 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:55:41    223s] eee: |   METAL6 |   6 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:55:41    223s] eee: |   METAL7 |   7 |   0.420 |   0.420 |   1.025 |  0.000 |   0.06 | H | 0 |  1 |
[04/21 19:55:41    223s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:55:41    223s] eee: uC/uR for corner rc_worst, min-width/min-spacing, 30 perc over/under densities.
[04/21 19:55:41    223s] ** INFO: Initializing Glitch Interface
[04/21 19:55:41    223s] AAE DB initialization (MEM=3246.29 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/21 19:55:41    223s] ** INFO: Initializing Glitch Cache
[04/21 19:55:41    223s] Starting delay calculation for Setup views
[04/21 19:55:41    223s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/21 19:55:41    223s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[04/21 19:55:41    223s] AAE DB initialization (MEM=3244.29 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/21 19:55:41    223s] AAE_INFO: resetNetProps viewIdx 0 
[04/21 19:55:41    223s] AAE_INFO: resetNetProps viewIdx 1 
[04/21 19:55:41    223s] Starting SI iteration 1 using Infinite Timing Windows
[04/21 19:55:41    223s] #################################################################################
[04/21 19:55:41    223s] # Design Stage: PostRoute
[04/21 19:55:41    223s] # Design Name: ATmega328pb
[04/21 19:55:41    223s] # Design Mode: 90nm
[04/21 19:55:41    223s] # Analysis Mode: MMMC OCV 
[04/21 19:55:41    223s] # Parasitics Mode: SPEF/RCDB 
[04/21 19:55:41    223s] # Signoff Settings: SI On 
[04/21 19:55:41    223s] #################################################################################
[04/21 19:55:41    223s] AAE_INFO: 1 threads acquired from CTE.
[04/21 19:55:41    223s] Setting infinite Tws ...
[04/21 19:55:41    223s] First Iteration Infinite Tw... 
[04/21 19:55:41    223s] Calculate early delays in OCV mode...
[04/21 19:55:41    223s] Calculate late delays in OCV mode...
[04/21 19:55:41    223s] Calculate early delays in OCV mode...
[04/21 19:55:41    223s] Calculate late delays in OCV mode...
[04/21 19:55:41    223s] Topological Sorting (REAL = 0:00:00.0, MEM = 3257.1M, InitMEM = 3257.1M)
[04/21 19:55:41    223s] Start delay calculation (fullDC) (1 T). (MEM=3072.95)
[04/21 19:55:41    223s] Start AAE Lib Loading. (MEM=3257.09)
[04/21 19:55:41    223s] End AAE Lib Loading. (MEM=3477.16 CPU=0:00:00.0 Real=0:00:00.0)
[04/21 19:55:41    223s] End AAE Lib Interpolated Model. (MEM=3477.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:55:43    225s] Total number of fetched objects 10047
[04/21 19:55:43    225s] AAE_INFO-618: Total number of nets in the design is 10595,  96.4 percent of the nets selected for SI analysis
[04/21 19:55:44    226s] Total number of fetched objects 10047
[04/21 19:55:44    226s] AAE_INFO-618: Total number of nets in the design is 10595,  96.4 percent of the nets selected for SI analysis
[04/21 19:55:44    226s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:55:44    227s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:55:44    227s] End delay calculation. (MEM=3152.74 CPU=0:00:03.3 REAL=0:00:03.0)
[04/21 19:55:44    227s] End delay calculation (fullDC). (MEM=3035.25 CPU=0:00:03.6 REAL=0:00:03.0)
[04/21 19:55:44    227s] Save waveform /nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/.AAE_p5NBYo/.AAE_2911417/waveform.data...
[04/21 19:55:44    227s] *** CDM Built up (cpu=0:00:03.7  real=0:00:03.0  mem= 3610.9M) ***
[04/21 19:55:45    227s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3626.9M)
[04/21 19:55:45    227s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/21 19:55:45    227s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3626.9M)
[04/21 19:55:45    227s] 
[04/21 19:55:45    227s] Executing IPO callback for view pruning (simultaneousMode=0)..
[04/21 19:55:45    227s] ** INFO: Initializing Glitch Interface
[04/21 19:55:45    227s] 
[04/21 19:55:45    227s] Active setup views:
[04/21 19:55:45    227s]  view_ss_v1p08_125c
[04/21 19:55:45    227s]   Dominating endpoints: 33
[04/21 19:55:45    227s]   Dominating TNS: -74.516
[04/21 19:55:45    227s] 
[04/21 19:55:45    227s] Suppress "**WARN ..." messages.
[04/21 19:55:45    227s] Un-suppress "**WARN ..." messages.
[04/21 19:55:45    227s] 
[04/21 19:55:45    227s] Optimization is working on the following views:
[04/21 19:55:45    227s]   Setup views: view_ss_v1p08_125c 
[04/21 19:55:45    227s]   Hold  views: view_ss_v1p08_125c 
[04/21 19:55:45    227s] Starting SI iteration 2
[04/21 19:55:45    227s] Calculate early delays in OCV mode...
[04/21 19:55:45    227s] Calculate late delays in OCV mode...
[04/21 19:55:45    227s] Start delay calculation (fullDC) (1 T). (MEM=3133.44)
[04/21 19:55:45    227s] End AAE Lib Interpolated Model. (MEM=3587.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:55:45    228s] Glitch Analysis: View view_ss_v1p08_125c -- Total Number of Nets Skipped = 0. 
[04/21 19:55:45    228s] Glitch Analysis: View view_ss_v1p08_125c -- Total Number of Nets Analyzed = 0. 
[04/21 19:55:45    228s] Total number of fetched objects 10047
[04/21 19:55:45    228s] AAE_INFO-618: Total number of nets in the design is 10595,  0.3 percent of the nets selected for SI analysis
[04/21 19:55:45    228s] End delay calculation. (MEM=3149.27 CPU=0:00:00.0 REAL=0:00:00.0)
[04/21 19:55:45    228s] End delay calculation (fullDC). (MEM=3149.27 CPU=0:00:00.0 REAL=0:00:00.0)
[04/21 19:55:45    228s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3605.3M) ***
[04/21 19:55:46    228s] 
[04/21 19:55:46    228s] Creating Lib Analyzer ...
[04/21 19:55:46    228s] 
[04/21 19:55:46    228s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/21 19:55:46    228s] Summary for sequential cells identification: 
[04/21 19:55:46    228s]   Identified SBFF number: 158
[04/21 19:55:46    228s]   Identified MBFF number: 0
[04/21 19:55:46    228s]   Identified SB Latch number: 24
[04/21 19:55:46    228s]   Identified MB Latch number: 0
[04/21 19:55:46    228s]   Not identified SBFF number: 0
[04/21 19:55:46    228s]   Not identified MBFF number: 0
[04/21 19:55:46    228s]   Not identified SB Latch number: 0
[04/21 19:55:46    228s]   Not identified MB Latch number: 0
[04/21 19:55:46    228s]   Number of sequential cells which are not FFs: 26
[04/21 19:55:46    228s]  Visiting view : view_ss_v1p08_125c
[04/21 19:55:46    228s]    : PowerDomain = none : Weighted F : unweighted  = 79.30 (1.000) with rcCorner = 0
[04/21 19:55:46    228s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:55:46    228s]  Visiting view : view_ss_v1p08_125c
[04/21 19:55:46    228s]    : PowerDomain = none : Weighted F : unweighted  = 79.30 (1.000) with rcCorner = 0
[04/21 19:55:46    228s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:55:46    228s] TLC MultiMap info (StdDelay):
[04/21 19:55:46    228s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + no RcCorner := 71.4ps
[04/21 19:55:46    228s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + rc_worst := 79.3ps
[04/21 19:55:46    228s]  Setting StdDelay to: 79.3ps
[04/21 19:55:46    228s] 
[04/21 19:55:46    228s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/21 19:55:46    228s] Total number of usable buffers from Lib Analyzer: 24 ( CLKBUFHDV2 BUFHDV2RD BUFHDV2 BUFHDV1RD BUFHDV1 BUFHDV0 CLKBUFHDV4 BUFHDV4 BUFHDV3RD BUFHDV4RD CLKBUFHDV6 BUFHDV6RD BUFHDV6 CLKBUFHDV8 BUFHDV8 BUFHDV8RD CLKBUFHDV12 BUFHDV12 CLKBUFHDV16 BUFHDV12RD CLKBUFHDV20 CLKBUFHDV24 CLKBUFHDV32 BUFHDV32RD)
[04/21 19:55:46    228s] Total number of usable inverters from Lib Analyzer: 18 ( INHDVL INHDV2 INHDV1 INHDV0 CLKINHDV2 CLKINHDV1 CLKINHDV0 INHDV4 CLKINHDV4 INHDV6 CLKINHDV6 INHDV8 CLKINHDV8 CLKINHDV12 CLKINHDV16 CLKINHDV20 CLKINHDV24 INHDV32)
[04/21 19:55:46    228s] Total number of usable delay cells from Lib Analyzer: 15 ( DEL1HDV2 DEL1HDV1 DEL1HDV0 DEL2HDV2 DEL2HDV1 DEL2HDV0 DEL3HDV2 DEL3HDV1 DEL3HDV0 DEL2HDV4 DEL4HDV2 DEL4HDV1 DEL4HDV0 DEL3HDV4 DEL4HDV4)
[04/21 19:55:46    228s] 
[04/21 19:55:46    228s] {RT rc_worst 0 2 5  0}
[04/21 19:55:46    228s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:49 mem=3645.3M
[04/21 19:55:46    228s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:49 mem=3645.3M
[04/21 19:55:46    228s] Creating Lib Analyzer, finished. 
[04/21 19:55:46    229s] *** Done Building Timing Graph (cpu=0:00:05.9 real=0:00:05.0 totSessionCpu=0:03:49 mem=3645.3M)
[04/21 19:55:46    229s] End AAE Lib Interpolated Model. (MEM=3645.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:55:46    229s] ** INFO: Initializing Glitch Interface
[04/21 19:55:46    229s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3645.3M, EPOCH TIME: 1745240146.991227
[04/21 19:55:46    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:55:46    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:55:46    229s] 
[04/21 19:55:46    229s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:55:46    229s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:55:46    229s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.008, MEM:3645.3M, EPOCH TIME: 1745240146.999530
[04/21 19:55:47    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:55:47    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:55:47    229s] ** INFO: Initializing Glitch Interface
[04/21 19:55:47    229s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_ss_v1p08_125c 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.469  |  0.206  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  3958   |  2134   |    1    |  3174   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.123%
------------------------------------------------------------------

[04/21 19:55:47    229s] **optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 3148.7M, totSessionCpu=0:03:49 **
[04/21 19:55:47    229s] Begin: Collecting metrics
[04/21 19:55:47    229s] 
 ----------------------------------------------------------------------------------------------- 
| Snapshot        | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary |     0.206 | 0.000 |   0 |       70.12 | 0:00:01  |        3602 |    0 |   0 |
 ----------------------------------------------------------------------------------------------- 
[04/21 19:55:47    229s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3148.7M, current mem=3148.7M)

[04/21 19:55:47    229s] End: Collecting metrics
[04/21 19:55:47    229s] OPTC: m4 20.0 50.0
[04/21 19:55:47    229s] OPTC: view 50.0 50.0
[04/21 19:55:47    229s] Setting latch borrow mode to budget during optimization.
[04/21 19:55:47    229s] Info: Done creating the CCOpt slew target map.
[04/21 19:55:47    229s] **INFO: flowCheckPoint #3 OptimizationPass1
[04/21 19:55:47    229s] *** ClockDrv #1 [begin] (route_opt_design #1) : totSession cpu/real = 0:03:49.9/0:06:11.3 (0.6), mem = 3602.4M
[04/21 19:55:47    229s] Running CCOpt-PRO on entire clock network
[04/21 19:55:47    229s] Net route status summary:
[04/21 19:55:47    229s]   Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=5, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/21 19:55:47    229s]   Non-clock: 10590 (unrouted=577, trialRouted=0, noStatus=0, routed=10013, fixed=0, [crossesIlmBoundary=0, tooFewTerms=577, (crossesIlmBoundary AND tooFewTerms=0)])
[04/21 19:55:47    229s] -effortLevel low                           # enums={low medium high signoff}, default=undefined
[04/21 19:55:47    229s] Clock tree cells fixed by user: 0 out of 4 (0%)
[04/21 19:55:47    229s] PRO...
[04/21 19:55:47    229s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[04/21 19:55:47    229s] Initializing clock structures...
[04/21 19:55:47    229s]   Creating own balancer
[04/21 19:55:47    229s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[04/21 19:55:47    229s]   Removing CTS place status from clock tree and sinks.
[04/21 19:55:47    229s]   Removed CTS place status from 4 clock cells (out of 6 ) and 0 clock sinks (out of 0 ).
[04/21 19:55:47    229s]   Initializing legalizer
[04/21 19:55:47    229s]   Using cell based legalization.
[04/21 19:55:47    229s]   Leaving CCOpt scope - Initializing placement interface...
[04/21 19:55:47    229s] OPERPROF: Starting DPlace-Init at level 1, MEM:3602.4M, EPOCH TIME: 1745240147.739318
[04/21 19:55:47    229s] Processing tracks to init pin-track alignment.
[04/21 19:55:47    229s] z: 2, totalTracks: 1
[04/21 19:55:47    229s] z: 4, totalTracks: 1
[04/21 19:55:47    229s] z: 6, totalTracks: 1
[04/21 19:55:47    229s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:55:47    229s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3602.4M, EPOCH TIME: 1745240147.743236
[04/21 19:55:47    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:55:47    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:55:47    229s] 
[04/21 19:55:47    229s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:55:47    229s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:55:47    229s] 
[04/21 19:55:47    229s]  Skipping Bad Lib Cell Checking (CMU) !
[04/21 19:55:47    229s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:3602.4M, EPOCH TIME: 1745240147.753319
[04/21 19:55:47    229s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3602.4M, EPOCH TIME: 1745240147.753363
[04/21 19:55:47    229s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3602.4M, EPOCH TIME: 1745240147.753427
[04/21 19:55:47    229s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3602.4MB).
[04/21 19:55:47    229s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:3602.4M, EPOCH TIME: 1745240147.754002
[04/21 19:55:47    229s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:55:47    229s] Set min layer with nano route mode ( 1 )
[04/21 19:55:47    229s] Set max layer with nano route mode ( 6 )
[04/21 19:55:47    229s] [PSP]    Load db... (mem=3.5M)
[04/21 19:55:47    229s] [PSP]    Read data from FE... (mem=3.5M)
[04/21 19:55:47    229s] (I)      Number of ignored instance 0
[04/21 19:55:47    229s] (I)      Number of inbound cells 0
[04/21 19:55:47    229s] (I)      Number of opened ILM blockages 0
[04/21 19:55:47    229s] (I)      Number of instances temporarily fixed by detailed placement 1778
[04/21 19:55:47    229s] (I)      numMoveCells=8121, numMacros=0  numPads=201  numMultiRowHeightInsts=0
[04/21 19:55:47    229s] (I)      cell height: 3280, count: 9899
[04/21 19:55:47    229s] [PSP]    Read rows... (mem=3.5M)
[04/21 19:55:47    229s] [PSP]    Done Read rows (cpu=0.000s, mem=3.5M)
[04/21 19:55:47    229s] 
[04/21 19:55:47    229s] [PSP]    Done Read data from FE (cpu=0.003s, mem=3.5M)
[04/21 19:55:47    229s] 
[04/21 19:55:47    229s] [PSP]    Done Load db (cpu=0.004s, mem=3.5M)
[04/21 19:55:47    229s] 
[04/21 19:55:47    229s] [PSP]    Constructing placeable region... (mem=3.5M)
[04/21 19:55:47    229s] (I)      Constructing bin map
[04/21 19:55:47    229s] (I)      Initialize bin information with width=32800 height=32800
[04/21 19:55:47    229s] (I)      Done constructing bin map
[04/21 19:55:47    229s] [PSP]    Compute region effective width... (mem=3.5M)
[04/21 19:55:47    229s] [PSP]    Done Compute region effective width (cpu=0.000s, mem=3.5M)
[04/21 19:55:47    229s] 
[04/21 19:55:47    229s] [PSP]    Done Constructing placeable region (cpu=0.001s, mem=3.5M)
[04/21 19:55:47    229s] 
[04/21 19:55:47    229s]   Legalizer reserving space for clock trees
[04/21 19:55:47    229s] (I)      Filtering out regions for small cell: CLKBUFHDV16
[04/21 19:55:47    229s]   Accumulated time to calculate placeable region: 0.000325
[04/21 19:55:47    229s] (I)      Filtering out regions for small cell: CLKINHDV20
[04/21 19:55:47    229s]   Accumulated time to calculate placeable region: 0.000333
[04/21 19:55:47    229s] (I)      Filtering out regions for small cell: NOR2HDV16
[04/21 19:55:47    229s]   Accumulated time to calculate placeable region: 0.00034
[04/21 19:55:47    229s] (I)      Filtering out regions for small cell: CLKBUFHDV24
[04/21 19:55:47    229s]   Accumulated time to calculate placeable region: 0.000346
[04/21 19:55:47    229s]   Reconstructing clock tree datastructures, skew aware...
[04/21 19:55:47    229s]     Validating CTS configuration...
[04/21 19:55:47    229s]     Checking module port directions...
[04/21 19:55:47    229s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:55:47    229s]     Non-default CCOpt properties:
[04/21 19:55:47    229s]       Public non-default CCOpt properties:
[04/21 19:55:47    229s]         adjacent_rows_legal: true (default: false)
[04/21 19:55:47    229s]         buffer_cells is set for at least one object
[04/21 19:55:47    229s]         cannot_merge_reason is set for at least one object
[04/21 19:55:47    229s]         cell_density is set for at least one object
[04/21 19:55:47    229s]         cell_halo_rows: 0 (default: 1)
[04/21 19:55:47    229s]         cell_halo_sites: 0 (default: 4)
[04/21 19:55:47    229s]         clock_gating_cells is set for at least one object
[04/21 19:55:47    229s]         inverter_cells is set for at least one object
[04/21 19:55:47    229s]         primary_delay_corner: delay_corner_ss_v1p08_125c (default: )
[04/21 19:55:47    229s]         route_type is set for at least one object
[04/21 19:55:47    229s]         source_driver is set for at least one object
[04/21 19:55:47    229s]         source_latency is set for at least one object
[04/21 19:55:47    229s]         target_insertion_delay is set for at least one object
[04/21 19:55:47    229s]         target_max_trans_sdc is set for at least one object
[04/21 19:55:47    229s]         target_skew is set for at least one object
[04/21 19:55:47    229s]       Private non-default CCOpt properties:
[04/21 19:55:47    229s]         allow_non_fterm_identical_swaps: 0 (default: true)
[04/21 19:55:47    229s]         clock_nets_detailed_routed: 1 (default: false)
[04/21 19:55:47    229s]         force_design_routing_status: 1 (default: auto)
[04/21 19:55:47    229s]         last_virtual_delay_scaling_factor is set for at least one object
[04/21 19:55:47    229s]         pro_enable_post_commit_delay_update: 1 (default: false)
[04/21 19:55:47    229s]         use_accurate_downstream_capacitance_in_optimization: 1 (default: false)
[04/21 19:55:47    229s]     Route type trimming info:
[04/21 19:55:47    229s]       No route type modifications were made.
[04/21 19:55:47    229s]     SIAware is enabled.
[04/21 19:55:47    229s] End AAE Lib Interpolated Model. (MEM=3606.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:55:47    229s] (I)      Filtering out regions for small cell: CLKBUFHDV8
[04/21 19:55:47    229s]     Accumulated time to calculate placeable region: 0.000367
[04/21 19:55:47    229s] (I)      Filtering out regions for small cell: CLKBUFHDV6
[04/21 19:55:47    229s]     Accumulated time to calculate placeable region: 0.000375
[04/21 19:55:47    229s] (I)      Filtering out regions for small cell: CLKBUFHDV4
[04/21 19:55:47    229s]     Accumulated time to calculate placeable region: 0.00038
[04/21 19:55:47    229s] (I)      Filtering out regions for small cell: CLKBUFHDV3
[04/21 19:55:47    229s]     Accumulated time to calculate placeable region: 0.000386
[04/21 19:55:47    229s] (I)      Filtering out regions for small cell: CLKBUFHDV20
[04/21 19:55:47    229s]     Accumulated time to calculate placeable region: 0.000393
[04/21 19:55:47    229s] (I)      Filtering out regions for small cell: CLKBUFHDV2
[04/21 19:55:47    229s]     Accumulated time to calculate placeable region: 0.000399
[04/21 19:55:47    229s] (I)      Filtering out regions for small cell: CLKBUFHDV12
[04/21 19:55:47    229s]     Accumulated time to calculate placeable region: 0.000404
[04/21 19:55:47    230s]     Library trimming buffers in power domain auto-default and half-corner delay_corner_ss_v1p08_125c:both.late removed 1 of 9 cells
[04/21 19:55:47    230s]     Original list had 9 cells:
[04/21 19:55:47    230s]     CLKBUFHDV24 CLKBUFHDV20 CLKBUFHDV16 CLKBUFHDV12 CLKBUFHDV8 CLKBUFHDV6 CLKBUFHDV4 CLKBUFHDV3 CLKBUFHDV2 
[04/21 19:55:47    230s]     New trimmed list has 8 cells:
[04/21 19:55:47    230s]     CLKBUFHDV24 CLKBUFHDV20 CLKBUFHDV16 CLKBUFHDV12 CLKBUFHDV8 CLKBUFHDV6 CLKBUFHDV4 CLKBUFHDV2 
[04/21 19:55:47    230s] (I)      Filtering out regions for small cell: CLKINHDV8
[04/21 19:55:47    230s]     Accumulated time to calculate placeable region: 0.000442
[04/21 19:55:47    230s] (I)      Filtering out regions for small cell: CLKINHDV6
[04/21 19:55:47    230s]     Accumulated time to calculate placeable region: 0.000451
[04/21 19:55:47    230s] (I)      Filtering out regions for small cell: CLKINHDV4
[04/21 19:55:47    230s]     Accumulated time to calculate placeable region: 0.000458
[04/21 19:55:47    230s] (I)      Filtering out regions for small cell: CLKINHDV3
[04/21 19:55:47    230s]     Accumulated time to calculate placeable region: 0.000471
[04/21 19:55:47    230s] (I)      Filtering out regions for small cell: CLKINHDV24
[04/21 19:55:47    230s]     Accumulated time to calculate placeable region: 0.000477
[04/21 19:55:47    230s] (I)      Filtering out regions for small cell: CLKINHDV2
[04/21 19:55:47    230s]     Accumulated time to calculate placeable region: 0.000482
[04/21 19:55:47    230s] (I)      Filtering out regions for small cell: CLKINHDV16
[04/21 19:55:47    230s]     Accumulated time to calculate placeable region: 0.000488
[04/21 19:55:47    230s] (I)      Filtering out regions for small cell: CLKINHDV12
[04/21 19:55:47    230s]     Accumulated time to calculate placeable region: 0.000494
[04/21 19:55:47    230s]     Library trimming inverters in power domain auto-default and half-corner delay_corner_ss_v1p08_125c:both.late removed 1 of 9 cells
[04/21 19:55:47    230s]     Original list had 9 cells:
[04/21 19:55:47    230s]     CLKINHDV24 CLKINHDV20 CLKINHDV16 CLKINHDV12 CLKINHDV8 CLKINHDV6 CLKINHDV4 CLKINHDV3 CLKINHDV2 
[04/21 19:55:47    230s]     New trimmed list has 8 cells:
[04/21 19:55:47    230s]     CLKINHDV24 CLKINHDV20 CLKINHDV16 CLKINHDV12 CLKINHDV8 CLKINHDV6 CLKINHDV4 CLKINHDV2 
[04/21 19:55:47    230s] (I)      Filtering out regions for small cell: CLKLAHAQHDV8
[04/21 19:55:47    230s]     Accumulated time to calculate placeable region: 0.00051
[04/21 19:55:47    230s] (I)      Filtering out regions for small cell: CLKLAHAQHDV4
[04/21 19:55:47    230s]     Accumulated time to calculate placeable region: 0.000518
[04/21 19:55:47    230s] (I)      Filtering out regions for small cell: CLKLAHAQHDV2
[04/21 19:55:47    230s]     Accumulated time to calculate placeable region: 0.000524
[04/21 19:55:47    230s] (I)      Filtering out regions for small cell: CLKLAHAQHDV1
[04/21 19:55:47    230s]     Accumulated time to calculate placeable region: 0.00053
[04/21 19:55:47    230s] (I)      Filtering out regions for small cell: CLKLAHAQHDV0
[04/21 19:55:47    230s]     Accumulated time to calculate placeable region: 0.000536
[04/21 19:55:47    230s] (I)      Filtering out regions for small cell: NOR2HDVL
[04/21 19:55:47    230s]     Accumulated time to calculate placeable region: 0.000549
[04/21 19:55:47    230s] (I)      Filtering out regions for small cell: NOR2HDV8
[04/21 19:55:47    230s]     Accumulated time to calculate placeable region: 0.000557
[04/21 19:55:47    230s] (I)      Filtering out regions for small cell: NOR2HDV4
[04/21 19:55:47    230s]     Accumulated time to calculate placeable region: 0.000562
[04/21 19:55:47    230s] (I)      Filtering out regions for small cell: NOR2HDV3
[04/21 19:55:47    230s]     Accumulated time to calculate placeable region: 0.000567
[04/21 19:55:47    230s] (I)      Filtering out regions for small cell: NOR2HDV2
[04/21 19:55:47    230s]     Accumulated time to calculate placeable region: 0.000572
[04/21 19:55:47    230s] (I)      Filtering out regions for small cell: NOR2HDV12
[04/21 19:55:47    230s]     Accumulated time to calculate placeable region: 0.00058
[04/21 19:55:47    230s] (I)      Filtering out regions for small cell: NOR2HDV1
[04/21 19:55:47    230s]     Accumulated time to calculate placeable region: 0.000585
[04/21 19:55:47    230s] (I)      Filtering out regions for small cell: NOR2HDV0
[04/21 19:55:47    230s]     Accumulated time to calculate placeable region: 0.00059
[04/21 19:55:48    230s] **WARN: (IMPCCOPT-2431):	Found 1 pin(s) with annotated transitions for the delay corner 'delay_corner_ss_v1p08_125c' that are connected to non-ideal or non-dont_touch nets. These pins will be excluded from transition time design rule violation checking in this delay corner.
[04/21 19:55:48    230s] Type 'man IMPCCOPT-2431' for more detail.
[04/21 19:55:48    230s]     Clock tree balancer configuration for clock_tree CLK:
[04/21 19:55:48    230s]     Non-default CCOpt properties:
[04/21 19:55:48    230s]       Public non-default CCOpt properties:
[04/21 19:55:48    230s]         cell_density: 1 (default: 0.75)
[04/21 19:55:48    230s]         route_type (leaf): clkroute (default: default)
[04/21 19:55:48    230s]         route_type (top): default_route_type_nonleaf (default: default)
[04/21 19:55:48    230s]         route_type (trunk): clkroute (default: default)
[04/21 19:55:48    230s]         source_driver: CLKBUFHDV32/I CLKBUFHDV32/Z (default: )
[04/21 19:55:48    230s]       No private non-default CCOpt properties
[04/21 19:55:48    230s]     For power domain auto-default:
[04/21 19:55:48    230s]       Buffers:     CLKBUFHDV24 CLKBUFHDV20 CLKBUFHDV16 CLKBUFHDV12 CLKBUFHDV8 CLKBUFHDV6 CLKBUFHDV4 CLKBUFHDV2
[04/21 19:55:48    230s]       Inverters:   CLKINHDV24 CLKINHDV20 CLKINHDV16 CLKINHDV12 CLKINHDV8 CLKINHDV6 CLKINHDV4 CLKINHDV2
[04/21 19:55:48    230s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 163245.272um^2
[04/21 19:55:48    230s]     Top Routing info:
[04/21 19:55:48    230s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[04/21 19:55:48    230s]       Unshielded; Mask Constraint: 0; Source: route_type.
[04/21 19:55:48    230s]     Trunk/Leaf Routing info:
[04/21 19:55:48    230s]       Route-type name: clkroute; Top/bottom preferred layer name: METAL6/METAL3; 
[04/21 19:55:48    230s]       Unshielded; Mask Constraint: 0; Source: route_type.
[04/21 19:55:48    230s]     For timing_corner delay_corner_ss_v1p08_125c:both, late and power domain auto-default:
[04/21 19:55:48    230s]       Slew time target (leaf):    0.500ns
[04/21 19:55:48    230s]       Slew time target (trunk):   0.500ns
[04/21 19:55:48    230s]       Slew time target (top):     0.500ns (Note: no nets are considered top nets in this clock tree)
[04/21 19:55:48    230s]       Buffer unit delay: 0.358ns
[04/21 19:55:48    230s]       Buffer max distance: 1229.938um
[04/21 19:55:48    230s]     Fastest wire driving cells and distances:
[04/21 19:55:48    230s]       Buffer    : {lib_cell:CLKBUFHDV24, fastest_considered_half_corner=delay_corner_ss_v1p08_125c:both.late, optimalDrivingDistance=1229.938um, saturatedSlew=0.364ns, speed=2318.451um per ns, cellArea=22.961um^2 per 1000um}
[04/21 19:55:48    230s]       Inverter  : {lib_cell:CLKINHDV24, fastest_considered_half_corner=delay_corner_ss_v1p08_125c:both.late, optimalDrivingDistance=1196.414um, saturatedSlew=0.371ns, speed=2959.955um per ns, cellArea=17.984um^2 per 1000um}
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]     Logic Sizing Table:
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]     ----------------------------------------------------------------------------------------------------------------------------------
[04/21 19:55:48    230s]     Cell         Instance count    Source         Eligible library cells
[04/21 19:55:48    230s]     ----------------------------------------------------------------------------------------------------------------------------------
[04/21 19:55:48    230s]     NOR2HDV16          1           library set    {NOR2HDV16 NOR2HDV12 NOR2HDV8 NOR2HDV4 NOR2HDV3 NOR2HDV2 NOR2HDV1 NOR2HDV0 NOR2HDVL}
[04/21 19:55:48    230s]     ----------------------------------------------------------------------------------------------------------------------------------
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]     Clock tree timing engine global stage delay update for delay_corner_ss_v1p08_125c:both.late...
[04/21 19:55:48    230s]     Clock tree timing engine global stage delay update for delay_corner_ss_v1p08_125c:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:55:48    230s]     Clock tree balancer configuration for skew_group CLK/functional_ff_v1p32:
[04/21 19:55:48    230s]      Created from constraint modes: {[functional_ff_v1p32]}
[04/21 19:55:48    230s]       Sources:                     pin clk
[04/21 19:55:48    230s]       Total number of sinks:       1778
[04/21 19:55:48    230s]       Delay constrained sinks:     1778
[04/21 19:55:48    230s]       Constrains:                  default
[04/21 19:55:48    230s]       Non-leaf sinks:              0
[04/21 19:55:48    230s]       Ignore pins:                 0
[04/21 19:55:48    230s]      Timing corner delay_corner_ss_v1p08_125c:both.late:
[04/21 19:55:48    230s]       Skew target:                 0.358ns
[04/21 19:55:48    230s]     Clock tree balancer configuration for skew_group CLK/functional_ss_v1p08_125c:
[04/21 19:55:48    230s]      Created from constraint modes: {[functional_ss_v1p08_125c]}
[04/21 19:55:48    230s]       Sources:                     pin clk
[04/21 19:55:48    230s]       Total number of sinks:       1778
[04/21 19:55:48    230s]       Delay constrained sinks:     1778
[04/21 19:55:48    230s]       Constrains:                  default
[04/21 19:55:48    230s]       Non-leaf sinks:              0
[04/21 19:55:48    230s]       Ignore pins:                 0
[04/21 19:55:48    230s]      Timing corner delay_corner_ss_v1p08_125c:both.late:
[04/21 19:55:48    230s]       Skew target:                 0.358ns
[04/21 19:55:48    230s]       Insertion delay target:      2.250ns
[04/21 19:55:48    230s]     Primary reporting skew groups are:
[04/21 19:55:48    230s]     skew_group CLK/functional_ff_v1p32 with 1778 clock sinks
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]     Constraint summary
[04/21 19:55:48    230s]     ==================
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]     Transition constraints are active in the following delay corners:
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]     delay_corner_ss_v1p08_125c:both.late
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]     Cap constraints are active in the following delay corners:
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]     delay_corner_ss_v1p08_125c:both.late
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]     Transition constraint summary:
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]     ------------------------------------------------------------------------------------------------------------
[04/21 19:55:48    230s]     Delay corner                                      Target (ns)    Num pins    Target source     Clock tree(s)
[04/21 19:55:48    230s]     ------------------------------------------------------------------------------------------------------------
[04/21 19:55:48    230s]     delay_corner_ss_v1p08_125c:both.late (primary)         -            -              -                 -
[04/21 19:55:48    230s]                           -                              0.500         1788      auto extracted    all
[04/21 19:55:48    230s]     ------------------------------------------------------------------------------------------------------------
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]     Capacitance constraint summary:
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]     ----------------------------------------------------------------------------------------------------------------------
[04/21 19:55:48    230s]     Delay corner                                      Limit (pF)    Num nets    Target source                Clock tree(s)
[04/21 19:55:48    230s]     ----------------------------------------------------------------------------------------------------------------------
[04/21 19:55:48    230s]     delay_corner_ss_v1p08_125c:both.late (primary)        -            -                    -                      -
[04/21 19:55:48    230s]                           -                             0.569          1        library_or_sdc_constraint    all
[04/21 19:55:48    230s]                           -                             1.251          1        library_or_sdc_constraint    all
[04/21 19:55:48    230s]                           -                             1.549          1        library_or_sdc_constraint    all
[04/21 19:55:48    230s]                           -                             1.875          1        library_or_sdc_constraint    all
[04/21 19:55:48    230s]                           -                             2.485          1        library_or_sdc_constraint    all
[04/21 19:55:48    230s]     ----------------------------------------------------------------------------------------------------------------------
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]     Clock DAG hash initial state: 4594536613710088738 11191599053011996156
[04/21 19:55:48    230s]     CTS services accumulated run-time stats initial state:
[04/21 19:55:48    230s]       delay calculator: calls=11200, total_wall_time=0.186s, mean_wall_time=0.017ms
[04/21 19:55:48    230s]       legalizer: calls=329, total_wall_time=0.003s, mean_wall_time=0.010ms
[04/21 19:55:48    230s]       steiner router: calls=10964, total_wall_time=0.069s, mean_wall_time=0.006ms
[04/21 19:55:48    230s]     Clock DAG stats initial state:
[04/21 19:55:48    230s]       cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:55:48    230s]       sink counts      : regular=1778, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1778
[04/21 19:55:48    230s]       misc counts      : r=1, pp=0, mci=0
[04/21 19:55:48    230s]       cell areas       : b=47.068um^2, i=17.482um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=94.136um^2
[04/21 19:55:48    230s]       hp wire lengths  : top=0.000um, trunk=160.720um, leaf=153.135um, total=313.855um
[04/21 19:55:48    230s]     Clock DAG library cell distribution initial state {count}:
[04/21 19:55:48    230s]        Bufs: CLKBUFHDV24: 1 CLKBUFHDV16: 1 
[04/21 19:55:48    230s]        Invs: CLKINHDV20: 1 
[04/21 19:55:48    230s]      Logics: NOR2HDV16: 1 
[04/21 19:55:48    230s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/21 19:55:48    230s] UM:*                                                                   InitialState
[04/21 19:55:48    230s]     Route-type name: clkroute; Top/bottom preferred layer name: METAL6/METAL3; 
[04/21 19:55:48    230s]     Unshielded; Mask Constraint: 0; Source: route_type.
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]     Layer information for route type clkroute:
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]     ---------------------------------------------------------------------
[04/21 19:55:48    230s]     Layer     Preferred    Route    Res.          Cap.          RC
[04/21 19:55:48    230s]                            Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[04/21 19:55:48    230s]     ---------------------------------------------------------------------
[04/21 19:55:48    230s]     METAL1    N            H          0.835         0.217         0.182
[04/21 19:55:48    230s]     METAL2    N            V          0.407         0.266         0.108
[04/21 19:55:48    230s]     METAL3    Y            H          0.407         0.266         0.108
[04/21 19:55:48    230s]     METAL4    Y            V          0.407         0.266         0.108
[04/21 19:55:48    230s]     METAL5    Y            H          0.407         0.266         0.108
[04/21 19:55:48    230s]     METAL6    Y            V          0.407         0.266         0.108
[04/21 19:55:48    230s]     METAL7    N            H          0.065         0.290         0.019
[04/21 19:55:48    230s]     ---------------------------------------------------------------------
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[04/21 19:55:48    230s]     Unshielded; Mask Constraint: 0; Source: route_type.
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]     Layer information for route type default_route_type_nonleaf:
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]     ---------------------------------------------------------------------
[04/21 19:55:48    230s]     Layer     Preferred    Route    Res.          Cap.          RC
[04/21 19:55:48    230s]                            Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[04/21 19:55:48    230s]     ---------------------------------------------------------------------
[04/21 19:55:48    230s]     METAL1    N            H          0.835         0.217         0.182
[04/21 19:55:48    230s]     METAL2    N            V          0.407         0.266         0.108
[04/21 19:55:48    230s]     METAL3    Y            H          0.407         0.266         0.108
[04/21 19:55:48    230s]     METAL4    Y            V          0.407         0.266         0.108
[04/21 19:55:48    230s]     METAL5    N            H          0.407         0.266         0.108
[04/21 19:55:48    230s]     METAL6    N            V          0.407         0.266         0.108
[04/21 19:55:48    230s]     METAL7    N            H          0.065         0.290         0.019
[04/21 19:55:48    230s]     ---------------------------------------------------------------------
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]     Via selection for estimated routes (rule default):
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]     --------------------------------------------------------------------
[04/21 19:55:48    230s]     Layer            Via Cell    Res.     Cap.     RC       Top of Stack
[04/21 19:55:48    230s]     Range                        (Ohm)    (fF)     (fs)     Only
[04/21 19:55:48    230s]     --------------------------------------------------------------------
[04/21 19:55:48    230s]     METAL1-METAL2    Via1        1.342    0.000    0.000    false
[04/21 19:55:48    230s]     METAL2-METAL3    Via2        1.342    0.000    0.000    false
[04/21 19:55:48    230s]     METAL3-METAL4    Via3        1.342    0.000    0.000    false
[04/21 19:55:48    230s]     METAL4-METAL5    Via4        1.342    0.000    0.000    false
[04/21 19:55:48    230s]     METAL5-METAL6    Via5        1.342    0.000    0.000    false
[04/21 19:55:48    230s]     METAL6-METAL7    Via6_r90    0.604    0.000    0.000    false
[04/21 19:55:48    230s]     --------------------------------------------------------------------
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[04/21 19:55:48    230s] Type 'man IMPCCOPT-2314' for more detail.
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]     Ideal and dont_touch net fanout counts:
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]     -----------------------------------------------------------
[04/21 19:55:48    230s]     Min fanout    Max fanout    Number of ideal/dont_touch nets
[04/21 19:55:48    230s]     -----------------------------------------------------------
[04/21 19:55:48    230s]           1            10                      0
[04/21 19:55:48    230s]          11           100                      0
[04/21 19:55:48    230s]         101          1000                      0
[04/21 19:55:48    230s]        1001         10000                      1
[04/21 19:55:48    230s]       10001           +                        0
[04/21 19:55:48    230s]     -----------------------------------------------------------
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]     Top ideal and dont_touch nets by fanout:
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]     ---------------------
[04/21 19:55:48    230s]     Net name    Fanout ()
[04/21 19:55:48    230s]     ---------------------
[04/21 19:55:48    230s]     clk           1724
[04/21 19:55:48    230s]     ---------------------
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]     No dont_touch hnets found in the clock tree
[04/21 19:55:48    230s]     No dont_touch hpins found in the clock network.
[04/21 19:55:48    230s]     Checking for illegal sizes of clock logic instances...
[04/21 19:55:48    230s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]     Filtering reasons for cell type: buffer
[04/21 19:55:48    230s]     =======================================
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]     -----------------------------------------------------------------
[04/21 19:55:48    230s]     Clock trees    Power domain    Reason              Library cells
[04/21 19:55:48    230s]     -----------------------------------------------------------------
[04/21 19:55:48    230s]     all            auto-default    Library trimming    { CLKBUFHDV3 }
[04/21 19:55:48    230s]     -----------------------------------------------------------------
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]     Filtering reasons for cell type: inverter
[04/21 19:55:48    230s]     =========================================
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]     ----------------------------------------------------------------
[04/21 19:55:48    230s]     Clock trees    Power domain    Reason              Library cells
[04/21 19:55:48    230s]     ----------------------------------------------------------------
[04/21 19:55:48    230s]     all            auto-default    Library trimming    { CLKINHDV3 }
[04/21 19:55:48    230s]     ----------------------------------------------------------------
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]     Filtering reasons for cell type: clock gate cell
[04/21 19:55:48    230s]     ================================================
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]     -----------------------------------------------------------------------------------------------------------------------------
[04/21 19:55:48    230s]     Clock trees    Power domain    Reason                    Library cells
[04/21 19:55:48    230s]     -----------------------------------------------------------------------------------------------------------------------------
[04/21 19:55:48    230s]     all            auto-default    Has test enable signal    { CLKLAHAQHDV0 CLKLAHAQHDV1 CLKLAHAQHDV2 CLKLAHAQHDV4 CLKLAHAQHDV8 }
[04/21 19:55:48    230s]     all            auto-default    Is a clockgate cell       { CLKLAHAQHDV0 CLKLAHAQHDV1 CLKLAHAQHDV2 CLKLAHAQHDV4 CLKLAHAQHDV8 }
[04/21 19:55:48    230s]     -----------------------------------------------------------------------------------------------------------------------------
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]     Validating CTS configuration done. (took cpu=0:00:00.6 real=0:00:00.6)
[04/21 19:55:48    230s]     CCOpt configuration status: all checks passed.
[04/21 19:55:48    230s]   Reconstructing clock tree datastructures, skew aware done.
[04/21 19:55:48    230s] Initializing clock structures done.
[04/21 19:55:48    230s] PRO...
[04/21 19:55:48    230s]   PRO active optimizations:
[04/21 19:55:48    230s]    - DRV fixing with sizing
[04/21 19:55:48    230s]   
[04/21 19:55:48    230s]   Detected clock skew data from CTS
[04/21 19:55:48    230s]   ProEngine running partially connected to DB
[04/21 19:55:48    230s]   Clock DAG hash PRO initial state: 4594536613710088738 11191599053011996156
[04/21 19:55:48    230s]   CTS services accumulated run-time stats PRO initial state:
[04/21 19:55:48    230s]     delay calculator: calls=11204, total_wall_time=0.186s, mean_wall_time=0.017ms
[04/21 19:55:48    230s]     legalizer: calls=329, total_wall_time=0.003s, mean_wall_time=0.010ms
[04/21 19:55:48    230s]     steiner router: calls=10964, total_wall_time=0.069s, mean_wall_time=0.006ms
[04/21 19:55:48    230s]   Clock DAG stats PRO initial state:
[04/21 19:55:48    230s]     cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:55:48    230s]     sink counts      : regular=1778, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1778
[04/21 19:55:48    230s]     misc counts      : r=1, pp=0, mci=0
[04/21 19:55:48    230s]     cell areas       : b=47.068um^2, i=17.482um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=94.136um^2
[04/21 19:55:48    230s]     cell capacitance : b=0.013pF, i=0.024pF, icg=0.000pF, dcg=0.000pF, l=0.023pF, total=0.060pF
[04/21 19:55:48    230s]     sink capacitance : total=0.091pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.002pF
[04/21 19:55:48    230s]     wire capacitance : top=0.000pF, trunk=0.021pF, leaf=0.065pF, total=0.087pF
[04/21 19:55:48    230s]     wire lengths     : top=0.000um, trunk=148.830um, leaf=415.330um, total=564.160um
[04/21 19:55:48    230s]     hp wire lengths  : top=0.000um, trunk=160.720um, leaf=153.135um, total=313.855um
[04/21 19:55:48    230s]   Clock DAG net violations PRO initial state:
[04/21 19:55:48    230s]     Fanout : {count=1, worst=[1624]} avg=1624 sd=0 sum=1624
[04/21 19:55:48    230s]   Clock DAG primary half-corner transition distribution PRO initial state:
[04/21 19:55:48    230s]     Trunk : target=0.500ns count=3 avg=0.118ns sd=0.043ns min=0.081ns max=0.164ns {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:55:48    230s]     Leaf  : target=0.500ns count=2 avg=0.117ns sd=0.165ns min=0.000ns max=0.233ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:55:48    230s]   Clock DAG library cell distribution PRO initial state {count}:
[04/21 19:55:48    230s]      Bufs: CLKBUFHDV24: 1 CLKBUFHDV16: 1 
[04/21 19:55:48    230s]      Invs: CLKINHDV20: 1 
[04/21 19:55:48    230s]    Logics: NOR2HDV16: 1 
[04/21 19:55:48    230s]   Primary reporting skew groups PRO initial state:
[04/21 19:55:48    230s]         min path sink: Timer_Counter_16_bit_1_inst_TCNTn_reg[15]/CK
[04/21 19:55:48    230s]         max path sink: Timer_Counter2_8_bit_inst_OCRnB_reg[6]/CK
[04/21 19:55:48    230s]   Skew group summary PRO initial state:
[04/21 19:55:48    230s]     skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.041, avg=1.274, sd=0.137, skn=5.423, kur=27.440], skew [0.791 vs 0.796], 100% {1.250, 2.041} (wid=1.257 ws=0.007) (gid=0.784 gs=0.784)
[04/21 19:55:48    230s]     skew_group CLK/functional_ss_v1p08_125c: insertion delay [min=1.250, max=2.041, avg=1.274, sd=0.137, skn=5.423, kur=27.440], skew [0.791 vs 0.796], 100% {1.250, 2.041} (wid=1.257 ws=0.007) (gid=0.784 gs=0.784)
[04/21 19:55:48    230s]   Recomputing CTS skew targets...
[04/21 19:55:48    230s]   Resolving skew group constraints...
[04/21 19:55:48    230s]     Solving LP: 2 skew groups; 3 fragments, 3 fraglets and 4 vertices; 25 variables and 55 constraints; tolerance 1
[04/21 19:55:48    230s] **WARN: (IMPCCOPT-1058):	Slackened off skew target for skew_group CLK/functional_ff_v1p32 from 0.358ns to 0.790ns.
[04/21 19:55:48    230s] Type 'man IMPCCOPT-1058' for more detail.
[04/21 19:55:48    230s] **WARN: (IMPCCOPT-1059):	Slackened off min insertion delay target for skew_group CLK/functional_ss_v1p08_125c from 2.069ns to 1.250ns.
[04/21 19:55:48    230s] Type 'man IMPCCOPT-1059' for more detail.
[04/21 19:55:48    230s] **WARN: (IMPCCOPT-1058):	Slackened off skew target for skew_group CLK/functional_ss_v1p08_125c from 0.358ns to 0.790ns.
[04/21 19:55:48    230s] Type 'man IMPCCOPT-1058' for more detail.
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]     Slackened skew group targets:
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]     ----------------------------------------------------------------------------
[04/21 19:55:48    230s]     Skew group                      Desired    Slackened    Desired    Slackened
[04/21 19:55:48    230s]                                     Target     Target       Target     Target
[04/21 19:55:48    230s]                                     Max ID     Max ID       Skew       Skew
[04/21 19:55:48    230s]     ----------------------------------------------------------------------------
[04/21 19:55:48    230s]     CLK/functional_ff_v1p32            -           -         0.358       0.790
[04/21 19:55:48    230s]     CLK/functional_ss_v1p08_125c       -           -         0.358       0.790
[04/21 19:55:48    230s]     ----------------------------------------------------------------------------
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]   Resolving skew group constraints done.
[04/21 19:55:48    230s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:55:48    230s]   PRO Fixing DRVs...
[04/21 19:55:48    230s]     Clock DAG hash before 'PRO Fixing DRVs': 4594536613710088738 11191599053011996156
[04/21 19:55:48    230s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[04/21 19:55:48    230s]       delay calculator: calls=11204, total_wall_time=0.186s, mean_wall_time=0.017ms
[04/21 19:55:48    230s]       legalizer: calls=329, total_wall_time=0.003s, mean_wall_time=0.010ms
[04/21 19:55:48    230s]       steiner router: calls=10964, total_wall_time=0.069s, mean_wall_time=0.006ms
[04/21 19:55:48    230s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[04/21 19:55:48    230s]     CCOpt-PRO: considered: 5, tested: 5, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]     Statistics: Fix DRVs (cell sizing):
[04/21 19:55:48    230s]     ===================================
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]     Cell changes by Net Type:
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]     -------------------------------------------------------------------------------------------------
[04/21 19:55:48    230s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[04/21 19:55:48    230s]     -------------------------------------------------------------------------------------------------
[04/21 19:55:48    230s]     top                0            0           0            0                    0                0
[04/21 19:55:48    230s]     trunk              0            0           0            0                    0                0
[04/21 19:55:48    230s]     leaf               0            0           0            0                    0                0
[04/21 19:55:48    230s]     -------------------------------------------------------------------------------------------------
[04/21 19:55:48    230s]     Total              0            0           0            0                    0                0
[04/21 19:55:48    230s]     -------------------------------------------------------------------------------------------------
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[04/21 19:55:48    230s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[04/21 19:55:48    230s]     
[04/21 19:55:48    230s]     Clock DAG hash after 'PRO Fixing DRVs': 4594536613710088738 11191599053011996156
[04/21 19:55:48    230s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[04/21 19:55:48    230s]       delay calculator: calls=11204, total_wall_time=0.186s, mean_wall_time=0.017ms
[04/21 19:55:48    230s]       legalizer: calls=329, total_wall_time=0.003s, mean_wall_time=0.010ms
[04/21 19:55:48    230s]       steiner router: calls=10964, total_wall_time=0.069s, mean_wall_time=0.006ms
[04/21 19:55:48    230s]     Clock DAG stats after 'PRO Fixing DRVs':
[04/21 19:55:48    230s]       cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:55:48    230s]       sink counts      : regular=1778, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1778
[04/21 19:55:48    230s]       misc counts      : r=1, pp=0, mci=0
[04/21 19:55:48    230s]       cell areas       : b=47.068um^2, i=17.482um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=94.136um^2
[04/21 19:55:48    230s]       cell capacitance : b=0.013pF, i=0.024pF, icg=0.000pF, dcg=0.000pF, l=0.023pF, total=0.060pF
[04/21 19:55:48    230s]       sink capacitance : total=0.091pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.002pF
[04/21 19:55:48    230s]       wire capacitance : top=0.000pF, trunk=0.021pF, leaf=0.065pF, total=0.087pF
[04/21 19:55:48    230s]       wire lengths     : top=0.000um, trunk=148.830um, leaf=415.330um, total=564.160um
[04/21 19:55:48    230s]       hp wire lengths  : top=0.000um, trunk=160.720um, leaf=153.135um, total=313.855um
[04/21 19:55:48    230s]     Clock DAG net violations after 'PRO Fixing DRVs':
[04/21 19:55:48    230s]       Fanout : {count=1, worst=[1624]} avg=1624 sd=0 sum=1624
[04/21 19:55:48    230s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[04/21 19:55:48    230s]       Trunk : target=0.500ns count=3 avg=0.118ns sd=0.043ns min=0.081ns max=0.164ns {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:55:48    230s]       Leaf  : target=0.500ns count=2 avg=0.117ns sd=0.165ns min=0.000ns max=0.233ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:55:48    230s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[04/21 19:55:48    230s]        Bufs: CLKBUFHDV24: 1 CLKBUFHDV16: 1 
[04/21 19:55:48    230s]        Invs: CLKINHDV20: 1 
[04/21 19:55:48    230s]      Logics: NOR2HDV16: 1 
[04/21 19:55:48    230s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[04/21 19:55:48    230s]           min path sink: Timer_Counter_16_bit_1_inst_TCNTn_reg[15]/CK
[04/21 19:55:48    230s]           max path sink: Timer_Counter2_8_bit_inst_OCRnB_reg[6]/CK
[04/21 19:55:48    230s]     Skew group summary after 'PRO Fixing DRVs':
[04/21 19:55:48    230s]       skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.041], skew [0.791 vs 0.790*]
[04/21 19:55:48    230s]       skew_group CLK/functional_ss_v1p08_125c: insertion delay [min=1.250, max=2.041], skew [0.791 vs 0.790*]
[04/21 19:55:48    230s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:55:48    230s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:55:48    230s]   
[04/21 19:55:48    230s]   Slew Diagnostics: After DRV fixing
[04/21 19:55:48    230s]   ==================================
[04/21 19:55:48    230s]   
[04/21 19:55:48    230s]   Global Causes:
[04/21 19:55:48    230s]   
[04/21 19:55:48    230s]   -------------------------------------
[04/21 19:55:48    230s]   Cause
[04/21 19:55:48    230s]   -------------------------------------
[04/21 19:55:48    230s]   DRV fixing with buffering is disabled
[04/21 19:55:48    230s]   -------------------------------------
[04/21 19:55:48    230s]   
[04/21 19:55:48    230s]   Top 5 overslews:
[04/21 19:55:48    230s]   
[04/21 19:55:48    230s]   ---------------------------------
[04/21 19:55:48    230s]   Overslew    Causes    Driving Pin
[04/21 19:55:48    230s]   ---------------------------------
[04/21 19:55:48    230s]     (empty table)
[04/21 19:55:48    230s]   ---------------------------------
[04/21 19:55:48    230s]   
[04/21 19:55:48    230s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[04/21 19:55:48    230s]   
[04/21 19:55:48    230s]   -------------------
[04/21 19:55:48    230s]   Cause    Occurences
[04/21 19:55:48    230s]   -------------------
[04/21 19:55:48    230s]     (empty table)
[04/21 19:55:48    230s]   -------------------
[04/21 19:55:48    230s]   
[04/21 19:55:48    230s]   Violation diagnostics counts from the 0 nodes that have violations:
[04/21 19:55:48    230s]   
[04/21 19:55:48    230s]   -------------------
[04/21 19:55:48    230s]   Cause    Occurences
[04/21 19:55:48    230s]   -------------------
[04/21 19:55:48    230s]     (empty table)
[04/21 19:55:48    230s]   -------------------
[04/21 19:55:48    230s]   
[04/21 19:55:48    230s]   Reconnecting optimized routes...
[04/21 19:55:48    230s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:55:48    230s]   Set dirty flag on 0 instances, 0 nets
[04/21 19:55:48    230s]   Clock tree timing engine global stage delay update for delay_corner_ss_v1p08_125c:both.late...
[04/21 19:55:48    230s]   SIAware is enabled.
[04/21 19:55:48    230s] End AAE Lib Interpolated Model. (MEM=3655.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:55:48    230s]   Clock tree timing engine global stage delay update for delay_corner_ss_v1p08_125c:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:55:48    230s]   Clock DAG hash PRO final: 4594536613710088738 11191599053011996156
[04/21 19:55:48    230s]   CTS services accumulated run-time stats PRO final:
[04/21 19:55:48    230s]     delay calculator: calls=11209, total_wall_time=0.186s, mean_wall_time=0.017ms
[04/21 19:55:48    230s]     legalizer: calls=329, total_wall_time=0.003s, mean_wall_time=0.010ms
[04/21 19:55:48    230s]     steiner router: calls=10964, total_wall_time=0.069s, mean_wall_time=0.006ms
[04/21 19:55:48    230s]   Clock DAG stats PRO final:
[04/21 19:55:48    230s]     cell counts      : b=2, i=1, icg=0, dcg=0, l=1, total=4
[04/21 19:55:48    230s]     sink counts      : regular=1778, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1778
[04/21 19:55:48    230s]     misc counts      : r=1, pp=0, mci=0
[04/21 19:55:48    230s]     cell areas       : b=47.068um^2, i=17.482um^2, icg=0.000um^2, dcg=0.000um^2, l=29.586um^2, total=94.136um^2
[04/21 19:55:48    230s]     cell capacitance : b=0.013pF, i=0.024pF, icg=0.000pF, dcg=0.000pF, l=0.023pF, total=0.060pF
[04/21 19:55:48    230s]     sink capacitance : total=0.091pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.002pF
[04/21 19:55:48    230s]     wire capacitance : top=0.000pF, trunk=0.021pF, leaf=0.065pF, total=0.087pF
[04/21 19:55:48    230s]     wire lengths     : top=0.000um, trunk=148.830um, leaf=415.330um, total=564.160um
[04/21 19:55:48    230s]     hp wire lengths  : top=0.000um, trunk=160.720um, leaf=153.135um, total=313.855um
[04/21 19:55:48    230s]   Clock DAG net violations PRO final:
[04/21 19:55:48    230s]     Fanout : {count=1, worst=[1624]} avg=1624 sd=0 sum=1624
[04/21 19:55:48    230s]   Clock DAG primary half-corner transition distribution PRO final:
[04/21 19:55:48    230s]     Trunk : target=0.500ns count=3 avg=0.118ns sd=0.043ns min=0.081ns max=0.164ns {3 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:55:48    230s]     Leaf  : target=0.500ns count=2 avg=0.117ns sd=0.165ns min=0.000ns max=0.233ns {2 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
[04/21 19:55:48    230s]   Clock DAG library cell distribution PRO final {count}:
[04/21 19:55:48    230s]      Bufs: CLKBUFHDV24: 1 CLKBUFHDV16: 1 
[04/21 19:55:48    230s]      Invs: CLKINHDV20: 1 
[04/21 19:55:48    230s]    Logics: NOR2HDV16: 1 
[04/21 19:55:48    230s]   Primary reporting skew groups PRO final:
[04/21 19:55:48    230s]         min path sink: Timer_Counter_16_bit_1_inst_TCNTn_reg[15]/CK
[04/21 19:55:48    230s]         max path sink: Timer_Counter2_8_bit_inst_OCRnB_reg[6]/CK
[04/21 19:55:48    230s]   Skew group summary PRO final:
[04/21 19:55:48    230s]     skew_group CLK/functional_ff_v1p32: insertion delay [min=1.250, max=2.041, avg=1.274, sd=0.137, skn=5.423, kur=27.440], skew [0.791 vs 0.790*], 98.7% {1.250, 2.040} (wid=1.257 ws=0.007) (gid=0.784 gs=0.784)
[04/21 19:55:48    230s]     skew_group CLK/functional_ss_v1p08_125c: insertion delay [min=1.250, max=2.041, avg=1.274, sd=0.137, skn=5.423, kur=27.440], skew [0.791 vs 0.790*], 98.7% {1.250, 2.040} (wid=1.257 ws=0.007) (gid=0.784 gs=0.784)
[04/21 19:55:48    230s]   Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/21 19:55:48    230s] PRO done.
[04/21 19:55:48    230s] Restoring CTS place status for unmodified clock tree cells and sinks.
[04/21 19:55:48    230s] numClockCells = 6, numClockCellsFixed = 0, numClockCellsRestored = 4, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[04/21 19:55:48    230s] Net route status summary:
[04/21 19:55:48    230s]   Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=5, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/21 19:55:48    230s]   Non-clock: 10590 (unrouted=577, trialRouted=0, noStatus=0, routed=10013, fixed=0, [crossesIlmBoundary=0, tooFewTerms=577, (crossesIlmBoundary AND tooFewTerms=0)])
[04/21 19:55:48    230s] Updating delays...
[04/21 19:55:48    230s] Updating delays done.
[04/21 19:55:48    230s] PRO done. (took cpu=0:00:00.8 real=0:00:00.8)
[04/21 19:55:48    230s] Leaving CCOpt scope - Cleaning up placement interface...
[04/21 19:55:48    230s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3732.5M, EPOCH TIME: 1745240148.499554
[04/21 19:55:48    230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1778).
[04/21 19:55:48    230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:55:48    230s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:55:48    230s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:55:48    230s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.029, REAL:0.029, MEM:3606.5M, EPOCH TIME: 1745240148.528334
[04/21 19:55:48    230s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/21 19:55:48    230s] *** ClockDrv #1 [finish] (route_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:03:50.8/0:06:12.1 (0.6), mem = 3606.5M
[04/21 19:55:48    230s] 
[04/21 19:55:48    230s] =============================================================================================
[04/21 19:55:48    230s]  Step TAT Report : ClockDrv #1 / route_opt_design #1                            23.30-p003_1
[04/21 19:55:48    230s] =============================================================================================
[04/21 19:55:48    230s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:55:48    230s] ---------------------------------------------------------------------------------------------
[04/21 19:55:48    230s] [ OptimizationStep       ]      1   0:00:00.8  (  94.8 % )     0:00:00.8 /  0:00:00.8    1.0
[04/21 19:55:48    230s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.5
[04/21 19:55:48    230s] [ IncrDelayCalc          ]      5   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    1.6
[04/21 19:55:48    230s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.7
[04/21 19:55:48    230s] [ MISC                   ]          0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:55:48    230s] ---------------------------------------------------------------------------------------------
[04/21 19:55:48    230s]  ClockDrv #1 TOTAL                  0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[04/21 19:55:48    230s] ---------------------------------------------------------------------------------------------
[04/21 19:55:48    230s] 
[04/21 19:55:48    230s] Begin: Collecting metrics
[04/21 19:55:48    230s] 
 ----------------------------------------------------------------------------------------------- 
| Snapshot        | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary |     0.206 | 0.000 |   0 |       70.12 | 0:00:01  |        3602 |    0 |   0 |
| ccopt_pro       |           |       |     |             | 0:00:01  |        3655 |      |     |
 ----------------------------------------------------------------------------------------------- 
[04/21 19:55:48    230s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3156.6M, current mem=3153.8M)

[04/21 19:55:48    230s] End: Collecting metrics
[04/21 19:55:48    230s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/21 19:55:48    230s] Deleting Lib Analyzer.
[04/21 19:55:48    230s] **INFO: Start fixing DRV (Mem = 3599.52M) ...
[04/21 19:55:48    230s] Begin: GigaOpt DRV Optimization
[04/21 19:55:48    230s] Glitch fixing enabled
[04/21 19:55:48    230s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[04/21 19:55:48    230s] *** DrvOpt #1 [begin] (route_opt_design #1) : totSession cpu/real = 0:03:51.0/0:06:12.3 (0.6), mem = 3599.5M
[04/21 19:55:48    230s] Info: 27 top-level, potential tri-state nets excluded from IPO operation.
[04/21 19:55:48    230s] Info: 1 ideal net excluded from IPO operation.
[04/21 19:55:48    230s] Info: 5 clock nets excluded from IPO operation.
[04/21 19:55:48    230s] End AAE Lib Interpolated Model. (MEM=3599.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:55:48    230s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2911417.26
[04/21 19:55:48    230s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/21 19:55:48    230s] 
[04/21 19:55:48    230s] Creating Lib Analyzer ...
[04/21 19:55:48    231s] Total number of usable buffers from Lib Analyzer: 24 ( CLKBUFHDV2 BUFHDV2RD BUFHDV2 BUFHDV1RD BUFHDV1 BUFHDV0 CLKBUFHDV4 BUFHDV4 BUFHDV3RD BUFHDV4RD CLKBUFHDV6 BUFHDV6RD BUFHDV6 CLKBUFHDV8 BUFHDV8 BUFHDV8RD CLKBUFHDV12 BUFHDV12 CLKBUFHDV16 BUFHDV12RD CLKBUFHDV20 CLKBUFHDV24 CLKBUFHDV32 BUFHDV32RD)
[04/21 19:55:48    231s] Total number of usable inverters from Lib Analyzer: 18 ( INHDVL INHDV2 INHDV1 INHDV0 CLKINHDV2 CLKINHDV1 CLKINHDV0 INHDV4 CLKINHDV4 INHDV6 CLKINHDV6 INHDV8 CLKINHDV8 CLKINHDV12 CLKINHDV16 CLKINHDV20 CLKINHDV24 INHDV32)
[04/21 19:55:48    231s] Total number of usable delay cells from Lib Analyzer: 15 ( DEL1HDV2 DEL1HDV1 DEL1HDV0 DEL2HDV2 DEL2HDV1 DEL2HDV0 DEL3HDV2 DEL3HDV1 DEL3HDV0 DEL2HDV4 DEL4HDV2 DEL4HDV1 DEL4HDV0 DEL3HDV4 DEL4HDV4)
[04/21 19:55:48    231s] 
[04/21 19:55:48    231s] {RT rc_worst 0 2 5  0}
[04/21 19:55:49    231s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:51 mem=3603.5M
[04/21 19:55:49    231s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:51 mem=3603.5M
[04/21 19:55:49    231s] Creating Lib Analyzer, finished. 
[04/21 19:55:49    231s] #optDebug: Start CG creation (mem=3603.5M)
[04/21 19:55:49    231s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:55:49    231s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:55:49    231s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:55:49    231s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:55:49    231s] ToF 1494.6600um
[04/21 19:55:49    231s] (cpu=0:00:00.2, mem=3697.3M)
[04/21 19:55:49    231s]  ...processing cgPrt (cpu=0:00:00.2, mem=3697.3M)
[04/21 19:55:49    231s]  ...processing cgEgp (cpu=0:00:00.2, mem=3697.3M)
[04/21 19:55:49    231s]  ...processing cgPbk (cpu=0:00:00.2, mem=3697.3M)
[04/21 19:55:49    231s]  ...processing cgNrb(cpu=0:00:00.2, mem=3697.3M)
[04/21 19:55:49    231s]  ...processing cgObs (cpu=0:00:00.2, mem=3697.3M)
[04/21 19:55:49    231s]  ...processing cgCon (cpu=0:00:00.2, mem=3697.3M)
[04/21 19:55:49    231s]  ...processing cgPdm (cpu=0:00:00.2, mem=3697.3M)
[04/21 19:55:49    231s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=3697.3M)
[04/21 19:55:49    231s] 
[04/21 19:55:49    231s] Active Setup views: view_ss_v1p08_125c 
[04/21 19:55:49    231s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3697.3M, EPOCH TIME: 1745240149.537631
[04/21 19:55:49    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:55:49    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:55:49    231s] 
[04/21 19:55:49    231s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:55:49    231s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:55:49    231s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.008, MEM:3697.3M, EPOCH TIME: 1745240149.545541
[04/21 19:55:49    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:55:49    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:55:49    231s] [oiPhyDebug] optDemand 114472065600.00, spDemand 114472065600.00.
[04/21 19:55:49    231s] [LDM::Info] TotalInstCnt at InitDesignMc1: 9899
[04/21 19:55:49    231s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[04/21 19:55:49    231s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:03:52 mem=3697.3M
[04/21 19:55:49    231s] OPERPROF: Starting DPlace-Init at level 1, MEM:3697.3M, EPOCH TIME: 1745240149.547913
[04/21 19:55:49    231s] Processing tracks to init pin-track alignment.
[04/21 19:55:49    231s] z: 2, totalTracks: 1
[04/21 19:55:49    231s] z: 4, totalTracks: 1
[04/21 19:55:49    231s] z: 6, totalTracks: 1
[04/21 19:55:49    231s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:55:49    231s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3697.3M, EPOCH TIME: 1745240149.550744
[04/21 19:55:49    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:55:49    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:55:49    231s] 
[04/21 19:55:49    231s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:55:49    231s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:55:49    231s] 
[04/21 19:55:49    231s]  Skipping Bad Lib Cell Checking (CMU) !
[04/21 19:55:49    231s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.007, REAL:0.007, MEM:3697.3M, EPOCH TIME: 1745240149.558027
[04/21 19:55:49    231s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3697.3M, EPOCH TIME: 1745240149.558053
[04/21 19:55:49    231s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3697.3M, EPOCH TIME: 1745240149.558114
[04/21 19:55:49    231s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3697.3MB).
[04/21 19:55:49    231s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:3697.3M, EPOCH TIME: 1745240149.558738
[04/21 19:55:49    231s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[04/21 19:55:49    231s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 9899
[04/21 19:55:49    231s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:03:52 mem=3697.3M
[04/21 19:55:49    231s] ### Creating RouteCongInterface, started
[04/21 19:55:49    231s] {MMLU 0 4 10047}
[04/21 19:55:49    231s] [oiLAM] Zs 5, 8
[04/21 19:55:49    231s] ### Creating LA Mngr. totSessionCpu=0:03:52 mem=3697.3M
[04/21 19:55:49    231s] ### Creating LA Mngr, finished. totSessionCpu=0:03:52 mem=3697.3M
[04/21 19:55:49    231s] ### Creating RouteCongInterface, finished
[04/21 19:55:49    231s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:55:49    231s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:55:49    231s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:55:49    231s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:55:49    231s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:55:49    232s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:55:49    232s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:55:49    232s] 	CornerforLayerOpt timing analysis view view_ss_v1p08_125c has been selected for calibration 
[04/21 19:55:49    232s] AoF 5171.1400um
[04/21 19:55:49    232s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[04/21 19:55:49    232s] [GPS-DRV] Optimizer inputs ============================= 
[04/21 19:55:49    232s] [GPS-DRV] drvFixingStage: Small Scale
[04/21 19:55:49    232s] [GPS-DRV] costLowerBound: 0.1
[04/21 19:55:49    232s] [GPS-DRV] setupTNSCost  : 0.3
[04/21 19:55:49    232s] [GPS-DRV] maxIter       : 10
[04/21 19:55:49    232s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[04/21 19:55:49    232s] [GPS-DRV] Optimizer parameters ============================= 
[04/21 19:55:49    232s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[04/21 19:55:49    232s] [GPS-DRV] maxDensity (design): 0.95
[04/21 19:55:49    232s] [GPS-DRV] maxLocalDensity: 0.96
[04/21 19:55:49    232s] [GPS-DRV] MaxBufDistForPlaceBlk: 656um
[04/21 19:55:49    232s] [GPS-DRV] Dflt RT Characteristic Length 3392.87um AoF 5171.14um x 1
[04/21 19:55:49    232s] [GPS-DRV] isCPECostingOn: false
[04/21 19:55:49    232s] [GPS-DRV] MaintainWNS: 1
[04/21 19:55:49    232s] [GPS-DRV] All active and enabled setup views
[04/21 19:55:49    232s] [GPS-DRV]     view_ss_v1p08_125c
[04/21 19:55:49    232s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[04/21 19:55:49    232s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[04/21 19:55:49    232s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[04/21 19:55:49    232s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[04/21 19:55:49    232s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3726.4M, EPOCH TIME: 1745240149.843506
[04/21 19:55:49    232s] Found 0 hard placement blockage before merging.
[04/21 19:55:49    232s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3726.4M, EPOCH TIME: 1745240149.843600
[04/21 19:55:49    232s] ** INFO: Initializing Glitch Interface
[04/21 19:55:49    232s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0.3)
[04/21 19:55:49    232s] [GPS-DRV] ROI - unit(Area: 4.0344e+06; LeakageP: 3.12454e-12; DynamicP: 4.0344e+06)DBU
[04/21 19:55:49    232s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/21 19:55:49    232s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[04/21 19:55:49    232s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/21 19:55:49    232s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/21 19:55:49    232s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/21 19:55:49    232s] Info: violation cost 1.739818 (cap = 0.000000, tran = 1.739818, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/21 19:55:49    232s] |     1|     2|    -1.97|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.21|     0.00|       0|       0|       0| 70.12%|          |         |
[04/21 19:55:49    232s] Info: violation cost 1.665022 (cap = 0.000000, tran = 1.665022, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/21 19:55:49    232s] |     1|     2|    -1.92|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.21|     0.00|       0|       0|       0| 70.12%| 0:00:00.0|  3761.4M|
[04/21 19:55:49    232s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/21 19:55:49    232s] 
[04/21 19:55:49    232s] ###############################################################################
[04/21 19:55:49    232s] #
[04/21 19:55:49    232s] #  Large fanout net report:  
[04/21 19:55:49    232s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[04/21 19:55:49    232s] #     - current density: 70.12
[04/21 19:55:49    232s] #
[04/21 19:55:49    232s] #  List of high fanout nets:
[04/21 19:55:49    232s] #
[04/21 19:55:49    232s] ###############################################################################
[04/21 19:55:49    232s] 
[04/21 19:55:49    232s] 
[04/21 19:55:49    232s] =======================================================================
[04/21 19:55:49    232s]                 Reasons for remaining drv violations
[04/21 19:55:49    232s] =======================================================================
[04/21 19:55:49    232s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[04/21 19:55:49    232s] 
[04/21 19:55:49    232s] MultiBuffering failure reasons
[04/21 19:55:49    232s] ------------------------------------------------
[04/21 19:55:49    232s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[04/21 19:55:49    232s] 
[04/21 19:55:49    232s] 
[04/21 19:55:49    232s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3761.4M) ***
[04/21 19:55:49    232s] 
[04/21 19:55:49    232s] Deleting 0 temporary hard placement blockage(s).
[04/21 19:55:50    232s] Total-nets :: 10015, Stn-nets :: 0, ratio :: 0 %, Total-len 335608, Stn-len 0
[04/21 19:55:50    232s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 9899
[04/21 19:55:50    232s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3761.4M, EPOCH TIME: 1745240150.005391
[04/21 19:55:50    232s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9899).
[04/21 19:55:50    232s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:55:50    232s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:55:50    232s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:55:50    232s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.017, REAL:0.017, MEM:3667.4M, EPOCH TIME: 1745240150.022578
[04/21 19:55:50    232s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2911417.26
[04/21 19:55:50    232s] *** DrvOpt #1 [finish] (route_opt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:03:52.2/0:06:13.6 (0.6), mem = 3667.4M
[04/21 19:55:50    232s] 
[04/21 19:55:50    232s] =============================================================================================
[04/21 19:55:50    232s]  Step TAT Report : DrvOpt #1 / route_opt_design #1                              23.30-p003_1
[04/21 19:55:50    232s] =============================================================================================
[04/21 19:55:50    232s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:55:50    232s] ---------------------------------------------------------------------------------------------
[04/21 19:55:50    232s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.1
[04/21 19:55:50    232s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  32.0 % )     0:00:00.4 /  0:00:00.4    1.0
[04/21 19:55:50    232s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:55:50    232s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:55:50    232s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[04/21 19:55:50    232s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.3
[04/21 19:55:50    232s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:55:50    232s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:55:50    232s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:55:50    232s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:55:50    232s] [ OptEval                ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:55:50    232s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:55:50    232s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:55:50    232s] [ DrvFindVioNets         ]      2   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.0    0.8
[04/21 19:55:50    232s] [ DrvComputeSummary      ]      2   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.1    1.1
[04/21 19:55:50    232s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:55:50    232s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.9
[04/21 19:55:50    232s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.8
[04/21 19:55:50    232s] [ MISC                   ]          0:00:00.7  (  52.0 % )     0:00:00.7 /  0:00:00.7    1.0
[04/21 19:55:50    232s] ---------------------------------------------------------------------------------------------
[04/21 19:55:50    232s]  DrvOpt #1 TOTAL                    0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[04/21 19:55:50    232s] ---------------------------------------------------------------------------------------------
[04/21 19:55:50    232s] 
[04/21 19:55:50    232s] drv optimizer changes nothing and skips refinePlace
[04/21 19:55:50    232s] End: GigaOpt DRV Optimization
[04/21 19:55:50    232s] **optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 3202.4M, totSessionCpu=0:03:52 **
[04/21 19:55:50    232s] Begin: Collecting metrics
[04/21 19:55:50    232s] 
 ------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary |     0.206 |    0.000 |           |        0 |       70.12 | 0:00:01  |        3602 |    0 |   0 |
| ccopt_pro       |           |          |           |          |             | 0:00:01  |        3655 |      |     |
| drv_eco_fixing  |     0.206 |    0.206 |         0 |        0 |       70.12 | 0:00:02  |        3667 |    1 |   0 |
 ------------------------------------------------------------------------------------------------------------------- 
[04/21 19:55:50    232s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3211.8M, current mem=3202.4M)

[04/21 19:55:50    232s] End: Collecting metrics
[04/21 19:55:50    232s] *info:
[04/21 19:55:50    232s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 3667.45M).
[04/21 19:55:50    232s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3667.4M, EPOCH TIME: 1745240150.125400
[04/21 19:55:50    232s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:55:50    232s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:55:50    232s] 
[04/21 19:55:50    232s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:55:50    232s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:55:50    232s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.009, MEM:3667.4M, EPOCH TIME: 1745240150.133907
[04/21 19:55:50    232s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:55:50    232s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:55:50    232s] ** INFO: Initializing Glitch Interface
[04/21 19:55:50    232s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.03min mem=3667.4M)
------------------------------------------------------------------

Setup views included:
 view_ss_v1p08_125c 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.206  |  0.469  |  0.206  | 12.577  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  3958   |  2134   |    1    |  3174   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.123%
------------------------------------------------------------------

[04/21 19:55:50    232s] **optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 3202.6M, totSessionCpu=0:03:52 **
[04/21 19:55:50    232s] ** INFO: Initializing Glitch Interface
[04/21 19:55:50    232s]   DRV Snapshot: (REF)
[04/21 19:55:50    232s]          Tran DRV: 0 (1)
[04/21 19:55:50    232s]           Cap DRV: 0 (0)
[04/21 19:55:50    232s]        Fanout DRV: 0 (0)
[04/21 19:55:50    232s]            Glitch: 0 (0)
[04/21 19:55:50    232s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/21 19:55:50    232s] Deleting Lib Analyzer.
[04/21 19:55:50    232s] GigaOpt: target slack met, skip TNS optimization
[04/21 19:55:50    232s] **INFO: flowCheckPoint #4 OptimizationPass2
[04/21 19:55:50    232s] *** BuildHoldData #1 [begin] (route_opt_design #1) : totSession cpu/real = 0:03:52.6/0:06:13.9 (0.6), mem = 3662.8M
[04/21 19:55:50    232s] End AAE Lib Interpolated Model. (MEM=3662.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:55:50    232s] Saving timing graph ...
[04/21 19:55:50    232s] TG backup dir: /nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/opt_timing_graph_Ymbzfu
[04/21 19:55:50    232s] Disk Usage:
[04/21 19:55:50    232s] Filesystem     1K-blocks      Used Available Use% Mounted on
[04/21 19:55:50    232s] /dev/nvme1n1   976285652 904764672  71520980  93% /nfs
[04/21 19:55:50    232s] Done save timing graph
[04/21 19:55:50    232s] Disk Usage:
[04/21 19:55:50    232s] Filesystem     1K-blocks      Used Available Use% Mounted on
[04/21 19:55:50    232s] /dev/nvme1n1   976285652 904770104  71515548  93% /nfs
[04/21 19:55:50    232s] **INFO: Starting Blocking QThread with 1 CPU
[04/21 19:55:50    232s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[04/21 19:55:50      0s] *** QThread HoldInit [begin] (BuildHoldData #1 / route_opt_design #1) : mem = 0.3M
[04/21 19:55:50      0s] Latch borrow mode reset to max_borrow
[04/21 19:55:50      0s] AAE_INFO: switching setDelayCal -siAware from true to false ...
[04/21 19:55:50      0s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[04/21 19:55:50      0s] OPTC: user 20.0
[04/21 19:55:50      0s] 
[04/21 19:55:50      0s] TimeStamp Deleting Cell Server Begin ...
[04/21 19:55:50      0s] 
[04/21 19:55:50      0s] TimeStamp Deleting Cell Server End ...
[04/21 19:55:50      0s] Starting delay calculation for Hold views
[04/21 19:55:50      0s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/21 19:55:50      0s] #################################################################################
[04/21 19:55:50      0s] # Design Stage: PostRoute
[04/21 19:55:50      0s] # Design Name: ATmega328pb
[04/21 19:55:50      0s] # Design Mode: 90nm
[04/21 19:55:50      0s] # Analysis Mode: MMMC OCV 
[04/21 19:55:50      0s] # Parasitics Mode: SPEF/RCDB 
[04/21 19:55:50      0s] # Signoff Settings: SI Off 
[04/21 19:55:50      0s] #################################################################################
[04/21 19:55:50      0s] AAE_INFO: 1 threads acquired from CTE.
[04/21 19:55:50      0s] Calculate late delays in OCV mode...
[04/21 19:55:50      0s] Calculate early delays in OCV mode...
[04/21 19:55:50      0s] Calculate late delays in OCV mode...
[04/21 19:55:50      0s] Calculate early delays in OCV mode...
[04/21 19:55:50      0s] Topological Sorting (REAL = 0:00:00.0, MEM = 10.1M, InitMEM = 10.1M)
[04/21 19:55:50      0s] Start delay calculation (fullDC) (1 T). (MEM=2563.38)
[04/21 19:55:51      0s] End AAE Lib Interpolated Model. (MEM=18.2891 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:55:51      1s] Glitch Analysis: View view_ss_v1p08_125c -- Total Number of Nets Skipped = 0. 
[04/21 19:55:51      1s] Glitch Analysis: View view_ss_v1p08_125c -- Total Number of Nets Analyzed = 10047. 
[04/21 19:55:51      1s] Total number of fetched objects 10047
[04/21 19:55:52      1s] Glitch Analysis: View view_ff_v1p32 -- Total Number of Nets Skipped = 0. 
[04/21 19:55:52      1s] Glitch Analysis: View view_ff_v1p32 -- Total Number of Nets Analyzed = 10047. 
[04/21 19:55:52      1s] Total number of fetched objects 10047
[04/21 19:55:52      1s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:55:52      1s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:55:52      1s] End delay calculation. (MEM=2577.99 CPU=0:00:01.5 REAL=0:00:01.0)
[04/21 19:55:52      1s] End delay calculation (fullDC). (MEM=2577.99 CPU=0:00:01.6 REAL=0:00:02.0)
[04/21 19:55:52      1s] *** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 0.0M) ***
[04/21 19:55:52      2s] *** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:00:02.3 mem=0.0M)
[04/21 19:55:52      2s] Done building cte hold timing graph (HoldAware) cpu=0:00:02.3 real=0:00:02.0 totSessionCpu=0:00:02.3 mem=0.0M ***
[04/21 19:55:53      2s] *** QThread HoldInit [finish] (BuildHoldData #1 / route_opt_design #1) : cpu/real = 0:00:02.5/0:00:02.5 (1.0), mem = 0.0M
[04/21 19:55:53      2s] 
[04/21 19:55:53      2s] =============================================================================================
[04/21 19:55:53      2s]  Step TAT Report : QThreadWorker #1 / BuildHoldData #1 / route_opt_design #1
[04/21 19:55:53      2s]                                                                                 23.30-p003_1
[04/21 19:55:53      2s] =============================================================================================
[04/21 19:55:53      2s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:55:53      2s] ---------------------------------------------------------------------------------------------
[04/21 19:55:53      2s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:55:53      2s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[04/21 19:55:53      2s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:55:53      2s] [ UpdateTimingGraph      ]      1   0:00:00.1  (   4.5 % )     0:00:02.1 /  0:00:02.1    1.0
[04/21 19:55:53      2s] [ FullDelayCalc          ]      1   0:00:01.7  (  66.4 % )     0:00:01.7 /  0:00:01.7    1.0
[04/21 19:55:53      2s] [ TimingUpdate           ]      2   0:00:00.4  (  16.7 % )     0:00:00.4 /  0:00:00.4    1.0
[04/21 19:55:53      2s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.9
[04/21 19:55:53      2s] [ MISC                   ]          0:00:00.3  (  10.8 % )     0:00:00.3 /  0:00:00.3    1.0
[04/21 19:55:53      2s] ---------------------------------------------------------------------------------------------
[04/21 19:55:53      2s]  QThreadWorker #1 TOTAL             0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:02.5    1.0
[04/21 19:55:53      2s] ---------------------------------------------------------------------------------------------
[04/21 19:55:53      2s] 

[04/21 19:55:53    234s]  
_______________________________________________________________________
[04/21 19:55:53    234s] Restoring timing graph ...
[04/21 19:55:53    235s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[04/21 19:55:53    235s] Done restore timing graph
[04/21 19:55:53    235s] End AAE Lib Interpolated Model. (MEM=3702.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:55:53    235s] ** INFO: Initializing Glitch Interface
[04/21 19:55:53    235s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3702.3M, EPOCH TIME: 1745240153.523526
[04/21 19:55:53    235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:55:53    235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:55:53    235s] 
[04/21 19:55:53    235s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:55:53    235s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:55:53    235s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.009, REAL:0.009, MEM:3702.3M, EPOCH TIME: 1745240153.532114
[04/21 19:55:53    235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:55:53    235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:55:53    235s] ** INFO: Initializing Glitch Interface
[04/21 19:55:53    235s] 
------------------------------------------------------------------
         Before 2nd PASS Opt
------------------------------------------------------------------

Setup views included:
 view_ss_v1p08_125c 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.206  |  0.469  |  0.206  | 12.577  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  3958   |  2134   |    1    |  3174   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.123%
------------------------------------------------------------------

[04/21 19:55:53    235s] *** BuildHoldData #1 [finish] (route_opt_design #1) : cpu/real = 0:00:02.8/0:00:03.4 (0.8), totSession cpu/real = 0:03:55.4/0:06:17.3 (0.6), mem = 3739.4M
[04/21 19:55:53    235s] 
[04/21 19:55:53    235s] =============================================================================================
[04/21 19:55:53    235s]  Step TAT Report : BuildHoldData #1 / route_opt_design #1                       23.30-p003_1
[04/21 19:55:53    235s] =============================================================================================
[04/21 19:55:53    235s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:55:53    235s] ---------------------------------------------------------------------------------------------
[04/21 19:55:53    235s] [ ViewPruning            ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:55:53    235s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 19:55:53    235s] [ DrvReport              ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:55:53    235s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:55:53    235s] [ UpdateTimingGraph      ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:55:53    235s] [ TimingUpdate           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:55:53    235s] [ TimingReport           ]      1   0:00:00.1  (   3.7 % )     0:00:00.1 /  0:00:00.1    0.9
[04/21 19:55:53    235s] [ SaveTimingGraph        ]      1   0:00:00.2  (   6.0 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 19:55:53    235s] [ RestoreTimingGraph     ]      1   0:00:00.2  (   4.8 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 19:55:53    235s] [ QThreadWait            ]      1   0:00:02.6  (  76.2 % )     0:00:02.6 /  0:00:02.0      *
[04/21 19:55:53    235s] [ MISC                   ]          0:00:00.2  (   6.5 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 19:55:53    235s] ---------------------------------------------------------------------------------------------
[04/21 19:55:53    235s]  BuildHoldData #1 TOTAL             0:00:03.4  ( 100.0 % )     0:00:03.4 /  0:00:02.8    0.8
[04/21 19:55:53    235s] ---------------------------------------------------------------------------------------------
[04/21 19:55:53    235s] 
[04/21 19:55:53    235s] Glitch fixing enabled
[04/21 19:55:53    235s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/21 19:55:53    235s] *** Timing Is met
[04/21 19:55:53    235s] *** Check timing (0:00:00.0)
[04/21 19:55:53    235s] *** Setup timing is met (target slack 0ns)
[04/21 19:55:53    235s]   Timing Snapshot: (REF)
[04/21 19:55:53    235s]      Weighted WNS: 0.000
[04/21 19:55:53    235s]       All  PG WNS: 0.000
[04/21 19:55:53    235s]       High PG WNS: 0.000
[04/21 19:55:53    235s]       All  PG TNS: 0.000
[04/21 19:55:53    235s]       High PG TNS: 0.000
[04/21 19:55:53    235s]       Low  PG TNS: 0.000
[04/21 19:55:53    235s]    Category Slack: { [L, 0.206] [H, 0.206] [H, 0.469] }
[04/21 19:55:53    235s] 
[04/21 19:55:53    235s] 
[04/21 19:55:53    235s] Creating Lib Analyzer ...
[04/21 19:55:53    235s] Total number of usable buffers from Lib Analyzer: 24 ( CLKBUFHDV2 BUFHDV2RD BUFHDV2 BUFHDV1RD BUFHDV1 BUFHDV0 CLKBUFHDV4 BUFHDV4 BUFHDV3RD BUFHDV4RD CLKBUFHDV6 BUFHDV6RD BUFHDV6 CLKBUFHDV8 BUFHDV8 BUFHDV8RD CLKBUFHDV12 BUFHDV12 CLKBUFHDV16 BUFHDV12RD CLKBUFHDV20 CLKBUFHDV24 CLKBUFHDV32 BUFHDV32RD)
[04/21 19:55:53    235s] Total number of usable inverters from Lib Analyzer: 18 ( INHDVL INHDV2 INHDV1 INHDV0 CLKINHDV2 CLKINHDV1 CLKINHDV0 INHDV4 CLKINHDV4 INHDV6 CLKINHDV6 INHDV8 CLKINHDV8 CLKINHDV12 CLKINHDV16 CLKINHDV20 CLKINHDV24 INHDV32)
[04/21 19:55:53    235s] Total number of usable delay cells from Lib Analyzer: 15 ( DEL1HDV2 DEL1HDV1 DEL1HDV0 DEL2HDV2 DEL2HDV1 DEL2HDV0 DEL3HDV2 DEL3HDV1 DEL3HDV0 DEL2HDV4 DEL4HDV2 DEL4HDV1 DEL4HDV0 DEL3HDV4 DEL4HDV4)
[04/21 19:55:53    235s] 
[04/21 19:55:53    235s] {RT rc_worst 0 2 5  0}
[04/21 19:55:54    235s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:56 mem=3682.4M
[04/21 19:55:54    235s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:56 mem=3682.4M
[04/21 19:55:54    235s] Creating Lib Analyzer, finished. 
[04/21 19:55:54    235s] **INFO: flowCheckPoint #5 OptimizationHold
[04/21 19:55:54    235s] 
[04/21 19:55:54    235s] TimeStamp Deleting Cell Server Begin ...
[04/21 19:55:54    235s] Deleting Lib Analyzer.
[04/21 19:55:54    235s] 
[04/21 19:55:54    235s] TimeStamp Deleting Cell Server End ...
[04/21 19:55:54    235s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/21 19:55:54    235s] 
[04/21 19:55:54    235s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/21 19:55:54    235s] Summary for sequential cells identification: 
[04/21 19:55:54    235s]   Identified SBFF number: 158
[04/21 19:55:54    235s]   Identified MBFF number: 0
[04/21 19:55:54    235s]   Identified SB Latch number: 24
[04/21 19:55:54    235s]   Identified MB Latch number: 0
[04/21 19:55:54    235s]   Not identified SBFF number: 0
[04/21 19:55:54    235s]   Not identified MBFF number: 0
[04/21 19:55:54    235s]   Not identified SB Latch number: 0
[04/21 19:55:54    235s]   Not identified MB Latch number: 0
[04/21 19:55:54    235s]   Number of sequential cells which are not FFs: 26
[04/21 19:55:54    235s]  Visiting view : view_ss_v1p08_125c
[04/21 19:55:54    235s]    : PowerDomain = none : Weighted F : unweighted  = 79.20 (1.000) with rcCorner = 0
[04/21 19:55:54    235s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:55:54    235s]  Visiting view : view_ss_v1p08_125c
[04/21 19:55:54    235s]    : PowerDomain = none : Weighted F : unweighted  = 79.20 (1.000) with rcCorner = 0
[04/21 19:55:54    235s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:55:54    235s] TLC MultiMap info (StdDelay):
[04/21 19:55:54    235s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + no RcCorner := 71.4ps
[04/21 19:55:54    235s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + rc_worst := 79.2ps
[04/21 19:55:54    235s]  Setting StdDelay to: 79.2ps
[04/21 19:55:54    235s] 
[04/21 19:55:54    235s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/21 19:55:54    235s] 
[04/21 19:55:54    235s] TimeStamp Deleting Cell Server Begin ...
[04/21 19:55:54    235s] 
[04/21 19:55:54    235s] TimeStamp Deleting Cell Server End ...
[04/21 19:55:54    235s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3682.4M, EPOCH TIME: 1745240154.210156
[04/21 19:55:54    235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:55:54    235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:55:54    235s] 
[04/21 19:55:54    235s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:55:54    235s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:55:54    235s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.008, MEM:3682.4M, EPOCH TIME: 1745240154.218623
[04/21 19:55:54    235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:55:54    235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:55:54    235s] GigaOpt Hold Optimizer is used
[04/21 19:55:54    235s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[04/21 19:55:54    235s] End AAE Lib Interpolated Model. (MEM=3682.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:55:54    235s] 
[04/21 19:55:54    235s] Creating Lib Analyzer ...
[04/21 19:55:54    235s] 
[04/21 19:55:54    235s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/21 19:55:54    235s] Summary for sequential cells identification: 
[04/21 19:55:54    235s]   Identified SBFF number: 158
[04/21 19:55:54    235s]   Identified MBFF number: 0
[04/21 19:55:54    235s]   Identified SB Latch number: 24
[04/21 19:55:54    235s]   Identified MB Latch number: 0
[04/21 19:55:54    235s]   Not identified SBFF number: 0
[04/21 19:55:54    235s]   Not identified MBFF number: 0
[04/21 19:55:54    235s]   Not identified SB Latch number: 0
[04/21 19:55:54    235s]   Not identified MB Latch number: 0
[04/21 19:55:54    235s]   Number of sequential cells which are not FFs: 26
[04/21 19:55:54    235s]  Visiting view : view_ss_v1p08_125c
[04/21 19:55:54    235s]    : PowerDomain = none : Weighted F : unweighted  = 79.20 (1.000) with rcCorner = 0
[04/21 19:55:54    235s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:55:54    235s]  Visiting view : view_ss_v1p08_125c
[04/21 19:55:54    235s]    : PowerDomain = none : Weighted F : unweighted  = 79.20 (1.000) with rcCorner = 0
[04/21 19:55:54    235s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:55:54    235s] TLC MultiMap info (StdDelay):
[04/21 19:55:54    235s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + no RcCorner := 71.4ps
[04/21 19:55:54    235s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + rc_worst := 79.2ps
[04/21 19:55:54    235s]  Setting StdDelay to: 79.2ps
[04/21 19:55:54    235s] 
[04/21 19:55:54    235s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/21 19:55:54    235s] Total number of usable buffers from Lib Analyzer: 26 ( CLKBUFHDV1 BUFHDVL BUFHDV2RD BUFHDV2 BUFHDV1 BUFHDV0 CLKBUFHDV4 BUFHDV4 BUFHDV3RD BUFHDV3 BUFHDV4RD CLKBUFHDV6 BUFHDV6RD DEL1HDV4 CLKBUFHDV8 BUFHDV8 BUFHDV8RD CLKBUFHDV12 BUFHDV12RD BUFHDV16 CLKBUFHDV20 BUFHDV16RD CLKBUFHDV24 BUFHDV20RD BUFHDV24RD BUFHDV32RD)
[04/21 19:55:54    235s] Total number of usable inverters from Lib Analyzer: 24 ( INHDVL INHDV2 INHDV1 INHDV0 CLKINHDV2 CLKINHDV1 CLKINHDV0 INHDV4 INHDV3 CLKINHDV4 CLKINHDV3 INHDV6 CLKINHDV6 INHDV8 CLKINHDV8 INHDV12 CLKINHDV12 CLKINHDV16 INHDV16 CLKINHDV20 INHDV20 CLKINHDV24 INHDV24 INHDV32)
[04/21 19:55:54    235s] Total number of usable delay cells from Lib Analyzer: 14 ( DEL1HDV2 DEL1HDV1 DEL1HDV0 DEL2HDV1 DEL2HDV0 DEL3HDV2 DEL3HDV1 DEL3HDV0 DEL2HDV4 DEL4HDV2 DEL4HDV1 DEL4HDV0 DEL3HDV4 DEL4HDV4)
[04/21 19:55:54    235s] 
[04/21 19:55:54    235s] {RT rc_worst 0 2 5  0}
[04/21 19:55:54    236s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:56 mem=3682.4M
[04/21 19:55:54    236s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:56 mem=3682.4M
[04/21 19:55:54    236s] Creating Lib Analyzer, finished. 
[04/21 19:55:54    236s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:03:56 mem=3682.4M ***
[04/21 19:55:54    236s] *** BuildHoldData #2 [begin] (route_opt_design #1) : totSession cpu/real = 0:03:56.3/0:06:18.3 (0.6), mem = 3682.4M
[04/21 19:55:54    236s] Saving timing graph ...
[04/21 19:55:54    236s] TG backup dir: /nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/opt_timing_graph_e06OLA
[04/21 19:55:54    236s] Disk Usage:
[04/21 19:55:54    236s] Filesystem     1K-blocks      Used Available Use% Mounted on
[04/21 19:55:54    236s] /dev/nvme1n1   976285652 904763328  71522324  93% /nfs
[04/21 19:55:54    236s] Done save timing graph
[04/21 19:55:54    236s] Disk Usage:
[04/21 19:55:54    236s] Filesystem     1K-blocks      Used Available Use% Mounted on
[04/21 19:55:54    236s] /dev/nvme1n1   976285652 904768748  71516904  93% /nfs
[04/21 19:55:54    236s] Latch borrow mode reset to max_borrow
[04/21 19:55:54    236s] OPTC: user 20.0
[04/21 19:55:54    236s] 
[04/21 19:55:54    236s] TimeStamp Deleting Cell Server Begin ...
[04/21 19:55:54    236s] Deleting Lib Analyzer.
[04/21 19:55:54    236s] 
[04/21 19:55:54    236s] TimeStamp Deleting Cell Server End ...
[04/21 19:55:55    236s] Starting delay calculation for Hold views
[04/21 19:55:55    236s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/21 19:55:55    236s] AAE_INFO: resetNetProps viewIdx 0 
[04/21 19:55:55    236s] AAE_INFO: resetNetProps viewIdx 1 
[04/21 19:55:55    236s] Starting SI iteration 1 using Infinite Timing Windows
[04/21 19:55:55    236s] #################################################################################
[04/21 19:55:55    236s] # Design Stage: PostRoute
[04/21 19:55:55    236s] # Design Name: ATmega328pb
[04/21 19:55:55    236s] # Design Mode: 90nm
[04/21 19:55:55    236s] # Analysis Mode: MMMC OCV 
[04/21 19:55:55    236s] # Parasitics Mode: SPEF/RCDB 
[04/21 19:55:55    236s] # Signoff Settings: SI On 
[04/21 19:55:55    236s] #################################################################################
[04/21 19:55:55    236s] AAE_INFO: 1 threads acquired from CTE.
[04/21 19:55:55    236s] Setting infinite Tws ...
[04/21 19:55:55    236s] First Iteration Infinite Tw... 
[04/21 19:55:55    236s] Calculate late delays in OCV mode...
[04/21 19:55:55    236s] Calculate early delays in OCV mode...
[04/21 19:55:55    236s] Calculate late delays in OCV mode...
[04/21 19:55:55    236s] Calculate early delays in OCV mode...
[04/21 19:55:55    236s] Topological Sorting (REAL = 0:00:00.0, MEM = 3696.7M, InitMEM = 3696.7M)
[04/21 19:55:55    236s] Start delay calculation (fullDC) (1 T). (MEM=3218.44)
[04/21 19:55:55    237s] End AAE Lib Interpolated Model. (MEM=3696.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:55:56    238s] Total number of fetched objects 10047
[04/21 19:55:56    238s] AAE_INFO-618: Total number of nets in the design is 10595,  96.4 percent of the nets selected for SI analysis
[04/21 19:55:58    240s] Total number of fetched objects 10047
[04/21 19:55:58    240s] AAE_INFO-618: Total number of nets in the design is 10595,  96.4 percent of the nets selected for SI analysis
[04/21 19:55:58    240s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:55:58    240s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:55:58    240s] End delay calculation. (MEM=3229.19 CPU=0:00:03.0 REAL=0:00:03.0)
[04/21 19:55:58    240s] End delay calculation (fullDC). (MEM=3229.19 CPU=0:00:03.2 REAL=0:00:03.0)
[04/21 19:55:58    240s] Save waveform /nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/.AAE_p5NBYo/.AAE_2911417/waveform.data...
[04/21 19:55:58    240s] *** CDM Built up (cpu=0:00:03.3  real=0:00:03.0  mem= 3683.8M) ***
[04/21 19:55:59    240s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3707.8M)
[04/21 19:55:59    240s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/21 19:55:59    240s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3707.8M)
[04/21 19:55:59    240s] 
[04/21 19:55:59    240s] Executing IPO callback for view pruning (simultaneousMode=0)..
[04/21 19:55:59    240s] 
[04/21 19:55:59    240s] Active hold views:
[04/21 19:55:59    240s]  view_ff_v1p32
[04/21 19:55:59    240s]   Dominating endpoints: 3934
[04/21 19:55:59    240s]   Dominating TNS: -15.432
[04/21 19:55:59    240s] 
[04/21 19:55:59    240s] Suppress "**WARN ..." messages.
[04/21 19:55:59    240s] Un-suppress "**WARN ..." messages.
[04/21 19:55:59    240s] 
[04/21 19:55:59    240s] Optimization is working on the following views:
[04/21 19:55:59    240s]   Setup views:  view_ss_v1p08_125c
[04/21 19:55:59    240s]   Hold  views: view_ff_v1p32 
[04/21 19:55:59    240s] Starting SI iteration 2
[04/21 19:55:59    240s] Calculate late delays in OCV mode...
[04/21 19:55:59    240s] Calculate early delays in OCV mode...
[04/21 19:55:59    240s] Start delay calculation (fullDC) (1 T). (MEM=3153.11)
[04/21 19:55:59    240s] End AAE Lib Interpolated Model. (MEM=3624.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:55:59    241s] Glitch Analysis: View view_ff_v1p32 -- Total Number of Nets Skipped = 0. 
[04/21 19:55:59    241s] Glitch Analysis: View view_ff_v1p32 -- Total Number of Nets Analyzed = 10047. 
[04/21 19:55:59    241s] Total number of fetched objects 10047
[04/21 19:55:59    241s] AAE_INFO-618: Total number of nets in the design is 10595,  3.2 percent of the nets selected for SI analysis
[04/21 19:55:59    241s] End delay calculation. (MEM=3155.98 CPU=0:00:00.1 REAL=0:00:00.0)
[04/21 19:55:59    241s] End delay calculation (fullDC). (MEM=3155.98 CPU=0:00:00.1 REAL=0:00:00.0)
[04/21 19:55:59    241s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3643.2M) ***
[04/21 19:55:59    241s] *** Done Building Timing Graph (cpu=0:00:04.7 real=0:00:04.0 totSessionCpu=0:04:01 mem=3651.2M)
[04/21 19:55:59    241s] Done building cte hold timing graph (fixHold) cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:04:01 mem=3651.2M ***
[04/21 19:56:00    241s] Done building hold timer [10868 node(s), 12650 edge(s), 1 view(s)] (fixHold) cpu=0:00:05.4 real=0:00:06.0 totSessionCpu=0:04:02 mem=3686.3M ***
[04/21 19:56:00    241s] OPTC: m4 20.0 50.0
[04/21 19:56:00    241s] OPTC: view 50.0 50.0
[04/21 19:56:00    241s] Restoring timing graph ...
[04/21 19:56:00    242s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[04/21 19:56:00    242s] Done restore timing graph
[04/21 19:56:00    242s] Done building cte setup timing graph (fixHold) cpu=0:00:05.7 real=0:00:06.0 totSessionCpu=0:04:02 mem=3686.8M ***
[04/21 19:56:00    242s] *info: category slack lower bound [L 0.0] default
[04/21 19:56:00    242s] *info: category slack lower bound [H 0.0] reg2cgate 
[04/21 19:56:00    242s] *info: category slack lower bound [H 0.0] reg2reg 
[04/21 19:56:00    242s] --------------------------------------------------- 
[04/21 19:56:00    242s]    Setup Violation Summary with Target Slack (0.000 ns)
[04/21 19:56:00    242s] --------------------------------------------------- 
[04/21 19:56:00    242s]          WNS    reg2regWNS
[04/21 19:56:00    242s]     0.206 ns      0.206 ns
[04/21 19:56:00    242s] --------------------------------------------------- 
[04/21 19:56:00    242s] OPTC: m4 50.0 50.0
[04/21 19:56:00    242s] OPTC: view 50.0 50.0
[04/21 19:56:00    242s] Setting latch borrow mode to budget during optimization.
[04/21 19:56:00    242s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/21 19:56:00    242s] 
[04/21 19:56:00    242s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/21 19:56:00    242s] Summary for sequential cells identification: 
[04/21 19:56:00    242s]   Identified SBFF number: 158
[04/21 19:56:00    242s]   Identified MBFF number: 0
[04/21 19:56:00    242s]   Identified SB Latch number: 24
[04/21 19:56:00    242s]   Identified MB Latch number: 0
[04/21 19:56:00    242s]   Not identified SBFF number: 0
[04/21 19:56:00    242s]   Not identified MBFF number: 0
[04/21 19:56:00    242s]   Not identified SB Latch number: 0
[04/21 19:56:00    242s]   Not identified MB Latch number: 0
[04/21 19:56:00    242s]   Number of sequential cells which are not FFs: 26
[04/21 19:56:00    242s]  Visiting view : view_ss_v1p08_125c
[04/21 19:56:00    242s]    : PowerDomain = none : Weighted F : unweighted  = 79.20 (1.000) with rcCorner = 0
[04/21 19:56:00    242s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:56:00    242s]  Visiting view : view_ss_v1p08_125c
[04/21 19:56:00    242s]    : PowerDomain = none : Weighted F : unweighted  = 79.20 (1.000) with rcCorner = 0
[04/21 19:56:00    242s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:56:00    242s] TLC MultiMap info (StdDelay):
[04/21 19:56:00    242s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + no RcCorner := 71.4ps
[04/21 19:56:00    242s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + rc_worst := 79.2ps
[04/21 19:56:00    242s]  Setting StdDelay to: 79.2ps
[04/21 19:56:00    242s] 
[04/21 19:56:00    242s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/21 19:56:00    242s] 
[04/21 19:56:00    242s] TimeStamp Deleting Cell Server Begin ...
[04/21 19:56:00    242s] 
[04/21 19:56:00    242s] TimeStamp Deleting Cell Server End ...
[04/21 19:56:00    242s] 
[04/21 19:56:00    242s] Creating Lib Analyzer ...
[04/21 19:56:00    242s] 
[04/21 19:56:00    242s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/21 19:56:00    242s] Summary for sequential cells identification: 
[04/21 19:56:00    242s]   Identified SBFF number: 158
[04/21 19:56:00    242s]   Identified MBFF number: 0
[04/21 19:56:00    242s]   Identified SB Latch number: 24
[04/21 19:56:00    242s]   Identified MB Latch number: 0
[04/21 19:56:00    242s]   Not identified SBFF number: 0
[04/21 19:56:00    242s]   Not identified MBFF number: 0
[04/21 19:56:00    242s]   Not identified SB Latch number: 0
[04/21 19:56:00    242s]   Not identified MB Latch number: 0
[04/21 19:56:00    242s]   Number of sequential cells which are not FFs: 26
[04/21 19:56:00    242s]  Visiting view : view_ss_v1p08_125c
[04/21 19:56:00    242s]    : PowerDomain = none : Weighted F : unweighted  = 79.20 (1.000) with rcCorner = 0
[04/21 19:56:00    242s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:56:00    242s]  Visiting view : view_ss_v1p08_125c
[04/21 19:56:00    242s]    : PowerDomain = none : Weighted F : unweighted  = 79.20 (1.000) with rcCorner = 0
[04/21 19:56:00    242s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:56:00    242s] TLC MultiMap info (StdDelay):
[04/21 19:56:00    242s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + no RcCorner := 71.4ps
[04/21 19:56:00    242s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + rc_worst := 79.2ps
[04/21 19:56:00    242s]  Setting StdDelay to: 79.2ps
[04/21 19:56:00    242s] 
[04/21 19:56:00    242s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/21 19:56:01    242s] Total number of usable buffers from Lib Analyzer: 26 ( CLKBUFHDV1 BUFHDVL BUFHDV2RD BUFHDV2 BUFHDV1 BUFHDV0 CLKBUFHDV4 BUFHDV4 BUFHDV3RD BUFHDV3 BUFHDV4RD CLKBUFHDV6 BUFHDV6RD DEL1HDV4 CLKBUFHDV8 BUFHDV8 BUFHDV8RD CLKBUFHDV12 BUFHDV12RD BUFHDV16 CLKBUFHDV20 BUFHDV16RD CLKBUFHDV24 BUFHDV20RD BUFHDV24RD BUFHDV32RD)
[04/21 19:56:01    242s] Total number of usable inverters from Lib Analyzer: 24 ( INHDVL INHDV2 INHDV1 INHDV0 CLKINHDV2 CLKINHDV1 CLKINHDV0 INHDV4 INHDV3 CLKINHDV4 CLKINHDV3 INHDV6 CLKINHDV6 INHDV8 CLKINHDV8 INHDV12 CLKINHDV12 CLKINHDV16 INHDV16 CLKINHDV20 INHDV20 CLKINHDV24 INHDV24 INHDV32)
[04/21 19:56:01    242s] Total number of usable delay cells from Lib Analyzer: 14 ( DEL1HDV2 DEL1HDV1 DEL1HDV0 DEL2HDV1 DEL2HDV0 DEL3HDV2 DEL3HDV1 DEL3HDV0 DEL2HDV4 DEL4HDV2 DEL4HDV1 DEL4HDV0 DEL3HDV4 DEL4HDV4)
[04/21 19:56:01    242s] 
[04/21 19:56:01    242s] {RT rc_worst 0 2 5  0}
[04/21 19:56:01    243s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:03 mem=3710.8M
[04/21 19:56:01    243s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:03 mem=3710.8M
[04/21 19:56:01    243s] Creating Lib Analyzer, finished. 
[04/21 19:56:01    243s] 
[04/21 19:56:01    243s] *Info: minBufDelay = 193.2 ps, libStdDelay = 79.2 ps, minBufSize = 5379200 (4.0)
[04/21 19:56:01    243s] *Info: worst delay setup view: view_ss_v1p08_125c
[04/21 19:56:01    243s] Footprint list for hold buffering (delay unit: ps)
[04/21 19:56:01    243s] =================================================================
[04/21 19:56:01    243s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[04/21 19:56:01    243s] ------------------------------------------------------------------
[04/21 19:56:01    243s] *Info:      235.6       1.00     67.74    4.0  63.42 BUFHDV2RD (I,Z)
[04/21 19:56:01    243s] *Info:      232.9       1.00     71.37    4.0  63.85 BUFHDV2 (I,Z)
[04/21 19:56:01    243s] *Info:      261.1       1.00     95.92    4.0  94.61 BUFHDV1 (I,Z)
[04/21 19:56:01    243s] *Info:      296.1       1.00    127.29    4.0 126.63 CLKBUFHDV1 (I,Z)
[04/21 19:56:01    243s] *Info:      309.4       1.00    155.93    4.0 152.64 BUFHDV0 (I,Z)
[04/21 19:56:01    243s] *Info:      392.6       1.00    266.40    4.0 268.38 BUFHDVL (I,Z)
[04/21 19:56:01    243s] *Info:      209.9       1.00     35.46    5.0  32.00 BUFHDV4 (I,Z)
[04/21 19:56:01    243s] *Info:      263.1       1.00     47.28    5.0  43.16 CLKBUFHDV4 (I,Z)
[04/21 19:56:01    243s] *Info:      224.3       1.00     51.37    5.0  47.14 BUFHDV3RD (I,Z)
[04/21 19:56:01    243s] *Info:      235.1       1.00     53.19    5.0  47.52 BUFHDV3 (I,Z)
[04/21 19:56:01    243s] *Info:      210.2       1.00     34.10    7.0  31.78 BUFHDV4RD (I,Z)
[04/21 19:56:01    243s] *Info:      545.1       1.00     95.01    7.0  86.76 DEL1HDV2 (I,Z)
[04/21 19:56:01    243s] *Info:      560.0       1.00    127.29    7.0 126.58 DEL1HDV1 (I,Z)
[04/21 19:56:01    243s] *Info:      602.7       1.00    190.03    7.0 189.04 DEL1HDV0 (I,Z)
[04/21 19:56:01    243s] *Info:      202.7       1.00     23.19    8.0  21.23 BUFHDV6RD (I,Z)
[04/21 19:56:01    243s] *Info:      239.3       1.00     30.46    8.0  28.00 CLKBUFHDV6 (I,Z)
[04/21 19:56:01    243s] *Info:      800.0       1.00    132.29    8.0 129.18 DEL2HDV1 (I,Z)
[04/21 19:56:01    243s] *Info:      849.4       1.00    206.39    8.0 203.77 DEL2HDV0 (I,Z)
[04/21 19:56:01    243s] *Info:      193.2       1.00     23.19    9.0  16.07 BUFHDV8 (I,Z)
[04/21 19:56:01    243s] *Info:      231.1       1.00     29.10    9.0  21.01 CLKBUFHDV8 (I,Z)
[04/21 19:56:01    243s] *Info:      444.5       1.00     46.37    9.0  42.83 DEL1HDV4 (I,Z)
[04/21 19:56:01    243s] *Info:      666.4       1.00     54.55    9.0  44.34 DEL2HDV4 (I,Z)
[04/21 19:56:01    243s] *Info:      991.2       1.00    117.29    9.0  90.89 DEL3HDV2 (I,Z)
[04/21 19:56:01    243s] *Info:     1021.2       1.00    140.02    9.0 132.21 DEL3HDV1 (I,Z)
[04/21 19:56:01    243s] *Info:     1061.1       1.00    216.85    9.0 207.39 DEL3HDV0 (I,Z)
[04/21 19:56:01    243s] *Info:      208.3       1.00     21.37   10.0  15.96 BUFHDV8RD (I,Z)
[04/21 19:56:01    243s] *Info:      886.5       1.00     60.46   10.0  45.52 DEL3HDV4 (I,Z)
[04/21 19:56:01    243s] *Info:     1271.7       1.00    130.47   10.0  93.58 DEL4HDV2 (I,Z)
[04/21 19:56:01    243s] *Info:     1318.6       1.00    150.48   10.0 136.87 DEL4HDV1 (I,Z)
[04/21 19:56:01    243s] *Info:     1344.5       1.00    229.12   10.0 212.14 DEL4HDV0 (I,Z)
[04/21 19:56:01    243s] *Info:     1143.1       1.00     66.83   11.0  47.07 DEL4HDV4 (I,Z)
[04/21 19:56:01    243s] *Info:      223.5       1.00     20.00   13.0  13.87 CLKBUFHDV12 (I,Z)
[04/21 19:56:01    243s] *Info:      199.4       1.00     14.55   14.0  10.67 BUFHDV12RD (I,Z)
[04/21 19:56:01    243s] *Info:      193.8       1.00     11.82   17.0   8.09 BUFHDV16 (I,Z)
[04/21 19:56:01    243s] *Info:      217.3       1.00     12.27   18.0   8.29 CLKBUFHDV20 (I,Z)
[04/21 19:56:01    243s] *Info:      204.7       1.00     10.91   19.0   8.02 BUFHDV16RD (I,Z)
[04/21 19:56:01    243s] *Info:      221.1       1.00     10.00   21.0   6.95 CLKBUFHDV24 (I,Z)
[04/21 19:56:01    243s] *Info:      204.0       1.00      9.09   23.0   6.43 BUFHDV20RD (I,Z)
[04/21 19:56:01    243s] *Info:      200.2       1.00      7.27   26.0   5.43 BUFHDV24RD (I,Z)
[04/21 19:56:01    243s] *Info:      201.0       1.00      5.91   34.0   4.04 BUFHDV32RD (I,Z)
[04/21 19:56:01    243s] =================================================================
[04/21 19:56:01    243s] 
[04/21 19:56:01    243s] TimeStamp Deleting Cell Server Begin ...
[04/21 19:56:01    243s] Deleting Lib Analyzer.
[04/21 19:56:01    243s] 
[04/21 19:56:01    243s] TimeStamp Deleting Cell Server End ...
[04/21 19:56:01    243s] 
[04/21 19:56:01    243s] Creating Lib Analyzer ...
[04/21 19:56:01    243s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/21 19:56:01    243s] 
[04/21 19:56:01    243s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/21 19:56:01    243s] Summary for sequential cells identification: 
[04/21 19:56:01    243s]   Identified SBFF number: 158
[04/21 19:56:01    243s]   Identified MBFF number: 0
[04/21 19:56:01    243s]   Identified SB Latch number: 24
[04/21 19:56:01    243s]   Identified MB Latch number: 0
[04/21 19:56:01    243s]   Not identified SBFF number: 0
[04/21 19:56:01    243s]   Not identified MBFF number: 0
[04/21 19:56:01    243s]   Not identified SB Latch number: 0
[04/21 19:56:01    243s]   Not identified MB Latch number: 0
[04/21 19:56:01    243s]   Number of sequential cells which are not FFs: 26
[04/21 19:56:01    243s]  Visiting view : view_ss_v1p08_125c
[04/21 19:56:01    243s]    : PowerDomain = none : Weighted F : unweighted  = 79.20 (1.000) with rcCorner = 0
[04/21 19:56:01    243s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:56:01    243s]  Visiting view : view_ss_v1p08_125c
[04/21 19:56:01    243s]    : PowerDomain = none : Weighted F : unweighted  = 79.20 (1.000) with rcCorner = 0
[04/21 19:56:01    243s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:56:01    243s] TLC MultiMap info (StdDelay):
[04/21 19:56:01    243s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + no RcCorner := 71.4ps
[04/21 19:56:01    243s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + rc_worst := 79.2ps
[04/21 19:56:01    243s]  Setting StdDelay to: 79.2ps
[04/21 19:56:01    243s] 
[04/21 19:56:01    243s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/21 19:56:01    243s] Total number of usable buffers from Lib Analyzer: 38 ( CLKBUFHDV2 CLKBUFHDV1 CLKBUFHDV0 BUFHDVL BUFHDV2RD BUFHDV2 BUFHDV1RD BUFHDV1 BUFHDV0RD BUFHDV0 CLKBUFHDV4 CLKBUFHDV3 BUFHDV4 BUFHDV3RD BUFHDV3 BUFHDV4RD CLKBUFHDV6 BUFHDV6RD BUFHDV6 DEL1HDV4 CLKBUFHDV8 BUFHDV8 BUFHDV8RD CLKBUFHDV12 BUFHDV12 CLKBUFHDV16 BUFHDV12RD BUFHDV16 CLKBUFHDV20 BUFHDV20 BUFHDV16RD CLKBUFHDV24 BUFHDV24 BUFHDV20RD CLKBUFHDV32 BUFHDV24RD BUFHDV32 BUFHDV32RD)
[04/21 19:56:01    243s] Total number of usable inverters from Lib Analyzer: 24 ( INHDVL INHDV2 INHDV1 INHDV0 CLKINHDV2 CLKINHDV1 CLKINHDV0 INHDV4 INHDV3 CLKINHDV4 CLKINHDV3 INHDV6 CLKINHDV6 INHDV8 CLKINHDV8 INHDV12 CLKINHDV12 CLKINHDV16 INHDV16 CLKINHDV20 INHDV20 CLKINHDV24 INHDV24 INHDV32)
[04/21 19:56:01    243s] Total number of usable delay cells from Lib Analyzer: 15 ( DEL1HDV2 DEL1HDV1 DEL1HDV0 DEL2HDV2 DEL2HDV1 DEL2HDV0 DEL3HDV2 DEL3HDV1 DEL3HDV0 DEL2HDV4 DEL4HDV2 DEL4HDV1 DEL4HDV0 DEL3HDV4 DEL4HDV4)
[04/21 19:56:01    243s] 
[04/21 19:56:01    243s] {RT rc_worst 0 2 5  0}
[04/21 19:56:01    243s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:03 mem=3710.8M
[04/21 19:56:01    243s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:04 mem=3710.8M
[04/21 19:56:01    243s] Creating Lib Analyzer, finished. 
[04/21 19:56:01    243s] Hold Timer stdDelay = 79.2ps
[04/21 19:56:01    243s]  Visiting view : view_ff_v1p32
[04/21 19:56:01    243s]    : PowerDomain = none : Weighted F : unweighted  = 26.50 (1.000) with rcCorner = 1
[04/21 19:56:01    243s]    : PowerDomain = none : Weighted F : unweighted  = 25.20 (1.000) with rcCorner = -1
[04/21 19:56:01    243s] Hold Timer stdDelay = 26.5ps (view_ff_v1p32)
[04/21 19:56:01    243s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3710.8M, EPOCH TIME: 1745240161.908082
[04/21 19:56:01    243s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:01    243s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:01    243s] 
[04/21 19:56:01    243s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:56:01    243s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:56:01    243s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.008, MEM:3710.8M, EPOCH TIME: 1745240161.915773
[04/21 19:56:01    243s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:56:01    243s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:01    243s] ** INFO: Initializing Glitch Interface
[04/21 19:56:02    243s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 view_ss_v1p08_125c
Hold views included:
 view_ff_v1p32

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.206  |  0.469  |  0.206  | 12.577  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  3958   |  2134   |    1    |  3174   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -11.832 | -0.006  | -11.832 | -0.201  |
|           TNS (ns):| -15.231 | -0.006  | -11.832 | -3.393  |
|    Violating Paths:|   69    |    2    |    1    |   66    |
|          All Paths:|  3958   |  2134   |    1    |  3174   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.123%
------------------------------------------------------------------

[04/21 19:56:02    243s] **optDesign ... cpu = 0:00:22, real = 0:00:23, mem = 3244.9M, totSessionCpu=0:04:04 **
[04/21 19:56:02    243s] Begin: Collecting metrics
[04/21 19:56:02    243s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |     0.206 |    0.000 |           |        0 |       70.12 | 0:00:01  |        3602 |    0 |   0 |
| ccopt_pro         |           |          |           |          |             | 0:00:01  |        3655 |      |     |
| drv_eco_fixing    |     0.206 |    0.206 |         0 |        0 |       70.12 | 0:00:02  |        3667 |    1 |   0 |
| initial_summary_2 |     0.206 |    0.206 |           |        0 |       70.12 | 0:00:08  |        3688 |    0 |   0 |
 --------------------------------------------------------------------------------------------------------------------- 
[04/21 19:56:02    243s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3285.6M, current mem=3244.9M)

[04/21 19:56:02    243s] End: Collecting metrics
[04/21 19:56:02    243s] *** BuildHoldData #2 [finish] (route_opt_design #1) : cpu/real = 0:00:07.4/0:00:07.5 (1.0), totSession cpu/real = 0:04:03.7/0:06:25.7 (0.6), mem = 3687.9M
[04/21 19:56:02    243s] 
[04/21 19:56:02    243s] =============================================================================================
[04/21 19:56:02    243s]  Step TAT Report : BuildHoldData #2 / route_opt_design #1                       23.30-p003_1
[04/21 19:56:02    243s] =============================================================================================
[04/21 19:56:02    243s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:56:02    243s] ---------------------------------------------------------------------------------------------
[04/21 19:56:02    243s] [ ViewPruning            ]      5   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.1
[04/21 19:56:02    243s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[04/21 19:56:02    243s] [ MetricReport           ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    0.9
[04/21 19:56:02    243s] [ DrvReport              ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:56:02    243s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[04/21 19:56:02    243s] [ CellServerInit         ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[04/21 19:56:02    243s] [ LibAnalyzerInit        ]      2   0:00:00.9  (  11.8 % )     0:00:00.9 /  0:00:00.9    1.0
[04/21 19:56:02    243s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:56:02    243s] [ HoldTimerInit          ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.1
[04/21 19:56:02    243s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:56:02    243s] [ HoldTimerNodeList      ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:56:02    243s] [ UpdateTimingGraph      ]      5   0:00:01.0  (  12.7 % )     0:00:04.7 /  0:00:04.7    1.0
[04/21 19:56:02    243s] [ FullDelayCalc          ]      2   0:00:03.4  (  44.8 % )     0:00:03.4 /  0:00:03.3    1.0
[04/21 19:56:02    243s] [ TimingUpdate           ]      9   0:00:00.7  (   9.9 % )     0:00:00.7 /  0:00:00.7    1.0
[04/21 19:56:02    243s] [ TimingReport           ]      2   0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 19:56:02    243s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[04/21 19:56:02    243s] [ SaveTimingGraph        ]      1   0:00:00.2  (   2.7 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 19:56:02    243s] [ RestoreTimingGraph     ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:56:02    243s] [ MISC                   ]          0:00:00.5  (   6.4 % )     0:00:00.5 /  0:00:00.4    0.9
[04/21 19:56:02    243s] ---------------------------------------------------------------------------------------------
[04/21 19:56:02    243s]  BuildHoldData #2 TOTAL             0:00:07.5  ( 100.0 % )     0:00:07.5 /  0:00:07.4    1.0
[04/21 19:56:02    243s] ---------------------------------------------------------------------------------------------
[04/21 19:56:02    243s] 
[04/21 19:56:02    243s] *** HoldOpt #1 [begin] (route_opt_design #1) : totSession cpu/real = 0:04:03.7/0:06:25.7 (0.6), mem = 3687.9M
[04/21 19:56:02    243s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2911417.27
[04/21 19:56:02    243s] 
[04/21 19:56:02    243s] Active Setup views: view_ss_v1p08_125c 
[04/21 19:56:02    243s] HoldSingleBuffer minRootGain=20
[04/21 19:56:02    243s] HoldSingleBuffer minRootGain=20
[04/21 19:56:02    243s] HoldSingleBuffer minRootGain=20
[04/21 19:56:02    243s] HoldSingleBuffer minRootGain=20
[04/21 19:56:02    243s] *info: Run optDesign holdfix with 1 thread.
[04/21 19:56:02    243s] Info: 27 top-level, potential tri-state nets excluded from IPO operation.
[04/21 19:56:02    243s] Info: 1 ideal net excluded from IPO operation.
[04/21 19:56:02    243s] Info: 5 clock nets excluded from IPO operation.
[04/21 19:56:02    243s] --------------------------------------------------- 
[04/21 19:56:02    243s]    Hold Timing Summary  - Initial 
[04/21 19:56:02    243s] --------------------------------------------------- 
[04/21 19:56:02    243s]  Target slack:       0.0000 ns
[04/21 19:56:02    243s]  View: view_ff_v1p32 
[04/21 19:56:02    243s]    WNS:     -11.8322
[04/21 19:56:02    243s]    TNS:     -15.2303
[04/21 19:56:02    243s]    VP :           69
[04/21 19:56:02    243s]    Worst hold path end point: g174303/A2 
[04/21 19:56:02    243s] --------------------------------------------------- 
[04/21 19:56:02    243s] Info: Do not create the CCOpt slew target map as it already exists.
[04/21 19:56:02    243s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3746.1M, EPOCH TIME: 1745240162.366764
[04/21 19:56:02    243s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:02    243s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:02    243s] 
[04/21 19:56:02    243s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:56:02    243s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:56:02    243s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.008, MEM:3746.1M, EPOCH TIME: 1745240162.374627
[04/21 19:56:02    243s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:56:02    243s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:02    243s] [oiPhyDebug] optDemand 114472065600.00, spDemand 114472065600.00.
[04/21 19:56:02    243s] [LDM::Info] TotalInstCnt at InitDesignMc1: 9899
[04/21 19:56:02    243s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[04/21 19:56:02    243s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:04 mem=3746.1M
[04/21 19:56:02    243s] OPERPROF: Starting DPlace-Init at level 1, MEM:3746.1M, EPOCH TIME: 1745240162.376925
[04/21 19:56:02    243s] Processing tracks to init pin-track alignment.
[04/21 19:56:02    243s] z: 2, totalTracks: 1
[04/21 19:56:02    243s] z: 4, totalTracks: 1
[04/21 19:56:02    243s] z: 6, totalTracks: 1
[04/21 19:56:02    243s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:56:02    243s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3746.1M, EPOCH TIME: 1745240162.379707
[04/21 19:56:02    243s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:02    243s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:02    243s] 
[04/21 19:56:02    243s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:56:02    243s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:56:02    243s] 
[04/21 19:56:02    243s]  Skipping Bad Lib Cell Checking (CMU) !
[04/21 19:56:02    243s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.008, MEM:3746.1M, EPOCH TIME: 1745240162.387252
[04/21 19:56:02    243s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3746.1M, EPOCH TIME: 1745240162.387282
[04/21 19:56:02    243s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3746.1M, EPOCH TIME: 1745240162.387340
[04/21 19:56:02    243s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3746.1MB).
[04/21 19:56:02    243s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:3746.1M, EPOCH TIME: 1745240162.387945
[04/21 19:56:02    244s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[04/21 19:56:02    244s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 9899
[04/21 19:56:02    244s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:04 mem=3746.1M
[04/21 19:56:02    244s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3746.1M, EPOCH TIME: 1745240162.408669
[04/21 19:56:02    244s] Found 0 hard placement blockage before merging.
[04/21 19:56:02    244s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3746.1M, EPOCH TIME: 1745240162.408761
[04/21 19:56:02    244s] 
[04/21 19:56:02    244s] *** Starting Core Fixing (fixHold) cpu=0:00:07.7 real=0:00:08.0 totSessionCpu=0:04:04 mem=3746.1M density=70.123% ***
[04/21 19:56:02    244s] Optimizer Target Slack 0.000 StdDelay is 0.07920  
[04/21 19:56:02    244s] ### Creating RouteCongInterface, started
[04/21 19:56:02    244s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 view_ss_v1p08_125c 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.206  |  0.469  |  0.206  | 12.577  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  3958   |  2134   |    1    |  3174   |
+--------------------+---------+---------+---------+---------+

Density: 70.123%
------------------------------------------------------------------
[04/21 19:56:02    244s] *info: Hold Batch Commit is enabled
[04/21 19:56:02    244s] *info: Levelized Batch Commit is enabled
[04/21 19:56:02    244s] 
[04/21 19:56:02    244s] Phase I ......
[04/21 19:56:02    244s] Executing transform: ECO Safe Resize
[04/21 19:56:02    244s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/21 19:56:02    244s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[04/21 19:56:02    244s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/21 19:56:02    244s] Worst hold path end point:
[04/21 19:56:02    244s]   g174303/A2
[04/21 19:56:02    244s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:56:02    244s] |   0| -11.832|   -15.23|      69|          0|       0(     0)|   70.12%|   0:00:00.0|  3772.1M|
[04/21 19:56:02    244s] Worst hold path end point:
[04/21 19:56:02    244s]   g174303/A2
[04/21 19:56:02    244s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:56:02    244s] |   1| -11.832|   -15.23|      69|          0|       0(     0)|   70.12%|   0:00:00.0|  3772.1M|
[04/21 19:56:02    244s] 
[04/21 19:56:02    244s] Capturing REF for hold ...
[04/21 19:56:02    244s]    Hold Timing Snapshot: (REF)
[04/21 19:56:02    244s]              All PG WNS: -11.832
[04/21 19:56:02    244s]              All PG TNS: -15.230
[04/21 19:56:02    244s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/21 19:56:02    244s] Executing transform: AddBuffer + LegalResize
[04/21 19:56:02    244s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/21 19:56:02    244s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[04/21 19:56:02    244s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/21 19:56:02    244s] Worst hold path end point:
[04/21 19:56:02    244s]   g174303/A2
[04/21 19:56:02    244s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:56:02    244s] |   0| -11.832|   -15.23|      69|          0|       0(     0)|   70.12%|   0:00:00.0|  3772.1M|
[04/21 19:56:02    244s] Worst hold path end point:
[04/21 19:56:02    244s]   g174303/A2
[04/21 19:56:02    244s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:56:02    244s] |   1| -11.779|   -11.78|       1|          4|       0(     0)|   70.14%|   0:00:00.0|  3811.2M|
[04/21 19:56:03    244s] Worst hold path end point:
[04/21 19:56:03    244s]   g174303/A2
[04/21 19:56:03    244s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:56:03    244s] |   2| -11.779|   -11.78|       1|          0|       0(     0)|   70.14%|   0:00:01.0|  3814.2M|
[04/21 19:56:03    244s] 
[04/21 19:56:03    244s] Capturing REF for hold ...
[04/21 19:56:03    244s]    Hold Timing Snapshot: (REF)
[04/21 19:56:03    244s]              All PG WNS: -11.779
[04/21 19:56:03    244s]              All PG TNS: -11.779
[04/21 19:56:03    244s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/21 19:56:03    244s] 
[04/21 19:56:03    244s] *info:    Total 4 cells added for Phase I
[04/21 19:56:03    244s] *info:        in which 0 is ripple commits (0.000%)
[04/21 19:56:03    244s] --------------------------------------------------- 
[04/21 19:56:03    244s]    Hold Timing Summary  - Phase I 
[04/21 19:56:03    244s] --------------------------------------------------- 
[04/21 19:56:03    244s]  Target slack:       0.0000 ns
[04/21 19:56:03    244s]  View: view_ff_v1p32 
[04/21 19:56:03    244s]    WNS:     -11.7794
[04/21 19:56:03    244s]    TNS:     -11.7794
[04/21 19:56:03    244s]    VP :            1
[04/21 19:56:03    244s]    Worst hold path end point: g174303/A2 
[04/21 19:56:03    244s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 view_ss_v1p08_125c 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.020  |  0.469  |  0.020  | 12.577  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  3958   |  2134   |    1    |  3174   |
+--------------------+---------+---------+---------+---------+

Density: 70.142%
------------------------------------------------------------------
[04/21 19:56:03    244s] *info: Hold Batch Commit is enabled
[04/21 19:56:03    244s] *info: Levelized Batch Commit is enabled
[04/21 19:56:03    244s] 
[04/21 19:56:03    244s] Phase II ......
[04/21 19:56:03    244s] Executing transform: AddBuffer
[04/21 19:56:03    244s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/21 19:56:03    244s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[04/21 19:56:03    244s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/21 19:56:03    244s] Worst hold path end point:
[04/21 19:56:03    244s]   g174303/A2
[04/21 19:56:03    244s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:56:03    244s] |   0| -11.779|   -11.78|       1|          0|       0(     0)|   70.14%|   0:00:00.0|  3814.2M|
[04/21 19:56:03    244s] Worst hold path end point:
[04/21 19:56:03    244s]   g174303/A2
[04/21 19:56:03    244s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:56:03    244s] |   1| -11.779|   -11.78|       1|          0|       0(     0)|   70.14%|   0:00:00.0|  3814.2M|
[04/21 19:56:03    244s] 
[04/21 19:56:03    244s] Capturing REF for hold ...
[04/21 19:56:03    244s]    Hold Timing Snapshot: (REF)
[04/21 19:56:03    244s]              All PG WNS: -11.779
[04/21 19:56:03    244s]              All PG TNS: -11.779
[04/21 19:56:03    244s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/21 19:56:03    245s] --------------------------------------------------- 
[04/21 19:56:03    245s]    Hold Timing Summary  - Phase II 
[04/21 19:56:03    245s] --------------------------------------------------- 
[04/21 19:56:03    245s]  Target slack:       0.0000 ns
[04/21 19:56:03    245s]  View: view_ff_v1p32 
[04/21 19:56:03    245s]    WNS:     -11.7794
[04/21 19:56:03    245s]    TNS:     -11.7794
[04/21 19:56:03    245s]    VP :            1
[04/21 19:56:03    245s]    Worst hold path end point: g174303/A2 
[04/21 19:56:03    245s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase II Timing Summary
------------------------------------------------------------------

Setup views included:
 view_ss_v1p08_125c 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.020  |  0.469  |  0.020  | 12.577  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  3958   |  2134   |    1    |  3174   |
+--------------------+---------+---------+---------+---------+

Density: 70.142%
------------------------------------------------------------------
[04/21 19:56:03    245s] *info: Hold Batch Commit is enabled
[04/21 19:56:03    245s] *info: Levelized Batch Commit is enabled
[04/21 19:56:03    245s] 
[04/21 19:56:03    245s] Phase III ......
[04/21 19:56:03    245s] Executing transform: AddBuffer + LegalResize
[04/21 19:56:03    245s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/21 19:56:03    245s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[04/21 19:56:03    245s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/21 19:56:03    245s] Worst hold path end point:
[04/21 19:56:03    245s]   g174303/A2
[04/21 19:56:03    245s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:56:03    245s] |   0| -11.779|   -11.78|       1|          0|       0(     0)|   70.14%|   0:00:00.0|  3814.2M|
[04/21 19:56:03    245s] Worst hold path end point:
[04/21 19:56:03    245s]   g174303/A2
[04/21 19:56:03    245s]     net: FE_PHN204_AS2 (nrTerm=2)
[04/21 19:56:03    245s] |   1| -11.779|   -11.78|       1|          0|       0(     0)|   70.14%|   0:00:00.0|  3814.2M|
[04/21 19:56:03    245s] 
[04/21 19:56:03    245s] Capturing REF for hold ...
[04/21 19:56:03    245s]    Hold Timing Snapshot: (REF)
[04/21 19:56:03    245s]              All PG WNS: -11.779
[04/21 19:56:03    245s]              All PG TNS: -11.779
[04/21 19:56:03    245s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[04/21 19:56:03    245s] --------------------------------------------------- 
[04/21 19:56:03    245s]    Hold Timing Summary  - Phase III 
[04/21 19:56:03    245s] --------------------------------------------------- 
[04/21 19:56:03    245s]  Target slack:       0.0000 ns
[04/21 19:56:03    245s]  View: view_ff_v1p32 
[04/21 19:56:03    245s]    WNS:     -11.7794
[04/21 19:56:03    245s]    TNS:     -11.7794
[04/21 19:56:03    245s]    VP :            1
[04/21 19:56:03    245s]    Worst hold path end point: g174303/A2 
[04/21 19:56:03    245s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase III Timing Summary
------------------------------------------------------------------

Setup views included:
 view_ss_v1p08_125c 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.020  |  0.469  |  0.020  | 12.577  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  3958   |  2134   |    1    |  3174   |
+--------------------+---------+---------+---------+---------+

Density: 70.142%
------------------------------------------------------------------
[04/21 19:56:03    245s] 
[04/21 19:56:03    245s] 
[04/21 19:56:03    245s] =======================================================================
[04/21 19:56:03    245s]                 Reasons for remaining hold violations
[04/21 19:56:03    245s] =======================================================================
[04/21 19:56:03    245s] *info: Total 178 net(s) have violated hold timing slacks.
[04/21 19:56:03    245s] 
[04/21 19:56:03    245s] Buffering failure reasons
[04/21 19:56:03    245s] ------------------------------------------------
[04/21 19:56:03    245s] *info:   178 net(s): Could not be fixed because of setup WNS degradation on specific instance.
[04/21 19:56:03    245s] 
[04/21 19:56:03    245s] Resizing failure reasons
[04/21 19:56:03    245s] ------------------------------------------------
[04/21 19:56:03    245s] *info:   153 net(s): Could not be fixed because of no legal loc.
[04/21 19:56:03    245s] *info:    16 net(s): Could not be fixed because of setup WNS degradation on specific instance.
[04/21 19:56:03    245s] *info:     8 net(s): Could not be fixed because of hold slack degradation.
[04/21 19:56:03    245s] *info:     1 net(s): Could not be fixed because all the cells are filtered.
[04/21 19:56:03    245s] 
[04/21 19:56:03    245s] 
[04/21 19:56:03    245s] *** Finished Core Fixing (fixHold) cpu=0:00:09.2 real=0:00:09.0 totSessionCpu=0:04:06 mem=3814.2M density=70.142% ***
[04/21 19:56:03    245s] 
[04/21 19:56:03    245s] *info:
[04/21 19:56:03    245s] *info: Added a total of 4 cells to fix/reduce hold violation
[04/21 19:56:03    245s] *info:          in which 2 termBuffering
[04/21 19:56:03    245s] *info:          in which 0 dummyBuffering
[04/21 19:56:03    245s] *info:
[04/21 19:56:03    245s] *info: Summary: 
[04/21 19:56:03    245s] *info:            2 cells of type 'BUFHDV2RD' (4.0, 	63.419) used
[04/21 19:56:03    245s] *info:            1 cell  of type 'BUFHDV4RD' (7.0, 	31.775) used
[04/21 19:56:03    245s] *info:            1 cell  of type 'DEL2HDV0' (8.0, 	203.766) used
[04/21 19:56:03    245s] 
[04/21 19:56:03    245s] *** Finish Post Route Hold Fixing (cpu=0:00:09.2 real=0:00:09.0 totSessionCpu=0:04:06 mem=3814.2M density=70.142%) ***
[04/21 19:56:03    245s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2911417.27
[04/21 19:56:03    245s] **INFO: total 4 insts, 0 nets marked don't touch
[04/21 19:56:03    245s] **INFO: total 4 insts, 0 nets marked don't touch DB property
[04/21 19:56:03    245s] **INFO: total 4 insts, 0 nets unmarked don't touch
[04/21 19:56:03    245s] Deleting 0 temporary hard placement blockage(s).
[04/21 19:56:03    245s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 9903
[04/21 19:56:03    245s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3814.2M, EPOCH TIME: 1745240163.918714
[04/21 19:56:03    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9903).
[04/21 19:56:03    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:03    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:03    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:03    245s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.027, REAL:0.027, MEM:3688.2M, EPOCH TIME: 1745240163.945392
[04/21 19:56:03    245s] Begin: Collecting metrics
[04/21 19:56:04    245s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |     0.206 |    0.000 |           |        0 |       70.12 | 0:00:01  |        3602 |    0 |   0 |
| ccopt_pro         |           |          |           |          |             | 0:00:01  |        3655 |      |     |
| drv_eco_fixing    |     0.206 |    0.206 |         0 |        0 |       70.12 | 0:00:02  |        3667 |    1 |   0 |
| initial_summary_2 |     0.206 |    0.206 |           |        0 |       70.12 | 0:00:08  |        3688 |    0 |   0 |
| hold_fixing       |           |    0.020 |           |        0 |       70.14 | 0:00:02  |        3688 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[04/21 19:56:04    245s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=3291.6M, current mem=3234.2M)

[04/21 19:56:04    245s] End: Collecting metrics
[04/21 19:56:04    245s] *** HoldOpt #1 [finish] (route_opt_design #1) : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:04:05.7/0:06:27.6 (0.6), mem = 3688.2M
[04/21 19:56:04    245s] 
[04/21 19:56:04    245s] =============================================================================================
[04/21 19:56:04    245s]  Step TAT Report : HoldOpt #1 / route_opt_design #1                             23.30-p003_1
[04/21 19:56:04    245s] =============================================================================================
[04/21 19:56:04    245s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:56:04    245s] ---------------------------------------------------------------------------------------------
[04/21 19:56:04    245s] [ OptSummaryReport       ]      4   0:00:00.0  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[04/21 19:56:04    245s] [ MetricReport           ]      1   0:00:00.1  (   5.3 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:56:04    245s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.4
[04/21 19:56:04    245s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:56:04    245s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.9
[04/21 19:56:04    245s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:56:04    245s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.2
[04/21 19:56:04    245s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:56:04    245s] [ OptimizationStep       ]      4   0:00:00.0  (   1.2 % )     0:00:01.1 /  0:00:01.1    1.0
[04/21 19:56:04    245s] [ OptSingleIteration     ]      9   0:00:00.0  (   0.2 % )     0:00:01.0 /  0:00:01.1    1.0
[04/21 19:56:04    245s] [ OptGetWeight           ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:56:04    245s] [ OptEval                ]      5   0:00:01.0  (  50.8 % )     0:00:01.0 /  0:00:01.0    1.0
[04/21 19:56:04    245s] [ OptCommit              ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[04/21 19:56:04    245s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[04/21 19:56:04    245s] [ IncrDelayCalc          ]      4   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[04/21 19:56:04    245s] [ HoldReEval             ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:56:04    245s] [ HoldCollectNode        ]     11   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.3
[04/21 19:56:04    245s] [ HoldSortNodeList       ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:56:04    245s] [ HoldBottleneckCount    ]      6   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    0.9
[04/21 19:56:04    245s] [ HoldCacheNodeWeight    ]      5   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:56:04    245s] [ HoldBuildSlackGraph    ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:56:04    245s] [ HoldDBCommit           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:56:04    245s] [ HoldTimerCalcSummary   ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:56:04    245s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[04/21 19:56:04    245s] [ UpdateTimingGraph      ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[04/21 19:56:04    245s] [ TimingUpdate           ]      8   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.7
[04/21 19:56:04    245s] [ TimingReport           ]      4   0:00:00.2  (  12.9 % )     0:00:00.2 /  0:00:00.3    1.0
[04/21 19:56:04    245s] [ IncrTimingUpdate       ]      7   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:56:04    245s] [ MISC                   ]          0:00:00.3  (  17.8 % )     0:00:00.3 /  0:00:00.3    1.0
[04/21 19:56:04    245s] ---------------------------------------------------------------------------------------------
[04/21 19:56:04    245s]  HoldOpt #1 TOTAL                   0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:01.9    1.0
[04/21 19:56:04    245s] ---------------------------------------------------------------------------------------------
[04/21 19:56:04    245s] 
[04/21 19:56:04    245s] **INFO: Skipping refine place as no non-legal commits were detected
[04/21 19:56:04    245s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3688.2M, EPOCH TIME: 1745240164.051036
[04/21 19:56:04    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:04    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:04    245s] 
[04/21 19:56:04    245s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:56:04    245s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:56:04    245s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.008, MEM:3688.2M, EPOCH TIME: 1745240164.059264
[04/21 19:56:04    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:56:04    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:04    245s] 
[04/21 19:56:04    245s] TimeStamp Deleting Cell Server Begin ...
[04/21 19:56:04    245s] Deleting Lib Analyzer.
[04/21 19:56:04    245s] 
[04/21 19:56:04    245s] TimeStamp Deleting Cell Server End ...
[04/21 19:56:04    245s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/21 19:56:04    245s] 
[04/21 19:56:04    245s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/21 19:56:04    245s] Summary for sequential cells identification: 
[04/21 19:56:04    245s]   Identified SBFF number: 158
[04/21 19:56:04    245s]   Identified MBFF number: 0
[04/21 19:56:04    245s]   Identified SB Latch number: 24
[04/21 19:56:04    245s]   Identified MB Latch number: 0
[04/21 19:56:04    245s]   Not identified SBFF number: 0
[04/21 19:56:04    245s]   Not identified MBFF number: 0
[04/21 19:56:04    245s]   Not identified SB Latch number: 0
[04/21 19:56:04    245s]   Not identified MB Latch number: 0
[04/21 19:56:04    245s]   Number of sequential cells which are not FFs: 26
[04/21 19:56:04    245s]  Visiting view : view_ss_v1p08_125c
[04/21 19:56:04    245s]    : PowerDomain = none : Weighted F : unweighted  = 79.20 (1.000) with rcCorner = 0
[04/21 19:56:04    245s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:56:04    245s]  Visiting view : view_ss_v1p08_125c
[04/21 19:56:04    245s]    : PowerDomain = none : Weighted F : unweighted  = 79.20 (1.000) with rcCorner = 0
[04/21 19:56:04    245s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:56:04    245s] TLC MultiMap info (StdDelay):
[04/21 19:56:04    245s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + no RcCorner := 71.4ps
[04/21 19:56:04    245s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + rc_worst := 79.2ps
[04/21 19:56:04    245s]  Setting StdDelay to: 79.2ps
[04/21 19:56:04    245s] 
[04/21 19:56:04    245s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/21 19:56:04    245s] 
[04/21 19:56:04    245s] TimeStamp Deleting Cell Server Begin ...
[04/21 19:56:04    245s] 
[04/21 19:56:04    245s] TimeStamp Deleting Cell Server End ...
[04/21 19:56:04    245s] **INFO: flowCheckPoint #6 OptimizationPreEco
[04/21 19:56:04    245s] Running postRoute recovery in preEcoRoute mode
[04/21 19:56:04    245s] **optDesign ... cpu = 0:00:24, real = 0:00:25, mem = 3227.5M, totSessionCpu=0:04:06 **
[04/21 19:56:04    245s] ** INFO: Initializing Glitch Interface
[04/21 19:56:04    245s]   DRV Snapshot: (TGT)
[04/21 19:56:04    245s]          Tran DRV: 0 (1)
[04/21 19:56:04    245s]           Cap DRV: 0 (0)
[04/21 19:56:04    245s]        Fanout DRV: 0 (0)
[04/21 19:56:04    245s]            Glitch: 0 (0)
[04/21 19:56:04    245s] 
[04/21 19:56:04    245s] Creating Lib Analyzer ...
[04/21 19:56:04    245s] 
[04/21 19:56:04    245s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/21 19:56:04    245s] Summary for sequential cells identification: 
[04/21 19:56:04    245s]   Identified SBFF number: 158
[04/21 19:56:04    245s]   Identified MBFF number: 0
[04/21 19:56:04    245s]   Identified SB Latch number: 24
[04/21 19:56:04    245s]   Identified MB Latch number: 0
[04/21 19:56:04    245s]   Not identified SBFF number: 0
[04/21 19:56:04    245s]   Not identified MBFF number: 0
[04/21 19:56:04    245s]   Not identified SB Latch number: 0
[04/21 19:56:04    245s]   Not identified MB Latch number: 0
[04/21 19:56:04    245s]   Number of sequential cells which are not FFs: 26
[04/21 19:56:04    245s]  Visiting view : view_ss_v1p08_125c
[04/21 19:56:04    245s]    : PowerDomain = none : Weighted F : unweighted  = 79.30 (1.000) with rcCorner = 0
[04/21 19:56:04    245s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:56:04    245s]  Visiting view : view_ss_v1p08_125c
[04/21 19:56:04    245s]    : PowerDomain = none : Weighted F : unweighted  = 79.30 (1.000) with rcCorner = 0
[04/21 19:56:04    245s]    : PowerDomain = none : Weighted F : unweighted  = 71.40 (1.000) with rcCorner = -1
[04/21 19:56:04    245s] TLC MultiMap info (StdDelay):
[04/21 19:56:04    245s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + no RcCorner := 71.4ps
[04/21 19:56:04    245s]   : delay_corner_ss_v1p08_125c + scc013ull_hd_rvt_ss_v1p08_125c_basic + 1 + rc_worst := 79.3ps
[04/21 19:56:04    245s]  Setting StdDelay to: 79.3ps
[04/21 19:56:04    245s] 
[04/21 19:56:04    245s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/21 19:56:04    245s] Total number of usable buffers from Lib Analyzer: 20 ( CLKBUFHDV2 BUFHDV2RD BUFHDV2 BUFHDV1RD BUFHDV0 CLKBUFHDV4 BUFHDV4 BUFHDV4RD BUFHDV6RD BUFHDV6 CLKBUFHDV8 BUFHDV8 BUFHDV8RD CLKBUFHDV12 BUFHDV12 CLKBUFHDV16 CLKBUFHDV20 CLKBUFHDV24 CLKBUFHDV32 BUFHDV32RD)
[04/21 19:56:04    245s] Total number of usable inverters from Lib Analyzer: 18 ( INHDVL INHDV2 INHDV1 INHDV0 CLKINHDV2 CLKINHDV1 CLKINHDV0 INHDV4 CLKINHDV4 INHDV6 CLKINHDV6 INHDV8 CLKINHDV8 CLKINHDV12 CLKINHDV16 CLKINHDV20 CLKINHDV24 INHDV32)
[04/21 19:56:04    245s] Total number of usable delay cells from Lib Analyzer: 15 ( DEL1HDV2 DEL1HDV1 DEL1HDV0 DEL2HDV2 DEL2HDV1 DEL2HDV0 DEL3HDV2 DEL3HDV1 DEL3HDV0 DEL2HDV4 DEL4HDV2 DEL4HDV1 DEL4HDV0 DEL3HDV4 DEL4HDV4)
[04/21 19:56:04    245s] 
[04/21 19:56:04    245s] {RT rc_worst 0 2 5  0}
[04/21 19:56:04    246s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:06 mem=3740.4M
[04/21 19:56:04    246s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:06 mem=3740.4M
[04/21 19:56:04    246s] Creating Lib Analyzer, finished. 
[04/21 19:56:04    246s] Checking DRV degradation...
[04/21 19:56:04    246s] 
[04/21 19:56:04    246s] Recovery Manager:
[04/21 19:56:04    246s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/21 19:56:04    246s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/21 19:56:04    246s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/21 19:56:04    246s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[04/21 19:56:04    246s] 
[04/21 19:56:04    246s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[04/21 19:56:04    246s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3689.35M, totSessionCpu=0:04:06).
[04/21 19:56:04    246s] **optDesign ... cpu = 0:00:25, real = 0:00:25, mem = 3233.6M, totSessionCpu=0:04:06 **
[04/21 19:56:04    246s] 
[04/21 19:56:04    246s] ** INFO: Initializing Glitch Interface
[04/21 19:56:04    246s]   DRV Snapshot: (REF)
[04/21 19:56:04    246s]          Tran DRV: 0 (1)
[04/21 19:56:04    246s]           Cap DRV: 0 (0)
[04/21 19:56:04    246s]        Fanout DRV: 0 (0)
[04/21 19:56:04    246s]            Glitch: 0 (0)
[04/21 19:56:04    246s] **INFO: total 4 insts, 0 nets marked don't touch
[04/21 19:56:04    246s] Running post route harden opt
[04/21 19:56:04    246s] Begin: GigaOpt harden opt
[04/21 19:56:04    246s] GigaOpt Checkpoint: Internal hardenOpt -maxLocalDensity 1.0 -numThreads 1 -postRoute -maxIter 3 -nativePathGroupFlow -skipLowEffortCategoryOptimization
[04/21 19:56:04    246s] Info: 27 top-level, potential tri-state nets excluded from IPO operation.
[04/21 19:56:04    246s] Info: 1 ideal net excluded from IPO operation.
[04/21 19:56:04    246s] Info: 5 clock nets excluded from IPO operation.
[04/21 19:56:04    246s] End AAE Lib Interpolated Model. (MEM=3747.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:56:04    246s] *** HardenOpt #1 [begin] (route_opt_design #1) : totSession cpu/real = 0:04:06.3/0:06:28.3 (0.6), mem = 3747.5M
[04/21 19:56:04    246s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2911417.28
[04/21 19:56:04    246s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/21 19:56:04    246s] 
[04/21 19:56:04    246s] Active Setup views: view_ss_v1p08_125c 
[04/21 19:56:04    246s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3747.5M, EPOCH TIME: 1745240164.779635
[04/21 19:56:04    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:04    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:04    246s] 
[04/21 19:56:04    246s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:56:04    246s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:56:04    246s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.008, MEM:3747.5M, EPOCH TIME: 1745240164.787273
[04/21 19:56:04    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:56:04    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:04    246s] [oiPhyDebug] optDemand 114502996000.00, spDemand 114502996000.00.
[04/21 19:56:04    246s] [LDM::Info] TotalInstCnt at InitDesignMc1: 9903
[04/21 19:56:04    246s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[04/21 19:56:04    246s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:06 mem=3747.5M
[04/21 19:56:04    246s] OPERPROF: Starting DPlace-Init at level 1, MEM:3747.5M, EPOCH TIME: 1745240164.789561
[04/21 19:56:04    246s] Processing tracks to init pin-track alignment.
[04/21 19:56:04    246s] z: 2, totalTracks: 1
[04/21 19:56:04    246s] z: 4, totalTracks: 1
[04/21 19:56:04    246s] z: 6, totalTracks: 1
[04/21 19:56:04    246s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:56:04    246s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3747.5M, EPOCH TIME: 1745240164.792269
[04/21 19:56:04    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:04    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:04    246s] 
[04/21 19:56:04    246s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:56:04    246s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:56:04    246s] 
[04/21 19:56:04    246s]  Skipping Bad Lib Cell Checking (CMU) !
[04/21 19:56:04    246s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.007, REAL:0.007, MEM:3747.5M, EPOCH TIME: 1745240164.799272
[04/21 19:56:04    246s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3747.5M, EPOCH TIME: 1745240164.799300
[04/21 19:56:04    246s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3747.5M, EPOCH TIME: 1745240164.799330
[04/21 19:56:04    246s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3747.5MB).
[04/21 19:56:04    246s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:3747.5M, EPOCH TIME: 1745240164.799926
[04/21 19:56:04    246s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[04/21 19:56:04    246s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 9903
[04/21 19:56:04    246s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:06 mem=3747.5M
[04/21 19:56:04    246s] ### Creating RouteCongInterface, started
[04/21 19:56:04    246s] ### Creating RouteCongInterface, finished
[04/21 19:56:04    246s] Info: 27 top-level, potential tri-state nets excluded from IPO operation.
[04/21 19:56:04    246s] *info: 5 clock nets excluded
[04/21 19:56:04    246s] *info: 1 ideal net excluded from IPO operation.
[04/21 19:56:04    246s] *info: 27 external nets with a tri-state driver excluded.
[04/21 19:56:04    246s] *info: 15 multi-driver nets excluded.
[04/21 19:56:04    246s] *info: 502 no-driver nets excluded.
[04/21 19:56:05    246s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:3766.6M, EPOCH TIME: 1745240165.030639
[04/21 19:56:05    246s] Found 0 hard placement blockage before merging.
[04/21 19:56:05    246s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:3766.6M, EPOCH TIME: 1745240165.030747
[04/21 19:56:05    246s] Active Path Group: reg2cgate  
[04/21 19:56:05    246s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+----------------------------------------------------+
[04/21 19:56:05    246s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View    |Pathgroup|                     End Point                      |
[04/21 19:56:05    246s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+----------------------------------------------------+
[04/21 19:56:05    246s] |   0.020|    0.020|   0.000|    0.000|   70.14%|   0:00:00.0| 3766.6M|view_ss_v1p08_125c|reg2cgate| g174303/A2                                         |
[04/21 19:56:05    246s] |   0.020|    0.020|   0.000|    0.000|   70.14%|   0:00:00.0| 3766.6M|view_ss_v1p08_125c|reg2cgate| g174303/A2                                         |
[04/21 19:56:05    246s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+----------------------------------------------------+
[04/21 19:56:05    246s] 
[04/21 19:56:05    246s] *** Finish post-Route Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=3766.6M) ***
[04/21 19:56:05    246s] Active Path Group: reg2reg  
[04/21 19:56:05    246s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+----------------------------------------------------+
[04/21 19:56:05    246s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View    |Pathgroup|                     End Point                      |
[04/21 19:56:05    246s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+----------------------------------------------------+
[04/21 19:56:05    246s] |   0.469|    0.020|   0.000|    0.000|   70.14%|   0:00:00.0| 3766.6M|view_ss_v1p08_125c|  reg2reg| CPU_core_pm_fetch_dec_Inst_pc_high_current_reg[6]/ |
[04/21 19:56:05    246s] |        |         |        |         |         |            |        |                  |         | D                                                  |
[04/21 19:56:05    246s] |   0.469|    0.020|   0.000|    0.000|   70.14%|   0:00:00.0| 3766.6M|view_ss_v1p08_125c|  reg2reg| CPU_core_pm_fetch_dec_Inst_pc_high_current_reg[6]/ |
[04/21 19:56:05    246s] |        |         |        |         |         |            |        |                  |         | D                                                  |
[04/21 19:56:05    246s] +--------+---------+--------+---------+---------+------------+--------+------------------+---------+----------------------------------------------------+
[04/21 19:56:05    246s] 
[04/21 19:56:05    246s] *** Finish post-Route Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=3766.6M) ***
[04/21 19:56:05    246s] Deleting 0 temporary hard placement blockage(s).
[04/21 19:56:05    246s] 
[04/21 19:56:05    246s] *** Finish post-Route Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3766.6M) ***
[04/21 19:56:05    246s] Total-nets :: 10019, Stn-nets :: 8, ratio :: 0.0798483 %, Total-len 335608, Stn-len 110.905
[04/21 19:56:05    246s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 9903
[04/21 19:56:05    246s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3766.6M, EPOCH TIME: 1745240165.117625
[04/21 19:56:05    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9903).
[04/21 19:56:05    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:05    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:05    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:05    246s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.028, REAL:0.028, MEM:3697.6M, EPOCH TIME: 1745240165.145948
[04/21 19:56:05    246s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2911417.28
[04/21 19:56:05    246s] *** HardenOpt #1 [finish] (route_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:04:06.8/0:06:28.7 (0.6), mem = 3697.6M
[04/21 19:56:05    246s] 
[04/21 19:56:05    246s] =============================================================================================
[04/21 19:56:05    246s]  Step TAT Report : HardenOpt #1 / route_opt_design #1                           23.30-p003_1
[04/21 19:56:05    246s] =============================================================================================
[04/21 19:56:05    246s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:56:05    246s] ---------------------------------------------------------------------------------------------
[04/21 19:56:05    246s] [ SlackTraversorInit     ]      3   0:00:00.0  (   7.0 % )     0:00:00.0 /  0:00:00.0    0.8
[04/21 19:56:05    246s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:56:05    246s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.1 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:56:05    246s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:56:05    246s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.8 % )     0:00:00.0 /  0:00:00.0    0.9
[04/21 19:56:05    246s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:56:05    246s] [ TransformInit          ]      1   0:00:00.2  (  36.0 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 19:56:05    246s] [ OptimizationStep       ]      2   0:00:00.0  (   4.5 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:56:05    246s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:56:05    246s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:56:05    246s] [ OptEval                ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:56:05    246s] [ OptCommit              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:56:05    246s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:56:05    246s] [ SetupOptGetWorkingSet  ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:56:05    246s] [ SetupOptGetActiveNode  ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:56:05    246s] [ UpdateEcoRouteMap      ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:56:05    246s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    1.0
[04/21 19:56:05    246s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:56:05    246s] [ MISC                   ]          0:00:00.2  (  37.1 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 19:56:05    246s] ---------------------------------------------------------------------------------------------
[04/21 19:56:05    246s]  HardenOpt #1 TOTAL                 0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[04/21 19:56:05    246s] ---------------------------------------------------------------------------------------------
[04/21 19:56:05    246s] 
[04/21 19:56:05    246s] **INFO: Skipping refine place as no non-legal commits were detected
[04/21 19:56:05    246s] Begin: Collecting metrics
[04/21 19:56:05    246s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |     0.206 |    0.000 |           |        0 |       70.12 | 0:00:01  |        3602 |    0 |   0 |
| ccopt_pro         |           |          |           |          |             | 0:00:01  |        3655 |      |     |
| drv_eco_fixing    |     0.206 |    0.206 |         0 |        0 |       70.12 | 0:00:02  |        3667 |    1 |   0 |
| initial_summary_2 |     0.206 |    0.206 |           |        0 |       70.12 | 0:00:08  |        3688 |    0 |   0 |
| hold_fixing       |           |    0.020 |           |        0 |       70.14 | 0:00:02  |        3688 |      |     |
| harden_opt_fixing |           |          |           |          |             | 0:00:01  |        3698 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[04/21 19:56:05    246s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3241.5M, current mem=3241.5M)

[04/21 19:56:05    246s] End: Collecting metrics
[04/21 19:56:05    246s] End: GigaOpt harden opt
[04/21 19:56:05    246s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3697.6M, EPOCH TIME: 1745240165.259248
[04/21 19:56:05    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:05    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:05    246s] 
[04/21 19:56:05    246s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:56:05    246s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:56:05    246s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.008, MEM:3697.6M, EPOCH TIME: 1745240165.267358
[04/21 19:56:05    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:56:05    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:05    246s] **INFO: total 4 insts, 0 nets unmarked don't touch
[04/21 19:56:05    246s] Running refinePlace -preserveRouting true -hardFence false
[04/21 19:56:05    246s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3697.6M, EPOCH TIME: 1745240165.271506
[04/21 19:56:05    246s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3697.6M, EPOCH TIME: 1745240165.271531
[04/21 19:56:05    246s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3697.6M, EPOCH TIME: 1745240165.271560
[04/21 19:56:05    246s] Processing tracks to init pin-track alignment.
[04/21 19:56:05    246s] z: 2, totalTracks: 1
[04/21 19:56:05    246s] z: 4, totalTracks: 1
[04/21 19:56:05    246s] z: 6, totalTracks: 1
[04/21 19:56:05    246s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[04/21 19:56:05    246s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3697.6M, EPOCH TIME: 1745240165.274479
[04/21 19:56:05    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:05    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:05    246s] 
[04/21 19:56:05    246s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:56:05    246s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:56:05    246s] 
[04/21 19:56:05    246s]  Skipping Bad Lib Cell Checking (CMU) !
[04/21 19:56:05    246s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.007, REAL:0.008, MEM:3697.6M, EPOCH TIME: 1745240165.282182
[04/21 19:56:05    246s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3697.6M, EPOCH TIME: 1745240165.282220
[04/21 19:56:05    246s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3697.6M, EPOCH TIME: 1745240165.282268
[04/21 19:56:05    246s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3697.6MB).
[04/21 19:56:05    246s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.011, REAL:0.011, MEM:3697.6M, EPOCH TIME: 1745240165.282953
[04/21 19:56:05    246s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.011, REAL:0.011, MEM:3697.6M, EPOCH TIME: 1745240165.282972
[04/21 19:56:05    246s] TDRefine: refinePlace mode is spiral
[04/21 19:56:05    246s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2911417.15
[04/21 19:56:05    246s] OPERPROF:   Starting Refine-Place at level 2, MEM:3697.6M, EPOCH TIME: 1745240165.283012
[04/21 19:56:05    246s] *** Starting refinePlace (0:04:07 mem=3697.6M) ***
[04/21 19:56:05    246s] Total net bbox length = 2.513e+05 (1.227e+05 1.285e+05) (ext = 1.163e+04)
[04/21 19:56:05    246s] 
[04/21 19:56:05    246s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:56:05    246s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:56:05    246s] Set min layer with nano route mode ( 1 )
[04/21 19:56:05    246s] Set max layer with nano route mode ( 6 )
[04/21 19:56:05    246s] Set min layer with nano route mode ( 1 )
[04/21 19:56:05    246s] Set max layer with nano route mode ( 6 )
[04/21 19:56:05    246s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3697.6M, EPOCH TIME: 1745240165.293357
[04/21 19:56:05    246s] Starting refinePlace ...
[04/21 19:56:05    246s] Set min layer with nano route mode ( 1 )
[04/21 19:56:05    246s] Set max layer with nano route mode ( 6 )
[04/21 19:56:05    246s] One DDP V2 for no tweak run.
[04/21 19:56:05    246s] Set min layer with nano route mode ( 1 )
[04/21 19:56:05    246s] Set max layer with nano route mode ( 6 )
[04/21 19:56:05    246s] DDP initSite1 nrRow 122 nrJob 122
[04/21 19:56:05    246s] DDP markSite nrRow 122 nrJob 122
[04/21 19:56:05    246s]   Spread Effort: high, post-route mode, useDDP on.
[04/21 19:56:05    246s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3699.3MB) @(0:04:07 - 0:04:07).
[04/21 19:56:05    246s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/21 19:56:05    246s] wireLenOptFixPriorityInst 1778 inst fixed
[04/21 19:56:05    246s] 
[04/21 19:56:05    246s]  === Spiral for Logical I: (movable: 9899) ===
[04/21 19:56:05    246s] 
[04/21 19:56:05    246s] Running Spiral with 1 thread in Normal Mode  fetchWidth=36 
[04/21 19:56:05    246s] 
[04/21 19:56:05    246s]  Info: 0 filler has been deleted!
[04/21 19:56:05    246s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/21 19:56:05    246s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/21 19:56:05    246s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/21 19:56:05    246s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3667.3MB) @(0:04:07 - 0:04:07).
[04/21 19:56:05    247s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/21 19:56:05    247s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3667.3MB
[04/21 19:56:05    247s] Statistics of distance of Instance movement in refine placement:
[04/21 19:56:05    247s]   maximum (X+Y) =         0.00 um
[04/21 19:56:05    247s]   mean    (X+Y) =         0.00 um
[04/21 19:56:05    247s] Summary Report:
[04/21 19:56:05    247s] Instances move: 0 (out of 9899 movable)
[04/21 19:56:05    247s] Instances flipped: 0
[04/21 19:56:05    247s] Mean displacement: 0.00 um
[04/21 19:56:05    247s] Max displacement: 0.00 um 
[04/21 19:56:05    247s] Physical-only instances move: 0 (out of 0 movable physical-only)
[04/21 19:56:05    247s] Total instances moved : 0
[04/21 19:56:05    247s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.106, REAL:0.107, MEM:3667.3M, EPOCH TIME: 1745240165.400282
[04/21 19:56:05    247s] Total net bbox length = 2.513e+05 (1.227e+05 1.285e+05) (ext = 1.163e+04)
[04/21 19:56:05    247s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3667.3MB
[04/21 19:56:05    247s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=3667.3MB) @(0:04:07 - 0:04:07).
[04/21 19:56:05    247s] *** Finished refinePlace (0:04:07 mem=3667.3M) ***
[04/21 19:56:05    247s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2911417.15
[04/21 19:56:05    247s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.120, REAL:0.120, MEM:3667.3M, EPOCH TIME: 1745240165.403389
[04/21 19:56:05    247s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3667.3M, EPOCH TIME: 1745240165.403409
[04/21 19:56:05    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9903).
[04/21 19:56:05    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:05    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:05    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:05    247s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.027, REAL:0.027, MEM:3667.3M, EPOCH TIME: 1745240165.430470
[04/21 19:56:05    247s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.158, REAL:0.159, MEM:3667.3M, EPOCH TIME: 1745240165.430554
[04/21 19:56:05    247s] {MMLU 0 4 10051}
[04/21 19:56:05    247s] [oiLAM] Zs 5, 8
[04/21 19:56:05    247s] ### Creating LA Mngr. totSessionCpu=0:04:07 mem=3667.3M
[04/21 19:56:05    247s] ### Creating LA Mngr, finished. totSessionCpu=0:04:07 mem=3667.3M
[04/21 19:56:05    247s] Default Rule : ""
[04/21 19:56:05    247s] Non Default Rules :
[04/21 19:56:05    247s] Worst Slack : 0.020 ns
[04/21 19:56:05    247s] 
[04/21 19:56:05    247s] Start Layer Assignment ...
[04/21 19:56:05    247s] WNS(0.020ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[04/21 19:56:05    247s] 
[04/21 19:56:05    247s] Select 0 cadidates out of 10599.
[04/21 19:56:05    247s] No critical nets selected. Skipped !
[04/21 19:56:05    247s] GigaOpt: setting up router preferences
[04/21 19:56:05    247s] GigaOpt: 0 nets assigned router directives
[04/21 19:56:05    247s] 
[04/21 19:56:05    247s] Start Assign Priority Nets ...
[04/21 19:56:05    247s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[04/21 19:56:05    247s] Existing Priority Nets 0 (0.0%)
[04/21 19:56:05    247s] Total Assign Priority Nets 2 (0.0%)
[04/21 19:56:05    247s] 
[04/21 19:56:05    247s] Set Prefer Layer Routing Effort ...
[04/21 19:56:05    247s] Total Net(10597) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[04/21 19:56:05    247s] 
[04/21 19:56:05    247s] {MMLU 0 4 10051}
[04/21 19:56:05    247s] [oiLAM] Zs 5, 8
[04/21 19:56:05    247s] ### Creating LA Mngr. totSessionCpu=0:04:07 mem=3696.4M
[04/21 19:56:05    247s] ### Creating LA Mngr, finished. totSessionCpu=0:04:07 mem=3696.4M
[04/21 19:56:05    247s] Default Rule : ""
[04/21 19:56:05    247s] Non Default Rules :
[04/21 19:56:05    247s] Worst Slack : 0.020 ns
[04/21 19:56:05    247s] 
[04/21 19:56:05    247s] Start Layer Assignment ...
[04/21 19:56:05    247s] WNS(0.020ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[04/21 19:56:05    247s] 
[04/21 19:56:05    247s] Select 0 cadidates out of 10599.
[04/21 19:56:05    247s] No critical nets selected. Skipped !
[04/21 19:56:05    247s] GigaOpt: setting up router preferences
[04/21 19:56:05    247s] GigaOpt: 0 nets assigned router directives
[04/21 19:56:05    247s] 
[04/21 19:56:05    247s] Start Assign Priority Nets ...
[04/21 19:56:05    247s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[04/21 19:56:05    247s] Existing Priority Nets 0 (0.0%)
[04/21 19:56:05    247s] Total Assign Priority Nets 2 (0.0%)
[04/21 19:56:05    247s] Begin: Collecting metrics
[04/21 19:56:05    247s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |     0.206 |    0.000 |           |        0 |       70.12 | 0:00:01  |        3602 |    0 |   0 |
| ccopt_pro         |           |          |           |          |             | 0:00:01  |        3655 |      |     |
| drv_eco_fixing    |     0.206 |    0.206 |         0 |        0 |       70.12 | 0:00:02  |        3667 |    1 |   0 |
| initial_summary_2 |     0.206 |    0.206 |           |        0 |       70.12 | 0:00:08  |        3688 |    0 |   0 |
| hold_fixing       |           |    0.020 |           |        0 |       70.14 | 0:00:02  |        3688 |      |     |
| harden_opt_fixing |           |          |           |          |             | 0:00:01  |        3698 |      |     |
| route_type_fixing |           |          |           |          |             | 0:00:00  |        3667 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[04/21 19:56:05    247s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3241.5M, current mem=3241.5M)

[04/21 19:56:05    247s] End: Collecting metrics
[04/21 19:56:05    247s] {MMLU 0 4 10051}
[04/21 19:56:05    247s] [oiLAM] Zs 5, 8
[04/21 19:56:05    247s] ### Creating LA Mngr. totSessionCpu=0:04:07 mem=3667.4M
[04/21 19:56:05    247s] ### Creating LA Mngr, finished. totSessionCpu=0:04:07 mem=3667.4M
[04/21 19:56:05    247s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3667.4M, EPOCH TIME: 1745240165.651295
[04/21 19:56:05    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:05    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:05    247s] 
[04/21 19:56:05    247s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:56:05    247s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:56:05    247s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.009, REAL:0.009, MEM:3667.4M, EPOCH TIME: 1745240165.659863
[04/21 19:56:05    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:56:05    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:05    247s] ** INFO: Initializing Glitch Interface
[04/21 19:56:05    247s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_ss_v1p08_125c 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.020  |  0.469  |  0.020  | 12.577  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  3958   |  2134   |    1    |  3174   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.142%
------------------------------------------------------------------

[04/21 19:56:05    247s] **optDesign ... cpu = 0:00:26, real = 0:00:26, mem = 3242.2M, totSessionCpu=0:04:07 **
[04/21 19:56:05    247s] Begin: Collecting metrics
[04/21 19:56:05    247s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |     0.206 |    0.000 |           |        0 |       70.12 | 0:00:01  |        3602 |    0 |   0 |
| ccopt_pro         |           |          |           |          |             | 0:00:01  |        3655 |      |     |
| drv_eco_fixing    |     0.206 |    0.206 |         0 |        0 |       70.12 | 0:00:02  |        3667 |    1 |   0 |
| initial_summary_2 |     0.206 |    0.206 |           |        0 |       70.12 | 0:00:08  |        3688 |    0 |   0 |
| hold_fixing       |           |    0.020 |           |        0 |       70.14 | 0:00:02  |        3688 |      |     |
| harden_opt_fixing |           |          |           |          |             | 0:00:01  |        3698 |      |     |
| route_type_fixing |           |          |           |          |             | 0:00:00  |        3667 |      |     |
| pre_route_summary |     0.020 |    0.020 |           |        0 |       70.14 | 0:00:00  |        3683 |    0 |   0 |
 --------------------------------------------------------------------------------------------------------------------- 
[04/21 19:56:05    247s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3242.2M, current mem=3242.2M)

[04/21 19:56:05    247s] End: Collecting metrics
[04/21 19:56:05    247s] **INFO: flowCheckPoint #7 GlobalDetailRoute
[04/21 19:56:05    247s] ** INFO Cleaning up Glitch Interface
[04/21 19:56:05    247s] -route_with_eco false                     # bool, default=false, user setting
[04/21 19:56:05    247s] -route_selected_net_only false            # bool, default=false, user setting
[04/21 19:56:05    247s] -route_with_timing_driven true            # bool, default=false, user setting
[04/21 19:56:05    247s] -route_with_si_driven true                # bool, default=false, user setting
[04/21 19:56:05    247s] Existing Dirty Nets : 8
[04/21 19:56:05    247s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[04/21 19:56:05    247s] Reset Dirty Nets : 8
[04/21 19:56:05    247s] *** EcoRoute #1 [begin] (route_opt_design #1) : totSession cpu/real = 0:04:07.5/0:06:29.5 (0.6), mem = 3682.6M
[04/21 19:56:05    247s] 
[04/21 19:56:05    247s] globalDetailRoute
[04/21 19:56:05    247s] 
[04/21 19:56:05    247s] #Start globalDetailRoute on Mon Apr 21 19:56:05 2025
[04/21 19:56:05    247s] #
[04/21 19:56:05    247s] ### Time Record (globalDetailRoute) is installed.
[04/21 19:56:05    247s] ### Time Record (Pre Callback) is installed.
[04/21 19:56:05    247s] Closing parasitic data file '/nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/ATmega328pb_2911417_tNwU4i.rcdb.d': 20393 access done (mem: 3669.562M)
[04/21 19:56:05    247s] eee: RC Grid memory freed = 16464 (14 X 14 X 7 X 12b)
[04/21 19:56:05    247s] ### Time Record (Pre Callback) is uninstalled.
[04/21 19:56:05    247s] ### Time Record (DB Import) is installed.
[04/21 19:56:05    247s] ### Time Record (Timing Data Generation) is installed.
[04/21 19:56:05    247s] ### Time Record (Timing Data Generation) is uninstalled.
[04/21 19:56:05    247s] #WARNING (NRIG-34) Power/Ground pin VPW of instance FE_PHC474_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:56:05    247s] #WARNING (NRIG-34) Power/Ground pin VNW of instance FE_PHC474_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:56:05    247s] #WARNING (NRIG-34) Power/Ground pin VPW of instance FE_PHC473_Timer_Counter2_8_bit_inst_TCCRnB_temp_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:56:05    247s] #WARNING (NRIG-34) Power/Ground pin VNW of instance FE_PHC473_Timer_Counter2_8_bit_inst_TCCRnB_temp_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:56:05    247s] #WARNING (NRIG-34) Power/Ground pin VPW of instance FE_PHC472_Port_D_inst_IO_Port_D_inst_synchronizer_pinx_inst_d_latch_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:56:05    247s] #WARNING (NRIG-34) Power/Ground pin VNW of instance FE_PHC472_Port_D_inst_IO_Port_D_inst_synchronizer_pinx_inst_d_latch_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:56:05    247s] #WARNING (NRIG-34) Power/Ground pin VPW of instance FE_PHC471_ireset is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:56:05    247s] #WARNING (NRIG-34) Power/Ground pin VNW of instance FE_PHC471_ireset is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:56:05    247s] #WARNING (NRIG-34) Power/Ground pin VPW of instance FE_PHC470_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:56:05    247s] #WARNING (NRIG-34) Power/Ground pin VNW of instance FE_PHC470_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:56:05    247s] #WARNING (NRIG-34) Power/Ground pin VPW of instance FE_PHC469_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:56:05    247s] #WARNING (NRIG-34) Power/Ground pin VNW of instance FE_PHC469_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:56:05    247s] #WARNING (NRIG-34) Power/Ground pin VPW of instance FE_PHC468_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:56:05    247s] #WARNING (NRIG-34) Power/Ground pin VNW of instance FE_PHC468_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:56:05    247s] #WARNING (NRIG-34) Power/Ground pin VPW of instance FE_PHC467_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:56:05    247s] #WARNING (NRIG-34) Power/Ground pin VNW of instance FE_PHC467_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:56:05    247s] #WARNING (NRIG-34) Power/Ground pin VPW of instance FE_PHC466_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:56:05    247s] #WARNING (NRIG-34) Power/Ground pin VNW of instance FE_PHC466_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:56:05    247s] #WARNING (NRIG-34) Power/Ground pin VPW of instance FE_PHC465_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:56:05    247s] #WARNING (NRIG-34) Power/Ground pin VNW of instance FE_PHC465_AS2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[04/21 19:56:05    247s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[04/21 19:56:05    247s] #To increase the message display limit, refer to the product command reference manual.
[04/21 19:56:05    247s] ### Net info: total nets: 10599
[04/21 19:56:05    247s] ### Net info: dirty nets: 0
[04/21 19:56:05    247s] ### Net info: marked as disconnected nets: 0
[04/21 19:56:06    247s] ### Net info: fully routed nets: 10020
[04/21 19:56:06    247s] ### Net info: trivial (< 2 pins) nets: 577
[04/21 19:56:06    247s] ### Net info: unrouted nets: 2
[04/21 19:56:06    247s] ### Net info: re-extraction nets: 0
[04/21 19:56:06    247s] ### Net info: ignored nets: 0
[04/21 19:56:06    247s] ### Net info: skip routing nets: 0
[04/21 19:56:06    247s] ### import design signature (74): route=563169865 fixed_route=1194649847 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1962157122 dirty_area=0 del_dirty_area=0 cell=1839228568 placement=816652198 pin_access=2111450244 inst_pattern=1 inst_orient=1 via=1510365010 routing_via=859507904 timing=1194649847 sns=1194649847
[04/21 19:56:06    247s] ### Time Record (DB Import) is uninstalled.
[04/21 19:56:06    247s] #NanoRoute Version 23.30-p003_1 NR240109-1512/23_10-UB
[04/21 19:56:06    247s] #Skip comparing routing design signature in db-snapshot flow
[04/21 19:56:06    247s] ### Time Record (Data Preparation) is installed.
[04/21 19:56:06    247s] ### Time Record (Data Preparation) is uninstalled.
[04/21 19:56:06    247s] ### Time Record (Global Routing) is installed.
[04/21 19:56:06    247s] ### Time Record (Global Routing) is uninstalled.
[04/21 19:56:06    247s] #Total number of trivial nets (e.g. < 2 pins) = 577 (skipped).
[04/21 19:56:06    247s] #Total number of routable nets = 10022.
[04/21 19:56:06    247s] #Total number of nets in the design = 10599.
[04/21 19:56:06    247s] #8 routable nets do not have any wires.
[04/21 19:56:06    247s] #10014 routable nets have routed wires.
[04/21 19:56:06    247s] #8 nets will be global routed.
[04/21 19:56:06    247s] #4 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/21 19:56:06    247s] ### Time Record (Data Preparation) is installed.
[04/21 19:56:06    247s] #Start routing data preparation on Mon Apr 21 19:56:06 2025
[04/21 19:56:06    247s] #
[04/21 19:56:06    247s] ### Time Record (Cell Pin Access) is installed.
[04/21 19:56:06    247s] #Initial pin access analysis.
[04/21 19:56:06    247s] #Detail pin access analysis.
[04/21 19:56:06    247s] ### Time Record (Cell Pin Access) is uninstalled.
[04/21 19:56:06    247s] # METAL1       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.3500
[04/21 19:56:06    247s] # METAL2       V   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4000
[04/21 19:56:06    247s] # METAL3       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4000
[04/21 19:56:06    247s] # METAL4       V   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4000
[04/21 19:56:06    247s] # METAL5       H   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4000
[04/21 19:56:06    247s] # METAL6       V   Track-Pitch = 0.4100    Line-2-Via Pitch = 0.4000
[04/21 19:56:06    247s] # METAL7       H   Track-Pitch = 1.0250    Line-2-Via Pitch = 0.8400
[04/21 19:56:06    247s] #Bottom routing layer index=1(METAL1), bottom routing layer for shielding=1(METAL1), bottom shield layer=1(METAL1)
[04/21 19:56:06    247s] #shield_bottom_stripe_layer=1(METAL1), shield_top_stripe_layer=6(METAL6)
[04/21 19:56:06    247s] #pin_access_rlayer=2(METAL2)
[04/21 19:56:06    247s] #shield_top_dpt_rlayer=-1 top_rlayer=6 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[04/21 19:56:06    247s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[04/21 19:56:06    247s] #enable_dpt_layer_shield=F
[04/21 19:56:06    247s] #has_line_end_grid=F
[04/21 19:56:06    247s] #Processed 4/0 dirty instances, 7/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(4 insts marked dirty, reset pre-exisiting dirty flag on 4 insts, 0 nets marked need extraction)
[04/21 19:56:06    247s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3234.98 (MB), peak = 3291.55 (MB)
[04/21 19:56:06    247s] #Regenerating Ggrids automatically.
[04/21 19:56:06    247s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.4100.
[04/21 19:56:06    247s] #Using automatically generated G-grids.
[04/21 19:56:06    248s] #Done routing data preparation.
[04/21 19:56:06    248s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3237.52 (MB), peak = 3291.55 (MB)
[04/21 19:56:06    248s] #Found 0 nets for post-route si or timing fixing.
[04/21 19:56:06    248s] #
[04/21 19:56:06    248s] #Finished routing data preparation on Mon Apr 21 19:56:06 2025
[04/21 19:56:06    248s] #
[04/21 19:56:06    248s] #Cpu time = 00:00:00
[04/21 19:56:06    248s] #Elapsed time = 00:00:00
[04/21 19:56:06    248s] #Increased memory = 6.41 (MB)
[04/21 19:56:06    248s] #Total memory = 3237.52 (MB)
[04/21 19:56:06    248s] #Peak memory = 3291.55 (MB)
[04/21 19:56:06    248s] #
[04/21 19:56:06    248s] ### Time Record (Data Preparation) is uninstalled.
[04/21 19:56:06    248s] ### Time Record (Global Routing) is installed.
[04/21 19:56:06    248s] #
[04/21 19:56:06    248s] #Start global routing on Mon Apr 21 19:56:06 2025
[04/21 19:56:06    248s] #
[04/21 19:56:06    248s] #
[04/21 19:56:06    248s] #Start global routing initialization on Mon Apr 21 19:56:06 2025
[04/21 19:56:06    248s] #
[04/21 19:56:06    248s] #Number of eco nets is 6
[04/21 19:56:06    248s] #
[04/21 19:56:06    248s] #Start global routing data preparation on Mon Apr 21 19:56:06 2025
[04/21 19:56:06    248s] #
[04/21 19:56:06    248s] ### build_merged_routing_blockage_rect_list starts on Mon Apr 21 19:56:06 2025 with memory = 3237.52 (MB), peak = 3291.55 (MB)
[04/21 19:56:06    248s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.2 GB
[04/21 19:56:06    248s] #Start routing resource analysis on Mon Apr 21 19:56:06 2025
[04/21 19:56:06    248s] #
[04/21 19:56:06    248s] ### init_is_bin_blocked starts on Mon Apr 21 19:56:06 2025 with memory = 3237.52 (MB), peak = 3291.55 (MB)
[04/21 19:56:06    248s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.2 GB
[04/21 19:56:06    248s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Apr 21 19:56:06 2025 with memory = 3238.29 (MB), peak = 3291.55 (MB)
[04/21 19:56:06    248s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.2 GB
[04/21 19:56:06    248s] ### adjust_flow_cap starts on Mon Apr 21 19:56:06 2025 with memory = 3238.29 (MB), peak = 3291.55 (MB)
[04/21 19:56:06    248s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.2 GB
[04/21 19:56:06    248s] ### adjust_flow_per_partial_route_obs starts on Mon Apr 21 19:56:06 2025 with memory = 3238.29 (MB), peak = 3291.55 (MB)
[04/21 19:56:06    248s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.2 GB
[04/21 19:56:06    248s] ### set_via_blocked starts on Mon Apr 21 19:56:06 2025 with memory = 3238.29 (MB), peak = 3291.55 (MB)
[04/21 19:56:06    248s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.2 GB
[04/21 19:56:06    248s] ### copy_flow starts on Mon Apr 21 19:56:06 2025 with memory = 3238.29 (MB), peak = 3291.55 (MB)
[04/21 19:56:06    248s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.2 GB
[04/21 19:56:06    248s] #Routing resource analysis is done on Mon Apr 21 19:56:06 2025
[04/21 19:56:06    248s] #
[04/21 19:56:06    248s] ### report_flow_cap starts on Mon Apr 21 19:56:06 2025 with memory = 3238.29 (MB), peak = 3291.55 (MB)
[04/21 19:56:06    248s] #  Resource Analysis:
[04/21 19:56:06    248s] #
[04/21 19:56:06    248s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/21 19:56:06    248s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/21 19:56:06    248s] #  --------------------------------------------------------------
[04/21 19:56:06    248s] #  METAL1         H         149         866        4692    75.23%
[04/21 19:56:06    248s] #  METAL2         V         234         801        4692     0.00%
[04/21 19:56:06    248s] #  METAL3         H         397         618        4692     0.00%
[04/21 19:56:06    248s] #  METAL4         V         619         416        4692     0.00%
[04/21 19:56:06    248s] #  METAL5         H         839         176        4692     0.00%
[04/21 19:56:06    248s] #  METAL6         V         911         124        4692     0.00%
[04/21 19:56:06    248s] #  --------------------------------------------------------------
[04/21 19:56:06    248s] #  Total                   3150      48.83%       28152    12.54%
[04/21 19:56:06    248s] #
[04/21 19:56:06    248s] #
[04/21 19:56:06    248s] #
[04/21 19:56:06    248s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.2 GB
[04/21 19:56:06    248s] ### analyze_m2_tracks starts on Mon Apr 21 19:56:06 2025 with memory = 3238.29 (MB), peak = 3291.55 (MB)
[04/21 19:56:06    248s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.2 GB
[04/21 19:56:06    248s] ### report_initial_resource starts on Mon Apr 21 19:56:06 2025 with memory = 3238.29 (MB), peak = 3291.55 (MB)
[04/21 19:56:06    248s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.2 GB
[04/21 19:56:06    248s] ### mark_pg_pins_accessibility starts on Mon Apr 21 19:56:06 2025 with memory = 3238.29 (MB), peak = 3291.55 (MB)
[04/21 19:56:06    248s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.2 GB
[04/21 19:56:06    248s] ### set_net_region starts on Mon Apr 21 19:56:06 2025 with memory = 3238.29 (MB), peak = 3291.55 (MB)
[04/21 19:56:06    248s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.2 GB
[04/21 19:56:06    248s] #
[04/21 19:56:06    248s] #Global routing data preparation is done on Mon Apr 21 19:56:06 2025
[04/21 19:56:06    248s] #
[04/21 19:56:06    248s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3238.29 (MB), peak = 3291.55 (MB)
[04/21 19:56:06    248s] #
[04/21 19:56:06    248s] ### prepare_level starts on Mon Apr 21 19:56:06 2025 with memory = 3238.29 (MB), peak = 3291.55 (MB)
[04/21 19:56:06    248s] ### init level 1 starts on Mon Apr 21 19:56:06 2025 with memory = 3238.29 (MB), peak = 3291.55 (MB)
[04/21 19:56:06    248s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.2 GB
[04/21 19:56:06    248s] ### Level 1 hgrid = 69 X 68
[04/21 19:56:06    248s] ### prepare_level_flow starts on Mon Apr 21 19:56:06 2025 with memory = 3238.29 (MB), peak = 3291.55 (MB)
[04/21 19:56:06    248s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.2 GB
[04/21 19:56:06    248s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.2 GB
[04/21 19:56:06    248s] #
[04/21 19:56:06    248s] #Global routing initialization is done on Mon Apr 21 19:56:06 2025
[04/21 19:56:06    248s] #
[04/21 19:56:06    248s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3238.29 (MB), peak = 3291.55 (MB)
[04/21 19:56:06    248s] #
[04/21 19:56:06    248s] #start global routing iteration 1...
[04/21 19:56:06    248s] ### init_flow_edge starts on Mon Apr 21 19:56:06 2025 with memory = 3238.29 (MB), peak = 3291.55 (MB)
[04/21 19:56:06    248s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.2 GB
[04/21 19:56:06    248s] ### routing at level 1 (topmost level) iter 0
[04/21 19:56:06    248s] ### measure_qor starts on Mon Apr 21 19:56:06 2025 with memory = 3238.53 (MB), peak = 3291.55 (MB)
[04/21 19:56:06    248s] ### measure_congestion starts on Mon Apr 21 19:56:06 2025 with memory = 3238.53 (MB), peak = 3291.55 (MB)
[04/21 19:56:06    248s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.2 GB
[04/21 19:56:06    248s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.2 GB
[04/21 19:56:06    248s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3238.53 (MB), peak = 3291.55 (MB)
[04/21 19:56:06    248s] #
[04/21 19:56:06    248s] #start global routing iteration 2...
[04/21 19:56:06    248s] ### routing at level 1 (topmost level) iter 1
[04/21 19:56:06    248s] ### measure_qor starts on Mon Apr 21 19:56:06 2025 with memory = 3238.53 (MB), peak = 3291.55 (MB)
[04/21 19:56:06    248s] ### measure_congestion starts on Mon Apr 21 19:56:06 2025 with memory = 3238.53 (MB), peak = 3291.55 (MB)
[04/21 19:56:06    248s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.2 GB
[04/21 19:56:06    248s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.2 GB
[04/21 19:56:06    248s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3238.53 (MB), peak = 3291.55 (MB)
[04/21 19:56:06    248s] #
[04/21 19:56:06    248s] ### route_end starts on Mon Apr 21 19:56:06 2025 with memory = 3238.53 (MB), peak = 3291.55 (MB)
[04/21 19:56:06    248s] #
[04/21 19:56:06    248s] #Total number of trivial nets (e.g. < 2 pins) = 577 (skipped).
[04/21 19:56:06    248s] #Total number of routable nets = 10022.
[04/21 19:56:06    248s] #Total number of nets in the design = 10599.
[04/21 19:56:06    248s] #
[04/21 19:56:06    248s] #10022 routable nets have routed wires.
[04/21 19:56:06    248s] #4 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/21 19:56:06    248s] #
[04/21 19:56:06    248s] #Routed nets constraints summary:
[04/21 19:56:06    248s] #-----------------------------
[04/21 19:56:06    248s] #        Rules   Unconstrained  
[04/21 19:56:06    248s] #-----------------------------
[04/21 19:56:06    248s] #      Default               8  
[04/21 19:56:06    248s] #-----------------------------
[04/21 19:56:06    248s] #        Total               8  
[04/21 19:56:06    248s] #-----------------------------
[04/21 19:56:06    248s] #
[04/21 19:56:06    248s] #Routing constraints summary of the whole design:
[04/21 19:56:06    248s] #---------------------------------------------------------
[04/21 19:56:06    248s] #        Rules   Pref Layer   Avoid Detour   Unconstrained  
[04/21 19:56:06    248s] #---------------------------------------------------------
[04/21 19:56:06    248s] #      Default            4              4           10018  
[04/21 19:56:06    248s] #---------------------------------------------------------
[04/21 19:56:06    248s] #        Total            4              4           10018  
[04/21 19:56:06    248s] #---------------------------------------------------------
[04/21 19:56:06    248s] #
[04/21 19:56:06    248s] ### adjust_flow_per_partial_route_obs starts on Mon Apr 21 19:56:06 2025 with memory = 3238.53 (MB), peak = 3291.55 (MB)
[04/21 19:56:06    248s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.2 GB
[04/21 19:56:06    248s] ### cal_base_flow starts on Mon Apr 21 19:56:06 2025 with memory = 3238.53 (MB), peak = 3291.55 (MB)
[04/21 19:56:06    248s] ### init_flow_edge starts on Mon Apr 21 19:56:06 2025 with memory = 3238.53 (MB), peak = 3291.55 (MB)
[04/21 19:56:06    248s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.2 GB
[04/21 19:56:06    248s] ### cal_flow starts on Mon Apr 21 19:56:06 2025 with memory = 3238.53 (MB), peak = 3291.55 (MB)
[04/21 19:56:06    248s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.2 GB
[04/21 19:56:06    248s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.2 GB
[04/21 19:56:06    248s] ### report_overcon starts on Mon Apr 21 19:56:06 2025 with memory = 3238.53 (MB), peak = 3291.55 (MB)
[04/21 19:56:06    248s] #
[04/21 19:56:06    248s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/21 19:56:06    248s] #
[04/21 19:56:06    248s] #                 OverCon          
[04/21 19:56:06    248s] #                  #Gcell    %Gcell
[04/21 19:56:06    248s] #     Layer           (1)   OverCon  Flow/Cap
[04/21 19:56:06    248s] #  ----------------------------------------------
[04/21 19:56:06    248s] #  METAL1        0(0.00%)   (0.00%)     0.63  
[04/21 19:56:06    248s] #  METAL2        0(0.00%)   (0.00%)     0.77  
[04/21 19:56:06    248s] #  METAL3        0(0.00%)   (0.00%)     0.61  
[04/21 19:56:06    248s] #  METAL4        0(0.00%)   (0.00%)     0.40  
[04/21 19:56:06    248s] #  METAL5        0(0.00%)   (0.00%)     0.17  
[04/21 19:56:06    248s] #  METAL6        0(0.00%)   (0.00%)     0.07  
[04/21 19:56:06    248s] #  ----------------------------------------------
[04/21 19:56:06    248s] #     Total      0(0.00%)   (0.00%)
[04/21 19:56:06    248s] #
[04/21 19:56:06    248s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[04/21 19:56:06    248s] #  Overflow after GR: 0.00% H + 0.00% V
[04/21 19:56:06    248s] #
[04/21 19:56:06    248s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.2 GB
[04/21 19:56:06    248s] ### cal_base_flow starts on Mon Apr 21 19:56:06 2025 with memory = 3238.53 (MB), peak = 3291.55 (MB)
[04/21 19:56:06    248s] ### init_flow_edge starts on Mon Apr 21 19:56:06 2025 with memory = 3238.53 (MB), peak = 3291.55 (MB)
[04/21 19:56:06    248s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.2 GB
[04/21 19:56:06    248s] ### cal_flow starts on Mon Apr 21 19:56:06 2025 with memory = 3238.53 (MB), peak = 3291.55 (MB)
[04/21 19:56:06    248s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.2 GB
[04/21 19:56:06    248s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.2 GB
[04/21 19:56:06    248s] ### generate_cong_map_content starts on Mon Apr 21 19:56:06 2025 with memory = 3238.53 (MB), peak = 3291.55 (MB)
[04/21 19:56:06    248s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.2 GB
[04/21 19:56:06    248s] ### update starts on Mon Apr 21 19:56:06 2025 with memory = 3238.77 (MB), peak = 3291.55 (MB)
[04/21 19:56:06    248s] #Complete Global Routing.
[04/21 19:56:06    248s] #Total wire length = 336495 um.
[04/21 19:56:06    248s] #Total half perimeter of net bounding box = 269853 um.
[04/21 19:56:06    248s] #Total wire length on LAYER METAL1 = 9912 um.
[04/21 19:56:06    248s] #Total wire length on LAYER METAL2 = 97278 um.
[04/21 19:56:06    248s] #Total wire length on LAYER METAL3 = 101272 um.
[04/21 19:56:06    248s] #Total wire length on LAYER METAL4 = 69692 um.
[04/21 19:56:06    248s] #Total wire length on LAYER METAL5 = 42238 um.
[04/21 19:56:06    248s] #Total wire length on LAYER METAL6 = 16104 um.
[04/21 19:56:06    248s] #Total wire length on LAYER METAL7 = 0 um.
[04/21 19:56:06    248s] #Total number of vias = 77357
[04/21 19:56:06    248s] #Total number of multi-cut vias = 52214 ( 67.5%)
[04/21 19:56:06    248s] #Total number of single cut vias = 25143 ( 32.5%)
[04/21 19:56:06    248s] #Up-Via Summary (total 77357):
[04/21 19:56:06    248s] #                   single-cut          multi-cut      Total
[04/21 19:56:06    248s] #-----------------------------------------------------------
[04/21 19:56:06    248s] # METAL1         15549 ( 39.5%)     23851 ( 60.5%)      39400
[04/21 19:56:06    248s] # METAL2          7496 ( 28.2%)     19083 ( 71.8%)      26579
[04/21 19:56:06    248s] # METAL3          1656 ( 20.9%)      6272 ( 79.1%)       7928
[04/21 19:56:06    248s] # METAL4           336 ( 12.6%)      2339 ( 87.4%)       2675
[04/21 19:56:06    248s] # METAL5           106 ( 13.7%)       669 ( 86.3%)        775
[04/21 19:56:06    248s] #-----------------------------------------------------------
[04/21 19:56:06    248s] #                25143 ( 32.5%)     52214 ( 67.5%)      77357 
[04/21 19:56:06    248s] #
[04/21 19:56:06    248s] ### update cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.2 GB
[04/21 19:56:06    248s] ### report_overcon starts on Mon Apr 21 19:56:06 2025 with memory = 3238.77 (MB), peak = 3291.55 (MB)
[04/21 19:56:06    248s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.2 GB
[04/21 19:56:06    248s] ### report_overcon starts on Mon Apr 21 19:56:06 2025 with memory = 3238.77 (MB), peak = 3291.55 (MB)
[04/21 19:56:06    248s] #Max overcon = 0 track.
[04/21 19:56:06    248s] #Total overcon = 0.00%.
[04/21 19:56:06    248s] #Worst layer Gcell overcon rate = 0.00%.
[04/21 19:56:06    248s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.2 GB
[04/21 19:56:06    248s] ### route_end cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.2 GB
[04/21 19:56:06    248s] ### global_route design signature (77): route=534298632 net_attr=1644990953
[04/21 19:56:06    248s] #
[04/21 19:56:06    248s] #Global routing statistics:
[04/21 19:56:06    248s] #Cpu time = 00:00:00
[04/21 19:56:06    248s] #Elapsed time = 00:00:00
[04/21 19:56:06    248s] #Increased memory = 1.25 (MB)
[04/21 19:56:06    248s] #Total memory = 3238.77 (MB)
[04/21 19:56:06    248s] #Peak memory = 3291.55 (MB)
[04/21 19:56:06    248s] #
[04/21 19:56:06    248s] #Finished global routing on Mon Apr 21 19:56:06 2025
[04/21 19:56:06    248s] #
[04/21 19:56:06    248s] #
[04/21 19:56:06    248s] ### Time Record (Global Routing) is uninstalled.
[04/21 19:56:06    248s] ### Time Record (Data Preparation) is installed.
[04/21 19:56:06    248s] ### Time Record (Data Preparation) is uninstalled.
[04/21 19:56:06    248s] ### track-assign external-init starts on Mon Apr 21 19:56:06 2025 with memory = 3238.09 (MB), peak = 3291.55 (MB)
[04/21 19:56:06    248s] ### Time Record (Track Assignment) is installed.
[04/21 19:56:06    248s] ### Time Record (Data Preparation) is installed.
[04/21 19:56:06    248s] ### Time Record (Data Preparation) is uninstalled.
[04/21 19:56:06    248s] ### Time Record (Track Assignment) is uninstalled.
[04/21 19:56:06    248s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.2 GB
[04/21 19:56:06    248s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3238.09 (MB), peak = 3291.55 (MB)
[04/21 19:56:06    248s] ### track-assign engine-init starts on Mon Apr 21 19:56:06 2025 with memory = 3238.09 (MB), peak = 3291.55 (MB)
[04/21 19:56:06    248s] ### Time Record (Track Assignment) is installed.
[04/21 19:56:06    248s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.2 GB
[04/21 19:56:06    248s] ### track-assign core-engine starts on Mon Apr 21 19:56:06 2025 with memory = 3238.09 (MB), peak = 3291.55 (MB)
[04/21 19:56:06    248s] #Start Track Assignment.
[04/21 19:56:06    248s] #Done with 0 horizontal wires in 3 hboxes and 1 vertical wires in 3 hboxes.
[04/21 19:56:07    248s] #Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
[04/21 19:56:07    248s] #Complete Track Assignment.
[04/21 19:56:07    248s] #Total wire length = 336495 um.
[04/21 19:56:07    248s] #Total half perimeter of net bounding box = 269853 um.
[04/21 19:56:07    248s] #Total wire length on LAYER METAL1 = 9912 um.
[04/21 19:56:07    248s] #Total wire length on LAYER METAL2 = 97278 um.
[04/21 19:56:07    248s] #Total wire length on LAYER METAL3 = 101272 um.
[04/21 19:56:07    248s] #Total wire length on LAYER METAL4 = 69692 um.
[04/21 19:56:07    248s] #Total wire length on LAYER METAL5 = 42238 um.
[04/21 19:56:07    248s] #Total wire length on LAYER METAL6 = 16104 um.
[04/21 19:56:07    248s] #Total wire length on LAYER METAL7 = 0 um.
[04/21 19:56:07    248s] #Total number of vias = 77357
[04/21 19:56:07    248s] #Total number of multi-cut vias = 52214 ( 67.5%)
[04/21 19:56:07    248s] #Total number of single cut vias = 25143 ( 32.5%)
[04/21 19:56:07    248s] #Up-Via Summary (total 77357):
[04/21 19:56:07    248s] #                   single-cut          multi-cut      Total
[04/21 19:56:07    248s] #-----------------------------------------------------------
[04/21 19:56:07    248s] # METAL1         15549 ( 39.5%)     23851 ( 60.5%)      39400
[04/21 19:56:07    248s] # METAL2          7496 ( 28.2%)     19083 ( 71.8%)      26579
[04/21 19:56:07    248s] # METAL3          1656 ( 20.9%)      6272 ( 79.1%)       7928
[04/21 19:56:07    248s] # METAL4           336 ( 12.6%)      2339 ( 87.4%)       2675
[04/21 19:56:07    248s] # METAL5           106 ( 13.7%)       669 ( 86.3%)        775
[04/21 19:56:07    248s] #-----------------------------------------------------------
[04/21 19:56:07    248s] #                25143 ( 32.5%)     52214 ( 67.5%)      77357 
[04/21 19:56:07    248s] #
[04/21 19:56:07    248s] ### track_assign design signature (80): route=215249938
[04/21 19:56:07    248s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.2 GB
[04/21 19:56:07    248s] ### Time Record (Track Assignment) is uninstalled.
[04/21 19:56:07    248s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3238.14 (MB), peak = 3291.55 (MB)
[04/21 19:56:07    248s] #
[04/21 19:56:07    248s] #number of short segments in preferred routing layers
[04/21 19:56:07    248s] #	
[04/21 19:56:07    248s] #	
[04/21 19:56:07    248s] #
[04/21 19:56:07    248s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/21 19:56:07    248s] #Cpu time = 00:00:01
[04/21 19:56:07    248s] #Elapsed time = 00:00:01
[04/21 19:56:07    248s] #Increased memory = 7.03 (MB)
[04/21 19:56:07    248s] #Total memory = 3238.14 (MB)
[04/21 19:56:07    248s] #Peak memory = 3291.55 (MB)
[04/21 19:56:07    248s] ### Time Record (Detail Routing) is installed.
[04/21 19:56:07    248s] ### Time Record (Data Preparation) is installed.
[04/21 19:56:07    248s] ### Time Record (Data Preparation) is uninstalled.
[04/21 19:56:07    248s] ### drc_pitch = 2360 (  2.3600 um) drc_range = 1045 (  1.0450 um) route_pitch = 1290 (  1.2900 um) patch_pitch = 6760 (  6.7600 um) top_route_layer = 6 top_pin_layer = 6
[04/21 19:56:07    248s] #
[04/21 19:56:07    248s] #Start Detail Routing..
[04/21 19:56:07    248s] #start initial detail routing ...
[04/21 19:56:07    248s] ### Design has 0 dirty nets, 20 dirty-areas)
[04/21 19:56:07    249s] # ECO: 1.65% of the total area was rechecked for DRC, and 3.31% required routing.
[04/21 19:56:07    249s] #   number of violations = 0
[04/21 19:56:07    249s] #4 out of 9903 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
[04/21 19:56:07    249s] #0.00% of the total area is being checked for drcs
[04/21 19:56:07    249s] #0.0% of the total area was checked
[04/21 19:56:07    249s] ### Gcell dirty-map stats: routing = 4.33%, drc-check-only = 1.92%, dirty-area = 0.23%
[04/21 19:56:07    249s] #   number of violations = 0
[04/21 19:56:07    249s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3242.60 (MB), peak = 3291.55 (MB)
[04/21 19:56:07    249s] #Complete Detail Routing.
[04/21 19:56:07    249s] #Total wire length = 336507 um.
[04/21 19:56:07    249s] #Total half perimeter of net bounding box = 269853 um.
[04/21 19:56:07    249s] #Total wire length on LAYER METAL1 = 9913 um.
[04/21 19:56:07    249s] #Total wire length on LAYER METAL2 = 97291 um.
[04/21 19:56:07    249s] #Total wire length on LAYER METAL3 = 101270 um.
[04/21 19:56:07    249s] #Total wire length on LAYER METAL4 = 69692 um.
[04/21 19:56:07    249s] #Total wire length on LAYER METAL5 = 42238 um.
[04/21 19:56:07    249s] #Total wire length on LAYER METAL6 = 16104 um.
[04/21 19:56:07    249s] #Total wire length on LAYER METAL7 = 0 um.
[04/21 19:56:07    249s] #Total number of vias = 77360
[04/21 19:56:07    249s] #Total number of multi-cut vias = 52210 ( 67.5%)
[04/21 19:56:07    249s] #Total number of single cut vias = 25150 ( 32.5%)
[04/21 19:56:07    249s] #Up-Via Summary (total 77360):
[04/21 19:56:07    249s] #                   single-cut          multi-cut      Total
[04/21 19:56:07    249s] #-----------------------------------------------------------
[04/21 19:56:07    249s] # METAL1         15553 ( 39.5%)     23850 ( 60.5%)      39403
[04/21 19:56:07    249s] # METAL2          7499 ( 28.2%)     19080 ( 71.8%)      26579
[04/21 19:56:07    249s] # METAL3          1656 ( 20.9%)      6272 ( 79.1%)       7928
[04/21 19:56:07    249s] # METAL4           336 ( 12.6%)      2339 ( 87.4%)       2675
[04/21 19:56:07    249s] # METAL5           106 ( 13.7%)       669 ( 86.3%)        775
[04/21 19:56:07    249s] #-----------------------------------------------------------
[04/21 19:56:07    249s] #                25150 ( 32.5%)     52210 ( 67.5%)      77360 
[04/21 19:56:07    249s] #
[04/21 19:56:07    249s] #Total number of DRC violations = 0
[04/21 19:56:07    249s] ### Time Record (Detail Routing) is uninstalled.
[04/21 19:56:07    249s] #Cpu time = 00:00:00
[04/21 19:56:07    249s] #Elapsed time = 00:00:00
[04/21 19:56:07    249s] #Increased memory = 0.46 (MB)
[04/21 19:56:07    249s] #Total memory = 3238.85 (MB)
[04/21 19:56:07    249s] #Peak memory = 3291.55 (MB)
[04/21 19:56:07    249s] ### Time Record (Antenna Fixing) is installed.
[04/21 19:56:07    249s] #
[04/21 19:56:07    249s] #start routing for process antenna violation fix ...
[04/21 19:56:07    249s] ### Time Record (Data Preparation) is installed.
[04/21 19:56:07    249s] ### Time Record (Data Preparation) is uninstalled.
[04/21 19:56:07    249s] ### drc_pitch = 2360 (  2.3600 um) drc_range = 1045 (  1.0450 um) route_pitch = 1290 (  1.2900 um) patch_pitch = 6760 (  6.7600 um) top_route_layer = 6 top_pin_layer = 6
[04/21 19:56:08    250s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3250.36 (MB), peak = 3291.55 (MB)
[04/21 19:56:08    250s] #
[04/21 19:56:08    250s] #Total wire length = 336507 um.
[04/21 19:56:08    250s] #Total half perimeter of net bounding box = 269853 um.
[04/21 19:56:08    250s] #Total wire length on LAYER METAL1 = 9913 um.
[04/21 19:56:08    250s] #Total wire length on LAYER METAL2 = 97291 um.
[04/21 19:56:08    250s] #Total wire length on LAYER METAL3 = 101270 um.
[04/21 19:56:08    250s] #Total wire length on LAYER METAL4 = 69692 um.
[04/21 19:56:08    250s] #Total wire length on LAYER METAL5 = 42238 um.
[04/21 19:56:08    250s] #Total wire length on LAYER METAL6 = 16104 um.
[04/21 19:56:08    250s] #Total wire length on LAYER METAL7 = 0 um.
[04/21 19:56:08    250s] #Total number of vias = 77360
[04/21 19:56:08    250s] #Total number of multi-cut vias = 52210 ( 67.5%)
[04/21 19:56:08    250s] #Total number of single cut vias = 25150 ( 32.5%)
[04/21 19:56:08    250s] #Up-Via Summary (total 77360):
[04/21 19:56:08    250s] #                   single-cut          multi-cut      Total
[04/21 19:56:08    250s] #-----------------------------------------------------------
[04/21 19:56:08    250s] # METAL1         15553 ( 39.5%)     23850 ( 60.5%)      39403
[04/21 19:56:08    250s] # METAL2          7499 ( 28.2%)     19080 ( 71.8%)      26579
[04/21 19:56:08    250s] # METAL3          1656 ( 20.9%)      6272 ( 79.1%)       7928
[04/21 19:56:08    250s] # METAL4           336 ( 12.6%)      2339 ( 87.4%)       2675
[04/21 19:56:08    250s] # METAL5           106 ( 13.7%)       669 ( 86.3%)        775
[04/21 19:56:08    250s] #-----------------------------------------------------------
[04/21 19:56:08    250s] #                25150 ( 32.5%)     52210 ( 67.5%)      77360 
[04/21 19:56:08    250s] #
[04/21 19:56:08    250s] #Total number of DRC violations = 0
[04/21 19:56:08    250s] #Total number of process antenna violations = 0
[04/21 19:56:08    250s] #Total number of net violated process antenna rule = 0
[04/21 19:56:08    250s] #
[04/21 19:56:09    251s] #
[04/21 19:56:09    251s] #Total wire length = 336507 um.
[04/21 19:56:09    251s] #Total half perimeter of net bounding box = 269853 um.
[04/21 19:56:09    251s] #Total wire length on LAYER METAL1 = 9913 um.
[04/21 19:56:09    251s] #Total wire length on LAYER METAL2 = 97291 um.
[04/21 19:56:09    251s] #Total wire length on LAYER METAL3 = 101270 um.
[04/21 19:56:09    251s] #Total wire length on LAYER METAL4 = 69692 um.
[04/21 19:56:09    251s] #Total wire length on LAYER METAL5 = 42238 um.
[04/21 19:56:09    251s] #Total wire length on LAYER METAL6 = 16104 um.
[04/21 19:56:09    251s] #Total wire length on LAYER METAL7 = 0 um.
[04/21 19:56:09    251s] #Total number of vias = 77360
[04/21 19:56:09    251s] #Total number of multi-cut vias = 52210 ( 67.5%)
[04/21 19:56:09    251s] #Total number of single cut vias = 25150 ( 32.5%)
[04/21 19:56:09    251s] #Up-Via Summary (total 77360):
[04/21 19:56:09    251s] #                   single-cut          multi-cut      Total
[04/21 19:56:09    251s] #-----------------------------------------------------------
[04/21 19:56:09    251s] # METAL1         15553 ( 39.5%)     23850 ( 60.5%)      39403
[04/21 19:56:09    251s] # METAL2          7499 ( 28.2%)     19080 ( 71.8%)      26579
[04/21 19:56:09    251s] # METAL3          1656 ( 20.9%)      6272 ( 79.1%)       7928
[04/21 19:56:09    251s] # METAL4           336 ( 12.6%)      2339 ( 87.4%)       2675
[04/21 19:56:09    251s] # METAL5           106 ( 13.7%)       669 ( 86.3%)        775
[04/21 19:56:09    251s] #-----------------------------------------------------------
[04/21 19:56:09    251s] #                25150 ( 32.5%)     52210 ( 67.5%)      77360 
[04/21 19:56:09    251s] #
[04/21 19:56:09    251s] #Total number of DRC violations = 0
[04/21 19:56:09    251s] #Total number of process antenna violations = 0
[04/21 19:56:09    251s] #Total number of net violated process antenna rule = 0
[04/21 19:56:09    251s] #
[04/21 19:56:09    251s] ### Gcell dirty-map stats: routing = 4.33%, drc-check-only = 1.92%, dirty-area = 0.23%
[04/21 19:56:09    251s] ### Time Record (Antenna Fixing) is uninstalled.
[04/21 19:56:09    251s] #
[04/21 19:56:09    251s] #Start litho Repair
[04/21 19:56:09    251s] ### Time Record (Data Preparation) is installed.
[04/21 19:56:09    251s] ### Time Record (Data Preparation) is uninstalled.
[04/21 19:56:09    251s] ### drc_pitch = 2360 (  2.3600 um) drc_range = 1045 (  1.0450 um) route_pitch = 1290 (  1.2900 um) patch_pitch = 6760 (  6.7600 um) top_route_layer = 6 top_pin_layer = 6
[04/21 19:56:09    251s] #start 1st optimization iteration ...
[04/21 19:56:09    251s] ### Gcell dirty-map stats: routing = 4.33%, drc-check-only = 1.92%, dirty-area = 0.23%
[04/21 19:56:09    251s] #   number of violations = 0
[04/21 19:56:09    251s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3249.97 (MB), peak = 3291.55 (MB)
[04/21 19:56:10    251s] #Complete Detail Routing.
[04/21 19:56:10    251s] #Total wire length = 336507 um.
[04/21 19:56:10    251s] #Total half perimeter of net bounding box = 269853 um.
[04/21 19:56:10    251s] #Total wire length on LAYER METAL1 = 9913 um.
[04/21 19:56:10    251s] #Total wire length on LAYER METAL2 = 97291 um.
[04/21 19:56:10    251s] #Total wire length on LAYER METAL3 = 101270 um.
[04/21 19:56:10    251s] #Total wire length on LAYER METAL4 = 69692 um.
[04/21 19:56:10    251s] #Total wire length on LAYER METAL5 = 42238 um.
[04/21 19:56:10    251s] #Total wire length on LAYER METAL6 = 16104 um.
[04/21 19:56:10    251s] #Total wire length on LAYER METAL7 = 0 um.
[04/21 19:56:10    251s] #Total number of vias = 77360
[04/21 19:56:10    251s] #Total number of multi-cut vias = 52210 ( 67.5%)
[04/21 19:56:10    251s] #Total number of single cut vias = 25150 ( 32.5%)
[04/21 19:56:10    251s] #Up-Via Summary (total 77360):
[04/21 19:56:10    251s] #                   single-cut          multi-cut      Total
[04/21 19:56:10    251s] #-----------------------------------------------------------
[04/21 19:56:10    251s] # METAL1         15553 ( 39.5%)     23850 ( 60.5%)      39403
[04/21 19:56:10    251s] # METAL2          7499 ( 28.2%)     19080 ( 71.8%)      26579
[04/21 19:56:10    251s] # METAL3          1656 ( 20.9%)      6272 ( 79.1%)       7928
[04/21 19:56:10    251s] # METAL4           336 ( 12.6%)      2339 ( 87.4%)       2675
[04/21 19:56:10    251s] # METAL5           106 ( 13.7%)       669 ( 86.3%)        775
[04/21 19:56:10    251s] #-----------------------------------------------------------
[04/21 19:56:10    251s] #                25150 ( 32.5%)     52210 ( 67.5%)      77360 
[04/21 19:56:10    251s] #
[04/21 19:56:10    251s] #Total number of DRC violations = 0
[04/21 19:56:10    251s] #Total number of process antenna violations = 0
[04/21 19:56:10    251s] #Total number of net violated process antenna rule = 0
[04/21 19:56:10    251s] #Complete litho Repair.
[04/21 19:56:10    251s] ### Time Record (Data Preparation) is installed.
[04/21 19:56:10    251s] ### Time Record (Data Preparation) is uninstalled.
[04/21 19:56:10    251s] ### Time Record (Post Route Wire Spreading) is installed.
[04/21 19:56:10    251s] ### drc_pitch = 2360 (  2.3600 um) drc_range = 1045 (  1.0450 um) route_pitch = 1290 (  1.2900 um) patch_pitch = 6760 (  6.7600 um) top_route_layer = 6 top_pin_layer = 6
[04/21 19:56:10    251s] #
[04/21 19:56:10    251s] #Start Post Route wire spreading..
[04/21 19:56:10    251s] ### Time Record (Data Preparation) is installed.
[04/21 19:56:10    251s] ### Time Record (Data Preparation) is uninstalled.
[04/21 19:56:10    251s] #
[04/21 19:56:10    251s] #Start data preparation for wire spreading...
[04/21 19:56:10    251s] #
[04/21 19:56:10    251s] #Data preparation is done on Mon Apr 21 19:56:10 2025
[04/21 19:56:10    251s] #
[04/21 19:56:10    251s] ### track-assign engine-init starts on Mon Apr 21 19:56:10 2025 with memory = 3249.97 (MB), peak = 3291.55 (MB)
[04/21 19:56:10    251s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.2 GB
[04/21 19:56:10    251s] #
[04/21 19:56:10    251s] #Start Post Route Wire Spread.
[04/21 19:56:10    252s] #Done with 322 horizontal wires in 5 hboxes and 347 vertical wires in 5 hboxes.
[04/21 19:56:10    252s] #Complete Post Route Wire Spread.
[04/21 19:56:10    252s] #
[04/21 19:56:10    252s] #Total wire length = 336712 um.
[04/21 19:56:10    252s] #Total half perimeter of net bounding box = 269853 um.
[04/21 19:56:10    252s] #Total wire length on LAYER METAL1 = 9918 um.
[04/21 19:56:10    252s] #Total wire length on LAYER METAL2 = 97312 um.
[04/21 19:56:10    252s] #Total wire length on LAYER METAL3 = 101317 um.
[04/21 19:56:10    252s] #Total wire length on LAYER METAL4 = 69771 um.
[04/21 19:56:10    252s] #Total wire length on LAYER METAL5 = 42273 um.
[04/21 19:56:10    252s] #Total wire length on LAYER METAL6 = 16122 um.
[04/21 19:56:10    252s] #Total wire length on LAYER METAL7 = 0 um.
[04/21 19:56:10    252s] #Total number of vias = 77360
[04/21 19:56:10    252s] #Total number of multi-cut vias = 52210 ( 67.5%)
[04/21 19:56:10    252s] #Total number of single cut vias = 25150 ( 32.5%)
[04/21 19:56:10    252s] #Up-Via Summary (total 77360):
[04/21 19:56:10    252s] #                   single-cut          multi-cut      Total
[04/21 19:56:10    252s] #-----------------------------------------------------------
[04/21 19:56:10    252s] # METAL1         15553 ( 39.5%)     23850 ( 60.5%)      39403
[04/21 19:56:10    252s] # METAL2          7499 ( 28.2%)     19080 ( 71.8%)      26579
[04/21 19:56:10    252s] # METAL3          1656 ( 20.9%)      6272 ( 79.1%)       7928
[04/21 19:56:10    252s] # METAL4           336 ( 12.6%)      2339 ( 87.4%)       2675
[04/21 19:56:10    252s] # METAL5           106 ( 13.7%)       669 ( 86.3%)        775
[04/21 19:56:10    252s] #-----------------------------------------------------------
[04/21 19:56:10    252s] #                25150 ( 32.5%)     52210 ( 67.5%)      77360 
[04/21 19:56:10    252s] #
[04/21 19:56:11    252s] #   number of violations = 0
[04/21 19:56:11    252s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3249.85 (MB), peak = 3291.55 (MB)
[04/21 19:56:11    252s] #CELL_VIEW ATmega328pb,init has no DRC violation.
[04/21 19:56:11    252s] #Total number of DRC violations = 0
[04/21 19:56:11    252s] #Total number of process antenna violations = 0
[04/21 19:56:11    252s] #Total number of net violated process antenna rule = 0
[04/21 19:56:11    252s] #Post Route wire spread is done.
[04/21 19:56:11    252s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[04/21 19:56:11    252s] #Total wire length = 336712 um.
[04/21 19:56:11    252s] #Total half perimeter of net bounding box = 269853 um.
[04/21 19:56:11    252s] #Total wire length on LAYER METAL1 = 9918 um.
[04/21 19:56:11    252s] #Total wire length on LAYER METAL2 = 97312 um.
[04/21 19:56:11    252s] #Total wire length on LAYER METAL3 = 101317 um.
[04/21 19:56:11    252s] #Total wire length on LAYER METAL4 = 69771 um.
[04/21 19:56:11    252s] #Total wire length on LAYER METAL5 = 42273 um.
[04/21 19:56:11    252s] #Total wire length on LAYER METAL6 = 16122 um.
[04/21 19:56:11    252s] #Total wire length on LAYER METAL7 = 0 um.
[04/21 19:56:11    252s] #Total number of vias = 77360
[04/21 19:56:11    252s] #Total number of multi-cut vias = 52210 ( 67.5%)
[04/21 19:56:11    252s] #Total number of single cut vias = 25150 ( 32.5%)
[04/21 19:56:11    252s] #Up-Via Summary (total 77360):
[04/21 19:56:11    252s] #                   single-cut          multi-cut      Total
[04/21 19:56:11    252s] #-----------------------------------------------------------
[04/21 19:56:11    252s] # METAL1         15553 ( 39.5%)     23850 ( 60.5%)      39403
[04/21 19:56:11    252s] # METAL2          7499 ( 28.2%)     19080 ( 71.8%)      26579
[04/21 19:56:11    252s] # METAL3          1656 ( 20.9%)      6272 ( 79.1%)       7928
[04/21 19:56:11    252s] # METAL4           336 ( 12.6%)      2339 ( 87.4%)       2675
[04/21 19:56:11    252s] # METAL5           106 ( 13.7%)       669 ( 86.3%)        775
[04/21 19:56:11    252s] #-----------------------------------------------------------
[04/21 19:56:11    252s] #                25150 ( 32.5%)     52210 ( 67.5%)      77360 
[04/21 19:56:11    252s] #
[04/21 19:56:11    252s] #detailRoute Statistics:
[04/21 19:56:11    252s] #Cpu time = 00:00:04
[04/21 19:56:11    252s] #Elapsed time = 00:00:04
[04/21 19:56:11    252s] #Increased memory = 11.71 (MB)
[04/21 19:56:11    252s] #Total memory = 3249.85 (MB)
[04/21 19:56:11    252s] #Peak memory = 3291.55 (MB)
[04/21 19:56:11    252s] ### global_detail_route design signature (95): route=1963944091 flt_obj=0 vio=1905142130 shield_wire=1
[04/21 19:56:11    252s] ### Time Record (DB Export) is installed.
[04/21 19:56:11    252s] ### export design design signature (96): route=1963944091 fixed_route=1194649847 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1524498562 dirty_area=0 del_dirty_area=0 cell=1839228568 placement=816651174 pin_access=1639676588 inst_pattern=1 inst_orient=1 via=1510365010 routing_via=859507904 timing=1194649847 sns=1194649847
[04/21 19:56:11    252s] ### Time Record (DB Export) is uninstalled.
[04/21 19:56:11    252s] ### Time Record (Post Callback) is installed.
[04/21 19:56:11    252s] ### Time Record (Post Callback) is uninstalled.
[04/21 19:56:11    252s] #
[04/21 19:56:11    252s] #globalDetailRoute statistics:
[04/21 19:56:11    252s] #Cpu time = 00:00:05
[04/21 19:56:11    252s] #Elapsed time = 00:00:05
[04/21 19:56:11    252s] #Increased memory = -74.75 (MB)
[04/21 19:56:11    252s] #Total memory = 3167.45 (MB)
[04/21 19:56:11    252s] #Peak memory = 3291.55 (MB)
[04/21 19:56:11    252s] #Number of warnings = 21
[04/21 19:56:11    252s] #Total number of warnings = 112
[04/21 19:56:11    252s] #Number of fails = 0
[04/21 19:56:11    252s] #Total number of fails = 0
[04/21 19:56:11    252s] #Complete globalDetailRoute on Mon Apr 21 19:56:11 2025
[04/21 19:56:11    252s] #
[04/21 19:56:11    252s] ### import design signature (97): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1639676588 inst_pattern=1 inst_orient=1 via=1510365010 routing_via=859507904 timing=1 sns=1
[04/21 19:56:11    252s] ### Time Record (globalDetailRoute) is uninstalled.
[04/21 19:56:11    252s] #
[04/21 19:56:11    252s] #  Scalability Statistics
[04/21 19:56:11    252s] #
[04/21 19:56:11    252s] #----------------------------+---------+-------------+------------+
[04/21 19:56:11    252s] #  globalDetailRoute         | cpu time| elapsed time| scalability|
[04/21 19:56:11    252s] #----------------------------+---------+-------------+------------+
[04/21 19:56:11    252s] #  Pre Callback              | 00:00:00|     00:00:00|         1.0|
[04/21 19:56:11    252s] #  Post Callback             | 00:00:00|     00:00:00|         1.0|
[04/21 19:56:11    252s] #  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
[04/21 19:56:11    252s] #  DB Import                 | 00:00:00|     00:00:00|         1.0|
[04/21 19:56:11    252s] #  DB Export                 | 00:00:00|     00:00:00|         1.0|
[04/21 19:56:11    252s] #  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
[04/21 19:56:11    252s] #  Data Preparation          | 00:00:00|     00:00:00|         1.0|
[04/21 19:56:11    252s] #  Global Routing            | 00:00:00|     00:00:00|         1.0|
[04/21 19:56:11    252s] #  Track Assignment          | 00:00:00|     00:00:00|         1.0|
[04/21 19:56:11    252s] #  Detail Routing            | 00:00:00|     00:00:00|         1.0|
[04/21 19:56:11    252s] #  Antenna Fixing            | 00:00:02|     00:00:02|         1.0|
[04/21 19:56:11    252s] #  Post Route Wire Spreading | 00:00:01|     00:00:01|         1.0|
[04/21 19:56:11    252s] #  Entire Command            | 00:00:05|     00:00:05|         1.0|
[04/21 19:56:11    252s] #----------------------------+---------+-------------+------------+
[04/21 19:56:11    252s] #
[04/21 19:56:11    252s] *** EcoRoute #1 [finish] (route_opt_design #1) : cpu/real = 0:00:05.4/0:00:05.4 (1.0), totSession cpu/real = 0:04:13.0/0:06:35.0 (0.6), mem = 3605.3M
[04/21 19:56:11    252s] 
[04/21 19:56:11    252s] =============================================================================================
[04/21 19:56:11    252s]  Step TAT Report : EcoRoute #1 / route_opt_design #1                            23.30-p003_1
[04/21 19:56:11    252s] =============================================================================================
[04/21 19:56:11    252s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:56:11    252s] ---------------------------------------------------------------------------------------------
[04/21 19:56:11    252s] [ GlobalRoute            ]      1   0:00:00.3  (   6.4 % )     0:00:00.3 /  0:00:00.3    1.0
[04/21 19:56:11    252s] [ DetailRoute            ]      1   0:00:00.4  (   8.3 % )     0:00:00.4 /  0:00:00.4    1.0
[04/21 19:56:11    252s] [ MISC                   ]          0:00:04.6  (  85.3 % )     0:00:04.6 /  0:00:04.6    1.0
[04/21 19:56:11    252s] ---------------------------------------------------------------------------------------------
[04/21 19:56:11    252s]  EcoRoute #1 TOTAL                  0:00:05.4  ( 100.0 % )     0:00:05.4 /  0:00:05.4    1.0
[04/21 19:56:11    252s] ---------------------------------------------------------------------------------------------
[04/21 19:56:11    252s] 
[04/21 19:56:11    252s] **optDesign ... cpu = 0:00:31, real = 0:00:32, mem = 3165.5M, totSessionCpu=0:04:13 **
[04/21 19:56:11    252s] New Signature Flow (restoreNanoRouteOptions) ....
[04/21 19:56:11    252s] Begin: Collecting metrics
[04/21 19:56:11    253s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |     0.206 |    0.000 |           |        0 |       70.12 | 0:00:01  |        3602 |    0 |   0 |
| ccopt_pro         |           |          |           |          |             | 0:00:01  |        3655 |      |     |
| drv_eco_fixing    |     0.206 |    0.206 |         0 |        0 |       70.12 | 0:00:02  |        3667 |    1 |   0 |
| initial_summary_2 |     0.206 |    0.206 |           |        0 |       70.12 | 0:00:08  |        3688 |    0 |   0 |
| hold_fixing       |           |    0.020 |           |        0 |       70.14 | 0:00:02  |        3688 |      |     |
| harden_opt_fixing |           |          |           |          |             | 0:00:01  |        3698 |      |     |
| route_type_fixing |           |          |           |          |             | 0:00:00  |        3667 |      |     |
| pre_route_summary |     0.020 |    0.020 |           |        0 |       70.14 | 0:00:00  |        3683 |    0 |   0 |
| eco_route         |           |          |           |          |             | 0:00:06  |        3589 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[04/21 19:56:11    253s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3230.7M, current mem=3165.5M)

[04/21 19:56:11    253s] End: Collecting metrics
[04/21 19:56:11    253s] **INFO: flowCheckPoint #8 PostEcoSummary
[04/21 19:56:11    253s] Extraction called for design 'ATmega328pb' of instances=9903 and nets=10599 using extraction engine 'postRoute' at effort level 'low' .
[04/21 19:56:11    253s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/21 19:56:11    253s] Type 'man IMPEXT-3530' for more detail.
[04/21 19:56:11    253s] PostRoute (effortLevel low) RC Extraction called for design ATmega328pb.
[04/21 19:56:11    253s] RC Extraction called in multi-corner(2) mode.
[04/21 19:56:11    253s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/21 19:56:11    253s] Type 'man IMPEXT-6197' for more detail.
[04/21 19:56:11    253s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[04/21 19:56:11    253s] * Layer Id             : 1 - M1
[04/21 19:56:11    253s]       Thickness        : 0.26
[04/21 19:56:11    253s]       Min Width        : 0.16
[04/21 19:56:11    253s]       Layer Dielectric : 4.1
[04/21 19:56:11    253s] * Layer Id             : 2 - M2
[04/21 19:56:11    253s]       Thickness        : 0.385
[04/21 19:56:11    253s]       Min Width        : 0.2
[04/21 19:56:11    253s]       Layer Dielectric : 4.1
[04/21 19:56:11    253s] * Layer Id             : 3 - M3
[04/21 19:56:11    253s]       Thickness        : 0.385
[04/21 19:56:11    253s]       Min Width        : 0.2
[04/21 19:56:11    253s]       Layer Dielectric : 4.1
[04/21 19:56:11    253s] * Layer Id             : 4 - M4
[04/21 19:56:11    253s]       Thickness        : 0.385
[04/21 19:56:11    253s]       Min Width        : 0.2
[04/21 19:56:11    253s]       Layer Dielectric : 4.1
[04/21 19:56:11    253s] * Layer Id             : 5 - M5
[04/21 19:56:11    253s]       Thickness        : 0.385
[04/21 19:56:11    253s]       Min Width        : 0.2
[04/21 19:56:11    253s]       Layer Dielectric : 4.1
[04/21 19:56:11    253s] * Layer Id             : 6 - M6
[04/21 19:56:11    253s]       Thickness        : 0.385
[04/21 19:56:11    253s]       Min Width        : 0.2
[04/21 19:56:11    253s]       Layer Dielectric : 4.1
[04/21 19:56:11    253s] * Layer Id             : 7 - M7
[04/21 19:56:11    253s]       Thickness        : 0.9
[04/21 19:56:11    253s]       Min Width        : 0.42
[04/21 19:56:11    253s]       Layer Dielectric : 4.1
[04/21 19:56:11    253s] extractDetailRC Option : -outfile /nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/ATmega328pb_2911417_tNwU4i.rcdb.d -maxResLength 200  -basic
[04/21 19:56:11    253s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[04/21 19:56:11    253s]       RC Corner Indexes            0       1   
[04/21 19:56:11    253s] Capacitance Scaling Factor   : 0.96023 0.96023 
[04/21 19:56:11    253s] Coupling Cap. Scaling Factor : 1.22327 1.22327 
[04/21 19:56:11    253s] Resistance Scaling Factor    : 1.34236 1.34236 
[04/21 19:56:11    253s] Clock Cap. Scaling Factor    : 0.96912 0.96912 
[04/21 19:56:11    253s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[04/21 19:56:11    253s] Shrink Factor                : 1.00000
[04/21 19:56:11    253s] eee: RC Grid memory allocated = 16464 (14 X 14 X 7 X 12b)
[04/21 19:56:11    253s] eee: pegSigSF=1.070000
[04/21 19:56:11    253s] Initializing multi-corner resistance tables ...
[04/21 19:56:11    253s] eee: Grid unit RC data computation started
[04/21 19:56:11    253s] eee: Grid unit RC data computation completed
[04/21 19:56:11    253s] eee: l=1 avDens=0.138256 usedTrk=1869.220764 availTrk=13520.000000 sigTrk=1869.220764
[04/21 19:56:11    253s] eee: l=2 avDens=0.225021 usedTrk=3006.279452 availTrk=13360.000000 sigTrk=3006.279452
[04/21 19:56:11    253s] eee: l=3 avDens=0.234303 usedTrk=3130.290818 availTrk=13360.000000 sigTrk=3130.290818
[04/21 19:56:11    253s] eee: l=4 avDens=0.171079 usedTrk=2135.066526 availTrk=12480.000000 sigTrk=2135.066526
[04/21 19:56:11    253s] eee: l=5 avDens=0.110818 usedTrk=1276.618804 availTrk=11520.000000 sigTrk=1276.618804
[04/21 19:56:11    253s] eee: l=6 avDens=0.069762 usedTrk=619.486187 availTrk=8880.000000 sigTrk=619.486187
[04/21 19:56:11    253s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/21 19:56:11    253s] eee: LAM-FP: thresh=1 ; dimX=1035.000000 ; dimY=1016.000000 ; multX=1.000000 ; multY=1.000000 ; minP=410 ; fpMult=1.000000 ;
[04/21 19:56:11    253s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.286353 uaWl=1.000000 uaWlH=0.385500 aWlH=0.000000 lMod=0 pMax=0.865800 pMod=80 pModAss=50 wcR=0.600000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.500000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[04/21 19:56:11    253s] eee: NetCapCache creation started. (Current Mem: 3589.320M) 
[04/21 19:56:11    253s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3589.320M) 
[04/21 19:56:11    253s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(424.350000, 416.560000)], Layers = [f(7) b(0)], Grid size = 32.800000 um, Grid Dim = (13 X 13)
[04/21 19:56:11    253s] eee: Metal Layers Info:
[04/21 19:56:11    253s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:56:11    253s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[04/21 19:56:11    253s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:56:11    253s] eee: |   METAL1 |   1 |   0.160 |   0.170 |   0.410 |  0.000 |   0.83 | H | 0 |  1 |
[04/21 19:56:11    253s] eee: |   METAL2 |   2 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:56:11    253s] eee: |   METAL3 |   3 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:56:11    253s] eee: |   METAL4 |   4 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:56:11    253s] eee: |   METAL5 |   5 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:56:11    253s] eee: |   METAL6 |   6 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:56:11    253s] eee: |   METAL7 |   7 |   0.420 |   0.420 |   1.025 |  0.000 |   0.06 | H | 0 |  1 |
[04/21 19:56:11    253s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:56:11    253s] eee: uC/uR for corner rc_worst, min-width/min-spacing, 30 perc over/under densities.
[04/21 19:56:11    253s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3589.3M)
[04/21 19:56:11    253s] Creating parasitic data file '/nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/ATmega328pb_2911417_tNwU4i.rcdb.d' for storing RC.
[04/21 19:56:11    253s] Extracted 10.0011% (CPU Time= 0:00:00.1  MEM= 3649.3M)
[04/21 19:56:11    253s] Extracted 20.0014% (CPU Time= 0:00:00.2  MEM= 3649.3M)
[04/21 19:56:11    253s] Extracted 30.0017% (CPU Time= 0:00:00.2  MEM= 3649.3M)
[04/21 19:56:11    253s] Extracted 40.001% (CPU Time= 0:00:00.2  MEM= 3649.3M)
[04/21 19:56:11    253s] Extracted 50.0013% (CPU Time= 0:00:00.2  MEM= 3649.3M)
[04/21 19:56:11    253s] Extracted 60.0016% (CPU Time= 0:00:00.3  MEM= 3649.3M)
[04/21 19:56:11    253s] Extracted 70.001% (CPU Time= 0:00:00.3  MEM= 3649.3M)
[04/21 19:56:11    253s] Extracted 80.0012% (CPU Time= 0:00:00.3  MEM= 3649.3M)
[04/21 19:56:11    253s] Extracted 90.0015% (CPU Time= 0:00:00.4  MEM= 3653.3M)
[04/21 19:56:12    253s] Extracted 100% (CPU Time= 0:00:00.5  MEM= 3653.3M)
[04/21 19:56:12    253s] eee: RC Grid memory freed = 16464 (14 X 14 X 7 X 12b)
[04/21 19:56:12    253s] Number of Extracted Resistors     : 199145
[04/21 19:56:12    253s] Number of Extracted Ground Cap.   : 201444
[04/21 19:56:12    253s] Number of Extracted Coupling Cap. : 452372
[04/21 19:56:12    253s] Opening parasitic data file '/nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/ATmega328pb_2911417_tNwU4i.rcdb.d' for reading (mem: 3629.320M)
[04/21 19:56:12    253s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[04/21 19:56:12    253s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3629.3M)
[04/21 19:56:12    253s] Creating parasitic data file '/nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/ATmega328pb_2911417_tNwU4i.rcdb_Filter.rcdb.d' for storing RC.
[04/21 19:56:12    253s] Closing parasitic data file '/nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/ATmega328pb_2911417_tNwU4i.rcdb.d': 10019 access done (mem: 3637.320M)
[04/21 19:56:12    253s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3637.320M)
[04/21 19:56:12    253s] Opening parasitic data file '/nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/ATmega328pb_2911417_tNwU4i.rcdb.d' for reading (mem: 3637.320M)
[04/21 19:56:12    253s] processing rcdb (/nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/ATmega328pb_2911417_tNwU4i.rcdb.d) for hinst (top) of cell (ATmega328pb);
[04/21 19:56:12    253s] Closing parasitic data file '/nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/ATmega328pb_2911417_tNwU4i.rcdb.d': 0 access done (mem: 3637.320M)
[04/21 19:56:12    253s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=3637.320M)
[04/21 19:56:12    253s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 3637.320M)
[04/21 19:56:12    253s] **optDesign ... cpu = 0:00:32, real = 0:00:33, mem = 3170.3M, totSessionCpu=0:04:14 **
[04/21 19:56:12    253s] Starting delay calculation for Setup views
[04/21 19:56:12    253s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/21 19:56:12    253s] AAE_INFO: resetNetProps viewIdx 0 
[04/21 19:56:12    253s] Starting SI iteration 1 using Infinite Timing Windows
[04/21 19:56:12    253s] #################################################################################
[04/21 19:56:12    253s] # Design Stage: PostRoute
[04/21 19:56:12    253s] # Design Name: ATmega328pb
[04/21 19:56:12    253s] # Design Mode: 90nm
[04/21 19:56:12    253s] # Analysis Mode: MMMC OCV 
[04/21 19:56:12    253s] # Parasitics Mode: SPEF/RCDB 
[04/21 19:56:12    253s] # Signoff Settings: SI On 
[04/21 19:56:12    253s] #################################################################################
[04/21 19:56:12    254s] AAE_INFO: 1 threads acquired from CTE.
[04/21 19:56:12    254s] Setting infinite Tws ...
[04/21 19:56:12    254s] First Iteration Infinite Tw... 
[04/21 19:56:12    254s] Calculate early delays in OCV mode...
[04/21 19:56:12    254s] Calculate late delays in OCV mode...
[04/21 19:56:12    254s] Topological Sorting (REAL = 0:00:00.0, MEM = 3628.9M, InitMEM = 3628.9M)
[04/21 19:56:12    254s] Start delay calculation (fullDC) (1 T). (MEM=3177.75)
[04/21 19:56:12    254s] eee: RC Grid memory allocated = 16464 (14 X 14 X 7 X 12b)
[04/21 19:56:12    254s] eee: pegSigSF=1.070000
[04/21 19:56:12    254s] Initializing multi-corner resistance tables ...
[04/21 19:56:12    254s] eee: Grid unit RC data computation started
[04/21 19:56:12    254s] eee: Grid unit RC data computation completed
[04/21 19:56:12    254s] eee: l=1 avDens=0.138256 usedTrk=1869.220764 availTrk=13520.000000 sigTrk=1869.220764
[04/21 19:56:12    254s] eee: l=2 avDens=0.225021 usedTrk=3006.279452 availTrk=13360.000000 sigTrk=3006.279452
[04/21 19:56:12    254s] eee: l=3 avDens=0.234303 usedTrk=3130.290818 availTrk=13360.000000 sigTrk=3130.290818
[04/21 19:56:12    254s] eee: l=4 avDens=0.171079 usedTrk=2135.066526 availTrk=12480.000000 sigTrk=2135.066526
[04/21 19:56:12    254s] eee: l=5 avDens=0.110818 usedTrk=1276.618804 availTrk=11520.000000 sigTrk=1276.618804
[04/21 19:56:12    254s] eee: l=6 avDens=0.069762 usedTrk=619.486187 availTrk=8880.000000 sigTrk=619.486187
[04/21 19:56:12    254s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/21 19:56:12    254s] eee: LAM-FP: thresh=1 ; dimX=1035.000000 ; dimY=1016.000000 ; multX=1.000000 ; multY=1.000000 ; minP=410 ; fpMult=1.000000 ;
[04/21 19:56:12    254s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.286353 uaWl=1.000000 uaWlH=0.385500 aWlH=0.000000 lMod=0 pMax=0.865800 pMod=80 pModAss=50 wcR=0.600000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.500000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[04/21 19:56:12    254s] eee: NetCapCache creation started. (Current Mem: 3628.922M) 
[04/21 19:56:12    254s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3628.922M) 
[04/21 19:56:12    254s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(424.350000, 416.560000)], Layers = [f(7) b(0)], Grid size = 32.800000 um, Grid Dim = (13 X 13)
[04/21 19:56:12    254s] eee: Metal Layers Info:
[04/21 19:56:12    254s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:56:12    254s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[04/21 19:56:12    254s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:56:12    254s] eee: |   METAL1 |   1 |   0.160 |   0.170 |   0.410 |  0.000 |   0.83 | H | 0 |  1 |
[04/21 19:56:12    254s] eee: |   METAL2 |   2 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:56:12    254s] eee: |   METAL3 |   3 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:56:12    254s] eee: |   METAL4 |   4 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:56:12    254s] eee: |   METAL5 |   5 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:56:12    254s] eee: |   METAL6 |   6 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:56:12    254s] eee: |   METAL7 |   7 |   0.420 |   0.420 |   1.025 |  0.000 |   0.06 | H | 0 |  1 |
[04/21 19:56:12    254s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:56:12    254s] eee: uC/uR for corner rc_worst, min-width/min-spacing, 30 perc over/under densities.
[04/21 19:56:12    254s] End AAE Lib Interpolated Model. (MEM=3628.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:56:12    254s] Opening parasitic data file '/nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/ATmega328pb_2911417_tNwU4i.rcdb.d' for reading (mem: 3628.922M)
[04/21 19:56:12    254s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3628.9M)
[04/21 19:56:14    256s] Total number of fetched objects 10051
[04/21 19:56:14    256s] AAE_INFO-618: Total number of nets in the design is 10599,  96.4 percent of the nets selected for SI analysis
[04/21 19:56:14    256s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:56:14    256s] End delay calculation. (MEM=3195.22 CPU=0:00:01.6 REAL=0:00:02.0)
[04/21 19:56:14    256s] End delay calculation (fullDC). (MEM=3195.22 CPU=0:00:01.8 REAL=0:00:02.0)
[04/21 19:56:14    256s] Save waveform /nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/.AAE_p5NBYo/.AAE_2911417/waveform.data...
[04/21 19:56:14    256s] *** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 3654.6M) ***
[04/21 19:56:14    256s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3678.6M)
[04/21 19:56:14    256s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/21 19:56:14    256s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3678.6M)
[04/21 19:56:14    256s] Starting SI iteration 2
[04/21 19:56:14    256s] Calculate early delays in OCV mode...
[04/21 19:56:14    256s] Calculate late delays in OCV mode...
[04/21 19:56:14    256s] Start delay calculation (fullDC) (1 T). (MEM=3198.84)
[04/21 19:56:14    256s] End AAE Lib Interpolated Model. (MEM=3610.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:56:14    256s] Glitch Analysis: View view_ss_v1p08_125c -- Total Number of Nets Skipped = 0. 
[04/21 19:56:14    256s] Glitch Analysis: View view_ss_v1p08_125c -- Total Number of Nets Analyzed = 10051. 
[04/21 19:56:14    256s] Total number of fetched objects 10051
[04/21 19:56:14    256s] AAE_INFO-618: Total number of nets in the design is 10599,  0.4 percent of the nets selected for SI analysis
[04/21 19:56:14    256s] End delay calculation. (MEM=3205.74 CPU=0:00:00.0 REAL=0:00:00.0)
[04/21 19:56:14    256s] End delay calculation (fullDC). (MEM=3205.74 CPU=0:00:00.1 REAL=0:00:00.0)
[04/21 19:56:14    256s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3662.0M) ***
[04/21 19:56:15    257s] *** Done Building Timing Graph (cpu=0:00:03.2 real=0:00:03.0 totSessionCpu=0:04:17 mem=3686.0M)
[04/21 19:56:15    257s] End AAE Lib Interpolated Model. (MEM=3685.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:56:15    257s] ** INFO: Initializing Glitch Interface
[04/21 19:56:15    257s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3686.0M, EPOCH TIME: 1745240175.431216
[04/21 19:56:15    257s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:15    257s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:15    257s] 
[04/21 19:56:15    257s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:56:15    257s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:56:15    257s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.008, MEM:3686.0M, EPOCH TIME: 1745240175.438887
[04/21 19:56:15    257s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:56:15    257s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:15    257s] ** INFO: Initializing Glitch Interface
[04/21 19:56:15    257s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_ss_v1p08_125c 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.164  |  0.488  |  0.164  | 12.586  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  3958   |  2134   |    1    |  3174   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.142%
------------------------------------------------------------------

[04/21 19:56:15    257s] **optDesign ... cpu = 0:00:36, real = 0:00:36, mem = 3200.0M, totSessionCpu=0:04:17 **
[04/21 19:56:15    257s] Begin: Collecting metrics
[04/21 19:56:15    257s] 
 ---------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary    |     0.206 |    0.000 |           |        0 |       70.12 | 0:00:01  |        3602 |    0 |   0 |
| ccopt_pro          |           |          |           |          |             | 0:00:01  |        3655 |      |     |
| drv_eco_fixing     |     0.206 |    0.206 |         0 |        0 |       70.12 | 0:00:02  |        3667 |    1 |   0 |
| initial_summary_2  |     0.206 |    0.206 |           |        0 |       70.12 | 0:00:08  |        3688 |    0 |   0 |
| hold_fixing        |           |    0.020 |           |        0 |       70.14 | 0:00:02  |        3688 |      |     |
| harden_opt_fixing  |           |          |           |          |             | 0:00:01  |        3698 |      |     |
| route_type_fixing  |           |          |           |          |             | 0:00:00  |        3667 |      |     |
| pre_route_summary  |     0.020 |    0.020 |           |        0 |       70.14 | 0:00:00  |        3683 |    0 |   0 |
| eco_route          |           |          |           |          |             | 0:00:06  |        3589 |      |     |
| post_route_summary |     0.164 |    0.164 |           |        0 |       70.14 | 0:00:03  |        3652 |    0 |   0 |
 ---------------------------------------------------------------------------------------------------------------------- 
[04/21 19:56:15    257s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3200.0M, current mem=3200.0M)

[04/21 19:56:15    257s] End: Collecting metrics
[04/21 19:56:15    257s] Executing marking Critical Nets1
[04/21 19:56:15    257s] ** INFO: Initializing Glitch Interface
[04/21 19:56:15    257s] ** INFO: Initializing Glitch Cache
[04/21 19:56:15    257s] **INFO: flowCheckPoint #9 OptimizationRecovery
[04/21 19:56:15    257s] *** Timing Is met
[04/21 19:56:15    257s] *** Check timing (0:00:00.0)
[04/21 19:56:15    257s] Running postRoute recovery in postEcoRoute mode
[04/21 19:56:15    257s] **optDesign ... cpu = 0:00:36, real = 0:00:36, mem = 3200.0M, totSessionCpu=0:04:17 **
[04/21 19:56:15    257s] ** INFO: Initializing Glitch Interface
[04/21 19:56:15    257s]   Timing/DRV Snapshot: (TGT)
[04/21 19:56:15    257s]      Weighted WNS: 0.000
[04/21 19:56:15    257s]       All  PG WNS: 0.000
[04/21 19:56:15    257s]       High PG WNS: 0.000
[04/21 19:56:15    257s]       All  PG TNS: 0.000
[04/21 19:56:15    257s]       High PG TNS: 0.000
[04/21 19:56:15    257s]       Low  PG TNS: 0.000
[04/21 19:56:15    257s]          Tran DRV: 0 (1)
[04/21 19:56:15    257s]           Cap DRV: 0 (0)
[04/21 19:56:15    257s]        Fanout DRV: 0 (0)
[04/21 19:56:15    257s]            Glitch: 0 (0)
[04/21 19:56:15    257s]    Category Slack: { [L, 0.164] [H, 0.164] [H, 0.488] }
[04/21 19:56:15    257s] 
[04/21 19:56:15    257s] **INFO: Skipping setup slack recovery as it is disabled
[04/21 19:56:15    257s] Checking DRV degradation...
[04/21 19:56:15    257s] 
[04/21 19:56:15    257s] Recovery Manager:
[04/21 19:56:15    257s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/21 19:56:15    257s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/21 19:56:15    257s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/21 19:56:15    257s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[04/21 19:56:15    257s] 
[04/21 19:56:15    257s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[04/21 19:56:15    257s] ** INFO Cleaning up Glitch Interface
[04/21 19:56:15    257s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3652.38M, totSessionCpu=0:04:17).
[04/21 19:56:15    257s] **optDesign ... cpu = 0:00:36, real = 0:00:36, mem = 3200.0M, totSessionCpu=0:04:17 **
[04/21 19:56:15    257s] 
[04/21 19:56:15    257s] Latch borrow mode reset to max_borrow
[04/21 19:56:16    257s] 
[04/21 19:56:16    257s] Optimization is working on the following views:
[04/21 19:56:16    257s]   Setup views: view_ss_v1p08_125c 
[04/21 19:56:16    257s]   Hold  views:  view_ff_v1p32
[04/21 19:56:16    258s] **INFO: flowCheckPoint #10 FinalSummary
[04/21 19:56:16    258s] OPTC: user 20.0
[04/21 19:56:16    258s] Reported timing to dir ./timingReports
[04/21 19:56:16    258s] **optDesign ... cpu = 0:00:37, real = 0:00:37, mem = 3199.6M, totSessionCpu=0:04:18 **
[04/21 19:56:16    258s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3628.4M, EPOCH TIME: 1745240176.433753
[04/21 19:56:16    258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:16    258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:16    258s] 
[04/21 19:56:16    258s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:56:16    258s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:56:16    258s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.008, MEM:3628.4M, EPOCH TIME: 1745240176.441646
[04/21 19:56:16    258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:56:16    258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:16    258s] Saving timing graph ...
[04/21 19:56:16    258s] TG backup dir: /nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/opt_timing_graph_QNrcny
[04/21 19:56:16    258s] Disk Usage:
[04/21 19:56:16    258s] Filesystem     1K-blocks      Used Available Use% Mounted on
[04/21 19:56:16    258s] /dev/nvme1n1   976285652 904764896  71520756  93% /nfs
[04/21 19:56:16    258s] Done save timing graph
[04/21 19:56:16    258s] Disk Usage:
[04/21 19:56:16    258s] Filesystem     1K-blocks      Used Available Use% Mounted on
[04/21 19:56:16    258s] /dev/nvme1n1   976285652 904769692  71515960  93% /nfs
[04/21 19:56:16    258s] 
[04/21 19:56:16    258s] TimeStamp Deleting Cell Server Begin ...
[04/21 19:56:16    258s] 
[04/21 19:56:16    258s] TimeStamp Deleting Cell Server End ...
[04/21 19:56:17    258s] Starting delay calculation for Hold views
[04/21 19:56:17    258s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/21 19:56:17    258s] AAE_INFO: resetNetProps viewIdx 1 
[04/21 19:56:17    258s] Starting SI iteration 1 using Infinite Timing Windows
[04/21 19:56:17    258s] #################################################################################
[04/21 19:56:17    258s] # Design Stage: PostRoute
[04/21 19:56:17    258s] # Design Name: ATmega328pb
[04/21 19:56:17    258s] # Design Mode: 90nm
[04/21 19:56:17    258s] # Analysis Mode: MMMC OCV 
[04/21 19:56:17    258s] # Parasitics Mode: SPEF/RCDB 
[04/21 19:56:17    258s] # Signoff Settings: SI On 
[04/21 19:56:17    258s] #################################################################################
[04/21 19:56:17    259s] AAE_INFO: 1 threads acquired from CTE.
[04/21 19:56:17    259s] Setting infinite Tws ...
[04/21 19:56:17    259s] First Iteration Infinite Tw... 
[04/21 19:56:17    259s] Calculate late delays in OCV mode...
[04/21 19:56:17    259s] Calculate early delays in OCV mode...
[04/21 19:56:17    259s] Topological Sorting (REAL = 0:00:00.0, MEM = 3650.7M, InitMEM = 3650.7M)
[04/21 19:56:17    259s] Start delay calculation (fullDC) (1 T). (MEM=3222.73)
[04/21 19:56:17    259s] End AAE Lib Interpolated Model. (MEM=3650.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:56:19    260s] Total number of fetched objects 10051
[04/21 19:56:19    260s] AAE_INFO-618: Total number of nets in the design is 10599,  96.4 percent of the nets selected for SI analysis
[04/21 19:56:19    260s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:56:19    260s] End delay calculation. (MEM=3229.55 CPU=0:00:01.6 REAL=0:00:02.0)
[04/21 19:56:19    260s] End delay calculation (fullDC). (MEM=3229.55 CPU=0:00:01.7 REAL=0:00:02.0)
[04/21 19:56:19    260s] Save waveform /nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/.AAE_p5NBYo/.AAE_2911417/waveform.data...
[04/21 19:56:19    260s] *** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 3672.8M) ***
[04/21 19:56:19    261s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3680.8M)
[04/21 19:56:19    261s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/21 19:56:19    261s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3680.8M)
[04/21 19:56:19    261s] Starting SI iteration 2
[04/21 19:56:19    261s] Calculate late delays in OCV mode...
[04/21 19:56:19    261s] Calculate early delays in OCV mode...
[04/21 19:56:19    261s] Start delay calculation (fullDC) (1 T). (MEM=3194.16)
[04/21 19:56:19    261s] End AAE Lib Interpolated Model. (MEM=3609.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:56:19    261s] Glitch Analysis: View view_ff_v1p32 -- Total Number of Nets Skipped = 0. 
[04/21 19:56:19    261s] Glitch Analysis: View view_ff_v1p32 -- Total Number of Nets Analyzed = 10051. 
[04/21 19:56:19    261s] Total number of fetched objects 10051
[04/21 19:56:19    261s] AAE_INFO-618: Total number of nets in the design is 10599,  3.2 percent of the nets selected for SI analysis
[04/21 19:56:19    261s] End delay calculation. (MEM=3200.1 CPU=0:00:00.1 REAL=0:00:00.0)
[04/21 19:56:19    261s] End delay calculation (fullDC). (MEM=3200.1 CPU=0:00:00.1 REAL=0:00:00.0)
[04/21 19:56:19    261s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3659.2M) ***
[04/21 19:56:20    261s] *** Done Building Timing Graph (cpu=0:00:02.9 real=0:00:03.0 totSessionCpu=0:04:22 mem=3667.2M)
[04/21 19:56:20    262s] Restoring timing graph ...
[04/21 19:56:20    262s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[04/21 19:56:20    262s] Done restore timing graph
[04/21 19:56:20    262s] ** INFO: Initializing Glitch Interface
[04/21 19:56:21    262s] ** INFO: Initializing Glitch Interface
[04/21 19:56:21    262s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_ss_v1p08_125c 
Hold views included:
 view_ff_v1p32

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.488  |  0.164  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  3958   |  2134   |    1    |  3174   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -11.784 |  0.001  | -11.784 |  0.015  |
|           TNS (ns):| -11.784 |  0.000  | -11.784 |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |    0    |
|          All Paths:|  3958   |  2134   |    1    |  3174   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.142%
------------------------------------------------------------------

[04/21 19:56:21    262s] *** Final Summary (holdfix) CPU=0:00:04.7, REAL=0:00:05.0, MEM=3677.6M
[04/21 19:56:21    262s] Begin: Collecting metrics
[04/21 19:56:21    262s] **INFO: Starting Blocking QThread with 1 CPU
[04/21 19:56:21    262s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[04/21 19:56:21      0s] *** QThread MetricCollect [begin] (route_opt_design #1) : mem = 0.6M
[04/21 19:56:21      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3200.0M, current mem=2514.1M)
[04/21 19:56:21      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2540.1M, current mem=2534.0M)
[04/21 19:56:21      0s] *** QThread MetricCollect [finish] (route_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), mem = 0.6M
[04/21 19:56:21      0s] 
[04/21 19:56:21      0s] =============================================================================================
[04/21 19:56:21      0s]  Step TAT Report : QThreadWorker #1 / route_opt_design #1                       23.30-p003_1
[04/21 19:56:21      0s] =============================================================================================
[04/21 19:56:21      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:56:21      0s] ---------------------------------------------------------------------------------------------
[04/21 19:56:21      0s] [ MISC                   ]          0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 19:56:21      0s] ---------------------------------------------------------------------------------------------
[04/21 19:56:21      0s]  QThreadWorker #1 TOTAL             0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 19:56:21      0s] ---------------------------------------------------------------------------------------------
[04/21 19:56:21      0s] 

[04/21 19:56:21    262s]  
_______________________________________________________________________
[04/21 19:56:21    262s]  ---------------------------------------------------------------------------------------------------------------------- 
[04/21 19:56:21    262s] | Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
[04/21 19:56:21    262s] |                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
[04/21 19:56:21    262s] |--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
[04/21 19:56:21    262s] | initial_summary    |     0.206 |    0.000 |           |        0 |       70.12 | 0:00:01  |        3602 |    0 |   0 |
[04/21 19:56:21    262s] | ccopt_pro          |           |          |           |          |             | 0:00:01  |        3655 |      |     |
[04/21 19:56:21    262s] | drv_eco_fixing     |     0.206 |    0.206 |         0 |        0 |       70.12 | 0:00:02  |        3667 |    1 |   0 |
[04/21 19:56:21    262s] | initial_summary_2  |     0.206 |    0.206 |           |        0 |       70.12 | 0:00:08  |        3688 |    0 |   0 |
[04/21 19:56:21    262s] | hold_fixing        |           |    0.020 |           |        0 |       70.14 | 0:00:02  |        3688 |      |     |
[04/21 19:56:21    262s] | harden_opt_fixing  |           |          |           |          |             | 0:00:01  |        3698 |      |     |
[04/21 19:56:21    262s] | route_type_fixing  |           |          |           |          |             | 0:00:00  |        3667 |      |     |
[04/21 19:56:21    262s] | pre_route_summary  |     0.020 |    0.020 |           |        0 |       70.14 | 0:00:00  |        3683 |    0 |   0 |
[04/21 19:56:21    262s] | eco_route          |           |          |           |          |             | 0:00:06  |        3589 |      |     |
[04/21 19:56:21    262s] | post_route_summary |     0.164 |    0.164 |           |        0 |       70.14 | 0:00:03  |        3652 |    0 |   0 |
[04/21 19:56:21    262s] | final_summary      |     0.164 |    0.000 |           |        0 |       70.14 | 0:00:05  |        3678 |    0 |   0 |
[04/21 19:56:21    262s]  ---------------------------------------------------------------------------------------------------------------------- 
[04/21 19:56:21    262s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3314.4M, current mem=3269.2M)

[04/21 19:56:21    262s] End: Collecting metrics
[04/21 19:56:21    262s] **optDesign ... cpu = 0:00:41, real = 0:00:42, mem = 3269.2M, totSessionCpu=0:04:23 **
[04/21 19:56:21    262s]  ReSet Options after AAE Based Opt flow 
[04/21 19:56:21    262s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/21 19:56:21    262s] Opt: RC extraction mode changed to 'detail'
[04/21 19:56:21    262s] *** Finished optDesign ***
[04/21 19:56:21    262s] Info: Destroy the CCOpt slew target map.
[04/21 19:56:21    262s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/21 19:56:21    262s] clean pInstBBox. size 0
[04/21 19:56:21    262s] Cell ATmega328pb LLGs are deleted
[04/21 19:56:21    262s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:21    262s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:21    263s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/21 19:56:21    263s] UM:*                                                                   final
[04/21 19:56:21    263s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/21 19:56:21    263s] UM:*                                                                   route_opt_design
[04/21 19:56:21    263s] 
[04/21 19:56:21    263s] *** Summary of all messages that are not suppressed in this session:
[04/21 19:56:21    263s] Severity  ID               Count  Summary                                  
[04/21 19:56:21    263s] WARNING   IMPPTN-1250          1  Pin placement has been enabled on metal ...
[04/21 19:56:21    263s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[04/21 19:56:21    263s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[04/21 19:56:21    263s] WARNING   IMPEXT-3032          2  Because the cap table file was not provi...
[04/21 19:56:21    263s] WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
[04/21 19:56:21    263s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[04/21 19:56:21    263s] WARNING   IMPCCOPT-1059        1  Slackened off %s from %s to %s.          
[04/21 19:56:21    263s] WARNING   IMPCCOPT-1058        2  Slackened off %s from %s to %s.          
[04/21 19:56:21    263s] WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
[04/21 19:56:21    263s] WARNING   IMPCCOPT-2431        1  Found %u pin(s) with annotated transitio...
[04/21 19:56:21    263s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[04/21 19:56:21    263s] WARNING   NRIG-34            100  Power/Ground pin %s of instance %s is no...
[04/21 19:56:21    263s] *** Message Summary: 117 warning(s), 0 error(s)
[04/21 19:56:21    263s] 
[04/21 19:56:21    263s] Info: pop threads available for lower-level modules during optimization.
[04/21 19:56:21    263s] *** route_opt_design #1 [finish] () : cpu/real = 0:01:25.9/0:01:27.1 (1.0), totSession cpu/real = 0:04:23.1/0:06:45.5 (0.6), mem = 3669.6M
[04/21 19:56:21    263s] 
[04/21 19:56:21    263s] =============================================================================================
[04/21 19:56:21    263s]  Final TAT Report : route_opt_design #1                                         23.30-p003_1
[04/21 19:56:21    263s] =============================================================================================
[04/21 19:56:21    263s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:56:21    263s] ---------------------------------------------------------------------------------------------
[04/21 19:56:21    263s] [ InitOpt                ]      1   0:00:01.0  (   1.1 % )     0:00:01.0 /  0:00:01.0    1.0
[04/21 19:56:21    263s] [ HardenOpt              ]      1   0:00:00.5  (   0.5 % )     0:00:00.5 /  0:00:00.5    1.0
[04/21 19:56:21    263s] [ DrvOpt                 ]      1   0:00:01.3  (   1.5 % )     0:00:01.3 /  0:00:01.3    1.0
[04/21 19:56:21    263s] [ HoldOpt                ]      1   0:00:01.6  (   1.8 % )     0:00:01.9 /  0:00:01.9    1.0
[04/21 19:56:21    263s] [ ViewPruning            ]     18   0:00:00.7  (   0.9 % )     0:00:01.0 /  0:00:01.1    1.0
[04/21 19:56:21    263s] [ LayerAssignment        ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[04/21 19:56:21    263s] [ BuildHoldData          ]      2   0:00:02.5  (   2.9 % )     0:00:10.9 /  0:00:10.3    0.9
[04/21 19:56:21    263s] [ OptSummaryReport       ]     11   0:00:01.0  (   1.2 % )     0:00:06.2 /  0:00:06.0    1.0
[04/21 19:56:21    263s] [ MetricReport           ]     11   0:00:01.4  (   1.7 % )     0:00:01.4 /  0:00:01.2    0.8
[04/21 19:56:21    263s] [ DrvReport              ]     11   0:00:01.2  (   1.4 % )     0:00:01.2 /  0:00:01.0    0.9
[04/21 19:56:21    263s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[04/21 19:56:21    263s] [ CellServerInit         ]      5   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/21 19:56:21    263s] [ LibAnalyzerInit        ]      3   0:00:01.2  (   1.4 % )     0:00:01.2 /  0:00:01.2    1.0
[04/21 19:56:21    263s] [ RefinePlace            ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 19:56:21    263s] [ ClockDrv               ]      1   0:00:00.8  (   0.9 % )     0:00:00.8 /  0:00:00.8    1.0
[04/21 19:56:21    263s] [ RouteDesign            ]      1   0:00:43.0  (  49.4 % )     0:00:44.4 /  0:00:44.4    1.0
[04/21 19:56:21    263s] [ EcoRoute               ]      1   0:00:05.4  (   6.2 % )     0:00:05.4 /  0:00:05.4    1.0
[04/21 19:56:21    263s] [ EarlyGlobalRoute       ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 19:56:21    263s] [ ExtractRC              ]      3   0:00:01.5  (   1.7 % )     0:00:01.5 /  0:00:01.5    1.0
[04/21 19:56:21    263s] [ UpdateTimingGraph      ]     27   0:00:03.3  (   3.8 % )     0:00:17.7 /  0:00:17.6    1.0
[04/21 19:56:21    263s] [ FullDelayCalc          ]      9   0:00:12.3  (  14.1 % )     0:00:12.3 /  0:00:12.2    1.0
[04/21 19:56:21    263s] [ TimingUpdate           ]     46   0:00:03.4  (   3.9 % )     0:00:03.4 /  0:00:03.3    1.0
[04/21 19:56:21    263s] [ TimingReport           ]     13   0:00:01.0  (   1.1 % )     0:00:01.0 /  0:00:00.9    1.0
[04/21 19:56:21    263s] [ GenerateReports        ]      2   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 19:56:21    263s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:56:21    263s] [ QThreadWait            ]      1   0:00:02.6  (   3.0 % )     0:00:02.6 /  0:00:02.0      *
[04/21 19:56:21    263s] [ MISC                   ]          0:00:00.7  (   0.8 % )     0:00:00.7 /  0:00:00.7    1.0
[04/21 19:56:21    263s] ---------------------------------------------------------------------------------------------
[04/21 19:56:21    263s]  route_opt_design #1 TOTAL          0:01:27.1  ( 100.0 % )     0:01:27.1 /  0:01:25.9    1.0
[04/21 19:56:21    263s] ---------------------------------------------------------------------------------------------
[04/21 19:56:21    263s] 
[04/21 19:56:21    263s] <CMD> timeDesign -postRoute -setup -expandReg2Reg -pathReports -drvReports -slackReports -numPaths 50 -prefix ATmega328pb_postRoute -outDir reports
[04/21 19:56:21    263s] *** timeDesign #4 [begin] () : totSession cpu/real = 0:04:23.1/0:06:45.5 (0.6), mem = 3669.6M
[04/21 19:56:21    263s]  Reset EOS DB
[04/21 19:56:21    263s] Ignoring AAE DB Resetting ...
[04/21 19:56:21    263s] Closing parasitic data file '/nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/ATmega328pb_2911417_tNwU4i.rcdb.d': 20036 access done (mem: 3669.602M)
[04/21 19:56:21    263s] Extraction called for design 'ATmega328pb' of instances=9903 and nets=10599 using extraction engine 'postRoute' at effort level 'low' .
[04/21 19:56:21    263s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/21 19:56:21    263s] Type 'man IMPEXT-3530' for more detail.
[04/21 19:56:21    263s] PostRoute (effortLevel low) RC Extraction called for design ATmega328pb.
[04/21 19:56:21    263s] RC Extraction called in multi-corner(2) mode.
[04/21 19:56:21    263s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/21 19:56:21    263s] Type 'man IMPEXT-6197' for more detail.
[04/21 19:56:21    263s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[04/21 19:56:21    263s] * Layer Id             : 1 - M1
[04/21 19:56:21    263s]       Thickness        : 0.26
[04/21 19:56:21    263s]       Min Width        : 0.16
[04/21 19:56:21    263s]       Layer Dielectric : 4.1
[04/21 19:56:21    263s] * Layer Id             : 2 - M2
[04/21 19:56:21    263s]       Thickness        : 0.385
[04/21 19:56:21    263s]       Min Width        : 0.2
[04/21 19:56:21    263s]       Layer Dielectric : 4.1
[04/21 19:56:21    263s] * Layer Id             : 3 - M3
[04/21 19:56:21    263s]       Thickness        : 0.385
[04/21 19:56:21    263s]       Min Width        : 0.2
[04/21 19:56:21    263s]       Layer Dielectric : 4.1
[04/21 19:56:21    263s] * Layer Id             : 4 - M4
[04/21 19:56:21    263s]       Thickness        : 0.385
[04/21 19:56:21    263s]       Min Width        : 0.2
[04/21 19:56:21    263s]       Layer Dielectric : 4.1
[04/21 19:56:21    263s] * Layer Id             : 5 - M5
[04/21 19:56:21    263s]       Thickness        : 0.385
[04/21 19:56:21    263s]       Min Width        : 0.2
[04/21 19:56:21    263s]       Layer Dielectric : 4.1
[04/21 19:56:21    263s] * Layer Id             : 6 - M6
[04/21 19:56:21    263s]       Thickness        : 0.385
[04/21 19:56:21    263s]       Min Width        : 0.2
[04/21 19:56:21    263s]       Layer Dielectric : 4.1
[04/21 19:56:21    263s] * Layer Id             : 7 - M7
[04/21 19:56:21    263s]       Thickness        : 0.9
[04/21 19:56:21    263s]       Min Width        : 0.42
[04/21 19:56:21    263s]       Layer Dielectric : 4.1
[04/21 19:56:21    263s] extractDetailRC Option : -outfile /nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/ATmega328pb_2911417_tNwU4i.rcdb.d -maxResLength 200  -basic
[04/21 19:56:21    263s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[04/21 19:56:21    263s]       RC Corner Indexes            0       1   
[04/21 19:56:21    263s] Capacitance Scaling Factor   : 0.96023 0.96023 
[04/21 19:56:21    263s] Coupling Cap. Scaling Factor : 1.22327 1.22327 
[04/21 19:56:21    263s] Resistance Scaling Factor    : 1.34236 1.34236 
[04/21 19:56:21    263s] Clock Cap. Scaling Factor    : 0.96912 0.96912 
[04/21 19:56:21    263s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[04/21 19:56:21    263s] Shrink Factor                : 1.00000
[04/21 19:56:21    263s] eee: RC Grid memory freed = 16464 (14 X 14 X 7 X 12b)
[04/21 19:56:21    263s] eee: RC Grid memory allocated = 16464 (14 X 14 X 7 X 12b)
[04/21 19:56:21    263s] eee: pegSigSF=1.070000
[04/21 19:56:21    263s] Initializing multi-corner resistance tables ...
[04/21 19:56:21    263s] eee: Grid unit RC data computation started
[04/21 19:56:21    263s] eee: Grid unit RC data computation completed
[04/21 19:56:21    263s] eee: l=1 avDens=0.138256 usedTrk=1869.220764 availTrk=13520.000000 sigTrk=1869.220764
[04/21 19:56:21    263s] eee: l=2 avDens=0.225021 usedTrk=3006.279452 availTrk=13360.000000 sigTrk=3006.279452
[04/21 19:56:21    263s] eee: l=3 avDens=0.234303 usedTrk=3130.290818 availTrk=13360.000000 sigTrk=3130.290818
[04/21 19:56:21    263s] eee: l=4 avDens=0.171079 usedTrk=2135.066526 availTrk=12480.000000 sigTrk=2135.066526
[04/21 19:56:21    263s] eee: l=5 avDens=0.110818 usedTrk=1276.618804 availTrk=11520.000000 sigTrk=1276.618804
[04/21 19:56:21    263s] eee: l=6 avDens=0.069762 usedTrk=619.486187 availTrk=8880.000000 sigTrk=619.486187
[04/21 19:56:21    263s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/21 19:56:21    263s] eee: LAM-FP: thresh=1 ; dimX=1035.000000 ; dimY=1016.000000 ; multX=1.000000 ; multY=1.000000 ; minP=410 ; fpMult=1.000000 ;
[04/21 19:56:21    263s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.286353 uaWl=1.000000 uaWlH=0.385500 aWlH=0.000000 lMod=0 pMax=0.865800 pMod=80 pModAss=50 wcR=0.600000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.500000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[04/21 19:56:21    263s] eee: NetCapCache creation started. (Current Mem: 3669.602M) 
[04/21 19:56:22    263s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  Curr Mem: 3669.602M) 
[04/21 19:56:22    263s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(424.350000, 416.560000)], Layers = [f(7) b(0)], Grid size = 32.800000 um, Grid Dim = (13 X 13)
[04/21 19:56:22    263s] eee: Metal Layers Info:
[04/21 19:56:22    263s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:56:22    263s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[04/21 19:56:22    263s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:56:22    263s] eee: |   METAL1 |   1 |   0.160 |   0.170 |   0.410 |  0.000 |   0.83 | H | 0 |  1 |
[04/21 19:56:22    263s] eee: |   METAL2 |   2 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:56:22    263s] eee: |   METAL3 |   3 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:56:22    263s] eee: |   METAL4 |   4 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:56:22    263s] eee: |   METAL5 |   5 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:56:22    263s] eee: |   METAL6 |   6 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:56:22    263s] eee: |   METAL7 |   7 |   0.420 |   0.420 |   1.025 |  0.000 |   0.06 | H | 0 |  1 |
[04/21 19:56:22    263s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:56:22    263s] eee: uC/uR for corner rc_worst, min-width/min-spacing, 30 perc over/under densities.
[04/21 19:56:22    263s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3669.6M)
[04/21 19:56:22    263s] Creating parasitic data file '/nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/ATmega328pb_2911417_tNwU4i.rcdb.d' for storing RC.
[04/21 19:56:22    263s] Extracted 10.0011% (CPU Time= 0:00:00.1  MEM= 3717.6M)
[04/21 19:56:22    263s] Extracted 20.0014% (CPU Time= 0:00:00.1  MEM= 3717.6M)
[04/21 19:56:22    263s] Extracted 30.0017% (CPU Time= 0:00:00.2  MEM= 3717.6M)
[04/21 19:56:22    263s] Extracted 40.001% (CPU Time= 0:00:00.2  MEM= 3717.6M)
[04/21 19:56:22    263s] Extracted 50.0013% (CPU Time= 0:00:00.2  MEM= 3717.6M)
[04/21 19:56:22    263s] Extracted 60.0016% (CPU Time= 0:00:00.2  MEM= 3717.6M)
[04/21 19:56:22    263s] Extracted 70.001% (CPU Time= 0:00:00.3  MEM= 3717.6M)
[04/21 19:56:22    263s] Extracted 80.0012% (CPU Time= 0:00:00.3  MEM= 3717.6M)
[04/21 19:56:22    263s] Extracted 90.0015% (CPU Time= 0:00:00.4  MEM= 3717.6M)
[04/21 19:56:22    263s] Extracted 100% (CPU Time= 0:00:00.5  MEM= 3717.6M)
[04/21 19:56:22    263s] eee: RC Grid memory freed = 16464 (14 X 14 X 7 X 12b)
[04/21 19:56:22    263s] Number of Extracted Resistors     : 199145
[04/21 19:56:22    263s] Number of Extracted Ground Cap.   : 201444
[04/21 19:56:22    263s] Number of Extracted Coupling Cap. : 452372
[04/21 19:56:22    263s] Opening parasitic data file '/nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/ATmega328pb_2911417_tNwU4i.rcdb.d' for reading (mem: 3689.602M)
[04/21 19:56:22    263s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[04/21 19:56:22    263s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3689.6M)
[04/21 19:56:22    263s] Creating parasitic data file '/nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/ATmega328pb_2911417_tNwU4i.rcdb_Filter.rcdb.d' for storing RC.
[04/21 19:56:22    263s] Closing parasitic data file '/nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/ATmega328pb_2911417_tNwU4i.rcdb.d': 10019 access done (mem: 3693.602M)
[04/21 19:56:22    263s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3693.602M)
[04/21 19:56:22    263s] Opening parasitic data file '/nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/ATmega328pb_2911417_tNwU4i.rcdb.d' for reading (mem: 3693.602M)
[04/21 19:56:22    263s] processing rcdb (/nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/ATmega328pb_2911417_tNwU4i.rcdb.d) for hinst (top) of cell (ATmega328pb);
[04/21 19:56:22    263s] Closing parasitic data file '/nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/ATmega328pb_2911417_tNwU4i.rcdb.d': 0 access done (mem: 3693.602M)
[04/21 19:56:22    263s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=3693.602M)
[04/21 19:56:22    263s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3693.602M)
[04/21 19:56:22    263s] Starting delay calculation for Setup views
[04/21 19:56:22    263s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/21 19:56:22    263s] AAE_INFO: resetNetProps viewIdx 0 
[04/21 19:56:22    263s] Starting SI iteration 1 using Infinite Timing Windows
[04/21 19:56:22    264s] #################################################################################
[04/21 19:56:22    264s] # Design Stage: PostRoute
[04/21 19:56:22    264s] # Design Name: ATmega328pb
[04/21 19:56:22    264s] # Design Mode: 90nm
[04/21 19:56:22    264s] # Analysis Mode: MMMC OCV 
[04/21 19:56:22    264s] # Parasitics Mode: SPEF/RCDB 
[04/21 19:56:22    264s] # Signoff Settings: SI On 
[04/21 19:56:22    264s] #################################################################################
[04/21 19:56:23    264s] AAE_INFO: 1 threads acquired from CTE.
[04/21 19:56:23    264s] Setting infinite Tws ...
[04/21 19:56:23    264s] First Iteration Infinite Tw... 
[04/21 19:56:23    264s] Calculate early delays in OCV mode...
[04/21 19:56:23    264s] Calculate late delays in OCV mode...
[04/21 19:56:23    264s] Topological Sorting (REAL = 0:00:00.0, MEM = 3685.4M, InitMEM = 3685.4M)
[04/21 19:56:23    264s] Start delay calculation (fullDC) (1 T). (MEM=3224.3)
[04/21 19:56:23    264s] eee: RC Grid memory allocated = 16464 (14 X 14 X 7 X 12b)
[04/21 19:56:23    264s] eee: pegSigSF=1.070000
[04/21 19:56:23    264s] Initializing multi-corner resistance tables ...
[04/21 19:56:23    264s] eee: Grid unit RC data computation started
[04/21 19:56:23    264s] eee: Grid unit RC data computation completed
[04/21 19:56:23    264s] eee: l=1 avDens=0.138256 usedTrk=1869.220764 availTrk=13520.000000 sigTrk=1869.220764
[04/21 19:56:23    264s] eee: l=2 avDens=0.225021 usedTrk=3006.279452 availTrk=13360.000000 sigTrk=3006.279452
[04/21 19:56:23    264s] eee: l=3 avDens=0.234303 usedTrk=3130.290818 availTrk=13360.000000 sigTrk=3130.290818
[04/21 19:56:23    264s] eee: l=4 avDens=0.171079 usedTrk=2135.066526 availTrk=12480.000000 sigTrk=2135.066526
[04/21 19:56:23    264s] eee: l=5 avDens=0.110818 usedTrk=1276.618804 availTrk=11520.000000 sigTrk=1276.618804
[04/21 19:56:23    264s] eee: l=6 avDens=0.069762 usedTrk=619.486187 availTrk=8880.000000 sigTrk=619.486187
[04/21 19:56:23    264s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/21 19:56:23    264s] eee: LAM-FP: thresh=1 ; dimX=1035.000000 ; dimY=1016.000000 ; multX=1.000000 ; multY=1.000000 ; minP=410 ; fpMult=1.000000 ;
[04/21 19:56:23    264s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.286353 uaWl=1.000000 uaWlH=0.385500 aWlH=0.000000 lMod=0 pMax=0.865800 pMod=80 pModAss=50 wcR=0.600000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.500000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[04/21 19:56:23    264s] eee: NetCapCache creation started. (Current Mem: 3685.391M) 
[04/21 19:56:23    264s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3685.391M) 
[04/21 19:56:23    264s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(424.350000, 416.560000)], Layers = [f(7) b(0)], Grid size = 32.800000 um, Grid Dim = (13 X 13)
[04/21 19:56:23    264s] eee: Metal Layers Info:
[04/21 19:56:23    264s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:56:23    264s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[04/21 19:56:23    264s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:56:23    264s] eee: |   METAL1 |   1 |   0.160 |   0.170 |   0.410 |  0.000 |   0.83 | H | 0 |  1 |
[04/21 19:56:23    264s] eee: |   METAL2 |   2 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:56:23    264s] eee: |   METAL3 |   3 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:56:23    264s] eee: |   METAL4 |   4 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:56:23    264s] eee: |   METAL5 |   5 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:56:23    264s] eee: |   METAL6 |   6 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:56:23    264s] eee: |   METAL7 |   7 |   0.420 |   0.420 |   1.025 |  0.000 |   0.06 | H | 0 |  1 |
[04/21 19:56:23    264s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:56:23    264s] eee: uC/uR for corner rc_worst, min-width/min-spacing, 30 perc over/under densities.
[04/21 19:56:23    264s] End AAE Lib Interpolated Model. (MEM=3685.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:56:23    264s] Opening parasitic data file '/nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/ATmega328pb_2911417_tNwU4i.rcdb.d' for reading (mem: 3685.391M)
[04/21 19:56:23    264s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3685.4M)
[04/21 19:56:24    266s] Total number of fetched objects 10051
[04/21 19:56:24    266s] AAE_INFO-618: Total number of nets in the design is 10599,  96.4 percent of the nets selected for SI analysis
[04/21 19:56:24    266s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:56:24    266s] End delay calculation. (MEM=3235.56 CPU=0:00:01.7 REAL=0:00:01.0)
[04/21 19:56:24    266s] End delay calculation (fullDC). (MEM=3235.56 CPU=0:00:01.9 REAL=0:00:01.0)
[04/21 19:56:24    266s] Save waveform /nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/.AAE_p5NBYo/.AAE_2911417/waveform.data...
[04/21 19:56:24    266s] *** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 3691.5M) ***
[04/21 19:56:25    266s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3715.5M)
[04/21 19:56:25    266s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/21 19:56:25    266s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3715.5M)
[04/21 19:56:25    266s] Starting SI iteration 2
[04/21 19:56:25    266s] Calculate early delays in OCV mode...
[04/21 19:56:25    266s] Calculate late delays in OCV mode...
[04/21 19:56:25    266s] Start delay calculation (fullDC) (1 T). (MEM=3141.92)
[04/21 19:56:25    266s] End AAE Lib Interpolated Model. (MEM=3569.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:56:25    266s] Glitch Analysis: View view_ss_v1p08_125c -- Total Number of Nets Skipped = 0. 
[04/21 19:56:25    266s] Glitch Analysis: View view_ss_v1p08_125c -- Total Number of Nets Analyzed = 10051. 
[04/21 19:56:25    266s] Total number of fetched objects 10051
[04/21 19:56:25    266s] AAE_INFO-618: Total number of nets in the design is 10599,  0.4 percent of the nets selected for SI analysis
[04/21 19:56:25    266s] End delay calculation. (MEM=3151.46 CPU=0:00:00.0 REAL=0:00:00.0)
[04/21 19:56:25    266s] End delay calculation (fullDC). (MEM=3151.46 CPU=0:00:00.1 REAL=0:00:00.0)
[04/21 19:56:25    266s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3619.9M) ***
[04/21 19:56:25    266s] *** Done Building Timing Graph (cpu=0:00:03.0 real=0:00:03.0 totSessionCpu=0:04:27 mem=3643.9M)
[04/21 19:56:25    266s] Effort level <high> specified for reg2reg path_group
[04/21 19:56:25    266s] Effort level <high> specified for reg2cgate path_group
[04/21 19:56:25    266s] Cell ATmega328pb LLGs are deleted
[04/21 19:56:25    266s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:25    266s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:25    266s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3570.9M, EPOCH TIME: 1745240185.841239
[04/21 19:56:25    266s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:25    266s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:25    266s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3570.9M, EPOCH TIME: 1745240185.841376
[04/21 19:56:25    266s] Max number of tech site patterns supported in site array is 256.
[04/21 19:56:25    266s] Core basic site is HD_CoreSite
[04/21 19:56:25    266s] After signature check, allow fast init is true, keep pre-filter is true.
[04/21 19:56:25    266s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/21 19:56:25    266s] Fast DP-INIT is on for default
[04/21 19:56:25    266s] Atter site array init, number of instance map data is 0.
[04/21 19:56:25    266s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.008, REAL:0.008, MEM:3570.9M, EPOCH TIME: 1745240185.849047
[04/21 19:56:25    266s] 
[04/21 19:56:25    266s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:56:25    266s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:56:25    266s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.009, REAL:0.009, MEM:3570.9M, EPOCH TIME: 1745240185.849901
[04/21 19:56:25    266s] Cell ATmega328pb LLGs are deleted
[04/21 19:56:25    266s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:56:25    266s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:26    267s] ** INFO: Initializing Glitch Interface
[04/21 19:56:26    267s] ** INFO: Initializing Glitch Interface
[04/21 19:56:26    267s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_ss_v1p08_125c 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   |reg2cgate| default |flop2flop|
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.164  |  0.000  |  0.488  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  3958   |    1    |  3174   |  2134   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.142%
------------------------------------------------------------------

[04/21 19:56:26    267s] Reported timing to dir reports
[04/21 19:56:26    267s] Total CPU time: 4.6 sec
[04/21 19:56:26    267s] Total Real time: 5.0 sec
[04/21 19:56:26    267s] Total Memory Usage: 3587.234375 Mbytes
[04/21 19:56:26    267s] Reset AAE Options
[04/21 19:56:26    267s] Info: pop threads available for lower-level modules during optimization.
[04/21 19:56:26    267s] *** timeDesign #4 [finish] () : cpu/real = 0:00:04.6/0:00:04.8 (1.0), totSession cpu/real = 0:04:27.7/0:06:50.3 (0.7), mem = 3587.2M
[04/21 19:56:26    267s] 
[04/21 19:56:26    267s] =============================================================================================
[04/21 19:56:26    267s]  Final TAT Report : timeDesign #4                                               23.30-p003_1
[04/21 19:56:26    267s] =============================================================================================
[04/21 19:56:26    267s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:56:26    267s] ---------------------------------------------------------------------------------------------
[04/21 19:56:26    267s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:56:26    267s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.3 % )     0:00:00.8 /  0:00:00.7    0.8
[04/21 19:56:26    267s] [ DrvReport              ]      1   0:00:00.4  (   7.8 % )     0:00:00.4 /  0:00:00.2    0.6
[04/21 19:56:26    267s] [ ExtractRC              ]      1   0:00:00.8  (  16.4 % )     0:00:00.8 /  0:00:00.8    1.0
[04/21 19:56:26    267s] [ UpdateTimingGraph      ]      2   0:00:00.7  (  15.4 % )     0:00:03.3 /  0:00:03.2    1.0
[04/21 19:56:26    267s] [ FullDelayCalc          ]      2   0:00:02.1  (  44.0 % )     0:00:02.1 /  0:00:02.1    1.0
[04/21 19:56:26    267s] [ TimingUpdate           ]      2   0:00:00.4  (   8.8 % )     0:00:00.4 /  0:00:00.4    1.0
[04/21 19:56:26    267s] [ TimingReport           ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    0.9
[04/21 19:56:26    267s] [ GenerateReports        ]      1   0:00:00.2  (   3.2 % )     0:00:00.2 /  0:00:00.1    1.0
[04/21 19:56:26    267s] [ MISC                   ]          0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.2    1.1
[04/21 19:56:26    267s] ---------------------------------------------------------------------------------------------
[04/21 19:56:26    267s]  timeDesign #4 TOTAL                0:00:04.8  ( 100.0 % )     0:00:04.8 /  0:00:04.6    1.0
[04/21 19:56:26    267s] ---------------------------------------------------------------------------------------------
[04/21 19:56:26    267s] 
[04/21 19:56:26    267s] <CMD> timeDesign -postRoute -hold -expandReg2Reg -pathReports -slackReports -numPaths 50 -prefix ATmega328pb_postRoute -outDir reports
[04/21 19:56:26    267s] *** timeDesign #5 [begin] () : totSession cpu/real = 0:04:27.7/0:06:50.3 (0.7), mem = 3587.2M
[04/21 19:56:26    267s]  Reset EOS DB
[04/21 19:56:26    267s] Ignoring AAE DB Resetting ...
[04/21 19:56:26    267s] Closing parasitic data file '/nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/ATmega328pb_2911417_tNwU4i.rcdb.d': 10018 access done (mem: 3587.234M)
[04/21 19:56:26    267s] Extraction called for design 'ATmega328pb' of instances=9903 and nets=10599 using extraction engine 'postRoute' at effort level 'low' .
[04/21 19:56:26    267s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/21 19:56:26    267s] Type 'man IMPEXT-3530' for more detail.
[04/21 19:56:26    267s] PostRoute (effortLevel low) RC Extraction called for design ATmega328pb.
[04/21 19:56:26    267s] RC Extraction called in multi-corner(2) mode.
[04/21 19:56:26    267s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/21 19:56:26    267s] Type 'man IMPEXT-6197' for more detail.
[04/21 19:56:26    267s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[04/21 19:56:26    267s] * Layer Id             : 1 - M1
[04/21 19:56:26    267s]       Thickness        : 0.26
[04/21 19:56:26    267s]       Min Width        : 0.16
[04/21 19:56:26    267s]       Layer Dielectric : 4.1
[04/21 19:56:26    267s] * Layer Id             : 2 - M2
[04/21 19:56:26    267s]       Thickness        : 0.385
[04/21 19:56:26    267s]       Min Width        : 0.2
[04/21 19:56:26    267s]       Layer Dielectric : 4.1
[04/21 19:56:26    267s] * Layer Id             : 3 - M3
[04/21 19:56:26    267s]       Thickness        : 0.385
[04/21 19:56:26    267s]       Min Width        : 0.2
[04/21 19:56:26    267s]       Layer Dielectric : 4.1
[04/21 19:56:26    267s] * Layer Id             : 4 - M4
[04/21 19:56:26    267s]       Thickness        : 0.385
[04/21 19:56:26    267s]       Min Width        : 0.2
[04/21 19:56:26    267s]       Layer Dielectric : 4.1
[04/21 19:56:26    267s] * Layer Id             : 5 - M5
[04/21 19:56:26    267s]       Thickness        : 0.385
[04/21 19:56:26    267s]       Min Width        : 0.2
[04/21 19:56:26    267s]       Layer Dielectric : 4.1
[04/21 19:56:26    267s] * Layer Id             : 6 - M6
[04/21 19:56:26    267s]       Thickness        : 0.385
[04/21 19:56:26    267s]       Min Width        : 0.2
[04/21 19:56:26    267s]       Layer Dielectric : 4.1
[04/21 19:56:26    267s] * Layer Id             : 7 - M7
[04/21 19:56:26    267s]       Thickness        : 0.9
[04/21 19:56:26    267s]       Min Width        : 0.42
[04/21 19:56:26    267s]       Layer Dielectric : 4.1
[04/21 19:56:26    267s] extractDetailRC Option : -outfile /nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/ATmega328pb_2911417_tNwU4i.rcdb.d -maxResLength 200  -basic
[04/21 19:56:26    267s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[04/21 19:56:26    267s]       RC Corner Indexes            0       1   
[04/21 19:56:26    267s] Capacitance Scaling Factor   : 0.96023 0.96023 
[04/21 19:56:26    267s] Coupling Cap. Scaling Factor : 1.22327 1.22327 
[04/21 19:56:26    267s] Resistance Scaling Factor    : 1.34236 1.34236 
[04/21 19:56:26    267s] Clock Cap. Scaling Factor    : 0.96912 0.96912 
[04/21 19:56:26    267s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[04/21 19:56:26    267s] Shrink Factor                : 1.00000
[04/21 19:56:26    267s] eee: RC Grid memory freed = 16464 (14 X 14 X 7 X 12b)
[04/21 19:56:26    267s] eee: RC Grid memory allocated = 16464 (14 X 14 X 7 X 12b)
[04/21 19:56:26    267s] eee: pegSigSF=1.070000
[04/21 19:56:26    267s] Initializing multi-corner resistance tables ...
[04/21 19:56:26    267s] eee: Grid unit RC data computation started
[04/21 19:56:26    267s] eee: Grid unit RC data computation completed
[04/21 19:56:26    267s] eee: l=1 avDens=0.138256 usedTrk=1869.220764 availTrk=13520.000000 sigTrk=1869.220764
[04/21 19:56:26    267s] eee: l=2 avDens=0.225021 usedTrk=3006.279452 availTrk=13360.000000 sigTrk=3006.279452
[04/21 19:56:26    267s] eee: l=3 avDens=0.234303 usedTrk=3130.290818 availTrk=13360.000000 sigTrk=3130.290818
[04/21 19:56:26    267s] eee: l=4 avDens=0.171079 usedTrk=2135.066526 availTrk=12480.000000 sigTrk=2135.066526
[04/21 19:56:26    267s] eee: l=5 avDens=0.110818 usedTrk=1276.618804 availTrk=11520.000000 sigTrk=1276.618804
[04/21 19:56:26    267s] eee: l=6 avDens=0.069762 usedTrk=619.486187 availTrk=8880.000000 sigTrk=619.486187
[04/21 19:56:26    267s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/21 19:56:26    267s] eee: LAM-FP: thresh=1 ; dimX=1035.000000 ; dimY=1016.000000 ; multX=1.000000 ; multY=1.000000 ; minP=410 ; fpMult=1.000000 ;
[04/21 19:56:26    267s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.286353 uaWl=1.000000 uaWlH=0.385500 aWlH=0.000000 lMod=0 pMax=0.865800 pMod=80 pModAss=50 wcR=0.600000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.500000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[04/21 19:56:26    267s] eee: NetCapCache creation started. (Current Mem: 3587.234M) 
[04/21 19:56:26    267s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3587.234M) 
[04/21 19:56:26    267s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(424.350000, 416.560000)], Layers = [f(7) b(0)], Grid size = 32.800000 um, Grid Dim = (13 X 13)
[04/21 19:56:26    267s] eee: Metal Layers Info:
[04/21 19:56:26    267s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:56:26    267s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[04/21 19:56:26    267s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:56:26    267s] eee: |   METAL1 |   1 |   0.160 |   0.170 |   0.410 |  0.000 |   0.83 | H | 0 |  1 |
[04/21 19:56:26    267s] eee: |   METAL2 |   2 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:56:26    267s] eee: |   METAL3 |   3 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:56:26    267s] eee: |   METAL4 |   4 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:56:26    267s] eee: |   METAL5 |   5 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:56:26    267s] eee: |   METAL6 |   6 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:56:26    267s] eee: |   METAL7 |   7 |   0.420 |   0.420 |   1.025 |  0.000 |   0.06 | H | 0 |  1 |
[04/21 19:56:26    267s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:56:26    267s] eee: uC/uR for corner rc_worst, min-width/min-spacing, 30 perc over/under densities.
[04/21 19:56:26    267s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3587.2M)
[04/21 19:56:26    267s] Creating parasitic data file '/nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/ATmega328pb_2911417_tNwU4i.rcdb.d' for storing RC.
[04/21 19:56:26    267s] Extracted 10.0011% (CPU Time= 0:00:00.1  MEM= 3647.2M)
[04/21 19:56:26    267s] Extracted 20.0014% (CPU Time= 0:00:00.1  MEM= 3647.2M)
[04/21 19:56:26    267s] Extracted 30.0017% (CPU Time= 0:00:00.2  MEM= 3647.2M)
[04/21 19:56:26    267s] Extracted 40.001% (CPU Time= 0:00:00.2  MEM= 3647.2M)
[04/21 19:56:26    267s] Extracted 50.0013% (CPU Time= 0:00:00.2  MEM= 3647.2M)
[04/21 19:56:26    267s] Extracted 60.0016% (CPU Time= 0:00:00.2  MEM= 3647.2M)
[04/21 19:56:26    267s] Extracted 70.001% (CPU Time= 0:00:00.3  MEM= 3647.2M)
[04/21 19:56:27    268s] Extracted 80.0012% (CPU Time= 0:00:00.3  MEM= 3647.2M)
[04/21 19:56:27    268s] Extracted 90.0015% (CPU Time= 0:00:00.4  MEM= 3651.2M)
[04/21 19:56:27    268s] Extracted 100% (CPU Time= 0:00:00.5  MEM= 3651.2M)
[04/21 19:56:27    268s] eee: RC Grid memory freed = 16464 (14 X 14 X 7 X 12b)
[04/21 19:56:27    268s] Number of Extracted Resistors     : 199145
[04/21 19:56:27    268s] Number of Extracted Ground Cap.   : 201444
[04/21 19:56:27    268s] Number of Extracted Coupling Cap. : 452372
[04/21 19:56:27    268s] Opening parasitic data file '/nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/ATmega328pb_2911417_tNwU4i.rcdb.d' for reading (mem: 3627.234M)
[04/21 19:56:27    268s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[04/21 19:56:27    268s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3627.2M)
[04/21 19:56:27    268s] Creating parasitic data file '/nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/ATmega328pb_2911417_tNwU4i.rcdb_Filter.rcdb.d' for storing RC.
[04/21 19:56:27    268s] Closing parasitic data file '/nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/ATmega328pb_2911417_tNwU4i.rcdb.d': 10019 access done (mem: 3631.234M)
[04/21 19:56:27    268s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3631.234M)
[04/21 19:56:27    268s] Opening parasitic data file '/nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/ATmega328pb_2911417_tNwU4i.rcdb.d' for reading (mem: 3631.234M)
[04/21 19:56:27    268s] processing rcdb (/nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/ATmega328pb_2911417_tNwU4i.rcdb.d) for hinst (top) of cell (ATmega328pb);
[04/21 19:56:27    268s] Closing parasitic data file '/nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/ATmega328pb_2911417_tNwU4i.rcdb.d': 0 access done (mem: 3631.234M)
[04/21 19:56:27    268s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=3631.234M)
[04/21 19:56:27    268s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3631.234M)
[04/21 19:56:27    268s] Effort level <high> specified for reg2reg path_group
[04/21 19:56:27    268s] Effort level <high> specified for reg2cgate path_group
[04/21 19:56:27    268s] *** Enable all active views. ***
[04/21 19:56:27    268s] 
[04/21 19:56:27    268s] Optimization is working on the following views:
[04/21 19:56:27    268s]   Setup views:  view_ss_v1p08_125c
[04/21 19:56:27    268s]   Hold  views: view_ff_v1p32 
[04/21 19:56:27    268s] Cell ATmega328pb LLGs are deleted
[04/21 19:56:27    268s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:27    268s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:27    268s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3572.8M, EPOCH TIME: 1745240187.673350
[04/21 19:56:27    268s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:27    268s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:27    268s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3572.8M, EPOCH TIME: 1745240187.673474
[04/21 19:56:27    268s] Max number of tech site patterns supported in site array is 256.
[04/21 19:56:27    268s] Core basic site is HD_CoreSite
[04/21 19:56:27    268s] After signature check, allow fast init is true, keep pre-filter is true.
[04/21 19:56:27    268s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/21 19:56:27    268s] Fast DP-INIT is on for default
[04/21 19:56:27    268s] Atter site array init, number of instance map data is 0.
[04/21 19:56:27    268s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.007, REAL:0.007, MEM:3572.8M, EPOCH TIME: 1745240187.680810
[04/21 19:56:27    268s] 
[04/21 19:56:27    268s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[04/21 19:56:27    268s]  Pre_CCE_Colorizing is not ON! (0:0:802:0)
[04/21 19:56:27    268s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.008, REAL:0.008, MEM:3572.8M, EPOCH TIME: 1745240187.681617
[04/21 19:56:27    268s] Cell ATmega328pb LLGs are deleted
[04/21 19:56:27    268s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:56:27    268s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:27    268s] OPTC: user 20.0
[04/21 19:56:27    268s] Starting delay calculation for Hold views
[04/21 19:56:27    268s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/21 19:56:27    268s] AAE_INFO: resetNetProps viewIdx 1 
[04/21 19:56:27    268s] Starting SI iteration 1 using Infinite Timing Windows
[04/21 19:56:27    268s] #################################################################################
[04/21 19:56:27    268s] # Design Stage: PostRoute
[04/21 19:56:27    268s] # Design Name: ATmega328pb
[04/21 19:56:27    268s] # Design Mode: 90nm
[04/21 19:56:27    268s] # Analysis Mode: MMMC OCV 
[04/21 19:56:27    268s] # Parasitics Mode: SPEF/RCDB 
[04/21 19:56:27    268s] # Signoff Settings: SI On 
[04/21 19:56:27    268s] #################################################################################
[04/21 19:56:27    268s] AAE_INFO: 1 threads acquired from CTE.
[04/21 19:56:27    268s] Setting infinite Tws ...
[04/21 19:56:27    268s] First Iteration Infinite Tw... 
[04/21 19:56:27    268s] Calculate late delays in OCV mode...
[04/21 19:56:27    268s] Calculate early delays in OCV mode...
[04/21 19:56:27    268s] Topological Sorting (REAL = 0:00:00.0, MEM = 3587.6M, InitMEM = 3587.6M)
[04/21 19:56:27    268s] Start delay calculation (fullDC) (1 T). (MEM=3122.97)
[04/21 19:56:27    268s] eee: RC Grid memory allocated = 16464 (14 X 14 X 7 X 12b)
[04/21 19:56:27    268s] eee: pegSigSF=1.070000
[04/21 19:56:27    268s] Initializing multi-corner resistance tables ...
[04/21 19:56:27    268s] eee: Grid unit RC data computation started
[04/21 19:56:27    268s] eee: Grid unit RC data computation completed
[04/21 19:56:27    268s] eee: l=1 avDens=0.138256 usedTrk=1869.220764 availTrk=13520.000000 sigTrk=1869.220764
[04/21 19:56:27    268s] eee: l=2 avDens=0.225021 usedTrk=3006.279452 availTrk=13360.000000 sigTrk=3006.279452
[04/21 19:56:27    268s] eee: l=3 avDens=0.234303 usedTrk=3130.290818 availTrk=13360.000000 sigTrk=3130.290818
[04/21 19:56:27    268s] eee: l=4 avDens=0.171079 usedTrk=2135.066526 availTrk=12480.000000 sigTrk=2135.066526
[04/21 19:56:27    268s] eee: l=5 avDens=0.110818 usedTrk=1276.618804 availTrk=11520.000000 sigTrk=1276.618804
[04/21 19:56:27    268s] eee: l=6 avDens=0.069762 usedTrk=619.486187 availTrk=8880.000000 sigTrk=619.486187
[04/21 19:56:27    268s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/21 19:56:27    268s] eee: LAM-FP: thresh=1 ; dimX=1035.000000 ; dimY=1016.000000 ; multX=1.000000 ; multY=1.000000 ; minP=410 ; fpMult=1.000000 ;
[04/21 19:56:27    268s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.286353 uaWl=1.000000 uaWlH=0.385500 aWlH=0.000000 lMod=0 pMax=0.865800 pMod=80 pModAss=50 wcR=0.600000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.500000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[04/21 19:56:27    268s] eee: NetCapCache creation started. (Current Mem: 3587.578M) 
[04/21 19:56:27    268s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3587.578M) 
[04/21 19:56:27    268s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(424.350000, 416.560000)], Layers = [f(7) b(0)], Grid size = 32.800000 um, Grid Dim = (13 X 13)
[04/21 19:56:27    268s] eee: Metal Layers Info:
[04/21 19:56:27    268s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:56:27    268s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[04/21 19:56:27    268s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:56:27    268s] eee: |   METAL1 |   1 |   0.160 |   0.170 |   0.410 |  0.000 |   0.83 | H | 0 |  1 |
[04/21 19:56:27    268s] eee: |   METAL2 |   2 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:56:27    268s] eee: |   METAL3 |   3 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:56:27    268s] eee: |   METAL4 |   4 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:56:27    268s] eee: |   METAL5 |   5 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | H | 0 |  1 |
[04/21 19:56:27    268s] eee: |   METAL6 |   6 |   0.200 |   0.200 |   0.410 |  0.000 |   0.41 | V | 0 |  1 |
[04/21 19:56:27    268s] eee: |   METAL7 |   7 |   0.420 |   0.420 |   1.025 |  0.000 |   0.06 | H | 0 |  1 |
[04/21 19:56:27    268s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 19:56:27    268s] eee: uC/uR for corner rc_worst, min-width/min-spacing, 30 perc over/under densities.
[04/21 19:56:28    268s] End AAE Lib Interpolated Model. (MEM=3587.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:56:28    268s] Opening parasitic data file '/nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/ATmega328pb_2911417_tNwU4i.rcdb.d' for reading (mem: 3587.578M)
[04/21 19:56:28    268s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3587.6M)
[04/21 19:56:29    270s] Total number of fetched objects 10051
[04/21 19:56:29    270s] AAE_INFO-618: Total number of nets in the design is 10599,  96.4 percent of the nets selected for SI analysis
[04/21 19:56:29    270s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:56:29    270s] End delay calculation. (MEM=3144.58 CPU=0:00:01.6 REAL=0:00:01.0)
[04/21 19:56:29    270s] End delay calculation (fullDC). (MEM=3144.58 CPU=0:00:01.8 REAL=0:00:02.0)
[04/21 19:56:29    270s] Save waveform /nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/.AAE_p5NBYo/.AAE_2911417/waveform.data...
[04/21 19:56:29    270s] *** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 3613.3M) ***
[04/21 19:56:30    271s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3621.3M)
[04/21 19:56:30    271s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/21 19:56:30    271s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3621.3M)
[04/21 19:56:30    271s] Starting SI iteration 2
[04/21 19:56:30    271s] Calculate late delays in OCV mode...
[04/21 19:56:30    271s] Calculate early delays in OCV mode...
[04/21 19:56:30    271s] Start delay calculation (fullDC) (1 T). (MEM=3139.96)
[04/21 19:56:30    271s] End AAE Lib Interpolated Model. (MEM=3567.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:56:30    271s] Glitch Analysis: View view_ff_v1p32 -- Total Number of Nets Skipped = 0. 
[04/21 19:56:30    271s] Glitch Analysis: View view_ff_v1p32 -- Total Number of Nets Analyzed = 10051. 
[04/21 19:56:30    271s] Total number of fetched objects 10051
[04/21 19:56:30    271s] AAE_INFO-618: Total number of nets in the design is 10599,  3.2 percent of the nets selected for SI analysis
[04/21 19:56:30    271s] End delay calculation. (MEM=3143.45 CPU=0:00:00.1 REAL=0:00:00.0)
[04/21 19:56:30    271s] End delay calculation (fullDC). (MEM=3143.45 CPU=0:00:00.1 REAL=0:00:00.0)
[04/21 19:56:30    271s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3617.6M) ***
[04/21 19:56:30    271s] *** Done Building Timing Graph (cpu=0:00:02.9 real=0:00:03.0 totSessionCpu=0:04:32 mem=3625.6M)
[04/21 19:56:30    271s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_ff_v1p32 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   |reg2cgate| default |flop2flop|
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -11.784 | -11.784 |  0.015  |  0.001  |
|           TNS (ns):| -11.784 | -11.784 |  0.000  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |    0    |
|          All Paths:|  3958   |    1    |  3174   |  2134   |
+--------------------+---------+---------+---------+---------+

Density: 70.142%
------------------------------------------------------------------

[04/21 19:56:30    271s] *** Enable all active views. ***
[04/21 19:56:30    271s] Reported timing to dir reports
[04/21 19:56:30    271s] Total CPU time: 4.02 sec
[04/21 19:56:30    271s] Total Real time: 4.0 sec
[04/21 19:56:30    271s] Total Memory Usage: 3532.632812 Mbytes
[04/21 19:56:30    271s] Reset AAE Options
[04/21 19:56:30    271s] *** timeDesign #5 [finish] () : cpu/real = 0:00:04.0/0:00:04.0 (1.0), totSession cpu/real = 0:04:31.7/0:06:54.3 (0.7), mem = 3532.6M
[04/21 19:56:30    271s] 
[04/21 19:56:30    271s] =============================================================================================
[04/21 19:56:30    271s]  Final TAT Report : timeDesign #5                                               23.30-p003_1
[04/21 19:56:30    271s] =============================================================================================
[04/21 19:56:30    271s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 19:56:30    271s] ---------------------------------------------------------------------------------------------
[04/21 19:56:30    271s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 19:56:30    271s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.4 % )     0:00:03.0 /  0:00:03.0    1.0
[04/21 19:56:30    271s] [ ExtractRC              ]      1   0:00:00.7  (  18.3 % )     0:00:00.7 /  0:00:00.8    1.0
[04/21 19:56:30    271s] [ UpdateTimingGraph      ]      1   0:00:00.7  (  17.7 % )     0:00:02.9 /  0:00:02.9    1.0
[04/21 19:56:30    271s] [ FullDelayCalc          ]      2   0:00:02.0  (  49.0 % )     0:00:02.0 /  0:00:02.0    1.0
[04/21 19:56:30    271s] [ TimingUpdate           ]      1   0:00:00.2  (   4.2 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 19:56:30    271s] [ TimingReport           ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    0.9
[04/21 19:56:30    271s] [ GenerateReports        ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    0.9
[04/21 19:56:30    271s] [ MISC                   ]          0:00:00.3  (   6.9 % )     0:00:00.3 /  0:00:00.3    1.0
[04/21 19:56:30    271s] ---------------------------------------------------------------------------------------------
[04/21 19:56:30    271s]  timeDesign #5 TOTAL                0:00:04.0  ( 100.0 % )     0:00:04.0 /  0:00:04.0    1.0
[04/21 19:56:30    271s] ---------------------------------------------------------------------------------------------
[04/21 19:56:30    271s] 
[04/21 19:56:30    271s] UM: Running design category ...
[04/21 19:56:30    271s] Cell ATmega328pb LLGs are deleted
[04/21 19:56:30    271s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:30    271s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:30    271s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3532.6M, EPOCH TIME: 1745240190.744184
[04/21 19:56:30    271s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:30    271s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:30    271s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3532.6M, EPOCH TIME: 1745240190.744443
[04/21 19:56:30    271s] Max number of tech site patterns supported in site array is 256.
[04/21 19:56:30    271s] Core basic site is HD_CoreSite
[04/21 19:56:30    271s] After signature check, allow fast init is false, keep pre-filter is true.
[04/21 19:56:30    271s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/21 19:56:30    271s] SiteArray: non-trimmed site array dimensions = 122 x 995
[04/21 19:56:30    271s] SiteArray: use 626,688 bytes
[04/21 19:56:30    271s] SiteArray: current memory after site array memory allocation 3532.6M
[04/21 19:56:30    271s] SiteArray: FP blocked sites are writable
[04/21 19:56:30    271s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3532.6M, EPOCH TIME: 1745240190.752311
[04/21 19:56:30    271s] Process 133 wires and vias for routing blockage analysis
[04/21 19:56:30    271s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3532.6M, EPOCH TIME: 1745240190.752386
[04/21 19:56:30    271s] SiteArray: number of non floorplan blocked sites for llg default is 121390
[04/21 19:56:30    271s] Atter site array init, number of instance map data is 0.
[04/21 19:56:30    271s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.008, REAL:0.008, MEM:3532.6M, EPOCH TIME: 1745240190.752642
[04/21 19:56:30    271s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.009, REAL:0.009, MEM:3532.6M, EPOCH TIME: 1745240190.752916
[04/21 19:56:30    271s] Cell ATmega328pb LLGs are deleted
[04/21 19:56:30    271s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4).
[04/21 19:56:30    271s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:30    271s] # Resetting pin-track-align track data.
[04/21 19:56:30    271s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:30    271s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 19:56:30    271s] <CMD> redirect -variable mbit_report {reportMultiBitFFs -statistics}
[04/21 19:56:30    271s] <CMD> get_message -id IMPSP-9105 -suppress
[04/21 19:56:30    271s] <CMD> set_message -id IMPSP-9105 -suppress
[04/21 19:56:30    271s] <CMD> redirect -variable hotspots {reportCongestion -hotSpot -3d -includeBlockage}
[04/21 19:56:30    271s] <CMD> set_message -id IMPSP-9105 -unsuppress
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.os -value {Linux 4.18.0-553.16.1.el8_10.x86_64}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {5536.022 Mhz}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.model -value { AMD Ryzen 9 7950X 16-Core Processor}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.frequency -value {400.000 Mhz}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.cpu.number -value 32
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.memory.total -value {64763516 kB}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.memory.free -value {8195544 kB}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.swap.total -value {32579580 kB}
[04/21 19:56:30    271s] <CMD> ::um::set_metric -name flow.machine.swap.free -value {32437500 kB}
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 8ecdadad-ee66-431f-9b52-c21b2b8b9871 clock.Routing.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 8ecdadad-ee66-431f-9b52-c21b2b8b9871 clock.PostConditioning.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 8ecdadad-ee66-431f-9b52-c21b2b8b9871 clock.eGRPC.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 8ecdadad-ee66-431f-9b52-c21b2b8b9871 clock.Routing.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 8ecdadad-ee66-431f-9b52-c21b2b8b9871 clock.Implementation.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 8ecdadad-ee66-431f-9b52-c21b2b8b9871 clock.eGRPC.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 8ecdadad-ee66-431f-9b52-c21b2b8b9871 clock.Construction.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 8ecdadad-ee66-431f-9b52-c21b2b8b9871 clock.Implementation.area.total
[04/21 19:56:31    271s] <CMD> um::get_metric -id current -uuid 8ecdadad-ee66-431f-9b52-c21b2b8b9871 messages.instant -exclude_inherited
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid e1a5c761-d2fb-4059-b42b-3a18d81f38ef clock.Routing.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid e1a5c761-d2fb-4059-b42b-3a18d81f38ef clock.PostConditioning.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid e1a5c761-d2fb-4059-b42b-3a18d81f38ef clock.eGRPC.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid e1a5c761-d2fb-4059-b42b-3a18d81f38ef clock.Routing.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid e1a5c761-d2fb-4059-b42b-3a18d81f38ef clock.Implementation.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid e1a5c761-d2fb-4059-b42b-3a18d81f38ef clock.eGRPC.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid e1a5c761-d2fb-4059-b42b-3a18d81f38ef clock.Construction.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid e1a5c761-d2fb-4059-b42b-3a18d81f38ef clock.Implementation.area.total
[04/21 19:56:31    271s] <CMD> um::get_metric -id current -uuid e1a5c761-d2fb-4059-b42b-3a18d81f38ef messages.instant -exclude_inherited
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid b0f94b7c-3a50-43fc-bca6-d59802358821 clock.Routing.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid b0f94b7c-3a50-43fc-bca6-d59802358821 clock.PostConditioning.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid b0f94b7c-3a50-43fc-bca6-d59802358821 clock.eGRPC.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid b0f94b7c-3a50-43fc-bca6-d59802358821 clock.Routing.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid b0f94b7c-3a50-43fc-bca6-d59802358821 clock.Implementation.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid b0f94b7c-3a50-43fc-bca6-d59802358821 clock.eGRPC.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid b0f94b7c-3a50-43fc-bca6-d59802358821 clock.Construction.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid b0f94b7c-3a50-43fc-bca6-d59802358821 clock.Implementation.area.total
[04/21 19:56:31    271s] <CMD> um::get_metric -id current -uuid b0f94b7c-3a50-43fc-bca6-d59802358821 messages.instant -exclude_inherited
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid d3d0be41-990d-4285-b7ac-3deaa3414332 clock.Routing.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid d3d0be41-990d-4285-b7ac-3deaa3414332 clock.PostConditioning.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid d3d0be41-990d-4285-b7ac-3deaa3414332 clock.eGRPC.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid d3d0be41-990d-4285-b7ac-3deaa3414332 clock.Routing.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid d3d0be41-990d-4285-b7ac-3deaa3414332 clock.Implementation.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid d3d0be41-990d-4285-b7ac-3deaa3414332 clock.eGRPC.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid d3d0be41-990d-4285-b7ac-3deaa3414332 clock.Construction.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid d3d0be41-990d-4285-b7ac-3deaa3414332 clock.Implementation.area.total
[04/21 19:56:31    271s] <CMD> um::get_metric -id current -uuid d3d0be41-990d-4285-b7ac-3deaa3414332 messages.instant -exclude_inherited
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid b5450a30-bc42-4db1-a0e1-2f0f485f1730 clock.Routing.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid b5450a30-bc42-4db1-a0e1-2f0f485f1730 clock.PostConditioning.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid b5450a30-bc42-4db1-a0e1-2f0f485f1730 clock.eGRPC.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid b5450a30-bc42-4db1-a0e1-2f0f485f1730 clock.Routing.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid b5450a30-bc42-4db1-a0e1-2f0f485f1730 clock.Implementation.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid b5450a30-bc42-4db1-a0e1-2f0f485f1730 clock.eGRPC.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid b5450a30-bc42-4db1-a0e1-2f0f485f1730 clock.Construction.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid b5450a30-bc42-4db1-a0e1-2f0f485f1730 clock.Implementation.area.total
[04/21 19:56:31    271s] <CMD> um::get_metric -id current -uuid b5450a30-bc42-4db1-a0e1-2f0f485f1730 messages.instant -exclude_inherited
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 7c0a326e-e98a-4be8-b01c-0f3161629c8e clock.Routing.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 7c0a326e-e98a-4be8-b01c-0f3161629c8e clock.PostConditioning.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 7c0a326e-e98a-4be8-b01c-0f3161629c8e clock.eGRPC.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 7c0a326e-e98a-4be8-b01c-0f3161629c8e clock.Routing.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 7c0a326e-e98a-4be8-b01c-0f3161629c8e clock.Implementation.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 7c0a326e-e98a-4be8-b01c-0f3161629c8e clock.eGRPC.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 7c0a326e-e98a-4be8-b01c-0f3161629c8e clock.Construction.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 7c0a326e-e98a-4be8-b01c-0f3161629c8e clock.Implementation.area.total
[04/21 19:56:31    271s] <CMD> um::get_metric -id current -uuid 7c0a326e-e98a-4be8-b01c-0f3161629c8e messages.instant -exclude_inherited
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 37077614-6ccc-452e-a7da-1b20301744c0 clock.Routing.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 37077614-6ccc-452e-a7da-1b20301744c0 clock.PostConditioning.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 37077614-6ccc-452e-a7da-1b20301744c0 clock.eGRPC.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 37077614-6ccc-452e-a7da-1b20301744c0 clock.Routing.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 37077614-6ccc-452e-a7da-1b20301744c0 clock.Implementation.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 37077614-6ccc-452e-a7da-1b20301744c0 clock.eGRPC.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 37077614-6ccc-452e-a7da-1b20301744c0 clock.Construction.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 37077614-6ccc-452e-a7da-1b20301744c0 clock.Implementation.area.total
[04/21 19:56:31    271s] <CMD> um::get_metric -id current -uuid 37077614-6ccc-452e-a7da-1b20301744c0 messages.instant -exclude_inherited
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 0b7d4728-640d-456f-bb87-9e528d63d0cb clock.Routing.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 0b7d4728-640d-456f-bb87-9e528d63d0cb clock.PostConditioning.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 0b7d4728-640d-456f-bb87-9e528d63d0cb clock.eGRPC.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 0b7d4728-640d-456f-bb87-9e528d63d0cb clock.Routing.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 0b7d4728-640d-456f-bb87-9e528d63d0cb clock.Implementation.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 0b7d4728-640d-456f-bb87-9e528d63d0cb clock.eGRPC.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 0b7d4728-640d-456f-bb87-9e528d63d0cb clock.Construction.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 0b7d4728-640d-456f-bb87-9e528d63d0cb clock.Implementation.area.total
[04/21 19:56:31    271s] <CMD> um::get_metric -id current -uuid 0b7d4728-640d-456f-bb87-9e528d63d0cb messages.instant -exclude_inherited
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 41eb3829-6a89-4fa0-b3f9-aa8d21f58e77 clock.Routing.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 41eb3829-6a89-4fa0-b3f9-aa8d21f58e77 clock.PostConditioning.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 41eb3829-6a89-4fa0-b3f9-aa8d21f58e77 clock.eGRPC.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 41eb3829-6a89-4fa0-b3f9-aa8d21f58e77 clock.Routing.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 41eb3829-6a89-4fa0-b3f9-aa8d21f58e77 clock.Implementation.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 41eb3829-6a89-4fa0-b3f9-aa8d21f58e77 clock.eGRPC.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 41eb3829-6a89-4fa0-b3f9-aa8d21f58e77 clock.Construction.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 41eb3829-6a89-4fa0-b3f9-aa8d21f58e77 clock.Implementation.area.total
[04/21 19:56:31    271s] <CMD> um::get_metric -id current -uuid 41eb3829-6a89-4fa0-b3f9-aa8d21f58e77 messages.instant -exclude_inherited
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 50a6fd12-2050-429f-81ac-54a0381f25c2 clock.Routing.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 50a6fd12-2050-429f-81ac-54a0381f25c2 clock.PostConditioning.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 50a6fd12-2050-429f-81ac-54a0381f25c2 clock.eGRPC.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 50a6fd12-2050-429f-81ac-54a0381f25c2 clock.Routing.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 50a6fd12-2050-429f-81ac-54a0381f25c2 clock.Implementation.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 50a6fd12-2050-429f-81ac-54a0381f25c2 clock.eGRPC.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 50a6fd12-2050-429f-81ac-54a0381f25c2 clock.Construction.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 50a6fd12-2050-429f-81ac-54a0381f25c2 clock.Implementation.area.total
[04/21 19:56:31    271s] <CMD> um::get_metric -id current -uuid 50a6fd12-2050-429f-81ac-54a0381f25c2 messages.instant -exclude_inherited
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid c572bb53-6eab-4c65-8fe9-af34c66323b0 clock.Routing.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid c572bb53-6eab-4c65-8fe9-af34c66323b0 clock.PostConditioning.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid c572bb53-6eab-4c65-8fe9-af34c66323b0 clock.eGRPC.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid c572bb53-6eab-4c65-8fe9-af34c66323b0 clock.Routing.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid c572bb53-6eab-4c65-8fe9-af34c66323b0 clock.Implementation.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid c572bb53-6eab-4c65-8fe9-af34c66323b0 clock.eGRPC.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid c572bb53-6eab-4c65-8fe9-af34c66323b0 clock.Construction.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid c572bb53-6eab-4c65-8fe9-af34c66323b0 clock.Implementation.area.total
[04/21 19:56:31    271s] <CMD> um::get_metric -id current -uuid c572bb53-6eab-4c65-8fe9-af34c66323b0 messages.instant -exclude_inherited
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 7c913f08-3f05-48a6-9a7e-ee0cd23dea8c clock.Routing.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 7c913f08-3f05-48a6-9a7e-ee0cd23dea8c clock.PostConditioning.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 7c913f08-3f05-48a6-9a7e-ee0cd23dea8c clock.eGRPC.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 7c913f08-3f05-48a6-9a7e-ee0cd23dea8c clock.Routing.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 7c913f08-3f05-48a6-9a7e-ee0cd23dea8c clock.Implementation.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 7c913f08-3f05-48a6-9a7e-ee0cd23dea8c clock.eGRPC.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 7c913f08-3f05-48a6-9a7e-ee0cd23dea8c clock.Construction.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 7c913f08-3f05-48a6-9a7e-ee0cd23dea8c clock.Implementation.area.total
[04/21 19:56:31    271s] <CMD> um::get_metric -id current -uuid 7c913f08-3f05-48a6-9a7e-ee0cd23dea8c messages.instant -exclude_inherited
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 90bb4862-f9c7-4bdb-a1b7-66057ec9b648 clock.Routing.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 90bb4862-f9c7-4bdb-a1b7-66057ec9b648 clock.PostConditioning.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 90bb4862-f9c7-4bdb-a1b7-66057ec9b648 clock.eGRPC.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 90bb4862-f9c7-4bdb-a1b7-66057ec9b648 clock.Routing.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 90bb4862-f9c7-4bdb-a1b7-66057ec9b648 clock.Implementation.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 90bb4862-f9c7-4bdb-a1b7-66057ec9b648 clock.eGRPC.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 90bb4862-f9c7-4bdb-a1b7-66057ec9b648 clock.Construction.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 90bb4862-f9c7-4bdb-a1b7-66057ec9b648 clock.Implementation.area.total
[04/21 19:56:31    271s] <CMD> um::get_metric -id current -uuid 90bb4862-f9c7-4bdb-a1b7-66057ec9b648 messages.instant -exclude_inherited
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 5974618e-bf00-4681-947a-c4ee67accd06 clock.Routing.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 5974618e-bf00-4681-947a-c4ee67accd06 clock.PostConditioning.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 5974618e-bf00-4681-947a-c4ee67accd06 clock.eGRPC.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 5974618e-bf00-4681-947a-c4ee67accd06 clock.Routing.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 5974618e-bf00-4681-947a-c4ee67accd06 clock.Implementation.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 5974618e-bf00-4681-947a-c4ee67accd06 clock.eGRPC.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 5974618e-bf00-4681-947a-c4ee67accd06 clock.Construction.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 5974618e-bf00-4681-947a-c4ee67accd06 clock.Implementation.area.total
[04/21 19:56:31    271s] <CMD> um::get_metric -id current -uuid 5974618e-bf00-4681-947a-c4ee67accd06 messages.instant -exclude_inherited
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid fd408794-1384-4f32-862c-ca3d7773cb5e clock.Routing.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid fd408794-1384-4f32-862c-ca3d7773cb5e clock.PostConditioning.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid fd408794-1384-4f32-862c-ca3d7773cb5e clock.eGRPC.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid fd408794-1384-4f32-862c-ca3d7773cb5e clock.Routing.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid fd408794-1384-4f32-862c-ca3d7773cb5e clock.Implementation.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid fd408794-1384-4f32-862c-ca3d7773cb5e clock.eGRPC.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid fd408794-1384-4f32-862c-ca3d7773cb5e clock.Construction.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid fd408794-1384-4f32-862c-ca3d7773cb5e clock.Implementation.area.total
[04/21 19:56:31    271s] <CMD> um::get_metric -id current -uuid fd408794-1384-4f32-862c-ca3d7773cb5e messages.instant -exclude_inherited
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 0250a299-747b-46e5-84f6-22ae79d5d169 clock.Routing.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 0250a299-747b-46e5-84f6-22ae79d5d169 clock.PostConditioning.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 0250a299-747b-46e5-84f6-22ae79d5d169 clock.eGRPC.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 0250a299-747b-46e5-84f6-22ae79d5d169 clock.Routing.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 0250a299-747b-46e5-84f6-22ae79d5d169 clock.Implementation.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 0250a299-747b-46e5-84f6-22ae79d5d169 clock.eGRPC.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 0250a299-747b-46e5-84f6-22ae79d5d169 clock.Construction.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 0250a299-747b-46e5-84f6-22ae79d5d169 clock.Implementation.area.total
[04/21 19:56:31    271s] <CMD> um::get_metric -id current -uuid 0250a299-747b-46e5-84f6-22ae79d5d169 messages.instant -exclude_inherited
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid cf4f95c1-6845-49b1-a01f-78279bdc800b clock.Routing.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid cf4f95c1-6845-49b1-a01f-78279bdc800b clock.PostConditioning.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid cf4f95c1-6845-49b1-a01f-78279bdc800b clock.eGRPC.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid cf4f95c1-6845-49b1-a01f-78279bdc800b clock.Routing.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid cf4f95c1-6845-49b1-a01f-78279bdc800b clock.Implementation.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid cf4f95c1-6845-49b1-a01f-78279bdc800b clock.eGRPC.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid cf4f95c1-6845-49b1-a01f-78279bdc800b clock.Construction.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid cf4f95c1-6845-49b1-a01f-78279bdc800b clock.Implementation.area.total
[04/21 19:56:31    271s] <CMD> um::get_metric -id current -uuid cf4f95c1-6845-49b1-a01f-78279bdc800b messages.instant -exclude_inherited
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 66d42124-777e-415a-8cf4-86a94dc560fc clock.Routing.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 66d42124-777e-415a-8cf4-86a94dc560fc clock.PostConditioning.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 66d42124-777e-415a-8cf4-86a94dc560fc clock.eGRPC.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 66d42124-777e-415a-8cf4-86a94dc560fc clock.Routing.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 66d42124-777e-415a-8cf4-86a94dc560fc clock.Implementation.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 66d42124-777e-415a-8cf4-86a94dc560fc clock.eGRPC.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 66d42124-777e-415a-8cf4-86a94dc560fc clock.Construction.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 66d42124-777e-415a-8cf4-86a94dc560fc clock.Implementation.area.total
[04/21 19:56:31    271s] <CMD> um::get_metric -id current -uuid 66d42124-777e-415a-8cf4-86a94dc560fc messages.instant -exclude_inherited
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 9883681f-2204-4097-b074-4b8d0a7e1c83 clock.Routing.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 9883681f-2204-4097-b074-4b8d0a7e1c83 clock.PostConditioning.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 9883681f-2204-4097-b074-4b8d0a7e1c83 clock.eGRPC.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 9883681f-2204-4097-b074-4b8d0a7e1c83 clock.Routing.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 9883681f-2204-4097-b074-4b8d0a7e1c83 clock.Implementation.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 9883681f-2204-4097-b074-4b8d0a7e1c83 clock.eGRPC.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 9883681f-2204-4097-b074-4b8d0a7e1c83 clock.Construction.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 9883681f-2204-4097-b074-4b8d0a7e1c83 clock.Implementation.area.total
[04/21 19:56:31    271s] <CMD> um::get_metric -id current -uuid 9883681f-2204-4097-b074-4b8d0a7e1c83 messages.instant -exclude_inherited
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid e0f1bce5-ba92-4765-b10a-483c829fb868 clock.Routing.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid e0f1bce5-ba92-4765-b10a-483c829fb868 clock.PostConditioning.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid e0f1bce5-ba92-4765-b10a-483c829fb868 clock.eGRPC.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid e0f1bce5-ba92-4765-b10a-483c829fb868 clock.Routing.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid e0f1bce5-ba92-4765-b10a-483c829fb868 clock.Implementation.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid e0f1bce5-ba92-4765-b10a-483c829fb868 clock.eGRPC.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid e0f1bce5-ba92-4765-b10a-483c829fb868 clock.Construction.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid e0f1bce5-ba92-4765-b10a-483c829fb868 clock.Implementation.area.total
[04/21 19:56:31    271s] <CMD> um::get_metric -id current -uuid e0f1bce5-ba92-4765-b10a-483c829fb868 messages.instant -exclude_inherited
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid c9c7bf5a-b5d7-4b2c-acc3-56753e9ded46 clock.Routing.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid c9c7bf5a-b5d7-4b2c-acc3-56753e9ded46 clock.PostConditioning.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid c9c7bf5a-b5d7-4b2c-acc3-56753e9ded46 clock.eGRPC.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid c9c7bf5a-b5d7-4b2c-acc3-56753e9ded46 clock.Routing.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid c9c7bf5a-b5d7-4b2c-acc3-56753e9ded46 clock.Implementation.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid c9c7bf5a-b5d7-4b2c-acc3-56753e9ded46 clock.eGRPC.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid c9c7bf5a-b5d7-4b2c-acc3-56753e9ded46 clock.Construction.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid c9c7bf5a-b5d7-4b2c-acc3-56753e9ded46 clock.Implementation.area.total
[04/21 19:56:31    271s] <CMD> um::get_metric -id current -uuid c9c7bf5a-b5d7-4b2c-acc3-56753e9ded46 messages.instant -exclude_inherited
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 104466a1-023e-42d2-a8ce-440819cc4153 clock.Routing.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 104466a1-023e-42d2-a8ce-440819cc4153 clock.PostConditioning.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 104466a1-023e-42d2-a8ce-440819cc4153 clock.eGRPC.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 104466a1-023e-42d2-a8ce-440819cc4153 clock.Routing.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 104466a1-023e-42d2-a8ce-440819cc4153 clock.Implementation.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 104466a1-023e-42d2-a8ce-440819cc4153 clock.eGRPC.area.total
[04/21 19:56:31    271s] <CMD> ::um::get_metric -raw -id current -uuid 104466a1-023e-42d2-a8ce-440819cc4153 clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 104466a1-023e-42d2-a8ce-440819cc4153 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid 104466a1-023e-42d2-a8ce-440819cc4153 messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 3eaab462-9d10-407d-b49d-71b6035c462a clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 3eaab462-9d10-407d-b49d-71b6035c462a clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 3eaab462-9d10-407d-b49d-71b6035c462a clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 3eaab462-9d10-407d-b49d-71b6035c462a clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 3eaab462-9d10-407d-b49d-71b6035c462a clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 3eaab462-9d10-407d-b49d-71b6035c462a clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 3eaab462-9d10-407d-b49d-71b6035c462a clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 3eaab462-9d10-407d-b49d-71b6035c462a clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid 3eaab462-9d10-407d-b49d-71b6035c462a messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid e3c51fca-4049-466a-8b33-8b392360e3ce clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid e3c51fca-4049-466a-8b33-8b392360e3ce clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid e3c51fca-4049-466a-8b33-8b392360e3ce clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid e3c51fca-4049-466a-8b33-8b392360e3ce clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid e3c51fca-4049-466a-8b33-8b392360e3ce clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid e3c51fca-4049-466a-8b33-8b392360e3ce clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid e3c51fca-4049-466a-8b33-8b392360e3ce clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid e3c51fca-4049-466a-8b33-8b392360e3ce clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid e3c51fca-4049-466a-8b33-8b392360e3ce messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid d833f478-9142-4300-a804-e172ab41740b clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid d833f478-9142-4300-a804-e172ab41740b clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid d833f478-9142-4300-a804-e172ab41740b clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid d833f478-9142-4300-a804-e172ab41740b clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid d833f478-9142-4300-a804-e172ab41740b clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid d833f478-9142-4300-a804-e172ab41740b clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid d833f478-9142-4300-a804-e172ab41740b clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid d833f478-9142-4300-a804-e172ab41740b clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid d833f478-9142-4300-a804-e172ab41740b messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f067e1b0-1d59-4bc1-b78d-2154ebb05f39 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f067e1b0-1d59-4bc1-b78d-2154ebb05f39 clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f067e1b0-1d59-4bc1-b78d-2154ebb05f39 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f067e1b0-1d59-4bc1-b78d-2154ebb05f39 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f067e1b0-1d59-4bc1-b78d-2154ebb05f39 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f067e1b0-1d59-4bc1-b78d-2154ebb05f39 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f067e1b0-1d59-4bc1-b78d-2154ebb05f39 clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f067e1b0-1d59-4bc1-b78d-2154ebb05f39 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid f067e1b0-1d59-4bc1-b78d-2154ebb05f39 messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 30461b3d-9cfd-4f8c-8609-cf7cb18c67be clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 30461b3d-9cfd-4f8c-8609-cf7cb18c67be clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 30461b3d-9cfd-4f8c-8609-cf7cb18c67be clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 30461b3d-9cfd-4f8c-8609-cf7cb18c67be clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 30461b3d-9cfd-4f8c-8609-cf7cb18c67be clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 30461b3d-9cfd-4f8c-8609-cf7cb18c67be clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 30461b3d-9cfd-4f8c-8609-cf7cb18c67be clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 30461b3d-9cfd-4f8c-8609-cf7cb18c67be clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid 30461b3d-9cfd-4f8c-8609-cf7cb18c67be messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid e90c7fde-b48c-4c54-bb3b-9c128f021a39 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid e90c7fde-b48c-4c54-bb3b-9c128f021a39 clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid e90c7fde-b48c-4c54-bb3b-9c128f021a39 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid e90c7fde-b48c-4c54-bb3b-9c128f021a39 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid e90c7fde-b48c-4c54-bb3b-9c128f021a39 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid e90c7fde-b48c-4c54-bb3b-9c128f021a39 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid e90c7fde-b48c-4c54-bb3b-9c128f021a39 clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid e90c7fde-b48c-4c54-bb3b-9c128f021a39 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid e90c7fde-b48c-4c54-bb3b-9c128f021a39 messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f3e945e8-9408-40d8-84af-d25d12da06fa clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f3e945e8-9408-40d8-84af-d25d12da06fa clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f3e945e8-9408-40d8-84af-d25d12da06fa clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f3e945e8-9408-40d8-84af-d25d12da06fa clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f3e945e8-9408-40d8-84af-d25d12da06fa clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f3e945e8-9408-40d8-84af-d25d12da06fa clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f3e945e8-9408-40d8-84af-d25d12da06fa clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f3e945e8-9408-40d8-84af-d25d12da06fa clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid f3e945e8-9408-40d8-84af-d25d12da06fa messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 8ece3f99-31d6-4da9-afc4-f87fb46d929e clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 8ece3f99-31d6-4da9-afc4-f87fb46d929e clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 8ece3f99-31d6-4da9-afc4-f87fb46d929e clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 8ece3f99-31d6-4da9-afc4-f87fb46d929e clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 8ece3f99-31d6-4da9-afc4-f87fb46d929e clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 8ece3f99-31d6-4da9-afc4-f87fb46d929e clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 8ece3f99-31d6-4da9-afc4-f87fb46d929e clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 8ece3f99-31d6-4da9-afc4-f87fb46d929e clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid 8ece3f99-31d6-4da9-afc4-f87fb46d929e messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 9d95d7f4-f310-4894-beec-f728d5f05169 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 9d95d7f4-f310-4894-beec-f728d5f05169 clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 9d95d7f4-f310-4894-beec-f728d5f05169 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 9d95d7f4-f310-4894-beec-f728d5f05169 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 9d95d7f4-f310-4894-beec-f728d5f05169 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 9d95d7f4-f310-4894-beec-f728d5f05169 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 9d95d7f4-f310-4894-beec-f728d5f05169 clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 9d95d7f4-f310-4894-beec-f728d5f05169 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid 9d95d7f4-f310-4894-beec-f728d5f05169 messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid da02e92b-9df0-4dd8-8bf0-75fe31a8dec0 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid da02e92b-9df0-4dd8-8bf0-75fe31a8dec0 clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid da02e92b-9df0-4dd8-8bf0-75fe31a8dec0 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid da02e92b-9df0-4dd8-8bf0-75fe31a8dec0 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid da02e92b-9df0-4dd8-8bf0-75fe31a8dec0 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid da02e92b-9df0-4dd8-8bf0-75fe31a8dec0 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid da02e92b-9df0-4dd8-8bf0-75fe31a8dec0 clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid da02e92b-9df0-4dd8-8bf0-75fe31a8dec0 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid da02e92b-9df0-4dd8-8bf0-75fe31a8dec0 messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 53a49b5e-5819-4a1a-b3cc-d5cd21344868 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 53a49b5e-5819-4a1a-b3cc-d5cd21344868 clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 53a49b5e-5819-4a1a-b3cc-d5cd21344868 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 53a49b5e-5819-4a1a-b3cc-d5cd21344868 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 53a49b5e-5819-4a1a-b3cc-d5cd21344868 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 53a49b5e-5819-4a1a-b3cc-d5cd21344868 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 53a49b5e-5819-4a1a-b3cc-d5cd21344868 clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 53a49b5e-5819-4a1a-b3cc-d5cd21344868 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid 53a49b5e-5819-4a1a-b3cc-d5cd21344868 messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid fc36ad92-72f2-42dd-b251-c8374c8261ff clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid fc36ad92-72f2-42dd-b251-c8374c8261ff clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid fc36ad92-72f2-42dd-b251-c8374c8261ff clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid fc36ad92-72f2-42dd-b251-c8374c8261ff clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid fc36ad92-72f2-42dd-b251-c8374c8261ff clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid fc36ad92-72f2-42dd-b251-c8374c8261ff clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid fc36ad92-72f2-42dd-b251-c8374c8261ff clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid fc36ad92-72f2-42dd-b251-c8374c8261ff clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid fc36ad92-72f2-42dd-b251-c8374c8261ff messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid e7e032c0-2e7d-49cf-86e0-bd1a2c121073 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid e7e032c0-2e7d-49cf-86e0-bd1a2c121073 clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid e7e032c0-2e7d-49cf-86e0-bd1a2c121073 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid e7e032c0-2e7d-49cf-86e0-bd1a2c121073 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid e7e032c0-2e7d-49cf-86e0-bd1a2c121073 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid e7e032c0-2e7d-49cf-86e0-bd1a2c121073 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid e7e032c0-2e7d-49cf-86e0-bd1a2c121073 clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid e7e032c0-2e7d-49cf-86e0-bd1a2c121073 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid e7e032c0-2e7d-49cf-86e0-bd1a2c121073 messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 53936a15-f5ea-4d33-80f2-536bc19ce202 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 53936a15-f5ea-4d33-80f2-536bc19ce202 clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 53936a15-f5ea-4d33-80f2-536bc19ce202 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 53936a15-f5ea-4d33-80f2-536bc19ce202 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 53936a15-f5ea-4d33-80f2-536bc19ce202 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 53936a15-f5ea-4d33-80f2-536bc19ce202 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 53936a15-f5ea-4d33-80f2-536bc19ce202 clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 53936a15-f5ea-4d33-80f2-536bc19ce202 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid 53936a15-f5ea-4d33-80f2-536bc19ce202 messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 608c1407-ceee-440a-bd57-d4509f0a7fb4 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 608c1407-ceee-440a-bd57-d4509f0a7fb4 clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 608c1407-ceee-440a-bd57-d4509f0a7fb4 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 608c1407-ceee-440a-bd57-d4509f0a7fb4 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 608c1407-ceee-440a-bd57-d4509f0a7fb4 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 608c1407-ceee-440a-bd57-d4509f0a7fb4 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 608c1407-ceee-440a-bd57-d4509f0a7fb4 clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 608c1407-ceee-440a-bd57-d4509f0a7fb4 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid 608c1407-ceee-440a-bd57-d4509f0a7fb4 messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid d496b3db-26b8-485a-8bc9-0ca6195125df clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid d496b3db-26b8-485a-8bc9-0ca6195125df clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid d496b3db-26b8-485a-8bc9-0ca6195125df clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid d496b3db-26b8-485a-8bc9-0ca6195125df clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid d496b3db-26b8-485a-8bc9-0ca6195125df clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid d496b3db-26b8-485a-8bc9-0ca6195125df clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid d496b3db-26b8-485a-8bc9-0ca6195125df clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid d496b3db-26b8-485a-8bc9-0ca6195125df clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid d496b3db-26b8-485a-8bc9-0ca6195125df messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 9acb5329-8d85-4c0d-b2de-cf594649644f clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 9acb5329-8d85-4c0d-b2de-cf594649644f clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 9acb5329-8d85-4c0d-b2de-cf594649644f clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 9acb5329-8d85-4c0d-b2de-cf594649644f clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 9acb5329-8d85-4c0d-b2de-cf594649644f clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 9acb5329-8d85-4c0d-b2de-cf594649644f clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 9acb5329-8d85-4c0d-b2de-cf594649644f clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 9acb5329-8d85-4c0d-b2de-cf594649644f clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid 9acb5329-8d85-4c0d-b2de-cf594649644f messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 26433e00-c776-4c9d-a68b-4b2902034dba clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 26433e00-c776-4c9d-a68b-4b2902034dba clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 26433e00-c776-4c9d-a68b-4b2902034dba clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 26433e00-c776-4c9d-a68b-4b2902034dba clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 26433e00-c776-4c9d-a68b-4b2902034dba clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 26433e00-c776-4c9d-a68b-4b2902034dba clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 26433e00-c776-4c9d-a68b-4b2902034dba clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 26433e00-c776-4c9d-a68b-4b2902034dba clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid 26433e00-c776-4c9d-a68b-4b2902034dba messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 9eae970b-2a8d-4f56-97b6-8bc0ecd970f3 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 9eae970b-2a8d-4f56-97b6-8bc0ecd970f3 clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 9eae970b-2a8d-4f56-97b6-8bc0ecd970f3 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 9eae970b-2a8d-4f56-97b6-8bc0ecd970f3 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 9eae970b-2a8d-4f56-97b6-8bc0ecd970f3 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 9eae970b-2a8d-4f56-97b6-8bc0ecd970f3 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 9eae970b-2a8d-4f56-97b6-8bc0ecd970f3 clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 9eae970b-2a8d-4f56-97b6-8bc0ecd970f3 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid 9eae970b-2a8d-4f56-97b6-8bc0ecd970f3 messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 8517f3f4-8dab-4afe-b8d0-51be1afd0042 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 8517f3f4-8dab-4afe-b8d0-51be1afd0042 clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 8517f3f4-8dab-4afe-b8d0-51be1afd0042 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 8517f3f4-8dab-4afe-b8d0-51be1afd0042 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 8517f3f4-8dab-4afe-b8d0-51be1afd0042 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 8517f3f4-8dab-4afe-b8d0-51be1afd0042 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 8517f3f4-8dab-4afe-b8d0-51be1afd0042 clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 8517f3f4-8dab-4afe-b8d0-51be1afd0042 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid 8517f3f4-8dab-4afe-b8d0-51be1afd0042 messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 4dca66fa-4c16-4ef0-b3ec-dec06dba9971 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 4dca66fa-4c16-4ef0-b3ec-dec06dba9971 clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 4dca66fa-4c16-4ef0-b3ec-dec06dba9971 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 4dca66fa-4c16-4ef0-b3ec-dec06dba9971 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 4dca66fa-4c16-4ef0-b3ec-dec06dba9971 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 4dca66fa-4c16-4ef0-b3ec-dec06dba9971 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 4dca66fa-4c16-4ef0-b3ec-dec06dba9971 clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 4dca66fa-4c16-4ef0-b3ec-dec06dba9971 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid 4dca66fa-4c16-4ef0-b3ec-dec06dba9971 messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 61630452-bec1-4f60-9694-e13b576c8fb0 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 61630452-bec1-4f60-9694-e13b576c8fb0 clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 61630452-bec1-4f60-9694-e13b576c8fb0 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 61630452-bec1-4f60-9694-e13b576c8fb0 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 61630452-bec1-4f60-9694-e13b576c8fb0 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 61630452-bec1-4f60-9694-e13b576c8fb0 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 61630452-bec1-4f60-9694-e13b576c8fb0 clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 61630452-bec1-4f60-9694-e13b576c8fb0 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid 61630452-bec1-4f60-9694-e13b576c8fb0 messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid a3f7a648-783e-4af0-b390-8c7b77f895ec clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid a3f7a648-783e-4af0-b390-8c7b77f895ec clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid a3f7a648-783e-4af0-b390-8c7b77f895ec clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid a3f7a648-783e-4af0-b390-8c7b77f895ec clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid a3f7a648-783e-4af0-b390-8c7b77f895ec clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid a3f7a648-783e-4af0-b390-8c7b77f895ec clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid a3f7a648-783e-4af0-b390-8c7b77f895ec clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid a3f7a648-783e-4af0-b390-8c7b77f895ec clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid a3f7a648-783e-4af0-b390-8c7b77f895ec messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 803e4458-722b-47db-8ea3-d2ba7b7903be clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 803e4458-722b-47db-8ea3-d2ba7b7903be clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 803e4458-722b-47db-8ea3-d2ba7b7903be clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 803e4458-722b-47db-8ea3-d2ba7b7903be clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 803e4458-722b-47db-8ea3-d2ba7b7903be clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 803e4458-722b-47db-8ea3-d2ba7b7903be clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 803e4458-722b-47db-8ea3-d2ba7b7903be clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 803e4458-722b-47db-8ea3-d2ba7b7903be clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid 803e4458-722b-47db-8ea3-d2ba7b7903be messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 0886c496-353d-468f-b5fe-ddf5980e6c92 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 0886c496-353d-468f-b5fe-ddf5980e6c92 clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 0886c496-353d-468f-b5fe-ddf5980e6c92 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 0886c496-353d-468f-b5fe-ddf5980e6c92 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 0886c496-353d-468f-b5fe-ddf5980e6c92 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 0886c496-353d-468f-b5fe-ddf5980e6c92 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 0886c496-353d-468f-b5fe-ddf5980e6c92 clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 0886c496-353d-468f-b5fe-ddf5980e6c92 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid 0886c496-353d-468f-b5fe-ddf5980e6c92 messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 040f2c1e-cb0b-4551-9c8b-9241a2d5852f clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 040f2c1e-cb0b-4551-9c8b-9241a2d5852f clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 040f2c1e-cb0b-4551-9c8b-9241a2d5852f clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 040f2c1e-cb0b-4551-9c8b-9241a2d5852f clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 040f2c1e-cb0b-4551-9c8b-9241a2d5852f clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 040f2c1e-cb0b-4551-9c8b-9241a2d5852f clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 040f2c1e-cb0b-4551-9c8b-9241a2d5852f clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 040f2c1e-cb0b-4551-9c8b-9241a2d5852f clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid 040f2c1e-cb0b-4551-9c8b-9241a2d5852f messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid a3d66718-b2cf-459c-b229-a3a89ca8ee24 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid a3d66718-b2cf-459c-b229-a3a89ca8ee24 clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid a3d66718-b2cf-459c-b229-a3a89ca8ee24 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid a3d66718-b2cf-459c-b229-a3a89ca8ee24 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid a3d66718-b2cf-459c-b229-a3a89ca8ee24 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid a3d66718-b2cf-459c-b229-a3a89ca8ee24 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid a3d66718-b2cf-459c-b229-a3a89ca8ee24 clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid a3d66718-b2cf-459c-b229-a3a89ca8ee24 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid a3d66718-b2cf-459c-b229-a3a89ca8ee24 messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 4ae66123-d075-42c4-948b-a936ac7cef1d clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 4ae66123-d075-42c4-948b-a936ac7cef1d clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 4ae66123-d075-42c4-948b-a936ac7cef1d clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 4ae66123-d075-42c4-948b-a936ac7cef1d clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 4ae66123-d075-42c4-948b-a936ac7cef1d clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 4ae66123-d075-42c4-948b-a936ac7cef1d clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 4ae66123-d075-42c4-948b-a936ac7cef1d clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 4ae66123-d075-42c4-948b-a936ac7cef1d clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid 4ae66123-d075-42c4-948b-a936ac7cef1d messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 40264269-1a01-4002-b030-a0193f47ec6c clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 40264269-1a01-4002-b030-a0193f47ec6c clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 40264269-1a01-4002-b030-a0193f47ec6c clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 40264269-1a01-4002-b030-a0193f47ec6c clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 40264269-1a01-4002-b030-a0193f47ec6c clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 40264269-1a01-4002-b030-a0193f47ec6c clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 40264269-1a01-4002-b030-a0193f47ec6c clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 40264269-1a01-4002-b030-a0193f47ec6c clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid 40264269-1a01-4002-b030-a0193f47ec6c messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 5a47fd1a-8e7f-4e1d-b2c6-e020701f185d clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 5a47fd1a-8e7f-4e1d-b2c6-e020701f185d clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 5a47fd1a-8e7f-4e1d-b2c6-e020701f185d clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 5a47fd1a-8e7f-4e1d-b2c6-e020701f185d clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 5a47fd1a-8e7f-4e1d-b2c6-e020701f185d clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 5a47fd1a-8e7f-4e1d-b2c6-e020701f185d clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 5a47fd1a-8e7f-4e1d-b2c6-e020701f185d clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 5a47fd1a-8e7f-4e1d-b2c6-e020701f185d clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid 5a47fd1a-8e7f-4e1d-b2c6-e020701f185d messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 624a3cf7-031d-4dba-bd2a-7d3ed4d25b23 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 624a3cf7-031d-4dba-bd2a-7d3ed4d25b23 clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 624a3cf7-031d-4dba-bd2a-7d3ed4d25b23 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 624a3cf7-031d-4dba-bd2a-7d3ed4d25b23 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 624a3cf7-031d-4dba-bd2a-7d3ed4d25b23 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 624a3cf7-031d-4dba-bd2a-7d3ed4d25b23 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 624a3cf7-031d-4dba-bd2a-7d3ed4d25b23 clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 624a3cf7-031d-4dba-bd2a-7d3ed4d25b23 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid 624a3cf7-031d-4dba-bd2a-7d3ed4d25b23 messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f1b08400-31bc-43c4-8c71-ba4d5331d8e9 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f1b08400-31bc-43c4-8c71-ba4d5331d8e9 clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f1b08400-31bc-43c4-8c71-ba4d5331d8e9 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f1b08400-31bc-43c4-8c71-ba4d5331d8e9 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f1b08400-31bc-43c4-8c71-ba4d5331d8e9 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f1b08400-31bc-43c4-8c71-ba4d5331d8e9 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f1b08400-31bc-43c4-8c71-ba4d5331d8e9 clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f1b08400-31bc-43c4-8c71-ba4d5331d8e9 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid f1b08400-31bc-43c4-8c71-ba4d5331d8e9 messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 71fec52a-2efc-4b24-a634-0c80af595d61 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 71fec52a-2efc-4b24-a634-0c80af595d61 clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 71fec52a-2efc-4b24-a634-0c80af595d61 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 71fec52a-2efc-4b24-a634-0c80af595d61 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 71fec52a-2efc-4b24-a634-0c80af595d61 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 71fec52a-2efc-4b24-a634-0c80af595d61 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 71fec52a-2efc-4b24-a634-0c80af595d61 clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 71fec52a-2efc-4b24-a634-0c80af595d61 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid 71fec52a-2efc-4b24-a634-0c80af595d61 messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 7047b793-5665-48d6-a4a8-7c63f8d68de0 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 7047b793-5665-48d6-a4a8-7c63f8d68de0 clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 7047b793-5665-48d6-a4a8-7c63f8d68de0 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 7047b793-5665-48d6-a4a8-7c63f8d68de0 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 7047b793-5665-48d6-a4a8-7c63f8d68de0 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 7047b793-5665-48d6-a4a8-7c63f8d68de0 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 7047b793-5665-48d6-a4a8-7c63f8d68de0 clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 7047b793-5665-48d6-a4a8-7c63f8d68de0 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid 7047b793-5665-48d6-a4a8-7c63f8d68de0 messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 8576e786-e789-4979-aab3-a0e5618c42c1 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 8576e786-e789-4979-aab3-a0e5618c42c1 clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 8576e786-e789-4979-aab3-a0e5618c42c1 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 8576e786-e789-4979-aab3-a0e5618c42c1 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 8576e786-e789-4979-aab3-a0e5618c42c1 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 8576e786-e789-4979-aab3-a0e5618c42c1 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 8576e786-e789-4979-aab3-a0e5618c42c1 clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 8576e786-e789-4979-aab3-a0e5618c42c1 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid 8576e786-e789-4979-aab3-a0e5618c42c1 messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid e88cd524-f736-4efd-9dd1-d0d9b16bba57 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid e88cd524-f736-4efd-9dd1-d0d9b16bba57 clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid e88cd524-f736-4efd-9dd1-d0d9b16bba57 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid e88cd524-f736-4efd-9dd1-d0d9b16bba57 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid e88cd524-f736-4efd-9dd1-d0d9b16bba57 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid e88cd524-f736-4efd-9dd1-d0d9b16bba57 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid e88cd524-f736-4efd-9dd1-d0d9b16bba57 clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid e88cd524-f736-4efd-9dd1-d0d9b16bba57 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid e88cd524-f736-4efd-9dd1-d0d9b16bba57 messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 1bafec40-ab6a-46d7-9a6d-9b7a011a10a7 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 1bafec40-ab6a-46d7-9a6d-9b7a011a10a7 clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 1bafec40-ab6a-46d7-9a6d-9b7a011a10a7 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 1bafec40-ab6a-46d7-9a6d-9b7a011a10a7 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 1bafec40-ab6a-46d7-9a6d-9b7a011a10a7 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 1bafec40-ab6a-46d7-9a6d-9b7a011a10a7 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 1bafec40-ab6a-46d7-9a6d-9b7a011a10a7 clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 1bafec40-ab6a-46d7-9a6d-9b7a011a10a7 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid 1bafec40-ab6a-46d7-9a6d-9b7a011a10a7 messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 7c0c1a3c-1ba5-4f32-bb1b-28e67aa5b52b clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 7c0c1a3c-1ba5-4f32-bb1b-28e67aa5b52b clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 7c0c1a3c-1ba5-4f32-bb1b-28e67aa5b52b clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 7c0c1a3c-1ba5-4f32-bb1b-28e67aa5b52b clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 7c0c1a3c-1ba5-4f32-bb1b-28e67aa5b52b clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 7c0c1a3c-1ba5-4f32-bb1b-28e67aa5b52b clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 7c0c1a3c-1ba5-4f32-bb1b-28e67aa5b52b clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 7c0c1a3c-1ba5-4f32-bb1b-28e67aa5b52b clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid 7c0c1a3c-1ba5-4f32-bb1b-28e67aa5b52b messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 21dc887a-4f60-45ce-b2a2-9d89f7bac853 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 21dc887a-4f60-45ce-b2a2-9d89f7bac853 clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 21dc887a-4f60-45ce-b2a2-9d89f7bac853 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 21dc887a-4f60-45ce-b2a2-9d89f7bac853 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 21dc887a-4f60-45ce-b2a2-9d89f7bac853 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 21dc887a-4f60-45ce-b2a2-9d89f7bac853 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 21dc887a-4f60-45ce-b2a2-9d89f7bac853 clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 21dc887a-4f60-45ce-b2a2-9d89f7bac853 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid 21dc887a-4f60-45ce-b2a2-9d89f7bac853 messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 6d4311c8-b564-4607-81e1-9db3ce3c51d1 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 6d4311c8-b564-4607-81e1-9db3ce3c51d1 clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 6d4311c8-b564-4607-81e1-9db3ce3c51d1 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 6d4311c8-b564-4607-81e1-9db3ce3c51d1 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 6d4311c8-b564-4607-81e1-9db3ce3c51d1 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 6d4311c8-b564-4607-81e1-9db3ce3c51d1 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 6d4311c8-b564-4607-81e1-9db3ce3c51d1 clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 6d4311c8-b564-4607-81e1-9db3ce3c51d1 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid 6d4311c8-b564-4607-81e1-9db3ce3c51d1 messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid e95893a4-7d34-4544-81fe-91a948ca5969 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid e95893a4-7d34-4544-81fe-91a948ca5969 clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid e95893a4-7d34-4544-81fe-91a948ca5969 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid e95893a4-7d34-4544-81fe-91a948ca5969 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid e95893a4-7d34-4544-81fe-91a948ca5969 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid e95893a4-7d34-4544-81fe-91a948ca5969 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid e95893a4-7d34-4544-81fe-91a948ca5969 clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid e95893a4-7d34-4544-81fe-91a948ca5969 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid e95893a4-7d34-4544-81fe-91a948ca5969 messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 42951161-149c-4628-8be3-21871d92efa3 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 42951161-149c-4628-8be3-21871d92efa3 clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 42951161-149c-4628-8be3-21871d92efa3 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 42951161-149c-4628-8be3-21871d92efa3 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 42951161-149c-4628-8be3-21871d92efa3 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 42951161-149c-4628-8be3-21871d92efa3 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 42951161-149c-4628-8be3-21871d92efa3 clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 42951161-149c-4628-8be3-21871d92efa3 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid 42951161-149c-4628-8be3-21871d92efa3 messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 15178693-3359-4424-a323-fb975ac5ed46 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 15178693-3359-4424-a323-fb975ac5ed46 clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 15178693-3359-4424-a323-fb975ac5ed46 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 15178693-3359-4424-a323-fb975ac5ed46 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 15178693-3359-4424-a323-fb975ac5ed46 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 15178693-3359-4424-a323-fb975ac5ed46 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 15178693-3359-4424-a323-fb975ac5ed46 clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 15178693-3359-4424-a323-fb975ac5ed46 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid 15178693-3359-4424-a323-fb975ac5ed46 messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 1b0c4587-fdf1-45c0-b75c-0d73ed8741de clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 1b0c4587-fdf1-45c0-b75c-0d73ed8741de clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 1b0c4587-fdf1-45c0-b75c-0d73ed8741de clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 1b0c4587-fdf1-45c0-b75c-0d73ed8741de clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 1b0c4587-fdf1-45c0-b75c-0d73ed8741de clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 1b0c4587-fdf1-45c0-b75c-0d73ed8741de clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 1b0c4587-fdf1-45c0-b75c-0d73ed8741de clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 1b0c4587-fdf1-45c0-b75c-0d73ed8741de clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid 1b0c4587-fdf1-45c0-b75c-0d73ed8741de messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 98798b72-f4f0-488c-a9d1-c4ccb5b04f4c clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 98798b72-f4f0-488c-a9d1-c4ccb5b04f4c clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 98798b72-f4f0-488c-a9d1-c4ccb5b04f4c clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 98798b72-f4f0-488c-a9d1-c4ccb5b04f4c clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 98798b72-f4f0-488c-a9d1-c4ccb5b04f4c clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 98798b72-f4f0-488c-a9d1-c4ccb5b04f4c clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 98798b72-f4f0-488c-a9d1-c4ccb5b04f4c clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 98798b72-f4f0-488c-a9d1-c4ccb5b04f4c clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid 98798b72-f4f0-488c-a9d1-c4ccb5b04f4c messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f364269b-7b24-4a9e-95a1-97bd5a7a466d clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f364269b-7b24-4a9e-95a1-97bd5a7a466d clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f364269b-7b24-4a9e-95a1-97bd5a7a466d clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f364269b-7b24-4a9e-95a1-97bd5a7a466d clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f364269b-7b24-4a9e-95a1-97bd5a7a466d clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f364269b-7b24-4a9e-95a1-97bd5a7a466d clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f364269b-7b24-4a9e-95a1-97bd5a7a466d clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f364269b-7b24-4a9e-95a1-97bd5a7a466d clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid f364269b-7b24-4a9e-95a1-97bd5a7a466d messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 23cea9d2-9f70-40ec-870f-886a6cabc583 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 23cea9d2-9f70-40ec-870f-886a6cabc583 clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 23cea9d2-9f70-40ec-870f-886a6cabc583 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 23cea9d2-9f70-40ec-870f-886a6cabc583 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 23cea9d2-9f70-40ec-870f-886a6cabc583 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 23cea9d2-9f70-40ec-870f-886a6cabc583 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 23cea9d2-9f70-40ec-870f-886a6cabc583 clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 23cea9d2-9f70-40ec-870f-886a6cabc583 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid 23cea9d2-9f70-40ec-870f-886a6cabc583 messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid d4c9a3d6-4947-4ba6-8f77-e7fe20045ea6 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid d4c9a3d6-4947-4ba6-8f77-e7fe20045ea6 clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid d4c9a3d6-4947-4ba6-8f77-e7fe20045ea6 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid d4c9a3d6-4947-4ba6-8f77-e7fe20045ea6 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid d4c9a3d6-4947-4ba6-8f77-e7fe20045ea6 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid d4c9a3d6-4947-4ba6-8f77-e7fe20045ea6 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid d4c9a3d6-4947-4ba6-8f77-e7fe20045ea6 clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid d4c9a3d6-4947-4ba6-8f77-e7fe20045ea6 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid d4c9a3d6-4947-4ba6-8f77-e7fe20045ea6 messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f6c02ef1-bb2d-4977-aa2d-f6fb37a2eb67 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f6c02ef1-bb2d-4977-aa2d-f6fb37a2eb67 clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f6c02ef1-bb2d-4977-aa2d-f6fb37a2eb67 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f6c02ef1-bb2d-4977-aa2d-f6fb37a2eb67 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f6c02ef1-bb2d-4977-aa2d-f6fb37a2eb67 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f6c02ef1-bb2d-4977-aa2d-f6fb37a2eb67 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f6c02ef1-bb2d-4977-aa2d-f6fb37a2eb67 clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f6c02ef1-bb2d-4977-aa2d-f6fb37a2eb67 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid f6c02ef1-bb2d-4977-aa2d-f6fb37a2eb67 messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 1cca6604-974e-4f31-b3a8-37cfc8d4a310 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 1cca6604-974e-4f31-b3a8-37cfc8d4a310 clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 1cca6604-974e-4f31-b3a8-37cfc8d4a310 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 1cca6604-974e-4f31-b3a8-37cfc8d4a310 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 1cca6604-974e-4f31-b3a8-37cfc8d4a310 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 1cca6604-974e-4f31-b3a8-37cfc8d4a310 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 1cca6604-974e-4f31-b3a8-37cfc8d4a310 clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 1cca6604-974e-4f31-b3a8-37cfc8d4a310 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid 1cca6604-974e-4f31-b3a8-37cfc8d4a310 messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid b02f2a80-35c9-42d8-ac8e-09e129da25de clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid b02f2a80-35c9-42d8-ac8e-09e129da25de clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid b02f2a80-35c9-42d8-ac8e-09e129da25de clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid b02f2a80-35c9-42d8-ac8e-09e129da25de clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid b02f2a80-35c9-42d8-ac8e-09e129da25de clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid b02f2a80-35c9-42d8-ac8e-09e129da25de clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid b02f2a80-35c9-42d8-ac8e-09e129da25de clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid b02f2a80-35c9-42d8-ac8e-09e129da25de clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid b02f2a80-35c9-42d8-ac8e-09e129da25de messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 1052875d-177e-4cb7-a1e9-6338921c4dc3 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 1052875d-177e-4cb7-a1e9-6338921c4dc3 clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 1052875d-177e-4cb7-a1e9-6338921c4dc3 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 1052875d-177e-4cb7-a1e9-6338921c4dc3 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 1052875d-177e-4cb7-a1e9-6338921c4dc3 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 1052875d-177e-4cb7-a1e9-6338921c4dc3 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 1052875d-177e-4cb7-a1e9-6338921c4dc3 clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 1052875d-177e-4cb7-a1e9-6338921c4dc3 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid 1052875d-177e-4cb7-a1e9-6338921c4dc3 messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 75465a0a-af20-405e-874f-3d73bf81d3d9 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 75465a0a-af20-405e-874f-3d73bf81d3d9 clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 75465a0a-af20-405e-874f-3d73bf81d3d9 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 75465a0a-af20-405e-874f-3d73bf81d3d9 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 75465a0a-af20-405e-874f-3d73bf81d3d9 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 75465a0a-af20-405e-874f-3d73bf81d3d9 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 75465a0a-af20-405e-874f-3d73bf81d3d9 clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 75465a0a-af20-405e-874f-3d73bf81d3d9 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid 75465a0a-af20-405e-874f-3d73bf81d3d9 messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 221ee508-01b8-4893-9468-5cd7f5caf9a9 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 221ee508-01b8-4893-9468-5cd7f5caf9a9 clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 221ee508-01b8-4893-9468-5cd7f5caf9a9 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 221ee508-01b8-4893-9468-5cd7f5caf9a9 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 221ee508-01b8-4893-9468-5cd7f5caf9a9 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 221ee508-01b8-4893-9468-5cd7f5caf9a9 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 221ee508-01b8-4893-9468-5cd7f5caf9a9 clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid 221ee508-01b8-4893-9468-5cd7f5caf9a9 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid 221ee508-01b8-4893-9468-5cd7f5caf9a9 messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f72f6c67-469c-490f-83cc-ff82673fc1f3 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f72f6c67-469c-490f-83cc-ff82673fc1f3 clock.PostConditioning.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f72f6c67-469c-490f-83cc-ff82673fc1f3 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f72f6c67-469c-490f-83cc-ff82673fc1f3 clock.Routing.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f72f6c67-469c-490f-83cc-ff82673fc1f3 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f72f6c67-469c-490f-83cc-ff82673fc1f3 clock.eGRPC.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f72f6c67-469c-490f-83cc-ff82673fc1f3 clock.Construction.area.total
[04/21 19:56:31    272s] <CMD> ::um::get_metric -raw -id current -uuid f72f6c67-469c-490f-83cc-ff82673fc1f3 clock.Implementation.area.total
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid f72f6c67-469c-490f-83cc-ff82673fc1f3 messages.instant -exclude_inherited
[04/21 19:56:31    272s] <CMD> um::get_metric -id current -uuid bab2e9d0-4958-4268-a67c-b529e5676ff7 messages.instant -exclude_inherited
[04/21 19:56:31    272s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/21 19:56:31    272s] UM:          94.88             97          0.000 ns          0.000 ns  post_ROUTE
[04/21 19:56:31    272s] <CMD> saveDesign DBS/postroute.enc
[04/21 19:56:31    272s] The in-memory database contained RC information but was not saved. To save 
[04/21 19:56:31    272s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[04/21 19:56:31    272s] so it should only be saved when it is really desired.
[04/21 19:56:31    272s] #% Begin save design ... (date=04/21 19:56:31, mem=3096.5M)
[04/21 19:56:31    272s] INFO: Current data have to be saved into a temporary db: 'postroute.enc.dat.tmp' first. It will be renamed to the correct name 'postroute.enc.dat' after the old db was deleted.
[04/21 19:56:31    272s] % Begin Save ccopt configuration ... (date=04/21 19:56:31, mem=3096.5M)
[04/21 19:56:31    272s] % End Save ccopt configuration ... (date=04/21 19:56:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=3097.0M, current mem=3097.0M)
[04/21 19:56:31    272s] % Begin Save netlist data ... (date=04/21 19:56:31, mem=3097.0M)
[04/21 19:56:31    272s] Writing Binary DB to DBS/postroute.enc.dat.tmp/ATmega328pb.v.bin in single-threaded mode...
[04/21 19:56:31    272s] % End Save netlist data ... (date=04/21 19:56:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=3097.0M, current mem=3097.0M)
[04/21 19:56:31    272s] Saving symbol-table file ...
[04/21 19:56:31    272s] Saving congestion map file DBS/postroute.enc.dat.tmp/ATmega328pb.route.congmap.gz ...
[04/21 19:56:31    272s] % Begin Save AAE data ... (date=04/21 19:56:31, mem=3097.0M)
[04/21 19:56:31    272s] Saving AAE Data ...
[04/21 19:56:31    272s] % End Save AAE data ... (date=04/21 19:56:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=3097.0M, current mem=3097.0M)
[04/21 19:56:31    272s] Saving preference file DBS/postroute.enc.dat.tmp/gui.pref.tcl ...
[04/21 19:56:31    272s] Saving mode setting ...
[04/21 19:56:31    272s] Saving root attributes to be loaded post write_db ...
[04/21 19:56:31    272s] Saving global file ...
[04/21 19:56:31    272s] Saving root attributes to be loaded previous write_db ...
[04/21 19:56:32    272s] % Begin Save floorplan data ... (date=04/21 19:56:32, mem=3111.2M)
[04/21 19:56:32    272s] Saving floorplan file ...
[04/21 19:56:32    272s] % End Save floorplan data ... (date=04/21 19:56:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=3111.2M, current mem=3111.2M)
[04/21 19:56:32    272s] Saving PG file DBS/postroute.enc.dat.tmp/ATmega328pb.pg.gz, version#2, (Created by Innovus v23.30-p003_1 on Mon Apr 21 19:56:32 2025)
[04/21 19:56:32    272s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3548.2M) ***
[04/21 19:56:32    272s] *info - save blackBox cells to lef file DBS/postroute.enc.dat.tmp/ATmega328pb.bbox.lef
[04/21 19:56:32    272s] Saving Drc markers ...
[04/21 19:56:32    272s] ... No Drc file written since there is no markers found.
[04/21 19:56:32    272s] % Begin Save placement data ... (date=04/21 19:56:32, mem=3111.2M)
[04/21 19:56:32    272s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/21 19:56:32    272s] Save Adaptive View Pruning View Names to Binary file
[04/21 19:56:32    272s] view_ss_v1p08_125c
[04/21 19:56:32    272s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3551.2M) ***
[04/21 19:56:32    273s] % End Save placement data ... (date=04/21 19:56:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=3111.2M, current mem=3111.2M)
[04/21 19:56:32    273s] % Begin Save routing data ... (date=04/21 19:56:32, mem=3111.2M)
[04/21 19:56:32    273s] Saving route file ...
[04/21 19:56:32    273s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=3548.2M) ***
[04/21 19:56:32    273s] % End Save routing data ... (date=04/21 19:56:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=3111.2M, current mem=3111.2M)
[04/21 19:56:32    273s] Saving property file DBS/postroute.enc.dat.tmp/ATmega328pb.prop
[04/21 19:56:32    273s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3551.2M) ***
[04/21 19:56:32    273s] #Saving pin access data to file DBS/postroute.enc.dat.tmp/ATmega328pb.apa ...
[04/21 19:56:32    273s] #
[04/21 19:56:32    273s] % Begin Save power constraints data ... (date=04/21 19:56:32, mem=3111.2M)
[04/21 19:56:32    273s] % End Save power constraints data ... (date=04/21 19:56:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=3111.2M, current mem=3111.2M)
[04/21 19:56:32    273s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[04/21 19:56:32    273s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[04/21 19:56:32    273s] Generated self-contained design postroute.enc.dat.tmp
[04/21 19:56:32    273s] #% End save design ... (date=04/21 19:56:32, total cpu=0:00:01.4, real=0:00:01.0, peak res=3112.0M, current mem=3112.0M)
[04/21 19:56:32    273s] *** Message Summary: 0 warning(s), 0 error(s)
[04/21 19:56:32    273s] 
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name *.drc
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name *.drc.layer:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name *.drc.layer:*.type:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name *.drc.type:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name check.drc
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name check.drc.antenna
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name check.place.*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.area.buffer
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.area.clkgate
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.area.inverter
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.area.logic
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.area.nonicg
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.area.total
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.area_distribution.buffer.base_cell:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.area_distribution.clkgate.base_cell:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.area_distribution.inverter.base_cell:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.area_distribution.logic.base_cell:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.area_distribution.nonicg.base_cell:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.buffer_depth_constraint.skew_group:*.*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.capacitance.gate.leaf
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.capacitance.gate.top
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.capacitance.gate.trunk
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.capacitance.sink.*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.capacitance.total.leaf
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.capacitance.total.top
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.capacitance.total.trunk
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.capacitance.wire.leaf
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.capacitance.wire.top
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.capacitance.wire.trunk
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.drv.nets.capacitance.*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.drv.nets.capacitance.count
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.drv.nets.capacitance.max
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.drv.nets.fanout.*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.drv.nets.fanout.count
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.drv.nets.fanout.max
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.drv.nets.length.*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.drv.nets.length.count
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.drv.nets.length.max
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.drv.nets.remaining
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.drv.nets.resistance.*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.drv.nets.resistance.count
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.drv.nets.resistance.max
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.drv.nets.unfixable
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.halo.clock_tree:*.count
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.halo.clock_tree:*.violations
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.instances.buffer
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.instances.buffer.creator.*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.instances.clkgate
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.instances.inverter
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.instances.inverter.creator.*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.instances.logic
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.instances.nonicg
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.instances.total
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.instances_distribution.buffer.base_cell:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.instances_distribution.clkgate.base_cell:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.instances_distribution.inverter.base_cell:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.instances_distribution.logic.base_cell:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.instances_distribution.nonicg.base_cell:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.latency.primary_reporting_skew_group.primary_half_corner.*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.latency.skew_group:*.delay_corner:*.early.*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.latency.skew_group:*.delay_corner:*.late.*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.nets.length.leaf
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.nets.length.top
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.nets.length.total
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.nets.length.trunk
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.skew.primary_reporting_skew_group.primary_half_corner.*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.gate
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.skew_band.*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.target
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.target_met
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.total
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.wire
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.gate
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.skew_band.*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.target
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.target_met
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.total
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.wire
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.stage_depth_constraint.*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.transition.auto_target.delay_corner:*.early.clock_tree:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.transition.auto_target.delay_corner:*.late.clock_tree:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.leaf.*.*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.leaf.*.max
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.top.*.*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.top.*.max
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.trunk.*.*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.trunk.*.max
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.early.leaf.clock_tree:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.early.top.clock_tree:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.early.trunk.clock_tree:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.late.leaf.clock_tree:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.late.top.clock_tree:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.late.trunk.clock_tree:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.transition.target.primary_half_corner.leaf.*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.transition.target.primary_half_corner.top.*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name clock.transition.target.primary_half_corner.trunk.*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.area
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.area.always_on
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.area.blackbox
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.area.buffer
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.area.combinatorial
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.area.hinst:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.area.icg
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.area.inverter
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.area.io
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.area.isolation
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.area.latch
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.area.level_shifter
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.area.logical
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.area.macro
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.area.physical
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.area.power_switch
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.area.register
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.area.std_cell
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.area.vth:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.area.vth:*.ratio
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.blockage.image
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.blockages.place.area
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.blockages.route.area
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.blockages.route.area.layer:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.congestion.hotspot.max
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.congestion.hotspot.total
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.density
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.floorplan.image
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.hotspot.image
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.instances
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.instances.always_on
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.instances.blackbox
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.instances.buffer
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.instances.combinatorial
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.instances.hinst:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.instances.icg
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.instances.inverter
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.instances.io
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.instances.isolation
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.instances.latch
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.instances.level_shifter
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.instances.logical
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.instances.macro
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.instances.physical
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.instances.power_switch
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.instances.register
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.instances.std_cell
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.instances.vth:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.instances.vth:*.ratio
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.macro.image
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.multibit.*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.name
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.place.drc.image
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name design.route.drc.image
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name flow.cputime
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name flow.cputime.total
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name flow.last_child_snapshot
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name flow.log
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name flow.machine
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name flow.machine.cpu.frequency
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name flow.machine.cpu.model
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name flow.machine.cpu.number
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name flow.machine.hostname
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name flow.machine.load
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name flow.machine.memory.free
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name flow.machine.memory.total
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name flow.machine.os
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name flow.machine.swap.free
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name flow.machine.swap.total
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name flow.memory
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name flow.memory.resident
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name flow.memory.resident.peak
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name flow.realtime
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name flow.realtime.total
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name flow.root_config
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name flow.run_directory
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name flow.run_tag
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name flow.step.tcl
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name flow.template.feature_enabled
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name flow.template.type
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name flow.tool_list
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name flow.user
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name flowtool.status
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name messages
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name name
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name power
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name power.clock
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name power.domains.image
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name power.giga_opt.internal
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name power.giga_opt.leakage
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name power.giga_opt.switching
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name power.giga_opt.total
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name power.giga_opt.view
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name power.hinst:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name power.intent.image
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name power.internal
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name power.internal.hinst:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name power.internal.type:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name power.leakage
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name power.leakage.hinst:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name power.leakage.type:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name power.switching
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name power.switching.hinst:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name power.switching.type:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name route.constraints.expansion_ratio
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name route.constraints.expansion_ratio.source:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name route.constraints.expansion_ratio.source:OPT_LA
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name route.constraints.layer
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name route.constraints.layer.adherence
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name route.constraints.layer.adherence.layer:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name route.constraints.layer.adherence.source:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name route.constraints.layer.adherence.source:*.layer:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name route.constraints.layer.adherence.source:OPT_LA
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name route.constraints.layer.adherence.source:OPT_LA.layer:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name route.constraints.layer.layer:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name route.constraints.layer.small_nets
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name route.constraints.layer.small_nets.source:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name route.constraints.layer.small_nets.source:OPT_LA
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name route.constraints.layer.source:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name route.constraints.layer.source:*.layer:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name route.constraints.layer.source:OPT_LA
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name route.constraints.layer.source:OPT_LA.layer:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name route.constraints.via_pillar.driver.layer.layer:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name route.constraints.via_pillar.driver.layer.svr:*.layer:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name route.constraints.via_pillar.driver.type:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name route.constraints.via_pillar.driver.type:*.svr:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name route.constraints.via_pillar.routing_cost
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name route.constraints.via_pillar.routing_cost.svr:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name route.drc
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name route.drc.antenna
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name route.drc.layer:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name route.map.*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name route.overflow
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name route.overflow.horizontal
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name route.overflow.layer:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name route.overflow.vertical
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name route.shielding.*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name route.via
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name route.via.layer:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name route.via.multicut
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name route.via.multicut.layer:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name route.via.multicut.percentage
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name route.via.singlecut
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name route.via.singlecut.layer:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name route.via.singlecut.percentage
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name route.via.total
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name route.wirelength
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.drv.max_cap.total
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.drv.max_cap.worst
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.drv.max_fanout.total
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.drv.max_fanout.worst
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.drv.max_length.total
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.drv.max_length.worst
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.drv.max_tran.total
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.drv.max_tran.worst
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.hold.feps
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.hold.feps.analysis_view:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.hold.feps.path_group:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.hold.feps.path_group:*.analysis_view:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.hold.feps.path_group:reg2reg
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.hold.histogram
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.hold.histogram.views
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.hold.tns
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.hold.tns.analysis_view:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.hold.tns.path_group:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.hold.tns.path_group:*.analysis_view:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.hold.tns.path_group:reg2reg
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.hold.type
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.hold.wns
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.hold.wns.analysis_view:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.hold.wns.path_group:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.hold.wns.path_group:*.analysis_view:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.hold.wns.path_group:reg2reg
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.feps
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.feps.analysis_view:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.feps.analysis_view:*.clock:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.feps.clock:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.tns
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.tns.analysis_view:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.tns.analysis_view:*.clock:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.tns.clock:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.wns
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.wns.analysis_view:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.wns.analysis_view:*.clock:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.wns.clock:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.feps
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.feps.analysis_view:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.feps.analysis_view:*.clock:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.feps.clock:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.tns
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.tns.analysis_view:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.tns.analysis_view:*.clock:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.tns.clock:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns.analysis_view:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns.clock:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.setup.feps
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.setup.feps.analysis_view:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.setup.feps.path_group:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.setup.feps.path_group:*.analysis_view:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.setup.feps.path_group:reg2reg
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.setup.histogram
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.setup.histogram.views
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.setup.tns
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.setup.tns.analysis_view:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.setup.tns.path_group:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.setup.tns.path_group:*.analysis_view:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.setup.tns.path_group:reg2reg
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.setup.type
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.setup.wns
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.setup.wns.analysis_view:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.setup.wns.path_group:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.setup.wns.path_group:*.analysis_view:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.setup.wns.path_group:reg2reg
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.si.double_clocking.analysis_view:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.si.double_clocking.frequency_violations.analysis_view:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.si.double_clocking.report_file.analysis_view:*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.si.glitches
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name timing.si.noise
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name transition.*
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name transition.count
[04/21 19:56:32    273s] <CMD> um::get_metric_definition -name transition.max
[04/21 19:56:32    273s] <CMD> um::get_metric_header -name run_name -id current
[04/21 19:56:32    273s] <CMD> um::get_metric design.name -id current
[04/21 19:56:32    273s] <CMD> um::set_metric_header -name run_name -value {current ATmega328pb} -id current
[04/21 19:56:32    273s] <CMD> um::delete_metric_header -name run_name -id current
[04/21 19:56:32    273s] <CMD> saveDesign routed.enc
[04/21 19:56:32    273s] The in-memory database contained RC information but was not saved. To save 
[04/21 19:56:32    273s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[04/21 19:56:32    273s] so it should only be saved when it is really desired.
[04/21 19:56:33    273s] #% Begin save design ... (date=04/21 19:56:32, mem=3112.7M)
[04/21 19:56:33    273s] % Begin Save ccopt configuration ... (date=04/21 19:56:33, mem=3112.7M)
[04/21 19:56:33    273s] % End Save ccopt configuration ... (date=04/21 19:56:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=3112.7M, current mem=3112.7M)
[04/21 19:56:33    273s] % Begin Save netlist data ... (date=04/21 19:56:33, mem=3112.7M)
[04/21 19:56:33    273s] Writing Binary DB to routed.enc.dat/ATmega328pb.v.bin in single-threaded mode...
[04/21 19:56:33    273s] % End Save netlist data ... (date=04/21 19:56:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=3112.7M, current mem=3112.7M)
[04/21 19:56:33    273s] Saving symbol-table file ...
[04/21 19:56:33    273s] Saving congestion map file routed.enc.dat/ATmega328pb.route.congmap.gz ...
[04/21 19:56:33    273s] % Begin Save AAE data ... (date=04/21 19:56:33, mem=3112.7M)
[04/21 19:56:33    273s] Saving AAE Data ...
[04/21 19:56:33    273s] % End Save AAE data ... (date=04/21 19:56:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=3112.7M, current mem=3112.7M)
[04/21 19:56:33    273s] Saving preference file routed.enc.dat/gui.pref.tcl ...
[04/21 19:56:33    274s] Saving mode setting ...
[04/21 19:56:33    274s] Saving root attributes to be loaded post write_db ...
[04/21 19:56:33    274s] Saving global file ...
[04/21 19:56:33    274s] Saving root attributes to be loaded previous write_db ...
[04/21 19:56:33    274s] % Begin Save floorplan data ... (date=04/21 19:56:33, mem=3112.8M)
[04/21 19:56:33    274s] Saving floorplan file ...
[04/21 19:56:33    274s] % End Save floorplan data ... (date=04/21 19:56:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=3112.8M, current mem=3112.8M)
[04/21 19:56:33    274s] Saving PG file routed.enc.dat/ATmega328pb.pg.gz, version#2, (Created by Innovus v23.30-p003_1 on Mon Apr 21 19:56:33 2025)
[04/21 19:56:33    274s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3542.7M) ***
[04/21 19:56:33    274s] *info - save blackBox cells to lef file routed.enc.dat/ATmega328pb.bbox.lef
[04/21 19:56:33    274s] Saving Drc markers ...
[04/21 19:56:33    274s] ... No Drc file written since there is no markers found.
[04/21 19:56:34    274s] % Begin Save placement data ... (date=04/21 19:56:33, mem=3112.8M)
[04/21 19:56:34    274s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/21 19:56:34    274s] Save Adaptive View Pruning View Names to Binary file
[04/21 19:56:34    274s] view_ss_v1p08_125c
[04/21 19:56:34    274s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3545.7M) ***
[04/21 19:56:34    274s] % End Save placement data ... (date=04/21 19:56:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=3112.8M, current mem=3112.8M)
[04/21 19:56:34    274s] % Begin Save routing data ... (date=04/21 19:56:34, mem=3112.8M)
[04/21 19:56:34    274s] Saving route file ...
[04/21 19:56:34    274s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=3542.7M) ***
[04/21 19:56:34    274s] % End Save routing data ... (date=04/21 19:56:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=3112.8M, current mem=3112.8M)
[04/21 19:56:34    274s] Saving property file routed.enc.dat/ATmega328pb.prop
[04/21 19:56:34    274s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3545.7M) ***
[04/21 19:56:34    274s] #Saving pin access data to file routed.enc.dat/ATmega328pb.apa ...
[04/21 19:56:34    274s] #
[04/21 19:56:34    274s] % Begin Save power constraints data ... (date=04/21 19:56:34, mem=3112.8M)
[04/21 19:56:34    274s] % End Save power constraints data ... (date=04/21 19:56:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=3112.8M, current mem=3112.8M)
[04/21 19:56:34    274s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[04/21 19:56:34    274s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[04/21 19:56:34    274s] Generated self-contained design routed.enc.dat
[04/21 19:56:34    275s] #% End save design ... (date=04/21 19:56:34, total cpu=0:00:01.3, real=0:00:01.0, peak res=3112.8M, current mem=3112.8M)
[04/21 19:56:34    275s] *** Message Summary: 0 warning(s), 0 error(s)
[04/21 19:56:34    275s] 
[04/21 19:56:34    275s] <CMD> saveNetlist -includePowerGround -excludeLeafCell phy.pg.v -excludeTopCellPGPort VSW
[04/21 19:56:34    275s] **WARN: (IMPVL-157):	In the list for -excludeTopCellPGPort, 'VSW' is not a top-cell P/G port.
[04/21 19:56:34    275s] Writing Netlist "phy.pg.v" ...
[04/21 19:56:34    275s] Warning (Quiet mode): There are 6 terms not connected to  global special net.
[04/21 19:56:34    275s] **WARN: (IMPVL-504):	Tie-hi/low terms are not connected to global pg nets.
[04/21 19:56:34    275s] Warning (Quiet mode): There are 19806 pg terms not connected to  global special net.
[04/21 19:56:34    275s] **WARN: (IMPVL-505):	PG terms are not connected to global pg nets.
[04/21 19:56:34    275s] **WARN: (IMPVL-520):	P/G pin 'VPW' of instance 'FE_PHC474_AS2' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
[04/21 19:56:34    275s] Type 'man IMPVL-520' for more detail.
[04/21 19:56:34    275s] **WARN: (IMPVL-520):	P/G pin 'VNW' of instance 'FE_PHC474_AS2' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
[04/21 19:56:34    275s] Type 'man IMPVL-520' for more detail.
[04/21 19:56:34    275s] **WARN: (IMPVL-520):	P/G pin 'VPW' of instance 'FE_PHC473_Timer_Counter2_8_bit_inst_TCCRnB_temp_1' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
[04/21 19:56:34    275s] Type 'man IMPVL-520' for more detail.
[04/21 19:56:34    275s] **WARN: (IMPVL-520):	P/G pin 'VNW' of instance 'FE_PHC473_Timer_Counter2_8_bit_inst_TCCRnB_temp_1' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
[04/21 19:56:34    275s] Type 'man IMPVL-520' for more detail.
[04/21 19:56:34    275s] **WARN: (IMPVL-520):	P/G pin 'VPW' of instance 'FE_PHC472_Port_D_inst_IO_Port_D_inst_synchronizer_pinx_inst_d_latch_6' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
[04/21 19:56:34    275s] Type 'man IMPVL-520' for more detail.
[04/21 19:56:34    275s] **WARN: (IMPVL-520):	P/G pin 'VNW' of instance 'FE_PHC472_Port_D_inst_IO_Port_D_inst_synchronizer_pinx_inst_d_latch_6' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
[04/21 19:56:34    275s] Type 'man IMPVL-520' for more detail.
[04/21 19:56:34    275s] **WARN: (IMPVL-520):	P/G pin 'VPW' of instance 'FE_PHC471_ireset' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
[04/21 19:56:34    275s] Type 'man IMPVL-520' for more detail.
[04/21 19:56:34    275s] **WARN: (IMPVL-520):	P/G pin 'VNW' of instance 'FE_PHC471_ireset' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
[04/21 19:56:34    275s] Type 'man IMPVL-520' for more detail.
[04/21 19:56:34    275s] **WARN: (IMPVL-520):	P/G pin 'VPW' of instance 'FE_PHC470_AS2' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
[04/21 19:56:34    275s] Type 'man IMPVL-520' for more detail.
[04/21 19:56:34    275s] **WARN: (IMPVL-520):	P/G pin 'VNW' of instance 'FE_PHC470_AS2' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
[04/21 19:56:34    275s] Type 'man IMPVL-520' for more detail.
[04/21 19:56:34    275s] **WARN: (IMPVL-520):	P/G pin 'VPW' of instance 'FE_PHC469_AS2' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
[04/21 19:56:34    275s] Type 'man IMPVL-520' for more detail.
[04/21 19:56:34    275s] **WARN: (IMPVL-520):	P/G pin 'VNW' of instance 'FE_PHC469_AS2' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
[04/21 19:56:34    275s] Type 'man IMPVL-520' for more detail.
[04/21 19:56:34    275s] **WARN: (IMPVL-520):	P/G pin 'VPW' of instance 'FE_PHC468_AS2' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
[04/21 19:56:34    275s] Type 'man IMPVL-520' for more detail.
[04/21 19:56:34    275s] **WARN: (IMPVL-520):	P/G pin 'VNW' of instance 'FE_PHC468_AS2' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
[04/21 19:56:34    275s] Type 'man IMPVL-520' for more detail.
[04/21 19:56:34    275s] **WARN: (IMPVL-520):	P/G pin 'VPW' of instance 'FE_PHC467_AS2' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
[04/21 19:56:34    275s] Type 'man IMPVL-520' for more detail.
[04/21 19:56:34    275s] **WARN: (IMPVL-520):	P/G pin 'VNW' of instance 'FE_PHC467_AS2' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
[04/21 19:56:34    275s] Type 'man IMPVL-520' for more detail.
[04/21 19:56:34    275s] **WARN: (IMPVL-520):	P/G pin 'VPW' of instance 'FE_PHC466_AS2' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
[04/21 19:56:34    275s] Type 'man IMPVL-520' for more detail.
[04/21 19:56:34    275s] **WARN: (IMPVL-520):	P/G pin 'VNW' of instance 'FE_PHC466_AS2' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
[04/21 19:56:34    275s] Type 'man IMPVL-520' for more detail.
[04/21 19:56:34    275s] **WARN: (IMPVL-520):	P/G pin 'VPW' of instance 'FE_PHC465_AS2' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
[04/21 19:56:34    275s] Type 'man IMPVL-520' for more detail.
[04/21 19:56:34    275s] **WARN: (IMPVL-520):	P/G pin 'VNW' of instance 'FE_PHC465_AS2' is not connected to a power or ground net.  Use globalNetConnect to connect it to a power or ground net.  In a CPF-based flow, you can also use a create_global_connection command in the CPF to specify the connection.
[04/21 19:56:34    275s] Type 'man IMPVL-520' for more detail.
[04/21 19:56:34    275s] **WARN: (EMS-27):	Message (IMPVL-520) has exceeded the current message display limit of 20.
[04/21 19:56:34    275s] To increase the message display limit, refer to the product command reference manual.
[04/21 19:56:34    275s] Pwr name (VDD).
[04/21 19:56:34    275s] Gnd name (VSS).
[04/21 19:56:34    275s] 1 Pwr names and 1 Gnd names.
[04/21 19:56:34    275s] <CMD> saveNetlist phy.no_pg.v
[04/21 19:56:34    275s] Writing Netlist "phy.no_pg.v" ...
[04/21 19:56:34    275s] <CMD> verifyConnectivity
[04/21 19:56:34    275s] VERIFY_CONNECTIVITY use new engine.
[04/21 19:56:34    275s] 
[04/21 19:56:34    275s] ******** Start: VERIFY CONNECTIVITY ********
[04/21 19:56:34    275s] Start Time: Mon Apr 21 19:56:34 2025
[04/21 19:56:34    275s] 
[04/21 19:56:34    275s] Design Name: ATmega328pb
[04/21 19:56:34    275s] Database Units: 1000
[04/21 19:56:34    275s] Design Boundary: (0.0000, 0.0000) (424.3500, 416.5600)
[04/21 19:56:34    275s] Error Limit = 1000; Warning Limit = 50
[04/21 19:56:34    275s] Check all nets
[04/21 19:56:34    275s] **** 19:56:34 **** Processed 5000 nets.
[04/21 19:56:34    275s] **** 19:56:34 **** Processed 10000 nets.
[04/21 19:56:34    275s] Net VDD: has special routes with opens, dangling Wire.
[04/21 19:56:34    275s] Net VSS: has special routes with opens, dangling Wire.
[04/21 19:56:34    275s] 
[04/21 19:56:34    275s] Begin Summary 
[04/21 19:56:34    275s]     133 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
[04/21 19:56:34    275s]     254 Problem(s) (IMPVFC-94): The net has dangling wire(s).
[04/21 19:56:34    275s]     387 total info(s) created.
[04/21 19:56:34    275s] End Summary
[04/21 19:56:34    275s] 
[04/21 19:56:34    275s] End Time: Mon Apr 21 19:56:34 2025
[04/21 19:56:34    275s] Time Elapsed: 0:00:00.0
[04/21 19:56:34    275s] 
[04/21 19:56:34    275s] ******** End: VERIFY CONNECTIVITY ********
[04/21 19:56:34    275s]   Verification Complete : 387 Viols.  0 Wrngs.
[04/21 19:56:34    275s]   (CPU Time: 0:00:00.2  MEM: 0.000M)
[04/21 19:56:34    275s] 
[04/21 19:56:34    275s] <CMD> verify_drc
[04/21 19:56:34    275s] #-check_same_via_cell true               # bool, default=false, user setting
[04/21 19:56:34    275s]  *** Starting Verify DRC (MEM: 3545.7) ***
[04/21 19:56:34    275s] 
[04/21 19:56:34    275s]   VERIFY DRC ...... Starting Verification
[04/21 19:56:34    275s]   VERIFY DRC ...... Initializing
[04/21 19:56:34    275s]   VERIFY DRC ...... Deleting Existing Violations
[04/21 19:56:34    275s]   VERIFY DRC ...... Creating Sub-Areas
[04/21 19:56:34    275s]   VERIFY DRC ...... Using new threading
[04/21 19:56:34    275s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 142.560 139.920} 1 of 9
[04/21 19:56:35    275s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[04/21 19:56:35    275s]   VERIFY DRC ...... Sub-Area: {142.560 0.000 285.120 139.920} 2 of 9
[04/21 19:56:35    275s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[04/21 19:56:35    275s]   VERIFY DRC ...... Sub-Area: {285.120 0.000 424.350 139.920} 3 of 9
[04/21 19:56:35    275s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[04/21 19:56:35    275s]   VERIFY DRC ...... Sub-Area: {0.000 139.920 142.560 279.840} 4 of 9
[04/21 19:56:35    275s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[04/21 19:56:35    275s]   VERIFY DRC ...... Sub-Area: {142.560 139.920 285.120 279.840} 5 of 9
[04/21 19:56:35    275s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[04/21 19:56:35    275s]   VERIFY DRC ...... Sub-Area: {285.120 139.920 424.350 279.840} 6 of 9
[04/21 19:56:35    275s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[04/21 19:56:35    275s]   VERIFY DRC ...... Sub-Area: {0.000 279.840 142.560 416.560} 7 of 9
[04/21 19:56:35    276s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[04/21 19:56:35    276s]   VERIFY DRC ...... Sub-Area: {142.560 279.840 285.120 416.560} 8 of 9
[04/21 19:56:35    276s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[04/21 19:56:35    276s]   VERIFY DRC ...... Sub-Area: {285.120 279.840 424.350 416.560} 9 of 9
[04/21 19:56:35    276s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[04/21 19:56:35    276s] 
[04/21 19:56:35    276s]   Verification Complete : 0 Viols.
[04/21 19:56:35    276s] 
[04/21 19:56:35    276s]  *** End Verify DRC (CPU TIME: 0:00:01.0  ELAPSED TIME: 0:00:01.0  MEM: 256.1M) ***
[04/21 19:56:35    276s] 
[04/21 19:56:35    276s] <CMD> write_power_intent phy.innovus.upf -1801
[04/21 19:56:35    276s] IEEE1801 power intent not loaded
[04/21 19:56:35    276s] <CMD> write_sdf -view view_ss_v1p08_125c ${TOP_DESIGN_NAME}_ss.sdf 
[04/21 19:56:35    276s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[04/21 19:56:36    276s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/21 19:56:36    276s] AAE_INFO: resetNetProps viewIdx 0 
[04/21 19:56:36    276s] AAE_INFO: resetNetProps viewIdx 1 
[04/21 19:56:36    276s] Starting SI iteration 1 using Infinite Timing Windows
[04/21 19:56:36    276s] #################################################################################
[04/21 19:56:36    276s] # Design Stage: PostRoute
[04/21 19:56:36    276s] # Design Name: ATmega328pb
[04/21 19:56:36    276s] # Design Mode: 90nm
[04/21 19:56:36    276s] # Analysis Mode: MMMC OCV 
[04/21 19:56:36    276s] # Parasitics Mode: SPEF/RCDB 
[04/21 19:56:36    276s] # Signoff Settings: SI On 
[04/21 19:56:36    276s] #################################################################################
[04/21 19:56:36    276s] AAE_INFO: 1 threads acquired from CTE.
[04/21 19:56:36    276s] Setting infinite Tws ...
[04/21 19:56:36    276s] First Iteration Infinite Tw... 
[04/21 19:56:36    276s] Topological Sorting (REAL = 0:00:00.0, MEM = 3824.1M, InitMEM = 3824.1M)
[04/21 19:56:36    276s] Start delay calculation (fullDC) (1 T). (MEM=3140.78)
[04/21 19:56:36    276s] End AAE Lib Interpolated Model. (MEM=3824.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:56:38    278s] Total number of fetched objects 10051
[04/21 19:56:38    278s] AAE_INFO-618: Total number of nets in the design is 10599,  96.4 percent of the nets selected for SI analysis
[04/21 19:56:39    280s] Total number of fetched objects 10051
[04/21 19:56:39    280s] AAE_INFO-618: Total number of nets in the design is 10599,  96.4 percent of the nets selected for SI analysis
[04/21 19:56:39    280s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:56:39    280s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:56:39    280s] End delay calculation. (MEM=3173.05 CPU=0:00:03.2 REAL=0:00:03.0)
[04/21 19:56:39    280s] End delay calculation (fullDC). (MEM=3173.05 CPU=0:00:03.4 REAL=0:00:03.0)
[04/21 19:56:39    280s] Save waveform /nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/.AAE_p5NBYo/.AAE_2911417/waveform.data...
[04/21 19:56:39    280s] *** CDM Built up (cpu=0:00:03.6  real=0:00:03.0  mem= 3808.1M) ***
[04/21 19:56:40    280s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3832.1M)
[04/21 19:56:40    280s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/21 19:56:40    280s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3832.1M)
[04/21 19:56:40    280s] Starting SI iteration 2
[04/21 19:56:40    280s] Start delay calculation (fullDC) (1 T). (MEM=3165.59)
[04/21 19:56:40    280s] End AAE Lib Interpolated Model. (MEM=3580.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:56:40    280s] Glitch Analysis: View view_ss_v1p08_125c -- Total Number of Nets Skipped = 0. 
[04/21 19:56:40    280s] Glitch Analysis: View view_ss_v1p08_125c -- Total Number of Nets Analyzed = 0. 
[04/21 19:56:40    280s] Total number of fetched objects 10051
[04/21 19:56:40    280s] AAE_INFO-618: Total number of nets in the design is 10599,  0.4 percent of the nets selected for SI analysis
[04/21 19:56:40    280s] Glitch Analysis: View view_ff_v1p32 -- Total Number of Nets Skipped = 0. 
[04/21 19:56:40    280s] Glitch Analysis: View view_ff_v1p32 -- Total Number of Nets Analyzed = 10051. 
[04/21 19:56:40    280s] Total number of fetched objects 10051
[04/21 19:56:40    280s] AAE_INFO-618: Total number of nets in the design is 10599,  3.4 percent of the nets selected for SI analysis
[04/21 19:56:40    280s] End delay calculation. (MEM=3176.4 CPU=0:00:00.2 REAL=0:00:00.0)
[04/21 19:56:40    280s] End delay calculation (fullDC). (MEM=3176.4 CPU=0:00:00.2 REAL=0:00:00.0)
[04/21 19:56:40    280s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 3637.3M) ***
[04/21 19:56:40    281s] <CMD> write_sdf -view view_ff_v1p32 ${TOP_DESIGN_NAME}_ff.sdf 
[04/21 19:56:40    281s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[04/21 19:56:40    281s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/21 19:56:40    281s] AAE_INFO: resetNetProps viewIdx 0 
[04/21 19:56:40    281s] AAE_INFO: resetNetProps viewIdx 1 
[04/21 19:56:40    281s] Starting SI iteration 1 using Infinite Timing Windows
[04/21 19:56:40    281s] #################################################################################
[04/21 19:56:40    281s] # Design Stage: PostRoute
[04/21 19:56:40    281s] # Design Name: ATmega328pb
[04/21 19:56:40    281s] # Design Mode: 90nm
[04/21 19:56:40    281s] # Analysis Mode: MMMC OCV 
[04/21 19:56:40    281s] # Parasitics Mode: SPEF/RCDB 
[04/21 19:56:40    281s] # Signoff Settings: SI On 
[04/21 19:56:40    281s] #################################################################################
[04/21 19:56:41    281s] AAE_INFO: 1 threads acquired from CTE.
[04/21 19:56:41    281s] Setting infinite Tws ...
[04/21 19:56:41    281s] First Iteration Infinite Tw... 
[04/21 19:56:41    281s] Topological Sorting (REAL = 0:00:00.0, MEM = 3637.3M, InitMEM = 3637.3M)
[04/21 19:56:41    281s] Start delay calculation (fullDC) (1 T). (MEM=3186.67)
[04/21 19:56:41    281s] End AAE Lib Interpolated Model. (MEM=3637.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:56:42    283s] Total number of fetched objects 10051
[04/21 19:56:42    283s] AAE_INFO-618: Total number of nets in the design is 10599,  96.4 percent of the nets selected for SI analysis
[04/21 19:56:44    284s] Total number of fetched objects 10051
[04/21 19:56:44    284s] AAE_INFO-618: Total number of nets in the design is 10599,  96.4 percent of the nets selected for SI analysis
[04/21 19:56:44    284s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:56:44    284s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/21 19:56:44    284s] End delay calculation. (MEM=3194.69 CPU=0:00:03.2 REAL=0:00:03.0)
[04/21 19:56:44    284s] End delay calculation (fullDC). (MEM=3194.69 CPU=0:00:03.4 REAL=0:00:03.0)
[04/21 19:56:44    284s] Save waveform /nfs/mcu8b/jirath/PnR2/innovus_temp_2911417_esidcad1_jirath_uqMhgp/.AAE_p5NBYo/.AAE_2911417/waveform.data...
[04/21 19:56:44    284s] *** CDM Built up (cpu=0:00:03.6  real=0:00:04.0  mem= 3638.3M) ***
[04/21 19:56:44    285s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3662.3M)
[04/21 19:56:44    285s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/21 19:56:45    285s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 3662.3M)
[04/21 19:56:45    285s] Starting SI iteration 2
[04/21 19:56:45    285s] Start delay calculation (fullDC) (1 T). (MEM=3171.98)
[04/21 19:56:45    285s] End AAE Lib Interpolated Model. (MEM=3587.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 19:56:45    285s] Glitch Analysis: View view_ss_v1p08_125c -- Total Number of Nets Skipped = 0. 
[04/21 19:56:45    285s] Glitch Analysis: View view_ss_v1p08_125c -- Total Number of Nets Analyzed = 0. 
[04/21 19:56:45    285s] Total number of fetched objects 10051
[04/21 19:56:45    285s] AAE_INFO-618: Total number of nets in the design is 10599,  0.4 percent of the nets selected for SI analysis
[04/21 19:56:45    285s] Glitch Analysis: View view_ff_v1p32 -- Total Number of Nets Skipped = 0. 
[04/21 19:56:45    285s] Glitch Analysis: View view_ff_v1p32 -- Total Number of Nets Analyzed = 10051. 
[04/21 19:56:45    285s] Total number of fetched objects 10051
[04/21 19:56:45    285s] AAE_INFO-618: Total number of nets in the design is 10599,  3.4 percent of the nets selected for SI analysis
[04/21 19:56:45    285s] End delay calculation. (MEM=3185.7 CPU=0:00:00.1 REAL=0:00:00.0)
[04/21 19:56:45    285s] End delay calculation (fullDC). (MEM=3185.7 CPU=0:00:00.1 REAL=0:00:00.0)
[04/21 19:56:45    285s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3644.5M) ***
[04/21 19:56:45    285s] <CMD> win
[04/21 20:18:57    298s] <CMD> setLayerPreference violation -isVisible 0
[04/21 21:25:34    334s] <CMD> zoomBox -460.29800 -56.20700 781.37500 465.89200
[04/22 07:35:03    651s] <CMD> setLayerPreference violation -isVisible 1
[04/22 07:35:04    651s] <CMD> zoomBox -211.90600 52.29800 685.20300 429.51500
[04/22 07:35:05    651s] <CMD> zoomBox 37.64300 161.56200 588.58200 393.22100
[04/22 07:35:05    651s] <CMD> zoomBox 93.09900 187.28700 561.39700 384.19700
[04/22 07:35:05    651s] <CMD> zoomBox 267.91200 268.43800 475.70100 355.80900
[04/22 07:35:07    651s] <CMD> zoomBox 319.81700 292.22600 447.42600 345.88300
[04/22 07:35:07    651s] <CMD> zoomBox 332.33200 297.90600 440.80000 343.51500
[04/22 07:35:09    651s] <CMD> zoomBox 316.61500 291.36600 444.22600 345.02400
[04/22 07:35:09    651s] <CMD> zoomBox 276.37300 274.62100 452.99800 348.88800
[04/22 07:35:11    651s] <CMD> zoomBox 250.78200 263.97100 458.57700 351.34500
[04/22 07:35:11    651s] <CMD> zoomBox 143.58400 219.36400 481.94500 361.63800
[04/22 07:35:11    652s] <CMD> zoomBox 94.55900 198.96400 492.63200 366.34600
[04/22 07:35:11    652s] <CMD> zoomBox -110.80100 113.51100 537.39800 386.06600
[04/22 07:35:13    652s] <CMD> zoomBox -65.04100 181.95600 333.03400 349.33900
[04/22 07:35:13    652s] <CMD> zoomBox -54.35500 198.24300 284.01000 340.51900
[04/22 07:35:13    652s] <CMD> zoomBox -25.41000 242.28600 151.22100 316.55600
[04/22 07:35:14    652s] <CMD> zoomBox -31.55400 233.45800 176.24800 320.83500
[04/22 07:35:14    653s] <CMD> zoomBox -57.29200 196.48100 281.08300 338.76100
[04/22 07:35:14    653s] <CMD> zoomBox -83.55600 159.02900 384.78300 355.95600
[04/22 07:35:15    653s] <CMD> zoomBox -170.22200 35.44500 726.97100 412.69700
[04/22 08:46:34    691s] <CMD> zoomBox -279.76800 -8.24500 504.10200 322.71200
[04/22 08:46:34    691s] <CMD> zoomBox -559.68800 -119.83100 525.25700 338.24200
[04/22 08:46:35    692s] <CMD> zoomBox -413.95800 -68.09900 508.24500 321.26300
[04/22 08:46:36    692s] <CMD> pan 190.74200 416.19200
[04/22 08:46:37    692s] <CMD> zoomBox -333.20100 -38.94000 751.74400 419.13300
[04/22 08:46:37    693s] <CMD> zoomBox -457.96100 -82.74600 818.44600 456.16400
[04/22 09:58:17    733s] 
--------------------------------------------------------------------------------
Exiting Innovus on Tue Apr 22 09:58:17 2025
  Total CPU time:     0:12:42
  Total real time:    14:08:44
  Peak memory (main): 4143.04MB

[04/22 09:58:17    733s] 
[04/22 09:58:17    733s] *** Memory Usage v#2 (Current mem = 4662.531M, initial mem = 820.578M) ***
[04/22 09:58:17    733s] 
[04/22 09:58:17    733s] *** Summary of all messages that are not suppressed in this session:
[04/22 09:58:17    733s] Severity  ID               Count  Summary                                  
[04/22 09:58:17    733s] WARNING   IMPLF-58           802  MACRO '%s' has been found in the databas...
[04/22 09:58:17    733s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[04/22 09:58:17    733s] WARNING   IMPLF-200            3  Pin '%s' in macro '%s' has no ANTENNAGAT...
[04/22 09:58:17    733s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[04/22 09:58:17    733s] WARNING   IMPPTN-1250         20  Pin placement has been enabled on metal ...
[04/22 09:58:17    733s] WARNING   IMPEXT-6197         16  The Cap table file is not specified. Thi...
[04/22 09:58:17    733s] WARNING   IMPEXT-2766         14  The sheet resistance for layer %s is not...
[04/22 09:58:17    733s] WARNING   IMPEXT-2773          2  The via resistance between layers %s and...
[04/22 09:58:17    733s] WARNING   IMPEXT-2776         12  The via resistance between layers %s and...
[04/22 09:58:17    733s] WARNING   IMPEXT-3530         16  The process node is not set. Use the com...
[04/22 09:58:17    733s] WARNING   IMPEXT-3032          4  Because the cap table file was not provi...
[04/22 09:58:17    733s] WARNING   IMPVL-520        19806  %s pin '%s' of instance '%s' is not conn...
[04/22 09:58:17    733s] WARNING   IMPVL-157            1  In the list for -excludeTopCellPGPort, '...
[04/22 09:58:17    733s] WARNING   IMPVL-504            1  Tie-hi/low terms are not connected to gl...
[04/22 09:58:17    733s] WARNING   IMPVL-505            1  PG terms are not connected to global pg ...
[04/22 09:58:17    733s] WARNING   IMPDB-2078          58  Output pin %s of instance %s is connecte...
[04/22 09:58:17    733s] WARNING   IMPSR-4058           1  Sroute option: %s should be used in conj...
[04/22 09:58:17    733s] WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
[04/22 09:58:17    733s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[04/22 09:58:17    733s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[04/22 09:58:17    733s] WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
[04/22 09:58:17    733s] WARNING   IMPOPT-7330          2  Net %s has fanout exceed delaycal_use_de...
[04/22 09:58:17    733s] WARNING   IMPOPT-7329          1  Skipping refinePlace due to user configu...
[04/22 09:58:17    733s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[04/22 09:58:17    733s] WARNING   IMPCCOPT-1026        1  Did not meet the insertion delay target ...
[04/22 09:58:17    733s] WARNING   IMPCCOPT-1059        3  Slackened off %s from %s to %s.          
[04/22 09:58:17    733s] WARNING   IMPCCOPT-1058        6  Slackened off %s from %s to %s.          
[04/22 09:58:17    733s] WARNING   IMPCCOPT-1157        1  Did not meet the max_fanout constraint. ...
[04/22 09:58:17    733s] WARNING   IMPCCOPT-2231        1  CCOpt data structures have been affected...
[04/22 09:58:17    733s] WARNING   IMPCCOPT-2314        2  CCOpt found %u clock tree nets marked as...
[04/22 09:58:17    733s] WARNING   IMPCCOPT-1361        2  Routing configuration for %s nets in clo...
[04/22 09:58:17    733s] WARNING   IMPCCOPT-2431        2  Found %u pin(s) with annotated transitio...
[04/22 09:58:17    733s] WARNING   IMPCCOPT-5067     3021  Top layer net attribute %s for net %s is...
[04/22 09:58:17    733s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[04/22 09:58:17    733s] WARNING   NRIG-34            100  Power/Ground pin %s of instance %s is no...
[04/22 09:58:17    733s] WARNING   NRIF-90              1  Option setNanoRouteMode -route_bottom_ro...
[04/22 09:58:17    733s] WARNING   NRIF-91              1  Option setNanoRouteMode -route_top_routi...
[04/22 09:58:17    733s] WARNING   SDF-808              2  The software is currently operating in a...
[04/22 09:58:17    733s] WARNING   TCLCMD-1142          2  Virtual clock '%s' is being created with...
[04/22 09:58:17    733s] WARNING   TCLCMD-1461          4  Skipped unsupported command: %s          
[04/22 09:58:17    733s] WARNING   TECHLIB-302         16  No function defined for cell '%s'. The c...
[04/22 09:58:17    733s] *** Message Summary: 23936 warning(s), 0 error(s)
[04/22 09:58:17    733s] 
[04/22 09:58:17    733s] --- Ending "Innovus" (totcpu=0:12:13, real=14:08:42, mem=4662.5M) ---
