{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1526711996041 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526711996048 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 18 23:39:55 2018 " "Processing started: Fri May 18 23:39:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526711996048 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526711996048 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab_Project_A -c Lab_Project_A " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab_Project_A -c Lab_Project_A" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526711996048 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1526711996481 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1526711996481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_project_a.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_project_a.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab_Project_A " "Found entity 1: Lab_Project_A" {  } { { "Lab_Project_A.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/Lab_Project_A.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526712007691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526712007691 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 TXDriver.sv(17) " "Verilog HDL Expression warning at TXDriver.sv(17): truncated literal to match 9 bits" {  } { { "TXDriver.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/TXDriver.sv" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1526712007693 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "TXDriver.sv(20) " "Verilog HDL information at TXDriver.sv(20): always construct contains both blocking and non-blocking assignments" {  } { { "TXDriver.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/TXDriver.sv" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1526712007693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "txdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file txdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TXDriver " "Found entity 1: TXDriver" {  } { { "TXDriver.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/TXDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526712007693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526712007693 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RESET Lab_Project_A.sv(7) " "Verilog HDL Implicit Net warning at Lab_Project_A.sv(7): created implicit net for \"RESET\"" {  } { { "Lab_Project_A.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/Lab_Project_A.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526712007694 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Enable TXDriver.sv(15) " "Verilog HDL Implicit Net warning at TXDriver.sv(15): created implicit net for \"Enable\"" {  } { { "TXDriver.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/TXDriver.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526712007694 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab_Project_A " "Elaborating entity \"Lab_Project_A\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1526712007728 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Reset Lab_Project_A.sv(2) " "Verilog HDL or VHDL warning at Lab_Project_A.sv(2): object \"Reset\" assigned a value but never read" {  } { { "Lab_Project_A.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/Lab_Project_A.sv" 2 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1526712007742 "|Lab_Project_A"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO Lab_Project_A.sv(1) " "Output port \"GPIO\" at Lab_Project_A.sv(1) has no driver" {  } { { "Lab_Project_A.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/Lab_Project_A.sv" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1526712007743 "|Lab_Project_A"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TXDriver TXDriver:TXD " "Elaborating entity \"TXDriver\" for hierarchy \"TXDriver:TXD\"" {  } { { "Lab_Project_A.sv" "TXD" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/Lab_Project_A.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526712007802 ""}
{ "Error" "EVRFX_SV_TYPES_CANT_BE_ASSIGNED" "unpacked array packed array types do not match TXDriver.sv(8) " "SystemVerilog error at TXDriver.sv(8): unpacked array type cannot be assigned to packed array type - types do not match" {  } { { "TXDriver.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/TXDriver.sv" 8 0 0 } }  } 0 10928 "SystemVerilog error at %4!s!: %1!s! type cannot be assigned to %2!s! type - %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1526712007820 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "TXDriver:TXD " "Can't elaborate user hierarchy \"TXDriver:TXD\"" {  } { { "Lab_Project_A.sv" "TXD" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/Lab_Project_A.sv" 7 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526712007820 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/output_files/Lab_Project_A.map.smsg " "Generated suppressed messages file C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/UART_Demonstration/output_files/Lab_Project_A.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526712007852 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "568 " "Peak virtual memory: 568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526712007913 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 18 23:40:07 2018 " "Processing ended: Fri May 18 23:40:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526712007913 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526712007913 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526712007913 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1526712007913 ""}
