
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//install_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402bc8 <.init>:
  402bc8:	stp	x29, x30, [sp, #-16]!
  402bcc:	mov	x29, sp
  402bd0:	bl	403540 <__fxstatat@plt+0x60>
  402bd4:	ldp	x29, x30, [sp], #16
  402bd8:	ret

Disassembly of section .plt:

0000000000402be0 <mbrtowc@plt-0x20>:
  402be0:	stp	x16, x30, [sp, #-16]!
  402be4:	adrp	x16, 426000 <__fxstatat@plt+0x22b20>
  402be8:	ldr	x17, [x16, #4088]
  402bec:	add	x16, x16, #0xff8
  402bf0:	br	x17
  402bf4:	nop
  402bf8:	nop
  402bfc:	nop

0000000000402c00 <mbrtowc@plt>:
  402c00:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402c04:	ldr	x17, [x16]
  402c08:	add	x16, x16, #0x0
  402c0c:	br	x17

0000000000402c10 <memcpy@plt>:
  402c10:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402c14:	ldr	x17, [x16, #8]
  402c18:	add	x16, x16, #0x8
  402c1c:	br	x17

0000000000402c20 <_exit@plt>:
  402c20:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402c24:	ldr	x17, [x16, #16]
  402c28:	add	x16, x16, #0x10
  402c2c:	br	x17

0000000000402c30 <strtoul@plt>:
  402c30:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402c34:	ldr	x17, [x16, #24]
  402c38:	add	x16, x16, #0x18
  402c3c:	br	x17

0000000000402c40 <strlen@plt>:
  402c40:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402c44:	ldr	x17, [x16, #32]
  402c48:	add	x16, x16, #0x20
  402c4c:	br	x17

0000000000402c50 <acl_set_fd@plt>:
  402c50:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402c54:	ldr	x17, [x16, #40]
  402c58:	add	x16, x16, #0x28
  402c5c:	br	x17

0000000000402c60 <exit@plt>:
  402c60:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402c64:	ldr	x17, [x16, #48]
  402c68:	add	x16, x16, #0x30
  402c6c:	br	x17

0000000000402c70 <raise@plt>:
  402c70:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402c74:	ldr	x17, [x16, #56]
  402c78:	add	x16, x16, #0x38
  402c7c:	br	x17

0000000000402c80 <error@plt>:
  402c80:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402c84:	ldr	x17, [x16, #64]
  402c88:	add	x16, x16, #0x40
  402c8c:	br	x17

0000000000402c90 <fchdir@plt>:
  402c90:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402c94:	ldr	x17, [x16, #72]
  402c98:	add	x16, x16, #0x48
  402c9c:	br	x17

0000000000402ca0 <rpmatch@plt>:
  402ca0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402ca4:	ldr	x17, [x16, #80]
  402ca8:	add	x16, x16, #0x50
  402cac:	br	x17

0000000000402cb0 <acl_entries@plt>:
  402cb0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402cb4:	ldr	x17, [x16, #88]
  402cb8:	add	x16, x16, #0x58
  402cbc:	br	x17

0000000000402cc0 <geteuid@plt>:
  402cc0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402cc4:	ldr	x17, [x16, #96]
  402cc8:	add	x16, x16, #0x60
  402ccc:	br	x17

0000000000402cd0 <__xmknod@plt>:
  402cd0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402cd4:	ldr	x17, [x16, #104]
  402cd8:	add	x16, x16, #0x68
  402cdc:	br	x17

0000000000402ce0 <linkat@plt>:
  402ce0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402ce4:	ldr	x17, [x16, #112]
  402ce8:	add	x16, x16, #0x70
  402cec:	br	x17

0000000000402cf0 <readlink@plt>:
  402cf0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402cf4:	ldr	x17, [x16, #120]
  402cf8:	add	x16, x16, #0x78
  402cfc:	br	x17

0000000000402d00 <getgrnam@plt>:
  402d00:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402d04:	ldr	x17, [x16, #128]
  402d08:	add	x16, x16, #0x80
  402d0c:	br	x17

0000000000402d10 <ferror_unlocked@plt>:
  402d10:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402d14:	ldr	x17, [x16, #136]
  402d18:	add	x16, x16, #0x88
  402d1c:	br	x17

0000000000402d20 <getuid@plt>:
  402d20:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402d24:	ldr	x17, [x16, #144]
  402d28:	add	x16, x16, #0x90
  402d2c:	br	x17

0000000000402d30 <opendir@plt>:
  402d30:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402d34:	ldr	x17, [x16, #152]
  402d38:	add	x16, x16, #0x98
  402d3c:	br	x17

0000000000402d40 <__cxa_atexit@plt>:
  402d40:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402d44:	ldr	x17, [x16, #160]
  402d48:	add	x16, x16, #0xa0
  402d4c:	br	x17

0000000000402d50 <unlinkat@plt>:
  402d50:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402d54:	ldr	x17, [x16, #168]
  402d58:	add	x16, x16, #0xa8
  402d5c:	br	x17

0000000000402d60 <clock_gettime@plt>:
  402d60:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402d64:	ldr	x17, [x16, #176]
  402d68:	add	x16, x16, #0xb0
  402d6c:	br	x17

0000000000402d70 <qsort@plt>:
  402d70:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402d74:	ldr	x17, [x16, #184]
  402d78:	add	x16, x16, #0xb8
  402d7c:	br	x17

0000000000402d80 <setvbuf@plt>:
  402d80:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402d84:	ldr	x17, [x16, #192]
  402d88:	add	x16, x16, #0xc0
  402d8c:	br	x17

0000000000402d90 <pathconf@plt>:
  402d90:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402d94:	ldr	x17, [x16, #200]
  402d98:	add	x16, x16, #0xc8
  402d9c:	br	x17

0000000000402da0 <euidaccess@plt>:
  402da0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402da4:	ldr	x17, [x16, #208]
  402da8:	add	x16, x16, #0xd0
  402dac:	br	x17

0000000000402db0 <fork@plt>:
  402db0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402db4:	ldr	x17, [x16, #216]
  402db8:	add	x16, x16, #0xd8
  402dbc:	br	x17

0000000000402dc0 <endgrent@plt>:
  402dc0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402dc4:	ldr	x17, [x16, #224]
  402dc8:	add	x16, x16, #0xe0
  402dcc:	br	x17

0000000000402dd0 <lseek@plt>:
  402dd0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402dd4:	ldr	x17, [x16, #232]
  402dd8:	add	x16, x16, #0xe8
  402ddc:	br	x17

0000000000402de0 <mkfifo@plt>:
  402de0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402de4:	ldr	x17, [x16, #240]
  402de8:	add	x16, x16, #0xf0
  402dec:	br	x17

0000000000402df0 <__fpending@plt>:
  402df0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402df4:	ldr	x17, [x16, #248]
  402df8:	add	x16, x16, #0xf8
  402dfc:	br	x17

0000000000402e00 <stpcpy@plt>:
  402e00:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402e04:	ldr	x17, [x16, #256]
  402e08:	add	x16, x16, #0x100
  402e0c:	br	x17

0000000000402e10 <fileno@plt>:
  402e10:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402e14:	ldr	x17, [x16, #264]
  402e18:	add	x16, x16, #0x108
  402e1c:	br	x17

0000000000402e20 <putc_unlocked@plt>:
  402e20:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402e24:	ldr	x17, [x16, #272]
  402e28:	add	x16, x16, #0x110
  402e2c:	br	x17

0000000000402e30 <signal@plt>:
  402e30:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402e34:	ldr	x17, [x16, #280]
  402e38:	add	x16, x16, #0x118
  402e3c:	br	x17

0000000000402e40 <acl_delete_def_file@plt>:
  402e40:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402e44:	ldr	x17, [x16, #288]
  402e48:	add	x16, x16, #0x120
  402e4c:	br	x17

0000000000402e50 <fclose@plt>:
  402e50:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402e54:	ldr	x17, [x16, #296]
  402e58:	add	x16, x16, #0x128
  402e5c:	br	x17

0000000000402e60 <getpid@plt>:
  402e60:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402e64:	ldr	x17, [x16, #304]
  402e68:	add	x16, x16, #0x130
  402e6c:	br	x17

0000000000402e70 <nl_langinfo@plt>:
  402e70:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402e74:	ldr	x17, [x16, #312]
  402e78:	add	x16, x16, #0x138
  402e7c:	br	x17

0000000000402e80 <fopen@plt>:
  402e80:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402e84:	ldr	x17, [x16, #320]
  402e88:	add	x16, x16, #0x140
  402e8c:	br	x17

0000000000402e90 <malloc@plt>:
  402e90:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402e94:	ldr	x17, [x16, #328]
  402e98:	add	x16, x16, #0x148
  402e9c:	br	x17

0000000000402ea0 <futimesat@plt>:
  402ea0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402ea4:	ldr	x17, [x16, #336]
  402ea8:	add	x16, x16, #0x150
  402eac:	br	x17

0000000000402eb0 <chmod@plt>:
  402eb0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402eb4:	ldr	x17, [x16, #344]
  402eb8:	add	x16, x16, #0x158
  402ebc:	br	x17

0000000000402ec0 <open@plt>:
  402ec0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402ec4:	ldr	x17, [x16, #352]
  402ec8:	add	x16, x16, #0x160
  402ecc:	br	x17

0000000000402ed0 <__vasprintf_chk@plt>:
  402ed0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402ed4:	ldr	x17, [x16, #360]
  402ed8:	add	x16, x16, #0x168
  402edc:	br	x17

0000000000402ee0 <getppid@plt>:
  402ee0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402ee4:	ldr	x17, [x16, #368]
  402ee8:	add	x16, x16, #0x170
  402eec:	br	x17

0000000000402ef0 <futimens@plt>:
  402ef0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402ef4:	ldr	x17, [x16, #376]
  402ef8:	add	x16, x16, #0x178
  402efc:	br	x17

0000000000402f00 <strncmp@plt>:
  402f00:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402f04:	ldr	x17, [x16, #384]
  402f08:	add	x16, x16, #0x180
  402f0c:	br	x17

0000000000402f10 <bindtextdomain@plt>:
  402f10:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402f14:	ldr	x17, [x16, #392]
  402f18:	add	x16, x16, #0x188
  402f1c:	br	x17

0000000000402f20 <__libc_start_main@plt>:
  402f20:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402f24:	ldr	x17, [x16, #400]
  402f28:	add	x16, x16, #0x190
  402f2c:	br	x17

0000000000402f30 <__printf_chk@plt>:
  402f30:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402f34:	ldr	x17, [x16, #408]
  402f38:	add	x16, x16, #0x198
  402f3c:	br	x17

0000000000402f40 <acl_get_tag_type@plt>:
  402f40:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402f44:	ldr	x17, [x16, #416]
  402f48:	add	x16, x16, #0x1a0
  402f4c:	br	x17

0000000000402f50 <memset@plt>:
  402f50:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402f54:	ldr	x17, [x16, #424]
  402f58:	add	x16, x16, #0x1a8
  402f5c:	br	x17

0000000000402f60 <fdopen@plt>:
  402f60:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402f64:	ldr	x17, [x16, #432]
  402f68:	add	x16, x16, #0x1b0
  402f6c:	br	x17

0000000000402f70 <gettimeofday@plt>:
  402f70:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402f74:	ldr	x17, [x16, #440]
  402f78:	add	x16, x16, #0x1b8
  402f7c:	br	x17

0000000000402f80 <getpwnam@plt>:
  402f80:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402f84:	ldr	x17, [x16, #448]
  402f88:	add	x16, x16, #0x1c0
  402f8c:	br	x17

0000000000402f90 <fchmod@plt>:
  402f90:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402f94:	ldr	x17, [x16, #456]
  402f98:	add	x16, x16, #0x1c8
  402f9c:	br	x17

0000000000402fa0 <putchar_unlocked@plt>:
  402fa0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402fa4:	ldr	x17, [x16, #464]
  402fa8:	add	x16, x16, #0x1d0
  402fac:	br	x17

0000000000402fb0 <__vfprintf_chk@plt>:
  402fb0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402fb4:	ldr	x17, [x16, #472]
  402fb8:	add	x16, x16, #0x1d8
  402fbc:	br	x17

0000000000402fc0 <calloc@plt>:
  402fc0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402fc4:	ldr	x17, [x16, #480]
  402fc8:	add	x16, x16, #0x1e0
  402fcc:	br	x17

0000000000402fd0 <bcmp@plt>:
  402fd0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402fd4:	ldr	x17, [x16, #488]
  402fd8:	add	x16, x16, #0x1e8
  402fdc:	br	x17

0000000000402fe0 <readdir@plt>:
  402fe0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402fe4:	ldr	x17, [x16, #496]
  402fe8:	add	x16, x16, #0x1f0
  402fec:	br	x17

0000000000402ff0 <realloc@plt>:
  402ff0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  402ff4:	ldr	x17, [x16, #504]
  402ff8:	add	x16, x16, #0x1f8
  402ffc:	br	x17

0000000000403000 <acl_set_file@plt>:
  403000:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403004:	ldr	x17, [x16, #512]
  403008:	add	x16, x16, #0x200
  40300c:	br	x17

0000000000403010 <getpagesize@plt>:
  403010:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403014:	ldr	x17, [x16, #520]
  403018:	add	x16, x16, #0x208
  40301c:	br	x17

0000000000403020 <acl_from_mode@plt>:
  403020:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403024:	ldr	x17, [x16, #528]
  403028:	add	x16, x16, #0x210
  40302c:	br	x17

0000000000403030 <acl_get_fd@plt>:
  403030:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403034:	ldr	x17, [x16, #536]
  403038:	add	x16, x16, #0x218
  40303c:	br	x17

0000000000403040 <closedir@plt>:
  403040:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403044:	ldr	x17, [x16, #544]
  403048:	add	x16, x16, #0x220
  40304c:	br	x17

0000000000403050 <close@plt>:
  403050:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403054:	ldr	x17, [x16, #552]
  403058:	add	x16, x16, #0x228
  40305c:	br	x17

0000000000403060 <strrchr@plt>:
  403060:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403064:	ldr	x17, [x16, #560]
  403068:	add	x16, x16, #0x230
  40306c:	br	x17

0000000000403070 <__gmon_start__@plt>:
  403070:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403074:	ldr	x17, [x16, #568]
  403078:	add	x16, x16, #0x238
  40307c:	br	x17

0000000000403080 <fdopendir@plt>:
  403080:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403084:	ldr	x17, [x16, #576]
  403088:	add	x16, x16, #0x240
  40308c:	br	x17

0000000000403090 <write@plt>:
  403090:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403094:	ldr	x17, [x16, #584]
  403098:	add	x16, x16, #0x248
  40309c:	br	x17

00000000004030a0 <abort@plt>:
  4030a0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  4030a4:	ldr	x17, [x16, #592]
  4030a8:	add	x16, x16, #0x250
  4030ac:	br	x17

00000000004030b0 <posix_fadvise@plt>:
  4030b0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  4030b4:	ldr	x17, [x16, #600]
  4030b8:	add	x16, x16, #0x258
  4030bc:	br	x17

00000000004030c0 <mbsinit@plt>:
  4030c0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  4030c4:	ldr	x17, [x16, #608]
  4030c8:	add	x16, x16, #0x260
  4030cc:	br	x17

00000000004030d0 <fpathconf@plt>:
  4030d0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  4030d4:	ldr	x17, [x16, #616]
  4030d8:	add	x16, x16, #0x268
  4030dc:	br	x17

00000000004030e0 <fread_unlocked@plt>:
  4030e0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  4030e4:	ldr	x17, [x16, #624]
  4030e8:	add	x16, x16, #0x270
  4030ec:	br	x17

00000000004030f0 <canonicalize_file_name@plt>:
  4030f0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  4030f4:	ldr	x17, [x16, #632]
  4030f8:	add	x16, x16, #0x278
  4030fc:	br	x17

0000000000403100 <memcmp@plt>:
  403100:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403104:	ldr	x17, [x16, #640]
  403108:	add	x16, x16, #0x280
  40310c:	br	x17

0000000000403110 <textdomain@plt>:
  403110:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403114:	ldr	x17, [x16, #648]
  403118:	add	x16, x16, #0x288
  40311c:	br	x17

0000000000403120 <getopt_long@plt>:
  403120:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403124:	ldr	x17, [x16, #656]
  403128:	add	x16, x16, #0x290
  40312c:	br	x17

0000000000403130 <__fprintf_chk@plt>:
  403130:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403134:	ldr	x17, [x16, #664]
  403138:	add	x16, x16, #0x298
  40313c:	br	x17

0000000000403140 <strcmp@plt>:
  403140:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403144:	ldr	x17, [x16, #672]
  403148:	add	x16, x16, #0x2a0
  40314c:	br	x17

0000000000403150 <__ctype_b_loc@plt>:
  403150:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403154:	ldr	x17, [x16, #680]
  403158:	add	x16, x16, #0x2a8
  40315c:	br	x17

0000000000403160 <rewinddir@plt>:
  403160:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403164:	ldr	x17, [x16, #688]
  403168:	add	x16, x16, #0x2b0
  40316c:	br	x17

0000000000403170 <rmdir@plt>:
  403170:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403174:	ldr	x17, [x16, #696]
  403178:	add	x16, x16, #0x2b8
  40317c:	br	x17

0000000000403180 <lchown@plt>:
  403180:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403184:	ldr	x17, [x16, #704]
  403188:	add	x16, x16, #0x2c0
  40318c:	br	x17

0000000000403190 <acl_get_file@plt>:
  403190:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403194:	ldr	x17, [x16, #712]
  403198:	add	x16, x16, #0x2c8
  40319c:	br	x17

00000000004031a0 <fseeko@plt>:
  4031a0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  4031a4:	ldr	x17, [x16, #720]
  4031a8:	add	x16, x16, #0x2d0
  4031ac:	br	x17

00000000004031b0 <getline@plt>:
  4031b0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  4031b4:	ldr	x17, [x16, #728]
  4031b8:	add	x16, x16, #0x2d8
  4031bc:	br	x17

00000000004031c0 <chdir@plt>:
  4031c0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  4031c4:	ldr	x17, [x16, #736]
  4031c8:	add	x16, x16, #0x2e0
  4031cc:	br	x17

00000000004031d0 <free@plt>:
  4031d0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  4031d4:	ldr	x17, [x16, #744]
  4031d8:	add	x16, x16, #0x2e8
  4031dc:	br	x17

00000000004031e0 <renameat2@plt>:
  4031e0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  4031e4:	ldr	x17, [x16, #752]
  4031e8:	add	x16, x16, #0x2f0
  4031ec:	br	x17

00000000004031f0 <__ctype_get_mb_cur_max@plt>:
  4031f0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  4031f4:	ldr	x17, [x16, #760]
  4031f8:	add	x16, x16, #0x2f8
  4031fc:	br	x17

0000000000403200 <getgid@plt>:
  403200:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403204:	ldr	x17, [x16, #768]
  403208:	add	x16, x16, #0x300
  40320c:	br	x17

0000000000403210 <attr_copy_fd@plt>:
  403210:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403214:	ldr	x17, [x16, #776]
  403218:	add	x16, x16, #0x308
  40321c:	br	x17

0000000000403220 <renameat@plt>:
  403220:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403224:	ldr	x17, [x16, #784]
  403228:	add	x16, x16, #0x310
  40322c:	br	x17

0000000000403230 <acl_get_entry@plt>:
  403230:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403234:	ldr	x17, [x16, #792]
  403238:	add	x16, x16, #0x318
  40323c:	br	x17

0000000000403240 <strspn@plt>:
  403240:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403244:	ldr	x17, [x16, #800]
  403248:	add	x16, x16, #0x320
  40324c:	br	x17

0000000000403250 <strchr@plt>:
  403250:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403254:	ldr	x17, [x16, #808]
  403258:	add	x16, x16, #0x328
  40325c:	br	x17

0000000000403260 <utimensat@plt>:
  403260:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403264:	ldr	x17, [x16, #816]
  403268:	add	x16, x16, #0x330
  40326c:	br	x17

0000000000403270 <rename@plt>:
  403270:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403274:	ldr	x17, [x16, #824]
  403278:	add	x16, x16, #0x338
  40327c:	br	x17

0000000000403280 <fwrite@plt>:
  403280:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403284:	ldr	x17, [x16, #832]
  403288:	add	x16, x16, #0x340
  40328c:	br	x17

0000000000403290 <fcntl@plt>:
  403290:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403294:	ldr	x17, [x16, #840]
  403298:	add	x16, x16, #0x348
  40329c:	br	x17

00000000004032a0 <attr_copy_file@plt>:
  4032a0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  4032a4:	ldr	x17, [x16, #848]
  4032a8:	add	x16, x16, #0x350
  4032ac:	br	x17

00000000004032b0 <fflush@plt>:
  4032b0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  4032b4:	ldr	x17, [x16, #856]
  4032b8:	add	x16, x16, #0x358
  4032bc:	br	x17

00000000004032c0 <attr_copy_check_permissions@plt>:
  4032c0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  4032c4:	ldr	x17, [x16, #864]
  4032c8:	add	x16, x16, #0x360
  4032cc:	br	x17

00000000004032d0 <strcpy@plt>:
  4032d0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  4032d4:	ldr	x17, [x16, #872]
  4032d8:	add	x16, x16, #0x368
  4032dc:	br	x17

00000000004032e0 <dirfd@plt>:
  4032e0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  4032e4:	ldr	x17, [x16, #880]
  4032e8:	add	x16, x16, #0x370
  4032ec:	br	x17

00000000004032f0 <endpwent@plt>:
  4032f0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  4032f4:	ldr	x17, [x16, #888]
  4032f8:	add	x16, x16, #0x378
  4032fc:	br	x17

0000000000403300 <__explicit_bzero_chk@plt>:
  403300:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403304:	ldr	x17, [x16, #896]
  403308:	add	x16, x16, #0x380
  40330c:	br	x17

0000000000403310 <__lxstat@plt>:
  403310:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403314:	ldr	x17, [x16, #904]
  403318:	add	x16, x16, #0x388
  40331c:	br	x17

0000000000403320 <read@plt>:
  403320:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403324:	ldr	x17, [x16, #912]
  403328:	add	x16, x16, #0x390
  40332c:	br	x17

0000000000403330 <fputc_unlocked@plt>:
  403330:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403334:	ldr	x17, [x16, #920]
  403338:	add	x16, x16, #0x398
  40333c:	br	x17

0000000000403340 <__mempcpy_chk@plt>:
  403340:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403344:	ldr	x17, [x16, #928]
  403348:	add	x16, x16, #0x3a0
  40334c:	br	x17

0000000000403350 <utimes@plt>:
  403350:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403354:	ldr	x17, [x16, #936]
  403358:	add	x16, x16, #0x3a8
  40335c:	br	x17

0000000000403360 <__fxstat@plt>:
  403360:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403364:	ldr	x17, [x16, #944]
  403368:	add	x16, x16, #0x3b0
  40336c:	br	x17

0000000000403370 <dcgettext@plt>:
  403370:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403374:	ldr	x17, [x16, #952]
  403378:	add	x16, x16, #0x3b8
  40337c:	br	x17

0000000000403380 <fputs_unlocked@plt>:
  403380:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403384:	ldr	x17, [x16, #960]
  403388:	add	x16, x16, #0x3c0
  40338c:	br	x17

0000000000403390 <__freading@plt>:
  403390:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403394:	ldr	x17, [x16, #968]
  403398:	add	x16, x16, #0x3c8
  40339c:	br	x17

00000000004033a0 <ftruncate@plt>:
  4033a0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  4033a4:	ldr	x17, [x16, #976]
  4033a8:	add	x16, x16, #0x3d0
  4033ac:	br	x17

00000000004033b0 <symlinkat@plt>:
  4033b0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  4033b4:	ldr	x17, [x16, #984]
  4033b8:	add	x16, x16, #0x3d8
  4033bc:	br	x17

00000000004033c0 <fallocate@plt>:
  4033c0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  4033c4:	ldr	x17, [x16, #992]
  4033c8:	add	x16, x16, #0x3e0
  4033cc:	br	x17

00000000004033d0 <iswprint@plt>:
  4033d0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  4033d4:	ldr	x17, [x16, #1000]
  4033d8:	add	x16, x16, #0x3e8
  4033dc:	br	x17

00000000004033e0 <umask@plt>:
  4033e0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  4033e4:	ldr	x17, [x16, #1008]
  4033e8:	add	x16, x16, #0x3f0
  4033ec:	br	x17

00000000004033f0 <openat@plt>:
  4033f0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  4033f4:	ldr	x17, [x16, #1016]
  4033f8:	add	x16, x16, #0x3f8
  4033fc:	br	x17

0000000000403400 <__assert_fail@plt>:
  403400:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403404:	ldr	x17, [x16, #1024]
  403408:	add	x16, x16, #0x400
  40340c:	br	x17

0000000000403410 <__errno_location@plt>:
  403410:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403414:	ldr	x17, [x16, #1032]
  403418:	add	x16, x16, #0x408
  40341c:	br	x17

0000000000403420 <execlp@plt>:
  403420:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403424:	ldr	x17, [x16, #1040]
  403428:	add	x16, x16, #0x410
  40342c:	br	x17

0000000000403430 <getenv@plt>:
  403430:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403434:	ldr	x17, [x16, #1048]
  403438:	add	x16, x16, #0x418
  40343c:	br	x17

0000000000403440 <__xstat@plt>:
  403440:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403444:	ldr	x17, [x16, #1056]
  403448:	add	x16, x16, #0x420
  40344c:	br	x17

0000000000403450 <chown@plt>:
  403450:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403454:	ldr	x17, [x16, #1064]
  403458:	add	x16, x16, #0x428
  40345c:	br	x17

0000000000403460 <waitpid@plt>:
  403460:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403464:	ldr	x17, [x16, #1072]
  403468:	add	x16, x16, #0x430
  40346c:	br	x17

0000000000403470 <unlink@plt>:
  403470:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403474:	ldr	x17, [x16, #1080]
  403478:	add	x16, x16, #0x438
  40347c:	br	x17

0000000000403480 <fchown@plt>:
  403480:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403484:	ldr	x17, [x16, #1088]
  403488:	add	x16, x16, #0x440
  40348c:	br	x17

0000000000403490 <mkdir@plt>:
  403490:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  403494:	ldr	x17, [x16, #1096]
  403498:	add	x16, x16, #0x448
  40349c:	br	x17

00000000004034a0 <error_at_line@plt>:
  4034a0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  4034a4:	ldr	x17, [x16, #1104]
  4034a8:	add	x16, x16, #0x450
  4034ac:	br	x17

00000000004034b0 <ioctl@plt>:
  4034b0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  4034b4:	ldr	x17, [x16, #1112]
  4034b8:	add	x16, x16, #0x458
  4034bc:	br	x17

00000000004034c0 <setlocale@plt>:
  4034c0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  4034c4:	ldr	x17, [x16, #1120]
  4034c8:	add	x16, x16, #0x460
  4034cc:	br	x17

00000000004034d0 <acl_free@plt>:
  4034d0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  4034d4:	ldr	x17, [x16, #1128]
  4034d8:	add	x16, x16, #0x468
  4034dc:	br	x17

00000000004034e0 <__fxstatat@plt>:
  4034e0:	adrp	x16, 427000 <__fxstatat@plt+0x23b20>
  4034e4:	ldr	x17, [x16, #1136]
  4034e8:	add	x16, x16, #0x470
  4034ec:	br	x17

Disassembly of section .text:

00000000004034f0 <.text>:
  4034f0:	mov	x29, #0x0                   	// #0
  4034f4:	mov	x30, #0x0                   	// #0
  4034f8:	mov	x5, x0
  4034fc:	ldr	x1, [sp]
  403500:	add	x2, sp, #0x8
  403504:	mov	x6, sp
  403508:	movz	x0, #0x0, lsl #48
  40350c:	movk	x0, #0x0, lsl #32
  403510:	movk	x0, #0x40, lsl #16
  403514:	movk	x0, #0x394c
  403518:	movz	x3, #0x0, lsl #48
  40351c:	movk	x3, #0x0, lsl #32
  403520:	movk	x3, #0x41, lsl #16
  403524:	movk	x3, #0x3830
  403528:	movz	x4, #0x0, lsl #48
  40352c:	movk	x4, #0x0, lsl #32
  403530:	movk	x4, #0x41, lsl #16
  403534:	movk	x4, #0x38b0
  403538:	bl	402f20 <__libc_start_main@plt>
  40353c:	bl	4030a0 <abort@plt>
  403540:	adrp	x0, 426000 <__fxstatat@plt+0x22b20>
  403544:	ldr	x0, [x0, #4064]
  403548:	cbz	x0, 403550 <__fxstatat@plt+0x70>
  40354c:	b	403070 <__gmon_start__@plt>
  403550:	ret
  403554:	nop
  403558:	adrp	x0, 427000 <__fxstatat@plt+0x23b20>
  40355c:	add	x0, x0, #0x510
  403560:	adrp	x1, 427000 <__fxstatat@plt+0x23b20>
  403564:	add	x1, x1, #0x510
  403568:	cmp	x1, x0
  40356c:	b.eq	403584 <__fxstatat@plt+0xa4>  // b.none
  403570:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  403574:	ldr	x1, [x1, #2400]
  403578:	cbz	x1, 403584 <__fxstatat@plt+0xa4>
  40357c:	mov	x16, x1
  403580:	br	x16
  403584:	ret
  403588:	adrp	x0, 427000 <__fxstatat@plt+0x23b20>
  40358c:	add	x0, x0, #0x510
  403590:	adrp	x1, 427000 <__fxstatat@plt+0x23b20>
  403594:	add	x1, x1, #0x510
  403598:	sub	x1, x1, x0
  40359c:	lsr	x2, x1, #63
  4035a0:	add	x1, x2, x1, asr #3
  4035a4:	cmp	xzr, x1, asr #1
  4035a8:	asr	x1, x1, #1
  4035ac:	b.eq	4035c4 <__fxstatat@plt+0xe4>  // b.none
  4035b0:	adrp	x2, 413000 <__fxstatat@plt+0xfb20>
  4035b4:	ldr	x2, [x2, #2408]
  4035b8:	cbz	x2, 4035c4 <__fxstatat@plt+0xe4>
  4035bc:	mov	x16, x2
  4035c0:	br	x16
  4035c4:	ret
  4035c8:	stp	x29, x30, [sp, #-32]!
  4035cc:	mov	x29, sp
  4035d0:	str	x19, [sp, #16]
  4035d4:	adrp	x19, 427000 <__fxstatat@plt+0x23b20>
  4035d8:	ldrb	w0, [x19, #1352]
  4035dc:	cbnz	w0, 4035ec <__fxstatat@plt+0x10c>
  4035e0:	bl	403558 <__fxstatat@plt+0x78>
  4035e4:	mov	w0, #0x1                   	// #1
  4035e8:	strb	w0, [x19, #1352]
  4035ec:	ldr	x19, [sp, #16]
  4035f0:	ldp	x29, x30, [sp], #32
  4035f4:	ret
  4035f8:	b	403588 <__fxstatat@plt+0xa8>
  4035fc:	stp	x29, x30, [sp, #-32]!
  403600:	stp	x20, x19, [sp, #16]
  403604:	mov	w19, w0
  403608:	mov	x29, sp
  40360c:	cbnz	w0, 403720 <__fxstatat@plt+0x240>
  403610:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  403614:	add	x1, x1, #0xd3f
  403618:	mov	w2, #0x5                   	// #5
  40361c:	mov	x0, xzr
  403620:	bl	403370 <dcgettext@plt>
  403624:	adrp	x8, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  403628:	ldr	x2, [x8, #2488]
  40362c:	mov	x1, x0
  403630:	mov	w0, #0x1                   	// #1
  403634:	mov	x3, x2
  403638:	mov	x4, x2
  40363c:	mov	x5, x2
  403640:	bl	402f30 <__printf_chk@plt>
  403644:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  403648:	add	x1, x1, #0xde4
  40364c:	mov	w2, #0x5                   	// #5
  403650:	mov	x0, xzr
  403654:	bl	403370 <dcgettext@plt>
  403658:	adrp	x20, 427000 <__fxstatat@plt+0x23b20>
  40365c:	ldr	x1, [x20, #1328]
  403660:	bl	403380 <fputs_unlocked@plt>
  403664:	bl	40375c <__fxstatat@plt+0x27c>
  403668:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  40366c:	add	x1, x1, #0xfb5
  403670:	mov	w2, #0x5                   	// #5
  403674:	mov	x0, xzr
  403678:	bl	403370 <dcgettext@plt>
  40367c:	ldr	x1, [x20, #1328]
  403680:	bl	403380 <fputs_unlocked@plt>
  403684:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  403688:	add	x1, x1, #0x186
  40368c:	mov	w2, #0x5                   	// #5
  403690:	mov	x0, xzr
  403694:	bl	403370 <dcgettext@plt>
  403698:	ldr	x1, [x20, #1328]
  40369c:	bl	403380 <fputs_unlocked@plt>
  4036a0:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  4036a4:	add	x1, x1, #0x317
  4036a8:	mov	w2, #0x5                   	// #5
  4036ac:	mov	x0, xzr
  4036b0:	bl	403370 <dcgettext@plt>
  4036b4:	ldr	x1, [x20, #1328]
  4036b8:	bl	403380 <fputs_unlocked@plt>
  4036bc:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  4036c0:	add	x1, x1, #0x50f
  4036c4:	mov	w2, #0x5                   	// #5
  4036c8:	mov	x0, xzr
  4036cc:	bl	403370 <dcgettext@plt>
  4036d0:	ldr	x1, [x20, #1328]
  4036d4:	bl	403380 <fputs_unlocked@plt>
  4036d8:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  4036dc:	add	x1, x1, #0x66a
  4036e0:	mov	w2, #0x5                   	// #5
  4036e4:	mov	x0, xzr
  4036e8:	bl	403370 <dcgettext@plt>
  4036ec:	ldr	x1, [x20, #1328]
  4036f0:	bl	403380 <fputs_unlocked@plt>
  4036f4:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  4036f8:	add	x1, x1, #0x697
  4036fc:	mov	w2, #0x5                   	// #5
  403700:	mov	x0, xzr
  403704:	bl	403370 <dcgettext@plt>
  403708:	ldr	x1, [x20, #1328]
  40370c:	bl	403380 <fputs_unlocked@plt>
  403710:	bl	40378c <__fxstatat@plt+0x2ac>
  403714:	bl	4037e0 <__fxstatat@plt+0x300>
  403718:	mov	w0, w19
  40371c:	bl	402c60 <exit@plt>
  403720:	adrp	x8, 427000 <__fxstatat@plt+0x23b20>
  403724:	ldr	x20, [x8, #1304]
  403728:	adrp	x1, 413000 <__fxstatat@plt+0xfb20>
  40372c:	add	x1, x1, #0xd18
  403730:	mov	w2, #0x5                   	// #5
  403734:	mov	x0, xzr
  403738:	bl	403370 <dcgettext@plt>
  40373c:	adrp	x8, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  403740:	ldr	x3, [x8, #2488]
  403744:	mov	x2, x0
  403748:	mov	w1, #0x1                   	// #1
  40374c:	mov	x0, x20
  403750:	bl	403130 <__fprintf_chk@plt>
  403754:	mov	w0, w19
  403758:	bl	402c60 <exit@plt>
  40375c:	stp	x29, x30, [sp, #-16]!
  403760:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  403764:	add	x1, x1, #0xa6f
  403768:	mov	w2, #0x5                   	// #5
  40376c:	mov	x0, xzr
  403770:	mov	x29, sp
  403774:	bl	403370 <dcgettext@plt>
  403778:	adrp	x8, 427000 <__fxstatat@plt+0x23b20>
  40377c:	ldr	x1, [x8, #1328]
  403780:	bl	403380 <fputs_unlocked@plt>
  403784:	ldp	x29, x30, [sp], #16
  403788:	ret
  40378c:	stp	x29, x30, [sp, #-32]!
  403790:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  403794:	add	x1, x1, #0xaba
  403798:	mov	w2, #0x5                   	// #5
  40379c:	mov	x0, xzr
  4037a0:	str	x19, [sp, #16]
  4037a4:	mov	x29, sp
  4037a8:	bl	403370 <dcgettext@plt>
  4037ac:	adrp	x19, 427000 <__fxstatat@plt+0x23b20>
  4037b0:	ldr	x1, [x19, #1328]
  4037b4:	bl	403380 <fputs_unlocked@plt>
  4037b8:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  4037bc:	add	x1, x1, #0xb97
  4037c0:	mov	w2, #0x5                   	// #5
  4037c4:	mov	x0, xzr
  4037c8:	bl	403370 <dcgettext@plt>
  4037cc:	ldr	x1, [x19, #1328]
  4037d0:	bl	403380 <fputs_unlocked@plt>
  4037d4:	ldr	x19, [sp, #16]
  4037d8:	ldp	x29, x30, [sp], #32
  4037dc:	ret
  4037e0:	sub	sp, sp, #0xa0
  4037e4:	adrp	x8, 413000 <__fxstatat@plt+0xfb20>
  4037e8:	add	x8, x8, #0xca8
  4037ec:	ldp	q0, q4, [x8]
  4037f0:	ldp	q1, q2, [x8, #48]
  4037f4:	stp	x20, x19, [sp, #144]
  4037f8:	adrp	x19, 414000 <__fxstatat@plt+0x10b20>
  4037fc:	str	q0, [sp]
  403800:	ldr	q0, [x8, #32]
  403804:	str	q1, [sp, #48]
  403808:	ldp	q3, q1, [x8, #80]
  40380c:	ldr	x1, [sp]
  403810:	str	x21, [sp, #128]
  403814:	add	x19, x19, #0x6cd
  403818:	mov	x21, sp
  40381c:	stp	x29, x30, [sp, #112]
  403820:	add	x29, sp, #0x70
  403824:	stp	q2, q3, [sp, #64]
  403828:	str	q1, [sp, #96]
  40382c:	stp	q4, q0, [sp, #16]
  403830:	cbz	x1, 403850 <__fxstatat@plt+0x370>
  403834:	adrp	x20, 414000 <__fxstatat@plt+0x10b20>
  403838:	add	x20, x20, #0x6cd
  40383c:	mov	x0, x20
  403840:	bl	403140 <strcmp@plt>
  403844:	cbz	w0, 403850 <__fxstatat@plt+0x370>
  403848:	ldr	x1, [x21, #16]!
  40384c:	cbnz	x1, 40383c <__fxstatat@plt+0x35c>
  403850:	ldr	x8, [x21, #8]
  403854:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  403858:	add	x1, x1, #0xcd4
  40385c:	mov	w2, #0x5                   	// #5
  403860:	cmp	x8, #0x0
  403864:	mov	x0, xzr
  403868:	csel	x20, x19, x8, eq  // eq = none
  40386c:	bl	403370 <dcgettext@plt>
  403870:	adrp	x2, 414000 <__fxstatat@plt+0x10b20>
  403874:	adrp	x3, 414000 <__fxstatat@plt+0x10b20>
  403878:	mov	x1, x0
  40387c:	add	x2, x2, #0x7ae
  403880:	add	x3, x3, #0xceb
  403884:	mov	w0, #0x1                   	// #1
  403888:	bl	402f30 <__printf_chk@plt>
  40388c:	mov	w0, #0x5                   	// #5
  403890:	mov	x1, xzr
  403894:	bl	4034c0 <setlocale@plt>
  403898:	cbz	x0, 4038d0 <__fxstatat@plt+0x3f0>
  40389c:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  4038a0:	add	x1, x1, #0xd13
  4038a4:	mov	w2, #0x3                   	// #3
  4038a8:	bl	402f00 <strncmp@plt>
  4038ac:	cbz	w0, 4038d0 <__fxstatat@plt+0x3f0>
  4038b0:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  4038b4:	add	x1, x1, #0xd17
  4038b8:	mov	w2, #0x5                   	// #5
  4038bc:	mov	x0, xzr
  4038c0:	bl	403370 <dcgettext@plt>
  4038c4:	adrp	x8, 427000 <__fxstatat@plt+0x23b20>
  4038c8:	ldr	x1, [x8, #1328]
  4038cc:	bl	403380 <fputs_unlocked@plt>
  4038d0:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  4038d4:	add	x1, x1, #0xd5e
  4038d8:	mov	w2, #0x5                   	// #5
  4038dc:	mov	x0, xzr
  4038e0:	bl	403370 <dcgettext@plt>
  4038e4:	adrp	x2, 414000 <__fxstatat@plt+0x10b20>
  4038e8:	mov	x1, x0
  4038ec:	add	x2, x2, #0xceb
  4038f0:	mov	w0, #0x1                   	// #1
  4038f4:	mov	x3, x19
  4038f8:	bl	402f30 <__printf_chk@plt>
  4038fc:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  403900:	add	x1, x1, #0xd79
  403904:	mov	w2, #0x5                   	// #5
  403908:	mov	x0, xzr
  40390c:	bl	403370 <dcgettext@plt>
  403910:	adrp	x8, 415000 <__fxstatat@plt+0x11b20>
  403914:	adrp	x9, 414000 <__fxstatat@plt+0x10b20>
  403918:	add	x8, x8, #0xf94
  40391c:	add	x9, x9, #0xc91
  403920:	cmp	x20, x19
  403924:	mov	x1, x0
  403928:	csel	x3, x9, x8, eq  // eq = none
  40392c:	mov	w0, #0x1                   	// #1
  403930:	mov	x2, x20
  403934:	bl	402f30 <__printf_chk@plt>
  403938:	ldp	x20, x19, [sp, #144]
  40393c:	ldr	x21, [sp, #128]
  403940:	ldp	x29, x30, [sp, #112]
  403944:	add	sp, sp, #0xa0
  403948:	ret
  40394c:	sub	sp, sp, #0x160
  403950:	stp	x29, x30, [sp, #256]
  403954:	stp	x28, x27, [sp, #272]
  403958:	stp	x26, x25, [sp, #288]
  40395c:	stp	x24, x23, [sp, #304]
  403960:	stp	x22, x21, [sp, #320]
  403964:	stp	x20, x19, [sp, #336]
  403968:	ldr	x8, [x1]
  40396c:	mov	w22, w0
  403970:	add	x29, sp, #0x100
  403974:	mov	x21, x1
  403978:	mov	x0, x8
  40397c:	bl	40cbd8 <__fxstatat@plt+0x96f8>
  403980:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  403984:	add	x1, x1, #0xf94
  403988:	mov	w0, #0x6                   	// #6
  40398c:	bl	4034c0 <setlocale@plt>
  403990:	adrp	x19, 414000 <__fxstatat@plt+0x10b20>
  403994:	add	x19, x19, #0x7b2
  403998:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  40399c:	add	x1, x1, #0x6d5
  4039a0:	mov	x0, x19
  4039a4:	bl	402f10 <bindtextdomain@plt>
  4039a8:	mov	x0, x19
  4039ac:	bl	403110 <textdomain@plt>
  4039b0:	adrp	x0, 40a000 <__fxstatat@plt+0x6b20>
  4039b4:	add	x0, x0, #0x8e4
  4039b8:	bl	4138b8 <__fxstatat@plt+0x103d8>
  4039bc:	sub	x0, x29, #0x58
  4039c0:	bl	4040c0 <__fxstatat@plt+0xbe0>
  4039c4:	adrp	x10, 427000 <__fxstatat@plt+0x23b20>
  4039c8:	adrp	x11, 427000 <__fxstatat@plt+0x23b20>
  4039cc:	adrp	x9, 427000 <__fxstatat@plt+0x23b20>
  4039d0:	adrp	x8, 427000 <__fxstatat@plt+0x23b20>
  4039d4:	mov	w0, wzr
  4039d8:	str	xzr, [x10, #1360]
  4039dc:	str	xzr, [x11, #1368]
  4039e0:	strb	wzr, [x9, #1376]
  4039e4:	strb	wzr, [x8, #1377]
  4039e8:	bl	4033e0 <umask@plt>
  4039ec:	adrp	x25, 414000 <__fxstatat@plt+0x10b20>
  4039f0:	adrp	x26, 413000 <__fxstatat@plt+0xfb20>
  4039f4:	adrp	x23, 413000 <__fxstatat@plt+0xfb20>
  4039f8:	mov	w27, wzr
  4039fc:	mov	w28, wzr
  403a00:	mov	x19, xzr
  403a04:	add	x25, x25, #0x6e7
  403a08:	add	x26, x26, #0xa68
  403a0c:	adrp	x20, 427000 <__fxstatat@plt+0x23b20>
  403a10:	add	x23, x23, #0x970
  403a14:	mov	w24, #0x1                   	// #1
  403a18:	str	xzr, [sp]
  403a1c:	str	xzr, [sp, #32]
  403a20:	str	wzr, [sp, #12]
  403a24:	str	xzr, [sp, #16]
  403a28:	str	wzr, [sp, #28]
  403a2c:	mov	w0, w22
  403a30:	mov	x1, x21
  403a34:	mov	x2, x25
  403a38:	mov	x3, x26
  403a3c:	mov	x4, xzr
  403a40:	bl	403120 <getopt_long@plt>
  403a44:	add	w8, w0, #0x3
  403a48:	cmp	w8, #0x79
  403a4c:	b.hi	403a6c <__fxstatat@plt+0x58c>  // b.pmore
  403a50:	adr	x9, 403a2c <__fxstatat@plt+0x54c>
  403a54:	ldrh	w10, [x23, x8, lsl #1]
  403a58:	add	x9, x9, x10, lsl #2
  403a5c:	br	x9
  403a60:	adrp	x8, 427000 <__fxstatat@plt+0x23b20>
  403a64:	strb	w24, [x8, #1378]
  403a68:	b	403a2c <__fxstatat@plt+0x54c>
  403a6c:	cmp	w0, #0x100
  403a70:	b.eq	403ae8 <__fxstatat@plt+0x608>  // b.none
  403a74:	cmp	w0, #0x101
  403a78:	b.ne	404018 <__fxstatat@plt+0xb38>  // b.any
  403a7c:	ldr	x0, [x20, #1312]
  403a80:	bl	410f60 <__fxstatat@plt+0xda80>
  403a84:	adrp	x8, 427000 <__fxstatat@plt+0x23b20>
  403a88:	str	x0, [x8, #1160]
  403a8c:	mov	w8, #0x1                   	// #1
  403a90:	str	w8, [sp, #28]
  403a94:	b	403a2c <__fxstatat@plt+0x54c>
  403a98:	adrp	x8, 427000 <__fxstatat@plt+0x23b20>
  403a9c:	mov	w0, #0x11                  	// #17
  403aa0:	mov	x1, xzr
  403aa4:	strb	w24, [x8, #1376]
  403aa8:	bl	402e30 <signal@plt>
  403aac:	b	403a2c <__fxstatat@plt+0x54c>
  403ab0:	ldr	x8, [x20, #1312]
  403ab4:	adrp	x9, 427000 <__fxstatat@plt+0x23b20>
  403ab8:	str	x8, [x9, #1368]
  403abc:	b	403a2c <__fxstatat@plt+0x54c>
  403ac0:	ldr	x8, [x20, #1312]
  403ac4:	adrp	x9, 427000 <__fxstatat@plt+0x23b20>
  403ac8:	str	x8, [x9, #1360]
  403acc:	b	403a2c <__fxstatat@plt+0x54c>
  403ad0:	mov	w8, #0x1                   	// #1
  403ad4:	str	w8, [sp, #12]
  403ad8:	b	403a2c <__fxstatat@plt+0x54c>
  403adc:	cbnz	x19, 403ecc <__fxstatat@plt+0x9ec>
  403ae0:	ldr	x19, [x20, #1312]
  403ae4:	b	403a2c <__fxstatat@plt+0x54c>
  403ae8:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  403aec:	mov	w2, #0x5                   	// #5
  403af0:	mov	x0, xzr
  403af4:	add	x1, x1, #0x722
  403af8:	b	403b14 <__fxstatat@plt+0x634>
  403afc:	ldr	x8, [x20, #1312]
  403b00:	cbz	x8, 403a2c <__fxstatat@plt+0x54c>
  403b04:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  403b08:	mov	w2, #0x5                   	// #5
  403b0c:	mov	x0, xzr
  403b10:	add	x1, x1, #0x76b
  403b14:	bl	403370 <dcgettext@plt>
  403b18:	mov	x2, x0
  403b1c:	mov	w0, wzr
  403b20:	mov	w1, wzr
  403b24:	bl	402c80 <error@plt>
  403b28:	b	403a2c <__fxstatat@plt+0x54c>
  403b2c:	ldr	x8, [x20, #1312]
  403b30:	mov	w27, #0x1                   	// #1
  403b34:	str	x8, [sp]
  403b38:	b	403a2c <__fxstatat@plt+0x54c>
  403b3c:	mov	w28, #0x1                   	// #1
  403b40:	b	403a2c <__fxstatat@plt+0x54c>
  403b44:	ldr	x8, [x20, #1312]
  403b48:	ldr	x9, [sp, #32]
  403b4c:	mov	w27, #0x1                   	// #1
  403b50:	cmp	x8, #0x0
  403b54:	csel	x9, x9, x8, eq  // eq = none
  403b58:	str	x9, [sp, #32]
  403b5c:	b	403a2c <__fxstatat@plt+0x54c>
  403b60:	adrp	x8, 427000 <__fxstatat@plt+0x23b20>
  403b64:	strb	w24, [x8, #1377]
  403b68:	b	403a2c <__fxstatat@plt+0x54c>
  403b6c:	ldr	x8, [x20, #1312]
  403b70:	str	x8, [sp, #16]
  403b74:	b	403a2c <__fxstatat@plt+0x54c>
  403b78:	sturb	w24, [x29, #-57]
  403b7c:	b	403a2c <__fxstatat@plt+0x54c>
  403b80:	sturb	w24, [x29, #-42]
  403b84:	b	403a2c <__fxstatat@plt+0x54c>
  403b88:	adrp	x24, 427000 <__fxstatat@plt+0x23b20>
  403b8c:	ldrb	w8, [x24, #1377]
  403b90:	cmp	w8, #0x1
  403b94:	b.ne	403ba8 <__fxstatat@plt+0x6c8>  // b.any
  403b98:	adrp	x9, 427000 <__fxstatat@plt+0x23b20>
  403b9c:	ldrb	w9, [x9, #1376]
  403ba0:	cmp	w9, #0x1
  403ba4:	b.eq	403f64 <__fxstatat@plt+0xa84>  // b.none
  403ba8:	cmp	x19, #0x0
  403bac:	cset	w9, eq  // eq = none
  403bb0:	eor	w8, w8, #0x1
  403bb4:	orr	w8, w9, w8
  403bb8:	tbz	w8, #0, 403ed8 <__fxstatat@plt+0x9f8>
  403bbc:	cbz	x19, 403bf0 <__fxstatat@plt+0x710>
  403bc0:	add	x1, sp, #0x28
  403bc4:	mov	x0, x19
  403bc8:	bl	4138c8 <__fxstatat@plt+0x103e8>
  403bcc:	cmp	w0, #0x0
  403bd0:	cset	w8, eq  // eq = none
  403bd4:	orr	w8, w28, w8
  403bd8:	tbz	w8, #0, 403ef8 <__fxstatat@plt+0xa18>
  403bdc:	cbnz	w0, 403bf0 <__fxstatat@plt+0x710>
  403be0:	ldr	w8, [sp, #56]
  403be4:	and	w8, w8, #0xf000
  403be8:	cmp	w8, #0x4, lsl #12
  403bec:	b.ne	404020 <__fxstatat@plt+0xb40>  // b.any
  403bf0:	tbz	w27, #0, 403c14 <__fxstatat@plt+0x734>
  403bf4:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  403bf8:	add	x1, x1, #0x873
  403bfc:	mov	w2, #0x5                   	// #5
  403c00:	mov	x0, xzr
  403c04:	bl	403370 <dcgettext@plt>
  403c08:	ldr	x1, [sp, #32]
  403c0c:	bl	40a838 <__fxstatat@plt+0x7358>
  403c10:	b	403c18 <__fxstatat@plt+0x738>
  403c14:	mov	w0, wzr
  403c18:	stur	w0, [x29, #-88]
  403c1c:	ldr	x0, [sp]
  403c20:	bl	40a0ec <__fxstatat@plt+0x6c0c>
  403c24:	ldurb	w8, [x29, #-51]
  403c28:	ldr	x25, [sp, #16]
  403c2c:	cbz	w8, 403c38 <__fxstatat@plt+0x758>
  403c30:	ldurb	w8, [x29, #-55]
  403c34:	cbnz	w8, 403f38 <__fxstatat@plt+0xa58>
  403c38:	ldrb	w9, [x24, #1377]
  403c3c:	adrp	x8, 427000 <__fxstatat@plt+0x23b20>
  403c40:	cmp	x19, #0x0
  403c44:	ldrsw	x10, [x8, #1320]
  403c48:	cset	w8, ne  // ne = any
  403c4c:	orr	w8, w8, w9
  403c50:	sxtw	x11, w22
  403c54:	mvn	w9, w8
  403c58:	sub	x22, x11, x10
  403c5c:	and	w9, w9, #0x1
  403c60:	cmp	w22, w9
  403c64:	add	x21, x21, x10, lsl #3
  403c68:	b.le	403ee4 <__fxstatat@plt+0xa04>
  403c6c:	ldr	w9, [sp, #12]
  403c70:	tbz	w9, #0, 403c88 <__fxstatat@plt+0x7a8>
  403c74:	cbnz	x19, 403f70 <__fxstatat@plt+0xa90>
  403c78:	cmp	w22, #0x3
  403c7c:	b.ge	403f94 <__fxstatat@plt+0xab4>  // b.tcont
  403c80:	mov	x19, xzr
  403c84:	b	403cb8 <__fxstatat@plt+0x7d8>
  403c88:	tbnz	w8, #0, 403cb8 <__fxstatat@plt+0x7d8>
  403c8c:	cmp	w22, #0x2
  403c90:	b.lt	403cb0 <__fxstatat@plt+0x7d0>  // b.tstop
  403c94:	sub	x20, x22, #0x1
  403c98:	ldr	x0, [x21, x20, lsl #3]
  403c9c:	bl	404134 <__fxstatat@plt+0xc54>
  403ca0:	tbz	w0, #0, 403cb0 <__fxstatat@plt+0x7d0>
  403ca4:	ldr	x19, [x21, x20, lsl #3]
  403ca8:	mov	w22, w20
  403cac:	b	403cb8 <__fxstatat@plt+0x7d8>
  403cb0:	cmp	w22, #0x2
  403cb4:	b.gt	404084 <__fxstatat@plt+0xba4>
  403cb8:	cbz	x25, 403d18 <__fxstatat@plt+0x838>
  403cbc:	mov	x0, x25
  403cc0:	bl	40c630 <__fxstatat@plt+0x9150>
  403cc4:	cbz	x0, 403f44 <__fxstatat@plt+0xa64>
  403cc8:	mov	x23, x0
  403ccc:	mov	w0, wzr
  403cd0:	mov	w1, wzr
  403cd4:	mov	w2, wzr
  403cd8:	mov	x3, x23
  403cdc:	mov	x4, xzr
  403ce0:	bl	40ca50 <__fxstatat@plt+0x9570>
  403ce4:	adrp	x8, 427000 <__fxstatat@plt+0x23b20>
  403ce8:	adrp	x4, 427000 <__fxstatat@plt+0x23b20>
  403cec:	str	w0, [x8, #1168]
  403cf0:	add	x4, x4, #0x494
  403cf4:	mov	w1, #0x1                   	// #1
  403cf8:	mov	w0, wzr
  403cfc:	mov	w2, wzr
  403d00:	mov	x3, x23
  403d04:	bl	40ca50 <__fxstatat@plt+0x9570>
  403d08:	adrp	x8, 427000 <__fxstatat@plt+0x23b20>
  403d0c:	str	w0, [x8, #1176]
  403d10:	mov	x0, x23
  403d14:	bl	4031d0 <free@plt>
  403d18:	ldr	w8, [sp, #28]
  403d1c:	tbz	w8, #0, 403d50 <__fxstatat@plt+0x870>
  403d20:	adrp	x8, 427000 <__fxstatat@plt+0x23b20>
  403d24:	ldrb	w8, [x8, #1376]
  403d28:	tbnz	w8, #0, 403d50 <__fxstatat@plt+0x870>
  403d2c:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  403d30:	add	x1, x1, #0x94f
  403d34:	mov	w2, #0x5                   	// #5
  403d38:	mov	x0, xzr
  403d3c:	bl	403370 <dcgettext@plt>
  403d40:	mov	x2, x0
  403d44:	mov	w0, wzr
  403d48:	mov	w1, wzr
  403d4c:	bl	402c80 <error@plt>
  403d50:	adrp	x8, 427000 <__fxstatat@plt+0x23b20>
  403d54:	ldrb	w8, [x8, #1378]
  403d58:	cmp	w8, #0x1
  403d5c:	b.ne	403db4 <__fxstatat@plt+0x8d4>  // b.any
  403d60:	ldurb	w9, [x29, #-57]
  403d64:	cbnz	w9, 403fd4 <__fxstatat@plt+0xaf4>
  403d68:	cbz	w8, 403db4 <__fxstatat@plt+0x8d4>
  403d6c:	adrp	x9, 427000 <__fxstatat@plt+0x23b20>
  403d70:	ldrb	w9, [x9, #1376]
  403d74:	cmp	w9, #0x1
  403d78:	b.eq	404058 <__fxstatat@plt+0xb78>  // b.none
  403d7c:	cbz	w8, 403db4 <__fxstatat@plt+0x8d4>
  403d80:	adrp	x8, 427000 <__fxstatat@plt+0x23b20>
  403d84:	ldr	w0, [x8, #1168]
  403d88:	bl	40421c <__fxstatat@plt+0xd3c>
  403d8c:	tbz	w0, #0, 403db4 <__fxstatat@plt+0x8d4>
  403d90:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  403d94:	add	x1, x1, #0xa19
  403d98:	mov	w2, #0x5                   	// #5
  403d9c:	mov	x0, xzr
  403da0:	bl	403370 <dcgettext@plt>
  403da4:	mov	x2, x0
  403da8:	mov	w0, wzr
  403dac:	mov	w1, wzr
  403db0:	bl	402c80 <error@plt>
  403db4:	bl	40422c <__fxstatat@plt+0xd4c>
  403db8:	ldrb	w8, [x24, #1377]
  403dbc:	cmp	w8, #0x1
  403dc0:	b.ne	403de4 <__fxstatat@plt+0x904>  // b.any
  403dc4:	adrp	x2, 404000 <__fxstatat@plt+0xb20>
  403dc8:	add	x2, x2, #0x368
  403dcc:	sub	x3, x29, #0x58
  403dd0:	mov	w0, w22
  403dd4:	mov	x1, x21
  403dd8:	bl	40f350 <__fxstatat@plt+0xbe70>
  403ddc:	mov	w20, w0
  403de0:	b	403e68 <__fxstatat@plt+0x988>
  403de4:	bl	409810 <__fxstatat@plt+0x6330>
  403de8:	cbz	x19, 403e40 <__fxstatat@plt+0x960>
  403dec:	sub	x0, x29, #0x58
  403df0:	bl	405210 <__fxstatat@plt+0x1d30>
  403df4:	cmp	w22, #0x1
  403df8:	b.lt	403e54 <__fxstatat@plt+0x974>  // b.tstop
  403dfc:	mov	w8, w22
  403e00:	mov	x23, xzr
  403e04:	mov	w20, wzr
  403e08:	lsl	x22, x8, #3
  403e0c:	ldr	x0, [x21, x23]
  403e10:	cmp	x23, #0x0
  403e14:	cset	w8, eq  // eq = none
  403e18:	and	w3, w28, w8
  403e1c:	sub	x2, x29, #0x58
  403e20:	mov	x1, x19
  403e24:	bl	4045e4 <__fxstatat@plt+0x1104>
  403e28:	tst	w0, #0x1
  403e2c:	add	x23, x23, #0x8
  403e30:	csinc	w20, w20, wzr, ne  // ne = any
  403e34:	cmp	x22, x23
  403e38:	b.ne	403e0c <__fxstatat@plt+0x92c>  // b.any
  403e3c:	b	403e68 <__fxstatat@plt+0x988>
  403e40:	ldp	x0, x1, [x21]
  403e44:	sub	x2, x29, #0x58
  403e48:	tbz	w28, #0, 403e5c <__fxstatat@plt+0x97c>
  403e4c:	bl	404440 <__fxstatat@plt+0xf60>
  403e50:	tbz	w0, #0, 403e64 <__fxstatat@plt+0x984>
  403e54:	mov	w20, wzr
  403e58:	b	403e68 <__fxstatat@plt+0x988>
  403e5c:	bl	404494 <__fxstatat@plt+0xfb4>
  403e60:	tbnz	w0, #0, 403e54 <__fxstatat@plt+0x974>
  403e64:	mov	w20, #0x1                   	// #1
  403e68:	mov	w0, w20
  403e6c:	ldp	x20, x19, [sp, #336]
  403e70:	ldp	x22, x21, [sp, #320]
  403e74:	ldp	x24, x23, [sp, #304]
  403e78:	ldp	x26, x25, [sp, #288]
  403e7c:	ldp	x28, x27, [sp, #272]
  403e80:	ldp	x29, x30, [sp, #256]
  403e84:	add	sp, sp, #0x160
  403e88:	ret
  403e8c:	adrp	x8, 427000 <__fxstatat@plt+0x23b20>
  403e90:	adrp	x9, 427000 <__fxstatat@plt+0x23b20>
  403e94:	ldr	x0, [x8, #1328]
  403e98:	ldr	x3, [x9, #1184]
  403e9c:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  403ea0:	adrp	x2, 414000 <__fxstatat@plt+0x10b20>
  403ea4:	adrp	x4, 414000 <__fxstatat@plt+0x10b20>
  403ea8:	add	x1, x1, #0x6cd
  403eac:	add	x2, x2, #0x7ae
  403eb0:	add	x4, x4, #0x7bc
  403eb4:	mov	x5, xzr
  403eb8:	bl	410c2c <__fxstatat@plt+0xd74c>
  403ebc:	mov	w0, wzr
  403ec0:	bl	402c60 <exit@plt>
  403ec4:	mov	w0, wzr
  403ec8:	bl	4035fc <__fxstatat@plt+0x11c>
  403ecc:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  403ed0:	add	x1, x1, #0x6fc
  403ed4:	b	403f78 <__fxstatat@plt+0xa98>
  403ed8:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  403edc:	add	x1, x1, #0x809
  403ee0:	b	403f78 <__fxstatat@plt+0xa98>
  403ee4:	cmp	w22, #0x0
  403ee8:	b.gt	403fe0 <__fxstatat@plt+0xb00>
  403eec:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  403ef0:	add	x1, x1, #0x8a9
  403ef4:	b	404060 <__fxstatat@plt+0xb80>
  403ef8:	bl	403410 <__errno_location@plt>
  403efc:	ldr	w20, [x0]
  403f00:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  403f04:	add	x1, x1, #0x842
  403f08:	mov	w2, #0x5                   	// #5
  403f0c:	mov	x0, xzr
  403f10:	bl	403370 <dcgettext@plt>
  403f14:	mov	x21, x0
  403f18:	mov	w0, #0x4                   	// #4
  403f1c:	mov	x1, x19
  403f20:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  403f24:	mov	x3, x0
  403f28:	mov	w0, #0x1                   	// #1
  403f2c:	mov	w1, w20
  403f30:	mov	x2, x21
  403f34:	bl	402c80 <error@plt>
  403f38:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  403f3c:	add	x1, x1, #0x87f
  403f40:	b	403f78 <__fxstatat@plt+0xa98>
  403f44:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  403f48:	add	x1, x1, #0x93f
  403f4c:	mov	w2, #0x5                   	// #5
  403f50:	bl	403370 <dcgettext@plt>
  403f54:	mov	x19, x0
  403f58:	mov	x0, x25
  403f5c:	bl	40e220 <__fxstatat@plt+0xad40>
  403f60:	b	4040ac <__fxstatat@plt+0xbcc>
  403f64:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  403f68:	add	x1, x1, #0x7cc
  403f6c:	b	403f78 <__fxstatat@plt+0xa98>
  403f70:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  403f74:	add	x1, x1, #0x8e8
  403f78:	mov	w2, #0x5                   	// #5
  403f7c:	mov	x0, xzr
  403f80:	bl	403370 <dcgettext@plt>
  403f84:	mov	x2, x0
  403f88:	mov	w0, #0x1                   	// #1
  403f8c:	mov	w1, wzr
  403f90:	bl	402c80 <error@plt>
  403f94:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  403f98:	add	x1, x1, #0x92e
  403f9c:	mov	w2, #0x5                   	// #5
  403fa0:	mov	x0, xzr
  403fa4:	bl	403370 <dcgettext@plt>
  403fa8:	ldr	x1, [x21, #16]
  403fac:	mov	x19, x0
  403fb0:	mov	w0, #0x4                   	// #4
  403fb4:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  403fb8:	mov	x3, x0
  403fbc:	mov	w0, wzr
  403fc0:	mov	w1, wzr
  403fc4:	mov	x2, x19
  403fc8:	bl	402c80 <error@plt>
  403fcc:	mov	w0, #0x1                   	// #1
  403fd0:	bl	4035fc <__fxstatat@plt+0x11c>
  403fd4:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  403fd8:	add	x1, x1, #0x997
  403fdc:	b	404060 <__fxstatat@plt+0xb80>
  403fe0:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  403fe4:	add	x1, x1, #0x8be
  403fe8:	mov	w2, #0x5                   	// #5
  403fec:	mov	x0, xzr
  403ff0:	bl	403370 <dcgettext@plt>
  403ff4:	ldr	x1, [x21]
  403ff8:	mov	x19, x0
  403ffc:	mov	w0, #0x4                   	// #4
  404000:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  404004:	mov	x3, x0
  404008:	mov	w0, wzr
  40400c:	mov	w1, wzr
  404010:	mov	x2, x19
  404014:	bl	402c80 <error@plt>
  404018:	mov	w0, #0x1                   	// #1
  40401c:	bl	4035fc <__fxstatat@plt+0x11c>
  404020:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  404024:	add	x1, x1, #0x856
  404028:	mov	w2, #0x5                   	// #5
  40402c:	mov	x0, xzr
  404030:	bl	403370 <dcgettext@plt>
  404034:	mov	x20, x0
  404038:	mov	w0, #0x4                   	// #4
  40403c:	mov	x1, x19
  404040:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  404044:	mov	x3, x0
  404048:	mov	w0, #0x1                   	// #1
  40404c:	mov	w1, wzr
  404050:	mov	x2, x20
  404054:	bl	402c80 <error@plt>
  404058:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  40405c:	add	x1, x1, #0x9df
  404060:	mov	w2, #0x5                   	// #5
  404064:	mov	x0, xzr
  404068:	bl	403370 <dcgettext@plt>
  40406c:	mov	x2, x0
  404070:	mov	w0, wzr
  404074:	mov	w1, wzr
  404078:	bl	402c80 <error@plt>
  40407c:	mov	w0, #0x1                   	// #1
  404080:	bl	4035fc <__fxstatat@plt+0x11c>
  404084:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  404088:	add	x1, x1, #0x856
  40408c:	mov	w2, #0x5                   	// #5
  404090:	mov	x0, xzr
  404094:	bl	403370 <dcgettext@plt>
  404098:	add	x8, x21, w22, sxtw #3
  40409c:	ldur	x1, [x8, #-8]
  4040a0:	mov	x19, x0
  4040a4:	mov	w0, #0x4                   	// #4
  4040a8:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  4040ac:	mov	x3, x0
  4040b0:	mov	w0, #0x1                   	// #1
  4040b4:	mov	w1, wzr
  4040b8:	mov	x2, x19
  4040bc:	bl	402c80 <error@plt>
  4040c0:	stp	x29, x30, [sp, #-32]!
  4040c4:	str	x19, [sp, #16]
  4040c8:	mov	x29, sp
  4040cc:	mov	x19, x0
  4040d0:	bl	406eb8 <__fxstatat@plt+0x39d8>
  4040d4:	mov	w9, #0x100                 	// #256
  4040d8:	strh	w9, [x19, #24]
  4040dc:	mov	w9, #0x1                   	// #1
  4040e0:	mov	x8, #0x4                   	// #4
  4040e4:	stur	w9, [x19, #35]
  4040e8:	mov	w9, #0x1000000             	// #16777216
  4040ec:	movk	x8, #0x2, lsl #32
  4040f0:	str	w9, [x19, #40]
  4040f4:	mov	x9, #0x400000000           	// #17179869184
  4040f8:	stp	x9, x8, [x19]
  4040fc:	mov	x8, #0x180                 	// #384
  404100:	movk	x8, #0x101, lsl #32
  404104:	stp	xzr, xzr, [x19, #64]
  404108:	str	wzr, [x19, #56]
  40410c:	strb	wzr, [x19, #34]
  404110:	str	wzr, [x19, #28]
  404114:	strh	wzr, [x19, #32]
  404118:	strb	wzr, [x19, #44]
  40411c:	strb	wzr, [x19, #39]
  404120:	stur	wzr, [x19, #45]
  404124:	str	x8, [x19, #16]
  404128:	ldr	x19, [sp, #16]
  40412c:	ldp	x29, x30, [sp], #32
  404130:	ret
  404134:	sub	sp, sp, #0xb0
  404138:	stp	x29, x30, [sp, #128]
  40413c:	str	x21, [sp, #144]
  404140:	stp	x20, x19, [sp, #160]
  404144:	add	x29, sp, #0x80
  404148:	mov	x19, x0
  40414c:	bl	40aba4 <__fxstatat@plt+0x76c4>
  404150:	mov	x20, x0
  404154:	bl	402c40 <strlen@plt>
  404158:	cbz	x0, 404170 <__fxstatat@plt+0xc90>
  40415c:	add	x8, x0, x20
  404160:	ldurb	w8, [x8, #-1]
  404164:	cmp	w8, #0x2f
  404168:	cset	w20, eq  // eq = none
  40416c:	b	404174 <__fxstatat@plt+0xc94>
  404170:	mov	w20, #0x1                   	// #1
  404174:	mov	x1, sp
  404178:	mov	x0, x19
  40417c:	bl	4138c8 <__fxstatat@plt+0x103e8>
  404180:	cbz	w0, 404190 <__fxstatat@plt+0xcb0>
  404184:	bl	403410 <__errno_location@plt>
  404188:	ldr	w8, [x0]
  40418c:	b	404194 <__fxstatat@plt+0xcb4>
  404190:	mov	w8, wzr
  404194:	ldr	w10, [sp, #16]
  404198:	cmp	w8, #0x0
  40419c:	cset	w9, eq  // eq = none
  4041a0:	and	w10, w10, #0xf000
  4041a4:	cmp	w10, #0x4, lsl #12
  4041a8:	cset	w10, eq  // eq = none
  4041ac:	tst	w8, #0xfffffffd
  4041b0:	b.ne	4041d4 <__fxstatat@plt+0xcf4>  // b.any
  4041b4:	and	w0, w9, w10
  4041b8:	cmp	w20, w0
  4041bc:	b.hi	4041e0 <__fxstatat@plt+0xd00>  // b.pmore
  4041c0:	ldp	x20, x19, [sp, #160]
  4041c4:	ldr	x21, [sp, #144]
  4041c8:	ldp	x29, x30, [sp, #128]
  4041cc:	add	sp, sp, #0xb0
  4041d0:	ret
  4041d4:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  4041d8:	add	x1, x1, #0x842
  4041dc:	b	4041e8 <__fxstatat@plt+0xd08>
  4041e0:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  4041e4:	add	x1, x1, #0x856
  4041e8:	mov	w2, #0x5                   	// #5
  4041ec:	mov	x0, xzr
  4041f0:	mov	w20, w8
  4041f4:	bl	403370 <dcgettext@plt>
  4041f8:	mov	x21, x0
  4041fc:	mov	w0, #0x4                   	// #4
  404200:	mov	x1, x19
  404204:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  404208:	mov	x3, x0
  40420c:	mov	w0, #0x1                   	// #1
  404210:	mov	w1, w20
  404214:	mov	x2, x21
  404218:	bl	402c80 <error@plt>
  40421c:	mov	w8, #0xffff0e00            	// #-61952
  404220:	tst	w0, w8
  404224:	cset	w0, ne  // ne = any
  404228:	ret
  40422c:	stp	x29, x30, [sp, #-32]!
  404230:	str	x19, [sp, #16]
  404234:	adrp	x19, 427000 <__fxstatat@plt+0x23b20>
  404238:	ldr	x0, [x19, #1360]
  40423c:	mov	x29, sp
  404240:	cbz	x0, 40425c <__fxstatat@plt+0xd7c>
  404244:	bl	402f80 <getpwnam@plt>
  404248:	cbz	x0, 40426c <__fxstatat@plt+0xd8c>
  40424c:	ldr	w8, [x0, #16]
  404250:	adrp	x9, 427000 <__fxstatat@plt+0x23b20>
  404254:	str	w8, [x9, #1380]
  404258:	b	40429c <__fxstatat@plt+0xdbc>
  40425c:	adrp	x8, 427000 <__fxstatat@plt+0x23b20>
  404260:	mov	w9, #0xffffffff            	// #-1
  404264:	str	w9, [x8, #1380]
  404268:	b	4042a0 <__fxstatat@plt+0xdc0>
  40426c:	ldr	x0, [x19, #1360]
  404270:	add	x3, x29, #0x18
  404274:	mov	x1, xzr
  404278:	mov	w2, wzr
  40427c:	mov	x4, xzr
  404280:	bl	410fd0 <__fxstatat@plt+0xdaf0>
  404284:	cbnz	w0, 404314 <__fxstatat@plt+0xe34>
  404288:	ldr	x8, [x29, #24]
  40428c:	lsr	x9, x8, #32
  404290:	cbnz	x9, 404314 <__fxstatat@plt+0xe34>
  404294:	adrp	x9, 427000 <__fxstatat@plt+0x23b20>
  404298:	str	w8, [x9, #1380]
  40429c:	bl	4032f0 <endpwent@plt>
  4042a0:	adrp	x19, 427000 <__fxstatat@plt+0x23b20>
  4042a4:	ldr	x0, [x19, #1368]
  4042a8:	cbz	x0, 4042c4 <__fxstatat@plt+0xde4>
  4042ac:	bl	402d00 <getgrnam@plt>
  4042b0:	cbz	x0, 4042d4 <__fxstatat@plt+0xdf4>
  4042b4:	ldr	w8, [x0, #16]
  4042b8:	adrp	x9, 427000 <__fxstatat@plt+0x23b20>
  4042bc:	str	w8, [x9, #1384]
  4042c0:	b	404304 <__fxstatat@plt+0xe24>
  4042c4:	adrp	x8, 427000 <__fxstatat@plt+0x23b20>
  4042c8:	mov	w9, #0xffffffff            	// #-1
  4042cc:	str	w9, [x8, #1384]
  4042d0:	b	404308 <__fxstatat@plt+0xe28>
  4042d4:	ldr	x0, [x19, #1368]
  4042d8:	add	x3, x29, #0x18
  4042dc:	mov	x1, xzr
  4042e0:	mov	w2, wzr
  4042e4:	mov	x4, xzr
  4042e8:	bl	410fd0 <__fxstatat@plt+0xdaf0>
  4042ec:	cbnz	w0, 404330 <__fxstatat@plt+0xe50>
  4042f0:	ldr	x8, [x29, #24]
  4042f4:	lsr	x9, x8, #32
  4042f8:	cbnz	x9, 404330 <__fxstatat@plt+0xe50>
  4042fc:	adrp	x9, 427000 <__fxstatat@plt+0x23b20>
  404300:	str	w8, [x9, #1384]
  404304:	bl	402dc0 <endgrent@plt>
  404308:	ldr	x19, [sp, #16]
  40430c:	ldp	x29, x30, [sp], #32
  404310:	ret
  404314:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  404318:	add	x1, x1, #0xe2a
  40431c:	mov	w2, #0x5                   	// #5
  404320:	mov	x0, xzr
  404324:	bl	403370 <dcgettext@plt>
  404328:	ldr	x8, [x19, #1360]
  40432c:	b	404348 <__fxstatat@plt+0xe68>
  404330:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  404334:	add	x1, x1, #0xe3a
  404338:	mov	w2, #0x5                   	// #5
  40433c:	mov	x0, xzr
  404340:	bl	403370 <dcgettext@plt>
  404344:	ldr	x8, [x19, #1368]
  404348:	mov	x19, x0
  40434c:	mov	x0, x8
  404350:	bl	40e220 <__fxstatat@plt+0xad40>
  404354:	mov	x3, x0
  404358:	mov	w0, #0x1                   	// #1
  40435c:	mov	w1, wzr
  404360:	mov	x2, x19
  404364:	bl	402c80 <error@plt>
  404368:	sub	sp, sp, #0x40
  40436c:	adrp	x8, 427000 <__fxstatat@plt+0x23b20>
  404370:	adrp	x9, 427000 <__fxstatat@plt+0x23b20>
  404374:	adrp	x10, 427000 <__fxstatat@plt+0x23b20>
  404378:	adrp	x11, 427000 <__fxstatat@plt+0x23b20>
  40437c:	ldr	w4, [x8, #1176]
  404380:	ldr	w6, [x9, #1172]
  404384:	ldr	w7, [x10, #1380]
  404388:	ldr	w8, [x11, #1384]
  40438c:	stp	x22, x21, [sp, #32]
  404390:	mov	x21, x2
  404394:	adrp	x2, 404000 <__fxstatat@plt+0xb20>
  404398:	adrp	x5, 404000 <__fxstatat@plt+0xb20>
  40439c:	add	x2, x2, #0x670
  4043a0:	add	x5, x5, #0x720
  4043a4:	mov	x3, x21
  4043a8:	stp	x29, x30, [sp, #16]
  4043ac:	stp	x20, x19, [sp, #48]
  4043b0:	add	x29, sp, #0x10
  4043b4:	mov	x19, x0
  4043b8:	strb	wzr, [sp, #8]
  4043bc:	str	w8, [sp]
  4043c0:	bl	40c294 <__fxstatat@plt+0x8db4>
  4043c4:	mvn	w8, w0
  4043c8:	and	w20, w8, #0x1
  4043cc:	tbnz	w8, #0, 404428 <__fxstatat@plt+0xf48>
  4043d0:	ldrb	w8, [x21, #33]
  4043d4:	cbz	w8, 404428 <__fxstatat@plt+0xf48>
  4043d8:	bl	404788 <__fxstatat@plt+0x12a8>
  4043dc:	bl	403410 <__errno_location@plt>
  4043e0:	ldr	w21, [x0]
  4043e4:	mov	w0, w21
  4043e8:	bl	4047a4 <__fxstatat@plt+0x12c4>
  4043ec:	tbnz	w0, #0, 404428 <__fxstatat@plt+0xf48>
  4043f0:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  4043f4:	add	x1, x1, #0xe4b
  4043f8:	mov	w2, #0x5                   	// #5
  4043fc:	mov	x0, xzr
  404400:	bl	403370 <dcgettext@plt>
  404404:	mov	x22, x0
  404408:	mov	w0, #0x4                   	// #4
  40440c:	mov	x1, x19
  404410:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  404414:	mov	x3, x0
  404418:	mov	w0, wzr
  40441c:	mov	w1, w21
  404420:	mov	x2, x22
  404424:	bl	402c80 <error@plt>
  404428:	mov	w0, w20
  40442c:	ldp	x20, x19, [sp, #48]
  404430:	ldp	x22, x21, [sp, #32]
  404434:	ldp	x29, x30, [sp, #16]
  404438:	add	sp, sp, #0x40
  40443c:	ret
  404440:	stp	x29, x30, [sp, #-48]!
  404444:	mov	w3, wzr
  404448:	str	x21, [sp, #16]
  40444c:	stp	x20, x19, [sp, #32]
  404450:	mov	x29, sp
  404454:	mov	x19, x2
  404458:	mov	x20, x1
  40445c:	mov	x21, x0
  404460:	bl	4047d8 <__fxstatat@plt+0x12f8>
  404464:	mov	w8, w0
  404468:	mov	w0, wzr
  40446c:	tbz	w8, #0, 404480 <__fxstatat@plt+0xfa0>
  404470:	mov	x0, x21
  404474:	mov	x1, x20
  404478:	mov	x2, x19
  40447c:	bl	404494 <__fxstatat@plt+0xfb4>
  404480:	ldp	x20, x19, [sp, #32]
  404484:	ldr	x21, [sp, #16]
  404488:	and	w0, w0, #0x1
  40448c:	ldp	x29, x30, [sp], #48
  404490:	ret
  404494:	sub	sp, sp, #0xb0
  404498:	stp	x29, x30, [sp, #128]
  40449c:	stp	x20, x19, [sp, #160]
  4044a0:	ldrb	w8, [x2, #31]
  4044a4:	str	x21, [sp, #144]
  4044a8:	mov	x20, x2
  4044ac:	mov	x19, x1
  4044b0:	mov	x21, x0
  4044b4:	add	x29, sp, #0x80
  4044b8:	cbz	w8, 404510 <__fxstatat@plt+0x1030>
  4044bc:	mov	x1, sp
  4044c0:	mov	x0, x21
  4044c4:	bl	4138c8 <__fxstatat@plt+0x103e8>
  4044c8:	cbz	w0, 404510 <__fxstatat@plt+0x1030>
  4044cc:	bl	403410 <__errno_location@plt>
  4044d0:	ldr	w19, [x0]
  4044d4:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  4044d8:	add	x1, x1, #0xecb
  4044dc:	mov	w2, #0x5                   	// #5
  4044e0:	mov	x0, xzr
  4044e4:	bl	403370 <dcgettext@plt>
  4044e8:	mov	x20, x0
  4044ec:	mov	w0, #0x4                   	// #4
  4044f0:	mov	x1, x21
  4044f4:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  4044f8:	mov	x3, x0
  4044fc:	mov	w0, wzr
  404500:	mov	w1, w19
  404504:	mov	x2, x20
  404508:	bl	402c80 <error@plt>
  40450c:	b	40457c <__fxstatat@plt+0x109c>
  404510:	mov	x0, x21
  404514:	mov	x1, x19
  404518:	mov	x2, x20
  40451c:	bl	40492c <__fxstatat@plt+0x144c>
  404520:	tbz	w0, #0, 40457c <__fxstatat@plt+0x109c>
  404524:	adrp	x21, 427000 <__fxstatat@plt+0x23b20>
  404528:	ldrb	w8, [x21, #1376]
  40452c:	cmp	w8, #0x1
  404530:	b.ne	404540 <__fxstatat@plt+0x1060>  // b.any
  404534:	mov	x0, x19
  404538:	bl	4049a0 <__fxstatat@plt+0x14c0>
  40453c:	tbz	w0, #0, 404598 <__fxstatat@plt+0x10b8>
  404540:	ldrb	w8, [x20, #31]
  404544:	cbz	w8, 404570 <__fxstatat@plt+0x1090>
  404548:	ldrb	w8, [x21, #1376]
  40454c:	tbnz	w8, #0, 404560 <__fxstatat@plt+0x1080>
  404550:	ldr	w8, [sp, #16]
  404554:	and	w8, w8, #0xf000
  404558:	cmp	w8, #0x8, lsl #12
  40455c:	b.eq	404570 <__fxstatat@plt+0x1090>  // b.none
  404560:	mov	x0, sp
  404564:	mov	x1, x19
  404568:	bl	404aa0 <__fxstatat@plt+0x15c0>
  40456c:	tbz	w0, #0, 40457c <__fxstatat@plt+0x109c>
  404570:	mov	x0, x19
  404574:	bl	404b40 <__fxstatat@plt+0x1660>
  404578:	b	404580 <__fxstatat@plt+0x10a0>
  40457c:	mov	w0, wzr
  404580:	ldp	x20, x19, [sp, #160]
  404584:	ldr	x21, [sp, #144]
  404588:	ldp	x29, x30, [sp, #128]
  40458c:	and	w0, w0, #0x1
  404590:	add	sp, sp, #0xb0
  404594:	ret
  404598:	mov	x0, x19
  40459c:	bl	403470 <unlink@plt>
  4045a0:	cbz	w0, 404580 <__fxstatat@plt+0x10a0>
  4045a4:	bl	403410 <__errno_location@plt>
  4045a8:	ldr	w20, [x0]
  4045ac:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  4045b0:	add	x1, x1, #0xeda
  4045b4:	mov	w2, #0x5                   	// #5
  4045b8:	mov	x0, xzr
  4045bc:	bl	403370 <dcgettext@plt>
  4045c0:	mov	x21, x0
  4045c4:	mov	w0, #0x4                   	// #4
  4045c8:	mov	x1, x19
  4045cc:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  4045d0:	mov	x3, x0
  4045d4:	mov	w0, #0x1                   	// #1
  4045d8:	mov	w1, w20
  4045dc:	mov	x2, x21
  4045e0:	bl	402c80 <error@plt>
  4045e4:	stp	x29, x30, [sp, #-48]!
  4045e8:	stp	x22, x21, [sp, #16]
  4045ec:	stp	x20, x19, [sp, #32]
  4045f0:	mov	x29, sp
  4045f4:	mov	w22, w3
  4045f8:	mov	x19, x2
  4045fc:	mov	x20, x1
  404600:	mov	x21, x0
  404604:	bl	40aba4 <__fxstatat@plt+0x76c4>
  404608:	mov	x1, x0
  40460c:	mov	x0, x20
  404610:	mov	x2, xzr
  404614:	bl	40af34 <__fxstatat@plt+0x7a54>
  404618:	mov	x20, x0
  40461c:	tbz	w22, #0, 404638 <__fxstatat@plt+0x1158>
  404620:	mov	w3, #0x1                   	// #1
  404624:	mov	x0, x21
  404628:	mov	x1, x20
  40462c:	mov	x2, x19
  404630:	bl	4047d8 <__fxstatat@plt+0x12f8>
  404634:	tbz	w0, #0, 404650 <__fxstatat@plt+0x1170>
  404638:	mov	x0, x21
  40463c:	mov	x1, x20
  404640:	mov	x2, x19
  404644:	bl	404494 <__fxstatat@plt+0xfb4>
  404648:	mov	w19, w0
  40464c:	b	404654 <__fxstatat@plt+0x1174>
  404650:	mov	w19, wzr
  404654:	mov	x0, x20
  404658:	bl	4031d0 <free@plt>
  40465c:	and	w0, w19, #0x1
  404660:	ldp	x20, x19, [sp, #32]
  404664:	ldp	x22, x21, [sp, #16]
  404668:	ldp	x29, x30, [sp], #48
  40466c:	ret
  404670:	stp	x29, x30, [sp, #-64]!
  404674:	stp	x22, x21, [sp, #32]
  404678:	stp	x20, x19, [sp, #48]
  40467c:	ldrb	w8, [x2, #33]
  404680:	mov	x19, x2
  404684:	mov	x21, x1
  404688:	mov	x20, x0
  40468c:	str	x23, [sp, #16]
  404690:	mov	x29, sp
  404694:	cbz	w8, 4046e8 <__fxstatat@plt+0x1208>
  404698:	bl	4047bc <__fxstatat@plt+0x12dc>
  40469c:	bl	403410 <__errno_location@plt>
  4046a0:	ldr	w22, [x0]
  4046a4:	mov	w0, w22
  4046a8:	bl	4047a4 <__fxstatat@plt+0x12c4>
  4046ac:	tbnz	w0, #0, 4046e8 <__fxstatat@plt+0x1208>
  4046b0:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  4046b4:	add	x1, x1, #0xe6c
  4046b8:	mov	w2, #0x5                   	// #5
  4046bc:	mov	x0, xzr
  4046c0:	bl	403370 <dcgettext@plt>
  4046c4:	mov	x23, x0
  4046c8:	mov	w0, #0x4                   	// #4
  4046cc:	mov	x1, x20
  4046d0:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  4046d4:	mov	x3, x0
  4046d8:	mov	w0, wzr
  4046dc:	mov	w1, w22
  4046e0:	mov	x2, x23
  4046e4:	bl	402c80 <error@plt>
  4046e8:	mov	w1, #0x1ed                 	// #493
  4046ec:	mov	x0, x21
  4046f0:	bl	403490 <mkdir@plt>
  4046f4:	mov	w21, w0
  4046f8:	cbnz	w0, 404708 <__fxstatat@plt+0x1228>
  4046fc:	mov	x0, x20
  404700:	mov	x1, x19
  404704:	bl	404720 <__fxstatat@plt+0x1240>
  404708:	mov	w0, w21
  40470c:	ldp	x20, x19, [sp, #48]
  404710:	ldp	x22, x21, [sp, #32]
  404714:	ldr	x23, [sp, #16]
  404718:	ldp	x29, x30, [sp], #64
  40471c:	ret
  404720:	stp	x29, x30, [sp, #-48]!
  404724:	stp	x20, x19, [sp, #32]
  404728:	ldrb	w8, [x1, #46]
  40472c:	str	x21, [sp, #16]
  404730:	mov	x29, sp
  404734:	cbz	w8, 404778 <__fxstatat@plt+0x1298>
  404738:	adrp	x8, 427000 <__fxstatat@plt+0x23b20>
  40473c:	ldr	x20, [x8, #1328]
  404740:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  404744:	mov	x19, x0
  404748:	add	x1, x1, #0xe9a
  40474c:	mov	w2, #0x5                   	// #5
  404750:	mov	x0, xzr
  404754:	bl	403370 <dcgettext@plt>
  404758:	mov	x21, x0
  40475c:	mov	w0, #0x4                   	// #4
  404760:	mov	x1, x19
  404764:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  404768:	mov	x2, x0
  40476c:	mov	x0, x20
  404770:	mov	x1, x21
  404774:	bl	404e4c <__fxstatat@plt+0x196c>
  404778:	ldp	x20, x19, [sp, #32]
  40477c:	ldr	x21, [sp, #16]
  404780:	ldp	x29, x30, [sp], #48
  404784:	ret
  404788:	stp	x29, x30, [sp, #-16]!
  40478c:	mov	x29, sp
  404790:	bl	403410 <__errno_location@plt>
  404794:	mov	w8, #0x5f                  	// #95
  404798:	str	w8, [x0]
  40479c:	ldp	x29, x30, [sp], #16
  4047a0:	ret
  4047a4:	cmp	w0, #0x5f
  4047a8:	cset	w8, eq  // eq = none
  4047ac:	cmp	w0, #0x3d
  4047b0:	cset	w9, eq  // eq = none
  4047b4:	orr	w0, w8, w9
  4047b8:	ret
  4047bc:	stp	x29, x30, [sp, #-16]!
  4047c0:	mov	x29, sp
  4047c4:	bl	403410 <__errno_location@plt>
  4047c8:	mov	w8, #0x5f                  	// #95
  4047cc:	str	w8, [x0]
  4047d0:	ldp	x29, x30, [sp], #16
  4047d4:	ret
  4047d8:	sub	sp, sp, #0x40
  4047dc:	stp	x20, x19, [sp, #48]
  4047e0:	mov	x20, x2
  4047e4:	mov	x19, x1
  4047e8:	stp	x29, x30, [sp, #16]
  4047ec:	stp	x22, x21, [sp, #32]
  4047f0:	add	x29, sp, #0x10
  4047f4:	tbnz	w3, #0, 404814 <__fxstatat@plt+0x1334>
  4047f8:	ldrb	w8, [x0]
  4047fc:	cmp	w8, #0x2f
  404800:	b.ne	404814 <__fxstatat@plt+0x1334>  // b.any
  404804:	ldrb	w8, [x19]
  404808:	cmp	w8, #0x2f
  40480c:	cset	w22, ne  // ne = any
  404810:	b	404818 <__fxstatat@plt+0x1338>
  404814:	mov	w22, #0x1                   	// #1
  404818:	add	x0, sp, #0x8
  40481c:	bl	40eec8 <__fxstatat@plt+0xb9e8>
  404820:	tbnz	w22, #0, 40482c <__fxstatat@plt+0x134c>
  404824:	add	x0, sp, #0x8
  404828:	bl	40f2b4 <__fxstatat@plt+0xbdd4>
  40482c:	adrp	x2, 404000 <__fxstatat@plt+0xb20>
  404830:	add	x2, x2, #0x670
  404834:	add	x1, sp, #0x8
  404838:	mov	x0, x19
  40483c:	mov	x3, x20
  404840:	bl	40c114 <__fxstatat@plt+0x8c34>
  404844:	cmn	x0, #0x1
  404848:	b.eq	404858 <__fxstatat@plt+0x1378>  // b.none
  40484c:	mov	w21, wzr
  404850:	cbnz	w22, 4048a0 <__fxstatat@plt+0x13c0>
  404854:	b	404910 <__fxstatat@plt+0x1430>
  404858:	bl	403410 <__errno_location@plt>
  40485c:	ldr	w20, [x0]
  404860:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  404864:	add	x1, x1, #0xeb0
  404868:	mov	w2, #0x5                   	// #5
  40486c:	mov	x0, xzr
  404870:	bl	403370 <dcgettext@plt>
  404874:	mov	x21, x0
  404878:	mov	w0, #0x4                   	// #4
  40487c:	mov	x1, x19
  404880:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  404884:	mov	x3, x0
  404888:	mov	w0, wzr
  40488c:	mov	w1, w20
  404890:	mov	x2, x21
  404894:	bl	402c80 <error@plt>
  404898:	mov	w21, #0x1                   	// #1
  40489c:	cbz	w22, 404910 <__fxstatat@plt+0x1430>
  4048a0:	add	x0, sp, #0x8
  4048a4:	mov	w1, w21
  4048a8:	bl	40f174 <__fxstatat@plt+0xbc94>
  4048ac:	mov	w22, w0
  4048b0:	bl	403410 <__errno_location@plt>
  4048b4:	ldr	w20, [x0]
  4048b8:	add	x0, sp, #0x8
  4048bc:	bl	40f2b4 <__fxstatat@plt+0xbdd4>
  4048c0:	cmp	w22, #0x0
  4048c4:	b.gt	404908 <__fxstatat@plt+0x1428>
  4048c8:	cbnz	w21, 404910 <__fxstatat@plt+0x1430>
  4048cc:	cbz	w22, 404910 <__fxstatat@plt+0x1430>
  4048d0:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  4048d4:	add	x1, x1, #0xeb0
  4048d8:	mov	w2, #0x5                   	// #5
  4048dc:	mov	x0, xzr
  4048e0:	bl	403370 <dcgettext@plt>
  4048e4:	mov	x21, x0
  4048e8:	mov	w0, #0x4                   	// #4
  4048ec:	mov	x1, x19
  4048f0:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  4048f4:	mov	x3, x0
  4048f8:	mov	w0, wzr
  4048fc:	mov	w1, w20
  404900:	mov	x2, x21
  404904:	bl	402c80 <error@plt>
  404908:	mov	w0, wzr
  40490c:	b	404918 <__fxstatat@plt+0x1438>
  404910:	cmp	w21, #0x0
  404914:	cset	w0, eq  // eq = none
  404918:	ldp	x20, x19, [sp, #48]
  40491c:	ldp	x22, x21, [sp, #32]
  404920:	ldp	x29, x30, [sp, #16]
  404924:	add	sp, sp, #0x40
  404928:	ret
  40492c:	stp	x29, x30, [sp, #-48]!
  404930:	adrp	x8, 427000 <__fxstatat@plt+0x23b20>
  404934:	ldrb	w8, [x8, #1378]
  404938:	str	x21, [sp, #16]
  40493c:	stp	x20, x19, [sp, #32]
  404940:	mov	x19, x2
  404944:	mov	x20, x1
  404948:	cmp	w8, #0x1
  40494c:	mov	x21, x0
  404950:	mov	x29, sp
  404954:	b.ne	404968 <__fxstatat@plt+0x1488>  // b.any
  404958:	mov	x0, x21
  40495c:	mov	x1, x20
  404960:	bl	404bfc <__fxstatat@plt+0x171c>
  404964:	tbz	w0, #0, 404988 <__fxstatat@plt+0x14a8>
  404968:	add	x4, x29, #0x1c
  40496c:	mov	x0, x21
  404970:	mov	x1, x20
  404974:	mov	w2, wzr
  404978:	mov	x3, x19
  40497c:	mov	x5, xzr
  404980:	bl	405298 <__fxstatat@plt+0x1db8>
  404984:	b	40498c <__fxstatat@plt+0x14ac>
  404988:	mov	w0, #0x1                   	// #1
  40498c:	ldp	x20, x19, [sp, #32]
  404990:	ldr	x21, [sp, #16]
  404994:	and	w0, w0, #0x1
  404998:	ldp	x29, x30, [sp], #48
  40499c:	ret
  4049a0:	sub	sp, sp, #0x30
  4049a4:	stp	x29, x30, [sp, #16]
  4049a8:	stp	x20, x19, [sp, #32]
  4049ac:	add	x29, sp, #0x10
  4049b0:	mov	x19, x0
  4049b4:	bl	402db0 <fork@plt>
  4049b8:	cmn	w0, #0x1
  4049bc:	b.eq	4049f0 <__fxstatat@plt+0x1510>  // b.none
  4049c0:	cbz	w0, 404a48 <__fxstatat@plt+0x1568>
  4049c4:	sub	x1, x29, #0x4
  4049c8:	mov	w2, wzr
  4049cc:	bl	403460 <waitpid@plt>
  4049d0:	tbnz	w0, #31, 4049fc <__fxstatat@plt+0x151c>
  4049d4:	ldurh	w8, [x29, #-4]
  4049d8:	tst	w8, #0xffffff7f
  4049dc:	b.eq	404a40 <__fxstatat@plt+0x1560>  // b.none
  4049e0:	adrp	x19, 414000 <__fxstatat@plt+0x10b20>
  4049e4:	mov	w20, wzr
  4049e8:	add	x19, x19, #0xf23
  4049ec:	b	404a0c <__fxstatat@plt+0x152c>
  4049f0:	adrp	x19, 414000 <__fxstatat@plt+0x10b20>
  4049f4:	add	x19, x19, #0xeeb
  4049f8:	b	404a04 <__fxstatat@plt+0x1524>
  4049fc:	adrp	x19, 414000 <__fxstatat@plt+0x10b20>
  404a00:	add	x19, x19, #0xf11
  404a04:	bl	403410 <__errno_location@plt>
  404a08:	ldr	w20, [x0]
  404a0c:	mov	w2, #0x5                   	// #5
  404a10:	mov	x0, xzr
  404a14:	mov	x1, x19
  404a18:	bl	403370 <dcgettext@plt>
  404a1c:	mov	x2, x0
  404a20:	mov	w0, wzr
  404a24:	mov	w1, w20
  404a28:	bl	402c80 <error@plt>
  404a2c:	mov	w0, wzr
  404a30:	ldp	x20, x19, [sp, #32]
  404a34:	ldp	x29, x30, [sp, #16]
  404a38:	add	sp, sp, #0x30
  404a3c:	ret
  404a40:	mov	w0, #0x1                   	// #1
  404a44:	b	404a30 <__fxstatat@plt+0x1550>
  404a48:	adrp	x20, 427000 <__fxstatat@plt+0x23b20>
  404a4c:	ldr	x0, [x20, #1160]
  404a50:	mov	x2, x19
  404a54:	mov	x3, xzr
  404a58:	mov	x1, x0
  404a5c:	bl	403420 <execlp@plt>
  404a60:	bl	403410 <__errno_location@plt>
  404a64:	ldr	w19, [x0]
  404a68:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  404a6c:	add	x1, x1, #0xf03
  404a70:	mov	w2, #0x5                   	// #5
  404a74:	mov	x0, xzr
  404a78:	bl	403370 <dcgettext@plt>
  404a7c:	ldr	x1, [x20, #1160]
  404a80:	mov	x20, x0
  404a84:	mov	w0, #0x4                   	// #4
  404a88:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  404a8c:	mov	x3, x0
  404a90:	mov	w0, #0x1                   	// #1
  404a94:	mov	w1, w19
  404a98:	mov	x2, x20
  404a9c:	bl	402c80 <error@plt>
  404aa0:	sub	sp, sp, #0x50
  404aa4:	stp	x29, x30, [sp, #32]
  404aa8:	str	x21, [sp, #48]
  404aac:	stp	x20, x19, [sp, #64]
  404ab0:	add	x29, sp, #0x20
  404ab4:	mov	x19, x1
  404ab8:	mov	x20, x0
  404abc:	bl	40f72c <__fxstatat@plt+0xc24c>
  404ac0:	stp	x0, x1, [sp]
  404ac4:	mov	x0, x20
  404ac8:	bl	40f744 <__fxstatat@plt+0xc264>
  404acc:	stp	x0, x1, [sp, #16]
  404ad0:	mov	x1, sp
  404ad4:	mov	x0, x19
  404ad8:	bl	4105d8 <__fxstatat@plt+0xd0f8>
  404adc:	cbz	w0, 404b28 <__fxstatat@plt+0x1648>
  404ae0:	bl	403410 <__errno_location@plt>
  404ae4:	ldr	w20, [x0]
  404ae8:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  404aec:	add	x1, x1, #0xf47
  404af0:	mov	w2, #0x5                   	// #5
  404af4:	mov	x0, xzr
  404af8:	bl	403370 <dcgettext@plt>
  404afc:	mov	x21, x0
  404b00:	mov	w0, #0x4                   	// #4
  404b04:	mov	x1, x19
  404b08:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  404b0c:	mov	x3, x0
  404b10:	mov	w0, wzr
  404b14:	mov	w1, w20
  404b18:	mov	x2, x21
  404b1c:	bl	402c80 <error@plt>
  404b20:	mov	w0, wzr
  404b24:	b	404b2c <__fxstatat@plt+0x164c>
  404b28:	mov	w0, #0x1                   	// #1
  404b2c:	ldp	x20, x19, [sp, #64]
  404b30:	ldr	x21, [sp, #48]
  404b34:	ldp	x29, x30, [sp, #32]
  404b38:	add	sp, sp, #0x50
  404b3c:	ret
  404b40:	stp	x29, x30, [sp, #-48]!
  404b44:	adrp	x8, 427000 <__fxstatat@plt+0x23b20>
  404b48:	adrp	x9, 427000 <__fxstatat@plt+0x23b20>
  404b4c:	ldr	w1, [x8, #1380]
  404b50:	ldr	w2, [x9, #1384]
  404b54:	stp	x20, x19, [sp, #32]
  404b58:	mov	x19, x0
  404b5c:	str	x21, [sp, #16]
  404b60:	and	w8, w2, w1
  404b64:	cmn	w8, #0x1
  404b68:	mov	x29, sp
  404b6c:	b.eq	404b88 <__fxstatat@plt+0x16a8>  // b.none
  404b70:	mov	x0, x19
  404b74:	bl	403180 <lchown@plt>
  404b78:	cbz	w0, 404b88 <__fxstatat@plt+0x16a8>
  404b7c:	adrp	x20, 414000 <__fxstatat@plt+0x10b20>
  404b80:	add	x20, x20, #0xf64
  404b84:	b	404ba4 <__fxstatat@plt+0x16c4>
  404b88:	adrp	x8, 427000 <__fxstatat@plt+0x23b20>
  404b8c:	ldr	w1, [x8, #1168]
  404b90:	mov	x0, x19
  404b94:	bl	402eb0 <chmod@plt>
  404b98:	cbz	w0, 404be8 <__fxstatat@plt+0x1708>
  404b9c:	adrp	x20, 414000 <__fxstatat@plt+0x10b20>
  404ba0:	add	x20, x20, #0xf82
  404ba4:	bl	403410 <__errno_location@plt>
  404ba8:	ldr	w21, [x0]
  404bac:	mov	w2, #0x5                   	// #5
  404bb0:	mov	x0, xzr
  404bb4:	mov	x1, x20
  404bb8:	bl	403370 <dcgettext@plt>
  404bbc:	mov	x20, x0
  404bc0:	mov	w0, #0x4                   	// #4
  404bc4:	mov	x1, x19
  404bc8:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  404bcc:	mov	x3, x0
  404bd0:	mov	w0, wzr
  404bd4:	mov	w1, w21
  404bd8:	mov	x2, x20
  404bdc:	bl	402c80 <error@plt>
  404be0:	mov	w0, wzr
  404be4:	b	404bec <__fxstatat@plt+0x170c>
  404be8:	mov	w0, #0x1                   	// #1
  404bec:	ldp	x20, x19, [sp, #32]
  404bf0:	ldr	x21, [sp, #16]
  404bf4:	ldp	x29, x30, [sp], #48
  404bf8:	ret
  404bfc:	sub	sp, sp, #0x140
  404c00:	stp	x22, x21, [sp, #288]
  404c04:	adrp	x22, 427000 <__fxstatat@plt+0x23b20>
  404c08:	ldr	w8, [x22, #1168]
  404c0c:	stp	x20, x19, [sp, #304]
  404c10:	mov	x20, x0
  404c14:	stp	x29, x30, [sp, #256]
  404c18:	mov	w0, w8
  404c1c:	str	x28, [sp, #272]
  404c20:	add	x29, sp, #0x100
  404c24:	mov	x19, x1
  404c28:	bl	40421c <__fxstatat@plt+0xd3c>
  404c2c:	tbnz	w0, #0, 404d9c <__fxstatat@plt+0x18bc>
  404c30:	add	x1, sp, #0x80
  404c34:	mov	x0, x20
  404c38:	bl	4138e8 <__fxstatat@plt+0x10408>
  404c3c:	cbnz	w0, 404d9c <__fxstatat@plt+0x18bc>
  404c40:	mov	x1, sp
  404c44:	mov	x0, x19
  404c48:	bl	4138e8 <__fxstatat@plt+0x10408>
  404c4c:	cbnz	w0, 404d9c <__fxstatat@plt+0x18bc>
  404c50:	ldr	w0, [sp, #144]
  404c54:	and	w8, w0, #0xf000
  404c58:	cmp	w8, #0x8, lsl #12
  404c5c:	b.ne	404d9c <__fxstatat@plt+0x18bc>  // b.any
  404c60:	ldr	w21, [sp, #16]
  404c64:	and	w8, w21, #0xf000
  404c68:	cmp	w8, #0x8, lsl #12
  404c6c:	b.ne	404d9c <__fxstatat@plt+0x18bc>  // b.any
  404c70:	bl	40421c <__fxstatat@plt+0xd3c>
  404c74:	tbnz	w0, #0, 404d9c <__fxstatat@plt+0x18bc>
  404c78:	mov	w0, w21
  404c7c:	bl	40421c <__fxstatat@plt+0xd3c>
  404c80:	tbnz	w0, #0, 404d9c <__fxstatat@plt+0x18bc>
  404c84:	ldr	x8, [sp, #176]
  404c88:	ldr	x9, [sp, #48]
  404c8c:	cmp	x8, x9
  404c90:	b.ne	404d9c <__fxstatat@plt+0x18bc>  // b.any
  404c94:	ldr	w8, [x22, #1168]
  404c98:	and	w9, w21, #0xfff
  404c9c:	cmp	w9, w8
  404ca0:	b.ne	404d9c <__fxstatat@plt+0x18bc>  // b.any
  404ca4:	adrp	x8, 427000 <__fxstatat@plt+0x23b20>
  404ca8:	ldr	w8, [x8, #1380]
  404cac:	cmn	w8, #0x1
  404cb0:	b.eq	404cc4 <__fxstatat@plt+0x17e4>  // b.none
  404cb4:	ldr	w9, [sp, #24]
  404cb8:	cmp	w9, w8
  404cbc:	b.eq	404ce8 <__fxstatat@plt+0x1808>  // b.none
  404cc0:	b	404d9c <__fxstatat@plt+0x18bc>
  404cc4:	bl	403410 <__errno_location@plt>
  404cc8:	mov	x21, x0
  404ccc:	str	wzr, [x0]
  404cd0:	bl	402d20 <getuid@plt>
  404cd4:	cmn	w0, #0x1
  404cd8:	b.eq	404d7c <__fxstatat@plt+0x189c>  // b.none
  404cdc:	ldr	w8, [sp, #24]
  404ce0:	cmp	w8, w0
  404ce4:	b.ne	404d9c <__fxstatat@plt+0x18bc>  // b.any
  404ce8:	adrp	x8, 427000 <__fxstatat@plt+0x23b20>
  404cec:	ldr	w8, [x8, #1384]
  404cf0:	cmn	w8, #0x1
  404cf4:	b.eq	404d08 <__fxstatat@plt+0x1828>  // b.none
  404cf8:	ldr	w9, [sp, #28]
  404cfc:	cmp	w9, w8
  404d00:	b.ne	404d9c <__fxstatat@plt+0x18bc>  // b.any
  404d04:	b	404d2c <__fxstatat@plt+0x184c>
  404d08:	bl	403410 <__errno_location@plt>
  404d0c:	mov	x21, x0
  404d10:	str	wzr, [x0]
  404d14:	bl	403200 <getgid@plt>
  404d18:	cmn	w0, #0x1
  404d1c:	b.eq	404d88 <__fxstatat@plt+0x18a8>  // b.none
  404d20:	ldr	w8, [sp, #28]
  404d24:	cmp	w8, w0
  404d28:	b.ne	404d9c <__fxstatat@plt+0x18bc>  // b.any
  404d2c:	mov	x0, x20
  404d30:	mov	w1, wzr
  404d34:	bl	402ec0 <open@plt>
  404d38:	tbnz	w0, #31, 404d9c <__fxstatat@plt+0x18bc>
  404d3c:	mov	w20, w0
  404d40:	mov	x0, x19
  404d44:	mov	w1, wzr
  404d48:	bl	402ec0 <open@plt>
  404d4c:	tbnz	w0, #31, 404d94 <__fxstatat@plt+0x18b4>
  404d50:	mov	w19, w0
  404d54:	mov	w0, w20
  404d58:	mov	w1, w19
  404d5c:	bl	404dbc <__fxstatat@plt+0x18dc>
  404d60:	mov	w21, w0
  404d64:	mov	w0, w20
  404d68:	bl	403050 <close@plt>
  404d6c:	mov	w0, w19
  404d70:	bl	403050 <close@plt>
  404d74:	eor	w8, w21, #0x1
  404d78:	b	404da0 <__fxstatat@plt+0x18c0>
  404d7c:	ldr	w8, [x21]
  404d80:	cbnz	w8, 404d9c <__fxstatat@plt+0x18bc>
  404d84:	b	404cdc <__fxstatat@plt+0x17fc>
  404d88:	ldr	w8, [x21]
  404d8c:	cbnz	w8, 404d9c <__fxstatat@plt+0x18bc>
  404d90:	b	404d20 <__fxstatat@plt+0x1840>
  404d94:	mov	w0, w20
  404d98:	bl	403050 <close@plt>
  404d9c:	mov	w8, #0x1                   	// #1
  404da0:	ldp	x20, x19, [sp, #304]
  404da4:	ldp	x22, x21, [sp, #288]
  404da8:	ldr	x28, [sp, #272]
  404dac:	ldp	x29, x30, [sp, #256]
  404db0:	and	w0, w8, #0x1
  404db4:	add	sp, sp, #0x140
  404db8:	ret
  404dbc:	stp	x29, x30, [sp, #-64]!
  404dc0:	stp	x22, x21, [sp, #32]
  404dc4:	adrp	x21, 427000 <__fxstatat@plt+0x23b20>
  404dc8:	adrp	x22, 428000 <__progname@@GLIBC_2.17+0xac0>
  404dcc:	stp	x20, x19, [sp, #48]
  404dd0:	mov	w19, w1
  404dd4:	mov	w20, w0
  404dd8:	add	x21, x21, #0x56c
  404ddc:	add	x22, x22, #0x56c
  404de0:	str	x23, [sp, #16]
  404de4:	mov	x29, sp
  404de8:	mov	w2, #0x1000                	// #4096
  404dec:	mov	w0, w20
  404df0:	mov	x1, x21
  404df4:	bl	40b04c <__fxstatat@plt+0x7b6c>
  404df8:	cbz	x0, 404e34 <__fxstatat@plt+0x1954>
  404dfc:	mov	x23, x0
  404e00:	mov	w2, #0x1000                	// #4096
  404e04:	mov	w0, w19
  404e08:	mov	x1, x22
  404e0c:	bl	40b04c <__fxstatat@plt+0x7b6c>
  404e10:	cmp	x23, x0
  404e14:	b.ne	404e2c <__fxstatat@plt+0x194c>  // b.any
  404e18:	mov	x0, x21
  404e1c:	mov	x1, x22
  404e20:	mov	x2, x23
  404e24:	bl	402fd0 <bcmp@plt>
  404e28:	cbz	w0, 404de8 <__fxstatat@plt+0x1908>
  404e2c:	mov	w0, wzr
  404e30:	b	404e38 <__fxstatat@plt+0x1958>
  404e34:	mov	w0, #0x1                   	// #1
  404e38:	ldp	x20, x19, [sp, #48]
  404e3c:	ldp	x22, x21, [sp, #32]
  404e40:	ldr	x23, [sp, #16]
  404e44:	ldp	x29, x30, [sp], #64
  404e48:	ret
  404e4c:	sub	sp, sp, #0x120
  404e50:	adrp	x8, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  404e54:	stp	x20, x19, [sp, #272]
  404e58:	mov	x20, x0
  404e5c:	ldr	x0, [x8, #2488]
  404e60:	stp	x29, x30, [sp, #240]
  404e64:	add	x29, sp, #0xf0
  404e68:	mov	x19, x1
  404e6c:	mov	x1, x20
  404e70:	str	x28, [sp, #256]
  404e74:	stp	x2, x3, [x29, #-112]
  404e78:	stp	x4, x5, [x29, #-96]
  404e7c:	stp	x6, x7, [x29, #-80]
  404e80:	stp	q1, q2, [sp, #16]
  404e84:	stp	q3, q4, [sp, #48]
  404e88:	str	q0, [sp]
  404e8c:	stp	q5, q6, [sp, #80]
  404e90:	str	q7, [sp, #112]
  404e94:	bl	403380 <fputs_unlocked@plt>
  404e98:	adrp	x0, 414000 <__fxstatat@plt+0x10b20>
  404e9c:	add	x0, x0, #0xfa2
  404ea0:	mov	x1, x20
  404ea4:	bl	403380 <fputs_unlocked@plt>
  404ea8:	sub	x9, x29, #0x70
  404eac:	mov	x10, sp
  404eb0:	mov	x11, #0xffffffffffffffd0    	// #-48
  404eb4:	add	x8, x29, #0x30
  404eb8:	movk	x11, #0xff80, lsl #32
  404ebc:	add	x9, x9, #0x30
  404ec0:	add	x10, x10, #0x80
  404ec4:	stp	x8, x9, [x29, #-64]
  404ec8:	stp	x10, x11, [x29, #-48]
  404ecc:	ldp	q0, q1, [x29, #-64]
  404ed0:	sub	x3, x29, #0x20
  404ed4:	mov	w1, #0x1                   	// #1
  404ed8:	mov	x0, x20
  404edc:	mov	x2, x19
  404ee0:	stp	q0, q1, [x29, #-32]
  404ee4:	bl	402fb0 <__vfprintf_chk@plt>
  404ee8:	mov	w0, #0xa                   	// #10
  404eec:	mov	x1, x20
  404ef0:	bl	403330 <fputc_unlocked@plt>
  404ef4:	ldp	x20, x19, [sp, #272]
  404ef8:	ldr	x28, [sp, #256]
  404efc:	ldp	x29, x30, [sp, #240]
  404f00:	add	sp, sp, #0x120
  404f04:	ret
  404f08:	sub	sp, sp, #0x40
  404f0c:	stp	x29, x30, [sp, #16]
  404f10:	stp	x22, x21, [sp, #32]
  404f14:	stp	x20, x19, [sp, #48]
  404f18:	ldrb	w8, [x4, #37]
  404f1c:	mov	x19, x4
  404f20:	add	x29, sp, #0x10
  404f24:	cbz	w8, 404f4c <__fxstatat@plt+0x1a6c>
  404f28:	ldrb	w8, [x19, #35]
  404f2c:	mov	x20, x0
  404f30:	cbz	w8, 404fb4 <__fxstatat@plt+0x1ad4>
  404f34:	ldrb	w8, [x19, #38]
  404f38:	cmp	w8, #0x0
  404f3c:	cset	w21, ne  // ne = any
  404f40:	tbz	w21, #0, 404fbc <__fxstatat@plt+0x1adc>
  404f44:	mov	w22, wzr
  404f48:	b	404fc8 <__fxstatat@plt+0x1ae8>
  404f4c:	ldrb	w8, [x19, #33]
  404f50:	mov	w0, #0x1                   	// #1
  404f54:	cbz	w8, 4050d0 <__fxstatat@plt+0x1bf0>
  404f58:	tbz	w3, #0, 4050d0 <__fxstatat@plt+0x1bf0>
  404f5c:	mov	x21, x1
  404f60:	bl	4050fc <__fxstatat@plt+0x1c1c>
  404f64:	bl	403410 <__errno_location@plt>
  404f68:	ldr	w19, [x0]
  404f6c:	mov	w0, w19
  404f70:	bl	405118 <__fxstatat@plt+0x1c38>
  404f74:	tbnz	w0, #0, 4050cc <__fxstatat@plt+0x1bec>
  404f78:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  404f7c:	add	x1, x1, #0x15
  404f80:	mov	w2, #0x5                   	// #5
  404f84:	mov	x0, xzr
  404f88:	bl	403370 <dcgettext@plt>
  404f8c:	mov	x20, x0
  404f90:	mov	w0, #0x4                   	// #4
  404f94:	mov	x1, x21
  404f98:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  404f9c:	mov	x3, x0
  404fa0:	mov	w0, wzr
  404fa4:	mov	w1, w19
  404fa8:	mov	x2, x20
  404fac:	bl	402c80 <error@plt>
  404fb0:	b	4050cc <__fxstatat@plt+0x1bec>
  404fb4:	mov	w21, #0x1                   	// #1
  404fb8:	tbnz	w21, #0, 404f44 <__fxstatat@plt+0x1a64>
  404fbc:	ldrb	w8, [x19, #41]
  404fc0:	cmp	w8, #0x0
  404fc4:	cset	w22, eq  // eq = none
  404fc8:	add	x1, sp, #0x8
  404fcc:	mov	x0, x20
  404fd0:	bl	40f584 <__fxstatat@plt+0xc0a4>
  404fd4:	tbnz	w0, #31, 404ff0 <__fxstatat@plt+0x1b10>
  404fd8:	ldr	x0, [sp, #8]
  404fdc:	bl	40f518 <__fxstatat@plt+0xc038>
  404fe0:	tbnz	w0, #31, 405038 <__fxstatat@plt+0x1b58>
  404fe4:	ldr	x0, [sp, #8]
  404fe8:	bl	40f4f0 <__fxstatat@plt+0xc010>
  404fec:	b	4050cc <__fxstatat@plt+0x1bec>
  404ff0:	tbz	w21, #0, 4050a8 <__fxstatat@plt+0x1bc8>
  404ff4:	bl	403410 <__errno_location@plt>
  404ff8:	ldr	w21, [x0]
  404ffc:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  405000:	add	x1, x1, #0xff0
  405004:	mov	w2, #0x5                   	// #5
  405008:	mov	x0, xzr
  40500c:	bl	403370 <dcgettext@plt>
  405010:	mov	x22, x0
  405014:	mov	w0, #0x4                   	// #4
  405018:	mov	x1, x20
  40501c:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  405020:	mov	x3, x0
  405024:	mov	w0, wzr
  405028:	mov	w1, w21
  40502c:	mov	x2, x22
  405030:	bl	402c80 <error@plt>
  405034:	b	4050bc <__fxstatat@plt+0x1bdc>
  405038:	tbnz	w21, #0, 405050 <__fxstatat@plt+0x1b70>
  40503c:	cbz	w22, 405090 <__fxstatat@plt+0x1bb0>
  405040:	bl	403410 <__errno_location@plt>
  405044:	ldr	w0, [x0]
  405048:	bl	4050e4 <__fxstatat@plt+0x1c04>
  40504c:	tbnz	w0, #0, 405090 <__fxstatat@plt+0x1bb0>
  405050:	bl	403410 <__errno_location@plt>
  405054:	ldr	w20, [x0]
  405058:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  40505c:	add	x1, x1, #0xfbe
  405060:	mov	w2, #0x5                   	// #5
  405064:	mov	x0, xzr
  405068:	bl	403370 <dcgettext@plt>
  40506c:	ldr	x8, [sp, #8]
  405070:	mov	x21, x0
  405074:	mov	x0, x8
  405078:	bl	40e220 <__fxstatat@plt+0xad40>
  40507c:	mov	x3, x0
  405080:	mov	w0, wzr
  405084:	mov	w1, w20
  405088:	mov	x2, x21
  40508c:	bl	402c80 <error@plt>
  405090:	ldrb	w8, [x19, #38]
  405094:	cbz	w8, 404fe4 <__fxstatat@plt+0x1b04>
  405098:	ldr	x0, [sp, #8]
  40509c:	bl	40f4f0 <__fxstatat@plt+0xc010>
  4050a0:	mov	w0, wzr
  4050a4:	b	4050d0 <__fxstatat@plt+0x1bf0>
  4050a8:	cbz	w22, 4050bc <__fxstatat@plt+0x1bdc>
  4050ac:	bl	403410 <__errno_location@plt>
  4050b0:	ldr	w0, [x0]
  4050b4:	bl	4050e4 <__fxstatat@plt+0x1c04>
  4050b8:	tbz	w0, #0, 404ff4 <__fxstatat@plt+0x1b14>
  4050bc:	ldrb	w8, [x19, #38]
  4050c0:	cbz	w8, 4050cc <__fxstatat@plt+0x1bec>
  4050c4:	mov	w0, wzr
  4050c8:	b	4050d0 <__fxstatat@plt+0x1bf0>
  4050cc:	mov	w0, #0x1                   	// #1
  4050d0:	ldp	x20, x19, [sp, #48]
  4050d4:	ldp	x22, x21, [sp, #32]
  4050d8:	ldp	x29, x30, [sp, #16]
  4050dc:	add	sp, sp, #0x40
  4050e0:	ret
  4050e4:	cmp	w0, #0x5f
  4050e8:	cset	w8, eq  // eq = none
  4050ec:	cmp	w0, #0x3d
  4050f0:	cset	w9, eq  // eq = none
  4050f4:	orr	w0, w8, w9
  4050f8:	ret
  4050fc:	stp	x29, x30, [sp, #-16]!
  405100:	mov	x29, sp
  405104:	bl	403410 <__errno_location@plt>
  405108:	mov	w8, #0x5f                  	// #95
  40510c:	str	w8, [x0]
  405110:	ldp	x29, x30, [sp], #16
  405114:	ret
  405118:	cmp	w0, #0x5f
  40511c:	cset	w8, eq  // eq = none
  405120:	cmp	w0, #0x3d
  405124:	cset	w9, eq  // eq = none
  405128:	orr	w0, w8, w9
  40512c:	ret
  405130:	stp	x29, x30, [sp, #-48]!
  405134:	stp	x20, x19, [sp, #32]
  405138:	ldrb	w8, [x3, #35]
  40513c:	mov	x19, x0
  405140:	str	x21, [sp, #16]
  405144:	mov	x29, sp
  405148:	cbz	w8, 40516c <__fxstatat@plt+0x1c8c>
  40514c:	ldrb	w8, [x3, #38]
  405150:	cmp	w8, #0x0
  405154:	cset	w20, ne  // ne = any
  405158:	tbz	w20, #0, 405174 <__fxstatat@plt+0x1c94>
  40515c:	mov	w21, wzr
  405160:	bl	4051f4 <__fxstatat@plt+0x1d14>
  405164:	tbz	w20, #0, 405188 <__fxstatat@plt+0x1ca8>
  405168:	b	40519c <__fxstatat@plt+0x1cbc>
  40516c:	mov	w20, #0x1                   	// #1
  405170:	tbnz	w20, #0, 40515c <__fxstatat@plt+0x1c7c>
  405174:	ldrb	w8, [x3, #41]
  405178:	cmp	w8, #0x0
  40517c:	cset	w21, eq  // eq = none
  405180:	bl	4051f4 <__fxstatat@plt+0x1d14>
  405184:	tbnz	w20, #0, 40519c <__fxstatat@plt+0x1cbc>
  405188:	cbz	w21, 4051e0 <__fxstatat@plt+0x1d00>
  40518c:	bl	403410 <__errno_location@plt>
  405190:	ldr	w0, [x0]
  405194:	bl	4050e4 <__fxstatat@plt+0x1c04>
  405198:	tbnz	w0, #0, 4051e0 <__fxstatat@plt+0x1d00>
  40519c:	bl	403410 <__errno_location@plt>
  4051a0:	ldr	w20, [x0]
  4051a4:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4051a8:	add	x1, x1, #0x48
  4051ac:	mov	w2, #0x5                   	// #5
  4051b0:	mov	x0, xzr
  4051b4:	bl	403370 <dcgettext@plt>
  4051b8:	mov	x21, x0
  4051bc:	mov	w1, #0x4                   	// #4
  4051c0:	mov	w0, wzr
  4051c4:	mov	x2, x19
  4051c8:	bl	40ded4 <__fxstatat@plt+0xa9f4>
  4051cc:	mov	x3, x0
  4051d0:	mov	w0, wzr
  4051d4:	mov	w1, w20
  4051d8:	mov	x2, x21
  4051dc:	bl	402c80 <error@plt>
  4051e0:	ldp	x20, x19, [sp, #32]
  4051e4:	ldr	x21, [sp, #16]
  4051e8:	mov	w0, wzr
  4051ec:	ldp	x29, x30, [sp], #48
  4051f0:	ret
  4051f4:	stp	x29, x30, [sp, #-16]!
  4051f8:	mov	x29, sp
  4051fc:	bl	403410 <__errno_location@plt>
  405200:	mov	w8, #0x5f                  	// #95
  405204:	str	w8, [x0]
  405208:	ldp	x29, x30, [sp], #16
  40520c:	ret
  405210:	stp	x29, x30, [sp, #-32]!
  405214:	adrp	x2, 40c000 <__fxstatat@plt+0x8b20>
  405218:	adrp	x3, 40c000 <__fxstatat@plt+0x8b20>
  40521c:	adrp	x4, 40c000 <__fxstatat@plt+0x8b20>
  405220:	str	x19, [sp, #16]
  405224:	mov	x19, x0
  405228:	add	x2, x2, #0x8
  40522c:	add	x3, x3, #0x50
  405230:	add	x4, x4, #0xe8
  405234:	mov	w0, #0x3d                  	// #61
  405238:	mov	x1, xzr
  40523c:	mov	x29, sp
  405240:	bl	40b5d4 <__fxstatat@plt+0x80f4>
  405244:	str	x0, [x19, #64]
  405248:	ldr	x19, [sp, #16]
  40524c:	ldp	x29, x30, [sp], #32
  405250:	ret
  405254:	stp	x29, x30, [sp, #-32]!
  405258:	adrp	x2, 40c000 <__fxstatat@plt+0x8b20>
  40525c:	adrp	x3, 40c000 <__fxstatat@plt+0x8b20>
  405260:	adrp	x4, 40c000 <__fxstatat@plt+0x8b20>
  405264:	str	x19, [sp, #16]
  405268:	mov	x19, x0
  40526c:	add	x2, x2, #0x40
  405270:	add	x3, x3, #0x50
  405274:	add	x4, x4, #0xe8
  405278:	mov	w0, #0x3d                  	// #61
  40527c:	mov	x1, xzr
  405280:	mov	x29, sp
  405284:	bl	40b5d4 <__fxstatat@plt+0x80f4>
  405288:	str	x0, [x19, #72]
  40528c:	ldr	x19, [sp, #16]
  405290:	ldp	x29, x30, [sp], #32
  405294:	ret
  405298:	sub	sp, sp, #0x30
  40529c:	stp	x29, x30, [sp, #32]
  4052a0:	add	x29, sp, #0x20
  4052a4:	mov	x8, x3
  4052a8:	adrp	x9, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  4052ac:	adrp	x10, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  4052b0:	and	w2, w2, #0x1
  4052b4:	sub	x7, x29, #0x4
  4052b8:	stp	x4, x5, [sp]
  4052bc:	mov	w6, #0x1                   	// #1
  4052c0:	mov	x3, xzr
  4052c4:	mov	x4, xzr
  4052c8:	mov	x5, x8
  4052cc:	str	x0, [x9, #1392]
  4052d0:	str	x1, [x10, #1400]
  4052d4:	sturb	wzr, [x29, #-4]
  4052d8:	bl	4052ec <__fxstatat@plt+0x1e0c>
  4052dc:	ldp	x29, x30, [sp, #32]
  4052e0:	and	w0, w0, #0x1
  4052e4:	add	sp, sp, #0x30
  4052e8:	ret
  4052ec:	stp	x29, x30, [sp, #-96]!
  4052f0:	stp	x28, x27, [sp, #16]
  4052f4:	stp	x26, x25, [sp, #32]
  4052f8:	stp	x24, x23, [sp, #48]
  4052fc:	stp	x22, x21, [sp, #64]
  405300:	stp	x20, x19, [sp, #80]
  405304:	mov	x29, sp
  405308:	sub	sp, sp, #0x260
  40530c:	ldp	x26, x22, [x29, #96]
  405310:	mov	x19, sp
  405314:	and	w8, w2, #0x1
  405318:	stp	x7, x3, [x19, #40]
  40531c:	sturb	w8, [x29, #-12]
  405320:	strb	wzr, [x26]
  405324:	ldrb	w8, [x5, #24]
  405328:	ldr	w28, [x5, #52]
  40532c:	mov	w24, w6
  405330:	mov	x21, x5
  405334:	mov	x20, x1
  405338:	mov	x27, x0
  40533c:	str	x4, [x19, #56]
  405340:	cbz	w8, 405388 <__fxstatat@plt+0x1ea8>
  405344:	tbz	w28, #31, 405374 <__fxstatat@plt+0x1e94>
  405348:	mov	w0, #0xffffff9c            	// #-100
  40534c:	mov	w2, #0xffffff9c            	// #-100
  405350:	mov	w4, #0x1                   	// #1
  405354:	mov	x1, x27
  405358:	mov	x3, x20
  40535c:	bl	40e728 <__fxstatat@plt+0xb248>
  405360:	cbz	w0, 405370 <__fxstatat@plt+0x1e90>
  405364:	bl	403410 <__errno_location@plt>
  405368:	ldr	w28, [x0]
  40536c:	b	405374 <__fxstatat@plt+0x1e94>
  405370:	mov	w28, wzr
  405374:	cmp	w28, #0x0
  405378:	cset	w8, eq  // eq = none
  40537c:	sturb	w8, [x29, #-12]
  405380:	cbz	x22, 405388 <__fxstatat@plt+0x1ea8>
  405384:	strb	w8, [x22]
  405388:	str	x27, [x19, #72]
  40538c:	cbz	w28, 4053a8 <__fxstatat@plt+0x1ec8>
  405390:	cmp	w28, #0x11
  405394:	b.ne	4053b0 <__fxstatat@plt+0x1ed0>  // b.any
  405398:	ldr	w8, [x21, #8]
  40539c:	cmp	w8, #0x2
  4053a0:	b.ne	4053b0 <__fxstatat@plt+0x1ed0>  // b.any
  4053a4:	b	4054b8 <__fxstatat@plt+0x1fd8>
  4053a8:	ldrb	w8, [x21, #49]
  4053ac:	cbnz	w8, 4054b8 <__fxstatat@plt+0x1fd8>
  4053b0:	ldr	w8, [x21, #4]
  4053b4:	cmp	w28, #0x0
  4053b8:	csel	x23, x20, x27, eq  // eq = none
  4053bc:	sub	x1, x29, #0x90
  4053c0:	mov	x0, x23
  4053c4:	cmp	w8, #0x2
  4053c8:	b.ne	405424 <__fxstatat@plt+0x1f44>  // b.any
  4053cc:	bl	4138e8 <__fxstatat@plt+0x10408>
  4053d0:	cbz	w0, 40542c <__fxstatat@plt+0x1f4c>
  4053d4:	bl	403410 <__errno_location@plt>
  4053d8:	ldr	w25, [x0]
  4053dc:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  4053e0:	add	x1, x1, #0xecb
  4053e4:	mov	w2, #0x5                   	// #5
  4053e8:	mov	x0, xzr
  4053ec:	bl	403370 <dcgettext@plt>
  4053f0:	mov	x27, x0
  4053f4:	mov	w0, #0x4                   	// #4
  4053f8:	mov	x1, x23
  4053fc:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  405400:	mov	x3, x0
  405404:	mov	w0, wzr
  405408:	mov	w1, w25
  40540c:	mov	x2, x27
  405410:	bl	402c80 <error@plt>
  405414:	ldr	x27, [x19, #72]
  405418:	mov	w8, wzr
  40541c:	cbnz	w8, 4054b8 <__fxstatat@plt+0x1fd8>
  405420:	b	406720 <__fxstatat@plt+0x3240>
  405424:	bl	4138c8 <__fxstatat@plt+0x103e8>
  405428:	cbnz	w0, 4053d4 <__fxstatat@plt+0x1ef4>
  40542c:	ldur	w23, [x29, #-128]
  405430:	and	w8, w23, #0xf000
  405434:	cmp	w8, #0x4, lsl #12
  405438:	b.ne	405454 <__fxstatat@plt+0x1f74>  // b.any
  40543c:	ldrb	w8, [x21, #42]
  405440:	ldr	x27, [x19, #72]
  405444:	cbz	w8, 405464 <__fxstatat@plt+0x1f84>
  405448:	mov	w8, #0x1                   	// #1
  40544c:	cbnz	w8, 4054b8 <__fxstatat@plt+0x1fd8>
  405450:	b	406720 <__fxstatat@plt+0x3240>
  405454:	ldr	x27, [x19, #72]
  405458:	mov	w8, #0x1                   	// #1
  40545c:	cbnz	w8, 4054b8 <__fxstatat@plt+0x1fd8>
  405460:	b	406720 <__fxstatat@plt+0x3240>
  405464:	ldrb	w8, [x21, #25]
  405468:	adrp	x9, 415000 <__fxstatat@plt+0x11b20>
  40546c:	adrp	x10, 415000 <__fxstatat@plt+0x11b20>
  405470:	add	x9, x9, #0x8e
  405474:	add	x10, x10, #0x7c
  405478:	cmp	w8, #0x0
  40547c:	csel	x1, x10, x9, eq  // eq = none
  405480:	mov	w2, #0x5                   	// #5
  405484:	mov	x0, xzr
  405488:	bl	403370 <dcgettext@plt>
  40548c:	mov	x25, x0
  405490:	mov	w0, #0x4                   	// #4
  405494:	mov	x1, x27
  405498:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  40549c:	mov	x3, x0
  4054a0:	mov	w0, wzr
  4054a4:	mov	w1, wzr
  4054a8:	mov	x2, x25
  4054ac:	bl	402c80 <error@plt>
  4054b0:	mov	w8, wzr
  4054b4:	cbz	w8, 406720 <__fxstatat@plt+0x3240>
  4054b8:	tbz	w24, #0, 405538 <__fxstatat@plt+0x2058>
  4054bc:	ldr	x0, [x21, #72]
  4054c0:	cbz	x0, 405538 <__fxstatat@plt+0x2058>
  4054c4:	and	w8, w23, #0xf000
  4054c8:	cmp	w8, #0x4, lsl #12
  4054cc:	b.eq	405528 <__fxstatat@plt+0x2048>  // b.none
  4054d0:	ldr	w8, [x21]
  4054d4:	cbnz	w8, 405528 <__fxstatat@plt+0x2048>
  4054d8:	sub	x2, x29, #0x90
  4054dc:	mov	x1, x27
  4054e0:	bl	40ad98 <__fxstatat@plt+0x78b8>
  4054e4:	tbz	w0, #0, 405528 <__fxstatat@plt+0x2048>
  4054e8:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4054ec:	add	x1, x1, #0xa4
  4054f0:	mov	w2, #0x5                   	// #5
  4054f4:	mov	x0, xzr
  4054f8:	bl	403370 <dcgettext@plt>
  4054fc:	mov	x20, x0
  405500:	mov	w0, #0x4                   	// #4
  405504:	mov	x1, x27
  405508:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  40550c:	mov	x3, x0
  405510:	mov	w0, wzr
  405514:	mov	w1, wzr
  405518:	mov	x2, x20
  40551c:	bl	402c80 <error@plt>
  405520:	mov	w27, #0x1                   	// #1
  405524:	b	406724 <__fxstatat@plt+0x3244>
  405528:	ldr	x0, [x21, #72]
  40552c:	sub	x2, x29, #0x90
  405530:	mov	x1, x27
  405534:	bl	40ad20 <__fxstatat@plt+0x7840>
  405538:	and	w1, w24, #0x1
  40553c:	mov	x0, x21
  405540:	bl	406f84 <__fxstatat@plt+0x3aa4>
  405544:	ldurb	w8, [x29, #-12]
  405548:	str	w0, [x19, #24]
  40554c:	str	x20, [x19, #64]
  405550:	cbz	w8, 40559c <__fxstatat@plt+0x20bc>
  405554:	mov	w20, w23
  405558:	mov	w23, wzr
  40555c:	mov	x27, xzr
  405560:	mov	x25, xzr
  405564:	mov	w9, wzr
  405568:	str	w9, [x19, #16]
  40556c:	str	x27, [x19, #32]
  405570:	tbz	w24, #0, 405af8 <__fxstatat@plt+0x2618>
  405574:	ldr	x8, [x21, #64]
  405578:	cbz	x8, 405af8 <__fxstatat@plt+0x2618>
  40557c:	ldrb	w8, [x21, #24]
  405580:	cbnz	w8, 405af8 <__fxstatat@plt+0x2618>
  405584:	ldr	w8, [x21]
  405588:	cbnz	w8, 405af8 <__fxstatat@plt+0x2618>
  40558c:	tbz	w23, #0, 4057d0 <__fxstatat@plt+0x22f0>
  405590:	add	x27, x19, #0x150
  405594:	mov	w8, #0x1                   	// #1
  405598:	b	4057e8 <__fxstatat@plt+0x2308>
  40559c:	cmp	w28, #0x11
  4055a0:	b.ne	4055c0 <__fxstatat@plt+0x20e0>  // b.any
  4055a4:	ldr	w8, [x21, #8]
  4055a8:	cmp	w8, #0x2
  4055ac:	b.ne	4055c0 <__fxstatat@plt+0x20e0>  // b.any
  4055b0:	mov	w20, w23
  4055b4:	mov	w23, wzr
  4055b8:	mov	w28, #0x11                  	// #17
  4055bc:	b	4056e8 <__fxstatat@plt+0x2208>
  4055c0:	and	w8, w23, #0xf000
  4055c4:	mov	w20, w23
  4055c8:	cmp	w8, #0x8, lsl #12
  4055cc:	b.ne	405600 <__fxstatat@plt+0x2120>  // b.any
  4055d0:	ldrb	w8, [x21, #24]
  4055d4:	cbnz	w8, 405620 <__fxstatat@plt+0x2140>
  4055d8:	ldrb	w8, [x21, #44]
  4055dc:	cbnz	w8, 405620 <__fxstatat@plt+0x2140>
  4055e0:	ldrb	w8, [x21, #23]
  4055e4:	cbnz	w8, 405620 <__fxstatat@plt+0x2140>
  4055e8:	ldr	w8, [x21]
  4055ec:	cbnz	w8, 405620 <__fxstatat@plt+0x2140>
  4055f0:	ldrb	w8, [x21, #21]
  4055f4:	cmp	w8, #0x0
  4055f8:	cset	w23, ne  // ne = any
  4055fc:	b	405624 <__fxstatat@plt+0x2144>
  405600:	ldrb	w9, [x21, #20]
  405604:	cbz	w9, 405620 <__fxstatat@plt+0x2140>
  405608:	cmp	w8, #0x4, lsl #12
  40560c:	mov	w23, #0x1                   	// #1
  405610:	b.eq	405624 <__fxstatat@plt+0x2144>  // b.none
  405614:	cmp	w8, #0xa, lsl #12
  405618:	b.eq	405624 <__fxstatat@plt+0x2144>  // b.none
  40561c:	b	4055d0 <__fxstatat@plt+0x20f0>
  405620:	mov	w23, #0x1                   	// #1
  405624:	ldr	x1, [x19, #64]
  405628:	cmp	w23, #0x0
  40562c:	mov	w8, #0x100                 	// #256
  405630:	csel	w3, w8, wzr, ne  // ne = any
  405634:	add	x2, x19, #0x150
  405638:	mov	w0, #0xffffff9c            	// #-100
  40563c:	bl	4138f8 <__fxstatat@plt+0x10418>
  405640:	cbz	w0, 405674 <__fxstatat@plt+0x2194>
  405644:	bl	403410 <__errno_location@plt>
  405648:	ldr	w25, [x0]
  40564c:	cmp	w25, #0x2
  405650:	b.eq	40568c <__fxstatat@plt+0x21ac>  // b.none
  405654:	cmp	w25, #0x28
  405658:	b.ne	4056a0 <__fxstatat@plt+0x21c0>  // b.any
  40565c:	ldrb	w8, [x21, #22]
  405660:	cbz	w8, 405684 <__fxstatat@plt+0x21a4>
  405664:	mov	w23, wzr
  405668:	mov	w8, #0x1                   	// #1
  40566c:	cbnz	w8, 4056e8 <__fxstatat@plt+0x2208>
  405670:	b	406720 <__fxstatat@plt+0x3240>
  405674:	mov	w28, #0x11                  	// #17
  405678:	mov	w8, #0x1                   	// #1
  40567c:	cbnz	w8, 4056e8 <__fxstatat@plt+0x2208>
  405680:	b	406720 <__fxstatat@plt+0x3240>
  405684:	cmp	w25, #0x2
  405688:	b.ne	4056a0 <__fxstatat@plt+0x21c0>  // b.any
  40568c:	mov	w23, wzr
  405690:	mov	w8, #0x1                   	// #1
  405694:	sturb	w8, [x29, #-12]
  405698:	cbnz	w8, 4056e8 <__fxstatat@plt+0x2208>
  40569c:	b	406720 <__fxstatat@plt+0x3240>
  4056a0:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  4056a4:	add	x1, x1, #0xecb
  4056a8:	mov	w2, #0x5                   	// #5
  4056ac:	mov	x0, xzr
  4056b0:	bl	403370 <dcgettext@plt>
  4056b4:	ldr	x1, [x19, #64]
  4056b8:	mov	x27, x0
  4056bc:	mov	w0, #0x4                   	// #4
  4056c0:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  4056c4:	mov	x2, x27
  4056c8:	ldr	x27, [x19, #72]
  4056cc:	mov	x3, x0
  4056d0:	mov	w0, wzr
  4056d4:	mov	w1, w25
  4056d8:	bl	402c80 <error@plt>
  4056dc:	mov	w8, wzr
  4056e0:	mov	w23, wzr
  4056e4:	cbz	w8, 406720 <__fxstatat@plt+0x3240>
  4056e8:	cmp	w28, #0x11
  4056ec:	b.ne	40555c <__fxstatat@plt+0x207c>  // b.any
  4056f0:	strb	wzr, [x19, #208]
  4056f4:	ldr	w8, [x21, #8]
  4056f8:	cmp	w8, #0x2
  4056fc:	b.eq	405720 <__fxstatat@plt+0x2240>  // b.none
  405700:	ldr	x2, [x19, #64]
  405704:	sub	x1, x29, #0x90
  405708:	add	x3, x19, #0x150
  40570c:	add	x5, x19, #0xd0
  405710:	mov	x0, x27
  405714:	mov	x4, x21
  405718:	bl	406fa8 <__fxstatat@plt+0x3ac8>
  40571c:	tbz	w0, #0, 405768 <__fxstatat@plt+0x2288>
  405720:	and	w27, w20, #0xf000
  405724:	mov	w9, wzr
  405728:	cmp	w27, #0x4, lsl #12
  40572c:	mov	x25, xzr
  405730:	b.eq	405904 <__fxstatat@plt+0x2424>  // b.none
  405734:	ldrb	w8, [x21, #45]
  405738:	cbz	w8, 405904 <__fxstatat@plt+0x2424>
  40573c:	ldrb	w8, [x21, #31]
  405740:	cbz	w8, 405878 <__fxstatat@plt+0x2398>
  405744:	ldrb	w8, [x21, #24]
  405748:	ldr	x9, [x19, #336]
  40574c:	ldur	x10, [x29, #-144]
  405750:	cmp	w8, #0x0
  405754:	cset	w8, eq  // eq = none
  405758:	cmp	x9, x10
  40575c:	cset	w9, ne  // ne = any
  405760:	orr	w3, w8, w9
  405764:	b	40587c <__fxstatat@plt+0x239c>
  405768:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40576c:	add	x1, x1, #0xd5
  405770:	mov	w2, #0x5                   	// #5
  405774:	mov	x0, xzr
  405778:	bl	403370 <dcgettext@plt>
  40577c:	mov	x25, x0
  405780:	mov	w1, #0x4                   	// #4
  405784:	mov	w0, wzr
  405788:	mov	x2, x27
  40578c:	bl	40ded4 <__fxstatat@plt+0xa9f4>
  405790:	ldr	x2, [x19, #64]
  405794:	mov	x27, x0
  405798:	mov	w0, #0x1                   	// #1
  40579c:	mov	w1, #0x4                   	// #4
  4057a0:	mov	w28, #0x1                   	// #1
  4057a4:	bl	40ded4 <__fxstatat@plt+0xa9f4>
  4057a8:	mov	x4, x0
  4057ac:	mov	w0, wzr
  4057b0:	mov	w1, wzr
  4057b4:	mov	x2, x25
  4057b8:	mov	x3, x27
  4057bc:	bl	402c80 <error@plt>
  4057c0:	mov	x27, xzr
  4057c4:	mov	x25, xzr
  4057c8:	mov	w9, wzr
  4057cc:	b	406638 <__fxstatat@plt+0x3158>
  4057d0:	ldr	x0, [x19, #64]
  4057d4:	add	x1, x19, #0xd0
  4057d8:	add	x27, x19, #0xd0
  4057dc:	bl	4138e8 <__fxstatat@plt+0x10408>
  4057e0:	cmp	w0, #0x0
  4057e4:	cset	w8, eq  // eq = none
  4057e8:	ldr	w9, [x19, #16]
  4057ec:	cbz	w8, 405ae8 <__fxstatat@plt+0x2608>
  4057f0:	ldr	w8, [x27, #16]
  4057f4:	and	w8, w8, #0xf000
  4057f8:	cmp	w8, #0xa, lsl #12
  4057fc:	b.ne	405ae8 <__fxstatat@plt+0x2608>  // b.any
  405800:	ldr	x23, [x19, #64]
  405804:	ldr	x0, [x21, #64]
  405808:	mov	x2, x27
  40580c:	mov	x1, x23
  405810:	bl	40ad98 <__fxstatat@plt+0x78b8>
  405814:	tbz	w0, #0, 405ae4 <__fxstatat@plt+0x2604>
  405818:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40581c:	add	x1, x1, #0x247
  405820:	mov	w2, #0x5                   	// #5
  405824:	mov	x0, xzr
  405828:	bl	403370 <dcgettext@plt>
  40582c:	ldr	x2, [x19, #72]
  405830:	str	x0, [x19, #16]
  405834:	mov	w1, #0x4                   	// #4
  405838:	mov	w0, wzr
  40583c:	bl	40ded4 <__fxstatat@plt+0xa9f4>
  405840:	mov	x27, x0
  405844:	mov	w0, #0x1                   	// #1
  405848:	mov	w1, #0x4                   	// #4
  40584c:	mov	x2, x23
  405850:	bl	40ded4 <__fxstatat@plt+0xa9f4>
  405854:	ldr	x2, [x19, #16]
  405858:	mov	x4, x0
  40585c:	mov	w0, wzr
  405860:	mov	w1, wzr
  405864:	mov	x3, x27
  405868:	bl	402c80 <error@plt>
  40586c:	mov	w8, wzr
  405870:	mov	w9, wzr
  405874:	b	405aec <__fxstatat@plt+0x260c>
  405878:	mov	w3, wzr
  40587c:	ldr	x0, [x19, #64]
  405880:	add	x1, x19, #0x150
  405884:	sub	x2, x29, #0x90
  405888:	bl	40faa4 <__fxstatat@plt+0xc5c4>
  40588c:	tbnz	w0, #31, 4058e0 <__fxstatat@plt+0x2400>
  405890:	cbz	x22, 40589c <__fxstatat@plt+0x23bc>
  405894:	mov	w8, #0x1                   	// #1
  405898:	strb	w8, [x22]
  40589c:	ldr	x28, [x19, #64]
  4058a0:	ldp	x2, x1, [x29, #-144]
  4058a4:	mov	x0, x28
  4058a8:	bl	40978c <__fxstatat@plt+0x62ac>
  4058ac:	mov	x25, x0
  4058b0:	cbz	x0, 4058d4 <__fxstatat@plt+0x23f4>
  4058b4:	ldr	w8, [x19, #24]
  4058b8:	ldrb	w3, [x21, #46]
  4058bc:	mov	w2, #0x1                   	// #1
  4058c0:	mov	x0, x25
  4058c4:	and	w4, w8, #0x1
  4058c8:	mov	x1, x28
  4058cc:	bl	407364 <__fxstatat@plt+0x3e84>
  4058d0:	tbz	w0, #0, 4058f0 <__fxstatat@plt+0x2410>
  4058d4:	mov	w28, #0x1                   	// #1
  4058d8:	mov	w9, #0x1                   	// #1
  4058dc:	b	4058f8 <__fxstatat@plt+0x2418>
  4058e0:	mov	w28, wzr
  4058e4:	mov	x25, xzr
  4058e8:	mov	w9, wzr
  4058ec:	b	4058f8 <__fxstatat@plt+0x2418>
  4058f0:	mov	w9, wzr
  4058f4:	mov	w28, #0x2                   	// #2
  4058f8:	cbz	w28, 405904 <__fxstatat@plt+0x2424>
  4058fc:	mov	x27, xzr
  405900:	b	406638 <__fxstatat@plt+0x3158>
  405904:	ldrb	w8, [x21, #24]
  405908:	str	w9, [x19, #16]
  40590c:	cbz	w8, 40593c <__fxstatat@plt+0x245c>
  405910:	ldr	x1, [x19, #64]
  405914:	add	x2, x19, #0x150
  405918:	mov	x0, x21
  40591c:	bl	407468 <__fxstatat@plt+0x3f88>
  405920:	tbz	w0, #0, 40596c <__fxstatat@plt+0x248c>
  405924:	mov	w28, #0x1                   	// #1
  405928:	mov	x27, xzr
  40592c:	cbz	x22, 405adc <__fxstatat@plt+0x25fc>
  405930:	strb	w28, [x22]
  405934:	mov	w9, #0x1                   	// #1
  405938:	b	406638 <__fxstatat@plt+0x3158>
  40593c:	cmp	w27, #0x4, lsl #12
  405940:	b.eq	40596c <__fxstatat@plt+0x248c>  // b.none
  405944:	ldr	w8, [x21, #8]
  405948:	cmp	w8, #0x2
  40594c:	b.eq	405974 <__fxstatat@plt+0x2494>  // b.none
  405950:	cmp	w8, #0x3
  405954:	b.ne	40596c <__fxstatat@plt+0x248c>  // b.any
  405958:	ldr	x1, [x19, #64]
  40595c:	add	x2, x19, #0x150
  405960:	mov	x0, x21
  405964:	bl	407518 <__fxstatat@plt+0x4038>
  405968:	tbz	w0, #0, 405974 <__fxstatat@plt+0x2494>
  40596c:	ldrb	w8, [x19, #208]
  405970:	cbz	w8, 405984 <__fxstatat@plt+0x24a4>
  405974:	mov	x27, xzr
  405978:	mov	w28, #0x1                   	// #1
  40597c:	mov	w9, #0x1                   	// #1
  405980:	b	406638 <__fxstatat@plt+0x3158>
  405984:	ldr	w8, [x19, #352]
  405988:	and	w8, w8, #0xf000
  40598c:	cmp	w8, #0x4, lsl #12
  405990:	b.eq	4059dc <__fxstatat@plt+0x24fc>  // b.none
  405994:	cmp	w27, #0x4, lsl #12
  405998:	b.ne	4059ac <__fxstatat@plt+0x24cc>  // b.any
  40599c:	ldrb	w8, [x21, #24]
  4059a0:	cbz	w8, 40634c <__fxstatat@plt+0x2e6c>
  4059a4:	ldr	w8, [x21]
  4059a8:	cbz	w8, 40634c <__fxstatat@plt+0x2e6c>
  4059ac:	tbz	w24, #0, 4059dc <__fxstatat@plt+0x24fc>
  4059b0:	ldr	w8, [x21]
  4059b4:	cmp	w8, #0x3
  4059b8:	b.eq	4059dc <__fxstatat@plt+0x24fc>  // b.none
  4059bc:	ldr	x0, [x21, #64]
  4059c0:	ldr	x1, [x19, #64]
  4059c4:	add	x2, x19, #0x150
  4059c8:	bl	40ad98 <__fxstatat@plt+0x78b8>
  4059cc:	tbz	w0, #0, 4059dc <__fxstatat@plt+0x24fc>
  4059d0:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4059d4:	add	x1, x1, #0x125
  4059d8:	b	406354 <__fxstatat@plt+0x2e74>
  4059dc:	cmp	w27, #0x4, lsl #12
  4059e0:	b.eq	405a04 <__fxstatat@plt+0x2524>  // b.none
  4059e4:	ldr	w8, [x19, #352]
  4059e8:	and	w8, w8, #0xf000
  4059ec:	cmp	w8, #0x4, lsl #12
  4059f0:	b.ne	405a04 <__fxstatat@plt+0x2524>  // b.any
  4059f4:	ldrb	w8, [x21, #24]
  4059f8:	cbz	w8, 4063bc <__fxstatat@plt+0x2edc>
  4059fc:	ldr	w8, [x21]
  405a00:	cbz	w8, 4063bc <__fxstatat@plt+0x2edc>
  405a04:	ldrb	w28, [x21, #24]
  405a08:	cbz	w28, 405a34 <__fxstatat@plt+0x2554>
  405a0c:	ldur	w8, [x29, #-128]
  405a10:	and	w8, w8, #0xf000
  405a14:	cmp	w8, #0x4, lsl #12
  405a18:	b.ne	405a34 <__fxstatat@plt+0x2554>  // b.any
  405a1c:	ldr	w8, [x19, #352]
  405a20:	and	w8, w8, #0xf000
  405a24:	cmp	w8, #0x4, lsl #12
  405a28:	b.eq	405a34 <__fxstatat@plt+0x2554>  // b.none
  405a2c:	ldr	w8, [x21]
  405a30:	cbz	w8, 406750 <__fxstatat@plt+0x3270>
  405a34:	ldr	w27, [x21]
  405a38:	cbz	w27, 405a50 <__fxstatat@plt+0x2570>
  405a3c:	ldr	x0, [x19, #72]
  405a40:	bl	40aba4 <__fxstatat@plt+0x76c4>
  405a44:	str	x0, [x19, #32]
  405a48:	bl	407658 <__fxstatat@plt+0x4178>
  405a4c:	tbz	w0, #0, 4062e0 <__fxstatat@plt+0x2e00>
  405a50:	ldr	w8, [x19, #352]
  405a54:	mov	x27, xzr
  405a58:	and	w8, w8, #0xf000
  405a5c:	cmp	w8, #0x4, lsl #12
  405a60:	b.eq	406630 <__fxstatat@plt+0x3150>  // b.none
  405a64:	ldr	w9, [x19, #16]
  405a68:	cbnz	w28, 406634 <__fxstatat@plt+0x3154>
  405a6c:	ldrb	w8, [x21, #21]
  405a70:	cbz	w8, 4064c8 <__fxstatat@plt+0x2fe8>
  405a74:	ldr	x0, [x19, #64]
  405a78:	bl	403470 <unlink@plt>
  405a7c:	cbz	w0, 405a90 <__fxstatat@plt+0x25b0>
  405a80:	bl	403410 <__errno_location@plt>
  405a84:	ldr	w27, [x0]
  405a88:	cmp	w27, #0x2
  405a8c:	b.ne	4065cc <__fxstatat@plt+0x30ec>  // b.any
  405a90:	mov	w8, #0x1                   	// #1
  405a94:	sturb	w8, [x29, #-12]
  405a98:	ldrb	w8, [x21, #46]
  405a9c:	cbz	w8, 405ad4 <__fxstatat@plt+0x25f4>
  405aa0:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  405aa4:	add	x1, x1, #0x23b
  405aa8:	mov	w2, #0x5                   	// #5
  405aac:	mov	x0, xzr
  405ab0:	bl	403370 <dcgettext@plt>
  405ab4:	ldr	x1, [x19, #64]
  405ab8:	mov	x27, x0
  405abc:	mov	w0, #0x4                   	// #4
  405ac0:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  405ac4:	mov	x2, x0
  405ac8:	mov	w0, #0x1                   	// #1
  405acc:	mov	x1, x27
  405ad0:	bl	402f30 <__printf_chk@plt>
  405ad4:	mov	x27, xzr
  405ad8:	b	406630 <__fxstatat@plt+0x3150>
  405adc:	mov	w9, #0x1                   	// #1
  405ae0:	b	406638 <__fxstatat@plt+0x3158>
  405ae4:	ldr	w9, [x19, #16]
  405ae8:	mov	w8, #0x1                   	// #1
  405aec:	mov	w27, w9
  405af0:	str	w9, [x19, #16]
  405af4:	cbz	w8, 406724 <__fxstatat@plt+0x3244>
  405af8:	ldrb	w8, [x21, #46]
  405afc:	ldr	x27, [x19, #72]
  405b00:	cbz	w8, 405b28 <__fxstatat@plt+0x2648>
  405b04:	and	w8, w20, #0xf000
  405b08:	cmp	w8, #0x4, lsl #12
  405b0c:	b.eq	405b28 <__fxstatat@plt+0x2648>  // b.none
  405b10:	ldrb	w8, [x21, #24]
  405b14:	cbnz	w8, 405b28 <__fxstatat@plt+0x2648>
  405b18:	ldr	x1, [x19, #64]
  405b1c:	ldr	x2, [x19, #32]
  405b20:	mov	x0, x27
  405b24:	bl	4077bc <__fxstatat@plt+0x42dc>
  405b28:	cbz	w28, 405b58 <__fxstatat@plt+0x2678>
  405b2c:	and	w8, w20, #0xf000
  405b30:	cmp	w8, #0x4, lsl #12
  405b34:	b.ne	405b60 <__fxstatat@plt+0x2680>  // b.any
  405b38:	ldrb	w8, [x21, #42]
  405b3c:	cbz	w8, 405b60 <__fxstatat@plt+0x2680>
  405b40:	ldp	x2, x1, [x29, #-144]
  405b44:	tbnz	w24, #0, 405bbc <__fxstatat@plt+0x26dc>
  405b48:	mov	x0, x1
  405b4c:	mov	x1, x2
  405b50:	bl	409754 <__fxstatat@plt+0x6274>
  405b54:	b	405bc4 <__fxstatat@plt+0x26e4>
  405b58:	mov	x25, xzr
  405b5c:	b	405bc8 <__fxstatat@plt+0x26e8>
  405b60:	ldrb	w8, [x21, #24]
  405b64:	cbz	w8, 405b80 <__fxstatat@plt+0x26a0>
  405b68:	ldur	w8, [x29, #-124]
  405b6c:	cmp	w8, #0x1
  405b70:	b.ne	405b80 <__fxstatat@plt+0x26a0>  // b.any
  405b74:	ldp	x1, x0, [x29, #-144]
  405b78:	bl	409754 <__fxstatat@plt+0x6274>
  405b7c:	b	405bc4 <__fxstatat@plt+0x26e4>
  405b80:	ldrb	w8, [x21, #34]
  405b84:	cbz	w8, 405bc8 <__fxstatat@plt+0x26e8>
  405b88:	ldrb	w8, [x21, #23]
  405b8c:	cbnz	w8, 405bc8 <__fxstatat@plt+0x26e8>
  405b90:	ldur	w8, [x29, #-124]
  405b94:	cmp	w8, #0x1
  405b98:	b.hi	405bb8 <__fxstatat@plt+0x26d8>  // b.pmore
  405b9c:	tbz	w24, #0, 405bac <__fxstatat@plt+0x26cc>
  405ba0:	ldr	w8, [x21, #4]
  405ba4:	cmp	w8, #0x3
  405ba8:	b.eq	405bb8 <__fxstatat@plt+0x26d8>  // b.none
  405bac:	ldr	w8, [x21, #4]
  405bb0:	cmp	w8, #0x4
  405bb4:	b.ne	405bc8 <__fxstatat@plt+0x26e8>  // b.any
  405bb8:	ldp	x2, x1, [x29, #-144]
  405bbc:	ldr	x0, [x19, #64]
  405bc0:	bl	40978c <__fxstatat@plt+0x62ac>
  405bc4:	mov	x25, x0
  405bc8:	cbz	x25, 405d54 <__fxstatat@plt+0x2874>
  405bcc:	and	w8, w20, #0xf000
  405bd0:	cmp	w8, #0x4, lsl #12
  405bd4:	b.ne	405c50 <__fxstatat@plt+0x2770>  // b.any
  405bd8:	mov	x0, x27
  405bdc:	mov	x1, x25
  405be0:	bl	40ea4c <__fxstatat@plt+0xb56c>
  405be4:	tbz	w0, #0, 405c78 <__fxstatat@plt+0x2798>
  405be8:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  405bec:	add	x1, x1, #0x278
  405bf0:	mov	w2, #0x5                   	// #5
  405bf4:	mov	x0, xzr
  405bf8:	bl	403370 <dcgettext@plt>
  405bfc:	adrp	x8, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  405c00:	ldr	x2, [x8, #1392]
  405c04:	mov	x22, x0
  405c08:	mov	w1, #0x4                   	// #4
  405c0c:	mov	w0, wzr
  405c10:	bl	40ded4 <__fxstatat@plt+0xa9f4>
  405c14:	adrp	x8, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  405c18:	ldr	x2, [x8, #1400]
  405c1c:	mov	x23, x0
  405c20:	mov	w0, #0x1                   	// #1
  405c24:	mov	w1, #0x4                   	// #4
  405c28:	mov	w24, #0x1                   	// #1
  405c2c:	bl	40ded4 <__fxstatat@plt+0xa9f4>
  405c30:	mov	x4, x0
  405c34:	mov	w0, wzr
  405c38:	mov	w1, wzr
  405c3c:	mov	x2, x22
  405c40:	mov	x3, x23
  405c44:	bl	402c80 <error@plt>
  405c48:	strb	w24, [x26]
  405c4c:	b	406650 <__fxstatat@plt+0x3170>
  405c50:	ldr	w8, [x19, #24]
  405c54:	ldrb	w3, [x21, #46]
  405c58:	ldr	x1, [x19, #64]
  405c5c:	mov	w2, #0x1                   	// #1
  405c60:	and	w4, w8, #0x1
  405c64:	mov	x0, x25
  405c68:	mov	w27, #0x1                   	// #1
  405c6c:	bl	407364 <__fxstatat@plt+0x3e84>
  405c70:	tbz	w0, #0, 406650 <__fxstatat@plt+0x3170>
  405c74:	b	406724 <__fxstatat@plt+0x3244>
  405c78:	ldr	x0, [x19, #64]
  405c7c:	mov	x1, x25
  405c80:	bl	40ea4c <__fxstatat@plt+0xb56c>
  405c84:	tbz	w0, #0, 405ce0 <__fxstatat@plt+0x2800>
  405c88:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  405c8c:	add	x1, x1, #0x2a5
  405c90:	mov	w2, #0x5                   	// #5
  405c94:	mov	x0, xzr
  405c98:	bl	403370 <dcgettext@plt>
  405c9c:	adrp	x8, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  405ca0:	ldr	x1, [x8, #1392]
  405ca4:	mov	x20, x0
  405ca8:	mov	w0, #0x4                   	// #4
  405cac:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  405cb0:	mov	x3, x0
  405cb4:	mov	w0, wzr
  405cb8:	mov	w1, wzr
  405cbc:	mov	x2, x20
  405cc0:	bl	402c80 <error@plt>
  405cc4:	mov	w27, #0x1                   	// #1
  405cc8:	cbz	x22, 406724 <__fxstatat@plt+0x3244>
  405ccc:	ldrb	w8, [x21, #24]
  405cd0:	cbz	w8, 406724 <__fxstatat@plt+0x3244>
  405cd4:	mov	w27, #0x1                   	// #1
  405cd8:	strb	w27, [x22]
  405cdc:	b	406724 <__fxstatat@plt+0x3244>
  405ce0:	ldr	w9, [x21, #4]
  405ce4:	cmp	w9, #0x3
  405ce8:	cset	w8, eq  // eq = none
  405cec:	cmp	w9, #0x4
  405cf0:	b.eq	405d54 <__fxstatat@plt+0x2874>  // b.none
  405cf4:	and	w8, w8, w24
  405cf8:	tbnz	w8, #0, 405d54 <__fxstatat@plt+0x2874>
  405cfc:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  405d00:	add	x1, x1, #0x2db
  405d04:	mov	w2, #0x5                   	// #5
  405d08:	mov	x0, xzr
  405d0c:	bl	403370 <dcgettext@plt>
  405d10:	ldr	x2, [x19, #64]
  405d14:	mov	x22, x0
  405d18:	mov	w1, #0x4                   	// #4
  405d1c:	mov	w0, wzr
  405d20:	bl	40ded4 <__fxstatat@plt+0xa9f4>
  405d24:	mov	x23, x0
  405d28:	mov	w0, #0x1                   	// #1
  405d2c:	mov	w1, #0x4                   	// #4
  405d30:	mov	x2, x25
  405d34:	bl	40ded4 <__fxstatat@plt+0xa9f4>
  405d38:	mov	x4, x0
  405d3c:	mov	w0, wzr
  405d40:	mov	w1, wzr
  405d44:	mov	x2, x22
  405d48:	mov	x3, x23
  405d4c:	bl	402c80 <error@plt>
  405d50:	b	406650 <__fxstatat@plt+0x3170>
  405d54:	ldrb	w8, [x21, #24]
  405d58:	cbz	w8, 405f04 <__fxstatat@plt+0x2a24>
  405d5c:	cmp	w28, #0x11
  405d60:	b.ne	405d7c <__fxstatat@plt+0x289c>  // b.any
  405d64:	ldr	x1, [x19, #64]
  405d68:	mov	x0, x27
  405d6c:	bl	403270 <rename@plt>
  405d70:	cbz	w0, 405e2c <__fxstatat@plt+0x294c>
  405d74:	bl	403410 <__errno_location@plt>
  405d78:	ldr	w28, [x0]
  405d7c:	cmp	w28, #0x16
  405d80:	b.eq	405e38 <__fxstatat@plt+0x2958>  // b.none
  405d84:	cmp	w28, #0x12
  405d88:	b.eq	405e08 <__fxstatat@plt+0x2928>  // b.none
  405d8c:	cbnz	w28, 405e20 <__fxstatat@plt+0x2940>
  405d90:	ldrb	w8, [x21, #46]
  405d94:	ldr	x20, [x19, #64]
  405d98:	cbz	w8, 405dcc <__fxstatat@plt+0x28ec>
  405d9c:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  405da0:	add	x1, x1, #0x308
  405da4:	mov	w2, #0x5                   	// #5
  405da8:	mov	x0, xzr
  405dac:	bl	403370 <dcgettext@plt>
  405db0:	mov	x1, x0
  405db4:	mov	w0, #0x1                   	// #1
  405db8:	bl	402f30 <__printf_chk@plt>
  405dbc:	ldr	x2, [x19, #32]
  405dc0:	mov	x0, x27
  405dc4:	mov	x1, x20
  405dc8:	bl	4077bc <__fxstatat@plt+0x42dc>
  405dcc:	ldrb	w8, [x21, #33]
  405dd0:	cbz	w8, 405de8 <__fxstatat@plt+0x2908>
  405dd4:	mov	w2, #0x1                   	// #1
  405dd8:	mov	x0, x20
  405ddc:	mov	w1, wzr
  405de0:	mov	x3, x21
  405de4:	bl	405130 <__fxstatat@plt+0x1c50>
  405de8:	cbz	x22, 405df4 <__fxstatat@plt+0x2914>
  405dec:	mov	w8, #0x1                   	// #1
  405df0:	strb	w8, [x22]
  405df4:	tbz	w24, #0, 405e00 <__fxstatat@plt+0x2920>
  405df8:	ldrb	w8, [x21, #49]
  405dfc:	cbz	w8, 4061b8 <__fxstatat@plt+0x2cd8>
  405e00:	mov	w27, #0x1                   	// #1
  405e04:	b	406724 <__fxstatat@plt+0x3244>
  405e08:	and	w22, w20, #0xf000
  405e0c:	cmp	w22, #0x4, lsl #12
  405e10:	b.ne	405ea0 <__fxstatat@plt+0x29c0>  // b.any
  405e14:	ldr	x0, [x19, #64]
  405e18:	bl	403170 <rmdir@plt>
  405e1c:	b	405ea8 <__fxstatat@plt+0x29c8>
  405e20:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  405e24:	add	x1, x1, #0x340
  405e28:	b	406144 <__fxstatat@plt+0x2c64>
  405e2c:	mov	w28, wzr
  405e30:	cmp	w28, #0x16
  405e34:	b.ne	405d84 <__fxstatat@plt+0x28a4>  // b.any
  405e38:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  405e3c:	add	x1, x1, #0x311
  405e40:	mov	w2, #0x5                   	// #5
  405e44:	mov	x0, xzr
  405e48:	bl	403370 <dcgettext@plt>
  405e4c:	adrp	x8, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  405e50:	ldr	x2, [x8, #1392]
  405e54:	mov	x20, x0
  405e58:	mov	w1, #0x4                   	// #4
  405e5c:	mov	w0, wzr
  405e60:	bl	40ded4 <__fxstatat@plt+0xa9f4>
  405e64:	adrp	x8, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  405e68:	ldr	x2, [x8, #1400]
  405e6c:	mov	x21, x0
  405e70:	mov	w0, #0x1                   	// #1
  405e74:	mov	w1, #0x4                   	// #4
  405e78:	mov	w27, #0x1                   	// #1
  405e7c:	bl	40ded4 <__fxstatat@plt+0xa9f4>
  405e80:	mov	x4, x0
  405e84:	mov	w0, wzr
  405e88:	mov	w1, wzr
  405e8c:	mov	x2, x20
  405e90:	mov	x3, x21
  405e94:	bl	402c80 <error@plt>
  405e98:	strb	w27, [x26]
  405e9c:	b	406724 <__fxstatat@plt+0x3244>
  405ea0:	ldr	x0, [x19, #64]
  405ea4:	bl	403470 <unlink@plt>
  405ea8:	cbz	w0, 405ebc <__fxstatat@plt+0x29dc>
  405eac:	bl	403410 <__errno_location@plt>
  405eb0:	ldr	w28, [x0]
  405eb4:	cmp	w28, #0x2
  405eb8:	b.ne	40613c <__fxstatat@plt+0x2c5c>  // b.any
  405ebc:	cmp	w22, #0x4, lsl #12
  405ec0:	b.eq	405efc <__fxstatat@plt+0x2a1c>  // b.none
  405ec4:	ldrb	w8, [x21, #46]
  405ec8:	cbz	w8, 405efc <__fxstatat@plt+0x2a1c>
  405ecc:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  405ed0:	add	x1, x1, #0x391
  405ed4:	mov	w2, #0x5                   	// #5
  405ed8:	mov	x0, xzr
  405edc:	bl	403370 <dcgettext@plt>
  405ee0:	mov	x1, x0
  405ee4:	mov	w0, #0x1                   	// #1
  405ee8:	bl	402f30 <__printf_chk@plt>
  405eec:	ldr	x1, [x19, #64]
  405ef0:	ldr	x2, [x19, #32]
  405ef4:	mov	x0, x27
  405ef8:	bl	4077bc <__fxstatat@plt+0x42dc>
  405efc:	mov	w8, #0x1                   	// #1
  405f00:	sturb	w8, [x29, #-12]
  405f04:	ldrb	w8, [x21, #43]
  405f08:	mov	w23, w20
  405f0c:	str	w20, [x19, #12]
  405f10:	cbz	w8, 405f18 <__fxstatat@plt+0x2a38>
  405f14:	ldr	w23, [x21, #16]
  405f18:	ldr	w9, [x19, #12]
  405f1c:	ldrb	w8, [x21, #29]
  405f20:	ldurb	w28, [x29, #-12]
  405f24:	ldr	x1, [x19, #64]
  405f28:	and	w20, w9, #0xf000
  405f2c:	mov	w9, #0x12                  	// #18
  405f30:	cmp	w20, #0x4, lsl #12
  405f34:	csel	w9, w9, wzr, eq  // eq = none
  405f38:	cmp	w8, #0x0
  405f3c:	mov	w8, #0x3f                  	// #63
  405f40:	mov	x0, x27
  405f44:	mov	w3, w28
  405f48:	mov	x4, x21
  405f4c:	csel	w22, w9, w8, eq  // eq = none
  405f50:	bl	404f08 <__fxstatat@plt+0x1a28>
  405f54:	mov	w27, wzr
  405f58:	tbz	w0, #0, 406724 <__fxstatat@plt+0x3244>
  405f5c:	cmp	w20, #0x4, lsl #12
  405f60:	and	w27, w22, w23
  405f64:	str	w20, [x19, #8]
  405f68:	b.ne	405fbc <__fxstatat@plt+0x2adc>  // b.any
  405f6c:	ldr	x20, [x19, #56]
  405f70:	sub	x0, x29, #0x90
  405f74:	mov	x1, x20
  405f78:	bl	407860 <__fxstatat@plt+0x4380>
  405f7c:	ldr	x22, [x19, #72]
  405f80:	tbz	w0, #0, 4060a4 <__fxstatat@plt+0x2bc4>
  405f84:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  405f88:	add	x1, x1, #0x399
  405f8c:	mov	w2, #0x5                   	// #5
  405f90:	mov	x0, xzr
  405f94:	bl	403370 <dcgettext@plt>
  405f98:	mov	x26, x0
  405f9c:	mov	w0, #0x4                   	// #4
  405fa0:	mov	x1, x22
  405fa4:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  405fa8:	mov	x3, x0
  405fac:	mov	w0, wzr
  405fb0:	mov	w1, wzr
  405fb4:	mov	x2, x26
  405fb8:	b	406224 <__fxstatat@plt+0x2d44>
  405fbc:	str	w27, [x19, #56]
  405fc0:	ldrb	w8, [x21, #44]
  405fc4:	ldr	x27, [x19, #72]
  405fc8:	cbz	w8, 40619c <__fxstatat@plt+0x2cbc>
  405fcc:	ldrb	w8, [x27]
  405fd0:	ldr	x20, [x19, #64]
  405fd4:	cmp	w8, #0x2f
  405fd8:	b.eq	406028 <__fxstatat@plt+0x2b48>  // b.none
  405fdc:	mov	x0, x20
  405fe0:	bl	40aac4 <__fxstatat@plt+0x75e4>
  405fe4:	mov	x26, x0
  405fe8:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  405fec:	add	x0, x0, #0x3ee
  405ff0:	mov	x1, x26
  405ff4:	bl	403140 <strcmp@plt>
  405ff8:	cbz	w0, 406020 <__fxstatat@plt+0x2b40>
  405ffc:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  406000:	add	x0, x0, #0x3ee
  406004:	add	x1, x19, #0xd0
  406008:	bl	4138c8 <__fxstatat@plt+0x103e8>
  40600c:	cbnz	w0, 406020 <__fxstatat@plt+0x2b40>
  406010:	add	x1, x19, #0x50
  406014:	mov	x0, x26
  406018:	bl	4138c8 <__fxstatat@plt+0x103e8>
  40601c:	cbz	w0, 406568 <__fxstatat@plt+0x3088>
  406020:	mov	x0, x26
  406024:	bl	4031d0 <free@plt>
  406028:	ldrb	w3, [x21, #22]
  40602c:	mov	w1, #0xffffff9c            	// #-100
  406030:	mov	w4, #0xffffffff            	// #-1
  406034:	mov	x0, x27
  406038:	mov	x2, x20
  40603c:	bl	409d84 <__fxstatat@plt+0x68a4>
  406040:	cmp	w0, #0x1
  406044:	b.lt	406b04 <__fxstatat@plt+0x3624>  // b.tstop
  406048:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40604c:	mov	w26, w0
  406050:	add	x1, x1, #0x42f
  406054:	mov	w2, #0x5                   	// #5
  406058:	mov	x0, xzr
  40605c:	bl	403370 <dcgettext@plt>
  406060:	mov	x23, x0
  406064:	mov	w1, #0x4                   	// #4
  406068:	mov	w0, wzr
  40606c:	mov	x2, x20
  406070:	bl	40ded4 <__fxstatat@plt+0xa9f4>
  406074:	mov	x24, x0
  406078:	mov	w0, #0x1                   	// #1
  40607c:	mov	w1, #0x4                   	// #4
  406080:	mov	x2, x27
  406084:	bl	40ded4 <__fxstatat@plt+0xa9f4>
  406088:	mov	x4, x0
  40608c:	mov	w0, wzr
  406090:	mov	w1, w26
  406094:	mov	x2, x23
  406098:	mov	x3, x24
  40609c:	bl	402c80 <error@plt>
  4060a0:	b	406650 <__fxstatat@plt+0x3170>
  4060a4:	mov	x8, sp
  4060a8:	sub	x9, x8, #0x20
  4060ac:	str	x9, [x19, #24]
  4060b0:	mov	sp, x9
  4060b4:	ldp	x10, x9, [x29, #-144]
  4060b8:	stp	x20, x9, [x8, #-32]
  4060bc:	ldr	x20, [x19, #64]
  4060c0:	stur	x10, [x8, #-16]
  4060c4:	cbnz	w28, 406114 <__fxstatat@plt+0x2c34>
  4060c8:	ldr	w8, [x19, #352]
  4060cc:	and	w8, w8, #0xf000
  4060d0:	cmp	w8, #0x4, lsl #12
  4060d4:	b.ne	406114 <__fxstatat@plt+0x2c34>  // b.any
  4060d8:	ldrb	w8, [x21, #33]
  4060dc:	cbnz	w8, 4060e8 <__fxstatat@plt+0x2c08>
  4060e0:	ldrb	w8, [x21, #37]
  4060e4:	cbz	w8, 4063b0 <__fxstatat@plt+0x2ed0>
  4060e8:	ldrb	w1, [x21, #37]
  4060ec:	mov	x0, x20
  4060f0:	mov	w2, wzr
  4060f4:	mov	x3, x21
  4060f8:	bl	405130 <__fxstatat@plt+0x1c50>
  4060fc:	ldrb	w8, [x21, #38]
  406100:	cbz	w8, 4063b0 <__fxstatat@plt+0x2ed0>
  406104:	mov	w8, wzr
  406108:	mov	w23, wzr
  40610c:	mov	w27, wzr
  406110:	b	406230 <__fxstatat@plt+0x2d50>
  406114:	and	w8, w23, #0xfff
  406118:	bic	w1, w8, w27
  40611c:	mov	x0, x20
  406120:	bl	403490 <mkdir@plt>
  406124:	cbz	w0, 4061d0 <__fxstatat@plt+0x2cf0>
  406128:	bl	403410 <__errno_location@plt>
  40612c:	ldr	w26, [x0]
  406130:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  406134:	add	x1, x1, #0xeb0
  406138:	b	4061f0 <__fxstatat@plt+0x2d10>
  40613c:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  406140:	add	x1, x1, #0x355
  406144:	mov	w2, #0x5                   	// #5
  406148:	mov	x0, xzr
  40614c:	bl	403370 <dcgettext@plt>
  406150:	mov	x21, x0
  406154:	mov	w1, #0x4                   	// #4
  406158:	mov	w0, wzr
  40615c:	mov	x2, x27
  406160:	bl	40ded4 <__fxstatat@plt+0xa9f4>
  406164:	ldr	x2, [x19, #64]
  406168:	mov	x22, x0
  40616c:	mov	w0, #0x1                   	// #1
  406170:	mov	w1, #0x4                   	// #4
  406174:	bl	40ded4 <__fxstatat@plt+0xa9f4>
  406178:	mov	x4, x0
  40617c:	mov	w0, wzr
  406180:	mov	w1, w28
  406184:	mov	x2, x21
  406188:	mov	x3, x22
  40618c:	bl	402c80 <error@plt>
  406190:	ldp	x1, x0, [x29, #-144]
  406194:	bl	4096ec <__fxstatat@plt+0x620c>
  406198:	b	406720 <__fxstatat@plt+0x3240>
  40619c:	ldrb	w8, [x21, #23]
  4061a0:	ldr	x20, [x19, #64]
  4061a4:	cbz	w8, 406254 <__fxstatat@plt+0x2d74>
  4061a8:	ldrb	w8, [x21, #22]
  4061ac:	cbz	w8, 4062a8 <__fxstatat@plt+0x2dc8>
  4061b0:	mov	w2, #0x1                   	// #1
  4061b4:	b	4062b4 <__fxstatat@plt+0x2dd4>
  4061b8:	ldr	x0, [x21, #64]
  4061bc:	sub	x2, x29, #0x90
  4061c0:	mov	x1, x20
  4061c4:	bl	40ad20 <__fxstatat@plt+0x7840>
  4061c8:	mov	w27, #0x1                   	// #1
  4061cc:	b	406724 <__fxstatat@plt+0x3244>
  4061d0:	add	x1, x19, #0x150
  4061d4:	mov	x0, x20
  4061d8:	bl	4138e8 <__fxstatat@plt+0x10408>
  4061dc:	cbz	w0, 406330 <__fxstatat@plt+0x2e50>
  4061e0:	bl	403410 <__errno_location@plt>
  4061e4:	ldr	w26, [x0]
  4061e8:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  4061ec:	add	x1, x1, #0xecb
  4061f0:	mov	w2, #0x5                   	// #5
  4061f4:	mov	x0, xzr
  4061f8:	bl	403370 <dcgettext@plt>
  4061fc:	mov	w22, w27
  406200:	mov	x27, x0
  406204:	mov	w0, #0x4                   	// #4
  406208:	mov	x1, x20
  40620c:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  406210:	mov	x3, x0
  406214:	mov	w0, wzr
  406218:	mov	w1, w26
  40621c:	mov	x2, x27
  406220:	mov	w27, w22
  406224:	bl	402c80 <error@plt>
  406228:	mov	w8, wzr
  40622c:	mov	w23, wzr
  406230:	mov	w26, #0x1                   	// #1
  406234:	ldr	w9, [x19, #8]
  406238:	cmp	w23, #0x0
  40623c:	cset	w22, ne  // ne = any
  406240:	tbz	w8, #0, 406650 <__fxstatat@plt+0x3170>
  406244:	str	w27, [x19, #56]
  406248:	mov	w28, wzr
  40624c:	mov	w27, wzr
  406250:	b	406b18 <__fxstatat@plt+0x3638>
  406254:	ldr	w8, [x19, #8]
  406258:	cmp	w8, #0x8, lsl #12
  40625c:	b.eq	406274 <__fxstatat@plt+0x2d94>  // b.none
  406260:	ldr	w8, [x19, #8]
  406264:	cmp	w8, #0xa, lsl #12
  406268:	b.eq	406444 <__fxstatat@plt+0x2f64>  // b.none
  40626c:	ldrb	w8, [x21, #20]
  406270:	cbz	w8, 406444 <__fxstatat@plt+0x2f64>
  406274:	ldr	w4, [x19, #56]
  406278:	and	w3, w23, #0x1ff
  40627c:	sub	x5, x29, #0xc
  406280:	sub	x6, x29, #0x90
  406284:	mov	x0, x27
  406288:	mov	x1, x20
  40628c:	mov	x2, x21
  406290:	bl	407a78 <__fxstatat@plt+0x4598>
  406294:	tbz	w0, #0, 406650 <__fxstatat@plt+0x3170>
  406298:	mov	w28, wzr
  40629c:	mov	w22, wzr
  4062a0:	mov	w27, #0x1                   	// #1
  4062a4:	b	406b10 <__fxstatat@plt+0x3630>
  4062a8:	ldr	w8, [x21, #8]
  4062ac:	cmp	w8, #0x3
  4062b0:	cset	w2, eq  // eq = none
  4062b4:	ldr	w8, [x19, #24]
  4062b8:	mov	x0, x27
  4062bc:	mov	x1, x20
  4062c0:	mov	w3, wzr
  4062c4:	and	w4, w8, #0x1
  4062c8:	bl	407364 <__fxstatat@plt+0x3e84>
  4062cc:	tbz	w0, #0, 406650 <__fxstatat@plt+0x3170>
  4062d0:	mov	w28, wzr
  4062d4:	mov	w27, wzr
  4062d8:	mov	w22, wzr
  4062dc:	b	406b10 <__fxstatat@plt+0x3630>
  4062e0:	cbnz	w28, 4062f4 <__fxstatat@plt+0x2e14>
  4062e4:	ldr	w8, [x19, #352]
  4062e8:	and	w8, w8, #0xf000
  4062ec:	cmp	w8, #0x4, lsl #12
  4062f0:	b.eq	405a50 <__fxstatat@plt+0x2570>  // b.none
  4062f4:	cmp	w27, #0x3
  4062f8:	b.eq	4063f4 <__fxstatat@plt+0x2f14>  // b.none
  4062fc:	ldr	x0, [x19, #32]
  406300:	ldr	x2, [x19, #64]
  406304:	sub	x1, x29, #0x90
  406308:	bl	407698 <__fxstatat@plt+0x41b8>
  40630c:	tbz	w0, #0, 4063f4 <__fxstatat@plt+0x2f14>
  406310:	ldrb	w8, [x21, #24]
  406314:	adrp	x9, 415000 <__fxstatat@plt+0x11b20>
  406318:	adrp	x10, 415000 <__fxstatat@plt+0x11b20>
  40631c:	add	x9, x9, #0x1b4
  406320:	add	x10, x10, #0x1e6
  406324:	cmp	w8, #0x0
  406328:	csel	x1, x10, x9, eq  // eq = none
  40632c:	b	406354 <__fxstatat@plt+0x2e74>
  406330:	ldr	w10, [x19, #352]
  406334:	mvn	w8, w10
  406338:	tst	w8, #0x1c0
  40633c:	str	w10, [x19, #4]
  406340:	b.ne	406500 <__fxstatat@plt+0x3020>  // b.any
  406344:	mov	w23, wzr
  406348:	b	4067ac <__fxstatat@plt+0x32cc>
  40634c:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  406350:	add	x1, x1, #0xf1
  406354:	mov	w2, #0x5                   	// #5
  406358:	mov	x0, xzr
  40635c:	bl	403370 <dcgettext@plt>
  406360:	ldr	x2, [x19, #64]
  406364:	str	x0, [x19, #32]
  406368:	mov	w1, #0x4                   	// #4
  40636c:	mov	w0, wzr
  406370:	bl	40ded4 <__fxstatat@plt+0xa9f4>
  406374:	ldr	x2, [x19, #72]
  406378:	mov	x27, x0
  40637c:	mov	w0, #0x1                   	// #1
  406380:	mov	w1, #0x4                   	// #4
  406384:	mov	w28, #0x1                   	// #1
  406388:	bl	40ded4 <__fxstatat@plt+0xa9f4>
  40638c:	ldr	x2, [x19, #32]
  406390:	mov	x4, x0
  406394:	mov	w0, wzr
  406398:	mov	w1, wzr
  40639c:	mov	x3, x27
  4063a0:	bl	402c80 <error@plt>
  4063a4:	mov	x27, xzr
  4063a8:	mov	w9, wzr
  4063ac:	b	406638 <__fxstatat@plt+0x3158>
  4063b0:	mov	w23, wzr
  4063b4:	mov	w27, wzr
  4063b8:	b	406834 <__fxstatat@plt+0x3354>
  4063bc:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4063c0:	add	x1, x1, #0x150
  4063c4:	mov	w2, #0x5                   	// #5
  4063c8:	mov	x0, xzr
  4063cc:	bl	403370 <dcgettext@plt>
  4063d0:	ldr	x1, [x19, #64]
  4063d4:	mov	x27, x0
  4063d8:	mov	w0, #0x4                   	// #4
  4063dc:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  4063e0:	mov	x3, x0
  4063e4:	mov	w0, wzr
  4063e8:	mov	w1, wzr
  4063ec:	mov	x2, x27
  4063f0:	b	406600 <__fxstatat@plt+0x3120>
  4063f4:	ldr	w2, [x21]
  4063f8:	ldr	x1, [x19, #64]
  4063fc:	mov	w0, #0xffffff9c            	// #-100
  406400:	bl	40a7ac <__fxstatat@plt+0x72cc>
  406404:	cbz	x0, 406614 <__fxstatat@plt+0x3134>
  406408:	mov	x27, x0
  40640c:	bl	402c40 <strlen@plt>
  406410:	add	x9, x0, #0x10
  406414:	mov	x8, sp
  406418:	and	x9, x9, #0xfffffffffffffff0
  40641c:	sub	x28, x8, x9
  406420:	add	x2, x0, #0x1
  406424:	mov	sp, x28
  406428:	mov	x0, x28
  40642c:	mov	x1, x27
  406430:	bl	402c10 <memcpy@plt>
  406434:	mov	x0, x27
  406438:	mov	x27, x28
  40643c:	bl	4031d0 <free@plt>
  406440:	b	406628 <__fxstatat@plt+0x3148>
  406444:	ldr	w8, [x19, #8]
  406448:	sub	w8, w8, #0x1, lsl #12
  40644c:	lsr	w8, w8, #12
  406450:	cmp	w8, #0xb
  406454:	b.hi	406948 <__fxstatat@plt+0x3468>  // b.pmore
  406458:	adrp	x9, 414000 <__fxstatat@plt+0x10b20>
  40645c:	add	x9, x9, #0xfa6
  406460:	adr	x10, 406470 <__fxstatat@plt+0x2f90>
  406464:	ldrh	w11, [x9, x8, lsl #1]
  406468:	add	x10, x10, x11, lsl #2
  40646c:	br	x10
  406470:	ldr	w8, [x19, #12]
  406474:	ldr	w9, [x19, #56]
  406478:	ldur	x2, [x29, #-112]
  40647c:	mov	x0, x20
  406480:	bic	w1, w8, w9
  406484:	bl	4117ac <__fxstatat@plt+0xe2cc>
  406488:	cbz	w0, 4062d0 <__fxstatat@plt+0x2df0>
  40648c:	bl	403410 <__errno_location@plt>
  406490:	ldr	w22, [x0]
  406494:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  406498:	add	x1, x1, #0x46a
  40649c:	mov	w2, #0x5                   	// #5
  4064a0:	mov	x0, xzr
  4064a4:	bl	403370 <dcgettext@plt>
  4064a8:	mov	x23, x0
  4064ac:	mov	w0, #0x4                   	// #4
  4064b0:	mov	x1, x20
  4064b4:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  4064b8:	mov	x3, x0
  4064bc:	mov	w0, wzr
  4064c0:	mov	w1, w22
  4064c4:	b	406978 <__fxstatat@plt+0x3498>
  4064c8:	ldrb	w8, [x21, #34]
  4064cc:	cbz	w8, 4064dc <__fxstatat@plt+0x2ffc>
  4064d0:	ldr	w8, [x19, #356]
  4064d4:	cmp	w8, #0x1
  4064d8:	b.hi	405a74 <__fxstatat@plt+0x2594>  // b.pmore
  4064dc:	ldr	w8, [x21, #4]
  4064e0:	cmp	w8, #0x2
  4064e4:	b.ne	4064f8 <__fxstatat@plt+0x3018>  // b.any
  4064e8:	ldur	w8, [x29, #-128]
  4064ec:	and	w8, w8, #0xf000
  4064f0:	cmp	w8, #0x8, lsl #12
  4064f4:	b.ne	405a74 <__fxstatat@plt+0x2594>  // b.any
  4064f8:	mov	x27, xzr
  4064fc:	b	406634 <__fxstatat@plt+0x3154>
  406500:	orr	w1, w10, #0x1c0
  406504:	mov	x0, x20
  406508:	bl	402eb0 <chmod@plt>
  40650c:	cbz	w0, 4067a8 <__fxstatat@plt+0x32c8>
  406510:	bl	403410 <__errno_location@plt>
  406514:	ldr	w26, [x0]
  406518:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40651c:	add	x1, x1, #0x3bd
  406520:	mov	w2, #0x5                   	// #5
  406524:	mov	x0, xzr
  406528:	bl	403370 <dcgettext@plt>
  40652c:	mov	w22, w27
  406530:	mov	x27, x0
  406534:	mov	w0, #0x4                   	// #4
  406538:	mov	x1, x20
  40653c:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  406540:	mov	x3, x0
  406544:	mov	w0, wzr
  406548:	mov	w1, w26
  40654c:	mov	x2, x27
  406550:	mov	w27, w22
  406554:	bl	402c80 <error@plt>
  406558:	mov	w8, wzr
  40655c:	mov	w26, #0x1                   	// #1
  406560:	mov	w23, #0x1                   	// #1
  406564:	b	406234 <__fxstatat@plt+0x2d54>
  406568:	ldp	x22, x27, [x19, #208]
  40656c:	ldp	x23, x28, [x19, #80]
  406570:	mov	x0, x26
  406574:	bl	4031d0 <free@plt>
  406578:	cmp	x27, x28
  40657c:	ldr	x27, [x19, #72]
  406580:	b.ne	40658c <__fxstatat@plt+0x30ac>  // b.any
  406584:	cmp	x22, x23
  406588:	b.eq	406028 <__fxstatat@plt+0x2b48>  // b.none
  40658c:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  406590:	add	x1, x1, #0x3f0
  406594:	mov	w2, #0x5                   	// #5
  406598:	mov	x0, xzr
  40659c:	bl	403370 <dcgettext@plt>
  4065a0:	mov	x22, x0
  4065a4:	mov	w1, #0x3                   	// #3
  4065a8:	mov	w0, wzr
  4065ac:	mov	x2, x20
  4065b0:	bl	40e0a0 <__fxstatat@plt+0xabc0>
  4065b4:	mov	x3, x0
  4065b8:	mov	w0, wzr
  4065bc:	mov	w1, wzr
  4065c0:	mov	x2, x22
  4065c4:	bl	402c80 <error@plt>
  4065c8:	b	406650 <__fxstatat@plt+0x3170>
  4065cc:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4065d0:	add	x1, x1, #0x22a
  4065d4:	mov	w2, #0x5                   	// #5
  4065d8:	mov	x0, xzr
  4065dc:	bl	403370 <dcgettext@plt>
  4065e0:	ldr	x1, [x19, #64]
  4065e4:	mov	x28, x0
  4065e8:	mov	w0, #0x4                   	// #4
  4065ec:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  4065f0:	mov	x3, x0
  4065f4:	mov	w0, wzr
  4065f8:	mov	w1, w27
  4065fc:	mov	x2, x28
  406600:	bl	402c80 <error@plt>
  406604:	mov	x27, xzr
  406608:	mov	w9, wzr
  40660c:	mov	w28, #0x1                   	// #1
  406610:	b	406638 <__fxstatat@plt+0x3158>
  406614:	bl	403410 <__errno_location@plt>
  406618:	ldr	w27, [x0]
  40661c:	cmp	w27, #0x2
  406620:	b.ne	406898 <__fxstatat@plt+0x33b8>  // b.any
  406624:	mov	x27, xzr
  406628:	mov	w8, #0x1                   	// #1
  40662c:	sturb	w8, [x29, #-12]
  406630:	ldr	w9, [x19, #16]
  406634:	mov	w28, wzr
  406638:	cmp	w28, #0x2
  40663c:	b.eq	40664c <__fxstatat@plt+0x316c>  // b.none
  406640:	cbnz	w28, 406748 <__fxstatat@plt+0x3268>
  406644:	mov	w28, #0x11                  	// #17
  406648:	b	405568 <__fxstatat@plt+0x2088>
  40664c:	str	x27, [x19, #32]
  406650:	ldrb	w8, [x21, #37]
  406654:	cbz	w8, 40665c <__fxstatat@plt+0x317c>
  406658:	bl	4086d0 <__fxstatat@plt+0x51f0>
  40665c:	ldr	x22, [x19, #32]
  406660:	cbnz	x25, 40666c <__fxstatat@plt+0x318c>
  406664:	ldp	x1, x0, [x29, #-144]
  406668:	bl	4096ec <__fxstatat@plt+0x620c>
  40666c:	ldr	x20, [x19, #64]
  406670:	cbz	x22, 406720 <__fxstatat@plt+0x3240>
  406674:	mov	x0, x22
  406678:	mov	x1, x20
  40667c:	bl	403270 <rename@plt>
  406680:	cbz	w0, 4066c8 <__fxstatat@plt+0x31e8>
  406684:	bl	403410 <__errno_location@plt>
  406688:	ldr	w21, [x0]
  40668c:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  406690:	add	x1, x1, #0x537
  406694:	mov	w2, #0x5                   	// #5
  406698:	mov	x0, xzr
  40669c:	bl	403370 <dcgettext@plt>
  4066a0:	mov	x22, x0
  4066a4:	mov	w0, #0x4                   	// #4
  4066a8:	mov	x1, x20
  4066ac:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  4066b0:	mov	x3, x0
  4066b4:	mov	w0, wzr
  4066b8:	mov	w1, w21
  4066bc:	mov	x2, x22
  4066c0:	bl	402c80 <error@plt>
  4066c4:	b	406720 <__fxstatat@plt+0x3240>
  4066c8:	ldrb	w8, [x21, #46]
  4066cc:	cbz	w8, 406720 <__fxstatat@plt+0x3240>
  4066d0:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4066d4:	add	x1, x1, #0x54b
  4066d8:	mov	w2, #0x5                   	// #5
  4066dc:	mov	x0, xzr
  4066e0:	bl	403370 <dcgettext@plt>
  4066e4:	mov	x21, x0
  4066e8:	mov	w1, #0x4                   	// #4
  4066ec:	mov	w0, wzr
  4066f0:	mov	x2, x22
  4066f4:	bl	40ded4 <__fxstatat@plt+0xa9f4>
  4066f8:	mov	x22, x0
  4066fc:	mov	w0, #0x1                   	// #1
  406700:	mov	w1, #0x4                   	// #4
  406704:	mov	x2, x20
  406708:	bl	40ded4 <__fxstatat@plt+0xa9f4>
  40670c:	mov	x3, x0
  406710:	mov	w0, #0x1                   	// #1
  406714:	mov	x1, x21
  406718:	mov	x2, x22
  40671c:	bl	402f30 <__printf_chk@plt>
  406720:	mov	w27, wzr
  406724:	and	w0, w27, #0x1
  406728:	mov	sp, x29
  40672c:	ldp	x20, x19, [sp, #80]
  406730:	ldp	x22, x21, [sp, #64]
  406734:	ldp	x24, x23, [sp, #48]
  406738:	ldp	x26, x25, [sp, #32]
  40673c:	ldp	x28, x27, [sp, #16]
  406740:	ldp	x29, x30, [sp], #96
  406744:	ret
  406748:	mov	w27, w9
  40674c:	b	406724 <__fxstatat@plt+0x3244>
  406750:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  406754:	add	x1, x1, #0x181
  406758:	mov	w2, #0x5                   	// #5
  40675c:	mov	x0, xzr
  406760:	bl	403370 <dcgettext@plt>
  406764:	ldr	x2, [x19, #72]
  406768:	mov	x27, x0
  40676c:	mov	w1, #0x3                   	// #3
  406770:	mov	w0, wzr
  406774:	bl	40e0a0 <__fxstatat@plt+0xabc0>
  406778:	ldr	x2, [x19, #64]
  40677c:	mov	x28, x0
  406780:	mov	w1, #0x3                   	// #3
  406784:	mov	w0, wzr
  406788:	bl	40e0a0 <__fxstatat@plt+0xabc0>
  40678c:	mov	x4, x0
  406790:	mov	w0, wzr
  406794:	mov	w1, wzr
  406798:	mov	x2, x27
  40679c:	mov	x3, x28
  4067a0:	bl	402c80 <error@plt>
  4067a4:	b	406604 <__fxstatat@plt+0x3124>
  4067a8:	mov	w23, #0x1                   	// #1
  4067ac:	ldr	x8, [x19, #40]
  4067b0:	ldrb	w8, [x8]
  4067b4:	cbnz	w8, 4067d0 <__fxstatat@plt+0x32f0>
  4067b8:	ldp	x2, x1, [x19, #336]
  4067bc:	mov	x0, x20
  4067c0:	bl	40978c <__fxstatat@plt+0x62ac>
  4067c4:	ldr	x9, [x19, #40]
  4067c8:	mov	w8, #0x1                   	// #1
  4067cc:	strb	w8, [x9]
  4067d0:	ldrb	w8, [x21, #46]
  4067d4:	cbz	w8, 406834 <__fxstatat@plt+0x3354>
  4067d8:	ldrb	w8, [x21, #24]
  4067dc:	cbz	w8, 406824 <__fxstatat@plt+0x3344>
  4067e0:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4067e4:	add	x1, x1, #0x3d8
  4067e8:	mov	w2, #0x5                   	// #5
  4067ec:	mov	x0, xzr
  4067f0:	bl	403370 <dcgettext@plt>
  4067f4:	mov	w22, w27
  4067f8:	mov	x27, x0
  4067fc:	mov	w0, #0x4                   	// #4
  406800:	mov	x1, x20
  406804:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  406808:	mov	x1, x27
  40680c:	mov	w27, w22
  406810:	ldr	x22, [x19, #72]
  406814:	mov	x2, x0
  406818:	mov	w0, #0x1                   	// #1
  40681c:	bl	402f30 <__printf_chk@plt>
  406820:	b	406834 <__fxstatat@plt+0x3354>
  406824:	mov	x0, x22
  406828:	mov	x1, x20
  40682c:	mov	x2, xzr
  406830:	bl	4077bc <__fxstatat@plt+0x42dc>
  406834:	ldr	x8, [x19, #48]
  406838:	cbz	x8, 406858 <__fxstatat@plt+0x3378>
  40683c:	ldrb	w8, [x21, #28]
  406840:	cbz	w8, 406858 <__fxstatat@plt+0x3378>
  406844:	ldr	x8, [x19, #48]
  406848:	ldur	x9, [x29, #-144]
  40684c:	ldr	x8, [x8]
  406850:	cmp	x8, x9
  406854:	b.ne	40688c <__fxstatat@plt+0x33ac>  // b.any
  406858:	ldr	x4, [x19, #24]
  40685c:	ldr	x6, [x19, #40]
  406860:	cmp	w28, #0x0
  406864:	cset	w2, ne  // ne = any
  406868:	sub	x3, x29, #0x90
  40686c:	mov	x0, x22
  406870:	mov	x1, x20
  406874:	mov	x5, x21
  406878:	mov	x7, x26
  40687c:	bl	4078a0 <__fxstatat@plt+0x43c0>
  406880:	mov	w26, w0
  406884:	mov	w8, #0x1                   	// #1
  406888:	b	406234 <__fxstatat@plt+0x2d54>
  40688c:	mov	w8, #0x1                   	// #1
  406890:	mov	w26, #0x1                   	// #1
  406894:	b	406234 <__fxstatat@plt+0x2d54>
  406898:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40689c:	add	x1, x1, #0x219
  4068a0:	mov	w2, #0x5                   	// #5
  4068a4:	mov	x0, xzr
  4068a8:	bl	403370 <dcgettext@plt>
  4068ac:	ldr	x1, [x19, #64]
  4068b0:	mov	x28, x0
  4068b4:	mov	w0, #0x4                   	// #4
  4068b8:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  4068bc:	mov	x3, x0
  4068c0:	mov	w0, wzr
  4068c4:	mov	w1, w27
  4068c8:	mov	x2, x28
  4068cc:	bl	402c80 <error@plt>
  4068d0:	mov	w9, wzr
  4068d4:	mov	w28, #0x1                   	// #1
  4068d8:	mov	x27, xzr
  4068dc:	cbnz	w28, 406638 <__fxstatat@plt+0x3158>
  4068e0:	b	406634 <__fxstatat@plt+0x3154>
  4068e4:	mov	x22, x20
  4068e8:	ldr	w20, [x19, #12]
  4068ec:	ldr	w23, [x19, #56]
  4068f0:	mov	x0, x22
  4068f4:	mov	x2, xzr
  4068f8:	bic	w1, w20, w23
  4068fc:	bl	4117ac <__fxstatat@plt+0xe2cc>
  406900:	cbz	w0, 4062d0 <__fxstatat@plt+0x2df0>
  406904:	mvn	w8, w23
  406908:	and	w8, w20, w8
  40690c:	and	w1, w8, #0xffffefff
  406910:	mov	x0, x22
  406914:	bl	402de0 <mkfifo@plt>
  406918:	cbz	w0, 4062d0 <__fxstatat@plt+0x2df0>
  40691c:	bl	403410 <__errno_location@plt>
  406920:	ldr	w22, [x0]
  406924:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  406928:	add	x1, x1, #0x454
  40692c:	mov	w2, #0x5                   	// #5
  406930:	mov	x0, xzr
  406934:	bl	403370 <dcgettext@plt>
  406938:	ldr	x1, [x19, #64]
  40693c:	mov	x23, x0
  406940:	mov	w0, #0x4                   	// #4
  406944:	b	4064b4 <__fxstatat@plt+0x2fd4>
  406948:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40694c:	add	x1, x1, #0x4e8
  406950:	mov	w2, #0x5                   	// #5
  406954:	mov	x0, xzr
  406958:	bl	403370 <dcgettext@plt>
  40695c:	mov	x23, x0
  406960:	mov	w0, #0x4                   	// #4
  406964:	mov	x1, x27
  406968:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  40696c:	mov	x3, x0
  406970:	mov	w0, wzr
  406974:	mov	w1, wzr
  406978:	mov	x2, x23
  40697c:	bl	402c80 <error@plt>
  406980:	b	406650 <__fxstatat@plt+0x3170>
  406984:	ldur	x1, [x29, #-96]
  406988:	mov	x0, x27
  40698c:	bl	409fe0 <__fxstatat@plt+0x6b00>
  406990:	cbz	x0, 406a58 <__fxstatat@plt+0x3578>
  406994:	ldrb	w3, [x21, #22]
  406998:	mov	w1, #0xffffff9c            	// #-100
  40699c:	mov	w4, #0xffffffff            	// #-1
  4069a0:	mov	x2, x20
  4069a4:	mov	x26, x0
  4069a8:	bl	409d84 <__fxstatat@plt+0x68a4>
  4069ac:	mov	w20, w0
  4069b0:	cmp	w0, #0x1
  4069b4:	b.lt	406a14 <__fxstatat@plt+0x3534>  // b.tstop
  4069b8:	cbnz	w28, 406a14 <__fxstatat@plt+0x3534>
  4069bc:	ldrb	w8, [x21, #45]
  4069c0:	cbz	w8, 406a14 <__fxstatat@plt+0x3534>
  4069c4:	ldr	w8, [x19, #352]
  4069c8:	and	w8, w8, #0xf000
  4069cc:	cmp	w8, #0xa, lsl #12
  4069d0:	b.ne	406a14 <__fxstatat@plt+0x3534>  // b.any
  4069d4:	ldr	x27, [x19, #384]
  4069d8:	mov	x0, x26
  4069dc:	bl	402c40 <strlen@plt>
  4069e0:	cmp	x27, x0
  4069e4:	b.ne	406a14 <__fxstatat@plt+0x3534>  // b.any
  4069e8:	ldr	x0, [x19, #64]
  4069ec:	mov	x1, x27
  4069f0:	bl	409fe0 <__fxstatat@plt+0x6b00>
  4069f4:	cbz	x0, 406a14 <__fxstatat@plt+0x3534>
  4069f8:	mov	x1, x26
  4069fc:	mov	x27, x0
  406a00:	bl	403140 <strcmp@plt>
  406a04:	cmp	w0, #0x0
  406a08:	mov	x0, x27
  406a0c:	csel	w20, wzr, w20, eq  // eq = none
  406a10:	bl	4031d0 <free@plt>
  406a14:	mov	x0, x26
  406a18:	bl	4031d0 <free@plt>
  406a1c:	cmp	w20, #0x1
  406a20:	b.lt	406a9c <__fxstatat@plt+0x35bc>  // b.tstop
  406a24:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  406a28:	add	x1, x1, #0x4a5
  406a2c:	mov	w2, #0x5                   	// #5
  406a30:	mov	x0, xzr
  406a34:	bl	403370 <dcgettext@plt>
  406a38:	ldr	x1, [x19, #64]
  406a3c:	mov	x22, x0
  406a40:	mov	w0, #0x4                   	// #4
  406a44:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  406a48:	mov	x3, x0
  406a4c:	mov	w0, wzr
  406a50:	mov	w1, w20
  406a54:	b	4065c0 <__fxstatat@plt+0x30e0>
  406a58:	bl	403410 <__errno_location@plt>
  406a5c:	ldr	w23, [x0]
  406a60:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  406a64:	add	x1, x1, #0x488
  406a68:	mov	w2, #0x5                   	// #5
  406a6c:	mov	x0, xzr
  406a70:	bl	403370 <dcgettext@plt>
  406a74:	mov	x24, x0
  406a78:	mov	w0, #0x4                   	// #4
  406a7c:	mov	x1, x27
  406a80:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  406a84:	mov	x3, x0
  406a88:	mov	w0, wzr
  406a8c:	mov	w1, w23
  406a90:	mov	x2, x24
  406a94:	bl	402c80 <error@plt>
  406a98:	b	406650 <__fxstatat@plt+0x3170>
  406a9c:	ldrb	w8, [x21, #37]
  406aa0:	cbz	w8, 406aa8 <__fxstatat@plt+0x35c8>
  406aa4:	bl	4086d0 <__fxstatat@plt+0x51f0>
  406aa8:	ldrb	w8, [x21, #29]
  406aac:	cbz	w8, 406b04 <__fxstatat@plt+0x3624>
  406ab0:	ldp	w1, w2, [x29, #-120]
  406ab4:	ldr	x0, [x19, #64]
  406ab8:	bl	403180 <lchown@plt>
  406abc:	cbz	w0, 406b04 <__fxstatat@plt+0x3624>
  406ac0:	mov	x0, x21
  406ac4:	bl	406f00 <__fxstatat@plt+0x3a20>
  406ac8:	tbnz	w0, #0, 406b04 <__fxstatat@plt+0x3624>
  406acc:	bl	403410 <__errno_location@plt>
  406ad0:	ldr	w26, [x0]
  406ad4:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  406ad8:	add	x1, x1, #0x4c4
  406adc:	mov	w2, #0x5                   	// #5
  406ae0:	mov	x0, xzr
  406ae4:	bl	403370 <dcgettext@plt>
  406ae8:	ldr	x3, [x19, #64]
  406aec:	mov	x2, x0
  406af0:	mov	w0, wzr
  406af4:	mov	w1, w26
  406af8:	bl	402c80 <error@plt>
  406afc:	ldrb	w8, [x21, #36]
  406b00:	cbnz	w8, 406650 <__fxstatat@plt+0x3170>
  406b04:	mov	w27, wzr
  406b08:	mov	w22, wzr
  406b0c:	mov	w28, #0x1                   	// #1
  406b10:	ldr	w9, [x19, #8]
  406b14:	mov	w26, #0x1                   	// #1
  406b18:	ldurb	w23, [x29, #-12]
  406b1c:	cbz	w23, 406bb0 <__fxstatat@plt+0x36d0>
  406b20:	ldr	x20, [x19, #64]
  406b24:	tbz	w24, #0, 406b50 <__fxstatat@plt+0x3670>
  406b28:	ldr	x8, [x21, #64]
  406b2c:	cbz	x8, 406b50 <__fxstatat@plt+0x3670>
  406b30:	add	x1, x19, #0xd0
  406b34:	mov	x0, x20
  406b38:	bl	4138e8 <__fxstatat@plt+0x10408>
  406b3c:	cbnz	w0, 406b50 <__fxstatat@plt+0x3670>
  406b40:	ldr	x0, [x21, #64]
  406b44:	add	x2, x19, #0xd0
  406b48:	mov	x1, x20
  406b4c:	bl	40ad20 <__fxstatat@plt+0x7840>
  406b50:	ldr	w9, [x19, #8]
  406b54:	ldrb	w8, [x21, #23]
  406b58:	cmp	w9, #0x4, lsl #12
  406b5c:	cset	w9, ne  // ne = any
  406b60:	cmp	w8, #0x0
  406b64:	cset	w8, ne  // ne = any
  406b68:	and	w8, w9, w8
  406b6c:	orr	w8, w27, w8
  406b70:	tbz	w8, #0, 406b7c <__fxstatat@plt+0x369c>
  406b74:	mov	w27, w26
  406b78:	b	406724 <__fxstatat@plt+0x3244>
  406b7c:	ldrb	w8, [x21, #31]
  406b80:	cbz	w8, 406c58 <__fxstatat@plt+0x3778>
  406b84:	sub	x0, x29, #0x90
  406b88:	bl	40f72c <__fxstatat@plt+0xc24c>
  406b8c:	stp	x0, x1, [x19, #208]
  406b90:	sub	x0, x29, #0x90
  406b94:	bl	40f744 <__fxstatat@plt+0xc264>
  406b98:	stp	x0, x1, [x19, #224]
  406b9c:	add	x1, x19, #0xd0
  406ba0:	mov	x0, x20
  406ba4:	cbz	w28, 406bf0 <__fxstatat@plt+0x3710>
  406ba8:	bl	408720 <__fxstatat@plt+0x5240>
  406bac:	b	406bf4 <__fxstatat@plt+0x3714>
  406bb0:	cmp	w9, #0x4, lsl #12
  406bb4:	b.eq	406b20 <__fxstatat@plt+0x3640>  // b.none
  406bb8:	ldrb	w8, [x21, #20]
  406bbc:	cbnz	w8, 406b20 <__fxstatat@plt+0x3640>
  406bc0:	ldrb	w8, [x21, #33]
  406bc4:	cbnz	w8, 406bd0 <__fxstatat@plt+0x36f0>
  406bc8:	ldrb	w8, [x21, #37]
  406bcc:	cbz	w8, 406b20 <__fxstatat@plt+0x3640>
  406bd0:	ldrb	w1, [x21, #37]
  406bd4:	ldr	x0, [x19, #64]
  406bd8:	mov	w2, wzr
  406bdc:	mov	x3, x21
  406be0:	bl	405130 <__fxstatat@plt+0x1c50>
  406be4:	ldrb	w8, [x21, #38]
  406be8:	cbnz	w8, 406650 <__fxstatat@plt+0x3170>
  406bec:	b	406b20 <__fxstatat@plt+0x3640>
  406bf0:	bl	4105d8 <__fxstatat@plt+0xd0f8>
  406bf4:	cbz	w0, 406c48 <__fxstatat@plt+0x3768>
  406bf8:	bl	403410 <__errno_location@plt>
  406bfc:	ldr	w24, [x0]
  406c00:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  406c04:	add	x1, x1, #0x501
  406c08:	mov	w2, #0x5                   	// #5
  406c0c:	mov	x0, xzr
  406c10:	bl	403370 <dcgettext@plt>
  406c14:	mov	x25, x0
  406c18:	mov	w0, #0x4                   	// #4
  406c1c:	mov	x1, x20
  406c20:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  406c24:	mov	x3, x0
  406c28:	mov	w0, wzr
  406c2c:	mov	w1, w24
  406c30:	mov	x2, x25
  406c34:	bl	402c80 <error@plt>
  406c38:	ldrb	w9, [x21, #36]
  406c3c:	mov	w8, wzr
  406c40:	mov	w27, wzr
  406c44:	cbnz	w9, 406c50 <__fxstatat@plt+0x3770>
  406c48:	ldr	w27, [x19, #16]
  406c4c:	mov	w8, #0x1                   	// #1
  406c50:	str	w27, [x19, #16]
  406c54:	cbz	w8, 406724 <__fxstatat@plt+0x3244>
  406c58:	mov	w24, w22
  406c5c:	tbz	w28, #0, 406c68 <__fxstatat@plt+0x3788>
  406c60:	ldp	x20, x22, [x19, #64]
  406c64:	b	406cdc <__fxstatat@plt+0x37fc>
  406c68:	ldrb	w8, [x21, #29]
  406c6c:	ldr	x22, [x19, #72]
  406c70:	cbz	w8, 406cd8 <__fxstatat@plt+0x37f8>
  406c74:	ldr	x20, [x19, #64]
  406c78:	cbnz	w23, 406c9c <__fxstatat@plt+0x37bc>
  406c7c:	ldur	w8, [x29, #-120]
  406c80:	ldr	w9, [x19, #360]
  406c84:	cmp	w8, w9
  406c88:	b.ne	406c9c <__fxstatat@plt+0x37bc>  // b.any
  406c8c:	ldur	w8, [x29, #-116]
  406c90:	ldr	w9, [x19, #364]
  406c94:	cmp	w8, w9
  406c98:	b.eq	406cdc <__fxstatat@plt+0x37fc>  // b.none
  406c9c:	cmp	w23, #0x0
  406ca0:	cset	w4, ne  // ne = any
  406ca4:	sub	x3, x29, #0x90
  406ca8:	add	x5, x19, #0x150
  406cac:	mov	w2, #0xffffffff            	// #-1
  406cb0:	mov	x0, x21
  406cb4:	mov	x1, x20
  406cb8:	bl	408754 <__fxstatat@plt+0x5274>
  406cbc:	cmn	w0, #0x1
  406cc0:	b.eq	406720 <__fxstatat@plt+0x3240>  // b.none
  406cc4:	cbnz	w0, 406cdc <__fxstatat@plt+0x37fc>
  406cc8:	ldr	w8, [x19, #12]
  406ccc:	and	w8, w8, #0xfffff1ff
  406cd0:	str	w8, [x19, #12]
  406cd4:	b	406cdc <__fxstatat@plt+0x37fc>
  406cd8:	ldr	x20, [x19, #64]
  406cdc:	ldrb	w8, [x21, #39]
  406ce0:	cbz	w8, 406d00 <__fxstatat@plt+0x3820>
  406ce4:	mov	w1, #0xffffffff            	// #-1
  406ce8:	mov	w3, #0xffffffff            	// #-1
  406cec:	mov	x0, x22
  406cf0:	mov	x2, x20
  406cf4:	mov	x4, x21
  406cf8:	bl	40894c <__fxstatat@plt+0x546c>
  406cfc:	tbz	w0, #0, 406d08 <__fxstatat@plt+0x3828>
  406d00:	tbnz	w28, #0, 406b74 <__fxstatat@plt+0x3694>
  406d04:	b	406d28 <__fxstatat@plt+0x3848>
  406d08:	ldrb	w8, [x21, #40]
  406d0c:	cmp	w8, #0x0
  406d10:	cset	w8, ne  // ne = any
  406d14:	orr	w9, w28, w8
  406d18:	cset	w8, eq  // eq = none
  406d1c:	tbz	w9, #0, 406d28 <__fxstatat@plt+0x3848>
  406d20:	and	w27, w26, w8
  406d24:	b	406724 <__fxstatat@plt+0x3244>
  406d28:	ldrb	w8, [x21, #30]
  406d2c:	cbnz	w8, 406d38 <__fxstatat@plt+0x3858>
  406d30:	ldrb	w8, [x21, #24]
  406d34:	cbz	w8, 406d60 <__fxstatat@plt+0x3880>
  406d38:	ldr	w4, [x19, #12]
  406d3c:	mov	w1, #0xffffffff            	// #-1
  406d40:	mov	w3, #0xffffffff            	// #-1
  406d44:	mov	x0, x22
  406d48:	mov	x2, x20
  406d4c:	bl	409ec8 <__fxstatat@plt+0x69e8>
  406d50:	cbz	w0, 406b74 <__fxstatat@plt+0x3694>
  406d54:	ldrb	w8, [x21, #36]
  406d58:	cbnz	w8, 406720 <__fxstatat@plt+0x3240>
  406d5c:	b	406b74 <__fxstatat@plt+0x3694>
  406d60:	ldrb	w8, [x21, #43]
  406d64:	cbz	w8, 406d80 <__fxstatat@plt+0x38a0>
  406d68:	ldr	w2, [x21, #16]
  406d6c:	mov	w1, #0xffffffff            	// #-1
  406d70:	mov	x0, x20
  406d74:	bl	409f70 <__fxstatat@plt+0x6a90>
  406d78:	cbnz	w0, 406720 <__fxstatat@plt+0x3240>
  406d7c:	b	406b74 <__fxstatat@plt+0x3694>
  406d80:	cbz	w23, 406dd4 <__fxstatat@plt+0x38f4>
  406d84:	ldrb	w8, [x21, #32]
  406d88:	cbz	w8, 406dd4 <__fxstatat@plt+0x38f4>
  406d8c:	ldr	w8, [x19, #12]
  406d90:	mov	w9, #0x1b6                 	// #438
  406d94:	and	w8, w8, #0x7000
  406d98:	orr	w8, w8, #0x8000
  406d9c:	cmp	w8, #0xc, lsl #12
  406da0:	mov	w8, #0x1ff                 	// #511
  406da4:	csel	w21, w8, w9, eq  // eq = none
  406da8:	bl	406f48 <__fxstatat@plt+0x3a68>
  406dac:	bic	w2, w21, w0
  406db0:	mov	w1, #0xffffffff            	// #-1
  406db4:	mov	x0, x20
  406db8:	bl	409f70 <__fxstatat@plt+0x6a90>
  406dbc:	cmp	w0, #0x0
  406dc0:	cset	w8, eq  // eq = none
  406dc4:	cbz	w0, 406b74 <__fxstatat@plt+0x3694>
  406dc8:	ldr	w9, [x19, #16]
  406dcc:	and	w27, w9, w8
  406dd0:	b	406724 <__fxstatat@plt+0x3244>
  406dd4:	ldr	w20, [x19, #56]
  406dd8:	cbz	w20, 406e34 <__fxstatat@plt+0x3954>
  406ddc:	bl	406f48 <__fxstatat@plt+0x3a68>
  406de0:	bics	wzr, w20, w0
  406de4:	cset	w8, eq  // eq = none
  406de8:	orr	w8, w24, w8
  406dec:	bic	w22, w20, w0
  406df0:	tbnz	w8, #0, 406e50 <__fxstatat@plt+0x3970>
  406df4:	cbz	w23, 406e3c <__fxstatat@plt+0x395c>
  406df8:	ldr	x0, [x19, #64]
  406dfc:	add	x1, x19, #0x150
  406e00:	bl	4138e8 <__fxstatat@plt+0x10408>
  406e04:	cbz	w0, 406e3c <__fxstatat@plt+0x395c>
  406e08:	bl	403410 <__errno_location@plt>
  406e0c:	ldr	w21, [x0]
  406e10:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  406e14:	add	x1, x1, #0xecb
  406e18:	mov	w2, #0x5                   	// #5
  406e1c:	mov	x0, xzr
  406e20:	bl	403370 <dcgettext@plt>
  406e24:	ldr	x1, [x19, #64]
  406e28:	mov	x22, x0
  406e2c:	mov	w0, #0x4                   	// #4
  406e30:	b	4066ac <__fxstatat@plt+0x31cc>
  406e34:	mov	w22, wzr
  406e38:	b	406e50 <__fxstatat@plt+0x3970>
  406e3c:	ldr	w8, [x19, #352]
  406e40:	bics	wzr, w22, w8
  406e44:	str	w8, [x19, #4]
  406e48:	cset	w8, ne  // ne = any
  406e4c:	orr	w24, w24, w8
  406e50:	cbz	w24, 406b74 <__fxstatat@plt+0x3694>
  406e54:	ldr	w8, [x19, #4]
  406e58:	ldr	x0, [x19, #64]
  406e5c:	orr	w1, w8, w22
  406e60:	bl	402eb0 <chmod@plt>
  406e64:	cbz	w0, 406b74 <__fxstatat@plt+0x3694>
  406e68:	bl	403410 <__errno_location@plt>
  406e6c:	ldr	w22, [x0]
  406e70:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  406e74:	add	x1, x1, #0x519
  406e78:	mov	w2, #0x5                   	// #5
  406e7c:	mov	x0, xzr
  406e80:	bl	403370 <dcgettext@plt>
  406e84:	ldr	x1, [x19, #64]
  406e88:	mov	x23, x0
  406e8c:	mov	w0, #0x4                   	// #4
  406e90:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  406e94:	mov	x3, x0
  406e98:	mov	w0, wzr
  406e9c:	mov	w1, w22
  406ea0:	mov	x2, x23
  406ea4:	bl	402c80 <error@plt>
  406ea8:	ldrb	w8, [x21, #36]
  406eac:	mov	w27, wzr
  406eb0:	cbnz	w8, 406724 <__fxstatat@plt+0x3244>
  406eb4:	b	406b74 <__fxstatat@plt+0x3694>
  406eb8:	stp	x29, x30, [sp, #-32]!
  406ebc:	movi	v0.2d, #0x0
  406ec0:	str	x19, [sp, #16]
  406ec4:	mov	x29, sp
  406ec8:	mov	x19, x0
  406ecc:	stp	q0, q0, [x0, #48]
  406ed0:	stp	q0, q0, [x0, #16]
  406ed4:	str	q0, [x0]
  406ed8:	bl	402cc0 <geteuid@plt>
  406edc:	cmp	w0, #0x0
  406ee0:	mov	w8, #0xffffffff            	// #-1
  406ee4:	cset	w9, eq  // eq = none
  406ee8:	strb	w9, [x19, #27]
  406eec:	strb	w9, [x19, #26]
  406ef0:	str	w8, [x19, #52]
  406ef4:	ldr	x19, [sp, #16]
  406ef8:	ldp	x29, x30, [sp], #32
  406efc:	ret
  406f00:	stp	x29, x30, [sp, #-32]!
  406f04:	str	x19, [sp, #16]
  406f08:	mov	x29, sp
  406f0c:	mov	x19, x0
  406f10:	bl	403410 <__errno_location@plt>
  406f14:	ldr	w8, [x0]
  406f18:	cmp	w8, #0x16
  406f1c:	b.eq	406f28 <__fxstatat@plt+0x3a48>  // b.none
  406f20:	cmp	w8, #0x1
  406f24:	b.ne	406f38 <__fxstatat@plt+0x3a58>  // b.any
  406f28:	ldrb	w8, [x19, #26]
  406f2c:	cmp	w8, #0x0
  406f30:	cset	w0, eq  // eq = none
  406f34:	b	406f3c <__fxstatat@plt+0x3a5c>
  406f38:	mov	w0, wzr
  406f3c:	ldr	x19, [sp, #16]
  406f40:	ldp	x29, x30, [sp], #32
  406f44:	ret
  406f48:	stp	x29, x30, [sp, #-32]!
  406f4c:	str	x19, [sp, #16]
  406f50:	adrp	x19, 427000 <__fxstatat@plt+0x23b20>
  406f54:	ldr	w8, [x19, #1180]
  406f58:	mov	x29, sp
  406f5c:	cmn	w8, #0x1
  406f60:	b.ne	406f74 <__fxstatat@plt+0x3a94>  // b.any
  406f64:	mov	w0, wzr
  406f68:	bl	4033e0 <umask@plt>
  406f6c:	str	w0, [x19, #1180]
  406f70:	bl	4033e0 <umask@plt>
  406f74:	ldr	w0, [x19, #1180]
  406f78:	ldr	x19, [sp, #16]
  406f7c:	ldp	x29, x30, [sp], #32
  406f80:	ret
  406f84:	ldr	w8, [x0, #4]
  406f88:	cmp	w8, #0x4
  406f8c:	b.ne	406f98 <__fxstatat@plt+0x3ab8>  // b.any
  406f90:	mov	w0, #0x1                   	// #1
  406f94:	ret
  406f98:	cmp	w8, #0x3
  406f9c:	cset	w8, eq  // eq = none
  406fa0:	and	w0, w8, w1
  406fa4:	ret
  406fa8:	sub	sp, sp, #0x160
  406fac:	stp	x29, x30, [sp, #256]
  406fb0:	stp	x26, x25, [sp, #288]
  406fb4:	stp	x24, x23, [sp, #304]
  406fb8:	stp	x22, x21, [sp, #320]
  406fbc:	stp	x20, x19, [sp, #336]
  406fc0:	ldr	x8, [x1, #8]
  406fc4:	ldr	x9, [x3, #8]
  406fc8:	mov	x19, x5
  406fcc:	mov	x20, x4
  406fd0:	mov	x22, x3
  406fd4:	mov	x21, x2
  406fd8:	mov	x24, x1
  406fdc:	cmp	x8, x9
  406fe0:	mov	x23, x0
  406fe4:	str	x28, [sp, #272]
  406fe8:	add	x29, sp, #0x100
  406fec:	b.ne	40700c <__fxstatat@plt+0x3b2c>  // b.any
  406ff0:	ldr	x8, [x24]
  406ff4:	ldr	x9, [x22]
  406ff8:	cmp	x8, x9
  406ffc:	cset	w26, eq  // eq = none
  407000:	strb	wzr, [x19]
  407004:	cbnz	w26, 407018 <__fxstatat@plt+0x3b38>
  407008:	b	40702c <__fxstatat@plt+0x3b4c>
  40700c:	mov	w26, wzr
  407010:	strb	wzr, [x19]
  407014:	cbz	w26, 40702c <__fxstatat@plt+0x3b4c>
  407018:	ldrb	w8, [x20, #23]
  40701c:	cbz	w8, 40702c <__fxstatat@plt+0x3b4c>
  407020:	mov	w26, #0x1                   	// #1
  407024:	strb	w26, [x19]
  407028:	b	407338 <__fxstatat@plt+0x3e58>
  40702c:	ldr	w8, [x20, #4]
  407030:	cmp	w8, #0x2
  407034:	b.ne	407070 <__fxstatat@plt+0x3b90>  // b.any
  407038:	ldr	w8, [x24, #16]
  40703c:	and	w8, w8, #0xf000
  407040:	cmp	w8, #0xa, lsl #12
  407044:	b.ne	407198 <__fxstatat@plt+0x3cb8>  // b.any
  407048:	ldr	w8, [x22, #16]
  40704c:	and	w8, w8, #0xf000
  407050:	cmp	w8, #0xa, lsl #12
  407054:	b.ne	407198 <__fxstatat@plt+0x3cb8>  // b.any
  407058:	mov	x0, x23
  40705c:	mov	x1, x21
  407060:	bl	40ea4c <__fxstatat@plt+0xb56c>
  407064:	tbz	w0, #0, 4071f4 <__fxstatat@plt+0x3d14>
  407068:	eor	w26, w0, #0x1
  40706c:	b	407338 <__fxstatat@plt+0x3e58>
  407070:	cbz	w26, 407334 <__fxstatat@plt+0x3e54>
  407074:	add	x1, sp, #0x80
  407078:	mov	x0, x21
  40707c:	bl	4138e8 <__fxstatat@plt+0x10408>
  407080:	cbnz	w0, 407334 <__fxstatat@plt+0x3e54>
  407084:	mov	x1, sp
  407088:	mov	x0, x23
  40708c:	bl	4138e8 <__fxstatat@plt+0x10408>
  407090:	cbnz	w0, 407334 <__fxstatat@plt+0x3e54>
  407094:	ldp	x12, x8, [sp, #128]
  407098:	ldp	x11, x9, [sp]
  40709c:	ldr	w10, [sp, #16]
  4070a0:	cmp	x9, x8
  4070a4:	cset	w9, eq  // eq = none
  4070a8:	cmp	x11, x12
  4070ac:	and	w8, w10, #0xf000
  4070b0:	cset	w10, eq  // eq = none
  4070b4:	cmp	w8, #0xa, lsl #12
  4070b8:	and	w26, w9, w10
  4070bc:	b.ne	4070d8 <__fxstatat@plt+0x3bf8>  // b.any
  4070c0:	ldr	w8, [sp, #144]
  4070c4:	and	w8, w8, #0xf000
  4070c8:	cmp	w8, #0xa, lsl #12
  4070cc:	b.ne	4070d8 <__fxstatat@plt+0x3bf8>  // b.any
  4070d0:	ldrb	w8, [x20, #21]
  4070d4:	cbnz	w8, 407334 <__fxstatat@plt+0x3e54>
  4070d8:	mov	x25, sp
  4070dc:	add	x22, sp, #0x80
  4070e0:	ldr	w8, [x20]
  4070e4:	cbnz	w8, 4071a4 <__fxstatat@plt+0x3cc4>
  4070e8:	ldrb	w8, [x20, #24]
  4070ec:	cbnz	w8, 4070f8 <__fxstatat@plt+0x3c18>
  4070f0:	ldrb	w8, [x20, #21]
  4070f4:	cbz	w8, 407128 <__fxstatat@plt+0x3c48>
  4070f8:	ldr	w8, [x22, #16]
  4070fc:	and	w8, w8, #0xf000
  407100:	cmp	w8, #0xa, lsl #12
  407104:	b.eq	407334 <__fxstatat@plt+0x3e54>  // b.none
  407108:	cbz	w26, 407128 <__fxstatat@plt+0x3c48>
  40710c:	ldr	w8, [x22, #20]
  407110:	cmp	w8, #0x2
  407114:	b.cc	407128 <__fxstatat@plt+0x3c48>  // b.lo, b.ul, b.last
  407118:	mov	x0, x23
  40711c:	mov	x1, x21
  407120:	bl	40ea4c <__fxstatat@plt+0xb56c>
  407124:	tbz	w0, #0, 407208 <__fxstatat@plt+0x3d28>
  407128:	ldr	w8, [x25, #16]
  40712c:	and	w8, w8, #0xf000
  407130:	cmp	w8, #0xa, lsl #12
  407134:	b.eq	407148 <__fxstatat@plt+0x3c68>  // b.none
  407138:	ldr	w8, [x22, #16]
  40713c:	and	w8, w8, #0xf000
  407140:	cmp	w8, #0xa, lsl #12
  407144:	b.ne	407218 <__fxstatat@plt+0x3d38>  // b.any
  407148:	ldrb	w8, [x20, #24]
  40714c:	cbz	w8, 40724c <__fxstatat@plt+0x3d6c>
  407150:	ldr	w8, [x24, #16]
  407154:	and	w8, w8, #0xf000
  407158:	cmp	w8, #0xa, lsl #12
  40715c:	b.ne	40724c <__fxstatat@plt+0x3d6c>  // b.any
  407160:	ldr	w8, [x22, #20]
  407164:	cmp	w8, #0x2
  407168:	b.cc	40724c <__fxstatat@plt+0x3d6c>  // b.lo, b.ul, b.last
  40716c:	mov	x0, x23
  407170:	bl	4030f0 <canonicalize_file_name@plt>
  407174:	cbz	x0, 407244 <__fxstatat@plt+0x3d64>
  407178:	mov	x1, x21
  40717c:	mov	x24, x0
  407180:	bl	40ea4c <__fxstatat@plt+0xb56c>
  407184:	eor	w26, w0, #0x1
  407188:	mov	x0, x24
  40718c:	bl	4031d0 <free@plt>
  407190:	mov	w8, wzr
  407194:	b	407248 <__fxstatat@plt+0x3d68>
  407198:	mov	x25, x24
  40719c:	ldr	w8, [x20]
  4071a0:	cbz	w8, 4070e8 <__fxstatat@plt+0x3c08>
  4071a4:	tbz	w26, #0, 4071bc <__fxstatat@plt+0x3cdc>
  4071a8:	mov	x0, x23
  4071ac:	mov	x1, x21
  4071b0:	bl	40ea4c <__fxstatat@plt+0xb56c>
  4071b4:	eor	w26, w0, #0x1
  4071b8:	b	407338 <__fxstatat@plt+0x3e58>
  4071bc:	ldrb	w8, [x20, #24]
  4071c0:	cbnz	w8, 407334 <__fxstatat@plt+0x3e54>
  4071c4:	ldr	w8, [x20, #4]
  4071c8:	cmp	w8, #0x2
  4071cc:	b.eq	407334 <__fxstatat@plt+0x3e54>  // b.none
  4071d0:	ldr	w8, [x25, #16]
  4071d4:	and	w8, w8, #0xf000
  4071d8:	cmp	w8, #0xa, lsl #12
  4071dc:	b.ne	407334 <__fxstatat@plt+0x3e54>  // b.any
  4071e0:	ldr	w8, [x22, #16]
  4071e4:	and	w8, w8, #0xf000
  4071e8:	cmp	w8, #0xa, lsl #12
  4071ec:	b.eq	407334 <__fxstatat@plt+0x3e54>  // b.none
  4071f0:	b	40735c <__fxstatat@plt+0x3e7c>
  4071f4:	ldr	w8, [x20]
  4071f8:	cbnz	w8, 407334 <__fxstatat@plt+0x3e54>
  4071fc:	cbz	w26, 407068 <__fxstatat@plt+0x3b88>
  407200:	mov	w8, #0x1                   	// #1
  407204:	strb	w8, [x19]
  407208:	ldrb	w8, [x20, #24]
  40720c:	cmp	w8, #0x0
  407210:	cset	w26, eq  // eq = none
  407214:	b	407338 <__fxstatat@plt+0x3e58>
  407218:	ldr	x8, [x25, #8]
  40721c:	ldr	x9, [x22, #8]
  407220:	cmp	x8, x9
  407224:	b.ne	407334 <__fxstatat@plt+0x3e54>  // b.any
  407228:	ldr	x8, [x25]
  40722c:	ldr	x9, [x22]
  407230:	cmp	x8, x9
  407234:	b.ne	407334 <__fxstatat@plt+0x3e54>  // b.any
  407238:	ldrb	w8, [x20, #23]
  40723c:	cbnz	w8, 407020 <__fxstatat@plt+0x3b40>
  407240:	b	407148 <__fxstatat@plt+0x3c68>
  407244:	mov	w8, #0x1                   	// #1
  407248:	cbz	w8, 407338 <__fxstatat@plt+0x3e58>
  40724c:	ldrb	w8, [x20, #44]
  407250:	cbz	w8, 407264 <__fxstatat@plt+0x3d84>
  407254:	ldr	w8, [x22, #16]
  407258:	and	w8, w8, #0xf000
  40725c:	cmp	w8, #0xa, lsl #12
  407260:	b.eq	407334 <__fxstatat@plt+0x3e54>  // b.none
  407264:	ldr	w8, [x20, #4]
  407268:	cmp	w8, #0x2
  40726c:	b.ne	40735c <__fxstatat@plt+0x3e7c>  // b.any
  407270:	ldr	w8, [x25, #16]
  407274:	and	w8, w8, #0xf000
  407278:	cmp	w8, #0xa, lsl #12
  40727c:	b.ne	407294 <__fxstatat@plt+0x3db4>  // b.any
  407280:	mov	x1, sp
  407284:	mov	x0, x23
  407288:	bl	4138c8 <__fxstatat@plt+0x103e8>
  40728c:	cbnz	w0, 407334 <__fxstatat@plt+0x3e54>
  407290:	b	4072b4 <__fxstatat@plt+0x3dd4>
  407294:	ldp	q1, q0, [x25, #32]
  407298:	ldp	q3, q2, [x25]
  40729c:	stp	q1, q0, [sp, #32]
  4072a0:	stp	q3, q2, [sp]
  4072a4:	ldp	q1, q0, [x25, #96]
  4072a8:	ldp	q3, q2, [x25, #64]
  4072ac:	stp	q1, q0, [sp, #96]
  4072b0:	stp	q3, q2, [sp, #64]
  4072b4:	ldr	w8, [x22, #16]
  4072b8:	and	w8, w8, #0xf000
  4072bc:	cmp	w8, #0xa, lsl #12
  4072c0:	b.ne	4072d8 <__fxstatat@plt+0x3df8>  // b.any
  4072c4:	add	x1, sp, #0x80
  4072c8:	mov	x0, x21
  4072cc:	bl	4138c8 <__fxstatat@plt+0x103e8>
  4072d0:	cbnz	w0, 407334 <__fxstatat@plt+0x3e54>
  4072d4:	b	4072f8 <__fxstatat@plt+0x3e18>
  4072d8:	ldp	q1, q0, [x22, #32]
  4072dc:	ldp	q3, q2, [x22]
  4072e0:	stp	q1, q0, [sp, #160]
  4072e4:	stp	q3, q2, [sp, #128]
  4072e8:	ldp	q1, q0, [x22, #96]
  4072ec:	ldp	q3, q2, [x22, #64]
  4072f0:	stp	q1, q0, [sp, #224]
  4072f4:	stp	q3, q2, [sp, #192]
  4072f8:	ldr	x8, [sp, #8]
  4072fc:	ldr	x9, [sp, #136]
  407300:	cmp	x8, x9
  407304:	b.ne	407334 <__fxstatat@plt+0x3e54>  // b.any
  407308:	ldr	x8, [sp]
  40730c:	ldr	x9, [sp, #128]
  407310:	cmp	x8, x9
  407314:	b.ne	407334 <__fxstatat@plt+0x3e54>  // b.any
  407318:	ldrb	w8, [x20, #23]
  40731c:	cbz	w8, 40735c <__fxstatat@plt+0x3e7c>
  407320:	ldr	w8, [x22, #16]
  407324:	and	w8, w8, #0xf000
  407328:	cmp	w8, #0xa, lsl #12
  40732c:	cset	w8, ne  // ne = any
  407330:	strb	w8, [x19]
  407334:	mov	w26, #0x1                   	// #1
  407338:	and	w0, w26, #0x1
  40733c:	ldp	x20, x19, [sp, #336]
  407340:	ldp	x22, x21, [sp, #320]
  407344:	ldp	x24, x23, [sp, #304]
  407348:	ldp	x26, x25, [sp, #288]
  40734c:	ldr	x28, [sp, #272]
  407350:	ldp	x29, x30, [sp, #256]
  407354:	add	sp, sp, #0x160
  407358:	ret
  40735c:	mov	w26, wzr
  407360:	b	407338 <__fxstatat@plt+0x3e58>
  407364:	stp	x29, x30, [sp, #-48]!
  407368:	stp	x20, x19, [sp, #32]
  40736c:	mov	x19, x1
  407370:	mov	x20, x0
  407374:	tst	w4, #0x1
  407378:	mov	w8, #0x400                 	// #1024
  40737c:	stp	x22, x21, [sp, #16]
  407380:	mov	w22, w3
  407384:	csel	w4, w8, wzr, ne  // ne = any
  407388:	and	w5, w2, #0x1
  40738c:	mov	w0, #0xffffff9c            	// #-100
  407390:	mov	w2, #0xffffff9c            	// #-100
  407394:	mov	w6, #0xffffffff            	// #-1
  407398:	mov	x1, x20
  40739c:	mov	x3, x19
  4073a0:	mov	x29, sp
  4073a4:	bl	409ba8 <__fxstatat@plt+0x66c8>
  4073a8:	mov	w21, w0
  4073ac:	cmp	w0, #0x1
  4073b0:	b.lt	407410 <__fxstatat@plt+0x3f30>  // b.tstop
  4073b4:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4073b8:	add	x1, x1, #0x560
  4073bc:	mov	w2, #0x5                   	// #5
  4073c0:	mov	x0, xzr
  4073c4:	bl	403370 <dcgettext@plt>
  4073c8:	mov	x22, x0
  4073cc:	mov	w1, #0x4                   	// #4
  4073d0:	mov	w0, wzr
  4073d4:	mov	x2, x19
  4073d8:	bl	40ded4 <__fxstatat@plt+0xa9f4>
  4073dc:	mov	x19, x0
  4073e0:	mov	w0, #0x1                   	// #1
  4073e4:	mov	w1, #0x4                   	// #4
  4073e8:	mov	x2, x20
  4073ec:	bl	40ded4 <__fxstatat@plt+0xa9f4>
  4073f0:	mov	x4, x0
  4073f4:	mov	w0, wzr
  4073f8:	mov	w1, w21
  4073fc:	mov	x2, x22
  407400:	mov	x3, x19
  407404:	bl	402c80 <error@plt>
  407408:	mov	w20, wzr
  40740c:	b	407454 <__fxstatat@plt+0x3f74>
  407410:	mov	w20, #0x1                   	// #1
  407414:	cbz	w21, 407454 <__fxstatat@plt+0x3f74>
  407418:	tbz	w22, #0, 407454 <__fxstatat@plt+0x3f74>
  40741c:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  407420:	add	x1, x1, #0x23b
  407424:	mov	w2, #0x5                   	// #5
  407428:	mov	x0, xzr
  40742c:	bl	403370 <dcgettext@plt>
  407430:	mov	x21, x0
  407434:	mov	w0, #0x4                   	// #4
  407438:	mov	x1, x19
  40743c:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  407440:	mov	x2, x0
  407444:	mov	w0, #0x1                   	// #1
  407448:	mov	x1, x21
  40744c:	mov	w20, #0x1                   	// #1
  407450:	bl	402f30 <__printf_chk@plt>
  407454:	mov	w0, w20
  407458:	ldp	x20, x19, [sp, #32]
  40745c:	ldp	x22, x21, [sp, #16]
  407460:	ldp	x29, x30, [sp], #48
  407464:	ret
  407468:	stp	x29, x30, [sp, #-48]!
  40746c:	stp	x20, x19, [sp, #32]
  407470:	ldrb	w8, [x0, #24]
  407474:	str	x21, [sp, #16]
  407478:	mov	x29, sp
  40747c:	cbz	w8, 4074f8 <__fxstatat@plt+0x4018>
  407480:	ldr	w8, [x0, #8]
  407484:	mov	x20, x0
  407488:	cmp	w8, #0x2
  40748c:	b.eq	4074e0 <__fxstatat@plt+0x4000>  // b.none
  407490:	mov	x19, x2
  407494:	mov	x21, x1
  407498:	cmp	w8, #0x3
  40749c:	b.eq	4074c8 <__fxstatat@plt+0x3fe8>  // b.none
  4074a0:	cmp	w8, #0x4
  4074a4:	b.ne	4074c0 <__fxstatat@plt+0x3fe0>  // b.any
  4074a8:	ldrb	w8, [x20, #47]
  4074ac:	cbz	w8, 4074e4 <__fxstatat@plt+0x4004>
  4074b0:	ldr	w1, [x19, #16]
  4074b4:	mov	x0, x21
  4074b8:	bl	408a20 <__fxstatat@plt+0x5540>
  4074bc:	tbz	w0, #0, 4074c8 <__fxstatat@plt+0x3fe8>
  4074c0:	mov	w8, wzr
  4074c4:	b	4074e4 <__fxstatat@plt+0x4004>
  4074c8:	mov	x0, x20
  4074cc:	mov	x1, x21
  4074d0:	mov	x2, x19
  4074d4:	bl	407518 <__fxstatat@plt+0x4038>
  4074d8:	eor	w8, w0, #0x1
  4074dc:	b	4074e4 <__fxstatat@plt+0x4004>
  4074e0:	mov	w8, #0x1                   	// #1
  4074e4:	ldp	x20, x19, [sp, #32]
  4074e8:	ldr	x21, [sp, #16]
  4074ec:	and	w0, w8, #0x1
  4074f0:	ldp	x29, x30, [sp], #48
  4074f4:	ret
  4074f8:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  4074fc:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  407500:	adrp	x3, 415000 <__fxstatat@plt+0x11b20>
  407504:	add	x0, x0, #0x581
  407508:	add	x1, x1, #0x71
  40750c:	add	x3, x3, #0x58e
  407510:	mov	w2, #0x6d2                 	// #1746
  407514:	bl	403400 <__assert_fail@plt>
  407518:	sub	sp, sp, #0x50
  40751c:	stp	x29, x30, [sp, #16]
  407520:	stp	x24, x23, [sp, #32]
  407524:	stp	x22, x21, [sp, #48]
  407528:	stp	x20, x19, [sp, #64]
  40752c:	mov	x19, x1
  407530:	ldr	w1, [x2, #16]
  407534:	mov	x22, x0
  407538:	mov	x0, x19
  40753c:	add	x29, sp, #0x10
  407540:	mov	x20, x2
  407544:	bl	408a20 <__fxstatat@plt+0x5540>
  407548:	tbz	w0, #0, 40759c <__fxstatat@plt+0x40bc>
  40754c:	adrp	x8, 427000 <__fxstatat@plt+0x23b20>
  407550:	ldr	x20, [x8, #1304]
  407554:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  407558:	add	x1, x1, #0x63d
  40755c:	mov	w2, #0x5                   	// #5
  407560:	mov	x0, xzr
  407564:	bl	403370 <dcgettext@plt>
  407568:	adrp	x8, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  40756c:	ldr	x21, [x8, #2488]
  407570:	mov	x22, x0
  407574:	mov	w0, #0x4                   	// #4
  407578:	mov	x1, x19
  40757c:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  407580:	mov	x4, x0
  407584:	mov	w1, #0x1                   	// #1
  407588:	mov	x0, x20
  40758c:	mov	x2, x22
  407590:	mov	x3, x21
  407594:	bl	403130 <__fprintf_chk@plt>
  407598:	b	407638 <__fxstatat@plt+0x4158>
  40759c:	ldr	w0, [x20, #16]
  4075a0:	add	x1, sp, #0x4
  4075a4:	add	x24, sp, #0x4
  4075a8:	bl	40add4 <__fxstatat@plt+0x78f4>
  4075ac:	strb	wzr, [sp, #14]
  4075b0:	adrp	x8, 427000 <__fxstatat@plt+0x23b20>
  4075b4:	ldrb	w9, [x22, #24]
  4075b8:	ldr	x21, [x8, #1304]
  4075bc:	cbz	w9, 4075cc <__fxstatat@plt+0x40ec>
  4075c0:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4075c4:	add	x1, x1, #0x5df
  4075c8:	b	4075f0 <__fxstatat@plt+0x4110>
  4075cc:	ldrb	w8, [x22, #21]
  4075d0:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4075d4:	add	x1, x1, #0x5df
  4075d8:	cbnz	w8, 4075f0 <__fxstatat@plt+0x4110>
  4075dc:	ldrb	w8, [x22, #22]
  4075e0:	adrp	x9, 415000 <__fxstatat@plt+0x11b20>
  4075e4:	add	x9, x9, #0x60c
  4075e8:	cmp	w8, #0x0
  4075ec:	csel	x1, x9, x1, eq  // eq = none
  4075f0:	mov	w2, #0x5                   	// #5
  4075f4:	mov	x0, xzr
  4075f8:	bl	403370 <dcgettext@plt>
  4075fc:	adrp	x8, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  407600:	ldr	x22, [x8, #2488]
  407604:	mov	x23, x0
  407608:	mov	w0, #0x4                   	// #4
  40760c:	mov	x1, x19
  407610:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  407614:	ldr	w8, [x20, #16]
  407618:	mov	x4, x0
  40761c:	orr	x6, x24, #0x1
  407620:	mov	w1, #0x1                   	// #1
  407624:	and	x5, x8, #0xfff
  407628:	mov	x0, x21
  40762c:	mov	x2, x23
  407630:	mov	x3, x22
  407634:	bl	403130 <__fprintf_chk@plt>
  407638:	bl	411534 <__fxstatat@plt+0xe054>
  40763c:	ldp	x20, x19, [sp, #64]
  407640:	ldp	x22, x21, [sp, #48]
  407644:	ldp	x24, x23, [sp, #32]
  407648:	ldp	x29, x30, [sp, #16]
  40764c:	and	w0, w0, #0x1
  407650:	add	sp, sp, #0x50
  407654:	ret
  407658:	ldrb	w8, [x0]
  40765c:	cmp	w8, #0x2e
  407660:	b.ne	407690 <__fxstatat@plt+0x41b0>  // b.any
  407664:	ldrb	w8, [x0, #1]
  407668:	mov	w9, #0x1                   	// #1
  40766c:	cmp	w8, #0x2e
  407670:	cinc	x8, x9, eq  // eq = none
  407674:	ldrb	w8, [x0, x8]
  407678:	cmp	w8, #0x0
  40767c:	cset	w9, eq  // eq = none
  407680:	cmp	w8, #0x2f
  407684:	cset	w8, eq  // eq = none
  407688:	orr	w0, w9, w8
  40768c:	ret
  407690:	mov	w0, wzr
  407694:	ret
  407698:	sub	sp, sp, #0xe0
  40769c:	stp	x29, x30, [sp, #128]
  4076a0:	str	x27, [sp, #144]
  4076a4:	stp	x26, x25, [sp, #160]
  4076a8:	stp	x24, x23, [sp, #176]
  4076ac:	stp	x22, x21, [sp, #192]
  4076b0:	stp	x20, x19, [sp, #208]
  4076b4:	add	x29, sp, #0x80
  4076b8:	mov	x20, x2
  4076bc:	mov	x19, x1
  4076c0:	mov	x21, x0
  4076c4:	bl	402c40 <strlen@plt>
  4076c8:	mov	x26, x0
  4076cc:	mov	x0, x20
  4076d0:	bl	40aba4 <__fxstatat@plt+0x76c4>
  4076d4:	mov	x25, x0
  4076d8:	bl	402c40 <strlen@plt>
  4076dc:	adrp	x27, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  4076e0:	ldr	x23, [x27, #2456]
  4076e4:	mov	x24, x0
  4076e8:	mov	x0, x23
  4076ec:	bl	402c40 <strlen@plt>
  4076f0:	add	x8, x0, x24
  4076f4:	cmp	x26, x8
  4076f8:	b.ne	407798 <__fxstatat@plt+0x42b8>  // b.any
  4076fc:	mov	x22, x0
  407700:	mov	x0, x21
  407704:	mov	x1, x25
  407708:	mov	x2, x24
  40770c:	bl	402fd0 <bcmp@plt>
  407710:	cbnz	w0, 407798 <__fxstatat@plt+0x42b8>
  407714:	add	x0, x21, x24
  407718:	mov	x1, x23
  40771c:	bl	403140 <strcmp@plt>
  407720:	cbnz	w0, 407798 <__fxstatat@plt+0x42b8>
  407724:	mov	x0, x20
  407728:	bl	402c40 <strlen@plt>
  40772c:	add	x8, x22, x0
  407730:	mov	x21, x0
  407734:	add	x0, x8, #0x1
  407738:	bl	410d88 <__fxstatat@plt+0xd8a8>
  40773c:	mov	x3, #0xffffffffffffffff    	// #-1
  407740:	mov	x1, x20
  407744:	mov	x2, x21
  407748:	mov	x22, x0
  40774c:	bl	403340 <__mempcpy_chk@plt>
  407750:	ldr	x1, [x27, #2456]
  407754:	bl	4032d0 <strcpy@plt>
  407758:	mov	x1, sp
  40775c:	mov	x0, x22
  407760:	bl	4138c8 <__fxstatat@plt+0x103e8>
  407764:	mov	w20, w0
  407768:	mov	x0, x22
  40776c:	bl	4031d0 <free@plt>
  407770:	cbnz	w20, 407798 <__fxstatat@plt+0x42b8>
  407774:	ldr	x8, [x19, #8]
  407778:	ldr	x9, [sp, #8]
  40777c:	cmp	x8, x9
  407780:	b.ne	407798 <__fxstatat@plt+0x42b8>  // b.any
  407784:	ldr	x8, [x19]
  407788:	ldr	x9, [sp]
  40778c:	cmp	x8, x9
  407790:	cset	w0, eq  // eq = none
  407794:	b	40779c <__fxstatat@plt+0x42bc>
  407798:	mov	w0, wzr
  40779c:	ldp	x20, x19, [sp, #208]
  4077a0:	ldp	x22, x21, [sp, #192]
  4077a4:	ldp	x24, x23, [sp, #176]
  4077a8:	ldp	x26, x25, [sp, #160]
  4077ac:	ldr	x27, [sp, #144]
  4077b0:	ldp	x29, x30, [sp, #128]
  4077b4:	add	sp, sp, #0xe0
  4077b8:	ret
  4077bc:	stp	x29, x30, [sp, #-48]!
  4077c0:	stp	x20, x19, [sp, #32]
  4077c4:	mov	x19, x2
  4077c8:	mov	x20, x1
  4077cc:	mov	x2, x0
  4077d0:	mov	w1, #0x4                   	// #4
  4077d4:	mov	w0, wzr
  4077d8:	str	x21, [sp, #16]
  4077dc:	mov	x29, sp
  4077e0:	bl	40ded4 <__fxstatat@plt+0xa9f4>
  4077e4:	mov	x21, x0
  4077e8:	mov	w0, #0x1                   	// #1
  4077ec:	mov	w1, #0x4                   	// #4
  4077f0:	mov	x2, x20
  4077f4:	bl	40ded4 <__fxstatat@plt+0xa9f4>
  4077f8:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4077fc:	mov	x3, x0
  407800:	add	x1, x1, #0x1ab
  407804:	mov	w0, #0x1                   	// #1
  407808:	mov	x2, x21
  40780c:	bl	402f30 <__printf_chk@plt>
  407810:	cbz	x19, 407848 <__fxstatat@plt+0x4368>
  407814:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  407818:	add	x1, x1, #0x650
  40781c:	mov	w2, #0x5                   	// #5
  407820:	mov	x0, xzr
  407824:	bl	403370 <dcgettext@plt>
  407828:	mov	x20, x0
  40782c:	mov	w0, #0x4                   	// #4
  407830:	mov	x1, x19
  407834:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  407838:	mov	x2, x0
  40783c:	mov	w0, #0x1                   	// #1
  407840:	mov	x1, x20
  407844:	bl	402f30 <__printf_chk@plt>
  407848:	mov	w0, #0xa                   	// #10
  40784c:	bl	402fa0 <putchar_unlocked@plt>
  407850:	ldp	x20, x19, [sp, #32]
  407854:	ldr	x21, [sp, #16]
  407858:	ldp	x29, x30, [sp], #48
  40785c:	ret
  407860:	cbz	x1, 407898 <__fxstatat@plt+0x43b8>
  407864:	ldr	x8, [x0, #8]
  407868:	b	407874 <__fxstatat@plt+0x4394>
  40786c:	ldr	x1, [x1]
  407870:	cbz	x1, 407898 <__fxstatat@plt+0x43b8>
  407874:	ldr	x9, [x1, #8]
  407878:	cmp	x9, x8
  40787c:	b.ne	40786c <__fxstatat@plt+0x438c>  // b.any
  407880:	ldr	x9, [x1, #16]
  407884:	ldr	x10, [x0]
  407888:	cmp	x9, x10
  40788c:	b.ne	40786c <__fxstatat@plt+0x438c>  // b.any
  407890:	mov	w0, #0x1                   	// #1
  407894:	ret
  407898:	mov	w0, wzr
  40789c:	ret
  4078a0:	sub	sp, sp, #0xf0
  4078a4:	stp	x29, x30, [sp, #144]
  4078a8:	stp	x28, x27, [sp, #160]
  4078ac:	stp	x26, x25, [sp, #176]
  4078b0:	stp	x24, x23, [sp, #192]
  4078b4:	stp	x22, x21, [sp, #208]
  4078b8:	stp	x20, x19, [sp, #224]
  4078bc:	stp	x4, x6, [sp, #40]
  4078c0:	ldp	q0, q3, [x5]
  4078c4:	mov	x24, x1
  4078c8:	mov	w1, #0x2                   	// #2
  4078cc:	add	x29, sp, #0x90
  4078d0:	stp	q0, q3, [sp, #64]
  4078d4:	ldp	q1, q0, [x5, #48]
  4078d8:	ldr	q2, [x5, #32]
  4078dc:	mov	x21, x7
  4078e0:	mov	x27, x5
  4078e4:	mov	x23, x3
  4078e8:	mov	w26, w2
  4078ec:	mov	x19, x0
  4078f0:	stp	q1, q0, [sp, #112]
  4078f4:	str	q2, [sp, #96]
  4078f8:	bl	40ee24 <__fxstatat@plt+0xb944>
  4078fc:	str	x0, [sp, #24]
  407900:	cbz	x0, 407a10 <__fxstatat@plt+0x4530>
  407904:	ldr	w8, [x27, #4]
  407908:	cmp	w8, #0x3
  40790c:	b.ne	407918 <__fxstatat@plt+0x4438>  // b.any
  407910:	mov	w8, #0x2                   	// #2
  407914:	str	w8, [sp, #68]
  407918:	ldr	x27, [sp, #24]
  40791c:	mov	w20, #0x1                   	// #1
  407920:	and	w26, w26, #0x1
  407924:	str	wzr, [sp, #36]
  407928:	b	407934 <__fxstatat@plt+0x4454>
  40792c:	mov	w8, wzr
  407930:	tbz	w8, #0, 4079f4 <__fxstatat@plt+0x4514>
  407934:	ldrb	w8, [x27]
  407938:	cbz	w8, 4079f4 <__fxstatat@plt+0x4514>
  40793c:	mov	x0, x19
  407940:	mov	x1, x27
  407944:	mov	x2, xzr
  407948:	bl	40af34 <__fxstatat@plt+0x7a54>
  40794c:	mov	x28, x0
  407950:	mov	x0, x24
  407954:	mov	x1, x27
  407958:	mov	x2, xzr
  40795c:	bl	40af34 <__fxstatat@plt+0x7a54>
  407960:	ldp	x4, x8, [sp, #40]
  407964:	mov	x25, x0
  407968:	add	x5, sp, #0x40
  40796c:	add	x7, sp, #0x38
  407970:	ldrb	w8, [x8]
  407974:	mov	x0, x28
  407978:	mov	x1, x25
  40797c:	mov	w2, w26
  407980:	strb	w8, [sp, #56]
  407984:	add	x8, sp, #0x3c
  407988:	mov	x3, x23
  40798c:	mov	w6, wzr
  407990:	stp	x8, xzr, [sp]
  407994:	bl	4052ec <__fxstatat@plt+0x1e0c>
  407998:	ldrb	w22, [sp, #60]
  40799c:	ldrb	w8, [x21]
  4079a0:	and	w20, w20, w0
  4079a4:	mov	x0, x25
  4079a8:	orr	w8, w8, w22
  4079ac:	strb	w8, [x21]
  4079b0:	bl	4031d0 <free@plt>
  4079b4:	mov	x0, x28
  4079b8:	bl	4031d0 <free@plt>
  4079bc:	cbnz	w22, 40792c <__fxstatat@plt+0x444c>
  4079c0:	ldr	w9, [sp, #36]
  4079c4:	ldrb	w8, [sp, #56]
  4079c8:	mov	x0, x27
  4079cc:	and	w9, w9, #0x1
  4079d0:	orr	w8, w8, w9
  4079d4:	cmp	w8, #0x0
  4079d8:	cset	w8, ne  // ne = any
  4079dc:	str	w8, [sp, #36]
  4079e0:	bl	402c40 <strlen@plt>
  4079e4:	add	x8, x0, x27
  4079e8:	add	x27, x8, #0x1
  4079ec:	mov	w8, #0x1                   	// #1
  4079f0:	tbnz	w8, #0, 407934 <__fxstatat@plt+0x4454>
  4079f4:	ldr	x0, [sp, #24]
  4079f8:	bl	4031d0 <free@plt>
  4079fc:	ldr	w8, [sp, #36]
  407a00:	ldr	x9, [sp, #48]
  407a04:	and	w8, w8, #0x1
  407a08:	strb	w8, [x9]
  407a0c:	b	407a54 <__fxstatat@plt+0x4574>
  407a10:	bl	403410 <__errno_location@plt>
  407a14:	ldr	w20, [x0]
  407a18:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  407a1c:	add	x1, x1, #0x65e
  407a20:	mov	w2, #0x5                   	// #5
  407a24:	mov	x0, xzr
  407a28:	bl	403370 <dcgettext@plt>
  407a2c:	mov	x21, x0
  407a30:	mov	w0, #0x4                   	// #4
  407a34:	mov	x1, x19
  407a38:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  407a3c:	mov	x3, x0
  407a40:	mov	w0, wzr
  407a44:	mov	w1, w20
  407a48:	mov	x2, x21
  407a4c:	bl	402c80 <error@plt>
  407a50:	mov	w20, wzr
  407a54:	and	w0, w20, #0x1
  407a58:	ldp	x20, x19, [sp, #224]
  407a5c:	ldp	x22, x21, [sp, #208]
  407a60:	ldp	x24, x23, [sp, #192]
  407a64:	ldp	x26, x25, [sp, #176]
  407a68:	ldp	x28, x27, [sp, #160]
  407a6c:	ldp	x29, x30, [sp, #144]
  407a70:	add	sp, sp, #0xf0
  407a74:	ret
  407a78:	stp	x29, x30, [sp, #-96]!
  407a7c:	stp	x28, x27, [sp, #16]
  407a80:	stp	x26, x25, [sp, #32]
  407a84:	stp	x24, x23, [sp, #48]
  407a88:	stp	x22, x21, [sp, #64]
  407a8c:	stp	x20, x19, [sp, #80]
  407a90:	mov	x29, sp
  407a94:	sub	sp, sp, #0x1f0
  407a98:	ldr	w8, [x2, #4]
  407a9c:	ldr	w24, [x6, #16]
  407aa0:	ldrb	w27, [x2, #35]
  407aa4:	mov	x26, x1
  407aa8:	cmp	w8, #0x2
  407aac:	cset	w8, eq  // eq = none
  407ab0:	lsl	w1, w8, #15
  407ab4:	mov	x28, x6
  407ab8:	mov	x22, x5
  407abc:	mov	w21, w4
  407ac0:	mov	w25, w3
  407ac4:	mov	x23, x2
  407ac8:	mov	x19, x0
  407acc:	bl	40ac7c <__fxstatat@plt+0x779c>
  407ad0:	tbnz	w0, #31, 407b24 <__fxstatat@plt+0x4644>
  407ad4:	add	x1, sp, #0xe0
  407ad8:	mov	w20, w0
  407adc:	bl	4138d8 <__fxstatat@plt+0x103f8>
  407ae0:	cbz	w0, 407b6c <__fxstatat@plt+0x468c>
  407ae4:	bl	403410 <__errno_location@plt>
  407ae8:	ldr	w21, [x0]
  407aec:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  407af0:	add	x1, x1, #0x68a
  407af4:	mov	w2, #0x5                   	// #5
  407af8:	mov	x0, xzr
  407afc:	bl	403370 <dcgettext@plt>
  407b00:	mov	x22, x0
  407b04:	mov	w0, #0x4                   	// #4
  407b08:	mov	x1, x19
  407b0c:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  407b10:	mov	x3, x0
  407b14:	mov	w0, wzr
  407b18:	mov	w1, w21
  407b1c:	mov	x2, x22
  407b20:	b	407bfc <__fxstatat@plt+0x471c>
  407b24:	bl	403410 <__errno_location@plt>
  407b28:	ldr	w20, [x0]
  407b2c:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  407b30:	add	x1, x1, #0x66f
  407b34:	mov	w2, #0x5                   	// #5
  407b38:	mov	x0, xzr
  407b3c:	bl	403370 <dcgettext@plt>
  407b40:	mov	x21, x0
  407b44:	mov	w0, #0x4                   	// #4
  407b48:	mov	x1, x19
  407b4c:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  407b50:	mov	x3, x0
  407b54:	mov	w0, wzr
  407b58:	mov	w1, w20
  407b5c:	mov	x2, x21
  407b60:	bl	402c80 <error@plt>
  407b64:	mov	w24, wzr
  407b68:	b	407c60 <__fxstatat@plt+0x4780>
  407b6c:	add	x10, sp, #0xe0
  407b70:	ldr	x8, [x28, #8]
  407b74:	ldr	x9, [x10, #8]
  407b78:	cmp	x8, x9
  407b7c:	b.ne	407bc8 <__fxstatat@plt+0x46e8>  // b.any
  407b80:	ldr	x8, [x28]
  407b84:	ldr	x9, [x10]
  407b88:	cmp	x8, x9
  407b8c:	b.ne	407bc8 <__fxstatat@plt+0x46e8>  // b.any
  407b90:	stp	w24, w27, [sp, #52]
  407b94:	ldrb	w8, [x22]
  407b98:	str	w21, [sp, #76]
  407b9c:	str	x22, [sp, #80]
  407ba0:	cbz	w8, 407c84 <__fxstatat@plt+0x47a4>
  407ba4:	mov	w8, #0x1                   	// #1
  407ba8:	str	w8, [sp, #60]
  407bac:	ldr	x27, [sp, #80]
  407bb0:	str	x19, [sp, #64]
  407bb4:	ldrb	w8, [x27]
  407bb8:	cbnz	w8, 407df4 <__fxstatat@plt+0x4914>
  407bbc:	str	wzr, [sp, #76]
  407bc0:	mov	w24, w21
  407bc4:	b	407e90 <__fxstatat@plt+0x49b0>
  407bc8:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  407bcc:	add	x1, x1, #0x69a
  407bd0:	mov	w2, #0x5                   	// #5
  407bd4:	mov	x0, xzr
  407bd8:	bl	403370 <dcgettext@plt>
  407bdc:	mov	x21, x0
  407be0:	mov	w0, #0x4                   	// #4
  407be4:	mov	x1, x19
  407be8:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  407bec:	mov	x3, x0
  407bf0:	mov	w0, wzr
  407bf4:	mov	w1, wzr
  407bf8:	mov	x2, x21
  407bfc:	bl	402c80 <error@plt>
  407c00:	mov	w24, wzr
  407c04:	mov	x27, xzr
  407c08:	mov	w0, w20
  407c0c:	bl	403050 <close@plt>
  407c10:	tbz	w0, #31, 407c58 <__fxstatat@plt+0x4778>
  407c14:	bl	403410 <__errno_location@plt>
  407c18:	ldr	w20, [x0]
  407c1c:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  407c20:	add	x1, x1, #0x747
  407c24:	mov	w2, #0x5                   	// #5
  407c28:	mov	x0, xzr
  407c2c:	bl	403370 <dcgettext@plt>
  407c30:	mov	x21, x0
  407c34:	mov	w0, #0x4                   	// #4
  407c38:	mov	x1, x19
  407c3c:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  407c40:	mov	x3, x0
  407c44:	mov	w0, wzr
  407c48:	mov	w1, w20
  407c4c:	mov	x2, x21
  407c50:	bl	402c80 <error@plt>
  407c54:	mov	w24, wzr
  407c58:	mov	x0, x27
  407c5c:	bl	4031d0 <free@plt>
  407c60:	and	w0, w24, #0x1
  407c64:	add	sp, sp, #0x1f0
  407c68:	ldp	x20, x19, [sp, #80]
  407c6c:	ldp	x22, x21, [sp, #64]
  407c70:	ldp	x24, x23, [sp, #48]
  407c74:	ldp	x26, x25, [sp, #32]
  407c78:	ldp	x28, x27, [sp, #16]
  407c7c:	ldp	x29, x30, [sp], #96
  407c80:	ret
  407c84:	ldrb	w8, [x23, #35]
  407c88:	mov	x0, x26
  407c8c:	cmp	w8, #0x0
  407c90:	mov	w8, #0x201                 	// #513
  407c94:	csinc	w1, w8, wzr, ne  // ne = any
  407c98:	bl	40ac7c <__fxstatat@plt+0x779c>
  407c9c:	mov	w21, w0
  407ca0:	bl	403410 <__errno_location@plt>
  407ca4:	ldrb	w8, [x23, #33]
  407ca8:	ldr	w22, [x0]
  407cac:	mov	x27, x0
  407cb0:	cbz	w8, 407cbc <__fxstatat@plt+0x47dc>
  407cb4:	tbz	w21, #31, 407cc8 <__fxstatat@plt+0x47e8>
  407cb8:	b	407cf0 <__fxstatat@plt+0x4810>
  407cbc:	tbnz	w21, #31, 407cf0 <__fxstatat@plt+0x4810>
  407cc0:	ldrb	w8, [x23, #37]
  407cc4:	cbz	w8, 407cf0 <__fxstatat@plt+0x4810>
  407cc8:	ldrb	w1, [x23, #37]
  407ccc:	mov	x0, x26
  407cd0:	mov	w2, wzr
  407cd4:	mov	x3, x23
  407cd8:	bl	405130 <__fxstatat@plt+0x1c50>
  407cdc:	ldrb	w8, [x23, #38]
  407ce0:	cbz	w8, 407cf0 <__fxstatat@plt+0x4810>
  407ce4:	mov	w9, wzr
  407ce8:	mov	w8, #0x3                   	// #3
  407cec:	b	407cfc <__fxstatat@plt+0x481c>
  407cf0:	tbnz	w21, #31, 407d2c <__fxstatat@plt+0x484c>
  407cf4:	mov	w8, wzr
  407cf8:	mov	w9, #0x1                   	// #1
  407cfc:	cmp	w9, #0x0
  407d00:	cset	w24, ne  // ne = any
  407d04:	cmp	w8, #0x3
  407d08:	mov	x27, xzr
  407d0c:	str	w9, [sp, #60]
  407d10:	b.eq	407d24 <__fxstatat@plt+0x4844>  // b.none
  407d14:	cmp	w8, #0x2
  407d18:	b.eq	407c08 <__fxstatat@plt+0x4728>  // b.none
  407d1c:	cbz	w8, 407bac <__fxstatat@plt+0x46cc>
  407d20:	b	407c60 <__fxstatat@plt+0x4780>
  407d24:	mov	w24, w21
  407d28:	b	407fb4 <__fxstatat@plt+0x4ad4>
  407d2c:	ldrb	w8, [x23, #22]
  407d30:	cbz	w8, 407cf4 <__fxstatat@plt+0x4814>
  407d34:	mov	x0, x26
  407d38:	bl	403470 <unlink@plt>
  407d3c:	cbz	w0, 407d88 <__fxstatat@plt+0x48a8>
  407d40:	ldr	w24, [x27]
  407d44:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  407d48:	add	x1, x1, #0x22a
  407d4c:	mov	w2, #0x5                   	// #5
  407d50:	mov	x0, xzr
  407d54:	bl	403370 <dcgettext@plt>
  407d58:	mov	x27, x0
  407d5c:	mov	w0, #0x4                   	// #4
  407d60:	mov	x1, x26
  407d64:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  407d68:	mov	x3, x0
  407d6c:	mov	w0, wzr
  407d70:	mov	w1, w24
  407d74:	mov	x2, x27
  407d78:	bl	402c80 <error@plt>
  407d7c:	mov	w9, wzr
  407d80:	mov	w8, #0x2                   	// #2
  407d84:	b	407cfc <__fxstatat@plt+0x481c>
  407d88:	ldrb	w8, [x23, #46]
  407d8c:	cbz	w8, 407dc4 <__fxstatat@plt+0x48e4>
  407d90:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  407d94:	add	x1, x1, #0x23b
  407d98:	mov	w2, #0x5                   	// #5
  407d9c:	mov	x0, xzr
  407da0:	bl	403370 <dcgettext@plt>
  407da4:	mov	x24, x0
  407da8:	mov	w0, #0x4                   	// #4
  407dac:	mov	x1, x26
  407db0:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  407db4:	mov	x2, x0
  407db8:	mov	w0, #0x1                   	// #1
  407dbc:	mov	x1, x24
  407dc0:	bl	402f30 <__printf_chk@plt>
  407dc4:	ldr	x9, [sp, #80]
  407dc8:	mov	w8, #0x1                   	// #1
  407dcc:	strb	w8, [x9]
  407dd0:	ldrb	w8, [x23, #33]
  407dd4:	cbz	w8, 407cf4 <__fxstatat@plt+0x4814>
  407dd8:	mov	w3, #0x1                   	// #1
  407ddc:	mov	x0, x19
  407de0:	mov	x1, x26
  407de4:	mov	x4, x23
  407de8:	bl	404f08 <__fxstatat@plt+0x1a28>
  407dec:	tbnz	w0, #0, 407cf4 <__fxstatat@plt+0x4814>
  407df0:	b	407d7c <__fxstatat@plt+0x489c>
  407df4:	ldr	w8, [sp, #76]
  407df8:	mov	w1, #0xc1                  	// #193
  407dfc:	mov	x0, x26
  407e00:	mov	w19, w25
  407e04:	bic	w27, w25, w8
  407e08:	mov	w2, w27
  407e0c:	mov	x25, x26
  407e10:	bl	40ac7c <__fxstatat@plt+0x779c>
  407e14:	mov	w21, w0
  407e18:	bl	403410 <__errno_location@plt>
  407e1c:	ldr	w22, [x0]
  407e20:	mov	w26, w21
  407e24:	tbz	w21, #31, 407e3c <__fxstatat@plt+0x495c>
  407e28:	cmp	w22, #0x11
  407e2c:	b.ne	407e3c <__fxstatat@plt+0x495c>  // b.any
  407e30:	ldrb	w8, [x23, #24]
  407e34:	cbz	w8, 407eb8 <__fxstatat@plt+0x49d8>
  407e38:	mov	w22, #0x11                  	// #17
  407e3c:	ldr	x27, [sp, #80]
  407e40:	cmp	w22, #0x15
  407e44:	mov	w24, w26
  407e48:	mov	x26, x25
  407e4c:	b.ne	407e68 <__fxstatat@plt+0x4988>  // b.any
  407e50:	tbz	w24, #31, 407e68 <__fxstatat@plt+0x4988>
  407e54:	ldrb	w8, [x26]
  407e58:	mov	w25, w19
  407e5c:	cbnz	w8, 407e70 <__fxstatat@plt+0x4990>
  407e60:	mov	w22, #0x15                  	// #21
  407e64:	b	407e8c <__fxstatat@plt+0x49ac>
  407e68:	mov	w25, w19
  407e6c:	b	407e8c <__fxstatat@plt+0x49ac>
  407e70:	mov	x0, x26
  407e74:	bl	402c40 <strlen@plt>
  407e78:	add	x8, x0, x26
  407e7c:	ldurb	w8, [x8, #-1]
  407e80:	cmp	w8, #0x2f
  407e84:	mov	w8, #0x14                  	// #20
  407e88:	cinc	w22, w8, ne  // ne = any
  407e8c:	ldr	x19, [sp, #64]
  407e90:	tbz	w24, #31, 407f5c <__fxstatat@plt+0x4a7c>
  407e94:	cmp	w22, #0x2
  407e98:	b.ne	407f24 <__fxstatat@plt+0x4a44>  // b.any
  407e9c:	ldrb	w8, [x27]
  407ea0:	cbnz	w8, 407f24 <__fxstatat@plt+0x4a44>
  407ea4:	ldrb	w8, [x23, #24]
  407ea8:	cbnz	w8, 407f24 <__fxstatat@plt+0x4a44>
  407eac:	mov	w8, #0x1                   	// #1
  407eb0:	strb	w8, [x27]
  407eb4:	b	407df4 <__fxstatat@plt+0x4914>
  407eb8:	mov	x24, x0
  407ebc:	sub	x1, x29, #0x90
  407ec0:	mov	x0, x25
  407ec4:	bl	4138e8 <__fxstatat@plt+0x10408>
  407ec8:	cbnz	w0, 407f00 <__fxstatat@plt+0x4a20>
  407ecc:	ldur	w8, [x29, #-128]
  407ed0:	and	w8, w8, #0xf000
  407ed4:	cmp	w8, #0xa, lsl #12
  407ed8:	b.ne	407f00 <__fxstatat@plt+0x4a20>  // b.any
  407edc:	ldrb	w8, [x23, #48]
  407ee0:	cbz	w8, 408014 <__fxstatat@plt+0x4b34>
  407ee4:	mov	w1, #0x41                  	// #65
  407ee8:	mov	x0, x25
  407eec:	mov	w2, w27
  407ef0:	bl	40ac7c <__fxstatat@plt+0x779c>
  407ef4:	ldr	w22, [x24]
  407ef8:	mov	w26, w0
  407efc:	b	407f04 <__fxstatat@plt+0x4a24>
  407f00:	mov	w22, #0x11                  	// #17
  407f04:	mov	w8, #0x1                   	// #1
  407f08:	ldr	x27, [sp, #80]
  407f0c:	cbnz	w8, 407e40 <__fxstatat@plt+0x4960>
  407f10:	ldr	w8, [sp, #60]
  407f14:	ldr	x19, [sp, #64]
  407f18:	mov	x27, xzr
  407f1c:	and	w24, w8, #0x1
  407f20:	b	407c08 <__fxstatat@plt+0x4728>
  407f24:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  407f28:	add	x1, x1, #0x6fa
  407f2c:	mov	w2, #0x5                   	// #5
  407f30:	mov	x0, xzr
  407f34:	bl	403370 <dcgettext@plt>
  407f38:	mov	x23, x0
  407f3c:	mov	w0, #0x4                   	// #4
  407f40:	mov	x1, x26
  407f44:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  407f48:	mov	x3, x0
  407f4c:	mov	w0, wzr
  407f50:	mov	w1, w22
  407f54:	mov	x2, x23
  407f58:	b	407bfc <__fxstatat@plt+0x471c>
  407f5c:	sub	x1, x29, #0x90
  407f60:	mov	w0, w24
  407f64:	bl	4138d8 <__fxstatat@plt+0x103f8>
  407f68:	cbz	w0, 408064 <__fxstatat@plt+0x4b84>
  407f6c:	bl	403410 <__errno_location@plt>
  407f70:	ldr	w22, [x0]
  407f74:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  407f78:	add	x1, x1, #0x68a
  407f7c:	mov	w2, #0x5                   	// #5
  407f80:	mov	x0, xzr
  407f84:	bl	403370 <dcgettext@plt>
  407f88:	mov	x23, x0
  407f8c:	mov	w0, #0x4                   	// #4
  407f90:	mov	x1, x26
  407f94:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  407f98:	mov	x3, x0
  407f9c:	mov	w0, wzr
  407fa0:	mov	w1, w22
  407fa4:	mov	x2, x23
  407fa8:	bl	402c80 <error@plt>
  407fac:	str	wzr, [sp, #60]
  407fb0:	mov	x27, xzr
  407fb4:	mov	w0, w24
  407fb8:	bl	403050 <close@plt>
  407fbc:	tbnz	w0, #31, 407fcc <__fxstatat@plt+0x4aec>
  407fc0:	ldr	w8, [sp, #60]
  407fc4:	and	w24, w8, #0x1
  407fc8:	b	407c08 <__fxstatat@plt+0x4728>
  407fcc:	bl	403410 <__errno_location@plt>
  407fd0:	ldr	w22, [x0]
  407fd4:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  407fd8:	add	x1, x1, #0x747
  407fdc:	mov	w2, #0x5                   	// #5
  407fe0:	mov	x0, xzr
  407fe4:	bl	403370 <dcgettext@plt>
  407fe8:	mov	x23, x0
  407fec:	mov	w0, #0x4                   	// #4
  407ff0:	mov	x1, x26
  407ff4:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  407ff8:	mov	x3, x0
  407ffc:	mov	w0, wzr
  408000:	mov	w1, w22
  408004:	mov	x2, x23
  408008:	bl	402c80 <error@plt>
  40800c:	mov	w24, wzr
  408010:	b	407c08 <__fxstatat@plt+0x4728>
  408014:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  408018:	add	x1, x1, #0x6d2
  40801c:	mov	w2, #0x5                   	// #5
  408020:	mov	x0, xzr
  408024:	bl	403370 <dcgettext@plt>
  408028:	mov	x22, x0
  40802c:	mov	w0, #0x4                   	// #4
  408030:	mov	x1, x25
  408034:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  408038:	mov	x3, x0
  40803c:	mov	w0, wzr
  408040:	mov	w1, wzr
  408044:	mov	x2, x22
  408048:	bl	402c80 <error@plt>
  40804c:	mov	w8, wzr
  408050:	mov	w22, #0x11                  	// #17
  408054:	str	wzr, [sp, #60]
  408058:	ldr	x27, [sp, #80]
  40805c:	cbnz	w8, 407e40 <__fxstatat@plt+0x4960>
  408060:	b	407f10 <__fxstatat@plt+0x4a30>
  408064:	ldr	w21, [sp, #56]
  408068:	str	w24, [sp, #48]
  40806c:	cmp	w21, #0x0
  408070:	cset	w8, ne  // ne = any
  408074:	cbz	w21, 408150 <__fxstatat@plt+0x4c70>
  408078:	ldr	w8, [x23, #56]
  40807c:	add	x22, sp, #0xe0
  408080:	cbz	w8, 4080b4 <__fxstatat@plt+0x4bd4>
  408084:	mov	w0, w24
  408088:	mov	w1, w20
  40808c:	bl	408a6c <__fxstatat@plt+0x558c>
  408090:	cbz	w0, 4080bc <__fxstatat@plt+0x4bdc>
  408094:	ldr	w8, [x23, #56]
  408098:	ldr	w10, [sp, #60]
  40809c:	cmp	w8, #0x2
  4080a0:	csel	w9, w21, wzr, ne  // ne = any
  4080a4:	b.eq	4080cc <__fxstatat@plt+0x4bec>  // b.none
  4080a8:	mov	w8, wzr
  4080ac:	mov	w21, w9
  4080b0:	b	408138 <__fxstatat@plt+0x4c58>
  4080b4:	mov	w8, #0x1                   	// #1
  4080b8:	b	408154 <__fxstatat@plt+0x4c74>
  4080bc:	ldr	w10, [sp, #60]
  4080c0:	mov	w8, wzr
  4080c4:	mov	w21, wzr
  4080c8:	b	408138 <__fxstatat@plt+0x4c58>
  4080cc:	bl	403410 <__errno_location@plt>
  4080d0:	ldr	w22, [x0]
  4080d4:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4080d8:	add	x1, x1, #0x718
  4080dc:	mov	w2, #0x5                   	// #5
  4080e0:	mov	x0, xzr
  4080e4:	bl	403370 <dcgettext@plt>
  4080e8:	mov	x24, x0
  4080ec:	mov	w1, #0x4                   	// #4
  4080f0:	mov	w0, wzr
  4080f4:	mov	x2, x26
  4080f8:	bl	40ded4 <__fxstatat@plt+0xa9f4>
  4080fc:	mov	x27, x0
  408100:	mov	w0, #0x1                   	// #1
  408104:	mov	w1, #0x4                   	// #4
  408108:	mov	x2, x19
  40810c:	bl	40ded4 <__fxstatat@plt+0xa9f4>
  408110:	mov	x2, x24
  408114:	ldr	w24, [sp, #48]
  408118:	ldr	w21, [sp, #56]
  40811c:	mov	x4, x0
  408120:	mov	w0, wzr
  408124:	mov	w1, w22
  408128:	mov	x3, x27
  40812c:	bl	402c80 <error@plt>
  408130:	mov	w10, wzr
  408134:	mov	w8, #0x3                   	// #3
  408138:	cmp	w8, #0x3
  40813c:	str	w10, [sp, #60]
  408140:	b.eq	407fb0 <__fxstatat@plt+0x4ad0>  // b.none
  408144:	cbnz	w8, 407c60 <__fxstatat@plt+0x4780>
  408148:	ldr	w24, [sp, #48]
  40814c:	and	w8, w21, #0x1
  408150:	add	x22, sp, #0xe0
  408154:	cbz	w8, 4081f4 <__fxstatat@plt+0x4d14>
  408158:	str	w25, [sp, #44]
  40815c:	bl	403010 <getpagesize@plt>
  408160:	ldp	q0, q1, [x22, #192]
  408164:	ldp	q2, q3, [x22, #224]
  408168:	sxtw	x27, w0
  40816c:	add	x0, sp, #0x60
  408170:	stp	q0, q1, [sp, #160]
  408174:	ldp	q0, q1, [x22, #128]
  408178:	stp	q2, q3, [sp, #192]
  40817c:	str	q0, [sp, #96]
  408180:	ldp	q2, q0, [x22, #160]
  408184:	stp	q1, q2, [sp, #112]
  408188:	str	q0, [sp, #144]
  40818c:	bl	408a8c <__fxstatat@plt+0x55ac>
  408190:	ldur	w8, [x29, #-88]
  408194:	mov	x22, x0
  408198:	mov	w9, #0x200                 	// #512
  40819c:	mov	w3, #0x2                   	// #2
  4081a0:	cmp	w8, #0x0
  4081a4:	mov	w0, w20
  4081a8:	mov	x1, xzr
  4081ac:	mov	x2, xzr
  4081b0:	csel	w21, w8, w9, gt
  4081b4:	bl	40ac34 <__fxstatat@plt+0x7754>
  4081b8:	add	x0, sp, #0xe0
  4081bc:	bl	408aa4 <__fxstatat@plt+0x55c4>
  4081c0:	ldur	w8, [x29, #-128]
  4081c4:	str	w0, [sp, #40]
  4081c8:	and	w8, w8, #0xf000
  4081cc:	cmp	w8, #0x8, lsl #12
  4081d0:	b.ne	408304 <__fxstatat@plt+0x4e24>  // b.any
  4081d4:	ldr	w8, [x23, #12]
  4081d8:	cmp	w8, #0x3
  4081dc:	cset	w9, eq  // eq = none
  4081e0:	cmp	w8, #0x2
  4081e4:	cset	w8, eq  // eq = none
  4081e8:	and	w8, w0, w8
  4081ec:	orr	w8, w9, w8
  4081f0:	b	408308 <__fxstatat@plt+0x4e28>
  4081f4:	mov	x27, xzr
  4081f8:	ldrb	w8, [x23, #31]
  4081fc:	cbz	w8, 408298 <__fxstatat@plt+0x4db8>
  408200:	mov	x0, x28
  408204:	bl	40f72c <__fxstatat@plt+0xc24c>
  408208:	stp	x0, x1, [sp, #96]
  40820c:	mov	x0, x28
  408210:	bl	40f744 <__fxstatat@plt+0xc264>
  408214:	ldr	w24, [sp, #48]
  408218:	stp	x0, x1, [sp, #112]
  40821c:	add	x2, sp, #0x60
  408220:	mov	x1, x26
  408224:	mov	w0, w24
  408228:	bl	410090 <__fxstatat@plt+0xcbb0>
  40822c:	cbz	w0, 408288 <__fxstatat@plt+0x4da8>
  408230:	bl	403410 <__errno_location@plt>
  408234:	ldr	w22, [x0]
  408238:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40823c:	add	x1, x1, #0x501
  408240:	mov	w2, #0x5                   	// #5
  408244:	mov	x0, xzr
  408248:	bl	403370 <dcgettext@plt>
  40824c:	mov	x24, x0
  408250:	mov	w0, #0x4                   	// #4
  408254:	mov	x1, x26
  408258:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  40825c:	mov	x2, x24
  408260:	ldr	w24, [sp, #48]
  408264:	mov	x3, x0
  408268:	mov	w0, wzr
  40826c:	mov	w1, w22
  408270:	bl	402c80 <error@plt>
  408274:	ldrb	w8, [x23, #36]
  408278:	cbz	w8, 408288 <__fxstatat@plt+0x4da8>
  40827c:	str	wzr, [sp, #60]
  408280:	mov	w8, #0x3                   	// #3
  408284:	b	40828c <__fxstatat@plt+0x4dac>
  408288:	mov	w8, wzr
  40828c:	cmp	w8, #0x3
  408290:	b.eq	407fb4 <__fxstatat@plt+0x4ad4>  // b.none
  408294:	cbnz	w8, 407c60 <__fxstatat@plt+0x4780>
  408298:	ldrb	w8, [x23, #29]
  40829c:	cbz	w8, 4083dc <__fxstatat@plt+0x4efc>
  4082a0:	ldr	w8, [x28, #24]
  4082a4:	ldur	w9, [x29, #-120]
  4082a8:	ldr	w24, [sp, #48]
  4082ac:	ldr	w21, [sp, #76]
  4082b0:	cmp	w8, w9
  4082b4:	b.ne	4082c8 <__fxstatat@plt+0x4de8>  // b.any
  4082b8:	ldr	w8, [x28, #28]
  4082bc:	ldur	w9, [x29, #-116]
  4082c0:	cmp	w8, w9
  4082c4:	b.eq	4083e4 <__fxstatat@plt+0x4f04>  // b.none
  4082c8:	ldr	x8, [sp, #80]
  4082cc:	sub	x5, x29, #0x90
  4082d0:	mov	x0, x23
  4082d4:	mov	x1, x26
  4082d8:	ldrb	w4, [x8]
  4082dc:	mov	w2, w24
  4082e0:	mov	x3, x28
  4082e4:	bl	408754 <__fxstatat@plt+0x5274>
  4082e8:	cmn	w0, #0x1
  4082ec:	b.eq	408568 <__fxstatat@plt+0x5088>  // b.none
  4082f0:	cbnz	w0, 4083e4 <__fxstatat@plt+0x4f04>
  4082f4:	ldr	w8, [sp, #52]
  4082f8:	and	w8, w8, #0xfffff1ff
  4082fc:	str	w8, [sp, #52]
  408300:	b	4083e4 <__fxstatat@plt+0x4f04>
  408304:	mov	w8, wzr
  408308:	str	w8, [sp, #56]
  40830c:	tbnz	w8, #0, 4083a0 <__fxstatat@plt+0x4ec0>
  408310:	str	x21, [sp, #32]
  408314:	mov	x21, x27
  408318:	add	x27, sp, #0xe0
  40831c:	ldp	q0, q1, [x27, #64]
  408320:	ldp	q2, q3, [x27, #96]
  408324:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  408328:	add	x0, sp, #0x60
  40832c:	stp	q0, q1, [sp, #160]
  408330:	ldp	q0, q1, [x27]
  408334:	stp	q2, q3, [sp, #192]
  408338:	sub	x24, x8, x21
  40833c:	str	q0, [sp, #96]
  408340:	ldp	q2, q0, [x27, #32]
  408344:	stp	q1, q2, [sp, #112]
  408348:	str	q0, [sp, #144]
  40834c:	bl	408a8c <__fxstatat@plt+0x55ac>
  408350:	mov	x1, x22
  408354:	mov	x2, x24
  408358:	bl	40a870 <__fxstatat@plt+0x7390>
  40835c:	ldr	w8, [sp, #240]
  408360:	ldr	x9, [x27, #48]
  408364:	mov	w10, #0x8000                	// #32768
  408368:	mov	x27, x21
  40836c:	and	w8, w8, #0xf000
  408370:	cmp	x9, x22
  408374:	ccmp	w8, w10, #0x0, cc  // cc = lo, ul, last
  408378:	csinc	x8, x22, x9, ne  // ne = any
  40837c:	add	x8, x0, x8
  408380:	sub	x8, x8, #0x1
  408384:	udiv	x8, x8, x0
  408388:	mul	x8, x8, x0
  40838c:	sub	x9, x8, #0x1
  408390:	ldr	x21, [sp, #32]
  408394:	cmp	x9, x24
  408398:	ldr	w24, [sp, #48]
  40839c:	csel	x22, x8, x0, cc  // cc = lo, ul, last
  4083a0:	add	x0, x22, x27
  4083a4:	sxtw	x25, w21
  4083a8:	bl	410d88 <__fxstatat@plt+0xd8a8>
  4083ac:	mov	x1, x27
  4083b0:	mov	x27, x0
  4083b4:	bl	408adc <__fxstatat@plt+0x55fc>
  4083b8:	ldr	w8, [sp, #40]
  4083bc:	mov	x21, x0
  4083c0:	tbz	w8, #0, 4084fc <__fxstatat@plt+0x501c>
  4083c4:	add	x8, sp, #0xe0
  4083c8:	ldr	x5, [x8, #48]
  4083cc:	ldr	w8, [sp, #56]
  4083d0:	cbz	w8, 4084a4 <__fxstatat@plt+0x4fc4>
  4083d4:	ldr	w6, [x23, #12]
  4083d8:	b	4084a8 <__fxstatat@plt+0x4fc8>
  4083dc:	ldr	w24, [sp, #48]
  4083e0:	ldr	w21, [sp, #76]
  4083e4:	ldrb	w8, [x23, #39]
  4083e8:	cbz	w8, 408460 <__fxstatat@plt+0x4f80>
  4083ec:	ldurb	w8, [x29, #-128]
  4083f0:	tbnz	w8, #7, 408418 <__fxstatat@plt+0x4f38>
  4083f4:	bl	402cc0 <geteuid@plt>
  4083f8:	cbz	w0, 408418 <__fxstatat@plt+0x4f38>
  4083fc:	mov	w2, #0x180                 	// #384
  408400:	mov	w0, w24
  408404:	mov	x1, x26
  408408:	bl	409250 <__fxstatat@plt+0x5d70>
  40840c:	cmp	w0, #0x0
  408410:	cset	w22, eq  // eq = none
  408414:	b	40841c <__fxstatat@plt+0x4f3c>
  408418:	mov	w22, wzr
  40841c:	mov	x0, x19
  408420:	mov	w1, w20
  408424:	mov	x2, x26
  408428:	mov	w3, w24
  40842c:	mov	x4, x23
  408430:	bl	40894c <__fxstatat@plt+0x546c>
  408434:	tbnz	w0, #0, 40844c <__fxstatat@plt+0x4f6c>
  408438:	ldrb	w8, [x23, #40]
  40843c:	cmp	w8, #0x0
  408440:	ldr	w8, [sp, #60]
  408444:	csel	w8, w8, wzr, eq  // eq = none
  408448:	str	w8, [sp, #60]
  40844c:	cbz	w22, 408460 <__fxstatat@plt+0x4f80>
  408450:	bic	w2, w25, w21
  408454:	mov	w0, w24
  408458:	mov	x1, x26
  40845c:	bl	409250 <__fxstatat@plt+0x5d70>
  408460:	ldrb	w8, [x23, #30]
  408464:	cbnz	w8, 408470 <__fxstatat@plt+0x4f90>
  408468:	ldrb	w8, [x23, #24]
  40846c:	cbz	w8, 408570 <__fxstatat@plt+0x5090>
  408470:	ldr	w4, [sp, #52]
  408474:	mov	x0, x19
  408478:	mov	w1, w20
  40847c:	mov	x2, x26
  408480:	mov	w3, w24
  408484:	bl	409ec8 <__fxstatat@plt+0x69e8>
  408488:	cbz	w0, 407fb4 <__fxstatat@plt+0x4ad4>
  40848c:	ldrb	w8, [x23, #36]
  408490:	cmp	w8, #0x0
  408494:	ldr	w8, [sp, #60]
  408498:	csel	w8, w8, wzr, eq  // eq = none
  40849c:	str	w8, [sp, #60]
  4084a0:	b	407fb4 <__fxstatat@plt+0x4ad4>
  4084a4:	mov	w6, #0x1                   	// #1
  4084a8:	add	x8, sp, #0x60
  4084ac:	mov	w0, w20
  4084b0:	mov	w1, w24
  4084b4:	mov	x2, x21
  4084b8:	mov	x3, x22
  4084bc:	mov	x4, x25
  4084c0:	mov	x7, x19
  4084c4:	stp	x26, x8, [sp]
  4084c8:	bl	408af0 <__fxstatat@plt+0x5610>
  4084cc:	ldrb	w8, [sp, #96]
  4084d0:	ldr	w11, [sp, #60]
  4084d4:	mov	w9, #0x3                   	// #3
  4084d8:	mov	w10, #0x5                   	// #5
  4084dc:	cmp	w8, #0x0
  4084e0:	csel	w8, w9, wzr, eq  // eq = none
  4084e4:	csel	w9, wzr, w11, eq  // eq = none
  4084e8:	tst	w0, #0x1
  4084ec:	csel	w8, w10, w8, ne  // ne = any
  4084f0:	csel	w11, w11, w9, ne  // ne = any
  4084f4:	str	w11, [sp, #60]
  4084f8:	cbnz	w8, 4085dc <__fxstatat@plt+0x50fc>
  4084fc:	ldr	w9, [sp, #56]
  408500:	ldr	w8, [x23, #12]
  408504:	mov	x10, #0xffffffffffffffff    	// #-1
  408508:	mov	w0, w20
  40850c:	cmp	w9, #0x0
  408510:	csel	x4, x25, xzr, ne  // ne = any
  408514:	cmp	w8, #0x3
  408518:	cset	w5, eq  // eq = none
  40851c:	add	x8, sp, #0x5c
  408520:	add	x9, sp, #0x60
  408524:	mov	w1, w24
  408528:	mov	x2, x21
  40852c:	mov	x3, x22
  408530:	mov	x6, x19
  408534:	mov	x7, x26
  408538:	stp	x9, x8, [sp, #8]
  40853c:	str	x10, [sp]
  408540:	bl	408f1c <__fxstatat@plt+0x5a3c>
  408544:	tbz	w0, #0, 4085d4 <__fxstatat@plt+0x50f4>
  408548:	ldrb	w8, [sp, #92]
  40854c:	cbz	w8, 4085dc <__fxstatat@plt+0x50fc>
  408550:	ldr	x1, [sp, #96]
  408554:	mov	w0, w24
  408558:	bl	4033a0 <ftruncate@plt>
  40855c:	tbnz	w0, #31, 408590 <__fxstatat@plt+0x50b0>
  408560:	mov	w8, wzr
  408564:	b	4085dc <__fxstatat@plt+0x50fc>
  408568:	str	wzr, [sp, #60]
  40856c:	b	407fb4 <__fxstatat@plt+0x4ad4>
  408570:	ldrb	w8, [x23, #43]
  408574:	cbz	w8, 408600 <__fxstatat@plt+0x5120>
  408578:	ldr	w2, [x23, #16]
  40857c:	mov	x0, x26
  408580:	mov	w1, w24
  408584:	bl	409f70 <__fxstatat@plt+0x6a90>
  408588:	cmp	w0, #0x0
  40858c:	b	408494 <__fxstatat@plt+0x4fb4>
  408590:	bl	403410 <__errno_location@plt>
  408594:	ldr	w22, [x0]
  408598:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40859c:	add	x1, x1, #0x733
  4085a0:	mov	w2, #0x5                   	// #5
  4085a4:	mov	x0, xzr
  4085a8:	bl	403370 <dcgettext@plt>
  4085ac:	mov	x24, x0
  4085b0:	mov	w0, #0x4                   	// #4
  4085b4:	mov	x1, x26
  4085b8:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  4085bc:	mov	x2, x24
  4085c0:	ldr	w24, [sp, #48]
  4085c4:	mov	x3, x0
  4085c8:	mov	w0, wzr
  4085cc:	mov	w1, w22
  4085d0:	bl	402c80 <error@plt>
  4085d4:	mov	w8, #0x3                   	// #3
  4085d8:	str	wzr, [sp, #60]
  4085dc:	cmp	w8, #0x5
  4085e0:	b.eq	4085f8 <__fxstatat@plt+0x5118>  // b.none
  4085e4:	ldr	w25, [sp, #44]
  4085e8:	cmp	w8, #0x3
  4085ec:	b.eq	407fb4 <__fxstatat@plt+0x4ad4>  // b.none
  4085f0:	cbnz	w8, 407c60 <__fxstatat@plt+0x4780>
  4085f4:	b	4081f8 <__fxstatat@plt+0x4d18>
  4085f8:	ldr	w25, [sp, #44]
  4085fc:	b	4081f8 <__fxstatat@plt+0x4d18>
  408600:	ldrb	w8, [x23, #32]
  408604:	cbz	w8, 408644 <__fxstatat@plt+0x5164>
  408608:	ldr	x8, [sp, #80]
  40860c:	ldrb	w8, [x8]
  408610:	cbz	w8, 408644 <__fxstatat@plt+0x5164>
  408614:	bl	406f48 <__fxstatat@plt+0x3a68>
  408618:	ldr	w24, [sp, #48]
  40861c:	mov	w8, #0x1b6                 	// #438
  408620:	bic	w2, w8, w0
  408624:	mov	x0, x26
  408628:	mov	w1, w24
  40862c:	bl	409f70 <__fxstatat@plt+0x6a90>
  408630:	ldr	w8, [sp, #60]
  408634:	cmp	w0, #0x0
  408638:	csel	w8, w8, wzr, eq  // eq = none
  40863c:	str	w8, [sp, #60]
  408640:	b	4086c8 <__fxstatat@plt+0x51e8>
  408644:	ldr	w8, [sp, #76]
  408648:	cbz	w8, 4086c4 <__fxstatat@plt+0x51e4>
  40864c:	bl	406f48 <__fxstatat@plt+0x3a68>
  408650:	ldr	w8, [sp, #76]
  408654:	bics	wzr, w8, w0
  408658:	b.eq	4086c4 <__fxstatat@plt+0x51e4>  // b.none
  40865c:	ldr	w0, [sp, #48]
  408660:	mov	x1, x26
  408664:	mov	w2, w25
  408668:	bl	409250 <__fxstatat@plt+0x5d70>
  40866c:	cbz	w0, 4086c4 <__fxstatat@plt+0x51e4>
  408670:	bl	403410 <__errno_location@plt>
  408674:	ldr	w22, [x0]
  408678:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40867c:	add	x1, x1, #0x519
  408680:	mov	w2, #0x5                   	// #5
  408684:	mov	x0, xzr
  408688:	bl	403370 <dcgettext@plt>
  40868c:	mov	x24, x0
  408690:	mov	w0, #0x4                   	// #4
  408694:	mov	x1, x26
  408698:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  40869c:	mov	x3, x0
  4086a0:	mov	w0, wzr
  4086a4:	mov	w1, w22
  4086a8:	mov	x2, x24
  4086ac:	bl	402c80 <error@plt>
  4086b0:	ldrb	w8, [x23, #36]
  4086b4:	cmp	w8, #0x0
  4086b8:	ldr	w8, [sp, #60]
  4086bc:	csel	w8, w8, wzr, eq  // eq = none
  4086c0:	str	w8, [sp, #60]
  4086c4:	ldr	w24, [sp, #48]
  4086c8:	ldr	x19, [sp, #64]
  4086cc:	b	407fb4 <__fxstatat@plt+0x4ad4>
  4086d0:	stp	x29, x30, [sp, #-32]!
  4086d4:	mov	x0, xzr
  4086d8:	str	x19, [sp, #16]
  4086dc:	mov	x29, sp
  4086e0:	bl	40f518 <__fxstatat@plt+0xc038>
  4086e4:	cbnz	w0, 4086f4 <__fxstatat@plt+0x5214>
  4086e8:	ldr	x19, [sp, #16]
  4086ec:	ldp	x29, x30, [sp], #32
  4086f0:	ret
  4086f4:	bl	403410 <__errno_location@plt>
  4086f8:	ldr	w19, [x0]
  4086fc:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  408700:	add	x1, x1, #0x7e6
  408704:	mov	w2, #0x5                   	// #5
  408708:	mov	x0, xzr
  40870c:	bl	403370 <dcgettext@plt>
  408710:	mov	x2, x0
  408714:	mov	w0, #0x1                   	// #1
  408718:	mov	w1, w19
  40871c:	bl	402c80 <error@plt>
  408720:	stp	x29, x30, [sp, #-32]!
  408724:	str	x19, [sp, #16]
  408728:	mov	x29, sp
  40872c:	bl	4105f8 <__fxstatat@plt+0xd118>
  408730:	cbz	w0, 408748 <__fxstatat@plt+0x5268>
  408734:	mov	w19, w0
  408738:	bl	403410 <__errno_location@plt>
  40873c:	ldr	w8, [x0]
  408740:	cmp	w8, #0x26
  408744:	csel	w0, wzr, w19, eq  // eq = none
  408748:	ldr	x19, [sp, #16]
  40874c:	ldp	x29, x30, [sp], #32
  408750:	ret
  408754:	stp	x29, x30, [sp, #-80]!
  408758:	str	x25, [sp, #16]
  40875c:	stp	x24, x23, [sp, #32]
  408760:	stp	x22, x21, [sp, #48]
  408764:	stp	x20, x19, [sp, #64]
  408768:	ldp	w23, w21, [x3, #24]
  40876c:	mov	w22, w2
  408770:	mov	x20, x1
  408774:	mov	x19, x0
  408778:	mov	x29, sp
  40877c:	tbnz	w4, #0, 408830 <__fxstatat@plt+0x5350>
  408780:	ldrb	w9, [x19, #30]
  408784:	cbnz	w9, 408798 <__fxstatat@plt+0x52b8>
  408788:	ldrb	w8, [x19, #24]
  40878c:	cbnz	w8, 408798 <__fxstatat@plt+0x52b8>
  408790:	ldrb	w8, [x19, #43]
  408794:	cbz	w8, 408830 <__fxstatat@plt+0x5350>
  408798:	ldr	w8, [x5, #16]
  40879c:	cbnz	w9, 4087a8 <__fxstatat@plt+0x52c8>
  4087a0:	ldrb	w9, [x19, #24]
  4087a4:	cbz	w9, 408944 <__fxstatat@plt+0x5464>
  4087a8:	add	x9, x3, #0x10
  4087ac:	ldr	w9, [x9]
  4087b0:	mov	x0, x20
  4087b4:	mov	w1, w22
  4087b8:	and	w8, w8, w9
  4087bc:	and	w2, w8, #0x1c0
  4087c0:	bl	40cce4 <__fxstatat@plt+0x9804>
  4087c4:	cbz	w0, 408828 <__fxstatat@plt+0x5348>
  4087c8:	mov	x0, x19
  4087cc:	bl	409518 <__fxstatat@plt+0x6038>
  4087d0:	tbnz	w0, #0, 408814 <__fxstatat@plt+0x5334>
  4087d4:	bl	403410 <__errno_location@plt>
  4087d8:	ldr	w24, [x0]
  4087dc:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4087e0:	add	x1, x1, #0x81a
  4087e4:	mov	w2, #0x5                   	// #5
  4087e8:	mov	x0, xzr
  4087ec:	bl	403370 <dcgettext@plt>
  4087f0:	mov	x25, x0
  4087f4:	mov	w0, #0x4                   	// #4
  4087f8:	mov	x1, x20
  4087fc:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  408800:	mov	x3, x0
  408804:	mov	w0, wzr
  408808:	mov	w1, w24
  40880c:	mov	x2, x25
  408810:	bl	402c80 <error@plt>
  408814:	ldrb	w9, [x19, #36]
  408818:	mov	w8, wzr
  40881c:	neg	w0, w9
  408820:	cbnz	w8, 408830 <__fxstatat@plt+0x5350>
  408824:	b	40892c <__fxstatat@plt+0x544c>
  408828:	mov	w8, #0x1                   	// #1
  40882c:	cbz	w8, 40892c <__fxstatat@plt+0x544c>
  408830:	cmn	w22, #0x1
  408834:	b.eq	408880 <__fxstatat@plt+0x53a0>  // b.none
  408838:	mov	w0, w22
  40883c:	mov	w1, w23
  408840:	mov	w2, w21
  408844:	bl	403480 <fchown@plt>
  408848:	cbz	w0, 408928 <__fxstatat@plt+0x5448>
  40884c:	bl	403410 <__errno_location@plt>
  408850:	ldr	w24, [x0]
  408854:	mov	x23, x0
  408858:	cmp	w24, #0x16
  40885c:	b.eq	408868 <__fxstatat@plt+0x5388>  // b.none
  408860:	cmp	w24, #0x1
  408864:	b.ne	4088c4 <__fxstatat@plt+0x53e4>  // b.any
  408868:	mov	w1, #0xffffffff            	// #-1
  40886c:	mov	w0, w22
  408870:	mov	w2, w21
  408874:	bl	403480 <fchown@plt>
  408878:	str	w24, [x23]
  40887c:	b	4088c4 <__fxstatat@plt+0x53e4>
  408880:	mov	x0, x20
  408884:	mov	w1, w23
  408888:	mov	w2, w21
  40888c:	bl	403180 <lchown@plt>
  408890:	cbz	w0, 408928 <__fxstatat@plt+0x5448>
  408894:	bl	403410 <__errno_location@plt>
  408898:	ldr	w23, [x0]
  40889c:	mov	x22, x0
  4088a0:	cmp	w23, #0x16
  4088a4:	b.eq	4088b0 <__fxstatat@plt+0x53d0>  // b.none
  4088a8:	cmp	w23, #0x1
  4088ac:	b.ne	4088c4 <__fxstatat@plt+0x53e4>  // b.any
  4088b0:	mov	w1, #0xffffffff            	// #-1
  4088b4:	mov	x0, x20
  4088b8:	mov	w2, w21
  4088bc:	bl	403180 <lchown@plt>
  4088c0:	str	w23, [x22]
  4088c4:	mov	x0, x19
  4088c8:	bl	406f00 <__fxstatat@plt+0x3a20>
  4088cc:	tbnz	w0, #0, 408920 <__fxstatat@plt+0x5440>
  4088d0:	bl	403410 <__errno_location@plt>
  4088d4:	ldr	w21, [x0]
  4088d8:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4088dc:	add	x1, x1, #0x4c4
  4088e0:	mov	w2, #0x5                   	// #5
  4088e4:	mov	x0, xzr
  4088e8:	bl	403370 <dcgettext@plt>
  4088ec:	mov	x22, x0
  4088f0:	mov	w0, #0x4                   	// #4
  4088f4:	mov	x1, x20
  4088f8:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  4088fc:	mov	x3, x0
  408900:	mov	w0, wzr
  408904:	mov	w1, w21
  408908:	mov	x2, x22
  40890c:	bl	402c80 <error@plt>
  408910:	ldrb	w8, [x19, #36]
  408914:	cbz	w8, 408920 <__fxstatat@plt+0x5440>
  408918:	mov	w0, #0xffffffff            	// #-1
  40891c:	b	40892c <__fxstatat@plt+0x544c>
  408920:	mov	w0, wzr
  408924:	b	40892c <__fxstatat@plt+0x544c>
  408928:	mov	w0, #0x1                   	// #1
  40892c:	ldp	x20, x19, [sp, #64]
  408930:	ldp	x22, x21, [sp, #48]
  408934:	ldp	x24, x23, [sp, #32]
  408938:	ldr	x25, [sp, #16]
  40893c:	ldp	x29, x30, [sp], #80
  408940:	ret
  408944:	add	x9, x19, #0x10
  408948:	b	4087ac <__fxstatat@plt+0x52cc>
  40894c:	sub	sp, sp, #0x30
  408950:	stp	x29, x30, [sp, #32]
  408954:	ldrb	w9, [x4, #35]
  408958:	mov	x8, x4
  40895c:	add	x29, sp, #0x20
  408960:	cbz	w9, 40897c <__fxstatat@plt+0x549c>
  408964:	ldrb	w9, [x8, #40]
  408968:	cmp	w9, #0x0
  40896c:	cset	w9, ne  // ne = any
  408970:	tbz	w9, #0, 408984 <__fxstatat@plt+0x54a4>
  408974:	mov	w10, wzr
  408978:	b	408990 <__fxstatat@plt+0x54b0>
  40897c:	mov	w9, #0x1                   	// #1
  408980:	tbnz	w9, #0, 408974 <__fxstatat@plt+0x5494>
  408984:	ldrb	w10, [x8, #41]
  408988:	cmp	w10, #0x0
  40898c:	cset	w10, eq  // eq = none
  408990:	ldrb	w11, [x8, #37]
  408994:	adrp	x4, 409000 <__fxstatat@plt+0x5b20>
  408998:	add	x4, x4, #0x6a4
  40899c:	cbnz	w11, 4089ac <__fxstatat@plt+0x54cc>
  4089a0:	ldrb	w8, [x8, #33]
  4089a4:	cmp	w8, #0x0
  4089a8:	csel	x4, xzr, x4, eq  // eq = none
  4089ac:	adrp	x8, 409000 <__fxstatat@plt+0x5b20>
  4089b0:	adrp	x11, 409000 <__fxstatat@plt+0x5b20>
  4089b4:	add	x8, x8, #0x5e8
  4089b8:	add	x11, x11, #0x560
  4089bc:	cmp	w9, #0x0
  4089c0:	orr	w9, w9, w10
  4089c4:	adrp	x12, 409000 <__fxstatat@plt+0x5b20>
  4089c8:	adrp	x13, 409000 <__fxstatat@plt+0x5b20>
  4089cc:	add	x10, sp, #0x8
  4089d0:	csel	x8, x11, x8, ne  // ne = any
  4089d4:	cmp	w9, #0x0
  4089d8:	add	x12, x12, #0x688
  4089dc:	add	x13, x13, #0x6a0
  4089e0:	orr	w14, w3, w1
  4089e4:	csel	x5, x10, xzr, ne  // ne = any
  4089e8:	stp	x12, x13, [sp, #16]
  4089ec:	str	x8, [sp, #8]
  4089f0:	tbnz	w14, #31, 4089fc <__fxstatat@plt+0x551c>
  4089f4:	bl	403210 <attr_copy_fd@plt>
  4089f8:	b	408a0c <__fxstatat@plt+0x552c>
  4089fc:	mov	x1, x2
  408a00:	mov	x2, x4
  408a04:	mov	x3, x5
  408a08:	bl	4032a0 <attr_copy_file@plt>
  408a0c:	ldp	x29, x30, [sp, #32]
  408a10:	cmp	w0, #0x0
  408a14:	cset	w0, eq  // eq = none
  408a18:	add	sp, sp, #0x30
  408a1c:	ret
  408a20:	stp	x29, x30, [sp, #-32]!
  408a24:	and	w8, w1, #0xf000
  408a28:	cmp	w8, #0xa, lsl #12
  408a2c:	str	x19, [sp, #16]
  408a30:	mov	x29, sp
  408a34:	b.eq	408a44 <__fxstatat@plt+0x5564>  // b.none
  408a38:	mov	x19, x0
  408a3c:	bl	410d18 <__fxstatat@plt+0xd838>
  408a40:	tbz	w0, #0, 408a4c <__fxstatat@plt+0x556c>
  408a44:	mov	w0, #0x1                   	// #1
  408a48:	b	408a60 <__fxstatat@plt+0x5580>
  408a4c:	mov	w1, #0x2                   	// #2
  408a50:	mov	x0, x19
  408a54:	bl	402da0 <euidaccess@plt>
  408a58:	cmp	w0, #0x0
  408a5c:	cset	w0, eq  // eq = none
  408a60:	ldr	x19, [sp, #16]
  408a64:	ldp	x29, x30, [sp], #32
  408a68:	ret
  408a6c:	stp	x29, x30, [sp, #-16]!
  408a70:	mov	w2, w1
  408a74:	mov	w1, #0x9409                	// #37897
  408a78:	movk	w1, #0x4004, lsl #16
  408a7c:	mov	x29, sp
  408a80:	bl	4034b0 <ioctl@plt>
  408a84:	ldp	x29, x30, [sp], #16
  408a88:	ret
  408a8c:	ldrsw	x0, [x0, #56]
  408a90:	cmp	w0, #0x20, lsl #12
  408a94:	b.ge	408aa0 <__fxstatat@plt+0x55c0>  // b.tcont
  408a98:	mov	w0, #0x20000               	// #131072
  408a9c:	ret
  408aa0:	ret
  408aa4:	ldr	w8, [x0, #16]
  408aa8:	and	w8, w8, #0xf000
  408aac:	cmp	w8, #0x8, lsl #12
  408ab0:	b.ne	408ad4 <__fxstatat@plt+0x55f4>  // b.any
  408ab4:	ldr	x8, [x0, #48]
  408ab8:	ldr	x9, [x0, #64]
  408abc:	add	x10, x8, #0x1ff
  408ac0:	cmp	x8, #0x0
  408ac4:	csel	x8, x10, x8, lt  // lt = tstop
  408ac8:	cmp	x9, x8, asr #9
  408acc:	cset	w0, lt  // lt = tstop
  408ad0:	ret
  408ad4:	mov	w0, wzr
  408ad8:	ret
  408adc:	add	x8, x0, x1
  408ae0:	sub	x8, x8, #0x1
  408ae4:	udiv	x8, x8, x1
  408ae8:	mul	x0, x8, x1
  408aec:	ret
  408af0:	sub	sp, sp, #0xf0
  408af4:	stp	x29, x30, [sp, #144]
  408af8:	add	x29, sp, #0x90
  408afc:	stp	x26, x25, [sp, #176]
  408b00:	ldp	x8, x25, [x29, #96]
  408b04:	stur	w1, [x29, #-64]
  408b08:	sub	x1, x29, #0x30
  408b0c:	stp	x28, x27, [sp, #160]
  408b10:	stp	x24, x23, [sp, #192]
  408b14:	stp	x22, x21, [sp, #208]
  408b18:	stp	x20, x19, [sp, #224]
  408b1c:	stp	x3, x7, [sp, #56]
  408b20:	mov	w19, w6
  408b24:	mov	x20, x5
  408b28:	mov	x22, x4
  408b2c:	str	x2, [sp, #48]
  408b30:	str	x8, [sp, #72]
  408b34:	mov	w27, w0
  408b38:	bl	4098ac <__fxstatat@plt+0x63cc>
  408b3c:	cmp	w19, #0x3
  408b40:	mov	x24, xzr
  408b44:	mov	x21, xzr
  408b48:	mov	x23, xzr
  408b4c:	csel	x8, x22, xzr, eq  // eq = none
  408b50:	mov	w26, #0x1                   	// #1
  408b54:	str	x25, [sp, #24]
  408b58:	strb	wzr, [x25]
  408b5c:	str	w19, [sp, #36]
  408b60:	str	x8, [sp, #40]
  408b64:	sub	x0, x29, #0x30
  408b68:	bl	4098cc <__fxstatat@plt+0x63ec>
  408b6c:	tbz	w0, #0, 408d84 <__fxstatat@plt+0x58a4>
  408b70:	ldur	x8, [x29, #-24]
  408b74:	cbz	x8, 408d98 <__fxstatat@plt+0x58b8>
  408b78:	mov	x8, xzr
  408b7c:	mov	w19, #0x1                   	// #1
  408b80:	ldur	x9, [x29, #-8]
  408b84:	mov	w10, #0x18                  	// #24
  408b88:	madd	x8, x8, x10, x9
  408b8c:	ldp	x9, x8, [x8]
  408b90:	add	x10, x8, x9
  408b94:	cmp	x9, x20
  408b98:	csel	x11, x20, x9, gt
  408b9c:	cmp	x10, x20
  408ba0:	sub	x10, x20, x11
  408ba4:	csel	x22, x11, x9, gt
  408ba8:	csel	x28, x10, x8, gt
  408bac:	sub	x8, x22, x23
  408bb0:	subs	x25, x8, x24
  408bb4:	b.eq	408cc0 <__fxstatat@plt+0x57e0>  // b.none
  408bb8:	mov	w0, w27
  408bbc:	mov	x1, x22
  408bc0:	mov	w2, wzr
  408bc4:	bl	402dd0 <lseek@plt>
  408bc8:	tbnz	x0, #63, 408c00 <__fxstatat@plt+0x5720>
  408bcc:	ldr	w8, [sp, #36]
  408bd0:	cmp	w8, #0x1
  408bd4:	b.ne	408c44 <__fxstatat@plt+0x5764>  // b.any
  408bd8:	ldur	w0, [x29, #-64]
  408bdc:	mov	x1, x25
  408be0:	bl	409364 <__fxstatat@plt+0x5e84>
  408be4:	tbz	w0, #0, 408c70 <__fxstatat@plt+0x5790>
  408be8:	cmp	x22, x20
  408bec:	csel	x21, x20, x22, gt
  408bf0:	mov	w8, #0x1                   	// #1
  408bf4:	mov	w25, wzr
  408bf8:	cbnz	w8, 408cc0 <__fxstatat@plt+0x57e0>
  408bfc:	b	408d14 <__fxstatat@plt+0x5834>
  408c00:	bl	403410 <__errno_location@plt>
  408c04:	ldr	w22, [x0]
  408c08:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  408c0c:	mov	w2, #0x5                   	// #5
  408c10:	mov	x0, xzr
  408c14:	add	x1, x1, #0x779
  408c18:	bl	403370 <dcgettext@plt>
  408c1c:	ldr	x1, [sp, #64]
  408c20:	mov	x25, x0
  408c24:	mov	w0, #0x4                   	// #4
  408c28:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  408c2c:	mov	x3, x0
  408c30:	mov	w0, wzr
  408c34:	mov	w1, w22
  408c38:	mov	x2, x25
  408c3c:	bl	402c80 <error@plt>
  408c40:	b	408c68 <__fxstatat@plt+0x5788>
  408c44:	ldur	w0, [x29, #-64]
  408c48:	ldr	x1, [sp, #72]
  408c4c:	cmp	w8, #0x3
  408c50:	cset	w2, eq  // eq = none
  408c54:	mov	x3, x25
  408c58:	bl	4092ac <__fxstatat@plt+0x5dcc>
  408c5c:	tbz	w0, #0, 408c68 <__fxstatat@plt+0x5788>
  408c60:	mov	w25, #0x1                   	// #1
  408c64:	b	408cc0 <__fxstatat@plt+0x57e0>
  408c68:	mov	w25, wzr
  408c6c:	b	408d14 <__fxstatat@plt+0x5834>
  408c70:	bl	403410 <__errno_location@plt>
  408c74:	ldr	w25, [x0]
  408c78:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  408c7c:	mov	w2, #0x5                   	// #5
  408c80:	mov	x0, xzr
  408c84:	add	x1, x1, #0x789
  408c88:	bl	403370 <dcgettext@plt>
  408c8c:	ldr	x2, [sp, #72]
  408c90:	mov	x26, x0
  408c94:	mov	w1, #0x3                   	// #3
  408c98:	mov	w0, wzr
  408c9c:	bl	40e0a0 <__fxstatat@plt+0xabc0>
  408ca0:	mov	x3, x0
  408ca4:	mov	w0, wzr
  408ca8:	mov	w1, w25
  408cac:	mov	x2, x26
  408cb0:	bl	402c80 <error@plt>
  408cb4:	mov	w8, wzr
  408cb8:	mov	w25, wzr
  408cbc:	cbz	w8, 408d14 <__fxstatat@plt+0x5834>
  408cc0:	ldur	w1, [x29, #-64]
  408cc4:	ldp	x2, x3, [sp, #48]
  408cc8:	ldr	x4, [sp, #40]
  408ccc:	ldp	x6, x7, [sp, #64]
  408cd0:	sub	x8, x29, #0x3c
  408cd4:	str	x8, [sp, #16]
  408cd8:	sub	x8, x29, #0x38
  408cdc:	mov	w5, #0x1                   	// #1
  408ce0:	mov	w0, w27
  408ce4:	stp	x28, x8, [sp]
  408ce8:	bl	408f1c <__fxstatat@plt+0x5a3c>
  408cec:	tbz	w0, #0, 408d2c <__fxstatat@plt+0x584c>
  408cf0:	ldur	x8, [x29, #-56]
  408cf4:	ldurb	w9, [x29, #-60]
  408cf8:	cmp	x8, #0x0
  408cfc:	add	x21, x8, x22
  408d00:	csel	w25, w25, w9, eq  // eq = none
  408d04:	mov	w8, #0x1                   	// #1
  408d08:	cbnz	w8, 408d34 <__fxstatat@plt+0x5854>
  408d0c:	mov	x24, x28
  408d10:	mov	x23, x22
  408d14:	sub	x0, x29, #0x30
  408d18:	bl	409280 <__fxstatat@plt+0x5da0>
  408d1c:	mov	w8, #0x1                   	// #1
  408d20:	and	w26, w25, #0x1
  408d24:	cbz	w8, 408d60 <__fxstatat@plt+0x5880>
  408d28:	b	408d78 <__fxstatat@plt+0x5898>
  408d2c:	mov	w8, wzr
  408d30:	cbz	w8, 408d0c <__fxstatat@plt+0x582c>
  408d34:	cmp	x21, x20
  408d38:	b.ne	408d4c <__fxstatat@plt+0x586c>  // b.any
  408d3c:	mov	w8, #0x1                   	// #1
  408d40:	sturb	w8, [x29, #-15]
  408d44:	mov	w8, #0x4                   	// #4
  408d48:	b	408d50 <__fxstatat@plt+0x5870>
  408d4c:	mov	w8, wzr
  408d50:	mov	x24, x28
  408d54:	mov	x23, x22
  408d58:	and	w26, w25, #0x1
  408d5c:	cbnz	w8, 408d78 <__fxstatat@plt+0x5898>
  408d60:	ldur	x9, [x29, #-24]
  408d64:	mov	w8, w19
  408d68:	add	w19, w19, #0x1
  408d6c:	cmp	x9, x8
  408d70:	b.hi	408b80 <__fxstatat@plt+0x56a0>  // b.pmore
  408d74:	mov	w8, #0x4                   	// #4
  408d78:	cmp	w8, #0x4
  408d7c:	b.eq	408da4 <__fxstatat@plt+0x58c4>  // b.none
  408d80:	b	408dcc <__fxstatat@plt+0x58ec>
  408d84:	ldurb	w8, [x29, #-15]
  408d88:	cbz	w8, 408db8 <__fxstatat@plt+0x58d8>
  408d8c:	mov	w8, #0x2                   	// #2
  408d90:	cbz	w8, 408dd0 <__fxstatat@plt+0x58f0>
  408d94:	b	408e28 <__fxstatat@plt+0x5948>
  408d98:	mov	w8, #0x4                   	// #4
  408d9c:	cmp	w8, #0x4
  408da0:	b.ne	408dcc <__fxstatat@plt+0x58ec>  // b.any
  408da4:	sub	x0, x29, #0x30
  408da8:	bl	409280 <__fxstatat@plt+0x5da0>
  408dac:	mov	w8, wzr
  408db0:	cbz	w8, 408dd0 <__fxstatat@plt+0x58f0>
  408db4:	b	408e28 <__fxstatat@plt+0x5948>
  408db8:	ldurb	w8, [x29, #-16]
  408dbc:	cbz	w8, 408ddc <__fxstatat@plt+0x58fc>
  408dc0:	ldr	x9, [sp, #24]
  408dc4:	mov	w8, #0x1                   	// #1
  408dc8:	strb	w8, [x9]
  408dcc:	cbnz	w8, 408e28 <__fxstatat@plt+0x5948>
  408dd0:	ldurb	w8, [x29, #-15]
  408dd4:	cbz	w8, 408b64 <__fxstatat@plt+0x5684>
  408dd8:	b	408e30 <__fxstatat@plt+0x5950>
  408ddc:	bl	403410 <__errno_location@plt>
  408de0:	ldr	w22, [x0]
  408de4:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  408de8:	mov	w2, #0x5                   	// #5
  408dec:	mov	x0, xzr
  408df0:	add	x1, x1, #0x75a
  408df4:	bl	403370 <dcgettext@plt>
  408df8:	ldr	x2, [sp, #64]
  408dfc:	mov	x25, x0
  408e00:	mov	w1, #0x3                   	// #3
  408e04:	mov	w0, wzr
  408e08:	bl	40e0a0 <__fxstatat@plt+0xabc0>
  408e0c:	mov	x3, x0
  408e10:	mov	w0, wzr
  408e14:	mov	w1, w22
  408e18:	mov	x2, x25
  408e1c:	bl	402c80 <error@plt>
  408e20:	mov	w8, #0x1                   	// #1
  408e24:	cbz	w8, 408dd0 <__fxstatat@plt+0x58f0>
  408e28:	cmp	w8, #0x2
  408e2c:	b.ne	408ef8 <__fxstatat@plt+0x5a18>  // b.any
  408e30:	cmp	x21, x20
  408e34:	cset	w8, ge  // ge = tcont
  408e38:	eor	w9, w26, #0x1
  408e3c:	and	w8, w8, w9
  408e40:	tbnz	w8, #0, 408e60 <__fxstatat@plt+0x5980>
  408e44:	ldr	w8, [sp, #36]
  408e48:	cmp	w8, #0x1
  408e4c:	b.ne	408e94 <__fxstatat@plt+0x59b4>  // b.any
  408e50:	ldur	w0, [x29, #-64]
  408e54:	sub	x1, x20, x21
  408e58:	bl	409364 <__fxstatat@plt+0x5e84>
  408e5c:	tbz	w0, #0, 408ea4 <__fxstatat@plt+0x59c4>
  408e60:	ldr	w8, [sp, #36]
  408e64:	mov	w0, #0x1                   	// #1
  408e68:	cmp	w8, #0x3
  408e6c:	b.ne	408efc <__fxstatat@plt+0x5a1c>  // b.any
  408e70:	cmp	x21, x20
  408e74:	b.ge	408efc <__fxstatat@plt+0x5a1c>  // b.tcont
  408e78:	ldur	w0, [x29, #-64]
  408e7c:	sub	x2, x20, x21
  408e80:	mov	x1, x21
  408e84:	bl	409434 <__fxstatat@plt+0x5f54>
  408e88:	tbnz	w0, #31, 408eb8 <__fxstatat@plt+0x59d8>
  408e8c:	mov	w0, #0x1                   	// #1
  408e90:	b	408efc <__fxstatat@plt+0x5a1c>
  408e94:	ldur	w0, [x29, #-64]
  408e98:	mov	x1, x20
  408e9c:	bl	4033a0 <ftruncate@plt>
  408ea0:	cbz	w0, 408e60 <__fxstatat@plt+0x5980>
  408ea4:	bl	403410 <__errno_location@plt>
  408ea8:	ldr	w20, [x0]
  408eac:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  408eb0:	add	x1, x1, #0x733
  408eb4:	b	408ec8 <__fxstatat@plt+0x59e8>
  408eb8:	bl	403410 <__errno_location@plt>
  408ebc:	ldr	w20, [x0]
  408ec0:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  408ec4:	add	x1, x1, #0x79a
  408ec8:	mov	w2, #0x5                   	// #5
  408ecc:	mov	x0, xzr
  408ed0:	bl	403370 <dcgettext@plt>
  408ed4:	ldr	x1, [sp, #72]
  408ed8:	mov	x21, x0
  408edc:	mov	w0, #0x4                   	// #4
  408ee0:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  408ee4:	mov	x3, x0
  408ee8:	mov	w0, wzr
  408eec:	mov	w1, w20
  408ef0:	mov	x2, x21
  408ef4:	bl	402c80 <error@plt>
  408ef8:	mov	w0, wzr
  408efc:	ldp	x20, x19, [sp, #224]
  408f00:	ldp	x22, x21, [sp, #208]
  408f04:	ldp	x24, x23, [sp, #192]
  408f08:	ldp	x26, x25, [sp, #176]
  408f0c:	ldp	x28, x27, [sp, #160]
  408f10:	ldp	x29, x30, [sp, #144]
  408f14:	add	sp, sp, #0xf0
  408f18:	ret
  408f1c:	sub	sp, sp, #0xc0
  408f20:	stp	x29, x30, [sp, #96]
  408f24:	add	x29, sp, #0x60
  408f28:	stp	x24, x23, [sp, #144]
  408f2c:	ldp	x9, x8, [x29, #104]
  408f30:	ldr	x24, [x29, #96]
  408f34:	stp	x28, x27, [sp, #112]
  408f38:	stp	x26, x25, [sp, #128]
  408f3c:	stp	x22, x21, [sp, #160]
  408f40:	stp	x20, x19, [sp, #176]
  408f44:	stp	x6, x7, [x29, #-24]
  408f48:	stur	w5, [x29, #-28]
  408f4c:	stur	x2, [x29, #-40]
  408f50:	stur	w1, [x29, #-4]
  408f54:	str	x8, [sp, #8]
  408f58:	strb	wzr, [x8]
  408f5c:	str	x9, [sp, #40]
  408f60:	str	xzr, [x9]
  408f64:	cbz	x24, 4091fc <__fxstatat@plt+0x5d1c>
  408f68:	cmp	x4, #0x0
  408f6c:	mov	x23, x4
  408f70:	mov	x19, x3
  408f74:	mov	w21, w0
  408f78:	mov	w28, wzr
  408f7c:	mov	x22, xzr
  408f80:	csel	x8, x4, x3, ne  // ne = any
  408f84:	stp	x3, x8, [sp, #24]
  408f88:	str	w0, [sp, #20]
  408f8c:	b	408f94 <__fxstatat@plt+0x5ab4>
  408f90:	cbz	x24, 4091f4 <__fxstatat@plt+0x5d14>
  408f94:	ldur	x1, [x29, #-40]
  408f98:	cmp	x24, x19
  408f9c:	csel	x2, x24, x19, cc  // cc = lo, ul, last
  408fa0:	mov	w0, w21
  408fa4:	bl	403320 <read@plt>
  408fa8:	tbnz	x0, #63, 409154 <__fxstatat@plt+0x5c74>
  408fac:	mov	x27, x0
  408fb0:	cbz	x0, 409170 <__fxstatat@plt+0x5c90>
  408fb4:	ldr	x9, [sp, #40]
  408fb8:	sub	x24, x24, x27
  408fbc:	ldur	x20, [x29, #-40]
  408fc0:	str	x24, [sp, #48]
  408fc4:	ldr	x8, [x9]
  408fc8:	ldr	x24, [sp, #32]
  408fcc:	mov	x25, x20
  408fd0:	add	x8, x8, x27
  408fd4:	str	x8, [x9]
  408fd8:	b	408ff4 <__fxstatat@plt+0x5b14>
  408fdc:	add	x22, x26, x22
  408fe0:	mov	w8, wzr
  408fe4:	sub	x27, x27, x26
  408fe8:	add	x25, x25, x26
  408fec:	mov	x24, x26
  408ff0:	cbnz	w8, 409190 <__fxstatat@plt+0x5cb0>
  408ff4:	mov	w19, w28
  408ff8:	cbz	x27, 40917c <__fxstatat@plt+0x5c9c>
  408ffc:	cmp	x24, x27
  409000:	csel	x26, x24, x27, cc  // cc = lo, ul, last
  409004:	mov	w28, w19
  409008:	cbz	x23, 409024 <__fxstatat@plt+0x5b44>
  40900c:	mov	w28, w19
  409010:	cbz	x26, 409024 <__fxstatat@plt+0x5b44>
  409014:	mov	x0, x25
  409018:	mov	x1, x26
  40901c:	bl	40949c <__fxstatat@plt+0x5fbc>
  409020:	mov	w28, w0
  409024:	cmp	x26, #0x0
  409028:	cset	w9, ne  // ne = any
  40902c:	cmp	x24, x27
  409030:	cset	w10, cc  // cc = lo, ul, last
  409034:	cmp	x22, #0x0
  409038:	eor	w8, w19, w28
  40903c:	cset	w11, ne  // ne = any
  409040:	and	w24, w11, w8
  409044:	orr	w8, w10, w28
  409048:	and	w21, w9, w8
  40904c:	tbnz	w24, #0, 409098 <__fxstatat@plt+0x5bb8>
  409050:	cbz	w21, 409098 <__fxstatat@plt+0x5bb8>
  409054:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  409058:	sub	x8, x8, x26
  40905c:	cmp	x22, x8
  409060:	b.ls	408fdc <__fxstatat@plt+0x5afc>  // b.plast
  409064:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  409068:	mov	w2, #0x5                   	// #5
  40906c:	mov	x0, xzr
  409070:	add	x1, x1, #0x7d2
  409074:	bl	403370 <dcgettext@plt>
  409078:	ldur	x1, [x29, #-24]
  40907c:	mov	x19, x0
  409080:	mov	w0, #0x4                   	// #4
  409084:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  409088:	mov	x3, x0
  40908c:	mov	w0, wzr
  409090:	mov	w1, wzr
  409094:	b	409128 <__fxstatat@plt+0x5c48>
  409098:	cmp	w24, #0x0
  40909c:	csel	x8, xzr, x26, ne  // ne = any
  4090a0:	add	x22, x8, x22
  4090a4:	tbz	w19, #0, 4090cc <__fxstatat@plt+0x5bec>
  4090a8:	ldur	w8, [x29, #-28]
  4090ac:	ldur	w0, [x29, #-4]
  4090b0:	ldur	x1, [x29, #-16]
  4090b4:	mov	x3, x22
  4090b8:	and	w2, w8, #0x1
  4090bc:	bl	4092ac <__fxstatat@plt+0x5dcc>
  4090c0:	tbnz	w0, #0, 4090e4 <__fxstatat@plt+0x5c04>
  4090c4:	mov	w8, #0x1                   	// #1
  4090c8:	b	408fec <__fxstatat@plt+0x5b0c>
  4090cc:	ldur	w0, [x29, #-4]
  4090d0:	mov	x1, x20
  4090d4:	mov	x2, x22
  4090d8:	bl	40b0d0 <__fxstatat@plt+0x7bf0>
  4090dc:	cmp	x0, x22
  4090e0:	b.ne	4090f0 <__fxstatat@plt+0x5c10>  // b.any
  4090e4:	tbz	w21, #0, 409138 <__fxstatat@plt+0x5c58>
  4090e8:	mov	x22, x26
  4090ec:	b	40914c <__fxstatat@plt+0x5c6c>
  4090f0:	bl	403410 <__errno_location@plt>
  4090f4:	ldr	w24, [x0]
  4090f8:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4090fc:	mov	w2, #0x5                   	// #5
  409100:	mov	x0, xzr
  409104:	add	x1, x1, #0x7c1
  409108:	bl	403370 <dcgettext@plt>
  40910c:	ldur	x1, [x29, #-16]
  409110:	mov	x19, x0
  409114:	mov	w0, #0x4                   	// #4
  409118:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  40911c:	mov	x3, x0
  409120:	mov	w0, wzr
  409124:	mov	w1, w24
  409128:	mov	x2, x19
  40912c:	bl	402c80 <error@plt>
  409130:	mov	w8, #0x1                   	// #1
  409134:	b	408fec <__fxstatat@plt+0x5b0c>
  409138:	cmp	x26, #0x0
  40913c:	csel	x27, x27, xzr, ne  // ne = any
  409140:	cmp	w24, #0x0
  409144:	csel	x22, x26, xzr, ne  // ne = any
  409148:	csel	x26, xzr, x26, ne  // ne = any
  40914c:	mov	x20, x25
  409150:	b	408fe0 <__fxstatat@plt+0x5b00>
  409154:	bl	403410 <__errno_location@plt>
  409158:	ldr	w20, [x0]
  40915c:	cmp	w20, #0x4
  409160:	b.ne	4091a4 <__fxstatat@plt+0x5cc4>  // b.any
  409164:	mov	w8, #0x2                   	// #2
  409168:	cbnz	w8, 4091e4 <__fxstatat@plt+0x5d04>
  40916c:	b	408f90 <__fxstatat@plt+0x5ab0>
  409170:	mov	w8, #0x3                   	// #3
  409174:	cbnz	w8, 4091e4 <__fxstatat@plt+0x5d04>
  409178:	b	408f90 <__fxstatat@plt+0x5ab0>
  40917c:	ldr	x10, [sp, #8]
  409180:	mov	w8, wzr
  409184:	and	w9, w19, #0x1
  409188:	mov	w28, w19
  40918c:	strb	w9, [x10]
  409190:	ldr	x19, [sp, #24]
  409194:	ldr	w21, [sp, #20]
  409198:	ldr	x24, [sp, #48]
  40919c:	cbnz	w8, 4091e4 <__fxstatat@plt+0x5d04>
  4091a0:	b	408f90 <__fxstatat@plt+0x5ab0>
  4091a4:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4091a8:	mov	w2, #0x5                   	// #5
  4091ac:	mov	x0, xzr
  4091b0:	add	x1, x1, #0x7b0
  4091b4:	bl	403370 <dcgettext@plt>
  4091b8:	ldur	x1, [x29, #-24]
  4091bc:	mov	x25, x0
  4091c0:	mov	w0, #0x4                   	// #4
  4091c4:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  4091c8:	mov	x3, x0
  4091cc:	mov	w0, wzr
  4091d0:	mov	w1, w20
  4091d4:	mov	x2, x25
  4091d8:	bl	402c80 <error@plt>
  4091dc:	mov	w8, #0x1                   	// #1
  4091e0:	cbz	w8, 408f90 <__fxstatat@plt+0x5ab0>
  4091e4:	cmp	w8, #0x2
  4091e8:	b.eq	408f90 <__fxstatat@plt+0x5ab0>  // b.none
  4091ec:	cmp	w8, #0x3
  4091f0:	b.ne	40922c <__fxstatat@plt+0x5d4c>  // b.any
  4091f4:	tbnz	w28, #0, 409208 <__fxstatat@plt+0x5d28>
  4091f8:	b	409224 <__fxstatat@plt+0x5d44>
  4091fc:	mov	x22, xzr
  409200:	mov	w28, wzr
  409204:	tbz	w28, #0, 409224 <__fxstatat@plt+0x5d44>
  409208:	ldur	w8, [x29, #-28]
  40920c:	ldur	w0, [x29, #-4]
  409210:	ldur	x1, [x29, #-16]
  409214:	mov	x3, x22
  409218:	and	w2, w8, #0x1
  40921c:	bl	4092ac <__fxstatat@plt+0x5dcc>
  409220:	tbz	w0, #0, 40922c <__fxstatat@plt+0x5d4c>
  409224:	mov	w0, #0x1                   	// #1
  409228:	b	409230 <__fxstatat@plt+0x5d50>
  40922c:	mov	w0, wzr
  409230:	ldp	x20, x19, [sp, #176]
  409234:	ldp	x22, x21, [sp, #160]
  409238:	ldp	x24, x23, [sp, #144]
  40923c:	ldp	x26, x25, [sp, #128]
  409240:	ldp	x28, x27, [sp, #112]
  409244:	ldp	x29, x30, [sp, #96]
  409248:	add	sp, sp, #0xc0
  40924c:	ret
  409250:	stp	x29, x30, [sp, #-16]!
  409254:	mov	x29, sp
  409258:	tbnz	w0, #31, 40926c <__fxstatat@plt+0x5d8c>
  40925c:	mov	w1, w2
  409260:	bl	402f90 <fchmod@plt>
  409264:	ldp	x29, x30, [sp], #16
  409268:	ret
  40926c:	mov	x0, x1
  409270:	mov	w1, w2
  409274:	bl	402eb0 <chmod@plt>
  409278:	ldp	x29, x30, [sp], #16
  40927c:	ret
  409280:	stp	x29, x30, [sp, #-32]!
  409284:	str	x19, [sp, #16]
  409288:	mov	x19, x0
  40928c:	ldr	x0, [x0, #40]
  409290:	mov	x29, sp
  409294:	bl	4031d0 <free@plt>
  409298:	str	xzr, [x19, #40]
  40929c:	str	xzr, [x19, #24]
  4092a0:	ldr	x19, [sp, #16]
  4092a4:	ldp	x29, x30, [sp], #32
  4092a8:	ret
  4092ac:	stp	x29, x30, [sp, #-48]!
  4092b0:	stp	x22, x21, [sp, #16]
  4092b4:	stp	x20, x19, [sp, #32]
  4092b8:	mov	w22, w2
  4092bc:	mov	x19, x1
  4092c0:	mov	w2, #0x1                   	// #1
  4092c4:	mov	x1, x3
  4092c8:	mov	x29, sp
  4092cc:	mov	x20, x3
  4092d0:	mov	w21, w0
  4092d4:	bl	402dd0 <lseek@plt>
  4092d8:	tbnz	x0, #63, 4092fc <__fxstatat@plt+0x5e1c>
  4092dc:	tbz	w22, #0, 4092f4 <__fxstatat@plt+0x5e14>
  4092e0:	sub	x1, x0, x20
  4092e4:	mov	w0, w21
  4092e8:	mov	x2, x20
  4092ec:	bl	409434 <__fxstatat@plt+0x5f54>
  4092f0:	tbnz	w0, #31, 409310 <__fxstatat@plt+0x5e30>
  4092f4:	mov	w0, #0x1                   	// #1
  4092f8:	b	409354 <__fxstatat@plt+0x5e74>
  4092fc:	bl	403410 <__errno_location@plt>
  409300:	ldr	w20, [x0]
  409304:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  409308:	add	x1, x1, #0x779
  40930c:	b	409320 <__fxstatat@plt+0x5e40>
  409310:	bl	403410 <__errno_location@plt>
  409314:	ldr	w20, [x0]
  409318:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40931c:	add	x1, x1, #0x79a
  409320:	mov	w2, #0x5                   	// #5
  409324:	mov	x0, xzr
  409328:	bl	403370 <dcgettext@plt>
  40932c:	mov	x21, x0
  409330:	mov	w0, #0x4                   	// #4
  409334:	mov	x1, x19
  409338:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  40933c:	mov	x3, x0
  409340:	mov	w0, wzr
  409344:	mov	w1, w20
  409348:	mov	x2, x21
  40934c:	bl	402c80 <error@plt>
  409350:	mov	w0, wzr
  409354:	ldp	x20, x19, [sp, #32]
  409358:	ldp	x22, x21, [sp, #16]
  40935c:	ldp	x29, x30, [sp], #48
  409360:	ret
  409364:	stp	x29, x30, [sp, #-80]!
  409368:	stp	x22, x21, [sp, #48]
  40936c:	adrp	x22, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  409370:	ldr	x8, [x22, #1408]
  409374:	stp	x24, x23, [sp, #32]
  409378:	stp	x20, x19, [sp, #64]
  40937c:	mov	x19, x1
  409380:	mov	w20, w0
  409384:	adrp	x23, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  409388:	str	x25, [sp, #16]
  40938c:	mov	x29, sp
  409390:	cbnz	x8, 4093cc <__fxstatat@plt+0x5eec>
  409394:	ldrb	w8, [x23, #1416]
  409398:	mov	w9, #0x20000               	// #131072
  40939c:	mov	w1, #0x1                   	// #1
  4093a0:	mov	w21, #0x1                   	// #1
  4093a4:	cmp	w8, #0x0
  4093a8:	mov	w8, #0x400                 	// #1024
  4093ac:	csel	x0, x8, x9, ne  // ne = any
  4093b0:	bl	4115b0 <__fxstatat@plt+0xe0d0>
  4093b4:	str	x0, [x22, #1408]
  4093b8:	cbnz	x0, 4093cc <__fxstatat@plt+0x5eec>
  4093bc:	adrp	x8, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  4093c0:	add	x8, x8, #0x589
  4093c4:	str	x8, [x22, #1408]
  4093c8:	strb	w21, [x23, #1416]
  4093cc:	mov	w24, #0x20000               	// #131072
  4093d0:	mov	w25, #0x400                 	// #1024
  4093d4:	cbz	x19, 409418 <__fxstatat@plt+0x5f38>
  4093d8:	ldrb	w8, [x23, #1416]
  4093dc:	ldr	x1, [x22, #1408]
  4093e0:	mov	w0, w20
  4093e4:	cmp	w8, #0x0
  4093e8:	csel	x8, x25, x24, ne  // ne = any
  4093ec:	cmp	x8, x19
  4093f0:	csel	x21, x8, x19, cc  // cc = lo, ul, last
  4093f4:	mov	x2, x21
  4093f8:	bl	40b0d0 <__fxstatat@plt+0x7bf0>
  4093fc:	cmp	x0, x21
  409400:	csel	x8, x21, xzr, eq  // eq = none
  409404:	cmp	x0, x21
  409408:	sub	x19, x19, x8
  40940c:	b.eq	4093d4 <__fxstatat@plt+0x5ef4>  // b.none
  409410:	mov	w0, wzr
  409414:	b	40941c <__fxstatat@plt+0x5f3c>
  409418:	mov	w0, #0x1                   	// #1
  40941c:	ldp	x20, x19, [sp, #64]
  409420:	ldp	x22, x21, [sp, #48]
  409424:	ldp	x24, x23, [sp, #32]
  409428:	ldr	x25, [sp, #16]
  40942c:	ldp	x29, x30, [sp], #80
  409430:	ret
  409434:	stp	x29, x30, [sp, #-32]!
  409438:	mov	x3, x2
  40943c:	mov	x2, x1
  409440:	mov	w1, #0x3                   	// #3
  409444:	stp	x20, x19, [sp, #16]
  409448:	mov	x29, sp
  40944c:	bl	4033c0 <fallocate@plt>
  409450:	mov	w19, w0
  409454:	tbnz	w0, #31, 409460 <__fxstatat@plt+0x5f80>
  409458:	mov	w0, w19
  40945c:	b	409484 <__fxstatat@plt+0x5fa4>
  409460:	bl	403410 <__errno_location@plt>
  409464:	ldr	w20, [x0]
  409468:	mov	w0, w20
  40946c:	bl	409490 <__fxstatat@plt+0x5fb0>
  409470:	cmp	w20, #0x26
  409474:	cset	w8, eq  // eq = none
  409478:	orr	w8, w0, w8
  40947c:	tst	w8, #0x1
  409480:	csel	w0, wzr, w19, ne  // ne = any
  409484:	ldp	x20, x19, [sp, #16]
  409488:	ldp	x29, x30, [sp], #32
  40948c:	ret
  409490:	cmp	w0, #0x5f
  409494:	cset	w0, eq  // eq = none
  409498:	ret
  40949c:	stp	x29, x30, [sp, #-16]!
  4094a0:	mov	x29, sp
  4094a4:	cbz	x1, 409500 <__fxstatat@plt+0x6020>
  4094a8:	add	x9, x1, #0xf
  4094ac:	and	x10, x9, #0xf
  4094b0:	orr	x9, x9, #0xfffffffffffffff0
  4094b4:	mov	x8, x1
  4094b8:	add	x10, x10, x0
  4094bc:	eor	x9, x9, #0xf
  4094c0:	add	x1, x10, #0x1
  4094c4:	add	x2, x9, x8
  4094c8:	sub	x8, x8, #0x1
  4094cc:	mov	x9, x0
  4094d0:	ldrb	w10, [x9]
  4094d4:	cbnz	w10, 40950c <__fxstatat@plt+0x602c>
  4094d8:	cbz	x8, 409500 <__fxstatat@plt+0x6020>
  4094dc:	add	x9, x9, #0x1
  4094e0:	and	x10, x8, #0xf
  4094e4:	sub	x8, x8, #0x1
  4094e8:	cbnz	x10, 4094d0 <__fxstatat@plt+0x5ff0>
  4094ec:	bl	402fd0 <bcmp@plt>
  4094f0:	cmp	w0, #0x0
  4094f4:	cset	w0, eq  // eq = none
  4094f8:	ldp	x29, x30, [sp], #16
  4094fc:	ret
  409500:	mov	w0, #0x1                   	// #1
  409504:	ldp	x29, x30, [sp], #16
  409508:	ret
  40950c:	mov	w0, wzr
  409510:	ldp	x29, x30, [sp], #16
  409514:	ret
  409518:	stp	x29, x30, [sp, #-32]!
  40951c:	str	x19, [sp, #16]
  409520:	mov	x29, sp
  409524:	mov	x19, x0
  409528:	bl	403410 <__errno_location@plt>
  40952c:	ldr	w8, [x0]
  409530:	cmp	w8, #0x16
  409534:	b.eq	409540 <__fxstatat@plt+0x6060>  // b.none
  409538:	cmp	w8, #0x1
  40953c:	b.ne	409550 <__fxstatat@plt+0x6070>  // b.any
  409540:	ldrb	w8, [x19, #27]
  409544:	cmp	w8, #0x0
  409548:	cset	w0, eq  // eq = none
  40954c:	b	409554 <__fxstatat@plt+0x6074>
  409550:	mov	w0, wzr
  409554:	ldr	x19, [sp, #16]
  409558:	ldp	x29, x30, [sp], #32
  40955c:	ret
  409560:	sub	sp, sp, #0x110
  409564:	stp	x29, x30, [sp, #240]
  409568:	add	x29, sp, #0xf0
  40956c:	stp	x28, x19, [sp, #256]
  409570:	mov	x19, x1
  409574:	stp	x2, x3, [x29, #-112]
  409578:	stp	x4, x5, [x29, #-96]
  40957c:	stp	x6, x7, [x29, #-80]
  409580:	stp	q1, q2, [sp, #16]
  409584:	stp	q3, q4, [sp, #48]
  409588:	str	q0, [sp]
  40958c:	stp	q5, q6, [sp, #80]
  409590:	str	q7, [sp, #112]
  409594:	bl	403410 <__errno_location@plt>
  409598:	mov	x8, #0xffffffffffffffd0    	// #-48
  40959c:	mov	x9, sp
  4095a0:	movk	x8, #0xff80, lsl #32
  4095a4:	sub	x10, x29, #0x70
  4095a8:	add	x9, x9, #0x80
  4095ac:	ldr	w1, [x0]
  4095b0:	stp	x9, x8, [x29, #-16]
  4095b4:	add	x8, x29, #0x20
  4095b8:	add	x9, x10, #0x30
  4095bc:	stp	x8, x9, [x29, #-32]
  4095c0:	ldp	q0, q1, [x29, #-32]
  4095c4:	sub	x3, x29, #0x40
  4095c8:	mov	w0, wzr
  4095cc:	mov	x2, x19
  4095d0:	stp	q0, q1, [x29, #-64]
  4095d4:	bl	4107e0 <__fxstatat@plt+0xd300>
  4095d8:	ldp	x28, x19, [sp, #256]
  4095dc:	ldp	x29, x30, [sp, #240]
  4095e0:	add	sp, sp, #0x110
  4095e4:	ret
  4095e8:	sub	sp, sp, #0x120
  4095ec:	stp	x29, x30, [sp, #240]
  4095f0:	add	x29, sp, #0xf0
  4095f4:	str	x28, [sp, #256]
  4095f8:	stp	x20, x19, [sp, #272]
  4095fc:	mov	x19, x1
  409600:	stp	x2, x3, [x29, #-112]
  409604:	stp	x4, x5, [x29, #-96]
  409608:	stp	x6, x7, [x29, #-80]
  40960c:	stp	q1, q2, [sp, #16]
  409610:	stp	q3, q4, [sp, #48]
  409614:	str	q0, [sp]
  409618:	stp	q5, q6, [sp, #80]
  40961c:	str	q7, [sp, #112]
  409620:	bl	403410 <__errno_location@plt>
  409624:	ldr	w20, [x0]
  409628:	mov	w0, w20
  40962c:	bl	4050e4 <__fxstatat@plt+0x1c04>
  409630:	tbnz	w0, #0, 409674 <__fxstatat@plt+0x6194>
  409634:	mov	x8, #0xffffffffffffffd0    	// #-48
  409638:	mov	x10, sp
  40963c:	sub	x11, x29, #0x70
  409640:	movk	x8, #0xff80, lsl #32
  409644:	add	x9, x29, #0x30
  409648:	add	x10, x10, #0x80
  40964c:	add	x11, x11, #0x30
  409650:	stp	x10, x8, [x29, #-16]
  409654:	stp	x9, x11, [x29, #-32]
  409658:	ldp	q0, q1, [x29, #-32]
  40965c:	sub	x3, x29, #0x40
  409660:	mov	w0, wzr
  409664:	mov	w1, w20
  409668:	mov	x2, x19
  40966c:	stp	q0, q1, [x29, #-64]
  409670:	bl	4107e0 <__fxstatat@plt+0xd300>
  409674:	ldp	x20, x19, [sp, #272]
  409678:	ldr	x28, [sp, #256]
  40967c:	ldp	x29, x30, [sp, #240]
  409680:	add	sp, sp, #0x120
  409684:	ret
  409688:	stp	x29, x30, [sp, #-16]!
  40968c:	mov	w0, #0x4                   	// #4
  409690:	mov	x29, sp
  409694:	bl	40dfa0 <__fxstatat@plt+0xaac0>
  409698:	ldp	x29, x30, [sp], #16
  40969c:	ret
  4096a0:	ret
  4096a4:	stp	x29, x30, [sp, #-32]!
  4096a8:	stp	x20, x19, [sp, #16]
  4096ac:	mov	x19, x1
  4096b0:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4096b4:	add	x1, x1, #0x836
  4096b8:	mov	w2, #0x10                  	// #16
  4096bc:	mov	x29, sp
  4096c0:	mov	x20, x0
  4096c4:	bl	402f00 <strncmp@plt>
  4096c8:	cbz	w0, 4096e0 <__fxstatat@plt+0x6200>
  4096cc:	mov	x0, x20
  4096d0:	mov	x1, x19
  4096d4:	bl	4032c0 <attr_copy_check_permissions@plt>
  4096d8:	cmp	w0, #0x0
  4096dc:	cset	w0, ne  // ne = any
  4096e0:	ldp	x20, x19, [sp, #16]
  4096e4:	ldp	x29, x30, [sp], #32
  4096e8:	ret
  4096ec:	sub	sp, sp, #0x30
  4096f0:	adrp	x8, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  4096f4:	ldr	x8, [x8, #2448]
  4096f8:	stp	x0, x1, [sp, #8]
  4096fc:	add	x1, sp, #0x8
  409700:	stp	x29, x30, [sp, #32]
  409704:	mov	x0, x8
  409708:	add	x29, sp, #0x20
  40970c:	str	xzr, [sp, #24]
  409710:	bl	40be78 <__fxstatat@plt+0x8998>
  409714:	cbz	x0, 40971c <__fxstatat@plt+0x623c>
  409718:	bl	409728 <__fxstatat@plt+0x6248>
  40971c:	ldp	x29, x30, [sp, #32]
  409720:	add	sp, sp, #0x30
  409724:	ret
  409728:	stp	x29, x30, [sp, #-32]!
  40972c:	str	x19, [sp, #16]
  409730:	mov	x19, x0
  409734:	ldr	x0, [x0, #16]
  409738:	mov	x29, sp
  40973c:	bl	4031d0 <free@plt>
  409740:	mov	x0, x19
  409744:	bl	4031d0 <free@plt>
  409748:	ldr	x19, [sp, #16]
  40974c:	ldp	x29, x30, [sp], #32
  409750:	ret
  409754:	sub	sp, sp, #0x30
  409758:	adrp	x8, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  40975c:	ldr	x8, [x8, #2448]
  409760:	stp	x0, x1, [sp, #8]
  409764:	add	x1, sp, #0x8
  409768:	stp	x29, x30, [sp, #32]
  40976c:	mov	x0, x8
  409770:	add	x29, sp, #0x20
  409774:	bl	40b318 <__fxstatat@plt+0x7e38>
  409778:	cbz	x0, 409780 <__fxstatat@plt+0x62a0>
  40977c:	ldr	x0, [x0, #16]
  409780:	ldp	x29, x30, [sp, #32]
  409784:	add	sp, sp, #0x30
  409788:	ret
  40978c:	stp	x29, x30, [sp, #-48]!
  409790:	stp	x22, x21, [sp, #16]
  409794:	mov	x22, x0
  409798:	mov	w0, #0x18                  	// #24
  40979c:	stp	x20, x19, [sp, #32]
  4097a0:	mov	x29, sp
  4097a4:	mov	x20, x2
  4097a8:	mov	x21, x1
  4097ac:	bl	410d88 <__fxstatat@plt+0xd8a8>
  4097b0:	mov	x19, x0
  4097b4:	mov	x0, x22
  4097b8:	bl	410f60 <__fxstatat@plt+0xda80>
  4097bc:	adrp	x8, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  4097c0:	ldr	x8, [x8, #2448]
  4097c4:	stp	x20, x0, [x19, #8]
  4097c8:	mov	x1, x19
  4097cc:	str	x21, [x19]
  4097d0:	mov	x0, x8
  4097d4:	bl	40be40 <__fxstatat@plt+0x8960>
  4097d8:	cbz	x0, 40980c <__fxstatat@plt+0x632c>
  4097dc:	mov	x20, x0
  4097e0:	cmp	x0, x19
  4097e4:	b.eq	4097f8 <__fxstatat@plt+0x6318>  // b.none
  4097e8:	mov	x0, x19
  4097ec:	bl	409728 <__fxstatat@plt+0x6248>
  4097f0:	ldr	x0, [x20, #16]
  4097f4:	b	4097fc <__fxstatat@plt+0x631c>
  4097f8:	mov	x0, xzr
  4097fc:	ldp	x20, x19, [sp, #32]
  409800:	ldp	x22, x21, [sp, #16]
  409804:	ldp	x29, x30, [sp], #48
  409808:	ret
  40980c:	bl	410f8c <__fxstatat@plt+0xdaac>
  409810:	stp	x29, x30, [sp, #-16]!
  409814:	adrp	x2, 409000 <__fxstatat@plt+0x5b20>
  409818:	adrp	x3, 409000 <__fxstatat@plt+0x5b20>
  40981c:	adrp	x4, 409000 <__fxstatat@plt+0x5b20>
  409820:	add	x2, x2, #0x854
  409824:	add	x3, x3, #0x864
  409828:	add	x4, x4, #0x728
  40982c:	mov	w0, #0x67                  	// #103
  409830:	mov	x1, xzr
  409834:	mov	x29, sp
  409838:	bl	40b5d4 <__fxstatat@plt+0x80f4>
  40983c:	adrp	x8, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  409840:	str	x0, [x8, #2448]
  409844:	cbz	x0, 409850 <__fxstatat@plt+0x6370>
  409848:	ldp	x29, x30, [sp], #16
  40984c:	ret
  409850:	bl	410f8c <__fxstatat@plt+0xdaac>
  409854:	ldr	x8, [x0]
  409858:	udiv	x9, x8, x1
  40985c:	msub	x0, x9, x1, x8
  409860:	ret
  409864:	ldr	x8, [x0]
  409868:	ldr	x9, [x1]
  40986c:	cmp	x8, x9
  409870:	b.ne	409888 <__fxstatat@plt+0x63a8>  // b.any
  409874:	ldr	x8, [x0, #8]
  409878:	ldr	x9, [x1, #8]
  40987c:	cmp	x8, x9
  409880:	cset	w0, eq  // eq = none
  409884:	ret
  409888:	mov	w0, wzr
  40988c:	ret
  409890:	stp	x29, x30, [sp, #-16]!
  409894:	adrp	x8, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  409898:	ldr	x0, [x8, #2448]
  40989c:	mov	x29, sp
  4098a0:	bl	40b888 <__fxstatat@plt+0x83a8>
  4098a4:	ldp	x29, x30, [sp], #16
  4098a8:	ret
  4098ac:	mov	w8, #0x1                   	// #1
  4098b0:	str	w0, [x1]
  4098b4:	str	xzr, [x1, #24]
  4098b8:	str	xzr, [x1, #40]
  4098bc:	str	xzr, [x1, #8]
  4098c0:	strh	wzr, [x1, #32]
  4098c4:	str	w8, [x1, #16]
  4098c8:	ret
  4098cc:	stp	x29, x30, [sp, #-96]!
  4098d0:	stp	x28, x27, [sp, #16]
  4098d4:	stp	x26, x25, [sp, #32]
  4098d8:	stp	x24, x23, [sp, #48]
  4098dc:	stp	x22, x21, [sp, #64]
  4098e0:	stp	x20, x19, [sp, #80]
  4098e4:	mov	x29, sp
  4098e8:	sub	sp, sp, #0x1, lsl #12
  4098ec:	sub	sp, sp, #0x10
  4098f0:	ldr	x28, [x0, #40]
  4098f4:	mov	x19, x0
  4098f8:	mov	w20, wzr
  4098fc:	add	x21, sp, #0x8
  409900:	mov	w22, #0x48                  	// #72
  409904:	mov	w23, #0x18                  	// #24
  409908:	mov	w25, #0x1                   	// #1
  40990c:	mov	w26, #0x38                  	// #56
  409910:	mov	x27, #0x7fffffffffffffff    	// #9223372036854775807
  409914:	b	409930 <__fxstatat@plt+0x6450>
  409918:	ldr	x8, [x19, #8]
  40991c:	mov	w10, #0x1                   	// #1
  409920:	strb	w10, [x19, #33]
  409924:	cmp	x8, #0x0
  409928:	cset	w24, ne  // ne = any
  40992c:	cbnz	w10, 409b34 <__fxstatat@plt+0x6654>
  409930:	add	x0, sp, #0x8
  409934:	mov	w2, #0x1000                	// #4096
  409938:	mov	w1, wzr
  40993c:	bl	402f50 <memset@plt>
  409940:	ldr	x8, [x19, #8]
  409944:	mov	w1, #0x660b                	// #26123
  409948:	add	x2, sp, #0x8
  40994c:	movk	w1, #0xc020, lsl #16
  409950:	str	x8, [sp, #8]
  409954:	ldr	w9, [x19, #16]
  409958:	mvn	x8, x8
  40995c:	str	w22, [sp, #32]
  409960:	str	x8, [sp, #16]
  409964:	str	w9, [sp, #24]
  409968:	ldr	w0, [x19]
  40996c:	bl	4034b0 <ioctl@plt>
  409970:	tbnz	w0, #31, 409abc <__fxstatat@plt+0x65dc>
  409974:	ldr	w8, [sp, #28]
  409978:	cbz	w8, 409918 <__fxstatat@plt+0x6438>
  40997c:	ldr	x9, [x19, #24]
  409980:	mvn	x10, x8
  409984:	cmp	x9, x10
  409988:	b.hi	409b88 <__fxstatat@plt+0x66a8>  // b.pmore
  40998c:	ldr	x0, [x19, #40]
  409990:	add	x1, x9, x8
  409994:	mov	w2, #0x18                  	// #24
  409998:	str	x1, [x19, #24]
  40999c:	sub	x28, x28, x0
  4099a0:	bl	410db4 <__fxstatat@plt+0xd8d4>
  4099a4:	str	x0, [x19, #40]
  4099a8:	ldr	w8, [sp, #28]
  4099ac:	add	x28, x0, x28
  4099b0:	cbz	w8, 409ad4 <__fxstatat@plt+0x65f4>
  4099b4:	ldr	w8, [sp, #28]
  4099b8:	mov	w9, wzr
  4099bc:	b	4099e8 <__fxstatat@plt+0x6508>
  4099c0:	ldr	x12, [x19, #40]
  4099c4:	madd	x13, x14, x26, x21
  4099c8:	umaddl	x28, w20, w23, x12
  4099cc:	stp	x11, x10, [x28]
  4099d0:	ldr	w10, [x13, #72]
  4099d4:	add	w20, w20, #0x1
  4099d8:	str	w10, [x28, #16]
  4099dc:	add	w9, w9, #0x1
  4099e0:	cmp	w9, w8
  4099e4:	b.cs	409ad4 <__fxstatat@plt+0x65f4>  // b.hs, b.nlast
  4099e8:	umaddl	x12, w9, w26, x21
  4099ec:	ldr	x11, [x12, #32]!
  4099f0:	mov	x13, x12
  4099f4:	ldr	x10, [x13, #16]!
  4099f8:	sub	x14, x27, x10
  4099fc:	cmp	x11, x14
  409a00:	b.hi	409b68 <__fxstatat@plt+0x6688>  // b.pmore
  409a04:	mov	w14, w9
  409a08:	cbz	w20, 409a44 <__fxstatat@plt+0x6564>
  409a0c:	madd	x15, x14, x26, x21
  409a10:	ldr	w15, [x15, #72]
  409a14:	ldr	w16, [x28, #16]
  409a18:	and	w17, w15, #0xfffffffe
  409a1c:	cmp	w16, w17
  409a20:	b.ne	409a44 <__fxstatat@plt+0x6564>  // b.any
  409a24:	ldp	x17, x16, [x28]
  409a28:	add	x17, x16, x17
  409a2c:	cmp	x17, x11
  409a30:	b.ne	409a44 <__fxstatat@plt+0x6564>  // b.any
  409a34:	add	x10, x16, x10
  409a38:	str	x10, [x28, #8]
  409a3c:	str	w15, [x28, #16]
  409a40:	b	4099dc <__fxstatat@plt+0x64fc>
  409a44:	cbnz	w20, 409a54 <__fxstatat@plt+0x6574>
  409a48:	ldr	x15, [x19, #8]
  409a4c:	cmp	x15, x11
  409a50:	b.hi	409a68 <__fxstatat@plt+0x6588>  // b.pmore
  409a54:	cbz	w20, 4099c0 <__fxstatat@plt+0x64e0>
  409a58:	ldp	x15, x16, [x28]
  409a5c:	add	x15, x16, x15
  409a60:	cmp	x15, x11
  409a64:	b.ls	4099c0 <__fxstatat@plt+0x64e0>  // b.plast
  409a68:	cbz	w20, 409a78 <__fxstatat@plt+0x6598>
  409a6c:	ldp	x14, x15, [x28]
  409a70:	add	x14, x15, x14
  409a74:	b	409a7c <__fxstatat@plt+0x659c>
  409a78:	ldr	x14, [x19, #8]
  409a7c:	sub	x11, x14, x11
  409a80:	subs	x10, x10, x11
  409a84:	b.ls	409aa0 <__fxstatat@plt+0x65c0>  // b.plast
  409a88:	ldr	x11, [x19, #8]
  409a8c:	mov	w10, #0x1                   	// #1
  409a90:	mov	w24, wzr
  409a94:	cbnz	x11, 409ab0 <__fxstatat@plt+0x65d0>
  409a98:	strb	w10, [x19, #32]
  409a9c:	b	409ab0 <__fxstatat@plt+0x65d0>
  409aa0:	str	x14, [x12]
  409aa4:	str	x10, [x13]
  409aa8:	sub	w9, w9, #0x1
  409aac:	mov	w10, #0x6                   	// #6
  409ab0:	cmp	w10, #0x6
  409ab4:	b.eq	4099dc <__fxstatat@plt+0x64fc>  // b.none
  409ab8:	b	40992c <__fxstatat@plt+0x644c>
  409abc:	ldr	x8, [x19, #8]
  409ac0:	mov	w10, #0x1                   	// #1
  409ac4:	mov	w24, wzr
  409ac8:	cbnz	x8, 40992c <__fxstatat@plt+0x644c>
  409acc:	strb	w10, [x19, #32]
  409ad0:	b	40992c <__fxstatat@plt+0x644c>
  409ad4:	ldrb	w8, [x28, #16]
  409ad8:	tbz	w8, #0, 409ae0 <__fxstatat@plt+0x6600>
  409adc:	strb	w25, [x19, #33]
  409ae0:	cmp	w20, #0x49
  409ae4:	b.cc	409b00 <__fxstatat@plt+0x6620>  // b.lo, b.ul, b.last
  409ae8:	ldrb	w8, [x19, #33]
  409aec:	cbnz	w8, 409b00 <__fxstatat@plt+0x6620>
  409af0:	ldr	x8, [x19, #40]
  409af4:	sub	w20, w20, #0x1
  409af8:	umaddl	x8, w20, w23, x8
  409afc:	sub	x28, x8, #0x18
  409b00:	ldrb	w8, [x19, #33]
  409b04:	mov	w9, w20
  409b08:	str	x9, [x19, #24]
  409b0c:	cbz	w8, 409b18 <__fxstatat@plt+0x6638>
  409b10:	mov	w10, #0x3                   	// #3
  409b14:	b	40992c <__fxstatat@plt+0x644c>
  409b18:	ldp	x8, x9, [x28]
  409b1c:	cmp	w20, #0x47
  409b20:	add	x8, x9, x8
  409b24:	str	x8, [x19, #8]
  409b28:	mov	w8, #0x3                   	// #3
  409b2c:	csel	w10, w8, wzr, hi  // hi = pmore
  409b30:	b	40992c <__fxstatat@plt+0x644c>
  409b34:	cmp	w10, #0x3
  409b38:	b.ne	409b40 <__fxstatat@plt+0x6660>  // b.any
  409b3c:	mov	w24, #0x1                   	// #1
  409b40:	and	w0, w24, #0x1
  409b44:	add	sp, sp, #0x1, lsl #12
  409b48:	add	sp, sp, #0x10
  409b4c:	ldp	x20, x19, [sp, #80]
  409b50:	ldp	x22, x21, [sp, #64]
  409b54:	ldp	x24, x23, [sp, #48]
  409b58:	ldp	x26, x25, [sp, #32]
  409b5c:	ldp	x28, x27, [sp, #16]
  409b60:	ldp	x29, x30, [sp], #96
  409b64:	ret
  409b68:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  409b6c:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  409b70:	adrp	x3, 415000 <__fxstatat@plt+0x11b20>
  409b74:	add	x0, x0, #0x8bd
  409b78:	add	x1, x1, #0x87e
  409b7c:	add	x3, x3, #0x890
  409b80:	mov	w2, #0x8d                  	// #141
  409b84:	bl	403400 <__assert_fail@plt>
  409b88:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  409b8c:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  409b90:	adrp	x3, 415000 <__fxstatat@plt+0x11b20>
  409b94:	add	x0, x0, #0x847
  409b98:	add	x1, x1, #0x87e
  409b9c:	add	x3, x3, #0x890
  409ba0:	mov	w2, #0x7e                  	// #126
  409ba4:	bl	403400 <__assert_fail@plt>
  409ba8:	sub	sp, sp, #0x170
  409bac:	stp	x28, x25, [sp, #304]
  409bb0:	stp	x24, x23, [sp, #320]
  409bb4:	stp	x22, x21, [sp, #336]
  409bb8:	stp	x20, x19, [sp, #352]
  409bbc:	mov	w22, w6
  409bc0:	mov	w21, w5
  409bc4:	mov	w23, w4
  409bc8:	mov	x20, x3
  409bcc:	mov	w19, w2
  409bd0:	mov	x24, x1
  409bd4:	mov	w25, w0
  409bd8:	stp	x29, x30, [sp, #288]
  409bdc:	add	x29, sp, #0x120
  409be0:	tbz	w6, #31, 409c08 <__fxstatat@plt+0x6728>
  409be4:	mov	w0, w25
  409be8:	mov	x1, x24
  409bec:	mov	w2, w19
  409bf0:	mov	x3, x20
  409bf4:	mov	w4, w23
  409bf8:	bl	402ce0 <linkat@plt>
  409bfc:	cbz	w0, 409c68 <__fxstatat@plt+0x6788>
  409c00:	bl	403410 <__errno_location@plt>
  409c04:	ldr	w22, [x0]
  409c08:	cmp	w22, #0x11
  409c0c:	b.ne	409cc4 <__fxstatat@plt+0x67e4>  // b.any
  409c10:	tbz	w21, #0, 409cc4 <__fxstatat@plt+0x67e4>
  409c14:	add	x1, sp, #0x20
  409c18:	mov	x0, x20
  409c1c:	bl	409ce4 <__fxstatat@plt+0x6804>
  409c20:	cbz	x0, 409c5c <__fxstatat@plt+0x677c>
  409c24:	adrp	x3, 409000 <__fxstatat@plt+0x5b20>
  409c28:	add	x3, x3, #0xd58
  409c2c:	add	x2, sp, #0x8
  409c30:	mov	w4, #0x6                   	// #6
  409c34:	mov	w1, wzr
  409c38:	mov	x21, x0
  409c3c:	str	w25, [sp, #8]
  409c40:	str	x24, [sp, #16]
  409c44:	stp	w19, w23, [sp, #24]
  409c48:	bl	40f790 <__fxstatat@plt+0xc2b0>
  409c4c:	cbz	w0, 409c78 <__fxstatat@plt+0x6798>
  409c50:	bl	403410 <__errno_location@plt>
  409c54:	ldr	w22, [x0]
  409c58:	b	409cb0 <__fxstatat@plt+0x67d0>
  409c5c:	bl	403410 <__errno_location@plt>
  409c60:	ldr	w22, [x0]
  409c64:	b	409cc4 <__fxstatat@plt+0x67e4>
  409c68:	mov	w22, wzr
  409c6c:	cmp	w22, #0x11
  409c70:	b.eq	409c10 <__fxstatat@plt+0x6730>  // b.none
  409c74:	b	409cc4 <__fxstatat@plt+0x67e4>
  409c78:	mov	w0, w19
  409c7c:	mov	x1, x21
  409c80:	mov	w2, w19
  409c84:	mov	x3, x20
  409c88:	bl	403220 <renameat@plt>
  409c8c:	cbz	w0, 409c9c <__fxstatat@plt+0x67bc>
  409c90:	bl	403410 <__errno_location@plt>
  409c94:	ldr	w22, [x0]
  409c98:	b	409ca0 <__fxstatat@plt+0x67c0>
  409c9c:	mov	w22, #0xffffffff            	// #-1
  409ca0:	mov	w0, w19
  409ca4:	mov	x1, x21
  409ca8:	mov	w2, wzr
  409cac:	bl	402d50 <unlinkat@plt>
  409cb0:	add	x8, sp, #0x20
  409cb4:	cmp	x21, x8
  409cb8:	b.eq	409cc4 <__fxstatat@plt+0x67e4>  // b.none
  409cbc:	mov	x0, x21
  409cc0:	bl	4031d0 <free@plt>
  409cc4:	mov	w0, w22
  409cc8:	ldp	x20, x19, [sp, #352]
  409ccc:	ldp	x22, x21, [sp, #336]
  409cd0:	ldp	x24, x23, [sp, #320]
  409cd4:	ldp	x28, x25, [sp, #304]
  409cd8:	ldp	x29, x30, [sp, #288]
  409cdc:	add	sp, sp, #0x170
  409ce0:	ret
  409ce4:	stp	x29, x30, [sp, #-48]!
  409ce8:	str	x21, [sp, #16]
  409cec:	stp	x20, x19, [sp, #32]
  409cf0:	mov	x29, sp
  409cf4:	mov	x19, x1
  409cf8:	mov	x20, x0
  409cfc:	bl	40aba4 <__fxstatat@plt+0x76c4>
  409d00:	sub	x21, x0, x20
  409d04:	add	x0, x21, #0x9
  409d08:	cmp	x0, #0x101
  409d0c:	b.cc	409d1c <__fxstatat@plt+0x683c>  // b.lo, b.ul, b.last
  409d10:	bl	402e90 <malloc@plt>
  409d14:	mov	x19, x0
  409d18:	cbz	x0, 409d44 <__fxstatat@plt+0x6864>
  409d1c:	mov	x3, #0xffffffffffffffff    	// #-1
  409d20:	mov	x0, x19
  409d24:	mov	x1, x20
  409d28:	mov	x2, x21
  409d2c:	bl	403340 <__mempcpy_chk@plt>
  409d30:	adrp	x8, 415000 <__fxstatat@plt+0x11b20>
  409d34:	add	x8, x8, #0x8fd
  409d38:	ldr	x8, [x8]
  409d3c:	strb	wzr, [x0, #8]
  409d40:	str	x8, [x0]
  409d44:	mov	x0, x19
  409d48:	ldp	x20, x19, [sp, #32]
  409d4c:	ldr	x21, [sp, #16]
  409d50:	ldp	x29, x30, [sp], #48
  409d54:	ret
  409d58:	stp	x29, x30, [sp, #-16]!
  409d5c:	ldr	w8, [x1]
  409d60:	ldr	x9, [x1, #8]
  409d64:	ldp	w2, w4, [x1, #16]
  409d68:	mov	x3, x0
  409d6c:	mov	w0, w8
  409d70:	mov	x1, x9
  409d74:	mov	x29, sp
  409d78:	bl	402ce0 <linkat@plt>
  409d7c:	ldp	x29, x30, [sp], #16
  409d80:	ret
  409d84:	sub	sp, sp, #0x150
  409d88:	stp	x28, x23, [sp, #288]
  409d8c:	stp	x22, x21, [sp, #304]
  409d90:	stp	x20, x19, [sp, #320]
  409d94:	mov	w22, w4
  409d98:	mov	w21, w3
  409d9c:	mov	x20, x2
  409da0:	mov	w19, w1
  409da4:	mov	x23, x0
  409da8:	stp	x29, x30, [sp, #272]
  409dac:	add	x29, sp, #0x110
  409db0:	tbz	w4, #31, 409dd0 <__fxstatat@plt+0x68f0>
  409db4:	mov	x0, x23
  409db8:	mov	w1, w19
  409dbc:	mov	x2, x20
  409dc0:	bl	4033b0 <symlinkat@plt>
  409dc4:	cbz	w0, 409e2c <__fxstatat@plt+0x694c>
  409dc8:	bl	403410 <__errno_location@plt>
  409dcc:	ldr	w22, [x0]
  409dd0:	cmp	w22, #0x11
  409dd4:	b.ne	409e88 <__fxstatat@plt+0x69a8>  // b.any
  409dd8:	tbz	w21, #0, 409e88 <__fxstatat@plt+0x69a8>
  409ddc:	add	x1, sp, #0x10
  409de0:	mov	x0, x20
  409de4:	bl	409ce4 <__fxstatat@plt+0x6804>
  409de8:	cbz	x0, 409e20 <__fxstatat@plt+0x6940>
  409dec:	adrp	x3, 409000 <__fxstatat@plt+0x5b20>
  409df0:	add	x3, x3, #0xea4
  409df4:	mov	x2, sp
  409df8:	mov	w4, #0x6                   	// #6
  409dfc:	mov	w1, wzr
  409e00:	mov	x21, x0
  409e04:	str	x23, [sp]
  409e08:	str	w19, [sp, #8]
  409e0c:	bl	40f790 <__fxstatat@plt+0xc2b0>
  409e10:	cbz	w0, 409e3c <__fxstatat@plt+0x695c>
  409e14:	bl	403410 <__errno_location@plt>
  409e18:	ldr	w22, [x0]
  409e1c:	b	409e74 <__fxstatat@plt+0x6994>
  409e20:	bl	403410 <__errno_location@plt>
  409e24:	ldr	w22, [x0]
  409e28:	b	409e88 <__fxstatat@plt+0x69a8>
  409e2c:	mov	w22, wzr
  409e30:	cmp	w22, #0x11
  409e34:	b.eq	409dd8 <__fxstatat@plt+0x68f8>  // b.none
  409e38:	b	409e88 <__fxstatat@plt+0x69a8>
  409e3c:	mov	w0, w19
  409e40:	mov	x1, x21
  409e44:	mov	w2, w19
  409e48:	mov	x3, x20
  409e4c:	bl	403220 <renameat@plt>
  409e50:	cbz	w0, 409e70 <__fxstatat@plt+0x6990>
  409e54:	bl	403410 <__errno_location@plt>
  409e58:	ldr	w22, [x0]
  409e5c:	mov	w0, w19
  409e60:	mov	x1, x21
  409e64:	mov	w2, wzr
  409e68:	bl	402d50 <unlinkat@plt>
  409e6c:	b	409e74 <__fxstatat@plt+0x6994>
  409e70:	mov	w22, #0xffffffff            	// #-1
  409e74:	add	x8, sp, #0x10
  409e78:	cmp	x21, x8
  409e7c:	b.eq	409e88 <__fxstatat@plt+0x69a8>  // b.none
  409e80:	mov	x0, x21
  409e84:	bl	4031d0 <free@plt>
  409e88:	mov	w0, w22
  409e8c:	ldp	x20, x19, [sp, #320]
  409e90:	ldp	x22, x21, [sp, #304]
  409e94:	ldp	x28, x23, [sp, #288]
  409e98:	ldp	x29, x30, [sp, #272]
  409e9c:	add	sp, sp, #0x150
  409ea0:	ret
  409ea4:	stp	x29, x30, [sp, #-16]!
  409ea8:	ldr	x8, [x1]
  409eac:	ldr	w1, [x1, #8]
  409eb0:	mov	x2, x0
  409eb4:	mov	x29, sp
  409eb8:	mov	x0, x8
  409ebc:	bl	4033b0 <symlinkat@plt>
  409ec0:	ldp	x29, x30, [sp], #16
  409ec4:	ret
  409ec8:	stp	x29, x30, [sp, #-48]!
  409ecc:	stp	x22, x21, [sp, #16]
  409ed0:	stp	x20, x19, [sp, #32]
  409ed4:	mov	x29, sp
  409ed8:	mov	x20, x2
  409edc:	mov	x21, x0
  409ee0:	bl	40cc84 <__fxstatat@plt+0x97a4>
  409ee4:	mov	w19, w0
  409ee8:	cmn	w0, #0x1
  409eec:	b.eq	409f20 <__fxstatat@plt+0x6a40>  // b.none
  409ef0:	cmn	w19, #0x2
  409ef4:	b.ne	409f5c <__fxstatat@plt+0x6a7c>  // b.any
  409ef8:	bl	403410 <__errno_location@plt>
  409efc:	ldr	w20, [x0]
  409f00:	mov	x0, x21
  409f04:	bl	40e220 <__fxstatat@plt+0xad40>
  409f08:	adrp	x2, 415000 <__fxstatat@plt+0x11b20>
  409f0c:	mov	x3, x0
  409f10:	add	x2, x2, #0x33d
  409f14:	mov	w0, wzr
  409f18:	mov	w1, w20
  409f1c:	b	409f58 <__fxstatat@plt+0x6a78>
  409f20:	bl	403410 <__errno_location@plt>
  409f24:	ldr	w21, [x0]
  409f28:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  409f2c:	add	x1, x1, #0x519
  409f30:	mov	w2, #0x5                   	// #5
  409f34:	mov	x0, xzr
  409f38:	bl	403370 <dcgettext@plt>
  409f3c:	mov	x22, x0
  409f40:	mov	x0, x20
  409f44:	bl	40e220 <__fxstatat@plt+0xad40>
  409f48:	mov	x3, x0
  409f4c:	mov	w0, wzr
  409f50:	mov	w1, w21
  409f54:	mov	x2, x22
  409f58:	bl	402c80 <error@plt>
  409f5c:	mov	w0, w19
  409f60:	ldp	x20, x19, [sp, #32]
  409f64:	ldp	x22, x21, [sp, #16]
  409f68:	ldp	x29, x30, [sp], #48
  409f6c:	ret
  409f70:	stp	x29, x30, [sp, #-48]!
  409f74:	stp	x22, x21, [sp, #16]
  409f78:	stp	x20, x19, [sp, #32]
  409f7c:	mov	x29, sp
  409f80:	mov	x20, x0
  409f84:	bl	40cce4 <__fxstatat@plt+0x9804>
  409f88:	mov	w19, w0
  409f8c:	cbz	w0, 409fcc <__fxstatat@plt+0x6aec>
  409f90:	bl	403410 <__errno_location@plt>
  409f94:	ldr	w21, [x0]
  409f98:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  409f9c:	add	x1, x1, #0x3bd
  409fa0:	mov	w2, #0x5                   	// #5
  409fa4:	mov	x0, xzr
  409fa8:	bl	403370 <dcgettext@plt>
  409fac:	mov	x22, x0
  409fb0:	mov	x0, x20
  409fb4:	bl	40e220 <__fxstatat@plt+0xad40>
  409fb8:	mov	x3, x0
  409fbc:	mov	w0, wzr
  409fc0:	mov	w1, w21
  409fc4:	mov	x2, x22
  409fc8:	bl	402c80 <error@plt>
  409fcc:	mov	w0, w19
  409fd0:	ldp	x20, x19, [sp, #32]
  409fd4:	ldp	x22, x21, [sp, #16]
  409fd8:	ldp	x29, x30, [sp], #48
  409fdc:	ret
  409fe0:	stp	x29, x30, [sp, #-80]!
  409fe4:	cmp	x1, #0x401
  409fe8:	mov	w8, #0x401                 	// #1025
  409fec:	stp	x26, x25, [sp, #16]
  409ff0:	stp	x20, x19, [sp, #64]
  409ff4:	mov	x19, x0
  409ff8:	csinc	x20, x8, x1, cs  // cs = hs, nlast
  409ffc:	mov	w25, #0xc                   	// #12
  40a000:	stp	x24, x23, [sp, #32]
  40a004:	stp	x22, x21, [sp, #48]
  40a008:	mov	x29, sp
  40a00c:	b	40a01c <__fxstatat@plt+0x6b3c>
  40a010:	mov	w8, wzr
  40a014:	mov	x21, xzr
  40a018:	tbz	w8, #0, 40a0d0 <__fxstatat@plt+0x6bf0>
  40a01c:	mov	x0, x20
  40a020:	bl	402e90 <malloc@plt>
  40a024:	cbz	x0, 40a010 <__fxstatat@plt+0x6b30>
  40a028:	mov	x22, x0
  40a02c:	mov	x0, x19
  40a030:	mov	x1, x22
  40a034:	mov	x2, x20
  40a038:	bl	402cf0 <readlink@plt>
  40a03c:	mov	x23, x0
  40a040:	tbz	x0, #63, 40a054 <__fxstatat@plt+0x6b74>
  40a044:	bl	403410 <__errno_location@plt>
  40a048:	ldr	w26, [x0]
  40a04c:	cmp	w26, #0x22
  40a050:	b.ne	40a0a0 <__fxstatat@plt+0x6bc0>  // b.any
  40a054:	cmp	x23, x20
  40a058:	b.cs	40a06c <__fxstatat@plt+0x6b8c>  // b.hs, b.nlast
  40a05c:	mov	w8, wzr
  40a060:	strb	wzr, [x22, x23]
  40a064:	mov	x21, x22
  40a068:	b	40a018 <__fxstatat@plt+0x6b38>
  40a06c:	mov	x0, x22
  40a070:	bl	4031d0 <free@plt>
  40a074:	lsr	x8, x20, #62
  40a078:	cbnz	x8, 40a088 <__fxstatat@plt+0x6ba8>
  40a07c:	lsl	x20, x20, #1
  40a080:	mov	w8, #0x1                   	// #1
  40a084:	b	40a018 <__fxstatat@plt+0x6b38>
  40a088:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40a08c:	cmp	x20, x8
  40a090:	b.cs	40a0bc <__fxstatat@plt+0x6bdc>  // b.hs, b.nlast
  40a094:	mov	w8, #0x1                   	// #1
  40a098:	mov	x20, #0x7fffffffffffffff    	// #9223372036854775807
  40a09c:	b	40a018 <__fxstatat@plt+0x6b38>
  40a0a0:	mov	x24, x0
  40a0a4:	mov	x0, x22
  40a0a8:	bl	4031d0 <free@plt>
  40a0ac:	mov	w8, wzr
  40a0b0:	mov	x21, xzr
  40a0b4:	str	w26, [x24]
  40a0b8:	b	40a018 <__fxstatat@plt+0x6b38>
  40a0bc:	bl	403410 <__errno_location@plt>
  40a0c0:	mov	w8, wzr
  40a0c4:	mov	x21, xzr
  40a0c8:	str	w25, [x0]
  40a0cc:	b	40a018 <__fxstatat@plt+0x6b38>
  40a0d0:	mov	x0, x21
  40a0d4:	ldp	x20, x19, [sp, #64]
  40a0d8:	ldp	x22, x21, [sp, #48]
  40a0dc:	ldp	x24, x23, [sp, #32]
  40a0e0:	ldp	x26, x25, [sp, #16]
  40a0e4:	ldp	x29, x30, [sp], #80
  40a0e8:	ret
  40a0ec:	stp	x29, x30, [sp, #-32]!
  40a0f0:	stp	x20, x19, [sp, #16]
  40a0f4:	mov	x19, x0
  40a0f8:	mov	x29, sp
  40a0fc:	cbz	x0, 40a128 <__fxstatat@plt+0x6c48>
  40a100:	cbz	x19, 40a13c <__fxstatat@plt+0x6c5c>
  40a104:	ldrb	w8, [x19]
  40a108:	adrp	x20, 415000 <__fxstatat@plt+0x11b20>
  40a10c:	add	x20, x20, #0x923
  40a110:	cbz	w8, 40a144 <__fxstatat@plt+0x6c64>
  40a114:	mov	x0, x19
  40a118:	bl	40aba4 <__fxstatat@plt+0x76c4>
  40a11c:	cmp	x19, x0
  40a120:	csel	x20, x19, x20, eq  // eq = none
  40a124:	b	40a144 <__fxstatat@plt+0x6c64>
  40a128:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40a12c:	add	x0, x0, #0x90b
  40a130:	bl	403430 <getenv@plt>
  40a134:	mov	x19, x0
  40a138:	cbnz	x19, 40a104 <__fxstatat@plt+0x6c24>
  40a13c:	adrp	x20, 415000 <__fxstatat@plt+0x11b20>
  40a140:	add	x20, x20, #0x923
  40a144:	adrp	x8, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  40a148:	str	x20, [x8, #2456]
  40a14c:	ldp	x20, x19, [sp, #16]
  40a150:	ldp	x29, x30, [sp], #32
  40a154:	ret
  40a158:	sub	sp, sp, #0x90
  40a15c:	str	w0, [sp, #12]
  40a160:	mov	x0, x1
  40a164:	stp	x29, x30, [sp, #48]
  40a168:	stp	x28, x27, [sp, #64]
  40a16c:	stp	x26, x25, [sp, #80]
  40a170:	stp	x24, x23, [sp, #96]
  40a174:	stp	x22, x21, [sp, #112]
  40a178:	stp	x20, x19, [sp, #128]
  40a17c:	add	x29, sp, #0x30
  40a180:	mov	w19, w3
  40a184:	mov	w24, w2
  40a188:	mov	x20, x1
  40a18c:	bl	40aba4 <__fxstatat@plt+0x76c4>
  40a190:	sub	x22, x0, x20
  40a194:	bl	402c40 <strlen@plt>
  40a198:	adrp	x21, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  40a19c:	ldr	x8, [x21, #2456]
  40a1a0:	add	x23, x22, x0
  40a1a4:	cbnz	x8, 40a1b0 <__fxstatat@plt+0x6cd0>
  40a1a8:	mov	x0, xzr
  40a1ac:	bl	40a0ec <__fxstatat@plt+0x6c0c>
  40a1b0:	ldr	x0, [x21, #2456]
  40a1b4:	bl	402c40 <strlen@plt>
  40a1b8:	add	x25, x0, #0x1
  40a1bc:	cmp	x25, #0x9
  40a1c0:	mov	w8, #0x9                   	// #9
  40a1c4:	csinc	x8, x8, x0, ls  // ls = plast
  40a1c8:	add	x8, x23, x8
  40a1cc:	add	x0, x8, #0x1
  40a1d0:	str	x0, [sp]
  40a1d4:	bl	402e90 <malloc@plt>
  40a1d8:	stur	x0, [x29, #-8]
  40a1dc:	cbz	x0, 40a360 <__fxstatat@plt+0x6e80>
  40a1e0:	mov	w8, #0xffffffff            	// #-1
  40a1e4:	add	x27, x23, #0x1
  40a1e8:	stur	xzr, [x29, #-16]
  40a1ec:	str	xzr, [sp, #16]
  40a1f0:	stur	w8, [x29, #-20]
  40a1f4:	b	40a200 <__fxstatat@plt+0x6d20>
  40a1f8:	mov	w8, #0x3                   	// #3
  40a1fc:	cbnz	w8, 40a320 <__fxstatat@plt+0x6e40>
  40a200:	ldur	x21, [x29, #-8]
  40a204:	mov	x1, x20
  40a208:	mov	x2, x27
  40a20c:	mov	x0, x21
  40a210:	bl	402c10 <memcpy@plt>
  40a214:	cmp	w24, #0x1
  40a218:	b.ne	40a234 <__fxstatat@plt+0x6d54>  // b.any
  40a21c:	adrp	x8, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  40a220:	ldr	x1, [x8, #2456]
  40a224:	add	x0, x21, x23
  40a228:	mov	x2, x25
  40a22c:	bl	402c10 <memcpy@plt>
  40a230:	b	40a2a8 <__fxstatat@plt+0x6dc8>
  40a234:	ldr	w0, [sp, #12]
  40a238:	ldr	x2, [sp]
  40a23c:	sub	x1, x29, #0x8
  40a240:	sub	x5, x29, #0x10
  40a244:	sub	x6, x29, #0x14
  40a248:	mov	x3, x23
  40a24c:	mov	x4, x22
  40a250:	bl	40a380 <__fxstatat@plt+0x6ea0>
  40a254:	cmp	w0, #0x1
  40a258:	b.eq	40a294 <__fxstatat@plt+0x6db4>  // b.none
  40a25c:	cmp	w0, #0x2
  40a260:	b.eq	40a270 <__fxstatat@plt+0x6d90>  // b.none
  40a264:	cmp	w0, #0x3
  40a268:	b.ne	40a2a8 <__fxstatat@plt+0x6dc8>  // b.any
  40a26c:	b	40a33c <__fxstatat@plt+0x6e5c>
  40a270:	cmp	w24, #0x2
  40a274:	b.ne	40a294 <__fxstatat@plt+0x6db4>  // b.any
  40a278:	ldur	x8, [x29, #-8]
  40a27c:	adrp	x9, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  40a280:	ldr	x1, [x9, #2456]
  40a284:	mov	x2, x25
  40a288:	add	x0, x8, x23
  40a28c:	bl	402c10 <memcpy@plt>
  40a290:	mov	w24, #0x1                   	// #1
  40a294:	ldur	x0, [x29, #-8]
  40a298:	ldur	w2, [x29, #-20]
  40a29c:	add	x3, sp, #0x10
  40a2a0:	mov	x1, x23
  40a2a4:	bl	40a68c <__fxstatat@plt+0x71ac>
  40a2a8:	tbz	w19, #0, 40a328 <__fxstatat@plt+0x6e48>
  40a2ac:	ldur	w8, [x29, #-20]
  40a2b0:	tbz	w8, #31, 40a2c0 <__fxstatat@plt+0x6de0>
  40a2b4:	mov	x22, xzr
  40a2b8:	mov	w8, #0xffffff9c            	// #-100
  40a2bc:	stur	w8, [x29, #-20]
  40a2c0:	ldur	x28, [x29, #-8]
  40a2c4:	ldur	w2, [x29, #-20]
  40a2c8:	cmp	w24, #0x1
  40a2cc:	cset	w4, ne  // ne = any
  40a2d0:	add	x3, x28, x22
  40a2d4:	mov	w0, #0xffffff9c            	// #-100
  40a2d8:	mov	x1, x20
  40a2dc:	bl	40e728 <__fxstatat@plt+0xb248>
  40a2e0:	cbz	w0, 40a1f8 <__fxstatat@plt+0x6d18>
  40a2e4:	bl	403410 <__errno_location@plt>
  40a2e8:	ldr	w26, [x0]
  40a2ec:	cmp	w26, #0x11
  40a2f0:	b.ne	40a2fc <__fxstatat@plt+0x6e1c>  // b.any
  40a2f4:	mov	w8, wzr
  40a2f8:	b	40a1fc <__fxstatat@plt+0x6d1c>
  40a2fc:	mov	x21, x0
  40a300:	ldur	x0, [x29, #-16]
  40a304:	cbz	x0, 40a30c <__fxstatat@plt+0x6e2c>
  40a308:	bl	403040 <closedir@plt>
  40a30c:	mov	x0, x28
  40a310:	bl	4031d0 <free@plt>
  40a314:	mov	w8, #0x1                   	// #1
  40a318:	str	w26, [x21]
  40a31c:	b	40a1fc <__fxstatat@plt+0x6d1c>
  40a320:	cmp	w8, #0x3
  40a324:	b.ne	40a35c <__fxstatat@plt+0x6e7c>  // b.any
  40a328:	ldur	x0, [x29, #-16]
  40a32c:	cbz	x0, 40a334 <__fxstatat@plt+0x6e54>
  40a330:	bl	403040 <closedir@plt>
  40a334:	ldur	x0, [x29, #-8]
  40a338:	b	40a360 <__fxstatat@plt+0x6e80>
  40a33c:	ldur	x0, [x29, #-8]
  40a340:	bl	4031d0 <free@plt>
  40a344:	bl	403410 <__errno_location@plt>
  40a348:	mov	x8, x0
  40a34c:	mov	w9, #0xc                   	// #12
  40a350:	mov	x0, xzr
  40a354:	str	w9, [x8]
  40a358:	b	40a360 <__fxstatat@plt+0x6e80>
  40a35c:	mov	x0, xzr
  40a360:	ldp	x20, x19, [sp, #128]
  40a364:	ldp	x22, x21, [sp, #112]
  40a368:	ldp	x24, x23, [sp, #96]
  40a36c:	ldp	x26, x25, [sp, #80]
  40a370:	ldp	x28, x27, [sp, #64]
  40a374:	ldp	x29, x30, [sp, #48]
  40a378:	add	sp, sp, #0x90
  40a37c:	ret
  40a380:	sub	sp, sp, #0xa0
  40a384:	stp	x29, x30, [sp, #64]
  40a388:	stp	x28, x27, [sp, #80]
  40a38c:	stp	x26, x25, [sp, #96]
  40a390:	stp	x24, x23, [sp, #112]
  40a394:	stp	x22, x21, [sp, #128]
  40a398:	stp	x20, x19, [sp, #144]
  40a39c:	ldr	x22, [x1]
  40a3a0:	ldr	x25, [x5]
  40a3a4:	add	x29, sp, #0x40
  40a3a8:	mov	w28, w0
  40a3ac:	add	x27, x22, x4
  40a3b0:	mov	x0, x27
  40a3b4:	mov	x26, x6
  40a3b8:	mov	x23, x5
  40a3bc:	mov	x20, x4
  40a3c0:	mov	x21, x3
  40a3c4:	stur	x2, [x29, #-24]
  40a3c8:	mov	x19, x1
  40a3cc:	bl	40abf0 <__fxstatat@plt+0x7710>
  40a3d0:	mov	x24, x0
  40a3d4:	cbz	x25, 40a3e8 <__fxstatat@plt+0x6f08>
  40a3d8:	mov	x0, x25
  40a3dc:	bl	403160 <rewinddir@plt>
  40a3e0:	mov	w26, #0x2                   	// #2
  40a3e4:	b	40a44c <__fxstatat@plt+0x6f6c>
  40a3e8:	ldrh	w8, [x27]
  40a3ec:	mov	w9, #0x2e                  	// #46
  40a3f0:	mov	w0, w28
  40a3f4:	mov	x1, x22
  40a3f8:	mov	w2, wzr
  40a3fc:	mov	x3, x26
  40a400:	sturh	w8, [x29, #-4]
  40a404:	strh	w9, [x27]
  40a408:	bl	40cb64 <__fxstatat@plt+0x9684>
  40a40c:	mov	x25, x0
  40a410:	mov	w26, #0x2                   	// #2
  40a414:	cbnz	x0, 40a428 <__fxstatat@plt+0x6f48>
  40a418:	bl	403410 <__errno_location@plt>
  40a41c:	ldr	w8, [x0]
  40a420:	cmp	w8, #0xc
  40a424:	cinc	w26, w26, eq  // eq = none
  40a428:	ldurh	w8, [x29, #-4]
  40a42c:	mov	w10, #0x7e2e                	// #32302
  40a430:	add	x9, x27, x24
  40a434:	movk	w10, #0x7e31, lsl #16
  40a438:	strh	w8, [x27]
  40a43c:	strb	wzr, [x9, #4]
  40a440:	str	w10, [x9]
  40a444:	cbz	x25, 40a668 <__fxstatat@plt+0x7188>
  40a448:	str	x25, [x23]
  40a44c:	mov	x0, x25
  40a450:	bl	402fe0 <readdir@plt>
  40a454:	stur	x19, [x29, #-16]
  40a458:	cbz	x0, 40a64c <__fxstatat@plt+0x716c>
  40a45c:	add	x8, x21, #0x4
  40a460:	mov	x23, x0
  40a464:	add	x19, x24, #0x4
  40a468:	add	x27, x24, #0x2
  40a46c:	stp	x8, x21, [sp, #8]
  40a470:	mov	w8, #0x1                   	// #1
  40a474:	str	x8, [sp, #24]
  40a478:	stur	w26, [x29, #-28]
  40a47c:	add	x28, x23, #0x13
  40a480:	mov	x0, x28
  40a484:	bl	402c40 <strlen@plt>
  40a488:	cmp	x0, x19
  40a48c:	b.cc	40a528 <__fxstatat@plt+0x7048>  // b.lo, b.ul, b.last
  40a490:	add	x0, x22, x20
  40a494:	mov	x1, x28
  40a498:	mov	x2, x27
  40a49c:	bl	402fd0 <bcmp@plt>
  40a4a0:	cbnz	w0, 40a528 <__fxstatat@plt+0x7048>
  40a4a4:	add	x28, x23, x24
  40a4a8:	ldrb	w9, [x28, #21]!
  40a4ac:	sub	w8, w9, #0x31
  40a4b0:	cmp	w8, #0x8
  40a4b4:	b.hi	40a528 <__fxstatat@plt+0x7048>  // b.pmore
  40a4b8:	sub	x8, x28, #0x2
  40a4bc:	ldrb	w8, [x8, #3]
  40a4c0:	cmp	w9, #0x39
  40a4c4:	cset	w21, eq  // eq = none
  40a4c8:	sub	w9, w8, #0x30
  40a4cc:	cmp	w9, #0x9
  40a4d0:	b.hi	40a510 <__fxstatat@plt+0x7030>  // b.pmore
  40a4d4:	add	x9, x23, x24
  40a4d8:	mov	w10, #0x17                  	// #23
  40a4dc:	and	w11, w8, #0xff
  40a4e0:	ldrb	w8, [x9, x10]
  40a4e4:	cmp	w11, #0x39
  40a4e8:	cset	w11, eq  // eq = none
  40a4ec:	and	w21, w21, w11
  40a4f0:	sub	w11, w8, #0x30
  40a4f4:	cmp	w11, #0xa
  40a4f8:	add	x10, x10, #0x1
  40a4fc:	b.cc	40a4dc <__fxstatat@plt+0x6ffc>  // b.lo, b.ul, b.last
  40a500:	sub	x23, x10, #0x16
  40a504:	cmp	w8, #0x7e
  40a508:	b.eq	40a51c <__fxstatat@plt+0x703c>  // b.none
  40a50c:	b	40a528 <__fxstatat@plt+0x7048>
  40a510:	mov	w23, #0x1                   	// #1
  40a514:	cmp	w8, #0x7e
  40a518:	b.ne	40a528 <__fxstatat@plt+0x7048>  // b.any
  40a51c:	add	x8, x23, x28
  40a520:	ldrb	w8, [x8, #1]
  40a524:	cbz	w8, 40a554 <__fxstatat@plt+0x7074>
  40a528:	mov	w8, #0x2                   	// #2
  40a52c:	mov	w21, w26
  40a530:	orr	w8, w8, #0x2
  40a534:	cmp	w8, #0x2
  40a538:	b.ne	40a660 <__fxstatat@plt+0x7180>  // b.any
  40a53c:	mov	x0, x25
  40a540:	bl	402fe0 <readdir@plt>
  40a544:	mov	x23, x0
  40a548:	mov	w26, w21
  40a54c:	cbnz	x0, 40a47c <__fxstatat@plt+0x6f9c>
  40a550:	b	40a650 <__fxstatat@plt+0x7170>
  40a554:	ldr	x8, [sp, #24]
  40a558:	cmp	x8, x23
  40a55c:	b.cc	40a584 <__fxstatat@plt+0x70a4>  // b.lo, b.ul, b.last
  40a560:	b.ne	40a528 <__fxstatat@plt+0x7048>  // b.any
  40a564:	ldr	x8, [sp, #16]
  40a568:	mov	x1, x28
  40a56c:	mov	x2, x23
  40a570:	add	x8, x22, x8
  40a574:	add	x0, x8, #0x2
  40a578:	bl	403100 <memcmp@plt>
  40a57c:	cmp	w0, #0x0
  40a580:	b.gt	40a528 <__fxstatat@plt+0x7048>
  40a584:	ldr	x8, [sp, #8]
  40a588:	add	x9, x23, x21
  40a58c:	str	x9, [sp, #24]
  40a590:	add	x8, x8, x9
  40a594:	ldur	x9, [x29, #-24]
  40a598:	cmp	x9, x8
  40a59c:	b.cs	40a5ec <__fxstatat@plt+0x710c>  // b.hs, b.nlast
  40a5a0:	lsr	x9, x8, #62
  40a5a4:	cmp	x9, #0x0
  40a5a8:	cset	w9, eq  // eq = none
  40a5ac:	lsl	x26, x8, x9
  40a5b0:	mov	x0, x22
  40a5b4:	mov	x1, x26
  40a5b8:	bl	402ff0 <realloc@plt>
  40a5bc:	cbz	x0, 40a5d4 <__fxstatat@plt+0x70f4>
  40a5c0:	mov	w8, wzr
  40a5c4:	mov	x22, x0
  40a5c8:	stur	x26, [x29, #-24]
  40a5cc:	cbnz	w8, 40a530 <__fxstatat@plt+0x7050>
  40a5d0:	b	40a5ec <__fxstatat@plt+0x710c>
  40a5d4:	ldur	x8, [x29, #-16]
  40a5d8:	str	x22, [x8]
  40a5dc:	mov	w8, #0x3                   	// #3
  40a5e0:	stur	w8, [x29, #-28]
  40a5e4:	mov	w8, #0x1                   	// #1
  40a5e8:	cbnz	w8, 40a530 <__fxstatat@plt+0x7050>
  40a5ec:	ldr	x9, [sp, #16]
  40a5f0:	mov	w10, #0x7e2e                	// #32302
  40a5f4:	add	x2, x23, #0x2
  40a5f8:	mov	x1, x28
  40a5fc:	add	x8, x22, x9
  40a600:	strh	w10, [x22, x9]
  40a604:	mov	w9, #0x30                  	// #48
  40a608:	strb	w9, [x8, #2]!
  40a60c:	add	x26, x8, x21
  40a610:	mov	x0, x26
  40a614:	bl	402c10 <memcpy@plt>
  40a618:	add	x9, x26, x23
  40a61c:	ldrb	w10, [x9, #-1]!
  40a620:	cmp	w10, #0x39
  40a624:	b.ne	40a63c <__fxstatat@plt+0x715c>  // b.any
  40a628:	mov	w8, #0x30                  	// #48
  40a62c:	strb	w8, [x9]
  40a630:	ldrb	w10, [x9, #-1]!
  40a634:	cmp	w10, #0x39
  40a638:	b.eq	40a62c <__fxstatat@plt+0x714c>  // b.none
  40a63c:	mov	w8, wzr
  40a640:	add	w10, w10, #0x1
  40a644:	strb	w10, [x9]
  40a648:	b	40a530 <__fxstatat@plt+0x7050>
  40a64c:	mov	w21, w26
  40a650:	ldur	x8, [x29, #-16]
  40a654:	mov	w0, w21
  40a658:	str	x22, [x8]
  40a65c:	b	40a66c <__fxstatat@plt+0x718c>
  40a660:	ldur	w0, [x29, #-28]
  40a664:	b	40a66c <__fxstatat@plt+0x718c>
  40a668:	mov	w0, w26
  40a66c:	ldp	x20, x19, [sp, #144]
  40a670:	ldp	x22, x21, [sp, #128]
  40a674:	ldp	x24, x23, [sp, #112]
  40a678:	ldp	x26, x25, [sp, #96]
  40a67c:	ldp	x28, x27, [sp, #80]
  40a680:	ldp	x29, x30, [sp, #64]
  40a684:	add	sp, sp, #0xa0
  40a688:	ret
  40a68c:	stp	x29, x30, [sp, #-80]!
  40a690:	str	x25, [sp, #16]
  40a694:	stp	x24, x23, [sp, #32]
  40a698:	stp	x22, x21, [sp, #48]
  40a69c:	stp	x20, x19, [sp, #64]
  40a6a0:	mov	x29, sp
  40a6a4:	mov	x22, x3
  40a6a8:	mov	w24, w2
  40a6ac:	mov	x20, x1
  40a6b0:	mov	x21, x0
  40a6b4:	bl	40aba4 <__fxstatat@plt+0x76c4>
  40a6b8:	mov	x19, x0
  40a6bc:	bl	40abf0 <__fxstatat@plt+0x7710>
  40a6c0:	mov	x23, x0
  40a6c4:	cmp	x0, #0xf
  40a6c8:	b.cc	40a704 <__fxstatat@plt+0x7224>  // b.lo, b.ul, b.last
  40a6cc:	ldr	x8, [x22]
  40a6d0:	cbnz	x8, 40a76c <__fxstatat@plt+0x728c>
  40a6d4:	tbnz	w24, #31, 40a714 <__fxstatat@plt+0x7234>
  40a6d8:	bl	403410 <__errno_location@plt>
  40a6dc:	mov	x25, x0
  40a6e0:	str	wzr, [x0]
  40a6e4:	mov	w1, #0x3                   	// #3
  40a6e8:	mov	w0, w24
  40a6ec:	bl	4030d0 <fpathconf@plt>
  40a6f0:	ldr	w8, [x25]
  40a6f4:	cmp	w8, #0x0
  40a6f8:	cset	w8, eq  // eq = none
  40a6fc:	sub	x8, x0, x8
  40a700:	b	40a754 <__fxstatat@plt+0x7274>
  40a704:	mov	w8, #0xff                  	// #255
  40a708:	cmp	x8, x23
  40a70c:	b.cc	40a778 <__fxstatat@plt+0x7298>  // b.lo, b.ul, b.last
  40a710:	b	40a794 <__fxstatat@plt+0x72b4>
  40a714:	ldrh	w8, [x19]
  40a718:	mov	w9, #0x2e                  	// #46
  40a71c:	strh	w8, [x29, #28]
  40a720:	strh	w9, [x19]
  40a724:	bl	403410 <__errno_location@plt>
  40a728:	mov	x24, x0
  40a72c:	str	wzr, [x0]
  40a730:	mov	w1, #0x3                   	// #3
  40a734:	mov	x0, x21
  40a738:	bl	402d90 <pathconf@plt>
  40a73c:	ldr	w8, [x24]
  40a740:	ldrh	w9, [x29, #28]
  40a744:	cmp	w8, #0x0
  40a748:	cset	w8, eq  // eq = none
  40a74c:	sub	x8, x0, x8
  40a750:	strh	w9, [x19]
  40a754:	cmn	x8, #0x1
  40a758:	mov	w9, #0xe                   	// #14
  40a75c:	csinv	x9, x9, xzr, ne  // ne = any
  40a760:	cmp	x8, #0x0
  40a764:	csel	x8, x8, x9, ge  // ge = tcont
  40a768:	str	x8, [x22]
  40a76c:	ldr	x8, [x22]
  40a770:	cmp	x8, x23
  40a774:	b.cs	40a794 <__fxstatat@plt+0x72b4>  // b.hs, b.nlast
  40a778:	add	x9, x21, x20
  40a77c:	sub	x9, x9, x19
  40a780:	sub	x10, x8, #0x1
  40a784:	cmp	x8, x9
  40a788:	csel	x8, x9, x10, hi  // hi = pmore
  40a78c:	mov	w9, #0x7e                  	// #126
  40a790:	strh	w9, [x19, x8]
  40a794:	ldp	x20, x19, [sp, #64]
  40a798:	ldp	x22, x21, [sp, #48]
  40a79c:	ldp	x24, x23, [sp, #32]
  40a7a0:	ldr	x25, [sp, #16]
  40a7a4:	ldp	x29, x30, [sp], #80
  40a7a8:	ret
  40a7ac:	stp	x29, x30, [sp, #-16]!
  40a7b0:	mov	w3, #0x1                   	// #1
  40a7b4:	mov	x29, sp
  40a7b8:	bl	40a158 <__fxstatat@plt+0x6c78>
  40a7bc:	ldp	x29, x30, [sp], #16
  40a7c0:	ret
  40a7c4:	stp	x29, x30, [sp, #-16]!
  40a7c8:	mov	w3, wzr
  40a7cc:	mov	x29, sp
  40a7d0:	bl	40a158 <__fxstatat@plt+0x6c78>
  40a7d4:	cbz	x0, 40a7e0 <__fxstatat@plt+0x7300>
  40a7d8:	ldp	x29, x30, [sp], #16
  40a7dc:	ret
  40a7e0:	bl	410f8c <__fxstatat@plt+0xdaac>
  40a7e4:	stp	x29, x30, [sp, #-32]!
  40a7e8:	str	x19, [sp, #16]
  40a7ec:	mov	x29, sp
  40a7f0:	cbz	x1, 40a828 <__fxstatat@plt+0x7348>
  40a7f4:	ldrb	w8, [x1]
  40a7f8:	cbz	w8, 40a828 <__fxstatat@plt+0x7348>
  40a7fc:	adrp	x8, 427000 <__fxstatat@plt+0x23b20>
  40a800:	ldr	x5, [x8, #1288]
  40a804:	adrp	x19, 415000 <__fxstatat@plt+0x11b20>
  40a808:	adrp	x2, 415000 <__fxstatat@plt+0x11b20>
  40a80c:	add	x19, x19, #0x928
  40a810:	add	x2, x2, #0x948
  40a814:	mov	w4, #0x4                   	// #4
  40a818:	mov	x3, x19
  40a81c:	bl	411e94 <__fxstatat@plt+0xe9b4>
  40a820:	ldr	w0, [x19, x0, lsl #2]
  40a824:	b	40a82c <__fxstatat@plt+0x734c>
  40a828:	mov	w0, #0x2                   	// #2
  40a82c:	ldr	x19, [sp, #16]
  40a830:	ldp	x29, x30, [sp], #32
  40a834:	ret
  40a838:	stp	x29, x30, [sp, #-16]!
  40a83c:	mov	x29, sp
  40a840:	cbz	x1, 40a84c <__fxstatat@plt+0x736c>
  40a844:	ldrb	w8, [x1]
  40a848:	cbnz	w8, 40a864 <__fxstatat@plt+0x7384>
  40a84c:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40a850:	add	x0, x0, #0x991
  40a854:	bl	403430 <getenv@plt>
  40a858:	mov	x1, x0
  40a85c:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40a860:	add	x0, x0, #0x990
  40a864:	bl	40a7e4 <__fxstatat@plt+0x7304>
  40a868:	ldp	x29, x30, [sp], #16
  40a86c:	ret
  40a870:	cbz	x0, 40a8bc <__fxstatat@plt+0x73dc>
  40a874:	cbz	x1, 40a8c8 <__fxstatat@plt+0x73e8>
  40a878:	mov	x9, x0
  40a87c:	mov	x10, x1
  40a880:	mov	x8, x10
  40a884:	udiv	x10, x9, x10
  40a888:	msub	x10, x10, x8, x9
  40a88c:	mov	x9, x8
  40a890:	cbnz	x10, 40a880 <__fxstatat@plt+0x73a0>
  40a894:	udiv	x8, x0, x8
  40a898:	umulh	x9, x1, x8
  40a89c:	mul	x8, x1, x8
  40a8a0:	cmp	xzr, x9
  40a8a4:	cset	w9, ne  // ne = any
  40a8a8:	cmp	x8, x2
  40a8ac:	b.hi	40a8c8 <__fxstatat@plt+0x73e8>  // b.pmore
  40a8b0:	cbnz	w9, 40a8c8 <__fxstatat@plt+0x73e8>
  40a8b4:	mov	x0, x8
  40a8b8:	ret
  40a8bc:	cmp	x1, #0x0
  40a8c0:	mov	w8, #0x2000                	// #8192
  40a8c4:	csel	x0, x1, x8, ne  // ne = any
  40a8c8:	cmp	x0, x2
  40a8cc:	csel	x8, x2, x0, hi  // hi = pmore
  40a8d0:	mov	x0, x8
  40a8d4:	ret
  40a8d8:	adrp	x8, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  40a8dc:	str	x0, [x8, #2464]
  40a8e0:	ret
  40a8e4:	stp	x29, x30, [sp, #-48]!
  40a8e8:	stp	x20, x19, [sp, #32]
  40a8ec:	adrp	x20, 427000 <__fxstatat@plt+0x23b20>
  40a8f0:	ldr	x19, [x20, #1336]
  40a8f4:	str	x21, [sp, #16]
  40a8f8:	mov	x29, sp
  40a8fc:	mov	x0, x19
  40a900:	bl	411668 <__fxstatat@plt+0xe188>
  40a904:	cbz	x0, 40a91c <__fxstatat@plt+0x743c>
  40a908:	mov	w2, #0x1                   	// #1
  40a90c:	mov	x0, x19
  40a910:	mov	x1, xzr
  40a914:	bl	4116a8 <__fxstatat@plt+0xe1c8>
  40a918:	cbz	w0, 40a924 <__fxstatat@plt+0x7444>
  40a91c:	mov	w19, wzr
  40a920:	b	40a934 <__fxstatat@plt+0x7454>
  40a924:	ldr	x0, [x20, #1336]
  40a928:	bl	411608 <__fxstatat@plt+0xe128>
  40a92c:	cmp	w0, #0x0
  40a930:	cset	w19, ne  // ne = any
  40a934:	ldr	x0, [x20, #1336]
  40a938:	bl	412214 <__fxstatat@plt+0xed34>
  40a93c:	tbnz	w19, #0, 40a958 <__fxstatat@plt+0x7478>
  40a940:	cbnz	w0, 40a958 <__fxstatat@plt+0x7478>
  40a944:	bl	40a9f0 <__fxstatat@plt+0x7510>
  40a948:	ldp	x20, x19, [sp, #32]
  40a94c:	ldr	x21, [sp, #16]
  40a950:	ldp	x29, x30, [sp], #48
  40a954:	ret
  40a958:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40a95c:	add	x1, x1, #0x9cd
  40a960:	mov	w2, #0x5                   	// #5
  40a964:	mov	x0, xzr
  40a968:	bl	403370 <dcgettext@plt>
  40a96c:	adrp	x8, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  40a970:	ldr	x21, [x8, #2464]
  40a974:	mov	x19, x0
  40a978:	bl	403410 <__errno_location@plt>
  40a97c:	ldr	w20, [x0]
  40a980:	cbnz	x21, 40a9a0 <__fxstatat@plt+0x74c0>
  40a984:	adrp	x2, 415000 <__fxstatat@plt+0x11b20>
  40a988:	add	x2, x2, #0x33d
  40a98c:	mov	w0, wzr
  40a990:	mov	w1, w20
  40a994:	mov	x3, x19
  40a998:	bl	402c80 <error@plt>
  40a99c:	b	40a9c4 <__fxstatat@plt+0x74e4>
  40a9a0:	mov	x0, x21
  40a9a4:	bl	40e070 <__fxstatat@plt+0xab90>
  40a9a8:	adrp	x2, 415000 <__fxstatat@plt+0x11b20>
  40a9ac:	mov	x3, x0
  40a9b0:	add	x2, x2, #0x9e0
  40a9b4:	mov	w0, wzr
  40a9b8:	mov	w1, w20
  40a9bc:	mov	x4, x19
  40a9c0:	bl	402c80 <error@plt>
  40a9c4:	bl	40a9f0 <__fxstatat@plt+0x7510>
  40a9c8:	adrp	x8, 427000 <__fxstatat@plt+0x23b20>
  40a9cc:	ldr	w0, [x8, #1192]
  40a9d0:	bl	402c20 <_exit@plt>
  40a9d4:	adrp	x8, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  40a9d8:	str	x0, [x8, #2472]
  40a9dc:	ret
  40a9e0:	and	w8, w0, #0x1
  40a9e4:	adrp	x9, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  40a9e8:	strb	w8, [x9, #2480]
  40a9ec:	ret
  40a9f0:	stp	x29, x30, [sp, #-48]!
  40a9f4:	adrp	x8, 427000 <__fxstatat@plt+0x23b20>
  40a9f8:	ldr	x0, [x8, #1328]
  40a9fc:	str	x21, [sp, #16]
  40aa00:	stp	x20, x19, [sp, #32]
  40aa04:	mov	x29, sp
  40aa08:	bl	412214 <__fxstatat@plt+0xed34>
  40aa0c:	cbz	w0, 40aa2c <__fxstatat@plt+0x754c>
  40aa10:	adrp	x8, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  40aa14:	ldrb	w8, [x8, #2480]
  40aa18:	cbz	w8, 40aa4c <__fxstatat@plt+0x756c>
  40aa1c:	bl	403410 <__errno_location@plt>
  40aa20:	ldr	w8, [x0]
  40aa24:	cmp	w8, #0x20
  40aa28:	b.ne	40aa4c <__fxstatat@plt+0x756c>  // b.any
  40aa2c:	adrp	x8, 427000 <__fxstatat@plt+0x23b20>
  40aa30:	ldr	x0, [x8, #1304]
  40aa34:	bl	412214 <__fxstatat@plt+0xed34>
  40aa38:	cbnz	w0, 40aab8 <__fxstatat@plt+0x75d8>
  40aa3c:	ldp	x20, x19, [sp, #32]
  40aa40:	ldr	x21, [sp, #16]
  40aa44:	ldp	x29, x30, [sp], #48
  40aa48:	ret
  40aa4c:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40aa50:	add	x1, x1, #0x9e7
  40aa54:	mov	w2, #0x5                   	// #5
  40aa58:	mov	x0, xzr
  40aa5c:	bl	403370 <dcgettext@plt>
  40aa60:	adrp	x8, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  40aa64:	ldr	x21, [x8, #2472]
  40aa68:	mov	x19, x0
  40aa6c:	bl	403410 <__errno_location@plt>
  40aa70:	ldr	w20, [x0]
  40aa74:	cbnz	x21, 40aa94 <__fxstatat@plt+0x75b4>
  40aa78:	adrp	x2, 415000 <__fxstatat@plt+0x11b20>
  40aa7c:	add	x2, x2, #0x33d
  40aa80:	mov	w0, wzr
  40aa84:	mov	w1, w20
  40aa88:	mov	x3, x19
  40aa8c:	bl	402c80 <error@plt>
  40aa90:	b	40aab8 <__fxstatat@plt+0x75d8>
  40aa94:	mov	x0, x21
  40aa98:	bl	40e070 <__fxstatat@plt+0xab90>
  40aa9c:	adrp	x2, 415000 <__fxstatat@plt+0x11b20>
  40aaa0:	mov	x3, x0
  40aaa4:	add	x2, x2, #0x9e0
  40aaa8:	mov	w0, wzr
  40aaac:	mov	w1, w20
  40aab0:	mov	x4, x19
  40aab4:	bl	402c80 <error@plt>
  40aab8:	adrp	x8, 427000 <__fxstatat@plt+0x23b20>
  40aabc:	ldr	w0, [x8, #1192]
  40aac0:	bl	402c20 <_exit@plt>
  40aac4:	stp	x29, x30, [sp, #-16]!
  40aac8:	mov	x29, sp
  40aacc:	bl	40ab38 <__fxstatat@plt+0x7658>
  40aad0:	cbz	x0, 40aadc <__fxstatat@plt+0x75fc>
  40aad4:	ldp	x29, x30, [sp], #16
  40aad8:	ret
  40aadc:	bl	410f8c <__fxstatat@plt+0xdaac>
  40aae0:	stp	x29, x30, [sp, #-48]!
  40aae4:	str	x21, [sp, #16]
  40aae8:	stp	x20, x19, [sp, #32]
  40aaec:	mov	x20, x0
  40aaf0:	ldrb	w8, [x20], #-1
  40aaf4:	mov	x29, sp
  40aaf8:	mov	x19, x0
  40aafc:	cmp	w8, #0x2f
  40ab00:	cset	w21, eq  // eq = none
  40ab04:	bl	40aba4 <__fxstatat@plt+0x76c4>
  40ab08:	sub	x8, x0, x19
  40ab0c:	mov	x0, x8
  40ab10:	cmp	x8, x21
  40ab14:	b.ls	40ab28 <__fxstatat@plt+0x7648>  // b.plast
  40ab18:	ldrb	w8, [x20, x0]
  40ab1c:	cmp	w8, #0x2f
  40ab20:	sub	x8, x0, #0x1
  40ab24:	b.eq	40ab0c <__fxstatat@plt+0x762c>  // b.none
  40ab28:	ldp	x20, x19, [sp, #32]
  40ab2c:	ldr	x21, [sp, #16]
  40ab30:	ldp	x29, x30, [sp], #48
  40ab34:	ret
  40ab38:	stp	x29, x30, [sp, #-48]!
  40ab3c:	str	x21, [sp, #16]
  40ab40:	stp	x20, x19, [sp, #32]
  40ab44:	mov	x29, sp
  40ab48:	mov	x21, x0
  40ab4c:	bl	40aae0 <__fxstatat@plt+0x7600>
  40ab50:	cmp	x0, #0x0
  40ab54:	cinc	x8, x0, eq  // eq = none
  40ab58:	mov	x20, x0
  40ab5c:	add	x0, x8, #0x1
  40ab60:	bl	402e90 <malloc@plt>
  40ab64:	mov	x19, x0
  40ab68:	cbz	x0, 40ab90 <__fxstatat@plt+0x76b0>
  40ab6c:	mov	x0, x19
  40ab70:	mov	x1, x21
  40ab74:	mov	x2, x20
  40ab78:	bl	402c10 <memcpy@plt>
  40ab7c:	cbnz	x20, 40ab8c <__fxstatat@plt+0x76ac>
  40ab80:	mov	w8, #0x2e                  	// #46
  40ab84:	mov	w20, #0x1                   	// #1
  40ab88:	strb	w8, [x19]
  40ab8c:	strb	wzr, [x19, x20]
  40ab90:	mov	x0, x19
  40ab94:	ldp	x20, x19, [sp, #32]
  40ab98:	ldr	x21, [sp, #16]
  40ab9c:	ldp	x29, x30, [sp], #48
  40aba0:	ret
  40aba4:	sub	x0, x0, #0x1
  40aba8:	ldrb	w8, [x0, #1]!
  40abac:	cmp	w8, #0x2f
  40abb0:	b.eq	40aba8 <__fxstatat@plt+0x76c8>  // b.none
  40abb4:	mov	w8, wzr
  40abb8:	mov	x9, x0
  40abbc:	b	40abc8 <__fxstatat@plt+0x76e8>
  40abc0:	mov	w8, #0x1                   	// #1
  40abc4:	add	x9, x9, #0x1
  40abc8:	ldrb	w10, [x9]
  40abcc:	cmp	w10, #0x2f
  40abd0:	b.eq	40abc0 <__fxstatat@plt+0x76e0>  // b.none
  40abd4:	cbz	w10, 40abec <__fxstatat@plt+0x770c>
  40abd8:	tst	w8, #0x1
  40abdc:	mov	w8, wzr
  40abe0:	csel	x0, x9, x0, ne  // ne = any
  40abe4:	add	x9, x9, #0x1
  40abe8:	b	40abc8 <__fxstatat@plt+0x76e8>
  40abec:	ret
  40abf0:	stp	x29, x30, [sp, #-32]!
  40abf4:	str	x19, [sp, #16]
  40abf8:	mov	x29, sp
  40abfc:	mov	x19, x0
  40ac00:	bl	402c40 <strlen@plt>
  40ac04:	mov	x8, x0
  40ac08:	sub	x9, x19, #0x1
  40ac0c:	mov	x0, x8
  40ac10:	cmp	x8, #0x2
  40ac14:	b.cc	40ac28 <__fxstatat@plt+0x7748>  // b.lo, b.ul, b.last
  40ac18:	ldrb	w8, [x9, x0]
  40ac1c:	cmp	w8, #0x2f
  40ac20:	sub	x8, x0, #0x1
  40ac24:	b.eq	40ac0c <__fxstatat@plt+0x772c>  // b.none
  40ac28:	ldr	x19, [sp, #16]
  40ac2c:	ldp	x29, x30, [sp], #32
  40ac30:	ret
  40ac34:	stp	x29, x30, [sp, #-16]!
  40ac38:	mov	x29, sp
  40ac3c:	bl	4030b0 <posix_fadvise@plt>
  40ac40:	ldp	x29, x30, [sp], #16
  40ac44:	ret
  40ac48:	cbz	x0, 40ac78 <__fxstatat@plt+0x7798>
  40ac4c:	stp	x29, x30, [sp, #-32]!
  40ac50:	str	x19, [sp, #16]
  40ac54:	mov	x29, sp
  40ac58:	mov	w19, w1
  40ac5c:	bl	402e10 <fileno@plt>
  40ac60:	mov	x1, xzr
  40ac64:	mov	x2, xzr
  40ac68:	mov	w3, w19
  40ac6c:	bl	40ac34 <__fxstatat@plt+0x7754>
  40ac70:	ldr	x19, [sp, #16]
  40ac74:	ldp	x29, x30, [sp], #32
  40ac78:	ret
  40ac7c:	sub	sp, sp, #0xe0
  40ac80:	stp	x29, x30, [sp, #208]
  40ac84:	add	x29, sp, #0xd0
  40ac88:	stp	x2, x3, [x29, #-80]
  40ac8c:	stp	x4, x5, [x29, #-64]
  40ac90:	stp	x6, x7, [x29, #-48]
  40ac94:	stp	q1, q2, [sp, #16]
  40ac98:	stp	q3, q4, [sp, #48]
  40ac9c:	str	q0, [sp]
  40aca0:	stp	q5, q6, [sp, #80]
  40aca4:	str	q7, [sp, #112]
  40aca8:	tbnz	w1, #6, 40acb4 <__fxstatat@plt+0x77d4>
  40acac:	mov	w2, wzr
  40acb0:	b	40ad00 <__fxstatat@plt+0x7820>
  40acb4:	mov	x9, #0xffffffffffffffd0    	// #-48
  40acb8:	mov	x11, sp
  40acbc:	sub	x12, x29, #0x50
  40acc0:	movk	x9, #0xff80, lsl #32
  40acc4:	add	x10, x29, #0x10
  40acc8:	mov	x8, #0xffffffffffffffd0    	// #-48
  40accc:	add	x11, x11, #0x80
  40acd0:	add	x12, x12, #0x30
  40acd4:	stp	x11, x9, [x29, #-16]
  40acd8:	stp	x10, x12, [x29, #-32]
  40acdc:	tbz	w8, #31, 40acf0 <__fxstatat@plt+0x7810>
  40ace0:	add	w9, w8, #0x8
  40ace4:	cmp	w9, #0x0
  40ace8:	stur	w9, [x29, #-8]
  40acec:	b.le	40ad14 <__fxstatat@plt+0x7834>
  40acf0:	ldur	x8, [x29, #-32]
  40acf4:	add	x9, x8, #0x8
  40acf8:	stur	x9, [x29, #-32]
  40acfc:	ldr	w2, [x8]
  40ad00:	bl	402ec0 <open@plt>
  40ad04:	bl	40fa4c <__fxstatat@plt+0xc56c>
  40ad08:	ldp	x29, x30, [sp, #208]
  40ad0c:	add	sp, sp, #0xe0
  40ad10:	ret
  40ad14:	ldur	x9, [x29, #-24]
  40ad18:	add	x8, x9, x8
  40ad1c:	b	40acfc <__fxstatat@plt+0x781c>
  40ad20:	stp	x29, x30, [sp, #-48]!
  40ad24:	stp	x22, x21, [sp, #16]
  40ad28:	stp	x20, x19, [sp, #32]
  40ad2c:	mov	x29, sp
  40ad30:	cbz	x0, 40ad84 <__fxstatat@plt+0x78a4>
  40ad34:	mov	x20, x0
  40ad38:	mov	w0, #0x18                  	// #24
  40ad3c:	mov	x21, x2
  40ad40:	mov	x22, x1
  40ad44:	bl	410d88 <__fxstatat@plt+0xd8a8>
  40ad48:	mov	x19, x0
  40ad4c:	mov	x0, x22
  40ad50:	bl	410f60 <__fxstatat@plt+0xda80>
  40ad54:	ldr	x8, [x21, #8]
  40ad58:	mov	x1, x19
  40ad5c:	stp	x0, x8, [x19]
  40ad60:	ldr	x8, [x21]
  40ad64:	mov	x0, x20
  40ad68:	str	x8, [x19, #16]
  40ad6c:	bl	40be40 <__fxstatat@plt+0x8960>
  40ad70:	cbz	x0, 40ad94 <__fxstatat@plt+0x78b4>
  40ad74:	cmp	x0, x19
  40ad78:	b.eq	40ad84 <__fxstatat@plt+0x78a4>  // b.none
  40ad7c:	mov	x0, x19
  40ad80:	bl	40c0e8 <__fxstatat@plt+0x8c08>
  40ad84:	ldp	x20, x19, [sp, #32]
  40ad88:	ldp	x22, x21, [sp, #16]
  40ad8c:	ldp	x29, x30, [sp], #48
  40ad90:	ret
  40ad94:	bl	410f8c <__fxstatat@plt+0xdaac>
  40ad98:	cbz	x0, 40add0 <__fxstatat@plt+0x78f0>
  40ad9c:	sub	sp, sp, #0x30
  40ada0:	stp	x29, x30, [sp, #32]
  40ada4:	ldr	x8, [x2, #8]
  40ada8:	add	x29, sp, #0x20
  40adac:	stp	x1, x8, [sp, #8]
  40adb0:	ldr	x8, [x2]
  40adb4:	add	x1, sp, #0x8
  40adb8:	str	x8, [sp, #24]
  40adbc:	bl	40b318 <__fxstatat@plt+0x7e38>
  40adc0:	ldp	x29, x30, [sp, #32]
  40adc4:	cmp	x0, #0x0
  40adc8:	cset	w0, ne  // ne = any
  40adcc:	add	sp, sp, #0x30
  40add0:	ret
  40add4:	stp	x29, x30, [sp, #-32]!
  40add8:	stp	x20, x19, [sp, #16]
  40addc:	mov	x29, sp
  40ade0:	mov	x19, x1
  40ade4:	mov	w20, w0
  40ade8:	bl	40aeb4 <__fxstatat@plt+0x79d4>
  40adec:	tst	w20, #0x100
  40adf0:	mov	w8, #0x72                  	// #114
  40adf4:	mov	w9, #0x2d                  	// #45
  40adf8:	mov	w10, #0x77                  	// #119
  40adfc:	csel	w14, w9, w8, eq  // eq = none
  40ae00:	tst	w20, #0x80
  40ae04:	mov	w11, #0x53                  	// #83
  40ae08:	mov	w12, #0x73                  	// #115
  40ae0c:	mov	w13, #0x78                  	// #120
  40ae10:	strb	w14, [x19, #1]
  40ae14:	csel	w14, w9, w10, eq  // eq = none
  40ae18:	tst	w20, #0x40
  40ae1c:	strb	w14, [x19, #2]
  40ae20:	csel	w14, w12, w11, ne  // ne = any
  40ae24:	csel	w15, w13, w9, ne  // ne = any
  40ae28:	tst	w20, #0x800
  40ae2c:	csel	w14, w15, w14, eq  // eq = none
  40ae30:	tst	w20, #0x20
  40ae34:	strb	w14, [x19, #3]
  40ae38:	csel	w14, w9, w8, eq  // eq = none
  40ae3c:	tst	w20, #0x10
  40ae40:	strb	w14, [x19, #4]
  40ae44:	csel	w14, w9, w10, eq  // eq = none
  40ae48:	tst	w20, #0x8
  40ae4c:	csel	w11, w12, w11, ne  // ne = any
  40ae50:	csel	w12, w13, w9, ne  // ne = any
  40ae54:	tst	w20, #0x400
  40ae58:	csel	w11, w12, w11, eq  // eq = none
  40ae5c:	tst	w20, #0x4
  40ae60:	csel	w8, w9, w8, eq  // eq = none
  40ae64:	tst	w20, #0x2
  40ae68:	mov	w15, #0x54                  	// #84
  40ae6c:	strb	w14, [x19, #5]
  40ae70:	mov	w14, #0x74                  	// #116
  40ae74:	strb	w8, [x19, #7]
  40ae78:	csel	w8, w9, w10, eq  // eq = none
  40ae7c:	tst	w20, #0x1
  40ae80:	strb	w8, [x19, #8]
  40ae84:	csel	w8, w14, w15, ne  // ne = any
  40ae88:	csel	w9, w13, w9, ne  // ne = any
  40ae8c:	tst	w20, #0x200
  40ae90:	mov	w12, #0x20                  	// #32
  40ae94:	csel	w8, w9, w8, eq  // eq = none
  40ae98:	strb	w0, [x19]
  40ae9c:	strb	w11, [x19, #6]
  40aea0:	strb	w8, [x19, #9]
  40aea4:	strh	w12, [x19, #10]
  40aea8:	ldp	x20, x19, [sp, #16]
  40aeac:	ldp	x29, x30, [sp], #32
  40aeb0:	ret
  40aeb4:	and	w8, w0, #0xf000
  40aeb8:	sub	w8, w8, #0x1, lsl #12
  40aebc:	lsr	w8, w8, #12
  40aec0:	cmp	w8, #0xb
  40aec4:	b.hi	40aef4 <__fxstatat@plt+0x7a14>  // b.pmore
  40aec8:	adrp	x9, 415000 <__fxstatat@plt+0x11b20>
  40aecc:	add	x9, x9, #0x9f3
  40aed0:	adr	x10, 40aee4 <__fxstatat@plt+0x7a04>
  40aed4:	ldrb	w11, [x9, x8]
  40aed8:	add	x10, x10, x11, lsl #2
  40aedc:	mov	w0, #0x2d                  	// #45
  40aee0:	br	x10
  40aee4:	mov	w0, #0x70                  	// #112
  40aee8:	ret
  40aeec:	mov	w0, #0x63                  	// #99
  40aef0:	ret
  40aef4:	mov	w0, #0x3f                  	// #63
  40aef8:	ret
  40aefc:	mov	w0, #0x64                  	// #100
  40af00:	ret
  40af04:	mov	w0, #0x6c                  	// #108
  40af08:	ret
  40af0c:	mov	w0, #0x73                  	// #115
  40af10:	ret
  40af14:	mov	w0, #0x62                  	// #98
  40af18:	ret
  40af1c:	stp	x29, x30, [sp, #-16]!
  40af20:	ldr	w0, [x0, #16]
  40af24:	mov	x29, sp
  40af28:	bl	40add4 <__fxstatat@plt+0x78f4>
  40af2c:	ldp	x29, x30, [sp], #16
  40af30:	ret
  40af34:	stp	x29, x30, [sp, #-16]!
  40af38:	mov	x29, sp
  40af3c:	bl	40af50 <__fxstatat@plt+0x7a70>
  40af40:	cbz	x0, 40af4c <__fxstatat@plt+0x7a6c>
  40af44:	ldp	x29, x30, [sp], #16
  40af48:	ret
  40af4c:	bl	410f8c <__fxstatat@plt+0xdaac>
  40af50:	stp	x29, x30, [sp, #-80]!
  40af54:	stp	x26, x25, [sp, #16]
  40af58:	stp	x24, x23, [sp, #32]
  40af5c:	stp	x22, x21, [sp, #48]
  40af60:	stp	x20, x19, [sp, #64]
  40af64:	mov	x29, sp
  40af68:	mov	x20, x2
  40af6c:	mov	x19, x1
  40af70:	mov	x21, x0
  40af74:	bl	40aba4 <__fxstatat@plt+0x76c4>
  40af78:	mov	x22, x0
  40af7c:	bl	40abf0 <__fxstatat@plt+0x7710>
  40af80:	sub	x8, x22, x21
  40af84:	mov	x24, x0
  40af88:	add	x23, x8, x0
  40af8c:	mov	x0, x19
  40af90:	bl	402c40 <strlen@plt>
  40af94:	mov	x22, x0
  40af98:	cbz	x24, 40afb4 <__fxstatat@plt+0x7ad4>
  40af9c:	add	x8, x23, x21
  40afa0:	ldurb	w8, [x8, #-1]
  40afa4:	cmp	w8, #0x2f
  40afa8:	b.ne	40afc8 <__fxstatat@plt+0x7ae8>  // b.any
  40afac:	mov	w25, wzr
  40afb0:	b	40afd8 <__fxstatat@plt+0x7af8>
  40afb4:	ldrb	w8, [x19]
  40afb8:	cmp	w8, #0x2f
  40afbc:	mov	w8, #0x2e                  	// #46
  40afc0:	csel	w25, w8, wzr, eq  // eq = none
  40afc4:	b	40afd8 <__fxstatat@plt+0x7af8>
  40afc8:	ldrb	w8, [x19]
  40afcc:	cmp	w8, #0x2f
  40afd0:	mov	w8, #0x2f                  	// #47
  40afd4:	csel	w25, wzr, w8, eq  // eq = none
  40afd8:	cmp	w25, #0x0
  40afdc:	add	x8, x22, x23
  40afe0:	cinc	x8, x8, ne  // ne = any
  40afe4:	add	x0, x8, #0x1
  40afe8:	cset	w26, ne  // ne = any
  40afec:	bl	402e90 <malloc@plt>
  40aff0:	mov	x24, x0
  40aff4:	cbz	x0, 40b030 <__fxstatat@plt+0x7b50>
  40aff8:	mov	x3, #0xffffffffffffffff    	// #-1
  40affc:	mov	x0, x24
  40b000:	mov	x1, x21
  40b004:	mov	x2, x23
  40b008:	bl	403340 <__mempcpy_chk@plt>
  40b00c:	strb	w25, [x0]
  40b010:	add	x0, x0, x26
  40b014:	cbz	x20, 40b01c <__fxstatat@plt+0x7b3c>
  40b018:	str	x0, [x20]
  40b01c:	mov	x3, #0xffffffffffffffff    	// #-1
  40b020:	mov	x1, x19
  40b024:	mov	x2, x22
  40b028:	bl	403340 <__mempcpy_chk@plt>
  40b02c:	strb	wzr, [x0]
  40b030:	mov	x0, x24
  40b034:	ldp	x20, x19, [sp, #64]
  40b038:	ldp	x22, x21, [sp, #48]
  40b03c:	ldp	x24, x23, [sp, #32]
  40b040:	ldp	x26, x25, [sp, #16]
  40b044:	ldp	x29, x30, [sp], #80
  40b048:	ret
  40b04c:	stp	x29, x30, [sp, #-48]!
  40b050:	stp	x22, x21, [sp, #16]
  40b054:	stp	x20, x19, [sp, #32]
  40b058:	mov	x20, x2
  40b05c:	mov	x21, x1
  40b060:	mov	w22, w0
  40b064:	mov	x19, xzr
  40b068:	mov	x29, sp
  40b06c:	b	40b084 <__fxstatat@plt+0x7ba4>
  40b070:	add	x19, x0, x19
  40b074:	add	x21, x21, x0
  40b078:	sub	x20, x20, x0
  40b07c:	mov	w8, #0x1                   	// #1
  40b080:	tbz	w8, #0, 40b0bc <__fxstatat@plt+0x7bdc>
  40b084:	cbz	x20, 40b0bc <__fxstatat@plt+0x7bdc>
  40b088:	mov	w0, w22
  40b08c:	mov	x1, x21
  40b090:	mov	x2, x20
  40b094:	bl	40e904 <__fxstatat@plt+0xb424>
  40b098:	cmn	x0, #0x1
  40b09c:	b.eq	40b0b4 <__fxstatat@plt+0x7bd4>  // b.none
  40b0a0:	cbnz	x0, 40b070 <__fxstatat@plt+0x7b90>
  40b0a4:	bl	403410 <__errno_location@plt>
  40b0a8:	mov	w8, wzr
  40b0ac:	str	wzr, [x0]
  40b0b0:	b	40b080 <__fxstatat@plt+0x7ba0>
  40b0b4:	mov	w8, wzr
  40b0b8:	b	40b080 <__fxstatat@plt+0x7ba0>
  40b0bc:	mov	x0, x19
  40b0c0:	ldp	x20, x19, [sp, #32]
  40b0c4:	ldp	x22, x21, [sp, #16]
  40b0c8:	ldp	x29, x30, [sp], #48
  40b0cc:	ret
  40b0d0:	stp	x29, x30, [sp, #-64]!
  40b0d4:	str	x23, [sp, #16]
  40b0d8:	stp	x22, x21, [sp, #32]
  40b0dc:	stp	x20, x19, [sp, #48]
  40b0e0:	mov	x20, x2
  40b0e4:	mov	x21, x1
  40b0e8:	mov	w22, w0
  40b0ec:	mov	x19, xzr
  40b0f0:	mov	w23, #0x1c                  	// #28
  40b0f4:	mov	x29, sp
  40b0f8:	b	40b110 <__fxstatat@plt+0x7c30>
  40b0fc:	add	x19, x0, x19
  40b100:	add	x21, x21, x0
  40b104:	sub	x20, x20, x0
  40b108:	mov	w8, #0x1                   	// #1
  40b10c:	tbz	w8, #0, 40b148 <__fxstatat@plt+0x7c68>
  40b110:	cbz	x20, 40b148 <__fxstatat@plt+0x7c68>
  40b114:	mov	w0, w22
  40b118:	mov	x1, x21
  40b11c:	mov	x2, x20
  40b120:	bl	40e9a8 <__fxstatat@plt+0xb4c8>
  40b124:	cmn	x0, #0x1
  40b128:	b.eq	40b140 <__fxstatat@plt+0x7c60>  // b.none
  40b12c:	cbnz	x0, 40b0fc <__fxstatat@plt+0x7c1c>
  40b130:	bl	403410 <__errno_location@plt>
  40b134:	mov	w8, wzr
  40b138:	str	w23, [x0]
  40b13c:	b	40b10c <__fxstatat@plt+0x7c2c>
  40b140:	mov	w8, wzr
  40b144:	b	40b10c <__fxstatat@plt+0x7c2c>
  40b148:	mov	x0, x19
  40b14c:	ldp	x20, x19, [sp, #48]
  40b150:	ldp	x22, x21, [sp, #32]
  40b154:	ldr	x23, [sp, #16]
  40b158:	ldp	x29, x30, [sp], #64
  40b15c:	ret
  40b160:	ldr	x0, [x0, #16]
  40b164:	ret
  40b168:	ldr	x0, [x0, #24]
  40b16c:	ret
  40b170:	ldr	x0, [x0, #32]
  40b174:	ret
  40b178:	ldp	x8, x9, [x0]
  40b17c:	cmp	x8, x9
  40b180:	b.cs	40b1c4 <__fxstatat@plt+0x7ce4>  // b.hs, b.nlast
  40b184:	ldr	x9, [x0, #8]
  40b188:	mov	x0, xzr
  40b18c:	b	40b19c <__fxstatat@plt+0x7cbc>
  40b190:	add	x8, x8, #0x10
  40b194:	cmp	x8, x9
  40b198:	b.cs	40b1c8 <__fxstatat@plt+0x7ce8>  // b.hs, b.nlast
  40b19c:	ldr	x10, [x8]
  40b1a0:	cbz	x10, 40b190 <__fxstatat@plt+0x7cb0>
  40b1a4:	mov	x10, xzr
  40b1a8:	mov	x11, x8
  40b1ac:	ldr	x11, [x11, #8]
  40b1b0:	add	x10, x10, #0x1
  40b1b4:	cbnz	x11, 40b1ac <__fxstatat@plt+0x7ccc>
  40b1b8:	cmp	x10, x0
  40b1bc:	csel	x0, x10, x0, hi  // hi = pmore
  40b1c0:	b	40b190 <__fxstatat@plt+0x7cb0>
  40b1c4:	mov	x0, xzr
  40b1c8:	ret
  40b1cc:	ldp	x9, x8, [x0]
  40b1d0:	cmp	x9, x8
  40b1d4:	b.cs	40b214 <__fxstatat@plt+0x7d34>  // b.hs, b.nlast
  40b1d8:	ldr	x11, [x0, #8]
  40b1dc:	mov	x8, xzr
  40b1e0:	mov	x10, xzr
  40b1e4:	b	40b1f4 <__fxstatat@plt+0x7d14>
  40b1e8:	add	x9, x9, #0x10
  40b1ec:	cmp	x9, x11
  40b1f0:	b.cs	40b21c <__fxstatat@plt+0x7d3c>  // b.hs, b.nlast
  40b1f4:	ldr	x12, [x9]
  40b1f8:	cbz	x12, 40b1e8 <__fxstatat@plt+0x7d08>
  40b1fc:	mov	x12, x9
  40b200:	ldr	x12, [x12, #8]
  40b204:	add	x8, x8, #0x1
  40b208:	cbnz	x12, 40b200 <__fxstatat@plt+0x7d20>
  40b20c:	add	x10, x10, #0x1
  40b210:	b	40b1e8 <__fxstatat@plt+0x7d08>
  40b214:	mov	x10, xzr
  40b218:	mov	x8, xzr
  40b21c:	ldr	x9, [x0, #24]
  40b220:	cmp	x10, x9
  40b224:	b.ne	40b23c <__fxstatat@plt+0x7d5c>  // b.any
  40b228:	ldr	x9, [x0, #32]
  40b22c:	cmp	x8, x9
  40b230:	b.ne	40b23c <__fxstatat@plt+0x7d5c>  // b.any
  40b234:	mov	w0, #0x1                   	// #1
  40b238:	ret
  40b23c:	mov	w0, wzr
  40b240:	ret
  40b244:	stp	x29, x30, [sp, #-64]!
  40b248:	str	x23, [sp, #16]
  40b24c:	stp	x22, x21, [sp, #32]
  40b250:	stp	x20, x19, [sp, #48]
  40b254:	mov	x29, sp
  40b258:	mov	x19, x1
  40b25c:	mov	x20, x0
  40b260:	bl	40b170 <__fxstatat@plt+0x7c90>
  40b264:	mov	x21, x0
  40b268:	mov	x0, x20
  40b26c:	bl	40b160 <__fxstatat@plt+0x7c80>
  40b270:	mov	x22, x0
  40b274:	mov	x0, x20
  40b278:	bl	40b168 <__fxstatat@plt+0x7c88>
  40b27c:	mov	x23, x0
  40b280:	mov	x0, x20
  40b284:	bl	40b178 <__fxstatat@plt+0x7c98>
  40b288:	adrp	x2, 415000 <__fxstatat@plt+0x11b20>
  40b28c:	mov	x20, x0
  40b290:	add	x2, x2, #0x9ff
  40b294:	mov	w1, #0x1                   	// #1
  40b298:	mov	x0, x19
  40b29c:	mov	x3, x21
  40b2a0:	bl	403130 <__fprintf_chk@plt>
  40b2a4:	adrp	x2, 415000 <__fxstatat@plt+0x11b20>
  40b2a8:	add	x2, x2, #0xa17
  40b2ac:	mov	w1, #0x1                   	// #1
  40b2b0:	mov	x0, x19
  40b2b4:	mov	x3, x22
  40b2b8:	bl	403130 <__fprintf_chk@plt>
  40b2bc:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  40b2c0:	ucvtf	d0, x23
  40b2c4:	fmov	d1, x8
  40b2c8:	fmul	d0, d0, d1
  40b2cc:	ucvtf	d1, x22
  40b2d0:	adrp	x2, 415000 <__fxstatat@plt+0x11b20>
  40b2d4:	fdiv	d0, d0, d1
  40b2d8:	add	x2, x2, #0xa2f
  40b2dc:	mov	w1, #0x1                   	// #1
  40b2e0:	mov	x0, x19
  40b2e4:	mov	x3, x23
  40b2e8:	bl	403130 <__fprintf_chk@plt>
  40b2ec:	adrp	x2, 415000 <__fxstatat@plt+0x11b20>
  40b2f0:	add	x2, x2, #0xa50
  40b2f4:	mov	w1, #0x1                   	// #1
  40b2f8:	mov	x0, x19
  40b2fc:	mov	x3, x20
  40b300:	bl	403130 <__fprintf_chk@plt>
  40b304:	ldp	x20, x19, [sp, #48]
  40b308:	ldp	x22, x21, [sp, #32]
  40b30c:	ldr	x23, [sp, #16]
  40b310:	ldp	x29, x30, [sp], #64
  40b314:	ret
  40b318:	stp	x29, x30, [sp, #-48]!
  40b31c:	str	x21, [sp, #16]
  40b320:	stp	x20, x19, [sp, #32]
  40b324:	mov	x29, sp
  40b328:	mov	x19, x1
  40b32c:	mov	x20, x0
  40b330:	bl	40b388 <__fxstatat@plt+0x7ea8>
  40b334:	ldr	x8, [x0]
  40b338:	mov	x21, x0
  40b33c:	mov	x0, xzr
  40b340:	cbz	x8, 40b378 <__fxstatat@plt+0x7e98>
  40b344:	cbz	x21, 40b378 <__fxstatat@plt+0x7e98>
  40b348:	ldr	x1, [x21]
  40b34c:	cmp	x1, x19
  40b350:	b.eq	40b374 <__fxstatat@plt+0x7e94>  // b.none
  40b354:	ldr	x8, [x20, #56]
  40b358:	mov	x0, x19
  40b35c:	blr	x8
  40b360:	tbnz	w0, #0, 40b374 <__fxstatat@plt+0x7e94>
  40b364:	ldr	x21, [x21, #8]
  40b368:	cbnz	x21, 40b348 <__fxstatat@plt+0x7e68>
  40b36c:	mov	x0, xzr
  40b370:	b	40b378 <__fxstatat@plt+0x7e98>
  40b374:	ldr	x0, [x21]
  40b378:	ldp	x20, x19, [sp, #32]
  40b37c:	ldr	x21, [sp, #16]
  40b380:	ldp	x29, x30, [sp], #48
  40b384:	ret
  40b388:	stp	x29, x30, [sp, #-32]!
  40b38c:	ldr	x8, [x0, #16]
  40b390:	ldr	x9, [x0, #48]
  40b394:	str	x19, [sp, #16]
  40b398:	mov	x19, x0
  40b39c:	mov	x0, x1
  40b3a0:	mov	x1, x8
  40b3a4:	mov	x29, sp
  40b3a8:	blr	x9
  40b3ac:	ldr	x8, [x19, #16]
  40b3b0:	cmp	x0, x8
  40b3b4:	b.cs	40b3cc <__fxstatat@plt+0x7eec>  // b.hs, b.nlast
  40b3b8:	ldr	x8, [x19]
  40b3bc:	ldr	x19, [sp, #16]
  40b3c0:	add	x0, x8, x0, lsl #4
  40b3c4:	ldp	x29, x30, [sp], #32
  40b3c8:	ret
  40b3cc:	bl	4030a0 <abort@plt>
  40b3d0:	stp	x29, x30, [sp, #-16]!
  40b3d4:	ldr	x8, [x0, #32]
  40b3d8:	mov	x29, sp
  40b3dc:	cbz	x8, 40b3f8 <__fxstatat@plt+0x7f18>
  40b3e0:	ldr	x9, [x0]
  40b3e4:	ldr	x8, [x0, #8]
  40b3e8:	cmp	x9, x8
  40b3ec:	b.cs	40b404 <__fxstatat@plt+0x7f24>  // b.hs, b.nlast
  40b3f0:	ldr	x8, [x9], #16
  40b3f4:	cbz	x8, 40b3e4 <__fxstatat@plt+0x7f04>
  40b3f8:	mov	x0, x8
  40b3fc:	ldp	x29, x30, [sp], #16
  40b400:	ret
  40b404:	bl	4030a0 <abort@plt>
  40b408:	stp	x29, x30, [sp, #-32]!
  40b40c:	stp	x20, x19, [sp, #16]
  40b410:	mov	x29, sp
  40b414:	mov	x20, x1
  40b418:	mov	x19, x0
  40b41c:	bl	40b388 <__fxstatat@plt+0x7ea8>
  40b420:	mov	x8, x0
  40b424:	b	40b430 <__fxstatat@plt+0x7f50>
  40b428:	ldr	x8, [x8, #8]
  40b42c:	cbz	x8, 40b44c <__fxstatat@plt+0x7f6c>
  40b430:	ldr	x9, [x8]
  40b434:	cmp	x9, x20
  40b438:	b.ne	40b428 <__fxstatat@plt+0x7f48>  // b.any
  40b43c:	ldr	x9, [x8, #8]
  40b440:	cbz	x9, 40b428 <__fxstatat@plt+0x7f48>
  40b444:	ldr	x0, [x9]
  40b448:	b	40b46c <__fxstatat@plt+0x7f8c>
  40b44c:	ldr	x8, [x19, #8]
  40b450:	add	x9, x0, #0x10
  40b454:	cmp	x9, x8
  40b458:	b.cs	40b468 <__fxstatat@plt+0x7f88>  // b.hs, b.nlast
  40b45c:	ldr	x0, [x9], #16
  40b460:	cbz	x0, 40b454 <__fxstatat@plt+0x7f74>
  40b464:	b	40b46c <__fxstatat@plt+0x7f8c>
  40b468:	mov	x0, xzr
  40b46c:	ldp	x20, x19, [sp, #16]
  40b470:	ldp	x29, x30, [sp], #32
  40b474:	ret
  40b478:	ldp	x9, x8, [x0]
  40b47c:	cmp	x9, x8
  40b480:	b.cs	40b4dc <__fxstatat@plt+0x7ffc>  // b.hs, b.nlast
  40b484:	mov	x10, xzr
  40b488:	ldr	x8, [x9]
  40b48c:	cbz	x8, 40b4bc <__fxstatat@plt+0x7fdc>
  40b490:	cbz	x9, 40b4bc <__fxstatat@plt+0x7fdc>
  40b494:	mov	x11, x9
  40b498:	cmp	x10, x2
  40b49c:	b.cs	40b4e4 <__fxstatat@plt+0x8004>  // b.hs, b.nlast
  40b4a0:	ldr	x8, [x11]
  40b4a4:	str	x8, [x1, x10, lsl #3]
  40b4a8:	ldr	x11, [x11, #8]
  40b4ac:	add	x8, x10, #0x1
  40b4b0:	mov	x10, x8
  40b4b4:	cbnz	x11, 40b498 <__fxstatat@plt+0x7fb8>
  40b4b8:	b	40b4c0 <__fxstatat@plt+0x7fe0>
  40b4bc:	mov	x8, x10
  40b4c0:	ldr	x10, [x0, #8]
  40b4c4:	add	x9, x9, #0x10
  40b4c8:	cmp	x9, x10
  40b4cc:	mov	x10, x8
  40b4d0:	b.cc	40b488 <__fxstatat@plt+0x7fa8>  // b.lo, b.ul, b.last
  40b4d4:	mov	x0, x8
  40b4d8:	ret
  40b4dc:	mov	x0, xzr
  40b4e0:	ret
  40b4e4:	mov	x0, x10
  40b4e8:	ret
  40b4ec:	stp	x29, x30, [sp, #-64]!
  40b4f0:	stp	x24, x23, [sp, #16]
  40b4f4:	stp	x22, x21, [sp, #32]
  40b4f8:	stp	x20, x19, [sp, #48]
  40b4fc:	ldp	x23, x8, [x0]
  40b500:	mov	x29, sp
  40b504:	cmp	x23, x8
  40b508:	b.cs	40b560 <__fxstatat@plt+0x8080>  // b.hs, b.nlast
  40b50c:	mov	x19, x2
  40b510:	mov	x20, x0
  40b514:	mov	x22, x1
  40b518:	mov	x21, xzr
  40b51c:	b	40b530 <__fxstatat@plt+0x8050>
  40b520:	ldr	x8, [x20, #8]
  40b524:	add	x23, x23, #0x10
  40b528:	cmp	x23, x8
  40b52c:	b.cs	40b564 <__fxstatat@plt+0x8084>  // b.hs, b.nlast
  40b530:	ldr	x8, [x23]
  40b534:	cbz	x8, 40b520 <__fxstatat@plt+0x8040>
  40b538:	cbz	x23, 40b520 <__fxstatat@plt+0x8040>
  40b53c:	mov	x24, x23
  40b540:	ldr	x0, [x24]
  40b544:	mov	x1, x19
  40b548:	blr	x22
  40b54c:	tbz	w0, #0, 40b564 <__fxstatat@plt+0x8084>
  40b550:	ldr	x24, [x24, #8]
  40b554:	add	x21, x21, #0x1
  40b558:	cbnz	x24, 40b540 <__fxstatat@plt+0x8060>
  40b55c:	b	40b520 <__fxstatat@plt+0x8040>
  40b560:	mov	x21, xzr
  40b564:	mov	x0, x21
  40b568:	ldp	x20, x19, [sp, #48]
  40b56c:	ldp	x22, x21, [sp, #32]
  40b570:	ldp	x24, x23, [sp, #16]
  40b574:	ldp	x29, x30, [sp], #64
  40b578:	ret
  40b57c:	ldrb	w9, [x0]
  40b580:	cbz	w9, 40b5b0 <__fxstatat@plt+0x80d0>
  40b584:	mov	x8, x0
  40b588:	mov	x0, xzr
  40b58c:	add	x8, x8, #0x1
  40b590:	lsl	x10, x0, #5
  40b594:	sub	x10, x10, x0
  40b598:	add	x10, x10, w9, uxtb
  40b59c:	ldrb	w9, [x8], #1
  40b5a0:	udiv	x11, x10, x1
  40b5a4:	msub	x0, x11, x1, x10
  40b5a8:	cbnz	w9, 40b590 <__fxstatat@plt+0x80b0>
  40b5ac:	ret
  40b5b0:	mov	x0, xzr
  40b5b4:	ret
  40b5b8:	adrp	x8, 415000 <__fxstatat@plt+0x11b20>
  40b5bc:	add	x8, x8, #0xa68
  40b5c0:	ldr	w9, [x8, #16]
  40b5c4:	ldr	q0, [x8]
  40b5c8:	str	w9, [x0, #16]
  40b5cc:	str	q0, [x0]
  40b5d0:	ret
  40b5d4:	stp	x29, x30, [sp, #-64]!
  40b5d8:	adrp	x8, 40b000 <__fxstatat@plt+0x7b20>
  40b5dc:	add	x8, x8, #0x6a8
  40b5e0:	cmp	x2, #0x0
  40b5e4:	adrp	x9, 40b000 <__fxstatat@plt+0x7b20>
  40b5e8:	stp	x24, x23, [sp, #16]
  40b5ec:	stp	x22, x21, [sp, #32]
  40b5f0:	mov	x21, x0
  40b5f4:	add	x9, x9, #0x6d4
  40b5f8:	csel	x23, x8, x2, eq  // eq = none
  40b5fc:	cmp	x3, #0x0
  40b600:	mov	w0, #0x50                  	// #80
  40b604:	stp	x20, x19, [sp, #48]
  40b608:	mov	x29, sp
  40b60c:	mov	x19, x4
  40b610:	mov	x22, x1
  40b614:	csel	x24, x9, x3, eq  // eq = none
  40b618:	bl	402e90 <malloc@plt>
  40b61c:	mov	x20, x0
  40b620:	cbz	x0, 40b690 <__fxstatat@plt+0x81b0>
  40b624:	adrp	x8, 415000 <__fxstatat@plt+0x11b20>
  40b628:	add	x8, x8, #0xa68
  40b62c:	cmp	x22, #0x0
  40b630:	csel	x22, x8, x22, eq  // eq = none
  40b634:	mov	x0, x20
  40b638:	str	x22, [x20, #40]
  40b63c:	bl	40b6e0 <__fxstatat@plt+0x8200>
  40b640:	tbz	w0, #0, 40b684 <__fxstatat@plt+0x81a4>
  40b644:	mov	x0, x21
  40b648:	mov	x1, x22
  40b64c:	bl	40b788 <__fxstatat@plt+0x82a8>
  40b650:	str	x0, [x20, #16]
  40b654:	cbz	x0, 40b684 <__fxstatat@plt+0x81a4>
  40b658:	mov	w1, #0x10                  	// #16
  40b65c:	mov	x21, x0
  40b660:	bl	4115b0 <__fxstatat@plt+0xe0d0>
  40b664:	str	x0, [x20]
  40b668:	cbz	x0, 40b684 <__fxstatat@plt+0x81a4>
  40b66c:	add	x8, x0, x21, lsl #4
  40b670:	stp	xzr, xzr, [x20, #24]
  40b674:	stp	x23, x24, [x20, #48]
  40b678:	str	x8, [x20, #8]
  40b67c:	stp	x19, xzr, [x20, #64]
  40b680:	b	40b690 <__fxstatat@plt+0x81b0>
  40b684:	mov	x0, x20
  40b688:	bl	4031d0 <free@plt>
  40b68c:	mov	x20, xzr
  40b690:	mov	x0, x20
  40b694:	ldp	x20, x19, [sp, #48]
  40b698:	ldp	x22, x21, [sp, #32]
  40b69c:	ldp	x24, x23, [sp, #16]
  40b6a0:	ldp	x29, x30, [sp], #64
  40b6a4:	ret
  40b6a8:	stp	x29, x30, [sp, #-32]!
  40b6ac:	str	x19, [sp, #16]
  40b6b0:	mov	x19, x1
  40b6b4:	mov	w1, #0x3                   	// #3
  40b6b8:	mov	x29, sp
  40b6bc:	bl	411fd8 <__fxstatat@plt+0xeaf8>
  40b6c0:	udiv	x8, x0, x19
  40b6c4:	msub	x0, x8, x19, x0
  40b6c8:	ldr	x19, [sp, #16]
  40b6cc:	ldp	x29, x30, [sp], #32
  40b6d0:	ret
  40b6d4:	cmp	x0, x1
  40b6d8:	cset	w0, eq  // eq = none
  40b6dc:	ret
  40b6e0:	ldr	x8, [x0, #40]
  40b6e4:	adrp	x9, 415000 <__fxstatat@plt+0x11b20>
  40b6e8:	add	x9, x9, #0xa68
  40b6ec:	cmp	x8, x9
  40b6f0:	b.eq	40b780 <__fxstatat@plt+0x82a0>  // b.none
  40b6f4:	ldr	s0, [x8, #8]
  40b6f8:	mov	w10, #0xcccd                	// #52429
  40b6fc:	movk	w10, #0x3dcc, lsl #16
  40b700:	fmov	s1, w10
  40b704:	fcmp	s0, s1
  40b708:	b.le	40b744 <__fxstatat@plt+0x8264>
  40b70c:	mov	w10, #0x6666                	// #26214
  40b710:	movk	w10, #0x3f66, lsl #16
  40b714:	fmov	s1, w10
  40b718:	fcmp	s0, s1
  40b71c:	b.pl	40b744 <__fxstatat@plt+0x8264>  // b.nfrst
  40b720:	ldr	s1, [x8, #12]
  40b724:	mov	w10, #0xcccd                	// #52429
  40b728:	movk	w10, #0x3f8c, lsl #16
  40b72c:	fmov	s2, w10
  40b730:	fcmp	s1, s2
  40b734:	b.le	40b744 <__fxstatat@plt+0x8264>
  40b738:	ldr	s1, [x8]
  40b73c:	fcmp	s1, #0.0
  40b740:	b.ge	40b750 <__fxstatat@plt+0x8270>  // b.tcont
  40b744:	str	x9, [x0, #40]
  40b748:	mov	w0, wzr
  40b74c:	ret
  40b750:	mov	w10, #0xcccd                	// #52429
  40b754:	movk	w10, #0x3dcc, lsl #16
  40b758:	fmov	s2, w10
  40b75c:	fadd	s1, s1, s2
  40b760:	fcmp	s1, s0
  40b764:	b.pl	40b744 <__fxstatat@plt+0x8264>  // b.nfrst
  40b768:	ldr	s0, [x8, #4]
  40b76c:	fmov	s2, #1.000000000000000000e+00
  40b770:	fcmp	s0, s2
  40b774:	b.hi	40b744 <__fxstatat@plt+0x8264>  // b.pmore
  40b778:	fcmp	s1, s0
  40b77c:	b.pl	40b744 <__fxstatat@plt+0x8264>  // b.nfrst
  40b780:	mov	w0, #0x1                   	// #1
  40b784:	ret
  40b788:	stp	x29, x30, [sp, #-16]!
  40b78c:	ldrb	w8, [x1, #16]
  40b790:	mov	x29, sp
  40b794:	cbnz	w8, 40b7bc <__fxstatat@plt+0x82dc>
  40b798:	ldr	s0, [x1, #8]
  40b79c:	mov	w8, #0x5f800000            	// #1602224128
  40b7a0:	ucvtf	s1, x0
  40b7a4:	fmov	s2, w8
  40b7a8:	fdiv	s0, s1, s0
  40b7ac:	fcvtzu	x8, s0
  40b7b0:	fcmp	s0, s2
  40b7b4:	csel	x0, x8, x0, lt  // lt = tstop
  40b7b8:	b.ge	40b7d4 <__fxstatat@plt+0x82f4>  // b.tcont
  40b7bc:	bl	40bf60 <__fxstatat@plt+0x8a80>
  40b7c0:	lsr	x8, x0, #60
  40b7c4:	cmp	x8, #0x0
  40b7c8:	csel	x0, xzr, x0, ne  // ne = any
  40b7cc:	ldp	x29, x30, [sp], #16
  40b7d0:	ret
  40b7d4:	mov	x0, xzr
  40b7d8:	ldp	x29, x30, [sp], #16
  40b7dc:	ret
  40b7e0:	stp	x29, x30, [sp, #-48]!
  40b7e4:	str	x21, [sp, #16]
  40b7e8:	stp	x20, x19, [sp, #32]
  40b7ec:	ldp	x20, x8, [x0]
  40b7f0:	mov	x19, x0
  40b7f4:	mov	x29, sp
  40b7f8:	b	40b808 <__fxstatat@plt+0x8328>
  40b7fc:	stp	xzr, xzr, [x20]
  40b800:	ldr	x8, [x19, #8]
  40b804:	add	x20, x20, #0x10
  40b808:	cmp	x20, x8
  40b80c:	b.cs	40b874 <__fxstatat@plt+0x8394>  // b.hs, b.nlast
  40b810:	ldr	x8, [x20]
  40b814:	cbz	x8, 40b800 <__fxstatat@plt+0x8320>
  40b818:	ldr	x8, [x19, #64]
  40b81c:	ldr	x21, [x20, #8]
  40b820:	cmp	x8, #0x0
  40b824:	cset	w9, ne  // ne = any
  40b828:	cbnz	x21, 40b864 <__fxstatat@plt+0x8384>
  40b82c:	cbz	w9, 40b7fc <__fxstatat@plt+0x831c>
  40b830:	ldr	x0, [x20]
  40b834:	blr	x8
  40b838:	b	40b7fc <__fxstatat@plt+0x831c>
  40b83c:	str	xzr, [x21]
  40b840:	ldr	x8, [x19, #72]
  40b844:	ldr	x10, [x21, #8]
  40b848:	str	x8, [x21, #8]
  40b84c:	ldr	x8, [x19, #64]
  40b850:	str	x21, [x19, #72]
  40b854:	mov	x21, x10
  40b858:	cmp	x8, #0x0
  40b85c:	cset	w9, ne  // ne = any
  40b860:	cbz	x10, 40b82c <__fxstatat@plt+0x834c>
  40b864:	tbz	w9, #0, 40b83c <__fxstatat@plt+0x835c>
  40b868:	ldr	x0, [x21]
  40b86c:	blr	x8
  40b870:	b	40b83c <__fxstatat@plt+0x835c>
  40b874:	stp	xzr, xzr, [x19, #24]
  40b878:	ldp	x20, x19, [sp, #32]
  40b87c:	ldr	x21, [sp, #16]
  40b880:	ldp	x29, x30, [sp], #48
  40b884:	ret
  40b888:	stp	x29, x30, [sp, #-48]!
  40b88c:	stp	x20, x19, [sp, #32]
  40b890:	ldr	x8, [x0, #64]
  40b894:	mov	x19, x0
  40b898:	str	x21, [sp, #16]
  40b89c:	mov	x29, sp
  40b8a0:	cbz	x8, 40b8ec <__fxstatat@plt+0x840c>
  40b8a4:	ldr	x8, [x19, #32]
  40b8a8:	cbz	x8, 40b8ec <__fxstatat@plt+0x840c>
  40b8ac:	ldp	x20, x8, [x19]
  40b8b0:	b	40b8bc <__fxstatat@plt+0x83dc>
  40b8b4:	ldr	x8, [x19, #8]
  40b8b8:	add	x20, x20, #0x10
  40b8bc:	cmp	x20, x8
  40b8c0:	b.cs	40b8ec <__fxstatat@plt+0x840c>  // b.hs, b.nlast
  40b8c4:	ldr	x8, [x20]
  40b8c8:	cbz	x8, 40b8b4 <__fxstatat@plt+0x83d4>
  40b8cc:	cbz	x20, 40b8b4 <__fxstatat@plt+0x83d4>
  40b8d0:	mov	x21, x20
  40b8d4:	ldr	x8, [x19, #64]
  40b8d8:	ldr	x0, [x21]
  40b8dc:	blr	x8
  40b8e0:	ldr	x21, [x21, #8]
  40b8e4:	cbnz	x21, 40b8d4 <__fxstatat@plt+0x83f4>
  40b8e8:	b	40b8b4 <__fxstatat@plt+0x83d4>
  40b8ec:	ldp	x20, x8, [x19]
  40b8f0:	b	40b8fc <__fxstatat@plt+0x841c>
  40b8f4:	ldr	x8, [x19, #8]
  40b8f8:	add	x20, x20, #0x10
  40b8fc:	cmp	x20, x8
  40b900:	b.cs	40b920 <__fxstatat@plt+0x8440>  // b.hs, b.nlast
  40b904:	ldr	x0, [x20, #8]
  40b908:	cbz	x0, 40b8f4 <__fxstatat@plt+0x8414>
  40b90c:	ldr	x21, [x0, #8]
  40b910:	bl	4031d0 <free@plt>
  40b914:	mov	x0, x21
  40b918:	cbnz	x21, 40b90c <__fxstatat@plt+0x842c>
  40b91c:	b	40b8f4 <__fxstatat@plt+0x8414>
  40b920:	ldr	x0, [x19, #72]
  40b924:	cbz	x0, 40b938 <__fxstatat@plt+0x8458>
  40b928:	ldr	x20, [x0, #8]
  40b92c:	bl	4031d0 <free@plt>
  40b930:	mov	x0, x20
  40b934:	cbnz	x20, 40b928 <__fxstatat@plt+0x8448>
  40b938:	ldr	x0, [x19]
  40b93c:	bl	4031d0 <free@plt>
  40b940:	mov	x0, x19
  40b944:	bl	4031d0 <free@plt>
  40b948:	ldp	x20, x19, [sp, #32]
  40b94c:	ldr	x21, [sp, #16]
  40b950:	ldp	x29, x30, [sp], #48
  40b954:	ret
  40b958:	sub	sp, sp, #0x70
  40b95c:	stp	x29, x30, [sp, #80]
  40b960:	stp	x20, x19, [sp, #96]
  40b964:	ldr	x8, [x0, #40]
  40b968:	mov	x19, x0
  40b96c:	mov	x0, x1
  40b970:	add	x29, sp, #0x50
  40b974:	mov	x1, x8
  40b978:	bl	40b788 <__fxstatat@plt+0x82a8>
  40b97c:	cbz	x0, 40ba6c <__fxstatat@plt+0x858c>
  40b980:	ldr	x8, [x19, #16]
  40b984:	mov	x20, x0
  40b988:	cmp	x0, x8
  40b98c:	b.ne	40b998 <__fxstatat@plt+0x84b8>  // b.any
  40b990:	mov	w0, #0x1                   	// #1
  40b994:	b	40ba6c <__fxstatat@plt+0x858c>
  40b998:	mov	w1, #0x10                  	// #16
  40b99c:	mov	x0, x20
  40b9a0:	bl	4115b0 <__fxstatat@plt+0xe0d0>
  40b9a4:	str	x0, [sp]
  40b9a8:	cbz	x0, 40ba6c <__fxstatat@plt+0x858c>
  40b9ac:	ldr	x8, [sp]
  40b9b0:	stp	xzr, xzr, [sp, #24]
  40b9b4:	mov	x0, sp
  40b9b8:	mov	x1, x19
  40b9bc:	add	x8, x8, x20, lsl #4
  40b9c0:	stp	x8, x20, [sp, #8]
  40b9c4:	ldr	x8, [x19, #40]
  40b9c8:	mov	w2, wzr
  40b9cc:	str	x8, [sp, #40]
  40b9d0:	ldr	x8, [x19, #48]
  40b9d4:	str	x8, [sp, #48]
  40b9d8:	ldr	x8, [x19, #56]
  40b9dc:	str	x8, [sp, #56]
  40b9e0:	ldr	x8, [x19, #64]
  40b9e4:	str	x8, [sp, #64]
  40b9e8:	ldr	x8, [x19, #72]
  40b9ec:	str	x8, [sp, #72]
  40b9f0:	bl	40ba80 <__fxstatat@plt+0x85a0>
  40b9f4:	tbz	w0, #0, 40ba30 <__fxstatat@plt+0x8550>
  40b9f8:	ldr	x0, [x19]
  40b9fc:	bl	4031d0 <free@plt>
  40ba00:	ldr	x8, [sp]
  40ba04:	mov	w0, #0x1                   	// #1
  40ba08:	str	x8, [x19]
  40ba0c:	ldr	x8, [sp, #8]
  40ba10:	str	x8, [x19, #8]
  40ba14:	ldr	x8, [sp, #16]
  40ba18:	str	x8, [x19, #16]
  40ba1c:	ldr	x8, [sp, #24]
  40ba20:	str	x8, [x19, #24]
  40ba24:	ldr	x8, [sp, #72]
  40ba28:	str	x8, [x19, #72]
  40ba2c:	b	40ba6c <__fxstatat@plt+0x858c>
  40ba30:	ldr	x8, [sp, #72]
  40ba34:	mov	x1, sp
  40ba38:	mov	w2, #0x1                   	// #1
  40ba3c:	mov	x0, x19
  40ba40:	str	x8, [x19, #72]
  40ba44:	bl	40ba80 <__fxstatat@plt+0x85a0>
  40ba48:	tbz	w0, #0, 40ba7c <__fxstatat@plt+0x859c>
  40ba4c:	mov	x1, sp
  40ba50:	mov	x0, x19
  40ba54:	mov	w2, wzr
  40ba58:	bl	40ba80 <__fxstatat@plt+0x85a0>
  40ba5c:	tbz	w0, #0, 40ba7c <__fxstatat@plt+0x859c>
  40ba60:	ldr	x0, [sp]
  40ba64:	bl	4031d0 <free@plt>
  40ba68:	mov	w0, wzr
  40ba6c:	ldp	x20, x19, [sp, #96]
  40ba70:	ldp	x29, x30, [sp, #80]
  40ba74:	add	sp, sp, #0x70
  40ba78:	ret
  40ba7c:	bl	4030a0 <abort@plt>
  40ba80:	stp	x29, x30, [sp, #-80]!
  40ba84:	str	x25, [sp, #16]
  40ba88:	stp	x24, x23, [sp, #32]
  40ba8c:	stp	x22, x21, [sp, #48]
  40ba90:	stp	x20, x19, [sp, #64]
  40ba94:	ldp	x24, x8, [x1]
  40ba98:	mov	x29, sp
  40ba9c:	cmp	x24, x8
  40baa0:	b.cs	40bbbc <__fxstatat@plt+0x86dc>  // b.hs, b.nlast
  40baa4:	mov	w19, w2
  40baa8:	mov	x20, x1
  40baac:	mov	x21, x0
  40bab0:	b	40bad4 <__fxstatat@plt+0x85f4>
  40bab4:	mov	w8, #0x4                   	// #4
  40bab8:	orr	w8, w8, #0x4
  40babc:	cmp	w8, #0x4
  40bac0:	b.ne	40bbc4 <__fxstatat@plt+0x86e4>  // b.any
  40bac4:	ldr	x8, [x20, #8]
  40bac8:	add	x24, x24, #0x10
  40bacc:	cmp	x24, x8
  40bad0:	b.cs	40bbbc <__fxstatat@plt+0x86dc>  // b.hs, b.nlast
  40bad4:	ldr	x8, [x24]
  40bad8:	cbz	x8, 40bac4 <__fxstatat@plt+0x85e4>
  40badc:	ldr	x22, [x24, #8]
  40bae0:	cbnz	x22, 40bb0c <__fxstatat@plt+0x862c>
  40bae4:	b	40bb3c <__fxstatat@plt+0x865c>
  40bae8:	str	x23, [x0]
  40baec:	ldr	x8, [x21, #24]
  40baf0:	mov	x0, x21
  40baf4:	mov	x1, x22
  40baf8:	add	x8, x8, #0x1
  40bafc:	str	x8, [x21, #24]
  40bb00:	bl	40bff4 <__fxstatat@plt+0x8b14>
  40bb04:	mov	x22, x25
  40bb08:	cbz	x25, 40bb3c <__fxstatat@plt+0x865c>
  40bb0c:	ldr	x23, [x22]
  40bb10:	mov	x0, x21
  40bb14:	mov	x1, x23
  40bb18:	bl	40b388 <__fxstatat@plt+0x7ea8>
  40bb1c:	ldr	x8, [x0]
  40bb20:	ldr	x25, [x22, #8]
  40bb24:	cbz	x8, 40bae8 <__fxstatat@plt+0x8608>
  40bb28:	ldr	x8, [x0, #8]
  40bb2c:	str	x8, [x22, #8]
  40bb30:	str	x22, [x0, #8]
  40bb34:	mov	x22, x25
  40bb38:	cbnz	x25, 40bb0c <__fxstatat@plt+0x862c>
  40bb3c:	ldr	x22, [x24]
  40bb40:	str	xzr, [x24, #8]
  40bb44:	tbnz	w19, #0, 40bab4 <__fxstatat@plt+0x85d4>
  40bb48:	mov	x0, x21
  40bb4c:	mov	x1, x22
  40bb50:	bl	40b388 <__fxstatat@plt+0x7ea8>
  40bb54:	ldr	x8, [x0]
  40bb58:	mov	x23, x0
  40bb5c:	cbz	x8, 40bb88 <__fxstatat@plt+0x86a8>
  40bb60:	mov	x0, x21
  40bb64:	bl	40be0c <__fxstatat@plt+0x892c>
  40bb68:	cbz	x0, 40bbb0 <__fxstatat@plt+0x86d0>
  40bb6c:	str	x22, [x0]
  40bb70:	ldr	x9, [x23, #8]
  40bb74:	mov	w8, wzr
  40bb78:	str	x9, [x0, #8]
  40bb7c:	str	x0, [x23, #8]
  40bb80:	cbnz	wzr, 40bab8 <__fxstatat@plt+0x85d8>
  40bb84:	b	40bb98 <__fxstatat@plt+0x86b8>
  40bb88:	str	x22, [x23]
  40bb8c:	ldr	x8, [x21, #24]
  40bb90:	add	x8, x8, #0x1
  40bb94:	str	x8, [x21, #24]
  40bb98:	str	xzr, [x24]
  40bb9c:	ldr	x9, [x20, #24]
  40bba0:	mov	w8, wzr
  40bba4:	sub	x9, x9, #0x1
  40bba8:	str	x9, [x20, #24]
  40bbac:	b	40bab8 <__fxstatat@plt+0x85d8>
  40bbb0:	mov	w8, #0x1                   	// #1
  40bbb4:	cbnz	w8, 40bab8 <__fxstatat@plt+0x85d8>
  40bbb8:	b	40bb98 <__fxstatat@plt+0x86b8>
  40bbbc:	mov	w0, #0x1                   	// #1
  40bbc0:	b	40bbc8 <__fxstatat@plt+0x86e8>
  40bbc4:	mov	w0, wzr
  40bbc8:	ldp	x20, x19, [sp, #64]
  40bbcc:	ldp	x22, x21, [sp, #48]
  40bbd0:	ldp	x24, x23, [sp, #32]
  40bbd4:	ldr	x25, [sp, #16]
  40bbd8:	ldp	x29, x30, [sp], #80
  40bbdc:	ret
  40bbe0:	stp	x29, x30, [sp, #-48]!
  40bbe4:	str	x21, [sp, #16]
  40bbe8:	stp	x20, x19, [sp, #32]
  40bbec:	mov	x29, sp
  40bbf0:	cbz	x1, 40bd2c <__fxstatat@plt+0x884c>
  40bbf4:	mov	x21, x2
  40bbf8:	add	x2, x29, #0x18
  40bbfc:	mov	w3, wzr
  40bc00:	mov	x20, x1
  40bc04:	mov	x19, x0
  40bc08:	bl	40bd30 <__fxstatat@plt+0x8850>
  40bc0c:	cbz	x0, 40bc24 <__fxstatat@plt+0x8744>
  40bc10:	cbz	x21, 40bcf4 <__fxstatat@plt+0x8814>
  40bc14:	mov	x8, x0
  40bc18:	mov	w0, wzr
  40bc1c:	str	x8, [x21]
  40bc20:	b	40bd1c <__fxstatat@plt+0x883c>
  40bc24:	ldr	x8, [x19, #40]
  40bc28:	ldp	x10, x9, [x19, #16]
  40bc2c:	ldr	s0, [x8, #8]
  40bc30:	ucvtf	s2, x10
  40bc34:	ucvtf	s1, x9
  40bc38:	fmul	s0, s0, s2
  40bc3c:	fcmp	s0, s1
  40bc40:	b.pl	40bcbc <__fxstatat@plt+0x87dc>  // b.nfrst
  40bc44:	mov	x0, x19
  40bc48:	bl	40b6e0 <__fxstatat@plt+0x8200>
  40bc4c:	ldr	x8, [x19, #40]
  40bc50:	ldp	x10, x9, [x19, #16]
  40bc54:	ldr	s0, [x8, #8]
  40bc58:	ucvtf	s1, x10
  40bc5c:	ucvtf	s2, x9
  40bc60:	fmul	s3, s0, s1
  40bc64:	fcmp	s3, s2
  40bc68:	b.pl	40bcbc <__fxstatat@plt+0x87dc>  // b.nfrst
  40bc6c:	ldr	s2, [x8, #12]
  40bc70:	ldrb	w8, [x8, #16]
  40bc74:	fmul	s1, s2, s1
  40bc78:	cmp	w8, #0x0
  40bc7c:	fmul	s0, s0, s1
  40bc80:	mov	w8, #0x5f800000            	// #1602224128
  40bc84:	fcsel	s0, s0, s1, eq  // eq = none
  40bc88:	fmov	s1, w8
  40bc8c:	fcmp	s0, s1
  40bc90:	b.ge	40bcfc <__fxstatat@plt+0x881c>  // b.tcont
  40bc94:	fcvtzu	x1, s0
  40bc98:	mov	x0, x19
  40bc9c:	bl	40b958 <__fxstatat@plt+0x8478>
  40bca0:	tbz	w0, #0, 40bcfc <__fxstatat@plt+0x881c>
  40bca4:	add	x2, x29, #0x18
  40bca8:	mov	x0, x19
  40bcac:	mov	x1, x20
  40bcb0:	mov	w3, wzr
  40bcb4:	bl	40bd30 <__fxstatat@plt+0x8850>
  40bcb8:	cbnz	x0, 40bd2c <__fxstatat@plt+0x884c>
  40bcbc:	ldr	x21, [x29, #24]
  40bcc0:	ldr	x8, [x21]
  40bcc4:	cbz	x8, 40bd04 <__fxstatat@plt+0x8824>
  40bcc8:	mov	x0, x19
  40bccc:	bl	40be0c <__fxstatat@plt+0x892c>
  40bcd0:	cbz	x0, 40bcfc <__fxstatat@plt+0x881c>
  40bcd4:	str	x20, [x0]
  40bcd8:	ldr	x8, [x21, #8]
  40bcdc:	str	x8, [x0, #8]
  40bce0:	str	x0, [x21, #8]
  40bce4:	ldr	x8, [x19, #32]
  40bce8:	add	x8, x8, #0x1
  40bcec:	str	x8, [x19, #32]
  40bcf0:	b	40bd18 <__fxstatat@plt+0x8838>
  40bcf4:	mov	w0, wzr
  40bcf8:	b	40bd1c <__fxstatat@plt+0x883c>
  40bcfc:	mov	w0, #0xffffffff            	// #-1
  40bd00:	b	40bd1c <__fxstatat@plt+0x883c>
  40bd04:	str	x20, [x21]
  40bd08:	ldp	x9, x8, [x19, #24]
  40bd0c:	add	x8, x8, #0x1
  40bd10:	add	x9, x9, #0x1
  40bd14:	stp	x9, x8, [x19, #24]
  40bd18:	mov	w0, #0x1                   	// #1
  40bd1c:	ldp	x20, x19, [sp, #32]
  40bd20:	ldr	x21, [sp, #16]
  40bd24:	ldp	x29, x30, [sp], #48
  40bd28:	ret
  40bd2c:	bl	4030a0 <abort@plt>
  40bd30:	stp	x29, x30, [sp, #-64]!
  40bd34:	str	x23, [sp, #16]
  40bd38:	stp	x22, x21, [sp, #32]
  40bd3c:	stp	x20, x19, [sp, #48]
  40bd40:	mov	x29, sp
  40bd44:	mov	w21, w3
  40bd48:	mov	x23, x2
  40bd4c:	mov	x22, x1
  40bd50:	mov	x19, x0
  40bd54:	bl	40b388 <__fxstatat@plt+0x7ea8>
  40bd58:	str	x0, [x23]
  40bd5c:	ldr	x1, [x0]
  40bd60:	cbz	x1, 40bdc8 <__fxstatat@plt+0x88e8>
  40bd64:	mov	x20, x0
  40bd68:	cmp	x1, x22
  40bd6c:	b.eq	40bd80 <__fxstatat@plt+0x88a0>  // b.none
  40bd70:	ldr	x8, [x19, #56]
  40bd74:	mov	x0, x22
  40bd78:	blr	x8
  40bd7c:	tbz	w0, #0, 40bd9c <__fxstatat@plt+0x88bc>
  40bd80:	ldr	x22, [x20]
  40bd84:	tbz	w21, #0, 40bdf4 <__fxstatat@plt+0x8914>
  40bd88:	ldr	x1, [x20, #8]
  40bd8c:	cbz	x1, 40bdf0 <__fxstatat@plt+0x8910>
  40bd90:	ldr	q0, [x1]
  40bd94:	str	q0, [x20]
  40bd98:	b	40bde4 <__fxstatat@plt+0x8904>
  40bd9c:	ldr	x8, [x20, #8]!
  40bda0:	cbz	x8, 40bdc8 <__fxstatat@plt+0x88e8>
  40bda4:	ldr	x1, [x8]
  40bda8:	cmp	x1, x22
  40bdac:	b.eq	40bdd0 <__fxstatat@plt+0x88f0>  // b.none
  40bdb0:	ldr	x8, [x19, #56]
  40bdb4:	mov	x0, x22
  40bdb8:	blr	x8
  40bdbc:	tbnz	w0, #0, 40bdd0 <__fxstatat@plt+0x88f0>
  40bdc0:	ldr	x20, [x20]
  40bdc4:	b	40bd9c <__fxstatat@plt+0x88bc>
  40bdc8:	mov	x22, xzr
  40bdcc:	b	40bdf4 <__fxstatat@plt+0x8914>
  40bdd0:	ldr	x1, [x20]
  40bdd4:	ldr	x22, [x1]
  40bdd8:	tbz	w21, #0, 40bdf4 <__fxstatat@plt+0x8914>
  40bddc:	ldr	x8, [x1, #8]
  40bde0:	str	x8, [x20]
  40bde4:	mov	x0, x19
  40bde8:	bl	40bff4 <__fxstatat@plt+0x8b14>
  40bdec:	b	40bdf4 <__fxstatat@plt+0x8914>
  40bdf0:	str	xzr, [x20]
  40bdf4:	mov	x0, x22
  40bdf8:	ldp	x20, x19, [sp, #48]
  40bdfc:	ldp	x22, x21, [sp, #32]
  40be00:	ldr	x23, [sp, #16]
  40be04:	ldp	x29, x30, [sp], #64
  40be08:	ret
  40be0c:	stp	x29, x30, [sp, #-16]!
  40be10:	mov	x8, x0
  40be14:	ldr	x0, [x0, #72]
  40be18:	mov	x29, sp
  40be1c:	cbz	x0, 40be30 <__fxstatat@plt+0x8950>
  40be20:	ldr	x9, [x0, #8]
  40be24:	str	x9, [x8, #72]
  40be28:	ldp	x29, x30, [sp], #16
  40be2c:	ret
  40be30:	mov	w0, #0x10                  	// #16
  40be34:	bl	402e90 <malloc@plt>
  40be38:	ldp	x29, x30, [sp], #16
  40be3c:	ret
  40be40:	stp	x29, x30, [sp, #-32]!
  40be44:	mov	x29, sp
  40be48:	add	x2, x29, #0x18
  40be4c:	str	x19, [sp, #16]
  40be50:	mov	x19, x1
  40be54:	bl	40bbe0 <__fxstatat@plt+0x8700>
  40be58:	ldr	x8, [x29, #24]
  40be5c:	cmp	w0, #0x0
  40be60:	csel	x8, x8, x19, eq  // eq = none
  40be64:	ldr	x19, [sp, #16]
  40be68:	cmn	w0, #0x1
  40be6c:	csel	x0, xzr, x8, eq  // eq = none
  40be70:	ldp	x29, x30, [sp], #32
  40be74:	ret
  40be78:	stp	x29, x30, [sp, #-48]!
  40be7c:	mov	x29, sp
  40be80:	add	x2, x29, #0x18
  40be84:	mov	w3, #0x1                   	// #1
  40be88:	str	x21, [sp, #16]
  40be8c:	stp	x20, x19, [sp, #32]
  40be90:	mov	x20, x0
  40be94:	bl	40bd30 <__fxstatat@plt+0x8850>
  40be98:	mov	x19, x0
  40be9c:	cbz	x0, 40bf4c <__fxstatat@plt+0x8a6c>
  40bea0:	ldr	x8, [x20, #32]
  40bea4:	sub	x8, x8, #0x1
  40bea8:	str	x8, [x20, #32]
  40beac:	ldr	x8, [x29, #24]
  40beb0:	ldr	x8, [x8]
  40beb4:	cbnz	x8, 40bf4c <__fxstatat@plt+0x8a6c>
  40beb8:	ldp	x10, x8, [x20, #16]
  40bebc:	ldr	x9, [x20, #40]
  40bec0:	sub	x8, x8, #0x1
  40bec4:	str	x8, [x20, #24]
  40bec8:	ldr	s0, [x9]
  40becc:	ucvtf	s2, x10
  40bed0:	ucvtf	s1, x8
  40bed4:	fmul	s0, s0, s2
  40bed8:	fcmp	s0, s1
  40bedc:	b.le	40bf4c <__fxstatat@plt+0x8a6c>
  40bee0:	mov	x0, x20
  40bee4:	bl	40b6e0 <__fxstatat@plt+0x8200>
  40bee8:	ldr	x8, [x20, #40]
  40beec:	ldp	x10, x9, [x20, #16]
  40bef0:	ldr	s1, [x8]
  40bef4:	ucvtf	s0, x10
  40bef8:	ucvtf	s2, x9
  40befc:	fmul	s1, s1, s0
  40bf00:	fcmp	s1, s2
  40bf04:	b.le	40bf4c <__fxstatat@plt+0x8a6c>
  40bf08:	ldr	s1, [x8, #4]
  40bf0c:	ldrb	w9, [x8, #16]
  40bf10:	fmul	s0, s1, s0
  40bf14:	cbnz	w9, 40bf20 <__fxstatat@plt+0x8a40>
  40bf18:	ldr	s1, [x8, #8]
  40bf1c:	fmul	s0, s0, s1
  40bf20:	fcvtzu	x1, s0
  40bf24:	mov	x0, x20
  40bf28:	bl	40b958 <__fxstatat@plt+0x8478>
  40bf2c:	tbnz	w0, #0, 40bf4c <__fxstatat@plt+0x8a6c>
  40bf30:	ldr	x0, [x20, #72]
  40bf34:	cbz	x0, 40bf48 <__fxstatat@plt+0x8a68>
  40bf38:	ldr	x21, [x0, #8]
  40bf3c:	bl	4031d0 <free@plt>
  40bf40:	mov	x0, x21
  40bf44:	cbnz	x21, 40bf38 <__fxstatat@plt+0x8a58>
  40bf48:	str	xzr, [x20, #72]
  40bf4c:	mov	x0, x19
  40bf50:	ldp	x20, x19, [sp, #32]
  40bf54:	ldr	x21, [sp, #16]
  40bf58:	ldp	x29, x30, [sp], #48
  40bf5c:	ret
  40bf60:	stp	x29, x30, [sp, #-32]!
  40bf64:	cmp	x0, #0xa
  40bf68:	mov	w8, #0xa                   	// #10
  40bf6c:	csel	x8, x0, x8, hi  // hi = pmore
  40bf70:	str	x19, [sp, #16]
  40bf74:	orr	x19, x8, #0x1
  40bf78:	mov	x29, sp
  40bf7c:	cmn	x19, #0x1
  40bf80:	b.eq	40bf9c <__fxstatat@plt+0x8abc>  // b.none
  40bf84:	mov	x0, x19
  40bf88:	bl	40bfac <__fxstatat@plt+0x8acc>
  40bf8c:	tbnz	w0, #0, 40bf9c <__fxstatat@plt+0x8abc>
  40bf90:	add	x19, x19, #0x2
  40bf94:	cmn	x19, #0x1
  40bf98:	b.ne	40bf84 <__fxstatat@plt+0x8aa4>  // b.any
  40bf9c:	mov	x0, x19
  40bfa0:	ldr	x19, [sp, #16]
  40bfa4:	ldp	x29, x30, [sp], #32
  40bfa8:	ret
  40bfac:	mov	w8, #0x3                   	// #3
  40bfb0:	cmp	x0, #0xa
  40bfb4:	b.cc	40bfe0 <__fxstatat@plt+0x8b00>  // b.lo, b.ul, b.last
  40bfb8:	mov	w9, #0x9                   	// #9
  40bfbc:	mov	w10, #0x10                  	// #16
  40bfc0:	udiv	x11, x0, x8
  40bfc4:	msub	x11, x11, x8, x0
  40bfc8:	cbz	x11, 40bfe0 <__fxstatat@plt+0x8b00>
  40bfcc:	add	x9, x10, x9
  40bfd0:	add	x8, x8, #0x2
  40bfd4:	cmp	x9, x0
  40bfd8:	add	x10, x10, #0x8
  40bfdc:	b.cc	40bfc0 <__fxstatat@plt+0x8ae0>  // b.lo, b.ul, b.last
  40bfe0:	udiv	x9, x0, x8
  40bfe4:	msub	x8, x9, x8, x0
  40bfe8:	cmp	x8, #0x0
  40bfec:	cset	w0, ne  // ne = any
  40bff0:	ret
  40bff4:	str	xzr, [x1]
  40bff8:	ldr	x8, [x0, #72]
  40bffc:	str	x8, [x1, #8]
  40c000:	str	x1, [x0, #72]
  40c004:	ret
  40c008:	stp	x29, x30, [sp, #-32]!
  40c00c:	stp	x20, x19, [sp, #16]
  40c010:	mov	x19, x0
  40c014:	ldr	x0, [x0]
  40c018:	mov	x29, sp
  40c01c:	mov	x20, x1
  40c020:	bl	4123b0 <__fxstatat@plt+0xeed0>
  40c024:	ldr	x8, [x19, #8]
  40c028:	eor	x8, x8, x0
  40c02c:	udiv	x9, x8, x20
  40c030:	msub	x0, x9, x20, x8
  40c034:	ldp	x20, x19, [sp, #16]
  40c038:	ldp	x29, x30, [sp], #32
  40c03c:	ret
  40c040:	ldr	x8, [x0, #8]
  40c044:	udiv	x9, x8, x1
  40c048:	msub	x0, x9, x1, x8
  40c04c:	ret
  40c050:	stp	x29, x30, [sp, #-16]!
  40c054:	ldr	x8, [x0, #8]
  40c058:	ldr	x9, [x1, #8]
  40c05c:	mov	x29, sp
  40c060:	cmp	x8, x9
  40c064:	b.ne	40c088 <__fxstatat@plt+0x8ba8>  // b.any
  40c068:	ldr	x8, [x0, #16]
  40c06c:	ldr	x9, [x1, #16]
  40c070:	cmp	x8, x9
  40c074:	b.ne	40c088 <__fxstatat@plt+0x8ba8>  // b.any
  40c078:	ldr	x0, [x0]
  40c07c:	ldr	x1, [x1]
  40c080:	bl	40ea4c <__fxstatat@plt+0xb56c>
  40c084:	b	40c08c <__fxstatat@plt+0x8bac>
  40c088:	mov	w0, wzr
  40c08c:	and	w0, w0, #0x1
  40c090:	ldp	x29, x30, [sp], #16
  40c094:	ret
  40c098:	stp	x29, x30, [sp, #-16]!
  40c09c:	ldr	x8, [x0, #8]
  40c0a0:	ldr	x9, [x1, #8]
  40c0a4:	mov	x29, sp
  40c0a8:	cmp	x8, x9
  40c0ac:	b.ne	40c0dc <__fxstatat@plt+0x8bfc>  // b.any
  40c0b0:	ldr	x8, [x0, #16]
  40c0b4:	ldr	x9, [x1, #16]
  40c0b8:	cmp	x8, x9
  40c0bc:	b.ne	40c0dc <__fxstatat@plt+0x8bfc>  // b.any
  40c0c0:	ldr	x0, [x0]
  40c0c4:	ldr	x1, [x1]
  40c0c8:	bl	403140 <strcmp@plt>
  40c0cc:	cmp	w0, #0x0
  40c0d0:	cset	w0, eq  // eq = none
  40c0d4:	ldp	x29, x30, [sp], #16
  40c0d8:	ret
  40c0dc:	mov	w0, wzr
  40c0e0:	ldp	x29, x30, [sp], #16
  40c0e4:	ret
  40c0e8:	stp	x29, x30, [sp, #-32]!
  40c0ec:	str	x19, [sp, #16]
  40c0f0:	mov	x19, x0
  40c0f4:	ldr	x0, [x0]
  40c0f8:	mov	x29, sp
  40c0fc:	bl	4031d0 <free@plt>
  40c100:	mov	x0, x19
  40c104:	bl	4031d0 <free@plt>
  40c108:	ldr	x19, [sp, #16]
  40c10c:	ldp	x29, x30, [sp], #32
  40c110:	ret
  40c114:	stp	x29, x30, [sp, #-96]!
  40c118:	stp	x28, x27, [sp, #16]
  40c11c:	stp	x26, x25, [sp, #32]
  40c120:	stp	x24, x23, [sp, #48]
  40c124:	stp	x22, x21, [sp, #64]
  40c128:	stp	x20, x19, [sp, #80]
  40c12c:	ldrb	w8, [x0]
  40c130:	mov	x20, x0
  40c134:	mov	x24, x0
  40c138:	mov	x29, sp
  40c13c:	cbz	w8, 40c270 <__fxstatat@plt+0x8d90>
  40c140:	mov	x19, x3
  40c144:	mov	x21, x2
  40c148:	mov	x22, x1
  40c14c:	mov	w27, wzr
  40c150:	mov	x25, xzr
  40c154:	add	x26, x20, #0x1
  40c158:	mov	x24, x20
  40c15c:	b	40c170 <__fxstatat@plt+0x8c90>
  40c160:	cmp	w8, #0x2f
  40c164:	csel	x25, x25, x26, eq  // eq = none
  40c168:	ldrb	w8, [x26], #1
  40c16c:	cbz	w8, 40c270 <__fxstatat@plt+0x8d90>
  40c170:	ldrb	w9, [x26]
  40c174:	and	w8, w8, #0xff
  40c178:	cmp	w9, #0x2f
  40c17c:	b.eq	40c160 <__fxstatat@plt+0x8c80>  // b.none
  40c180:	cmp	w8, #0x2f
  40c184:	b.ne	40c168 <__fxstatat@plt+0x8c88>  // b.any
  40c188:	cbz	x25, 40c168 <__fxstatat@plt+0x8c88>
  40c18c:	cbz	w9, 40c168 <__fxstatat@plt+0x8c88>
  40c190:	sub	x8, x25, x24
  40c194:	cmp	x8, #0x1
  40c198:	b.ne	40c1b0 <__fxstatat@plt+0x8cd0>  // b.any
  40c19c:	ldrb	w9, [x24]
  40c1a0:	cmp	w9, #0x2e
  40c1a4:	b.ne	40c1b0 <__fxstatat@plt+0x8cd0>  // b.any
  40c1a8:	mov	x24, x26
  40c1ac:	b	40c168 <__fxstatat@plt+0x8c88>
  40c1b0:	cmp	x8, #0x2
  40c1b4:	strb	wzr, [x25]
  40c1b8:	b.ne	40c1e0 <__fxstatat@plt+0x8d00>  // b.any
  40c1bc:	ldrb	w8, [x24]
  40c1c0:	cmp	w8, #0x2e
  40c1c4:	b.ne	40c1e0 <__fxstatat@plt+0x8d00>  // b.any
  40c1c8:	ldrb	w8, [x24, #1]
  40c1cc:	cmp	w8, #0x2e
  40c1d0:	b.ne	40c1e0 <__fxstatat@plt+0x8d00>  // b.any
  40c1d4:	mov	w27, wzr
  40c1d8:	mov	w28, wzr
  40c1dc:	b	40c208 <__fxstatat@plt+0x8d28>
  40c1e0:	mov	x0, x20
  40c1e4:	mov	x1, x24
  40c1e8:	mov	x2, x19
  40c1ec:	blr	x21
  40c1f0:	tbnz	w0, #31, 40c200 <__fxstatat@plt+0x8d20>
  40c1f4:	mov	w28, wzr
  40c1f8:	mov	w27, #0x1                   	// #1
  40c1fc:	b	40c208 <__fxstatat@plt+0x8d28>
  40c200:	bl	403410 <__errno_location@plt>
  40c204:	ldr	w28, [x0]
  40c208:	and	w2, w27, #0x1
  40c20c:	mov	x0, x22
  40c210:	mov	x1, x24
  40c214:	mov	x3, xzr
  40c218:	bl	40eeec <__fxstatat@plt+0xba0c>
  40c21c:	mov	w24, w0
  40c220:	cmn	w0, #0x1
  40c224:	b.eq	40c234 <__fxstatat@plt+0x8d54>  // b.none
  40c228:	mov	w8, #0x2f                  	// #47
  40c22c:	strb	w8, [x25]
  40c230:	cbz	w24, 40c260 <__fxstatat@plt+0x8d80>
  40c234:	cbz	w28, 40c24c <__fxstatat@plt+0x8d6c>
  40c238:	bl	403410 <__errno_location@plt>
  40c23c:	ldr	w8, [x0]
  40c240:	cmp	w8, #0x2
  40c244:	b.ne	40c24c <__fxstatat@plt+0x8d6c>  // b.any
  40c248:	str	w28, [x0]
  40c24c:	mov	w8, wzr
  40c250:	sxtw	x23, w24
  40c254:	mov	x24, x26
  40c258:	cbnz	w8, 40c168 <__fxstatat@plt+0x8c88>
  40c25c:	b	40c274 <__fxstatat@plt+0x8d94>
  40c260:	mov	w8, #0x1                   	// #1
  40c264:	mov	x24, x26
  40c268:	cbnz	w8, 40c168 <__fxstatat@plt+0x8c88>
  40c26c:	b	40c274 <__fxstatat@plt+0x8d94>
  40c270:	sub	x23, x24, x20
  40c274:	mov	x0, x23
  40c278:	ldp	x20, x19, [sp, #80]
  40c27c:	ldp	x22, x21, [sp, #64]
  40c280:	ldp	x24, x23, [sp, #48]
  40c284:	ldp	x26, x25, [sp, #32]
  40c288:	ldp	x28, x27, [sp, #16]
  40c28c:	ldp	x29, x30, [sp], #96
  40c290:	ret
  40c294:	sub	sp, sp, #0x120
  40c298:	stp	x29, x30, [sp, #192]
  40c29c:	stp	x28, x27, [sp, #208]
  40c2a0:	stp	x26, x25, [sp, #224]
  40c2a4:	stp	x24, x23, [sp, #240]
  40c2a8:	stp	x22, x21, [sp, #256]
  40c2ac:	stp	x20, x19, [sp, #272]
  40c2b0:	ldrb	w8, [x0]
  40c2b4:	mov	w23, w7
  40c2b8:	mov	w22, w6
  40c2bc:	mov	x26, x5
  40c2c0:	mov	w24, w4
  40c2c4:	mov	x27, x3
  40c2c8:	mov	x21, x2
  40c2cc:	mov	x19, x0
  40c2d0:	cmp	w8, #0x2f
  40c2d4:	mov	x25, x1
  40c2d8:	add	x29, sp, #0xc0
  40c2dc:	b.ne	40c2ec <__fxstatat@plt+0x8e0c>  // b.any
  40c2e0:	mov	w20, wzr
  40c2e4:	cbnz	w20, 40c5d0 <__fxstatat@plt+0x90f0>
  40c2e8:	b	40c2fc <__fxstatat@plt+0x8e1c>
  40c2ec:	mov	x0, x25
  40c2f0:	bl	40eed0 <__fxstatat@plt+0xb9f0>
  40c2f4:	mov	w20, w0
  40c2f8:	cbnz	w20, 40c5d0 <__fxstatat@plt+0x90f0>
  40c2fc:	cbz	x21, 40c328 <__fxstatat@plt+0x8e48>
  40c300:	mov	x0, x19
  40c304:	mov	x1, x25
  40c308:	mov	x2, x21
  40c30c:	mov	x3, x27
  40c310:	bl	40c114 <__fxstatat@plt+0x8c34>
  40c314:	mov	x28, x0
  40c318:	tbnz	x0, #63, 40c3a8 <__fxstatat@plt+0x8ec8>
  40c31c:	mov	w20, wzr
  40c320:	tbz	x28, #63, 40c334 <__fxstatat@plt+0x8e54>
  40c324:	b	40c540 <__fxstatat@plt+0x9060>
  40c328:	mov	x28, xzr
  40c32c:	mov	w20, wzr
  40c330:	tbnz	x28, #63, 40c540 <__fxstatat@plt+0x9060>
  40c334:	ldr	w13, [x29, #96]
  40c338:	and	w8, w22, #0xc00
  40c33c:	and	w9, w24, #0x200
  40c340:	mov	w11, #0xffffffed            	// #-19
  40c344:	mov	w12, w23
  40c348:	orr	w23, w8, w9
  40c34c:	and	w8, w24, w11
  40c350:	cmp	w23, #0x0
  40c354:	str	w22, [sp, #36]
  40c358:	and	w22, w13, w12
  40c35c:	and	w10, w24, #0xffffffc0
  40c360:	csel	w8, w24, w8, eq  // eq = none
  40c364:	cmn	w22, #0x1
  40c368:	add	x28, x19, x28
  40c36c:	csel	w1, w8, w10, eq  // eq = none
  40c370:	mov	x0, x28
  40c374:	str	w12, [sp, #52]
  40c378:	stp	w13, w1, [sp, #28]
  40c37c:	bl	403490 <mkdir@plt>
  40c380:	str	w22, [sp, #24]
  40c384:	str	x19, [sp, #40]
  40c388:	cbz	w0, 40c3c0 <__fxstatat@plt+0x8ee0>
  40c38c:	ldrb	w26, [x29, #104]
  40c390:	bl	403410 <__errno_location@plt>
  40c394:	ldr	w20, [x0]
  40c398:	ldr	w22, [sp, #36]
  40c39c:	mov	w27, #0xffffffff            	// #-1
  40c3a0:	mov	w2, #0x2                   	// #2
  40c3a4:	b	40c408 <__fxstatat@plt+0x8f28>
  40c3a8:	cmn	x28, #0x1
  40c3ac:	b.eq	40c534 <__fxstatat@plt+0x9054>  // b.none
  40c3b0:	mov	w20, wzr
  40c3b4:	mov	w8, #0x1                   	// #1
  40c3b8:	mov	w9, #0x1                   	// #1
  40c3bc:	b	40c5cc <__fxstatat@plt+0x90ec>
  40c3c0:	cmn	w22, #0x1
  40c3c4:	ldr	w22, [sp, #36]
  40c3c8:	cset	w9, eq  // eq = none
  40c3cc:	mov	x0, x19
  40c3d0:	mov	x1, x27
  40c3d4:	and	w8, w24, w22
  40c3d8:	str	w9, [sp, #12]
  40c3dc:	str	x28, [sp, #16]
  40c3e0:	and	w28, w8, #0x1ff
  40c3e4:	blr	x26
  40c3e8:	ldr	w9, [sp, #12]
  40c3ec:	orr	w8, w23, w28
  40c3f0:	ldr	x28, [sp, #16]
  40c3f4:	ldr	w27, [sp, #32]
  40c3f8:	cmp	w8, #0x0
  40c3fc:	cset	w8, eq  // eq = none
  40c400:	and	w26, w8, w9
  40c404:	mov	w2, #0x3                   	// #3
  40c408:	ldr	w23, [sp, #52]
  40c40c:	ldr	x19, [sp, #40]
  40c410:	tbz	w26, #0, 40c498 <__fxstatat@plt+0x8fb8>
  40c414:	cbz	w20, 40c528 <__fxstatat@plt+0x9048>
  40c418:	cbz	x21, 40c520 <__fxstatat@plt+0x9040>
  40c41c:	cmp	w20, #0x2
  40c420:	b.eq	40c520 <__fxstatat@plt+0x9040>  // b.none
  40c424:	add	x1, sp, #0x38
  40c428:	mov	x0, x28
  40c42c:	bl	4138c8 <__fxstatat@plt+0x103e8>
  40c430:	cbz	w0, 40c59c <__fxstatat@plt+0x90bc>
  40c434:	cmp	w20, #0x11
  40c438:	b.ne	40c5bc <__fxstatat@plt+0x90dc>  // b.any
  40c43c:	bl	403410 <__errno_location@plt>
  40c440:	ldr	w21, [x0]
  40c444:	cmp	w21, #0x2
  40c448:	b.eq	40c5bc <__fxstatat@plt+0x90dc>  // b.none
  40c44c:	cmp	w21, #0x14
  40c450:	b.eq	40c5bc <__fxstatat@plt+0x90dc>  // b.none
  40c454:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  40c458:	add	x1, x1, #0xecb
  40c45c:	mov	w2, #0x5                   	// #5
  40c460:	mov	x0, xzr
  40c464:	bl	403370 <dcgettext@plt>
  40c468:	mov	x22, x0
  40c46c:	mov	x0, x19
  40c470:	bl	40e220 <__fxstatat@plt+0xad40>
  40c474:	mov	x3, x0
  40c478:	mov	w0, wzr
  40c47c:	mov	w1, w21
  40c480:	mov	x2, x22
  40c484:	bl	402c80 <error@plt>
  40c488:	mov	w9, wzr
  40c48c:	mov	w8, #0x1                   	// #1
  40c490:	cbnz	w8, 40c5c4 <__fxstatat@plt+0x90e4>
  40c494:	b	40c520 <__fxstatat@plt+0x9040>
  40c498:	add	x3, sp, #0x38
  40c49c:	mov	x0, x25
  40c4a0:	mov	x1, x28
  40c4a4:	bl	40eeec <__fxstatat@plt+0xba0c>
  40c4a8:	cmn	w0, #0x1
  40c4ac:	b.lt	40c514 <__fxstatat@plt+0x9034>  // b.tstop
  40c4b0:	ldr	w8, [sp, #56]
  40c4b4:	ldr	w4, [sp, #28]
  40c4b8:	adrp	x9, 415000 <__fxstatat@plt+0x11b20>
  40c4bc:	add	x9, x9, #0x3ee
  40c4c0:	cmp	w0, #0x0
  40c4c4:	csel	x1, x9, x28, eq  // eq = none
  40c4c8:	mov	w0, w8
  40c4cc:	mov	w2, w27
  40c4d0:	mov	w3, w23
  40c4d4:	mov	w5, w24
  40c4d8:	mov	w6, w22
  40c4dc:	bl	412420 <__fxstatat@plt+0xef40>
  40c4e0:	cbz	w0, 40c514 <__fxstatat@plt+0x9034>
  40c4e4:	ldr	w22, [sp, #24]
  40c4e8:	cbz	w20, 40c544 <__fxstatat@plt+0x9064>
  40c4ec:	mov	w8, wzr
  40c4f0:	cbz	x21, 40c62c <__fxstatat@plt+0x914c>
  40c4f4:	cmp	w20, #0x2
  40c4f8:	b.eq	40c51c <__fxstatat@plt+0x903c>  // b.none
  40c4fc:	bl	403410 <__errno_location@plt>
  40c500:	ldr	w8, [x0]
  40c504:	cmp	w8, #0x14
  40c508:	b.ne	40c544 <__fxstatat@plt+0x9064>  // b.any
  40c50c:	mov	w8, wzr
  40c510:	b	40c51c <__fxstatat@plt+0x903c>
  40c514:	mov	w8, #0x1                   	// #1
  40c518:	mov	w9, #0x1                   	// #1
  40c51c:	cbnz	w8, 40c5c4 <__fxstatat@plt+0x90e4>
  40c520:	mov	w8, wzr
  40c524:	b	40c5c4 <__fxstatat@plt+0x90e4>
  40c528:	mov	w8, #0x1                   	// #1
  40c52c:	mov	w9, #0x1                   	// #1
  40c530:	b	40c5c4 <__fxstatat@plt+0x90e4>
  40c534:	bl	403410 <__errno_location@plt>
  40c538:	ldr	w20, [x0]
  40c53c:	tbz	x28, #63, 40c334 <__fxstatat@plt+0x8e54>
  40c540:	b	40c5c8 <__fxstatat@plt+0x90e8>
  40c544:	bl	403410 <__errno_location@plt>
  40c548:	ldr	w21, [x0]
  40c54c:	adrp	x8, 415000 <__fxstatat@plt+0x11b20>
  40c550:	adrp	x9, 414000 <__fxstatat@plt+0x10b20>
  40c554:	add	x8, x8, #0xa7c
  40c558:	add	x9, x9, #0xf82
  40c55c:	cmn	w22, #0x1
  40c560:	csel	x1, x9, x8, eq  // eq = none
  40c564:	mov	w2, #0x5                   	// #5
  40c568:	mov	x0, xzr
  40c56c:	bl	403370 <dcgettext@plt>
  40c570:	mov	x22, x0
  40c574:	mov	x0, x19
  40c578:	bl	40e220 <__fxstatat@plt+0xad40>
  40c57c:	mov	x3, x0
  40c580:	mov	w0, wzr
  40c584:	mov	w1, w21
  40c588:	mov	x2, x22
  40c58c:	bl	402c80 <error@plt>
  40c590:	mov	w9, wzr
  40c594:	mov	w8, #0x1                   	// #1
  40c598:	b	40c51c <__fxstatat@plt+0x903c>
  40c59c:	ldr	w8, [sp, #72]
  40c5a0:	and	w8, w8, #0xf000
  40c5a4:	cmp	w8, #0x4, lsl #12
  40c5a8:	b.ne	40c5bc <__fxstatat@plt+0x90dc>  // b.any
  40c5ac:	mov	w8, #0x1                   	// #1
  40c5b0:	mov	w9, #0x1                   	// #1
  40c5b4:	cbnz	w8, 40c5c4 <__fxstatat@plt+0x90e4>
  40c5b8:	b	40c520 <__fxstatat@plt+0x9040>
  40c5bc:	mov	w8, wzr
  40c5c0:	cbz	wzr, 40c520 <__fxstatat@plt+0x9040>
  40c5c4:	cbnz	w8, 40c5cc <__fxstatat@plt+0x90ec>
  40c5c8:	mov	w8, wzr
  40c5cc:	cbnz	w8, 40c608 <__fxstatat@plt+0x9128>
  40c5d0:	adrp	x1, 414000 <__fxstatat@plt+0x10b20>
  40c5d4:	add	x1, x1, #0xeb0
  40c5d8:	mov	w2, #0x5                   	// #5
  40c5dc:	mov	x0, xzr
  40c5e0:	bl	403370 <dcgettext@plt>
  40c5e4:	mov	x21, x0
  40c5e8:	mov	x0, x19
  40c5ec:	bl	40e220 <__fxstatat@plt+0xad40>
  40c5f0:	mov	x3, x0
  40c5f4:	mov	w0, wzr
  40c5f8:	mov	w1, w20
  40c5fc:	mov	x2, x21
  40c600:	bl	402c80 <error@plt>
  40c604:	mov	w9, wzr
  40c608:	ldp	x20, x19, [sp, #272]
  40c60c:	ldp	x22, x21, [sp, #256]
  40c610:	ldp	x24, x23, [sp, #240]
  40c614:	ldp	x26, x25, [sp, #224]
  40c618:	ldp	x28, x27, [sp, #208]
  40c61c:	ldp	x29, x30, [sp, #192]
  40c620:	and	w0, w9, #0x1
  40c624:	add	sp, sp, #0x120
  40c628:	ret
  40c62c:	b	40c51c <__fxstatat@plt+0x903c>
  40c630:	stp	x29, x30, [sp, #-96]!
  40c634:	stp	x28, x27, [sp, #16]
  40c638:	stp	x26, x25, [sp, #32]
  40c63c:	stp	x24, x23, [sp, #48]
  40c640:	stp	x22, x21, [sp, #64]
  40c644:	stp	x20, x19, [sp, #80]
  40c648:	ldrb	w8, [x0]
  40c64c:	mov	x19, x0
  40c650:	mov	x29, sp
  40c654:	and	w8, w8, #0xf8
  40c658:	cmp	w8, #0x30
  40c65c:	b.ne	40c6a0 <__fxstatat@plt+0x91c0>  // b.any
  40c660:	mov	w0, wzr
  40c664:	mov	x8, x19
  40c668:	mov	x20, x19
  40c66c:	ldrb	w9, [x20], #1
  40c670:	add	w9, w9, w0, lsl #3
  40c674:	sub	w0, w9, #0x30
  40c678:	cmp	w0, #0xfff
  40c67c:	b.hi	40c698 <__fxstatat@plt+0x91b8>  // b.pmore
  40c680:	ldrb	w9, [x8, #1]
  40c684:	and	w8, w9, #0xf8
  40c688:	cmp	w8, #0x30
  40c68c:	mov	x8, x20
  40c690:	b.eq	40c66c <__fxstatat@plt+0x918c>  // b.none
  40c694:	cbz	w9, 40c984 <__fxstatat@plt+0x94a4>
  40c698:	mov	x20, xzr
  40c69c:	b	40c9b4 <__fxstatat@plt+0x94d4>
  40c6a0:	mov	w0, #0x1                   	// #1
  40c6a4:	mov	x8, x19
  40c6a8:	b	40c6b8 <__fxstatat@plt+0x91d8>
  40c6ac:	mov	w10, #0x1                   	// #1
  40c6b0:	add	x0, x10, x0
  40c6b4:	add	x8, x8, #0x1
  40c6b8:	ldrb	w9, [x8]
  40c6bc:	cmp	w9, #0x2c
  40c6c0:	b.le	40c6dc <__fxstatat@plt+0x91fc>
  40c6c4:	cmp	w9, #0x2d
  40c6c8:	b.eq	40c6ac <__fxstatat@plt+0x91cc>  // b.none
  40c6cc:	cmp	w9, #0x3d
  40c6d0:	mov	w10, #0x1                   	// #1
  40c6d4:	b.eq	40c6b0 <__fxstatat@plt+0x91d0>  // b.none
  40c6d8:	b	40c6ec <__fxstatat@plt+0x920c>
  40c6dc:	cmp	w9, #0x2b
  40c6e0:	mov	w10, #0x1                   	// #1
  40c6e4:	b.eq	40c6b0 <__fxstatat@plt+0x91d0>  // b.none
  40c6e8:	cbz	w9, 40c6f4 <__fxstatat@plt+0x9214>
  40c6ec:	mov	x10, xzr
  40c6f0:	b	40c6b0 <__fxstatat@plt+0x91d0>
  40c6f4:	mov	w1, #0x10                  	// #16
  40c6f8:	bl	410d5c <__fxstatat@plt+0xd87c>
  40c6fc:	adrp	x24, 415000 <__fxstatat@plt+0x11b20>
  40c700:	adrp	x25, 415000 <__fxstatat@plt+0x11b20>
  40c704:	adrp	x21, 415000 <__fxstatat@plt+0x11b20>
  40c708:	mov	x20, x0
  40c70c:	mov	x22, xzr
  40c710:	add	x24, x24, #0xadc
  40c714:	add	x25, x25, #0xabb
  40c718:	mov	w26, #0x124                 	// #292
  40c71c:	mov	w27, #0x92                  	// #146
  40c720:	mov	w28, #0x49                  	// #73
  40c724:	add	x21, x21, #0xaa6
  40c728:	mov	w9, wzr
  40c72c:	b	40c73c <__fxstatat@plt+0x925c>
  40c730:	mov	w8, #0xfff                 	// #4095
  40c734:	orr	w9, w9, w8
  40c738:	add	x19, x19, #0x1
  40c73c:	ldrb	w8, [x19]
  40c740:	sub	w10, w8, #0x61
  40c744:	cmp	w10, #0x14
  40c748:	b.hi	40c770 <__fxstatat@plt+0x9290>  // b.pmore
  40c74c:	adr	x11, 40c730 <__fxstatat@plt+0x9250>
  40c750:	ldrb	w8, [x21, x10]
  40c754:	add	x11, x11, x8, lsl #2
  40c758:	mov	w8, #0x9c0                 	// #2496
  40c75c:	br	x11
  40c760:	mov	w8, #0x438                 	// #1080
  40c764:	b	40c734 <__fxstatat@plt+0x9254>
  40c768:	mov	w8, #0x207                 	// #519
  40c76c:	b	40c734 <__fxstatat@plt+0x9254>
  40c770:	cmp	w8, #0x3d
  40c774:	b.hi	40c948 <__fxstatat@plt+0x9468>  // b.pmore
  40c778:	mov	w10, #0x1                   	// #1
  40c77c:	lsl	x8, x10, x8
  40c780:	mov	x10, #0x280000000000        	// #43980465111040
  40c784:	movk	x10, #0x2000, lsl #48
  40c788:	tst	x8, x10
  40c78c:	b.eq	40c948 <__fxstatat@plt+0x9468>  // b.none
  40c790:	mov	x10, x19
  40c794:	ldrb	w8, [x10, #1]!
  40c798:	ldrb	w23, [x19]
  40c79c:	sub	w11, w8, #0x30
  40c7a0:	cmp	w11, #0x8
  40c7a4:	b.cs	40c7f8 <__fxstatat@plt+0x9318>  // b.hs, b.nlast
  40c7a8:	mov	w8, wzr
  40c7ac:	add	x10, x19, #0x2
  40c7b0:	mov	x19, x10
  40c7b4:	ldurb	w10, [x10, #-1]
  40c7b8:	add	w8, w10, w8, lsl #3
  40c7bc:	sub	w8, w8, #0x30
  40c7c0:	cmp	w8, #0xfff
  40c7c4:	b.hi	40c7e0 <__fxstatat@plt+0x9300>  // b.pmore
  40c7c8:	mov	x10, x19
  40c7cc:	ldrb	w11, [x10], #1
  40c7d0:	and	w12, w11, #0xf8
  40c7d4:	cmp	w12, #0x30
  40c7d8:	b.eq	40c7b0 <__fxstatat@plt+0x92d0>  // b.none
  40c7dc:	cbz	w9, 40c824 <__fxstatat@plt+0x9344>
  40c7e0:	mov	w11, wzr
  40c7e4:	mov	w8, #0x3                   	// #3
  40c7e8:	mov	w10, #0xe                   	// #14
  40c7ec:	cmp	w10, #0x12
  40c7f0:	b.ne	40c914 <__fxstatat@plt+0x9434>  // b.any
  40c7f4:	b	40c8e4 <__fxstatat@plt+0x9404>
  40c7f8:	cmp	w8, #0x67
  40c7fc:	b.eq	40c854 <__fxstatat@plt+0x9374>  // b.none
  40c800:	cmp	w8, #0x6f
  40c804:	b.eq	40c868 <__fxstatat@plt+0x9388>  // b.none
  40c808:	cmp	w8, #0x75
  40c80c:	b.ne	40c87c <__fxstatat@plt+0x939c>  // b.any
  40c810:	mov	w11, wzr
  40c814:	add	x19, x19, #0x2
  40c818:	mov	w8, #0x3                   	// #3
  40c81c:	mov	w0, #0x1c0                 	// #448
  40c820:	b	40c8e4 <__fxstatat@plt+0x9404>
  40c824:	cmp	w11, #0x2c
  40c828:	b.eq	40c830 <__fxstatat@plt+0x9350>  // b.none
  40c82c:	cbnz	w11, 40c7e0 <__fxstatat@plt+0x9300>
  40c830:	mov	w0, w8
  40c834:	bl	40c9d4 <__fxstatat@plt+0x94f4>
  40c838:	mov	w8, #0x1                   	// #1
  40c83c:	mov	w9, #0xfff                 	// #4095
  40c840:	mov	w10, #0x12                  	// #18
  40c844:	mov	w11, #0xfff                 	// #4095
  40c848:	cmp	w10, #0x12
  40c84c:	b.ne	40c914 <__fxstatat@plt+0x9434>  // b.any
  40c850:	b	40c8e4 <__fxstatat@plt+0x9404>
  40c854:	mov	w11, wzr
  40c858:	add	x19, x19, #0x2
  40c85c:	mov	w8, #0x3                   	// #3
  40c860:	mov	w0, #0x38                  	// #56
  40c864:	b	40c8e4 <__fxstatat@plt+0x9404>
  40c868:	mov	w11, wzr
  40c86c:	add	x19, x19, #0x2
  40c870:	mov	w8, #0x3                   	// #3
  40c874:	mov	w0, #0x7                   	// #7
  40c878:	b	40c8e4 <__fxstatat@plt+0x9404>
  40c87c:	mov	w0, wzr
  40c880:	mov	w8, #0x1                   	// #1
  40c884:	mov	x19, x10
  40c888:	b	40c89c <__fxstatat@plt+0x93bc>
  40c88c:	orr	w0, w0, #0x200
  40c890:	mov	w10, w8
  40c894:	add	x19, x19, #0x1
  40c898:	mov	w8, w10
  40c89c:	ldrb	w10, [x19]
  40c8a0:	sub	w10, w10, #0x58
  40c8a4:	cmp	w10, #0x20
  40c8a8:	b.hi	40c8e0 <__fxstatat@plt+0x9400>  // b.pmore
  40c8ac:	adr	x11, 40c88c <__fxstatat@plt+0x93ac>
  40c8b0:	ldrb	w12, [x25, x10]
  40c8b4:	add	x11, x11, x12, lsl #2
  40c8b8:	mov	w10, #0x2                   	// #2
  40c8bc:	br	x11
  40c8c0:	orr	w0, w0, w26
  40c8c4:	b	40c890 <__fxstatat@plt+0x93b0>
  40c8c8:	orr	w0, w0, #0xc00
  40c8cc:	b	40c890 <__fxstatat@plt+0x93b0>
  40c8d0:	orr	w0, w0, w27
  40c8d4:	b	40c890 <__fxstatat@plt+0x93b0>
  40c8d8:	orr	w0, w0, w28
  40c8dc:	b	40c890 <__fxstatat@plt+0x93b0>
  40c8e0:	mov	w11, wzr
  40c8e4:	add	x12, x20, x22, lsl #4
  40c8e8:	cmp	w9, #0x0
  40c8ec:	strb	w8, [x12, #1]
  40c8f0:	csinv	w8, w9, wzr, ne  // ne = any
  40c8f4:	and	w8, w8, w0
  40c8f8:	cmp	w11, #0x0
  40c8fc:	mov	w10, wzr
  40c900:	add	x22, x22, #0x1
  40c904:	csel	w8, w8, w11, eq  // eq = none
  40c908:	strb	w23, [x12]
  40c90c:	stp	w9, w0, [x12, #4]
  40c910:	str	w8, [x12, #12]
  40c914:	cbnz	w10, 40c94c <__fxstatat@plt+0x946c>
  40c918:	ldrb	w8, [x19]
  40c91c:	mov	w10, #0x7                   	// #7
  40c920:	sub	w8, w8, #0x2b
  40c924:	cmp	w8, #0x12
  40c928:	b.hi	40c94c <__fxstatat@plt+0x946c>  // b.pmore
  40c92c:	adr	x11, 40c790 <__fxstatat@plt+0x92b0>
  40c930:	ldrb	w12, [x24, x8]
  40c934:	add	x11, x11, x12, lsl #2
  40c938:	br	x11
  40c93c:	mov	w10, wzr
  40c940:	cbz	w10, 40c950 <__fxstatat@plt+0x9470>
  40c944:	b	40c958 <__fxstatat@plt+0x9478>
  40c948:	mov	w10, #0xe                   	// #14
  40c94c:	cbnz	w10, 40c958 <__fxstatat@plt+0x9478>
  40c950:	add	x19, x19, #0x1
  40c954:	b	40c728 <__fxstatat@plt+0x9248>
  40c958:	cmp	w10, #0x7
  40c95c:	b.eq	40c96c <__fxstatat@plt+0x948c>  // b.none
  40c960:	cmp	w10, #0xe
  40c964:	b.eq	40c974 <__fxstatat@plt+0x9494>  // b.none
  40c968:	b	40c9b4 <__fxstatat@plt+0x94d4>
  40c96c:	ldrb	w8, [x19]
  40c970:	cbz	w8, 40c9ac <__fxstatat@plt+0x94cc>
  40c974:	mov	x0, x20
  40c978:	bl	4031d0 <free@plt>
  40c97c:	mov	x20, xzr
  40c980:	b	40c9b4 <__fxstatat@plt+0x94d4>
  40c984:	bl	40c9d4 <__fxstatat@plt+0x94f4>
  40c988:	sub	x8, x20, x19
  40c98c:	and	w9, w0, #0xc00
  40c990:	orr	w9, w9, #0x3ff
  40c994:	cmp	x8, #0x5
  40c998:	mov	w8, #0xfff                 	// #4095
  40c99c:	csel	w1, w9, w8, lt  // lt = tstop
  40c9a0:	bl	40c9d8 <__fxstatat@plt+0x94f8>
  40c9a4:	mov	x20, x0
  40c9a8:	b	40c9b4 <__fxstatat@plt+0x94d4>
  40c9ac:	add	x8, x20, x22, lsl #4
  40c9b0:	strb	wzr, [x8, #1]
  40c9b4:	mov	x0, x20
  40c9b8:	ldp	x20, x19, [sp, #80]
  40c9bc:	ldp	x22, x21, [sp, #64]
  40c9c0:	ldp	x24, x23, [sp, #48]
  40c9c4:	ldp	x26, x25, [sp, #32]
  40c9c8:	ldp	x28, x27, [sp, #16]
  40c9cc:	ldp	x29, x30, [sp], #96
  40c9d0:	ret
  40c9d4:	ret
  40c9d8:	stp	x29, x30, [sp, #-32]!
  40c9dc:	stp	x20, x19, [sp, #16]
  40c9e0:	mov	w20, w0
  40c9e4:	mov	w0, #0x20                  	// #32
  40c9e8:	mov	x29, sp
  40c9ec:	mov	w19, w1
  40c9f0:	bl	410d88 <__fxstatat@plt+0xd8a8>
  40c9f4:	stp	w20, w19, [x0, #8]
  40c9f8:	ldp	x20, x19, [sp, #16]
  40c9fc:	mov	w8, #0x13d                 	// #317
  40ca00:	mov	w9, #0xfff                 	// #4095
  40ca04:	strh	w8, [x0]
  40ca08:	str	w9, [x0, #4]
  40ca0c:	strb	wzr, [x0, #17]
  40ca10:	ldp	x29, x30, [sp], #32
  40ca14:	ret
  40ca18:	sub	sp, sp, #0x90
  40ca1c:	mov	x1, sp
  40ca20:	stp	x29, x30, [sp, #128]
  40ca24:	add	x29, sp, #0x80
  40ca28:	bl	4138c8 <__fxstatat@plt+0x103e8>
  40ca2c:	cbz	w0, 40ca38 <__fxstatat@plt+0x9558>
  40ca30:	mov	x0, xzr
  40ca34:	b	40ca44 <__fxstatat@plt+0x9564>
  40ca38:	ldr	w0, [sp, #16]
  40ca3c:	mov	w1, #0xfff                 	// #4095
  40ca40:	bl	40c9d8 <__fxstatat@plt+0x94f8>
  40ca44:	ldp	x29, x30, [sp, #128]
  40ca48:	add	sp, sp, #0x90
  40ca4c:	ret
  40ca50:	ldrb	w17, [x3, #1]
  40ca54:	and	w0, w0, #0xfff
  40ca58:	mov	w8, wzr
  40ca5c:	cbz	w17, 40cb58 <__fxstatat@plt+0x9678>
  40ca60:	tst	w1, #0x1
  40ca64:	mov	w14, #0xc00                 	// #3072
  40ca68:	and	w9, w1, #0x1
  40ca6c:	mvn	w10, w2
  40ca70:	add	x11, x3, #0x8
  40ca74:	mov	w12, #0x49                  	// #73
  40ca78:	mov	w13, #0x124                 	// #292
  40ca7c:	csel	w14, w14, wzr, ne  // ne = any
  40ca80:	mov	w15, #0x92                  	// #146
  40ca84:	b	40ca9c <__fxstatat@plt+0x95bc>
  40ca88:	orr	w8, w18, w8
  40ca8c:	bic	w0, w0, w18
  40ca90:	ldrb	w17, [x11, #9]
  40ca94:	add	x11, x11, #0x10
  40ca98:	cbz	w17, 40cb58 <__fxstatat@plt+0x9678>
  40ca9c:	ldr	w2, [x11, #4]
  40caa0:	ldp	w16, w18, [x11, #-4]
  40caa4:	and	w1, w17, #0xff
  40caa8:	cmp	w1, #0x2
  40caac:	bic	w17, w14, w2
  40cab0:	b.eq	40cae8 <__fxstatat@plt+0x9608>  // b.none
  40cab4:	cmp	w1, #0x3
  40cab8:	b.ne	40cafc <__fxstatat@plt+0x961c>  // b.any
  40cabc:	and	w18, w18, w0
  40cac0:	tst	w18, w13
  40cac4:	csel	w1, wzr, w13, eq  // eq = none
  40cac8:	tst	w18, w15
  40cacc:	csel	w2, wzr, w15, eq  // eq = none
  40cad0:	tst	w18, w12
  40cad4:	orr	w18, w2, w18
  40cad8:	csel	w3, wzr, w12, eq  // eq = none
  40cadc:	orr	w18, w18, w1
  40cae0:	orr	w18, w18, w3
  40cae4:	b	40cafc <__fxstatat@plt+0x961c>
  40cae8:	and	w1, w0, w12
  40caec:	orr	w1, w1, w9
  40caf0:	orr	w2, w18, w12
  40caf4:	cmp	w1, #0x0
  40caf8:	csel	w18, w18, w2, eq  // eq = none
  40cafc:	ldurb	w1, [x11, #-8]
  40cb00:	cmp	w16, #0x0
  40cb04:	csel	w2, w16, w10, ne  // ne = any
  40cb08:	bic	w2, w2, w17
  40cb0c:	cmp	w1, #0x2b
  40cb10:	and	w18, w2, w18
  40cb14:	b.eq	40cb4c <__fxstatat@plt+0x966c>  // b.none
  40cb18:	cmp	w1, #0x2d
  40cb1c:	b.eq	40ca88 <__fxstatat@plt+0x95a8>  // b.none
  40cb20:	cmp	w1, #0x3d
  40cb24:	b.ne	40ca90 <__fxstatat@plt+0x95b0>  // b.any
  40cb28:	cmp	w16, #0x0
  40cb2c:	csinv	w16, wzr, w16, eq  // eq = none
  40cb30:	orr	w16, w16, w17
  40cb34:	mvn	w17, w16
  40cb38:	and	w16, w16, w0
  40cb3c:	and	w17, w17, #0xfff
  40cb40:	orr	w8, w17, w8
  40cb44:	orr	w0, w18, w16
  40cb48:	b	40ca90 <__fxstatat@plt+0x95b0>
  40cb4c:	orr	w8, w18, w8
  40cb50:	orr	w0, w18, w0
  40cb54:	b	40ca90 <__fxstatat@plt+0x95b0>
  40cb58:	cbz	x4, 40cb60 <__fxstatat@plt+0x9680>
  40cb5c:	str	w8, [x4]
  40cb60:	ret
  40cb64:	stp	x29, x30, [sp, #-48]!
  40cb68:	mov	w8, #0x4900                	// #18688
  40cb6c:	movk	w8, #0x8, lsl #16
  40cb70:	orr	w2, w2, w8
  40cb74:	stp	x22, x21, [sp, #16]
  40cb78:	stp	x20, x19, [sp, #32]
  40cb7c:	mov	x29, sp
  40cb80:	mov	x19, x3
  40cb84:	bl	4125d8 <__fxstatat@plt+0xf0f8>
  40cb88:	tbnz	w0, #31, 40cba4 <__fxstatat@plt+0x96c4>
  40cb8c:	mov	w21, w0
  40cb90:	bl	403080 <fdopendir@plt>
  40cb94:	mov	x20, x0
  40cb98:	cbz	x0, 40cbac <__fxstatat@plt+0x96cc>
  40cb9c:	str	w21, [x19]
  40cba0:	b	40cbc4 <__fxstatat@plt+0x96e4>
  40cba4:	mov	x20, xzr
  40cba8:	b	40cbc4 <__fxstatat@plt+0x96e4>
  40cbac:	bl	403410 <__errno_location@plt>
  40cbb0:	ldr	w22, [x0]
  40cbb4:	mov	x19, x0
  40cbb8:	mov	w0, w21
  40cbbc:	bl	403050 <close@plt>
  40cbc0:	str	w22, [x19]
  40cbc4:	mov	x0, x20
  40cbc8:	ldp	x20, x19, [sp, #32]
  40cbcc:	ldp	x22, x21, [sp, #16]
  40cbd0:	ldp	x29, x30, [sp], #48
  40cbd4:	ret
  40cbd8:	stp	x29, x30, [sp, #-32]!
  40cbdc:	stp	x20, x19, [sp, #16]
  40cbe0:	mov	x29, sp
  40cbe4:	cbz	x0, 40cc64 <__fxstatat@plt+0x9784>
  40cbe8:	mov	w1, #0x2f                  	// #47
  40cbec:	mov	x19, x0
  40cbf0:	bl	403060 <strrchr@plt>
  40cbf4:	cmp	x0, #0x0
  40cbf8:	csinc	x20, x19, x0, eq  // eq = none
  40cbfc:	sub	x8, x20, x19
  40cc00:	cmp	x8, #0x7
  40cc04:	b.lt	40cc48 <__fxstatat@plt+0x9768>  // b.tstop
  40cc08:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40cc0c:	sub	x0, x20, #0x7
  40cc10:	add	x1, x1, #0xb27
  40cc14:	mov	w2, #0x7                   	// #7
  40cc18:	bl	402f00 <strncmp@plt>
  40cc1c:	cbnz	w0, 40cc48 <__fxstatat@plt+0x9768>
  40cc20:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40cc24:	add	x1, x1, #0xb2f
  40cc28:	mov	w2, #0x3                   	// #3
  40cc2c:	mov	x0, x20
  40cc30:	bl	402f00 <strncmp@plt>
  40cc34:	mov	x19, x20
  40cc38:	cbnz	w0, 40cc48 <__fxstatat@plt+0x9768>
  40cc3c:	add	x19, x20, #0x3
  40cc40:	adrp	x8, 427000 <__fxstatat@plt+0x23b20>
  40cc44:	str	x19, [x8, #1344]
  40cc48:	adrp	x8, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  40cc4c:	adrp	x9, 427000 <__fxstatat@plt+0x23b20>
  40cc50:	str	x19, [x8, #2488]
  40cc54:	str	x19, [x9, #1296]
  40cc58:	ldp	x20, x19, [sp, #16]
  40cc5c:	ldp	x29, x30, [sp], #32
  40cc60:	ret
  40cc64:	adrp	x8, 427000 <__fxstatat@plt+0x23b20>
  40cc68:	ldr	x3, [x8, #1304]
  40cc6c:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40cc70:	add	x0, x0, #0xaef
  40cc74:	mov	w1, #0x37                  	// #55
  40cc78:	mov	w2, #0x1                   	// #1
  40cc7c:	bl	403280 <fwrite@plt>
  40cc80:	bl	4030a0 <abort@plt>
  40cc84:	sub	sp, sp, #0x40
  40cc88:	stp	x20, x19, [sp, #48]
  40cc8c:	mov	w19, w3
  40cc90:	mov	x20, x2
  40cc94:	mov	x3, sp
  40cc98:	mov	w2, w4
  40cc9c:	stp	x29, x30, [sp, #32]
  40cca0:	add	x29, sp, #0x20
  40cca4:	bl	4118f0 <__fxstatat@plt+0xe410>
  40cca8:	cbz	w0, 40ccb4 <__fxstatat@plt+0x97d4>
  40ccac:	mov	w19, #0xfffffffe            	// #-2
  40ccb0:	b	40ccd0 <__fxstatat@plt+0x97f0>
  40ccb4:	mov	x0, sp
  40ccb8:	mov	x1, x20
  40ccbc:	mov	w2, w19
  40ccc0:	bl	4119c8 <__fxstatat@plt+0xe4e8>
  40ccc4:	mov	w19, w0
  40ccc8:	mov	x0, sp
  40cccc:	bl	4118bc <__fxstatat@plt+0xe3dc>
  40ccd0:	mov	w0, w19
  40ccd4:	ldp	x20, x19, [sp, #48]
  40ccd8:	ldp	x29, x30, [sp, #32]
  40ccdc:	add	sp, sp, #0x40
  40cce0:	ret
  40cce4:	sub	sp, sp, #0x40
  40cce8:	mov	w8, w1
  40ccec:	movi	v0.2d, #0x0
  40ccf0:	mov	x1, x0
  40ccf4:	stp	q0, q0, [sp]
  40ccf8:	str	w2, [sp]
  40ccfc:	mov	x0, sp
  40cd00:	mov	w2, w8
  40cd04:	stp	x29, x30, [sp, #32]
  40cd08:	str	x19, [sp, #48]
  40cd0c:	add	x29, sp, #0x20
  40cd10:	bl	4119c8 <__fxstatat@plt+0xe4e8>
  40cd14:	mov	w19, w0
  40cd18:	mov	x0, sp
  40cd1c:	bl	4118bc <__fxstatat@plt+0xe3dc>
  40cd20:	mov	w0, w19
  40cd24:	ldr	x19, [sp, #48]
  40cd28:	ldp	x29, x30, [sp, #32]
  40cd2c:	add	sp, sp, #0x40
  40cd30:	ret
  40cd34:	stp	x29, x30, [sp, #-48]!
  40cd38:	str	x21, [sp, #16]
  40cd3c:	stp	x20, x19, [sp, #32]
  40cd40:	mov	x29, sp
  40cd44:	mov	x19, x0
  40cd48:	bl	403410 <__errno_location@plt>
  40cd4c:	ldr	w21, [x0]
  40cd50:	adrp	x8, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  40cd54:	add	x8, x8, #0x9c0
  40cd58:	cmp	x19, #0x0
  40cd5c:	mov	x20, x0
  40cd60:	csel	x0, x8, x19, eq  // eq = none
  40cd64:	mov	w1, #0x38                  	// #56
  40cd68:	bl	410f1c <__fxstatat@plt+0xda3c>
  40cd6c:	str	w21, [x20]
  40cd70:	ldp	x20, x19, [sp, #32]
  40cd74:	ldr	x21, [sp, #16]
  40cd78:	ldp	x29, x30, [sp], #48
  40cd7c:	ret
  40cd80:	adrp	x8, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  40cd84:	add	x8, x8, #0x9c0
  40cd88:	cmp	x0, #0x0
  40cd8c:	csel	x8, x8, x0, eq  // eq = none
  40cd90:	ldr	w0, [x8]
  40cd94:	ret
  40cd98:	adrp	x8, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  40cd9c:	add	x8, x8, #0x9c0
  40cda0:	cmp	x0, #0x0
  40cda4:	csel	x8, x8, x0, eq  // eq = none
  40cda8:	str	w1, [x8]
  40cdac:	ret
  40cdb0:	adrp	x8, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  40cdb4:	add	x8, x8, #0x9c0
  40cdb8:	cmp	x0, #0x0
  40cdbc:	ubfx	w9, w1, #5, #3
  40cdc0:	csel	x8, x8, x0, eq  // eq = none
  40cdc4:	add	x8, x8, w9, uxtw #2
  40cdc8:	ldr	w9, [x8, #8]
  40cdcc:	lsr	w10, w9, w1
  40cdd0:	and	w0, w10, #0x1
  40cdd4:	and	w10, w2, #0x1
  40cdd8:	eor	w10, w0, w10
  40cddc:	lsl	w10, w10, w1
  40cde0:	eor	w9, w10, w9
  40cde4:	str	w9, [x8, #8]
  40cde8:	ret
  40cdec:	adrp	x8, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  40cdf0:	add	x8, x8, #0x9c0
  40cdf4:	cmp	x0, #0x0
  40cdf8:	csel	x8, x8, x0, eq  // eq = none
  40cdfc:	ldr	w0, [x8, #4]
  40ce00:	str	w1, [x8, #4]
  40ce04:	ret
  40ce08:	stp	x29, x30, [sp, #-16]!
  40ce0c:	adrp	x8, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  40ce10:	add	x8, x8, #0x9c0
  40ce14:	cmp	x0, #0x0
  40ce18:	csel	x8, x8, x0, eq  // eq = none
  40ce1c:	mov	w9, #0xa                   	// #10
  40ce20:	mov	x29, sp
  40ce24:	str	w9, [x8]
  40ce28:	cbz	x1, 40ce3c <__fxstatat@plt+0x995c>
  40ce2c:	cbz	x2, 40ce3c <__fxstatat@plt+0x995c>
  40ce30:	stp	x1, x2, [x8, #40]
  40ce34:	ldp	x29, x30, [sp], #16
  40ce38:	ret
  40ce3c:	bl	4030a0 <abort@plt>
  40ce40:	sub	sp, sp, #0x60
  40ce44:	adrp	x8, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  40ce48:	add	x8, x8, #0x9c0
  40ce4c:	cmp	x4, #0x0
  40ce50:	stp	x29, x30, [sp, #16]
  40ce54:	str	x25, [sp, #32]
  40ce58:	stp	x24, x23, [sp, #48]
  40ce5c:	stp	x22, x21, [sp, #64]
  40ce60:	stp	x20, x19, [sp, #80]
  40ce64:	add	x29, sp, #0x10
  40ce68:	mov	x19, x3
  40ce6c:	mov	x20, x2
  40ce70:	mov	x21, x1
  40ce74:	mov	x22, x0
  40ce78:	csel	x24, x8, x4, eq  // eq = none
  40ce7c:	bl	403410 <__errno_location@plt>
  40ce80:	ldp	w4, w5, [x24]
  40ce84:	ldp	x7, x8, [x24, #40]
  40ce88:	ldr	w25, [x0]
  40ce8c:	mov	x23, x0
  40ce90:	add	x6, x24, #0x8
  40ce94:	mov	x0, x22
  40ce98:	mov	x1, x21
  40ce9c:	mov	x2, x20
  40cea0:	mov	x3, x19
  40cea4:	str	x8, [sp]
  40cea8:	bl	40cecc <__fxstatat@plt+0x99ec>
  40ceac:	str	w25, [x23]
  40ceb0:	ldp	x20, x19, [sp, #80]
  40ceb4:	ldp	x22, x21, [sp, #64]
  40ceb8:	ldp	x24, x23, [sp, #48]
  40cebc:	ldr	x25, [sp, #32]
  40cec0:	ldp	x29, x30, [sp, #16]
  40cec4:	add	sp, sp, #0x60
  40cec8:	ret
  40cecc:	sub	sp, sp, #0x120
  40ced0:	stp	x29, x30, [sp, #192]
  40ced4:	add	x29, sp, #0xc0
  40ced8:	ldr	x8, [x29, #96]
  40cedc:	stp	x28, x27, [sp, #208]
  40cee0:	stp	x26, x25, [sp, #224]
  40cee4:	stp	x24, x23, [sp, #240]
  40cee8:	stp	x22, x21, [sp, #256]
  40ceec:	stp	x20, x19, [sp, #272]
  40cef0:	str	x7, [sp, #80]
  40cef4:	stur	x6, [x29, #-48]
  40cef8:	mov	w19, w5
  40cefc:	mov	w20, w4
  40cf00:	mov	x23, x3
  40cf04:	mov	x21, x2
  40cf08:	mov	x27, x1
  40cf0c:	str	x8, [sp, #96]
  40cf10:	mov	x24, x0
  40cf14:	bl	4031f0 <__ctype_get_mb_cur_max@plt>
  40cf18:	mov	w1, w20
  40cf1c:	mov	x22, xzr
  40cf20:	mov	w8, wzr
  40cf24:	mov	w28, wzr
  40cf28:	str	w19, [sp, #64]
  40cf2c:	ubfx	w19, w19, #1, #1
  40cf30:	add	x9, x21, #0x1
  40cf34:	mov	w15, #0x1                   	// #1
  40cf38:	str	x0, [sp, #56]
  40cf3c:	stur	xzr, [x29, #-80]
  40cf40:	stur	xzr, [x29, #-56]
  40cf44:	str	wzr, [sp, #88]
  40cf48:	stur	x9, [x29, #-72]
  40cf4c:	cmp	w1, #0xa
  40cf50:	b.hi	40db24 <__fxstatat@plt+0xa644>  // b.pmore
  40cf54:	adrp	x12, 415000 <__fxstatat@plt+0x11b20>
  40cf58:	mov	w9, w1
  40cf5c:	add	x12, x12, #0xb38
  40cf60:	adr	x10, 40cf84 <__fxstatat@plt+0x9aa4>
  40cf64:	ldrb	w11, [x12, x9]
  40cf68:	add	x10, x10, x11, lsl #2
  40cf6c:	mov	x26, x27
  40cf70:	mov	x20, xzr
  40cf74:	mov	w16, wzr
  40cf78:	mov	w9, #0x1                   	// #1
  40cf7c:	mov	w27, w28
  40cf80:	br	x10
  40cf84:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40cf88:	add	x0, x0, #0xc94
  40cf8c:	mov	w20, w1
  40cf90:	mov	w22, w15
  40cf94:	bl	40e23c <__fxstatat@plt+0xad5c>
  40cf98:	str	x0, [sp, #80]
  40cf9c:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40cfa0:	add	x0, x0, #0xc96
  40cfa4:	mov	w1, w20
  40cfa8:	bl	40e23c <__fxstatat@plt+0xad5c>
  40cfac:	mov	w15, w22
  40cfb0:	mov	w1, w20
  40cfb4:	str	x0, [sp, #96]
  40cfb8:	stur	w1, [x29, #-28]
  40cfbc:	tbnz	w19, #0, 40cffc <__fxstatat@plt+0x9b1c>
  40cfc0:	ldr	x8, [sp, #80]
  40cfc4:	ldrb	w9, [x8]
  40cfc8:	cbz	w9, 40cffc <__fxstatat@plt+0x9b1c>
  40cfcc:	mov	w27, w15
  40cfd0:	mov	x10, xzr
  40cfd4:	add	x8, x8, #0x1
  40cfd8:	b	40cfec <__fxstatat@plt+0x9b0c>
  40cfdc:	ldrb	w9, [x8, x10]
  40cfe0:	add	x20, x10, #0x1
  40cfe4:	mov	x10, x20
  40cfe8:	cbz	w9, 40d004 <__fxstatat@plt+0x9b24>
  40cfec:	cmp	x10, x26
  40cff0:	b.cs	40cfdc <__fxstatat@plt+0x9afc>  // b.hs, b.nlast
  40cff4:	strb	w9, [x24, x10]
  40cff8:	b	40cfdc <__fxstatat@plt+0x9afc>
  40cffc:	mov	w27, w15
  40d000:	mov	x20, xzr
  40d004:	ldr	x25, [sp, #96]
  40d008:	mov	x0, x25
  40d00c:	bl	402c40 <strlen@plt>
  40d010:	ldur	w1, [x29, #-28]
  40d014:	mov	x22, x0
  40d018:	stur	x25, [x29, #-56]
  40d01c:	mov	w9, #0x1                   	// #1
  40d020:	mov	w16, w19
  40d024:	mov	w15, w27
  40d028:	mov	w27, w28
  40d02c:	b	40d0d8 <__fxstatat@plt+0x9bf8>
  40d030:	mov	w19, #0x1                   	// #1
  40d034:	mov	w1, #0x5                   	// #5
  40d038:	tbz	w19, #0, 40d064 <__fxstatat@plt+0x9b84>
  40d03c:	adrp	x8, 415000 <__fxstatat@plt+0x11b20>
  40d040:	mov	x20, xzr
  40d044:	mov	w22, #0x1                   	// #1
  40d048:	add	x8, x8, #0xe29
  40d04c:	stur	x8, [x29, #-56]
  40d050:	b	40d084 <__fxstatat@plt+0x9ba4>
  40d054:	mov	x20, xzr
  40d058:	mov	w16, wzr
  40d05c:	mov	w9, w8
  40d060:	b	40d0d8 <__fxstatat@plt+0x9bf8>
  40d064:	cbz	x26, 40d070 <__fxstatat@plt+0x9b90>
  40d068:	mov	w8, #0x22                  	// #34
  40d06c:	strb	w8, [x24]
  40d070:	adrp	x8, 415000 <__fxstatat@plt+0x11b20>
  40d074:	add	x8, x8, #0xe29
  40d078:	mov	w20, #0x1                   	// #1
  40d07c:	stur	x8, [x29, #-56]
  40d080:	mov	w22, #0x1                   	// #1
  40d084:	mov	w9, #0x1                   	// #1
  40d088:	b	40d0d4 <__fxstatat@plt+0x9bf4>
  40d08c:	mov	w8, #0x1                   	// #1
  40d090:	mov	w19, #0x1                   	// #1
  40d094:	eor	w9, w19, #0x1
  40d098:	orr	w8, w8, w9
  40d09c:	tbz	w19, #0, 40d0ac <__fxstatat@plt+0x9bcc>
  40d0a0:	mov	x20, xzr
  40d0a4:	mov	w1, #0x2                   	// #2
  40d0a8:	b	40d0c0 <__fxstatat@plt+0x9be0>
  40d0ac:	cbz	x26, 40d0b8 <__fxstatat@plt+0x9bd8>
  40d0b0:	mov	w9, #0x27                  	// #39
  40d0b4:	strb	w9, [x24]
  40d0b8:	mov	w1, #0x2                   	// #2
  40d0bc:	mov	w20, #0x1                   	// #1
  40d0c0:	adrp	x9, 415000 <__fxstatat@plt+0x11b20>
  40d0c4:	add	x9, x9, #0xc96
  40d0c8:	stur	x9, [x29, #-56]
  40d0cc:	mov	w22, #0x1                   	// #1
  40d0d0:	mov	w9, w8
  40d0d4:	mov	w16, w19
  40d0d8:	ldur	x8, [x29, #-48]
  40d0dc:	mov	w14, w9
  40d0e0:	eor	w17, w16, #0x1
  40d0e4:	stur	w17, [x29, #-60]
  40d0e8:	cmp	x8, #0x0
  40d0ec:	cset	w8, eq  // eq = none
  40d0f0:	cmp	x22, #0x0
  40d0f4:	cset	w9, ne  // ne = any
  40d0f8:	cmp	w1, #0x2
  40d0fc:	cset	w10, ne  // ne = any
  40d100:	and	w13, w10, w14
  40d104:	and	w11, w9, w16
  40d108:	orr	w10, w10, w17
  40d10c:	and	w17, w9, w13
  40d110:	orr	w9, w13, w16
  40d114:	eor	w9, w9, #0x1
  40d118:	cset	w12, eq  // eq = none
  40d11c:	orr	w8, w8, w9
  40d120:	mov	x25, xzr
  40d124:	and	w11, w14, w11
  40d128:	stur	w10, [x29, #-84]
  40d12c:	and	w10, w12, w16
  40d130:	stur	w8, [x29, #-24]
  40d134:	eor	w8, w14, #0x1
  40d138:	str	w11, [sp, #72]
  40d13c:	str	w10, [sp, #92]
  40d140:	stur	w14, [x29, #-64]
  40d144:	str	w8, [sp, #76]
  40d148:	stp	w16, w1, [x29, #-32]
  40d14c:	stur	w17, [x29, #-36]
  40d150:	b	40d158 <__fxstatat@plt+0x9c78>
  40d154:	add	x25, x25, #0x1
  40d158:	cmn	x23, #0x1
  40d15c:	b.eq	40d170 <__fxstatat@plt+0x9c90>  // b.none
  40d160:	cmp	x25, x23
  40d164:	cset	w8, eq  // eq = none
  40d168:	tbz	w8, #0, 40d180 <__fxstatat@plt+0x9ca0>
  40d16c:	b	40d9d4 <__fxstatat@plt+0xa4f4>
  40d170:	ldrb	w8, [x21, x25]
  40d174:	cmp	w8, #0x0
  40d178:	cset	w8, eq  // eq = none
  40d17c:	tbnz	w8, #0, 40d9d4 <__fxstatat@plt+0xa4f4>
  40d180:	cbz	w17, 40d1bc <__fxstatat@plt+0x9cdc>
  40d184:	cmp	x22, #0x2
  40d188:	add	x19, x25, x22
  40d18c:	b.cc	40d1b4 <__fxstatat@plt+0x9cd4>  // b.lo, b.ul, b.last
  40d190:	cmn	x23, #0x1
  40d194:	b.ne	40d1b4 <__fxstatat@plt+0x9cd4>  // b.any
  40d198:	mov	x0, x21
  40d19c:	mov	w23, w15
  40d1a0:	bl	402c40 <strlen@plt>
  40d1a4:	ldp	w17, w16, [x29, #-36]
  40d1a8:	ldur	w1, [x29, #-28]
  40d1ac:	mov	w15, w23
  40d1b0:	mov	x23, x0
  40d1b4:	cmp	x19, x23
  40d1b8:	b.ls	40d2f8 <__fxstatat@plt+0x9e18>  // b.plast
  40d1bc:	mov	w28, wzr
  40d1c0:	ldrb	w19, [x21, x25]
  40d1c4:	cmp	w19, #0x7e
  40d1c8:	b.hi	40d42c <__fxstatat@plt+0x9f4c>  // b.pmore
  40d1cc:	adrp	x14, 415000 <__fxstatat@plt+0x11b20>
  40d1d0:	add	x14, x14, #0xb43
  40d1d4:	adr	x13, 40d1f8 <__fxstatat@plt+0x9d18>
  40d1d8:	ldrb	w10, [x14, x19]
  40d1dc:	add	x13, x13, x10, lsl #2
  40d1e0:	mov	w11, wzr
  40d1e4:	mov	w9, wzr
  40d1e8:	mov	w8, #0x1                   	// #1
  40d1ec:	mov	w12, #0x6e                  	// #110
  40d1f0:	mov	w10, #0x61                  	// #97
  40d1f4:	br	x13
  40d1f8:	ldur	w10, [x29, #-24]
  40d1fc:	tbnz	w10, #0, 40d21c <__fxstatat@plt+0x9d3c>
  40d200:	ldur	x11, [x29, #-48]
  40d204:	ubfx	w10, w19, #5, #3
  40d208:	ldr	w10, [x11, w10, uxtw #2]
  40d20c:	lsr	w10, w10, w19
  40d210:	tbz	w10, #0, 40d21c <__fxstatat@plt+0x9d3c>
  40d214:	mov	w10, w19
  40d218:	b	40d224 <__fxstatat@plt+0x9d44>
  40d21c:	mov	w10, w19
  40d220:	tbz	w28, #0, 40d29c <__fxstatat@plt+0x9dbc>
  40d224:	tbz	w16, #0, 40d230 <__fxstatat@plt+0x9d50>
  40d228:	mov	w10, #0x10                  	// #16
  40d22c:	b	40d2e8 <__fxstatat@plt+0x9e08>
  40d230:	cmp	w1, #0x2
  40d234:	cset	w9, ne  // ne = any
  40d238:	orr	w9, w9, w27
  40d23c:	tbnz	w9, #0, 40d280 <__fxstatat@plt+0x9da0>
  40d240:	cmp	x20, x26
  40d244:	b.cs	40d250 <__fxstatat@plt+0x9d70>  // b.hs, b.nlast
  40d248:	mov	w9, #0x27                  	// #39
  40d24c:	strb	w9, [x24, x20]
  40d250:	add	x9, x20, #0x1
  40d254:	cmp	x9, x26
  40d258:	b.cs	40d264 <__fxstatat@plt+0x9d84>  // b.hs, b.nlast
  40d25c:	mov	w11, #0x24                  	// #36
  40d260:	strb	w11, [x24, x9]
  40d264:	add	x9, x20, #0x2
  40d268:	cmp	x9, x26
  40d26c:	b.cs	40d278 <__fxstatat@plt+0x9d98>  // b.hs, b.nlast
  40d270:	mov	w11, #0x27                  	// #39
  40d274:	strb	w11, [x24, x9]
  40d278:	add	x20, x20, #0x3
  40d27c:	mov	w27, #0x1                   	// #1
  40d280:	cmp	x20, x26
  40d284:	b.cs	40d290 <__fxstatat@plt+0x9db0>  // b.hs, b.nlast
  40d288:	mov	w9, #0x5c                  	// #92
  40d28c:	strb	w9, [x24, x20]
  40d290:	add	x20, x20, #0x1
  40d294:	mov	w9, #0x1                   	// #1
  40d298:	mov	w19, w10
  40d29c:	tbnz	w9, #0, 40d2d0 <__fxstatat@plt+0x9df0>
  40d2a0:	tbz	w27, #0, 40d2d0 <__fxstatat@plt+0x9df0>
  40d2a4:	cmp	x20, x26
  40d2a8:	b.cs	40d2b4 <__fxstatat@plt+0x9dd4>  // b.hs, b.nlast
  40d2ac:	mov	w9, #0x27                  	// #39
  40d2b0:	strb	w9, [x24, x20]
  40d2b4:	add	x9, x20, #0x1
  40d2b8:	cmp	x9, x26
  40d2bc:	b.cs	40d2c8 <__fxstatat@plt+0x9de8>  // b.hs, b.nlast
  40d2c0:	mov	w10, #0x27                  	// #39
  40d2c4:	strb	w10, [x24, x9]
  40d2c8:	mov	w27, wzr
  40d2cc:	add	x20, x20, #0x2
  40d2d0:	cmp	x20, x26
  40d2d4:	b.cs	40d2dc <__fxstatat@plt+0x9dfc>  // b.hs, b.nlast
  40d2d8:	strb	w19, [x24, x20]
  40d2dc:	mov	w10, wzr
  40d2e0:	add	x20, x20, #0x1
  40d2e4:	and	w15, w15, w8
  40d2e8:	cbz	w10, 40d154 <__fxstatat@plt+0x9c74>
  40d2ec:	cmp	w10, #0xf
  40d2f0:	b.eq	40d154 <__fxstatat@plt+0x9c74>  // b.none
  40d2f4:	b	40da58 <__fxstatat@plt+0xa578>
  40d2f8:	ldur	x1, [x29, #-56]
  40d2fc:	add	x0, x21, x25
  40d300:	mov	x2, x22
  40d304:	mov	w19, w15
  40d308:	bl	402fd0 <bcmp@plt>
  40d30c:	ldur	w9, [x29, #-60]
  40d310:	cmp	w0, #0x0
  40d314:	cset	w8, ne  // ne = any
  40d318:	cset	w28, eq  // eq = none
  40d31c:	orr	w8, w8, w9
  40d320:	tbz	w8, #0, 40d334 <__fxstatat@plt+0x9e54>
  40d324:	ldp	w16, w1, [x29, #-32]
  40d328:	ldur	w17, [x29, #-36]
  40d32c:	mov	w15, w19
  40d330:	b	40d1c0 <__fxstatat@plt+0x9ce0>
  40d334:	ldp	w16, w1, [x29, #-32]
  40d338:	ldur	w17, [x29, #-36]
  40d33c:	mov	w10, #0x10                  	// #16
  40d340:	mov	w15, w19
  40d344:	b	40d2e8 <__fxstatat@plt+0x9e08>
  40d348:	cmp	x23, #0x1
  40d34c:	b.eq	40d370 <__fxstatat@plt+0x9e90>  // b.none
  40d350:	cmn	x23, #0x1
  40d354:	b.ne	40d374 <__fxstatat@plt+0x9e94>  // b.any
  40d358:	ldrb	w8, [x21, #1]
  40d35c:	cbz	w8, 40d370 <__fxstatat@plt+0x9e90>
  40d360:	mov	w9, wzr
  40d364:	mov	w8, wzr
  40d368:	mov	x23, #0xffffffffffffffff    	// #-1
  40d36c:	b	40d1f8 <__fxstatat@plt+0x9d18>
  40d370:	cbz	x25, 40d380 <__fxstatat@plt+0x9ea0>
  40d374:	mov	w9, wzr
  40d378:	mov	w8, wzr
  40d37c:	b	40d1f8 <__fxstatat@plt+0x9d18>
  40d380:	mov	w11, #0x1                   	// #1
  40d384:	cmp	w1, #0x2
  40d388:	b.ne	40d390 <__fxstatat@plt+0x9eb0>  // b.any
  40d38c:	tbnz	w16, #0, 40d228 <__fxstatat@plt+0x9d48>
  40d390:	mov	w9, wzr
  40d394:	mov	w8, w11
  40d398:	b	40d1f8 <__fxstatat@plt+0x9d18>
  40d39c:	cmp	w1, #0x2
  40d3a0:	b.ne	40d45c <__fxstatat@plt+0x9f7c>  // b.any
  40d3a4:	tbnz	w16, #0, 40d228 <__fxstatat@plt+0x9d48>
  40d3a8:	b	40d468 <__fxstatat@plt+0x9f88>
  40d3ac:	mov	w10, #0x66                  	// #102
  40d3b0:	b	40d480 <__fxstatat@plt+0x9fa0>
  40d3b4:	mov	w12, #0x74                  	// #116
  40d3b8:	b	40d474 <__fxstatat@plt+0x9f94>
  40d3bc:	mov	w10, #0x62                  	// #98
  40d3c0:	b	40d480 <__fxstatat@plt+0x9fa0>
  40d3c4:	mov	w12, #0x72                  	// #114
  40d3c8:	b	40d474 <__fxstatat@plt+0x9f94>
  40d3cc:	ldur	w8, [x29, #-64]
  40d3d0:	tbz	w8, #0, 40d494 <__fxstatat@plt+0x9fb4>
  40d3d4:	tbnz	w16, #0, 40d228 <__fxstatat@plt+0x9d48>
  40d3d8:	cmp	w1, #0x2
  40d3dc:	cset	w8, ne  // ne = any
  40d3e0:	orr	w8, w8, w27
  40d3e4:	tbz	w8, #0, 40d8f4 <__fxstatat@plt+0xa414>
  40d3e8:	mov	x9, x20
  40d3ec:	b	40d934 <__fxstatat@plt+0xa454>
  40d3f0:	cmp	w1, #0x5
  40d3f4:	b.eq	40d610 <__fxstatat@plt+0xa130>  // b.none
  40d3f8:	cmp	w1, #0x2
  40d3fc:	b.ne	40d374 <__fxstatat@plt+0x9e94>  // b.any
  40d400:	tbz	w16, #0, 40d374 <__fxstatat@plt+0x9e94>
  40d404:	b	40d228 <__fxstatat@plt+0x9d48>
  40d408:	mov	w10, #0x76                  	// #118
  40d40c:	b	40d480 <__fxstatat@plt+0x9fa0>
  40d410:	cmp	w1, #0x2
  40d414:	b.ne	40d4a4 <__fxstatat@plt+0x9fc4>  // b.any
  40d418:	tbz	w16, #0, 40d6f4 <__fxstatat@plt+0xa214>
  40d41c:	mov	w8, #0x1                   	// #1
  40d420:	mov	w10, #0x10                  	// #16
  40d424:	str	w8, [sp, #88]
  40d428:	b	40d2e8 <__fxstatat@plt+0x9e08>
  40d42c:	ldr	x8, [sp, #56]
  40d430:	str	w15, [sp, #52]
  40d434:	str	x24, [sp, #40]
  40d438:	cmp	x8, #0x1
  40d43c:	b.ne	40d4ac <__fxstatat@plt+0x9fcc>  // b.any
  40d440:	bl	403150 <__ctype_b_loc@plt>
  40d444:	ldr	x8, [x0]
  40d448:	ldur	w1, [x29, #-28]
  40d44c:	mov	w24, #0x1                   	// #1
  40d450:	ldrh	w8, [x8, x19, lsl #1]
  40d454:	ubfx	w10, w8, #14, #1
  40d458:	b	40d774 <__fxstatat@plt+0xa294>
  40d45c:	ldr	w8, [sp, #72]
  40d460:	mov	w12, w19
  40d464:	tbz	w8, #0, 40d474 <__fxstatat@plt+0x9f94>
  40d468:	mov	w9, wzr
  40d46c:	mov	w8, wzr
  40d470:	b	40d29c <__fxstatat@plt+0x9dbc>
  40d474:	ldur	w8, [x29, #-84]
  40d478:	mov	w10, w12
  40d47c:	tbz	w8, #0, 40d228 <__fxstatat@plt+0x9d48>
  40d480:	ldur	w11, [x29, #-64]
  40d484:	mov	w9, wzr
  40d488:	mov	w8, wzr
  40d48c:	tbz	w11, #0, 40d1f8 <__fxstatat@plt+0x9d18>
  40d490:	b	40d224 <__fxstatat@plt+0x9d44>
  40d494:	ldr	w8, [sp, #64]
  40d498:	tbz	w8, #0, 40d374 <__fxstatat@plt+0x9e94>
  40d49c:	mov	w10, #0xf                   	// #15
  40d4a0:	b	40d2e8 <__fxstatat@plt+0x9e08>
  40d4a4:	mov	w9, wzr
  40d4a8:	b	40d760 <__fxstatat@plt+0xa280>
  40d4ac:	cmn	x23, #0x1
  40d4b0:	str	x22, [sp, #16]
  40d4b4:	stur	xzr, [x29, #-16]
  40d4b8:	b.ne	40d4c8 <__fxstatat@plt+0x9fe8>  // b.any
  40d4bc:	mov	x0, x21
  40d4c0:	bl	402c40 <strlen@plt>
  40d4c4:	mov	x23, x0
  40d4c8:	sub	x8, x23, x25
  40d4cc:	str	x8, [sp, #8]
  40d4d0:	add	x8, x21, x25
  40d4d4:	str	x8, [sp, #32]
  40d4d8:	ldur	x8, [x29, #-72]
  40d4dc:	mov	x24, xzr
  40d4e0:	add	x8, x8, x25
  40d4e4:	str	x8, [sp, #24]
  40d4e8:	mov	w8, #0x1                   	// #1
  40d4ec:	str	w8, [sp, #68]
  40d4f0:	add	x8, x24, x25
  40d4f4:	add	x1, x21, x8
  40d4f8:	sub	x2, x23, x8
  40d4fc:	sub	x0, x29, #0x14
  40d500:	sub	x3, x29, #0x10
  40d504:	mov	w22, w27
  40d508:	bl	41173c <__fxstatat@plt+0xe25c>
  40d50c:	cbz	x0, 40d564 <__fxstatat@plt+0xa084>
  40d510:	mov	x27, x0
  40d514:	cmn	x0, #0x1
  40d518:	b.eq	40d560 <__fxstatat@plt+0xa080>  // b.none
  40d51c:	cmn	x27, #0x2
  40d520:	b.ne	40d56c <__fxstatat@plt+0xa08c>  // b.any
  40d524:	add	x8, x24, x25
  40d528:	cmp	x8, x23
  40d52c:	mov	w27, w22
  40d530:	b.cs	40d554 <__fxstatat@plt+0xa074>  // b.hs, b.nlast
  40d534:	ldr	x9, [sp, #32]
  40d538:	ldrb	w8, [x9, x24]
  40d53c:	cbz	w8, 40d554 <__fxstatat@plt+0xa074>
  40d540:	add	x24, x24, #0x1
  40d544:	add	x8, x25, x24
  40d548:	cmp	x8, x23
  40d54c:	b.cc	40d538 <__fxstatat@plt+0xa058>  // b.lo, b.ul, b.last
  40d550:	ldr	x24, [sp, #8]
  40d554:	str	wzr, [sp, #68]
  40d558:	mov	w10, #0x34                  	// #52
  40d55c:	b	40d5fc <__fxstatat@plt+0xa11c>
  40d560:	str	wzr, [sp, #68]
  40d564:	mov	w10, #0x34                  	// #52
  40d568:	b	40d5f8 <__fxstatat@plt+0xa118>
  40d56c:	ldr	w8, [sp, #92]
  40d570:	cbz	w8, 40d5d4 <__fxstatat@plt+0xa0f4>
  40d574:	cmp	x27, #0x2
  40d578:	b.cc	40d5cc <__fxstatat@plt+0xa0ec>  // b.lo, b.ul, b.last
  40d57c:	ldr	x9, [sp, #24]
  40d580:	sub	x8, x27, #0x1
  40d584:	add	x9, x9, x24
  40d588:	b	40d598 <__fxstatat@plt+0xa0b8>
  40d58c:	subs	x8, x8, #0x1
  40d590:	add	x9, x9, #0x1
  40d594:	b.eq	40d5cc <__fxstatat@plt+0xa0ec>  // b.none
  40d598:	ldrb	w10, [x9]
  40d59c:	sub	w10, w10, #0x5b
  40d5a0:	cmp	w10, #0x21
  40d5a4:	b.hi	40d58c <__fxstatat@plt+0xa0ac>  // b.pmore
  40d5a8:	mov	w11, #0x1                   	// #1
  40d5ac:	lsl	x10, x11, x10
  40d5b0:	mov	x11, #0x2b                  	// #43
  40d5b4:	movk	x11, #0x2, lsl #32
  40d5b8:	tst	x10, x11
  40d5bc:	b.eq	40d58c <__fxstatat@plt+0xa0ac>  // b.none
  40d5c0:	mov	w10, #0x10                  	// #16
  40d5c4:	cbnz	w10, 40d5f8 <__fxstatat@plt+0xa118>
  40d5c8:	b	40d5d4 <__fxstatat@plt+0xa0f4>
  40d5cc:	mov	w10, wzr
  40d5d0:	cbnz	w10, 40d5f8 <__fxstatat@plt+0xa118>
  40d5d4:	ldur	w0, [x29, #-20]
  40d5d8:	bl	4033d0 <iswprint@plt>
  40d5dc:	ldr	w9, [sp, #68]
  40d5e0:	cmp	w0, #0x0
  40d5e4:	cset	w8, ne  // ne = any
  40d5e8:	mov	w10, wzr
  40d5ec:	and	w9, w9, w8
  40d5f0:	add	x24, x27, x24
  40d5f4:	str	w9, [sp, #68]
  40d5f8:	mov	w27, w22
  40d5fc:	cbnz	w10, 40d6c4 <__fxstatat@plt+0xa1e4>
  40d600:	sub	x0, x29, #0x10
  40d604:	bl	4030c0 <mbsinit@plt>
  40d608:	cbz	w0, 40d4f0 <__fxstatat@plt+0xa010>
  40d60c:	b	40d6cc <__fxstatat@plt+0xa1ec>
  40d610:	ldr	w8, [sp, #64]
  40d614:	tbz	w8, #2, 40d374 <__fxstatat@plt+0x9e94>
  40d618:	add	x10, x25, #0x2
  40d61c:	cmp	x10, x23
  40d620:	b.cs	40d374 <__fxstatat@plt+0x9e94>  // b.hs, b.nlast
  40d624:	add	x8, x25, x21
  40d628:	ldrb	w8, [x8, #1]
  40d62c:	cmp	w8, #0x3f
  40d630:	b.ne	40d374 <__fxstatat@plt+0x9e94>  // b.any
  40d634:	ldrb	w11, [x21, x10]
  40d638:	mov	w9, wzr
  40d63c:	cmp	w11, #0x3e
  40d640:	b.hi	40d9cc <__fxstatat@plt+0xa4ec>  // b.pmore
  40d644:	mov	w8, #0x1                   	// #1
  40d648:	mov	x12, #0xa38200000000        	// #179778741075968
  40d64c:	lsl	x8, x8, x11
  40d650:	movk	x12, #0x7000, lsl #48
  40d654:	tst	x8, x12
  40d658:	b.eq	40d9cc <__fxstatat@plt+0xa4ec>  // b.none
  40d65c:	tbnz	w16, #0, 40d228 <__fxstatat@plt+0x9d48>
  40d660:	cmp	x20, x26
  40d664:	b.cs	40d670 <__fxstatat@plt+0xa190>  // b.hs, b.nlast
  40d668:	mov	w8, #0x3f                  	// #63
  40d66c:	strb	w8, [x24, x20]
  40d670:	add	x8, x20, #0x1
  40d674:	cmp	x8, x26
  40d678:	b.cs	40d684 <__fxstatat@plt+0xa1a4>  // b.hs, b.nlast
  40d67c:	mov	w9, #0x22                  	// #34
  40d680:	strb	w9, [x24, x8]
  40d684:	add	x8, x20, #0x2
  40d688:	cmp	x8, x26
  40d68c:	b.cs	40d698 <__fxstatat@plt+0xa1b8>  // b.hs, b.nlast
  40d690:	mov	w9, #0x22                  	// #34
  40d694:	strb	w9, [x24, x8]
  40d698:	add	x8, x20, #0x3
  40d69c:	cmp	x8, x26
  40d6a0:	b.cs	40d6ac <__fxstatat@plt+0xa1cc>  // b.hs, b.nlast
  40d6a4:	mov	w9, #0x3f                  	// #63
  40d6a8:	strb	w9, [x24, x8]
  40d6ac:	mov	w9, wzr
  40d6b0:	mov	w8, wzr
  40d6b4:	add	x20, x20, #0x4
  40d6b8:	mov	x25, x10
  40d6bc:	mov	w19, w11
  40d6c0:	b	40d1f8 <__fxstatat@plt+0x9d18>
  40d6c4:	cmp	w10, #0x34
  40d6c8:	b.ne	40d6d0 <__fxstatat@plt+0xa1f0>  // b.any
  40d6cc:	mov	w10, wzr
  40d6d0:	ldp	w16, w1, [x29, #-32]
  40d6d4:	ldr	w15, [sp, #52]
  40d6d8:	ldr	x22, [sp, #16]
  40d6dc:	ldur	w17, [x29, #-36]
  40d6e0:	cbz	w10, 40d770 <__fxstatat@plt+0xa290>
  40d6e4:	ldr	x24, [sp, #40]
  40d6e8:	mov	w11, wzr
  40d6ec:	mov	w8, wzr
  40d6f0:	b	40d9b0 <__fxstatat@plt+0xa4d0>
  40d6f4:	ldur	x10, [x29, #-80]
  40d6f8:	cmp	x26, #0x0
  40d6fc:	cset	w8, eq  // eq = none
  40d700:	cmp	x10, #0x0
  40d704:	cset	w9, ne  // ne = any
  40d708:	orr	w8, w9, w8
  40d70c:	cmp	w8, #0x0
  40d710:	csel	x10, x10, x26, ne  // ne = any
  40d714:	csel	x26, x26, xzr, ne  // ne = any
  40d718:	cmp	x20, x26
  40d71c:	stur	x10, [x29, #-80]
  40d720:	b.cs	40d72c <__fxstatat@plt+0xa24c>  // b.hs, b.nlast
  40d724:	mov	w8, #0x27                  	// #39
  40d728:	strb	w8, [x24, x20]
  40d72c:	add	x8, x20, #0x1
  40d730:	cmp	x8, x26
  40d734:	b.cs	40d740 <__fxstatat@plt+0xa260>  // b.hs, b.nlast
  40d738:	mov	w9, #0x5c                  	// #92
  40d73c:	strb	w9, [x24, x8]
  40d740:	add	x8, x20, #0x2
  40d744:	cmp	x8, x26
  40d748:	b.cs	40d754 <__fxstatat@plt+0xa274>  // b.hs, b.nlast
  40d74c:	mov	w9, #0x27                  	// #39
  40d750:	strb	w9, [x24, x8]
  40d754:	mov	w27, wzr
  40d758:	mov	w9, wzr
  40d75c:	add	x20, x20, #0x3
  40d760:	mov	w8, #0x1                   	// #1
  40d764:	str	w8, [sp, #88]
  40d768:	mov	w8, #0x1                   	// #1
  40d76c:	b	40d1f8 <__fxstatat@plt+0x9d18>
  40d770:	ldr	w10, [sp, #68]
  40d774:	ldr	w9, [sp, #76]
  40d778:	and	w8, w10, #0x1
  40d77c:	cmp	x24, #0x1
  40d780:	orr	w9, w10, w9
  40d784:	b.hi	40d7a4 <__fxstatat@plt+0xa2c4>  // b.pmore
  40d788:	tbz	w9, #0, 40d7a4 <__fxstatat@plt+0xa2c4>
  40d78c:	ldr	x24, [sp, #40]
  40d790:	ldr	w15, [sp, #52]
  40d794:	ldp	w17, w16, [x29, #-36]
  40d798:	mov	w11, wzr
  40d79c:	mov	w10, wzr
  40d7a0:	b	40d9b0 <__fxstatat@plt+0xa4d0>
  40d7a4:	add	x10, x24, x25
  40d7a8:	ldr	x24, [sp, #40]
  40d7ac:	ldr	w15, [sp, #52]
  40d7b0:	ldp	w17, w16, [x29, #-36]
  40d7b4:	mov	w11, wzr
  40d7b8:	b	40d7cc <__fxstatat@plt+0xa2ec>
  40d7bc:	ldur	x13, [x29, #-72]
  40d7c0:	add	x20, x20, #0x1
  40d7c4:	ldrb	w19, [x13, x25]
  40d7c8:	mov	x25, x12
  40d7cc:	tbz	w9, #0, 40d7f0 <__fxstatat@plt+0xa310>
  40d7d0:	tbz	w28, #0, 40d898 <__fxstatat@plt+0xa3b8>
  40d7d4:	cmp	x20, x26
  40d7d8:	b.cs	40d7e4 <__fxstatat@plt+0xa304>  // b.hs, b.nlast
  40d7dc:	mov	w12, #0x5c                  	// #92
  40d7e0:	strb	w12, [x24, x20]
  40d7e4:	mov	w28, wzr
  40d7e8:	add	x20, x20, #0x1
  40d7ec:	b	40d898 <__fxstatat@plt+0xa3b8>
  40d7f0:	tbnz	w16, #0, 40d9ac <__fxstatat@plt+0xa4cc>
  40d7f4:	cmp	w1, #0x2
  40d7f8:	cset	w11, ne  // ne = any
  40d7fc:	orr	w11, w11, w27
  40d800:	tbnz	w11, #0, 40d844 <__fxstatat@plt+0xa364>
  40d804:	cmp	x20, x26
  40d808:	b.cs	40d814 <__fxstatat@plt+0xa334>  // b.hs, b.nlast
  40d80c:	mov	w11, #0x27                  	// #39
  40d810:	strb	w11, [x24, x20]
  40d814:	add	x11, x20, #0x1
  40d818:	cmp	x11, x26
  40d81c:	b.cs	40d828 <__fxstatat@plt+0xa348>  // b.hs, b.nlast
  40d820:	mov	w12, #0x24                  	// #36
  40d824:	strb	w12, [x24, x11]
  40d828:	add	x11, x20, #0x2
  40d82c:	cmp	x11, x26
  40d830:	b.cs	40d83c <__fxstatat@plt+0xa35c>  // b.hs, b.nlast
  40d834:	mov	w12, #0x27                  	// #39
  40d838:	strb	w12, [x24, x11]
  40d83c:	add	x20, x20, #0x3
  40d840:	mov	w27, #0x1                   	// #1
  40d844:	cmp	x20, x26
  40d848:	b.cs	40d854 <__fxstatat@plt+0xa374>  // b.hs, b.nlast
  40d84c:	mov	w11, #0x5c                  	// #92
  40d850:	strb	w11, [x24, x20]
  40d854:	add	x11, x20, #0x1
  40d858:	cmp	x11, x26
  40d85c:	b.cs	40d86c <__fxstatat@plt+0xa38c>  // b.hs, b.nlast
  40d860:	mov	w12, #0x30                  	// #48
  40d864:	bfxil	w12, w19, #6, #2
  40d868:	strb	w12, [x24, x11]
  40d86c:	add	x11, x20, #0x2
  40d870:	cmp	x11, x26
  40d874:	b.cs	40d884 <__fxstatat@plt+0xa3a4>  // b.hs, b.nlast
  40d878:	mov	w12, #0x30                  	// #48
  40d87c:	bfxil	w12, w19, #3, #3
  40d880:	strb	w12, [x24, x11]
  40d884:	mov	w12, #0x30                  	// #48
  40d888:	bfxil	w12, w19, #0, #3
  40d88c:	add	x20, x20, #0x3
  40d890:	mov	w11, #0x1                   	// #1
  40d894:	mov	w19, w12
  40d898:	add	x12, x25, #0x1
  40d89c:	cmp	x10, x12
  40d8a0:	b.ls	40d8ec <__fxstatat@plt+0xa40c>  // b.plast
  40d8a4:	and	w13, w11, #0x1
  40d8a8:	orn	w13, w13, w27
  40d8ac:	tbnz	w13, #0, 40d8dc <__fxstatat@plt+0xa3fc>
  40d8b0:	cmp	x20, x26
  40d8b4:	b.cs	40d8c0 <__fxstatat@plt+0xa3e0>  // b.hs, b.nlast
  40d8b8:	mov	w13, #0x27                  	// #39
  40d8bc:	strb	w13, [x24, x20]
  40d8c0:	add	x13, x20, #0x1
  40d8c4:	cmp	x13, x26
  40d8c8:	b.cs	40d8d4 <__fxstatat@plt+0xa3f4>  // b.hs, b.nlast
  40d8cc:	mov	w14, #0x27                  	// #39
  40d8d0:	strb	w14, [x24, x13]
  40d8d4:	mov	w27, wzr
  40d8d8:	add	x20, x20, #0x2
  40d8dc:	cmp	x20, x26
  40d8e0:	b.cs	40d7bc <__fxstatat@plt+0xa2dc>  // b.hs, b.nlast
  40d8e4:	strb	w19, [x24, x20]
  40d8e8:	b	40d7bc <__fxstatat@plt+0xa2dc>
  40d8ec:	mov	w10, #0x2c                  	// #44
  40d8f0:	b	40d9b0 <__fxstatat@plt+0xa4d0>
  40d8f4:	cmp	x20, x26
  40d8f8:	b.cs	40d904 <__fxstatat@plt+0xa424>  // b.hs, b.nlast
  40d8fc:	mov	w8, #0x27                  	// #39
  40d900:	strb	w8, [x24, x20]
  40d904:	add	x8, x20, #0x1
  40d908:	cmp	x8, x26
  40d90c:	b.cs	40d918 <__fxstatat@plt+0xa438>  // b.hs, b.nlast
  40d910:	mov	w9, #0x24                  	// #36
  40d914:	strb	w9, [x24, x8]
  40d918:	add	x8, x20, #0x2
  40d91c:	cmp	x8, x26
  40d920:	b.cs	40d92c <__fxstatat@plt+0xa44c>  // b.hs, b.nlast
  40d924:	mov	w9, #0x27                  	// #39
  40d928:	strb	w9, [x24, x8]
  40d92c:	add	x9, x20, #0x3
  40d930:	mov	w27, #0x1                   	// #1
  40d934:	cmp	x9, x26
  40d938:	b.cs	40d944 <__fxstatat@plt+0xa464>  // b.hs, b.nlast
  40d93c:	mov	w8, #0x5c                  	// #92
  40d940:	strb	w8, [x24, x9]
  40d944:	cmp	w1, #0x2
  40d948:	add	x20, x9, #0x1
  40d94c:	b.eq	40d99c <__fxstatat@plt+0xa4bc>  // b.none
  40d950:	add	x8, x25, #0x1
  40d954:	cmp	x8, x23
  40d958:	b.cs	40d99c <__fxstatat@plt+0xa4bc>  // b.hs, b.nlast
  40d95c:	ldrb	w8, [x21, x8]
  40d960:	sub	w8, w8, #0x30
  40d964:	cmp	w8, #0x9
  40d968:	b.hi	40d99c <__fxstatat@plt+0xa4bc>  // b.pmore
  40d96c:	cmp	x20, x26
  40d970:	b.cs	40d97c <__fxstatat@plt+0xa49c>  // b.hs, b.nlast
  40d974:	mov	w8, #0x30                  	// #48
  40d978:	strb	w8, [x24, x20]
  40d97c:	add	x8, x9, #0x2
  40d980:	cmp	x8, x26
  40d984:	b.cs	40d990 <__fxstatat@plt+0xa4b0>  // b.hs, b.nlast
  40d988:	mov	w10, #0x30                  	// #48
  40d98c:	strb	w10, [x24, x8]
  40d990:	mov	w8, wzr
  40d994:	add	x20, x9, #0x3
  40d998:	b	40d9a0 <__fxstatat@plt+0xa4c0>
  40d99c:	mov	w8, wzr
  40d9a0:	mov	w9, #0x1                   	// #1
  40d9a4:	mov	w19, #0x30                  	// #48
  40d9a8:	b	40d1f8 <__fxstatat@plt+0x9d18>
  40d9ac:	mov	w10, #0x10                  	// #16
  40d9b0:	cmp	w8, #0x0
  40d9b4:	cset	w8, ne  // ne = any
  40d9b8:	cmp	w10, #0x2c
  40d9bc:	and	w9, w11, #0x1
  40d9c0:	b.eq	40d29c <__fxstatat@plt+0x9dbc>  // b.none
  40d9c4:	cbz	w10, 40d1f8 <__fxstatat@plt+0x9d18>
  40d9c8:	b	40d2e8 <__fxstatat@plt+0x9e08>
  40d9cc:	mov	w8, w9
  40d9d0:	b	40d1f8 <__fxstatat@plt+0x9d18>
  40d9d4:	cmp	x20, #0x0
  40d9d8:	cset	w8, eq  // eq = none
  40d9dc:	cmp	w1, #0x2
  40d9e0:	cset	w9, eq  // eq = none
  40d9e4:	and	w8, w9, w8
  40d9e8:	and	w8, w16, w8
  40d9ec:	tbnz	w8, #0, 40da60 <__fxstatat@plt+0xa580>
  40d9f0:	ldur	w9, [x29, #-64]
  40d9f4:	cmp	w1, #0x2
  40d9f8:	cset	w8, ne  // ne = any
  40d9fc:	orr	w8, w16, w8
  40da00:	tbnz	w8, #0, 40da34 <__fxstatat@plt+0xa554>
  40da04:	ldr	w8, [sp, #88]
  40da08:	eor	w8, w8, #0x1
  40da0c:	tbnz	w8, #0, 40da34 <__fxstatat@plt+0xa554>
  40da10:	tbnz	w15, #0, 40db00 <__fxstatat@plt+0xa620>
  40da14:	ldur	x8, [x29, #-80]
  40da18:	cbz	x8, 40da34 <__fxstatat@plt+0xa554>
  40da1c:	mov	w28, w27
  40da20:	ldur	x27, [x29, #-80]
  40da24:	mov	w1, #0x2                   	// #2
  40da28:	mov	w8, w9
  40da2c:	mov	w19, w16
  40da30:	cbz	x26, 40cf4c <__fxstatat@plt+0x9a6c>
  40da34:	ldur	x10, [x29, #-56]
  40da38:	cmp	x10, #0x0
  40da3c:	cset	w8, eq  // eq = none
  40da40:	orr	w8, w8, w16
  40da44:	tbnz	w8, #0, 40daf0 <__fxstatat@plt+0xa610>
  40da48:	ldrb	w9, [x10]
  40da4c:	cbz	w9, 40daf0 <__fxstatat@plt+0xa610>
  40da50:	add	x8, x10, #0x1
  40da54:	b	40dabc <__fxstatat@plt+0xa5dc>
  40da58:	cmp	w10, #0x10
  40da5c:	b.ne	40dacc <__fxstatat@plt+0xa5ec>  // b.any
  40da60:	ldur	w8, [x29, #-64]
  40da64:	mov	w9, #0x4                   	// #4
  40da68:	mov	x0, x24
  40da6c:	mov	x2, x21
  40da70:	tst	w8, #0x1
  40da74:	mov	w8, #0x2                   	// #2
  40da78:	csel	w8, w9, w8, ne  // ne = any
  40da7c:	cmp	w1, #0x2
  40da80:	csel	w4, w8, w1, eq  // eq = none
  40da84:	ldr	w8, [sp, #64]
  40da88:	mov	x1, x26
  40da8c:	mov	x3, x23
  40da90:	mov	x6, xzr
  40da94:	and	w5, w8, #0xfffffffd
  40da98:	ldr	x8, [sp, #96]
  40da9c:	str	x8, [sp]
  40daa0:	ldr	x7, [sp, #80]
  40daa4:	bl	40cecc <__fxstatat@plt+0x99ec>
  40daa8:	mov	x20, x0
  40daac:	b	40dacc <__fxstatat@plt+0xa5ec>
  40dab0:	ldrb	w9, [x8], #1
  40dab4:	add	x20, x20, #0x1
  40dab8:	cbz	w9, 40daf0 <__fxstatat@plt+0xa610>
  40dabc:	cmp	x20, x26
  40dac0:	b.cs	40dab0 <__fxstatat@plt+0xa5d0>  // b.hs, b.nlast
  40dac4:	strb	w9, [x24, x20]
  40dac8:	b	40dab0 <__fxstatat@plt+0xa5d0>
  40dacc:	mov	x0, x20
  40dad0:	ldp	x20, x19, [sp, #272]
  40dad4:	ldp	x22, x21, [sp, #256]
  40dad8:	ldp	x24, x23, [sp, #240]
  40dadc:	ldp	x26, x25, [sp, #224]
  40dae0:	ldp	x28, x27, [sp, #208]
  40dae4:	ldp	x29, x30, [sp, #192]
  40dae8:	add	sp, sp, #0x120
  40daec:	ret
  40daf0:	cmp	x20, x26
  40daf4:	b.cs	40dacc <__fxstatat@plt+0xa5ec>  // b.hs, b.nlast
  40daf8:	strb	wzr, [x24, x20]
  40dafc:	b	40dacc <__fxstatat@plt+0xa5ec>
  40db00:	ldr	x8, [sp, #96]
  40db04:	ldur	x1, [x29, #-80]
  40db08:	ldr	w5, [sp, #64]
  40db0c:	ldur	x6, [x29, #-48]
  40db10:	mov	w4, #0x5                   	// #5
  40db14:	mov	x0, x24
  40db18:	mov	x2, x21
  40db1c:	mov	x3, x23
  40db20:	b	40da9c <__fxstatat@plt+0xa5bc>
  40db24:	bl	4030a0 <abort@plt>
  40db28:	stp	x29, x30, [sp, #-16]!
  40db2c:	mov	x3, x2
  40db30:	mov	x2, xzr
  40db34:	mov	x29, sp
  40db38:	bl	40db44 <__fxstatat@plt+0xa664>
  40db3c:	ldp	x29, x30, [sp], #16
  40db40:	ret
  40db44:	sub	sp, sp, #0x70
  40db48:	adrp	x8, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  40db4c:	add	x8, x8, #0x9c0
  40db50:	cmp	x3, #0x0
  40db54:	stp	x29, x30, [sp, #16]
  40db58:	stp	x28, x27, [sp, #32]
  40db5c:	stp	x26, x25, [sp, #48]
  40db60:	stp	x24, x23, [sp, #64]
  40db64:	stp	x22, x21, [sp, #80]
  40db68:	stp	x20, x19, [sp, #96]
  40db6c:	add	x29, sp, #0x10
  40db70:	mov	x19, x2
  40db74:	mov	x22, x1
  40db78:	mov	x23, x0
  40db7c:	csel	x21, x8, x3, eq  // eq = none
  40db80:	bl	403410 <__errno_location@plt>
  40db84:	ldp	w4, w8, [x21]
  40db88:	cmp	x19, #0x0
  40db8c:	ldp	x7, x9, [x21, #40]
  40db90:	ldr	w28, [x0]
  40db94:	cset	w10, eq  // eq = none
  40db98:	orr	w25, w8, w10
  40db9c:	add	x26, x21, #0x8
  40dba0:	mov	x24, x0
  40dba4:	mov	x0, xzr
  40dba8:	mov	x1, xzr
  40dbac:	mov	x2, x23
  40dbb0:	mov	x3, x22
  40dbb4:	mov	w5, w25
  40dbb8:	mov	x6, x26
  40dbbc:	str	x9, [sp]
  40dbc0:	bl	40cecc <__fxstatat@plt+0x99ec>
  40dbc4:	add	x27, x0, #0x1
  40dbc8:	mov	x20, x0
  40dbcc:	mov	x0, x27
  40dbd0:	bl	410e90 <__fxstatat@plt+0xd9b0>
  40dbd4:	ldr	w4, [x21]
  40dbd8:	ldp	x7, x8, [x21, #40]
  40dbdc:	mov	x1, x27
  40dbe0:	mov	x2, x23
  40dbe4:	mov	x3, x22
  40dbe8:	mov	w5, w25
  40dbec:	mov	x6, x26
  40dbf0:	mov	x21, x0
  40dbf4:	str	x8, [sp]
  40dbf8:	bl	40cecc <__fxstatat@plt+0x99ec>
  40dbfc:	str	w28, [x24]
  40dc00:	cbz	x19, 40dc08 <__fxstatat@plt+0xa728>
  40dc04:	str	x20, [x19]
  40dc08:	mov	x0, x21
  40dc0c:	ldp	x20, x19, [sp, #96]
  40dc10:	ldp	x22, x21, [sp, #80]
  40dc14:	ldp	x24, x23, [sp, #64]
  40dc18:	ldp	x26, x25, [sp, #48]
  40dc1c:	ldp	x28, x27, [sp, #32]
  40dc20:	ldp	x29, x30, [sp, #16]
  40dc24:	add	sp, sp, #0x70
  40dc28:	ret
  40dc2c:	stp	x29, x30, [sp, #-64]!
  40dc30:	stp	x20, x19, [sp, #48]
  40dc34:	adrp	x20, 427000 <__fxstatat@plt+0x23b20>
  40dc38:	stp	x22, x21, [sp, #32]
  40dc3c:	ldr	w8, [x20, #1208]
  40dc40:	adrp	x21, 427000 <__fxstatat@plt+0x23b20>
  40dc44:	ldr	x19, [x21, #1200]
  40dc48:	str	x23, [sp, #16]
  40dc4c:	cmp	w8, #0x2
  40dc50:	mov	x29, sp
  40dc54:	b.lt	40dc78 <__fxstatat@plt+0xa798>  // b.tstop
  40dc58:	add	x22, x19, #0x18
  40dc5c:	mov	w23, #0x1                   	// #1
  40dc60:	ldr	x0, [x22], #16
  40dc64:	bl	4031d0 <free@plt>
  40dc68:	ldrsw	x8, [x20, #1208]
  40dc6c:	add	x23, x23, #0x1
  40dc70:	cmp	x23, x8
  40dc74:	b.lt	40dc60 <__fxstatat@plt+0xa780>  // b.tstop
  40dc78:	ldr	x0, [x19, #8]
  40dc7c:	adrp	x23, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  40dc80:	add	x23, x23, #0x9f8
  40dc84:	adrp	x22, 427000 <__fxstatat@plt+0x23b20>
  40dc88:	cmp	x0, x23
  40dc8c:	add	x22, x22, #0x4c0
  40dc90:	b.eq	40dca0 <__fxstatat@plt+0xa7c0>  // b.none
  40dc94:	bl	4031d0 <free@plt>
  40dc98:	mov	w8, #0x100                 	// #256
  40dc9c:	stp	x8, x23, [x22]
  40dca0:	cmp	x19, x22
  40dca4:	b.eq	40dcb4 <__fxstatat@plt+0xa7d4>  // b.none
  40dca8:	mov	x0, x19
  40dcac:	bl	4031d0 <free@plt>
  40dcb0:	str	x22, [x21, #1200]
  40dcb4:	mov	w8, #0x1                   	// #1
  40dcb8:	str	w8, [x20, #1208]
  40dcbc:	ldp	x20, x19, [sp, #48]
  40dcc0:	ldp	x22, x21, [sp, #32]
  40dcc4:	ldr	x23, [sp, #16]
  40dcc8:	ldp	x29, x30, [sp], #64
  40dccc:	ret
  40dcd0:	stp	x29, x30, [sp, #-16]!
  40dcd4:	adrp	x3, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  40dcd8:	add	x3, x3, #0x9c0
  40dcdc:	mov	x2, #0xffffffffffffffff    	// #-1
  40dce0:	mov	x29, sp
  40dce4:	bl	40dcf0 <__fxstatat@plt+0xa810>
  40dce8:	ldp	x29, x30, [sp], #16
  40dcec:	ret
  40dcf0:	sub	sp, sp, #0x80
  40dcf4:	stp	x29, x30, [sp, #32]
  40dcf8:	add	x29, sp, #0x20
  40dcfc:	stp	x28, x27, [sp, #48]
  40dd00:	stp	x26, x25, [sp, #64]
  40dd04:	stp	x24, x23, [sp, #80]
  40dd08:	stp	x22, x21, [sp, #96]
  40dd0c:	stp	x20, x19, [sp, #112]
  40dd10:	mov	x22, x3
  40dd14:	stur	x2, [x29, #-8]
  40dd18:	mov	x21, x1
  40dd1c:	mov	w23, w0
  40dd20:	bl	403410 <__errno_location@plt>
  40dd24:	tbnz	w23, #31, 40de74 <__fxstatat@plt+0xa994>
  40dd28:	adrp	x25, 427000 <__fxstatat@plt+0x23b20>
  40dd2c:	ldr	w8, [x25, #1208]
  40dd30:	adrp	x28, 427000 <__fxstatat@plt+0x23b20>
  40dd34:	ldr	w20, [x0]
  40dd38:	ldr	x27, [x28, #1200]
  40dd3c:	mov	x19, x0
  40dd40:	cmp	w8, w23
  40dd44:	b.gt	40ddb0 <__fxstatat@plt+0xa8d0>
  40dd48:	mov	w8, #0x7fffffff            	// #2147483647
  40dd4c:	cmp	w23, w8
  40dd50:	stur	w20, [x29, #-12]
  40dd54:	b.eq	40de78 <__fxstatat@plt+0xa998>  // b.none
  40dd58:	adrp	x20, 427000 <__fxstatat@plt+0x23b20>
  40dd5c:	add	x20, x20, #0x4c0
  40dd60:	add	w26, w23, #0x1
  40dd64:	cmp	x27, x20
  40dd68:	csel	x0, xzr, x27, eq  // eq = none
  40dd6c:	sbfiz	x1, x26, #4, #32
  40dd70:	bl	410de0 <__fxstatat@plt+0xd900>
  40dd74:	mov	x24, x0
  40dd78:	cmp	x27, x20
  40dd7c:	str	x0, [x28, #1200]
  40dd80:	b.ne	40dd8c <__fxstatat@plt+0xa8ac>  // b.any
  40dd84:	ldr	q0, [x20]
  40dd88:	str	q0, [x24]
  40dd8c:	ldrsw	x8, [x25, #1208]
  40dd90:	mov	w1, wzr
  40dd94:	add	x0, x24, x8, lsl #4
  40dd98:	sub	w8, w26, w8
  40dd9c:	sbfiz	x2, x8, #4, #32
  40dda0:	bl	402f50 <memset@plt>
  40dda4:	ldur	w20, [x29, #-12]
  40dda8:	mov	x27, x24
  40ddac:	str	w26, [x25, #1208]
  40ddb0:	add	x28, x27, w23, sxtw #4
  40ddb4:	mov	x27, x28
  40ddb8:	ldr	x26, [x28]
  40ddbc:	ldr	x23, [x27, #8]!
  40ddc0:	ldp	w4, w8, [x22]
  40ddc4:	ldp	x7, x9, [x22, #40]
  40ddc8:	ldur	x3, [x29, #-8]
  40ddcc:	add	x24, x22, #0x8
  40ddd0:	orr	w25, w8, #0x1
  40ddd4:	mov	x0, x23
  40ddd8:	mov	x1, x26
  40dddc:	mov	x2, x21
  40dde0:	mov	w5, w25
  40dde4:	mov	x6, x24
  40dde8:	str	x9, [sp]
  40ddec:	bl	40cecc <__fxstatat@plt+0x99ec>
  40ddf0:	cmp	x26, x0
  40ddf4:	b.hi	40de4c <__fxstatat@plt+0xa96c>  // b.pmore
  40ddf8:	adrp	x8, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  40ddfc:	add	x8, x8, #0x9f8
  40de00:	add	x26, x0, #0x1
  40de04:	cmp	x23, x8
  40de08:	str	x26, [x28]
  40de0c:	b.eq	40de18 <__fxstatat@plt+0xa938>  // b.none
  40de10:	mov	x0, x23
  40de14:	bl	4031d0 <free@plt>
  40de18:	mov	x0, x26
  40de1c:	bl	410e90 <__fxstatat@plt+0xd9b0>
  40de20:	str	x0, [x27]
  40de24:	ldr	w4, [x22]
  40de28:	ldp	x7, x8, [x22, #40]
  40de2c:	ldur	x3, [x29, #-8]
  40de30:	mov	x1, x26
  40de34:	mov	x2, x21
  40de38:	mov	w5, w25
  40de3c:	mov	x6, x24
  40de40:	mov	x23, x0
  40de44:	str	x8, [sp]
  40de48:	bl	40cecc <__fxstatat@plt+0x99ec>
  40de4c:	str	w20, [x19]
  40de50:	mov	x0, x23
  40de54:	ldp	x20, x19, [sp, #112]
  40de58:	ldp	x22, x21, [sp, #96]
  40de5c:	ldp	x24, x23, [sp, #80]
  40de60:	ldp	x26, x25, [sp, #64]
  40de64:	ldp	x28, x27, [sp, #48]
  40de68:	ldp	x29, x30, [sp, #32]
  40de6c:	add	sp, sp, #0x80
  40de70:	ret
  40de74:	bl	4030a0 <abort@plt>
  40de78:	bl	410f8c <__fxstatat@plt+0xdaac>
  40de7c:	stp	x29, x30, [sp, #-16]!
  40de80:	adrp	x3, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  40de84:	add	x3, x3, #0x9c0
  40de88:	mov	x29, sp
  40de8c:	bl	40dcf0 <__fxstatat@plt+0xa810>
  40de90:	ldp	x29, x30, [sp], #16
  40de94:	ret
  40de98:	stp	x29, x30, [sp, #-16]!
  40de9c:	mov	x1, x0
  40dea0:	mov	w0, wzr
  40dea4:	mov	x29, sp
  40dea8:	bl	40dcd0 <__fxstatat@plt+0xa7f0>
  40deac:	ldp	x29, x30, [sp], #16
  40deb0:	ret
  40deb4:	stp	x29, x30, [sp, #-16]!
  40deb8:	mov	x2, x1
  40debc:	mov	x1, x0
  40dec0:	mov	w0, wzr
  40dec4:	mov	x29, sp
  40dec8:	bl	40de7c <__fxstatat@plt+0xa99c>
  40decc:	ldp	x29, x30, [sp], #16
  40ded0:	ret
  40ded4:	sub	sp, sp, #0x60
  40ded8:	stp	x20, x19, [sp, #80]
  40dedc:	mov	w20, w0
  40dee0:	add	x8, sp, #0x8
  40dee4:	mov	w0, w1
  40dee8:	stp	x29, x30, [sp, #64]
  40deec:	add	x29, sp, #0x40
  40def0:	mov	x19, x2
  40def4:	bl	40df1c <__fxstatat@plt+0xaa3c>
  40def8:	add	x3, sp, #0x8
  40defc:	mov	x2, #0xffffffffffffffff    	// #-1
  40df00:	mov	w0, w20
  40df04:	mov	x1, x19
  40df08:	bl	40dcf0 <__fxstatat@plt+0xa810>
  40df0c:	ldp	x20, x19, [sp, #80]
  40df10:	ldp	x29, x30, [sp, #64]
  40df14:	add	sp, sp, #0x60
  40df18:	ret
  40df1c:	stp	x29, x30, [sp, #-16]!
  40df20:	movi	v0.2d, #0x0
  40df24:	cmp	w0, #0xa
  40df28:	mov	x29, sp
  40df2c:	str	xzr, [x8, #48]
  40df30:	stp	q0, q0, [x8, #16]
  40df34:	str	q0, [x8]
  40df38:	b.eq	40df48 <__fxstatat@plt+0xaa68>  // b.none
  40df3c:	str	w0, [x8]
  40df40:	ldp	x29, x30, [sp], #16
  40df44:	ret
  40df48:	bl	4030a0 <abort@plt>
  40df4c:	sub	sp, sp, #0x70
  40df50:	str	x21, [sp, #80]
  40df54:	mov	w21, w0
  40df58:	add	x8, sp, #0x8
  40df5c:	mov	w0, w1
  40df60:	stp	x29, x30, [sp, #64]
  40df64:	stp	x20, x19, [sp, #96]
  40df68:	add	x29, sp, #0x40
  40df6c:	mov	x19, x3
  40df70:	mov	x20, x2
  40df74:	bl	40df1c <__fxstatat@plt+0xaa3c>
  40df78:	add	x3, sp, #0x8
  40df7c:	mov	w0, w21
  40df80:	mov	x1, x20
  40df84:	mov	x2, x19
  40df88:	bl	40dcf0 <__fxstatat@plt+0xa810>
  40df8c:	ldp	x20, x19, [sp, #96]
  40df90:	ldr	x21, [sp, #80]
  40df94:	ldp	x29, x30, [sp, #64]
  40df98:	add	sp, sp, #0x70
  40df9c:	ret
  40dfa0:	stp	x29, x30, [sp, #-16]!
  40dfa4:	mov	x2, x1
  40dfa8:	mov	w1, w0
  40dfac:	mov	w0, wzr
  40dfb0:	mov	x29, sp
  40dfb4:	bl	40ded4 <__fxstatat@plt+0xa9f4>
  40dfb8:	ldp	x29, x30, [sp], #16
  40dfbc:	ret
  40dfc0:	stp	x29, x30, [sp, #-16]!
  40dfc4:	mov	x3, x2
  40dfc8:	mov	x2, x1
  40dfcc:	mov	w1, w0
  40dfd0:	mov	w0, wzr
  40dfd4:	mov	x29, sp
  40dfd8:	bl	40df4c <__fxstatat@plt+0xaa6c>
  40dfdc:	ldp	x29, x30, [sp], #16
  40dfe0:	ret
  40dfe4:	sub	sp, sp, #0x60
  40dfe8:	adrp	x9, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  40dfec:	add	x9, x9, #0x9c0
  40dff0:	ldp	q0, q1, [x9]
  40dff4:	ldr	q2, [x9, #32]
  40dff8:	ldr	x9, [x9, #48]
  40dffc:	mov	w8, w2
  40e000:	stp	x20, x19, [sp, #80]
  40e004:	mov	x19, x1
  40e008:	mov	x20, x0
  40e00c:	mov	x0, sp
  40e010:	mov	w2, #0x1                   	// #1
  40e014:	mov	w1, w8
  40e018:	stp	x29, x30, [sp, #64]
  40e01c:	add	x29, sp, #0x40
  40e020:	stp	q0, q1, [sp]
  40e024:	str	q2, [sp, #32]
  40e028:	str	x9, [sp, #48]
  40e02c:	bl	40cdb0 <__fxstatat@plt+0x98d0>
  40e030:	mov	x3, sp
  40e034:	mov	w0, wzr
  40e038:	mov	x1, x20
  40e03c:	mov	x2, x19
  40e040:	bl	40dcf0 <__fxstatat@plt+0xa810>
  40e044:	ldp	x20, x19, [sp, #80]
  40e048:	ldp	x29, x30, [sp, #64]
  40e04c:	add	sp, sp, #0x60
  40e050:	ret
  40e054:	stp	x29, x30, [sp, #-16]!
  40e058:	mov	w2, w1
  40e05c:	mov	x1, #0xffffffffffffffff    	// #-1
  40e060:	mov	x29, sp
  40e064:	bl	40dfe4 <__fxstatat@plt+0xab04>
  40e068:	ldp	x29, x30, [sp], #16
  40e06c:	ret
  40e070:	stp	x29, x30, [sp, #-16]!
  40e074:	mov	w1, #0x3a                  	// #58
  40e078:	mov	x29, sp
  40e07c:	bl	40e054 <__fxstatat@plt+0xab74>
  40e080:	ldp	x29, x30, [sp], #16
  40e084:	ret
  40e088:	stp	x29, x30, [sp, #-16]!
  40e08c:	mov	w2, #0x3a                  	// #58
  40e090:	mov	x29, sp
  40e094:	bl	40dfe4 <__fxstatat@plt+0xab04>
  40e098:	ldp	x29, x30, [sp], #16
  40e09c:	ret
  40e0a0:	sub	sp, sp, #0x60
  40e0a4:	stp	x20, x19, [sp, #80]
  40e0a8:	mov	w20, w0
  40e0ac:	add	x8, sp, #0x8
  40e0b0:	mov	w0, w1
  40e0b4:	stp	x29, x30, [sp, #64]
  40e0b8:	add	x29, sp, #0x40
  40e0bc:	mov	x19, x2
  40e0c0:	bl	40df1c <__fxstatat@plt+0xaa3c>
  40e0c4:	add	x0, sp, #0x8
  40e0c8:	mov	w1, #0x3a                  	// #58
  40e0cc:	mov	w2, #0x1                   	// #1
  40e0d0:	bl	40cdb0 <__fxstatat@plt+0x98d0>
  40e0d4:	add	x3, sp, #0x8
  40e0d8:	mov	x2, #0xffffffffffffffff    	// #-1
  40e0dc:	mov	w0, w20
  40e0e0:	mov	x1, x19
  40e0e4:	bl	40dcf0 <__fxstatat@plt+0xa810>
  40e0e8:	ldp	x20, x19, [sp, #80]
  40e0ec:	ldp	x29, x30, [sp, #64]
  40e0f0:	add	sp, sp, #0x60
  40e0f4:	ret
  40e0f8:	stp	x29, x30, [sp, #-16]!
  40e0fc:	mov	x4, #0xffffffffffffffff    	// #-1
  40e100:	mov	x29, sp
  40e104:	bl	40e110 <__fxstatat@plt+0xac30>
  40e108:	ldp	x29, x30, [sp], #16
  40e10c:	ret
  40e110:	sub	sp, sp, #0x70
  40e114:	adrp	x8, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  40e118:	add	x8, x8, #0x9c0
  40e11c:	ldp	q0, q1, [x8]
  40e120:	ldr	q2, [x8, #32]
  40e124:	ldr	x8, [x8, #48]
  40e128:	str	x21, [sp, #80]
  40e12c:	mov	w21, w0
  40e130:	mov	x0, sp
  40e134:	stp	x29, x30, [sp, #64]
  40e138:	stp	x20, x19, [sp, #96]
  40e13c:	add	x29, sp, #0x40
  40e140:	mov	x19, x4
  40e144:	mov	x20, x3
  40e148:	stp	q0, q1, [sp]
  40e14c:	str	q2, [sp, #32]
  40e150:	str	x8, [sp, #48]
  40e154:	bl	40ce08 <__fxstatat@plt+0x9928>
  40e158:	mov	x3, sp
  40e15c:	mov	w0, w21
  40e160:	mov	x1, x20
  40e164:	mov	x2, x19
  40e168:	bl	40dcf0 <__fxstatat@plt+0xa810>
  40e16c:	ldp	x20, x19, [sp, #96]
  40e170:	ldr	x21, [sp, #80]
  40e174:	ldp	x29, x30, [sp, #64]
  40e178:	add	sp, sp, #0x70
  40e17c:	ret
  40e180:	stp	x29, x30, [sp, #-16]!
  40e184:	mov	x3, x2
  40e188:	mov	x2, x1
  40e18c:	mov	x1, x0
  40e190:	mov	w0, wzr
  40e194:	mov	x29, sp
  40e198:	bl	40e0f8 <__fxstatat@plt+0xac18>
  40e19c:	ldp	x29, x30, [sp], #16
  40e1a0:	ret
  40e1a4:	stp	x29, x30, [sp, #-16]!
  40e1a8:	mov	x4, x3
  40e1ac:	mov	x3, x2
  40e1b0:	mov	x2, x1
  40e1b4:	mov	x1, x0
  40e1b8:	mov	w0, wzr
  40e1bc:	mov	x29, sp
  40e1c0:	bl	40e110 <__fxstatat@plt+0xac30>
  40e1c4:	ldp	x29, x30, [sp], #16
  40e1c8:	ret
  40e1cc:	stp	x29, x30, [sp, #-16]!
  40e1d0:	adrp	x3, 427000 <__fxstatat@plt+0x23b20>
  40e1d4:	add	x3, x3, #0x4d0
  40e1d8:	mov	x29, sp
  40e1dc:	bl	40dcf0 <__fxstatat@plt+0xa810>
  40e1e0:	ldp	x29, x30, [sp], #16
  40e1e4:	ret
  40e1e8:	stp	x29, x30, [sp, #-16]!
  40e1ec:	mov	x2, x1
  40e1f0:	mov	x1, x0
  40e1f4:	mov	w0, wzr
  40e1f8:	mov	x29, sp
  40e1fc:	bl	40e1cc <__fxstatat@plt+0xacec>
  40e200:	ldp	x29, x30, [sp], #16
  40e204:	ret
  40e208:	stp	x29, x30, [sp, #-16]!
  40e20c:	mov	x2, #0xffffffffffffffff    	// #-1
  40e210:	mov	x29, sp
  40e214:	bl	40e1cc <__fxstatat@plt+0xacec>
  40e218:	ldp	x29, x30, [sp], #16
  40e21c:	ret
  40e220:	stp	x29, x30, [sp, #-16]!
  40e224:	mov	x1, x0
  40e228:	mov	w0, wzr
  40e22c:	mov	x29, sp
  40e230:	bl	40e208 <__fxstatat@plt+0xad28>
  40e234:	ldp	x29, x30, [sp], #16
  40e238:	ret
  40e23c:	stp	x29, x30, [sp, #-48]!
  40e240:	stp	x20, x19, [sp, #32]
  40e244:	mov	x20, x0
  40e248:	mov	w19, w1
  40e24c:	mov	w2, #0x5                   	// #5
  40e250:	mov	x0, xzr
  40e254:	mov	x1, x20
  40e258:	str	x21, [sp, #16]
  40e25c:	mov	x29, sp
  40e260:	bl	403370 <dcgettext@plt>
  40e264:	cmp	x0, x20
  40e268:	b.ne	40e2f4 <__fxstatat@plt+0xae14>  // b.any
  40e26c:	bl	4123e4 <__fxstatat@plt+0xef04>
  40e270:	mov	w1, #0x55                  	// #85
  40e274:	mov	w2, #0x54                  	// #84
  40e278:	mov	w3, #0x46                  	// #70
  40e27c:	mov	w4, #0x2d                  	// #45
  40e280:	mov	w5, #0x38                  	// #56
  40e284:	mov	w6, wzr
  40e288:	mov	w7, wzr
  40e28c:	mov	x21, x0
  40e290:	bl	40e320 <__fxstatat@plt+0xae40>
  40e294:	cbz	w0, 40e2b0 <__fxstatat@plt+0xadd0>
  40e298:	ldrb	w8, [x20]
  40e29c:	adrp	x9, 415000 <__fxstatat@plt+0x11b20>
  40e2a0:	adrp	x10, 415000 <__fxstatat@plt+0x11b20>
  40e2a4:	add	x9, x9, #0xc9c
  40e2a8:	add	x10, x10, #0xc98
  40e2ac:	b	40e2ec <__fxstatat@plt+0xae0c>
  40e2b0:	mov	w1, #0x47                  	// #71
  40e2b4:	mov	w2, #0x42                  	// #66
  40e2b8:	mov	w3, #0x31                  	// #49
  40e2bc:	mov	w4, #0x38                  	// #56
  40e2c0:	mov	w5, #0x30                  	// #48
  40e2c4:	mov	w6, #0x33                  	// #51
  40e2c8:	mov	w7, #0x30                  	// #48
  40e2cc:	mov	x0, x21
  40e2d0:	bl	40e320 <__fxstatat@plt+0xae40>
  40e2d4:	cbz	w0, 40e304 <__fxstatat@plt+0xae24>
  40e2d8:	ldrb	w8, [x20]
  40e2dc:	adrp	x9, 415000 <__fxstatat@plt+0x11b20>
  40e2e0:	adrp	x10, 415000 <__fxstatat@plt+0x11b20>
  40e2e4:	add	x9, x9, #0xca4
  40e2e8:	add	x10, x10, #0xca0
  40e2ec:	cmp	w8, #0x60
  40e2f0:	csel	x0, x10, x9, eq  // eq = none
  40e2f4:	ldp	x20, x19, [sp, #32]
  40e2f8:	ldr	x21, [sp, #16]
  40e2fc:	ldp	x29, x30, [sp], #48
  40e300:	ret
  40e304:	adrp	x8, 415000 <__fxstatat@plt+0x11b20>
  40e308:	adrp	x9, 415000 <__fxstatat@plt+0x11b20>
  40e30c:	add	x8, x8, #0xc96
  40e310:	add	x9, x9, #0xe29
  40e314:	cmp	w19, #0x9
  40e318:	csel	x0, x9, x8, eq  // eq = none
  40e31c:	b	40e2f4 <__fxstatat@plt+0xae14>
  40e320:	stp	x29, x30, [sp, #-80]!
  40e324:	stp	x26, x25, [sp, #16]
  40e328:	mov	x25, x0
  40e32c:	and	w0, w1, #0xff
  40e330:	stp	x24, x23, [sp, #32]
  40e334:	stp	x22, x21, [sp, #48]
  40e338:	stp	x20, x19, [sp, #64]
  40e33c:	mov	x29, sp
  40e340:	mov	w19, w7
  40e344:	mov	w20, w6
  40e348:	mov	w21, w5
  40e34c:	mov	w22, w4
  40e350:	mov	w23, w3
  40e354:	mov	w24, w2
  40e358:	mov	w26, w1
  40e35c:	bl	4121b4 <__fxstatat@plt+0xecd4>
  40e360:	ldrb	w8, [x25]
  40e364:	tbz	w0, #0, 40e37c <__fxstatat@plt+0xae9c>
  40e368:	and	w8, w8, #0xffffffdf
  40e36c:	cmp	w8, w26, uxtb
  40e370:	b.eq	40e384 <__fxstatat@plt+0xaea4>  // b.none
  40e374:	mov	w0, wzr
  40e378:	b	40e3b4 <__fxstatat@plt+0xaed4>
  40e37c:	cmp	w8, w26, uxtb
  40e380:	b.ne	40e374 <__fxstatat@plt+0xae94>  // b.any
  40e384:	tst	w26, #0xff
  40e388:	b.eq	40e3b0 <__fxstatat@plt+0xaed0>  // b.none
  40e38c:	mov	x0, x25
  40e390:	mov	w1, w24
  40e394:	mov	w2, w23
  40e398:	mov	w3, w22
  40e39c:	mov	w4, w21
  40e3a0:	mov	w5, w20
  40e3a4:	mov	w6, w19
  40e3a8:	bl	40e3cc <__fxstatat@plt+0xaeec>
  40e3ac:	b	40e3b4 <__fxstatat@plt+0xaed4>
  40e3b0:	mov	w0, #0x1                   	// #1
  40e3b4:	ldp	x20, x19, [sp, #64]
  40e3b8:	ldp	x22, x21, [sp, #48]
  40e3bc:	ldp	x24, x23, [sp, #32]
  40e3c0:	ldp	x26, x25, [sp, #16]
  40e3c4:	ldp	x29, x30, [sp], #80
  40e3c8:	ret
  40e3cc:	stp	x29, x30, [sp, #-80]!
  40e3d0:	stp	x24, x23, [sp, #32]
  40e3d4:	mov	x24, x0
  40e3d8:	and	w0, w1, #0xff
  40e3dc:	str	x25, [sp, #16]
  40e3e0:	stp	x22, x21, [sp, #48]
  40e3e4:	stp	x20, x19, [sp, #64]
  40e3e8:	mov	x29, sp
  40e3ec:	mov	w19, w6
  40e3f0:	mov	w20, w5
  40e3f4:	mov	w21, w4
  40e3f8:	mov	w22, w3
  40e3fc:	mov	w23, w2
  40e400:	mov	w25, w1
  40e404:	bl	4121b4 <__fxstatat@plt+0xecd4>
  40e408:	ldrb	w8, [x24, #1]
  40e40c:	tbz	w0, #0, 40e424 <__fxstatat@plt+0xaf44>
  40e410:	and	w8, w8, #0xffffffdf
  40e414:	cmp	w8, w25, uxtb
  40e418:	b.eq	40e42c <__fxstatat@plt+0xaf4c>  // b.none
  40e41c:	mov	w0, wzr
  40e420:	b	40e458 <__fxstatat@plt+0xaf78>
  40e424:	cmp	w8, w25, uxtb
  40e428:	b.ne	40e41c <__fxstatat@plt+0xaf3c>  // b.any
  40e42c:	tst	w25, #0xff
  40e430:	b.eq	40e454 <__fxstatat@plt+0xaf74>  // b.none
  40e434:	mov	x0, x24
  40e438:	mov	w1, w23
  40e43c:	mov	w2, w22
  40e440:	mov	w3, w21
  40e444:	mov	w4, w20
  40e448:	mov	w5, w19
  40e44c:	bl	40e470 <__fxstatat@plt+0xaf90>
  40e450:	b	40e458 <__fxstatat@plt+0xaf78>
  40e454:	mov	w0, #0x1                   	// #1
  40e458:	ldp	x20, x19, [sp, #64]
  40e45c:	ldp	x22, x21, [sp, #48]
  40e460:	ldp	x24, x23, [sp, #32]
  40e464:	ldr	x25, [sp, #16]
  40e468:	ldp	x29, x30, [sp], #80
  40e46c:	ret
  40e470:	stp	x29, x30, [sp, #-64]!
  40e474:	stp	x24, x23, [sp, #16]
  40e478:	mov	x23, x0
  40e47c:	and	w0, w1, #0xff
  40e480:	stp	x22, x21, [sp, #32]
  40e484:	stp	x20, x19, [sp, #48]
  40e488:	mov	x29, sp
  40e48c:	mov	w19, w5
  40e490:	mov	w20, w4
  40e494:	mov	w21, w3
  40e498:	mov	w22, w2
  40e49c:	mov	w24, w1
  40e4a0:	bl	4121b4 <__fxstatat@plt+0xecd4>
  40e4a4:	ldrb	w8, [x23, #2]
  40e4a8:	tbz	w0, #0, 40e4c0 <__fxstatat@plt+0xafe0>
  40e4ac:	and	w8, w8, #0xffffffdf
  40e4b0:	cmp	w8, w24, uxtb
  40e4b4:	b.eq	40e4c8 <__fxstatat@plt+0xafe8>  // b.none
  40e4b8:	mov	w0, wzr
  40e4bc:	b	40e4f0 <__fxstatat@plt+0xb010>
  40e4c0:	cmp	w8, w24, uxtb
  40e4c4:	b.ne	40e4b8 <__fxstatat@plt+0xafd8>  // b.any
  40e4c8:	tst	w24, #0xff
  40e4cc:	b.eq	40e4ec <__fxstatat@plt+0xb00c>  // b.none
  40e4d0:	mov	x0, x23
  40e4d4:	mov	w1, w22
  40e4d8:	mov	w2, w21
  40e4dc:	mov	w3, w20
  40e4e0:	mov	w4, w19
  40e4e4:	bl	40e504 <__fxstatat@plt+0xb024>
  40e4e8:	b	40e4f0 <__fxstatat@plt+0xb010>
  40e4ec:	mov	w0, #0x1                   	// #1
  40e4f0:	ldp	x20, x19, [sp, #48]
  40e4f4:	ldp	x22, x21, [sp, #32]
  40e4f8:	ldp	x24, x23, [sp, #16]
  40e4fc:	ldp	x29, x30, [sp], #64
  40e500:	ret
  40e504:	stp	x29, x30, [sp, #-64]!
  40e508:	stp	x22, x21, [sp, #32]
  40e50c:	mov	x22, x0
  40e510:	and	w0, w1, #0xff
  40e514:	str	x23, [sp, #16]
  40e518:	stp	x20, x19, [sp, #48]
  40e51c:	mov	x29, sp
  40e520:	mov	w19, w4
  40e524:	mov	w20, w3
  40e528:	mov	w21, w2
  40e52c:	mov	w23, w1
  40e530:	bl	4121b4 <__fxstatat@plt+0xecd4>
  40e534:	ldrb	w8, [x22, #3]
  40e538:	tbz	w0, #0, 40e550 <__fxstatat@plt+0xb070>
  40e53c:	and	w8, w8, #0xffffffdf
  40e540:	cmp	w8, w23, uxtb
  40e544:	b.eq	40e558 <__fxstatat@plt+0xb078>  // b.none
  40e548:	mov	w0, wzr
  40e54c:	b	40e57c <__fxstatat@plt+0xb09c>
  40e550:	cmp	w8, w23, uxtb
  40e554:	b.ne	40e548 <__fxstatat@plt+0xb068>  // b.any
  40e558:	tst	w23, #0xff
  40e55c:	b.eq	40e578 <__fxstatat@plt+0xb098>  // b.none
  40e560:	mov	x0, x22
  40e564:	mov	w1, w21
  40e568:	mov	w2, w20
  40e56c:	mov	w3, w19
  40e570:	bl	40e590 <__fxstatat@plt+0xb0b0>
  40e574:	b	40e57c <__fxstatat@plt+0xb09c>
  40e578:	mov	w0, #0x1                   	// #1
  40e57c:	ldp	x20, x19, [sp, #48]
  40e580:	ldp	x22, x21, [sp, #32]
  40e584:	ldr	x23, [sp, #16]
  40e588:	ldp	x29, x30, [sp], #64
  40e58c:	ret
  40e590:	stp	x29, x30, [sp, #-48]!
  40e594:	stp	x22, x21, [sp, #16]
  40e598:	mov	x21, x0
  40e59c:	and	w0, w1, #0xff
  40e5a0:	stp	x20, x19, [sp, #32]
  40e5a4:	mov	x29, sp
  40e5a8:	mov	w19, w3
  40e5ac:	mov	w20, w2
  40e5b0:	mov	w22, w1
  40e5b4:	bl	4121b4 <__fxstatat@plt+0xecd4>
  40e5b8:	ldrb	w8, [x21, #4]
  40e5bc:	tbz	w0, #0, 40e5d4 <__fxstatat@plt+0xb0f4>
  40e5c0:	and	w8, w8, #0xffffffdf
  40e5c4:	cmp	w8, w22, uxtb
  40e5c8:	b.eq	40e5dc <__fxstatat@plt+0xb0fc>  // b.none
  40e5cc:	mov	w0, wzr
  40e5d0:	b	40e5fc <__fxstatat@plt+0xb11c>
  40e5d4:	cmp	w8, w22, uxtb
  40e5d8:	b.ne	40e5cc <__fxstatat@plt+0xb0ec>  // b.any
  40e5dc:	tst	w22, #0xff
  40e5e0:	b.eq	40e5f8 <__fxstatat@plt+0xb118>  // b.none
  40e5e4:	mov	x0, x21
  40e5e8:	mov	w1, w20
  40e5ec:	mov	w2, w19
  40e5f0:	bl	40e60c <__fxstatat@plt+0xb12c>
  40e5f4:	b	40e5fc <__fxstatat@plt+0xb11c>
  40e5f8:	mov	w0, #0x1                   	// #1
  40e5fc:	ldp	x20, x19, [sp, #32]
  40e600:	ldp	x22, x21, [sp, #16]
  40e604:	ldp	x29, x30, [sp], #48
  40e608:	ret
  40e60c:	stp	x29, x30, [sp, #-48]!
  40e610:	stp	x20, x19, [sp, #32]
  40e614:	mov	x20, x0
  40e618:	and	w0, w1, #0xff
  40e61c:	str	x21, [sp, #16]
  40e620:	mov	x29, sp
  40e624:	mov	w19, w2
  40e628:	mov	w21, w1
  40e62c:	bl	4121b4 <__fxstatat@plt+0xecd4>
  40e630:	ldrb	w8, [x20, #5]
  40e634:	tbz	w0, #0, 40e64c <__fxstatat@plt+0xb16c>
  40e638:	and	w8, w8, #0xffffffdf
  40e63c:	cmp	w8, w21, uxtb
  40e640:	b.eq	40e654 <__fxstatat@plt+0xb174>  // b.none
  40e644:	mov	w0, wzr
  40e648:	b	40e670 <__fxstatat@plt+0xb190>
  40e64c:	cmp	w8, w21, uxtb
  40e650:	b.ne	40e644 <__fxstatat@plt+0xb164>  // b.any
  40e654:	tst	w21, #0xff
  40e658:	b.eq	40e66c <__fxstatat@plt+0xb18c>  // b.none
  40e65c:	mov	x0, x20
  40e660:	mov	w1, w19
  40e664:	bl	40e680 <__fxstatat@plt+0xb1a0>
  40e668:	b	40e670 <__fxstatat@plt+0xb190>
  40e66c:	mov	w0, #0x1                   	// #1
  40e670:	ldp	x20, x19, [sp, #32]
  40e674:	ldr	x21, [sp, #16]
  40e678:	ldp	x29, x30, [sp], #48
  40e67c:	ret
  40e680:	stp	x29, x30, [sp, #-32]!
  40e684:	stp	x20, x19, [sp, #16]
  40e688:	mov	x19, x0
  40e68c:	and	w0, w1, #0xff
  40e690:	mov	x29, sp
  40e694:	mov	w20, w1
  40e698:	bl	4121b4 <__fxstatat@plt+0xecd4>
  40e69c:	ldrb	w8, [x19, #6]
  40e6a0:	tbz	w0, #0, 40e6b8 <__fxstatat@plt+0xb1d8>
  40e6a4:	and	w8, w8, #0xffffffdf
  40e6a8:	cmp	w8, w20, uxtb
  40e6ac:	b.eq	40e6c0 <__fxstatat@plt+0xb1e0>  // b.none
  40e6b0:	mov	w0, wzr
  40e6b4:	b	40e6d8 <__fxstatat@plt+0xb1f8>
  40e6b8:	cmp	w8, w20, uxtb
  40e6bc:	b.ne	40e6b0 <__fxstatat@plt+0xb1d0>  // b.any
  40e6c0:	tst	w20, #0xff
  40e6c4:	b.eq	40e6d4 <__fxstatat@plt+0xb1f4>  // b.none
  40e6c8:	mov	x0, x19
  40e6cc:	bl	40e6e4 <__fxstatat@plt+0xb204>
  40e6d0:	b	40e6d8 <__fxstatat@plt+0xb1f8>
  40e6d4:	mov	w0, #0x1                   	// #1
  40e6d8:	ldp	x20, x19, [sp, #16]
  40e6dc:	ldp	x29, x30, [sp], #32
  40e6e0:	ret
  40e6e4:	stp	x29, x30, [sp, #-32]!
  40e6e8:	str	x19, [sp, #16]
  40e6ec:	mov	x19, x0
  40e6f0:	mov	w0, wzr
  40e6f4:	mov	x29, sp
  40e6f8:	bl	4121b4 <__fxstatat@plt+0xecd4>
  40e6fc:	ldrb	w8, [x19, #7]
  40e700:	tbz	w0, #0, 40e714 <__fxstatat@plt+0xb234>
  40e704:	tst	w8, #0xffffffdf
  40e708:	b.eq	40e718 <__fxstatat@plt+0xb238>  // b.none
  40e70c:	mov	w0, wzr
  40e710:	b	40e71c <__fxstatat@plt+0xb23c>
  40e714:	cbnz	w8, 40e70c <__fxstatat@plt+0xb22c>
  40e718:	mov	w0, #0x1                   	// #1
  40e71c:	ldr	x19, [sp, #16]
  40e720:	ldp	x29, x30, [sp], #32
  40e724:	ret
  40e728:	sub	sp, sp, #0x150
  40e72c:	stp	x29, x30, [sp, #256]
  40e730:	stp	x28, x25, [sp, #272]
  40e734:	stp	x24, x23, [sp, #288]
  40e738:	stp	x22, x21, [sp, #304]
  40e73c:	stp	x20, x19, [sp, #320]
  40e740:	add	x29, sp, #0x100
  40e744:	mov	w25, w4
  40e748:	mov	x19, x3
  40e74c:	mov	w20, w2
  40e750:	mov	x21, x1
  40e754:	mov	w22, w0
  40e758:	bl	4031e0 <renameat2@plt>
  40e75c:	mov	w24, w0
  40e760:	bl	403410 <__errno_location@plt>
  40e764:	tbz	w24, #31, 40e8b0 <__fxstatat@plt+0xb3d0>
  40e768:	ldr	w8, [x0]
  40e76c:	mov	x23, x0
  40e770:	cmp	w8, #0x16
  40e774:	b.eq	40e788 <__fxstatat@plt+0xb2a8>  // b.none
  40e778:	cmp	w8, #0x5f
  40e77c:	b.eq	40e788 <__fxstatat@plt+0xb2a8>  // b.none
  40e780:	cmp	w8, #0x26
  40e784:	b.ne	40e8b0 <__fxstatat@plt+0xb3d0>  // b.any
  40e788:	cbz	w25, 40e7d8 <__fxstatat@plt+0xb2f8>
  40e78c:	cmp	w25, #0x1
  40e790:	b.ne	40e7c4 <__fxstatat@plt+0xb2e4>  // b.any
  40e794:	mov	x2, sp
  40e798:	mov	w0, w20
  40e79c:	mov	x1, x19
  40e7a0:	bl	40f778 <__fxstatat@plt+0xc298>
  40e7a4:	cbz	w0, 40e7bc <__fxstatat@plt+0xb2dc>
  40e7a8:	ldr	w8, [x23]
  40e7ac:	cmp	w8, #0x2
  40e7b0:	b.eq	40e7d4 <__fxstatat@plt+0xb2f4>  // b.none
  40e7b4:	cmp	w8, #0x4b
  40e7b8:	b.ne	40e7cc <__fxstatat@plt+0xb2ec>  // b.any
  40e7bc:	mov	w0, #0x11                  	// #17
  40e7c0:	b	40e7c8 <__fxstatat@plt+0xb2e8>
  40e7c4:	mov	w0, #0x5f                  	// #95
  40e7c8:	bl	40e8e0 <__fxstatat@plt+0xb400>
  40e7cc:	mov	w24, #0xffffffff            	// #-1
  40e7d0:	b	40e8b0 <__fxstatat@plt+0xb3d0>
  40e7d4:	mov	w25, #0x1                   	// #1
  40e7d8:	mov	x0, x21
  40e7dc:	bl	402c40 <strlen@plt>
  40e7e0:	mov	x24, x0
  40e7e4:	mov	x0, x19
  40e7e8:	bl	402c40 <strlen@plt>
  40e7ec:	cbz	x24, 40e898 <__fxstatat@plt+0xb3b8>
  40e7f0:	cbz	x0, 40e898 <__fxstatat@plt+0xb3b8>
  40e7f4:	add	x8, x24, x21
  40e7f8:	ldurb	w8, [x8, #-1]
  40e7fc:	cmp	w8, #0x2f
  40e800:	b.eq	40e814 <__fxstatat@plt+0xb334>  // b.none
  40e804:	add	x8, x0, x19
  40e808:	ldurb	w8, [x8, #-1]
  40e80c:	cmp	w8, #0x2f
  40e810:	b.ne	40e898 <__fxstatat@plt+0xb3b8>  // b.any
  40e814:	add	x2, sp, #0x80
  40e818:	mov	w0, w22
  40e81c:	mov	x1, x21
  40e820:	bl	40f778 <__fxstatat@plt+0xc298>
  40e824:	cbnz	w0, 40e7cc <__fxstatat@plt+0xb2ec>
  40e828:	cbz	w25, 40e844 <__fxstatat@plt+0xb364>
  40e82c:	ldr	w8, [sp, #144]
  40e830:	and	w8, w8, #0xf000
  40e834:	cmp	w8, #0x4, lsl #12
  40e838:	b.eq	40e898 <__fxstatat@plt+0xb3b8>  // b.none
  40e83c:	mov	w0, #0x2                   	// #2
  40e840:	b	40e7c8 <__fxstatat@plt+0xb2e8>
  40e844:	mov	x2, sp
  40e848:	mov	w0, w20
  40e84c:	mov	x1, x19
  40e850:	bl	40f778 <__fxstatat@plt+0xc298>
  40e854:	cbz	w0, 40e878 <__fxstatat@plt+0xb398>
  40e858:	ldr	w8, [x23]
  40e85c:	cmp	w8, #0x2
  40e860:	b.ne	40e7cc <__fxstatat@plt+0xb2ec>  // b.any
  40e864:	ldr	w8, [sp, #144]
  40e868:	and	w8, w8, #0xf000
  40e86c:	cmp	w8, #0x4, lsl #12
  40e870:	b.ne	40e7cc <__fxstatat@plt+0xb2ec>  // b.any
  40e874:	b	40e898 <__fxstatat@plt+0xb3b8>
  40e878:	ldr	w8, [sp, #16]
  40e87c:	and	w8, w8, #0xf000
  40e880:	cmp	w8, #0x4, lsl #12
  40e884:	b.ne	40e8d0 <__fxstatat@plt+0xb3f0>  // b.any
  40e888:	ldr	w8, [sp, #144]
  40e88c:	and	w8, w8, #0xf000
  40e890:	cmp	w8, #0x4, lsl #12
  40e894:	b.ne	40e8d8 <__fxstatat@plt+0xb3f8>  // b.any
  40e898:	mov	w0, w22
  40e89c:	mov	x1, x21
  40e8a0:	mov	w2, w20
  40e8a4:	mov	x3, x19
  40e8a8:	bl	403220 <renameat@plt>
  40e8ac:	mov	w24, w0
  40e8b0:	mov	w0, w24
  40e8b4:	ldp	x20, x19, [sp, #320]
  40e8b8:	ldp	x22, x21, [sp, #304]
  40e8bc:	ldp	x24, x23, [sp, #288]
  40e8c0:	ldp	x28, x25, [sp, #272]
  40e8c4:	ldp	x29, x30, [sp, #256]
  40e8c8:	add	sp, sp, #0x150
  40e8cc:	ret
  40e8d0:	mov	w0, #0x14                  	// #20
  40e8d4:	b	40e7c8 <__fxstatat@plt+0xb2e8>
  40e8d8:	mov	w0, #0x15                  	// #21
  40e8dc:	b	40e7c8 <__fxstatat@plt+0xb2e8>
  40e8e0:	stp	x29, x30, [sp, #-32]!
  40e8e4:	str	x19, [sp, #16]
  40e8e8:	mov	x29, sp
  40e8ec:	mov	w19, w0
  40e8f0:	bl	403410 <__errno_location@plt>
  40e8f4:	str	w19, [x0]
  40e8f8:	ldr	x19, [sp, #16]
  40e8fc:	ldp	x29, x30, [sp], #32
  40e900:	ret
  40e904:	stp	x29, x30, [sp, #-64]!
  40e908:	stp	x24, x23, [sp, #16]
  40e90c:	stp	x22, x21, [sp, #32]
  40e910:	stp	x20, x19, [sp, #48]
  40e914:	mov	x19, x2
  40e918:	mov	x20, x1
  40e91c:	mov	w21, w0
  40e920:	mov	w24, #0x7ff00000            	// #2146435072
  40e924:	mov	x29, sp
  40e928:	b	40e938 <__fxstatat@plt+0xb458>
  40e92c:	mov	w8, #0x1                   	// #1
  40e930:	mov	x22, x23
  40e934:	cbnz	w8, 40e990 <__fxstatat@plt+0xb4b0>
  40e938:	mov	w0, w21
  40e93c:	mov	x1, x20
  40e940:	mov	x2, x19
  40e944:	bl	403320 <read@plt>
  40e948:	mov	x23, x0
  40e94c:	tbz	x0, #63, 40e92c <__fxstatat@plt+0xb44c>
  40e950:	bl	403410 <__errno_location@plt>
  40e954:	ldr	w8, [x0]
  40e958:	cmp	w8, #0x4
  40e95c:	b.ne	40e968 <__fxstatat@plt+0xb488>  // b.any
  40e960:	mov	w8, wzr
  40e964:	b	40e934 <__fxstatat@plt+0xb454>
  40e968:	cmp	w8, #0x16
  40e96c:	cset	w8, eq  // eq = none
  40e970:	cmp	x19, x24
  40e974:	cset	w9, hi  // hi = pmore
  40e978:	and	w10, w9, w8
  40e97c:	tst	w9, w8
  40e980:	csel	x19, x24, x19, ne  // ne = any
  40e984:	csel	x22, x22, x23, ne  // ne = any
  40e988:	eor	w8, w10, #0x1
  40e98c:	b	40e934 <__fxstatat@plt+0xb454>
  40e990:	mov	x0, x22
  40e994:	ldp	x20, x19, [sp, #48]
  40e998:	ldp	x22, x21, [sp, #32]
  40e99c:	ldp	x24, x23, [sp, #16]
  40e9a0:	ldp	x29, x30, [sp], #64
  40e9a4:	ret
  40e9a8:	stp	x29, x30, [sp, #-64]!
  40e9ac:	stp	x24, x23, [sp, #16]
  40e9b0:	stp	x22, x21, [sp, #32]
  40e9b4:	stp	x20, x19, [sp, #48]
  40e9b8:	mov	x19, x2
  40e9bc:	mov	x20, x1
  40e9c0:	mov	w21, w0
  40e9c4:	mov	w24, #0x7ff00000            	// #2146435072
  40e9c8:	mov	x29, sp
  40e9cc:	b	40e9dc <__fxstatat@plt+0xb4fc>
  40e9d0:	mov	w8, #0x1                   	// #1
  40e9d4:	mov	x22, x23
  40e9d8:	cbnz	w8, 40ea34 <__fxstatat@plt+0xb554>
  40e9dc:	mov	w0, w21
  40e9e0:	mov	x1, x20
  40e9e4:	mov	x2, x19
  40e9e8:	bl	403090 <write@plt>
  40e9ec:	mov	x23, x0
  40e9f0:	tbz	x0, #63, 40e9d0 <__fxstatat@plt+0xb4f0>
  40e9f4:	bl	403410 <__errno_location@plt>
  40e9f8:	ldr	w8, [x0]
  40e9fc:	cmp	w8, #0x4
  40ea00:	b.ne	40ea0c <__fxstatat@plt+0xb52c>  // b.any
  40ea04:	mov	w8, wzr
  40ea08:	b	40e9d8 <__fxstatat@plt+0xb4f8>
  40ea0c:	cmp	w8, #0x16
  40ea10:	cset	w8, eq  // eq = none
  40ea14:	cmp	x19, x24
  40ea18:	cset	w9, hi  // hi = pmore
  40ea1c:	and	w10, w9, w8
  40ea20:	tst	w9, w8
  40ea24:	csel	x19, x24, x19, ne  // ne = any
  40ea28:	csel	x22, x22, x23, ne  // ne = any
  40ea2c:	eor	w8, w10, #0x1
  40ea30:	b	40e9d8 <__fxstatat@plt+0xb4f8>
  40ea34:	mov	x0, x22
  40ea38:	ldp	x20, x19, [sp, #48]
  40ea3c:	ldp	x22, x21, [sp, #32]
  40ea40:	ldp	x24, x23, [sp, #16]
  40ea44:	ldp	x29, x30, [sp], #64
  40ea48:	ret
  40ea4c:	stp	x29, x30, [sp, #-16]!
  40ea50:	mov	x3, x1
  40ea54:	mov	x1, x0
  40ea58:	mov	w0, #0xffffff9c            	// #-100
  40ea5c:	mov	w2, #0xffffff9c            	// #-100
  40ea60:	mov	x29, sp
  40ea64:	bl	40ea74 <__fxstatat@plt+0xb594>
  40ea68:	and	w0, w0, #0x1
  40ea6c:	ldp	x29, x30, [sp], #16
  40ea70:	ret
  40ea74:	sub	sp, sp, #0x150
  40ea78:	stp	x22, x21, [sp, #304]
  40ea7c:	mov	w21, w0
  40ea80:	mov	x0, x1
  40ea84:	stp	x29, x30, [sp, #256]
  40ea88:	stp	x28, x25, [sp, #272]
  40ea8c:	stp	x24, x23, [sp, #288]
  40ea90:	stp	x20, x19, [sp, #320]
  40ea94:	add	x29, sp, #0x100
  40ea98:	mov	x20, x3
  40ea9c:	mov	w19, w2
  40eaa0:	mov	x22, x1
  40eaa4:	bl	40aba4 <__fxstatat@plt+0x76c4>
  40eaa8:	mov	x23, x0
  40eaac:	mov	x0, x20
  40eab0:	bl	40aba4 <__fxstatat@plt+0x76c4>
  40eab4:	mov	x24, x0
  40eab8:	mov	x0, x23
  40eabc:	bl	40abf0 <__fxstatat@plt+0x7710>
  40eac0:	mov	x25, x0
  40eac4:	mov	x0, x24
  40eac8:	bl	40abf0 <__fxstatat@plt+0x7710>
  40eacc:	cmp	x25, x0
  40ead0:	b.ne	40eae8 <__fxstatat@plt+0xb608>  // b.any
  40ead4:	mov	x2, x0
  40ead8:	mov	x0, x23
  40eadc:	mov	x1, x24
  40eae0:	bl	402fd0 <bcmp@plt>
  40eae4:	cbz	w0, 40eb0c <__fxstatat@plt+0xb62c>
  40eae8:	mov	w19, wzr
  40eaec:	mov	w0, w19
  40eaf0:	ldp	x20, x19, [sp, #320]
  40eaf4:	ldp	x22, x21, [sp, #304]
  40eaf8:	ldp	x24, x23, [sp, #288]
  40eafc:	ldp	x28, x25, [sp, #272]
  40eb00:	ldp	x29, x30, [sp, #256]
  40eb04:	add	sp, sp, #0x150
  40eb08:	ret
  40eb0c:	mov	x0, x22
  40eb10:	bl	40aac4 <__fxstatat@plt+0x75e4>
  40eb14:	mov	x22, x0
  40eb18:	add	x2, sp, #0x80
  40eb1c:	mov	w3, #0x100                 	// #256
  40eb20:	mov	w0, w21
  40eb24:	mov	x1, x22
  40eb28:	bl	4138f8 <__fxstatat@plt+0x10418>
  40eb2c:	cbz	w0, 40eb4c <__fxstatat@plt+0xb66c>
  40eb30:	bl	403410 <__errno_location@plt>
  40eb34:	ldr	w1, [x0]
  40eb38:	adrp	x2, 415000 <__fxstatat@plt+0x11b20>
  40eb3c:	add	x2, x2, #0x33d
  40eb40:	mov	w0, #0x1                   	// #1
  40eb44:	mov	x3, x22
  40eb48:	bl	402c80 <error@plt>
  40eb4c:	mov	x0, x22
  40eb50:	bl	4031d0 <free@plt>
  40eb54:	mov	x0, x20
  40eb58:	bl	40aac4 <__fxstatat@plt+0x75e4>
  40eb5c:	mov	x20, x0
  40eb60:	mov	x2, sp
  40eb64:	mov	w3, #0x100                 	// #256
  40eb68:	mov	w0, w19
  40eb6c:	mov	x1, x20
  40eb70:	bl	4138f8 <__fxstatat@plt+0x10418>
  40eb74:	cbz	w0, 40eb94 <__fxstatat@plt+0xb6b4>
  40eb78:	bl	403410 <__errno_location@plt>
  40eb7c:	ldr	w1, [x0]
  40eb80:	adrp	x2, 415000 <__fxstatat@plt+0x11b20>
  40eb84:	add	x2, x2, #0x33d
  40eb88:	mov	w0, #0x1                   	// #1
  40eb8c:	mov	x3, x20
  40eb90:	bl	402c80 <error@plt>
  40eb94:	ldp	x11, x8, [sp]
  40eb98:	ldp	x10, x9, [sp, #128]
  40eb9c:	mov	x0, x20
  40eba0:	cmp	x9, x8
  40eba4:	cset	w8, eq  // eq = none
  40eba8:	cmp	x10, x11
  40ebac:	cset	w9, eq  // eq = none
  40ebb0:	and	w19, w8, w9
  40ebb4:	bl	4031d0 <free@plt>
  40ebb8:	b	40eaec <__fxstatat@plt+0xb60c>
  40ebbc:	sub	sp, sp, #0x90
  40ebc0:	stp	x29, x30, [sp, #48]
  40ebc4:	stp	x28, x27, [sp, #64]
  40ebc8:	stp	x26, x25, [sp, #80]
  40ebcc:	stp	x24, x23, [sp, #96]
  40ebd0:	stp	x22, x21, [sp, #112]
  40ebd4:	stp	x20, x19, [sp, #128]
  40ebd8:	add	x29, sp, #0x30
  40ebdc:	cbz	x0, 40ed5c <__fxstatat@plt+0xb87c>
  40ebe0:	adrp	x8, 415000 <__fxstatat@plt+0x11b20>
  40ebe4:	add	x8, x8, #0xca8
  40ebe8:	ldr	x8, [x8, w1, uxtw #3]
  40ebec:	mov	x24, x0
  40ebf0:	mov	w22, w1
  40ebf4:	str	x8, [sp, #8]
  40ebf8:	bl	403410 <__errno_location@plt>
  40ebfc:	mov	x23, x0
  40ec00:	mov	x28, xzr
  40ec04:	mov	x21, xzr
  40ec08:	mov	x19, xzr
  40ec0c:	sub	x22, x22, #0x1
  40ec10:	str	xzr, [sp, #16]
  40ec14:	stur	xzr, [x29, #-16]
  40ec18:	str	xzr, [sp, #24]
  40ec1c:	b	40ec28 <__fxstatat@plt+0xb748>
  40ec20:	mov	w8, wzr
  40ec24:	tbz	w8, #0, 40ed38 <__fxstatat@plt+0xb858>
  40ec28:	mov	x0, x24
  40ec2c:	str	wzr, [x23]
  40ec30:	bl	402fe0 <readdir@plt>
  40ec34:	cbz	x0, 40ec20 <__fxstatat@plt+0xb740>
  40ec38:	mov	x26, x0
  40ec3c:	ldrb	w8, [x26, #19]!
  40ec40:	mov	x27, x0
  40ec44:	cmp	w8, #0x2e
  40ec48:	b.ne	40ec60 <__fxstatat@plt+0xb780>  // b.any
  40ec4c:	ldrb	w8, [x27, #20]
  40ec50:	cmp	w8, #0x2e
  40ec54:	mov	w8, #0x1                   	// #1
  40ec58:	cinc	x8, x8, eq  // eq = none
  40ec5c:	b	40ec64 <__fxstatat@plt+0xb784>
  40ec60:	mov	x8, xzr
  40ec64:	add	x8, x27, x8
  40ec68:	ldrb	w8, [x8, #19]
  40ec6c:	cbz	w8, 40ed30 <__fxstatat@plt+0xb850>
  40ec70:	mov	x0, x26
  40ec74:	bl	402c40 <strlen@plt>
  40ec78:	cmp	x22, #0x1
  40ec7c:	add	x25, x0, #0x1
  40ec80:	b.hi	40ecb8 <__fxstatat@plt+0xb7d8>  // b.pmore
  40ec84:	ldr	x8, [sp, #16]
  40ec88:	mov	x20, x22
  40ec8c:	cmp	x8, x21
  40ec90:	b.ne	40ed04 <__fxstatat@plt+0xb824>  // b.any
  40ec94:	ldur	x0, [x29, #-16]
  40ec98:	sub	x1, x29, #0x8
  40ec9c:	mov	w2, #0x10                  	// #16
  40eca0:	stur	x8, [x29, #-8]
  40eca4:	bl	410e24 <__fxstatat@plt+0xd944>
  40eca8:	ldur	x8, [x29, #-8]
  40ecac:	mov	x22, x0
  40ecb0:	str	x8, [sp, #16]
  40ecb4:	b	40ed08 <__fxstatat@plt+0xb828>
  40ecb8:	ldr	x8, [sp, #24]
  40ecbc:	sub	x8, x8, x28
  40ecc0:	cmp	x8, x25
  40ecc4:	b.hi	40ecf0 <__fxstatat@plt+0xb810>  // b.pmore
  40ecc8:	adds	x8, x25, x28
  40eccc:	stur	x8, [x29, #-8]
  40ecd0:	b.cs	40ee20 <__fxstatat@plt+0xb940>  // b.hs, b.nlast
  40ecd4:	sub	x1, x29, #0x8
  40ecd8:	mov	w2, #0x1                   	// #1
  40ecdc:	mov	x0, x19
  40ece0:	bl	410e24 <__fxstatat@plt+0xd944>
  40ece4:	ldur	x8, [x29, #-8]
  40ece8:	mov	x19, x0
  40ecec:	str	x8, [sp, #24]
  40ecf0:	add	x0, x19, x28
  40ecf4:	mov	x1, x26
  40ecf8:	mov	x2, x25
  40ecfc:	bl	402c10 <memcpy@plt>
  40ed00:	b	40ed2c <__fxstatat@plt+0xb84c>
  40ed04:	ldur	x22, [x29, #-16]
  40ed08:	mov	x0, x26
  40ed0c:	bl	410f60 <__fxstatat@plt+0xda80>
  40ed10:	add	x8, x22, x21, lsl #4
  40ed14:	str	x0, [x8]
  40ed18:	ldr	x9, [x27]
  40ed1c:	stur	x22, [x29, #-16]
  40ed20:	add	x21, x21, #0x1
  40ed24:	mov	x22, x20
  40ed28:	str	x9, [x8, #8]
  40ed2c:	add	x28, x25, x28
  40ed30:	mov	w8, #0x1                   	// #1
  40ed34:	tbnz	w8, #0, 40ec28 <__fxstatat@plt+0xb748>
  40ed38:	ldr	w20, [x23]
  40ed3c:	cbz	w20, 40ed64 <__fxstatat@plt+0xb884>
  40ed40:	ldur	x0, [x29, #-16]
  40ed44:	bl	4031d0 <free@plt>
  40ed48:	mov	x0, x19
  40ed4c:	bl	4031d0 <free@plt>
  40ed50:	mov	x19, xzr
  40ed54:	str	w20, [x23]
  40ed58:	b	40edfc <__fxstatat@plt+0xb91c>
  40ed5c:	mov	x19, xzr
  40ed60:	b	40edfc <__fxstatat@plt+0xb91c>
  40ed64:	cmp	x22, #0x1
  40ed68:	b.hi	40eddc <__fxstatat@plt+0xb8fc>  // b.pmore
  40ed6c:	ldur	x23, [x29, #-16]
  40ed70:	cbz	x21, 40ed88 <__fxstatat@plt+0xb8a8>
  40ed74:	ldr	x3, [sp, #8]
  40ed78:	mov	w2, #0x10                  	// #16
  40ed7c:	mov	x0, x23
  40ed80:	mov	x1, x21
  40ed84:	bl	402d70 <qsort@plt>
  40ed88:	add	x0, x28, #0x1
  40ed8c:	bl	410d88 <__fxstatat@plt+0xd8a8>
  40ed90:	mov	x19, x0
  40ed94:	mov	x28, xzr
  40ed98:	cbz	x21, 40edd0 <__fxstatat@plt+0xb8f0>
  40ed9c:	mov	x20, x23
  40eda0:	ldr	x1, [x20]
  40eda4:	add	x22, x19, x28
  40eda8:	mov	x0, x22
  40edac:	bl	402e00 <stpcpy@plt>
  40edb0:	ldr	x8, [x20], #16
  40edb4:	sub	x9, x28, x22
  40edb8:	add	x9, x9, x0
  40edbc:	add	x28, x9, #0x1
  40edc0:	mov	x0, x8
  40edc4:	bl	4031d0 <free@plt>
  40edc8:	subs	x21, x21, #0x1
  40edcc:	b.ne	40eda0 <__fxstatat@plt+0xb8c0>  // b.any
  40edd0:	mov	x0, x23
  40edd4:	bl	4031d0 <free@plt>
  40edd8:	b	40edf8 <__fxstatat@plt+0xb918>
  40eddc:	ldr	x8, [sp, #24]
  40ede0:	cmp	x28, x8
  40ede4:	b.ne	40edf8 <__fxstatat@plt+0xb918>  // b.any
  40ede8:	add	x1, x28, #0x1
  40edec:	mov	x0, x19
  40edf0:	bl	410de0 <__fxstatat@plt+0xd900>
  40edf4:	mov	x19, x0
  40edf8:	strb	wzr, [x19, x28]
  40edfc:	mov	x0, x19
  40ee00:	ldp	x20, x19, [sp, #128]
  40ee04:	ldp	x22, x21, [sp, #112]
  40ee08:	ldp	x24, x23, [sp, #96]
  40ee0c:	ldp	x26, x25, [sp, #80]
  40ee10:	ldp	x28, x27, [sp, #64]
  40ee14:	ldp	x29, x30, [sp, #48]
  40ee18:	add	sp, sp, #0x90
  40ee1c:	ret
  40ee20:	bl	410f8c <__fxstatat@plt+0xdaac>
  40ee24:	stp	x29, x30, [sp, #-48]!
  40ee28:	str	x21, [sp, #16]
  40ee2c:	stp	x20, x19, [sp, #32]
  40ee30:	mov	x29, sp
  40ee34:	mov	w19, w1
  40ee38:	bl	412284 <__fxstatat@plt+0xeda4>
  40ee3c:	cbz	x0, 40ee7c <__fxstatat@plt+0xb99c>
  40ee40:	mov	w1, w19
  40ee44:	mov	x20, x0
  40ee48:	bl	40ebbc <__fxstatat@plt+0xb6dc>
  40ee4c:	mov	x19, x0
  40ee50:	mov	x0, x20
  40ee54:	bl	403040 <closedir@plt>
  40ee58:	cbz	w0, 40ee80 <__fxstatat@plt+0xb9a0>
  40ee5c:	bl	403410 <__errno_location@plt>
  40ee60:	ldr	w21, [x0]
  40ee64:	mov	x20, x0
  40ee68:	mov	x0, x19
  40ee6c:	bl	4031d0 <free@plt>
  40ee70:	mov	x19, xzr
  40ee74:	str	w21, [x20]
  40ee78:	b	40ee80 <__fxstatat@plt+0xb9a0>
  40ee7c:	mov	x19, xzr
  40ee80:	mov	x0, x19
  40ee84:	ldp	x20, x19, [sp, #32]
  40ee88:	ldr	x21, [sp, #16]
  40ee8c:	ldp	x29, x30, [sp], #48
  40ee90:	ret
  40ee94:	stp	x29, x30, [sp, #-16]!
  40ee98:	ldr	x0, [x0]
  40ee9c:	ldr	x1, [x1]
  40eea0:	mov	x29, sp
  40eea4:	bl	403140 <strcmp@plt>
  40eea8:	ldp	x29, x30, [sp], #16
  40eeac:	ret
  40eeb0:	ldr	x8, [x0, #8]
  40eeb4:	ldr	x9, [x1, #8]
  40eeb8:	cmp	x8, x9
  40eebc:	cset	w8, hi  // hi = pmore
  40eec0:	csinv	w0, w8, wzr, cs  // cs = hs, nlast
  40eec4:	ret
  40eec8:	str	wzr, [x0]
  40eecc:	ret
  40eed0:	ldr	w8, [x0]
  40eed4:	cmp	w8, #0x4
  40eed8:	b.ne	40eee4 <__fxstatat@plt+0xba04>  // b.any
  40eedc:	ldr	w0, [x0, #4]
  40eee0:	ret
  40eee4:	mov	w0, wzr
  40eee8:	ret
  40eeec:	stp	x29, x30, [sp, #-64]!
  40eef0:	stp	x24, x23, [sp, #16]
  40eef4:	stp	x22, x21, [sp, #32]
  40eef8:	stp	x20, x19, [sp, #48]
  40eefc:	mov	x19, x3
  40ef00:	mov	w24, w2
  40ef04:	mov	x23, x1
  40ef08:	mov	x21, x0
  40ef0c:	mov	x29, sp
  40ef10:	tbnz	w2, #0, 40ef28 <__fxstatat@plt+0xba48>
  40ef14:	cbnz	x19, 40ef28 <__fxstatat@plt+0xba48>
  40ef18:	mov	w22, wzr
  40ef1c:	mov	w20, #0xffffffff            	// #-1
  40ef20:	cbnz	w22, 40effc <__fxstatat@plt+0xbb1c>
  40ef24:	b	40ef74 <__fxstatat@plt+0xba94>
  40ef28:	mov	w1, #0x4900                	// #18688
  40ef2c:	bfi	w1, w24, #15, #1
  40ef30:	mov	x0, x23
  40ef34:	bl	402ec0 <open@plt>
  40ef38:	mov	w20, w0
  40ef3c:	cbz	x19, 40ef50 <__fxstatat@plt+0xba70>
  40ef40:	str	w20, [x19]
  40ef44:	bl	403410 <__errno_location@plt>
  40ef48:	ldr	w8, [x0]
  40ef4c:	str	w8, [x19, #4]
  40ef50:	tbnz	w20, #31, 40ef60 <__fxstatat@plt+0xba80>
  40ef54:	mov	w22, wzr
  40ef58:	cbnz	w22, 40effc <__fxstatat@plt+0xbb1c>
  40ef5c:	b	40ef74 <__fxstatat@plt+0xba94>
  40ef60:	bl	403410 <__errno_location@plt>
  40ef64:	ldr	w8, [x0]
  40ef68:	cmp	w8, #0xd
  40ef6c:	csetm	w22, ne  // ne = any
  40ef70:	cbnz	w22, 40effc <__fxstatat@plt+0xbb1c>
  40ef74:	tbz	w24, #1, 40ef84 <__fxstatat@plt+0xbaa4>
  40ef78:	tbnz	w20, #31, 40ef84 <__fxstatat@plt+0xbaa4>
  40ef7c:	mov	w22, wzr
  40ef80:	b	40effc <__fxstatat@plt+0xbb1c>
  40ef84:	mov	x0, x21
  40ef88:	bl	40f07c <__fxstatat@plt+0xbb9c>
  40ef8c:	tbz	w0, #0, 40ef9c <__fxstatat@plt+0xbabc>
  40ef90:	mov	x19, xzr
  40ef94:	mov	w22, #0xfffffffe            	// #-2
  40ef98:	b	40effc <__fxstatat@plt+0xbb1c>
  40ef9c:	tbnz	w20, #31, 40efb4 <__fxstatat@plt+0xbad4>
  40efa0:	mov	w0, w20
  40efa4:	bl	402c90 <fchdir@plt>
  40efa8:	mov	w22, w0
  40efac:	cbnz	w0, 40effc <__fxstatat@plt+0xbb1c>
  40efb0:	b	40efc4 <__fxstatat@plt+0xbae4>
  40efb4:	mov	x0, x23
  40efb8:	bl	4031c0 <chdir@plt>
  40efbc:	mov	w22, w0
  40efc0:	cbnz	w0, 40effc <__fxstatat@plt+0xbb1c>
  40efc4:	ldr	w8, [x21]
  40efc8:	sub	w8, w8, #0x1
  40efcc:	cmp	w8, #0x4
  40efd0:	b.hi	40f05c <__fxstatat@plt+0xbb7c>  // b.pmore
  40efd4:	adrp	x9, 415000 <__fxstatat@plt+0x11b20>
  40efd8:	add	x9, x9, #0xcc0
  40efdc:	adr	x10, 40eff0 <__fxstatat@plt+0xbb10>
  40efe0:	ldrb	w11, [x9, x8]
  40efe4:	add	x10, x10, x11, lsl #2
  40efe8:	mov	w22, wzr
  40efec:	br	x10
  40eff0:	mov	w22, wzr
  40eff4:	mov	w8, #0x2                   	// #2
  40eff8:	str	w8, [x21]
  40effc:	tbnz	w20, #31, 40f01c <__fxstatat@plt+0xbb3c>
  40f000:	cbnz	x19, 40f01c <__fxstatat@plt+0xbb3c>
  40f004:	bl	403410 <__errno_location@plt>
  40f008:	ldr	w21, [x0]
  40f00c:	mov	x19, x0
  40f010:	mov	w0, w20
  40f014:	bl	403050 <close@plt>
  40f018:	str	w21, [x19]
  40f01c:	mov	w0, w22
  40f020:	ldp	x20, x19, [sp, #48]
  40f024:	ldp	x22, x21, [sp, #32]
  40f028:	ldp	x24, x23, [sp, #16]
  40f02c:	ldp	x29, x30, [sp], #64
  40f030:	ret
  40f034:	ldr	w8, [x21, #4]
  40f038:	cbz	w8, 40ef7c <__fxstatat@plt+0xba9c>
  40f03c:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40f040:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40f044:	adrp	x3, 415000 <__fxstatat@plt+0x11b20>
  40f048:	add	x0, x0, #0xccf
  40f04c:	add	x1, x1, #0xce2
  40f050:	add	x3, x3, #0xcef
  40f054:	mov	w2, #0x9b                  	// #155
  40f058:	bl	403400 <__assert_fail@plt>
  40f05c:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40f060:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40f064:	adrp	x3, 415000 <__fxstatat@plt+0x11b20>
  40f068:	add	x0, x0, #0xd80
  40f06c:	add	x1, x1, #0xce2
  40f070:	add	x3, x3, #0xcef
  40f074:	mov	w2, #0x9f                  	// #159
  40f078:	bl	403400 <__assert_fail@plt>
  40f07c:	stp	x29, x30, [sp, #-32]!
  40f080:	ldr	w8, [x0]
  40f084:	str	x19, [sp, #16]
  40f088:	mov	x29, sp
  40f08c:	cmp	w8, #0x5
  40f090:	b.hi	40f154 <__fxstatat@plt+0xbc74>  // b.pmore
  40f094:	mov	w9, #0x1                   	// #1
  40f098:	lsl	w9, w9, w8
  40f09c:	mov	w10, #0x36                  	// #54
  40f0a0:	tst	w9, w10
  40f0a4:	b.eq	40f0b8 <__fxstatat@plt+0xbbd8>  // b.none
  40f0a8:	mov	w0, wzr
  40f0ac:	ldr	x19, [sp, #16]
  40f0b0:	ldp	x29, x30, [sp], #32
  40f0b4:	ret
  40f0b8:	mov	x19, x0
  40f0bc:	cbnz	w8, 40f10c <__fxstatat@plt+0xbc2c>
  40f0c0:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40f0c4:	add	x0, x0, #0x3ee
  40f0c8:	mov	w1, wzr
  40f0cc:	bl	40ac7c <__fxstatat@plt+0x779c>
  40f0d0:	tbnz	w0, #31, 40f0ec <__fxstatat@plt+0xbc0c>
  40f0d4:	mov	w9, #0x1                   	// #1
  40f0d8:	mov	w8, w0
  40f0dc:	mov	w0, wzr
  40f0e0:	str	w9, [x19]
  40f0e4:	str	w8, [x19, #4]
  40f0e8:	b	40f0ac <__fxstatat@plt+0xbbcc>
  40f0ec:	bl	403410 <__errno_location@plt>
  40f0f0:	ldr	w8, [x0]
  40f0f4:	cmp	w8, #0xd
  40f0f8:	b.eq	40f104 <__fxstatat@plt+0xbc24>  // b.none
  40f0fc:	cmp	w8, #0x74
  40f100:	b.ne	40f130 <__fxstatat@plt+0xbc50>  // b.any
  40f104:	mov	x8, #0xffffffff00000003    	// #-4294967293
  40f108:	str	x8, [x19]
  40f10c:	ldr	w8, [x19, #4]
  40f110:	tbz	w8, #31, 40f0a8 <__fxstatat@plt+0xbbc8>
  40f114:	bl	402db0 <fork@plt>
  40f118:	str	w0, [x19, #4]
  40f11c:	cbz	w0, 40f0ac <__fxstatat@plt+0xbbcc>
  40f120:	cmp	w0, #0x0
  40f124:	b.le	40f138 <__fxstatat@plt+0xbc58>
  40f128:	mov	w0, #0x1                   	// #1
  40f12c:	b	40f0ac <__fxstatat@plt+0xbbcc>
  40f130:	mov	w9, #0x4                   	// #4
  40f134:	b	40f0dc <__fxstatat@plt+0xbbfc>
  40f138:	mov	w8, #0x4                   	// #4
  40f13c:	str	w8, [x19]
  40f140:	bl	403410 <__errno_location@plt>
  40f144:	mov	x8, x0
  40f148:	ldr	w8, [x8]
  40f14c:	mov	w0, wzr
  40f150:	b	40f0e4 <__fxstatat@plt+0xbc04>
  40f154:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40f158:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40f15c:	adrp	x3, 415000 <__fxstatat@plt+0x11b20>
  40f160:	add	x0, x0, #0xd80
  40f164:	add	x1, x1, #0xce2
  40f168:	add	x3, x3, #0xda6
  40f16c:	mov	w2, #0x63                  	// #99
  40f170:	bl	403400 <__assert_fail@plt>
  40f174:	sub	sp, sp, #0x30
  40f178:	stp	x29, x30, [sp, #16]
  40f17c:	stp	x20, x19, [sp, #32]
  40f180:	ldr	w8, [x0]
  40f184:	add	x29, sp, #0x10
  40f188:	cmp	w8, #0x4
  40f18c:	b.hi	40f28c <__fxstatat@plt+0xbdac>  // b.pmore
  40f190:	adrp	x9, 415000 <__fxstatat@plt+0x11b20>
  40f194:	add	x9, x9, #0xcc5
  40f198:	adr	x10, 40f1ac <__fxstatat@plt+0xbccc>
  40f19c:	ldrb	w11, [x9, x8]
  40f1a0:	add	x10, x10, x11, lsl #2
  40f1a4:	mov	x19, x0
  40f1a8:	br	x10
  40f1ac:	mov	w0, wzr
  40f1b0:	b	40f270 <__fxstatat@plt+0xbd90>
  40f1b4:	ldr	w20, [x19, #4]
  40f1b8:	cbz	w20, 40f2ac <__fxstatat@plt+0xbdcc>
  40f1bc:	cmp	w20, #0x1
  40f1c0:	b.lt	40f268 <__fxstatat@plt+0xbd88>  // b.tstop
  40f1c4:	sub	x1, x29, #0x4
  40f1c8:	mov	w0, w20
  40f1cc:	mov	w2, wzr
  40f1d0:	bl	403460 <waitpid@plt>
  40f1d4:	tbz	w0, #31, 40f240 <__fxstatat@plt+0xbd60>
  40f1d8:	bl	403410 <__errno_location@plt>
  40f1dc:	ldr	w8, [x0]
  40f1e0:	cmp	w8, #0x4
  40f1e4:	b.eq	40f1c4 <__fxstatat@plt+0xbce4>  // b.none
  40f1e8:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40f1ec:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40f1f0:	adrp	x3, 415000 <__fxstatat@plt+0x11b20>
  40f1f4:	add	x0, x0, #0xd2b
  40f1f8:	add	x1, x1, #0xce2
  40f1fc:	add	x3, x3, #0xd47
  40f200:	mov	w2, #0xd8                  	// #216
  40f204:	bl	403400 <__assert_fail@plt>
  40f208:	ldr	w0, [x19, #4]
  40f20c:	bl	402c90 <fchdir@plt>
  40f210:	cbz	w0, 40f280 <__fxstatat@plt+0xbda0>
  40f214:	bl	403410 <__errno_location@plt>
  40f218:	ldr	w20, [x0]
  40f21c:	ldr	w0, [x19, #4]
  40f220:	bl	403050 <close@plt>
  40f224:	mov	w8, #0x4                   	// #4
  40f228:	stp	w8, w20, [x19]
  40f22c:	ldr	w19, [x19, #4]
  40f230:	bl	403410 <__errno_location@plt>
  40f234:	str	w19, [x0]
  40f238:	mov	w0, #0xffffffff            	// #-1
  40f23c:	b	40f270 <__fxstatat@plt+0xbd90>
  40f240:	mov	w8, #0xffffffff            	// #-1
  40f244:	str	w8, [x19, #4]
  40f248:	ldur	w8, [x29, #-4]
  40f24c:	ands	w0, w8, #0x7f
  40f250:	b.eq	40f258 <__fxstatat@plt+0xbd78>  // b.none
  40f254:	bl	402c70 <raise@plt>
  40f258:	ldurb	w0, [x29, #-3]
  40f25c:	mov	w8, wzr
  40f260:	tbnz	w8, #0, 40f1ac <__fxstatat@plt+0xbccc>
  40f264:	b	40f270 <__fxstatat@plt+0xbd90>
  40f268:	mov	w8, #0x1                   	// #1
  40f26c:	tbnz	w8, #0, 40f1ac <__fxstatat@plt+0xbccc>
  40f270:	ldp	x20, x19, [sp, #32]
  40f274:	ldp	x29, x30, [sp, #16]
  40f278:	add	sp, sp, #0x30
  40f27c:	ret
  40f280:	mov	w8, #0x1                   	// #1
  40f284:	str	w8, [x19]
  40f288:	b	40f1ac <__fxstatat@plt+0xbccc>
  40f28c:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40f290:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40f294:	adrp	x3, 415000 <__fxstatat@plt+0x11b20>
  40f298:	add	x0, x0, #0xd80
  40f29c:	add	x1, x1, #0xce2
  40f2a0:	add	x3, x3, #0xd47
  40f2a4:	mov	w2, #0xe2                  	// #226
  40f2a8:	bl	403400 <__assert_fail@plt>
  40f2ac:	mov	w0, w1
  40f2b0:	bl	402c20 <_exit@plt>
  40f2b4:	stp	x29, x30, [sp, #-32]!
  40f2b8:	ldr	w8, [x0]
  40f2bc:	str	x19, [sp, #16]
  40f2c0:	mov	x29, sp
  40f2c4:	cmp	w8, #0x4
  40f2c8:	b.hi	40f310 <__fxstatat@plt+0xbe30>  // b.pmore
  40f2cc:	adrp	x9, 415000 <__fxstatat@plt+0x11b20>
  40f2d0:	add	x9, x9, #0xcca
  40f2d4:	adr	x10, 40f2e8 <__fxstatat@plt+0xbe08>
  40f2d8:	ldrb	w11, [x9, x8]
  40f2dc:	add	x10, x10, x11, lsl #2
  40f2e0:	mov	x19, x0
  40f2e4:	br	x10
  40f2e8:	ldr	w0, [x19, #4]
  40f2ec:	bl	403050 <close@plt>
  40f2f0:	b	40f2fc <__fxstatat@plt+0xbe1c>
  40f2f4:	ldr	w8, [x19, #4]
  40f2f8:	tbz	w8, #31, 40f330 <__fxstatat@plt+0xbe50>
  40f2fc:	mov	w8, #0x5                   	// #5
  40f300:	str	w8, [x19]
  40f304:	ldr	x19, [sp, #16]
  40f308:	ldp	x29, x30, [sp], #32
  40f30c:	ret
  40f310:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40f314:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40f318:	adrp	x3, 415000 <__fxstatat@plt+0x11b20>
  40f31c:	add	x0, x0, #0xd80
  40f320:	add	x1, x1, #0xce2
  40f324:	add	x3, x3, #0xd82
  40f328:	mov	w2, #0xfb                  	// #251
  40f32c:	bl	403400 <__assert_fail@plt>
  40f330:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40f334:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40f338:	adrp	x3, 415000 <__fxstatat@plt+0x11b20>
  40f33c:	add	x0, x0, #0xd70
  40f340:	add	x1, x1, #0xce2
  40f344:	add	x3, x3, #0xd82
  40f348:	mov	w2, #0xf7                  	// #247
  40f34c:	bl	403400 <__assert_fail@plt>
  40f350:	sub	sp, sp, #0x60
  40f354:	stp	x22, x21, [sp, #64]
  40f358:	mov	w22, w0
  40f35c:	add	x0, sp, #0x8
  40f360:	stp	x29, x30, [sp, #16]
  40f364:	stp	x26, x25, [sp, #32]
  40f368:	stp	x24, x23, [sp, #48]
  40f36c:	stp	x20, x19, [sp, #80]
  40f370:	add	x29, sp, #0x10
  40f374:	mov	x19, x3
  40f378:	mov	x20, x2
  40f37c:	mov	x21, x1
  40f380:	bl	40eec8 <__fxstatat@plt+0xb9e8>
  40f384:	sxtw	x8, w22
  40f388:	mov	x9, #0xffffffff00000000    	// #-4294967296
  40f38c:	add	x10, x21, w22, sxtw #3
  40f390:	mov	x11, xzr
  40f394:	add	x14, x9, x8, lsl #32
  40f398:	sub	x10, x10, #0x8
  40f39c:	mov	w23, w22
  40f3a0:	mov	x13, x11
  40f3a4:	add	x11, x8, x11
  40f3a8:	cmp	x11, #0x1
  40f3ac:	mov	x12, x14
  40f3b0:	b.lt	40f3cc <__fxstatat@plt+0xbeec>  // b.tstop
  40f3b4:	ldr	x11, [x10, x13, lsl #3]
  40f3b8:	ldrb	w14, [x11]
  40f3bc:	sub	x11, x13, #0x1
  40f3c0:	cmp	w14, #0x2f
  40f3c4:	add	x14, x12, x9
  40f3c8:	b.eq	40f3a0 <__fxstatat@plt+0xbec0>  // b.none
  40f3cc:	add	w8, w22, w13
  40f3d0:	cmp	w8, #0x2
  40f3d4:	b.lt	40f448 <__fxstatat@plt+0xbf68>  // b.tstop
  40f3d8:	mov	x26, xzr
  40f3dc:	mov	w22, wzr
  40f3e0:	asr	x24, x12, #32
  40f3e4:	b	40f3f4 <__fxstatat@plt+0xbf14>
  40f3e8:	cmp	x25, x24
  40f3ec:	mov	x26, x25
  40f3f0:	b.ge	40f450 <__fxstatat@plt+0xbf70>  // b.tcont
  40f3f4:	add	x0, sp, #0x8
  40f3f8:	bl	40f4a8 <__fxstatat@plt+0xbfc8>
  40f3fc:	tbnz	w0, #0, 40f418 <__fxstatat@plt+0xbf38>
  40f400:	ldr	x0, [x21, x26, lsl #3]
  40f404:	add	x1, sp, #0x8
  40f408:	mov	x2, x19
  40f40c:	blr	x20
  40f410:	cmp	w22, w0
  40f414:	csel	w22, w0, w22, lt  // lt = tstop
  40f418:	add	x8, x21, x26, lsl #3
  40f41c:	ldr	x8, [x8, #8]
  40f420:	add	x25, x26, #0x1
  40f424:	ldrb	w8, [x8]
  40f428:	cmp	w8, #0x2f
  40f42c:	b.eq	40f3e8 <__fxstatat@plt+0xbf08>  // b.none
  40f430:	add	x0, sp, #0x8
  40f434:	mov	w1, w22
  40f438:	bl	40f174 <__fxstatat@plt+0xbc94>
  40f43c:	cmp	w22, w0
  40f440:	csel	w22, w0, w22, lt  // lt = tstop
  40f444:	b	40f3e8 <__fxstatat@plt+0xbf08>
  40f448:	mov	w22, wzr
  40f44c:	mov	w25, wzr
  40f450:	add	x0, sp, #0x8
  40f454:	bl	40f2b4 <__fxstatat@plt+0xbdd4>
  40f458:	cmp	w25, w23
  40f45c:	b.ge	40f488 <__fxstatat@plt+0xbfa8>  // b.tcont
  40f460:	add	x21, x21, w25, uxtw #3
  40f464:	sub	x23, x23, w25, uxtw
  40f468:	ldr	x0, [x21], #8
  40f46c:	add	x1, sp, #0x8
  40f470:	mov	x2, x19
  40f474:	blr	x20
  40f478:	cmp	w22, w0
  40f47c:	csel	w22, w0, w22, lt  // lt = tstop
  40f480:	subs	x23, x23, #0x1
  40f484:	b.ne	40f468 <__fxstatat@plt+0xbf88>  // b.any
  40f488:	mov	w0, w22
  40f48c:	ldp	x20, x19, [sp, #80]
  40f490:	ldp	x22, x21, [sp, #64]
  40f494:	ldp	x24, x23, [sp, #48]
  40f498:	ldp	x26, x25, [sp, #32]
  40f49c:	ldp	x29, x30, [sp, #16]
  40f4a0:	add	sp, sp, #0x60
  40f4a4:	ret
  40f4a8:	ldr	w8, [x0]
  40f4ac:	cmp	w8, #0x3
  40f4b0:	b.ne	40f4c4 <__fxstatat@plt+0xbfe4>  // b.any
  40f4b4:	ldr	w8, [x0, #4]
  40f4b8:	cmp	w8, #0x0
  40f4bc:	cset	w0, gt
  40f4c0:	ret
  40f4c4:	mov	w0, wzr
  40f4c8:	ret
  40f4cc:	stp	x29, x30, [sp, #-16]!
  40f4d0:	mov	x29, sp
  40f4d4:	bl	403410 <__errno_location@plt>
  40f4d8:	mov	x8, x0
  40f4dc:	mov	w9, #0x5f                  	// #95
  40f4e0:	mov	w0, #0xffffffff            	// #-1
  40f4e4:	str	w9, [x8]
  40f4e8:	ldp	x29, x30, [sp], #16
  40f4ec:	ret
  40f4f0:	ret
  40f4f4:	stp	x29, x30, [sp, #-16]!
  40f4f8:	mov	x29, sp
  40f4fc:	bl	403410 <__errno_location@plt>
  40f500:	mov	x8, x0
  40f504:	mov	w9, #0x5f                  	// #95
  40f508:	mov	w0, #0xffffffff            	// #-1
  40f50c:	str	w9, [x8]
  40f510:	ldp	x29, x30, [sp], #16
  40f514:	ret
  40f518:	stp	x29, x30, [sp, #-16]!
  40f51c:	mov	x29, sp
  40f520:	bl	403410 <__errno_location@plt>
  40f524:	mov	x8, x0
  40f528:	mov	w9, #0x5f                  	// #95
  40f52c:	mov	w0, #0xffffffff            	// #-1
  40f530:	str	w9, [x8]
  40f534:	ldp	x29, x30, [sp], #16
  40f538:	ret
  40f53c:	stp	x29, x30, [sp, #-16]!
  40f540:	mov	x29, sp
  40f544:	bl	403410 <__errno_location@plt>
  40f548:	mov	x8, x0
  40f54c:	mov	w9, #0x5f                  	// #95
  40f550:	mov	w0, #0xffffffff            	// #-1
  40f554:	str	w9, [x8]
  40f558:	ldp	x29, x30, [sp], #16
  40f55c:	ret
  40f560:	stp	x29, x30, [sp, #-16]!
  40f564:	mov	x29, sp
  40f568:	bl	403410 <__errno_location@plt>
  40f56c:	mov	x8, x0
  40f570:	mov	w9, #0x5f                  	// #95
  40f574:	mov	w0, #0xffffffff            	// #-1
  40f578:	str	w9, [x8]
  40f57c:	ldp	x29, x30, [sp], #16
  40f580:	ret
  40f584:	stp	x29, x30, [sp, #-16]!
  40f588:	mov	x29, sp
  40f58c:	bl	403410 <__errno_location@plt>
  40f590:	mov	x8, x0
  40f594:	mov	w9, #0x5f                  	// #95
  40f598:	mov	w0, #0xffffffff            	// #-1
  40f59c:	str	w9, [x8]
  40f5a0:	ldp	x29, x30, [sp], #16
  40f5a4:	ret
  40f5a8:	stp	x29, x30, [sp, #-16]!
  40f5ac:	mov	x29, sp
  40f5b0:	bl	403410 <__errno_location@plt>
  40f5b4:	mov	x8, x0
  40f5b8:	mov	w9, #0x5f                  	// #95
  40f5bc:	mov	w0, #0xffffffff            	// #-1
  40f5c0:	str	w9, [x8]
  40f5c4:	ldp	x29, x30, [sp], #16
  40f5c8:	ret
  40f5cc:	stp	x29, x30, [sp, #-16]!
  40f5d0:	mov	x29, sp
  40f5d4:	bl	403410 <__errno_location@plt>
  40f5d8:	mov	x8, x0
  40f5dc:	mov	w9, #0x5f                  	// #95
  40f5e0:	mov	w0, #0xffffffff            	// #-1
  40f5e4:	str	w9, [x8]
  40f5e8:	ldp	x29, x30, [sp], #16
  40f5ec:	ret
  40f5f0:	stp	x29, x30, [sp, #-16]!
  40f5f4:	mov	x29, sp
  40f5f8:	bl	403410 <__errno_location@plt>
  40f5fc:	mov	x8, x0
  40f600:	mov	w9, #0x5f                  	// #95
  40f604:	mov	w0, #0xffffffff            	// #-1
  40f608:	str	w9, [x8]
  40f60c:	ldp	x29, x30, [sp], #16
  40f610:	ret
  40f614:	stp	x29, x30, [sp, #-16]!
  40f618:	mov	x29, sp
  40f61c:	bl	403410 <__errno_location@plt>
  40f620:	mov	x8, x0
  40f624:	mov	w9, #0x5f                  	// #95
  40f628:	mov	w0, #0xffffffff            	// #-1
  40f62c:	str	w9, [x8]
  40f630:	ldp	x29, x30, [sp], #16
  40f634:	ret
  40f638:	stp	x29, x30, [sp, #-16]!
  40f63c:	mov	x29, sp
  40f640:	bl	403410 <__errno_location@plt>
  40f644:	mov	x8, x0
  40f648:	mov	w9, #0x5f                  	// #95
  40f64c:	mov	w0, #0xffffffff            	// #-1
  40f650:	str	w9, [x8]
  40f654:	ldp	x29, x30, [sp], #16
  40f658:	ret
  40f65c:	stp	x29, x30, [sp, #-16]!
  40f660:	mov	x29, sp
  40f664:	bl	403410 <__errno_location@plt>
  40f668:	mov	x8, x0
  40f66c:	mov	w9, #0x5f                  	// #95
  40f670:	mov	w0, #0xffffffff            	// #-1
  40f674:	str	w9, [x8]
  40f678:	ldp	x29, x30, [sp], #16
  40f67c:	ret
  40f680:	stp	x29, x30, [sp, #-16]!
  40f684:	mov	x29, sp
  40f688:	bl	403410 <__errno_location@plt>
  40f68c:	mov	x8, x0
  40f690:	mov	w9, #0x5f                  	// #95
  40f694:	mov	w0, #0xffffffff            	// #-1
  40f698:	str	w9, [x8]
  40f69c:	ldp	x29, x30, [sp], #16
  40f6a0:	ret
  40f6a4:	stp	x29, x30, [sp, #-16]!
  40f6a8:	mov	x29, sp
  40f6ac:	bl	403410 <__errno_location@plt>
  40f6b0:	mov	x8, x0
  40f6b4:	mov	w9, #0x5f                  	// #95
  40f6b8:	mov	w0, #0xffffffff            	// #-1
  40f6bc:	str	w9, [x8]
  40f6c0:	ldp	x29, x30, [sp], #16
  40f6c4:	ret
  40f6c8:	stp	x29, x30, [sp, #-16]!
  40f6cc:	mov	x29, sp
  40f6d0:	bl	403410 <__errno_location@plt>
  40f6d4:	mov	w8, #0x5f                  	// #95
  40f6d8:	str	w8, [x0]
  40f6dc:	mov	w0, wzr
  40f6e0:	ldp	x29, x30, [sp], #16
  40f6e4:	ret
  40f6e8:	stp	x29, x30, [sp, #-16]!
  40f6ec:	mov	x29, sp
  40f6f0:	bl	403410 <__errno_location@plt>
  40f6f4:	mov	x8, x0
  40f6f8:	mov	w9, #0x5f                  	// #95
  40f6fc:	mov	w0, #0xffffffff            	// #-1
  40f700:	str	w9, [x8]
  40f704:	ldp	x29, x30, [sp], #16
  40f708:	ret
  40f70c:	ldr	x0, [x0, #80]
  40f710:	ret
  40f714:	ldr	x0, [x0, #112]
  40f718:	ret
  40f71c:	ldr	x0, [x0, #96]
  40f720:	ret
  40f724:	mov	x0, xzr
  40f728:	ret
  40f72c:	ldp	x8, x1, [x0, #72]
  40f730:	mov	x0, x8
  40f734:	ret
  40f738:	ldp	x8, x1, [x0, #104]
  40f73c:	mov	x0, x8
  40f740:	ret
  40f744:	ldp	x8, x1, [x0, #88]
  40f748:	mov	x0, x8
  40f74c:	ret
  40f750:	mov	x0, #0xffffffffffffffff    	// #-1
  40f754:	mov	x1, #0xffffffffffffffff    	// #-1
  40f758:	ret
  40f75c:	ret
  40f760:	stp	x29, x30, [sp, #-16]!
  40f764:	mov	w3, wzr
  40f768:	mov	x29, sp
  40f76c:	bl	4138f8 <__fxstatat@plt+0x10418>
  40f770:	ldp	x29, x30, [sp], #16
  40f774:	ret
  40f778:	stp	x29, x30, [sp, #-16]!
  40f77c:	mov	w3, #0x100                 	// #256
  40f780:	mov	x29, sp
  40f784:	bl	4138f8 <__fxstatat@plt+0x10418>
  40f788:	ldp	x29, x30, [sp], #16
  40f78c:	ret
  40f790:	sub	sp, sp, #0x70
  40f794:	stp	x29, x30, [sp, #16]
  40f798:	stp	x28, x27, [sp, #32]
  40f79c:	stp	x26, x25, [sp, #48]
  40f7a0:	stp	x24, x23, [sp, #64]
  40f7a4:	stp	x22, x21, [sp, #80]
  40f7a8:	stp	x20, x19, [sp, #96]
  40f7ac:	add	x29, sp, #0x10
  40f7b0:	mov	x20, x4
  40f7b4:	mov	x21, x3
  40f7b8:	mov	x22, x2
  40f7bc:	mov	w24, w1
  40f7c0:	mov	x23, x0
  40f7c4:	bl	403410 <__errno_location@plt>
  40f7c8:	ldr	w8, [x0]
  40f7cc:	mov	x19, x0
  40f7d0:	mov	x0, x23
  40f7d4:	stur	w8, [x29, #-4]
  40f7d8:	bl	402c40 <strlen@plt>
  40f7dc:	sxtw	x26, w24
  40f7e0:	add	x8, x26, x20
  40f7e4:	subs	x8, x0, x8
  40f7e8:	b.cc	40f8bc <__fxstatat@plt+0xc3dc>  // b.lo, b.ul, b.last
  40f7ec:	mov	x25, x0
  40f7f0:	add	x0, x23, x8
  40f7f4:	mov	x1, x20
  40f7f8:	bl	40f904 <__fxstatat@plt+0xc424>
  40f7fc:	tbz	w0, #0, 40f8bc <__fxstatat@plt+0xc3dc>
  40f800:	mov	x0, xzr
  40f804:	mov	x1, x20
  40f808:	bl	4126a8 <__fxstatat@plt+0xf1c8>
  40f80c:	cbz	x0, 40f8ec <__fxstatat@plt+0xc40c>
  40f810:	neg	x8, x20
  40f814:	str	x8, [sp]
  40f818:	sub	x8, x25, x26
  40f81c:	adrp	x26, 415000 <__fxstatat@plt+0x11b20>
  40f820:	mov	x24, x0
  40f824:	mov	w27, wzr
  40f828:	add	x28, x23, x8
  40f82c:	add	x26, x26, #0xdc9
  40f830:	cbz	x20, 40f854 <__fxstatat@plt+0xc374>
  40f834:	ldr	x25, [sp]
  40f838:	mov	w1, #0x3d                  	// #61
  40f83c:	mov	x0, x24
  40f840:	bl	4126cc <__fxstatat@plt+0xf1ec>
  40f844:	ldrb	w8, [x26, x0]
  40f848:	strb	w8, [x28, x25]
  40f84c:	adds	x25, x25, #0x1
  40f850:	b.cc	40f838 <__fxstatat@plt+0xc358>  // b.lo, b.ul, b.last
  40f854:	mov	x0, x23
  40f858:	mov	x1, x22
  40f85c:	blr	x21
  40f860:	mov	w25, w0
  40f864:	tbnz	w0, #31, 40f87c <__fxstatat@plt+0xc39c>
  40f868:	ldur	w8, [x29, #-4]
  40f86c:	str	w8, [x19]
  40f870:	mov	w8, #0x8                   	// #8
  40f874:	cbz	w8, 40f894 <__fxstatat@plt+0xc3b4>
  40f878:	b	40f8f4 <__fxstatat@plt+0xc414>
  40f87c:	ldr	w8, [x19]
  40f880:	cmp	w8, #0x11
  40f884:	cset	w8, ne  // ne = any
  40f888:	csinv	w25, w25, wzr, eq  // eq = none
  40f88c:	lsl	w8, w8, #3
  40f890:	cbnz	w8, 40f8f4 <__fxstatat@plt+0xc414>
  40f894:	mov	w8, #0xa2f8                	// #41720
  40f898:	add	w27, w27, #0x1
  40f89c:	movk	w8, #0x3, lsl #16
  40f8a0:	cmp	w27, w8
  40f8a4:	b.ne	40f830 <__fxstatat@plt+0xc350>  // b.any
  40f8a8:	mov	x0, x24
  40f8ac:	bl	412814 <__fxstatat@plt+0xf334>
  40f8b0:	mov	w25, #0xffffffff            	// #-1
  40f8b4:	mov	w20, #0x11                  	// #17
  40f8b8:	b	40f8c4 <__fxstatat@plt+0xc3e4>
  40f8bc:	mov	w25, #0xffffffff            	// #-1
  40f8c0:	mov	w20, #0x16                  	// #22
  40f8c4:	str	w20, [x19]
  40f8c8:	mov	w0, w25
  40f8cc:	ldp	x20, x19, [sp, #96]
  40f8d0:	ldp	x22, x21, [sp, #80]
  40f8d4:	ldp	x24, x23, [sp, #64]
  40f8d8:	ldp	x26, x25, [sp, #48]
  40f8dc:	ldp	x28, x27, [sp, #32]
  40f8e0:	ldp	x29, x30, [sp, #16]
  40f8e4:	add	sp, sp, #0x70
  40f8e8:	ret
  40f8ec:	mov	w25, #0xffffffff            	// #-1
  40f8f0:	b	40f8c8 <__fxstatat@plt+0xc3e8>
  40f8f4:	ldr	w20, [x19]
  40f8f8:	mov	x0, x24
  40f8fc:	bl	412814 <__fxstatat@plt+0xf334>
  40f900:	b	40f8c4 <__fxstatat@plt+0xc3e4>
  40f904:	stp	x29, x30, [sp, #-32]!
  40f908:	str	x19, [sp, #16]
  40f90c:	mov	x19, x1
  40f910:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40f914:	add	x1, x1, #0x91e
  40f918:	mov	x29, sp
  40f91c:	bl	403240 <strspn@plt>
  40f920:	cmp	x0, x19
  40f924:	ldr	x19, [sp, #16]
  40f928:	cset	w0, cs  // cs = hs, nlast
  40f92c:	ldp	x29, x30, [sp], #32
  40f930:	ret
  40f934:	sub	sp, sp, #0x20
  40f938:	stp	x29, x30, [sp, #16]
  40f93c:	add	x29, sp, #0x10
  40f940:	cmp	w3, #0x3
  40f944:	stur	w2, [x29, #-4]
  40f948:	b.cs	40f96c <__fxstatat@plt+0xc48c>  // b.hs, b.nlast
  40f94c:	adrp	x8, 415000 <__fxstatat@plt+0x11b20>
  40f950:	add	x8, x8, #0xe70
  40f954:	ldr	x3, [x8, w3, sxtw #3]
  40f958:	sub	x2, x29, #0x4
  40f95c:	bl	40f790 <__fxstatat@plt+0xc2b0>
  40f960:	ldp	x29, x30, [sp, #16]
  40f964:	add	sp, sp, #0x20
  40f968:	ret
  40f96c:	adrp	x0, 415000 <__fxstatat@plt+0x11b20>
  40f970:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  40f974:	adrp	x3, 415000 <__fxstatat@plt+0x11b20>
  40f978:	add	x0, x0, #0xe08
  40f97c:	add	x1, x1, #0xe2b
  40f980:	add	x3, x3, #0xe3a
  40f984:	mov	w2, #0x147                 	// #327
  40f988:	bl	403400 <__assert_fail@plt>
  40f98c:	stp	x29, x30, [sp, #-16]!
  40f990:	ldr	w8, [x1]
  40f994:	mov	w9, #0xc2                  	// #194
  40f998:	mov	w2, #0x180                 	// #384
  40f99c:	mov	x29, sp
  40f9a0:	and	w8, w8, #0xfffffffc
  40f9a4:	orr	w1, w8, w9
  40f9a8:	bl	402ec0 <open@plt>
  40f9ac:	ldp	x29, x30, [sp], #16
  40f9b0:	ret
  40f9b4:	stp	x29, x30, [sp, #-16]!
  40f9b8:	mov	w1, #0x1c0                 	// #448
  40f9bc:	mov	x29, sp
  40f9c0:	bl	403490 <mkdir@plt>
  40f9c4:	ldp	x29, x30, [sp], #16
  40f9c8:	ret
  40f9cc:	sub	sp, sp, #0x90
  40f9d0:	mov	x1, sp
  40f9d4:	stp	x29, x30, [sp, #128]
  40f9d8:	add	x29, sp, #0x80
  40f9dc:	bl	4138e8 <__fxstatat@plt+0x10408>
  40f9e0:	cbz	w0, 40f9f4 <__fxstatat@plt+0xc514>
  40f9e4:	bl	403410 <__errno_location@plt>
  40f9e8:	ldr	w8, [x0]
  40f9ec:	cmp	w8, #0x4b
  40f9f0:	b.ne	40fa00 <__fxstatat@plt+0xc520>  // b.any
  40f9f4:	bl	403410 <__errno_location@plt>
  40f9f8:	mov	w8, #0x11                  	// #17
  40f9fc:	str	w8, [x0]
  40fa00:	bl	403410 <__errno_location@plt>
  40fa04:	ldr	w8, [x0]
  40fa08:	ldp	x29, x30, [sp, #128]
  40fa0c:	cmp	w8, #0x2
  40fa10:	csetm	w0, ne  // ne = any
  40fa14:	add	sp, sp, #0x90
  40fa18:	ret
  40fa1c:	stp	x29, x30, [sp, #-16]!
  40fa20:	mov	w4, #0x6                   	// #6
  40fa24:	mov	x29, sp
  40fa28:	bl	40f934 <__fxstatat@plt+0xc454>
  40fa2c:	ldp	x29, x30, [sp], #16
  40fa30:	ret
  40fa34:	stp	x29, x30, [sp, #-16]!
  40fa38:	mov	w4, #0x6                   	// #6
  40fa3c:	mov	x29, sp
  40fa40:	bl	40f790 <__fxstatat@plt+0xc2b0>
  40fa44:	ldp	x29, x30, [sp], #16
  40fa48:	ret
  40fa4c:	stp	x29, x30, [sp, #-48]!
  40fa50:	stp	x20, x19, [sp, #32]
  40fa54:	mov	w19, w0
  40fa58:	cmp	w0, #0x2
  40fa5c:	stp	x22, x21, [sp, #16]
  40fa60:	mov	x29, sp
  40fa64:	b.hi	40fa90 <__fxstatat@plt+0xc5b0>  // b.pmore
  40fa68:	mov	w0, w19
  40fa6c:	bl	413344 <__fxstatat@plt+0xfe64>
  40fa70:	mov	w20, w0
  40fa74:	bl	403410 <__errno_location@plt>
  40fa78:	ldr	w22, [x0]
  40fa7c:	mov	x21, x0
  40fa80:	mov	w0, w19
  40fa84:	bl	403050 <close@plt>
  40fa88:	mov	w19, w20
  40fa8c:	str	w22, [x21]
  40fa90:	mov	w0, w19
  40fa94:	ldp	x20, x19, [sp, #32]
  40fa98:	ldp	x22, x21, [sp, #16]
  40fa9c:	ldp	x29, x30, [sp], #48
  40faa0:	ret
  40faa4:	stp	x29, x30, [sp, #-16]!
  40faa8:	mov	w4, w3
  40faac:	mov	x3, x2
  40fab0:	mov	x2, x1
  40fab4:	mov	x1, x0
  40fab8:	mov	w0, #0xffffff9c            	// #-100
  40fabc:	mov	x29, sp
  40fac0:	bl	40facc <__fxstatat@plt+0xc5ec>
  40fac4:	ldp	x29, x30, [sp], #16
  40fac8:	ret
  40facc:	sub	sp, sp, #0x130
  40fad0:	stp	x29, x30, [sp, #208]
  40fad4:	stp	x28, x27, [sp, #224]
  40fad8:	stp	x26, x25, [sp, #240]
  40fadc:	stp	x24, x23, [sp, #256]
  40fae0:	stp	x22, x21, [sp, #272]
  40fae4:	stp	x20, x19, [sp, #288]
  40fae8:	ldr	x26, [x2, #88]
  40faec:	ldr	x27, [x3, #88]
  40faf0:	mov	w23, w0
  40faf4:	mov	x0, x2
  40faf8:	add	x29, sp, #0xd0
  40fafc:	mov	w21, w4
  40fb00:	mov	x20, x3
  40fb04:	mov	x24, x2
  40fb08:	mov	x22, x1
  40fb0c:	bl	40f71c <__fxstatat@plt+0xc23c>
  40fb10:	mov	x19, x0
  40fb14:	mov	x0, x20
  40fb18:	bl	40f71c <__fxstatat@plt+0xc23c>
  40fb1c:	mov	x20, x0
  40fb20:	tbz	w21, #0, 40fff0 <__fxstatat@plt+0xcb10>
  40fb24:	cmp	x26, x27
  40fb28:	b.ne	40fb44 <__fxstatat@plt+0xc664>  // b.any
  40fb2c:	cmp	w19, w20
  40fb30:	b.ne	40fb44 <__fxstatat@plt+0xc664>  // b.any
  40fb34:	mov	w24, wzr
  40fb38:	mov	w8, #0x1                   	// #1
  40fb3c:	cbnz	w8, 410018 <__fxstatat@plt+0xcb38>
  40fb40:	b	40fff0 <__fxstatat@plt+0xcb10>
  40fb44:	sub	x8, x27, #0x2
  40fb48:	cmp	x26, x8
  40fb4c:	b.le	40fbf8 <__fxstatat@plt+0xc718>
  40fb50:	sub	x8, x26, #0x2
  40fb54:	cmp	x27, x8
  40fb58:	b.le	40fc08 <__fxstatat@plt+0xc728>
  40fb5c:	adrp	x25, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  40fb60:	ldr	x8, [x25, #2808]
  40fb64:	cbnz	x8, 40fb90 <__fxstatat@plt+0xc6b0>
  40fb68:	adrp	x2, 410000 <__fxstatat@plt+0xcb20>
  40fb6c:	adrp	x3, 410000 <__fxstatat@plt+0xcb20>
  40fb70:	adrp	x4, 403000 <acl_set_file@plt>
  40fb74:	add	x2, x2, #0x54
  40fb78:	add	x3, x3, #0x64
  40fb7c:	add	x4, x4, #0x1d0
  40fb80:	mov	w0, #0x10                  	// #16
  40fb84:	mov	x1, xzr
  40fb88:	bl	40b5d4 <__fxstatat@plt+0x80f4>
  40fb8c:	str	x0, [x25, #2808]
  40fb90:	ldr	x21, [x25, #2808]
  40fb94:	cbz	x21, 40fc18 <__fxstatat@plt+0xc738>
  40fb98:	adrp	x28, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  40fb9c:	ldr	x8, [x28, #2816]
  40fba0:	cbnz	x8, 40fbc8 <__fxstatat@plt+0xc6e8>
  40fba4:	mov	w0, #0x10                  	// #16
  40fba8:	bl	402e90 <malloc@plt>
  40fbac:	str	x0, [x28, #2816]
  40fbb0:	cbz	x0, 40fc18 <__fxstatat@plt+0xc738>
  40fbb4:	ldr	x8, [x28, #2816]
  40fbb8:	mov	w9, #0x9400                	// #37888
  40fbbc:	movk	w9, #0x7735, lsl #16
  40fbc0:	str	w9, [x0, #8]
  40fbc4:	strb	wzr, [x8, #12]
  40fbc8:	ldr	x8, [x24]
  40fbcc:	ldr	x1, [x28, #2816]
  40fbd0:	mov	x0, x21
  40fbd4:	str	x8, [x1]
  40fbd8:	bl	40be40 <__fxstatat@plt+0x8960>
  40fbdc:	cbz	x0, 40fc18 <__fxstatat@plt+0xc738>
  40fbe0:	ldr	x8, [x28, #2816]
  40fbe4:	mov	x21, x0
  40fbe8:	cmp	x8, x0
  40fbec:	b.ne	40fc4c <__fxstatat@plt+0xc76c>  // b.any
  40fbf0:	str	xzr, [x28, #2816]
  40fbf4:	b	40fc4c <__fxstatat@plt+0xc76c>
  40fbf8:	mov	w24, #0xffffffff            	// #-1
  40fbfc:	mov	w8, #0x1                   	// #1
  40fc00:	cbnz	w8, 410018 <__fxstatat@plt+0xcb38>
  40fc04:	b	40fff0 <__fxstatat@plt+0xcb10>
  40fc08:	mov	w8, #0x1                   	// #1
  40fc0c:	mov	w24, #0x1                   	// #1
  40fc10:	cbnz	w8, 410018 <__fxstatat@plt+0xcb38>
  40fc14:	b	40fff0 <__fxstatat@plt+0xcb10>
  40fc18:	ldr	x0, [x25, #2808]
  40fc1c:	cbz	x0, 40fd08 <__fxstatat@plt+0xc828>
  40fc20:	ldr	x8, [x24]
  40fc24:	sub	x1, x29, #0x18
  40fc28:	stur	x8, [x29, #-24]
  40fc2c:	bl	40b318 <__fxstatat@plt+0x7e38>
  40fc30:	mov	x21, x0
  40fc34:	cbnz	x21, 40fc4c <__fxstatat@plt+0xc76c>
  40fc38:	mov	w8, #0x9400                	// #37888
  40fc3c:	movk	w8, #0x7735, lsl #16
  40fc40:	sub	x21, x29, #0x18
  40fc44:	stur	w8, [x29, #-16]
  40fc48:	sturb	wzr, [x29, #-12]
  40fc4c:	ldrb	w8, [x21, #12]
  40fc50:	ldr	w25, [x21, #8]
  40fc54:	cbz	w8, 40fc84 <__fxstatat@plt+0xc7a4>
  40fc58:	mov	w28, w25
  40fc5c:	mov	w9, #0x9400                	// #37888
  40fc60:	movk	w9, #0x7735, lsl #16
  40fc64:	cmp	w28, w9
  40fc68:	sdiv	w9, w20, w28
  40fc6c:	cset	w10, eq  // eq = none
  40fc70:	mov	w8, wzr
  40fc74:	bic	x27, x27, x10
  40fc78:	mul	w20, w9, w28
  40fc7c:	cbnz	w8, 410018 <__fxstatat@plt+0xcb38>
  40fc80:	b	40fff0 <__fxstatat@plt+0xcb10>
  40fc84:	ldr	x8, [x24, #72]
  40fc88:	mov	x0, x24
  40fc8c:	str	x8, [sp, #8]
  40fc90:	ldr	x8, [x24, #104]
  40fc94:	str	x8, [sp, #16]
  40fc98:	bl	40f70c <__fxstatat@plt+0xc22c>
  40fc9c:	mov	x28, x0
  40fca0:	mov	x0, x24
  40fca4:	bl	40f714 <__fxstatat@plt+0xc234>
  40fca8:	mov	w8, #0x6667                	// #26215
  40fcac:	mov	x18, x28
  40fcb0:	movk	w8, #0x6666, lsl #16
  40fcb4:	smull	x10, w18, w8
  40fcb8:	smull	x11, w0, w8
  40fcbc:	lsr	x12, x10, #63
  40fcc0:	asr	x10, x10, #34
  40fcc4:	smull	x8, w19, w8
  40fcc8:	add	w10, w10, w12
  40fccc:	lsr	x12, x11, #63
  40fcd0:	asr	x11, x11, #34
  40fcd4:	add	w11, w11, w12
  40fcd8:	lsr	x12, x8, #63
  40fcdc:	asr	x8, x8, #34
  40fce0:	mov	w9, #0xa                   	// #10
  40fce4:	add	w8, w8, w12
  40fce8:	msub	w10, w10, w9, w18
  40fcec:	msub	w8, w8, w9, w19
  40fcf0:	msub	w11, w11, w9, w0
  40fcf4:	orr	w8, w10, w8
  40fcf8:	orr	w8, w8, w11
  40fcfc:	cbz	w8, 40fd14 <__fxstatat@plt+0xc834>
  40fd00:	mov	w28, #0x1                   	// #1
  40fd04:	b	40fdf0 <__fxstatat@plt+0xc910>
  40fd08:	mov	x21, xzr
  40fd0c:	cbnz	x21, 40fc4c <__fxstatat@plt+0xc76c>
  40fd10:	b	40fc38 <__fxstatat@plt+0xc758>
  40fd14:	ldr	x14, [sp, #16]
  40fd18:	mov	w8, #0xa                   	// #10
  40fd1c:	cmp	w25, #0xb
  40fd20:	mov	w28, #0xa                   	// #10
  40fd24:	b.lt	40fdf0 <__fxstatat@plt+0xc910>  // b.tstop
  40fd28:	ldr	x9, [sp, #8]
  40fd2c:	mov	w10, #0x6667                	// #26215
  40fd30:	movk	w10, #0x6666, lsl #16
  40fd34:	mov	w12, w18
  40fd38:	orr	x11, x9, x26
  40fd3c:	mov	w9, #0xca00                	// #51712
  40fd40:	movk	w9, #0x3b9a, lsl #16
  40fd44:	mov	w13, w19
  40fd48:	orr	x11, x11, x14
  40fd4c:	mov	w28, #0xa                   	// #10
  40fd50:	smull	x12, w12, w10
  40fd54:	smull	x14, w0, w10
  40fd58:	lsr	x17, x12, #63
  40fd5c:	asr	x12, x12, #34
  40fd60:	smull	x13, w13, w10
  40fd64:	lsr	x16, x14, #63
  40fd68:	asr	x14, x14, #34
  40fd6c:	add	w12, w12, w17
  40fd70:	lsr	x15, x13, #63
  40fd74:	asr	x13, x13, #34
  40fd78:	add	w0, w14, w16
  40fd7c:	smull	x14, w12, w10
  40fd80:	add	w13, w13, w15
  40fd84:	smull	x15, w0, w10
  40fd88:	lsr	x17, x14, #63
  40fd8c:	asr	x14, x14, #34
  40fd90:	smull	x16, w13, w10
  40fd94:	add	w14, w14, w17
  40fd98:	lsr	x17, x15, #63
  40fd9c:	asr	x15, x15, #34
  40fda0:	add	w15, w15, w17
  40fda4:	lsr	x17, x16, #63
  40fda8:	asr	x16, x16, #34
  40fdac:	add	w16, w16, w17
  40fdb0:	msub	w14, w14, w8, w12
  40fdb4:	msub	w15, w15, w8, w0
  40fdb8:	orr	w14, w15, w14
  40fdbc:	msub	w15, w16, w8, w13
  40fdc0:	orr	w14, w14, w15
  40fdc4:	cbnz	w14, 40fdf0 <__fxstatat@plt+0xc910>
  40fdc8:	cmp	w28, w9
  40fdcc:	b.eq	40fde4 <__fxstatat@plt+0xc904>  // b.none
  40fdd0:	add	w14, w28, w28, lsl #2
  40fdd4:	lsl	w28, w14, #1
  40fdd8:	cmp	w28, w25
  40fddc:	b.lt	40fd50 <__fxstatat@plt+0xc870>  // b.tstop
  40fde0:	b	40fdf0 <__fxstatat@plt+0xc910>
  40fde4:	mvn	w8, w11
  40fde8:	and	w8, w8, #0x1
  40fdec:	lsl	w28, w28, w8
  40fdf0:	cmp	w28, #0x2
  40fdf4:	str	w28, [x21, #8]
  40fdf8:	b.lt	40fe88 <__fxstatat@plt+0xc9a8>  // b.tstop
  40fdfc:	mov	w8, #0x9400                	// #37888
  40fe00:	movk	w8, #0x7735, lsl #16
  40fe04:	cmp	w28, w8
  40fe08:	cset	w9, eq  // eq = none
  40fe0c:	cmp	x27, x26
  40fe10:	b.lt	40fe24 <__fxstatat@plt+0xc944>  // b.tstop
  40fe14:	cmp	w20, w19
  40fe18:	b.gt	40fe8c <__fxstatat@plt+0xc9ac>
  40fe1c:	cmp	x26, x27
  40fe20:	b.ne	40fe8c <__fxstatat@plt+0xc9ac>  // b.any
  40fe24:	mov	w8, #0x1                   	// #1
  40fe28:	mov	w24, #0x1                   	// #1
  40fe2c:	cbnz	w8, 40ffe4 <__fxstatat@plt+0xcb04>
  40fe30:	ldr	x11, [sp, #8]
  40fe34:	mov	w10, #0x8e39                	// #36409
  40fe38:	sxtw	x8, w18
  40fe3c:	movk	w10, #0x38e3, lsl #16
  40fe40:	stp	x11, x8, [x29, #-56]
  40fe44:	smull	x8, w28, w10
  40fe48:	lsr	x10, x8, #63
  40fe4c:	asr	x8, x8, #33
  40fe50:	add	w8, w8, w10
  40fe54:	add	w8, w8, w19
  40fe58:	orr	x9, x26, x9
  40fe5c:	sxtw	x8, w8
  40fe60:	sub	x2, x29, #0x38
  40fe64:	mov	w3, #0x100                 	// #256
  40fe68:	mov	w0, w23
  40fe6c:	mov	x1, x22
  40fe70:	stp	x9, x8, [x29, #-40]
  40fe74:	bl	403260 <utimensat@plt>
  40fe78:	cbz	w0, 40fea4 <__fxstatat@plt+0xc9c4>
  40fe7c:	mov	w24, #0xfffffffe            	// #-2
  40fe80:	mov	w8, #0x1                   	// #1
  40fe84:	b	40ffe4 <__fxstatat@plt+0xcb04>
  40fe88:	b	41003c <__fxstatat@plt+0xcb5c>
  40fe8c:	bic	x8, x27, x9
  40fe90:	cmp	x26, x8
  40fe94:	b.ge	40ff60 <__fxstatat@plt+0xca80>  // b.tcont
  40fe98:	mov	w24, #0xffffffff            	// #-1
  40fe9c:	mov	w8, #0x1                   	// #1
  40fea0:	b	40fe2c <__fxstatat@plt+0xc94c>
  40fea4:	add	x2, sp, #0x18
  40fea8:	mov	w3, #0x100                 	// #256
  40feac:	mov	w0, w23
  40feb0:	mov	x1, x22
  40feb4:	bl	4138f8 <__fxstatat@plt+0x10418>
  40feb8:	ldr	x8, [sp, #112]
  40febc:	mov	w25, w0
  40fec0:	sxtw	x9, w25
  40fec4:	add	x0, sp, #0x18
  40fec8:	eor	x8, x8, x26
  40fecc:	orr	x8, x8, x9
  40fed0:	str	x8, [sp, #16]
  40fed4:	bl	40f71c <__fxstatat@plt+0xc23c>
  40fed8:	ldr	x10, [sp, #16]
  40fedc:	sxtw	x8, w19
  40fee0:	eor	x9, x0, x8
  40fee4:	orr	x9, x10, x9
  40fee8:	cbz	x9, 40ff04 <__fxstatat@plt+0xca24>
  40feec:	sub	x2, x29, #0x38
  40fef0:	mov	w3, #0x100                 	// #256
  40fef4:	mov	w0, w23
  40fef8:	mov	x1, x22
  40fefc:	stp	x26, x8, [x29, #-40]
  40ff00:	bl	403260 <utimensat@plt>
  40ff04:	cmp	w25, #0x0
  40ff08:	mov	w9, #0xfffffffe            	// #-2
  40ff0c:	cset	w8, ne  // ne = any
  40ff10:	csel	w24, w24, w9, eq  // eq = none
  40ff14:	cbnz	w25, 40ffe4 <__fxstatat@plt+0xcb04>
  40ff18:	ldr	w8, [sp, #112]
  40ff1c:	mov	w23, #0xca00                	// #51712
  40ff20:	add	x0, sp, #0x18
  40ff24:	movk	w23, #0x3b9a, lsl #16
  40ff28:	and	w22, w8, #0x1
  40ff2c:	bl	40f71c <__fxstatat@plt+0xc23c>
  40ff30:	mov	w8, #0xcccd                	// #52429
  40ff34:	mov	w9, #0x9998                	// #39320
  40ff38:	madd	w11, w22, w23, w0
  40ff3c:	movk	w8, #0xcccc, lsl #16
  40ff40:	movk	w9, #0x1999, lsl #16
  40ff44:	madd	w10, w11, w8, w9
  40ff48:	ror	w10, w10, #1
  40ff4c:	cmp	w10, w9
  40ff50:	b.ls	40ff7c <__fxstatat@plt+0xca9c>  // b.plast
  40ff54:	mov	w8, wzr
  40ff58:	mov	w28, #0x1                   	// #1
  40ff5c:	b	40ffe4 <__fxstatat@plt+0xcb04>
  40ff60:	b.ne	40ff74 <__fxstatat@plt+0xca94>  // b.any
  40ff64:	sdiv	w8, w20, w28
  40ff68:	mul	w8, w8, w28
  40ff6c:	cmp	w8, w19
  40ff70:	b.gt	40fe98 <__fxstatat@plt+0xc9b8>
  40ff74:	mov	w8, wzr
  40ff78:	b	40fe2c <__fxstatat@plt+0xc94c>
  40ff7c:	mov	w12, #0xca00                	// #51712
  40ff80:	mov	w13, #0x6667                	// #26215
  40ff84:	mov	w14, #0x9999                	// #39321
  40ff88:	mov	w10, #0x1                   	// #1
  40ff8c:	movk	w12, #0x3b9a, lsl #16
  40ff90:	movk	w13, #0x6666, lsl #16
  40ff94:	movk	w14, #0x1999, lsl #16
  40ff98:	cmp	w10, w12
  40ff9c:	b.eq	40ffdc <__fxstatat@plt+0xcafc>  // b.none
  40ffa0:	add	w10, w10, w10, lsl #2
  40ffa4:	lsl	w10, w10, #1
  40ffa8:	cmp	w10, w28
  40ffac:	b.eq	40ffd0 <__fxstatat@plt+0xcaf0>  // b.none
  40ffb0:	smull	x11, w11, w13
  40ffb4:	lsr	x15, x11, #63
  40ffb8:	asr	x11, x11, #34
  40ffbc:	add	w11, w11, w15
  40ffc0:	madd	w15, w11, w8, w9
  40ffc4:	ror	w15, w15, #1
  40ffc8:	cmp	w15, w14
  40ffcc:	b.cc	40ff98 <__fxstatat@plt+0xcab8>  // b.lo, b.ul, b.last
  40ffd0:	mov	w8, wzr
  40ffd4:	mov	w28, w10
  40ffd8:	b	40ffe4 <__fxstatat@plt+0xcb04>
  40ffdc:	mov	w8, wzr
  40ffe0:	lsl	w28, w10, #1
  40ffe4:	cbz	w8, 41003c <__fxstatat@plt+0xcb5c>
  40ffe8:	cbz	w8, 40fc5c <__fxstatat@plt+0xc77c>
  40ffec:	cbnz	w8, 410018 <__fxstatat@plt+0xcb38>
  40fff0:	cmp	x26, x27
  40fff4:	b.ge	410000 <__fxstatat@plt+0xcb20>  // b.tcont
  40fff8:	mov	w24, #0xffffffff            	// #-1
  40fffc:	b	410018 <__fxstatat@plt+0xcb38>
  410000:	b.le	41000c <__fxstatat@plt+0xcb2c>
  410004:	mov	w24, #0x1                   	// #1
  410008:	b	410018 <__fxstatat@plt+0xcb38>
  41000c:	cmp	w20, w19
  410010:	cset	w8, lt  // lt = tstop
  410014:	csinv	w24, w8, wzr, le
  410018:	mov	w0, w24
  41001c:	ldp	x20, x19, [sp, #288]
  410020:	ldp	x22, x21, [sp, #272]
  410024:	ldp	x24, x23, [sp, #256]
  410028:	ldp	x26, x25, [sp, #240]
  41002c:	ldp	x28, x27, [sp, #224]
  410030:	ldp	x29, x30, [sp, #208]
  410034:	add	sp, sp, #0x130
  410038:	ret
  41003c:	mov	w8, wzr
  410040:	mov	w9, #0x1                   	// #1
  410044:	str	w28, [x21, #8]
  410048:	strb	w9, [x21, #12]
  41004c:	cbnz	w8, 40ffec <__fxstatat@plt+0xcb0c>
  410050:	b	40fc5c <__fxstatat@plt+0xc77c>
  410054:	ldr	x8, [x0]
  410058:	udiv	x9, x8, x1
  41005c:	msub	x0, x9, x1, x8
  410060:	ret
  410064:	ldr	x8, [x0]
  410068:	ldr	x9, [x1]
  41006c:	cmp	x8, x9
  410070:	cset	w0, eq  // eq = none
  410074:	ret
  410078:	stp	x29, x30, [sp, #-16]!
  41007c:	mov	w3, #0x100                 	// #256
  410080:	mov	x29, sp
  410084:	bl	403260 <utimensat@plt>
  410088:	ldp	x29, x30, [sp], #16
  41008c:	ret
  410090:	sub	sp, sp, #0x140
  410094:	stp	x29, x30, [sp, #240]
  410098:	add	x29, sp, #0xf0
  41009c:	cmp	x2, #0x0
  4100a0:	sub	x8, x29, #0x20
  4100a4:	stp	x24, x23, [sp, #272]
  4100a8:	stp	x22, x21, [sp, #288]
  4100ac:	stp	x20, x19, [sp, #304]
  4100b0:	mov	x21, x2
  4100b4:	mov	x20, x1
  4100b8:	mov	w19, w0
  4100bc:	csel	x23, xzr, x8, eq  // eq = none
  4100c0:	stp	x28, x25, [sp, #256]
  4100c4:	stur	x23, [x29, #-40]
  4100c8:	cbz	x2, 4100f0 <__fxstatat@plt+0xcc10>
  4100cc:	ldr	q0, [x21]
  4100d0:	mov	x0, x23
  4100d4:	stur	q0, [x29, #-32]
  4100d8:	ldr	q0, [x21, #16]
  4100dc:	stur	q0, [x29, #-16]
  4100e0:	bl	410424 <__fxstatat@plt+0xcf44>
  4100e4:	mov	w22, w0
  4100e8:	tbz	w22, #31, 4100f8 <__fxstatat@plt+0xcc18>
  4100ec:	b	4103b4 <__fxstatat@plt+0xced4>
  4100f0:	mov	w22, wzr
  4100f4:	tbnz	w22, #31, 4103b4 <__fxstatat@plt+0xced4>
  4100f8:	tbz	w19, #31, 410114 <__fxstatat@plt+0xcc34>
  4100fc:	cbnz	x20, 410114 <__fxstatat@plt+0xcc34>
  410100:	bl	403410 <__errno_location@plt>
  410104:	mov	w8, #0x9                   	// #9
  410108:	str	w8, [x0]
  41010c:	mov	w24, #0xffffffff            	// #-1
  410110:	b	4103b8 <__fxstatat@plt+0xced8>
  410114:	adrp	x25, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  410118:	ldr	w8, [x25, #2824]
  41011c:	tbnz	w8, #31, 410240 <__fxstatat@plt+0xcd60>
  410120:	cmp	w22, #0x2
  410124:	b.ne	4101a8 <__fxstatat@plt+0xccc8>  // b.any
  410128:	add	x1, sp, #0x48
  41012c:	tbnz	w19, #31, 410148 <__fxstatat@plt+0xcc68>
  410130:	mov	w0, w19
  410134:	bl	4138d8 <__fxstatat@plt+0x103f8>
  410138:	cbz	w0, 410154 <__fxstatat@plt+0xcc74>
  41013c:	mov	w8, wzr
  410140:	mov	w24, #0xffffffff            	// #-1
  410144:	b	41023c <__fxstatat@plt+0xcd5c>
  410148:	mov	x0, x20
  41014c:	bl	4138c8 <__fxstatat@plt+0x103e8>
  410150:	cbnz	w0, 41013c <__fxstatat@plt+0xcc5c>
  410154:	mov	x24, x23
  410158:	ldr	x8, [x24, #8]!
  41015c:	mov	w9, #0x3ffffffe            	// #1073741822
  410160:	cmp	x8, x9
  410164:	b.ne	410178 <__fxstatat@plt+0xcc98>  // b.any
  410168:	add	x0, sp, #0x48
  41016c:	bl	40f72c <__fxstatat@plt+0xc24c>
  410170:	mov	x8, xzr
  410174:	b	410198 <__fxstatat@plt+0xccb8>
  410178:	mov	x24, x23
  41017c:	ldr	x8, [x24, #24]!
  410180:	mov	w9, #0x3ffffffe            	// #1073741822
  410184:	cmp	x8, x9
  410188:	b.ne	4101a4 <__fxstatat@plt+0xccc4>  // b.any
  41018c:	add	x0, sp, #0x48
  410190:	bl	40f744 <__fxstatat@plt+0xc264>
  410194:	mov	w8, #0x1                   	// #1
  410198:	lsl	x8, x8, #4
  41019c:	str	x0, [x23, x8]
  4101a0:	str	x1, [x24]
  4101a4:	add	w22, w22, #0x1
  4101a8:	tbnz	w19, #31, 4101f0 <__fxstatat@plt+0xcd10>
  4101ac:	tbnz	w19, #31, 4101e8 <__fxstatat@plt+0xcd08>
  4101b0:	mov	w0, w19
  4101b4:	mov	x1, x23
  4101b8:	bl	402ef0 <futimens@plt>
  4101bc:	mov	w24, w0
  4101c0:	cmp	w0, #0x1
  4101c4:	b.lt	4101d4 <__fxstatat@plt+0xccf4>  // b.tstop
  4101c8:	bl	403410 <__errno_location@plt>
  4101cc:	mov	w8, #0x26                  	// #38
  4101d0:	str	w8, [x0]
  4101d4:	cbz	w24, 410230 <__fxstatat@plt+0xcd50>
  4101d8:	bl	403410 <__errno_location@plt>
  4101dc:	ldr	w8, [x0]
  4101e0:	cmp	w8, #0x26
  4101e4:	b.ne	410230 <__fxstatat@plt+0xcd50>  // b.any
  4101e8:	mov	w8, #0x1                   	// #1
  4101ec:	b	41023c <__fxstatat@plt+0xcd5c>
  4101f0:	mov	w0, #0xffffff9c            	// #-100
  4101f4:	mov	x1, x20
  4101f8:	mov	x2, x23
  4101fc:	mov	w3, wzr
  410200:	bl	403260 <utimensat@plt>
  410204:	mov	w24, w0
  410208:	cmp	w0, #0x1
  41020c:	b.lt	41021c <__fxstatat@plt+0xcd3c>  // b.tstop
  410210:	bl	403410 <__errno_location@plt>
  410214:	mov	w8, #0x26                  	// #38
  410218:	str	w8, [x0]
  41021c:	cbz	w24, 410230 <__fxstatat@plt+0xcd50>
  410220:	bl	403410 <__errno_location@plt>
  410224:	ldr	w8, [x0]
  410228:	cmp	w8, #0x26
  41022c:	b.eq	4101ac <__fxstatat@plt+0xcccc>  // b.none
  410230:	mov	w8, wzr
  410234:	mov	w9, #0x1                   	// #1
  410238:	str	w9, [x25, #2824]
  41023c:	cbz	w8, 4103b8 <__fxstatat@plt+0xced8>
  410240:	mov	w8, #0xffffffff            	// #-1
  410244:	adrp	x9, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  410248:	str	w8, [x25, #2824]
  41024c:	str	w8, [x9, #2828]
  410250:	cbz	w22, 410270 <__fxstatat@plt+0xcd90>
  410254:	cmp	w22, #0x3
  410258:	b.ne	4102ec <__fxstatat@plt+0xce0c>  // b.any
  41025c:	cbz	x21, 410270 <__fxstatat@plt+0xcd90>
  410260:	add	x0, sp, #0x48
  410264:	sub	x1, x29, #0x28
  410268:	bl	4104e0 <__fxstatat@plt+0xd000>
  41026c:	tbnz	w0, #0, 41041c <__fxstatat@plt+0xcf3c>
  410270:	ldur	x8, [x29, #-40]
  410274:	cbz	x8, 410304 <__fxstatat@plt+0xce24>
  410278:	ldr	x9, [x8]
  41027c:	mov	x10, #0xf7cf                	// #63439
  410280:	movk	x10, #0xe353, lsl #16
  410284:	movk	x10, #0x9ba5, lsl #32
  410288:	str	x9, [sp, #40]
  41028c:	ldr	x9, [x8, #8]
  410290:	movk	x10, #0x20c4, lsl #48
  410294:	add	x21, sp, #0x28
  410298:	smulh	x9, x9, x10
  41029c:	asr	x11, x9, #7
  4102a0:	add	x9, x11, x9, lsr #63
  4102a4:	str	x9, [sp, #48]
  4102a8:	ldp	x9, x8, [x8, #16]
  4102ac:	smulh	x8, x8, x10
  4102b0:	str	x9, [sp, #56]
  4102b4:	asr	x9, x8, #7
  4102b8:	add	x8, x9, x8, lsr #63
  4102bc:	str	x8, [sp, #64]
  4102c0:	tbnz	w19, #31, 41030c <__fxstatat@plt+0xce2c>
  4102c4:	mov	w0, w19
  4102c8:	mov	x1, xzr
  4102cc:	mov	x2, x21
  4102d0:	bl	402ea0 <futimesat@plt>
  4102d4:	cbz	w0, 410324 <__fxstatat@plt+0xce44>
  4102d8:	cbz	x20, 4103b4 <__fxstatat@plt+0xced4>
  4102dc:	mov	x0, x20
  4102e0:	mov	x1, x21
  4102e4:	bl	403350 <utimes@plt>
  4102e8:	b	41031c <__fxstatat@plt+0xce3c>
  4102ec:	add	x1, sp, #0x48
  4102f0:	tbnz	w19, #31, 4103a8 <__fxstatat@plt+0xcec8>
  4102f4:	mov	w0, w19
  4102f8:	bl	4138d8 <__fxstatat@plt+0x103f8>
  4102fc:	cbnz	w0, 4103b4 <__fxstatat@plt+0xced4>
  410300:	b	41025c <__fxstatat@plt+0xcd7c>
  410304:	mov	x21, xzr
  410308:	tbz	w19, #31, 4102c4 <__fxstatat@plt+0xcde4>
  41030c:	mov	w0, #0xffffff9c            	// #-100
  410310:	mov	x1, x20
  410314:	mov	x2, x21
  410318:	bl	402ea0 <futimesat@plt>
  41031c:	mov	w24, w0
  410320:	b	4103b8 <__fxstatat@plt+0xced8>
  410324:	cbz	x21, 41041c <__fxstatat@plt+0xcf3c>
  410328:	ldr	x25, [x21, #8]
  41032c:	ldr	x22, [x21, #24]
  410330:	mov	w23, #0xa11f                	// #41247
  410334:	movk	w23, #0x7, lsl #16
  410338:	cmp	x25, x23
  41033c:	b.gt	410348 <__fxstatat@plt+0xce68>
  410340:	cmp	x22, x23
  410344:	b.le	41041c <__fxstatat@plt+0xcf3c>
  410348:	add	x1, sp, #0x48
  41034c:	mov	w0, w19
  410350:	bl	4138d8 <__fxstatat@plt+0x103f8>
  410354:	cbnz	w0, 41041c <__fxstatat@plt+0xcf3c>
  410358:	ldr	q0, [x21]
  41035c:	add	x9, x21, #0x10
  410360:	ldr	x8, [x21]
  410364:	ldr	x21, [x21, #16]
  410368:	str	q0, [sp]
  41036c:	ldr	q0, [x9]
  410370:	ldr	x9, [sp, #144]
  410374:	ldr	x24, [sp, #160]
  410378:	mov	x20, xzr
  41037c:	cmp	x25, x23
  410380:	str	q0, [sp, #16]
  410384:	b.le	4103e0 <__fxstatat@plt+0xcf00>
  410388:	sub	x8, x9, x8
  41038c:	cmp	x8, #0x1
  410390:	b.ne	4103e0 <__fxstatat@plt+0xcf00>  // b.any
  410394:	add	x0, sp, #0x48
  410398:	bl	40f70c <__fxstatat@plt+0xc22c>
  41039c:	cbz	x0, 4103d8 <__fxstatat@plt+0xcef8>
  4103a0:	mov	x20, xzr
  4103a4:	b	4103e0 <__fxstatat@plt+0xcf00>
  4103a8:	mov	x0, x20
  4103ac:	bl	4138c8 <__fxstatat@plt+0x103e8>
  4103b0:	cbz	w0, 41025c <__fxstatat@plt+0xcd7c>
  4103b4:	mov	w24, #0xffffffff            	// #-1
  4103b8:	mov	w0, w24
  4103bc:	ldp	x20, x19, [sp, #304]
  4103c0:	ldp	x22, x21, [sp, #288]
  4103c4:	ldp	x24, x23, [sp, #272]
  4103c8:	ldp	x28, x25, [sp, #256]
  4103cc:	ldp	x29, x30, [sp, #240]
  4103d0:	add	sp, sp, #0x140
  4103d4:	ret
  4103d8:	mov	x20, sp
  4103dc:	str	xzr, [sp, #8]
  4103e0:	cmp	x22, x23
  4103e4:	b.le	410408 <__fxstatat@plt+0xcf28>
  4103e8:	sub	x8, x24, x21
  4103ec:	cmp	x8, #0x1
  4103f0:	b.ne	410408 <__fxstatat@plt+0xcf28>  // b.any
  4103f4:	add	x0, sp, #0x48
  4103f8:	bl	40f71c <__fxstatat@plt+0xc23c>
  4103fc:	cbnz	x0, 410408 <__fxstatat@plt+0xcf28>
  410400:	mov	x20, sp
  410404:	str	xzr, [sp, #24]
  410408:	cbz	x20, 41041c <__fxstatat@plt+0xcf3c>
  41040c:	mov	w0, w19
  410410:	mov	x1, xzr
  410414:	mov	x2, x20
  410418:	bl	402ea0 <futimesat@plt>
  41041c:	mov	w24, wzr
  410420:	b	4103b8 <__fxstatat@plt+0xced8>
  410424:	stp	x29, x30, [sp, #-16]!
  410428:	ldr	x10, [x0, #8]
  41042c:	mov	w9, #0xca00                	// #51712
  410430:	movk	w9, #0x3b9a, lsl #16
  410434:	mov	x29, sp
  410438:	cmp	x10, x9
  41043c:	and	x11, x10, #0xfffffffffffffffe
  410440:	b.cc	410450 <__fxstatat@plt+0xcf70>  // b.lo, b.ul, b.last
  410444:	mov	w8, #0x3ffffffe            	// #1073741822
  410448:	cmp	x11, x8
  41044c:	b.ne	41046c <__fxstatat@plt+0xcf8c>  // b.any
  410450:	ldr	x8, [x0, #24]
  410454:	cmp	x8, x9
  410458:	and	x9, x8, #0xfffffffffffffffe
  41045c:	b.cc	410484 <__fxstatat@plt+0xcfa4>  // b.lo, b.ul, b.last
  410460:	mov	w12, #0x3ffffffe            	// #1073741822
  410464:	cmp	x9, x12
  410468:	b.eq	410484 <__fxstatat@plt+0xcfa4>  // b.none
  41046c:	bl	403410 <__errno_location@plt>
  410470:	mov	w8, #0x16                  	// #22
  410474:	str	w8, [x0]
  410478:	mov	w0, #0xffffffff            	// #-1
  41047c:	ldp	x29, x30, [sp], #16
  410480:	ret
  410484:	mov	w12, #0x3ffffffe            	// #1073741822
  410488:	cmp	x11, x12
  41048c:	b.ne	4104a8 <__fxstatat@plt+0xcfc8>  // b.any
  410490:	mov	w11, #0x3ffffffe            	// #1073741822
  410494:	cmp	x10, x11
  410498:	cset	w10, eq  // eq = none
  41049c:	mov	w11, #0x1                   	// #1
  4104a0:	str	xzr, [x0]
  4104a4:	b	4104b0 <__fxstatat@plt+0xcfd0>
  4104a8:	mov	w11, wzr
  4104ac:	mov	w10, wzr
  4104b0:	mov	w12, #0x3ffffffe            	// #1073741822
  4104b4:	cmp	x9, x12
  4104b8:	b.ne	4104d0 <__fxstatat@plt+0xcff0>  // b.any
  4104bc:	mov	w9, #0x3ffffffe            	// #1073741822
  4104c0:	cmp	x8, x9
  4104c4:	cinc	w10, w10, eq  // eq = none
  4104c8:	mov	w11, #0x1                   	// #1
  4104cc:	str	xzr, [x0, #16]
  4104d0:	cmp	w10, #0x1
  4104d4:	cinc	w0, w11, eq  // eq = none
  4104d8:	ldp	x29, x30, [sp], #16
  4104dc:	ret
  4104e0:	stp	x29, x30, [sp, #-32]!
  4104e4:	stp	x20, x19, [sp, #16]
  4104e8:	ldr	x19, [x1]
  4104ec:	mov	w9, #0x3fffffff            	// #1073741823
  4104f0:	mov	x20, x0
  4104f4:	mov	x29, sp
  4104f8:	ldr	x8, [x19, #8]
  4104fc:	cmp	x8, x9
  410500:	b.eq	410540 <__fxstatat@plt+0xd060>  // b.none
  410504:	mov	w9, #0x3ffffffe            	// #1073741822
  410508:	cmp	x8, x9
  41050c:	b.ne	41058c <__fxstatat@plt+0xd0ac>  // b.any
  410510:	ldr	x9, [x19, #24]
  410514:	mov	w10, #0x3ffffffe            	// #1073741822
  410518:	cmp	x9, x10
  41051c:	b.ne	410528 <__fxstatat@plt+0xd048>  // b.any
  410520:	mov	w0, #0x1                   	// #1
  410524:	b	4105cc <__fxstatat@plt+0xd0ec>
  410528:	mov	w9, #0x3ffffffe            	// #1073741822
  41052c:	cmp	x8, x9
  410530:	b.eq	410574 <__fxstatat@plt+0xd094>  // b.none
  410534:	mov	w9, #0x3fffffff            	// #1073741823
  410538:	cmp	x8, x9
  41053c:	b.ne	41058c <__fxstatat@plt+0xd0ac>  // b.any
  410540:	ldr	x9, [x19, #24]
  410544:	mov	w10, #0x3fffffff            	// #1073741823
  410548:	cmp	x9, x10
  41054c:	b.ne	41055c <__fxstatat@plt+0xd07c>  // b.any
  410550:	mov	w0, wzr
  410554:	str	xzr, [x1]
  410558:	b	4105cc <__fxstatat@plt+0xd0ec>
  41055c:	mov	w9, #0x3fffffff            	// #1073741823
  410560:	cmp	x8, x9
  410564:	b.eq	410584 <__fxstatat@plt+0xd0a4>  // b.none
  410568:	mov	w9, #0x3ffffffe            	// #1073741822
  41056c:	cmp	x8, x9
  410570:	b.ne	41058c <__fxstatat@plt+0xd0ac>  // b.any
  410574:	mov	x0, x20
  410578:	bl	40f72c <__fxstatat@plt+0xc24c>
  41057c:	stp	x0, x1, [x19]
  410580:	b	41058c <__fxstatat@plt+0xd0ac>
  410584:	mov	x0, x19
  410588:	bl	412318 <__fxstatat@plt+0xee38>
  41058c:	ldr	x8, [x19, #24]
  410590:	mov	w9, #0x3fffffff            	// #1073741823
  410594:	cmp	x8, x9
  410598:	b.eq	4105c0 <__fxstatat@plt+0xd0e0>  // b.none
  41059c:	mov	w9, #0x3ffffffe            	// #1073741822
  4105a0:	cmp	x8, x9
  4105a4:	b.ne	4105c8 <__fxstatat@plt+0xd0e8>  // b.any
  4105a8:	mov	x0, x20
  4105ac:	bl	40f744 <__fxstatat@plt+0xc264>
  4105b0:	mov	x8, x0
  4105b4:	mov	w0, wzr
  4105b8:	stp	x8, x1, [x19, #16]
  4105bc:	b	4105cc <__fxstatat@plt+0xd0ec>
  4105c0:	add	x0, x19, #0x10
  4105c4:	bl	412318 <__fxstatat@plt+0xee38>
  4105c8:	mov	w0, wzr
  4105cc:	ldp	x20, x19, [sp, #16]
  4105d0:	ldp	x29, x30, [sp], #32
  4105d4:	ret
  4105d8:	stp	x29, x30, [sp, #-16]!
  4105dc:	mov	x2, x1
  4105e0:	mov	x1, x0
  4105e4:	mov	w0, #0xffffffff            	// #-1
  4105e8:	mov	x29, sp
  4105ec:	bl	410090 <__fxstatat@plt+0xcbb0>
  4105f0:	ldp	x29, x30, [sp], #16
  4105f4:	ret
  4105f8:	sub	sp, sp, #0xf0
  4105fc:	stp	x29, x30, [sp, #176]
  410600:	add	x29, sp, #0xb0
  410604:	sub	x8, x29, #0x20
  410608:	cmp	x1, #0x0
  41060c:	stp	x22, x21, [sp, #208]
  410610:	stp	x20, x19, [sp, #224]
  410614:	mov	x20, x1
  410618:	mov	x19, x0
  41061c:	csel	x22, xzr, x8, eq  // eq = none
  410620:	stp	x24, x23, [sp, #192]
  410624:	stur	x22, [x29, #-40]
  410628:	cbz	x1, 410650 <__fxstatat@plt+0xd170>
  41062c:	ldr	q0, [x20]
  410630:	mov	x0, x22
  410634:	str	q0, [x8]
  410638:	ldr	q0, [x20, #16]
  41063c:	str	q0, [x8, #16]
  410640:	bl	410424 <__fxstatat@plt+0xcf44>
  410644:	mov	w21, w0
  410648:	tbz	w21, #31, 410658 <__fxstatat@plt+0xd178>
  41064c:	b	4107a8 <__fxstatat@plt+0xd2c8>
  410650:	mov	w21, wzr
  410654:	tbnz	w21, #31, 4107a8 <__fxstatat@plt+0xd2c8>
  410658:	adrp	x23, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  41065c:	ldr	w8, [x23, #2828]
  410660:	tbnz	w8, #31, 41073c <__fxstatat@plt+0xd25c>
  410664:	cmp	w21, #0x2
  410668:	b.ne	4106dc <__fxstatat@plt+0xd1fc>  // b.any
  41066c:	add	x1, sp, #0x8
  410670:	mov	x0, x19
  410674:	bl	4138e8 <__fxstatat@plt+0x10408>
  410678:	cbz	w0, 410688 <__fxstatat@plt+0xd1a8>
  41067c:	mov	w8, wzr
  410680:	mov	w22, #0xffffffff            	// #-1
  410684:	b	410738 <__fxstatat@plt+0xd258>
  410688:	mov	x24, x22
  41068c:	ldr	x8, [x24, #8]!
  410690:	mov	w9, #0x3ffffffe            	// #1073741822
  410694:	cmp	x8, x9
  410698:	b.ne	4106ac <__fxstatat@plt+0xd1cc>  // b.any
  41069c:	add	x0, sp, #0x8
  4106a0:	bl	40f72c <__fxstatat@plt+0xc24c>
  4106a4:	mov	x8, xzr
  4106a8:	b	4106cc <__fxstatat@plt+0xd1ec>
  4106ac:	mov	x24, x22
  4106b0:	ldr	x8, [x24, #24]!
  4106b4:	mov	w9, #0x3ffffffe            	// #1073741822
  4106b8:	cmp	x8, x9
  4106bc:	b.ne	4106d8 <__fxstatat@plt+0xd1f8>  // b.any
  4106c0:	add	x0, sp, #0x8
  4106c4:	bl	40f744 <__fxstatat@plt+0xc264>
  4106c8:	mov	w8, #0x1                   	// #1
  4106cc:	lsl	x8, x8, #4
  4106d0:	str	x0, [x22, x8]
  4106d4:	str	x1, [x24]
  4106d8:	add	w21, w21, #0x1
  4106dc:	mov	w0, #0xffffff9c            	// #-100
  4106e0:	mov	w3, #0x100                 	// #256
  4106e4:	mov	x1, x19
  4106e8:	mov	x2, x22
  4106ec:	bl	403260 <utimensat@plt>
  4106f0:	mov	w22, w0
  4106f4:	cmp	w0, #0x1
  4106f8:	b.lt	410708 <__fxstatat@plt+0xd228>  // b.tstop
  4106fc:	bl	403410 <__errno_location@plt>
  410700:	mov	w8, #0x26                  	// #38
  410704:	str	w8, [x0]
  410708:	cbz	w22, 410724 <__fxstatat@plt+0xd244>
  41070c:	bl	403410 <__errno_location@plt>
  410710:	ldr	w8, [x0]
  410714:	cmp	w8, #0x26
  410718:	b.ne	410724 <__fxstatat@plt+0xd244>  // b.any
  41071c:	mov	w8, #0x1                   	// #1
  410720:	b	410738 <__fxstatat@plt+0xd258>
  410724:	mov	w8, wzr
  410728:	adrp	x9, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  41072c:	mov	w10, #0x1                   	// #1
  410730:	str	w10, [x9, #2824]
  410734:	str	w10, [x23, #2828]
  410738:	cbz	w8, 4107ac <__fxstatat@plt+0xd2cc>
  41073c:	mov	w8, #0xffffffff            	// #-1
  410740:	str	w8, [x23, #2828]
  410744:	cbz	w21, 41077c <__fxstatat@plt+0xd29c>
  410748:	cmp	w21, #0x3
  41074c:	b.eq	410760 <__fxstatat@plt+0xd280>  // b.none
  410750:	add	x1, sp, #0x8
  410754:	mov	x0, x19
  410758:	bl	4138e8 <__fxstatat@plt+0x10408>
  41075c:	cbnz	w0, 4107a8 <__fxstatat@plt+0xd2c8>
  410760:	cbz	x20, 41078c <__fxstatat@plt+0xd2ac>
  410764:	add	x0, sp, #0x8
  410768:	sub	x1, x29, #0x28
  41076c:	bl	4104e0 <__fxstatat@plt+0xd000>
  410770:	tbz	w0, #0, 41078c <__fxstatat@plt+0xd2ac>
  410774:	mov	w22, wzr
  410778:	b	4107ac <__fxstatat@plt+0xd2cc>
  41077c:	add	x1, sp, #0x8
  410780:	mov	x0, x19
  410784:	bl	4138e8 <__fxstatat@plt+0x10408>
  410788:	cbnz	w0, 4107a8 <__fxstatat@plt+0xd2c8>
  41078c:	ldr	w8, [sp, #24]
  410790:	and	w8, w8, #0xf000
  410794:	cmp	w8, #0xa, lsl #12
  410798:	b.ne	4107c8 <__fxstatat@plt+0xd2e8>  // b.any
  41079c:	bl	403410 <__errno_location@plt>
  4107a0:	mov	w8, #0x26                  	// #38
  4107a4:	str	w8, [x0]
  4107a8:	mov	w22, #0xffffffff            	// #-1
  4107ac:	mov	w0, w22
  4107b0:	ldp	x20, x19, [sp, #224]
  4107b4:	ldp	x22, x21, [sp, #208]
  4107b8:	ldp	x24, x23, [sp, #192]
  4107bc:	ldp	x29, x30, [sp, #176]
  4107c0:	add	sp, sp, #0xf0
  4107c4:	ret
  4107c8:	ldur	x2, [x29, #-40]
  4107cc:	mov	w0, #0xffffffff            	// #-1
  4107d0:	mov	x1, x19
  4107d4:	bl	410090 <__fxstatat@plt+0xcbb0>
  4107d8:	mov	w22, w0
  4107dc:	b	4107ac <__fxstatat@plt+0xd2cc>
  4107e0:	sub	sp, sp, #0x30
  4107e4:	stp	x29, x30, [sp, #32]
  4107e8:	ldp	q1, q0, [x3]
  4107ec:	mov	x4, x2
  4107f0:	mov	x5, sp
  4107f4:	mov	x2, xzr
  4107f8:	mov	w3, wzr
  4107fc:	add	x29, sp, #0x20
  410800:	stp	q1, q0, [sp]
  410804:	bl	410814 <__fxstatat@plt+0xd334>
  410808:	ldp	x29, x30, [sp, #32]
  41080c:	add	sp, sp, #0x30
  410810:	ret
  410814:	sub	sp, sp, #0x60
  410818:	stp	x29, x30, [sp, #32]
  41081c:	str	x23, [sp, #48]
  410820:	stp	x22, x21, [sp, #64]
  410824:	stp	x20, x19, [sp, #80]
  410828:	ldp	q1, q0, [x5]
  41082c:	mov	w20, w1
  410830:	mov	w23, w0
  410834:	mov	x1, sp
  410838:	mov	x0, x4
  41083c:	add	x29, sp, #0x20
  410840:	mov	w21, w3
  410844:	mov	x22, x2
  410848:	stp	q1, q0, [sp]
  41084c:	bl	41133c <__fxstatat@plt+0xde5c>
  410850:	cbz	x0, 4108b8 <__fxstatat@plt+0xd3d8>
  410854:	mov	x19, x0
  410858:	cbz	x22, 410880 <__fxstatat@plt+0xd3a0>
  41085c:	adrp	x4, 415000 <__fxstatat@plt+0x11b20>
  410860:	add	x4, x4, #0x33d
  410864:	mov	w0, w23
  410868:	mov	w1, w20
  41086c:	mov	x2, x22
  410870:	mov	w3, w21
  410874:	mov	x5, x19
  410878:	bl	4034a0 <error_at_line@plt>
  41087c:	b	410898 <__fxstatat@plt+0xd3b8>
  410880:	adrp	x2, 415000 <__fxstatat@plt+0x11b20>
  410884:	add	x2, x2, #0x33d
  410888:	mov	w0, w23
  41088c:	mov	w1, w20
  410890:	mov	x3, x19
  410894:	bl	402c80 <error@plt>
  410898:	mov	x0, x19
  41089c:	bl	4031d0 <free@plt>
  4108a0:	ldp	x20, x19, [sp, #80]
  4108a4:	ldp	x22, x21, [sp, #64]
  4108a8:	ldr	x23, [sp, #48]
  4108ac:	ldp	x29, x30, [sp, #32]
  4108b0:	add	sp, sp, #0x60
  4108b4:	ret
  4108b8:	bl	403410 <__errno_location@plt>
  4108bc:	ldr	w19, [x0]
  4108c0:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4108c4:	add	x1, x1, #0xe88
  4108c8:	mov	w2, #0x5                   	// #5
  4108cc:	mov	x0, xzr
  4108d0:	bl	403370 <dcgettext@plt>
  4108d4:	mov	x2, x0
  4108d8:	mov	w0, wzr
  4108dc:	mov	w1, w19
  4108e0:	bl	402c80 <error@plt>
  4108e4:	bl	4030a0 <abort@plt>
  4108e8:	sub	sp, sp, #0x50
  4108ec:	str	x21, [sp, #48]
  4108f0:	stp	x20, x19, [sp, #64]
  4108f4:	mov	x21, x5
  4108f8:	mov	x20, x4
  4108fc:	mov	x5, x3
  410900:	mov	x4, x2
  410904:	mov	x19, x0
  410908:	stp	x29, x30, [sp, #32]
  41090c:	add	x29, sp, #0x20
  410910:	cbz	x1, 410930 <__fxstatat@plt+0xd450>
  410914:	adrp	x2, 415000 <__fxstatat@plt+0x11b20>
  410918:	mov	x3, x1
  41091c:	add	x2, x2, #0xeb2
  410920:	mov	w1, #0x1                   	// #1
  410924:	mov	x0, x19
  410928:	bl	403130 <__fprintf_chk@plt>
  41092c:	b	41094c <__fxstatat@plt+0xd46c>
  410930:	adrp	x2, 415000 <__fxstatat@plt+0x11b20>
  410934:	add	x2, x2, #0xebe
  410938:	mov	w1, #0x1                   	// #1
  41093c:	mov	x0, x19
  410940:	mov	x3, x4
  410944:	mov	x4, x5
  410948:	bl	403130 <__fprintf_chk@plt>
  41094c:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  410950:	add	x1, x1, #0xec5
  410954:	mov	w2, #0x5                   	// #5
  410958:	mov	x0, xzr
  41095c:	bl	403370 <dcgettext@plt>
  410960:	adrp	x2, 416000 <__fxstatat@plt+0x12b20>
  410964:	mov	x3, x0
  410968:	add	x2, x2, #0x190
  41096c:	mov	w1, #0x1                   	// #1
  410970:	mov	w4, #0x7e3                 	// #2019
  410974:	mov	x0, x19
  410978:	bl	403130 <__fprintf_chk@plt>
  41097c:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  410980:	add	x1, x1, #0xec9
  410984:	mov	w2, #0x5                   	// #5
  410988:	mov	x0, xzr
  41098c:	bl	403370 <dcgettext@plt>
  410990:	mov	x1, x19
  410994:	bl	403380 <fputs_unlocked@plt>
  410998:	cmp	x21, #0x9
  41099c:	b.hi	4109e4 <__fxstatat@plt+0xd504>  // b.pmore
  4109a0:	adrp	x8, 415000 <__fxstatat@plt+0x11b20>
  4109a4:	add	x8, x8, #0xea8
  4109a8:	adr	x9, 4109b8 <__fxstatat@plt+0xd4d8>
  4109ac:	ldrb	w10, [x8, x21]
  4109b0:	add	x9, x9, x10, lsl #2
  4109b4:	br	x9
  4109b8:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4109bc:	add	x1, x1, #0xf95
  4109c0:	mov	w2, #0x5                   	// #5
  4109c4:	mov	x0, xzr
  4109c8:	bl	403370 <dcgettext@plt>
  4109cc:	ldr	x3, [x20]
  4109d0:	mov	x2, x0
  4109d4:	mov	w1, #0x1                   	// #1
  4109d8:	mov	x0, x19
  4109dc:	bl	403130 <__fprintf_chk@plt>
  4109e0:	b	410b7c <__fxstatat@plt+0xd69c>
  4109e4:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  4109e8:	add	x1, x1, #0xd4
  4109ec:	b	410b10 <__fxstatat@plt+0xd630>
  4109f0:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  4109f4:	add	x1, x1, #0xfa5
  4109f8:	mov	w2, #0x5                   	// #5
  4109fc:	mov	x0, xzr
  410a00:	bl	403370 <dcgettext@plt>
  410a04:	ldp	x3, x4, [x20]
  410a08:	mov	x2, x0
  410a0c:	mov	w1, #0x1                   	// #1
  410a10:	mov	x0, x19
  410a14:	bl	403130 <__fprintf_chk@plt>
  410a18:	b	410b7c <__fxstatat@plt+0xd69c>
  410a1c:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  410a20:	add	x1, x1, #0xfbc
  410a24:	mov	w2, #0x5                   	// #5
  410a28:	mov	x0, xzr
  410a2c:	bl	403370 <dcgettext@plt>
  410a30:	ldp	x3, x4, [x20]
  410a34:	ldr	x5, [x20, #16]
  410a38:	mov	x2, x0
  410a3c:	mov	w1, #0x1                   	// #1
  410a40:	mov	x0, x19
  410a44:	bl	403130 <__fprintf_chk@plt>
  410a48:	b	410b7c <__fxstatat@plt+0xd69c>
  410a4c:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  410a50:	add	x1, x1, #0xfd8
  410a54:	mov	w2, #0x5                   	// #5
  410a58:	mov	x0, xzr
  410a5c:	bl	403370 <dcgettext@plt>
  410a60:	ldp	x3, x4, [x20]
  410a64:	ldp	x5, x6, [x20, #16]
  410a68:	mov	x2, x0
  410a6c:	mov	w1, #0x1                   	// #1
  410a70:	mov	x0, x19
  410a74:	bl	403130 <__fprintf_chk@plt>
  410a78:	b	410b7c <__fxstatat@plt+0xd69c>
  410a7c:	adrp	x1, 415000 <__fxstatat@plt+0x11b20>
  410a80:	add	x1, x1, #0xff8
  410a84:	mov	w2, #0x5                   	// #5
  410a88:	mov	x0, xzr
  410a8c:	bl	403370 <dcgettext@plt>
  410a90:	ldp	x3, x4, [x20]
  410a94:	ldp	x5, x6, [x20, #16]
  410a98:	ldr	x7, [x20, #32]
  410a9c:	mov	x2, x0
  410aa0:	mov	w1, #0x1                   	// #1
  410aa4:	b	410b74 <__fxstatat@plt+0xd694>
  410aa8:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  410aac:	add	x1, x1, #0x1c
  410ab0:	mov	w2, #0x5                   	// #5
  410ab4:	mov	x0, xzr
  410ab8:	bl	403370 <dcgettext@plt>
  410abc:	ldp	x3, x4, [x20]
  410ac0:	ldp	x5, x6, [x20, #16]
  410ac4:	ldp	x7, x8, [x20, #32]
  410ac8:	mov	x2, x0
  410acc:	b	410afc <__fxstatat@plt+0xd61c>
  410ad0:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  410ad4:	add	x1, x1, #0x44
  410ad8:	mov	w2, #0x5                   	// #5
  410adc:	mov	x0, xzr
  410ae0:	bl	403370 <dcgettext@plt>
  410ae4:	ldr	x9, [x20, #48]
  410ae8:	ldp	x3, x4, [x20]
  410aec:	ldp	x5, x6, [x20, #16]
  410af0:	ldp	x7, x8, [x20, #32]
  410af4:	mov	x2, x0
  410af8:	str	x9, [sp, #8]
  410afc:	mov	w1, #0x1                   	// #1
  410b00:	str	x8, [sp]
  410b04:	b	410b74 <__fxstatat@plt+0xd694>
  410b08:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  410b0c:	add	x1, x1, #0xa0
  410b10:	mov	w2, #0x5                   	// #5
  410b14:	mov	x0, xzr
  410b18:	bl	403370 <dcgettext@plt>
  410b1c:	ldp	x3, x4, [x20]
  410b20:	ldp	x5, x6, [x20, #16]
  410b24:	ldr	x7, [x20, #32]
  410b28:	ldur	q0, [x20, #40]
  410b2c:	ldp	x8, x9, [x20, #56]
  410b30:	mov	x2, x0
  410b34:	str	x9, [sp, #24]
  410b38:	b	410b68 <__fxstatat@plt+0xd688>
  410b3c:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  410b40:	add	x1, x1, #0x70
  410b44:	mov	w2, #0x5                   	// #5
  410b48:	mov	x0, xzr
  410b4c:	bl	403370 <dcgettext@plt>
  410b50:	ldp	x3, x4, [x20]
  410b54:	ldp	x5, x6, [x20, #16]
  410b58:	ldr	x7, [x20, #32]
  410b5c:	ldur	q0, [x20, #40]
  410b60:	ldr	x8, [x20, #56]
  410b64:	mov	x2, x0
  410b68:	mov	w1, #0x1                   	// #1
  410b6c:	str	x8, [sp, #16]
  410b70:	str	q0, [sp]
  410b74:	mov	x0, x19
  410b78:	bl	403130 <__fprintf_chk@plt>
  410b7c:	ldp	x20, x19, [sp, #64]
  410b80:	ldr	x21, [sp, #48]
  410b84:	ldp	x29, x30, [sp, #32]
  410b88:	add	sp, sp, #0x50
  410b8c:	ret
  410b90:	stp	x29, x30, [sp, #-16]!
  410b94:	mov	x8, xzr
  410b98:	mov	x29, sp
  410b9c:	ldr	x9, [x4, x8, lsl #3]
  410ba0:	add	x8, x8, #0x1
  410ba4:	cbnz	x9, 410b9c <__fxstatat@plt+0xd6bc>
  410ba8:	sub	x5, x8, #0x1
  410bac:	bl	4108e8 <__fxstatat@plt+0xd408>
  410bb0:	ldp	x29, x30, [sp], #16
  410bb4:	ret
  410bb8:	sub	sp, sp, #0x60
  410bbc:	mov	x5, xzr
  410bc0:	mov	x8, sp
  410bc4:	stp	x29, x30, [sp, #80]
  410bc8:	add	x29, sp, #0x50
  410bcc:	ldrsw	x9, [x4, #24]
  410bd0:	tbz	w9, #31, 410be4 <__fxstatat@plt+0xd704>
  410bd4:	add	w10, w9, #0x8
  410bd8:	cmp	w10, #0x0
  410bdc:	str	w10, [x4, #24]
  410be0:	b.le	410c0c <__fxstatat@plt+0xd72c>
  410be4:	ldr	x9, [x4]
  410be8:	add	x10, x9, #0x8
  410bec:	str	x10, [x4]
  410bf0:	ldr	x9, [x9]
  410bf4:	str	x9, [x8, x5, lsl #3]
  410bf8:	cbz	x9, 410c18 <__fxstatat@plt+0xd738>
  410bfc:	add	x5, x5, #0x1
  410c00:	cmp	x5, #0xa
  410c04:	b.ne	410bcc <__fxstatat@plt+0xd6ec>  // b.any
  410c08:	b	410c18 <__fxstatat@plt+0xd738>
  410c0c:	ldr	x10, [x4, #8]
  410c10:	add	x9, x10, x9
  410c14:	b	410bf0 <__fxstatat@plt+0xd710>
  410c18:	mov	x4, sp
  410c1c:	bl	4108e8 <__fxstatat@plt+0xd408>
  410c20:	ldp	x29, x30, [sp, #80]
  410c24:	add	sp, sp, #0x60
  410c28:	ret
  410c2c:	sub	sp, sp, #0xf0
  410c30:	stp	x29, x30, [sp, #224]
  410c34:	add	x29, sp, #0xe0
  410c38:	mov	x8, #0xffffffffffffffe0    	// #-32
  410c3c:	mov	x9, sp
  410c40:	sub	x10, x29, #0x60
  410c44:	movk	x8, #0xff80, lsl #32
  410c48:	add	x11, x29, #0x10
  410c4c:	add	x9, x9, #0x80
  410c50:	add	x10, x10, #0x20
  410c54:	stp	x9, x8, [x29, #-16]
  410c58:	stp	x11, x10, [x29, #-32]
  410c5c:	stp	x4, x5, [x29, #-96]
  410c60:	stp	x6, x7, [x29, #-80]
  410c64:	stp	q0, q1, [sp]
  410c68:	ldp	q0, q1, [x29, #-32]
  410c6c:	sub	x4, x29, #0x40
  410c70:	stp	q2, q3, [sp, #32]
  410c74:	stp	q4, q5, [sp, #64]
  410c78:	stp	q6, q7, [sp, #96]
  410c7c:	stp	q0, q1, [x29, #-64]
  410c80:	bl	410bb8 <__fxstatat@plt+0xd6d8>
  410c84:	ldp	x29, x30, [sp, #224]
  410c88:	add	sp, sp, #0xf0
  410c8c:	ret
  410c90:	stp	x29, x30, [sp, #-16]!
  410c94:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  410c98:	add	x1, x1, #0x110
  410c9c:	mov	w2, #0x5                   	// #5
  410ca0:	mov	x0, xzr
  410ca4:	mov	x29, sp
  410ca8:	bl	403370 <dcgettext@plt>
  410cac:	adrp	x2, 416000 <__fxstatat@plt+0x12b20>
  410cb0:	mov	x1, x0
  410cb4:	add	x2, x2, #0x125
  410cb8:	mov	w0, #0x1                   	// #1
  410cbc:	bl	402f30 <__printf_chk@plt>
  410cc0:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  410cc4:	add	x1, x1, #0x13b
  410cc8:	mov	w2, #0x5                   	// #5
  410ccc:	mov	x0, xzr
  410cd0:	bl	403370 <dcgettext@plt>
  410cd4:	adrp	x2, 414000 <__fxstatat@plt+0x10b20>
  410cd8:	adrp	x3, 414000 <__fxstatat@plt+0x10b20>
  410cdc:	mov	x1, x0
  410ce0:	add	x2, x2, #0x7ae
  410ce4:	add	x3, x3, #0xceb
  410ce8:	mov	w0, #0x1                   	// #1
  410cec:	bl	402f30 <__printf_chk@plt>
  410cf0:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  410cf4:	add	x1, x1, #0x14f
  410cf8:	mov	w2, #0x5                   	// #5
  410cfc:	mov	x0, xzr
  410d00:	bl	403370 <dcgettext@plt>
  410d04:	adrp	x8, 427000 <__fxstatat@plt+0x23b20>
  410d08:	ldr	x1, [x8, #1328]
  410d0c:	bl	403380 <fputs_unlocked@plt>
  410d10:	ldp	x29, x30, [sp], #16
  410d14:	ret
  410d18:	stp	x29, x30, [sp, #-32]!
  410d1c:	stp	x20, x19, [sp, #16]
  410d20:	adrp	x19, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  410d24:	ldrb	w8, [x19, #2832]
  410d28:	adrp	x20, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  410d2c:	mov	x29, sp
  410d30:	tbnz	w8, #0, 410d4c <__fxstatat@plt+0xd86c>
  410d34:	bl	402cc0 <geteuid@plt>
  410d38:	cmp	w0, #0x0
  410d3c:	mov	w8, #0x1                   	// #1
  410d40:	cset	w9, eq  // eq = none
  410d44:	strb	w9, [x20, #2836]
  410d48:	strb	w8, [x19, #2832]
  410d4c:	ldrb	w0, [x20, #2836]
  410d50:	ldp	x20, x19, [sp, #16]
  410d54:	ldp	x29, x30, [sp], #32
  410d58:	ret
  410d5c:	stp	x29, x30, [sp, #-16]!
  410d60:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  410d64:	udiv	x8, x8, x1
  410d68:	cmp	x8, x0
  410d6c:	mov	x29, sp
  410d70:	b.cc	410d84 <__fxstatat@plt+0xd8a4>  // b.lo, b.ul, b.last
  410d74:	mul	x0, x1, x0
  410d78:	bl	410d88 <__fxstatat@plt+0xd8a8>
  410d7c:	ldp	x29, x30, [sp], #16
  410d80:	ret
  410d84:	bl	410f8c <__fxstatat@plt+0xdaac>
  410d88:	stp	x29, x30, [sp, #-32]!
  410d8c:	str	x19, [sp, #16]
  410d90:	mov	x29, sp
  410d94:	mov	x19, x0
  410d98:	bl	402e90 <malloc@plt>
  410d9c:	cbz	x19, 410da4 <__fxstatat@plt+0xd8c4>
  410da0:	cbz	x0, 410db0 <__fxstatat@plt+0xd8d0>
  410da4:	ldr	x19, [sp, #16]
  410da8:	ldp	x29, x30, [sp], #32
  410dac:	ret
  410db0:	bl	410f8c <__fxstatat@plt+0xdaac>
  410db4:	stp	x29, x30, [sp, #-16]!
  410db8:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  410dbc:	udiv	x8, x8, x2
  410dc0:	cmp	x8, x1
  410dc4:	mov	x29, sp
  410dc8:	b.cc	410ddc <__fxstatat@plt+0xd8fc>  // b.lo, b.ul, b.last
  410dcc:	mul	x1, x2, x1
  410dd0:	bl	410de0 <__fxstatat@plt+0xd900>
  410dd4:	ldp	x29, x30, [sp], #16
  410dd8:	ret
  410ddc:	bl	410f8c <__fxstatat@plt+0xdaac>
  410de0:	stp	x29, x30, [sp, #-32]!
  410de4:	str	x19, [sp, #16]
  410de8:	mov	x19, x1
  410dec:	mov	x29, sp
  410df0:	cbz	x0, 410e04 <__fxstatat@plt+0xd924>
  410df4:	cbnz	x19, 410e04 <__fxstatat@plt+0xd924>
  410df8:	bl	4031d0 <free@plt>
  410dfc:	mov	x0, xzr
  410e00:	b	410e14 <__fxstatat@plt+0xd934>
  410e04:	mov	x1, x19
  410e08:	bl	402ff0 <realloc@plt>
  410e0c:	cbz	x19, 410e14 <__fxstatat@plt+0xd934>
  410e10:	cbz	x0, 410e20 <__fxstatat@plt+0xd940>
  410e14:	ldr	x19, [sp, #16]
  410e18:	ldp	x29, x30, [sp], #32
  410e1c:	ret
  410e20:	bl	410f8c <__fxstatat@plt+0xdaac>
  410e24:	stp	x29, x30, [sp, #-16]!
  410e28:	ldr	x8, [x1]
  410e2c:	mov	x29, sp
  410e30:	cbz	x0, 410e54 <__fxstatat@plt+0xd974>
  410e34:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  410e38:	movk	x9, #0x5554
  410e3c:	udiv	x9, x9, x2
  410e40:	cmp	x9, x8
  410e44:	b.ls	410e8c <__fxstatat@plt+0xd9ac>  // b.plast
  410e48:	add	x8, x8, x8, lsr #1
  410e4c:	add	x8, x8, #0x1
  410e50:	b	410e78 <__fxstatat@plt+0xd998>
  410e54:	cbnz	x8, 410e68 <__fxstatat@plt+0xd988>
  410e58:	mov	w8, #0x80                  	// #128
  410e5c:	udiv	x8, x8, x2
  410e60:	cmp	x2, #0x80
  410e64:	cinc	x8, x8, hi  // hi = pmore
  410e68:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  410e6c:	udiv	x9, x9, x2
  410e70:	cmp	x9, x8
  410e74:	b.cc	410e8c <__fxstatat@plt+0xd9ac>  // b.lo, b.ul, b.last
  410e78:	str	x8, [x1]
  410e7c:	mul	x1, x8, x2
  410e80:	bl	410de0 <__fxstatat@plt+0xd900>
  410e84:	ldp	x29, x30, [sp], #16
  410e88:	ret
  410e8c:	bl	410f8c <__fxstatat@plt+0xdaac>
  410e90:	stp	x29, x30, [sp, #-16]!
  410e94:	mov	x29, sp
  410e98:	bl	410d88 <__fxstatat@plt+0xd8a8>
  410e9c:	ldp	x29, x30, [sp], #16
  410ea0:	ret
  410ea4:	stp	x29, x30, [sp, #-16]!
  410ea8:	mov	w2, #0x1                   	// #1
  410eac:	mov	x29, sp
  410eb0:	bl	410e24 <__fxstatat@plt+0xd944>
  410eb4:	ldp	x29, x30, [sp], #16
  410eb8:	ret
  410ebc:	stp	x29, x30, [sp, #-32]!
  410ec0:	stp	x20, x19, [sp, #16]
  410ec4:	mov	x29, sp
  410ec8:	mov	x19, x0
  410ecc:	bl	410d88 <__fxstatat@plt+0xd8a8>
  410ed0:	mov	w1, wzr
  410ed4:	mov	x2, x19
  410ed8:	mov	x20, x0
  410edc:	bl	402f50 <memset@plt>
  410ee0:	mov	x0, x20
  410ee4:	ldp	x20, x19, [sp, #16]
  410ee8:	ldp	x29, x30, [sp], #32
  410eec:	ret
  410ef0:	stp	x29, x30, [sp, #-16]!
  410ef4:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  410ef8:	udiv	x8, x8, x1
  410efc:	cmp	x8, x0
  410f00:	mov	x29, sp
  410f04:	b.cc	410f18 <__fxstatat@plt+0xda38>  // b.lo, b.ul, b.last
  410f08:	bl	4115b0 <__fxstatat@plt+0xe0d0>
  410f0c:	cbz	x0, 410f18 <__fxstatat@plt+0xda38>
  410f10:	ldp	x29, x30, [sp], #16
  410f14:	ret
  410f18:	bl	410f8c <__fxstatat@plt+0xdaac>
  410f1c:	stp	x29, x30, [sp, #-48]!
  410f20:	stp	x20, x19, [sp, #32]
  410f24:	mov	x20, x0
  410f28:	mov	x0, x1
  410f2c:	str	x21, [sp, #16]
  410f30:	mov	x29, sp
  410f34:	mov	x19, x1
  410f38:	bl	410d88 <__fxstatat@plt+0xd8a8>
  410f3c:	mov	x1, x20
  410f40:	mov	x2, x19
  410f44:	mov	x21, x0
  410f48:	bl	402c10 <memcpy@plt>
  410f4c:	mov	x0, x21
  410f50:	ldp	x20, x19, [sp, #32]
  410f54:	ldr	x21, [sp, #16]
  410f58:	ldp	x29, x30, [sp], #48
  410f5c:	ret
  410f60:	stp	x29, x30, [sp, #-32]!
  410f64:	str	x19, [sp, #16]
  410f68:	mov	x29, sp
  410f6c:	mov	x19, x0
  410f70:	bl	402c40 <strlen@plt>
  410f74:	add	x1, x0, #0x1
  410f78:	mov	x0, x19
  410f7c:	bl	410f1c <__fxstatat@plt+0xda3c>
  410f80:	ldr	x19, [sp, #16]
  410f84:	ldp	x29, x30, [sp], #32
  410f88:	ret
  410f8c:	stp	x29, x30, [sp, #-32]!
  410f90:	str	x19, [sp, #16]
  410f94:	adrp	x8, 427000 <__fxstatat@plt+0x23b20>
  410f98:	ldr	w19, [x8, #1192]
  410f9c:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  410fa0:	add	x1, x1, #0x1bf
  410fa4:	mov	w2, #0x5                   	// #5
  410fa8:	mov	x0, xzr
  410fac:	mov	x29, sp
  410fb0:	bl	403370 <dcgettext@plt>
  410fb4:	adrp	x2, 415000 <__fxstatat@plt+0x11b20>
  410fb8:	mov	x3, x0
  410fbc:	add	x2, x2, #0x33d
  410fc0:	mov	w0, w19
  410fc4:	mov	w1, wzr
  410fc8:	bl	402c80 <error@plt>
  410fcc:	bl	4030a0 <abort@plt>
  410fd0:	sub	sp, sp, #0x60
  410fd4:	cmp	w2, #0x25
  410fd8:	stp	x29, x30, [sp, #16]
  410fdc:	str	x25, [sp, #32]
  410fe0:	stp	x24, x23, [sp, #48]
  410fe4:	stp	x22, x21, [sp, #64]
  410fe8:	stp	x20, x19, [sp, #80]
  410fec:	add	x29, sp, #0x10
  410ff0:	b.cs	41129c <__fxstatat@plt+0xddbc>  // b.hs, b.nlast
  410ff4:	mov	x22, x4
  410ff8:	mov	x19, x3
  410ffc:	mov	w24, w2
  411000:	mov	x21, x1
  411004:	mov	x20, x0
  411008:	bl	403410 <__errno_location@plt>
  41100c:	mov	x23, x0
  411010:	str	wzr, [x0]
  411014:	bl	403150 <__ctype_b_loc@plt>
  411018:	ldr	x8, [x0]
  41101c:	mov	x10, x20
  411020:	ldrb	w9, [x10], #1
  411024:	ldrh	w11, [x8, x9, lsl #1]
  411028:	tbnz	w11, #13, 411020 <__fxstatat@plt+0xdb40>
  41102c:	cmp	x21, #0x0
  411030:	add	x8, x29, #0x18
  411034:	csel	x21, x8, x21, eq  // eq = none
  411038:	cmp	w9, #0x2d
  41103c:	b.ne	411064 <__fxstatat@plt+0xdb84>  // b.any
  411040:	mov	w20, #0x4                   	// #4
  411044:	mov	w0, w20
  411048:	ldp	x20, x19, [sp, #80]
  41104c:	ldp	x22, x21, [sp, #64]
  411050:	ldp	x24, x23, [sp, #48]
  411054:	ldr	x25, [sp, #32]
  411058:	ldp	x29, x30, [sp, #16]
  41105c:	add	sp, sp, #0x60
  411060:	ret
  411064:	mov	x0, x20
  411068:	mov	x1, x21
  41106c:	mov	w2, w24
  411070:	bl	402c30 <strtoul@plt>
  411074:	str	x0, [sp, #8]
  411078:	ldr	x25, [x21]
  41107c:	cmp	x25, x20
  411080:	b.eq	411128 <__fxstatat@plt+0xdc48>  // b.none
  411084:	ldr	w20, [x23]
  411088:	cbz	w20, 411098 <__fxstatat@plt+0xdbb8>
  41108c:	cmp	w20, #0x22
  411090:	b.ne	411040 <__fxstatat@plt+0xdb60>  // b.any
  411094:	mov	w20, #0x1                   	// #1
  411098:	cbz	x22, 411150 <__fxstatat@plt+0xdc70>
  41109c:	ldrb	w23, [x25]
  4110a0:	cbz	w23, 41115c <__fxstatat@plt+0xdc7c>
  4110a4:	mov	x0, x22
  4110a8:	mov	w1, w23
  4110ac:	bl	403250 <strchr@plt>
  4110b0:	cbz	x0, 4111b0 <__fxstatat@plt+0xdcd0>
  4110b4:	sub	w8, w23, #0x45
  4110b8:	mov	w1, #0x400                 	// #1024
  4110bc:	cmp	w8, #0x2f
  4110c0:	mov	w24, #0x1                   	// #1
  4110c4:	b.hi	411178 <__fxstatat@plt+0xdc98>  // b.pmore
  4110c8:	mov	w9, #0x1                   	// #1
  4110cc:	lsl	x8, x9, x8
  4110d0:	mov	x9, #0x8945                	// #35141
  4110d4:	movk	x9, #0x30, lsl #16
  4110d8:	movk	x9, #0x8144, lsl #32
  4110dc:	tst	x8, x9
  4110e0:	b.eq	411178 <__fxstatat@plt+0xdc98>  // b.none
  4110e4:	mov	w1, #0x30                  	// #48
  4110e8:	mov	x0, x22
  4110ec:	bl	403250 <strchr@plt>
  4110f0:	cbz	x0, 411164 <__fxstatat@plt+0xdc84>
  4110f4:	ldrb	w8, [x25, #1]
  4110f8:	cmp	w8, #0x42
  4110fc:	b.eq	411170 <__fxstatat@plt+0xdc90>  // b.none
  411100:	cmp	w8, #0x44
  411104:	b.eq	411170 <__fxstatat@plt+0xdc90>  // b.none
  411108:	cmp	w8, #0x69
  41110c:	b.ne	411164 <__fxstatat@plt+0xdc84>  // b.any
  411110:	ldrb	w8, [x25, #2]
  411114:	mov	w9, #0x3                   	// #3
  411118:	mov	w1, #0x400                 	// #1024
  41111c:	cmp	w8, #0x42
  411120:	csinc	x24, x9, xzr, eq  // eq = none
  411124:	b	411178 <__fxstatat@plt+0xdc98>
  411128:	cbz	x22, 411040 <__fxstatat@plt+0xdb60>
  41112c:	ldrb	w1, [x25]
  411130:	cbz	w1, 411040 <__fxstatat@plt+0xdb60>
  411134:	mov	x0, x22
  411138:	bl	403250 <strchr@plt>
  41113c:	cbz	x0, 411040 <__fxstatat@plt+0xdb60>
  411140:	mov	w8, #0x1                   	// #1
  411144:	mov	w20, wzr
  411148:	str	x8, [sp, #8]
  41114c:	cbnz	x22, 41109c <__fxstatat@plt+0xdbbc>
  411150:	ldr	x8, [sp, #8]
  411154:	str	x8, [x19]
  411158:	b	411044 <__fxstatat@plt+0xdb64>
  41115c:	mov	w0, w20
  411160:	b	41128c <__fxstatat@plt+0xddac>
  411164:	mov	w1, #0x400                 	// #1024
  411168:	mov	w24, #0x1                   	// #1
  41116c:	b	411178 <__fxstatat@plt+0xdc98>
  411170:	mov	w1, #0x3e8                 	// #1000
  411174:	mov	w24, #0x2                   	// #2
  411178:	sub	w8, w23, #0x42
  41117c:	cmp	w8, #0x35
  411180:	b.hi	4111b0 <__fxstatat@plt+0xdcd0>  // b.pmore
  411184:	adrp	x9, 416000 <__fxstatat@plt+0x12b20>
  411188:	add	x9, x9, #0x1d0
  41118c:	adr	x10, 4111a0 <__fxstatat@plt+0xdcc0>
  411190:	ldrb	w11, [x9, x8]
  411194:	add	x10, x10, x11, lsl #2
  411198:	mov	w0, wzr
  41119c:	br	x10
  4111a0:	add	x0, sp, #0x8
  4111a4:	mov	w2, #0x3                   	// #3
  4111a8:	bl	4112e4 <__fxstatat@plt+0xde04>
  4111ac:	b	411258 <__fxstatat@plt+0xdd78>
  4111b0:	ldr	x9, [sp, #8]
  4111b4:	mov	w8, wzr
  4111b8:	str	x9, [x19]
  4111bc:	orr	w9, w20, #0x2
  4111c0:	b	411280 <__fxstatat@plt+0xdda0>
  4111c4:	add	x0, sp, #0x8
  4111c8:	mov	w2, #0x1                   	// #1
  4111cc:	bl	4112e4 <__fxstatat@plt+0xde04>
  4111d0:	b	411258 <__fxstatat@plt+0xdd78>
  4111d4:	add	x0, sp, #0x8
  4111d8:	mov	w2, #0x2                   	// #2
  4111dc:	bl	4112e4 <__fxstatat@plt+0xde04>
  4111e0:	b	411258 <__fxstatat@plt+0xdd78>
  4111e4:	add	x0, sp, #0x8
  4111e8:	mov	w2, #0x4                   	// #4
  4111ec:	bl	4112e4 <__fxstatat@plt+0xde04>
  4111f0:	b	411258 <__fxstatat@plt+0xdd78>
  4111f4:	add	x0, sp, #0x8
  4111f8:	mov	w1, #0x400                 	// #1024
  4111fc:	b	411254 <__fxstatat@plt+0xdd74>
  411200:	add	x0, sp, #0x8
  411204:	mov	w2, #0x6                   	// #6
  411208:	bl	4112e4 <__fxstatat@plt+0xde04>
  41120c:	b	411258 <__fxstatat@plt+0xdd78>
  411210:	add	x0, sp, #0x8
  411214:	mov	w2, #0x5                   	// #5
  411218:	bl	4112e4 <__fxstatat@plt+0xde04>
  41121c:	b	411258 <__fxstatat@plt+0xdd78>
  411220:	add	x0, sp, #0x8
  411224:	mov	w2, #0x8                   	// #8
  411228:	bl	4112e4 <__fxstatat@plt+0xde04>
  41122c:	b	411258 <__fxstatat@plt+0xdd78>
  411230:	add	x0, sp, #0x8
  411234:	mov	w2, #0x7                   	// #7
  411238:	bl	4112e4 <__fxstatat@plt+0xde04>
  41123c:	b	411258 <__fxstatat@plt+0xdd78>
  411240:	add	x0, sp, #0x8
  411244:	mov	w1, #0x200                 	// #512
  411248:	b	411254 <__fxstatat@plt+0xdd74>
  41124c:	add	x0, sp, #0x8
  411250:	mov	w1, #0x2                   	// #2
  411254:	bl	4112bc <__fxstatat@plt+0xdddc>
  411258:	ldr	x8, [x21]
  41125c:	orr	w10, w0, w20
  411260:	orr	w11, w10, #0x2
  411264:	add	x9, x8, x24
  411268:	str	x9, [x21]
  41126c:	ldrb	w9, [x8, x24]
  411270:	mov	w8, #0x1                   	// #1
  411274:	cmp	w9, #0x0
  411278:	csel	w20, w10, w11, eq  // eq = none
  41127c:	mov	w9, #0x4                   	// #4
  411280:	mov	w0, w20
  411284:	mov	w20, w9
  411288:	cbz	w8, 411044 <__fxstatat@plt+0xdb64>
  41128c:	ldr	x8, [sp, #8]
  411290:	mov	w20, w0
  411294:	str	x8, [x19]
  411298:	b	411044 <__fxstatat@plt+0xdb64>
  41129c:	adrp	x0, 416000 <__fxstatat@plt+0x12b20>
  4112a0:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  4112a4:	adrp	x3, 416000 <__fxstatat@plt+0x12b20>
  4112a8:	add	x0, x0, #0x206
  4112ac:	add	x1, x1, #0x22c
  4112b0:	add	x3, x3, #0x23c
  4112b4:	mov	w2, #0x54                  	// #84
  4112b8:	bl	403400 <__assert_fail@plt>
  4112bc:	ldr	x8, [x0]
  4112c0:	sxtw	x9, w1
  4112c4:	umulh	x10, x9, x8
  4112c8:	mul	x9, x8, x9
  4112cc:	cmp	xzr, x10
  4112d0:	cset	w8, ne  // ne = any
  4112d4:	csinv	x9, x9, xzr, eq  // eq = none
  4112d8:	str	x9, [x0]
  4112dc:	mov	w0, w8
  4112e0:	ret
  4112e4:	stp	x29, x30, [sp, #-48]!
  4112e8:	stp	x22, x21, [sp, #16]
  4112ec:	stp	x20, x19, [sp, #32]
  4112f0:	mov	x29, sp
  4112f4:	cbz	w2, 411324 <__fxstatat@plt+0xde44>
  4112f8:	mov	w19, w2
  4112fc:	mov	w20, w1
  411300:	mov	x21, x0
  411304:	mov	w22, wzr
  411308:	mov	x0, x21
  41130c:	mov	w1, w20
  411310:	sub	w19, w19, #0x1
  411314:	bl	4112bc <__fxstatat@plt+0xdddc>
  411318:	orr	w22, w0, w22
  41131c:	cbnz	w19, 411308 <__fxstatat@plt+0xde28>
  411320:	b	411328 <__fxstatat@plt+0xde48>
  411324:	mov	w22, wzr
  411328:	mov	w0, w22
  41132c:	ldp	x20, x19, [sp, #32]
  411330:	ldp	x22, x21, [sp, #16]
  411334:	ldp	x29, x30, [sp], #48
  411338:	ret
  41133c:	sub	sp, sp, #0x50
  411340:	stp	x20, x19, [sp, #64]
  411344:	mov	x19, x0
  411348:	mov	x20, x1
  41134c:	mov	x0, xzr
  411350:	mov	x8, x19
  411354:	stp	x29, x30, [sp, #48]
  411358:	add	x29, sp, #0x30
  41135c:	ldrb	w9, [x8]
  411360:	cmp	w9, #0x25
  411364:	b.ne	411380 <__fxstatat@plt+0xdea0>  // b.any
  411368:	ldrb	w9, [x8, #1]
  41136c:	cmp	w9, #0x73
  411370:	b.ne	4113a0 <__fxstatat@plt+0xdec0>  // b.any
  411374:	add	x0, x0, #0x1
  411378:	add	x8, x8, #0x2
  41137c:	b	41135c <__fxstatat@plt+0xde7c>
  411380:	cbnz	w9, 4113a0 <__fxstatat@plt+0xdec0>
  411384:	ldp	q1, q0, [x20]
  411388:	add	x1, sp, #0x10
  41138c:	stp	q1, q0, [sp, #16]
  411390:	bl	4113f8 <__fxstatat@plt+0xdf18>
  411394:	mov	w8, wzr
  411398:	cbnz	w8, 4113a8 <__fxstatat@plt+0xdec8>
  41139c:	b	4113e4 <__fxstatat@plt+0xdf04>
  4113a0:	mov	w8, #0x1                   	// #1
  4113a4:	cbz	w8, 4113e4 <__fxstatat@plt+0xdf04>
  4113a8:	ldp	q1, q0, [x20]
  4113ac:	add	x0, sp, #0x8
  4113b0:	add	x3, sp, #0x10
  4113b4:	mov	w1, #0x1                   	// #1
  4113b8:	mov	x2, x19
  4113bc:	stp	q1, q0, [sp, #16]
  4113c0:	bl	402ed0 <__vasprintf_chk@plt>
  4113c4:	tbnz	w0, #31, 4113d0 <__fxstatat@plt+0xdef0>
  4113c8:	ldr	x0, [sp, #8]
  4113cc:	b	4113e4 <__fxstatat@plt+0xdf04>
  4113d0:	bl	403410 <__errno_location@plt>
  4113d4:	ldr	w8, [x0]
  4113d8:	cmp	w8, #0xc
  4113dc:	b.eq	4113f4 <__fxstatat@plt+0xdf14>  // b.none
  4113e0:	mov	x0, xzr
  4113e4:	ldp	x20, x19, [sp, #64]
  4113e8:	ldp	x29, x30, [sp, #48]
  4113ec:	add	sp, sp, #0x50
  4113f0:	ret
  4113f4:	bl	410f8c <__fxstatat@plt+0xdaac>
  4113f8:	sub	sp, sp, #0x60
  4113fc:	stp	x29, x30, [sp, #32]
  411400:	stp	x24, x23, [sp, #48]
  411404:	stp	x22, x21, [sp, #64]
  411408:	stp	x20, x19, [sp, #80]
  41140c:	ldp	q1, q0, [x1]
  411410:	mov	x19, x1
  411414:	mov	x20, x0
  411418:	mov	x21, xzr
  41141c:	add	x29, sp, #0x20
  411420:	stp	q1, q0, [sp]
  411424:	cbz	x0, 411480 <__fxstatat@plt+0xdfa0>
  411428:	ldr	x22, [sp, #8]
  41142c:	mov	x23, x20
  411430:	b	411460 <__fxstatat@plt+0xdf80>
  411434:	ldr	x8, [sp]
  411438:	add	x9, x8, #0x8
  41143c:	str	x9, [sp]
  411440:	ldr	x0, [x8]
  411444:	bl	402c40 <strlen@plt>
  411448:	mov	x1, x0
  41144c:	mov	x0, x21
  411450:	bl	413360 <__fxstatat@plt+0xfe80>
  411454:	subs	x23, x23, #0x1
  411458:	mov	x21, x0
  41145c:	b.eq	411480 <__fxstatat@plt+0xdfa0>  // b.none
  411460:	ldrsw	x8, [sp, #24]
  411464:	tbz	w8, #31, 411434 <__fxstatat@plt+0xdf54>
  411468:	add	w9, w8, #0x8
  41146c:	cmp	w9, #0x0
  411470:	str	w9, [sp, #24]
  411474:	b.gt	411434 <__fxstatat@plt+0xdf54>
  411478:	add	x8, x22, x8
  41147c:	b	411440 <__fxstatat@plt+0xdf60>
  411480:	lsr	x8, x21, #31
  411484:	cbz	x8, 41149c <__fxstatat@plt+0xdfbc>
  411488:	bl	403410 <__errno_location@plt>
  41148c:	mov	w8, #0x4b                  	// #75
  411490:	mov	x21, xzr
  411494:	str	w8, [x0]
  411498:	b	411518 <__fxstatat@plt+0xe038>
  41149c:	add	x0, x21, #0x1
  4114a0:	bl	410d88 <__fxstatat@plt+0xd8a8>
  4114a4:	mov	x21, x0
  4114a8:	mov	x22, x0
  4114ac:	cbz	x20, 411514 <__fxstatat@plt+0xe034>
  4114b0:	mov	x22, x21
  4114b4:	b	4114f0 <__fxstatat@plt+0xe010>
  4114b8:	ldr	x8, [x19]
  4114bc:	add	x9, x8, #0x8
  4114c0:	str	x9, [x19]
  4114c4:	ldr	x23, [x8]
  4114c8:	mov	x0, x23
  4114cc:	bl	402c40 <strlen@plt>
  4114d0:	mov	x24, x0
  4114d4:	mov	x0, x22
  4114d8:	mov	x1, x23
  4114dc:	mov	x2, x24
  4114e0:	bl	402c10 <memcpy@plt>
  4114e4:	subs	x20, x20, #0x1
  4114e8:	add	x22, x22, x24
  4114ec:	b.eq	411514 <__fxstatat@plt+0xe034>  // b.none
  4114f0:	ldrsw	x8, [x19, #24]
  4114f4:	tbz	w8, #31, 4114b8 <__fxstatat@plt+0xdfd8>
  4114f8:	add	w9, w8, #0x8
  4114fc:	cmp	w9, #0x0
  411500:	str	w9, [x19, #24]
  411504:	b.gt	4114b8 <__fxstatat@plt+0xdfd8>
  411508:	ldr	x9, [x19, #8]
  41150c:	add	x8, x9, x8
  411510:	b	4114c4 <__fxstatat@plt+0xdfe4>
  411514:	strb	wzr, [x22]
  411518:	mov	x0, x21
  41151c:	ldp	x20, x19, [sp, #80]
  411520:	ldp	x22, x21, [sp, #64]
  411524:	ldp	x24, x23, [sp, #48]
  411528:	ldp	x29, x30, [sp, #32]
  41152c:	add	sp, sp, #0x60
  411530:	ret
  411534:	sub	sp, sp, #0x30
  411538:	adrp	x8, 427000 <__fxstatat@plt+0x23b20>
  41153c:	ldr	x2, [x8, #1336]
  411540:	stp	x29, x30, [sp, #16]
  411544:	add	x29, sp, #0x10
  411548:	add	x0, x29, #0x18
  41154c:	add	x1, sp, #0x8
  411550:	str	x19, [sp, #32]
  411554:	str	xzr, [x29, #24]
  411558:	str	xzr, [sp, #8]
  41155c:	bl	4031b0 <getline@plt>
  411560:	subs	x8, x0, #0x1
  411564:	b.lt	411590 <__fxstatat@plt+0xe0b0>  // b.tstop
  411568:	ldr	x9, [x29, #24]
  41156c:	ldrb	w10, [x9, x8]
  411570:	cmp	w10, #0xa
  411574:	b.ne	41157c <__fxstatat@plt+0xe09c>  // b.any
  411578:	strb	wzr, [x9, x8]
  41157c:	ldr	x0, [x29, #24]
  411580:	bl	402ca0 <rpmatch@plt>
  411584:	cmp	w0, #0x0
  411588:	cset	w19, gt
  41158c:	b	411594 <__fxstatat@plt+0xe0b4>
  411590:	mov	w19, wzr
  411594:	ldr	x0, [x29, #24]
  411598:	bl	4031d0 <free@plt>
  41159c:	mov	w0, w19
  4115a0:	ldr	x19, [sp, #32]
  4115a4:	ldp	x29, x30, [sp, #16]
  4115a8:	add	sp, sp, #0x30
  4115ac:	ret
  4115b0:	stp	x29, x30, [sp, #-16]!
  4115b4:	mov	x8, x1
  4115b8:	mov	w1, #0x1                   	// #1
  4115bc:	mov	w9, #0x1                   	// #1
  4115c0:	mov	x29, sp
  4115c4:	cbz	x0, 4115f8 <__fxstatat@plt+0xe118>
  4115c8:	cbz	x8, 4115f8 <__fxstatat@plt+0xe118>
  4115cc:	umulh	x10, x8, x0
  4115d0:	mov	x1, x8
  4115d4:	mov	x9, x0
  4115d8:	cbz	x10, 4115f8 <__fxstatat@plt+0xe118>
  4115dc:	bl	403410 <__errno_location@plt>
  4115e0:	mov	x8, x0
  4115e4:	mov	w9, #0xc                   	// #12
  4115e8:	mov	x0, xzr
  4115ec:	str	w9, [x8]
  4115f0:	ldp	x29, x30, [sp], #16
  4115f4:	ret
  4115f8:	mov	x0, x9
  4115fc:	bl	402fc0 <calloc@plt>
  411600:	ldp	x29, x30, [sp], #16
  411604:	ret
  411608:	stp	x29, x30, [sp, #-32]!
  41160c:	str	x19, [sp, #16]
  411610:	mov	x19, x0
  411614:	mov	x29, sp
  411618:	cbz	x0, 411630 <__fxstatat@plt+0xe150>
  41161c:	mov	x0, x19
  411620:	bl	403390 <__freading@plt>
  411624:	cbz	w0, 411630 <__fxstatat@plt+0xe150>
  411628:	mov	x0, x19
  41162c:	bl	411644 <__fxstatat@plt+0xe164>
  411630:	mov	x0, x19
  411634:	bl	4032b0 <fflush@plt>
  411638:	ldr	x19, [sp, #16]
  41163c:	ldp	x29, x30, [sp], #32
  411640:	ret
  411644:	stp	x29, x30, [sp, #-16]!
  411648:	ldrb	w8, [x0, #1]
  41164c:	mov	x29, sp
  411650:	tbz	w8, #0, 411660 <__fxstatat@plt+0xe180>
  411654:	mov	w2, #0x1                   	// #1
  411658:	mov	x1, xzr
  41165c:	bl	4116a8 <__fxstatat@plt+0xe1c8>
  411660:	ldp	x29, x30, [sp], #16
  411664:	ret
  411668:	ldp	x9, x8, [x0, #32]
  41166c:	cmp	x8, x9
  411670:	b.ls	41167c <__fxstatat@plt+0xe19c>  // b.plast
  411674:	mov	x0, xzr
  411678:	ret
  41167c:	ldp	x9, x8, [x0, #8]
  411680:	ldrb	w10, [x0, #1]
  411684:	sub	x8, x8, x9
  411688:	tbnz	w10, #0, 411694 <__fxstatat@plt+0xe1b4>
  41168c:	add	x0, x8, xzr
  411690:	ret
  411694:	ldr	x9, [x0, #88]
  411698:	ldr	x10, [x0, #72]
  41169c:	sub	x9, x9, x10
  4116a0:	add	x0, x8, x9
  4116a4:	ret
  4116a8:	stp	x29, x30, [sp, #-48]!
  4116ac:	str	x21, [sp, #16]
  4116b0:	stp	x20, x19, [sp, #32]
  4116b4:	ldp	x9, x8, [x0, #8]
  4116b8:	mov	w20, w2
  4116bc:	mov	x19, x0
  4116c0:	mov	x21, x1
  4116c4:	cmp	x8, x9
  4116c8:	mov	x29, sp
  4116cc:	b.ne	4116e4 <__fxstatat@plt+0xe204>  // b.any
  4116d0:	ldp	x9, x8, [x19, #32]
  4116d4:	cmp	x8, x9
  4116d8:	b.ne	4116e4 <__fxstatat@plt+0xe204>  // b.any
  4116dc:	ldr	x8, [x19, #72]
  4116e0:	cbz	x8, 411704 <__fxstatat@plt+0xe224>
  4116e4:	mov	x0, x19
  4116e8:	mov	x1, x21
  4116ec:	mov	w2, w20
  4116f0:	bl	4031a0 <fseeko@plt>
  4116f4:	ldp	x20, x19, [sp, #32]
  4116f8:	ldr	x21, [sp, #16]
  4116fc:	ldp	x29, x30, [sp], #48
  411700:	ret
  411704:	mov	x0, x19
  411708:	bl	402e10 <fileno@plt>
  41170c:	mov	x1, x21
  411710:	mov	w2, w20
  411714:	bl	402dd0 <lseek@plt>
  411718:	cmn	x0, #0x1
  41171c:	b.eq	4116f4 <__fxstatat@plt+0xe214>  // b.none
  411720:	ldr	w9, [x19]
  411724:	mov	x8, x0
  411728:	mov	w0, wzr
  41172c:	str	x8, [x19, #144]
  411730:	and	w9, w9, #0xffffffef
  411734:	str	w9, [x19]
  411738:	b	4116f4 <__fxstatat@plt+0xe214>
  41173c:	sub	sp, sp, #0x40
  411740:	stp	x29, x30, [sp, #16]
  411744:	add	x29, sp, #0x10
  411748:	cmp	x0, #0x0
  41174c:	sub	x8, x29, #0x4
  411750:	stp	x20, x19, [sp, #48]
  411754:	csel	x20, x8, x0, eq  // eq = none
  411758:	mov	x0, x20
  41175c:	stp	x22, x21, [sp, #32]
  411760:	mov	x22, x2
  411764:	mov	x19, x1
  411768:	bl	402c00 <mbrtowc@plt>
  41176c:	mov	x21, x0
  411770:	cbz	x22, 411794 <__fxstatat@plt+0xe2b4>
  411774:	cmn	x21, #0x2
  411778:	b.cc	411794 <__fxstatat@plt+0xe2b4>  // b.lo, b.ul, b.last
  41177c:	mov	w0, wzr
  411780:	bl	412358 <__fxstatat@plt+0xee78>
  411784:	tbnz	w0, #0, 411794 <__fxstatat@plt+0xe2b4>
  411788:	ldrb	w8, [x19]
  41178c:	mov	w21, #0x1                   	// #1
  411790:	str	w8, [x20]
  411794:	mov	x0, x21
  411798:	ldp	x20, x19, [sp, #48]
  41179c:	ldp	x22, x21, [sp, #32]
  4117a0:	ldp	x29, x30, [sp, #16]
  4117a4:	add	sp, sp, #0x40
  4117a8:	ret
  4117ac:	stp	x29, x30, [sp, #-16]!
  4117b0:	and	w8, w1, #0xf000
  4117b4:	cmp	w8, #0x1, lsl #12
  4117b8:	mov	x29, sp
  4117bc:	b.ne	4117d4 <__fxstatat@plt+0xe2f4>  // b.any
  4117c0:	cbnz	x2, 4117d4 <__fxstatat@plt+0xe2f4>
  4117c4:	and	w1, w1, #0xffffefff
  4117c8:	bl	402de0 <mkfifo@plt>
  4117cc:	ldp	x29, x30, [sp], #16
  4117d0:	ret
  4117d4:	bl	413918 <__fxstatat@plt+0x10438>
  4117d8:	ldp	x29, x30, [sp], #16
  4117dc:	ret
  4117e0:	sub	sp, sp, #0x50
  4117e4:	stp	x29, x30, [sp, #16]
  4117e8:	add	x29, sp, #0x10
  4117ec:	add	x2, x29, #0x18
  4117f0:	mov	w1, wzr
  4117f4:	str	x23, [sp, #32]
  4117f8:	stp	x22, x21, [sp, #48]
  4117fc:	stp	x20, x19, [sp, #64]
  411800:	mov	x19, x0
  411804:	bl	403230 <acl_get_entry@plt>
  411808:	cmp	w0, #0x1
  41180c:	b.lt	411880 <__fxstatat@plt+0xe3a0>  // b.tstop
  411810:	mov	x22, #0x12                  	// #18
  411814:	mov	w21, #0x1                   	// #1
  411818:	movk	x22, #0x1, lsl #32
  41181c:	ldr	x0, [x29, #24]
  411820:	sub	x1, x29, #0x4
  411824:	bl	402f40 <acl_get_tag_type@plt>
  411828:	mov	w8, wzr
  41182c:	tbnz	w0, #31, 41185c <__fxstatat@plt+0xe37c>
  411830:	ldur	w9, [x29, #-4]
  411834:	mov	w20, #0x1                   	// #1
  411838:	cmp	w9, #0x20
  41183c:	b.hi	411854 <__fxstatat@plt+0xe374>  // b.pmore
  411840:	lsl	x9, x21, x9
  411844:	tst	x9, x22
  411848:	b.eq	411854 <__fxstatat@plt+0xe374>  // b.none
  41184c:	mov	w8, #0x1                   	// #1
  411850:	mov	w20, w23
  411854:	cbnz	w8, 411864 <__fxstatat@plt+0xe384>
  411858:	b	411884 <__fxstatat@plt+0xe3a4>
  41185c:	mov	w20, #0xffffffff            	// #-1
  411860:	cbz	w8, 411884 <__fxstatat@plt+0xe3a4>
  411864:	add	x2, x29, #0x18
  411868:	mov	w1, #0x1                   	// #1
  41186c:	mov	x0, x19
  411870:	bl	403230 <acl_get_entry@plt>
  411874:	cmp	w0, #0x0
  411878:	mov	w23, w20
  41187c:	b.gt	41181c <__fxstatat@plt+0xe33c>
  411880:	mov	w20, w0
  411884:	mov	w0, w20
  411888:	ldp	x20, x19, [sp, #64]
  41188c:	ldp	x22, x21, [sp, #48]
  411890:	ldr	x23, [sp, #32]
  411894:	ldp	x29, x30, [sp, #16]
  411898:	add	sp, sp, #0x50
  41189c:	ret
  4118a0:	stp	x29, x30, [sp, #-16]!
  4118a4:	mov	x29, sp
  4118a8:	bl	402cb0 <acl_entries@plt>
  4118ac:	cmp	w0, #0x0
  4118b0:	cset	w0, gt
  4118b4:	ldp	x29, x30, [sp], #16
  4118b8:	ret
  4118bc:	stp	x29, x30, [sp, #-32]!
  4118c0:	str	x19, [sp, #16]
  4118c4:	mov	x19, x0
  4118c8:	ldr	x0, [x0, #8]
  4118cc:	mov	x29, sp
  4118d0:	cbz	x0, 4118d8 <__fxstatat@plt+0xe3f8>
  4118d4:	bl	4034d0 <acl_free@plt>
  4118d8:	ldr	x0, [x19, #16]
  4118dc:	cbz	x0, 4118e4 <__fxstatat@plt+0xe404>
  4118e0:	bl	4034d0 <acl_free@plt>
  4118e4:	ldr	x19, [sp, #16]
  4118e8:	ldp	x29, x30, [sp], #32
  4118ec:	ret
  4118f0:	stp	x29, x30, [sp, #-48]!
  4118f4:	str	x21, [sp, #16]
  4118f8:	stp	x20, x19, [sp, #32]
  4118fc:	mov	x19, x3
  411900:	mov	w21, w2
  411904:	mov	x20, x0
  411908:	movi	v0.2d, #0x0
  41190c:	cmn	w1, #0x1
  411910:	mov	x29, sp
  411914:	stp	q0, q0, [x3]
  411918:	str	w2, [x3]
  41191c:	b.eq	411958 <__fxstatat@plt+0xe478>  // b.none
  411920:	mov	w0, w1
  411924:	bl	403030 <acl_get_fd@plt>
  411928:	str	x0, [x19, #8]
  41192c:	cbz	x0, 41196c <__fxstatat@plt+0xe48c>
  411930:	and	w8, w21, #0xf000
  411934:	cmp	w8, #0x4, lsl #12
  411938:	b.ne	411950 <__fxstatat@plt+0xe470>  // b.any
  41193c:	mov	w1, #0x4000                	// #16384
  411940:	mov	x0, x20
  411944:	bl	403190 <acl_get_file@plt>
  411948:	str	x0, [x19, #16]
  41194c:	cbz	x0, 411980 <__fxstatat@plt+0xe4a0>
  411950:	mov	w0, wzr
  411954:	b	411984 <__fxstatat@plt+0xe4a4>
  411958:	mov	w1, #0x8000                	// #32768
  41195c:	mov	x0, x20
  411960:	bl	403190 <acl_get_file@plt>
  411964:	str	x0, [x19, #8]
  411968:	cbnz	x0, 411930 <__fxstatat@plt+0xe450>
  41196c:	bl	403410 <__errno_location@plt>
  411970:	ldr	w0, [x0]
  411974:	bl	413724 <__fxstatat@plt+0x10244>
  411978:	sbfx	w0, w0, #0, #1
  41197c:	b	411984 <__fxstatat@plt+0xe4a4>
  411980:	mov	w0, #0xffffffff            	// #-1
  411984:	ldp	x20, x19, [sp, #32]
  411988:	ldr	x21, [sp, #16]
  41198c:	ldp	x29, x30, [sp], #48
  411990:	ret
  411994:	stp	x29, x30, [sp, #-16]!
  411998:	cmn	w1, #0x1
  41199c:	mov	x29, sp
  4119a0:	b.eq	4119b8 <__fxstatat@plt+0xe4d8>  // b.none
  4119a4:	mov	w0, w1
  4119a8:	mov	w1, w2
  4119ac:	bl	402f90 <fchmod@plt>
  4119b0:	ldp	x29, x30, [sp], #16
  4119b4:	ret
  4119b8:	mov	w1, w2
  4119bc:	bl	402eb0 <chmod@plt>
  4119c0:	ldp	x29, x30, [sp], #16
  4119c4:	ret
  4119c8:	sub	sp, sp, #0x50
  4119cc:	stp	x29, x30, [sp, #16]
  4119d0:	add	x29, sp, #0x10
  4119d4:	stp	x24, x23, [sp, #32]
  4119d8:	stp	x22, x21, [sp, #48]
  4119dc:	stp	x20, x19, [sp, #64]
  4119e0:	sturb	wzr, [x29, #-4]
  4119e4:	mov	w19, w2
  4119e8:	ldr	w2, [x0]
  4119ec:	mov	x20, x0
  4119f0:	mov	x21, x1
  4119f4:	ands	w22, w2, #0xe00
  4119f8:	b.eq	411a0c <__fxstatat@plt+0xe52c>  // b.none
  4119fc:	mov	x0, x21
  411a00:	mov	w1, w19
  411a04:	bl	411994 <__fxstatat@plt+0xe4b4>
  411a08:	cbnz	w0, 411ab4 <__fxstatat@plt+0xe5d4>
  411a0c:	sub	x4, x29, #0x4
  411a10:	mov	x0, x20
  411a14:	mov	x1, x21
  411a18:	mov	w2, w19
  411a1c:	mov	w3, wzr
  411a20:	bl	411ad0 <__fxstatat@plt+0xe5f0>
  411a24:	ldurb	w8, [x29, #-4]
  411a28:	cbz	w8, 411a34 <__fxstatat@plt+0xe554>
  411a2c:	mov	w23, wzr
  411a30:	b	411a78 <__fxstatat@plt+0xe598>
  411a34:	cbz	w0, 411a44 <__fxstatat@plt+0xe564>
  411a38:	bl	403410 <__errno_location@plt>
  411a3c:	ldr	w24, [x0]
  411a40:	b	411a48 <__fxstatat@plt+0xe568>
  411a44:	mov	w24, wzr
  411a48:	sub	x4, x29, #0x4
  411a4c:	mov	w3, #0x1                   	// #1
  411a50:	mov	x0, x20
  411a54:	mov	x1, x21
  411a58:	mov	w2, w19
  411a5c:	bl	411ad0 <__fxstatat@plt+0xe5f0>
  411a60:	ldurb	w8, [x29, #-4]
  411a64:	eor	w23, w8, #0x1
  411a68:	cbz	w24, 411a78 <__fxstatat@plt+0xe598>
  411a6c:	bl	403410 <__errno_location@plt>
  411a70:	str	w24, [x0]
  411a74:	mov	w0, #0xffffffff            	// #-1
  411a78:	cbnz	w22, 411ab8 <__fxstatat@plt+0xe5d8>
  411a7c:	tst	w23, #0xff
  411a80:	b.eq	411ab8 <__fxstatat@plt+0xe5d8>  // b.none
  411a84:	cbz	w0, 411a94 <__fxstatat@plt+0xe5b4>
  411a88:	bl	403410 <__errno_location@plt>
  411a8c:	ldr	w22, [x0]
  411a90:	b	411a98 <__fxstatat@plt+0xe5b8>
  411a94:	mov	w22, wzr
  411a98:	ldr	w2, [x20]
  411a9c:	mov	x0, x21
  411aa0:	mov	w1, w19
  411aa4:	bl	411994 <__fxstatat@plt+0xe4b4>
  411aa8:	cbz	w22, 411ab8 <__fxstatat@plt+0xe5d8>
  411aac:	bl	403410 <__errno_location@plt>
  411ab0:	str	w22, [x0]
  411ab4:	mov	w0, #0xffffffff            	// #-1
  411ab8:	ldp	x20, x19, [sp, #64]
  411abc:	ldp	x22, x21, [sp, #48]
  411ac0:	ldp	x24, x23, [sp, #32]
  411ac4:	ldp	x29, x30, [sp, #16]
  411ac8:	add	sp, sp, #0x50
  411acc:	ret
  411ad0:	stp	x29, x30, [sp, #-64]!
  411ad4:	stp	x24, x23, [sp, #16]
  411ad8:	stp	x22, x21, [sp, #32]
  411adc:	stp	x20, x19, [sp, #48]
  411ae0:	ldrb	w8, [x0, #24]
  411ae4:	mov	x29, sp
  411ae8:	cbz	w8, 411b08 <__fxstatat@plt+0xe628>
  411aec:	mov	w23, wzr
  411af0:	mov	w0, w23
  411af4:	ldp	x20, x19, [sp, #48]
  411af8:	ldp	x22, x21, [sp, #32]
  411afc:	ldp	x24, x23, [sp, #16]
  411b00:	ldp	x29, x30, [sp], #64
  411b04:	ret
  411b08:	mov	x22, x4
  411b0c:	mov	w21, w3
  411b10:	mov	w24, w2
  411b14:	mov	x19, x0
  411b18:	mov	x20, x1
  411b1c:	cbz	w3, 411b48 <__fxstatat@plt+0xe668>
  411b20:	ldr	x0, [x19, #8]
  411b24:	cbz	x0, 411b2c <__fxstatat@plt+0xe64c>
  411b28:	bl	4034d0 <acl_free@plt>
  411b2c:	ldr	w0, [x19]
  411b30:	bl	403020 <acl_from_mode@plt>
  411b34:	cmp	x0, #0x0
  411b38:	csetm	w23, eq  // eq = none
  411b3c:	str	x0, [x19, #8]
  411b40:	cbnz	w23, 411af0 <__fxstatat@plt+0xe610>
  411b44:	b	411b50 <__fxstatat@plt+0xe670>
  411b48:	mov	w23, wzr
  411b4c:	cbnz	w23, 411af0 <__fxstatat@plt+0xe610>
  411b50:	ldr	x2, [x19, #8]
  411b54:	cbz	x2, 411aec <__fxstatat@plt+0xe60c>
  411b58:	cmn	w24, #0x1
  411b5c:	b.eq	411ba0 <__fxstatat@plt+0xe6c0>  // b.none
  411b60:	mov	w0, w24
  411b64:	mov	x1, x2
  411b68:	bl	402c50 <acl_set_fd@plt>
  411b6c:	mov	w23, w0
  411b70:	cbz	w0, 411bb4 <__fxstatat@plt+0xe6d4>
  411b74:	bl	403410 <__errno_location@plt>
  411b78:	ldr	w0, [x0]
  411b7c:	bl	413724 <__fxstatat@plt+0x10244>
  411b80:	tbnz	w0, #0, 411af0 <__fxstatat@plt+0xe610>
  411b84:	mov	w8, #0x1                   	// #1
  411b88:	strb	w8, [x19, #24]
  411b8c:	cbnz	w21, 411aec <__fxstatat@plt+0xe60c>
  411b90:	ldr	x0, [x19, #8]
  411b94:	bl	4117e0 <__fxstatat@plt+0xe300>
  411b98:	cbnz	w0, 411af0 <__fxstatat@plt+0xe610>
  411b9c:	b	411aec <__fxstatat@plt+0xe60c>
  411ba0:	mov	w1, #0x8000                	// #32768
  411ba4:	mov	x0, x20
  411ba8:	bl	403000 <acl_set_file@plt>
  411bac:	mov	w23, w0
  411bb0:	cbnz	w0, 411b74 <__fxstatat@plt+0xe694>
  411bb4:	mov	w8, #0x1                   	// #1
  411bb8:	strb	w8, [x22]
  411bbc:	ldr	w8, [x19]
  411bc0:	and	w8, w8, #0xf000
  411bc4:	cmp	w8, #0x4, lsl #12
  411bc8:	b.ne	411aec <__fxstatat@plt+0xe60c>  // b.any
  411bcc:	cbz	w21, 411be0 <__fxstatat@plt+0xe700>
  411bd0:	mov	x0, x20
  411bd4:	bl	402e40 <acl_delete_def_file@plt>
  411bd8:	mov	w23, w0
  411bdc:	b	411af0 <__fxstatat@plt+0xe610>
  411be0:	ldr	x0, [x19, #16]
  411be4:	cbz	x0, 411bd0 <__fxstatat@plt+0xe6f0>
  411be8:	bl	4118a0 <__fxstatat@plt+0xe3c0>
  411bec:	cbz	w0, 411bd0 <__fxstatat@plt+0xe6f0>
  411bf0:	ldr	x2, [x19, #16]
  411bf4:	mov	w1, #0x4000                	// #16384
  411bf8:	mov	x0, x20
  411bfc:	bl	403000 <acl_set_file@plt>
  411c00:	b	411bd8 <__fxstatat@plt+0xe6f8>
  411c04:	stp	x29, x30, [sp, #-16]!
  411c08:	mov	w0, #0x1                   	// #1
  411c0c:	mov	x29, sp
  411c10:	bl	4035fc <__fxstatat@plt+0x11c>
  411c14:	ldp	x29, x30, [sp], #16
  411c18:	ret
  411c1c:	stp	x29, x30, [sp, #-96]!
  411c20:	stp	x28, x27, [sp, #16]
  411c24:	stp	x26, x25, [sp, #32]
  411c28:	stp	x24, x23, [sp, #48]
  411c2c:	stp	x22, x21, [sp, #64]
  411c30:	stp	x20, x19, [sp, #80]
  411c34:	mov	x29, sp
  411c38:	mov	x19, x3
  411c3c:	mov	x20, x2
  411c40:	mov	x24, x1
  411c44:	mov	x21, x0
  411c48:	bl	402c40 <strlen@plt>
  411c4c:	ldr	x25, [x24]
  411c50:	cbz	x25, 411cd0 <__fxstatat@plt+0xe7f0>
  411c54:	mov	x22, x0
  411c58:	mov	w26, wzr
  411c5c:	mov	x23, xzr
  411c60:	add	x28, x24, #0x8
  411c64:	mov	x27, #0xffffffffffffffff    	// #-1
  411c68:	mov	x24, x20
  411c6c:	b	411c84 <__fxstatat@plt+0xe7a4>
  411c70:	mov	x27, x23
  411c74:	ldr	x25, [x28, x23, lsl #3]
  411c78:	add	x23, x23, #0x1
  411c7c:	add	x24, x24, x19
  411c80:	cbz	x25, 411cd8 <__fxstatat@plt+0xe7f8>
  411c84:	mov	x0, x25
  411c88:	mov	x1, x21
  411c8c:	mov	x2, x22
  411c90:	bl	402f00 <strncmp@plt>
  411c94:	cbnz	w0, 411c74 <__fxstatat@plt+0xe794>
  411c98:	mov	x0, x25
  411c9c:	bl	402c40 <strlen@plt>
  411ca0:	cmp	x0, x22
  411ca4:	b.eq	411ce4 <__fxstatat@plt+0xe804>  // b.none
  411ca8:	cmn	x27, #0x1
  411cac:	b.eq	411c70 <__fxstatat@plt+0xe790>  // b.none
  411cb0:	cbz	x20, 411cc8 <__fxstatat@plt+0xe7e8>
  411cb4:	madd	x0, x27, x19, x20
  411cb8:	mov	x1, x24
  411cbc:	mov	x2, x19
  411cc0:	bl	402fd0 <bcmp@plt>
  411cc4:	cbz	w0, 411c74 <__fxstatat@plt+0xe794>
  411cc8:	mov	w26, #0x1                   	// #1
  411ccc:	b	411c74 <__fxstatat@plt+0xe794>
  411cd0:	mov	w26, wzr
  411cd4:	mov	x27, #0xffffffffffffffff    	// #-1
  411cd8:	tst	w26, #0x1
  411cdc:	mov	x8, #0xfffffffffffffffe    	// #-2
  411ce0:	csel	x23, x8, x27, ne  // ne = any
  411ce4:	mov	x0, x23
  411ce8:	ldp	x20, x19, [sp, #80]
  411cec:	ldp	x22, x21, [sp, #64]
  411cf0:	ldp	x24, x23, [sp, #48]
  411cf4:	ldp	x26, x25, [sp, #32]
  411cf8:	ldp	x28, x27, [sp, #16]
  411cfc:	ldp	x29, x30, [sp], #96
  411d00:	ret
  411d04:	stp	x29, x30, [sp, #-48]!
  411d08:	adrp	x8, 416000 <__fxstatat@plt+0x12b20>
  411d0c:	adrp	x9, 416000 <__fxstatat@plt+0x12b20>
  411d10:	add	x8, x8, #0x2a8
  411d14:	add	x9, x9, #0x28d
  411d18:	cmn	x2, #0x1
  411d1c:	stp	x20, x19, [sp, #32]
  411d20:	mov	x19, x1
  411d24:	mov	x20, x0
  411d28:	csel	x1, x9, x8, eq  // eq = none
  411d2c:	mov	w2, #0x5                   	// #5
  411d30:	mov	x0, xzr
  411d34:	str	x21, [sp, #16]
  411d38:	mov	x29, sp
  411d3c:	bl	403370 <dcgettext@plt>
  411d40:	mov	x21, x0
  411d44:	mov	w1, #0x8                   	// #8
  411d48:	mov	w0, wzr
  411d4c:	mov	x2, x19
  411d50:	bl	40ded4 <__fxstatat@plt+0xa9f4>
  411d54:	mov	x19, x0
  411d58:	mov	w0, #0x1                   	// #1
  411d5c:	mov	x1, x20
  411d60:	bl	40e208 <__fxstatat@plt+0xad28>
  411d64:	mov	x4, x0
  411d68:	mov	w0, wzr
  411d6c:	mov	w1, wzr
  411d70:	mov	x2, x21
  411d74:	mov	x3, x19
  411d78:	bl	402c80 <error@plt>
  411d7c:	ldp	x20, x19, [sp, #32]
  411d80:	ldr	x21, [sp, #16]
  411d84:	ldp	x29, x30, [sp], #48
  411d88:	ret
  411d8c:	stp	x29, x30, [sp, #-96]!
  411d90:	stp	x20, x19, [sp, #80]
  411d94:	mov	x20, x1
  411d98:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  411d9c:	stp	x22, x21, [sp, #64]
  411da0:	mov	x19, x2
  411da4:	mov	x21, x0
  411da8:	add	x1, x1, #0x2c5
  411dac:	mov	w2, #0x5                   	// #5
  411db0:	mov	x0, xzr
  411db4:	stp	x28, x27, [sp, #16]
  411db8:	stp	x26, x25, [sp, #32]
  411dbc:	stp	x24, x23, [sp, #48]
  411dc0:	mov	x29, sp
  411dc4:	bl	403370 <dcgettext@plt>
  411dc8:	adrp	x26, 427000 <__fxstatat@plt+0x23b20>
  411dcc:	ldr	x1, [x26, #1304]
  411dd0:	bl	403380 <fputs_unlocked@plt>
  411dd4:	ldr	x24, [x21]
  411dd8:	cbz	x24, 411e6c <__fxstatat@plt+0xe98c>
  411ddc:	add	x27, x21, #0x8
  411de0:	adrp	x21, 416000 <__fxstatat@plt+0x12b20>
  411de4:	adrp	x22, 415000 <__fxstatat@plt+0x11b20>
  411de8:	mov	x23, xzr
  411dec:	mov	x28, xzr
  411df0:	add	x21, x21, #0x2da
  411df4:	add	x22, x22, #0x33b
  411df8:	b	411e30 <__fxstatat@plt+0xe950>
  411dfc:	ldr	x23, [x26, #1304]
  411e00:	mov	x0, x24
  411e04:	bl	40e220 <__fxstatat@plt+0xad40>
  411e08:	mov	x3, x0
  411e0c:	mov	w1, #0x1                   	// #1
  411e10:	mov	x0, x23
  411e14:	mov	x2, x21
  411e18:	bl	403130 <__fprintf_chk@plt>
  411e1c:	mov	x23, x20
  411e20:	ldr	x24, [x27, x28, lsl #3]
  411e24:	add	x28, x28, #0x1
  411e28:	add	x20, x20, x19
  411e2c:	cbz	x24, 411e6c <__fxstatat@plt+0xe98c>
  411e30:	cbz	x28, 411dfc <__fxstatat@plt+0xe91c>
  411e34:	mov	x0, x23
  411e38:	mov	x1, x20
  411e3c:	mov	x2, x19
  411e40:	bl	402fd0 <bcmp@plt>
  411e44:	cbnz	w0, 411dfc <__fxstatat@plt+0xe91c>
  411e48:	ldr	x25, [x26, #1304]
  411e4c:	mov	x0, x24
  411e50:	bl	40e220 <__fxstatat@plt+0xad40>
  411e54:	mov	x3, x0
  411e58:	mov	w1, #0x1                   	// #1
  411e5c:	mov	x0, x25
  411e60:	mov	x2, x22
  411e64:	bl	403130 <__fprintf_chk@plt>
  411e68:	b	411e20 <__fxstatat@plt+0xe940>
  411e6c:	ldr	x1, [x26, #1304]
  411e70:	mov	w0, #0xa                   	// #10
  411e74:	bl	402e20 <putc_unlocked@plt>
  411e78:	ldp	x20, x19, [sp, #80]
  411e7c:	ldp	x22, x21, [sp, #64]
  411e80:	ldp	x24, x23, [sp, #48]
  411e84:	ldp	x26, x25, [sp, #32]
  411e88:	ldp	x28, x27, [sp, #16]
  411e8c:	ldp	x29, x30, [sp], #96
  411e90:	ret
  411e94:	stp	x29, x30, [sp, #-64]!
  411e98:	stp	x24, x23, [sp, #16]
  411e9c:	stp	x22, x21, [sp, #32]
  411ea0:	mov	x21, x3
  411ea4:	mov	x22, x2
  411ea8:	mov	x23, x1
  411eac:	mov	x24, x0
  411eb0:	mov	x0, x1
  411eb4:	mov	x1, x2
  411eb8:	mov	x2, x3
  411ebc:	mov	x3, x4
  411ec0:	stp	x20, x19, [sp, #48]
  411ec4:	mov	x29, sp
  411ec8:	mov	x19, x5
  411ecc:	mov	x20, x4
  411ed0:	bl	411c1c <__fxstatat@plt+0xe73c>
  411ed4:	mov	x2, x0
  411ed8:	tbz	x0, #63, 411f00 <__fxstatat@plt+0xea20>
  411edc:	mov	x0, x24
  411ee0:	mov	x1, x23
  411ee4:	bl	411d04 <__fxstatat@plt+0xe824>
  411ee8:	mov	x0, x22
  411eec:	mov	x1, x21
  411ef0:	mov	x2, x20
  411ef4:	bl	411d8c <__fxstatat@plt+0xe8ac>
  411ef8:	blr	x19
  411efc:	mov	x2, #0xffffffffffffffff    	// #-1
  411f00:	ldp	x20, x19, [sp, #48]
  411f04:	ldp	x22, x21, [sp, #32]
  411f08:	ldp	x24, x23, [sp, #16]
  411f0c:	mov	x0, x2
  411f10:	ldp	x29, x30, [sp], #64
  411f14:	ret
  411f18:	stp	x29, x30, [sp, #-64]!
  411f1c:	stp	x22, x21, [sp, #32]
  411f20:	stp	x20, x19, [sp, #48]
  411f24:	ldr	x20, [x1]
  411f28:	str	x23, [sp, #16]
  411f2c:	mov	x29, sp
  411f30:	cbz	x20, 411f80 <__fxstatat@plt+0xeaa0>
  411f34:	mov	x22, x2
  411f38:	mov	x23, x1
  411f3c:	mov	x1, x2
  411f40:	mov	x2, x3
  411f44:	mov	x19, x3
  411f48:	mov	x21, x0
  411f4c:	bl	402fd0 <bcmp@plt>
  411f50:	cbz	w0, 411f80 <__fxstatat@plt+0xeaa0>
  411f54:	add	x22, x22, x19
  411f58:	add	x23, x23, #0x8
  411f5c:	ldr	x20, [x23]
  411f60:	cbz	x20, 411f80 <__fxstatat@plt+0xeaa0>
  411f64:	mov	x0, x21
  411f68:	mov	x1, x22
  411f6c:	mov	x2, x19
  411f70:	bl	402fd0 <bcmp@plt>
  411f74:	add	x22, x22, x19
  411f78:	add	x23, x23, #0x8
  411f7c:	cbnz	w0, 411f5c <__fxstatat@plt+0xea7c>
  411f80:	mov	x0, x20
  411f84:	ldp	x20, x19, [sp, #48]
  411f88:	ldp	x22, x21, [sp, #32]
  411f8c:	ldr	x23, [sp, #16]
  411f90:	ldp	x29, x30, [sp], #64
  411f94:	ret
  411f98:	neg	w8, w1
  411f9c:	ror	x0, x0, x8
  411fa0:	ret
  411fa4:	ror	x0, x0, x1
  411fa8:	ret
  411fac:	neg	w8, w1
  411fb0:	ror	w0, w0, w8
  411fb4:	ret
  411fb8:	ror	w0, w0, w1
  411fbc:	ret
  411fc0:	sxtw	x9, w1
  411fc4:	neg	x9, x9
  411fc8:	lsl	x8, x0, x1
  411fcc:	lsr	x9, x0, x9
  411fd0:	orr	x0, x9, x8
  411fd4:	ret
  411fd8:	sxtw	x9, w1
  411fdc:	neg	x9, x9
  411fe0:	lsr	x8, x0, x1
  411fe4:	lsl	x9, x0, x9
  411fe8:	orr	x0, x9, x8
  411fec:	ret
  411ff0:	neg	w10, w1
  411ff4:	and	w8, w0, #0xffff
  411ff8:	and	w9, w1, #0xf
  411ffc:	and	w10, w10, #0xf
  412000:	lsl	w9, w0, w9
  412004:	lsr	w8, w8, w10
  412008:	orr	w0, w9, w8
  41200c:	ret
  412010:	and	w8, w0, #0xffff
  412014:	and	w9, w1, #0xf
  412018:	neg	w10, w1
  41201c:	lsr	w8, w8, w9
  412020:	and	w9, w10, #0xf
  412024:	lsl	w9, w0, w9
  412028:	orr	w0, w9, w8
  41202c:	ret
  412030:	neg	w10, w1
  412034:	and	w8, w0, #0xff
  412038:	and	w9, w1, #0x7
  41203c:	and	w10, w10, #0x7
  412040:	lsl	w9, w0, w9
  412044:	lsr	w8, w8, w10
  412048:	orr	w0, w9, w8
  41204c:	ret
  412050:	and	w8, w0, #0xff
  412054:	and	w9, w1, #0x7
  412058:	neg	w10, w1
  41205c:	lsr	w8, w8, w9
  412060:	and	w9, w10, #0x7
  412064:	lsl	w9, w0, w9
  412068:	orr	w0, w9, w8
  41206c:	ret
  412070:	sub	w9, w0, #0x41
  412074:	mov	w8, w0
  412078:	cmp	w9, #0x39
  41207c:	mov	w0, #0x1                   	// #1
  412080:	b.hi	412098 <__fxstatat@plt+0xebb8>  // b.pmore
  412084:	mov	w10, #0x1                   	// #1
  412088:	lsl	x9, x10, x9
  41208c:	tst	x9, #0x3ffffff03ffffff
  412090:	b.eq	412098 <__fxstatat@plt+0xebb8>  // b.none
  412094:	ret
  412098:	sub	w8, w8, #0x30
  41209c:	cmp	w8, #0xa
  4120a0:	b.cc	412094 <__fxstatat@plt+0xebb4>  // b.lo, b.ul, b.last
  4120a4:	mov	w0, wzr
  4120a8:	ret
  4120ac:	sub	w8, w0, #0x41
  4120b0:	cmp	w8, #0x39
  4120b4:	b.hi	4120c8 <__fxstatat@plt+0xebe8>  // b.pmore
  4120b8:	mov	x9, #0x3ffffff03ffffff     	// #288230371923853311
  4120bc:	lsr	x8, x9, x8
  4120c0:	and	w0, w8, #0x1
  4120c4:	ret
  4120c8:	mov	w0, wzr
  4120cc:	ret
  4120d0:	cmp	w0, #0x80
  4120d4:	cset	w0, cc  // cc = lo, ul, last
  4120d8:	ret
  4120dc:	cmp	w0, #0x20
  4120e0:	cset	w8, eq  // eq = none
  4120e4:	cmp	w0, #0x9
  4120e8:	cset	w9, eq  // eq = none
  4120ec:	orr	w0, w8, w9
  4120f0:	ret
  4120f4:	mov	w8, w0
  4120f8:	cmp	w0, #0x20
  4120fc:	mov	w0, #0x1                   	// #1
  412100:	b.cs	412108 <__fxstatat@plt+0xec28>  // b.hs, b.nlast
  412104:	ret
  412108:	cmp	w8, #0x7f
  41210c:	b.eq	412104 <__fxstatat@plt+0xec24>  // b.none
  412110:	mov	w0, wzr
  412114:	ret
  412118:	sub	w8, w0, #0x30
  41211c:	cmp	w8, #0xa
  412120:	cset	w0, cc  // cc = lo, ul, last
  412124:	ret
  412128:	sub	w8, w0, #0x21
  41212c:	cmp	w8, #0x5e
  412130:	cset	w0, cc  // cc = lo, ul, last
  412134:	ret
  412138:	sub	w8, w0, #0x61
  41213c:	cmp	w8, #0x1a
  412140:	cset	w0, cc  // cc = lo, ul, last
  412144:	ret
  412148:	sub	w8, w0, #0x20
  41214c:	cmp	w8, #0x5f
  412150:	cset	w0, cc  // cc = lo, ul, last
  412154:	ret
  412158:	sub	w8, w0, #0x21
  41215c:	cmp	w8, #0x5d
  412160:	b.hi	412184 <__fxstatat@plt+0xeca4>  // b.pmore
  412164:	adrp	x9, 416000 <__fxstatat@plt+0x12b20>
  412168:	add	x9, x9, #0x2e2
  41216c:	adr	x10, 412180 <__fxstatat@plt+0xeca0>
  412170:	ldrb	w11, [x9, x8]
  412174:	add	x10, x10, x11, lsl #2
  412178:	mov	w0, #0x1                   	// #1
  41217c:	br	x10
  412180:	ret
  412184:	mov	w0, wzr
  412188:	ret
  41218c:	sub	w8, w0, #0x9
  412190:	cmp	w8, #0x17
  412194:	b.hi	4121ac <__fxstatat@plt+0xeccc>  // b.pmore
  412198:	mov	w9, #0x1f                  	// #31
  41219c:	movk	w9, #0x80, lsl #16
  4121a0:	lsr	w8, w9, w8
  4121a4:	and	w0, w8, #0x1
  4121a8:	ret
  4121ac:	mov	w0, wzr
  4121b0:	ret
  4121b4:	sub	w8, w0, #0x41
  4121b8:	cmp	w8, #0x1a
  4121bc:	cset	w0, cc  // cc = lo, ul, last
  4121c0:	ret
  4121c4:	sub	w8, w0, #0x30
  4121c8:	cmp	w8, #0x36
  4121cc:	b.hi	4121e4 <__fxstatat@plt+0xed04>  // b.pmore
  4121d0:	mov	x9, #0x7e0000007e0000      	// #35465847073800192
  4121d4:	movk	x9, #0x3ff
  4121d8:	lsr	x8, x9, x8
  4121dc:	and	w0, w8, #0x1
  4121e0:	ret
  4121e4:	mov	w0, wzr
  4121e8:	ret
  4121ec:	sub	w8, w0, #0x41
  4121f0:	add	w9, w0, #0x20
  4121f4:	cmp	w8, #0x1a
  4121f8:	csel	w0, w9, w0, cc  // cc = lo, ul, last
  4121fc:	ret
  412200:	sub	w8, w0, #0x61
  412204:	sub	w9, w0, #0x20
  412208:	cmp	w8, #0x1a
  41220c:	csel	w0, w9, w0, cc  // cc = lo, ul, last
  412210:	ret
  412214:	stp	x29, x30, [sp, #-48]!
  412218:	str	x21, [sp, #16]
  41221c:	stp	x20, x19, [sp, #32]
  412220:	mov	x29, sp
  412224:	mov	x20, x0
  412228:	bl	402df0 <__fpending@plt>
  41222c:	mov	x19, x0
  412230:	mov	x0, x20
  412234:	bl	402d10 <ferror_unlocked@plt>
  412238:	mov	w21, w0
  41223c:	mov	x0, x20
  412240:	bl	4133d4 <__fxstatat@plt+0xfef4>
  412244:	cbz	w21, 412268 <__fxstatat@plt+0xed88>
  412248:	cbnz	w0, 412254 <__fxstatat@plt+0xed74>
  41224c:	bl	403410 <__errno_location@plt>
  412250:	str	wzr, [x0]
  412254:	mov	w0, #0xffffffff            	// #-1
  412258:	ldp	x20, x19, [sp, #32]
  41225c:	ldr	x21, [sp, #16]
  412260:	ldp	x29, x30, [sp], #48
  412264:	ret
  412268:	cbz	w0, 412258 <__fxstatat@plt+0xed78>
  41226c:	cbnz	x19, 412248 <__fxstatat@plt+0xed68>
  412270:	bl	403410 <__errno_location@plt>
  412274:	ldr	w8, [x0]
  412278:	cmp	w8, #0x9
  41227c:	csetm	w0, ne  // ne = any
  412280:	b	412258 <__fxstatat@plt+0xed78>
  412284:	stp	x29, x30, [sp, #-48]!
  412288:	stp	x22, x21, [sp, #16]
  41228c:	stp	x20, x19, [sp, #32]
  412290:	mov	x29, sp
  412294:	bl	402d30 <opendir@plt>
  412298:	mov	x19, x0
  41229c:	cbz	x0, 412304 <__fxstatat@plt+0xee24>
  4122a0:	mov	x0, x19
  4122a4:	bl	4032e0 <dirfd@plt>
  4122a8:	cmp	w0, #0x2
  4122ac:	b.hi	412304 <__fxstatat@plt+0xee24>  // b.pmore
  4122b0:	mov	w1, #0x406                 	// #1030
  4122b4:	mov	w2, #0x3                   	// #3
  4122b8:	bl	413460 <__fxstatat@plt+0xff80>
  4122bc:	tbnz	w0, #31, 4122e4 <__fxstatat@plt+0xee04>
  4122c0:	mov	w21, w0
  4122c4:	bl	403080 <fdopendir@plt>
  4122c8:	mov	x20, x0
  4122cc:	bl	403410 <__errno_location@plt>
  4122d0:	ldr	w22, [x0]
  4122d4:	cbnz	x20, 4122f0 <__fxstatat@plt+0xee10>
  4122d8:	mov	w0, w21
  4122dc:	bl	403050 <close@plt>
  4122e0:	b	4122f0 <__fxstatat@plt+0xee10>
  4122e4:	bl	403410 <__errno_location@plt>
  4122e8:	ldr	w22, [x0]
  4122ec:	mov	x20, xzr
  4122f0:	mov	x0, x19
  4122f4:	bl	403040 <closedir@plt>
  4122f8:	bl	403410 <__errno_location@plt>
  4122fc:	mov	x19, x20
  412300:	str	w22, [x0]
  412304:	mov	x0, x19
  412308:	ldp	x20, x19, [sp, #32]
  41230c:	ldp	x22, x21, [sp, #16]
  412310:	ldp	x29, x30, [sp], #48
  412314:	ret
  412318:	stp	x29, x30, [sp, #-16]!
  41231c:	mov	x1, x0
  412320:	mov	w0, wzr
  412324:	mov	x29, sp
  412328:	bl	402d60 <clock_gettime@plt>
  41232c:	ldp	x29, x30, [sp], #16
  412330:	ret
  412334:	sub	sp, sp, #0x20
  412338:	mov	x0, sp
  41233c:	stp	x29, x30, [sp, #16]
  412340:	add	x29, sp, #0x10
  412344:	bl	412318 <__fxstatat@plt+0xee38>
  412348:	ldp	x0, x1, [sp]
  41234c:	ldp	x29, x30, [sp, #16]
  412350:	add	sp, sp, #0x20
  412354:	ret
  412358:	stp	x29, x30, [sp, #-32]!
  41235c:	mov	x1, xzr
  412360:	str	x19, [sp, #16]
  412364:	mov	x29, sp
  412368:	bl	4034c0 <setlocale@plt>
  41236c:	cbz	x0, 412398 <__fxstatat@plt+0xeeb8>
  412370:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  412374:	add	x1, x1, #0x340
  412378:	mov	x19, x0
  41237c:	bl	403140 <strcmp@plt>
  412380:	cbz	w0, 4123a0 <__fxstatat@plt+0xeec0>
  412384:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  412388:	add	x1, x1, #0x342
  41238c:	mov	x0, x19
  412390:	bl	403140 <strcmp@plt>
  412394:	cbz	w0, 4123a0 <__fxstatat@plt+0xeec0>
  412398:	mov	w0, #0x1                   	// #1
  41239c:	b	4123a4 <__fxstatat@plt+0xeec4>
  4123a0:	mov	w0, wzr
  4123a4:	ldr	x19, [sp, #16]
  4123a8:	ldp	x29, x30, [sp], #32
  4123ac:	ret
  4123b0:	ldrb	w9, [x0]
  4123b4:	cbz	w9, 4123d4 <__fxstatat@plt+0xeef4>
  4123b8:	mov	x8, xzr
  4123bc:	add	x10, x0, #0x1
  4123c0:	ror	x8, x8, #55
  4123c4:	add	x8, x8, w9, uxtb
  4123c8:	ldrb	w9, [x10], #1
  4123cc:	cbnz	w9, 4123c0 <__fxstatat@plt+0xeee0>
  4123d0:	b	4123d8 <__fxstatat@plt+0xeef8>
  4123d4:	mov	x8, xzr
  4123d8:	udiv	x9, x8, x1
  4123dc:	msub	x0, x9, x1, x8
  4123e0:	ret
  4123e4:	stp	x29, x30, [sp, #-16]!
  4123e8:	mov	w0, #0xe                   	// #14
  4123ec:	mov	x29, sp
  4123f0:	bl	402e70 <nl_langinfo@plt>
  4123f4:	adrp	x8, 415000 <__fxstatat@plt+0x11b20>
  4123f8:	add	x8, x8, #0xf94
  4123fc:	cmp	x0, #0x0
  412400:	csel	x8, x8, x0, eq  // eq = none
  412404:	ldrb	w9, [x8]
  412408:	adrp	x10, 416000 <__fxstatat@plt+0x12b20>
  41240c:	add	x10, x10, #0x348
  412410:	cmp	w9, #0x0
  412414:	csel	x0, x10, x8, eq  // eq = none
  412418:	ldp	x29, x30, [sp], #16
  41241c:	ret
  412420:	sub	sp, sp, #0xe0
  412424:	stp	x26, x25, [sp, #160]
  412428:	stp	x24, x23, [sp, #176]
  41242c:	stp	x22, x21, [sp, #192]
  412430:	stp	x20, x19, [sp, #208]
  412434:	mov	w22, w6
  412438:	mov	w21, w5
  41243c:	mov	w24, w4
  412440:	mov	w25, w3
  412444:	mov	w26, w2
  412448:	mov	x20, x1
  41244c:	mov	w19, w0
  412450:	mov	x1, sp
  412454:	stp	x29, x30, [sp, #128]
  412458:	str	x27, [sp, #144]
  41245c:	add	x29, sp, #0x80
  412460:	tbnz	w0, #31, 412478 <__fxstatat@plt+0xef98>
  412464:	mov	w0, w19
  412468:	bl	4138d8 <__fxstatat@plt+0x103f8>
  41246c:	mov	w23, w0
  412470:	cbnz	w0, 412584 <__fxstatat@plt+0xf0a4>
  412474:	b	412488 <__fxstatat@plt+0xefa8>
  412478:	mov	x0, x20
  41247c:	bl	4138c8 <__fxstatat@plt+0x103e8>
  412480:	mov	w23, w0
  412484:	cbnz	w0, 412584 <__fxstatat@plt+0xf0a4>
  412488:	ldr	w27, [sp, #16]
  41248c:	and	w8, w27, #0xf000
  412490:	cmp	w8, #0x4, lsl #12
  412494:	b.ne	4124d0 <__fxstatat@plt+0xeff0>  // b.any
  412498:	cmn	w25, #0x1
  41249c:	b.eq	4124ac <__fxstatat@plt+0xefcc>  // b.none
  4124a0:	ldr	w8, [sp, #24]
  4124a4:	cmp	w8, w25
  4124a8:	b.ne	4124e4 <__fxstatat@plt+0xf004>  // b.any
  4124ac:	cmn	w24, #0x1
  4124b0:	b.eq	4124c0 <__fxstatat@plt+0xefe0>  // b.none
  4124b4:	ldr	w8, [sp, #28]
  4124b8:	cmp	w8, w24
  4124bc:	b.ne	4124e4 <__fxstatat@plt+0xf004>  // b.any
  4124c0:	mov	w8, wzr
  4124c4:	mov	w23, wzr
  4124c8:	cbnz	w23, 412584 <__fxstatat@plt+0xf0a4>
  4124cc:	b	412544 <__fxstatat@plt+0xf064>
  4124d0:	bl	403410 <__errno_location@plt>
  4124d4:	mov	w8, #0x14                  	// #20
  4124d8:	str	w8, [x0]
  4124dc:	mov	w23, #0xffffffff            	// #-1
  4124e0:	b	412584 <__fxstatat@plt+0xf0a4>
  4124e4:	tbnz	w19, #31, 4124fc <__fxstatat@plt+0xf01c>
  4124e8:	mov	w0, w19
  4124ec:	mov	w1, w25
  4124f0:	mov	w2, w24
  4124f4:	bl	403480 <fchown@plt>
  4124f8:	b	41251c <__fxstatat@plt+0xf03c>
  4124fc:	mov	x0, x20
  412500:	mov	w1, w25
  412504:	mov	w2, w24
  412508:	cmn	w26, #0x1
  41250c:	b.eq	412518 <__fxstatat@plt+0xf038>  // b.none
  412510:	bl	403180 <lchown@plt>
  412514:	b	41251c <__fxstatat@plt+0xf03c>
  412518:	bl	403450 <chown@plt>
  41251c:	mov	w23, w0
  412520:	cbz	w0, 412530 <__fxstatat@plt+0xf050>
  412524:	mov	w8, wzr
  412528:	cbnz	w23, 412584 <__fxstatat@plt+0xf0a4>
  41252c:	b	412544 <__fxstatat@plt+0xf064>
  412530:	mov	w9, #0x49                  	// #73
  412534:	and	w8, w27, #0xc00
  412538:	tst	w27, w9
  41253c:	csel	w8, wzr, w8, eq  // eq = none
  412540:	cbnz	w23, 412584 <__fxstatat@plt+0xf0a4>
  412544:	eor	w9, w27, w21
  412548:	orr	w8, w8, w9
  41254c:	tst	w8, w22
  412550:	b.eq	412570 <__fxstatat@plt+0xf090>  // b.none
  412554:	bic	w8, w27, w22
  412558:	and	w8, w8, #0xfff
  41255c:	orr	w1, w8, w21
  412560:	tbnz	w19, #31, 412578 <__fxstatat@plt+0xf098>
  412564:	mov	w0, w19
  412568:	bl	402f90 <fchmod@plt>
  41256c:	b	412580 <__fxstatat@plt+0xf0a0>
  412570:	mov	w23, wzr
  412574:	b	412584 <__fxstatat@plt+0xf0a4>
  412578:	mov	x0, x20
  41257c:	bl	402eb0 <chmod@plt>
  412580:	mov	w23, w0
  412584:	tbnz	w19, #31, 4125b4 <__fxstatat@plt+0xf0d4>
  412588:	cbz	w23, 4125a8 <__fxstatat@plt+0xf0c8>
  41258c:	bl	403410 <__errno_location@plt>
  412590:	ldr	w21, [x0]
  412594:	mov	x20, x0
  412598:	mov	w0, w19
  41259c:	bl	403050 <close@plt>
  4125a0:	str	w21, [x20]
  4125a4:	b	4125b4 <__fxstatat@plt+0xf0d4>
  4125a8:	mov	w0, w19
  4125ac:	bl	403050 <close@plt>
  4125b0:	mov	w23, w0
  4125b4:	mov	w0, w23
  4125b8:	ldp	x20, x19, [sp, #208]
  4125bc:	ldp	x22, x21, [sp, #192]
  4125c0:	ldp	x24, x23, [sp, #176]
  4125c4:	ldp	x26, x25, [sp, #160]
  4125c8:	ldr	x27, [sp, #144]
  4125cc:	ldp	x29, x30, [sp, #128]
  4125d0:	add	sp, sp, #0xe0
  4125d4:	ret
  4125d8:	sub	sp, sp, #0xe0
  4125dc:	stp	x29, x30, [sp, #208]
  4125e0:	add	x29, sp, #0xd0
  4125e4:	stp	x3, x4, [x29, #-72]
  4125e8:	stp	x5, x6, [x29, #-56]
  4125ec:	stur	x7, [x29, #-40]
  4125f0:	stp	q1, q2, [sp, #16]
  4125f4:	stp	q3, q4, [sp, #48]
  4125f8:	str	q0, [sp]
  4125fc:	stp	q5, q6, [sp, #80]
  412600:	str	q7, [sp, #112]
  412604:	tbnz	w2, #6, 412610 <__fxstatat@plt+0xf130>
  412608:	mov	w3, wzr
  41260c:	b	41265c <__fxstatat@plt+0xf17c>
  412610:	mov	x9, #0xffffffffffffffd8    	// #-40
  412614:	mov	x11, sp
  412618:	sub	x12, x29, #0x48
  41261c:	movk	x9, #0xff80, lsl #32
  412620:	add	x10, x29, #0x10
  412624:	mov	x8, #0xffffffffffffffd8    	// #-40
  412628:	add	x11, x11, #0x80
  41262c:	add	x12, x12, #0x28
  412630:	stp	x11, x9, [x29, #-16]
  412634:	stp	x10, x12, [x29, #-32]
  412638:	tbz	w8, #31, 41264c <__fxstatat@plt+0xf16c>
  41263c:	add	w9, w8, #0x8
  412640:	cmp	w9, #0x0
  412644:	stur	w9, [x29, #-8]
  412648:	b.le	412670 <__fxstatat@plt+0xf190>
  41264c:	ldur	x8, [x29, #-32]
  412650:	add	x9, x8, #0x8
  412654:	stur	x9, [x29, #-32]
  412658:	ldr	w3, [x8]
  41265c:	bl	4033f0 <openat@plt>
  412660:	bl	40fa4c <__fxstatat@plt+0xc56c>
  412664:	ldp	x29, x30, [sp, #208]
  412668:	add	sp, sp, #0xe0
  41266c:	ret
  412670:	ldur	x9, [x29, #-24]
  412674:	add	x8, x9, x8
  412678:	b	412658 <__fxstatat@plt+0xf178>
  41267c:	stp	x29, x30, [sp, #-32]!
  412680:	str	x19, [sp, #16]
  412684:	mov	x19, x0
  412688:	mov	w0, #0x18                  	// #24
  41268c:	mov	x29, sp
  412690:	bl	410d88 <__fxstatat@plt+0xd8a8>
  412694:	str	x19, [x0]
  412698:	ldr	x19, [sp, #16]
  41269c:	stp	xzr, xzr, [x0, #8]
  4126a0:	ldp	x29, x30, [sp], #32
  4126a4:	ret
  4126a8:	stp	x29, x30, [sp, #-16]!
  4126ac:	mov	x29, sp
  4126b0:	bl	412860 <__fxstatat@plt+0xf380>
  4126b4:	cbz	x0, 4126bc <__fxstatat@plt+0xf1dc>
  4126b8:	bl	41267c <__fxstatat@plt+0xf19c>
  4126bc:	ldp	x29, x30, [sp], #16
  4126c0:	ret
  4126c4:	ldr	x0, [x0]
  4126c8:	ret
  4126cc:	sub	sp, sp, #0x70
  4126d0:	stp	x29, x30, [sp, #16]
  4126d4:	stp	x28, x27, [sp, #32]
  4126d8:	stp	x26, x25, [sp, #48]
  4126dc:	stp	x24, x23, [sp, #64]
  4126e0:	stp	x22, x21, [sp, #80]
  4126e4:	stp	x20, x19, [sp, #96]
  4126e8:	mov	x25, x0
  4126ec:	ldr	x21, [x0]
  4126f0:	ldr	x23, [x25, #8]!
  4126f4:	ldr	x22, [x0, #16]
  4126f8:	mov	x19, x1
  4126fc:	mov	x20, x0
  412700:	add	x26, x1, #0x1
  412704:	add	x29, sp, #0x10
  412708:	b	412720 <__fxstatat@plt+0xf240>
  41270c:	sub	x22, x8, #0x1
  412710:	mov	w8, #0x1                   	// #1
  412714:	mov	x23, x0
  412718:	mov	x0, x27
  41271c:	tbz	w8, #0, 4127bc <__fxstatat@plt+0xf2dc>
  412720:	cmp	x22, x19
  412724:	b.cs	41277c <__fxstatat@plt+0xf29c>  // b.hs, b.nlast
  412728:	mov	x24, xzr
  41272c:	mov	x0, x22
  412730:	bl	4127dc <__fxstatat@plt+0xf2fc>
  412734:	add	x0, x0, #0xff
  412738:	cmp	x0, x19
  41273c:	add	x24, x24, #0x1
  412740:	b.cc	412730 <__fxstatat@plt+0xf250>  // b.lo, b.ul, b.last
  412744:	add	x1, sp, #0x8
  412748:	mov	x0, x21
  41274c:	mov	x2, x24
  412750:	add	x28, sp, #0x8
  412754:	bl	412b0c <__fxstatat@plt+0xf62c>
  412758:	mov	x0, x23
  41275c:	bl	4127dc <__fxstatat@plt+0xf2fc>
  412760:	ldrb	w8, [x28], #1
  412764:	add	x23, x0, x8
  412768:	mov	x0, x22
  41276c:	bl	4127dc <__fxstatat@plt+0xf2fc>
  412770:	add	x22, x0, #0xff
  412774:	cmp	x22, x19
  412778:	b.cc	412758 <__fxstatat@plt+0xf278>  // b.lo, b.ul, b.last
  41277c:	subs	x8, x22, x19
  412780:	b.eq	4127b4 <__fxstatat@plt+0xf2d4>  // b.none
  412784:	udiv	x9, x8, x26
  412788:	msub	x8, x9, x26, x8
  41278c:	sub	x11, x22, x8
  412790:	udiv	x10, x23, x26
  412794:	cmp	x23, x11
  412798:	msub	x0, x10, x26, x23
  41279c:	b.hi	41270c <__fxstatat@plt+0xf22c>  // b.pmore
  4127a0:	mov	w8, wzr
  4127a4:	stp	x10, x9, [x20, #8]
  4127a8:	mov	x27, x0
  4127ac:	tbnz	w8, #0, 412720 <__fxstatat@plt+0xf240>
  4127b0:	b	4127bc <__fxstatat@plt+0xf2dc>
  4127b4:	stp	xzr, xzr, [x25]
  4127b8:	mov	x0, x23
  4127bc:	ldp	x20, x19, [sp, #96]
  4127c0:	ldp	x22, x21, [sp, #80]
  4127c4:	ldp	x24, x23, [sp, #64]
  4127c8:	ldp	x26, x25, [sp, #48]
  4127cc:	ldp	x28, x27, [sp, #32]
  4127d0:	ldp	x29, x30, [sp, #16]
  4127d4:	add	sp, sp, #0x70
  4127d8:	ret
  4127dc:	lsl	x0, x0, #8
  4127e0:	ret
  4127e4:	stp	x29, x30, [sp, #-32]!
  4127e8:	mov	w1, #0x18                  	// #24
  4127ec:	mov	x2, #0xffffffffffffffff    	// #-1
  4127f0:	str	x19, [sp, #16]
  4127f4:	mov	x29, sp
  4127f8:	mov	x19, x0
  4127fc:	bl	403300 <__explicit_bzero_chk@plt>
  412800:	mov	x0, x19
  412804:	bl	4031d0 <free@plt>
  412808:	ldr	x19, [sp, #16]
  41280c:	ldp	x29, x30, [sp], #32
  412810:	ret
  412814:	stp	x29, x30, [sp, #-48]!
  412818:	stp	x22, x21, [sp, #16]
  41281c:	stp	x20, x19, [sp, #32]
  412820:	mov	x19, x0
  412824:	ldr	x0, [x0]
  412828:	mov	x29, sp
  41282c:	bl	412ccc <__fxstatat@plt+0xf7ec>
  412830:	mov	w20, w0
  412834:	bl	403410 <__errno_location@plt>
  412838:	ldr	w22, [x0]
  41283c:	mov	x21, x0
  412840:	mov	x0, x19
  412844:	bl	4127e4 <__fxstatat@plt+0xf304>
  412848:	str	w22, [x21]
  41284c:	mov	w0, w20
  412850:	ldp	x20, x19, [sp, #32]
  412854:	ldp	x22, x21, [sp, #16]
  412858:	ldp	x29, x30, [sp], #48
  41285c:	ret
  412860:	stp	x29, x30, [sp, #-48]!
  412864:	str	x21, [sp, #16]
  412868:	stp	x20, x19, [sp, #32]
  41286c:	mov	x29, sp
  412870:	cbz	x1, 4128a0 <__fxstatat@plt+0xf3c0>
  412874:	mov	x19, x1
  412878:	mov	x20, x0
  41287c:	cbz	x0, 4128b0 <__fxstatat@plt+0xf3d0>
  412880:	adrp	x1, 416000 <__fxstatat@plt+0x12b20>
  412884:	add	x1, x1, #0x34e
  412888:	mov	x0, x20
  41288c:	bl	413764 <__fxstatat@plt+0x10284>
  412890:	mov	x21, x0
  412894:	cbnz	x0, 4128b4 <__fxstatat@plt+0xf3d4>
  412898:	mov	x20, xzr
  41289c:	b	412904 <__fxstatat@plt+0xf424>
  4128a0:	mov	x0, xzr
  4128a4:	bl	412918 <__fxstatat@plt+0xf438>
  4128a8:	mov	x20, x0
  4128ac:	b	412904 <__fxstatat@plt+0xf424>
  4128b0:	mov	x21, xzr
  4128b4:	mov	x0, x21
  4128b8:	mov	x1, x20
  4128bc:	bl	412918 <__fxstatat@plt+0xf438>
  4128c0:	mov	x20, x0
  4128c4:	cbz	x21, 4128e8 <__fxstatat@plt+0xf408>
  4128c8:	cmp	x19, #0x1, lsl #12
  4128cc:	mov	w8, #0x1000                	// #4096
  4128d0:	add	x1, x20, #0x18
  4128d4:	csel	x3, x19, x8, cc  // cc = lo, ul, last
  4128d8:	mov	x0, x21
  4128dc:	mov	w2, wzr
  4128e0:	bl	402d80 <setvbuf@plt>
  4128e4:	b	412904 <__fxstatat@plt+0xf424>
  4128e8:	add	x21, x20, #0x20
  4128ec:	mov	x0, x21
  4128f0:	mov	x1, x19
  4128f4:	str	xzr, [x20, #24]
  4128f8:	bl	412950 <__fxstatat@plt+0xf470>
  4128fc:	mov	x0, x21
  412900:	bl	4130cc <__fxstatat@plt+0xfbec>
  412904:	mov	x0, x20
  412908:	ldp	x20, x19, [sp, #32]
  41290c:	ldr	x21, [sp, #16]
  412910:	ldp	x29, x30, [sp], #48
  412914:	ret
  412918:	stp	x29, x30, [sp, #-32]!
  41291c:	stp	x20, x19, [sp, #16]
  412920:	mov	x20, x0
  412924:	mov	w0, #0x1038                	// #4152
  412928:	mov	x29, sp
  41292c:	mov	x19, x1
  412930:	bl	410d88 <__fxstatat@plt+0xd8a8>
  412934:	adrp	x8, 412000 <__fxstatat@plt+0xeb20>
  412938:	add	x8, x8, #0xd14
  41293c:	stp	x20, x8, [x0]
  412940:	str	x19, [x0, #16]
  412944:	ldp	x20, x19, [sp, #16]
  412948:	ldp	x29, x30, [sp], #32
  41294c:	ret
  412950:	sub	sp, sp, #0x40
  412954:	stp	x20, x19, [sp, #48]
  412958:	mov	x19, x0
  41295c:	adrp	x0, 416000 <__fxstatat@plt+0x12b20>
  412960:	str	x21, [sp, #32]
  412964:	mov	x21, x1
  412968:	add	x0, x0, #0x370
  41296c:	mov	w1, wzr
  412970:	stp	x29, x30, [sp, #16]
  412974:	add	x29, sp, #0x10
  412978:	bl	402ec0 <open@plt>
  41297c:	tbnz	w0, #31, 412aec <__fxstatat@plt+0xf60c>
  412980:	cmp	x21, #0x800
  412984:	mov	w8, #0x800                 	// #2048
  412988:	csel	x2, x21, x8, cc  // cc = lo, ul, last
  41298c:	mov	x1, x19
  412990:	mov	w20, w0
  412994:	bl	403320 <read@plt>
  412998:	bic	x21, x0, x0, asr #63
  41299c:	mov	w0, w20
  4129a0:	bl	403050 <close@plt>
  4129a4:	cmp	x21, #0x7ff
  4129a8:	b.hi	4129e0 <__fxstatat@plt+0xf500>  // b.pmore
  4129ac:	mov	w8, #0x800                 	// #2048
  4129b0:	sub	x8, x8, x21
  4129b4:	cmp	x8, #0x10
  4129b8:	mov	w9, #0x10                  	// #16
  4129bc:	mov	x0, sp
  4129c0:	mov	x1, xzr
  4129c4:	csel	x20, x8, x9, cc  // cc = lo, ul, last
  4129c8:	bl	402f70 <gettimeofday@plt>
  4129cc:	add	x0, x19, x21
  4129d0:	mov	x1, sp
  4129d4:	mov	x2, x20
  4129d8:	bl	402c10 <memcpy@plt>
  4129dc:	add	x21, x20, x21
  4129e0:	cmp	x21, #0x7ff
  4129e4:	b.ls	412a40 <__fxstatat@plt+0xf560>  // b.plast
  4129e8:	cmp	x21, #0x7ff
  4129ec:	b.ls	412a78 <__fxstatat@plt+0xf598>  // b.plast
  4129f0:	cmp	x21, #0x7ff
  4129f4:	b.ls	412ab0 <__fxstatat@plt+0xf5d0>  // b.plast
  4129f8:	cmp	x21, #0x7ff
  4129fc:	b.hi	412a2c <__fxstatat@plt+0xf54c>  // b.pmore
  412a00:	mov	w8, #0x800                 	// #2048
  412a04:	sub	x8, x8, x21
  412a08:	cmp	x8, #0x4
  412a0c:	mov	w9, #0x4                   	// #4
  412a10:	csel	x20, x8, x9, cc  // cc = lo, ul, last
  412a14:	bl	403200 <getgid@plt>
  412a18:	str	w0, [sp]
  412a1c:	add	x0, x19, x21
  412a20:	mov	x1, sp
  412a24:	mov	x2, x20
  412a28:	bl	402c10 <memcpy@plt>
  412a2c:	ldp	x20, x19, [sp, #48]
  412a30:	ldr	x21, [sp, #32]
  412a34:	ldp	x29, x30, [sp, #16]
  412a38:	add	sp, sp, #0x40
  412a3c:	ret
  412a40:	mov	w8, #0x800                 	// #2048
  412a44:	sub	x8, x8, x21
  412a48:	cmp	x8, #0x4
  412a4c:	mov	w9, #0x4                   	// #4
  412a50:	csel	x20, x8, x9, cc  // cc = lo, ul, last
  412a54:	bl	402e60 <getpid@plt>
  412a58:	str	w0, [sp]
  412a5c:	add	x0, x19, x21
  412a60:	mov	x1, sp
  412a64:	mov	x2, x20
  412a68:	bl	402c10 <memcpy@plt>
  412a6c:	add	x21, x20, x21
  412a70:	cmp	x21, #0x7ff
  412a74:	b.hi	4129f0 <__fxstatat@plt+0xf510>  // b.pmore
  412a78:	mov	w8, #0x800                 	// #2048
  412a7c:	sub	x8, x8, x21
  412a80:	cmp	x8, #0x4
  412a84:	mov	w9, #0x4                   	// #4
  412a88:	csel	x20, x8, x9, cc  // cc = lo, ul, last
  412a8c:	bl	402ee0 <getppid@plt>
  412a90:	str	w0, [sp]
  412a94:	add	x0, x19, x21
  412a98:	mov	x1, sp
  412a9c:	mov	x2, x20
  412aa0:	bl	402c10 <memcpy@plt>
  412aa4:	add	x21, x20, x21
  412aa8:	cmp	x21, #0x7ff
  412aac:	b.hi	4129f8 <__fxstatat@plt+0xf518>  // b.pmore
  412ab0:	mov	w8, #0x800                 	// #2048
  412ab4:	sub	x8, x8, x21
  412ab8:	cmp	x8, #0x4
  412abc:	mov	w9, #0x4                   	// #4
  412ac0:	csel	x20, x8, x9, cc  // cc = lo, ul, last
  412ac4:	bl	402d20 <getuid@plt>
  412ac8:	str	w0, [sp]
  412acc:	add	x0, x19, x21
  412ad0:	mov	x1, sp
  412ad4:	mov	x2, x20
  412ad8:	bl	402c10 <memcpy@plt>
  412adc:	add	x21, x20, x21
  412ae0:	cmp	x21, #0x7ff
  412ae4:	b.ls	412a00 <__fxstatat@plt+0xf520>  // b.plast
  412ae8:	b	412a2c <__fxstatat@plt+0xf54c>
  412aec:	mov	x21, xzr
  412af0:	cmp	x21, #0x7ff
  412af4:	b.ls	4129ac <__fxstatat@plt+0xf4cc>  // b.plast
  412af8:	b	4129e0 <__fxstatat@plt+0xf500>
  412afc:	str	x1, [x0, #8]
  412b00:	ret
  412b04:	str	x1, [x0, #16]
  412b08:	ret
  412b0c:	stp	x29, x30, [sp, #-16]!
  412b10:	ldr	x8, [x0]
  412b14:	mov	x29, sp
  412b18:	cbz	x8, 412b28 <__fxstatat@plt+0xf648>
  412b1c:	bl	412b38 <__fxstatat@plt+0xf658>
  412b20:	ldp	x29, x30, [sp], #16
  412b24:	ret
  412b28:	add	x0, x0, #0x18
  412b2c:	bl	412bd4 <__fxstatat@plt+0xf6f4>
  412b30:	ldp	x29, x30, [sp], #16
  412b34:	ret
  412b38:	stp	x29, x30, [sp, #-64]!
  412b3c:	stp	x24, x23, [sp, #16]
  412b40:	stp	x22, x21, [sp, #32]
  412b44:	stp	x20, x19, [sp, #48]
  412b48:	ldr	x3, [x0]
  412b4c:	mov	x20, x1
  412b50:	mov	x19, x0
  412b54:	mov	w1, #0x1                   	// #1
  412b58:	mov	x0, x20
  412b5c:	mov	x29, sp
  412b60:	mov	x21, x2
  412b64:	bl	4030e0 <fread_unlocked@plt>
  412b68:	mov	x23, x0
  412b6c:	bl	403410 <__errno_location@plt>
  412b70:	subs	x21, x21, x23
  412b74:	b.eq	412bc0 <__fxstatat@plt+0xf6e0>  // b.none
  412b78:	mov	x22, x0
  412b7c:	ldr	x0, [x19]
  412b80:	ldr	w24, [x22]
  412b84:	add	x20, x20, x23
  412b88:	bl	402d10 <ferror_unlocked@plt>
  412b8c:	cmp	w0, #0x0
  412b90:	csel	w8, wzr, w24, eq  // eq = none
  412b94:	str	w8, [x22]
  412b98:	ldp	x8, x0, [x19, #8]
  412b9c:	blr	x8
  412ba0:	ldr	x3, [x19]
  412ba4:	mov	w1, #0x1                   	// #1
  412ba8:	mov	x0, x20
  412bac:	mov	x2, x21
  412bb0:	bl	4030e0 <fread_unlocked@plt>
  412bb4:	mov	x23, x0
  412bb8:	subs	x21, x21, x0
  412bbc:	b.ne	412b7c <__fxstatat@plt+0xf69c>  // b.any
  412bc0:	ldp	x20, x19, [sp, #48]
  412bc4:	ldp	x22, x21, [sp, #32]
  412bc8:	ldp	x24, x23, [sp, #16]
  412bcc:	ldp	x29, x30, [sp], #64
  412bd0:	ret
  412bd4:	stp	x29, x30, [sp, #-80]!
  412bd8:	stp	x26, x25, [sp, #16]
  412bdc:	stp	x24, x23, [sp, #32]
  412be0:	stp	x22, x21, [sp, #48]
  412be4:	stp	x20, x19, [sp, #64]
  412be8:	mov	x20, x0
  412bec:	ldr	x23, [x20], #8
  412bf0:	mov	w8, #0x1020                	// #4128
  412bf4:	mov	x24, x2
  412bf8:	mov	x22, x1
  412bfc:	mov	x19, x0
  412c00:	add	x21, x0, #0x820
  412c04:	add	x25, x0, x8
  412c08:	mov	x29, sp
  412c0c:	b	412c28 <__fxstatat@plt+0xf748>
  412c10:	mov	x2, x24
  412c14:	bl	402c10 <memcpy@plt>
  412c18:	sub	x8, x23, x24
  412c1c:	str	x8, [x19]
  412c20:	mov	w8, #0x1                   	// #1
  412c24:	cbnz	w8, 412cb4 <__fxstatat@plt+0xf7d4>
  412c28:	subs	x26, x24, x23
  412c2c:	sub	x1, x25, x23
  412c30:	mov	x0, x22
  412c34:	b.ls	412c10 <__fxstatat@plt+0xf730>  // b.plast
  412c38:	mov	x2, x23
  412c3c:	bl	402c10 <memcpy@plt>
  412c40:	add	x22, x22, x23
  412c44:	tst	x22, #0x7
  412c48:	b.eq	412c68 <__fxstatat@plt+0xf788>  // b.none
  412c4c:	mov	x0, x20
  412c50:	mov	x1, x21
  412c54:	bl	412d84 <__fxstatat@plt+0xf8a4>
  412c58:	mov	w8, wzr
  412c5c:	mov	x24, x26
  412c60:	mov	w23, #0x800                 	// #2048
  412c64:	b	412c24 <__fxstatat@plt+0xf744>
  412c68:	mov	x24, x22
  412c6c:	cmp	x26, #0x800
  412c70:	b.cc	412ca0 <__fxstatat@plt+0xf7c0>  // b.lo, b.ul, b.last
  412c74:	mov	x0, x20
  412c78:	mov	x1, x24
  412c7c:	bl	412d84 <__fxstatat@plt+0xf8a4>
  412c80:	subs	x26, x26, #0x800
  412c84:	add	x24, x24, #0x800
  412c88:	b.ne	412c6c <__fxstatat@plt+0xf78c>  // b.any
  412c8c:	mov	w8, #0x1                   	// #1
  412c90:	str	xzr, [x19]
  412c94:	mov	x24, x26
  412c98:	cbnz	w8, 412c24 <__fxstatat@plt+0xf744>
  412c9c:	b	412c4c <__fxstatat@plt+0xf76c>
  412ca0:	mov	w8, wzr
  412ca4:	mov	x22, x24
  412ca8:	mov	x24, x26
  412cac:	cbnz	w8, 412c24 <__fxstatat@plt+0xf744>
  412cb0:	b	412c4c <__fxstatat@plt+0xf76c>
  412cb4:	ldp	x20, x19, [sp, #64]
  412cb8:	ldp	x22, x21, [sp, #48]
  412cbc:	ldp	x24, x23, [sp, #32]
  412cc0:	ldp	x26, x25, [sp, #16]
  412cc4:	ldp	x29, x30, [sp], #80
  412cc8:	ret
  412ccc:	stp	x29, x30, [sp, #-32]!
  412cd0:	stp	x20, x19, [sp, #16]
  412cd4:	ldr	x19, [x0]
  412cd8:	mov	w1, #0x1038                	// #4152
  412cdc:	mov	x2, #0xffffffffffffffff    	// #-1
  412ce0:	mov	x29, sp
  412ce4:	mov	x20, x0
  412ce8:	bl	403300 <__explicit_bzero_chk@plt>
  412cec:	mov	x0, x20
  412cf0:	bl	4031d0 <free@plt>
  412cf4:	cbz	x19, 412d04 <__fxstatat@plt+0xf824>
  412cf8:	mov	x0, x19
  412cfc:	bl	4133d4 <__fxstatat@plt+0xfef4>
  412d00:	b	412d08 <__fxstatat@plt+0xf828>
  412d04:	mov	w0, wzr
  412d08:	ldp	x20, x19, [sp, #16]
  412d0c:	ldp	x29, x30, [sp], #32
  412d10:	ret
  412d14:	stp	x29, x30, [sp, #-48]!
  412d18:	stp	x22, x21, [sp, #16]
  412d1c:	stp	x20, x19, [sp, #32]
  412d20:	mov	x29, sp
  412d24:	cbz	x0, 412d80 <__fxstatat@plt+0xf8a0>
  412d28:	adrp	x8, 427000 <__fxstatat@plt+0x23b20>
  412d2c:	ldr	w20, [x8, #1192]
  412d30:	mov	x19, x0
  412d34:	bl	403410 <__errno_location@plt>
  412d38:	ldr	w21, [x0]
  412d3c:	adrp	x8, 416000 <__fxstatat@plt+0x12b20>
  412d40:	adrp	x9, 416000 <__fxstatat@plt+0x12b20>
  412d44:	add	x8, x8, #0x361
  412d48:	add	x9, x9, #0x351
  412d4c:	cmp	w21, #0x0
  412d50:	csel	x1, x9, x8, eq  // eq = none
  412d54:	mov	w2, #0x5                   	// #5
  412d58:	mov	x0, xzr
  412d5c:	bl	403370 <dcgettext@plt>
  412d60:	mov	x22, x0
  412d64:	mov	x0, x19
  412d68:	bl	40e220 <__fxstatat@plt+0xad40>
  412d6c:	mov	x3, x0
  412d70:	mov	w0, w20
  412d74:	mov	w1, w21
  412d78:	mov	x2, x22
  412d7c:	bl	402c80 <error@plt>
  412d80:	bl	4030a0 <abort@plt>
  412d84:	sub	sp, sp, #0x80
  412d88:	stp	x29, x30, [sp, #32]
  412d8c:	stp	x28, x27, [sp, #48]
  412d90:	stp	x26, x25, [sp, #64]
  412d94:	stp	x24, x23, [sp, #80]
  412d98:	stp	x22, x21, [sp, #96]
  412d9c:	stp	x20, x19, [sp, #112]
  412da0:	ldr	x8, [x0, #2064]
  412da4:	ldr	x9, [x0, #2056]
  412da8:	ldr	x23, [x0, #2048]
  412dac:	add	x29, sp, #0x20
  412db0:	add	x8, x8, #0x1
  412db4:	mov	x19, x0
  412db8:	add	x21, x8, x9
  412dbc:	add	x26, x0, #0x400
  412dc0:	str	x1, [sp, #16]
  412dc4:	stur	xzr, [x29, #-8]
  412dc8:	str	x8, [x0, #2064]
  412dcc:	ldur	x24, [x29, #-8]
  412dd0:	ldr	x9, [sp, #16]
  412dd4:	mov	x0, x19
  412dd8:	add	x25, x19, x24
  412ddc:	ldr	x22, [x25]
  412de0:	ldr	x8, [x25, #1024]
  412de4:	add	x27, x9, x24
  412de8:	eon	x9, x23, x23, lsl #21
  412dec:	mov	x1, x22
  412df0:	add	x23, x9, x8
  412df4:	bl	4130bc <__fxstatat@plt+0xfbdc>
  412df8:	add	x8, x23, x21
  412dfc:	add	x8, x8, x0
  412e00:	lsr	x1, x8, #8
  412e04:	mov	x0, x19
  412e08:	str	x8, [x25]
  412e0c:	bl	4130bc <__fxstatat@plt+0xfbdc>
  412e10:	add	x21, x0, x22
  412e14:	mov	x0, x21
  412e18:	bl	4130c8 <__fxstatat@plt+0xfbe8>
  412e1c:	mov	x0, x23
  412e20:	str	x21, [x27]
  412e24:	bl	4130c8 <__fxstatat@plt+0xfbe8>
  412e28:	ldr	x22, [x25, #8]
  412e2c:	ldr	x8, [x25, #1032]
  412e30:	eor	x9, x23, x23, lsr #5
  412e34:	mov	x0, x19
  412e38:	mov	x1, x22
  412e3c:	add	x20, x9, x8
  412e40:	bl	4130bc <__fxstatat@plt+0xfbdc>
  412e44:	add	x8, x20, x21
  412e48:	add	x8, x8, x0
  412e4c:	lsr	x1, x8, #8
  412e50:	mov	x0, x19
  412e54:	str	x8, [x25, #8]
  412e58:	bl	4130bc <__fxstatat@plt+0xfbdc>
  412e5c:	add	x21, x0, x22
  412e60:	mov	x0, x21
  412e64:	bl	4130c8 <__fxstatat@plt+0xfbe8>
  412e68:	str	x21, [x27, #8]
  412e6c:	ldr	x22, [x25, #16]
  412e70:	ldr	x8, [x25, #1040]
  412e74:	eor	x9, x20, x20, lsl #12
  412e78:	mov	x0, x19
  412e7c:	mov	x1, x22
  412e80:	add	x23, x8, x9
  412e84:	bl	4130bc <__fxstatat@plt+0xfbdc>
  412e88:	add	x8, x23, x21
  412e8c:	add	x8, x8, x0
  412e90:	lsr	x1, x8, #8
  412e94:	mov	x0, x19
  412e98:	str	x8, [x25, #16]
  412e9c:	bl	4130bc <__fxstatat@plt+0xfbdc>
  412ea0:	add	x21, x0, x22
  412ea4:	mov	x0, x21
  412ea8:	bl	4130c8 <__fxstatat@plt+0xfbe8>
  412eac:	mov	x0, x23
  412eb0:	str	x21, [x27, #16]
  412eb4:	bl	4130c8 <__fxstatat@plt+0xfbe8>
  412eb8:	ldr	x22, [x25, #24]
  412ebc:	ldr	x8, [x25, #1048]
  412ec0:	eor	x9, x23, x23, lsr #33
  412ec4:	mov	x0, x19
  412ec8:	mov	x1, x22
  412ecc:	add	x23, x9, x8
  412ed0:	bl	4130bc <__fxstatat@plt+0xfbdc>
  412ed4:	add	x8, x23, x21
  412ed8:	add	x8, x8, x0
  412edc:	lsr	x1, x8, #8
  412ee0:	mov	x0, x19
  412ee4:	str	x8, [x25, #24]
  412ee8:	bl	4130bc <__fxstatat@plt+0xfbdc>
  412eec:	add	x21, x0, x22
  412ef0:	mov	x0, x21
  412ef4:	bl	4130c8 <__fxstatat@plt+0xfbe8>
  412ef8:	add	x24, x24, #0x20
  412efc:	add	x25, x19, x24
  412f00:	cmp	x25, x26
  412f04:	stur	x24, [x29, #-8]
  412f08:	str	x21, [x27, #24]
  412f0c:	b.cc	412dcc <__fxstatat@plt+0xf8ec>  // b.lo, b.ul, b.last
  412f10:	add	x8, x19, #0x800
  412f14:	str	x8, [sp]
  412f18:	ldur	x8, [x29, #-8]
  412f1c:	ldr	x9, [sp, #16]
  412f20:	mov	x26, xzr
  412f24:	add	x8, x9, x8
  412f28:	mov	x24, x8
  412f2c:	str	x8, [sp, #8]
  412f30:	add	x27, x25, x26
  412f34:	sub	x8, x27, #0x400
  412f38:	ldr	x22, [x25, x26]
  412f3c:	ldr	x8, [x8]
  412f40:	eon	x9, x23, x23, lsl #21
  412f44:	mov	x0, x19
  412f48:	mov	x1, x22
  412f4c:	add	x23, x9, x8
  412f50:	bl	4130bc <__fxstatat@plt+0xfbdc>
  412f54:	add	x8, x23, x21
  412f58:	add	x8, x8, x0
  412f5c:	lsr	x1, x8, #8
  412f60:	mov	x0, x19
  412f64:	str	x8, [x25, x26]
  412f68:	bl	4130bc <__fxstatat@plt+0xfbdc>
  412f6c:	add	x21, x0, x22
  412f70:	mov	x0, x21
  412f74:	bl	4130c8 <__fxstatat@plt+0xfbe8>
  412f78:	mov	x0, x23
  412f7c:	str	x21, [x24, x26]
  412f80:	bl	4130c8 <__fxstatat@plt+0xfbe8>
  412f84:	ldur	x28, [x29, #-8]
  412f88:	add	x9, x19, x26
  412f8c:	sub	x8, x27, #0x3f8
  412f90:	ldr	x8, [x8]
  412f94:	add	x20, x9, x28
  412f98:	ldr	x22, [x20, #8]
  412f9c:	eor	x9, x23, x23, lsr #5
  412fa0:	mov	x0, x19
  412fa4:	add	x23, x9, x8
  412fa8:	mov	x1, x22
  412fac:	bl	4130bc <__fxstatat@plt+0xfbdc>
  412fb0:	add	x8, x23, x21
  412fb4:	add	x8, x8, x0
  412fb8:	lsr	x1, x8, #8
  412fbc:	mov	x0, x19
  412fc0:	str	x8, [x20, #8]
  412fc4:	bl	4130bc <__fxstatat@plt+0xfbdc>
  412fc8:	add	x21, x0, x22
  412fcc:	mov	x0, x21
  412fd0:	bl	4130c8 <__fxstatat@plt+0xfbe8>
  412fd4:	ldr	x8, [sp, #16]
  412fd8:	eor	x9, x23, x23, lsl #12
  412fdc:	mov	x0, x19
  412fe0:	add	x8, x8, x26
  412fe4:	add	x28, x8, x28
  412fe8:	str	x21, [x28, #8]
  412fec:	sub	x8, x27, #0x3f0
  412ff0:	ldr	x22, [x20, #16]
  412ff4:	ldr	x8, [x8]
  412ff8:	mov	x1, x22
  412ffc:	add	x23, x8, x9
  413000:	bl	4130bc <__fxstatat@plt+0xfbdc>
  413004:	add	x8, x23, x21
  413008:	add	x8, x8, x0
  41300c:	lsr	x1, x8, #8
  413010:	mov	x0, x19
  413014:	str	x8, [x20, #16]
  413018:	bl	4130bc <__fxstatat@plt+0xfbdc>
  41301c:	add	x21, x0, x22
  413020:	mov	x0, x21
  413024:	bl	4130c8 <__fxstatat@plt+0xfbe8>
  413028:	mov	x0, x23
  41302c:	str	x21, [x28, #16]
  413030:	bl	4130c8 <__fxstatat@plt+0xfbe8>
  413034:	sub	x8, x27, #0x3e8
  413038:	ldr	x22, [x20, #24]
  41303c:	ldr	x8, [x8]
  413040:	eor	x9, x23, x23, lsr #33
  413044:	mov	x0, x19
  413048:	mov	x1, x22
  41304c:	add	x23, x9, x8
  413050:	bl	4130bc <__fxstatat@plt+0xfbdc>
  413054:	add	x8, x23, x21
  413058:	add	x8, x8, x0
  41305c:	lsr	x1, x8, #8
  413060:	mov	x0, x19
  413064:	str	x8, [x20, #24]
  413068:	bl	4130bc <__fxstatat@plt+0xfbdc>
  41306c:	add	x21, x0, x22
  413070:	mov	x0, x21
  413074:	bl	4130c8 <__fxstatat@plt+0xfbe8>
  413078:	add	x8, x24, x26
  41307c:	str	x21, [x8, #24]
  413080:	ldr	x8, [sp]
  413084:	add	x9, x27, #0x20
  413088:	add	x26, x26, #0x20
  41308c:	cmp	x9, x8
  413090:	b.cc	412f30 <__fxstatat@plt+0xfa50>  // b.lo, b.ul, b.last
  413094:	str	x23, [x19, #2048]
  413098:	str	x21, [x19, #2056]
  41309c:	ldp	x20, x19, [sp, #112]
  4130a0:	ldp	x22, x21, [sp, #96]
  4130a4:	ldp	x24, x23, [sp, #80]
  4130a8:	ldp	x26, x25, [sp, #64]
  4130ac:	ldp	x28, x27, [sp, #48]
  4130b0:	ldp	x29, x30, [sp, #32]
  4130b4:	add	sp, sp, #0x80
  4130b8:	ret
  4130bc:	and	x8, x1, #0x7f8
  4130c0:	ldr	x0, [x0, x8]
  4130c4:	ret
  4130c8:	ret
  4130cc:	sub	sp, sp, #0x80
  4130d0:	stp	x22, x21, [sp, #96]
  4130d4:	stp	x20, x19, [sp, #112]
  4130d8:	mov	x20, #0x4b7c                	// #19324
  4130dc:	mov	x21, #0xc862                	// #51298
  4130e0:	mov	x22, #0x12a0                	// #4768
  4130e4:	mov	x9, #0x5524                	// #21796
  4130e8:	mov	x10, #0xe0ce                	// #57550
  4130ec:	mov	x8, #0x9315                	// #37653
  4130f0:	mov	x12, #0x89ed                	// #35309
  4130f4:	mov	x11, #0xc0ab                	// #49323
  4130f8:	movk	x20, #0xa288, lsl #16
  4130fc:	movk	x21, #0xc73a, lsl #16
  413100:	movk	x22, #0x3d47, lsl #16
  413104:	movk	x9, #0x4a59, lsl #16
  413108:	movk	x10, #0x8355, lsl #16
  41310c:	movk	x8, #0xa5a0, lsl #16
  413110:	movk	x12, #0xcbfc, lsl #16
  413114:	movk	x11, #0x6c44, lsl #16
  413118:	movk	x20, #0x4677, lsl #32
  41311c:	movk	x21, #0xb322, lsl #32
  413120:	movk	x22, #0xa505, lsl #32
  413124:	movk	x9, #0x2e82, lsl #32
  413128:	movk	x10, #0x53db, lsl #32
  41312c:	movk	x8, #0x4a0f, lsl #32
  413130:	movk	x12, #0x5bf2, lsl #32
  413134:	movk	x11, #0x704f, lsl #32
  413138:	stp	x24, x23, [sp, #80]
  41313c:	add	x23, x0, #0x20
  413140:	movk	x20, #0x647c, lsl #48
  413144:	movk	x21, #0xb9f8, lsl #48
  413148:	movk	x22, #0x8c0e, lsl #48
  41314c:	movk	x9, #0xb29b, lsl #48
  413150:	movk	x10, #0x82f0, lsl #48
  413154:	movk	x8, #0x48fe, lsl #48
  413158:	movk	x12, #0xae98, lsl #48
  41315c:	movk	x11, #0x98f5, lsl #48
  413160:	mov	x24, #0xfffffffffffffff8    	// #-8
  413164:	stp	x29, x30, [sp, #32]
  413168:	stp	x28, x27, [sp, #48]
  41316c:	stp	x26, x25, [sp, #64]
  413170:	add	x29, sp, #0x20
  413174:	str	x0, [sp, #8]
  413178:	ldp	x13, x14, [x23, #-32]
  41317c:	ldp	x15, x16, [x23, #-16]
  413180:	add	x13, x13, x20
  413184:	add	x20, x14, x21
  413188:	ldp	x14, x17, [x23]
  41318c:	add	x21, x15, x22
  413190:	add	x22, x16, x9
  413194:	ldp	x9, x15, [x23, #16]
  413198:	add	x25, x14, x10
  41319c:	add	x26, x17, x8
  4131a0:	sub	x28, x13, x25
  4131a4:	add	x0, x15, x11
  4131a8:	add	x27, x9, x12
  4131ac:	bl	4130c8 <__fxstatat@plt+0xfbe8>
  4131b0:	eor	x26, x26, x0, lsr #9
  4131b4:	add	x19, x0, x28
  4131b8:	eor	x27, x27, x28, lsl #9
  4131bc:	sub	x0, x20, x26
  4131c0:	add	x20, x0, x28
  4131c4:	sub	x21, x21, x27
  4131c8:	bl	4130c8 <__fxstatat@plt+0xfbe8>
  4131cc:	eor	x19, x19, x0, lsr #23
  4131d0:	add	x28, x0, x21
  4131d4:	eor	x20, x20, x21, lsl #15
  4131d8:	sub	x0, x22, x19
  4131dc:	add	x22, x0, x21
  4131e0:	sub	x25, x25, x20
  4131e4:	bl	4130c8 <__fxstatat@plt+0xfbe8>
  4131e8:	eor	x21, x28, x0, lsr #14
  4131ec:	add	x28, x25, x0
  4131f0:	eor	x22, x22, x25, lsl #20
  4131f4:	sub	x0, x26, x21
  4131f8:	add	x25, x25, x0
  4131fc:	sub	x26, x27, x22
  413200:	bl	4130c8 <__fxstatat@plt+0xfbe8>
  413204:	eor	x9, x28, x0, lsr #17
  413208:	sub	x11, x19, x9
  41320c:	add	x8, x26, x0
  413210:	eor	x10, x25, x26, lsl #14
  413214:	add	x24, x24, #0x8
  413218:	add	x12, x26, x11
  41321c:	stp	x20, x21, [x23, #-32]
  413220:	stp	x22, x9, [x23, #-16]
  413224:	stp	x10, x8, [x23]
  413228:	cmp	x24, #0xf8
  41322c:	stp	x12, x11, [x23, #16]
  413230:	add	x23, x23, #0x40
  413234:	b.cc	413178 <__fxstatat@plt+0xfc98>  // b.lo, b.ul, b.last
  413238:	ldr	x13, [sp, #8]
  41323c:	mov	x24, #0xfffffffffffffff8    	// #-8
  413240:	add	x23, x13, #0x20
  413244:	ldp	x15, x16, [x23, #-16]
  413248:	ldp	x13, x14, [x23, #-32]
  41324c:	add	x9, x16, x9
  413250:	add	x19, x14, x21
  413254:	ldp	x14, x17, [x23]
  413258:	str	x9, [sp, #16]
  41325c:	add	x13, x13, x20
  413260:	add	x20, x15, x22
  413264:	ldp	x9, x15, [x23, #16]
  413268:	add	x22, x14, x10
  41326c:	add	x25, x17, x8
  413270:	sub	x27, x13, x22
  413274:	add	x0, x15, x11
  413278:	add	x26, x9, x12
  41327c:	bl	4130c8 <__fxstatat@plt+0xfbe8>
  413280:	eor	x25, x25, x0, lsr #9
  413284:	add	x28, x0, x27
  413288:	eor	x26, x26, x27, lsl #9
  41328c:	sub	x0, x19, x25
  413290:	add	x19, x0, x27
  413294:	sub	x27, x20, x26
  413298:	bl	4130c8 <__fxstatat@plt+0xfbe8>
  41329c:	ldr	x9, [sp, #16]
  4132a0:	eor	x8, x28, x0, lsr #23
  4132a4:	add	x21, x0, x27
  4132a8:	eor	x20, x19, x27, lsl #15
  4132ac:	sub	x0, x9, x8
  4132b0:	stur	x8, [x29, #-8]
  4132b4:	add	x19, x0, x27
  4132b8:	sub	x27, x22, x20
  4132bc:	bl	4130c8 <__fxstatat@plt+0xfbe8>
  4132c0:	eor	x21, x21, x0, lsr #14
  4132c4:	add	x28, x27, x0
  4132c8:	eor	x22, x19, x27, lsl #20
  4132cc:	sub	x0, x25, x21
  4132d0:	add	x19, x27, x0
  4132d4:	sub	x25, x26, x22
  4132d8:	bl	4130c8 <__fxstatat@plt+0xfbe8>
  4132dc:	stp	x20, x21, [x23, #-32]
  4132e0:	ldur	x11, [x29, #-8]
  4132e4:	eor	x9, x28, x0, lsr #17
  4132e8:	add	x8, x25, x0
  4132ec:	eor	x10, x19, x25, lsl #14
  4132f0:	sub	x11, x11, x9
  4132f4:	add	x24, x24, #0x8
  4132f8:	add	x12, x25, x11
  4132fc:	stp	x22, x9, [x23, #-16]
  413300:	stp	x10, x8, [x23]
  413304:	cmp	x24, #0xf8
  413308:	stp	x12, x11, [x23, #16]
  41330c:	add	x23, x23, #0x40
  413310:	b.cc	413244 <__fxstatat@plt+0xfd64>  // b.lo, b.ul, b.last
  413314:	ldr	x8, [sp, #8]
  413318:	movi	v0.2d, #0x0
  41331c:	str	xzr, [x8, #2064]
  413320:	str	q0, [x8, #2048]
  413324:	ldp	x20, x19, [sp, #112]
  413328:	ldp	x22, x21, [sp, #96]
  41332c:	ldp	x24, x23, [sp, #80]
  413330:	ldp	x26, x25, [sp, #64]
  413334:	ldp	x28, x27, [sp, #48]
  413338:	ldp	x29, x30, [sp, #32]
  41333c:	add	sp, sp, #0x80
  413340:	ret
  413344:	stp	x29, x30, [sp, #-16]!
  413348:	mov	w2, #0x3                   	// #3
  41334c:	mov	w1, wzr
  413350:	mov	x29, sp
  413354:	bl	413460 <__fxstatat@plt+0xff80>
  413358:	ldp	x29, x30, [sp], #16
  41335c:	ret
  413360:	adds	x8, x0, x1
  413364:	csinv	x0, x8, xzr, cc  // cc = lo, ul, last
  413368:	ret
  41336c:	stp	x29, x30, [sp, #-32]!
  413370:	str	x19, [sp, #16]
  413374:	mov	x29, sp
  413378:	mov	x19, x2
  41337c:	bl	413360 <__fxstatat@plt+0xfe80>
  413380:	mov	x1, x19
  413384:	bl	413360 <__fxstatat@plt+0xfe80>
  413388:	ldr	x19, [sp, #16]
  41338c:	ldp	x29, x30, [sp], #32
  413390:	ret
  413394:	stp	x29, x30, [sp, #-32]!
  413398:	stp	x20, x19, [sp, #16]
  41339c:	mov	x29, sp
  4133a0:	mov	x19, x3
  4133a4:	mov	x20, x2
  4133a8:	bl	413360 <__fxstatat@plt+0xfe80>
  4133ac:	mov	x1, x20
  4133b0:	bl	413360 <__fxstatat@plt+0xfe80>
  4133b4:	mov	x1, x19
  4133b8:	bl	413360 <__fxstatat@plt+0xfe80>
  4133bc:	ldp	x20, x19, [sp, #16]
  4133c0:	ldp	x29, x30, [sp], #32
  4133c4:	ret
  4133c8:	cmp	x0, x1
  4133cc:	csel	x0, x1, x0, cc  // cc = lo, ul, last
  4133d0:	ret
  4133d4:	stp	x29, x30, [sp, #-32]!
  4133d8:	stp	x20, x19, [sp, #16]
  4133dc:	mov	x29, sp
  4133e0:	mov	x19, x0
  4133e4:	bl	402e10 <fileno@plt>
  4133e8:	tbnz	w0, #31, 41342c <__fxstatat@plt+0xff4c>
  4133ec:	mov	x0, x19
  4133f0:	bl	403390 <__freading@plt>
  4133f4:	cbz	w0, 413414 <__fxstatat@plt+0xff34>
  4133f8:	mov	x0, x19
  4133fc:	bl	402e10 <fileno@plt>
  413400:	mov	w2, #0x1                   	// #1
  413404:	mov	x1, xzr
  413408:	bl	402dd0 <lseek@plt>
  41340c:	cmn	x0, #0x1
  413410:	b.eq	413438 <__fxstatat@plt+0xff58>  // b.none
  413414:	mov	x0, x19
  413418:	bl	411608 <__fxstatat@plt+0xe128>
  41341c:	cbz	w0, 413438 <__fxstatat@plt+0xff58>
  413420:	bl	403410 <__errno_location@plt>
  413424:	ldr	w20, [x0]
  413428:	b	41343c <__fxstatat@plt+0xff5c>
  41342c:	mov	x0, x19
  413430:	bl	402e50 <fclose@plt>
  413434:	b	413454 <__fxstatat@plt+0xff74>
  413438:	mov	w20, wzr
  41343c:	mov	x0, x19
  413440:	bl	402e50 <fclose@plt>
  413444:	cbz	w20, 413454 <__fxstatat@plt+0xff74>
  413448:	bl	403410 <__errno_location@plt>
  41344c:	str	w20, [x0]
  413450:	mov	w0, #0xffffffff            	// #-1
  413454:	ldp	x20, x19, [sp, #16]
  413458:	ldp	x29, x30, [sp], #32
  41345c:	ret
  413460:	sub	sp, sp, #0xe0
  413464:	stp	x29, x30, [sp, #208]
  413468:	add	x29, sp, #0xd0
  41346c:	mov	x8, #0xffffffffffffffd0    	// #-48
  413470:	mov	x9, sp
  413474:	sub	x10, x29, #0x50
  413478:	movk	x8, #0xff80, lsl #32
  41347c:	add	x11, x29, #0x10
  413480:	cmp	w1, #0xb
  413484:	add	x9, x9, #0x80
  413488:	add	x10, x10, #0x30
  41348c:	stp	x2, x3, [x29, #-80]
  413490:	stp	x4, x5, [x29, #-64]
  413494:	stp	x6, x7, [x29, #-48]
  413498:	stp	q1, q2, [sp, #16]
  41349c:	stp	q3, q4, [sp, #48]
  4134a0:	str	q0, [sp]
  4134a4:	stp	q5, q6, [sp, #80]
  4134a8:	str	q7, [sp, #112]
  4134ac:	stp	x9, x8, [x29, #-16]
  4134b0:	stp	x11, x10, [x29, #-32]
  4134b4:	b.hi	41350c <__fxstatat@plt+0x1002c>  // b.pmore
  4134b8:	mov	w8, #0x1                   	// #1
  4134bc:	lsl	w8, w8, w1
  4134c0:	mov	w9, #0x514                 	// #1300
  4134c4:	tst	w8, w9
  4134c8:	b.ne	413540 <__fxstatat@plt+0x10060>  // b.any
  4134cc:	mov	w9, #0xa0a                 	// #2570
  4134d0:	tst	w8, w9
  4134d4:	b.ne	413538 <__fxstatat@plt+0x10058>  // b.any
  4134d8:	cbnz	w1, 41350c <__fxstatat@plt+0x1002c>
  4134dc:	ldursw	x8, [x29, #-8]
  4134e0:	tbz	w8, #31, 4134f4 <__fxstatat@plt+0x10014>
  4134e4:	add	w9, w8, #0x8
  4134e8:	cmp	w9, #0x0
  4134ec:	stur	w9, [x29, #-8]
  4134f0:	b.le	413604 <__fxstatat@plt+0x10124>
  4134f4:	ldur	x8, [x29, #-32]
  4134f8:	add	x9, x8, #0x8
  4134fc:	stur	x9, [x29, #-32]
  413500:	ldr	w1, [x8]
  413504:	bl	413610 <__fxstatat@plt+0x10130>
  413508:	b	41356c <__fxstatat@plt+0x1008c>
  41350c:	sub	w8, w1, #0x400
  413510:	cmp	w8, #0xa
  413514:	b.hi	4135bc <__fxstatat@plt+0x100dc>  // b.pmore
  413518:	mov	w9, #0x1                   	// #1
  41351c:	lsl	w9, w9, w8
  413520:	mov	w10, #0x285                 	// #645
  413524:	tst	w9, w10
  413528:	b.ne	413540 <__fxstatat@plt+0x10060>  // b.any
  41352c:	mov	w10, #0x502                 	// #1282
  413530:	tst	w9, w10
  413534:	b.eq	413578 <__fxstatat@plt+0x10098>  // b.none
  413538:	bl	403290 <fcntl@plt>
  41353c:	b	41356c <__fxstatat@plt+0x1008c>
  413540:	ldursw	x8, [x29, #-8]
  413544:	tbz	w8, #31, 413558 <__fxstatat@plt+0x10078>
  413548:	add	w9, w8, #0x8
  41354c:	cmp	w9, #0x0
  413550:	stur	w9, [x29, #-8]
  413554:	b.le	4135b0 <__fxstatat@plt+0x100d0>
  413558:	ldur	x8, [x29, #-32]
  41355c:	add	x9, x8, #0x8
  413560:	stur	x9, [x29, #-32]
  413564:	ldr	w2, [x8]
  413568:	bl	403290 <fcntl@plt>
  41356c:	ldp	x29, x30, [sp, #208]
  413570:	add	sp, sp, #0xe0
  413574:	ret
  413578:	cmp	w8, #0x6
  41357c:	b.ne	4135bc <__fxstatat@plt+0x100dc>  // b.any
  413580:	ldursw	x8, [x29, #-8]
  413584:	tbz	w8, #31, 413598 <__fxstatat@plt+0x100b8>
  413588:	add	w9, w8, #0x8
  41358c:	cmp	w9, #0x0
  413590:	stur	w9, [x29, #-8]
  413594:	b.le	4135ec <__fxstatat@plt+0x1010c>
  413598:	ldur	x8, [x29, #-32]
  41359c:	add	x9, x8, #0x8
  4135a0:	stur	x9, [x29, #-32]
  4135a4:	ldr	w1, [x8]
  4135a8:	bl	41362c <__fxstatat@plt+0x1014c>
  4135ac:	b	41356c <__fxstatat@plt+0x1008c>
  4135b0:	ldur	x9, [x29, #-24]
  4135b4:	add	x8, x9, x8
  4135b8:	b	413564 <__fxstatat@plt+0x10084>
  4135bc:	ldursw	x8, [x29, #-8]
  4135c0:	tbz	w8, #31, 4135d4 <__fxstatat@plt+0x100f4>
  4135c4:	add	w9, w8, #0x8
  4135c8:	cmp	w9, #0x0
  4135cc:	stur	w9, [x29, #-8]
  4135d0:	b.le	4135f8 <__fxstatat@plt+0x10118>
  4135d4:	ldur	x8, [x29, #-32]
  4135d8:	add	x9, x8, #0x8
  4135dc:	stur	x9, [x29, #-32]
  4135e0:	ldr	x2, [x8]
  4135e4:	bl	403290 <fcntl@plt>
  4135e8:	b	41356c <__fxstatat@plt+0x1008c>
  4135ec:	ldur	x9, [x29, #-24]
  4135f0:	add	x8, x9, x8
  4135f4:	b	4135a4 <__fxstatat@plt+0x100c4>
  4135f8:	ldur	x9, [x29, #-24]
  4135fc:	add	x8, x9, x8
  413600:	b	4135e0 <__fxstatat@plt+0x10100>
  413604:	ldur	x9, [x29, #-24]
  413608:	add	x8, x9, x8
  41360c:	b	413500 <__fxstatat@plt+0x10020>
  413610:	stp	x29, x30, [sp, #-16]!
  413614:	mov	w2, w1
  413618:	mov	w1, wzr
  41361c:	mov	x29, sp
  413620:	bl	403290 <fcntl@plt>
  413624:	ldp	x29, x30, [sp], #16
  413628:	ret
  41362c:	stp	x29, x30, [sp, #-48]!
  413630:	stp	x22, x21, [sp, #16]
  413634:	adrp	x22, 429000 <__progname@@GLIBC_2.17+0x1ac0>
  413638:	ldr	w8, [x22, #2840]
  41363c:	stp	x20, x19, [sp, #32]
  413640:	mov	w20, w1
  413644:	mov	w21, w0
  413648:	mov	x29, sp
  41364c:	tbnz	w8, #31, 4136ac <__fxstatat@plt+0x101cc>
  413650:	mov	w1, #0x406                 	// #1030
  413654:	mov	w0, w21
  413658:	mov	w2, w20
  41365c:	bl	403290 <fcntl@plt>
  413660:	mov	w19, w0
  413664:	tbz	w0, #31, 41369c <__fxstatat@plt+0x101bc>
  413668:	bl	403410 <__errno_location@plt>
  41366c:	ldr	w8, [x0]
  413670:	cmp	w8, #0x16
  413674:	b.ne	41369c <__fxstatat@plt+0x101bc>  // b.any
  413678:	mov	w0, w21
  41367c:	mov	w1, w20
  413680:	bl	413610 <__fxstatat@plt+0x10130>
  413684:	mov	w19, w0
  413688:	tbnz	w0, #31, 4136a4 <__fxstatat@plt+0x101c4>
  41368c:	mov	w8, #0xffffffff            	// #-1
  413690:	str	w8, [x22, #2840]
  413694:	tbz	w19, #31, 4136c0 <__fxstatat@plt+0x101e0>
  413698:	b	413710 <__fxstatat@plt+0x10230>
  41369c:	mov	w8, #0x1                   	// #1
  4136a0:	str	w8, [x22, #2840]
  4136a4:	tbz	w19, #31, 4136c0 <__fxstatat@plt+0x101e0>
  4136a8:	b	413710 <__fxstatat@plt+0x10230>
  4136ac:	mov	w0, w21
  4136b0:	mov	w1, w20
  4136b4:	bl	413610 <__fxstatat@plt+0x10130>
  4136b8:	mov	w19, w0
  4136bc:	tbnz	w19, #31, 413710 <__fxstatat@plt+0x10230>
  4136c0:	ldr	w8, [x22, #2840]
  4136c4:	cmn	w8, #0x1
  4136c8:	b.ne	413710 <__fxstatat@plt+0x10230>  // b.any
  4136cc:	mov	w1, #0x1                   	// #1
  4136d0:	mov	w0, w19
  4136d4:	bl	403290 <fcntl@plt>
  4136d8:	tbnz	w0, #31, 4136f4 <__fxstatat@plt+0x10214>
  4136dc:	orr	w2, w0, #0x1
  4136e0:	mov	w1, #0x2                   	// #2
  4136e4:	mov	w0, w19
  4136e8:	bl	403290 <fcntl@plt>
  4136ec:	cmn	w0, #0x1
  4136f0:	b.ne	413710 <__fxstatat@plt+0x10230>  // b.any
  4136f4:	bl	403410 <__errno_location@plt>
  4136f8:	ldr	w21, [x0]
  4136fc:	mov	x20, x0
  413700:	mov	w0, w19
  413704:	bl	403050 <close@plt>
  413708:	mov	w19, #0xffffffff            	// #-1
  41370c:	str	w21, [x20]
  413710:	mov	w0, w19
  413714:	ldp	x20, x19, [sp, #32]
  413718:	ldp	x22, x21, [sp, #16]
  41371c:	ldp	x29, x30, [sp], #48
  413720:	ret
  413724:	mov	w8, w0
  413728:	cmp	w0, #0x26
  41372c:	mov	w0, wzr
  413730:	b.hi	413750 <__fxstatat@plt+0x10270>  // b.pmore
  413734:	mov	w9, w8
  413738:	mov	w10, #0x1                   	// #1
  41373c:	lsl	x9, x10, x9
  413740:	mov	x10, #0x410000              	// #4259840
  413744:	movk	x10, #0x40, lsl #32
  413748:	tst	x9, x10
  41374c:	b.ne	413758 <__fxstatat@plt+0x10278>  // b.any
  413750:	cmp	w8, #0x5f
  413754:	b.ne	41375c <__fxstatat@plt+0x1027c>  // b.any
  413758:	ret
  41375c:	mov	w0, #0x1                   	// #1
  413760:	ret
  413764:	stp	x29, x30, [sp, #-48]!
  413768:	stp	x22, x21, [sp, #16]
  41376c:	stp	x20, x19, [sp, #32]
  413770:	mov	x29, sp
  413774:	mov	x20, x1
  413778:	bl	402e80 <fopen@plt>
  41377c:	mov	x19, x0
  413780:	cbz	x0, 4137fc <__fxstatat@plt+0x1031c>
  413784:	mov	x0, x19
  413788:	bl	402e10 <fileno@plt>
  41378c:	cmp	w0, #0x2
  413790:	b.hi	4137f0 <__fxstatat@plt+0x10310>  // b.pmore
  413794:	bl	413344 <__fxstatat@plt+0xfe64>
  413798:	tbnz	w0, #31, 4137d0 <__fxstatat@plt+0x102f0>
  41379c:	mov	w21, w0
  4137a0:	mov	x0, x19
  4137a4:	bl	4133d4 <__fxstatat@plt+0xfef4>
  4137a8:	cbz	w0, 413810 <__fxstatat@plt+0x10330>
  4137ac:	bl	403410 <__errno_location@plt>
  4137b0:	ldr	w22, [x0]
  4137b4:	mov	x20, x0
  4137b8:	mov	w0, w21
  4137bc:	bl	403050 <close@plt>
  4137c0:	str	w22, [x20]
  4137c4:	mov	w8, #0x1                   	// #1
  4137c8:	cbnz	w8, 4137f4 <__fxstatat@plt+0x10314>
  4137cc:	b	4137f0 <__fxstatat@plt+0x10310>
  4137d0:	bl	403410 <__errno_location@plt>
  4137d4:	ldr	w21, [x0]
  4137d8:	mov	x20, x0
  4137dc:	mov	x0, x19
  4137e0:	bl	4133d4 <__fxstatat@plt+0xfef4>
  4137e4:	str	w21, [x20]
  4137e8:	mov	w8, #0x1                   	// #1
  4137ec:	cbnz	w8, 4137f4 <__fxstatat@plt+0x10314>
  4137f0:	mov	w8, wzr
  4137f4:	cbz	w8, 4137fc <__fxstatat@plt+0x1031c>
  4137f8:	mov	x19, xzr
  4137fc:	mov	x0, x19
  413800:	ldp	x20, x19, [sp, #32]
  413804:	ldp	x22, x21, [sp, #16]
  413808:	ldp	x29, x30, [sp], #48
  41380c:	ret
  413810:	mov	w0, w21
  413814:	mov	x1, x20
  413818:	bl	402f60 <fdopen@plt>
  41381c:	mov	x19, x0
  413820:	cbz	x0, 4137ac <__fxstatat@plt+0x102cc>
  413824:	mov	w8, wzr
  413828:	cbnz	w8, 4137f4 <__fxstatat@plt+0x10314>
  41382c:	b	4137f0 <__fxstatat@plt+0x10310>
  413830:	stp	x29, x30, [sp, #-64]!
  413834:	mov	x29, sp
  413838:	stp	x19, x20, [sp, #16]
  41383c:	adrp	x20, 426000 <__fxstatat@plt+0x22b20>
  413840:	add	x20, x20, #0xdd0
  413844:	stp	x21, x22, [sp, #32]
  413848:	adrp	x21, 426000 <__fxstatat@plt+0x22b20>
  41384c:	add	x21, x21, #0xdc8
  413850:	sub	x20, x20, x21
  413854:	mov	w22, w0
  413858:	stp	x23, x24, [sp, #48]
  41385c:	mov	x23, x1
  413860:	mov	x24, x2
  413864:	bl	402bc8 <mbrtowc@plt-0x38>
  413868:	cmp	xzr, x20, asr #3
  41386c:	b.eq	413898 <__fxstatat@plt+0x103b8>  // b.none
  413870:	asr	x20, x20, #3
  413874:	mov	x19, #0x0                   	// #0
  413878:	ldr	x3, [x21, x19, lsl #3]
  41387c:	mov	x2, x24
  413880:	add	x19, x19, #0x1
  413884:	mov	x1, x23
  413888:	mov	w0, w22
  41388c:	blr	x3
  413890:	cmp	x20, x19
  413894:	b.ne	413878 <__fxstatat@plt+0x10398>  // b.any
  413898:	ldp	x19, x20, [sp, #16]
  41389c:	ldp	x21, x22, [sp, #32]
  4138a0:	ldp	x23, x24, [sp, #48]
  4138a4:	ldp	x29, x30, [sp], #64
  4138a8:	ret
  4138ac:	nop
  4138b0:	ret
  4138b4:	nop
  4138b8:	adrp	x2, 427000 <__fxstatat@plt+0x23b20>
  4138bc:	mov	x1, #0x0                   	// #0
  4138c0:	ldr	x2, [x2, #1152]
  4138c4:	b	402d40 <__cxa_atexit@plt>
  4138c8:	mov	x2, x1
  4138cc:	mov	x1, x0
  4138d0:	mov	w0, #0x0                   	// #0
  4138d4:	b	403440 <__xstat@plt>
  4138d8:	mov	x2, x1
  4138dc:	mov	w1, w0
  4138e0:	mov	w0, #0x0                   	// #0
  4138e4:	b	403360 <__fxstat@plt>
  4138e8:	mov	x2, x1
  4138ec:	mov	x1, x0
  4138f0:	mov	w0, #0x0                   	// #0
  4138f4:	b	403310 <__lxstat@plt>
  4138f8:	mov	x4, x1
  4138fc:	mov	x5, x2
  413900:	mov	w1, w0
  413904:	mov	x2, x4
  413908:	mov	w0, #0x0                   	// #0
  41390c:	mov	w4, w3
  413910:	mov	x3, x5
  413914:	b	4034e0 <__fxstatat@plt>
  413918:	stp	x29, x30, [sp, #-32]!
  41391c:	mov	w4, w1
  413920:	mov	x1, x0
  413924:	mov	x29, sp
  413928:	add	x3, sp, #0x18
  41392c:	mov	w0, #0x0                   	// #0
  413930:	str	x2, [sp, #24]
  413934:	mov	w2, w4
  413938:	bl	402cd0 <__xmknod@plt>
  41393c:	ldp	x29, x30, [sp], #32
  413940:	ret

Disassembly of section .fini:

0000000000413944 <.fini>:
  413944:	stp	x29, x30, [sp, #-16]!
  413948:	mov	x29, sp
  41394c:	ldp	x29, x30, [sp], #16
  413950:	ret
