v 20110115 2
C 11100 37100 1 0 0 ALU.sym
{
T 13600 53100 5 10 1 1 0 0 1
device=ALU
T 15000 53100 5 10 0 1 0 0 1
refdes=ALU
}
C 17700 38300 1 0 0 status.sym
{
T 18000 39900 5 10 1 1 0 0 1
device=Status Register
T 17700 38300 5 10 0 1 0 0 1
refdes=Status Register
}
C 22800 31000 1 0 0 mSeq.sym
{
T 23100 41400 5 10 1 1 0 0 1
device=microsequencer
T 23800 41400 5 10 0 1 0 0 1
refdes=microsequencer
}
C 27200 42000 1 0 0 regfile.sym
{
T 27495 53100 5 10 1 1 0 0 1
device=register file
T 29000 53100 5 10 0 1 0 0 1
refdes=register file
}
C 22800 42000 1 0 0 regsel.sym
{
T 23100 48200 5 10 1 1 0 0 1
device=register selection
T 24900 48200 5 10 0 1 0 0 1
refdes=register selection
}
C 17500 42500 1 0 0 ir.sym
{
T 17800 48200 5 10 1 1 0 0 1
device=IR
T 19700 48200 5 10 0 1 0 0 1
refdes=IR
}
U 26900 53500 8600 53500 10 0
U 26900 48100 26900 53500 10 -1
N 30200 52800 30300 52800 4
{
T 30200 52800 5 10 0 0 0 0 1
netname=aBus:1
}
C 30300 52800 1 270 0 busripper-1.sym
{
T 30700 52800 5 8 0 0 270 0 1
device=none
}
N 30200 52500 30300 52500 4
{
T 30200 52500 5 10 0 0 0 0 1
netname=aBus:2
}
C 30300 52500 1 270 0 busripper-1.sym
{
T 30700 52500 5 8 0 0 270 0 1
device=none
}
N 30200 52200 30300 52200 4
{
T 30200 52200 5 10 0 0 0 0 1
netname=aBus:3
}
C 30300 52200 1 270 0 busripper-1.sym
{
T 30700 52200 5 8 0 0 270 0 1
device=none
}
N 30200 51900 30300 51900 4
{
T 30200 51900 5 10 0 0 0 0 1
netname=aBus:4
}
C 30300 51900 1 270 0 busripper-1.sym
{
T 30700 51900 5 8 0 0 270 0 1
device=none
}
N 30200 51600 30300 51600 4
{
T 30200 51600 5 10 0 0 0 0 1
netname=aBus:5
}
C 30300 51600 1 270 0 busripper-1.sym
{
T 30700 51600 5 8 0 0 270 0 1
device=none
}
N 30200 51300 30300 51300 4
{
T 30200 51300 5 10 0 0 0 0 1
netname=aBus:6
}
C 30300 51300 1 270 0 busripper-1.sym
{
T 30700 51300 5 8 0 0 270 0 1
device=none
}
N 30200 51000 30300 51000 4
{
T 30200 51000 5 10 0 0 0 0 1
netname=aBus:7
}
C 30300 51000 1 270 0 busripper-1.sym
{
T 30700 51000 5 8 0 0 270 0 1
device=none
}
N 30200 50700 30300 50700 4
{
T 30200 50700 5 10 0 0 0 0 1
netname=aBus:8
}
C 30300 50700 1 270 0 busripper-1.sym
{
T 30700 50700 5 8 0 0 270 0 1
device=none
}
N 30200 50400 30300 50400 4
{
T 30200 50400 5 10 0 0 0 0 1
netname=aBus:9
}
C 30300 50400 1 270 0 busripper-1.sym
{
T 30700 50400 5 8 0 0 270 0 1
device=none
}
N 30200 50100 30300 50100 4
{
T 30200 50100 5 10 0 0 0 0 1
netname=aBus:10
}
C 30300 50100 1 270 0 busripper-1.sym
{
T 30700 50100 5 8 0 0 270 0 1
device=none
}
N 30200 49800 30300 49800 4
{
T 30200 49800 5 10 0 0 0 0 1
netname=aBus:11
}
C 30300 49800 1 270 0 busripper-1.sym
{
T 30700 49800 5 8 0 0 270 0 1
device=none
}
N 30200 49500 30300 49500 4
{
T 30200 49500 5 10 0 0 0 0 1
netname=aBus:12
}
C 30300 49500 1 270 0 busripper-1.sym
{
T 30700 49500 5 8 0 0 270 0 1
device=none
}
N 30200 49200 30300 49200 4
{
T 30200 49200 5 10 0 0 0 0 1
netname=aBus:13
}
C 30300 49200 1 270 0 busripper-1.sym
{
T 30700 49200 5 8 0 0 270 0 1
device=none
}
N 30200 48900 30300 48900 4
{
T 30200 48900 5 10 0 0 0 0 1
netname=aBus:14
}
C 30300 48900 1 270 0 busripper-1.sym
{
T 30700 48900 5 8 0 0 270 0 1
device=none
}
N 30200 48600 30300 48600 4
{
T 30200 48600 5 10 0 0 0 0 1
netname=aBus:15
}
C 30300 48600 1 270 0 busripper-1.sym
{
T 30700 48600 5 8 0 0 270 0 1
device=none
}
N 30200 48300 30300 48300 4
{
T 30200 48300 5 10 0 0 0 0 1
netname=aBus:16
}
C 30300 48300 1 270 0 busripper-1.sym
{
T 30700 48300 5 8 0 0 270 0 1
device=none
}
U 30500 54000 9500 54000 10 0
U 30500 48100 30500 54000 10 -1
N 27200 52800 27100 52800 4
{
T 27200 52800 5 10 0 1 0 0 1
netname=yBus:1
}
C 27100 52800 1 180 0 busripper-1.sym
{
T 27100 52400 5 8 0 0 180 0 1
device=none
}
N 27200 52500 27100 52500 4
{
T 27200 52500 5 10 0 1 0 0 1
netname=yBus:2
}
C 27100 52500 1 180 0 busripper-1.sym
{
T 27100 52100 5 8 0 0 180 0 1
device=none
}
N 27200 52200 27100 52200 4
{
T 27200 52200 5 10 0 1 0 0 1
netname=yBus:3
}
C 27100 52200 1 180 0 busripper-1.sym
{
T 27100 51800 5 8 0 0 180 0 1
device=none
}
N 27200 51900 27100 51900 4
{
T 27200 51900 5 10 0 1 0 0 1
netname=yBus:4
}
C 27100 51900 1 180 0 busripper-1.sym
{
T 27100 51500 5 8 0 0 180 0 1
device=none
}
N 27200 51600 27100 51600 4
{
T 27200 51600 5 10 0 1 0 0 1
netname=yBus:5
}
C 27100 51600 1 180 0 busripper-1.sym
{
T 27100 51200 5 8 0 0 180 0 1
device=none
}
N 27200 51300 27100 51300 4
{
T 27200 51300 5 10 0 1 0 0 1
netname=yBus:6
}
C 27100 51300 1 180 0 busripper-1.sym
{
T 27100 50900 5 8 0 0 180 0 1
device=none
}
N 27200 51000 27100 51000 4
{
T 27200 51000 5 10 0 1 0 0 1
netname=yBus:7
}
C 27100 51000 1 180 0 busripper-1.sym
{
T 27100 50600 5 8 0 0 180 0 1
device=none
}
N 27200 50700 27100 50700 4
{
T 27200 50700 5 10 0 1 0 0 1
netname=yBus:8
}
C 27100 50700 1 180 0 busripper-1.sym
{
T 27100 50300 5 8 0 0 180 0 1
device=none
}
N 27200 50400 27100 50400 4
{
T 27200 50400 5 10 0 1 0 0 1
netname=yBus:9
}
C 27100 50400 1 180 0 busripper-1.sym
{
T 27100 50000 5 8 0 0 180 0 1
device=none
}
N 27200 50100 27100 50100 4
{
T 27200 50100 5 10 0 1 0 0 1
netname=yBus:10
}
C 27100 50100 1 180 0 busripper-1.sym
{
T 27100 49700 5 8 0 0 180 0 1
device=none
}
N 27200 49800 27100 49800 4
{
T 27200 49800 5 10 0 1 0 0 1
netname=yBus:11
}
C 27100 49800 1 180 0 busripper-1.sym
{
T 27100 49400 5 8 0 0 180 0 1
device=none
}
N 27200 49500 27100 49500 4
{
T 27200 49500 5 10 0 1 0 0 1
netname=yBus:12
}
C 27100 49500 1 180 0 busripper-1.sym
{
T 27100 49100 5 8 0 0 180 0 1
device=none
}
N 27200 49200 27100 49200 4
{
T 27200 49200 5 10 0 1 0 0 1
netname=yBus:13
}
C 27100 49200 1 180 0 busripper-1.sym
{
T 27100 48800 5 8 0 0 180 0 1
device=none
}
N 27200 48900 27100 48900 4
{
T 27200 48900 5 10 0 1 0 0 1
netname=yBus:14
}
C 27100 48900 1 180 0 busripper-1.sym
{
T 27100 48500 5 8 0 0 180 0 1
device=none
}
N 27200 48600 27100 48600 4
{
T 27200 48600 5 10 0 1 0 0 1
netname=yBus:15
}
C 27100 48600 1 180 0 busripper-1.sym
{
T 27100 48200 5 8 0 0 180 0 1
device=none
}
N 27200 48300 27100 48300 4
{
T 27200 48300 5 10 0 1 0 0 1
netname=yBus:16
}
C 27100 48300 1 180 0 busripper-1.sym
{
T 27100 47900 5 8 0 0 180 0 1
device=none
}
T 26500 54100 9 10 1 0 0 0 1
A bus
T 26500 53600 9 10 1 0 0 0 1
Y bus
U 13000 48000 13000 54000 10 -1
N 13300 52700 13200 52700 4
{
T 13300 52700 5 10 0 1 0 0 1
netname=yBus:1
}
C 13200 52700 1 180 0 busripper-1.sym
{
T 13200 52300 5 8 0 0 180 0 1
device=none
}
N 13300 52400 13200 52400 4
{
T 13300 52400 5 10 0 1 0 0 1
netname=yBus:2
}
C 13200 52400 1 180 0 busripper-1.sym
{
T 13200 52000 5 8 0 0 180 0 1
device=none
}
N 13300 52100 13200 52100 4
{
T 13300 52100 5 10 0 1 0 0 1
netname=yBus:3
}
C 13200 52100 1 180 0 busripper-1.sym
{
T 13200 51700 5 8 0 0 180 0 1
device=none
}
N 13300 51800 13200 51800 4
{
T 13300 51800 5 10 0 1 0 0 1
netname=yBus:4
}
C 13200 51800 1 180 0 busripper-1.sym
{
T 13200 51400 5 8 0 0 180 0 1
device=none
}
N 13300 51500 13200 51500 4
{
T 13300 51500 5 10 0 1 0 0 1
netname=yBus:5
}
C 13200 51500 1 180 0 busripper-1.sym
{
T 13200 51100 5 8 0 0 180 0 1
device=none
}
N 13300 51200 13200 51200 4
{
T 13300 51200 5 10 0 1 0 0 1
netname=yBus:6
}
C 13200 51200 1 180 0 busripper-1.sym
{
T 13200 50800 5 8 0 0 180 0 1
device=none
}
N 13300 50900 13200 50900 4
{
T 13300 50900 5 10 0 1 0 0 1
netname=yBus:7
}
C 13200 50900 1 180 0 busripper-1.sym
{
T 13200 50500 5 8 0 0 180 0 1
device=none
}
N 13300 50600 13200 50600 4
{
T 13300 50600 5 10 0 1 0 0 1
netname=yBus:8
}
C 13200 50600 1 180 0 busripper-1.sym
{
T 13200 50200 5 8 0 0 180 0 1
device=none
}
N 13300 50300 13200 50300 4
{
T 13300 50300 5 10 0 1 0 0 1
netname=yBus:9
}
C 13200 50300 1 180 0 busripper-1.sym
{
T 13200 49900 5 8 0 0 180 0 1
device=none
}
N 13300 50000 13200 50000 4
{
T 13300 50000 5 10 0 1 0 0 1
netname=yBus:10
}
C 13200 50000 1 180 0 busripper-1.sym
{
T 13200 49600 5 8 0 0 180 0 1
device=none
}
N 13300 49700 13200 49700 4
{
T 13300 49700 5 10 0 1 0 0 1
netname=yBus:11
}
C 13200 49700 1 180 0 busripper-1.sym
{
T 13200 49300 5 8 0 0 180 0 1
device=none
}
N 13300 49400 13200 49400 4
{
T 13300 49400 5 10 0 1 0 0 1
netname=yBus:12
}
C 13200 49400 1 180 0 busripper-1.sym
{
T 13200 49000 5 8 0 0 180 0 1
device=none
}
N 13300 49100 13200 49100 4
{
T 13300 49100 5 10 0 1 0 0 1
netname=yBus:13
}
C 13200 49100 1 180 0 busripper-1.sym
{
T 13200 48700 5 8 0 0 180 0 1
device=none
}
N 13300 48800 13200 48800 4
{
T 13300 48800 5 10 0 1 0 0 1
netname=yBus:14
}
C 13200 48800 1 180 0 busripper-1.sym
{
T 13200 48400 5 8 0 0 180 0 1
device=none
}
N 13300 48500 13200 48500 4
{
T 13300 48500 5 10 0 1 0 0 1
netname=yBus:15
}
C 13200 48500 1 180 0 busripper-1.sym
{
T 13200 48100 5 8 0 0 180 0 1
device=none
}
N 13300 48200 13200 48200 4
{
T 13300 48200 5 10 0 1 0 0 1
netname=yBus:16
}
C 13200 48200 1 180 0 busripper-1.sym
{
T 13200 47800 5 8 0 0 180 0 1
device=none
}
U 9500 42900 9500 54000 10 -1
N 9800 47600 9700 47600 4
{
T 9800 47600 5 10 0 1 0 0 1
netname=yBus:1
}
C 9700 47600 1 180 0 busripper-1.sym
{
T 9700 47200 5 8 0 0 180 0 1
device=none
}
N 9800 47300 9700 47300 4
{
T 9800 47300 5 10 0 1 0 0 1
netname=yBus:2
}
C 9700 47300 1 180 0 busripper-1.sym
{
T 9700 46900 5 8 0 0 180 0 1
device=none
}
N 9800 47000 9700 47000 4
{
T 9800 47000 5 10 0 1 0 0 1
netname=yBus:3
}
C 9700 47000 1 180 0 busripper-1.sym
{
T 9700 46600 5 8 0 0 180 0 1
device=none
}
N 9800 46700 9700 46700 4
{
T 9800 46700 5 10 0 1 0 0 1
netname=yBus:4
}
C 9700 46700 1 180 0 busripper-1.sym
{
T 9700 46300 5 8 0 0 180 0 1
device=none
}
N 9800 46400 9700 46400 4
{
T 9800 46400 5 10 0 1 0 0 1
netname=yBus:5
}
C 9700 46400 1 180 0 busripper-1.sym
{
T 9700 46000 5 8 0 0 180 0 1
device=none
}
N 9800 46100 9700 46100 4
{
T 9800 46100 5 10 0 1 0 0 1
netname=yBus:6
}
C 9700 46100 1 180 0 busripper-1.sym
{
T 9700 45700 5 8 0 0 180 0 1
device=none
}
N 9800 45800 9700 45800 4
{
T 9800 45800 5 10 0 1 0 0 1
netname=yBus:7
}
C 9700 45800 1 180 0 busripper-1.sym
{
T 9700 45400 5 8 0 0 180 0 1
device=none
}
N 9800 45500 9700 45500 4
{
T 9800 45500 5 10 0 1 0 0 1
netname=yBus:8
}
C 9700 45500 1 180 0 busripper-1.sym
{
T 9700 45100 5 8 0 0 180 0 1
device=none
}
N 9800 45200 9700 45200 4
{
T 9800 45200 5 10 0 1 0 0 1
netname=yBus:9
}
C 9700 45200 1 180 0 busripper-1.sym
{
T 9700 44800 5 8 0 0 180 0 1
device=none
}
N 9800 44900 9700 44900 4
{
T 9800 44900 5 10 0 1 0 0 1
netname=yBus:10
}
C 9700 44900 1 180 0 busripper-1.sym
{
T 9700 44500 5 8 0 0 180 0 1
device=none
}
N 9800 44600 9700 44600 4
{
T 9800 44600 5 10 0 1 0 0 1
netname=yBus:11
}
C 9700 44600 1 180 0 busripper-1.sym
{
T 9700 44200 5 8 0 0 180 0 1
device=none
}
N 9800 44300 9700 44300 4
{
T 9800 44300 5 10 0 1 0 0 1
netname=yBus:12
}
C 9700 44300 1 180 0 busripper-1.sym
{
T 9700 43900 5 8 0 0 180 0 1
device=none
}
N 9800 44000 9700 44000 4
{
T 9800 44000 5 10 0 1 0 0 1
netname=yBus:13
}
C 9700 44000 1 180 0 busripper-1.sym
{
T 9700 43600 5 8 0 0 180 0 1
device=none
}
N 9800 43700 9700 43700 4
{
T 9800 43700 5 10 0 1 0 0 1
netname=yBus:14
}
C 9700 43700 1 180 0 busripper-1.sym
{
T 9700 43300 5 8 0 0 180 0 1
device=none
}
N 9800 43400 9700 43400 4
{
T 9800 43400 5 10 0 1 0 0 1
netname=yBus:15
}
C 9700 43400 1 180 0 busripper-1.sym
{
T 9700 43000 5 8 0 0 180 0 1
device=none
}
N 9800 43100 9700 43100 4
{
T 9800 43100 5 10 0 1 0 0 1
netname=yBus:16
}
C 9700 43100 1 180 0 busripper-1.sym
{
T 9700 42700 5 8 0 0 180 0 1
device=none
}
U 16000 44100 16000 53500 10 -1
N 15700 48800 15800 48800 4
{
T 15700 48800 5 10 0 0 0 0 1
netname=aBus:1
}
C 15800 48800 1 270 0 busripper-1.sym
{
T 16200 48800 5 8 0 0 270 0 1
device=none
}
N 15700 48500 15800 48500 4
{
T 15700 48500 5 10 0 0 0 0 1
netname=aBus:2
}
C 15800 48500 1 270 0 busripper-1.sym
{
T 16200 48500 5 8 0 0 270 0 1
device=none
}
N 15700 48200 15800 48200 4
{
T 15700 48200 5 10 0 0 0 0 1
netname=aBus:3
}
C 15800 48200 1 270 0 busripper-1.sym
{
T 16200 48200 5 8 0 0 270 0 1
device=none
}
N 15700 47900 15800 47900 4
{
T 15700 47900 5 10 0 0 0 0 1
netname=aBus:4
}
C 15800 47900 1 270 0 busripper-1.sym
{
T 16200 47900 5 8 0 0 270 0 1
device=none
}
N 15700 47600 15800 47600 4
{
T 15700 47600 5 10 0 0 0 0 1
netname=aBus:5
}
C 15800 47600 1 270 0 busripper-1.sym
{
T 16200 47600 5 8 0 0 270 0 1
device=none
}
N 15700 47300 15800 47300 4
{
T 15700 47300 5 10 0 0 0 0 1
netname=aBus:6
}
C 15800 47300 1 270 0 busripper-1.sym
{
T 16200 47300 5 8 0 0 270 0 1
device=none
}
N 15700 47000 15800 47000 4
{
T 15700 47000 5 10 0 0 0 0 1
netname=aBus:7
}
C 15800 47000 1 270 0 busripper-1.sym
{
T 16200 47000 5 8 0 0 270 0 1
device=none
}
N 15700 46700 15800 46700 4
{
T 15700 46700 5 10 0 0 0 0 1
netname=aBus:8
}
C 15800 46700 1 270 0 busripper-1.sym
{
T 16200 46700 5 8 0 0 270 0 1
device=none
}
N 15700 46400 15800 46400 4
{
T 15700 46400 5 10 0 0 0 0 1
netname=aBus:9
}
C 15800 46400 1 270 0 busripper-1.sym
{
T 16200 46400 5 8 0 0 270 0 1
device=none
}
N 15700 46100 15800 46100 4
{
T 15700 46100 5 10 0 0 0 0 1
netname=aBus:10
}
C 15800 46100 1 270 0 busripper-1.sym
{
T 16200 46100 5 8 0 0 270 0 1
device=none
}
N 15700 45800 15800 45800 4
{
T 15700 45800 5 10 0 0 0 0 1
netname=aBus:11
}
C 15800 45800 1 270 0 busripper-1.sym
{
T 16200 45800 5 8 0 0 270 0 1
device=none
}
N 15700 45500 15800 45500 4
{
T 15700 45500 5 10 0 0 0 0 1
netname=aBus:12
}
C 15800 45500 1 270 0 busripper-1.sym
{
T 16200 45500 5 8 0 0 270 0 1
device=none
}
N 15700 45200 15800 45200 4
{
T 15700 45200 5 10 0 0 0 0 1
netname=aBus:13
}
C 15800 45200 1 270 0 busripper-1.sym
{
T 16200 45200 5 8 0 0 270 0 1
device=none
}
N 15700 44900 15800 44900 4
{
T 15700 44900 5 10 0 0 0 0 1
netname=aBus:14
}
C 15800 44900 1 270 0 busripper-1.sym
{
T 16200 44900 5 8 0 0 270 0 1
device=none
}
N 15700 44600 15800 44600 4
{
T 15700 44600 5 10 0 0 0 0 1
netname=aBus:15
}
C 15800 44600 1 270 0 busripper-1.sym
{
T 16200 44600 5 8 0 0 270 0 1
device=none
}
N 15700 44300 15800 44300 4
{
T 15700 44300 5 10 0 0 0 0 1
netname=aBus:16
}
C 15800 44300 1 270 0 busripper-1.sym
{
T 16200 44300 5 8 0 0 270 0 1
device=none
}
N 12500 43100 13300 43100 4
N 12500 43400 13300 43400 4
N 12500 43700 13300 43700 4
N 12500 44000 13300 44000 4
N 12500 44300 13300 44300 4
N 12500 44600 13300 44600 4
N 12500 44900 13300 44900 4
N 12500 45200 13300 45200 4
N 12500 45500 13300 45500 4
N 12500 45800 13300 45800 4
N 12500 46100 13300 46100 4
N 12500 46400 13300 46400 4
N 12500 46700 13300 46700 4
N 12500 47000 13300 47000 4
N 12500 47300 13300 47300 4
N 12500 47600 13300 47600 4
N 26600 47000 27200 47000 4
N 26600 46700 27200 46700 4
N 26600 46400 27200 46400 4
N 26600 46100 27200 46100 4
N 26600 45800 27200 45800 4
N 26600 47900 27200 47900 4
N 26600 47600 27200 47600 4
N 26600 47300 27200 47300 4
N 26600 43300 27200 43300 4
N 26600 45400 27200 45400 4
N 26600 45100 27200 45100 4
N 26600 44800 27200 44800 4
N 26600 44500 27200 44500 4
N 26600 44200 27200 44200 4
N 26600 43900 27200 43900 4
N 26600 43600 27200 43600 4
N 20200 45500 22800 45500 4
N 20200 45800 22800 45800 4
N 20200 46100 22800 46100 4
N 20200 46400 22800 46400 4
N 20200 46700 22800 46700 4
N 20200 47000 22800 47000 4
N 20200 47300 22800 47300 4
N 20200 47600 22800 47600 4
N 20200 47900 22800 47900 4
U 17200 43200 17200 53500 10 -1
N 17500 47900 17400 47900 4
{
T 17500 47900 5 10 0 1 0 0 1
netname=yBus:1
}
C 17400 47900 1 180 0 busripper-1.sym
{
T 17400 47500 5 8 0 0 180 0 1
device=none
}
N 17500 47600 17400 47600 4
{
T 17500 47600 5 10 0 1 0 0 1
netname=yBus:2
}
C 17400 47600 1 180 0 busripper-1.sym
{
T 17400 47200 5 8 0 0 180 0 1
device=none
}
N 17500 47300 17400 47300 4
{
T 17500 47300 5 10 0 1 0 0 1
netname=yBus:3
}
C 17400 47300 1 180 0 busripper-1.sym
{
T 17400 46900 5 8 0 0 180 0 1
device=none
}
N 17500 47000 17400 47000 4
{
T 17500 47000 5 10 0 1 0 0 1
netname=yBus:4
}
C 17400 47000 1 180 0 busripper-1.sym
{
T 17400 46600 5 8 0 0 180 0 1
device=none
}
N 17500 46700 17400 46700 4
{
T 17500 46700 5 10 0 1 0 0 1
netname=yBus:5
}
C 17400 46700 1 180 0 busripper-1.sym
{
T 17400 46300 5 8 0 0 180 0 1
device=none
}
N 17500 46400 17400 46400 4
{
T 17500 46400 5 10 0 1 0 0 1
netname=yBus:6
}
C 17400 46400 1 180 0 busripper-1.sym
{
T 17400 46000 5 8 0 0 180 0 1
device=none
}
N 17500 46100 17400 46100 4
{
T 17500 46100 5 10 0 1 0 0 1
netname=yBus:7
}
C 17400 46100 1 180 0 busripper-1.sym
{
T 17400 45700 5 8 0 0 180 0 1
device=none
}
N 17500 45800 17400 45800 4
{
T 17500 45800 5 10 0 1 0 0 1
netname=yBus:8
}
C 17400 45800 1 180 0 busripper-1.sym
{
T 17400 45400 5 8 0 0 180 0 1
device=none
}
N 17500 45500 17400 45500 4
{
T 17500 45500 5 10 0 1 0 0 1
netname=yBus:9
}
C 17400 45500 1 180 0 busripper-1.sym
{
T 17400 45100 5 8 0 0 180 0 1
device=none
}
N 17500 45200 17400 45200 4
{
T 17500 45200 5 10 0 1 0 0 1
netname=yBus:10
}
C 17400 45200 1 180 0 busripper-1.sym
{
T 17400 44800 5 8 0 0 180 0 1
device=none
}
N 17500 44900 17400 44900 4
{
T 17500 44900 5 10 0 1 0 0 1
netname=yBus:11
}
C 17400 44900 1 180 0 busripper-1.sym
{
T 17400 44500 5 8 0 0 180 0 1
device=none
}
N 17500 44600 17400 44600 4
{
T 17500 44600 5 10 0 1 0 0 1
netname=yBus:12
}
C 17400 44600 1 180 0 busripper-1.sym
{
T 17400 44200 5 8 0 0 180 0 1
device=none
}
N 17500 44300 17400 44300 4
{
T 17500 44300 5 10 0 1 0 0 1
netname=yBus:13
}
C 17400 44300 1 180 0 busripper-1.sym
{
T 17400 43900 5 8 0 0 180 0 1
device=none
}
N 17500 44000 17400 44000 4
{
T 17500 44000 5 10 0 1 0 0 1
netname=yBus:14
}
C 17400 44000 1 180 0 busripper-1.sym
{
T 17400 43600 5 8 0 0 180 0 1
device=none
}
N 17500 43700 17400 43700 4
{
T 17500 43700 5 10 0 1 0 0 1
netname=yBus:15
}
C 17400 43700 1 180 0 busripper-1.sym
{
T 17400 43300 5 8 0 0 180 0 1
device=none
}
N 17500 43400 17400 43400 4
{
T 17500 43400 5 10 0 1 0 0 1
netname=yBus:16
}
C 17400 43400 1 180 0 busripper-1.sym
{
T 17400 43000 5 8 0 0 180 0 1
device=none
}
N 17700 39200 15700 39200 4
N 17700 39500 15700 39500 4
C 9800 42200 1 0 0 bRegister.sym
{
T 10100 47900 5 10 1 1 0 0 1
device=B register
T 11400 47900 5 10 0 1 0 0 1
refdes=B register
}
N 19600 39500 22800 39500 4
N 22800 39500 22800 37800 4
N 19600 39200 22500 39200 4
N 22500 39200 22500 37500 4
N 22500 37500 22800 37500 4
U 20500 45000 20500 37200 10 -1
U 20500 37200 22500 37200 10 0
U 22500 37200 22500 35200 10 0
N 20200 45200 20300 45200 4
{
T 21900 45000 5 10 0 1 0 0 1
netname=opcode:1
}
C 20300 45200 1 270 0 busripper-1.sym
{
T 20700 45200 5 8 0 0 270 0 1
device=none
}
N 20200 44900 20300 44900 4
{
T 21900 44700 5 10 0 1 0 0 1
netname=opcode:2
}
C 20300 44900 1 270 0 busripper-1.sym
{
T 20700 44900 5 8 0 0 270 0 1
device=none
}
N 20200 44600 20300 44600 4
{
T 21900 44400 5 10 0 1 0 0 1
netname=opcode:3
}
C 20300 44600 1 270 0 busripper-1.sym
{
T 20700 44600 5 8 0 0 270 0 1
device=none
}
N 20200 44300 20300 44300 4
{
T 21900 44100 5 10 0 1 0 0 1
netname=opcode:4
}
C 20300 44300 1 270 0 busripper-1.sym
{
T 20700 44300 5 8 0 0 270 0 1
device=none
}
N 20200 44000 20300 44000 4
{
T 21900 43800 5 10 0 1 0 0 1
netname=opcode:5
}
C 20300 44000 1 270 0 busripper-1.sym
{
T 20700 44000 5 8 0 0 270 0 1
device=none
}
N 20200 43700 20300 43700 4
{
T 21900 43500 5 10 0 1 0 0 1
netname=opcode:6
}
C 20300 43700 1 270 0 busripper-1.sym
{
T 20700 43700 5 8 0 0 270 0 1
device=none
}
N 20200 43400 20300 43400 4
{
T 21900 43200 5 10 0 1 0 0 1
netname=opcode:7
}
C 20300 43400 1 270 0 busripper-1.sym
{
T 20700 43400 5 8 0 0 270 0 1
device=none
}
N 22800 37200 22700 37200 4
{
T 21100 37000 5 10 0 1 0 6 1
netname=opcode:1
}
C 22700 37200 1 90 1 busripper-1.sym
{
T 22300 37200 5 8 0 0 270 2 1
device=none
}
N 22800 36900 22700 36900 4
{
T 21100 36700 5 10 0 1 0 6 1
netname=opcode:2
}
C 22700 36900 1 90 1 busripper-1.sym
{
T 22300 36900 5 8 0 0 270 2 1
device=none
}
N 22800 36600 22700 36600 4
{
T 21100 36400 5 10 0 1 0 6 1
netname=opcode:3
}
C 22700 36600 1 90 1 busripper-1.sym
{
T 22300 36600 5 8 0 0 270 2 1
device=none
}
N 22800 36300 22700 36300 4
{
T 21100 36100 5 10 0 1 0 6 1
netname=opcode:4
}
C 22700 36300 1 90 1 busripper-1.sym
{
T 22300 36300 5 8 0 0 270 2 1
device=none
}
N 22800 36000 22700 36000 4
{
T 21100 35800 5 10 0 1 0 6 1
netname=opcode:5
}
C 22700 36000 1 90 1 busripper-1.sym
{
T 22300 36000 5 8 0 0 270 2 1
device=none
}
N 22800 35700 22700 35700 4
{
T 21100 35500 5 10 0 1 0 6 1
netname=opcode:6
}
C 22700 35700 1 90 1 busripper-1.sym
{
T 22300 35700 5 8 0 0 270 2 1
device=none
}
N 22800 35400 22700 35400 4
{
T 21100 35200 5 10 0 1 0 6 1
netname=opcode:7
}
C 22700 35400 1 90 1 busripper-1.sym
{
T 22300 35400 5 8 0 0 270 2 1
device=none
}
C 7700 47400 1 0 0 in-1.sym
{
T 7700 47700 5 10 0 0 0 0 1
device=INPUT
T 7000 47400 5 10 1 1 0 0 1
refdes=clock
}
C 7700 47100 1 0 0 in-1.sym
{
T 7700 47400 5 10 0 0 0 0 1
device=INPUT
T 7000 47100 5 10 1 1 0 0 1
refdes=reset
}
L 7000 47300 7400 47300 3 0 0 0 -1 -1
C 7700 52600 1 0 0 in-1.sym
{
T 7700 52900 5 10 0 0 0 0 1
device=INPUT
T 7000 52600 5 10 1 1 0 0 1
refdes=data:1
}
C 7700 52300 1 0 0 in-1.sym
{
T 7700 52600 5 10 0 0 0 0 1
device=INPUT
T 7000 52300 5 10 1 1 0 0 1
refdes=data:2
}
C 7700 52000 1 0 0 in-1.sym
{
T 7700 52300 5 10 0 0 0 0 1
device=INPUT
T 7000 52000 5 10 1 1 0 0 1
refdes=data:3
}
C 7700 51700 1 0 0 in-1.sym
{
T 7700 52000 5 10 0 0 0 0 1
device=INPUT
T 7000 51700 5 10 1 1 0 0 1
refdes=data:4
}
C 7700 51400 1 0 0 in-1.sym
{
T 7700 51700 5 10 0 0 0 0 1
device=INPUT
T 7000 51400 5 10 1 1 0 0 1
refdes=data:5
}
C 7700 51100 1 0 0 in-1.sym
{
T 7700 51400 5 10 0 0 0 0 1
device=INPUT
T 7000 51100 5 10 1 1 0 0 1
refdes=data:6
}
C 7700 50800 1 0 0 in-1.sym
{
T 7700 51100 5 10 0 0 0 0 1
device=INPUT
T 7000 50800 5 10 1 1 0 0 1
refdes=data:7
}
C 7700 50500 1 0 0 in-1.sym
{
T 7700 50800 5 10 0 0 0 0 1
device=INPUT
T 7000 50500 5 10 1 1 0 0 1
refdes=data:8
}
C 7700 50200 1 0 0 in-1.sym
{
T 7700 50500 5 10 0 0 0 0 1
device=INPUT
T 7000 50200 5 10 1 1 0 0 1
refdes=data:9
}
C 7700 49900 1 0 0 in-1.sym
{
T 7700 50200 5 10 0 0 0 0 1
device=INPUT
T 7000 49900 5 10 1 1 0 0 1
refdes=data:10
}
C 7700 49600 1 0 0 in-1.sym
{
T 7700 49900 5 10 0 0 0 0 1
device=INPUT
T 7000 49600 5 10 1 1 0 0 1
refdes=data:11
}
C 7700 49300 1 0 0 in-1.sym
{
T 7700 49600 5 10 0 0 0 0 1
device=INPUT
T 7000 49300 5 10 1 1 0 0 1
refdes=data:12
}
C 7700 49000 1 0 0 in-1.sym
{
T 7700 49300 5 10 0 0 0 0 1
device=INPUT
T 7000 49000 5 10 1 1 0 0 1
refdes=data:13
}
C 7700 48700 1 0 0 in-1.sym
{
T 7700 49000 5 10 0 0 0 0 1
device=INPUT
T 7000 48700 5 10 1 1 0 0 1
refdes=data:14
}
C 7700 48400 1 0 0 in-1.sym
{
T 7700 48700 5 10 0 0 0 0 1
device=INPUT
T 7000 48400 5 10 1 1 0 0 1
refdes=data:15
}
C 7700 48100 1 0 0 in-1.sym
{
T 7700 48400 5 10 0 0 0 0 1
device=INPUT
T 7000 48100 5 10 1 1 0 0 1
refdes=data:16
}
C 30800 52700 1 0 0 out-1.sym
{
T 30800 53000 5 10 0 0 0 0 1
device=OUTPUT
T 31500 52800 5 10 1 1 0 0 1
refdes=address:1
}
C 30800 52400 1 0 0 out-1.sym
{
T 30800 52700 5 10 0 0 0 0 1
device=OUTPUT
T 31500 52500 5 10 1 1 0 0 1
refdes=address:2
}
C 30800 52100 1 0 0 out-1.sym
{
T 30800 52400 5 10 0 0 0 0 1
device=OUTPUT
T 31500 52200 5 10 1 1 0 0 1
refdes=address:3
}
C 30800 51800 1 0 0 out-1.sym
{
T 30800 52100 5 10 0 0 0 0 1
device=OUTPUT
T 31500 51900 5 10 1 1 0 0 1
refdes=address:4
}
C 30800 51500 1 0 0 out-1.sym
{
T 30800 51800 5 10 0 0 0 0 1
device=OUTPUT
T 31500 51600 5 10 1 1 0 0 1
refdes=address:5
}
C 30800 51200 1 0 0 out-1.sym
{
T 30800 51500 5 10 0 0 0 0 1
device=OUTPUT
T 31500 51300 5 10 1 1 0 0 1
refdes=address:6
}
C 30800 50900 1 0 0 out-1.sym
{
T 30800 51200 5 10 0 0 0 0 1
device=OUTPUT
T 31500 51000 5 10 1 1 0 0 1
refdes=address:7
}
C 30800 50600 1 0 0 out-1.sym
{
T 30800 50900 5 10 0 0 0 0 1
device=OUTPUT
T 31500 50700 5 10 1 1 0 0 1
refdes=address:8
}
C 30800 50300 1 0 0 out-1.sym
{
T 30800 50600 5 10 0 0 0 0 1
device=OUTPUT
T 31500 50400 5 10 1 1 0 0 1
refdes=address:9
}
C 30800 50000 1 0 0 out-1.sym
{
T 30800 50300 5 10 0 0 0 0 1
device=OUTPUT
T 31500 50100 5 10 1 1 0 0 1
refdes=address:10
}
C 30800 49700 1 0 0 out-1.sym
{
T 30800 50000 5 10 0 0 0 0 1
device=OUTPUT
T 31500 49800 5 10 1 1 0 0 1
refdes=address:11
}
C 30800 49400 1 0 0 out-1.sym
{
T 30800 49700 5 10 0 0 0 0 1
device=OUTPUT
T 31500 49500 5 10 1 1 0 0 1
refdes=address:12
}
C 30800 49100 1 0 0 out-1.sym
{
T 30800 49400 5 10 0 0 0 0 1
device=OUTPUT
T 31500 49200 5 10 1 1 0 0 1
refdes=address:13
}
C 30800 48800 1 0 0 out-1.sym
{
T 30800 49100 5 10 0 0 0 0 1
device=OUTPUT
T 31500 48900 5 10 1 1 0 0 1
refdes=address:14
}
C 30800 48500 1 0 0 out-1.sym
{
T 30800 48800 5 10 0 0 0 0 1
device=OUTPUT
T 31500 48600 5 10 1 1 0 0 1
refdes=address:15
}
C 30800 48200 1 0 0 out-1.sym
{
T 30800 48500 5 10 0 0 0 0 1
device=OUTPUT
T 31500 48300 5 10 1 1 0 0 1
refdes=address:16
}
N 30800 52800 30700 52800 4
{
T 30800 52800 5 10 0 0 0 6 1
netname=aBus:1
}
C 30700 52800 1 90 1 busripper-1.sym
{
T 30300 52800 5 8 0 0 270 2 1
device=none
}
N 30800 52500 30700 52500 4
{
T 30800 52500 5 10 0 0 0 6 1
netname=aBus:2
}
C 30700 52500 1 90 1 busripper-1.sym
{
T 30300 52500 5 8 0 0 270 2 1
device=none
}
N 30800 52200 30700 52200 4
{
T 30800 52200 5 10 0 0 0 6 1
netname=aBus:3
}
C 30700 52200 1 90 1 busripper-1.sym
{
T 30300 52200 5 8 0 0 270 2 1
device=none
}
N 30800 51900 30700 51900 4
{
T 30800 51900 5 10 0 0 0 6 1
netname=aBus:4
}
C 30700 51900 1 90 1 busripper-1.sym
{
T 30300 51900 5 8 0 0 270 2 1
device=none
}
N 30800 51600 30700 51600 4
{
T 30800 51600 5 10 0 0 0 6 1
netname=aBus:5
}
C 30700 51600 1 90 1 busripper-1.sym
{
T 30300 51600 5 8 0 0 270 2 1
device=none
}
N 30800 51300 30700 51300 4
{
T 30800 51300 5 10 0 0 0 6 1
netname=aBus:6
}
C 30700 51300 1 90 1 busripper-1.sym
{
T 30300 51300 5 8 0 0 270 2 1
device=none
}
N 30800 51000 30700 51000 4
{
T 30800 51000 5 10 0 0 0 6 1
netname=aBus:7
}
C 30700 51000 1 90 1 busripper-1.sym
{
T 30300 51000 5 8 0 0 270 2 1
device=none
}
N 30800 50700 30700 50700 4
{
T 30800 50700 5 10 0 0 0 6 1
netname=aBus:8
}
C 30700 50700 1 90 1 busripper-1.sym
{
T 30300 50700 5 8 0 0 270 2 1
device=none
}
N 30800 50400 30700 50400 4
{
T 30800 50400 5 10 0 0 0 6 1
netname=aBus:9
}
C 30700 50400 1 90 1 busripper-1.sym
{
T 30300 50400 5 8 0 0 270 2 1
device=none
}
N 30800 50100 30700 50100 4
{
T 30800 50100 5 10 0 0 0 6 1
netname=aBus:10
}
C 30700 50100 1 90 1 busripper-1.sym
{
T 30300 50100 5 8 0 0 270 2 1
device=none
}
N 30800 49800 30700 49800 4
{
T 30800 49800 5 10 0 0 0 6 1
netname=aBus:11
}
C 30700 49800 1 90 1 busripper-1.sym
{
T 30300 49800 5 8 0 0 270 2 1
device=none
}
N 30800 49500 30700 49500 4
{
T 30800 49500 5 10 0 0 0 6 1
netname=aBus:12
}
C 30700 49500 1 90 1 busripper-1.sym
{
T 30300 49500 5 8 0 0 270 2 1
device=none
}
N 30800 49200 30700 49200 4
{
T 30800 49200 5 10 0 0 0 6 1
netname=aBus:13
}
C 30700 49200 1 90 1 busripper-1.sym
{
T 30300 49200 5 8 0 0 270 2 1
device=none
}
N 30800 48900 30700 48900 4
{
T 30800 48900 5 10 0 0 0 6 1
netname=aBus:14
}
C 30700 48900 1 90 1 busripper-1.sym
{
T 30300 48900 5 8 0 0 270 2 1
device=none
}
N 30800 48600 30700 48600 4
{
T 30800 48600 5 10 0 0 0 6 1
netname=aBus:15
}
C 30700 48600 1 90 1 busripper-1.sym
{
T 30300 48600 5 8 0 0 270 2 1
device=none
}
N 30800 48300 30700 48300 4
{
T 30800 48300 5 10 0 0 0 6 1
netname=aBus:16
}
C 30700 48300 1 90 1 busripper-1.sym
{
T 30300 48300 5 8 0 0 270 2 1
device=none
}
U 8600 48000 8600 53500 10 -1
N 8300 52700 8400 52700 4
{
T 8300 52700 5 10 0 1 0 6 1
netname=yBus:1
}
C 8400 52700 1 180 1 busripper-1.sym
{
T 8400 52300 5 8 0 0 180 6 1
device=none
}
N 8300 52400 8400 52400 4
{
T 8300 52400 5 10 0 1 0 6 1
netname=yBus:2
}
C 8400 52400 1 180 1 busripper-1.sym
{
T 8400 52000 5 8 0 0 180 6 1
device=none
}
N 8300 52100 8400 52100 4
{
T 8300 52100 5 10 0 1 0 6 1
netname=yBus:3
}
C 8400 52100 1 180 1 busripper-1.sym
{
T 8400 51700 5 8 0 0 180 6 1
device=none
}
N 8300 51800 8400 51800 4
{
T 8300 51800 5 10 0 1 0 6 1
netname=yBus:4
}
C 8400 51800 1 180 1 busripper-1.sym
{
T 8400 51400 5 8 0 0 180 6 1
device=none
}
N 8300 51500 8400 51500 4
{
T 8300 51500 5 10 0 1 0 6 1
netname=yBus:5
}
C 8400 51500 1 180 1 busripper-1.sym
{
T 8400 51100 5 8 0 0 180 6 1
device=none
}
N 8300 51200 8400 51200 4
{
T 8300 51200 5 10 0 1 0 6 1
netname=yBus:6
}
C 8400 51200 1 180 1 busripper-1.sym
{
T 8400 50800 5 8 0 0 180 6 1
device=none
}
N 8300 50900 8400 50900 4
{
T 8300 50900 5 10 0 1 0 6 1
netname=yBus:7
}
C 8400 50900 1 180 1 busripper-1.sym
{
T 8400 50500 5 8 0 0 180 6 1
device=none
}
N 8300 50600 8400 50600 4
{
T 8300 50600 5 10 0 1 0 6 1
netname=yBus:8
}
C 8400 50600 1 180 1 busripper-1.sym
{
T 8400 50200 5 8 0 0 180 6 1
device=none
}
N 8300 50300 8400 50300 4
{
T 8300 50300 5 10 0 1 0 6 1
netname=yBus:9
}
C 8400 50300 1 180 1 busripper-1.sym
{
T 8400 49900 5 8 0 0 180 6 1
device=none
}
N 8300 50000 8400 50000 4
{
T 8300 50000 5 10 0 1 0 6 1
netname=yBus:10
}
C 8400 50000 1 180 1 busripper-1.sym
{
T 8400 49600 5 8 0 0 180 6 1
device=none
}
N 8300 49700 8400 49700 4
{
T 8300 49700 5 10 0 1 0 6 1
netname=yBus:11
}
C 8400 49700 1 180 1 busripper-1.sym
{
T 8400 49300 5 8 0 0 180 6 1
device=none
}
N 8300 49400 8400 49400 4
{
T 8300 49400 5 10 0 1 0 6 1
netname=yBus:12
}
C 8400 49400 1 180 1 busripper-1.sym
{
T 8400 49000 5 8 0 0 180 6 1
device=none
}
N 8300 49100 8400 49100 4
{
T 8300 49100 5 10 0 1 0 6 1
netname=yBus:13
}
C 8400 49100 1 180 1 busripper-1.sym
{
T 8400 48700 5 8 0 0 180 6 1
device=none
}
N 8300 48800 8400 48800 4
{
T 8300 48800 5 10 0 1 0 6 1
netname=yBus:14
}
C 8400 48800 1 180 1 busripper-1.sym
{
T 8400 48400 5 8 0 0 180 6 1
device=none
}
N 8300 48500 8400 48500 4
{
T 8300 48500 5 10 0 1 0 6 1
netname=yBus:15
}
C 8400 48500 1 180 1 busripper-1.sym
{
T 8400 48100 5 8 0 0 180 6 1
device=none
}
N 8300 48200 8400 48200 4
{
T 8300 48200 5 10 0 1 0 6 1
netname=yBus:16
}
C 8400 48200 1 180 1 busripper-1.sym
{
T 8400 47800 5 8 0 0 180 6 1
device=none
}
N 8300 47500 8600 47500 4
{
T 8600 47500 5 10 1 1 0 0 1
netname=clock
}
N 8300 47200 8600 47200 4
{
T 8600 47200 5 10 1 1 0 0 1
netname=reset
}
N 26900 42900 27200 42900 4
{
T 26500 42900 5 10 1 1 0 0 1
netname=clock
}
N 17200 42700 17500 42700 4
{
T 16800 42700 5 10 1 1 0 0 1
netname=clock
}
N 9500 42400 9800 42400 4
{
T 9100 42400 5 10 1 1 0 0 1
netname=clock
}
N 22500 34600 22800 34600 4
{
T 22100 34600 5 10 1 1 0 0 1
netname=clock
}
N 22500 34900 22800 34900 4
{
T 22100 34900 5 10 1 1 0 0 1
netname=reset
}
N 26900 42500 27200 42500 4
{
T 26500 42500 5 10 1 1 0 0 1
netname=reset
}
N 17400 38600 17700 38600 4
{
T 17000 38600 5 10 1 1 0 0 1
netname=clock
}
L 7700 52800 7600 52700 6 0 0 0 -1 -1
L 7600 52700 7700 52600 6 0 0 0 -1 -1
L 7700 52500 7600 52400 6 0 0 0 -1 -1
L 7600 52400 7700 52300 6 0 0 0 -1 -1
L 7700 52200 7600 52100 6 0 0 0 -1 -1
L 7600 52100 7700 52000 6 0 0 0 -1 -1
L 7700 51900 7600 51800 6 0 0 0 -1 -1
L 7600 51800 7700 51700 6 0 0 0 -1 -1
L 7700 51600 7600 51500 6 0 0 0 -1 -1
L 7600 51500 7700 51400 6 0 0 0 -1 -1
L 7700 51300 7600 51200 6 0 0 0 -1 -1
L 7600 51200 7700 51100 6 0 0 0 -1 -1
L 7700 51000 7600 50900 6 0 0 0 -1 -1
L 7600 50900 7700 50800 6 0 0 0 -1 -1
L 7700 50700 7600 50600 6 0 0 0 -1 -1
L 7600 50600 7700 50500 6 0 0 0 -1 -1
L 7700 50400 7600 50300 6 0 0 0 -1 -1
L 7600 50300 7700 50200 6 0 0 0 -1 -1
L 7700 50100 7600 50000 6 0 0 0 -1 -1
L 7600 50000 7700 49900 6 0 0 0 -1 -1
L 7700 49800 7600 49700 6 0 0 0 -1 -1
L 7600 49700 7700 49600 6 0 0 0 -1 -1
L 7700 49500 7600 49400 6 0 0 0 -1 -1
L 7600 49400 7700 49300 6 0 0 0 -1 -1
L 7700 49200 7600 49100 6 0 0 0 -1 -1
L 7600 49100 7700 49000 6 0 0 0 -1 -1
L 7700 48900 7600 48800 6 0 0 0 -1 -1
L 7600 48800 7700 48700 6 0 0 0 -1 -1
L 7700 48600 7600 48500 6 0 0 0 -1 -1
L 7600 48500 7700 48400 6 0 0 0 -1 -1
L 7700 48300 7600 48200 6 0 0 0 -1 -1
L 7600 48200 7700 48100 6 0 0 0 -1 -1
N 25400 41100 25700 41100 4
{
T 25800 41100 5 10 1 1 0 0 1
netname=irNotLoad
}
N 25400 40800 25700 40800 4
{
T 25800 40800 5 10 1 1 0 0 1
netname=memWrite
}
N 25400 40500 25700 40500 4
{
T 25800 40500 5 10 1 1 0 0 1
netname=memRead
}
N 25400 40200 25700 40200 4
{
T 25800 40200 5 10 1 1 0 0 1
netname=aluUCIn
}
N 25400 39900 25700 39900 4
{
T 25800 39900 5 10 1 1 0 0 1
netname=aluCSel
}
N 25400 39600 25700 39600 4
{
T 25800 39600 5 10 1 1 0 0 1
netname=aluNotShiftOE
}
N 25400 39300 25700 39300 4
{
T 25800 39300 5 10 1 1 0 0 1
netname=aluF:1
}
N 25400 39000 25700 39000 4
{
T 25800 39000 5 10 1 1 0 0 1
netname=aluF:2
}
N 25400 38700 25700 38700 4
{
T 25800 38700 5 10 1 1 0 0 1
netname=aluF:3
}
N 25400 38400 25700 38400 4
{
T 25800 38400 5 10 1 1 0 0 1
netname=aluF:4
}
N 25400 38100 25700 38100 4
{
T 25800 38100 5 10 1 1 0 0 1
netname=aluF:5
}
N 25400 37800 25700 37800 4
{
T 25800 37800 5 10 1 1 0 0 1
netname=aluNotALUOE
}
N 25400 37500 25700 37500 4
{
T 25800 37500 5 10 1 1 0 0 1
netname=aluBRegNotLoad
}
N 25400 37200 25700 37200 4
{
T 25800 37200 5 10 1 1 0 0 1
netname=pcInc
}
N 25400 33600 25700 33600 4
{
T 25800 33600 5 10 1 1 0 0 1
netname=statusNotLoad
}
N 17500 43000 17200 43000 4
{
T 17100 43000 5 10 1 1 0 6 1
netname=irNotLoad
}
N 13300 40400 13000 40400 4
{
T 12900 40400 5 10 1 1 0 6 1
netname=aluUCIn
}
N 13300 40700 13000 40700 4
{
T 12900 40700 5 10 1 1 0 6 1
netname=aluCSel
}
N 13300 39200 13000 39200 4
{
T 12900 39200 5 10 1 1 0 6 1
netname=aluNotShiftOE
}
N 13300 42500 13000 42500 4
{
T 12900 42500 5 10 1 1 0 6 1
netname=aluF:1
}
N 13300 42200 13000 42200 4
{
T 12900 42200 5 10 1 1 0 6 1
netname=aluF:2
}
N 13300 41900 13000 41900 4
{
T 12900 41900 5 10 1 1 0 6 1
netname=aluF:3
}
N 13300 41600 13000 41600 4
{
T 12900 41600 5 10 1 1 0 6 1
netname=aluF:4
}
N 13300 41300 13000 41300 4
{
T 12900 41300 5 10 1 1 0 6 1
netname=aluF:5
}
N 13300 39500 13000 39500 4
{
T 12900 39500 5 10 1 1 0 6 1
netname=aluNotALUOE
}
N 9800 42700 9500 42700 4
{
T 9400 42700 5 10 1 1 0 6 1
netname=aluBRegNotLoad
}
N 13300 40100 11700 40100 4
N 11700 40100 11700 38000 4
N 11700 38000 19600 38000 4
N 19600 38000 19600 39200 4
N 27200 42200 26900 42200 4
{
T 26800 42200 5 10 1 1 0 6 1
netname=pcInc
}
N 22800 45200 22500 45200 4
{
T 22400 45200 5 10 1 1 0 6 1
netname=regselLoaduSel:1
}
N 22800 44900 22500 44900 4
{
T 22400 44900 5 10 1 1 0 6 1
netname=regselLoaduSel:2
}
N 22800 44600 22500 44600 4
{
T 22400 44600 5 10 1 1 0 6 1
netname=regselLoaduSel:3
}
N 22800 44300 22500 44300 4
{
T 22400 44300 5 10 1 1 0 6 1
netname=regselOEuSel:1
}
N 22800 44000 22500 44000 4
{
T 22400 44000 5 10 1 1 0 6 1
netname=regselOEuSel:2
}
N 22800 43700 22500 43700 4
{
T 22400 43700 5 10 1 1 0 6 1
netname=regselOEuSel:3
}
N 22800 43400 22500 43400 4
{
T 22400 43400 5 10 1 1 0 6 1
netname=regselLoadSource
}
N 22800 43100 22500 43100 4
{
T 22400 43100 5 10 1 1 0 6 1
netname=regselOESource:1
}
N 22800 42800 22500 42800 4
{
T 22400 42800 5 10 1 1 0 6 1
netname=regselOESource:2
}
N 22800 42200 22500 42200 4
{
T 22400 42200 5 10 1 1 0 6 1
netname=regselLoad
}
N 22800 42500 22500 42500 4
{
T 22400 42500 5 10 1 1 0 6 1
netname=regselOE
}
N 25400 36900 25700 36900 4
{
T 25800 36900 5 10 1 1 0 0 1
netname=regselLoaduSel:1
}
N 25400 36600 25700 36600 4
{
T 25800 36600 5 10 1 1 0 0 1
netname=regselLoaduSel:2
}
N 25400 36300 25700 36300 4
{
T 25800 36300 5 10 1 1 0 0 1
netname=regselLoaduSel:3
}
N 25400 36000 25700 36000 4
{
T 25800 36000 5 10 1 1 0 0 1
netname=regselOEuSel:1
}
N 25400 35700 25700 35700 4
{
T 25800 35700 5 10 1 1 0 0 1
netname=regselOEuSel:2
}
N 25400 35400 25700 35400 4
{
T 25800 35400 5 10 1 1 0 0 1
netname=regselOEuSel:3
}
N 25400 35100 25700 35100 4
{
T 25800 35100 5 10 1 1 0 0 1
netname=regselLoadSource
}
N 25400 34800 25700 34800 4
{
T 25800 34800 5 10 1 1 0 0 1
netname=regselOESource:1
}
N 25400 34500 25700 34500 4
{
T 25800 34500 5 10 1 1 0 0 1
netname=regselOESource:2
}
N 25400 34200 25700 34200 4
{
T 25800 34200 5 10 1 1 0 0 1
netname=regselLoad
}
N 25400 33900 25700 33900 4
{
T 25800 33900 5 10 1 1 0 0 1
netname=regselOE
}
N 17700 38900 17400 38900 4
{
T 17300 38900 5 10 1 1 0 6 1
netname=statusNotLoad
}
C 37400 47000 1 0 0 7404-1.sym
{
T 38000 47900 5 10 0 0 0 0 1
device=7404
T 38100 47200 5 10 1 1 0 0 1
refdes=U2
T 38000 50500 5 10 0 0 0 0 1
footprint=DIP14
}
C 37400 46100 1 0 0 7404-1.sym
{
T 38000 47000 5 10 0 0 0 0 1
device=7404
T 38100 46300 5 10 1 1 0 0 1
refdes=U2
T 38000 49600 5 10 0 0 0 0 1
footprint=DIP14
T 37400 46100 5 10 0 0 0 0 1
slot=2
}
C 32500 44000 1 0 0 7404-1.sym
{
T 33100 44900 5 10 0 0 0 0 1
device=7404
T 32800 44900 5 10 1 1 0 0 1
refdes=U2
T 33100 47500 5 10 0 0 0 0 1
footprint=DIP14
T 32500 44000 5 10 0 0 0 0 1
slot=3
}
C 34200 44400 1 0 0 74273-1.sym
{
T 34500 48050 5 10 0 0 0 0 1
device=74273
T 35900 47900 5 10 1 1 0 6 1
refdes=U1
T 34500 48250 5 10 0 0 0 0 1
footprint=DIP20
}
N 37400 47500 36200 47500 4
N 36200 47200 37400 47200 4
N 37400 47200 37400 46600 4
N 33600 44500 34200 44500 4
N 32200 44500 32500 44500 4
{
T 31800 44500 5 10 1 1 0 0 1
netname=clock
}
N 33900 44800 34200 44800 4
{
T 33500 44800 5 10 1 1 0 0 1
netname=reset
}
B 31600 43800 9000 4300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 37600 48200 9 10 1 0 0 0 1
TODO:create symbol for this circuitry
N 34200 47500 33900 47500 4
{
T 33800 47500 5 10 1 1 0 6 1
netname=memRead
}
N 34200 47200 33900 47200 4
{
T 33800 47200 5 10 1 1 0 6 1
netname=memWrite
}
C 38500 46500 1 0 0 out-1.sym
{
T 38500 46800 5 10 0 0 0 0 1
device=OUTPUT
T 39200 46600 5 10 1 1 0 0 1
refdes=memWrite
}
L 39200 46800 40000 46800 3 0 0 0 -1 -1
C 38500 47400 1 0 0 out-1.sym
{
T 38500 47700 5 10 0 0 0 0 1
device=OUTPUT
T 39200 47500 5 10 1 1 0 0 1
refdes=memRead
}
L 39200 47700 40000 47700 3 0 0 0 -1 -1
