<!DOCTYPE html>
<html>
<head>
   <meta charset="utf-8">
   <meta http-equiv="X-UA-Compatible" content="IE=edge">
   <meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1">
   <meta http-equiv="description" content="index.html">
   <meta http-equiv="keywords" content="tl-verilog">

   <title>top.m4 -> top.sv & top_gen.sv</title>

   <link rel="stylesheet" href="tlx.css" />
<!--Load styles for stats page-->
<link rel="stylesheet" href="http://www.rweda.com/lib/sp_1.9-2018_02_11-beta/stats.css" />
<!--Load the AJAX API-->
<script src="https://ajax.googleapis.com/ajax/libs/jquery/1.11.2/jquery.min.js"></script>
<script type="text/javascript" src="https://www.google.com/jsapi"></script>
<script type="text/javascript" src="http://www.rweda.com/lib/sp_1.9-2018_02_11-beta/stats.js"></script>
<script type="text/javascript">

  function getTitle() {
    return "top.m4 -> top.sv & top_gen.sv";
  }

  function chartData() {
    return [
      ['File(s)', 'Unknown', 'Untouched', 'Logic', 'Declarations', 'Staging', 'Structure', 'Validity', 'Gating', '(Instrumentation)', { role: 'style' }, '(Comments)', { role: 'style' }, '(Whitespace)', { role: 'style' }],
      ['top.m4', 0, 286, 777, 0, 4, 38, 0, 0, 0, 'opacity: 0.1', 1099, 'opacity: 0.1', 626, 'opacity: 0.1'],
      ['top.sv', 0, 286, 1050, 0, 0, 70, 0, 0, 0, 'opacity: 0.1', 1212, 'opacity: 0.1', 657, 'opacity: 0.1'],
      ['top_gen.sv', 0, 0, 0, 1434, 3930, 53, 0, 0, 909, 'opacity: 0.1', 994, 'opacity: 0.1', 1852, 'opacity: 0.1'],
      ['SV Total', 0, 286, 1050, 1434, 3930, 123, 0, 0, 909, 'opacity: 0.1', 2206, 'opacity: 0.1', 2509, 'opacity: 0.1']
    ];
  }

  function chartColors() {
    return ['DarkGray', '#305050', 'purple', 'blue', '#509050', '#1090c0', '#E04010', 'orange', '#C0C0F0', '#C04040', 'gray'];
  };
</script>
</head>

<body>

    <div id="four_square">
        <div id="chart_div" class="cell left top"></div>
        <div id="gen_div" class="cell code right top">
<h2>top_gen.sv</h2>

<pre>
<span class="tlx_comments">// Generated by SandPiper(TM) 1.9-2018/02/11-beta from Redwood EDA.
// (Installed here: /home/devel/SandPiper_1.9-2018_02_11-beta_distro.)
// Redwood EDA does not claim intellectual property rights to this file and provides no warranty regarding its correctness or quality.


</span><span class="tlx_structure">`include &quot;sandpiper_gen.vh&quot;





</span><span class="tlx_comments">//
// Signals declared top-level.
//

// For |axil$M_AXIS_TDATA.
</span><span class="tlx_declarations">logic [C_AXI_DATA_WIDTH-1:0] AXIL_M_AXIS_TDATA_a0,
                             AXIL_M_AXIS_TDATA_a1,
                             AXIL_M_AXIS_TDATA_a2,
                             AXIL_M_AXIS_TDATA_a3,
                             AXIL_M_AXIS_TDATA_a4,
                             AXIL_M_AXIS_TDATA_a5;

</span><span class="tlx_comments">// For |axil$M_AXIS_TREADY.
</span><span class="tlx_declarations">logic AXIL_M_AXIS_TREADY_a0,
      AXIL_M_AXIS_TREADY_a1,
      AXIL_M_AXIS_TREADY_a2,
      AXIL_M_AXIS_TREADY_a3,
      AXIL_M_AXIS_TREADY_a4,
      AXIL_M_AXIS_TREADY_a5;

</span><span class="tlx_comments">// For |axil$M_AXIS_TVALID.
</span><span class="tlx_declarations">logic AXIL_M_AXIS_TVALID_a0;

</span><span class="tlx_comments">// For |axil$S_AXI_AWADDR.
</span><span class="tlx_declarations">logic [C_AXI_ADDR_WIDTH-1:0] AXIL_S_AXI_AWADDR_a0,
                             AXIL_S_AXI_AWADDR_a1,
                             AXIL_S_AXI_AWADDR_a2,
                             AXIL_S_AXI_AWADDR_a3,
                             AXIL_S_AXI_AWADDR_a4,
                             AXIL_S_AXI_AWADDR_a5;

</span><span class="tlx_comments">// For |axil$S_AXI_AWREADY.
</span><span class="tlx_declarations">logic AXIL_S_AXI_AWREADY_a0,
      AXIL_S_AXI_AWREADY_a1,
      AXIL_S_AXI_AWREADY_a2,
      AXIL_S_AXI_AWREADY_a3,
      AXIL_S_AXI_AWREADY_a4,
      AXIL_S_AXI_AWREADY_a5;

</span><span class="tlx_comments">// For |axil$S_AXI_AWVALID.
</span><span class="tlx_declarations">logic AXIL_S_AXI_AWVALID_a0,
      AXIL_S_AXI_AWVALID_a1,
      AXIL_S_AXI_AWVALID_a2,
      AXIL_S_AXI_AWVALID_a3,
      AXIL_S_AXI_AWVALID_a4,
      AXIL_S_AXI_AWVALID_a5;

</span><span class="tlx_comments">// For |axil$S_AXI_RDATA.
</span><span class="tlx_declarations">logic [C_AXI_DATA_WIDTH-1:0] AXIL_S_AXI_RDATA_a0,
                             AXIL_S_AXI_RDATA_a1,
                             AXIL_S_AXI_RDATA_a2,
                             AXIL_S_AXI_RDATA_a3,
                             AXIL_S_AXI_RDATA_a4,
                             AXIL_S_AXI_RDATA_a5;

</span><span class="tlx_comments">// For |axil$S_AXI_RREADY.
</span><span class="tlx_declarations">logic AXIL_S_AXI_RREADY_a0,
      AXIL_S_AXI_RREADY_a1,
      AXIL_S_AXI_RREADY_a2,
      AXIL_S_AXI_RREADY_a3,
      AXIL_S_AXI_RREADY_a4,
      AXIL_S_AXI_RREADY_a5;

</span><span class="tlx_comments">// For |axil$S_AXI_RVALID.
</span><span class="tlx_declarations">logic AXIL_S_AXI_RVALID_a0,
      AXIL_S_AXI_RVALID_a1,
      AXIL_S_AXI_RVALID_a2,
      AXIL_S_AXI_RVALID_a3,
      AXIL_S_AXI_RVALID_a4,
      AXIL_S_AXI_RVALID_a5;

</span><span class="tlx_comments">// For |axil$S_AXI_WREADY.
</span><span class="tlx_declarations">logic AXIL_S_AXI_WREADY_a0,
      AXIL_S_AXI_WREADY_a1,
      AXIL_S_AXI_WREADY_a2,
      AXIL_S_AXI_WREADY_a3,
      AXIL_S_AXI_WREADY_a4,
      AXIL_S_AXI_WREADY_a5;

</span><span class="tlx_comments">// For |axil$S_AXI_WVALID.
</span><span class="tlx_declarations">logic AXIL_S_AXI_WVALID_a0,
      AXIL_S_AXI_WVALID_a1,
      AXIL_S_AXI_WVALID_a2,
      AXIL_S_AXI_WVALID_a3,
      AXIL_S_AXI_WVALID_a4,
      AXIL_S_AXI_WVALID_a5;

</span><span class="tlx_comments">// For |axil$reset.
</span><span class="tlx_declarations">logic AXIL_reset_a0;


</span><span class="tlx_structure">
generate
</span><span class="tlx_comments">

   //
   // Scope: |axil
   //

      // For $M_AXIS_TDATA.
      </span><span class="tlx_staging">always_ff @(posedge clk) AXIL_M_AXIS_TDATA_a1[C_AXI_DATA_WIDTH-1:0] &lt;= AXIL_M_AXIS_TDATA_a0[C_AXI_DATA_WIDTH-1:0];
      always_ff @(posedge clk) AXIL_M_AXIS_TDATA_a2[C_AXI_DATA_WIDTH-1:0] &lt;= AXIL_M_AXIS_TDATA_a1[C_AXI_DATA_WIDTH-1:0];
      always_ff @(posedge clk) AXIL_M_AXIS_TDATA_a3[C_AXI_DATA_WIDTH-1:0] &lt;= AXIL_M_AXIS_TDATA_a2[C_AXI_DATA_WIDTH-1:0];
      always_ff @(posedge clk) AXIL_M_AXIS_TDATA_a4[C_AXI_DATA_WIDTH-1:0] &lt;= AXIL_M_AXIS_TDATA_a3[C_AXI_DATA_WIDTH-1:0];
      always_ff @(posedge clk) AXIL_M_AXIS_TDATA_a5[C_AXI_DATA_WIDTH-1:0] &lt;= AXIL_M_AXIS_TDATA_a4[C_AXI_DATA_WIDTH-1:0];

      </span><span class="tlx_comments">// For $M_AXIS_TREADY.
      </span><span class="tlx_staging">always_ff @(posedge clk) AXIL_M_AXIS_TREADY_a1 &lt;= AXIL_M_AXIS_TREADY_a0;
      always_ff @(posedge clk) AXIL_M_AXIS_TREADY_a2 &lt;= AXIL_M_AXIS_TREADY_a1;
      always_ff @(posedge clk) AXIL_M_AXIS_TREADY_a3 &lt;= AXIL_M_AXIS_TREADY_a2;
      always_ff @(posedge clk) AXIL_M_AXIS_TREADY_a4 &lt;= AXIL_M_AXIS_TREADY_a3;
      always_ff @(posedge clk) AXIL_M_AXIS_TREADY_a5 &lt;= AXIL_M_AXIS_TREADY_a4;

      </span><span class="tlx_comments">// For $S_AXI_AWADDR.
      </span><span class="tlx_staging">always_ff @(posedge clk) AXIL_S_AXI_AWADDR_a1[C_AXI_ADDR_WIDTH-1:0] &lt;= AXIL_S_AXI_AWADDR_a0[C_AXI_ADDR_WIDTH-1:0];
      always_ff @(posedge clk) AXIL_S_AXI_AWADDR_a2[C_AXI_ADDR_WIDTH-1:0] &lt;= AXIL_S_AXI_AWADDR_a1[C_AXI_ADDR_WIDTH-1:0];
      always_ff @(posedge clk) AXIL_S_AXI_AWADDR_a3[C_AXI_ADDR_WIDTH-1:0] &lt;= AXIL_S_AXI_AWADDR_a2[C_AXI_ADDR_WIDTH-1:0];
      always_ff @(posedge clk) AXIL_S_AXI_AWADDR_a4[C_AXI_ADDR_WIDTH-1:0] &lt;= AXIL_S_AXI_AWADDR_a3[C_AXI_ADDR_WIDTH-1:0];
      always_ff @(posedge clk) AXIL_S_AXI_AWADDR_a5[C_AXI_ADDR_WIDTH-1:0] &lt;= AXIL_S_AXI_AWADDR_a4[C_AXI_ADDR_WIDTH-1:0];

      </span><span class="tlx_comments">// For $S_AXI_AWREADY.
      </span><span class="tlx_staging">always_ff @(posedge clk) AXIL_S_AXI_AWREADY_a1 &lt;= AXIL_S_AXI_AWREADY_a0;
      always_ff @(posedge clk) AXIL_S_AXI_AWREADY_a2 &lt;= AXIL_S_AXI_AWREADY_a1;
      always_ff @(posedge clk) AXIL_S_AXI_AWREADY_a3 &lt;= AXIL_S_AXI_AWREADY_a2;
      always_ff @(posedge clk) AXIL_S_AXI_AWREADY_a4 &lt;= AXIL_S_AXI_AWREADY_a3;
      always_ff @(posedge clk) AXIL_S_AXI_AWREADY_a5 &lt;= AXIL_S_AXI_AWREADY_a4;

      </span><span class="tlx_comments">// For $S_AXI_AWVALID.
      </span><span class="tlx_staging">always_ff @(posedge clk) AXIL_S_AXI_AWVALID_a1 &lt;= AXIL_S_AXI_AWVALID_a0;
      always_ff @(posedge clk) AXIL_S_AXI_AWVALID_a2 &lt;= AXIL_S_AXI_AWVALID_a1;
      always_ff @(posedge clk) AXIL_S_AXI_AWVALID_a3 &lt;= AXIL_S_AXI_AWVALID_a2;
      always_ff @(posedge clk) AXIL_S_AXI_AWVALID_a4 &lt;= AXIL_S_AXI_AWVALID_a3;
      always_ff @(posedge clk) AXIL_S_AXI_AWVALID_a5 &lt;= AXIL_S_AXI_AWVALID_a4;

      </span><span class="tlx_comments">// For $S_AXI_RDATA.
      </span><span class="tlx_staging">always_ff @(posedge clk) AXIL_S_AXI_RDATA_a1[C_AXI_DATA_WIDTH-1:0] &lt;= AXIL_S_AXI_RDATA_a0[C_AXI_DATA_WIDTH-1:0];
      always_ff @(posedge clk) AXIL_S_AXI_RDATA_a2[C_AXI_DATA_WIDTH-1:0] &lt;= AXIL_S_AXI_RDATA_a1[C_AXI_DATA_WIDTH-1:0];
      always_ff @(posedge clk) AXIL_S_AXI_RDATA_a3[C_AXI_DATA_WIDTH-1:0] &lt;= AXIL_S_AXI_RDATA_a2[C_AXI_DATA_WIDTH-1:0];
      always_ff @(posedge clk) AXIL_S_AXI_RDATA_a4[C_AXI_DATA_WIDTH-1:0] &lt;= AXIL_S_AXI_RDATA_a3[C_AXI_DATA_WIDTH-1:0];
      always_ff @(posedge clk) AXIL_S_AXI_RDATA_a5[C_AXI_DATA_WIDTH-1:0] &lt;= AXIL_S_AXI_RDATA_a4[C_AXI_DATA_WIDTH-1:0];

      </span><span class="tlx_comments">// For $S_AXI_RREADY.
      </span><span class="tlx_staging">always_ff @(posedge clk) AXIL_S_AXI_RREADY_a1 &lt;= AXIL_S_AXI_RREADY_a0;
      always_ff @(posedge clk) AXIL_S_AXI_RREADY_a2 &lt;= AXIL_S_AXI_RREADY_a1;
      always_ff @(posedge clk) AXIL_S_AXI_RREADY_a3 &lt;= AXIL_S_AXI_RREADY_a2;
      always_ff @(posedge clk) AXIL_S_AXI_RREADY_a4 &lt;= AXIL_S_AXI_RREADY_a3;
      always_ff @(posedge clk) AXIL_S_AXI_RREADY_a5 &lt;= AXIL_S_AXI_RREADY_a4;

      </span><span class="tlx_comments">// For $S_AXI_RVALID.
      </span><span class="tlx_staging">always_ff @(posedge clk) AXIL_S_AXI_RVALID_a1 &lt;= AXIL_S_AXI_RVALID_a0;
      always_ff @(posedge clk) AXIL_S_AXI_RVALID_a2 &lt;= AXIL_S_AXI_RVALID_a1;
      always_ff @(posedge clk) AXIL_S_AXI_RVALID_a3 &lt;= AXIL_S_AXI_RVALID_a2;
      always_ff @(posedge clk) AXIL_S_AXI_RVALID_a4 &lt;= AXIL_S_AXI_RVALID_a3;
      always_ff @(posedge clk) AXIL_S_AXI_RVALID_a5 &lt;= AXIL_S_AXI_RVALID_a4;

      </span><span class="tlx_comments">// For $S_AXI_WREADY.
      </span><span class="tlx_staging">always_ff @(posedge clk) AXIL_S_AXI_WREADY_a1 &lt;= AXIL_S_AXI_WREADY_a0;
      always_ff @(posedge clk) AXIL_S_AXI_WREADY_a2 &lt;= AXIL_S_AXI_WREADY_a1;
      always_ff @(posedge clk) AXIL_S_AXI_WREADY_a3 &lt;= AXIL_S_AXI_WREADY_a2;
      always_ff @(posedge clk) AXIL_S_AXI_WREADY_a4 &lt;= AXIL_S_AXI_WREADY_a3;
      always_ff @(posedge clk) AXIL_S_AXI_WREADY_a5 &lt;= AXIL_S_AXI_WREADY_a4;

      </span><span class="tlx_comments">// For $S_AXI_WVALID.
      </span><span class="tlx_staging">always_ff @(posedge clk) AXIL_S_AXI_WVALID_a1 &lt;= AXIL_S_AXI_WVALID_a0;
      always_ff @(posedge clk) AXIL_S_AXI_WVALID_a2 &lt;= AXIL_S_AXI_WVALID_a1;
      always_ff @(posedge clk) AXIL_S_AXI_WVALID_a3 &lt;= AXIL_S_AXI_WVALID_a2;
      always_ff @(posedge clk) AXIL_S_AXI_WVALID_a4 &lt;= AXIL_S_AXI_WVALID_a3;
      always_ff @(posedge clk) AXIL_S_AXI_WVALID_a5 &lt;= AXIL_S_AXI_WVALID_a4;




</span><span class="tlx_structure">endgenerate




</span><span class="tlx_comments">//
// Debug Signals
//

</span><span class="tlx_instrumentation">generate

   if (1) begin : DEBUG_SIGS
</span><span class="tlx_comments">

      //
      // Scope: |axil
      //
      </span><span class="tlx_instrumentation">if (1) begin : \|axil 
         logic [C_AXI_DATA_WIDTH-1:0] \@0$M_AXIS_TDATA ;
         assign \@0$M_AXIS_TDATA = AXIL_M_AXIS_TDATA_a0;
         logic  \@0$M_AXIS_TREADY ;
         assign \@0$M_AXIS_TREADY = AXIL_M_AXIS_TREADY_a0;
         logic  \@0$M_AXIS_TVALID ;
         assign \@0$M_AXIS_TVALID = AXIL_M_AXIS_TVALID_a0;
         logic [C_AXI_ADDR_WIDTH-1:0] \@0$S_AXI_AWADDR ;
         assign \@0$S_AXI_AWADDR = AXIL_S_AXI_AWADDR_a0;
         logic  \@0$S_AXI_AWREADY ;
         assign \@0$S_AXI_AWREADY = AXIL_S_AXI_AWREADY_a0;
         logic  \@0$S_AXI_AWVALID ;
         assign \@0$S_AXI_AWVALID = AXIL_S_AXI_AWVALID_a0;
         logic [C_AXI_DATA_WIDTH-1:0] \@0$S_AXI_RDATA ;
         assign \@0$S_AXI_RDATA = AXIL_S_AXI_RDATA_a0;
         logic  \@0$S_AXI_RREADY ;
         assign \@0$S_AXI_RREADY = AXIL_S_AXI_RREADY_a0;
         logic  \@0$S_AXI_RVALID ;
         assign \@0$S_AXI_RVALID = AXIL_S_AXI_RVALID_a0;
         logic  \@0$S_AXI_WREADY ;
         assign \@0$S_AXI_WREADY = AXIL_S_AXI_WREADY_a0;
         logic  \@0$S_AXI_WVALID ;
         assign \@0$S_AXI_WVALID = AXIL_S_AXI_WVALID_a0;
         logic  \@0$reset ;
         assign \@0$reset = AXIL_reset_a0;
      end


   end

endgenerate




</span><span class="tlx_structure">generate   </span><span class="tlx_comments">// This is awkward, but we need to go into 'generate' context in the line that `includes the declarations file.
</span>
</pre>
        </div>
        <div id="tlx_div" class="cell code left bottom">
<h2>top.m4</h2>

<pre>
<span class="tlx_structure">\TLV_version 1d: tl-x.org
\SV
</span><span class="tlx_comments">/* verilator lint_off CMPCONST */
/* verilator lint_off WIDTH */
//m4_include_url(['https://raw.githubusercontent.com/develone/sandpiper_test/master/axil2axi/rtl/axilxbar.v'])
//m4_include_url(['https://raw.githubusercontent.com/develone/sandpiper_test/master/axil2axi/rtl/axilsafety.v'])
//m4_include_url(['https://raw.githubusercontent.com/develone/sandpiper_test/master/axil2axi/rtl/axi2axi3.v'])
// Included URL: &quot;https://raw.githubusercontent.com/develone/sandpiper_test/master/axil2axi/rtl/axil2axis.v&quot;
/* verilator lint_off CMPCONST */
/* verilator lint_off WIDTH */               
   // =========================================
   // Welcome!  Try the tutorials via the menu.
   // =========================================

   // Default Makerchip TL-Verilog Code Template
   
   // Macro providing required top-level module definition, random
   // stimulus support, and Verilator config.
   </span><span class="tlx_untouched">module top(input logic clk, input logic reset, input logic [31:0] cyc_cnt, output logic passed, output logic failed);    </span><span class="tlx_comments">/* verilator lint_save */ /* verilator lint_off UNOPTFLAT */  </span><span class="tlx_untouched">bit [256:0] RW_rand_raw; bit [256+63:0] RW_rand_vect; pseudo_rand #(.WIDTH(257)) pseudo_rand (clk, reset, RW_rand_raw[256:0]); assign RW_rand_vect[256+63:0] = {RW_rand_raw[62:0], RW_rand_raw};  </span><span class="tlx_comments">/* verilator lint_restore */  /* verilator lint_off WIDTH */ /* verilator lint_off UNOPTFLAT */   // (Expanded in Nav-TLV pane.)
</span><span class="tlx_structure">\TLV
   |axil
      
      </span><span class="tlx_staging">@0
 
         
         
         
         
         </span><span class="tlx_logic">$reset = *reset;
         $S_AXI_AWVALID = *S_AXI_AWVALID;
         $S_AXI_AWREADY = *S_AXI_AWREADY;
         $S_AXI_AWADDR[C_AXI_ADDR_WIDTH-1:0] = *S_AXI_AWADDR;
         $S_AXI_RVALID = *S_AXI_RVALID;
         $S_AXI_RREADY = *S_AXI_RREADY;
         $S_AXI_RDATA[C_AXI_DATA_WIDTH-1:0] = *S_AXI_RDATA;
         $M_AXIS_TREADY = *M_AXIS_TREADY;
         $M_AXIS_TDATA[C_AXI_DATA_WIDTH-1:0] = *M_AXIS_TDATA;
         
         $S_AXI_WVALID = *S_AXI_WVALID;
         $S_AXI_WREADY = *S_AXI_WREADY;
         
         $M_AXIS_TVALID = *M_AXIS_TVALID;
         
         
      </span><span class="tlx_staging">@5
         </span><span class="tlx_logic">*S_AXI_AWVALID = $S_AXI_AWVALID;
         *S_AXI_AWADDR = $S_AXI_AWADDR[C_AXI_ADDR_WIDTH-1:0];
         
         *S_AXI_AWREADY = $S_AXI_AWREADY;
         *S_AXI_WVALID = $S_AXI_WVALID;
         *S_AXI_WREADY = $S_AXI_WREADY;
         
         *S_AXI_RVALID = $S_AXI_RVALID;
         *S_AXI_RREADY = $S_AXI_RREADY;
         *S_AXI_RDATA = $S_AXI_RDATA[C_AXI_DATA_WIDTH-1:0];
         *M_AXIS_TREADY = $M_AXIS_TREADY;
         *M_AXIS_TDATA = $M_AXIS_TDATA[C_AXI_DATA_WIDTH-1:0];
         
         
         
         
         
         
         
         
       
         

   </span><span class="tlx_comments">//...

   // Assert these to end simulation (before Makerchip cycle limit).
   </span><span class="tlx_logic">*passed = *cyc_cnt &gt; 40;
   *failed = 1'b0;
</span><span class="tlx_structure">\SV
   </span><span class="tlx_untouched">endmodule
</span>
</pre>
        </div>
        <div id="trans_div" class="cell code right bottom">
<h2>top.sv</h2>

<pre>
<span class="tlx_structure">`line 2 &quot;top.tlv&quot; 0 </span><span class="tlx_comments">//_\TLV_version 1d: tl-x.org, generated by SandPiper(TM) 1.9-2018/02/11-beta
</span><span class="tlx_structure">`include &quot;sp_default.vh&quot; </span><span class="tlx_comments">//_\SV
/* verilator lint_off CMPCONST */
/* verilator lint_off WIDTH */
//m4_include_url(['https://raw.githubusercontent.com/develone/sandpiper_test/master/axil2axi/rtl/axilxbar.v'])
//m4_include_url(['https://raw.githubusercontent.com/develone/sandpiper_test/master/axil2axi/rtl/axilsafety.v'])
//m4_include_url(['https://raw.githubusercontent.com/develone/sandpiper_test/master/axil2axi/rtl/axi2axi3.v'])
// Included URL: &quot;https://raw.githubusercontent.com/develone/sandpiper_test/master/axil2axi/rtl/axil2axis.v&quot;
/* verilator lint_off CMPCONST */
/* verilator lint_off WIDTH */               
   // =========================================
   // Welcome!  Try the tutorials via the menu.
   // =========================================

   // Default Makerchip TL-Verilog Code Template
   
   // Macro providing required top-level module definition, random
   // stimulus support, and Verilator config.
   </span><span class="tlx_untouched">module top(input logic clk, input logic reset, input logic [31:0] cyc_cnt, output logic passed, output logic failed);    </span><span class="tlx_comments">/* verilator lint_save */ /* verilator lint_off UNOPTFLAT */  </span><span class="tlx_untouched">bit [256:0] RW_rand_raw; bit [256+63:0] RW_rand_vect; pseudo_rand #(.WIDTH(257)) pseudo_rand (clk, reset, RW_rand_raw[256:0]); assign RW_rand_vect[256+63:0] = {RW_rand_raw[62:0], RW_rand_raw};  </span><span class="tlx_comments">/* verilator lint_restore */  /* verilator lint_off WIDTH */ /* verilator lint_off UNOPTFLAT */   // (Expanded in Nav-TLV pane.)
</span><span class="tlx_structure">`include &quot;top_gen.sv&quot; </span><span class="tlx_comments">//_\TLV
   //_|axil
      
      //_@0
 
         
         
         
         
         </span><span class="tlx_logic">assign AXIL_reset_a0 = reset;
         assign AXIL_S_AXI_AWVALID_a0 = S_AXI_AWVALID;
         assign AXIL_S_AXI_AWREADY_a0 = S_AXI_AWREADY;
         assign AXIL_S_AXI_AWADDR_a0[C_AXI_ADDR_WIDTH-1:0] = S_AXI_AWADDR;
         assign AXIL_S_AXI_RVALID_a0 = S_AXI_RVALID;
         assign AXIL_S_AXI_RREADY_a0 = S_AXI_RREADY;
         assign AXIL_S_AXI_RDATA_a0[C_AXI_DATA_WIDTH-1:0] = S_AXI_RDATA;
         assign AXIL_M_AXIS_TREADY_a0 = M_AXIS_TREADY;
         assign AXIL_M_AXIS_TDATA_a0[C_AXI_DATA_WIDTH-1:0] = M_AXIS_TDATA;
         
         assign AXIL_S_AXI_WVALID_a0 = S_AXI_WVALID;
         assign AXIL_S_AXI_WREADY_a0 = S_AXI_WREADY;
         
         assign AXIL_M_AXIS_TVALID_a0 = M_AXIS_TVALID;
         
         
      </span><span class="tlx_comments">//_@5
         </span><span class="tlx_logic">assign S_AXI_AWVALID = AXIL_S_AXI_AWVALID_a5;
         assign S_AXI_AWADDR = AXIL_S_AXI_AWADDR_a5[C_AXI_ADDR_WIDTH-1:0];
         
         assign S_AXI_AWREADY = AXIL_S_AXI_AWREADY_a5;
         assign S_AXI_WVALID = AXIL_S_AXI_WVALID_a5;
         assign S_AXI_WREADY = AXIL_S_AXI_WREADY_a5;
         
         assign S_AXI_RVALID = AXIL_S_AXI_RVALID_a5;
         assign S_AXI_RREADY = AXIL_S_AXI_RREADY_a5;
         assign S_AXI_RDATA = AXIL_S_AXI_RDATA_a5[C_AXI_DATA_WIDTH-1:0];
         assign M_AXIS_TREADY = AXIL_M_AXIS_TREADY_a5;
         assign M_AXIS_TDATA = AXIL_M_AXIS_TDATA_a5[C_AXI_DATA_WIDTH-1:0];
         
         
         
         
         
         
         
         
       
         

   </span><span class="tlx_comments">//...

   // Assert these to end simulation (before Makerchip cycle limit).
   </span><span class="tlx_logic">assign passed = cyc_cnt &gt; 40;
   assign failed = 1'b0; </span><span class="tlx_structure">endgenerate
</span><span class="tlx_comments">//_\SV
   </span><span class="tlx_untouched">endmodule
</span>
</pre>
        </div>
    </div>
    <canvas id="overlay" width="280" height="200">
    </canvas>
    <svg id="sp_svg" x="429" y="430" width="112" height="40">
      <rect id="sp_rect" x="2" y="2" width="108" height="36" rx="10" ry="10" />
      <text id="sp_text" x="7" y="25" textLength="98">SandPiper</text>
    </svg>

</body>
</html>
