 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : proc
Version: B-2008.09-SP3
Date   : Wed May 11 22:00:29 2016
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: gscl45nm
Wire Load Model Mode: top

  Startpoint: pde/LinkReg/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pem/address_reg[0]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pde/LinkReg/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  pde/LinkReg/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  pde/LinkReg/q (dff_874)                                 0.00       0.11 f
  pde/Link_Out (pipe_de)                                  0.00       0.11 f
  e/Link (execute)                                        0.00       0.11 f
  e/U76/Y (INVX1)                                         0.01       0.12 r
  e/U118/Y (INVX1)                                        0.02       0.14 f
  e/U107/Y (AND2X2)                                       0.04       0.17 f
  e/U106/Y (NAND2X1)                                      0.01       0.18 r
  e/U163/Y (INVX1)                                        0.02       0.20 f
  e/U162/Y (OR2X2)                                        0.04       0.24 f
  e/U161/Y (OR2X2)                                        0.04       0.28 f
  e/primary_alu/B<2> (alu)                                0.00       0.28 f
  e/primary_alu/U85/Y (XOR2X1)                            0.04       0.32 r
  e/primary_alu/demux1/In<2> (demux1to2_16_0)             0.00       0.32 r
  e/primary_alu/demux1/d[2]/In (demux1to2_13)             0.00       0.32 r
  e/primary_alu/demux1/d[2]/U3/Y (AND2X2)                 0.04       0.35 r
  e/primary_alu/demux1/d[2]/Out1 (demux1to2_13)           0.00       0.35 r
  e/primary_alu/demux1/Out1<2> (demux1to2_16_0)           0.00       0.35 r
  e/primary_alu/coxa0/B<2> (cla_or_xor_and)               0.00       0.35 r
  e/primary_alu/coxa0/demux1/In<2> (demux1to4_16_0)       0.00       0.35 r
  e/primary_alu/coxa0/demux1/demux[2]/In (demux1to4_13)
                                                          0.00       0.35 r
  e/primary_alu/coxa0/demux1/demux[2]/U15/Y (AND2X2)      0.05       0.40 r
  e/primary_alu/coxa0/demux1/demux[2]/Out0 (demux1to4_13)
                                                          0.00       0.40 r
  e/primary_alu/coxa0/demux1/Out0<2> (demux1to4_16_0)     0.00       0.40 r
  e/primary_alu/coxa0/cla0/B<2> (cla16_0)                 0.00       0.40 r
  e/primary_alu/coxa0/cla0/ca0/B<2> (cla4_3)              0.00       0.40 r
  e/primary_alu/coxa0/cla0/ca0/fa[2]/B (fulladder1_13)
                                                          0.00       0.40 r
  e/primary_alu/coxa0/cla0/ca0/fa[2]/U5/Y (XNOR2X1)       0.03       0.43 f
  e/primary_alu/coxa0/cla0/ca0/fa[2]/U2/Y (INVX1)         0.01       0.44 r
  e/primary_alu/coxa0/cla0/ca0/fa[2]/P (fulladder1_13)
                                                          0.00       0.44 r
  e/primary_alu/coxa0/cla0/ca0/U12/Y (AND2X2)             0.03       0.48 r
  e/primary_alu/coxa0/cla0/ca0/U11/Y (INVX1)              0.02       0.49 f
  e/primary_alu/coxa0/cla0/ca0/U10/Y (NAND3X1)            0.03       0.53 r
  e/primary_alu/coxa0/cla0/ca0/U15/Y (BUFX2)              0.03       0.56 r
  e/primary_alu/coxa0/cla0/ca0/U31/Y (OAI21X1)            0.01       0.58 f
  e/primary_alu/coxa0/cla0/ca0/U17/Y (AOI21X1)            0.01       0.59 r
  e/primary_alu/coxa0/cla0/ca0/GG (cla4_3)                0.00       0.59 r
  e/primary_alu/coxa0/cla0/U10/Y (BUFX2)                  0.04       0.63 r
  e/primary_alu/coxa0/cla0/U9/Y (INVX1)                   0.02       0.65 f
  e/primary_alu/coxa0/cla0/U7/Y (OAI21X1)                 0.02       0.67 r
  e/primary_alu/coxa0/cla0/ca1/Cin (cla4_2)               0.00       0.67 r
  e/primary_alu/coxa0/cla0/ca1/U10/Y (INVX2)              0.02       0.69 f
  e/primary_alu/coxa0/cla0/ca1/U9/Y (INVX1)               0.01       0.70 r
  e/primary_alu/coxa0/cla0/ca1/fa[0]/Cin (fulladder1_11)
                                                          0.00       0.70 r
  e/primary_alu/coxa0/cla0/ca1/fa[0]/U1/Y (XNOR2X1)       0.04       0.74 r
  e/primary_alu/coxa0/cla0/ca1/fa[0]/S (fulladder1_11)
                                                          0.00       0.74 r
  e/primary_alu/coxa0/cla0/ca1/S<0> (cla4_2)              0.00       0.74 r
  e/primary_alu/coxa0/cla0/S<4> (cla16_0)                 0.00       0.74 r
  e/primary_alu/coxa0/mux0/InA<4> (mux4to1_16_4)          0.00       0.74 r
  e/primary_alu/coxa0/mux0/U6/Y (AOI22X1)                 0.02       0.76 f
  e/primary_alu/coxa0/mux0/U5/Y (BUFX2)                   0.04       0.80 f
  e/primary_alu/coxa0/mux0/U9/Y (AND2X2)                  0.04       0.83 f
  e/primary_alu/coxa0/mux0/U10/Y (INVX1)                  0.00       0.84 r
  e/primary_alu/coxa0/mux0/Out<4> (mux4to1_16_4)          0.00       0.84 r
  e/primary_alu/coxa0/Out<4> (cla_or_xor_and)             0.00       0.84 r
  e/primary_alu/U22/Y (OR2X2)                             0.04       0.87 r
  e/primary_alu/U21/Y (OR2X2)                             0.04       0.91 r
  e/primary_alu/U20/Y (OR2X2)                             0.04       0.95 r
  e/primary_alu/U29/Y (OR2X2)                             0.04       0.99 r
  e/primary_alu/U31/Y (OR2X2)                             0.04       1.04 r
  e/primary_alu/U30/Y (AOI21X1)                           0.01       1.05 f
  e/primary_alu/Z (alu)                                   0.00       1.05 f
  e/U70/Y (BUFX2)                                         0.04       1.09 f
  e/set_mux/InA<0> (mux4to1_16_5)                         0.00       1.09 f
  e/set_mux/U19/Y (AOI22X1)                               0.04       1.12 r
  e/set_mux/U16/Y (BUFX2)                                 0.04       1.16 r
  e/set_mux/U4/Y (NAND3X1)                                0.01       1.17 f
  e/set_mux/Out<0> (mux4to1_16_5)                         0.00       1.17 f
  e/U63/Y (INVX1)                                         0.00       1.18 r
  e/U62/Y (OAI21X1)                                       0.01       1.19 f
  e/Result<0> (execute)                                   0.00       1.19 f
  pem/Result<0> (pipe_em)                                 0.00       1.19 f
  pem/U80/Y (INVX1)                                       0.00       1.19 r
  pem/U79/Y (AOI21X1)                                     0.01       1.20 f
  pem/address_reg[0]/d (dff_726)                          0.00       1.20 f
  pem/address_reg[0]/U4/Y (AND2X2)                        0.03       1.23 f
  pem/address_reg[0]/state_reg/D (DFFPOSX1)               0.00       1.23 f
  data arrival time                                                  1.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  pem/address_reg[0]/state_reg/CLK (DFFPOSX1)             0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: pde/JumpReg_reg/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f/pc_reg[11]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pde/JumpReg_reg/state_reg/CLK (DFFPOSX1)                0.00 #     0.00 r
  pde/JumpReg_reg/state_reg/Q (DFFPOSX1)                  0.11       0.11 f
  pde/JumpReg_reg/q (dff_866)                             0.00       0.11 f
  pde/JumpReg_Out (pipe_de)                               0.00       0.11 f
  e/JumpReg (execute)                                     0.00       0.11 f
  e/U131/Y (INVX4)                                        0.03       0.14 r
  e/U85/Y (INVX8)                                         0.03       0.17 f
  e/U450/Y (INVX1)                                        0.03       0.19 r
  e/U101/Y (NOR3X1)                                       0.02       0.21 f
  e/U165/Y (OR2X2)                                        0.05       0.26 f
  e/primary_alu/B<5> (alu)                                0.00       0.26 f
  e/primary_alu/U91/Y (XOR2X1)                            0.04       0.30 r
  e/primary_alu/demux1/In<5> (demux1to2_16_0)             0.00       0.30 r
  e/primary_alu/demux1/d[5]/In (demux1to2_10)             0.00       0.30 r
  e/primary_alu/demux1/d[5]/U4/Y (AND2X2)                 0.04       0.34 r
  e/primary_alu/demux1/d[5]/Out1 (demux1to2_10)           0.00       0.34 r
  e/primary_alu/demux1/Out1<5> (demux1to2_16_0)           0.00       0.34 r
  e/primary_alu/coxa0/B<5> (cla_or_xor_and)               0.00       0.34 r
  e/primary_alu/coxa0/demux1/In<5> (demux1to4_16_0)       0.00       0.34 r
  e/primary_alu/coxa0/demux1/demux[5]/In (demux1to4_10)
                                                          0.00       0.34 r
  e/primary_alu/coxa0/demux1/demux[5]/U13/Y (AND2X2)      0.04       0.37 r
  e/primary_alu/coxa0/demux1/demux[5]/Out0 (demux1to4_10)
                                                          0.00       0.37 r
  e/primary_alu/coxa0/demux1/Out0<5> (demux1to4_16_0)     0.00       0.37 r
  e/primary_alu/coxa0/cla0/B<5> (cla16_0)                 0.00       0.37 r
  e/primary_alu/coxa0/cla0/ca1/B<1> (cla4_2)              0.00       0.37 r
  e/primary_alu/coxa0/cla0/ca1/U16/Y (AND2X2)             0.03       0.40 r
  e/primary_alu/coxa0/cla0/ca1/U35/Y (INVX1)              0.01       0.42 f
  e/primary_alu/coxa0/cla0/ca1/U33/Y (AND2X2)             0.04       0.46 f
  e/primary_alu/coxa0/cla0/ca1/U34/Y (INVX1)              0.00       0.45 r
  e/primary_alu/coxa0/cla0/ca1/U46/Y (AND2X2)             0.04       0.49 r
  e/primary_alu/coxa0/cla0/ca1/U47/Y (INVX1)              0.02       0.50 f
  e/primary_alu/coxa0/cla0/ca1/U42/Y (AND2X2)             0.03       0.54 f
  e/primary_alu/coxa0/cla0/ca1/U27/Y (NOR3X1)             0.04       0.57 r
  e/primary_alu/coxa0/cla0/ca1/U6/Y (OR2X2)               0.04       0.62 r
  e/primary_alu/coxa0/cla0/ca1/GG (cla4_2)                0.00       0.62 r
  e/primary_alu/coxa0/cla0/U21/Y (INVX1)                  0.02       0.64 f
  e/primary_alu/coxa0/cla0/U14/Y (INVX1)                  0.00       0.64 r
  e/primary_alu/coxa0/cla0/U27/Y (AOI21X1)                0.01       0.65 f
  e/primary_alu/coxa0/cla0/U28/Y (AOI21X1)                0.04       0.68 r
  e/primary_alu/coxa0/cla0/ca2/Cin (cla4_1)               0.00       0.68 r
  e/primary_alu/coxa0/cla0/ca2/U17/Y (INVX1)              0.02       0.71 f
  e/primary_alu/coxa0/cla0/ca2/U24/Y (AND2X2)             0.03       0.74 f
  e/primary_alu/coxa0/cla0/ca2/U25/Y (OR2X2)              0.04       0.78 f
  e/primary_alu/coxa0/cla0/ca2/U26/Y (INVX1)              0.00       0.78 r
  e/primary_alu/coxa0/cla0/ca2/fa[3]/Cin (fulladder1_4)
                                                          0.00       0.78 r
  e/primary_alu/coxa0/cla0/ca2/fa[3]/U11/Y (INVX1)        0.01       0.79 f
  e/primary_alu/coxa0/cla0/ca2/fa[3]/U5/Y (AND2X2)        0.04       0.83 f
  e/primary_alu/coxa0/cla0/ca2/fa[3]/U6/Y (INVX1)         0.00       0.82 r
  e/primary_alu/coxa0/cla0/ca2/fa[3]/U3/Y (AND2X2)        0.03       0.85 r
  e/primary_alu/coxa0/cla0/ca2/fa[3]/U4/Y (INVX1)         0.01       0.87 f
  e/primary_alu/coxa0/cla0/ca2/fa[3]/S (fulladder1_4)     0.00       0.87 f
  e/primary_alu/coxa0/cla0/ca2/S<3> (cla4_1)              0.00       0.87 f
  e/primary_alu/coxa0/cla0/S<11> (cla16_0)                0.00       0.87 f
  e/primary_alu/coxa0/mux0/InA<11> (mux4to1_16_4)         0.00       0.87 f
  e/primary_alu/coxa0/mux0/U53/Y (AND2X2)                 0.04       0.90 f
  e/primary_alu/coxa0/mux0/U22/Y (OR2X2)                  0.04       0.94 f
  e/primary_alu/coxa0/mux0/Out<11> (mux4to1_16_4)         0.00       0.94 f
  e/primary_alu/coxa0/Out<11> (cla_or_xor_and)            0.00       0.94 f
  e/primary_alu/U1/Y (BUFX2)                              0.03       0.98 f
  e/primary_alu/U153/Y (INVX1)                            0.00       0.97 r
  e/primary_alu/U54/Y (MUX2X1)                            0.02       0.99 f
  e/primary_alu/Out<11> (alu)                             0.00       0.99 f
  e/U338/Y (AND2X2)                                       0.03       1.03 f
  e/U339/Y (INVX1)                                        0.00       1.02 r
  e/U212/Y (AND2X2)                                       0.03       1.05 r
  e/U213/Y (INVX1)                                        0.02       1.07 f
  e/NextPC<11> (execute)                                  0.00       1.07 f
  f/BranchPC<11> (fetch)                                  0.00       1.07 f
  f/U90/Y (AND2X1)                                        0.03       1.10 f
  f/U132/Y (INVX1)                                        0.00       1.10 r
  f/U107/Y (AND2X2)                                       0.03       1.13 r
  f/U108/Y (INVX1)                                        0.02       1.15 f
  f/pc_reg[11]/d (dff_935)                                0.00       1.15 f
  f/pc_reg[11]/U3/Y (AND2X1)                              0.03       1.18 f
  f/pc_reg[11]/state_reg/D (DFFPOSX1)                     0.00       1.18 f
  data arrival time                                                  1.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  f/pc_reg[11]/state_reg/CLK (DFFPOSX1)                   0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: pde/LinkReg/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f/pc_reg[13]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pde/LinkReg/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  pde/LinkReg/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  pde/LinkReg/q (dff_874)                                 0.00       0.11 f
  pde/Link_Out (pipe_de)                                  0.00       0.11 f
  e/Link (execute)                                        0.00       0.11 f
  e/U113/Y (INVX1)                                        0.01       0.12 r
  e/U95/Y (INVX2)                                         0.04       0.16 f
  e/U489/Y (NAND3X1)                                      0.03       0.19 r
  e/U182/Y (INVX1)                                        0.02       0.22 f
  e/U181/Y (OR2X2)                                        0.04       0.25 f
  e/U180/Y (OR2X2)                                        0.05       0.30 f
  e/primary_alu/B<11> (alu)                               0.00       0.30 f
  e/primary_alu/U74/Y (XOR2X1)                            0.04       0.34 r
  e/primary_alu/demux1/In<11> (demux1to2_16_0)            0.00       0.34 r
  e/primary_alu/demux1/d[11]/In (demux1to2_4)             0.00       0.34 r
  e/primary_alu/demux1/d[11]/U4/Y (AND2X2)                0.04       0.37 r
  e/primary_alu/demux1/d[11]/Out1 (demux1to2_4)           0.00       0.37 r
  e/primary_alu/demux1/Out1<11> (demux1to2_16_0)          0.00       0.37 r
  e/primary_alu/coxa0/B<11> (cla_or_xor_and)              0.00       0.37 r
  e/primary_alu/coxa0/demux1/In<11> (demux1to4_16_0)      0.00       0.37 r
  e/primary_alu/coxa0/demux1/demux[11]/In (demux1to4_4)
                                                          0.00       0.37 r
  e/primary_alu/coxa0/demux1/demux[11]/U9/Y (AND2X2)      0.05       0.43 r
  e/primary_alu/coxa0/demux1/demux[11]/Out0 (demux1to4_4)
                                                          0.00       0.43 r
  e/primary_alu/coxa0/demux1/Out0<11> (demux1to4_16_0)
                                                          0.00       0.43 r
  e/primary_alu/coxa0/cla0/B<11> (cla16_0)                0.00       0.43 r
  e/primary_alu/coxa0/cla0/ca2/B<3> (cla4_1)              0.00       0.43 r
  e/primary_alu/coxa0/cla0/ca2/fa[3]/B (fulladder1_4)     0.00       0.43 r
  e/primary_alu/coxa0/cla0/ca2/fa[3]/U13/Y (XOR2X1)       0.04       0.47 r
  e/primary_alu/coxa0/cla0/ca2/fa[3]/P (fulladder1_4)     0.00       0.47 r
  e/primary_alu/coxa0/cla0/ca2/U33/Y (AND2X2)             0.04       0.50 r
  e/primary_alu/coxa0/cla0/ca2/U34/Y (INVX1)              0.02       0.52 f
  e/primary_alu/coxa0/cla0/ca2/U68/Y (INVX1)              0.00       0.52 r
  e/primary_alu/coxa0/cla0/ca2/U87/Y (NAND3X1)            0.01       0.53 f
  e/primary_alu/coxa0/cla0/ca2/U36/Y (BUFX2)              0.03       0.57 f
  e/primary_alu/coxa0/cla0/ca2/U27/Y (OR2X2)              0.04       0.60 f
  e/primary_alu/coxa0/cla0/ca2/U28/Y (INVX1)              0.01       0.61 r
  e/primary_alu/coxa0/cla0/ca2/PG (cla4_1)                0.00       0.61 r
  e/primary_alu/coxa0/cla0/U18/Y (AND2X2)                 0.03       0.64 r
  e/primary_alu/coxa0/cla0/U19/Y (INVX1)                  0.02       0.66 f
  e/primary_alu/coxa0/cla0/U26/Y (OAI21X1)                0.05       0.70 r
  e/primary_alu/coxa0/cla0/ca3/Cin (cla4_0)               0.00       0.70 r
  e/primary_alu/coxa0/cla0/ca3/U7/Y (INVX1)               0.03       0.74 f
  e/primary_alu/coxa0/cla0/ca3/U9/Y (INVX1)               0.01       0.75 r
  e/primary_alu/coxa0/cla0/ca3/U20/Y (OR2X2)              0.03       0.78 r
  e/primary_alu/coxa0/cla0/ca3/U39/Y (INVX1)              0.01       0.79 f
  e/primary_alu/coxa0/cla0/ca3/U70/Y (AOI21X1)            0.02       0.81 r
  e/primary_alu/coxa0/cla0/ca3/fa[1]/Cin (fulladder1_2)
                                                          0.00       0.81 r
  e/primary_alu/coxa0/cla0/ca3/fa[1]/U1/Y (BUFX2)         0.04       0.85 r
  e/primary_alu/coxa0/cla0/ca3/fa[1]/U5/Y (XOR2X1)        0.03       0.88 f
  e/primary_alu/coxa0/cla0/ca3/fa[1]/S (fulladder1_2)     0.00       0.88 f
  e/primary_alu/coxa0/cla0/ca3/S<1> (cla4_0)              0.00       0.88 f
  e/primary_alu/coxa0/cla0/S<13> (cla16_0)                0.00       0.88 f
  e/primary_alu/coxa0/mux0/InA<13> (mux4to1_16_4)         0.00       0.88 f
  e/primary_alu/coxa0/mux0/U131/Y (INVX1)                 0.00       0.88 r
  e/primary_alu/coxa0/mux0/U47/Y (AND2X2)                 0.03       0.91 r
  e/primary_alu/coxa0/mux0/U48/Y (INVX1)                  0.01       0.93 f
  e/primary_alu/coxa0/mux0/U29/Y (AND2X2)                 0.04       0.96 f
  e/primary_alu/coxa0/mux0/Out<13> (mux4to1_16_4)         0.00       0.96 f
  e/primary_alu/coxa0/Out<13> (cla_or_xor_and)            0.00       0.96 f
  e/primary_alu/U160/Y (INVX1)                            0.00       0.96 r
  e/primary_alu/U52/Y (MUX2X1)                            0.02       0.98 f
  e/primary_alu/Out<13> (alu)                             0.00       0.98 f
  e/U399/Y (AND2X2)                                       0.04       1.02 f
  e/U400/Y (INVX1)                                        0.00       1.02 r
  e/U308/Y (AND2X2)                                       0.03       1.05 r
  e/U439/Y (INVX1)                                        0.02       1.07 f
  e/NextPC<13> (execute)                                  0.00       1.07 f
  f/BranchPC<13> (fetch)                                  0.00       1.07 f
  f/U93/Y (AND2X1)                                        0.03       1.10 f
  f/U130/Y (INVX1)                                        0.00       1.10 r
  f/U103/Y (AND2X2)                                       0.03       1.13 r
  f/U104/Y (INVX1)                                        0.02       1.14 f
  f/pc_reg[13]/d (dff_937)                                0.00       1.14 f
  f/pc_reg[13]/U3/Y (AND2X1)                              0.03       1.17 f
  f/pc_reg[13]/state_reg/D (DFFPOSX1)                     0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  f/pc_reg[13]/state_reg/CLK (DFFPOSX1)                   0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.23


  Startpoint: m/data_mem/AddrReqReg[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f/pc_reg[12]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  m/data_mem/AddrReqReg[3]/state_reg/CLK (DFFPOSX1)       0.00 #     0.00 r
  m/data_mem/AddrReqReg[3]/state_reg/Q (DFFPOSX1)         0.11       0.11 f
  m/data_mem/AddrReqReg[3]/q (dff_579)                    0.00       0.11 f
  m/data_mem/c1/index<0> (cache_cache_id3)                0.00       0.11 f
  m/data_mem/c1/U145/Y (INVX1)                            0.01       0.12 r
  m/data_mem/c1/U127/Y (INVX1)                            0.01       0.13 f
  m/data_mem/c1/mem_vl/addr<0> (memv_0)                   0.00       0.13 f
  m/data_mem/c1/mem_vl/U758/Y (INVX1)                     0.01       0.13 r
  m/data_mem/c1/mem_vl/U756/Y (INVX2)                     0.03       0.17 f
  m/data_mem/c1/mem_vl/U791/Y (INVX8)                     0.03       0.19 r
  m/data_mem/c1/mem_vl/U789/Y (INVX8)                     0.03       0.23 f
  m/data_mem/c1/mem_vl/U958/Y (MUX2X1)                    0.03       0.26 f
  m/data_mem/c1/mem_vl/U960/Y (MUX2X1)                    0.05       0.31 r
  m/data_mem/c1/mem_vl/U608/Y (AND2X2)                    0.03       0.34 r
  m/data_mem/c1/mem_vl/U609/Y (INVX1)                     0.01       0.35 f
  m/data_mem/c1/mem_vl/U599/Y (AND2X2)                    0.03       0.39 f
  m/data_mem/c1/mem_vl/U961/Y (MUX2X1)                    0.04       0.43 r
  m/data_mem/c1/mem_vl/U977/Y (MUX2X1)                    0.03       0.45 f
  m/data_mem/c1/mem_vl/U978/Y (MUX2X1)                    0.04       0.49 r
  m/data_mem/c1/mem_vl/U1038/Y (MUX2X1)                   0.03       0.52 f
  m/data_mem/c1/mem_vl/U1039/Y (MUX2X1)                   0.04       0.56 r
  m/data_mem/c1/mem_vl/U612/Y (AND2X2)                    0.03       0.59 r
  m/data_mem/c1/mem_vl/U613/Y (INVX1)                     0.02       0.61 f
  m/data_mem/c1/mem_vl/U600/Y (OR2X2)                     0.05       0.65 f
  m/data_mem/c1/mem_vl/U603/Y (INVX1)                     0.00       0.65 r
  m/data_mem/c1/mem_vl/data_out (memv_0)                  0.00       0.65 r
  m/data_mem/c1/U156/Y (AND2X2)                           0.03       0.69 r
  m/data_mem/c1/valid (cache_cache_id3)                   0.00       0.69 r
  m/data_mem/U25/Y (AND2X1)                               0.03       0.72 r
  m/data_mem/U172/Y (INVX1)                               0.02       0.74 f
  m/data_mem/U228/Y (AOI21X1)                             0.03       0.77 r
  m/data_mem/U117/Y (BUFX2)                               0.03       0.81 r
  m/data_mem/U370/Y (AOI21X1)                             0.01       0.82 f
  m/data_mem/Stall (mem_system_mem_type1)                 0.00       0.82 f
  m/DataMemStall (memory)                                 0.00       0.82 f
  U161/Y (INVX1)                                          0.01       0.82 r
  U130/Y (AND2X2)                                         0.03       0.85 r
  U131/Y (INVX1)                                          0.02       0.87 f
  U163/Y (OR2X2)                                          0.05       0.92 f
  f/Stall (fetch)                                         0.00       0.92 f
  f/U146/Y (AND2X2)                                       0.04       0.95 f
  f/U148/Y (INVX1)                                        0.00       0.96 r
  f/U183/Y (BUFX4)                                        0.03       0.99 r
  f/U186/Y (INVX8)                                        0.03       1.02 f
  f/U164/Y (AND2X2)                                       0.04       1.05 f
  f/U165/Y (INVX1)                                        0.00       1.05 r
  f/U8/Y (AND2X1)                                         0.03       1.08 r
  f/U105/Y (AND2X2)                                       0.03       1.11 r
  f/U106/Y (INVX1)                                        0.01       1.13 f
  f/pc_reg[12]/d (dff_936)                                0.00       1.13 f
  f/pc_reg[12]/U3/Y (AND2X1)                              0.03       1.16 f
  f/pc_reg[12]/state_reg/D (DFFPOSX1)                     0.00       1.16 f
  data arrival time                                                  1.16

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  f/pc_reg[12]/state_reg/CLK (DFFPOSX1)                   0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: pde/JumpReg_reg/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f/pc_reg[10]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pde/JumpReg_reg/state_reg/CLK (DFFPOSX1)                0.00 #     0.00 r
  pde/JumpReg_reg/state_reg/Q (DFFPOSX1)                  0.11       0.11 f
  pde/JumpReg_reg/q (dff_866)                             0.00       0.11 f
  pde/JumpReg_Out (pipe_de)                               0.00       0.11 f
  e/JumpReg (execute)                                     0.00       0.11 f
  e/U131/Y (INVX4)                                        0.03       0.14 r
  e/U85/Y (INVX8)                                         0.03       0.17 f
  e/U450/Y (INVX1)                                        0.03       0.19 r
  e/U101/Y (NOR3X1)                                       0.02       0.21 f
  e/U165/Y (OR2X2)                                        0.05       0.26 f
  e/primary_alu/B<5> (alu)                                0.00       0.26 f
  e/primary_alu/U91/Y (XOR2X1)                            0.04       0.30 r
  e/primary_alu/demux1/In<5> (demux1to2_16_0)             0.00       0.30 r
  e/primary_alu/demux1/d[5]/In (demux1to2_10)             0.00       0.30 r
  e/primary_alu/demux1/d[5]/U4/Y (AND2X2)                 0.04       0.34 r
  e/primary_alu/demux1/d[5]/Out1 (demux1to2_10)           0.00       0.34 r
  e/primary_alu/demux1/Out1<5> (demux1to2_16_0)           0.00       0.34 r
  e/primary_alu/coxa0/B<5> (cla_or_xor_and)               0.00       0.34 r
  e/primary_alu/coxa0/demux1/In<5> (demux1to4_16_0)       0.00       0.34 r
  e/primary_alu/coxa0/demux1/demux[5]/In (demux1to4_10)
                                                          0.00       0.34 r
  e/primary_alu/coxa0/demux1/demux[5]/U13/Y (AND2X2)      0.04       0.37 r
  e/primary_alu/coxa0/demux1/demux[5]/Out0 (demux1to4_10)
                                                          0.00       0.37 r
  e/primary_alu/coxa0/demux1/Out0<5> (demux1to4_16_0)     0.00       0.37 r
  e/primary_alu/coxa0/cla0/B<5> (cla16_0)                 0.00       0.37 r
  e/primary_alu/coxa0/cla0/ca1/B<1> (cla4_2)              0.00       0.37 r
  e/primary_alu/coxa0/cla0/ca1/U16/Y (AND2X2)             0.03       0.40 r
  e/primary_alu/coxa0/cla0/ca1/U35/Y (INVX1)              0.01       0.42 f
  e/primary_alu/coxa0/cla0/ca1/U33/Y (AND2X2)             0.04       0.46 f
  e/primary_alu/coxa0/cla0/ca1/U34/Y (INVX1)              0.00       0.45 r
  e/primary_alu/coxa0/cla0/ca1/U46/Y (AND2X2)             0.04       0.49 r
  e/primary_alu/coxa0/cla0/ca1/U47/Y (INVX1)              0.02       0.50 f
  e/primary_alu/coxa0/cla0/ca1/U42/Y (AND2X2)             0.03       0.54 f
  e/primary_alu/coxa0/cla0/ca1/U27/Y (NOR3X1)             0.04       0.57 r
  e/primary_alu/coxa0/cla0/ca1/U6/Y (OR2X2)               0.04       0.62 r
  e/primary_alu/coxa0/cla0/ca1/GG (cla4_2)                0.00       0.62 r
  e/primary_alu/coxa0/cla0/U21/Y (INVX1)                  0.02       0.64 f
  e/primary_alu/coxa0/cla0/U14/Y (INVX1)                  0.00       0.64 r
  e/primary_alu/coxa0/cla0/U27/Y (AOI21X1)                0.01       0.65 f
  e/primary_alu/coxa0/cla0/U28/Y (AOI21X1)                0.04       0.68 r
  e/primary_alu/coxa0/cla0/ca2/Cin (cla4_1)               0.00       0.68 r
  e/primary_alu/coxa0/cla0/ca2/U17/Y (INVX1)              0.02       0.71 f
  e/primary_alu/coxa0/cla0/ca2/U73/Y (INVX1)              0.01       0.71 r
  e/primary_alu/coxa0/cla0/ca2/U18/Y (INVX1)              0.02       0.73 f
  e/primary_alu/coxa0/cla0/ca2/U66/Y (AND2X2)             0.03       0.76 f
  e/primary_alu/coxa0/cla0/ca2/U81/Y (AOI21X1)            0.01       0.77 r
  e/primary_alu/coxa0/cla0/ca2/fa[2]/Cin (fulladder1_5)
                                                          0.00       0.77 r
  e/primary_alu/coxa0/cla0/ca2/fa[2]/U1/Y (BUFX2)         0.04       0.81 r
  e/primary_alu/coxa0/cla0/ca2/fa[2]/U6/Y (XOR2X1)        0.03       0.84 f
  e/primary_alu/coxa0/cla0/ca2/fa[2]/S (fulladder1_5)     0.00       0.84 f
  e/primary_alu/coxa0/cla0/ca2/S<2> (cla4_1)              0.00       0.84 f
  e/primary_alu/coxa0/cla0/S<10> (cla16_0)                0.00       0.84 f
  e/primary_alu/coxa0/mux0/InA<10> (mux4to1_16_4)         0.00       0.84 f
  e/primary_alu/coxa0/mux0/U15/Y (OR2X1)                  0.04       0.88 f
  e/primary_alu/coxa0/mux0/U54/Y (INVX1)                  0.00       0.88 r
  e/primary_alu/coxa0/mux0/U27/Y (OR2X2)                  0.03       0.92 r
  e/primary_alu/coxa0/mux0/U28/Y (INVX1)                  0.02       0.94 f
  e/primary_alu/coxa0/mux0/Out<10> (mux4to1_16_4)         0.00       0.94 f
  e/primary_alu/coxa0/Out<10> (cla_or_xor_and)            0.00       0.94 f
  e/primary_alu/U145/Y (INVX1)                            0.01       0.94 r
  e/primary_alu/U51/Y (MUX2X1)                            0.02       0.96 f
  e/primary_alu/Out<10> (alu)                             0.00       0.96 f
  e/U395/Y (AND2X2)                                       0.04       1.00 f
  e/U396/Y (INVX1)                                        0.00       1.00 r
  e/U302/Y (AND2X2)                                       0.03       1.03 r
  e/U303/Y (INVX1)                                        0.02       1.04 f
  e/NextPC<10> (execute)                                  0.00       1.04 f
  f/BranchPC<10> (fetch)                                  0.00       1.04 f
  f/U91/Y (AND2X2)                                        0.03       1.08 f
  f/U133/Y (INVX1)                                        0.01       1.08 r
  f/U109/Y (AND2X2)                                       0.03       1.11 r
  f/U110/Y (INVX1)                                        0.01       1.13 f
  f/pc_reg[10]/d (dff_934)                                0.00       1.13 f
  f/pc_reg[10]/U3/Y (AND2X1)                              0.03       1.16 f
  f/pc_reg[10]/state_reg/D (DFFPOSX1)                     0.00       1.16 f
  data arrival time                                                  1.16

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  f/pc_reg[10]/state_reg/CLK (DFFPOSX1)                   0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: f/instr_mem/AddrReqReg[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fd/instr_reg[11]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  f/instr_mem/AddrReqReg[3]/state_reg/CLK (DFFPOSX1)      0.00 #     0.00 r
  f/instr_mem/AddrReqReg[3]/state_reg/Q (DFFPOSX1)        0.11       0.11 f
  f/instr_mem/AddrReqReg[3]/q (dff_631)                   0.00       0.11 f
  f/instr_mem/c1/index<0> (cache_cache_id2)               0.00       0.11 f
  f/instr_mem/c1/mem_tg/addr<0> (memc_Size5_2)            0.00       0.11 f
  f/instr_mem/c1/mem_tg/U689/Y (INVX1)                    0.02       0.13 r
  f/instr_mem/c1/mem_tg/U686/Y (INVX4)                    0.03       0.16 f
  f/instr_mem/c1/mem_tg/U838/Y (INVX8)                    0.02       0.18 r
  f/instr_mem/c1/mem_tg/U839/Y (INVX8)                    0.02       0.20 f
  f/instr_mem/c1/mem_tg/U793/Y (MUX2X1)                   0.03       0.24 f
  f/instr_mem/c1/mem_tg/U724/Y (MUX2X1)                   0.05       0.28 r
  f/instr_mem/c1/mem_tg/U3/Y (AND2X1)                     0.03       0.31 r
  f/instr_mem/c1/mem_tg/U534/Y (INVX1)                    0.02       0.33 f
  f/instr_mem/c1/mem_tg/U30/Y (AND2X2)                    0.03       0.37 f
  f/instr_mem/c1/mem_tg/U727/Y (MUX2X1)                   0.04       0.40 r
  f/instr_mem/c1/mem_tg/U22/Y (MUX2X1)                    0.03       0.43 f
  f/instr_mem/c1/mem_tg/U842/Y (INVX1)                    0.00       0.43 r
  f/instr_mem/c1/mem_tg/U854/Y (AND2X2)                   0.04       0.47 r
  f/instr_mem/c1/mem_tg/data_out<2> (memc_Size5_2)        0.00       0.47 r
  f/instr_mem/c1/U19/Y (XNOR2X1)                          0.03       0.50 f
  f/instr_mem/c1/U29/Y (OR2X2)                            0.05       0.54 f
  f/instr_mem/c1/U28/Y (OR2X2)                            0.05       0.59 f
  f/instr_mem/c1/U27/Y (OR2X2)                            0.05       0.64 f
  f/instr_mem/c1/U89/Y (OR2X2)                            0.04       0.68 f
  f/instr_mem/c1/U90/Y (INVX1)                            0.00       0.68 r
  f/instr_mem/c1/U150/Y (AOI21X1)                         0.01       0.69 f
  f/instr_mem/c1/U107/Y (INVX1)                           0.01       0.69 r
  f/instr_mem/c1/U108/Y (INVX1)                           0.02       0.72 f
  f/instr_mem/c1/U25/Y (OR2X2)                            0.05       0.76 f
  f/instr_mem/c1/U26/Y (INVX1)                            0.00       0.77 r
  f/instr_mem/c1/mem_w1/write (memc_Size16_10)            0.00       0.77 r
  f/instr_mem/c1/mem_w1/U2394/Y (OR2X2)                   0.04       0.81 r
  f/instr_mem/c1/mem_w1/U2356/Y (BUFX4)                   0.03       0.85 r
  f/instr_mem/c1/mem_w1/U1621/Y (OR2X2)                   0.04       0.88 r
  f/instr_mem/c1/mem_w1/U1622/Y (INVX1)                   0.02       0.90 f
  f/instr_mem/c1/mem_w1/data_out<11> (memc_Size16_10)     0.00       0.90 f
  f/instr_mem/c1/U191/Y (AOI22X1)                         0.05       0.95 r
  f/instr_mem/c1/U77/Y (BUFX2)                            0.04       0.98 r
  f/instr_mem/c1/U56/Y (AND2X2)                           0.03       1.01 r
  f/instr_mem/c1/U57/Y (INVX1)                            0.01       1.03 f
  f/instr_mem/c1/data_out<11> (cache_cache_id2)           0.00       1.03 f
  f/instr_mem/U275/Y (INVX1)                              0.01       1.04 r
  f/instr_mem/U100/Y (MUX2X1)                             0.02       1.05 f
  f/instr_mem/DataOut<11> (mem_system_mem_type0)          0.00       1.05 f
  f/Instr<11> (fetch)                                     0.00       1.05 f
  fd/Instr<11> (pipe_fd)                                  0.00       1.05 f
  fd/U121/Y (AOI21X1)                                     0.03       1.08 r
  fd/U51/Y (BUFX2)                                        0.03       1.12 r
  fd/U122/Y (OAI21X1)                                     0.01       1.13 f
  fd/instr_reg[11]/d (dff_902)                            0.00       1.13 f
  fd/instr_reg[11]/U4/Y (AND2X2)                          0.03       1.16 f
  fd/instr_reg[11]/state_reg/D (DFFPOSX1)                 0.00       1.16 f
  data arrival time                                                  1.16

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fd/instr_reg[11]/state_reg/CLK (DFFPOSX1)               0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.21


  Startpoint: f/instr_mem/AddrReqReg[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f/pc_reg[8]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  f/instr_mem/AddrReqReg[3]/state_reg/CLK (DFFPOSX1)      0.00 #     0.00 r
  f/instr_mem/AddrReqReg[3]/state_reg/Q (DFFPOSX1)        0.11       0.11 f
  f/instr_mem/AddrReqReg[3]/q (dff_631)                   0.00       0.11 f
  f/instr_mem/c1/index<0> (cache_cache_id2)               0.00       0.11 f
  f/instr_mem/c1/mem_tg/addr<0> (memc_Size5_2)            0.00       0.11 f
  f/instr_mem/c1/mem_tg/U689/Y (INVX1)                    0.02       0.13 r
  f/instr_mem/c1/mem_tg/U686/Y (INVX4)                    0.03       0.16 f
  f/instr_mem/c1/mem_tg/U838/Y (INVX8)                    0.02       0.18 r
  f/instr_mem/c1/mem_tg/U839/Y (INVX8)                    0.02       0.20 f
  f/instr_mem/c1/mem_tg/U793/Y (MUX2X1)                   0.03       0.24 f
  f/instr_mem/c1/mem_tg/U724/Y (MUX2X1)                   0.05       0.28 r
  f/instr_mem/c1/mem_tg/U3/Y (AND2X1)                     0.03       0.31 r
  f/instr_mem/c1/mem_tg/U534/Y (INVX1)                    0.02       0.33 f
  f/instr_mem/c1/mem_tg/U30/Y (AND2X2)                    0.03       0.37 f
  f/instr_mem/c1/mem_tg/U727/Y (MUX2X1)                   0.04       0.40 r
  f/instr_mem/c1/mem_tg/U22/Y (MUX2X1)                    0.03       0.43 f
  f/instr_mem/c1/mem_tg/U842/Y (INVX1)                    0.00       0.43 r
  f/instr_mem/c1/mem_tg/U854/Y (AND2X2)                   0.04       0.47 r
  f/instr_mem/c1/mem_tg/data_out<2> (memc_Size5_2)        0.00       0.47 r
  f/instr_mem/c1/U19/Y (XNOR2X1)                          0.04       0.50 r
  f/instr_mem/c1/U29/Y (OR2X2)                            0.05       0.55 r
  f/instr_mem/c1/U28/Y (OR2X2)                            0.04       0.60 r
  f/instr_mem/c1/U27/Y (OR2X2)                            0.05       0.64 r
  f/instr_mem/c1/U89/Y (OR2X2)                            0.04       0.68 r
  f/instr_mem/c1/U20/Y (INVX1)                            0.02       0.70 f
  f/instr_mem/c1/hit (cache_cache_id2)                    0.00       0.70 f
  f/instr_mem/U115/Y (AND2X2)                             0.03       0.73 f
  f/instr_mem/U104/Y (OR2X2)                              0.05       0.78 f
  f/instr_mem/U364/Y (NAND2X1)                            0.02       0.80 r
  f/instr_mem/U373/Y (OAI21X1)                            0.02       0.82 f
  f/instr_mem/U109/Y (AND2X2)                             0.04       0.86 f
  f/instr_mem/U110/Y (INVX1)                              0.00       0.86 r
  f/instr_mem/Stall (mem_system_mem_type0)                0.00       0.86 r
  f/InstrMemStall (fetch)                                 0.00       0.86 r
  U163/Y (OR2X2)                                          0.04       0.90 r
  f/Stall (fetch)                                         0.00       0.90 r
  f/U146/Y (AND2X2)                                       0.03       0.93 r
  f/U147/Y (INVX1)                                        0.03       0.96 f
  f/U177/Y (BUFX2)                                        0.05       1.01 f
  f/U223/Y (AND2X2)                                       0.04       1.05 f
  f/U224/Y (AOI22X1)                                      0.02       1.08 r
  f/U113/Y (AND2X2)                                       0.03       1.11 r
  f/U114/Y (INVX1)                                        0.02       1.12 f
  f/pc_reg[8]/d (dff_932)                                 0.00       1.12 f
  f/pc_reg[8]/U3/Y (AND2X1)                               0.03       1.16 f
  f/pc_reg[8]/state_reg/D (DFFPOSX1)                      0.00       1.16 f
  data arrival time                                                  1.16

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  f/pc_reg[8]/state_reg/CLK (DFFPOSX1)                    0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.21


  Startpoint: f/instr_mem/AddrReqReg[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f/pc_reg[3]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  f/instr_mem/AddrReqReg[3]/state_reg/CLK (DFFPOSX1)      0.00 #     0.00 r
  f/instr_mem/AddrReqReg[3]/state_reg/Q (DFFPOSX1)        0.11       0.11 f
  f/instr_mem/AddrReqReg[3]/q (dff_631)                   0.00       0.11 f
  f/instr_mem/c1/index<0> (cache_cache_id2)               0.00       0.11 f
  f/instr_mem/c1/mem_tg/addr<0> (memc_Size5_2)            0.00       0.11 f
  f/instr_mem/c1/mem_tg/U689/Y (INVX1)                    0.02       0.13 r
  f/instr_mem/c1/mem_tg/U686/Y (INVX4)                    0.03       0.16 f
  f/instr_mem/c1/mem_tg/U838/Y (INVX8)                    0.02       0.18 r
  f/instr_mem/c1/mem_tg/U839/Y (INVX8)                    0.02       0.20 f
  f/instr_mem/c1/mem_tg/U793/Y (MUX2X1)                   0.03       0.24 f
  f/instr_mem/c1/mem_tg/U724/Y (MUX2X1)                   0.05       0.28 r
  f/instr_mem/c1/mem_tg/U3/Y (AND2X1)                     0.03       0.31 r
  f/instr_mem/c1/mem_tg/U534/Y (INVX1)                    0.02       0.33 f
  f/instr_mem/c1/mem_tg/U30/Y (AND2X2)                    0.03       0.37 f
  f/instr_mem/c1/mem_tg/U727/Y (MUX2X1)                   0.04       0.40 r
  f/instr_mem/c1/mem_tg/U22/Y (MUX2X1)                    0.03       0.43 f
  f/instr_mem/c1/mem_tg/U842/Y (INVX1)                    0.00       0.43 r
  f/instr_mem/c1/mem_tg/U854/Y (AND2X2)                   0.04       0.47 r
  f/instr_mem/c1/mem_tg/data_out<2> (memc_Size5_2)        0.00       0.47 r
  f/instr_mem/c1/U19/Y (XNOR2X1)                          0.04       0.50 r
  f/instr_mem/c1/U29/Y (OR2X2)                            0.05       0.55 r
  f/instr_mem/c1/U28/Y (OR2X2)                            0.04       0.60 r
  f/instr_mem/c1/U27/Y (OR2X2)                            0.05       0.64 r
  f/instr_mem/c1/U89/Y (OR2X2)                            0.04       0.68 r
  f/instr_mem/c1/U20/Y (INVX1)                            0.02       0.70 f
  f/instr_mem/c1/hit (cache_cache_id2)                    0.00       0.70 f
  f/instr_mem/U115/Y (AND2X2)                             0.03       0.73 f
  f/instr_mem/U104/Y (OR2X2)                              0.05       0.78 f
  f/instr_mem/U364/Y (NAND2X1)                            0.02       0.80 r
  f/instr_mem/U373/Y (OAI21X1)                            0.02       0.82 f
  f/instr_mem/U109/Y (AND2X2)                             0.04       0.86 f
  f/instr_mem/U110/Y (INVX1)                              0.00       0.86 r
  f/instr_mem/Stall (mem_system_mem_type0)                0.00       0.86 r
  f/InstrMemStall (fetch)                                 0.00       0.86 r
  U163/Y (OR2X2)                                          0.04       0.90 r
  f/Stall (fetch)                                         0.00       0.90 r
  f/U146/Y (AND2X2)                                       0.03       0.93 r
  f/U147/Y (INVX1)                                        0.03       0.96 f
  f/U177/Y (BUFX2)                                        0.05       1.01 f
  f/U233/Y (AND2X2)                                       0.04       1.05 f
  f/U234/Y (AOI22X1)                                      0.02       1.08 r
  f/U119/Y (AND2X2)                                       0.03       1.11 r
  f/U120/Y (INVX1)                                        0.02       1.12 f
  f/pc_reg[3]/d (dff_927)                                 0.00       1.12 f
  f/pc_reg[3]/U3/Y (AND2X1)                               0.03       1.16 f
  f/pc_reg[3]/state_reg/D (DFFPOSX1)                      0.00       1.16 f
  data arrival time                                                  1.16

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  f/pc_reg[3]/state_reg/CLK (DFFPOSX1)                    0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.21


  Startpoint: f/instr_mem/AddrReqReg[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f/pc_reg[7]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  f/instr_mem/AddrReqReg[3]/state_reg/CLK (DFFPOSX1)      0.00 #     0.00 r
  f/instr_mem/AddrReqReg[3]/state_reg/Q (DFFPOSX1)        0.11       0.11 f
  f/instr_mem/AddrReqReg[3]/q (dff_631)                   0.00       0.11 f
  f/instr_mem/c1/index<0> (cache_cache_id2)               0.00       0.11 f
  f/instr_mem/c1/mem_tg/addr<0> (memc_Size5_2)            0.00       0.11 f
  f/instr_mem/c1/mem_tg/U689/Y (INVX1)                    0.02       0.13 r
  f/instr_mem/c1/mem_tg/U686/Y (INVX4)                    0.03       0.16 f
  f/instr_mem/c1/mem_tg/U838/Y (INVX8)                    0.02       0.18 r
  f/instr_mem/c1/mem_tg/U839/Y (INVX8)                    0.02       0.20 f
  f/instr_mem/c1/mem_tg/U793/Y (MUX2X1)                   0.03       0.24 f
  f/instr_mem/c1/mem_tg/U724/Y (MUX2X1)                   0.05       0.28 r
  f/instr_mem/c1/mem_tg/U3/Y (AND2X1)                     0.03       0.31 r
  f/instr_mem/c1/mem_tg/U534/Y (INVX1)                    0.02       0.33 f
  f/instr_mem/c1/mem_tg/U30/Y (AND2X2)                    0.03       0.37 f
  f/instr_mem/c1/mem_tg/U727/Y (MUX2X1)                   0.04       0.40 r
  f/instr_mem/c1/mem_tg/U22/Y (MUX2X1)                    0.03       0.43 f
  f/instr_mem/c1/mem_tg/U842/Y (INVX1)                    0.00       0.43 r
  f/instr_mem/c1/mem_tg/U854/Y (AND2X2)                   0.04       0.47 r
  f/instr_mem/c1/mem_tg/data_out<2> (memc_Size5_2)        0.00       0.47 r
  f/instr_mem/c1/U19/Y (XNOR2X1)                          0.04       0.50 r
  f/instr_mem/c1/U29/Y (OR2X2)                            0.05       0.55 r
  f/instr_mem/c1/U28/Y (OR2X2)                            0.04       0.60 r
  f/instr_mem/c1/U27/Y (OR2X2)                            0.05       0.64 r
  f/instr_mem/c1/U89/Y (OR2X2)                            0.04       0.68 r
  f/instr_mem/c1/U20/Y (INVX1)                            0.02       0.70 f
  f/instr_mem/c1/hit (cache_cache_id2)                    0.00       0.70 f
  f/instr_mem/U115/Y (AND2X2)                             0.03       0.73 f
  f/instr_mem/U104/Y (OR2X2)                              0.05       0.78 f
  f/instr_mem/U364/Y (NAND2X1)                            0.02       0.80 r
  f/instr_mem/U373/Y (OAI21X1)                            0.02       0.82 f
  f/instr_mem/U109/Y (AND2X2)                             0.04       0.86 f
  f/instr_mem/U110/Y (INVX1)                              0.00       0.86 r
  f/instr_mem/Stall (mem_system_mem_type0)                0.00       0.86 r
  f/InstrMemStall (fetch)                                 0.00       0.86 r
  U163/Y (OR2X2)                                          0.04       0.90 r
  f/Stall (fetch)                                         0.00       0.90 r
  f/U146/Y (AND2X2)                                       0.03       0.93 r
  f/U147/Y (INVX1)                                        0.03       0.96 f
  f/U177/Y (BUFX2)                                        0.05       1.01 f
  f/U225/Y (AND2X2)                                       0.04       1.05 f
  f/U226/Y (AOI22X1)                                      0.02       1.08 r
  f/U115/Y (AND2X2)                                       0.03       1.11 r
  f/U116/Y (INVX1)                                        0.02       1.12 f
  f/pc_reg[7]/d (dff_931)                                 0.00       1.12 f
  f/pc_reg[7]/U3/Y (AND2X1)                               0.03       1.16 f
  f/pc_reg[7]/state_reg/D (DFFPOSX1)                      0.00       1.16 f
  data arrival time                                                  1.16

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  f/pc_reg[7]/state_reg/CLK (DFFPOSX1)                    0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.21


  Startpoint: pde/JumpReg_reg/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f/instr_mem/AddrReqReg[11]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pde/JumpReg_reg/state_reg/CLK (DFFPOSX1)                0.00 #     0.00 r
  pde/JumpReg_reg/state_reg/Q (DFFPOSX1)                  0.11       0.11 f
  pde/JumpReg_reg/q (dff_866)                             0.00       0.11 f
  pde/JumpReg_Out (pipe_de)                               0.00       0.11 f
  e/JumpReg (execute)                                     0.00       0.11 f
  e/U131/Y (INVX4)                                        0.03       0.14 r
  e/U85/Y (INVX8)                                         0.03       0.17 f
  e/U450/Y (INVX1)                                        0.03       0.19 r
  e/U101/Y (NOR3X1)                                       0.02       0.21 f
  e/U165/Y (OR2X2)                                        0.05       0.26 f
  e/primary_alu/B<5> (alu)                                0.00       0.26 f
  e/primary_alu/U91/Y (XOR2X1)                            0.04       0.30 r
  e/primary_alu/demux1/In<5> (demux1to2_16_0)             0.00       0.30 r
  e/primary_alu/demux1/d[5]/In (demux1to2_10)             0.00       0.30 r
  e/primary_alu/demux1/d[5]/U4/Y (AND2X2)                 0.04       0.34 r
  e/primary_alu/demux1/d[5]/Out1 (demux1to2_10)           0.00       0.34 r
  e/primary_alu/demux1/Out1<5> (demux1to2_16_0)           0.00       0.34 r
  e/primary_alu/coxa0/B<5> (cla_or_xor_and)               0.00       0.34 r
  e/primary_alu/coxa0/demux1/In<5> (demux1to4_16_0)       0.00       0.34 r
  e/primary_alu/coxa0/demux1/demux[5]/In (demux1to4_10)
                                                          0.00       0.34 r
  e/primary_alu/coxa0/demux1/demux[5]/U13/Y (AND2X2)      0.04       0.37 r
  e/primary_alu/coxa0/demux1/demux[5]/Out0 (demux1to4_10)
                                                          0.00       0.37 r
  e/primary_alu/coxa0/demux1/Out0<5> (demux1to4_16_0)     0.00       0.37 r
  e/primary_alu/coxa0/cla0/B<5> (cla16_0)                 0.00       0.37 r
  e/primary_alu/coxa0/cla0/ca1/B<1> (cla4_2)              0.00       0.37 r
  e/primary_alu/coxa0/cla0/ca1/U16/Y (AND2X2)             0.03       0.40 r
  e/primary_alu/coxa0/cla0/ca1/U35/Y (INVX1)              0.01       0.42 f
  e/primary_alu/coxa0/cla0/ca1/U33/Y (AND2X2)             0.04       0.46 f
  e/primary_alu/coxa0/cla0/ca1/U34/Y (INVX1)              0.00       0.45 r
  e/primary_alu/coxa0/cla0/ca1/U46/Y (AND2X2)             0.04       0.49 r
  e/primary_alu/coxa0/cla0/ca1/U47/Y (INVX1)              0.02       0.50 f
  e/primary_alu/coxa0/cla0/ca1/U42/Y (AND2X2)             0.03       0.54 f
  e/primary_alu/coxa0/cla0/ca1/U27/Y (NOR3X1)             0.04       0.57 r
  e/primary_alu/coxa0/cla0/ca1/U6/Y (OR2X2)               0.04       0.62 r
  e/primary_alu/coxa0/cla0/ca1/GG (cla4_2)                0.00       0.62 r
  e/primary_alu/coxa0/cla0/U21/Y (INVX1)                  0.02       0.64 f
  e/primary_alu/coxa0/cla0/U14/Y (INVX1)                  0.00       0.64 r
  e/primary_alu/coxa0/cla0/U27/Y (AOI21X1)                0.01       0.65 f
  e/primary_alu/coxa0/cla0/U28/Y (AOI21X1)                0.04       0.68 r
  e/primary_alu/coxa0/cla0/ca2/Cin (cla4_1)               0.00       0.68 r
  e/primary_alu/coxa0/cla0/ca2/U17/Y (INVX1)              0.02       0.71 f
  e/primary_alu/coxa0/cla0/ca2/U24/Y (AND2X2)             0.03       0.74 f
  e/primary_alu/coxa0/cla0/ca2/U25/Y (OR2X2)              0.04       0.78 f
  e/primary_alu/coxa0/cla0/ca2/U26/Y (INVX1)              0.00       0.78 r
  e/primary_alu/coxa0/cla0/ca2/fa[3]/Cin (fulladder1_4)
                                                          0.00       0.78 r
  e/primary_alu/coxa0/cla0/ca2/fa[3]/U11/Y (INVX1)        0.01       0.79 f
  e/primary_alu/coxa0/cla0/ca2/fa[3]/U5/Y (AND2X2)        0.04       0.83 f
  e/primary_alu/coxa0/cla0/ca2/fa[3]/U6/Y (INVX1)         0.00       0.82 r
  e/primary_alu/coxa0/cla0/ca2/fa[3]/U3/Y (AND2X2)        0.03       0.85 r
  e/primary_alu/coxa0/cla0/ca2/fa[3]/U4/Y (INVX1)         0.01       0.87 f
  e/primary_alu/coxa0/cla0/ca2/fa[3]/S (fulladder1_4)     0.00       0.87 f
  e/primary_alu/coxa0/cla0/ca2/S<3> (cla4_1)              0.00       0.87 f
  e/primary_alu/coxa0/cla0/S<11> (cla16_0)                0.00       0.87 f
  e/primary_alu/coxa0/mux0/InA<11> (mux4to1_16_4)         0.00       0.87 f
  e/primary_alu/coxa0/mux0/U53/Y (AND2X2)                 0.04       0.90 f
  e/primary_alu/coxa0/mux0/U22/Y (OR2X2)                  0.04       0.94 f
  e/primary_alu/coxa0/mux0/Out<11> (mux4to1_16_4)         0.00       0.94 f
  e/primary_alu/coxa0/Out<11> (cla_or_xor_and)            0.00       0.94 f
  e/primary_alu/U1/Y (BUFX2)                              0.03       0.98 f
  e/primary_alu/U153/Y (INVX1)                            0.00       0.97 r
  e/primary_alu/U54/Y (MUX2X1)                            0.02       0.99 f
  e/primary_alu/Out<11> (alu)                             0.00       0.99 f
  e/U338/Y (AND2X2)                                       0.03       1.03 f
  e/U339/Y (INVX1)                                        0.00       1.02 r
  e/U212/Y (AND2X2)                                       0.03       1.05 r
  e/U213/Y (INVX1)                                        0.02       1.07 f
  e/NextPC<11> (execute)                                  0.00       1.07 f
  f/BranchPC<11> (fetch)                                  0.00       1.07 f
  f/U182/Y (INVX1)                                        0.01       1.08 r
  f/U202/Y (MUX2X1)                                       0.02       1.10 f
  f/instr_mem/Addr<11> (mem_system_mem_type0)             0.00       1.10 f
  f/instr_mem/U239/Y (INVX1)                              0.00       1.10 r
  f/instr_mem/U316/Y (MUX2X1)                             0.02       1.12 f
  f/instr_mem/AddrReqReg[11]/d (dff_639)                  0.00       1.12 f
  f/instr_mem/AddrReqReg[11]/U3/Y (AND2X1)                0.04       1.15 f
  f/instr_mem/AddrReqReg[11]/state_reg/D (DFFPOSX1)       0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  f/instr_mem/AddrReqReg[11]/state_reg/CLK (DFFPOSX1)     0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.21


  Startpoint: m/data_mem/AddrReqReg[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f/pc_reg[1]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  m/data_mem/AddrReqReg[3]/state_reg/CLK (DFFPOSX1)       0.00 #     0.00 r
  m/data_mem/AddrReqReg[3]/state_reg/Q (DFFPOSX1)         0.11       0.11 f
  m/data_mem/AddrReqReg[3]/q (dff_579)                    0.00       0.11 f
  m/data_mem/c1/index<0> (cache_cache_id3)                0.00       0.11 f
  m/data_mem/c1/U145/Y (INVX1)                            0.01       0.12 r
  m/data_mem/c1/U127/Y (INVX1)                            0.01       0.13 f
  m/data_mem/c1/mem_vl/addr<0> (memv_0)                   0.00       0.13 f
  m/data_mem/c1/mem_vl/U758/Y (INVX1)                     0.01       0.13 r
  m/data_mem/c1/mem_vl/U756/Y (INVX2)                     0.03       0.17 f
  m/data_mem/c1/mem_vl/U791/Y (INVX8)                     0.03       0.19 r
  m/data_mem/c1/mem_vl/U789/Y (INVX8)                     0.03       0.23 f
  m/data_mem/c1/mem_vl/U958/Y (MUX2X1)                    0.03       0.26 f
  m/data_mem/c1/mem_vl/U960/Y (MUX2X1)                    0.05       0.31 r
  m/data_mem/c1/mem_vl/U608/Y (AND2X2)                    0.03       0.34 r
  m/data_mem/c1/mem_vl/U609/Y (INVX1)                     0.01       0.35 f
  m/data_mem/c1/mem_vl/U599/Y (AND2X2)                    0.03       0.39 f
  m/data_mem/c1/mem_vl/U961/Y (MUX2X1)                    0.04       0.43 r
  m/data_mem/c1/mem_vl/U977/Y (MUX2X1)                    0.03       0.45 f
  m/data_mem/c1/mem_vl/U978/Y (MUX2X1)                    0.04       0.49 r
  m/data_mem/c1/mem_vl/U1038/Y (MUX2X1)                   0.03       0.52 f
  m/data_mem/c1/mem_vl/U1039/Y (MUX2X1)                   0.04       0.56 r
  m/data_mem/c1/mem_vl/U612/Y (AND2X2)                    0.03       0.59 r
  m/data_mem/c1/mem_vl/U613/Y (INVX1)                     0.02       0.61 f
  m/data_mem/c1/mem_vl/U600/Y (OR2X2)                     0.05       0.65 f
  m/data_mem/c1/mem_vl/U603/Y (INVX1)                     0.00       0.65 r
  m/data_mem/c1/mem_vl/data_out (memv_0)                  0.00       0.65 r
  m/data_mem/c1/U156/Y (AND2X2)                           0.03       0.69 r
  m/data_mem/c1/valid (cache_cache_id3)                   0.00       0.69 r
  m/data_mem/U25/Y (AND2X1)                               0.03       0.72 r
  m/data_mem/U172/Y (INVX1)                               0.02       0.74 f
  m/data_mem/U228/Y (AOI21X1)                             0.03       0.77 r
  m/data_mem/U117/Y (BUFX2)                               0.03       0.81 r
  m/data_mem/U370/Y (AOI21X1)                             0.01       0.82 f
  m/data_mem/Stall (mem_system_mem_type1)                 0.00       0.82 f
  m/DataMemStall (memory)                                 0.00       0.82 f
  U161/Y (INVX1)                                          0.01       0.82 r
  U130/Y (AND2X2)                                         0.03       0.85 r
  U131/Y (INVX1)                                          0.02       0.87 f
  U163/Y (OR2X2)                                          0.05       0.92 f
  f/Stall (fetch)                                         0.00       0.92 f
  f/U97/Y (INVX1)                                         0.00       0.91 r
  f/U98/Y (INVX1)                                         0.01       0.93 f
  f/U187/Y (OR2X2)                                        0.04       0.97 f
  f/U185/Y (AND2X2)                                       0.06       1.03 f
  f/U237/Y (AOI22X1)                                      0.04       1.07 r
  f/U123/Y (AND2X2)                                       0.03       1.11 r
  f/U124/Y (INVX1)                                        0.02       1.12 f
  f/pc_reg[1]/d (dff_925)                                 0.00       1.12 f
  f/pc_reg[1]/U3/Y (AND2X1)                               0.03       1.15 f
  f/pc_reg[1]/state_reg/D (DFFPOSX1)                      0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  f/pc_reg[1]/state_reg/CLK (DFFPOSX1)                    0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.21


  Startpoint: m/data_mem/AddrReqReg[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f/pc_reg[4]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  m/data_mem/AddrReqReg[3]/state_reg/CLK (DFFPOSX1)       0.00 #     0.00 r
  m/data_mem/AddrReqReg[3]/state_reg/Q (DFFPOSX1)         0.11       0.11 f
  m/data_mem/AddrReqReg[3]/q (dff_579)                    0.00       0.11 f
  m/data_mem/c1/index<0> (cache_cache_id3)                0.00       0.11 f
  m/data_mem/c1/U145/Y (INVX1)                            0.01       0.12 r
  m/data_mem/c1/U127/Y (INVX1)                            0.01       0.13 f
  m/data_mem/c1/mem_vl/addr<0> (memv_0)                   0.00       0.13 f
  m/data_mem/c1/mem_vl/U758/Y (INVX1)                     0.01       0.13 r
  m/data_mem/c1/mem_vl/U756/Y (INVX2)                     0.03       0.17 f
  m/data_mem/c1/mem_vl/U791/Y (INVX8)                     0.03       0.19 r
  m/data_mem/c1/mem_vl/U789/Y (INVX8)                     0.03       0.23 f
  m/data_mem/c1/mem_vl/U958/Y (MUX2X1)                    0.03       0.26 f
  m/data_mem/c1/mem_vl/U960/Y (MUX2X1)                    0.05       0.31 r
  m/data_mem/c1/mem_vl/U608/Y (AND2X2)                    0.03       0.34 r
  m/data_mem/c1/mem_vl/U609/Y (INVX1)                     0.01       0.35 f
  m/data_mem/c1/mem_vl/U599/Y (AND2X2)                    0.03       0.39 f
  m/data_mem/c1/mem_vl/U961/Y (MUX2X1)                    0.04       0.43 r
  m/data_mem/c1/mem_vl/U977/Y (MUX2X1)                    0.03       0.45 f
  m/data_mem/c1/mem_vl/U978/Y (MUX2X1)                    0.04       0.49 r
  m/data_mem/c1/mem_vl/U1038/Y (MUX2X1)                   0.03       0.52 f
  m/data_mem/c1/mem_vl/U1039/Y (MUX2X1)                   0.04       0.56 r
  m/data_mem/c1/mem_vl/U612/Y (AND2X2)                    0.03       0.59 r
  m/data_mem/c1/mem_vl/U613/Y (INVX1)                     0.02       0.61 f
  m/data_mem/c1/mem_vl/U600/Y (OR2X2)                     0.05       0.65 f
  m/data_mem/c1/mem_vl/U603/Y (INVX1)                     0.00       0.65 r
  m/data_mem/c1/mem_vl/data_out (memv_0)                  0.00       0.65 r
  m/data_mem/c1/U156/Y (AND2X2)                           0.03       0.69 r
  m/data_mem/c1/valid (cache_cache_id3)                   0.00       0.69 r
  m/data_mem/U25/Y (AND2X1)                               0.03       0.72 r
  m/data_mem/U172/Y (INVX1)                               0.02       0.74 f
  m/data_mem/U228/Y (AOI21X1)                             0.03       0.77 r
  m/data_mem/U117/Y (BUFX2)                               0.03       0.81 r
  m/data_mem/U370/Y (AOI21X1)                             0.01       0.82 f
  m/data_mem/Stall (mem_system_mem_type1)                 0.00       0.82 f
  m/DataMemStall (memory)                                 0.00       0.82 f
  U161/Y (INVX1)                                          0.01       0.82 r
  U130/Y (AND2X2)                                         0.03       0.85 r
  U131/Y (INVX1)                                          0.02       0.87 f
  U163/Y (OR2X2)                                          0.05       0.92 f
  f/Stall (fetch)                                         0.00       0.92 f
  f/U97/Y (INVX1)                                         0.00       0.91 r
  f/U98/Y (INVX1)                                         0.01       0.93 f
  f/U187/Y (OR2X2)                                        0.04       0.97 f
  f/U185/Y (AND2X2)                                       0.06       1.03 f
  f/U232/Y (AOI22X1)                                      0.04       1.07 r
  f/U117/Y (AND2X2)                                       0.03       1.11 r
  f/U118/Y (INVX1)                                        0.02       1.12 f
  f/pc_reg[4]/d (dff_928)                                 0.00       1.12 f
  f/pc_reg[4]/U3/Y (AND2X1)                               0.03       1.15 f
  f/pc_reg[4]/state_reg/D (DFFPOSX1)                      0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  f/pc_reg[4]/state_reg/CLK (DFFPOSX1)                    0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.21


  Startpoint: m/data_mem/AddrReqReg[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f/pc_reg[9]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  m/data_mem/AddrReqReg[3]/state_reg/CLK (DFFPOSX1)       0.00 #     0.00 r
  m/data_mem/AddrReqReg[3]/state_reg/Q (DFFPOSX1)         0.11       0.11 f
  m/data_mem/AddrReqReg[3]/q (dff_579)                    0.00       0.11 f
  m/data_mem/c1/index<0> (cache_cache_id3)                0.00       0.11 f
  m/data_mem/c1/U145/Y (INVX1)                            0.01       0.12 r
  m/data_mem/c1/U127/Y (INVX1)                            0.01       0.13 f
  m/data_mem/c1/mem_vl/addr<0> (memv_0)                   0.00       0.13 f
  m/data_mem/c1/mem_vl/U758/Y (INVX1)                     0.01       0.13 r
  m/data_mem/c1/mem_vl/U756/Y (INVX2)                     0.03       0.17 f
  m/data_mem/c1/mem_vl/U791/Y (INVX8)                     0.03       0.19 r
  m/data_mem/c1/mem_vl/U789/Y (INVX8)                     0.03       0.23 f
  m/data_mem/c1/mem_vl/U958/Y (MUX2X1)                    0.03       0.26 f
  m/data_mem/c1/mem_vl/U960/Y (MUX2X1)                    0.05       0.31 r
  m/data_mem/c1/mem_vl/U608/Y (AND2X2)                    0.03       0.34 r
  m/data_mem/c1/mem_vl/U609/Y (INVX1)                     0.01       0.35 f
  m/data_mem/c1/mem_vl/U599/Y (AND2X2)                    0.03       0.39 f
  m/data_mem/c1/mem_vl/U961/Y (MUX2X1)                    0.04       0.43 r
  m/data_mem/c1/mem_vl/U977/Y (MUX2X1)                    0.03       0.45 f
  m/data_mem/c1/mem_vl/U978/Y (MUX2X1)                    0.04       0.49 r
  m/data_mem/c1/mem_vl/U1038/Y (MUX2X1)                   0.03       0.52 f
  m/data_mem/c1/mem_vl/U1039/Y (MUX2X1)                   0.04       0.56 r
  m/data_mem/c1/mem_vl/U612/Y (AND2X2)                    0.03       0.59 r
  m/data_mem/c1/mem_vl/U613/Y (INVX1)                     0.02       0.61 f
  m/data_mem/c1/mem_vl/U600/Y (OR2X2)                     0.05       0.65 f
  m/data_mem/c1/mem_vl/U603/Y (INVX1)                     0.00       0.65 r
  m/data_mem/c1/mem_vl/data_out (memv_0)                  0.00       0.65 r
  m/data_mem/c1/U156/Y (AND2X2)                           0.03       0.69 r
  m/data_mem/c1/valid (cache_cache_id3)                   0.00       0.69 r
  m/data_mem/U25/Y (AND2X1)                               0.03       0.72 r
  m/data_mem/U172/Y (INVX1)                               0.02       0.74 f
  m/data_mem/U228/Y (AOI21X1)                             0.03       0.77 r
  m/data_mem/U117/Y (BUFX2)                               0.03       0.81 r
  m/data_mem/U370/Y (AOI21X1)                             0.01       0.82 f
  m/data_mem/Stall (mem_system_mem_type1)                 0.00       0.82 f
  m/DataMemStall (memory)                                 0.00       0.82 f
  U161/Y (INVX1)                                          0.01       0.82 r
  U130/Y (AND2X2)                                         0.03       0.85 r
  U131/Y (INVX1)                                          0.02       0.87 f
  U163/Y (OR2X2)                                          0.05       0.92 f
  f/Stall (fetch)                                         0.00       0.92 f
  f/U97/Y (INVX1)                                         0.00       0.91 r
  f/U98/Y (INVX1)                                         0.01       0.93 f
  f/U187/Y (OR2X2)                                        0.04       0.97 f
  f/U185/Y (AND2X2)                                       0.06       1.03 f
  f/U222/Y (AOI22X1)                                      0.04       1.07 r
  f/U111/Y (AND2X2)                                       0.03       1.11 r
  f/U112/Y (INVX1)                                        0.02       1.12 f
  f/pc_reg[9]/d (dff_933)                                 0.00       1.12 f
  f/pc_reg[9]/U3/Y (AND2X1)                               0.03       1.15 f
  f/pc_reg[9]/state_reg/D (DFFPOSX1)                      0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  f/pc_reg[9]/state_reg/CLK (DFFPOSX1)                    0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.21


  Startpoint: m/data_mem/AddrReqReg[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f/pc_reg[0]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  m/data_mem/AddrReqReg[3]/state_reg/CLK (DFFPOSX1)       0.00 #     0.00 r
  m/data_mem/AddrReqReg[3]/state_reg/Q (DFFPOSX1)         0.11       0.11 f
  m/data_mem/AddrReqReg[3]/q (dff_579)                    0.00       0.11 f
  m/data_mem/c1/index<0> (cache_cache_id3)                0.00       0.11 f
  m/data_mem/c1/U145/Y (INVX1)                            0.01       0.12 r
  m/data_mem/c1/U127/Y (INVX1)                            0.01       0.13 f
  m/data_mem/c1/mem_vl/addr<0> (memv_0)                   0.00       0.13 f
  m/data_mem/c1/mem_vl/U758/Y (INVX1)                     0.01       0.13 r
  m/data_mem/c1/mem_vl/U756/Y (INVX2)                     0.03       0.17 f
  m/data_mem/c1/mem_vl/U791/Y (INVX8)                     0.03       0.19 r
  m/data_mem/c1/mem_vl/U789/Y (INVX8)                     0.03       0.23 f
  m/data_mem/c1/mem_vl/U958/Y (MUX2X1)                    0.03       0.26 f
  m/data_mem/c1/mem_vl/U960/Y (MUX2X1)                    0.05       0.31 r
  m/data_mem/c1/mem_vl/U608/Y (AND2X2)                    0.03       0.34 r
  m/data_mem/c1/mem_vl/U609/Y (INVX1)                     0.01       0.35 f
  m/data_mem/c1/mem_vl/U599/Y (AND2X2)                    0.03       0.39 f
  m/data_mem/c1/mem_vl/U961/Y (MUX2X1)                    0.04       0.43 r
  m/data_mem/c1/mem_vl/U977/Y (MUX2X1)                    0.03       0.45 f
  m/data_mem/c1/mem_vl/U978/Y (MUX2X1)                    0.04       0.49 r
  m/data_mem/c1/mem_vl/U1038/Y (MUX2X1)                   0.03       0.52 f
  m/data_mem/c1/mem_vl/U1039/Y (MUX2X1)                   0.04       0.56 r
  m/data_mem/c1/mem_vl/U612/Y (AND2X2)                    0.03       0.59 r
  m/data_mem/c1/mem_vl/U613/Y (INVX1)                     0.02       0.61 f
  m/data_mem/c1/mem_vl/U600/Y (OR2X2)                     0.05       0.65 f
  m/data_mem/c1/mem_vl/U603/Y (INVX1)                     0.00       0.65 r
  m/data_mem/c1/mem_vl/data_out (memv_0)                  0.00       0.65 r
  m/data_mem/c1/U156/Y (AND2X2)                           0.03       0.69 r
  m/data_mem/c1/valid (cache_cache_id3)                   0.00       0.69 r
  m/data_mem/U25/Y (AND2X1)                               0.03       0.72 r
  m/data_mem/U172/Y (INVX1)                               0.02       0.74 f
  m/data_mem/U228/Y (AOI21X1)                             0.03       0.77 r
  m/data_mem/U117/Y (BUFX2)                               0.03       0.81 r
  m/data_mem/U370/Y (AOI21X1)                             0.01       0.82 f
  m/data_mem/Stall (mem_system_mem_type1)                 0.00       0.82 f
  m/DataMemStall (memory)                                 0.00       0.82 f
  U161/Y (INVX1)                                          0.01       0.82 r
  U130/Y (AND2X2)                                         0.03       0.85 r
  U131/Y (INVX1)                                          0.02       0.87 f
  U163/Y (OR2X2)                                          0.05       0.92 f
  f/Stall (fetch)                                         0.00       0.92 f
  f/U97/Y (INVX1)                                         0.00       0.91 r
  f/U98/Y (INVX1)                                         0.01       0.93 f
  f/U187/Y (OR2X2)                                        0.04       0.97 f
  f/U185/Y (AND2X2)                                       0.06       1.03 f
  f/U239/Y (AOI22X1)                                      0.04       1.07 r
  f/U125/Y (AND2X2)                                       0.03       1.11 r
  f/U126/Y (INVX1)                                        0.02       1.12 f
  f/pc_reg[0]/d (dff_924)                                 0.00       1.12 f
  f/pc_reg[0]/U3/Y (AND2X1)                               0.03       1.15 f
  f/pc_reg[0]/state_reg/D (DFFPOSX1)                      0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  f/pc_reg[0]/state_reg/CLK (DFFPOSX1)                    0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.21


  Startpoint: m/data_mem/AddrReqReg[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f/pc_reg[14]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  m/data_mem/AddrReqReg[3]/state_reg/CLK (DFFPOSX1)       0.00 #     0.00 r
  m/data_mem/AddrReqReg[3]/state_reg/Q (DFFPOSX1)         0.11       0.11 f
  m/data_mem/AddrReqReg[3]/q (dff_579)                    0.00       0.11 f
  m/data_mem/c1/index<0> (cache_cache_id3)                0.00       0.11 f
  m/data_mem/c1/U145/Y (INVX1)                            0.01       0.12 r
  m/data_mem/c1/U127/Y (INVX1)                            0.01       0.13 f
  m/data_mem/c1/mem_vl/addr<0> (memv_0)                   0.00       0.13 f
  m/data_mem/c1/mem_vl/U758/Y (INVX1)                     0.01       0.13 r
  m/data_mem/c1/mem_vl/U756/Y (INVX2)                     0.03       0.17 f
  m/data_mem/c1/mem_vl/U791/Y (INVX8)                     0.03       0.19 r
  m/data_mem/c1/mem_vl/U789/Y (INVX8)                     0.03       0.23 f
  m/data_mem/c1/mem_vl/U958/Y (MUX2X1)                    0.03       0.26 f
  m/data_mem/c1/mem_vl/U960/Y (MUX2X1)                    0.05       0.31 r
  m/data_mem/c1/mem_vl/U608/Y (AND2X2)                    0.03       0.34 r
  m/data_mem/c1/mem_vl/U609/Y (INVX1)                     0.01       0.35 f
  m/data_mem/c1/mem_vl/U599/Y (AND2X2)                    0.03       0.39 f
  m/data_mem/c1/mem_vl/U961/Y (MUX2X1)                    0.04       0.43 r
  m/data_mem/c1/mem_vl/U977/Y (MUX2X1)                    0.03       0.45 f
  m/data_mem/c1/mem_vl/U978/Y (MUX2X1)                    0.04       0.49 r
  m/data_mem/c1/mem_vl/U1038/Y (MUX2X1)                   0.03       0.52 f
  m/data_mem/c1/mem_vl/U1039/Y (MUX2X1)                   0.04       0.56 r
  m/data_mem/c1/mem_vl/U612/Y (AND2X2)                    0.03       0.59 r
  m/data_mem/c1/mem_vl/U613/Y (INVX1)                     0.02       0.61 f
  m/data_mem/c1/mem_vl/U600/Y (OR2X2)                     0.05       0.65 f
  m/data_mem/c1/mem_vl/U603/Y (INVX1)                     0.00       0.65 r
  m/data_mem/c1/mem_vl/data_out (memv_0)                  0.00       0.65 r
  m/data_mem/c1/U156/Y (AND2X2)                           0.03       0.69 r
  m/data_mem/c1/valid (cache_cache_id3)                   0.00       0.69 r
  m/data_mem/U25/Y (AND2X1)                               0.03       0.72 r
  m/data_mem/U172/Y (INVX1)                               0.02       0.74 f
  m/data_mem/U228/Y (AOI21X1)                             0.03       0.77 r
  m/data_mem/U117/Y (BUFX2)                               0.03       0.81 r
  m/data_mem/U370/Y (AOI21X1)                             0.01       0.82 f
  m/data_mem/Stall (mem_system_mem_type1)                 0.00       0.82 f
  m/DataMemStall (memory)                                 0.00       0.82 f
  U161/Y (INVX1)                                          0.01       0.82 r
  U130/Y (AND2X2)                                         0.03       0.85 r
  U131/Y (INVX1)                                          0.02       0.87 f
  U163/Y (OR2X2)                                          0.05       0.92 f
  f/Stall (fetch)                                         0.00       0.92 f
  f/U97/Y (INVX1)                                         0.00       0.91 r
  f/U98/Y (INVX1)                                         0.01       0.93 f
  f/U187/Y (OR2X2)                                        0.04       0.97 f
  f/U185/Y (AND2X2)                                       0.06       1.03 f
  f/U214/Y (AOI22X1)                                      0.04       1.07 r
  f/U101/Y (AND2X2)                                       0.03       1.11 r
  f/U102/Y (INVX1)                                        0.02       1.12 f
  f/pc_reg[14]/d (dff_938)                                0.00       1.12 f
  f/pc_reg[14]/U3/Y (AND2X1)                              0.03       1.15 f
  f/pc_reg[14]/state_reg/D (DFFPOSX1)                     0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  f/pc_reg[14]/state_reg/CLK (DFFPOSX1)                   0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.21


  Startpoint: m/data_mem/AddrReqReg[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f/pc_reg[15]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  m/data_mem/AddrReqReg[3]/state_reg/CLK (DFFPOSX1)       0.00 #     0.00 r
  m/data_mem/AddrReqReg[3]/state_reg/Q (DFFPOSX1)         0.11       0.11 f
  m/data_mem/AddrReqReg[3]/q (dff_579)                    0.00       0.11 f
  m/data_mem/c1/index<0> (cache_cache_id3)                0.00       0.11 f
  m/data_mem/c1/U145/Y (INVX1)                            0.01       0.12 r
  m/data_mem/c1/U127/Y (INVX1)                            0.01       0.13 f
  m/data_mem/c1/mem_vl/addr<0> (memv_0)                   0.00       0.13 f
  m/data_mem/c1/mem_vl/U758/Y (INVX1)                     0.01       0.13 r
  m/data_mem/c1/mem_vl/U756/Y (INVX2)                     0.03       0.17 f
  m/data_mem/c1/mem_vl/U791/Y (INVX8)                     0.03       0.19 r
  m/data_mem/c1/mem_vl/U789/Y (INVX8)                     0.03       0.23 f
  m/data_mem/c1/mem_vl/U958/Y (MUX2X1)                    0.03       0.26 f
  m/data_mem/c1/mem_vl/U960/Y (MUX2X1)                    0.05       0.31 r
  m/data_mem/c1/mem_vl/U608/Y (AND2X2)                    0.03       0.34 r
  m/data_mem/c1/mem_vl/U609/Y (INVX1)                     0.01       0.35 f
  m/data_mem/c1/mem_vl/U599/Y (AND2X2)                    0.03       0.39 f
  m/data_mem/c1/mem_vl/U961/Y (MUX2X1)                    0.04       0.43 r
  m/data_mem/c1/mem_vl/U977/Y (MUX2X1)                    0.03       0.45 f
  m/data_mem/c1/mem_vl/U978/Y (MUX2X1)                    0.04       0.49 r
  m/data_mem/c1/mem_vl/U1038/Y (MUX2X1)                   0.03       0.52 f
  m/data_mem/c1/mem_vl/U1039/Y (MUX2X1)                   0.04       0.56 r
  m/data_mem/c1/mem_vl/U612/Y (AND2X2)                    0.03       0.59 r
  m/data_mem/c1/mem_vl/U613/Y (INVX1)                     0.02       0.61 f
  m/data_mem/c1/mem_vl/U600/Y (OR2X2)                     0.05       0.65 f
  m/data_mem/c1/mem_vl/U603/Y (INVX1)                     0.00       0.65 r
  m/data_mem/c1/mem_vl/data_out (memv_0)                  0.00       0.65 r
  m/data_mem/c1/U156/Y (AND2X2)                           0.03       0.69 r
  m/data_mem/c1/valid (cache_cache_id3)                   0.00       0.69 r
  m/data_mem/U25/Y (AND2X1)                               0.03       0.72 r
  m/data_mem/U172/Y (INVX1)                               0.02       0.74 f
  m/data_mem/U228/Y (AOI21X1)                             0.03       0.77 r
  m/data_mem/U117/Y (BUFX2)                               0.03       0.81 r
  m/data_mem/U370/Y (AOI21X1)                             0.01       0.82 f
  m/data_mem/Stall (mem_system_mem_type1)                 0.00       0.82 f
  m/DataMemStall (memory)                                 0.00       0.82 f
  U161/Y (INVX1)                                          0.01       0.82 r
  U130/Y (AND2X2)                                         0.03       0.85 r
  U131/Y (INVX1)                                          0.02       0.87 f
  U163/Y (OR2X2)                                          0.05       0.92 f
  f/Stall (fetch)                                         0.00       0.92 f
  f/U97/Y (INVX1)                                         0.00       0.91 r
  f/U98/Y (INVX1)                                         0.01       0.93 f
  f/U187/Y (OR2X2)                                        0.04       0.97 f
  f/U185/Y (AND2X2)                                       0.06       1.03 f
  f/U211/Y (NAND3X1)                                      0.04       1.07 r
  f/U145/Y (BUFX2)                                        0.04       1.10 r
  f/U212/Y (NAND3X1)                                      0.01       1.12 f
  f/pc_reg[15]/d (dff_939)                                0.00       1.12 f
  f/pc_reg[15]/U4/Y (AND2X2)                              0.03       1.15 f
  f/pc_reg[15]/state_reg/D (DFFPOSX1)                     0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  f/pc_reg[15]/state_reg/CLK (DFFPOSX1)                   0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.21


  Startpoint: pde/LinkReg/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f/instr_mem/AddrReqReg[13]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pde/LinkReg/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  pde/LinkReg/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  pde/LinkReg/q (dff_874)                                 0.00       0.11 f
  pde/Link_Out (pipe_de)                                  0.00       0.11 f
  e/Link (execute)                                        0.00       0.11 f
  e/U113/Y (INVX1)                                        0.01       0.12 r
  e/U95/Y (INVX2)                                         0.04       0.16 f
  e/U489/Y (NAND3X1)                                      0.03       0.19 r
  e/U182/Y (INVX1)                                        0.02       0.22 f
  e/U181/Y (OR2X2)                                        0.04       0.25 f
  e/U180/Y (OR2X2)                                        0.05       0.30 f
  e/primary_alu/B<11> (alu)                               0.00       0.30 f
  e/primary_alu/U74/Y (XOR2X1)                            0.04       0.34 r
  e/primary_alu/demux1/In<11> (demux1to2_16_0)            0.00       0.34 r
  e/primary_alu/demux1/d[11]/In (demux1to2_4)             0.00       0.34 r
  e/primary_alu/demux1/d[11]/U4/Y (AND2X2)                0.04       0.37 r
  e/primary_alu/demux1/d[11]/Out1 (demux1to2_4)           0.00       0.37 r
  e/primary_alu/demux1/Out1<11> (demux1to2_16_0)          0.00       0.37 r
  e/primary_alu/coxa0/B<11> (cla_or_xor_and)              0.00       0.37 r
  e/primary_alu/coxa0/demux1/In<11> (demux1to4_16_0)      0.00       0.37 r
  e/primary_alu/coxa0/demux1/demux[11]/In (demux1to4_4)
                                                          0.00       0.37 r
  e/primary_alu/coxa0/demux1/demux[11]/U9/Y (AND2X2)      0.05       0.43 r
  e/primary_alu/coxa0/demux1/demux[11]/Out0 (demux1to4_4)
                                                          0.00       0.43 r
  e/primary_alu/coxa0/demux1/Out0<11> (demux1to4_16_0)
                                                          0.00       0.43 r
  e/primary_alu/coxa0/cla0/B<11> (cla16_0)                0.00       0.43 r
  e/primary_alu/coxa0/cla0/ca2/B<3> (cla4_1)              0.00       0.43 r
  e/primary_alu/coxa0/cla0/ca2/fa[3]/B (fulladder1_4)     0.00       0.43 r
  e/primary_alu/coxa0/cla0/ca2/fa[3]/U13/Y (XOR2X1)       0.04       0.47 r
  e/primary_alu/coxa0/cla0/ca2/fa[3]/P (fulladder1_4)     0.00       0.47 r
  e/primary_alu/coxa0/cla0/ca2/U33/Y (AND2X2)             0.04       0.50 r
  e/primary_alu/coxa0/cla0/ca2/U34/Y (INVX1)              0.02       0.52 f
  e/primary_alu/coxa0/cla0/ca2/U68/Y (INVX1)              0.00       0.52 r
  e/primary_alu/coxa0/cla0/ca2/U87/Y (NAND3X1)            0.01       0.53 f
  e/primary_alu/coxa0/cla0/ca2/U36/Y (BUFX2)              0.03       0.57 f
  e/primary_alu/coxa0/cla0/ca2/U27/Y (OR2X2)              0.04       0.60 f
  e/primary_alu/coxa0/cla0/ca2/U28/Y (INVX1)              0.01       0.61 r
  e/primary_alu/coxa0/cla0/ca2/PG (cla4_1)                0.00       0.61 r
  e/primary_alu/coxa0/cla0/U18/Y (AND2X2)                 0.03       0.64 r
  e/primary_alu/coxa0/cla0/U19/Y (INVX1)                  0.02       0.66 f
  e/primary_alu/coxa0/cla0/U26/Y (OAI21X1)                0.05       0.70 r
  e/primary_alu/coxa0/cla0/ca3/Cin (cla4_0)               0.00       0.70 r
  e/primary_alu/coxa0/cla0/ca3/U7/Y (INVX1)               0.03       0.74 f
  e/primary_alu/coxa0/cla0/ca3/U9/Y (INVX1)               0.01       0.75 r
  e/primary_alu/coxa0/cla0/ca3/U20/Y (OR2X2)              0.03       0.78 r
  e/primary_alu/coxa0/cla0/ca3/U39/Y (INVX1)              0.01       0.79 f
  e/primary_alu/coxa0/cla0/ca3/U70/Y (AOI21X1)            0.02       0.81 r
  e/primary_alu/coxa0/cla0/ca3/fa[1]/Cin (fulladder1_2)
                                                          0.00       0.81 r
  e/primary_alu/coxa0/cla0/ca3/fa[1]/U1/Y (BUFX2)         0.04       0.85 r
  e/primary_alu/coxa0/cla0/ca3/fa[1]/U5/Y (XOR2X1)        0.03       0.88 f
  e/primary_alu/coxa0/cla0/ca3/fa[1]/S (fulladder1_2)     0.00       0.88 f
  e/primary_alu/coxa0/cla0/ca3/S<1> (cla4_0)              0.00       0.88 f
  e/primary_alu/coxa0/cla0/S<13> (cla16_0)                0.00       0.88 f
  e/primary_alu/coxa0/mux0/InA<13> (mux4to1_16_4)         0.00       0.88 f
  e/primary_alu/coxa0/mux0/U131/Y (INVX1)                 0.00       0.88 r
  e/primary_alu/coxa0/mux0/U47/Y (AND2X2)                 0.03       0.91 r
  e/primary_alu/coxa0/mux0/U48/Y (INVX1)                  0.01       0.93 f
  e/primary_alu/coxa0/mux0/U29/Y (AND2X2)                 0.04       0.96 f
  e/primary_alu/coxa0/mux0/Out<13> (mux4to1_16_4)         0.00       0.96 f
  e/primary_alu/coxa0/Out<13> (cla_or_xor_and)            0.00       0.96 f
  e/primary_alu/U160/Y (INVX1)                            0.00       0.96 r
  e/primary_alu/U52/Y (MUX2X1)                            0.02       0.98 f
  e/primary_alu/Out<13> (alu)                             0.00       0.98 f
  e/U399/Y (AND2X2)                                       0.04       1.02 f
  e/U400/Y (INVX1)                                        0.00       1.02 r
  e/U308/Y (AND2X2)                                       0.03       1.05 r
  e/U439/Y (INVX1)                                        0.02       1.07 f
  e/NextPC<13> (execute)                                  0.00       1.07 f
  f/BranchPC<13> (fetch)                                  0.00       1.07 f
  f/U94/Y (INVX1)                                         0.01       1.07 r
  f/U204/Y (MUX2X1)                                       0.02       1.09 f
  f/instr_mem/Addr<13> (mem_system_mem_type0)             0.00       1.09 f
  f/instr_mem/U65/Y (INVX1)                               0.00       1.09 r
  f/instr_mem/U314/Y (MUX2X1)                             0.02       1.11 f
  f/instr_mem/AddrReqReg[13]/d (dff_641)                  0.00       1.11 f
  f/instr_mem/AddrReqReg[13]/U3/Y (AND2X1)                0.04       1.15 f
  f/instr_mem/AddrReqReg[13]/state_reg/D (DFFPOSX1)       0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  f/instr_mem/AddrReqReg[13]/state_reg/CLK (DFFPOSX1)     0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.21


  Startpoint: f/instr_mem/AddrReqReg[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fd/instr_reg[0]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  f/instr_mem/AddrReqReg[3]/state_reg/CLK (DFFPOSX1)      0.00 #     0.00 r
  f/instr_mem/AddrReqReg[3]/state_reg/Q (DFFPOSX1)        0.11       0.11 f
  f/instr_mem/AddrReqReg[3]/q (dff_631)                   0.00       0.11 f
  f/instr_mem/c1/index<0> (cache_cache_id2)               0.00       0.11 f
  f/instr_mem/c1/mem_tg/addr<0> (memc_Size5_2)            0.00       0.11 f
  f/instr_mem/c1/mem_tg/U689/Y (INVX1)                    0.02       0.13 r
  f/instr_mem/c1/mem_tg/U686/Y (INVX4)                    0.03       0.16 f
  f/instr_mem/c1/mem_tg/U838/Y (INVX8)                    0.02       0.18 r
  f/instr_mem/c1/mem_tg/U839/Y (INVX8)                    0.02       0.20 f
  f/instr_mem/c1/mem_tg/U793/Y (MUX2X1)                   0.03       0.24 f
  f/instr_mem/c1/mem_tg/U724/Y (MUX2X1)                   0.05       0.28 r
  f/instr_mem/c1/mem_tg/U3/Y (AND2X1)                     0.03       0.31 r
  f/instr_mem/c1/mem_tg/U534/Y (INVX1)                    0.02       0.33 f
  f/instr_mem/c1/mem_tg/U30/Y (AND2X2)                    0.03       0.37 f
  f/instr_mem/c1/mem_tg/U727/Y (MUX2X1)                   0.04       0.40 r
  f/instr_mem/c1/mem_tg/U22/Y (MUX2X1)                    0.03       0.43 f
  f/instr_mem/c1/mem_tg/U842/Y (INVX1)                    0.00       0.43 r
  f/instr_mem/c1/mem_tg/U854/Y (AND2X2)                   0.04       0.47 r
  f/instr_mem/c1/mem_tg/data_out<2> (memc_Size5_2)        0.00       0.47 r
  f/instr_mem/c1/U19/Y (XNOR2X1)                          0.03       0.50 f
  f/instr_mem/c1/U29/Y (OR2X2)                            0.05       0.54 f
  f/instr_mem/c1/U28/Y (OR2X2)                            0.05       0.59 f
  f/instr_mem/c1/U27/Y (OR2X2)                            0.05       0.64 f
  f/instr_mem/c1/U89/Y (OR2X2)                            0.04       0.68 f
  f/instr_mem/c1/U20/Y (INVX1)                            0.00       0.68 r
  f/instr_mem/c1/hit (cache_cache_id2)                    0.00       0.68 r
  f/instr_mem/U115/Y (AND2X2)                             0.03       0.71 r
  f/instr_mem/U104/Y (OR2X2)                              0.05       0.76 r
  f/instr_mem/U364/Y (NAND2X1)                            0.02       0.78 f
  f/instr_mem/U373/Y (OAI21X1)                            0.04       0.82 r
  f/instr_mem/U109/Y (AND2X2)                             0.03       0.85 r
  f/instr_mem/U110/Y (INVX1)                              0.02       0.87 f
  f/instr_mem/Stall (mem_system_mem_type0)                0.00       0.87 f
  f/InstrMemStall (fetch)                                 0.00       0.87 f
  U164/Y (INVX1)                                          0.00       0.87 r
  U166/Y (INVX1)                                          0.02       0.89 f
  U128/Y (OR2X2)                                          0.04       0.93 f
  U129/Y (INVX1)                                          0.00       0.92 r
  U89/Y (AND2X2)                                          0.03       0.95 r
  U90/Y (INVX1)                                           0.02       0.98 f
  fd/Stall (pipe_fd)                                      0.00       0.98 f
  fd/U94/Y (INVX1)                                        0.03       1.01 r
  fd/U64/Y (OR2X2)                                        0.04       1.05 r
  fd/U66/Y (INVX1)                                        0.02       1.07 f
  fd/U73/Y (INVX1)                                        0.03       1.10 r
  fd/U133/Y (OAI21X1)                                     0.02       1.12 f
  fd/instr_reg[0]/d (dff_891)                             0.00       1.12 f
  fd/instr_reg[0]/U4/Y (AND2X2)                           0.03       1.15 f
  fd/instr_reg[0]/state_reg/D (DFFPOSX1)                  0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fd/instr_reg[0]/state_reg/CLK (DFFPOSX1)                0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.20


  Startpoint: f/instr_mem/AddrReqReg[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fd/instr_reg[1]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  f/instr_mem/AddrReqReg[3]/state_reg/CLK (DFFPOSX1)      0.00 #     0.00 r
  f/instr_mem/AddrReqReg[3]/state_reg/Q (DFFPOSX1)        0.11       0.11 f
  f/instr_mem/AddrReqReg[3]/q (dff_631)                   0.00       0.11 f
  f/instr_mem/c1/index<0> (cache_cache_id2)               0.00       0.11 f
  f/instr_mem/c1/mem_tg/addr<0> (memc_Size5_2)            0.00       0.11 f
  f/instr_mem/c1/mem_tg/U689/Y (INVX1)                    0.02       0.13 r
  f/instr_mem/c1/mem_tg/U686/Y (INVX4)                    0.03       0.16 f
  f/instr_mem/c1/mem_tg/U838/Y (INVX8)                    0.02       0.18 r
  f/instr_mem/c1/mem_tg/U839/Y (INVX8)                    0.02       0.20 f
  f/instr_mem/c1/mem_tg/U793/Y (MUX2X1)                   0.03       0.24 f
  f/instr_mem/c1/mem_tg/U724/Y (MUX2X1)                   0.05       0.28 r
  f/instr_mem/c1/mem_tg/U3/Y (AND2X1)                     0.03       0.31 r
  f/instr_mem/c1/mem_tg/U534/Y (INVX1)                    0.02       0.33 f
  f/instr_mem/c1/mem_tg/U30/Y (AND2X2)                    0.03       0.37 f
  f/instr_mem/c1/mem_tg/U727/Y (MUX2X1)                   0.04       0.40 r
  f/instr_mem/c1/mem_tg/U22/Y (MUX2X1)                    0.03       0.43 f
  f/instr_mem/c1/mem_tg/U842/Y (INVX1)                    0.00       0.43 r
  f/instr_mem/c1/mem_tg/U854/Y (AND2X2)                   0.04       0.47 r
  f/instr_mem/c1/mem_tg/data_out<2> (memc_Size5_2)        0.00       0.47 r
  f/instr_mem/c1/U19/Y (XNOR2X1)                          0.03       0.50 f
  f/instr_mem/c1/U29/Y (OR2X2)                            0.05       0.54 f
  f/instr_mem/c1/U28/Y (OR2X2)                            0.05       0.59 f
  f/instr_mem/c1/U27/Y (OR2X2)                            0.05       0.64 f
  f/instr_mem/c1/U89/Y (OR2X2)                            0.04       0.68 f
  f/instr_mem/c1/U20/Y (INVX1)                            0.00       0.68 r
  f/instr_mem/c1/hit (cache_cache_id2)                    0.00       0.68 r
  f/instr_mem/U115/Y (AND2X2)                             0.03       0.71 r
  f/instr_mem/U104/Y (OR2X2)                              0.05       0.76 r
  f/instr_mem/U364/Y (NAND2X1)                            0.02       0.78 f
  f/instr_mem/U373/Y (OAI21X1)                            0.04       0.82 r
  f/instr_mem/U109/Y (AND2X2)                             0.03       0.85 r
  f/instr_mem/U110/Y (INVX1)                              0.02       0.87 f
  f/instr_mem/Stall (mem_system_mem_type0)                0.00       0.87 f
  f/InstrMemStall (fetch)                                 0.00       0.87 f
  U164/Y (INVX1)                                          0.00       0.87 r
  U166/Y (INVX1)                                          0.02       0.89 f
  U128/Y (OR2X2)                                          0.04       0.93 f
  U129/Y (INVX1)                                          0.00       0.92 r
  U89/Y (AND2X2)                                          0.03       0.95 r
  U90/Y (INVX1)                                           0.02       0.98 f
  fd/Stall (pipe_fd)                                      0.00       0.98 f
  fd/U94/Y (INVX1)                                        0.03       1.01 r
  fd/U64/Y (OR2X2)                                        0.04       1.05 r
  fd/U66/Y (INVX1)                                        0.02       1.07 f
  fd/U73/Y (INVX1)                                        0.03       1.10 r
  fd/U132/Y (OAI21X1)                                     0.02       1.12 f
  fd/instr_reg[1]/d (dff_892)                             0.00       1.12 f
  fd/instr_reg[1]/U4/Y (AND2X2)                           0.03       1.15 f
  fd/instr_reg[1]/state_reg/D (DFFPOSX1)                  0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fd/instr_reg[1]/state_reg/CLK (DFFPOSX1)                0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.20


  Startpoint: f/instr_mem/AddrReqReg[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fd/instr_reg[2]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  f/instr_mem/AddrReqReg[3]/state_reg/CLK (DFFPOSX1)      0.00 #     0.00 r
  f/instr_mem/AddrReqReg[3]/state_reg/Q (DFFPOSX1)        0.11       0.11 f
  f/instr_mem/AddrReqReg[3]/q (dff_631)                   0.00       0.11 f
  f/instr_mem/c1/index<0> (cache_cache_id2)               0.00       0.11 f
  f/instr_mem/c1/mem_tg/addr<0> (memc_Size5_2)            0.00       0.11 f
  f/instr_mem/c1/mem_tg/U689/Y (INVX1)                    0.02       0.13 r
  f/instr_mem/c1/mem_tg/U686/Y (INVX4)                    0.03       0.16 f
  f/instr_mem/c1/mem_tg/U838/Y (INVX8)                    0.02       0.18 r
  f/instr_mem/c1/mem_tg/U839/Y (INVX8)                    0.02       0.20 f
  f/instr_mem/c1/mem_tg/U793/Y (MUX2X1)                   0.03       0.24 f
  f/instr_mem/c1/mem_tg/U724/Y (MUX2X1)                   0.05       0.28 r
  f/instr_mem/c1/mem_tg/U3/Y (AND2X1)                     0.03       0.31 r
  f/instr_mem/c1/mem_tg/U534/Y (INVX1)                    0.02       0.33 f
  f/instr_mem/c1/mem_tg/U30/Y (AND2X2)                    0.03       0.37 f
  f/instr_mem/c1/mem_tg/U727/Y (MUX2X1)                   0.04       0.40 r
  f/instr_mem/c1/mem_tg/U22/Y (MUX2X1)                    0.03       0.43 f
  f/instr_mem/c1/mem_tg/U842/Y (INVX1)                    0.00       0.43 r
  f/instr_mem/c1/mem_tg/U854/Y (AND2X2)                   0.04       0.47 r
  f/instr_mem/c1/mem_tg/data_out<2> (memc_Size5_2)        0.00       0.47 r
  f/instr_mem/c1/U19/Y (XNOR2X1)                          0.03       0.50 f
  f/instr_mem/c1/U29/Y (OR2X2)                            0.05       0.54 f
  f/instr_mem/c1/U28/Y (OR2X2)                            0.05       0.59 f
  f/instr_mem/c1/U27/Y (OR2X2)                            0.05       0.64 f
  f/instr_mem/c1/U89/Y (OR2X2)                            0.04       0.68 f
  f/instr_mem/c1/U20/Y (INVX1)                            0.00       0.68 r
  f/instr_mem/c1/hit (cache_cache_id2)                    0.00       0.68 r
  f/instr_mem/U115/Y (AND2X2)                             0.03       0.71 r
  f/instr_mem/U104/Y (OR2X2)                              0.05       0.76 r
  f/instr_mem/U364/Y (NAND2X1)                            0.02       0.78 f
  f/instr_mem/U373/Y (OAI21X1)                            0.04       0.82 r
  f/instr_mem/U109/Y (AND2X2)                             0.03       0.85 r
  f/instr_mem/U110/Y (INVX1)                              0.02       0.87 f
  f/instr_mem/Stall (mem_system_mem_type0)                0.00       0.87 f
  f/InstrMemStall (fetch)                                 0.00       0.87 f
  U164/Y (INVX1)                                          0.00       0.87 r
  U166/Y (INVX1)                                          0.02       0.89 f
  U128/Y (OR2X2)                                          0.04       0.93 f
  U129/Y (INVX1)                                          0.00       0.92 r
  U89/Y (AND2X2)                                          0.03       0.95 r
  U90/Y (INVX1)                                           0.02       0.98 f
  fd/Stall (pipe_fd)                                      0.00       0.98 f
  fd/U94/Y (INVX1)                                        0.03       1.01 r
  fd/U64/Y (OR2X2)                                        0.04       1.05 r
  fd/U66/Y (INVX1)                                        0.02       1.07 f
  fd/U73/Y (INVX1)                                        0.03       1.10 r
  fd/U131/Y (OAI21X1)                                     0.02       1.12 f
  fd/instr_reg[2]/d (dff_893)                             0.00       1.12 f
  fd/instr_reg[2]/U4/Y (AND2X2)                           0.03       1.15 f
  fd/instr_reg[2]/state_reg/D (DFFPOSX1)                  0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  fd/instr_reg[2]/state_reg/CLK (DFFPOSX1)                0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.20


1
