# JTAG-TAP-Controller
This project implements a JTAG TAP (Test Access Port) Controller in Verilog, based on the IEEE 1149.1 standard. The TAP controller manages the state machine required for boundary scan operations used in testing and debugging digital circuits.
