============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  07:22:18 pm
  Module:                 proj_extender
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (6503 ps) Late External Delay Assertion at pin out_index[9]
          Group: reg2out
     Startpoint: (R) indices_idx_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) out_index[9]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-      50                  
     Required Time:=    7950                  
      Launch Clock:-       0                  
         Data Path:-    1447                  
             Slack:=    6503                  

Exceptions/Constraints:
  output_delay             2000            proj.sdc_line_17 

#----------------------------------------------------------------------------------------------------------------
#                 Timing Point                  Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                                             (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------------------
  indices_idx_reg[0]/clk                        -       -       R     (arrival)          296     0     0       0 
  indices_idx_reg[0]/q                          (u)     clk->q  R     unmapped_d_flop     12     0   422     422 
  mux_in_kmer_indices_r[indices_idx]_51_25/g6/z (u)     sel0->z F     unmapped_bmux37      2     0   456     878 
  sub_72_43/g14/z                               (u)     in_0->z R     unmapped_nor2        3     0    75     953 
  sub_72_43/g29/z                               (u)     in_1->z F     unmapped_nor2        1     0    52    1005 
  sub_72_43/g45/z                               (u)     in_0->z R     unmapped_nand2       1     0    52    1058 
  sub_72_43/g46/z                               (u)     in_1->z F     unmapped_nand2       2     0    65    1122 
  sub_72_43/g106/z                              (u)     in_0->z R     unmapped_not         4     0    68    1190 
  sub_72_43/g67/z                               (u)     in_1->z F     unmapped_nand2       2     0    65    1254 
  sub_72_43/g107/z                              (u)     in_0->z R     unmapped_not         1     0    36    1290 
  sub_72_43/g70/z                               (u)     in_1->z F     unmapped_nand2       1     0    52    1343 
  sub_72_43/g94/z                               (u)     in_0->z R     unmapped_xnor2       1     0   104    1447 
  out_index[9]                                  -       -       R     (port)               -     -     0    1447 
#----------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

