

================================================================
== Vivado HLS Report for 'phy_data_confirm'
================================================================
* Date:           Wed Nov 11 13:42:27 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fyp
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.457 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      203| 20.000 ns | 2.030 us |    2|  203|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------+------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                            |                  |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |          Instance          |      Module      |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------+------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_phy_data_request_fu_79  |phy_data_request  |        1|        1| 10.000 ns | 10.000 ns |    1|    1|   none  |
        +----------------------------+------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      200|      200|         2|          -|          -|   100|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i8]* %frame_to_transfer) nounwind, !map !110"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @phy_data_confirm_str) nounwind"   --->   Operation 6 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%count_load = load i7* @count, align 1" [fyp/PHY_DATA_confirm.c:10]   --->   Operation 7 'load' 'count_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.46ns)   --->   "%icmp_ln10 = icmp eq i7 %count_load, 0" [fyp/PHY_DATA_confirm.c:10]   --->   Operation 8 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %.preheader.preheader, label %.loopexit" [fyp/PHY_DATA_confirm.c:10]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.66ns)   --->   "br label %.preheader" [fyp/PHY_DATA_confirm.c:11]   --->   Operation 10 'br' <Predicate = (icmp_ln10)> <Delay = 1.66>

State 2 <SV = 1> <Delay = 4.25>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%q_0 = phi i7 [ %q, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 11 'phi' 'q_0' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.46ns)   --->   "%icmp_ln11 = icmp eq i7 %q_0, -28" [fyp/PHY_DATA_confirm.c:11]   --->   Operation 12 'icmp' 'icmp_ln11' <Predicate = (icmp_ln10)> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (2.03ns)   --->   "%q = add i7 %q_0, 1" [fyp/PHY_DATA_confirm.c:11]   --->   Operation 14 'add' 'q' <Predicate = (icmp_ln10)> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %.loopexit.loopexit, label %1" [fyp/PHY_DATA_confirm.c:11]   --->   Operation 15 'br' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i7 %q_0 to i64" [fyp/PHY_DATA_confirm.c:12]   --->   Operation 16 'zext' 'zext_ln12' <Predicate = (icmp_ln10 & !icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%frame_to_transfer_ad = getelementptr [100 x i8]* %frame_to_transfer, i64 0, i64 %zext_ln12" [fyp/PHY_DATA_confirm.c:12]   --->   Operation 17 'getelementptr' 'frame_to_transfer_ad' <Predicate = (icmp_ln10 & !icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (2.22ns)   --->   "%frame_to_transfer_lo = load i8* %frame_to_transfer_ad, align 1" [fyp/PHY_DATA_confirm.c:12]   --->   Operation 18 'load' 'frame_to_transfer_lo' <Predicate = (icmp_ln10 & !icmp_ln11)> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 19 'br' <Predicate = (icmp_ln10 & icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.03ns)   --->   "%add_ln15 = add i7 %count_load, 1" [fyp/PHY_DATA_confirm.c:15]   --->   Operation 20 'add' 'add_ln15' <Predicate = (icmp_ln11) | (!icmp_ln10)> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.46ns)   --->   "%icmp_ln16 = icmp eq i7 %add_ln15, -28" [fyp/PHY_DATA_confirm.c:16]   --->   Operation 21 'icmp' 'icmp_ln16' <Predicate = (icmp_ln11) | (!icmp_ln10)> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %2, label %4" [fyp/PHY_DATA_confirm.c:16]   --->   Operation 22 'br' <Predicate = (icmp_ln11) | (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (2.22ns)   --->   "call fastcc void @phy_data_request([100 x i8]* @frame, i7 %add_ln15) nounwind" [fyp/PHY_DATA_confirm.c:21]   --->   Operation 23 'call' <Predicate = (icmp_ln11 & !icmp_ln16) | (!icmp_ln10 & !icmp_ln16)> <Delay = 2.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%stop_tx_load = load i1* @stop_tx, align 1" [fyp/PHY_TXEND_request.c:6->fyp/PHY_DATA_confirm.c:17]   --->   Operation 24 'load' 'stop_tx_load' <Predicate = (icmp_ln11 & icmp_ln16) | (!icmp_ln10 & icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %stop_tx_load, label %phy_txend_request.exit, label %3" [fyp/PHY_TXEND_request.c:6->fyp/PHY_DATA_confirm.c:17]   --->   Operation 25 'br' <Predicate = (icmp_ln11 & icmp_ln16) | (!icmp_ln10 & icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "store i1 true, i1* @stop_tx, align 1" [fyp/PHY_TXEND_request.c:7->fyp/PHY_DATA_confirm.c:17]   --->   Operation 26 'store' <Predicate = (icmp_ln11 & icmp_ln16 & !stop_tx_load) | (!icmp_ln10 & icmp_ln16 & !stop_tx_load)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br label %phy_txend_request.exit" [fyp/PHY_TXEND_request.c:8->fyp/PHY_DATA_confirm.c:17]   --->   Operation 27 'br' <Predicate = (icmp_ln11 & icmp_ln16 & !stop_tx_load) | (!icmp_ln10 & icmp_ln16 & !stop_tx_load)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.66ns)   --->   "br label %mergeST" [fyp/PHY_DATA_confirm.c:19]   --->   Operation 28 'br' <Predicate = (icmp_ln11 & icmp_ln16) | (!icmp_ln10 & icmp_ln16)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 4.45>
ST_3 : Operation 29 [1/2] (2.22ns)   --->   "%frame_to_transfer_lo = load i8* %frame_to_transfer_ad, align 1" [fyp/PHY_DATA_confirm.c:12]   --->   Operation 29 'load' 'frame_to_transfer_lo' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%frame_addr = getelementptr inbounds [100 x i8]* @frame, i64 0, i64 %zext_ln12" [fyp/PHY_DATA_confirm.c:12]   --->   Operation 30 'getelementptr' 'frame_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (2.22ns)   --->   "store i8 %frame_to_transfer_lo, i8* %frame_addr, align 1" [fyp/PHY_DATA_confirm.c:12]   --->   Operation 31 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %.preheader" [fyp/PHY_DATA_confirm.c:11]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.66>
ST_4 : Operation 33 [1/2] (0.00ns)   --->   "call fastcc void @phy_data_request([100 x i8]* @frame, i7 %add_ln15) nounwind" [fyp/PHY_DATA_confirm.c:21]   --->   Operation 33 'call' <Predicate = (!icmp_ln16)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 34 [1/1] (1.66ns)   --->   "br label %mergeST" [fyp/PHY_DATA_confirm.c:22]   --->   Operation 34 'br' <Predicate = (!icmp_ln16)> <Delay = 1.66>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%count_new_0 = phi i7 [ 0, %phy_txend_request.exit ], [ %add_ln15, %4 ]" [fyp/PHY_DATA_confirm.c:15]   --->   Operation 35 'phi' 'count_new_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "store i7 %count_new_0, i7* @count, align 1" [fyp/PHY_DATA_confirm.c:15]   --->   Operation 36 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "ret void" [fyp/PHY_DATA_confirm.c:24]   --->   Operation 37 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ frame_to_transfer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ count]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ frame]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ stop_tx]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap      ) [ 00000]
spectopmodule_ln0    (spectopmodule    ) [ 00000]
count_load           (load             ) [ 00110]
icmp_ln10            (icmp             ) [ 01110]
br_ln10              (br               ) [ 00000]
br_ln11              (br               ) [ 01110]
q_0                  (phi              ) [ 00100]
icmp_ln11            (icmp             ) [ 00110]
empty                (speclooptripcount) [ 00000]
q                    (add              ) [ 01110]
br_ln11              (br               ) [ 00000]
zext_ln12            (zext             ) [ 00010]
frame_to_transfer_ad (getelementptr    ) [ 00010]
br_ln0               (br               ) [ 00000]
add_ln15             (add              ) [ 00111]
icmp_ln16            (icmp             ) [ 00111]
br_ln16              (br               ) [ 00000]
stop_tx_load         (load             ) [ 00110]
br_ln6               (br               ) [ 00000]
store_ln7            (store            ) [ 00000]
br_ln8               (br               ) [ 00000]
br_ln19              (br               ) [ 00111]
frame_to_transfer_lo (load             ) [ 00000]
frame_addr           (getelementptr    ) [ 00000]
store_ln12           (store            ) [ 00000]
br_ln11              (br               ) [ 01110]
call_ln21            (call             ) [ 00000]
br_ln22              (br               ) [ 00000]
count_new_0          (phi              ) [ 00001]
store_ln15           (store            ) [ 00000]
ret_ln24             (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="frame_to_transfer">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_to_transfer"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="count">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="frame">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stop_tx">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stop_tx"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="phy_data_confirm_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phy_data_request"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="frame_to_transfer_ad_gep_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="8" slack="0"/>
<pin id="32" dir="0" index="1" bw="1" slack="0"/>
<pin id="33" dir="0" index="2" bw="7" slack="0"/>
<pin id="34" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="frame_to_transfer_ad/2 "/>
</bind>
</comp>

<comp id="37" class="1004" name="grp_access_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="7" slack="0"/>
<pin id="39" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="40" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="41" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="frame_to_transfer_lo/2 "/>
</bind>
</comp>

<comp id="43" class="1004" name="frame_addr_gep_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="8" slack="0"/>
<pin id="45" dir="0" index="1" bw="1" slack="0"/>
<pin id="46" dir="0" index="2" bw="7" slack="1"/>
<pin id="47" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="frame_addr/3 "/>
</bind>
</comp>

<comp id="50" class="1004" name="store_ln12_access_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="7" slack="0"/>
<pin id="52" dir="0" index="1" bw="8" slack="0"/>
<pin id="53" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="54" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/3 "/>
</bind>
</comp>

<comp id="57" class="1005" name="q_0_reg_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="7" slack="1"/>
<pin id="59" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="q_0 (phireg) "/>
</bind>
</comp>

<comp id="61" class="1004" name="q_0_phi_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="7" slack="0"/>
<pin id="63" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="1" slack="1"/>
<pin id="65" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="q_0/2 "/>
</bind>
</comp>

<comp id="68" class="1005" name="count_new_0_reg_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="7" slack="1"/>
<pin id="70" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="count_new_0 (phireg) "/>
</bind>
</comp>

<comp id="72" class="1004" name="count_new_0_phi_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="1"/>
<pin id="74" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="7" slack="1"/>
<pin id="76" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="count_new_0/4 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_phy_data_request_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="0" slack="0"/>
<pin id="81" dir="0" index="1" bw="8" slack="0"/>
<pin id="82" dir="0" index="2" bw="7" slack="0"/>
<pin id="83" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln21/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="count_load_load_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="7" slack="0"/>
<pin id="88" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_load/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="icmp_ln10_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="7" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="icmp_ln11_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="7" slack="0"/>
<pin id="98" dir="0" index="1" bw="6" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="q_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="7" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="q/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="zext_ln12_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="7" slack="0"/>
<pin id="110" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="add_ln15_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="7" slack="1"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="icmp_ln16_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="7" slack="0"/>
<pin id="121" dir="0" index="1" bw="6" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="stop_tx_load_load_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="stop_tx_load/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln7_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln15_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="7" slack="0"/>
<pin id="137" dir="0" index="1" bw="7" slack="0"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/4 "/>
</bind>
</comp>

<comp id="141" class="1005" name="count_load_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="7" slack="1"/>
<pin id="143" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="count_load "/>
</bind>
</comp>

<comp id="146" class="1005" name="icmp_ln10_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="1"/>
<pin id="148" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="153" class="1005" name="q_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="7" slack="0"/>
<pin id="155" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="q "/>
</bind>
</comp>

<comp id="158" class="1005" name="zext_ln12_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="1"/>
<pin id="160" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln12 "/>
</bind>
</comp>

<comp id="163" class="1005" name="frame_to_transfer_ad_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="7" slack="1"/>
<pin id="165" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="frame_to_transfer_ad "/>
</bind>
</comp>

<comp id="168" class="1005" name="add_ln15_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="7" slack="1"/>
<pin id="170" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln15 "/>
</bind>
</comp>

<comp id="174" class="1005" name="icmp_ln16_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="0" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="24" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="42"><net_src comp="30" pin="3"/><net_sink comp="37" pin=0"/></net>

<net id="48"><net_src comp="4" pin="0"/><net_sink comp="43" pin=0"/></net>

<net id="49"><net_src comp="24" pin="0"/><net_sink comp="43" pin=1"/></net>

<net id="55"><net_src comp="37" pin="3"/><net_sink comp="50" pin=1"/></net>

<net id="56"><net_src comp="43" pin="3"/><net_sink comp="50" pin=0"/></net>

<net id="60"><net_src comp="14" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="67"><net_src comp="57" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="71"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="78"><net_src comp="68" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="84"><net_src comp="26" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="86" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="61" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="61" pin="4"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="22" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="111"><net_src comp="61" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="30" pin=2"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="118"><net_src comp="113" pin="2"/><net_sink comp="79" pin=2"/></net>

<net id="123"><net_src comp="113" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="16" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="128"><net_src comp="6" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="28" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="6" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="72" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="2" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="144"><net_src comp="86" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="149"><net_src comp="90" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="102" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="161"><net_src comp="108" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="43" pin=2"/></net>

<net id="166"><net_src comp="30" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="37" pin=0"/></net>

<net id="171"><net_src comp="113" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="173"><net_src comp="168" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="177"><net_src comp="119" pin="2"/><net_sink comp="174" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: count | {4 }
	Port: frame | {3 }
	Port: stop_tx | {2 }
 - Input state : 
	Port: phy_data_confirm : frame_to_transfer | {2 3 }
	Port: phy_data_confirm : count | {1 }
	Port: phy_data_confirm : frame | {2 4 }
	Port: phy_data_confirm : stop_tx | {2 }
  - Chain level:
	State 1
		icmp_ln10 : 1
		br_ln10 : 2
	State 2
		icmp_ln11 : 1
		q : 1
		br_ln11 : 2
		zext_ln12 : 1
		frame_to_transfer_ad : 2
		frame_to_transfer_lo : 3
		icmp_ln16 : 1
		br_ln16 : 2
		call_ln21 : 1
		br_ln6 : 1
	State 3
		store_ln12 : 1
	State 4
		count_new_0 : 1
		store_ln15 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |       icmp_ln10_fu_90      |    0    |    0    |    11   |
|   icmp   |       icmp_ln11_fu_96      |    0    |    0    |    11   |
|          |      icmp_ln16_fu_119      |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|
|    add   |          q_fu_102          |    0    |    0    |    15   |
|          |       add_ln15_fu_113      |    0    |    0    |    15   |
|----------|----------------------------|---------|---------|---------|
|   call   | grp_phy_data_request_fu_79 |  1.664  |    7    |    9    |
|----------|----------------------------|---------|---------|---------|
|   zext   |      zext_ln12_fu_108      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |  1.664  |    7    |    72   |
|----------|----------------------------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |  URAM  |
+-----+--------+--------+--------+--------+
|frame|    0   |   16   |   13   |    0   |
+-----+--------+--------+--------+--------+
|Total|    0   |   16   |   13   |    0   |
+-----+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln15_reg_168      |    7   |
|     count_load_reg_141     |    7   |
|     count_new_0_reg_68     |    7   |
|frame_to_transfer_ad_reg_163|    7   |
|      icmp_ln10_reg_146     |    1   |
|      icmp_ln16_reg_174     |    1   |
|         q_0_reg_57         |    7   |
|          q_reg_153         |    7   |
|      zext_ln12_reg_158     |   64   |
+----------------------------+--------+
|            Total           |   108  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------|------|------|------|--------||---------||---------|
|            Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------|------|------|------|--------||---------||---------|
|      grp_access_fu_37      |  p0  |   2  |   7  |   14   ||    9    |
| grp_phy_data_request_fu_79 |  p2  |   2  |   7  |   14   ||    9    |
|----------------------------|------|------|------|--------||---------||---------|
|            Total           |      |      |      |   28   ||  3.328  ||    18   |
|----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    7   |   72   |    -   |
|   Memory  |    0   |    -   |   16   |   13   |    0   |
|Multiplexer|    -   |    3   |    -   |   18   |    -   |
|  Register |    -   |    -   |   108  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    4   |   131  |   103  |    0   |
+-----------+--------+--------+--------+--------+--------+
