`begin_keywords "1800-2017"
`line 1 "SubCounter1bit.v" 1
module SubCounter1bit(clk, en, out_q);
    input clk;
    input en;
    output reg [1-1 : 0] out_q;

`line 6 "SubCounter1bit.v" 0
    always @(posedge clk) begin
        if (en) out_q <= out_q - 1;
        else out_q <= 0;
    end

`line 11 "SubCounter1bit.v" 0
endmodule

`line 13 "SubCounter1bit.v" 2
