{
  "module_name": "mt76_connac2_mac.h",
  "hash_id": "b0040a36242e6f7312b25969b07914b4ae8391fdd18f6c67cafc821ca0dd8c9f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/mediatek/mt76/mt76_connac2_mac.h",
  "human_readable_source": " \n \n\n#ifndef __MT76_CONNAC2_MAC_H\n#define __MT76_CONNAC2_MAC_H\n\nenum tx_header_format {\n\tMT_HDR_FORMAT_802_3,\n\tMT_HDR_FORMAT_CMD,\n\tMT_HDR_FORMAT_802_11,\n\tMT_HDR_FORMAT_802_11_EXT,\n};\n\nenum tx_pkt_type {\n\tMT_TX_TYPE_CT,\n\tMT_TX_TYPE_SF,\n\tMT_TX_TYPE_CMD,\n\tMT_TX_TYPE_FW,\n};\n\nenum {\n\tMT_CTX0,\n\tMT_HIF0 = 0x0,\n\n\tMT_LMAC_AC00 = 0x0,\n\tMT_LMAC_AC01,\n\tMT_LMAC_AC02,\n\tMT_LMAC_AC03,\n\tMT_LMAC_ALTX0 = 0x10,\n\tMT_LMAC_BMC0,\n\tMT_LMAC_BCN0,\n\tMT_LMAC_PSMP0,\n};\n\n#define MT_TX_FREE_MSDU_CNT\t\tGENMASK(9, 0)\n#define MT_TX_FREE_WLAN_ID\t\tGENMASK(23, 14)\n#define MT_TX_FREE_COUNT\t\tGENMASK(12, 0)\n \n#define MT_TX_FREE_STATUS\t\tGENMASK(14, 13)\n#define MT_TX_FREE_MSDU_ID\t\tGENMASK(30, 16)\n#define MT_TX_FREE_PAIR\t\t\tBIT(31)\n \n#define MT_TX_FREE_RATE\t\t\tGENMASK(13, 0)\n\n#define MT_TXD0_Q_IDX\t\t\tGENMASK(31, 25)\n#define MT_TXD0_PKT_FMT\t\t\tGENMASK(24, 23)\n#define MT_TXD0_ETH_TYPE_OFFSET\t\tGENMASK(22, 16)\n#define MT_TXD0_TX_BYTES\t\tGENMASK(15, 0)\n\n#define MT_TXD1_LONG_FORMAT\t\tBIT(31)\n#define MT_TXD1_TGID\t\t\tBIT(30)\n#define MT_TXD1_OWN_MAC\t\t\tGENMASK(29, 24)\n#define MT_TXD1_AMSDU\t\t\tBIT(23)\n#define MT_TXD1_TID\t\t\tGENMASK(22, 20)\n#define MT_TXD1_HDR_PAD\t\t\tGENMASK(19, 18)\n#define MT_TXD1_HDR_FORMAT\t\tGENMASK(17, 16)\n#define MT_TXD1_HDR_INFO\t\tGENMASK(15, 11)\n#define MT_TXD1_ETH_802_3\t\tBIT(15)\n#define MT_TXD1_VTA\t\t\tBIT(10)\n#define MT_TXD1_WLAN_IDX\t\tGENMASK(9, 0)\n\n#define MT_TXD2_FIX_RATE\t\tBIT(31)\n#define MT_TXD2_FIXED_RATE\t\tBIT(30)\n#define MT_TXD2_POWER_OFFSET\t\tGENMASK(29, 24)\n#define MT_TXD2_MAX_TX_TIME\t\tGENMASK(23, 16)\n#define MT_TXD2_FRAG\t\t\tGENMASK(15, 14)\n#define MT_TXD2_HTC_VLD\t\t\tBIT(13)\n#define MT_TXD2_DURATION\t\tBIT(12)\n#define MT_TXD2_BIP\t\t\tBIT(11)\n#define MT_TXD2_MULTICAST\t\tBIT(10)\n#define MT_TXD2_RTS\t\t\tBIT(9)\n#define MT_TXD2_SOUNDING\t\tBIT(8)\n#define MT_TXD2_NDPA\t\t\tBIT(7)\n#define MT_TXD2_NDP\t\t\tBIT(6)\n#define MT_TXD2_FRAME_TYPE\t\tGENMASK(5, 4)\n#define MT_TXD2_SUB_TYPE\t\tGENMASK(3, 0)\n\n#define MT_TXD3_SN_VALID\t\tBIT(31)\n#define MT_TXD3_PN_VALID\t\tBIT(30)\n#define MT_TXD3_SW_POWER_MGMT\t\tBIT(29)\n#define MT_TXD3_BA_DISABLE\t\tBIT(28)\n#define MT_TXD3_SEQ\t\t\tGENMASK(27, 16)\n#define MT_TXD3_REM_TX_COUNT\t\tGENMASK(15, 11)\n#define MT_TXD3_TX_COUNT\t\tGENMASK(10, 6)\n#define MT_TXD3_TIMING_MEASURE\t\tBIT(5)\n#define MT_TXD3_DAS\t\t\tBIT(4)\n#define MT_TXD3_EEOSP\t\t\tBIT(3)\n#define MT_TXD3_EMRD\t\t\tBIT(2)\n#define MT_TXD3_PROTECT_FRAME\t\tBIT(1)\n#define MT_TXD3_NO_ACK\t\t\tBIT(0)\n\n#define MT_TXD4_PN_LOW\t\t\tGENMASK(31, 0)\n\n#define MT_TXD5_PN_HIGH\t\t\tGENMASK(31, 16)\n#define MT_TXD5_MD\t\t\tBIT(15)\n#define MT_TXD5_ADD_BA\t\t\tBIT(14)\n#define MT_TXD5_TX_STATUS_HOST\t\tBIT(10)\n#define MT_TXD5_TX_STATUS_MCU\t\tBIT(9)\n#define MT_TXD5_TX_STATUS_FMT\t\tBIT(8)\n#define MT_TXD5_PID\t\t\tGENMASK(7, 0)\n\n#define MT_TXD6_TX_IBF\t\t\tBIT(31)\n#define MT_TXD6_TX_EBF\t\t\tBIT(30)\n#define MT_TXD6_TX_RATE\t\t\tGENMASK(29, 16)\n#define MT_TXD6_SGI\t\t\tGENMASK(15, 14)\n#define MT_TXD6_HELTF\t\t\tGENMASK(13, 12)\n#define MT_TXD6_LDPC\t\t\tBIT(11)\n#define MT_TXD6_SPE_ID_IDX\t\tBIT(10)\n#define MT_TXD6_ANT_ID\t\t\tGENMASK(7, 4)\n#define MT_TXD6_DYN_BW\t\t\tBIT(3)\n#define MT_TXD6_FIXED_BW\t\tBIT(2)\n#define MT_TXD6_BW\t\t\tGENMASK(1, 0)\n\n#define MT_TXD7_TXD_LEN\t\t\tGENMASK(31, 30)\n#define MT_TXD7_UDP_TCP_SUM\t\tBIT(29)\n#define MT_TXD7_IP_SUM\t\t\tBIT(28)\n#define MT_TXD7_TYPE\t\t\tGENMASK(21, 20)\n#define MT_TXD7_SUB_TYPE\t\tGENMASK(19, 16)\n\n#define MT_TXD7_PSE_FID\t\t\tGENMASK(27, 16)\n#define MT_TXD7_SPE_IDX\t\t\tGENMASK(15, 11)\n#define MT_TXD7_HW_AMSDU\t\tBIT(10)\n#define MT_TXD7_TX_TIME\t\t\tGENMASK(9, 0)\n\n#define MT_TXD8_L_TYPE\t\t\tGENMASK(5, 4)\n#define MT_TXD8_L_SUB_TYPE\t\tGENMASK(3, 0)\n\n#define MT_TX_RATE_STBC\t\t\tBIT(13)\n#define MT_TX_RATE_NSS\t\t\tGENMASK(12, 10)\n#define MT_TX_RATE_MODE\t\t\tGENMASK(9, 6)\n#define MT_TX_RATE_SU_EXT_TONE\t\tBIT(5)\n#define MT_TX_RATE_DCM\t\t\tBIT(4)\n \n#define MT_TX_RATE_IDX\t\t\tGENMASK(5, 0)\n\n#define MT_TXS0_FIXED_RATE\t\tBIT(31)\n#define MT_TXS0_BW\t\t\tGENMASK(30, 29)\n#define MT_TXS0_TID\t\t\tGENMASK(28, 26)\n#define MT_TXS0_AMPDU\t\t\tBIT(25)\n#define MT_TXS0_TXS_FORMAT\t\tGENMASK(24, 23)\n#define MT_TXS0_BA_ERROR\t\tBIT(22)\n#define MT_TXS0_PS_FLAG\t\t\tBIT(21)\n#define MT_TXS0_TXOP_TIMEOUT\t\tBIT(20)\n#define MT_TXS0_BIP_ERROR\t\tBIT(19)\n\n#define MT_TXS0_QUEUE_TIMEOUT\t\tBIT(18)\n#define MT_TXS0_RTS_TIMEOUT\t\tBIT(17)\n#define MT_TXS0_ACK_TIMEOUT\t\tBIT(16)\n#define MT_TXS0_ACK_ERROR_MASK\t\tGENMASK(18, 16)\n\n#define MT_TXS0_TX_STATUS_HOST\t\tBIT(15)\n#define MT_TXS0_TX_STATUS_MCU\t\tBIT(14)\n#define MT_TXS0_TX_RATE\t\t\tGENMASK(13, 0)\n\n#define MT_TXS1_SEQNO\t\t\tGENMASK(31, 20)\n#define MT_TXS1_RESP_RATE\t\tGENMASK(19, 16)\n#define MT_TXS1_RXV_SEQNO\t\tGENMASK(15, 8)\n#define MT_TXS1_TX_POWER_DBM\t\tGENMASK(7, 0)\n\n#define MT_TXS2_BF_STATUS\t\tGENMASK(31, 30)\n#define MT_TXS2_LAST_TX_RATE\t\tGENMASK(29, 27)\n#define MT_TXS2_SHARED_ANTENNA\t\tBIT(26)\n#define MT_TXS2_WCID\t\t\tGENMASK(25, 16)\n#define MT_TXS2_TX_DELAY\t\tGENMASK(15, 0)\n\n#define MT_TXS3_PID\t\t\tGENMASK(31, 24)\n#define MT_TXS3_ANT_ID\t\t\tGENMASK(23, 0)\n\n#define MT_TXS4_TIMESTAMP\t\tGENMASK(31, 0)\n\n \n#define MT_TXS5_MPDU_TX_BYTE\t\tGENMASK(22, 0)\n#define MT_TXS5_MPDU_TX_CNT\t\tGENMASK(31, 23)\n\n#define MT_TXS6_MPDU_FAIL_CNT\t\tGENMASK(31, 23)\n#define MT_TXS7_MPDU_RETRY_BYTE\t\tGENMASK(22, 0)\n#define MT_TXS7_MPDU_RETRY_CNT\t\tGENMASK(31, 23)\n\n \n#define MT_RXD0_LENGTH\t\t\tGENMASK(15, 0)\n#define MT_RXD0_PKT_FLAG                GENMASK(19, 16)\n#define MT_RXD0_PKT_TYPE\t\tGENMASK(31, 27)\n\n#define MT_RXD0_NORMAL_ETH_TYPE_OFS\tGENMASK(22, 16)\n#define MT_RXD0_NORMAL_IP_SUM\t\tBIT(23)\n#define MT_RXD0_NORMAL_UDP_TCP_SUM\tBIT(24)\n\n \n#define MT_RXD1_NORMAL_WLAN_IDX\t\tGENMASK(9, 0)\n#define MT_RXD1_NORMAL_GROUP_1\t\tBIT(11)\n#define MT_RXD1_NORMAL_GROUP_2\t\tBIT(12)\n#define MT_RXD1_NORMAL_GROUP_3\t\tBIT(13)\n#define MT_RXD1_NORMAL_GROUP_4\t\tBIT(14)\n#define MT_RXD1_NORMAL_GROUP_5\t\tBIT(15)\n#define MT_RXD1_NORMAL_SEC_MODE\t\tGENMASK(20, 16)\n#define MT_RXD1_NORMAL_KEY_ID\t\tGENMASK(22, 21)\n#define MT_RXD1_NORMAL_CM\t\tBIT(23)\n#define MT_RXD1_NORMAL_CLM\t\tBIT(24)\n#define MT_RXD1_NORMAL_ICV_ERR\t\tBIT(25)\n#define MT_RXD1_NORMAL_TKIP_MIC_ERR\tBIT(26)\n#define MT_RXD1_NORMAL_FCS_ERR\t\tBIT(27)\n#define MT_RXD1_NORMAL_BAND_IDX\t\tBIT(28)\n#define MT_RXD1_NORMAL_SPP_EN\t\tBIT(29)\n#define MT_RXD1_NORMAL_ADD_OM\t\tBIT(30)\n#define MT_RXD1_NORMAL_SEC_DONE\t\tBIT(31)\n\n \n#define MT_RXD2_NORMAL_BSSID\t\tGENMASK(5, 0)\n#define MT_RXD2_NORMAL_CO_ANT\t\tBIT(6)\n#define MT_RXD2_NORMAL_BF_CQI\t\tBIT(7)\n#define MT_RXD2_NORMAL_MAC_HDR_LEN\tGENMASK(12, 8)\n#define MT_RXD2_NORMAL_HDR_TRANS\tBIT(13)\n#define MT_RXD2_NORMAL_HDR_OFFSET\tGENMASK(15, 14)\n#define MT_RXD2_NORMAL_TID\t\tGENMASK(19, 16)\n#define MT_RXD2_NORMAL_MU_BAR\t\tBIT(21)\n#define MT_RXD2_NORMAL_SW_BIT\t\tBIT(22)\n#define MT_RXD2_NORMAL_AMSDU_ERR\tBIT(23)\n#define MT_RXD2_NORMAL_MAX_LEN_ERROR\tBIT(24)\n#define MT_RXD2_NORMAL_HDR_TRANS_ERROR\tBIT(25)\n#define MT_RXD2_NORMAL_INT_FRAME\tBIT(26)\n#define MT_RXD2_NORMAL_FRAG\t\tBIT(27)\n#define MT_RXD2_NORMAL_NULL_FRAME\tBIT(28)\n#define MT_RXD2_NORMAL_NDATA\t\tBIT(29)\n#define MT_RXD2_NORMAL_NON_AMPDU\tBIT(30)\n#define MT_RXD2_NORMAL_BF_REPORT\tBIT(31)\n\n \n#define MT_RXD4_NORMAL_PAYLOAD_FORMAT\tGENMASK(1, 0)\n#define MT_RXD4_FIRST_AMSDU_FRAME\tGENMASK(1, 0)\n#define MT_RXD4_MID_AMSDU_FRAME\t\tBIT(1)\n#define MT_RXD4_LAST_AMSDU_FRAME\tBIT(0)\n#define MT_RXD4_NORMAL_PATTERN_DROP\tBIT(9)\n#define MT_RXD4_NORMAL_CLS\t\tBIT(10)\n#define MT_RXD4_NORMAL_OFLD\t\tGENMASK(12, 11)\n#define MT_RXD4_NORMAL_MAGIC_PKT\tBIT(13)\n#define MT_RXD4_NORMAL_WOL\t\tGENMASK(18, 14)\n#define MT_RXD4_NORMAL_CLS_BITMAP\tGENMASK(28, 19)\n#define MT_RXD3_NORMAL_PF_MODE\t\tBIT(29)\n#define MT_RXD3_NORMAL_PF_STS\t\tGENMASK(31, 30)\n\n#define MT_RXV_HDR_BAND_IDX\t\tBIT(24)\n\n \n#define MT_RXD3_NORMAL_RXV_SEQ\t\tGENMASK(7, 0)\n#define MT_RXD3_NORMAL_CH_FREQ\t\tGENMASK(15, 8)\n#define MT_RXD3_NORMAL_ADDR_TYPE\tGENMASK(17, 16)\n#define MT_RXD3_NORMAL_U2M\t\tBIT(0)\n#define MT_RXD3_NORMAL_HTC_VLD\t\tBIT(0)\n#define MT_RXD3_NORMAL_TSF_COMPARE_LOSS\tBIT(19)\n#define MT_RXD3_NORMAL_BEACON_MC\tBIT(20)\n#define MT_RXD3_NORMAL_BEACON_UC\tBIT(21)\n#define MT_RXD3_NORMAL_AMSDU\t\tBIT(22)\n#define MT_RXD3_NORMAL_MESH\t\tBIT(23)\n#define MT_RXD3_NORMAL_MHCP\t\tBIT(24)\n#define MT_RXD3_NORMAL_NO_INFO_WB\tBIT(25)\n#define MT_RXD3_NORMAL_DISABLE_RX_HDR_TRANS\tBIT(26)\n#define MT_RXD3_NORMAL_POWER_SAVE_STAT\tBIT(27)\n#define MT_RXD3_NORMAL_MORE\t\tBIT(28)\n#define MT_RXD3_NORMAL_UNWANT\t\tBIT(29)\n#define MT_RXD3_NORMAL_RX_DROP\t\tBIT(30)\n#define MT_RXD3_NORMAL_VLAN2ETH\t\tBIT(31)\n\n \n#define MT_RXD6_FRAME_CONTROL\t\tGENMASK(15, 0)\n#define MT_RXD6_TA_LO\t\t\tGENMASK(31, 16)\n\n#define MT_RXD7_TA_HI\t\t\tGENMASK(31, 0)\n\n#define MT_RXD8_SEQ_CTRL\t\tGENMASK(15, 0)\n#define MT_RXD8_QOS_CTL\t\t\tGENMASK(31, 16)\n\n#define MT_RXD9_HT_CONTROL\t\tGENMASK(31, 0)\n\n \n#define MT_PRXV_TX_RATE\t\t\tGENMASK(6, 0)\n#define MT_PRXV_TX_DCM\t\t\tBIT(4)\n#define MT_PRXV_TX_ER_SU_106T\t\tBIT(5)\n#define MT_PRXV_NSTS\t\t\tGENMASK(9, 7)\n#define MT_PRXV_TXBF\t\t\tBIT(10)\n#define MT_PRXV_HT_AD_CODE\t\tBIT(11)\n#define MT_PRXV_HE_RU_ALLOC_L\t\tGENMASK(31, 28)\n\n#define MT_PRXV_FRAME_MODE\t\tGENMASK(14, 12)\n#define MT_PRXV_HT_SGI\t\t\tGENMASK(16, 15)\n#define MT_PRXV_HT_STBC\t\t\tGENMASK(23, 22)\n#define MT_PRXV_TX_MODE\t\t\tGENMASK(27, 24)\n#define MT_PRXV_DCM\t\t\tBIT(17)\n#define MT_PRXV_NUM_RX\t\t\tBIT(20, 18)\n\n \n#define MT_PRXV_RCPI3\t\t\tGENMASK(31, 24)\n#define MT_PRXV_RCPI2\t\t\tGENMASK(23, 16)\n#define MT_PRXV_RCPI1\t\t\tGENMASK(15, 8)\n#define MT_PRXV_RCPI0\t\t\tGENMASK(7, 0)\n#define MT_PRXV_HE_RU_ALLOC_H\t\tGENMASK(3, 0)\n\n \n#define MT_CRXV_HT_STBC\t\t\tGENMASK(1, 0)\n#define MT_CRXV_TX_MODE\t\t\tGENMASK(7, 4)\n#define MT_CRXV_FRAME_MODE\t\tGENMASK(10, 8)\n#define MT_CRXV_HT_SHORT_GI\t\tGENMASK(14, 13)\n#define MT_CRXV_HE_LTF_SIZE\t\tGENMASK(18, 17)\n#define MT_CRXV_HE_LDPC_EXT_SYM\t\tBIT(20)\n#define MT_CRXV_HE_PE_DISAMBIG\t\tBIT(23)\n#define MT_CRXV_HE_NUM_USER\t\tGENMASK(30, 24)\n#define MT_CRXV_HE_UPLINK\t\tBIT(31)\n\n#define MT_CRXV_HE_RU0\t\t\tGENMASK(7, 0)\n#define MT_CRXV_HE_RU1\t\t\tGENMASK(15, 8)\n#define MT_CRXV_HE_RU2\t\t\tGENMASK(23, 16)\n#define MT_CRXV_HE_RU3\t\t\tGENMASK(31, 24)\n\n#define MT_CRXV_HE_MU_AID\t\tGENMASK(30, 20)\n\n#define MT_CRXV_HE_SR_MASK\t\tGENMASK(11, 8)\n#define MT_CRXV_HE_SR1_MASK\t\tGENMASK(16, 12)\n#define MT_CRXV_HE_SR2_MASK             GENMASK(20, 17)\n#define MT_CRXV_HE_SR3_MASK             GENMASK(24, 21)\n\n#define MT_CRXV_HE_BSS_COLOR\t\tGENMASK(5, 0)\n#define MT_CRXV_HE_TXOP_DUR\t\tGENMASK(12, 6)\n#define MT_CRXV_HE_BEAM_CHNG\t\tBIT(13)\n#define MT_CRXV_HE_DOPPLER\t\tBIT(16)\n\n#define MT_CRXV_SNR\t\tGENMASK(18, 13)\n#define MT_CRXV_FOE_LO\t\tGENMASK(31, 19)\n#define MT_CRXV_FOE_HI\t\tGENMASK(6, 0)\n#define MT_CRXV_FOE_SHIFT\t13\n\n#define MT_CT_PARSE_LEN\t\t\t72\n#define MT_CT_DMA_BUF_NUM\t\t2\n\n#define MT_CT_INFO_APPLY_TXD\t\tBIT(0)\n#define MT_CT_INFO_COPY_HOST_TXD_ALL\tBIT(1)\n#define MT_CT_INFO_MGMT_FRAME\t\tBIT(2)\n#define MT_CT_INFO_NONE_CIPHER_FRAME\tBIT(3)\n#define MT_CT_INFO_HSR2_TX\t\tBIT(4)\n#define MT_CT_INFO_FROM_HOST\t\tBIT(7)\n\nenum tx_mcu_port_q_idx {\n\tMT_TX_MCU_PORT_RX_Q0 = 0x20,\n\tMT_TX_MCU_PORT_RX_Q1,\n\tMT_TX_MCU_PORT_RX_Q2,\n\tMT_TX_MCU_PORT_RX_Q3,\n\tMT_TX_MCU_PORT_RX_FWDL = 0x3e\n};\n\nenum tx_port_idx {\n\tMT_TX_PORT_IDX_LMAC,\n\tMT_TX_PORT_IDX_MCU\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}