INFO: [VRFC 10-163] Analyzing VHDL file "C:/SED_LAB/Practica3/Practica3.srcs/sim_1/new/FSM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FSM_tb'
