
5. Printing statistics.

=== f3_add ===

   Number of wires:                 29
   Number of wire bits:             32
   Number of public wires:           9
   Number of public wire bits:      12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $and                           14
     $not                            4
     $or                             4

=== f3_mult ===

   Number of wires:                 21
   Number of wire bits:             24
   Number of public wires:           7
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     $and                           10
     $not                            4
     $or                             2

=== func8 ===

   Number of wires:                491
   Number of wire bits:           1370
   Number of public wires:         491
   Number of public wire bits:    1370
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                488

=== design hierarchy ===

   func8                             1
     f3_add                          0
     f3_mult                         0

   Number of wires:                491
   Number of wire bits:           1370
   Number of public wires:         491
   Number of public wire bits:    1370
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                488

