#-----------------------------------------------------------
# xsim v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Wed Jul 26 01:47:48 2023
# Process ID: 61150
# Current directory: /home/gpm58/5775_project/mvecmult_xil_prj/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/mvecmult/xsim_script.tcl}
# Log file: /home/gpm58/5775_project/mvecmult_xil_prj/solution1/sim/verilog/xsim.log
# Journal file: /home/gpm58/5775_project/mvecmult_xil_prj/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/mvecmult/xsim_script.tcl
# xsim {mvecmult} -autoloadwcfg -tclbatch {mvecmult.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source mvecmult.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 5 [0.00%] @ "125000"
// RTL Simulation : 1 / 5 [100.00%] @ "2626715000"
// RTL Simulation : 2 / 5 [100.00%] @ "5253295000"
// RTL Simulation : 3 / 5 [100.00%] @ "7879875000"
// RTL Simulation : 4 / 5 [100.00%] @ "10506455000"
// RTL Simulation : 5 / 5 [100.00%] @ "13133035000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 13133075 ns : File "/home/gpm58/5775_project/mvecmult_xil_prj/solution1/sim/verilog/mvecmult.autotb.v" Line 47672
run: Time (s): cpu = 00:00:00.12 ; elapsed = 00:07:10 . Memory (MB): peak = 1910.148 ; gain = 0.004 ; free physical = 913 ; free virtual = 27874
## quit
INFO: [Common 17-206] Exiting xsim at Wed Jul 26 01:55:11 2023...
