// Seed: 1143270569
module module_0 (
    input id_0,
    output reg id_1
);
  always @(posedge 1) begin
    id_1 <= 1'b0;
    id_1 <= 1;
    id_1 <= 1;
  end
endmodule
