Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date         : Wed Jul 22 15:15:34 2015
| Host         : Thi3fLaptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   124 |
| Minimum Number of register sites lost to control set restrictions |   350 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             464 |          179 |
| No           | No                    | Yes                    |              29 |            8 |
| No           | Yes                   | No                     |             440 |          190 |
| Yes          | No                    | No                     |             506 |          152 |
| Yes          | No                    | Yes                    |              14 |            7 |
| Yes          | Yes                   | No                     |            1077 |          353 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal             |                                                                                                                            Enable Signal                                                                                                                           |                                                                                                   Set/Reset Signal                                                                                                  | Slice Load Count | Bel Load Count |
+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                |                                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                |                                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_rep[0].fifoaddr_reg[0]                                                                              |                                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_1/U0/clk_out1    |                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_13_out                                                                                                                                                            |                1 |              1 |
|  design_1_i/clk_wiz_1/U0/clk_out1    |                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_14_out                                                                                                                                                            |                1 |              1 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                                                                                                    | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1_n_0                                                                                                                                   |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_reg_n_0                                                                                      |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_1/U0/clk_out1    |                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                      |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i_reg_n_0                                                                                      |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i_reg_n_0                                                                                       |                1 |              1 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE                                                                                                                                                                                                                  | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D                                                                                                                                                                    |                1 |              1 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_44                                                                                                                                              |                                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                              |                1 |              2 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/p_1_in                                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/axi_arlen[7]_i_1_n_0                                                                                                                                                                                           | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/AsyncPSRAMinst/SR[0]                                                                                                                                            |                1 |              2 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[3]_i_1__0_n_0                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                               |                2 |              3 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[3]_i_1__1_n_0                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                               |                1 |              3 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                     |                2 |              3 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1_n_0                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                   |                1 |              3 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                            | design_1_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                      |                2 |              4 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                                                                                                    | design_1_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[1]_i_1_n_0                                                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                  |                2 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1    |                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE/E[0]                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                      |                2 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1    |                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/flush_pipe                                                                                                                                                   |                3 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                             | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1_n_0                                                                                             |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                               |                                                                                                                                                                                                                     |                2 |              4 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                                                                       | design_1_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                      |                2 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE/Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[3] | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE/SR[0] |                2 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1    |                                                                                                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                |                4 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/AsyncPSRAMinst/mem_oen_i_i_1_n_0                                                                                                                                                                               | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/AsyncPSRAMinst/SR[0]                                                                                                                                            |                3 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/E[0]                                                                                                                                                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                  |                2 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/DIBDI[0]                                                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/addr_Tag_Bits_reg[8][0]                                                                                     |                2 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/p_3_out                                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                      |                2 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_i_reg[30][0]                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                      |                2 |              5 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performace_Debug_Control.dbg_hit_reg[0]                                                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                      |                3 |              5 |
|  design_1_i/clk_wiz_1/U0/clk_out1    |                                                                                                                                                                                                                                                                    | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                 |                2 |              5 |
|  design_1_i/clk_wiz_1/U0/clk_out1    |                                                                                                                                                                                                                                                                    | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/TX_FIFO_Reset                                                                                        |                3 |              5 |
|  design_1_i/clk_wiz_1/U0/clk_out1    |                                                                                                                                                                                                                                                                    | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/RX_FIFO_Reset                                                                                        |                2 |              5 |
|  design_1_i/clk_wiz_1/U0/clk_out1    |                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                          |                4 |              5 |
|  design_1_i/clk_wiz_1/U0/clk_out1    |                                                                                                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                    |                3 |              5 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_rep[0].fifoaddr[4]_i_1_n_0                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                  |                2 |              5 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[4]_i_1__0_n_0                                                                                                      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                  |                1 |              5 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                |                                                                                                                                                                                                                     |                2 |              5 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write[4]_i_1_n_0                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                      |                2 |              5 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1[15]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                     |                1 |              6 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[5]_i_1_n_0                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                  |                2 |              6 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                              |                2 |              6 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count[0]__0_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                     |                2 |              6 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/AsyncPSRAMinst/MEM_UBN_i_1_n_0                                                                                                                                                                                 | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/AsyncPSRAMinst/SR[0]                                                                                                                                            |                2 |              6 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                    | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                          |                2 |              7 |
|  design_1_i/clk_wiz_1/U0/clk_out1    |                                                                                                                                                                                                                                                                    | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/AsyncPSRAMinst/SR[0]                                                                                                                                            |                4 |              7 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/AsyncPSRAMinst/waitcount[6]_i_2_n_0                                                                                                                                                                            | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/AsyncPSRAMinst/waitcount[6]_i_1_n_0                                                                                                                             |                3 |              7 |
|  design_1_i/clk_wiz_1/U0/clk_out1    |                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_master_slots[1].reg_slice_mi/reset                                                                                                                                        |                2 |              8 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[7]_i_1_n_0                                                                                                                                                                           | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                 |                3 |              8 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              8 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/axi_araddr1                                                                                                                                                                                                    | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/axi_arlen_cntr[7]_i_1_n_0                                                                                                                                       |                3 |              8 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/axi_awaddr1                                                                                                                                                                                                    | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/axi_awlen_cntr[7]_i_1_n_0                                                                                                                                       |                3 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                        |                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[1].SRLC16E_I/Performace_Debug_Control.ex_dbg_hit_reg[0]_1                                           |                                                                                                                                                                                                                     |                7 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1[0]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/AsyncPSRAMinst/ce_cycle_counter[8]_i_2_n_0                                                                                                                                                                     | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/AsyncPSRAMinst/ce_cycle_counter0                                                                                                                                |                3 |              9 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                               | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                    |                4 |             10 |
|  design_1_i/clk_wiz_1/U0/clk_out1    |                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                       |                4 |             10 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/AsyncPSRAMinst/mem_data_rd_i[15]_i_1_n_0                                                                                                                                                                       | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/AsyncPSRAMinst/SR[0]                                                                                                                                            |                5 |             16 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/AsyncPSRAMinst/mem_data_wr_reg[0][0]                                                                                                                                                                           | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/AsyncPSRAMinst/SR[0]                                                                                                                                            |                4 |             16 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/imm_reg_reg[15]_0[0]                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                      |                7 |             16 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                      | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                          |                3 |             17 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/AsyncPSRAMinst/last_page_read[18]_i_1_n_0                                                                                                                                                                      | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/AsyncPSRAMinst/SR[0]                                                                                                                                            |                4 |             19 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Read_Req_Granted                                                                                       |                                                                                                                                                                                                                     |                5 |             20 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Read_Req_Granted                                                                                                                                           |                                                                                                                                                                                                                     |                5 |             20 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/E[0]                                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                      |                6 |             20 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/addr_Tag_Bits_reg[8][0]                                                                                                                                    |                                                                                                                                                                                                                     |                7 |             20 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_36                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                      |               10 |             20 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE/SR[0]                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                      |                6 |             21 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                      |                6 |             21 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/axi_awaddr[23]_i_1_n_0                                                                                                                                                                                         | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/AsyncPSRAMinst/SR[0]                                                                                                                                            |               10 |             22 |
|  design_1_i/clk_wiz_1/U0/clk_out1    |                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                               |                5 |             22 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                 | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                       |                5 |             23 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   |                                                                                                                                                                                                                                                                    | design_1_i/mdm_1/U0/MDM_Core_I1/shift_n_reset                                                                                                                                                                       |                5 |             23 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/AsyncPSRAMinst/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                     |                7 |             23 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/axi_araddr[23]_i_1_n_0                                                                                                                                                                                         | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/AsyncPSRAMinst/SR[0]                                                                                                                                            |                7 |             23 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/AsyncPSRAMinst/mem_addr_out_i[22]_i_2_n_0                                                                                                                                                                      | design_1_i/psram_ip_0/U0/psram_ip_v1_0_S00_AXI_inst/AsyncPSRAMinst/SR[0]                                                                                                                                            |                5 |             23 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                  |                5 |             24 |
|  design_1_i/clk_wiz_1/U0/clk_out1    |                                                                                                                                                                                                                                                                    | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                    |                8 |             25 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                  |                7 |             28 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/MUXCY_I/valid_addr_strobe_q_reg                                                                                                         |                                                                                                                                                                                                                     |               12 |             30 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Read_Req                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                      |                7 |             31 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_AXI.M_AXI_ARLEN_reg[0]                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                      |                8 |             31 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                   | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                          |               13 |             32 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE/Write_Data_Valid                                     |                                                                                                                                                                                                                     |                4 |             32 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/if_pc_reg[0][0]                                                                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                      |               13 |             32 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                                                                |                                                                                                                                                                                                                     |                8 |             32 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                             |                                                                                                                                                                                                                     |               10 |             32 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/mem_pc_i_reg[0][0]                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                      |               10 |             32 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/E[0]                                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                      |               12 |             32 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_44                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                            |               12 |             32 |
|  design_1_i/clk_wiz_1/U0/clk_out1    |                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Use_DLMB.wb_dlmb_valid_read_data_reg[31][0]                                                                                                                  |               12 |             32 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                      |                9 |             32 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_36                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/SR[0]                                                                                                                                                        |                9 |             32 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                     |               13 |             33 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                        |                                                                                                                                                                                                                     |               14 |             33 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_36                                                                                                                                              |                                                                                                                                                                                                                     |                9 |             34 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/p_1_in                                                                                                                                                        |                                                                                                                                                                                                                     |                7 |             34 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                                                                          |                                                                                                                                                                                                                     |                9 |             34 |
|  design_1_i/clk_wiz_1/U0/clk_out1    |                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                  |               15 |             38 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/Dbg_Capture_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                     |               17 |             61 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Doutb_reg[0]                                                                                                                                                                      |                                                                                                                                                                                                                     |                8 |             64 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE/Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[3] |                                                                                                                                                                                                                     |                8 |             64 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native_0                                                                                                                |                                                                                                                                                                                                                     |               11 |             75 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_44                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                      |               35 |             95 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Write_Req_Granted                                                                                      |                                                                                                                                                                                                                     |               24 |             99 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   |                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                     |               44 |            117 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[30]                                                                                                                                                                                       |                                                                                                                                                                                                                     |               16 |            128 |
|  design_1_i/clk_wiz_1/U0/clk_out1    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/use_Reg_Neg_S_reg                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                      |               69 |            223 |
|  design_1_i/clk_wiz_1/U0/clk_out1    |                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                      |              116 |            259 |
|  design_1_i/clk_wiz_1/U0/clk_out1    |                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                     |              139 |            366 |
+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


