INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ipshared/019a/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ip/simulate_1_ALU_0_0/sim/simulate_1_ALU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_1_ALU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ipshared/bc92/src/adder_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ip/simulate_1_adder_pc_0_0/sim/simulate_1_adder_pc_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_1_adder_pc_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ipshared/71d3/src/imme_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imme_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ip/simulate_1_imme_ext_0_0/sim/simulate_1_imme_ext_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_1_imme_ext_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ipshared/0493/src/jump_pc.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'pc_bits_decl' redefined [C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ipshared/0493/src/jump_pc.v:1]
INFO: [VRFC 10-311] analyzing module jump_pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ip/simulate_1_jump_pc_0_0/sim/simulate_1_jump_pc_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_1_jump_pc_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ipshared/0c7f/src/mem_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ip/simulate_1_mem_data_0_0/sim/simulate_1_mem_data_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_1_mem_data_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ipshared/b413/src/mem_inst.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'pc_bits_decl' redefined [C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ipshared/b413/src/mem_inst.v:1]
INFO: [VRFC 10-311] analyzing module mem_inst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ip/simulate_1_mem_inst_0_0/sim/simulate_1_mem_inst_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_1_mem_inst_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ipshared/501f/src/mux_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ip/simulate_1_mux_2_0_0/sim/simulate_1_mux_2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_1_mux_2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ip/simulate_1_mux_2_1_0/sim/simulate_1_mux_2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_1_mux_2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ip/simulate_1_mux_2_2_0/sim/simulate_1_mux_2_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_1_mux_2_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ip/simulate_1_mux_2_3_0/sim/simulate_1_mux_2_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_1_mux_2_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ipshared/9897/src/mux_2_8bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_8bits
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ip/simulate_1_mux_2_8bits_0_0/sim/simulate_1_mux_2_8bits_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_1_mux_2_8bits_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ipshared/a0b7/src/mux_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ip/simulate_1_mux_4_0_0/sim/simulate_1_mux_4_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_1_mux_4_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ip/simulate_1_mux_4_1_0/sim/simulate_1_mux_4_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_1_mux_4_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ip/simulate_1_mux_4_2_0/sim/simulate_1_mux_4_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_1_mux_4_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ip/simulate_1_mux_4_3_0/sim/simulate_1_mux_4_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_1_mux_4_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ipshared/6b8b/src/nop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ip/simulate_1_nop_0_0/sim/simulate_1_nop_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_1_nop_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ipshared/b631/src/reg_Control_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_Control_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ip/simulate_1_reg_Control_D_0_0/sim/simulate_1_reg_Control_D_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_1_reg_Control_D_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ipshared/ee9d/src/reg_Control_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_Control_E
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ip/simulate_1_reg_Control_E_0_0/sim/simulate_1_reg_Control_E_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_1_reg_Control_E_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ipshared/fee7/src/reg_Control_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_Control_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ip/simulate_1_reg_Control_M_0_0/sim/simulate_1_reg_Control_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_1_reg_Control_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ipshared/c0c5/src/reg_Control_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_Control_W
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ip/simulate_1_reg_Control_W_0_0/sim/simulate_1_reg_Control_W_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_1_reg_Control_W_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ipshared/6c70/src/reg_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_E
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ip/simulate_1_reg_E_0_0/sim/simulate_1_reg_E_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_1_reg_E_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ipshared/cdca/src/reg_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ip/simulate_1_reg_M_0_0/sim/simulate_1_reg_M_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_1_reg_M_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ipshared/20fd/src/reg_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ip/simulate_1_reg_W_0_0/sim/simulate_1_reg_W_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_1_reg_W_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ipshared/6b37/src/reg_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ip/simulate_1_reg_pc_0_0/sim/simulate_1_reg_pc_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_1_reg_pc_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ipshared/ee17/src/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ip/simulate_1_regfile_0_0/sim/simulate_1_regfile_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_1_regfile_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ipshared/3a0c/src/memory_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ip/simulate_1_memory_ctrl_0_0/sim/simulate_1_memory_ctrl_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_1_memory_ctrl_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/ip/simulate_1_memory_ctrl_1_0/sim/simulate_1_memory_ctrl_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_1_memory_ctrl_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.ip_user_files/bd/simulate_1/sim/simulate_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.srcs/sources_1/bd/simulate_1/hdl/simulate_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGALAB/final_v4/final/final.srcs/sources_1/imports/testbench/testbench_v3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_v3
