
*** Running vivado
    with args -log design_1_pdi_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_pdi_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_pdi_0_0.tcl -notrace
Command: synth_design -top design_1_pdi_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13966 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1260.488 ; gain = 81.996 ; free physical = 118 ; free virtual = 11639
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_pdi_0_0' [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/bd/design_1/ip/design_1_pdi_0_0/synth/design_1_pdi_0_0.vhd:70]
INFO: [Synth 8-3491] module 'pdi' declared at '/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/pdi.vhd:7' bound to instance 'U0' of component 'pdi' [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/bd/design_1/ip/design_1_pdi_0_0/synth/design_1_pdi_0_0.vhd:97]
INFO: [Synth 8-638] synthesizing module 'pdi' [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/pdi.vhd:20]
INFO: [Synth 8-638] synthesizing module 'controller_FSM' [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/controller_FSM.vhd:22]
WARNING: [Synth 8-614] signal 'start' is read in the process but is not in the sensitivity list [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/controller_FSM.vhd:115]
WARNING: [Synth 8-614] signal 'op' is read in the process but is not in the sensitivity list [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/controller_FSM.vhd:115]
WARNING: [Synth 8-614] signal 's_done' is read in the process but is not in the sensitivity list [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/controller_FSM.vhd:115]
WARNING: [Synth 8-614] signal 'cont_i' is read in the process but is not in the sensitivity list [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/controller_FSM.vhd:115]
WARNING: [Synth 8-614] signal 'const_256' is read in the process but is not in the sensitivity list [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/controller_FSM.vhd:115]
WARNING: [Synth 8-614] signal 'cont_j' is read in the process but is not in the sensitivity list [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/controller_FSM.vhd:115]
WARNING: [Synth 8-614] signal 'done_loop' is read in the process but is not in the sensitivity list [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/controller_FSM.vhd:115]
WARNING: [Synth 8-614] signal 'q_random' is read in the process but is not in the sensitivity list [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/controller_FSM.vhd:115]
WARNING: [Synth 8-614] signal 'const_331' is read in the process but is not in the sensitivity list [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/controller_FSM.vhd:115]
WARNING: [Synth 8-614] signal 'aux_salt_chili' is read in the process but is not in the sensitivity list [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/controller_FSM.vhd:115]
WARNING: [Synth 8-614] signal 's_mem_addr' is read in the process but is not in the sensitivity list [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/controller_FSM.vhd:115]
WARNING: [Synth 8-614] signal 'q_con' is read in the process but is not in the sensitivity list [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/controller_FSM.vhd:115]
WARNING: [Synth 8-614] signal 'brilho2' is read in the process but is not in the sensitivity list [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/controller_FSM.vhd:115]
WARNING: [Synth 8-614] signal 's_done_baixa_brilho' is read in the process but is not in the sensitivity list [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/controller_FSM.vhd:115]
WARNING: [Synth 8-614] signal 's_done_aumenta_brilho' is read in the process but is not in the sensitivity list [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/controller_FSM.vhd:115]
INFO: [Synth 8-638] synthesizing module 'delay' [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/imports/my_lib/delay.vhd:19]
	Parameter bits bound to: 15 - type: integer 
	Parameter delay bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay' (1#1) [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/imports/my_lib/delay.vhd:19]
INFO: [Synth 8-638] synthesizing module 'REG_cont' [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/REG_cont.vhd:15]
	Parameter N bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'REG_cont' (2#1) [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/REG_cont.vhd:15]
INFO: [Synth 8-638] synthesizing module 'REG_random' [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/REG_random.vhd:15]
	Parameter N bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'REG_random' (3#1) [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/REG_random.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'controller_FSM' (4#1) [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/controller_FSM.vhd:22]
INFO: [Synth 8-638] synthesizing module 'datapath' [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/datapath.vhd:23]
INFO: [Synth 8-638] synthesizing module 'REG_op' [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/REG_op.vhd:16]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'REG_op' (5#1) [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/REG_op.vhd:16]
WARNING: [Synth 8-614] signal 's_shades_of_gray' is read in the process but is not in the sensitivity list [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/datapath.vhd:105]
INFO: [Synth 8-226] default block is never used [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/datapath.vhd:121]
INFO: [Synth 8-226] default block is never used [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/datapath.vhd:133]
WARNING: [Synth 8-614] signal 'flag_salt_chili' is read in the process but is not in the sensitivity list [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/datapath.vhd:141]
WARNING: [Synth 8-614] signal 's_mem_din' is read in the process but is not in the sensitivity list [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/datapath.vhd:141]
WARNING: [Synth 8-614] signal 'brilho' is read in the process but is not in the sensitivity list [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/datapath.vhd:158]
WARNING: [Synth 8-614] signal 'brilho3' is read in the process but is not in the sensitivity list [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/datapath.vhd:158]
WARNING: [Synth 8-614] signal 's_red_color' is read in the process but is not in the sensitivity list [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/datapath.vhd:158]
WARNING: [Synth 8-614] signal 's_green_color' is read in the process but is not in the sensitivity list [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/datapath.vhd:158]
WARNING: [Synth 8-614] signal 's_blue_color' is read in the process but is not in the sensitivity list [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/datapath.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'datapath' (6#1) [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/datapath.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'pdi' (7#1) [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/pdi.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'design_1_pdi_0_0' (8#1) [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/bd/design_1/ip/design_1_pdi_0_0/synth/design_1_pdi_0_0.vhd:70]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1303.020 ; gain = 124.527 ; free physical = 248 ; free virtual = 11616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1303.020 ; gain = 124.527 ; free physical = 298 ; free virtual = 11671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1311.023 ; gain = 132.531 ; free physical = 298 ; free virtual = 11671
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/controller_FSM.vhd:609]
WARNING: [Synth 8-3936] Found unconnected internal register 's_aux_mem_addr_reg' and it is trimmed from '16' to '15' bits. [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/controller_FSM.vhd:398]
WARNING: [Synth 8-6014] Unused sequential element contador_reg was removed.  [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/controller_FSM.vhd:104]
WARNING: [Synth 8-6014] Unused sequential element cont_i_reg was removed.  [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/controller_FSM.vhd:540]
WARNING: [Synth 8-6014] Unused sequential element pixel_addr_reg was removed.  [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/controller_FSM.vhd:569]
WARNING: [Synth 8-6014] Unused sequential element contador_de_pulsos_brilho_reg was removed.  [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/controller_FSM.vhd:593]
WARNING: [Synth 8-6014] Unused sequential element brilho2_reg was removed.  [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/controller_FSM.vhd:601]
WARNING: [Synth 8-327] inferring latch for variable 'ram_we_reg' [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/controller_FSM.vhd:120]
WARNING: [Synth 8-327] inferring latch for variable 'op_rgb_reg' [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/controller_FSM.vhd:258]
WARNING: [Synth 8-327] inferring latch for variable 'op_red_reg' [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/controller_FSM.vhd:351]
WARNING: [Synth 8-327] inferring latch for variable 's_exec_loop_reg' [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/controller_FSM.vhd:181]
WARNING: [Synth 8-327] inferring latch for variable 's_aux_mem_addr_reg' [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/controller_FSM.vhd:398]
WARNING: [Synth 8-327] inferring latch for variable 's_exec_start_reg' [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/controller_FSM.vhd:121]
WARNING: [Synth 8-327] inferring latch for variable 'mux_salt_chili_reg' [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/controller_FSM.vhd:123]
WARNING: [Synth 8-327] inferring latch for variable 's_red_ram_addr_reg' [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/controller_FSM.vhd:399]
WARNING: [Synth 8-327] inferring latch for variable 'flag_salt_chili_reg' [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/controller_FSM.vhd:431]
WARNING: [Synth 8-327] inferring latch for variable 'brilho_reg' [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/controller_FSM.vhd:483]
WARNING: [Synth 8-327] inferring latch for variable 'habilitar_contador_reg' [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/controller_FSM.vhd:103]
WARNING: [Synth 8-327] inferring latch for variable 's_brilho_op_reg' [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/controller_FSM.vhd:479]
WARNING: [Synth 8-327] inferring latch for variable 's_control_brilho_reg' [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/controller_FSM.vhd:124]
WARNING: [Synth 8-327] inferring latch for variable 'ld_random_reg' [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/controller_FSM.vhd:128]
WARNING: [Synth 8-327] inferring latch for variable 'd_random_reg' [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/controller_FSM.vhd:129]
WARNING: [Synth 8-327] inferring latch for variable 'ld_con_reg' [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/controller_FSM.vhd:126]
WARNING: [Synth 8-327] inferring latch for variable 'd_con_reg' [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/controller_FSM.vhd:127]
WARNING: [Synth 8-327] inferring latch for variable 'aux_salt_chili_reg' [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/controller_FSM.vhd:451]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1335.047 ; gain = 156.555 ; free physical = 253 ; free virtual = 11637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 4     
	  22 Input     15 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  22 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module delay 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module REG_cont 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module REG_random 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module controller_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 4     
	  22 Input     15 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  22 Input      1 Bit        Muxes := 19    
Module REG_op 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module datapath 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element U0/controller/pixel_addr_reg was removed.  [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/controller_FSM.vhd:569]
WARNING: [Synth 8-6014] Unused sequential element U0/controller/contador_reg was removed.  [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/controller_FSM.vhd:104]
WARNING: [Synth 8-6014] Unused sequential element U0/controller/cont_i_reg was removed.  [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/controller_FSM.vhd:540]
WARNING: [Synth 8-6014] Unused sequential element U0/controller/contador_de_pulsos_brilho_reg was removed.  [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/controller_FSM.vhd:593]
WARNING: [Synth 8-6014] Unused sequential element U0/controller/brilho2_reg was removed.  [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/new/controller_FSM.vhd:601]
DSP Report: Generating DSP U0/controller/multOp, operation Mode is: A2*(B:0x14b).
DSP Report: register U0/controller/reg_random/q_reg is absorbed into DSP U0/controller/multOp.
DSP Report: operator U0/controller/multOp is absorbed into DSP U0/controller/multOp.
DSP Report: Generating DSP U0/controller/multOp, operation Mode is: A*(B:0x14b).
DSP Report: operator U0/controller/multOp is absorbed into DSP U0/controller/multOp.
DSP Report: Generating DSP U0/datapath/s_dout1, operation Mode is: A*B.
DSP Report: operator U0/datapath/s_dout1 is absorbed into DSP U0/datapath/s_dout1.
DSP Report: Generating DSP U0/datapath/s_dout1, operation Mode is: A*B.
DSP Report: operator U0/datapath/s_dout1 is absorbed into DSP U0/datapath/s_dout1.
DSP Report: Generating DSP U0/datapath/s_dout1, operation Mode is: A*B.
DSP Report: operator U0/datapath/s_dout1 is absorbed into DSP U0/datapath/s_dout1.
INFO: [Synth 8-3886] merging instance 'U0/controller/s_red_ram_addr_reg[0]' (LD) to 'U0/controller/s_aux_mem_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/controller/s_red_ram_addr_reg[1]' (LD) to 'U0/controller/s_aux_mem_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/controller/s_red_ram_addr_reg[2]' (LD) to 'U0/controller/s_aux_mem_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/controller/s_red_ram_addr_reg[3]' (LD) to 'U0/controller/s_aux_mem_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/controller/s_red_ram_addr_reg[4]' (LD) to 'U0/controller/s_aux_mem_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/controller/s_red_ram_addr_reg[5]' (LD) to 'U0/controller/s_aux_mem_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/controller/s_red_ram_addr_reg[6]' (LD) to 'U0/controller/s_aux_mem_addr_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/controller/s_red_ram_addr_reg[7] )
INFO: [Synth 8-3886] merging instance 'U0/controller/s_red_ram_addr_reg[8]' (LD) to 'U0/controller/s_aux_mem_addr_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/controller/s_red_ram_addr_reg[9]' (LD) to 'U0/controller/s_aux_mem_addr_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/controller/s_red_ram_addr_reg[10]' (LD) to 'U0/controller/s_aux_mem_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/controller/s_red_ram_addr_reg[11]' (LD) to 'U0/controller/s_aux_mem_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/controller/s_red_ram_addr_reg[12]' (LD) to 'U0/controller/s_aux_mem_addr_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/controller/s_red_ram_addr_reg[13]' (LD) to 'U0/controller/s_aux_mem_addr_reg[14]'
INFO: [Synth 8-3332] Sequential element (U0/controller/s_red_ram_addr_reg[7]) is unused and will be removed from module design_1_pdi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/controller/brilho_reg[15]) is unused and will be removed from module design_1_pdi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/controller/aux_salt_chili_reg[26]) is unused and will be removed from module design_1_pdi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/controller/aux_salt_chili_reg[25]) is unused and will be removed from module design_1_pdi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/controller/aux_salt_chili_reg[24]) is unused and will be removed from module design_1_pdi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/controller/aux_salt_chili_reg[23]) is unused and will be removed from module design_1_pdi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/controller/aux_salt_chili_reg[22]) is unused and will be removed from module design_1_pdi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/controller/aux_salt_chili_reg[21]) is unused and will be removed from module design_1_pdi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/controller/aux_salt_chili_reg[20]) is unused and will be removed from module design_1_pdi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/controller/aux_salt_chili_reg[19]) is unused and will be removed from module design_1_pdi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/controller/aux_salt_chili_reg[18]) is unused and will be removed from module design_1_pdi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/controller/aux_salt_chili_reg[17]) is unused and will be removed from module design_1_pdi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/controller/aux_salt_chili_reg[16]) is unused and will be removed from module design_1_pdi_0_0.
INFO: [Synth 8-3332] Sequential element (U0/controller/aux_salt_chili_reg[15]) is unused and will be removed from module design_1_pdi_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:01:00 . Memory (MB): peak = 1448.117 ; gain = 269.625 ; free physical = 142 ; free virtual = 10965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------+----------------------------+---------------+----------------+
|Module Name      | RTL Object                 | Depth x Width | Implemented As | 
+-----------------+----------------------------+---------------+----------------+
|controller_FSM   | ram_we                     | 32x1          | LUT            | 
|controller_FSM   | s_exec_start               | 32x1          | LUT            | 
|controller_FSM   | ld_con                     | 32x1          | LUT            | 
|design_1_pdi_0_0 | U0/controller/ram_we       | 32x1          | LUT            | 
|design_1_pdi_0_0 | U0/controller/s_exec_start | 32x1          | LUT            | 
|design_1_pdi_0_0 | U0/controller/ld_con       | 32x1          | LUT            | 
+-----------------+----------------------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+-----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|design_1_pdi_0_0 | A2*(B:0x14b) | 15     | 9      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|controller_FSM   | A*(B:0x14b)  | 15     | 9      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|datapath         | A*B          | 15     | 9      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|datapath         | A*B          | 15     | 9      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|datapath         | A*B          | 15     | 9      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:01:00 . Memory (MB): peak = 1448.117 ; gain = 269.625 ; free physical = 139 ; free virtual = 10965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:01:01 . Memory (MB): peak = 1456.125 ; gain = 277.633 ; free physical = 137 ; free virtual = 10956
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:01:02 . Memory (MB): peak = 1456.125 ; gain = 277.633 ; free physical = 145 ; free virtual = 10967
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:01:02 . Memory (MB): peak = 1456.125 ; gain = 277.633 ; free physical = 145 ; free virtual = 10966
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:01:02 . Memory (MB): peak = 1456.125 ; gain = 277.633 ; free physical = 144 ; free virtual = 10966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:01:02 . Memory (MB): peak = 1456.125 ; gain = 277.633 ; free physical = 144 ; free virtual = 10966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:01:02 . Memory (MB): peak = 1456.125 ; gain = 277.633 ; free physical = 143 ; free virtual = 10965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:01:02 . Memory (MB): peak = 1456.125 ; gain = 277.633 ; free physical = 143 ; free virtual = 10965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    66|
|2     |DSP48E1 |     5|
|3     |LUT1    |    13|
|4     |LUT2    |   183|
|5     |LUT3    |    98|
|6     |LUT4    |    25|
|7     |LUT5    |    32|
|8     |LUT6    |   111|
|9     |MUXF7   |     1|
|10    |FDCE    |    52|
|11    |FDRE    |   137|
|12    |LD      |    90|
+------+--------+------+

Report Instance Areas: 
+------+-----------------+---------------+------+
|      |Instance         |Module         |Cells |
+------+-----------------+---------------+------+
|1     |top              |               |   813|
|2     |  U0             |pdi            |   794|
|3     |    controller   |controller_FSM |   662|
|4     |      addr_dly   |delay          |    30|
|5     |      reg_cont   |REG_cont       |    46|
|6     |      reg_random |REG_random     |    30|
|7     |    datapath     |datapath       |   132|
|8     |      reg_op     |REG_op         |    61|
+------+-----------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:01:02 . Memory (MB): peak = 1456.125 ; gain = 277.633 ; free physical = 143 ; free virtual = 10965
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 52 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:01:02 . Memory (MB): peak = 1456.125 ; gain = 277.633 ; free physical = 144 ; free virtual = 10967
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:01:02 . Memory (MB): peak = 1456.133 ; gain = 277.633 ; free physical = 144 ; free virtual = 10967
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 162 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 90 instances were transformed.
  LD => LDCE: 90 instances

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:01:05 . Memory (MB): peak = 1550.137 ; gain = 385.008 ; free physical = 224 ; free virtual = 10895
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.runs/design_1_pdi_0_0_synth_1/design_1_pdi_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:40 . Memory (MB): peak = 1951.656 ; gain = 401.520 ; free physical = 129 ; free virtual = 9623
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.runs/design_1_pdi_0_0_synth_1/design_1_pdi_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_pdi_0_0_utilization_synth.rpt -pb design_1_pdi_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:01 . Memory (MB): peak = 1951.656 ; gain = 0.000 ; free physical = 180 ; free virtual = 9363
INFO: [Common 17-206] Exiting Vivado at Mon Jun 24 13:35:24 2019...
