# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../a7_cyslff_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../a7_cyslff_test.srcs/sources_1/ip/clk_wiz_0" \
"../../../../a7_cyslff_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../a7_cyslff_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../a7_cyslff_test.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" \
"../../../../a7_cyslff_test.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../a7_cyslff_test.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../../src/rtl/a7_cyslff_test_top.v" \
"../../../../src/rtl/axim/aximif.v" \
"../../../../src/rtl/axim/aximrt.v" \
"../../../../src/rtl/cyslff/cyslff.v" \
"../../../../src/rtl/cyslff/cyslff_ifctr.v" \
"../../../../src/rtl/cyslff/cyslff_io.v" \
"../../../../src/rtl/cyslff/cyslff_syncio.v" \
"../../../../a7_cyslff_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \
"../../../../src/sim/sim_a7_cyslff.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
