### Custom UART module

This repository contains a raw UART module implemented in Verilog. 


![figure](doc/figures/UART/Customization.png)


<br> It was developed and tested on a Digilent Atlys board using a Xilinx Spartan-6 FPGA. 

![figure](doc/figures/UART/UART_Simulation.png)

This figure shows a simulation of the verilog module sending 11011101 (187) with parity even and one stop bit.
