{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1600377631119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600377631119 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 17 23:20:31 2020 " "Processing started: Thu Sep 17 23:20:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600377631119 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600377631119 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off O_5 -c O_5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off O_5 -c O_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600377631120 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1600377631381 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1600377631381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "o_5.vhd 6 3 " "Found 6 design units, including 3 entities, in source file o_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 O_5-hex7_2 " "Found design unit 1: O_5-hex7_2" {  } { { "O_5.vhd" "" { Text "C:/Users/praga/OneDrive/Dokumenter/Skole/NTNU 2016-/Electrical engineering - NTNU/Semester 5 - 2020/TELE2010/Quartus Projects/Lab_1_5/O_5.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600377638447 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 O_3-muxUVWX " "Found design unit 2: O_3-muxUVWX" {  } { { "O_5.vhd" "" { Text "C:/Users/praga/OneDrive/Dokumenter/Skole/NTNU 2016-/Electrical engineering - NTNU/Semester 5 - 2020/TELE2010/Quartus Projects/Lab_1_5/O_5.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600377638447 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 O_4-hex7_1 " "Found design unit 3: O_4-hex7_1" {  } { { "O_5.vhd" "" { Text "C:/Users/praga/OneDrive/Dokumenter/Skole/NTNU 2016-/Electrical engineering - NTNU/Semester 5 - 2020/TELE2010/Quartus Projects/Lab_1_5/O_5.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600377638447 ""} { "Info" "ISGN_ENTITY_NAME" "1 O_5 " "Found entity 1: O_5" {  } { { "O_5.vhd" "" { Text "C:/Users/praga/OneDrive/Dokumenter/Skole/NTNU 2016-/Electrical engineering - NTNU/Semester 5 - 2020/TELE2010/Quartus Projects/Lab_1_5/O_5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600377638447 ""} { "Info" "ISGN_ENTITY_NAME" "2 O_3 " "Found entity 2: O_3" {  } { { "O_5.vhd" "" { Text "C:/Users/praga/OneDrive/Dokumenter/Skole/NTNU 2016-/Electrical engineering - NTNU/Semester 5 - 2020/TELE2010/Quartus Projects/Lab_1_5/O_5.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600377638447 ""} { "Info" "ISGN_ENTITY_NAME" "3 O_4 " "Found entity 3: O_4" {  } { { "O_5.vhd" "" { Text "C:/Users/praga/OneDrive/Dokumenter/Skole/NTNU 2016-/Electrical engineering - NTNU/Semester 5 - 2020/TELE2010/Quartus Projects/Lab_1_5/O_5.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600377638447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600377638447 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "O_5 " "Elaborating entity \"O_5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1600377638471 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR O_5.vhd(9) " "VHDL Signal Declaration warning at O_5.vhd(9): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "O_5.vhd" "" { Text "C:/Users/praga/OneDrive/Dokumenter/Skole/NTNU 2016-/Electrical engineering - NTNU/Semester 5 - 2020/TELE2010/Quartus Projects/Lab_1_5/O_5.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1600377638472 "|O_5"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 O_5.vhd(10) " "VHDL Signal Declaration warning at O_5.vhd(10): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "O_5.vhd" "" { Text "C:/Users/praga/OneDrive/Dokumenter/Skole/NTNU 2016-/Electrical engineering - NTNU/Semester 5 - 2020/TELE2010/Quartus Projects/Lab_1_5/O_5.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1600377638472 "|O_5"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 O_5.vhd(10) " "VHDL Signal Declaration warning at O_5.vhd(10): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "O_5.vhd" "" { Text "C:/Users/praga/OneDrive/Dokumenter/Skole/NTNU 2016-/Electrical engineering - NTNU/Semester 5 - 2020/TELE2010/Quartus Projects/Lab_1_5/O_5.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1600377638472 "|O_5"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 O_5.vhd(10) " "VHDL Signal Declaration warning at O_5.vhd(10): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "O_5.vhd" "" { Text "C:/Users/praga/OneDrive/Dokumenter/Skole/NTNU 2016-/Electrical engineering - NTNU/Semester 5 - 2020/TELE2010/Quartus Projects/Lab_1_5/O_5.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1600377638472 "|O_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "O_3 O_3:U0 " "Elaborating entity \"O_3\" for hierarchy \"O_3:U0\"" {  } { { "O_5.vhd" "U0" { Text "C:/Users/praga/OneDrive/Dokumenter/Skole/NTNU 2016-/Electrical engineering - NTNU/Semester 5 - 2020/TELE2010/Quartus Projects/Lab_1_5/O_5.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600377638489 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[7..2\] O_5.vhd(46) " "Using initial value X (don't care) for net \"LEDR\[7..2\]\" at O_5.vhd(46)" {  } { { "O_5.vhd" "" { Text "C:/Users/praga/OneDrive/Dokumenter/Skole/NTNU 2016-/Electrical engineering - NTNU/Semester 5 - 2020/TELE2010/Quartus Projects/Lab_1_5/O_5.vhd" 46 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600377638489 "|O_5|O_3:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "O_4 O_4:H0 " "Elaborating entity \"O_4\" for hierarchy \"O_4:H0\"" {  } { { "O_5.vhd" "H0" { Text "C:/Users/praga/OneDrive/Dokumenter/Skole/NTNU 2016-/Electrical engineering - NTNU/Semester 5 - 2020/TELE2010/Quartus Projects/Lab_1_5/O_5.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600377638500 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR O_5.vhd(76) " "VHDL Signal Declaration warning at O_5.vhd(76): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "O_5.vhd" "" { Text "C:/Users/praga/OneDrive/Dokumenter/Skole/NTNU 2016-/Electrical engineering - NTNU/Semester 5 - 2020/TELE2010/Quartus Projects/Lab_1_5/O_5.vhd" 76 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1600377638500 "|O_5|O_4:H0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 O_5.vhd(77) " "VHDL Signal Declaration warning at O_5.vhd(77): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "O_5.vhd" "" { Text "C:/Users/praga/OneDrive/Dokumenter/Skole/NTNU 2016-/Electrical engineering - NTNU/Semester 5 - 2020/TELE2010/Quartus Projects/Lab_1_5/O_5.vhd" 77 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1600377638500 "|O_5|O_4:H0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 O_5.vhd(77) " "VHDL Signal Declaration warning at O_5.vhd(77): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "O_5.vhd" "" { Text "C:/Users/praga/OneDrive/Dokumenter/Skole/NTNU 2016-/Electrical engineering - NTNU/Semester 5 - 2020/TELE2010/Quartus Projects/Lab_1_5/O_5.vhd" 77 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1600377638500 "|O_5|O_4:H0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 O_5.vhd(77) " "VHDL Signal Declaration warning at O_5.vhd(77): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "O_5.vhd" "" { Text "C:/Users/praga/OneDrive/Dokumenter/Skole/NTNU 2016-/Electrical engineering - NTNU/Semester 5 - 2020/TELE2010/Quartus Projects/Lab_1_5/O_5.vhd" 77 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1600377638500 "|O_5|O_4:H0"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "C H0 " "Port \"C\" does not exist in macrofunction \"H0\"" {  } { { "O_5.vhd" "H0" { Text "C:/Users/praga/OneDrive/Dokumenter/Skole/NTNU 2016-/Electrical engineering - NTNU/Semester 5 - 2020/TELE2010/Quartus Projects/Lab_1_5/O_5.vhd" 33 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600377638538 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "M_1 H0 " "Port \"M_1\" does not exist in macrofunction \"H0\"" {  } { { "O_5.vhd" "H0" { Text "C:/Users/praga/OneDrive/Dokumenter/Skole/NTNU 2016-/Electrical engineering - NTNU/Semester 5 - 2020/TELE2010/Quartus Projects/Lab_1_5/O_5.vhd" 33 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600377638538 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "M U0 " "Port \"M\" does not exist in macrofunction \"U0\"" {  } { { "O_5.vhd" "U0" { Text "C:/Users/praga/OneDrive/Dokumenter/Skole/NTNU 2016-/Electrical engineering - NTNU/Semester 5 - 2020/TELE2010/Quartus Projects/Lab_1_5/O_5.vhd" 31 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600377638538 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "S U0 " "Port \"S\" does not exist in macrofunction \"U0\"" {  } { { "O_5.vhd" "U0" { Text "C:/Users/praga/OneDrive/Dokumenter/Skole/NTNU 2016-/Electrical engineering - NTNU/Semester 5 - 2020/TELE2010/Quartus Projects/Lab_1_5/O_5.vhd" 31 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600377638538 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "U U0 " "Port \"U\" does not exist in macrofunction \"U0\"" {  } { { "O_5.vhd" "U0" { Text "C:/Users/praga/OneDrive/Dokumenter/Skole/NTNU 2016-/Electrical engineering - NTNU/Semester 5 - 2020/TELE2010/Quartus Projects/Lab_1_5/O_5.vhd" 31 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600377638538 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "V U0 " "Port \"V\" does not exist in macrofunction \"U0\"" {  } { { "O_5.vhd" "U0" { Text "C:/Users/praga/OneDrive/Dokumenter/Skole/NTNU 2016-/Electrical engineering - NTNU/Semester 5 - 2020/TELE2010/Quartus Projects/Lab_1_5/O_5.vhd" 31 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600377638538 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "W U0 " "Port \"W\" does not exist in macrofunction \"U0\"" {  } { { "O_5.vhd" "U0" { Text "C:/Users/praga/OneDrive/Dokumenter/Skole/NTNU 2016-/Electrical engineering - NTNU/Semester 5 - 2020/TELE2010/Quartus Projects/Lab_1_5/O_5.vhd" 31 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600377638538 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "X U0 " "Port \"X\" does not exist in macrofunction \"U0\"" {  } { { "O_5.vhd" "U0" { Text "C:/Users/praga/OneDrive/Dokumenter/Skole/NTNU 2016-/Electrical engineering - NTNU/Semester 5 - 2020/TELE2010/Quartus Projects/Lab_1_5/O_5.vhd" 31 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600377638538 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1600377638544 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600377638677 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 17 23:20:38 2020 " "Processing ended: Thu Sep 17 23:20:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600377638677 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600377638677 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600377638677 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1600377638677 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 11 s " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 11 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1600377639297 ""}
