// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module CNN_CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        Weights_address0,
        Weights_ce0,
        Weights_q0,
        Weights_address1,
        Weights_ce1,
        Weights_q1,
        OutPadConv4_address0,
        OutPadConv4_ce0,
        OutPadConv4_q0,
        OutPadConv4_address1,
        OutPadConv4_ce1,
        OutPadConv4_q1,
        OutConv4_address0,
        OutConv4_ce0,
        OutConv4_we0,
        OutConv4_d0,
        grp_fu_1453_p_din0,
        grp_fu_1453_p_din1,
        grp_fu_1453_p_opcode,
        grp_fu_1453_p_dout0,
        grp_fu_1453_p_ce,
        grp_fu_1457_p_din0,
        grp_fu_1457_p_din1,
        grp_fu_1457_p_opcode,
        grp_fu_1457_p_dout0,
        grp_fu_1457_p_ce,
        grp_fu_1461_p_din0,
        grp_fu_1461_p_din1,
        grp_fu_1461_p_dout0,
        grp_fu_1461_p_ce,
        grp_fu_1465_p_din0,
        grp_fu_1465_p_din1,
        grp_fu_1465_p_dout0,
        grp_fu_1465_p_ce,
        grp_fu_1469_p_din0,
        grp_fu_1469_p_din1,
        grp_fu_1469_p_opcode,
        grp_fu_1469_p_dout0,
        grp_fu_1469_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 21'd1;
parameter    ap_ST_fsm_pp0_stage1 = 21'd2;
parameter    ap_ST_fsm_pp0_stage2 = 21'd4;
parameter    ap_ST_fsm_pp0_stage3 = 21'd8;
parameter    ap_ST_fsm_pp0_stage4 = 21'd16;
parameter    ap_ST_fsm_pp0_stage5 = 21'd32;
parameter    ap_ST_fsm_pp0_stage6 = 21'd64;
parameter    ap_ST_fsm_pp0_stage7 = 21'd128;
parameter    ap_ST_fsm_pp0_stage8 = 21'd256;
parameter    ap_ST_fsm_pp0_stage9 = 21'd512;
parameter    ap_ST_fsm_pp0_stage10 = 21'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 21'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 21'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 21'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 21'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 21'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 21'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 21'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 21'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 21'd524288;
parameter    ap_ST_fsm_pp0_stage20 = 21'd1048576;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] Weights_address0;
output   Weights_ce0;
input  [31:0] Weights_q0;
output  [13:0] Weights_address1;
output   Weights_ce1;
input  [31:0] Weights_q1;
output  [9:0] OutPadConv4_address0;
output   OutPadConv4_ce0;
input  [31:0] OutPadConv4_q0;
output  [9:0] OutPadConv4_address1;
output   OutPadConv4_ce1;
input  [31:0] OutPadConv4_q1;
output  [10:0] OutConv4_address0;
output   OutConv4_ce0;
output   OutConv4_we0;
output  [31:0] OutConv4_d0;
output  [31:0] grp_fu_1453_p_din0;
output  [31:0] grp_fu_1453_p_din1;
output  [1:0] grp_fu_1453_p_opcode;
input  [31:0] grp_fu_1453_p_dout0;
output   grp_fu_1453_p_ce;
output  [31:0] grp_fu_1457_p_din0;
output  [31:0] grp_fu_1457_p_din1;
output  [1:0] grp_fu_1457_p_opcode;
input  [31:0] grp_fu_1457_p_dout0;
output   grp_fu_1457_p_ce;
output  [31:0] grp_fu_1461_p_din0;
output  [31:0] grp_fu_1461_p_din1;
input  [31:0] grp_fu_1461_p_dout0;
output   grp_fu_1461_p_ce;
output  [31:0] grp_fu_1465_p_din0;
output  [31:0] grp_fu_1465_p_din1;
input  [31:0] grp_fu_1465_p_dout0;
output   grp_fu_1465_p_ce;
output  [31:0] grp_fu_1469_p_din0;
output  [31:0] grp_fu_1469_p_din1;
output  [4:0] grp_fu_1469_p_opcode;
input  [0:0] grp_fu_1469_p_dout0;
output   grp_fu_1469_p_ce;

reg ap_idle;
reg[13:0] Weights_address0;
reg Weights_ce0;
reg[13:0] Weights_address1;
reg Weights_ce1;
reg[9:0] OutPadConv4_address0;
reg OutPadConv4_ce0;
reg[9:0] OutPadConv4_address1;
reg OutPadConv4_ce1;
reg OutConv4_ce0;
reg OutConv4_we0;

(* fsm_encoding = "none" *) reg   [20:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_pp0_stage20_subdone;
reg   [0:0] icmp_ln117_reg_2317;
reg    ap_condition_exit_pp0_iter0_stage20;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [31:0] reg_943;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8_11001;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9_11001;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10_11001;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11_11001;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12_11001;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13_11001;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14_11001;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_pp0_stage15_11001;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_pp0_stage16_11001;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_pp0_stage17_11001;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_pp0_stage18_11001;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_pp0_stage19_11001;
wire    ap_block_pp0_stage20_11001;
reg   [31:0] reg_947;
reg   [31:0] reg_952;
reg   [31:0] reg_956;
reg   [31:0] reg_961;
reg   [31:0] reg_966;
reg   [31:0] reg_971;
reg   [31:0] reg_976;
reg   [31:0] reg_981;
reg   [31:0] reg_986;
reg   [31:0] reg_991;
reg   [31:0] reg_996;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] reg_1001;
reg   [31:0] reg_1006;
reg   [31:0] reg_1011;
reg   [31:0] reg_1016;
wire   [0:0] icmp_ln117_fu_1040_p2;
reg   [0:0] icmp_ln117_reg_2317_pp0_iter1_reg;
reg   [0:0] icmp_ln117_reg_2317_pp0_iter2_reg;
reg   [0:0] icmp_ln117_reg_2317_pp0_iter3_reg;
reg   [0:0] icmp_ln117_reg_2317_pp0_iter4_reg;
reg   [0:0] icmp_ln117_reg_2317_pp0_iter5_reg;
reg   [0:0] icmp_ln117_reg_2317_pp0_iter6_reg;
reg   [0:0] icmp_ln117_reg_2317_pp0_iter7_reg;
wire   [6:0] select_ln117_fu_1064_p3;
reg   [6:0] select_ln117_reg_2321;
wire   [4:0] select_ln117_1_fu_1078_p3;
reg   [4:0] select_ln117_1_reg_2332;
reg   [4:0] select_ln117_1_reg_2332_pp0_iter1_reg;
reg   [4:0] select_ln117_1_reg_2332_pp0_iter2_reg;
reg   [4:0] select_ln117_1_reg_2332_pp0_iter3_reg;
reg   [4:0] select_ln117_1_reg_2332_pp0_iter4_reg;
reg   [4:0] select_ln117_1_reg_2332_pp0_iter5_reg;
reg   [4:0] select_ln117_1_reg_2332_pp0_iter6_reg;
wire   [3:0] empty_fu_1086_p1;
reg   [3:0] empty_reg_2337;
wire   [9:0] empty_156_fu_1114_p2;
reg   [9:0] empty_156_reg_2343;
wire   [10:0] p_cast92_fu_1120_p1;
reg   [10:0] p_cast92_reg_2349;
wire   [7:0] zext_ln119_4_fu_1217_p1;
reg   [7:0] zext_ln119_4_reg_2429;
wire   [31:0] bitcast_ln125_fu_1220_p1;
wire   [31:0] bitcast_ln125_1_fu_1225_p1;
wire   [31:0] bitcast_ln125_2_fu_1271_p1;
wire   [31:0] bitcast_ln125_3_fu_1276_p1;
reg   [31:0] mul21_i4_reg_2506;
reg   [31:0] mul21_i181_s_reg_2511;
wire   [31:0] bitcast_ln125_4_fu_1341_p1;
wire   [31:0] bitcast_ln125_5_fu_1346_p1;
reg   [31:0] mul21_i181_8_reg_2546;
reg   [31:0] mul21_i181_9_reg_2551;
wire   [31:0] bitcast_ln125_6_fu_1391_p1;
wire   [31:0] bitcast_ln125_7_fu_1396_p1;
wire  signed [7:0] add_ln125_20_fu_1411_p2;
reg  signed [7:0] add_ln125_20_reg_2571;
reg   [31:0] mul21_i181_10_reg_2591;
reg   [31:0] mul21_i181_1_reg_2596;
wire   [31:0] bitcast_ln125_8_fu_1441_p1;
wire   [31:0] bitcast_ln125_9_fu_1446_p1;
wire   [8:0] zext_ln119_3_fu_1491_p1;
reg   [8:0] zext_ln119_3_reg_2631;
reg   [31:0] mul21_i181_1_1_reg_2644;
reg   [31:0] mul21_i181_1_1_reg_2644_pp0_iter1_reg;
reg   [31:0] mul21_i181_1_2_reg_2649;
reg   [31:0] mul21_i181_1_2_reg_2649_pp0_iter1_reg;
wire   [31:0] bitcast_ln125_10_fu_1494_p1;
wire   [31:0] bitcast_ln125_11_fu_1499_p1;
reg   [31:0] mul21_i181_1_3_reg_2684;
reg   [31:0] mul21_i181_1_3_reg_2684_pp0_iter1_reg;
reg   [31:0] mul21_i181_1_4_reg_2689;
reg   [31:0] mul21_i181_1_4_reg_2689_pp0_iter1_reg;
wire   [31:0] bitcast_ln125_12_fu_1545_p1;
wire   [31:0] bitcast_ln125_13_fu_1550_p1;
reg   [31:0] mul21_i181_2_reg_2724;
reg   [31:0] mul21_i181_2_reg_2724_pp0_iter1_reg;
reg   [31:0] mul21_i181_2_1_reg_2729;
reg   [31:0] mul21_i181_2_1_reg_2729_pp0_iter1_reg;
wire   [31:0] bitcast_ln125_14_fu_1595_p1;
wire   [31:0] bitcast_ln125_15_fu_1600_p1;
reg   [31:0] mul21_i181_2_2_reg_2764;
reg   [31:0] mul21_i181_2_2_reg_2764_pp0_iter1_reg;
reg   [31:0] mul21_i181_2_2_reg_2764_pp0_iter2_reg;
reg   [31:0] mul21_i181_2_3_reg_2769;
reg   [31:0] mul21_i181_2_3_reg_2769_pp0_iter1_reg;
reg   [31:0] mul21_i181_2_3_reg_2769_pp0_iter2_reg;
wire   [31:0] bitcast_ln125_16_fu_1647_p1;
wire   [31:0] bitcast_ln125_17_fu_1652_p1;
reg   [31:0] mul21_i181_2_4_reg_2804;
reg   [31:0] mul21_i181_2_4_reg_2804_pp0_iter1_reg;
reg   [31:0] mul21_i181_2_4_reg_2804_pp0_iter2_reg;
reg   [31:0] mul21_i181_3_reg_2809;
reg   [31:0] mul21_i181_3_reg_2809_pp0_iter1_reg;
reg   [31:0] mul21_i181_3_reg_2809_pp0_iter2_reg;
wire   [31:0] bitcast_ln125_18_fu_1697_p1;
wire   [31:0] bitcast_ln125_19_fu_1702_p1;
reg   [31:0] mul21_i181_3_1_reg_2844;
reg   [31:0] mul21_i181_3_1_reg_2844_pp0_iter1_reg;
reg   [31:0] mul21_i181_3_1_reg_2844_pp0_iter2_reg;
reg   [31:0] mul21_i181_3_2_reg_2849;
reg   [31:0] mul21_i181_3_2_reg_2849_pp0_iter1_reg;
reg   [31:0] mul21_i181_3_2_reg_2849_pp0_iter2_reg;
wire   [31:0] bitcast_ln125_20_fu_1769_p1;
wire   [31:0] bitcast_ln125_21_fu_1774_p1;
wire   [10:0] add_ln127_fu_1832_p2;
reg   [10:0] add_ln127_reg_2884;
reg   [10:0] add_ln127_reg_2884_pp0_iter1_reg;
reg   [10:0] add_ln127_reg_2884_pp0_iter2_reg;
reg   [10:0] add_ln127_reg_2884_pp0_iter3_reg;
reg   [10:0] add_ln127_reg_2884_pp0_iter4_reg;
reg   [10:0] add_ln127_reg_2884_pp0_iter5_reg;
reg   [10:0] add_ln127_reg_2884_pp0_iter6_reg;
reg   [10:0] add_ln127_reg_2884_pp0_iter7_reg;
reg   [31:0] mul21_i181_3_3_reg_2889;
reg   [31:0] mul21_i181_3_3_reg_2889_pp0_iter1_reg;
reg   [31:0] mul21_i181_3_3_reg_2889_pp0_iter2_reg;
reg   [31:0] mul21_i181_3_3_reg_2889_pp0_iter3_reg;
reg   [31:0] mul21_i181_3_4_reg_2894;
reg   [31:0] mul21_i181_3_4_reg_2894_pp0_iter1_reg;
reg   [31:0] mul21_i181_3_4_reg_2894_pp0_iter2_reg;
reg   [31:0] mul21_i181_3_4_reg_2894_pp0_iter3_reg;
wire   [31:0] bitcast_ln125_22_fu_1838_p1;
wire   [31:0] bitcast_ln125_23_fu_1843_p1;
reg   [31:0] mul21_i181_4_reg_2929;
reg   [31:0] mul21_i181_4_reg_2929_pp0_iter1_reg;
reg   [31:0] mul21_i181_4_reg_2929_pp0_iter2_reg;
reg   [31:0] mul21_i181_4_reg_2929_pp0_iter3_reg;
reg   [31:0] mul21_i181_4_1_reg_2934;
reg   [31:0] mul21_i181_4_1_reg_2934_pp0_iter1_reg;
reg   [31:0] mul21_i181_4_1_reg_2934_pp0_iter2_reg;
reg   [31:0] mul21_i181_4_1_reg_2934_pp0_iter3_reg;
wire   [31:0] bitcast_ln125_24_fu_1896_p1;
wire   [31:0] bitcast_ln125_25_fu_1901_p1;
wire   [9:0] zext_ln119_2_fu_1948_p1;
reg   [9:0] zext_ln119_2_reg_2969;
reg   [31:0] mul21_i181_4_2_reg_2981;
reg   [31:0] mul21_i181_4_2_reg_2981_pp0_iter1_reg;
reg   [31:0] mul21_i181_4_2_reg_2981_pp0_iter2_reg;
reg   [31:0] mul21_i181_4_2_reg_2981_pp0_iter3_reg;
reg   [31:0] mul21_i181_4_3_reg_2986;
reg   [31:0] mul21_i181_4_3_reg_2986_pp0_iter1_reg;
reg   [31:0] mul21_i181_4_3_reg_2986_pp0_iter2_reg;
reg   [31:0] mul21_i181_4_3_reg_2986_pp0_iter3_reg;
wire   [31:0] bitcast_ln125_26_fu_1951_p1;
wire   [31:0] bitcast_ln125_27_fu_1956_p1;
reg   [31:0] mul21_i181_4_4_reg_3021;
reg   [31:0] mul21_i181_4_4_reg_3021_pp0_iter1_reg;
reg   [31:0] mul21_i181_4_4_reg_3021_pp0_iter2_reg;
reg   [31:0] mul21_i181_4_4_reg_3021_pp0_iter3_reg;
reg   [31:0] mul21_i181_4_4_reg_3021_pp0_iter4_reg;
reg   [31:0] mul21_i181_5_reg_3026;
reg   [31:0] mul21_i181_5_reg_3026_pp0_iter1_reg;
reg   [31:0] mul21_i181_5_reg_3026_pp0_iter2_reg;
reg   [31:0] mul21_i181_5_reg_3026_pp0_iter3_reg;
reg   [31:0] mul21_i181_5_reg_3026_pp0_iter4_reg;
wire   [31:0] bitcast_ln125_28_fu_2003_p1;
wire   [31:0] bitcast_ln125_29_fu_2008_p1;
reg   [31:0] mul21_i181_5_1_reg_3061;
reg   [31:0] mul21_i181_5_1_reg_3061_pp0_iter1_reg;
reg   [31:0] mul21_i181_5_1_reg_3061_pp0_iter2_reg;
reg   [31:0] mul21_i181_5_1_reg_3061_pp0_iter3_reg;
reg   [31:0] mul21_i181_5_1_reg_3061_pp0_iter4_reg;
reg   [31:0] mul21_i181_5_2_reg_3066;
reg   [31:0] mul21_i181_5_2_reg_3066_pp0_iter1_reg;
reg   [31:0] mul21_i181_5_2_reg_3066_pp0_iter2_reg;
reg   [31:0] mul21_i181_5_2_reg_3066_pp0_iter3_reg;
reg   [31:0] mul21_i181_5_2_reg_3066_pp0_iter4_reg;
wire   [31:0] bitcast_ln125_30_fu_2053_p1;
wire   [31:0] bitcast_ln125_31_fu_2058_p1;
reg   [31:0] mul21_i181_5_3_reg_3101;
reg   [31:0] mul21_i181_5_3_reg_3101_pp0_iter1_reg;
reg   [31:0] mul21_i181_5_3_reg_3101_pp0_iter2_reg;
reg   [31:0] mul21_i181_5_3_reg_3101_pp0_iter3_reg;
reg   [31:0] mul21_i181_5_3_reg_3101_pp0_iter4_reg;
reg   [31:0] mul21_i181_5_4_reg_3106;
reg   [31:0] mul21_i181_5_4_reg_3106_pp0_iter1_reg;
reg   [31:0] mul21_i181_5_4_reg_3106_pp0_iter2_reg;
reg   [31:0] mul21_i181_5_4_reg_3106_pp0_iter3_reg;
reg   [31:0] mul21_i181_5_4_reg_3106_pp0_iter4_reg;
wire   [31:0] bitcast_ln125_32_fu_2103_p1;
wire   [31:0] bitcast_ln125_33_fu_2108_p1;
reg   [31:0] mul21_i181_6_reg_3141;
reg   [31:0] mul21_i181_6_reg_3141_pp0_iter1_reg;
reg   [31:0] mul21_i181_6_reg_3141_pp0_iter2_reg;
reg   [31:0] mul21_i181_6_reg_3141_pp0_iter3_reg;
reg   [31:0] mul21_i181_6_reg_3141_pp0_iter4_reg;
reg   [31:0] mul21_i181_6_reg_3141_pp0_iter5_reg;
reg   [31:0] mul21_i181_6_1_reg_3146;
reg   [31:0] mul21_i181_6_1_reg_3146_pp0_iter1_reg;
reg   [31:0] mul21_i181_6_1_reg_3146_pp0_iter2_reg;
reg   [31:0] mul21_i181_6_1_reg_3146_pp0_iter3_reg;
reg   [31:0] mul21_i181_6_1_reg_3146_pp0_iter4_reg;
reg   [31:0] mul21_i181_6_1_reg_3146_pp0_iter5_reg;
wire   [31:0] bitcast_ln125_34_fu_2153_p1;
wire   [31:0] bitcast_ln125_35_fu_2158_p1;
reg   [31:0] mul21_i181_6_2_reg_3181;
reg   [31:0] mul21_i181_6_2_reg_3181_pp0_iter1_reg;
reg   [31:0] mul21_i181_6_2_reg_3181_pp0_iter2_reg;
reg   [31:0] mul21_i181_6_2_reg_3181_pp0_iter3_reg;
reg   [31:0] mul21_i181_6_2_reg_3181_pp0_iter4_reg;
reg   [31:0] mul21_i181_6_2_reg_3181_pp0_iter5_reg;
reg   [31:0] mul21_i181_6_3_reg_3186;
reg   [31:0] mul21_i181_6_3_reg_3186_pp0_iter1_reg;
reg   [31:0] mul21_i181_6_3_reg_3186_pp0_iter2_reg;
reg   [31:0] mul21_i181_6_3_reg_3186_pp0_iter3_reg;
reg   [31:0] mul21_i181_6_3_reg_3186_pp0_iter4_reg;
reg   [31:0] mul21_i181_6_3_reg_3186_pp0_iter5_reg;
wire   [31:0] bitcast_ln125_36_fu_2203_p1;
wire   [31:0] bitcast_ln125_37_fu_2208_p1;
reg   [31:0] mul21_i181_6_4_reg_3201;
reg   [31:0] mul21_i181_6_4_reg_3201_pp0_iter2_reg;
reg   [31:0] mul21_i181_6_4_reg_3201_pp0_iter3_reg;
reg   [31:0] mul21_i181_6_4_reg_3201_pp0_iter4_reg;
reg   [31:0] mul21_i181_6_4_reg_3201_pp0_iter5_reg;
reg   [31:0] mul21_i181_6_4_reg_3201_pp0_iter6_reg;
reg   [31:0] mul21_i181_7_reg_3206;
reg   [31:0] mul21_i181_7_reg_3206_pp0_iter2_reg;
reg   [31:0] mul21_i181_7_reg_3206_pp0_iter3_reg;
reg   [31:0] mul21_i181_7_reg_3206_pp0_iter4_reg;
reg   [31:0] mul21_i181_7_reg_3206_pp0_iter5_reg;
reg   [31:0] mul21_i181_7_reg_3206_pp0_iter6_reg;
wire   [31:0] bitcast_ln125_38_fu_2213_p1;
wire   [31:0] bitcast_ln125_39_fu_2218_p1;
reg   [31:0] mul21_i181_7_1_reg_3221;
reg   [31:0] mul21_i181_7_1_reg_3221_pp0_iter2_reg;
reg   [31:0] mul21_i181_7_1_reg_3221_pp0_iter3_reg;
reg   [31:0] mul21_i181_7_1_reg_3221_pp0_iter4_reg;
reg   [31:0] mul21_i181_7_1_reg_3221_pp0_iter5_reg;
reg   [31:0] mul21_i181_7_1_reg_3221_pp0_iter6_reg;
reg   [31:0] mul21_i181_7_1_reg_3221_pp0_iter7_reg;
reg   [31:0] mul21_i181_7_2_reg_3226;
reg   [31:0] mul21_i181_7_2_reg_3226_pp0_iter2_reg;
reg   [31:0] mul21_i181_7_2_reg_3226_pp0_iter3_reg;
reg   [31:0] mul21_i181_7_2_reg_3226_pp0_iter4_reg;
reg   [31:0] mul21_i181_7_2_reg_3226_pp0_iter5_reg;
reg   [31:0] mul21_i181_7_2_reg_3226_pp0_iter6_reg;
reg   [31:0] mul21_i181_7_2_reg_3226_pp0_iter7_reg;
reg   [31:0] mul21_i181_7_3_reg_3231;
reg   [31:0] mul21_i181_7_3_reg_3231_pp0_iter2_reg;
reg   [31:0] mul21_i181_7_3_reg_3231_pp0_iter3_reg;
reg   [31:0] mul21_i181_7_3_reg_3231_pp0_iter4_reg;
reg   [31:0] mul21_i181_7_3_reg_3231_pp0_iter5_reg;
reg   [31:0] mul21_i181_7_3_reg_3231_pp0_iter6_reg;
reg   [31:0] mul21_i181_7_3_reg_3231_pp0_iter7_reg;
reg   [31:0] mul21_i181_7_4_reg_3236;
reg   [31:0] mul21_i181_7_4_reg_3236_pp0_iter2_reg;
reg   [31:0] mul21_i181_7_4_reg_3236_pp0_iter3_reg;
reg   [31:0] mul21_i181_7_4_reg_3236_pp0_iter4_reg;
reg   [31:0] mul21_i181_7_4_reg_3236_pp0_iter5_reg;
reg   [31:0] mul21_i181_7_4_reg_3236_pp0_iter6_reg;
reg   [31:0] mul21_i181_7_4_reg_3236_pp0_iter7_reg;
reg   [31:0] s_176_reg_3241;
reg   [31:0] Weights_load_89_reg_3251;
wire   [31:0] empty_157_fu_2237_p1;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage2_subdone;
wire   [63:0] zext_ln125_fu_1135_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln119_1_fu_1124_p1;
wire   [63:0] zext_ln125_1_fu_1146_p1;
wire   [63:0] zext_ln125_2_fu_1157_p1;
wire   [63:0] zext_ln125_3_fu_1182_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln125_4_fu_1192_p1;
wire   [63:0] zext_ln125_5_fu_1202_p1;
wire   [63:0] zext_ln125_6_fu_1212_p1;
wire   [63:0] zext_ln125_7_fu_1235_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln125_8_fu_1245_p1;
wire   [63:0] zext_ln125_9_fu_1255_p1;
wire   [63:0] zext_ln125_10_fu_1266_p1;
wire   [63:0] zext_ln125_12_fu_1296_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln125_13_fu_1306_p1;
wire   [63:0] zext_ln125_15_fu_1326_p1;
wire   [63:0] zext_ln125_16_fu_1336_p1;
wire   [63:0] zext_ln125_17_fu_1356_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln125_18_fu_1366_p1;
wire   [63:0] zext_ln125_19_fu_1376_p1;
wire   [63:0] zext_ln125_20_fu_1386_p1;
wire   [63:0] zext_ln125_21_fu_1406_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln125_22_fu_1416_p1;
wire   [63:0] zext_ln125_23_fu_1426_p1;
wire   [63:0] zext_ln125_24_fu_1436_p1;
wire   [63:0] zext_ln125_25_fu_1456_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln125_26_fu_1466_p1;
wire   [63:0] zext_ln125_27_fu_1476_p1;
wire   [63:0] zext_ln125_28_fu_1486_p1;
wire   [63:0] zext_ln125_29_fu_1509_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln125_30_fu_1519_p1;
wire   [63:0] zext_ln125_31_fu_1529_p1;
wire   [63:0] zext_ln125_32_fu_1540_p1;
wire   [63:0] zext_ln125_33_fu_1560_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln125_34_fu_1570_p1;
wire   [63:0] zext_ln125_35_fu_1580_p1;
wire   [63:0] zext_ln125_36_fu_1590_p1;
wire   [63:0] zext_ln125_37_fu_1610_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] zext_ln125_38_fu_1620_p1;
wire   [63:0] zext_ln125_39_fu_1630_p1;
wire   [63:0] zext_ln125_40_fu_1642_p1;
wire   [63:0] zext_ln125_41_fu_1662_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] zext_ln125_42_fu_1672_p1;
wire   [63:0] zext_ln125_43_fu_1682_p1;
wire   [63:0] zext_ln125_44_fu_1692_p1;
wire   [63:0] zext_ln125_45_fu_1712_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] zext_ln125_46_fu_1722_p1;
wire   [63:0] zext_ln125_47_fu_1732_p1;
wire   [63:0] zext_ln125_48_fu_1742_p1;
wire   [63:0] zext_ln125_49_fu_1784_p1;
wire    ap_block_pp0_stage12;
wire   [63:0] zext_ln125_50_fu_1794_p1;
wire   [63:0] zext_ln125_51_fu_1804_p1;
wire   [63:0] zext_ln125_52_fu_1818_p1;
wire   [63:0] zext_ln125_53_fu_1853_p1;
wire    ap_block_pp0_stage13;
wire   [63:0] zext_ln125_54_fu_1867_p1;
wire   [63:0] zext_ln125_55_fu_1877_p1;
wire   [63:0] zext_ln125_56_fu_1891_p1;
wire   [63:0] zext_ln125_57_fu_1911_p1;
wire    ap_block_pp0_stage14;
wire   [63:0] zext_ln125_58_fu_1925_p1;
wire   [63:0] zext_ln125_59_fu_1935_p1;
wire   [63:0] zext_ln125_60_fu_1943_p1;
wire   [63:0] zext_ln125_61_fu_1966_p1;
wire    ap_block_pp0_stage15;
wire   [63:0] zext_ln125_62_fu_1977_p1;
wire   [63:0] zext_ln125_63_fu_1987_p1;
wire   [63:0] zext_ln125_64_fu_1998_p1;
wire   [63:0] zext_ln125_65_fu_2018_p1;
wire    ap_block_pp0_stage16;
wire   [63:0] zext_ln125_66_fu_2028_p1;
wire   [63:0] zext_ln125_67_fu_2038_p1;
wire   [63:0] zext_ln125_68_fu_2048_p1;
wire   [63:0] zext_ln125_69_fu_2068_p1;
wire    ap_block_pp0_stage17;
wire   [63:0] zext_ln125_70_fu_2078_p1;
wire   [63:0] zext_ln125_71_fu_2088_p1;
wire   [63:0] zext_ln125_72_fu_2098_p1;
wire   [63:0] zext_ln125_73_fu_2118_p1;
wire    ap_block_pp0_stage18;
wire   [63:0] zext_ln125_74_fu_2128_p1;
wire   [63:0] zext_ln125_75_fu_2138_p1;
wire   [63:0] zext_ln125_76_fu_2148_p1;
wire   [63:0] zext_ln125_77_fu_2168_p1;
wire    ap_block_pp0_stage19;
wire   [63:0] zext_ln125_78_fu_2178_p1;
wire   [63:0] zext_ln125_79_fu_2188_p1;
wire   [63:0] zext_ln125_80_fu_2198_p1;
wire   [63:0] arrayidx31_sum_cast_fu_2232_p1;
wire    ap_block_pp0_stage20;
wire   [63:0] zext_ln127_1_fu_2283_p1;
reg   [6:0] y_fu_230;
wire   [6:0] add_ln125_2_fu_1151_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_y_load;
reg   [4:0] n_fu_234;
reg   [4:0] ap_sig_allocacmp_n_load;
reg   [10:0] indvar_flatten69_fu_238;
wire   [10:0] add_ln117_fu_1046_p2;
reg   [10:0] ap_sig_allocacmp_indvar_flatten69_load;
reg   [31:0] grp_fu_921_p0;
reg   [31:0] grp_fu_921_p1;
reg   [31:0] grp_fu_926_p0;
reg   [31:0] grp_fu_926_p1;
reg   [31:0] grp_fu_930_p0;
reg   [31:0] grp_fu_930_p1;
reg   [31:0] grp_fu_934_p0;
reg   [31:0] grp_fu_934_p1;
wire   [0:0] icmp_ln119_fu_1058_p2;
wire   [4:0] add_ln117_1_fu_1072_p2;
wire   [8:0] p_shl22_fu_1090_p3;
wire   [6:0] p_shl23_fu_1102_p3;
wire   [9:0] p_shl33_cast_fu_1098_p1;
wire   [9:0] p_shl34_cast_fu_1110_p1;
wire   [10:0] add_ln125_fu_1129_p2;
wire   [10:0] add_ln125_1_fu_1140_p2;
wire   [10:0] add_ln125_3_fu_1177_p2;
wire   [6:0] add_ln125_4_fu_1187_p2;
wire   [10:0] add_ln125_5_fu_1197_p2;
wire   [6:0] add_ln125_6_fu_1207_p2;
wire   [10:0] add_ln125_7_fu_1230_p2;
wire   [6:0] add_ln125_8_fu_1240_p2;
wire   [10:0] add_ln125_9_fu_1250_p2;
wire   [7:0] add_ln125_10_fu_1260_p2;
wire   [9:0] or_ln125_fu_1281_p2;
wire   [10:0] zext_ln125_11_fu_1286_p1;
wire   [10:0] add_ln125_11_fu_1290_p2;
wire   [7:0] add_ln125_12_fu_1301_p2;
wire   [9:0] or_ln125_1_fu_1311_p2;
wire   [10:0] zext_ln125_14_fu_1316_p1;
wire   [10:0] add_ln125_13_fu_1320_p2;
wire   [7:0] add_ln125_14_fu_1331_p2;
wire   [10:0] add_ln125_15_fu_1351_p2;
wire   [7:0] add_ln125_16_fu_1361_p2;
wire   [10:0] add_ln125_17_fu_1371_p2;
wire   [7:0] add_ln125_18_fu_1381_p2;
wire   [10:0] add_ln125_19_fu_1401_p2;
wire   [10:0] add_ln125_21_fu_1421_p2;
wire   [7:0] add_ln125_22_fu_1431_p2;
wire   [10:0] add_ln125_23_fu_1451_p2;
wire   [7:0] add_ln125_24_fu_1461_p2;
wire   [10:0] add_ln125_25_fu_1471_p2;
wire   [7:0] add_ln125_26_fu_1481_p2;
wire   [10:0] add_ln125_27_fu_1504_p2;
wire   [7:0] add_ln125_28_fu_1514_p2;
wire   [10:0] add_ln125_29_fu_1524_p2;
wire   [8:0] add_ln125_30_fu_1534_p2;
wire   [10:0] add_ln125_31_fu_1555_p2;
wire   [8:0] add_ln125_32_fu_1565_p2;
wire   [10:0] add_ln125_33_fu_1575_p2;
wire   [8:0] add_ln125_34_fu_1585_p2;
wire   [10:0] add_ln125_35_fu_1605_p2;
wire   [8:0] add_ln125_36_fu_1615_p2;
wire   [10:0] add_ln125_37_fu_1625_p2;
wire   [8:0] zext_ln125_40_cast_fu_1635_p3;
wire   [10:0] add_ln125_38_fu_1657_p2;
wire   [8:0] add_ln125_39_fu_1667_p2;
wire   [10:0] add_ln125_40_fu_1677_p2;
wire   [8:0] add_ln125_41_fu_1687_p2;
wire   [10:0] add_ln125_42_fu_1707_p2;
wire   [8:0] add_ln125_43_fu_1717_p2;
wire   [10:0] add_ln125_44_fu_1727_p2;
wire   [8:0] add_ln125_45_fu_1737_p2;
wire   [9:0] p_shl_fu_1747_p3;
wire   [7:0] p_shl24_fu_1758_p3;
wire   [10:0] add_ln125_46_fu_1779_p2;
wire   [8:0] add_ln125_47_fu_1789_p2;
wire   [10:0] add_ln125_48_fu_1799_p2;
wire   [7:0] add_ln125_49_fu_1809_p2;
wire  signed [8:0] sext_ln125_fu_1814_p1;
wire   [8:0] zext_ln119_fu_1765_p1;
wire   [8:0] add_ln127_1_fu_1823_p2;
wire   [10:0] zext_ln127_fu_1828_p1;
wire   [10:0] p_shl31_cast_fu_1754_p1;
wire   [10:0] add_ln125_50_fu_1848_p2;
wire   [7:0] add_ln125_51_fu_1858_p2;
wire  signed [8:0] sext_ln125_1_fu_1863_p1;
wire   [10:0] add_ln125_52_fu_1872_p2;
wire   [7:0] add_ln125_53_fu_1882_p2;
wire  signed [8:0] sext_ln125_2_fu_1887_p1;
wire   [10:0] add_ln125_54_fu_1906_p2;
wire   [7:0] add_ln125_55_fu_1916_p2;
wire  signed [8:0] sext_ln125_3_fu_1921_p1;
wire   [10:0] add_ln125_56_fu_1930_p2;
wire  signed [8:0] sext_ln125_4_fu_1940_p1;
wire   [10:0] add_ln125_57_fu_1961_p2;
wire   [9:0] add_ln125_58_fu_1971_p2;
wire   [10:0] add_ln125_59_fu_1982_p2;
wire   [9:0] add_ln125_60_fu_1992_p2;
wire   [10:0] add_ln125_61_fu_2013_p2;
wire   [9:0] add_ln125_62_fu_2023_p2;
wire   [10:0] add_ln125_63_fu_2033_p2;
wire   [9:0] add_ln125_64_fu_2043_p2;
wire   [10:0] add_ln125_65_fu_2063_p2;
wire   [9:0] add_ln125_66_fu_2073_p2;
wire   [10:0] add_ln125_67_fu_2083_p2;
wire   [9:0] add_ln125_68_fu_2093_p2;
wire   [10:0] add_ln125_69_fu_2113_p2;
wire   [9:0] add_ln125_70_fu_2123_p2;
wire   [10:0] add_ln125_71_fu_2133_p2;
wire   [9:0] add_ln125_72_fu_2143_p2;
wire   [10:0] add_ln125_73_fu_2163_p2;
wire   [9:0] add_ln125_74_fu_2173_p2;
wire   [10:0] add_ln125_75_fu_2183_p2;
wire   [9:0] add_ln125_76_fu_2193_p2;
wire   [10:0] zext_ln117_fu_2223_p1;
wire   [10:0] arrayidx31_sum_fu_2226_p2;
wire   [31:0] bitcast_ln127_fu_2241_p1;
wire   [7:0] tmp_s_fu_2245_p4;
wire   [22:0] trunc_ln127_fu_2255_p1;
wire   [0:0] icmp_ln127_1_fu_2265_p2;
wire   [0:0] icmp_ln127_fu_2259_p2;
wire   [0:0] or_ln127_fu_2271_p2;
wire   [0:0] and_ln127_fu_2277_p2;
wire    ap_block_pp0_stage1_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter7_stage2;
reg    ap_idle_pp0_0to6;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg   [20:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to8;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage17_subdone;
wire    ap_block_pp0_stage18_subdone;
wire    ap_block_pp0_stage19_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_block_pp0_stage5_00001;
wire    ap_block_pp0_stage9_00001;
wire    ap_block_pp0_stage13_00001;
wire    ap_block_pp0_stage17_00001;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage4_00001;
wire    ap_block_pp0_stage8_00001;
wire    ap_block_pp0_stage12_00001;
wire    ap_block_pp0_stage16_00001;
wire    ap_block_pp0_stage20_00001;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage7_00001;
wire    ap_block_pp0_stage11_00001;
wire    ap_block_pp0_stage15_00001;
wire    ap_block_pp0_stage19_00001;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage6_00001;
wire    ap_block_pp0_stage10_00001;
wire    ap_block_pp0_stage14_00001;
wire    ap_block_pp0_stage18_00001;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 21'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 y_fu_230 = 7'd0;
#0 n_fu_234 = 5'd0;
#0 indvar_flatten69_fu_238 = 11'd0;
#0 ap_done_reg = 1'b0;
end

CNN_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage20),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage20)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage20_subdone) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage20_subdone) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage20_subdone) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage20_subdone) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage20_subdone) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage20_subdone) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage20_subdone) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter8 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage20_subdone) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to6 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter7_stage2))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to6 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter7_stage2))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to6 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter7_stage2))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to6 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter7_stage2))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to6 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter7_stage2))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to6 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter7_stage2))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to6 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter7_stage2))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln117_fu_1040_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten69_fu_238 <= add_ln117_fu_1046_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten69_fu_238 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln117_fu_1040_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            n_fu_234 <= select_ln117_1_fu_1078_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            n_fu_234 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln117_fu_1040_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            y_fu_230 <= add_ln125_2_fu_1151_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            y_fu_230 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Weights_load_89_reg_3251 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add_ln125_20_reg_2571 <= add_ln125_20_fu_1411_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        add_ln127_reg_2884 <= add_ln127_fu_1832_p2;
        add_ln127_reg_2884_pp0_iter1_reg <= add_ln127_reg_2884;
        add_ln127_reg_2884_pp0_iter2_reg <= add_ln127_reg_2884_pp0_iter1_reg;
        add_ln127_reg_2884_pp0_iter3_reg <= add_ln127_reg_2884_pp0_iter2_reg;
        add_ln127_reg_2884_pp0_iter4_reg <= add_ln127_reg_2884_pp0_iter3_reg;
        add_ln127_reg_2884_pp0_iter5_reg <= add_ln127_reg_2884_pp0_iter4_reg;
        add_ln127_reg_2884_pp0_iter6_reg <= add_ln127_reg_2884_pp0_iter5_reg;
        add_ln127_reg_2884_pp0_iter7_reg <= add_ln127_reg_2884_pp0_iter6_reg;
        mul21_i181_3_1_reg_2844_pp0_iter1_reg <= mul21_i181_3_1_reg_2844;
        mul21_i181_3_1_reg_2844_pp0_iter2_reg <= mul21_i181_3_1_reg_2844_pp0_iter1_reg;
        mul21_i181_3_2_reg_2849_pp0_iter1_reg <= mul21_i181_3_2_reg_2849;
        mul21_i181_3_2_reg_2849_pp0_iter2_reg <= mul21_i181_3_2_reg_2849_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_156_reg_2343[9 : 3] <= empty_156_fu_1114_p2[9 : 3];
        empty_reg_2337 <= empty_fu_1086_p1;
        icmp_ln117_reg_2317 <= icmp_ln117_fu_1040_p2;
        icmp_ln117_reg_2317_pp0_iter1_reg <= icmp_ln117_reg_2317;
        icmp_ln117_reg_2317_pp0_iter2_reg <= icmp_ln117_reg_2317_pp0_iter1_reg;
        icmp_ln117_reg_2317_pp0_iter3_reg <= icmp_ln117_reg_2317_pp0_iter2_reg;
        icmp_ln117_reg_2317_pp0_iter4_reg <= icmp_ln117_reg_2317_pp0_iter3_reg;
        icmp_ln117_reg_2317_pp0_iter5_reg <= icmp_ln117_reg_2317_pp0_iter4_reg;
        icmp_ln117_reg_2317_pp0_iter6_reg <= icmp_ln117_reg_2317_pp0_iter5_reg;
        icmp_ln117_reg_2317_pp0_iter7_reg <= icmp_ln117_reg_2317_pp0_iter6_reg;
        mul21_i181_6_4_reg_3201_pp0_iter2_reg <= mul21_i181_6_4_reg_3201;
        mul21_i181_6_4_reg_3201_pp0_iter3_reg <= mul21_i181_6_4_reg_3201_pp0_iter2_reg;
        mul21_i181_6_4_reg_3201_pp0_iter4_reg <= mul21_i181_6_4_reg_3201_pp0_iter3_reg;
        mul21_i181_6_4_reg_3201_pp0_iter5_reg <= mul21_i181_6_4_reg_3201_pp0_iter4_reg;
        mul21_i181_6_4_reg_3201_pp0_iter6_reg <= mul21_i181_6_4_reg_3201_pp0_iter5_reg;
        mul21_i181_7_reg_3206_pp0_iter2_reg <= mul21_i181_7_reg_3206;
        mul21_i181_7_reg_3206_pp0_iter3_reg <= mul21_i181_7_reg_3206_pp0_iter2_reg;
        mul21_i181_7_reg_3206_pp0_iter4_reg <= mul21_i181_7_reg_3206_pp0_iter3_reg;
        mul21_i181_7_reg_3206_pp0_iter5_reg <= mul21_i181_7_reg_3206_pp0_iter4_reg;
        mul21_i181_7_reg_3206_pp0_iter6_reg <= mul21_i181_7_reg_3206_pp0_iter5_reg;
        p_cast92_reg_2349[9 : 3] <= p_cast92_fu_1120_p1[9 : 3];
        select_ln117_1_reg_2332 <= select_ln117_1_fu_1078_p3;
        select_ln117_1_reg_2332_pp0_iter1_reg <= select_ln117_1_reg_2332;
        select_ln117_1_reg_2332_pp0_iter2_reg <= select_ln117_1_reg_2332_pp0_iter1_reg;
        select_ln117_1_reg_2332_pp0_iter3_reg <= select_ln117_1_reg_2332_pp0_iter2_reg;
        select_ln117_1_reg_2332_pp0_iter4_reg <= select_ln117_1_reg_2332_pp0_iter3_reg;
        select_ln117_1_reg_2332_pp0_iter5_reg <= select_ln117_1_reg_2332_pp0_iter4_reg;
        select_ln117_1_reg_2332_pp0_iter6_reg <= select_ln117_1_reg_2332_pp0_iter5_reg;
        select_ln117_reg_2321 <= select_ln117_fu_1064_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        mul21_i181_10_reg_2591 <= grp_fu_1461_p_dout0;
        mul21_i181_1_reg_2596 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        mul21_i181_1_1_reg_2644 <= grp_fu_1461_p_dout0;
        mul21_i181_1_2_reg_2649 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        mul21_i181_1_1_reg_2644_pp0_iter1_reg <= mul21_i181_1_1_reg_2644;
        mul21_i181_1_2_reg_2649_pp0_iter1_reg <= mul21_i181_1_2_reg_2649;
        zext_ln119_3_reg_2631[6 : 0] <= zext_ln119_3_fu_1491_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        mul21_i181_1_3_reg_2684 <= grp_fu_1461_p_dout0;
        mul21_i181_1_4_reg_2689 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        mul21_i181_1_3_reg_2684_pp0_iter1_reg <= mul21_i181_1_3_reg_2684;
        mul21_i181_1_4_reg_2689_pp0_iter1_reg <= mul21_i181_1_4_reg_2689;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        mul21_i181_2_1_reg_2729 <= grp_fu_1465_p_dout0;
        mul21_i181_2_reg_2724 <= grp_fu_1461_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        mul21_i181_2_1_reg_2729_pp0_iter1_reg <= mul21_i181_2_1_reg_2729;
        mul21_i181_2_reg_2724_pp0_iter1_reg <= mul21_i181_2_reg_2724;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        mul21_i181_2_2_reg_2764 <= grp_fu_1461_p_dout0;
        mul21_i181_2_3_reg_2769 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        mul21_i181_2_2_reg_2764_pp0_iter1_reg <= mul21_i181_2_2_reg_2764;
        mul21_i181_2_2_reg_2764_pp0_iter2_reg <= mul21_i181_2_2_reg_2764_pp0_iter1_reg;
        mul21_i181_2_3_reg_2769_pp0_iter1_reg <= mul21_i181_2_3_reg_2769;
        mul21_i181_2_3_reg_2769_pp0_iter2_reg <= mul21_i181_2_3_reg_2769_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        mul21_i181_2_4_reg_2804 <= grp_fu_1461_p_dout0;
        mul21_i181_3_reg_2809 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        mul21_i181_2_4_reg_2804_pp0_iter1_reg <= mul21_i181_2_4_reg_2804;
        mul21_i181_2_4_reg_2804_pp0_iter2_reg <= mul21_i181_2_4_reg_2804_pp0_iter1_reg;
        mul21_i181_3_reg_2809_pp0_iter1_reg <= mul21_i181_3_reg_2809;
        mul21_i181_3_reg_2809_pp0_iter2_reg <= mul21_i181_3_reg_2809_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        mul21_i181_3_1_reg_2844 <= grp_fu_1461_p_dout0;
        mul21_i181_3_2_reg_2849 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        mul21_i181_3_3_reg_2889 <= grp_fu_1461_p_dout0;
        mul21_i181_3_4_reg_2894 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        mul21_i181_3_3_reg_2889_pp0_iter1_reg <= mul21_i181_3_3_reg_2889;
        mul21_i181_3_3_reg_2889_pp0_iter2_reg <= mul21_i181_3_3_reg_2889_pp0_iter1_reg;
        mul21_i181_3_3_reg_2889_pp0_iter3_reg <= mul21_i181_3_3_reg_2889_pp0_iter2_reg;
        mul21_i181_3_4_reg_2894_pp0_iter1_reg <= mul21_i181_3_4_reg_2894;
        mul21_i181_3_4_reg_2894_pp0_iter2_reg <= mul21_i181_3_4_reg_2894_pp0_iter1_reg;
        mul21_i181_3_4_reg_2894_pp0_iter3_reg <= mul21_i181_3_4_reg_2894_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        mul21_i181_4_1_reg_2934 <= grp_fu_1465_p_dout0;
        mul21_i181_4_reg_2929 <= grp_fu_1461_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        mul21_i181_4_1_reg_2934_pp0_iter1_reg <= mul21_i181_4_1_reg_2934;
        mul21_i181_4_1_reg_2934_pp0_iter2_reg <= mul21_i181_4_1_reg_2934_pp0_iter1_reg;
        mul21_i181_4_1_reg_2934_pp0_iter3_reg <= mul21_i181_4_1_reg_2934_pp0_iter2_reg;
        mul21_i181_4_reg_2929_pp0_iter1_reg <= mul21_i181_4_reg_2929;
        mul21_i181_4_reg_2929_pp0_iter2_reg <= mul21_i181_4_reg_2929_pp0_iter1_reg;
        mul21_i181_4_reg_2929_pp0_iter3_reg <= mul21_i181_4_reg_2929_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        mul21_i181_4_2_reg_2981 <= grp_fu_1461_p_dout0;
        mul21_i181_4_3_reg_2986 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        mul21_i181_4_2_reg_2981_pp0_iter1_reg <= mul21_i181_4_2_reg_2981;
        mul21_i181_4_2_reg_2981_pp0_iter2_reg <= mul21_i181_4_2_reg_2981_pp0_iter1_reg;
        mul21_i181_4_2_reg_2981_pp0_iter3_reg <= mul21_i181_4_2_reg_2981_pp0_iter2_reg;
        mul21_i181_4_3_reg_2986_pp0_iter1_reg <= mul21_i181_4_3_reg_2986;
        mul21_i181_4_3_reg_2986_pp0_iter2_reg <= mul21_i181_4_3_reg_2986_pp0_iter1_reg;
        mul21_i181_4_3_reg_2986_pp0_iter3_reg <= mul21_i181_4_3_reg_2986_pp0_iter2_reg;
        zext_ln119_2_reg_2969[6 : 0] <= zext_ln119_2_fu_1948_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        mul21_i181_4_4_reg_3021 <= grp_fu_1461_p_dout0;
        mul21_i181_5_reg_3026 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        mul21_i181_4_4_reg_3021_pp0_iter1_reg <= mul21_i181_4_4_reg_3021;
        mul21_i181_4_4_reg_3021_pp0_iter2_reg <= mul21_i181_4_4_reg_3021_pp0_iter1_reg;
        mul21_i181_4_4_reg_3021_pp0_iter3_reg <= mul21_i181_4_4_reg_3021_pp0_iter2_reg;
        mul21_i181_4_4_reg_3021_pp0_iter4_reg <= mul21_i181_4_4_reg_3021_pp0_iter3_reg;
        mul21_i181_5_reg_3026_pp0_iter1_reg <= mul21_i181_5_reg_3026;
        mul21_i181_5_reg_3026_pp0_iter2_reg <= mul21_i181_5_reg_3026_pp0_iter1_reg;
        mul21_i181_5_reg_3026_pp0_iter3_reg <= mul21_i181_5_reg_3026_pp0_iter2_reg;
        mul21_i181_5_reg_3026_pp0_iter4_reg <= mul21_i181_5_reg_3026_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        mul21_i181_5_1_reg_3061 <= grp_fu_1461_p_dout0;
        mul21_i181_5_2_reg_3066 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        mul21_i181_5_1_reg_3061_pp0_iter1_reg <= mul21_i181_5_1_reg_3061;
        mul21_i181_5_1_reg_3061_pp0_iter2_reg <= mul21_i181_5_1_reg_3061_pp0_iter1_reg;
        mul21_i181_5_1_reg_3061_pp0_iter3_reg <= mul21_i181_5_1_reg_3061_pp0_iter2_reg;
        mul21_i181_5_1_reg_3061_pp0_iter4_reg <= mul21_i181_5_1_reg_3061_pp0_iter3_reg;
        mul21_i181_5_2_reg_3066_pp0_iter1_reg <= mul21_i181_5_2_reg_3066;
        mul21_i181_5_2_reg_3066_pp0_iter2_reg <= mul21_i181_5_2_reg_3066_pp0_iter1_reg;
        mul21_i181_5_2_reg_3066_pp0_iter3_reg <= mul21_i181_5_2_reg_3066_pp0_iter2_reg;
        mul21_i181_5_2_reg_3066_pp0_iter4_reg <= mul21_i181_5_2_reg_3066_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        mul21_i181_5_3_reg_3101 <= grp_fu_1461_p_dout0;
        mul21_i181_5_4_reg_3106 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        mul21_i181_5_3_reg_3101_pp0_iter1_reg <= mul21_i181_5_3_reg_3101;
        mul21_i181_5_3_reg_3101_pp0_iter2_reg <= mul21_i181_5_3_reg_3101_pp0_iter1_reg;
        mul21_i181_5_3_reg_3101_pp0_iter3_reg <= mul21_i181_5_3_reg_3101_pp0_iter2_reg;
        mul21_i181_5_3_reg_3101_pp0_iter4_reg <= mul21_i181_5_3_reg_3101_pp0_iter3_reg;
        mul21_i181_5_4_reg_3106_pp0_iter1_reg <= mul21_i181_5_4_reg_3106;
        mul21_i181_5_4_reg_3106_pp0_iter2_reg <= mul21_i181_5_4_reg_3106_pp0_iter1_reg;
        mul21_i181_5_4_reg_3106_pp0_iter3_reg <= mul21_i181_5_4_reg_3106_pp0_iter2_reg;
        mul21_i181_5_4_reg_3106_pp0_iter4_reg <= mul21_i181_5_4_reg_3106_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        mul21_i181_6_1_reg_3146 <= grp_fu_1465_p_dout0;
        mul21_i181_6_reg_3141 <= grp_fu_1461_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        mul21_i181_6_1_reg_3146_pp0_iter1_reg <= mul21_i181_6_1_reg_3146;
        mul21_i181_6_1_reg_3146_pp0_iter2_reg <= mul21_i181_6_1_reg_3146_pp0_iter1_reg;
        mul21_i181_6_1_reg_3146_pp0_iter3_reg <= mul21_i181_6_1_reg_3146_pp0_iter2_reg;
        mul21_i181_6_1_reg_3146_pp0_iter4_reg <= mul21_i181_6_1_reg_3146_pp0_iter3_reg;
        mul21_i181_6_1_reg_3146_pp0_iter5_reg <= mul21_i181_6_1_reg_3146_pp0_iter4_reg;
        mul21_i181_6_reg_3141_pp0_iter1_reg <= mul21_i181_6_reg_3141;
        mul21_i181_6_reg_3141_pp0_iter2_reg <= mul21_i181_6_reg_3141_pp0_iter1_reg;
        mul21_i181_6_reg_3141_pp0_iter3_reg <= mul21_i181_6_reg_3141_pp0_iter2_reg;
        mul21_i181_6_reg_3141_pp0_iter4_reg <= mul21_i181_6_reg_3141_pp0_iter3_reg;
        mul21_i181_6_reg_3141_pp0_iter5_reg <= mul21_i181_6_reg_3141_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        mul21_i181_6_2_reg_3181 <= grp_fu_1461_p_dout0;
        mul21_i181_6_3_reg_3186 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        mul21_i181_6_2_reg_3181_pp0_iter1_reg <= mul21_i181_6_2_reg_3181;
        mul21_i181_6_2_reg_3181_pp0_iter2_reg <= mul21_i181_6_2_reg_3181_pp0_iter1_reg;
        mul21_i181_6_2_reg_3181_pp0_iter3_reg <= mul21_i181_6_2_reg_3181_pp0_iter2_reg;
        mul21_i181_6_2_reg_3181_pp0_iter4_reg <= mul21_i181_6_2_reg_3181_pp0_iter3_reg;
        mul21_i181_6_2_reg_3181_pp0_iter5_reg <= mul21_i181_6_2_reg_3181_pp0_iter4_reg;
        mul21_i181_6_3_reg_3186_pp0_iter1_reg <= mul21_i181_6_3_reg_3186;
        mul21_i181_6_3_reg_3186_pp0_iter2_reg <= mul21_i181_6_3_reg_3186_pp0_iter1_reg;
        mul21_i181_6_3_reg_3186_pp0_iter3_reg <= mul21_i181_6_3_reg_3186_pp0_iter2_reg;
        mul21_i181_6_3_reg_3186_pp0_iter4_reg <= mul21_i181_6_3_reg_3186_pp0_iter3_reg;
        mul21_i181_6_3_reg_3186_pp0_iter5_reg <= mul21_i181_6_3_reg_3186_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul21_i181_6_4_reg_3201 <= grp_fu_1461_p_dout0;
        mul21_i181_7_reg_3206 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul21_i181_7_1_reg_3221 <= grp_fu_1461_p_dout0;
        mul21_i181_7_2_reg_3226 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul21_i181_7_1_reg_3221_pp0_iter2_reg <= mul21_i181_7_1_reg_3221;
        mul21_i181_7_1_reg_3221_pp0_iter3_reg <= mul21_i181_7_1_reg_3221_pp0_iter2_reg;
        mul21_i181_7_1_reg_3221_pp0_iter4_reg <= mul21_i181_7_1_reg_3221_pp0_iter3_reg;
        mul21_i181_7_1_reg_3221_pp0_iter5_reg <= mul21_i181_7_1_reg_3221_pp0_iter4_reg;
        mul21_i181_7_1_reg_3221_pp0_iter6_reg <= mul21_i181_7_1_reg_3221_pp0_iter5_reg;
        mul21_i181_7_1_reg_3221_pp0_iter7_reg <= mul21_i181_7_1_reg_3221_pp0_iter6_reg;
        mul21_i181_7_2_reg_3226_pp0_iter2_reg <= mul21_i181_7_2_reg_3226;
        mul21_i181_7_2_reg_3226_pp0_iter3_reg <= mul21_i181_7_2_reg_3226_pp0_iter2_reg;
        mul21_i181_7_2_reg_3226_pp0_iter4_reg <= mul21_i181_7_2_reg_3226_pp0_iter3_reg;
        mul21_i181_7_2_reg_3226_pp0_iter5_reg <= mul21_i181_7_2_reg_3226_pp0_iter4_reg;
        mul21_i181_7_2_reg_3226_pp0_iter6_reg <= mul21_i181_7_2_reg_3226_pp0_iter5_reg;
        mul21_i181_7_2_reg_3226_pp0_iter7_reg <= mul21_i181_7_2_reg_3226_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul21_i181_7_3_reg_3231 <= grp_fu_1461_p_dout0;
        mul21_i181_7_4_reg_3236 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul21_i181_7_3_reg_3231_pp0_iter2_reg <= mul21_i181_7_3_reg_3231;
        mul21_i181_7_3_reg_3231_pp0_iter3_reg <= mul21_i181_7_3_reg_3231_pp0_iter2_reg;
        mul21_i181_7_3_reg_3231_pp0_iter4_reg <= mul21_i181_7_3_reg_3231_pp0_iter3_reg;
        mul21_i181_7_3_reg_3231_pp0_iter5_reg <= mul21_i181_7_3_reg_3231_pp0_iter4_reg;
        mul21_i181_7_3_reg_3231_pp0_iter6_reg <= mul21_i181_7_3_reg_3231_pp0_iter5_reg;
        mul21_i181_7_3_reg_3231_pp0_iter7_reg <= mul21_i181_7_3_reg_3231_pp0_iter6_reg;
        mul21_i181_7_4_reg_3236_pp0_iter2_reg <= mul21_i181_7_4_reg_3236;
        mul21_i181_7_4_reg_3236_pp0_iter3_reg <= mul21_i181_7_4_reg_3236_pp0_iter2_reg;
        mul21_i181_7_4_reg_3236_pp0_iter4_reg <= mul21_i181_7_4_reg_3236_pp0_iter3_reg;
        mul21_i181_7_4_reg_3236_pp0_iter5_reg <= mul21_i181_7_4_reg_3236_pp0_iter4_reg;
        mul21_i181_7_4_reg_3236_pp0_iter6_reg <= mul21_i181_7_4_reg_3236_pp0_iter5_reg;
        mul21_i181_7_4_reg_3236_pp0_iter7_reg <= mul21_i181_7_4_reg_3236_pp0_iter6_reg;
        zext_ln119_4_reg_2429[6 : 0] <= zext_ln119_4_fu_1217_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        mul21_i181_8_reg_2546 <= grp_fu_1461_p_dout0;
        mul21_i181_9_reg_2551 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        mul21_i181_s_reg_2511 <= grp_fu_1465_p_dout0;
        mul21_i4_reg_2506 <= grp_fu_1461_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_1001 <= grp_fu_1457_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_1006 <= grp_fu_1457_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_1011 <= grp_fu_1457_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_1016 <= grp_fu_1457_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 
    == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_943 <= Weights_q1;
        reg_952 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_947 <= OutPadConv4_q1;
        reg_956 <= OutPadConv4_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_961 <= OutPadConv4_q1;
        reg_966 <= OutPadConv4_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_971 <= OutPadConv4_q1;
        reg_976 <= OutPadConv4_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_981 <= grp_fu_1453_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_986 <= grp_fu_1453_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_991 <= grp_fu_1453_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_996 <= grp_fu_1453_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        s_176_reg_3241 <= grp_fu_1453_p_dout0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        OutConv4_ce0 = 1'b1;
    end else begin
        OutConv4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        OutConv4_we0 = 1'b1;
    end else begin
        OutConv4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            OutPadConv4_address0 = zext_ln125_80_fu_2198_p1;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            OutPadConv4_address0 = zext_ln125_76_fu_2148_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            OutPadConv4_address0 = zext_ln125_72_fu_2098_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            OutPadConv4_address0 = zext_ln125_68_fu_2048_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            OutPadConv4_address0 = zext_ln125_64_fu_1998_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            OutPadConv4_address0 = zext_ln125_60_fu_1943_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            OutPadConv4_address0 = zext_ln125_56_fu_1891_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            OutPadConv4_address0 = zext_ln125_52_fu_1818_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            OutPadConv4_address0 = zext_ln125_48_fu_1742_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            OutPadConv4_address0 = zext_ln125_44_fu_1692_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            OutPadConv4_address0 = zext_ln125_40_fu_1642_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            OutPadConv4_address0 = zext_ln125_36_fu_1590_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            OutPadConv4_address0 = zext_ln125_32_fu_1540_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            OutPadConv4_address0 = zext_ln125_28_fu_1486_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            OutPadConv4_address0 = zext_ln125_24_fu_1436_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            OutPadConv4_address0 = zext_ln125_20_fu_1386_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            OutPadConv4_address0 = zext_ln125_16_fu_1336_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            OutPadConv4_address0 = zext_ln125_10_fu_1266_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            OutPadConv4_address0 = zext_ln125_6_fu_1212_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            OutPadConv4_address0 = zext_ln125_2_fu_1157_p1;
        end else begin
            OutPadConv4_address0 = 'bx;
        end
    end else begin
        OutPadConv4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            OutPadConv4_address1 = zext_ln125_78_fu_2178_p1;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            OutPadConv4_address1 = zext_ln125_74_fu_2128_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            OutPadConv4_address1 = zext_ln125_70_fu_2078_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            OutPadConv4_address1 = zext_ln125_66_fu_2028_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            OutPadConv4_address1 = zext_ln125_62_fu_1977_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            OutPadConv4_address1 = zext_ln125_58_fu_1925_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            OutPadConv4_address1 = zext_ln125_54_fu_1867_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            OutPadConv4_address1 = zext_ln125_50_fu_1794_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            OutPadConv4_address1 = zext_ln125_46_fu_1722_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            OutPadConv4_address1 = zext_ln125_42_fu_1672_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            OutPadConv4_address1 = zext_ln125_38_fu_1620_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            OutPadConv4_address1 = zext_ln125_34_fu_1570_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            OutPadConv4_address1 = zext_ln125_30_fu_1519_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            OutPadConv4_address1 = zext_ln125_26_fu_1466_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            OutPadConv4_address1 = zext_ln125_22_fu_1416_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            OutPadConv4_address1 = zext_ln125_18_fu_1366_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            OutPadConv4_address1 = zext_ln125_13_fu_1306_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            OutPadConv4_address1 = zext_ln125_8_fu_1245_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            OutPadConv4_address1 = zext_ln125_4_fu_1192_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            OutPadConv4_address1 = zext_ln119_1_fu_1124_p1;
        end else begin
            OutPadConv4_address1 = 'bx;
        end
    end else begin
        OutPadConv4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 
    == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        OutPadConv4_ce0 = 1'b1;
    end else begin
        OutPadConv4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 
    == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        OutPadConv4_ce1 = 1'b1;
    end else begin
        OutPadConv4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        Weights_address0 = arrayidx31_sum_cast_fu_2232_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        Weights_address0 = zext_ln125_79_fu_2188_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        Weights_address0 = zext_ln125_75_fu_2138_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        Weights_address0 = zext_ln125_71_fu_2088_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        Weights_address0 = zext_ln125_67_fu_2038_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        Weights_address0 = zext_ln125_63_fu_1987_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        Weights_address0 = zext_ln125_59_fu_1935_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        Weights_address0 = zext_ln125_55_fu_1877_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        Weights_address0 = zext_ln125_51_fu_1804_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        Weights_address0 = zext_ln125_47_fu_1732_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        Weights_address0 = zext_ln125_43_fu_1682_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        Weights_address0 = zext_ln125_39_fu_1630_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        Weights_address0 = zext_ln125_35_fu_1580_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        Weights_address0 = zext_ln125_31_fu_1529_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        Weights_address0 = zext_ln125_27_fu_1476_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        Weights_address0 = zext_ln125_23_fu_1426_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        Weights_address0 = zext_ln125_19_fu_1376_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        Weights_address0 = zext_ln125_15_fu_1326_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        Weights_address0 = zext_ln125_9_fu_1255_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Weights_address0 = zext_ln125_5_fu_1202_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Weights_address0 = zext_ln125_1_fu_1146_p1;
    end else begin
        Weights_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            Weights_address1 = zext_ln125_77_fu_2168_p1;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            Weights_address1 = zext_ln125_73_fu_2118_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            Weights_address1 = zext_ln125_69_fu_2068_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            Weights_address1 = zext_ln125_65_fu_2018_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            Weights_address1 = zext_ln125_61_fu_1966_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            Weights_address1 = zext_ln125_57_fu_1911_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            Weights_address1 = zext_ln125_53_fu_1853_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            Weights_address1 = zext_ln125_49_fu_1784_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            Weights_address1 = zext_ln125_45_fu_1712_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            Weights_address1 = zext_ln125_41_fu_1662_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            Weights_address1 = zext_ln125_37_fu_1610_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            Weights_address1 = zext_ln125_33_fu_1560_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            Weights_address1 = zext_ln125_29_fu_1509_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            Weights_address1 = zext_ln125_25_fu_1456_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            Weights_address1 = zext_ln125_21_fu_1406_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            Weights_address1 = zext_ln125_17_fu_1356_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            Weights_address1 = zext_ln125_12_fu_1296_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            Weights_address1 = zext_ln125_7_fu_1235_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            Weights_address1 = zext_ln125_3_fu_1182_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            Weights_address1 = zext_ln125_fu_1135_p1;
        end else begin
            Weights_address1 = 'bx;
        end
    end else begin
        Weights_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 
    == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        Weights_ce0 = 1'b1;
    end else begin
        Weights_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 
    == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        Weights_ce1 = 1'b1;
    end else begin
        Weights_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln117_reg_2317 == 1'd1) & (1'b0 == ap_block_pp0_stage20_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        ap_condition_exit_pp0_iter0_stage20 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage20 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter7 == 1'b1) & (icmp_ln117_reg_2317_pp0_iter7_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter7_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter7_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to6 = 1'b1;
    end else begin
        ap_idle_pp0_0to6 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to8 = 1'b1;
    end else begin
        ap_idle_pp0_1to8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage20_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten69_load = 11'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten69_load = indvar_flatten69_fu_238;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_n_load = 5'd0;
    end else begin
        ap_sig_allocacmp_n_load = n_fu_234;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_y_load = 7'd0;
    end else begin
        ap_sig_allocacmp_y_load = y_fu_230;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_921_p0 = reg_996;
    end else if ((((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_921_p0 = reg_991;
    end else if ((((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_921_p0 = reg_986;
    end else if ((((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_921_p0 = reg_981;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_921_p0 = mul21_i4_reg_2506;
    end else begin
        grp_fu_921_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_921_p1 = mul21_i181_4_reg_2929_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_921_p1 = mul21_i181_3_4_reg_2894_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_921_p1 = mul21_i181_3_3_reg_2889_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_921_p1 = mul21_i181_3_2_reg_2849_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_921_p1 = mul21_i181_3_1_reg_2844_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_921_p1 = mul21_i181_3_reg_2809_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_921_p1 = mul21_i181_2_4_reg_2804_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_921_p1 = mul21_i181_2_3_reg_2769_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_921_p1 = mul21_i181_2_2_reg_2764_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_921_p1 = mul21_i181_2_1_reg_2729_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_921_p1 = mul21_i181_2_reg_2724_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_921_p1 = mul21_i181_1_4_reg_2689_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_921_p1 = mul21_i181_1_3_reg_2684_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_921_p1 = mul21_i181_1_2_reg_2649_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_921_p1 = mul21_i181_1_1_reg_2644_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_921_p1 = mul21_i181_1_reg_2596;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_921_p1 = mul21_i181_10_reg_2591;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_921_p1 = mul21_i181_9_reg_2551;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_921_p1 = mul21_i181_8_reg_2546;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_921_p1 = mul21_i181_s_reg_2511;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_921_p1 = 32'd0;
    end else begin
        grp_fu_921_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_926_p0 = reg_1016;
    end else if ((((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_926_p0 = reg_1011;
    end else if ((((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_926_p0 = reg_1006;
    end else if ((((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_926_p0 = reg_1001;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_926_p0 = s_176_reg_3241;
    end else begin
        grp_fu_926_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_926_p1 = empty_157_fu_2237_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_926_p1 = mul21_i181_7_4_reg_3236_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_926_p1 = mul21_i181_7_3_reg_3231_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_926_p1 = mul21_i181_7_2_reg_3226_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_926_p1 = mul21_i181_7_1_reg_3221_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_926_p1 = mul21_i181_7_reg_3206_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_926_p1 = mul21_i181_6_4_reg_3201_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_926_p1 = mul21_i181_6_3_reg_3186_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_926_p1 = mul21_i181_6_2_reg_3181_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_926_p1 = mul21_i181_6_1_reg_3146_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_926_p1 = mul21_i181_6_reg_3141_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_926_p1 = mul21_i181_5_4_reg_3106_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_926_p1 = mul21_i181_5_3_reg_3101_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_926_p1 = mul21_i181_5_2_reg_3066_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_926_p1 = mul21_i181_5_1_reg_3061_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_926_p1 = mul21_i181_5_reg_3026_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_926_p1 = mul21_i181_4_4_reg_3021_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_926_p1 = mul21_i181_4_3_reg_2986_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_926_p1 = mul21_i181_4_2_reg_2981_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_926_p1 = mul21_i181_4_1_reg_2934_pp0_iter3_reg;
    end else begin
        grp_fu_926_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_930_p0 = bitcast_ln125_38_fu_2213_p1;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_930_p0 = bitcast_ln125_36_fu_2203_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_930_p0 = bitcast_ln125_34_fu_2153_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_930_p0 = bitcast_ln125_32_fu_2103_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_930_p0 = bitcast_ln125_30_fu_2053_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_930_p0 = bitcast_ln125_28_fu_2003_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_930_p0 = bitcast_ln125_26_fu_1951_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_930_p0 = bitcast_ln125_24_fu_1896_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_930_p0 = bitcast_ln125_22_fu_1838_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_930_p0 = bitcast_ln125_20_fu_1769_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_930_p0 = bitcast_ln125_18_fu_1697_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_930_p0 = bitcast_ln125_16_fu_1647_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_930_p0 = bitcast_ln125_14_fu_1595_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_930_p0 = bitcast_ln125_12_fu_1545_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_930_p0 = bitcast_ln125_10_fu_1494_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_930_p0 = bitcast_ln125_8_fu_1441_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_930_p0 = bitcast_ln125_6_fu_1391_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_930_p0 = bitcast_ln125_4_fu_1341_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_930_p0 = bitcast_ln125_2_fu_1271_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_930_p0 = bitcast_ln125_fu_1220_p1;
    end else begin
        grp_fu_930_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_930_p1 = reg_971;
    end else if ((((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_930_p1 = reg_961;
    end else if ((((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_930_p1 = reg_947;
    end else begin
        grp_fu_930_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_934_p0 = bitcast_ln125_39_fu_2218_p1;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_934_p0 = bitcast_ln125_37_fu_2208_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_934_p0 = bitcast_ln125_35_fu_2158_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_934_p0 = bitcast_ln125_33_fu_2108_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_934_p0 = bitcast_ln125_31_fu_2058_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_934_p0 = bitcast_ln125_29_fu_2008_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_934_p0 = bitcast_ln125_27_fu_1956_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_934_p0 = bitcast_ln125_25_fu_1901_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_934_p0 = bitcast_ln125_23_fu_1843_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_934_p0 = bitcast_ln125_21_fu_1774_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_934_p0 = bitcast_ln125_19_fu_1702_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_934_p0 = bitcast_ln125_17_fu_1652_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_934_p0 = bitcast_ln125_15_fu_1600_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_934_p0 = bitcast_ln125_13_fu_1550_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_934_p0 = bitcast_ln125_11_fu_1499_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_934_p0 = bitcast_ln125_9_fu_1446_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_934_p0 = bitcast_ln125_7_fu_1396_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_934_p0 = bitcast_ln125_5_fu_1346_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_934_p0 = bitcast_ln125_3_fu_1276_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_934_p0 = bitcast_ln125_1_fu_1225_p1;
    end else begin
        grp_fu_934_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_934_p1 = reg_976;
    end else if ((((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_934_p1 = reg_966;
    end else if ((((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_934_p1 = reg_956;
    end else begin
        grp_fu_934_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to8 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if (((ap_idle_pp0_0to6 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter7_stage2))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OutConv4_address0 = zext_ln127_1_fu_2283_p1;

assign OutConv4_d0 = ((and_ln127_fu_2277_p2[0:0] == 1'b1) ? 32'd0 : reg_1016);

assign add_ln117_1_fu_1072_p2 = (ap_sig_allocacmp_n_load + 5'd1);

assign add_ln117_fu_1046_p2 = (ap_sig_allocacmp_indvar_flatten69_load + 11'd1);

assign add_ln125_10_fu_1260_p2 = (zext_ln119_4_fu_1217_p1 + 8'd84);

assign add_ln125_11_fu_1290_p2 = (zext_ln125_11_fu_1286_p1 + 11'd604);

assign add_ln125_12_fu_1301_p2 = (zext_ln119_4_reg_2429 + 8'd85);

assign add_ln125_13_fu_1320_p2 = (zext_ln125_14_fu_1316_p1 + 11'd604);

assign add_ln125_14_fu_1331_p2 = (zext_ln119_4_reg_2429 + 8'd86);

assign add_ln125_15_fu_1351_p2 = (p_cast92_reg_2349 + 11'd612);

assign add_ln125_16_fu_1361_p2 = (zext_ln119_4_reg_2429 + 8'd87);

assign add_ln125_17_fu_1371_p2 = (p_cast92_reg_2349 + 11'd613);

assign add_ln125_18_fu_1381_p2 = (zext_ln119_4_reg_2429 + 8'd88);

assign add_ln125_19_fu_1401_p2 = (p_cast92_reg_2349 + 11'd614);

assign add_ln125_1_fu_1140_p2 = (p_cast92_fu_1120_p1 + 11'd605);

assign add_ln125_20_fu_1411_p2 = ($signed(zext_ln119_4_reg_2429) + $signed(8'd168));

assign add_ln125_21_fu_1421_p2 = (p_cast92_reg_2349 + 11'd615);

assign add_ln125_22_fu_1431_p2 = ($signed(zext_ln119_4_reg_2429) + $signed(8'd169));

assign add_ln125_23_fu_1451_p2 = (p_cast92_reg_2349 + 11'd616);

assign add_ln125_24_fu_1461_p2 = ($signed(zext_ln119_4_reg_2429) + $signed(8'd170));

assign add_ln125_25_fu_1471_p2 = (p_cast92_reg_2349 + 11'd617);

assign add_ln125_26_fu_1481_p2 = ($signed(zext_ln119_4_reg_2429) + $signed(8'd171));

assign add_ln125_27_fu_1504_p2 = (p_cast92_reg_2349 + 11'd618);

assign add_ln125_28_fu_1514_p2 = ($signed(zext_ln119_4_reg_2429) + $signed(8'd172));

assign add_ln125_29_fu_1524_p2 = (p_cast92_reg_2349 + 11'd619);

assign add_ln125_2_fu_1151_p2 = (select_ln117_fu_1064_p3 + 7'd1);

assign add_ln125_30_fu_1534_p2 = (zext_ln119_3_fu_1491_p1 + 9'd252);

assign add_ln125_31_fu_1555_p2 = (p_cast92_reg_2349 + 11'd620);

assign add_ln125_32_fu_1565_p2 = (zext_ln119_3_reg_2631 + 9'd253);

assign add_ln125_33_fu_1575_p2 = (p_cast92_reg_2349 + 11'd621);

assign add_ln125_34_fu_1585_p2 = (zext_ln119_3_reg_2631 + 9'd254);

assign add_ln125_35_fu_1605_p2 = (p_cast92_reg_2349 + 11'd622);

assign add_ln125_36_fu_1615_p2 = (zext_ln119_3_reg_2631 + 9'd255);

assign add_ln125_37_fu_1625_p2 = (p_cast92_reg_2349 + 11'd623);

assign add_ln125_38_fu_1657_p2 = (p_cast92_reg_2349 + 11'd624);

assign add_ln125_39_fu_1667_p2 = ($signed(zext_ln119_3_reg_2631) + $signed(9'd336));

assign add_ln125_3_fu_1177_p2 = (p_cast92_reg_2349 + 11'd606);

assign add_ln125_40_fu_1677_p2 = (p_cast92_reg_2349 + 11'd625);

assign add_ln125_41_fu_1687_p2 = ($signed(zext_ln119_3_reg_2631) + $signed(9'd337));

assign add_ln125_42_fu_1707_p2 = (p_cast92_reg_2349 + 11'd626);

assign add_ln125_43_fu_1717_p2 = ($signed(zext_ln119_3_reg_2631) + $signed(9'd338));

assign add_ln125_44_fu_1727_p2 = (p_cast92_reg_2349 + 11'd627);

assign add_ln125_45_fu_1737_p2 = ($signed(zext_ln119_3_reg_2631) + $signed(9'd339));

assign add_ln125_46_fu_1779_p2 = (p_cast92_reg_2349 + 11'd628);

assign add_ln125_47_fu_1789_p2 = ($signed(zext_ln119_3_reg_2631) + $signed(9'd340));

assign add_ln125_48_fu_1799_p2 = (p_cast92_reg_2349 + 11'd629);

assign add_ln125_49_fu_1809_p2 = ($signed(zext_ln119_4_reg_2429) + $signed(8'd164));

assign add_ln125_4_fu_1187_p2 = (select_ln117_reg_2321 + 7'd2);

assign add_ln125_50_fu_1848_p2 = (p_cast92_reg_2349 + 11'd630);

assign add_ln125_51_fu_1858_p2 = ($signed(zext_ln119_4_reg_2429) + $signed(8'd165));

assign add_ln125_52_fu_1872_p2 = (p_cast92_reg_2349 + 11'd631);

assign add_ln125_53_fu_1882_p2 = ($signed(zext_ln119_4_reg_2429) + $signed(8'd166));

assign add_ln125_54_fu_1906_p2 = (p_cast92_reg_2349 + 11'd632);

assign add_ln125_55_fu_1916_p2 = ($signed(zext_ln119_4_reg_2429) + $signed(8'd167));

assign add_ln125_56_fu_1930_p2 = (p_cast92_reg_2349 + 11'd633);

assign add_ln125_57_fu_1961_p2 = (p_cast92_reg_2349 + 11'd634);

assign add_ln125_58_fu_1971_p2 = (zext_ln119_2_fu_1948_p1 + 10'd504);

assign add_ln125_59_fu_1982_p2 = (p_cast92_reg_2349 + 11'd635);

assign add_ln125_5_fu_1197_p2 = (p_cast92_reg_2349 + 11'd607);

assign add_ln125_60_fu_1992_p2 = (zext_ln119_2_fu_1948_p1 + 10'd505);

assign add_ln125_61_fu_2013_p2 = (p_cast92_reg_2349 + 11'd636);

assign add_ln125_62_fu_2023_p2 = (zext_ln119_2_reg_2969 + 10'd506);

assign add_ln125_63_fu_2033_p2 = (p_cast92_reg_2349 + 11'd637);

assign add_ln125_64_fu_2043_p2 = (zext_ln119_2_reg_2969 + 10'd507);

assign add_ln125_65_fu_2063_p2 = (p_cast92_reg_2349 + 11'd638);

assign add_ln125_66_fu_2073_p2 = (zext_ln119_2_reg_2969 + 10'd508);

assign add_ln125_67_fu_2083_p2 = (p_cast92_reg_2349 + 11'd639);

assign add_ln125_68_fu_2093_p2 = ($signed(zext_ln119_2_reg_2969) + $signed(10'd588));

assign add_ln125_69_fu_2113_p2 = (p_cast92_reg_2349 + 11'd640);

assign add_ln125_6_fu_1207_p2 = (select_ln117_reg_2321 + 7'd3);

assign add_ln125_70_fu_2123_p2 = ($signed(zext_ln119_2_reg_2969) + $signed(10'd589));

assign add_ln125_71_fu_2133_p2 = (p_cast92_reg_2349 + 11'd641);

assign add_ln125_72_fu_2143_p2 = ($signed(zext_ln119_2_reg_2969) + $signed(10'd590));

assign add_ln125_73_fu_2163_p2 = (p_cast92_reg_2349 + 11'd642);

assign add_ln125_74_fu_2173_p2 = ($signed(zext_ln119_2_reg_2969) + $signed(10'd591));

assign add_ln125_75_fu_2183_p2 = (p_cast92_reg_2349 + 11'd643);

assign add_ln125_76_fu_2193_p2 = ($signed(zext_ln119_2_reg_2969) + $signed(10'd592));

assign add_ln125_7_fu_1230_p2 = (p_cast92_reg_2349 + 11'd608);

assign add_ln125_8_fu_1240_p2 = (select_ln117_reg_2321 + 7'd4);

assign add_ln125_9_fu_1250_p2 = (p_cast92_reg_2349 + 11'd609);

assign add_ln125_fu_1129_p2 = (p_cast92_fu_1120_p1 + 11'd604);

assign add_ln127_1_fu_1823_p2 = (zext_ln119_fu_1765_p1 + zext_ln119_3_reg_2631);

assign add_ln127_fu_1832_p2 = (zext_ln127_fu_1828_p1 + p_shl31_cast_fu_1754_p1);

assign and_ln127_fu_2277_p2 = (or_ln127_fu_2271_p2 & grp_fu_1469_p_dout0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage20;

assign arrayidx31_sum_cast_fu_2232_p1 = arrayidx31_sum_fu_2226_p2;

assign arrayidx31_sum_fu_2226_p2 = ($signed(zext_ln117_fu_2223_p1) + $signed(11'd1244));

assign bitcast_ln125_10_fu_1494_p1 = reg_943;

assign bitcast_ln125_11_fu_1499_p1 = reg_952;

assign bitcast_ln125_12_fu_1545_p1 = reg_943;

assign bitcast_ln125_13_fu_1550_p1 = reg_952;

assign bitcast_ln125_14_fu_1595_p1 = reg_943;

assign bitcast_ln125_15_fu_1600_p1 = reg_952;

assign bitcast_ln125_16_fu_1647_p1 = reg_943;

assign bitcast_ln125_17_fu_1652_p1 = reg_952;

assign bitcast_ln125_18_fu_1697_p1 = reg_943;

assign bitcast_ln125_19_fu_1702_p1 = reg_952;

assign bitcast_ln125_1_fu_1225_p1 = reg_952;

assign bitcast_ln125_20_fu_1769_p1 = reg_943;

assign bitcast_ln125_21_fu_1774_p1 = reg_952;

assign bitcast_ln125_22_fu_1838_p1 = reg_943;

assign bitcast_ln125_23_fu_1843_p1 = reg_952;

assign bitcast_ln125_24_fu_1896_p1 = reg_943;

assign bitcast_ln125_25_fu_1901_p1 = reg_952;

assign bitcast_ln125_26_fu_1951_p1 = reg_943;

assign bitcast_ln125_27_fu_1956_p1 = reg_952;

assign bitcast_ln125_28_fu_2003_p1 = reg_943;

assign bitcast_ln125_29_fu_2008_p1 = reg_952;

assign bitcast_ln125_2_fu_1271_p1 = reg_943;

assign bitcast_ln125_30_fu_2053_p1 = reg_943;

assign bitcast_ln125_31_fu_2058_p1 = reg_952;

assign bitcast_ln125_32_fu_2103_p1 = reg_943;

assign bitcast_ln125_33_fu_2108_p1 = reg_952;

assign bitcast_ln125_34_fu_2153_p1 = reg_943;

assign bitcast_ln125_35_fu_2158_p1 = reg_952;

assign bitcast_ln125_36_fu_2203_p1 = reg_943;

assign bitcast_ln125_37_fu_2208_p1 = reg_952;

assign bitcast_ln125_38_fu_2213_p1 = reg_943;

assign bitcast_ln125_39_fu_2218_p1 = reg_952;

assign bitcast_ln125_3_fu_1276_p1 = reg_952;

assign bitcast_ln125_4_fu_1341_p1 = reg_943;

assign bitcast_ln125_5_fu_1346_p1 = reg_952;

assign bitcast_ln125_6_fu_1391_p1 = reg_943;

assign bitcast_ln125_7_fu_1396_p1 = reg_952;

assign bitcast_ln125_8_fu_1441_p1 = reg_943;

assign bitcast_ln125_9_fu_1446_p1 = reg_952;

assign bitcast_ln125_fu_1220_p1 = reg_943;

assign bitcast_ln127_fu_2241_p1 = reg_1016;

assign empty_156_fu_1114_p2 = (p_shl33_cast_fu_1098_p1 + p_shl34_cast_fu_1110_p1);

assign empty_157_fu_2237_p1 = Weights_load_89_reg_3251;

assign empty_fu_1086_p1 = select_ln117_1_fu_1078_p3[3:0];

assign grp_fu_1453_p_ce = 1'b1;

assign grp_fu_1453_p_din0 = grp_fu_921_p0;

assign grp_fu_1453_p_din1 = grp_fu_921_p1;

assign grp_fu_1453_p_opcode = 2'd0;

assign grp_fu_1457_p_ce = 1'b1;

assign grp_fu_1457_p_din0 = grp_fu_926_p0;

assign grp_fu_1457_p_din1 = grp_fu_926_p1;

assign grp_fu_1457_p_opcode = 2'd0;

assign grp_fu_1461_p_ce = 1'b1;

assign grp_fu_1461_p_din0 = grp_fu_930_p0;

assign grp_fu_1461_p_din1 = grp_fu_930_p1;

assign grp_fu_1465_p_ce = 1'b1;

assign grp_fu_1465_p_din0 = grp_fu_934_p0;

assign grp_fu_1465_p_din1 = grp_fu_934_p1;

assign grp_fu_1469_p_ce = 1'b1;

assign grp_fu_1469_p_din0 = reg_1016;

assign grp_fu_1469_p_din1 = 32'd0;

assign grp_fu_1469_p_opcode = 5'd4;

assign icmp_ln117_fu_1040_p2 = ((ap_sig_allocacmp_indvar_flatten69_load == 11'd1280) ? 1'b1 : 1'b0);

assign icmp_ln119_fu_1058_p2 = ((ap_sig_allocacmp_y_load == 7'd80) ? 1'b1 : 1'b0);

assign icmp_ln127_1_fu_2265_p2 = ((trunc_ln127_fu_2255_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln127_fu_2259_p2 = ((tmp_s_fu_2245_p4 != 8'd255) ? 1'b1 : 1'b0);

assign or_ln125_1_fu_1311_p2 = (empty_156_reg_2343 | 10'd7);

assign or_ln125_fu_1281_p2 = (empty_156_reg_2343 | 10'd6);

assign or_ln127_fu_2271_p2 = (icmp_ln127_fu_2259_p2 | icmp_ln127_1_fu_2265_p2);

assign p_cast92_fu_1120_p1 = empty_156_fu_1114_p2;

assign p_shl22_fu_1090_p3 = {{empty_fu_1086_p1}, {5'd0}};

assign p_shl23_fu_1102_p3 = {{empty_fu_1086_p1}, {3'd0}};

assign p_shl24_fu_1758_p3 = {{empty_reg_2337}, {4'd0}};

assign p_shl31_cast_fu_1754_p1 = p_shl_fu_1747_p3;

assign p_shl33_cast_fu_1098_p1 = p_shl22_fu_1090_p3;

assign p_shl34_cast_fu_1110_p1 = p_shl23_fu_1102_p3;

assign p_shl_fu_1747_p3 = {{empty_reg_2337}, {6'd0}};

assign select_ln117_1_fu_1078_p3 = ((icmp_ln119_fu_1058_p2[0:0] == 1'b1) ? add_ln117_1_fu_1072_p2 : ap_sig_allocacmp_n_load);

assign select_ln117_fu_1064_p3 = ((icmp_ln119_fu_1058_p2[0:0] == 1'b1) ? 7'd0 : ap_sig_allocacmp_y_load);

assign sext_ln125_1_fu_1863_p1 = $signed(add_ln125_51_fu_1858_p2);

assign sext_ln125_2_fu_1887_p1 = $signed(add_ln125_53_fu_1882_p2);

assign sext_ln125_3_fu_1921_p1 = $signed(add_ln125_55_fu_1916_p2);

assign sext_ln125_4_fu_1940_p1 = add_ln125_20_reg_2571;

assign sext_ln125_fu_1814_p1 = $signed(add_ln125_49_fu_1809_p2);

assign tmp_s_fu_2245_p4 = {{bitcast_ln127_fu_2241_p1[30:23]}};

assign trunc_ln127_fu_2255_p1 = bitcast_ln127_fu_2241_p1[22:0];

assign zext_ln117_fu_2223_p1 = select_ln117_1_reg_2332_pp0_iter6_reg;

assign zext_ln119_1_fu_1124_p1 = select_ln117_fu_1064_p3;

assign zext_ln119_2_fu_1948_p1 = select_ln117_reg_2321;

assign zext_ln119_3_fu_1491_p1 = select_ln117_reg_2321;

assign zext_ln119_4_fu_1217_p1 = select_ln117_reg_2321;

assign zext_ln119_fu_1765_p1 = p_shl24_fu_1758_p3;

assign zext_ln125_10_fu_1266_p1 = add_ln125_10_fu_1260_p2;

assign zext_ln125_11_fu_1286_p1 = or_ln125_fu_1281_p2;

assign zext_ln125_12_fu_1296_p1 = add_ln125_11_fu_1290_p2;

assign zext_ln125_13_fu_1306_p1 = add_ln125_12_fu_1301_p2;

assign zext_ln125_14_fu_1316_p1 = or_ln125_1_fu_1311_p2;

assign zext_ln125_15_fu_1326_p1 = add_ln125_13_fu_1320_p2;

assign zext_ln125_16_fu_1336_p1 = add_ln125_14_fu_1331_p2;

assign zext_ln125_17_fu_1356_p1 = add_ln125_15_fu_1351_p2;

assign zext_ln125_18_fu_1366_p1 = add_ln125_16_fu_1361_p2;

assign zext_ln125_19_fu_1376_p1 = add_ln125_17_fu_1371_p2;

assign zext_ln125_1_fu_1146_p1 = add_ln125_1_fu_1140_p2;

assign zext_ln125_20_fu_1386_p1 = add_ln125_18_fu_1381_p2;

assign zext_ln125_21_fu_1406_p1 = add_ln125_19_fu_1401_p2;

assign zext_ln125_22_fu_1416_p1 = $unsigned(add_ln125_20_fu_1411_p2);

assign zext_ln125_23_fu_1426_p1 = add_ln125_21_fu_1421_p2;

assign zext_ln125_24_fu_1436_p1 = add_ln125_22_fu_1431_p2;

assign zext_ln125_25_fu_1456_p1 = add_ln125_23_fu_1451_p2;

assign zext_ln125_26_fu_1466_p1 = add_ln125_24_fu_1461_p2;

assign zext_ln125_27_fu_1476_p1 = add_ln125_25_fu_1471_p2;

assign zext_ln125_28_fu_1486_p1 = add_ln125_26_fu_1481_p2;

assign zext_ln125_29_fu_1509_p1 = add_ln125_27_fu_1504_p2;

assign zext_ln125_2_fu_1157_p1 = add_ln125_2_fu_1151_p2;

assign zext_ln125_30_fu_1519_p1 = add_ln125_28_fu_1514_p2;

assign zext_ln125_31_fu_1529_p1 = add_ln125_29_fu_1524_p2;

assign zext_ln125_32_fu_1540_p1 = add_ln125_30_fu_1534_p2;

assign zext_ln125_33_fu_1560_p1 = add_ln125_31_fu_1555_p2;

assign zext_ln125_34_fu_1570_p1 = add_ln125_32_fu_1565_p2;

assign zext_ln125_35_fu_1580_p1 = add_ln125_33_fu_1575_p2;

assign zext_ln125_36_fu_1590_p1 = add_ln125_34_fu_1585_p2;

assign zext_ln125_37_fu_1610_p1 = add_ln125_35_fu_1605_p2;

assign zext_ln125_38_fu_1620_p1 = add_ln125_36_fu_1615_p2;

assign zext_ln125_39_fu_1630_p1 = add_ln125_37_fu_1625_p2;

assign zext_ln125_3_fu_1182_p1 = add_ln125_3_fu_1177_p2;

assign zext_ln125_40_cast_fu_1635_p3 = {{2'd2}, {select_ln117_reg_2321}};

assign zext_ln125_40_fu_1642_p1 = zext_ln125_40_cast_fu_1635_p3;

assign zext_ln125_41_fu_1662_p1 = add_ln125_38_fu_1657_p2;

assign zext_ln125_42_fu_1672_p1 = add_ln125_39_fu_1667_p2;

assign zext_ln125_43_fu_1682_p1 = add_ln125_40_fu_1677_p2;

assign zext_ln125_44_fu_1692_p1 = add_ln125_41_fu_1687_p2;

assign zext_ln125_45_fu_1712_p1 = add_ln125_42_fu_1707_p2;

assign zext_ln125_46_fu_1722_p1 = add_ln125_43_fu_1717_p2;

assign zext_ln125_47_fu_1732_p1 = add_ln125_44_fu_1727_p2;

assign zext_ln125_48_fu_1742_p1 = add_ln125_45_fu_1737_p2;

assign zext_ln125_49_fu_1784_p1 = add_ln125_46_fu_1779_p2;

assign zext_ln125_4_fu_1192_p1 = add_ln125_4_fu_1187_p2;

assign zext_ln125_50_fu_1794_p1 = add_ln125_47_fu_1789_p2;

assign zext_ln125_51_fu_1804_p1 = add_ln125_48_fu_1799_p2;

assign zext_ln125_52_fu_1818_p1 = $unsigned(sext_ln125_fu_1814_p1);

assign zext_ln125_53_fu_1853_p1 = add_ln125_50_fu_1848_p2;

assign zext_ln125_54_fu_1867_p1 = $unsigned(sext_ln125_1_fu_1863_p1);

assign zext_ln125_55_fu_1877_p1 = add_ln125_52_fu_1872_p2;

assign zext_ln125_56_fu_1891_p1 = $unsigned(sext_ln125_2_fu_1887_p1);

assign zext_ln125_57_fu_1911_p1 = add_ln125_54_fu_1906_p2;

assign zext_ln125_58_fu_1925_p1 = $unsigned(sext_ln125_3_fu_1921_p1);

assign zext_ln125_59_fu_1935_p1 = add_ln125_56_fu_1930_p2;

assign zext_ln125_5_fu_1202_p1 = add_ln125_5_fu_1197_p2;

assign zext_ln125_60_fu_1943_p1 = $unsigned(sext_ln125_4_fu_1940_p1);

assign zext_ln125_61_fu_1966_p1 = add_ln125_57_fu_1961_p2;

assign zext_ln125_62_fu_1977_p1 = add_ln125_58_fu_1971_p2;

assign zext_ln125_63_fu_1987_p1 = add_ln125_59_fu_1982_p2;

assign zext_ln125_64_fu_1998_p1 = add_ln125_60_fu_1992_p2;

assign zext_ln125_65_fu_2018_p1 = add_ln125_61_fu_2013_p2;

assign zext_ln125_66_fu_2028_p1 = add_ln125_62_fu_2023_p2;

assign zext_ln125_67_fu_2038_p1 = add_ln125_63_fu_2033_p2;

assign zext_ln125_68_fu_2048_p1 = add_ln125_64_fu_2043_p2;

assign zext_ln125_69_fu_2068_p1 = add_ln125_65_fu_2063_p2;

assign zext_ln125_6_fu_1212_p1 = add_ln125_6_fu_1207_p2;

assign zext_ln125_70_fu_2078_p1 = add_ln125_66_fu_2073_p2;

assign zext_ln125_71_fu_2088_p1 = add_ln125_67_fu_2083_p2;

assign zext_ln125_72_fu_2098_p1 = add_ln125_68_fu_2093_p2;

assign zext_ln125_73_fu_2118_p1 = add_ln125_69_fu_2113_p2;

assign zext_ln125_74_fu_2128_p1 = add_ln125_70_fu_2123_p2;

assign zext_ln125_75_fu_2138_p1 = add_ln125_71_fu_2133_p2;

assign zext_ln125_76_fu_2148_p1 = add_ln125_72_fu_2143_p2;

assign zext_ln125_77_fu_2168_p1 = add_ln125_73_fu_2163_p2;

assign zext_ln125_78_fu_2178_p1 = add_ln125_74_fu_2173_p2;

assign zext_ln125_79_fu_2188_p1 = add_ln125_75_fu_2183_p2;

assign zext_ln125_7_fu_1235_p1 = add_ln125_7_fu_1230_p2;

assign zext_ln125_80_fu_2198_p1 = add_ln125_76_fu_2193_p2;

assign zext_ln125_8_fu_1245_p1 = add_ln125_8_fu_1240_p2;

assign zext_ln125_9_fu_1255_p1 = add_ln125_9_fu_1250_p2;

assign zext_ln125_fu_1135_p1 = add_ln125_fu_1129_p2;

assign zext_ln127_1_fu_2283_p1 = add_ln127_reg_2884_pp0_iter7_reg;

assign zext_ln127_fu_1828_p1 = add_ln127_1_fu_1823_p2;

always @ (posedge ap_clk) begin
    empty_156_reg_2343[2:0] <= 3'b000;
    p_cast92_reg_2349[2:0] <= 3'b000;
    p_cast92_reg_2349[10] <= 1'b0;
    zext_ln119_4_reg_2429[7] <= 1'b0;
    zext_ln119_3_reg_2631[8:7] <= 2'b00;
    zext_ln119_2_reg_2969[9:7] <= 3'b000;
end

endmodule //CNN_CNN_Pipeline_VITIS_LOOP_117_1_loop_for_ap_4
