

================================================================
== Vivado HLS Report for 'smvm'
================================================================
* Date:           Sun Jun  9 17:07:37 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        smvmProject
* Solution:       Loop2PU4
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.208|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   37|   41|   37|   41|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |- loop1   |   36|   40|  9 ~ 10  |          -|          -|      4|    no    |
        | + loop2  |    5|    6|         6|          1|          1| 0 ~ 1 |    yes   |
        +----------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|     12|       0|    848|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|     84|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    321|
|Register         |        0|      -|    1338|    128|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     12|    1338|   1381|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      5|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+-------+---+----+
    |        Instance       |       Module       | BRAM_18K| DSP48E| FF| LUT|
    +-----------------------+--------------------+---------+-------+---+----+
    |smvm_mux_42_32_1_1_U1  |smvm_mux_42_32_1_1  |        0|      0|  0|  21|
    |smvm_mux_42_32_1_1_U2  |smvm_mux_42_32_1_1  |        0|      0|  0|  21|
    |smvm_mux_42_32_1_1_U3  |smvm_mux_42_32_1_1  |        0|      0|  0|  21|
    |smvm_mux_42_32_1_1_U4  |smvm_mux_42_32_1_1  |        0|      0|  0|  21|
    +-----------------------+--------------------+---------+-------+---+----+
    |Total                  |                    |        0|      0|  0|  84|
    +-----------------------+--------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |tmp_6_1_fu_954_p2              |     *    |      3|  0|  20|          32|          32|
    |tmp_6_2_fu_958_p2              |     *    |      3|  0|  20|          32|          32|
    |tmp_6_3_fu_962_p2              |     *    |      3|  0|  20|          32|          32|
    |tmp_6_fu_949_p2                |     *    |      3|  0|  20|          32|          32|
    |i_1_fu_558_p2                  |     +    |      0|  0|  12|           3|           1|
    |k_1_1_fu_650_p2                |     +    |      0|  0|  39|           2|          32|
    |k_1_2_fu_671_p2                |     +    |      0|  0|  39|           2|          32|
    |k_1_3_fu_692_p2                |     +    |      0|  0|  39|           3|          32|
    |k_1_fu_605_p2                  |     +    |      0|  0|  39|           1|          32|
    |ytmp_1_1_fu_971_p2             |     +    |      0|  0|  39|          32|          32|
    |ytmp_1_2_fu_976_p2             |     +    |      0|  0|  39|          32|          32|
    |ytmp_1_3_fu_981_p2             |     +    |      0|  0|  39|          32|          32|
    |ytmp_1_fu_966_p2               |     +    |      0|  0|  39|          32|          32|
    |ap_condition_273               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_865               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_868               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_872               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_873               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_879               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_882               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_885               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_888               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_893               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_898               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_902               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_908               |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_552_p2             |   icmp   |      0|  0|   9|           3|           4|
    |sel_tmp2_fu_632_p2             |   icmp   |      0|  0|   8|           2|           1|
    |sel_tmp4_fu_638_p2             |   icmp   |      0|  0|   9|           2|           3|
    |sel_tmp_fu_626_p2              |   icmp   |      0|  0|   8|           2|           1|
    |tmp_3_1_fu_611_p2              |   icmp   |      0|  0|  18|          32|          32|
    |tmp_3_2_fu_656_p2              |   icmp   |      0|  0|  18|          32|          32|
    |tmp_3_3_fu_677_p2              |   icmp   |      0|  0|  18|          32|          32|
    |tmp_3_fu_574_p2                |   icmp   |      0|  0|  18|          32|          32|
    |ap_predicate_tran9to10_state4  |    or    |      0|  0|   2|           1|           1|
    |or_cond_fu_644_p2              |    or    |      0|  0|   2|           1|           1|
    |newSel1_fu_752_p3              |  select  |      0|  0|  32|           1|          32|
    |newSel2_fu_759_p3              |  select  |      0|  0|  32|           1|          32|
    |newSel3_fu_813_p3              |  select  |      0|  0|  32|           1|          32|
    |newSel4_fu_820_p3              |  select  |      0|  0|  32|           1|          32|
    |newSel5_fu_827_p3              |  select  |      0|  0|  32|           1|          32|
    |newSel6_fu_881_p3              |  select  |      0|  0|  32|           1|          32|
    |newSel7_fu_888_p3              |  select  |      0|  0|  32|           1|          32|
    |newSel8_fu_895_p3              |  select  |      0|  0|  32|           1|          32|
    |newSel_fu_745_p3               |  select  |      0|  0|  32|           1|          32|
    |tmp_10_fu_939_p5               |  select  |      0|  0|   2|           1|           2|
    |tmp_13_fu_774_p3               |  select  |      0|  0|   2|           1|           2|
    |tmp_16_fu_789_p3               |  select  |      0|  0|   2|           1|           2|
    |tmp_20_fu_842_p3               |  select  |      0|  0|   2|           1|           2|
    |tmp_23_fu_857_p3               |  select  |      0|  0|   2|           1|           2|
    |tmp_27_fu_910_p3               |  select  |      0|  0|   2|           1|           2|
    |tmp_30_fu_925_p3               |  select  |      0|  0|   2|           1|           2|
    |tmp_8_fu_803_p5                |  select  |      0|  0|   2|           1|           2|
    |tmp_s_fu_871_p5                |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                  |    xor   |      0|  0|   2|           1|           2|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |     12|  0| 848|         438|         845|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                       | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                          |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter5                            |   9|          2|    1|          2|
    |ap_phi_mux_ytmp_phi_fu_529_p4                      |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter2_iNonZeroEl_load_0_ph_reg_512  |  27|          5|   32|        160|
    |ap_phi_reg_pp0_iter2_values_load_0_phi_reg_498     |  27|          5|   32|        160|
    |iNonZeroEl_0_address1                              |  21|          4|    2|          8|
    |iNonZeroEl_1_address1                              |  21|          4|    1|          4|
    |iNonZeroEl_2_address1                              |  21|          4|    1|          4|
    |iNonZeroEl_3_address1                              |  21|          4|    1|          4|
    |i_reg_478                                          |   9|          2|    3|          6|
    |k1_reg_489                                         |   9|          2|   32|         64|
    |values_0_address1                                  |  21|          4|    2|          8|
    |values_1_address1                                  |  21|          4|    1|          4|
    |values_2_address1                                  |  21|          4|    1|          4|
    |values_3_address1                                  |  21|          4|    1|          4|
    |ytmp_lcssa_reg_537                                 |  21|          4|   32|        128|
    |ytmp_reg_525                                       |   9|          2|   32|         64|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |Total                                              | 321|         62|  207|        694|
    +---------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+----+----+-----+-----------+
    |                        Name                       | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                          |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                            |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_iNonZeroEl_load_0_ph_reg_512  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_values_load_0_phi_reg_498     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_iNonZeroEl_load_0_ph_reg_512  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_values_load_0_phi_reg_498     |  32|   0|   32|          0|
    |iFirstEl_load_reg_1013                             |  32|   0|   32|          0|
    |i_1_reg_988                                        |   3|   0|    3|          0|
    |i_reg_478                                          |   3|   0|    3|          0|
    |k1_reg_489                                         |  32|   0|   32|          0|
    |newIndex1_reg_1105                                 |  30|   0|   30|          0|
    |newIndex4_reg_1144                                 |  30|   0|   30|          0|
    |newIndex6_reg_1153                                 |  30|   0|   30|          0|
    |newSel2_reg_1328                                   |  32|   0|   32|          0|
    |newSel5_reg_1338                                   |  32|   0|   32|          0|
    |newSel8_reg_1348                                   |  32|   0|   32|          0|
    |or_cond_reg_1130                                   |   1|   0|    1|          0|
    |or_cond_reg_1130_pp0_iter1_reg                     |   1|   0|    1|          0|
    |sel_tmp4_reg_1120                                  |   1|   0|    1|          0|
    |sel_tmp4_reg_1120_pp0_iter1_reg                    |   1|   0|    1|          0|
    |sel_tmp_reg_1110                                   |   1|   0|    1|          0|
    |sel_tmp_reg_1110_pp0_iter1_reg                     |   1|   0|    1|          0|
    |tmp_10_reg_1353                                    |  32|   0|   32|          0|
    |tmp_3_1_reg_1101                                   |   1|   0|    1|          0|
    |tmp_3_2_reg_1140                                   |   1|   0|    1|          0|
    |tmp_3_3_reg_1149                                   |   1|   0|    1|          0|
    |tmp_3_reg_1021                                     |   1|   0|    1|          0|
    |tmp_5_reg_1323                                     |  32|   0|   32|          0|
    |tmp_6_1_reg_1363                                   |  32|   0|   32|          0|
    |tmp_6_2_reg_1368                                   |  32|   0|   32|          0|
    |tmp_6_3_reg_1373                                   |  32|   0|   32|          0|
    |tmp_6_3_reg_1373_pp0_iter4_reg                     |  32|   0|   32|          0|
    |tmp_6_reg_1358                                     |  32|   0|   32|          0|
    |tmp_7_reg_1025                                     |   2|   0|    2|          0|
    |tmp_8_reg_1333                                     |  32|   0|   32|          0|
    |tmp_reg_993                                        |   3|   0|   64|         61|
    |tmp_s_reg_1343                                     |  32|   0|   32|          0|
    |values_load_0_phi_reg_498                          |  32|   0|   32|          0|
    |vector_0_read_reg_1069                             |  32|   0|   32|          0|
    |vector_0_read_reg_1069_pp0_iter1_reg               |  32|   0|   32|          0|
    |vector_1_read_reg_1077                             |  32|   0|   32|          0|
    |vector_1_read_reg_1077_pp0_iter1_reg               |  32|   0|   32|          0|
    |vector_2_read_reg_1085                             |  32|   0|   32|          0|
    |vector_2_read_reg_1085_pp0_iter1_reg               |  32|   0|   32|          0|
    |vector_3_read_reg_1093                             |  32|   0|   32|          0|
    |vector_3_read_reg_1093_pp0_iter1_reg               |  32|   0|   32|          0|
    |ytmp_1_2_reg_1388                                  |  32|   0|   32|          0|
    |ytmp_lcssa_reg_537                                 |  32|   0|   32|          0|
    |ytmp_reg_525                                       |  32|   0|   32|          0|
    |tmp_3_1_reg_1101                                   |  64|  32|    1|          0|
    |tmp_3_2_reg_1140                                   |  64|  32|    1|          0|
    |tmp_3_3_reg_1149                                   |  64|  32|    1|          0|
    |tmp_3_reg_1021                                     |  64|  32|    1|          0|
    +---------------------------------------------------+----+----+-----+-----------+
    |Total                                              |1338| 128| 1147|         61|
    +---------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |     smvm     | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |     smvm     | return value |
|ap_start               |  in |    1| ap_ctrl_hs |     smvm     | return value |
|ap_done                | out |    1| ap_ctrl_hs |     smvm     | return value |
|ap_idle                | out |    1| ap_ctrl_hs |     smvm     | return value |
|ap_ready               | out |    1| ap_ctrl_hs |     smvm     | return value |
|iFirstEl_address0      | out |    3|  ap_memory |   iFirstEl   |     array    |
|iFirstEl_ce0           | out |    1|  ap_memory |   iFirstEl   |     array    |
|iFirstEl_q0            |  in |   32|  ap_memory |   iFirstEl   |     array    |
|iFirstEl_address1      | out |    3|  ap_memory |   iFirstEl   |     array    |
|iFirstEl_ce1           | out |    1|  ap_memory |   iFirstEl   |     array    |
|iFirstEl_q1            |  in |   32|  ap_memory |   iFirstEl   |     array    |
|iNonZeroEl_0_address0  | out |    2|  ap_memory | iNonZeroEl_0 |     array    |
|iNonZeroEl_0_ce0       | out |    1|  ap_memory | iNonZeroEl_0 |     array    |
|iNonZeroEl_0_q0        |  in |   32|  ap_memory | iNonZeroEl_0 |     array    |
|iNonZeroEl_0_address1  | out |    2|  ap_memory | iNonZeroEl_0 |     array    |
|iNonZeroEl_0_ce1       | out |    1|  ap_memory | iNonZeroEl_0 |     array    |
|iNonZeroEl_0_q1        |  in |   32|  ap_memory | iNonZeroEl_0 |     array    |
|iNonZeroEl_1_address0  | out |    1|  ap_memory | iNonZeroEl_1 |     array    |
|iNonZeroEl_1_ce0       | out |    1|  ap_memory | iNonZeroEl_1 |     array    |
|iNonZeroEl_1_q0        |  in |   32|  ap_memory | iNonZeroEl_1 |     array    |
|iNonZeroEl_1_address1  | out |    1|  ap_memory | iNonZeroEl_1 |     array    |
|iNonZeroEl_1_ce1       | out |    1|  ap_memory | iNonZeroEl_1 |     array    |
|iNonZeroEl_1_q1        |  in |   32|  ap_memory | iNonZeroEl_1 |     array    |
|iNonZeroEl_2_address0  | out |    1|  ap_memory | iNonZeroEl_2 |     array    |
|iNonZeroEl_2_ce0       | out |    1|  ap_memory | iNonZeroEl_2 |     array    |
|iNonZeroEl_2_q0        |  in |   32|  ap_memory | iNonZeroEl_2 |     array    |
|iNonZeroEl_2_address1  | out |    1|  ap_memory | iNonZeroEl_2 |     array    |
|iNonZeroEl_2_ce1       | out |    1|  ap_memory | iNonZeroEl_2 |     array    |
|iNonZeroEl_2_q1        |  in |   32|  ap_memory | iNonZeroEl_2 |     array    |
|iNonZeroEl_3_address0  | out |    1|  ap_memory | iNonZeroEl_3 |     array    |
|iNonZeroEl_3_ce0       | out |    1|  ap_memory | iNonZeroEl_3 |     array    |
|iNonZeroEl_3_q0        |  in |   32|  ap_memory | iNonZeroEl_3 |     array    |
|iNonZeroEl_3_address1  | out |    1|  ap_memory | iNonZeroEl_3 |     array    |
|iNonZeroEl_3_ce1       | out |    1|  ap_memory | iNonZeroEl_3 |     array    |
|iNonZeroEl_3_q1        |  in |   32|  ap_memory | iNonZeroEl_3 |     array    |
|values_0_address0      | out |    2|  ap_memory |   values_0   |     array    |
|values_0_ce0           | out |    1|  ap_memory |   values_0   |     array    |
|values_0_q0            |  in |   32|  ap_memory |   values_0   |     array    |
|values_0_address1      | out |    2|  ap_memory |   values_0   |     array    |
|values_0_ce1           | out |    1|  ap_memory |   values_0   |     array    |
|values_0_q1            |  in |   32|  ap_memory |   values_0   |     array    |
|values_1_address0      | out |    1|  ap_memory |   values_1   |     array    |
|values_1_ce0           | out |    1|  ap_memory |   values_1   |     array    |
|values_1_q0            |  in |   32|  ap_memory |   values_1   |     array    |
|values_1_address1      | out |    1|  ap_memory |   values_1   |     array    |
|values_1_ce1           | out |    1|  ap_memory |   values_1   |     array    |
|values_1_q1            |  in |   32|  ap_memory |   values_1   |     array    |
|values_2_address0      | out |    1|  ap_memory |   values_2   |     array    |
|values_2_ce0           | out |    1|  ap_memory |   values_2   |     array    |
|values_2_q0            |  in |   32|  ap_memory |   values_2   |     array    |
|values_2_address1      | out |    1|  ap_memory |   values_2   |     array    |
|values_2_ce1           | out |    1|  ap_memory |   values_2   |     array    |
|values_2_q1            |  in |   32|  ap_memory |   values_2   |     array    |
|values_3_address0      | out |    1|  ap_memory |   values_3   |     array    |
|values_3_ce0           | out |    1|  ap_memory |   values_3   |     array    |
|values_3_q0            |  in |   32|  ap_memory |   values_3   |     array    |
|values_3_address1      | out |    1|  ap_memory |   values_3   |     array    |
|values_3_ce1           | out |    1|  ap_memory |   values_3   |     array    |
|values_3_q1            |  in |   32|  ap_memory |   values_3   |     array    |
|mulRes_address0        | out |    2|  ap_memory |    mulRes    |     array    |
|mulRes_ce0             | out |    1|  ap_memory |    mulRes    |     array    |
|mulRes_we0             | out |    1|  ap_memory |    mulRes    |     array    |
|mulRes_d0              | out |   32|  ap_memory |    mulRes    |     array    |
|vector_0               |  in |   32|   ap_none  |   vector_0   |    pointer   |
|vector_1               |  in |   32|   ap_none  |   vector_1   |    pointer   |
|vector_2               |  in |   32|   ap_none  |   vector_2   |    pointer   |
|vector_3               |  in |   32|   ap_none  |   vector_3   |    pointer   |
+-----------------------+-----+-----+------------+--------------+--------------+

