
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//strings_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401840 <.init>:
  401840:	stp	x29, x30, [sp, #-16]!
  401844:	mov	x29, sp
  401848:	bl	401d40 <ferror@plt+0x60>
  40184c:	ldp	x29, x30, [sp], #16
  401850:	ret

Disassembly of section .plt:

0000000000401860 <memcpy@plt-0x20>:
  401860:	stp	x16, x30, [sp, #-16]!
  401864:	adrp	x16, 415000 <ferror@plt+0x13320>
  401868:	ldr	x17, [x16, #4088]
  40186c:	add	x16, x16, #0xff8
  401870:	br	x17
  401874:	nop
  401878:	nop
  40187c:	nop

0000000000401880 <memcpy@plt>:
  401880:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401884:	ldr	x17, [x16]
  401888:	add	x16, x16, #0x0
  40188c:	br	x17

0000000000401890 <memmove@plt>:
  401890:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401894:	ldr	x17, [x16, #8]
  401898:	add	x16, x16, #0x8
  40189c:	br	x17

00000000004018a0 <mkstemps@plt>:
  4018a0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4018a4:	ldr	x17, [x16, #16]
  4018a8:	add	x16, x16, #0x10
  4018ac:	br	x17

00000000004018b0 <strtoul@plt>:
  4018b0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4018b4:	ldr	x17, [x16, #24]
  4018b8:	add	x16, x16, #0x18
  4018bc:	br	x17

00000000004018c0 <strlen@plt>:
  4018c0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4018c4:	ldr	x17, [x16, #32]
  4018c8:	add	x16, x16, #0x20
  4018cc:	br	x17

00000000004018d0 <fputs@plt>:
  4018d0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4018d4:	ldr	x17, [x16, #40]
  4018d8:	add	x16, x16, #0x28
  4018dc:	br	x17

00000000004018e0 <bfd_scan_vma@plt>:
  4018e0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4018e4:	ldr	x17, [x16, #48]
  4018e8:	add	x16, x16, #0x30
  4018ec:	br	x17

00000000004018f0 <exit@plt>:
  4018f0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4018f4:	ldr	x17, [x16, #56]
  4018f8:	add	x16, x16, #0x38
  4018fc:	br	x17

0000000000401900 <perror@plt>:
  401900:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401904:	ldr	x17, [x16, #64]
  401908:	add	x16, x16, #0x40
  40190c:	br	x17

0000000000401910 <bfd_arch_list@plt>:
  401910:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401914:	ldr	x17, [x16, #72]
  401918:	add	x16, x16, #0x48
  40191c:	br	x17

0000000000401920 <bfd_set_default_target@plt>:
  401920:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401924:	ldr	x17, [x16, #80]
  401928:	add	x16, x16, #0x50
  40192c:	br	x17

0000000000401930 <ftell@plt>:
  401930:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401934:	ldr	x17, [x16, #88]
  401938:	add	x16, x16, #0x58
  40193c:	br	x17

0000000000401940 <sprintf@plt>:
  401940:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401944:	ldr	x17, [x16, #96]
  401948:	add	x16, x16, #0x60
  40194c:	br	x17

0000000000401950 <putc@plt>:
  401950:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401954:	ldr	x17, [x16, #104]
  401958:	add	x16, x16, #0x68
  40195c:	br	x17

0000000000401960 <fputc@plt>:
  401960:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401964:	ldr	x17, [x16, #112]
  401968:	add	x16, x16, #0x70
  40196c:	br	x17

0000000000401970 <ctime@plt>:
  401970:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401974:	ldr	x17, [x16, #120]
  401978:	add	x16, x16, #0x78
  40197c:	br	x17

0000000000401980 <bfd_malloc_and_get_section@plt>:
  401980:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401984:	ldr	x17, [x16, #128]
  401988:	add	x16, x16, #0x80
  40198c:	br	x17

0000000000401990 <bfd_openr@plt>:
  401990:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401994:	ldr	x17, [x16, #136]
  401998:	add	x16, x16, #0x88
  40199c:	br	x17

00000000004019a0 <fclose@plt>:
  4019a0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4019a4:	ldr	x17, [x16, #144]
  4019a8:	add	x16, x16, #0x90
  4019ac:	br	x17

00000000004019b0 <atoi@plt>:
  4019b0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4019b4:	ldr	x17, [x16, #152]
  4019b8:	add	x16, x16, #0x98
  4019bc:	br	x17

00000000004019c0 <fopen@plt>:
  4019c0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4019c4:	ldr	x17, [x16, #160]
  4019c8:	add	x16, x16, #0xa0
  4019cc:	br	x17

00000000004019d0 <xrealloc@plt>:
  4019d0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4019d4:	ldr	x17, [x16, #168]
  4019d8:	add	x16, x16, #0xa8
  4019dc:	br	x17

00000000004019e0 <bindtextdomain@plt>:
  4019e0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4019e4:	ldr	x17, [x16, #176]
  4019e8:	add	x16, x16, #0xb0
  4019ec:	br	x17

00000000004019f0 <bfd_target_list@plt>:
  4019f0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4019f4:	ldr	x17, [x16, #184]
  4019f8:	add	x16, x16, #0xb8
  4019fc:	br	x17

0000000000401a00 <__libc_start_main@plt>:
  401a00:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401a04:	ldr	x17, [x16, #192]
  401a08:	add	x16, x16, #0xc0
  401a0c:	br	x17

0000000000401a10 <bfd_get_error@plt>:
  401a10:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401a14:	ldr	x17, [x16, #200]
  401a18:	add	x16, x16, #0xc8
  401a1c:	br	x17

0000000000401a20 <memset@plt>:
  401a20:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401a24:	ldr	x17, [x16, #208]
  401a28:	add	x16, x16, #0xd0
  401a2c:	br	x17

0000000000401a30 <xmalloc@plt>:
  401a30:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401a34:	ldr	x17, [x16, #216]
  401a38:	add	x16, x16, #0xd8
  401a3c:	br	x17

0000000000401a40 <xmalloc_set_program_name@plt>:
  401a40:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401a44:	ldr	x17, [x16, #224]
  401a48:	add	x16, x16, #0xe0
  401a4c:	br	x17

0000000000401a50 <xstrdup@plt>:
  401a50:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401a54:	ldr	x17, [x16, #232]
  401a58:	add	x16, x16, #0xe8
  401a5c:	br	x17

0000000000401a60 <bfd_init@plt>:
  401a60:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401a64:	ldr	x17, [x16, #240]
  401a68:	add	x16, x16, #0xf0
  401a6c:	br	x17

0000000000401a70 <getc_unlocked@plt>:
  401a70:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401a74:	ldr	x17, [x16, #248]
  401a78:	add	x16, x16, #0xf8
  401a7c:	br	x17

0000000000401a80 <strerror@plt>:
  401a80:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401a84:	ldr	x17, [x16, #256]
  401a88:	add	x16, x16, #0x100
  401a8c:	br	x17

0000000000401a90 <close@plt>:
  401a90:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401a94:	ldr	x17, [x16, #264]
  401a98:	add	x16, x16, #0x108
  401a9c:	br	x17

0000000000401aa0 <strrchr@plt>:
  401aa0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401aa4:	ldr	x17, [x16, #272]
  401aa8:	add	x16, x16, #0x110
  401aac:	br	x17

0000000000401ab0 <__gmon_start__@plt>:
  401ab0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401ab4:	ldr	x17, [x16, #280]
  401ab8:	add	x16, x16, #0x118
  401abc:	br	x17

0000000000401ac0 <bfd_set_format@plt>:
  401ac0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401ac4:	ldr	x17, [x16, #288]
  401ac8:	add	x16, x16, #0x120
  401acc:	br	x17

0000000000401ad0 <mkdtemp@plt>:
  401ad0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401ad4:	ldr	x17, [x16, #296]
  401ad8:	add	x16, x16, #0x128
  401adc:	br	x17

0000000000401ae0 <fseek@plt>:
  401ae0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401ae4:	ldr	x17, [x16, #304]
  401ae8:	add	x16, x16, #0x130
  401aec:	br	x17

0000000000401af0 <abort@plt>:
  401af0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401af4:	ldr	x17, [x16, #312]
  401af8:	add	x16, x16, #0x138
  401afc:	br	x17

0000000000401b00 <access@plt>:
  401b00:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401b04:	ldr	x17, [x16, #320]
  401b08:	add	x16, x16, #0x140
  401b0c:	br	x17

0000000000401b10 <bfd_close_all_done@plt>:
  401b10:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401b14:	ldr	x17, [x16, #328]
  401b18:	add	x16, x16, #0x148
  401b1c:	br	x17

0000000000401b20 <fread_unlocked@plt>:
  401b20:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401b24:	ldr	x17, [x16, #336]
  401b28:	add	x16, x16, #0x150
  401b2c:	br	x17

0000000000401b30 <textdomain@plt>:
  401b30:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401b34:	ldr	x17, [x16, #344]
  401b38:	add	x16, x16, #0x158
  401b3c:	br	x17

0000000000401b40 <getopt_long@plt>:
  401b40:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401b44:	ldr	x17, [x16, #352]
  401b48:	add	x16, x16, #0x160
  401b4c:	br	x17

0000000000401b50 <strcmp@plt>:
  401b50:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401b54:	ldr	x17, [x16, #360]
  401b58:	add	x16, x16, #0x168
  401b5c:	br	x17

0000000000401b60 <bfd_printable_arch_mach@plt>:
  401b60:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401b64:	ldr	x17, [x16, #368]
  401b68:	add	x16, x16, #0x170
  401b6c:	br	x17

0000000000401b70 <bfd_iterate_over_targets@plt>:
  401b70:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401b74:	ldr	x17, [x16, #376]
  401b78:	add	x16, x16, #0x178
  401b7c:	br	x17

0000000000401b80 <free@plt>:
  401b80:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401b84:	ldr	x17, [x16, #384]
  401b88:	add	x16, x16, #0x180
  401b8c:	br	x17

0000000000401b90 <bfd_openw@plt>:
  401b90:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401b94:	ldr	x17, [x16, #392]
  401b98:	add	x16, x16, #0x188
  401b9c:	br	x17

0000000000401ba0 <fwrite@plt>:
  401ba0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401ba4:	ldr	x17, [x16, #400]
  401ba8:	add	x16, x16, #0x190
  401bac:	br	x17

0000000000401bb0 <bfd_set_error_program_name@plt>:
  401bb0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401bb4:	ldr	x17, [x16, #408]
  401bb8:	add	x16, x16, #0x198
  401bbc:	br	x17

0000000000401bc0 <fflush@plt>:
  401bc0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401bc4:	ldr	x17, [x16, #416]
  401bc8:	add	x16, x16, #0x1a0
  401bcc:	br	x17

0000000000401bd0 <strcpy@plt>:
  401bd0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401bd4:	ldr	x17, [x16, #424]
  401bd8:	add	x16, x16, #0x1a8
  401bdc:	br	x17

0000000000401be0 <mkstemp@plt>:
  401be0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401be4:	ldr	x17, [x16, #432]
  401be8:	add	x16, x16, #0x1b0
  401bec:	br	x17

0000000000401bf0 <xexit@plt>:
  401bf0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401bf4:	ldr	x17, [x16, #440]
  401bf8:	add	x16, x16, #0x1b8
  401bfc:	br	x17

0000000000401c00 <bfd_close@plt>:
  401c00:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401c04:	ldr	x17, [x16, #448]
  401c08:	add	x16, x16, #0x1c0
  401c0c:	br	x17

0000000000401c10 <bfd_errmsg@plt>:
  401c10:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401c14:	ldr	x17, [x16, #456]
  401c18:	add	x16, x16, #0x1c8
  401c1c:	br	x17

0000000000401c20 <dcgettext@plt>:
  401c20:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401c24:	ldr	x17, [x16, #464]
  401c28:	add	x16, x16, #0x1d0
  401c2c:	br	x17

0000000000401c30 <bfd_check_format@plt>:
  401c30:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401c34:	ldr	x17, [x16, #472]
  401c38:	add	x16, x16, #0x1d8
  401c3c:	br	x17

0000000000401c40 <vfprintf@plt>:
  401c40:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401c44:	ldr	x17, [x16, #480]
  401c48:	add	x16, x16, #0x1e0
  401c4c:	br	x17

0000000000401c50 <printf@plt>:
  401c50:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401c54:	ldr	x17, [x16, #488]
  401c58:	add	x16, x16, #0x1e8
  401c5c:	br	x17

0000000000401c60 <__assert_fail@plt>:
  401c60:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401c64:	ldr	x17, [x16, #496]
  401c68:	add	x16, x16, #0x1f0
  401c6c:	br	x17

0000000000401c70 <__errno_location@plt>:
  401c70:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401c74:	ldr	x17, [x16, #504]
  401c78:	add	x16, x16, #0x1f8
  401c7c:	br	x17

0000000000401c80 <getenv@plt>:
  401c80:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401c84:	ldr	x17, [x16, #512]
  401c88:	add	x16, x16, #0x200
  401c8c:	br	x17

0000000000401c90 <putchar@plt>:
  401c90:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401c94:	ldr	x17, [x16, #520]
  401c98:	add	x16, x16, #0x208
  401c9c:	br	x17

0000000000401ca0 <__xstat@plt>:
  401ca0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401ca4:	ldr	x17, [x16, #528]
  401ca8:	add	x16, x16, #0x210
  401cac:	br	x17

0000000000401cb0 <unlink@plt>:
  401cb0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401cb4:	ldr	x17, [x16, #536]
  401cb8:	add	x16, x16, #0x218
  401cbc:	br	x17

0000000000401cc0 <fprintf@plt>:
  401cc0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401cc4:	ldr	x17, [x16, #544]
  401cc8:	add	x16, x16, #0x220
  401ccc:	br	x17

0000000000401cd0 <setlocale@plt>:
  401cd0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401cd4:	ldr	x17, [x16, #552]
  401cd8:	add	x16, x16, #0x228
  401cdc:	br	x17

0000000000401ce0 <ferror@plt>:
  401ce0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401ce4:	ldr	x17, [x16, #560]
  401ce8:	add	x16, x16, #0x230
  401cec:	br	x17

Disassembly of section .text:

0000000000401cf0 <.text>:
  401cf0:	mov	x29, #0x0                   	// #0
  401cf4:	mov	x30, #0x0                   	// #0
  401cf8:	mov	x5, x0
  401cfc:	ldr	x1, [sp]
  401d00:	add	x2, sp, #0x8
  401d04:	mov	x6, sp
  401d08:	movz	x0, #0x0, lsl #48
  401d0c:	movk	x0, #0x0, lsl #32
  401d10:	movk	x0, #0x40, lsl #16
  401d14:	movk	x0, #0x1dfc
  401d18:	movz	x3, #0x0, lsl #48
  401d1c:	movk	x3, #0x0, lsl #32
  401d20:	movk	x3, #0x40, lsl #16
  401d24:	movk	x3, #0x42c0
  401d28:	movz	x4, #0x0, lsl #48
  401d2c:	movk	x4, #0x0, lsl #32
  401d30:	movk	x4, #0x40, lsl #16
  401d34:	movk	x4, #0x4340
  401d38:	bl	401a00 <__libc_start_main@plt>
  401d3c:	bl	401af0 <abort@plt>
  401d40:	adrp	x0, 415000 <ferror@plt+0x13320>
  401d44:	ldr	x0, [x0, #4064]
  401d48:	cbz	x0, 401d50 <ferror@plt+0x70>
  401d4c:	b	401ab0 <__gmon_start__@plt>
  401d50:	ret
  401d54:	nop
  401d58:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  401d5c:	add	x0, x0, #0x3c8
  401d60:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  401d64:	add	x1, x1, #0x3c8
  401d68:	cmp	x1, x0
  401d6c:	b.eq	401d84 <ferror@plt+0xa4>  // b.none
  401d70:	adrp	x1, 404000 <ferror@plt+0x2320>
  401d74:	ldr	x1, [x1, #880]
  401d78:	cbz	x1, 401d84 <ferror@plt+0xa4>
  401d7c:	mov	x16, x1
  401d80:	br	x16
  401d84:	ret
  401d88:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  401d8c:	add	x0, x0, #0x3c8
  401d90:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  401d94:	add	x1, x1, #0x3c8
  401d98:	sub	x1, x1, x0
  401d9c:	lsr	x2, x1, #63
  401da0:	add	x1, x2, x1, asr #3
  401da4:	cmp	xzr, x1, asr #1
  401da8:	asr	x1, x1, #1
  401dac:	b.eq	401dc4 <ferror@plt+0xe4>  // b.none
  401db0:	adrp	x2, 404000 <ferror@plt+0x2320>
  401db4:	ldr	x2, [x2, #888]
  401db8:	cbz	x2, 401dc4 <ferror@plt+0xe4>
  401dbc:	mov	x16, x2
  401dc0:	br	x16
  401dc4:	ret
  401dc8:	stp	x29, x30, [sp, #-32]!
  401dcc:	mov	x29, sp
  401dd0:	str	x19, [sp, #16]
  401dd4:	adrp	x19, 416000 <memcpy@GLIBC_2.17>
  401dd8:	ldrb	w0, [x19, #1008]
  401ddc:	cbnz	w0, 401dec <ferror@plt+0x10c>
  401de0:	bl	401d58 <ferror@plt+0x78>
  401de4:	mov	w0, #0x1                   	// #1
  401de8:	strb	w0, [x19, #1008]
  401dec:	ldr	x19, [sp, #16]
  401df0:	ldp	x29, x30, [sp], #32
  401df4:	ret
  401df8:	b	401d88 <ferror@plt+0xa8>
  401dfc:	sub	sp, sp, #0x100
  401e00:	stp	x20, x19, [sp, #240]
  401e04:	mov	x19, x1
  401e08:	str	x1, [sp, #8]
  401e0c:	adrp	x1, 404000 <ferror@plt+0x2320>
  401e10:	str	w0, [sp, #20]
  401e14:	add	x1, x1, #0xc52
  401e18:	mov	w0, #0x6                   	// #6
  401e1c:	stp	x29, x30, [sp, #160]
  401e20:	stp	x28, x27, [sp, #176]
  401e24:	stp	x26, x25, [sp, #192]
  401e28:	stp	x24, x23, [sp, #208]
  401e2c:	stp	x22, x21, [sp, #224]
  401e30:	add	x29, sp, #0xa0
  401e34:	bl	401cd0 <setlocale@plt>
  401e38:	adrp	x20, 404000 <ferror@plt+0x2320>
  401e3c:	add	x20, x20, #0x3ae
  401e40:	adrp	x1, 404000 <ferror@plt+0x2320>
  401e44:	add	x1, x1, #0x3b7
  401e48:	mov	x0, x20
  401e4c:	bl	4019e0 <bindtextdomain@plt>
  401e50:	mov	x0, x20
  401e54:	bl	401b30 <textdomain@plt>
  401e58:	ldr	x0, [x19]
  401e5c:	adrp	x19, 416000 <memcpy@GLIBC_2.17>
  401e60:	str	x0, [x19, #1104]
  401e64:	bl	401a40 <xmalloc_set_program_name@plt>
  401e68:	ldr	x0, [x19, #1104]
  401e6c:	bl	401bb0 <bfd_set_error_program_name@plt>
  401e70:	add	x0, sp, #0x14
  401e74:	add	x1, sp, #0x8
  401e78:	bl	403d88 <ferror@plt+0x20a8>
  401e7c:	adrp	x19, 404000 <ferror@plt+0x2320>
  401e80:	adrp	x20, 416000 <memcpy@GLIBC_2.17>
  401e84:	adrp	x21, 404000 <ferror@plt+0x2320>
  401e88:	mov	w27, wzr
  401e8c:	adrp	x22, 416000 <memcpy@GLIBC_2.17>
  401e90:	mov	w8, #0x4                   	// #4
  401e94:	adrp	x12, 416000 <memcpy@GLIBC_2.17>
  401e98:	adrp	x28, 416000 <memcpy@GLIBC_2.17>
  401e9c:	adrp	x13, 416000 <memcpy@GLIBC_2.17>
  401ea0:	adrp	x10, 416000 <memcpy@GLIBC_2.17>
  401ea4:	adrp	x11, 416000 <memcpy@GLIBC_2.17>
  401ea8:	adrp	x24, 416000 <memcpy@GLIBC_2.17>
  401eac:	mov	w9, #0x73                  	// #115
  401eb0:	adrp	x14, 416000 <memcpy@GLIBC_2.17>
  401eb4:	add	x19, x19, #0x3c9
  401eb8:	add	x20, x20, #0x248
  401ebc:	adrp	x25, 416000 <memcpy@GLIBC_2.17>
  401ec0:	adrp	x26, 416000 <memcpy@GLIBC_2.17>
  401ec4:	add	x21, x21, #0x380
  401ec8:	mov	w23, #0x1                   	// #1
  401ecc:	str	w8, [x22, #1016]
  401ed0:	strb	wzr, [x12, #1020]
  401ed4:	strb	wzr, [x28, #1024]
  401ed8:	strb	wzr, [x13, #1028]
  401edc:	strb	wzr, [x10, #1032]
  401ee0:	str	xzr, [x11, #1040]
  401ee4:	strb	w9, [x24, #1048]
  401ee8:	str	xzr, [x14, #1056]
  401eec:	ldr	w0, [sp, #20]
  401ef0:	ldr	x1, [sp, #8]
  401ef4:	mov	x2, x19
  401ef8:	mov	x3, x20
  401efc:	mov	x4, xzr
  401f00:	bl	401b40 <getopt_long@plt>
  401f04:	cmp	w0, #0x53
  401f08:	b.le	401f34 <ferror@plt+0x254>
  401f0c:	sub	w8, w0, #0x61
  401f10:	cmp	w8, #0x16
  401f14:	b.hi	401f50 <ferror@plt+0x270>  // b.pmore
  401f18:	adr	x9, 401f28 <ferror@plt+0x248>
  401f1c:	ldrh	w10, [x21, x8, lsl #1]
  401f20:	add	x9, x9, x10, lsl #2
  401f24:	br	x9
  401f28:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401f2c:	strb	wzr, [x8, #1032]
  401f30:	b	401eec <ferror@plt+0x20c>
  401f34:	cmn	w0, #0x1
  401f38:	b.eq	402060 <ferror@plt+0x380>  // b.none
  401f3c:	cmp	w0, #0x3f
  401f40:	b.eq	402428 <ferror@plt+0x748>  // b.none
  401f44:	cmp	w0, #0x48
  401f48:	b.ne	401f70 <ferror@plt+0x290>  // b.any
  401f4c:	b	402418 <ferror@plt+0x738>
  401f50:	cmp	w0, #0x54
  401f54:	b.eq	402030 <ferror@plt+0x350>  // b.none
  401f58:	cmp	w0, #0x56
  401f5c:	b.ne	401f70 <ferror@plt+0x290>  // b.any
  401f60:	adrp	x0, 404000 <ferror@plt+0x2320>
  401f64:	add	x0, x0, #0x403
  401f68:	bl	403884 <ferror@plt+0x1ba4>
  401f6c:	b	401eec <ferror@plt+0x20c>
  401f70:	ldr	w27, [x25, #984]
  401f74:	b	401eec <ferror@plt+0x20c>
  401f78:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401f7c:	strb	w23, [x8, #1028]
  401f80:	b	401eec <ferror@plt+0x20c>
  401f84:	ldr	x8, [x26, #976]
  401f88:	ldrb	w9, [x8, #1]
  401f8c:	cbnz	w9, 402428 <ferror@plt+0x748>
  401f90:	ldrb	w8, [x8]
  401f94:	strb	w8, [x24, #1048]
  401f98:	b	401eec <ferror@plt+0x20c>
  401f9c:	ldr	x8, [x26, #976]
  401fa0:	strb	w23, [x28, #1024]
  401fa4:	ldrb	w9, [x8, #1]
  401fa8:	cbnz	w9, 402428 <ferror@plt+0x748>
  401fac:	ldrb	w8, [x8]
  401fb0:	cmp	w8, #0x64
  401fb4:	b.eq	402050 <ferror@plt+0x370>  // b.none
  401fb8:	cmp	w8, #0x78
  401fbc:	b.eq	402040 <ferror@plt+0x360>  // b.none
  401fc0:	cmp	w8, #0x6f
  401fc4:	b.eq	402014 <ferror@plt+0x334>  // b.none
  401fc8:	b	402428 <ferror@plt+0x748>
  401fcc:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401fd0:	strb	w23, [x8, #1020]
  401fd4:	b	401eec <ferror@plt+0x20c>
  401fd8:	ldr	x0, [x26, #976]
  401fdc:	mov	x1, sp
  401fe0:	mov	w2, wzr
  401fe4:	bl	4018b0 <strtoul@plt>
  401fe8:	ldr	x8, [sp]
  401fec:	str	w0, [x22, #1016]
  401ff0:	cbz	x8, 401eec <ferror@plt+0x20c>
  401ff4:	ldrb	w8, [x8]
  401ff8:	cbz	w8, 401eec <ferror@plt+0x20c>
  401ffc:	b	402438 <ferror@plt+0x758>
  402000:	ldr	x8, [x26, #976]
  402004:	adrp	x9, 416000 <memcpy@GLIBC_2.17>
  402008:	str	x8, [x9, #1056]
  40200c:	b	401eec <ferror@plt+0x20c>
  402010:	strb	w23, [x28, #1024]
  402014:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402018:	mov	w9, #0x8                   	// #8
  40201c:	str	w9, [x8, #1064]
  402020:	b	401eec <ferror@plt+0x20c>
  402024:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402028:	strb	w23, [x8, #1032]
  40202c:	b	401eec <ferror@plt+0x20c>
  402030:	ldr	x8, [x26, #976]
  402034:	adrp	x9, 416000 <memcpy@GLIBC_2.17>
  402038:	str	x8, [x9, #1040]
  40203c:	b	401eec <ferror@plt+0x20c>
  402040:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402044:	mov	w9, #0x10                  	// #16
  402048:	str	w9, [x8, #1064]
  40204c:	b	401eec <ferror@plt+0x20c>
  402050:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402054:	mov	w9, #0xa                   	// #10
  402058:	str	w9, [x8, #1064]
  40205c:	b	401eec <ferror@plt+0x20c>
  402060:	cbz	w27, 4020c0 <ferror@plt+0x3e0>
  402064:	ldr	x8, [sp, #8]
  402068:	sub	w19, w27, #0x1
  40206c:	mov	x1, sp
  402070:	mov	w2, wzr
  402074:	ldr	x8, [x8, w19, sxtw #3]
  402078:	add	x0, x8, #0x1
  40207c:	bl	4018b0 <strtoul@plt>
  402080:	ldr	x8, [sp]
  402084:	adrp	x26, 416000 <memcpy@GLIBC_2.17>
  402088:	str	w0, [x22, #1016]
  40208c:	cbz	x8, 4020c8 <ferror@plt+0x3e8>
  402090:	ldrb	w8, [x8]
  402094:	cbz	w8, 4020c8 <ferror@plt+0x3e8>
  402098:	adrp	x1, 404000 <ferror@plt+0x2320>
  40209c:	add	x1, x1, #0x3e7
  4020a0:	mov	w2, #0x5                   	// #5
  4020a4:	mov	x0, xzr
  4020a8:	sxtw	x19, w19
  4020ac:	bl	401c20 <dcgettext@plt>
  4020b0:	ldr	x8, [sp, #8]
  4020b4:	ldr	x8, [x8, x19, lsl #3]
  4020b8:	add	x1, x8, #0x1
  4020bc:	bl	402d1c <ferror@plt+0x103c>
  4020c0:	ldr	w0, [x22, #1016]
  4020c4:	adrp	x26, 416000 <memcpy@GLIBC_2.17>
  4020c8:	cmp	w0, #0x0
  4020cc:	b.le	402454 <ferror@plt+0x774>
  4020d0:	ldrb	w8, [x24, #1048]
  4020d4:	sub	w8, w8, #0x42
  4020d8:	cmp	w8, #0x31
  4020dc:	b.hi	402428 <ferror@plt+0x748>  // b.pmore
  4020e0:	mov	w9, #0x1                   	// #1
  4020e4:	lsl	x9, x9, x8
  4020e8:	mov	w10, #0x401                 	// #1025
  4020ec:	tst	x9, x10
  4020f0:	b.ne	402110 <ferror@plt+0x430>  // b.any
  4020f4:	mov	w9, #0x1                   	// #1
  4020f8:	lsl	x9, x9, x8
  4020fc:	mov	x10, #0x40100000000         	// #4402341478400
  402100:	tst	x9, x10
  402104:	b.eq	402118 <ferror@plt+0x438>  // b.none
  402108:	mov	w8, #0x2                   	// #2
  40210c:	b	40212c <ferror@plt+0x44c>
  402110:	mov	w8, #0x4                   	// #4
  402114:	b	40212c <ferror@plt+0x44c>
  402118:	mov	w9, #0x1                   	// #1
  40211c:	lsl	x8, x9, x8
  402120:	tst	x8, #0x2000000020000
  402124:	b.eq	402428 <ferror@plt+0x748>  // b.none
  402128:	mov	w8, #0x1                   	// #1
  40212c:	adrp	x9, 416000 <memcpy@GLIBC_2.17>
  402130:	str	w8, [x9, #1068]
  402134:	bl	401a60 <bfd_init@plt>
  402138:	cmp	w0, #0x118
  40213c:	b.ne	402470 <ferror@plt+0x790>  // b.any
  402140:	bl	402dfc <ferror@plt+0x111c>
  402144:	ldr	w21, [x25, #984]
  402148:	ldr	w22, [sp, #20]
  40214c:	cmp	w21, w22
  402150:	b.ge	4023c4 <ferror@plt+0x6e4>  // b.tcont
  402154:	adrp	x20, 404000 <ferror@plt+0x2320>
  402158:	mov	w24, wzr
  40215c:	mov	w19, wzr
  402160:	add	x20, x20, #0x45e
  402164:	mov	w23, #0x103                 	// #259
  402168:	ldr	x8, [sp, #8]
  40216c:	mov	x1, x20
  402170:	ldr	x27, [x8, w21, sxtw #3]
  402174:	mov	x0, x27
  402178:	bl	401b50 <strcmp@plt>
  40217c:	cbz	w0, 4021b4 <ferror@plt+0x4d4>
  402180:	add	x1, sp, #0x18
  402184:	mov	x0, x27
  402188:	bl	404348 <ferror@plt+0x2668>
  40218c:	tbnz	w0, #31, 4021bc <ferror@plt+0x4dc>
  402190:	ldr	w8, [sp, #40]
  402194:	and	w8, w8, #0xf000
  402198:	cmp	w8, #0x4, lsl #12
  40219c:	b.ne	4021ec <ferror@plt+0x50c>  // b.any
  4021a0:	adrp	x1, 404000 <ferror@plt+0x2320>
  4021a4:	mov	w2, #0x5                   	// #5
  4021a8:	mov	x0, xzr
  4021ac:	add	x1, x1, #0x509
  4021b0:	b	4021dc <ferror@plt+0x4fc>
  4021b4:	strb	wzr, [x26, #1032]
  4021b8:	b	402388 <ferror@plt+0x6a8>
  4021bc:	bl	401c70 <__errno_location@plt>
  4021c0:	ldr	w8, [x0]
  4021c4:	cmp	w8, #0x2
  4021c8:	b.ne	4022bc <ferror@plt+0x5dc>  // b.any
  4021cc:	adrp	x1, 404000 <ferror@plt+0x2320>
  4021d0:	mov	w2, #0x5                   	// #5
  4021d4:	mov	x0, xzr
  4021d8:	add	x1, x1, #0x4ca
  4021dc:	bl	401c20 <dcgettext@plt>
  4021e0:	mov	x1, x27
  4021e4:	bl	402d88 <ferror@plt+0x10a8>
  4021e8:	b	4022f4 <ferror@plt+0x614>
  4021ec:	ldrb	w8, [x26, #1032]
  4021f0:	cmp	w8, #0x1
  4021f4:	b.ne	402334 <ferror@plt+0x654>  // b.any
  4021f8:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  4021fc:	ldr	x1, [x8, #1040]
  402200:	mov	x0, x27
  402204:	bl	401990 <bfd_openr@plt>
  402208:	cbz	x0, 402334 <ferror@plt+0x654>
  40220c:	mov	w1, #0x1                   	// #1
  402210:	mov	x28, x0
  402214:	bl	401c30 <bfd_check_format@plt>
  402218:	cbz	w0, 4022fc <ferror@plt+0x61c>
  40221c:	ldr	x26, [x28, #144]
  402220:	cbz	x26, 402308 <ferror@plt+0x628>
  402224:	mov	w22, wzr
  402228:	ldr	w8, [x26, #32]
  40222c:	bics	wzr, w23, w8
  402230:	b.ne	4022b0 <ferror@plt+0x5d0>  // b.any
  402234:	ldr	x24, [x26, #56]
  402238:	cbz	x24, 4022b0 <ferror@plt+0x5d0>
  40223c:	sub	x2, x29, #0x8
  402240:	mov	x0, x28
  402244:	mov	x1, x26
  402248:	bl	401980 <bfd_malloc_and_get_section@plt>
  40224c:	cbz	w0, 402278 <ferror@plt+0x598>
  402250:	ldr	x2, [x26, #144]
  402254:	ldur	x4, [x29, #-8]
  402258:	mov	x0, x27
  40225c:	mov	x1, xzr
  402260:	mov	w3, w24
  402264:	bl	402588 <ferror@plt+0x8a8>
  402268:	ldur	x0, [x29, #-8]
  40226c:	bl	401b80 <free@plt>
  402270:	mov	w22, #0x1                   	// #1
  402274:	b	4022b0 <ferror@plt+0x5d0>
  402278:	adrp	x1, 404000 <ferror@plt+0x2320>
  40227c:	mov	w2, #0x5                   	// #5
  402280:	mov	x0, xzr
  402284:	add	x1, x1, #0x52b
  402288:	bl	401c20 <dcgettext@plt>
  40228c:	ldr	x24, [x26]
  402290:	mov	x21, x0
  402294:	bl	401a10 <bfd_get_error@plt>
  402298:	bl	401c10 <bfd_errmsg@plt>
  40229c:	mov	x3, x0
  4022a0:	mov	x0, x21
  4022a4:	mov	x1, x27
  4022a8:	mov	x2, x24
  4022ac:	bl	402d88 <ferror@plt+0x10a8>
  4022b0:	ldr	x26, [x26, #16]
  4022b4:	cbnz	x26, 402228 <ferror@plt+0x548>
  4022b8:	b	40230c <ferror@plt+0x62c>
  4022bc:	adrp	x1, 404000 <ferror@plt+0x2320>
  4022c0:	mov	x24, x0
  4022c4:	mov	w2, #0x5                   	// #5
  4022c8:	mov	x0, xzr
  4022cc:	add	x1, x1, #0x4dd
  4022d0:	bl	401c20 <dcgettext@plt>
  4022d4:	ldr	w8, [x24]
  4022d8:	mov	x24, x0
  4022dc:	mov	w0, w8
  4022e0:	bl	401a80 <strerror@plt>
  4022e4:	mov	x2, x0
  4022e8:	mov	x0, x24
  4022ec:	mov	x1, x27
  4022f0:	bl	402d88 <ferror@plt+0x10a8>
  4022f4:	mov	w8, #0x1                   	// #1
  4022f8:	b	402378 <ferror@plt+0x698>
  4022fc:	mov	x0, x28
  402300:	bl	401c00 <bfd_close@plt>
  402304:	b	402334 <ferror@plt+0x654>
  402308:	mov	w22, wzr
  40230c:	mov	x0, x28
  402310:	bl	401c00 <bfd_close@plt>
  402314:	cbz	w0, 402328 <ferror@plt+0x648>
  402318:	adrp	x26, 416000 <memcpy@GLIBC_2.17>
  40231c:	cbz	w22, 402334 <ferror@plt+0x654>
  402320:	mov	w8, wzr
  402324:	b	402378 <ferror@plt+0x698>
  402328:	mov	x0, x27
  40232c:	bl	4029a8 <ferror@plt+0xcc8>
  402330:	adrp	x26, 416000 <memcpy@GLIBC_2.17>
  402334:	adrp	x1, 404000 <ferror@plt+0x2320>
  402338:	mov	x0, x27
  40233c:	add	x1, x1, #0x4bb
  402340:	bl	4019c0 <fopen@plt>
  402344:	cbz	x0, 40239c <ferror@plt+0x6bc>
  402348:	mov	x24, x0
  40234c:	mov	x0, x27
  402350:	mov	x1, x24
  402354:	mov	x2, xzr
  402358:	mov	w3, wzr
  40235c:	mov	x4, xzr
  402360:	bl	402588 <ferror@plt+0x8a8>
  402364:	mov	x0, x24
  402368:	bl	4019a0 <fclose@plt>
  40236c:	cmn	w0, #0x1
  402370:	mov	w8, wzr
  402374:	b.eq	40239c <ferror@plt+0x6bc>  // b.none
  402378:	ldr	w21, [x25, #984]
  40237c:	ldr	w22, [sp, #20]
  402380:	orr	w19, w8, w19
  402384:	mov	w24, #0x1                   	// #1
  402388:	add	w21, w21, #0x1
  40238c:	cmp	w21, w22
  402390:	str	w21, [x25, #984]
  402394:	b.lt	402168 <ferror@plt+0x488>  // b.tstop
  402398:	b	4023f0 <ferror@plt+0x710>
  40239c:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  4023a0:	ldr	x0, [x8, #968]
  4023a4:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  4023a8:	ldr	x2, [x8, #1104]
  4023ac:	adrp	x1, 404000 <ferror@plt+0x2320>
  4023b0:	add	x1, x1, #0x526
  4023b4:	bl	401cc0 <fprintf@plt>
  4023b8:	mov	x0, x27
  4023bc:	bl	401900 <perror@plt>
  4023c0:	b	4022f4 <ferror@plt+0x614>
  4023c4:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  4023c8:	ldr	x1, [x8, #1000]
  4023cc:	adrp	x0, 404000 <ferror@plt+0x2320>
  4023d0:	add	x0, x0, #0x44d
  4023d4:	mov	x2, xzr
  4023d8:	mov	w3, wzr
  4023dc:	mov	x4, xzr
  4023e0:	strb	wzr, [x26, #1032]
  4023e4:	bl	402588 <ferror@plt+0x8a8>
  4023e8:	mov	w19, wzr
  4023ec:	b	4023f4 <ferror@plt+0x714>
  4023f0:	cbz	w24, 402428 <ferror@plt+0x748>
  4023f4:	mov	w0, w19
  4023f8:	ldp	x20, x19, [sp, #240]
  4023fc:	ldp	x22, x21, [sp, #224]
  402400:	ldp	x24, x23, [sp, #208]
  402404:	ldp	x26, x25, [sp, #192]
  402408:	ldp	x28, x27, [sp, #176]
  40240c:	ldp	x29, x30, [sp, #160]
  402410:	add	sp, sp, #0x100
  402414:	ret
  402418:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  40241c:	ldr	x0, [x8, #992]
  402420:	mov	w1, wzr
  402424:	bl	402488 <ferror@plt+0x7a8>
  402428:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  40242c:	ldr	x0, [x8, #968]
  402430:	mov	w1, #0x1                   	// #1
  402434:	bl	402488 <ferror@plt+0x7a8>
  402438:	adrp	x1, 404000 <ferror@plt+0x2320>
  40243c:	add	x1, x1, #0x3e7
  402440:	mov	w2, #0x5                   	// #5
  402444:	mov	x0, xzr
  402448:	bl	401c20 <dcgettext@plt>
  40244c:	ldr	x1, [x26, #976]
  402450:	bl	402d1c <ferror@plt+0x103c>
  402454:	adrp	x1, 404000 <ferror@plt+0x2320>
  402458:	add	x1, x1, #0x40b
  40245c:	mov	w2, #0x5                   	// #5
  402460:	mov	x0, xzr
  402464:	bl	401c20 <dcgettext@plt>
  402468:	ldr	w1, [x22, #1016]
  40246c:	bl	402d1c <ferror@plt+0x103c>
  402470:	adrp	x1, 404000 <ferror@plt+0x2320>
  402474:	add	x1, x1, #0x42c
  402478:	mov	w2, #0x5                   	// #5
  40247c:	mov	x0, xzr
  402480:	bl	401c20 <dcgettext@plt>
  402484:	bl	402d1c <ferror@plt+0x103c>
  402488:	stp	x29, x30, [sp, #-48]!
  40248c:	stp	x20, x19, [sp, #32]
  402490:	mov	w19, w1
  402494:	adrp	x1, 404000 <ferror@plt+0x2320>
  402498:	mov	x20, x0
  40249c:	add	x1, x1, #0x55f
  4024a0:	mov	w2, #0x5                   	// #5
  4024a4:	mov	x0, xzr
  4024a8:	str	x21, [sp, #16]
  4024ac:	mov	x29, sp
  4024b0:	bl	401c20 <dcgettext@plt>
  4024b4:	adrp	x21, 416000 <memcpy@GLIBC_2.17>
  4024b8:	ldr	x2, [x21, #1104]
  4024bc:	mov	x1, x0
  4024c0:	mov	x0, x20
  4024c4:	bl	401cc0 <fprintf@plt>
  4024c8:	adrp	x1, 404000 <ferror@plt+0x2320>
  4024cc:	add	x1, x1, #0x580
  4024d0:	mov	w2, #0x5                   	// #5
  4024d4:	mov	x0, xzr
  4024d8:	bl	401c20 <dcgettext@plt>
  4024dc:	mov	x1, x0
  4024e0:	mov	x0, x20
  4024e4:	bl	401cc0 <fprintf@plt>
  4024e8:	adrp	x1, 404000 <ferror@plt+0x2320>
  4024ec:	add	x1, x1, #0x5bc
  4024f0:	mov	w2, #0x5                   	// #5
  4024f4:	mov	x0, xzr
  4024f8:	bl	401c20 <dcgettext@plt>
  4024fc:	mov	x1, x0
  402500:	mov	x0, x20
  402504:	bl	401cc0 <fprintf@plt>
  402508:	adrp	x1, 404000 <ferror@plt+0x2320>
  40250c:	add	x1, x1, #0x5cf
  402510:	mov	w2, #0x5                   	// #5
  402514:	mov	x0, xzr
  402518:	bl	401c20 <dcgettext@plt>
  40251c:	mov	x1, x0
  402520:	mov	x0, x20
  402524:	bl	401cc0 <fprintf@plt>
  402528:	adrp	x1, 404000 <ferror@plt+0x2320>
  40252c:	add	x1, x1, #0x66a
  402530:	mov	w2, #0x5                   	// #5
  402534:	mov	x0, xzr
  402538:	bl	401c20 <dcgettext@plt>
  40253c:	mov	x1, x0
  402540:	mov	x0, x20
  402544:	bl	401cc0 <fprintf@plt>
  402548:	ldr	x0, [x21, #1104]
  40254c:	mov	x1, x20
  402550:	bl	402ef0 <ferror@plt+0x1210>
  402554:	cbnz	w19, 402580 <ferror@plt+0x8a0>
  402558:	adrp	x1, 404000 <ferror@plt+0x2320>
  40255c:	add	x1, x1, #0x9e0
  402560:	mov	w2, #0x5                   	// #5
  402564:	mov	x0, xzr
  402568:	bl	401c20 <dcgettext@plt>
  40256c:	adrp	x2, 404000 <ferror@plt+0x2320>
  402570:	mov	x1, x0
  402574:	add	x2, x2, #0x9f3
  402578:	mov	x0, x20
  40257c:	bl	401cc0 <fprintf@plt>
  402580:	mov	w0, w19
  402584:	bl	4018f0 <exit@plt>
  402588:	sub	sp, sp, #0x80
  40258c:	stp	x29, x30, [sp, #32]
  402590:	stp	x28, x27, [sp, #48]
  402594:	stp	x26, x25, [sp, #64]
  402598:	stp	x24, x23, [sp, #80]
  40259c:	stp	x22, x21, [sp, #96]
  4025a0:	stp	x20, x19, [sp, #112]
  4025a4:	adrp	x27, 416000 <memcpy@GLIBC_2.17>
  4025a8:	ldrsw	x8, [x27, #1016]
  4025ac:	add	x29, sp, #0x20
  4025b0:	mov	x20, x0
  4025b4:	mov	x26, x2
  4025b8:	add	x0, x8, #0x1
  4025bc:	mov	x19, x1
  4025c0:	stur	x2, [x29, #-8]
  4025c4:	stur	w3, [x29, #-12]
  4025c8:	str	x4, [sp, #8]
  4025cc:	bl	401a30 <xmalloc@plt>
  4025d0:	adrp	x28, 415000 <ferror@plt+0x13320>
  4025d4:	mov	x21, x0
  4025d8:	add	x28, x28, #0xbb8
  4025dc:	adrp	x23, 416000 <memcpy@GLIBC_2.17>
  4025e0:	adrp	x24, 416000 <memcpy@GLIBC_2.17>
  4025e4:	adrp	x25, 416000 <memcpy@GLIBC_2.17>
  4025e8:	ldr	w8, [x27, #1016]
  4025ec:	cmp	w8, #0x1
  4025f0:	b.lt	402684 <ferror@plt+0x9a4>  // b.tstop
  4025f4:	mov	x22, xzr
  4025f8:	sub	x1, x29, #0x8
  4025fc:	sub	x2, x29, #0xc
  402600:	add	x3, sp, #0x8
  402604:	mov	x0, x19
  402608:	bl	4027c8 <ferror@plt+0xae8>
  40260c:	cmn	x0, #0x1
  402610:	b.eq	4027a4 <ferror@plt+0xac4>  // b.none
  402614:	cmp	x0, #0xff
  402618:	b.hi	402664 <ferror@plt+0x984>  // b.pmore
  40261c:	cmp	x0, #0x9
  402620:	b.eq	40264c <ferror@plt+0x96c>  // b.none
  402624:	ldrh	w8, [x28, x0, lsl #1]
  402628:	tbnz	w8, #4, 40264c <ferror@plt+0x96c>
  40262c:	cmp	x0, #0x80
  402630:	b.lt	402640 <ferror@plt+0x960>  // b.tstop
  402634:	ldrb	w9, [x23, #1048]
  402638:	cmp	w9, #0x53
  40263c:	b.eq	40264c <ferror@plt+0x96c>  // b.none
  402640:	tbz	w8, #6, 402664 <ferror@plt+0x984>
  402644:	ldrb	w8, [x24, #1020]
  402648:	cbz	w8, 402664 <ferror@plt+0x984>
  40264c:	ldrsw	x8, [x27, #1016]
  402650:	strb	w0, [x21, x22]
  402654:	add	x22, x22, #0x1
  402658:	cmp	x22, x8
  40265c:	b.lt	4025f8 <ferror@plt+0x918>  // b.tstop
  402660:	b	402688 <ferror@plt+0x9a8>
  402664:	sub	x1, x29, #0x8
  402668:	sub	x2, x29, #0xc
  40266c:	add	x3, sp, #0x8
  402670:	bl	4028d0 <ferror@plt+0xbf0>
  402674:	ldr	w8, [x27, #1016]
  402678:	ldur	x26, [x29, #-8]
  40267c:	cmp	w8, #0x0
  402680:	b.gt	4025f4 <ferror@plt+0x914>
  402684:	mov	x22, xzr
  402688:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  40268c:	ldrb	w8, [x8, #1028]
  402690:	cmp	w8, #0x1
  402694:	b.ne	4026a8 <ferror@plt+0x9c8>  // b.any
  402698:	adrp	x0, 404000 <ferror@plt+0x2320>
  40269c:	add	x0, x0, #0x526
  4026a0:	mov	x1, x20
  4026a4:	bl	401c50 <printf@plt>
  4026a8:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  4026ac:	ldrb	w8, [x8, #1024]
  4026b0:	cmp	w8, #0x1
  4026b4:	b.ne	402700 <ferror@plt+0xa20>  // b.any
  4026b8:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  4026bc:	ldr	w8, [x8, #1064]
  4026c0:	cmp	w8, #0x10
  4026c4:	b.eq	4026e4 <ferror@plt+0xa04>  // b.none
  4026c8:	cmp	w8, #0xa
  4026cc:	b.eq	4026f0 <ferror@plt+0xa10>  // b.none
  4026d0:	cmp	w8, #0x8
  4026d4:	b.ne	402700 <ferror@plt+0xa20>  // b.any
  4026d8:	adrp	x0, 404000 <ferror@plt+0x2320>
  4026dc:	add	x0, x0, #0x54d
  4026e0:	b	4026f8 <ferror@plt+0xa18>
  4026e4:	adrp	x0, 404000 <ferror@plt+0x2320>
  4026e8:	add	x0, x0, #0x559
  4026ec:	b	4026f8 <ferror@plt+0xa18>
  4026f0:	adrp	x0, 404000 <ferror@plt+0x2320>
  4026f4:	add	x0, x0, #0x553
  4026f8:	mov	x1, x26
  4026fc:	bl	401c50 <printf@plt>
  402700:	ldr	x1, [x25, #992]
  402704:	mov	x0, x21
  402708:	strb	wzr, [x21, w22, uxtw]
  40270c:	bl	4018d0 <fputs@plt>
  402710:	sub	x1, x29, #0x8
  402714:	sub	x2, x29, #0xc
  402718:	add	x3, sp, #0x8
  40271c:	mov	x0, x19
  402720:	bl	4027c8 <ferror@plt+0xae8>
  402724:	cmn	x0, #0x1
  402728:	b.eq	40277c <ferror@plt+0xa9c>  // b.none
  40272c:	cmp	x0, #0xff
  402730:	b.hi	40276c <ferror@plt+0xa8c>  // b.pmore
  402734:	cmp	x0, #0x9
  402738:	b.eq	402764 <ferror@plt+0xa84>  // b.none
  40273c:	ldrh	w8, [x28, x0, lsl #1]
  402740:	tbnz	w8, #4, 402764 <ferror@plt+0xa84>
  402744:	cmp	x0, #0x80
  402748:	b.lt	402758 <ferror@plt+0xa78>  // b.tstop
  40274c:	ldrb	w9, [x23, #1048]
  402750:	cmp	w9, #0x53
  402754:	b.eq	402764 <ferror@plt+0xa84>  // b.none
  402758:	tbz	w8, #6, 40276c <ferror@plt+0xa8c>
  40275c:	ldrb	w8, [x24, #1020]
  402760:	cbz	w8, 40276c <ferror@plt+0xa8c>
  402764:	bl	401c90 <putchar@plt>
  402768:	b	402710 <ferror@plt+0xa30>
  40276c:	sub	x1, x29, #0x8
  402770:	sub	x2, x29, #0xc
  402774:	add	x3, sp, #0x8
  402778:	bl	4028d0 <ferror@plt+0xbf0>
  40277c:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402780:	ldr	x0, [x8, #1056]
  402784:	cbz	x0, 402794 <ferror@plt+0xab4>
  402788:	ldr	x1, [x25, #992]
  40278c:	bl	4018d0 <fputs@plt>
  402790:	b	40279c <ferror@plt+0xabc>
  402794:	mov	w0, #0xa                   	// #10
  402798:	bl	401c90 <putchar@plt>
  40279c:	ldur	x26, [x29, #-8]
  4027a0:	b	4025e8 <ferror@plt+0x908>
  4027a4:	mov	x0, x21
  4027a8:	ldp	x20, x19, [sp, #112]
  4027ac:	ldp	x22, x21, [sp, #96]
  4027b0:	ldp	x24, x23, [sp, #80]
  4027b4:	ldp	x26, x25, [sp, #64]
  4027b8:	ldp	x28, x27, [sp, #48]
  4027bc:	ldp	x29, x30, [sp, #32]
  4027c0:	add	sp, sp, #0x80
  4027c4:	b	401b80 <free@plt>
  4027c8:	stp	x29, x30, [sp, #-80]!
  4027cc:	stp	x24, x23, [sp, #32]
  4027d0:	adrp	x23, 416000 <memcpy@GLIBC_2.17>
  4027d4:	ldr	w8, [x23, #1068]
  4027d8:	str	x25, [sp, #16]
  4027dc:	stp	x22, x21, [sp, #48]
  4027e0:	stp	x20, x19, [sp, #64]
  4027e4:	cmp	w8, #0x1
  4027e8:	mov	x29, sp
  4027ec:	b.lt	40286c <ferror@plt+0xb8c>  // b.tstop
  4027f0:	mov	x19, x3
  4027f4:	mov	x20, x2
  4027f8:	mov	x21, x1
  4027fc:	mov	x22, x0
  402800:	mov	x25, xzr
  402804:	mov	w24, wzr
  402808:	ldr	w9, [x20]
  40280c:	cbz	w9, 40282c <ferror@plt+0xb4c>
  402810:	sub	w9, w9, #0x1
  402814:	str	w9, [x20]
  402818:	ldr	x9, [x19]
  40281c:	add	x10, x9, #0x1
  402820:	str	x10, [x19]
  402824:	ldrb	w0, [x9]
  402828:	b	402844 <ferror@plt+0xb64>
  40282c:	cbz	x22, 402898 <ferror@plt+0xbb8>
  402830:	mov	x0, x22
  402834:	bl	401a70 <getc_unlocked@plt>
  402838:	cmn	w0, #0x1
  40283c:	b.eq	402898 <ferror@plt+0xbb8>  // b.none
  402840:	ldr	w8, [x23, #1068]
  402844:	ldr	x9, [x21]
  402848:	and	w0, w0, #0xff
  40284c:	add	w24, w24, #0x1
  402850:	bfi	x0, x25, #8, #56
  402854:	add	x9, x9, #0x1
  402858:	cmp	w24, w8
  40285c:	mov	x25, x0
  402860:	str	x9, [x21]
  402864:	b.lt	402808 <ferror@plt+0xb28>  // b.tstop
  402868:	b	402870 <ferror@plt+0xb90>
  40286c:	mov	x0, xzr
  402870:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402874:	ldrb	w8, [x8, #1048]
  402878:	cmp	w8, #0x4c
  40287c:	b.eq	4028a0 <ferror@plt+0xbc0>  // b.none
  402880:	cmp	w8, #0x6c
  402884:	b.ne	4028b8 <ferror@plt+0xbd8>  // b.any
  402888:	lsl	w8, w0, #8
  40288c:	and	x8, x8, #0xff00
  402890:	bfxil	x8, x0, #8, #8
  402894:	b	4028b4 <ferror@plt+0xbd4>
  402898:	mov	x0, #0xffffffffffffffff    	// #-1
  40289c:	b	4028b8 <ferror@plt+0xbd8>
  4028a0:	lsl	w8, w0, #24
  4028a4:	lsl	w9, w0, #8
  4028a8:	bfxil	x8, x9, #0, #24
  4028ac:	bfxil	x8, x0, #8, #16
  4028b0:	bfxil	x8, x0, #24, #8
  4028b4:	mov	x0, x8
  4028b8:	ldp	x20, x19, [sp, #64]
  4028bc:	ldp	x22, x21, [sp, #48]
  4028c0:	ldp	x24, x23, [sp, #32]
  4028c4:	ldr	x25, [sp, #16]
  4028c8:	ldp	x29, x30, [sp], #80
  4028cc:	ret
  4028d0:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  4028d4:	ldrsw	x8, [x8, #1068]
  4028d8:	cmp	w8, #0x2
  4028dc:	b.lt	40290c <ferror@plt+0xc2c>  // b.tstop
  4028e0:	ldr	x9, [x1]
  4028e4:	sub	x8, x8, #0x1
  4028e8:	sub	x9, x9, x8
  4028ec:	str	x9, [x1]
  4028f0:	ldr	w9, [x2]
  4028f4:	cbz	w9, 402910 <ferror@plt+0xc30>
  4028f8:	ldr	x10, [x3]
  4028fc:	add	w9, w9, w8
  402900:	sub	x8, x10, x8
  402904:	str	x8, [x3]
  402908:	str	w9, [x2]
  40290c:	ret
  402910:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402914:	ldrb	w9, [x8, #1048]
  402918:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  40291c:	add	x8, x8, #0x430
  402920:	cmp	w9, #0x61
  402924:	b.gt	402954 <ferror@plt+0xc74>
  402928:	cmp	w9, #0x42
  40292c:	b.eq	402970 <ferror@plt+0xc90>  // b.none
  402930:	cmp	w9, #0x4c
  402934:	b.ne	4029a0 <ferror@plt+0xcc0>  // b.any
  402938:	lsr	x9, x0, #8
  40293c:	lsr	x10, x0, #16
  402940:	lsr	x11, x0, #24
  402944:	strb	w9, [x8]
  402948:	strb	w10, [x8, #1]
  40294c:	strb	w11, [x8, #2]
  402950:	b	402984 <ferror@plt+0xca4>
  402954:	cmp	w9, #0x6c
  402958:	b.eq	40298c <ferror@plt+0xcac>  // b.none
  40295c:	cmp	w9, #0x62
  402960:	b.ne	4029a0 <ferror@plt+0xcc0>  // b.any
  402964:	adrp	x9, 416000 <memcpy@GLIBC_2.17>
  402968:	strb	w0, [x9, #1072]
  40296c:	b	402998 <ferror@plt+0xcb8>
  402970:	lsr	x9, x0, #16
  402974:	lsr	x10, x0, #8
  402978:	strb	w0, [x8, #2]
  40297c:	strb	w9, [x8]
  402980:	strb	w10, [x8, #1]
  402984:	mov	w9, #0x3                   	// #3
  402988:	b	40299c <ferror@plt+0xcbc>
  40298c:	lsr	x9, x0, #8
  402990:	adrp	x10, 416000 <memcpy@GLIBC_2.17>
  402994:	strb	w9, [x10, #1072]
  402998:	mov	w9, #0x1                   	// #1
  40299c:	str	w9, [x2]
  4029a0:	str	x8, [x3]
  4029a4:	ret
  4029a8:	stp	x29, x30, [sp, #-32]!
  4029ac:	stp	x20, x19, [sp, #16]
  4029b0:	mov	x29, sp
  4029b4:	mov	x19, x0
  4029b8:	bl	401a10 <bfd_get_error@plt>
  4029bc:	cbnz	w0, 4029d8 <ferror@plt+0xcf8>
  4029c0:	adrp	x1, 404000 <ferror@plt+0x2320>
  4029c4:	add	x1, x1, #0xa19
  4029c8:	mov	w2, #0x5                   	// #5
  4029cc:	mov	x0, xzr
  4029d0:	bl	401c20 <dcgettext@plt>
  4029d4:	b	4029dc <ferror@plt+0xcfc>
  4029d8:	bl	401c10 <bfd_errmsg@plt>
  4029dc:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  4029e0:	mov	x20, x0
  4029e4:	ldr	x0, [x8, #992]
  4029e8:	bl	401bc0 <fflush@plt>
  4029ec:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  4029f0:	adrp	x9, 416000 <memcpy@GLIBC_2.17>
  4029f4:	ldr	x0, [x8, #968]
  4029f8:	ldr	x2, [x9, #1104]
  4029fc:	cbnz	x19, 402a18 <ferror@plt+0xd38>
  402a00:	mov	x3, x20
  402a04:	ldp	x20, x19, [sp, #16]
  402a08:	adrp	x1, 404000 <ferror@plt+0x2320>
  402a0c:	add	x1, x1, #0xa34
  402a10:	ldp	x29, x30, [sp], #32
  402a14:	b	401cc0 <fprintf@plt>
  402a18:	mov	x3, x19
  402a1c:	mov	x4, x20
  402a20:	ldp	x20, x19, [sp, #16]
  402a24:	adrp	x1, 404000 <ferror@plt+0x2320>
  402a28:	add	x1, x1, #0xa30
  402a2c:	ldp	x29, x30, [sp], #32
  402a30:	b	401cc0 <fprintf@plt>
  402a34:	sub	sp, sp, #0x130
  402a38:	stp	x29, x30, [sp, #224]
  402a3c:	add	x29, sp, #0xe0
  402a40:	str	x28, [sp, #240]
  402a44:	stp	x24, x23, [sp, #256]
  402a48:	stp	x22, x21, [sp, #272]
  402a4c:	stp	x20, x19, [sp, #288]
  402a50:	mov	x19, x3
  402a54:	mov	x22, x2
  402a58:	mov	x23, x1
  402a5c:	mov	x21, x0
  402a60:	stp	x4, x5, [x29, #-96]
  402a64:	stp	x6, x7, [x29, #-80]
  402a68:	stp	q0, q1, [sp]
  402a6c:	stp	q2, q3, [sp, #32]
  402a70:	stp	q4, q5, [sp, #64]
  402a74:	stp	q6, q7, [sp, #96]
  402a78:	bl	401a10 <bfd_get_error@plt>
  402a7c:	cbnz	w0, 402a98 <ferror@plt+0xdb8>
  402a80:	adrp	x1, 404000 <ferror@plt+0x2320>
  402a84:	add	x1, x1, #0xa19
  402a88:	mov	w2, #0x5                   	// #5
  402a8c:	mov	x0, xzr
  402a90:	bl	401c20 <dcgettext@plt>
  402a94:	b	402a9c <ferror@plt+0xdbc>
  402a98:	bl	401c10 <bfd_errmsg@plt>
  402a9c:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402aa0:	mov	x20, x0
  402aa4:	ldr	x0, [x8, #992]
  402aa8:	bl	401bc0 <fflush@plt>
  402aac:	adrp	x24, 416000 <memcpy@GLIBC_2.17>
  402ab0:	adrp	x11, 416000 <memcpy@GLIBC_2.17>
  402ab4:	sub	x9, x29, #0x60
  402ab8:	ldr	x1, [x24, #968]
  402abc:	ldr	x0, [x11, #1104]
  402ac0:	add	x8, x29, #0x50
  402ac4:	add	x9, x9, #0x20
  402ac8:	mov	x10, sp
  402acc:	stp	x8, x9, [x29, #-32]
  402ad0:	mov	x8, #0xffffffffffffffe0    	// #-32
  402ad4:	add	x10, x10, #0x80
  402ad8:	movk	x8, #0xff80, lsl #32
  402adc:	stp	x10, x8, [x29, #-16]
  402ae0:	bl	4018d0 <fputs@plt>
  402ae4:	cbz	x23, 402afc <ferror@plt+0xe1c>
  402ae8:	cbnz	x21, 402af8 <ferror@plt+0xe18>
  402aec:	mov	x0, x23
  402af0:	bl	402b98 <ferror@plt+0xeb8>
  402af4:	mov	x21, x0
  402af8:	cbnz	x22, 402b74 <ferror@plt+0xe94>
  402afc:	ldr	x0, [x24, #968]
  402b00:	adrp	x1, 404000 <ferror@plt+0x2320>
  402b04:	add	x1, x1, #0xa83
  402b08:	mov	x2, x21
  402b0c:	bl	401cc0 <fprintf@plt>
  402b10:	cbz	x19, 402b44 <ferror@plt+0xe64>
  402b14:	ldr	x3, [x24, #968]
  402b18:	adrp	x0, 404000 <ferror@plt+0x2320>
  402b1c:	add	x0, x0, #0x528
  402b20:	mov	w1, #0x2                   	// #2
  402b24:	mov	w2, #0x1                   	// #1
  402b28:	bl	401ba0 <fwrite@plt>
  402b2c:	ldp	q0, q1, [x29, #-32]
  402b30:	ldr	x0, [x24, #968]
  402b34:	sub	x2, x29, #0x40
  402b38:	mov	x1, x19
  402b3c:	stp	q0, q1, [x29, #-64]
  402b40:	bl	401c40 <vfprintf@plt>
  402b44:	ldr	x0, [x24, #968]
  402b48:	adrp	x1, 404000 <ferror@plt+0x2320>
  402b4c:	add	x1, x1, #0xa36
  402b50:	mov	x2, x20
  402b54:	bl	401cc0 <fprintf@plt>
  402b58:	ldp	x20, x19, [sp, #288]
  402b5c:	ldp	x22, x21, [sp, #272]
  402b60:	ldp	x24, x23, [sp, #256]
  402b64:	ldr	x28, [sp, #240]
  402b68:	ldp	x29, x30, [sp, #224]
  402b6c:	add	sp, sp, #0x130
  402b70:	ret
  402b74:	ldr	x3, [x22]
  402b78:	ldr	x0, [x24, #968]
  402b7c:	cbz	x3, 402b00 <ferror@plt+0xe20>
  402b80:	adrp	x1, 404000 <ferror@plt+0x2320>
  402b84:	add	x1, x1, #0xa3c
  402b88:	mov	x2, x21
  402b8c:	bl	401cc0 <fprintf@plt>
  402b90:	cbnz	x19, 402b14 <ferror@plt+0xe34>
  402b94:	b	402b44 <ferror@plt+0xe64>
  402b98:	stp	x29, x30, [sp, #-64]!
  402b9c:	str	x23, [sp, #16]
  402ba0:	stp	x22, x21, [sp, #32]
  402ba4:	stp	x20, x19, [sp, #48]
  402ba8:	mov	x29, sp
  402bac:	cbz	x0, 402c68 <ferror@plt+0xf88>
  402bb0:	ldr	x8, [x0, #208]
  402bb4:	mov	x19, x0
  402bb8:	cbz	x8, 402c50 <ferror@plt+0xf70>
  402bbc:	ldrb	w9, [x8, #76]
  402bc0:	tbnz	w9, #7, 402c50 <ferror@plt+0xf70>
  402bc4:	ldr	x20, [x8]
  402bc8:	mov	x0, x20
  402bcc:	bl	4018c0 <strlen@plt>
  402bd0:	ldr	x21, [x19]
  402bd4:	mov	x22, x0
  402bd8:	mov	x0, x21
  402bdc:	bl	4018c0 <strlen@plt>
  402be0:	adrp	x23, 416000 <memcpy@GLIBC_2.17>
  402be4:	ldr	x8, [x23, #1080]
  402be8:	add	x9, x22, x0
  402bec:	add	x22, x9, #0x3
  402bf0:	cmp	x22, x8
  402bf4:	b.ls	402c2c <ferror@plt+0xf4c>  // b.plast
  402bf8:	cbz	x8, 402c08 <ferror@plt+0xf28>
  402bfc:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402c00:	ldr	x0, [x8, #1088]
  402c04:	bl	401b80 <free@plt>
  402c08:	add	x0, x22, x22, lsr #1
  402c0c:	str	x0, [x23, #1080]
  402c10:	bl	401a30 <xmalloc@plt>
  402c14:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402c18:	str	x0, [x8, #1088]
  402c1c:	ldr	x8, [x19, #208]
  402c20:	ldr	x21, [x19]
  402c24:	ldr	x20, [x8]
  402c28:	b	402c34 <ferror@plt+0xf54>
  402c2c:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402c30:	ldr	x0, [x8, #1088]
  402c34:	adrp	x1, 404000 <ferror@plt+0x2320>
  402c38:	add	x1, x1, #0xc32
  402c3c:	mov	x2, x20
  402c40:	mov	x3, x21
  402c44:	bl	401940 <sprintf@plt>
  402c48:	adrp	x19, 416000 <memcpy@GLIBC_2.17>
  402c4c:	add	x19, x19, #0x440
  402c50:	ldr	x0, [x19]
  402c54:	ldp	x20, x19, [sp, #48]
  402c58:	ldp	x22, x21, [sp, #32]
  402c5c:	ldr	x23, [sp, #16]
  402c60:	ldp	x29, x30, [sp], #64
  402c64:	ret
  402c68:	adrp	x0, 404000 <ferror@plt+0x2320>
  402c6c:	adrp	x1, 404000 <ferror@plt+0x2320>
  402c70:	adrp	x3, 404000 <ferror@plt+0x2320>
  402c74:	add	x0, x0, #0xbdb
  402c78:	add	x1, x1, #0xbe8
  402c7c:	add	x3, x3, #0xc00
  402c80:	mov	w2, #0x281                 	// #641
  402c84:	bl	401c60 <__assert_fail@plt>
  402c88:	stp	x29, x30, [sp, #-16]!
  402c8c:	mov	x29, sp
  402c90:	bl	4029a8 <ferror@plt+0xcc8>
  402c94:	mov	w0, #0x1                   	// #1
  402c98:	bl	401bf0 <xexit@plt>
  402c9c:	sub	sp, sp, #0x50
  402ca0:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402ca4:	ldr	x8, [x8, #992]
  402ca8:	stp	x20, x19, [sp, #64]
  402cac:	mov	x20, x0
  402cb0:	stp	x29, x30, [sp, #32]
  402cb4:	mov	x0, x8
  402cb8:	str	x21, [sp, #48]
  402cbc:	add	x29, sp, #0x20
  402cc0:	mov	x19, x1
  402cc4:	bl	401bc0 <fflush@plt>
  402cc8:	adrp	x21, 416000 <memcpy@GLIBC_2.17>
  402ccc:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402cd0:	ldr	x0, [x21, #968]
  402cd4:	ldr	x2, [x8, #1104]
  402cd8:	adrp	x1, 404000 <ferror@plt+0x2320>
  402cdc:	add	x1, x1, #0x526
  402ce0:	bl	401cc0 <fprintf@plt>
  402ce4:	ldp	q1, q0, [x19]
  402ce8:	ldr	x0, [x21, #968]
  402cec:	mov	x2, sp
  402cf0:	mov	x1, x20
  402cf4:	stp	q1, q0, [sp]
  402cf8:	bl	401c40 <vfprintf@plt>
  402cfc:	ldr	x1, [x21, #968]
  402d00:	mov	w0, #0xa                   	// #10
  402d04:	bl	401950 <putc@plt>
  402d08:	ldp	x20, x19, [sp, #64]
  402d0c:	ldr	x21, [sp, #48]
  402d10:	ldp	x29, x30, [sp, #32]
  402d14:	add	sp, sp, #0x50
  402d18:	ret
  402d1c:	sub	sp, sp, #0x120
  402d20:	stp	x29, x30, [sp, #256]
  402d24:	add	x29, sp, #0x100
  402d28:	mov	x8, #0xffffffffffffffc8    	// #-56
  402d2c:	mov	x9, sp
  402d30:	sub	x10, x29, #0x78
  402d34:	movk	x8, #0xff80, lsl #32
  402d38:	add	x11, x29, #0x20
  402d3c:	add	x9, x9, #0x80
  402d40:	add	x10, x10, #0x38
  402d44:	stp	x9, x8, [x29, #-16]
  402d48:	stp	x11, x10, [x29, #-32]
  402d4c:	stp	x1, x2, [x29, #-120]
  402d50:	stp	x3, x4, [x29, #-104]
  402d54:	stp	x5, x6, [x29, #-88]
  402d58:	stur	x7, [x29, #-72]
  402d5c:	stp	q0, q1, [sp]
  402d60:	ldp	q0, q1, [x29, #-32]
  402d64:	sub	x1, x29, #0x40
  402d68:	str	x28, [sp, #272]
  402d6c:	stp	q2, q3, [sp, #32]
  402d70:	stp	q4, q5, [sp, #64]
  402d74:	stp	q6, q7, [sp, #96]
  402d78:	stp	q0, q1, [x29, #-64]
  402d7c:	bl	402c9c <ferror@plt+0xfbc>
  402d80:	mov	w0, #0x1                   	// #1
  402d84:	bl	401bf0 <xexit@plt>
  402d88:	sub	sp, sp, #0x120
  402d8c:	stp	x29, x30, [sp, #256]
  402d90:	add	x29, sp, #0x100
  402d94:	mov	x8, #0xffffffffffffffc8    	// #-56
  402d98:	mov	x9, sp
  402d9c:	sub	x10, x29, #0x78
  402da0:	movk	x8, #0xff80, lsl #32
  402da4:	add	x11, x29, #0x20
  402da8:	add	x9, x9, #0x80
  402dac:	add	x10, x10, #0x38
  402db0:	stp	x9, x8, [x29, #-16]
  402db4:	stp	x11, x10, [x29, #-32]
  402db8:	stp	x1, x2, [x29, #-120]
  402dbc:	stp	x3, x4, [x29, #-104]
  402dc0:	stp	x5, x6, [x29, #-88]
  402dc4:	stur	x7, [x29, #-72]
  402dc8:	stp	q0, q1, [sp]
  402dcc:	ldp	q0, q1, [x29, #-32]
  402dd0:	sub	x1, x29, #0x40
  402dd4:	str	x28, [sp, #272]
  402dd8:	stp	q2, q3, [sp, #32]
  402ddc:	stp	q4, q5, [sp, #64]
  402de0:	stp	q6, q7, [sp, #96]
  402de4:	stp	q0, q1, [x29, #-64]
  402de8:	bl	402c9c <ferror@plt+0xfbc>
  402dec:	ldr	x28, [sp, #272]
  402df0:	ldp	x29, x30, [sp, #256]
  402df4:	add	sp, sp, #0x120
  402df8:	ret
  402dfc:	stp	x29, x30, [sp, #-32]!
  402e00:	adrp	x0, 404000 <ferror@plt+0x2320>
  402e04:	add	x0, x0, #0xa45
  402e08:	str	x19, [sp, #16]
  402e0c:	mov	x29, sp
  402e10:	bl	401920 <bfd_set_default_target@plt>
  402e14:	cbz	w0, 402e24 <ferror@plt+0x1144>
  402e18:	ldr	x19, [sp, #16]
  402e1c:	ldp	x29, x30, [sp], #32
  402e20:	ret
  402e24:	adrp	x1, 404000 <ferror@plt+0x2320>
  402e28:	add	x1, x1, #0xa5f
  402e2c:	mov	w2, #0x5                   	// #5
  402e30:	mov	x0, xzr
  402e34:	bl	401c20 <dcgettext@plt>
  402e38:	mov	x19, x0
  402e3c:	bl	401a10 <bfd_get_error@plt>
  402e40:	bl	401c10 <bfd_errmsg@plt>
  402e44:	adrp	x1, 404000 <ferror@plt+0x2320>
  402e48:	mov	x2, x0
  402e4c:	add	x1, x1, #0xa45
  402e50:	mov	x0, x19
  402e54:	bl	402d1c <ferror@plt+0x103c>
  402e58:	stp	x29, x30, [sp, #-48]!
  402e5c:	stp	x20, x19, [sp, #32]
  402e60:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402e64:	ldr	x8, [x8, #992]
  402e68:	mov	x19, x0
  402e6c:	str	x21, [sp, #16]
  402e70:	mov	x29, sp
  402e74:	mov	x0, x8
  402e78:	bl	401bc0 <fflush@plt>
  402e7c:	adrp	x21, 416000 <memcpy@GLIBC_2.17>
  402e80:	ldr	x20, [x21, #968]
  402e84:	adrp	x1, 404000 <ferror@plt+0x2320>
  402e88:	add	x1, x1, #0xa88
  402e8c:	mov	w2, #0x5                   	// #5
  402e90:	mov	x0, xzr
  402e94:	bl	401c20 <dcgettext@plt>
  402e98:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402e9c:	ldr	x2, [x8, #1104]
  402ea0:	mov	x1, x0
  402ea4:	mov	x0, x20
  402ea8:	bl	401cc0 <fprintf@plt>
  402eac:	ldr	x2, [x19]
  402eb0:	ldr	x1, [x21, #968]
  402eb4:	cbz	x2, 402edc <ferror@plt+0x11fc>
  402eb8:	add	x20, x19, #0x8
  402ebc:	adrp	x19, 404000 <ferror@plt+0x2320>
  402ec0:	add	x19, x19, #0xa84
  402ec4:	mov	x0, x1
  402ec8:	mov	x1, x19
  402ecc:	bl	401cc0 <fprintf@plt>
  402ed0:	ldr	x2, [x20], #8
  402ed4:	ldr	x1, [x21, #968]
  402ed8:	cbnz	x2, 402ec4 <ferror@plt+0x11e4>
  402edc:	ldp	x20, x19, [sp, #32]
  402ee0:	ldr	x21, [sp, #16]
  402ee4:	mov	w0, #0xa                   	// #10
  402ee8:	ldp	x29, x30, [sp], #48
  402eec:	b	401960 <fputc@plt>
  402ef0:	stp	x29, x30, [sp, #-48]!
  402ef4:	stp	x20, x19, [sp, #32]
  402ef8:	mov	x19, x1
  402efc:	stp	x22, x21, [sp, #16]
  402f00:	mov	x29, sp
  402f04:	cbz	x0, 402f34 <ferror@plt+0x1254>
  402f08:	adrp	x1, 404000 <ferror@plt+0x2320>
  402f0c:	mov	x20, x0
  402f10:	add	x1, x1, #0xab1
  402f14:	mov	w2, #0x5                   	// #5
  402f18:	mov	x0, xzr
  402f1c:	bl	401c20 <dcgettext@plt>
  402f20:	mov	x1, x0
  402f24:	mov	x0, x19
  402f28:	mov	x2, x20
  402f2c:	bl	401cc0 <fprintf@plt>
  402f30:	b	402f50 <ferror@plt+0x1270>
  402f34:	adrp	x1, 404000 <ferror@plt+0x2320>
  402f38:	add	x1, x1, #0xa9e
  402f3c:	mov	w2, #0x5                   	// #5
  402f40:	bl	401c20 <dcgettext@plt>
  402f44:	mov	x1, x0
  402f48:	mov	x0, x19
  402f4c:	bl	401cc0 <fprintf@plt>
  402f50:	bl	4019f0 <bfd_target_list@plt>
  402f54:	ldr	x2, [x0]
  402f58:	mov	x20, x0
  402f5c:	cbz	x2, 402f80 <ferror@plt+0x12a0>
  402f60:	adrp	x21, 404000 <ferror@plt+0x2320>
  402f64:	add	x22, x20, #0x8
  402f68:	add	x21, x21, #0xa84
  402f6c:	mov	x0, x19
  402f70:	mov	x1, x21
  402f74:	bl	401cc0 <fprintf@plt>
  402f78:	ldr	x2, [x22], #8
  402f7c:	cbnz	x2, 402f6c <ferror@plt+0x128c>
  402f80:	mov	w0, #0xa                   	// #10
  402f84:	mov	x1, x19
  402f88:	bl	401960 <fputc@plt>
  402f8c:	mov	x0, x20
  402f90:	ldp	x20, x19, [sp, #32]
  402f94:	ldp	x22, x21, [sp, #16]
  402f98:	ldp	x29, x30, [sp], #48
  402f9c:	b	401b80 <free@plt>
  402fa0:	stp	x29, x30, [sp, #-48]!
  402fa4:	stp	x20, x19, [sp, #32]
  402fa8:	mov	x19, x1
  402fac:	stp	x22, x21, [sp, #16]
  402fb0:	mov	x29, sp
  402fb4:	cbz	x0, 402fe4 <ferror@plt+0x1304>
  402fb8:	adrp	x1, 404000 <ferror@plt+0x2320>
  402fbc:	mov	x20, x0
  402fc0:	add	x1, x1, #0xae1
  402fc4:	mov	w2, #0x5                   	// #5
  402fc8:	mov	x0, xzr
  402fcc:	bl	401c20 <dcgettext@plt>
  402fd0:	mov	x1, x0
  402fd4:	mov	x0, x19
  402fd8:	mov	x2, x20
  402fdc:	bl	401cc0 <fprintf@plt>
  402fe0:	b	403000 <ferror@plt+0x1320>
  402fe4:	adrp	x1, 404000 <ferror@plt+0x2320>
  402fe8:	add	x1, x1, #0xac8
  402fec:	mov	w2, #0x5                   	// #5
  402ff0:	bl	401c20 <dcgettext@plt>
  402ff4:	mov	x1, x0
  402ff8:	mov	x0, x19
  402ffc:	bl	401cc0 <fprintf@plt>
  403000:	bl	401910 <bfd_arch_list@plt>
  403004:	ldr	x2, [x0]
  403008:	mov	x20, x0
  40300c:	cbz	x2, 403030 <ferror@plt+0x1350>
  403010:	adrp	x21, 404000 <ferror@plt+0x2320>
  403014:	add	x22, x20, #0x8
  403018:	add	x21, x21, #0xa84
  40301c:	mov	x0, x19
  403020:	mov	x1, x21
  403024:	bl	401cc0 <fprintf@plt>
  403028:	ldr	x2, [x22], #8
  40302c:	cbnz	x2, 40301c <ferror@plt+0x133c>
  403030:	mov	w0, #0xa                   	// #10
  403034:	mov	x1, x19
  403038:	bl	401960 <fputc@plt>
  40303c:	mov	x0, x20
  403040:	ldp	x20, x19, [sp, #32]
  403044:	ldp	x22, x21, [sp, #16]
  403048:	ldp	x29, x30, [sp], #48
  40304c:	b	401b80 <free@plt>
  403050:	sub	sp, sp, #0x90
  403054:	adrp	x1, 404000 <ferror@plt+0x2320>
  403058:	add	x1, x1, #0xafe
  40305c:	mov	w2, #0x5                   	// #5
  403060:	mov	x0, xzr
  403064:	stp	x29, x30, [sp, #48]
  403068:	stp	x28, x27, [sp, #64]
  40306c:	stp	x26, x25, [sp, #80]
  403070:	stp	x24, x23, [sp, #96]
  403074:	stp	x22, x21, [sp, #112]
  403078:	stp	x20, x19, [sp, #128]
  40307c:	add	x29, sp, #0x30
  403080:	bl	401c20 <dcgettext@plt>
  403084:	adrp	x1, 404000 <ferror@plt+0x2320>
  403088:	add	x1, x1, #0xb1a
  40308c:	bl	401c50 <printf@plt>
  403090:	mov	x0, xzr
  403094:	bl	4042b4 <ferror@plt+0x25d4>
  403098:	stp	x0, xzr, [sp, #16]
  40309c:	adrp	x0, 403000 <ferror@plt+0x1320>
  4030a0:	add	x0, x0, #0x690
  4030a4:	add	x1, sp, #0x10
  4030a8:	stp	xzr, xzr, [sp, #32]
  4030ac:	bl	401b70 <bfd_iterate_over_targets@plt>
  4030b0:	ldr	x0, [sp, #16]
  4030b4:	bl	401cb0 <unlink@plt>
  4030b8:	ldr	x0, [sp, #16]
  4030bc:	bl	401b80 <free@plt>
  4030c0:	ldr	w8, [sp, #24]
  4030c4:	cbnz	w8, 40329c <ferror@plt+0x15bc>
  4030c8:	mov	w19, wzr
  4030cc:	mov	w20, #0x2                   	// #2
  4030d0:	mov	w0, w20
  4030d4:	mov	x1, xzr
  4030d8:	bl	401b60 <bfd_printable_arch_mach@plt>
  4030dc:	bl	4018c0 <strlen@plt>
  4030e0:	cmp	w19, w0
  4030e4:	add	w20, w20, #0x1
  4030e8:	csel	w19, w0, w19, lt  // lt = tstop
  4030ec:	cmp	w20, #0x59
  4030f0:	b.ne	4030d0 <ferror@plt+0x13f0>  // b.any
  4030f4:	adrp	x0, 404000 <ferror@plt+0x2320>
  4030f8:	add	x0, x0, #0xc85
  4030fc:	bl	401c80 <getenv@plt>
  403100:	cbz	x0, 40310c <ferror@plt+0x142c>
  403104:	bl	4019b0 <atoi@plt>
  403108:	cbnz	w0, 403110 <ferror@plt+0x1430>
  40310c:	mov	w0, #0x50                  	// #80
  403110:	ldr	w8, [sp, #28]
  403114:	cmp	w8, #0x1
  403118:	b.lt	40329c <ferror@plt+0x15bc>  // b.tstop
  40311c:	mvn	w9, w19
  403120:	add	w10, w19, #0x1
  403124:	adrp	x23, 404000 <ferror@plt+0x2320>
  403128:	add	w9, w0, w9
  40312c:	mov	w28, wzr
  403130:	mov	w21, #0x60                  	// #96
  403134:	add	x23, x23, #0xc92
  403138:	adrp	x22, 416000 <memcpy@GLIBC_2.17>
  40313c:	stp	w9, w10, [sp, #8]
  403140:	ldr	x9, [sp, #40]
  403144:	ldr	w26, [sp, #8]
  403148:	sxtw	x24, w28
  40314c:	sxtw	x20, w8
  403150:	smaddl	x25, w28, w21, x9
  403154:	mov	x28, x24
  403158:	ldr	x0, [x25]
  40315c:	bl	4018c0 <strlen@plt>
  403160:	mvn	w8, w0
  403164:	adds	w26, w26, w8
  403168:	b.mi	40317c <ferror@plt+0x149c>  // b.first
  40316c:	add	x28, x28, #0x1
  403170:	cmp	x28, x20
  403174:	add	x25, x25, #0x60
  403178:	b.lt	403158 <ferror@plt+0x1478>  // b.tstop
  40317c:	ldr	w1, [sp, #12]
  403180:	adrp	x0, 404000 <ferror@plt+0x2320>
  403184:	adrp	x2, 404000 <ferror@plt+0x2320>
  403188:	add	x0, x0, #0xc8d
  40318c:	add	x2, x2, #0x529
  403190:	bl	401c50 <printf@plt>
  403194:	adrp	x26, 404000 <ferror@plt+0x2320>
  403198:	cmp	w24, w28
  40319c:	add	x26, x26, #0xb5d
  4031a0:	b.eq	4031cc <ferror@plt+0x14ec>  // b.none
  4031a4:	add	x8, x24, x24, lsl #1
  4031a8:	lsl	x20, x8, #5
  4031ac:	sub	w25, w28, w24
  4031b0:	ldr	x8, [sp, #40]
  4031b4:	mov	x0, x26
  4031b8:	ldr	x1, [x8, x20]
  4031bc:	bl	401c50 <printf@plt>
  4031c0:	subs	w25, w25, #0x1
  4031c4:	add	x20, x20, #0x60
  4031c8:	b.ne	4031b0 <ferror@plt+0x14d0>  // b.any
  4031cc:	mov	w0, #0xa                   	// #10
  4031d0:	bl	401c90 <putchar@plt>
  4031d4:	mov	w26, #0x2                   	// #2
  4031d8:	mov	w0, w26
  4031dc:	mov	x1, xzr
  4031e0:	bl	401b60 <bfd_printable_arch_mach@plt>
  4031e4:	mov	x1, x23
  4031e8:	bl	401b50 <strcmp@plt>
  4031ec:	cbz	w0, 403220 <ferror@plt+0x1540>
  4031f0:	mov	w0, w26
  4031f4:	mov	x1, xzr
  4031f8:	bl	401b60 <bfd_printable_arch_mach@plt>
  4031fc:	mov	x2, x0
  403200:	adrp	x0, 404000 <ferror@plt+0x2320>
  403204:	add	x0, x0, #0xc9b
  403208:	mov	w1, w19
  40320c:	bl	401c50 <printf@plt>
  403210:	cmp	w24, w28
  403214:	b.ne	403230 <ferror@plt+0x1550>  // b.any
  403218:	mov	w0, #0xa                   	// #10
  40321c:	bl	401c90 <putchar@plt>
  403220:	add	x26, x26, #0x1
  403224:	cmp	x26, #0x59
  403228:	b.ne	4031d8 <ferror@plt+0x14f8>  // b.any
  40322c:	b	403290 <ferror@plt+0x15b0>
  403230:	sub	x25, x26, #0x2
  403234:	mov	x20, x24
  403238:	ldr	x8, [sp, #40]
  40323c:	madd	x8, x20, x21, x8
  403240:	add	x9, x8, x25
  403244:	ldrb	w9, [x9, #8]
  403248:	ldr	x0, [x8]
  40324c:	cbz	w9, 40325c <ferror@plt+0x157c>
  403250:	ldr	x1, [x22, #992]
  403254:	bl	4018d0 <fputs@plt>
  403258:	b	403278 <ferror@plt+0x1598>
  40325c:	bl	4018c0 <strlen@plt>
  403260:	mov	x27, x0
  403264:	cbz	w27, 403278 <ferror@plt+0x1598>
  403268:	mov	w0, #0x2d                  	// #45
  40326c:	sub	w27, w27, #0x1
  403270:	bl	401c90 <putchar@plt>
  403274:	cbnz	w27, 403268 <ferror@plt+0x1588>
  403278:	add	x20, x20, #0x1
  40327c:	cmp	w28, w20
  403280:	b.eq	403218 <ferror@plt+0x1538>  // b.none
  403284:	mov	w0, #0x20                  	// #32
  403288:	bl	401c90 <putchar@plt>
  40328c:	b	403238 <ferror@plt+0x1558>
  403290:	ldr	w8, [sp, #28]
  403294:	cmp	w28, w8
  403298:	b.lt	403140 <ferror@plt+0x1460>  // b.tstop
  40329c:	ldr	w0, [sp, #24]
  4032a0:	ldp	x20, x19, [sp, #128]
  4032a4:	ldp	x22, x21, [sp, #112]
  4032a8:	ldp	x24, x23, [sp, #96]
  4032ac:	ldp	x26, x25, [sp, #80]
  4032b0:	ldp	x28, x27, [sp, #64]
  4032b4:	ldp	x29, x30, [sp, #48]
  4032b8:	add	sp, sp, #0x90
  4032bc:	ret
  4032c0:	sub	sp, sp, #0xf0
  4032c4:	stp	x22, x21, [sp, #208]
  4032c8:	stp	x20, x19, [sp, #224]
  4032cc:	mov	w21, w3
  4032d0:	mov	x20, x1
  4032d4:	mov	x19, x0
  4032d8:	stp	x29, x30, [sp, #192]
  4032dc:	add	x29, sp, #0xc0
  4032e0:	cbz	w2, 40337c <ferror@plt+0x169c>
  4032e4:	ldr	x8, [x20, #8]
  4032e8:	add	x1, sp, #0x40
  4032ec:	mov	x0, x20
  4032f0:	ldr	x8, [x8, #480]
  4032f4:	blr	x8
  4032f8:	cbnz	w0, 40337c <ferror@plt+0x169c>
  4032fc:	ldr	x8, [sp, #152]
  403300:	mov	x0, sp
  403304:	str	x8, [sp]
  403308:	bl	401970 <ctime@plt>
  40330c:	cbz	x0, 40332c <ferror@plt+0x164c>
  403310:	adrp	x1, 404000 <ferror@plt+0x2320>
  403314:	add	x2, x0, #0x4
  403318:	add	x3, x0, #0x14
  40331c:	add	x1, x1, #0xb42
  403320:	add	x0, sp, #0xc
  403324:	bl	401940 <sprintf@plt>
  403328:	b	403348 <ferror@plt+0x1668>
  40332c:	adrp	x1, 404000 <ferror@plt+0x2320>
  403330:	add	x1, x1, #0xb2e
  403334:	mov	w2, #0x5                   	// #5
  403338:	bl	401c20 <dcgettext@plt>
  40333c:	mov	x1, x0
  403340:	add	x0, sp, #0xc
  403344:	bl	401940 <sprintf@plt>
  403348:	ldr	w0, [sp, #80]
  40334c:	add	x1, sp, #0x34
  403350:	add	x22, sp, #0x34
  403354:	bl	4038dc <ferror@plt+0x1bfc>
  403358:	ldr	x5, [sp, #112]
  40335c:	ldp	w3, w4, [sp, #88]
  403360:	adrp	x1, 404000 <ferror@plt+0x2320>
  403364:	orr	x2, x22, #0x1
  403368:	add	x1, x1, #0xb4d
  40336c:	add	x6, sp, #0xc
  403370:	mov	x0, x19
  403374:	strb	wzr, [sp, #62]
  403378:	bl	401cc0 <fprintf@plt>
  40337c:	ldr	x0, [x20]
  403380:	mov	x1, x19
  403384:	bl	4018d0 <fputs@plt>
  403388:	cbz	w21, 4033ac <ferror@plt+0x16cc>
  40338c:	ldrb	w8, [x20, #76]
  403390:	tbnz	w8, #7, 4033cc <ferror@plt+0x16ec>
  403394:	ldr	x2, [x20, #88]
  403398:	cbz	x2, 4033ac <ferror@plt+0x16cc>
  40339c:	adrp	x1, 404000 <ferror@plt+0x2320>
  4033a0:	add	x1, x1, #0xb61
  4033a4:	mov	x0, x19
  4033a8:	bl	401cc0 <fprintf@plt>
  4033ac:	mov	w0, #0xa                   	// #10
  4033b0:	mov	x1, x19
  4033b4:	bl	401960 <fputc@plt>
  4033b8:	ldp	x20, x19, [sp, #224]
  4033bc:	ldp	x22, x21, [sp, #208]
  4033c0:	ldp	x29, x30, [sp, #192]
  4033c4:	add	sp, sp, #0xf0
  4033c8:	ret
  4033cc:	ldr	x2, [x20, #96]
  4033d0:	cbnz	x2, 40339c <ferror@plt+0x16bc>
  4033d4:	b	4033ac <ferror@plt+0x16cc>
  4033d8:	stp	x29, x30, [sp, #-32]!
  4033dc:	str	x19, [sp, #16]
  4033e0:	mov	x29, sp
  4033e4:	bl	40341c <ferror@plt+0x173c>
  4033e8:	mov	x19, x0
  4033ec:	bl	401be0 <mkstemp@plt>
  4033f0:	cmn	w0, #0x1
  4033f4:	b.eq	403400 <ferror@plt+0x1720>  // b.none
  4033f8:	bl	401a90 <close@plt>
  4033fc:	b	40340c <ferror@plt+0x172c>
  403400:	mov	x0, x19
  403404:	bl	401b80 <free@plt>
  403408:	mov	x19, xzr
  40340c:	mov	x0, x19
  403410:	ldr	x19, [sp, #16]
  403414:	ldp	x29, x30, [sp], #32
  403418:	ret
  40341c:	stp	x29, x30, [sp, #-48]!
  403420:	mov	w1, #0x2f                  	// #47
  403424:	stp	x22, x21, [sp, #16]
  403428:	stp	x20, x19, [sp, #32]
  40342c:	mov	x29, sp
  403430:	mov	x20, x0
  403434:	mov	w22, #0x2f                  	// #47
  403438:	bl	401aa0 <strrchr@plt>
  40343c:	cbz	x0, 403468 <ferror@plt+0x1788>
  403440:	sub	x21, x0, x20
  403444:	add	x0, x21, #0xb
  403448:	bl	401a30 <xmalloc@plt>
  40344c:	mov	x1, x20
  403450:	mov	x2, x21
  403454:	mov	x19, x0
  403458:	bl	401880 <memcpy@plt>
  40345c:	add	x8, x21, #0x1
  403460:	strb	w22, [x19, x21]
  403464:	b	403478 <ferror@plt+0x1798>
  403468:	mov	w0, #0x9                   	// #9
  40346c:	bl	401a30 <xmalloc@plt>
  403470:	mov	x19, x0
  403474:	mov	x8, xzr
  403478:	adrp	x9, 404000 <ferror@plt+0x2320>
  40347c:	add	x9, x9, #0xca0
  403480:	ldr	x9, [x9]
  403484:	add	x8, x19, x8
  403488:	mov	x0, x19
  40348c:	ldp	x20, x19, [sp, #32]
  403490:	ldp	x22, x21, [sp, #16]
  403494:	str	x9, [x8]
  403498:	strb	wzr, [x8, #8]
  40349c:	ldp	x29, x30, [sp], #48
  4034a0:	ret
  4034a4:	stp	x29, x30, [sp, #-16]!
  4034a8:	mov	x29, sp
  4034ac:	bl	40341c <ferror@plt+0x173c>
  4034b0:	ldp	x29, x30, [sp], #16
  4034b4:	b	401ad0 <mkdtemp@plt>
  4034b8:	sub	sp, sp, #0x30
  4034bc:	stp	x20, x19, [sp, #32]
  4034c0:	mov	x20, x1
  4034c4:	add	x1, sp, #0x8
  4034c8:	mov	w2, wzr
  4034cc:	stp	x29, x30, [sp, #16]
  4034d0:	add	x29, sp, #0x10
  4034d4:	mov	x19, x0
  4034d8:	bl	4018e0 <bfd_scan_vma@plt>
  4034dc:	ldr	x8, [sp, #8]
  4034e0:	ldrb	w8, [x8]
  4034e4:	cbnz	w8, 4034f8 <ferror@plt+0x1818>
  4034e8:	ldp	x20, x19, [sp, #32]
  4034ec:	ldp	x29, x30, [sp, #16]
  4034f0:	add	sp, sp, #0x30
  4034f4:	ret
  4034f8:	adrp	x1, 404000 <ferror@plt+0x2320>
  4034fc:	add	x1, x1, #0xb68
  403500:	mov	w2, #0x5                   	// #5
  403504:	mov	x0, xzr
  403508:	bl	401c20 <dcgettext@plt>
  40350c:	mov	x1, x20
  403510:	mov	x2, x19
  403514:	bl	402d1c <ferror@plt+0x103c>
  403518:	sub	sp, sp, #0xa0
  40351c:	stp	x29, x30, [sp, #128]
  403520:	stp	x20, x19, [sp, #144]
  403524:	add	x29, sp, #0x80
  403528:	cbz	x0, 4035e8 <ferror@plt+0x1908>
  40352c:	mov	x1, sp
  403530:	mov	x19, x0
  403534:	bl	404348 <ferror@plt+0x2668>
  403538:	tbnz	w0, #31, 403560 <ferror@plt+0x1880>
  40353c:	ldr	w8, [sp, #16]
  403540:	and	w8, w8, #0xf000
  403544:	cmp	w8, #0x8, lsl #12
  403548:	b.eq	40357c <ferror@plt+0x189c>  // b.none
  40354c:	cmp	w8, #0x4, lsl #12
  403550:	b.ne	403590 <ferror@plt+0x18b0>  // b.any
  403554:	adrp	x1, 404000 <ferror@plt+0x2320>
  403558:	add	x1, x1, #0x509
  40355c:	b	403598 <ferror@plt+0x18b8>
  403560:	bl	401c70 <__errno_location@plt>
  403564:	ldr	w8, [x0]
  403568:	cmp	w8, #0x2
  40356c:	b.ne	4035b0 <ferror@plt+0x18d0>  // b.any
  403570:	adrp	x1, 404000 <ferror@plt+0x2320>
  403574:	add	x1, x1, #0x4ca
  403578:	b	403598 <ferror@plt+0x18b8>
  40357c:	ldr	x0, [sp, #48]
  403580:	tbz	x0, #63, 4035ec <ferror@plt+0x190c>
  403584:	adrp	x1, 404000 <ferror@plt+0x2320>
  403588:	add	x1, x1, #0xba1
  40358c:	b	403598 <ferror@plt+0x18b8>
  403590:	adrp	x1, 404000 <ferror@plt+0x2320>
  403594:	add	x1, x1, #0xb7b
  403598:	mov	w2, #0x5                   	// #5
  40359c:	mov	x0, xzr
  4035a0:	bl	401c20 <dcgettext@plt>
  4035a4:	mov	x1, x19
  4035a8:	bl	402d88 <ferror@plt+0x10a8>
  4035ac:	b	4035e8 <ferror@plt+0x1908>
  4035b0:	adrp	x1, 404000 <ferror@plt+0x2320>
  4035b4:	mov	x20, x0
  4035b8:	add	x1, x1, #0x4dd
  4035bc:	mov	w2, #0x5                   	// #5
  4035c0:	mov	x0, xzr
  4035c4:	bl	401c20 <dcgettext@plt>
  4035c8:	ldr	w8, [x20]
  4035cc:	mov	x20, x0
  4035d0:	mov	w0, w8
  4035d4:	bl	401a80 <strerror@plt>
  4035d8:	mov	x2, x0
  4035dc:	mov	x0, x20
  4035e0:	mov	x1, x19
  4035e4:	bl	402d88 <ferror@plt+0x10a8>
  4035e8:	mov	x0, #0xffffffffffffffff    	// #-1
  4035ec:	ldp	x20, x19, [sp, #144]
  4035f0:	ldp	x29, x30, [sp, #128]
  4035f4:	add	sp, sp, #0xa0
  4035f8:	ret
  4035fc:	ldrb	w9, [x0]
  403600:	cmp	w9, #0x2f
  403604:	b.ne	403610 <ferror@plt+0x1930>  // b.any
  403608:	mov	w8, wzr
  40360c:	b	403688 <ferror@plt+0x19a8>
  403610:	and	w8, w9, #0xff
  403614:	cmp	w8, #0x2e
  403618:	b.eq	403624 <ferror@plt+0x1944>  // b.none
  40361c:	cbnz	w8, 403650 <ferror@plt+0x1970>
  403620:	b	403684 <ferror@plt+0x19a4>
  403624:	mov	x8, x0
  403628:	ldrb	w9, [x8, #1]!
  40362c:	cmp	w9, #0x2e
  403630:	b.ne	40364c <ferror@plt+0x196c>  // b.any
  403634:	ldrb	w9, [x0, #2]!
  403638:	mov	w8, wzr
  40363c:	cbz	w9, 403688 <ferror@plt+0x19a8>
  403640:	cmp	w9, #0x2f
  403644:	b.ne	403650 <ferror@plt+0x1970>  // b.any
  403648:	b	403688 <ferror@plt+0x19a8>
  40364c:	mov	x0, x8
  403650:	mov	x8, x0
  403654:	sub	x0, x0, #0x1
  403658:	and	w9, w9, #0xff
  40365c:	cmp	w9, #0x2f
  403660:	b.eq	403674 <ferror@plt+0x1994>  // b.none
  403664:	cbz	w9, 403674 <ferror@plt+0x1994>
  403668:	ldrb	w9, [x8, #1]!
  40366c:	add	x0, x0, #0x1
  403670:	b	403658 <ferror@plt+0x1978>
  403674:	ldrb	w9, [x0, #1]!
  403678:	cmp	w9, #0x2f
  40367c:	b.eq	403674 <ferror@plt+0x1994>  // b.none
  403680:	b	403610 <ferror@plt+0x1930>
  403684:	mov	w8, #0x1                   	// #1
  403688:	mov	w0, w8
  40368c:	ret
  403690:	stp	x29, x30, [sp, #-80]!
  403694:	stp	x24, x23, [sp, #32]
  403698:	stp	x22, x21, [sp, #48]
  40369c:	stp	x20, x19, [sp, #64]
  4036a0:	ldrsw	x8, [x1, #12]
  4036a4:	ldr	x11, [x1, #16]
  4036a8:	mov	x19, x1
  4036ac:	mov	x20, x0
  4036b0:	add	x9, x8, #0x1
  4036b4:	add	x10, x9, x9, lsl #1
  4036b8:	cmp	x11, x10, lsl #5
  4036bc:	str	x25, [sp, #16]
  4036c0:	mov	x29, sp
  4036c4:	str	w9, [x1, #12]
  4036c8:	b.cs	403708 <ferror@plt+0x1a28>  // b.hs, b.nlast
  4036cc:	ldr	x0, [x19, #24]
  4036d0:	lsl	x9, x10, #6
  4036d4:	cmp	w8, #0x3f
  4036d8:	mov	w8, #0x3000                	// #12288
  4036dc:	csel	x21, x8, x9, lt  // lt = tstop
  4036e0:	mov	x1, x21
  4036e4:	bl	4019d0 <xrealloc@plt>
  4036e8:	ldr	x8, [x19, #16]
  4036ec:	str	x0, [x19, #24]
  4036f0:	mov	w1, wzr
  4036f4:	add	x0, x0, x8
  4036f8:	sub	x2, x21, x8
  4036fc:	bl	401a20 <memset@plt>
  403700:	ldr	w9, [x19, #12]
  403704:	str	x21, [x19, #16]
  403708:	ldr	x8, [x20]
  40370c:	ldr	x10, [x19, #24]
  403710:	sub	w9, w9, #0x1
  403714:	mov	w11, #0x60                  	// #96
  403718:	adrp	x1, 404000 <ferror@plt+0x2320>
  40371c:	smull	x9, w9, w11
  403720:	add	x1, x1, #0xc39
  403724:	mov	w2, #0x5                   	// #5
  403728:	mov	x0, xzr
  40372c:	str	x8, [x10, x9]
  403730:	bl	401c20 <dcgettext@plt>
  403734:	ldr	w8, [x20, #16]
  403738:	ldr	x21, [x20]
  40373c:	mov	x22, x0
  403740:	mov	w0, w8
  403744:	bl	403850 <ferror@plt+0x1b70>
  403748:	ldr	w8, [x20, #12]
  40374c:	mov	x23, x0
  403750:	mov	w0, w8
  403754:	bl	403850 <ferror@plt+0x1b70>
  403758:	mov	x3, x0
  40375c:	mov	x0, x22
  403760:	mov	x1, x21
  403764:	mov	x2, x23
  403768:	bl	401c50 <printf@plt>
  40376c:	ldr	x0, [x19]
  403770:	ldr	x1, [x20]
  403774:	bl	401b90 <bfd_openw@plt>
  403778:	cbz	x0, 4037fc <ferror@plt+0x1b1c>
  40377c:	mov	w1, #0x1                   	// #1
  403780:	mov	x21, x0
  403784:	mov	w23, #0x1                   	// #1
  403788:	bl	401ac0 <bfd_set_format@plt>
  40378c:	cbz	w0, 403810 <ferror@plt+0x1b30>
  403790:	adrp	x20, 404000 <ferror@plt+0x2320>
  403794:	mov	w24, #0x8                   	// #8
  403798:	add	x20, x20, #0xc53
  40379c:	mov	w25, #0x60                  	// #96
  4037a0:	ldr	x8, [x21, #8]
  4037a4:	sub	x22, x24, #0x6
  4037a8:	mov	x0, x21
  4037ac:	mov	w1, w22
  4037b0:	ldr	x8, [x8, #656]
  4037b4:	mov	x2, xzr
  4037b8:	blr	x8
  4037bc:	cbz	w0, 4037ec <ferror@plt+0x1b0c>
  4037c0:	mov	w0, w22
  4037c4:	mov	x1, xzr
  4037c8:	bl	401b60 <bfd_printable_arch_mach@plt>
  4037cc:	mov	x1, x0
  4037d0:	mov	x0, x20
  4037d4:	bl	401c50 <printf@plt>
  4037d8:	ldr	x8, [x19, #24]
  4037dc:	ldrsw	x9, [x19, #12]
  4037e0:	madd	x8, x9, x25, x8
  4037e4:	add	x8, x8, x24
  4037e8:	sturb	w23, [x8, #-96]
  4037ec:	add	x24, x24, #0x1
  4037f0:	cmp	x24, #0x5f
  4037f4:	b.ne	4037a0 <ferror@plt+0x1ac0>  // b.any
  4037f8:	b	40382c <ferror@plt+0x1b4c>
  4037fc:	ldr	x0, [x19]
  403800:	bl	4029a8 <ferror@plt+0xcc8>
  403804:	mov	w0, #0x1                   	// #1
  403808:	str	w0, [x19, #8]
  40380c:	b	403838 <ferror@plt+0x1b58>
  403810:	bl	401a10 <bfd_get_error@plt>
  403814:	cmp	w0, #0x5
  403818:	b.eq	40382c <ferror@plt+0x1b4c>  // b.none
  40381c:	ldr	x0, [x20]
  403820:	bl	4029a8 <ferror@plt+0xcc8>
  403824:	mov	w8, #0x1                   	// #1
  403828:	str	w8, [x19, #8]
  40382c:	mov	x0, x21
  403830:	bl	401b10 <bfd_close_all_done@plt>
  403834:	ldr	w0, [x19, #8]
  403838:	ldp	x20, x19, [sp, #64]
  40383c:	ldp	x22, x21, [sp, #48]
  403840:	ldp	x24, x23, [sp, #32]
  403844:	ldr	x25, [sp, #16]
  403848:	ldp	x29, x30, [sp], #80
  40384c:	ret
  403850:	adrp	x8, 404000 <ferror@plt+0x2320>
  403854:	adrp	x9, 404000 <ferror@plt+0x2320>
  403858:	add	x8, x8, #0xc72
  40385c:	add	x9, x9, #0xc64
  403860:	cmp	w0, #0x1
  403864:	adrp	x10, 404000 <ferror@plt+0x2320>
  403868:	add	x10, x10, #0xc59
  40386c:	csel	x8, x9, x8, eq  // eq = none
  403870:	cmp	w0, #0x0
  403874:	csel	x1, x10, x8, eq  // eq = none
  403878:	mov	w2, #0x5                   	// #5
  40387c:	mov	x0, xzr
  403880:	b	401c20 <dcgettext@plt>
  403884:	stp	x29, x30, [sp, #-16]!
  403888:	mov	x1, x0
  40388c:	adrp	x0, 404000 <ferror@plt+0x2320>
  403890:	adrp	x2, 404000 <ferror@plt+0x2320>
  403894:	add	x0, x0, #0xca9
  403898:	add	x2, x2, #0xb1a
  40389c:	mov	x29, sp
  4038a0:	bl	401c50 <printf@plt>
  4038a4:	adrp	x1, 404000 <ferror@plt+0x2320>
  4038a8:	add	x1, x1, #0xcb4
  4038ac:	mov	w2, #0x5                   	// #5
  4038b0:	mov	x0, xzr
  4038b4:	bl	401c20 <dcgettext@plt>
  4038b8:	bl	401c50 <printf@plt>
  4038bc:	adrp	x1, 404000 <ferror@plt+0x2320>
  4038c0:	add	x1, x1, #0xce7
  4038c4:	mov	w2, #0x5                   	// #5
  4038c8:	mov	x0, xzr
  4038cc:	bl	401c20 <dcgettext@plt>
  4038d0:	bl	401c50 <printf@plt>
  4038d4:	mov	w0, wzr
  4038d8:	bl	4018f0 <exit@plt>
  4038dc:	and	x8, x0, #0xf000
  4038e0:	sub	x8, x8, #0x1, lsl #12
  4038e4:	lsr	x8, x8, #12
  4038e8:	cmp	x8, #0xb
  4038ec:	b.hi	40391c <ferror@plt+0x1c3c>  // b.pmore
  4038f0:	adrp	x9, 404000 <ferror@plt+0x2320>
  4038f4:	add	x9, x9, #0xdab
  4038f8:	adr	x10, 40390c <ferror@plt+0x1c2c>
  4038fc:	ldrb	w11, [x9, x8]
  403900:	add	x10, x10, x11, lsl #2
  403904:	mov	w8, #0x64                  	// #100
  403908:	br	x10
  40390c:	mov	w8, #0x70                  	// #112
  403910:	b	403938 <ferror@plt+0x1c58>
  403914:	mov	w8, #0x63                  	// #99
  403918:	b	403938 <ferror@plt+0x1c58>
  40391c:	mov	w8, #0x2d                  	// #45
  403920:	b	403938 <ferror@plt+0x1c58>
  403924:	mov	w8, #0x62                  	// #98
  403928:	b	403938 <ferror@plt+0x1c58>
  40392c:	mov	w8, #0x6c                  	// #108
  403930:	b	403938 <ferror@plt+0x1c58>
  403934:	mov	w8, #0x73                  	// #115
  403938:	strb	w8, [x1]
  40393c:	tst	x0, #0x100
  403940:	mov	w8, #0x72                  	// #114
  403944:	mov	w9, #0x2d                  	// #45
  403948:	mov	w10, #0x77                  	// #119
  40394c:	csel	w12, w9, w8, eq  // eq = none
  403950:	tst	x0, #0x80
  403954:	mov	w11, #0x78                  	// #120
  403958:	strb	w12, [x1, #1]
  40395c:	csel	w12, w9, w10, eq  // eq = none
  403960:	tst	x0, #0x40
  403964:	strb	w12, [x1, #2]
  403968:	csel	w12, w9, w11, eq  // eq = none
  40396c:	tst	x0, #0x20
  403970:	strb	w12, [x1, #3]
  403974:	csel	w12, w9, w8, eq  // eq = none
  403978:	tst	x0, #0x10
  40397c:	strb	w12, [x1, #4]
  403980:	csel	w12, w9, w10, eq  // eq = none
  403984:	tst	x0, #0x8
  403988:	strb	w12, [x1, #5]
  40398c:	csel	w12, w9, w11, eq  // eq = none
  403990:	tst	x0, #0x4
  403994:	csel	w8, w9, w8, eq  // eq = none
  403998:	tst	x0, #0x2
  40399c:	strb	w8, [x1, #7]
  4039a0:	csel	w8, w9, w10, eq  // eq = none
  4039a4:	tst	x0, #0x1
  4039a8:	strb	w8, [x1, #8]
  4039ac:	csel	w8, w9, w11, eq  // eq = none
  4039b0:	strb	w12, [x1, #6]
  4039b4:	strb	w8, [x1, #9]
  4039b8:	tbnz	w0, #11, 4039c8 <ferror@plt+0x1ce8>
  4039bc:	tbnz	w0, #10, 4039e0 <ferror@plt+0x1d00>
  4039c0:	tbnz	w0, #9, 4039f8 <ferror@plt+0x1d18>
  4039c4:	ret
  4039c8:	tst	x0, #0x40
  4039cc:	mov	w8, #0x73                  	// #115
  4039d0:	mov	w9, #0x53                  	// #83
  4039d4:	csel	w8, w9, w8, eq  // eq = none
  4039d8:	strb	w8, [x1, #3]
  4039dc:	tbz	w0, #10, 4039c0 <ferror@plt+0x1ce0>
  4039e0:	tst	x0, #0x8
  4039e4:	mov	w8, #0x73                  	// #115
  4039e8:	mov	w9, #0x53                  	// #83
  4039ec:	csel	w8, w9, w8, eq  // eq = none
  4039f0:	strb	w8, [x1, #6]
  4039f4:	tbz	w0, #9, 4039c4 <ferror@plt+0x1ce4>
  4039f8:	tst	x0, #0x1
  4039fc:	mov	w8, #0x74                  	// #116
  403a00:	mov	w9, #0x54                  	// #84
  403a04:	csel	w8, w9, w8, eq  // eq = none
  403a08:	strb	w8, [x1, #9]
  403a0c:	ret
  403a10:	stp	x29, x30, [sp, #-48]!
  403a14:	str	x21, [sp, #16]
  403a18:	stp	x20, x19, [sp, #32]
  403a1c:	mov	x29, sp
  403a20:	cbz	x0, 403a7c <ferror@plt+0x1d9c>
  403a24:	mov	x20, x0
  403a28:	mov	x8, xzr
  403a2c:	ldr	x9, [x20, x8]
  403a30:	add	x8, x8, #0x8
  403a34:	cbnz	x9, 403a2c <ferror@plt+0x1d4c>
  403a38:	and	x0, x8, #0x7fffffff8
  403a3c:	bl	401a30 <xmalloc@plt>
  403a40:	ldr	x8, [x20]
  403a44:	mov	x19, x0
  403a48:	cbz	x8, 403a74 <ferror@plt+0x1d94>
  403a4c:	mov	x21, xzr
  403a50:	add	x20, x20, #0x8
  403a54:	mov	x0, x8
  403a58:	bl	401a50 <xstrdup@plt>
  403a5c:	str	x0, [x19, x21, lsl #3]
  403a60:	ldr	x8, [x20, x21, lsl #3]
  403a64:	add	x9, x21, #0x1
  403a68:	mov	x21, x9
  403a6c:	cbnz	x8, 403a54 <ferror@plt+0x1d74>
  403a70:	and	x8, x9, #0xffffffff
  403a74:	str	xzr, [x19, x8, lsl #3]
  403a78:	b	403a80 <ferror@plt+0x1da0>
  403a7c:	mov	x19, xzr
  403a80:	mov	x0, x19
  403a84:	ldp	x20, x19, [sp, #32]
  403a88:	ldr	x21, [sp, #16]
  403a8c:	ldp	x29, x30, [sp], #48
  403a90:	ret
  403a94:	cbz	x0, 403ad0 <ferror@plt+0x1df0>
  403a98:	stp	x29, x30, [sp, #-32]!
  403a9c:	stp	x20, x19, [sp, #16]
  403aa0:	mov	x19, x0
  403aa4:	ldr	x0, [x0]
  403aa8:	mov	x29, sp
  403aac:	cbz	x0, 403ac0 <ferror@plt+0x1de0>
  403ab0:	add	x20, x19, #0x8
  403ab4:	bl	401b80 <free@plt>
  403ab8:	ldr	x0, [x20], #8
  403abc:	cbnz	x0, 403ab4 <ferror@plt+0x1dd4>
  403ac0:	mov	x0, x19
  403ac4:	ldp	x20, x19, [sp, #16]
  403ac8:	ldp	x29, x30, [sp], #32
  403acc:	b	401b80 <free@plt>
  403ad0:	ret
  403ad4:	stp	x29, x30, [sp, #-96]!
  403ad8:	str	x27, [sp, #16]
  403adc:	stp	x26, x25, [sp, #32]
  403ae0:	stp	x24, x23, [sp, #48]
  403ae4:	stp	x22, x21, [sp, #64]
  403ae8:	stp	x20, x19, [sp, #80]
  403aec:	mov	x29, sp
  403af0:	cbz	x0, 403c88 <ferror@plt+0x1fa8>
  403af4:	mov	x19, x0
  403af8:	bl	4018c0 <strlen@plt>
  403afc:	add	x0, x0, #0x1
  403b00:	bl	401a30 <xmalloc@plt>
  403b04:	adrp	x23, 415000 <ferror@plt+0x13320>
  403b08:	ldrb	w8, [x19]
  403b0c:	ldr	x23, [x23, #4056]
  403b10:	mov	x20, x0
  403b14:	mov	x22, xzr
  403b18:	mov	w26, wzr
  403b1c:	mov	w25, wzr
  403b20:	mov	w27, wzr
  403b24:	mov	w24, wzr
  403b28:	mov	x21, xzr
  403b2c:	and	x9, x8, #0xff
  403b30:	ldrh	w9, [x23, x9, lsl #1]
  403b34:	tbz	w9, #6, 403b44 <ferror@plt+0x1e64>
  403b38:	ldrb	w8, [x19, #1]!
  403b3c:	ldrh	w9, [x23, x8, lsl #1]
  403b40:	tbnz	w9, #6, 403b38 <ferror@plt+0x1e58>
  403b44:	subs	w9, w24, #0x1
  403b48:	b.cc	403b58 <ferror@plt+0x1e78>  // b.lo, b.ul, b.last
  403b4c:	sxtw	x9, w9
  403b50:	cmp	x22, x9
  403b54:	b.lt	403b8c <ferror@plt+0x1eac>  // b.tstop
  403b58:	cbz	x21, 403b74 <ferror@plt+0x1e94>
  403b5c:	lsl	w24, w24, #1
  403b60:	sbfiz	x1, x24, #3, #32
  403b64:	mov	x0, x21
  403b68:	bl	4019d0 <xrealloc@plt>
  403b6c:	mov	x21, x0
  403b70:	b	403b84 <ferror@plt+0x1ea4>
  403b74:	mov	w0, #0x40                  	// #64
  403b78:	bl	401a30 <xmalloc@plt>
  403b7c:	mov	x21, x0
  403b80:	mov	w24, #0x8                   	// #8
  403b84:	str	xzr, [x21, x22, lsl #3]
  403b88:	ldrb	w8, [x19]
  403b8c:	mov	x9, x20
  403b90:	tst	w8, #0xff
  403b94:	b.eq	403c4c <ferror@plt+0x1f6c>  // b.none
  403b98:	orr	w10, w25, w26
  403b9c:	orr	w10, w10, w27
  403ba0:	cbnz	w10, 403bb0 <ferror@plt+0x1ed0>
  403ba4:	and	x10, x8, #0xff
  403ba8:	ldrh	w10, [x23, x10, lsl #1]
  403bac:	tbnz	w10, #6, 403c4c <ferror@plt+0x1f6c>
  403bb0:	cbnz	w27, 403c3c <ferror@plt+0x1f5c>
  403bb4:	and	w10, w8, #0xff
  403bb8:	cmp	w10, #0x5c
  403bbc:	b.ne	403bc8 <ferror@plt+0x1ee8>  // b.any
  403bc0:	mov	w27, #0x1                   	// #1
  403bc4:	b	403c44 <ferror@plt+0x1f64>
  403bc8:	and	w10, w8, #0xff
  403bcc:	cbnz	w26, 403bf4 <ferror@plt+0x1f14>
  403bd0:	cbnz	w25, 403c04 <ferror@plt+0x1f24>
  403bd4:	cmp	w10, #0x27
  403bd8:	b.eq	403c1c <ferror@plt+0x1f3c>  // b.none
  403bdc:	cmp	w10, #0x22
  403be0:	b.ne	403c2c <ferror@plt+0x1f4c>  // b.any
  403be4:	mov	w26, wzr
  403be8:	mov	w27, wzr
  403bec:	mov	w25, #0x1                   	// #1
  403bf0:	b	403c44 <ferror@plt+0x1f64>
  403bf4:	cmp	w10, #0x27
  403bf8:	b.ne	403c3c <ferror@plt+0x1f5c>  // b.any
  403bfc:	mov	w26, wzr
  403c00:	b	403c14 <ferror@plt+0x1f34>
  403c04:	cmp	w10, #0x22
  403c08:	b.ne	403c38 <ferror@plt+0x1f58>  // b.any
  403c0c:	mov	w26, wzr
  403c10:	mov	w25, wzr
  403c14:	mov	w27, wzr
  403c18:	b	403c44 <ferror@plt+0x1f64>
  403c1c:	mov	w25, wzr
  403c20:	mov	w27, wzr
  403c24:	mov	w26, #0x1                   	// #1
  403c28:	b	403c44 <ferror@plt+0x1f64>
  403c2c:	mov	w26, wzr
  403c30:	mov	w25, wzr
  403c34:	b	403c3c <ferror@plt+0x1f5c>
  403c38:	mov	w26, wzr
  403c3c:	mov	w27, wzr
  403c40:	strb	w8, [x9], #1
  403c44:	ldrb	w8, [x19, #1]!
  403c48:	cbnz	w8, 403b98 <ferror@plt+0x1eb8>
  403c4c:	mov	x0, x20
  403c50:	strb	wzr, [x9]
  403c54:	bl	401a50 <xstrdup@plt>
  403c58:	str	x0, [x21, x22, lsl #3]
  403c5c:	add	x22, x22, #0x1
  403c60:	str	xzr, [x21, x22, lsl #3]
  403c64:	ldrb	w8, [x19]
  403c68:	ldrh	w9, [x23, x8, lsl #1]
  403c6c:	tbz	w9, #6, 403c78 <ferror@plt+0x1f98>
  403c70:	ldrb	w8, [x19, #1]!
  403c74:	b	403c68 <ferror@plt+0x1f88>
  403c78:	cbnz	w8, 403b2c <ferror@plt+0x1e4c>
  403c7c:	mov	x0, x20
  403c80:	bl	401b80 <free@plt>
  403c84:	b	403c8c <ferror@plt+0x1fac>
  403c88:	mov	x21, xzr
  403c8c:	mov	x0, x21
  403c90:	ldp	x20, x19, [sp, #80]
  403c94:	ldp	x22, x21, [sp, #64]
  403c98:	ldp	x24, x23, [sp, #48]
  403c9c:	ldp	x26, x25, [sp, #32]
  403ca0:	ldr	x27, [sp, #16]
  403ca4:	ldp	x29, x30, [sp], #96
  403ca8:	ret
  403cac:	stp	x29, x30, [sp, #-80]!
  403cb0:	str	x25, [sp, #16]
  403cb4:	stp	x24, x23, [sp, #32]
  403cb8:	stp	x22, x21, [sp, #48]
  403cbc:	stp	x20, x19, [sp, #64]
  403cc0:	mov	x29, sp
  403cc4:	cbz	x1, 403d64 <ferror@plt+0x2084>
  403cc8:	adrp	x22, 415000 <ferror@plt+0x13320>
  403ccc:	ldr	x22, [x22, #4056]
  403cd0:	mov	x24, #0x21                  	// #33
  403cd4:	mov	x19, x1
  403cd8:	mov	x20, x0
  403cdc:	mov	w23, #0x1                   	// #1
  403ce0:	movk	x24, #0x400, lsl #48
  403ce4:	ldr	x25, [x20]
  403ce8:	cbz	x25, 403d80 <ferror@plt+0x20a0>
  403cec:	ldrb	w21, [x25]
  403cf0:	cbz	w21, 403d44 <ferror@plt+0x2064>
  403cf4:	ldrh	w8, [x22, x21, lsl #1]
  403cf8:	tbnz	w8, #6, 403d14 <ferror@plt+0x2034>
  403cfc:	sub	w8, w21, #0x22
  403d00:	cmp	w8, #0x3a
  403d04:	b.hi	403d28 <ferror@plt+0x2048>  // b.pmore
  403d08:	lsl	x8, x23, x8
  403d0c:	tst	x8, x24
  403d10:	b.eq	403d28 <ferror@plt+0x2048>  // b.none
  403d14:	mov	w0, #0x5c                  	// #92
  403d18:	mov	x1, x19
  403d1c:	bl	401960 <fputc@plt>
  403d20:	cmn	w0, #0x1
  403d24:	b.eq	403d64 <ferror@plt+0x2084>  // b.none
  403d28:	mov	w0, w21
  403d2c:	mov	x1, x19
  403d30:	bl	401960 <fputc@plt>
  403d34:	cmn	w0, #0x1
  403d38:	add	x25, x25, #0x1
  403d3c:	b.ne	403cec <ferror@plt+0x200c>  // b.any
  403d40:	b	403d64 <ferror@plt+0x2084>
  403d44:	mov	w0, #0xa                   	// #10
  403d48:	mov	x1, x19
  403d4c:	bl	401960 <fputc@plt>
  403d50:	add	x20, x20, #0x8
  403d54:	cmn	w0, #0x1
  403d58:	mov	w0, #0x1                   	// #1
  403d5c:	b.ne	403ce4 <ferror@plt+0x2004>  // b.any
  403d60:	b	403d68 <ferror@plt+0x2088>
  403d64:	mov	w0, #0x1                   	// #1
  403d68:	ldp	x20, x19, [sp, #64]
  403d6c:	ldp	x22, x21, [sp, #48]
  403d70:	ldp	x24, x23, [sp, #32]
  403d74:	ldr	x25, [sp, #16]
  403d78:	ldp	x29, x30, [sp], #80
  403d7c:	ret
  403d80:	mov	w0, wzr
  403d84:	b	403d68 <ferror@plt+0x2088>
  403d88:	sub	sp, sp, #0xf0
  403d8c:	stp	x29, x30, [sp, #144]
  403d90:	stp	x28, x27, [sp, #160]
  403d94:	stp	x26, x25, [sp, #176]
  403d98:	stp	x24, x23, [sp, #192]
  403d9c:	stp	x22, x21, [sp, #208]
  403da0:	stp	x20, x19, [sp, #224]
  403da4:	ldr	w8, [x0]
  403da8:	add	x29, sp, #0x90
  403dac:	cmp	w8, #0x2
  403db0:	b.lt	403fe0 <ferror@plt+0x2300>  // b.tstop
  403db4:	ldr	x21, [x1]
  403db8:	adrp	x24, 404000 <ferror@plt+0x2320>
  403dbc:	mov	x20, x0
  403dc0:	mov	x19, x1
  403dc4:	mov	w28, wzr
  403dc8:	mov	w27, #0x7d0                 	// #2000
  403dcc:	mov	w22, #0x1                   	// #1
  403dd0:	add	x24, x24, #0x4bb
  403dd4:	mov	x8, x21
  403dd8:	str	x21, [sp]
  403ddc:	ldr	x9, [x8, w22, sxtw #3]
  403de0:	ldrb	w10, [x9]
  403de4:	cmp	w10, #0x40
  403de8:	b.ne	403ea8 <ferror@plt+0x21c8>  // b.any
  403dec:	subs	w27, w27, #0x1
  403df0:	b.eq	404000 <ferror@plt+0x2320>  // b.none
  403df4:	add	x23, x9, #0x1
  403df8:	add	x1, sp, #0x10
  403dfc:	mov	x0, x23
  403e00:	bl	404348 <ferror@plt+0x2668>
  403e04:	tbnz	w0, #31, 403ea8 <ferror@plt+0x21c8>
  403e08:	ldr	w8, [sp, #32]
  403e0c:	and	w8, w8, #0xf000
  403e10:	cmp	w8, #0x4, lsl #12
  403e14:	b.eq	404018 <ferror@plt+0x2338>  // b.none
  403e18:	mov	x0, x23
  403e1c:	mov	x1, x24
  403e20:	bl	4019c0 <fopen@plt>
  403e24:	cbz	x0, 403ea8 <ferror@plt+0x21c8>
  403e28:	mov	w2, #0x2                   	// #2
  403e2c:	mov	x1, xzr
  403e30:	mov	x23, x0
  403e34:	bl	401ae0 <fseek@plt>
  403e38:	cmn	w0, #0x1
  403e3c:	b.eq	403ec4 <ferror@plt+0x21e4>  // b.none
  403e40:	mov	x0, x23
  403e44:	bl	401930 <ftell@plt>
  403e48:	cmn	x0, #0x1
  403e4c:	b.eq	403ec4 <ferror@plt+0x21e4>  // b.none
  403e50:	mov	x25, x0
  403e54:	mov	x0, x23
  403e58:	mov	x1, xzr
  403e5c:	mov	w2, wzr
  403e60:	bl	401ae0 <fseek@plt>
  403e64:	cmn	w0, #0x1
  403e68:	b.eq	403ec4 <ferror@plt+0x21e4>  // b.none
  403e6c:	add	x0, x25, #0x1
  403e70:	bl	401a30 <xmalloc@plt>
  403e74:	mov	w1, #0x1                   	// #1
  403e78:	mov	x2, x25
  403e7c:	mov	x3, x23
  403e80:	mov	x24, x0
  403e84:	bl	401b20 <fread_unlocked@plt>
  403e88:	mov	x26, x0
  403e8c:	cmp	x0, x25
  403e90:	b.eq	403ecc <ferror@plt+0x21ec>  // b.none
  403e94:	mov	x0, x23
  403e98:	bl	401ce0 <ferror@plt>
  403e9c:	cbz	w0, 403ecc <ferror@plt+0x21ec>
  403ea0:	mov	w28, w22
  403ea4:	b	403fcc <ferror@plt+0x22ec>
  403ea8:	mov	w28, w22
  403eac:	ldr	w8, [x20]
  403eb0:	add	w22, w28, #0x1
  403eb4:	cmp	w22, w8
  403eb8:	b.ge	403fe0 <ferror@plt+0x2300>  // b.tcont
  403ebc:	ldr	x8, [x19]
  403ec0:	b	403ddc <ferror@plt+0x20fc>
  403ec4:	mov	w28, w22
  403ec8:	b	403fd4 <ferror@plt+0x22f4>
  403ecc:	strb	wzr, [x24, x26]
  403ed0:	adrp	x10, 415000 <ferror@plt+0x13320>
  403ed4:	ldrb	w8, [x24]
  403ed8:	ldr	x10, [x10, #4056]
  403edc:	cbz	w8, 403efc <ferror@plt+0x221c>
  403ee0:	mov	w9, #0x1                   	// #1
  403ee4:	and	x8, x8, #0xff
  403ee8:	ldrh	w8, [x10, x8, lsl #1]
  403eec:	tbz	w8, #6, 403f10 <ferror@plt+0x2230>
  403ef0:	ldrb	w8, [x24, x9]
  403ef4:	add	x9, x9, #0x1
  403ef8:	cbnz	w8, 403ee4 <ferror@plt+0x2204>
  403efc:	mov	w0, #0x8                   	// #8
  403f00:	bl	401a30 <xmalloc@plt>
  403f04:	mov	x25, x0
  403f08:	str	xzr, [x0]
  403f0c:	b	403f1c <ferror@plt+0x223c>
  403f10:	mov	x0, x24
  403f14:	bl	403ad4 <ferror@plt+0x1df4>
  403f18:	mov	x25, x0
  403f1c:	ldr	x0, [x19]
  403f20:	sxtw	x26, w22
  403f24:	cmp	x0, x21
  403f28:	b.ne	403f38 <ferror@plt+0x2258>  // b.any
  403f2c:	mov	x0, x21
  403f30:	bl	403a10 <ferror@plt+0x1d30>
  403f34:	str	x0, [x19]
  403f38:	mov	x8, xzr
  403f3c:	ldr	x9, [x25, x8, lsl #3]
  403f40:	mov	x21, x8
  403f44:	add	x8, x8, #0x1
  403f48:	cbnz	x9, 403f3c <ferror@plt+0x225c>
  403f4c:	ldr	x0, [x0, x26, lsl #3]
  403f50:	bl	401b80 <free@plt>
  403f54:	ldrsw	x8, [x20]
  403f58:	ldr	x0, [x19]
  403f5c:	add	x8, x21, x8
  403f60:	lsl	x8, x8, #3
  403f64:	add	x1, x8, #0x8
  403f68:	bl	4019d0 <xrealloc@plt>
  403f6c:	str	x0, [x19]
  403f70:	ldr	w9, [x20]
  403f74:	add	x8, x0, x26, lsl #3
  403f78:	add	x0, x8, x21, lsl #3
  403f7c:	add	x1, x8, #0x8
  403f80:	sub	w8, w9, w22
  403f84:	lsl	x10, x21, #3
  403f88:	sbfiz	x2, x8, #3, #32
  403f8c:	str	x10, [sp, #8]
  403f90:	bl	401890 <memmove@plt>
  403f94:	ldr	x8, [x19]
  403f98:	ldr	x2, [sp, #8]
  403f9c:	mov	x1, x25
  403fa0:	add	x0, x8, x26, lsl #3
  403fa4:	bl	401880 <memcpy@plt>
  403fa8:	ldr	w8, [x20]
  403fac:	mov	x0, x25
  403fb0:	add	w8, w21, w8
  403fb4:	sub	w8, w8, #0x1
  403fb8:	str	w8, [x20]
  403fbc:	bl	401b80 <free@plt>
  403fc0:	mov	x0, x24
  403fc4:	bl	401b80 <free@plt>
  403fc8:	ldr	x21, [sp]
  403fcc:	adrp	x24, 404000 <ferror@plt+0x2320>
  403fd0:	add	x24, x24, #0x4bb
  403fd4:	mov	x0, x23
  403fd8:	bl	4019a0 <fclose@plt>
  403fdc:	b	403eac <ferror@plt+0x21cc>
  403fe0:	ldp	x20, x19, [sp, #224]
  403fe4:	ldp	x22, x21, [sp, #208]
  403fe8:	ldp	x24, x23, [sp, #192]
  403fec:	ldp	x26, x25, [sp, #176]
  403ff0:	ldp	x28, x27, [sp, #160]
  403ff4:	ldp	x29, x30, [sp, #144]
  403ff8:	add	sp, sp, #0xf0
  403ffc:	ret
  404000:	adrp	x9, 415000 <ferror@plt+0x13320>
  404004:	ldr	x9, [x9, #4048]
  404008:	ldr	x2, [x8]
  40400c:	adrp	x1, 404000 <ferror@plt+0x2320>
  404010:	add	x1, x1, #0xdb7
  404014:	b	404030 <ferror@plt+0x2350>
  404018:	adrp	x9, 415000 <ferror@plt+0x13320>
  40401c:	ldr	x8, [x19]
  404020:	ldr	x9, [x9, #4048]
  404024:	adrp	x1, 404000 <ferror@plt+0x2320>
  404028:	add	x1, x1, #0xde0
  40402c:	ldr	x2, [x8]
  404030:	ldr	x0, [x9]
  404034:	bl	401cc0 <fprintf@plt>
  404038:	mov	w0, #0x1                   	// #1
  40403c:	bl	401bf0 <xexit@plt>
  404040:	cbz	x0, 404058 <ferror@plt+0x2378>
  404044:	mov	x8, x0
  404048:	mov	w0, #0xffffffff            	// #-1
  40404c:	ldr	x9, [x8], #8
  404050:	add	w0, w0, #0x1
  404054:	cbnz	x9, 40404c <ferror@plt+0x236c>
  404058:	ret
  40405c:	stp	x29, x30, [sp, #-48]!
  404060:	str	x21, [sp, #16]
  404064:	adrp	x21, 416000 <memcpy@GLIBC_2.17>
  404068:	ldr	x0, [x21, #1096]
  40406c:	stp	x20, x19, [sp, #32]
  404070:	mov	x29, sp
  404074:	cbnz	x0, 40417c <ferror@plt+0x249c>
  404078:	adrp	x0, 404000 <ferror@plt+0x2320>
  40407c:	add	x0, x0, #0xe09
  404080:	bl	401c80 <getenv@plt>
  404084:	cbz	x0, 404098 <ferror@plt+0x23b8>
  404088:	mov	w1, #0x7                   	// #7
  40408c:	mov	x19, x0
  404090:	bl	401b00 <access@plt>
  404094:	cbz	w0, 40413c <ferror@plt+0x245c>
  404098:	adrp	x0, 404000 <ferror@plt+0x2320>
  40409c:	add	x0, x0, #0xe10
  4040a0:	bl	401c80 <getenv@plt>
  4040a4:	cbz	x0, 4040b8 <ferror@plt+0x23d8>
  4040a8:	mov	w1, #0x7                   	// #7
  4040ac:	mov	x19, x0
  4040b0:	bl	401b00 <access@plt>
  4040b4:	cbz	w0, 40413c <ferror@plt+0x245c>
  4040b8:	adrp	x0, 404000 <ferror@plt+0x2320>
  4040bc:	add	x0, x0, #0xe14
  4040c0:	bl	401c80 <getenv@plt>
  4040c4:	cbz	x0, 4040d8 <ferror@plt+0x23f8>
  4040c8:	mov	w1, #0x7                   	// #7
  4040cc:	mov	x19, x0
  4040d0:	bl	401b00 <access@plt>
  4040d4:	cbz	w0, 40413c <ferror@plt+0x245c>
  4040d8:	adrp	x19, 404000 <ferror@plt+0x2320>
  4040dc:	add	x19, x19, #0xe46
  4040e0:	mov	w1, #0x7                   	// #7
  4040e4:	mov	x0, x19
  4040e8:	bl	401b00 <access@plt>
  4040ec:	cbz	w0, 40413c <ferror@plt+0x245c>
  4040f0:	adrp	x20, 404000 <ferror@plt+0x2320>
  4040f4:	add	x20, x20, #0xe4b
  4040f8:	mov	w1, #0x7                   	// #7
  4040fc:	mov	x0, x20
  404100:	bl	401b00 <access@plt>
  404104:	cbz	w0, 404138 <ferror@plt+0x2458>
  404108:	adrp	x20, 404000 <ferror@plt+0x2320>
  40410c:	add	x20, x20, #0xe54
  404110:	mov	w1, #0x7                   	// #7
  404114:	mov	x0, x20
  404118:	bl	401b00 <access@plt>
  40411c:	cbz	w0, 404138 <ferror@plt+0x2458>
  404120:	mov	w1, #0x7                   	// #7
  404124:	mov	x0, x19
  404128:	bl	401b00 <access@plt>
  40412c:	cmp	w0, #0x0
  404130:	csel	x19, x19, xzr, eq  // eq = none
  404134:	b	40413c <ferror@plt+0x245c>
  404138:	mov	x19, x20
  40413c:	adrp	x8, 404000 <ferror@plt+0x2320>
  404140:	add	x8, x8, #0xe19
  404144:	cmp	x19, #0x0
  404148:	csel	x19, x8, x19, eq  // eq = none
  40414c:	mov	x0, x19
  404150:	bl	4018c0 <strlen@plt>
  404154:	mov	x20, x0
  404158:	add	w0, w20, #0x2
  40415c:	bl	401a30 <xmalloc@plt>
  404160:	mov	x1, x19
  404164:	bl	401bd0 <strcpy@plt>
  404168:	mov	w8, #0x2f                  	// #47
  40416c:	add	w9, w20, #0x1
  404170:	strb	w8, [x0, w20, uxtw]
  404174:	strb	wzr, [x0, w9, uxtw]
  404178:	str	x0, [x21, #1096]
  40417c:	ldp	x20, x19, [sp, #32]
  404180:	ldr	x21, [sp, #16]
  404184:	ldp	x29, x30, [sp], #48
  404188:	ret
  40418c:	stp	x29, x30, [sp, #-80]!
  404190:	str	x25, [sp, #16]
  404194:	stp	x24, x23, [sp, #32]
  404198:	stp	x22, x21, [sp, #48]
  40419c:	stp	x20, x19, [sp, #64]
  4041a0:	mov	x29, sp
  4041a4:	mov	x20, x1
  4041a8:	mov	x21, x0
  4041ac:	bl	40405c <ferror@plt+0x237c>
  4041b0:	adrp	x8, 404000 <ferror@plt+0x2320>
  4041b4:	add	x8, x8, #0xe1b
  4041b8:	cmp	x21, #0x0
  4041bc:	adrp	x9, 404000 <ferror@plt+0x2320>
  4041c0:	add	x9, x9, #0xc52
  4041c4:	csel	x21, x8, x21, eq  // eq = none
  4041c8:	cmp	x20, #0x0
  4041cc:	mov	x19, x0
  4041d0:	csel	x22, x9, x20, eq  // eq = none
  4041d4:	bl	4018c0 <strlen@plt>
  4041d8:	mov	x23, x0
  4041dc:	mov	x0, x21
  4041e0:	bl	4018c0 <strlen@plt>
  4041e4:	mov	x24, x0
  4041e8:	mov	x0, x22
  4041ec:	bl	4018c0 <strlen@plt>
  4041f0:	sxtw	x8, w23
  4041f4:	mov	x25, x0
  4041f8:	add	x8, x8, w24, sxtw
  4041fc:	add	x8, x8, w25, sxtw
  404200:	add	x0, x8, #0x7
  404204:	bl	401a30 <xmalloc@plt>
  404208:	mov	x1, x19
  40420c:	mov	x20, x0
  404210:	bl	401bd0 <strcpy@plt>
  404214:	add	x0, x20, w23, sxtw
  404218:	mov	x1, x21
  40421c:	bl	401bd0 <strcpy@plt>
  404220:	add	x8, x0, w24, sxtw
  404224:	mov	w9, #0x5858                	// #22616
  404228:	mov	w10, #0x5858                	// #22616
  40422c:	movk	w9, #0x58, lsl #16
  404230:	movk	w10, #0x5858, lsl #16
  404234:	add	x0, x8, #0x6
  404238:	mov	x1, x22
  40423c:	stur	w9, [x8, #3]
  404240:	str	w10, [x8]
  404244:	bl	401bd0 <strcpy@plt>
  404248:	mov	x0, x20
  40424c:	mov	w1, w25
  404250:	bl	4018a0 <mkstemps@plt>
  404254:	cmn	w0, #0x1
  404258:	b.eq	404280 <ferror@plt+0x25a0>  // b.none
  40425c:	bl	401a90 <close@plt>
  404260:	cbnz	w0, 4042b0 <ferror@plt+0x25d0>
  404264:	mov	x0, x20
  404268:	ldp	x20, x19, [sp, #64]
  40426c:	ldp	x22, x21, [sp, #48]
  404270:	ldp	x24, x23, [sp, #32]
  404274:	ldr	x25, [sp, #16]
  404278:	ldp	x29, x30, [sp], #80
  40427c:	ret
  404280:	adrp	x8, 415000 <ferror@plt+0x13320>
  404284:	ldr	x8, [x8, #4048]
  404288:	ldr	x20, [x8]
  40428c:	bl	401c70 <__errno_location@plt>
  404290:	ldr	w0, [x0]
  404294:	bl	401a80 <strerror@plt>
  404298:	adrp	x1, 404000 <ferror@plt+0x2320>
  40429c:	mov	x3, x0
  4042a0:	add	x1, x1, #0xe1e
  4042a4:	mov	x0, x20
  4042a8:	mov	x2, x19
  4042ac:	bl	401cc0 <fprintf@plt>
  4042b0:	bl	401af0 <abort@plt>
  4042b4:	mov	x1, x0
  4042b8:	mov	x0, xzr
  4042bc:	b	40418c <ferror@plt+0x24ac>
  4042c0:	stp	x29, x30, [sp, #-64]!
  4042c4:	mov	x29, sp
  4042c8:	stp	x19, x20, [sp, #16]
  4042cc:	adrp	x20, 415000 <ferror@plt+0x13320>
  4042d0:	add	x20, x20, #0xbb0
  4042d4:	stp	x21, x22, [sp, #32]
  4042d8:	adrp	x21, 415000 <ferror@plt+0x13320>
  4042dc:	add	x21, x21, #0xba8
  4042e0:	sub	x20, x20, x21
  4042e4:	mov	w22, w0
  4042e8:	stp	x23, x24, [sp, #48]
  4042ec:	mov	x23, x1
  4042f0:	mov	x24, x2
  4042f4:	bl	401840 <memcpy@plt-0x40>
  4042f8:	cmp	xzr, x20, asr #3
  4042fc:	b.eq	404328 <ferror@plt+0x2648>  // b.none
  404300:	asr	x20, x20, #3
  404304:	mov	x19, #0x0                   	// #0
  404308:	ldr	x3, [x21, x19, lsl #3]
  40430c:	mov	x2, x24
  404310:	add	x19, x19, #0x1
  404314:	mov	x1, x23
  404318:	mov	w0, w22
  40431c:	blr	x3
  404320:	cmp	x20, x19
  404324:	b.ne	404308 <ferror@plt+0x2628>  // b.any
  404328:	ldp	x19, x20, [sp, #16]
  40432c:	ldp	x21, x22, [sp, #32]
  404330:	ldp	x23, x24, [sp, #48]
  404334:	ldp	x29, x30, [sp], #64
  404338:	ret
  40433c:	nop
  404340:	ret
  404344:	nop
  404348:	mov	x2, x1
  40434c:	mov	x1, x0
  404350:	mov	w0, #0x0                   	// #0
  404354:	b	401ca0 <__xstat@plt>

Disassembly of section .fini:

0000000000404358 <.fini>:
  404358:	stp	x29, x30, [sp, #-16]!
  40435c:	mov	x29, sp
  404360:	ldp	x29, x30, [sp], #16
  404364:	ret
