`timescale 1ns/1ps

module comparator (
    input  [3:0] a,
    input  [3:0] b,
    output reg gt,
    output reg lt,
    output reg eq
);

always @(*) begin
    if (a > b) begin
        gt = 1'b1;
        lt = 1'b0;
        eq = 1'b0;
    end
    else if (a < b) begin
        gt = 1'b0;
        lt = 1'b1;
        eq = 1'b0;
    end
    else begin
        gt = 1'b0;
        lt = 1'b0;
        eq = 1'b1;
    end
end

endmodule
