





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.1.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="rbint-style.css">
    <title>Ralf Brown » Lists » Memory</title>
    <meta name="description" content="Ralf Brown">
    <link rel="prev" href="rbint-167464.html">
    
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="rbint-about.html">About</a></li>


          

<li><a href="rbint-167464.html">Previous</a></li>


          

<li><a href="rbint-64347.html">Up</a></li>


          

<li><span>Next</span></li>


        </ul>
      </nav>
    </header>

    <section>

      <nav class="menu box">
        <ul>
            <li>Lists</li>
            <ul>
              <li><a href="index.html">Comments</a></li>
              <li><a href="rbint-7995.html">Interrupts</a></li>
              <li><a href="rbint-15401.html">Glossary</a></li>
              <li><a href="rbint-64347.html">Memory</a></li>
              <li><a href="rbint-180090.html">CMOS</a></li>
              <li><a href="rbint-250757.html">86 Bugs</a></li>
              
            </ul>
        </ul>
      </nav>

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"></span><br /><span class="line"><span class="ngu">Format of PCI IRQ Routing Table slot entry  <span class="ngb">(Cont.)</span></span></span><br /><span class="line"></span><br /><span class="line">(Table M091)</span><br /><span class="line">Values for Pentium APIC delivery mode:</span><br /><span class="line"> 000b  fixed</span><br /><span class="line"> 001b  lowest-priority</span><br /><span class="line"> 010b  SMI</span><br /><span class="line"> 011b  remote read</span><br /><span class="line"> 100b  NMI</span><br /><span class="line"> 101b  INIT</span><br /><span class="line"> 110b  start up</span><br /><span class="line"> 111b  reserved</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> #M090</span><br /><span class="line">--------H-mFEE00310--------------------------</span><br /><span class="line">MEM FEE00310h - Pentium - LOCAL APIC - INTERRUPT COMMAND REGISTER (ICR)</span><br /><span class="line">Size:  DWORD</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">Note:</span>  this is the high half of the 64-bit ICR</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> MEM FEE00300h,#M090</span><br /><span class="line">--------H-mFEE00320--------------------------</span><br /><span class="line">MEM FEE00320h - Pentium - LOCAL APIC - LOCAL VECTOR TABLE ENTRY 0 (TIMER)</span><br /><span class="line">Size:  DWORD</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> MEM FEE00350h,MEM FEE00370h,MEM FEE003E0h,INT 70h</span><br /><span class="line">Bitfields for Pentium APIC timer local vector entry:</span><br /><span class="line">Bit(s) Description (Table M092)</span><br /><span class="line"> 7-0   interrupt vector number</span><br /><span class="line"> 11-8  reserved</span><br /><span class="line"> 12    delivery status (read-only)</span><br /><span class="line">   1 = interrupt being sent to APIC</span><br /><span class="line"> 15-13 reserved</span><br /><span class="line"> 16    interrupt delivery disabled</span><br /><span class="line"> 17    timer mode (0=one-shot, 1=periodic)</span><br /><span class="line"> 31-18 reserved</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> #M094,#M093</span><br /><span class="line">--------H-mFEE00330--------------------------</span><br /><span class="line">MEM FEE00330h - Pentium - LOCAL APIC - RESERVED</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> MEM FEE00000h</span><br /><span class="line">--------H-mFEE00340--------------------------</span><br /><span class="line">MEM FEE00340h - Pentium - LOCAL APIC - RESERVED</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> MEM FEE00000h</span><br /><span class="line">--------H-mFEE00350--------------------------</span><br /><span class="line">MEM FEE00350h - Pentium - LOCAL APIC - LOCAL VECTOR TABLE ENTRY 1 (LINT0)</span><br /><span class="line">Size:  DWORD</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> MEM FEE00320h,MEM FEE00360h</span><br /><span class="line">Bitfields for Pentium APIC LINTx local vector entry:</span><br /><span class="line">Bit(s) Description (Table M093)</span><br /><span class="line"> 7-0   interrupt vector number</span><br /><span class="line"> 10-8  delivery mode</span><br /><span class="line">   000 fixed</span><br /><span class="line">   100 NMI</span><br /><span class="line">   111 external interrupt (8259A-compatibility)</span><br /><span class="line"> 11    reserved</span><br /><span class="line"> 12    delivery status (read-only)</span><br /><span class="line">   1 = interrupt being sent to APIC</span><br /><span class="line"> 13    interrupt pin is active low</span><br /><span class="line"> 14    remote IRR</span><br /><span class="line"> 15    trigger mode</span><br /><span class="line">   0 edge-sensitive</span><br /><span class="line">   1 level-sensitive</span><br /><span class="line"> 16    interrupt delivery disabled</span><br /><span class="line"> 31-17 reserved</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> #M092</span><br /><span class="line">--------H-mFEE00360--------------------------</span><br /><span class="line">MEM FEE00360h - Pentium - LOCAL APIC - LOCAL VECTOR TABLE ENTRY 2 (LINT1)</span><br /><span class="line">Size:  DWORD</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> MEM FEE00350h,MEM FEE00370h,#M093</span><br /><span class="line">--------H-mFEE00370--------------------------</span><br /><span class="line">MEM FEE00370h - Pentium - LOCAL APIC - LOCAL VECTOR TABLE ENTRY 3 (Error)</span><br /><span class="line">Size:  DWORD</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> MEM FEE00320h,MEM FEE00370h</span><br /><span class="line">--------H-mFEE00380--------------------------</span><br /><span class="line">MEM FEE00380h - Pentium - LOCAL APIC - INITIAL COUNT REGISTER (ICR) TIMER</span><br /><span class="line">Size:  DWORD</span><br /><span class="line"><span class="ngb">Desc:</span>  timer start value, which together with the Divide Configuration</span><br /><span class="line">     Register also determines its period when periodic mode has been</span><br /><span class="line">     selected</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> MEM FEE00000h,MEM FEE00390h</span><br /><span class="line">--------H-mFEE00390--------------------------</span><br /><span class="line">MEM FEE00390h - Pentium - LOCAL APIC - CURRENT COUNT REGISTER (CCR) TIMER</span><br /><span class="line">Size:  DWORD</span><br /><span class="line"><span class="ngb">Desc:</span>  current timer count; when this value reaches zero, an interrupt is</span><br /><span class="line">     generated</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">Note:</span>  read-only</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> MEM FEE00380h</span><br /><span class="line">--------H-mFEE003A0--------------------------</span><br /><span class="line">MEM FEE003A0h - Pentium - LOCAL APIC - RESERVED</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> MEM FEE00000h</span><br /><span class="line">--------H-mFEE003B0--------------------------</span><br /><span class="line">MEM FEE003B0h - Pentium - LOCAL APIC - RESERVED</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> MEM FEE00000h</span><br /><span class="line">--------H-mFEE003C0--------------------------</span><br /><span class="line">MEM FEE003C0h - Pentium - LOCAL APIC - RESERVED</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> MEM FEE00000h</span><br /><span class="line">--------H-mFEE003D0--------------------------</span><br /><span class="line">MEM FEE003D0h - Pentium - LOCAL APIC - RESERVED</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> MEM FEE00000h</span><br /><span class="line">--------H-mFEE003E0--------------------------</span><br /><span class="line">MEM FEE003E0h - Pentium - LOCAL APIC - TIMER DIVIDE CONFIGURATION REGISTER</span><br /><span class="line">Size:  DWORD</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> MEM FEE00000h,MEM FEE00320h</span><br /><span class="line">Bitfields for Pentium APIC timer divide configuration:</span><br /><span class="line">Bit(s) Description (Table M094)</span><br /><span class="line"> 3,1,0 divisor</span><br /><span class="line">   000 divide by 2</span><br /><span class="line">   001 by 4</span><br /><span class="line">   010 by 8</span><br /><span class="line">   ...</span><br /><span class="line">   110 by 128</span><br /><span class="line">   111 by 1</span><br /><span class="line"> 2 zero (0)</span><br /><span class="line"> 31-4  reserved</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">Note:</span>  the divisor determines the timer&#39;s time base relative to the processor</span><br /><span class="line">     clock</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> #M092</span><br /><span class="line">----------MFFFF0010--------------------------</span><br /><span class="line">MEM FFFFh:0010h - HIGH MEMORY AREA (HMA)</span><br /><span class="line">Size:  65520 BYTEs</span><br /><span class="line">--------!---CONTRIBUTORS---------------------</span><br /><span class="line">Robin Walker   &lt;rdhw@cus.cam.ac.uk&gt; ORIGINAL FILE</span><br /><span class="line">Wim Osterholt  &lt;wim@djo.wtm.tudelft.nl&gt; or Wim Osterholt 2:512/56</span><br /><span class="line">   EHD floppy = &#39;KEGAN 4.0M Floppy Drive Controller.&#39;,</span><br /><span class="line">            &#39;ACME FX4-K7tb2 v:2.5 11/5/91&#39;</span><br /><span class="line">Stanley Appel  &lt;appel@stack.urc.tue.nl&gt;</span><br /><span class="line">Matthias Paul  &lt;mpaul@ibh.rwth-aachen.de&gt;</span><br /><span class="line">--------!---Admin----------------------------</span><br /><span class="line">Highest Table Number = M104</span><br /><span class="line">--------!---FILELIST-------------------------</span><br /><span class="line">Please redistribute all of the files comprising the interrupt list (listed at</span><br /><span class="line">the beginning of the list and in INTERRUP.1ST) unmodified as a group, in a</span><br /><span class="line">quartet of archives named INTER56A through INTER56D (preferably the original</span><br /><span class="line">authenticated PKZIP archives), and the utility and hypertext programs in</span><br /><span class="line">three additional archives called INTER56E.ZIP to INTER56G.ZIP.</span><br /><span class="line">Copyright (c) 1989,1990,1991,1992,1993,1994,1995,1996,1997 Ralf Brown</span><br /><span class="line">--------!---CONTACT_INFO---------------------</span><br /><span class="line">Internet: ralf@pobox.com (currently forwards to ralf@telerama.lm.com)</span><br /><span class="line">UUCP: {uunet,harvard}!pobox.com!ralf</span><br /><span class="line">FIDO: Ralf Brown 1:129/26.1</span><br /><span class="line">   or post a message to me in the DR_DEBUG echo (I probably won&#39;t see it</span><br /><span class="line">   unless you address it to me)</span><br /></pre>
  
  
  


      </article>

    </section>

  </body>

</html>

