<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="LX150.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ADC_CTRL.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="ADC_CTRL.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ADC_CTRL.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ADC_CTRL.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="ADC_CTRL.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="ADC_CTRL.fdo"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ADC_CTRL.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ADC_CTRL.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ADC_CTRL.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ADC_CTRL.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ADC_CTRL.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ADC_CTRL.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ADC_CTRL.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ADC_CTRL.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ADC_CTRL.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ADC_CTRL.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ADC_CTRL.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ADC_CTRL.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ADC_CTRL.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ADC_CTRL.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ADC_CTRL.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ADC_CTRL.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ADC_CTRL.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ADC_CTRL.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ADC_CTRL_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ADC_CTRL_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ADC_CTRL_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ADC_CTRL_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ADC_CTRL_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ADC_CTRL_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ADC_CTRL_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ADC_CTRL_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ADC_CTRL_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ADC_CTRL_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ADC_CTRL_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ADC_CTRL_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ADC_CTRL_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ADC_CTRL_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ADC_CTRL_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ADC_CTRL_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ADC_CTRL_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ADC_CTRL_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="DUAL_FIFO_LINE_COMBINE.fdo"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="hdl/LINE_COMBINE/ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="smartxplorer_results"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="smartxplorer_setup"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1482088796" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1482088796">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1485962771" xil_pn:in_ck="2523990526760276809" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1485962771">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="hdl/ADC_CTRL.vhd"/>
      <outfile xil_pn:name="hdl/BASIC_UART.vhd"/>
      <outfile xil_pn:name="hdl/BLOCKMEM_CTRL.vhd"/>
      <outfile xil_pn:name="hdl/COUNTERS.vhd"/>
      <outfile xil_pn:name="hdl/DATA_FROM_GPIFII_FIFO.vhd"/>
      <outfile xil_pn:name="hdl/DATA_TO_GPIFII_FIFO.vhd"/>
      <outfile xil_pn:name="hdl/DIGIF.vhd"/>
      <outfile xil_pn:name="hdl/FX3_SLAVE.vhd"/>
      <outfile xil_pn:name="hdl/LINE_COMBINE/DUAL_FIFO_LINE_COMBINE.vhd"/>
      <outfile xil_pn:name="hdl/LINE_COMBINE/FIFO_WRITE_SM.vhd"/>
      <outfile xil_pn:name="hdl/OPTO_SEG_IF/deserializer.vhd"/>
      <outfile xil_pn:name="hdl/OPTO_SEG_IF/opto_seg_if.vhd"/>
      <outfile xil_pn:name="hdl/OPTO_SEG_IF/phase_detector.vhd"/>
      <outfile xil_pn:name="hdl/OPTO_SEG_IF/sampling.vhd"/>
      <outfile xil_pn:name="hdl/SEQUENCER.vhd"/>
      <outfile xil_pn:name="hdl/SPI_CORE.vhd"/>
      <outfile xil_pn:name="hdl/SREG_CONTROL.vhd"/>
      <outfile xil_pn:name="hdl/SREG_CORE.vhd"/>
      <outfile xil_pn:name="hdl/T_SERIAL.vhd"/>
      <outfile xil_pn:name="hdl/fx3_slave_if.vhd"/>
      <outfile xil_pn:name="hdl/image_out.vhd"/>
      <outfile xil_pn:name="hdl/word2byte.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1482090069" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2917825091240792257" xil_pn:start_ts="1482090069">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1482090069" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1248312037034368579" xil_pn:start_ts="1482090069">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497366274" xil_pn:in_ck="6068601545470888799" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7075770580895504967" xil_pn:start_ts="1497366273">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="hdl/LINE_COMBINE/ipcore_dir/Seg_fifo.ngc"/>
      <outfile xil_pn:name="hdl/LINE_COMBINE/ipcore_dir/Seg_fifo.vhd"/>
      <outfile xil_pn:name="ipcore_dir/BLOCKMEM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/BLOCKMEM.vhd"/>
      <outfile xil_pn:name="ipcore_dir/PLL_DESER.vhd"/>
      <outfile xil_pn:name="ipcore_dir/PLL_DESER/example_design/PLL_DESER_exdes.vhd"/>
      <outfile xil_pn:name="ipcore_dir/PLL_F250.vhd"/>
      <outfile xil_pn:name="ipcore_dir/PLL_F250/example_design/PLL_F250_exdes.vhd"/>
      <outfile xil_pn:name="ipcore_dir/PLL_FX3.vhd"/>
      <outfile xil_pn:name="ipcore_dir/PLL_FX3/example_design/PLL_FX3_exdes.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1497366274" xil_pn:in_ck="-594758941992213190" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1497366274">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="hdl/ADC_CTRL.vhd"/>
      <outfile xil_pn:name="hdl/BASIC_UART.vhd"/>
      <outfile xil_pn:name="hdl/BLOCKMEM_CTRL.vhd"/>
      <outfile xil_pn:name="hdl/COUNTERS.vhd"/>
      <outfile xil_pn:name="hdl/DATA_FROM_GPIFII_FIFO.vhd"/>
      <outfile xil_pn:name="hdl/DATA_TO_GPIFII_FIFO.vhd"/>
      <outfile xil_pn:name="hdl/DIGIF.vhd"/>
      <outfile xil_pn:name="hdl/FX3_SLAVE.vhd"/>
      <outfile xil_pn:name="hdl/LINE_COMBINE/DUAL_FIFO_LINE_COMBINE.vhd"/>
      <outfile xil_pn:name="hdl/LINE_COMBINE/FIFO_WRITE_SM.vhd"/>
      <outfile xil_pn:name="hdl/LINE_COMBINE/ipcore_dir/Seg_fifo.vhd"/>
      <outfile xil_pn:name="hdl/OPTO_SEG_IF/deserializer.vhd"/>
      <outfile xil_pn:name="hdl/OPTO_SEG_IF/opto_seg_if.vhd"/>
      <outfile xil_pn:name="hdl/OPTO_SEG_IF/phase_detector.vhd"/>
      <outfile xil_pn:name="hdl/OPTO_SEG_IF/sampling.vhd"/>
      <outfile xil_pn:name="hdl/SEQUENCER.vhd"/>
      <outfile xil_pn:name="hdl/SPI_CORE.vhd"/>
      <outfile xil_pn:name="hdl/SREG_CONTROL.vhd"/>
      <outfile xil_pn:name="hdl/SREG_CORE.vhd"/>
      <outfile xil_pn:name="hdl/T_SERIAL.vhd"/>
      <outfile xil_pn:name="hdl/fx3_slave_if.vhd"/>
      <outfile xil_pn:name="hdl/image_out.vhd"/>
      <outfile xil_pn:name="hdl/word2byte.vhd"/>
      <outfile xil_pn:name="ipcore_dir/BLOCKMEM.vhd"/>
      <outfile xil_pn:name="ipcore_dir/PLL_DESER.vhd"/>
      <outfile xil_pn:name="ipcore_dir/PLL_DESER/example_design/PLL_DESER_exdes.vhd"/>
      <outfile xil_pn:name="ipcore_dir/PLL_F250.vhd"/>
      <outfile xil_pn:name="ipcore_dir/PLL_F250/example_design/PLL_F250_exdes.vhd"/>
      <outfile xil_pn:name="ipcore_dir/PLL_FX3.vhd"/>
      <outfile xil_pn:name="ipcore_dir/PLL_FX3/example_design/PLL_FX3_exdes.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1497366719" xil_pn:in_ck="-594758941992213190" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="4427946470352245765" xil_pn:start_ts="1497366716">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ADC_CTRL.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
    <transform xil_pn:end_ts="1487083375" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1487083375">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1487083375" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5841667203874442819" xil_pn:start_ts="1487083375">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1487083375" xil_pn:in_ck="6068601545470888799" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7075770580895504967" xil_pn:start_ts="1487083375">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="hdl/LINE_COMBINE/ipcore_dir/Seg_fifo.ngc"/>
      <outfile xil_pn:name="hdl/LINE_COMBINE/ipcore_dir/Seg_fifo.vhd"/>
      <outfile xil_pn:name="ipcore_dir/BLOCKMEM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/BLOCKMEM.vhd"/>
      <outfile xil_pn:name="ipcore_dir/PLL_DESER.vhd"/>
      <outfile xil_pn:name="ipcore_dir/PLL_DESER/example_design/PLL_DESER_exdes.vhd"/>
      <outfile xil_pn:name="ipcore_dir/PLL_F250.vhd"/>
      <outfile xil_pn:name="ipcore_dir/PLL_F250/example_design/PLL_F250_exdes.vhd"/>
      <outfile xil_pn:name="ipcore_dir/PLL_FX3.vhd"/>
      <outfile xil_pn:name="ipcore_dir/PLL_FX3/example_design/PLL_FX3_exdes.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1487083375" xil_pn:in_ck="734349800039838506" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1487083375">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1487083375" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2917825091240792257" xil_pn:start_ts="1487083375">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1487083375" xil_pn:in_ck="734349800039838506" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-2098939838453108159" xil_pn:start_ts="1487083375">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1487083375" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3388033264488784509" xil_pn:start_ts="1487083375">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1487083395" xil_pn:in_ck="-594758941992213190" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="6756728056982537881" xil_pn:start_ts="1487083375">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ADC_CTRL.lso"/>
      <outfile xil_pn:name="ADC_CTRL.ngc"/>
      <outfile xil_pn:name="ADC_CTRL.ngr"/>
      <outfile xil_pn:name="ADC_CTRL.prj"/>
      <outfile xil_pn:name="ADC_CTRL.stx"/>
      <outfile xil_pn:name="ADC_CTRL.syr"/>
      <outfile xil_pn:name="ADC_CTRL.xst"/>
      <outfile xil_pn:name="ADC_CTRL_beh.prj"/>
      <outfile xil_pn:name="ADC_CTRL_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1487083395" xil_pn:in_ck="3296279536675116884" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-6392667157193628012" xil_pn:start_ts="1487083395">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1487083402" xil_pn:in_ck="-13245319147559426" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-172384859931478940" xil_pn:start_ts="1487083395">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADC_CTRL.bld"/>
      <outfile xil_pn:name="ADC_CTRL.ngd"/>
      <outfile xil_pn:name="ADC_CTRL_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1487083525" xil_pn:in_ck="-3356976303188398615" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-550631206083080158" xil_pn:start_ts="1487083402">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADC_CTRL.pcf"/>
      <outfile xil_pn:name="ADC_CTRL_map.map"/>
      <outfile xil_pn:name="ADC_CTRL_map.mrp"/>
      <outfile xil_pn:name="ADC_CTRL_map.ncd"/>
      <outfile xil_pn:name="ADC_CTRL_map.ngm"/>
      <outfile xil_pn:name="ADC_CTRL_map.xrpt"/>
      <outfile xil_pn:name="ADC_CTRL_summary.xml"/>
      <outfile xil_pn:name="ADC_CTRL_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1487083579" xil_pn:in_ck="6437697254077082562" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="6910406813214524978" xil_pn:start_ts="1487083525">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADC_CTRL.ncd"/>
      <outfile xil_pn:name="ADC_CTRL.pad"/>
      <outfile xil_pn:name="ADC_CTRL.par"/>
      <outfile xil_pn:name="ADC_CTRL.ptwx"/>
      <outfile xil_pn:name="ADC_CTRL.unroutes"/>
      <outfile xil_pn:name="ADC_CTRL.xpi"/>
      <outfile xil_pn:name="ADC_CTRL_pad.csv"/>
      <outfile xil_pn:name="ADC_CTRL_pad.txt"/>
      <outfile xil_pn:name="ADC_CTRL_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1487083606" xil_pn:in_ck="3392630439883886719" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5017394210571468131" xil_pn:start_ts="1487083579">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADC_CTRL.bgn"/>
      <outfile xil_pn:name="ADC_CTRL.bit"/>
      <outfile xil_pn:name="ADC_CTRL.drc"/>
      <outfile xil_pn:name="ADC_CTRL.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1487083579" xil_pn:in_ck="6083881375438286949" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1487083568">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADC_CTRL.twr"/>
      <outfile xil_pn:name="ADC_CTRL.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1504548848" xil_pn:in_ck="3392630439883886851" xil_pn:name="TRAN_SmartXplorer" xil_pn:prop_ck="1650781064549616769" xil_pn:start_ts="1504548847">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="smartxplorer_results"/>
      <outfile xil_pn:name="smartxplorer_setup"/>
    </transform>
  </transforms>

</generated_project>
