{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589377674610 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589377674611 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 13 22:47:54 2020 " "Processing started: Wed May 13 22:47:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589377674611 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589377674611 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiple_cycle_cpu_computer -c multiple_cycle_cpu_computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiple_cycle_cpu_computer -c multiple_cycle_cpu_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589377674611 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1589377674772 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589377674772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "register_file.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589377680848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589377680848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiple_cycle_cpu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file multiple_cycle_cpu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiple_cycle_cpu_tb " "Found entity 1: multiple_cycle_cpu_tb" {  } { { "multiple_cycle_cpu_tb.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589377680849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589377680849 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "multiple_cycle_cpu.v(90) " "Verilog HDL information at multiple_cycle_cpu.v(90): always construct contains both blocking and non-blocking assignments" {  } { { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 90 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1589377680849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiple_cycle_cpu.v 3 3 " "Found 3 design units, including 3 entities, in source file multiple_cycle_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiple_cycle_cpu_computer " "Found entity 1: multiple_cycle_cpu_computer" {  } { { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589377680850 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiple_cycle_cpu " "Found entity 2: multiple_cycle_cpu" {  } { { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589377680850 ""} { "Info" "ISGN_ENTITY_NAME" "3 multiple_cycle_cpu_control_unit " "Found entity 3: multiple_cycle_cpu_control_unit" {  } { { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589377680850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589377680850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcmem.v 1 1 " "Found 1 design units, including 1 entities, in source file mcmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mcmem " "Found entity 1: mcmem" {  } { { "mcmem.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589377680850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589377680850 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiple_cycle_cpu_computer " "Elaborating entity \"multiple_cycle_cpu_computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1589377680887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiple_cycle_cpu multiple_cycle_cpu:cpu " "Elaborating entity \"multiple_cycle_cpu\" for hierarchy \"multiple_cycle_cpu:cpu\"" {  } { { "multiple_cycle_cpu.v" "cpu" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589377680889 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ir multiple_cycle_cpu.v(51) " "Verilog HDL or VHDL warning at multiple_cycle_cpu.v(51): object \"ir\" assigned a value but never read" {  } { { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589377680892 "|multiple_cycle_cpu_computer|multiple_cycle_cpu:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "60 32 multiple_cycle_cpu.v(112) " "Verilog HDL assignment warning at multiple_cycle_cpu.v(112): truncated value with size 60 to match size of target (32)" {  } { { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589377680892 "|multiple_cycle_cpu_computer|multiple_cycle_cpu:cpu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst 0 multiple_cycle_cpu.v(19) " "Net \"inst\" at multiple_cycle_cpu.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1589377680892 "|multiple_cycle_cpu_computer|multiple_cycle_cpu:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "alua multiple_cycle_cpu.v(20) " "Output port \"alua\" at multiple_cycle_cpu.v(20) has no driver" {  } { { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1589377680892 "|multiple_cycle_cpu_computer|multiple_cycle_cpu:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "alub multiple_cycle_cpu.v(21) " "Output port \"alub\" at multiple_cycle_cpu.v(21) has no driver" {  } { { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1589377680892 "|multiple_cycle_cpu_computer|multiple_cycle_cpu:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "alu multiple_cycle_cpu.v(22) " "Output port \"alu\" at multiple_cycle_cpu.v(22) has no driver" {  } { { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1589377680892 "|multiple_cycle_cpu_computer|multiple_cycle_cpu:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile multiple_cycle_cpu:cpu\|regfile:regfile0 " "Elaborating entity \"regfile\" for hierarchy \"multiple_cycle_cpu:cpu\|regfile:regfile0\"" {  } { { "multiple_cycle_cpu.v" "regfile0" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589377680893 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i register_file.v(14) " "Verilog HDL Always Construct warning at register_file.v(14): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "register_file.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/register_file.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589377680899 "|multiple_cycle_cpu_computer|multiple_cycle_cpu:cpu|regfile:regfile0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiple_cycle_cpu_control_unit multiple_cycle_cpu:cpu\|multiple_cycle_cpu_control_unit:control_unit " "Elaborating entity \"multiple_cycle_cpu_control_unit\" for hierarchy \"multiple_cycle_cpu:cpu\|multiple_cycle_cpu_control_unit:control_unit\"" {  } { { "multiple_cycle_cpu.v" "control_unit" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589377680956 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_add multiple_cycle_cpu.v(154) " "Verilog HDL or VHDL warning at multiple_cycle_cpu.v(154): object \"i_add\" assigned a value but never read" {  } { { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589377680956 "|multiple_cycle_cpu_computer|multiple_cycle_cpu:cpu|multiple_cycle_cpu_control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 multiple_cycle_cpu.v(217) " "Verilog HDL assignment warning at multiple_cycle_cpu.v(217): truncated value with size 2 to match size of target (1)" {  } { { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589377680957 "|multiple_cycle_cpu_computer|multiple_cycle_cpu:cpu|multiple_cycle_cpu_control_unit:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcmem mcmem:mem " "Elaborating entity \"mcmem\" for hierarchy \"mcmem:mem\"" {  } { { "multiple_cycle_cpu.v" "mem" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589377680965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mcmem:mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mcmem:mem\|altsyncram:altsyncram_component\"" {  } { { "mcmem.v" "altsyncram_component" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589377681083 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mcmem:mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mcmem:mem\|altsyncram:altsyncram_component\"" {  } { { "mcmem.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589377681089 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mcmem:mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"mcmem:mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589377681089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589377681089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mcmem.mif " "Parameter \"init_file\" = \"mcmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589377681089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589377681089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589377681089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589377681089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589377681089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589377681089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589377681089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589377681089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589377681089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589377681089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589377681089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589377681089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589377681089 ""}  } { { "mcmem.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589377681089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hbo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hbo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hbo1 " "Found entity 1: altsyncram_hbo1" {  } { { "db/altsyncram_hbo1.tdf" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589377681122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589377681122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hbo1 mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated " "Elaborating entity \"altsyncram_hbo1\" for hierarchy \"mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589377681122 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "37 64 37 10 " "37 out of 64 addresses are reinitialized. The latest initialized data will replace the existing data. There are 37 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/" 14 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1589377681151 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Memory Initialization File address 1 is reinitialized" {  } { { "" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/" 15 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1589377681151 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Memory Initialization File address 2 is reinitialized" {  } { { "" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/" 16 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1589377681151 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "3 " "Memory Initialization File address 3 is reinitialized" {  } { { "" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/" 17 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1589377681151 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Memory Initialization File address 4 is reinitialized" {  } { { "" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/" 18 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1589377681151 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "5 " "Memory Initialization File address 5 is reinitialized" {  } { { "" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/" 19 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1589377681151 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "6 " "Memory Initialization File address 6 is reinitialized" {  } { { "" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/" 20 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1589377681151 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7 " "Memory Initialization File address 7 is reinitialized" {  } { { "" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/" 21 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1589377681151 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "8 " "Memory Initialization File address 8 is reinitialized" {  } { { "" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/" 22 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1589377681151 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "9 " "Memory Initialization File address 9 is reinitialized" {  } { { "" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/" 23 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1589377681151 ""}  } { { "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.mif" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1589377681151 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 64 /mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.mif " "Memory depth (256) in the design file differs from memory depth (64) in the Memory Initialization File \"/mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.mif\" -- setting initial value for remaining addresses to 0" {  } { { "mcmem.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.v" 85 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1589377681151 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fromm\[31\] " "Net \"fromm\[31\]\" is missing source, defaulting to GND" {  } { { "multiple_cycle_cpu.v" "fromm\[31\]" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589377681253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fromm\[30\] " "Net \"fromm\[30\]\" is missing source, defaulting to GND" {  } { { "multiple_cycle_cpu.v" "fromm\[30\]" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589377681253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fromm\[29\] " "Net \"fromm\[29\]\" is missing source, defaulting to GND" {  } { { "multiple_cycle_cpu.v" "fromm\[29\]" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589377681253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fromm\[28\] " "Net \"fromm\[28\]\" is missing source, defaulting to GND" {  } { { "multiple_cycle_cpu.v" "fromm\[28\]" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589377681253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fromm\[27\] " "Net \"fromm\[27\]\" is missing source, defaulting to GND" {  } { { "multiple_cycle_cpu.v" "fromm\[27\]" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589377681253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fromm\[26\] " "Net \"fromm\[26\]\" is missing source, defaulting to GND" {  } { { "multiple_cycle_cpu.v" "fromm\[26\]" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589377681253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fromm\[25\] " "Net \"fromm\[25\]\" is missing source, defaulting to GND" {  } { { "multiple_cycle_cpu.v" "fromm\[25\]" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589377681253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fromm\[24\] " "Net \"fromm\[24\]\" is missing source, defaulting to GND" {  } { { "multiple_cycle_cpu.v" "fromm\[24\]" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589377681253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fromm\[23\] " "Net \"fromm\[23\]\" is missing source, defaulting to GND" {  } { { "multiple_cycle_cpu.v" "fromm\[23\]" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589377681253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fromm\[22\] " "Net \"fromm\[22\]\" is missing source, defaulting to GND" {  } { { "multiple_cycle_cpu.v" "fromm\[22\]" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589377681253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fromm\[21\] " "Net \"fromm\[21\]\" is missing source, defaulting to GND" {  } { { "multiple_cycle_cpu.v" "fromm\[21\]" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589377681253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fromm\[20\] " "Net \"fromm\[20\]\" is missing source, defaulting to GND" {  } { { "multiple_cycle_cpu.v" "fromm\[20\]" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589377681253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fromm\[19\] " "Net \"fromm\[19\]\" is missing source, defaulting to GND" {  } { { "multiple_cycle_cpu.v" "fromm\[19\]" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589377681253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fromm\[18\] " "Net \"fromm\[18\]\" is missing source, defaulting to GND" {  } { { "multiple_cycle_cpu.v" "fromm\[18\]" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589377681253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fromm\[17\] " "Net \"fromm\[17\]\" is missing source, defaulting to GND" {  } { { "multiple_cycle_cpu.v" "fromm\[17\]" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589377681253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fromm\[16\] " "Net \"fromm\[16\]\" is missing source, defaulting to GND" {  } { { "multiple_cycle_cpu.v" "fromm\[16\]" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589377681253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fromm\[15\] " "Net \"fromm\[15\]\" is missing source, defaulting to GND" {  } { { "multiple_cycle_cpu.v" "fromm\[15\]" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589377681253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fromm\[14\] " "Net \"fromm\[14\]\" is missing source, defaulting to GND" {  } { { "multiple_cycle_cpu.v" "fromm\[14\]" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589377681253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fromm\[13\] " "Net \"fromm\[13\]\" is missing source, defaulting to GND" {  } { { "multiple_cycle_cpu.v" "fromm\[13\]" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589377681253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fromm\[12\] " "Net \"fromm\[12\]\" is missing source, defaulting to GND" {  } { { "multiple_cycle_cpu.v" "fromm\[12\]" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589377681253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fromm\[11\] " "Net \"fromm\[11\]\" is missing source, defaulting to GND" {  } { { "multiple_cycle_cpu.v" "fromm\[11\]" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589377681253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fromm\[10\] " "Net \"fromm\[10\]\" is missing source, defaulting to GND" {  } { { "multiple_cycle_cpu.v" "fromm\[10\]" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589377681253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fromm\[9\] " "Net \"fromm\[9\]\" is missing source, defaulting to GND" {  } { { "multiple_cycle_cpu.v" "fromm\[9\]" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589377681253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fromm\[8\] " "Net \"fromm\[8\]\" is missing source, defaulting to GND" {  } { { "multiple_cycle_cpu.v" "fromm\[8\]" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589377681253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fromm\[7\] " "Net \"fromm\[7\]\" is missing source, defaulting to GND" {  } { { "multiple_cycle_cpu.v" "fromm\[7\]" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589377681253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fromm\[6\] " "Net \"fromm\[6\]\" is missing source, defaulting to GND" {  } { { "multiple_cycle_cpu.v" "fromm\[6\]" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589377681253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fromm\[5\] " "Net \"fromm\[5\]\" is missing source, defaulting to GND" {  } { { "multiple_cycle_cpu.v" "fromm\[5\]" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589377681253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fromm\[4\] " "Net \"fromm\[4\]\" is missing source, defaulting to GND" {  } { { "multiple_cycle_cpu.v" "fromm\[4\]" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589377681253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fromm\[3\] " "Net \"fromm\[3\]\" is missing source, defaulting to GND" {  } { { "multiple_cycle_cpu.v" "fromm\[3\]" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589377681253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fromm\[2\] " "Net \"fromm\[2\]\" is missing source, defaulting to GND" {  } { { "multiple_cycle_cpu.v" "fromm\[2\]" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589377681253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fromm\[1\] " "Net \"fromm\[1\]\" is missing source, defaulting to GND" {  } { { "multiple_cycle_cpu.v" "fromm\[1\]" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589377681253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fromm\[0\] " "Net \"fromm\[0\]\" is missing source, defaulting to GND" {  } { { "multiple_cycle_cpu.v" "fromm\[0\]" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589377681253 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589377681253 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[0\] " "Synthesized away node \"mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_hbo1.tdf" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mcmem.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.v" 85 0 0 } } { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589377681350 "|multiple_cycle_cpu_computer|mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[1\] " "Synthesized away node \"mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_hbo1.tdf" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mcmem.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.v" 85 0 0 } } { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589377681350 "|multiple_cycle_cpu_computer|mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[2\] " "Synthesized away node \"mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_hbo1.tdf" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mcmem.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.v" 85 0 0 } } { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589377681350 "|multiple_cycle_cpu_computer|mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[3\] " "Synthesized away node \"mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_hbo1.tdf" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mcmem.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.v" 85 0 0 } } { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589377681350 "|multiple_cycle_cpu_computer|mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[4\] " "Synthesized away node \"mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_hbo1.tdf" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mcmem.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.v" 85 0 0 } } { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589377681350 "|multiple_cycle_cpu_computer|mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[5\] " "Synthesized away node \"mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_hbo1.tdf" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mcmem.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.v" 85 0 0 } } { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589377681350 "|multiple_cycle_cpu_computer|mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[6\] " "Synthesized away node \"mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_hbo1.tdf" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mcmem.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.v" 85 0 0 } } { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589377681350 "|multiple_cycle_cpu_computer|mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[7\] " "Synthesized away node \"mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_hbo1.tdf" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mcmem.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.v" 85 0 0 } } { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589377681350 "|multiple_cycle_cpu_computer|mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[8\] " "Synthesized away node \"mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_hbo1.tdf" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf" 228 2 0 } } { "altsyncram.tdf" "" { Text "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mcmem.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.v" 85 0 0 } } { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589377681350 "|multiple_cycle_cpu_computer|mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[9\] " "Synthesized away node \"mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_hbo1.tdf" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf" 252 2 0 } } { "altsyncram.tdf" "" { Text "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mcmem.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.v" 85 0 0 } } { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589377681350 "|multiple_cycle_cpu_computer|mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[10\] " "Synthesized away node \"mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_hbo1.tdf" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mcmem.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.v" 85 0 0 } } { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589377681350 "|multiple_cycle_cpu_computer|mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[11\] " "Synthesized away node \"mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_hbo1.tdf" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf" 300 2 0 } } { "altsyncram.tdf" "" { Text "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mcmem.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.v" 85 0 0 } } { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589377681350 "|multiple_cycle_cpu_computer|mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[12\] " "Synthesized away node \"mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_hbo1.tdf" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf" 324 2 0 } } { "altsyncram.tdf" "" { Text "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mcmem.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.v" 85 0 0 } } { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589377681350 "|multiple_cycle_cpu_computer|mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[13\] " "Synthesized away node \"mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_hbo1.tdf" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf" 348 2 0 } } { "altsyncram.tdf" "" { Text "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mcmem.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.v" 85 0 0 } } { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589377681350 "|multiple_cycle_cpu_computer|mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[14\] " "Synthesized away node \"mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_hbo1.tdf" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mcmem.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.v" 85 0 0 } } { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589377681350 "|multiple_cycle_cpu_computer|mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[15\] " "Synthesized away node \"mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_hbo1.tdf" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf" 396 2 0 } } { "altsyncram.tdf" "" { Text "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mcmem.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.v" 85 0 0 } } { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589377681350 "|multiple_cycle_cpu_computer|mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[16\] " "Synthesized away node \"mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_hbo1.tdf" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf" 420 2 0 } } { "altsyncram.tdf" "" { Text "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mcmem.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.v" 85 0 0 } } { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589377681350 "|multiple_cycle_cpu_computer|mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[17\] " "Synthesized away node \"mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_hbo1.tdf" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mcmem.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.v" 85 0 0 } } { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589377681350 "|multiple_cycle_cpu_computer|mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[18\] " "Synthesized away node \"mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_hbo1.tdf" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf" 468 2 0 } } { "altsyncram.tdf" "" { Text "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mcmem.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.v" 85 0 0 } } { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589377681350 "|multiple_cycle_cpu_computer|mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[19\] " "Synthesized away node \"mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_hbo1.tdf" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf" 492 2 0 } } { "altsyncram.tdf" "" { Text "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mcmem.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.v" 85 0 0 } } { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589377681350 "|multiple_cycle_cpu_computer|mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[20\] " "Synthesized away node \"mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_hbo1.tdf" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf" 516 2 0 } } { "altsyncram.tdf" "" { Text "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mcmem.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.v" 85 0 0 } } { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589377681350 "|multiple_cycle_cpu_computer|mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[21\] " "Synthesized away node \"mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_hbo1.tdf" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mcmem.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.v" 85 0 0 } } { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589377681350 "|multiple_cycle_cpu_computer|mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[22\] " "Synthesized away node \"mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_hbo1.tdf" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mcmem.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.v" 85 0 0 } } { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589377681350 "|multiple_cycle_cpu_computer|mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[23\] " "Synthesized away node \"mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_hbo1.tdf" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf" 588 2 0 } } { "altsyncram.tdf" "" { Text "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mcmem.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.v" 85 0 0 } } { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589377681350 "|multiple_cycle_cpu_computer|mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[24\] " "Synthesized away node \"mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_hbo1.tdf" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf" 612 2 0 } } { "altsyncram.tdf" "" { Text "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mcmem.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.v" 85 0 0 } } { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589377681350 "|multiple_cycle_cpu_computer|mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[25\] " "Synthesized away node \"mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_hbo1.tdf" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mcmem.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.v" 85 0 0 } } { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589377681350 "|multiple_cycle_cpu_computer|mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[26\] " "Synthesized away node \"mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_hbo1.tdf" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf" 660 2 0 } } { "altsyncram.tdf" "" { Text "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mcmem.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.v" 85 0 0 } } { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589377681350 "|multiple_cycle_cpu_computer|mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[27\] " "Synthesized away node \"mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_hbo1.tdf" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf" 684 2 0 } } { "altsyncram.tdf" "" { Text "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mcmem.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.v" 85 0 0 } } { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589377681350 "|multiple_cycle_cpu_computer|mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[28\] " "Synthesized away node \"mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_hbo1.tdf" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf" 708 2 0 } } { "altsyncram.tdf" "" { Text "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mcmem.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.v" 85 0 0 } } { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589377681350 "|multiple_cycle_cpu_computer|mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[29\] " "Synthesized away node \"mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_hbo1.tdf" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf" 732 2 0 } } { "altsyncram.tdf" "" { Text "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mcmem.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.v" 85 0 0 } } { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589377681350 "|multiple_cycle_cpu_computer|mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[30\] " "Synthesized away node \"mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_hbo1.tdf" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf" 756 2 0 } } { "altsyncram.tdf" "" { Text "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mcmem.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.v" 85 0 0 } } { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589377681350 "|multiple_cycle_cpu_computer|mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[31\] " "Synthesized away node \"mcmem:mem\|altsyncram:altsyncram_component\|altsyncram_hbo1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_hbo1.tdf" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/db/altsyncram_hbo1.tdf" 780 2 0 } } { "altsyncram.tdf" "" { Text "/mnt/disk1/koudai/install/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "mcmem.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/mcmem.v" 85 0 0 } } { "multiple_cycle_cpu.v" "" { Text "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/multiple_cycle_cpu.v" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589377681350 "|multiple_cycle_cpu_computer|mcmem:mem|altsyncram:altsyncram_component|altsyncram_hbo1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1589377681350 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1589377681350 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1589377681545 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1589377681548 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/mnt/disk1/koudai/fpga/cpu/MultipleCycle/output_files/multiple_cycle_cpu_computer.map.smsg " "Generated suppressed messages file /mnt/disk1/koudai/fpga/cpu/MultipleCycle/output_files/multiple_cycle_cpu_computer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589377681566 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  90 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 90 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1005 " "Peak virtual memory: 1005 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589377681587 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 13 22:48:01 2020 " "Processing ended: Wed May 13 22:48:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589377681587 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589377681587 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589377681587 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589377681587 ""}
