{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 15:54:33 2019 " "Info: Processing started: Mon May 06 15:54:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3project -c lab3project " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab3project -c lab3project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file dec2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dec2 " "Info: Found entity 1: dec2" {  } { { "dec2.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/dec2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Info: Found entity 1: Controller" {  } { { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file datapath2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datapath2 " "Info: Found entity 1: datapath2" {  } { { "datapath2.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/datapath2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg2 " "Info: Found entity 1: reg2" {  } { { "reg2.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/reg2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "athristis.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file athristis.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Athristis " "Info: Found entity 1: Athristis" {  } { { "Athristis.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Athristis.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file flag.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Flag " "Info: Found entity 1: Flag" {  } { { "Flag.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Flag.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enable2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file enable2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Enable2 " "Info: Found entity 1: Enable2" {  } { { "Enable2.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Enable2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "choice2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file choice2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 choice2 " "Info: Found entity 1: choice2" {  } { { "choice2.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/choice2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "last.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file last.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 last " "Info: Found entity 1: last" {  } { { "last.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "last " "Info: Elaborating entity \"last\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath2 datapath2:inst " "Info: Elaborating entity \"datapath2\" for hierarchy \"datapath2:inst\"" {  } { { "last.bdf" "inst" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { 72 600 736 328 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flag datapath2:inst\|Flag:inst3 " "Info: Elaborating entity \"Flag\" for hierarchy \"datapath2:inst\|Flag:inst3\"" {  } { { "datapath2.bdf" "inst3" { Schematic "C:/altera/91sp2/quartus/lab3/datapath2.bdf" { { 232 992 1088 360 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7476 datapath2:inst\|Flag:inst3\|7476:inst21 " "Info: Elaborating entity \"7476\" for hierarchy \"datapath2:inst\|Flag:inst3\|7476:inst21\"" {  } { { "Flag.bdf" "inst21" { Schematic "C:/altera/91sp2/quartus/lab3/Flag.bdf" { { 616 832 952 808 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath2:inst\|Flag:inst3\|7476:inst21 " "Info: Elaborated megafunction instantiation \"datapath2:inst\|Flag:inst3\|7476:inst21\"" {  } { { "Flag.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Flag.bdf" { { 616 832 952 808 "inst21" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Athristis datapath2:inst\|Athristis:inst2 " "Info: Elaborating entity \"Athristis\" for hierarchy \"datapath2:inst\|Athristis:inst2\"" {  } { { "datapath2.bdf" "inst2" { Schematic "C:/altera/91sp2/quartus/lab3/datapath2.bdf" { { 232 632 760 328 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7483 datapath2:inst\|Athristis:inst2\|7483:inst16 " "Info: Elaborating entity \"7483\" for hierarchy \"datapath2:inst\|Athristis:inst2\|7483:inst16\"" {  } { { "Athristis.bdf" "inst16" { Schematic "C:/altera/91sp2/quartus/lab3/Athristis.bdf" { { 440 1080 1200 632 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath2:inst\|Athristis:inst2\|7483:inst16 " "Info: Elaborated megafunction instantiation \"datapath2:inst\|Athristis:inst2\|7483:inst16\"" {  } { { "Athristis.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Athristis.bdf" { { 440 1080 1200 632 "inst16" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg2 datapath2:inst\|reg2:inst1 " "Info: Elaborating entity \"reg2\" for hierarchy \"datapath2:inst\|reg2:inst1\"" {  } { { "datapath2.bdf" "inst1" { Schematic "C:/altera/91sp2/quartus/lab3/datapath2.bdf" { { 432 216 352 624 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74195 datapath2:inst\|reg2:inst1\|74195:inst1 " "Info: Elaborating entity \"74195\" for hierarchy \"datapath2:inst\|reg2:inst1\|74195:inst1\"" {  } { { "reg2.bdf" "inst1" { Schematic "C:/altera/91sp2/quartus/lab3/reg2.bdf" { { 32 232 336 208 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath2:inst\|reg2:inst1\|74195:inst1 " "Info: Elaborated megafunction instantiation \"datapath2:inst\|reg2:inst1\|74195:inst1\"" {  } { { "reg2.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/reg2.bdf" { { 32 232 336 208 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Enable2 datapath2:inst\|reg2:inst1\|Enable2:inst " "Info: Elaborating entity \"Enable2\" for hierarchy \"datapath2:inst\|reg2:inst1\|Enable2:inst\"" {  } { { "reg2.bdf" "inst" { Schematic "C:/altera/91sp2/quartus/lab3/reg2.bdf" { { 296 224 360 456 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "choice2 datapath2:inst\|reg2:inst1\|Enable2:inst\|choice2:inst " "Info: Elaborating entity \"choice2\" for hierarchy \"datapath2:inst\|reg2:inst1\|Enable2:inst\|choice2:inst\"" {  } { { "Enable2.bdf" "inst" { Schematic "C:/altera/91sp2/quartus/lab3/Enable2.bdf" { { 208 328 424 368 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:inst1 " "Info: Elaborating entity \"Controller\" for hierarchy \"Controller:inst1\"" {  } { { "last.bdf" "inst1" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { 88 304 432 248 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2 Controller:inst1\|dec2:inst " "Info: Elaborating entity \"dec2\" for hierarchy \"Controller:inst1\|dec2:inst\"" {  } { { "Controller.bdf" "inst" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 152 840 936 280 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/altera/91sp2/quartus/libraries/corelibrary/corelibrary/newlcd.bdf 1 1 " "Warning: Using design file /altera/91sp2/quartus/libraries/corelibrary/corelibrary/newlcd.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 newlcd " "Info: Found entity 1: newlcd" {  } { { "newlcd.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/newlcd.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NewLCD NewLCD:inst2 " "Info: Elaborating entity \"NewLCD\" for hierarchy \"NewLCD:inst2\"" {  } { { "last.bdf" "inst2" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { -40 1408 1664 568 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd 2 1 " "Warning: Using design file /altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Display-a " "Info: Found design unit 1: LCD_Display-a" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 87 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Info: Found entity 1: LCD_Display" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display NewLCD:inst2\|LCD_Display:inst " "Info: Elaborating entity \"LCD_Display\" for hierarchy \"NewLCD:inst2\|LCD_Display:inst\"" {  } { { "newlcd.bdf" "inst" { Schematic "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/newlcd.bdf" { { -8 336 568 600 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lpm_rom0.vhd 2 1 " "Warning: Using design file /altera/91sp2/quartus/libraries/corelibrary/corelibrary/lpm_rom0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom0-SYN " "Info: Found design unit 1: lpm_rom0-SYN" {  } { { "lpm_rom0.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lpm_rom0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Info: Found entity 1: lpm_rom0" {  } { { "lpm_rom0.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lpm_rom0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom0 NewLCD:inst2\|lpm_rom0:inst1 " "Info: Elaborating entity \"lpm_rom0\" for hierarchy \"NewLCD:inst2\|lpm_rom0:inst1\"" {  } { { "newlcd.bdf" "inst1" { Schematic "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/newlcd.bdf" { { 72 840 1000 152 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NewLCD:inst2\|lpm_rom0:inst1\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"NewLCD:inst2\|lpm_rom0:inst1\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.vhd" "altsyncram_component" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lpm_rom0.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "NewLCD:inst2\|lpm_rom0:inst1\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"NewLCD:inst2\|lpm_rom0:inst1\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lpm_rom0.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NewLCD:inst2\|lpm_rom0:inst1\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"NewLCD:inst2\|lpm_rom0:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM-LAB3.hex " "Info: Parameter \"init_file\" = \"ROM-LAB3.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_rom0.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lpm_rom0.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mr71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mr71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mr71 " "Info: Found entity 1: altsyncram_mr71" {  } { { "db/altsyncram_mr71.tdf" "" { Text "C:/altera/91sp2/quartus/lab3/db/altsyncram_mr71.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mr71 NewLCD:inst2\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_mr71:auto_generated " "Info: Elaborating entity \"altsyncram_mr71\" for hierarchy \"NewLCD:inst2\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_mr71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "ROM-LAB3.hex " "Warning: Byte addressed memory initialization file \"ROM-LAB3.hex\" was read in the word-addressed format" {  } { { "C:/altera/91sp2/quartus/lab3/ROM-LAB3.hex" "" { Text "C:/altera/91sp2/quartus/lab3/ROM-LAB3.hex" 1 -1 0 } }  } 0 0 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/altera/91sp2/quartus/libraries/corelibrary/corelibrary/seg7_lut.v 1 1 " "Warning: Using design file /altera/91sp2/quartus/libraries/corelibrary/corelibrary/seg7_lut.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Info: Found entity 1: SEG7_LUT" {  } { { "seg7_lut.v" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/seg7_lut.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT:inst8 " "Info: Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT:inst8\"" {  } { { "last.bdf" "inst8" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { 456 960 1120 552 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 44 -1 0 } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "datapath2:inst\|Flag:inst3\|7476:inst21\|8 datapath2:inst\|Flag:inst3\|7476:inst21\|8~_emulated datapath2:inst\|Flag:inst3\|7476:inst21\|8~latch " "Warning (13310): Register \"datapath2:inst\|Flag:inst3\|7476:inst21\|8\" is converted into an equivalent circuit using register \"datapath2:inst\|Flag:inst3\|7476:inst21\|8~_emulated\" and latch \"datapath2:inst\|Flag:inst3\|7476:inst21\|8~latch\"" {  } { { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Controller:inst1\|inst3 Controller:inst1\|inst3~_emulated datapath2:inst\|Flag:inst3\|7476:inst21\|8~latch " "Warning (13310): Register \"Controller:inst1\|inst3\" is converted into an equivalent circuit using register \"Controller:inst1\|inst3~_emulated\" and latch \"datapath2:inst\|Flag:inst3\|7476:inst21\|8~latch\"" {  } { { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 344 520 584 424 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Controller:inst1\|inst2 Controller:inst1\|inst2~_emulated datapath2:inst\|Flag:inst3\|7476:inst21\|8~latch " "Warning (13310): Register \"Controller:inst1\|inst2\" is converted into an equivalent circuit using register \"Controller:inst1\|inst2~_emulated\" and latch \"datapath2:inst\|Flag:inst3\|7476:inst21\|8~latch\"" {  } { { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 88 520 584 168 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_STATUS_OUT VCC " "Warning (13410): Pin \"LCD_STATUS_OUT\" is stuck at VCC" {  } { { "last.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { 32 1704 1896 48 "LCD_STATUS_OUT" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_BL_STATUS_OUT VCC " "Warning (13410): Pin \"LCD_BL_STATUS_OUT\" is stuck at VCC" {  } { { "last.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { 48 1704 1915 64 "LCD_BL_STATUS_OUT" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab3project " "Warning: Ignored assignments for entity \"lab3project\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity lab3project -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity lab3project -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity lab3project -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity lab3project -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "213 " "Info: Implemented 213 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Info: Implemented 25 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "170 " "Info: Implemented 170 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "282 " "Info: Peak virtual memory: 282 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 15:54:37 2019 " "Info: Processing ended: Mon May 06 15:54:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 15:54:38 2019 " "Info: Processing started: Mon May 06 15:54:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab3project -c lab3project " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lab3project -c lab3project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab3project EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"lab3project\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/lab3/" 0 { } { { 0 { 0 ""} 0 524 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/lab3/" 0 { } { { 0 { 0 ""} 0 525 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/lab3/" 0 { } { { 0 { 0 ""} 0 526 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "7 35 " "Critical Warning: No exact pin location assignment(s) for 7 pins of 35 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oSEG\[6\] " "Info: Pin oSEG\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { oSEG[6] } } } { "last.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { 480 1152 1328 496 "oSEG\[6..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSEG[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/lab3/" 0 { } { { 0 { 0 ""} 0 196 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oSEG\[5\] " "Info: Pin oSEG\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { oSEG[5] } } } { "last.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { 480 1152 1328 496 "oSEG\[6..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSEG[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/lab3/" 0 { } { { 0 { 0 ""} 0 197 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oSEG\[4\] " "Info: Pin oSEG\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { oSEG[4] } } } { "last.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { 480 1152 1328 496 "oSEG\[6..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSEG[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/lab3/" 0 { } { { 0 { 0 ""} 0 198 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oSEG\[3\] " "Info: Pin oSEG\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { oSEG[3] } } } { "last.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { 480 1152 1328 496 "oSEG\[6..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSEG[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/lab3/" 0 { } { { 0 { 0 ""} 0 199 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oSEG\[2\] " "Info: Pin oSEG\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { oSEG[2] } } } { "last.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { 480 1152 1328 496 "oSEG\[6..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSEG[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/lab3/" 0 { } { { 0 { 0 ""} 0 200 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oSEG\[1\] " "Info: Pin oSEG\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { oSEG[1] } } } { "last.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { 480 1152 1328 496 "oSEG\[6..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSEG[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/lab3/" 0 { } { { 0 { 0 ""} 0 201 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "oSEG\[0\] " "Info: Pin oSEG\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { oSEG[0] } } } { "last.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { 480 1152 1328 496 "oSEG\[6..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSEG[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/lab3/" 0 { } { { 0 { 0 ""} 0 202 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLK50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "newlcd:inst2\|LCD_Display:inst\|CLK_400HZ " "Info: Destination node newlcd:inst2\|LCD_Display:inst\|CLK_400HZ" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 157 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { newlcd:inst2|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/lab3/" 0 { } { { 0 { 0 ""} 0 100 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CLK50 } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK50" } } } } { "last.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { 0 1120 1288 16 "CLK50" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/lab3/" 0 { } { { 0 { 0 ""} 0 214 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "newlcd:inst2\|LCD_Display:inst\|CLK_400HZ  " "Info: Automatically promoted node newlcd:inst2\|LCD_Display:inst\|CLK_400HZ " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "newlcd:inst2\|LCD_Display:inst\|CLK_400HZ~0 " "Info: Destination node newlcd:inst2\|LCD_Display:inst\|CLK_400HZ~0" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 157 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { newlcd:inst2|LCD_Display:inst|CLK_400HZ~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/lab3/" 0 { } { { 0 { 0 ""} 0 335 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 157 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { newlcd:inst2|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/lab3/" 0 { } { { 0 { 0 ""} 0 100 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PRST (placed in PIN N26 (CLK5, LVDSCLK2n, Input)) " "Info: Automatically promoted node PRST (placed in PIN N26 (CLK5, LVDSCLK2n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "newlcd:inst2\|LCD_Display:inst\|CLK_400HZ " "Info: Destination node newlcd:inst2\|LCD_Display:inst\|CLK_400HZ" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 157 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { newlcd:inst2|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/lab3/" 0 { } { { 0 { 0 ""} 0 100 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath2:inst\|Flag:inst3\|7476:inst21\|8~head_lut " "Info: Destination node datapath2:inst\|Flag:inst3\|7476:inst21\|8~head_lut" {  } { { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { datapath2:inst|Flag:inst3|7476:inst21|8~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/lab3/" 0 { } { { 0 { 0 ""} 0 285 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controller:inst1\|inst3~head_lut " "Info: Destination node Controller:inst1\|inst3~head_lut" {  } { { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 344 520 584 424 "inst3" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controller:inst1|inst3~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/lab3/" 0 { } { { 0 { 0 ""} 0 288 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controller:inst1\|inst2~head_lut " "Info: Destination node Controller:inst1\|inst2~head_lut" {  } { { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 88 520 584 168 "inst2" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controller:inst1|inst2~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/lab3/" 0 { } { { 0 { 0 ""} 0 291 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath2:inst\|Flag:inst3\|7476:inst21\|8~clear_lut " "Info: Destination node datapath2:inst\|Flag:inst3\|7476:inst21\|8~clear_lut" {  } { { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { datapath2:inst|Flag:inst3|7476:inst21|8~clear_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/lab3/" 0 { } { { 0 { 0 ""} 0 283 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "newlcd:inst2\|LCD_Display:inst\|CHAR_COUNT\[3\] " "Info: Destination node newlcd:inst2\|LCD_Display:inst\|CHAR_COUNT\[3\]" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 161 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { newlcd:inst2|LCD_Display:inst|CHAR_COUNT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/lab3/" 0 { } { { 0 { 0 ""} 0 75 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "newlcd:inst2\|LCD_Display:inst\|CHAR_COUNT\[1\] " "Info: Destination node newlcd:inst2\|LCD_Display:inst\|CHAR_COUNT\[1\]" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 161 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { newlcd:inst2|LCD_Display:inst|CHAR_COUNT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/lab3/" 0 { } { { 0 { 0 ""} 0 77 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "newlcd:inst2\|LCD_Display:inst\|CHAR_COUNT\[0\] " "Info: Destination node newlcd:inst2\|LCD_Display:inst\|CHAR_COUNT\[0\]" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 161 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { newlcd:inst2|LCD_Display:inst|CHAR_COUNT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/lab3/" 0 { } { { 0 { 0 ""} 0 65 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "newlcd:inst2\|LCD_Display:inst\|CHAR_COUNT\[2\] " "Info: Destination node newlcd:inst2\|LCD_Display:inst\|CHAR_COUNT\[2\]" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 161 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { newlcd:inst2|LCD_Display:inst|CHAR_COUNT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/lab3/" 0 { } { { 0 { 0 ""} 0 76 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "newlcd:inst2\|LCD_Display:inst\|CHAR_COUNT\[4\] " "Info: Destination node newlcd:inst2\|LCD_Display:inst\|CHAR_COUNT\[4\]" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 161 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { newlcd:inst2|LCD_Display:inst|CHAR_COUNT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/lab3/" 0 { } { { 0 { 0 ""} 0 74 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PRST } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PRST" } } } } { "last.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { 112 56 224 128 "PRST" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PRST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/lab3/" 0 { } { { 0 { 0 ""} 0 208 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLR (placed in PIN N25 (CLK4, LVDSCLK2p, Input)) " "Info: Automatically promoted node CLR (placed in PIN N25 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath2:inst\|Flag:inst3\|7476:inst21\|8~head_lut " "Info: Destination node datapath2:inst\|Flag:inst3\|7476:inst21\|8~head_lut" {  } { { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { datapath2:inst|Flag:inst3|7476:inst21|8~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/lab3/" 0 { } { { 0 { 0 ""} 0 285 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controller:inst1\|inst3~head_lut " "Info: Destination node Controller:inst1\|inst3~head_lut" {  } { { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 344 520 584 424 "inst3" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controller:inst1|inst3~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/lab3/" 0 { } { { 0 { 0 ""} 0 288 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controller:inst1\|inst2~head_lut " "Info: Destination node Controller:inst1\|inst2~head_lut" {  } { { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 88 520 584 168 "inst2" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controller:inst1|inst2~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/lab3/" 0 { } { { 0 { 0 ""} 0 291 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath2:inst\|Flag:inst3\|7476:inst21\|8~clear_lut " "Info: Destination node datapath2:inst\|Flag:inst3\|7476:inst21\|8~clear_lut" {  } { { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { datapath2:inst|Flag:inst3|7476:inst21|8~clear_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/lab3/" 0 { } { { 0 { 0 ""} 0 283 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "datapath2:inst\|Flag:inst3\|7476:inst21\|8~latch " "Info: Destination node datapath2:inst\|Flag:inst3\|7476:inst21\|8~latch" {  } { { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { datapath2:inst|Flag:inst3|7476:inst21|8~latch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/lab3/" 0 { } { { 0 { 0 ""} 0 284 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CLR } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLR" } } } } { "last.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { 176 56 224 192 "CLR" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/lab3/" 0 { } { { 0 { 0 ""} 0 211 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "datapath2:inst\|Flag:inst3\|7476:inst21\|8~clear_lut  " "Info: Automatically promoted node datapath2:inst\|Flag:inst3\|7476:inst21\|8~clear_lut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { datapath2:inst|Flag:inst3|7476:inst21|8~clear_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91sp2/quartus/lab3/" 0 { } { { 0 { 0 ""} 0 283 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "7 unused 3.3V 0 7 0 " "Info: Number of I/O pins in group: 7 (unused VREF, 3.3V VCCIO, 0 input, 7 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 16 43 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 55 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 3 62 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 57 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 7 51 " "Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  51 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 54 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  54 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LA\[0\] " "Warning: Node \"LA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LA\[1\] " "Warning: Node \"LA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LA\[2\] " "Warning: Node \"LA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LA\[3\] " "Warning: Node \"LA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LB\[0\] " "Warning: Node \"LB\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LB\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LB\[1\] " "Warning: Node \"LB\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LB\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LB\[2\] " "Warning: Node \"LB\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LB\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LB\[3\] " "Warning: Node \"LB\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LB\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S1\[1\] " "Warning: Node \"S1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "S1\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S1\[2\] " "Warning: Node \"S1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "S1\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S1\[3\] " "Warning: Node \"S1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "S1\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S1\[4\] " "Warning: Node \"S1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "S1\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSEHG\[0\] " "Warning: Node \"oSEHG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSEHG\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSEHG\[1\] " "Warning: Node \"oSEHG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSEHG\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSEHG\[2\] " "Warning: Node \"oSEHG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSEHG\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSEHG\[3\] " "Warning: Node \"oSEHG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSEHG\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSEHG\[4\] " "Warning: Node \"oSEHG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSEHG\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSEHG\[5\] " "Warning: Node \"oSEHG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSEHG\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSEHG\[6\] " "Warning: Node \"oSEHG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSEHG\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "7.289 ns memory register " "Info: Estimated most critical path is memory to register delay of 7.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns newlcd:inst2\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_mr71:auto_generated\|ram_block1a6~porta_address_reg4 1 MEM M4K_X52_Y28 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y28; Fanout = 1; MEM Node = 'newlcd:inst2\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_mr71:auto_generated\|ram_block1a6~porta_address_reg4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a6~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_mr71.tdf" "" { Text "C:/altera/91sp2/quartus/lab3/db/altsyncram_mr71.tdf" 154 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns newlcd:inst2\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_mr71:auto_generated\|q_a\[6\] 2 MEM M4K_X52_Y28 3 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y28; Fanout = 3; MEM Node = 'newlcd:inst2\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_mr71:auto_generated\|q_a\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a6~porta_address_reg4 newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|q_a[6] } "NODE_NAME" } } { "db/altsyncram_mr71.tdf" "" { Text "C:/altera/91sp2/quartus/lab3/db/altsyncram_mr71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.150 ns) 3.999 ns newlcd:inst2\|LCD_Display:inst\|Equal0~0 3 COMB LAB_X55_Y28 14 " "Info: 3: + IC(0.856 ns) + CELL(0.150 ns) = 3.999 ns; Loc. = LAB_X55_Y28; Fanout = 14; COMB Node = 'newlcd:inst2\|LCD_Display:inst\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|q_a[6] newlcd:inst2|LCD_Display:inst|Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.438 ns) 4.755 ns newlcd:inst2\|LCD_Display:inst\|Next_Char\[0\]~8 4 COMB LAB_X56_Y28 1 " "Info: 4: + IC(0.318 ns) + CELL(0.438 ns) = 4.755 ns; Loc. = LAB_X56_Y28; Fanout = 1; COMB Node = 'newlcd:inst2\|LCD_Display:inst\|Next_Char\[0\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { newlcd:inst2|LCD_Display:inst|Equal0~0 newlcd:inst2|LCD_Display:inst|Next_Char[0]~8 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 5.320 ns newlcd:inst2\|LCD_Display:inst\|Next_Char\[0\]~9 5 COMB LAB_X56_Y28 4 " "Info: 5: + IC(0.145 ns) + CELL(0.420 ns) = 5.320 ns; Loc. = LAB_X56_Y28; Fanout = 4; COMB Node = 'newlcd:inst2\|LCD_Display:inst\|Next_Char\[0\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { newlcd:inst2|LCD_Display:inst|Next_Char[0]~8 newlcd:inst2|LCD_Display:inst|Next_Char[0]~9 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.275 ns) 6.076 ns newlcd:inst2\|LCD_Display:inst\|Add1~0 6 COMB LAB_X55_Y28 1 " "Info: 6: + IC(0.481 ns) + CELL(0.275 ns) = 6.076 ns; Loc. = LAB_X55_Y28; Fanout = 1; COMB Node = 'newlcd:inst2\|LCD_Display:inst\|Add1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { newlcd:inst2|LCD_Display:inst|Next_Char[0]~9 newlcd:inst2|LCD_Display:inst|Add1~0 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.419 ns) 6.640 ns newlcd:inst2\|LCD_Display:inst\|Selector6~3 7 COMB LAB_X55_Y28 1 " "Info: 7: + IC(0.145 ns) + CELL(0.419 ns) = 6.640 ns; Loc. = LAB_X55_Y28; Fanout = 1; COMB Node = 'newlcd:inst2\|LCD_Display:inst\|Selector6~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { newlcd:inst2|LCD_Display:inst|Add1~0 newlcd:inst2|LCD_Display:inst|Selector6~3 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 7.205 ns newlcd:inst2\|LCD_Display:inst\|Selector6~4 8 COMB LAB_X55_Y28 1 " "Info: 8: + IC(0.415 ns) + CELL(0.150 ns) = 7.205 ns; Loc. = LAB_X55_Y28; Fanout = 1; COMB Node = 'newlcd:inst2\|LCD_Display:inst\|Selector6~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { newlcd:inst2|LCD_Display:inst|Selector6~3 newlcd:inst2|LCD_Display:inst|Selector6~4 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.289 ns newlcd:inst2\|LCD_Display:inst\|DATA_BUS_VALUE\[3\] 9 REG LAB_X55_Y28 2 " "Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 7.289 ns; Loc. = LAB_X55_Y28; Fanout = 2; REG Node = 'newlcd:inst2\|LCD_Display:inst\|DATA_BUS_VALUE\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { newlcd:inst2|LCD_Display:inst|Selector6~4 newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.929 ns ( 67.62 % ) " "Info: Total cell delay = 4.929 ns ( 67.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.360 ns ( 32.38 % ) " "Info: Total interconnect delay = 2.360 ns ( 32.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.289 ns" { newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a6~porta_address_reg4 newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|q_a[6] newlcd:inst2|LCD_Display:inst|Equal0~0 newlcd:inst2|LCD_Display:inst|Next_Char[0]~8 newlcd:inst2|LCD_Display:inst|Next_Char[0]~9 newlcd:inst2|LCD_Display:inst|Add1~0 newlcd:inst2|LCD_Display:inst|Selector6~3 newlcd:inst2|LCD_Display:inst|Selector6~4 newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X44_Y24 X54_Y36 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "25 " "Warning: Found 25 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[7\] 0 " "Info: Pin \"DBUS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[6\] 0 " "Info: Pin \"DBUS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[5\] 0 " "Info: Pin \"DBUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[4\] 0 " "Info: Pin \"DBUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[3\] 0 " "Info: Pin \"DBUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[2\] 0 " "Info: Pin \"DBUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[1\] 0 " "Info: Pin \"DBUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[0\] 0 " "Info: Pin \"DBUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q 0 " "Info: Pin \"Q\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Info: Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_E 0 " "Info: Pin \"LCD_E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Info: Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_STATUS_OUT 0 " "Info: Pin \"LCD_STATUS_OUT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BL_STATUS_OUT 0 " "Info: Pin \"LCD_BL_STATUS_OUT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG\[6\] 0 " "Info: Pin \"oSEG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG\[5\] 0 " "Info: Pin \"oSEG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG\[4\] 0 " "Info: Pin \"oSEG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG\[3\] 0 " "Info: Pin \"oSEG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG\[2\] 0 " "Info: Pin \"oSEG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG\[1\] 0 " "Info: Pin \"oSEG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG\[0\] 0 " "Info: Pin \"oSEG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S2\[4\] 0 " "Info: Pin \"S2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S2\[3\] 0 " "Info: Pin \"S2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S2\[2\] 0 " "Info: Pin \"S2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S2\[1\] 0 " "Info: Pin \"S2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 24 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "333 " "Info: Peak virtual memory: 333 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 15:54:44 2019 " "Info: Processing ended: Mon May 06 15:54:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 15:54:45 2019 " "Info: Processing started: Mon May 06 15:54:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab3project -c lab3project " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off lab3project -c lab3project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "294 " "Info: Peak virtual memory: 294 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 15:54:47 2019 " "Info: Processing ended: Mon May 06 15:54:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 15:54:47 2019 " "Info: Processing started: Mon May 06 15:54:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab3project -c lab3project --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab3project -c lab3project --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "datapath2:inst\|Flag:inst3\|7476:inst21\|8~latch " "Warning: Node \"datapath2:inst\|Flag:inst3\|7476:inst21\|8~latch\" is a latch" {  } { { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "last.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { 144 56 224 160 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "PRST " "Info: Assuming node \"PRST\" is an undefined clock" {  } { { "last.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { 112 56 224 128 "PRST" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PRST" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLR " "Info: Assuming node \"CLR\" is an undefined clock" {  } { { "last.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { 176 56 224 192 "CLR" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK50 " "Info: Assuming node \"CLK50\" is an undefined clock" {  } { { "last.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { 0 1120 1288 16 "CLK50" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "datapath2:inst\|Flag:inst3\|7476:inst21\|8~latch " "Info: Detected ripple clock \"datapath2:inst\|Flag:inst3\|7476:inst21\|8~latch\" as buffer" {  } { { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "datapath2:inst\|Flag:inst3\|7476:inst21\|8~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "newlcd:inst2\|LCD_Display:inst\|CLK_400HZ " "Info: Detected ripple clock \"newlcd:inst2\|LCD_Display:inst\|CLK_400HZ\" as buffer" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 157 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "newlcd:inst2\|LCD_Display:inst\|CLK_400HZ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "datapath2:inst\|Flag:inst3\|inst6 " "Info: Detected gated clock \"datapath2:inst\|Flag:inst3\|inst6\" as buffer" {  } { { "Flag.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Flag.bdf" { { 792 488 552 840 "inst6" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "datapath2:inst\|Flag:inst3\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controller:inst1\|inst3~_emulated " "Info: Detected ripple clock \"Controller:inst1\|inst3~_emulated\" as buffer" {  } { { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 344 520 584 424 "inst3" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst1\|inst3~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controller:inst1\|inst2~_emulated " "Info: Detected ripple clock \"Controller:inst1\|inst2~_emulated\" as buffer" {  } { { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 88 520 584 168 "inst2" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst1\|inst2~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Controller:inst1\|inst3~head_lut " "Info: Detected gated clock \"Controller:inst1\|inst3~head_lut\" as buffer" {  } { { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 344 520 584 424 "inst3" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst1\|inst3~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Controller:inst1\|inst2~head_lut " "Info: Detected gated clock \"Controller:inst1\|inst2~head_lut\" as buffer" {  } { { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 88 520 584 168 "inst2" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst1\|inst2~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register datapath2:inst\|Flag:inst3\|7476:inst21\|8~_emulated register datapath2:inst\|reg2:inst1\|74195:inst1\|18 220.8 MHz 4.529 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 220.8 MHz between source register \"datapath2:inst\|Flag:inst3\|7476:inst21\|8~_emulated\" and destination register \"datapath2:inst\|reg2:inst1\|74195:inst1\|18\" (period= 4.529 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.180 ns + Longest register register " "Info: + Longest register to register delay is 3.180 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns datapath2:inst\|Flag:inst3\|7476:inst21\|8~_emulated 1 REG LCFF_X64_Y26_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y26_N17; Fanout = 1; REG Node = 'datapath2:inst\|Flag:inst3\|7476:inst21\|8~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { datapath2:inst|Flag:inst3|7476:inst21|8~_emulated } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.275 ns) 0.777 ns datapath2:inst\|Flag:inst3\|7476:inst21\|8~head_lut 2 COMB LCCOMB_X64_Y25_N2 14 " "Info: 2: + IC(0.502 ns) + CELL(0.275 ns) = 0.777 ns; Loc. = LCCOMB_X64_Y25_N2; Fanout = 14; COMB Node = 'datapath2:inst\|Flag:inst3\|7476:inst21\|8~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.777 ns" { datapath2:inst|Flag:inst3|7476:inst21|8~_emulated datapath2:inst|Flag:inst3|7476:inst21|8~head_lut } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.150 ns) 1.195 ns datapath2:inst\|Athristis:inst4\|7483:inst16\|51~0 3 COMB LCCOMB_X64_Y25_N6 2 " "Info: 3: + IC(0.268 ns) + CELL(0.150 ns) = 1.195 ns; Loc. = LCCOMB_X64_Y25_N6; Fanout = 2; COMB Node = 'datapath2:inst\|Athristis:inst4\|7483:inst16\|51~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.418 ns" { datapath2:inst|Flag:inst3|7476:inst21|8~head_lut datapath2:inst|Athristis:inst4|7483:inst16|51~0 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 648 616 680 688 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 1.594 ns datapath2:inst\|Athristis:inst4\|7483:inst16\|1~3 4 COMB LCCOMB_X64_Y25_N0 1 " "Info: 4: + IC(0.249 ns) + CELL(0.150 ns) = 1.594 ns; Loc. = LCCOMB_X64_Y25_N0; Fanout = 1; COMB Node = 'datapath2:inst\|Athristis:inst4\|7483:inst16\|1~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { datapath2:inst|Athristis:inst4|7483:inst16|51~0 datapath2:inst|Athristis:inst4|7483:inst16|1~3 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 400 616 680 472 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 1.989 ns datapath2:inst\|Athristis:inst4\|7483:inst16\|1~2 5 COMB LCCOMB_X64_Y25_N24 2 " "Info: 5: + IC(0.245 ns) + CELL(0.150 ns) = 1.989 ns; Loc. = LCCOMB_X64_Y25_N24; Fanout = 2; COMB Node = 'datapath2:inst\|Athristis:inst4\|7483:inst16\|1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { datapath2:inst|Athristis:inst4|7483:inst16|1~3 datapath2:inst|Athristis:inst4|7483:inst16|1~2 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 400 616 680 472 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.437 ns) 2.700 ns datapath2:inst\|reg2:inst1\|74195:inst1\|18~0 6 COMB LCCOMB_X64_Y25_N26 1 " "Info: 6: + IC(0.274 ns) + CELL(0.437 ns) = 2.700 ns; Loc. = LCCOMB_X64_Y25_N26; Fanout = 1; COMB Node = 'datapath2:inst\|reg2:inst1\|74195:inst1\|18~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.711 ns" { datapath2:inst|Athristis:inst4|7483:inst16|1~2 datapath2:inst|reg2:inst1|74195:inst1|18~0 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.149 ns) 3.096 ns datapath2:inst\|reg2:inst1\|74195:inst1\|18~feeder 7 COMB LCCOMB_X64_Y25_N16 1 " "Info: 7: + IC(0.247 ns) + CELL(0.149 ns) = 3.096 ns; Loc. = LCCOMB_X64_Y25_N16; Fanout = 1; COMB Node = 'datapath2:inst\|reg2:inst1\|74195:inst1\|18~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { datapath2:inst|reg2:inst1|74195:inst1|18~0 datapath2:inst|reg2:inst1|74195:inst1|18~feeder } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.180 ns datapath2:inst\|reg2:inst1\|74195:inst1\|18 8 REG LCFF_X64_Y25_N17 5 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 3.180 ns; Loc. = LCFF_X64_Y25_N17; Fanout = 5; REG Node = 'datapath2:inst\|reg2:inst1\|74195:inst1\|18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { datapath2:inst|reg2:inst1|74195:inst1|18~feeder datapath2:inst|reg2:inst1|74195:inst1|18 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.395 ns ( 43.87 % ) " "Info: Total cell delay = 1.395 ns ( 43.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.785 ns ( 56.13 % ) " "Info: Total interconnect delay = 1.785 ns ( 56.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.180 ns" { datapath2:inst|Flag:inst3|7476:inst21|8~_emulated datapath2:inst|Flag:inst3|7476:inst21|8~head_lut datapath2:inst|Athristis:inst4|7483:inst16|51~0 datapath2:inst|Athristis:inst4|7483:inst16|1~3 datapath2:inst|Athristis:inst4|7483:inst16|1~2 datapath2:inst|reg2:inst1|74195:inst1|18~0 datapath2:inst|reg2:inst1|74195:inst1|18~feeder datapath2:inst|reg2:inst1|74195:inst1|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.180 ns" { datapath2:inst|Flag:inst3|7476:inst21|8~_emulated {} datapath2:inst|Flag:inst3|7476:inst21|8~head_lut {} datapath2:inst|Athristis:inst4|7483:inst16|51~0 {} datapath2:inst|Athristis:inst4|7483:inst16|1~3 {} datapath2:inst|Athristis:inst4|7483:inst16|1~2 {} datapath2:inst|reg2:inst1|74195:inst1|18~0 {} datapath2:inst|reg2:inst1|74195:inst1|18~feeder {} datapath2:inst|reg2:inst1|74195:inst1|18 {} } { 0.000ns 0.502ns 0.268ns 0.249ns 0.245ns 0.274ns 0.247ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.150ns 0.150ns 0.437ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.135 ns - Smallest " "Info: - Smallest clock skew is -1.135 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.434 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.434 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CLK 1 CLK PIN_G26 11 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 11; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "last.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { 144 56 224 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.035 ns) + CELL(0.537 ns) 3.434 ns datapath2:inst\|reg2:inst1\|74195:inst1\|18 2 REG LCFF_X64_Y25_N17 5 " "Info: 2: + IC(2.035 ns) + CELL(0.537 ns) = 3.434 ns; Loc. = LCFF_X64_Y25_N17; Fanout = 5; REG Node = 'datapath2:inst\|reg2:inst1\|74195:inst1\|18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.572 ns" { CLK datapath2:inst|reg2:inst1|74195:inst1|18 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 40.74 % ) " "Info: Total cell delay = 1.399 ns ( 40.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.035 ns ( 59.26 % ) " "Info: Total interconnect delay = 2.035 ns ( 59.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.434 ns" { CLK datapath2:inst|reg2:inst1|74195:inst1|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.434 ns" { CLK {} CLK~combout {} datapath2:inst|reg2:inst1|74195:inst1|18 {} } { 0.000ns 0.000ns 2.035ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 4.569 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 4.569 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CLK 1 CLK PIN_G26 11 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 11; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "last.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { 144 56 224 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.057 ns) + CELL(0.787 ns) 2.706 ns Controller:inst1\|inst2~_emulated 2 REG LCFF_X64_Y26_N3 1 " "Info: 2: + IC(1.057 ns) + CELL(0.787 ns) = 2.706 ns; Loc. = LCFF_X64_Y26_N3; Fanout = 1; REG Node = 'Controller:inst1\|inst2~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.844 ns" { CLK Controller:inst1|inst2~_emulated } "NODE_NAME" } } { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 88 520 584 168 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.150 ns) 3.154 ns Controller:inst1\|inst2~head_lut 3 COMB LCCOMB_X64_Y26_N4 21 " "Info: 3: + IC(0.298 ns) + CELL(0.150 ns) = 3.154 ns; Loc. = LCCOMB_X64_Y26_N4; Fanout = 21; COMB Node = 'Controller:inst1\|inst2~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.448 ns" { Controller:inst1|inst2~_emulated Controller:inst1|inst2~head_lut } "NODE_NAME" } } { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 88 520 584 168 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.371 ns) 3.796 ns datapath2:inst\|Flag:inst3\|inst6 4 COMB LCCOMB_X64_Y26_N14 1 " "Info: 4: + IC(0.271 ns) + CELL(0.371 ns) = 3.796 ns; Loc. = LCCOMB_X64_Y26_N14; Fanout = 1; COMB Node = 'datapath2:inst\|Flag:inst3\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { Controller:inst1|inst2~head_lut datapath2:inst|Flag:inst3|inst6 } "NODE_NAME" } } { "Flag.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Flag.bdf" { { 792 488 552 840 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.537 ns) 4.569 ns datapath2:inst\|Flag:inst3\|7476:inst21\|8~_emulated 5 REG LCFF_X64_Y26_N17 1 " "Info: 5: + IC(0.236 ns) + CELL(0.537 ns) = 4.569 ns; Loc. = LCFF_X64_Y26_N17; Fanout = 1; REG Node = 'datapath2:inst\|Flag:inst3\|7476:inst21\|8~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.773 ns" { datapath2:inst|Flag:inst3|inst6 datapath2:inst|Flag:inst3|7476:inst21|8~_emulated } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.707 ns ( 59.25 % ) " "Info: Total cell delay = 2.707 ns ( 59.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.862 ns ( 40.75 % ) " "Info: Total interconnect delay = 1.862 ns ( 40.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.569 ns" { CLK Controller:inst1|inst2~_emulated Controller:inst1|inst2~head_lut datapath2:inst|Flag:inst3|inst6 datapath2:inst|Flag:inst3|7476:inst21|8~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.569 ns" { CLK {} CLK~combout {} Controller:inst1|inst2~_emulated {} Controller:inst1|inst2~head_lut {} datapath2:inst|Flag:inst3|inst6 {} datapath2:inst|Flag:inst3|7476:inst21|8~_emulated {} } { 0.000ns 0.000ns 1.057ns 0.298ns 0.271ns 0.236ns } { 0.000ns 0.862ns 0.787ns 0.150ns 0.371ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.434 ns" { CLK datapath2:inst|reg2:inst1|74195:inst1|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.434 ns" { CLK {} CLK~combout {} datapath2:inst|reg2:inst1|74195:inst1|18 {} } { 0.000ns 0.000ns 2.035ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.569 ns" { CLK Controller:inst1|inst2~_emulated Controller:inst1|inst2~head_lut datapath2:inst|Flag:inst3|inst6 datapath2:inst|Flag:inst3|7476:inst21|8~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.569 ns" { CLK {} CLK~combout {} Controller:inst1|inst2~_emulated {} Controller:inst1|inst2~head_lut {} datapath2:inst|Flag:inst3|inst6 {} datapath2:inst|Flag:inst3|7476:inst21|8~_emulated {} } { 0.000ns 0.000ns 1.057ns 0.298ns 0.271ns 0.236ns } { 0.000ns 0.862ns 0.787ns 0.150ns 0.371ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "74195.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.180 ns" { datapath2:inst|Flag:inst3|7476:inst21|8~_emulated datapath2:inst|Flag:inst3|7476:inst21|8~head_lut datapath2:inst|Athristis:inst4|7483:inst16|51~0 datapath2:inst|Athristis:inst4|7483:inst16|1~3 datapath2:inst|Athristis:inst4|7483:inst16|1~2 datapath2:inst|reg2:inst1|74195:inst1|18~0 datapath2:inst|reg2:inst1|74195:inst1|18~feeder datapath2:inst|reg2:inst1|74195:inst1|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.180 ns" { datapath2:inst|Flag:inst3|7476:inst21|8~_emulated {} datapath2:inst|Flag:inst3|7476:inst21|8~head_lut {} datapath2:inst|Athristis:inst4|7483:inst16|51~0 {} datapath2:inst|Athristis:inst4|7483:inst16|1~3 {} datapath2:inst|Athristis:inst4|7483:inst16|1~2 {} datapath2:inst|reg2:inst1|74195:inst1|18~0 {} datapath2:inst|reg2:inst1|74195:inst1|18~feeder {} datapath2:inst|reg2:inst1|74195:inst1|18 {} } { 0.000ns 0.502ns 0.268ns 0.249ns 0.245ns 0.274ns 0.247ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.150ns 0.150ns 0.437ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.434 ns" { CLK datapath2:inst|reg2:inst1|74195:inst1|18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.434 ns" { CLK {} CLK~combout {} datapath2:inst|reg2:inst1|74195:inst1|18 {} } { 0.000ns 0.000ns 2.035ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.569 ns" { CLK Controller:inst1|inst2~_emulated Controller:inst1|inst2~head_lut datapath2:inst|Flag:inst3|inst6 datapath2:inst|Flag:inst3|7476:inst21|8~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.569 ns" { CLK {} CLK~combout {} Controller:inst1|inst2~_emulated {} Controller:inst1|inst2~head_lut {} datapath2:inst|Flag:inst3|inst6 {} datapath2:inst|Flag:inst3|7476:inst21|8~_emulated {} } { 0.000ns 0.000ns 1.057ns 0.298ns 0.271ns 0.236ns } { 0.000ns 0.862ns 0.787ns 0.150ns 0.371ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "PRST " "Info: No valid register-to-register data paths exist for clock \"PRST\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLR " "Info: No valid register-to-register data paths exist for clock \"CLR\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK50 memory newlcd:inst2\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_mr71:auto_generated\|ram_block1a0~porta_address_reg0 register newlcd:inst2\|LCD_Display:inst\|DATA_BUS_VALUE\[3\] 138.91 MHz 7.199 ns Internal " "Info: Clock \"CLK50\" has Internal fmax of 138.91 MHz between source memory \"newlcd:inst2\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_mr71:auto_generated\|ram_block1a0~porta_address_reg0\" and destination register \"newlcd:inst2\|LCD_Display:inst\|DATA_BUS_VALUE\[3\]\" (period= 7.199 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.974 ns + Longest memory register " "Info: + Longest memory to register delay is 6.974 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns newlcd:inst2\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_mr71:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X52_Y28 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y28; Fanout = 8; MEM Node = 'newlcd:inst2\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_mr71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_mr71.tdf" "" { Text "C:/altera/91sp2/quartus/lab3/db/altsyncram_mr71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns newlcd:inst2\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_mr71:auto_generated\|q_a\[4\] 2 MEM M4K_X52_Y28 3 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y28; Fanout = 3; MEM Node = 'newlcd:inst2\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_mr71:auto_generated\|q_a\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg0 newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_mr71.tdf" "" { Text "C:/altera/91sp2/quartus/lab3/db/altsyncram_mr71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.398 ns) 4.103 ns newlcd:inst2\|LCD_Display:inst\|Equal0~0 3 COMB LCCOMB_X55_Y28_N22 14 " "Info: 3: + IC(0.712 ns) + CELL(0.398 ns) = 4.103 ns; Loc. = LCCOMB_X55_Y28_N22; Fanout = 14; COMB Node = 'newlcd:inst2\|LCD_Display:inst\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|q_a[4] newlcd:inst2|LCD_Display:inst|Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.150 ns) 4.551 ns newlcd:inst2\|LCD_Display:inst\|Next_Char\[2\]~1 4 COMB LCCOMB_X55_Y28_N8 4 " "Info: 4: + IC(0.298 ns) + CELL(0.150 ns) = 4.551 ns; Loc. = LCCOMB_X55_Y28_N8; Fanout = 4; COMB Node = 'newlcd:inst2\|LCD_Display:inst\|Next_Char\[2\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.448 ns" { newlcd:inst2|LCD_Display:inst|Equal0~0 newlcd:inst2|LCD_Display:inst|Next_Char[2]~1 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.242 ns) 5.073 ns newlcd:inst2\|LCD_Display:inst\|Next_Char\[2\]~3 5 COMB LCCOMB_X55_Y28_N4 4 " "Info: 5: + IC(0.280 ns) + CELL(0.242 ns) = 5.073 ns; Loc. = LCCOMB_X55_Y28_N4; Fanout = 4; COMB Node = 'newlcd:inst2\|LCD_Display:inst\|Next_Char\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { newlcd:inst2|LCD_Display:inst|Next_Char[2]~1 newlcd:inst2|LCD_Display:inst|Next_Char[2]~3 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.393 ns) 5.744 ns newlcd:inst2\|LCD_Display:inst\|Selector6~2 6 COMB LCCOMB_X55_Y28_N0 3 " "Info: 6: + IC(0.278 ns) + CELL(0.393 ns) = 5.744 ns; Loc. = LCCOMB_X55_Y28_N0; Fanout = 3; COMB Node = 'newlcd:inst2\|LCD_Display:inst\|Selector6~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { newlcd:inst2|LCD_Display:inst|Next_Char[2]~3 newlcd:inst2|LCD_Display:inst|Selector6~2 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.275 ns) 6.474 ns newlcd:inst2\|LCD_Display:inst\|Selector6~3 7 COMB LCCOMB_X55_Y28_N18 1 " "Info: 7: + IC(0.455 ns) + CELL(0.275 ns) = 6.474 ns; Loc. = LCCOMB_X55_Y28_N18; Fanout = 1; COMB Node = 'newlcd:inst2\|LCD_Display:inst\|Selector6~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { newlcd:inst2|LCD_Display:inst|Selector6~2 newlcd:inst2|LCD_Display:inst|Selector6~3 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.150 ns) 6.890 ns newlcd:inst2\|LCD_Display:inst\|Selector6~4 8 COMB LCCOMB_X55_Y28_N24 1 " "Info: 8: + IC(0.266 ns) + CELL(0.150 ns) = 6.890 ns; Loc. = LCCOMB_X55_Y28_N24; Fanout = 1; COMB Node = 'newlcd:inst2\|LCD_Display:inst\|Selector6~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.416 ns" { newlcd:inst2|LCD_Display:inst|Selector6~3 newlcd:inst2|LCD_Display:inst|Selector6~4 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.974 ns newlcd:inst2\|LCD_Display:inst\|DATA_BUS_VALUE\[3\] 9 REG LCFF_X55_Y28_N25 2 " "Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 6.974 ns; Loc. = LCFF_X55_Y28_N25; Fanout = 2; REG Node = 'newlcd:inst2\|LCD_Display:inst\|DATA_BUS_VALUE\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { newlcd:inst2|LCD_Display:inst|Selector6~4 newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.685 ns ( 67.18 % ) " "Info: Total cell delay = 4.685 ns ( 67.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.289 ns ( 32.82 % ) " "Info: Total interconnect delay = 2.289 ns ( 32.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.974 ns" { newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg0 newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|q_a[4] newlcd:inst2|LCD_Display:inst|Equal0~0 newlcd:inst2|LCD_Display:inst|Next_Char[2]~1 newlcd:inst2|LCD_Display:inst|Next_Char[2]~3 newlcd:inst2|LCD_Display:inst|Selector6~2 newlcd:inst2|LCD_Display:inst|Selector6~3 newlcd:inst2|LCD_Display:inst|Selector6~4 newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.974 ns" { newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg0 {} newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|q_a[4] {} newlcd:inst2|LCD_Display:inst|Equal0~0 {} newlcd:inst2|LCD_Display:inst|Next_Char[2]~1 {} newlcd:inst2|LCD_Display:inst|Next_Char[2]~3 {} newlcd:inst2|LCD_Display:inst|Selector6~2 {} newlcd:inst2|LCD_Display:inst|Selector6~3 {} newlcd:inst2|LCD_Display:inst|Selector6~4 {} newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 0.712ns 0.298ns 0.280ns 0.278ns 0.455ns 0.266ns 0.000ns } { 0.000ns 2.993ns 0.398ns 0.150ns 0.242ns 0.393ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.052 ns - Smallest " "Info: - Smallest clock skew is -0.052 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK50 destination 7.667 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK50\" to destination register is 7.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK50 } "NODE_NAME" } } { "last.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { 0 1120 1288 16 "CLK50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.446 ns) + CELL(0.787 ns) 4.232 ns newlcd:inst2\|LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X53_Y28_N31 2 " "Info: 2: + IC(2.446 ns) + CELL(0.787 ns) = 4.232 ns; Loc. = LCFF_X53_Y28_N31; Fanout = 2; REG Node = 'newlcd:inst2\|LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.233 ns" { CLK50 newlcd:inst2|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.905 ns) + CELL(0.000 ns) 6.137 ns newlcd:inst2\|LCD_Display:inst\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G9 44 " "Info: 3: + IC(1.905 ns) + CELL(0.000 ns) = 6.137 ns; Loc. = CLKCTRL_G9; Fanout = 44; COMB Node = 'newlcd:inst2\|LCD_Display:inst\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.905 ns" { newlcd:inst2|LCD_Display:inst|CLK_400HZ newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.537 ns) 7.667 ns newlcd:inst2\|LCD_Display:inst\|DATA_BUS_VALUE\[3\] 4 REG LCFF_X55_Y28_N25 2 " "Info: 4: + IC(0.993 ns) + CELL(0.537 ns) = 7.667 ns; Loc. = LCFF_X55_Y28_N25; Fanout = 2; REG Node = 'newlcd:inst2\|LCD_Display:inst\|DATA_BUS_VALUE\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 30.30 % ) " "Info: Total cell delay = 2.323 ns ( 30.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.344 ns ( 69.70 % ) " "Info: Total interconnect delay = 5.344 ns ( 69.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.667 ns" { CLK50 newlcd:inst2|LCD_Display:inst|CLK_400HZ newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.667 ns" { CLK50 {} CLK50~combout {} newlcd:inst2|LCD_Display:inst|CLK_400HZ {} newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 2.446ns 1.905ns 0.993ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK50 source 7.719 ns - Longest memory " "Info: - Longest clock path from clock \"CLK50\" to source memory is 7.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK50 } "NODE_NAME" } } { "last.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { 0 1120 1288 16 "CLK50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.446 ns) + CELL(0.787 ns) 4.232 ns newlcd:inst2\|LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X53_Y28_N31 2 " "Info: 2: + IC(2.446 ns) + CELL(0.787 ns) = 4.232 ns; Loc. = LCFF_X53_Y28_N31; Fanout = 2; REG Node = 'newlcd:inst2\|LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.233 ns" { CLK50 newlcd:inst2|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.905 ns) + CELL(0.000 ns) 6.137 ns newlcd:inst2\|LCD_Display:inst\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G9 44 " "Info: 3: + IC(1.905 ns) + CELL(0.000 ns) = 6.137 ns; Loc. = CLKCTRL_G9; Fanout = 44; COMB Node = 'newlcd:inst2\|LCD_Display:inst\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.905 ns" { newlcd:inst2|LCD_Display:inst|CLK_400HZ newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.661 ns) 7.719 ns newlcd:inst2\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_mr71:auto_generated\|ram_block1a0~porta_address_reg0 4 MEM M4K_X52_Y28 8 " "Info: 4: + IC(0.921 ns) + CELL(0.661 ns) = 7.719 ns; Loc. = M4K_X52_Y28; Fanout = 8; MEM Node = 'newlcd:inst2\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_mr71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_mr71.tdf" "" { Text "C:/altera/91sp2/quartus/lab3/db/altsyncram_mr71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.447 ns ( 31.70 % ) " "Info: Total cell delay = 2.447 ns ( 31.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.272 ns ( 68.30 % ) " "Info: Total interconnect delay = 5.272 ns ( 68.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.719 ns" { CLK50 newlcd:inst2|LCD_Display:inst|CLK_400HZ newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.719 ns" { CLK50 {} CLK50~combout {} newlcd:inst2|LCD_Display:inst|CLK_400HZ {} newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 2.446ns 1.905ns 0.921ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.667 ns" { CLK50 newlcd:inst2|LCD_Display:inst|CLK_400HZ newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.667 ns" { CLK50 {} CLK50~combout {} newlcd:inst2|LCD_Display:inst|CLK_400HZ {} newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 2.446ns 1.905ns 0.993ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.719 ns" { CLK50 newlcd:inst2|LCD_Display:inst|CLK_400HZ newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.719 ns" { CLK50 {} CLK50~combout {} newlcd:inst2|LCD_Display:inst|CLK_400HZ {} newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 2.446ns 1.905ns 0.921ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_mr71.tdf" "" { Text "C:/altera/91sp2/quartus/lab3/db/altsyncram_mr71.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.974 ns" { newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg0 newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|q_a[4] newlcd:inst2|LCD_Display:inst|Equal0~0 newlcd:inst2|LCD_Display:inst|Next_Char[2]~1 newlcd:inst2|LCD_Display:inst|Next_Char[2]~3 newlcd:inst2|LCD_Display:inst|Selector6~2 newlcd:inst2|LCD_Display:inst|Selector6~3 newlcd:inst2|LCD_Display:inst|Selector6~4 newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.974 ns" { newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg0 {} newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|q_a[4] {} newlcd:inst2|LCD_Display:inst|Equal0~0 {} newlcd:inst2|LCD_Display:inst|Next_Char[2]~1 {} newlcd:inst2|LCD_Display:inst|Next_Char[2]~3 {} newlcd:inst2|LCD_Display:inst|Selector6~2 {} newlcd:inst2|LCD_Display:inst|Selector6~3 {} newlcd:inst2|LCD_Display:inst|Selector6~4 {} newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 0.712ns 0.298ns 0.280ns 0.278ns 0.455ns 0.266ns 0.000ns } { 0.000ns 2.993ns 0.398ns 0.150ns 0.242ns 0.393ns 0.275ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.667 ns" { CLK50 newlcd:inst2|LCD_Display:inst|CLK_400HZ newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.667 ns" { CLK50 {} CLK50~combout {} newlcd:inst2|LCD_Display:inst|CLK_400HZ {} newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 2.446ns 1.905ns 0.993ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.719 ns" { CLK50 newlcd:inst2|LCD_Display:inst|CLK_400HZ newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.719 ns" { CLK50 {} CLK50~combout {} newlcd:inst2|LCD_Display:inst|CLK_400HZ {} newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_mr71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 2.446ns 1.905ns 0.921ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.661ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "datapath2:inst\|Flag:inst3\|7476:inst21\|8~_emulated CLR CLK 3.333 ns register " "Info: tsu for register \"datapath2:inst\|Flag:inst3\|7476:inst21\|8~_emulated\" (data pin = \"CLR\", clock pin = \"CLK\") is 3.333 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.227 ns + Longest pin register " "Info: + Longest pin to register delay is 6.227 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLR 1 CLK PIN_N25 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 6; CLK Node = 'CLR'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "last.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { 176 56 224 192 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.420 ns) 2.416 ns Controller:inst1\|inst2~head_lut 2 COMB LCCOMB_X64_Y26_N4 21 " "Info: 2: + IC(0.997 ns) + CELL(0.420 ns) = 2.416 ns; Loc. = LCCOMB_X64_Y26_N4; Fanout = 21; COMB Node = 'Controller:inst1\|inst2~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.417 ns" { CLR Controller:inst1|inst2~head_lut } "NODE_NAME" } } { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 88 520 584 168 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.438 ns) 3.688 ns datapath2:inst\|Athristis:inst2\|7483:inst16\|1~0 3 COMB LCCOMB_X63_Y25_N24 2 " "Info: 3: + IC(0.834 ns) + CELL(0.438 ns) = 3.688 ns; Loc. = LCCOMB_X63_Y25_N24; Fanout = 2; COMB Node = 'datapath2:inst\|Athristis:inst2\|7483:inst16\|1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { Controller:inst1|inst2~head_lut datapath2:inst|Athristis:inst2|7483:inst16|1~0 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 400 616 680 472 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.416 ns) 4.553 ns datapath2:inst\|Athristis:inst2\|7483:inst16\|1~1 4 COMB LCCOMB_X62_Y25_N6 1 " "Info: 4: + IC(0.449 ns) + CELL(0.416 ns) = 4.553 ns; Loc. = LCCOMB_X62_Y25_N6; Fanout = 1; COMB Node = 'datapath2:inst\|Athristis:inst2\|7483:inst16\|1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.865 ns" { datapath2:inst|Athristis:inst2|7483:inst16|1~0 datapath2:inst|Athristis:inst2|7483:inst16|1~1 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 400 616 680 472 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.150 ns) 4.942 ns datapath2:inst\|Athristis:inst2\|7483:inst16\|45 5 COMB LCCOMB_X62_Y25_N10 8 " "Info: 5: + IC(0.239 ns) + CELL(0.150 ns) = 4.942 ns; Loc. = LCCOMB_X62_Y25_N10; Fanout = 8; COMB Node = 'datapath2:inst\|Athristis:inst2\|7483:inst16\|45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.389 ns" { datapath2:inst|Athristis:inst2|7483:inst16|1~1 datapath2:inst|Athristis:inst2|7483:inst16|45 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 328 696 760 368 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.275 ns) 6.143 ns datapath2:inst\|Flag:inst3\|7476:inst21\|8~data_lut 6 COMB LCCOMB_X64_Y26_N16 1 " "Info: 6: + IC(0.926 ns) + CELL(0.275 ns) = 6.143 ns; Loc. = LCCOMB_X64_Y26_N16; Fanout = 1; COMB Node = 'datapath2:inst\|Flag:inst3\|7476:inst21\|8~data_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.201 ns" { datapath2:inst|Athristis:inst2|7483:inst16|45 datapath2:inst|Flag:inst3|7476:inst21|8~data_lut } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.227 ns datapath2:inst\|Flag:inst3\|7476:inst21\|8~_emulated 7 REG LCFF_X64_Y26_N17 1 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 6.227 ns; Loc. = LCFF_X64_Y26_N17; Fanout = 1; REG Node = 'datapath2:inst\|Flag:inst3\|7476:inst21\|8~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { datapath2:inst|Flag:inst3|7476:inst21|8~data_lut datapath2:inst|Flag:inst3|7476:inst21|8~_emulated } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.782 ns ( 44.68 % ) " "Info: Total cell delay = 2.782 ns ( 44.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.445 ns ( 55.32 % ) " "Info: Total interconnect delay = 3.445 ns ( 55.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.227 ns" { CLR Controller:inst1|inst2~head_lut datapath2:inst|Athristis:inst2|7483:inst16|1~0 datapath2:inst|Athristis:inst2|7483:inst16|1~1 datapath2:inst|Athristis:inst2|7483:inst16|45 datapath2:inst|Flag:inst3|7476:inst21|8~data_lut datapath2:inst|Flag:inst3|7476:inst21|8~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.227 ns" { CLR {} CLR~combout {} Controller:inst1|inst2~head_lut {} datapath2:inst|Athristis:inst2|7483:inst16|1~0 {} datapath2:inst|Athristis:inst2|7483:inst16|1~1 {} datapath2:inst|Athristis:inst2|7483:inst16|45 {} datapath2:inst|Flag:inst3|7476:inst21|8~data_lut {} datapath2:inst|Flag:inst3|7476:inst21|8~_emulated {} } { 0.000ns 0.000ns 0.997ns 0.834ns 0.449ns 0.239ns 0.926ns 0.000ns } { 0.000ns 0.999ns 0.420ns 0.438ns 0.416ns 0.150ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.858 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CLK 1 CLK PIN_G26 11 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 11; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "last.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { 144 56 224 160 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.150 ns) 2.085 ns datapath2:inst\|Flag:inst3\|inst6 2 COMB LCCOMB_X64_Y26_N14 1 " "Info: 2: + IC(1.073 ns) + CELL(0.150 ns) = 2.085 ns; Loc. = LCCOMB_X64_Y26_N14; Fanout = 1; COMB Node = 'datapath2:inst\|Flag:inst3\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { CLK datapath2:inst|Flag:inst3|inst6 } "NODE_NAME" } } { "Flag.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Flag.bdf" { { 792 488 552 840 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.537 ns) 2.858 ns datapath2:inst\|Flag:inst3\|7476:inst21\|8~_emulated 3 REG LCFF_X64_Y26_N17 1 " "Info: 3: + IC(0.236 ns) + CELL(0.537 ns) = 2.858 ns; Loc. = LCFF_X64_Y26_N17; Fanout = 1; REG Node = 'datapath2:inst\|Flag:inst3\|7476:inst21\|8~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.773 ns" { datapath2:inst|Flag:inst3|inst6 datapath2:inst|Flag:inst3|7476:inst21|8~_emulated } "NODE_NAME" } } { "7476.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.549 ns ( 54.20 % ) " "Info: Total cell delay = 1.549 ns ( 54.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.309 ns ( 45.80 % ) " "Info: Total interconnect delay = 1.309 ns ( 45.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { CLK datapath2:inst|Flag:inst3|inst6 datapath2:inst|Flag:inst3|7476:inst21|8~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { CLK {} CLK~combout {} datapath2:inst|Flag:inst3|inst6 {} datapath2:inst|Flag:inst3|7476:inst21|8~_emulated {} } { 0.000ns 0.000ns 1.073ns 0.236ns } { 0.000ns 0.862ns 0.150ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.227 ns" { CLR Controller:inst1|inst2~head_lut datapath2:inst|Athristis:inst2|7483:inst16|1~0 datapath2:inst|Athristis:inst2|7483:inst16|1~1 datapath2:inst|Athristis:inst2|7483:inst16|45 datapath2:inst|Flag:inst3|7476:inst21|8~data_lut datapath2:inst|Flag:inst3|7476:inst21|8~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.227 ns" { CLR {} CLR~combout {} Controller:inst1|inst2~head_lut {} datapath2:inst|Athristis:inst2|7483:inst16|1~0 {} datapath2:inst|Athristis:inst2|7483:inst16|1~1 {} datapath2:inst|Athristis:inst2|7483:inst16|45 {} datapath2:inst|Flag:inst3|7476:inst21|8~data_lut {} datapath2:inst|Flag:inst3|7476:inst21|8~_emulated {} } { 0.000ns 0.000ns 0.997ns 0.834ns 0.449ns 0.239ns 0.926ns 0.000ns } { 0.000ns 0.999ns 0.420ns 0.438ns 0.416ns 0.150ns 0.275ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { CLK datapath2:inst|Flag:inst3|inst6 datapath2:inst|Flag:inst3|7476:inst21|8~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { CLK {} CLK~combout {} datapath2:inst|Flag:inst3|inst6 {} datapath2:inst|Flag:inst3|7476:inst21|8~_emulated {} } { 0.000ns 0.000ns 1.073ns 0.236ns } { 0.000ns 0.862ns 0.150ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK50 DBUS\[2\] newlcd:inst2\|LCD_Display:inst\|DATA_BUS_VALUE\[2\] 15.219 ns register " "Info: tco from clock \"CLK50\" to destination pin \"DBUS\[2\]\" through register \"newlcd:inst2\|LCD_Display:inst\|DATA_BUS_VALUE\[2\]\" is 15.219 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK50 source 7.667 ns + Longest register " "Info: + Longest clock path from clock \"CLK50\" to source register is 7.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK50 } "NODE_NAME" } } { "last.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { 0 1120 1288 16 "CLK50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.446 ns) + CELL(0.787 ns) 4.232 ns newlcd:inst2\|LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X53_Y28_N31 2 " "Info: 2: + IC(2.446 ns) + CELL(0.787 ns) = 4.232 ns; Loc. = LCFF_X53_Y28_N31; Fanout = 2; REG Node = 'newlcd:inst2\|LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.233 ns" { CLK50 newlcd:inst2|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.905 ns) + CELL(0.000 ns) 6.137 ns newlcd:inst2\|LCD_Display:inst\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G9 44 " "Info: 3: + IC(1.905 ns) + CELL(0.000 ns) = 6.137 ns; Loc. = CLKCTRL_G9; Fanout = 44; COMB Node = 'newlcd:inst2\|LCD_Display:inst\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.905 ns" { newlcd:inst2|LCD_Display:inst|CLK_400HZ newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.537 ns) 7.667 ns newlcd:inst2\|LCD_Display:inst\|DATA_BUS_VALUE\[2\] 4 REG LCFF_X55_Y28_N3 2 " "Info: 4: + IC(0.993 ns) + CELL(0.537 ns) = 7.667 ns; Loc. = LCFF_X55_Y28_N3; Fanout = 2; REG Node = 'newlcd:inst2\|LCD_Display:inst\|DATA_BUS_VALUE\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 30.30 % ) " "Info: Total cell delay = 2.323 ns ( 30.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.344 ns ( 69.70 % ) " "Info: Total interconnect delay = 5.344 ns ( 69.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.667 ns" { CLK50 newlcd:inst2|LCD_Display:inst|CLK_400HZ newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.667 ns" { CLK50 {} CLK50~combout {} newlcd:inst2|LCD_Display:inst|CLK_400HZ {} newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[2] {} } { 0.000ns 0.000ns 2.446ns 1.905ns 0.993ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.302 ns + Longest register pin " "Info: + Longest register to pin delay is 7.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns newlcd:inst2\|LCD_Display:inst\|DATA_BUS_VALUE\[2\] 1 REG LCFF_X55_Y28_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X55_Y28_N3; Fanout = 2; REG Node = 'newlcd:inst2\|LCD_Display:inst\|DATA_BUS_VALUE\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.650 ns) + CELL(2.652 ns) 7.302 ns DBUS\[2\] 2 PIN PIN_H1 0 " "Info: 2: + IC(4.650 ns) + CELL(2.652 ns) = 7.302 ns; Loc. = PIN_H1; Fanout = 0; PIN Node = 'DBUS\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.302 ns" { newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[2] DBUS[2] } "NODE_NAME" } } { "last.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { 64 1704 1880 80 "DBUS\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.652 ns ( 36.32 % ) " "Info: Total cell delay = 2.652 ns ( 36.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.650 ns ( 63.68 % ) " "Info: Total interconnect delay = 4.650 ns ( 63.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.302 ns" { newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[2] DBUS[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.302 ns" { newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[2] {} DBUS[2] {} } { 0.000ns 4.650ns } { 0.000ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.667 ns" { CLK50 newlcd:inst2|LCD_Display:inst|CLK_400HZ newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.667 ns" { CLK50 {} CLK50~combout {} newlcd:inst2|LCD_Display:inst|CLK_400HZ {} newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[2] {} } { 0.000ns 0.000ns 2.446ns 1.905ns 0.993ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.302 ns" { newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[2] DBUS[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.302 ns" { newlcd:inst2|LCD_Display:inst|DATA_BUS_VALUE[2] {} DBUS[2] {} } { 0.000ns 4.650ns } { 0.000ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLR oSEG\[4\] 13.025 ns Longest " "Info: Longest tpd from source pin \"CLR\" to destination pin \"oSEG\[4\]\" is 13.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLR 1 CLK PIN_N25 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 6; CLK Node = 'CLR'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "last.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { 176 56 224 192 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.420 ns) 2.416 ns Controller:inst1\|inst2~head_lut 2 COMB LCCOMB_X64_Y26_N4 21 " "Info: 2: + IC(0.997 ns) + CELL(0.420 ns) = 2.416 ns; Loc. = LCCOMB_X64_Y26_N4; Fanout = 21; COMB Node = 'Controller:inst1\|inst2~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.417 ns" { CLR Controller:inst1|inst2~head_lut } "NODE_NAME" } } { "Controller.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/Controller.bdf" { { 88 520 584 168 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.438 ns) 3.688 ns datapath2:inst\|Athristis:inst2\|7483:inst16\|1~0 3 COMB LCCOMB_X63_Y25_N24 2 " "Info: 3: + IC(0.834 ns) + CELL(0.438 ns) = 3.688 ns; Loc. = LCCOMB_X63_Y25_N24; Fanout = 2; COMB Node = 'datapath2:inst\|Athristis:inst2\|7483:inst16\|1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { Controller:inst1|inst2~head_lut datapath2:inst|Athristis:inst2|7483:inst16|1~0 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 400 616 680 472 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.416 ns) 4.553 ns datapath2:inst\|Athristis:inst2\|7483:inst16\|1~1 4 COMB LCCOMB_X62_Y25_N6 1 " "Info: 4: + IC(0.449 ns) + CELL(0.416 ns) = 4.553 ns; Loc. = LCCOMB_X62_Y25_N6; Fanout = 1; COMB Node = 'datapath2:inst\|Athristis:inst2\|7483:inst16\|1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.865 ns" { datapath2:inst|Athristis:inst2|7483:inst16|1~0 datapath2:inst|Athristis:inst2|7483:inst16|1~1 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 400 616 680 472 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.150 ns) 4.942 ns datapath2:inst\|Athristis:inst2\|7483:inst16\|45 5 COMB LCCOMB_X62_Y25_N10 8 " "Info: 5: + IC(0.239 ns) + CELL(0.150 ns) = 4.942 ns; Loc. = LCCOMB_X62_Y25_N10; Fanout = 8; COMB Node = 'datapath2:inst\|Athristis:inst2\|7483:inst16\|45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.389 ns" { datapath2:inst|Athristis:inst2|7483:inst16|1~1 datapath2:inst|Athristis:inst2|7483:inst16|45 } "NODE_NAME" } } { "7483.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7483.bdf" { { 328 696 760 368 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.416 ns) 6.375 ns SEG7_LUT:inst8\|WideOr2~0 6 COMB LCCOMB_X64_Y26_N8 1 " "Info: 6: + IC(1.017 ns) + CELL(0.416 ns) = 6.375 ns; Loc. = LCCOMB_X64_Y26_N8; Fanout = 1; COMB Node = 'SEG7_LUT:inst8\|WideOr2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { datapath2:inst|Athristis:inst2|7483:inst16|45 SEG7_LUT:inst8|WideOr2~0 } "NODE_NAME" } } { "seg7_lut.v" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/seg7_lut.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.852 ns) + CELL(2.798 ns) 13.025 ns oSEG\[4\] 7 PIN PIN_B11 0 " "Info: 7: + IC(3.852 ns) + CELL(2.798 ns) = 13.025 ns; Loc. = PIN_B11; Fanout = 0; PIN Node = 'oSEG\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.650 ns" { SEG7_LUT:inst8|WideOr2~0 oSEG[4] } "NODE_NAME" } } { "last.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { 480 1152 1328 496 "oSEG\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.637 ns ( 43.28 % ) " "Info: Total cell delay = 5.637 ns ( 43.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.388 ns ( 56.72 % ) " "Info: Total interconnect delay = 7.388 ns ( 56.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.025 ns" { CLR Controller:inst1|inst2~head_lut datapath2:inst|Athristis:inst2|7483:inst16|1~0 datapath2:inst|Athristis:inst2|7483:inst16|1~1 datapath2:inst|Athristis:inst2|7483:inst16|45 SEG7_LUT:inst8|WideOr2~0 oSEG[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.025 ns" { CLR {} CLR~combout {} Controller:inst1|inst2~head_lut {} datapath2:inst|Athristis:inst2|7483:inst16|1~0 {} datapath2:inst|Athristis:inst2|7483:inst16|1~1 {} datapath2:inst|Athristis:inst2|7483:inst16|45 {} SEG7_LUT:inst8|WideOr2~0 {} oSEG[4] {} } { 0.000ns 0.000ns 0.997ns 0.834ns 0.449ns 0.239ns 1.017ns 3.852ns } { 0.000ns 0.999ns 0.420ns 0.438ns 0.416ns 0.150ns 0.416ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "newlcd:inst2\|LCD_Display:inst\|CHAR_COUNT\[0\] PRST CLK50 4.617 ns register " "Info: th for register \"newlcd:inst2\|LCD_Display:inst\|CHAR_COUNT\[0\]\" (data pin = \"PRST\", clock pin = \"CLK50\") is 4.617 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK50 destination 7.665 ns + Longest register " "Info: + Longest clock path from clock \"CLK50\" to destination register is 7.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK50 } "NODE_NAME" } } { "last.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { 0 1120 1288 16 "CLK50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.446 ns) + CELL(0.787 ns) 4.232 ns newlcd:inst2\|LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X53_Y28_N31 2 " "Info: 2: + IC(2.446 ns) + CELL(0.787 ns) = 4.232 ns; Loc. = LCFF_X53_Y28_N31; Fanout = 2; REG Node = 'newlcd:inst2\|LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.233 ns" { CLK50 newlcd:inst2|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.905 ns) + CELL(0.000 ns) 6.137 ns newlcd:inst2\|LCD_Display:inst\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G9 44 " "Info: 3: + IC(1.905 ns) + CELL(0.000 ns) = 6.137 ns; Loc. = CLKCTRL_G9; Fanout = 44; COMB Node = 'newlcd:inst2\|LCD_Display:inst\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.905 ns" { newlcd:inst2|LCD_Display:inst|CLK_400HZ newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.537 ns) 7.665 ns newlcd:inst2\|LCD_Display:inst\|CHAR_COUNT\[0\] 4 REG LCFF_X53_Y28_N29 11 " "Info: 4: + IC(0.991 ns) + CELL(0.537 ns) = 7.665 ns; Loc. = LCFF_X53_Y28_N29; Fanout = 11; REG Node = 'newlcd:inst2\|LCD_Display:inst\|CHAR_COUNT\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst2|LCD_Display:inst|CHAR_COUNT[0] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 30.31 % ) " "Info: Total cell delay = 2.323 ns ( 30.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.342 ns ( 69.69 % ) " "Info: Total interconnect delay = 5.342 ns ( 69.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.665 ns" { CLK50 newlcd:inst2|LCD_Display:inst|CLK_400HZ newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst2|LCD_Display:inst|CHAR_COUNT[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.665 ns" { CLK50 {} CLK50~combout {} newlcd:inst2|LCD_Display:inst|CLK_400HZ {} newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst2|LCD_Display:inst|CHAR_COUNT[0] {} } { 0.000ns 0.000ns 2.446ns 1.905ns 0.991ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.314 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.314 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns PRST 1 CLK PIN_N26 13 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 13; CLK Node = 'PRST'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PRST } "NODE_NAME" } } { "last.bdf" "" { Schematic "C:/altera/91sp2/quartus/lab3/last.bdf" { { 112 56 224 128 "PRST" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.655 ns) + CELL(0.660 ns) 3.314 ns newlcd:inst2\|LCD_Display:inst\|CHAR_COUNT\[0\] 2 REG LCFF_X53_Y28_N29 11 " "Info: 2: + IC(1.655 ns) + CELL(0.660 ns) = 3.314 ns; Loc. = LCFF_X53_Y28_N29; Fanout = 11; REG Node = 'newlcd:inst2\|LCD_Display:inst\|CHAR_COUNT\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { PRST newlcd:inst2|LCD_Display:inst|CHAR_COUNT[0] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/corelibrary/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 50.06 % ) " "Info: Total cell delay = 1.659 ns ( 50.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.655 ns ( 49.94 % ) " "Info: Total interconnect delay = 1.655 ns ( 49.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.314 ns" { PRST newlcd:inst2|LCD_Display:inst|CHAR_COUNT[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.314 ns" { PRST {} PRST~combout {} newlcd:inst2|LCD_Display:inst|CHAR_COUNT[0] {} } { 0.000ns 0.000ns 1.655ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.665 ns" { CLK50 newlcd:inst2|LCD_Display:inst|CLK_400HZ newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst2|LCD_Display:inst|CHAR_COUNT[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.665 ns" { CLK50 {} CLK50~combout {} newlcd:inst2|LCD_Display:inst|CLK_400HZ {} newlcd:inst2|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst2|LCD_Display:inst|CHAR_COUNT[0] {} } { 0.000ns 0.000ns 2.446ns 1.905ns 0.991ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.314 ns" { PRST newlcd:inst2|LCD_Display:inst|CHAR_COUNT[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.314 ns" { PRST {} PRST~combout {} newlcd:inst2|LCD_Display:inst|CHAR_COUNT[0] {} } { 0.000ns 0.000ns 1.655ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 15:54:48 2019 " "Info: Processing ended: Mon May 06 15:54:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 43 s " "Info: Quartus II Full Compilation was successful. 0 errors, 43 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
