
RTES_FB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000156b0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000010b8  08015840  08015840  00025840  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080168f8  080168f8  000306e0  2**0
                  CONTENTS
  4 .ARM          00000008  080168f8  080168f8  000268f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08016900  08016900  000306e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08016900  08016900  00026900  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08016904  08016904  00026904  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000006e0  20000000  08016908  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000048ac  200006e0  08016fe8  000306e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004f8c  08016fe8  00034f8c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000306e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0004b7ac  00000000  00000000  00030710  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006dcf  00000000  00000000  0007bebc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000031d8  00000000  00000000  00082c90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002f50  00000000  00000000  00085e68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f79c  00000000  00000000  00088db8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000305a0  00000000  00000000  000b8554  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00114681  00000000  00000000  000e8af4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001fd175  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000e4b4  00000000  00000000  001fd1c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200006e0 	.word	0x200006e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08015828 	.word	0x08015828

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200006e4 	.word	0x200006e4
 80001cc:	08015828 	.word	0x08015828

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b96e 	b.w	8000e9c <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468c      	mov	ip, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	f040 8083 	bne.w	8000cee <__udivmoddi4+0x116>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d947      	bls.n	8000c7e <__udivmoddi4+0xa6>
 8000bee:	fab2 f282 	clz	r2, r2
 8000bf2:	b142      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	f1c2 0020 	rsb	r0, r2, #32
 8000bf8:	fa24 f000 	lsr.w	r0, r4, r0
 8000bfc:	4091      	lsls	r1, r2
 8000bfe:	4097      	lsls	r7, r2
 8000c00:	ea40 0c01 	orr.w	ip, r0, r1
 8000c04:	4094      	lsls	r4, r2
 8000c06:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c0a:	0c23      	lsrs	r3, r4, #16
 8000c0c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c10:	fa1f fe87 	uxth.w	lr, r7
 8000c14:	fb08 c116 	mls	r1, r8, r6, ip
 8000c18:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c20:	4299      	cmp	r1, r3
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x60>
 8000c24:	18fb      	adds	r3, r7, r3
 8000c26:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2a:	f080 8119 	bcs.w	8000e60 <__udivmoddi4+0x288>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 8116 	bls.w	8000e60 <__udivmoddi4+0x288>
 8000c34:	3e02      	subs	r6, #2
 8000c36:	443b      	add	r3, r7
 8000c38:	1a5b      	subs	r3, r3, r1
 8000c3a:	b2a4      	uxth	r4, r4
 8000c3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c40:	fb08 3310 	mls	r3, r8, r0, r3
 8000c44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c48:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c4c:	45a6      	cmp	lr, r4
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x8c>
 8000c50:	193c      	adds	r4, r7, r4
 8000c52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c56:	f080 8105 	bcs.w	8000e64 <__udivmoddi4+0x28c>
 8000c5a:	45a6      	cmp	lr, r4
 8000c5c:	f240 8102 	bls.w	8000e64 <__udivmoddi4+0x28c>
 8000c60:	3802      	subs	r0, #2
 8000c62:	443c      	add	r4, r7
 8000c64:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c68:	eba4 040e 	sub.w	r4, r4, lr
 8000c6c:	2600      	movs	r6, #0
 8000c6e:	b11d      	cbz	r5, 8000c78 <__udivmoddi4+0xa0>
 8000c70:	40d4      	lsrs	r4, r2
 8000c72:	2300      	movs	r3, #0
 8000c74:	e9c5 4300 	strd	r4, r3, [r5]
 8000c78:	4631      	mov	r1, r6
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	b902      	cbnz	r2, 8000c82 <__udivmoddi4+0xaa>
 8000c80:	deff      	udf	#255	; 0xff
 8000c82:	fab2 f282 	clz	r2, r2
 8000c86:	2a00      	cmp	r2, #0
 8000c88:	d150      	bne.n	8000d2c <__udivmoddi4+0x154>
 8000c8a:	1bcb      	subs	r3, r1, r7
 8000c8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c90:	fa1f f887 	uxth.w	r8, r7
 8000c94:	2601      	movs	r6, #1
 8000c96:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c9a:	0c21      	lsrs	r1, r4, #16
 8000c9c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ca0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ca4:	fb08 f30c 	mul.w	r3, r8, ip
 8000ca8:	428b      	cmp	r3, r1
 8000caa:	d907      	bls.n	8000cbc <__udivmoddi4+0xe4>
 8000cac:	1879      	adds	r1, r7, r1
 8000cae:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cb2:	d202      	bcs.n	8000cba <__udivmoddi4+0xe2>
 8000cb4:	428b      	cmp	r3, r1
 8000cb6:	f200 80e9 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cba:	4684      	mov	ip, r0
 8000cbc:	1ac9      	subs	r1, r1, r3
 8000cbe:	b2a3      	uxth	r3, r4
 8000cc0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cc4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cc8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000ccc:	fb08 f800 	mul.w	r8, r8, r0
 8000cd0:	45a0      	cmp	r8, r4
 8000cd2:	d907      	bls.n	8000ce4 <__udivmoddi4+0x10c>
 8000cd4:	193c      	adds	r4, r7, r4
 8000cd6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cda:	d202      	bcs.n	8000ce2 <__udivmoddi4+0x10a>
 8000cdc:	45a0      	cmp	r8, r4
 8000cde:	f200 80d9 	bhi.w	8000e94 <__udivmoddi4+0x2bc>
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	eba4 0408 	sub.w	r4, r4, r8
 8000ce8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cec:	e7bf      	b.n	8000c6e <__udivmoddi4+0x96>
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x12e>
 8000cf2:	2d00      	cmp	r5, #0
 8000cf4:	f000 80b1 	beq.w	8000e5a <__udivmoddi4+0x282>
 8000cf8:	2600      	movs	r6, #0
 8000cfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000cfe:	4630      	mov	r0, r6
 8000d00:	4631      	mov	r1, r6
 8000d02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d06:	fab3 f683 	clz	r6, r3
 8000d0a:	2e00      	cmp	r6, #0
 8000d0c:	d14a      	bne.n	8000da4 <__udivmoddi4+0x1cc>
 8000d0e:	428b      	cmp	r3, r1
 8000d10:	d302      	bcc.n	8000d18 <__udivmoddi4+0x140>
 8000d12:	4282      	cmp	r2, r0
 8000d14:	f200 80b8 	bhi.w	8000e88 <__udivmoddi4+0x2b0>
 8000d18:	1a84      	subs	r4, r0, r2
 8000d1a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d1e:	2001      	movs	r0, #1
 8000d20:	468c      	mov	ip, r1
 8000d22:	2d00      	cmp	r5, #0
 8000d24:	d0a8      	beq.n	8000c78 <__udivmoddi4+0xa0>
 8000d26:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d2a:	e7a5      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000d2c:	f1c2 0320 	rsb	r3, r2, #32
 8000d30:	fa20 f603 	lsr.w	r6, r0, r3
 8000d34:	4097      	lsls	r7, r2
 8000d36:	fa01 f002 	lsl.w	r0, r1, r2
 8000d3a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d3e:	40d9      	lsrs	r1, r3
 8000d40:	4330      	orrs	r0, r6
 8000d42:	0c03      	lsrs	r3, r0, #16
 8000d44:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d48:	fa1f f887 	uxth.w	r8, r7
 8000d4c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d50:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d54:	fb06 f108 	mul.w	r1, r6, r8
 8000d58:	4299      	cmp	r1, r3
 8000d5a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x19c>
 8000d60:	18fb      	adds	r3, r7, r3
 8000d62:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d66:	f080 808d 	bcs.w	8000e84 <__udivmoddi4+0x2ac>
 8000d6a:	4299      	cmp	r1, r3
 8000d6c:	f240 808a 	bls.w	8000e84 <__udivmoddi4+0x2ac>
 8000d70:	3e02      	subs	r6, #2
 8000d72:	443b      	add	r3, r7
 8000d74:	1a5b      	subs	r3, r3, r1
 8000d76:	b281      	uxth	r1, r0
 8000d78:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d7c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d84:	fb00 f308 	mul.w	r3, r0, r8
 8000d88:	428b      	cmp	r3, r1
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x1c4>
 8000d8c:	1879      	adds	r1, r7, r1
 8000d8e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d92:	d273      	bcs.n	8000e7c <__udivmoddi4+0x2a4>
 8000d94:	428b      	cmp	r3, r1
 8000d96:	d971      	bls.n	8000e7c <__udivmoddi4+0x2a4>
 8000d98:	3802      	subs	r0, #2
 8000d9a:	4439      	add	r1, r7
 8000d9c:	1acb      	subs	r3, r1, r3
 8000d9e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000da2:	e778      	b.n	8000c96 <__udivmoddi4+0xbe>
 8000da4:	f1c6 0c20 	rsb	ip, r6, #32
 8000da8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dac:	fa22 f30c 	lsr.w	r3, r2, ip
 8000db0:	431c      	orrs	r4, r3
 8000db2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000db6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dba:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dbe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000dc2:	431f      	orrs	r7, r3
 8000dc4:	0c3b      	lsrs	r3, r7, #16
 8000dc6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dca:	fa1f f884 	uxth.w	r8, r4
 8000dce:	fb0e 1119 	mls	r1, lr, r9, r1
 8000dd2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000dd6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dda:	458a      	cmp	sl, r1
 8000ddc:	fa02 f206 	lsl.w	r2, r2, r6
 8000de0:	fa00 f306 	lsl.w	r3, r0, r6
 8000de4:	d908      	bls.n	8000df8 <__udivmoddi4+0x220>
 8000de6:	1861      	adds	r1, r4, r1
 8000de8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dec:	d248      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000dee:	458a      	cmp	sl, r1
 8000df0:	d946      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000df2:	f1a9 0902 	sub.w	r9, r9, #2
 8000df6:	4421      	add	r1, r4
 8000df8:	eba1 010a 	sub.w	r1, r1, sl
 8000dfc:	b2bf      	uxth	r7, r7
 8000dfe:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e02:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e06:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e0a:	fb00 f808 	mul.w	r8, r0, r8
 8000e0e:	45b8      	cmp	r8, r7
 8000e10:	d907      	bls.n	8000e22 <__udivmoddi4+0x24a>
 8000e12:	19e7      	adds	r7, r4, r7
 8000e14:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e18:	d22e      	bcs.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1a:	45b8      	cmp	r8, r7
 8000e1c:	d92c      	bls.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1e:	3802      	subs	r0, #2
 8000e20:	4427      	add	r7, r4
 8000e22:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e26:	eba7 0708 	sub.w	r7, r7, r8
 8000e2a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e2e:	454f      	cmp	r7, r9
 8000e30:	46c6      	mov	lr, r8
 8000e32:	4649      	mov	r1, r9
 8000e34:	d31a      	bcc.n	8000e6c <__udivmoddi4+0x294>
 8000e36:	d017      	beq.n	8000e68 <__udivmoddi4+0x290>
 8000e38:	b15d      	cbz	r5, 8000e52 <__udivmoddi4+0x27a>
 8000e3a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e3e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e42:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e46:	40f2      	lsrs	r2, r6
 8000e48:	ea4c 0202 	orr.w	r2, ip, r2
 8000e4c:	40f7      	lsrs	r7, r6
 8000e4e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e52:	2600      	movs	r6, #0
 8000e54:	4631      	mov	r1, r6
 8000e56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e5a:	462e      	mov	r6, r5
 8000e5c:	4628      	mov	r0, r5
 8000e5e:	e70b      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000e60:	4606      	mov	r6, r0
 8000e62:	e6e9      	b.n	8000c38 <__udivmoddi4+0x60>
 8000e64:	4618      	mov	r0, r3
 8000e66:	e6fd      	b.n	8000c64 <__udivmoddi4+0x8c>
 8000e68:	4543      	cmp	r3, r8
 8000e6a:	d2e5      	bcs.n	8000e38 <__udivmoddi4+0x260>
 8000e6c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e70:	eb69 0104 	sbc.w	r1, r9, r4
 8000e74:	3801      	subs	r0, #1
 8000e76:	e7df      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	e7d2      	b.n	8000e22 <__udivmoddi4+0x24a>
 8000e7c:	4660      	mov	r0, ip
 8000e7e:	e78d      	b.n	8000d9c <__udivmoddi4+0x1c4>
 8000e80:	4681      	mov	r9, r0
 8000e82:	e7b9      	b.n	8000df8 <__udivmoddi4+0x220>
 8000e84:	4666      	mov	r6, ip
 8000e86:	e775      	b.n	8000d74 <__udivmoddi4+0x19c>
 8000e88:	4630      	mov	r0, r6
 8000e8a:	e74a      	b.n	8000d22 <__udivmoddi4+0x14a>
 8000e8c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e90:	4439      	add	r1, r7
 8000e92:	e713      	b.n	8000cbc <__udivmoddi4+0xe4>
 8000e94:	3802      	subs	r0, #2
 8000e96:	443c      	add	r4, r7
 8000e98:	e724      	b.n	8000ce4 <__udivmoddi4+0x10c>
 8000e9a:	bf00      	nop

08000e9c <__aeabi_idiv0>:
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop

08000ea0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b085      	sub	sp, #20
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	60f8      	str	r0, [r7, #12]
 8000ea8:	60b9      	str	r1, [r7, #8]
 8000eaa:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000eac:	68fb      	ldr	r3, [r7, #12]
 8000eae:	4a07      	ldr	r2, [pc, #28]	; (8000ecc <vApplicationGetIdleTaskMemory+0x2c>)
 8000eb0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000eb2:	68bb      	ldr	r3, [r7, #8]
 8000eb4:	4a06      	ldr	r2, [pc, #24]	; (8000ed0 <vApplicationGetIdleTaskMemory+0x30>)
 8000eb6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	2280      	movs	r2, #128	; 0x80
 8000ebc:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000ebe:	bf00      	nop
 8000ec0:	3714      	adds	r7, #20
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec8:	4770      	bx	lr
 8000eca:	bf00      	nop
 8000ecc:	200006fc 	.word	0x200006fc
 8000ed0:	200007c0 	.word	0x200007c0

08000ed4 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b084      	sub	sp, #16
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	60f8      	str	r0, [r7, #12]
 8000edc:	60b9      	str	r1, [r7, #8]
 8000ede:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart1,(uint8_t *)ptr,len,10);
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	b29a      	uxth	r2, r3
 8000ee4:	230a      	movs	r3, #10
 8000ee6:	68b9      	ldr	r1, [r7, #8]
 8000ee8:	4803      	ldr	r0, [pc, #12]	; (8000ef8 <_write+0x24>)
 8000eea:	f00e fc93 	bl	800f814 <HAL_UART_Transmit>
	return len;
 8000eee:	687b      	ldr	r3, [r7, #4]
}
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	3710      	adds	r7, #16
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}
 8000ef8:	20004d80 	.word	0x20004d80

08000efc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000efc:	b5b0      	push	{r4, r5, r7, lr}
 8000efe:	b0ca      	sub	sp, #296	; 0x128
 8000f00:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f02:	f00a fad7 	bl	800b4b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f06:	f000 f959 	bl	80011bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f0a:	f000 fa97 	bl	800143c <MX_GPIO_Init>
  MX_I2C2_Init();
 8000f0e:	f000 f9b7 	bl	8001280 <MX_I2C2_Init>
  MX_SPI3_Init();
 8000f12:	f000 f9f5 	bl	8001300 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 8000f16:	f000 fa31 	bl	800137c <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8000f1a:	f000 fa5f 	bl	80013dc <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

	//Proximity

	VL53L0X_PROXIMITY_Init();
 8000f1e:	f00a f981 	bl	800b224 <VL53L0X_PROXIMITY_Init>

	//User button
	BSP_PB_Init(BUTTON_USER, BUTTON_MODE_GPIO);
 8000f22:	2100      	movs	r1, #0
 8000f24:	2000      	movs	r0, #0
 8000f26:	f001 fc81 	bl	800282c <BSP_PB_Init>

	//Temperature
	BSP_TSENSOR_Init();
 8000f2a:	f002 fd63 	bl	80039f4 <BSP_TSENSOR_Init>

	//	//Humidity
	BSP_HSENSOR_Init();
 8000f2e:	f002 fb0f 	bl	8003550 <BSP_HSENSOR_Init>

	//	//Pressure
	BSP_PSENSOR_Init();
 8000f32:	f002 fd31 	bl	8003998 <BSP_PSENSOR_Init>

	//Motion sensors

	//BSP_MOTION_SENSOR_Init(INSTANCE_GYROSCOPE_ACCELEROMETER, MOTION_GYRO);
	BSP_MOTION_SENSOR_Init(INSTANCE_GYROSCOPE_ACCELEROMETER, MOTION_ACCELERO);
 8000f36:	2102      	movs	r1, #2
 8000f38:	2000      	movs	r0, #0
 8000f3a:	f002 fb37 	bl	80035ac <BSP_MOTION_SENSOR_Init>

	//BSP_MOTION_SENSOR_Enable(INSTANCE_GYROSCOPE_ACCELEROMETER, MOTION_GYRO);
	BSP_MOTION_SENSOR_Enable(INSTANCE_GYROSCOPE_ACCELEROMETER, MOTION_ACCELERO);
 8000f3e:	2102      	movs	r1, #2
 8000f40:	2000      	movs	r0, #0
 8000f42:	f002 fb83 	bl	800364c <BSP_MOTION_SENSOR_Enable>

	//Struct elements initialization

	manager.humidity_value = 0;
 8000f46:	4b86      	ldr	r3, [pc, #536]	; (8001160 <main+0x264>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	711a      	strb	r2, [r3, #4]
	manager.pressure_value = 0;
 8000f4c:	4b84      	ldr	r3, [pc, #528]	; (8001160 <main+0x264>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	609a      	str	r2, [r3, #8]
	manager.temperature_value = 0;
 8000f52:	4b83      	ldr	r3, [pc, #524]	; (8001160 <main+0x264>)
 8000f54:	f04f 0200 	mov.w	r2, #0
 8000f58:	601a      	str	r2, [r3, #0]
	manager.proximity = 0;
 8000f5a:	4b81      	ldr	r3, [pc, #516]	; (8001160 <main+0x264>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	831a      	strh	r2, [r3, #24]
	manager.b_accelerometer, manager.b_temperature, manager.b_humidity, manager.b_pressure, manager.b_green_light, manager.b_proximity,
	manager.b_proximity, manager.b_race_data, manager.b_track_data, manager.b_user_button = 0;
 8000f60:	4b7f      	ldr	r3, [pc, #508]	; (8001160 <main+0x264>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	775a      	strb	r2, [r3, #29]
	manager.status = WAITING_FOR_GREEN_LIGHT;
 8000f66:	4b7e      	ldr	r3, [pc, #504]	; (8001160 <main+0x264>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	769a      	strb	r2, [r3, #26]
	manager.pit_stop_executions = 0;
 8000f6c:	4b7c      	ldr	r3, [pc, #496]	; (8001160 <main+0x264>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	manager.waiting_for_race_director_executions = 0;
 8000f74:	4b7a      	ldr	r3, [pc, #488]	; (8001160 <main+0x264>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	manager.race_executions = 0;
 8000f7c:	4b78      	ldr	r3, [pc, #480]	; (8001160 <main+0x264>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	manager.last_opponent_value = -1;
 8000f84:	4b76      	ldr	r3, [pc, #472]	; (8001160 <main+0x264>)
 8000f86:	f04f 32ff 	mov.w	r2, #4294967295
 8000f8a:	629a      	str	r2, [r3, #40]	; 0x28
	manager.opponent_executions = 0;
 8000f8c:	4b74      	ldr	r3, [pc, #464]	; (8001160 <main+0x264>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  /* USER CODE END 2 */

  /* Create the mutex(es) */
  /* definition and creation of managerMutex */
  osMutexDef(managerMutex);
 8000f94:	2300      	movs	r3, #0
 8000f96:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  managerMutexHandle = osMutexCreate(osMutex(managerMutex));
 8000fa0:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f00f f937 	bl	8010218 <osMutexCreate>
 8000faa:	4603      	mov	r3, r0
 8000fac:	4a6d      	ldr	r2, [pc, #436]	; (8001164 <main+0x268>)
 8000fae:	6013      	str	r3, [r2, #0]
	/* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of userButtonInterruptSemaphore */
  osSemaphoreDef(userButtonInterruptSemaphore);
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  userButtonInterruptSemaphoreHandle = osSemaphoreCreate(osSemaphore(userButtonInterruptSemaphore), 1);
 8000fbc:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8000fc0:	2101      	movs	r1, #1
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f00f f9c4 	bl	8010350 <osSemaphoreCreate>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	4a67      	ldr	r2, [pc, #412]	; (8001168 <main+0x26c>)
 8000fcc:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_SEMAPHORES */

	osSemaphoreWait(userButtonInterruptSemaphoreHandle, MUTEX_WAIT_TIMEOUT);
 8000fce:	4b66      	ldr	r3, [pc, #408]	; (8001168 <main+0x26c>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	f04f 31ff 	mov.w	r1, #4294967295
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f00f f9ec 	bl	80103b4 <osSemaphoreWait>
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of greenLightTask */
  osThreadDef(greenLightTask, startGreenLightTask, osPriorityNormal, 0, 160);
 8000fdc:	4b63      	ldr	r3, [pc, #396]	; (800116c <main+0x270>)
 8000fde:	f107 04fc 	add.w	r4, r7, #252	; 0xfc
 8000fe2:	461d      	mov	r5, r3
 8000fe4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000fe6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000fe8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000fec:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  greenLightTaskHandle = osThreadCreate(osThread(greenLightTask), NULL);
 8000ff0:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8000ff4:	2100      	movs	r1, #0
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f00f f8c2 	bl	8010180 <osThreadCreate>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	4a5c      	ldr	r2, [pc, #368]	; (8001170 <main+0x274>)
 8001000:	6013      	str	r3, [r2, #0]

  /* definition and creation of trackDataPrintTask */
  osThreadDef(trackDataPrintTask, startTrackDataPrintTask, osPriorityNormal, 0, 192);
 8001002:	4b5c      	ldr	r3, [pc, #368]	; (8001174 <main+0x278>)
 8001004:	f107 04e0 	add.w	r4, r7, #224	; 0xe0
 8001008:	461d      	mov	r5, r3
 800100a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800100c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800100e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001012:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  trackDataPrintTaskHandle = osThreadCreate(osThread(trackDataPrintTask), NULL);
 8001016:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800101a:	2100      	movs	r1, #0
 800101c:	4618      	mov	r0, r3
 800101e:	f00f f8af 	bl	8010180 <osThreadCreate>
 8001022:	4603      	mov	r3, r0
 8001024:	4a54      	ldr	r2, [pc, #336]	; (8001178 <main+0x27c>)
 8001026:	6013      	str	r3, [r2, #0]

  /* definition and creation of userButtonTask */
  osThreadDef(userButtonTask, startUserButtonTask, osPriorityNormal, 0, 128);
 8001028:	4b54      	ldr	r3, [pc, #336]	; (800117c <main+0x280>)
 800102a:	f107 04c4 	add.w	r4, r7, #196	; 0xc4
 800102e:	461d      	mov	r5, r3
 8001030:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001032:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001034:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001038:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  userButtonTaskHandle = osThreadCreate(osThread(userButtonTask), NULL);
 800103c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001040:	2100      	movs	r1, #0
 8001042:	4618      	mov	r0, r3
 8001044:	f00f f89c 	bl	8010180 <osThreadCreate>
 8001048:	4603      	mov	r3, r0
 800104a:	4a4d      	ldr	r2, [pc, #308]	; (8001180 <main+0x284>)
 800104c:	6013      	str	r3, [r2, #0]

  /* definition and creation of proximitySensorTask */
  osThreadDef(proximitySensorTask, startProximitySensorTask, osPriorityNormal, 0, 176);
 800104e:	4b4d      	ldr	r3, [pc, #308]	; (8001184 <main+0x288>)
 8001050:	f107 04a8 	add.w	r4, r7, #168	; 0xa8
 8001054:	461d      	mov	r5, r3
 8001056:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001058:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800105a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800105e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  proximitySensorTaskHandle = osThreadCreate(osThread(proximitySensorTask), NULL);
 8001062:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8001066:	2100      	movs	r1, #0
 8001068:	4618      	mov	r0, r3
 800106a:	f00f f889 	bl	8010180 <osThreadCreate>
 800106e:	4603      	mov	r3, r0
 8001070:	4a45      	ldr	r2, [pc, #276]	; (8001188 <main+0x28c>)
 8001072:	6013      	str	r3, [r2, #0]

  /* definition and creation of raceDataPrintTask */
  osThreadDef(raceDataPrintTask, startRaceDataPrintTask, osPriorityNormal, 0, 160);
 8001074:	4b45      	ldr	r3, [pc, #276]	; (800118c <main+0x290>)
 8001076:	f107 048c 	add.w	r4, r7, #140	; 0x8c
 800107a:	461d      	mov	r5, r3
 800107c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800107e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001080:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001084:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  raceDataPrintTaskHandle = osThreadCreate(osThread(raceDataPrintTask), NULL);
 8001088:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800108c:	2100      	movs	r1, #0
 800108e:	4618      	mov	r0, r3
 8001090:	f00f f876 	bl	8010180 <osThreadCreate>
 8001094:	4603      	mov	r3, r0
 8001096:	4a3e      	ldr	r2, [pc, #248]	; (8001190 <main+0x294>)
 8001098:	6013      	str	r3, [r2, #0]

  /* definition and creation of accelerometerTask */
  osThreadDef(accelerometerTask, startAccelerometerTask, osPriorityNormal, 0, 160);
 800109a:	4b3e      	ldr	r3, [pc, #248]	; (8001194 <main+0x298>)
 800109c:	f107 0470 	add.w	r4, r7, #112	; 0x70
 80010a0:	461d      	mov	r5, r3
 80010a2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010a4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010a6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80010aa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  accelerometerTaskHandle = osThreadCreate(osThread(accelerometerTask), NULL);
 80010ae:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80010b2:	2100      	movs	r1, #0
 80010b4:	4618      	mov	r0, r3
 80010b6:	f00f f863 	bl	8010180 <osThreadCreate>
 80010ba:	4603      	mov	r3, r0
 80010bc:	4a36      	ldr	r2, [pc, #216]	; (8001198 <main+0x29c>)
 80010be:	6013      	str	r3, [r2, #0]

  /* definition and creation of temperatureSensorTask */
  osThreadDef(temperatureSensorTask, startTemperatureSensorTask, osPriorityBelowNormal, 0, 176);
 80010c0:	4b36      	ldr	r3, [pc, #216]	; (800119c <main+0x2a0>)
 80010c2:	f107 0454 	add.w	r4, r7, #84	; 0x54
 80010c6:	461d      	mov	r5, r3
 80010c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010cc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80010d0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  temperatureSensorTaskHandle = osThreadCreate(osThread(temperatureSensorTask), NULL);
 80010d4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80010d8:	2100      	movs	r1, #0
 80010da:	4618      	mov	r0, r3
 80010dc:	f00f f850 	bl	8010180 <osThreadCreate>
 80010e0:	4603      	mov	r3, r0
 80010e2:	4a2f      	ldr	r2, [pc, #188]	; (80011a0 <main+0x2a4>)
 80010e4:	6013      	str	r3, [r2, #0]

  /* definition and creation of humiditySensorTask */
  osThreadDef(humiditySensorTask, startHumiditySensorTask, osPriorityBelowNormal, 0, 176);
 80010e6:	4b2f      	ldr	r3, [pc, #188]	; (80011a4 <main+0x2a8>)
 80010e8:	f107 0438 	add.w	r4, r7, #56	; 0x38
 80010ec:	461d      	mov	r5, r3
 80010ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010f2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80010f6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  humiditySensorTaskHandle = osThreadCreate(osThread(humiditySensorTask), NULL);
 80010fa:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80010fe:	2100      	movs	r1, #0
 8001100:	4618      	mov	r0, r3
 8001102:	f00f f83d 	bl	8010180 <osThreadCreate>
 8001106:	4603      	mov	r3, r0
 8001108:	4a27      	ldr	r2, [pc, #156]	; (80011a8 <main+0x2ac>)
 800110a:	6013      	str	r3, [r2, #0]

  /* definition and creation of pressureSensorTask */
  osThreadDef(pressureSensorTask, startPressureSensorTask, osPriorityBelowNormal, 0, 176);
 800110c:	f107 031c 	add.w	r3, r7, #28
 8001110:	4a26      	ldr	r2, [pc, #152]	; (80011ac <main+0x2b0>)
 8001112:	461c      	mov	r4, r3
 8001114:	4615      	mov	r5, r2
 8001116:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001118:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800111a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800111e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  pressureSensorTaskHandle = osThreadCreate(osThread(pressureSensorTask), NULL);
 8001122:	f107 031c 	add.w	r3, r7, #28
 8001126:	2100      	movs	r1, #0
 8001128:	4618      	mov	r0, r3
 800112a:	f00f f829 	bl	8010180 <osThreadCreate>
 800112e:	4603      	mov	r3, r0
 8001130:	4a1f      	ldr	r2, [pc, #124]	; (80011b0 <main+0x2b4>)
 8001132:	6013      	str	r3, [r2, #0]

  /* definition and creation of buttonInterruptTask */
  osThreadDef(buttonInterruptTask, startButtonInterruptTask, osPriorityNormal, 0, 128);
 8001134:	463b      	mov	r3, r7
 8001136:	4a1f      	ldr	r2, [pc, #124]	; (80011b4 <main+0x2b8>)
 8001138:	461c      	mov	r4, r3
 800113a:	4615      	mov	r5, r2
 800113c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800113e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001140:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001144:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  buttonInterruptTaskHandle = osThreadCreate(osThread(buttonInterruptTask), NULL);
 8001148:	463b      	mov	r3, r7
 800114a:	2100      	movs	r1, #0
 800114c:	4618      	mov	r0, r3
 800114e:	f00f f817 	bl	8010180 <osThreadCreate>
 8001152:	4603      	mov	r3, r0
 8001154:	4a18      	ldr	r2, [pc, #96]	; (80011b8 <main+0x2bc>)
 8001156:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001158:	f00f f80b 	bl	8010172 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 800115c:	e7fe      	b.n	800115c <main+0x260>
 800115e:	bf00      	nop
 8001160:	20004ce0 	.word	0x20004ce0
 8001164:	20004e0c 	.word	0x20004e0c
 8001168:	20004c08 	.word	0x20004c08
 800116c:	08015904 	.word	0x08015904
 8001170:	20004c90 	.word	0x20004c90
 8001174:	08015920 	.word	0x08015920
 8001178:	20004e08 	.word	0x20004e08
 800117c:	0801593c 	.word	0x0801593c
 8001180:	20004d78 	.word	0x20004d78
 8001184:	08015958 	.word	0x08015958
 8001188:	20004e04 	.word	0x20004e04
 800118c:	08015974 	.word	0x08015974
 8001190:	20004d74 	.word	0x20004d74
 8001194:	08015990 	.word	0x08015990
 8001198:	20004d0c 	.word	0x20004d0c
 800119c:	080159ac 	.word	0x080159ac
 80011a0:	20004e14 	.word	0x20004e14
 80011a4:	080159c8 	.word	0x080159c8
 80011a8:	20004e18 	.word	0x20004e18
 80011ac:	080159e4 	.word	0x080159e4
 80011b0:	20004e10 	.word	0x20004e10
 80011b4:	08015a00 	.word	0x08015a00
 80011b8:	20004d7c 	.word	0x20004d7c

080011bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b096      	sub	sp, #88	; 0x58
 80011c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011c2:	f107 0314 	add.w	r3, r7, #20
 80011c6:	2244      	movs	r2, #68	; 0x44
 80011c8:	2100      	movs	r1, #0
 80011ca:	4618      	mov	r0, r3
 80011cc:	f011 fde7 	bl	8012d9e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011d0:	463b      	mov	r3, r7
 80011d2:	2200      	movs	r2, #0
 80011d4:	601a      	str	r2, [r3, #0]
 80011d6:	605a      	str	r2, [r3, #4]
 80011d8:	609a      	str	r2, [r3, #8]
 80011da:	60da      	str	r2, [r3, #12]
 80011dc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80011de:	f44f 7000 	mov.w	r0, #512	; 0x200
 80011e2:	f00b fdbb 	bl	800cd5c <HAL_PWREx_ControlVoltageScaling>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d001      	beq.n	80011f0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80011ec:	f000 feb2 	bl	8001f54 <Error_Handler>
  }
  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80011f0:	f00b fd96 	bl	800cd20 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80011f4:	4b21      	ldr	r3, [pc, #132]	; (800127c <SystemClock_Config+0xc0>)
 80011f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80011fa:	4a20      	ldr	r2, [pc, #128]	; (800127c <SystemClock_Config+0xc0>)
 80011fc:	f023 0318 	bic.w	r3, r3, #24
 8001200:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001204:	2314      	movs	r3, #20
 8001206:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001208:	2301      	movs	r3, #1
 800120a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800120c:	2301      	movs	r3, #1
 800120e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001210:	2300      	movs	r3, #0
 8001212:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001214:	2360      	movs	r3, #96	; 0x60
 8001216:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001218:	2302      	movs	r3, #2
 800121a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800121c:	2301      	movs	r3, #1
 800121e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001220:	2301      	movs	r3, #1
 8001222:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001224:	2328      	movs	r3, #40	; 0x28
 8001226:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001228:	2307      	movs	r3, #7
 800122a:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800122c:	2302      	movs	r3, #2
 800122e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001230:	2302      	movs	r3, #2
 8001232:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001234:	f107 0314 	add.w	r3, r7, #20
 8001238:	4618      	mov	r0, r3
 800123a:	f00b fde5 	bl	800ce08 <HAL_RCC_OscConfig>
 800123e:	4603      	mov	r3, r0
 8001240:	2b00      	cmp	r3, #0
 8001242:	d001      	beq.n	8001248 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001244:	f000 fe86 	bl	8001f54 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001248:	230f      	movs	r3, #15
 800124a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800124c:	2303      	movs	r3, #3
 800124e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001250:	2300      	movs	r3, #0
 8001252:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001254:	2300      	movs	r3, #0
 8001256:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001258:	2300      	movs	r3, #0
 800125a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800125c:	463b      	mov	r3, r7
 800125e:	2104      	movs	r1, #4
 8001260:	4618      	mov	r0, r3
 8001262:	f00c f9b7 	bl	800d5d4 <HAL_RCC_ClockConfig>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 800126c:	f000 fe72 	bl	8001f54 <Error_Handler>
  }
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001270:	f00d fc3c 	bl	800eaec <HAL_RCCEx_EnableMSIPLLMode>
}
 8001274:	bf00      	nop
 8001276:	3758      	adds	r7, #88	; 0x58
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}
 800127c:	40021000 	.word	0x40021000

08001280 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001284:	4b1b      	ldr	r3, [pc, #108]	; (80012f4 <MX_I2C2_Init+0x74>)
 8001286:	4a1c      	ldr	r2, [pc, #112]	; (80012f8 <MX_I2C2_Init+0x78>)
 8001288:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10909CEC;
 800128a:	4b1a      	ldr	r3, [pc, #104]	; (80012f4 <MX_I2C2_Init+0x74>)
 800128c:	4a1b      	ldr	r2, [pc, #108]	; (80012fc <MX_I2C2_Init+0x7c>)
 800128e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001290:	4b18      	ldr	r3, [pc, #96]	; (80012f4 <MX_I2C2_Init+0x74>)
 8001292:	2200      	movs	r2, #0
 8001294:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001296:	4b17      	ldr	r3, [pc, #92]	; (80012f4 <MX_I2C2_Init+0x74>)
 8001298:	2201      	movs	r2, #1
 800129a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800129c:	4b15      	ldr	r3, [pc, #84]	; (80012f4 <MX_I2C2_Init+0x74>)
 800129e:	2200      	movs	r2, #0
 80012a0:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80012a2:	4b14      	ldr	r3, [pc, #80]	; (80012f4 <MX_I2C2_Init+0x74>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80012a8:	4b12      	ldr	r3, [pc, #72]	; (80012f4 <MX_I2C2_Init+0x74>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012ae:	4b11      	ldr	r3, [pc, #68]	; (80012f4 <MX_I2C2_Init+0x74>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012b4:	4b0f      	ldr	r3, [pc, #60]	; (80012f4 <MX_I2C2_Init+0x74>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80012ba:	480e      	ldr	r0, [pc, #56]	; (80012f4 <MX_I2C2_Init+0x74>)
 80012bc:	f00a fd20 	bl	800bd00 <HAL_I2C_Init>
 80012c0:	4603      	mov	r3, r0
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d001      	beq.n	80012ca <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80012c6:	f000 fe45 	bl	8001f54 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80012ca:	2100      	movs	r1, #0
 80012cc:	4809      	ldr	r0, [pc, #36]	; (80012f4 <MX_I2C2_Init+0x74>)
 80012ce:	f00b fc8f 	bl	800cbf0 <HAL_I2CEx_ConfigAnalogFilter>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d001      	beq.n	80012dc <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80012d8:	f000 fe3c 	bl	8001f54 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80012dc:	2100      	movs	r1, #0
 80012de:	4805      	ldr	r0, [pc, #20]	; (80012f4 <MX_I2C2_Init+0x74>)
 80012e0:	f00b fcd1 	bl	800cc86 <HAL_I2CEx_ConfigDigitalFilter>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d001      	beq.n	80012ee <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80012ea:	f000 fe33 	bl	8001f54 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80012ee:	bf00      	nop
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	20004c94 	.word	0x20004c94
 80012f8:	40005800 	.word	0x40005800
 80012fc:	10909cec 	.word	0x10909cec

08001300 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001304:	4b1b      	ldr	r3, [pc, #108]	; (8001374 <MX_SPI3_Init+0x74>)
 8001306:	4a1c      	ldr	r2, [pc, #112]	; (8001378 <MX_SPI3_Init+0x78>)
 8001308:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800130a:	4b1a      	ldr	r3, [pc, #104]	; (8001374 <MX_SPI3_Init+0x74>)
 800130c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001310:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001312:	4b18      	ldr	r3, [pc, #96]	; (8001374 <MX_SPI3_Init+0x74>)
 8001314:	2200      	movs	r2, #0
 8001316:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8001318:	4b16      	ldr	r3, [pc, #88]	; (8001374 <MX_SPI3_Init+0x74>)
 800131a:	f44f 7240 	mov.w	r2, #768	; 0x300
 800131e:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001320:	4b14      	ldr	r3, [pc, #80]	; (8001374 <MX_SPI3_Init+0x74>)
 8001322:	2200      	movs	r2, #0
 8001324:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001326:	4b13      	ldr	r3, [pc, #76]	; (8001374 <MX_SPI3_Init+0x74>)
 8001328:	2200      	movs	r2, #0
 800132a:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800132c:	4b11      	ldr	r3, [pc, #68]	; (8001374 <MX_SPI3_Init+0x74>)
 800132e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001332:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001334:	4b0f      	ldr	r3, [pc, #60]	; (8001374 <MX_SPI3_Init+0x74>)
 8001336:	2200      	movs	r2, #0
 8001338:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800133a:	4b0e      	ldr	r3, [pc, #56]	; (8001374 <MX_SPI3_Init+0x74>)
 800133c:	2200      	movs	r2, #0
 800133e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001340:	4b0c      	ldr	r3, [pc, #48]	; (8001374 <MX_SPI3_Init+0x74>)
 8001342:	2200      	movs	r2, #0
 8001344:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001346:	4b0b      	ldr	r3, [pc, #44]	; (8001374 <MX_SPI3_Init+0x74>)
 8001348:	2200      	movs	r2, #0
 800134a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 800134c:	4b09      	ldr	r3, [pc, #36]	; (8001374 <MX_SPI3_Init+0x74>)
 800134e:	2207      	movs	r2, #7
 8001350:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001352:	4b08      	ldr	r3, [pc, #32]	; (8001374 <MX_SPI3_Init+0x74>)
 8001354:	2200      	movs	r2, #0
 8001356:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001358:	4b06      	ldr	r3, [pc, #24]	; (8001374 <MX_SPI3_Init+0x74>)
 800135a:	2208      	movs	r2, #8
 800135c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800135e:	4805      	ldr	r0, [pc, #20]	; (8001374 <MX_SPI3_Init+0x74>)
 8001360:	f00d fe96 	bl	800f090 <HAL_SPI_Init>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800136a:	f000 fdf3 	bl	8001f54 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800136e:	bf00      	nop
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	20004d10 	.word	0x20004d10
 8001378:	40003c00 	.word	0x40003c00

0800137c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001380:	4b14      	ldr	r3, [pc, #80]	; (80013d4 <MX_USART1_UART_Init+0x58>)
 8001382:	4a15      	ldr	r2, [pc, #84]	; (80013d8 <MX_USART1_UART_Init+0x5c>)
 8001384:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001386:	4b13      	ldr	r3, [pc, #76]	; (80013d4 <MX_USART1_UART_Init+0x58>)
 8001388:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800138c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800138e:	4b11      	ldr	r3, [pc, #68]	; (80013d4 <MX_USART1_UART_Init+0x58>)
 8001390:	2200      	movs	r2, #0
 8001392:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001394:	4b0f      	ldr	r3, [pc, #60]	; (80013d4 <MX_USART1_UART_Init+0x58>)
 8001396:	2200      	movs	r2, #0
 8001398:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800139a:	4b0e      	ldr	r3, [pc, #56]	; (80013d4 <MX_USART1_UART_Init+0x58>)
 800139c:	2200      	movs	r2, #0
 800139e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80013a0:	4b0c      	ldr	r3, [pc, #48]	; (80013d4 <MX_USART1_UART_Init+0x58>)
 80013a2:	220c      	movs	r2, #12
 80013a4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013a6:	4b0b      	ldr	r3, [pc, #44]	; (80013d4 <MX_USART1_UART_Init+0x58>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80013ac:	4b09      	ldr	r3, [pc, #36]	; (80013d4 <MX_USART1_UART_Init+0x58>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013b2:	4b08      	ldr	r3, [pc, #32]	; (80013d4 <MX_USART1_UART_Init+0x58>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013b8:	4b06      	ldr	r3, [pc, #24]	; (80013d4 <MX_USART1_UART_Init+0x58>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80013be:	4805      	ldr	r0, [pc, #20]	; (80013d4 <MX_USART1_UART_Init+0x58>)
 80013c0:	f00e f9da 	bl	800f778 <HAL_UART_Init>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d001      	beq.n	80013ce <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80013ca:	f000 fdc3 	bl	8001f54 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80013ce:	bf00      	nop
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	20004d80 	.word	0x20004d80
 80013d8:	40013800 	.word	0x40013800

080013dc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80013e0:	4b14      	ldr	r3, [pc, #80]	; (8001434 <MX_USART3_UART_Init+0x58>)
 80013e2:	4a15      	ldr	r2, [pc, #84]	; (8001438 <MX_USART3_UART_Init+0x5c>)
 80013e4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80013e6:	4b13      	ldr	r3, [pc, #76]	; (8001434 <MX_USART3_UART_Init+0x58>)
 80013e8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80013ec:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80013ee:	4b11      	ldr	r3, [pc, #68]	; (8001434 <MX_USART3_UART_Init+0x58>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80013f4:	4b0f      	ldr	r3, [pc, #60]	; (8001434 <MX_USART3_UART_Init+0x58>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80013fa:	4b0e      	ldr	r3, [pc, #56]	; (8001434 <MX_USART3_UART_Init+0x58>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001400:	4b0c      	ldr	r3, [pc, #48]	; (8001434 <MX_USART3_UART_Init+0x58>)
 8001402:	220c      	movs	r2, #12
 8001404:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001406:	4b0b      	ldr	r3, [pc, #44]	; (8001434 <MX_USART3_UART_Init+0x58>)
 8001408:	2200      	movs	r2, #0
 800140a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800140c:	4b09      	ldr	r3, [pc, #36]	; (8001434 <MX_USART3_UART_Init+0x58>)
 800140e:	2200      	movs	r2, #0
 8001410:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001412:	4b08      	ldr	r3, [pc, #32]	; (8001434 <MX_USART3_UART_Init+0x58>)
 8001414:	2200      	movs	r2, #0
 8001416:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001418:	4b06      	ldr	r3, [pc, #24]	; (8001434 <MX_USART3_UART_Init+0x58>)
 800141a:	2200      	movs	r2, #0
 800141c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800141e:	4805      	ldr	r0, [pc, #20]	; (8001434 <MX_USART3_UART_Init+0x58>)
 8001420:	f00e f9aa 	bl	800f778 <HAL_UART_Init>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d001      	beq.n	800142e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800142a:	f000 fd93 	bl	8001f54 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800142e:	bf00      	nop
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	20004c0c 	.word	0x20004c0c
 8001438:	40004800 	.word	0x40004800

0800143c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b08a      	sub	sp, #40	; 0x28
 8001440:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001442:	f107 0314 	add.w	r3, r7, #20
 8001446:	2200      	movs	r2, #0
 8001448:	601a      	str	r2, [r3, #0]
 800144a:	605a      	str	r2, [r3, #4]
 800144c:	609a      	str	r2, [r3, #8]
 800144e:	60da      	str	r2, [r3, #12]
 8001450:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001452:	4bba      	ldr	r3, [pc, #744]	; (800173c <MX_GPIO_Init+0x300>)
 8001454:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001456:	4ab9      	ldr	r2, [pc, #740]	; (800173c <MX_GPIO_Init+0x300>)
 8001458:	f043 0310 	orr.w	r3, r3, #16
 800145c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800145e:	4bb7      	ldr	r3, [pc, #732]	; (800173c <MX_GPIO_Init+0x300>)
 8001460:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001462:	f003 0310 	and.w	r3, r3, #16
 8001466:	613b      	str	r3, [r7, #16]
 8001468:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800146a:	4bb4      	ldr	r3, [pc, #720]	; (800173c <MX_GPIO_Init+0x300>)
 800146c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800146e:	4ab3      	ldr	r2, [pc, #716]	; (800173c <MX_GPIO_Init+0x300>)
 8001470:	f043 0304 	orr.w	r3, r3, #4
 8001474:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001476:	4bb1      	ldr	r3, [pc, #708]	; (800173c <MX_GPIO_Init+0x300>)
 8001478:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800147a:	f003 0304 	and.w	r3, r3, #4
 800147e:	60fb      	str	r3, [r7, #12]
 8001480:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001482:	4bae      	ldr	r3, [pc, #696]	; (800173c <MX_GPIO_Init+0x300>)
 8001484:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001486:	4aad      	ldr	r2, [pc, #692]	; (800173c <MX_GPIO_Init+0x300>)
 8001488:	f043 0301 	orr.w	r3, r3, #1
 800148c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800148e:	4bab      	ldr	r3, [pc, #684]	; (800173c <MX_GPIO_Init+0x300>)
 8001490:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001492:	f003 0301 	and.w	r3, r3, #1
 8001496:	60bb      	str	r3, [r7, #8]
 8001498:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800149a:	4ba8      	ldr	r3, [pc, #672]	; (800173c <MX_GPIO_Init+0x300>)
 800149c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800149e:	4aa7      	ldr	r2, [pc, #668]	; (800173c <MX_GPIO_Init+0x300>)
 80014a0:	f043 0302 	orr.w	r3, r3, #2
 80014a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014a6:	4ba5      	ldr	r3, [pc, #660]	; (800173c <MX_GPIO_Init+0x300>)
 80014a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014aa:	f003 0302 	and.w	r3, r3, #2
 80014ae:	607b      	str	r3, [r7, #4]
 80014b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014b2:	4ba2      	ldr	r3, [pc, #648]	; (800173c <MX_GPIO_Init+0x300>)
 80014b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014b6:	4aa1      	ldr	r2, [pc, #644]	; (800173c <MX_GPIO_Init+0x300>)
 80014b8:	f043 0308 	orr.w	r3, r3, #8
 80014bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014be:	4b9f      	ldr	r3, [pc, #636]	; (800173c <MX_GPIO_Init+0x300>)
 80014c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014c2:	f003 0308 	and.w	r3, r3, #8
 80014c6:	603b      	str	r3, [r7, #0]
 80014c8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 80014ca:	2200      	movs	r2, #0
 80014cc:	f44f 718a 	mov.w	r1, #276	; 0x114
 80014d0:	489b      	ldr	r0, [pc, #620]	; (8001740 <MX_GPIO_Init+0x304>)
 80014d2:	f00a fbcb 	bl	800bc6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 80014d6:	2200      	movs	r2, #0
 80014d8:	f248 1104 	movw	r1, #33028	; 0x8104
 80014dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014e0:	f00a fbc4 	bl	800bc6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 80014e4:	2200      	movs	r2, #0
 80014e6:	f24f 0114 	movw	r1, #61460	; 0xf014
 80014ea:	4896      	ldr	r0, [pc, #600]	; (8001744 <MX_GPIO_Init+0x308>)
 80014ec:	f00a fbbe 	bl	800bc6c <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 80014f0:	2200      	movs	r2, #0
 80014f2:	f241 0181 	movw	r1, #4225	; 0x1081
 80014f6:	4894      	ldr	r0, [pc, #592]	; (8001748 <MX_GPIO_Init+0x30c>)
 80014f8:	f00a fbb8 	bl	800bc6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 80014fc:	2201      	movs	r2, #1
 80014fe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001502:	4891      	ldr	r0, [pc, #580]	; (8001748 <MX_GPIO_Init+0x30c>)
 8001504:	f00a fbb2 	bl	800bc6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8001508:	2200      	movs	r2, #0
 800150a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800150e:	488f      	ldr	r0, [pc, #572]	; (800174c <MX_GPIO_Init+0x310>)
 8001510:	f00a fbac 	bl	800bc6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 8001514:	2201      	movs	r2, #1
 8001516:	2120      	movs	r1, #32
 8001518:	488a      	ldr	r0, [pc, #552]	; (8001744 <MX_GPIO_Init+0x308>)
 800151a:	f00a fba7 	bl	800bc6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 800151e:	2201      	movs	r2, #1
 8001520:	2101      	movs	r1, #1
 8001522:	4887      	ldr	r0, [pc, #540]	; (8001740 <MX_GPIO_Init+0x304>)
 8001524:	f00a fba2 	bl	800bc6c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8001528:	f240 1315 	movw	r3, #277	; 0x115
 800152c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800152e:	2301      	movs	r3, #1
 8001530:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001532:	2300      	movs	r3, #0
 8001534:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001536:	2300      	movs	r3, #0
 8001538:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800153a:	f107 0314 	add.w	r3, r7, #20
 800153e:	4619      	mov	r1, r3
 8001540:	487f      	ldr	r0, [pc, #508]	; (8001740 <MX_GPIO_Init+0x304>)
 8001542:	f00a f8f5 	bl	800b730 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8001546:	236a      	movs	r3, #106	; 0x6a
 8001548:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800154a:	4b81      	ldr	r3, [pc, #516]	; (8001750 <MX_GPIO_Init+0x314>)
 800154c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154e:	2300      	movs	r3, #0
 8001550:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001552:	f107 0314 	add.w	r3, r7, #20
 8001556:	4619      	mov	r1, r3
 8001558:	4879      	ldr	r0, [pc, #484]	; (8001740 <MX_GPIO_Init+0x304>)
 800155a:	f00a f8e9 	bl	800b730 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_EXTI13_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 800155e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001562:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001564:	4b7b      	ldr	r3, [pc, #492]	; (8001754 <MX_GPIO_Init+0x318>)
 8001566:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001568:	2300      	movs	r3, #0
 800156a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 800156c:	f107 0314 	add.w	r3, r7, #20
 8001570:	4619      	mov	r1, r3
 8001572:	4876      	ldr	r0, [pc, #472]	; (800174c <MX_GPIO_Init+0x310>)
 8001574:	f00a f8dc 	bl	800b730 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8001578:	233f      	movs	r3, #63	; 0x3f
 800157a:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800157c:	230b      	movs	r3, #11
 800157e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001580:	2300      	movs	r3, #0
 8001582:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001584:	f107 0314 	add.w	r3, r7, #20
 8001588:	4619      	mov	r1, r3
 800158a:	4870      	ldr	r0, [pc, #448]	; (800174c <MX_GPIO_Init+0x310>)
 800158c:	f00a f8d0 	bl	800b730 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8001590:	2303      	movs	r3, #3
 8001592:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001594:	2302      	movs	r3, #2
 8001596:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001598:	2300      	movs	r3, #0
 800159a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800159c:	2303      	movs	r3, #3
 800159e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80015a0:	2308      	movs	r3, #8
 80015a2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015a4:	f107 0314 	add.w	r3, r7, #20
 80015a8:	4619      	mov	r1, r3
 80015aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015ae:	f00a f8bf 	bl	800b730 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 80015b2:	f248 1304 	movw	r3, #33028	; 0x8104
 80015b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015b8:	2301      	movs	r3, #1
 80015ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015bc:	2300      	movs	r3, #0
 80015be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015c0:	2300      	movs	r3, #0
 80015c2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015c4:	f107 0314 	add.w	r3, r7, #20
 80015c8:	4619      	mov	r1, r3
 80015ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015ce:	f00a f8af 	bl	800b730 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 80015d2:	2308      	movs	r3, #8
 80015d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015d6:	2302      	movs	r3, #2
 80015d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015da:	2300      	movs	r3, #0
 80015dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015de:	2300      	movs	r3, #0
 80015e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80015e2:	2301      	movs	r3, #1
 80015e4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 80015e6:	f107 0314 	add.w	r3, r7, #20
 80015ea:	4619      	mov	r1, r3
 80015ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015f0:	f00a f89e 	bl	800b730 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 80015f4:	2310      	movs	r3, #16
 80015f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80015f8:	230b      	movs	r3, #11
 80015fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015fc:	2300      	movs	r3, #0
 80015fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8001600:	f107 0314 	add.w	r3, r7, #20
 8001604:	4619      	mov	r1, r3
 8001606:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800160a:	f00a f891 	bl	800b730 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 800160e:	23e0      	movs	r3, #224	; 0xe0
 8001610:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001612:	2302      	movs	r3, #2
 8001614:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001616:	2300      	movs	r3, #0
 8001618:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800161a:	2303      	movs	r3, #3
 800161c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800161e:	2305      	movs	r3, #5
 8001620:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001622:	f107 0314 	add.w	r3, r7, #20
 8001626:	4619      	mov	r1, r3
 8001628:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800162c:	f00a f880 	bl	800b730 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8001630:	2301      	movs	r3, #1
 8001632:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001634:	4b46      	ldr	r3, [pc, #280]	; (8001750 <MX_GPIO_Init+0x314>)
 8001636:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001638:	2300      	movs	r3, #0
 800163a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 800163c:	f107 0314 	add.w	r3, r7, #20
 8001640:	4619      	mov	r1, r3
 8001642:	4840      	ldr	r0, [pc, #256]	; (8001744 <MX_GPIO_Init+0x308>)
 8001644:	f00a f874 	bl	800b730 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8001648:	2302      	movs	r3, #2
 800164a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800164c:	230b      	movs	r3, #11
 800164e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001650:	2300      	movs	r3, #0
 8001652:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8001654:	f107 0314 	add.w	r3, r7, #20
 8001658:	4619      	mov	r1, r3
 800165a:	483a      	ldr	r0, [pc, #232]	; (8001744 <MX_GPIO_Init+0x308>)
 800165c:	f00a f868 	bl	800b730 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8001660:	f24f 0334 	movw	r3, #61492	; 0xf034
 8001664:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001666:	2301      	movs	r3, #1
 8001668:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800166a:	2300      	movs	r3, #0
 800166c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800166e:	2300      	movs	r3, #0
 8001670:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001672:	f107 0314 	add.w	r3, r7, #20
 8001676:	4619      	mov	r1, r3
 8001678:	4832      	ldr	r0, [pc, #200]	; (8001744 <MX_GPIO_Init+0x308>)
 800167a:	f00a f859 	bl	800b730 <HAL_GPIO_Init>

  /*Configure GPIO pins : DFSDM1_DATIN2_Pin DFSDM1_CKOUT_Pin */
  GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 800167e:	f44f 7320 	mov.w	r3, #640	; 0x280
 8001682:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001684:	2302      	movs	r3, #2
 8001686:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001688:	2300      	movs	r3, #0
 800168a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800168c:	2300      	movs	r3, #0
 800168e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001690:	2306      	movs	r3, #6
 8001692:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001694:	f107 0314 	add.w	r3, r7, #20
 8001698:	4619      	mov	r1, r3
 800169a:	4829      	ldr	r0, [pc, #164]	; (8001740 <MX_GPIO_Init+0x304>)
 800169c:	f00a f848 	bl	800b730 <HAL_GPIO_Init>

  /*Configure GPIO pins : QUADSPI_CLK_Pin QUADSPI_NCS_Pin OQUADSPI_BK1_IO0_Pin QUADSPI_BK1_IO1_Pin
                           QUAD_SPI_BK1_IO2_Pin QUAD_SPI_BK1_IO3_Pin */
  GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 80016a0:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 80016a4:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016a6:	2302      	movs	r3, #2
 80016a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016aa:	2300      	movs	r3, #0
 80016ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016ae:	2303      	movs	r3, #3
 80016b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80016b2:	230a      	movs	r3, #10
 80016b4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80016b6:	f107 0314 	add.w	r3, r7, #20
 80016ba:	4619      	mov	r1, r3
 80016bc:	4820      	ldr	r0, [pc, #128]	; (8001740 <MX_GPIO_Init+0x304>)
 80016be:	f00a f837 	bl	800b730 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 80016c2:	f64c 4304 	movw	r3, #52228	; 0xcc04
 80016c6:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80016c8:	4b21      	ldr	r3, [pc, #132]	; (8001750 <MX_GPIO_Init+0x314>)
 80016ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016cc:	2300      	movs	r3, #0
 80016ce:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016d0:	f107 0314 	add.w	r3, r7, #20
 80016d4:	4619      	mov	r1, r3
 80016d6:	481c      	ldr	r0, [pc, #112]	; (8001748 <MX_GPIO_Init+0x30c>)
 80016d8:	f00a f82a 	bl	800b730 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 80016dc:	f243 0381 	movw	r3, #12417	; 0x3081
 80016e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016e2:	2301      	movs	r3, #1
 80016e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e6:	2300      	movs	r3, #0
 80016e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ea:	2300      	movs	r3, #0
 80016ec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016ee:	f107 0314 	add.w	r3, r7, #20
 80016f2:	4619      	mov	r1, r3
 80016f4:	4814      	ldr	r0, [pc, #80]	; (8001748 <MX_GPIO_Init+0x30c>)
 80016f6:	f00a f81b 	bl	800b730 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 80016fa:	f44f 7310 	mov.w	r3, #576	; 0x240
 80016fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001700:	2301      	movs	r3, #1
 8001702:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001704:	2300      	movs	r3, #0
 8001706:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001708:	2300      	movs	r3, #0
 800170a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800170c:	f107 0314 	add.w	r3, r7, #20
 8001710:	4619      	mov	r1, r3
 8001712:	480e      	ldr	r0, [pc, #56]	; (800174c <MX_GPIO_Init+0x310>)
 8001714:	f00a f80c 	bl	800b730 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8001718:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800171c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800171e:	4b0c      	ldr	r3, [pc, #48]	; (8001750 <MX_GPIO_Init+0x314>)
 8001720:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001722:	2300      	movs	r3, #0
 8001724:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001726:	f107 0314 	add.w	r3, r7, #20
 800172a:	4619      	mov	r1, r3
 800172c:	4807      	ldr	r0, [pc, #28]	; (800174c <MX_GPIO_Init+0x310>)
 800172e:	f009 ffff 	bl	800b730 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8001732:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001736:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001738:	2300      	movs	r3, #0
 800173a:	e00d      	b.n	8001758 <MX_GPIO_Init+0x31c>
 800173c:	40021000 	.word	0x40021000
 8001740:	48001000 	.word	0x48001000
 8001744:	48000400 	.word	0x48000400
 8001748:	48000c00 	.word	0x48000c00
 800174c:	48000800 	.word	0x48000800
 8001750:	10110000 	.word	0x10110000
 8001754:	10210000 	.word	0x10210000
 8001758:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800175a:	2300      	movs	r3, #0
 800175c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 800175e:	f107 0314 	add.w	r3, r7, #20
 8001762:	4619      	mov	r1, r3
 8001764:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001768:	f009 ffe2 	bl	800b730 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_ID_Pin USB_OTG_FS_DM_Pin USB_OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 800176c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001770:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001772:	2302      	movs	r3, #2
 8001774:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001776:	2300      	movs	r3, #0
 8001778:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800177a:	2303      	movs	r3, #3
 800177c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800177e:	230a      	movs	r3, #10
 8001780:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001782:	f107 0314 	add.w	r3, r7, #20
 8001786:	4619      	mov	r1, r3
 8001788:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800178c:	f009 ffd0 	bl	800b730 <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 8001790:	2302      	movs	r3, #2
 8001792:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001794:	2302      	movs	r3, #2
 8001796:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001798:	2300      	movs	r3, #0
 800179a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800179c:	2303      	movs	r3, #3
 800179e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80017a0:	2305      	movs	r3, #5
 80017a2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 80017a4:	f107 0314 	add.w	r3, r7, #20
 80017a8:	4619      	mov	r1, r3
 80017aa:	481c      	ldr	r0, [pc, #112]	; (800181c <MX_GPIO_Init+0x3e0>)
 80017ac:	f009 ffc0 	bl	800b730 <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 80017b0:	2378      	movs	r3, #120	; 0x78
 80017b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017b4:	2302      	movs	r3, #2
 80017b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b8:	2300      	movs	r3, #0
 80017ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017bc:	2303      	movs	r3, #3
 80017be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80017c0:	2307      	movs	r3, #7
 80017c2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017c4:	f107 0314 	add.w	r3, r7, #20
 80017c8:	4619      	mov	r1, r3
 80017ca:	4814      	ldr	r0, [pc, #80]	; (800181c <MX_GPIO_Init+0x3e0>)
 80017cc:	f009 ffb0 	bl	800b730 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 80017d0:	f44f 7340 	mov.w	r3, #768	; 0x300
 80017d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017d6:	2312      	movs	r3, #18
 80017d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017da:	2300      	movs	r3, #0
 80017dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017de:	2303      	movs	r3, #3
 80017e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80017e2:	2304      	movs	r3, #4
 80017e4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017e6:	f107 0314 	add.w	r3, r7, #20
 80017ea:	4619      	mov	r1, r3
 80017ec:	480c      	ldr	r0, [pc, #48]	; (8001820 <MX_GPIO_Init+0x3e4>)
 80017ee:	f009 ff9f 	bl	800b730 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 80017f2:	2200      	movs	r2, #0
 80017f4:	2105      	movs	r1, #5
 80017f6:	2017      	movs	r0, #23
 80017f8:	f009 ff70 	bl	800b6dc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80017fc:	2017      	movs	r0, #23
 80017fe:	f009 ff89 	bl	800b714 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001802:	2200      	movs	r2, #0
 8001804:	2105      	movs	r1, #5
 8001806:	2028      	movs	r0, #40	; 0x28
 8001808:	f009 ff68 	bl	800b6dc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800180c:	2028      	movs	r0, #40	; 0x28
 800180e:	f009 ff81 	bl	800b714 <HAL_NVIC_EnableIRQ>

}
 8001812:	bf00      	nop
 8001814:	3728      	adds	r7, #40	; 0x28
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	48000c00 	.word	0x48000c00
 8001820:	48000400 	.word	0x48000400

08001824 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001824:	b580      	push	{r7, lr}
 8001826:	b082      	sub	sp, #8
 8001828:	af00      	add	r7, sp, #0
 800182a:	4603      	mov	r3, r0
 800182c:	80fb      	strh	r3, [r7, #6]

	if (GPIO_Pin == USER_BUTTON_PIN) {
 800182e:	88fb      	ldrh	r3, [r7, #6]
 8001830:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001834:	d104      	bne.n	8001840 <HAL_GPIO_EXTI_Callback+0x1c>

		osSemaphoreRelease(userButtonInterruptSemaphoreHandle);
 8001836:	4b04      	ldr	r3, [pc, #16]	; (8001848 <HAL_GPIO_EXTI_Callback+0x24>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	4618      	mov	r0, r3
 800183c:	f00e fe08 	bl	8010450 <osSemaphoreRelease>
	}
}
 8001840:	bf00      	nop
 8001842:	3708      	adds	r7, #8
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}
 8001848:	20004c08 	.word	0x20004c08

0800184c <startGreenLightTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_startGreenLightTask */
void startGreenLightTask(void const * argument)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b086      	sub	sp, #24
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

//	UBaseType_t uxHighWaterMark;
//	uxHighWaterMark = uxTaskGetStackHighWaterMark( NULL );

	TickType_t last_tick_time = 0, end_time = 0,diff = 0;
 8001854:	2300      	movs	r3, #0
 8001856:	60fb      	str	r3, [r7, #12]
 8001858:	2300      	movs	r3, #0
 800185a:	617b      	str	r3, [r7, #20]
 800185c:	2300      	movs	r3, #0
 800185e:	613b      	str	r3, [r7, #16]
	last_tick_time = xTaskGetTickCount();
 8001860:	f010 f800 	bl	8011864 <xTaskGetTickCount>
 8001864:	4603      	mov	r3, r0
 8001866:	60fb      	str	r3, [r7, #12]

	/* Infinite loop */
	for(;;)
	{
		osMutexWait(managerMutexHandle, MUTEX_WAIT_TIMEOUT);
 8001868:	4b0c      	ldr	r3, [pc, #48]	; (800189c <startGreenLightTask+0x50>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f04f 31ff 	mov.w	r1, #4294967295
 8001870:	4618      	mov	r0, r3
 8001872:	f00e fce9 	bl	8010248 <osMutexWait>

		if (manager.status != WAITING_FOR_GREEN_LIGHT) {
 8001876:	4b0a      	ldr	r3, [pc, #40]	; (80018a0 <startGreenLightTask+0x54>)
 8001878:	7e9b      	ldrb	r3, [r3, #26]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d002      	beq.n	8001884 <startGreenLightTask+0x38>
			BSP_LED_Toggle(LED2);
 800187e:	2000      	movs	r0, #0
 8001880:	f000 ffbe 	bl	8002800 <BSP_LED_Toggle>

		//uxHighWaterMark = uxTaskGetStackHighWaterMark( NULL );

		//printf("green light task watermark %lu \r\n", uxHighWaterMark);

		osMutexRelease(managerMutexHandle);
 8001884:	4b05      	ldr	r3, [pc, #20]	; (800189c <startGreenLightTask+0x50>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	4618      	mov	r0, r3
 800188a:	f00e fd2b 	bl	80102e4 <osMutexRelease>

		osDelayUntil(&last_tick_time, OS_DELAY_STANDARD / portTICK_PERIOD_MS);
 800188e:	f107 030c 	add.w	r3, r7, #12
 8001892:	21fa      	movs	r1, #250	; 0xfa
 8001894:	4618      	mov	r0, r3
 8001896:	f00e fe11 	bl	80104bc <osDelayUntil>
		osMutexWait(managerMutexHandle, MUTEX_WAIT_TIMEOUT);
 800189a:	e7e5      	b.n	8001868 <startGreenLightTask+0x1c>
 800189c:	20004e0c 	.word	0x20004e0c
 80018a0:	20004ce0 	.word	0x20004ce0

080018a4 <startTrackDataPrintTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_startTrackDataPrintTask */
void startTrackDataPrintTask(void const * argument)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b08c      	sub	sp, #48	; 0x30
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startTrackDataPrintTask */

//	UBaseType_t uxHighWaterMark;
//	uxHighWaterMark = uxTaskGetStackHighWaterMark( NULL );

	TickType_t last_tick_time = 0, end_time = 0,diff = 0;
 80018ac:	2300      	movs	r3, #0
 80018ae:	60fb      	str	r3, [r7, #12]
 80018b0:	2300      	movs	r3, #0
 80018b2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80018b4:	2300      	movs	r3, #0
 80018b6:	62bb      	str	r3, [r7, #40]	; 0x28
	last_tick_time = xTaskGetTickCount();
 80018b8:	f00f ffd4 	bl	8011864 <xTaskGetTickCount>
 80018bc:	4603      	mov	r3, r0
 80018be:	60fb      	str	r3, [r7, #12]

	/* Infinite loop */
	for(;;)
	{
		osMutexWait(managerMutexHandle, MUTEX_WAIT_TIMEOUT);
 80018c0:	4b37      	ldr	r3, [pc, #220]	; (80019a0 <startTrackDataPrintTask+0xfc>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f04f 31ff 	mov.w	r1, #4294967295
 80018c8:	4618      	mov	r0, r3
 80018ca:	f00e fcbd 	bl	8010248 <osMutexWait>

		if (manager.status == WAITING_FOR_GREEN_LIGHT
 80018ce:	4b35      	ldr	r3, [pc, #212]	; (80019a4 <startTrackDataPrintTask+0x100>)
 80018d0:	7e9b      	ldrb	r3, [r3, #26]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d157      	bne.n	8001986 <startTrackDataPrintTask+0xe2>
				&& manager.temperature_value > 0
 80018d6:	4b33      	ldr	r3, [pc, #204]	; (80019a4 <startTrackDataPrintTask+0x100>)
 80018d8:	edd3 7a00 	vldr	s15, [r3]
 80018dc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80018e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018e4:	dd4f      	ble.n	8001986 <startTrackDataPrintTask+0xe2>
				&& manager.waiting_for_race_director_executions % 40 == 0) {
 80018e6:	4b2f      	ldr	r3, [pc, #188]	; (80019a4 <startTrackDataPrintTask+0x100>)
 80018e8:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 80018ec:	4b2e      	ldr	r3, [pc, #184]	; (80019a8 <startTrackDataPrintTask+0x104>)
 80018ee:	fba3 1302 	umull	r1, r3, r3, r2
 80018f2:	0959      	lsrs	r1, r3, #5
 80018f4:	460b      	mov	r3, r1
 80018f6:	009b      	lsls	r3, r3, #2
 80018f8:	440b      	add	r3, r1
 80018fa:	00db      	lsls	r3, r3, #3
 80018fc:	1ad3      	subs	r3, r2, r3
 80018fe:	b2db      	uxtb	r3, r3
 8001900:	2b00      	cmp	r3, #0
 8001902:	d140      	bne.n	8001986 <startTrackDataPrintTask+0xe2>

			//Pressure

			int normalized = manager.pressure_value;
 8001904:	4b27      	ldr	r3, [pc, #156]	; (80019a4 <startTrackDataPrintTask+0x100>)
 8001906:	689b      	ldr	r3, [r3, #8]
 8001908:	627b      	str	r3, [r7, #36]	; 0x24

			printf("Track pressure update: %d mBar \r\n", normalized);
 800190a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800190c:	4827      	ldr	r0, [pc, #156]	; (80019ac <startTrackDataPrintTask+0x108>)
 800190e:	f011 ff13 	bl	8013738 <iprintf>

			//Temperature

			float temp_value = manager.temperature_value;
 8001912:	4b24      	ldr	r3, [pc, #144]	; (80019a4 <startTrackDataPrintTask+0x100>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	623b      	str	r3, [r7, #32]
			int tmpInt1 = temp_value;
 8001918:	edd7 7a08 	vldr	s15, [r7, #32]
 800191c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001920:	ee17 3a90 	vmov	r3, s15
 8001924:	61fb      	str	r3, [r7, #28]
			float tmpFraction = temp_value - tmpInt1;
 8001926:	69fb      	ldr	r3, [r7, #28]
 8001928:	ee07 3a90 	vmov	s15, r3
 800192c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001930:	ed97 7a08 	vldr	s14, [r7, #32]
 8001934:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001938:	edc7 7a06 	vstr	s15, [r7, #24]
			int tmpInt2 = trunc(tmpFraction * 100);
 800193c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001940:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 80019b0 <startTrackDataPrintTask+0x10c>
 8001944:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001948:	ee17 0a90 	vmov	r0, s15
 800194c:	f7fe fdfc 	bl	8000548 <__aeabi_f2d>
 8001950:	4602      	mov	r2, r0
 8001952:	460b      	mov	r3, r1
 8001954:	ec43 2b10 	vmov	d0, r2, r3
 8001958:	f013 ff34 	bl	80157c4 <trunc>
 800195c:	ec53 2b10 	vmov	r2, r3, d0
 8001960:	4610      	mov	r0, r2
 8001962:	4619      	mov	r1, r3
 8001964:	f7ff f8f8 	bl	8000b58 <__aeabi_d2iz>
 8001968:	4603      	mov	r3, r0
 800196a:	617b      	str	r3, [r7, #20]

			printf("Track temperature update: %d.%02d C\r\n", tmpInt1, tmpInt2);
 800196c:	697a      	ldr	r2, [r7, #20]
 800196e:	69f9      	ldr	r1, [r7, #28]
 8001970:	4810      	ldr	r0, [pc, #64]	; (80019b4 <startTrackDataPrintTask+0x110>)
 8001972:	f011 fee1 	bl	8013738 <iprintf>

			//Humidity

			uint8_t hmd = manager.humidity_value;
 8001976:	4b0b      	ldr	r3, [pc, #44]	; (80019a4 <startTrackDataPrintTask+0x100>)
 8001978:	791b      	ldrb	r3, [r3, #4]
 800197a:	74fb      	strb	r3, [r7, #19]

			printf("Track humidity update: %d %%\r\n\n", hmd);
 800197c:	7cfb      	ldrb	r3, [r7, #19]
 800197e:	4619      	mov	r1, r3
 8001980:	480d      	ldr	r0, [pc, #52]	; (80019b8 <startTrackDataPrintTask+0x114>)
 8001982:	f011 fed9 	bl	8013738 <iprintf>

//		uxHighWaterMark = uxTaskGetStackHighWaterMark( NULL );
//
//		printf("track data task watermark %lu \r\n", uxHighWaterMark);

		osMutexRelease(managerMutexHandle);
 8001986:	4b06      	ldr	r3, [pc, #24]	; (80019a0 <startTrackDataPrintTask+0xfc>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4618      	mov	r0, r3
 800198c:	f00e fcaa 	bl	80102e4 <osMutexRelease>

		osDelayUntil(&last_tick_time, OS_DELAY_STANDARD / portTICK_PERIOD_MS);
 8001990:	f107 030c 	add.w	r3, r7, #12
 8001994:	21fa      	movs	r1, #250	; 0xfa
 8001996:	4618      	mov	r0, r3
 8001998:	f00e fd90 	bl	80104bc <osDelayUntil>
		osMutexWait(managerMutexHandle, MUTEX_WAIT_TIMEOUT);
 800199c:	e790      	b.n	80018c0 <startTrackDataPrintTask+0x1c>
 800199e:	bf00      	nop
 80019a0:	20004e0c 	.word	0x20004e0c
 80019a4:	20004ce0 	.word	0x20004ce0
 80019a8:	cccccccd 	.word	0xcccccccd
 80019ac:	08015a1c 	.word	0x08015a1c
 80019b0:	42c80000 	.word	0x42c80000
 80019b4:	08015a40 	.word	0x08015a40
 80019b8:	08015a68 	.word	0x08015a68

080019bc <startUserButtonTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_startUserButtonTask */
void startUserButtonTask(void const * argument)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b086      	sub	sp, #24
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startUserButtonTask */

//	UBaseType_t uxHighWaterMark;
//	uxHighWaterMark = uxTaskGetStackHighWaterMark( NULL );

	TickType_t last_tick_time = 0, end_time = 0,diff = 0;
 80019c4:	2300      	movs	r3, #0
 80019c6:	60fb      	str	r3, [r7, #12]
 80019c8:	2300      	movs	r3, #0
 80019ca:	617b      	str	r3, [r7, #20]
 80019cc:	2300      	movs	r3, #0
 80019ce:	613b      	str	r3, [r7, #16]
	last_tick_time = xTaskGetTickCount();
 80019d0:	f00f ff48 	bl	8011864 <xTaskGetTickCount>
 80019d4:	4603      	mov	r3, r0
 80019d6:	60fb      	str	r3, [r7, #12]

	/* Infinite loop */
	for(;;)
	{
		osMutexWait(managerMutexHandle, MUTEX_WAIT_TIMEOUT);
 80019d8:	4b1c      	ldr	r3, [pc, #112]	; (8001a4c <startUserButtonTask+0x90>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f04f 31ff 	mov.w	r1, #4294967295
 80019e0:	4618      	mov	r0, r3
 80019e2:	f00e fc31 	bl	8010248 <osMutexWait>

		if (manager.status == WAITING_FOR_GREEN_LIGHT && manager.waiting_for_race_director_executions % 20 == 0) {
 80019e6:	4b1a      	ldr	r3, [pc, #104]	; (8001a50 <startUserButtonTask+0x94>)
 80019e8:	7e9b      	ldrb	r3, [r3, #26]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d11a      	bne.n	8001a24 <startUserButtonTask+0x68>
 80019ee:	4b18      	ldr	r3, [pc, #96]	; (8001a50 <startUserButtonTask+0x94>)
 80019f0:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 80019f4:	4b17      	ldr	r3, [pc, #92]	; (8001a54 <startUserButtonTask+0x98>)
 80019f6:	fba3 1302 	umull	r1, r3, r3, r2
 80019fa:	0919      	lsrs	r1, r3, #4
 80019fc:	460b      	mov	r3, r1
 80019fe:	009b      	lsls	r3, r3, #2
 8001a00:	440b      	add	r3, r1
 8001a02:	009b      	lsls	r3, r3, #2
 8001a04:	1ad3      	subs	r3, r2, r3
 8001a06:	b2db      	uxtb	r3, r3
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d10b      	bne.n	8001a24 <startUserButtonTask+0x68>

			//Callback is handled in the HAL_GPIO_EXTI_Callback method

			printf("Press the USER button to start the Grand Prix...\r\n\n");
 8001a0c:	4812      	ldr	r0, [pc, #72]	; (8001a58 <startUserButtonTask+0x9c>)
 8001a0e:	f011 ff19 	bl	8013844 <puts>

			if (manager.waiting_for_race_director_executions == 200) {
 8001a12:	4b0f      	ldr	r3, [pc, #60]	; (8001a50 <startUserButtonTask+0x94>)
 8001a14:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001a18:	2bc8      	cmp	r3, #200	; 0xc8
 8001a1a:	d103      	bne.n	8001a24 <startUserButtonTask+0x68>

				manager.waiting_for_race_director_executions = 0;
 8001a1c:	4b0c      	ldr	r3, [pc, #48]	; (8001a50 <startUserButtonTask+0x94>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
			}
		}

		manager.waiting_for_race_director_executions++;
 8001a24:	4b0a      	ldr	r3, [pc, #40]	; (8001a50 <startUserButtonTask+0x94>)
 8001a26:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001a2a:	3301      	adds	r3, #1
 8001a2c:	b2da      	uxtb	r2, r3
 8001a2e:	4b08      	ldr	r3, [pc, #32]	; (8001a50 <startUserButtonTask+0x94>)
 8001a30:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

		//uxHighWaterMark = uxTaskGetStackHighWaterMark( NULL );

		//printf("user button task watermark %lu \r\n", uxHighWaterMark);

		osMutexRelease(managerMutexHandle);
 8001a34:	4b05      	ldr	r3, [pc, #20]	; (8001a4c <startUserButtonTask+0x90>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f00e fc53 	bl	80102e4 <osMutexRelease>

		osDelayUntil(&last_tick_time, OS_DELAY_STANDARD / portTICK_PERIOD_MS);
 8001a3e:	f107 030c 	add.w	r3, r7, #12
 8001a42:	21fa      	movs	r1, #250	; 0xfa
 8001a44:	4618      	mov	r0, r3
 8001a46:	f00e fd39 	bl	80104bc <osDelayUntil>
		osMutexWait(managerMutexHandle, MUTEX_WAIT_TIMEOUT);
 8001a4a:	e7c5      	b.n	80019d8 <startUserButtonTask+0x1c>
 8001a4c:	20004e0c 	.word	0x20004e0c
 8001a50:	20004ce0 	.word	0x20004ce0
 8001a54:	cccccccd 	.word	0xcccccccd
 8001a58:	08015a88 	.word	0x08015a88

08001a5c <startProximitySensorTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_startProximitySensorTask */
void startProximitySensorTask(void const * argument)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b086      	sub	sp, #24
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startProximitySensorTask */

//	UBaseType_t uxHighWaterMark;
//	uxHighWaterMark = uxTaskGetStackHighWaterMark( NULL );

	TickType_t last_tick_time = 0, end_time = 0,diff = 0;
 8001a64:	2300      	movs	r3, #0
 8001a66:	60bb      	str	r3, [r7, #8]
 8001a68:	2300      	movs	r3, #0
 8001a6a:	617b      	str	r3, [r7, #20]
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	613b      	str	r3, [r7, #16]
	last_tick_time = xTaskGetTickCount();
 8001a70:	f00f fef8 	bl	8011864 <xTaskGetTickCount>
 8001a74:	4603      	mov	r3, r0
 8001a76:	60bb      	str	r3, [r7, #8]

	/* Infinite loop */
	for(;;)
	{
		osMutexWait(managerMutexHandle, MUTEX_WAIT_TIMEOUT);
 8001a78:	4b10      	ldr	r3, [pc, #64]	; (8001abc <startProximitySensorTask+0x60>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f04f 31ff 	mov.w	r1, #4294967295
 8001a80:	4618      	mov	r0, r3
 8001a82:	f00e fbe1 	bl	8010248 <osMutexWait>

		if (manager.status != WAITING_FOR_GREEN_LIGHT) {
 8001a86:	4b0e      	ldr	r3, [pc, #56]	; (8001ac0 <startProximitySensorTask+0x64>)
 8001a88:	7e9b      	ldrb	r3, [r3, #26]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d009      	beq.n	8001aa2 <startProximitySensorTask+0x46>

			uint8_t proximity_value = 0;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	73fb      	strb	r3, [r7, #15]

			proximity_value = VL53L0X_PROXIMITY_GetDistance();
 8001a92:	f009 fc0f 	bl	800b2b4 <VL53L0X_PROXIMITY_GetDistance>
 8001a96:	4603      	mov	r3, r0
 8001a98:	73fb      	strb	r3, [r7, #15]

			manager.proximity = proximity_value;
 8001a9a:	7bfb      	ldrb	r3, [r7, #15]
 8001a9c:	b29a      	uxth	r2, r3
 8001a9e:	4b08      	ldr	r3, [pc, #32]	; (8001ac0 <startProximitySensorTask+0x64>)
 8001aa0:	831a      	strh	r2, [r3, #24]

		//uxHighWaterMark = uxTaskGetStackHighWaterMark( NULL );

		//printf("proximity sensor task watermark %lu \r\n", uxHighWaterMark);

		osMutexRelease(managerMutexHandle);
 8001aa2:	4b06      	ldr	r3, [pc, #24]	; (8001abc <startProximitySensorTask+0x60>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f00e fc1c 	bl	80102e4 <osMutexRelease>

		osDelayUntil(&last_tick_time, OS_DELAY_STANDARD / portTICK_PERIOD_MS);
 8001aac:	f107 0308 	add.w	r3, r7, #8
 8001ab0:	21fa      	movs	r1, #250	; 0xfa
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f00e fd02 	bl	80104bc <osDelayUntil>
		osMutexWait(managerMutexHandle, MUTEX_WAIT_TIMEOUT);
 8001ab8:	e7de      	b.n	8001a78 <startProximitySensorTask+0x1c>
 8001aba:	bf00      	nop
 8001abc:	20004e0c 	.word	0x20004e0c
 8001ac0:	20004ce0 	.word	0x20004ce0

08001ac4 <startRaceDataPrintTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_startRaceDataPrintTask */
void startRaceDataPrintTask(void const * argument)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b086      	sub	sp, #24
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startRaceDataPrintTask */

//	UBaseType_t uxHighWaterMark;
//	uxHighWaterMark = uxTaskGetStackHighWaterMark( NULL );

	TickType_t last_tick_time = 0, end_time = 0,diff = 0;
 8001acc:	2300      	movs	r3, #0
 8001ace:	60bb      	str	r3, [r7, #8]
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	613b      	str	r3, [r7, #16]
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	60fb      	str	r3, [r7, #12]
	last_tick_time = xTaskGetTickCount();
 8001ad8:	f00f fec4 	bl	8011864 <xTaskGetTickCount>
 8001adc:	4603      	mov	r3, r0
 8001ade:	60bb      	str	r3, [r7, #8]

	/* Infinite loop */
	for(;;)
	{
		osMutexWait(managerMutexHandle, MUTEX_WAIT_TIMEOUT);
 8001ae0:	4b75      	ldr	r3, [pc, #468]	; (8001cb8 <startRaceDataPrintTask+0x1f4>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f04f 31ff 	mov.w	r1, #4294967295
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f00e fbad 	bl	8010248 <osMutexWait>

		if (manager.status == RACING) {
 8001aee:	4b73      	ldr	r3, [pc, #460]	; (8001cbc <startRaceDataPrintTask+0x1f8>)
 8001af0:	7e9b      	ldrb	r3, [r3, #26]
 8001af2:	2b01      	cmp	r3, #1
 8001af4:	f040 80a4 	bne.w	8001c40 <startRaceDataPrintTask+0x17c>

			printf("\033[2J"); //Clears the terminal
 8001af8:	4871      	ldr	r0, [pc, #452]	; (8001cc0 <startRaceDataPrintTask+0x1fc>)
 8001afa:	f011 fe1d 	bl	8013738 <iprintf>

			if (manager.race_executions % 10 == 0 || manager.last_opponent_value != -1) {
 8001afe:	4b6f      	ldr	r3, [pc, #444]	; (8001cbc <startRaceDataPrintTask+0x1f8>)
 8001b00:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 8001b04:	4b6f      	ldr	r3, [pc, #444]	; (8001cc4 <startRaceDataPrintTask+0x200>)
 8001b06:	fba3 1302 	umull	r1, r3, r3, r2
 8001b0a:	08d9      	lsrs	r1, r3, #3
 8001b0c:	460b      	mov	r3, r1
 8001b0e:	009b      	lsls	r3, r3, #2
 8001b10:	440b      	add	r3, r1
 8001b12:	005b      	lsls	r3, r3, #1
 8001b14:	1ad3      	subs	r3, r2, r3
 8001b16:	b2db      	uxtb	r3, r3
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d004      	beq.n	8001b26 <startRaceDataPrintTask+0x62>
 8001b1c:	4b67      	ldr	r3, [pc, #412]	; (8001cbc <startRaceDataPrintTask+0x1f8>)
 8001b1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b24:	d058      	beq.n	8001bd8 <startRaceDataPrintTask+0x114>

				if (manager.opponent_executions < 7) {
 8001b26:	4b65      	ldr	r3, [pc, #404]	; (8001cbc <startRaceDataPrintTask+0x1f8>)
 8001b28:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8001b2c:	2b06      	cmp	r3, #6
 8001b2e:	d83b      	bhi.n	8001ba8 <startRaceDataPrintTask+0xe4>

					manager.last_opponent_value = manager.last_opponent_value != -1 ? manager.last_opponent_value : rand() % 16;
 8001b30:	4b62      	ldr	r3, [pc, #392]	; (8001cbc <startRaceDataPrintTask+0x1f8>)
 8001b32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b38:	d002      	beq.n	8001b40 <startRaceDataPrintTask+0x7c>
 8001b3a:	4b60      	ldr	r3, [pc, #384]	; (8001cbc <startRaceDataPrintTask+0x1f8>)
 8001b3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b3e:	e009      	b.n	8001b54 <startRaceDataPrintTask+0x90>
 8001b40:	f011 fe88 	bl	8013854 <rand>
 8001b44:	4603      	mov	r3, r0
 8001b46:	425a      	negs	r2, r3
 8001b48:	f003 030f 	and.w	r3, r3, #15
 8001b4c:	f002 020f 	and.w	r2, r2, #15
 8001b50:	bf58      	it	pl
 8001b52:	4253      	negpl	r3, r2
 8001b54:	4a59      	ldr	r2, [pc, #356]	; (8001cbc <startRaceDataPrintTask+0x1f8>)
 8001b56:	6293      	str	r3, [r2, #40]	; 0x28

					manager.opponent_executions++;
 8001b58:	4b58      	ldr	r3, [pc, #352]	; (8001cbc <startRaceDataPrintTask+0x1f8>)
 8001b5a:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8001b5e:	3301      	adds	r3, #1
 8001b60:	b2da      	uxtb	r2, r3
 8001b62:	4b56      	ldr	r3, [pc, #344]	; (8001cbc <startRaceDataPrintTask+0x1f8>)
 8001b64:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

					for (uint8_t i = 0; i < 7; i++) {
 8001b68:	2300      	movs	r3, #0
 8001b6a:	75fb      	strb	r3, [r7, #23]
 8001b6c:	e018      	b.n	8001ba0 <startRaceDataPrintTask+0xdc>

						if (i == manager.opponent_executions) {
 8001b6e:	4b53      	ldr	r3, [pc, #332]	; (8001cbc <startRaceDataPrintTask+0x1f8>)
 8001b70:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8001b74:	7dfa      	ldrb	r2, [r7, #23]
 8001b76:	429a      	cmp	r2, r3
 8001b78:	d109      	bne.n	8001b8e <startRaceDataPrintTask+0xca>

							printf(computeTrackOpponent(manager.last_opponent_value));
 8001b7a:	4b50      	ldr	r3, [pc, #320]	; (8001cbc <startRaceDataPrintTask+0x1f8>)
 8001b7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f000 fdc4 	bl	800270c <computeTrackOpponent>
 8001b84:	4603      	mov	r3, r0
 8001b86:	4618      	mov	r0, r3
 8001b88:	f011 fdd6 	bl	8013738 <iprintf>
 8001b8c:	e005      	b.n	8001b9a <startRaceDataPrintTask+0xd6>

						} else {

							printf(getClearTrackString());
 8001b8e:	f000 fded 	bl	800276c <getClearTrackString>
 8001b92:	4603      	mov	r3, r0
 8001b94:	4618      	mov	r0, r3
 8001b96:	f011 fdcf 	bl	8013738 <iprintf>
					for (uint8_t i = 0; i < 7; i++) {
 8001b9a:	7dfb      	ldrb	r3, [r7, #23]
 8001b9c:	3301      	adds	r3, #1
 8001b9e:	75fb      	strb	r3, [r7, #23]
 8001ba0:	7dfb      	ldrb	r3, [r7, #23]
 8001ba2:	2b06      	cmp	r3, #6
 8001ba4:	d9e3      	bls.n	8001b6e <startRaceDataPrintTask+0xaa>
				if (manager.opponent_executions < 7) {
 8001ba6:	e02a      	b.n	8001bfe <startRaceDataPrintTask+0x13a>
						}
					}

				} else {

					manager.last_opponent_value = -1;
 8001ba8:	4b44      	ldr	r3, [pc, #272]	; (8001cbc <startRaceDataPrintTask+0x1f8>)
 8001baa:	f04f 32ff 	mov.w	r2, #4294967295
 8001bae:	629a      	str	r2, [r3, #40]	; 0x28
					manager.opponent_executions = 0;
 8001bb0:	4b42      	ldr	r3, [pc, #264]	; (8001cbc <startRaceDataPrintTask+0x1f8>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

					for (uint8_t i = 0; i < 7; i++) {
 8001bb8:	2300      	movs	r3, #0
 8001bba:	75bb      	strb	r3, [r7, #22]
 8001bbc:	e008      	b.n	8001bd0 <startRaceDataPrintTask+0x10c>

						printf(getClearTrackString());
 8001bbe:	f000 fdd5 	bl	800276c <getClearTrackString>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f011 fdb7 	bl	8013738 <iprintf>
					for (uint8_t i = 0; i < 7; i++) {
 8001bca:	7dbb      	ldrb	r3, [r7, #22]
 8001bcc:	3301      	adds	r3, #1
 8001bce:	75bb      	strb	r3, [r7, #22]
 8001bd0:	7dbb      	ldrb	r3, [r7, #22]
 8001bd2:	2b06      	cmp	r3, #6
 8001bd4:	d9f3      	bls.n	8001bbe <startRaceDataPrintTask+0xfa>
				if (manager.opponent_executions < 7) {
 8001bd6:	e012      	b.n	8001bfe <startRaceDataPrintTask+0x13a>
					}
				}

			} else {

				for (uint8_t i = 0; i < 7; i++) {
 8001bd8:	2300      	movs	r3, #0
 8001bda:	757b      	strb	r3, [r7, #21]
 8001bdc:	e008      	b.n	8001bf0 <startRaceDataPrintTask+0x12c>

					printf(getClearTrackString());
 8001bde:	f000 fdc5 	bl	800276c <getClearTrackString>
 8001be2:	4603      	mov	r3, r0
 8001be4:	4618      	mov	r0, r3
 8001be6:	f011 fda7 	bl	8013738 <iprintf>
				for (uint8_t i = 0; i < 7; i++) {
 8001bea:	7d7b      	ldrb	r3, [r7, #21]
 8001bec:	3301      	adds	r3, #1
 8001bee:	757b      	strb	r3, [r7, #21]
 8001bf0:	7d7b      	ldrb	r3, [r7, #21]
 8001bf2:	2b06      	cmp	r3, #6
 8001bf4:	d9f3      	bls.n	8001bde <startRaceDataPrintTask+0x11a>
				}

				manager.last_opponent_value = -1;
 8001bf6:	4b31      	ldr	r3, [pc, #196]	; (8001cbc <startRaceDataPrintTask+0x1f8>)
 8001bf8:	f04f 32ff 	mov.w	r2, #4294967295
 8001bfc:	629a      	str	r2, [r3, #40]	; 0x28
			}

			printf(computeCurrentCarPosition(manager.accelerometer_value.x));
 8001bfe:	4b2f      	ldr	r3, [pc, #188]	; (8001cbc <startRaceDataPrintTask+0x1f8>)
 8001c00:	68db      	ldr	r3, [r3, #12]
 8001c02:	4618      	mov	r0, r3
 8001c04:	f000 fcba 	bl	800257c <computeCurrentCarPosition>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f011 fd94 	bl	8013738 <iprintf>

			manager.race_executions++;
 8001c10:	4b2a      	ldr	r3, [pc, #168]	; (8001cbc <startRaceDataPrintTask+0x1f8>)
 8001c12:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8001c16:	3301      	adds	r3, #1
 8001c18:	b2da      	uxtb	r2, r3
 8001c1a:	4b28      	ldr	r3, [pc, #160]	; (8001cbc <startRaceDataPrintTask+0x1f8>)
 8001c1c:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

			if (manager.race_executions == 150) {
 8001c20:	4b26      	ldr	r3, [pc, #152]	; (8001cbc <startRaceDataPrintTask+0x1f8>)
 8001c22:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8001c26:	2b96      	cmp	r3, #150	; 0x96
 8001c28:	d13a      	bne.n	8001ca0 <startRaceDataPrintTask+0x1dc>

				printf("Chequered flag, good job!\r\n\n");
 8001c2a:	4827      	ldr	r0, [pc, #156]	; (8001cc8 <startRaceDataPrintTask+0x204>)
 8001c2c:	f011 fe0a 	bl	8013844 <puts>

				manager.race_executions = 0;
 8001c30:	4b22      	ldr	r3, [pc, #136]	; (8001cbc <startRaceDataPrintTask+0x1f8>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

				manager.status = WAITING_FOR_GREEN_LIGHT;
 8001c38:	4b20      	ldr	r3, [pc, #128]	; (8001cbc <startRaceDataPrintTask+0x1f8>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	769a      	strb	r2, [r3, #26]
 8001c3e:	e02f      	b.n	8001ca0 <startRaceDataPrintTask+0x1dc>
			}

		} else if (manager.status == PIT_STOP) {
 8001c40:	4b1e      	ldr	r3, [pc, #120]	; (8001cbc <startRaceDataPrintTask+0x1f8>)
 8001c42:	7e9b      	ldrb	r3, [r3, #26]
 8001c44:	2b02      	cmp	r3, #2
 8001c46:	d12b      	bne.n	8001ca0 <startRaceDataPrintTask+0x1dc>

			if (manager.proximity > 100 && manager.proximity < 200) {
 8001c48:	4b1c      	ldr	r3, [pc, #112]	; (8001cbc <startRaceDataPrintTask+0x1f8>)
 8001c4a:	8b1b      	ldrh	r3, [r3, #24]
 8001c4c:	2b64      	cmp	r3, #100	; 0x64
 8001c4e:	d915      	bls.n	8001c7c <startRaceDataPrintTask+0x1b8>
 8001c50:	4b1a      	ldr	r3, [pc, #104]	; (8001cbc <startRaceDataPrintTask+0x1f8>)
 8001c52:	8b1b      	ldrh	r3, [r3, #24]
 8001c54:	2bc7      	cmp	r3, #199	; 0xc7
 8001c56:	d811      	bhi.n	8001c7c <startRaceDataPrintTask+0x1b8>

				printf("Hold steady...!\r\n\n");
 8001c58:	481c      	ldr	r0, [pc, #112]	; (8001ccc <startRaceDataPrintTask+0x208>)
 8001c5a:	f011 fdf3 	bl	8013844 <puts>

				printf(performPitStop());
 8001c5e:	f000 fd4b 	bl	80026f8 <performPitStop>
 8001c62:	4603      	mov	r3, r0
 8001c64:	4618      	mov	r0, r3
 8001c66:	f011 fd67 	bl	8013738 <iprintf>

				manager.pit_stop_executions++;
 8001c6a:	4b14      	ldr	r3, [pc, #80]	; (8001cbc <startRaceDataPrintTask+0x1f8>)
 8001c6c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001c70:	3301      	adds	r3, #1
 8001c72:	b2da      	uxtb	r2, r3
 8001c74:	4b11      	ldr	r3, [pc, #68]	; (8001cbc <startRaceDataPrintTask+0x1f8>)
 8001c76:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8001c7a:	e002      	b.n	8001c82 <startRaceDataPrintTask+0x1be>

			} else {

				printf("Keep your hands on the wheel!\r\n\n");
 8001c7c:	4814      	ldr	r0, [pc, #80]	; (8001cd0 <startRaceDataPrintTask+0x20c>)
 8001c7e:	f011 fde1 	bl	8013844 <puts>
			}

			if (manager.pit_stop_executions == 20) {
 8001c82:	4b0e      	ldr	r3, [pc, #56]	; (8001cbc <startRaceDataPrintTask+0x1f8>)
 8001c84:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001c88:	2b14      	cmp	r3, #20
 8001c8a:	d109      	bne.n	8001ca0 <startRaceDataPrintTask+0x1dc>

				manager.pit_stop_executions = 0 ;
 8001c8c:	4b0b      	ldr	r3, [pc, #44]	; (8001cbc <startRaceDataPrintTask+0x1f8>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

				manager.status = RACING;
 8001c94:	4b09      	ldr	r3, [pc, #36]	; (8001cbc <startRaceDataPrintTask+0x1f8>)
 8001c96:	2201      	movs	r2, #1
 8001c98:	769a      	strb	r2, [r3, #26]

				printf("GO GO GO!\r\n\n");
 8001c9a:	480e      	ldr	r0, [pc, #56]	; (8001cd4 <startRaceDataPrintTask+0x210>)
 8001c9c:	f011 fdd2 	bl	8013844 <puts>

		//uxHighWaterMark = uxTaskGetStackHighWaterMark( NULL );

		//printf("race data task watermark %lu \r\n", uxHighWaterMark);

		osMutexRelease(managerMutexHandle);
 8001ca0:	4b05      	ldr	r3, [pc, #20]	; (8001cb8 <startRaceDataPrintTask+0x1f4>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f00e fb1d 	bl	80102e4 <osMutexRelease>

		osDelayUntil(&last_tick_time, OS_DELAY_STANDARD / portTICK_PERIOD_MS);
 8001caa:	f107 0308 	add.w	r3, r7, #8
 8001cae:	21fa      	movs	r1, #250	; 0xfa
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f00e fc03 	bl	80104bc <osDelayUntil>
		osMutexWait(managerMutexHandle, MUTEX_WAIT_TIMEOUT);
 8001cb6:	e713      	b.n	8001ae0 <startRaceDataPrintTask+0x1c>
 8001cb8:	20004e0c 	.word	0x20004e0c
 8001cbc:	20004ce0 	.word	0x20004ce0
 8001cc0:	08015abc 	.word	0x08015abc
 8001cc4:	cccccccd 	.word	0xcccccccd
 8001cc8:	08015ac4 	.word	0x08015ac4
 8001ccc:	08015ae0 	.word	0x08015ae0
 8001cd0:	08015af4 	.word	0x08015af4
 8001cd4:	08015b14 	.word	0x08015b14

08001cd8 <startAccelerometerTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_startAccelerometerTask */
void startAccelerometerTask(void const * argument)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b08c      	sub	sp, #48	; 0x30
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startAccelerometerTask */

//	UBaseType_t uxHighWaterMark;
//	uxHighWaterMark = uxTaskGetStackHighWaterMark( NULL );

	TickType_t last_tick_time = 0, end_time = 0,diff = 0;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	61bb      	str	r3, [r7, #24]
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001ce8:	2300      	movs	r3, #0
 8001cea:	62bb      	str	r3, [r7, #40]	; 0x28
	last_tick_time = xTaskGetTickCount();
 8001cec:	f00f fdba 	bl	8011864 <xTaskGetTickCount>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	61bb      	str	r3, [r7, #24]

	/* Infinite loop */
	for(;;)
	{
		TickType_t initial_time = 0, end_time = 0,diff = 0;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	627b      	str	r3, [r7, #36]	; 0x24
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	623b      	str	r3, [r7, #32]
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	61fb      	str	r3, [r7, #28]
		initial_time = xTaskGetTickCount();
 8001d00:	f00f fdb0 	bl	8011864 <xTaskGetTickCount>
 8001d04:	6278      	str	r0, [r7, #36]	; 0x24

		osMutexWait(managerMutexHandle, MUTEX_WAIT_TIMEOUT);
 8001d06:	4b15      	ldr	r3, [pc, #84]	; (8001d5c <startAccelerometerTask+0x84>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f04f 31ff 	mov.w	r1, #4294967295
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f00e fa9a 	bl	8010248 <osMutexWait>

		if (manager.status == RACING) {
 8001d14:	4b12      	ldr	r3, [pc, #72]	; (8001d60 <startAccelerometerTask+0x88>)
 8001d16:	7e9b      	ldrb	r3, [r3, #26]
 8001d18:	2b01      	cmp	r3, #1
 8001d1a:	d113      	bne.n	8001d44 <startAccelerometerTask+0x6c>

			BSP_MOTION_SENSOR_Axes_t  acc_value = {0, 0, 0};
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	60fb      	str	r3, [r7, #12]
 8001d20:	2300      	movs	r3, #0
 8001d22:	613b      	str	r3, [r7, #16]
 8001d24:	2300      	movs	r3, #0
 8001d26:	617b      	str	r3, [r7, #20]

			BSP_MOTION_SENSOR_GetAxes(INSTANCE_GYROSCOPE_ACCELEROMETER, MOTION_ACCELERO, &acc_value);
 8001d28:	f107 030c 	add.w	r3, r7, #12
 8001d2c:	461a      	mov	r2, r3
 8001d2e:	2102      	movs	r1, #2
 8001d30:	2000      	movs	r0, #0
 8001d32:	f001 fceb 	bl	800370c <BSP_MOTION_SENSOR_GetAxes>

			manager.accelerometer_value = acc_value;
 8001d36:	4b0a      	ldr	r3, [pc, #40]	; (8001d60 <startAccelerometerTask+0x88>)
 8001d38:	330c      	adds	r3, #12
 8001d3a:	f107 020c 	add.w	r2, r7, #12
 8001d3e:	ca07      	ldmia	r2, {r0, r1, r2}
 8001d40:	e883 0007 	stmia.w	r3, {r0, r1, r2}

		//uxHighWaterMark = uxTaskGetStackHighWaterMark( NULL );

		//printf("accelerometer task watermark %lu \r\n", uxHighWaterMark);

		osMutexRelease(managerMutexHandle);
 8001d44:	4b05      	ldr	r3, [pc, #20]	; (8001d5c <startAccelerometerTask+0x84>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f00e facb 	bl	80102e4 <osMutexRelease>

		osDelayUntil(&last_tick_time, OS_DELAY_STANDARD / portTICK_PERIOD_MS);
 8001d4e:	f107 0318 	add.w	r3, r7, #24
 8001d52:	21fa      	movs	r1, #250	; 0xfa
 8001d54:	4618      	mov	r0, r3
 8001d56:	f00e fbb1 	bl	80104bc <osDelayUntil>
	{
 8001d5a:	e7cb      	b.n	8001cf4 <startAccelerometerTask+0x1c>
 8001d5c:	20004e0c 	.word	0x20004e0c
 8001d60:	20004ce0 	.word	0x20004ce0

08001d64 <startTemperatureSensorTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_startTemperatureSensorTask */
void startTemperatureSensorTask(void const * argument)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b086      	sub	sp, #24
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startTemperatureSensorTask */

//	UBaseType_t uxHighWaterMark;
//	uxHighWaterMark = uxTaskGetStackHighWaterMark( NULL );

	TickType_t last_tick_time = 0, end_time = 0,diff = 0;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	60fb      	str	r3, [r7, #12]
 8001d70:	2300      	movs	r3, #0
 8001d72:	617b      	str	r3, [r7, #20]
 8001d74:	2300      	movs	r3, #0
 8001d76:	613b      	str	r3, [r7, #16]
	last_tick_time = xTaskGetTickCount();
 8001d78:	f00f fd74 	bl	8011864 <xTaskGetTickCount>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	60fb      	str	r3, [r7, #12]

	/* Infinite loop */
	for(;;)
	{
		osMutexWait(managerMutexHandle, MUTEX_WAIT_TIMEOUT);
 8001d80:	4b0c      	ldr	r3, [pc, #48]	; (8001db4 <startTemperatureSensorTask+0x50>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f04f 31ff 	mov.w	r1, #4294967295
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f00e fa5d 	bl	8010248 <osMutexWait>

		manager.temperature_value = BSP_TSENSOR_ReadTemp();
 8001d8e:	f001 fe4d 	bl	8003a2c <BSP_TSENSOR_ReadTemp>
 8001d92:	eef0 7a40 	vmov.f32	s15, s0
 8001d96:	4b08      	ldr	r3, [pc, #32]	; (8001db8 <startTemperatureSensorTask+0x54>)
 8001d98:	edc3 7a00 	vstr	s15, [r3]

//		uxHighWaterMark = uxTaskGetStackHighWaterMark( NULL );
//
//		printf("temperature task watermark %lu \r\n", uxHighWaterMark);

		osMutexRelease(managerMutexHandle);
 8001d9c:	4b05      	ldr	r3, [pc, #20]	; (8001db4 <startTemperatureSensorTask+0x50>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	4618      	mov	r0, r3
 8001da2:	f00e fa9f 	bl	80102e4 <osMutexRelease>

		osDelayUntil(&last_tick_time, OS_DELAY_STANDARD / portTICK_PERIOD_MS);
 8001da6:	f107 030c 	add.w	r3, r7, #12
 8001daa:	21fa      	movs	r1, #250	; 0xfa
 8001dac:	4618      	mov	r0, r3
 8001dae:	f00e fb85 	bl	80104bc <osDelayUntil>
		osMutexWait(managerMutexHandle, MUTEX_WAIT_TIMEOUT);
 8001db2:	e7e5      	b.n	8001d80 <startTemperatureSensorTask+0x1c>
 8001db4:	20004e0c 	.word	0x20004e0c
 8001db8:	20004ce0 	.word	0x20004ce0

08001dbc <startHumiditySensorTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_startHumiditySensorTask */
void startHumiditySensorTask(void const * argument)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b086      	sub	sp, #24
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startHumiditySensorTask */

//	UBaseType_t uxHighWaterMark;
//	uxHighWaterMark = uxTaskGetStackHighWaterMark( NULL );

	TickType_t last_tick_time = 0, end_time = 0,diff = 0;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	60fb      	str	r3, [r7, #12]
 8001dc8:	2300      	movs	r3, #0
 8001dca:	617b      	str	r3, [r7, #20]
 8001dcc:	2300      	movs	r3, #0
 8001dce:	613b      	str	r3, [r7, #16]
	last_tick_time = xTaskGetTickCount();
 8001dd0:	f00f fd48 	bl	8011864 <xTaskGetTickCount>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	60fb      	str	r3, [r7, #12]

	/* Infinite loop */
	for(;;)
	{
		osMutexWait(managerMutexHandle, MUTEX_WAIT_TIMEOUT);
 8001dd8:	4b0f      	ldr	r3, [pc, #60]	; (8001e18 <startHumiditySensorTask+0x5c>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f04f 31ff 	mov.w	r1, #4294967295
 8001de0:	4618      	mov	r0, r3
 8001de2:	f00e fa31 	bl	8010248 <osMutexWait>

		manager.humidity_value = BSP_HSENSOR_ReadHumidity();
 8001de6:	f001 fbd3 	bl	8003590 <BSP_HSENSOR_ReadHumidity>
 8001dea:	eef0 7a40 	vmov.f32	s15, s0
 8001dee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001df2:	edc7 7a00 	vstr	s15, [r7]
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	b2da      	uxtb	r2, r3
 8001dfa:	4b08      	ldr	r3, [pc, #32]	; (8001e1c <startHumiditySensorTask+0x60>)
 8001dfc:	711a      	strb	r2, [r3, #4]

		//uxHighWaterMark = uxTaskGetStackHighWaterMark( NULL );

		//printf("humidity task watermark %lu \r\n", uxHighWaterMark);

		osMutexRelease(managerMutexHandle);
 8001dfe:	4b06      	ldr	r3, [pc, #24]	; (8001e18 <startHumiditySensorTask+0x5c>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4618      	mov	r0, r3
 8001e04:	f00e fa6e 	bl	80102e4 <osMutexRelease>

		osDelayUntil(&last_tick_time, OS_DELAY_STANDARD / portTICK_PERIOD_MS);
 8001e08:	f107 030c 	add.w	r3, r7, #12
 8001e0c:	21fa      	movs	r1, #250	; 0xfa
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f00e fb54 	bl	80104bc <osDelayUntil>
		osMutexWait(managerMutexHandle, MUTEX_WAIT_TIMEOUT);
 8001e14:	e7e0      	b.n	8001dd8 <startHumiditySensorTask+0x1c>
 8001e16:	bf00      	nop
 8001e18:	20004e0c 	.word	0x20004e0c
 8001e1c:	20004ce0 	.word	0x20004ce0

08001e20 <startPressureSensorTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_startPressureSensorTask */
void startPressureSensorTask(void const * argument)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b086      	sub	sp, #24
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startPressureSensorTask */

//	UBaseType_t uxHighWaterMark;
//	uxHighWaterMark = uxTaskGetStackHighWaterMark( NULL );

	TickType_t last_tick_time = 0, end_time = 0,diff = 0;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	60fb      	str	r3, [r7, #12]
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	617b      	str	r3, [r7, #20]
 8001e30:	2300      	movs	r3, #0
 8001e32:	613b      	str	r3, [r7, #16]
	last_tick_time = xTaskGetTickCount();
 8001e34:	f00f fd16 	bl	8011864 <xTaskGetTickCount>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	60fb      	str	r3, [r7, #12]

	/* Infinite loop */
	for(;;)
	{
		osMutexWait(managerMutexHandle, MUTEX_WAIT_TIMEOUT);
 8001e3c:	4b0e      	ldr	r3, [pc, #56]	; (8001e78 <startPressureSensorTask+0x58>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f04f 31ff 	mov.w	r1, #4294967295
 8001e44:	4618      	mov	r0, r3
 8001e46:	f00e f9ff 	bl	8010248 <osMutexWait>

		manager.pressure_value = BSP_PSENSOR_ReadPressure();
 8001e4a:	f001 fdc5 	bl	80039d8 <BSP_PSENSOR_ReadPressure>
 8001e4e:	eef0 7a40 	vmov.f32	s15, s0
 8001e52:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001e56:	ee17 2a90 	vmov	r2, s15
 8001e5a:	4b08      	ldr	r3, [pc, #32]	; (8001e7c <startPressureSensorTask+0x5c>)
 8001e5c:	609a      	str	r2, [r3, #8]

		//uxHighWaterMark = uxTaskGetStackHighWaterMark( NULL );

		//printf("pressure task watermark %lu \r\n", uxHighWaterMark);

		osMutexRelease(managerMutexHandle);
 8001e5e:	4b06      	ldr	r3, [pc, #24]	; (8001e78 <startPressureSensorTask+0x58>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	4618      	mov	r0, r3
 8001e64:	f00e fa3e 	bl	80102e4 <osMutexRelease>

		osDelayUntil(&last_tick_time, OS_DELAY_STANDARD / portTICK_PERIOD_MS);
 8001e68:	f107 030c 	add.w	r3, r7, #12
 8001e6c:	21fa      	movs	r1, #250	; 0xfa
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f00e fb24 	bl	80104bc <osDelayUntil>
		osMutexWait(managerMutexHandle, MUTEX_WAIT_TIMEOUT);
 8001e74:	e7e2      	b.n	8001e3c <startPressureSensorTask+0x1c>
 8001e76:	bf00      	nop
 8001e78:	20004e0c 	.word	0x20004e0c
 8001e7c:	20004ce0 	.word	0x20004ce0

08001e80 <startButtonInterruptTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_startButtonInterruptTask */
void startButtonInterruptTask(void const * argument)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b086      	sub	sp, #24
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startButtonInterruptTask */

//	UBaseType_t uxHighWaterMark;
//	uxHighWaterMark = uxTaskGetStackHighWaterMark( NULL );

	TickType_t last_tick_time = 0, end_time = 0,diff = 0;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	60fb      	str	r3, [r7, #12]
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	617b      	str	r3, [r7, #20]
 8001e90:	2300      	movs	r3, #0
 8001e92:	613b      	str	r3, [r7, #16]
	last_tick_time = xTaskGetTickCount();
 8001e94:	f00f fce6 	bl	8011864 <xTaskGetTickCount>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	60fb      	str	r3, [r7, #12]

	/* Infinite loop */
	for(;;)
	{
		osSemaphoreWait(userButtonInterruptSemaphoreHandle, MUTEX_WAIT_TIMEOUT);
 8001e9c:	4b1e      	ldr	r3, [pc, #120]	; (8001f18 <startButtonInterruptTask+0x98>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f04f 31ff 	mov.w	r1, #4294967295
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f00e fa85 	bl	80103b4 <osSemaphoreWait>

		osMutexWait(managerMutexHandle, MUTEX_WAIT_TIMEOUT);
 8001eaa:	4b1c      	ldr	r3, [pc, #112]	; (8001f1c <startButtonInterruptTask+0x9c>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f04f 31ff 	mov.w	r1, #4294967295
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f00e f9c8 	bl	8010248 <osMutexWait>

		if (manager.status == WAITING_FOR_GREEN_LIGHT) {
 8001eb8:	4b19      	ldr	r3, [pc, #100]	; (8001f20 <startButtonInterruptTask+0xa0>)
 8001eba:	7e9b      	ldrb	r3, [r3, #26]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d106      	bne.n	8001ece <startButtonInterruptTask+0x4e>

			manager.status = RACING;
 8001ec0:	4b17      	ldr	r3, [pc, #92]	; (8001f20 <startButtonInterruptTask+0xa0>)
 8001ec2:	2201      	movs	r2, #1
 8001ec4:	769a      	strb	r2, [r3, #26]

			printf("Green light!\r\n\n");
 8001ec6:	4817      	ldr	r0, [pc, #92]	; (8001f24 <startButtonInterruptTask+0xa4>)
 8001ec8:	f011 fcbc 	bl	8013844 <puts>
 8001ecc:	e017      	b.n	8001efe <startButtonInterruptTask+0x7e>

		} else if (manager.status == RACING) {
 8001ece:	4b14      	ldr	r3, [pc, #80]	; (8001f20 <startButtonInterruptTask+0xa0>)
 8001ed0:	7e9b      	ldrb	r3, [r3, #26]
 8001ed2:	2b01      	cmp	r3, #1
 8001ed4:	d106      	bne.n	8001ee4 <startButtonInterruptTask+0x64>

			manager.status = PIT_STOP;
 8001ed6:	4b12      	ldr	r3, [pc, #72]	; (8001f20 <startButtonInterruptTask+0xa0>)
 8001ed8:	2202      	movs	r2, #2
 8001eda:	769a      	strb	r2, [r3, #26]

			printf("------- PIT STOP -------\r\n\n");
 8001edc:	4812      	ldr	r0, [pc, #72]	; (8001f28 <startButtonInterruptTask+0xa8>)
 8001ede:	f011 fcb1 	bl	8013844 <puts>
 8001ee2:	e00c      	b.n	8001efe <startButtonInterruptTask+0x7e>

		} else {

			manager.status = WAITING_FOR_GREEN_LIGHT;
 8001ee4:	4b0e      	ldr	r3, [pc, #56]	; (8001f20 <startButtonInterruptTask+0xa0>)
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	769a      	strb	r2, [r3, #26]

			manager.waiting_for_race_director_executions = 0;
 8001eea:	4b0d      	ldr	r3, [pc, #52]	; (8001f20 <startButtonInterruptTask+0xa0>)
 8001eec:	2200      	movs	r2, #0
 8001eee:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

			BSP_LED_Off(LED2);
 8001ef2:	2000      	movs	r0, #0
 8001ef4:	f000 fc6e 	bl	80027d4 <BSP_LED_Off>

			printf("We need to retire the car! Sorry.\r\n\n");
 8001ef8:	480c      	ldr	r0, [pc, #48]	; (8001f2c <startButtonInterruptTask+0xac>)
 8001efa:	f011 fca3 	bl	8013844 <puts>

		//uxHighWaterMark = uxTaskGetStackHighWaterMark( NULL );

		//printf("button interrupt task watermark %lu \r\n", uxHighWaterMark);

		osMutexRelease(managerMutexHandle);
 8001efe:	4b07      	ldr	r3, [pc, #28]	; (8001f1c <startButtonInterruptTask+0x9c>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4618      	mov	r0, r3
 8001f04:	f00e f9ee 	bl	80102e4 <osMutexRelease>

		osDelayUntil(&last_tick_time, OS_DELAY_STANDARD / portTICK_PERIOD_MS);
 8001f08:	f107 030c 	add.w	r3, r7, #12
 8001f0c:	21fa      	movs	r1, #250	; 0xfa
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f00e fad4 	bl	80104bc <osDelayUntil>
		osSemaphoreWait(userButtonInterruptSemaphoreHandle, MUTEX_WAIT_TIMEOUT);
 8001f14:	e7c2      	b.n	8001e9c <startButtonInterruptTask+0x1c>
 8001f16:	bf00      	nop
 8001f18:	20004c08 	.word	0x20004c08
 8001f1c:	20004e0c 	.word	0x20004e0c
 8001f20:	20004ce0 	.word	0x20004ce0
 8001f24:	08015b20 	.word	0x08015b20
 8001f28:	08015b30 	.word	0x08015b30
 8001f2c:	08015b4c 	.word	0x08015b4c

08001f30 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b082      	sub	sp, #8
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4a04      	ldr	r2, [pc, #16]	; (8001f50 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d101      	bne.n	8001f46 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001f42:	f009 facf 	bl	800b4e4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001f46:	bf00      	nop
 8001f48:	3708      	adds	r7, #8
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	bf00      	nop
 8001f50:	40001000 	.word	0x40001000

08001f54 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f54:	b480      	push	{r7}
 8001f56:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f58:	b672      	cpsid	i
}
 8001f5a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001f5c:	e7fe      	b.n	8001f5c <Error_Handler+0x8>
	...

08001f60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b082      	sub	sp, #8
 8001f64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f66:	4b11      	ldr	r3, [pc, #68]	; (8001fac <HAL_MspInit+0x4c>)
 8001f68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f6a:	4a10      	ldr	r2, [pc, #64]	; (8001fac <HAL_MspInit+0x4c>)
 8001f6c:	f043 0301 	orr.w	r3, r3, #1
 8001f70:	6613      	str	r3, [r2, #96]	; 0x60
 8001f72:	4b0e      	ldr	r3, [pc, #56]	; (8001fac <HAL_MspInit+0x4c>)
 8001f74:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f76:	f003 0301 	and.w	r3, r3, #1
 8001f7a:	607b      	str	r3, [r7, #4]
 8001f7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f7e:	4b0b      	ldr	r3, [pc, #44]	; (8001fac <HAL_MspInit+0x4c>)
 8001f80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f82:	4a0a      	ldr	r2, [pc, #40]	; (8001fac <HAL_MspInit+0x4c>)
 8001f84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f88:	6593      	str	r3, [r2, #88]	; 0x58
 8001f8a:	4b08      	ldr	r3, [pc, #32]	; (8001fac <HAL_MspInit+0x4c>)
 8001f8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f92:	603b      	str	r3, [r7, #0]
 8001f94:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001f96:	2200      	movs	r2, #0
 8001f98:	210f      	movs	r1, #15
 8001f9a:	f06f 0001 	mvn.w	r0, #1
 8001f9e:	f009 fb9d 	bl	800b6dc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fa2:	bf00      	nop
 8001fa4:	3708      	adds	r7, #8
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	bf00      	nop
 8001fac:	40021000 	.word	0x40021000

08001fb0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b0ac      	sub	sp, #176	; 0xb0
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fb8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	601a      	str	r2, [r3, #0]
 8001fc0:	605a      	str	r2, [r3, #4]
 8001fc2:	609a      	str	r2, [r3, #8]
 8001fc4:	60da      	str	r2, [r3, #12]
 8001fc6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001fc8:	f107 0314 	add.w	r3, r7, #20
 8001fcc:	2288      	movs	r2, #136	; 0x88
 8001fce:	2100      	movs	r1, #0
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f010 fee4 	bl	8012d9e <memset>
  if(hi2c->Instance==I2C2)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	4a21      	ldr	r2, [pc, #132]	; (8002060 <HAL_I2C_MspInit+0xb0>)
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	d13b      	bne.n	8002058 <HAL_I2C_MspInit+0xa8>
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001fe0:	2380      	movs	r3, #128	; 0x80
 8001fe2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001fe8:	f107 0314 	add.w	r3, r7, #20
 8001fec:	4618      	mov	r0, r3
 8001fee:	f00b fd29 	bl	800da44 <HAL_RCCEx_PeriphCLKConfig>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d001      	beq.n	8001ffc <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001ff8:	f7ff ffac 	bl	8001f54 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ffc:	4b19      	ldr	r3, [pc, #100]	; (8002064 <HAL_I2C_MspInit+0xb4>)
 8001ffe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002000:	4a18      	ldr	r2, [pc, #96]	; (8002064 <HAL_I2C_MspInit+0xb4>)
 8002002:	f043 0302 	orr.w	r3, r3, #2
 8002006:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002008:	4b16      	ldr	r3, [pc, #88]	; (8002064 <HAL_I2C_MspInit+0xb4>)
 800200a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800200c:	f003 0302 	and.w	r3, r3, #2
 8002010:	613b      	str	r3, [r7, #16]
 8002012:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 8002014:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002018:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800201c:	2312      	movs	r3, #18
 800201e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002022:	2301      	movs	r3, #1
 8002024:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002028:	2303      	movs	r3, #3
 800202a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800202e:	2304      	movs	r3, #4
 8002030:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002034:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002038:	4619      	mov	r1, r3
 800203a:	480b      	ldr	r0, [pc, #44]	; (8002068 <HAL_I2C_MspInit+0xb8>)
 800203c:	f009 fb78 	bl	800b730 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002040:	4b08      	ldr	r3, [pc, #32]	; (8002064 <HAL_I2C_MspInit+0xb4>)
 8002042:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002044:	4a07      	ldr	r2, [pc, #28]	; (8002064 <HAL_I2C_MspInit+0xb4>)
 8002046:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800204a:	6593      	str	r3, [r2, #88]	; 0x58
 800204c:	4b05      	ldr	r3, [pc, #20]	; (8002064 <HAL_I2C_MspInit+0xb4>)
 800204e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002050:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002054:	60fb      	str	r3, [r7, #12]
 8002056:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002058:	bf00      	nop
 800205a:	37b0      	adds	r7, #176	; 0xb0
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}
 8002060:	40005800 	.word	0x40005800
 8002064:	40021000 	.word	0x40021000
 8002068:	48000400 	.word	0x48000400

0800206c <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b082      	sub	sp, #8
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4a0b      	ldr	r2, [pc, #44]	; (80020a8 <HAL_I2C_MspDeInit+0x3c>)
 800207a:	4293      	cmp	r3, r2
 800207c:	d10f      	bne.n	800209e <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 800207e:	4b0b      	ldr	r3, [pc, #44]	; (80020ac <HAL_I2C_MspDeInit+0x40>)
 8002080:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002082:	4a0a      	ldr	r2, [pc, #40]	; (80020ac <HAL_I2C_MspDeInit+0x40>)
 8002084:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002088:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(INTERNAL_I2C2_SCL_GPIO_Port, INTERNAL_I2C2_SCL_Pin);
 800208a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800208e:	4808      	ldr	r0, [pc, #32]	; (80020b0 <HAL_I2C_MspDeInit+0x44>)
 8002090:	f009 fcf8 	bl	800ba84 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(INTERNAL_I2C2_SDA_GPIO_Port, INTERNAL_I2C2_SDA_Pin);
 8002094:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002098:	4805      	ldr	r0, [pc, #20]	; (80020b0 <HAL_I2C_MspDeInit+0x44>)
 800209a:	f009 fcf3 	bl	800ba84 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 800209e:	bf00      	nop
 80020a0:	3708      	adds	r7, #8
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	bf00      	nop
 80020a8:	40005800 	.word	0x40005800
 80020ac:	40021000 	.word	0x40021000
 80020b0:	48000400 	.word	0x48000400

080020b4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b08a      	sub	sp, #40	; 0x28
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020bc:	f107 0314 	add.w	r3, r7, #20
 80020c0:	2200      	movs	r2, #0
 80020c2:	601a      	str	r2, [r3, #0]
 80020c4:	605a      	str	r2, [r3, #4]
 80020c6:	609a      	str	r2, [r3, #8]
 80020c8:	60da      	str	r2, [r3, #12]
 80020ca:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a17      	ldr	r2, [pc, #92]	; (8002130 <HAL_SPI_MspInit+0x7c>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d128      	bne.n	8002128 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80020d6:	4b17      	ldr	r3, [pc, #92]	; (8002134 <HAL_SPI_MspInit+0x80>)
 80020d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020da:	4a16      	ldr	r2, [pc, #88]	; (8002134 <HAL_SPI_MspInit+0x80>)
 80020dc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80020e0:	6593      	str	r3, [r2, #88]	; 0x58
 80020e2:	4b14      	ldr	r3, [pc, #80]	; (8002134 <HAL_SPI_MspInit+0x80>)
 80020e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020e6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80020ea:	613b      	str	r3, [r7, #16]
 80020ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80020ee:	4b11      	ldr	r3, [pc, #68]	; (8002134 <HAL_SPI_MspInit+0x80>)
 80020f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020f2:	4a10      	ldr	r2, [pc, #64]	; (8002134 <HAL_SPI_MspInit+0x80>)
 80020f4:	f043 0304 	orr.w	r3, r3, #4
 80020f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80020fa:	4b0e      	ldr	r3, [pc, #56]	; (8002134 <HAL_SPI_MspInit+0x80>)
 80020fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020fe:	f003 0304 	and.w	r3, r3, #4
 8002102:	60fb      	str	r3, [r7, #12]
 8002104:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 8002106:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800210a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800210c:	2302      	movs	r3, #2
 800210e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002110:	2300      	movs	r3, #0
 8002112:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002114:	2303      	movs	r3, #3
 8002116:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002118:	2306      	movs	r3, #6
 800211a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800211c:	f107 0314 	add.w	r3, r7, #20
 8002120:	4619      	mov	r1, r3
 8002122:	4805      	ldr	r0, [pc, #20]	; (8002138 <HAL_SPI_MspInit+0x84>)
 8002124:	f009 fb04 	bl	800b730 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002128:	bf00      	nop
 800212a:	3728      	adds	r7, #40	; 0x28
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}
 8002130:	40003c00 	.word	0x40003c00
 8002134:	40021000 	.word	0x40021000
 8002138:	48000800 	.word	0x48000800

0800213c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b0ae      	sub	sp, #184	; 0xb8
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002144:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002148:	2200      	movs	r2, #0
 800214a:	601a      	str	r2, [r3, #0]
 800214c:	605a      	str	r2, [r3, #4]
 800214e:	609a      	str	r2, [r3, #8]
 8002150:	60da      	str	r2, [r3, #12]
 8002152:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002154:	f107 031c 	add.w	r3, r7, #28
 8002158:	2288      	movs	r2, #136	; 0x88
 800215a:	2100      	movs	r1, #0
 800215c:	4618      	mov	r0, r3
 800215e:	f010 fe1e 	bl	8012d9e <memset>
  if(huart->Instance==USART1)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	4a42      	ldr	r2, [pc, #264]	; (8002270 <HAL_UART_MspInit+0x134>)
 8002168:	4293      	cmp	r3, r2
 800216a:	d13b      	bne.n	80021e4 <HAL_UART_MspInit+0xa8>
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800216c:	2301      	movs	r3, #1
 800216e:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002170:	2300      	movs	r3, #0
 8002172:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002174:	f107 031c 	add.w	r3, r7, #28
 8002178:	4618      	mov	r0, r3
 800217a:	f00b fc63 	bl	800da44 <HAL_RCCEx_PeriphCLKConfig>
 800217e:	4603      	mov	r3, r0
 8002180:	2b00      	cmp	r3, #0
 8002182:	d001      	beq.n	8002188 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002184:	f7ff fee6 	bl	8001f54 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002188:	4b3a      	ldr	r3, [pc, #232]	; (8002274 <HAL_UART_MspInit+0x138>)
 800218a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800218c:	4a39      	ldr	r2, [pc, #228]	; (8002274 <HAL_UART_MspInit+0x138>)
 800218e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002192:	6613      	str	r3, [r2, #96]	; 0x60
 8002194:	4b37      	ldr	r3, [pc, #220]	; (8002274 <HAL_UART_MspInit+0x138>)
 8002196:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002198:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800219c:	61bb      	str	r3, [r7, #24]
 800219e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021a0:	4b34      	ldr	r3, [pc, #208]	; (8002274 <HAL_UART_MspInit+0x138>)
 80021a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021a4:	4a33      	ldr	r2, [pc, #204]	; (8002274 <HAL_UART_MspInit+0x138>)
 80021a6:	f043 0302 	orr.w	r3, r3, #2
 80021aa:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021ac:	4b31      	ldr	r3, [pc, #196]	; (8002274 <HAL_UART_MspInit+0x138>)
 80021ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021b0:	f003 0302 	and.w	r3, r3, #2
 80021b4:	617b      	str	r3, [r7, #20]
 80021b6:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 80021b8:	23c0      	movs	r3, #192	; 0xc0
 80021ba:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021be:	2302      	movs	r3, #2
 80021c0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c4:	2300      	movs	r3, #0
 80021c6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021ca:	2303      	movs	r3, #3
 80021cc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80021d0:	2307      	movs	r3, #7
 80021d2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021d6:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80021da:	4619      	mov	r1, r3
 80021dc:	4826      	ldr	r0, [pc, #152]	; (8002278 <HAL_UART_MspInit+0x13c>)
 80021de:	f009 faa7 	bl	800b730 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80021e2:	e040      	b.n	8002266 <HAL_UART_MspInit+0x12a>
  else if(huart->Instance==USART3)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a24      	ldr	r2, [pc, #144]	; (800227c <HAL_UART_MspInit+0x140>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d13b      	bne.n	8002266 <HAL_UART_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80021ee:	2304      	movs	r3, #4
 80021f0:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80021f2:	2300      	movs	r3, #0
 80021f4:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80021f6:	f107 031c 	add.w	r3, r7, #28
 80021fa:	4618      	mov	r0, r3
 80021fc:	f00b fc22 	bl	800da44 <HAL_RCCEx_PeriphCLKConfig>
 8002200:	4603      	mov	r3, r0
 8002202:	2b00      	cmp	r3, #0
 8002204:	d001      	beq.n	800220a <HAL_UART_MspInit+0xce>
      Error_Handler();
 8002206:	f7ff fea5 	bl	8001f54 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800220a:	4b1a      	ldr	r3, [pc, #104]	; (8002274 <HAL_UART_MspInit+0x138>)
 800220c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800220e:	4a19      	ldr	r2, [pc, #100]	; (8002274 <HAL_UART_MspInit+0x138>)
 8002210:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002214:	6593      	str	r3, [r2, #88]	; 0x58
 8002216:	4b17      	ldr	r3, [pc, #92]	; (8002274 <HAL_UART_MspInit+0x138>)
 8002218:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800221a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800221e:	613b      	str	r3, [r7, #16]
 8002220:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002222:	4b14      	ldr	r3, [pc, #80]	; (8002274 <HAL_UART_MspInit+0x138>)
 8002224:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002226:	4a13      	ldr	r2, [pc, #76]	; (8002274 <HAL_UART_MspInit+0x138>)
 8002228:	f043 0308 	orr.w	r3, r3, #8
 800222c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800222e:	4b11      	ldr	r3, [pc, #68]	; (8002274 <HAL_UART_MspInit+0x138>)
 8002230:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002232:	f003 0308 	and.w	r3, r3, #8
 8002236:	60fb      	str	r3, [r7, #12]
 8002238:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 800223a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800223e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002242:	2302      	movs	r3, #2
 8002244:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002248:	2300      	movs	r3, #0
 800224a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800224e:	2303      	movs	r3, #3
 8002250:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002254:	2307      	movs	r3, #7
 8002256:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800225a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800225e:	4619      	mov	r1, r3
 8002260:	4807      	ldr	r0, [pc, #28]	; (8002280 <HAL_UART_MspInit+0x144>)
 8002262:	f009 fa65 	bl	800b730 <HAL_GPIO_Init>
}
 8002266:	bf00      	nop
 8002268:	37b8      	adds	r7, #184	; 0xb8
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	40013800 	.word	0x40013800
 8002274:	40021000 	.word	0x40021000
 8002278:	48000400 	.word	0x48000400
 800227c:	40004800 	.word	0x40004800
 8002280:	48000c00 	.word	0x48000c00

08002284 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b08c      	sub	sp, #48	; 0x30
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800228c:	2300      	movs	r3, #0
 800228e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002290:	2300      	movs	r3, #0
 8002292:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8002294:	2200      	movs	r2, #0
 8002296:	6879      	ldr	r1, [r7, #4]
 8002298:	2036      	movs	r0, #54	; 0x36
 800229a:	f009 fa1f 	bl	800b6dc <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800229e:	2036      	movs	r0, #54	; 0x36
 80022a0:	f009 fa38 	bl	800b714 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80022a4:	4b1e      	ldr	r3, [pc, #120]	; (8002320 <HAL_InitTick+0x9c>)
 80022a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022a8:	4a1d      	ldr	r2, [pc, #116]	; (8002320 <HAL_InitTick+0x9c>)
 80022aa:	f043 0310 	orr.w	r3, r3, #16
 80022ae:	6593      	str	r3, [r2, #88]	; 0x58
 80022b0:	4b1b      	ldr	r3, [pc, #108]	; (8002320 <HAL_InitTick+0x9c>)
 80022b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022b4:	f003 0310 	and.w	r3, r3, #16
 80022b8:	60fb      	str	r3, [r7, #12]
 80022ba:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80022bc:	f107 0210 	add.w	r2, r7, #16
 80022c0:	f107 0314 	add.w	r3, r7, #20
 80022c4:	4611      	mov	r1, r2
 80022c6:	4618      	mov	r0, r3
 80022c8:	f00b fb2a 	bl	800d920 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80022cc:	f00b fafc 	bl	800d8c8 <HAL_RCC_GetPCLK1Freq>
 80022d0:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80022d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022d4:	4a13      	ldr	r2, [pc, #76]	; (8002324 <HAL_InitTick+0xa0>)
 80022d6:	fba2 2303 	umull	r2, r3, r2, r3
 80022da:	0c9b      	lsrs	r3, r3, #18
 80022dc:	3b01      	subs	r3, #1
 80022de:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80022e0:	4b11      	ldr	r3, [pc, #68]	; (8002328 <HAL_InitTick+0xa4>)
 80022e2:	4a12      	ldr	r2, [pc, #72]	; (800232c <HAL_InitTick+0xa8>)
 80022e4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80022e6:	4b10      	ldr	r3, [pc, #64]	; (8002328 <HAL_InitTick+0xa4>)
 80022e8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80022ec:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80022ee:	4a0e      	ldr	r2, [pc, #56]	; (8002328 <HAL_InitTick+0xa4>)
 80022f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022f2:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80022f4:	4b0c      	ldr	r3, [pc, #48]	; (8002328 <HAL_InitTick+0xa4>)
 80022f6:	2200      	movs	r2, #0
 80022f8:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022fa:	4b0b      	ldr	r3, [pc, #44]	; (8002328 <HAL_InitTick+0xa4>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8002300:	4809      	ldr	r0, [pc, #36]	; (8002328 <HAL_InitTick+0xa4>)
 8002302:	f00c ff68 	bl	800f1d6 <HAL_TIM_Base_Init>
 8002306:	4603      	mov	r3, r0
 8002308:	2b00      	cmp	r3, #0
 800230a:	d104      	bne.n	8002316 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 800230c:	4806      	ldr	r0, [pc, #24]	; (8002328 <HAL_InitTick+0xa4>)
 800230e:	f00c ffc3 	bl	800f298 <HAL_TIM_Base_Start_IT>
 8002312:	4603      	mov	r3, r0
 8002314:	e000      	b.n	8002318 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8002316:	2301      	movs	r3, #1
}
 8002318:	4618      	mov	r0, r3
 800231a:	3730      	adds	r7, #48	; 0x30
 800231c:	46bd      	mov	sp, r7
 800231e:	bd80      	pop	{r7, pc}
 8002320:	40021000 	.word	0x40021000
 8002324:	431bde83 	.word	0x431bde83
 8002328:	20004e1c 	.word	0x20004e1c
 800232c:	40001000 	.word	0x40001000

08002330 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002330:	b480      	push	{r7}
 8002332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002334:	e7fe      	b.n	8002334 <NMI_Handler+0x4>

08002336 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002336:	b480      	push	{r7}
 8002338:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800233a:	e7fe      	b.n	800233a <HardFault_Handler+0x4>

0800233c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800233c:	b480      	push	{r7}
 800233e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002340:	e7fe      	b.n	8002340 <MemManage_Handler+0x4>

08002342 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002342:	b480      	push	{r7}
 8002344:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002346:	e7fe      	b.n	8002346 <BusFault_Handler+0x4>

08002348 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002348:	b480      	push	{r7}
 800234a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800234c:	e7fe      	b.n	800234c <UsageFault_Handler+0x4>

0800234e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800234e:	b480      	push	{r7}
 8002350:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002352:	bf00      	nop
 8002354:	46bd      	mov	sp, r7
 8002356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235a:	4770      	bx	lr

0800235c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 8002360:	2020      	movs	r0, #32
 8002362:	f009 fcb5 	bl	800bcd0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 8002366:	2040      	movs	r0, #64	; 0x40
 8002368:	f009 fcb2 	bl	800bcd0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D11_Pin);
 800236c:	2080      	movs	r0, #128	; 0x80
 800236e:	f009 fcaf 	bl	800bcd0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ISM43362_RST_Pin);
 8002372:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002376:	f009 fcab 	bl	800bcd0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800237a:	bf00      	nop
 800237c:	bd80      	pop	{r7, pc}

0800237e <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800237e:	b580      	push	{r7, lr}
 8002380:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(QUADSPI_CLK_Pin);
 8002382:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002386:	f009 fca3 	bl	800bcd0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(QUADSPI_NCS_Pin);
 800238a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800238e:	f009 fc9f 	bl	800bcd0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_EXTI13_Pin);
 8002392:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002396:	f009 fc9b 	bl	800bcd0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(QUAD_SPI_BK1_IO2_Pin);
 800239a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800239e:	f009 fc97 	bl	800bcd0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(QUAD_SPI_BK1_IO3_Pin);
 80023a2:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80023a6:	f009 fc93 	bl	800bcd0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80023aa:	bf00      	nop
 80023ac:	bd80      	pop	{r7, pc}
	...

080023b0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80023b4:	4802      	ldr	r0, [pc, #8]	; (80023c0 <TIM6_DAC_IRQHandler+0x10>)
 80023b6:	f00c ffdf 	bl	800f378 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80023ba:	bf00      	nop
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	20004e1c 	.word	0x20004e1c

080023c4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80023c4:	b480      	push	{r7}
 80023c6:	af00      	add	r7, sp, #0
	return 1;
 80023c8:	2301      	movs	r3, #1
}
 80023ca:	4618      	mov	r0, r3
 80023cc:	46bd      	mov	sp, r7
 80023ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d2:	4770      	bx	lr

080023d4 <_kill>:

int _kill(int pid, int sig)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b082      	sub	sp, #8
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
 80023dc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80023de:	f010 fbad 	bl	8012b3c <__errno>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2216      	movs	r2, #22
 80023e6:	601a      	str	r2, [r3, #0]
	return -1;
 80023e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023ec:	4618      	mov	r0, r3
 80023ee:	3708      	adds	r7, #8
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}

080023f4 <_exit>:

void _exit (int status)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b082      	sub	sp, #8
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80023fc:	f04f 31ff 	mov.w	r1, #4294967295
 8002400:	6878      	ldr	r0, [r7, #4]
 8002402:	f7ff ffe7 	bl	80023d4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002406:	e7fe      	b.n	8002406 <_exit+0x12>

08002408 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b086      	sub	sp, #24
 800240c:	af00      	add	r7, sp, #0
 800240e:	60f8      	str	r0, [r7, #12]
 8002410:	60b9      	str	r1, [r7, #8]
 8002412:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002414:	2300      	movs	r3, #0
 8002416:	617b      	str	r3, [r7, #20]
 8002418:	e00a      	b.n	8002430 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800241a:	f3af 8000 	nop.w
 800241e:	4601      	mov	r1, r0
 8002420:	68bb      	ldr	r3, [r7, #8]
 8002422:	1c5a      	adds	r2, r3, #1
 8002424:	60ba      	str	r2, [r7, #8]
 8002426:	b2ca      	uxtb	r2, r1
 8002428:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800242a:	697b      	ldr	r3, [r7, #20]
 800242c:	3301      	adds	r3, #1
 800242e:	617b      	str	r3, [r7, #20]
 8002430:	697a      	ldr	r2, [r7, #20]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	429a      	cmp	r2, r3
 8002436:	dbf0      	blt.n	800241a <_read+0x12>
	}

return len;
 8002438:	687b      	ldr	r3, [r7, #4]
}
 800243a:	4618      	mov	r0, r3
 800243c:	3718      	adds	r7, #24
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}

08002442 <_close>:
	}
	return len;
}

int _close(int file)
{
 8002442:	b480      	push	{r7}
 8002444:	b083      	sub	sp, #12
 8002446:	af00      	add	r7, sp, #0
 8002448:	6078      	str	r0, [r7, #4]
	return -1;
 800244a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800244e:	4618      	mov	r0, r3
 8002450:	370c      	adds	r7, #12
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr

0800245a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800245a:	b480      	push	{r7}
 800245c:	b083      	sub	sp, #12
 800245e:	af00      	add	r7, sp, #0
 8002460:	6078      	str	r0, [r7, #4]
 8002462:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800246a:	605a      	str	r2, [r3, #4]
	return 0;
 800246c:	2300      	movs	r3, #0
}
 800246e:	4618      	mov	r0, r3
 8002470:	370c      	adds	r7, #12
 8002472:	46bd      	mov	sp, r7
 8002474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002478:	4770      	bx	lr

0800247a <_isatty>:

int _isatty(int file)
{
 800247a:	b480      	push	{r7}
 800247c:	b083      	sub	sp, #12
 800247e:	af00      	add	r7, sp, #0
 8002480:	6078      	str	r0, [r7, #4]
	return 1;
 8002482:	2301      	movs	r3, #1
}
 8002484:	4618      	mov	r0, r3
 8002486:	370c      	adds	r7, #12
 8002488:	46bd      	mov	sp, r7
 800248a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248e:	4770      	bx	lr

08002490 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002490:	b480      	push	{r7}
 8002492:	b085      	sub	sp, #20
 8002494:	af00      	add	r7, sp, #0
 8002496:	60f8      	str	r0, [r7, #12]
 8002498:	60b9      	str	r1, [r7, #8]
 800249a:	607a      	str	r2, [r7, #4]
	return 0;
 800249c:	2300      	movs	r3, #0
}
 800249e:	4618      	mov	r0, r3
 80024a0:	3714      	adds	r7, #20
 80024a2:	46bd      	mov	sp, r7
 80024a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a8:	4770      	bx	lr
	...

080024ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b086      	sub	sp, #24
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80024b4:	4a14      	ldr	r2, [pc, #80]	; (8002508 <_sbrk+0x5c>)
 80024b6:	4b15      	ldr	r3, [pc, #84]	; (800250c <_sbrk+0x60>)
 80024b8:	1ad3      	subs	r3, r2, r3
 80024ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80024bc:	697b      	ldr	r3, [r7, #20]
 80024be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80024c0:	4b13      	ldr	r3, [pc, #76]	; (8002510 <_sbrk+0x64>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d102      	bne.n	80024ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80024c8:	4b11      	ldr	r3, [pc, #68]	; (8002510 <_sbrk+0x64>)
 80024ca:	4a12      	ldr	r2, [pc, #72]	; (8002514 <_sbrk+0x68>)
 80024cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80024ce:	4b10      	ldr	r3, [pc, #64]	; (8002510 <_sbrk+0x64>)
 80024d0:	681a      	ldr	r2, [r3, #0]
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	4413      	add	r3, r2
 80024d6:	693a      	ldr	r2, [r7, #16]
 80024d8:	429a      	cmp	r2, r3
 80024da:	d207      	bcs.n	80024ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80024dc:	f010 fb2e 	bl	8012b3c <__errno>
 80024e0:	4603      	mov	r3, r0
 80024e2:	220c      	movs	r2, #12
 80024e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80024e6:	f04f 33ff 	mov.w	r3, #4294967295
 80024ea:	e009      	b.n	8002500 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80024ec:	4b08      	ldr	r3, [pc, #32]	; (8002510 <_sbrk+0x64>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80024f2:	4b07      	ldr	r3, [pc, #28]	; (8002510 <_sbrk+0x64>)
 80024f4:	681a      	ldr	r2, [r3, #0]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	4413      	add	r3, r2
 80024fa:	4a05      	ldr	r2, [pc, #20]	; (8002510 <_sbrk+0x64>)
 80024fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80024fe:	68fb      	ldr	r3, [r7, #12]
}
 8002500:	4618      	mov	r0, r3
 8002502:	3718      	adds	r7, #24
 8002504:	46bd      	mov	sp, r7
 8002506:	bd80      	pop	{r7, pc}
 8002508:	20018000 	.word	0x20018000
 800250c:	00000400 	.word	0x00000400
 8002510:	200009c0 	.word	0x200009c0
 8002514:	20004f90 	.word	0x20004f90

08002518 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002518:	b480      	push	{r7}
 800251a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800251c:	4b15      	ldr	r3, [pc, #84]	; (8002574 <SystemInit+0x5c>)
 800251e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002522:	4a14      	ldr	r2, [pc, #80]	; (8002574 <SystemInit+0x5c>)
 8002524:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002528:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800252c:	4b12      	ldr	r3, [pc, #72]	; (8002578 <SystemInit+0x60>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4a11      	ldr	r2, [pc, #68]	; (8002578 <SystemInit+0x60>)
 8002532:	f043 0301 	orr.w	r3, r3, #1
 8002536:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8002538:	4b0f      	ldr	r3, [pc, #60]	; (8002578 <SystemInit+0x60>)
 800253a:	2200      	movs	r2, #0
 800253c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800253e:	4b0e      	ldr	r3, [pc, #56]	; (8002578 <SystemInit+0x60>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4a0d      	ldr	r2, [pc, #52]	; (8002578 <SystemInit+0x60>)
 8002544:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8002548:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 800254c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800254e:	4b0a      	ldr	r3, [pc, #40]	; (8002578 <SystemInit+0x60>)
 8002550:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002554:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002556:	4b08      	ldr	r3, [pc, #32]	; (8002578 <SystemInit+0x60>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	4a07      	ldr	r2, [pc, #28]	; (8002578 <SystemInit+0x60>)
 800255c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002560:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8002562:	4b05      	ldr	r3, [pc, #20]	; (8002578 <SystemInit+0x60>)
 8002564:	2200      	movs	r2, #0
 8002566:	619a      	str	r2, [r3, #24]
}
 8002568:	bf00      	nop
 800256a:	46bd      	mov	sp, r7
 800256c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002570:	4770      	bx	lr
 8002572:	bf00      	nop
 8002574:	e000ed00 	.word	0xe000ed00
 8002578:	40021000 	.word	0x40021000

0800257c <computeCurrentCarPosition>:
#include "track_utils.h"

char* computeCurrentCarPosition(int32_t x_axis) {
 800257c:	b480      	push	{r7}
 800257e:	b085      	sub	sp, #20
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]

	//This method is called inside a mutex so there's no need to protect the sensors struct here

	int value = x_axis;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	60fb      	str	r3, [r7, #12]

	if (value < 0 && value > -100) {
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	2b00      	cmp	r3, #0
 800258c:	da05      	bge.n	800259a <computeCurrentCarPosition+0x1e>
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	f113 0f63 	cmn.w	r3, #99	; 0x63
 8002594:	db01      	blt.n	800259a <computeCurrentCarPosition+0x1e>

		return "|        x       |\r\n";
 8002596:	4b49      	ldr	r3, [pc, #292]	; (80026bc <computeCurrentCarPosition+0x140>)
 8002598:	e089      	b.n	80026ae <computeCurrentCarPosition+0x132>

	} else if (value < -100 && value > -200) {
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	f113 0f64 	cmn.w	r3, #100	; 0x64
 80025a0:	da05      	bge.n	80025ae <computeCurrentCarPosition+0x32>
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	f113 0fc7 	cmn.w	r3, #199	; 0xc7
 80025a8:	db01      	blt.n	80025ae <computeCurrentCarPosition+0x32>

		return  "|      x         |\r\n";
 80025aa:	4b45      	ldr	r3, [pc, #276]	; (80026c0 <computeCurrentCarPosition+0x144>)
 80025ac:	e07f      	b.n	80026ae <computeCurrentCarPosition+0x132>

	} else if (value < -200 && value > -300) {
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	f113 0fc8 	cmn.w	r3, #200	; 0xc8
 80025b4:	da05      	bge.n	80025c2 <computeCurrentCarPosition+0x46>
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	f513 7f96 	cmn.w	r3, #300	; 0x12c
 80025bc:	dd01      	ble.n	80025c2 <computeCurrentCarPosition+0x46>

		return  "|     x          |\r\n";
 80025be:	4b41      	ldr	r3, [pc, #260]	; (80026c4 <computeCurrentCarPosition+0x148>)
 80025c0:	e075      	b.n	80026ae <computeCurrentCarPosition+0x132>

	} else if (value < -300 && value > -400) {
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	f513 7f96 	cmn.w	r3, #300	; 0x12c
 80025c8:	da05      	bge.n	80025d6 <computeCurrentCarPosition+0x5a>
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	f513 7fc8 	cmn.w	r3, #400	; 0x190
 80025d0:	dd01      	ble.n	80025d6 <computeCurrentCarPosition+0x5a>

		return  "|    x           |\r\n";
 80025d2:	4b3d      	ldr	r3, [pc, #244]	; (80026c8 <computeCurrentCarPosition+0x14c>)
 80025d4:	e06b      	b.n	80026ae <computeCurrentCarPosition+0x132>

	} else if (value < -400 && value > -500) {
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	f513 7fc8 	cmn.w	r3, #400	; 0x190
 80025dc:	da05      	bge.n	80025ea <computeCurrentCarPosition+0x6e>
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	f513 7ffa 	cmn.w	r3, #500	; 0x1f4
 80025e4:	dd01      	ble.n	80025ea <computeCurrentCarPosition+0x6e>

		return "|    x           |\r\n";
 80025e6:	4b38      	ldr	r3, [pc, #224]	; (80026c8 <computeCurrentCarPosition+0x14c>)
 80025e8:	e061      	b.n	80026ae <computeCurrentCarPosition+0x132>

	} else if (value < -500 && value > -600) {
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	f513 7ffa 	cmn.w	r3, #500	; 0x1f4
 80025f0:	da05      	bge.n	80025fe <computeCurrentCarPosition+0x82>
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	f513 7f16 	cmn.w	r3, #600	; 0x258
 80025f8:	dd01      	ble.n	80025fe <computeCurrentCarPosition+0x82>

		return "|  x             |\r\n";
 80025fa:	4b34      	ldr	r3, [pc, #208]	; (80026cc <computeCurrentCarPosition+0x150>)
 80025fc:	e057      	b.n	80026ae <computeCurrentCarPosition+0x132>

	} else if (value < -600 && value > -700) {
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	f513 7f16 	cmn.w	r3, #600	; 0x258
 8002604:	da05      	bge.n	8002612 <computeCurrentCarPosition+0x96>
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	f513 7f2f 	cmn.w	r3, #700	; 0x2bc
 800260c:	dd01      	ble.n	8002612 <computeCurrentCarPosition+0x96>

		return "| x              |\r\n";
 800260e:	4b30      	ldr	r3, [pc, #192]	; (80026d0 <computeCurrentCarPosition+0x154>)
 8002610:	e04d      	b.n	80026ae <computeCurrentCarPosition+0x132>

	} else if (value < -700) {
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	f513 7f2f 	cmn.w	r3, #700	; 0x2bc
 8002618:	da01      	bge.n	800261e <computeCurrentCarPosition+0xa2>

		return "|x               |\r\n";
 800261a:	4b2e      	ldr	r3, [pc, #184]	; (80026d4 <computeCurrentCarPosition+0x158>)
 800261c:	e047      	b.n	80026ae <computeCurrentCarPosition+0x132>

	} else if (value > 0 && value < 100) {
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	2b00      	cmp	r3, #0
 8002622:	dd04      	ble.n	800262e <computeCurrentCarPosition+0xb2>
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	2b63      	cmp	r3, #99	; 0x63
 8002628:	dc01      	bgt.n	800262e <computeCurrentCarPosition+0xb2>

		return"|        x       |\r\n";
 800262a:	4b24      	ldr	r3, [pc, #144]	; (80026bc <computeCurrentCarPosition+0x140>)
 800262c:	e03f      	b.n	80026ae <computeCurrentCarPosition+0x132>

	} else if (value > 100 && value < 200) {
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	2b64      	cmp	r3, #100	; 0x64
 8002632:	dd04      	ble.n	800263e <computeCurrentCarPosition+0xc2>
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	2bc7      	cmp	r3, #199	; 0xc7
 8002638:	dc01      	bgt.n	800263e <computeCurrentCarPosition+0xc2>

		return "|         x      |\r\n";
 800263a:	4b27      	ldr	r3, [pc, #156]	; (80026d8 <computeCurrentCarPosition+0x15c>)
 800263c:	e037      	b.n	80026ae <computeCurrentCarPosition+0x132>

	} else if (value > 200 && value < 300) {
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	2bc8      	cmp	r3, #200	; 0xc8
 8002642:	dd05      	ble.n	8002650 <computeCurrentCarPosition+0xd4>
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800264a:	da01      	bge.n	8002650 <computeCurrentCarPosition+0xd4>

		return"|          x     |\r\n";
 800264c:	4b23      	ldr	r3, [pc, #140]	; (80026dc <computeCurrentCarPosition+0x160>)
 800264e:	e02e      	b.n	80026ae <computeCurrentCarPosition+0x132>

	} else if (value > 300 && value < 400) {
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8002656:	dd05      	ble.n	8002664 <computeCurrentCarPosition+0xe8>
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800265e:	da01      	bge.n	8002664 <computeCurrentCarPosition+0xe8>

		return"|           x    |\r\n";
 8002660:	4b1f      	ldr	r3, [pc, #124]	; (80026e0 <computeCurrentCarPosition+0x164>)
 8002662:	e024      	b.n	80026ae <computeCurrentCarPosition+0x132>

	} else if (value > 400 && value < 500) {
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800266a:	dd05      	ble.n	8002678 <computeCurrentCarPosition+0xfc>
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002672:	da01      	bge.n	8002678 <computeCurrentCarPosition+0xfc>

		return"|            x   |\r\n";
 8002674:	4b1b      	ldr	r3, [pc, #108]	; (80026e4 <computeCurrentCarPosition+0x168>)
 8002676:	e01a      	b.n	80026ae <computeCurrentCarPosition+0x132>

	} else if (value > 500 && value < 600) {
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800267e:	dd05      	ble.n	800268c <computeCurrentCarPosition+0x110>
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8002686:	da01      	bge.n	800268c <computeCurrentCarPosition+0x110>

		return"|             x  |\r\n";
 8002688:	4b17      	ldr	r3, [pc, #92]	; (80026e8 <computeCurrentCarPosition+0x16c>)
 800268a:	e010      	b.n	80026ae <computeCurrentCarPosition+0x132>

	} else if (value > 600 && value < 700) {
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8002692:	dd05      	ble.n	80026a0 <computeCurrentCarPosition+0x124>
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 800269a:	da01      	bge.n	80026a0 <computeCurrentCarPosition+0x124>

		return"|              x |\r\n";
 800269c:	4b13      	ldr	r3, [pc, #76]	; (80026ec <computeCurrentCarPosition+0x170>)
 800269e:	e006      	b.n	80026ae <computeCurrentCarPosition+0x132>


	} else if (value > 700) {
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 80026a6:	dd01      	ble.n	80026ac <computeCurrentCarPosition+0x130>

		return"|               x|\r\n";
 80026a8:	4b11      	ldr	r3, [pc, #68]	; (80026f0 <computeCurrentCarPosition+0x174>)
 80026aa:	e000      	b.n	80026ae <computeCurrentCarPosition+0x132>
	}

	else {

		return "";
 80026ac:	4b11      	ldr	r3, [pc, #68]	; (80026f4 <computeCurrentCarPosition+0x178>)
	}
}
 80026ae:	4618      	mov	r0, r3
 80026b0:	3714      	adds	r7, #20
 80026b2:	46bd      	mov	sp, r7
 80026b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b8:	4770      	bx	lr
 80026ba:	bf00      	nop
 80026bc:	08015b70 	.word	0x08015b70
 80026c0:	08015b88 	.word	0x08015b88
 80026c4:	08015ba0 	.word	0x08015ba0
 80026c8:	08015bb8 	.word	0x08015bb8
 80026cc:	08015bd0 	.word	0x08015bd0
 80026d0:	08015be8 	.word	0x08015be8
 80026d4:	08015c00 	.word	0x08015c00
 80026d8:	08015c18 	.word	0x08015c18
 80026dc:	08015c30 	.word	0x08015c30
 80026e0:	08015c48 	.word	0x08015c48
 80026e4:	08015c60 	.word	0x08015c60
 80026e8:	08015c78 	.word	0x08015c78
 80026ec:	08015c90 	.word	0x08015c90
 80026f0:	08015ca8 	.word	0x08015ca8
 80026f4:	08015cc0 	.word	0x08015cc0

080026f8 <performPitStop>:

char* performPitStop() {
 80026f8:	b480      	push	{r7}
 80026fa:	af00      	add	r7, sp, #0

	return PIT_LANE
 80026fc:	4b02      	ldr	r3, [pc, #8]	; (8002708 <performPitStop+0x10>)
			"|                ||  x  |\r\n"
			PIT_LANE
			"\n";
}
 80026fe:	4618      	mov	r0, r3
 8002700:	46bd      	mov	sp, r7
 8002702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002706:	4770      	bx	lr
 8002708:	08015cc4 	.word	0x08015cc4

0800270c <computeTrackOpponent>:

char* computeTrackOpponent(u_int8_t position) {
 800270c:	b480      	push	{r7}
 800270e:	b083      	sub	sp, #12
 8002710:	af00      	add	r7, sp, #0
 8002712:	4603      	mov	r3, r0
 8002714:	71fb      	strb	r3, [r7, #7]

	if (position <= 4) {
 8002716:	79fb      	ldrb	r3, [r7, #7]
 8002718:	2b04      	cmp	r3, #4
 800271a:	d801      	bhi.n	8002720 <computeTrackOpponent+0x14>

		return"|  *             |\r\n";
 800271c:	4b0e      	ldr	r3, [pc, #56]	; (8002758 <computeTrackOpponent+0x4c>)
 800271e:	e015      	b.n	800274c <computeTrackOpponent+0x40>

	} else if (position > 4 && position <= 8) {
 8002720:	79fb      	ldrb	r3, [r7, #7]
 8002722:	2b04      	cmp	r3, #4
 8002724:	d904      	bls.n	8002730 <computeTrackOpponent+0x24>
 8002726:	79fb      	ldrb	r3, [r7, #7]
 8002728:	2b08      	cmp	r3, #8
 800272a:	d801      	bhi.n	8002730 <computeTrackOpponent+0x24>

		return"|     *          |\r\n";
 800272c:	4b0b      	ldr	r3, [pc, #44]	; (800275c <computeTrackOpponent+0x50>)
 800272e:	e00d      	b.n	800274c <computeTrackOpponent+0x40>

	} else if (position > 8 && position <= 12) {
 8002730:	79fb      	ldrb	r3, [r7, #7]
 8002732:	2b08      	cmp	r3, #8
 8002734:	d904      	bls.n	8002740 <computeTrackOpponent+0x34>
 8002736:	79fb      	ldrb	r3, [r7, #7]
 8002738:	2b0c      	cmp	r3, #12
 800273a:	d801      	bhi.n	8002740 <computeTrackOpponent+0x34>

		return"|          *     |\r\n";
 800273c:	4b08      	ldr	r3, [pc, #32]	; (8002760 <computeTrackOpponent+0x54>)
 800273e:	e005      	b.n	800274c <computeTrackOpponent+0x40>

	} else if (position > 12) {
 8002740:	79fb      	ldrb	r3, [r7, #7]
 8002742:	2b0c      	cmp	r3, #12
 8002744:	d901      	bls.n	800274a <computeTrackOpponent+0x3e>

		return"|             *  |\r\n";
 8002746:	4b07      	ldr	r3, [pc, #28]	; (8002764 <computeTrackOpponent+0x58>)
 8002748:	e000      	b.n	800274c <computeTrackOpponent+0x40>

	} else {

		return CLEAR_TRACK;
 800274a:	4b07      	ldr	r3, [pc, #28]	; (8002768 <computeTrackOpponent+0x5c>)
	}
}
 800274c:	4618      	mov	r0, r3
 800274e:	370c      	adds	r7, #12
 8002750:	46bd      	mov	sp, r7
 8002752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002756:	4770      	bx	lr
 8002758:	08015d18 	.word	0x08015d18
 800275c:	08015d30 	.word	0x08015d30
 8002760:	08015d48 	.word	0x08015d48
 8002764:	08015d60 	.word	0x08015d60
 8002768:	08015d78 	.word	0x08015d78

0800276c <getClearTrackString>:

char* getClearTrackString() {
 800276c:	b480      	push	{r7}
 800276e:	af00      	add	r7, sp, #0

	return CLEAR_TRACK;
 8002770:	4b02      	ldr	r3, [pc, #8]	; (800277c <getClearTrackString+0x10>)
}
 8002772:	4618      	mov	r0, r3
 8002774:	46bd      	mov	sp, r7
 8002776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277a:	4770      	bx	lr
 800277c:	08015d78 	.word	0x08015d78

08002780 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002780:	f8df d034 	ldr.w	sp, [pc, #52]	; 80027b8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002784:	f7ff fec8 	bl	8002518 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002788:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800278a:	e003      	b.n	8002794 <LoopCopyDataInit>

0800278c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800278c:	4b0b      	ldr	r3, [pc, #44]	; (80027bc <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800278e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002790:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002792:	3104      	adds	r1, #4

08002794 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002794:	480a      	ldr	r0, [pc, #40]	; (80027c0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002796:	4b0b      	ldr	r3, [pc, #44]	; (80027c4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002798:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800279a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800279c:	d3f6      	bcc.n	800278c <CopyDataInit>
	ldr	r2, =_sbss
 800279e:	4a0a      	ldr	r2, [pc, #40]	; (80027c8 <LoopForever+0x12>)
	b	LoopFillZerobss
 80027a0:	e002      	b.n	80027a8 <LoopFillZerobss>

080027a2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80027a2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80027a4:	f842 3b04 	str.w	r3, [r2], #4

080027a8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80027a8:	4b08      	ldr	r3, [pc, #32]	; (80027cc <LoopForever+0x16>)
	cmp	r2, r3
 80027aa:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80027ac:	d3f9      	bcc.n	80027a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80027ae:	f010 fac1 	bl	8012d34 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80027b2:	f7fe fba3 	bl	8000efc <main>

080027b6 <LoopForever>:

LoopForever:
    b LoopForever
 80027b6:	e7fe      	b.n	80027b6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80027b8:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80027bc:	08016908 	.word	0x08016908
	ldr	r0, =_sdata
 80027c0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80027c4:	200006e0 	.word	0x200006e0
	ldr	r2, =_sbss
 80027c8:	200006e0 	.word	0x200006e0
	ldr	r3, = _ebss
 80027cc:	20004f8c 	.word	0x20004f8c

080027d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80027d0:	e7fe      	b.n	80027d0 <ADC1_2_IRQHandler>
	...

080027d4 <BSP_LED_Off>:
  * @param  Led  LED to be set off
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b082      	sub	sp, #8
 80027d8:	af00      	add	r7, sp, #0
 80027da:	4603      	mov	r3, r0
 80027dc:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET);
 80027de:	79fb      	ldrb	r3, [r7, #7]
 80027e0:	4a06      	ldr	r2, [pc, #24]	; (80027fc <BSP_LED_Off+0x28>)
 80027e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027e6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80027ea:	b291      	uxth	r1, r2
 80027ec:	2200      	movs	r2, #0
 80027ee:	4618      	mov	r0, r3
 80027f0:	f009 fa3c 	bl	800bc6c <HAL_GPIO_WritePin>
}
 80027f4:	bf00      	nop
 80027f6:	3708      	adds	r7, #8
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}
 80027fc:	20000004 	.word	0x20000004

08002800 <BSP_LED_Toggle>:
  * @param  Led  LED to be toggled
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b082      	sub	sp, #8
 8002804:	af00      	add	r7, sp, #0
 8002806:	4603      	mov	r3, r0
 8002808:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 800280a:	79fb      	ldrb	r3, [r7, #7]
 800280c:	4a06      	ldr	r2, [pc, #24]	; (8002828 <BSP_LED_Toggle+0x28>)
 800280e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002812:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002816:	b292      	uxth	r2, r2
 8002818:	4611      	mov	r1, r2
 800281a:	4618      	mov	r0, r3
 800281c:	f009 fa3e 	bl	800bc9c <HAL_GPIO_TogglePin>
}
 8002820:	bf00      	nop
 8002822:	3708      	adds	r7, #8
 8002824:	46bd      	mov	sp, r7
 8002826:	bd80      	pop	{r7, pc}
 8002828:	20000004 	.word	0x20000004

0800282c <BSP_PB_Init>:
  *                      @arg  BUTTON_MODE_GPIO  Button will be used as simple IO
  *                      @arg  BUTTON_MODE_EXTI  Button will be connected to EXTI line 
  *                                              with interrupt generation capability  
  */
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b088      	sub	sp, #32
 8002830:	af00      	add	r7, sp, #0
 8002832:	4603      	mov	r3, r0
 8002834:	460a      	mov	r2, r1
 8002836:	71fb      	strb	r3, [r7, #7]
 8002838:	4613      	mov	r3, r2
 800283a:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable the BUTTON clock */
  USER_BUTTON_GPIO_CLK_ENABLE();
 800283c:	4b23      	ldr	r3, [pc, #140]	; (80028cc <BSP_PB_Init+0xa0>)
 800283e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002840:	4a22      	ldr	r2, [pc, #136]	; (80028cc <BSP_PB_Init+0xa0>)
 8002842:	f043 0304 	orr.w	r3, r3, #4
 8002846:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002848:	4b20      	ldr	r3, [pc, #128]	; (80028cc <BSP_PB_Init+0xa0>)
 800284a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800284c:	f003 0304 	and.w	r3, r3, #4
 8002850:	60bb      	str	r3, [r7, #8]
 8002852:	68bb      	ldr	r3, [r7, #8]
  
  if(ButtonMode == BUTTON_MODE_GPIO)
 8002854:	79bb      	ldrb	r3, [r7, #6]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d112      	bne.n	8002880 <BSP_PB_Init+0x54>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Pin = BUTTON_PIN[Button];
 800285a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800285e:	60fb      	str	r3, [r7, #12]
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8002860:	2300      	movs	r3, #0
 8002862:	613b      	str	r3, [r7, #16]
    gpio_init_structure.Pull = GPIO_PULLUP;
 8002864:	2301      	movs	r3, #1
 8002866:	617b      	str	r3, [r7, #20]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8002868:	2302      	movs	r3, #2
 800286a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 800286c:	79fb      	ldrb	r3, [r7, #7]
 800286e:	4a18      	ldr	r2, [pc, #96]	; (80028d0 <BSP_PB_Init+0xa4>)
 8002870:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002874:	f107 020c 	add.w	r2, r7, #12
 8002878:	4611      	mov	r1, r2
 800287a:	4618      	mov	r0, r3
 800287c:	f008 ff58 	bl	800b730 <HAL_GPIO_Init>
  }
  
  if(ButtonMode == BUTTON_MODE_EXTI)
 8002880:	79bb      	ldrb	r3, [r7, #6]
 8002882:	2b01      	cmp	r3, #1
 8002884:	d11e      	bne.n	80028c4 <BSP_PB_Init+0x98>
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Pin = BUTTON_PIN[Button];
 8002886:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800288a:	60fb      	str	r3, [r7, #12]
    gpio_init_structure.Pull = GPIO_PULLUP;
 800288c:	2301      	movs	r3, #1
 800288e:	617b      	str	r3, [r7, #20]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002890:	2303      	movs	r3, #3
 8002892:	61bb      	str	r3, [r7, #24]
    
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8002894:	4b0f      	ldr	r3, [pc, #60]	; (80028d4 <BSP_PB_Init+0xa8>)
 8002896:	613b      	str	r3, [r7, #16]
    
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8002898:	79fb      	ldrb	r3, [r7, #7]
 800289a:	4a0d      	ldr	r2, [pc, #52]	; (80028d0 <BSP_PB_Init+0xa4>)
 800289c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028a0:	f107 020c 	add.w	r2, r7, #12
 80028a4:	4611      	mov	r1, r2
 80028a6:	4618      	mov	r0, r3
 80028a8:	f008 ff42 	bl	800b730 <HAL_GPIO_Init>
    
    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 80028ac:	2328      	movs	r3, #40	; 0x28
 80028ae:	b25b      	sxtb	r3, r3
 80028b0:	2200      	movs	r2, #0
 80028b2:	210f      	movs	r1, #15
 80028b4:	4618      	mov	r0, r3
 80028b6:	f008 ff11 	bl	800b6dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 80028ba:	2328      	movs	r3, #40	; 0x28
 80028bc:	b25b      	sxtb	r3, r3
 80028be:	4618      	mov	r0, r3
 80028c0:	f008 ff28 	bl	800b714 <HAL_NVIC_EnableIRQ>
  }
}
 80028c4:	bf00      	nop
 80028c6:	3720      	adds	r7, #32
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bd80      	pop	{r7, pc}
 80028cc:	40021000 	.word	0x40021000
 80028d0:	20000008 	.word	0x20000008
 80028d4:	10110000 	.word	0x10110000

080028d8 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b08a      	sub	sp, #40	; 0x28
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80028e0:	4b27      	ldr	r3, [pc, #156]	; (8002980 <I2Cx_MspInit+0xa8>)
 80028e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028e4:	4a26      	ldr	r2, [pc, #152]	; (8002980 <I2Cx_MspInit+0xa8>)
 80028e6:	f043 0302 	orr.w	r3, r3, #2
 80028ea:	64d3      	str	r3, [r2, #76]	; 0x4c
 80028ec:	4b24      	ldr	r3, [pc, #144]	; (8002980 <I2Cx_MspInit+0xa8>)
 80028ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028f0:	f003 0302 	and.w	r3, r3, #2
 80028f4:	613b      	str	r3, [r7, #16]
 80028f6:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 80028f8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80028fc:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80028fe:	2312      	movs	r3, #18
 8002900:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8002902:	2301      	movs	r3, #1
 8002904:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002906:	2303      	movs	r3, #3
 8002908:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 800290a:	2304      	movs	r3, #4
 800290c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800290e:	f107 0314 	add.w	r3, r7, #20
 8002912:	4619      	mov	r1, r3
 8002914:	481b      	ldr	r0, [pc, #108]	; (8002984 <I2Cx_MspInit+0xac>)
 8002916:	f008 ff0b 	bl	800b730 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800291a:	f107 0314 	add.w	r3, r7, #20
 800291e:	4619      	mov	r1, r3
 8002920:	4818      	ldr	r0, [pc, #96]	; (8002984 <I2Cx_MspInit+0xac>)
 8002922:	f008 ff05 	bl	800b730 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8002926:	4b16      	ldr	r3, [pc, #88]	; (8002980 <I2Cx_MspInit+0xa8>)
 8002928:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800292a:	4a15      	ldr	r2, [pc, #84]	; (8002980 <I2Cx_MspInit+0xa8>)
 800292c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002930:	6593      	str	r3, [r2, #88]	; 0x58
 8002932:	4b13      	ldr	r3, [pc, #76]	; (8002980 <I2Cx_MspInit+0xa8>)
 8002934:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002936:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800293a:	60fb      	str	r3, [r7, #12]
 800293c:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 800293e:	4b10      	ldr	r3, [pc, #64]	; (8002980 <I2Cx_MspInit+0xa8>)
 8002940:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002942:	4a0f      	ldr	r2, [pc, #60]	; (8002980 <I2Cx_MspInit+0xa8>)
 8002944:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002948:	6393      	str	r3, [r2, #56]	; 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 800294a:	4b0d      	ldr	r3, [pc, #52]	; (8002980 <I2Cx_MspInit+0xa8>)
 800294c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800294e:	4a0c      	ldr	r2, [pc, #48]	; (8002980 <I2Cx_MspInit+0xa8>)
 8002950:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002954:	6393      	str	r3, [r2, #56]	; 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8002956:	2200      	movs	r2, #0
 8002958:	210f      	movs	r1, #15
 800295a:	2021      	movs	r0, #33	; 0x21
 800295c:	f008 febe 	bl	800b6dc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8002960:	2021      	movs	r0, #33	; 0x21
 8002962:	f008 fed7 	bl	800b714 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8002966:	2200      	movs	r2, #0
 8002968:	210f      	movs	r1, #15
 800296a:	2022      	movs	r0, #34	; 0x22
 800296c:	f008 feb6 	bl	800b6dc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8002970:	2022      	movs	r0, #34	; 0x22
 8002972:	f008 fecf 	bl	800b714 <HAL_NVIC_EnableIRQ>
}
 8002976:	bf00      	nop
 8002978:	3728      	adds	r7, #40	; 0x28
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}
 800297e:	bf00      	nop
 8002980:	40021000 	.word	0x40021000
 8002984:	48000400 	.word	0x48000400

08002988 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b082      	sub	sp, #8
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	4a12      	ldr	r2, [pc, #72]	; (80029dc <I2Cx_Init+0x54>)
 8002994:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	4a11      	ldr	r2, [pc, #68]	; (80029e0 <I2Cx_Init+0x58>)
 800299a:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2200      	movs	r2, #0
 80029a0:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2201      	movs	r2, #1
 80029a6:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2200      	movs	r2, #0
 80029ac:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2200      	movs	r2, #0
 80029b2:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2200      	movs	r2, #0
 80029b8:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2200      	movs	r2, #0
 80029be:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 80029c0:	6878      	ldr	r0, [r7, #4]
 80029c2:	f7ff ff89 	bl	80028d8 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 80029c6:	6878      	ldr	r0, [r7, #4]
 80029c8:	f009 f99a 	bl	800bd00 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 80029cc:	2100      	movs	r1, #0
 80029ce:	6878      	ldr	r0, [r7, #4]
 80029d0:	f00a f90e 	bl	800cbf0 <HAL_I2CEx_ConfigAnalogFilter>
}
 80029d4:	bf00      	nop
 80029d6:	3708      	adds	r7, #8
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd80      	pop	{r7, pc}
 80029dc:	40005800 	.word	0x40005800
 80029e0:	00702681 	.word	0x00702681

080029e4 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b08a      	sub	sp, #40	; 0x28
 80029e8:	af04      	add	r7, sp, #16
 80029ea:	60f8      	str	r0, [r7, #12]
 80029ec:	4608      	mov	r0, r1
 80029ee:	4611      	mov	r1, r2
 80029f0:	461a      	mov	r2, r3
 80029f2:	4603      	mov	r3, r0
 80029f4:	72fb      	strb	r3, [r7, #11]
 80029f6:	460b      	mov	r3, r1
 80029f8:	813b      	strh	r3, [r7, #8]
 80029fa:	4613      	mov	r3, r2
 80029fc:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80029fe:	2300      	movs	r3, #0
 8002a00:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8002a02:	7afb      	ldrb	r3, [r7, #11]
 8002a04:	b299      	uxth	r1, r3
 8002a06:	88f8      	ldrh	r0, [r7, #6]
 8002a08:	893a      	ldrh	r2, [r7, #8]
 8002a0a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a0e:	9302      	str	r3, [sp, #8]
 8002a10:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002a12:	9301      	str	r3, [sp, #4]
 8002a14:	6a3b      	ldr	r3, [r7, #32]
 8002a16:	9300      	str	r3, [sp, #0]
 8002a18:	4603      	mov	r3, r0
 8002a1a:	68f8      	ldr	r0, [r7, #12]
 8002a1c:	f009 fd2c 	bl	800c478 <HAL_I2C_Mem_Read>
 8002a20:	4603      	mov	r3, r0
 8002a22:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8002a24:	7dfb      	ldrb	r3, [r7, #23]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d004      	beq.n	8002a34 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8002a2a:	7afb      	ldrb	r3, [r7, #11]
 8002a2c:	4619      	mov	r1, r3
 8002a2e:	68f8      	ldr	r0, [r7, #12]
 8002a30:	f000 f832 	bl	8002a98 <I2Cx_Error>
  }
  return status;
 8002a34:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a36:	4618      	mov	r0, r3
 8002a38:	3718      	adds	r7, #24
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}

08002a3e <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8002a3e:	b580      	push	{r7, lr}
 8002a40:	b08a      	sub	sp, #40	; 0x28
 8002a42:	af04      	add	r7, sp, #16
 8002a44:	60f8      	str	r0, [r7, #12]
 8002a46:	4608      	mov	r0, r1
 8002a48:	4611      	mov	r1, r2
 8002a4a:	461a      	mov	r2, r3
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	72fb      	strb	r3, [r7, #11]
 8002a50:	460b      	mov	r3, r1
 8002a52:	813b      	strh	r3, [r7, #8]
 8002a54:	4613      	mov	r3, r2
 8002a56:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002a58:	2300      	movs	r3, #0
 8002a5a:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8002a5c:	7afb      	ldrb	r3, [r7, #11]
 8002a5e:	b299      	uxth	r1, r3
 8002a60:	88f8      	ldrh	r0, [r7, #6]
 8002a62:	893a      	ldrh	r2, [r7, #8]
 8002a64:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a68:	9302      	str	r3, [sp, #8]
 8002a6a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002a6c:	9301      	str	r3, [sp, #4]
 8002a6e:	6a3b      	ldr	r3, [r7, #32]
 8002a70:	9300      	str	r3, [sp, #0]
 8002a72:	4603      	mov	r3, r0
 8002a74:	68f8      	ldr	r0, [r7, #12]
 8002a76:	f009 fbeb 	bl	800c250 <HAL_I2C_Mem_Write>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8002a7e:	7dfb      	ldrb	r3, [r7, #23]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d004      	beq.n	8002a8e <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8002a84:	7afb      	ldrb	r3, [r7, #11]
 8002a86:	4619      	mov	r1, r3
 8002a88:	68f8      	ldr	r0, [r7, #12]
 8002a8a:	f000 f805 	bl	8002a98 <I2Cx_Error>
  }
  return status;
 8002a8e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a90:	4618      	mov	r0, r3
 8002a92:	3718      	adds	r7, #24
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bd80      	pop	{r7, pc}

08002a98 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b082      	sub	sp, #8
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
 8002aa0:	460b      	mov	r3, r1
 8002aa2:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8002aa4:	6878      	ldr	r0, [r7, #4]
 8002aa6:	f009 f9ba 	bl	800be1e <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8002aaa:	6878      	ldr	r0, [r7, #4]
 8002aac:	f7ff ff6c 	bl	8002988 <I2Cx_Init>
}
 8002ab0:	bf00      	nop
 8002ab2:	3708      	adds	r7, #8
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bd80      	pop	{r7, pc}

08002ab8 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8002abc:	4802      	ldr	r0, [pc, #8]	; (8002ac8 <SENSOR_IO_Init+0x10>)
 8002abe:	f7ff ff63 	bl	8002988 <I2Cx_Init>
}
 8002ac2:	bf00      	nop
 8002ac4:	bd80      	pop	{r7, pc}
 8002ac6:	bf00      	nop
 8002ac8:	20004eec 	.word	0x20004eec

08002acc <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b084      	sub	sp, #16
 8002ad0:	af02      	add	r7, sp, #8
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	71fb      	strb	r3, [r7, #7]
 8002ad6:	460b      	mov	r3, r1
 8002ad8:	71bb      	strb	r3, [r7, #6]
 8002ada:	4613      	mov	r3, r2
 8002adc:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8002ade:	79bb      	ldrb	r3, [r7, #6]
 8002ae0:	b29a      	uxth	r2, r3
 8002ae2:	79f9      	ldrb	r1, [r7, #7]
 8002ae4:	2301      	movs	r3, #1
 8002ae6:	9301      	str	r3, [sp, #4]
 8002ae8:	1d7b      	adds	r3, r7, #5
 8002aea:	9300      	str	r3, [sp, #0]
 8002aec:	2301      	movs	r3, #1
 8002aee:	4803      	ldr	r0, [pc, #12]	; (8002afc <SENSOR_IO_Write+0x30>)
 8002af0:	f7ff ffa5 	bl	8002a3e <I2Cx_WriteMultiple>
}
 8002af4:	bf00      	nop
 8002af6:	3708      	adds	r7, #8
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bd80      	pop	{r7, pc}
 8002afc:	20004eec 	.word	0x20004eec

08002b00 <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b086      	sub	sp, #24
 8002b04:	af02      	add	r7, sp, #8
 8002b06:	4603      	mov	r3, r0
 8002b08:	460a      	mov	r2, r1
 8002b0a:	71fb      	strb	r3, [r7, #7]
 8002b0c:	4613      	mov	r3, r2
 8002b0e:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8002b10:	2300      	movs	r3, #0
 8002b12:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8002b14:	79bb      	ldrb	r3, [r7, #6]
 8002b16:	b29a      	uxth	r2, r3
 8002b18:	79f9      	ldrb	r1, [r7, #7]
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	9301      	str	r3, [sp, #4]
 8002b1e:	f107 030f 	add.w	r3, r7, #15
 8002b22:	9300      	str	r3, [sp, #0]
 8002b24:	2301      	movs	r3, #1
 8002b26:	4804      	ldr	r0, [pc, #16]	; (8002b38 <SENSOR_IO_Read+0x38>)
 8002b28:	f7ff ff5c 	bl	80029e4 <I2Cx_ReadMultiple>

  return read_value;
 8002b2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b2e:	4618      	mov	r0, r3
 8002b30:	3710      	adds	r7, #16
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bd80      	pop	{r7, pc}
 8002b36:	bf00      	nop
 8002b38:	20004eec 	.word	0x20004eec

08002b3c <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b084      	sub	sp, #16
 8002b40:	af02      	add	r7, sp, #8
 8002b42:	603a      	str	r2, [r7, #0]
 8002b44:	461a      	mov	r2, r3
 8002b46:	4603      	mov	r3, r0
 8002b48:	71fb      	strb	r3, [r7, #7]
 8002b4a:	460b      	mov	r3, r1
 8002b4c:	71bb      	strb	r3, [r7, #6]
 8002b4e:	4613      	mov	r3, r2
 8002b50:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 8002b52:	79bb      	ldrb	r3, [r7, #6]
 8002b54:	b29a      	uxth	r2, r3
 8002b56:	79f9      	ldrb	r1, [r7, #7]
 8002b58:	88bb      	ldrh	r3, [r7, #4]
 8002b5a:	9301      	str	r3, [sp, #4]
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	9300      	str	r3, [sp, #0]
 8002b60:	2301      	movs	r3, #1
 8002b62:	4804      	ldr	r0, [pc, #16]	; (8002b74 <SENSOR_IO_ReadMultiple+0x38>)
 8002b64:	f7ff ff3e 	bl	80029e4 <I2Cx_ReadMultiple>
 8002b68:	4603      	mov	r3, r0
 8002b6a:	b29b      	uxth	r3, r3
}
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	3708      	adds	r7, #8
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bd80      	pop	{r7, pc}
 8002b74:	20004eec 	.word	0x20004eec

08002b78 <BSP_I2C2_Init>:
/**
  * @brief  Initialize BSP I2C2.
  * @retval BSP status.
  */
int32_t BSP_I2C2_Init(void)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b082      	sub	sp, #8
 8002b7c:	af00      	add	r7, sp, #0
  int32_t status = BSP_ERROR_NONE;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	607b      	str	r3, [r7, #4]

  hbus_i2c2.Instance = BUS_I2C2;
 8002b82:	4b19      	ldr	r3, [pc, #100]	; (8002be8 <BSP_I2C2_Init+0x70>)
 8002b84:	4a19      	ldr	r2, [pc, #100]	; (8002bec <BSP_I2C2_Init+0x74>)
 8002b86:	601a      	str	r2, [r3, #0]

  if (I2c2InitCounter == 0U)
 8002b88:	4b19      	ldr	r3, [pc, #100]	; (8002bf0 <BSP_I2C2_Init+0x78>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d11b      	bne.n	8002bc8 <BSP_I2C2_Init+0x50>
  {
    if (HAL_I2C_GetState(&hbus_i2c2) == HAL_I2C_STATE_RESET)
 8002b90:	4815      	ldr	r0, [pc, #84]	; (8002be8 <BSP_I2C2_Init+0x70>)
 8002b92:	f009 fd8b 	bl	800c6ac <HAL_I2C_GetState>
 8002b96:	4603      	mov	r3, r0
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d115      	bne.n	8002bc8 <BSP_I2C2_Init+0x50>
    {
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 0)
      /* Init the I2C1 Msp */
      I2C2_MspInit(&hbus_i2c2);
 8002b9c:	4812      	ldr	r0, [pc, #72]	; (8002be8 <BSP_I2C2_Init+0x70>)
 8002b9e:	f000 f8b3 	bl	8002d08 <I2C2_MspInit>

      if (MX_I2C2_Init(&hbus_i2c2, I2C_GetTiming(HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2C2), BUS_I2C2_FREQUENCY)) != HAL_OK)
 8002ba2:	2080      	movs	r0, #128	; 0x80
 8002ba4:	f00b fa38 	bl	800e018 <HAL_RCCEx_GetPeriphCLKFreq>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	4912      	ldr	r1, [pc, #72]	; (8002bf4 <BSP_I2C2_Init+0x7c>)
 8002bac:	4618      	mov	r0, r3
 8002bae:	f000 f9c7 	bl	8002f40 <I2C_GetTiming>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	4619      	mov	r1, r3
 8002bb6:	480c      	ldr	r0, [pc, #48]	; (8002be8 <BSP_I2C2_Init+0x70>)
 8002bb8:	f000 f876 	bl	8002ca8 <MX_I2C2_Init>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d002      	beq.n	8002bc8 <BSP_I2C2_Init+0x50>
      {
        status = BSP_ERROR_BUS_FAILURE;
 8002bc2:	f06f 0307 	mvn.w	r3, #7
 8002bc6:	607b      	str	r3, [r7, #4]
        }
      }
#endif
    }
  }
  if (I2c2InitCounter < 0xFFFFFFFFU)
 8002bc8:	4b09      	ldr	r3, [pc, #36]	; (8002bf0 <BSP_I2C2_Init+0x78>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bd0:	d004      	beq.n	8002bdc <BSP_I2C2_Init+0x64>
  {
    I2c2InitCounter++;
 8002bd2:	4b07      	ldr	r3, [pc, #28]	; (8002bf0 <BSP_I2C2_Init+0x78>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	3301      	adds	r3, #1
 8002bd8:	4a05      	ldr	r2, [pc, #20]	; (8002bf0 <BSP_I2C2_Init+0x78>)
 8002bda:	6013      	str	r3, [r2, #0]
  }
  return status;
 8002bdc:	687b      	ldr	r3, [r7, #4]
}
 8002bde:	4618      	mov	r0, r3
 8002be0:	3708      	adds	r7, #8
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}
 8002be6:	bf00      	nop
 8002be8:	200009c8 	.word	0x200009c8
 8002bec:	40005800 	.word	0x40005800
 8002bf0:	200009c4 	.word	0x200009c4
 8002bf4:	000186a0 	.word	0x000186a0

08002bf8 <BSP_I2C2_DeInit>:
/**
  * @brief  DeInitialize BSP I2C2.
  * @retval BSP status.
  */
int32_t BSP_I2C2_DeInit(void)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b082      	sub	sp, #8
 8002bfc:	af00      	add	r7, sp, #0
  int32_t status = BSP_ERROR_NONE;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	607b      	str	r3, [r7, #4]

  if (I2c2InitCounter > 0U)
 8002c02:	4b0f      	ldr	r3, [pc, #60]	; (8002c40 <BSP_I2C2_DeInit+0x48>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d014      	beq.n	8002c34 <BSP_I2C2_DeInit+0x3c>
  {
    I2c2InitCounter--;
 8002c0a:	4b0d      	ldr	r3, [pc, #52]	; (8002c40 <BSP_I2C2_DeInit+0x48>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	3b01      	subs	r3, #1
 8002c10:	4a0b      	ldr	r2, [pc, #44]	; (8002c40 <BSP_I2C2_DeInit+0x48>)
 8002c12:	6013      	str	r3, [r2, #0]
    if (I2c2InitCounter == 0U)
 8002c14:	4b0a      	ldr	r3, [pc, #40]	; (8002c40 <BSP_I2C2_DeInit+0x48>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d10b      	bne.n	8002c34 <BSP_I2C2_DeInit+0x3c>
    {
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 0)
      I2C2_MspDeInit(&hbus_i2c2);
 8002c1c:	4809      	ldr	r0, [pc, #36]	; (8002c44 <BSP_I2C2_DeInit+0x4c>)
 8002c1e:	f000 f8cb 	bl	8002db8 <I2C2_MspDeInit>
#endif

      /* De-Init the I2C */
      if (HAL_I2C_DeInit(&hbus_i2c2) != HAL_OK)
 8002c22:	4808      	ldr	r0, [pc, #32]	; (8002c44 <BSP_I2C2_DeInit+0x4c>)
 8002c24:	f009 f8fb 	bl	800be1e <HAL_I2C_DeInit>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d002      	beq.n	8002c34 <BSP_I2C2_DeInit+0x3c>
      {
        status = BSP_ERROR_PERIPH_FAILURE;
 8002c2e:	f06f 0303 	mvn.w	r3, #3
 8002c32:	607b      	str	r3, [r7, #4]
      }
    }
  }

  return status;
 8002c34:	687b      	ldr	r3, [r7, #4]
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	3708      	adds	r7, #8
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}
 8002c3e:	bf00      	nop
 8002c40:	200009c4 	.word	0x200009c4
 8002c44:	200009c8 	.word	0x200009c8

08002c48 <BSP_I2C2_WriteReg>:
  * @param  pData   Pointer to data buffer.
  * @param  Length  Number of data.
  * @retval BSP status.
  */
int32_t BSP_I2C2_WriteReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b086      	sub	sp, #24
 8002c4c:	af02      	add	r7, sp, #8
 8002c4e:	60ba      	str	r2, [r7, #8]
 8002c50:	461a      	mov	r2, r3
 8002c52:	4603      	mov	r3, r0
 8002c54:	81fb      	strh	r3, [r7, #14]
 8002c56:	460b      	mov	r3, r1
 8002c58:	81bb      	strh	r3, [r7, #12]
 8002c5a:	4613      	mov	r3, r2
 8002c5c:	80fb      	strh	r3, [r7, #6]
  return I2C2_WriteReg(DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length);
 8002c5e:	89b9      	ldrh	r1, [r7, #12]
 8002c60:	89f8      	ldrh	r0, [r7, #14]
 8002c62:	88fb      	ldrh	r3, [r7, #6]
 8002c64:	9300      	str	r3, [sp, #0]
 8002c66:	68bb      	ldr	r3, [r7, #8]
 8002c68:	2201      	movs	r2, #1
 8002c6a:	f000 f8c1 	bl	8002df0 <I2C2_WriteReg>
 8002c6e:	4603      	mov	r3, r0
}
 8002c70:	4618      	mov	r0, r3
 8002c72:	3710      	adds	r7, #16
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bd80      	pop	{r7, pc}

08002c78 <BSP_I2C2_ReadReg>:
  * @param  pData   Pointer to data buffer.
  * @param  Length  Number of data.
  * @retval BSP status
  */
int32_t BSP_I2C2_ReadReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b086      	sub	sp, #24
 8002c7c:	af02      	add	r7, sp, #8
 8002c7e:	60ba      	str	r2, [r7, #8]
 8002c80:	461a      	mov	r2, r3
 8002c82:	4603      	mov	r3, r0
 8002c84:	81fb      	strh	r3, [r7, #14]
 8002c86:	460b      	mov	r3, r1
 8002c88:	81bb      	strh	r3, [r7, #12]
 8002c8a:	4613      	mov	r3, r2
 8002c8c:	80fb      	strh	r3, [r7, #6]
  return I2C2_ReadReg(DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length);
 8002c8e:	89b9      	ldrh	r1, [r7, #12]
 8002c90:	89f8      	ldrh	r0, [r7, #14]
 8002c92:	88fb      	ldrh	r3, [r7, #6]
 8002c94:	9300      	str	r3, [sp, #0]
 8002c96:	68bb      	ldr	r3, [r7, #8]
 8002c98:	2201      	movs	r2, #1
 8002c9a:	f000 f8fd 	bl	8002e98 <I2C2_ReadReg>
 8002c9e:	4603      	mov	r3, r0
}
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	3710      	adds	r7, #16
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bd80      	pop	{r7, pc}

08002ca8 <MX_I2C2_Init>:
  * @param  hI2c I2C handle.
  * @param  timing I2C timing.
  * @retval HAL status.
  */
__weak HAL_StatusTypeDef MX_I2C2_Init(I2C_HandleTypeDef *hI2c, uint32_t timing)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b082      	sub	sp, #8
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
 8002cb0:	6039      	str	r1, [r7, #0]
  hI2c->Init.Timing           = timing;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	683a      	ldr	r2, [r7, #0]
 8002cb6:	605a      	str	r2, [r3, #4]
  hI2c->Init.OwnAddress1      = 0;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2200      	movs	r2, #0
 8002cbc:	609a      	str	r2, [r3, #8]
  hI2c->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2201      	movs	r2, #1
 8002cc2:	60da      	str	r2, [r3, #12]
  hI2c->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	611a      	str	r2, [r3, #16]
  hI2c->Init.OwnAddress2      = 0;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2200      	movs	r2, #0
 8002cce:	615a      	str	r2, [r3, #20]
  hI2c->Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	619a      	str	r2, [r3, #24]
  hI2c->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2200      	movs	r2, #0
 8002cda:	61da      	str	r2, [r3, #28]
  hI2c->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2200      	movs	r2, #0
 8002ce0:	621a      	str	r2, [r3, #32]

  return HAL_I2C_Init(hI2c);
 8002ce2:	6878      	ldr	r0, [r7, #4]
 8002ce4:	f009 f80c 	bl	800bd00 <HAL_I2C_Init>
 8002ce8:	4603      	mov	r3, r0
}
 8002cea:	4618      	mov	r0, r3
 8002cec:	3708      	adds	r7, #8
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bd80      	pop	{r7, pc}

08002cf2 <BSP_GetTick>:
/**
  * @brief  Provide a tick value in millisecond.
  * @retval Tick value.
  */
int32_t BSP_GetTick(void)
{
 8002cf2:	b580      	push	{r7, lr}
 8002cf4:	b082      	sub	sp, #8
 8002cf6:	af00      	add	r7, sp, #0
  uint32_t ret;
  ret = HAL_GetTick();
 8002cf8:	f008 fc08 	bl	800b50c <HAL_GetTick>
 8002cfc:	6078      	str	r0, [r7, #4]
  return (int32_t)ret;
 8002cfe:	687b      	ldr	r3, [r7, #4]
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	3708      	adds	r7, #8
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bd80      	pop	{r7, pc}

08002d08 <I2C2_MspInit>:
  * @brief  Initialize I2C2 MSP.
  * @param  hI2c  I2C handler
  * @retval None
  */
static void I2C2_MspInit(I2C_HandleTypeDef *hI2c)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b08a      	sub	sp, #40	; 0x28
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hI2c);

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  BUS_I2C2_SDA_GPIO_CLK_ENABLE();
 8002d10:	4b27      	ldr	r3, [pc, #156]	; (8002db0 <I2C2_MspInit+0xa8>)
 8002d12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d14:	4a26      	ldr	r2, [pc, #152]	; (8002db0 <I2C2_MspInit+0xa8>)
 8002d16:	f043 0302 	orr.w	r3, r3, #2
 8002d1a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002d1c:	4b24      	ldr	r3, [pc, #144]	; (8002db0 <I2C2_MspInit+0xa8>)
 8002d1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d20:	f003 0302 	and.w	r3, r3, #2
 8002d24:	613b      	str	r3, [r7, #16]
 8002d26:	693b      	ldr	r3, [r7, #16]
  BUS_I2C2_SCL_GPIO_CLK_ENABLE();
 8002d28:	4b21      	ldr	r3, [pc, #132]	; (8002db0 <I2C2_MspInit+0xa8>)
 8002d2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d2c:	4a20      	ldr	r2, [pc, #128]	; (8002db0 <I2C2_MspInit+0xa8>)
 8002d2e:	f043 0302 	orr.w	r3, r3, #2
 8002d32:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002d34:	4b1e      	ldr	r3, [pc, #120]	; (8002db0 <I2C2_MspInit+0xa8>)
 8002d36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d38:	f003 0302 	and.w	r3, r3, #2
 8002d3c:	60fb      	str	r3, [r7, #12]
 8002d3e:	68fb      	ldr	r3, [r7, #12]

  /* Configure I2C SCL as alternate function */
  gpio_init_structure.Pin       = BUS_I2C2_SCL_GPIO_PIN;
 8002d40:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002d44:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_OD;
 8002d46:	2312      	movs	r3, #18
 8002d48:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull      = GPIO_NOPULL;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8002d4e:	2302      	movs	r3, #2
 8002d50:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = BUS_I2C2_SCL_GPIO_AF;
 8002d52:	2304      	movs	r3, #4
 8002d54:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BUS_I2C2_SCL_GPIO_PORT, &gpio_init_structure);
 8002d56:	f107 0314 	add.w	r3, r7, #20
 8002d5a:	4619      	mov	r1, r3
 8002d5c:	4815      	ldr	r0, [pc, #84]	; (8002db4 <I2C2_MspInit+0xac>)
 8002d5e:	f008 fce7 	bl	800b730 <HAL_GPIO_Init>

  /* Configure I2C SDA as alternate function */
  gpio_init_structure.Pin       = BUS_I2C2_SDA_GPIO_PIN;
 8002d62:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002d66:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Alternate = BUS_I2C2_SDA_GPIO_AF;
 8002d68:	2304      	movs	r3, #4
 8002d6a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BUS_I2C2_SDA_GPIO_PORT, &gpio_init_structure);
 8002d6c:	f107 0314 	add.w	r3, r7, #20
 8002d70:	4619      	mov	r1, r3
 8002d72:	4810      	ldr	r0, [pc, #64]	; (8002db4 <I2C2_MspInit+0xac>)
 8002d74:	f008 fcdc 	bl	800b730 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  BUS_I2C2_CLK_ENABLE();
 8002d78:	4b0d      	ldr	r3, [pc, #52]	; (8002db0 <I2C2_MspInit+0xa8>)
 8002d7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d7c:	4a0c      	ldr	r2, [pc, #48]	; (8002db0 <I2C2_MspInit+0xa8>)
 8002d7e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002d82:	6593      	str	r3, [r2, #88]	; 0x58
 8002d84:	4b0a      	ldr	r3, [pc, #40]	; (8002db0 <I2C2_MspInit+0xa8>)
 8002d86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d88:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d8c:	60bb      	str	r3, [r7, #8]
 8002d8e:	68bb      	ldr	r3, [r7, #8]

  /* Force the I2C peripheral clock reset */
  BUS_I2C2_FORCE_RESET();
 8002d90:	4b07      	ldr	r3, [pc, #28]	; (8002db0 <I2C2_MspInit+0xa8>)
 8002d92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d94:	4a06      	ldr	r2, [pc, #24]	; (8002db0 <I2C2_MspInit+0xa8>)
 8002d96:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002d9a:	6393      	str	r3, [r2, #56]	; 0x38

  /* Release the I2C peripheral clock reset */
  BUS_I2C2_RELEASE_RESET();
 8002d9c:	4b04      	ldr	r3, [pc, #16]	; (8002db0 <I2C2_MspInit+0xa8>)
 8002d9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002da0:	4a03      	ldr	r2, [pc, #12]	; (8002db0 <I2C2_MspInit+0xa8>)
 8002da2:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002da6:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002da8:	bf00      	nop
 8002daa:	3728      	adds	r7, #40	; 0x28
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}
 8002db0:	40021000 	.word	0x40021000
 8002db4:	48000400 	.word	0x48000400

08002db8 <I2C2_MspDeInit>:
  * @brief  DeInitialize I2C MSP.
  * @param  hI2c  I2C handler
  * @retval None
  */
static void I2C2_MspDeInit(I2C_HandleTypeDef *hI2c)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b082      	sub	sp, #8
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hI2c);

  /* De-initialiaze I2C SCL and SDA */
  HAL_GPIO_DeInit(BUS_I2C2_SCL_GPIO_PORT, BUS_I2C2_SCL_GPIO_PIN);
 8002dc0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002dc4:	4808      	ldr	r0, [pc, #32]	; (8002de8 <I2C2_MspDeInit+0x30>)
 8002dc6:	f008 fe5d 	bl	800ba84 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(BUS_I2C2_SDA_GPIO_PORT, BUS_I2C2_SDA_GPIO_PIN);
 8002dca:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002dce:	4806      	ldr	r0, [pc, #24]	; (8002de8 <I2C2_MspDeInit+0x30>)
 8002dd0:	f008 fe58 	bl	800ba84 <HAL_GPIO_DeInit>

  /* Disable I2C clock */
  BUS_I2C2_CLK_DISABLE();
 8002dd4:	4b05      	ldr	r3, [pc, #20]	; (8002dec <I2C2_MspDeInit+0x34>)
 8002dd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dd8:	4a04      	ldr	r2, [pc, #16]	; (8002dec <I2C2_MspDeInit+0x34>)
 8002dda:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002dde:	6593      	str	r3, [r2, #88]	; 0x58
}
 8002de0:	bf00      	nop
 8002de2:	3708      	adds	r7, #8
 8002de4:	46bd      	mov	sp, r7
 8002de6:	bd80      	pop	{r7, pc}
 8002de8:	48000400 	.word	0x48000400
 8002dec:	40021000 	.word	0x40021000

08002df0 <I2C2_WriteReg>:
  * @param  pData      The target register values to be written.
  * @param  Length     Number of data.
  * @retval BSP status.
  */
static int32_t I2C2_WriteReg(uint16_t DevAddr, uint16_t Reg, uint16_t MemAddSize, uint8_t *pData, uint16_t Length)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b08a      	sub	sp, #40	; 0x28
 8002df4:	af04      	add	r7, sp, #16
 8002df6:	607b      	str	r3, [r7, #4]
 8002df8:	4603      	mov	r3, r0
 8002dfa:	81fb      	strh	r3, [r7, #14]
 8002dfc:	460b      	mov	r3, r1
 8002dfe:	81bb      	strh	r3, [r7, #12]
 8002e00:	4613      	mov	r3, r2
 8002e02:	817b      	strh	r3, [r7, #10]
  int32_t  status = BSP_ERROR_NONE;
 8002e04:	2300      	movs	r3, #0
 8002e06:	617b      	str	r3, [r7, #20]
  uint32_t hal_error;

  if (HAL_I2C_Mem_Write(&hbus_i2c2, DevAddr, Reg, MemAddSize, pData, Length, BUS_I2C2_TIMEOUT) != HAL_OK)
 8002e08:	8978      	ldrh	r0, [r7, #10]
 8002e0a:	89ba      	ldrh	r2, [r7, #12]
 8002e0c:	89f9      	ldrh	r1, [r7, #14]
 8002e0e:	f242 7310 	movw	r3, #10000	; 0x2710
 8002e12:	9302      	str	r3, [sp, #8]
 8002e14:	8c3b      	ldrh	r3, [r7, #32]
 8002e16:	9301      	str	r3, [sp, #4]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	9300      	str	r3, [sp, #0]
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	481d      	ldr	r0, [pc, #116]	; (8002e94 <I2C2_WriteReg+0xa4>)
 8002e20:	f009 fa16 	bl	800c250 <HAL_I2C_Mem_Write>
 8002e24:	4603      	mov	r3, r0
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d02f      	beq.n	8002e8a <I2C2_WriteReg+0x9a>
  {
    hal_error = HAL_I2C_GetError(&hbus_i2c2);
 8002e2a:	481a      	ldr	r0, [pc, #104]	; (8002e94 <I2C2_WriteReg+0xa4>)
 8002e2c:	f009 fc4c 	bl	800c6c8 <HAL_I2C_GetError>
 8002e30:	6138      	str	r0, [r7, #16]
    if ((hal_error & HAL_I2C_ERROR_BERR) != 0U)
 8002e32:	693b      	ldr	r3, [r7, #16]
 8002e34:	f003 0301 	and.w	r3, r3, #1
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d003      	beq.n	8002e44 <I2C2_WriteReg+0x54>
    {
      status = BSP_ERROR_BUS_PROTOCOL_FAILURE;
 8002e3c:	f06f 0366 	mvn.w	r3, #102	; 0x66
 8002e40:	617b      	str	r3, [r7, #20]
 8002e42:	e022      	b.n	8002e8a <I2C2_WriteReg+0x9a>
    }
    else if ((hal_error & HAL_I2C_ERROR_ARLO) != 0U)
 8002e44:	693b      	ldr	r3, [r7, #16]
 8002e46:	f003 0302 	and.w	r3, r3, #2
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d003      	beq.n	8002e56 <I2C2_WriteReg+0x66>
    {
      status = BSP_ERROR_BUS_ARBITRATION_LOSS;
 8002e4e:	f06f 0364 	mvn.w	r3, #100	; 0x64
 8002e52:	617b      	str	r3, [r7, #20]
 8002e54:	e019      	b.n	8002e8a <I2C2_WriteReg+0x9a>
    }
    else if ((hal_error & HAL_I2C_ERROR_AF) != 0U)
 8002e56:	693b      	ldr	r3, [r7, #16]
 8002e58:	f003 0304 	and.w	r3, r3, #4
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d003      	beq.n	8002e68 <I2C2_WriteReg+0x78>
    {
      status = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 8002e60:	f06f 0365 	mvn.w	r3, #101	; 0x65
 8002e64:	617b      	str	r3, [r7, #20]
 8002e66:	e010      	b.n	8002e8a <I2C2_WriteReg+0x9a>
    }
    else if (((hal_error & HAL_I2C_ERROR_TIMEOUT) != 0U) || ((hal_error & HAL_I2C_ERROR_SIZE) != 0U))
 8002e68:	693b      	ldr	r3, [r7, #16]
 8002e6a:	f003 0320 	and.w	r3, r3, #32
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d104      	bne.n	8002e7c <I2C2_WriteReg+0x8c>
 8002e72:	693b      	ldr	r3, [r7, #16]
 8002e74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d003      	beq.n	8002e84 <I2C2_WriteReg+0x94>
    {
      status = BSP_ERROR_BUS_TRANSACTION_FAILURE;
 8002e7c:	f06f 0363 	mvn.w	r3, #99	; 0x63
 8002e80:	617b      	str	r3, [r7, #20]
 8002e82:	e002      	b.n	8002e8a <I2C2_WriteReg+0x9a>
    }
    else
    {
      status = BSP_ERROR_PERIPH_FAILURE;
 8002e84:	f06f 0303 	mvn.w	r3, #3
 8002e88:	617b      	str	r3, [r7, #20]
    }    
  }

  return status;
 8002e8a:	697b      	ldr	r3, [r7, #20]
}
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	3718      	adds	r7, #24
 8002e90:	46bd      	mov	sp, r7
 8002e92:	bd80      	pop	{r7, pc}
 8002e94:	200009c8 	.word	0x200009c8

08002e98 <I2C2_ReadReg>:
  * @param  pData      The target register values to be read.
  * @param  Length     Number of data.
  * @retval BSP status.
  */
static int32_t I2C2_ReadReg(uint16_t DevAddr, uint16_t Reg, uint16_t MemAddSize, uint8_t *pData, uint16_t Length)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b08a      	sub	sp, #40	; 0x28
 8002e9c:	af04      	add	r7, sp, #16
 8002e9e:	607b      	str	r3, [r7, #4]
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	81fb      	strh	r3, [r7, #14]
 8002ea4:	460b      	mov	r3, r1
 8002ea6:	81bb      	strh	r3, [r7, #12]
 8002ea8:	4613      	mov	r3, r2
 8002eaa:	817b      	strh	r3, [r7, #10]
  int32_t  status = BSP_ERROR_NONE;
 8002eac:	2300      	movs	r3, #0
 8002eae:	617b      	str	r3, [r7, #20]
  uint32_t hal_error;

  if (HAL_I2C_Mem_Read(&hbus_i2c2, DevAddr, Reg, MemAddSize, pData, Length, BUS_I2C2_TIMEOUT) != HAL_OK)
 8002eb0:	8978      	ldrh	r0, [r7, #10]
 8002eb2:	89ba      	ldrh	r2, [r7, #12]
 8002eb4:	89f9      	ldrh	r1, [r7, #14]
 8002eb6:	f242 7310 	movw	r3, #10000	; 0x2710
 8002eba:	9302      	str	r3, [sp, #8]
 8002ebc:	8c3b      	ldrh	r3, [r7, #32]
 8002ebe:	9301      	str	r3, [sp, #4]
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	9300      	str	r3, [sp, #0]
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	481d      	ldr	r0, [pc, #116]	; (8002f3c <I2C2_ReadReg+0xa4>)
 8002ec8:	f009 fad6 	bl	800c478 <HAL_I2C_Mem_Read>
 8002ecc:	4603      	mov	r3, r0
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d02f      	beq.n	8002f32 <I2C2_ReadReg+0x9a>
  {
    hal_error = HAL_I2C_GetError(&hbus_i2c2);
 8002ed2:	481a      	ldr	r0, [pc, #104]	; (8002f3c <I2C2_ReadReg+0xa4>)
 8002ed4:	f009 fbf8 	bl	800c6c8 <HAL_I2C_GetError>
 8002ed8:	6138      	str	r0, [r7, #16]
    if ((hal_error & HAL_I2C_ERROR_BERR) != 0U)
 8002eda:	693b      	ldr	r3, [r7, #16]
 8002edc:	f003 0301 	and.w	r3, r3, #1
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d003      	beq.n	8002eec <I2C2_ReadReg+0x54>
    {
      status = BSP_ERROR_BUS_PROTOCOL_FAILURE;
 8002ee4:	f06f 0366 	mvn.w	r3, #102	; 0x66
 8002ee8:	617b      	str	r3, [r7, #20]
 8002eea:	e022      	b.n	8002f32 <I2C2_ReadReg+0x9a>
    }
    else if ((hal_error & HAL_I2C_ERROR_ARLO) != 0U)
 8002eec:	693b      	ldr	r3, [r7, #16]
 8002eee:	f003 0302 	and.w	r3, r3, #2
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d003      	beq.n	8002efe <I2C2_ReadReg+0x66>
    {
      status = BSP_ERROR_BUS_ARBITRATION_LOSS;
 8002ef6:	f06f 0364 	mvn.w	r3, #100	; 0x64
 8002efa:	617b      	str	r3, [r7, #20]
 8002efc:	e019      	b.n	8002f32 <I2C2_ReadReg+0x9a>
    }
    else if ((hal_error & HAL_I2C_ERROR_AF) != 0U)
 8002efe:	693b      	ldr	r3, [r7, #16]
 8002f00:	f003 0304 	and.w	r3, r3, #4
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d003      	beq.n	8002f10 <I2C2_ReadReg+0x78>
    {
      status = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 8002f08:	f06f 0365 	mvn.w	r3, #101	; 0x65
 8002f0c:	617b      	str	r3, [r7, #20]
 8002f0e:	e010      	b.n	8002f32 <I2C2_ReadReg+0x9a>
    }
    else if (((hal_error & HAL_I2C_ERROR_TIMEOUT) != 0U) || ((hal_error & HAL_I2C_ERROR_SIZE) != 0U))
 8002f10:	693b      	ldr	r3, [r7, #16]
 8002f12:	f003 0320 	and.w	r3, r3, #32
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d104      	bne.n	8002f24 <I2C2_ReadReg+0x8c>
 8002f1a:	693b      	ldr	r3, [r7, #16]
 8002f1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d003      	beq.n	8002f2c <I2C2_ReadReg+0x94>
    {
      status = BSP_ERROR_BUS_TRANSACTION_FAILURE;
 8002f24:	f06f 0363 	mvn.w	r3, #99	; 0x63
 8002f28:	617b      	str	r3, [r7, #20]
 8002f2a:	e002      	b.n	8002f32 <I2C2_ReadReg+0x9a>
    }
    else
    {
      status = BSP_ERROR_PERIPH_FAILURE;
 8002f2c:	f06f 0303 	mvn.w	r3, #3
 8002f30:	617b      	str	r3, [r7, #20]
    }    
  }

  return status;
 8002f32:	697b      	ldr	r3, [r7, #20]
}
 8002f34:	4618      	mov	r0, r3
 8002f36:	3718      	adds	r7, #24
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	bd80      	pop	{r7, pc}
 8002f3c:	200009c8 	.word	0x200009c8

08002f40 <I2C_GetTiming>:
  * @param  clock_src_hz I2C clock source in Hz.
  * @param  i2cfreq_hz Required I2C clock in Hz.
  * @retval I2C timing or 0 in case of error.
  */
static uint32_t I2C_GetTiming(uint32_t clock_src_hz, uint32_t i2cfreq_hz)
{
 8002f40:	b5b0      	push	{r4, r5, r7, lr}
 8002f42:	f5ad 7d46 	sub.w	sp, sp, #792	; 0x318
 8002f46:	af00      	add	r7, sp, #0
 8002f48:	1d3b      	adds	r3, r7, #4
 8002f4a:	6018      	str	r0, [r3, #0]
 8002f4c:	463b      	mov	r3, r7
 8002f4e:	6019      	str	r1, [r3, #0]
  uint32_t ret = 0;
 8002f50:	2300      	movs	r3, #0
 8002f52:	f8c7 3314 	str.w	r3, [r7, #788]	; 0x314
  uint32_t speed;
  uint32_t is_valid_speed = 0;
 8002f56:	2300      	movs	r3, #0
 8002f58:	f8c7 330c 	str.w	r3, [r7, #780]	; 0x30c
  uint32_t p_prev = PRESC_MAX;
 8002f5c:	2310      	movs	r3, #16
 8002f5e:	f8c7 3308 	str.w	r3, [r7, #776]	; 0x308
  int32_t  sdadel_min, sdadel_max;
  int32_t  scldel_min;
  struct   i2c_timings_s *s;
  struct   i2c_timings_s valid_timing[VALID_PRESC_NBR];
  uint16_t p, l, a, h;
  uint32_t valid_timing_nbr = 0;
 8002f62:	2300      	movs	r3, #0
 8002f64:	f8c7 32ec 	str.w	r3, [r7, #748]	; 0x2ec

  const struct i2c_specs_s i2c_specs[3] =
 8002f68:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002f6c:	4ad1      	ldr	r2, [pc, #836]	; (80032b4 <I2C_GetTiming+0x374>)
 8002f6e:	4618      	mov	r0, r3
 8002f70:	4611      	mov	r1, r2
 8002f72:	2378      	movs	r3, #120	; 0x78
 8002f74:	461a      	mov	r2, r3
 8002f76:	f00f ff04 	bl	8012d82 <memcpy>
      .sudat_min = 50,
      .l_min = 500,
      .h_min = 260,
    }
  };
  const struct i2c_setup_s i2c_user_setup[3] =
 8002f7a:	f107 030c 	add.w	r3, r7, #12
 8002f7e:	4ace      	ldr	r2, [pc, #824]	; (80032b8 <I2C_GetTiming+0x378>)
 8002f80:	461c      	mov	r4, r3
 8002f82:	4615      	mov	r5, r2
 8002f84:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002f86:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002f88:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002f8a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002f8c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002f90:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      .dnf = 0,
      .analog_filter = 1
    }
  };

  for (speed = 0; speed <= (uint32_t) I2C_SPEED_FAST_PLUS; speed++)
 8002f94:	2300      	movs	r3, #0
 8002f96:	f8c7 3310 	str.w	r3, [r7, #784]	; 0x310
 8002f9a:	e026      	b.n	8002fea <I2C_GetTiming+0xaa>
  {
    if ((i2cfreq_hz >= i2c_specs[speed].rate_min) && (i2cfreq_hz <= i2c_specs[speed].rate_max))
 8002f9c:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 8002fa0:	f8d7 2310 	ldr.w	r2, [r7, #784]	; 0x310
 8002fa4:	4613      	mov	r3, r2
 8002fa6:	009b      	lsls	r3, r3, #2
 8002fa8:	4413      	add	r3, r2
 8002faa:	00db      	lsls	r3, r3, #3
 8002fac:	440b      	add	r3, r1
 8002fae:	3304      	adds	r3, #4
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	463a      	mov	r2, r7
 8002fb4:	6812      	ldr	r2, [r2, #0]
 8002fb6:	429a      	cmp	r2, r3
 8002fb8:	d312      	bcc.n	8002fe0 <I2C_GetTiming+0xa0>
 8002fba:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 8002fbe:	f8d7 2310 	ldr.w	r2, [r7, #784]	; 0x310
 8002fc2:	4613      	mov	r3, r2
 8002fc4:	009b      	lsls	r3, r3, #2
 8002fc6:	4413      	add	r3, r2
 8002fc8:	00db      	lsls	r3, r3, #3
 8002fca:	440b      	add	r3, r1
 8002fcc:	3308      	adds	r3, #8
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	463a      	mov	r2, r7
 8002fd2:	6812      	ldr	r2, [r2, #0]
 8002fd4:	429a      	cmp	r2, r3
 8002fd6:	d803      	bhi.n	8002fe0 <I2C_GetTiming+0xa0>
    {
      is_valid_speed = 1;
 8002fd8:	2301      	movs	r3, #1
 8002fda:	f8c7 330c 	str.w	r3, [r7, #780]	; 0x30c
      break;
 8002fde:	e008      	b.n	8002ff2 <I2C_GetTiming+0xb2>
  for (speed = 0; speed <= (uint32_t) I2C_SPEED_FAST_PLUS; speed++)
 8002fe0:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 8002fe4:	3301      	adds	r3, #1
 8002fe6:	f8c7 3310 	str.w	r3, [r7, #784]	; 0x310
 8002fea:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 8002fee:	2b02      	cmp	r3, #2
 8002ff0:	d9d4      	bls.n	8002f9c <I2C_GetTiming+0x5c>
    }
  }

  if ((is_valid_speed != 0U) && (speed  <= (uint32_t) I2C_SPEED_FAST_PLUS))
 8002ff2:	f8d7 330c 	ldr.w	r3, [r7, #780]	; 0x30c
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	f000 82a1 	beq.w	800353e <I2C_GetTiming+0x5fe>
 8002ffc:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 8003000:	2b02      	cmp	r3, #2
 8003002:	f200 829c 	bhi.w	800353e <I2C_GetTiming+0x5fe>
  {
    i2cclk = DIV_ROUND_CLOSEST(NSEC_PER_SEC, clock_src_hz);
 8003006:	1d3b      	adds	r3, r7, #4
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	085a      	lsrs	r2, r3, #1
 800300c:	4bab      	ldr	r3, [pc, #684]	; (80032bc <I2C_GetTiming+0x37c>)
 800300e:	4413      	add	r3, r2
 8003010:	1d3a      	adds	r2, r7, #4
 8003012:	6812      	ldr	r2, [r2, #0]
 8003014:	fbb3 f3f2 	udiv	r3, r3, r2
 8003018:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0
    i2cspeed = DIV_ROUND_CLOSEST(NSEC_PER_SEC, i2cfreq_hz);
 800301c:	463b      	mov	r3, r7
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	085a      	lsrs	r2, r3, #1
 8003022:	4ba6      	ldr	r3, [pc, #664]	; (80032bc <I2C_GetTiming+0x37c>)
 8003024:	4413      	add	r3, r2
 8003026:	463a      	mov	r2, r7
 8003028:	6812      	ldr	r2, [r2, #0]
 800302a:	fbb3 f3f2 	udiv	r3, r3, r2
 800302e:	f8c7 32dc 	str.w	r3, [r7, #732]	; 0x2dc
    clk_error_prev = i2cspeed;
 8003032:	f8d7 32dc 	ldr.w	r3, [r7, #732]	; 0x2dc
 8003036:	f8c7 3304 	str.w	r3, [r7, #772]	; 0x304

    /* Analog and Digital Filters */
    af_delay_min = (i2c_user_setup[speed].analog_filter == 1U) ? I2C_ANALOG_FILTER_DELAY_MIN : 0U;
 800303a:	f107 020c 	add.w	r2, r7, #12
 800303e:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 8003042:	011b      	lsls	r3, r3, #4
 8003044:	4413      	add	r3, r2
 8003046:	330c      	adds	r3, #12
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	2b01      	cmp	r3, #1
 800304c:	d101      	bne.n	8003052 <I2C_GetTiming+0x112>
 800304e:	2332      	movs	r3, #50	; 0x32
 8003050:	e000      	b.n	8003054 <I2C_GetTiming+0x114>
 8003052:	2300      	movs	r3, #0
 8003054:	f8c7 32d8 	str.w	r3, [r7, #728]	; 0x2d8
    af_delay_max = (i2c_user_setup[speed].analog_filter == 1U) ? I2C_ANALOG_FILTER_DELAY_MAX : 0U;
 8003058:	f107 020c 	add.w	r2, r7, #12
 800305c:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 8003060:	011b      	lsls	r3, r3, #4
 8003062:	4413      	add	r3, r2
 8003064:	330c      	adds	r3, #12
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	2b01      	cmp	r3, #1
 800306a:	d102      	bne.n	8003072 <I2C_GetTiming+0x132>
 800306c:	f44f 7382 	mov.w	r3, #260	; 0x104
 8003070:	e000      	b.n	8003074 <I2C_GetTiming+0x134>
 8003072:	2300      	movs	r3, #0
 8003074:	f8c7 32d4 	str.w	r3, [r7, #724]	; 0x2d4
    dnf_delay    = i2c_user_setup[speed].dnf * i2cclk;
 8003078:	f107 020c 	add.w	r2, r7, #12
 800307c:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 8003080:	011b      	lsls	r3, r3, #4
 8003082:	4413      	add	r3, r2
 8003084:	3308      	adds	r3, #8
 8003086:	681a      	ldr	r2, [r3, #0]
 8003088:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 800308c:	fb02 f303 	mul.w	r3, r2, r3
 8003090:	f8c7 32d0 	str.w	r3, [r7, #720]	; 0x2d0
    sdadel_min   = (int32_t) i2c_user_setup[speed].fall_time - (int32_t) i2c_specs[speed].hddat_min - (int32_t) af_delay_min - (((int32_t) i2c_user_setup[speed].dnf + 3) * (int32_t) i2cclk);
 8003094:	f107 020c 	add.w	r2, r7, #12
 8003098:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 800309c:	011b      	lsls	r3, r3, #4
 800309e:	4413      	add	r3, r2
 80030a0:	3304      	adds	r3, #4
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4618      	mov	r0, r3
 80030a6:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 80030aa:	f8d7 2310 	ldr.w	r2, [r7, #784]	; 0x310
 80030ae:	4613      	mov	r3, r2
 80030b0:	009b      	lsls	r3, r3, #2
 80030b2:	4413      	add	r3, r2
 80030b4:	00db      	lsls	r3, r3, #3
 80030b6:	440b      	add	r3, r1
 80030b8:	3314      	adds	r3, #20
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	1ac2      	subs	r2, r0, r3
 80030be:	f8d7 32d8 	ldr.w	r3, [r7, #728]	; 0x2d8
 80030c2:	1ad2      	subs	r2, r2, r3
 80030c4:	f107 010c 	add.w	r1, r7, #12
 80030c8:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 80030cc:	011b      	lsls	r3, r3, #4
 80030ce:	440b      	add	r3, r1
 80030d0:	3308      	adds	r3, #8
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	3303      	adds	r3, #3
 80030d6:	f8d7 12e0 	ldr.w	r1, [r7, #736]	; 0x2e0
 80030da:	fb01 f303 	mul.w	r3, r1, r3
 80030de:	1ad3      	subs	r3, r2, r3
 80030e0:	f8c7 3300 	str.w	r3, [r7, #768]	; 0x300
    sdadel_max   = (int32_t) i2c_specs[speed].vddat_max - (int32_t) i2c_user_setup[speed].rise_time - (int32_t) af_delay_max - (((int32_t) i2c_user_setup[speed].dnf + 4) * (int32_t) i2cclk);
 80030e4:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 80030e8:	f8d7 2310 	ldr.w	r2, [r7, #784]	; 0x310
 80030ec:	4613      	mov	r3, r2
 80030ee:	009b      	lsls	r3, r3, #2
 80030f0:	4413      	add	r3, r2
 80030f2:	00db      	lsls	r3, r3, #3
 80030f4:	440b      	add	r3, r1
 80030f6:	3318      	adds	r3, #24
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4619      	mov	r1, r3
 80030fc:	f107 020c 	add.w	r2, r7, #12
 8003100:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 8003104:	011b      	lsls	r3, r3, #4
 8003106:	4413      	add	r3, r2
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	1aca      	subs	r2, r1, r3
 800310c:	f8d7 32d4 	ldr.w	r3, [r7, #724]	; 0x2d4
 8003110:	1ad2      	subs	r2, r2, r3
 8003112:	f107 010c 	add.w	r1, r7, #12
 8003116:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 800311a:	011b      	lsls	r3, r3, #4
 800311c:	440b      	add	r3, r1
 800311e:	3308      	adds	r3, #8
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	3304      	adds	r3, #4
 8003124:	f8d7 12e0 	ldr.w	r1, [r7, #736]	; 0x2e0
 8003128:	fb01 f303 	mul.w	r3, r1, r3
 800312c:	1ad3      	subs	r3, r2, r3
 800312e:	f8c7 32fc 	str.w	r3, [r7, #764]	; 0x2fc
    scldel_min   = (int32_t) i2c_user_setup[speed].rise_time + (int32_t) i2c_specs[speed].sudat_min;
 8003132:	f107 020c 	add.w	r2, r7, #12
 8003136:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 800313a:	011b      	lsls	r3, r3, #4
 800313c:	4413      	add	r3, r2
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4618      	mov	r0, r3
 8003142:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 8003146:	f8d7 2310 	ldr.w	r2, [r7, #784]	; 0x310
 800314a:	4613      	mov	r3, r2
 800314c:	009b      	lsls	r3, r3, #2
 800314e:	4413      	add	r3, r2
 8003150:	00db      	lsls	r3, r3, #3
 8003152:	440b      	add	r3, r1
 8003154:	331c      	adds	r3, #28
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4403      	add	r3, r0
 800315a:	f8c7 32cc 	str.w	r3, [r7, #716]	; 0x2cc
    if (sdadel_min < 0)
 800315e:	f8d7 3300 	ldr.w	r3, [r7, #768]	; 0x300
 8003162:	2b00      	cmp	r3, #0
 8003164:	da02      	bge.n	800316c <I2C_GetTiming+0x22c>
    {
      sdadel_min = 0;
 8003166:	2300      	movs	r3, #0
 8003168:	f8c7 3300 	str.w	r3, [r7, #768]	; 0x300
    }
    if (sdadel_max < 0)
 800316c:	f8d7 32fc 	ldr.w	r3, [r7, #764]	; 0x2fc
 8003170:	2b00      	cmp	r3, #0
 8003172:	da02      	bge.n	800317a <I2C_GetTiming+0x23a>
    {
      sdadel_max = 0;
 8003174:	2300      	movs	r3, #0
 8003176:	f8c7 32fc 	str.w	r3, [r7, #764]	; 0x2fc
    }

    /* Compute possible values for PRESC, SCLDEL and SDADEL */
    for (p = 0; p < PRESC_MAX; p++)
 800317a:	2300      	movs	r3, #0
 800317c:	f8a7 32f6 	strh.w	r3, [r7, #758]	; 0x2f6
 8003180:	e08b      	b.n	800329a <I2C_GetTiming+0x35a>
    {
      for (l = 0; l < SCLDEL_MAX; l++)
 8003182:	2300      	movs	r3, #0
 8003184:	f8a7 32f4 	strh.w	r3, [r7, #756]	; 0x2f4
 8003188:	e07d      	b.n	8003286 <I2C_GetTiming+0x346>
      {
        int32_t scldel = ((int32_t) l + 1) * ((int32_t) p + 1) * (int32_t) i2cclk;
 800318a:	f8b7 32f4 	ldrh.w	r3, [r7, #756]	; 0x2f4
 800318e:	3301      	adds	r3, #1
 8003190:	f8b7 22f6 	ldrh.w	r2, [r7, #758]	; 0x2f6
 8003194:	3201      	adds	r2, #1
 8003196:	fb02 f303 	mul.w	r3, r2, r3
 800319a:	f8d7 22e0 	ldr.w	r2, [r7, #736]	; 0x2e0
 800319e:	fb02 f303 	mul.w	r3, r2, r3
 80031a2:	f8c7 32c8 	str.w	r3, [r7, #712]	; 0x2c8
        if (scldel < scldel_min)
 80031a6:	f8d7 22c8 	ldr.w	r2, [r7, #712]	; 0x2c8
 80031aa:	f8d7 32cc 	ldr.w	r3, [r7, #716]	; 0x2cc
 80031ae:	429a      	cmp	r2, r3
 80031b0:	db63      	blt.n	800327a <I2C_GetTiming+0x33a>
        {
          continue;
        }
        for (a = 0; a < SDADEL_MAX; a++)
 80031b2:	2300      	movs	r3, #0
 80031b4:	f8a7 32f2 	strh.w	r3, [r7, #754]	; 0x2f2
 80031b8:	e05a      	b.n	8003270 <I2C_GetTiming+0x330>
        {
          int32_t sdadel = (((int32_t) a * ((int32_t) p + 1)) + 1) * (int32_t) i2cclk;
 80031ba:	f8b7 32f2 	ldrh.w	r3, [r7, #754]	; 0x2f2
 80031be:	f8b7 22f6 	ldrh.w	r2, [r7, #758]	; 0x2f6
 80031c2:	3201      	adds	r2, #1
 80031c4:	fb02 f303 	mul.w	r3, r2, r3
 80031c8:	3301      	adds	r3, #1
 80031ca:	f8d7 22e0 	ldr.w	r2, [r7, #736]	; 0x2e0
 80031ce:	fb02 f303 	mul.w	r3, r2, r3
 80031d2:	f8c7 32c4 	str.w	r3, [r7, #708]	; 0x2c4
          if (((sdadel >= sdadel_min) && (sdadel <= sdadel_max))&& (p != p_prev))
 80031d6:	f8d7 22c4 	ldr.w	r2, [r7, #708]	; 0x2c4
 80031da:	f8d7 3300 	ldr.w	r3, [r7, #768]	; 0x300
 80031de:	429a      	cmp	r2, r3
 80031e0:	db41      	blt.n	8003266 <I2C_GetTiming+0x326>
 80031e2:	f8d7 22c4 	ldr.w	r2, [r7, #708]	; 0x2c4
 80031e6:	f8d7 32fc 	ldr.w	r3, [r7, #764]	; 0x2fc
 80031ea:	429a      	cmp	r2, r3
 80031ec:	dc3b      	bgt.n	8003266 <I2C_GetTiming+0x326>
 80031ee:	f8b7 32f6 	ldrh.w	r3, [r7, #758]	; 0x2f6
 80031f2:	f8d7 2308 	ldr.w	r2, [r7, #776]	; 0x308
 80031f6:	429a      	cmp	r2, r3
 80031f8:	d035      	beq.n	8003266 <I2C_GetTiming+0x326>
          {
            valid_timing[valid_timing_nbr].presc = (uint8_t) p;
 80031fa:	f8b7 32f6 	ldrh.w	r3, [r7, #758]	; 0x2f6
 80031fe:	b2d8      	uxtb	r0, r3
 8003200:	f107 01b4 	add.w	r1, r7, #180	; 0xb4
 8003204:	f8d7 22ec 	ldr.w	r2, [r7, #748]	; 0x2ec
 8003208:	4613      	mov	r3, r2
 800320a:	009b      	lsls	r3, r3, #2
 800320c:	4413      	add	r3, r2
 800320e:	440b      	add	r3, r1
 8003210:	4602      	mov	r2, r0
 8003212:	701a      	strb	r2, [r3, #0]
            valid_timing[valid_timing_nbr].scldel = (uint8_t) l;
 8003214:	f8b7 32f4 	ldrh.w	r3, [r7, #756]	; 0x2f4
 8003218:	b2d8      	uxtb	r0, r3
 800321a:	f107 01b4 	add.w	r1, r7, #180	; 0xb4
 800321e:	f8d7 22ec 	ldr.w	r2, [r7, #748]	; 0x2ec
 8003222:	4613      	mov	r3, r2
 8003224:	009b      	lsls	r3, r3, #2
 8003226:	4413      	add	r3, r2
 8003228:	440b      	add	r3, r1
 800322a:	3301      	adds	r3, #1
 800322c:	4602      	mov	r2, r0
 800322e:	701a      	strb	r2, [r3, #0]
            valid_timing[valid_timing_nbr].sdadel = (uint8_t) a;
 8003230:	f8b7 32f2 	ldrh.w	r3, [r7, #754]	; 0x2f2
 8003234:	b2d8      	uxtb	r0, r3
 8003236:	f107 01b4 	add.w	r1, r7, #180	; 0xb4
 800323a:	f8d7 22ec 	ldr.w	r2, [r7, #748]	; 0x2ec
 800323e:	4613      	mov	r3, r2
 8003240:	009b      	lsls	r3, r3, #2
 8003242:	4413      	add	r3, r2
 8003244:	440b      	add	r3, r1
 8003246:	3302      	adds	r3, #2
 8003248:	4602      	mov	r2, r0
 800324a:	701a      	strb	r2, [r3, #0]
            p_prev = p;
 800324c:	f8b7 32f6 	ldrh.w	r3, [r7, #758]	; 0x2f6
 8003250:	f8c7 3308 	str.w	r3, [r7, #776]	; 0x308
            valid_timing_nbr ++;
 8003254:	f8d7 32ec 	ldr.w	r3, [r7, #748]	; 0x2ec
 8003258:	3301      	adds	r3, #1
 800325a:	f8c7 32ec 	str.w	r3, [r7, #748]	; 0x2ec
            if(valid_timing_nbr >= VALID_PRESC_NBR)
 800325e:	f8d7 32ec 	ldr.w	r3, [r7, #748]	; 0x2ec
 8003262:	2b63      	cmp	r3, #99	; 0x63
 8003264:	d824      	bhi.n	80032b0 <I2C_GetTiming+0x370>
        for (a = 0; a < SDADEL_MAX; a++)
 8003266:	f8b7 32f2 	ldrh.w	r3, [r7, #754]	; 0x2f2
 800326a:	3301      	adds	r3, #1
 800326c:	f8a7 32f2 	strh.w	r3, [r7, #754]	; 0x2f2
 8003270:	f8b7 32f2 	ldrh.w	r3, [r7, #754]	; 0x2f2
 8003274:	2b0f      	cmp	r3, #15
 8003276:	d9a0      	bls.n	80031ba <I2C_GetTiming+0x27a>
 8003278:	e000      	b.n	800327c <I2C_GetTiming+0x33c>
          continue;
 800327a:	bf00      	nop
      for (l = 0; l < SCLDEL_MAX; l++)
 800327c:	f8b7 32f4 	ldrh.w	r3, [r7, #756]	; 0x2f4
 8003280:	3301      	adds	r3, #1
 8003282:	f8a7 32f4 	strh.w	r3, [r7, #756]	; 0x2f4
 8003286:	f8b7 32f4 	ldrh.w	r3, [r7, #756]	; 0x2f4
 800328a:	2b0f      	cmp	r3, #15
 800328c:	f67f af7d 	bls.w	800318a <I2C_GetTiming+0x24a>
    for (p = 0; p < PRESC_MAX; p++)
 8003290:	f8b7 32f6 	ldrh.w	r3, [r7, #758]	; 0x2f6
 8003294:	3301      	adds	r3, #1
 8003296:	f8a7 32f6 	strh.w	r3, [r7, #758]	; 0x2f6
 800329a:	f8b7 32f6 	ldrh.w	r3, [r7, #758]	; 0x2f6
 800329e:	2b0f      	cmp	r3, #15
 80032a0:	f67f af6f 	bls.w	8003182 <I2C_GetTiming+0x242>
          }
        }
      }
    }

    if (valid_timing_nbr == 0U)
 80032a4:	f8d7 32ec 	ldr.w	r3, [r7, #748]	; 0x2ec
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d109      	bne.n	80032c0 <I2C_GetTiming+0x380>
    {
      return 0;
 80032ac:	2300      	movs	r3, #0
 80032ae:	e148      	b.n	8003542 <I2C_GetTiming+0x602>
              goto Compute_scll_sclh;
 80032b0:	bf00      	nop
 80032b2:	e006      	b.n	80032c2 <I2C_GetTiming+0x382>
 80032b4:	08015d90 	.word	0x08015d90
 80032b8:	08015e08 	.word	0x08015e08
 80032bc:	3b9aca00 	.word	0x3b9aca00
    }

Compute_scll_sclh:
 80032c0:	bf00      	nop
    tsync = af_delay_min + dnf_delay + (2U * i2cclk);
 80032c2:	f8d7 22d8 	ldr.w	r2, [r7, #728]	; 0x2d8
 80032c6:	f8d7 32d0 	ldr.w	r3, [r7, #720]	; 0x2d0
 80032ca:	441a      	add	r2, r3
 80032cc:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 80032d0:	005b      	lsls	r3, r3, #1
 80032d2:	4413      	add	r3, r2
 80032d4:	f8c7 32c0 	str.w	r3, [r7, #704]	; 0x2c0
    s = NULL;
 80032d8:	2300      	movs	r3, #0
 80032da:	f8c7 32f8 	str.w	r3, [r7, #760]	; 0x2f8
    clk_max = NSEC_PER_SEC / i2c_specs[speed].rate_min;
 80032de:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 80032e2:	f8d7 2310 	ldr.w	r2, [r7, #784]	; 0x310
 80032e6:	4613      	mov	r3, r2
 80032e8:	009b      	lsls	r3, r3, #2
 80032ea:	4413      	add	r3, r2
 80032ec:	00db      	lsls	r3, r3, #3
 80032ee:	440b      	add	r3, r1
 80032f0:	3304      	adds	r3, #4
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4a95      	ldr	r2, [pc, #596]	; (800354c <I2C_GetTiming+0x60c>)
 80032f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80032fa:	f8c7 32bc 	str.w	r3, [r7, #700]	; 0x2bc
    clk_min = NSEC_PER_SEC / i2c_specs[speed].rate_max;
 80032fe:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 8003302:	f8d7 2310 	ldr.w	r2, [r7, #784]	; 0x310
 8003306:	4613      	mov	r3, r2
 8003308:	009b      	lsls	r3, r3, #2
 800330a:	4413      	add	r3, r2
 800330c:	00db      	lsls	r3, r3, #3
 800330e:	440b      	add	r3, r1
 8003310:	3308      	adds	r3, #8
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4a8d      	ldr	r2, [pc, #564]	; (800354c <I2C_GetTiming+0x60c>)
 8003316:	fbb2 f3f3 	udiv	r3, r2, r3
 800331a:	f8c7 32b8 	str.w	r3, [r7, #696]	; 0x2b8
    *   (SCL Low Period - Analog/Digital filters) / 4.
    * - SCL High Period has to be lower than High Period of the SCL Clock
    *   defined by I2C Specification
    * - I2C Clock has to be lower than SCL High Period
    */
    for (uint32_t count = 0; count < valid_timing_nbr; count++)
 800331e:	2300      	movs	r3, #0
 8003320:	f8c7 32e8 	str.w	r3, [r7, #744]	; 0x2e8
 8003324:	e0e1      	b.n	80034ea <I2C_GetTiming+0x5aa>
    {
      uint32_t prescaler = ((uint32_t) valid_timing[count].presc + 1U) * i2cclk;
 8003326:	f107 01b4 	add.w	r1, r7, #180	; 0xb4
 800332a:	f8d7 22e8 	ldr.w	r2, [r7, #744]	; 0x2e8
 800332e:	4613      	mov	r3, r2
 8003330:	009b      	lsls	r3, r3, #2
 8003332:	4413      	add	r3, r2
 8003334:	440b      	add	r3, r1
 8003336:	781b      	ldrb	r3, [r3, #0]
 8003338:	1c5a      	adds	r2, r3, #1
 800333a:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 800333e:	fb02 f303 	mul.w	r3, r2, r3
 8003342:	f8c7 32b4 	str.w	r3, [r7, #692]	; 0x2b4
      for (l = 0; l < SCLL_MAX; l++)
 8003346:	2300      	movs	r3, #0
 8003348:	f8a7 32f4 	strh.w	r3, [r7, #756]	; 0x2f4
 800334c:	e0c3      	b.n	80034d6 <I2C_GetTiming+0x596>
      {
        uint32_t tscl_l = (((uint32_t) l + 1U) * prescaler) + tsync;
 800334e:	f8b7 32f4 	ldrh.w	r3, [r7, #756]	; 0x2f4
 8003352:	3301      	adds	r3, #1
 8003354:	f8d7 22b4 	ldr.w	r2, [r7, #692]	; 0x2b4
 8003358:	fb02 f303 	mul.w	r3, r2, r3
 800335c:	f8d7 22c0 	ldr.w	r2, [r7, #704]	; 0x2c0
 8003360:	4413      	add	r3, r2
 8003362:	f8c7 32b0 	str.w	r3, [r7, #688]	; 0x2b0
        if ((tscl_l < i2c_specs[speed].l_min) || (i2cclk >= ((tscl_l - af_delay_min - dnf_delay) / 4U)))
 8003366:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 800336a:	f8d7 2310 	ldr.w	r2, [r7, #784]	; 0x310
 800336e:	4613      	mov	r3, r2
 8003370:	009b      	lsls	r3, r3, #2
 8003372:	4413      	add	r3, r2
 8003374:	00db      	lsls	r3, r3, #3
 8003376:	440b      	add	r3, r1
 8003378:	3320      	adds	r3, #32
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f8d7 22b0 	ldr.w	r2, [r7, #688]	; 0x2b0
 8003380:	429a      	cmp	r2, r3
 8003382:	f0c0 80a2 	bcc.w	80034ca <I2C_GetTiming+0x58a>
 8003386:	f8d7 22b0 	ldr.w	r2, [r7, #688]	; 0x2b0
 800338a:	f8d7 32d8 	ldr.w	r3, [r7, #728]	; 0x2d8
 800338e:	1ad2      	subs	r2, r2, r3
 8003390:	f8d7 32d0 	ldr.w	r3, [r7, #720]	; 0x2d0
 8003394:	1ad3      	subs	r3, r2, r3
 8003396:	089b      	lsrs	r3, r3, #2
 8003398:	f8d7 22e0 	ldr.w	r2, [r7, #736]	; 0x2e0
 800339c:	429a      	cmp	r2, r3
 800339e:	f080 8094 	bcs.w	80034ca <I2C_GetTiming+0x58a>
        {
          continue;
        }
        for (h = 0; h < SCLH_MAX; h++)
 80033a2:	2300      	movs	r3, #0
 80033a4:	f8a7 32f0 	strh.w	r3, [r7, #752]	; 0x2f0
 80033a8:	e089      	b.n	80034be <I2C_GetTiming+0x57e>
        {
          uint32_t tscl_h = (((uint32_t) h + 1U) * prescaler) + tsync;
 80033aa:	f8b7 32f0 	ldrh.w	r3, [r7, #752]	; 0x2f0
 80033ae:	3301      	adds	r3, #1
 80033b0:	f8d7 22b4 	ldr.w	r2, [r7, #692]	; 0x2b4
 80033b4:	fb02 f303 	mul.w	r3, r2, r3
 80033b8:	f8d7 22c0 	ldr.w	r2, [r7, #704]	; 0x2c0
 80033bc:	4413      	add	r3, r2
 80033be:	f8c7 32ac 	str.w	r3, [r7, #684]	; 0x2ac
          uint32_t tscl = tscl_l + tscl_h + i2c_user_setup[speed].rise_time + i2c_user_setup[speed].fall_time;
 80033c2:	f8d7 22b0 	ldr.w	r2, [r7, #688]	; 0x2b0
 80033c6:	f8d7 32ac 	ldr.w	r3, [r7, #684]	; 0x2ac
 80033ca:	441a      	add	r2, r3
 80033cc:	f107 010c 	add.w	r1, r7, #12
 80033d0:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 80033d4:	011b      	lsls	r3, r3, #4
 80033d6:	440b      	add	r3, r1
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	441a      	add	r2, r3
 80033dc:	f107 010c 	add.w	r1, r7, #12
 80033e0:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 80033e4:	011b      	lsls	r3, r3, #4
 80033e6:	440b      	add	r3, r1
 80033e8:	3304      	adds	r3, #4
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4413      	add	r3, r2
 80033ee:	f8c7 32a8 	str.w	r3, [r7, #680]	; 0x2a8
          if ((tscl >= clk_min) && (tscl <= clk_max) && (tscl_h >= i2c_specs[speed].h_min) && (i2cclk < tscl_h))
 80033f2:	f8d7 22a8 	ldr.w	r2, [r7, #680]	; 0x2a8
 80033f6:	f8d7 32b8 	ldr.w	r3, [r7, #696]	; 0x2b8
 80033fa:	429a      	cmp	r2, r3
 80033fc:	d35a      	bcc.n	80034b4 <I2C_GetTiming+0x574>
 80033fe:	f8d7 22a8 	ldr.w	r2, [r7, #680]	; 0x2a8
 8003402:	f8d7 32bc 	ldr.w	r3, [r7, #700]	; 0x2bc
 8003406:	429a      	cmp	r2, r3
 8003408:	d854      	bhi.n	80034b4 <I2C_GetTiming+0x574>
 800340a:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 800340e:	f8d7 2310 	ldr.w	r2, [r7, #784]	; 0x310
 8003412:	4613      	mov	r3, r2
 8003414:	009b      	lsls	r3, r3, #2
 8003416:	4413      	add	r3, r2
 8003418:	00db      	lsls	r3, r3, #3
 800341a:	440b      	add	r3, r1
 800341c:	3324      	adds	r3, #36	; 0x24
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f8d7 22ac 	ldr.w	r2, [r7, #684]	; 0x2ac
 8003424:	429a      	cmp	r2, r3
 8003426:	d345      	bcc.n	80034b4 <I2C_GetTiming+0x574>
 8003428:	f8d7 22e0 	ldr.w	r2, [r7, #736]	; 0x2e0
 800342c:	f8d7 32ac 	ldr.w	r3, [r7, #684]	; 0x2ac
 8003430:	429a      	cmp	r2, r3
 8003432:	d23f      	bcs.n	80034b4 <I2C_GetTiming+0x574>
          {
            int32_t clk_error = (int32_t) tscl - (int32_t) i2cspeed;
 8003434:	f8d7 22a8 	ldr.w	r2, [r7, #680]	; 0x2a8
 8003438:	f8d7 32dc 	ldr.w	r3, [r7, #732]	; 0x2dc
 800343c:	1ad3      	subs	r3, r2, r3
 800343e:	f8c7 32e4 	str.w	r3, [r7, #740]	; 0x2e4
            if (clk_error < 0)
 8003442:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 8003446:	2b00      	cmp	r3, #0
 8003448:	da04      	bge.n	8003454 <I2C_GetTiming+0x514>
            {
              clk_error = -clk_error;
 800344a:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 800344e:	425b      	negs	r3, r3
 8003450:	f8c7 32e4 	str.w	r3, [r7, #740]	; 0x2e4
            }
            /* save the solution with the lowest clock error */
            if (clk_error < (int32_t) clk_error_prev)
 8003454:	f8d7 3304 	ldr.w	r3, [r7, #772]	; 0x304
 8003458:	f8d7 22e4 	ldr.w	r2, [r7, #740]	; 0x2e4
 800345c:	429a      	cmp	r2, r3
 800345e:	da29      	bge.n	80034b4 <I2C_GetTiming+0x574>
            {
              clk_error_prev = (uint32_t) clk_error;
 8003460:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 8003464:	f8c7 3304 	str.w	r3, [r7, #772]	; 0x304
              valid_timing[count].scll = (uint8_t) l;
 8003468:	f8b7 32f4 	ldrh.w	r3, [r7, #756]	; 0x2f4
 800346c:	b2d8      	uxtb	r0, r3
 800346e:	f107 01b4 	add.w	r1, r7, #180	; 0xb4
 8003472:	f8d7 22e8 	ldr.w	r2, [r7, #744]	; 0x2e8
 8003476:	4613      	mov	r3, r2
 8003478:	009b      	lsls	r3, r3, #2
 800347a:	4413      	add	r3, r2
 800347c:	440b      	add	r3, r1
 800347e:	3304      	adds	r3, #4
 8003480:	4602      	mov	r2, r0
 8003482:	701a      	strb	r2, [r3, #0]
              valid_timing[count].sclh = (uint8_t) h;
 8003484:	f8b7 32f0 	ldrh.w	r3, [r7, #752]	; 0x2f0
 8003488:	b2d8      	uxtb	r0, r3
 800348a:	f107 01b4 	add.w	r1, r7, #180	; 0xb4
 800348e:	f8d7 22e8 	ldr.w	r2, [r7, #744]	; 0x2e8
 8003492:	4613      	mov	r3, r2
 8003494:	009b      	lsls	r3, r3, #2
 8003496:	4413      	add	r3, r2
 8003498:	440b      	add	r3, r1
 800349a:	3303      	adds	r3, #3
 800349c:	4602      	mov	r2, r0
 800349e:	701a      	strb	r2, [r3, #0]
              s = &valid_timing[count];
 80034a0:	f107 01b4 	add.w	r1, r7, #180	; 0xb4
 80034a4:	f8d7 22e8 	ldr.w	r2, [r7, #744]	; 0x2e8
 80034a8:	4613      	mov	r3, r2
 80034aa:	009b      	lsls	r3, r3, #2
 80034ac:	4413      	add	r3, r2
 80034ae:	440b      	add	r3, r1
 80034b0:	f8c7 32f8 	str.w	r3, [r7, #760]	; 0x2f8
        for (h = 0; h < SCLH_MAX; h++)
 80034b4:	f8b7 32f0 	ldrh.w	r3, [r7, #752]	; 0x2f0
 80034b8:	3301      	adds	r3, #1
 80034ba:	f8a7 32f0 	strh.w	r3, [r7, #752]	; 0x2f0
 80034be:	f8b7 32f0 	ldrh.w	r3, [r7, #752]	; 0x2f0
 80034c2:	2bff      	cmp	r3, #255	; 0xff
 80034c4:	f67f af71 	bls.w	80033aa <I2C_GetTiming+0x46a>
 80034c8:	e000      	b.n	80034cc <I2C_GetTiming+0x58c>
          continue;
 80034ca:	bf00      	nop
      for (l = 0; l < SCLL_MAX; l++)
 80034cc:	f8b7 32f4 	ldrh.w	r3, [r7, #756]	; 0x2f4
 80034d0:	3301      	adds	r3, #1
 80034d2:	f8a7 32f4 	strh.w	r3, [r7, #756]	; 0x2f4
 80034d6:	f8b7 32f4 	ldrh.w	r3, [r7, #756]	; 0x2f4
 80034da:	2bff      	cmp	r3, #255	; 0xff
 80034dc:	f67f af37 	bls.w	800334e <I2C_GetTiming+0x40e>
    for (uint32_t count = 0; count < valid_timing_nbr; count++)
 80034e0:	f8d7 32e8 	ldr.w	r3, [r7, #744]	; 0x2e8
 80034e4:	3301      	adds	r3, #1
 80034e6:	f8c7 32e8 	str.w	r3, [r7, #744]	; 0x2e8
 80034ea:	f8d7 22e8 	ldr.w	r2, [r7, #744]	; 0x2e8
 80034ee:	f8d7 32ec 	ldr.w	r3, [r7, #748]	; 0x2ec
 80034f2:	429a      	cmp	r2, r3
 80034f4:	f4ff af17 	bcc.w	8003326 <I2C_GetTiming+0x3e6>
            }
          }
        }
      }
    }
    if (s == NULL)
 80034f8:	f8d7 32f8 	ldr.w	r3, [r7, #760]	; 0x2f8
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d101      	bne.n	8003504 <I2C_GetTiming+0x5c4>
    {
      return 0;
 8003500:	2300      	movs	r3, #0
 8003502:	e01e      	b.n	8003542 <I2C_GetTiming+0x602>
    }
    ret = (((uint32_t) s->presc & 0xFU) << 28) | (((uint32_t) s->scldel & 0xFU) << 20) | (((uint32_t) s->sdadel & 0xFU) << 16) | (((uint32_t) s->sclh & 0xFFU) << 8) | (((uint32_t) s->scll & 0xFFU) << 0);
 8003504:	f8d7 32f8 	ldr.w	r3, [r7, #760]	; 0x2f8
 8003508:	781b      	ldrb	r3, [r3, #0]
 800350a:	071a      	lsls	r2, r3, #28
 800350c:	f8d7 32f8 	ldr.w	r3, [r7, #760]	; 0x2f8
 8003510:	785b      	ldrb	r3, [r3, #1]
 8003512:	051b      	lsls	r3, r3, #20
 8003514:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
 8003518:	431a      	orrs	r2, r3
 800351a:	f8d7 32f8 	ldr.w	r3, [r7, #760]	; 0x2f8
 800351e:	789b      	ldrb	r3, [r3, #2]
 8003520:	041b      	lsls	r3, r3, #16
 8003522:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003526:	431a      	orrs	r2, r3
 8003528:	f8d7 32f8 	ldr.w	r3, [r7, #760]	; 0x2f8
 800352c:	78db      	ldrb	r3, [r3, #3]
 800352e:	021b      	lsls	r3, r3, #8
 8003530:	4313      	orrs	r3, r2
 8003532:	f8d7 22f8 	ldr.w	r2, [r7, #760]	; 0x2f8
 8003536:	7912      	ldrb	r2, [r2, #4]
 8003538:	4313      	orrs	r3, r2
 800353a:	f8c7 3314 	str.w	r3, [r7, #788]	; 0x314
  }
  
  return ret;
 800353e:	f8d7 3314 	ldr.w	r3, [r7, #788]	; 0x314
}
 8003542:	4618      	mov	r0, r3
 8003544:	f507 7746 	add.w	r7, r7, #792	; 0x318
 8003548:	46bd      	mov	sp, r7
 800354a:	bdb0      	pop	{r4, r5, r7, pc}
 800354c:	3b9aca00 	.word	0x3b9aca00

08003550 <BSP_HSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Humidity Sensor driver.
  * @retval HSENSOR status
  */
uint32_t BSP_HSENSOR_Init(void)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b082      	sub	sp, #8
 8003554:	af00      	add	r7, sp, #0
  uint32_t ret;
  
  if(HTS221_H_Drv.ReadID(HTS221_I2C_ADDRESS) != HTS221_WHO_AM_I_VAL)
 8003556:	4b0c      	ldr	r3, [pc, #48]	; (8003588 <BSP_HSENSOR_Init+0x38>)
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	20be      	movs	r0, #190	; 0xbe
 800355c:	4798      	blx	r3
 800355e:	4603      	mov	r3, r0
 8003560:	2bbc      	cmp	r3, #188	; 0xbc
 8003562:	d002      	beq.n	800356a <BSP_HSENSOR_Init+0x1a>
  {
    ret = HSENSOR_ERROR;
 8003564:	2301      	movs	r3, #1
 8003566:	607b      	str	r3, [r7, #4]
 8003568:	e009      	b.n	800357e <BSP_HSENSOR_Init+0x2e>
  }
  else
  {
    Hsensor_drv = &HTS221_H_Drv;
 800356a:	4b08      	ldr	r3, [pc, #32]	; (800358c <BSP_HSENSOR_Init+0x3c>)
 800356c:	4a06      	ldr	r2, [pc, #24]	; (8003588 <BSP_HSENSOR_Init+0x38>)
 800356e:	601a      	str	r2, [r3, #0]
    /* HSENSOR Init */   
    Hsensor_drv->Init(HTS221_I2C_ADDRESS);
 8003570:	4b06      	ldr	r3, [pc, #24]	; (800358c <BSP_HSENSOR_Init+0x3c>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	20be      	movs	r0, #190	; 0xbe
 8003578:	4798      	blx	r3
    ret = HSENSOR_OK;
 800357a:	2300      	movs	r3, #0
 800357c:	607b      	str	r3, [r7, #4]
  }
  
  return ret;
 800357e:	687b      	ldr	r3, [r7, #4]
}
 8003580:	4618      	mov	r0, r3
 8003582:	3708      	adds	r7, #8
 8003584:	46bd      	mov	sp, r7
 8003586:	bd80      	pop	{r7, pc}
 8003588:	2000000c 	.word	0x2000000c
 800358c:	20000a14 	.word	0x20000a14

08003590 <BSP_HSENSOR_ReadHumidity>:
/**
  * @brief  Read Humidity register of HTS221.
  * @retval HTS221 measured humidity value.
  */
float BSP_HSENSOR_ReadHumidity(void)
{ 
 8003590:	b580      	push	{r7, lr}
 8003592:	af00      	add	r7, sp, #0
  return Hsensor_drv->ReadHumidity(HTS221_I2C_ADDRESS);
 8003594:	4b04      	ldr	r3, [pc, #16]	; (80035a8 <BSP_HSENSOR_ReadHumidity+0x18>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	689b      	ldr	r3, [r3, #8]
 800359a:	20be      	movs	r0, #190	; 0xbe
 800359c:	4798      	blx	r3
 800359e:	eef0 7a40 	vmov.f32	s15, s0
}
 80035a2:	eeb0 0a67 	vmov.f32	s0, s15
 80035a6:	bd80      	pop	{r7, pc}
 80035a8:	20000a14 	.word	0x20000a14

080035ac <BSP_MOTION_SENSOR_Init>:
  *         - MOTION_GYRO and/or MOTION_ACCELERO for instance 0
  *         - MOTION_MAGNETO for instance 1
  * @retval BSP status.
  */
int32_t BSP_MOTION_SENSOR_Init(uint32_t Instance, uint32_t Functions)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b084      	sub	sp, #16
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
 80035b4:	6039      	str	r1, [r7, #0]
  int32_t status = BSP_ERROR_NONE;
 80035b6:	2300      	movs	r3, #0
 80035b8:	60fb      	str	r3, [r7, #12]

  if (Instance >= MOTION_SENSOR_INSTANCES_NBR)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2b01      	cmp	r3, #1
 80035be:	d903      	bls.n	80035c8 <BSP_MOTION_SENSOR_Init+0x1c>
  {
    status = BSP_ERROR_WRONG_PARAM;
 80035c0:	f06f 0301 	mvn.w	r3, #1
 80035c4:	60fb      	str	r3, [r7, #12]
 80035c6:	e03a      	b.n	800363e <BSP_MOTION_SENSOR_Init+0x92>
  }
  else if ((Instance == 0U) && ((Functions & MOTION_MAGNETO) != 0U))
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d108      	bne.n	80035e0 <BSP_MOTION_SENSOR_Init+0x34>
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	f003 0304 	and.w	r3, r3, #4
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d003      	beq.n	80035e0 <BSP_MOTION_SENSOR_Init+0x34>
  {
    status = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 80035d8:	f06f 030a 	mvn.w	r3, #10
 80035dc:	60fb      	str	r3, [r7, #12]
 80035de:	e02e      	b.n	800363e <BSP_MOTION_SENSOR_Init+0x92>
  }
  else if ((Instance == 1U) && ((Functions & (MOTION_GYRO | MOTION_ACCELERO)) != 0U))
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2b01      	cmp	r3, #1
 80035e4:	d108      	bne.n	80035f8 <BSP_MOTION_SENSOR_Init+0x4c>
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	f003 0303 	and.w	r3, r3, #3
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d003      	beq.n	80035f8 <BSP_MOTION_SENSOR_Init+0x4c>
  {
    status = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 80035f0:	f06f 030a 	mvn.w	r3, #10
 80035f4:	60fb      	str	r3, [r7, #12]
 80035f6:	e022      	b.n	800363e <BSP_MOTION_SENSOR_Init+0x92>
  }
  else
  {
    /* Probe the motion sensor */
    if (Instance == 0U)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d109      	bne.n	8003612 <BSP_MOTION_SENSOR_Init+0x66>
    {
      if (LSM6DSL_Probe(Functions) != BSP_ERROR_NONE)
 80035fe:	6838      	ldr	r0, [r7, #0]
 8003600:	f000 f8e8 	bl	80037d4 <LSM6DSL_Probe>
 8003604:	4603      	mov	r3, r0
 8003606:	2b00      	cmp	r3, #0
 8003608:	d00c      	beq.n	8003624 <BSP_MOTION_SENSOR_Init+0x78>
      {
        status = BSP_ERROR_COMPONENT_FAILURE;
 800360a:	f06f 0304 	mvn.w	r3, #4
 800360e:	60fb      	str	r3, [r7, #12]
 8003610:	e008      	b.n	8003624 <BSP_MOTION_SENSOR_Init+0x78>
      }
    }
    else /* Instance = 1 */
    {
      if (LIS3MDL_Probe(Functions) != BSP_ERROR_NONE)
 8003612:	6838      	ldr	r0, [r7, #0]
 8003614:	f000 f954 	bl	80038c0 <LIS3MDL_Probe>
 8003618:	4603      	mov	r3, r0
 800361a:	2b00      	cmp	r3, #0
 800361c:	d002      	beq.n	8003624 <BSP_MOTION_SENSOR_Init+0x78>
      {
        status = BSP_ERROR_COMPONENT_FAILURE;
 800361e:	f06f 0304 	mvn.w	r3, #4
 8003622:	60fb      	str	r3, [r7, #12]
      }
    }
    
    if (status == BSP_ERROR_NONE)
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d109      	bne.n	800363e <BSP_MOTION_SENSOR_Init+0x92>
    {
      /* Store current initialized functions */
      Motion_Sensor_Ctx[Instance].Functions |= Functions;
 800362a:	4a07      	ldr	r2, [pc, #28]	; (8003648 <BSP_MOTION_SENSOR_Init+0x9c>)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	431a      	orrs	r2, r3
 8003636:	4904      	ldr	r1, [pc, #16]	; (8003648 <BSP_MOTION_SENSOR_Init+0x9c>)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
  }
  return status;
 800363e:	68fb      	ldr	r3, [r7, #12]
}
 8003640:	4618      	mov	r0, r3
 8003642:	3710      	adds	r7, #16
 8003644:	46bd      	mov	sp, r7
 8003646:	bd80      	pop	{r7, pc}
 8003648:	20000a18 	.word	0x20000a18

0800364c <BSP_MOTION_SENSOR_Enable>:
  *         - MOTION_GYRO or MOTION_ACCELERO for instance 0
  *         - MOTION_MAGNETO for instance 1
  * @retval BSP status.
  */
int32_t BSP_MOTION_SENSOR_Enable(uint32_t Instance, uint32_t Function)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b084      	sub	sp, #16
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
 8003654:	6039      	str	r1, [r7, #0]
  int32_t status = BSP_ERROR_NONE;
 8003656:	2300      	movs	r3, #0
 8003658:	60fb      	str	r3, [r7, #12]
  uint8_t index;

  if (Instance >= MOTION_SENSOR_INSTANCES_NBR)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2b01      	cmp	r3, #1
 800365e:	d903      	bls.n	8003668 <BSP_MOTION_SENSOR_Enable+0x1c>
  {
    status = BSP_ERROR_WRONG_PARAM;
 8003660:	f06f 0301 	mvn.w	r3, #1
 8003664:	60fb      	str	r3, [r7, #12]
 8003666:	e045      	b.n	80036f4 <BSP_MOTION_SENSOR_Enable+0xa8>
  }
  else if ((Instance == 0U) && ((Function & MOTION_MAGNETO) != 0U))
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d108      	bne.n	8003680 <BSP_MOTION_SENSOR_Enable+0x34>
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	f003 0304 	and.w	r3, r3, #4
 8003674:	2b00      	cmp	r3, #0
 8003676:	d003      	beq.n	8003680 <BSP_MOTION_SENSOR_Enable+0x34>
  {
    status = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8003678:	f06f 030a 	mvn.w	r3, #10
 800367c:	60fb      	str	r3, [r7, #12]
 800367e:	e039      	b.n	80036f4 <BSP_MOTION_SENSOR_Enable+0xa8>
  }
  else if ((Instance == 1U) && ((Function & (MOTION_GYRO | MOTION_ACCELERO)) != 0U))
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2b01      	cmp	r3, #1
 8003684:	d108      	bne.n	8003698 <BSP_MOTION_SENSOR_Enable+0x4c>
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	f003 0303 	and.w	r3, r3, #3
 800368c:	2b00      	cmp	r3, #0
 800368e:	d003      	beq.n	8003698 <BSP_MOTION_SENSOR_Enable+0x4c>
  {
    status = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8003690:	f06f 030a 	mvn.w	r3, #10
 8003694:	60fb      	str	r3, [r7, #12]
 8003696:	e02d      	b.n	80036f4 <BSP_MOTION_SENSOR_Enable+0xa8>
  }
  else if ((Motion_Sensor_Ctx[Instance].Functions & Function) == 0U)
 8003698:	4a19      	ldr	r2, [pc, #100]	; (8003700 <BSP_MOTION_SENSOR_Enable+0xb4>)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	4013      	ands	r3, r2
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d103      	bne.n	80036b0 <BSP_MOTION_SENSOR_Enable+0x64>
  {
    status = BSP_ERROR_NO_INIT;
 80036a8:	f04f 33ff 	mov.w	r3, #4294967295
 80036ac:	60fb      	str	r3, [r7, #12]
 80036ae:	e021      	b.n	80036f4 <BSP_MOTION_SENSOR_Enable+0xa8>
  }
  else
  {
    /* Enable the motion sensor function */
    index = (Function == MOTION_GYRO) ? GyroIdx : ((Function == MOTION_ACCELERO) ? AcceleroIdx : MagnetoIdx);
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	2b01      	cmp	r3, #1
 80036b4:	d006      	beq.n	80036c4 <BSP_MOTION_SENSOR_Enable+0x78>
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	2b02      	cmp	r3, #2
 80036ba:	d101      	bne.n	80036c0 <BSP_MOTION_SENSOR_Enable+0x74>
 80036bc:	2301      	movs	r3, #1
 80036be:	e002      	b.n	80036c6 <BSP_MOTION_SENSOR_Enable+0x7a>
 80036c0:	2302      	movs	r3, #2
 80036c2:	e000      	b.n	80036c6 <BSP_MOTION_SENSOR_Enable+0x7a>
 80036c4:	2300      	movs	r3, #0
 80036c6:	72fb      	strb	r3, [r7, #11]
    if(Motion_Sensor_FuncDrv[Instance][index]->Enable(Motion_Sensor_CompObj[Instance]) < 0)
 80036c8:	7af9      	ldrb	r1, [r7, #11]
 80036ca:	480e      	ldr	r0, [pc, #56]	; (8003704 <BSP_MOTION_SENSOR_Enable+0xb8>)
 80036cc:	687a      	ldr	r2, [r7, #4]
 80036ce:	4613      	mov	r3, r2
 80036d0:	005b      	lsls	r3, r3, #1
 80036d2:	4413      	add	r3, r2
 80036d4:	440b      	add	r3, r1
 80036d6:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	490a      	ldr	r1, [pc, #40]	; (8003708 <BSP_MOTION_SENSOR_Enable+0xbc>)
 80036de:	687a      	ldr	r2, [r7, #4]
 80036e0:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80036e4:	4610      	mov	r0, r2
 80036e6:	4798      	blx	r3
 80036e8:	4603      	mov	r3, r0
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	da02      	bge.n	80036f4 <BSP_MOTION_SENSOR_Enable+0xa8>
    {
      status = BSP_ERROR_COMPONENT_FAILURE;
 80036ee:	f06f 0304 	mvn.w	r3, #4
 80036f2:	60fb      	str	r3, [r7, #12]
    }
  }

  return status;
 80036f4:	68fb      	ldr	r3, [r7, #12]
}
 80036f6:	4618      	mov	r0, r3
 80036f8:	3710      	adds	r7, #16
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bd80      	pop	{r7, pc}
 80036fe:	bf00      	nop
 8003700:	20000a18 	.word	0x20000a18
 8003704:	20000a30 	.word	0x20000a30
 8003708:	20000a20 	.word	0x20000a20

0800370c <BSP_MOTION_SENSOR_GetAxes>:
  *         - MOTION_MAGNETO for instance 1
  * @param  Axes Pointer to motion sensor axes.
  * @retval BSP status.
  */
int32_t BSP_MOTION_SENSOR_GetAxes(uint32_t Instance, uint32_t Function, BSP_MOTION_SENSOR_Axes_t *Axes)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b086      	sub	sp, #24
 8003710:	af00      	add	r7, sp, #0
 8003712:	60f8      	str	r0, [r7, #12]
 8003714:	60b9      	str	r1, [r7, #8]
 8003716:	607a      	str	r2, [r7, #4]
  int32_t status = BSP_ERROR_NONE;
 8003718:	2300      	movs	r3, #0
 800371a:	617b      	str	r3, [r7, #20]
  uint8_t index;

  if ((Instance >= MOTION_SENSOR_INSTANCES_NBR) || (Axes == NULL))
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2b01      	cmp	r3, #1
 8003720:	d802      	bhi.n	8003728 <BSP_MOTION_SENSOR_GetAxes+0x1c>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d103      	bne.n	8003730 <BSP_MOTION_SENSOR_GetAxes+0x24>
  {
    status = BSP_ERROR_WRONG_PARAM;
 8003728:	f06f 0301 	mvn.w	r3, #1
 800372c:	617b      	str	r3, [r7, #20]
 800372e:	e046      	b.n	80037be <BSP_MOTION_SENSOR_GetAxes+0xb2>
  }
  else if ((Instance == 0U) && ((Function & MOTION_MAGNETO) != 0U))
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d108      	bne.n	8003748 <BSP_MOTION_SENSOR_GetAxes+0x3c>
 8003736:	68bb      	ldr	r3, [r7, #8]
 8003738:	f003 0304 	and.w	r3, r3, #4
 800373c:	2b00      	cmp	r3, #0
 800373e:	d003      	beq.n	8003748 <BSP_MOTION_SENSOR_GetAxes+0x3c>
  {
    status = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8003740:	f06f 030a 	mvn.w	r3, #10
 8003744:	617b      	str	r3, [r7, #20]
 8003746:	e03a      	b.n	80037be <BSP_MOTION_SENSOR_GetAxes+0xb2>
  }
  else if ((Instance == 1U) && ((Function & (MOTION_GYRO | MOTION_ACCELERO)) != 0U))
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	2b01      	cmp	r3, #1
 800374c:	d108      	bne.n	8003760 <BSP_MOTION_SENSOR_GetAxes+0x54>
 800374e:	68bb      	ldr	r3, [r7, #8]
 8003750:	f003 0303 	and.w	r3, r3, #3
 8003754:	2b00      	cmp	r3, #0
 8003756:	d003      	beq.n	8003760 <BSP_MOTION_SENSOR_GetAxes+0x54>
  {
    status = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8003758:	f06f 030a 	mvn.w	r3, #10
 800375c:	617b      	str	r3, [r7, #20]
 800375e:	e02e      	b.n	80037be <BSP_MOTION_SENSOR_GetAxes+0xb2>
  }
  else if ((Motion_Sensor_Ctx[Instance].Functions & Function) == 0U)
 8003760:	4a19      	ldr	r2, [pc, #100]	; (80037c8 <BSP_MOTION_SENSOR_GetAxes+0xbc>)
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003768:	68bb      	ldr	r3, [r7, #8]
 800376a:	4013      	ands	r3, r2
 800376c:	2b00      	cmp	r3, #0
 800376e:	d103      	bne.n	8003778 <BSP_MOTION_SENSOR_GetAxes+0x6c>
  {
    status = BSP_ERROR_NO_INIT;
 8003770:	f04f 33ff 	mov.w	r3, #4294967295
 8003774:	617b      	str	r3, [r7, #20]
 8003776:	e022      	b.n	80037be <BSP_MOTION_SENSOR_GetAxes+0xb2>
  }
  else
  {
    /* Get the motion sensor axes */
    index = (Function == MOTION_GYRO) ? GyroIdx : ((Function == MOTION_ACCELERO) ? AcceleroIdx : MagnetoIdx);
 8003778:	68bb      	ldr	r3, [r7, #8]
 800377a:	2b01      	cmp	r3, #1
 800377c:	d006      	beq.n	800378c <BSP_MOTION_SENSOR_GetAxes+0x80>
 800377e:	68bb      	ldr	r3, [r7, #8]
 8003780:	2b02      	cmp	r3, #2
 8003782:	d101      	bne.n	8003788 <BSP_MOTION_SENSOR_GetAxes+0x7c>
 8003784:	2301      	movs	r3, #1
 8003786:	e002      	b.n	800378e <BSP_MOTION_SENSOR_GetAxes+0x82>
 8003788:	2302      	movs	r3, #2
 800378a:	e000      	b.n	800378e <BSP_MOTION_SENSOR_GetAxes+0x82>
 800378c:	2300      	movs	r3, #0
 800378e:	74fb      	strb	r3, [r7, #19]
    if (Motion_Sensor_FuncDrv[Instance][index]->GetAxes(Motion_Sensor_CompObj[Instance], Axes) < 0)
 8003790:	7cf9      	ldrb	r1, [r7, #19]
 8003792:	480e      	ldr	r0, [pc, #56]	; (80037cc <BSP_MOTION_SENSOR_GetAxes+0xc0>)
 8003794:	68fa      	ldr	r2, [r7, #12]
 8003796:	4613      	mov	r3, r2
 8003798:	005b      	lsls	r3, r3, #1
 800379a:	4413      	add	r3, r2
 800379c:	440b      	add	r3, r1
 800379e:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80037a2:	69db      	ldr	r3, [r3, #28]
 80037a4:	490a      	ldr	r1, [pc, #40]	; (80037d0 <BSP_MOTION_SENSOR_GetAxes+0xc4>)
 80037a6:	68fa      	ldr	r2, [r7, #12]
 80037a8:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80037ac:	6879      	ldr	r1, [r7, #4]
 80037ae:	4610      	mov	r0, r2
 80037b0:	4798      	blx	r3
 80037b2:	4603      	mov	r3, r0
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	da02      	bge.n	80037be <BSP_MOTION_SENSOR_GetAxes+0xb2>
    {
      status = BSP_ERROR_COMPONENT_FAILURE;
 80037b8:	f06f 0304 	mvn.w	r3, #4
 80037bc:	617b      	str	r3, [r7, #20]
    }
  }

  return status;
 80037be:	697b      	ldr	r3, [r7, #20]
}
 80037c0:	4618      	mov	r0, r3
 80037c2:	3718      	adds	r7, #24
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bd80      	pop	{r7, pc}
 80037c8:	20000a18 	.word	0x20000a18
 80037cc:	20000a30 	.word	0x20000a30
 80037d0:	20000a20 	.word	0x20000a20

080037d4 <LSM6DSL_Probe>:
  * @param  Functions Motion sensor functions. Could be :
  *         - MOTION_GYRO and/or MOTION_ACCELERO
  * @retval BSP status.
  */
static int32_t LSM6DSL_Probe(uint32_t Functions)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b08c      	sub	sp, #48	; 0x30
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  int32_t                 status = BSP_ERROR_NONE;
 80037dc:	2300      	movs	r3, #0
 80037de:	62fb      	str	r3, [r7, #44]	; 0x2c
  LSM6DSL_IO_t            IOCtx;
  uint8_t                 lsm6dsl_id;
  static LSM6DSL_Object_t LSM6DSL_Obj;

  /* Configure the motion sensor driver */
  IOCtx.BusType     = LSM6DSL_I2C_BUS;
 80037e0:	2300      	movs	r3, #0
 80037e2:	61bb      	str	r3, [r7, #24]
  IOCtx.Address     = LSM6DSL_I2C_ADD_L;
 80037e4:	23d5      	movs	r3, #213	; 0xd5
 80037e6:	773b      	strb	r3, [r7, #28]
  IOCtx.Init        = BSP_I2C2_Init;
 80037e8:	4b29      	ldr	r3, [pc, #164]	; (8003890 <LSM6DSL_Probe+0xbc>)
 80037ea:	613b      	str	r3, [r7, #16]
  IOCtx.DeInit      = BSP_I2C2_DeInit;
 80037ec:	4b29      	ldr	r3, [pc, #164]	; (8003894 <LSM6DSL_Probe+0xc0>)
 80037ee:	617b      	str	r3, [r7, #20]
  IOCtx.ReadReg     = BSP_I2C2_ReadReg;
 80037f0:	4b29      	ldr	r3, [pc, #164]	; (8003898 <LSM6DSL_Probe+0xc4>)
 80037f2:	627b      	str	r3, [r7, #36]	; 0x24
  IOCtx.WriteReg    = BSP_I2C2_WriteReg;
 80037f4:	4b29      	ldr	r3, [pc, #164]	; (800389c <LSM6DSL_Probe+0xc8>)
 80037f6:	623b      	str	r3, [r7, #32]
  IOCtx.GetTick     = BSP_GetTick;
 80037f8:	4b29      	ldr	r3, [pc, #164]	; (80038a0 <LSM6DSL_Probe+0xcc>)
 80037fa:	62bb      	str	r3, [r7, #40]	; 0x28

  if (LSM6DSL_RegisterBusIO(&LSM6DSL_Obj, &IOCtx) != LSM6DSL_OK)
 80037fc:	f107 0310 	add.w	r3, r7, #16
 8003800:	4619      	mov	r1, r3
 8003802:	4828      	ldr	r0, [pc, #160]	; (80038a4 <LSM6DSL_Probe+0xd0>)
 8003804:	f001 fa3a 	bl	8004c7c <LSM6DSL_RegisterBusIO>
 8003808:	4603      	mov	r3, r0
 800380a:	2b00      	cmp	r3, #0
 800380c:	d003      	beq.n	8003816 <LSM6DSL_Probe+0x42>
  {
    status = BSP_ERROR_BUS_FAILURE;
 800380e:	f06f 0307 	mvn.w	r3, #7
 8003812:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003814:	e037      	b.n	8003886 <LSM6DSL_Probe+0xb2>
  }
  else if (LSM6DSL_ReadID(&LSM6DSL_Obj, &lsm6dsl_id) != LSM6DSL_OK)
 8003816:	f107 030f 	add.w	r3, r7, #15
 800381a:	4619      	mov	r1, r3
 800381c:	4821      	ldr	r0, [pc, #132]	; (80038a4 <LSM6DSL_Probe+0xd0>)
 800381e:	f001 fb23 	bl	8004e68 <LSM6DSL_ReadID>
 8003822:	4603      	mov	r3, r0
 8003824:	2b00      	cmp	r3, #0
 8003826:	d003      	beq.n	8003830 <LSM6DSL_Probe+0x5c>
  {
    status = BSP_ERROR_COMPONENT_FAILURE;
 8003828:	f06f 0304 	mvn.w	r3, #4
 800382c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800382e:	e02a      	b.n	8003886 <LSM6DSL_Probe+0xb2>
  }
  else if (lsm6dsl_id != LSM6DSL_ID)
 8003830:	7bfb      	ldrb	r3, [r7, #15]
 8003832:	2b6a      	cmp	r3, #106	; 0x6a
 8003834:	d003      	beq.n	800383e <LSM6DSL_Probe+0x6a>
  {
    status = BSP_ERROR_UNKNOWN_COMPONENT;
 8003836:	f06f 0306 	mvn.w	r3, #6
 800383a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800383c:	e023      	b.n	8003886 <LSM6DSL_Probe+0xb2>
  }
  else
  {
    Motion_Sensor_CompObj[0] = &LSM6DSL_Obj;
 800383e:	4b1a      	ldr	r3, [pc, #104]	; (80038a8 <LSM6DSL_Probe+0xd4>)
 8003840:	4a18      	ldr	r2, [pc, #96]	; (80038a4 <LSM6DSL_Probe+0xd0>)
 8003842:	601a      	str	r2, [r3, #0]
    Motion_Sensor_Drv[0]     = (MOTION_SENSOR_CommonDrv_t *) &LSM6DSL_COMMON_Driver;
 8003844:	4b19      	ldr	r3, [pc, #100]	; (80038ac <LSM6DSL_Probe+0xd8>)
 8003846:	4a1a      	ldr	r2, [pc, #104]	; (80038b0 <LSM6DSL_Probe+0xdc>)
 8003848:	601a      	str	r2, [r3, #0]
    if (Motion_Sensor_Drv[0]->Init(Motion_Sensor_CompObj[0]) < 0)
 800384a:	4b18      	ldr	r3, [pc, #96]	; (80038ac <LSM6DSL_Probe+0xd8>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4a15      	ldr	r2, [pc, #84]	; (80038a8 <LSM6DSL_Probe+0xd4>)
 8003852:	6812      	ldr	r2, [r2, #0]
 8003854:	4610      	mov	r0, r2
 8003856:	4798      	blx	r3
 8003858:	4603      	mov	r3, r0
 800385a:	2b00      	cmp	r3, #0
 800385c:	da03      	bge.n	8003866 <LSM6DSL_Probe+0x92>
    {
      status = BSP_ERROR_COMPONENT_FAILURE;
 800385e:	f06f 0304 	mvn.w	r3, #4
 8003862:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003864:	e00f      	b.n	8003886 <LSM6DSL_Probe+0xb2>
    }
    else
    {
      if ((Functions & MOTION_GYRO) != 0U)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	f003 0301 	and.w	r3, r3, #1
 800386c:	2b00      	cmp	r3, #0
 800386e:	d002      	beq.n	8003876 <LSM6DSL_Probe+0xa2>
      {
        Motion_Sensor_FuncDrv[0][GyroIdx] = (MOTION_SENSOR_FuncDrv_t *) &LSM6DSL_GYRO_Driver;
 8003870:	4b10      	ldr	r3, [pc, #64]	; (80038b4 <LSM6DSL_Probe+0xe0>)
 8003872:	4a11      	ldr	r2, [pc, #68]	; (80038b8 <LSM6DSL_Probe+0xe4>)
 8003874:	601a      	str	r2, [r3, #0]
      }
      if ((Functions & MOTION_ACCELERO) != 0U)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	f003 0302 	and.w	r3, r3, #2
 800387c:	2b00      	cmp	r3, #0
 800387e:	d002      	beq.n	8003886 <LSM6DSL_Probe+0xb2>
      {
        Motion_Sensor_FuncDrv[0][AcceleroIdx] = (MOTION_SENSOR_FuncDrv_t *) &LSM6DSL_ACC_Driver;
 8003880:	4b0c      	ldr	r3, [pc, #48]	; (80038b4 <LSM6DSL_Probe+0xe0>)
 8003882:	4a0e      	ldr	r2, [pc, #56]	; (80038bc <LSM6DSL_Probe+0xe8>)
 8003884:	605a      	str	r2, [r3, #4]
      }
    }
  }

  return status;
 8003886:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8003888:	4618      	mov	r0, r3
 800388a:	3730      	adds	r7, #48	; 0x30
 800388c:	46bd      	mov	sp, r7
 800388e:	bd80      	pop	{r7, pc}
 8003890:	08002b79 	.word	0x08002b79
 8003894:	08002bf9 	.word	0x08002bf9
 8003898:	08002c79 	.word	0x08002c79
 800389c:	08002c49 	.word	0x08002c49
 80038a0:	08002cf3 	.word	0x08002cf3
 80038a4:	20000a48 	.word	0x20000a48
 80038a8:	20000a20 	.word	0x20000a20
 80038ac:	20000a28 	.word	0x20000a28
 80038b0:	20000068 	.word	0x20000068
 80038b4:	20000a30 	.word	0x20000a30
 80038b8:	2000009c 	.word	0x2000009c
 80038bc:	20000078 	.word	0x20000078

080038c0 <LIS3MDL_Probe>:
  * @param  Functions Motion sensor functions. Could be :
  *         - MOTION_MAGNETO
  * @retval BSP status.
  */
static int32_t LIS3MDL_Probe(uint32_t Functions)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b08c      	sub	sp, #48	; 0x30
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
  int32_t                 status = BSP_ERROR_NONE;
 80038c8:	2300      	movs	r3, #0
 80038ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  LIS3MDL_IO_t            IOCtx;
  uint8_t                 lis3mdl_id;
  static LIS3MDL_Object_t LIS3MDL_Obj;

  /* Configure the motion sensor driver */
  IOCtx.BusType     = LIS3MDL_I2C_BUS;
 80038cc:	2300      	movs	r3, #0
 80038ce:	61bb      	str	r3, [r7, #24]
  IOCtx.Address     = LIS3MDL_I2C_ADD_H;
 80038d0:	233d      	movs	r3, #61	; 0x3d
 80038d2:	773b      	strb	r3, [r7, #28]
  IOCtx.Init        = BSP_I2C2_Init;
 80038d4:	4b25      	ldr	r3, [pc, #148]	; (800396c <LIS3MDL_Probe+0xac>)
 80038d6:	613b      	str	r3, [r7, #16]
  IOCtx.DeInit      = BSP_I2C2_DeInit;
 80038d8:	4b25      	ldr	r3, [pc, #148]	; (8003970 <LIS3MDL_Probe+0xb0>)
 80038da:	617b      	str	r3, [r7, #20]
  IOCtx.ReadReg     = BSP_I2C2_ReadReg;
 80038dc:	4b25      	ldr	r3, [pc, #148]	; (8003974 <LIS3MDL_Probe+0xb4>)
 80038de:	627b      	str	r3, [r7, #36]	; 0x24
  IOCtx.WriteReg    = BSP_I2C2_WriteReg;
 80038e0:	4b25      	ldr	r3, [pc, #148]	; (8003978 <LIS3MDL_Probe+0xb8>)
 80038e2:	623b      	str	r3, [r7, #32]
  IOCtx.GetTick     = BSP_GetTick;
 80038e4:	4b25      	ldr	r3, [pc, #148]	; (800397c <LIS3MDL_Probe+0xbc>)
 80038e6:	62bb      	str	r3, [r7, #40]	; 0x28

  if (LIS3MDL_RegisterBusIO(&LIS3MDL_Obj, &IOCtx) != LIS3MDL_OK)
 80038e8:	f107 0310 	add.w	r3, r7, #16
 80038ec:	4619      	mov	r1, r3
 80038ee:	4824      	ldr	r0, [pc, #144]	; (8003980 <LIS3MDL_Probe+0xc0>)
 80038f0:	f000 fa3c 	bl	8003d6c <LIS3MDL_RegisterBusIO>
 80038f4:	4603      	mov	r3, r0
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d003      	beq.n	8003902 <LIS3MDL_Probe+0x42>
  {
    status = BSP_ERROR_BUS_FAILURE;
 80038fa:	f06f 0307 	mvn.w	r3, #7
 80038fe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003900:	e02f      	b.n	8003962 <LIS3MDL_Probe+0xa2>
  }
  else if (LIS3MDL_ReadID(&LIS3MDL_Obj, &lis3mdl_id) != LIS3MDL_OK)
 8003902:	f107 030f 	add.w	r3, r7, #15
 8003906:	4619      	mov	r1, r3
 8003908:	481d      	ldr	r0, [pc, #116]	; (8003980 <LIS3MDL_Probe+0xc0>)
 800390a:	f000 fae7 	bl	8003edc <LIS3MDL_ReadID>
 800390e:	4603      	mov	r3, r0
 8003910:	2b00      	cmp	r3, #0
 8003912:	d003      	beq.n	800391c <LIS3MDL_Probe+0x5c>
  {
    status = BSP_ERROR_COMPONENT_FAILURE;
 8003914:	f06f 0304 	mvn.w	r3, #4
 8003918:	62fb      	str	r3, [r7, #44]	; 0x2c
 800391a:	e022      	b.n	8003962 <LIS3MDL_Probe+0xa2>
  }
  else if (lis3mdl_id != LIS3MDL_ID)
 800391c:	7bfb      	ldrb	r3, [r7, #15]
 800391e:	2b3d      	cmp	r3, #61	; 0x3d
 8003920:	d003      	beq.n	800392a <LIS3MDL_Probe+0x6a>
  {
    status = BSP_ERROR_UNKNOWN_COMPONENT;
 8003922:	f06f 0306 	mvn.w	r3, #6
 8003926:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003928:	e01b      	b.n	8003962 <LIS3MDL_Probe+0xa2>
  }
  else
  {
    Motion_Sensor_CompObj[1] = &LIS3MDL_Obj;
 800392a:	4b16      	ldr	r3, [pc, #88]	; (8003984 <LIS3MDL_Probe+0xc4>)
 800392c:	4a14      	ldr	r2, [pc, #80]	; (8003980 <LIS3MDL_Probe+0xc0>)
 800392e:	605a      	str	r2, [r3, #4]
    Motion_Sensor_Drv[1]     = (MOTION_SENSOR_CommonDrv_t *) &LIS3MDL_COMMON_Driver;
 8003930:	4b15      	ldr	r3, [pc, #84]	; (8003988 <LIS3MDL_Probe+0xc8>)
 8003932:	4a16      	ldr	r2, [pc, #88]	; (800398c <LIS3MDL_Probe+0xcc>)
 8003934:	605a      	str	r2, [r3, #4]
    if (Motion_Sensor_Drv[1]->Init(Motion_Sensor_CompObj[1]) < 0)
 8003936:	4b14      	ldr	r3, [pc, #80]	; (8003988 <LIS3MDL_Probe+0xc8>)
 8003938:	685b      	ldr	r3, [r3, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a11      	ldr	r2, [pc, #68]	; (8003984 <LIS3MDL_Probe+0xc4>)
 800393e:	6852      	ldr	r2, [r2, #4]
 8003940:	4610      	mov	r0, r2
 8003942:	4798      	blx	r3
 8003944:	4603      	mov	r3, r0
 8003946:	2b00      	cmp	r3, #0
 8003948:	da03      	bge.n	8003952 <LIS3MDL_Probe+0x92>
    {
      status = BSP_ERROR_COMPONENT_FAILURE;
 800394a:	f06f 0304 	mvn.w	r3, #4
 800394e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003950:	e007      	b.n	8003962 <LIS3MDL_Probe+0xa2>
    }
    else
    {
      if ((Functions & MOTION_MAGNETO) != 0U)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	f003 0304 	and.w	r3, r3, #4
 8003958:	2b00      	cmp	r3, #0
 800395a:	d002      	beq.n	8003962 <LIS3MDL_Probe+0xa2>
      {
        Motion_Sensor_FuncDrv[1][MagnetoIdx] = (MOTION_SENSOR_FuncDrv_t *) &LIS3MDL_MAG_Driver;
 800395c:	4b0c      	ldr	r3, [pc, #48]	; (8003990 <LIS3MDL_Probe+0xd0>)
 800395e:	4a0d      	ldr	r2, [pc, #52]	; (8003994 <LIS3MDL_Probe+0xd4>)
 8003960:	615a      	str	r2, [r3, #20]
      }
    }
  }

  return status;
 8003962:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8003964:	4618      	mov	r0, r3
 8003966:	3730      	adds	r7, #48	; 0x30
 8003968:	46bd      	mov	sp, r7
 800396a:	bd80      	pop	{r7, pc}
 800396c:	08002b79 	.word	0x08002b79
 8003970:	08002bf9 	.word	0x08002bf9
 8003974:	08002c79 	.word	0x08002c79
 8003978:	08002c49 	.word	0x08002c49
 800397c:	08002cf3 	.word	0x08002cf3
 8003980:	20000a78 	.word	0x20000a78
 8003984:	20000a20 	.word	0x20000a20
 8003988:	20000a28 	.word	0x20000a28
 800398c:	20000028 	.word	0x20000028
 8003990:	20000a30 	.word	0x20000a30
 8003994:	20000038 	.word	0x20000038

08003998 <BSP_PSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Pressure Sensor driver.
  * @retval PSENSOR status
  */
uint32_t BSP_PSENSOR_Init(void)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b082      	sub	sp, #8
 800399c:	af00      	add	r7, sp, #0
  uint32_t ret;
   
  if(LPS22HB_P_Drv.ReadID(LPS22HB_I2C_ADDRESS) != LPS22HB_WHO_AM_I_VAL)
 800399e:	4b0c      	ldr	r3, [pc, #48]	; (80039d0 <BSP_PSENSOR_Init+0x38>)
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	20ba      	movs	r0, #186	; 0xba
 80039a4:	4798      	blx	r3
 80039a6:	4603      	mov	r3, r0
 80039a8:	2bb1      	cmp	r3, #177	; 0xb1
 80039aa:	d002      	beq.n	80039b2 <BSP_PSENSOR_Init+0x1a>
  {
    ret = PSENSOR_ERROR;
 80039ac:	2301      	movs	r3, #1
 80039ae:	607b      	str	r3, [r7, #4]
 80039b0:	e009      	b.n	80039c6 <BSP_PSENSOR_Init+0x2e>
  }
  else
  {
     Psensor_drv = &LPS22HB_P_Drv;
 80039b2:	4b08      	ldr	r3, [pc, #32]	; (80039d4 <BSP_PSENSOR_Init+0x3c>)
 80039b4:	4a06      	ldr	r2, [pc, #24]	; (80039d0 <BSP_PSENSOR_Init+0x38>)
 80039b6:	601a      	str	r2, [r3, #0]
     
    /* PSENSOR Init */   
    Psensor_drv->Init(LPS22HB_I2C_ADDRESS);
 80039b8:	4b06      	ldr	r3, [pc, #24]	; (80039d4 <BSP_PSENSOR_Init+0x3c>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	20ba      	movs	r0, #186	; 0xba
 80039c0:	4798      	blx	r3
    ret = PSENSOR_OK;
 80039c2:	2300      	movs	r3, #0
 80039c4:	607b      	str	r3, [r7, #4]
  }
  
  return ret;
 80039c6:	687b      	ldr	r3, [r7, #4]
}
 80039c8:	4618      	mov	r0, r3
 80039ca:	3708      	adds	r7, #8
 80039cc:	46bd      	mov	sp, r7
 80039ce:	bd80      	pop	{r7, pc}
 80039d0:	2000005c 	.word	0x2000005c
 80039d4:	20000aa4 	.word	0x20000aa4

080039d8 <BSP_PSENSOR_ReadPressure>:
/**
  * @brief  Read Pressure register of LPS22HB.
  * @retval LPS22HB measured pressure value.
  */
float BSP_PSENSOR_ReadPressure(void)
{ 
 80039d8:	b580      	push	{r7, lr}
 80039da:	af00      	add	r7, sp, #0
  return Psensor_drv->ReadPressure(LPS22HB_I2C_ADDRESS);
 80039dc:	4b04      	ldr	r3, [pc, #16]	; (80039f0 <BSP_PSENSOR_ReadPressure+0x18>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	689b      	ldr	r3, [r3, #8]
 80039e2:	20ba      	movs	r0, #186	; 0xba
 80039e4:	4798      	blx	r3
 80039e6:	eef0 7a40 	vmov.f32	s15, s0
}
 80039ea:	eeb0 0a67 	vmov.f32	s0, s15
 80039ee:	bd80      	pop	{r7, pc}
 80039f0:	20000aa4 	.word	0x20000aa4

080039f4 <BSP_TSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Temperature Sensor driver.
  * @retval TSENSOR status
  */
uint32_t BSP_TSENSOR_Init(void)
{  
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b082      	sub	sp, #8
 80039f8:	af00      	add	r7, sp, #0
  uint8_t ret = TSENSOR_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	71fb      	strb	r3, [r7, #7]

#ifdef USE_LPS22HB_TEMP
  tsensor_drv = &LPS22HB_T_Drv;
#else /* USE_HTS221_TEMP */
  tsensor_drv = &HTS221_T_Drv; 
 80039fe:	4b09      	ldr	r3, [pc, #36]	; (8003a24 <BSP_TSENSOR_Init+0x30>)
 8003a00:	4a09      	ldr	r2, [pc, #36]	; (8003a28 <BSP_TSENSOR_Init+0x34>)
 8003a02:	601a      	str	r2, [r3, #0]
#endif

  /* Low level init */
  SENSOR_IO_Init();
 8003a04:	f7ff f858 	bl	8002ab8 <SENSOR_IO_Init>

  /* TSENSOR Init */   
  tsensor_drv->Init(TSENSOR_I2C_ADDRESS, NULL);
 8003a08:	4b06      	ldr	r3, [pc, #24]	; (8003a24 <BSP_TSENSOR_Init+0x30>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	2100      	movs	r1, #0
 8003a10:	20be      	movs	r0, #190	; 0xbe
 8003a12:	4798      	blx	r3

  ret = TSENSOR_OK;
 8003a14:	2300      	movs	r3, #0
 8003a16:	71fb      	strb	r3, [r7, #7]
  
  return ret;
 8003a18:	79fb      	ldrb	r3, [r7, #7]
}
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	3708      	adds	r7, #8
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	bd80      	pop	{r7, pc}
 8003a22:	bf00      	nop
 8003a24:	20000aa8 	.word	0x20000aa8
 8003a28:	20000018 	.word	0x20000018

08003a2c <BSP_TSENSOR_ReadTemp>:
/**
  * @brief  Read Temperature register of TS751.
  * @retval STTS751 measured temperature value.
  */
float BSP_TSENSOR_ReadTemp(void)
{ 
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	af00      	add	r7, sp, #0
  return tsensor_drv->ReadTemp(TSENSOR_I2C_ADDRESS);
 8003a30:	4b04      	ldr	r3, [pc, #16]	; (8003a44 <BSP_TSENSOR_ReadTemp+0x18>)
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	68db      	ldr	r3, [r3, #12]
 8003a36:	20be      	movs	r0, #190	; 0xbe
 8003a38:	4798      	blx	r3
 8003a3a:	eef0 7a40 	vmov.f32	s15, s0
}
 8003a3e:	eeb0 0a67 	vmov.f32	s0, s15
 8003a42:	bd80      	pop	{r7, pc}
 8003a44:	20000aa8 	.word	0x20000aa8

08003a48 <HTS221_H_Init>:
  */
/**
  * @brief  Set HTS221 humidity sensor Initialization.
  */
void HTS221_H_Init(uint16_t DeviceAddr)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b084      	sub	sp, #16
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	4603      	mov	r3, r0
 8003a50:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 8003a52:	88fb      	ldrh	r3, [r7, #6]
 8003a54:	b2db      	uxtb	r3, r3
 8003a56:	2120      	movs	r1, #32
 8003a58:	4618      	mov	r0, r3
 8003a5a:	f7ff f851 	bl	8002b00 <SENSOR_IO_Read>
 8003a5e:	4603      	mov	r3, r0
 8003a60:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 8003a62:	7bfb      	ldrb	r3, [r7, #15]
 8003a64:	f023 0304 	bic.w	r3, r3, #4
 8003a68:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 8003a6a:	7bfb      	ldrb	r3, [r7, #15]
 8003a6c:	f043 0304 	orr.w	r3, r3, #4
 8003a70:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 8003a72:	7bfb      	ldrb	r3, [r7, #15]
 8003a74:	f023 0303 	bic.w	r3, r3, #3
 8003a78:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 8003a7a:	7bfb      	ldrb	r3, [r7, #15]
 8003a7c:	f043 0301 	orr.w	r3, r3, #1
 8003a80:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 8003a82:	7bfb      	ldrb	r3, [r7, #15]
 8003a84:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003a88:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 8003a8a:	88fb      	ldrh	r3, [r7, #6]
 8003a8c:	b2db      	uxtb	r3, r3
 8003a8e:	7bfa      	ldrb	r2, [r7, #15]
 8003a90:	2120      	movs	r1, #32
 8003a92:	4618      	mov	r0, r3
 8003a94:	f7ff f81a 	bl	8002acc <SENSOR_IO_Write>
}
 8003a98:	bf00      	nop
 8003a9a:	3710      	adds	r7, #16
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bd80      	pop	{r7, pc}

08003aa0 <HTS221_H_ReadID>:
/**
  * @brief  Read HTS221 ID.
  * @retval ID 
  */
uint8_t HTS221_H_ReadID(uint16_t DeviceAddr)
{  
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b084      	sub	sp, #16
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8003aaa:	2300      	movs	r3, #0
 8003aac:	73fb      	strb	r3, [r7, #15]
 
  /* IO interface initialization */
  SENSOR_IO_Init(); 
 8003aae:	f7ff f803 	bl	8002ab8 <SENSOR_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = SENSOR_IO_Read(DeviceAddr, HTS221_WHO_AM_I_REG);
 8003ab2:	88fb      	ldrh	r3, [r7, #6]
 8003ab4:	b2db      	uxtb	r3, r3
 8003ab6:	210f      	movs	r1, #15
 8003ab8:	4618      	mov	r0, r3
 8003aba:	f7ff f821 	bl	8002b00 <SENSOR_IO_Read>
 8003abe:	4603      	mov	r3, r0
 8003ac0:	73fb      	strb	r3, [r7, #15]
  
  return ctrl;
 8003ac2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	3710      	adds	r7, #16
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bd80      	pop	{r7, pc}

08003acc <HTS221_H_ReadHumidity>:
/**
  * @brief  Read humidity value of HTS221
  * @retval humidity value;
  */
float HTS221_H_ReadHumidity(uint16_t DeviceAddr)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b088      	sub	sp, #32
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	80fb      	strh	r3, [r7, #6]
  int16_t H0_T0_out, H1_T0_out, H_T_out;
  int16_t H0_rh, H1_rh;
  uint8_t buffer[2];
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_RH_X2 | 0x80), buffer, 2);
 8003ad6:	88fb      	ldrh	r3, [r7, #6]
 8003ad8:	b2d8      	uxtb	r0, r3
 8003ada:	f107 020c 	add.w	r2, r7, #12
 8003ade:	2302      	movs	r3, #2
 8003ae0:	21b0      	movs	r1, #176	; 0xb0
 8003ae2:	f7ff f82b 	bl	8002b3c <SENSOR_IO_ReadMultiple>

  H0_rh = buffer[0] >> 1;
 8003ae6:	7b3b      	ldrb	r3, [r7, #12]
 8003ae8:	085b      	lsrs	r3, r3, #1
 8003aea:	b2db      	uxtb	r3, r3
 8003aec:	83fb      	strh	r3, [r7, #30]
  H1_rh = buffer[1] >> 1;
 8003aee:	7b7b      	ldrb	r3, [r7, #13]
 8003af0:	085b      	lsrs	r3, r3, #1
 8003af2:	b2db      	uxtb	r3, r3
 8003af4:	83bb      	strh	r3, [r7, #28]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_T0_OUT_L | 0x80), buffer, 2);
 8003af6:	88fb      	ldrh	r3, [r7, #6]
 8003af8:	b2d8      	uxtb	r0, r3
 8003afa:	f107 020c 	add.w	r2, r7, #12
 8003afe:	2302      	movs	r3, #2
 8003b00:	21b6      	movs	r1, #182	; 0xb6
 8003b02:	f7ff f81b 	bl	8002b3c <SENSOR_IO_ReadMultiple>

  H0_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8003b06:	7b7b      	ldrb	r3, [r7, #13]
 8003b08:	021b      	lsls	r3, r3, #8
 8003b0a:	b21a      	sxth	r2, r3
 8003b0c:	7b3b      	ldrb	r3, [r7, #12]
 8003b0e:	b21b      	sxth	r3, r3
 8003b10:	4313      	orrs	r3, r2
 8003b12:	837b      	strh	r3, [r7, #26]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H1_T0_OUT_L | 0x80), buffer, 2);
 8003b14:	88fb      	ldrh	r3, [r7, #6]
 8003b16:	b2d8      	uxtb	r0, r3
 8003b18:	f107 020c 	add.w	r2, r7, #12
 8003b1c:	2302      	movs	r3, #2
 8003b1e:	21ba      	movs	r1, #186	; 0xba
 8003b20:	f7ff f80c 	bl	8002b3c <SENSOR_IO_ReadMultiple>

  H1_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8003b24:	7b7b      	ldrb	r3, [r7, #13]
 8003b26:	021b      	lsls	r3, r3, #8
 8003b28:	b21a      	sxth	r2, r3
 8003b2a:	7b3b      	ldrb	r3, [r7, #12]
 8003b2c:	b21b      	sxth	r3, r3
 8003b2e:	4313      	orrs	r3, r2
 8003b30:	833b      	strh	r3, [r7, #24]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_HR_OUT_L_REG | 0x80), buffer, 2);
 8003b32:	88fb      	ldrh	r3, [r7, #6]
 8003b34:	b2d8      	uxtb	r0, r3
 8003b36:	f107 020c 	add.w	r2, r7, #12
 8003b3a:	2302      	movs	r3, #2
 8003b3c:	21a8      	movs	r1, #168	; 0xa8
 8003b3e:	f7fe fffd 	bl	8002b3c <SENSOR_IO_ReadMultiple>

  H_T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8003b42:	7b7b      	ldrb	r3, [r7, #13]
 8003b44:	021b      	lsls	r3, r3, #8
 8003b46:	b21a      	sxth	r2, r3
 8003b48:	7b3b      	ldrb	r3, [r7, #12]
 8003b4a:	b21b      	sxth	r3, r3
 8003b4c:	4313      	orrs	r3, r2
 8003b4e:	82fb      	strh	r3, [r7, #22]

  tmp_f = (float)(H_T_out - H0_T0_out) * (float)(H1_rh - H0_rh) / (float)(H1_T0_out - H0_T0_out)  +  H0_rh;
 8003b50:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8003b54:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8003b58:	1ad3      	subs	r3, r2, r3
 8003b5a:	ee07 3a90 	vmov	s15, r3
 8003b5e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003b62:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8003b66:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8003b6a:	1ad3      	subs	r3, r2, r3
 8003b6c:	ee07 3a90 	vmov	s15, r3
 8003b70:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003b74:	ee67 6a27 	vmul.f32	s13, s14, s15
 8003b78:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8003b7c:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8003b80:	1ad3      	subs	r3, r2, r3
 8003b82:	ee07 3a90 	vmov	s15, r3
 8003b86:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003b8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003b8e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8003b92:	ee07 3a90 	vmov	s15, r3
 8003b96:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003b9a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b9e:	edc7 7a04 	vstr	s15, [r7, #16]
  tmp_f *= 10.0f;
 8003ba2:	edd7 7a04 	vldr	s15, [r7, #16]
 8003ba6:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003baa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003bae:	edc7 7a04 	vstr	s15, [r7, #16]

  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
        : ( tmp_f <    0.0f ) ?    0.0f
 8003bb2:	edd7 7a04 	vldr	s15, [r7, #16]
 8003bb6:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8003bfc <HTS221_H_ReadHumidity+0x130>
 8003bba:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003bbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bc2:	dd01      	ble.n	8003bc8 <HTS221_H_ReadHumidity+0xfc>
 8003bc4:	4b0e      	ldr	r3, [pc, #56]	; (8003c00 <HTS221_H_ReadHumidity+0x134>)
 8003bc6:	e00a      	b.n	8003bde <HTS221_H_ReadHumidity+0x112>
        : tmp_f;
 8003bc8:	edd7 7a04 	vldr	s15, [r7, #16]
 8003bcc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003bd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bd4:	d502      	bpl.n	8003bdc <HTS221_H_ReadHumidity+0x110>
 8003bd6:	f04f 0300 	mov.w	r3, #0
 8003bda:	e000      	b.n	8003bde <HTS221_H_ReadHumidity+0x112>
 8003bdc:	693b      	ldr	r3, [r7, #16]
  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
 8003bde:	613b      	str	r3, [r7, #16]

  return (tmp_f / 10.0f);
 8003be0:	edd7 7a04 	vldr	s15, [r7, #16]
 8003be4:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003be8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003bec:	eef0 7a66 	vmov.f32	s15, s13
}
 8003bf0:	eeb0 0a67 	vmov.f32	s0, s15
 8003bf4:	3720      	adds	r7, #32
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	bd80      	pop	{r7, pc}
 8003bfa:	bf00      	nop
 8003bfc:	447a0000 	.word	0x447a0000
 8003c00:	447a0000 	.word	0x447a0000

08003c04 <HTS221_T_Init>:
  * @param  DeviceAddr: I2C device address
  * @param  InitStruct: pointer to a TSENSOR_InitTypeDef structure 
  *         that contains the configuration setting for the HTS221.
  */
void HTS221_T_Init(uint16_t DeviceAddr, TSENSOR_InitTypeDef *pInitStruct)
{  
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b084      	sub	sp, #16
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	6039      	str	r1, [r7, #0]
 8003c0e:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 8003c10:	88fb      	ldrh	r3, [r7, #6]
 8003c12:	b2db      	uxtb	r3, r3
 8003c14:	2120      	movs	r1, #32
 8003c16:	4618      	mov	r0, r3
 8003c18:	f7fe ff72 	bl	8002b00 <SENSOR_IO_Read>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 8003c20:	7bfb      	ldrb	r3, [r7, #15]
 8003c22:	f023 0304 	bic.w	r3, r3, #4
 8003c26:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 8003c28:	7bfb      	ldrb	r3, [r7, #15]
 8003c2a:	f043 0304 	orr.w	r3, r3, #4
 8003c2e:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 8003c30:	7bfb      	ldrb	r3, [r7, #15]
 8003c32:	f023 0303 	bic.w	r3, r3, #3
 8003c36:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 8003c38:	7bfb      	ldrb	r3, [r7, #15]
 8003c3a:	f043 0301 	orr.w	r3, r3, #1
 8003c3e:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 8003c40:	7bfb      	ldrb	r3, [r7, #15]
 8003c42:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003c46:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 8003c48:	88fb      	ldrh	r3, [r7, #6]
 8003c4a:	b2db      	uxtb	r3, r3
 8003c4c:	7bfa      	ldrb	r2, [r7, #15]
 8003c4e:	2120      	movs	r1, #32
 8003c50:	4618      	mov	r0, r3
 8003c52:	f7fe ff3b 	bl	8002acc <SENSOR_IO_Write>
}
 8003c56:	bf00      	nop
 8003c58:	3710      	adds	r7, #16
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bd80      	pop	{r7, pc}

08003c5e <HTS221_T_ReadTemp>:
  * @brief  Read temperature value of HTS221
  * @param  DeviceAddr: I2C device address
  * @retval temperature value
  */
float HTS221_T_ReadTemp(uint16_t DeviceAddr)
{
 8003c5e:	b580      	push	{r7, lr}
 8003c60:	b088      	sub	sp, #32
 8003c62:	af00      	add	r7, sp, #0
 8003c64:	4603      	mov	r3, r0
 8003c66:	80fb      	strh	r3, [r7, #6]
  int16_t T0_out, T1_out, T_out, T0_degC_x8_u16, T1_degC_x8_u16;
  int16_t T0_degC, T1_degC;
  uint8_t buffer[4], tmp;
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_DEGC_X8 | 0x80), buffer, 2);
 8003c68:	88fb      	ldrh	r3, [r7, #6]
 8003c6a:	b2d8      	uxtb	r0, r3
 8003c6c:	f107 0208 	add.w	r2, r7, #8
 8003c70:	2302      	movs	r3, #2
 8003c72:	21b2      	movs	r1, #178	; 0xb2
 8003c74:	f7fe ff62 	bl	8002b3c <SENSOR_IO_ReadMultiple>
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_T0_T1_DEGC_H2);
 8003c78:	88fb      	ldrh	r3, [r7, #6]
 8003c7a:	b2db      	uxtb	r3, r3
 8003c7c:	2135      	movs	r1, #53	; 0x35
 8003c7e:	4618      	mov	r0, r3
 8003c80:	f7fe ff3e 	bl	8002b00 <SENSOR_IO_Read>
 8003c84:	4603      	mov	r3, r0
 8003c86:	77fb      	strb	r3, [r7, #31]

  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 8003c88:	7ffb      	ldrb	r3, [r7, #31]
 8003c8a:	021b      	lsls	r3, r3, #8
 8003c8c:	b21b      	sxth	r3, r3
 8003c8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c92:	b21a      	sxth	r2, r3
 8003c94:	7a3b      	ldrb	r3, [r7, #8]
 8003c96:	b21b      	sxth	r3, r3
 8003c98:	4313      	orrs	r3, r2
 8003c9a:	83bb      	strh	r3, [r7, #28]
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 8003c9c:	7ffb      	ldrb	r3, [r7, #31]
 8003c9e:	019b      	lsls	r3, r3, #6
 8003ca0:	b21b      	sxth	r3, r3
 8003ca2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ca6:	b21a      	sxth	r2, r3
 8003ca8:	7a7b      	ldrb	r3, [r7, #9]
 8003caa:	b21b      	sxth	r3, r3
 8003cac:	4313      	orrs	r3, r2
 8003cae:	837b      	strh	r3, [r7, #26]
  T0_degC = T0_degC_x8_u16 >> 3;
 8003cb0:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8003cb4:	10db      	asrs	r3, r3, #3
 8003cb6:	833b      	strh	r3, [r7, #24]
  T1_degC = T1_degC_x8_u16 >> 3;
 8003cb8:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8003cbc:	10db      	asrs	r3, r3, #3
 8003cbe:	82fb      	strh	r3, [r7, #22]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_OUT_L | 0x80), buffer, 4);
 8003cc0:	88fb      	ldrh	r3, [r7, #6]
 8003cc2:	b2d8      	uxtb	r0, r3
 8003cc4:	f107 0208 	add.w	r2, r7, #8
 8003cc8:	2304      	movs	r3, #4
 8003cca:	21bc      	movs	r1, #188	; 0xbc
 8003ccc:	f7fe ff36 	bl	8002b3c <SENSOR_IO_ReadMultiple>

  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8003cd0:	7a7b      	ldrb	r3, [r7, #9]
 8003cd2:	021b      	lsls	r3, r3, #8
 8003cd4:	b21a      	sxth	r2, r3
 8003cd6:	7a3b      	ldrb	r3, [r7, #8]
 8003cd8:	b21b      	sxth	r3, r3
 8003cda:	4313      	orrs	r3, r2
 8003cdc:	82bb      	strh	r3, [r7, #20]
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 8003cde:	7afb      	ldrb	r3, [r7, #11]
 8003ce0:	021b      	lsls	r3, r3, #8
 8003ce2:	b21a      	sxth	r2, r3
 8003ce4:	7abb      	ldrb	r3, [r7, #10]
 8003ce6:	b21b      	sxth	r3, r3
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	827b      	strh	r3, [r7, #18]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_TEMP_OUT_L_REG | 0x80), buffer, 2);
 8003cec:	88fb      	ldrh	r3, [r7, #6]
 8003cee:	b2d8      	uxtb	r0, r3
 8003cf0:	f107 0208 	add.w	r2, r7, #8
 8003cf4:	2302      	movs	r3, #2
 8003cf6:	21aa      	movs	r1, #170	; 0xaa
 8003cf8:	f7fe ff20 	bl	8002b3c <SENSOR_IO_ReadMultiple>

  T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8003cfc:	7a7b      	ldrb	r3, [r7, #9]
 8003cfe:	021b      	lsls	r3, r3, #8
 8003d00:	b21a      	sxth	r2, r3
 8003d02:	7a3b      	ldrb	r3, [r7, #8]
 8003d04:	b21b      	sxth	r3, r3
 8003d06:	4313      	orrs	r3, r2
 8003d08:	823b      	strh	r3, [r7, #16]

  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 8003d0a:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8003d0e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003d12:	1ad3      	subs	r3, r2, r3
 8003d14:	ee07 3a90 	vmov	s15, r3
 8003d18:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003d1c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8003d20:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8003d24:	1ad3      	subs	r3, r2, r3
 8003d26:	ee07 3a90 	vmov	s15, r3
 8003d2a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003d2e:	ee67 6a27 	vmul.f32	s13, s14, s15
 8003d32:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8003d36:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003d3a:	1ad3      	subs	r3, r2, r3
 8003d3c:	ee07 3a90 	vmov	s15, r3
 8003d40:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003d44:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003d48:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8003d4c:	ee07 3a90 	vmov	s15, r3
 8003d50:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003d54:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d58:	edc7 7a03 	vstr	s15, [r7, #12]

  return tmp_f;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	ee07 3a90 	vmov	s15, r3
}
 8003d62:	eeb0 0a67 	vmov.f32	s0, s15
 8003d66:	3720      	adds	r7, #32
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	bd80      	pop	{r7, pc}

08003d6c <LIS3MDL_RegisterBusIO>:
  * @brief  Register Component Bus IO operations
  * @param  Component object pointer
  * @retval Component status
  */
int32_t LIS3MDL_RegisterBusIO(LIS3MDL_Object_t *pObj, LIS3MDL_IO_t *pIO)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b084      	sub	sp, #16
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
 8003d74:	6039      	str	r1, [r7, #0]
  int32_t ret = LIS3MDL_OK;
 8003d76:	2300      	movs	r3, #0
 8003d78:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d103      	bne.n	8003d88 <LIS3MDL_RegisterBusIO+0x1c>
  {
    ret = LIS3MDL_ERROR;
 8003d80:	f04f 33ff 	mov.w	r3, #4294967295
 8003d84:	60fb      	str	r3, [r7, #12]
 8003d86:	e04d      	b.n	8003e24 <LIS3MDL_RegisterBusIO+0xb8>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	681a      	ldr	r2, [r3, #0]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	685a      	ldr	r2, [r3, #4]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	689a      	ldr	r2, [r3, #8]
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	7b1a      	ldrb	r2, [r3, #12]
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	691a      	ldr	r2, [r3, #16]
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	695a      	ldr	r2, [r3, #20]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	699a      	ldr	r2, [r3, #24]
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	4a1b      	ldr	r2, [pc, #108]	; (8003e30 <LIS3MDL_RegisterBusIO+0xc4>)
 8003dc4:	621a      	str	r2, [r3, #32]
    pObj->Ctx.write_reg = WriteRegWrap;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	4a1a      	ldr	r2, [pc, #104]	; (8003e34 <LIS3MDL_RegisterBusIO+0xc8>)
 8003dca:	61da      	str	r2, [r3, #28]
    pObj->Ctx.handle   = pObj;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	687a      	ldr	r2, [r7, #4]
 8003dd0:	625a      	str	r2, [r3, #36]	; 0x24

    if (pObj->IO.Init == NULL)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d103      	bne.n	8003de2 <LIS3MDL_RegisterBusIO+0x76>
    {
      ret = LIS3MDL_ERROR;
 8003dda:	f04f 33ff 	mov.w	r3, #4294967295
 8003dde:	60fb      	str	r3, [r7, #12]
 8003de0:	e020      	b.n	8003e24 <LIS3MDL_RegisterBusIO+0xb8>
    }
    else if (pObj->IO.Init() != LIS3MDL_OK)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	4798      	blx	r3
 8003de8:	4603      	mov	r3, r0
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d003      	beq.n	8003df6 <LIS3MDL_RegisterBusIO+0x8a>
    {
      ret = LIS3MDL_ERROR;
 8003dee:	f04f 33ff 	mov.w	r3, #4294967295
 8003df2:	60fb      	str	r3, [r7, #12]
 8003df4:	e016      	b.n	8003e24 <LIS3MDL_RegisterBusIO+0xb8>
    }
    else
    {
      if (pObj->IO.BusType == LIS3MDL_SPI_3WIRES_BUS) /* SPI 3-Wires */
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	689b      	ldr	r3, [r3, #8]
 8003dfa:	2b02      	cmp	r3, #2
 8003dfc:	d112      	bne.n	8003e24 <LIS3MDL_RegisterBusIO+0xb8>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d10d      	bne.n	8003e24 <LIS3MDL_RegisterBusIO+0xb8>
        {
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x07;
 8003e08:	2307      	movs	r3, #7
 8003e0a:	72fb      	strb	r3, [r7, #11]

          if (LIS3MDL_Write_Reg(pObj, LIS3MDL_CTRL_REG3, data) != LIS3MDL_OK)
 8003e0c:	7afb      	ldrb	r3, [r7, #11]
 8003e0e:	461a      	mov	r2, r3
 8003e10:	2122      	movs	r1, #34	; 0x22
 8003e12:	6878      	ldr	r0, [r7, #4]
 8003e14:	f000 fb51 	bl	80044ba <LIS3MDL_Write_Reg>
 8003e18:	4603      	mov	r3, r0
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d002      	beq.n	8003e24 <LIS3MDL_RegisterBusIO+0xb8>
          {
            ret = LIS3MDL_ERROR;
 8003e1e:	f04f 33ff 	mov.w	r3, #4294967295
 8003e22:	60fb      	str	r3, [r7, #12]
          }
        }
      }
    }
  }
  return ret;
 8003e24:	68fb      	ldr	r3, [r7, #12]
}
 8003e26:	4618      	mov	r0, r3
 8003e28:	3710      	adds	r7, #16
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	bd80      	pop	{r7, pc}
 8003e2e:	bf00      	nop
 8003e30:	080044f1 	.word	0x080044f1
 8003e34:	08004553 	.word	0x08004553

08003e38 <LIS3MDL_Init>:
  * @brief  Component initialization
  * @param  Component object pointer
  * @retval Component status
  */
int32_t LIS3MDL_Init(LIS3MDL_Object_t *pObj)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b082      	sub	sp, #8
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
  /* Operating mode selection - power down */
  if (lis3mdl_operating_mode_set(&(pObj->Ctx), LIS3MDL_POWER_DOWN) != LIS3MDL_OK)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	331c      	adds	r3, #28
 8003e44:	2102      	movs	r1, #2
 8003e46:	4618      	mov	r0, r3
 8003e48:	f000 fdac 	bl	80049a4 <lis3mdl_operating_mode_set>
 8003e4c:	4603      	mov	r3, r0
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d002      	beq.n	8003e58 <LIS3MDL_Init+0x20>
  {
    return LIS3MDL_ERROR;
 8003e52:	f04f 33ff 	mov.w	r3, #4294967295
 8003e56:	e025      	b.n	8003ea4 <LIS3MDL_Init+0x6c>
  }

  /* Enable BDU */
  if (lis3mdl_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LIS3MDL_OK)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	331c      	adds	r3, #28
 8003e5c:	2101      	movs	r1, #1
 8003e5e:	4618      	mov	r0, r3
 8003e60:	f000 fdc6 	bl	80049f0 <lis3mdl_block_data_update_set>
 8003e64:	4603      	mov	r3, r0
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d002      	beq.n	8003e70 <LIS3MDL_Init+0x38>
  {
    return LIS3MDL_ERROR;
 8003e6a:	f04f 33ff 	mov.w	r3, #4294967295
 8003e6e:	e019      	b.n	8003ea4 <LIS3MDL_Init+0x6c>
  }

  /* Set Output data rate. */
  if (LIS3MDL_MAG_SetOutputDataRate(pObj, 80.0f) != LIS3MDL_OK)
 8003e70:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 8003eac <LIS3MDL_Init+0x74>
 8003e74:	6878      	ldr	r0, [r7, #4]
 8003e76:	f000 f9db 	bl	8004230 <LIS3MDL_MAG_SetOutputDataRate>
 8003e7a:	4603      	mov	r3, r0
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d002      	beq.n	8003e86 <LIS3MDL_Init+0x4e>
  {
    return LIS3MDL_ERROR;
 8003e80:	f04f 33ff 	mov.w	r3, #4294967295
 8003e84:	e00e      	b.n	8003ea4 <LIS3MDL_Init+0x6c>
  }

  /* Full scale selection. */
  if (LIS3MDL_MAG_SetFullScale(pObj, 4) != LIS3MDL_OK)
 8003e86:	2104      	movs	r1, #4
 8003e88:	6878      	ldr	r0, [r7, #4]
 8003e8a:	f000 fa73 	bl	8004374 <LIS3MDL_MAG_SetFullScale>
 8003e8e:	4603      	mov	r3, r0
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d002      	beq.n	8003e9a <LIS3MDL_Init+0x62>
  {
    return LIS3MDL_ERROR;
 8003e94:	f04f 33ff 	mov.w	r3, #4294967295
 8003e98:	e004      	b.n	8003ea4 <LIS3MDL_Init+0x6c>
  }

  pObj->is_initialized = 1;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2201      	movs	r2, #1
 8003e9e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return LIS3MDL_OK;
 8003ea2:	2300      	movs	r3, #0
}
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	3708      	adds	r7, #8
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	bd80      	pop	{r7, pc}
 8003eac:	42a00000 	.word	0x42a00000

08003eb0 <LIS3MDL_DeInit>:
 * @brief Deinitialize the LIS3MDL sensor
 * @param pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LIS3MDL_DeInit(LIS3MDL_Object_t *pObj)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b082      	sub	sp, #8
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
  /* Disable the component */
  if (LIS3MDL_MAG_Disable(pObj) != LIS3MDL_OK)
 8003eb8:	6878      	ldr	r0, [r7, #4]
 8003eba:	f000 f873 	bl	8003fa4 <LIS3MDL_MAG_Disable>
 8003ebe:	4603      	mov	r3, r0
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d002      	beq.n	8003eca <LIS3MDL_DeInit+0x1a>
  {
    return LIS3MDL_ERROR;
 8003ec4:	f04f 33ff 	mov.w	r3, #4294967295
 8003ec8:	e004      	b.n	8003ed4 <LIS3MDL_DeInit+0x24>
  }

  pObj->is_initialized = 0;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return LIS3MDL_OK;
 8003ed2:	2300      	movs	r3, #0
}
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	3708      	adds	r7, #8
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bd80      	pop	{r7, pc}

08003edc <LIS3MDL_ReadID>:
  * @param  pObj pointer to Component object
  * @param  Id pointer to Component ID
  * @retval Component status
  */
int32_t LIS3MDL_ReadID(LIS3MDL_Object_t *pObj, uint8_t *Id)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b082      	sub	sp, #8
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
 8003ee4:	6039      	str	r1, [r7, #0]
  if (lis3mdl_device_id_get(&(pObj->Ctx), Id) != LIS3MDL_OK)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	331c      	adds	r3, #28
 8003eea:	6839      	ldr	r1, [r7, #0]
 8003eec:	4618      	mov	r0, r3
 8003eee:	f000 fdf0 	bl	8004ad2 <lis3mdl_device_id_get>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d002      	beq.n	8003efe <LIS3MDL_ReadID+0x22>
  {
    return LIS3MDL_ERROR;
 8003ef8:	f04f 33ff 	mov.w	r3, #4294967295
 8003efc:	e000      	b.n	8003f00 <LIS3MDL_ReadID+0x24>
  }

  return LIS3MDL_OK;
 8003efe:	2300      	movs	r3, #0
}
 8003f00:	4618      	mov	r0, r3
 8003f02:	3708      	adds	r7, #8
 8003f04:	46bd      	mov	sp, r7
 8003f06:	bd80      	pop	{r7, pc}

08003f08 <LIS3MDL_GetCapabilities>:
  * @param  pObj pointer to Component object
  * @param  Capabilities pointer to LIS3MDL sensor capabilities
  * @retval Component status
  */
int32_t LIS3MDL_GetCapabilities(LIS3MDL_Object_t *pObj, LIS3MDL_Capabilities_t *Capabilities)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	b083      	sub	sp, #12
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
 8003f10:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Acc          = 0;
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	2200      	movs	r2, #0
 8003f16:	701a      	strb	r2, [r3, #0]
  Capabilities->Gyro         = 0;
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	705a      	strb	r2, [r3, #1]
  Capabilities->Magneto      = 1;
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	2201      	movs	r2, #1
 8003f22:	709a      	strb	r2, [r3, #2]
  Capabilities->LowPower     = 0;
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	2200      	movs	r2, #0
 8003f28:	70da      	strb	r2, [r3, #3]
  Capabilities->GyroMaxFS    = 0;
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	605a      	str	r2, [r3, #4]
  Capabilities->AccMaxFS     = 0;
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	2200      	movs	r2, #0
 8003f34:	609a      	str	r2, [r3, #8]
  Capabilities->MagMaxFS     = 16;
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	2210      	movs	r2, #16
 8003f3a:	60da      	str	r2, [r3, #12]
  Capabilities->GyroMaxOdr   = 0.0f;
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	f04f 0200 	mov.w	r2, #0
 8003f42:	611a      	str	r2, [r3, #16]
  Capabilities->AccMaxOdr    = 0.0f;
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	f04f 0200 	mov.w	r2, #0
 8003f4a:	615a      	str	r2, [r3, #20]
  Capabilities->MagMaxOdr    = 80.0f;
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	4a04      	ldr	r2, [pc, #16]	; (8003f60 <LIS3MDL_GetCapabilities+0x58>)
 8003f50:	619a      	str	r2, [r3, #24]
  return LIS3MDL_OK;
 8003f52:	2300      	movs	r3, #0
}
 8003f54:	4618      	mov	r0, r3
 8003f56:	370c      	adds	r7, #12
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5e:	4770      	bx	lr
 8003f60:	42a00000 	.word	0x42a00000

08003f64 <LIS3MDL_MAG_Enable>:
 * @brief Enable the LIS3MDL accelerometer sensor
 * @param pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LIS3MDL_MAG_Enable(LIS3MDL_Object_t *pObj)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b082      	sub	sp, #8
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->mag_is_enabled == 1U)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003f72:	2b01      	cmp	r3, #1
 8003f74:	d101      	bne.n	8003f7a <LIS3MDL_MAG_Enable+0x16>
  {
    return LIS3MDL_OK;
 8003f76:	2300      	movs	r3, #0
 8003f78:	e010      	b.n	8003f9c <LIS3MDL_MAG_Enable+0x38>
  }

  /* Operating mode selection - continuous */
  if (lis3mdl_operating_mode_set(&(pObj->Ctx), LIS3MDL_CONTINUOUS_MODE) != LIS3MDL_OK)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	331c      	adds	r3, #28
 8003f7e:	2100      	movs	r1, #0
 8003f80:	4618      	mov	r0, r3
 8003f82:	f000 fd0f 	bl	80049a4 <lis3mdl_operating_mode_set>
 8003f86:	4603      	mov	r3, r0
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d002      	beq.n	8003f92 <LIS3MDL_MAG_Enable+0x2e>
  {
    return LIS3MDL_ERROR;
 8003f8c:	f04f 33ff 	mov.w	r3, #4294967295
 8003f90:	e004      	b.n	8003f9c <LIS3MDL_MAG_Enable+0x38>
  }

  pObj->mag_is_enabled = 1;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	2201      	movs	r2, #1
 8003f96:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return LIS3MDL_OK;
 8003f9a:	2300      	movs	r3, #0
}
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	3708      	adds	r7, #8
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	bd80      	pop	{r7, pc}

08003fa4 <LIS3MDL_MAG_Disable>:
 * @brief Disable the LIS3MDL accelerometer sensor
 * @param pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LIS3MDL_MAG_Disable(LIS3MDL_Object_t *pObj)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b082      	sub	sp, #8
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->mag_is_enabled == 0U)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d101      	bne.n	8003fba <LIS3MDL_MAG_Disable+0x16>
  {
    return LIS3MDL_OK;
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	e010      	b.n	8003fdc <LIS3MDL_MAG_Disable+0x38>
  }

  /* Operating mode selection - power down */
  if (lis3mdl_operating_mode_set(&(pObj->Ctx), LIS3MDL_POWER_DOWN) != LIS3MDL_OK)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	331c      	adds	r3, #28
 8003fbe:	2102      	movs	r1, #2
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	f000 fcef 	bl	80049a4 <lis3mdl_operating_mode_set>
 8003fc6:	4603      	mov	r3, r0
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d002      	beq.n	8003fd2 <LIS3MDL_MAG_Disable+0x2e>
  {
    return LIS3MDL_ERROR;
 8003fcc:	f04f 33ff 	mov.w	r3, #4294967295
 8003fd0:	e004      	b.n	8003fdc <LIS3MDL_MAG_Disable+0x38>
  }

  pObj->mag_is_enabled = 0;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return LIS3MDL_OK;
 8003fda:	2300      	movs	r3, #0
}
 8003fdc:	4618      	mov	r0, r3
 8003fde:	3708      	adds	r7, #8
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	bd80      	pop	{r7, pc}

08003fe4 <LIS3MDL_MAG_GetSensitivity>:
 * @param pObj the device pObj
 * @param Sensitivity pointer to Sensitivity value
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LIS3MDL_MAG_GetSensitivity(LIS3MDL_Object_t *pObj, float *Sensitivity)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b084      	sub	sp, #16
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
 8003fec:	6039      	str	r1, [r7, #0]
  lis3mdl_fs_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lis3mdl_full_scale_get(&(pObj->Ctx), &full_scale) != LIS3MDL_OK)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	331c      	adds	r3, #28
 8003ff2:	f107 020f 	add.w	r2, r7, #15
 8003ff6:	4611      	mov	r1, r2
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	f000 fc9b 	bl	8004934 <lis3mdl_full_scale_get>
 8003ffe:	4603      	mov	r3, r0
 8004000:	2b00      	cmp	r3, #0
 8004002:	d002      	beq.n	800400a <LIS3MDL_MAG_GetSensitivity+0x26>
  {
    return LIS3MDL_ERROR;
 8004004:	f04f 33ff 	mov.w	r3, #4294967295
 8004008:	e020      	b.n	800404c <LIS3MDL_MAG_GetSensitivity+0x68>
  }

  /* Store the sensitivity based on actual full scale. */
  switch (full_scale)
 800400a:	7bfb      	ldrb	r3, [r7, #15]
 800400c:	2b03      	cmp	r3, #3
 800400e:	d81b      	bhi.n	8004048 <LIS3MDL_MAG_GetSensitivity+0x64>
 8004010:	a201      	add	r2, pc, #4	; (adr r2, 8004018 <LIS3MDL_MAG_GetSensitivity+0x34>)
 8004012:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004016:	bf00      	nop
 8004018:	08004029 	.word	0x08004029
 800401c:	08004031 	.word	0x08004031
 8004020:	08004039 	.word	0x08004039
 8004024:	08004041 	.word	0x08004041
  {
    case LIS3MDL_4_GAUSS:
      *Sensitivity = LIS3MDL_MAG_SENSITIVITY_FS_4GAUSS;
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	4a0a      	ldr	r2, [pc, #40]	; (8004054 <LIS3MDL_MAG_GetSensitivity+0x70>)
 800402c:	601a      	str	r2, [r3, #0]
      break;
 800402e:	e00c      	b.n	800404a <LIS3MDL_MAG_GetSensitivity+0x66>
    case LIS3MDL_8_GAUSS:
      *Sensitivity = LIS3MDL_MAG_SENSITIVITY_FS_8GAUSS;
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	4a09      	ldr	r2, [pc, #36]	; (8004058 <LIS3MDL_MAG_GetSensitivity+0x74>)
 8004034:	601a      	str	r2, [r3, #0]
      break;
 8004036:	e008      	b.n	800404a <LIS3MDL_MAG_GetSensitivity+0x66>
    case LIS3MDL_12_GAUSS:
      *Sensitivity = LIS3MDL_MAG_SENSITIVITY_FS_12GAUSS;
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	4a08      	ldr	r2, [pc, #32]	; (800405c <LIS3MDL_MAG_GetSensitivity+0x78>)
 800403c:	601a      	str	r2, [r3, #0]
      break;
 800403e:	e004      	b.n	800404a <LIS3MDL_MAG_GetSensitivity+0x66>
    case LIS3MDL_16_GAUSS:
      *Sensitivity = LIS3MDL_MAG_SENSITIVITY_FS_16GAUSS;
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	4a07      	ldr	r2, [pc, #28]	; (8004060 <LIS3MDL_MAG_GetSensitivity+0x7c>)
 8004044:	601a      	str	r2, [r3, #0]
      break;
 8004046:	e000      	b.n	800404a <LIS3MDL_MAG_GetSensitivity+0x66>
    default:
      break;
 8004048:	bf00      	nop
  }

  return LIS3MDL_OK;
 800404a:	2300      	movs	r3, #0
}
 800404c:	4618      	mov	r0, r3
 800404e:	3710      	adds	r7, #16
 8004050:	46bd      	mov	sp, r7
 8004052:	bd80      	pop	{r7, pc}
 8004054:	3e158106 	.word	0x3e158106
 8004058:	3e958106 	.word	0x3e958106
 800405c:	3ee04189 	.word	0x3ee04189
 8004060:	3f158106 	.word	0x3f158106

08004064 <LIS3MDL_MAG_GetOutputDataRate>:
 * @param pObj the device pObj
 * @param Odr pointer where the output data rate is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LIS3MDL_MAG_GetOutputDataRate(LIS3MDL_Object_t *pObj, float *Odr)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b084      	sub	sp, #16
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
 800406c:	6039      	str	r1, [r7, #0]
  lis3mdl_om_t odr_low_level;

  /* Get current output data rate. */
  if (lis3mdl_data_rate_get(&(pObj->Ctx), &odr_low_level) != LIS3MDL_OK)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	331c      	adds	r3, #28
 8004072:	f107 020f 	add.w	r2, r7, #15
 8004076:	4611      	mov	r1, r2
 8004078:	4618      	mov	r0, r3
 800407a:	f000 fb11 	bl	80046a0 <lis3mdl_data_rate_get>
 800407e:	4603      	mov	r3, r0
 8004080:	2b00      	cmp	r3, #0
 8004082:	d002      	beq.n	800408a <LIS3MDL_MAG_GetOutputDataRate+0x26>
  {
    return LIS3MDL_ERROR;
 8004084:	f04f 33ff 	mov.w	r3, #4294967295
 8004088:	e0b6      	b.n	80041f8 <LIS3MDL_MAG_GetOutputDataRate+0x194>
  }

  switch (odr_low_level)
 800408a:	7bfb      	ldrb	r3, [r7, #15]
 800408c:	2b3e      	cmp	r3, #62	; 0x3e
 800408e:	f200 80b1 	bhi.w	80041f4 <LIS3MDL_MAG_GetOutputDataRate+0x190>
 8004092:	a201      	add	r2, pc, #4	; (adr r2, 8004098 <LIS3MDL_MAG_GetOutputDataRate+0x34>)
 8004094:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004098:	08004195 	.word	0x08004195
 800409c:	080041ed 	.word	0x080041ed
 80040a0:	0800419d 	.word	0x0800419d
 80040a4:	080041f5 	.word	0x080041f5
 80040a8:	080041a5 	.word	0x080041a5
 80040ac:	080041f5 	.word	0x080041f5
 80040b0:	080041ad 	.word	0x080041ad
 80040b4:	080041f5 	.word	0x080041f5
 80040b8:	080041b5 	.word	0x080041b5
 80040bc:	080041f5 	.word	0x080041f5
 80040c0:	080041bd 	.word	0x080041bd
 80040c4:	080041f5 	.word	0x080041f5
 80040c8:	080041c5 	.word	0x080041c5
 80040cc:	080041f5 	.word	0x080041f5
 80040d0:	080041cd 	.word	0x080041cd
 80040d4:	080041f5 	.word	0x080041f5
 80040d8:	080041f5 	.word	0x080041f5
 80040dc:	080041e5 	.word	0x080041e5
 80040e0:	0800419d 	.word	0x0800419d
 80040e4:	080041f5 	.word	0x080041f5
 80040e8:	080041a5 	.word	0x080041a5
 80040ec:	080041f5 	.word	0x080041f5
 80040f0:	080041ad 	.word	0x080041ad
 80040f4:	080041f5 	.word	0x080041f5
 80040f8:	080041b5 	.word	0x080041b5
 80040fc:	080041f5 	.word	0x080041f5
 8004100:	080041bd 	.word	0x080041bd
 8004104:	080041f5 	.word	0x080041f5
 8004108:	080041c5 	.word	0x080041c5
 800410c:	080041f5 	.word	0x080041f5
 8004110:	080041cd 	.word	0x080041cd
 8004114:	080041f5 	.word	0x080041f5
 8004118:	080041f5 	.word	0x080041f5
 800411c:	080041dd 	.word	0x080041dd
 8004120:	0800419d 	.word	0x0800419d
 8004124:	080041f5 	.word	0x080041f5
 8004128:	080041a5 	.word	0x080041a5
 800412c:	080041f5 	.word	0x080041f5
 8004130:	080041ad 	.word	0x080041ad
 8004134:	080041f5 	.word	0x080041f5
 8004138:	080041b5 	.word	0x080041b5
 800413c:	080041f5 	.word	0x080041f5
 8004140:	080041bd 	.word	0x080041bd
 8004144:	080041f5 	.word	0x080041f5
 8004148:	080041c5 	.word	0x080041c5
 800414c:	080041f5 	.word	0x080041f5
 8004150:	080041cd 	.word	0x080041cd
 8004154:	080041f5 	.word	0x080041f5
 8004158:	080041f5 	.word	0x080041f5
 800415c:	080041d5 	.word	0x080041d5
 8004160:	0800419d 	.word	0x0800419d
 8004164:	080041f5 	.word	0x080041f5
 8004168:	080041a5 	.word	0x080041a5
 800416c:	080041f5 	.word	0x080041f5
 8004170:	080041ad 	.word	0x080041ad
 8004174:	080041f5 	.word	0x080041f5
 8004178:	080041b5 	.word	0x080041b5
 800417c:	080041f5 	.word	0x080041f5
 8004180:	080041bd 	.word	0x080041bd
 8004184:	080041f5 	.word	0x080041f5
 8004188:	080041c5 	.word	0x080041c5
 800418c:	080041f5 	.word	0x080041f5
 8004190:	080041cd 	.word	0x080041cd
  {
    case LIS3MDL_LP_Hz625:
      *Odr = 0.625f;
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	4a1a      	ldr	r2, [pc, #104]	; (8004200 <LIS3MDL_MAG_GetOutputDataRate+0x19c>)
 8004198:	601a      	str	r2, [r3, #0]
      break;
 800419a:	e02c      	b.n	80041f6 <LIS3MDL_MAG_GetOutputDataRate+0x192>
    case LIS3MDL_LP_1Hz25:
    case LIS3MDL_MP_1Hz25:
    case LIS3MDL_HP_1Hz25:
    case LIS3MDL_UHP_1Hz25:
      *Odr = 1.250f;
 800419c:	683b      	ldr	r3, [r7, #0]
 800419e:	4a19      	ldr	r2, [pc, #100]	; (8004204 <LIS3MDL_MAG_GetOutputDataRate+0x1a0>)
 80041a0:	601a      	str	r2, [r3, #0]
      break;
 80041a2:	e028      	b.n	80041f6 <LIS3MDL_MAG_GetOutputDataRate+0x192>
    case LIS3MDL_LP_2Hz5:
    case LIS3MDL_MP_2Hz5:
    case LIS3MDL_HP_2Hz5:
    case LIS3MDL_UHP_2Hz5:
      *Odr = 2.500f;
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	4a18      	ldr	r2, [pc, #96]	; (8004208 <LIS3MDL_MAG_GetOutputDataRate+0x1a4>)
 80041a8:	601a      	str	r2, [r3, #0]
      break;
 80041aa:	e024      	b.n	80041f6 <LIS3MDL_MAG_GetOutputDataRate+0x192>
    case LIS3MDL_LP_5Hz:
    case LIS3MDL_MP_5Hz:
    case LIS3MDL_HP_5Hz:
    case LIS3MDL_UHP_5Hz:
      *Odr = 5.000f;
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	4a17      	ldr	r2, [pc, #92]	; (800420c <LIS3MDL_MAG_GetOutputDataRate+0x1a8>)
 80041b0:	601a      	str	r2, [r3, #0]
      break;
 80041b2:	e020      	b.n	80041f6 <LIS3MDL_MAG_GetOutputDataRate+0x192>
    case LIS3MDL_LP_10Hz:
    case LIS3MDL_MP_10Hz:
    case LIS3MDL_HP_10Hz:
    case LIS3MDL_UHP_10Hz:
      *Odr = 10.000f;
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	4a16      	ldr	r2, [pc, #88]	; (8004210 <LIS3MDL_MAG_GetOutputDataRate+0x1ac>)
 80041b8:	601a      	str	r2, [r3, #0]
      break;
 80041ba:	e01c      	b.n	80041f6 <LIS3MDL_MAG_GetOutputDataRate+0x192>
    case LIS3MDL_LP_20Hz:
    case LIS3MDL_MP_20Hz:
    case LIS3MDL_HP_20Hz:
    case LIS3MDL_UHP_20Hz:
      *Odr = 20.000f;
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	4a15      	ldr	r2, [pc, #84]	; (8004214 <LIS3MDL_MAG_GetOutputDataRate+0x1b0>)
 80041c0:	601a      	str	r2, [r3, #0]
      break;
 80041c2:	e018      	b.n	80041f6 <LIS3MDL_MAG_GetOutputDataRate+0x192>
    case LIS3MDL_LP_40Hz:
    case LIS3MDL_MP_40Hz:
    case LIS3MDL_HP_40Hz:
    case LIS3MDL_UHP_40Hz:
      *Odr = 40.000f;
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	4a14      	ldr	r2, [pc, #80]	; (8004218 <LIS3MDL_MAG_GetOutputDataRate+0x1b4>)
 80041c8:	601a      	str	r2, [r3, #0]
      break;
 80041ca:	e014      	b.n	80041f6 <LIS3MDL_MAG_GetOutputDataRate+0x192>
    case LIS3MDL_LP_80Hz:
    case LIS3MDL_MP_80Hz:
    case LIS3MDL_HP_80Hz:
    case LIS3MDL_UHP_80Hz:
      *Odr = 80.000f;
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	4a13      	ldr	r2, [pc, #76]	; (800421c <LIS3MDL_MAG_GetOutputDataRate+0x1b8>)
 80041d0:	601a      	str	r2, [r3, #0]
      break;
 80041d2:	e010      	b.n	80041f6 <LIS3MDL_MAG_GetOutputDataRate+0x192>
    case LIS3MDL_UHP_155Hz:
      *Odr = 155.000f;
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	4a12      	ldr	r2, [pc, #72]	; (8004220 <LIS3MDL_MAG_GetOutputDataRate+0x1bc>)
 80041d8:	601a      	str	r2, [r3, #0]
      break;
 80041da:	e00c      	b.n	80041f6 <LIS3MDL_MAG_GetOutputDataRate+0x192>
    case LIS3MDL_HP_300Hz:
      *Odr = 300.000f;
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	4a11      	ldr	r2, [pc, #68]	; (8004224 <LIS3MDL_MAG_GetOutputDataRate+0x1c0>)
 80041e0:	601a      	str	r2, [r3, #0]
      break;
 80041e2:	e008      	b.n	80041f6 <LIS3MDL_MAG_GetOutputDataRate+0x192>
    case LIS3MDL_MP_560Hz:
      *Odr = 560.000f;
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	4a10      	ldr	r2, [pc, #64]	; (8004228 <LIS3MDL_MAG_GetOutputDataRate+0x1c4>)
 80041e8:	601a      	str	r2, [r3, #0]
      break;
 80041ea:	e004      	b.n	80041f6 <LIS3MDL_MAG_GetOutputDataRate+0x192>
    case LIS3MDL_LP_1kHz:
      *Odr = 1000.000f;
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	4a0f      	ldr	r2, [pc, #60]	; (800422c <LIS3MDL_MAG_GetOutputDataRate+0x1c8>)
 80041f0:	601a      	str	r2, [r3, #0]
      break;
 80041f2:	e000      	b.n	80041f6 <LIS3MDL_MAG_GetOutputDataRate+0x192>
    default:
      break;
 80041f4:	bf00      	nop
  }

  return LIS3MDL_OK;
 80041f6:	2300      	movs	r3, #0
}
 80041f8:	4618      	mov	r0, r3
 80041fa:	3710      	adds	r7, #16
 80041fc:	46bd      	mov	sp, r7
 80041fe:	bd80      	pop	{r7, pc}
 8004200:	3f200000 	.word	0x3f200000
 8004204:	3fa00000 	.word	0x3fa00000
 8004208:	40200000 	.word	0x40200000
 800420c:	40a00000 	.word	0x40a00000
 8004210:	41200000 	.word	0x41200000
 8004214:	41a00000 	.word	0x41a00000
 8004218:	42200000 	.word	0x42200000
 800421c:	42a00000 	.word	0x42a00000
 8004220:	431b0000 	.word	0x431b0000
 8004224:	43960000 	.word	0x43960000
 8004228:	440c0000 	.word	0x440c0000
 800422c:	447a0000 	.word	0x447a0000

08004230 <LIS3MDL_MAG_SetOutputDataRate>:
 * @param pObj the device pObj
 * @param Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LIS3MDL_MAG_SetOutputDataRate(LIS3MDL_Object_t *pObj, float Odr)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b084      	sub	sp, #16
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
 8004238:	ed87 0a00 	vstr	s0, [r7]
  lis3mdl_om_t new_odr;

  new_odr = (Odr <=  0.625f) ? LIS3MDL_LP_Hz625
            : (Odr <=  1.250f) ? LIS3MDL_LP_1Hz25
 800423c:	edd7 7a00 	vldr	s15, [r7]
 8004240:	eeb6 7a04 	vmov.f32	s14, #100	; 0x3f200000  0.625
 8004244:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004248:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800424c:	d801      	bhi.n	8004252 <LIS3MDL_MAG_SetOutputDataRate+0x22>
 800424e:	2300      	movs	r3, #0
 8004250:	e042      	b.n	80042d8 <LIS3MDL_MAG_SetOutputDataRate+0xa8>
 8004252:	edd7 7a00 	vldr	s15, [r7]
 8004256:	eeb7 7a04 	vmov.f32	s14, #116	; 0x3fa00000  1.250
 800425a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800425e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004262:	d801      	bhi.n	8004268 <LIS3MDL_MAG_SetOutputDataRate+0x38>
 8004264:	2302      	movs	r3, #2
 8004266:	e037      	b.n	80042d8 <LIS3MDL_MAG_SetOutputDataRate+0xa8>
 8004268:	edd7 7a00 	vldr	s15, [r7]
 800426c:	eeb0 7a04 	vmov.f32	s14, #4	; 0x40200000  2.5
 8004270:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004274:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004278:	d801      	bhi.n	800427e <LIS3MDL_MAG_SetOutputDataRate+0x4e>
 800427a:	2304      	movs	r3, #4
 800427c:	e02c      	b.n	80042d8 <LIS3MDL_MAG_SetOutputDataRate+0xa8>
 800427e:	edd7 7a00 	vldr	s15, [r7]
 8004282:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8004286:	eef4 7ac7 	vcmpe.f32	s15, s14
 800428a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800428e:	d801      	bhi.n	8004294 <LIS3MDL_MAG_SetOutputDataRate+0x64>
 8004290:	2306      	movs	r3, #6
 8004292:	e021      	b.n	80042d8 <LIS3MDL_MAG_SetOutputDataRate+0xa8>
 8004294:	edd7 7a00 	vldr	s15, [r7]
 8004298:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800429c:	eef4 7ac7 	vcmpe.f32	s15, s14
 80042a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042a4:	d801      	bhi.n	80042aa <LIS3MDL_MAG_SetOutputDataRate+0x7a>
 80042a6:	2308      	movs	r3, #8
 80042a8:	e016      	b.n	80042d8 <LIS3MDL_MAG_SetOutputDataRate+0xa8>
 80042aa:	edd7 7a00 	vldr	s15, [r7]
 80042ae:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 80042b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80042b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042ba:	d801      	bhi.n	80042c0 <LIS3MDL_MAG_SetOutputDataRate+0x90>
 80042bc:	230a      	movs	r3, #10
 80042be:	e00b      	b.n	80042d8 <LIS3MDL_MAG_SetOutputDataRate+0xa8>
 80042c0:	edd7 7a00 	vldr	s15, [r7]
 80042c4:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8004300 <LIS3MDL_MAG_SetOutputDataRate+0xd0>
 80042c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80042cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042d0:	d801      	bhi.n	80042d6 <LIS3MDL_MAG_SetOutputDataRate+0xa6>
 80042d2:	230c      	movs	r3, #12
 80042d4:	e000      	b.n	80042d8 <LIS3MDL_MAG_SetOutputDataRate+0xa8>
 80042d6:	230e      	movs	r3, #14
  new_odr = (Odr <=  0.625f) ? LIS3MDL_LP_Hz625
 80042d8:	73fb      	strb	r3, [r7, #15]
            : (Odr <= 10.000f) ? LIS3MDL_LP_10Hz
            : (Odr <= 20.000f) ? LIS3MDL_LP_20Hz
            : (Odr <= 40.000f) ? LIS3MDL_LP_40Hz
            :                      LIS3MDL_LP_80Hz;

  if (lis3mdl_data_rate_set(&(pObj->Ctx), new_odr) != LIS3MDL_OK)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	331c      	adds	r3, #28
 80042de:	7bfa      	ldrb	r2, [r7, #15]
 80042e0:	4611      	mov	r1, r2
 80042e2:	4618      	mov	r0, r3
 80042e4:	f000 f996 	bl	8004614 <lis3mdl_data_rate_set>
 80042e8:	4603      	mov	r3, r0
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d002      	beq.n	80042f4 <LIS3MDL_MAG_SetOutputDataRate+0xc4>
  {
    return LIS3MDL_ERROR;
 80042ee:	f04f 33ff 	mov.w	r3, #4294967295
 80042f2:	e000      	b.n	80042f6 <LIS3MDL_MAG_SetOutputDataRate+0xc6>
  }

  return LIS3MDL_OK;
 80042f4:	2300      	movs	r3, #0
}
 80042f6:	4618      	mov	r0, r3
 80042f8:	3710      	adds	r7, #16
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bd80      	pop	{r7, pc}
 80042fe:	bf00      	nop
 8004300:	42200000 	.word	0x42200000

08004304 <LIS3MDL_MAG_GetFullScale>:
 * @param pObj the device pObj
 * @param FullScale pointer where the full scale is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LIS3MDL_MAG_GetFullScale(LIS3MDL_Object_t *pObj, int32_t  *FullScale)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b084      	sub	sp, #16
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
 800430c:	6039      	str	r1, [r7, #0]
  lis3mdl_fs_t fs_low_level;

  /* Read actual full scale selection from sensor. */
  if (lis3mdl_full_scale_get(&(pObj->Ctx), &fs_low_level) != LIS3MDL_OK)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	331c      	adds	r3, #28
 8004312:	f107 020f 	add.w	r2, r7, #15
 8004316:	4611      	mov	r1, r2
 8004318:	4618      	mov	r0, r3
 800431a:	f000 fb0b 	bl	8004934 <lis3mdl_full_scale_get>
 800431e:	4603      	mov	r3, r0
 8004320:	2b00      	cmp	r3, #0
 8004322:	d002      	beq.n	800432a <LIS3MDL_MAG_GetFullScale+0x26>
  {
    return LIS3MDL_ERROR;
 8004324:	f04f 33ff 	mov.w	r3, #4294967295
 8004328:	e020      	b.n	800436c <LIS3MDL_MAG_GetFullScale+0x68>
  }

  switch (fs_low_level)
 800432a:	7bfb      	ldrb	r3, [r7, #15]
 800432c:	2b03      	cmp	r3, #3
 800432e:	d81b      	bhi.n	8004368 <LIS3MDL_MAG_GetFullScale+0x64>
 8004330:	a201      	add	r2, pc, #4	; (adr r2, 8004338 <LIS3MDL_MAG_GetFullScale+0x34>)
 8004332:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004336:	bf00      	nop
 8004338:	08004349 	.word	0x08004349
 800433c:	08004351 	.word	0x08004351
 8004340:	08004359 	.word	0x08004359
 8004344:	08004361 	.word	0x08004361
  {
    case LIS3MDL_4_GAUSS:
      *FullScale = 4;
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	2204      	movs	r2, #4
 800434c:	601a      	str	r2, [r3, #0]
      break;
 800434e:	e00c      	b.n	800436a <LIS3MDL_MAG_GetFullScale+0x66>
    case LIS3MDL_8_GAUSS:
      *FullScale = 8;
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	2208      	movs	r2, #8
 8004354:	601a      	str	r2, [r3, #0]
      break;
 8004356:	e008      	b.n	800436a <LIS3MDL_MAG_GetFullScale+0x66>
    case LIS3MDL_12_GAUSS:
      *FullScale = 12;
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	220c      	movs	r2, #12
 800435c:	601a      	str	r2, [r3, #0]
      break;
 800435e:	e004      	b.n	800436a <LIS3MDL_MAG_GetFullScale+0x66>
    case LIS3MDL_16_GAUSS:
      *FullScale = 16;
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	2210      	movs	r2, #16
 8004364:	601a      	str	r2, [r3, #0]
      break;
 8004366:	e000      	b.n	800436a <LIS3MDL_MAG_GetFullScale+0x66>
    default:
      break;
 8004368:	bf00      	nop
  }

  return LIS3MDL_OK;
 800436a:	2300      	movs	r3, #0
}
 800436c:	4618      	mov	r0, r3
 800436e:	3710      	adds	r7, #16
 8004370:	46bd      	mov	sp, r7
 8004372:	bd80      	pop	{r7, pc}

08004374 <LIS3MDL_MAG_SetFullScale>:
 * @param pObj the device pObj
 * @param FullScale the functional full scale to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LIS3MDL_MAG_SetFullScale(LIS3MDL_Object_t *pObj, int32_t FullScale)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b084      	sub	sp, #16
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
 800437c:	6039      	str	r1, [r7, #0]
  lis3mdl_fs_t new_fs;

  new_fs = (FullScale <= 4) ? LIS3MDL_4_GAUSS
           : (FullScale <= 8) ? LIS3MDL_8_GAUSS
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	2b04      	cmp	r3, #4
 8004382:	dd0b      	ble.n	800439c <LIS3MDL_MAG_SetFullScale+0x28>
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	2b08      	cmp	r3, #8
 8004388:	dd06      	ble.n	8004398 <LIS3MDL_MAG_SetFullScale+0x24>
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	2b0c      	cmp	r3, #12
 800438e:	dc01      	bgt.n	8004394 <LIS3MDL_MAG_SetFullScale+0x20>
 8004390:	2302      	movs	r3, #2
 8004392:	e004      	b.n	800439e <LIS3MDL_MAG_SetFullScale+0x2a>
 8004394:	2303      	movs	r3, #3
 8004396:	e002      	b.n	800439e <LIS3MDL_MAG_SetFullScale+0x2a>
 8004398:	2301      	movs	r3, #1
 800439a:	e000      	b.n	800439e <LIS3MDL_MAG_SetFullScale+0x2a>
 800439c:	2300      	movs	r3, #0
  new_fs = (FullScale <= 4) ? LIS3MDL_4_GAUSS
 800439e:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 12) ? LIS3MDL_12_GAUSS
           :                       LIS3MDL_16_GAUSS;

  if (lis3mdl_full_scale_set(&(pObj->Ctx), new_fs) != LIS3MDL_OK)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	331c      	adds	r3, #28
 80043a4:	7bfa      	ldrb	r2, [r7, #15]
 80043a6:	4611      	mov	r1, r2
 80043a8:	4618      	mov	r0, r3
 80043aa:	f000 fa9d 	bl	80048e8 <lis3mdl_full_scale_set>
 80043ae:	4603      	mov	r3, r0
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d002      	beq.n	80043ba <LIS3MDL_MAG_SetFullScale+0x46>
  {
    return LIS3MDL_ERROR;
 80043b4:	f04f 33ff 	mov.w	r3, #4294967295
 80043b8:	e000      	b.n	80043bc <LIS3MDL_MAG_SetFullScale+0x48>
  }

  return LIS3MDL_OK;
 80043ba:	2300      	movs	r3, #0
}
 80043bc:	4618      	mov	r0, r3
 80043be:	3710      	adds	r7, #16
 80043c0:	46bd      	mov	sp, r7
 80043c2:	bd80      	pop	{r7, pc}

080043c4 <LIS3MDL_MAG_GetAxesRaw>:
 * @param pObj the device pObj
 * @param Value pointer where the raw values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LIS3MDL_MAG_GetAxesRaw(LIS3MDL_Object_t *pObj, LIS3MDL_AxesRaw_t *Value)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b084      	sub	sp, #16
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
 80043cc:	6039      	str	r1, [r7, #0]
  lis3mdl_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (lis3mdl_magnetic_raw_get(&(pObj->Ctx), data_raw.i16bit) != LIS3MDL_OK)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	331c      	adds	r3, #28
 80043d2:	f107 0208 	add.w	r2, r7, #8
 80043d6:	4611      	mov	r1, r2
 80043d8:	4618      	mov	r0, r3
 80043da:	f000 fb2f 	bl	8004a3c <lis3mdl_magnetic_raw_get>
 80043de:	4603      	mov	r3, r0
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d002      	beq.n	80043ea <LIS3MDL_MAG_GetAxesRaw+0x26>
  {
    return LIS3MDL_ERROR;
 80043e4:	f04f 33ff 	mov.w	r3, #4294967295
 80043e8:	e00c      	b.n	8004404 <LIS3MDL_MAG_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 80043ea:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 80043f2:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 80043fa:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	809a      	strh	r2, [r3, #4]

  return LIS3MDL_OK;
 8004402:	2300      	movs	r3, #0
}
 8004404:	4618      	mov	r0, r3
 8004406:	3710      	adds	r7, #16
 8004408:	46bd      	mov	sp, r7
 800440a:	bd80      	pop	{r7, pc}

0800440c <LIS3MDL_MAG_GetAxes>:
 * @param pObj the device pObj
 * @param MagneticField pointer where the values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LIS3MDL_MAG_GetAxes(LIS3MDL_Object_t *pObj, LIS3MDL_Axes_t *MagneticField)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b086      	sub	sp, #24
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
 8004414:	6039      	str	r1, [r7, #0]
  lis3mdl_axis3bit16_t data_raw;
  float sensitivity = 0.0f;
 8004416:	f04f 0300 	mov.w	r3, #0
 800441a:	60fb      	str	r3, [r7, #12]

  /* Read raw data values. */
  if (lis3mdl_magnetic_raw_get(&(pObj->Ctx), data_raw.i16bit) != LIS3MDL_OK)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	331c      	adds	r3, #28
 8004420:	f107 0210 	add.w	r2, r7, #16
 8004424:	4611      	mov	r1, r2
 8004426:	4618      	mov	r0, r3
 8004428:	f000 fb08 	bl	8004a3c <lis3mdl_magnetic_raw_get>
 800442c:	4603      	mov	r3, r0
 800442e:	2b00      	cmp	r3, #0
 8004430:	d002      	beq.n	8004438 <LIS3MDL_MAG_GetAxes+0x2c>
  {
    return LIS3MDL_ERROR;
 8004432:	f04f 33ff 	mov.w	r3, #4294967295
 8004436:	e03c      	b.n	80044b2 <LIS3MDL_MAG_GetAxes+0xa6>
  }

  /* Get LIS3MDL actual sensitivity. */
  if (LIS3MDL_MAG_GetSensitivity(pObj, &sensitivity) != LIS3MDL_OK)
 8004438:	f107 030c 	add.w	r3, r7, #12
 800443c:	4619      	mov	r1, r3
 800443e:	6878      	ldr	r0, [r7, #4]
 8004440:	f7ff fdd0 	bl	8003fe4 <LIS3MDL_MAG_GetSensitivity>
 8004444:	4603      	mov	r3, r0
 8004446:	2b00      	cmp	r3, #0
 8004448:	d002      	beq.n	8004450 <LIS3MDL_MAG_GetAxes+0x44>
  {
    return LIS3MDL_ERROR;
 800444a:	f04f 33ff 	mov.w	r3, #4294967295
 800444e:	e030      	b.n	80044b2 <LIS3MDL_MAG_GetAxes+0xa6>
  }

  /* Calculate the data. */
  MagneticField->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 8004450:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004454:	ee07 3a90 	vmov	s15, r3
 8004458:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800445c:	edd7 7a03 	vldr	s15, [r7, #12]
 8004460:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004464:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004468:	ee17 2a90 	vmov	r2, s15
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	601a      	str	r2, [r3, #0]
  MagneticField->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 8004470:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8004474:	ee07 3a90 	vmov	s15, r3
 8004478:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800447c:	edd7 7a03 	vldr	s15, [r7, #12]
 8004480:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004484:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004488:	ee17 2a90 	vmov	r2, s15
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	605a      	str	r2, [r3, #4]
  MagneticField->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 8004490:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004494:	ee07 3a90 	vmov	s15, r3
 8004498:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800449c:	edd7 7a03 	vldr	s15, [r7, #12]
 80044a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044a4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80044a8:	ee17 2a90 	vmov	r2, s15
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	609a      	str	r2, [r3, #8]

  return LIS3MDL_OK;
 80044b0:	2300      	movs	r3, #0
}
 80044b2:	4618      	mov	r0, r3
 80044b4:	3718      	adds	r7, #24
 80044b6:	46bd      	mov	sp, r7
 80044b8:	bd80      	pop	{r7, pc}

080044ba <LIS3MDL_Write_Reg>:
 * @param Reg address to be written
 * @param Data value to be written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LIS3MDL_Write_Reg(LIS3MDL_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 80044ba:	b580      	push	{r7, lr}
 80044bc:	b082      	sub	sp, #8
 80044be:	af00      	add	r7, sp, #0
 80044c0:	6078      	str	r0, [r7, #4]
 80044c2:	460b      	mov	r3, r1
 80044c4:	70fb      	strb	r3, [r7, #3]
 80044c6:	4613      	mov	r3, r2
 80044c8:	70bb      	strb	r3, [r7, #2]
  if (lis3mdl_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LIS3MDL_OK)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	f103 001c 	add.w	r0, r3, #28
 80044d0:	1cba      	adds	r2, r7, #2
 80044d2:	78f9      	ldrb	r1, [r7, #3]
 80044d4:	2301      	movs	r3, #1
 80044d6:	f000 f885 	bl	80045e4 <lis3mdl_write_reg>
 80044da:	4603      	mov	r3, r0
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d002      	beq.n	80044e6 <LIS3MDL_Write_Reg+0x2c>
  {
    return LIS3MDL_ERROR;
 80044e0:	f04f 33ff 	mov.w	r3, #4294967295
 80044e4:	e000      	b.n	80044e8 <LIS3MDL_Write_Reg+0x2e>
  }

  return LIS3MDL_OK;
 80044e6:	2300      	movs	r3, #0
}
 80044e8:	4618      	mov	r0, r3
 80044ea:	3708      	adds	r7, #8
 80044ec:	46bd      	mov	sp, r7
 80044ee:	bd80      	pop	{r7, pc}

080044f0 <ReadRegWrap>:
  * @brief  Wrap Read register component function to Bus IO function
  * @param  Component object pointer
  * @retval Component status
  */
static int32_t ReadRegWrap(void *handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 80044f0:	b590      	push	{r4, r7, lr}
 80044f2:	b087      	sub	sp, #28
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	60f8      	str	r0, [r7, #12]
 80044f8:	607a      	str	r2, [r7, #4]
 80044fa:	461a      	mov	r2, r3
 80044fc:	460b      	mov	r3, r1
 80044fe:	72fb      	strb	r3, [r7, #11]
 8004500:	4613      	mov	r3, r2
 8004502:	813b      	strh	r3, [r7, #8]
  LIS3MDL_Object_t *pObj = (LIS3MDL_Object_t *)handle;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == LIS3MDL_I2C_BUS) /* I2C */
 8004508:	697b      	ldr	r3, [r7, #20]
 800450a:	689b      	ldr	r3, [r3, #8]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d10e      	bne.n	800452e <ReadRegWrap+0x3e>
  {
    /* Enable Multi-byte read */
    return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 8004510:	697b      	ldr	r3, [r7, #20]
 8004512:	695c      	ldr	r4, [r3, #20]
 8004514:	697b      	ldr	r3, [r7, #20]
 8004516:	7b1b      	ldrb	r3, [r3, #12]
 8004518:	b298      	uxth	r0, r3
 800451a:	7afb      	ldrb	r3, [r7, #11]
 800451c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004520:	b2db      	uxtb	r3, r3
 8004522:	b299      	uxth	r1, r3
 8004524:	893b      	ldrh	r3, [r7, #8]
 8004526:	687a      	ldr	r2, [r7, #4]
 8004528:	47a0      	blx	r4
 800452a:	4603      	mov	r3, r0
 800452c:	e00d      	b.n	800454a <ReadRegWrap+0x5a>
  }
  else /* SPI 4-Wires or SPI 3-Wires */
  {
    /* Enable Multi-byte read */
    return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 800452e:	697b      	ldr	r3, [r7, #20]
 8004530:	695c      	ldr	r4, [r3, #20]
 8004532:	697b      	ldr	r3, [r7, #20]
 8004534:	7b1b      	ldrb	r3, [r3, #12]
 8004536:	b298      	uxth	r0, r3
 8004538:	7afb      	ldrb	r3, [r7, #11]
 800453a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800453e:	b2db      	uxtb	r3, r3
 8004540:	b299      	uxth	r1, r3
 8004542:	893b      	ldrh	r3, [r7, #8]
 8004544:	687a      	ldr	r2, [r7, #4]
 8004546:	47a0      	blx	r4
 8004548:	4603      	mov	r3, r0
  }
}
 800454a:	4618      	mov	r0, r3
 800454c:	371c      	adds	r7, #28
 800454e:	46bd      	mov	sp, r7
 8004550:	bd90      	pop	{r4, r7, pc}

08004552 <WriteRegWrap>:
  * @brief  Wrap Write register component function to Bus IO function
  * @param  Component object pointer
  * @retval Component status
  */
static int32_t WriteRegWrap(void *handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8004552:	b590      	push	{r4, r7, lr}
 8004554:	b087      	sub	sp, #28
 8004556:	af00      	add	r7, sp, #0
 8004558:	60f8      	str	r0, [r7, #12]
 800455a:	607a      	str	r2, [r7, #4]
 800455c:	461a      	mov	r2, r3
 800455e:	460b      	mov	r3, r1
 8004560:	72fb      	strb	r3, [r7, #11]
 8004562:	4613      	mov	r3, r2
 8004564:	813b      	strh	r3, [r7, #8]
  LIS3MDL_Object_t *pObj = (LIS3MDL_Object_t *)handle;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == LIS3MDL_I2C_BUS) /* I2C */
 800456a:	697b      	ldr	r3, [r7, #20]
 800456c:	689b      	ldr	r3, [r3, #8]
 800456e:	2b00      	cmp	r3, #0
 8004570:	d10e      	bne.n	8004590 <WriteRegWrap+0x3e>
  {
    /* Enable Multi-byte write */
    return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 8004572:	697b      	ldr	r3, [r7, #20]
 8004574:	691c      	ldr	r4, [r3, #16]
 8004576:	697b      	ldr	r3, [r7, #20]
 8004578:	7b1b      	ldrb	r3, [r3, #12]
 800457a:	b298      	uxth	r0, r3
 800457c:	7afb      	ldrb	r3, [r7, #11]
 800457e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004582:	b2db      	uxtb	r3, r3
 8004584:	b299      	uxth	r1, r3
 8004586:	893b      	ldrh	r3, [r7, #8]
 8004588:	687a      	ldr	r2, [r7, #4]
 800458a:	47a0      	blx	r4
 800458c:	4603      	mov	r3, r0
 800458e:	e00d      	b.n	80045ac <WriteRegWrap+0x5a>
  }
  else   /* SPI 4-Wires or SPI 3-Wires */
  {
    /* Enable Multi-byte write */
    return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 8004590:	697b      	ldr	r3, [r7, #20]
 8004592:	691c      	ldr	r4, [r3, #16]
 8004594:	697b      	ldr	r3, [r7, #20]
 8004596:	7b1b      	ldrb	r3, [r3, #12]
 8004598:	b298      	uxth	r0, r3
 800459a:	7afb      	ldrb	r3, [r7, #11]
 800459c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80045a0:	b2db      	uxtb	r3, r3
 80045a2:	b299      	uxth	r1, r3
 80045a4:	893b      	ldrh	r3, [r7, #8]
 80045a6:	687a      	ldr	r2, [r7, #4]
 80045a8:	47a0      	blx	r4
 80045aa:	4603      	mov	r3, r0
  }
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	371c      	adds	r7, #28
 80045b0:	46bd      	mov	sp, r7
 80045b2:	bd90      	pop	{r4, r7, pc}

080045b4 <lis3mdl_read_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3mdl_read_reg(stmdev_ctx_t* ctx, uint8_t reg, uint8_t* data,
                         uint16_t len)
{
 80045b4:	b590      	push	{r4, r7, lr}
 80045b6:	b087      	sub	sp, #28
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	60f8      	str	r0, [r7, #12]
 80045bc:	607a      	str	r2, [r7, #4]
 80045be:	461a      	mov	r2, r3
 80045c0:	460b      	mov	r3, r1
 80045c2:	72fb      	strb	r3, [r7, #11]
 80045c4:	4613      	mov	r3, r2
 80045c6:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->read_reg(ctx->handle, reg, data, len);
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	685c      	ldr	r4, [r3, #4]
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	6898      	ldr	r0, [r3, #8]
 80045d0:	893b      	ldrh	r3, [r7, #8]
 80045d2:	7af9      	ldrb	r1, [r7, #11]
 80045d4:	687a      	ldr	r2, [r7, #4]
 80045d6:	47a0      	blx	r4
 80045d8:	6178      	str	r0, [r7, #20]
  return ret;
 80045da:	697b      	ldr	r3, [r7, #20]
}
 80045dc:	4618      	mov	r0, r3
 80045de:	371c      	adds	r7, #28
 80045e0:	46bd      	mov	sp, r7
 80045e2:	bd90      	pop	{r4, r7, pc}

080045e4 <lis3mdl_write_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3mdl_write_reg(stmdev_ctx_t* ctx, uint8_t reg, uint8_t* data,
                          uint16_t len)
{
 80045e4:	b590      	push	{r4, r7, lr}
 80045e6:	b087      	sub	sp, #28
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	60f8      	str	r0, [r7, #12]
 80045ec:	607a      	str	r2, [r7, #4]
 80045ee:	461a      	mov	r2, r3
 80045f0:	460b      	mov	r3, r1
 80045f2:	72fb      	strb	r3, [r7, #11]
 80045f4:	4613      	mov	r3, r2
 80045f6:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->write_reg(ctx->handle, reg, data, len);
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681c      	ldr	r4, [r3, #0]
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	6898      	ldr	r0, [r3, #8]
 8004600:	893b      	ldrh	r3, [r7, #8]
 8004602:	7af9      	ldrb	r1, [r7, #11]
 8004604:	687a      	ldr	r2, [r7, #4]
 8004606:	47a0      	blx	r4
 8004608:	6178      	str	r0, [r7, #20]
  return ret;
 800460a:	697b      	ldr	r3, [r7, #20]
}
 800460c:	4618      	mov	r0, r3
 800460e:	371c      	adds	r7, #28
 8004610:	46bd      	mov	sp, r7
 8004612:	bd90      	pop	{r4, r7, pc}

08004614 <lis3mdl_data_rate_set>:
  * @param  val         change the values of om in reg CTRL_REG1
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3mdl_data_rate_set(stmdev_ctx_t *ctx, lis3mdl_om_t val)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b086      	sub	sp, #24
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
 800461c:	460b      	mov	r3, r1
 800461e:	70fb      	strb	r3, [r7, #3]
  lis3mdl_ctrl_reg1_t ctrl_reg1;
  lis3mdl_ctrl_reg4_t ctrl_reg4;
  int32_t ret;

  ret = lis3mdl_read_reg(ctx, LIS3MDL_CTRL_REG1, (uint8_t*)&ctrl_reg1, 1);
 8004620:	f107 0210 	add.w	r2, r7, #16
 8004624:	2301      	movs	r3, #1
 8004626:	2120      	movs	r1, #32
 8004628:	6878      	ldr	r0, [r7, #4]
 800462a:	f7ff ffc3 	bl	80045b4 <lis3mdl_read_reg>
 800462e:	6178      	str	r0, [r7, #20]
  if (ret == 0)
 8004630:	697b      	ldr	r3, [r7, #20]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d10f      	bne.n	8004656 <lis3mdl_data_rate_set+0x42>
  {
    ctrl_reg1.om = (uint8_t)val;
 8004636:	78fb      	ldrb	r3, [r7, #3]
 8004638:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800463c:	b2da      	uxtb	r2, r3
 800463e:	7c3b      	ldrb	r3, [r7, #16]
 8004640:	f362 0346 	bfi	r3, r2, #1, #6
 8004644:	743b      	strb	r3, [r7, #16]
    ret = lis3mdl_write_reg(ctx, LIS3MDL_CTRL_REG1, (uint8_t*)&ctrl_reg1, 1);
 8004646:	f107 0210 	add.w	r2, r7, #16
 800464a:	2301      	movs	r3, #1
 800464c:	2120      	movs	r1, #32
 800464e:	6878      	ldr	r0, [r7, #4]
 8004650:	f7ff ffc8 	bl	80045e4 <lis3mdl_write_reg>
 8004654:	6178      	str	r0, [r7, #20]
  }
  
  if (ret == 0)
 8004656:	697b      	ldr	r3, [r7, #20]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d107      	bne.n	800466c <lis3mdl_data_rate_set+0x58>
  {
    /* set mode also for z axis, ctrl_reg4 -> omz */
    ret = lis3mdl_read_reg(ctx, LIS3MDL_CTRL_REG4, (uint8_t*)&ctrl_reg4, 1);
 800465c:	f107 020c 	add.w	r2, r7, #12
 8004660:	2301      	movs	r3, #1
 8004662:	2123      	movs	r1, #35	; 0x23
 8004664:	6878      	ldr	r0, [r7, #4]
 8004666:	f7ff ffa5 	bl	80045b4 <lis3mdl_read_reg>
 800466a:	6178      	str	r0, [r7, #20]
  }
  
  if (ret == 0)
 800466c:	697b      	ldr	r3, [r7, #20]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d111      	bne.n	8004696 <lis3mdl_data_rate_set+0x82>
  {
    ctrl_reg4.omz = (uint8_t)(((uint8_t) val >> 4) & 0x03U);
 8004672:	78fb      	ldrb	r3, [r7, #3]
 8004674:	091b      	lsrs	r3, r3, #4
 8004676:	b2db      	uxtb	r3, r3
 8004678:	f003 0303 	and.w	r3, r3, #3
 800467c:	b2da      	uxtb	r2, r3
 800467e:	7b3b      	ldrb	r3, [r7, #12]
 8004680:	f362 0383 	bfi	r3, r2, #2, #2
 8004684:	733b      	strb	r3, [r7, #12]
    ret = lis3mdl_write_reg(ctx, LIS3MDL_CTRL_REG4,
 8004686:	f107 020c 	add.w	r2, r7, #12
 800468a:	2301      	movs	r3, #1
 800468c:	2123      	movs	r1, #35	; 0x23
 800468e:	6878      	ldr	r0, [r7, #4]
 8004690:	f7ff ffa8 	bl	80045e4 <lis3mdl_write_reg>
 8004694:	6178      	str	r0, [r7, #20]
                            (uint8_t*)&ctrl_reg4, 1);
  }

  return ret;
 8004696:	697b      	ldr	r3, [r7, #20]
}
 8004698:	4618      	mov	r0, r3
 800469a:	3718      	adds	r7, #24
 800469c:	46bd      	mov	sp, r7
 800469e:	bd80      	pop	{r7, pc}

080046a0 <lis3mdl_data_rate_get>:
  * @param  val      Get the values of om in reg CTRL_REG1(ptr)
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3mdl_data_rate_get(stmdev_ctx_t *ctx, lis3mdl_om_t *val)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b084      	sub	sp, #16
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
 80046a8:	6039      	str	r1, [r7, #0]
  lis3mdl_ctrl_reg1_t ctrl_reg1;
  int32_t ret;

  /* z axis, ctrl_reg4 -> omz is aligned with x/y axis ctrl_reg1 -> om*/
  ret = lis3mdl_read_reg(ctx, LIS3MDL_CTRL_REG1, (uint8_t*)&ctrl_reg1, 1);
 80046aa:	f107 0208 	add.w	r2, r7, #8
 80046ae:	2301      	movs	r3, #1
 80046b0:	2120      	movs	r1, #32
 80046b2:	6878      	ldr	r0, [r7, #4]
 80046b4:	f7ff ff7e 	bl	80045b4 <lis3mdl_read_reg>
 80046b8:	60f8      	str	r0, [r7, #12]
  switch (ctrl_reg1.om)
 80046ba:	7a3b      	ldrb	r3, [r7, #8]
 80046bc:	f3c3 0345 	ubfx	r3, r3, #1, #6
 80046c0:	b2db      	uxtb	r3, r3
 80046c2:	2b3e      	cmp	r3, #62	; 0x3e
 80046c4:	f200 8106 	bhi.w	80048d4 <lis3mdl_data_rate_get+0x234>
 80046c8:	a201      	add	r2, pc, #4	; (adr r2, 80046d0 <lis3mdl_data_rate_get+0x30>)
 80046ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046ce:	bf00      	nop
 80046d0:	080047cd 	.word	0x080047cd
 80046d4:	080047d5 	.word	0x080047d5
 80046d8:	080047f5 	.word	0x080047f5
 80046dc:	080048d5 	.word	0x080048d5
 80046e0:	080047fd 	.word	0x080047fd
 80046e4:	080048d5 	.word	0x080048d5
 80046e8:	08004805 	.word	0x08004805
 80046ec:	080048d5 	.word	0x080048d5
 80046f0:	0800480d 	.word	0x0800480d
 80046f4:	080048d5 	.word	0x080048d5
 80046f8:	08004815 	.word	0x08004815
 80046fc:	080048d5 	.word	0x080048d5
 8004700:	0800481d 	.word	0x0800481d
 8004704:	080048d5 	.word	0x080048d5
 8004708:	08004825 	.word	0x08004825
 800470c:	080048d5 	.word	0x080048d5
 8004710:	080048d5 	.word	0x080048d5
 8004714:	080047dd 	.word	0x080047dd
 8004718:	0800482d 	.word	0x0800482d
 800471c:	080048d5 	.word	0x080048d5
 8004720:	08004835 	.word	0x08004835
 8004724:	080048d5 	.word	0x080048d5
 8004728:	0800483d 	.word	0x0800483d
 800472c:	080048d5 	.word	0x080048d5
 8004730:	08004845 	.word	0x08004845
 8004734:	080048d5 	.word	0x080048d5
 8004738:	0800484d 	.word	0x0800484d
 800473c:	080048d5 	.word	0x080048d5
 8004740:	08004855 	.word	0x08004855
 8004744:	080048d5 	.word	0x080048d5
 8004748:	0800485d 	.word	0x0800485d
 800474c:	080048d5 	.word	0x080048d5
 8004750:	080048d5 	.word	0x080048d5
 8004754:	080047e5 	.word	0x080047e5
 8004758:	08004865 	.word	0x08004865
 800475c:	080048d5 	.word	0x080048d5
 8004760:	0800486d 	.word	0x0800486d
 8004764:	080048d5 	.word	0x080048d5
 8004768:	08004875 	.word	0x08004875
 800476c:	080048d5 	.word	0x080048d5
 8004770:	0800487d 	.word	0x0800487d
 8004774:	080048d5 	.word	0x080048d5
 8004778:	08004885 	.word	0x08004885
 800477c:	080048d5 	.word	0x080048d5
 8004780:	0800488d 	.word	0x0800488d
 8004784:	080048d5 	.word	0x080048d5
 8004788:	08004895 	.word	0x08004895
 800478c:	080048d5 	.word	0x080048d5
 8004790:	080048d5 	.word	0x080048d5
 8004794:	080047ed 	.word	0x080047ed
 8004798:	0800489d 	.word	0x0800489d
 800479c:	080048d5 	.word	0x080048d5
 80047a0:	080048a5 	.word	0x080048a5
 80047a4:	080048d5 	.word	0x080048d5
 80047a8:	080048ad 	.word	0x080048ad
 80047ac:	080048d5 	.word	0x080048d5
 80047b0:	080048b5 	.word	0x080048b5
 80047b4:	080048d5 	.word	0x080048d5
 80047b8:	080048bd 	.word	0x080048bd
 80047bc:	080048d5 	.word	0x080048d5
 80047c0:	080048c5 	.word	0x080048c5
 80047c4:	080048d5 	.word	0x080048d5
 80047c8:	080048cd 	.word	0x080048cd
  {
    case LIS3MDL_LP_Hz625:
      *val = LIS3MDL_LP_Hz625;
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	2200      	movs	r2, #0
 80047d0:	701a      	strb	r2, [r3, #0]
      break;
 80047d2:	e083      	b.n	80048dc <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_LP_1kHz:
      *val = LIS3MDL_LP_1kHz;
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	2201      	movs	r2, #1
 80047d8:	701a      	strb	r2, [r3, #0]
      break;
 80047da:	e07f      	b.n	80048dc <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_MP_560Hz:
      *val = LIS3MDL_MP_560Hz;
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	2211      	movs	r2, #17
 80047e0:	701a      	strb	r2, [r3, #0]
      break;
 80047e2:	e07b      	b.n	80048dc <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_HP_300Hz:
      *val = LIS3MDL_HP_300Hz;
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	2221      	movs	r2, #33	; 0x21
 80047e8:	701a      	strb	r2, [r3, #0]
      break;
 80047ea:	e077      	b.n	80048dc <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_UHP_155Hz:
      *val = LIS3MDL_UHP_155Hz;
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	2231      	movs	r2, #49	; 0x31
 80047f0:	701a      	strb	r2, [r3, #0]
      break;
 80047f2:	e073      	b.n	80048dc <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_LP_1Hz25:
      *val = LIS3MDL_LP_1Hz25;
 80047f4:	683b      	ldr	r3, [r7, #0]
 80047f6:	2202      	movs	r2, #2
 80047f8:	701a      	strb	r2, [r3, #0]
      break;
 80047fa:	e06f      	b.n	80048dc <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_LP_2Hz5:
      *val = LIS3MDL_LP_2Hz5;
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	2204      	movs	r2, #4
 8004800:	701a      	strb	r2, [r3, #0]
      break;
 8004802:	e06b      	b.n	80048dc <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_LP_5Hz:
      *val = LIS3MDL_LP_5Hz;
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	2206      	movs	r2, #6
 8004808:	701a      	strb	r2, [r3, #0]
      break;
 800480a:	e067      	b.n	80048dc <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_LP_10Hz:
      *val = LIS3MDL_LP_10Hz;
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	2208      	movs	r2, #8
 8004810:	701a      	strb	r2, [r3, #0]
      break;
 8004812:	e063      	b.n	80048dc <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_LP_20Hz:
      *val = LIS3MDL_LP_20Hz;
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	220a      	movs	r2, #10
 8004818:	701a      	strb	r2, [r3, #0]
      break;
 800481a:	e05f      	b.n	80048dc <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_LP_40Hz:
      *val = LIS3MDL_LP_40Hz;
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	220c      	movs	r2, #12
 8004820:	701a      	strb	r2, [r3, #0]
      break;
 8004822:	e05b      	b.n	80048dc <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_LP_80Hz:
      *val = LIS3MDL_LP_80Hz;
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	220e      	movs	r2, #14
 8004828:	701a      	strb	r2, [r3, #0]
      break;
 800482a:	e057      	b.n	80048dc <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_MP_1Hz25:
      *val = LIS3MDL_MP_1Hz25;
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	2212      	movs	r2, #18
 8004830:	701a      	strb	r2, [r3, #0]
      break;
 8004832:	e053      	b.n	80048dc <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_MP_2Hz5:
      *val = LIS3MDL_MP_2Hz5;
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	2214      	movs	r2, #20
 8004838:	701a      	strb	r2, [r3, #0]
      break;
 800483a:	e04f      	b.n	80048dc <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_MP_5Hz:
      *val = LIS3MDL_MP_5Hz;
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	2216      	movs	r2, #22
 8004840:	701a      	strb	r2, [r3, #0]
      break;
 8004842:	e04b      	b.n	80048dc <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_MP_10Hz:
      *val = LIS3MDL_MP_10Hz;
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	2218      	movs	r2, #24
 8004848:	701a      	strb	r2, [r3, #0]
      break;
 800484a:	e047      	b.n	80048dc <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_MP_20Hz:
      *val = LIS3MDL_MP_20Hz;
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	221a      	movs	r2, #26
 8004850:	701a      	strb	r2, [r3, #0]
      break;
 8004852:	e043      	b.n	80048dc <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_MP_40Hz:
      *val = LIS3MDL_MP_40Hz;
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	221c      	movs	r2, #28
 8004858:	701a      	strb	r2, [r3, #0]
      break;
 800485a:	e03f      	b.n	80048dc <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_MP_80Hz:
      *val = LIS3MDL_MP_80Hz;
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	221e      	movs	r2, #30
 8004860:	701a      	strb	r2, [r3, #0]
      break;
 8004862:	e03b      	b.n	80048dc <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_HP_1Hz25:
      *val = LIS3MDL_HP_1Hz25;
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	2222      	movs	r2, #34	; 0x22
 8004868:	701a      	strb	r2, [r3, #0]
      break;
 800486a:	e037      	b.n	80048dc <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_HP_2Hz5:
      *val = LIS3MDL_HP_2Hz5;
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	2224      	movs	r2, #36	; 0x24
 8004870:	701a      	strb	r2, [r3, #0]
      break;
 8004872:	e033      	b.n	80048dc <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_HP_5Hz:
      *val = LIS3MDL_HP_5Hz;
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	2226      	movs	r2, #38	; 0x26
 8004878:	701a      	strb	r2, [r3, #0]
      break;
 800487a:	e02f      	b.n	80048dc <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_HP_10Hz:
      *val = LIS3MDL_HP_10Hz;
 800487c:	683b      	ldr	r3, [r7, #0]
 800487e:	2228      	movs	r2, #40	; 0x28
 8004880:	701a      	strb	r2, [r3, #0]
      break;
 8004882:	e02b      	b.n	80048dc <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_HP_20Hz:
      *val = LIS3MDL_HP_20Hz;
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	222a      	movs	r2, #42	; 0x2a
 8004888:	701a      	strb	r2, [r3, #0]
      break;
 800488a:	e027      	b.n	80048dc <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_HP_40Hz:
      *val = LIS3MDL_HP_40Hz;
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	222c      	movs	r2, #44	; 0x2c
 8004890:	701a      	strb	r2, [r3, #0]
      break;
 8004892:	e023      	b.n	80048dc <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_HP_80Hz:
      *val = LIS3MDL_HP_80Hz;
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	222e      	movs	r2, #46	; 0x2e
 8004898:	701a      	strb	r2, [r3, #0]
      break;
 800489a:	e01f      	b.n	80048dc <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_UHP_1Hz25:
      *val = LIS3MDL_UHP_1Hz25;
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	2232      	movs	r2, #50	; 0x32
 80048a0:	701a      	strb	r2, [r3, #0]
      break;
 80048a2:	e01b      	b.n	80048dc <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_UHP_2Hz5:
      *val = LIS3MDL_UHP_2Hz5;
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	2234      	movs	r2, #52	; 0x34
 80048a8:	701a      	strb	r2, [r3, #0]
      break;
 80048aa:	e017      	b.n	80048dc <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_UHP_5Hz:
      *val = LIS3MDL_UHP_5Hz;
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	2236      	movs	r2, #54	; 0x36
 80048b0:	701a      	strb	r2, [r3, #0]
      break;
 80048b2:	e013      	b.n	80048dc <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_UHP_10Hz:
      *val = LIS3MDL_UHP_10Hz;
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	2238      	movs	r2, #56	; 0x38
 80048b8:	701a      	strb	r2, [r3, #0]
      break;
 80048ba:	e00f      	b.n	80048dc <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_UHP_20Hz:
      *val = LIS3MDL_UHP_20Hz;
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	223a      	movs	r2, #58	; 0x3a
 80048c0:	701a      	strb	r2, [r3, #0]
      break;
 80048c2:	e00b      	b.n	80048dc <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_UHP_40Hz:
      *val = LIS3MDL_UHP_40Hz;
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	223c      	movs	r2, #60	; 0x3c
 80048c8:	701a      	strb	r2, [r3, #0]
      break;
 80048ca:	e007      	b.n	80048dc <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_UHP_80Hz:
      *val = LIS3MDL_UHP_80Hz;
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	223e      	movs	r2, #62	; 0x3e
 80048d0:	701a      	strb	r2, [r3, #0]
      break;
 80048d2:	e003      	b.n	80048dc <lis3mdl_data_rate_get+0x23c>
    default:
      *val = LIS3MDL_UHP_80Hz;
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	223e      	movs	r2, #62	; 0x3e
 80048d8:	701a      	strb	r2, [r3, #0]
      break;
 80048da:	bf00      	nop
  }

  return ret;
 80048dc:	68fb      	ldr	r3, [r7, #12]
}
 80048de:	4618      	mov	r0, r3
 80048e0:	3710      	adds	r7, #16
 80048e2:	46bd      	mov	sp, r7
 80048e4:	bd80      	pop	{r7, pc}
 80048e6:	bf00      	nop

080048e8 <lis3mdl_full_scale_set>:
  * @param  val      change the values of fs in reg CTRL_REG2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3mdl_full_scale_set(stmdev_ctx_t *ctx, lis3mdl_fs_t val)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b084      	sub	sp, #16
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
 80048f0:	460b      	mov	r3, r1
 80048f2:	70fb      	strb	r3, [r7, #3]
  lis3mdl_ctrl_reg2_t ctrl_reg2;
  int32_t ret;

  ret = lis3mdl_read_reg(ctx, LIS3MDL_CTRL_REG2, (uint8_t*)&ctrl_reg2, 1);
 80048f4:	f107 0208 	add.w	r2, r7, #8
 80048f8:	2301      	movs	r3, #1
 80048fa:	2121      	movs	r1, #33	; 0x21
 80048fc:	6878      	ldr	r0, [r7, #4]
 80048fe:	f7ff fe59 	bl	80045b4 <lis3mdl_read_reg>
 8004902:	60f8      	str	r0, [r7, #12]
  if(ret == 0)
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d10f      	bne.n	800492a <lis3mdl_full_scale_set+0x42>
  {
    ctrl_reg2.fs = (uint8_t)val;
 800490a:	78fb      	ldrb	r3, [r7, #3]
 800490c:	f003 0303 	and.w	r3, r3, #3
 8004910:	b2da      	uxtb	r2, r3
 8004912:	7a3b      	ldrb	r3, [r7, #8]
 8004914:	f362 1346 	bfi	r3, r2, #5, #2
 8004918:	723b      	strb	r3, [r7, #8]
    ret = lis3mdl_write_reg(ctx, LIS3MDL_CTRL_REG2, (uint8_t*)&ctrl_reg2, 1);
 800491a:	f107 0208 	add.w	r2, r7, #8
 800491e:	2301      	movs	r3, #1
 8004920:	2121      	movs	r1, #33	; 0x21
 8004922:	6878      	ldr	r0, [r7, #4]
 8004924:	f7ff fe5e 	bl	80045e4 <lis3mdl_write_reg>
 8004928:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 800492a:	68fb      	ldr	r3, [r7, #12]
}
 800492c:	4618      	mov	r0, r3
 800492e:	3710      	adds	r7, #16
 8004930:	46bd      	mov	sp, r7
 8004932:	bd80      	pop	{r7, pc}

08004934 <lis3mdl_full_scale_get>:
  * @param  val      get the values of fs in reg CTRL_REG2(ptr)
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3mdl_full_scale_get(stmdev_ctx_t *ctx, lis3mdl_fs_t *val)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b084      	sub	sp, #16
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
 800493c:	6039      	str	r1, [r7, #0]
  lis3mdl_ctrl_reg2_t ctrl_reg2;
  int32_t ret;

  ret = lis3mdl_read_reg(ctx, LIS3MDL_CTRL_REG2, (uint8_t*)&ctrl_reg2, 1);
 800493e:	f107 0208 	add.w	r2, r7, #8
 8004942:	2301      	movs	r3, #1
 8004944:	2121      	movs	r1, #33	; 0x21
 8004946:	6878      	ldr	r0, [r7, #4]
 8004948:	f7ff fe34 	bl	80045b4 <lis3mdl_read_reg>
 800494c:	60f8      	str	r0, [r7, #12]
  switch (ctrl_reg2.fs)
 800494e:	7a3b      	ldrb	r3, [r7, #8]
 8004950:	f3c3 1341 	ubfx	r3, r3, #5, #2
 8004954:	b2db      	uxtb	r3, r3
 8004956:	2b03      	cmp	r3, #3
 8004958:	d81a      	bhi.n	8004990 <lis3mdl_full_scale_get+0x5c>
 800495a:	a201      	add	r2, pc, #4	; (adr r2, 8004960 <lis3mdl_full_scale_get+0x2c>)
 800495c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004960:	08004971 	.word	0x08004971
 8004964:	08004979 	.word	0x08004979
 8004968:	08004981 	.word	0x08004981
 800496c:	08004989 	.word	0x08004989
  {
    case LIS3MDL_4_GAUSS:
      *val = LIS3MDL_4_GAUSS;
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	2200      	movs	r2, #0
 8004974:	701a      	strb	r2, [r3, #0]
      break;
 8004976:	e00f      	b.n	8004998 <lis3mdl_full_scale_get+0x64>
    case LIS3MDL_8_GAUSS:
      *val = LIS3MDL_8_GAUSS;
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	2201      	movs	r2, #1
 800497c:	701a      	strb	r2, [r3, #0]
      break;
 800497e:	e00b      	b.n	8004998 <lis3mdl_full_scale_get+0x64>
    case LIS3MDL_12_GAUSS:
      *val = LIS3MDL_12_GAUSS;
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	2202      	movs	r2, #2
 8004984:	701a      	strb	r2, [r3, #0]
      break;
 8004986:	e007      	b.n	8004998 <lis3mdl_full_scale_get+0x64>
    case LIS3MDL_16_GAUSS:
      *val = LIS3MDL_16_GAUSS;
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	2203      	movs	r2, #3
 800498c:	701a      	strb	r2, [r3, #0]
      break;
 800498e:	e003      	b.n	8004998 <lis3mdl_full_scale_get+0x64>
    default:
      *val = LIS3MDL_4_GAUSS;
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	2200      	movs	r2, #0
 8004994:	701a      	strb	r2, [r3, #0]
      break;
 8004996:	bf00      	nop
  }

  return ret;
 8004998:	68fb      	ldr	r3, [r7, #12]
}
 800499a:	4618      	mov	r0, r3
 800499c:	3710      	adds	r7, #16
 800499e:	46bd      	mov	sp, r7
 80049a0:	bd80      	pop	{r7, pc}
 80049a2:	bf00      	nop

080049a4 <lis3mdl_operating_mode_set>:
  * @param  val      change the values of md in reg CTRL_REG3
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3mdl_operating_mode_set(stmdev_ctx_t *ctx, lis3mdl_md_t val)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b084      	sub	sp, #16
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
 80049ac:	460b      	mov	r3, r1
 80049ae:	70fb      	strb	r3, [r7, #3]
  lis3mdl_ctrl_reg3_t ctrl_reg3;
  int32_t ret;

  ret = lis3mdl_read_reg(ctx, LIS3MDL_CTRL_REG3, (uint8_t*)&ctrl_reg3, 1);
 80049b0:	f107 0208 	add.w	r2, r7, #8
 80049b4:	2301      	movs	r3, #1
 80049b6:	2122      	movs	r1, #34	; 0x22
 80049b8:	6878      	ldr	r0, [r7, #4]
 80049ba:	f7ff fdfb 	bl	80045b4 <lis3mdl_read_reg>
 80049be:	60f8      	str	r0, [r7, #12]
  if(ret == 0)
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d10f      	bne.n	80049e6 <lis3mdl_operating_mode_set+0x42>
  {
    ctrl_reg3.md = (uint8_t)val;
 80049c6:	78fb      	ldrb	r3, [r7, #3]
 80049c8:	f003 0303 	and.w	r3, r3, #3
 80049cc:	b2da      	uxtb	r2, r3
 80049ce:	7a3b      	ldrb	r3, [r7, #8]
 80049d0:	f362 0301 	bfi	r3, r2, #0, #2
 80049d4:	723b      	strb	r3, [r7, #8]
    ret = lis3mdl_write_reg(ctx, LIS3MDL_CTRL_REG3, (uint8_t*)&ctrl_reg3, 1);
 80049d6:	f107 0208 	add.w	r2, r7, #8
 80049da:	2301      	movs	r3, #1
 80049dc:	2122      	movs	r1, #34	; 0x22
 80049de:	6878      	ldr	r0, [r7, #4]
 80049e0:	f7ff fe00 	bl	80045e4 <lis3mdl_write_reg>
 80049e4:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80049e6:	68fb      	ldr	r3, [r7, #12]
}
 80049e8:	4618      	mov	r0, r3
 80049ea:	3710      	adds	r7, #16
 80049ec:	46bd      	mov	sp, r7
 80049ee:	bd80      	pop	{r7, pc}

080049f0 <lis3mdl_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL_REG5
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3mdl_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b084      	sub	sp, #16
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
 80049f8:	460b      	mov	r3, r1
 80049fa:	70fb      	strb	r3, [r7, #3]
  lis3mdl_ctrl_reg5_t ctrl_reg5;
  int32_t ret;

  ret = lis3mdl_read_reg(ctx, LIS3MDL_CTRL_REG5, (uint8_t*)&ctrl_reg5, 1);
 80049fc:	f107 0208 	add.w	r2, r7, #8
 8004a00:	2301      	movs	r3, #1
 8004a02:	2124      	movs	r1, #36	; 0x24
 8004a04:	6878      	ldr	r0, [r7, #4]
 8004a06:	f7ff fdd5 	bl	80045b4 <lis3mdl_read_reg>
 8004a0a:	60f8      	str	r0, [r7, #12]
  if(ret == 0)
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d10f      	bne.n	8004a32 <lis3mdl_block_data_update_set+0x42>
  {
    ctrl_reg5.bdu = val;
 8004a12:	78fb      	ldrb	r3, [r7, #3]
 8004a14:	f003 0301 	and.w	r3, r3, #1
 8004a18:	b2da      	uxtb	r2, r3
 8004a1a:	7a3b      	ldrb	r3, [r7, #8]
 8004a1c:	f362 1386 	bfi	r3, r2, #6, #1
 8004a20:	723b      	strb	r3, [r7, #8]
    ret = lis3mdl_write_reg(ctx, LIS3MDL_CTRL_REG5, (uint8_t*)&ctrl_reg5, 1);
 8004a22:	f107 0208 	add.w	r2, r7, #8
 8004a26:	2301      	movs	r3, #1
 8004a28:	2124      	movs	r1, #36	; 0x24
 8004a2a:	6878      	ldr	r0, [r7, #4]
 8004a2c:	f7ff fdda 	bl	80045e4 <lis3mdl_write_reg>
 8004a30:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 8004a32:	68fb      	ldr	r3, [r7, #12]
}
 8004a34:	4618      	mov	r0, r3
 8004a36:	3710      	adds	r7, #16
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	bd80      	pop	{r7, pc}

08004a3c <lis3mdl_magnetic_raw_get>:
  * @param  val      buffer that stores data read(ptr)
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3mdl_magnetic_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b086      	sub	sp, #24
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
 8004a44:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lis3mdl_read_reg(ctx, LIS3MDL_OUT_X_L, (uint8_t*) buff, 6);
 8004a46:	f107 020c 	add.w	r2, r7, #12
 8004a4a:	2306      	movs	r3, #6
 8004a4c:	2128      	movs	r1, #40	; 0x28
 8004a4e:	6878      	ldr	r0, [r7, #4]
 8004a50:	f7ff fdb0 	bl	80045b4 <lis3mdl_read_reg>
 8004a54:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8004a56:	7b7b      	ldrb	r3, [r7, #13]
 8004a58:	b21a      	sxth	r2, r3
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) +  (int16_t)buff[0];
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004a64:	b29b      	uxth	r3, r3
 8004a66:	021b      	lsls	r3, r3, #8
 8004a68:	b29a      	uxth	r2, r3
 8004a6a:	7b3b      	ldrb	r3, [r7, #12]
 8004a6c:	b29b      	uxth	r3, r3
 8004a6e:	4413      	add	r3, r2
 8004a70:	b29b      	uxth	r3, r3
 8004a72:	b21a      	sxth	r2, r3
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8004a78:	7bfa      	ldrb	r2, [r7, #15]
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	3302      	adds	r3, #2
 8004a7e:	b212      	sxth	r2, r2
 8004a80:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) +  (int16_t)buff[2];
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	3302      	adds	r3, #2
 8004a86:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004a8a:	b29b      	uxth	r3, r3
 8004a8c:	021b      	lsls	r3, r3, #8
 8004a8e:	b29a      	uxth	r2, r3
 8004a90:	7bbb      	ldrb	r3, [r7, #14]
 8004a92:	b29b      	uxth	r3, r3
 8004a94:	4413      	add	r3, r2
 8004a96:	b29a      	uxth	r2, r3
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	3302      	adds	r3, #2
 8004a9c:	b212      	sxth	r2, r2
 8004a9e:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8004aa0:	7c7a      	ldrb	r2, [r7, #17]
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	3304      	adds	r3, #4
 8004aa6:	b212      	sxth	r2, r2
 8004aa8:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) +  (int16_t)buff[4];
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	3304      	adds	r3, #4
 8004aae:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004ab2:	b29b      	uxth	r3, r3
 8004ab4:	021b      	lsls	r3, r3, #8
 8004ab6:	b29a      	uxth	r2, r3
 8004ab8:	7c3b      	ldrb	r3, [r7, #16]
 8004aba:	b29b      	uxth	r3, r3
 8004abc:	4413      	add	r3, r2
 8004abe:	b29a      	uxth	r2, r3
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	3304      	adds	r3, #4
 8004ac4:	b212      	sxth	r2, r2
 8004ac6:	801a      	strh	r2, [r3, #0]

  return ret;
 8004ac8:	697b      	ldr	r3, [r7, #20]
}
 8004aca:	4618      	mov	r0, r3
 8004acc:	3718      	adds	r7, #24
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	bd80      	pop	{r7, pc}

08004ad2 <lis3mdl_device_id_get>:
  * @param  val      buffer that stores data read(ptr)
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3mdl_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8004ad2:	b580      	push	{r7, lr}
 8004ad4:	b084      	sub	sp, #16
 8004ad6:	af00      	add	r7, sp, #0
 8004ad8:	6078      	str	r0, [r7, #4]
 8004ada:	6039      	str	r1, [r7, #0]
  int32_t ret;  
  ret = lis3mdl_read_reg(ctx, LIS3MDL_WHO_AM_I, (uint8_t*) buff, 1);
 8004adc:	2301      	movs	r3, #1
 8004ade:	683a      	ldr	r2, [r7, #0]
 8004ae0:	210f      	movs	r1, #15
 8004ae2:	6878      	ldr	r0, [r7, #4]
 8004ae4:	f7ff fd66 	bl	80045b4 <lis3mdl_read_reg>
 8004ae8:	60f8      	str	r0, [r7, #12]
  return ret;
 8004aea:	68fb      	ldr	r3, [r7, #12]
}
 8004aec:	4618      	mov	r0, r3
 8004aee:	3710      	adds	r7, #16
 8004af0:	46bd      	mov	sp, r7
 8004af2:	bd80      	pop	{r7, pc}

08004af4 <LPS22HB_P_Init>:
  */
/**
  * @brief  Set LPS22HB pressure sensor Initialization.
  */
void LPS22HB_P_Init(uint16_t DeviceAddr)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b082      	sub	sp, #8
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	4603      	mov	r3, r0
 8004afc:	80fb      	strh	r3, [r7, #6]
  LPS22HB_Init(DeviceAddr);
 8004afe:	88fb      	ldrh	r3, [r7, #6]
 8004b00:	4618      	mov	r0, r3
 8004b02:	f000 f87b 	bl	8004bfc <LPS22HB_Init>
}
 8004b06:	bf00      	nop
 8004b08:	3708      	adds	r7, #8
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	bd80      	pop	{r7, pc}

08004b0e <LPS22HB_P_ReadID>:
/**
  * @brief  Read LPS22HB ID.
  * @retval ID 
  */
uint8_t LPS22HB_P_ReadID(uint16_t DeviceAddr)
{  
 8004b0e:	b580      	push	{r7, lr}
 8004b10:	b084      	sub	sp, #16
 8004b12:	af00      	add	r7, sp, #0
 8004b14:	4603      	mov	r3, r0
 8004b16:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8004b18:	2300      	movs	r3, #0
 8004b1a:	73fb      	strb	r3, [r7, #15]

  /* IO interface initialization */
  SENSOR_IO_Init();  
 8004b1c:	f7fd ffcc 	bl	8002ab8 <SENSOR_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = SENSOR_IO_Read(DeviceAddr, LPS22HB_WHO_AM_I_REG);
 8004b20:	88fb      	ldrh	r3, [r7, #6]
 8004b22:	b2db      	uxtb	r3, r3
 8004b24:	210f      	movs	r1, #15
 8004b26:	4618      	mov	r0, r3
 8004b28:	f7fd ffea 	bl	8002b00 <SENSOR_IO_Read>
 8004b2c:	4603      	mov	r3, r0
 8004b2e:	73fb      	strb	r3, [r7, #15]
  
  return ctrl;
 8004b30:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b32:	4618      	mov	r0, r3
 8004b34:	3710      	adds	r7, #16
 8004b36:	46bd      	mov	sp, r7
 8004b38:	bd80      	pop	{r7, pc}
	...

08004b3c <LPS22HB_P_ReadPressure>:
/**
  * @brief  Read pressure value of LPS22HB
  * @retval pressure value
  */
float LPS22HB_P_ReadPressure(uint16_t DeviceAddr)
{
 8004b3c:	b590      	push	{r4, r7, lr}
 8004b3e:	b087      	sub	sp, #28
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	4603      	mov	r3, r0
 8004b44:	80fb      	strh	r3, [r7, #6]
  int32_t raw_press;
  uint8_t buffer[3];
  uint32_t tmp = 0;
 8004b46:	2300      	movs	r3, #0
 8004b48:	617b      	str	r3, [r7, #20]
  uint8_t i;

  for(i = 0; i < 3; i++)
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	74fb      	strb	r3, [r7, #19]
 8004b4e:	e013      	b.n	8004b78 <LPS22HB_P_ReadPressure+0x3c>
  {
    buffer[i] = SENSOR_IO_Read(DeviceAddr, (LPS22HB_PRESS_OUT_XL_REG + i));
 8004b50:	88fb      	ldrh	r3, [r7, #6]
 8004b52:	b2da      	uxtb	r2, r3
 8004b54:	7cfb      	ldrb	r3, [r7, #19]
 8004b56:	3328      	adds	r3, #40	; 0x28
 8004b58:	b2db      	uxtb	r3, r3
 8004b5a:	7cfc      	ldrb	r4, [r7, #19]
 8004b5c:	4619      	mov	r1, r3
 8004b5e:	4610      	mov	r0, r2
 8004b60:	f7fd ffce 	bl	8002b00 <SENSOR_IO_Read>
 8004b64:	4603      	mov	r3, r0
 8004b66:	461a      	mov	r2, r3
 8004b68:	f107 0318 	add.w	r3, r7, #24
 8004b6c:	4423      	add	r3, r4
 8004b6e:	f803 2c10 	strb.w	r2, [r3, #-16]
  for(i = 0; i < 3; i++)
 8004b72:	7cfb      	ldrb	r3, [r7, #19]
 8004b74:	3301      	adds	r3, #1
 8004b76:	74fb      	strb	r3, [r7, #19]
 8004b78:	7cfb      	ldrb	r3, [r7, #19]
 8004b7a:	2b02      	cmp	r3, #2
 8004b7c:	d9e8      	bls.n	8004b50 <LPS22HB_P_ReadPressure+0x14>
  }

  /* Build the raw data */
  for(i = 0; i < 3; i++)
 8004b7e:	2300      	movs	r3, #0
 8004b80:	74fb      	strb	r3, [r7, #19]
 8004b82:	e010      	b.n	8004ba6 <LPS22HB_P_ReadPressure+0x6a>
    tmp |= (((uint32_t)buffer[i]) << (8 * i));
 8004b84:	7cfb      	ldrb	r3, [r7, #19]
 8004b86:	f107 0218 	add.w	r2, r7, #24
 8004b8a:	4413      	add	r3, r2
 8004b8c:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8004b90:	461a      	mov	r2, r3
 8004b92:	7cfb      	ldrb	r3, [r7, #19]
 8004b94:	00db      	lsls	r3, r3, #3
 8004b96:	fa02 f303 	lsl.w	r3, r2, r3
 8004b9a:	697a      	ldr	r2, [r7, #20]
 8004b9c:	4313      	orrs	r3, r2
 8004b9e:	617b      	str	r3, [r7, #20]
  for(i = 0; i < 3; i++)
 8004ba0:	7cfb      	ldrb	r3, [r7, #19]
 8004ba2:	3301      	adds	r3, #1
 8004ba4:	74fb      	strb	r3, [r7, #19]
 8004ba6:	7cfb      	ldrb	r3, [r7, #19]
 8004ba8:	2b02      	cmp	r3, #2
 8004baa:	d9eb      	bls.n	8004b84 <LPS22HB_P_ReadPressure+0x48>

  /* convert the 2's complement 24 bit to 2's complement 32 bit */
  if(tmp & 0x00800000)
 8004bac:	697b      	ldr	r3, [r7, #20]
 8004bae:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d003      	beq.n	8004bbe <LPS22HB_P_ReadPressure+0x82>
    tmp |= 0xFF000000;
 8004bb6:	697b      	ldr	r3, [r7, #20]
 8004bb8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004bbc:	617b      	str	r3, [r7, #20]

  raw_press = ((int32_t)tmp);
 8004bbe:	697b      	ldr	r3, [r7, #20]
 8004bc0:	60fb      	str	r3, [r7, #12]

  raw_press = (raw_press * 100) / 4096;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	2264      	movs	r2, #100	; 0x64
 8004bc6:	fb02 f303 	mul.w	r3, r2, r3
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	da01      	bge.n	8004bd2 <LPS22HB_P_ReadPressure+0x96>
 8004bce:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8004bd2:	131b      	asrs	r3, r3, #12
 8004bd4:	60fb      	str	r3, [r7, #12]

  return (float)((float)raw_press / 100.0f);
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	ee07 3a90 	vmov	s15, r3
 8004bdc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004be0:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8004bf8 <LPS22HB_P_ReadPressure+0xbc>
 8004be4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004be8:	eef0 7a66 	vmov.f32	s15, s13
}
 8004bec:	eeb0 0a67 	vmov.f32	s0, s15
 8004bf0:	371c      	adds	r7, #28
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	bd90      	pop	{r4, r7, pc}
 8004bf6:	bf00      	nop
 8004bf8:	42c80000 	.word	0x42c80000

08004bfc <LPS22HB_Init>:
  * @brief  Set LPS22HB Initialization.
  * @param  DeviceAddr: I2C device address
  * @retval None
  */
static void LPS22HB_Init(uint16_t DeviceAddr)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b084      	sub	sp, #16
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	4603      	mov	r3, r0
 8004c04:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;

  /* Set Power mode */
  tmp = SENSOR_IO_Read(DeviceAddr, LPS22HB_RES_CONF_REG);
 8004c06:	88fb      	ldrh	r3, [r7, #6]
 8004c08:	b2db      	uxtb	r3, r3
 8004c0a:	211a      	movs	r1, #26
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	f7fd ff77 	bl	8002b00 <SENSOR_IO_Read>
 8004c12:	4603      	mov	r3, r0
 8004c14:	73fb      	strb	r3, [r7, #15]

  tmp &= ~LPS22HB_LCEN_MASK;
 8004c16:	7bfb      	ldrb	r3, [r7, #15]
 8004c18:	f023 0301 	bic.w	r3, r3, #1
 8004c1c:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set low current mode */
 8004c1e:	7bfb      	ldrb	r3, [r7, #15]
 8004c20:	f043 0301 	orr.w	r3, r3, #1
 8004c24:	73fb      	strb	r3, [r7, #15]

  SENSOR_IO_Write(DeviceAddr, LPS22HB_RES_CONF_REG, tmp);
 8004c26:	88fb      	ldrh	r3, [r7, #6]
 8004c28:	b2db      	uxtb	r3, r3
 8004c2a:	7bfa      	ldrb	r2, [r7, #15]
 8004c2c:	211a      	movs	r1, #26
 8004c2e:	4618      	mov	r0, r3
 8004c30:	f7fd ff4c 	bl	8002acc <SENSOR_IO_Write>

  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, LPS22HB_CTRL_REG1);
 8004c34:	88fb      	ldrh	r3, [r7, #6]
 8004c36:	b2db      	uxtb	r3, r3
 8004c38:	2110      	movs	r1, #16
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	f7fd ff60 	bl	8002b00 <SENSOR_IO_Read>
 8004c40:	4603      	mov	r3, r0
 8004c42:	73fb      	strb	r3, [r7, #15]

  /* Set default ODR */
  tmp &= ~LPS22HB_ODR_MASK;
 8004c44:	7bfb      	ldrb	r3, [r7, #15]
 8004c46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c4a:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x30; /* Set ODR to 25Hz */
 8004c4c:	7bfb      	ldrb	r3, [r7, #15]
 8004c4e:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8004c52:	73fb      	strb	r3, [r7, #15]

  /* Enable BDU */
  tmp &= ~LPS22HB_BDU_MASK;
 8004c54:	7bfb      	ldrb	r3, [r7, #15]
 8004c56:	f023 0302 	bic.w	r3, r3, #2
 8004c5a:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)0x02);
 8004c5c:	7bfb      	ldrb	r3, [r7, #15]
 8004c5e:	f043 0302 	orr.w	r3, r3, #2
 8004c62:	73fb      	strb	r3, [r7, #15]

  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, LPS22HB_CTRL_REG1, tmp);
 8004c64:	88fb      	ldrh	r3, [r7, #6]
 8004c66:	b2db      	uxtb	r3, r3
 8004c68:	7bfa      	ldrb	r2, [r7, #15]
 8004c6a:	2110      	movs	r1, #16
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	f7fd ff2d 	bl	8002acc <SENSOR_IO_Write>
}  
 8004c72:	bf00      	nop
 8004c74:	3710      	adds	r7, #16
 8004c76:	46bd      	mov	sp, r7
 8004c78:	bd80      	pop	{r7, pc}
	...

08004c7c <LSM6DSL_RegisterBusIO>:
 * @brief  Register Component Bus IO operations
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_RegisterBusIO(LSM6DSL_Object_t *pObj, LSM6DSL_IO_t *pIO)
{
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	b084      	sub	sp, #16
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
 8004c84:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 8004c86:	2300      	movs	r3, #0
 8004c88:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d103      	bne.n	8004c98 <LSM6DSL_RegisterBusIO+0x1c>
  {
    ret = LSM6DSL_ERROR;
 8004c90:	f04f 33ff 	mov.w	r3, #4294967295
 8004c94:	60fb      	str	r3, [r7, #12]
 8004c96:	e04d      	b.n	8004d34 <LSM6DSL_RegisterBusIO+0xb8>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	681a      	ldr	r2, [r3, #0]
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	685a      	ldr	r2, [r3, #4]
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	689a      	ldr	r2, [r3, #8]
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	7b1a      	ldrb	r2, [r3, #12]
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	691a      	ldr	r2, [r3, #16]
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	695a      	ldr	r2, [r3, #20]
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	699a      	ldr	r2, [r3, #24]
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	4a1b      	ldr	r2, [pc, #108]	; (8004d40 <LSM6DSL_RegisterBusIO+0xc4>)
 8004cd4:	621a      	str	r2, [r3, #32]
    pObj->Ctx.write_reg = WriteRegWrap;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	4a1a      	ldr	r2, [pc, #104]	; (8004d44 <LSM6DSL_RegisterBusIO+0xc8>)
 8004cda:	61da      	str	r2, [r3, #28]
    pObj->Ctx.handle   = pObj;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	687a      	ldr	r2, [r7, #4]
 8004ce0:	625a      	str	r2, [r3, #36]	; 0x24

    if (pObj->IO.Init == NULL)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d103      	bne.n	8004cf2 <LSM6DSL_RegisterBusIO+0x76>
    {
      ret = LSM6DSL_ERROR;
 8004cea:	f04f 33ff 	mov.w	r3, #4294967295
 8004cee:	60fb      	str	r3, [r7, #12]
 8004cf0:	e020      	b.n	8004d34 <LSM6DSL_RegisterBusIO+0xb8>
    }
    else if (pObj->IO.Init() != LSM6DSL_OK)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4798      	blx	r3
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d003      	beq.n	8004d06 <LSM6DSL_RegisterBusIO+0x8a>
    {
      ret = LSM6DSL_ERROR;
 8004cfe:	f04f 33ff 	mov.w	r3, #4294967295
 8004d02:	60fb      	str	r3, [r7, #12]
 8004d04:	e016      	b.n	8004d34 <LSM6DSL_RegisterBusIO+0xb8>
    }
    else
    {
      if (pObj->IO.BusType == LSM6DSL_SPI_3WIRES_BUS) /* SPI 3-Wires */
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	689b      	ldr	r3, [r3, #8]
 8004d0a:	2b02      	cmp	r3, #2
 8004d0c:	d112      	bne.n	8004d34 <LSM6DSL_RegisterBusIO+0xb8>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d10d      	bne.n	8004d34 <LSM6DSL_RegisterBusIO+0xb8>
        {
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x0C;
 8004d18:	230c      	movs	r3, #12
 8004d1a:	72fb      	strb	r3, [r7, #11]

          if (LSM6DSL_Write_Reg(pObj, LSM6DSL_CTRL3_C, data) != LSM6DSL_OK)
 8004d1c:	7afb      	ldrb	r3, [r7, #11]
 8004d1e:	461a      	mov	r2, r3
 8004d20:	2112      	movs	r1, #18
 8004d22:	6878      	ldr	r0, [r7, #4]
 8004d24:	f000 fd2d 	bl	8005782 <LSM6DSL_Write_Reg>
 8004d28:	4603      	mov	r3, r0
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d002      	beq.n	8004d34 <LSM6DSL_RegisterBusIO+0xb8>
          {
            ret = LSM6DSL_ERROR;
 8004d2e:	f04f 33ff 	mov.w	r3, #4294967295
 8004d32:	60fb      	str	r3, [r7, #12]
        }
      }
    }
  }

  return ret;
 8004d34:	68fb      	ldr	r3, [r7, #12]
}
 8004d36:	4618      	mov	r0, r3
 8004d38:	3710      	adds	r7, #16
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	bd80      	pop	{r7, pc}
 8004d3e:	bf00      	nop
 8004d40:	08005bf1 	.word	0x08005bf1
 8004d44:	08005c27 	.word	0x08005c27

08004d48 <LSM6DSL_Init>:
 * @brief  Initialize the LSM6DSL sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_Init(LSM6DSL_Object_t *pObj)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b082      	sub	sp, #8
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
  /* Enable register address automatically incremented during a multiple byte
  access with a serial interface. */
  if (lsm6dsl_auto_increment_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSL_OK)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	331c      	adds	r3, #28
 8004d54:	2101      	movs	r1, #1
 8004d56:	4618      	mov	r0, r3
 8004d58:	f001 f9e5 	bl	8006126 <lsm6dsl_auto_increment_set>
 8004d5c:	4603      	mov	r3, r0
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d002      	beq.n	8004d68 <LSM6DSL_Init+0x20>
  {
    return LSM6DSL_ERROR;
 8004d62:	f04f 33ff 	mov.w	r3, #4294967295
 8004d66:	e054      	b.n	8004e12 <LSM6DSL_Init+0xca>
  }

  /* Enable BDU */
  if (lsm6dsl_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSL_OK)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	331c      	adds	r3, #28
 8004d6c:	2101      	movs	r1, #1
 8004d6e:	4618      	mov	r0, r3
 8004d70:	f001 f980 	bl	8006074 <lsm6dsl_block_data_update_set>
 8004d74:	4603      	mov	r3, r0
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d002      	beq.n	8004d80 <LSM6DSL_Init+0x38>
  {
    return LSM6DSL_ERROR;
 8004d7a:	f04f 33ff 	mov.w	r3, #4294967295
 8004d7e:	e048      	b.n	8004e12 <LSM6DSL_Init+0xca>
  }

  /* FIFO mode selection */
  if (lsm6dsl_fifo_mode_set(&(pObj->Ctx), LSM6DSL_BYPASS_MODE) != LSM6DSL_OK)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	331c      	adds	r3, #28
 8004d84:	2100      	movs	r1, #0
 8004d86:	4618      	mov	r0, r3
 8004d88:	f001 f9f3 	bl	8006172 <lsm6dsl_fifo_mode_set>
 8004d8c:	4603      	mov	r3, r0
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d002      	beq.n	8004d98 <LSM6DSL_Init+0x50>
  {
    return LSM6DSL_ERROR;
 8004d92:	f04f 33ff 	mov.w	r3, #4294967295
 8004d96:	e03c      	b.n	8004e12 <LSM6DSL_Init+0xca>
  }

  /* Select default output data rate. */
  pObj->acc_odr = LSM6DSL_XL_ODR_104Hz;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2204      	movs	r2, #4
 8004d9c:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

  /* Output data rate selection - power down. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), LSM6DSL_XL_ODR_OFF) != LSM6DSL_OK)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	331c      	adds	r3, #28
 8004da4:	2100      	movs	r1, #0
 8004da6:	4618      	mov	r0, r3
 8004da8:	f000 ffe6 	bl	8005d78 <lsm6dsl_xl_data_rate_set>
 8004dac:	4603      	mov	r3, r0
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d002      	beq.n	8004db8 <LSM6DSL_Init+0x70>
  {
    return LSM6DSL_ERROR;
 8004db2:	f04f 33ff 	mov.w	r3, #4294967295
 8004db6:	e02c      	b.n	8004e12 <LSM6DSL_Init+0xca>
  }

  /* Full scale selection. */
  if (lsm6dsl_xl_full_scale_set(&(pObj->Ctx), LSM6DSL_2g) != LSM6DSL_OK)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	331c      	adds	r3, #28
 8004dbc:	2100      	movs	r1, #0
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	f000 ff7c 	bl	8005cbc <lsm6dsl_xl_full_scale_set>
 8004dc4:	4603      	mov	r3, r0
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d002      	beq.n	8004dd0 <LSM6DSL_Init+0x88>
  {
    return LSM6DSL_ERROR;
 8004dca:	f04f 33ff 	mov.w	r3, #4294967295
 8004dce:	e020      	b.n	8004e12 <LSM6DSL_Init+0xca>
  }

  /* Select default output data rate. */
  pObj->gyro_odr = LSM6DSL_GY_ODR_104Hz;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2204      	movs	r2, #4
 8004dd4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Output data rate selection - power down. */
  if (lsm6dsl_gy_data_rate_set(&(pObj->Ctx), LSM6DSL_GY_ODR_OFF) != LSM6DSL_OK)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	331c      	adds	r3, #28
 8004ddc:	2100      	movs	r1, #0
 8004dde:	4618      	mov	r0, r3
 8004de0:	f001 f8c0 	bl	8005f64 <lsm6dsl_gy_data_rate_set>
 8004de4:	4603      	mov	r3, r0
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d002      	beq.n	8004df0 <LSM6DSL_Init+0xa8>
  {
    return LSM6DSL_ERROR;
 8004dea:	f04f 33ff 	mov.w	r3, #4294967295
 8004dee:	e010      	b.n	8004e12 <LSM6DSL_Init+0xca>
  }

  /* Full scale selection. */
  if (lsm6dsl_gy_full_scale_set(&(pObj->Ctx), LSM6DSL_2000dps) != LSM6DSL_OK)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	331c      	adds	r3, #28
 8004df4:	2106      	movs	r1, #6
 8004df6:	4618      	mov	r0, r3
 8004df8:	f001 f84c 	bl	8005e94 <lsm6dsl_gy_full_scale_set>
 8004dfc:	4603      	mov	r3, r0
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d002      	beq.n	8004e08 <LSM6DSL_Init+0xc0>
  {
    return LSM6DSL_ERROR;
 8004e02:	f04f 33ff 	mov.w	r3, #4294967295
 8004e06:	e004      	b.n	8004e12 <LSM6DSL_Init+0xca>
  }

  pObj->is_initialized = 1;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2201      	movs	r2, #1
 8004e0c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return LSM6DSL_OK;
 8004e10:	2300      	movs	r3, #0
}
 8004e12:	4618      	mov	r0, r3
 8004e14:	3708      	adds	r7, #8
 8004e16:	46bd      	mov	sp, r7
 8004e18:	bd80      	pop	{r7, pc}

08004e1a <LSM6DSL_DeInit>:
 * @brief  Deinitialize the LSM6DSL sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_DeInit(LSM6DSL_Object_t *pObj)
{
 8004e1a:	b580      	push	{r7, lr}
 8004e1c:	b082      	sub	sp, #8
 8004e1e:	af00      	add	r7, sp, #0
 8004e20:	6078      	str	r0, [r7, #4]
  /* Disable the component */
  if (LSM6DSL_ACC_Disable(pObj) != LSM6DSL_OK)
 8004e22:	6878      	ldr	r0, [r7, #4]
 8004e24:	f000 f888 	bl	8004f38 <LSM6DSL_ACC_Disable>
 8004e28:	4603      	mov	r3, r0
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d002      	beq.n	8004e34 <LSM6DSL_DeInit+0x1a>
  {
    return LSM6DSL_ERROR;
 8004e2e:	f04f 33ff 	mov.w	r3, #4294967295
 8004e32:	e015      	b.n	8004e60 <LSM6DSL_DeInit+0x46>
  }

  if (LSM6DSL_GYRO_Disable(pObj) != LSM6DSL_OK)
 8004e34:	6878      	ldr	r0, [r7, #4]
 8004e36:	f000 fa9a 	bl	800536e <LSM6DSL_GYRO_Disable>
 8004e3a:	4603      	mov	r3, r0
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d002      	beq.n	8004e46 <LSM6DSL_DeInit+0x2c>
  {
    return LSM6DSL_ERROR;
 8004e40:	f04f 33ff 	mov.w	r3, #4294967295
 8004e44:	e00c      	b.n	8004e60 <LSM6DSL_DeInit+0x46>
  }

  /* Reset output data rate. */
  pObj->acc_odr = LSM6DSL_XL_ODR_OFF;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2200      	movs	r2, #0
 8004e4a:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  pObj->gyro_odr = LSM6DSL_GY_ODR_OFF;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2200      	movs	r2, #0
 8004e52:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  pObj->is_initialized = 0;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2200      	movs	r2, #0
 8004e5a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return LSM6DSL_OK;
 8004e5e:	2300      	movs	r3, #0
}
 8004e60:	4618      	mov	r0, r3
 8004e62:	3708      	adds	r7, #8
 8004e64:	46bd      	mov	sp, r7
 8004e66:	bd80      	pop	{r7, pc}

08004e68 <LSM6DSL_ReadID>:
 * @param  pObj the device pObj
 * @param  Id the WHO_AM_I value
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ReadID(LSM6DSL_Object_t *pObj, uint8_t *Id)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b082      	sub	sp, #8
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
 8004e70:	6039      	str	r1, [r7, #0]
  if (lsm6dsl_device_id_get(&(pObj->Ctx), Id) != LSM6DSL_OK)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	331c      	adds	r3, #28
 8004e76:	6839      	ldr	r1, [r7, #0]
 8004e78:	4618      	mov	r0, r3
 8004e7a:	f001 f943 	bl	8006104 <lsm6dsl_device_id_get>
 8004e7e:	4603      	mov	r3, r0
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d002      	beq.n	8004e8a <LSM6DSL_ReadID+0x22>
  {
    return LSM6DSL_ERROR;
 8004e84:	f04f 33ff 	mov.w	r3, #4294967295
 8004e88:	e000      	b.n	8004e8c <LSM6DSL_ReadID+0x24>
  }

  return LSM6DSL_OK;
 8004e8a:	2300      	movs	r3, #0
}
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	3708      	adds	r7, #8
 8004e90:	46bd      	mov	sp, r7
 8004e92:	bd80      	pop	{r7, pc}

08004e94 <LSM6DSL_GetCapabilities>:
 * @param  pObj Component object pointer
 * @param  Capabilities pointer to LSM6DSL sensor capabilities
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GetCapabilities(LSM6DSL_Object_t *pObj, LSM6DSL_Capabilities_t *Capabilities)
{
 8004e94:	b480      	push	{r7}
 8004e96:	b083      	sub	sp, #12
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
 8004e9c:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Acc          = 1;
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	2201      	movs	r2, #1
 8004ea2:	701a      	strb	r2, [r3, #0]
  Capabilities->Gyro         = 1;
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	705a      	strb	r2, [r3, #1]
  Capabilities->Magneto      = 0;
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	2200      	movs	r2, #0
 8004eae:	709a      	strb	r2, [r3, #2]
  Capabilities->LowPower     = 0;
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	70da      	strb	r2, [r3, #3]
  Capabilities->GyroMaxFS    = 2000;
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8004ebc:	605a      	str	r2, [r3, #4]
  Capabilities->AccMaxFS     = 16;
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	2210      	movs	r2, #16
 8004ec2:	609a      	str	r2, [r3, #8]
  Capabilities->MagMaxFS     = 0;
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	60da      	str	r2, [r3, #12]
  Capabilities->GyroMaxOdr   = 6660.0f;
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	4a07      	ldr	r2, [pc, #28]	; (8004eec <LSM6DSL_GetCapabilities+0x58>)
 8004ece:	611a      	str	r2, [r3, #16]
  Capabilities->AccMaxOdr    = 6660.0f;
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	4a06      	ldr	r2, [pc, #24]	; (8004eec <LSM6DSL_GetCapabilities+0x58>)
 8004ed4:	615a      	str	r2, [r3, #20]
  Capabilities->MagMaxOdr    = 0.0f;
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	f04f 0200 	mov.w	r2, #0
 8004edc:	619a      	str	r2, [r3, #24]
  return LSM6DSL_OK;
 8004ede:	2300      	movs	r3, #0
}
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	370c      	adds	r7, #12
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eea:	4770      	bx	lr
 8004eec:	45d02000 	.word	0x45d02000

08004ef0 <LSM6DSL_ACC_Enable>:
 * @brief  Enable the LSM6DSL accelerometer sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_Enable(LSM6DSL_Object_t *pObj)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b082      	sub	sp, #8
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->acc_is_enabled == 1U)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8004efe:	2b01      	cmp	r3, #1
 8004f00:	d101      	bne.n	8004f06 <LSM6DSL_ACC_Enable+0x16>
  {
    return LSM6DSL_OK;
 8004f02:	2300      	movs	r3, #0
 8004f04:	e014      	b.n	8004f30 <LSM6DSL_ACC_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), pObj->acc_odr) != LSM6DSL_OK)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	f103 021c 	add.w	r2, r3, #28
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8004f12:	4619      	mov	r1, r3
 8004f14:	4610      	mov	r0, r2
 8004f16:	f000 ff2f 	bl	8005d78 <lsm6dsl_xl_data_rate_set>
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d002      	beq.n	8004f26 <LSM6DSL_ACC_Enable+0x36>
  {
    return LSM6DSL_ERROR;
 8004f20:	f04f 33ff 	mov.w	r3, #4294967295
 8004f24:	e004      	b.n	8004f30 <LSM6DSL_ACC_Enable+0x40>
  }

  pObj->acc_is_enabled = 1;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	2201      	movs	r2, #1
 8004f2a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return LSM6DSL_OK;
 8004f2e:	2300      	movs	r3, #0
}
 8004f30:	4618      	mov	r0, r3
 8004f32:	3708      	adds	r7, #8
 8004f34:	46bd      	mov	sp, r7
 8004f36:	bd80      	pop	{r7, pc}

08004f38 <LSM6DSL_ACC_Disable>:
 * @brief  Disable the LSM6DSL accelerometer sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_Disable(LSM6DSL_Object_t *pObj)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b082      	sub	sp, #8
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->acc_is_enabled == 0U)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d101      	bne.n	8004f4e <LSM6DSL_ACC_Disable+0x16>
  {
    return LSM6DSL_OK;
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	e01f      	b.n	8004f8e <LSM6DSL_ACC_Disable+0x56>
  }

  /* Get current output data rate. */
  if (lsm6dsl_xl_data_rate_get(&(pObj->Ctx), &pObj->acc_odr) != LSM6DSL_OK)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	f103 021c 	add.w	r2, r3, #28
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	332b      	adds	r3, #43	; 0x2b
 8004f58:	4619      	mov	r1, r3
 8004f5a:	4610      	mov	r0, r2
 8004f5c:	f000 ff32 	bl	8005dc4 <lsm6dsl_xl_data_rate_get>
 8004f60:	4603      	mov	r3, r0
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d002      	beq.n	8004f6c <LSM6DSL_ACC_Disable+0x34>
  {
    return LSM6DSL_ERROR;
 8004f66:	f04f 33ff 	mov.w	r3, #4294967295
 8004f6a:	e010      	b.n	8004f8e <LSM6DSL_ACC_Disable+0x56>
  }

  /* Output data rate selection - power down. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), LSM6DSL_XL_ODR_OFF) != LSM6DSL_OK)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	331c      	adds	r3, #28
 8004f70:	2100      	movs	r1, #0
 8004f72:	4618      	mov	r0, r3
 8004f74:	f000 ff00 	bl	8005d78 <lsm6dsl_xl_data_rate_set>
 8004f78:	4603      	mov	r3, r0
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d002      	beq.n	8004f84 <LSM6DSL_ACC_Disable+0x4c>
  {
    return LSM6DSL_ERROR;
 8004f7e:	f04f 33ff 	mov.w	r3, #4294967295
 8004f82:	e004      	b.n	8004f8e <LSM6DSL_ACC_Disable+0x56>
  }

  pObj->acc_is_enabled = 0;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2200      	movs	r2, #0
 8004f88:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return LSM6DSL_OK;
 8004f8c:	2300      	movs	r3, #0
}
 8004f8e:	4618      	mov	r0, r3
 8004f90:	3708      	adds	r7, #8
 8004f92:	46bd      	mov	sp, r7
 8004f94:	bd80      	pop	{r7, pc}
	...

08004f98 <LSM6DSL_ACC_GetSensitivity>:
 * @param  pObj the device pObj
 * @param  Sensitivity pointer
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_GetSensitivity(LSM6DSL_Object_t *pObj, float *Sensitivity)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b084      	sub	sp, #16
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
 8004fa0:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	60fb      	str	r3, [r7, #12]
  lsm6dsl_fs_xl_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lsm6dsl_xl_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSL_OK)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	331c      	adds	r3, #28
 8004faa:	f107 020b 	add.w	r2, r7, #11
 8004fae:	4611      	mov	r1, r2
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	f000 fea9 	bl	8005d08 <lsm6dsl_xl_full_scale_get>
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d002      	beq.n	8004fc2 <LSM6DSL_ACC_GetSensitivity+0x2a>
  {
    return LSM6DSL_ERROR;
 8004fbc:	f04f 33ff 	mov.w	r3, #4294967295
 8004fc0:	e023      	b.n	800500a <LSM6DSL_ACC_GetSensitivity+0x72>
  }

  /* Store the Sensitivity based on actual full scale. */
  switch (full_scale)
 8004fc2:	7afb      	ldrb	r3, [r7, #11]
 8004fc4:	2b03      	cmp	r3, #3
 8004fc6:	d81b      	bhi.n	8005000 <LSM6DSL_ACC_GetSensitivity+0x68>
 8004fc8:	a201      	add	r2, pc, #4	; (adr r2, 8004fd0 <LSM6DSL_ACC_GetSensitivity+0x38>)
 8004fca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fce:	bf00      	nop
 8004fd0:	08004fe1 	.word	0x08004fe1
 8004fd4:	08004ff9 	.word	0x08004ff9
 8004fd8:	08004fe9 	.word	0x08004fe9
 8004fdc:	08004ff1 	.word	0x08004ff1
  {
    case LSM6DSL_2g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_2G;
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	4a0c      	ldr	r2, [pc, #48]	; (8005014 <LSM6DSL_ACC_GetSensitivity+0x7c>)
 8004fe4:	601a      	str	r2, [r3, #0]
      break;
 8004fe6:	e00f      	b.n	8005008 <LSM6DSL_ACC_GetSensitivity+0x70>

    case LSM6DSL_4g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_4G;
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	4a0b      	ldr	r2, [pc, #44]	; (8005018 <LSM6DSL_ACC_GetSensitivity+0x80>)
 8004fec:	601a      	str	r2, [r3, #0]
      break;
 8004fee:	e00b      	b.n	8005008 <LSM6DSL_ACC_GetSensitivity+0x70>

    case LSM6DSL_8g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_8G;
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	4a0a      	ldr	r2, [pc, #40]	; (800501c <LSM6DSL_ACC_GetSensitivity+0x84>)
 8004ff4:	601a      	str	r2, [r3, #0]
      break;
 8004ff6:	e007      	b.n	8005008 <LSM6DSL_ACC_GetSensitivity+0x70>

    case LSM6DSL_16g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_16G;
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	4a09      	ldr	r2, [pc, #36]	; (8005020 <LSM6DSL_ACC_GetSensitivity+0x88>)
 8004ffc:	601a      	str	r2, [r3, #0]
      break;
 8004ffe:	e003      	b.n	8005008 <LSM6DSL_ACC_GetSensitivity+0x70>

    default:
      ret = LSM6DSL_ERROR;
 8005000:	f04f 33ff 	mov.w	r3, #4294967295
 8005004:	60fb      	str	r3, [r7, #12]
      break;
 8005006:	bf00      	nop
  }

  return ret;
 8005008:	68fb      	ldr	r3, [r7, #12]
}
 800500a:	4618      	mov	r0, r3
 800500c:	3710      	adds	r7, #16
 800500e:	46bd      	mov	sp, r7
 8005010:	bd80      	pop	{r7, pc}
 8005012:	bf00      	nop
 8005014:	3d79db23 	.word	0x3d79db23
 8005018:	3df9db23 	.word	0x3df9db23
 800501c:	3e79db23 	.word	0x3e79db23
 8005020:	3ef9db23 	.word	0x3ef9db23

08005024 <LSM6DSL_ACC_GetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr pointer where the output data rate is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_GetOutputDataRate(LSM6DSL_Object_t *pObj, float *Odr)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b084      	sub	sp, #16
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
 800502c:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 800502e:	2300      	movs	r3, #0
 8005030:	60fb      	str	r3, [r7, #12]
  lsm6dsl_odr_xl_t odr_low_level;

  /* Get current output data rate. */
  if (lsm6dsl_xl_data_rate_get(&(pObj->Ctx), &odr_low_level) != LSM6DSL_OK)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	331c      	adds	r3, #28
 8005036:	f107 020b 	add.w	r2, r7, #11
 800503a:	4611      	mov	r1, r2
 800503c:	4618      	mov	r0, r3
 800503e:	f000 fec1 	bl	8005dc4 <lsm6dsl_xl_data_rate_get>
 8005042:	4603      	mov	r3, r0
 8005044:	2b00      	cmp	r3, #0
 8005046:	d002      	beq.n	800504e <LSM6DSL_ACC_GetOutputDataRate+0x2a>
  {
    return LSM6DSL_ERROR;
 8005048:	f04f 33ff 	mov.w	r3, #4294967295
 800504c:	e054      	b.n	80050f8 <LSM6DSL_ACC_GetOutputDataRate+0xd4>
  }

  switch (odr_low_level)
 800504e:	7afb      	ldrb	r3, [r7, #11]
 8005050:	2b0b      	cmp	r3, #11
 8005052:	d84c      	bhi.n	80050ee <LSM6DSL_ACC_GetOutputDataRate+0xca>
 8005054:	a201      	add	r2, pc, #4	; (adr r2, 800505c <LSM6DSL_ACC_GetOutputDataRate+0x38>)
 8005056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800505a:	bf00      	nop
 800505c:	0800508d 	.word	0x0800508d
 8005060:	0800509f 	.word	0x0800509f
 8005064:	080050a7 	.word	0x080050a7
 8005068:	080050af 	.word	0x080050af
 800506c:	080050b7 	.word	0x080050b7
 8005070:	080050bf 	.word	0x080050bf
 8005074:	080050c7 	.word	0x080050c7
 8005078:	080050cf 	.word	0x080050cf
 800507c:	080050d7 	.word	0x080050d7
 8005080:	080050df 	.word	0x080050df
 8005084:	080050e7 	.word	0x080050e7
 8005088:	08005097 	.word	0x08005097
  {
    case LSM6DSL_XL_ODR_OFF:
      *Odr = 0.0f;
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	f04f 0200 	mov.w	r2, #0
 8005092:	601a      	str	r2, [r3, #0]
      break;
 8005094:	e02f      	b.n	80050f6 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_1Hz6:
      *Odr = 1.6f;
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	4a19      	ldr	r2, [pc, #100]	; (8005100 <LSM6DSL_ACC_GetOutputDataRate+0xdc>)
 800509a:	601a      	str	r2, [r3, #0]
      break;
 800509c:	e02b      	b.n	80050f6 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_12Hz5:
      *Odr = 12.5f;
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	4a18      	ldr	r2, [pc, #96]	; (8005104 <LSM6DSL_ACC_GetOutputDataRate+0xe0>)
 80050a2:	601a      	str	r2, [r3, #0]
      break;
 80050a4:	e027      	b.n	80050f6 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_26Hz:
      *Odr = 26.0f;
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	4a17      	ldr	r2, [pc, #92]	; (8005108 <LSM6DSL_ACC_GetOutputDataRate+0xe4>)
 80050aa:	601a      	str	r2, [r3, #0]
      break;
 80050ac:	e023      	b.n	80050f6 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_52Hz:
      *Odr = 52.0f;
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	4a16      	ldr	r2, [pc, #88]	; (800510c <LSM6DSL_ACC_GetOutputDataRate+0xe8>)
 80050b2:	601a      	str	r2, [r3, #0]
      break;
 80050b4:	e01f      	b.n	80050f6 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_104Hz:
      *Odr = 104.0f;
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	4a15      	ldr	r2, [pc, #84]	; (8005110 <LSM6DSL_ACC_GetOutputDataRate+0xec>)
 80050ba:	601a      	str	r2, [r3, #0]
      break;
 80050bc:	e01b      	b.n	80050f6 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_208Hz:
      *Odr = 208.0f;
 80050be:	683b      	ldr	r3, [r7, #0]
 80050c0:	4a14      	ldr	r2, [pc, #80]	; (8005114 <LSM6DSL_ACC_GetOutputDataRate+0xf0>)
 80050c2:	601a      	str	r2, [r3, #0]
      break;
 80050c4:	e017      	b.n	80050f6 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_416Hz:
      *Odr = 416.0f;
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	4a13      	ldr	r2, [pc, #76]	; (8005118 <LSM6DSL_ACC_GetOutputDataRate+0xf4>)
 80050ca:	601a      	str	r2, [r3, #0]
      break;
 80050cc:	e013      	b.n	80050f6 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_833Hz:
      *Odr = 833.0f;
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	4a12      	ldr	r2, [pc, #72]	; (800511c <LSM6DSL_ACC_GetOutputDataRate+0xf8>)
 80050d2:	601a      	str	r2, [r3, #0]
      break;
 80050d4:	e00f      	b.n	80050f6 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_1k66Hz:
      *Odr = 1660.0f;
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	4a11      	ldr	r2, [pc, #68]	; (8005120 <LSM6DSL_ACC_GetOutputDataRate+0xfc>)
 80050da:	601a      	str	r2, [r3, #0]
      break;
 80050dc:	e00b      	b.n	80050f6 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_3k33Hz:
      *Odr = 3330.0f;
 80050de:	683b      	ldr	r3, [r7, #0]
 80050e0:	4a10      	ldr	r2, [pc, #64]	; (8005124 <LSM6DSL_ACC_GetOutputDataRate+0x100>)
 80050e2:	601a      	str	r2, [r3, #0]
      break;
 80050e4:	e007      	b.n	80050f6 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_6k66Hz:
      *Odr = 6660.0f;
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	4a0f      	ldr	r2, [pc, #60]	; (8005128 <LSM6DSL_ACC_GetOutputDataRate+0x104>)
 80050ea:	601a      	str	r2, [r3, #0]
      break;
 80050ec:	e003      	b.n	80050f6 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    default:
      ret = LSM6DSL_ERROR;
 80050ee:	f04f 33ff 	mov.w	r3, #4294967295
 80050f2:	60fb      	str	r3, [r7, #12]
      break;
 80050f4:	bf00      	nop
  }

  return ret;
 80050f6:	68fb      	ldr	r3, [r7, #12]
}
 80050f8:	4618      	mov	r0, r3
 80050fa:	3710      	adds	r7, #16
 80050fc:	46bd      	mov	sp, r7
 80050fe:	bd80      	pop	{r7, pc}
 8005100:	3fcccccd 	.word	0x3fcccccd
 8005104:	41480000 	.word	0x41480000
 8005108:	41d00000 	.word	0x41d00000
 800510c:	42500000 	.word	0x42500000
 8005110:	42d00000 	.word	0x42d00000
 8005114:	43500000 	.word	0x43500000
 8005118:	43d00000 	.word	0x43d00000
 800511c:	44504000 	.word	0x44504000
 8005120:	44cf8000 	.word	0x44cf8000
 8005124:	45502000 	.word	0x45502000
 8005128:	45d02000 	.word	0x45d02000

0800512c <LSM6DSL_ACC_SetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_SetOutputDataRate(LSM6DSL_Object_t *pObj, float Odr)
{
 800512c:	b580      	push	{r7, lr}
 800512e:	b082      	sub	sp, #8
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
 8005134:	ed87 0a00 	vstr	s0, [r7]
  /* Check if the component is enabled */
  if (pObj->acc_is_enabled == 1U)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800513e:	2b01      	cmp	r3, #1
 8005140:	d106      	bne.n	8005150 <LSM6DSL_ACC_SetOutputDataRate+0x24>
  {
    return LSM6DSL_ACC_SetOutputDataRate_When_Enabled(pObj, Odr);
 8005142:	ed97 0a00 	vldr	s0, [r7]
 8005146:	6878      	ldr	r0, [r7, #4]
 8005148:	f000 fb36 	bl	80057b8 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled>
 800514c:	4603      	mov	r3, r0
 800514e:	e005      	b.n	800515c <LSM6DSL_ACC_SetOutputDataRate+0x30>
  }
  else
  {
    return LSM6DSL_ACC_SetOutputDataRate_When_Disabled(pObj, Odr);
 8005150:	ed97 0a00 	vldr	s0, [r7]
 8005154:	6878      	ldr	r0, [r7, #4]
 8005156:	f000 fbbb 	bl	80058d0 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled>
 800515a:	4603      	mov	r3, r0
  }
}
 800515c:	4618      	mov	r0, r3
 800515e:	3708      	adds	r7, #8
 8005160:	46bd      	mov	sp, r7
 8005162:	bd80      	pop	{r7, pc}

08005164 <LSM6DSL_ACC_GetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale pointer where the full scale is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_GetFullScale(LSM6DSL_Object_t *pObj, int32_t *FullScale)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b084      	sub	sp, #16
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
 800516c:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 800516e:	2300      	movs	r3, #0
 8005170:	60fb      	str	r3, [r7, #12]
  lsm6dsl_fs_xl_t fs_low_level;

  /* Read actual full scale selection from sensor. */
  if (lsm6dsl_xl_full_scale_get(&(pObj->Ctx), &fs_low_level) != LSM6DSL_OK)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	331c      	adds	r3, #28
 8005176:	f107 020b 	add.w	r2, r7, #11
 800517a:	4611      	mov	r1, r2
 800517c:	4618      	mov	r0, r3
 800517e:	f000 fdc3 	bl	8005d08 <lsm6dsl_xl_full_scale_get>
 8005182:	4603      	mov	r3, r0
 8005184:	2b00      	cmp	r3, #0
 8005186:	d002      	beq.n	800518e <LSM6DSL_ACC_GetFullScale+0x2a>
  {
    return LSM6DSL_ERROR;
 8005188:	f04f 33ff 	mov.w	r3, #4294967295
 800518c:	e023      	b.n	80051d6 <LSM6DSL_ACC_GetFullScale+0x72>
  }

  switch (fs_low_level)
 800518e:	7afb      	ldrb	r3, [r7, #11]
 8005190:	2b03      	cmp	r3, #3
 8005192:	d81b      	bhi.n	80051cc <LSM6DSL_ACC_GetFullScale+0x68>
 8005194:	a201      	add	r2, pc, #4	; (adr r2, 800519c <LSM6DSL_ACC_GetFullScale+0x38>)
 8005196:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800519a:	bf00      	nop
 800519c:	080051ad 	.word	0x080051ad
 80051a0:	080051c5 	.word	0x080051c5
 80051a4:	080051b5 	.word	0x080051b5
 80051a8:	080051bd 	.word	0x080051bd
  {
    case LSM6DSL_2g:
      *FullScale =  2;
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	2202      	movs	r2, #2
 80051b0:	601a      	str	r2, [r3, #0]
      break;
 80051b2:	e00f      	b.n	80051d4 <LSM6DSL_ACC_GetFullScale+0x70>

    case LSM6DSL_4g:
      *FullScale =  4;
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	2204      	movs	r2, #4
 80051b8:	601a      	str	r2, [r3, #0]
      break;
 80051ba:	e00b      	b.n	80051d4 <LSM6DSL_ACC_GetFullScale+0x70>

    case LSM6DSL_8g:
      *FullScale =  8;
 80051bc:	683b      	ldr	r3, [r7, #0]
 80051be:	2208      	movs	r2, #8
 80051c0:	601a      	str	r2, [r3, #0]
      break;
 80051c2:	e007      	b.n	80051d4 <LSM6DSL_ACC_GetFullScale+0x70>

    case LSM6DSL_16g:
      *FullScale = 16;
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	2210      	movs	r2, #16
 80051c8:	601a      	str	r2, [r3, #0]
      break;
 80051ca:	e003      	b.n	80051d4 <LSM6DSL_ACC_GetFullScale+0x70>

    default:
      ret = LSM6DSL_ERROR;
 80051cc:	f04f 33ff 	mov.w	r3, #4294967295
 80051d0:	60fb      	str	r3, [r7, #12]
      break;
 80051d2:	bf00      	nop
  }

  return ret;
 80051d4:	68fb      	ldr	r3, [r7, #12]
}
 80051d6:	4618      	mov	r0, r3
 80051d8:	3710      	adds	r7, #16
 80051da:	46bd      	mov	sp, r7
 80051dc:	bd80      	pop	{r7, pc}
 80051de:	bf00      	nop

080051e0 <LSM6DSL_ACC_SetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale the functional full scale to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_SetFullScale(LSM6DSL_Object_t *pObj, int32_t FullScale)
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b084      	sub	sp, #16
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
 80051e8:	6039      	str	r1, [r7, #0]
  lsm6dsl_fs_xl_t new_fs;

  /* Seems like MISRA C-2012 rule 14.3a violation but only from single file statical analysis point of view because
     the parameter passed to the function is not known at the moment of analysis */
  new_fs = (FullScale <= 2) ? LSM6DSL_2g
           : (FullScale <= 4) ? LSM6DSL_4g
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	2b02      	cmp	r3, #2
 80051ee:	dd0b      	ble.n	8005208 <LSM6DSL_ACC_SetFullScale+0x28>
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	2b04      	cmp	r3, #4
 80051f4:	dd06      	ble.n	8005204 <LSM6DSL_ACC_SetFullScale+0x24>
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	2b08      	cmp	r3, #8
 80051fa:	dc01      	bgt.n	8005200 <LSM6DSL_ACC_SetFullScale+0x20>
 80051fc:	2303      	movs	r3, #3
 80051fe:	e004      	b.n	800520a <LSM6DSL_ACC_SetFullScale+0x2a>
 8005200:	2301      	movs	r3, #1
 8005202:	e002      	b.n	800520a <LSM6DSL_ACC_SetFullScale+0x2a>
 8005204:	2302      	movs	r3, #2
 8005206:	e000      	b.n	800520a <LSM6DSL_ACC_SetFullScale+0x2a>
 8005208:	2300      	movs	r3, #0
  new_fs = (FullScale <= 2) ? LSM6DSL_2g
 800520a:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 8) ? LSM6DSL_8g
           :                    LSM6DSL_16g;

  if (lsm6dsl_xl_full_scale_set(&(pObj->Ctx), new_fs) != LSM6DSL_OK)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	331c      	adds	r3, #28
 8005210:	7bfa      	ldrb	r2, [r7, #15]
 8005212:	4611      	mov	r1, r2
 8005214:	4618      	mov	r0, r3
 8005216:	f000 fd51 	bl	8005cbc <lsm6dsl_xl_full_scale_set>
 800521a:	4603      	mov	r3, r0
 800521c:	2b00      	cmp	r3, #0
 800521e:	d002      	beq.n	8005226 <LSM6DSL_ACC_SetFullScale+0x46>
  {
    return LSM6DSL_ERROR;
 8005220:	f04f 33ff 	mov.w	r3, #4294967295
 8005224:	e000      	b.n	8005228 <LSM6DSL_ACC_SetFullScale+0x48>
  }

  return LSM6DSL_OK;
 8005226:	2300      	movs	r3, #0
}
 8005228:	4618      	mov	r0, r3
 800522a:	3710      	adds	r7, #16
 800522c:	46bd      	mov	sp, r7
 800522e:	bd80      	pop	{r7, pc}

08005230 <LSM6DSL_ACC_GetAxesRaw>:
 * @param  pObj the device pObj
 * @param  Value pointer where the raw values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_GetAxesRaw(LSM6DSL_Object_t *pObj, LSM6DSL_AxesRaw_t *Value)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b084      	sub	sp, #16
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
 8005238:	6039      	str	r1, [r7, #0]
  lsm6dsl_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (lsm6dsl_acceleration_raw_get(&(pObj->Ctx), data_raw.u8bit) != LSM6DSL_OK)
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	331c      	adds	r3, #28
 800523e:	f107 0208 	add.w	r2, r7, #8
 8005242:	4611      	mov	r1, r2
 8005244:	4618      	mov	r0, r3
 8005246:	f000 ff4c 	bl	80060e2 <lsm6dsl_acceleration_raw_get>
 800524a:	4603      	mov	r3, r0
 800524c:	2b00      	cmp	r3, #0
 800524e:	d002      	beq.n	8005256 <LSM6DSL_ACC_GetAxesRaw+0x26>
  {
    return LSM6DSL_ERROR;
 8005250:	f04f 33ff 	mov.w	r3, #4294967295
 8005254:	e00c      	b.n	8005270 <LSM6DSL_ACC_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 8005256:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 800525e:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 8005266:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	809a      	strh	r2, [r3, #4]

  return LSM6DSL_OK;
 800526e:	2300      	movs	r3, #0
}
 8005270:	4618      	mov	r0, r3
 8005272:	3710      	adds	r7, #16
 8005274:	46bd      	mov	sp, r7
 8005276:	bd80      	pop	{r7, pc}

08005278 <LSM6DSL_ACC_GetAxes>:
 * @param  pObj the device pObj
 * @param  Acceleration pointer where the values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_GetAxes(LSM6DSL_Object_t *pObj, LSM6DSL_Axes_t *Acceleration)
{
 8005278:	b580      	push	{r7, lr}
 800527a:	b086      	sub	sp, #24
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
 8005280:	6039      	str	r1, [r7, #0]
  lsm6dsl_axis3bit16_t data_raw;
  float sensitivity = 0.0f;
 8005282:	f04f 0300 	mov.w	r3, #0
 8005286:	60fb      	str	r3, [r7, #12]

  /* Read raw data values. */
  if (lsm6dsl_acceleration_raw_get(&(pObj->Ctx), data_raw.u8bit) != LSM6DSL_OK)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	331c      	adds	r3, #28
 800528c:	f107 0210 	add.w	r2, r7, #16
 8005290:	4611      	mov	r1, r2
 8005292:	4618      	mov	r0, r3
 8005294:	f000 ff25 	bl	80060e2 <lsm6dsl_acceleration_raw_get>
 8005298:	4603      	mov	r3, r0
 800529a:	2b00      	cmp	r3, #0
 800529c:	d002      	beq.n	80052a4 <LSM6DSL_ACC_GetAxes+0x2c>
  {
    return LSM6DSL_ERROR;
 800529e:	f04f 33ff 	mov.w	r3, #4294967295
 80052a2:	e03c      	b.n	800531e <LSM6DSL_ACC_GetAxes+0xa6>
  }

  /* Get LSM6DSL actual sensitivity. */
  if (LSM6DSL_ACC_GetSensitivity(pObj, &sensitivity) != LSM6DSL_OK)
 80052a4:	f107 030c 	add.w	r3, r7, #12
 80052a8:	4619      	mov	r1, r3
 80052aa:	6878      	ldr	r0, [r7, #4]
 80052ac:	f7ff fe74 	bl	8004f98 <LSM6DSL_ACC_GetSensitivity>
 80052b0:	4603      	mov	r3, r0
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d002      	beq.n	80052bc <LSM6DSL_ACC_GetAxes+0x44>
  {
    return LSM6DSL_ERROR;
 80052b6:	f04f 33ff 	mov.w	r3, #4294967295
 80052ba:	e030      	b.n	800531e <LSM6DSL_ACC_GetAxes+0xa6>
  }

  /* Calculate the data. */
  Acceleration->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 80052bc:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80052c0:	ee07 3a90 	vmov	s15, r3
 80052c4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80052c8:	edd7 7a03 	vldr	s15, [r7, #12]
 80052cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80052d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80052d4:	ee17 2a90 	vmov	r2, s15
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	601a      	str	r2, [r3, #0]
  Acceleration->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 80052dc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80052e0:	ee07 3a90 	vmov	s15, r3
 80052e4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80052e8:	edd7 7a03 	vldr	s15, [r7, #12]
 80052ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80052f0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80052f4:	ee17 2a90 	vmov	r2, s15
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	605a      	str	r2, [r3, #4]
  Acceleration->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 80052fc:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8005300:	ee07 3a90 	vmov	s15, r3
 8005304:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005308:	edd7 7a03 	vldr	s15, [r7, #12]
 800530c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005310:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005314:	ee17 2a90 	vmov	r2, s15
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	609a      	str	r2, [r3, #8]

  return LSM6DSL_OK;
 800531c:	2300      	movs	r3, #0
}
 800531e:	4618      	mov	r0, r3
 8005320:	3718      	adds	r7, #24
 8005322:	46bd      	mov	sp, r7
 8005324:	bd80      	pop	{r7, pc}

08005326 <LSM6DSL_GYRO_Enable>:
 * @brief  Enable the LSM6DSL gyroscope sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_Enable(LSM6DSL_Object_t *pObj)
{
 8005326:	b580      	push	{r7, lr}
 8005328:	b082      	sub	sp, #8
 800532a:	af00      	add	r7, sp, #0
 800532c:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->gyro_is_enabled == 1U)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8005334:	2b01      	cmp	r3, #1
 8005336:	d101      	bne.n	800533c <LSM6DSL_GYRO_Enable+0x16>
  {
    return LSM6DSL_OK;
 8005338:	2300      	movs	r3, #0
 800533a:	e014      	b.n	8005366 <LSM6DSL_GYRO_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lsm6dsl_gy_data_rate_set(&(pObj->Ctx), pObj->gyro_odr) != LSM6DSL_OK)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	f103 021c 	add.w	r2, r3, #28
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8005348:	4619      	mov	r1, r3
 800534a:	4610      	mov	r0, r2
 800534c:	f000 fe0a 	bl	8005f64 <lsm6dsl_gy_data_rate_set>
 8005350:	4603      	mov	r3, r0
 8005352:	2b00      	cmp	r3, #0
 8005354:	d002      	beq.n	800535c <LSM6DSL_GYRO_Enable+0x36>
  {
    return LSM6DSL_ERROR;
 8005356:	f04f 33ff 	mov.w	r3, #4294967295
 800535a:	e004      	b.n	8005366 <LSM6DSL_GYRO_Enable+0x40>
  }

  pObj->gyro_is_enabled = 1;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2201      	movs	r2, #1
 8005360:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return LSM6DSL_OK;
 8005364:	2300      	movs	r3, #0
}
 8005366:	4618      	mov	r0, r3
 8005368:	3708      	adds	r7, #8
 800536a:	46bd      	mov	sp, r7
 800536c:	bd80      	pop	{r7, pc}

0800536e <LSM6DSL_GYRO_Disable>:
 * @brief  Disable the LSM6DSL gyroscope sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_Disable(LSM6DSL_Object_t *pObj)
{
 800536e:	b580      	push	{r7, lr}
 8005370:	b082      	sub	sp, #8
 8005372:	af00      	add	r7, sp, #0
 8005374:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->gyro_is_enabled == 0U)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 800537c:	2b00      	cmp	r3, #0
 800537e:	d101      	bne.n	8005384 <LSM6DSL_GYRO_Disable+0x16>
  {
    return LSM6DSL_OK;
 8005380:	2300      	movs	r3, #0
 8005382:	e01f      	b.n	80053c4 <LSM6DSL_GYRO_Disable+0x56>
  }

  /* Get current output data rate. */
  if (lsm6dsl_gy_data_rate_get(&(pObj->Ctx), &pObj->gyro_odr) != LSM6DSL_OK)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	f103 021c 	add.w	r2, r3, #28
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	332c      	adds	r3, #44	; 0x2c
 800538e:	4619      	mov	r1, r3
 8005390:	4610      	mov	r0, r2
 8005392:	f000 fe0d 	bl	8005fb0 <lsm6dsl_gy_data_rate_get>
 8005396:	4603      	mov	r3, r0
 8005398:	2b00      	cmp	r3, #0
 800539a:	d002      	beq.n	80053a2 <LSM6DSL_GYRO_Disable+0x34>
  {
    return LSM6DSL_ERROR;
 800539c:	f04f 33ff 	mov.w	r3, #4294967295
 80053a0:	e010      	b.n	80053c4 <LSM6DSL_GYRO_Disable+0x56>
  }

  /* Output data rate selection - power down. */
  if (lsm6dsl_gy_data_rate_set(&(pObj->Ctx), LSM6DSL_GY_ODR_OFF) != LSM6DSL_OK)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	331c      	adds	r3, #28
 80053a6:	2100      	movs	r1, #0
 80053a8:	4618      	mov	r0, r3
 80053aa:	f000 fddb 	bl	8005f64 <lsm6dsl_gy_data_rate_set>
 80053ae:	4603      	mov	r3, r0
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d002      	beq.n	80053ba <LSM6DSL_GYRO_Disable+0x4c>
  {
    return LSM6DSL_ERROR;
 80053b4:	f04f 33ff 	mov.w	r3, #4294967295
 80053b8:	e004      	b.n	80053c4 <LSM6DSL_GYRO_Disable+0x56>
  }

  pObj->gyro_is_enabled = 0;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2200      	movs	r2, #0
 80053be:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return LSM6DSL_OK;
 80053c2:	2300      	movs	r3, #0
}
 80053c4:	4618      	mov	r0, r3
 80053c6:	3708      	adds	r7, #8
 80053c8:	46bd      	mov	sp, r7
 80053ca:	bd80      	pop	{r7, pc}

080053cc <LSM6DSL_GYRO_GetSensitivity>:
 * @param  pObj the device pObj
 * @param  Sensitivity pointer
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_GetSensitivity(LSM6DSL_Object_t *pObj, float *Sensitivity)
{
 80053cc:	b580      	push	{r7, lr}
 80053ce:	b084      	sub	sp, #16
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
 80053d4:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 80053d6:	2300      	movs	r3, #0
 80053d8:	60fb      	str	r3, [r7, #12]
  lsm6dsl_fs_g_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lsm6dsl_gy_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSL_OK)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	331c      	adds	r3, #28
 80053de:	f107 020b 	add.w	r2, r7, #11
 80053e2:	4611      	mov	r1, r2
 80053e4:	4618      	mov	r0, r3
 80053e6:	f000 fd7b 	bl	8005ee0 <lsm6dsl_gy_full_scale_get>
 80053ea:	4603      	mov	r3, r0
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d002      	beq.n	80053f6 <LSM6DSL_GYRO_GetSensitivity+0x2a>
  {
    return LSM6DSL_ERROR;
 80053f0:	f04f 33ff 	mov.w	r3, #4294967295
 80053f4:	e02d      	b.n	8005452 <LSM6DSL_GYRO_GetSensitivity+0x86>
  }

  /* Store the sensitivity based on actual full scale. */
  switch (full_scale)
 80053f6:	7afb      	ldrb	r3, [r7, #11]
 80053f8:	2b06      	cmp	r3, #6
 80053fa:	d825      	bhi.n	8005448 <LSM6DSL_GYRO_GetSensitivity+0x7c>
 80053fc:	a201      	add	r2, pc, #4	; (adr r2, 8005404 <LSM6DSL_GYRO_GetSensitivity+0x38>)
 80053fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005402:	bf00      	nop
 8005404:	08005429 	.word	0x08005429
 8005408:	08005421 	.word	0x08005421
 800540c:	08005431 	.word	0x08005431
 8005410:	08005449 	.word	0x08005449
 8005414:	08005439 	.word	0x08005439
 8005418:	08005449 	.word	0x08005449
 800541c:	08005441 	.word	0x08005441
  {
    case LSM6DSL_125dps:
      *Sensitivity = LSM6DSL_GYRO_SENSITIVITY_FS_125DPS;
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	4a0e      	ldr	r2, [pc, #56]	; (800545c <LSM6DSL_GYRO_GetSensitivity+0x90>)
 8005424:	601a      	str	r2, [r3, #0]
      break;
 8005426:	e013      	b.n	8005450 <LSM6DSL_GYRO_GetSensitivity+0x84>

    case LSM6DSL_250dps:
      *Sensitivity = LSM6DSL_GYRO_SENSITIVITY_FS_250DPS;
 8005428:	683b      	ldr	r3, [r7, #0]
 800542a:	4a0d      	ldr	r2, [pc, #52]	; (8005460 <LSM6DSL_GYRO_GetSensitivity+0x94>)
 800542c:	601a      	str	r2, [r3, #0]
      break;
 800542e:	e00f      	b.n	8005450 <LSM6DSL_GYRO_GetSensitivity+0x84>

    case LSM6DSL_500dps:
      *Sensitivity = LSM6DSL_GYRO_SENSITIVITY_FS_500DPS;
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	4a0c      	ldr	r2, [pc, #48]	; (8005464 <LSM6DSL_GYRO_GetSensitivity+0x98>)
 8005434:	601a      	str	r2, [r3, #0]
      break;
 8005436:	e00b      	b.n	8005450 <LSM6DSL_GYRO_GetSensitivity+0x84>

    case LSM6DSL_1000dps:
      *Sensitivity = LSM6DSL_GYRO_SENSITIVITY_FS_1000DPS;
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	4a0b      	ldr	r2, [pc, #44]	; (8005468 <LSM6DSL_GYRO_GetSensitivity+0x9c>)
 800543c:	601a      	str	r2, [r3, #0]
      break;
 800543e:	e007      	b.n	8005450 <LSM6DSL_GYRO_GetSensitivity+0x84>

    case LSM6DSL_2000dps:
      *Sensitivity = LSM6DSL_GYRO_SENSITIVITY_FS_2000DPS;
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	4a0a      	ldr	r2, [pc, #40]	; (800546c <LSM6DSL_GYRO_GetSensitivity+0xa0>)
 8005444:	601a      	str	r2, [r3, #0]
      break;
 8005446:	e003      	b.n	8005450 <LSM6DSL_GYRO_GetSensitivity+0x84>

    default:
      ret = LSM6DSL_ERROR;
 8005448:	f04f 33ff 	mov.w	r3, #4294967295
 800544c:	60fb      	str	r3, [r7, #12]
      break;
 800544e:	bf00      	nop
  }

  return ret;
 8005450:	68fb      	ldr	r3, [r7, #12]
}
 8005452:	4618      	mov	r0, r3
 8005454:	3710      	adds	r7, #16
 8005456:	46bd      	mov	sp, r7
 8005458:	bd80      	pop	{r7, pc}
 800545a:	bf00      	nop
 800545c:	408c0000 	.word	0x408c0000
 8005460:	410c0000 	.word	0x410c0000
 8005464:	418c0000 	.word	0x418c0000
 8005468:	420c0000 	.word	0x420c0000
 800546c:	428c0000 	.word	0x428c0000

08005470 <LSM6DSL_GYRO_GetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr pointer where the output data rate is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_GetOutputDataRate(LSM6DSL_Object_t *pObj, float *Odr)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b084      	sub	sp, #16
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
 8005478:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 800547a:	2300      	movs	r3, #0
 800547c:	60fb      	str	r3, [r7, #12]
  lsm6dsl_odr_g_t odr_low_level;

  /* Get current output data rate. */
  if (lsm6dsl_gy_data_rate_get(&(pObj->Ctx), &odr_low_level) != LSM6DSL_OK)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	331c      	adds	r3, #28
 8005482:	f107 020b 	add.w	r2, r7, #11
 8005486:	4611      	mov	r1, r2
 8005488:	4618      	mov	r0, r3
 800548a:	f000 fd91 	bl	8005fb0 <lsm6dsl_gy_data_rate_get>
 800548e:	4603      	mov	r3, r0
 8005490:	2b00      	cmp	r3, #0
 8005492:	d002      	beq.n	800549a <LSM6DSL_GYRO_GetOutputDataRate+0x2a>
  {
    return LSM6DSL_ERROR;
 8005494:	f04f 33ff 	mov.w	r3, #4294967295
 8005498:	e04e      	b.n	8005538 <LSM6DSL_GYRO_GetOutputDataRate+0xc8>
  }

  switch (odr_low_level)
 800549a:	7afb      	ldrb	r3, [r7, #11]
 800549c:	2b0a      	cmp	r3, #10
 800549e:	d846      	bhi.n	800552e <LSM6DSL_GYRO_GetOutputDataRate+0xbe>
 80054a0:	a201      	add	r2, pc, #4	; (adr r2, 80054a8 <LSM6DSL_GYRO_GetOutputDataRate+0x38>)
 80054a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054a6:	bf00      	nop
 80054a8:	080054d5 	.word	0x080054d5
 80054ac:	080054df 	.word	0x080054df
 80054b0:	080054e7 	.word	0x080054e7
 80054b4:	080054ef 	.word	0x080054ef
 80054b8:	080054f7 	.word	0x080054f7
 80054bc:	080054ff 	.word	0x080054ff
 80054c0:	08005507 	.word	0x08005507
 80054c4:	0800550f 	.word	0x0800550f
 80054c8:	08005517 	.word	0x08005517
 80054cc:	0800551f 	.word	0x0800551f
 80054d0:	08005527 	.word	0x08005527
  {
    case LSM6DSL_GY_ODR_OFF:
      *Odr = 0.0f;
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	f04f 0200 	mov.w	r2, #0
 80054da:	601a      	str	r2, [r3, #0]
      break;
 80054dc:	e02b      	b.n	8005536 <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_12Hz5:
      *Odr = 12.5f;
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	4a17      	ldr	r2, [pc, #92]	; (8005540 <LSM6DSL_GYRO_GetOutputDataRate+0xd0>)
 80054e2:	601a      	str	r2, [r3, #0]
      break;
 80054e4:	e027      	b.n	8005536 <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_26Hz:
      *Odr = 26.0f;
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	4a16      	ldr	r2, [pc, #88]	; (8005544 <LSM6DSL_GYRO_GetOutputDataRate+0xd4>)
 80054ea:	601a      	str	r2, [r3, #0]
      break;
 80054ec:	e023      	b.n	8005536 <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_52Hz:
      *Odr = 52.0f;
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	4a15      	ldr	r2, [pc, #84]	; (8005548 <LSM6DSL_GYRO_GetOutputDataRate+0xd8>)
 80054f2:	601a      	str	r2, [r3, #0]
      break;
 80054f4:	e01f      	b.n	8005536 <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_104Hz:
      *Odr = 104.0f;
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	4a14      	ldr	r2, [pc, #80]	; (800554c <LSM6DSL_GYRO_GetOutputDataRate+0xdc>)
 80054fa:	601a      	str	r2, [r3, #0]
      break;
 80054fc:	e01b      	b.n	8005536 <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_208Hz:
      *Odr = 208.0f;
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	4a13      	ldr	r2, [pc, #76]	; (8005550 <LSM6DSL_GYRO_GetOutputDataRate+0xe0>)
 8005502:	601a      	str	r2, [r3, #0]
      break;
 8005504:	e017      	b.n	8005536 <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_416Hz:
      *Odr = 416.0f;
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	4a12      	ldr	r2, [pc, #72]	; (8005554 <LSM6DSL_GYRO_GetOutputDataRate+0xe4>)
 800550a:	601a      	str	r2, [r3, #0]
      break;
 800550c:	e013      	b.n	8005536 <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_833Hz:
      *Odr = 833.0f;
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	4a11      	ldr	r2, [pc, #68]	; (8005558 <LSM6DSL_GYRO_GetOutputDataRate+0xe8>)
 8005512:	601a      	str	r2, [r3, #0]
      break;
 8005514:	e00f      	b.n	8005536 <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_1k66Hz:
      *Odr =  1660.0f;
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	4a10      	ldr	r2, [pc, #64]	; (800555c <LSM6DSL_GYRO_GetOutputDataRate+0xec>)
 800551a:	601a      	str	r2, [r3, #0]
      break;
 800551c:	e00b      	b.n	8005536 <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_3k33Hz:
      *Odr =  3330.0f;
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	4a0f      	ldr	r2, [pc, #60]	; (8005560 <LSM6DSL_GYRO_GetOutputDataRate+0xf0>)
 8005522:	601a      	str	r2, [r3, #0]
      break;
 8005524:	e007      	b.n	8005536 <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_6k66Hz:
      *Odr =  6660.0f;
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	4a0e      	ldr	r2, [pc, #56]	; (8005564 <LSM6DSL_GYRO_GetOutputDataRate+0xf4>)
 800552a:	601a      	str	r2, [r3, #0]
      break;
 800552c:	e003      	b.n	8005536 <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    default:
      ret = LSM6DSL_ERROR;
 800552e:	f04f 33ff 	mov.w	r3, #4294967295
 8005532:	60fb      	str	r3, [r7, #12]
      break;
 8005534:	bf00      	nop
  }

  return ret;
 8005536:	68fb      	ldr	r3, [r7, #12]
}
 8005538:	4618      	mov	r0, r3
 800553a:	3710      	adds	r7, #16
 800553c:	46bd      	mov	sp, r7
 800553e:	bd80      	pop	{r7, pc}
 8005540:	41480000 	.word	0x41480000
 8005544:	41d00000 	.word	0x41d00000
 8005548:	42500000 	.word	0x42500000
 800554c:	42d00000 	.word	0x42d00000
 8005550:	43500000 	.word	0x43500000
 8005554:	43d00000 	.word	0x43d00000
 8005558:	44504000 	.word	0x44504000
 800555c:	44cf8000 	.word	0x44cf8000
 8005560:	45502000 	.word	0x45502000
 8005564:	45d02000 	.word	0x45d02000

08005568 <LSM6DSL_GYRO_SetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_SetOutputDataRate(LSM6DSL_Object_t *pObj, float Odr)
{
 8005568:	b580      	push	{r7, lr}
 800556a:	b082      	sub	sp, #8
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
 8005570:	ed87 0a00 	vstr	s0, [r7]
  /* Check if the component is enabled */
  if (pObj->gyro_is_enabled == 1U)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 800557a:	2b01      	cmp	r3, #1
 800557c:	d106      	bne.n	800558c <LSM6DSL_GYRO_SetOutputDataRate+0x24>
  {
    return LSM6DSL_GYRO_SetOutputDataRate_When_Enabled(pObj, Odr);
 800557e:	ed97 0a00 	vldr	s0, [r7]
 8005582:	6878      	ldr	r0, [r7, #4]
 8005584:	f000 fa26 	bl	80059d4 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled>
 8005588:	4603      	mov	r3, r0
 800558a:	e005      	b.n	8005598 <LSM6DSL_GYRO_SetOutputDataRate+0x30>
  }
  else
  {
    return LSM6DSL_GYRO_SetOutputDataRate_When_Disabled(pObj, Odr);
 800558c:	ed97 0a00 	vldr	s0, [r7]
 8005590:	6878      	ldr	r0, [r7, #4]
 8005592:	f000 faab 	bl	8005aec <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled>
 8005596:	4603      	mov	r3, r0
  }
}
 8005598:	4618      	mov	r0, r3
 800559a:	3708      	adds	r7, #8
 800559c:	46bd      	mov	sp, r7
 800559e:	bd80      	pop	{r7, pc}

080055a0 <LSM6DSL_GYRO_GetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale pointer where the full scale is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_GetFullScale(LSM6DSL_Object_t *pObj, int32_t  *FullScale)
{
 80055a0:	b580      	push	{r7, lr}
 80055a2:	b084      	sub	sp, #16
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
 80055a8:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 80055aa:	2300      	movs	r3, #0
 80055ac:	60fb      	str	r3, [r7, #12]
  lsm6dsl_fs_g_t fs_low_level;

  /* Read actual full scale selection from sensor. */
  if (lsm6dsl_gy_full_scale_get(&(pObj->Ctx), &fs_low_level) != LSM6DSL_OK)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	331c      	adds	r3, #28
 80055b2:	f107 020b 	add.w	r2, r7, #11
 80055b6:	4611      	mov	r1, r2
 80055b8:	4618      	mov	r0, r3
 80055ba:	f000 fc91 	bl	8005ee0 <lsm6dsl_gy_full_scale_get>
 80055be:	4603      	mov	r3, r0
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d002      	beq.n	80055ca <LSM6DSL_GYRO_GetFullScale+0x2a>
  {
    return LSM6DSL_ERROR;
 80055c4:	f04f 33ff 	mov.w	r3, #4294967295
 80055c8:	e030      	b.n	800562c <LSM6DSL_GYRO_GetFullScale+0x8c>
  }

  switch (fs_low_level)
 80055ca:	7afb      	ldrb	r3, [r7, #11]
 80055cc:	2b06      	cmp	r3, #6
 80055ce:	d828      	bhi.n	8005622 <LSM6DSL_GYRO_GetFullScale+0x82>
 80055d0:	a201      	add	r2, pc, #4	; (adr r2, 80055d8 <LSM6DSL_GYRO_GetFullScale+0x38>)
 80055d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055d6:	bf00      	nop
 80055d8:	080055fd 	.word	0x080055fd
 80055dc:	080055f5 	.word	0x080055f5
 80055e0:	08005605 	.word	0x08005605
 80055e4:	08005623 	.word	0x08005623
 80055e8:	0800560f 	.word	0x0800560f
 80055ec:	08005623 	.word	0x08005623
 80055f0:	08005619 	.word	0x08005619
  {
    case LSM6DSL_125dps:
      *FullScale =  125;
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	227d      	movs	r2, #125	; 0x7d
 80055f8:	601a      	str	r2, [r3, #0]
      break;
 80055fa:	e016      	b.n	800562a <LSM6DSL_GYRO_GetFullScale+0x8a>

    case LSM6DSL_250dps:
      *FullScale =  250;
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	22fa      	movs	r2, #250	; 0xfa
 8005600:	601a      	str	r2, [r3, #0]
      break;
 8005602:	e012      	b.n	800562a <LSM6DSL_GYRO_GetFullScale+0x8a>

    case LSM6DSL_500dps:
      *FullScale =  500;
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800560a:	601a      	str	r2, [r3, #0]
      break;
 800560c:	e00d      	b.n	800562a <LSM6DSL_GYRO_GetFullScale+0x8a>

    case LSM6DSL_1000dps:
      *FullScale = 1000;
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005614:	601a      	str	r2, [r3, #0]
      break;
 8005616:	e008      	b.n	800562a <LSM6DSL_GYRO_GetFullScale+0x8a>

    case LSM6DSL_2000dps:
      *FullScale = 2000;
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800561e:	601a      	str	r2, [r3, #0]
      break;
 8005620:	e003      	b.n	800562a <LSM6DSL_GYRO_GetFullScale+0x8a>

    default:
      ret = LSM6DSL_ERROR;
 8005622:	f04f 33ff 	mov.w	r3, #4294967295
 8005626:	60fb      	str	r3, [r7, #12]
      break;
 8005628:	bf00      	nop
  }

  return ret;
 800562a:	68fb      	ldr	r3, [r7, #12]
}
 800562c:	4618      	mov	r0, r3
 800562e:	3710      	adds	r7, #16
 8005630:	46bd      	mov	sp, r7
 8005632:	bd80      	pop	{r7, pc}

08005634 <LSM6DSL_GYRO_SetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale the functional full scale to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_SetFullScale(LSM6DSL_Object_t *pObj, int32_t FullScale)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b084      	sub	sp, #16
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
 800563c:	6039      	str	r1, [r7, #0]
  lsm6dsl_fs_g_t new_fs;

  new_fs = (FullScale <= 125)  ? LSM6DSL_125dps
           : (FullScale <= 250)  ? LSM6DSL_250dps
 800563e:	683b      	ldr	r3, [r7, #0]
 8005640:	2b7d      	cmp	r3, #125	; 0x7d
 8005642:	dd12      	ble.n	800566a <LSM6DSL_GYRO_SetFullScale+0x36>
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	2bfa      	cmp	r3, #250	; 0xfa
 8005648:	dd0d      	ble.n	8005666 <LSM6DSL_GYRO_SetFullScale+0x32>
 800564a:	683b      	ldr	r3, [r7, #0]
 800564c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8005650:	dd07      	ble.n	8005662 <LSM6DSL_GYRO_SetFullScale+0x2e>
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005658:	dc01      	bgt.n	800565e <LSM6DSL_GYRO_SetFullScale+0x2a>
 800565a:	2304      	movs	r3, #4
 800565c:	e006      	b.n	800566c <LSM6DSL_GYRO_SetFullScale+0x38>
 800565e:	2306      	movs	r3, #6
 8005660:	e004      	b.n	800566c <LSM6DSL_GYRO_SetFullScale+0x38>
 8005662:	2302      	movs	r3, #2
 8005664:	e002      	b.n	800566c <LSM6DSL_GYRO_SetFullScale+0x38>
 8005666:	2300      	movs	r3, #0
 8005668:	e000      	b.n	800566c <LSM6DSL_GYRO_SetFullScale+0x38>
 800566a:	2301      	movs	r3, #1
  new_fs = (FullScale <= 125)  ? LSM6DSL_125dps
 800566c:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 500)  ? LSM6DSL_500dps
           : (FullScale <= 1000) ? LSM6DSL_1000dps
           :                       LSM6DSL_2000dps;

  if (lsm6dsl_gy_full_scale_set(&(pObj->Ctx), new_fs) != LSM6DSL_OK)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	331c      	adds	r3, #28
 8005672:	7bfa      	ldrb	r2, [r7, #15]
 8005674:	4611      	mov	r1, r2
 8005676:	4618      	mov	r0, r3
 8005678:	f000 fc0c 	bl	8005e94 <lsm6dsl_gy_full_scale_set>
 800567c:	4603      	mov	r3, r0
 800567e:	2b00      	cmp	r3, #0
 8005680:	d002      	beq.n	8005688 <LSM6DSL_GYRO_SetFullScale+0x54>
  {
    return LSM6DSL_ERROR;
 8005682:	f04f 33ff 	mov.w	r3, #4294967295
 8005686:	e000      	b.n	800568a <LSM6DSL_GYRO_SetFullScale+0x56>
  }

  return LSM6DSL_OK;
 8005688:	2300      	movs	r3, #0
}
 800568a:	4618      	mov	r0, r3
 800568c:	3710      	adds	r7, #16
 800568e:	46bd      	mov	sp, r7
 8005690:	bd80      	pop	{r7, pc}

08005692 <LSM6DSL_GYRO_GetAxesRaw>:
 * @param  pObj the device pObj
 * @param  Value pointer where the raw values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_GetAxesRaw(LSM6DSL_Object_t *pObj, LSM6DSL_AxesRaw_t *Value)
{
 8005692:	b580      	push	{r7, lr}
 8005694:	b084      	sub	sp, #16
 8005696:	af00      	add	r7, sp, #0
 8005698:	6078      	str	r0, [r7, #4]
 800569a:	6039      	str	r1, [r7, #0]
  lsm6dsl_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (lsm6dsl_angular_rate_raw_get(&(pObj->Ctx), data_raw.u8bit) != LSM6DSL_OK)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	331c      	adds	r3, #28
 80056a0:	f107 0208 	add.w	r2, r7, #8
 80056a4:	4611      	mov	r1, r2
 80056a6:	4618      	mov	r0, r3
 80056a8:	f000 fd0a 	bl	80060c0 <lsm6dsl_angular_rate_raw_get>
 80056ac:	4603      	mov	r3, r0
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d002      	beq.n	80056b8 <LSM6DSL_GYRO_GetAxesRaw+0x26>
  {
    return LSM6DSL_ERROR;
 80056b2:	f04f 33ff 	mov.w	r3, #4294967295
 80056b6:	e00c      	b.n	80056d2 <LSM6DSL_GYRO_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 80056b8:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80056bc:	683b      	ldr	r3, [r7, #0]
 80056be:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 80056c0:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 80056c8:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	809a      	strh	r2, [r3, #4]

  return LSM6DSL_OK;
 80056d0:	2300      	movs	r3, #0
}
 80056d2:	4618      	mov	r0, r3
 80056d4:	3710      	adds	r7, #16
 80056d6:	46bd      	mov	sp, r7
 80056d8:	bd80      	pop	{r7, pc}

080056da <LSM6DSL_GYRO_GetAxes>:
 * @param  pObj the device pObj
 * @param  AngularRate pointer where the values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_GetAxes(LSM6DSL_Object_t *pObj, LSM6DSL_Axes_t *AngularRate)
{
 80056da:	b580      	push	{r7, lr}
 80056dc:	b086      	sub	sp, #24
 80056de:	af00      	add	r7, sp, #0
 80056e0:	6078      	str	r0, [r7, #4]
 80056e2:	6039      	str	r1, [r7, #0]
  lsm6dsl_axis3bit16_t data_raw;
  float sensitivity;

  /* Read raw data values. */
  if (lsm6dsl_angular_rate_raw_get(&(pObj->Ctx), data_raw.u8bit) != LSM6DSL_OK)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	331c      	adds	r3, #28
 80056e8:	f107 0210 	add.w	r2, r7, #16
 80056ec:	4611      	mov	r1, r2
 80056ee:	4618      	mov	r0, r3
 80056f0:	f000 fce6 	bl	80060c0 <lsm6dsl_angular_rate_raw_get>
 80056f4:	4603      	mov	r3, r0
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d002      	beq.n	8005700 <LSM6DSL_GYRO_GetAxes+0x26>
  {
    return LSM6DSL_ERROR;
 80056fa:	f04f 33ff 	mov.w	r3, #4294967295
 80056fe:	e03c      	b.n	800577a <LSM6DSL_GYRO_GetAxes+0xa0>
  }

  /* Get LSM6DSL actual sensitivity. */
  if (LSM6DSL_GYRO_GetSensitivity(pObj, &sensitivity) != LSM6DSL_OK)
 8005700:	f107 030c 	add.w	r3, r7, #12
 8005704:	4619      	mov	r1, r3
 8005706:	6878      	ldr	r0, [r7, #4]
 8005708:	f7ff fe60 	bl	80053cc <LSM6DSL_GYRO_GetSensitivity>
 800570c:	4603      	mov	r3, r0
 800570e:	2b00      	cmp	r3, #0
 8005710:	d002      	beq.n	8005718 <LSM6DSL_GYRO_GetAxes+0x3e>
  {
    return LSM6DSL_ERROR;
 8005712:	f04f 33ff 	mov.w	r3, #4294967295
 8005716:	e030      	b.n	800577a <LSM6DSL_GYRO_GetAxes+0xa0>
  }

  /* Calculate the data. */
  AngularRate->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 8005718:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800571c:	ee07 3a90 	vmov	s15, r3
 8005720:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005724:	edd7 7a03 	vldr	s15, [r7, #12]
 8005728:	ee67 7a27 	vmul.f32	s15, s14, s15
 800572c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005730:	ee17 2a90 	vmov	r2, s15
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	601a      	str	r2, [r3, #0]
  AngularRate->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 8005738:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800573c:	ee07 3a90 	vmov	s15, r3
 8005740:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005744:	edd7 7a03 	vldr	s15, [r7, #12]
 8005748:	ee67 7a27 	vmul.f32	s15, s14, s15
 800574c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005750:	ee17 2a90 	vmov	r2, s15
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	605a      	str	r2, [r3, #4]
  AngularRate->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 8005758:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800575c:	ee07 3a90 	vmov	s15, r3
 8005760:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005764:	edd7 7a03 	vldr	s15, [r7, #12]
 8005768:	ee67 7a27 	vmul.f32	s15, s14, s15
 800576c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005770:	ee17 2a90 	vmov	r2, s15
 8005774:	683b      	ldr	r3, [r7, #0]
 8005776:	609a      	str	r2, [r3, #8]

  return LSM6DSL_OK;
 8005778:	2300      	movs	r3, #0
}
 800577a:	4618      	mov	r0, r3
 800577c:	3718      	adds	r7, #24
 800577e:	46bd      	mov	sp, r7
 8005780:	bd80      	pop	{r7, pc}

08005782 <LSM6DSL_Write_Reg>:
 * @param  Reg address to be written
 * @param  Data value to be written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_Write_Reg(LSM6DSL_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 8005782:	b580      	push	{r7, lr}
 8005784:	b082      	sub	sp, #8
 8005786:	af00      	add	r7, sp, #0
 8005788:	6078      	str	r0, [r7, #4]
 800578a:	460b      	mov	r3, r1
 800578c:	70fb      	strb	r3, [r7, #3]
 800578e:	4613      	mov	r3, r2
 8005790:	70bb      	strb	r3, [r7, #2]
  if (lsm6dsl_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LSM6DSL_OK)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	f103 001c 	add.w	r0, r3, #28
 8005798:	1cba      	adds	r2, r7, #2
 800579a:	78f9      	ldrb	r1, [r7, #3]
 800579c:	2301      	movs	r3, #1
 800579e:	f000 fa75 	bl	8005c8c <lsm6dsl_write_reg>
 80057a2:	4603      	mov	r3, r0
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d002      	beq.n	80057ae <LSM6DSL_Write_Reg+0x2c>
  {
    return LSM6DSL_ERROR;
 80057a8:	f04f 33ff 	mov.w	r3, #4294967295
 80057ac:	e000      	b.n	80057b0 <LSM6DSL_Write_Reg+0x2e>
  }

  return LSM6DSL_OK;
 80057ae:	2300      	movs	r3, #0
}
 80057b0:	4618      	mov	r0, r3
 80057b2:	3708      	adds	r7, #8
 80057b4:	46bd      	mov	sp, r7
 80057b6:	bd80      	pop	{r7, pc}

080057b8 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled>:
 * @param  pObj the device pObj
 * @param  Odr the functional output data rate to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM6DSL_ACC_SetOutputDataRate_When_Enabled(LSM6DSL_Object_t *pObj, float Odr)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b084      	sub	sp, #16
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
 80057c0:	ed87 0a00 	vstr	s0, [r7]
  lsm6dsl_odr_xl_t new_odr;

  new_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
          : (Odr <=   26.0f) ? LSM6DSL_XL_ODR_26Hz
 80057c4:	edd7 7a00 	vldr	s15, [r7]
 80057c8:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 80057cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80057d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057d4:	d801      	bhi.n	80057da <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x22>
 80057d6:	2301      	movs	r3, #1
 80057d8:	e058      	b.n	800588c <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80057da:	edd7 7a00 	vldr	s15, [r7]
 80057de:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 80057e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80057e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057ea:	d801      	bhi.n	80057f0 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x38>
 80057ec:	2302      	movs	r3, #2
 80057ee:	e04d      	b.n	800588c <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80057f0:	edd7 7a00 	vldr	s15, [r7]
 80057f4:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 80058b4 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xfc>
 80057f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80057fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005800:	d801      	bhi.n	8005806 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x4e>
 8005802:	2303      	movs	r3, #3
 8005804:	e042      	b.n	800588c <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8005806:	edd7 7a00 	vldr	s15, [r7]
 800580a:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 80058b8 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x100>
 800580e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005812:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005816:	d801      	bhi.n	800581c <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x64>
 8005818:	2304      	movs	r3, #4
 800581a:	e037      	b.n	800588c <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 800581c:	edd7 7a00 	vldr	s15, [r7]
 8005820:	ed9f 7a26 	vldr	s14, [pc, #152]	; 80058bc <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x104>
 8005824:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005828:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800582c:	d801      	bhi.n	8005832 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x7a>
 800582e:	2305      	movs	r3, #5
 8005830:	e02c      	b.n	800588c <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8005832:	edd7 7a00 	vldr	s15, [r7]
 8005836:	ed9f 7a22 	vldr	s14, [pc, #136]	; 80058c0 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x108>
 800583a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800583e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005842:	d801      	bhi.n	8005848 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x90>
 8005844:	2306      	movs	r3, #6
 8005846:	e021      	b.n	800588c <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8005848:	edd7 7a00 	vldr	s15, [r7]
 800584c:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80058c4 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x10c>
 8005850:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005854:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005858:	d801      	bhi.n	800585e <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xa6>
 800585a:	2307      	movs	r3, #7
 800585c:	e016      	b.n	800588c <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 800585e:	edd7 7a00 	vldr	s15, [r7]
 8005862:	ed9f 7a19 	vldr	s14, [pc, #100]	; 80058c8 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x110>
 8005866:	eef4 7ac7 	vcmpe.f32	s15, s14
 800586a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800586e:	d801      	bhi.n	8005874 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xbc>
 8005870:	2308      	movs	r3, #8
 8005872:	e00b      	b.n	800588c <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8005874:	edd7 7a00 	vldr	s15, [r7]
 8005878:	ed9f 7a14 	vldr	s14, [pc, #80]	; 80058cc <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x114>
 800587c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005880:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005884:	d801      	bhi.n	800588a <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd2>
 8005886:	2309      	movs	r3, #9
 8005888:	e000      	b.n	800588c <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 800588a:	230a      	movs	r3, #10
  new_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
 800588c:	73fb      	strb	r3, [r7, #15]
          : (Odr <= 1660.0f) ? LSM6DSL_XL_ODR_1k66Hz
          : (Odr <= 3330.0f) ? LSM6DSL_XL_ODR_3k33Hz
          :                    LSM6DSL_XL_ODR_6k66Hz;

  /* Output data rate selection. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), new_odr) != LSM6DSL_OK)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	331c      	adds	r3, #28
 8005892:	7bfa      	ldrb	r2, [r7, #15]
 8005894:	4611      	mov	r1, r2
 8005896:	4618      	mov	r0, r3
 8005898:	f000 fa6e 	bl	8005d78 <lsm6dsl_xl_data_rate_set>
 800589c:	4603      	mov	r3, r0
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d002      	beq.n	80058a8 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xf0>
  {
    return LSM6DSL_ERROR;
 80058a2:	f04f 33ff 	mov.w	r3, #4294967295
 80058a6:	e000      	b.n	80058aa <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xf2>
  }

  return LSM6DSL_OK;
 80058a8:	2300      	movs	r3, #0
}
 80058aa:	4618      	mov	r0, r3
 80058ac:	3710      	adds	r7, #16
 80058ae:	46bd      	mov	sp, r7
 80058b0:	bd80      	pop	{r7, pc}
 80058b2:	bf00      	nop
 80058b4:	42500000 	.word	0x42500000
 80058b8:	42d00000 	.word	0x42d00000
 80058bc:	43500000 	.word	0x43500000
 80058c0:	43d00000 	.word	0x43d00000
 80058c4:	44504000 	.word	0x44504000
 80058c8:	44cf8000 	.word	0x44cf8000
 80058cc:	45502000 	.word	0x45502000

080058d0 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled>:
 * @param  pObj the device pObj
 * @param  Odr the functional output data rate to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM6DSL_ACC_SetOutputDataRate_When_Disabled(LSM6DSL_Object_t *pObj, float Odr)
{
 80058d0:	b480      	push	{r7}
 80058d2:	b083      	sub	sp, #12
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
 80058d8:	ed87 0a00 	vstr	s0, [r7]
  pObj->acc_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
                : (Odr <=   26.0f) ? LSM6DSL_XL_ODR_26Hz
 80058dc:	edd7 7a00 	vldr	s15, [r7]
 80058e0:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 80058e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80058e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80058ec:	d801      	bhi.n	80058f2 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x22>
 80058ee:	2301      	movs	r3, #1
 80058f0:	e058      	b.n	80059a4 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80058f2:	edd7 7a00 	vldr	s15, [r7]
 80058f6:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 80058fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80058fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005902:	d801      	bhi.n	8005908 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x38>
 8005904:	2302      	movs	r3, #2
 8005906:	e04d      	b.n	80059a4 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8005908:	edd7 7a00 	vldr	s15, [r7]
 800590c:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 80059b8 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xe8>
 8005910:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005914:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005918:	d801      	bhi.n	800591e <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x4e>
 800591a:	2303      	movs	r3, #3
 800591c:	e042      	b.n	80059a4 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 800591e:	edd7 7a00 	vldr	s15, [r7]
 8005922:	ed9f 7a26 	vldr	s14, [pc, #152]	; 80059bc <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xec>
 8005926:	eef4 7ac7 	vcmpe.f32	s15, s14
 800592a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800592e:	d801      	bhi.n	8005934 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x64>
 8005930:	2304      	movs	r3, #4
 8005932:	e037      	b.n	80059a4 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8005934:	edd7 7a00 	vldr	s15, [r7]
 8005938:	ed9f 7a21 	vldr	s14, [pc, #132]	; 80059c0 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xf0>
 800593c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005940:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005944:	d801      	bhi.n	800594a <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x7a>
 8005946:	2305      	movs	r3, #5
 8005948:	e02c      	b.n	80059a4 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 800594a:	edd7 7a00 	vldr	s15, [r7]
 800594e:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80059c4 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xf4>
 8005952:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005956:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800595a:	d801      	bhi.n	8005960 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x90>
 800595c:	2306      	movs	r3, #6
 800595e:	e021      	b.n	80059a4 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8005960:	edd7 7a00 	vldr	s15, [r7]
 8005964:	ed9f 7a18 	vldr	s14, [pc, #96]	; 80059c8 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xf8>
 8005968:	eef4 7ac7 	vcmpe.f32	s15, s14
 800596c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005970:	d801      	bhi.n	8005976 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xa6>
 8005972:	2307      	movs	r3, #7
 8005974:	e016      	b.n	80059a4 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8005976:	edd7 7a00 	vldr	s15, [r7]
 800597a:	ed9f 7a14 	vldr	s14, [pc, #80]	; 80059cc <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xfc>
 800597e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005982:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005986:	d801      	bhi.n	800598c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xbc>
 8005988:	2308      	movs	r3, #8
 800598a:	e00b      	b.n	80059a4 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 800598c:	edd7 7a00 	vldr	s15, [r7]
 8005990:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 80059d0 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x100>
 8005994:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005998:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800599c:	d801      	bhi.n	80059a2 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd2>
 800599e:	2309      	movs	r3, #9
 80059a0:	e000      	b.n	80059a4 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80059a2:	230a      	movs	r3, #10
  pObj->acc_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
 80059a4:	687a      	ldr	r2, [r7, #4]
 80059a6:	f882 302b 	strb.w	r3, [r2, #43]	; 0x2b
                : (Odr <=  833.0f) ? LSM6DSL_XL_ODR_833Hz
                : (Odr <= 1660.0f) ? LSM6DSL_XL_ODR_1k66Hz
                : (Odr <= 3330.0f) ? LSM6DSL_XL_ODR_3k33Hz
                :                    LSM6DSL_XL_ODR_6k66Hz;

  return LSM6DSL_OK;
 80059aa:	2300      	movs	r3, #0
}
 80059ac:	4618      	mov	r0, r3
 80059ae:	370c      	adds	r7, #12
 80059b0:	46bd      	mov	sp, r7
 80059b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b6:	4770      	bx	lr
 80059b8:	42500000 	.word	0x42500000
 80059bc:	42d00000 	.word	0x42d00000
 80059c0:	43500000 	.word	0x43500000
 80059c4:	43d00000 	.word	0x43d00000
 80059c8:	44504000 	.word	0x44504000
 80059cc:	44cf8000 	.word	0x44cf8000
 80059d0:	45502000 	.word	0x45502000

080059d4 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled>:
 * @param  pObj the device pObj
 * @param  Odr the functional output data rate to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM6DSL_GYRO_SetOutputDataRate_When_Enabled(LSM6DSL_Object_t *pObj, float Odr)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b084      	sub	sp, #16
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
 80059dc:	ed87 0a00 	vstr	s0, [r7]
  lsm6dsl_odr_g_t new_odr;

  new_odr = (Odr <=   12.5f) ? LSM6DSL_GY_ODR_12Hz5
          : (Odr <=   26.0f) ? LSM6DSL_GY_ODR_26Hz
 80059e0:	edd7 7a00 	vldr	s15, [r7]
 80059e4:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 80059e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80059ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80059f0:	d801      	bhi.n	80059f6 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x22>
 80059f2:	2301      	movs	r3, #1
 80059f4:	e058      	b.n	8005aa8 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 80059f6:	edd7 7a00 	vldr	s15, [r7]
 80059fa:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 80059fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005a02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a06:	d801      	bhi.n	8005a0c <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x38>
 8005a08:	2302      	movs	r3, #2
 8005a0a:	e04d      	b.n	8005aa8 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8005a0c:	edd7 7a00 	vldr	s15, [r7]
 8005a10:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8005ad0 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xfc>
 8005a14:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005a18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a1c:	d801      	bhi.n	8005a22 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x4e>
 8005a1e:	2303      	movs	r3, #3
 8005a20:	e042      	b.n	8005aa8 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8005a22:	edd7 7a00 	vldr	s15, [r7]
 8005a26:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8005ad4 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x100>
 8005a2a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005a2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a32:	d801      	bhi.n	8005a38 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x64>
 8005a34:	2304      	movs	r3, #4
 8005a36:	e037      	b.n	8005aa8 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8005a38:	edd7 7a00 	vldr	s15, [r7]
 8005a3c:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8005ad8 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x104>
 8005a40:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005a44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a48:	d801      	bhi.n	8005a4e <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x7a>
 8005a4a:	2305      	movs	r3, #5
 8005a4c:	e02c      	b.n	8005aa8 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8005a4e:	edd7 7a00 	vldr	s15, [r7]
 8005a52:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8005adc <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x108>
 8005a56:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005a5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a5e:	d801      	bhi.n	8005a64 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x90>
 8005a60:	2306      	movs	r3, #6
 8005a62:	e021      	b.n	8005aa8 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8005a64:	edd7 7a00 	vldr	s15, [r7]
 8005a68:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8005ae0 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x10c>
 8005a6c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005a70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a74:	d801      	bhi.n	8005a7a <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xa6>
 8005a76:	2307      	movs	r3, #7
 8005a78:	e016      	b.n	8005aa8 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8005a7a:	edd7 7a00 	vldr	s15, [r7]
 8005a7e:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8005ae4 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x110>
 8005a82:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005a86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a8a:	d801      	bhi.n	8005a90 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xbc>
 8005a8c:	2308      	movs	r3, #8
 8005a8e:	e00b      	b.n	8005aa8 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8005a90:	edd7 7a00 	vldr	s15, [r7]
 8005a94:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8005ae8 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x114>
 8005a98:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005a9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005aa0:	d801      	bhi.n	8005aa6 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd2>
 8005aa2:	2309      	movs	r3, #9
 8005aa4:	e000      	b.n	8005aa8 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8005aa6:	230a      	movs	r3, #10
  new_odr = (Odr <=   12.5f) ? LSM6DSL_GY_ODR_12Hz5
 8005aa8:	73fb      	strb	r3, [r7, #15]
          : (Odr <= 1660.0f) ? LSM6DSL_GY_ODR_1k66Hz
          : (Odr <= 3330.0f) ? LSM6DSL_GY_ODR_3k33Hz
          :                    LSM6DSL_GY_ODR_6k66Hz;

  /* Output data rate selection. */
  if (lsm6dsl_gy_data_rate_set(&(pObj->Ctx), new_odr) != LSM6DSL_OK)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	331c      	adds	r3, #28
 8005aae:	7bfa      	ldrb	r2, [r7, #15]
 8005ab0:	4611      	mov	r1, r2
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	f000 fa56 	bl	8005f64 <lsm6dsl_gy_data_rate_set>
 8005ab8:	4603      	mov	r3, r0
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d002      	beq.n	8005ac4 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xf0>
  {
    return LSM6DSL_ERROR;
 8005abe:	f04f 33ff 	mov.w	r3, #4294967295
 8005ac2:	e000      	b.n	8005ac6 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xf2>
  }

  return LSM6DSL_OK;
 8005ac4:	2300      	movs	r3, #0
}
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	3710      	adds	r7, #16
 8005aca:	46bd      	mov	sp, r7
 8005acc:	bd80      	pop	{r7, pc}
 8005ace:	bf00      	nop
 8005ad0:	42500000 	.word	0x42500000
 8005ad4:	42d00000 	.word	0x42d00000
 8005ad8:	43500000 	.word	0x43500000
 8005adc:	43d00000 	.word	0x43d00000
 8005ae0:	44504000 	.word	0x44504000
 8005ae4:	44cf8000 	.word	0x44cf8000
 8005ae8:	45502000 	.word	0x45502000

08005aec <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled>:
 * @param  pObj the device pObj
 * @param  Odr the functional output data rate to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM6DSL_GYRO_SetOutputDataRate_When_Disabled(LSM6DSL_Object_t *pObj, float Odr)
{
 8005aec:	b480      	push	{r7}
 8005aee:	b083      	sub	sp, #12
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	6078      	str	r0, [r7, #4]
 8005af4:	ed87 0a00 	vstr	s0, [r7]
  pObj->gyro_odr = (Odr <=   12.5f) ? LSM6DSL_GY_ODR_12Hz5
                 : (Odr <=   26.0f) ? LSM6DSL_GY_ODR_26Hz
 8005af8:	edd7 7a00 	vldr	s15, [r7]
 8005afc:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8005b00:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b08:	d801      	bhi.n	8005b0e <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x22>
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	e058      	b.n	8005bc0 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8005b0e:	edd7 7a00 	vldr	s15, [r7]
 8005b12:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 8005b16:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b1e:	d801      	bhi.n	8005b24 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x38>
 8005b20:	2302      	movs	r3, #2
 8005b22:	e04d      	b.n	8005bc0 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8005b24:	edd7 7a00 	vldr	s15, [r7]
 8005b28:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8005bd4 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xe8>
 8005b2c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b34:	d801      	bhi.n	8005b3a <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x4e>
 8005b36:	2303      	movs	r3, #3
 8005b38:	e042      	b.n	8005bc0 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8005b3a:	edd7 7a00 	vldr	s15, [r7]
 8005b3e:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8005bd8 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xec>
 8005b42:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b4a:	d801      	bhi.n	8005b50 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x64>
 8005b4c:	2304      	movs	r3, #4
 8005b4e:	e037      	b.n	8005bc0 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8005b50:	edd7 7a00 	vldr	s15, [r7]
 8005b54:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8005bdc <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xf0>
 8005b58:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b60:	d801      	bhi.n	8005b66 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x7a>
 8005b62:	2305      	movs	r3, #5
 8005b64:	e02c      	b.n	8005bc0 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8005b66:	edd7 7a00 	vldr	s15, [r7]
 8005b6a:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8005be0 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xf4>
 8005b6e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b76:	d801      	bhi.n	8005b7c <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x90>
 8005b78:	2306      	movs	r3, #6
 8005b7a:	e021      	b.n	8005bc0 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8005b7c:	edd7 7a00 	vldr	s15, [r7]
 8005b80:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8005be4 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xf8>
 8005b84:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b8c:	d801      	bhi.n	8005b92 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xa6>
 8005b8e:	2307      	movs	r3, #7
 8005b90:	e016      	b.n	8005bc0 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8005b92:	edd7 7a00 	vldr	s15, [r7]
 8005b96:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8005be8 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xfc>
 8005b9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ba2:	d801      	bhi.n	8005ba8 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xbc>
 8005ba4:	2308      	movs	r3, #8
 8005ba6:	e00b      	b.n	8005bc0 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8005ba8:	edd7 7a00 	vldr	s15, [r7]
 8005bac:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8005bec <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x100>
 8005bb0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005bb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bb8:	d801      	bhi.n	8005bbe <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd2>
 8005bba:	2309      	movs	r3, #9
 8005bbc:	e000      	b.n	8005bc0 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8005bbe:	230a      	movs	r3, #10
  pObj->gyro_odr = (Odr <=   12.5f) ? LSM6DSL_GY_ODR_12Hz5
 8005bc0:	687a      	ldr	r2, [r7, #4]
 8005bc2:	f882 302c 	strb.w	r3, [r2, #44]	; 0x2c
                 : (Odr <=  833.0f) ? LSM6DSL_GY_ODR_833Hz
                 : (Odr <= 1660.0f) ? LSM6DSL_GY_ODR_1k66Hz
                 : (Odr <= 3330.0f) ? LSM6DSL_GY_ODR_3k33Hz
                 :                    LSM6DSL_GY_ODR_6k66Hz;

  return LSM6DSL_OK;
 8005bc6:	2300      	movs	r3, #0
}
 8005bc8:	4618      	mov	r0, r3
 8005bca:	370c      	adds	r7, #12
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd2:	4770      	bx	lr
 8005bd4:	42500000 	.word	0x42500000
 8005bd8:	42d00000 	.word	0x42d00000
 8005bdc:	43500000 	.word	0x43500000
 8005be0:	43d00000 	.word	0x43d00000
 8005be4:	44504000 	.word	0x44504000
 8005be8:	44cf8000 	.word	0x44cf8000
 8005bec:	45502000 	.word	0x45502000

08005bf0 <ReadRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8005bf0:	b590      	push	{r4, r7, lr}
 8005bf2:	b087      	sub	sp, #28
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	60f8      	str	r0, [r7, #12]
 8005bf8:	607a      	str	r2, [r7, #4]
 8005bfa:	461a      	mov	r2, r3
 8005bfc:	460b      	mov	r3, r1
 8005bfe:	72fb      	strb	r3, [r7, #11]
 8005c00:	4613      	mov	r3, r2
 8005c02:	813b      	strh	r3, [r7, #8]
  LSM6DSL_Object_t *pObj = (LSM6DSL_Object_t *)Handle;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8005c08:	697b      	ldr	r3, [r7, #20]
 8005c0a:	695c      	ldr	r4, [r3, #20]
 8005c0c:	697b      	ldr	r3, [r7, #20]
 8005c0e:	7b1b      	ldrb	r3, [r3, #12]
 8005c10:	b298      	uxth	r0, r3
 8005c12:	7afb      	ldrb	r3, [r7, #11]
 8005c14:	b299      	uxth	r1, r3
 8005c16:	893b      	ldrh	r3, [r7, #8]
 8005c18:	687a      	ldr	r2, [r7, #4]
 8005c1a:	47a0      	blx	r4
 8005c1c:	4603      	mov	r3, r0
}
 8005c1e:	4618      	mov	r0, r3
 8005c20:	371c      	adds	r7, #28
 8005c22:	46bd      	mov	sp, r7
 8005c24:	bd90      	pop	{r4, r7, pc}

08005c26 <WriteRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8005c26:	b590      	push	{r4, r7, lr}
 8005c28:	b087      	sub	sp, #28
 8005c2a:	af00      	add	r7, sp, #0
 8005c2c:	60f8      	str	r0, [r7, #12]
 8005c2e:	607a      	str	r2, [r7, #4]
 8005c30:	461a      	mov	r2, r3
 8005c32:	460b      	mov	r3, r1
 8005c34:	72fb      	strb	r3, [r7, #11]
 8005c36:	4613      	mov	r3, r2
 8005c38:	813b      	strh	r3, [r7, #8]
  LSM6DSL_Object_t *pObj = (LSM6DSL_Object_t *)Handle;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8005c3e:	697b      	ldr	r3, [r7, #20]
 8005c40:	691c      	ldr	r4, [r3, #16]
 8005c42:	697b      	ldr	r3, [r7, #20]
 8005c44:	7b1b      	ldrb	r3, [r3, #12]
 8005c46:	b298      	uxth	r0, r3
 8005c48:	7afb      	ldrb	r3, [r7, #11]
 8005c4a:	b299      	uxth	r1, r3
 8005c4c:	893b      	ldrh	r3, [r7, #8]
 8005c4e:	687a      	ldr	r2, [r7, #4]
 8005c50:	47a0      	blx	r4
 8005c52:	4603      	mov	r3, r0
}
 8005c54:	4618      	mov	r0, r3
 8005c56:	371c      	adds	r7, #28
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	bd90      	pop	{r4, r7, pc}

08005c5c <lsm6dsl_read_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsl_read_reg(stmdev_ctx_t* ctx, uint8_t reg, uint8_t* data,
                         uint16_t len)
{
 8005c5c:	b590      	push	{r4, r7, lr}
 8005c5e:	b087      	sub	sp, #28
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	60f8      	str	r0, [r7, #12]
 8005c64:	607a      	str	r2, [r7, #4]
 8005c66:	461a      	mov	r2, r3
 8005c68:	460b      	mov	r3, r1
 8005c6a:	72fb      	strb	r3, [r7, #11]
 8005c6c:	4613      	mov	r3, r2
 8005c6e:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	685c      	ldr	r4, [r3, #4]
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	6898      	ldr	r0, [r3, #8]
 8005c78:	893b      	ldrh	r3, [r7, #8]
 8005c7a:	7af9      	ldrb	r1, [r7, #11]
 8005c7c:	687a      	ldr	r2, [r7, #4]
 8005c7e:	47a0      	blx	r4
 8005c80:	6178      	str	r0, [r7, #20]
  return ret;
 8005c82:	697b      	ldr	r3, [r7, #20]
}
 8005c84:	4618      	mov	r0, r3
 8005c86:	371c      	adds	r7, #28
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	bd90      	pop	{r4, r7, pc}

08005c8c <lsm6dsl_write_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsl_write_reg(stmdev_ctx_t* ctx, uint8_t reg, uint8_t* data,
                          uint16_t len)
{
 8005c8c:	b590      	push	{r4, r7, lr}
 8005c8e:	b087      	sub	sp, #28
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	60f8      	str	r0, [r7, #12]
 8005c94:	607a      	str	r2, [r7, #4]
 8005c96:	461a      	mov	r2, r3
 8005c98:	460b      	mov	r3, r1
 8005c9a:	72fb      	strb	r3, [r7, #11]
 8005c9c:	4613      	mov	r3, r2
 8005c9e:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	681c      	ldr	r4, [r3, #0]
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	6898      	ldr	r0, [r3, #8]
 8005ca8:	893b      	ldrh	r3, [r7, #8]
 8005caa:	7af9      	ldrb	r1, [r7, #11]
 8005cac:	687a      	ldr	r2, [r7, #4]
 8005cae:	47a0      	blx	r4
 8005cb0:	6178      	str	r0, [r7, #20]
  return ret;
 8005cb2:	697b      	ldr	r3, [r7, #20]
}
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	371c      	adds	r7, #28
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	bd90      	pop	{r4, r7, pc}

08005cbc <lsm6dsl_xl_full_scale_set>:
  * @param  val    Change the values of fs_xl in reg CTRL1_XL
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_full_scale_set(stmdev_ctx_t *ctx, lsm6dsl_fs_xl_t val)
{
 8005cbc:	b580      	push	{r7, lr}
 8005cbe:	b084      	sub	sp, #16
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
 8005cc4:	460b      	mov	r3, r1
 8005cc6:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t*)&ctrl1_xl, 1);
 8005cc8:	f107 0208 	add.w	r2, r7, #8
 8005ccc:	2301      	movs	r3, #1
 8005cce:	2110      	movs	r1, #16
 8005cd0:	6878      	ldr	r0, [r7, #4]
 8005cd2:	f7ff ffc3 	bl	8005c5c <lsm6dsl_read_reg>
 8005cd6:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d10f      	bne.n	8005cfe <lsm6dsl_xl_full_scale_set+0x42>
    ctrl1_xl.fs_xl = (uint8_t) val;
 8005cde:	78fb      	ldrb	r3, [r7, #3]
 8005ce0:	f003 0303 	and.w	r3, r3, #3
 8005ce4:	b2da      	uxtb	r2, r3
 8005ce6:	7a3b      	ldrb	r3, [r7, #8]
 8005ce8:	f362 0383 	bfi	r3, r2, #2, #2
 8005cec:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t*)&ctrl1_xl, 1);
 8005cee:	f107 0208 	add.w	r2, r7, #8
 8005cf2:	2301      	movs	r3, #1
 8005cf4:	2110      	movs	r1, #16
 8005cf6:	6878      	ldr	r0, [r7, #4]
 8005cf8:	f7ff ffc8 	bl	8005c8c <lsm6dsl_write_reg>
 8005cfc:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 8005cfe:	68fb      	ldr	r3, [r7, #12]
}
 8005d00:	4618      	mov	r0, r3
 8005d02:	3710      	adds	r7, #16
 8005d04:	46bd      	mov	sp, r7
 8005d06:	bd80      	pop	{r7, pc}

08005d08 <lsm6dsl_xl_full_scale_get>:
  * @param  val    Get the values of fs_xl in reg CTRL1_XL
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_full_scale_get(stmdev_ctx_t *ctx, lsm6dsl_fs_xl_t *val)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b084      	sub	sp, #16
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
 8005d10:	6039      	str	r1, [r7, #0]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t*)&ctrl1_xl, 1);
 8005d12:	f107 0208 	add.w	r2, r7, #8
 8005d16:	2301      	movs	r3, #1
 8005d18:	2110      	movs	r1, #16
 8005d1a:	6878      	ldr	r0, [r7, #4]
 8005d1c:	f7ff ff9e 	bl	8005c5c <lsm6dsl_read_reg>
 8005d20:	60f8      	str	r0, [r7, #12]
  switch (ctrl1_xl.fs_xl) {
 8005d22:	7a3b      	ldrb	r3, [r7, #8]
 8005d24:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8005d28:	b2db      	uxtb	r3, r3
 8005d2a:	2b03      	cmp	r3, #3
 8005d2c:	d81a      	bhi.n	8005d64 <lsm6dsl_xl_full_scale_get+0x5c>
 8005d2e:	a201      	add	r2, pc, #4	; (adr r2, 8005d34 <lsm6dsl_xl_full_scale_get+0x2c>)
 8005d30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d34:	08005d45 	.word	0x08005d45
 8005d38:	08005d4d 	.word	0x08005d4d
 8005d3c:	08005d55 	.word	0x08005d55
 8005d40:	08005d5d 	.word	0x08005d5d
    case LSM6DSL_2g:
      *val = LSM6DSL_2g;
 8005d44:	683b      	ldr	r3, [r7, #0]
 8005d46:	2200      	movs	r2, #0
 8005d48:	701a      	strb	r2, [r3, #0]
      break;
 8005d4a:	e00f      	b.n	8005d6c <lsm6dsl_xl_full_scale_get+0x64>
    case LSM6DSL_16g:
      *val = LSM6DSL_16g;
 8005d4c:	683b      	ldr	r3, [r7, #0]
 8005d4e:	2201      	movs	r2, #1
 8005d50:	701a      	strb	r2, [r3, #0]
      break;
 8005d52:	e00b      	b.n	8005d6c <lsm6dsl_xl_full_scale_get+0x64>
    case LSM6DSL_4g:
      *val = LSM6DSL_4g;
 8005d54:	683b      	ldr	r3, [r7, #0]
 8005d56:	2202      	movs	r2, #2
 8005d58:	701a      	strb	r2, [r3, #0]
      break;
 8005d5a:	e007      	b.n	8005d6c <lsm6dsl_xl_full_scale_get+0x64>
    case LSM6DSL_8g:
      *val = LSM6DSL_8g;
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	2203      	movs	r2, #3
 8005d60:	701a      	strb	r2, [r3, #0]
      break;
 8005d62:	e003      	b.n	8005d6c <lsm6dsl_xl_full_scale_get+0x64>
    default:
      *val = LSM6DSL_XL_FS_ND;
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	2204      	movs	r2, #4
 8005d68:	701a      	strb	r2, [r3, #0]
      break;
 8005d6a:	bf00      	nop
  }

  return ret;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
}
 8005d6e:	4618      	mov	r0, r3
 8005d70:	3710      	adds	r7, #16
 8005d72:	46bd      	mov	sp, r7
 8005d74:	bd80      	pop	{r7, pc}
 8005d76:	bf00      	nop

08005d78 <lsm6dsl_xl_data_rate_set>:
  * @param  val    Change the values of odr_xl in reg CTRL1_XL
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_data_rate_set(stmdev_ctx_t *ctx, lsm6dsl_odr_xl_t val)
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b084      	sub	sp, #16
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
 8005d80:	460b      	mov	r3, r1
 8005d82:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t*)&ctrl1_xl, 1);
 8005d84:	f107 0208 	add.w	r2, r7, #8
 8005d88:	2301      	movs	r3, #1
 8005d8a:	2110      	movs	r1, #16
 8005d8c:	6878      	ldr	r0, [r7, #4]
 8005d8e:	f7ff ff65 	bl	8005c5c <lsm6dsl_read_reg>
 8005d92:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d10f      	bne.n	8005dba <lsm6dsl_xl_data_rate_set+0x42>
    ctrl1_xl.odr_xl = (uint8_t) val;
 8005d9a:	78fb      	ldrb	r3, [r7, #3]
 8005d9c:	f003 030f 	and.w	r3, r3, #15
 8005da0:	b2da      	uxtb	r2, r3
 8005da2:	7a3b      	ldrb	r3, [r7, #8]
 8005da4:	f362 1307 	bfi	r3, r2, #4, #4
 8005da8:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t*)&ctrl1_xl, 1);
 8005daa:	f107 0208 	add.w	r2, r7, #8
 8005dae:	2301      	movs	r3, #1
 8005db0:	2110      	movs	r1, #16
 8005db2:	6878      	ldr	r0, [r7, #4]
 8005db4:	f7ff ff6a 	bl	8005c8c <lsm6dsl_write_reg>
 8005db8:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 8005dba:	68fb      	ldr	r3, [r7, #12]
}
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	3710      	adds	r7, #16
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	bd80      	pop	{r7, pc}

08005dc4 <lsm6dsl_xl_data_rate_get>:
  * @param  val    Get the values of odr_xl in reg CTRL1_XL
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_data_rate_get(stmdev_ctx_t *ctx, lsm6dsl_odr_xl_t *val)
{
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	b084      	sub	sp, #16
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
 8005dcc:	6039      	str	r1, [r7, #0]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t*)&ctrl1_xl, 1);
 8005dce:	f107 0208 	add.w	r2, r7, #8
 8005dd2:	2301      	movs	r3, #1
 8005dd4:	2110      	movs	r1, #16
 8005dd6:	6878      	ldr	r0, [r7, #4]
 8005dd8:	f7ff ff40 	bl	8005c5c <lsm6dsl_read_reg>
 8005ddc:	60f8      	str	r0, [r7, #12]
  switch (ctrl1_xl.odr_xl) {
 8005dde:	7a3b      	ldrb	r3, [r7, #8]
 8005de0:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8005de4:	b2db      	uxtb	r3, r3
 8005de6:	2b0b      	cmp	r3, #11
 8005de8:	d84a      	bhi.n	8005e80 <lsm6dsl_xl_data_rate_get+0xbc>
 8005dea:	a201      	add	r2, pc, #4	; (adr r2, 8005df0 <lsm6dsl_xl_data_rate_get+0x2c>)
 8005dec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005df0:	08005e21 	.word	0x08005e21
 8005df4:	08005e29 	.word	0x08005e29
 8005df8:	08005e31 	.word	0x08005e31
 8005dfc:	08005e39 	.word	0x08005e39
 8005e00:	08005e41 	.word	0x08005e41
 8005e04:	08005e49 	.word	0x08005e49
 8005e08:	08005e51 	.word	0x08005e51
 8005e0c:	08005e59 	.word	0x08005e59
 8005e10:	08005e61 	.word	0x08005e61
 8005e14:	08005e69 	.word	0x08005e69
 8005e18:	08005e71 	.word	0x08005e71
 8005e1c:	08005e79 	.word	0x08005e79
    case LSM6DSL_XL_ODR_OFF:
      *val = LSM6DSL_XL_ODR_OFF;
 8005e20:	683b      	ldr	r3, [r7, #0]
 8005e22:	2200      	movs	r2, #0
 8005e24:	701a      	strb	r2, [r3, #0]
      break;
 8005e26:	e02f      	b.n	8005e88 <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_12Hz5:
      *val = LSM6DSL_XL_ODR_12Hz5;
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	2201      	movs	r2, #1
 8005e2c:	701a      	strb	r2, [r3, #0]
      break;
 8005e2e:	e02b      	b.n	8005e88 <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_26Hz:
      *val = LSM6DSL_XL_ODR_26Hz;
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	2202      	movs	r2, #2
 8005e34:	701a      	strb	r2, [r3, #0]
      break;
 8005e36:	e027      	b.n	8005e88 <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_52Hz:
      *val = LSM6DSL_XL_ODR_52Hz;
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	2203      	movs	r2, #3
 8005e3c:	701a      	strb	r2, [r3, #0]
      break;
 8005e3e:	e023      	b.n	8005e88 <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_104Hz:
      *val = LSM6DSL_XL_ODR_104Hz;
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	2204      	movs	r2, #4
 8005e44:	701a      	strb	r2, [r3, #0]
      break;
 8005e46:	e01f      	b.n	8005e88 <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_208Hz:
      *val = LSM6DSL_XL_ODR_208Hz;
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	2205      	movs	r2, #5
 8005e4c:	701a      	strb	r2, [r3, #0]
      break;
 8005e4e:	e01b      	b.n	8005e88 <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_416Hz:
      *val = LSM6DSL_XL_ODR_416Hz;
 8005e50:	683b      	ldr	r3, [r7, #0]
 8005e52:	2206      	movs	r2, #6
 8005e54:	701a      	strb	r2, [r3, #0]
      break;
 8005e56:	e017      	b.n	8005e88 <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_833Hz:
      *val = LSM6DSL_XL_ODR_833Hz;
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	2207      	movs	r2, #7
 8005e5c:	701a      	strb	r2, [r3, #0]
      break;
 8005e5e:	e013      	b.n	8005e88 <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_1k66Hz:
      *val = LSM6DSL_XL_ODR_1k66Hz;
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	2208      	movs	r2, #8
 8005e64:	701a      	strb	r2, [r3, #0]
      break;
 8005e66:	e00f      	b.n	8005e88 <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_3k33Hz:
      *val = LSM6DSL_XL_ODR_3k33Hz;
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	2209      	movs	r2, #9
 8005e6c:	701a      	strb	r2, [r3, #0]
      break;
 8005e6e:	e00b      	b.n	8005e88 <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_6k66Hz:
      *val = LSM6DSL_XL_ODR_6k66Hz;
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	220a      	movs	r2, #10
 8005e74:	701a      	strb	r2, [r3, #0]
      break;
 8005e76:	e007      	b.n	8005e88 <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_1Hz6:
      *val = LSM6DSL_XL_ODR_1Hz6;
 8005e78:	683b      	ldr	r3, [r7, #0]
 8005e7a:	220b      	movs	r2, #11
 8005e7c:	701a      	strb	r2, [r3, #0]
      break;
 8005e7e:	e003      	b.n	8005e88 <lsm6dsl_xl_data_rate_get+0xc4>
    default:
      *val = LSM6DSL_XL_ODR_ND;
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	220c      	movs	r2, #12
 8005e84:	701a      	strb	r2, [r3, #0]
      break;
 8005e86:	bf00      	nop
  }

  return ret;
 8005e88:	68fb      	ldr	r3, [r7, #12]
}
 8005e8a:	4618      	mov	r0, r3
 8005e8c:	3710      	adds	r7, #16
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	bd80      	pop	{r7, pc}
 8005e92:	bf00      	nop

08005e94 <lsm6dsl_gy_full_scale_set>:
  * @param  val    Change the values of fs_g in reg CTRL2_G
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_full_scale_set(stmdev_ctx_t *ctx, lsm6dsl_fs_g_t val)
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b084      	sub	sp, #16
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
 8005e9c:	460b      	mov	r3, r1
 8005e9e:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t*)&ctrl2_g, 1);
 8005ea0:	f107 0208 	add.w	r2, r7, #8
 8005ea4:	2301      	movs	r3, #1
 8005ea6:	2111      	movs	r1, #17
 8005ea8:	6878      	ldr	r0, [r7, #4]
 8005eaa:	f7ff fed7 	bl	8005c5c <lsm6dsl_read_reg>
 8005eae:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d10f      	bne.n	8005ed6 <lsm6dsl_gy_full_scale_set+0x42>
    ctrl2_g.fs_g = (uint8_t) val;
 8005eb6:	78fb      	ldrb	r3, [r7, #3]
 8005eb8:	f003 0307 	and.w	r3, r3, #7
 8005ebc:	b2da      	uxtb	r2, r3
 8005ebe:	7a3b      	ldrb	r3, [r7, #8]
 8005ec0:	f362 0343 	bfi	r3, r2, #1, #3
 8005ec4:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t*)&ctrl2_g, 1);
 8005ec6:	f107 0208 	add.w	r2, r7, #8
 8005eca:	2301      	movs	r3, #1
 8005ecc:	2111      	movs	r1, #17
 8005ece:	6878      	ldr	r0, [r7, #4]
 8005ed0:	f7ff fedc 	bl	8005c8c <lsm6dsl_write_reg>
 8005ed4:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
}
 8005ed8:	4618      	mov	r0, r3
 8005eda:	3710      	adds	r7, #16
 8005edc:	46bd      	mov	sp, r7
 8005ede:	bd80      	pop	{r7, pc}

08005ee0 <lsm6dsl_gy_full_scale_get>:
  * @param  val    Get the values of fs_g in reg CTRL2_G
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_full_scale_get(stmdev_ctx_t *ctx, lsm6dsl_fs_g_t *val)
{
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b084      	sub	sp, #16
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	6078      	str	r0, [r7, #4]
 8005ee8:	6039      	str	r1, [r7, #0]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t*)&ctrl2_g, 1);
 8005eea:	f107 0208 	add.w	r2, r7, #8
 8005eee:	2301      	movs	r3, #1
 8005ef0:	2111      	movs	r1, #17
 8005ef2:	6878      	ldr	r0, [r7, #4]
 8005ef4:	f7ff feb2 	bl	8005c5c <lsm6dsl_read_reg>
 8005ef8:	60f8      	str	r0, [r7, #12]
  switch (ctrl2_g.fs_g) {
 8005efa:	7a3b      	ldrb	r3, [r7, #8]
 8005efc:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8005f00:	b2db      	uxtb	r3, r3
 8005f02:	2b06      	cmp	r3, #6
 8005f04:	d824      	bhi.n	8005f50 <lsm6dsl_gy_full_scale_get+0x70>
 8005f06:	a201      	add	r2, pc, #4	; (adr r2, 8005f0c <lsm6dsl_gy_full_scale_get+0x2c>)
 8005f08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f0c:	08005f29 	.word	0x08005f29
 8005f10:	08005f31 	.word	0x08005f31
 8005f14:	08005f39 	.word	0x08005f39
 8005f18:	08005f51 	.word	0x08005f51
 8005f1c:	08005f41 	.word	0x08005f41
 8005f20:	08005f51 	.word	0x08005f51
 8005f24:	08005f49 	.word	0x08005f49
    case LSM6DSL_250dps:
      *val = LSM6DSL_250dps;
 8005f28:	683b      	ldr	r3, [r7, #0]
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	701a      	strb	r2, [r3, #0]
      break;
 8005f2e:	e013      	b.n	8005f58 <lsm6dsl_gy_full_scale_get+0x78>
    case LSM6DSL_125dps:
      *val = LSM6DSL_125dps;
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	2201      	movs	r2, #1
 8005f34:	701a      	strb	r2, [r3, #0]
      break;
 8005f36:	e00f      	b.n	8005f58 <lsm6dsl_gy_full_scale_get+0x78>
    case LSM6DSL_500dps:
      *val = LSM6DSL_500dps;
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	2202      	movs	r2, #2
 8005f3c:	701a      	strb	r2, [r3, #0]
      break;
 8005f3e:	e00b      	b.n	8005f58 <lsm6dsl_gy_full_scale_get+0x78>
    case LSM6DSL_1000dps:
      *val = LSM6DSL_1000dps;
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	2204      	movs	r2, #4
 8005f44:	701a      	strb	r2, [r3, #0]
      break;
 8005f46:	e007      	b.n	8005f58 <lsm6dsl_gy_full_scale_get+0x78>
    case LSM6DSL_2000dps:
      *val = LSM6DSL_2000dps;
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	2206      	movs	r2, #6
 8005f4c:	701a      	strb	r2, [r3, #0]
      break;
 8005f4e:	e003      	b.n	8005f58 <lsm6dsl_gy_full_scale_get+0x78>
    default:
      *val = LSM6DSL_GY_FS_ND;
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	2207      	movs	r2, #7
 8005f54:	701a      	strb	r2, [r3, #0]
      break;
 8005f56:	bf00      	nop
  }

  return ret;
 8005f58:	68fb      	ldr	r3, [r7, #12]
}
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	3710      	adds	r7, #16
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	bd80      	pop	{r7, pc}
 8005f62:	bf00      	nop

08005f64 <lsm6dsl_gy_data_rate_set>:
  * @param  val    Change the values of odr_g in reg CTRL2_G
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_data_rate_set(stmdev_ctx_t *ctx, lsm6dsl_odr_g_t val)
{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b084      	sub	sp, #16
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
 8005f6c:	460b      	mov	r3, r1
 8005f6e:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t*)&ctrl2_g, 1);
 8005f70:	f107 0208 	add.w	r2, r7, #8
 8005f74:	2301      	movs	r3, #1
 8005f76:	2111      	movs	r1, #17
 8005f78:	6878      	ldr	r0, [r7, #4]
 8005f7a:	f7ff fe6f 	bl	8005c5c <lsm6dsl_read_reg>
 8005f7e:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d10f      	bne.n	8005fa6 <lsm6dsl_gy_data_rate_set+0x42>
    ctrl2_g.odr_g = (uint8_t) val;
 8005f86:	78fb      	ldrb	r3, [r7, #3]
 8005f88:	f003 030f 	and.w	r3, r3, #15
 8005f8c:	b2da      	uxtb	r2, r3
 8005f8e:	7a3b      	ldrb	r3, [r7, #8]
 8005f90:	f362 1307 	bfi	r3, r2, #4, #4
 8005f94:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t*)&ctrl2_g, 1);
 8005f96:	f107 0208 	add.w	r2, r7, #8
 8005f9a:	2301      	movs	r3, #1
 8005f9c:	2111      	movs	r1, #17
 8005f9e:	6878      	ldr	r0, [r7, #4]
 8005fa0:	f7ff fe74 	bl	8005c8c <lsm6dsl_write_reg>
 8005fa4:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
}
 8005fa8:	4618      	mov	r0, r3
 8005faa:	3710      	adds	r7, #16
 8005fac:	46bd      	mov	sp, r7
 8005fae:	bd80      	pop	{r7, pc}

08005fb0 <lsm6dsl_gy_data_rate_get>:
  * @param  val    Get the values of odr_g in reg CTRL2_G
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_data_rate_get(stmdev_ctx_t *ctx, lsm6dsl_odr_g_t *val)
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	b084      	sub	sp, #16
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
 8005fb8:	6039      	str	r1, [r7, #0]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t*)&ctrl2_g, 1);
 8005fba:	f107 0208 	add.w	r2, r7, #8
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	2111      	movs	r1, #17
 8005fc2:	6878      	ldr	r0, [r7, #4]
 8005fc4:	f7ff fe4a 	bl	8005c5c <lsm6dsl_read_reg>
 8005fc8:	60f8      	str	r0, [r7, #12]
  switch (ctrl2_g.odr_g) {
 8005fca:	7a3b      	ldrb	r3, [r7, #8]
 8005fcc:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8005fd0:	b2db      	uxtb	r3, r3
 8005fd2:	2b0a      	cmp	r3, #10
 8005fd4:	d844      	bhi.n	8006060 <lsm6dsl_gy_data_rate_get+0xb0>
 8005fd6:	a201      	add	r2, pc, #4	; (adr r2, 8005fdc <lsm6dsl_gy_data_rate_get+0x2c>)
 8005fd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fdc:	08006009 	.word	0x08006009
 8005fe0:	08006011 	.word	0x08006011
 8005fe4:	08006019 	.word	0x08006019
 8005fe8:	08006021 	.word	0x08006021
 8005fec:	08006029 	.word	0x08006029
 8005ff0:	08006031 	.word	0x08006031
 8005ff4:	08006039 	.word	0x08006039
 8005ff8:	08006041 	.word	0x08006041
 8005ffc:	08006049 	.word	0x08006049
 8006000:	08006051 	.word	0x08006051
 8006004:	08006059 	.word	0x08006059
    case LSM6DSL_GY_ODR_OFF:
      *val = LSM6DSL_GY_ODR_OFF;
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	2200      	movs	r2, #0
 800600c:	701a      	strb	r2, [r3, #0]
      break;
 800600e:	e02b      	b.n	8006068 <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_12Hz5:
      *val = LSM6DSL_GY_ODR_12Hz5;
 8006010:	683b      	ldr	r3, [r7, #0]
 8006012:	2201      	movs	r2, #1
 8006014:	701a      	strb	r2, [r3, #0]
      break;
 8006016:	e027      	b.n	8006068 <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_26Hz:
      *val = LSM6DSL_GY_ODR_26Hz;
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	2202      	movs	r2, #2
 800601c:	701a      	strb	r2, [r3, #0]
      break;
 800601e:	e023      	b.n	8006068 <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_52Hz:
      *val = LSM6DSL_GY_ODR_52Hz;
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	2203      	movs	r2, #3
 8006024:	701a      	strb	r2, [r3, #0]
      break;
 8006026:	e01f      	b.n	8006068 <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_104Hz:
      *val = LSM6DSL_GY_ODR_104Hz;
 8006028:	683b      	ldr	r3, [r7, #0]
 800602a:	2204      	movs	r2, #4
 800602c:	701a      	strb	r2, [r3, #0]
      break;
 800602e:	e01b      	b.n	8006068 <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_208Hz:
      *val = LSM6DSL_GY_ODR_208Hz;
 8006030:	683b      	ldr	r3, [r7, #0]
 8006032:	2205      	movs	r2, #5
 8006034:	701a      	strb	r2, [r3, #0]
      break;
 8006036:	e017      	b.n	8006068 <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_416Hz:
      *val = LSM6DSL_GY_ODR_416Hz;
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	2206      	movs	r2, #6
 800603c:	701a      	strb	r2, [r3, #0]
      break;
 800603e:	e013      	b.n	8006068 <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_833Hz:
      *val = LSM6DSL_GY_ODR_833Hz;
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	2207      	movs	r2, #7
 8006044:	701a      	strb	r2, [r3, #0]
      break;
 8006046:	e00f      	b.n	8006068 <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_1k66Hz:
      *val = LSM6DSL_GY_ODR_1k66Hz;
 8006048:	683b      	ldr	r3, [r7, #0]
 800604a:	2208      	movs	r2, #8
 800604c:	701a      	strb	r2, [r3, #0]
      break;
 800604e:	e00b      	b.n	8006068 <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_3k33Hz:
      *val = LSM6DSL_GY_ODR_3k33Hz;
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	2209      	movs	r2, #9
 8006054:	701a      	strb	r2, [r3, #0]
      break;
 8006056:	e007      	b.n	8006068 <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_6k66Hz:
      *val = LSM6DSL_GY_ODR_6k66Hz;
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	220a      	movs	r2, #10
 800605c:	701a      	strb	r2, [r3, #0]
      break;
 800605e:	e003      	b.n	8006068 <lsm6dsl_gy_data_rate_get+0xb8>
    default:
      *val = LSM6DSL_GY_ODR_ND;
 8006060:	683b      	ldr	r3, [r7, #0]
 8006062:	220b      	movs	r2, #11
 8006064:	701a      	strb	r2, [r3, #0]
      break;
 8006066:	bf00      	nop
  }

  return ret;
 8006068:	68fb      	ldr	r3, [r7, #12]
}
 800606a:	4618      	mov	r0, r3
 800606c:	3710      	adds	r7, #16
 800606e:	46bd      	mov	sp, r7
 8006070:	bd80      	pop	{r7, pc}
 8006072:	bf00      	nop

08006074 <lsm6dsl_block_data_update_set>:
  * @param  val    Change the values of bdu in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8006074:	b580      	push	{r7, lr}
 8006076:	b084      	sub	sp, #16
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
 800607c:	460b      	mov	r3, r1
 800607e:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t*)&ctrl3_c, 1);
 8006080:	f107 0208 	add.w	r2, r7, #8
 8006084:	2301      	movs	r3, #1
 8006086:	2112      	movs	r1, #18
 8006088:	6878      	ldr	r0, [r7, #4]
 800608a:	f7ff fde7 	bl	8005c5c <lsm6dsl_read_reg>
 800608e:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	2b00      	cmp	r3, #0
 8006094:	d10f      	bne.n	80060b6 <lsm6dsl_block_data_update_set+0x42>
    ctrl3_c.bdu = val;
 8006096:	78fb      	ldrb	r3, [r7, #3]
 8006098:	f003 0301 	and.w	r3, r3, #1
 800609c:	b2da      	uxtb	r2, r3
 800609e:	7a3b      	ldrb	r3, [r7, #8]
 80060a0:	f362 1386 	bfi	r3, r2, #6, #1
 80060a4:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t*)&ctrl3_c, 1);
 80060a6:	f107 0208 	add.w	r2, r7, #8
 80060aa:	2301      	movs	r3, #1
 80060ac:	2112      	movs	r1, #18
 80060ae:	6878      	ldr	r0, [r7, #4]
 80060b0:	f7ff fdec 	bl	8005c8c <lsm6dsl_write_reg>
 80060b4:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 80060b6:	68fb      	ldr	r3, [r7, #12]
}
 80060b8:	4618      	mov	r0, r3
 80060ba:	3710      	adds	r7, #16
 80060bc:	46bd      	mov	sp, r7
 80060be:	bd80      	pop	{r7, pc}

080060c0 <lsm6dsl_angular_rate_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_angular_rate_raw_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 80060c0:	b580      	push	{r7, lr}
 80060c2:	b084      	sub	sp, #16
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
 80060c8:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_OUTX_L_G, buff, 6);
 80060ca:	2306      	movs	r3, #6
 80060cc:	683a      	ldr	r2, [r7, #0]
 80060ce:	2122      	movs	r1, #34	; 0x22
 80060d0:	6878      	ldr	r0, [r7, #4]
 80060d2:	f7ff fdc3 	bl	8005c5c <lsm6dsl_read_reg>
 80060d6:	60f8      	str	r0, [r7, #12]
  return ret;
 80060d8:	68fb      	ldr	r3, [r7, #12]
}
 80060da:	4618      	mov	r0, r3
 80060dc:	3710      	adds	r7, #16
 80060de:	46bd      	mov	sp, r7
 80060e0:	bd80      	pop	{r7, pc}

080060e2 <lsm6dsl_acceleration_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_acceleration_raw_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 80060e2:	b580      	push	{r7, lr}
 80060e4:	b084      	sub	sp, #16
 80060e6:	af00      	add	r7, sp, #0
 80060e8:	6078      	str	r0, [r7, #4]
 80060ea:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_OUTX_L_XL, buff, 6);
 80060ec:	2306      	movs	r3, #6
 80060ee:	683a      	ldr	r2, [r7, #0]
 80060f0:	2128      	movs	r1, #40	; 0x28
 80060f2:	6878      	ldr	r0, [r7, #4]
 80060f4:	f7ff fdb2 	bl	8005c5c <lsm6dsl_read_reg>
 80060f8:	60f8      	str	r0, [r7, #12]
  return ret;
 80060fa:	68fb      	ldr	r3, [r7, #12]
}
 80060fc:	4618      	mov	r0, r3
 80060fe:	3710      	adds	r7, #16
 8006100:	46bd      	mov	sp, r7
 8006102:	bd80      	pop	{r7, pc}

08006104 <lsm6dsl_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b084      	sub	sp, #16
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
 800610c:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_WHO_AM_I, buff, 1);
 800610e:	2301      	movs	r3, #1
 8006110:	683a      	ldr	r2, [r7, #0]
 8006112:	210f      	movs	r1, #15
 8006114:	6878      	ldr	r0, [r7, #4]
 8006116:	f7ff fda1 	bl	8005c5c <lsm6dsl_read_reg>
 800611a:	60f8      	str	r0, [r7, #12]
  return ret;
 800611c:	68fb      	ldr	r3, [r7, #12]
}
 800611e:	4618      	mov	r0, r3
 8006120:	3710      	adds	r7, #16
 8006122:	46bd      	mov	sp, r7
 8006124:	bd80      	pop	{r7, pc}

08006126 <lsm6dsl_auto_increment_set>:
  * @param  val    Change the values of if_inc in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_auto_increment_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8006126:	b580      	push	{r7, lr}
 8006128:	b084      	sub	sp, #16
 800612a:	af00      	add	r7, sp, #0
 800612c:	6078      	str	r0, [r7, #4]
 800612e:	460b      	mov	r3, r1
 8006130:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t*)&ctrl3_c, 1);
 8006132:	f107 0208 	add.w	r2, r7, #8
 8006136:	2301      	movs	r3, #1
 8006138:	2112      	movs	r1, #18
 800613a:	6878      	ldr	r0, [r7, #4]
 800613c:	f7ff fd8e 	bl	8005c5c <lsm6dsl_read_reg>
 8006140:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d10f      	bne.n	8006168 <lsm6dsl_auto_increment_set+0x42>
    ctrl3_c.if_inc = val;
 8006148:	78fb      	ldrb	r3, [r7, #3]
 800614a:	f003 0301 	and.w	r3, r3, #1
 800614e:	b2da      	uxtb	r2, r3
 8006150:	7a3b      	ldrb	r3, [r7, #8]
 8006152:	f362 0382 	bfi	r3, r2, #2, #1
 8006156:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t*)&ctrl3_c, 1);
 8006158:	f107 0208 	add.w	r2, r7, #8
 800615c:	2301      	movs	r3, #1
 800615e:	2112      	movs	r1, #18
 8006160:	6878      	ldr	r0, [r7, #4]
 8006162:	f7ff fd93 	bl	8005c8c <lsm6dsl_write_reg>
 8006166:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 8006168:	68fb      	ldr	r3, [r7, #12]
}
 800616a:	4618      	mov	r0, r3
 800616c:	3710      	adds	r7, #16
 800616e:	46bd      	mov	sp, r7
 8006170:	bd80      	pop	{r7, pc}

08006172 <lsm6dsl_fifo_mode_set>:
  * @param  val    Change the values of fifo_mode in reg FIFO_CTRL5
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_fifo_mode_set(stmdev_ctx_t *ctx, lsm6dsl_fifo_mode_t val)
{
 8006172:	b580      	push	{r7, lr}
 8006174:	b084      	sub	sp, #16
 8006176:	af00      	add	r7, sp, #0
 8006178:	6078      	str	r0, [r7, #4]
 800617a:	460b      	mov	r3, r1
 800617c:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_fifo_ctrl5_t fifo_ctrl5;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_FIFO_CTRL5, (uint8_t*)&fifo_ctrl5, 1);
 800617e:	f107 0208 	add.w	r2, r7, #8
 8006182:	2301      	movs	r3, #1
 8006184:	210a      	movs	r1, #10
 8006186:	6878      	ldr	r0, [r7, #4]
 8006188:	f7ff fd68 	bl	8005c5c <lsm6dsl_read_reg>
 800618c:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	2b00      	cmp	r3, #0
 8006192:	d10f      	bne.n	80061b4 <lsm6dsl_fifo_mode_set+0x42>
    fifo_ctrl5.fifo_mode = (uint8_t)val;
 8006194:	78fb      	ldrb	r3, [r7, #3]
 8006196:	f003 0307 	and.w	r3, r3, #7
 800619a:	b2da      	uxtb	r2, r3
 800619c:	7a3b      	ldrb	r3, [r7, #8]
 800619e:	f362 0302 	bfi	r3, r2, #0, #3
 80061a2:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_FIFO_CTRL5, (uint8_t*)&fifo_ctrl5, 1);
 80061a4:	f107 0208 	add.w	r2, r7, #8
 80061a8:	2301      	movs	r3, #1
 80061aa:	210a      	movs	r1, #10
 80061ac:	6878      	ldr	r0, [r7, #4]
 80061ae:	f7ff fd6d 	bl	8005c8c <lsm6dsl_write_reg>
 80061b2:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 80061b4:	68fb      	ldr	r3, [r7, #12]
}
 80061b6:	4618      	mov	r0, r3
 80061b8:	3710      	adds	r7, #16
 80061ba:	46bd      	mov	sp, r7
 80061bc:	bd80      	pop	{r7, pc}

080061be <VL53L0X_GetDeviceInfo>:

}

VL53L0X_Error VL53L0X_GetDeviceInfo(VL53L0X_DEV Dev,
	VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
 80061be:	b580      	push	{r7, lr}
 80061c0:	b084      	sub	sp, #16
 80061c2:	af00      	add	r7, sp, #0
 80061c4:	6078      	str	r0, [r7, #4]
 80061c6:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80061c8:	2300      	movs	r3, #0
 80061ca:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_device_info(Dev, pVL53L0X_DeviceInfo);
 80061cc:	6839      	ldr	r1, [r7, #0]
 80061ce:	6878      	ldr	r0, [r7, #4]
 80061d0:	f004 fdd6 	bl	800ad80 <VL53L0X_get_device_info>
 80061d4:	4603      	mov	r3, r0
 80061d6:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 80061d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80061dc:	4618      	mov	r0, r3
 80061de:	3710      	adds	r7, #16
 80061e0:	46bd      	mov	sp, r7
 80061e2:	bd80      	pop	{r7, pc}

080061e4 <VL53L0X_GetOffsetCalibrationDataMicroMeter>:
	return Status;
}

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(VL53L0X_DEV Dev,
	int32_t *pOffsetCalibrationDataMicroMeter)
{
 80061e4:	b580      	push	{r7, lr}
 80061e6:	b084      	sub	sp, #16
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	6078      	str	r0, [r7, #4]
 80061ec:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80061ee:	2300      	movs	r3, #0
 80061f0:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 80061f2:	6839      	ldr	r1, [r7, #0]
 80061f4:	6878      	ldr	r0, [r7, #4]
 80061f6:	f001 fc54 	bl	8007aa2 <VL53L0X_get_offset_calibration_data_micro_meter>
 80061fa:	4603      	mov	r3, r0
 80061fc:	73fb      	strb	r3, [r7, #15]
		pOffsetCalibrationDataMicroMeter);

	LOG_FUNCTION_END(Status);
	return Status;
 80061fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006202:	4618      	mov	r0, r3
 8006204:	3710      	adds	r7, #16
 8006206:	46bd      	mov	sp, r7
 8006208:	bd80      	pop	{r7, pc}
	...

0800620c <VL53L0X_DataInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_DataInit(VL53L0X_DEV Dev)
{
 800620c:	b5b0      	push	{r4, r5, r7, lr}
 800620e:	b094      	sub	sp, #80	; 0x50
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006214:	2300      	movs	r3, #0
 8006216:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
		0xFE,
		0x01);
#endif

	/* Set I2C standard mode */
	if (Status == VL53L0X_ERROR_NONE)
 800621a:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 800621e:	2b00      	cmp	r3, #0
 8006220:	d107      	bne.n	8006232 <VL53L0X_DataInit+0x26>
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 8006222:	2200      	movs	r2, #0
 8006224:	2188      	movs	r1, #136	; 0x88
 8006226:	6878      	ldr	r0, [r7, #4]
 8006228:	f004 ff6a 	bl	800b100 <VL53L0X_WrByte>
 800622c:	4603      	mov	r3, r0
 800622e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	2200      	movs	r2, #0
 8006236:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

	/* Default value is 1000 for Linearity Corrective Gain */
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006240:	f8a3 214e 	strh.w	r2, [r3, #334]	; 0x14e

	/* Dmax default Parameter */
	PALDevDataSet(Dev, DmaxCalRangeMilliMeter, 400);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800624a:	f8a3 2150 	strh.w	r2, [r3, #336]	; 0x150
	PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	4a71      	ldr	r2, [pc, #452]	; (8006418 <VL53L0X_DataInit+0x20c>)
 8006252:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
		(FixPoint1616_t)((0x00016B85))); /* 1.42 No Cover Glass*/

	/* Set Default static parameters
	 *set first temporary values 9.44MHz * 65536 = 618660 */
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	4a70      	ldr	r2, [pc, #448]	; (800641c <VL53L0X_DataInit+0x210>)
 800625a:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4

	/* Set Default XTalkCompensationRateMegaCps to 0  */
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	2200      	movs	r2, #0
 8006262:	621a      	str	r2, [r3, #32]

	/* Get default parameters */
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8006264:	f107 0308 	add.w	r3, r7, #8
 8006268:	4619      	mov	r1, r3
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	f000 fa5a 	bl	8006724 <VL53L0X_GetDeviceParameters>
 8006270:	4603      	mov	r3, r0
 8006272:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	if (Status == VL53L0X_ERROR_NONE) {
 8006276:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 800627a:	2b00      	cmp	r3, #0
 800627c:	d112      	bne.n	80062a4 <VL53L0X_DataInit+0x98>
		/* initialize PAL values */
		CurrentParameters.DeviceMode = VL53L0X_DEVICEMODE_SINGLE_RANGING;
 800627e:	2300      	movs	r3, #0
 8006280:	723b      	strb	r3, [r7, #8]
		CurrentParameters.HistogramMode = VL53L0X_HISTOGRAMMODE_DISABLED;
 8006282:	2300      	movs	r3, #0
 8006284:	727b      	strb	r3, [r7, #9]
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	f103 0410 	add.w	r4, r3, #16
 800628c:	f107 0508 	add.w	r5, r7, #8
 8006290:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006292:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006294:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006296:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006298:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800629a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800629c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80062a0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	}

	/* Sigma estimator variable */
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2264      	movs	r2, #100	; 0x64
 80062a8:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	f44f 7261 	mov.w	r2, #900	; 0x384
 80062b2:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80062bc:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 80062c6:	f8a3 213a 	strh.w	r2, [r3, #314]	; 0x13a

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2201      	movs	r2, #1
 80062ce:	f883 214c 	strb.w	r2, [r3, #332]	; 0x14c

	/* Enable all check */
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 80062d2:	2300      	movs	r3, #0
 80062d4:	64bb      	str	r3, [r7, #72]	; 0x48
 80062d6:	e014      	b.n	8006302 <VL53L0X_DataInit+0xf6>
		if (Status == VL53L0X_ERROR_NONE)
 80062d8:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d114      	bne.n	800630a <VL53L0X_DataInit+0xfe>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 80062e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80062e2:	b29b      	uxth	r3, r3
 80062e4:	2201      	movs	r2, #1
 80062e6:	4619      	mov	r1, r3
 80062e8:	6878      	ldr	r0, [r7, #4]
 80062ea:	f000 fd67 	bl	8006dbc <VL53L0X_SetLimitCheckEnable>
 80062ee:	4603      	mov	r3, r0
 80062f0:	461a      	mov	r2, r3
 80062f2:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80062f6:	4313      	orrs	r3, r2
 80062f8:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 80062fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80062fe:	3301      	adds	r3, #1
 8006300:	64bb      	str	r3, [r7, #72]	; 0x48
 8006302:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006304:	2b05      	cmp	r3, #5
 8006306:	dde7      	ble.n	80062d8 <VL53L0X_DataInit+0xcc>
 8006308:	e000      	b.n	800630c <VL53L0X_DataInit+0x100>
		else
			break;
 800630a:	bf00      	nop

	}

	/* Disable the following checks */
	if (Status == VL53L0X_ERROR_NONE)
 800630c:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8006310:	2b00      	cmp	r3, #0
 8006312:	d107      	bne.n	8006324 <VL53L0X_DataInit+0x118>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8006314:	2200      	movs	r2, #0
 8006316:	2102      	movs	r1, #2
 8006318:	6878      	ldr	r0, [r7, #4]
 800631a:	f000 fd4f 	bl	8006dbc <VL53L0X_SetLimitCheckEnable>
 800631e:	4603      	mov	r3, r0
 8006320:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8006324:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8006328:	2b00      	cmp	r3, #0
 800632a:	d107      	bne.n	800633c <VL53L0X_DataInit+0x130>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 800632c:	2200      	movs	r2, #0
 800632e:	2103      	movs	r1, #3
 8006330:	6878      	ldr	r0, [r7, #4]
 8006332:	f000 fd43 	bl	8006dbc <VL53L0X_SetLimitCheckEnable>
 8006336:	4603      	mov	r3, r0
 8006338:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

	if (Status == VL53L0X_ERROR_NONE)
 800633c:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8006340:	2b00      	cmp	r3, #0
 8006342:	d107      	bne.n	8006354 <VL53L0X_DataInit+0x148>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8006344:	2200      	movs	r2, #0
 8006346:	2104      	movs	r1, #4
 8006348:	6878      	ldr	r0, [r7, #4]
 800634a:	f000 fd37 	bl	8006dbc <VL53L0X_SetLimitCheckEnable>
 800634e:	4603      	mov	r3, r0
 8006350:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8006354:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8006358:	2b00      	cmp	r3, #0
 800635a:	d107      	bne.n	800636c <VL53L0X_DataInit+0x160>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 800635c:	2200      	movs	r2, #0
 800635e:	2105      	movs	r1, #5
 8006360:	6878      	ldr	r0, [r7, #4]
 8006362:	f000 fd2b 	bl	8006dbc <VL53L0X_SetLimitCheckEnable>
 8006366:	4603      	mov	r3, r0
 8006368:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

	/* Limit default values */
	if (Status == VL53L0X_ERROR_NONE) {
 800636c:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8006370:	2b00      	cmp	r3, #0
 8006372:	d108      	bne.n	8006386 <VL53L0X_DataInit+0x17a>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8006374:	f44f 1290 	mov.w	r2, #1179648	; 0x120000
 8006378:	2100      	movs	r1, #0
 800637a:	6878      	ldr	r0, [r7, #4]
 800637c:	f000 fdce 	bl	8006f1c <VL53L0X_SetLimitCheckValue>
 8006380:	4603      	mov	r3, r0
 8006382:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				(FixPoint1616_t)(18 * 65536));
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8006386:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 800638a:	2b00      	cmp	r3, #0
 800638c:	d108      	bne.n	80063a0 <VL53L0X_DataInit+0x194>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800638e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006392:	2101      	movs	r1, #1
 8006394:	6878      	ldr	r0, [r7, #4]
 8006396:	f000 fdc1 	bl	8006f1c <VL53L0X_SetLimitCheckValue>
 800639a:	4603      	mov	r3, r0
 800639c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				(FixPoint1616_t)(25 * 65536 / 100));
				/* 0.25 * 65536 */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80063a0:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d108      	bne.n	80063ba <VL53L0X_DataInit+0x1ae>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 80063a8:	f44f 120c 	mov.w	r2, #2293760	; 0x230000
 80063ac:	2102      	movs	r1, #2
 80063ae:	6878      	ldr	r0, [r7, #4]
 80063b0:	f000 fdb4 	bl	8006f1c <VL53L0X_SetLimitCheckValue>
 80063b4:	4603      	mov	r3, r0
 80063b6:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				(FixPoint1616_t)(35 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80063ba:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d107      	bne.n	80063d2 <VL53L0X_DataInit+0x1c6>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 80063c2:	2200      	movs	r2, #0
 80063c4:	2103      	movs	r1, #3
 80063c6:	6878      	ldr	r0, [r7, #4]
 80063c8:	f000 fda8 	bl	8006f1c <VL53L0X_SetLimitCheckValue>
 80063cc:	4603      	mov	r3, r0
 80063ce:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				(FixPoint1616_t)(0 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80063d2:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d10f      	bne.n	80063fa <VL53L0X_DataInit+0x1ee>

		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	22ff      	movs	r2, #255	; 0xff
 80063de:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80063e2:	22ff      	movs	r2, #255	; 0xff
 80063e4:	2101      	movs	r1, #1
 80063e6:	6878      	ldr	r0, [r7, #4]
 80063e8:	f004 fe8a 	bl	800b100 <VL53L0X_WrByte>
 80063ec:	4603      	mov	r3, r0
 80063ee:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			0xFF);

		/* Set PAL state to tell that we are waiting for call to
		 * VL53L0X_StaticInit */
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	2201      	movs	r2, #1
 80063f6:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
	}

	if (Status == VL53L0X_ERROR_NONE)
 80063fa:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d103      	bne.n	800640a <VL53L0X_DataInit+0x1fe>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	2200      	movs	r2, #0
 8006406:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115


	LOG_FUNCTION_END(Status);
	return Status;
 800640a:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
}
 800640e:	4618      	mov	r0, r3
 8006410:	3750      	adds	r7, #80	; 0x50
 8006412:	46bd      	mov	sp, r7
 8006414:	bdb0      	pop	{r4, r5, r7, pc}
 8006416:	bf00      	nop
 8006418:	00016b85 	.word	0x00016b85
 800641c:	000970a4 	.word	0x000970a4

08006420 <VL53L0X_StaticInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev)
{
 8006420:	b5b0      	push	{r4, r5, r7, lr}
 8006422:	b09e      	sub	sp, #120	; 0x78
 8006424:	af02      	add	r7, sp, #8
 8006426:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006428:	2300      	movs	r3, #0
 800642a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 800642e:	f107 031c 	add.w	r3, r7, #28
 8006432:	2240      	movs	r2, #64	; 0x40
 8006434:	2100      	movs	r1, #0
 8006436:	4618      	mov	r0, r3
 8006438:	f00c fcb1 	bl	8012d9e <memset>
	uint8_t *pTuningSettingBuffer;
	uint16_t tempword = 0;
 800643c:	2300      	movs	r3, #0
 800643e:	837b      	strh	r3, [r7, #26]
	uint8_t tempbyte = 0;
 8006440:	2300      	movs	r3, #0
 8006442:	767b      	strb	r3, [r7, #25]
	uint8_t UseInternalTuningSettings = 0;
 8006444:	2300      	movs	r3, #0
 8006446:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	uint32_t count = 0;
 800644a:	2300      	movs	r3, #0
 800644c:	663b      	str	r3, [r7, #96]	; 0x60
	uint8_t isApertureSpads = 0;
 800644e:	2300      	movs	r3, #0
 8006450:	763b      	strb	r3, [r7, #24]
	uint32_t refSpadCount = 0;
 8006452:	2300      	movs	r3, #0
 8006454:	617b      	str	r3, [r7, #20]
	uint8_t ApertureSpads = 0;
 8006456:	2300      	movs	r3, #0
 8006458:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t vcselPulsePeriodPCLK;
	FixPoint1616_t seqTimeoutMilliSecs;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 1);
 800645c:	2101      	movs	r1, #1
 800645e:	6878      	ldr	r0, [r7, #4]
 8006460:	f002 fa72 	bl	8008948 <VL53L0X_get_info_from_device>
 8006464:	4603      	mov	r3, r0
 8006466:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

	/* set the ref spad from NVM */
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	f893 3113 	ldrb.w	r3, [r3, #275]	; 0x113
 8006470:	663b      	str	r3, [r7, #96]	; 0x60
		ReferenceSpadCount);
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	f893 3114 	ldrb.w	r3, [r3, #276]	; 0x114
 8006478:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		ReferenceSpadType);

	/* NVM value invalid */
	if ((ApertureSpads > 1) ||
 800647c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006480:	2b01      	cmp	r3, #1
 8006482:	d80d      	bhi.n	80064a0 <VL53L0X_StaticInit+0x80>
 8006484:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006488:	2b01      	cmp	r3, #1
 800648a:	d102      	bne.n	8006492 <VL53L0X_StaticInit+0x72>
		((ApertureSpads == 1) && (count > 32)) ||
 800648c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800648e:	2b20      	cmp	r3, #32
 8006490:	d806      	bhi.n	80064a0 <VL53L0X_StaticInit+0x80>
 8006492:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006496:	2b00      	cmp	r3, #0
 8006498:	d10e      	bne.n	80064b8 <VL53L0X_StaticInit+0x98>
		((ApertureSpads == 0) && (count > 12)))
 800649a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800649c:	2b0c      	cmp	r3, #12
 800649e:	d90b      	bls.n	80064b8 <VL53L0X_StaticInit+0x98>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 80064a0:	f107 0218 	add.w	r2, r7, #24
 80064a4:	f107 0314 	add.w	r3, r7, #20
 80064a8:	4619      	mov	r1, r3
 80064aa:	6878      	ldr	r0, [r7, #4]
 80064ac:	f001 fcf4 	bl	8007e98 <VL53L0X_perform_ref_spad_management>
 80064b0:	4603      	mov	r3, r0
 80064b2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 80064b6:	e009      	b.n	80064cc <VL53L0X_StaticInit+0xac>
			&isApertureSpads);
	else
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 80064b8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80064bc:	461a      	mov	r2, r3
 80064be:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80064c0:	6878      	ldr	r0, [r7, #4]
 80064c2:	f001 fef5 	bl	80082b0 <VL53L0X_set_reference_spads>
 80064c6:	4603      	mov	r3, r0
 80064c8:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Initialize tuning settings buffer to prevent compiler warning. */
	pTuningSettingBuffer = DefaultTuningSettings;
 80064cc:	4b94      	ldr	r3, [pc, #592]	; (8006720 <VL53L0X_StaticInit+0x300>)
 80064ce:	66bb      	str	r3, [r7, #104]	; 0x68

	if (Status == VL53L0X_ERROR_NONE) {
 80064d0:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d10f      	bne.n	80064f8 <VL53L0X_StaticInit+0xd8>
		UseInternalTuningSettings = PALDevDataGet(Dev,
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	f893 314c 	ldrb.w	r3, [r3, #332]	; 0x14c
 80064de:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			UseInternalTuningSettings);

		if (UseInternalTuningSettings == 0)
 80064e2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d104      	bne.n	80064f4 <VL53L0X_StaticInit+0xd4>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80064f0:	66bb      	str	r3, [r7, #104]	; 0x68
 80064f2:	e001      	b.n	80064f8 <VL53L0X_StaticInit+0xd8>
				pTuningSettingsPointer);
		else
			pTuningSettingBuffer = DefaultTuningSettings;
 80064f4:	4b8a      	ldr	r3, [pc, #552]	; (8006720 <VL53L0X_StaticInit+0x300>)
 80064f6:	66bb      	str	r3, [r7, #104]	; 0x68

	}

	if (Status == VL53L0X_ERROR_NONE)
 80064f8:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d106      	bne.n	800650e <VL53L0X_StaticInit+0xee>
		Status = VL53L0X_load_tuning_settings(Dev, pTuningSettingBuffer);
 8006500:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006502:	6878      	ldr	r0, [r7, #4]
 8006504:	f003 fdca 	bl	800a09c <VL53L0X_load_tuning_settings>
 8006508:	4603      	mov	r3, r0
 800650a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Set interrupt config to new sample ready */
	if (Status == VL53L0X_ERROR_NONE) {
 800650e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8006512:	2b00      	cmp	r3, #0
 8006514:	d10a      	bne.n	800652c <VL53L0X_StaticInit+0x10c>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 8006516:	2300      	movs	r3, #0
 8006518:	9300      	str	r3, [sp, #0]
 800651a:	2304      	movs	r3, #4
 800651c:	2200      	movs	r2, #0
 800651e:	2100      	movs	r1, #0
 8006520:	6878      	ldr	r0, [r7, #4]
 8006522:	f001 f8ed 	bl	8007700 <VL53L0X_SetGpioConfig>
 8006526:	4603      	mov	r3, r0
 8006528:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
		VL53L0X_INTERRUPTPOLARITY_LOW);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800652c:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8006530:	2b00      	cmp	r3, #0
 8006532:	d121      	bne.n	8006578 <VL53L0X_StaticInit+0x158>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8006534:	2201      	movs	r2, #1
 8006536:	21ff      	movs	r1, #255	; 0xff
 8006538:	6878      	ldr	r0, [r7, #4]
 800653a:	f004 fde1 	bl	800b100 <VL53L0X_WrByte>
 800653e:	4603      	mov	r3, r0
 8006540:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 8006544:	f107 031a 	add.w	r3, r7, #26
 8006548:	461a      	mov	r2, r3
 800654a:	2184      	movs	r1, #132	; 0x84
 800654c:	6878      	ldr	r0, [r7, #4]
 800654e:	f004 fd63 	bl	800b018 <VL53L0X_RdWord>
 8006552:	4603      	mov	r3, r0
 8006554:	461a      	mov	r2, r3
 8006556:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800655a:	4313      	orrs	r3, r2
 800655c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8006560:	2200      	movs	r2, #0
 8006562:	21ff      	movs	r1, #255	; 0xff
 8006564:	6878      	ldr	r0, [r7, #4]
 8006566:	f004 fdcb 	bl	800b100 <VL53L0X_WrByte>
 800656a:	4603      	mov	r3, r0
 800656c:	461a      	mov	r2, r3
 800656e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8006572:	4313      	orrs	r3, r2
 8006574:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006578:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800657c:	2b00      	cmp	r3, #0
 800657e:	d105      	bne.n	800658c <VL53L0X_StaticInit+0x16c>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 8006580:	8b7b      	ldrh	r3, [r7, #26]
 8006582:	011b      	lsls	r3, r3, #4
 8006584:	461a      	mov	r2, r3
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
			VL53L0X_FIXPOINT412TOFIXPOINT1616(tempword));
	}

	/* After static init, some device parameters may be changed,
	 * so update them */
	if (Status == VL53L0X_ERROR_NONE)
 800658c:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8006590:	2b00      	cmp	r3, #0
 8006592:	d108      	bne.n	80065a6 <VL53L0X_StaticInit+0x186>
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8006594:	f107 031c 	add.w	r3, r7, #28
 8006598:	4619      	mov	r1, r3
 800659a:	6878      	ldr	r0, [r7, #4]
 800659c:	f000 f8c2 	bl	8006724 <VL53L0X_GetDeviceParameters>
 80065a0:	4603      	mov	r3, r0
 80065a2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	if (Status == VL53L0X_ERROR_NONE) {
 80065a6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d110      	bne.n	80065d0 <VL53L0X_StaticInit+0x1b0>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 80065ae:	f107 0319 	add.w	r3, r7, #25
 80065b2:	4619      	mov	r1, r3
 80065b4:	6878      	ldr	r0, [r7, #4]
 80065b6:	f000 f984 	bl	80068c2 <VL53L0X_GetFractionEnable>
 80065ba:	4603      	mov	r3, r0
 80065bc:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		if (Status == VL53L0X_ERROR_NONE)
 80065c0:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d103      	bne.n	80065d0 <VL53L0X_StaticInit+0x1b0>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 80065c8:	7e7a      	ldrb	r2, [r7, #25]
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	f883 2131 	strb.w	r2, [r3, #305]	; 0x131

	}

	if (Status == VL53L0X_ERROR_NONE)
 80065d0:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d10e      	bne.n	80065f6 <VL53L0X_StaticInit+0x1d6>
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	f103 0410 	add.w	r4, r3, #16
 80065de:	f107 051c 	add.w	r5, r7, #28
 80065e2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80065e4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80065e6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80065e8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80065ea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80065ec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80065ee:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80065f2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}


	/* read the sequence config and save it */
	if (Status == VL53L0X_ERROR_NONE) {
 80065f6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d111      	bne.n	8006622 <VL53L0X_StaticInit+0x202>
		Status = VL53L0X_RdByte(Dev,
 80065fe:	f107 0319 	add.w	r3, r7, #25
 8006602:	461a      	mov	r2, r3
 8006604:	2101      	movs	r1, #1
 8006606:	6878      	ldr	r0, [r7, #4]
 8006608:	f004 fc7f 	bl	800af0a <VL53L0X_RdByte>
 800660c:	4603      	mov	r3, r0
 800660e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
		if (Status == VL53L0X_ERROR_NONE)
 8006612:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8006616:	2b00      	cmp	r3, #0
 8006618:	d103      	bne.n	8006622 <VL53L0X_StaticInit+0x202>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 800661a:	7e7a      	ldrb	r2, [r7, #25]
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	/* Disable MSRC and TCC by default */
	if (Status == VL53L0X_ERROR_NONE)
 8006622:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8006626:	2b00      	cmp	r3, #0
 8006628:	d107      	bne.n	800663a <VL53L0X_StaticInit+0x21a>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 800662a:	2200      	movs	r2, #0
 800662c:	2100      	movs	r1, #0
 800662e:	6878      	ldr	r0, [r7, #4]
 8006630:	f000 f9bc 	bl	80069ac <VL53L0X_SetSequenceStepEnable>
 8006634:	4603      	mov	r3, r0
 8006636:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
					VL53L0X_SEQUENCESTEP_TCC, 0);


	if (Status == VL53L0X_ERROR_NONE)
 800663a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800663e:	2b00      	cmp	r3, #0
 8006640:	d107      	bne.n	8006652 <VL53L0X_StaticInit+0x232>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8006642:	2200      	movs	r2, #0
 8006644:	2102      	movs	r1, #2
 8006646:	6878      	ldr	r0, [r7, #4]
 8006648:	f000 f9b0 	bl	80069ac <VL53L0X_SetSequenceStepEnable>
 800664c:	4603      	mov	r3, r0
 800664e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_SEQUENCESTEP_MSRC, 0);


	/* Set PAL State to standby */
	if (Status == VL53L0X_ERROR_NONE)
 8006652:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8006656:	2b00      	cmp	r3, #0
 8006658:	d103      	bne.n	8006662 <VL53L0X_StaticInit+0x242>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	2203      	movs	r2, #3
 800665e:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132



	/* Store pre-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8006662:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8006666:	2b00      	cmp	r3, #0
 8006668:	d109      	bne.n	800667e <VL53L0X_StaticInit+0x25e>
		Status = VL53L0X_GetVcselPulsePeriod(
 800666a:	f107 0313 	add.w	r3, r7, #19
 800666e:	461a      	mov	r2, r3
 8006670:	2100      	movs	r1, #0
 8006672:	6878      	ldr	r0, [r7, #4]
 8006674:	f000 f982 	bl	800697c <VL53L0X_GetVcselPulsePeriod>
 8006678:	4603      	mov	r3, r0
 800667a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_PRE_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800667e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8006682:	2b00      	cmp	r3, #0
 8006684:	d103      	bne.n	800668e <VL53L0X_StaticInit+0x26e>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8006686:	7cfa      	ldrb	r2, [r7, #19]
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
				PreRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store final-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 800668e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8006692:	2b00      	cmp	r3, #0
 8006694:	d109      	bne.n	80066aa <VL53L0X_StaticInit+0x28a>
		Status = VL53L0X_GetVcselPulsePeriod(
 8006696:	f107 0313 	add.w	r3, r7, #19
 800669a:	461a      	mov	r2, r3
 800669c:	2101      	movs	r1, #1
 800669e:	6878      	ldr	r0, [r7, #4]
 80066a0:	f000 f96c 	bl	800697c <VL53L0X_GetVcselPulsePeriod>
 80066a4:	4603      	mov	r3, r0
 80066a6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80066aa:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d103      	bne.n	80066ba <VL53L0X_StaticInit+0x29a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 80066b2:	7cfa      	ldrb	r2, [r7, #19]
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
				FinalRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store pre-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 80066ba:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d109      	bne.n	80066d6 <VL53L0X_StaticInit+0x2b6>
		Status = VL53L0X_GetSequenceStepTimeout(
 80066c2:	f107 030c 	add.w	r3, r7, #12
 80066c6:	461a      	mov	r2, r3
 80066c8:	2103      	movs	r1, #3
 80066ca:	6878      	ldr	r0, [r7, #4]
 80066cc:	f000 faba 	bl	8006c44 <VL53L0X_GetSequenceStepTimeout>
 80066d0:	4603      	mov	r3, r0
 80066d2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_PRE_RANGE,
			&seqTimeoutMilliSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80066d6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d103      	bne.n	80066e6 <VL53L0X_StaticInit+0x2c6>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 80066de:	68fa      	ldr	r2, [r7, #12]
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
			PreRangeTimeoutMicroSecs,
			seqTimeoutMilliSecs);
	}

	/* Store final-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 80066e6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d109      	bne.n	8006702 <VL53L0X_StaticInit+0x2e2>
		Status = VL53L0X_GetSequenceStepTimeout(
 80066ee:	f107 030c 	add.w	r3, r7, #12
 80066f2:	461a      	mov	r2, r3
 80066f4:	2104      	movs	r1, #4
 80066f6:	6878      	ldr	r0, [r7, #4]
 80066f8:	f000 faa4 	bl	8006c44 <VL53L0X_GetSequenceStepTimeout>
 80066fc:	4603      	mov	r3, r0
 80066fe:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			&seqTimeoutMilliSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006702:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8006706:	2b00      	cmp	r3, #0
 8006708:	d103      	bne.n	8006712 <VL53L0X_StaticInit+0x2f2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 800670a:	68fa      	ldr	r2, [r7, #12]
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
			FinalRangeTimeoutMicroSecs,
			seqTimeoutMilliSecs);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006712:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
}
 8006716:	4618      	mov	r0, r3
 8006718:	3770      	adds	r7, #112	; 0x70
 800671a:	46bd      	mov	sp, r7
 800671c:	bdb0      	pop	{r4, r5, r7, pc}
 800671e:	bf00      	nop
 8006720:	200000c0 	.word	0x200000c0

08006724 <VL53L0X_GetDeviceParameters>:
	return Status;
}

VL53L0X_Error VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
	VL53L0X_DeviceParameters_t *pDeviceParameters)
{
 8006724:	b580      	push	{r7, lr}
 8006726:	b084      	sub	sp, #16
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]
 800672c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800672e:	2300      	movs	r3, #0
 8006730:	73fb      	strb	r3, [r7, #15]
	int i;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 8006732:	683b      	ldr	r3, [r7, #0]
 8006734:	4619      	mov	r1, r3
 8006736:	6878      	ldr	r0, [r7, #4]
 8006738:	f000 f8b0 	bl	800689c <VL53L0X_GetDeviceMode>
 800673c:	4603      	mov	r3, r0
 800673e:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8006740:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006744:	2b00      	cmp	r3, #0
 8006746:	d107      	bne.n	8006758 <VL53L0X_GetDeviceParameters+0x34>
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 8006748:	683b      	ldr	r3, [r7, #0]
 800674a:	3308      	adds	r3, #8
 800674c:	4619      	mov	r1, r3
 800674e:	6878      	ldr	r0, [r7, #4]
 8006750:	f000 fab8 	bl	8006cc4 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 8006754:	4603      	mov	r3, r0
 8006756:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->InterMeasurementPeriodMilliSeconds));


	if (Status == VL53L0X_ERROR_NONE)
 8006758:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800675c:	2b00      	cmp	r3, #0
 800675e:	d102      	bne.n	8006766 <VL53L0X_GetDeviceParameters+0x42>
		pDeviceParameters->XTalkCompensationEnable = 0;
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	2200      	movs	r2, #0
 8006764:	731a      	strb	r2, [r3, #12]

	if (Status == VL53L0X_ERROR_NONE)
 8006766:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800676a:	2b00      	cmp	r3, #0
 800676c:	d107      	bne.n	800677e <VL53L0X_GetDeviceParameters+0x5a>
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 800676e:	683b      	ldr	r3, [r7, #0]
 8006770:	3310      	adds	r3, #16
 8006772:	4619      	mov	r1, r3
 8006774:	6878      	ldr	r0, [r7, #4]
 8006776:	f000 faee 	bl	8006d56 <VL53L0X_GetXTalkCompensationRateMegaCps>
 800677a:	4603      	mov	r3, r0
 800677c:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->XTalkCompensationRateMegaCps));


	if (Status == VL53L0X_ERROR_NONE)
 800677e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006782:	2b00      	cmp	r3, #0
 8006784:	d107      	bne.n	8006796 <VL53L0X_GetDeviceParameters+0x72>
		Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(Dev,
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	3314      	adds	r3, #20
 800678a:	4619      	mov	r1, r3
 800678c:	6878      	ldr	r0, [r7, #4]
 800678e:	f7ff fd29 	bl	80061e4 <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 8006792:	4603      	mov	r3, r0
 8006794:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->RangeOffsetMicroMeters));


	if (Status == VL53L0X_ERROR_NONE) {
 8006796:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800679a:	2b00      	cmp	r3, #0
 800679c:	d134      	bne.n	8006808 <VL53L0X_GetDeviceParameters+0xe4>
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800679e:	2300      	movs	r3, #0
 80067a0:	60bb      	str	r3, [r7, #8]
 80067a2:	e02a      	b.n	80067fa <VL53L0X_GetDeviceParameters+0xd6>
			/* get first the values, then the enables.
			 * VL53L0X_GetLimitCheckValue will modify the enable
			 * flags
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 80067a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d12a      	bne.n	8006802 <VL53L0X_GetDeviceParameters+0xde>
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 80067ac:	68bb      	ldr	r3, [r7, #8]
 80067ae:	b299      	uxth	r1, r3
 80067b0:	68bb      	ldr	r3, [r7, #8]
 80067b2:	3308      	adds	r3, #8
 80067b4:	009b      	lsls	r3, r3, #2
 80067b6:	683a      	ldr	r2, [r7, #0]
 80067b8:	4413      	add	r3, r2
 80067ba:	3304      	adds	r3, #4
 80067bc:	461a      	mov	r2, r3
 80067be:	6878      	ldr	r0, [r7, #4]
 80067c0:	f000 fc0e 	bl	8006fe0 <VL53L0X_GetLimitCheckValue>
 80067c4:	4603      	mov	r3, r0
 80067c6:	461a      	mov	r2, r3
 80067c8:	7bfb      	ldrb	r3, [r7, #15]
 80067ca:	4313      	orrs	r3, r2
 80067cc:	73fb      	strb	r3, [r7, #15]
				&(pDeviceParameters->LimitChecksValue[i]));
			} else {
				break;
			}
			if (Status == VL53L0X_ERROR_NONE) {
 80067ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d117      	bne.n	8006806 <VL53L0X_GetDeviceParameters+0xe2>
				Status |= VL53L0X_GetLimitCheckEnable(Dev, i,
 80067d6:	68bb      	ldr	r3, [r7, #8]
 80067d8:	b299      	uxth	r1, r3
 80067da:	68bb      	ldr	r3, [r7, #8]
 80067dc:	3318      	adds	r3, #24
 80067de:	683a      	ldr	r2, [r7, #0]
 80067e0:	4413      	add	r3, r2
 80067e2:	461a      	mov	r2, r3
 80067e4:	6878      	ldr	r0, [r7, #4]
 80067e6:	f000 fb75 	bl	8006ed4 <VL53L0X_GetLimitCheckEnable>
 80067ea:	4603      	mov	r3, r0
 80067ec:	461a      	mov	r2, r3
 80067ee:	7bfb      	ldrb	r3, [r7, #15]
 80067f0:	4313      	orrs	r3, r2
 80067f2:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 80067f4:	68bb      	ldr	r3, [r7, #8]
 80067f6:	3301      	adds	r3, #1
 80067f8:	60bb      	str	r3, [r7, #8]
 80067fa:	68bb      	ldr	r3, [r7, #8]
 80067fc:	2b05      	cmp	r3, #5
 80067fe:	ddd1      	ble.n	80067a4 <VL53L0X_GetDeviceParameters+0x80>
 8006800:	e002      	b.n	8006808 <VL53L0X_GetDeviceParameters+0xe4>
				break;
 8006802:	bf00      	nop
 8006804:	e000      	b.n	8006808 <VL53L0X_GetDeviceParameters+0xe4>
				&(pDeviceParameters->LimitChecksEnable[i]));
			} else {
				break;
 8006806:	bf00      	nop
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006808:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d107      	bne.n	8006820 <VL53L0X_GetDeviceParameters+0xfc>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	333c      	adds	r3, #60	; 0x3c
 8006814:	4619      	mov	r1, r3
 8006816:	6878      	ldr	r0, [r7, #4]
 8006818:	f000 fc70 	bl	80070fc <VL53L0X_GetWrapAroundCheckEnable>
 800681c:	4603      	mov	r3, r0
 800681e:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->WrapAroundCheckEnable));
	}

	/* Need to be done at the end as it uses VCSELPulsePeriod */
	if (Status == VL53L0X_ERROR_NONE) {
 8006820:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006824:	2b00      	cmp	r3, #0
 8006826:	d107      	bne.n	8006838 <VL53L0X_GetDeviceParameters+0x114>
		Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(Dev,
 8006828:	683b      	ldr	r3, [r7, #0]
 800682a:	3304      	adds	r3, #4
 800682c:	4619      	mov	r1, r3
 800682e:	6878      	ldr	r0, [r7, #4]
 8006830:	f000 f879 	bl	8006926 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 8006834:	4603      	mov	r3, r0
 8006836:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006838:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800683c:	4618      	mov	r0, r3
 800683e:	3710      	adds	r7, #16
 8006840:	46bd      	mov	sp, r7
 8006842:	bd80      	pop	{r7, pc}

08006844 <VL53L0X_SetDeviceMode>:

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev, VL53L0X_DeviceModes DeviceMode)
{
 8006844:	b480      	push	{r7}
 8006846:	b085      	sub	sp, #20
 8006848:	af00      	add	r7, sp, #0
 800684a:	6078      	str	r0, [r7, #4]
 800684c:	460b      	mov	r3, r1
 800684e:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006850:	2300      	movs	r3, #0
 8006852:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("%d", (int)DeviceMode);

	switch (DeviceMode) {
 8006854:	78fb      	ldrb	r3, [r7, #3]
 8006856:	2b15      	cmp	r3, #21
 8006858:	bf8c      	ite	hi
 800685a:	2201      	movhi	r2, #1
 800685c:	2200      	movls	r2, #0
 800685e:	b2d2      	uxtb	r2, r2
 8006860:	2a00      	cmp	r2, #0
 8006862:	d10e      	bne.n	8006882 <VL53L0X_SetDeviceMode+0x3e>
 8006864:	2201      	movs	r2, #1
 8006866:	409a      	lsls	r2, r3
 8006868:	4b0b      	ldr	r3, [pc, #44]	; (8006898 <VL53L0X_SetDeviceMode+0x54>)
 800686a:	4013      	ands	r3, r2
 800686c:	2b00      	cmp	r3, #0
 800686e:	bf14      	ite	ne
 8006870:	2301      	movne	r3, #1
 8006872:	2300      	moveq	r3, #0
 8006874:	b2db      	uxtb	r3, r3
 8006876:	2b00      	cmp	r3, #0
 8006878:	d003      	beq.n	8006882 <VL53L0X_SetDeviceMode+0x3e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	78fa      	ldrb	r2, [r7, #3]
 800687e:	741a      	strb	r2, [r3, #16]
		break;
 8006880:	e001      	b.n	8006886 <VL53L0X_SetDeviceMode+0x42>
	default:
		/* Unsupported mode */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 8006882:	23f8      	movs	r3, #248	; 0xf8
 8006884:	73fb      	strb	r3, [r7, #15]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006886:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800688a:	4618      	mov	r0, r3
 800688c:	3714      	adds	r7, #20
 800688e:	46bd      	mov	sp, r7
 8006890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006894:	4770      	bx	lr
 8006896:	bf00      	nop
 8006898:	0030000b 	.word	0x0030000b

0800689c <VL53L0X_GetDeviceMode>:

VL53L0X_Error VL53L0X_GetDeviceMode(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes *pDeviceMode)
{
 800689c:	b480      	push	{r7}
 800689e:	b085      	sub	sp, #20
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	6078      	str	r0, [r7, #4]
 80068a4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80068a6:	2300      	movs	r3, #0
 80068a8:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	7c1a      	ldrb	r2, [r3, #16]
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 80068b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80068b6:	4618      	mov	r0, r3
 80068b8:	3714      	adds	r7, #20
 80068ba:	46bd      	mov	sp, r7
 80068bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c0:	4770      	bx	lr

080068c2 <VL53L0X_GetFractionEnable>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 80068c2:	b580      	push	{r7, lr}
 80068c4:	b084      	sub	sp, #16
 80068c6:	af00      	add	r7, sp, #0
 80068c8:	6078      	str	r0, [r7, #4]
 80068ca:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80068cc:	2300      	movs	r3, #0
 80068ce:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 80068d0:	683a      	ldr	r2, [r7, #0]
 80068d2:	2109      	movs	r1, #9
 80068d4:	6878      	ldr	r0, [r7, #4]
 80068d6:	f004 fb18 	bl	800af0a <VL53L0X_RdByte>
 80068da:	4603      	mov	r3, r0
 80068dc:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 80068de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d106      	bne.n	80068f4 <VL53L0X_GetFractionEnable+0x32>
		*pEnabled = (*pEnabled & 1);
 80068e6:	683b      	ldr	r3, [r7, #0]
 80068e8:	781b      	ldrb	r3, [r3, #0]
 80068ea:	f003 0301 	and.w	r3, r3, #1
 80068ee:	b2da      	uxtb	r2, r3
 80068f0:	683b      	ldr	r3, [r7, #0]
 80068f2:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 80068f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80068f8:	4618      	mov	r0, r3
 80068fa:	3710      	adds	r7, #16
 80068fc:	46bd      	mov	sp, r7
 80068fe:	bd80      	pop	{r7, pc}

08006900 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 8006900:	b580      	push	{r7, lr}
 8006902:	b084      	sub	sp, #16
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]
 8006908:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800690a:	2300      	movs	r3, #0
 800690c:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 800690e:	6839      	ldr	r1, [r7, #0]
 8006910:	6878      	ldr	r0, [r7, #4]
 8006912:	f003 fa32 	bl	8009d7a <VL53L0X_set_measurement_timing_budget_micro_seconds>
 8006916:	4603      	mov	r3, r0
 8006918:	73fb      	strb	r3, [r7, #15]
		MeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);

	return Status;
 800691a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800691e:	4618      	mov	r0, r3
 8006920:	3710      	adds	r7, #16
 8006922:	46bd      	mov	sp, r7
 8006924:	bd80      	pop	{r7, pc}

08006926 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 8006926:	b580      	push	{r7, lr}
 8006928:	b084      	sub	sp, #16
 800692a:	af00      	add	r7, sp, #0
 800692c:	6078      	str	r0, [r7, #4]
 800692e:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006930:	2300      	movs	r3, #0
 8006932:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 8006934:	6839      	ldr	r1, [r7, #0]
 8006936:	6878      	ldr	r0, [r7, #4]
 8006938:	f003 faff 	bl	8009f3a <VL53L0X_get_measurement_timing_budget_micro_seconds>
 800693c:	4603      	mov	r3, r0
 800693e:	73fb      	strb	r3, [r7, #15]
		pMeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);
	return Status;
 8006940:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006944:	4618      	mov	r0, r3
 8006946:	3710      	adds	r7, #16
 8006948:	46bd      	mov	sp, r7
 800694a:	bd80      	pop	{r7, pc}

0800694c <VL53L0X_SetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_SetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 800694c:	b580      	push	{r7, lr}
 800694e:	b084      	sub	sp, #16
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
 8006954:	460b      	mov	r3, r1
 8006956:	70fb      	strb	r3, [r7, #3]
 8006958:	4613      	mov	r3, r2
 800695a:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800695c:	2300      	movs	r3, #0
 800695e:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_vcsel_pulse_period(Dev, VcselPeriodType,
 8006960:	78ba      	ldrb	r2, [r7, #2]
 8006962:	78fb      	ldrb	r3, [r7, #3]
 8006964:	4619      	mov	r1, r3
 8006966:	6878      	ldr	r0, [r7, #4]
 8006968:	f002 ff47 	bl	80097fa <VL53L0X_set_vcsel_pulse_period>
 800696c:	4603      	mov	r3, r0
 800696e:	73fb      	strb	r3, [r7, #15]
		VCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 8006970:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006974:	4618      	mov	r0, r3
 8006976:	3710      	adds	r7, #16
 8006978:	46bd      	mov	sp, r7
 800697a:	bd80      	pop	{r7, pc}

0800697c <VL53L0X_GetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 800697c:	b580      	push	{r7, lr}
 800697e:	b086      	sub	sp, #24
 8006980:	af00      	add	r7, sp, #0
 8006982:	60f8      	str	r0, [r7, #12]
 8006984:	460b      	mov	r3, r1
 8006986:	607a      	str	r2, [r7, #4]
 8006988:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800698a:	2300      	movs	r3, #0
 800698c:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 800698e:	7afb      	ldrb	r3, [r7, #11]
 8006990:	687a      	ldr	r2, [r7, #4]
 8006992:	4619      	mov	r1, r3
 8006994:	68f8      	ldr	r0, [r7, #12]
 8006996:	f003 f9b9 	bl	8009d0c <VL53L0X_get_vcsel_pulse_period>
 800699a:	4603      	mov	r3, r0
 800699c:	75fb      	strb	r3, [r7, #23]
		pVCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 800699e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80069a2:	4618      	mov	r0, r3
 80069a4:	3718      	adds	r7, #24
 80069a6:	46bd      	mov	sp, r7
 80069a8:	bd80      	pop	{r7, pc}
	...

080069ac <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b086      	sub	sp, #24
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	6078      	str	r0, [r7, #4]
 80069b4:	460b      	mov	r3, r1
 80069b6:	70fb      	strb	r3, [r7, #3]
 80069b8:	4613      	mov	r3, r2
 80069ba:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80069bc:	2300      	movs	r3, #0
 80069be:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 80069c0:	2300      	movs	r3, #0
 80069c2:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfigNew = 0;
 80069c4:	2300      	movs	r3, #0
 80069c6:	75bb      	strb	r3, [r7, #22]
	uint32_t MeasurementTimingBudgetMicroSeconds;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80069c8:	f107 030f 	add.w	r3, r7, #15
 80069cc:	461a      	mov	r2, r3
 80069ce:	2101      	movs	r1, #1
 80069d0:	6878      	ldr	r0, [r7, #4]
 80069d2:	f004 fa9a 	bl	800af0a <VL53L0X_RdByte>
 80069d6:	4603      	mov	r3, r0
 80069d8:	75fb      	strb	r3, [r7, #23]
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;
 80069da:	7bfb      	ldrb	r3, [r7, #15]
 80069dc:	75bb      	strb	r3, [r7, #22]

	if (Status == VL53L0X_ERROR_NONE) {
 80069de:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d15a      	bne.n	8006a9c <VL53L0X_SetSequenceStepEnable+0xf0>
		if (SequenceStepEnabled == 1) {
 80069e6:	78bb      	ldrb	r3, [r7, #2]
 80069e8:	2b01      	cmp	r3, #1
 80069ea:	d12b      	bne.n	8006a44 <VL53L0X_SetSequenceStepEnable+0x98>

			/* Enable requested sequence step
			 */
			switch (SequenceStepId) {
 80069ec:	78fb      	ldrb	r3, [r7, #3]
 80069ee:	2b04      	cmp	r3, #4
 80069f0:	d825      	bhi.n	8006a3e <VL53L0X_SetSequenceStepEnable+0x92>
 80069f2:	a201      	add	r2, pc, #4	; (adr r2, 80069f8 <VL53L0X_SetSequenceStepEnable+0x4c>)
 80069f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069f8:	08006a0d 	.word	0x08006a0d
 80069fc:	08006a17 	.word	0x08006a17
 8006a00:	08006a21 	.word	0x08006a21
 8006a04:	08006a2b 	.word	0x08006a2b
 8006a08:	08006a35 	.word	0x08006a35
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew |= 0x10;
 8006a0c:	7dbb      	ldrb	r3, [r7, #22]
 8006a0e:	f043 0310 	orr.w	r3, r3, #16
 8006a12:	75bb      	strb	r3, [r7, #22]
				break;
 8006a14:	e043      	b.n	8006a9e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew |= 0x28;
 8006a16:	7dbb      	ldrb	r3, [r7, #22]
 8006a18:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 8006a1c:	75bb      	strb	r3, [r7, #22]
				break;
 8006a1e:	e03e      	b.n	8006a9e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew |= 0x04;
 8006a20:	7dbb      	ldrb	r3, [r7, #22]
 8006a22:	f043 0304 	orr.w	r3, r3, #4
 8006a26:	75bb      	strb	r3, [r7, #22]
				break;
 8006a28:	e039      	b.n	8006a9e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew |= 0x40;
 8006a2a:	7dbb      	ldrb	r3, [r7, #22]
 8006a2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006a30:	75bb      	strb	r3, [r7, #22]
				break;
 8006a32:	e034      	b.n	8006a9e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew |= 0x80;
 8006a34:	7dbb      	ldrb	r3, [r7, #22]
 8006a36:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006a3a:	75bb      	strb	r3, [r7, #22]
				break;
 8006a3c:	e02f      	b.n	8006a9e <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006a3e:	23fc      	movs	r3, #252	; 0xfc
 8006a40:	75fb      	strb	r3, [r7, #23]
 8006a42:	e02c      	b.n	8006a9e <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		} else {
			/* Disable requested sequence step
			 */
			switch (SequenceStepId) {
 8006a44:	78fb      	ldrb	r3, [r7, #3]
 8006a46:	2b04      	cmp	r3, #4
 8006a48:	d825      	bhi.n	8006a96 <VL53L0X_SetSequenceStepEnable+0xea>
 8006a4a:	a201      	add	r2, pc, #4	; (adr r2, 8006a50 <VL53L0X_SetSequenceStepEnable+0xa4>)
 8006a4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a50:	08006a65 	.word	0x08006a65
 8006a54:	08006a6f 	.word	0x08006a6f
 8006a58:	08006a79 	.word	0x08006a79
 8006a5c:	08006a83 	.word	0x08006a83
 8006a60:	08006a8d 	.word	0x08006a8d
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew &= 0xef;
 8006a64:	7dbb      	ldrb	r3, [r7, #22]
 8006a66:	f023 0310 	bic.w	r3, r3, #16
 8006a6a:	75bb      	strb	r3, [r7, #22]
				break;
 8006a6c:	e017      	b.n	8006a9e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew &= 0xd7;
 8006a6e:	7dbb      	ldrb	r3, [r7, #22]
 8006a70:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 8006a74:	75bb      	strb	r3, [r7, #22]
				break;
 8006a76:	e012      	b.n	8006a9e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew &= 0xfb;
 8006a78:	7dbb      	ldrb	r3, [r7, #22]
 8006a7a:	f023 0304 	bic.w	r3, r3, #4
 8006a7e:	75bb      	strb	r3, [r7, #22]
				break;
 8006a80:	e00d      	b.n	8006a9e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew &= 0xbf;
 8006a82:	7dbb      	ldrb	r3, [r7, #22]
 8006a84:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a88:	75bb      	strb	r3, [r7, #22]
				break;
 8006a8a:	e008      	b.n	8006a9e <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew &= 0x7f;
 8006a8c:	7dbb      	ldrb	r3, [r7, #22]
 8006a8e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006a92:	75bb      	strb	r3, [r7, #22]
				break;
 8006a94:	e003      	b.n	8006a9e <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006a96:	23fc      	movs	r3, #252	; 0xfc
 8006a98:	75fb      	strb	r3, [r7, #23]
 8006a9a:	e000      	b.n	8006a9e <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		}
 8006a9c:	bf00      	nop
	}

	if (SequenceConfigNew != SequenceConfig) {
 8006a9e:	7bfb      	ldrb	r3, [r7, #15]
 8006aa0:	7dba      	ldrb	r2, [r7, #22]
 8006aa2:	429a      	cmp	r2, r3
 8006aa4:	d01e      	beq.n	8006ae4 <VL53L0X_SetSequenceStepEnable+0x138>
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
 8006aa6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d107      	bne.n	8006abe <VL53L0X_SetSequenceStepEnable+0x112>
			Status = VL53L0X_WrByte(Dev,
 8006aae:	7dbb      	ldrb	r3, [r7, #22]
 8006ab0:	461a      	mov	r2, r3
 8006ab2:	2101      	movs	r1, #1
 8006ab4:	6878      	ldr	r0, [r7, #4]
 8006ab6:	f004 fb23 	bl	800b100 <VL53L0X_WrByte>
 8006aba:	4603      	mov	r3, r0
 8006abc:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 8006abe:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d103      	bne.n	8006ace <VL53L0X_SetSequenceStepEnable+0x122>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	7dba      	ldrb	r2, [r7, #22]
 8006aca:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130


		/* Recalculate timing budget */
		if (Status == VL53L0X_ERROR_NONE) {
 8006ace:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d106      	bne.n	8006ae4 <VL53L0X_SetSequenceStepEnable+0x138>
			VL53L0X_GETPARAMETERFIELD(Dev,
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	695b      	ldr	r3, [r3, #20]
 8006ada:	613b      	str	r3, [r7, #16]
				MeasurementTimingBudgetMicroSeconds,
				MeasurementTimingBudgetMicroSeconds);

			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 8006adc:	6939      	ldr	r1, [r7, #16]
 8006ade:	6878      	ldr	r0, [r7, #4]
 8006ae0:	f7ff ff0e 	bl	8006900 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
		}
	}

	LOG_FUNCTION_END(Status);

	return Status;
 8006ae4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006ae8:	4618      	mov	r0, r3
 8006aea:	3718      	adds	r7, #24
 8006aec:	46bd      	mov	sp, r7
 8006aee:	bd80      	pop	{r7, pc}

08006af0 <sequence_step_enabled>:

VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceConfig,
	uint8_t *pSequenceStepEnabled)
{
 8006af0:	b480      	push	{r7}
 8006af2:	b087      	sub	sp, #28
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	60f8      	str	r0, [r7, #12]
 8006af8:	607b      	str	r3, [r7, #4]
 8006afa:	460b      	mov	r3, r1
 8006afc:	72fb      	strb	r3, [r7, #11]
 8006afe:	4613      	mov	r3, r2
 8006b00:	72bb      	strb	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006b02:	2300      	movs	r3, #0
 8006b04:	75fb      	strb	r3, [r7, #23]
	*pSequenceStepEnabled = 0;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	2200      	movs	r2, #0
 8006b0a:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_START("");

	switch (SequenceStepId) {
 8006b0c:	7afb      	ldrb	r3, [r7, #11]
 8006b0e:	2b04      	cmp	r3, #4
 8006b10:	d836      	bhi.n	8006b80 <sequence_step_enabled+0x90>
 8006b12:	a201      	add	r2, pc, #4	; (adr r2, 8006b18 <sequence_step_enabled+0x28>)
 8006b14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b18:	08006b2d 	.word	0x08006b2d
 8006b1c:	08006b3f 	.word	0x08006b3f
 8006b20:	08006b51 	.word	0x08006b51
 8006b24:	08006b63 	.word	0x08006b63
 8006b28:	08006b75 	.word	0x08006b75
	case VL53L0X_SEQUENCESTEP_TCC:
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 8006b2c:	7abb      	ldrb	r3, [r7, #10]
 8006b2e:	111b      	asrs	r3, r3, #4
 8006b30:	b2db      	uxtb	r3, r3
 8006b32:	f003 0301 	and.w	r3, r3, #1
 8006b36:	b2da      	uxtb	r2, r3
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	701a      	strb	r2, [r3, #0]
		break;
 8006b3c:	e022      	b.n	8006b84 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_DSS:
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 8006b3e:	7abb      	ldrb	r3, [r7, #10]
 8006b40:	10db      	asrs	r3, r3, #3
 8006b42:	b2db      	uxtb	r3, r3
 8006b44:	f003 0301 	and.w	r3, r3, #1
 8006b48:	b2da      	uxtb	r2, r3
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	701a      	strb	r2, [r3, #0]
		break;
 8006b4e:	e019      	b.n	8006b84 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_MSRC:
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 8006b50:	7abb      	ldrb	r3, [r7, #10]
 8006b52:	109b      	asrs	r3, r3, #2
 8006b54:	b2db      	uxtb	r3, r3
 8006b56:	f003 0301 	and.w	r3, r3, #1
 8006b5a:	b2da      	uxtb	r2, r3
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	701a      	strb	r2, [r3, #0]
		break;
 8006b60:	e010      	b.n	8006b84 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_PRE_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 8006b62:	7abb      	ldrb	r3, [r7, #10]
 8006b64:	119b      	asrs	r3, r3, #6
 8006b66:	b2db      	uxtb	r3, r3
 8006b68:	f003 0301 	and.w	r3, r3, #1
 8006b6c:	b2da      	uxtb	r2, r3
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	701a      	strb	r2, [r3, #0]
		break;
 8006b72:	e007      	b.n	8006b84 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 8006b74:	7abb      	ldrb	r3, [r7, #10]
 8006b76:	09db      	lsrs	r3, r3, #7
 8006b78:	b2da      	uxtb	r2, r3
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	701a      	strb	r2, [r3, #0]
		break;
 8006b7e:	e001      	b.n	8006b84 <sequence_step_enabled+0x94>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006b80:	23fc      	movs	r3, #252	; 0xfc
 8006b82:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006b84:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006b88:	4618      	mov	r0, r3
 8006b8a:	371c      	adds	r7, #28
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b92:	4770      	bx	lr

08006b94 <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 8006b94:	b580      	push	{r7, lr}
 8006b96:	b084      	sub	sp, #16
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	6078      	str	r0, [r7, #4]
 8006b9c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfig = 0;
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	73bb      	strb	r3, [r7, #14]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8006ba6:	f107 030e 	add.w	r3, r7, #14
 8006baa:	461a      	mov	r2, r3
 8006bac:	2101      	movs	r1, #1
 8006bae:	6878      	ldr	r0, [r7, #4]
 8006bb0:	f004 f9ab 	bl	800af0a <VL53L0X_RdByte>
 8006bb4:	4603      	mov	r3, r0
 8006bb6:	73fb      	strb	r3, [r7, #15]
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 8006bb8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d107      	bne.n	8006bd0 <VL53L0X_GetSequenceStepEnables+0x3c>
		Status = sequence_step_enabled(Dev,
 8006bc0:	7bba      	ldrb	r2, [r7, #14]
 8006bc2:	683b      	ldr	r3, [r7, #0]
 8006bc4:	2100      	movs	r1, #0
 8006bc6:	6878      	ldr	r0, [r7, #4]
 8006bc8:	f7ff ff92 	bl	8006af0 <sequence_step_enabled>
 8006bcc:	4603      	mov	r3, r0
 8006bce:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
			&pSchedulerSequenceSteps->TccOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8006bd0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d108      	bne.n	8006bea <VL53L0X_GetSequenceStepEnables+0x56>
		Status = sequence_step_enabled(Dev,
 8006bd8:	7bba      	ldrb	r2, [r7, #14]
 8006bda:	683b      	ldr	r3, [r7, #0]
 8006bdc:	3302      	adds	r3, #2
 8006bde:	2101      	movs	r1, #1
 8006be0:	6878      	ldr	r0, [r7, #4]
 8006be2:	f7ff ff85 	bl	8006af0 <sequence_step_enabled>
 8006be6:	4603      	mov	r3, r0
 8006be8:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
			&pSchedulerSequenceSteps->DssOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8006bea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d108      	bne.n	8006c04 <VL53L0X_GetSequenceStepEnables+0x70>
		Status = sequence_step_enabled(Dev,
 8006bf2:	7bba      	ldrb	r2, [r7, #14]
 8006bf4:	683b      	ldr	r3, [r7, #0]
 8006bf6:	3301      	adds	r3, #1
 8006bf8:	2102      	movs	r1, #2
 8006bfa:	6878      	ldr	r0, [r7, #4]
 8006bfc:	f7ff ff78 	bl	8006af0 <sequence_step_enabled>
 8006c00:	4603      	mov	r3, r0
 8006c02:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
			&pSchedulerSequenceSteps->MsrcOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8006c04:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d108      	bne.n	8006c1e <VL53L0X_GetSequenceStepEnables+0x8a>
		Status = sequence_step_enabled(Dev,
 8006c0c:	7bba      	ldrb	r2, [r7, #14]
 8006c0e:	683b      	ldr	r3, [r7, #0]
 8006c10:	3303      	adds	r3, #3
 8006c12:	2103      	movs	r1, #3
 8006c14:	6878      	ldr	r0, [r7, #4]
 8006c16:	f7ff ff6b 	bl	8006af0 <sequence_step_enabled>
 8006c1a:	4603      	mov	r3, r0
 8006c1c:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_PRE_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->PreRangeOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8006c1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d108      	bne.n	8006c38 <VL53L0X_GetSequenceStepEnables+0xa4>
		Status = sequence_step_enabled(Dev,
 8006c26:	7bba      	ldrb	r2, [r7, #14]
 8006c28:	683b      	ldr	r3, [r7, #0]
 8006c2a:	3304      	adds	r3, #4
 8006c2c:	2104      	movs	r1, #4
 8006c2e:	6878      	ldr	r0, [r7, #4]
 8006c30:	f7ff ff5e 	bl	8006af0 <sequence_step_enabled>
 8006c34:	4603      	mov	r3, r0
 8006c36:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_FINAL_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->FinalRangeOn);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006c38:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006c3c:	4618      	mov	r0, r3
 8006c3e:	3710      	adds	r7, #16
 8006c40:	46bd      	mov	sp, r7
 8006c42:	bd80      	pop	{r7, pc}

08006c44 <VL53L0X_GetSequenceStepTimeout>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepTimeout(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, FixPoint1616_t *pTimeOutMilliSecs)
{
 8006c44:	b580      	push	{r7, lr}
 8006c46:	b088      	sub	sp, #32
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	60f8      	str	r0, [r7, #12]
 8006c4c:	460b      	mov	r3, r1
 8006c4e:	607a      	str	r2, [r7, #4]
 8006c50:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006c52:	2300      	movs	r3, #0
 8006c54:	77fb      	strb	r3, [r7, #31]
	uint32_t TimeoutMicroSeconds;
	uint32_t WholeNumber_ms = 0;
 8006c56:	2300      	movs	r3, #0
 8006c58:	61bb      	str	r3, [r7, #24]
	uint32_t Fraction_ms = 0;
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	617b      	str	r3, [r7, #20]
	LOG_FUNCTION_START("");

	Status = get_sequence_step_timeout(Dev, SequenceStepId,
 8006c5e:	f107 0210 	add.w	r2, r7, #16
 8006c62:	7afb      	ldrb	r3, [r7, #11]
 8006c64:	4619      	mov	r1, r3
 8006c66:	68f8      	ldr	r0, [r7, #12]
 8006c68:	f002 fbf2 	bl	8009450 <get_sequence_step_timeout>
 8006c6c:	4603      	mov	r3, r0
 8006c6e:	77fb      	strb	r3, [r7, #31]
		&TimeoutMicroSeconds);
	if (Status == VL53L0X_ERROR_NONE) {
 8006c70:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d11c      	bne.n	8006cb2 <VL53L0X_GetSequenceStepTimeout+0x6e>
		WholeNumber_ms = TimeoutMicroSeconds / 1000;
 8006c78:	693b      	ldr	r3, [r7, #16]
 8006c7a:	4a11      	ldr	r2, [pc, #68]	; (8006cc0 <VL53L0X_GetSequenceStepTimeout+0x7c>)
 8006c7c:	fba2 2303 	umull	r2, r3, r2, r3
 8006c80:	099b      	lsrs	r3, r3, #6
 8006c82:	61bb      	str	r3, [r7, #24]
		Fraction_ms = TimeoutMicroSeconds - (WholeNumber_ms * 1000);
 8006c84:	693a      	ldr	r2, [r7, #16]
 8006c86:	69bb      	ldr	r3, [r7, #24]
 8006c88:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8006c8c:	fb01 f303 	mul.w	r3, r1, r3
 8006c90:	1ad3      	subs	r3, r2, r3
 8006c92:	617b      	str	r3, [r7, #20]
		*pTimeOutMilliSecs = (WholeNumber_ms << 16)
 8006c94:	69bb      	ldr	r3, [r7, #24]
 8006c96:	0419      	lsls	r1, r3, #16
			+ (((Fraction_ms * 0xffff) + 500) / 1000);
 8006c98:	697a      	ldr	r2, [r7, #20]
 8006c9a:	4613      	mov	r3, r2
 8006c9c:	041b      	lsls	r3, r3, #16
 8006c9e:	1a9b      	subs	r3, r3, r2
 8006ca0:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8006ca4:	4a06      	ldr	r2, [pc, #24]	; (8006cc0 <VL53L0X_GetSequenceStepTimeout+0x7c>)
 8006ca6:	fba2 2303 	umull	r2, r3, r2, r3
 8006caa:	099b      	lsrs	r3, r3, #6
 8006cac:	18ca      	adds	r2, r1, r3
		*pTimeOutMilliSecs = (WholeNumber_ms << 16)
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	601a      	str	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006cb2:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	3720      	adds	r7, #32
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	bd80      	pop	{r7, pc}
 8006cbe:	bf00      	nop
 8006cc0:	10624dd3 	.word	0x10624dd3

08006cc4 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b084      	sub	sp, #16
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]
 8006ccc:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006cce:	2300      	movs	r3, #0
 8006cd0:	73fb      	strb	r3, [r7, #15]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 8006cd2:	f107 030c 	add.w	r3, r7, #12
 8006cd6:	461a      	mov	r2, r3
 8006cd8:	21f8      	movs	r1, #248	; 0xf8
 8006cda:	6878      	ldr	r0, [r7, #4]
 8006cdc:	f004 f99c 	bl	800b018 <VL53L0X_RdWord>
 8006ce0:	4603      	mov	r3, r0
 8006ce2:	73fb      	strb	r3, [r7, #15]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 8006ce4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d108      	bne.n	8006cfe <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x3a>
		Status = VL53L0X_RdDWord(Dev,
 8006cec:	f107 0308 	add.w	r3, r7, #8
 8006cf0:	461a      	mov	r2, r3
 8006cf2:	2104      	movs	r1, #4
 8006cf4:	6878      	ldr	r0, [r7, #4]
 8006cf6:	f004 f9c7 	bl	800b088 <VL53L0X_RdDWord>
 8006cfa:	4603      	mov	r3, r0
 8006cfc:	73fb      	strb	r3, [r7, #15]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			&IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006cfe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d10c      	bne.n	8006d20 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x5c>
		if (osc_calibrate_val != 0) {
 8006d06:	89bb      	ldrh	r3, [r7, #12]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d005      	beq.n	8006d18 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x54>
			*pInterMeasurementPeriodMilliSeconds =
				IMPeriodMilliSeconds / osc_calibrate_val;
 8006d0c:	68bb      	ldr	r3, [r7, #8]
 8006d0e:	89ba      	ldrh	r2, [r7, #12]
 8006d10:	fbb3 f2f2 	udiv	r2, r3, r2
			*pInterMeasurementPeriodMilliSeconds =
 8006d14:	683b      	ldr	r3, [r7, #0]
 8006d16:	601a      	str	r2, [r3, #0]
		}
		VL53L0X_SETPARAMETERFIELD(Dev,
 8006d18:	683b      	ldr	r3, [r7, #0]
 8006d1a:	681a      	ldr	r2, [r3, #0]
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	619a      	str	r2, [r3, #24]
			InterMeasurementPeriodMilliSeconds,
			*pInterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006d20:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006d24:	4618      	mov	r0, r3
 8006d26:	3710      	adds	r7, #16
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	bd80      	pop	{r7, pc}

08006d2c <VL53L0X_GetXTalkCompensationEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
	uint8_t *pXTalkCompensationEnable)
{
 8006d2c:	b480      	push	{r7}
 8006d2e:	b085      	sub	sp, #20
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
 8006d34:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006d36:	2300      	movs	r3, #0
 8006d38:	73fb      	strb	r3, [r7, #15]
	uint8_t Temp8;
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	7f1b      	ldrb	r3, [r3, #28]
 8006d3e:	73bb      	strb	r3, [r7, #14]
	*pXTalkCompensationEnable = Temp8;
 8006d40:	683b      	ldr	r3, [r7, #0]
 8006d42:	7bba      	ldrb	r2, [r7, #14]
 8006d44:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8006d46:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006d4a:	4618      	mov	r0, r3
 8006d4c:	3714      	adds	r7, #20
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d54:	4770      	bx	lr

08006d56 <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 8006d56:	b580      	push	{r7, lr}
 8006d58:	b086      	sub	sp, #24
 8006d5a:	af00      	add	r7, sp, #0
 8006d5c:	6078      	str	r0, [r7, #4]
 8006d5e:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006d60:	2300      	movs	r3, #0
 8006d62:	75fb      	strb	r3, [r7, #23]
	uint16_t Value;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev,
 8006d64:	f107 030e 	add.w	r3, r7, #14
 8006d68:	461a      	mov	r2, r3
 8006d6a:	2120      	movs	r1, #32
 8006d6c:	6878      	ldr	r0, [r7, #4]
 8006d6e:	f004 f953 	bl	800b018 <VL53L0X_RdWord>
 8006d72:	4603      	mov	r3, r0
 8006d74:	75fb      	strb	r3, [r7, #23]
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 8006d76:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d118      	bne.n	8006db0 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
		if (Value == 0) {
 8006d7e:	89fb      	ldrh	r3, [r7, #14]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d109      	bne.n	8006d98 <VL53L0X_GetXTalkCompensationRateMegaCps+0x42>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6a1b      	ldr	r3, [r3, #32]
 8006d88:	613b      	str	r3, [r7, #16]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 8006d8a:	683b      	ldr	r3, [r7, #0]
 8006d8c:	693a      	ldr	r2, [r7, #16]
 8006d8e:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2200      	movs	r2, #0
 8006d94:	771a      	strb	r2, [r3, #28]
 8006d96:	e00b      	b.n	8006db0 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
				0);
		} else {
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 8006d98:	89fb      	ldrh	r3, [r7, #14]
 8006d9a:	00db      	lsls	r3, r3, #3
 8006d9c:	613b      	str	r3, [r7, #16]
			*pXTalkCompensationRateMegaCps = TempFix1616;
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	693a      	ldr	r2, [r7, #16]
 8006da2:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	693a      	ldr	r2, [r7, #16]
 8006da8:	621a      	str	r2, [r3, #32]
				XTalkCompensationRateMegaCps, TempFix1616);
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	2201      	movs	r2, #1
 8006dae:	771a      	strb	r2, [r3, #28]
				1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006db0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006db4:	4618      	mov	r0, r3
 8006db6:	3718      	adds	r7, #24
 8006db8:	46bd      	mov	sp, r7
 8006dba:	bd80      	pop	{r7, pc}

08006dbc <VL53L0X_SetLimitCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 8006dbc:	b580      	push	{r7, lr}
 8006dbe:	b086      	sub	sp, #24
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	6078      	str	r0, [r7, #4]
 8006dc4:	460b      	mov	r3, r1
 8006dc6:	807b      	strh	r3, [r7, #2]
 8006dc8:	4613      	mov	r3, r2
 8006dca:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006dcc:	2300      	movs	r3, #0
 8006dce:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t TempFix1616 = 0;
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	613b      	str	r3, [r7, #16]
	uint8_t LimitCheckEnableInt = 0;
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	73fb      	strb	r3, [r7, #15]
	uint8_t LimitCheckDisable = 0;
 8006dd8:	2300      	movs	r3, #0
 8006dda:	73bb      	strb	r3, [r7, #14]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8006ddc:	887b      	ldrh	r3, [r7, #2]
 8006dde:	2b05      	cmp	r3, #5
 8006de0:	d902      	bls.n	8006de8 <VL53L0X_SetLimitCheckEnable+0x2c>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006de2:	23fc      	movs	r3, #252	; 0xfc
 8006de4:	75fb      	strb	r3, [r7, #23]
 8006de6:	e05b      	b.n	8006ea0 <VL53L0X_SetLimitCheckEnable+0xe4>
	} else {
		if (LimitCheckEnable == 0) {
 8006de8:	787b      	ldrb	r3, [r7, #1]
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d106      	bne.n	8006dfc <VL53L0X_SetLimitCheckEnable+0x40>
			TempFix1616 = 0;
 8006dee:	2300      	movs	r3, #0
 8006df0:	613b      	str	r3, [r7, #16]
			LimitCheckEnableInt = 0;
 8006df2:	2300      	movs	r3, #0
 8006df4:	73fb      	strb	r3, [r7, #15]
			LimitCheckDisable = 1;
 8006df6:	2301      	movs	r3, #1
 8006df8:	73bb      	strb	r3, [r7, #14]
 8006dfa:	e00a      	b.n	8006e12 <VL53L0X_SetLimitCheckEnable+0x56>

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8006dfc:	887b      	ldrh	r3, [r7, #2]
 8006dfe:	687a      	ldr	r2, [r7, #4]
 8006e00:	330c      	adds	r3, #12
 8006e02:	009b      	lsls	r3, r3, #2
 8006e04:	4413      	add	r3, r2
 8006e06:	685b      	ldr	r3, [r3, #4]
 8006e08:	613b      	str	r3, [r7, #16]
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	73bb      	strb	r3, [r7, #14]
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 8006e0e:	2301      	movs	r3, #1
 8006e10:	73fb      	strb	r3, [r7, #15]
		}

		switch (LimitCheckId) {
 8006e12:	887b      	ldrh	r3, [r7, #2]
 8006e14:	2b05      	cmp	r3, #5
 8006e16:	d841      	bhi.n	8006e9c <VL53L0X_SetLimitCheckEnable+0xe0>
 8006e18:	a201      	add	r2, pc, #4	; (adr r2, 8006e20 <VL53L0X_SetLimitCheckEnable+0x64>)
 8006e1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e1e:	bf00      	nop
 8006e20:	08006e39 	.word	0x08006e39
 8006e24:	08006e43 	.word	0x08006e43
 8006e28:	08006e59 	.word	0x08006e59
 8006e2c:	08006e63 	.word	0x08006e63
 8006e30:	08006e6d 	.word	0x08006e6d
 8006e34:	08006e85 	.word	0x08006e85

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	7bfa      	ldrb	r2, [r7, #15]
 8006e3c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckEnableInt);

			break;
 8006e40:	e02e      	b.n	8006ea0 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));
 8006e42:	693b      	ldr	r3, [r7, #16]
 8006e44:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8006e46:	b29b      	uxth	r3, r3
 8006e48:	461a      	mov	r2, r3
 8006e4a:	2144      	movs	r1, #68	; 0x44
 8006e4c:	6878      	ldr	r0, [r7, #4]
 8006e4e:	f004 f97b 	bl	800b148 <VL53L0X_WrWord>
 8006e52:	4603      	mov	r3, r0
 8006e54:	75fb      	strb	r3, [r7, #23]

			break;
 8006e56:	e023      	b.n	8006ea0 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	7bfa      	ldrb	r2, [r7, #15]
 8006e5c:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckEnableInt);

			break;
 8006e60:	e01e      	b.n	8006ea0 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	7bfa      	ldrb	r2, [r7, #15]
 8006e66:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckEnableInt);

			break;
 8006e6a:	e019      	b.n	8006ea0 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

			Temp8 = (uint8_t)(LimitCheckDisable << 1);
 8006e6c:	7bbb      	ldrb	r3, [r7, #14]
 8006e6e:	005b      	lsls	r3, r3, #1
 8006e70:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 8006e72:	7b7b      	ldrb	r3, [r7, #13]
 8006e74:	22fe      	movs	r2, #254	; 0xfe
 8006e76:	2160      	movs	r1, #96	; 0x60
 8006e78:	6878      	ldr	r0, [r7, #4]
 8006e7a:	f004 f98f 	bl	800b19c <VL53L0X_UpdateByte>
 8006e7e:	4603      	mov	r3, r0
 8006e80:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xFE, Temp8);

			break;
 8006e82:	e00d      	b.n	8006ea0 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Temp8 = (uint8_t)(LimitCheckDisable << 4);
 8006e84:	7bbb      	ldrb	r3, [r7, #14]
 8006e86:	011b      	lsls	r3, r3, #4
 8006e88:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 8006e8a:	7b7b      	ldrb	r3, [r7, #13]
 8006e8c:	22ef      	movs	r2, #239	; 0xef
 8006e8e:	2160      	movs	r1, #96	; 0x60
 8006e90:	6878      	ldr	r0, [r7, #4]
 8006e92:	f004 f983 	bl	800b19c <VL53L0X_UpdateByte>
 8006e96:	4603      	mov	r3, r0
 8006e98:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xEF, Temp8);

			break;
 8006e9a:	e001      	b.n	8006ea0 <VL53L0X_SetLimitCheckEnable+0xe4>


		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006e9c:	23fc      	movs	r3, #252	; 0xfc
 8006e9e:	75fb      	strb	r3, [r7, #23]

		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006ea0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d10f      	bne.n	8006ec8 <VL53L0X_SetLimitCheckEnable+0x10c>
		if (LimitCheckEnable == 0) {
 8006ea8:	787b      	ldrb	r3, [r7, #1]
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d106      	bne.n	8006ebc <VL53L0X_SetLimitCheckEnable+0x100>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8006eae:	887b      	ldrh	r3, [r7, #2]
 8006eb0:	687a      	ldr	r2, [r7, #4]
 8006eb2:	4413      	add	r3, r2
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8006eba:	e005      	b.n	8006ec8 <VL53L0X_SetLimitCheckEnable+0x10c>
				LimitCheckId, 0);
		} else {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8006ebc:	887b      	ldrh	r3, [r7, #2]
 8006ebe:	687a      	ldr	r2, [r7, #4]
 8006ec0:	4413      	add	r3, r2
 8006ec2:	2201      	movs	r2, #1
 8006ec4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				LimitCheckId, 1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006ec8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006ecc:	4618      	mov	r0, r3
 8006ece:	3718      	adds	r7, #24
 8006ed0:	46bd      	mov	sp, r7
 8006ed2:	bd80      	pop	{r7, pc}

08006ed4 <VL53L0X_GetLimitCheckEnable>:

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 8006ed4:	b480      	push	{r7}
 8006ed6:	b087      	sub	sp, #28
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	60f8      	str	r0, [r7, #12]
 8006edc:	460b      	mov	r3, r1
 8006ede:	607a      	str	r2, [r7, #4]
 8006ee0:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8006ee6:	897b      	ldrh	r3, [r7, #10]
 8006ee8:	2b05      	cmp	r3, #5
 8006eea:	d905      	bls.n	8006ef8 <VL53L0X_GetLimitCheckEnable+0x24>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006eec:	23fc      	movs	r3, #252	; 0xfc
 8006eee:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	701a      	strb	r2, [r3, #0]
 8006ef6:	e008      	b.n	8006f0a <VL53L0X_GetLimitCheckEnable+0x36>
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8006ef8:	897b      	ldrh	r3, [r7, #10]
 8006efa:	68fa      	ldr	r2, [r7, #12]
 8006efc:	4413      	add	r3, r2
 8006efe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006f02:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	7dba      	ldrb	r2, [r7, #22]
 8006f08:	701a      	strb	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006f0a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006f0e:	4618      	mov	r0, r3
 8006f10:	371c      	adds	r7, #28
 8006f12:	46bd      	mov	sp, r7
 8006f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f18:	4770      	bx	lr
	...

08006f1c <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b086      	sub	sp, #24
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	60f8      	str	r0, [r7, #12]
 8006f24:	460b      	mov	r3, r1
 8006f26:	607a      	str	r2, [r7, #4]
 8006f28:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006f2a:	2300      	movs	r3, #0
 8006f2c:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 8006f2e:	897b      	ldrh	r3, [r7, #10]
 8006f30:	68fa      	ldr	r2, [r7, #12]
 8006f32:	4413      	add	r3, r2
 8006f34:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006f38:	75bb      	strb	r3, [r7, #22]
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 8006f3a:	7dbb      	ldrb	r3, [r7, #22]
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d107      	bne.n	8006f50 <VL53L0X_SetLimitCheckValue+0x34>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8006f40:	897b      	ldrh	r3, [r7, #10]
 8006f42:	68fa      	ldr	r2, [r7, #12]
 8006f44:	330c      	adds	r3, #12
 8006f46:	009b      	lsls	r3, r3, #2
 8006f48:	4413      	add	r3, r2
 8006f4a:	687a      	ldr	r2, [r7, #4]
 8006f4c:	605a      	str	r2, [r3, #4]
 8006f4e:	e040      	b.n	8006fd2 <VL53L0X_SetLimitCheckValue+0xb6>
			LimitCheckId, LimitCheckValue);
	} else {

		switch (LimitCheckId) {
 8006f50:	897b      	ldrh	r3, [r7, #10]
 8006f52:	2b05      	cmp	r3, #5
 8006f54:	d830      	bhi.n	8006fb8 <VL53L0X_SetLimitCheckValue+0x9c>
 8006f56:	a201      	add	r2, pc, #4	; (adr r2, 8006f5c <VL53L0X_SetLimitCheckValue+0x40>)
 8006f58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f5c:	08006f75 	.word	0x08006f75
 8006f60:	08006f7d 	.word	0x08006f7d
 8006f64:	08006f93 	.word	0x08006f93
 8006f68:	08006f9b 	.word	0x08006f9b
 8006f6c:	08006fa3 	.word	0x08006fa3
 8006f70:	08006fa3 	.word	0x08006fa3

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	687a      	ldr	r2, [r7, #4]
 8006f78:	635a      	str	r2, [r3, #52]	; 0x34
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckValue);
			break;
 8006f7a:	e01f      	b.n	8006fbc <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8006f80:	b29b      	uxth	r3, r3
 8006f82:	461a      	mov	r2, r3
 8006f84:	2144      	movs	r1, #68	; 0x44
 8006f86:	68f8      	ldr	r0, [r7, #12]
 8006f88:	f004 f8de 	bl	800b148 <VL53L0X_WrWord>
 8006f8c:	4603      	mov	r3, r0
 8006f8e:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 8006f90:	e014      	b.n	8006fbc <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	687a      	ldr	r2, [r7, #4]
 8006f96:	63da      	str	r2, [r3, #60]	; 0x3c
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckValue);

			break;
 8006f98:	e010      	b.n	8006fbc <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	687a      	ldr	r2, [r7, #4]
 8006f9e:	641a      	str	r2, [r3, #64]	; 0x40
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckValue);

			break;
 8006fa0:	e00c      	b.n	8006fbc <VL53L0X_SetLimitCheckValue+0xa0>
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Status = VL53L0X_WrWord(Dev,
				VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8006fa6:	b29b      	uxth	r3, r3
 8006fa8:	461a      	mov	r2, r3
 8006faa:	2164      	movs	r1, #100	; 0x64
 8006fac:	68f8      	ldr	r0, [r7, #12]
 8006fae:	f004 f8cb 	bl	800b148 <VL53L0X_WrWord>
 8006fb2:	4603      	mov	r3, r0
 8006fb4:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 8006fb6:	e001      	b.n	8006fbc <VL53L0X_SetLimitCheckValue+0xa0>

		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006fb8:	23fc      	movs	r3, #252	; 0xfc
 8006fba:	75fb      	strb	r3, [r7, #23]

		}

		if (Status == VL53L0X_ERROR_NONE) {
 8006fbc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d106      	bne.n	8006fd2 <VL53L0X_SetLimitCheckValue+0xb6>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8006fc4:	897b      	ldrh	r3, [r7, #10]
 8006fc6:	68fa      	ldr	r2, [r7, #12]
 8006fc8:	330c      	adds	r3, #12
 8006fca:	009b      	lsls	r3, r3, #2
 8006fcc:	4413      	add	r3, r2
 8006fce:	687a      	ldr	r2, [r7, #4]
 8006fd0:	605a      	str	r2, [r3, #4]
				LimitCheckId, LimitCheckValue);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006fd2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006fd6:	4618      	mov	r0, r3
 8006fd8:	3718      	adds	r7, #24
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	bd80      	pop	{r7, pc}
 8006fde:	bf00      	nop

08006fe0 <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 8006fe0:	b580      	push	{r7, lr}
 8006fe2:	b088      	sub	sp, #32
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	60f8      	str	r0, [r7, #12]
 8006fe8:	460b      	mov	r3, r1
 8006fea:	607a      	str	r2, [r7, #4]
 8006fec:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006fee:	2300      	movs	r3, #0
 8006ff0:	77fb      	strb	r3, [r7, #31]
	uint8_t EnableZeroValue = 0;
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	77bb      	strb	r3, [r7, #30]
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 8006ff6:	897b      	ldrh	r3, [r7, #10]
 8006ff8:	2b05      	cmp	r3, #5
 8006ffa:	d847      	bhi.n	800708c <VL53L0X_GetLimitCheckValue+0xac>
 8006ffc:	a201      	add	r2, pc, #4	; (adr r2, 8007004 <VL53L0X_GetLimitCheckValue+0x24>)
 8006ffe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007002:	bf00      	nop
 8007004:	0800701d 	.word	0x0800701d
 8007008:	08007029 	.word	0x08007029
 800700c:	0800704f 	.word	0x0800704f
 8007010:	0800705b 	.word	0x0800705b
 8007014:	08007067 	.word	0x08007067
 8007018:	08007067 	.word	0x08007067

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007020:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, TempFix1616);
		EnableZeroValue = 0;
 8007022:	2300      	movs	r3, #0
 8007024:	77bb      	strb	r3, [r7, #30]
		break;
 8007026:	e033      	b.n	8007090 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8007028:	f107 0316 	add.w	r3, r7, #22
 800702c:	461a      	mov	r2, r3
 800702e:	2144      	movs	r1, #68	; 0x44
 8007030:	68f8      	ldr	r0, [r7, #12]
 8007032:	f003 fff1 	bl	800b018 <VL53L0X_RdWord>
 8007036:	4603      	mov	r3, r0
 8007038:	77fb      	strb	r3, [r7, #31]
		VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 800703a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d102      	bne.n	8007048 <VL53L0X_GetLimitCheckValue+0x68>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8007042:	8afb      	ldrh	r3, [r7, #22]
 8007044:	025b      	lsls	r3, r3, #9
 8007046:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 1;
 8007048:	2301      	movs	r3, #1
 800704a:	77bb      	strb	r3, [r7, #30]
		break;
 800704c:	e020      	b.n	8007090 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007052:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, TempFix1616);
		EnableZeroValue = 0;
 8007054:	2300      	movs	r3, #0
 8007056:	77bb      	strb	r3, [r7, #30]
		break;
 8007058:	e01a      	b.n	8007090 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800705e:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, TempFix1616);
		EnableZeroValue = 0;
 8007060:	2300      	movs	r3, #0
 8007062:	77bb      	strb	r3, [r7, #30]
		break;
 8007064:	e014      	b.n	8007090 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
	case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8007066:	f107 0316 	add.w	r3, r7, #22
 800706a:	461a      	mov	r2, r3
 800706c:	2164      	movs	r1, #100	; 0x64
 800706e:	68f8      	ldr	r0, [r7, #12]
 8007070:	f003 ffd2 	bl	800b018 <VL53L0X_RdWord>
 8007074:	4603      	mov	r3, r0
 8007076:	77fb      	strb	r3, [r7, #31]
			VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 8007078:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800707c:	2b00      	cmp	r3, #0
 800707e:	d102      	bne.n	8007086 <VL53L0X_GetLimitCheckValue+0xa6>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8007080:	8afb      	ldrh	r3, [r7, #22]
 8007082:	025b      	lsls	r3, r3, #9
 8007084:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 0;
 8007086:	2300      	movs	r3, #0
 8007088:	77bb      	strb	r3, [r7, #30]
		break;
 800708a:	e001      	b.n	8007090 <VL53L0X_GetLimitCheckValue+0xb0>

	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800708c:	23fc      	movs	r3, #252	; 0xfc
 800708e:	77fb      	strb	r3, [r7, #31]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007090:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8007094:	2b00      	cmp	r3, #0
 8007096:	d12a      	bne.n	80070ee <VL53L0X_GetLimitCheckValue+0x10e>

		if (EnableZeroValue == 1) {
 8007098:	7fbb      	ldrb	r3, [r7, #30]
 800709a:	2b01      	cmp	r3, #1
 800709c:	d124      	bne.n	80070e8 <VL53L0X_GetLimitCheckValue+0x108>

			if (TempFix1616 == 0) {
 800709e:	69bb      	ldr	r3, [r7, #24]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d110      	bne.n	80070c6 <VL53L0X_GetLimitCheckValue+0xe6>
				/* disabled: return value from memory */
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 80070a4:	897b      	ldrh	r3, [r7, #10]
 80070a6:	68fa      	ldr	r2, [r7, #12]
 80070a8:	330c      	adds	r3, #12
 80070aa:	009b      	lsls	r3, r3, #2
 80070ac:	4413      	add	r3, r2
 80070ae:	685b      	ldr	r3, [r3, #4]
 80070b0:	61bb      	str	r3, [r7, #24]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				*pLimitCheckValue = TempFix1616;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	69ba      	ldr	r2, [r7, #24]
 80070b6:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 80070b8:	897b      	ldrh	r3, [r7, #10]
 80070ba:	68fa      	ldr	r2, [r7, #12]
 80070bc:	4413      	add	r3, r2
 80070be:	2200      	movs	r2, #0
 80070c0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 80070c4:	e013      	b.n	80070ee <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 0);
			} else {
				*pLimitCheckValue = TempFix1616;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	69ba      	ldr	r2, [r7, #24]
 80070ca:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 80070cc:	897b      	ldrh	r3, [r7, #10]
 80070ce:	68fa      	ldr	r2, [r7, #12]
 80070d0:	330c      	adds	r3, #12
 80070d2:	009b      	lsls	r3, r3, #2
 80070d4:	4413      	add	r3, r2
 80070d6:	69ba      	ldr	r2, [r7, #24]
 80070d8:	605a      	str	r2, [r3, #4]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 80070da:	897b      	ldrh	r3, [r7, #10]
 80070dc:	68fa      	ldr	r2, [r7, #12]
 80070de:	4413      	add	r3, r2
 80070e0:	2201      	movs	r2, #1
 80070e2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 80070e6:	e002      	b.n	80070ee <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	69ba      	ldr	r2, [r7, #24]
 80070ec:	601a      	str	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80070ee:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 80070f2:	4618      	mov	r0, r3
 80070f4:	3720      	adds	r7, #32
 80070f6:	46bd      	mov	sp, r7
 80070f8:	bd80      	pop	{r7, pc}
 80070fa:	bf00      	nop

080070fc <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 80070fc:	b580      	push	{r7, lr}
 80070fe:	b084      	sub	sp, #16
 8007100:	af00      	add	r7, sp, #0
 8007102:	6078      	str	r0, [r7, #4]
 8007104:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007106:	2300      	movs	r3, #0
 8007108:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 800710a:	f107 030e 	add.w	r3, r7, #14
 800710e:	461a      	mov	r2, r3
 8007110:	2101      	movs	r1, #1
 8007112:	6878      	ldr	r0, [r7, #4]
 8007114:	f003 fef9 	bl	800af0a <VL53L0X_RdByte>
 8007118:	4603      	mov	r3, r0
 800711a:	73fb      	strb	r3, [r7, #15]
	if (Status == VL53L0X_ERROR_NONE) {
 800711c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007120:	2b00      	cmp	r3, #0
 8007122:	d10e      	bne.n	8007142 <VL53L0X_GetWrapAroundCheckEnable+0x46>
		PALDevDataSet(Dev, SequenceConfig, data);
 8007124:	7bba      	ldrb	r2, [r7, #14]
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		if (data & (0x01 << 7))
 800712c:	7bbb      	ldrb	r3, [r7, #14]
 800712e:	b25b      	sxtb	r3, r3
 8007130:	2b00      	cmp	r3, #0
 8007132:	da03      	bge.n	800713c <VL53L0X_GetWrapAroundCheckEnable+0x40>
			*pWrapAroundCheckEnable = 0x01;
 8007134:	683b      	ldr	r3, [r7, #0]
 8007136:	2201      	movs	r2, #1
 8007138:	701a      	strb	r2, [r3, #0]
 800713a:	e002      	b.n	8007142 <VL53L0X_GetWrapAroundCheckEnable+0x46>
		else
			*pWrapAroundCheckEnable = 0x00;
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	2200      	movs	r2, #0
 8007140:	701a      	strb	r2, [r3, #0]
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8007142:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007146:	2b00      	cmp	r3, #0
 8007148:	d104      	bne.n	8007154 <VL53L0X_GetWrapAroundCheckEnable+0x58>
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 800714a:	683b      	ldr	r3, [r7, #0]
 800714c:	781a      	ldrb	r2, [r3, #0]
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			*pWrapAroundCheckEnable);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007154:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007158:	4618      	mov	r0, r3
 800715a:	3710      	adds	r7, #16
 800715c:	46bd      	mov	sp, r7
 800715e:	bd80      	pop	{r7, pc}

08007160 <VL53L0X_PerformSingleMeasurement>:

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev)
{
 8007160:	b580      	push	{r7, lr}
 8007162:	b084      	sub	sp, #16
 8007164:	af00      	add	r7, sp, #0
 8007166:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007168:	2300      	movs	r3, #0
 800716a:	73fb      	strb	r3, [r7, #15]
	VL53L0X_DeviceModes DeviceMode;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 800716c:	f107 030e 	add.w	r3, r7, #14
 8007170:	4619      	mov	r1, r3
 8007172:	6878      	ldr	r0, [r7, #4]
 8007174:	f7ff fb92 	bl	800689c <VL53L0X_GetDeviceMode>
 8007178:	4603      	mov	r3, r0
 800717a:	73fb      	strb	r3, [r7, #15]

	/* Start immediately to run a single ranging measurement in case of
	 * single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 800717c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007180:	2b00      	cmp	r3, #0
 8007182:	d107      	bne.n	8007194 <VL53L0X_PerformSingleMeasurement+0x34>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8007184:	7bbb      	ldrb	r3, [r7, #14]
 8007186:	2b00      	cmp	r3, #0
 8007188:	d104      	bne.n	8007194 <VL53L0X_PerformSingleMeasurement+0x34>
		Status = VL53L0X_StartMeasurement(Dev);
 800718a:	6878      	ldr	r0, [r7, #4]
 800718c:	f000 f898 	bl	80072c0 <VL53L0X_StartMeasurement>
 8007190:	4603      	mov	r3, r0
 8007192:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8007194:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007198:	2b00      	cmp	r3, #0
 800719a:	d104      	bne.n	80071a6 <VL53L0X_PerformSingleMeasurement+0x46>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 800719c:	6878      	ldr	r0, [r7, #4]
 800719e:	f001 fb09 	bl	80087b4 <VL53L0X_measurement_poll_for_completion>
 80071a2:	4603      	mov	r3, r0
 80071a4:	73fb      	strb	r3, [r7, #15]


	/* Change PAL State in case of single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 80071a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d106      	bne.n	80071bc <VL53L0X_PerformSingleMeasurement+0x5c>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 80071ae:	7bbb      	ldrb	r3, [r7, #14]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d103      	bne.n	80071bc <VL53L0X_PerformSingleMeasurement+0x5c>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2203      	movs	r2, #3
 80071b8:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132


	LOG_FUNCTION_END(Status);
	return Status;
 80071bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80071c0:	4618      	mov	r0, r3
 80071c2:	3710      	adds	r7, #16
 80071c4:	46bd      	mov	sp, r7
 80071c6:	bd80      	pop	{r7, pc}

080071c8 <VL53L0X_PerformRefCalibration>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefCalibration(VL53L0X_DEV Dev, uint8_t *pVhvSettings,
	uint8_t *pPhaseCal)
{
 80071c8:	b580      	push	{r7, lr}
 80071ca:	b086      	sub	sp, #24
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	60f8      	str	r0, [r7, #12]
 80071d0:	60b9      	str	r1, [r7, #8]
 80071d2:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80071d4:	2300      	movs	r3, #0
 80071d6:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings,
 80071d8:	2301      	movs	r3, #1
 80071da:	687a      	ldr	r2, [r7, #4]
 80071dc:	68b9      	ldr	r1, [r7, #8]
 80071de:	68f8      	ldr	r0, [r7, #12]
 80071e0:	f001 faab 	bl	800873a <VL53L0X_perform_ref_calibration>
 80071e4:	4603      	mov	r3, r0
 80071e6:	75fb      	strb	r3, [r7, #23]
		pPhaseCal, 1);

	LOG_FUNCTION_END(Status);
	return Status;
 80071e8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80071ec:	4618      	mov	r0, r3
 80071ee:	3718      	adds	r7, #24
 80071f0:	46bd      	mov	sp, r7
 80071f2:	bd80      	pop	{r7, pc}

080071f4 <VL53L0X_CheckAndLoadInterruptSettings>:
	return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
	uint8_t StartNotStopFlag)
{
 80071f4:	b580      	push	{r7, lr}
 80071f6:	b086      	sub	sp, #24
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	6078      	str	r0, [r7, #4]
 80071fc:	460b      	mov	r3, r1
 80071fe:	70fb      	strb	r3, [r7, #3]
	uint8_t InterruptConfig;
	FixPoint1616_t ThresholdLow;
	FixPoint1616_t ThresholdHigh;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007200:	2300      	movs	r3, #0
 8007202:	75fb      	strb	r3, [r7, #23]

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 800720a:	75bb      	strb	r3, [r7, #22]
		Pin0GpioFunctionality);

	if ((InterruptConfig ==
 800720c:	7dbb      	ldrb	r3, [r7, #22]
 800720e:	2b01      	cmp	r3, #1
 8007210:	d005      	beq.n	800721e <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW) ||
 8007212:	7dbb      	ldrb	r3, [r7, #22]
 8007214:	2b02      	cmp	r3, #2
 8007216:	d002      	beq.n	800721e <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH) ||
 8007218:	7dbb      	ldrb	r3, [r7, #22]
 800721a:	2b03      	cmp	r3, #3
 800721c:	d147      	bne.n	80072ae <VL53L0X_CheckAndLoadInterruptSettings+0xba>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT)) {

		Status = VL53L0X_GetInterruptThresholds(Dev,
 800721e:	f107 030c 	add.w	r3, r7, #12
 8007222:	f107 0210 	add.w	r2, r7, #16
 8007226:	2101      	movs	r1, #1
 8007228:	6878      	ldr	r0, [r7, #4]
 800722a:	f000 fb8d 	bl	8007948 <VL53L0X_GetInterruptThresholds>
 800722e:	4603      	mov	r3, r0
 8007230:	75fb      	strb	r3, [r7, #23]
			VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
			&ThresholdLow, &ThresholdHigh);

		if (((ThresholdLow > 255*65536) ||
 8007232:	693b      	ldr	r3, [r7, #16]
 8007234:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 8007238:	d803      	bhi.n	8007242 <VL53L0X_CheckAndLoadInterruptSettings+0x4e>
			(ThresholdHigh > 255*65536)) &&
 800723a:	68fb      	ldr	r3, [r7, #12]
		if (((ThresholdLow > 255*65536) ||
 800723c:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 8007240:	d935      	bls.n	80072ae <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(ThresholdHigh > 255*65536)) &&
 8007242:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007246:	2b00      	cmp	r3, #0
 8007248:	d131      	bne.n	80072ae <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 800724a:	78fb      	ldrb	r3, [r7, #3]
 800724c:	2b00      	cmp	r3, #0
 800724e:	d006      	beq.n	800725e <VL53L0X_CheckAndLoadInterruptSettings+0x6a>
				Status = VL53L0X_load_tuning_settings(Dev,
 8007250:	491a      	ldr	r1, [pc, #104]	; (80072bc <VL53L0X_CheckAndLoadInterruptSettings+0xc8>)
 8007252:	6878      	ldr	r0, [r7, #4]
 8007254:	f002 ff22 	bl	800a09c <VL53L0X_load_tuning_settings>
 8007258:	4603      	mov	r3, r0
 800725a:	75fb      	strb	r3, [r7, #23]
 800725c:	e027      	b.n	80072ae <VL53L0X_CheckAndLoadInterruptSettings+0xba>
					InterruptThresholdSettings);
			} else {
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 800725e:	2204      	movs	r2, #4
 8007260:	21ff      	movs	r1, #255	; 0xff
 8007262:	6878      	ldr	r0, [r7, #4]
 8007264:	f003 ff4c 	bl	800b100 <VL53L0X_WrByte>
 8007268:	4603      	mov	r3, r0
 800726a:	461a      	mov	r2, r3
 800726c:	7dfb      	ldrb	r3, [r7, #23]
 800726e:	4313      	orrs	r3, r2
 8007270:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 8007272:	2200      	movs	r2, #0
 8007274:	2170      	movs	r1, #112	; 0x70
 8007276:	6878      	ldr	r0, [r7, #4]
 8007278:	f003 ff42 	bl	800b100 <VL53L0X_WrByte>
 800727c:	4603      	mov	r3, r0
 800727e:	461a      	mov	r2, r3
 8007280:	7dfb      	ldrb	r3, [r7, #23]
 8007282:	4313      	orrs	r3, r2
 8007284:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8007286:	2200      	movs	r2, #0
 8007288:	21ff      	movs	r1, #255	; 0xff
 800728a:	6878      	ldr	r0, [r7, #4]
 800728c:	f003 ff38 	bl	800b100 <VL53L0X_WrByte>
 8007290:	4603      	mov	r3, r0
 8007292:	461a      	mov	r2, r3
 8007294:	7dfb      	ldrb	r3, [r7, #23]
 8007296:	4313      	orrs	r3, r2
 8007298:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 800729a:	2200      	movs	r2, #0
 800729c:	2180      	movs	r1, #128	; 0x80
 800729e:	6878      	ldr	r0, [r7, #4]
 80072a0:	f003 ff2e 	bl	800b100 <VL53L0X_WrByte>
 80072a4:	4603      	mov	r3, r0
 80072a6:	461a      	mov	r2, r3
 80072a8:	7dfb      	ldrb	r3, [r7, #23]
 80072aa:	4313      	orrs	r3, r2
 80072ac:	75fb      	strb	r3, [r7, #23]
		}


	}

	return Status;
 80072ae:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 80072b2:	4618      	mov	r0, r3
 80072b4:	3718      	adds	r7, #24
 80072b6:	46bd      	mov	sp, r7
 80072b8:	bd80      	pop	{r7, pc}
 80072ba:	bf00      	nop
 80072bc:	200001b4 	.word	0x200001b4

080072c0 <VL53L0X_StartMeasurement>:


VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev)
{
 80072c0:	b580      	push	{r7, lr}
 80072c2:	b086      	sub	sp, #24
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80072c8:	2300      	movs	r3, #0
 80072ca:	75fb      	strb	r3, [r7, #23]
	VL53L0X_DeviceModes DeviceMode;
	uint8_t Byte;
	uint8_t StartStopByte = VL53L0X_REG_SYSRANGE_MODE_START_STOP;
 80072cc:	2301      	movs	r3, #1
 80072ce:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 80072d0:	f107 030e 	add.w	r3, r7, #14
 80072d4:	4619      	mov	r1, r3
 80072d6:	6878      	ldr	r0, [r7, #4]
 80072d8:	f7ff fae0 	bl	800689c <VL53L0X_GetDeviceMode>

	switch (DeviceMode) {
 80072dc:	7bbb      	ldrb	r3, [r7, #14]
 80072de:	2b03      	cmp	r3, #3
 80072e0:	d052      	beq.n	8007388 <VL53L0X_StartMeasurement+0xc8>
 80072e2:	2b03      	cmp	r3, #3
 80072e4:	dc6a      	bgt.n	80073bc <VL53L0X_StartMeasurement+0xfc>
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d002      	beq.n	80072f0 <VL53L0X_StartMeasurement+0x30>
 80072ea:	2b01      	cmp	r3, #1
 80072ec:	d032      	beq.n	8007354 <VL53L0X_StartMeasurement+0x94>
 80072ee:	e065      	b.n	80073bc <VL53L0X_StartMeasurement+0xfc>
	case VL53L0X_DEVICEMODE_SINGLE_RANGING:
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 80072f0:	2201      	movs	r2, #1
 80072f2:	2100      	movs	r1, #0
 80072f4:	6878      	ldr	r0, [r7, #4]
 80072f6:	f003 ff03 	bl	800b100 <VL53L0X_WrByte>
 80072fa:	4603      	mov	r3, r0
 80072fc:	75fb      	strb	r3, [r7, #23]

		Byte = StartStopByte;
 80072fe:	7bfb      	ldrb	r3, [r7, #15]
 8007300:	737b      	strb	r3, [r7, #13]
		if (Status == VL53L0X_ERROR_NONE) {
 8007302:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007306:	2b00      	cmp	r3, #0
 8007308:	d15b      	bne.n	80073c2 <VL53L0X_StartMeasurement+0x102>
			/* Wait until start bit has been cleared */
			LoopNb = 0;
 800730a:	2300      	movs	r3, #0
 800730c:	613b      	str	r3, [r7, #16]
			do {
				if (LoopNb > 0)
 800730e:	693b      	ldr	r3, [r7, #16]
 8007310:	2b00      	cmp	r3, #0
 8007312:	d008      	beq.n	8007326 <VL53L0X_StartMeasurement+0x66>
					Status = VL53L0X_RdByte(Dev,
 8007314:	f107 030d 	add.w	r3, r7, #13
 8007318:	461a      	mov	r2, r3
 800731a:	2100      	movs	r1, #0
 800731c:	6878      	ldr	r0, [r7, #4]
 800731e:	f003 fdf4 	bl	800af0a <VL53L0X_RdByte>
 8007322:	4603      	mov	r3, r0
 8007324:	75fb      	strb	r3, [r7, #23]
					VL53L0X_REG_SYSRANGE_START, &Byte);
				LoopNb = LoopNb + 1;
 8007326:	693b      	ldr	r3, [r7, #16]
 8007328:	3301      	adds	r3, #1
 800732a:	613b      	str	r3, [r7, #16]
			} while (((Byte & StartStopByte) == StartStopByte)
 800732c:	7b7a      	ldrb	r2, [r7, #13]
 800732e:	7bfb      	ldrb	r3, [r7, #15]
 8007330:	4013      	ands	r3, r2
 8007332:	b2db      	uxtb	r3, r3
				&& (Status == VL53L0X_ERROR_NONE)
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8007334:	7bfa      	ldrb	r2, [r7, #15]
 8007336:	429a      	cmp	r2, r3
 8007338:	d106      	bne.n	8007348 <VL53L0X_StartMeasurement+0x88>
				&& (Status == VL53L0X_ERROR_NONE)
 800733a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800733e:	2b00      	cmp	r3, #0
 8007340:	d102      	bne.n	8007348 <VL53L0X_StartMeasurement+0x88>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8007342:	693b      	ldr	r3, [r7, #16]
 8007344:	2bc7      	cmp	r3, #199	; 0xc7
 8007346:	d9e2      	bls.n	800730e <VL53L0X_StartMeasurement+0x4e>

			if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 8007348:	693b      	ldr	r3, [r7, #16]
 800734a:	2bc7      	cmp	r3, #199	; 0xc7
 800734c:	d939      	bls.n	80073c2 <VL53L0X_StartMeasurement+0x102>
				Status = VL53L0X_ERROR_TIME_OUT;
 800734e:	23f9      	movs	r3, #249	; 0xf9
 8007350:	75fb      	strb	r3, [r7, #23]

		}

		break;
 8007352:	e036      	b.n	80073c2 <VL53L0X_StartMeasurement+0x102>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
		/* Back-to-back mode */

		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8007354:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007358:	2b00      	cmp	r3, #0
 800735a:	d105      	bne.n	8007368 <VL53L0X_StartMeasurement+0xa8>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 800735c:	2101      	movs	r1, #1
 800735e:	6878      	ldr	r0, [r7, #4]
 8007360:	f7ff ff48 	bl	80071f4 <VL53L0X_CheckAndLoadInterruptSettings>
 8007364:	4603      	mov	r3, r0
 8007366:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8007368:	2202      	movs	r2, #2
 800736a:	2100      	movs	r1, #0
 800736c:	6878      	ldr	r0, [r7, #4]
 800736e:	f003 fec7 	bl	800b100 <VL53L0X_WrByte>
 8007372:	4603      	mov	r3, r0
 8007374:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK);
		if (Status == VL53L0X_ERROR_NONE) {
 8007376:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d123      	bne.n	80073c6 <VL53L0X_StartMeasurement+0x106>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	2204      	movs	r2, #4
 8007382:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 8007386:	e01e      	b.n	80073c6 <VL53L0X_StartMeasurement+0x106>
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
		/* Continuous mode */
		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8007388:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800738c:	2b00      	cmp	r3, #0
 800738e:	d105      	bne.n	800739c <VL53L0X_StartMeasurement+0xdc>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8007390:	2101      	movs	r1, #1
 8007392:	6878      	ldr	r0, [r7, #4]
 8007394:	f7ff ff2e 	bl	80071f4 <VL53L0X_CheckAndLoadInterruptSettings>
 8007398:	4603      	mov	r3, r0
 800739a:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 800739c:	2204      	movs	r2, #4
 800739e:	2100      	movs	r1, #0
 80073a0:	6878      	ldr	r0, [r7, #4]
 80073a2:	f003 fead 	bl	800b100 <VL53L0X_WrByte>
 80073a6:	4603      	mov	r3, r0
 80073a8:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_TIMED);

		if (Status == VL53L0X_ERROR_NONE) {
 80073aa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d10b      	bne.n	80073ca <VL53L0X_StartMeasurement+0x10a>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	2204      	movs	r2, #4
 80073b6:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 80073ba:	e006      	b.n	80073ca <VL53L0X_StartMeasurement+0x10a>
	default:
		/* Selected mode not supported */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 80073bc:	23f8      	movs	r3, #248	; 0xf8
 80073be:	75fb      	strb	r3, [r7, #23]
 80073c0:	e004      	b.n	80073cc <VL53L0X_StartMeasurement+0x10c>
		break;
 80073c2:	bf00      	nop
 80073c4:	e002      	b.n	80073cc <VL53L0X_StartMeasurement+0x10c>
		break;
 80073c6:	bf00      	nop
 80073c8:	e000      	b.n	80073cc <VL53L0X_StartMeasurement+0x10c>
		break;
 80073ca:	bf00      	nop
	}


	LOG_FUNCTION_END(Status);
	return Status;
 80073cc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80073d0:	4618      	mov	r0, r3
 80073d2:	3718      	adds	r7, #24
 80073d4:	46bd      	mov	sp, r7
 80073d6:	bd80      	pop	{r7, pc}

080073d8 <VL53L0X_GetMeasurementDataReady>:
	return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 80073d8:	b580      	push	{r7, lr}
 80073da:	b084      	sub	sp, #16
 80073dc:	af00      	add	r7, sp, #0
 80073de:	6078      	str	r0, [r7, #4]
 80073e0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80073e2:	2300      	movs	r3, #0
 80073e4:	73fb      	strb	r3, [r7, #15]
	uint8_t SysRangeStatusRegister;
	uint8_t InterruptConfig;
	uint32_t InterruptMask;
	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 80073ec:	73bb      	strb	r3, [r7, #14]
		Pin0GpioFunctionality);

	if (InterruptConfig ==
 80073ee:	7bbb      	ldrb	r3, [r7, #14]
 80073f0:	2b04      	cmp	r3, #4
 80073f2:	d112      	bne.n	800741a <VL53L0X_GetMeasurementDataReady+0x42>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 80073f4:	f107 0308 	add.w	r3, r7, #8
 80073f8:	4619      	mov	r1, r3
 80073fa:	6878      	ldr	r0, [r7, #4]
 80073fc:	f000 fb1a 	bl	8007a34 <VL53L0X_GetInterruptMaskStatus>
 8007400:	4603      	mov	r3, r0
 8007402:	73fb      	strb	r3, [r7, #15]
		if (InterruptMask ==
 8007404:	68bb      	ldr	r3, [r7, #8]
 8007406:	2b04      	cmp	r3, #4
 8007408:	d103      	bne.n	8007412 <VL53L0X_GetMeasurementDataReady+0x3a>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
			*pMeasurementDataReady = 1;
 800740a:	683b      	ldr	r3, [r7, #0]
 800740c:	2201      	movs	r2, #1
 800740e:	701a      	strb	r2, [r3, #0]
 8007410:	e01c      	b.n	800744c <VL53L0X_GetMeasurementDataReady+0x74>
		else
			*pMeasurementDataReady = 0;
 8007412:	683b      	ldr	r3, [r7, #0]
 8007414:	2200      	movs	r2, #0
 8007416:	701a      	strb	r2, [r3, #0]
 8007418:	e018      	b.n	800744c <VL53L0X_GetMeasurementDataReady+0x74>
	} else {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 800741a:	f107 030d 	add.w	r3, r7, #13
 800741e:	461a      	mov	r2, r3
 8007420:	2114      	movs	r1, #20
 8007422:	6878      	ldr	r0, [r7, #4]
 8007424:	f003 fd71 	bl	800af0a <VL53L0X_RdByte>
 8007428:	4603      	mov	r3, r0
 800742a:	73fb      	strb	r3, [r7, #15]
			&SysRangeStatusRegister);
		if (Status == VL53L0X_ERROR_NONE) {
 800742c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007430:	2b00      	cmp	r3, #0
 8007432:	d10b      	bne.n	800744c <VL53L0X_GetMeasurementDataReady+0x74>
			if (SysRangeStatusRegister & 0x01)
 8007434:	7b7b      	ldrb	r3, [r7, #13]
 8007436:	f003 0301 	and.w	r3, r3, #1
 800743a:	2b00      	cmp	r3, #0
 800743c:	d003      	beq.n	8007446 <VL53L0X_GetMeasurementDataReady+0x6e>
				*pMeasurementDataReady = 1;
 800743e:	683b      	ldr	r3, [r7, #0]
 8007440:	2201      	movs	r2, #1
 8007442:	701a      	strb	r2, [r3, #0]
 8007444:	e002      	b.n	800744c <VL53L0X_GetMeasurementDataReady+0x74>
			else
				*pMeasurementDataReady = 0;
 8007446:	683b      	ldr	r3, [r7, #0]
 8007448:	2200      	movs	r2, #0
 800744a:	701a      	strb	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800744c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007450:	4618      	mov	r0, r3
 8007452:	3710      	adds	r7, #16
 8007454:	46bd      	mov	sp, r7
 8007456:	bd80      	pop	{r7, pc}

08007458 <VL53L0X_GetRangingMeasurementData>:
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8007458:	b5b0      	push	{r4, r5, r7, lr}
 800745a:	b096      	sub	sp, #88	; 0x58
 800745c:	af02      	add	r7, sp, #8
 800745e:	6078      	str	r0, [r7, #4]
 8007460:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007462:	2300      	movs	r3, #0
 8007464:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 8007468:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800746c:	230c      	movs	r3, #12
 800746e:	2114      	movs	r1, #20
 8007470:	6878      	ldr	r0, [r7, #4]
 8007472:	f003 fda5 	bl	800afc0 <VL53L0X_ReadMulti>
 8007476:	4603      	mov	r3, r0
 8007478:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	if (Status == VL53L0X_ERROR_NONE) {
 800747c:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8007480:	2b00      	cmp	r3, #0
 8007482:	f040 80d1 	bne.w	8007628 <VL53L0X_GetRangingMeasurementData+0x1d0>

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 8007486:	683b      	ldr	r3, [r7, #0]
 8007488:	2200      	movs	r2, #0
 800748a:	759a      	strb	r2, [r3, #22]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 800748c:	683b      	ldr	r3, [r7, #0]
 800748e:	2200      	movs	r2, #0
 8007490:	601a      	str	r2, [r3, #0]

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 8007492:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8007496:	b29b      	uxth	r3, r3
 8007498:	021b      	lsls	r3, r3, #8
 800749a:	b29a      	uxth	r2, r3
 800749c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80074a0:	b29b      	uxth	r3, r3
 80074a2:	4413      	add	r3, r2
 80074a4:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
		/* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;
 80074a8:	683b      	ldr	r3, [r7, #0]
 80074aa:	2200      	movs	r2, #0
 80074ac:	605a      	str	r2, [r3, #4]

		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 80074ae:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80074b2:	b29b      	uxth	r3, r3
 80074b4:	021b      	lsls	r3, r3, #8
 80074b6:	b29a      	uxth	r2, r3
 80074b8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80074bc:	b29b      	uxth	r3, r3
 80074be:	4413      	add	r3, r2
 80074c0:	b29b      	uxth	r3, r3
 80074c2:	025b      	lsls	r3, r3, #9
 80074c4:	647b      	str	r3, [r7, #68]	; 0x44
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 80074c6:	683b      	ldr	r3, [r7, #0]
 80074c8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80074ca:	60da      	str	r2, [r3, #12]

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 80074cc:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80074d0:	b29b      	uxth	r3, r3
 80074d2:	021b      	lsls	r3, r3, #8
 80074d4:	b29a      	uxth	r2, r3
 80074d6:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 80074da:	b29b      	uxth	r3, r3
 80074dc:	4413      	add	r3, r2
 80074de:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 80074e2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80074e6:	025b      	lsls	r3, r3, #9
 80074e8:	461a      	mov	r2, r3
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 80074ea:	683b      	ldr	r3, [r7, #0]
 80074ec:	611a      	str	r2, [r3, #16]

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 80074ee:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 80074f2:	b29b      	uxth	r3, r3
 80074f4:	021b      	lsls	r3, r3, #8
 80074f6:	b29a      	uxth	r2, r3
 80074f8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80074fc:	b29b      	uxth	r3, r3
 80074fe:	4413      	add	r3, r2
 8007500:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
			localBuffer[2]);
		/* EffectiveSpadRtnCount is 8.8 format */
		pRangingMeasurementData->EffectiveSpadRtnCount =
 8007504:	683b      	ldr	r3, [r7, #0]
 8007506:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800750a:	829a      	strh	r2, [r3, #20]
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];
 800750c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007510:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	f8b3 314e 	ldrh.w	r3, [r3, #334]	; 0x14e
 800751a:	87bb      	strh	r3, [r7, #60]	; 0x3c
			LinearityCorrectiveGain);

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	f893 3131 	ldrb.w	r3, [r3, #305]	; 0x131
 8007522:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 8007526:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8007528:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800752c:	d046      	beq.n	80075bc <VL53L0X_GetRangingMeasurementData+0x164>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 800752e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8007530:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 8007534:	fb02 f303 	mul.w	r3, r2, r3
 8007538:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800753c:	4a57      	ldr	r2, [pc, #348]	; (800769c <VL53L0X_GetRangingMeasurementData+0x244>)
 800753e:	fb82 1203 	smull	r1, r2, r2, r3
 8007542:	1192      	asrs	r2, r2, #6
 8007544:	17db      	asrs	r3, r3, #31
 8007546:	1ad3      	subs	r3, r2, r3
			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
 8007548:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c

			/* Implement Xtalk */
			VL53L0X_GETPARAMETERFIELD(Dev,
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	6a1b      	ldr	r3, [r3, #32]
 8007550:	873b      	strh	r3, [r7, #56]	; 0x38
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	7f1b      	ldrb	r3, [r3, #28]
 8007556:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 800755a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800755e:	2b00      	cmp	r3, #0
 8007560:	d02c      	beq.n	80075bc <VL53L0X_GetRangingMeasurementData+0x164>

				if ((SignalRate
					- ((XTalkCompensationRateMegaCps
					* EffectiveSpadRtnCount) >> 8))
 8007562:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8007564:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8007568:	fb02 f303 	mul.w	r3, r2, r3
 800756c:	121a      	asrs	r2, r3, #8
					<= 0) {
 800756e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
				if ((SignalRate
 8007570:	429a      	cmp	r2, r3
 8007572:	d10d      	bne.n	8007590 <VL53L0X_GetRangingMeasurementData+0x138>
					if (RangeFractionalEnable)
 8007574:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8007578:	2b00      	cmp	r3, #0
 800757a:	d004      	beq.n	8007586 <VL53L0X_GetRangingMeasurementData+0x12e>
						XtalkRangeMilliMeter = 8888;
 800757c:	f242 23b8 	movw	r3, #8888	; 0x22b8
 8007580:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8007584:	e016      	b.n	80075b4 <VL53L0X_GetRangingMeasurementData+0x15c>
					else
						XtalkRangeMilliMeter = 8888
 8007586:	f648 23e0 	movw	r3, #35552	; 0x8ae0
 800758a:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800758e:	e011      	b.n	80075b4 <VL53L0X_GetRangingMeasurementData+0x15c>
							<< 2;
				} else {
					XtalkRangeMilliMeter =
					(tmpuint16 * SignalRate)
 8007590:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8007594:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007596:	fb02 f203 	mul.w	r2, r2, r3
						/ (SignalRate
						- ((XTalkCompensationRateMegaCps
						* EffectiveSpadRtnCount)
 800759a:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800759c:	f8b7 1040 	ldrh.w	r1, [r7, #64]	; 0x40
 80075a0:	fb01 f303 	mul.w	r3, r1, r3
						>> 8));
 80075a4:	121b      	asrs	r3, r3, #8
 80075a6:	4619      	mov	r1, r3
						- ((XTalkCompensationRateMegaCps
 80075a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80075aa:	1a5b      	subs	r3, r3, r1
						/ (SignalRate
 80075ac:	fbb2 f3f3 	udiv	r3, r2, r3
					XtalkRangeMilliMeter =
 80075b0:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
				}

				tmpuint16 = XtalkRangeMilliMeter;
 80075b4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80075b8:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
			}

		}

		if (RangeFractionalEnable) {
 80075bc:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d00d      	beq.n	80075e0 <VL53L0X_GetRangingMeasurementData+0x188>
			pRangingMeasurementData->RangeMilliMeter =
				(uint16_t)((tmpuint16) >> 2);
 80075c4:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80075c8:	089b      	lsrs	r3, r3, #2
 80075ca:	b29a      	uxth	r2, r3
			pRangingMeasurementData->RangeMilliMeter =
 80075cc:	683b      	ldr	r3, [r7, #0]
 80075ce:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart =
				(uint8_t)((tmpuint16 & 0x03) << 6);
 80075d0:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80075d4:	b2db      	uxtb	r3, r3
 80075d6:	019b      	lsls	r3, r3, #6
 80075d8:	b2da      	uxtb	r2, r3
			pRangingMeasurementData->RangeFractionalPart =
 80075da:	683b      	ldr	r3, [r7, #0]
 80075dc:	75da      	strb	r2, [r3, #23]
 80075de:	e006      	b.n	80075ee <VL53L0X_GetRangingMeasurementData+0x196>
		} else {
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 80075e0:	683b      	ldr	r3, [r7, #0]
 80075e2:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 80075e6:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
 80075e8:	683b      	ldr	r3, [r7, #0]
 80075ea:	2200      	movs	r2, #0
 80075ec:	75da      	strb	r2, [r3, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 80075ee:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 80075f2:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 80075f6:	f107 0336 	add.w	r3, r7, #54	; 0x36
 80075fa:	9301      	str	r3, [sp, #4]
 80075fc:	683b      	ldr	r3, [r7, #0]
 80075fe:	9300      	str	r3, [sp, #0]
 8007600:	4613      	mov	r3, r2
 8007602:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007604:	6878      	ldr	r0, [r7, #4]
 8007606:	f003 f9ab 	bl	800a960 <VL53L0X_get_pal_range_status>
 800760a:	4603      	mov	r3, r0
 800760c:	461a      	mov	r2, r3
 800760e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8007612:	4313      	orrs	r3, r2
 8007614:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 8007618:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 800761c:	2b00      	cmp	r3, #0
 800761e:	d103      	bne.n	8007628 <VL53L0X_GetRangingMeasurementData+0x1d0>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 8007620:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 8007624:	683b      	ldr	r3, [r7, #0]
 8007626:	761a      	strb	r2, [r3, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007628:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 800762c:	2b00      	cmp	r3, #0
 800762e:	d12f      	bne.n	8007690 <VL53L0X_GetRangingMeasurementData+0x238>
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	f107 040c 	add.w	r4, r7, #12
 8007636:	f103 0550 	add.w	r5, r3, #80	; 0x50
 800763a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800763c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800763e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8007642:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 8007646:	683b      	ldr	r3, [r7, #0]
 8007648:	891b      	ldrh	r3, [r3, #8]
		LastRangeDataBuffer.RangeMilliMeter =
 800764a:	82bb      	strh	r3, [r7, #20]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 800764c:	683b      	ldr	r3, [r7, #0]
 800764e:	7ddb      	ldrb	r3, [r3, #23]
		LastRangeDataBuffer.RangeFractionalPart =
 8007650:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 8007654:	683b      	ldr	r3, [r7, #0]
 8007656:	895b      	ldrh	r3, [r3, #10]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
 8007658:	82fb      	strh	r3, [r7, #22]
		LastRangeDataBuffer.MeasurementTimeUsec =
			pRangingMeasurementData->MeasurementTimeUsec;
 800765a:	683b      	ldr	r3, [r7, #0]
 800765c:	685b      	ldr	r3, [r3, #4]
		LastRangeDataBuffer.MeasurementTimeUsec =
 800765e:	613b      	str	r3, [r7, #16]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
 8007660:	683b      	ldr	r3, [r7, #0]
 8007662:	68db      	ldr	r3, [r3, #12]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
 8007664:	61bb      	str	r3, [r7, #24]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 8007666:	683b      	ldr	r3, [r7, #0]
 8007668:	691b      	ldr	r3, [r3, #16]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
 800766a:	61fb      	str	r3, [r7, #28]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 800766c:	683b      	ldr	r3, [r7, #0]
 800766e:	8a9b      	ldrh	r3, [r3, #20]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
 8007670:	843b      	strh	r3, [r7, #32]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;
 8007672:	683b      	ldr	r3, [r7, #0]
 8007674:	7e1b      	ldrb	r3, [r3, #24]
		LastRangeDataBuffer.RangeStatus =
 8007676:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	f103 0450 	add.w	r4, r3, #80	; 0x50
 8007680:	f107 050c 	add.w	r5, r7, #12
 8007684:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007686:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007688:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800768c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007690:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
}
 8007694:	4618      	mov	r0, r3
 8007696:	3750      	adds	r7, #80	; 0x50
 8007698:	46bd      	mov	sp, r7
 800769a:	bdb0      	pop	{r4, r5, r7, pc}
 800769c:	10624dd3 	.word	0x10624dd3

080076a0 <VL53L0X_PerformSingleRangingMeasurement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 80076a0:	b580      	push	{r7, lr}
 80076a2:	b084      	sub	sp, #16
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
 80076a8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80076aa:	2300      	movs	r3, #0
 80076ac:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* This function will do a complete single ranging
	 * Here we fix the mode! */
	Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 80076ae:	2100      	movs	r1, #0
 80076b0:	6878      	ldr	r0, [r7, #4]
 80076b2:	f7ff f8c7 	bl	8006844 <VL53L0X_SetDeviceMode>
 80076b6:	4603      	mov	r3, r0
 80076b8:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 80076ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d104      	bne.n	80076cc <VL53L0X_PerformSingleRangingMeasurement+0x2c>
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 80076c2:	6878      	ldr	r0, [r7, #4]
 80076c4:	f7ff fd4c 	bl	8007160 <VL53L0X_PerformSingleMeasurement>
 80076c8:	4603      	mov	r3, r0
 80076ca:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 80076cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d105      	bne.n	80076e0 <VL53L0X_PerformSingleRangingMeasurement+0x40>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 80076d4:	6839      	ldr	r1, [r7, #0]
 80076d6:	6878      	ldr	r0, [r7, #4]
 80076d8:	f7ff febe 	bl	8007458 <VL53L0X_GetRangingMeasurementData>
 80076dc:	4603      	mov	r3, r0
 80076de:	73fb      	strb	r3, [r7, #15]
			pRangingMeasurementData);


	if (Status == VL53L0X_ERROR_NONE)
 80076e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d105      	bne.n	80076f4 <VL53L0X_PerformSingleRangingMeasurement+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 80076e8:	2100      	movs	r1, #0
 80076ea:	6878      	ldr	r0, [r7, #4]
 80076ec:	f000 f962 	bl	80079b4 <VL53L0X_ClearInterruptMask>
 80076f0:	4603      	mov	r3, r0
 80076f2:	73fb      	strb	r3, [r7, #15]


	LOG_FUNCTION_END(Status);
	return Status;
 80076f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80076f8:	4618      	mov	r0, r3
 80076fa:	3710      	adds	r7, #16
 80076fc:	46bd      	mov	sp, r7
 80076fe:	bd80      	pop	{r7, pc}

08007700 <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
	VL53L0X_DeviceModes DeviceMode, VL53L0X_GpioFunctionality Functionality,
	VL53L0X_InterruptPolarity Polarity)
{
 8007700:	b580      	push	{r7, lr}
 8007702:	b084      	sub	sp, #16
 8007704:	af00      	add	r7, sp, #0
 8007706:	6078      	str	r0, [r7, #4]
 8007708:	4608      	mov	r0, r1
 800770a:	4611      	mov	r1, r2
 800770c:	461a      	mov	r2, r3
 800770e:	4603      	mov	r3, r0
 8007710:	70fb      	strb	r3, [r7, #3]
 8007712:	460b      	mov	r3, r1
 8007714:	70bb      	strb	r3, [r7, #2]
 8007716:	4613      	mov	r3, r2
 8007718:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800771a:	2300      	movs	r3, #0
 800771c:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	if (Pin != 0) {
 800771e:	78fb      	ldrb	r3, [r7, #3]
 8007720:	2b00      	cmp	r3, #0
 8007722:	d002      	beq.n	800772a <VL53L0X_SetGpioConfig+0x2a>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 8007724:	23f6      	movs	r3, #246	; 0xf6
 8007726:	73fb      	strb	r3, [r7, #15]
 8007728:	e107      	b.n	800793a <VL53L0X_SetGpioConfig+0x23a>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 800772a:	78bb      	ldrb	r3, [r7, #2]
 800772c:	2b14      	cmp	r3, #20
 800772e:	d110      	bne.n	8007752 <VL53L0X_SetGpioConfig+0x52>
		if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8007730:	7e3b      	ldrb	r3, [r7, #24]
 8007732:	2b00      	cmp	r3, #0
 8007734:	d102      	bne.n	800773c <VL53L0X_SetGpioConfig+0x3c>
			data = 0x10;
 8007736:	2310      	movs	r3, #16
 8007738:	73bb      	strb	r3, [r7, #14]
 800773a:	e001      	b.n	8007740 <VL53L0X_SetGpioConfig+0x40>
		else
			data = 1;
 800773c:	2301      	movs	r3, #1
 800773e:	73bb      	strb	r3, [r7, #14]

		Status = VL53L0X_WrByte(Dev,
 8007740:	7bbb      	ldrb	r3, [r7, #14]
 8007742:	461a      	mov	r2, r3
 8007744:	2184      	movs	r1, #132	; 0x84
 8007746:	6878      	ldr	r0, [r7, #4]
 8007748:	f003 fcda 	bl	800b100 <VL53L0X_WrByte>
 800774c:	4603      	mov	r3, r0
 800774e:	73fb      	strb	r3, [r7, #15]
 8007750:	e0f3      	b.n	800793a <VL53L0X_SetGpioConfig+0x23a>
		VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);

	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 8007752:	78bb      	ldrb	r3, [r7, #2]
 8007754:	2b15      	cmp	r3, #21
 8007756:	f040 8097 	bne.w	8007888 <VL53L0X_SetGpioConfig+0x188>

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800775a:	2201      	movs	r2, #1
 800775c:	21ff      	movs	r1, #255	; 0xff
 800775e:	6878      	ldr	r0, [r7, #4]
 8007760:	f003 fcce 	bl	800b100 <VL53L0X_WrByte>
 8007764:	4603      	mov	r3, r0
 8007766:	461a      	mov	r2, r3
 8007768:	7bfb      	ldrb	r3, [r7, #15]
 800776a:	4313      	orrs	r3, r2
 800776c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800776e:	2200      	movs	r2, #0
 8007770:	2100      	movs	r1, #0
 8007772:	6878      	ldr	r0, [r7, #4]
 8007774:	f003 fcc4 	bl	800b100 <VL53L0X_WrByte>
 8007778:	4603      	mov	r3, r0
 800777a:	461a      	mov	r2, r3
 800777c:	7bfb      	ldrb	r3, [r7, #15]
 800777e:	4313      	orrs	r3, r2
 8007780:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8007782:	2200      	movs	r2, #0
 8007784:	21ff      	movs	r1, #255	; 0xff
 8007786:	6878      	ldr	r0, [r7, #4]
 8007788:	f003 fcba 	bl	800b100 <VL53L0X_WrByte>
 800778c:	4603      	mov	r3, r0
 800778e:	461a      	mov	r2, r3
 8007790:	7bfb      	ldrb	r3, [r7, #15]
 8007792:	4313      	orrs	r3, r2
 8007794:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8007796:	2201      	movs	r2, #1
 8007798:	2180      	movs	r1, #128	; 0x80
 800779a:	6878      	ldr	r0, [r7, #4]
 800779c:	f003 fcb0 	bl	800b100 <VL53L0X_WrByte>
 80077a0:	4603      	mov	r3, r0
 80077a2:	461a      	mov	r2, r3
 80077a4:	7bfb      	ldrb	r3, [r7, #15]
 80077a6:	4313      	orrs	r3, r2
 80077a8:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 80077aa:	2202      	movs	r2, #2
 80077ac:	2185      	movs	r1, #133	; 0x85
 80077ae:	6878      	ldr	r0, [r7, #4]
 80077b0:	f003 fca6 	bl	800b100 <VL53L0X_WrByte>
 80077b4:	4603      	mov	r3, r0
 80077b6:	461a      	mov	r2, r3
 80077b8:	7bfb      	ldrb	r3, [r7, #15]
 80077ba:	4313      	orrs	r3, r2
 80077bc:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 80077be:	2204      	movs	r2, #4
 80077c0:	21ff      	movs	r1, #255	; 0xff
 80077c2:	6878      	ldr	r0, [r7, #4]
 80077c4:	f003 fc9c 	bl	800b100 <VL53L0X_WrByte>
 80077c8:	4603      	mov	r3, r0
 80077ca:	461a      	mov	r2, r3
 80077cc:	7bfb      	ldrb	r3, [r7, #15]
 80077ce:	4313      	orrs	r3, r2
 80077d0:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 80077d2:	2200      	movs	r2, #0
 80077d4:	21cd      	movs	r1, #205	; 0xcd
 80077d6:	6878      	ldr	r0, [r7, #4]
 80077d8:	f003 fc92 	bl	800b100 <VL53L0X_WrByte>
 80077dc:	4603      	mov	r3, r0
 80077de:	461a      	mov	r2, r3
 80077e0:	7bfb      	ldrb	r3, [r7, #15]
 80077e2:	4313      	orrs	r3, r2
 80077e4:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 80077e6:	2211      	movs	r2, #17
 80077e8:	21cc      	movs	r1, #204	; 0xcc
 80077ea:	6878      	ldr	r0, [r7, #4]
 80077ec:	f003 fc88 	bl	800b100 <VL53L0X_WrByte>
 80077f0:	4603      	mov	r3, r0
 80077f2:	461a      	mov	r2, r3
 80077f4:	7bfb      	ldrb	r3, [r7, #15]
 80077f6:	4313      	orrs	r3, r2
 80077f8:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 80077fa:	2207      	movs	r2, #7
 80077fc:	21ff      	movs	r1, #255	; 0xff
 80077fe:	6878      	ldr	r0, [r7, #4]
 8007800:	f003 fc7e 	bl	800b100 <VL53L0X_WrByte>
 8007804:	4603      	mov	r3, r0
 8007806:	461a      	mov	r2, r3
 8007808:	7bfb      	ldrb	r3, [r7, #15]
 800780a:	4313      	orrs	r3, r2
 800780c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 800780e:	2200      	movs	r2, #0
 8007810:	21be      	movs	r1, #190	; 0xbe
 8007812:	6878      	ldr	r0, [r7, #4]
 8007814:	f003 fc74 	bl	800b100 <VL53L0X_WrByte>
 8007818:	4603      	mov	r3, r0
 800781a:	461a      	mov	r2, r3
 800781c:	7bfb      	ldrb	r3, [r7, #15]
 800781e:	4313      	orrs	r3, r2
 8007820:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 8007822:	2206      	movs	r2, #6
 8007824:	21ff      	movs	r1, #255	; 0xff
 8007826:	6878      	ldr	r0, [r7, #4]
 8007828:	f003 fc6a 	bl	800b100 <VL53L0X_WrByte>
 800782c:	4603      	mov	r3, r0
 800782e:	461a      	mov	r2, r3
 8007830:	7bfb      	ldrb	r3, [r7, #15]
 8007832:	4313      	orrs	r3, r2
 8007834:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 8007836:	2209      	movs	r2, #9
 8007838:	21cc      	movs	r1, #204	; 0xcc
 800783a:	6878      	ldr	r0, [r7, #4]
 800783c:	f003 fc60 	bl	800b100 <VL53L0X_WrByte>
 8007840:	4603      	mov	r3, r0
 8007842:	461a      	mov	r2, r3
 8007844:	7bfb      	ldrb	r3, [r7, #15]
 8007846:	4313      	orrs	r3, r2
 8007848:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800784a:	2200      	movs	r2, #0
 800784c:	21ff      	movs	r1, #255	; 0xff
 800784e:	6878      	ldr	r0, [r7, #4]
 8007850:	f003 fc56 	bl	800b100 <VL53L0X_WrByte>
 8007854:	4603      	mov	r3, r0
 8007856:	461a      	mov	r2, r3
 8007858:	7bfb      	ldrb	r3, [r7, #15]
 800785a:	4313      	orrs	r3, r2
 800785c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800785e:	2201      	movs	r2, #1
 8007860:	21ff      	movs	r1, #255	; 0xff
 8007862:	6878      	ldr	r0, [r7, #4]
 8007864:	f003 fc4c 	bl	800b100 <VL53L0X_WrByte>
 8007868:	4603      	mov	r3, r0
 800786a:	461a      	mov	r2, r3
 800786c:	7bfb      	ldrb	r3, [r7, #15]
 800786e:	4313      	orrs	r3, r2
 8007870:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8007872:	2200      	movs	r2, #0
 8007874:	2100      	movs	r1, #0
 8007876:	6878      	ldr	r0, [r7, #4]
 8007878:	f003 fc42 	bl	800b100 <VL53L0X_WrByte>
 800787c:	4603      	mov	r3, r0
 800787e:	461a      	mov	r2, r3
 8007880:	7bfb      	ldrb	r3, [r7, #15]
 8007882:	4313      	orrs	r3, r2
 8007884:	73fb      	strb	r3, [r7, #15]
 8007886:	e058      	b.n	800793a <VL53L0X_SetGpioConfig+0x23a>

	} else {

		if (Status == VL53L0X_ERROR_NONE) {
 8007888:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800788c:	2b00      	cmp	r3, #0
 800788e:	d121      	bne.n	80078d4 <VL53L0X_SetGpioConfig+0x1d4>
			switch (Functionality) {
 8007890:	787b      	ldrb	r3, [r7, #1]
 8007892:	2b04      	cmp	r3, #4
 8007894:	d81b      	bhi.n	80078ce <VL53L0X_SetGpioConfig+0x1ce>
 8007896:	a201      	add	r2, pc, #4	; (adr r2, 800789c <VL53L0X_SetGpioConfig+0x19c>)
 8007898:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800789c:	080078b1 	.word	0x080078b1
 80078a0:	080078b7 	.word	0x080078b7
 80078a4:	080078bd 	.word	0x080078bd
 80078a8:	080078c3 	.word	0x080078c3
 80078ac:	080078c9 	.word	0x080078c9
			case VL53L0X_GPIOFUNCTIONALITY_OFF:
				data = 0x00;
 80078b0:	2300      	movs	r3, #0
 80078b2:	73bb      	strb	r3, [r7, #14]
				break;
 80078b4:	e00f      	b.n	80078d6 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
				data = 0x01;
 80078b6:	2301      	movs	r3, #1
 80078b8:	73bb      	strb	r3, [r7, #14]
				break;
 80078ba:	e00c      	b.n	80078d6 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
				data = 0x02;
 80078bc:	2302      	movs	r3, #2
 80078be:	73bb      	strb	r3, [r7, #14]
				break;
 80078c0:	e009      	b.n	80078d6 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
				data = 0x03;
 80078c2:	2303      	movs	r3, #3
 80078c4:	73bb      	strb	r3, [r7, #14]
				break;
 80078c6:	e006      	b.n	80078d6 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
				data = 0x04;
 80078c8:	2304      	movs	r3, #4
 80078ca:	73bb      	strb	r3, [r7, #14]
				break;
 80078cc:	e003      	b.n	80078d6 <VL53L0X_SetGpioConfig+0x1d6>
			default:
				Status =
 80078ce:	23f5      	movs	r3, #245	; 0xf5
 80078d0:	73fb      	strb	r3, [r7, #15]
 80078d2:	e000      	b.n	80078d6 <VL53L0X_SetGpioConfig+0x1d6>
				VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
			}
		}
 80078d4:	bf00      	nop

		if (Status == VL53L0X_ERROR_NONE)
 80078d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d107      	bne.n	80078ee <VL53L0X_SetGpioConfig+0x1ee>
			Status = VL53L0X_WrByte(Dev,
 80078de:	7bbb      	ldrb	r3, [r7, #14]
 80078e0:	461a      	mov	r2, r3
 80078e2:	210a      	movs	r1, #10
 80078e4:	6878      	ldr	r0, [r7, #4]
 80078e6:	f003 fc0b 	bl	800b100 <VL53L0X_WrByte>
 80078ea:	4603      	mov	r3, r0
 80078ec:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);

		if (Status == VL53L0X_ERROR_NONE) {
 80078ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d10f      	bne.n	8007916 <VL53L0X_SetGpioConfig+0x216>
			if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 80078f6:	7e3b      	ldrb	r3, [r7, #24]
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d102      	bne.n	8007902 <VL53L0X_SetGpioConfig+0x202>
				data = 0;
 80078fc:	2300      	movs	r3, #0
 80078fe:	73bb      	strb	r3, [r7, #14]
 8007900:	e001      	b.n	8007906 <VL53L0X_SetGpioConfig+0x206>
			else
				data = (uint8_t)(1 << 4);
 8007902:	2310      	movs	r3, #16
 8007904:	73bb      	strb	r3, [r7, #14]

			Status = VL53L0X_UpdateByte(Dev,
 8007906:	7bbb      	ldrb	r3, [r7, #14]
 8007908:	22ef      	movs	r2, #239	; 0xef
 800790a:	2184      	movs	r1, #132	; 0x84
 800790c:	6878      	ldr	r0, [r7, #4]
 800790e:	f003 fc45 	bl	800b19c <VL53L0X_UpdateByte>
 8007912:	4603      	mov	r3, r0
 8007914:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, 0xEF, data);
		}

		if (Status == VL53L0X_ERROR_NONE)
 8007916:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800791a:	2b00      	cmp	r3, #0
 800791c:	d103      	bne.n	8007926 <VL53L0X_SetGpioConfig+0x226>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	787a      	ldrb	r2, [r7, #1]
 8007922:	f883 20da 	strb.w	r2, [r3, #218]	; 0xda
				Pin0GpioFunctionality, Functionality);

		if (Status == VL53L0X_ERROR_NONE)
 8007926:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d105      	bne.n	800793a <VL53L0X_SetGpioConfig+0x23a>
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800792e:	2100      	movs	r1, #0
 8007930:	6878      	ldr	r0, [r7, #4]
 8007932:	f000 f83f 	bl	80079b4 <VL53L0X_ClearInterruptMask>
 8007936:	4603      	mov	r3, r0
 8007938:	73fb      	strb	r3, [r7, #15]

	}

	LOG_FUNCTION_END(Status);
	return Status;
 800793a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800793e:	4618      	mov	r0, r3
 8007940:	3710      	adds	r7, #16
 8007942:	46bd      	mov	sp, r7
 8007944:	bd80      	pop	{r7, pc}
 8007946:	bf00      	nop

08007948 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 8007948:	b580      	push	{r7, lr}
 800794a:	b086      	sub	sp, #24
 800794c:	af00      	add	r7, sp, #0
 800794e:	60f8      	str	r0, [r7, #12]
 8007950:	607a      	str	r2, [r7, #4]
 8007952:	603b      	str	r3, [r7, #0]
 8007954:	460b      	mov	r3, r1
 8007956:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007958:	2300      	movs	r3, #0
 800795a:	75fb      	strb	r3, [r7, #23]
	uint16_t Threshold16;
	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 800795c:	f107 0314 	add.w	r3, r7, #20
 8007960:	461a      	mov	r2, r3
 8007962:	210e      	movs	r1, #14
 8007964:	68f8      	ldr	r0, [r7, #12]
 8007966:	f003 fb57 	bl	800b018 <VL53L0X_RdWord>
 800796a:	4603      	mov	r3, r0
 800796c:	75fb      	strb	r3, [r7, #23]
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 800796e:	8abb      	ldrh	r3, [r7, #20]
 8007970:	045b      	lsls	r3, r3, #17
 8007972:	461a      	mov	r2, r3
 8007974:	4b0e      	ldr	r3, [pc, #56]	; (80079b0 <VL53L0X_GetInterruptThresholds+0x68>)
 8007976:	4013      	ands	r3, r2
 8007978:	687a      	ldr	r2, [r7, #4]
 800797a:	6013      	str	r3, [r2, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 800797c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007980:	2b00      	cmp	r3, #0
 8007982:	d10f      	bne.n	80079a4 <VL53L0X_GetInterruptThresholds+0x5c>
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 8007984:	f107 0314 	add.w	r3, r7, #20
 8007988:	461a      	mov	r2, r3
 800798a:	210c      	movs	r1, #12
 800798c:	68f8      	ldr	r0, [r7, #12]
 800798e:	f003 fb43 	bl	800b018 <VL53L0X_RdWord>
 8007992:	4603      	mov	r3, r0
 8007994:	75fb      	strb	r3, [r7, #23]
			&Threshold16);
		/* Need to multiply by 2 because the FW will apply a x2 */
		*pThresholdHigh =
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
 8007996:	8abb      	ldrh	r3, [r7, #20]
 8007998:	045b      	lsls	r3, r3, #17
 800799a:	461a      	mov	r2, r3
 800799c:	4b04      	ldr	r3, [pc, #16]	; (80079b0 <VL53L0X_GetInterruptThresholds+0x68>)
 800799e:	4013      	ands	r3, r2
		*pThresholdHigh =
 80079a0:	683a      	ldr	r2, [r7, #0]
 80079a2:	6013      	str	r3, [r2, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80079a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80079a8:	4618      	mov	r0, r3
 80079aa:	3718      	adds	r7, #24
 80079ac:	46bd      	mov	sp, r7
 80079ae:	bd80      	pop	{r7, pc}
 80079b0:	1ffe0000 	.word	0x1ffe0000

080079b4 <VL53L0X_ClearInterruptMask>:
	return Status;
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev, uint32_t InterruptMask)
{
 80079b4:	b580      	push	{r7, lr}
 80079b6:	b084      	sub	sp, #16
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	6078      	str	r0, [r7, #4]
 80079bc:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80079be:	2300      	movs	r3, #0
 80079c0:	73fb      	strb	r3, [r7, #15]
	uint8_t LoopCount;
	uint8_t Byte;
	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 80079c2:	2300      	movs	r3, #0
 80079c4:	73bb      	strb	r3, [r7, #14]
	do {
		Status = VL53L0X_WrByte(Dev,
 80079c6:	2201      	movs	r2, #1
 80079c8:	210b      	movs	r1, #11
 80079ca:	6878      	ldr	r0, [r7, #4]
 80079cc:	f003 fb98 	bl	800b100 <VL53L0X_WrByte>
 80079d0:	4603      	mov	r3, r0
 80079d2:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
 80079d4:	2200      	movs	r2, #0
 80079d6:	210b      	movs	r1, #11
 80079d8:	6878      	ldr	r0, [r7, #4]
 80079da:	f003 fb91 	bl	800b100 <VL53L0X_WrByte>
 80079de:	4603      	mov	r3, r0
 80079e0:	461a      	mov	r2, r3
 80079e2:	7bfb      	ldrb	r3, [r7, #15]
 80079e4:	4313      	orrs	r3, r2
 80079e6:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
 80079e8:	f107 030d 	add.w	r3, r7, #13
 80079ec:	461a      	mov	r2, r3
 80079ee:	2113      	movs	r1, #19
 80079f0:	6878      	ldr	r0, [r7, #4]
 80079f2:	f003 fa8a 	bl	800af0a <VL53L0X_RdByte>
 80079f6:	4603      	mov	r3, r0
 80079f8:	461a      	mov	r2, r3
 80079fa:	7bfb      	ldrb	r3, [r7, #15]
 80079fc:	4313      	orrs	r3, r2
 80079fe:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
 8007a00:	7bbb      	ldrb	r3, [r7, #14]
 8007a02:	3301      	adds	r3, #1
 8007a04:	73bb      	strb	r3, [r7, #14]
	} while (((Byte & 0x07) != 0x00)
 8007a06:	7b7b      	ldrb	r3, [r7, #13]
 8007a08:	f003 0307 	and.w	r3, r3, #7
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d006      	beq.n	8007a1e <VL53L0X_ClearInterruptMask+0x6a>
			&& (LoopCount < 3)
 8007a10:	7bbb      	ldrb	r3, [r7, #14]
 8007a12:	2b02      	cmp	r3, #2
 8007a14:	d803      	bhi.n	8007a1e <VL53L0X_ClearInterruptMask+0x6a>
			&& (Status == VL53L0X_ERROR_NONE));
 8007a16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d0d3      	beq.n	80079c6 <VL53L0X_ClearInterruptMask+0x12>


	if (LoopCount >= 3)
 8007a1e:	7bbb      	ldrb	r3, [r7, #14]
 8007a20:	2b02      	cmp	r3, #2
 8007a22:	d901      	bls.n	8007a28 <VL53L0X_ClearInterruptMask+0x74>
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 8007a24:	23f4      	movs	r3, #244	; 0xf4
 8007a26:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8007a28:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007a2c:	4618      	mov	r0, r3
 8007a2e:	3710      	adds	r7, #16
 8007a30:	46bd      	mov	sp, r7
 8007a32:	bd80      	pop	{r7, pc}

08007a34 <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 8007a34:	b580      	push	{r7, lr}
 8007a36:	b084      	sub	sp, #16
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	6078      	str	r0, [r7, #4]
 8007a3c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007a3e:	2300      	movs	r3, #0
 8007a40:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 8007a42:	f107 030e 	add.w	r3, r7, #14
 8007a46:	461a      	mov	r2, r3
 8007a48:	2113      	movs	r1, #19
 8007a4a:	6878      	ldr	r0, [r7, #4]
 8007a4c:	f003 fa5d 	bl	800af0a <VL53L0X_RdByte>
 8007a50:	4603      	mov	r3, r0
 8007a52:	73fb      	strb	r3, [r7, #15]
	*pInterruptMaskStatus = Byte & 0x07;
 8007a54:	7bbb      	ldrb	r3, [r7, #14]
 8007a56:	f003 0207 	and.w	r2, r3, #7
 8007a5a:	683b      	ldr	r3, [r7, #0]
 8007a5c:	601a      	str	r2, [r3, #0]

	if (Byte & 0x18)
 8007a5e:	7bbb      	ldrb	r3, [r7, #14]
 8007a60:	f003 0318 	and.w	r3, r3, #24
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d001      	beq.n	8007a6c <VL53L0X_GetInterruptMaskStatus+0x38>
		Status = VL53L0X_ERROR_RANGE_ERROR;
 8007a68:	23fa      	movs	r3, #250	; 0xfa
 8007a6a:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8007a6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007a70:	4618      	mov	r0, r3
 8007a72:	3710      	adds	r7, #16
 8007a74:	46bd      	mov	sp, r7
 8007a76:	bd80      	pop	{r7, pc}

08007a78 <VL53L0X_PerformRefSpadManagement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefSpadManagement(VL53L0X_DEV Dev,
	uint32_t *refSpadCount, uint8_t *isApertureSpads)
{
 8007a78:	b580      	push	{r7, lr}
 8007a7a:	b086      	sub	sp, #24
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	60f8      	str	r0, [r7, #12]
 8007a80:	60b9      	str	r1, [r7, #8]
 8007a82:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007a84:	2300      	movs	r3, #0
 8007a86:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_spad_management(Dev, refSpadCount,
 8007a88:	687a      	ldr	r2, [r7, #4]
 8007a8a:	68b9      	ldr	r1, [r7, #8]
 8007a8c:	68f8      	ldr	r0, [r7, #12]
 8007a8e:	f000 fa03 	bl	8007e98 <VL53L0X_perform_ref_spad_management>
 8007a92:	4603      	mov	r3, r0
 8007a94:	75fb      	strb	r3, [r7, #23]
		isApertureSpads);

	LOG_FUNCTION_END(Status);

	return Status;
 8007a96:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007a9a:	4618      	mov	r0, r3
 8007a9c:	3718      	adds	r7, #24
 8007a9e:	46bd      	mov	sp, r7
 8007aa0:	bd80      	pop	{r7, pc}

08007aa2 <VL53L0X_get_offset_calibration_data_micro_meter>:
	return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 8007aa2:	b580      	push	{r7, lr}
 8007aa4:	b084      	sub	sp, #16
 8007aa6:	af00      	add	r7, sp, #0
 8007aa8:	6078      	str	r0, [r7, #4]
 8007aaa:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007aac:	2300      	movs	r3, #0
 8007aae:	73fb      	strb	r3, [r7, #15]
	uint16_t RangeOffsetRegister;
	int16_t cMaxOffset = 2047;
 8007ab0:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8007ab4:	81bb      	strh	r3, [r7, #12]
	int16_t cOffsetRange = 4096;
 8007ab6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007aba:	817b      	strh	r3, [r7, #10]

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 8007abc:	f107 0308 	add.w	r3, r7, #8
 8007ac0:	461a      	mov	r2, r3
 8007ac2:	2128      	movs	r1, #40	; 0x28
 8007ac4:	6878      	ldr	r0, [r7, #4]
 8007ac6:	f003 faa7 	bl	800b018 <VL53L0X_RdWord>
 8007aca:	4603      	mov	r3, r0
 8007acc:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 8007ace:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d11e      	bne.n	8007b14 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 8007ad6:	893b      	ldrh	r3, [r7, #8]
 8007ad8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007adc:	b29b      	uxth	r3, r3
 8007ade:	813b      	strh	r3, [r7, #8]

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 8007ae0:	893b      	ldrh	r3, [r7, #8]
 8007ae2:	461a      	mov	r2, r3
 8007ae4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8007ae8:	429a      	cmp	r2, r3
 8007aea:	dd0b      	ble.n	8007b04 <VL53L0X_get_offset_calibration_data_micro_meter+0x62>
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 8007aec:	893a      	ldrh	r2, [r7, #8]
 8007aee:	897b      	ldrh	r3, [r7, #10]
 8007af0:	1ad3      	subs	r3, r2, r3
 8007af2:	b29b      	uxth	r3, r3
 8007af4:	b21b      	sxth	r3, r3
 8007af6:	461a      	mov	r2, r3
					* 250;
 8007af8:	23fa      	movs	r3, #250	; 0xfa
 8007afa:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 8007afe:	683b      	ldr	r3, [r7, #0]
 8007b00:	601a      	str	r2, [r3, #0]
 8007b02:	e007      	b.n	8007b14 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		else
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)RangeOffsetRegister * 250;
 8007b04:	893b      	ldrh	r3, [r7, #8]
 8007b06:	b21b      	sxth	r3, r3
 8007b08:	461a      	mov	r2, r3
 8007b0a:	23fa      	movs	r3, #250	; 0xfa
 8007b0c:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 8007b10:	683b      	ldr	r3, [r7, #0]
 8007b12:	601a      	str	r2, [r3, #0]

	}

	return Status;
 8007b14:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007b18:	4618      	mov	r0, r3
 8007b1a:	3710      	adds	r7, #16
 8007b1c:	46bd      	mov	sp, r7
 8007b1e:	bd80      	pop	{r7, pc}

08007b20 <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 8007b20:	b480      	push	{r7}
 8007b22:	b08b      	sub	sp, #44	; 0x2c
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	60f8      	str	r0, [r7, #12]
 8007b28:	60b9      	str	r1, [r7, #8]
 8007b2a:	607a      	str	r2, [r7, #4]
 8007b2c:	603b      	str	r3, [r7, #0]
	uint32_t startIndex;
	uint32_t fineOffset;
	uint32_t cSpadsPerByte = 8;
 8007b2e:	2308      	movs	r3, #8
 8007b30:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;
	uint8_t dataByte;
	uint8_t success = 0;
 8007b32:	2300      	movs	r3, #0
 8007b34:	77bb      	strb	r3, [r7, #30]
	 *
	 * The coarse index is the byte index of the array and the fine index is
	 * the index of the bit within each byte.
	 */

	*next = -1;
 8007b36:	683b      	ldr	r3, [r7, #0]
 8007b38:	f04f 32ff 	mov.w	r2, #4294967295
 8007b3c:	601a      	str	r2, [r3, #0]

	startIndex = curr / cSpadsPerByte;
 8007b3e:	687a      	ldr	r2, [r7, #4]
 8007b40:	69bb      	ldr	r3, [r7, #24]
 8007b42:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b46:	617b      	str	r3, [r7, #20]
	fineOffset = curr % cSpadsPerByte;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	69ba      	ldr	r2, [r7, #24]
 8007b4c:	fbb3 f2f2 	udiv	r2, r3, r2
 8007b50:	69b9      	ldr	r1, [r7, #24]
 8007b52:	fb01 f202 	mul.w	r2, r1, r2
 8007b56:	1a9b      	subs	r3, r3, r2
 8007b58:	613b      	str	r3, [r7, #16]

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8007b5a:	697b      	ldr	r3, [r7, #20]
 8007b5c:	627b      	str	r3, [r7, #36]	; 0x24
 8007b5e:	e030      	b.n	8007bc2 <get_next_good_spad+0xa2>
				coarseIndex++) {
		fineIndex = 0;
 8007b60:	2300      	movs	r3, #0
 8007b62:	623b      	str	r3, [r7, #32]
		dataByte = goodSpadArray[coarseIndex];
 8007b64:	68fa      	ldr	r2, [r7, #12]
 8007b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b68:	4413      	add	r3, r2
 8007b6a:	781b      	ldrb	r3, [r3, #0]
 8007b6c:	77fb      	strb	r3, [r7, #31]

		if (coarseIndex == startIndex) {
 8007b6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007b70:	697b      	ldr	r3, [r7, #20]
 8007b72:	429a      	cmp	r2, r3
 8007b74:	d11e      	bne.n	8007bb4 <get_next_good_spad+0x94>
			/* locate the bit position of the provided current
			 * spad bit before iterating */
			dataByte >>= fineOffset;
 8007b76:	7ffa      	ldrb	r2, [r7, #31]
 8007b78:	693b      	ldr	r3, [r7, #16]
 8007b7a:	fa42 f303 	asr.w	r3, r2, r3
 8007b7e:	77fb      	strb	r3, [r7, #31]
			fineIndex = fineOffset;
 8007b80:	693b      	ldr	r3, [r7, #16]
 8007b82:	623b      	str	r3, [r7, #32]
		}

		while (fineIndex < cSpadsPerByte) {
 8007b84:	e016      	b.n	8007bb4 <get_next_good_spad+0x94>
			if ((dataByte & 0x1) == 1) {
 8007b86:	7ffb      	ldrb	r3, [r7, #31]
 8007b88:	f003 0301 	and.w	r3, r3, #1
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d00b      	beq.n	8007ba8 <get_next_good_spad+0x88>
				success = 1;
 8007b90:	2301      	movs	r3, #1
 8007b92:	77bb      	strb	r3, [r7, #30]
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 8007b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b96:	69ba      	ldr	r2, [r7, #24]
 8007b98:	fb02 f203 	mul.w	r2, r2, r3
 8007b9c:	6a3b      	ldr	r3, [r7, #32]
 8007b9e:	4413      	add	r3, r2
 8007ba0:	461a      	mov	r2, r3
 8007ba2:	683b      	ldr	r3, [r7, #0]
 8007ba4:	601a      	str	r2, [r3, #0]
				break;
 8007ba6:	e009      	b.n	8007bbc <get_next_good_spad+0x9c>
			}
			dataByte >>= 1;
 8007ba8:	7ffb      	ldrb	r3, [r7, #31]
 8007baa:	085b      	lsrs	r3, r3, #1
 8007bac:	77fb      	strb	r3, [r7, #31]
			fineIndex++;
 8007bae:	6a3b      	ldr	r3, [r7, #32]
 8007bb0:	3301      	adds	r3, #1
 8007bb2:	623b      	str	r3, [r7, #32]
		while (fineIndex < cSpadsPerByte) {
 8007bb4:	6a3a      	ldr	r2, [r7, #32]
 8007bb6:	69bb      	ldr	r3, [r7, #24]
 8007bb8:	429a      	cmp	r2, r3
 8007bba:	d3e4      	bcc.n	8007b86 <get_next_good_spad+0x66>
				coarseIndex++) {
 8007bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bbe:	3301      	adds	r3, #1
 8007bc0:	627b      	str	r3, [r7, #36]	; 0x24
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8007bc2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007bc4:	68bb      	ldr	r3, [r7, #8]
 8007bc6:	429a      	cmp	r2, r3
 8007bc8:	d202      	bcs.n	8007bd0 <get_next_good_spad+0xb0>
 8007bca:	7fbb      	ldrb	r3, [r7, #30]
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d0c7      	beq.n	8007b60 <get_next_good_spad+0x40>
		}
	}
}
 8007bd0:	bf00      	nop
 8007bd2:	372c      	adds	r7, #44	; 0x2c
 8007bd4:	46bd      	mov	sp, r7
 8007bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bda:	4770      	bx	lr

08007bdc <is_aperture>:


uint8_t is_aperture(uint32_t spadIndex)
{
 8007bdc:	b480      	push	{r7}
 8007bde:	b085      	sub	sp, #20
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	6078      	str	r0, [r7, #4]
	/*
	 * This function reports if a given spad index is an aperture SPAD by
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
 8007be4:	2301      	movs	r3, #1
 8007be6:	73fb      	strb	r3, [r7, #15]
	quadrant = spadIndex >> 6;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	099b      	lsrs	r3, r3, #6
 8007bec:	60bb      	str	r3, [r7, #8]
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 8007bee:	4a07      	ldr	r2, [pc, #28]	; (8007c0c <is_aperture+0x30>)
 8007bf0:	68bb      	ldr	r3, [r7, #8]
 8007bf2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d101      	bne.n	8007bfe <is_aperture+0x22>
		isAperture = 0;
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	73fb      	strb	r3, [r7, #15]

	return isAperture;
 8007bfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c00:	4618      	mov	r0, r3
 8007c02:	3714      	adds	r7, #20
 8007c04:	46bd      	mov	sp, r7
 8007c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0a:	4770      	bx	lr
 8007c0c:	2000036c 	.word	0x2000036c

08007c10 <enable_spad_bit>:


VL53L0X_Error enable_spad_bit(uint8_t spadArray[], uint32_t size,
	uint32_t spadIndex)
{
 8007c10:	b480      	push	{r7}
 8007c12:	b089      	sub	sp, #36	; 0x24
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	60f8      	str	r0, [r7, #12]
 8007c18:	60b9      	str	r1, [r7, #8]
 8007c1a:	607a      	str	r2, [r7, #4]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8007c1c:	2300      	movs	r3, #0
 8007c1e:	77fb      	strb	r3, [r7, #31]
	uint32_t cSpadsPerByte = 8;
 8007c20:	2308      	movs	r3, #8
 8007c22:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
 8007c24:	687a      	ldr	r2, [r7, #4]
 8007c26:	69bb      	ldr	r3, [r7, #24]
 8007c28:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c2c:	617b      	str	r3, [r7, #20]
	fineIndex = spadIndex % cSpadsPerByte;
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	69ba      	ldr	r2, [r7, #24]
 8007c32:	fbb3 f2f2 	udiv	r2, r3, r2
 8007c36:	69b9      	ldr	r1, [r7, #24]
 8007c38:	fb01 f202 	mul.w	r2, r1, r2
 8007c3c:	1a9b      	subs	r3, r3, r2
 8007c3e:	613b      	str	r3, [r7, #16]
	if (coarseIndex >= size)
 8007c40:	697a      	ldr	r2, [r7, #20]
 8007c42:	68bb      	ldr	r3, [r7, #8]
 8007c44:	429a      	cmp	r2, r3
 8007c46:	d302      	bcc.n	8007c4e <enable_spad_bit+0x3e>
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 8007c48:	23ce      	movs	r3, #206	; 0xce
 8007c4a:	77fb      	strb	r3, [r7, #31]
 8007c4c:	e010      	b.n	8007c70 <enable_spad_bit+0x60>
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 8007c4e:	68fa      	ldr	r2, [r7, #12]
 8007c50:	697b      	ldr	r3, [r7, #20]
 8007c52:	4413      	add	r3, r2
 8007c54:	781b      	ldrb	r3, [r3, #0]
 8007c56:	b25a      	sxtb	r2, r3
 8007c58:	2101      	movs	r1, #1
 8007c5a:	693b      	ldr	r3, [r7, #16]
 8007c5c:	fa01 f303 	lsl.w	r3, r1, r3
 8007c60:	b25b      	sxtb	r3, r3
 8007c62:	4313      	orrs	r3, r2
 8007c64:	b259      	sxtb	r1, r3
 8007c66:	68fa      	ldr	r2, [r7, #12]
 8007c68:	697b      	ldr	r3, [r7, #20]
 8007c6a:	4413      	add	r3, r2
 8007c6c:	b2ca      	uxtb	r2, r1
 8007c6e:	701a      	strb	r2, [r3, #0]

	return status;
 8007c70:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8007c74:	4618      	mov	r0, r3
 8007c76:	3724      	adds	r7, #36	; 0x24
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7e:	4770      	bx	lr

08007c80 <set_ref_spad_map>:

	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 8007c80:	b580      	push	{r7, lr}
 8007c82:	b084      	sub	sp, #16
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	6078      	str	r0, [r7, #4]
 8007c88:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 8007c8a:	2306      	movs	r3, #6
 8007c8c:	683a      	ldr	r2, [r7, #0]
 8007c8e:	21b0      	movs	r1, #176	; 0xb0
 8007c90:	6878      	ldr	r0, [r7, #4]
 8007c92:	f003 f965 	bl	800af60 <VL53L0X_WriteMulti>
 8007c96:	4603      	mov	r3, r0
 8007c98:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray, 6);
	return status;
 8007c9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007c9e:	4618      	mov	r0, r3
 8007ca0:	3710      	adds	r7, #16
 8007ca2:	46bd      	mov	sp, r7
 8007ca4:	bd80      	pop	{r7, pc}

08007ca6 <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 8007ca6:	b580      	push	{r7, lr}
 8007ca8:	b084      	sub	sp, #16
 8007caa:	af00      	add	r7, sp, #0
 8007cac:	6078      	str	r0, [r7, #4]
 8007cae:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 8007cb0:	2306      	movs	r3, #6
 8007cb2:	683a      	ldr	r2, [r7, #0]
 8007cb4:	21b0      	movs	r1, #176	; 0xb0
 8007cb6:	6878      	ldr	r0, [r7, #4]
 8007cb8:	f003 f982 	bl	800afc0 <VL53L0X_ReadMulti>
 8007cbc:	4603      	mov	r3, r0
 8007cbe:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray,
				6);
	return status;
 8007cc0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007cc4:	4618      	mov	r0, r3
 8007cc6:	3710      	adds	r7, #16
 8007cc8:	46bd      	mov	sp, r7
 8007cca:	bd80      	pop	{r7, pc}

08007ccc <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 8007ccc:	b580      	push	{r7, lr}
 8007cce:	b08c      	sub	sp, #48	; 0x30
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	60f8      	str	r0, [r7, #12]
 8007cd4:	607a      	str	r2, [r7, #4]
 8007cd6:	603b      	str	r3, [r7, #0]
 8007cd8:	460b      	mov	r3, r1
 8007cda:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8007cdc:	2300      	movs	r3, #0
 8007cde:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 8007ce2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007ce4:	61fb      	str	r3, [r7, #28]
	 *
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
 8007ce6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007ce8:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 8007cea:	2300      	movs	r3, #0
 8007cec:	62bb      	str	r3, [r7, #40]	; 0x28
 8007cee:	e02b      	b.n	8007d48 <enable_ref_spads+0x7c>
		get_next_good_spad(goodSpadArray, size, currentSpad,
 8007cf0:	f107 031c 	add.w	r3, r7, #28
 8007cf4:	6a3a      	ldr	r2, [r7, #32]
 8007cf6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007cf8:	6878      	ldr	r0, [r7, #4]
 8007cfa:	f7ff ff11 	bl	8007b20 <get_next_good_spad>
			&nextGoodSpad);

		if (nextGoodSpad == -1) {
 8007cfe:	69fb      	ldr	r3, [r7, #28]
 8007d00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d04:	d103      	bne.n	8007d0e <enable_ref_spads+0x42>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 8007d06:	23ce      	movs	r3, #206	; 0xce
 8007d08:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 8007d0c:	e020      	b.n	8007d50 <enable_ref_spads+0x84>
		}

		/* Confirm that the next good SPAD is non-aperture */
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 8007d0e:	69fb      	ldr	r3, [r7, #28]
 8007d10:	461a      	mov	r2, r3
 8007d12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007d14:	4413      	add	r3, r2
 8007d16:	4618      	mov	r0, r3
 8007d18:	f7ff ff60 	bl	8007bdc <is_aperture>
 8007d1c:	4603      	mov	r3, r0
 8007d1e:	461a      	mov	r2, r3
 8007d20:	7afb      	ldrb	r3, [r7, #11]
 8007d22:	4293      	cmp	r3, r2
 8007d24:	d003      	beq.n	8007d2e <enable_ref_spads+0x62>
			/* if we can't get the required number of good aperture
			 * spads from the current quadrant then this is an error
			 */
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 8007d26:	23ce      	movs	r3, #206	; 0xce
 8007d28:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 8007d2c:	e010      	b.n	8007d50 <enable_ref_spads+0x84>
		}
		currentSpad = (uint32_t)nextGoodSpad;
 8007d2e:	69fb      	ldr	r3, [r7, #28]
 8007d30:	623b      	str	r3, [r7, #32]
		enable_spad_bit(spadArray, size, currentSpad);
 8007d32:	6a3a      	ldr	r2, [r7, #32]
 8007d34:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007d36:	6838      	ldr	r0, [r7, #0]
 8007d38:	f7ff ff6a 	bl	8007c10 <enable_spad_bit>
		currentSpad++;
 8007d3c:	6a3b      	ldr	r3, [r7, #32]
 8007d3e:	3301      	adds	r3, #1
 8007d40:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 8007d42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d44:	3301      	adds	r3, #1
 8007d46:	62bb      	str	r3, [r7, #40]	; 0x28
 8007d48:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007d4a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007d4c:	429a      	cmp	r2, r3
 8007d4e:	d3cf      	bcc.n	8007cf0 <enable_ref_spads+0x24>
	}
	*lastSpad = currentSpad;
 8007d50:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007d52:	6a3a      	ldr	r2, [r7, #32]
 8007d54:	601a      	str	r2, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
 8007d56:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d106      	bne.n	8007d6c <enable_ref_spads+0xa0>
		status = set_ref_spad_map(Dev, spadArray);
 8007d5e:	6839      	ldr	r1, [r7, #0]
 8007d60:	68f8      	ldr	r0, [r7, #12]
 8007d62:	f7ff ff8d 	bl	8007c80 <set_ref_spad_map>
 8007d66:	4603      	mov	r3, r0
 8007d68:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f


	if (status == VL53L0X_ERROR_NONE) {
 8007d6c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d121      	bne.n	8007db8 <enable_ref_spads+0xec>
		status = get_ref_spad_map(Dev, checkSpadArray);
 8007d74:	f107 0314 	add.w	r3, r7, #20
 8007d78:	4619      	mov	r1, r3
 8007d7a:	68f8      	ldr	r0, [r7, #12]
 8007d7c:	f7ff ff93 	bl	8007ca6 <get_ref_spad_map>
 8007d80:	4603      	mov	r3, r0
 8007d82:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

		i = 0;
 8007d86:	2300      	movs	r3, #0
 8007d88:	627b      	str	r3, [r7, #36]	; 0x24

		/* Compare spad maps. If not equal report error. */
		while (i < size) {
 8007d8a:	e011      	b.n	8007db0 <enable_ref_spads+0xe4>
			if (spadArray[i] != checkSpadArray[i]) {
 8007d8c:	683a      	ldr	r2, [r7, #0]
 8007d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d90:	4413      	add	r3, r2
 8007d92:	781a      	ldrb	r2, [r3, #0]
 8007d94:	f107 0114 	add.w	r1, r7, #20
 8007d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d9a:	440b      	add	r3, r1
 8007d9c:	781b      	ldrb	r3, [r3, #0]
 8007d9e:	429a      	cmp	r2, r3
 8007da0:	d003      	beq.n	8007daa <enable_ref_spads+0xde>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 8007da2:	23ce      	movs	r3, #206	; 0xce
 8007da4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				break;
 8007da8:	e006      	b.n	8007db8 <enable_ref_spads+0xec>
			}
			i++;
 8007daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dac:	3301      	adds	r3, #1
 8007dae:	627b      	str	r3, [r7, #36]	; 0x24
		while (i < size) {
 8007db0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007db2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007db4:	429a      	cmp	r2, r3
 8007db6:	d3e9      	bcc.n	8007d8c <enable_ref_spads+0xc0>
		}
	}
	return status;
 8007db8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8007dbc:	4618      	mov	r0, r3
 8007dbe:	3730      	adds	r7, #48	; 0x30
 8007dc0:	46bd      	mov	sp, r7
 8007dc2:	bd80      	pop	{r7, pc}

08007dc4 <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 8007dc4:	b580      	push	{r7, lr}
 8007dc6:	b08a      	sub	sp, #40	; 0x28
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	6078      	str	r0, [r7, #4]
 8007dcc:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8007dce:	2300      	movs	r3, #0
 8007dd0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	VL53L0X_RangingMeasurementData_t rangingMeasurementData;

	uint8_t SequenceConfig = 0;
 8007dd4:	2300      	movs	r3, #0
 8007dd6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 8007de0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
 8007de4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d107      	bne.n	8007dfc <perform_ref_signal_measurement+0x38>
		status = VL53L0X_WrByte(Dev,
 8007dec:	22c0      	movs	r2, #192	; 0xc0
 8007dee:	2101      	movs	r1, #1
 8007df0:	6878      	ldr	r0, [r7, #4]
 8007df2:	f003 f985 	bl	800b100 <VL53L0X_WrByte>
 8007df6:	4603      	mov	r3, r0
 8007df8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 8007dfc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d108      	bne.n	8007e16 <perform_ref_signal_measurement+0x52>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 8007e04:	f107 0308 	add.w	r3, r7, #8
 8007e08:	4619      	mov	r1, r3
 8007e0a:	6878      	ldr	r0, [r7, #4]
 8007e0c:	f7ff fc48 	bl	80076a0 <VL53L0X_PerformSingleRangingMeasurement>
 8007e10:	4603      	mov	r3, r0
 8007e12:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
 8007e16:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d107      	bne.n	8007e2e <perform_ref_signal_measurement+0x6a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8007e1e:	2201      	movs	r2, #1
 8007e20:	21ff      	movs	r1, #255	; 0xff
 8007e22:	6878      	ldr	r0, [r7, #4]
 8007e24:	f003 f96c 	bl	800b100 <VL53L0X_WrByte>
 8007e28:	4603      	mov	r3, r0
 8007e2a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE)
 8007e2e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d107      	bne.n	8007e46 <perform_ref_signal_measurement+0x82>
		status = VL53L0X_RdWord(Dev,
 8007e36:	683a      	ldr	r2, [r7, #0]
 8007e38:	21b6      	movs	r1, #182	; 0xb6
 8007e3a:	6878      	ldr	r0, [r7, #4]
 8007e3c:	f003 f8ec 	bl	800b018 <VL53L0X_RdWord>
 8007e40:	4603      	mov	r3, r0
 8007e42:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
 8007e46:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d107      	bne.n	8007e5e <perform_ref_signal_measurement+0x9a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8007e4e:	2200      	movs	r2, #0
 8007e50:	21ff      	movs	r1, #255	; 0xff
 8007e52:	6878      	ldr	r0, [r7, #4]
 8007e54:	f003 f954 	bl	800b100 <VL53L0X_WrByte>
 8007e58:	4603      	mov	r3, r0
 8007e5a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE) {
 8007e5e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d112      	bne.n	8007e8c <perform_ref_signal_measurement+0xc8>
		/* restore the previous Sequence Config */
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8007e66:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8007e6a:	461a      	mov	r2, r3
 8007e6c:	2101      	movs	r1, #1
 8007e6e:	6878      	ldr	r0, [r7, #4]
 8007e70:	f003 f946 	bl	800b100 <VL53L0X_WrByte>
 8007e74:	4603      	mov	r3, r0
 8007e76:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				SequenceConfig);
		if (status == VL53L0X_ERROR_NONE)
 8007e7a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d104      	bne.n	8007e8c <perform_ref_signal_measurement+0xc8>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8007e88:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
	}

	return status;
 8007e8c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8007e90:	4618      	mov	r0, r3
 8007e92:	3728      	adds	r7, #40	; 0x28
 8007e94:	46bd      	mov	sp, r7
 8007e96:	bd80      	pop	{r7, pc}

08007e98 <VL53L0X_perform_ref_spad_management>:

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
				uint32_t *refSpadCount,
				uint8_t *isApertureSpads)
{
 8007e98:	b590      	push	{r4, r7, lr}
 8007e9a:	b09d      	sub	sp, #116	; 0x74
 8007e9c:	af06      	add	r7, sp, #24
 8007e9e:	60f8      	str	r0, [r7, #12]
 8007ea0:	60b9      	str	r1, [r7, #8]
 8007ea2:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007ea4:	2300      	movs	r3, #0
 8007ea6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	uint8_t lastSpadArray[6];
	uint8_t startSelect = 0xB4;
 8007eaa:	23b4      	movs	r3, #180	; 0xb4
 8007eac:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
	uint32_t minimumSpadCount = 3;
 8007eb0:	2303      	movs	r3, #3
 8007eb2:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t maxSpadCount = 44;
 8007eb4:	232c      	movs	r3, #44	; 0x2c
 8007eb6:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t currentSpadIndex = 0;
 8007eb8:	2300      	movs	r3, #0
 8007eba:	653b      	str	r3, [r7, #80]	; 0x50
	uint32_t lastSpadIndex = 0;
 8007ebc:	2300      	movs	r3, #0
 8007ebe:	61bb      	str	r3, [r7, #24]
	int32_t nextGoodSpad = 0;
 8007ec0:	2300      	movs	r3, #0
 8007ec2:	617b      	str	r3, [r7, #20]
	uint16_t targetRefRate = 0x0A00; /* 20 MCPS in 9:7 format */
 8007ec4:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8007ec8:	85fb      	strh	r3, [r7, #46]	; 0x2e
	uint16_t peakSignalRateRef;
	uint32_t needAptSpads = 0;
 8007eca:	2300      	movs	r3, #0
 8007ecc:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t index = 0;
 8007ece:	2300      	movs	r3, #0
 8007ed0:	64bb      	str	r3, [r7, #72]	; 0x48
	uint32_t spadArraySize = 6;
 8007ed2:	2306      	movs	r3, #6
 8007ed4:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t signalRateDiff = 0;
 8007ed6:	2300      	movs	r3, #0
 8007ed8:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t lastSignalRateDiff = 0;
 8007eda:	2300      	movs	r3, #0
 8007edc:	647b      	str	r3, [r7, #68]	; 0x44
	uint8_t complete = 0;
 8007ede:	2300      	movs	r3, #0
 8007ee0:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	uint8_t VhvSettings = 0;
 8007ee4:	2300      	movs	r3, #0
 8007ee6:	747b      	strb	r3, [r7, #17]
	uint8_t PhaseCal = 0;
 8007ee8:	2300      	movs	r3, #0
 8007eea:	743b      	strb	r3, [r7, #16]
	uint32_t refSpadCount_int = 0;
 8007eec:	2300      	movs	r3, #0
 8007eee:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint8_t	 isApertureSpads_int = 0;
 8007ef0:	2300      	movs	r3, #0
 8007ef2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	 * of the non-aperture quadrant and runs in to the adjacent aperture
	 * quadrant.
	 */


	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	f8b3 313a 	ldrh.w	r3, [r3, #314]	; 0x13a
 8007efc:	85fb      	strh	r3, [r7, #46]	; 0x2e
	 * This is a short term implementation. The good spad map will be
	 * provided as an input.
	 * Note that there are 6 bytes. Only the first 44 bits will be used to
	 * represent spads.
	 */
	for (index = 0; index < spadArraySize; index++)
 8007efe:	2300      	movs	r3, #0
 8007f00:	64bb      	str	r3, [r7, #72]	; 0x48
 8007f02:	e009      	b.n	8007f18 <VL53L0X_perform_ref_spad_management+0x80>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8007f04:	68fa      	ldr	r2, [r7, #12]
 8007f06:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007f08:	4413      	add	r3, r2
 8007f0a:	f503 7392 	add.w	r3, r3, #292	; 0x124
 8007f0e:	2200      	movs	r2, #0
 8007f10:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 8007f12:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007f14:	3301      	adds	r3, #1
 8007f16:	64bb      	str	r3, [r7, #72]	; 0x48
 8007f18:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007f1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f1c:	429a      	cmp	r2, r3
 8007f1e:	d3f1      	bcc.n	8007f04 <VL53L0X_perform_ref_spad_management+0x6c>


	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8007f20:	2201      	movs	r2, #1
 8007f22:	21ff      	movs	r1, #255	; 0xff
 8007f24:	68f8      	ldr	r0, [r7, #12]
 8007f26:	f003 f8eb 	bl	800b100 <VL53L0X_WrByte>
 8007f2a:	4603      	mov	r3, r0
 8007f2c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 8007f30:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d107      	bne.n	8007f48 <VL53L0X_perform_ref_spad_management+0xb0>
		Status = VL53L0X_WrByte(Dev,
 8007f38:	2200      	movs	r2, #0
 8007f3a:	214f      	movs	r1, #79	; 0x4f
 8007f3c:	68f8      	ldr	r0, [r7, #12]
 8007f3e:	f003 f8df 	bl	800b100 <VL53L0X_WrByte>
 8007f42:	4603      	mov	r3, r0
 8007f44:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 8007f48:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d107      	bne.n	8007f60 <VL53L0X_perform_ref_spad_management+0xc8>
		Status = VL53L0X_WrByte(Dev,
 8007f50:	222c      	movs	r2, #44	; 0x2c
 8007f52:	214e      	movs	r1, #78	; 0x4e
 8007f54:	68f8      	ldr	r0, [r7, #12]
 8007f56:	f003 f8d3 	bl	800b100 <VL53L0X_WrByte>
 8007f5a:	4603      	mov	r3, r0
 8007f5c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 8007f60:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d107      	bne.n	8007f78 <VL53L0X_perform_ref_spad_management+0xe0>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8007f68:	2200      	movs	r2, #0
 8007f6a:	21ff      	movs	r1, #255	; 0xff
 8007f6c:	68f8      	ldr	r0, [r7, #12]
 8007f6e:	f003 f8c7 	bl	800b100 <VL53L0X_WrByte>
 8007f72:	4603      	mov	r3, r0
 8007f74:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 8007f78:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d109      	bne.n	8007f94 <VL53L0X_perform_ref_spad_management+0xfc>
		Status = VL53L0X_WrByte(Dev,
 8007f80:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8007f84:	461a      	mov	r2, r3
 8007f86:	21b6      	movs	r1, #182	; 0xb6
 8007f88:	68f8      	ldr	r0, [r7, #12]
 8007f8a:	f003 f8b9 	bl	800b100 <VL53L0X_WrByte>
 8007f8e:	4603      	mov	r3, r0
 8007f90:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);


	if (Status == VL53L0X_ERROR_NONE)
 8007f94:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d107      	bne.n	8007fac <VL53L0X_perform_ref_spad_management+0x114>
		Status = VL53L0X_WrByte(Dev,
 8007f9c:	2200      	movs	r2, #0
 8007f9e:	2180      	movs	r1, #128	; 0x80
 8007fa0:	68f8      	ldr	r0, [r7, #12]
 8007fa2:	f003 f8ad 	bl	800b100 <VL53L0X_WrByte>
 8007fa6:	4603      	mov	r3, r0
 8007fa8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);

	/* Perform ref calibration */
	if (Status == VL53L0X_ERROR_NONE)
 8007fac:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d10a      	bne.n	8007fca <VL53L0X_perform_ref_spad_management+0x132>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 8007fb4:	f107 0210 	add.w	r2, r7, #16
 8007fb8:	f107 0111 	add.w	r1, r7, #17
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	68f8      	ldr	r0, [r7, #12]
 8007fc0:	f000 fbbb 	bl	800873a <VL53L0X_perform_ref_calibration>
 8007fc4:	4603      	mov	r3, r0
 8007fc6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&PhaseCal, 0);

	if (Status == VL53L0X_ERROR_NONE) {
 8007fca:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d121      	bne.n	8008016 <VL53L0X_perform_ref_spad_management+0x17e>
		/* Enable Minimum NON-APERTURE Spads */
		currentSpadIndex = 0;
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	653b      	str	r3, [r7, #80]	; 0x50
		lastSpadIndex = currentSpadIndex;
 8007fd6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007fd8:	61bb      	str	r3, [r7, #24]
		needAptSpads = 0;
 8007fda:	2300      	movs	r3, #0
 8007fdc:	64fb      	str	r3, [r7, #76]	; 0x4c
		Status = enable_ref_spads(Dev,
 8007fde:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007fe0:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	f503 7492 	add.w	r4, r3, #292	; 0x124
		Status = enable_ref_spads(Dev,
 8007fee:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8007ff2:	f107 0218 	add.w	r2, r7, #24
 8007ff6:	9204      	str	r2, [sp, #16]
 8007ff8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007ffa:	9203      	str	r2, [sp, #12]
 8007ffc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007ffe:	9202      	str	r2, [sp, #8]
 8008000:	9301      	str	r3, [sp, #4]
 8008002:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008004:	9300      	str	r3, [sp, #0]
 8008006:	4623      	mov	r3, r4
 8008008:	4602      	mov	r2, r0
 800800a:	68f8      	ldr	r0, [r7, #12]
 800800c:	f7ff fe5e 	bl	8007ccc <enable_ref_spads>
 8008010:	4603      	mov	r3, r0
 8008012:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008016:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800801a:	2b00      	cmp	r3, #0
 800801c:	d174      	bne.n	8008108 <VL53L0X_perform_ref_spad_management+0x270>
		currentSpadIndex = lastSpadIndex;
 800801e:	69bb      	ldr	r3, [r7, #24]
 8008020:	653b      	str	r3, [r7, #80]	; 0x50

		Status = perform_ref_signal_measurement(Dev,
 8008022:	f107 0312 	add.w	r3, r7, #18
 8008026:	4619      	mov	r1, r3
 8008028:	68f8      	ldr	r0, [r7, #12]
 800802a:	f7ff fecb 	bl	8007dc4 <perform_ref_signal_measurement>
 800802e:	4603      	mov	r3, r0
 8008030:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&peakSignalRateRef);
		if ((Status == VL53L0X_ERROR_NONE) &&
 8008034:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008038:	2b00      	cmp	r3, #0
 800803a:	d161      	bne.n	8008100 <VL53L0X_perform_ref_spad_management+0x268>
			(peakSignalRateRef > targetRefRate)) {
 800803c:	8a7b      	ldrh	r3, [r7, #18]
		if ((Status == VL53L0X_ERROR_NONE) &&
 800803e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8008040:	429a      	cmp	r2, r3
 8008042:	d25d      	bcs.n	8008100 <VL53L0X_perform_ref_spad_management+0x268>
			/* Signal rate measurement too high,
			 * switch to APERTURE SPADs */

			for (index = 0; index < spadArraySize; index++)
 8008044:	2300      	movs	r3, #0
 8008046:	64bb      	str	r3, [r7, #72]	; 0x48
 8008048:	e009      	b.n	800805e <VL53L0X_perform_ref_spad_management+0x1c6>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800804a:	68fa      	ldr	r2, [r7, #12]
 800804c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800804e:	4413      	add	r3, r2
 8008050:	f503 7392 	add.w	r3, r3, #292	; 0x124
 8008054:	2200      	movs	r2, #0
 8008056:	701a      	strb	r2, [r3, #0]
			for (index = 0; index < spadArraySize; index++)
 8008058:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800805a:	3301      	adds	r3, #1
 800805c:	64bb      	str	r3, [r7, #72]	; 0x48
 800805e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008060:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008062:	429a      	cmp	r2, r3
 8008064:	d3f1      	bcc.n	800804a <VL53L0X_perform_ref_spad_management+0x1b2>


			/* Increment to the first APERTURE spad */
			while ((is_aperture(startSelect + currentSpadIndex)
 8008066:	e002      	b.n	800806e <VL53L0X_perform_ref_spad_management+0x1d6>
				== 0) && (currentSpadIndex < maxSpadCount)) {
				currentSpadIndex++;
 8008068:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800806a:	3301      	adds	r3, #1
 800806c:	653b      	str	r3, [r7, #80]	; 0x50
			while ((is_aperture(startSelect + currentSpadIndex)
 800806e:	f897 203a 	ldrb.w	r2, [r7, #58]	; 0x3a
 8008072:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008074:	4413      	add	r3, r2
 8008076:	4618      	mov	r0, r3
 8008078:	f7ff fdb0 	bl	8007bdc <is_aperture>
 800807c:	4603      	mov	r3, r0
 800807e:	2b00      	cmp	r3, #0
 8008080:	d103      	bne.n	800808a <VL53L0X_perform_ref_spad_management+0x1f2>
				== 0) && (currentSpadIndex < maxSpadCount)) {
 8008082:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008084:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008086:	429a      	cmp	r2, r3
 8008088:	d3ee      	bcc.n	8008068 <VL53L0X_perform_ref_spad_management+0x1d0>
			}

			needAptSpads = 1;
 800808a:	2301      	movs	r3, #1
 800808c:	64fb      	str	r3, [r7, #76]	; 0x4c

			Status = enable_ref_spads(Dev,
 800808e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008090:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	f503 7492 	add.w	r4, r3, #292	; 0x124
			Status = enable_ref_spads(Dev,
 800809e:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 80080a2:	f107 0218 	add.w	r2, r7, #24
 80080a6:	9204      	str	r2, [sp, #16]
 80080a8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80080aa:	9203      	str	r2, [sp, #12]
 80080ac:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80080ae:	9202      	str	r2, [sp, #8]
 80080b0:	9301      	str	r3, [sp, #4]
 80080b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080b4:	9300      	str	r3, [sp, #0]
 80080b6:	4623      	mov	r3, r4
 80080b8:	4602      	mov	r2, r0
 80080ba:	68f8      	ldr	r0, [r7, #12]
 80080bc:	f7ff fe06 	bl	8007ccc <enable_ref_spads>
 80080c0:	4603      	mov	r3, r0
 80080c2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					startSelect,
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 80080c6:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d11b      	bne.n	8008106 <VL53L0X_perform_ref_spad_management+0x26e>
				currentSpadIndex = lastSpadIndex;
 80080ce:	69bb      	ldr	r3, [r7, #24]
 80080d0:	653b      	str	r3, [r7, #80]	; 0x50
				Status = perform_ref_signal_measurement(Dev,
 80080d2:	f107 0312 	add.w	r3, r7, #18
 80080d6:	4619      	mov	r1, r3
 80080d8:	68f8      	ldr	r0, [r7, #12]
 80080da:	f7ff fe73 	bl	8007dc4 <perform_ref_signal_measurement>
 80080de:	4603      	mov	r3, r0
 80080e0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
						&peakSignalRateRef);

				if ((Status == VL53L0X_ERROR_NONE) &&
 80080e4:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d10c      	bne.n	8008106 <VL53L0X_perform_ref_spad_management+0x26e>
					(peakSignalRateRef > targetRefRate)) {
 80080ec:	8a7b      	ldrh	r3, [r7, #18]
				if ((Status == VL53L0X_ERROR_NONE) &&
 80080ee:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80080f0:	429a      	cmp	r2, r3
 80080f2:	d208      	bcs.n	8008106 <VL53L0X_perform_ref_spad_management+0x26e>
					 * setting the minimum number of
					 * APERTURE spads. Can do no more
					 * therefore set the min number of
					 * aperture spads as the result.
					 */
					isApertureSpads_int = 1;
 80080f4:	2301      	movs	r3, #1
 80080f6:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
					refSpadCount_int = minimumSpadCount;
 80080fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80080fc:	63fb      	str	r3, [r7, #60]	; 0x3c
			if (Status == VL53L0X_ERROR_NONE) {
 80080fe:	e002      	b.n	8008106 <VL53L0X_perform_ref_spad_management+0x26e>
				}
			}
		} else {
			needAptSpads = 0;
 8008100:	2300      	movs	r3, #0
 8008102:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008104:	e000      	b.n	8008108 <VL53L0X_perform_ref_spad_management+0x270>
			if (Status == VL53L0X_ERROR_NONE) {
 8008106:	bf00      	nop
		}
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 8008108:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800810c:	2b00      	cmp	r3, #0
 800810e:	f040 80af 	bne.w	8008270 <VL53L0X_perform_ref_spad_management+0x3d8>
		(peakSignalRateRef < targetRefRate)) {
 8008112:	8a7b      	ldrh	r3, [r7, #18]
	if ((Status == VL53L0X_ERROR_NONE) &&
 8008114:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8008116:	429a      	cmp	r2, r3
 8008118:	f240 80aa 	bls.w	8008270 <VL53L0X_perform_ref_spad_management+0x3d8>
		/* At this point, the minimum number of either aperture
		 * or non-aperture spads have been set. Proceed to add
		 * spads and perform measurements until the target
		 * reference is reached.
		 */
		isApertureSpads_int = needAptSpads;
 800811c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800811e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		refSpadCount_int	= minimumSpadCount;
 8008122:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008124:	63fb      	str	r3, [r7, #60]	; 0x3c

		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	f503 7192 	add.w	r1, r3, #292	; 0x124
 800812c:	f107 031c 	add.w	r3, r7, #28
 8008130:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008132:	4618      	mov	r0, r3
 8008134:	f00a fe25 	bl	8012d82 <memcpy>
				spadArraySize);
		lastSignalRateDiff = abs(peakSignalRateRef -
 8008138:	8a7b      	ldrh	r3, [r7, #18]
 800813a:	461a      	mov	r2, r3
 800813c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800813e:	1ad3      	subs	r3, r2, r3
 8008140:	2b00      	cmp	r3, #0
 8008142:	bfb8      	it	lt
 8008144:	425b      	neglt	r3, r3
 8008146:	647b      	str	r3, [r7, #68]	; 0x44
			targetRefRate);
		complete = 0;
 8008148:	2300      	movs	r3, #0
 800814a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

		while (!complete) {
 800814e:	e086      	b.n	800825e <VL53L0X_perform_ref_spad_management+0x3c6>
			get_next_good_spad(
				Dev->Data.SpadData.RefGoodSpadMap,
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	f503 7095 	add.w	r0, r3, #298	; 0x12a
			get_next_good_spad(
 8008156:	f107 0314 	add.w	r3, r7, #20
 800815a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800815c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800815e:	f7ff fcdf 	bl	8007b20 <get_next_good_spad>
				spadArraySize, currentSpadIndex,
				&nextGoodSpad);

			if (nextGoodSpad == -1) {
 8008162:	697b      	ldr	r3, [r7, #20]
 8008164:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008168:	d103      	bne.n	8008172 <VL53L0X_perform_ref_spad_management+0x2da>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 800816a:	23ce      	movs	r3, #206	; 0xce
 800816c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				break;
 8008170:	e07e      	b.n	8008270 <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			(refSpadCount_int)++;
 8008172:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008174:	3301      	adds	r3, #1
 8008176:	63fb      	str	r3, [r7, #60]	; 0x3c

			/* Cannot combine Aperture and Non-Aperture spads, so
			 * ensure the current spad is of the correct type.
			 */
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 8008178:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800817c:	697a      	ldr	r2, [r7, #20]
 800817e:	4413      	add	r3, r2
 8008180:	4618      	mov	r0, r3
 8008182:	f7ff fd2b 	bl	8007bdc <is_aperture>
 8008186:	4603      	mov	r3, r0
 8008188:	461a      	mov	r2, r3
 800818a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800818c:	4293      	cmp	r3, r2
 800818e:	d003      	beq.n	8008198 <VL53L0X_perform_ref_spad_management+0x300>
					needAptSpads) {
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 8008190:	23ce      	movs	r3, #206	; 0xce
 8008192:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				break;
 8008196:	e06b      	b.n	8008270 <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			currentSpadIndex = nextGoodSpad;
 8008198:	697b      	ldr	r3, [r7, #20]
 800819a:	653b      	str	r3, [r7, #80]	; 0x50
			Status = enable_spad_bit(
					Dev->Data.SpadData.RefSpadEnables,
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	f503 7392 	add.w	r3, r3, #292	; 0x124
			Status = enable_spad_bit(
 80081a2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80081a4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80081a6:	4618      	mov	r0, r3
 80081a8:	f7ff fd32 	bl	8007c10 <enable_spad_bit>
 80081ac:	4603      	mov	r3, r0
 80081ae:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					spadArraySize, currentSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 80081b2:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d10c      	bne.n	80081d4 <VL53L0X_perform_ref_spad_management+0x33c>
				currentSpadIndex++;
 80081ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80081bc:	3301      	adds	r3, #1
 80081be:	653b      	str	r3, [r7, #80]	; 0x50
				/* Proceed to apply the additional spad and
				 * perform measurement. */
				Status = set_ref_spad_map(Dev,
					Dev->Data.SpadData.RefSpadEnables);
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	f503 7392 	add.w	r3, r3, #292	; 0x124
				Status = set_ref_spad_map(Dev,
 80081c6:	4619      	mov	r1, r3
 80081c8:	68f8      	ldr	r0, [r7, #12]
 80081ca:	f7ff fd59 	bl	8007c80 <set_ref_spad_map>
 80081ce:	4603      	mov	r3, r0
 80081d0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}

			if (Status != VL53L0X_ERROR_NONE)
 80081d4:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d146      	bne.n	800826a <VL53L0X_perform_ref_spad_management+0x3d2>
				break;

			Status = perform_ref_signal_measurement(Dev,
 80081dc:	f107 0312 	add.w	r3, r7, #18
 80081e0:	4619      	mov	r1, r3
 80081e2:	68f8      	ldr	r0, [r7, #12]
 80081e4:	f7ff fdee 	bl	8007dc4 <perform_ref_signal_measurement>
 80081e8:	4603      	mov	r3, r0
 80081ea:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					&peakSignalRateRef);

			if (Status != VL53L0X_ERROR_NONE)
 80081ee:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d13b      	bne.n	800826e <VL53L0X_perform_ref_spad_management+0x3d6>
				break;

			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 80081f6:	8a7b      	ldrh	r3, [r7, #18]
 80081f8:	461a      	mov	r2, r3
 80081fa:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80081fc:	1ad3      	subs	r3, r2, r3
 80081fe:	2b00      	cmp	r3, #0
 8008200:	bfb8      	it	lt
 8008202:	425b      	neglt	r3, r3
 8008204:	627b      	str	r3, [r7, #36]	; 0x24

			if (peakSignalRateRef > targetRefRate) {
 8008206:	8a7b      	ldrh	r3, [r7, #18]
 8008208:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800820a:	429a      	cmp	r2, r3
 800820c:	d21c      	bcs.n	8008248 <VL53L0X_perform_ref_spad_management+0x3b0>
				/* Select the spad map that provides the
				 * measurement closest to the target rate,
				 * either above or below it.
				 */
				if (signalRateDiff > lastSignalRateDiff) {
 800820e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008210:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008212:	429a      	cmp	r2, r3
 8008214:	d914      	bls.n	8008240 <VL53L0X_perform_ref_spad_management+0x3a8>
					/* Previous spad map produced a closer
					 * measurement, so choose this. */
					Status = set_ref_spad_map(Dev,
 8008216:	f107 031c 	add.w	r3, r7, #28
 800821a:	4619      	mov	r1, r3
 800821c:	68f8      	ldr	r0, [r7, #12]
 800821e:	f7ff fd2f 	bl	8007c80 <set_ref_spad_map>
 8008222:	4603      	mov	r3, r0
 8008224:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
							lastSpadArray);
					memcpy(
					Dev->Data.SpadData.RefSpadEnables,
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	f503 7392 	add.w	r3, r3, #292	; 0x124
					memcpy(
 800822e:	f107 011c 	add.w	r1, r7, #28
 8008232:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008234:	4618      	mov	r0, r3
 8008236:	f00a fda4 	bl	8012d82 <memcpy>
					lastSpadArray, spadArraySize);

					(refSpadCount_int)--;
 800823a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800823c:	3b01      	subs	r3, #1
 800823e:	63fb      	str	r3, [r7, #60]	; 0x3c
				}
				complete = 1;
 8008240:	2301      	movs	r3, #1
 8008242:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008246:	e00a      	b.n	800825e <VL53L0X_perform_ref_spad_management+0x3c6>
			} else {
				/* Continue to add spads */
				lastSignalRateDiff = signalRateDiff;
 8008248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800824a:	647b      	str	r3, [r7, #68]	; 0x44
				memcpy(lastSpadArray,
					Dev->Data.SpadData.RefSpadEnables,
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	f503 7192 	add.w	r1, r3, #292	; 0x124
				memcpy(lastSpadArray,
 8008252:	f107 031c 	add.w	r3, r7, #28
 8008256:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008258:	4618      	mov	r0, r3
 800825a:	f00a fd92 	bl	8012d82 <memcpy>
		while (!complete) {
 800825e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8008262:	2b00      	cmp	r3, #0
 8008264:	f43f af74 	beq.w	8008150 <VL53L0X_perform_ref_spad_management+0x2b8>
 8008268:	e002      	b.n	8008270 <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 800826a:	bf00      	nop
 800826c:	e000      	b.n	8008270 <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 800826e:	bf00      	nop
			}

		} /* while */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008270:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8008274:	2b00      	cmp	r3, #0
 8008276:	d115      	bne.n	80082a4 <VL53L0X_perform_ref_spad_management+0x40c>
		*refSpadCount = refSpadCount_int;
 8008278:	68bb      	ldr	r3, [r7, #8]
 800827a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800827c:	601a      	str	r2, [r3, #0]
		*isApertureSpads = isApertureSpads_int;
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 8008284:	701a      	strb	r2, [r3, #0]

		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	2201      	movs	r2, #1
 800828a:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800828e:	68bb      	ldr	r3, [r7, #8]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	b2da      	uxtb	r2, r3
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(*refSpadCount));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	781a      	ldrb	r2, [r3, #0]
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, *isApertureSpads);
	}

	return Status;
 80082a4:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 80082a8:	4618      	mov	r0, r3
 80082aa:	375c      	adds	r7, #92	; 0x5c
 80082ac:	46bd      	mov	sp, r7
 80082ae:	bd90      	pop	{r4, r7, pc}

080082b0 <VL53L0X_set_reference_spads>:

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 80082b0:	b590      	push	{r4, r7, lr}
 80082b2:	b093      	sub	sp, #76	; 0x4c
 80082b4:	af06      	add	r7, sp, #24
 80082b6:	60f8      	str	r0, [r7, #12]
 80082b8:	60b9      	str	r1, [r7, #8]
 80082ba:	4613      	mov	r3, r2
 80082bc:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80082be:	2300      	movs	r3, #0
 80082c0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t currentSpadIndex = 0;
 80082c4:	2300      	movs	r3, #0
 80082c6:	62bb      	str	r3, [r7, #40]	; 0x28
	uint8_t startSelect = 0xB4;
 80082c8:	23b4      	movs	r3, #180	; 0xb4
 80082ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t spadArraySize = 6;
 80082ce:	2306      	movs	r3, #6
 80082d0:	61fb      	str	r3, [r7, #28]
	uint32_t maxSpadCount = 44;
 80082d2:	232c      	movs	r3, #44	; 0x2c
 80082d4:	61bb      	str	r3, [r7, #24]
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80082d6:	2201      	movs	r2, #1
 80082d8:	21ff      	movs	r1, #255	; 0xff
 80082da:	68f8      	ldr	r0, [r7, #12]
 80082dc:	f002 ff10 	bl	800b100 <VL53L0X_WrByte>
 80082e0:	4603      	mov	r3, r0
 80082e2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 80082e6:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d107      	bne.n	80082fe <VL53L0X_set_reference_spads+0x4e>
		Status = VL53L0X_WrByte(Dev,
 80082ee:	2200      	movs	r2, #0
 80082f0:	214f      	movs	r1, #79	; 0x4f
 80082f2:	68f8      	ldr	r0, [r7, #12]
 80082f4:	f002 ff04 	bl	800b100 <VL53L0X_WrByte>
 80082f8:	4603      	mov	r3, r0
 80082fa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 80082fe:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008302:	2b00      	cmp	r3, #0
 8008304:	d107      	bne.n	8008316 <VL53L0X_set_reference_spads+0x66>
		Status = VL53L0X_WrByte(Dev,
 8008306:	222c      	movs	r2, #44	; 0x2c
 8008308:	214e      	movs	r1, #78	; 0x4e
 800830a:	68f8      	ldr	r0, [r7, #12]
 800830c:	f002 fef8 	bl	800b100 <VL53L0X_WrByte>
 8008310:	4603      	mov	r3, r0
 8008312:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 8008316:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800831a:	2b00      	cmp	r3, #0
 800831c:	d107      	bne.n	800832e <VL53L0X_set_reference_spads+0x7e>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800831e:	2200      	movs	r2, #0
 8008320:	21ff      	movs	r1, #255	; 0xff
 8008322:	68f8      	ldr	r0, [r7, #12]
 8008324:	f002 feec 	bl	800b100 <VL53L0X_WrByte>
 8008328:	4603      	mov	r3, r0
 800832a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 800832e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008332:	2b00      	cmp	r3, #0
 8008334:	d109      	bne.n	800834a <VL53L0X_set_reference_spads+0x9a>
		Status = VL53L0X_WrByte(Dev,
 8008336:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800833a:	461a      	mov	r2, r3
 800833c:	21b6      	movs	r1, #182	; 0xb6
 800833e:	68f8      	ldr	r0, [r7, #12]
 8008340:	f002 fede 	bl	800b100 <VL53L0X_WrByte>
 8008344:	4603      	mov	r3, r0
 8008346:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
 800834a:	2300      	movs	r3, #0
 800834c:	627b      	str	r3, [r7, #36]	; 0x24
 800834e:	e009      	b.n	8008364 <VL53L0X_set_reference_spads+0xb4>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8008350:	68fa      	ldr	r2, [r7, #12]
 8008352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008354:	4413      	add	r3, r2
 8008356:	f503 7392 	add.w	r3, r3, #292	; 0x124
 800835a:	2200      	movs	r2, #0
 800835c:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 800835e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008360:	3301      	adds	r3, #1
 8008362:	627b      	str	r3, [r7, #36]	; 0x24
 8008364:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008366:	69fb      	ldr	r3, [r7, #28]
 8008368:	429a      	cmp	r2, r3
 800836a:	d3f1      	bcc.n	8008350 <VL53L0X_set_reference_spads+0xa0>

	if (isApertureSpads) {
 800836c:	79fb      	ldrb	r3, [r7, #7]
 800836e:	2b00      	cmp	r3, #0
 8008370:	d011      	beq.n	8008396 <VL53L0X_set_reference_spads+0xe6>
		/* Increment to the first APERTURE spad */
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8008372:	e002      	b.n	800837a <VL53L0X_set_reference_spads+0xca>
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
 8008374:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008376:	3301      	adds	r3, #1
 8008378:	62bb      	str	r3, [r7, #40]	; 0x28
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 800837a:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800837e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008380:	4413      	add	r3, r2
 8008382:	4618      	mov	r0, r3
 8008384:	f7ff fc2a 	bl	8007bdc <is_aperture>
 8008388:	4603      	mov	r3, r0
 800838a:	2b00      	cmp	r3, #0
 800838c:	d103      	bne.n	8008396 <VL53L0X_set_reference_spads+0xe6>
 800838e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008390:	69bb      	ldr	r3, [r7, #24]
 8008392:	429a      	cmp	r2, r3
 8008394:	d3ee      	bcc.n	8008374 <VL53L0X_set_reference_spads+0xc4>
		}
	}
	Status = enable_ref_spads(Dev,
				isApertureSpads,
				Dev->Data.SpadData.RefGoodSpadMap,
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	f503 7095 	add.w	r0, r3, #298	; 0x12a
				Dev->Data.SpadData.RefSpadEnables,
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	f503 7492 	add.w	r4, r3, #292	; 0x124
	Status = enable_ref_spads(Dev,
 80083a2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80083a6:	79f9      	ldrb	r1, [r7, #7]
 80083a8:	f107 0214 	add.w	r2, r7, #20
 80083ac:	9204      	str	r2, [sp, #16]
 80083ae:	68ba      	ldr	r2, [r7, #8]
 80083b0:	9203      	str	r2, [sp, #12]
 80083b2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80083b4:	9202      	str	r2, [sp, #8]
 80083b6:	9301      	str	r3, [sp, #4]
 80083b8:	69fb      	ldr	r3, [r7, #28]
 80083ba:	9300      	str	r3, [sp, #0]
 80083bc:	4623      	mov	r3, r4
 80083be:	4602      	mov	r2, r0
 80083c0:	68f8      	ldr	r0, [r7, #12]
 80083c2:	f7ff fc83 	bl	8007ccc <enable_ref_spads>
 80083c6:	4603      	mov	r3, r0
 80083c8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 80083cc:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d10c      	bne.n	80083ee <VL53L0X_set_reference_spads+0x13e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	2201      	movs	r2, #1
 80083d8:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80083dc:	68bb      	ldr	r3, [r7, #8]
 80083de:	b2da      	uxtb	r2, r3
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	79fa      	ldrb	r2, [r7, #7]
 80083ea:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
 80083ee:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 80083f2:	4618      	mov	r0, r3
 80083f4:	3734      	adds	r7, #52	; 0x34
 80083f6:	46bd      	mov	sp, r7
 80083f8:	bd90      	pop	{r4, r7, pc}

080083fa <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 80083fa:	b580      	push	{r7, lr}
 80083fc:	b084      	sub	sp, #16
 80083fe:	af00      	add	r7, sp, #0
 8008400:	6078      	str	r0, [r7, #4]
 8008402:	460b      	mov	r3, r1
 8008404:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008406:	2300      	movs	r3, #0
 8008408:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800840a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800840e:	2b00      	cmp	r3, #0
 8008410:	d10a      	bne.n	8008428 <VL53L0X_perform_single_ref_calibration+0x2e>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 8008412:	78fb      	ldrb	r3, [r7, #3]
 8008414:	f043 0301 	orr.w	r3, r3, #1
 8008418:	b2db      	uxtb	r3, r3
 800841a:	461a      	mov	r2, r3
 800841c:	2100      	movs	r1, #0
 800841e:	6878      	ldr	r0, [r7, #4]
 8008420:	f002 fe6e 	bl	800b100 <VL53L0X_WrByte>
 8008424:	4603      	mov	r3, r0
 8008426:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 8008428:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800842c:	2b00      	cmp	r3, #0
 800842e:	d104      	bne.n	800843a <VL53L0X_perform_single_ref_calibration+0x40>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8008430:	6878      	ldr	r0, [r7, #4]
 8008432:	f000 f9bf 	bl	80087b4 <VL53L0X_measurement_poll_for_completion>
 8008436:	4603      	mov	r3, r0
 8008438:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800843a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800843e:	2b00      	cmp	r3, #0
 8008440:	d105      	bne.n	800844e <VL53L0X_perform_single_ref_calibration+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8008442:	2100      	movs	r1, #0
 8008444:	6878      	ldr	r0, [r7, #4]
 8008446:	f7ff fab5 	bl	80079b4 <VL53L0X_ClearInterruptMask>
 800844a:	4603      	mov	r3, r0
 800844c:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800844e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008452:	2b00      	cmp	r3, #0
 8008454:	d106      	bne.n	8008464 <VL53L0X_perform_single_ref_calibration+0x6a>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 8008456:	2200      	movs	r2, #0
 8008458:	2100      	movs	r1, #0
 800845a:	6878      	ldr	r0, [r7, #4]
 800845c:	f002 fe50 	bl	800b100 <VL53L0X_WrByte>
 8008460:	4603      	mov	r3, r0
 8008462:	73fb      	strb	r3, [r7, #15]

	return Status;
 8008464:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008468:	4618      	mov	r0, r3
 800846a:	3710      	adds	r7, #16
 800846c:	46bd      	mov	sp, r7
 800846e:	bd80      	pop	{r7, pc}

08008470 <VL53L0X_ref_calibration_io>:

VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev, uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 8008470:	b580      	push	{r7, lr}
 8008472:	b084      	sub	sp, #16
 8008474:	af00      	add	r7, sp, #0
 8008476:	6078      	str	r0, [r7, #4]
 8008478:	4608      	mov	r0, r1
 800847a:	4611      	mov	r1, r2
 800847c:	461a      	mov	r2, r3
 800847e:	4603      	mov	r3, r0
 8008480:	70fb      	strb	r3, [r7, #3]
 8008482:	460b      	mov	r3, r1
 8008484:	70bb      	strb	r3, [r7, #2]
 8008486:	4613      	mov	r3, r2
 8008488:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800848a:	2300      	movs	r3, #0
 800848c:	73fb      	strb	r3, [r7, #15]
	uint8_t PhaseCalint = 0;
 800848e:	2300      	movs	r3, #0
 8008490:	73bb      	strb	r3, [r7, #14]

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8008492:	2201      	movs	r2, #1
 8008494:	21ff      	movs	r1, #255	; 0xff
 8008496:	6878      	ldr	r0, [r7, #4]
 8008498:	f002 fe32 	bl	800b100 <VL53L0X_WrByte>
 800849c:	4603      	mov	r3, r0
 800849e:	461a      	mov	r2, r3
 80084a0:	7bfb      	ldrb	r3, [r7, #15]
 80084a2:	4313      	orrs	r3, r2
 80084a4:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 80084a6:	2200      	movs	r2, #0
 80084a8:	2100      	movs	r1, #0
 80084aa:	6878      	ldr	r0, [r7, #4]
 80084ac:	f002 fe28 	bl	800b100 <VL53L0X_WrByte>
 80084b0:	4603      	mov	r3, r0
 80084b2:	461a      	mov	r2, r3
 80084b4:	7bfb      	ldrb	r3, [r7, #15]
 80084b6:	4313      	orrs	r3, r2
 80084b8:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80084ba:	2200      	movs	r2, #0
 80084bc:	21ff      	movs	r1, #255	; 0xff
 80084be:	6878      	ldr	r0, [r7, #4]
 80084c0:	f002 fe1e 	bl	800b100 <VL53L0X_WrByte>
 80084c4:	4603      	mov	r3, r0
 80084c6:	461a      	mov	r2, r3
 80084c8:	7bfb      	ldrb	r3, [r7, #15]
 80084ca:	4313      	orrs	r3, r2
 80084cc:	73fb      	strb	r3, [r7, #15]

	if (read_not_write) {
 80084ce:	78fb      	ldrb	r3, [r7, #3]
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d01e      	beq.n	8008512 <VL53L0X_ref_calibration_io+0xa2>
		if (vhv_enable)
 80084d4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d009      	beq.n	80084f0 <VL53L0X_ref_calibration_io+0x80>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 80084dc:	69ba      	ldr	r2, [r7, #24]
 80084de:	21cb      	movs	r1, #203	; 0xcb
 80084e0:	6878      	ldr	r0, [r7, #4]
 80084e2:	f002 fd12 	bl	800af0a <VL53L0X_RdByte>
 80084e6:	4603      	mov	r3, r0
 80084e8:	461a      	mov	r2, r3
 80084ea:	7bfb      	ldrb	r3, [r7, #15]
 80084ec:	4313      	orrs	r3, r2
 80084ee:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 80084f0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d02a      	beq.n	800854e <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 80084f8:	f107 030e 	add.w	r3, r7, #14
 80084fc:	461a      	mov	r2, r3
 80084fe:	21ee      	movs	r1, #238	; 0xee
 8008500:	6878      	ldr	r0, [r7, #4]
 8008502:	f002 fd02 	bl	800af0a <VL53L0X_RdByte>
 8008506:	4603      	mov	r3, r0
 8008508:	461a      	mov	r2, r3
 800850a:	7bfb      	ldrb	r3, [r7, #15]
 800850c:	4313      	orrs	r3, r2
 800850e:	73fb      	strb	r3, [r7, #15]
 8008510:	e01d      	b.n	800854e <VL53L0X_ref_calibration_io+0xde>
	} else {
		if (vhv_enable)
 8008512:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008516:	2b00      	cmp	r3, #0
 8008518:	d00a      	beq.n	8008530 <VL53L0X_ref_calibration_io+0xc0>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 800851a:	78bb      	ldrb	r3, [r7, #2]
 800851c:	461a      	mov	r2, r3
 800851e:	21cb      	movs	r1, #203	; 0xcb
 8008520:	6878      	ldr	r0, [r7, #4]
 8008522:	f002 fded 	bl	800b100 <VL53L0X_WrByte>
 8008526:	4603      	mov	r3, r0
 8008528:	461a      	mov	r2, r3
 800852a:	7bfb      	ldrb	r3, [r7, #15]
 800852c:	4313      	orrs	r3, r2
 800852e:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 8008530:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8008534:	2b00      	cmp	r3, #0
 8008536:	d00a      	beq.n	800854e <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 8008538:	787b      	ldrb	r3, [r7, #1]
 800853a:	2280      	movs	r2, #128	; 0x80
 800853c:	21ee      	movs	r1, #238	; 0xee
 800853e:	6878      	ldr	r0, [r7, #4]
 8008540:	f002 fe2c 	bl	800b19c <VL53L0X_UpdateByte>
 8008544:	4603      	mov	r3, r0
 8008546:	461a      	mov	r2, r3
 8008548:	7bfb      	ldrb	r3, [r7, #15]
 800854a:	4313      	orrs	r3, r2
 800854c:	73fb      	strb	r3, [r7, #15]
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800854e:	2201      	movs	r2, #1
 8008550:	21ff      	movs	r1, #255	; 0xff
 8008552:	6878      	ldr	r0, [r7, #4]
 8008554:	f002 fdd4 	bl	800b100 <VL53L0X_WrByte>
 8008558:	4603      	mov	r3, r0
 800855a:	461a      	mov	r2, r3
 800855c:	7bfb      	ldrb	r3, [r7, #15]
 800855e:	4313      	orrs	r3, r2
 8008560:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8008562:	2201      	movs	r2, #1
 8008564:	2100      	movs	r1, #0
 8008566:	6878      	ldr	r0, [r7, #4]
 8008568:	f002 fdca 	bl	800b100 <VL53L0X_WrByte>
 800856c:	4603      	mov	r3, r0
 800856e:	461a      	mov	r2, r3
 8008570:	7bfb      	ldrb	r3, [r7, #15]
 8008572:	4313      	orrs	r3, r2
 8008574:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8008576:	2200      	movs	r2, #0
 8008578:	21ff      	movs	r1, #255	; 0xff
 800857a:	6878      	ldr	r0, [r7, #4]
 800857c:	f002 fdc0 	bl	800b100 <VL53L0X_WrByte>
 8008580:	4603      	mov	r3, r0
 8008582:	461a      	mov	r2, r3
 8008584:	7bfb      	ldrb	r3, [r7, #15]
 8008586:	4313      	orrs	r3, r2
 8008588:	73fb      	strb	r3, [r7, #15]

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 800858a:	7bbb      	ldrb	r3, [r7, #14]
 800858c:	f023 0310 	bic.w	r3, r3, #16
 8008590:	b2da      	uxtb	r2, r3
 8008592:	69fb      	ldr	r3, [r7, #28]
 8008594:	701a      	strb	r2, [r3, #0]

	return Status;
 8008596:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800859a:	4618      	mov	r0, r3
 800859c:	3710      	adds	r7, #16
 800859e:	46bd      	mov	sp, r7
 80085a0:	bd80      	pop	{r7, pc}

080085a2 <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 80085a2:	b580      	push	{r7, lr}
 80085a4:	b08a      	sub	sp, #40	; 0x28
 80085a6:	af04      	add	r7, sp, #16
 80085a8:	60f8      	str	r0, [r7, #12]
 80085aa:	60b9      	str	r1, [r7, #8]
 80085ac:	4611      	mov	r1, r2
 80085ae:	461a      	mov	r2, r3
 80085b0:	460b      	mov	r3, r1
 80085b2:	71fb      	strb	r3, [r7, #7]
 80085b4:	4613      	mov	r3, r2
 80085b6:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80085b8:	2300      	movs	r3, #0
 80085ba:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 80085bc:	2300      	movs	r3, #0
 80085be:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 80085c0:	2300      	movs	r3, #0
 80085c2:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 80085c4:	2300      	movs	r3, #0
 80085c6:	753b      	strb	r3, [r7, #20]
	uint8_t PhaseCalInt = 0;
 80085c8:	2300      	movs	r3, #0
 80085ca:	74fb      	strb	r3, [r7, #19]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 80085cc:	79bb      	ldrb	r3, [r7, #6]
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d003      	beq.n	80085da <VL53L0X_perform_vhv_calibration+0x38>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 80085d8:	75bb      	strb	r3, [r7, #22]

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 80085da:	2201      	movs	r2, #1
 80085dc:	2101      	movs	r1, #1
 80085de:	68f8      	ldr	r0, [r7, #12]
 80085e0:	f002 fd8e 	bl	800b100 <VL53L0X_WrByte>
 80085e4:	4603      	mov	r3, r0
 80085e6:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 80085e8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d105      	bne.n	80085fc <VL53L0X_perform_vhv_calibration+0x5a>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 80085f0:	2140      	movs	r1, #64	; 0x40
 80085f2:	68f8      	ldr	r0, [r7, #12]
 80085f4:	f7ff ff01 	bl	80083fa <VL53L0X_perform_single_ref_calibration>
 80085f8:	4603      	mov	r3, r0
 80085fa:	75fb      	strb	r3, [r7, #23]

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 80085fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008600:	2b00      	cmp	r3, #0
 8008602:	d115      	bne.n	8008630 <VL53L0X_perform_vhv_calibration+0x8e>
 8008604:	79fb      	ldrb	r3, [r7, #7]
 8008606:	2b01      	cmp	r3, #1
 8008608:	d112      	bne.n	8008630 <VL53L0X_perform_vhv_calibration+0x8e>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 800860a:	7d39      	ldrb	r1, [r7, #20]
 800860c:	7d7a      	ldrb	r2, [r7, #21]
 800860e:	2300      	movs	r3, #0
 8008610:	9303      	str	r3, [sp, #12]
 8008612:	2301      	movs	r3, #1
 8008614:	9302      	str	r3, [sp, #8]
 8008616:	f107 0313 	add.w	r3, r7, #19
 800861a:	9301      	str	r3, [sp, #4]
 800861c:	68bb      	ldr	r3, [r7, #8]
 800861e:	9300      	str	r3, [sp, #0]
 8008620:	460b      	mov	r3, r1
 8008622:	2101      	movs	r1, #1
 8008624:	68f8      	ldr	r0, [r7, #12]
 8008626:	f7ff ff23 	bl	8008470 <VL53L0X_ref_calibration_io>
 800862a:	4603      	mov	r3, r0
 800862c:	75fb      	strb	r3, [r7, #23]
 800862e:	e002      	b.n	8008636 <VL53L0X_perform_vhv_calibration+0x94>
			VhvSettings, PhaseCal, /* Not used here */
			pVhvSettings, &PhaseCalInt,
			1, 0);
	} else
		*pVhvSettings = 0;
 8008630:	68bb      	ldr	r3, [r7, #8]
 8008632:	2200      	movs	r2, #0
 8008634:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 8008636:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800863a:	2b00      	cmp	r3, #0
 800863c:	d112      	bne.n	8008664 <VL53L0X_perform_vhv_calibration+0xc2>
 800863e:	79bb      	ldrb	r3, [r7, #6]
 8008640:	2b00      	cmp	r3, #0
 8008642:	d00f      	beq.n	8008664 <VL53L0X_perform_vhv_calibration+0xc2>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8008644:	7dbb      	ldrb	r3, [r7, #22]
 8008646:	461a      	mov	r2, r3
 8008648:	2101      	movs	r1, #1
 800864a:	68f8      	ldr	r0, [r7, #12]
 800864c:	f002 fd58 	bl	800b100 <VL53L0X_WrByte>
 8008650:	4603      	mov	r3, r0
 8008652:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8008654:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008658:	2b00      	cmp	r3, #0
 800865a:	d103      	bne.n	8008664 <VL53L0X_perform_vhv_calibration+0xc2>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	7dba      	ldrb	r2, [r7, #22]
 8008660:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 8008664:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008668:	4618      	mov	r0, r3
 800866a:	3718      	adds	r7, #24
 800866c:	46bd      	mov	sp, r7
 800866e:	bd80      	pop	{r7, pc}

08008670 <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 8008670:	b580      	push	{r7, lr}
 8008672:	b08a      	sub	sp, #40	; 0x28
 8008674:	af04      	add	r7, sp, #16
 8008676:	60f8      	str	r0, [r7, #12]
 8008678:	60b9      	str	r1, [r7, #8]
 800867a:	4611      	mov	r1, r2
 800867c:	461a      	mov	r2, r3
 800867e:	460b      	mov	r3, r1
 8008680:	71fb      	strb	r3, [r7, #7]
 8008682:	4613      	mov	r3, r2
 8008684:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008686:	2300      	movs	r3, #0
 8008688:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800868a:	2300      	movs	r3, #0
 800868c:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 800868e:	2300      	movs	r3, #0
 8008690:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 8008692:	2300      	movs	r3, #0
 8008694:	753b      	strb	r3, [r7, #20]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 8008696:	79bb      	ldrb	r3, [r7, #6]
 8008698:	2b00      	cmp	r3, #0
 800869a:	d003      	beq.n	80086a4 <VL53L0X_perform_phase_calibration+0x34>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 80086a2:	75bb      	strb	r3, [r7, #22]

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 80086a4:	2202      	movs	r2, #2
 80086a6:	2101      	movs	r1, #1
 80086a8:	68f8      	ldr	r0, [r7, #12]
 80086aa:	f002 fd29 	bl	800b100 <VL53L0X_WrByte>
 80086ae:	4603      	mov	r3, r0
 80086b0:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 80086b2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d105      	bne.n	80086c6 <VL53L0X_perform_phase_calibration+0x56>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 80086ba:	2100      	movs	r1, #0
 80086bc:	68f8      	ldr	r0, [r7, #12]
 80086be:	f7ff fe9c 	bl	80083fa <VL53L0X_perform_single_ref_calibration>
 80086c2:	4603      	mov	r3, r0
 80086c4:	75fb      	strb	r3, [r7, #23]

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 80086c6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d115      	bne.n	80086fa <VL53L0X_perform_phase_calibration+0x8a>
 80086ce:	79fb      	ldrb	r3, [r7, #7]
 80086d0:	2b01      	cmp	r3, #1
 80086d2:	d112      	bne.n	80086fa <VL53L0X_perform_phase_calibration+0x8a>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 80086d4:	7d39      	ldrb	r1, [r7, #20]
 80086d6:	7d7a      	ldrb	r2, [r7, #21]
 80086d8:	2301      	movs	r3, #1
 80086da:	9303      	str	r3, [sp, #12]
 80086dc:	2300      	movs	r3, #0
 80086de:	9302      	str	r3, [sp, #8]
 80086e0:	68bb      	ldr	r3, [r7, #8]
 80086e2:	9301      	str	r3, [sp, #4]
 80086e4:	f107 0313 	add.w	r3, r7, #19
 80086e8:	9300      	str	r3, [sp, #0]
 80086ea:	460b      	mov	r3, r1
 80086ec:	2101      	movs	r1, #1
 80086ee:	68f8      	ldr	r0, [r7, #12]
 80086f0:	f7ff febe 	bl	8008470 <VL53L0X_ref_calibration_io>
 80086f4:	4603      	mov	r3, r0
 80086f6:	75fb      	strb	r3, [r7, #23]
 80086f8:	e002      	b.n	8008700 <VL53L0X_perform_phase_calibration+0x90>
			VhvSettings, PhaseCal, /* Not used here */
			&VhvSettingsint, pPhaseCal,
			0, 1);
	} else
		*pPhaseCal = 0;
 80086fa:	68bb      	ldr	r3, [r7, #8]
 80086fc:	2200      	movs	r2, #0
 80086fe:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 8008700:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008704:	2b00      	cmp	r3, #0
 8008706:	d112      	bne.n	800872e <VL53L0X_perform_phase_calibration+0xbe>
 8008708:	79bb      	ldrb	r3, [r7, #6]
 800870a:	2b00      	cmp	r3, #0
 800870c:	d00f      	beq.n	800872e <VL53L0X_perform_phase_calibration+0xbe>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800870e:	7dbb      	ldrb	r3, [r7, #22]
 8008710:	461a      	mov	r2, r3
 8008712:	2101      	movs	r1, #1
 8008714:	68f8      	ldr	r0, [r7, #12]
 8008716:	f002 fcf3 	bl	800b100 <VL53L0X_WrByte>
 800871a:	4603      	mov	r3, r0
 800871c:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800871e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008722:	2b00      	cmp	r3, #0
 8008724:	d103      	bne.n	800872e <VL53L0X_perform_phase_calibration+0xbe>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	7dba      	ldrb	r2, [r7, #22]
 800872a:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 800872e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008732:	4618      	mov	r0, r3
 8008734:	3718      	adds	r7, #24
 8008736:	46bd      	mov	sp, r7
 8008738:	bd80      	pop	{r7, pc}

0800873a <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 800873a:	b580      	push	{r7, lr}
 800873c:	b086      	sub	sp, #24
 800873e:	af00      	add	r7, sp, #0
 8008740:	60f8      	str	r0, [r7, #12]
 8008742:	60b9      	str	r1, [r7, #8]
 8008744:	607a      	str	r2, [r7, #4]
 8008746:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008748:	2300      	movs	r3, #0
 800874a:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800874c:	2300      	movs	r3, #0
 800874e:	75bb      	strb	r3, [r7, #22]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 8008756:	75bb      	strb	r3, [r7, #22]

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once. */
	Status = VL53L0X_perform_vhv_calibration(
 8008758:	78fa      	ldrb	r2, [r7, #3]
 800875a:	2300      	movs	r3, #0
 800875c:	68b9      	ldr	r1, [r7, #8]
 800875e:	68f8      	ldr	r0, [r7, #12]
 8008760:	f7ff ff1f 	bl	80085a2 <VL53L0X_perform_vhv_calibration>
 8008764:	4603      	mov	r3, r0
 8008766:	75fb      	strb	r3, [r7, #23]
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
 8008768:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800876c:	2b00      	cmp	r3, #0
 800876e:	d107      	bne.n	8008780 <VL53L0X_perform_ref_calibration+0x46>
		Status = VL53L0X_perform_phase_calibration(
 8008770:	78fa      	ldrb	r2, [r7, #3]
 8008772:	2300      	movs	r3, #0
 8008774:	6879      	ldr	r1, [r7, #4]
 8008776:	68f8      	ldr	r0, [r7, #12]
 8008778:	f7ff ff7a 	bl	8008670 <VL53L0X_perform_phase_calibration>
 800877c:	4603      	mov	r3, r0
 800877e:	75fb      	strb	r3, [r7, #23]
			Dev, pPhaseCal, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE) {
 8008780:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008784:	2b00      	cmp	r3, #0
 8008786:	d10f      	bne.n	80087a8 <VL53L0X_perform_ref_calibration+0x6e>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8008788:	7dbb      	ldrb	r3, [r7, #22]
 800878a:	461a      	mov	r2, r3
 800878c:	2101      	movs	r1, #1
 800878e:	68f8      	ldr	r0, [r7, #12]
 8008790:	f002 fcb6 	bl	800b100 <VL53L0X_WrByte>
 8008794:	4603      	mov	r3, r0
 8008796:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8008798:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800879c:	2b00      	cmp	r3, #0
 800879e:	d103      	bne.n	80087a8 <VL53L0X_perform_ref_calibration+0x6e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	7dba      	ldrb	r2, [r7, #22]
 80087a4:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 80087a8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80087ac:	4618      	mov	r0, r3
 80087ae:	3718      	adds	r7, #24
 80087b0:	46bd      	mov	sp, r7
 80087b2:	bd80      	pop	{r7, pc}

080087b4 <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 80087b4:	b580      	push	{r7, lr}
 80087b6:	b086      	sub	sp, #24
 80087b8:	af00      	add	r7, sp, #0
 80087ba:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80087bc:	2300      	movs	r3, #0
 80087be:	75fb      	strb	r3, [r7, #23]
	uint8_t NewDataReady = 0;
 80087c0:	2300      	movs	r3, #0
 80087c2:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	LoopNb = 0;
 80087c4:	2300      	movs	r3, #0
 80087c6:	613b      	str	r3, [r7, #16]

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 80087c8:	f107 030f 	add.w	r3, r7, #15
 80087cc:	4619      	mov	r1, r3
 80087ce:	6878      	ldr	r0, [r7, #4]
 80087d0:	f7fe fe02 	bl	80073d8 <VL53L0X_GetMeasurementDataReady>
 80087d4:	4603      	mov	r3, r0
 80087d6:	75fb      	strb	r3, [r7, #23]
		if (Status != 0)
 80087d8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d10f      	bne.n	8008800 <VL53L0X_measurement_poll_for_completion+0x4c>
			break; /* the error is set */

		if (NewDataReady == 1)
 80087e0:	7bfb      	ldrb	r3, [r7, #15]
 80087e2:	2b01      	cmp	r3, #1
 80087e4:	d00e      	beq.n	8008804 <VL53L0X_measurement_poll_for_completion+0x50>
			break; /* done note that status == 0 */

		LoopNb++;
 80087e6:	693b      	ldr	r3, [r7, #16]
 80087e8:	3301      	adds	r3, #1
 80087ea:	613b      	str	r3, [r7, #16]
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 80087ec:	693b      	ldr	r3, [r7, #16]
 80087ee:	2bc7      	cmp	r3, #199	; 0xc7
 80087f0:	d902      	bls.n	80087f8 <VL53L0X_measurement_poll_for_completion+0x44>
			Status = VL53L0X_ERROR_TIME_OUT;
 80087f2:	23f9      	movs	r3, #249	; 0xf9
 80087f4:	75fb      	strb	r3, [r7, #23]
			break;
 80087f6:	e006      	b.n	8008806 <VL53L0X_measurement_poll_for_completion+0x52>
		}

		VL53L0X_PollingDelay(Dev);
 80087f8:	6878      	ldr	r0, [r7, #4]
 80087fa:	f002 fd03 	bl	800b204 <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 80087fe:	e7e3      	b.n	80087c8 <VL53L0X_measurement_poll_for_completion+0x14>
			break; /* the error is set */
 8008800:	bf00      	nop
 8008802:	e000      	b.n	8008806 <VL53L0X_measurement_poll_for_completion+0x52>
			break; /* done note that status == 0 */
 8008804:	bf00      	nop
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
 8008806:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800880a:	4618      	mov	r0, r3
 800880c:	3718      	adds	r7, #24
 800880e:	46bd      	mov	sp, r7
 8008810:	bd80      	pop	{r7, pc}

08008812 <VL53L0X_decode_vcsel_period>:


uint8_t VL53L0X_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 8008812:	b480      	push	{r7}
 8008814:	b085      	sub	sp, #20
 8008816:	af00      	add	r7, sp, #0
 8008818:	4603      	mov	r3, r0
 800881a:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real
	 * period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 800881c:	2300      	movs	r3, #0
 800881e:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 8008820:	79fb      	ldrb	r3, [r7, #7]
 8008822:	3301      	adds	r3, #1
 8008824:	b2db      	uxtb	r3, r3
 8008826:	005b      	lsls	r3, r3, #1
 8008828:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 800882a:	7bfb      	ldrb	r3, [r7, #15]
}
 800882c:	4618      	mov	r0, r3
 800882e:	3714      	adds	r7, #20
 8008830:	46bd      	mov	sp, r7
 8008832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008836:	4770      	bx	lr

08008838 <VL53L0X_encode_vcsel_period>:

uint8_t VL53L0X_encode_vcsel_period(uint8_t vcsel_period_pclks)
{
 8008838:	b480      	push	{r7}
 800883a:	b085      	sub	sp, #20
 800883c:	af00      	add	r7, sp, #0
 800883e:	4603      	mov	r3, r0
 8008840:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real period
	 * in PLL clocks
	 */

	uint8_t vcsel_period_reg = 0;
 8008842:	2300      	movs	r3, #0
 8008844:	73fb      	strb	r3, [r7, #15]

	vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;
 8008846:	79fb      	ldrb	r3, [r7, #7]
 8008848:	085b      	lsrs	r3, r3, #1
 800884a:	b2db      	uxtb	r3, r3
 800884c:	3b01      	subs	r3, #1
 800884e:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_reg;
 8008850:	7bfb      	ldrb	r3, [r7, #15]
}
 8008852:	4618      	mov	r0, r3
 8008854:	3714      	adds	r7, #20
 8008856:	46bd      	mov	sp, r7
 8008858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800885c:	4770      	bx	lr

0800885e <VL53L0X_isqrt>:


uint32_t VL53L0X_isqrt(uint32_t num)
{
 800885e:	b480      	push	{r7}
 8008860:	b085      	sub	sp, #20
 8008862:	af00      	add	r7, sp, #0
 8008864:	6078      	str	r0, [r7, #4]
	 * Implements an integer square root
	 *
	 * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
	 */

	uint32_t  res = 0;
 8008866:	2300      	movs	r3, #0
 8008868:	60fb      	str	r3, [r7, #12]
	uint32_t  bit = 1 << 30;
 800886a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800886e:	60bb      	str	r3, [r7, #8]
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 8008870:	e002      	b.n	8008878 <VL53L0X_isqrt+0x1a>
		bit >>= 2;
 8008872:	68bb      	ldr	r3, [r7, #8]
 8008874:	089b      	lsrs	r3, r3, #2
 8008876:	60bb      	str	r3, [r7, #8]
	while (bit > num)
 8008878:	68ba      	ldr	r2, [r7, #8]
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	429a      	cmp	r2, r3
 800887e:	d8f8      	bhi.n	8008872 <VL53L0X_isqrt+0x14>


	while (bit != 0) {
 8008880:	e017      	b.n	80088b2 <VL53L0X_isqrt+0x54>
		if (num >= res + bit) {
 8008882:	68fa      	ldr	r2, [r7, #12]
 8008884:	68bb      	ldr	r3, [r7, #8]
 8008886:	4413      	add	r3, r2
 8008888:	687a      	ldr	r2, [r7, #4]
 800888a:	429a      	cmp	r2, r3
 800888c:	d30b      	bcc.n	80088a6 <VL53L0X_isqrt+0x48>
			num -= res + bit;
 800888e:	68fa      	ldr	r2, [r7, #12]
 8008890:	68bb      	ldr	r3, [r7, #8]
 8008892:	4413      	add	r3, r2
 8008894:	687a      	ldr	r2, [r7, #4]
 8008896:	1ad3      	subs	r3, r2, r3
 8008898:	607b      	str	r3, [r7, #4]
			res = (res >> 1) + bit;
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	085b      	lsrs	r3, r3, #1
 800889e:	68ba      	ldr	r2, [r7, #8]
 80088a0:	4413      	add	r3, r2
 80088a2:	60fb      	str	r3, [r7, #12]
 80088a4:	e002      	b.n	80088ac <VL53L0X_isqrt+0x4e>
		} else
			res >>= 1;
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	085b      	lsrs	r3, r3, #1
 80088aa:	60fb      	str	r3, [r7, #12]

		bit >>= 2;
 80088ac:	68bb      	ldr	r3, [r7, #8]
 80088ae:	089b      	lsrs	r3, r3, #2
 80088b0:	60bb      	str	r3, [r7, #8]
	while (bit != 0) {
 80088b2:	68bb      	ldr	r3, [r7, #8]
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d1e4      	bne.n	8008882 <VL53L0X_isqrt+0x24>
	}

	return res;
 80088b8:	68fb      	ldr	r3, [r7, #12]
}
 80088ba:	4618      	mov	r0, r3
 80088bc:	3714      	adds	r7, #20
 80088be:	46bd      	mov	sp, r7
 80088c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c4:	4770      	bx	lr

080088c6 <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 80088c6:	b580      	push	{r7, lr}
 80088c8:	b086      	sub	sp, #24
 80088ca:	af00      	add	r7, sp, #0
 80088cc:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80088ce:	2300      	movs	r3, #0
 80088d0:	75fb      	strb	r3, [r7, #23]
	uint8_t strobe;
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 80088d2:	2200      	movs	r2, #0
 80088d4:	2183      	movs	r1, #131	; 0x83
 80088d6:	6878      	ldr	r0, [r7, #4]
 80088d8:	f002 fc12 	bl	800b100 <VL53L0X_WrByte>
 80088dc:	4603      	mov	r3, r0
 80088de:	461a      	mov	r2, r3
 80088e0:	7dfb      	ldrb	r3, [r7, #23]
 80088e2:	4313      	orrs	r3, r2
 80088e4:	75fb      	strb	r3, [r7, #23]

	/* polling
	 * use timeout to avoid deadlock*/
	if (Status == VL53L0X_ERROR_NONE) {
 80088e6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d11c      	bne.n	8008928 <VL53L0X_device_read_strobe+0x62>
		LoopNb = 0;
 80088ee:	2300      	movs	r3, #0
 80088f0:	613b      	str	r3, [r7, #16]
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 80088f2:	f107 030f 	add.w	r3, r7, #15
 80088f6:	461a      	mov	r2, r3
 80088f8:	2183      	movs	r1, #131	; 0x83
 80088fa:	6878      	ldr	r0, [r7, #4]
 80088fc:	f002 fb05 	bl	800af0a <VL53L0X_RdByte>
 8008900:	4603      	mov	r3, r0
 8008902:	75fb      	strb	r3, [r7, #23]
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 8008904:	7bfb      	ldrb	r3, [r7, #15]
 8008906:	2b00      	cmp	r3, #0
 8008908:	d109      	bne.n	800891e <VL53L0X_device_read_strobe+0x58>
 800890a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800890e:	2b00      	cmp	r3, #0
 8008910:	d105      	bne.n	800891e <VL53L0X_device_read_strobe+0x58>
					break;

			LoopNb = LoopNb + 1;
 8008912:	693b      	ldr	r3, [r7, #16]
 8008914:	3301      	adds	r3, #1
 8008916:	613b      	str	r3, [r7, #16]
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 8008918:	693b      	ldr	r3, [r7, #16]
 800891a:	2bc7      	cmp	r3, #199	; 0xc7
 800891c:	d9e9      	bls.n	80088f2 <VL53L0X_device_read_strobe+0x2c>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 800891e:	693b      	ldr	r3, [r7, #16]
 8008920:	2bc7      	cmp	r3, #199	; 0xc7
 8008922:	d901      	bls.n	8008928 <VL53L0X_device_read_strobe+0x62>
			Status = VL53L0X_ERROR_TIME_OUT;
 8008924:	23f9      	movs	r3, #249	; 0xf9
 8008926:	75fb      	strb	r3, [r7, #23]

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 8008928:	2201      	movs	r2, #1
 800892a:	2183      	movs	r1, #131	; 0x83
 800892c:	6878      	ldr	r0, [r7, #4]
 800892e:	f002 fbe7 	bl	800b100 <VL53L0X_WrByte>
 8008932:	4603      	mov	r3, r0
 8008934:	461a      	mov	r2, r3
 8008936:	7dfb      	ldrb	r3, [r7, #23]
 8008938:	4313      	orrs	r3, r2
 800893a:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(Status);
	return Status;
 800893c:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 8008940:	4618      	mov	r0, r3
 8008942:	3718      	adds	r7, #24
 8008944:	46bd      	mov	sp, r7
 8008946:	bd80      	pop	{r7, pc}

08008948 <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 8008948:	b580      	push	{r7, lr}
 800894a:	b098      	sub	sp, #96	; 0x60
 800894c:	af00      	add	r7, sp, #0
 800894e:	6078      	str	r0, [r7, #4]
 8008950:	460b      	mov	r3, r1
 8008952:	70fb      	strb	r3, [r7, #3]

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008954:	2300      	movs	r3, #0
 8008956:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t byte;
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
 800895a:	2300      	movs	r3, #0
 800895c:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	uint8_t ReferenceSpadType = 0;
 8008960:	2300      	movs	r3, #0
 8008962:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	uint32_t PartUIDUpper = 0;
 8008966:	2300      	movs	r3, #0
 8008968:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PartUIDLower = 0;
 800896a:	2300      	movs	r3, #0
 800896c:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t OffsetFixed1104_mm = 0;
 800896e:	2300      	movs	r3, #0
 8008970:	64bb      	str	r3, [r7, #72]	; 0x48
	int16_t OffsetMicroMeters = 0;
 8008972:	2300      	movs	r3, #0
 8008974:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
	uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
 8008978:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 800897c:	647b      	str	r3, [r7, #68]	; 0x44
	uint32_t DistMeasFixed1104_400_mm = 0;
 800897e:	2300      	movs	r3, #0
 8008980:	657b      	str	r3, [r7, #84]	; 0x54
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 8008982:	2300      	movs	r3, #0
 8008984:	653b      	str	r3, [r7, #80]	; 0x50
	char ProductId[19];
	char *ProductId_tmp;
	uint8_t ReadDataFromDeviceDone;
	FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
 8008986:	2300      	movs	r3, #0
 8008988:	643b      	str	r3, [r7, #64]	; 0x40
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8008990:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done*/
	if (ReadDataFromDeviceDone != 7) {
 8008994:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8008998:	2b07      	cmp	r3, #7
 800899a:	f000 8408 	beq.w	80091ae <VL53L0X_get_info_from_device+0x866>

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800899e:	2201      	movs	r2, #1
 80089a0:	2180      	movs	r1, #128	; 0x80
 80089a2:	6878      	ldr	r0, [r7, #4]
 80089a4:	f002 fbac 	bl	800b100 <VL53L0X_WrByte>
 80089a8:	4603      	mov	r3, r0
 80089aa:	461a      	mov	r2, r3
 80089ac:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80089b0:	4313      	orrs	r3, r2
 80089b2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80089b6:	2201      	movs	r2, #1
 80089b8:	21ff      	movs	r1, #255	; 0xff
 80089ba:	6878      	ldr	r0, [r7, #4]
 80089bc:	f002 fba0 	bl	800b100 <VL53L0X_WrByte>
 80089c0:	4603      	mov	r3, r0
 80089c2:	461a      	mov	r2, r3
 80089c4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80089c8:	4313      	orrs	r3, r2
 80089ca:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 80089ce:	2200      	movs	r2, #0
 80089d0:	2100      	movs	r1, #0
 80089d2:	6878      	ldr	r0, [r7, #4]
 80089d4:	f002 fb94 	bl	800b100 <VL53L0X_WrByte>
 80089d8:	4603      	mov	r3, r0
 80089da:	461a      	mov	r2, r3
 80089dc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80089e0:	4313      	orrs	r3, r2
 80089e2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 80089e6:	2206      	movs	r2, #6
 80089e8:	21ff      	movs	r1, #255	; 0xff
 80089ea:	6878      	ldr	r0, [r7, #4]
 80089ec:	f002 fb88 	bl	800b100 <VL53L0X_WrByte>
 80089f0:	4603      	mov	r3, r0
 80089f2:	461a      	mov	r2, r3
 80089f4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80089f8:	4313      	orrs	r3, r2
 80089fa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 80089fe:	f107 0337 	add.w	r3, r7, #55	; 0x37
 8008a02:	461a      	mov	r2, r3
 8008a04:	2183      	movs	r1, #131	; 0x83
 8008a06:	6878      	ldr	r0, [r7, #4]
 8008a08:	f002 fa7f 	bl	800af0a <VL53L0X_RdByte>
 8008a0c:	4603      	mov	r3, r0
 8008a0e:	461a      	mov	r2, r3
 8008a10:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008a14:	4313      	orrs	r3, r2
 8008a16:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 8008a1a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008a1e:	f043 0304 	orr.w	r3, r3, #4
 8008a22:	b2db      	uxtb	r3, r3
 8008a24:	461a      	mov	r2, r3
 8008a26:	2183      	movs	r1, #131	; 0x83
 8008a28:	6878      	ldr	r0, [r7, #4]
 8008a2a:	f002 fb69 	bl	800b100 <VL53L0X_WrByte>
 8008a2e:	4603      	mov	r3, r0
 8008a30:	461a      	mov	r2, r3
 8008a32:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008a36:	4313      	orrs	r3, r2
 8008a38:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 8008a3c:	2207      	movs	r2, #7
 8008a3e:	21ff      	movs	r1, #255	; 0xff
 8008a40:	6878      	ldr	r0, [r7, #4]
 8008a42:	f002 fb5d 	bl	800b100 <VL53L0X_WrByte>
 8008a46:	4603      	mov	r3, r0
 8008a48:	461a      	mov	r2, r3
 8008a4a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008a4e:	4313      	orrs	r3, r2
 8008a50:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 8008a54:	2201      	movs	r2, #1
 8008a56:	2181      	movs	r1, #129	; 0x81
 8008a58:	6878      	ldr	r0, [r7, #4]
 8008a5a:	f002 fb51 	bl	800b100 <VL53L0X_WrByte>
 8008a5e:	4603      	mov	r3, r0
 8008a60:	461a      	mov	r2, r3
 8008a62:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008a66:	4313      	orrs	r3, r2
 8008a68:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_PollingDelay(Dev);
 8008a6c:	6878      	ldr	r0, [r7, #4]
 8008a6e:	f002 fbc9 	bl	800b204 <VL53L0X_PollingDelay>
 8008a72:	4603      	mov	r3, r0
 8008a74:	461a      	mov	r2, r3
 8008a76:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008a7a:	4313      	orrs	r3, r2
 8008a7c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8008a80:	2201      	movs	r2, #1
 8008a82:	2180      	movs	r1, #128	; 0x80
 8008a84:	6878      	ldr	r0, [r7, #4]
 8008a86:	f002 fb3b 	bl	800b100 <VL53L0X_WrByte>
 8008a8a:	4603      	mov	r3, r0
 8008a8c:	461a      	mov	r2, r3
 8008a8e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008a92:	4313      	orrs	r3, r2
 8008a94:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		if (((option & 1) == 1) &&
 8008a98:	78fb      	ldrb	r3, [r7, #3]
 8008a9a:	f003 0301 	and.w	r3, r3, #1
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	f000 8098 	beq.w	8008bd4 <VL53L0X_get_info_from_device+0x28c>
			((ReadDataFromDeviceDone & 1) == 0)) {
 8008aa4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8008aa8:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	f040 8091 	bne.w	8008bd4 <VL53L0X_get_info_from_device+0x28c>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 8008ab2:	226b      	movs	r2, #107	; 0x6b
 8008ab4:	2194      	movs	r1, #148	; 0x94
 8008ab6:	6878      	ldr	r0, [r7, #4]
 8008ab8:	f002 fb22 	bl	800b100 <VL53L0X_WrByte>
 8008abc:	4603      	mov	r3, r0
 8008abe:	461a      	mov	r2, r3
 8008ac0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008ac4:	4313      	orrs	r3, r2
 8008ac6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8008aca:	6878      	ldr	r0, [r7, #4]
 8008acc:	f7ff fefb 	bl	80088c6 <VL53L0X_device_read_strobe>
 8008ad0:	4603      	mov	r3, r0
 8008ad2:	461a      	mov	r2, r3
 8008ad4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008ad8:	4313      	orrs	r3, r2
 8008ada:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8008ade:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008ae2:	461a      	mov	r2, r3
 8008ae4:	2190      	movs	r1, #144	; 0x90
 8008ae6:	6878      	ldr	r0, [r7, #4]
 8008ae8:	f002 face 	bl	800b088 <VL53L0X_RdDWord>
 8008aec:	4603      	mov	r3, r0
 8008aee:	461a      	mov	r2, r3
 8008af0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008af4:	4313      	orrs	r3, r2
 8008af6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 8008afa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008afc:	0a1b      	lsrs	r3, r3, #8
 8008afe:	b2db      	uxtb	r3, r3
 8008b00:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008b04:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 8008b08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b0a:	0bdb      	lsrs	r3, r3, #15
 8008b0c:	b2db      	uxtb	r3, r3
 8008b0e:	f003 0301 	and.w	r3, r3, #1
 8008b12:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 8008b16:	2224      	movs	r2, #36	; 0x24
 8008b18:	2194      	movs	r1, #148	; 0x94
 8008b1a:	6878      	ldr	r0, [r7, #4]
 8008b1c:	f002 faf0 	bl	800b100 <VL53L0X_WrByte>
 8008b20:	4603      	mov	r3, r0
 8008b22:	461a      	mov	r2, r3
 8008b24:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008b28:	4313      	orrs	r3, r2
 8008b2a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8008b2e:	6878      	ldr	r0, [r7, #4]
 8008b30:	f7ff fec9 	bl	80088c6 <VL53L0X_device_read_strobe>
 8008b34:	4603      	mov	r3, r0
 8008b36:	461a      	mov	r2, r3
 8008b38:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008b3c:	4313      	orrs	r3, r2
 8008b3e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8008b42:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008b46:	461a      	mov	r2, r3
 8008b48:	2190      	movs	r1, #144	; 0x90
 8008b4a:	6878      	ldr	r0, [r7, #4]
 8008b4c:	f002 fa9c 	bl	800b088 <VL53L0X_RdDWord>
 8008b50:	4603      	mov	r3, r0
 8008b52:	461a      	mov	r2, r3
 8008b54:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008b58:	4313      	orrs	r3, r2
 8008b5a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 8008b5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b60:	0e1b      	lsrs	r3, r3, #24
 8008b62:	b2db      	uxtb	r3, r3
 8008b64:	723b      	strb	r3, [r7, #8]
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 8008b66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b68:	0c1b      	lsrs	r3, r3, #16
 8008b6a:	b2db      	uxtb	r3, r3
 8008b6c:	727b      	strb	r3, [r7, #9]
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 8008b6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b70:	0a1b      	lsrs	r3, r3, #8
 8008b72:	b2db      	uxtb	r3, r3
 8008b74:	72bb      	strb	r3, [r7, #10]
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 8008b76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b78:	b2db      	uxtb	r3, r3
 8008b7a:	72fb      	strb	r3, [r7, #11]

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 8008b7c:	2225      	movs	r2, #37	; 0x25
 8008b7e:	2194      	movs	r1, #148	; 0x94
 8008b80:	6878      	ldr	r0, [r7, #4]
 8008b82:	f002 fabd 	bl	800b100 <VL53L0X_WrByte>
 8008b86:	4603      	mov	r3, r0
 8008b88:	461a      	mov	r2, r3
 8008b8a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008b8e:	4313      	orrs	r3, r2
 8008b90:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8008b94:	6878      	ldr	r0, [r7, #4]
 8008b96:	f7ff fe96 	bl	80088c6 <VL53L0X_device_read_strobe>
 8008b9a:	4603      	mov	r3, r0
 8008b9c:	461a      	mov	r2, r3
 8008b9e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008ba2:	4313      	orrs	r3, r2
 8008ba4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8008ba8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008bac:	461a      	mov	r2, r3
 8008bae:	2190      	movs	r1, #144	; 0x90
 8008bb0:	6878      	ldr	r0, [r7, #4]
 8008bb2:	f002 fa69 	bl	800b088 <VL53L0X_RdDWord>
 8008bb6:	4603      	mov	r3, r0
 8008bb8:	461a      	mov	r2, r3
 8008bba:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008bbe:	4313      	orrs	r3, r2
 8008bc0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 8008bc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bc6:	0e1b      	lsrs	r3, r3, #24
 8008bc8:	b2db      	uxtb	r3, r3
 8008bca:	733b      	strb	r3, [r7, #12]
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 8008bcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bce:	0c1b      	lsrs	r3, r3, #16
 8008bd0:	b2db      	uxtb	r3, r3
 8008bd2:	737b      	strb	r3, [r7, #13]
				& 0xff);
		}

		if (((option & 2) == 2) &&
 8008bd4:	78fb      	ldrb	r3, [r7, #3]
 8008bd6:	f003 0302 	and.w	r3, r3, #2
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	f000 8189 	beq.w	8008ef2 <VL53L0X_get_info_from_device+0x5aa>
			((ReadDataFromDeviceDone & 2) == 0)) {
 8008be0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8008be4:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	f040 8182 	bne.w	8008ef2 <VL53L0X_get_info_from_device+0x5aa>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 8008bee:	2202      	movs	r2, #2
 8008bf0:	2194      	movs	r1, #148	; 0x94
 8008bf2:	6878      	ldr	r0, [r7, #4]
 8008bf4:	f002 fa84 	bl	800b100 <VL53L0X_WrByte>
 8008bf8:	4603      	mov	r3, r0
 8008bfa:	461a      	mov	r2, r3
 8008bfc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008c00:	4313      	orrs	r3, r2
 8008c02:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8008c06:	6878      	ldr	r0, [r7, #4]
 8008c08:	f7ff fe5d 	bl	80088c6 <VL53L0X_device_read_strobe>
 8008c0c:	4603      	mov	r3, r0
 8008c0e:	461a      	mov	r2, r3
 8008c10:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008c14:	4313      	orrs	r3, r2
 8008c16:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 8008c1a:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 8008c1e:	461a      	mov	r2, r3
 8008c20:	2190      	movs	r1, #144	; 0x90
 8008c22:	6878      	ldr	r0, [r7, #4]
 8008c24:	f002 f971 	bl	800af0a <VL53L0X_RdByte>
 8008c28:	4603      	mov	r3, r0
 8008c2a:	461a      	mov	r2, r3
 8008c2c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008c30:	4313      	orrs	r3, r2
 8008c32:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 8008c36:	227b      	movs	r2, #123	; 0x7b
 8008c38:	2194      	movs	r1, #148	; 0x94
 8008c3a:	6878      	ldr	r0, [r7, #4]
 8008c3c:	f002 fa60 	bl	800b100 <VL53L0X_WrByte>
 8008c40:	4603      	mov	r3, r0
 8008c42:	461a      	mov	r2, r3
 8008c44:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008c48:	4313      	orrs	r3, r2
 8008c4a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8008c4e:	6878      	ldr	r0, [r7, #4]
 8008c50:	f7ff fe39 	bl	80088c6 <VL53L0X_device_read_strobe>
 8008c54:	4603      	mov	r3, r0
 8008c56:	461a      	mov	r2, r3
 8008c58:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008c5c:	4313      	orrs	r3, r2
 8008c5e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 8008c62:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 8008c66:	461a      	mov	r2, r3
 8008c68:	2190      	movs	r1, #144	; 0x90
 8008c6a:	6878      	ldr	r0, [r7, #4]
 8008c6c:	f002 f94d 	bl	800af0a <VL53L0X_RdByte>
 8008c70:	4603      	mov	r3, r0
 8008c72:	461a      	mov	r2, r3
 8008c74:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008c78:	4313      	orrs	r3, r2
 8008c7a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 8008c7e:	2277      	movs	r2, #119	; 0x77
 8008c80:	2194      	movs	r1, #148	; 0x94
 8008c82:	6878      	ldr	r0, [r7, #4]
 8008c84:	f002 fa3c 	bl	800b100 <VL53L0X_WrByte>
 8008c88:	4603      	mov	r3, r0
 8008c8a:	461a      	mov	r2, r3
 8008c8c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008c90:	4313      	orrs	r3, r2
 8008c92:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8008c96:	6878      	ldr	r0, [r7, #4]
 8008c98:	f7ff fe15 	bl	80088c6 <VL53L0X_device_read_strobe>
 8008c9c:	4603      	mov	r3, r0
 8008c9e:	461a      	mov	r2, r3
 8008ca0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008ca4:	4313      	orrs	r3, r2
 8008ca6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8008caa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008cae:	461a      	mov	r2, r3
 8008cb0:	2190      	movs	r1, #144	; 0x90
 8008cb2:	6878      	ldr	r0, [r7, #4]
 8008cb4:	f002 f9e8 	bl	800b088 <VL53L0X_RdDWord>
 8008cb8:	4603      	mov	r3, r0
 8008cba:	461a      	mov	r2, r3
 8008cbc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008cc0:	4313      	orrs	r3, r2
 8008cc2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 8008cc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cc8:	0e5b      	lsrs	r3, r3, #25
 8008cca:	b2db      	uxtb	r3, r3
 8008ccc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008cd0:	b2db      	uxtb	r3, r3
 8008cd2:	743b      	strb	r3, [r7, #16]
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 8008cd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cd6:	0c9b      	lsrs	r3, r3, #18
 8008cd8:	b2db      	uxtb	r3, r3
 8008cda:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008cde:	b2db      	uxtb	r3, r3
 8008ce0:	747b      	strb	r3, [r7, #17]
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 8008ce2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ce4:	0adb      	lsrs	r3, r3, #11
 8008ce6:	b2db      	uxtb	r3, r3
 8008ce8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008cec:	b2db      	uxtb	r3, r3
 8008cee:	74bb      	strb	r3, [r7, #18]
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 8008cf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cf2:	091b      	lsrs	r3, r3, #4
 8008cf4:	b2db      	uxtb	r3, r3
 8008cf6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008cfa:	b2db      	uxtb	r3, r3
 8008cfc:	74fb      	strb	r3, [r7, #19]

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 8008cfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d00:	b2db      	uxtb	r3, r3
 8008d02:	00db      	lsls	r3, r3, #3
 8008d04:	b2db      	uxtb	r3, r3
 8008d06:	f003 0378 	and.w	r3, r3, #120	; 0x78
 8008d0a:	b2db      	uxtb	r3, r3
 8008d0c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 8008d10:	2278      	movs	r2, #120	; 0x78
 8008d12:	2194      	movs	r1, #148	; 0x94
 8008d14:	6878      	ldr	r0, [r7, #4]
 8008d16:	f002 f9f3 	bl	800b100 <VL53L0X_WrByte>
 8008d1a:	4603      	mov	r3, r0
 8008d1c:	461a      	mov	r2, r3
 8008d1e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008d22:	4313      	orrs	r3, r2
 8008d24:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8008d28:	6878      	ldr	r0, [r7, #4]
 8008d2a:	f7ff fdcc 	bl	80088c6 <VL53L0X_device_read_strobe>
 8008d2e:	4603      	mov	r3, r0
 8008d30:	461a      	mov	r2, r3
 8008d32:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008d36:	4313      	orrs	r3, r2
 8008d38:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8008d3c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008d40:	461a      	mov	r2, r3
 8008d42:	2190      	movs	r1, #144	; 0x90
 8008d44:	6878      	ldr	r0, [r7, #4]
 8008d46:	f002 f99f 	bl	800b088 <VL53L0X_RdDWord>
 8008d4a:	4603      	mov	r3, r0
 8008d4c:	461a      	mov	r2, r3
 8008d4e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008d52:	4313      	orrs	r3, r2
 8008d54:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
 8008d58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d5a:	0f5b      	lsrs	r3, r3, #29
 8008d5c:	b2db      	uxtb	r3, r3
 8008d5e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008d62:	b2da      	uxtb	r2, r3
			ProductId[4] = (char)(byte +
 8008d64:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008d68:	4413      	add	r3, r2
 8008d6a:	b2db      	uxtb	r3, r3
 8008d6c:	753b      	strb	r3, [r7, #20]
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 8008d6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d70:	0d9b      	lsrs	r3, r3, #22
 8008d72:	b2db      	uxtb	r3, r3
 8008d74:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008d78:	b2db      	uxtb	r3, r3
 8008d7a:	757b      	strb	r3, [r7, #21]
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 8008d7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d7e:	0bdb      	lsrs	r3, r3, #15
 8008d80:	b2db      	uxtb	r3, r3
 8008d82:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008d86:	b2db      	uxtb	r3, r3
 8008d88:	75bb      	strb	r3, [r7, #22]
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 8008d8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d8c:	0a1b      	lsrs	r3, r3, #8
 8008d8e:	b2db      	uxtb	r3, r3
 8008d90:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008d94:	b2db      	uxtb	r3, r3
 8008d96:	75fb      	strb	r3, [r7, #23]
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 8008d98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d9a:	085b      	lsrs	r3, r3, #1
 8008d9c:	b2db      	uxtb	r3, r3
 8008d9e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008da2:	b2db      	uxtb	r3, r3
 8008da4:	763b      	strb	r3, [r7, #24]

			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 8008da6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008da8:	b2db      	uxtb	r3, r3
 8008daa:	019b      	lsls	r3, r3, #6
 8008dac:	b2db      	uxtb	r3, r3
 8008dae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008db2:	b2db      	uxtb	r3, r3
 8008db4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 8008db8:	2279      	movs	r2, #121	; 0x79
 8008dba:	2194      	movs	r1, #148	; 0x94
 8008dbc:	6878      	ldr	r0, [r7, #4]
 8008dbe:	f002 f99f 	bl	800b100 <VL53L0X_WrByte>
 8008dc2:	4603      	mov	r3, r0
 8008dc4:	461a      	mov	r2, r3
 8008dc6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008dca:	4313      	orrs	r3, r2
 8008dcc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 8008dd0:	6878      	ldr	r0, [r7, #4]
 8008dd2:	f7ff fd78 	bl	80088c6 <VL53L0X_device_read_strobe>
 8008dd6:	4603      	mov	r3, r0
 8008dd8:	461a      	mov	r2, r3
 8008dda:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008dde:	4313      	orrs	r3, r2
 8008de0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8008de4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008de8:	461a      	mov	r2, r3
 8008dea:	2190      	movs	r1, #144	; 0x90
 8008dec:	6878      	ldr	r0, [r7, #4]
 8008dee:	f002 f94b 	bl	800b088 <VL53L0X_RdDWord>
 8008df2:	4603      	mov	r3, r0
 8008df4:	461a      	mov	r2, r3
 8008df6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008dfa:	4313      	orrs	r3, r2
 8008dfc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
 8008e00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e02:	0e9b      	lsrs	r3, r3, #26
 8008e04:	b2db      	uxtb	r3, r3
 8008e06:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008e0a:	b2da      	uxtb	r2, r3
			ProductId[9] = (char)(byte +
 8008e0c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008e10:	4413      	add	r3, r2
 8008e12:	b2db      	uxtb	r3, r3
 8008e14:	767b      	strb	r3, [r7, #25]
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 8008e16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e18:	0cdb      	lsrs	r3, r3, #19
 8008e1a:	b2db      	uxtb	r3, r3
 8008e1c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008e20:	b2db      	uxtb	r3, r3
 8008e22:	76bb      	strb	r3, [r7, #26]
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 8008e24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e26:	0b1b      	lsrs	r3, r3, #12
 8008e28:	b2db      	uxtb	r3, r3
 8008e2a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008e2e:	b2db      	uxtb	r3, r3
 8008e30:	76fb      	strb	r3, [r7, #27]
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 8008e32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e34:	095b      	lsrs	r3, r3, #5
 8008e36:	b2db      	uxtb	r3, r3
 8008e38:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008e3c:	b2db      	uxtb	r3, r3
 8008e3e:	773b      	strb	r3, [r7, #28]

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 8008e40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e42:	b2db      	uxtb	r3, r3
 8008e44:	009b      	lsls	r3, r3, #2
 8008e46:	b2db      	uxtb	r3, r3
 8008e48:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 8008e4c:	b2db      	uxtb	r3, r3
 8008e4e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 8008e52:	227a      	movs	r2, #122	; 0x7a
 8008e54:	2194      	movs	r1, #148	; 0x94
 8008e56:	6878      	ldr	r0, [r7, #4]
 8008e58:	f002 f952 	bl	800b100 <VL53L0X_WrByte>
 8008e5c:	4603      	mov	r3, r0
 8008e5e:	461a      	mov	r2, r3
 8008e60:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008e64:	4313      	orrs	r3, r2
 8008e66:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 8008e6a:	6878      	ldr	r0, [r7, #4]
 8008e6c:	f7ff fd2b 	bl	80088c6 <VL53L0X_device_read_strobe>
 8008e70:	4603      	mov	r3, r0
 8008e72:	461a      	mov	r2, r3
 8008e74:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008e78:	4313      	orrs	r3, r2
 8008e7a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8008e7e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008e82:	461a      	mov	r2, r3
 8008e84:	2190      	movs	r1, #144	; 0x90
 8008e86:	6878      	ldr	r0, [r7, #4]
 8008e88:	f002 f8fe 	bl	800b088 <VL53L0X_RdDWord>
 8008e8c:	4603      	mov	r3, r0
 8008e8e:	461a      	mov	r2, r3
 8008e90:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008e94:	4313      	orrs	r3, r2
 8008e96:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
 8008e9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e9c:	0f9b      	lsrs	r3, r3, #30
 8008e9e:	b2db      	uxtb	r3, r3
 8008ea0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008ea4:	b2da      	uxtb	r2, r3
			ProductId[13] = (char)(byte +
 8008ea6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008eaa:	4413      	add	r3, r2
 8008eac:	b2db      	uxtb	r3, r3
 8008eae:	777b      	strb	r3, [r7, #29]
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 8008eb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008eb2:	0ddb      	lsrs	r3, r3, #23
 8008eb4:	b2db      	uxtb	r3, r3
 8008eb6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008eba:	b2db      	uxtb	r3, r3
 8008ebc:	77bb      	strb	r3, [r7, #30]
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 8008ebe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ec0:	0c1b      	lsrs	r3, r3, #16
 8008ec2:	b2db      	uxtb	r3, r3
 8008ec4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008ec8:	b2db      	uxtb	r3, r3
 8008eca:	77fb      	strb	r3, [r7, #31]
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 8008ecc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ece:	0a5b      	lsrs	r3, r3, #9
 8008ed0:	b2db      	uxtb	r3, r3
 8008ed2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008ed6:	b2db      	uxtb	r3, r3
 8008ed8:	f887 3020 	strb.w	r3, [r7, #32]
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 8008edc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ede:	089b      	lsrs	r3, r3, #2
 8008ee0:	b2db      	uxtb	r3, r3
 8008ee2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008ee6:	b2db      	uxtb	r3, r3
 8008ee8:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
			ProductId[18] = '\0';
 8008eec:	2300      	movs	r3, #0
 8008eee:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

		}

		if (((option & 4) == 4) &&
 8008ef2:	78fb      	ldrb	r3, [r7, #3]
 8008ef4:	f003 0304 	and.w	r3, r3, #4
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	f000 80f1 	beq.w	80090e0 <VL53L0X_get_info_from_device+0x798>
			((ReadDataFromDeviceDone & 4) == 0)) {
 8008efe:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8008f02:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	f040 80ea 	bne.w	80090e0 <VL53L0X_get_info_from_device+0x798>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 8008f0c:	227b      	movs	r2, #123	; 0x7b
 8008f0e:	2194      	movs	r1, #148	; 0x94
 8008f10:	6878      	ldr	r0, [r7, #4]
 8008f12:	f002 f8f5 	bl	800b100 <VL53L0X_WrByte>
 8008f16:	4603      	mov	r3, r0
 8008f18:	461a      	mov	r2, r3
 8008f1a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008f1e:	4313      	orrs	r3, r2
 8008f20:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8008f24:	6878      	ldr	r0, [r7, #4]
 8008f26:	f7ff fcce 	bl	80088c6 <VL53L0X_device_read_strobe>
 8008f2a:	4603      	mov	r3, r0
 8008f2c:	461a      	mov	r2, r3
 8008f2e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008f32:	4313      	orrs	r3, r2
 8008f34:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 8008f38:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8008f3c:	461a      	mov	r2, r3
 8008f3e:	2190      	movs	r1, #144	; 0x90
 8008f40:	6878      	ldr	r0, [r7, #4]
 8008f42:	f002 f8a1 	bl	800b088 <VL53L0X_RdDWord>
 8008f46:	4603      	mov	r3, r0
 8008f48:	461a      	mov	r2, r3
 8008f4a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008f4e:	4313      	orrs	r3, r2
 8008f50:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 8008f54:	227c      	movs	r2, #124	; 0x7c
 8008f56:	2194      	movs	r1, #148	; 0x94
 8008f58:	6878      	ldr	r0, [r7, #4]
 8008f5a:	f002 f8d1 	bl	800b100 <VL53L0X_WrByte>
 8008f5e:	4603      	mov	r3, r0
 8008f60:	461a      	mov	r2, r3
 8008f62:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008f66:	4313      	orrs	r3, r2
 8008f68:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8008f6c:	6878      	ldr	r0, [r7, #4]
 8008f6e:	f7ff fcaa 	bl	80088c6 <VL53L0X_device_read_strobe>
 8008f72:	4603      	mov	r3, r0
 8008f74:	461a      	mov	r2, r3
 8008f76:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008f7a:	4313      	orrs	r3, r2
 8008f7c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 8008f80:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008f84:	461a      	mov	r2, r3
 8008f86:	2190      	movs	r1, #144	; 0x90
 8008f88:	6878      	ldr	r0, [r7, #4]
 8008f8a:	f002 f87d 	bl	800b088 <VL53L0X_RdDWord>
 8008f8e:	4603      	mov	r3, r0
 8008f90:	461a      	mov	r2, r3
 8008f92:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008f96:	4313      	orrs	r3, r2
 8008f98:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 8008f9c:	2273      	movs	r2, #115	; 0x73
 8008f9e:	2194      	movs	r1, #148	; 0x94
 8008fa0:	6878      	ldr	r0, [r7, #4]
 8008fa2:	f002 f8ad 	bl	800b100 <VL53L0X_WrByte>
 8008fa6:	4603      	mov	r3, r0
 8008fa8:	461a      	mov	r2, r3
 8008faa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008fae:	4313      	orrs	r3, r2
 8008fb0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8008fb4:	6878      	ldr	r0, [r7, #4]
 8008fb6:	f7ff fc86 	bl	80088c6 <VL53L0X_device_read_strobe>
 8008fba:	4603      	mov	r3, r0
 8008fbc:	461a      	mov	r2, r3
 8008fbe:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008fc2:	4313      	orrs	r3, r2
 8008fc4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8008fc8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008fcc:	461a      	mov	r2, r3
 8008fce:	2190      	movs	r1, #144	; 0x90
 8008fd0:	6878      	ldr	r0, [r7, #4]
 8008fd2:	f002 f859 	bl	800b088 <VL53L0X_RdDWord>
 8008fd6:	4603      	mov	r3, r0
 8008fd8:	461a      	mov	r2, r3
 8008fda:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008fde:	4313      	orrs	r3, r2
 8008fe0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
				0x000000ff) << 8;
 8008fe4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fe6:	021b      	lsls	r3, r3, #8
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 8008fe8:	b29b      	uxth	r3, r3
 8008fea:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 8008fec:	2274      	movs	r2, #116	; 0x74
 8008fee:	2194      	movs	r1, #148	; 0x94
 8008ff0:	6878      	ldr	r0, [r7, #4]
 8008ff2:	f002 f885 	bl	800b100 <VL53L0X_WrByte>
 8008ff6:	4603      	mov	r3, r0
 8008ff8:	461a      	mov	r2, r3
 8008ffa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008ffe:	4313      	orrs	r3, r2
 8009000:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009004:	6878      	ldr	r0, [r7, #4]
 8009006:	f7ff fc5e 	bl	80088c6 <VL53L0X_device_read_strobe>
 800900a:	4603      	mov	r3, r0
 800900c:	461a      	mov	r2, r3
 800900e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009012:	4313      	orrs	r3, r2
 8009014:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8009018:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800901c:	461a      	mov	r2, r3
 800901e:	2190      	movs	r1, #144	; 0x90
 8009020:	6878      	ldr	r0, [r7, #4]
 8009022:	f002 f831 	bl	800b088 <VL53L0X_RdDWord>
 8009026:	4603      	mov	r3, r0
 8009028:	461a      	mov	r2, r3
 800902a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800902e:	4313      	orrs	r3, r2
 8009030:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);
 8009034:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009036:	0e1b      	lsrs	r3, r3, #24
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 8009038:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800903a:	4313      	orrs	r3, r2
 800903c:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 800903e:	2275      	movs	r2, #117	; 0x75
 8009040:	2194      	movs	r1, #148	; 0x94
 8009042:	6878      	ldr	r0, [r7, #4]
 8009044:	f002 f85c 	bl	800b100 <VL53L0X_WrByte>
 8009048:	4603      	mov	r3, r0
 800904a:	461a      	mov	r2, r3
 800904c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009050:	4313      	orrs	r3, r2
 8009052:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009056:	6878      	ldr	r0, [r7, #4]
 8009058:	f7ff fc35 	bl	80088c6 <VL53L0X_device_read_strobe>
 800905c:	4603      	mov	r3, r0
 800905e:	461a      	mov	r2, r3
 8009060:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009064:	4313      	orrs	r3, r2
 8009066:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800906a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800906e:	461a      	mov	r2, r3
 8009070:	2190      	movs	r1, #144	; 0x90
 8009072:	6878      	ldr	r0, [r7, #4]
 8009074:	f002 f808 	bl	800b088 <VL53L0X_RdDWord>
 8009078:	4603      	mov	r3, r0
 800907a:	461a      	mov	r2, r3
 800907c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009080:	4313      	orrs	r3, r2
 8009082:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm = (TmpDWord & 0x000000ff)
							<< 8;
 8009086:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009088:	021b      	lsls	r3, r3, #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x000000ff)
 800908a:	b29b      	uxth	r3, r3
 800908c:	657b      	str	r3, [r7, #84]	; 0x54

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 800908e:	2276      	movs	r2, #118	; 0x76
 8009090:	2194      	movs	r1, #148	; 0x94
 8009092:	6878      	ldr	r0, [r7, #4]
 8009094:	f002 f834 	bl	800b100 <VL53L0X_WrByte>
 8009098:	4603      	mov	r3, r0
 800909a:	461a      	mov	r2, r3
 800909c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80090a0:	4313      	orrs	r3, r2
 80090a2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80090a6:	6878      	ldr	r0, [r7, #4]
 80090a8:	f7ff fc0d 	bl	80088c6 <VL53L0X_device_read_strobe>
 80090ac:	4603      	mov	r3, r0
 80090ae:	461a      	mov	r2, r3
 80090b0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80090b4:	4313      	orrs	r3, r2
 80090b6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80090ba:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80090be:	461a      	mov	r2, r3
 80090c0:	2190      	movs	r1, #144	; 0x90
 80090c2:	6878      	ldr	r0, [r7, #4]
 80090c4:	f001 ffe0 	bl	800b088 <VL53L0X_RdDWord>
 80090c8:	4603      	mov	r3, r0
 80090ca:	461a      	mov	r2, r3
 80090cc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80090d0:	4313      	orrs	r3, r2
 80090d2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
							>> 24);
 80090d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090d8:	0e1b      	lsrs	r3, r3, #24
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 80090da:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80090dc:	4313      	orrs	r3, r2
 80090de:	657b      	str	r3, [r7, #84]	; 0x54
		}

		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 80090e0:	2200      	movs	r2, #0
 80090e2:	2181      	movs	r1, #129	; 0x81
 80090e4:	6878      	ldr	r0, [r7, #4]
 80090e6:	f002 f80b 	bl	800b100 <VL53L0X_WrByte>
 80090ea:	4603      	mov	r3, r0
 80090ec:	461a      	mov	r2, r3
 80090ee:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80090f2:	4313      	orrs	r3, r2
 80090f4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 80090f8:	2206      	movs	r2, #6
 80090fa:	21ff      	movs	r1, #255	; 0xff
 80090fc:	6878      	ldr	r0, [r7, #4]
 80090fe:	f001 ffff 	bl	800b100 <VL53L0X_WrByte>
 8009102:	4603      	mov	r3, r0
 8009104:	461a      	mov	r2, r3
 8009106:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800910a:	4313      	orrs	r3, r2
 800910c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 8009110:	f107 0337 	add.w	r3, r7, #55	; 0x37
 8009114:	461a      	mov	r2, r3
 8009116:	2183      	movs	r1, #131	; 0x83
 8009118:	6878      	ldr	r0, [r7, #4]
 800911a:	f001 fef6 	bl	800af0a <VL53L0X_RdByte>
 800911e:	4603      	mov	r3, r0
 8009120:	461a      	mov	r2, r3
 8009122:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009126:	4313      	orrs	r3, r2
 8009128:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 800912c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009130:	f023 0304 	bic.w	r3, r3, #4
 8009134:	b2db      	uxtb	r3, r3
 8009136:	461a      	mov	r2, r3
 8009138:	2183      	movs	r1, #131	; 0x83
 800913a:	6878      	ldr	r0, [r7, #4]
 800913c:	f001 ffe0 	bl	800b100 <VL53L0X_WrByte>
 8009140:	4603      	mov	r3, r0
 8009142:	461a      	mov	r2, r3
 8009144:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009148:	4313      	orrs	r3, r2
 800914a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800914e:	2201      	movs	r2, #1
 8009150:	21ff      	movs	r1, #255	; 0xff
 8009152:	6878      	ldr	r0, [r7, #4]
 8009154:	f001 ffd4 	bl	800b100 <VL53L0X_WrByte>
 8009158:	4603      	mov	r3, r0
 800915a:	461a      	mov	r2, r3
 800915c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009160:	4313      	orrs	r3, r2
 8009162:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8009166:	2201      	movs	r2, #1
 8009168:	2100      	movs	r1, #0
 800916a:	6878      	ldr	r0, [r7, #4]
 800916c:	f001 ffc8 	bl	800b100 <VL53L0X_WrByte>
 8009170:	4603      	mov	r3, r0
 8009172:	461a      	mov	r2, r3
 8009174:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009178:	4313      	orrs	r3, r2
 800917a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800917e:	2200      	movs	r2, #0
 8009180:	21ff      	movs	r1, #255	; 0xff
 8009182:	6878      	ldr	r0, [r7, #4]
 8009184:	f001 ffbc 	bl	800b100 <VL53L0X_WrByte>
 8009188:	4603      	mov	r3, r0
 800918a:	461a      	mov	r2, r3
 800918c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009190:	4313      	orrs	r3, r2
 8009192:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8009196:	2200      	movs	r2, #0
 8009198:	2180      	movs	r1, #128	; 0x80
 800919a:	6878      	ldr	r0, [r7, #4]
 800919c:	f001 ffb0 	bl	800b100 <VL53L0X_WrByte>
 80091a0:	4603      	mov	r3, r0
 80091a2:	461a      	mov	r2, r3
 80091a4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80091a8:	4313      	orrs	r3, r2
 80091aa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 80091ae:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	f040 808f 	bne.w	80092d6 <VL53L0X_get_info_from_device+0x98e>
 80091b8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80091bc:	2b07      	cmp	r3, #7
 80091be:	f000 808a 	beq.w	80092d6 <VL53L0X_get_info_from_device+0x98e>
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
 80091c2:	78fb      	ldrb	r3, [r7, #3]
 80091c4:	f003 0301 	and.w	r3, r3, #1
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d024      	beq.n	8009216 <VL53L0X_get_info_from_device+0x8ce>
			((ReadDataFromDeviceDone & 1) == 0)) {
 80091cc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80091d0:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d11e      	bne.n	8009216 <VL53L0X_get_info_from_device+0x8ce>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 80091de:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
				ReferenceSpadCount, ReferenceSpadCount);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	f897 205d 	ldrb.w	r2, [r7, #93]	; 0x5d
 80091e8:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
				ReferenceSpadType, ReferenceSpadType);

			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 80091ec:	2300      	movs	r3, #0
 80091ee:	64fb      	str	r3, [r7, #76]	; 0x4c
 80091f0:	e00e      	b.n	8009210 <VL53L0X_get_info_from_device+0x8c8>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
 80091f2:	f107 0208 	add.w	r2, r7, #8
 80091f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80091f8:	4413      	add	r3, r2
 80091fa:	7819      	ldrb	r1, [r3, #0]
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 80091fc:	687a      	ldr	r2, [r7, #4]
 80091fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009200:	4413      	add	r3, r2
 8009202:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 8009206:	460a      	mov	r2, r1
 8009208:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 800920a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800920c:	3301      	adds	r3, #1
 800920e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009210:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009212:	2b05      	cmp	r3, #5
 8009214:	dded      	ble.n	80091f2 <VL53L0X_get_info_from_device+0x8aa>
			}
		}

		if (((option & 2) == 2) &&
 8009216:	78fb      	ldrb	r3, [r7, #3]
 8009218:	f003 0302 	and.w	r3, r3, #2
 800921c:	2b00      	cmp	r3, #0
 800921e:	d018      	beq.n	8009252 <VL53L0X_get_info_from_device+0x90a>
			((ReadDataFromDeviceDone & 2) == 0)) {
 8009220:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8009224:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 8009228:	2b00      	cmp	r3, #0
 800922a:	d112      	bne.n	8009252 <VL53L0X_get_info_from_device+0x90a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800922c:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
					ModuleId, ModuleId);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009236:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
					Revision, Revision);

			ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	33f3      	adds	r3, #243	; 0xf3
 8009244:	63bb      	str	r3, [r7, #56]	; 0x38
					ProductId);
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 8009246:	f107 0310 	add.w	r3, r7, #16
 800924a:	4619      	mov	r1, r3
 800924c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800924e:	f00a fbfe 	bl	8013a4e <strcpy>

		}

		if (((option & 4) == 4) &&
 8009252:	78fb      	ldrb	r3, [r7, #3]
 8009254:	f003 0304 	and.w	r3, r3, #4
 8009258:	2b00      	cmp	r3, #0
 800925a:	d030      	beq.n	80092be <VL53L0X_get_info_from_device+0x976>
			((ReadDataFromDeviceDone & 4) == 0)) {
 800925c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8009260:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 8009264:	2b00      	cmp	r3, #0
 8009266:	d12a      	bne.n	80092be <VL53L0X_get_info_from_device+0x976>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009268:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
						PartUIDUpper, PartUIDUpper);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009270:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
						PartUIDLower, PartUIDLower);

			SignalRateMeasFixed400mmFix =
 8009278:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800927a:	025b      	lsls	r3, r3, #9
 800927c:	643b      	str	r3, [r7, #64]	; 0x40
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009282:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
				SignalRateMeasFixed400mm,
				SignalRateMeasFixed400mmFix);

			OffsetMicroMeters = 0;
 8009286:	2300      	movs	r3, #0
 8009288:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			if (DistMeasFixed1104_400_mm != 0) {
 800928c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800928e:	2b00      	cmp	r3, #0
 8009290:	d011      	beq.n	80092b6 <VL53L0X_get_info_from_device+0x96e>
					OffsetFixed1104_mm =
 8009292:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009294:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009296:	1ad3      	subs	r3, r2, r3
 8009298:	64bb      	str	r3, [r7, #72]	; 0x48
						DistMeasFixed1104_400_mm -
						DistMeasTgtFixed1104_mm;
					OffsetMicroMeters = (OffsetFixed1104_mm
						* 1000) >> 4;
 800929a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800929c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80092a0:	fb02 f303 	mul.w	r3, r2, r3
 80092a4:	091b      	lsrs	r3, r3, #4
					OffsetMicroMeters = (OffsetFixed1104_mm
 80092a6:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
					OffsetMicroMeters *= -1;
 80092aa:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 80092ae:	425b      	negs	r3, r3
 80092b0:	b29b      	uxth	r3, r3
 80092b2:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			}

			PALDevDataSet(Dev,
 80092b6:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	; 0x5a
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	60da      	str	r2, [r3, #12]
				Part2PartOffsetAdjustmentNVMMicroMeter,
				OffsetMicroMeters);
		}
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
 80092be:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 80092c2:	78fb      	ldrb	r3, [r7, #3]
 80092c4:	4313      	orrs	r3, r2
 80092c6:	b2db      	uxtb	r3, r3
 80092c8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 80092cc:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80092d6:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
}
 80092da:	4618      	mov	r0, r3
 80092dc:	3760      	adds	r7, #96	; 0x60
 80092de:	46bd      	mov	sp, r7
 80092e0:	bd80      	pop	{r7, pc}

080092e2 <VL53L0X_calc_macro_period_ps>:


uint32_t VL53L0X_calc_macro_period_ps(VL53L0X_DEV Dev, uint8_t vcsel_period_pclks)
{
 80092e2:	b480      	push	{r7}
 80092e4:	b087      	sub	sp, #28
 80092e6:	af00      	add	r7, sp, #0
 80092e8:	6078      	str	r0, [r7, #4]
 80092ea:	460b      	mov	r3, r1
 80092ec:	70fb      	strb	r3, [r7, #3]
	LOG_FUNCTION_START("");

	/* The above calculation will produce rounding errors,
	   therefore set fixed value
	*/
	PLL_period_ps = 1655;
 80092ee:	f240 6277 	movw	r2, #1655	; 0x677
 80092f2:	f04f 0300 	mov.w	r3, #0
 80092f6:	e9c7 2304 	strd	r2, r3, [r7, #16]

	macro_period_vclks = 2304;
 80092fa:	f44f 6310 	mov.w	r3, #2304	; 0x900
 80092fe:	60fb      	str	r3, [r7, #12]
	macro_period_ps = (uint32_t)(macro_period_vclks
			* vcsel_period_pclks * PLL_period_ps);
 8009300:	78fb      	ldrb	r3, [r7, #3]
 8009302:	68fa      	ldr	r2, [r7, #12]
 8009304:	fb02 f303 	mul.w	r3, r2, r3
	macro_period_ps = (uint32_t)(macro_period_vclks
 8009308:	693a      	ldr	r2, [r7, #16]
 800930a:	fb02 f303 	mul.w	r3, r2, r3
 800930e:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_END("");
	return macro_period_ps;
 8009310:	68bb      	ldr	r3, [r7, #8]
}
 8009312:	4618      	mov	r0, r3
 8009314:	371c      	adds	r7, #28
 8009316:	46bd      	mov	sp, r7
 8009318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800931c:	4770      	bx	lr

0800931e <VL53L0X_encode_timeout>:

uint16_t VL53L0X_encode_timeout(uint32_t timeout_macro_clks)
{
 800931e:	b480      	push	{r7}
 8009320:	b087      	sub	sp, #28
 8009322:	af00      	add	r7, sp, #0
 8009324:	6078      	str	r0, [r7, #4]
	/*!
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 8009326:	2300      	movs	r3, #0
 8009328:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 800932a:	2300      	movs	r3, #0
 800932c:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 800932e:	2300      	movs	r3, #0
 8009330:	81fb      	strh	r3, [r7, #14]

	if (timeout_macro_clks > 0) {
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	2b00      	cmp	r3, #0
 8009336:	d017      	beq.n	8009368 <VL53L0X_encode_timeout+0x4a>
		ls_byte = timeout_macro_clks - 1;
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	3b01      	subs	r3, #1
 800933c:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 800933e:	e005      	b.n	800934c <VL53L0X_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 8009340:	693b      	ldr	r3, [r7, #16]
 8009342:	085b      	lsrs	r3, r3, #1
 8009344:	613b      	str	r3, [r7, #16]
			ms_byte++;
 8009346:	89fb      	ldrh	r3, [r7, #14]
 8009348:	3301      	adds	r3, #1
 800934a:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 800934c:	693b      	ldr	r3, [r7, #16]
 800934e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8009352:	2b00      	cmp	r3, #0
 8009354:	d1f4      	bne.n	8009340 <VL53L0X_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 8009356:	89fb      	ldrh	r3, [r7, #14]
 8009358:	021b      	lsls	r3, r3, #8
 800935a:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 800935c:	693b      	ldr	r3, [r7, #16]
 800935e:	b29b      	uxth	r3, r3
 8009360:	b2db      	uxtb	r3, r3
 8009362:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 8009364:	4413      	add	r3, r2
 8009366:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 8009368:	8afb      	ldrh	r3, [r7, #22]

}
 800936a:	4618      	mov	r0, r3
 800936c:	371c      	adds	r7, #28
 800936e:	46bd      	mov	sp, r7
 8009370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009374:	4770      	bx	lr

08009376 <VL53L0X_decode_timeout>:

uint32_t VL53L0X_decode_timeout(uint16_t encoded_timeout)
{
 8009376:	b480      	push	{r7}
 8009378:	b085      	sub	sp, #20
 800937a:	af00      	add	r7, sp, #0
 800937c:	4603      	mov	r3, r0
 800937e:	80fb      	strh	r3, [r7, #6]
	/*!
	 * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 8009380:	2300      	movs	r3, #0
 8009382:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8009384:	88fb      	ldrh	r3, [r7, #6]
 8009386:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 8009388:	88fa      	ldrh	r2, [r7, #6]
 800938a:	0a12      	lsrs	r2, r2, #8
 800938c:	b292      	uxth	r2, r2
 800938e:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8009390:	3301      	adds	r3, #1
 8009392:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 8009394:	68fb      	ldr	r3, [r7, #12]
}
 8009396:	4618      	mov	r0, r3
 8009398:	3714      	adds	r7, #20
 800939a:	46bd      	mov	sp, r7
 800939c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a0:	4770      	bx	lr
	...

080093a4 <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev,
		uint32_t timeout_period_us,
		uint8_t vcsel_period_pclks)
{
 80093a4:	b580      	push	{r7, lr}
 80093a6:	b088      	sub	sp, #32
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	60f8      	str	r0, [r7, #12]
 80093ac:	60b9      	str	r1, [r7, #8]
 80093ae:	4613      	mov	r3, r2
 80093b0:	71fb      	strb	r3, [r7, #7]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t timeout_period_mclks = 0;
 80093b2:	2300      	movs	r3, #0
 80093b4:	61fb      	str	r3, [r7, #28]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 80093b6:	79fb      	ldrb	r3, [r7, #7]
 80093b8:	4619      	mov	r1, r3
 80093ba:	68f8      	ldr	r0, [r7, #12]
 80093bc:	f7ff ff91 	bl	80092e2 <VL53L0X_calc_macro_period_ps>
 80093c0:	61b8      	str	r0, [r7, #24]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 80093c2:	69bb      	ldr	r3, [r7, #24]
 80093c4:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80093c8:	4a0a      	ldr	r2, [pc, #40]	; (80093f4 <VL53L0X_calc_timeout_mclks+0x50>)
 80093ca:	fba2 2303 	umull	r2, r3, r2, r3
 80093ce:	099b      	lsrs	r3, r3, #6
 80093d0:	617b      	str	r3, [r7, #20]

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
 80093d2:	68bb      	ldr	r3, [r7, #8]
 80093d4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80093d8:	fb02 f203 	mul.w	r2, r2, r3
		+ (macro_period_ns / 2)) / macro_period_ns);
 80093dc:	697b      	ldr	r3, [r7, #20]
 80093de:	085b      	lsrs	r3, r3, #1
 80093e0:	441a      	add	r2, r3
	timeout_period_mclks =
 80093e2:	697b      	ldr	r3, [r7, #20]
 80093e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80093e8:	61fb      	str	r3, [r7, #28]

	return timeout_period_mclks;
 80093ea:	69fb      	ldr	r3, [r7, #28]
}
 80093ec:	4618      	mov	r0, r3
 80093ee:	3720      	adds	r7, #32
 80093f0:	46bd      	mov	sp, r7
 80093f2:	bd80      	pop	{r7, pc}
 80093f4:	10624dd3 	.word	0x10624dd3

080093f8 <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev,
		uint16_t timeout_period_mclks,
		uint8_t vcsel_period_pclks)
{
 80093f8:	b580      	push	{r7, lr}
 80093fa:	b086      	sub	sp, #24
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	6078      	str	r0, [r7, #4]
 8009400:	460b      	mov	r3, r1
 8009402:	807b      	strh	r3, [r7, #2]
 8009404:	4613      	mov	r3, r2
 8009406:	707b      	strb	r3, [r7, #1]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;
 8009408:	2300      	movs	r3, #0
 800940a:	617b      	str	r3, [r7, #20]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 800940c:	787b      	ldrb	r3, [r7, #1]
 800940e:	4619      	mov	r1, r3
 8009410:	6878      	ldr	r0, [r7, #4]
 8009412:	f7ff ff66 	bl	80092e2 <VL53L0X_calc_macro_period_ps>
 8009416:	6138      	str	r0, [r7, #16]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 8009418:	693b      	ldr	r3, [r7, #16]
 800941a:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800941e:	4a0b      	ldr	r2, [pc, #44]	; (800944c <VL53L0X_calc_timeout_us+0x54>)
 8009420:	fba2 2303 	umull	r2, r3, r2, r3
 8009424:	099b      	lsrs	r3, r3, #6
 8009426:	60fb      	str	r3, [r7, #12]

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns)
 8009428:	887b      	ldrh	r3, [r7, #2]
 800942a:	68fa      	ldr	r2, [r7, #12]
 800942c:	fb02 f203 	mul.w	r2, r2, r3
		+ (macro_period_ns / 2)) / 1000;
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	085b      	lsrs	r3, r3, #1
 8009434:	4413      	add	r3, r2
	actual_timeout_period_us =
 8009436:	4a05      	ldr	r2, [pc, #20]	; (800944c <VL53L0X_calc_timeout_us+0x54>)
 8009438:	fba2 2303 	umull	r2, r3, r2, r3
 800943c:	099b      	lsrs	r3, r3, #6
 800943e:	617b      	str	r3, [r7, #20]

	return actual_timeout_period_us;
 8009440:	697b      	ldr	r3, [r7, #20]
}
 8009442:	4618      	mov	r0, r3
 8009444:	3718      	adds	r7, #24
 8009446:	46bd      	mov	sp, r7
 8009448:	bd80      	pop	{r7, pc}
 800944a:	bf00      	nop
 800944c:	10624dd3 	.word	0x10624dd3

08009450 <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 8009450:	b580      	push	{r7, lr}
 8009452:	b08c      	sub	sp, #48	; 0x30
 8009454:	af00      	add	r7, sp, #0
 8009456:	60f8      	str	r0, [r7, #12]
 8009458:	460b      	mov	r3, r1
 800945a:	607a      	str	r2, [r7, #4]
 800945c:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800945e:	2300      	movs	r3, #0
 8009460:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
 8009464:	2300      	movs	r3, #0
 8009466:	f887 3020 	strb.w	r3, [r7, #32]
	uint32_t TimeoutMicroSeconds = 0;
 800946a:	2300      	movs	r3, #0
 800946c:	62bb      	str	r3, [r7, #40]	; 0x28
	uint16_t PreRangeEncodedTimeOut = 0;
 800946e:	2300      	movs	r3, #0
 8009470:	83fb      	strh	r3, [r7, #30]
	uint16_t MsrcTimeOutMClks;
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
 8009472:	2300      	movs	r3, #0
 8009474:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 8009476:	7afb      	ldrb	r3, [r7, #11]
 8009478:	2b00      	cmp	r3, #0
 800947a:	d005      	beq.n	8009488 <get_sequence_step_timeout+0x38>
 800947c:	7afb      	ldrb	r3, [r7, #11]
 800947e:	2b01      	cmp	r3, #1
 8009480:	d002      	beq.n	8009488 <get_sequence_step_timeout+0x38>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 8009482:	7afb      	ldrb	r3, [r7, #11]
 8009484:	2b02      	cmp	r3, #2
 8009486:	d128      	bne.n	80094da <get_sequence_step_timeout+0x8a>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8009488:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800948c:	461a      	mov	r2, r3
 800948e:	2100      	movs	r1, #0
 8009490:	68f8      	ldr	r0, [r7, #12]
 8009492:	f7fd fa73 	bl	800697c <VL53L0X_GetVcselPulsePeriod>
 8009496:	4603      	mov	r3, r0
 8009498:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		if (Status == VL53L0X_ERROR_NONE) {
 800949c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d109      	bne.n	80094b8 <get_sequence_step_timeout+0x68>
			Status = VL53L0X_RdByte(Dev,
 80094a4:	f107 0320 	add.w	r3, r7, #32
 80094a8:	461a      	mov	r2, r3
 80094aa:	2146      	movs	r1, #70	; 0x46
 80094ac:	68f8      	ldr	r0, [r7, #12]
 80094ae:	f001 fd2c 	bl	800af0a <VL53L0X_RdByte>
 80094b2:	4603      	mov	r3, r0
 80094b4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
					&EncodedTimeOutByte);
		}
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 80094b8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80094bc:	b29b      	uxth	r3, r3
 80094be:	4618      	mov	r0, r3
 80094c0:	f7ff ff59 	bl	8009376 <VL53L0X_decode_timeout>
 80094c4:	4603      	mov	r3, r0
 80094c6:	847b      	strh	r3, [r7, #34]	; 0x22

		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 80094c8:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 80094cc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80094ce:	4619      	mov	r1, r3
 80094d0:	68f8      	ldr	r0, [r7, #12]
 80094d2:	f7ff ff91 	bl	80093f8 <VL53L0X_calc_timeout_us>
 80094d6:	62b8      	str	r0, [r7, #40]	; 0x28
 80094d8:	e092      	b.n	8009600 <get_sequence_step_timeout+0x1b0>
						MsrcTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 80094da:	7afb      	ldrb	r3, [r7, #11]
 80094dc:	2b03      	cmp	r3, #3
 80094de:	d135      	bne.n	800954c <get_sequence_step_timeout+0xfc>
		/* Retrieve PRE-RANGE VCSEL Period */
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 80094e0:	f107 0321 	add.w	r3, r7, #33	; 0x21
 80094e4:	461a      	mov	r2, r3
 80094e6:	2100      	movs	r1, #0
 80094e8:	68f8      	ldr	r0, [r7, #12]
 80094ea:	f7fd fa47 	bl	800697c <VL53L0X_GetVcselPulsePeriod>
 80094ee:	4603      	mov	r3, r0
 80094f0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);

		/* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 80094f4:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	f040 8081 	bne.w	8009600 <get_sequence_step_timeout+0x1b0>

			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 80094fe:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8009502:	461a      	mov	r2, r3
 8009504:	2100      	movs	r1, #0
 8009506:	68f8      	ldr	r0, [r7, #12]
 8009508:	f7fd fa38 	bl	800697c <VL53L0X_GetVcselPulsePeriod>
 800950c:	4603      	mov	r3, r0
 800950e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

			if (Status == VL53L0X_ERROR_NONE) {
 8009512:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8009516:	2b00      	cmp	r3, #0
 8009518:	d109      	bne.n	800952e <get_sequence_step_timeout+0xde>
				Status = VL53L0X_RdWord(Dev,
 800951a:	f107 031e 	add.w	r3, r7, #30
 800951e:	461a      	mov	r2, r3
 8009520:	2151      	movs	r1, #81	; 0x51
 8009522:	68f8      	ldr	r0, [r7, #12]
 8009524:	f001 fd78 	bl	800b018 <VL53L0X_RdWord>
 8009528:	4603      	mov	r3, r0
 800952a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
			}

			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 800952e:	8bfb      	ldrh	r3, [r7, #30]
 8009530:	4618      	mov	r0, r3
 8009532:	f7ff ff20 	bl	8009376 <VL53L0X_decode_timeout>
 8009536:	4603      	mov	r3, r0
 8009538:	84fb      	strh	r3, [r7, #38]	; 0x26
					PreRangeEncodedTimeOut);

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800953a:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800953e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8009540:	4619      	mov	r1, r3
 8009542:	68f8      	ldr	r0, [r7, #12]
 8009544:	f7ff ff58 	bl	80093f8 <VL53L0X_calc_timeout_us>
 8009548:	62b8      	str	r0, [r7, #40]	; 0x28
 800954a:	e059      	b.n	8009600 <get_sequence_step_timeout+0x1b0>
					PreRangeTimeOutMClks,
					CurrentVCSELPulsePeriodPClk);
		}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 800954c:	7afb      	ldrb	r3, [r7, #11]
 800954e:	2b04      	cmp	r3, #4
 8009550:	d156      	bne.n	8009600 <get_sequence_step_timeout+0x1b0>

		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8009552:	f107 0314 	add.w	r3, r7, #20
 8009556:	4619      	mov	r1, r3
 8009558:	68f8      	ldr	r0, [r7, #12]
 800955a:	f7fd fb1b 	bl	8006b94 <VL53L0X_GetSequenceStepEnables>
		PreRangeTimeOutMClks = 0;
 800955e:	2300      	movs	r3, #0
 8009560:	84fb      	strh	r3, [r7, #38]	; 0x26

		if (SchedulerSequenceSteps.PreRangeOn) {
 8009562:	7dfb      	ldrb	r3, [r7, #23]
 8009564:	2b00      	cmp	r3, #0
 8009566:	d01d      	beq.n	80095a4 <get_sequence_step_timeout+0x154>
			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8009568:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800956c:	461a      	mov	r2, r3
 800956e:	2100      	movs	r1, #0
 8009570:	68f8      	ldr	r0, [r7, #12]
 8009572:	f7fd fa03 	bl	800697c <VL53L0X_GetVcselPulsePeriod>
 8009576:	4603      	mov	r3, r0
 8009578:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_VCSEL_PERIOD_PRE_RANGE,
				&CurrentVCSELPulsePeriodPClk);

			/* Retrieve PRE-RANGE Timeout in Macro periods
			 * (MCLKS) */
			if (Status == VL53L0X_ERROR_NONE) {
 800957c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8009580:	2b00      	cmp	r3, #0
 8009582:	d10f      	bne.n	80095a4 <get_sequence_step_timeout+0x154>
				Status = VL53L0X_RdWord(Dev,
 8009584:	f107 031e 	add.w	r3, r7, #30
 8009588:	461a      	mov	r2, r3
 800958a:	2151      	movs	r1, #81	; 0x51
 800958c:	68f8      	ldr	r0, [r7, #12]
 800958e:	f001 fd43 	bl	800b018 <VL53L0X_RdWord>
 8009592:	4603      	mov	r3, r0
 8009594:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 8009598:	8bfb      	ldrh	r3, [r7, #30]
 800959a:	4618      	mov	r0, r3
 800959c:	f7ff feeb 	bl	8009376 <VL53L0X_decode_timeout>
 80095a0:	4603      	mov	r3, r0
 80095a2:	84fb      	strh	r3, [r7, #38]	; 0x26
						PreRangeEncodedTimeOut);
			}
		}

		if (Status == VL53L0X_ERROR_NONE) {
 80095a4:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d109      	bne.n	80095c0 <get_sequence_step_timeout+0x170>
			/* Retrieve FINAL-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 80095ac:	f107 0321 	add.w	r3, r7, #33	; 0x21
 80095b0:	461a      	mov	r2, r3
 80095b2:	2101      	movs	r1, #1
 80095b4:	68f8      	ldr	r0, [r7, #12]
 80095b6:	f7fd f9e1 	bl	800697c <VL53L0X_GetVcselPulsePeriod>
 80095ba:	4603      	mov	r3, r0
 80095bc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		}

		/* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 80095c0:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d10f      	bne.n	80095e8 <get_sequence_step_timeout+0x198>
			Status = VL53L0X_RdWord(Dev,
 80095c8:	f107 031c 	add.w	r3, r7, #28
 80095cc:	461a      	mov	r2, r3
 80095ce:	2171      	movs	r1, #113	; 0x71
 80095d0:	68f8      	ldr	r0, [r7, #12]
 80095d2:	f001 fd21 	bl	800b018 <VL53L0X_RdWord>
 80095d6:	4603      	mov	r3, r0
 80095d8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&FinalRangeEncodedTimeOut);
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 80095dc:	8bbb      	ldrh	r3, [r7, #28]
 80095de:	4618      	mov	r0, r3
 80095e0:	f7ff fec9 	bl	8009376 <VL53L0X_decode_timeout>
 80095e4:	4603      	mov	r3, r0
 80095e6:	84bb      	strh	r3, [r7, #36]	; 0x24
					FinalRangeEncodedTimeOut);
		}

		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 80095e8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80095ea:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80095ec:	1ad3      	subs	r3, r2, r3
 80095ee:	84bb      	strh	r3, [r7, #36]	; 0x24
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 80095f0:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 80095f4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80095f6:	4619      	mov	r1, r3
 80095f8:	68f8      	ldr	r0, [r7, #12]
 80095fa:	f7ff fefd 	bl	80093f8 <VL53L0X_calc_timeout_us>
 80095fe:	62b8      	str	r0, [r7, #40]	; 0x28
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009604:	601a      	str	r2, [r3, #0]

	return Status;
 8009606:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800960a:	4618      	mov	r0, r3
 800960c:	3730      	adds	r7, #48	; 0x30
 800960e:	46bd      	mov	sp, r7
 8009610:	bd80      	pop	{r7, pc}

08009612 <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 8009612:	b580      	push	{r7, lr}
 8009614:	b08a      	sub	sp, #40	; 0x28
 8009616:	af00      	add	r7, sp, #0
 8009618:	60f8      	str	r0, [r7, #12]
 800961a:	460b      	mov	r3, r1
 800961c:	607a      	str	r2, [r7, #4]
 800961e:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009620:	2300      	movs	r3, #0
 8009622:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint16_t MsrcRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 8009626:	7afb      	ldrb	r3, [r7, #11]
 8009628:	2b00      	cmp	r3, #0
 800962a:	d005      	beq.n	8009638 <set_sequence_step_timeout+0x26>
 800962c:	7afb      	ldrb	r3, [r7, #11]
 800962e:	2b01      	cmp	r3, #1
 8009630:	d002      	beq.n	8009638 <set_sequence_step_timeout+0x26>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 8009632:	7afb      	ldrb	r3, [r7, #11]
 8009634:	2b02      	cmp	r3, #2
 8009636:	d138      	bne.n	80096aa <set_sequence_step_timeout+0x98>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8009638:	f107 031d 	add.w	r3, r7, #29
 800963c:	461a      	mov	r2, r3
 800963e:	2100      	movs	r1, #0
 8009640:	68f8      	ldr	r0, [r7, #12]
 8009642:	f7fd f99b 	bl	800697c <VL53L0X_GetVcselPulsePeriod>
 8009646:	4603      	mov	r3, r0
 8009648:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

		if (Status == VL53L0X_ERROR_NONE) {
 800964c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009650:	2b00      	cmp	r3, #0
 8009652:	d11a      	bne.n	800968a <set_sequence_step_timeout+0x78>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 8009654:	7f7b      	ldrb	r3, [r7, #29]
 8009656:	461a      	mov	r2, r3
 8009658:	6879      	ldr	r1, [r7, #4]
 800965a:	68f8      	ldr	r0, [r7, #12]
 800965c:	f7ff fea2 	bl	80093a4 <VL53L0X_calc_timeout_mclks>
 8009660:	4603      	mov	r3, r0
 8009662:	83fb      	strh	r3, [r7, #30]
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);

			if (MsrcRangeTimeOutMClks > 256)
 8009664:	8bfb      	ldrh	r3, [r7, #30]
 8009666:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800966a:	d903      	bls.n	8009674 <set_sequence_step_timeout+0x62>
				MsrcEncodedTimeOut = 255;
 800966c:	23ff      	movs	r3, #255	; 0xff
 800966e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8009672:	e004      	b.n	800967e <set_sequence_step_timeout+0x6c>
			else
				MsrcEncodedTimeOut =
					(uint8_t)MsrcRangeTimeOutMClks - 1;
 8009674:	8bfb      	ldrh	r3, [r7, #30]
 8009676:	b2db      	uxtb	r3, r3
				MsrcEncodedTimeOut =
 8009678:	3b01      	subs	r3, #1
 800967a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800967e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009682:	b29a      	uxth	r2, r3
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
				LastEncodedTimeout,
				MsrcEncodedTimeOut);
		}

		if (Status == VL53L0X_ERROR_NONE) {
 800968a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800968e:	2b00      	cmp	r3, #0
 8009690:	f040 80ad 	bne.w	80097ee <set_sequence_step_timeout+0x1dc>
			Status = VL53L0X_WrByte(Dev,
 8009694:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009698:	461a      	mov	r2, r3
 800969a:	2146      	movs	r1, #70	; 0x46
 800969c:	68f8      	ldr	r0, [r7, #12]
 800969e:	f001 fd2f 	bl	800b100 <VL53L0X_WrByte>
 80096a2:	4603      	mov	r3, r0
 80096a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (Status == VL53L0X_ERROR_NONE) {
 80096a8:	e0a1      	b.n	80097ee <set_sequence_step_timeout+0x1dc>
				VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
				MsrcEncodedTimeOut);
		}
	} else {

		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 80096aa:	7afb      	ldrb	r3, [r7, #11]
 80096ac:	2b03      	cmp	r3, #3
 80096ae:	d135      	bne.n	800971c <set_sequence_step_timeout+0x10a>

			if (Status == VL53L0X_ERROR_NONE) {
 80096b0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d11b      	bne.n	80096f0 <set_sequence_step_timeout+0xde>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 80096b8:	f107 031d 	add.w	r3, r7, #29
 80096bc:	461a      	mov	r2, r3
 80096be:	2100      	movs	r1, #0
 80096c0:	68f8      	ldr	r0, [r7, #12]
 80096c2:	f7fd f95b 	bl	800697c <VL53L0X_GetVcselPulsePeriod>
 80096c6:	4603      	mov	r3, r0
 80096c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);
				PreRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 80096cc:	7f7b      	ldrb	r3, [r7, #29]
 80096ce:	461a      	mov	r2, r3
 80096d0:	6879      	ldr	r1, [r7, #4]
 80096d2:	68f8      	ldr	r0, [r7, #12]
 80096d4:	f7ff fe66 	bl	80093a4 <VL53L0X_calc_timeout_mclks>
 80096d8:	4603      	mov	r3, r0
				PreRangeTimeOutMClks =
 80096da:	84bb      	strh	r3, [r7, #36]	; 0x24
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 80096dc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80096de:	4618      	mov	r0, r3
 80096e0:	f7ff fe1d 	bl	800931e <VL53L0X_encode_timeout>
 80096e4:	4603      	mov	r3, r0
 80096e6:	837b      	strh	r3, [r7, #26]
					PreRangeTimeOutMClks);

				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80096e8:	8b7a      	ldrh	r2, [r7, #26]
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
					LastEncodedTimeout,
					PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 80096f0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d108      	bne.n	800970a <set_sequence_step_timeout+0xf8>
				Status = VL53L0X_WrWord(Dev,
 80096f8:	8b7b      	ldrh	r3, [r7, #26]
 80096fa:	461a      	mov	r2, r3
 80096fc:	2151      	movs	r1, #81	; 0x51
 80096fe:	68f8      	ldr	r0, [r7, #12]
 8009700:	f001 fd22 	bl	800b148 <VL53L0X_WrWord>
 8009704:	4603      	mov	r3, r0
 8009706:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 800970a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800970e:	2b00      	cmp	r3, #0
 8009710:	d16d      	bne.n	80097ee <set_sequence_step_timeout+0x1dc>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	687a      	ldr	r2, [r7, #4]
 8009716:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
 800971a:	e068      	b.n	80097ee <set_sequence_step_timeout+0x1dc>
					Dev,
					PreRangeTimeoutMicroSecs,
					TimeOutMicroSecs);
			}
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 800971c:	7afb      	ldrb	r3, [r7, #11]
 800971e:	2b04      	cmp	r3, #4
 8009720:	d162      	bne.n	80097e8 <set_sequence_step_timeout+0x1d6>
			 * must be added. To do this both final and pre-range
			 * timeouts must be expressed in macro periods MClks
			 * because they have different vcsel periods.
			 */

			VL53L0X_GetSequenceStepEnables(Dev,
 8009722:	f107 0314 	add.w	r3, r7, #20
 8009726:	4619      	mov	r1, r3
 8009728:	68f8      	ldr	r0, [r7, #12]
 800972a:	f7fd fa33 	bl	8006b94 <VL53L0X_GetSequenceStepEnables>
					&SchedulerSequenceSteps);
			PreRangeTimeOutMClks = 0;
 800972e:	2300      	movs	r3, #0
 8009730:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (SchedulerSequenceSteps.PreRangeOn) {
 8009732:	7dfb      	ldrb	r3, [r7, #23]
 8009734:	2b00      	cmp	r3, #0
 8009736:	d01d      	beq.n	8009774 <set_sequence_step_timeout+0x162>

				/* Retrieve PRE-RANGE VCSEL Period */
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8009738:	f107 031d 	add.w	r3, r7, #29
 800973c:	461a      	mov	r2, r3
 800973e:	2100      	movs	r1, #0
 8009740:	68f8      	ldr	r0, [r7, #12]
 8009742:	f7fd f91b 	bl	800697c <VL53L0X_GetVcselPulsePeriod>
 8009746:	4603      	mov	r3, r0
 8009748:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

				/* Retrieve PRE-RANGE Timeout in Macro periods
				 * (MCLKS) */
				if (Status == VL53L0X_ERROR_NONE) {
 800974c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009750:	2b00      	cmp	r3, #0
 8009752:	d10f      	bne.n	8009774 <set_sequence_step_timeout+0x162>
					Status = VL53L0X_RdWord(Dev, 0x51,
 8009754:	f107 031a 	add.w	r3, r7, #26
 8009758:	461a      	mov	r2, r3
 800975a:	2151      	movs	r1, #81	; 0x51
 800975c:	68f8      	ldr	r0, [r7, #12]
 800975e:	f001 fc5b 	bl	800b018 <VL53L0X_RdWord>
 8009762:	4603      	mov	r3, r0
 8009764:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						&PreRangeEncodedTimeOut);
					PreRangeTimeOutMClks =
						VL53L0X_decode_timeout(
 8009768:	8b7b      	ldrh	r3, [r7, #26]
 800976a:	4618      	mov	r0, r3
 800976c:	f7ff fe03 	bl	8009376 <VL53L0X_decode_timeout>
 8009770:	4603      	mov	r3, r0
					PreRangeTimeOutMClks =
 8009772:	84bb      	strh	r3, [r7, #36]	; 0x24
			}

			/* Calculate FINAL RANGE Timeout in Macro Periods
			 * (MCLKS) and add PRE-RANGE value
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 8009774:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009778:	2b00      	cmp	r3, #0
 800977a:	d109      	bne.n	8009790 <set_sequence_step_timeout+0x17e>

				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800977c:	f107 031d 	add.w	r3, r7, #29
 8009780:	461a      	mov	r2, r3
 8009782:	2101      	movs	r1, #1
 8009784:	68f8      	ldr	r0, [r7, #12]
 8009786:	f7fd f8f9 	bl	800697c <VL53L0X_GetVcselPulsePeriod>
 800978a:	4603      	mov	r3, r0
 800978c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
						&CurrentVCSELPulsePeriodPClk);
			}
			if (Status == VL53L0X_ERROR_NONE) {
 8009790:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009794:	2b00      	cmp	r3, #0
 8009796:	d12a      	bne.n	80097ee <set_sequence_step_timeout+0x1dc>

				FinalRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 8009798:	7f7b      	ldrb	r3, [r7, #29]
 800979a:	461a      	mov	r2, r3
 800979c:	6879      	ldr	r1, [r7, #4]
 800979e:	68f8      	ldr	r0, [r7, #12]
 80097a0:	f7ff fe00 	bl	80093a4 <VL53L0X_calc_timeout_mclks>
 80097a4:	4603      	mov	r3, r0
				FinalRangeTimeOutMClks =
 80097a6:	847b      	strh	r3, [r7, #34]	; 0x22
					TimeOutMicroSecs,
					(uint8_t) CurrentVCSELPulsePeriodPClk);

				FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 80097a8:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80097aa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80097ac:	4413      	add	r3, r2
 80097ae:	847b      	strh	r3, [r7, #34]	; 0x22

				FinalRangeEncodedTimeOut =
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
 80097b0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80097b2:	4618      	mov	r0, r3
 80097b4:	f7ff fdb3 	bl	800931e <VL53L0X_encode_timeout>
 80097b8:	4603      	mov	r3, r0
 80097ba:	843b      	strh	r3, [r7, #32]

				if (Status == VL53L0X_ERROR_NONE) {
 80097bc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d108      	bne.n	80097d6 <set_sequence_step_timeout+0x1c4>
					Status = VL53L0X_WrWord(Dev, 0x71,
 80097c4:	8c3b      	ldrh	r3, [r7, #32]
 80097c6:	461a      	mov	r2, r3
 80097c8:	2171      	movs	r1, #113	; 0x71
 80097ca:	68f8      	ldr	r0, [r7, #12]
 80097cc:	f001 fcbc 	bl	800b148 <VL53L0X_WrWord>
 80097d0:	4603      	mov	r3, r0
 80097d2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					FinalRangeEncodedTimeOut);
				}

				if (Status == VL53L0X_ERROR_NONE) {
 80097d6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d107      	bne.n	80097ee <set_sequence_step_timeout+0x1dc>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	687a      	ldr	r2, [r7, #4]
 80097e2:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
 80097e6:	e002      	b.n	80097ee <set_sequence_step_timeout+0x1dc>
						FinalRangeTimeoutMicroSecs,
						TimeOutMicroSecs);
				}
			}
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 80097e8:	23fc      	movs	r3, #252	; 0xfc
 80097ea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	}
	return Status;
 80097ee:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80097f2:	4618      	mov	r0, r3
 80097f4:	3728      	adds	r7, #40	; 0x28
 80097f6:	46bd      	mov	sp, r7
 80097f8:	bd80      	pop	{r7, pc}

080097fa <VL53L0X_set_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_set_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 80097fa:	b580      	push	{r7, lr}
 80097fc:	b08a      	sub	sp, #40	; 0x28
 80097fe:	af00      	add	r7, sp, #0
 8009800:	6078      	str	r0, [r7, #4]
 8009802:	460b      	mov	r3, r1
 8009804:	70fb      	strb	r3, [r7, #3]
 8009806:	4613      	mov	r3, r2
 8009808:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800980a:	2300      	movs	r3, #0
 800980c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t vcsel_period_reg;
	uint8_t MinPreVcselPeriodPCLK = 12;
 8009810:	230c      	movs	r3, #12
 8009812:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t MaxPreVcselPeriodPCLK = 18;
 8009816:	2312      	movs	r3, #18
 8009818:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	uint8_t MinFinalVcselPeriodPCLK = 8;
 800981c:	2308      	movs	r3, #8
 800981e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	uint8_t MaxFinalVcselPeriodPCLK = 14;
 8009822:	230e      	movs	r3, #14
 8009824:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t MeasurementTimingBudgetMicroSeconds;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t PreRangeTimeoutMicroSeconds;
	uint32_t MsrcTimeoutMicroSeconds;
	uint8_t PhaseCalInt = 0;
 8009828:	2300      	movs	r3, #0
 800982a:	73fb      	strb	r3, [r7, #15]

	/* Check if valid clock period requested */

	if ((VCSELPulsePeriodPCLK % 2) != 0) {
 800982c:	78bb      	ldrb	r3, [r7, #2]
 800982e:	f003 0301 	and.w	r3, r3, #1
 8009832:	b2db      	uxtb	r3, r3
 8009834:	2b00      	cmp	r3, #0
 8009836:	d003      	beq.n	8009840 <VL53L0X_set_vcsel_pulse_period+0x46>
		/* Value must be an even number */
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009838:	23fc      	movs	r3, #252	; 0xfc
 800983a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800983e:	e020      	b.n	8009882 <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE &&
 8009840:	78fb      	ldrb	r3, [r7, #3]
 8009842:	2b00      	cmp	r3, #0
 8009844:	d10d      	bne.n	8009862 <VL53L0X_set_vcsel_pulse_period+0x68>
 8009846:	78ba      	ldrb	r2, [r7, #2]
 8009848:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800984c:	429a      	cmp	r2, r3
 800984e:	d304      	bcc.n	800985a <VL53L0X_set_vcsel_pulse_period+0x60>
		(VCSELPulsePeriodPCLK < MinPreVcselPeriodPCLK ||
 8009850:	78ba      	ldrb	r2, [r7, #2]
 8009852:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8009856:	429a      	cmp	r2, r3
 8009858:	d903      	bls.n	8009862 <VL53L0X_set_vcsel_pulse_period+0x68>
		VCSELPulsePeriodPCLK > MaxPreVcselPeriodPCLK)) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800985a:	23fc      	movs	r3, #252	; 0xfc
 800985c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009860:	e00f      	b.n	8009882 <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE &&
 8009862:	78fb      	ldrb	r3, [r7, #3]
 8009864:	2b01      	cmp	r3, #1
 8009866:	d10c      	bne.n	8009882 <VL53L0X_set_vcsel_pulse_period+0x88>
 8009868:	78ba      	ldrb	r2, [r7, #2]
 800986a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800986e:	429a      	cmp	r2, r3
 8009870:	d304      	bcc.n	800987c <VL53L0X_set_vcsel_pulse_period+0x82>
		(VCSELPulsePeriodPCLK < MinFinalVcselPeriodPCLK ||
 8009872:	78ba      	ldrb	r2, [r7, #2]
 8009874:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009878:	429a      	cmp	r2, r3
 800987a:	d902      	bls.n	8009882 <VL53L0X_set_vcsel_pulse_period+0x88>
		 VCSELPulsePeriodPCLK > MaxFinalVcselPeriodPCLK)) {

		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800987c:	23fc      	movs	r3, #252	; 0xfc
 800987e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	/* Apply specific settings for the requested clock period */

	if (Status != VL53L0X_ERROR_NONE)
 8009882:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009886:	2b00      	cmp	r3, #0
 8009888:	d002      	beq.n	8009890 <VL53L0X_set_vcsel_pulse_period+0x96>
		return Status;
 800988a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800988e:	e239      	b.n	8009d04 <VL53L0X_set_vcsel_pulse_period+0x50a>


	if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE) {
 8009890:	78fb      	ldrb	r3, [r7, #3]
 8009892:	2b00      	cmp	r3, #0
 8009894:	d150      	bne.n	8009938 <VL53L0X_set_vcsel_pulse_period+0x13e>

		/* Set phase check limits */
		if (VCSELPulsePeriodPCLK == 12) {
 8009896:	78bb      	ldrb	r3, [r7, #2]
 8009898:	2b0c      	cmp	r3, #12
 800989a:	d110      	bne.n	80098be <VL53L0X_set_vcsel_pulse_period+0xc4>

			Status = VL53L0X_WrByte(Dev,
 800989c:	2218      	movs	r2, #24
 800989e:	2157      	movs	r1, #87	; 0x57
 80098a0:	6878      	ldr	r0, [r7, #4]
 80098a2:	f001 fc2d 	bl	800b100 <VL53L0X_WrByte>
 80098a6:	4603      	mov	r3, r0
 80098a8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x18);
			Status = VL53L0X_WrByte(Dev,
 80098ac:	2208      	movs	r2, #8
 80098ae:	2156      	movs	r1, #86	; 0x56
 80098b0:	6878      	ldr	r0, [r7, #4]
 80098b2:	f001 fc25 	bl	800b100 <VL53L0X_WrByte>
 80098b6:	4603      	mov	r3, r0
 80098b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80098bc:	e17f      	b.n	8009bbe <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 14) {
 80098be:	78bb      	ldrb	r3, [r7, #2]
 80098c0:	2b0e      	cmp	r3, #14
 80098c2:	d110      	bne.n	80098e6 <VL53L0X_set_vcsel_pulse_period+0xec>

			Status = VL53L0X_WrByte(Dev,
 80098c4:	2230      	movs	r2, #48	; 0x30
 80098c6:	2157      	movs	r1, #87	; 0x57
 80098c8:	6878      	ldr	r0, [r7, #4]
 80098ca:	f001 fc19 	bl	800b100 <VL53L0X_WrByte>
 80098ce:	4603      	mov	r3, r0
 80098d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x30);
			Status = VL53L0X_WrByte(Dev,
 80098d4:	2208      	movs	r2, #8
 80098d6:	2156      	movs	r1, #86	; 0x56
 80098d8:	6878      	ldr	r0, [r7, #4]
 80098da:	f001 fc11 	bl	800b100 <VL53L0X_WrByte>
 80098de:	4603      	mov	r3, r0
 80098e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80098e4:	e16b      	b.n	8009bbe <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 16) {
 80098e6:	78bb      	ldrb	r3, [r7, #2]
 80098e8:	2b10      	cmp	r3, #16
 80098ea:	d110      	bne.n	800990e <VL53L0X_set_vcsel_pulse_period+0x114>

			Status = VL53L0X_WrByte(Dev,
 80098ec:	2240      	movs	r2, #64	; 0x40
 80098ee:	2157      	movs	r1, #87	; 0x57
 80098f0:	6878      	ldr	r0, [r7, #4]
 80098f2:	f001 fc05 	bl	800b100 <VL53L0X_WrByte>
 80098f6:	4603      	mov	r3, r0
 80098f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x40);
			Status = VL53L0X_WrByte(Dev,
 80098fc:	2208      	movs	r2, #8
 80098fe:	2156      	movs	r1, #86	; 0x56
 8009900:	6878      	ldr	r0, [r7, #4]
 8009902:	f001 fbfd 	bl	800b100 <VL53L0X_WrByte>
 8009906:	4603      	mov	r3, r0
 8009908:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800990c:	e157      	b.n	8009bbe <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 18) {
 800990e:	78bb      	ldrb	r3, [r7, #2]
 8009910:	2b12      	cmp	r3, #18
 8009912:	f040 8154 	bne.w	8009bbe <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 8009916:	2250      	movs	r2, #80	; 0x50
 8009918:	2157      	movs	r1, #87	; 0x57
 800991a:	6878      	ldr	r0, [r7, #4]
 800991c:	f001 fbf0 	bl	800b100 <VL53L0X_WrByte>
 8009920:	4603      	mov	r3, r0
 8009922:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x50);
			Status = VL53L0X_WrByte(Dev,
 8009926:	2208      	movs	r2, #8
 8009928:	2156      	movs	r1, #86	; 0x56
 800992a:	6878      	ldr	r0, [r7, #4]
 800992c:	f001 fbe8 	bl	800b100 <VL53L0X_WrByte>
 8009930:	4603      	mov	r3, r0
 8009932:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009936:	e142      	b.n	8009bbe <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		}
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE) {
 8009938:	78fb      	ldrb	r3, [r7, #3]
 800993a:	2b01      	cmp	r3, #1
 800993c:	f040 813f 	bne.w	8009bbe <VL53L0X_set_vcsel_pulse_period+0x3c4>

		if (VCSELPulsePeriodPCLK == 8) {
 8009940:	78bb      	ldrb	r3, [r7, #2]
 8009942:	2b08      	cmp	r3, #8
 8009944:	d14c      	bne.n	80099e0 <VL53L0X_set_vcsel_pulse_period+0x1e6>

			Status = VL53L0X_WrByte(Dev,
 8009946:	2210      	movs	r2, #16
 8009948:	2148      	movs	r1, #72	; 0x48
 800994a:	6878      	ldr	r0, [r7, #4]
 800994c:	f001 fbd8 	bl	800b100 <VL53L0X_WrByte>
 8009950:	4603      	mov	r3, r0
 8009952:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x10);
			Status = VL53L0X_WrByte(Dev,
 8009956:	2208      	movs	r2, #8
 8009958:	2147      	movs	r1, #71	; 0x47
 800995a:	6878      	ldr	r0, [r7, #4]
 800995c:	f001 fbd0 	bl	800b100 <VL53L0X_WrByte>
 8009960:	4603      	mov	r3, r0
 8009962:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 8009966:	2202      	movs	r2, #2
 8009968:	2132      	movs	r1, #50	; 0x32
 800996a:	6878      	ldr	r0, [r7, #4]
 800996c:	f001 fbc8 	bl	800b100 <VL53L0X_WrByte>
 8009970:	4603      	mov	r3, r0
 8009972:	461a      	mov	r2, r3
 8009974:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009978:	4313      	orrs	r3, r2
 800997a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
			Status |= VL53L0X_WrByte(Dev,
 800997e:	220c      	movs	r2, #12
 8009980:	2130      	movs	r1, #48	; 0x30
 8009982:	6878      	ldr	r0, [r7, #4]
 8009984:	f001 fbbc 	bl	800b100 <VL53L0X_WrByte>
 8009988:	4603      	mov	r3, r0
 800998a:	461a      	mov	r2, r3
 800998c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009990:	4313      	orrs	r3, r2
 8009992:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8009996:	2201      	movs	r2, #1
 8009998:	21ff      	movs	r1, #255	; 0xff
 800999a:	6878      	ldr	r0, [r7, #4]
 800999c:	f001 fbb0 	bl	800b100 <VL53L0X_WrByte>
 80099a0:	4603      	mov	r3, r0
 80099a2:	461a      	mov	r2, r3
 80099a4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80099a8:	4313      	orrs	r3, r2
 80099aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 80099ae:	2230      	movs	r2, #48	; 0x30
 80099b0:	2130      	movs	r1, #48	; 0x30
 80099b2:	6878      	ldr	r0, [r7, #4]
 80099b4:	f001 fba4 	bl	800b100 <VL53L0X_WrByte>
 80099b8:	4603      	mov	r3, r0
 80099ba:	461a      	mov	r2, r3
 80099bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80099c0:	4313      	orrs	r3, r2
 80099c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x30);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 80099c6:	2200      	movs	r2, #0
 80099c8:	21ff      	movs	r1, #255	; 0xff
 80099ca:	6878      	ldr	r0, [r7, #4]
 80099cc:	f001 fb98 	bl	800b100 <VL53L0X_WrByte>
 80099d0:	4603      	mov	r3, r0
 80099d2:	461a      	mov	r2, r3
 80099d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80099d8:	4313      	orrs	r3, r2
 80099da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80099de:	e0ee      	b.n	8009bbe <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 10) {
 80099e0:	78bb      	ldrb	r3, [r7, #2]
 80099e2:	2b0a      	cmp	r3, #10
 80099e4:	d14c      	bne.n	8009a80 <VL53L0X_set_vcsel_pulse_period+0x286>

			Status = VL53L0X_WrByte(Dev,
 80099e6:	2228      	movs	r2, #40	; 0x28
 80099e8:	2148      	movs	r1, #72	; 0x48
 80099ea:	6878      	ldr	r0, [r7, #4]
 80099ec:	f001 fb88 	bl	800b100 <VL53L0X_WrByte>
 80099f0:	4603      	mov	r3, r0
 80099f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x28);
			Status = VL53L0X_WrByte(Dev,
 80099f6:	2208      	movs	r2, #8
 80099f8:	2147      	movs	r1, #71	; 0x47
 80099fa:	6878      	ldr	r0, [r7, #4]
 80099fc:	f001 fb80 	bl	800b100 <VL53L0X_WrByte>
 8009a00:	4603      	mov	r3, r0
 8009a02:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 8009a06:	2203      	movs	r2, #3
 8009a08:	2132      	movs	r1, #50	; 0x32
 8009a0a:	6878      	ldr	r0, [r7, #4]
 8009a0c:	f001 fb78 	bl	800b100 <VL53L0X_WrByte>
 8009a10:	4603      	mov	r3, r0
 8009a12:	461a      	mov	r2, r3
 8009a14:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009a18:	4313      	orrs	r3, r2
 8009a1a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 8009a1e:	2209      	movs	r2, #9
 8009a20:	2130      	movs	r1, #48	; 0x30
 8009a22:	6878      	ldr	r0, [r7, #4]
 8009a24:	f001 fb6c 	bl	800b100 <VL53L0X_WrByte>
 8009a28:	4603      	mov	r3, r0
 8009a2a:	461a      	mov	r2, r3
 8009a2c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009a30:	4313      	orrs	r3, r2
 8009a32:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8009a36:	2201      	movs	r2, #1
 8009a38:	21ff      	movs	r1, #255	; 0xff
 8009a3a:	6878      	ldr	r0, [r7, #4]
 8009a3c:	f001 fb60 	bl	800b100 <VL53L0X_WrByte>
 8009a40:	4603      	mov	r3, r0
 8009a42:	461a      	mov	r2, r3
 8009a44:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009a48:	4313      	orrs	r3, r2
 8009a4a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 8009a4e:	2220      	movs	r2, #32
 8009a50:	2130      	movs	r1, #48	; 0x30
 8009a52:	6878      	ldr	r0, [r7, #4]
 8009a54:	f001 fb54 	bl	800b100 <VL53L0X_WrByte>
 8009a58:	4603      	mov	r3, r0
 8009a5a:	461a      	mov	r2, r3
 8009a5c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009a60:	4313      	orrs	r3, r2
 8009a62:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8009a66:	2200      	movs	r2, #0
 8009a68:	21ff      	movs	r1, #255	; 0xff
 8009a6a:	6878      	ldr	r0, [r7, #4]
 8009a6c:	f001 fb48 	bl	800b100 <VL53L0X_WrByte>
 8009a70:	4603      	mov	r3, r0
 8009a72:	461a      	mov	r2, r3
 8009a74:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009a78:	4313      	orrs	r3, r2
 8009a7a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009a7e:	e09e      	b.n	8009bbe <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 12) {
 8009a80:	78bb      	ldrb	r3, [r7, #2]
 8009a82:	2b0c      	cmp	r3, #12
 8009a84:	d14c      	bne.n	8009b20 <VL53L0X_set_vcsel_pulse_period+0x326>

			Status = VL53L0X_WrByte(Dev,
 8009a86:	2238      	movs	r2, #56	; 0x38
 8009a88:	2148      	movs	r1, #72	; 0x48
 8009a8a:	6878      	ldr	r0, [r7, #4]
 8009a8c:	f001 fb38 	bl	800b100 <VL53L0X_WrByte>
 8009a90:	4603      	mov	r3, r0
 8009a92:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x38);
			Status = VL53L0X_WrByte(Dev,
 8009a96:	2208      	movs	r2, #8
 8009a98:	2147      	movs	r1, #71	; 0x47
 8009a9a:	6878      	ldr	r0, [r7, #4]
 8009a9c:	f001 fb30 	bl	800b100 <VL53L0X_WrByte>
 8009aa0:	4603      	mov	r3, r0
 8009aa2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 8009aa6:	2203      	movs	r2, #3
 8009aa8:	2132      	movs	r1, #50	; 0x32
 8009aaa:	6878      	ldr	r0, [r7, #4]
 8009aac:	f001 fb28 	bl	800b100 <VL53L0X_WrByte>
 8009ab0:	4603      	mov	r3, r0
 8009ab2:	461a      	mov	r2, r3
 8009ab4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009ab8:	4313      	orrs	r3, r2
 8009aba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 8009abe:	2208      	movs	r2, #8
 8009ac0:	2130      	movs	r1, #48	; 0x30
 8009ac2:	6878      	ldr	r0, [r7, #4]
 8009ac4:	f001 fb1c 	bl	800b100 <VL53L0X_WrByte>
 8009ac8:	4603      	mov	r3, r0
 8009aca:	461a      	mov	r2, r3
 8009acc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009ad0:	4313      	orrs	r3, r2
 8009ad2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8009ad6:	2201      	movs	r2, #1
 8009ad8:	21ff      	movs	r1, #255	; 0xff
 8009ada:	6878      	ldr	r0, [r7, #4]
 8009adc:	f001 fb10 	bl	800b100 <VL53L0X_WrByte>
 8009ae0:	4603      	mov	r3, r0
 8009ae2:	461a      	mov	r2, r3
 8009ae4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009ae8:	4313      	orrs	r3, r2
 8009aea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 8009aee:	2220      	movs	r2, #32
 8009af0:	2130      	movs	r1, #48	; 0x30
 8009af2:	6878      	ldr	r0, [r7, #4]
 8009af4:	f001 fb04 	bl	800b100 <VL53L0X_WrByte>
 8009af8:	4603      	mov	r3, r0
 8009afa:	461a      	mov	r2, r3
 8009afc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009b00:	4313      	orrs	r3, r2
 8009b02:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8009b06:	2200      	movs	r2, #0
 8009b08:	21ff      	movs	r1, #255	; 0xff
 8009b0a:	6878      	ldr	r0, [r7, #4]
 8009b0c:	f001 faf8 	bl	800b100 <VL53L0X_WrByte>
 8009b10:	4603      	mov	r3, r0
 8009b12:	461a      	mov	r2, r3
 8009b14:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009b18:	4313      	orrs	r3, r2
 8009b1a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009b1e:	e04e      	b.n	8009bbe <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 14) {
 8009b20:	78bb      	ldrb	r3, [r7, #2]
 8009b22:	2b0e      	cmp	r3, #14
 8009b24:	d14b      	bne.n	8009bbe <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 8009b26:	2248      	movs	r2, #72	; 0x48
 8009b28:	2148      	movs	r1, #72	; 0x48
 8009b2a:	6878      	ldr	r0, [r7, #4]
 8009b2c:	f001 fae8 	bl	800b100 <VL53L0X_WrByte>
 8009b30:	4603      	mov	r3, r0
 8009b32:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x048);
			Status = VL53L0X_WrByte(Dev,
 8009b36:	2208      	movs	r2, #8
 8009b38:	2147      	movs	r1, #71	; 0x47
 8009b3a:	6878      	ldr	r0, [r7, #4]
 8009b3c:	f001 fae0 	bl	800b100 <VL53L0X_WrByte>
 8009b40:	4603      	mov	r3, r0
 8009b42:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 8009b46:	2203      	movs	r2, #3
 8009b48:	2132      	movs	r1, #50	; 0x32
 8009b4a:	6878      	ldr	r0, [r7, #4]
 8009b4c:	f001 fad8 	bl	800b100 <VL53L0X_WrByte>
 8009b50:	4603      	mov	r3, r0
 8009b52:	461a      	mov	r2, r3
 8009b54:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009b58:	4313      	orrs	r3, r2
 8009b5a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 8009b5e:	2207      	movs	r2, #7
 8009b60:	2130      	movs	r1, #48	; 0x30
 8009b62:	6878      	ldr	r0, [r7, #4]
 8009b64:	f001 facc 	bl	800b100 <VL53L0X_WrByte>
 8009b68:	4603      	mov	r3, r0
 8009b6a:	461a      	mov	r2, r3
 8009b6c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009b70:	4313      	orrs	r3, r2
 8009b72:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8009b76:	2201      	movs	r2, #1
 8009b78:	21ff      	movs	r1, #255	; 0xff
 8009b7a:	6878      	ldr	r0, [r7, #4]
 8009b7c:	f001 fac0 	bl	800b100 <VL53L0X_WrByte>
 8009b80:	4603      	mov	r3, r0
 8009b82:	461a      	mov	r2, r3
 8009b84:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009b88:	4313      	orrs	r3, r2
 8009b8a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 8009b8e:	2220      	movs	r2, #32
 8009b90:	2130      	movs	r1, #48	; 0x30
 8009b92:	6878      	ldr	r0, [r7, #4]
 8009b94:	f001 fab4 	bl	800b100 <VL53L0X_WrByte>
 8009b98:	4603      	mov	r3, r0
 8009b9a:	461a      	mov	r2, r3
 8009b9c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009ba0:	4313      	orrs	r3, r2
 8009ba2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8009ba6:	2200      	movs	r2, #0
 8009ba8:	21ff      	movs	r1, #255	; 0xff
 8009baa:	6878      	ldr	r0, [r7, #4]
 8009bac:	f001 faa8 	bl	800b100 <VL53L0X_WrByte>
 8009bb0:	4603      	mov	r3, r0
 8009bb2:	461a      	mov	r2, r3
 8009bb4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009bb8:	4313      	orrs	r3, r2
 8009bba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}


	/* Re-calculate and apply timeouts, in macro periods */

	if (Status == VL53L0X_ERROR_NONE) {
 8009bbe:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d17f      	bne.n	8009cc6 <VL53L0X_set_vcsel_pulse_period+0x4cc>
		vcsel_period_reg = VL53L0X_encode_vcsel_period((uint8_t)
 8009bc6:	78bb      	ldrb	r3, [r7, #2]
 8009bc8:	4618      	mov	r0, r3
 8009bca:	f7fe fe35 	bl	8008838 <VL53L0X_encode_vcsel_period>
 8009bce:	4603      	mov	r3, r0
 8009bd0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		* using the new VCSEL period.
		*
		* For the MSRC timeout, the same applies - this timeout being
		* dependant on the pre-range vcsel period.
		*/
		switch (VcselPeriodType) {
 8009bd4:	78fb      	ldrb	r3, [r7, #3]
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d002      	beq.n	8009be0 <VL53L0X_set_vcsel_pulse_period+0x3e6>
 8009bda:	2b01      	cmp	r3, #1
 8009bdc:	d045      	beq.n	8009c6a <VL53L0X_set_vcsel_pulse_period+0x470>
 8009bde:	e06e      	b.n	8009cbe <VL53L0X_set_vcsel_pulse_period+0x4c4>
		case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
			Status = get_sequence_step_timeout(Dev,
 8009be0:	f107 0314 	add.w	r3, r7, #20
 8009be4:	461a      	mov	r2, r3
 8009be6:	2103      	movs	r1, #3
 8009be8:	6878      	ldr	r0, [r7, #4]
 8009bea:	f7ff fc31 	bl	8009450 <get_sequence_step_timeout>
 8009bee:	4603      	mov	r3, r0
 8009bf0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 8009bf4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d109      	bne.n	8009c10 <VL53L0X_set_vcsel_pulse_period+0x416>
				Status = get_sequence_step_timeout(Dev,
 8009bfc:	f107 0310 	add.w	r3, r7, #16
 8009c00:	461a      	mov	r2, r3
 8009c02:	2102      	movs	r1, #2
 8009c04:	6878      	ldr	r0, [r7, #4]
 8009c06:	f7ff fc23 	bl	8009450 <get_sequence_step_timeout>
 8009c0a:	4603      	mov	r3, r0
 8009c0c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					&MsrcTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 8009c10:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d109      	bne.n	8009c2c <VL53L0X_set_vcsel_pulse_period+0x432>
				Status = VL53L0X_WrByte(Dev,
 8009c18:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8009c1c:	461a      	mov	r2, r3
 8009c1e:	2150      	movs	r1, #80	; 0x50
 8009c20:	6878      	ldr	r0, [r7, #4]
 8009c22:	f001 fa6d 	bl	800b100 <VL53L0X_WrByte>
 8009c26:	4603      	mov	r3, r0
 8009c28:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 8009c2c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d108      	bne.n	8009c46 <VL53L0X_set_vcsel_pulse_period+0x44c>
				Status = set_sequence_step_timeout(Dev,
 8009c34:	697b      	ldr	r3, [r7, #20]
 8009c36:	461a      	mov	r2, r3
 8009c38:	2103      	movs	r1, #3
 8009c3a:	6878      	ldr	r0, [r7, #4]
 8009c3c:	f7ff fce9 	bl	8009612 <set_sequence_step_timeout>
 8009c40:	4603      	mov	r3, r0
 8009c42:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_PRE_RANGE,
					PreRangeTimeoutMicroSeconds);


			if (Status == VL53L0X_ERROR_NONE)
 8009c46:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d108      	bne.n	8009c60 <VL53L0X_set_vcsel_pulse_period+0x466>
				Status = set_sequence_step_timeout(Dev,
 8009c4e:	693b      	ldr	r3, [r7, #16]
 8009c50:	461a      	mov	r2, r3
 8009c52:	2102      	movs	r1, #2
 8009c54:	6878      	ldr	r0, [r7, #4]
 8009c56:	f7ff fcdc 	bl	8009612 <set_sequence_step_timeout>
 8009c5a:	4603      	mov	r3, r0
 8009c5c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					MsrcTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	78ba      	ldrb	r2, [r7, #2]
 8009c64:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
				Dev,
				PreRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 8009c68:	e02e      	b.n	8009cc8 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
			Status = get_sequence_step_timeout(Dev,
 8009c6a:	f107 0318 	add.w	r3, r7, #24
 8009c6e:	461a      	mov	r2, r3
 8009c70:	2104      	movs	r1, #4
 8009c72:	6878      	ldr	r0, [r7, #4]
 8009c74:	f7ff fbec 	bl	8009450 <get_sequence_step_timeout>
 8009c78:	4603      	mov	r3, r0
 8009c7a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_SEQUENCESTEP_FINAL_RANGE,
				&FinalRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 8009c7e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d109      	bne.n	8009c9a <VL53L0X_set_vcsel_pulse_period+0x4a0>
				Status = VL53L0X_WrByte(Dev,
 8009c86:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8009c8a:	461a      	mov	r2, r3
 8009c8c:	2170      	movs	r1, #112	; 0x70
 8009c8e:	6878      	ldr	r0, [r7, #4]
 8009c90:	f001 fa36 	bl	800b100 <VL53L0X_WrByte>
 8009c94:	4603      	mov	r3, r0
 8009c96:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 8009c9a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d108      	bne.n	8009cb4 <VL53L0X_set_vcsel_pulse_period+0x4ba>
				Status = set_sequence_step_timeout(Dev,
 8009ca2:	69bb      	ldr	r3, [r7, #24]
 8009ca4:	461a      	mov	r2, r3
 8009ca6:	2104      	movs	r1, #4
 8009ca8:	6878      	ldr	r0, [r7, #4]
 8009caa:	f7ff fcb2 	bl	8009612 <set_sequence_step_timeout>
 8009cae:	4603      	mov	r3, r0
 8009cb0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					FinalRangeTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	78ba      	ldrb	r2, [r7, #2]
 8009cb8:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
				Dev,
				FinalRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 8009cbc:	e004      	b.n	8009cc8 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009cbe:	23fc      	movs	r3, #252	; 0xfc
 8009cc0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009cc4:	e000      	b.n	8009cc8 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		}
	}
 8009cc6:	bf00      	nop

	/* Finally, the timing budget must be re-applied */
	if (Status == VL53L0X_ERROR_NONE) {
 8009cc8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d109      	bne.n	8009ce4 <VL53L0X_set_vcsel_pulse_period+0x4ea>
		VL53L0X_GETPARAMETERFIELD(Dev,
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	695b      	ldr	r3, [r3, #20]
 8009cd4:	61fb      	str	r3, [r7, #28]
			MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);

		Status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 8009cd6:	69f9      	ldr	r1, [r7, #28]
 8009cd8:	6878      	ldr	r0, [r7, #4]
 8009cda:	f7fc fe11 	bl	8006900 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 8009cde:	4603      	mov	r3, r0
 8009ce0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	/* Perform the phase calibration. This is needed after changing on
	 * vcsel period.
	 * get_data_enable = 0, restore_config = 1 */
	if (Status == VL53L0X_ERROR_NONE)
 8009ce4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d109      	bne.n	8009d00 <VL53L0X_set_vcsel_pulse_period+0x506>
		Status = VL53L0X_perform_phase_calibration(
 8009cec:	f107 010f 	add.w	r1, r7, #15
 8009cf0:	2301      	movs	r3, #1
 8009cf2:	2200      	movs	r2, #0
 8009cf4:	6878      	ldr	r0, [r7, #4]
 8009cf6:	f7fe fcbb 	bl	8008670 <VL53L0X_perform_phase_calibration>
 8009cfa:	4603      	mov	r3, r0
 8009cfc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Dev, &PhaseCalInt, 0, 1);

	return Status;
 8009d00:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8009d04:	4618      	mov	r0, r3
 8009d06:	3728      	adds	r7, #40	; 0x28
 8009d08:	46bd      	mov	sp, r7
 8009d0a:	bd80      	pop	{r7, pc}

08009d0c <VL53L0X_get_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 8009d0c:	b580      	push	{r7, lr}
 8009d0e:	b086      	sub	sp, #24
 8009d10:	af00      	add	r7, sp, #0
 8009d12:	60f8      	str	r0, [r7, #12]
 8009d14:	460b      	mov	r3, r1
 8009d16:	607a      	str	r2, [r7, #4]
 8009d18:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009d1a:	2300      	movs	r3, #0
 8009d1c:	75fb      	strb	r3, [r7, #23]
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 8009d1e:	7afb      	ldrb	r3, [r7, #11]
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d002      	beq.n	8009d2a <VL53L0X_get_vcsel_pulse_period+0x1e>
 8009d24:	2b01      	cmp	r3, #1
 8009d26:	d00a      	beq.n	8009d3e <VL53L0X_get_vcsel_pulse_period+0x32>
 8009d28:	e013      	b.n	8009d52 <VL53L0X_get_vcsel_pulse_period+0x46>
	case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
		Status = VL53L0X_RdByte(Dev,
 8009d2a:	f107 0316 	add.w	r3, r7, #22
 8009d2e:	461a      	mov	r2, r3
 8009d30:	2150      	movs	r1, #80	; 0x50
 8009d32:	68f8      	ldr	r0, [r7, #12]
 8009d34:	f001 f8e9 	bl	800af0a <VL53L0X_RdByte>
 8009d38:	4603      	mov	r3, r0
 8009d3a:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 8009d3c:	e00b      	b.n	8009d56 <VL53L0X_get_vcsel_pulse_period+0x4a>
	case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
		Status = VL53L0X_RdByte(Dev,
 8009d3e:	f107 0316 	add.w	r3, r7, #22
 8009d42:	461a      	mov	r2, r3
 8009d44:	2170      	movs	r1, #112	; 0x70
 8009d46:	68f8      	ldr	r0, [r7, #12]
 8009d48:	f001 f8df 	bl	800af0a <VL53L0X_RdByte>
 8009d4c:	4603      	mov	r3, r0
 8009d4e:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 8009d50:	e001      	b.n	8009d56 <VL53L0X_get_vcsel_pulse_period+0x4a>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009d52:	23fc      	movs	r3, #252	; 0xfc
 8009d54:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L0X_ERROR_NONE)
 8009d56:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d107      	bne.n	8009d6e <VL53L0X_get_vcsel_pulse_period+0x62>
		*pVCSELPulsePeriodPCLK =
			VL53L0X_decode_vcsel_period(vcsel_period_reg);
 8009d5e:	7dbb      	ldrb	r3, [r7, #22]
 8009d60:	4618      	mov	r0, r3
 8009d62:	f7fe fd56 	bl	8008812 <VL53L0X_decode_vcsel_period>
 8009d66:	4603      	mov	r3, r0
 8009d68:	461a      	mov	r2, r3
		*pVCSELPulsePeriodPCLK =
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	701a      	strb	r2, [r3, #0]

	return Status;
 8009d6e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009d72:	4618      	mov	r0, r3
 8009d74:	3718      	adds	r7, #24
 8009d76:	46bd      	mov	sp, r7
 8009d78:	bd80      	pop	{r7, pc}

08009d7a <VL53L0X_set_measurement_timing_budget_micro_seconds>:



VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 8009d7a:	b580      	push	{r7, lr}
 8009d7c:	b092      	sub	sp, #72	; 0x48
 8009d7e:	af00      	add	r7, sp, #0
 8009d80:	6078      	str	r0, [r7, #4]
 8009d82:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009d84:	2300      	movs	r3, #0
 8009d86:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	uint32_t FinalRangeTimingBudgetMicroSeconds;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 8009d8a:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8009d8e:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1320;
 8009d90:	f44f 63a5 	mov.w	r3, #1320	; 0x528
 8009d94:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t EndOverheadMicroSeconds		= 960;
 8009d96:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8009d9a:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t MsrcOverheadMicroSeconds		= 660;
 8009d9c:	f44f 7325 	mov.w	r3, #660	; 0x294
 8009da0:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t TccOverheadMicroSeconds		= 590;
 8009da2:	f240 234e 	movw	r3, #590	; 0x24e
 8009da6:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t DssOverheadMicroSeconds		= 690;
 8009da8:	f240 23b2 	movw	r3, #690	; 0x2b2
 8009dac:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 8009dae:	f44f 7325 	mov.w	r3, #660	; 0x294
 8009db2:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 8009db4:	f240 2326 	movw	r3, #550	; 0x226
 8009db8:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 8009dba:	2300      	movs	r3, #0
 8009dbc:	60fb      	str	r3, [r7, #12]
	uint32_t cMinTimingBudgetMicroSeconds	= 20000;
 8009dbe:	f644 6320 	movw	r3, #20000	; 0x4e20
 8009dc2:	623b      	str	r3, [r7, #32]
	uint32_t SubTimeout = 0;
 8009dc4:	2300      	movs	r3, #0
 8009dc6:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	if (MeasurementTimingBudgetMicroSeconds
 8009dc8:	683a      	ldr	r2, [r7, #0]
 8009dca:	6a3b      	ldr	r3, [r7, #32]
 8009dcc:	429a      	cmp	r2, r3
 8009dce:	d205      	bcs.n	8009ddc <VL53L0X_set_measurement_timing_budget_micro_seconds+0x62>
			< cMinTimingBudgetMicroSeconds) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009dd0:	23fc      	movs	r3, #252	; 0xfc
 8009dd2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		return Status;
 8009dd6:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8009dda:	e0aa      	b.n	8009f32 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	FinalRangeTimingBudgetMicroSeconds =
		MeasurementTimingBudgetMicroSeconds -
		(StartOverheadMicroSeconds + EndOverheadMicroSeconds);
 8009ddc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009dde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009de0:	4413      	add	r3, r2
	FinalRangeTimingBudgetMicroSeconds =
 8009de2:	683a      	ldr	r2, [r7, #0]
 8009de4:	1ad3      	subs	r3, r2, r3
 8009de6:	643b      	str	r3, [r7, #64]	; 0x40

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8009de8:	f107 0314 	add.w	r3, r7, #20
 8009dec:	4619      	mov	r1, r3
 8009dee:	6878      	ldr	r0, [r7, #4]
 8009df0:	f7fc fed0 	bl	8006b94 <VL53L0X_GetSequenceStepEnables>
 8009df4:	4603      	mov	r3, r0
 8009df6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	if (Status == VL53L0X_ERROR_NONE &&
 8009dfa:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d15b      	bne.n	8009eba <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
		(SchedulerSequenceSteps.TccOn  ||
 8009e02:	7d3b      	ldrb	r3, [r7, #20]
	if (Status == VL53L0X_ERROR_NONE &&
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d105      	bne.n	8009e14 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.MsrcOn ||
 8009e08:	7d7b      	ldrb	r3, [r7, #21]
		(SchedulerSequenceSteps.TccOn  ||
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d102      	bne.n	8009e14 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.DssOn)) {
 8009e0e:	7dbb      	ldrb	r3, [r7, #22]
		SchedulerSequenceSteps.MsrcOn ||
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d052      	beq.n	8009eba <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>

		/* TCC, MSRC and DSS all share the same timeout */
		Status = get_sequence_step_timeout(Dev,
 8009e14:	f107 0310 	add.w	r3, r7, #16
 8009e18:	461a      	mov	r2, r3
 8009e1a:	2102      	movs	r1, #2
 8009e1c:	6878      	ldr	r0, [r7, #4]
 8009e1e:	f7ff fb17 	bl	8009450 <get_sequence_step_timeout>
 8009e22:	4603      	mov	r3, r0
 8009e24:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
					&MsrcDccTccTimeoutMicroSeconds);

		/* Subtract the TCC, MSRC and DSS timeouts if they are
		 * enabled. */

		if (Status != VL53L0X_ERROR_NONE)
 8009e28:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d002      	beq.n	8009e36 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbc>
			return Status;
 8009e30:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8009e34:	e07d      	b.n	8009f32 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>

		/* TCC */
		if (SchedulerSequenceSteps.TccOn) {
 8009e36:	7d3b      	ldrb	r3, [r7, #20]
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d00f      	beq.n	8009e5c <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>

			SubTimeout = MsrcDccTccTimeoutMicroSeconds
				+ TccOverheadMicroSeconds;
 8009e3c:	693b      	ldr	r3, [r7, #16]
			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 8009e3e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009e40:	4413      	add	r3, r2
 8009e42:	61fb      	str	r3, [r7, #28]

			if (SubTimeout <
 8009e44:	69fa      	ldr	r2, [r7, #28]
 8009e46:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009e48:	429a      	cmp	r2, r3
 8009e4a:	d204      	bcs.n	8009e56 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xdc>
				FinalRangeTimingBudgetMicroSeconds) {
				FinalRangeTimingBudgetMicroSeconds -=
 8009e4c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009e4e:	69fb      	ldr	r3, [r7, #28]
 8009e50:	1ad3      	subs	r3, r2, r3
 8009e52:	643b      	str	r3, [r7, #64]	; 0x40
 8009e54:	e002      	b.n	8009e5c <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>
							SubTimeout;
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009e56:	23fc      	movs	r3, #252	; 0xfc
 8009e58:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

		if (Status != VL53L0X_ERROR_NONE) {
 8009e5c:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d002      	beq.n	8009e6a <VL53L0X_set_measurement_timing_budget_micro_seconds+0xf0>
			LOG_FUNCTION_END(Status);
			return Status;
 8009e64:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8009e68:	e063      	b.n	8009f32 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
		}

		/* DSS */
		if (SchedulerSequenceSteps.DssOn) {
 8009e6a:	7dbb      	ldrb	r3, [r7, #22]
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d011      	beq.n	8009e94 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x11a>

			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 8009e70:	693a      	ldr	r2, [r7, #16]
 8009e72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e74:	4413      	add	r3, r2
 8009e76:	005b      	lsls	r3, r3, #1
 8009e78:	61fb      	str	r3, [r7, #28]
				DssOverheadMicroSeconds);

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 8009e7a:	69fa      	ldr	r2, [r7, #28]
 8009e7c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009e7e:	429a      	cmp	r2, r3
 8009e80:	d204      	bcs.n	8009e8c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x112>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 8009e82:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009e84:	69fb      	ldr	r3, [r7, #28]
 8009e86:	1ad3      	subs	r3, r2, r3
 8009e88:	643b      	str	r3, [r7, #64]	; 0x40
 8009e8a:	e016      	b.n	8009eba <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009e8c:	23fc      	movs	r3, #252	; 0xfc
 8009e8e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8009e92:	e012      	b.n	8009eba <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			}
		} else if (SchedulerSequenceSteps.MsrcOn) {
 8009e94:	7d7b      	ldrb	r3, [r7, #21]
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d00f      	beq.n	8009eba <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			/* MSRC */
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 8009e9a:	693b      	ldr	r3, [r7, #16]
 8009e9c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009e9e:	4413      	add	r3, r2
 8009ea0:	61fb      	str	r3, [r7, #28]
						MsrcOverheadMicroSeconds;

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 8009ea2:	69fa      	ldr	r2, [r7, #28]
 8009ea4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009ea6:	429a      	cmp	r2, r3
 8009ea8:	d204      	bcs.n	8009eb4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x13a>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 8009eaa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009eac:	69fb      	ldr	r3, [r7, #28]
 8009eae:	1ad3      	subs	r3, r2, r3
 8009eb0:	643b      	str	r3, [r7, #64]	; 0x40
 8009eb2:	e002      	b.n	8009eba <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009eb4:	23fc      	movs	r3, #252	; 0xfc
 8009eb6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

	}

	if (Status != VL53L0X_ERROR_NONE) {
 8009eba:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d002      	beq.n	8009ec8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x14e>
		LOG_FUNCTION_END(Status);
		return Status;
 8009ec2:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8009ec6:	e034      	b.n	8009f32 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	if (SchedulerSequenceSteps.PreRangeOn) {
 8009ec8:	7dfb      	ldrb	r3, [r7, #23]
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d019      	beq.n	8009f02 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>

		/* Subtract the Pre-range timeout if enabled. */

		Status = get_sequence_step_timeout(Dev,
 8009ece:	f107 030c 	add.w	r3, r7, #12
 8009ed2:	461a      	mov	r2, r3
 8009ed4:	2103      	movs	r1, #3
 8009ed6:	6878      	ldr	r0, [r7, #4]
 8009ed8:	f7ff faba 	bl	8009450 <get_sequence_step_timeout>
 8009edc:	4603      	mov	r3, r0
 8009ede:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

		SubTimeout = PreRangeTimeoutMicroSeconds +
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009ee6:	4413      	add	r3, r2
 8009ee8:	61fb      	str	r3, [r7, #28]
				PreRangeOverheadMicroSeconds;

		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 8009eea:	69fa      	ldr	r2, [r7, #28]
 8009eec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009eee:	429a      	cmp	r2, r3
 8009ef0:	d204      	bcs.n	8009efc <VL53L0X_set_measurement_timing_budget_micro_seconds+0x182>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 8009ef2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009ef4:	69fb      	ldr	r3, [r7, #28]
 8009ef6:	1ad3      	subs	r3, r2, r3
 8009ef8:	643b      	str	r3, [r7, #64]	; 0x40
 8009efa:	e002      	b.n	8009f02 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>
		} else {
			/* Requested timeout too big. */
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009efc:	23fc      	movs	r3, #252	; 0xfc
 8009efe:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		}
	}


	if (Status == VL53L0X_ERROR_NONE &&
 8009f02:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d111      	bne.n	8009f2e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>
		SchedulerSequenceSteps.FinalRangeOn) {
 8009f0a:	7e3b      	ldrb	r3, [r7, #24]
	if (Status == VL53L0X_ERROR_NONE &&
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d00e      	beq.n	8009f2e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>

		FinalRangeTimingBudgetMicroSeconds -=
 8009f10:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009f12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f14:	1ad3      	subs	r3, r2, r3
 8009f16:	643b      	str	r3, [r7, #64]	; 0x40
		* budget and the sum of all other timeouts within the sequence.
		* If there is no room for the final range timeout, then an error
		* will be set. Otherwise the remaining time will be applied to
		* the final range.
		*/
		Status = set_sequence_step_timeout(Dev,
 8009f18:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009f1a:	2104      	movs	r1, #4
 8009f1c:	6878      	ldr	r0, [r7, #4]
 8009f1e:	f7ff fb78 	bl	8009612 <set_sequence_step_timeout>
 8009f22:	4603      	mov	r3, r0
 8009f24:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			   VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			   FinalRangeTimingBudgetMicroSeconds);

		VL53L0X_SETPARAMETERFIELD(Dev,
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	683a      	ldr	r2, [r7, #0]
 8009f2c:	615a      	str	r2, [r3, #20]
			   MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);

	return Status;
 8009f2e:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
}
 8009f32:	4618      	mov	r0, r3
 8009f34:	3748      	adds	r7, #72	; 0x48
 8009f36:	46bd      	mov	sp, r7
 8009f38:	bd80      	pop	{r7, pc}

08009f3a <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 8009f3a:	b580      	push	{r7, lr}
 8009f3c:	b090      	sub	sp, #64	; 0x40
 8009f3e:	af00      	add	r7, sp, #0
 8009f40:	6078      	str	r0, [r7, #4]
 8009f42:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009f44:	2300      	movs	r3, #0
 8009f46:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 8009f4a:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8009f4e:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 8009f50:	f240 7376 	movw	r3, #1910	; 0x776
 8009f54:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t EndOverheadMicroSeconds		= 960;
 8009f56:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8009f5a:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t MsrcOverheadMicroSeconds		= 660;
 8009f5c:	f44f 7325 	mov.w	r3, #660	; 0x294
 8009f60:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t TccOverheadMicroSeconds		= 590;
 8009f62:	f240 234e 	movw	r3, #590	; 0x24e
 8009f66:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t DssOverheadMicroSeconds		= 690;
 8009f68:	f240 23b2 	movw	r3, #690	; 0x2b2
 8009f6c:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 8009f6e:	f44f 7325 	mov.w	r3, #660	; 0x294
 8009f72:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 8009f74:	f240 2326 	movw	r3, #550	; 0x226
 8009f78:	623b      	str	r3, [r7, #32]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 8009f7a:	2300      	movs	r3, #0
 8009f7c:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 8009f7e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009f80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009f82:	441a      	add	r2, r3
 8009f84:	683b      	ldr	r3, [r7, #0]
 8009f86:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8009f88:	f107 0318 	add.w	r3, r7, #24
 8009f8c:	4619      	mov	r1, r3
 8009f8e:	6878      	ldr	r0, [r7, #4]
 8009f90:	f7fc fe00 	bl	8006b94 <VL53L0X_GetSequenceStepEnables>
 8009f94:	4603      	mov	r3, r0
 8009f96:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if (Status != VL53L0X_ERROR_NONE) {
 8009f9a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	d002      	beq.n	8009fa8 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6e>
		LOG_FUNCTION_END(Status);
		return Status;
 8009fa2:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8009fa6:	e075      	b.n	800a094 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x15a>
	}


	if (SchedulerSequenceSteps.TccOn  ||
 8009fa8:	7e3b      	ldrb	r3, [r7, #24]
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d105      	bne.n	8009fba <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 8009fae:	7e7b      	ldrb	r3, [r7, #25]
	if (SchedulerSequenceSteps.TccOn  ||
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d102      	bne.n	8009fba <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn) {
 8009fb4:	7ebb      	ldrb	r3, [r7, #26]
		SchedulerSequenceSteps.MsrcOn ||
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d030      	beq.n	800a01c <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>

		Status = get_sequence_step_timeout(Dev,
 8009fba:	f107 0310 	add.w	r3, r7, #16
 8009fbe:	461a      	mov	r2, r3
 8009fc0:	2102      	movs	r1, #2
 8009fc2:	6878      	ldr	r0, [r7, #4]
 8009fc4:	f7ff fa44 	bl	8009450 <get_sequence_step_timeout>
 8009fc8:	4603      	mov	r3, r0
 8009fca:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 8009fce:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d122      	bne.n	800a01c <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
			if (SchedulerSequenceSteps.TccOn) {
 8009fd6:	7e3b      	ldrb	r3, [r7, #24]
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d007      	beq.n	8009fec <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb2>
				*pMeasurementTimingBudgetMicroSeconds +=
 8009fdc:	683b      	ldr	r3, [r7, #0]
 8009fde:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 8009fe0:	6939      	ldr	r1, [r7, #16]
 8009fe2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009fe4:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 8009fe6:	441a      	add	r2, r3
 8009fe8:	683b      	ldr	r3, [r7, #0]
 8009fea:	601a      	str	r2, [r3, #0]
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 8009fec:	7ebb      	ldrb	r3, [r7, #26]
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d009      	beq.n	800a006 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xcc>
				*pMeasurementTimingBudgetMicroSeconds +=
 8009ff2:	683b      	ldr	r3, [r7, #0]
 8009ff4:	681a      	ldr	r2, [r3, #0]
				2 * (MsrcDccTccTimeoutMicroSeconds +
 8009ff6:	6939      	ldr	r1, [r7, #16]
 8009ff8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ffa:	440b      	add	r3, r1
 8009ffc:	005b      	lsls	r3, r3, #1
				*pMeasurementTimingBudgetMicroSeconds +=
 8009ffe:	441a      	add	r2, r3
 800a000:	683b      	ldr	r3, [r7, #0]
 800a002:	601a      	str	r2, [r3, #0]
 800a004:	e00a      	b.n	800a01c <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
					DssOverheadMicroSeconds);
			} else if (SchedulerSequenceSteps.MsrcOn) {
 800a006:	7e7b      	ldrb	r3, [r7, #25]
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d007      	beq.n	800a01c <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800a00c:	683b      	ldr	r3, [r7, #0]
 800a00e:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800a010:	6939      	ldr	r1, [r7, #16]
 800a012:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a014:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800a016:	441a      	add	r2, r3
 800a018:	683b      	ldr	r3, [r7, #0]
 800a01a:	601a      	str	r2, [r3, #0]
					MsrcOverheadMicroSeconds;
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a01c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a020:	2b00      	cmp	r3, #0
 800a022:	d114      	bne.n	800a04e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
		if (SchedulerSequenceSteps.PreRangeOn) {
 800a024:	7efb      	ldrb	r3, [r7, #27]
 800a026:	2b00      	cmp	r3, #0
 800a028:	d011      	beq.n	800a04e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
			Status = get_sequence_step_timeout(Dev,
 800a02a:	f107 030c 	add.w	r3, r7, #12
 800a02e:	461a      	mov	r2, r3
 800a030:	2103      	movs	r1, #3
 800a032:	6878      	ldr	r0, [r7, #4]
 800a034:	f7ff fa0c 	bl	8009450 <get_sequence_step_timeout>
 800a038:	4603      	mov	r3, r0
 800a03a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 800a03e:	683b      	ldr	r3, [r7, #0]
 800a040:	681a      	ldr	r2, [r3, #0]
				PreRangeTimeoutMicroSeconds +
 800a042:	68f9      	ldr	r1, [r7, #12]
 800a044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a046:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800a048:	441a      	add	r2, r3
 800a04a:	683b      	ldr	r3, [r7, #0]
 800a04c:	601a      	str	r2, [r3, #0]
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a04e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a052:	2b00      	cmp	r3, #0
 800a054:	d114      	bne.n	800a080 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
		if (SchedulerSequenceSteps.FinalRangeOn) {
 800a056:	7f3b      	ldrb	r3, [r7, #28]
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d011      	beq.n	800a080 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
			Status = get_sequence_step_timeout(Dev,
 800a05c:	f107 0314 	add.w	r3, r7, #20
 800a060:	461a      	mov	r2, r3
 800a062:	2104      	movs	r1, #4
 800a064:	6878      	ldr	r0, [r7, #4]
 800a066:	f7ff f9f3 	bl	8009450 <get_sequence_step_timeout>
 800a06a:	4603      	mov	r3, r0
 800a06c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					&FinalRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 800a070:	683b      	ldr	r3, [r7, #0]
 800a072:	681a      	ldr	r2, [r3, #0]
				(FinalRangeTimeoutMicroSeconds +
 800a074:	6979      	ldr	r1, [r7, #20]
 800a076:	6a3b      	ldr	r3, [r7, #32]
 800a078:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800a07a:	441a      	add	r2, r3
 800a07c:	683b      	ldr	r3, [r7, #0]
 800a07e:	601a      	str	r2, [r3, #0]
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a080:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a084:	2b00      	cmp	r3, #0
 800a086:	d103      	bne.n	800a090 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x156>
		VL53L0X_SETPARAMETERFIELD(Dev,
 800a088:	683b      	ldr	r3, [r7, #0]
 800a08a:	681a      	ldr	r2, [r3, #0]
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds,
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a090:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 800a094:	4618      	mov	r0, r3
 800a096:	3740      	adds	r7, #64	; 0x40
 800a098:	46bd      	mov	sp, r7
 800a09a:	bd80      	pop	{r7, pc}

0800a09c <VL53L0X_load_tuning_settings>:



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 800a09c:	b580      	push	{r7, lr}
 800a09e:	b088      	sub	sp, #32
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	6078      	str	r0, [r7, #4]
 800a0a4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a0a6:	2300      	movs	r3, #0
 800a0a8:	77fb      	strb	r3, [r7, #31]
	uint8_t localBuffer[4]; /* max */
	uint16_t Temp16;

	LOG_FUNCTION_START("");

	Index = 0;
 800a0aa:	2300      	movs	r3, #0
 800a0ac:	617b      	str	r3, [r7, #20]

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800a0ae:	e0c6      	b.n	800a23e <VL53L0X_load_tuning_settings+0x1a2>
			(Status == VL53L0X_ERROR_NONE)) {
		NumberOfWrites = *(pTuningSettingBuffer + Index);
 800a0b0:	697b      	ldr	r3, [r7, #20]
 800a0b2:	683a      	ldr	r2, [r7, #0]
 800a0b4:	4413      	add	r3, r2
 800a0b6:	781b      	ldrb	r3, [r3, #0]
 800a0b8:	74fb      	strb	r3, [r7, #19]
		Index++;
 800a0ba:	697b      	ldr	r3, [r7, #20]
 800a0bc:	3301      	adds	r3, #1
 800a0be:	617b      	str	r3, [r7, #20]
		if (NumberOfWrites == 0xFF) {
 800a0c0:	7cfb      	ldrb	r3, [r7, #19]
 800a0c2:	2bff      	cmp	r3, #255	; 0xff
 800a0c4:	f040 808d 	bne.w	800a1e2 <VL53L0X_load_tuning_settings+0x146>
			/* internal parameters */
			SelectParam = *(pTuningSettingBuffer + Index);
 800a0c8:	697b      	ldr	r3, [r7, #20]
 800a0ca:	683a      	ldr	r2, [r7, #0]
 800a0cc:	4413      	add	r3, r2
 800a0ce:	781b      	ldrb	r3, [r3, #0]
 800a0d0:	747b      	strb	r3, [r7, #17]
			Index++;
 800a0d2:	697b      	ldr	r3, [r7, #20]
 800a0d4:	3301      	adds	r3, #1
 800a0d6:	617b      	str	r3, [r7, #20]
			switch (SelectParam) {
 800a0d8:	7c7b      	ldrb	r3, [r7, #17]
 800a0da:	2b03      	cmp	r3, #3
 800a0dc:	d87e      	bhi.n	800a1dc <VL53L0X_load_tuning_settings+0x140>
 800a0de:	a201      	add	r2, pc, #4	; (adr r2, 800a0e4 <VL53L0X_load_tuning_settings+0x48>)
 800a0e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0e4:	0800a0f5 	.word	0x0800a0f5
 800a0e8:	0800a12f 	.word	0x0800a12f
 800a0ec:	0800a169 	.word	0x0800a169
 800a0f0:	0800a1a3 	.word	0x0800a1a3
			case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800a0f4:	697b      	ldr	r3, [r7, #20]
 800a0f6:	683a      	ldr	r2, [r7, #0]
 800a0f8:	4413      	add	r3, r2
 800a0fa:	781b      	ldrb	r3, [r3, #0]
 800a0fc:	743b      	strb	r3, [r7, #16]
				Index++;
 800a0fe:	697b      	ldr	r3, [r7, #20]
 800a100:	3301      	adds	r3, #1
 800a102:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800a104:	697b      	ldr	r3, [r7, #20]
 800a106:	683a      	ldr	r2, [r7, #0]
 800a108:	4413      	add	r3, r2
 800a10a:	781b      	ldrb	r3, [r3, #0]
 800a10c:	73fb      	strb	r3, [r7, #15]
				Index++;
 800a10e:	697b      	ldr	r3, [r7, #20]
 800a110:	3301      	adds	r3, #1
 800a112:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800a114:	7c3b      	ldrb	r3, [r7, #16]
 800a116:	b29b      	uxth	r3, r3
 800a118:	021b      	lsls	r3, r3, #8
 800a11a:	b29a      	uxth	r2, r3
 800a11c:	7bfb      	ldrb	r3, [r7, #15]
 800a11e:	b29b      	uxth	r3, r3
 800a120:	4413      	add	r3, r2
 800a122:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	89ba      	ldrh	r2, [r7, #12]
 800a128:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
				break;
 800a12c:	e087      	b.n	800a23e <VL53L0X_load_tuning_settings+0x1a2>
			case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800a12e:	697b      	ldr	r3, [r7, #20]
 800a130:	683a      	ldr	r2, [r7, #0]
 800a132:	4413      	add	r3, r2
 800a134:	781b      	ldrb	r3, [r3, #0]
 800a136:	743b      	strb	r3, [r7, #16]
				Index++;
 800a138:	697b      	ldr	r3, [r7, #20]
 800a13a:	3301      	adds	r3, #1
 800a13c:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800a13e:	697b      	ldr	r3, [r7, #20]
 800a140:	683a      	ldr	r2, [r7, #0]
 800a142:	4413      	add	r3, r2
 800a144:	781b      	ldrb	r3, [r3, #0]
 800a146:	73fb      	strb	r3, [r7, #15]
				Index++;
 800a148:	697b      	ldr	r3, [r7, #20]
 800a14a:	3301      	adds	r3, #1
 800a14c:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800a14e:	7c3b      	ldrb	r3, [r7, #16]
 800a150:	b29b      	uxth	r3, r3
 800a152:	021b      	lsls	r3, r3, #8
 800a154:	b29a      	uxth	r2, r3
 800a156:	7bfb      	ldrb	r3, [r7, #15]
 800a158:	b29b      	uxth	r3, r3
 800a15a:	4413      	add	r3, r2
 800a15c:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	89ba      	ldrh	r2, [r7, #12]
 800a162:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
					Temp16);
				break;
 800a166:	e06a      	b.n	800a23e <VL53L0X_load_tuning_settings+0x1a2>
			case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800a168:	697b      	ldr	r3, [r7, #20]
 800a16a:	683a      	ldr	r2, [r7, #0]
 800a16c:	4413      	add	r3, r2
 800a16e:	781b      	ldrb	r3, [r3, #0]
 800a170:	743b      	strb	r3, [r7, #16]
				Index++;
 800a172:	697b      	ldr	r3, [r7, #20]
 800a174:	3301      	adds	r3, #1
 800a176:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800a178:	697b      	ldr	r3, [r7, #20]
 800a17a:	683a      	ldr	r2, [r7, #0]
 800a17c:	4413      	add	r3, r2
 800a17e:	781b      	ldrb	r3, [r3, #0]
 800a180:	73fb      	strb	r3, [r7, #15]
				Index++;
 800a182:	697b      	ldr	r3, [r7, #20]
 800a184:	3301      	adds	r3, #1
 800a186:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800a188:	7c3b      	ldrb	r3, [r7, #16]
 800a18a:	b29b      	uxth	r3, r3
 800a18c:	021b      	lsls	r3, r3, #8
 800a18e:	b29a      	uxth	r2, r3
 800a190:	7bfb      	ldrb	r3, [r7, #15]
 800a192:	b29b      	uxth	r3, r3
 800a194:	4413      	add	r3, r2
 800a196:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	89ba      	ldrh	r2, [r7, #12]
 800a19c:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
				break;
 800a1a0:	e04d      	b.n	800a23e <VL53L0X_load_tuning_settings+0x1a2>
			case 3: /* uint16_t targetRefRate -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800a1a2:	697b      	ldr	r3, [r7, #20]
 800a1a4:	683a      	ldr	r2, [r7, #0]
 800a1a6:	4413      	add	r3, r2
 800a1a8:	781b      	ldrb	r3, [r3, #0]
 800a1aa:	743b      	strb	r3, [r7, #16]
				Index++;
 800a1ac:	697b      	ldr	r3, [r7, #20]
 800a1ae:	3301      	adds	r3, #1
 800a1b0:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800a1b2:	697b      	ldr	r3, [r7, #20]
 800a1b4:	683a      	ldr	r2, [r7, #0]
 800a1b6:	4413      	add	r3, r2
 800a1b8:	781b      	ldrb	r3, [r3, #0]
 800a1ba:	73fb      	strb	r3, [r7, #15]
				Index++;
 800a1bc:	697b      	ldr	r3, [r7, #20]
 800a1be:	3301      	adds	r3, #1
 800a1c0:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800a1c2:	7c3b      	ldrb	r3, [r7, #16]
 800a1c4:	b29b      	uxth	r3, r3
 800a1c6:	021b      	lsls	r3, r3, #8
 800a1c8:	b29a      	uxth	r2, r3
 800a1ca:	7bfb      	ldrb	r3, [r7, #15]
 800a1cc:	b29b      	uxth	r3, r3
 800a1ce:	4413      	add	r3, r2
 800a1d0:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, targetRefRate, Temp16);
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	89ba      	ldrh	r2, [r7, #12]
 800a1d6:	f8a3 213a 	strh.w	r2, [r3, #314]	; 0x13a
				break;
 800a1da:	e030      	b.n	800a23e <VL53L0X_load_tuning_settings+0x1a2>
			default: /* invalid parameter */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a1dc:	23fc      	movs	r3, #252	; 0xfc
 800a1de:	77fb      	strb	r3, [r7, #31]
 800a1e0:	e02d      	b.n	800a23e <VL53L0X_load_tuning_settings+0x1a2>
			}

		} else if (NumberOfWrites <= 4) {
 800a1e2:	7cfb      	ldrb	r3, [r7, #19]
 800a1e4:	2b04      	cmp	r3, #4
 800a1e6:	d828      	bhi.n	800a23a <VL53L0X_load_tuning_settings+0x19e>
			Address = *(pTuningSettingBuffer + Index);
 800a1e8:	697b      	ldr	r3, [r7, #20]
 800a1ea:	683a      	ldr	r2, [r7, #0]
 800a1ec:	4413      	add	r3, r2
 800a1ee:	781b      	ldrb	r3, [r3, #0]
 800a1f0:	74bb      	strb	r3, [r7, #18]
			Index++;
 800a1f2:	697b      	ldr	r3, [r7, #20]
 800a1f4:	3301      	adds	r3, #1
 800a1f6:	617b      	str	r3, [r7, #20]

			for (i = 0; i < NumberOfWrites; i++) {
 800a1f8:	2300      	movs	r3, #0
 800a1fa:	61bb      	str	r3, [r7, #24]
 800a1fc:	e00f      	b.n	800a21e <VL53L0X_load_tuning_settings+0x182>
				localBuffer[i] = *(pTuningSettingBuffer +
 800a1fe:	697b      	ldr	r3, [r7, #20]
 800a200:	683a      	ldr	r2, [r7, #0]
 800a202:	4413      	add	r3, r2
 800a204:	7819      	ldrb	r1, [r3, #0]
 800a206:	f107 0208 	add.w	r2, r7, #8
 800a20a:	69bb      	ldr	r3, [r7, #24]
 800a20c:	4413      	add	r3, r2
 800a20e:	460a      	mov	r2, r1
 800a210:	701a      	strb	r2, [r3, #0]
							Index);
				Index++;
 800a212:	697b      	ldr	r3, [r7, #20]
 800a214:	3301      	adds	r3, #1
 800a216:	617b      	str	r3, [r7, #20]
			for (i = 0; i < NumberOfWrites; i++) {
 800a218:	69bb      	ldr	r3, [r7, #24]
 800a21a:	3301      	adds	r3, #1
 800a21c:	61bb      	str	r3, [r7, #24]
 800a21e:	7cfb      	ldrb	r3, [r7, #19]
 800a220:	69ba      	ldr	r2, [r7, #24]
 800a222:	429a      	cmp	r2, r3
 800a224:	dbeb      	blt.n	800a1fe <VL53L0X_load_tuning_settings+0x162>
			}

			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 800a226:	7cfb      	ldrb	r3, [r7, #19]
 800a228:	f107 0208 	add.w	r2, r7, #8
 800a22c:	7cb9      	ldrb	r1, [r7, #18]
 800a22e:	6878      	ldr	r0, [r7, #4]
 800a230:	f000 fe96 	bl	800af60 <VL53L0X_WriteMulti>
 800a234:	4603      	mov	r3, r0
 800a236:	77fb      	strb	r3, [r7, #31]
 800a238:	e001      	b.n	800a23e <VL53L0X_load_tuning_settings+0x1a2>
					NumberOfWrites);

		} else {
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a23a:	23fc      	movs	r3, #252	; 0xfc
 800a23c:	77fb      	strb	r3, [r7, #31]
	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800a23e:	697b      	ldr	r3, [r7, #20]
 800a240:	683a      	ldr	r2, [r7, #0]
 800a242:	4413      	add	r3, r2
 800a244:	781b      	ldrb	r3, [r3, #0]
 800a246:	2b00      	cmp	r3, #0
 800a248:	d004      	beq.n	800a254 <VL53L0X_load_tuning_settings+0x1b8>
 800a24a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800a24e:	2b00      	cmp	r3, #0
 800a250:	f43f af2e 	beq.w	800a0b0 <VL53L0X_load_tuning_settings+0x14>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a254:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800a258:	4618      	mov	r0, r3
 800a25a:	3720      	adds	r7, #32
 800a25c:	46bd      	mov	sp, r7
 800a25e:	bd80      	pop	{r7, pc}

0800a260 <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 800a260:	b580      	push	{r7, lr}
 800a262:	b088      	sub	sp, #32
 800a264:	af00      	add	r7, sp, #0
 800a266:	60f8      	str	r0, [r7, #12]
 800a268:	60b9      	str	r1, [r7, #8]
 800a26a:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a26c:	2300      	movs	r3, #0
 800a26e:	77fb      	strb	r3, [r7, #31]

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	2200      	movs	r2, #0
 800a274:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 800a276:	f107 0313 	add.w	r3, r7, #19
 800a27a:	4619      	mov	r1, r3
 800a27c:	68f8      	ldr	r0, [r7, #12]
 800a27e:	f7fc fd55 	bl	8006d2c <VL53L0X_GetXTalkCompensationEnable>
 800a282:	4603      	mov	r3, r0
 800a284:	77fb      	strb	r3, [r7, #31]
	if (Status == VL53L0X_ERROR_NONE) {
 800a286:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d111      	bne.n	800a2b2 <VL53L0X_get_total_xtalk_rate+0x52>

		if (xtalkCompEnable) {
 800a28e:	7cfb      	ldrb	r3, [r7, #19]
 800a290:	2b00      	cmp	r3, #0
 800a292:	d00e      	beq.n	800a2b2 <VL53L0X_get_total_xtalk_rate+0x52>

			VL53L0X_GETPARAMETERFIELD(
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	6a1b      	ldr	r3, [r3, #32]
 800a298:	61bb      	str	r3, [r7, #24]
				XTalkCompensationRateMegaCps,
				xtalkPerSpadMegaCps);

			/* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
 800a29a:	68bb      	ldr	r3, [r7, #8]
 800a29c:	8a9b      	ldrh	r3, [r3, #20]
 800a29e:	461a      	mov	r2, r3
			totalXtalkMegaCps =
 800a2a0:	69bb      	ldr	r3, [r7, #24]
 800a2a2:	fb02 f303 	mul.w	r3, r2, r3
 800a2a6:	617b      	str	r3, [r7, #20]
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
				(totalXtalkMegaCps + 0x80) >> 8;
 800a2a8:	697b      	ldr	r3, [r7, #20]
 800a2aa:	3380      	adds	r3, #128	; 0x80
 800a2ac:	0a1a      	lsrs	r2, r3, #8
			*ptotal_xtalk_rate_mcps =
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	601a      	str	r2, [r3, #0]
		}
	}

	return Status;
 800a2b2:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800a2b6:	4618      	mov	r0, r3
 800a2b8:	3720      	adds	r7, #32
 800a2ba:	46bd      	mov	sp, r7
 800a2bc:	bd80      	pop	{r7, pc}

0800a2be <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 800a2be:	b580      	push	{r7, lr}
 800a2c0:	b086      	sub	sp, #24
 800a2c2:	af00      	add	r7, sp, #0
 800a2c4:	60f8      	str	r0, [r7, #12]
 800a2c6:	60b9      	str	r1, [r7, #8]
 800a2c8:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a2ca:	2300      	movs	r3, #0
 800a2cc:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 800a2ce:	68bb      	ldr	r3, [r7, #8]
 800a2d0:	68da      	ldr	r2, [r3, #12]
	*ptotal_signal_rate_mcps =
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_get_total_xtalk_rate(
 800a2d6:	f107 0310 	add.w	r3, r7, #16
 800a2da:	461a      	mov	r2, r3
 800a2dc:	68b9      	ldr	r1, [r7, #8]
 800a2de:	68f8      	ldr	r0, [r7, #12]
 800a2e0:	f7ff ffbe 	bl	800a260 <VL53L0X_get_total_xtalk_rate>
 800a2e4:	4603      	mov	r3, r0
 800a2e6:	75fb      	strb	r3, [r7, #23]
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 800a2e8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	d105      	bne.n	800a2fc <VL53L0X_get_total_signal_rate+0x3e>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	681a      	ldr	r2, [r3, #0]
 800a2f4:	693b      	ldr	r3, [r7, #16]
 800a2f6:	441a      	add	r2, r3
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	601a      	str	r2, [r3, #0]

	return Status;
 800a2fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a300:	4618      	mov	r0, r3
 800a302:	3718      	adds	r7, #24
 800a304:	46bd      	mov	sp, r7
 800a306:	bd80      	pop	{r7, pc}

0800a308 <VL53L0X_calc_dmax>:
	FixPoint1616_t pwMult,
	uint32_t sigmaEstimateP1,
	FixPoint1616_t sigmaEstimateP2,
	uint32_t peakVcselDuration_us,
	uint32_t *pdmax_mm)
{
 800a308:	b580      	push	{r7, lr}
 800a30a:	b09a      	sub	sp, #104	; 0x68
 800a30c:	af00      	add	r7, sp, #0
 800a30e:	60f8      	str	r0, [r7, #12]
 800a310:	60b9      	str	r1, [r7, #8]
 800a312:	607a      	str	r2, [r7, #4]
 800a314:	603b      	str	r3, [r7, #0]
	const uint32_t cSigmaLimit		= 18;
 800a316:	2312      	movs	r3, #18
 800a318:	657b      	str	r3, [r7, #84]	; 0x54
	const FixPoint1616_t cSignalLimit	= 0x4000; /* 0.25 */
 800a31a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800a31e:	653b      	str	r3, [r7, #80]	; 0x50
	const FixPoint1616_t cSigmaEstRef	= 0x00000042; /* 0.001 */
 800a320:	2342      	movs	r3, #66	; 0x42
 800a322:	64fb      	str	r3, [r7, #76]	; 0x4c
	const uint32_t cAmbEffWidthSigmaEst_ns = 6;
 800a324:	2306      	movs	r3, #6
 800a326:	64bb      	str	r3, [r7, #72]	; 0x48
	const uint32_t cAmbEffWidthDMax_ns	   = 7;
 800a328:	2307      	movs	r3, #7
 800a32a:	647b      	str	r3, [r7, #68]	; 0x44
	FixPoint1616_t dmaxAmbient;
	FixPoint1616_t dmaxDarkTmp;
	FixPoint1616_t sigmaEstP2Tmp;
	uint32_t signalRateTemp_mcps;

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a32c:	2300      	movs	r3, #0
 800a32e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

	LOG_FUNCTION_START("");

	dmaxCalRange_mm =
		PALDevDataGet(Dev, DmaxCalRangeMilliMeter);
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	f8b3 3150 	ldrh.w	r3, [r3, #336]	; 0x150
	dmaxCalRange_mm =
 800a338:	63fb      	str	r3, [r7, #60]	; 0x3c

	dmaxCalSignalRateRtn_mcps =
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800a340:	63bb      	str	r3, [r7, #56]	; 0x38
		PALDevDataGet(Dev, DmaxCalSignalRateRtnMegaCps);

	/* uint32 * FixPoint1616 = FixPoint1616 */
	SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
 800a342:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a344:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a346:	fb02 f303 	mul.w	r3, r2, r3
 800a34a:	637b      	str	r3, [r7, #52]	; 0x34

	/* FixPoint1616 >> 8 = FixPoint2408 */
	SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
 800a34c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a34e:	3380      	adds	r3, #128	; 0x80
 800a350:	0a1b      	lsrs	r3, r3, #8
 800a352:	637b      	str	r3, [r7, #52]	; 0x34
	SignalAt0mm *= dmaxCalRange_mm;
 800a354:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a356:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a358:	fb02 f303 	mul.w	r3, r2, r3
 800a35c:	637b      	str	r3, [r7, #52]	; 0x34

	minSignalNeeded_p1 = 0;
 800a35e:	2300      	movs	r3, #0
 800a360:	667b      	str	r3, [r7, #100]	; 0x64
	if (totalCorrSignalRate_mcps > 0) {
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	2b00      	cmp	r3, #0
 800a366:	d01a      	beq.n	800a39e <VL53L0X_calc_dmax+0x96>

		/* Shift by 10 bits to increase resolution prior to the
		 * division */
		signalRateTemp_mcps = totalSignalRate_mcps << 10;
 800a368:	68bb      	ldr	r3, [r7, #8]
 800a36a:	029b      	lsls	r3, r3, #10
 800a36c:	633b      	str	r3, [r7, #48]	; 0x30

		/* Add rounding value prior to division */
		minSignalNeeded_p1 = signalRateTemp_mcps +
			(totalCorrSignalRate_mcps/2);
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	085b      	lsrs	r3, r3, #1
		minSignalNeeded_p1 = signalRateTemp_mcps +
 800a372:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a374:	4413      	add	r3, r2
 800a376:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint0626/FixPoint1616 = FixPoint2210 */
		minSignalNeeded_p1 /= totalCorrSignalRate_mcps;
 800a378:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a380:	667b      	str	r3, [r7, #100]	; 0x64

		/* Apply a factored version of the speed of light.
		 Correction to be applied at the end */
		minSignalNeeded_p1 *= 3;
 800a382:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800a384:	4613      	mov	r3, r2
 800a386:	005b      	lsls	r3, r3, #1
 800a388:	4413      	add	r3, r2
 800a38a:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint2210 * FixPoint2210 = FixPoint1220 */
		minSignalNeeded_p1 *= minSignalNeeded_p1;
 800a38c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a38e:	fb03 f303 	mul.w	r3, r3, r3
 800a392:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint1220 >> 16 = FixPoint2804 */
		minSignalNeeded_p1 = (minSignalNeeded_p1 + 0x8000) >> 16;
 800a394:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a396:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800a39a:	0c1b      	lsrs	r3, r3, #16
 800a39c:	667b      	str	r3, [r7, #100]	; 0x64
	}

	minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
 800a39e:	683b      	ldr	r3, [r7, #0]
 800a3a0:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800a3a2:	fb02 f303 	mul.w	r3, r2, r3
 800a3a6:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* FixPoint1616 >> 16 =	 uint32 */
	minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 800a3a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3aa:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800a3ae:	0c1b      	lsrs	r3, r3, #16
 800a3b0:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* uint32 * uint32	=  uint32 */
	minSignalNeeded_p2 *= minSignalNeeded_p2;
 800a3b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3b4:	fb03 f303 	mul.w	r3, r3, r3
 800a3b8:	62fb      	str	r3, [r7, #44]	; 0x2c
	/* Check sigmaEstimateP2
	 * If this value is too high there is not enough signal rate
	 * to calculate dmax value so set a suitable value to ensure
	 * a very small dmax.
	 */
	sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
 800a3ba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a3bc:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800a3c0:	0c1b      	lsrs	r3, r3, #16
 800a3c2:	62bb      	str	r3, [r7, #40]	; 0x28
	sigmaEstP2Tmp = (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns/2)/
 800a3c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a3c6:	085a      	lsrs	r2, r3, #1
 800a3c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3ca:	441a      	add	r2, r3
 800a3cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a3ce:	fbb2 f3f3 	udiv	r3, r2, r3
 800a3d2:	62bb      	str	r3, [r7, #40]	; 0x28
		cAmbEffWidthSigmaEst_ns;
	sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;
 800a3d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3d6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a3d8:	fb02 f303 	mul.w	r3, r2, r3
 800a3dc:	62bb      	str	r3, [r7, #40]	; 0x28

	if (sigmaEstP2Tmp > 0xffff) {
 800a3de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a3e4:	d302      	bcc.n	800a3ec <VL53L0X_calc_dmax+0xe4>
		minSignalNeeded_p3 = 0xfff00000;
 800a3e6:	4b54      	ldr	r3, [pc, #336]	; (800a538 <VL53L0X_calc_dmax+0x230>)
 800a3e8:	663b      	str	r3, [r7, #96]	; 0x60
 800a3ea:	e015      	b.n	800a418 <VL53L0X_calc_dmax+0x110>

		/* DMAX uses a different ambient width from sigma, so apply
		 * correction.
		 * Perform division before multiplication to prevent overflow.
		 */
		sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns/2)/
 800a3ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a3ee:	085a      	lsrs	r2, r3, #1
 800a3f0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a3f2:	441a      	add	r2, r3
 800a3f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a3f6:	fbb2 f3f3 	udiv	r3, r2, r3
 800a3fa:	677b      	str	r3, [r7, #116]	; 0x74
			cAmbEffWidthSigmaEst_ns;
		sigmaEstimateP2 *= cAmbEffWidthDMax_ns;
 800a3fc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a3fe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a400:	fb02 f303 	mul.w	r3, r2, r3
 800a404:	677b      	str	r3, [r7, #116]	; 0x74

		/* FixPoint1616 >> 16 = uint32 */
		minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
 800a406:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a408:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800a40c:	0c1b      	lsrs	r3, r3, #16
 800a40e:	663b      	str	r3, [r7, #96]	; 0x60

		minSignalNeeded_p3 *= minSignalNeeded_p3;
 800a410:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a412:	fb03 f303 	mul.w	r3, r3, r3
 800a416:	663b      	str	r3, [r7, #96]	; 0x60

	}

	/* FixPoint1814 / uint32 = FixPoint1814 */
	sigmaLimitTmp = ((cSigmaLimit << 14) + 500) / 1000;
 800a418:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a41a:	039b      	lsls	r3, r3, #14
 800a41c:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800a420:	4a46      	ldr	r2, [pc, #280]	; (800a53c <VL53L0X_calc_dmax+0x234>)
 800a422:	fba2 2303 	umull	r2, r3, r2, r3
 800a426:	099b      	lsrs	r3, r3, #6
 800a428:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1814 * FixPoint1814 = FixPoint3628 := FixPoint0428 */
	sigmaLimitTmp *= sigmaLimitTmp;
 800a42a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a42c:	fb03 f303 	mul.w	r3, r3, r3
 800a430:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
	sigmaEstSqTmp = cSigmaEstRef * cSigmaEstRef;
 800a432:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a434:	fb03 f303 	mul.w	r3, r3, r3
 800a438:	623b      	str	r3, [r7, #32]

	/* FixPoint3232 >> 4 = FixPoint0428 */
	sigmaEstSqTmp = (sigmaEstSqTmp + 0x08) >> 4;
 800a43a:	6a3b      	ldr	r3, [r7, #32]
 800a43c:	3308      	adds	r3, #8
 800a43e:	091b      	lsrs	r3, r3, #4
 800a440:	623b      	str	r3, [r7, #32]

	/* FixPoint0428 - FixPoint0428	= FixPoint0428 */
	sigmaLimitTmp -=  sigmaEstSqTmp;
 800a442:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a444:	6a3b      	ldr	r3, [r7, #32]
 800a446:	1ad3      	subs	r3, r2, r3
 800a448:	627b      	str	r3, [r7, #36]	; 0x24

	/* uint32_t * FixPoint0428 = FixPoint0428 */
	minSignalNeeded_p4 = 4 * 12 * sigmaLimitTmp;
 800a44a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a44c:	4613      	mov	r3, r2
 800a44e:	005b      	lsls	r3, r3, #1
 800a450:	4413      	add	r3, r2
 800a452:	011b      	lsls	r3, r3, #4
 800a454:	61fb      	str	r3, [r7, #28]

	/* FixPoint0428 >> 14 = FixPoint1814 */
	minSignalNeeded_p4 = (minSignalNeeded_p4 + 0x2000) >> 14;
 800a456:	69fb      	ldr	r3, [r7, #28]
 800a458:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800a45c:	0b9b      	lsrs	r3, r3, #14
 800a45e:	61fb      	str	r3, [r7, #28]

	/* uint32 + uint32 = uint32 */
	minSignalNeeded = (minSignalNeeded_p2 + minSignalNeeded_p3);
 800a460:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a462:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a464:	4413      	add	r3, r2
 800a466:	61bb      	str	r3, [r7, #24]

	/* uint32 / uint32 = uint32 */
	minSignalNeeded += (peakVcselDuration_us/2);
 800a468:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a46a:	085b      	lsrs	r3, r3, #1
 800a46c:	69ba      	ldr	r2, [r7, #24]
 800a46e:	4413      	add	r3, r2
 800a470:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= peakVcselDuration_us;
 800a472:	69ba      	ldr	r2, [r7, #24]
 800a474:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a476:	fbb2 f3f3 	udiv	r3, r2, r3
 800a47a:	61bb      	str	r3, [r7, #24]

	/* uint32 << 14 = FixPoint1814 */
	minSignalNeeded <<= 14;
 800a47c:	69bb      	ldr	r3, [r7, #24]
 800a47e:	039b      	lsls	r3, r3, #14
 800a480:	61bb      	str	r3, [r7, #24]

	/* FixPoint1814 / FixPoint1814 = uint32 */
	minSignalNeeded += (minSignalNeeded_p4/2);
 800a482:	69fb      	ldr	r3, [r7, #28]
 800a484:	085b      	lsrs	r3, r3, #1
 800a486:	69ba      	ldr	r2, [r7, #24]
 800a488:	4413      	add	r3, r2
 800a48a:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= minSignalNeeded_p4;
 800a48c:	69ba      	ldr	r2, [r7, #24]
 800a48e:	69fb      	ldr	r3, [r7, #28]
 800a490:	fbb2 f3f3 	udiv	r3, r2, r3
 800a494:	61bb      	str	r3, [r7, #24]

	/* FixPoint3200 * FixPoint2804 := FixPoint2804*/
	minSignalNeeded *= minSignalNeeded_p1;
 800a496:	69bb      	ldr	r3, [r7, #24]
 800a498:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800a49a:	fb02 f303 	mul.w	r3, r2, r3
 800a49e:	61bb      	str	r3, [r7, #24]
	 * and 10E-22 on the denominator.
	 * We do this because 32bit fix point calculation can't
	 * handle the larger and smaller elements of this equation,
	 * i.e. speed of light and pulse widths.
	 */
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800a4a0:	69bb      	ldr	r3, [r7, #24]
 800a4a2:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800a4a6:	4a25      	ldr	r2, [pc, #148]	; (800a53c <VL53L0X_calc_dmax+0x234>)
 800a4a8:	fba2 2303 	umull	r2, r3, r2, r3
 800a4ac:	099b      	lsrs	r3, r3, #6
 800a4ae:	61bb      	str	r3, [r7, #24]
	minSignalNeeded <<= 4;
 800a4b0:	69bb      	ldr	r3, [r7, #24]
 800a4b2:	011b      	lsls	r3, r3, #4
 800a4b4:	61bb      	str	r3, [r7, #24]

	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800a4b6:	69bb      	ldr	r3, [r7, #24]
 800a4b8:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800a4bc:	4a1f      	ldr	r2, [pc, #124]	; (800a53c <VL53L0X_calc_dmax+0x234>)
 800a4be:	fba2 2303 	umull	r2, r3, r2, r3
 800a4c2:	099b      	lsrs	r3, r3, #6
 800a4c4:	61bb      	str	r3, [r7, #24]

	/* FixPoint1616 >> 8 = FixPoint2408 */
	signalLimitTmp = (cSignalLimit + 0x80) >> 8;
 800a4c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a4c8:	3380      	adds	r3, #128	; 0x80
 800a4ca:	0a1b      	lsrs	r3, r3, #8
 800a4cc:	617b      	str	r3, [r7, #20]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (signalLimitTmp != 0)
 800a4ce:	697b      	ldr	r3, [r7, #20]
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d008      	beq.n	800a4e6 <VL53L0X_calc_dmax+0x1de>
		dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2))
 800a4d4:	697b      	ldr	r3, [r7, #20]
 800a4d6:	085a      	lsrs	r2, r3, #1
 800a4d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a4da:	441a      	add	r2, r3
 800a4dc:	697b      	ldr	r3, [r7, #20]
 800a4de:	fbb2 f3f3 	udiv	r3, r2, r3
 800a4e2:	65bb      	str	r3, [r7, #88]	; 0x58
 800a4e4:	e001      	b.n	800a4ea <VL53L0X_calc_dmax+0x1e2>
			/ signalLimitTmp;
	else
		dmaxDarkTmp = 0;
 800a4e6:	2300      	movs	r3, #0
 800a4e8:	65bb      	str	r3, [r7, #88]	; 0x58

	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 800a4ea:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800a4ec:	f7fe f9b7 	bl	800885e <VL53L0X_isqrt>
 800a4f0:	6138      	str	r0, [r7, #16]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (minSignalNeeded != 0)
 800a4f2:	69bb      	ldr	r3, [r7, #24]
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d008      	beq.n	800a50a <VL53L0X_calc_dmax+0x202>
		dmaxAmbient = (SignalAt0mm + minSignalNeeded/2)
 800a4f8:	69bb      	ldr	r3, [r7, #24]
 800a4fa:	085a      	lsrs	r2, r3, #1
 800a4fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a4fe:	441a      	add	r2, r3
 800a500:	69bb      	ldr	r3, [r7, #24]
 800a502:	fbb2 f3f3 	udiv	r3, r2, r3
 800a506:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a508:	e001      	b.n	800a50e <VL53L0X_calc_dmax+0x206>
			/ minSignalNeeded;
	else
		dmaxAmbient = 0;
 800a50a:	2300      	movs	r3, #0
 800a50c:	65fb      	str	r3, [r7, #92]	; 0x5c

	dmaxAmbient = VL53L0X_isqrt(dmaxAmbient);
 800a50e:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800a510:	f7fe f9a5 	bl	800885e <VL53L0X_isqrt>
 800a514:	65f8      	str	r0, [r7, #92]	; 0x5c

	*pdmax_mm = dmaxDark;
 800a516:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a518:	693a      	ldr	r2, [r7, #16]
 800a51a:	601a      	str	r2, [r3, #0]
	if (dmaxDark > dmaxAmbient)
 800a51c:	693a      	ldr	r2, [r7, #16]
 800a51e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a520:	429a      	cmp	r2, r3
 800a522:	d902      	bls.n	800a52a <VL53L0X_calc_dmax+0x222>
		*pdmax_mm = dmaxAmbient;
 800a524:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a526:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a528:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);

	return Status;
 800a52a:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
}
 800a52e:	4618      	mov	r0, r3
 800a530:	3768      	adds	r7, #104	; 0x68
 800a532:	46bd      	mov	sp, r7
 800a534:	bd80      	pop	{r7, pc}
 800a536:	bf00      	nop
 800a538:	fff00000 	.word	0xfff00000
 800a53c:	10624dd3 	.word	0x10624dd3

0800a540 <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate,
	uint32_t *pDmax_mm)
{
 800a540:	b580      	push	{r7, lr}
 800a542:	b0b2      	sub	sp, #200	; 0xc8
 800a544:	af04      	add	r7, sp, #16
 800a546:	60f8      	str	r0, [r7, #12]
 800a548:	60b9      	str	r1, [r7, #8]
 800a54a:	607a      	str	r2, [r7, #4]
 800a54c:	603b      	str	r3, [r7, #0]
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cPulseEffectiveWidth_centi_ns   = 800;
 800a54e:	f44f 7348 	mov.w	r3, #800	; 0x320
 800a552:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cAmbientEffectiveWidth_centi_ns = 600;
 800a556:	f44f 7316 	mov.w	r3, #600	; 0x258
 800a55a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	const FixPoint1616_t cSigmaEstRef	= 0x00000042; /* 0.001 */
 800a55e:	2342      	movs	r3, #66	; 0x42
 800a560:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	const uint32_t cVcselPulseWidth_ps	= 4700; /* pico secs */
 800a564:	f241 235c 	movw	r3, #4700	; 0x125c
 800a568:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	const FixPoint1616_t cSigmaEstMax	= 0x028F87AE;
 800a56c:	4b6b      	ldr	r3, [pc, #428]	; (800a71c <VL53L0X_calc_sigma_estimate+0x1dc>)
 800a56e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	const FixPoint1616_t cSigmaEstRtnMax	= 0xF000;
 800a572:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800a576:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	const FixPoint1616_t cAmbToSignalRatioMax = 0xF0000000/
 800a57a:	f04f 4270 	mov.w	r2, #4026531840	; 0xf0000000
 800a57e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800a582:	fbb2 f3f3 	udiv	r3, r2, r3
 800a586:	67fb      	str	r3, [r7, #124]	; 0x7c
		cAmbientEffectiveWidth_centi_ns;
	/* Time Of Flight per mm (6.6 pico secs) */
	const FixPoint1616_t cTOF_per_mm_ps		= 0x0006999A;
 800a588:	4b65      	ldr	r3, [pc, #404]	; (800a720 <VL53L0X_calc_sigma_estimate+0x1e0>)
 800a58a:	67bb      	str	r3, [r7, #120]	; 0x78
	const uint32_t c16BitRoundingParam		= 0x00008000;
 800a58c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a590:	677b      	str	r3, [r7, #116]	; 0x74
	const FixPoint1616_t cMaxXTalk_kcps		= 0x00320000;
 800a592:	f44f 1348 	mov.w	r3, #3276800	; 0x320000
 800a596:	673b      	str	r3, [r7, #112]	; 0x70
	const uint32_t cPllPeriod_ps			= 1655;
 800a598:	f240 6377 	movw	r3, #1655	; 0x677
 800a59c:	66fb      	str	r3, [r7, #108]	; 0x6c
	FixPoint1616_t xTalkCorrection;
	FixPoint1616_t ambientRate_kcps;
	FixPoint1616_t peakSignalRate_kcps;
	FixPoint1616_t xTalkCompRate_mcps;
	uint32_t xTalkCompRate_kcps;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a59e:	2300      	movs	r3, #0
 800a5a0:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3
	 *	- SigmaEstEffAmbWidth
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	6a1b      	ldr	r3, [r3, #32]
 800a5a8:	617b      	str	r3, [r7, #20]
	 * We work in kcps rather than mcps as this helps keep within the
	 * confines of the 32 Fix1616 type.
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 800a5aa:	68bb      	ldr	r3, [r7, #8]
 800a5ac:	691b      	ldr	r3, [r3, #16]
 800a5ae:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a5b2:	fb02 f303 	mul.w	r3, r2, r3
	ambientRate_kcps =
 800a5b6:	0c1b      	lsrs	r3, r3, #16
 800a5b8:	66bb      	str	r3, [r7, #104]	; 0x68

	correctedSignalRate_mcps =
 800a5ba:	68bb      	ldr	r3, [r7, #8]
 800a5bc:	68db      	ldr	r3, [r3, #12]
 800a5be:	667b      	str	r3, [r7, #100]	; 0x64
		pRangingMeasurementData->SignalRateRtnMegaCps;


	Status = VL53L0X_get_total_signal_rate(
 800a5c0:	f107 0310 	add.w	r3, r7, #16
 800a5c4:	461a      	mov	r2, r3
 800a5c6:	68b9      	ldr	r1, [r7, #8]
 800a5c8:	68f8      	ldr	r0, [r7, #12]
 800a5ca:	f7ff fe78 	bl	800a2be <VL53L0X_get_total_signal_rate>
 800a5ce:	4603      	mov	r3, r0
 800a5d0:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 800a5d4:	f107 0314 	add.w	r3, r7, #20
 800a5d8:	461a      	mov	r2, r3
 800a5da:	68b9      	ldr	r1, [r7, #8]
 800a5dc:	68f8      	ldr	r0, [r7, #12]
 800a5de:	f7ff fe3f 	bl	800a260 <VL53L0X_get_total_xtalk_rate>
 800a5e2:	4603      	mov	r3, r0
 800a5e4:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3


	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 800a5e8:	693b      	ldr	r3, [r7, #16]
 800a5ea:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a5ee:	fb02 f303 	mul.w	r3, r2, r3
 800a5f2:	663b      	str	r3, [r7, #96]	; 0x60
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 800a5f4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a5f6:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800a5fa:	0c1b      	lsrs	r3, r3, #16
 800a5fc:	663b      	str	r3, [r7, #96]	; 0x60

	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 800a5fe:	697b      	ldr	r3, [r7, #20]
 800a600:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a604:	fb02 f303 	mul.w	r3, r2, r3
 800a608:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 800a60c:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800a610:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a612:	429a      	cmp	r2, r3
 800a614:	d902      	bls.n	800a61c <VL53L0X_calc_sigma_estimate+0xdc>
		xTalkCompRate_kcps = cMaxXTalk_kcps;
 800a616:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a618:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

	if (Status == VL53L0X_ERROR_NONE) {
 800a61c:	f997 30a3 	ldrsb.w	r3, [r7, #163]	; 0xa3
 800a620:	2b00      	cmp	r3, #0
 800a622:	d164      	bne.n	800a6ee <VL53L0X_calc_sigma_estimate+0x1ae>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800a62a:	65fb      	str	r3, [r7, #92]	; 0x5c
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 800a632:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800a636:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 800a63a:	461a      	mov	r2, r3
 800a63c:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800a63e:	68f8      	ldr	r0, [r7, #12]
 800a640:	f7fe feb0 	bl	80093a4 <VL53L0X_calc_timeout_mclks>
 800a644:	6578      	str	r0, [r7, #84]	; 0x54
			Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

		/* Calculate pre-range macro periods */
		preRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800a64c:	653b      	str	r3, [r7, #80]	; 0x50
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
 800a654:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800a658:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800a65c:	461a      	mov	r2, r3
 800a65e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800a660:	68f8      	ldr	r0, [r7, #12]
 800a662:	f7fe fe9f 	bl	80093a4 <VL53L0X_calc_timeout_mclks>
 800a666:	64b8      	str	r0, [r7, #72]	; 0x48
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
 800a668:	2303      	movs	r3, #3
 800a66a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
		if (finalRangeVcselPCLKS == 8)
 800a66e:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 800a672:	2b08      	cmp	r3, #8
 800a674:	d102      	bne.n	800a67c <VL53L0X_calc_sigma_estimate+0x13c>
			vcselWidth = 2;
 800a676:	2302      	movs	r3, #2
 800a678:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c


		peakVcselDuration_us = vcselWidth * 2048 *
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
 800a67c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a67e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a680:	4413      	add	r3, r2
		peakVcselDuration_us = vcselWidth * 2048 *
 800a682:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800a686:	fb02 f303 	mul.w	r3, r2, r3
 800a68a:	02db      	lsls	r3, r3, #11
 800a68c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800a690:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a694:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800a698:	4a22      	ldr	r2, [pc, #136]	; (800a724 <VL53L0X_calc_sigma_estimate+0x1e4>)
 800a69a:	fba2 2303 	umull	r2, r3, r2, r3
 800a69e:	099b      	lsrs	r3, r3, #6
 800a6a0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		peakVcselDuration_us *= cPllPeriod_ps;
 800a6a4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a6a8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800a6aa:	fb02 f303 	mul.w	r3, r2, r3
 800a6ae:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800a6b2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a6b6:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800a6ba:	4a1a      	ldr	r2, [pc, #104]	; (800a724 <VL53L0X_calc_sigma_estimate+0x1e4>)
 800a6bc:	fba2 2303 	umull	r2, r3, r2, r3
 800a6c0:	099b      	lsrs	r3, r3, #6
 800a6c2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 800a6c6:	693b      	ldr	r3, [r7, #16]
 800a6c8:	3380      	adds	r3, #128	; 0x80
 800a6ca:	0a1b      	lsrs	r3, r3, #8
 800a6cc:	613b      	str	r3, [r7, #16]

		/* Fix2408 * uint32 = Fix2408 */
		vcselTotalEventsRtn = totalSignalRate_mcps *
 800a6ce:	693a      	ldr	r2, [r7, #16]
 800a6d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a6d4:	fb02 f303 	mul.w	r3, r2, r3
 800a6d8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
			peakVcselDuration_us;

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 800a6dc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800a6e0:	3380      	adds	r3, #128	; 0x80
 800a6e2:	0a1b      	lsrs	r3, r3, #8
 800a6e4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 800a6e8:	693b      	ldr	r3, [r7, #16]
 800a6ea:	021b      	lsls	r3, r3, #8
 800a6ec:	613b      	str	r3, [r7, #16]
	}

	if (Status != VL53L0X_ERROR_NONE) {
 800a6ee:	f997 30a3 	ldrsb.w	r3, [r7, #163]	; 0xa3
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d002      	beq.n	800a6fc <VL53L0X_calc_sigma_estimate+0x1bc>
		LOG_FUNCTION_END(Status);
		return Status;
 800a6f6:	f997 30a3 	ldrsb.w	r3, [r7, #163]	; 0xa3
 800a6fa:	e127      	b.n	800a94c <VL53L0X_calc_sigma_estimate+0x40c>
	}

	if (peakSignalRate_kcps == 0) {
 800a6fc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d112      	bne.n	800a728 <VL53L0X_calc_sigma_estimate+0x1e8>
		*pSigmaEstimate = cSigmaEstMax;
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800a708:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800a710:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
		*pDmax_mm = 0;
 800a714:	683b      	ldr	r3, [r7, #0]
 800a716:	2200      	movs	r2, #0
 800a718:	601a      	str	r2, [r3, #0]
 800a71a:	e115      	b.n	800a948 <VL53L0X_calc_sigma_estimate+0x408>
 800a71c:	028f87ae 	.word	0x028f87ae
 800a720:	0006999a 	.word	0x0006999a
 800a724:	10624dd3 	.word	0x10624dd3
	} else {
		if (vcselTotalEventsRtn < 1)
 800a728:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d102      	bne.n	800a736 <VL53L0X_calc_sigma_estimate+0x1f6>
			vcselTotalEventsRtn = 1;
 800a730:	2301      	movs	r3, #1
 800a732:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
		 * deltaT_ps represents the time of flight in pico secs for the
		 * current range measurement, using the "TOF per mm" constant
		 * (in ps).
		 */

		sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;
 800a736:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800a73a:	647b      	str	r3, [r7, #68]	; 0x44

		/* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 800a73c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a73e:	041a      	lsls	r2, r3, #16
 800a740:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a742:	fbb2 f3f3 	udiv	r3, r2, r3
 800a746:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 800a74a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800a74e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a750:	429a      	cmp	r2, r3
 800a752:	d902      	bls.n	800a75a <VL53L0X_calc_sigma_estimate+0x21a>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
 800a754:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a756:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 800a75a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800a75e:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800a762:	fb02 f303 	mul.w	r3, r2, r3
 800a766:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 800a76a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800a76e:	4613      	mov	r3, r2
 800a770:	005b      	lsls	r3, r3, #1
 800a772:	4413      	add	r3, r2
 800a774:	009b      	lsls	r3, r3, #2
 800a776:	4618      	mov	r0, r3
 800a778:	f7fe f871 	bl	800885e <VL53L0X_isqrt>
 800a77c:	4603      	mov	r3, r0
 800a77e:	005b      	lsls	r3, r3, #1
 800a780:	643b      	str	r3, [r7, #64]	; 0x40

		/* uint32 * FixPoint1616 = FixPoint1616 */
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 800a782:	68bb      	ldr	r3, [r7, #8]
 800a784:	891b      	ldrh	r3, [r3, #8]
 800a786:	461a      	mov	r2, r3
 800a788:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a78a:	fb02 f303 	mul.w	r3, r2, r3
 800a78e:	63fb      	str	r3, [r7, #60]	; 0x3c
		 * (uint32 << 16) - FixPoint1616 = FixPoint1616.
		 * Divide result by 1000 to convert to mcps.
		 * 500 is added to ensure rounding when integer division
		 * truncates.
		 */
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800a790:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a792:	041a      	lsls	r2, r3, #16
 800a794:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800a798:	1ad3      	subs	r3, r2, r3
			xTalkCompRate_kcps) + 500)/1000;
 800a79a:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800a79e:	4a6d      	ldr	r2, [pc, #436]	; (800a954 <VL53L0X_calc_sigma_estimate+0x414>)
 800a7a0:	fba2 2303 	umull	r2, r3, r2, r3
 800a7a4:	099b      	lsrs	r3, r3, #6
 800a7a6:	63bb      	str	r3, [r7, #56]	; 0x38

		/* vcselRate + xtalkCompRate */
		diff2_mcps = (((peakSignalRate_kcps << 16) +
 800a7a8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a7aa:	041a      	lsls	r2, r3, #16
 800a7ac:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800a7b0:	4413      	add	r3, r2
			xTalkCompRate_kcps) + 500)/1000;
 800a7b2:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		diff2_mcps = (((peakSignalRate_kcps << 16) +
 800a7b6:	4a67      	ldr	r2, [pc, #412]	; (800a954 <VL53L0X_calc_sigma_estimate+0x414>)
 800a7b8:	fba2 2303 	umull	r2, r3, r2, r3
 800a7bc:	099b      	lsrs	r3, r3, #6
 800a7be:	637b      	str	r3, [r7, #52]	; 0x34

		/* Shift by 8 bits to increase resolution prior to the
		 * division */
		diff1_mcps <<= 8;
 800a7c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7c2:	021b      	lsls	r3, r3, #8
 800a7c4:	63bb      	str	r3, [r7, #56]	; 0x38

		/* FixPoint0824/FixPoint1616 = FixPoint2408 */
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 800a7c6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a7c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a7ca:	fbb2 f3f3 	udiv	r3, r2, r3
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	bfb8      	it	lt
 800a7d2:	425b      	neglt	r3, r3
 800a7d4:	633b      	str	r3, [r7, #48]	; 0x30

		/* FixPoint2408 << 8 = FixPoint1616 */
		xTalkCorrection <<= 8;
 800a7d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7d8:	021b      	lsls	r3, r3, #8
 800a7da:	633b      	str	r3, [r7, #48]	; 0x30

		/* FixPoint1616/uint32 = FixPoint1616 */
		pwMult = deltaT_ps/cVcselPulseWidth_ps; /* smaller than 1.0f */
 800a7dc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a7de:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a7e2:	fbb2 f3f3 	udiv	r3, r2, r3
 800a7e6:	62fb      	str	r3, [r7, #44]	; 0x2c
		/*
		 * FixPoint1616 * FixPoint1616 = FixPoint3232, however both
		 * values are small enough such that32 bits will not be
		 * exceeded.
		 */
		pwMult *= ((1 << 16) - xTalkCorrection);
 800a7e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7ea:	f5c3 3280 	rsb	r2, r3, #65536	; 0x10000
 800a7ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7f0:	fb02 f303 	mul.w	r3, r2, r3
 800a7f4:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* (FixPoint3232 >> 16) = FixPoint1616 */
		pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 800a7f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a7f8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a7fa:	4413      	add	r3, r2
 800a7fc:	0c1b      	lsrs	r3, r3, #16
 800a7fe:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint1616 + FixPoint1616 = FixPoint1616 */
		pwMult += (1 << 16);
 800a800:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a802:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800a806:	62fb      	str	r3, [r7, #44]	; 0x2c
		/*
		 * At this point the value will be 1.xx, therefore if we square
		 * the value this will exceed 32 bits. To address this perform
		 * a single shift to the right before the multiplication.
		 */
		pwMult >>= 1;
 800a808:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a80a:	085b      	lsrs	r3, r3, #1
 800a80c:	62fb      	str	r3, [r7, #44]	; 0x2c
		/* FixPoint1715 * FixPoint1715 = FixPoint3430 */
		pwMult = pwMult * pwMult;
 800a80e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a810:	fb03 f303 	mul.w	r3, r3, r3
 800a814:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* (FixPoint3430 >> 14) = Fix1616 */
		pwMult >>= 14;
 800a816:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a818:	0b9b      	lsrs	r3, r3, #14
 800a81a:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint1616 * uint32 = FixPoint1616 */
		sqr1 = pwMult * sigmaEstimateP1;
 800a81c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a81e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a820:	fb02 f303 	mul.w	r3, r2, r3
 800a824:	62bb      	str	r3, [r7, #40]	; 0x28

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr1 = (sqr1 + 0x8000) >> 16;
 800a826:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a828:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800a82c:	0c1b      	lsrs	r3, r3, #16
 800a82e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr1 *= sqr1;
 800a830:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a832:	fb03 f303 	mul.w	r3, r3, r3
 800a836:	62bb      	str	r3, [r7, #40]	; 0x28

		sqr2 = sigmaEstimateP2;
 800a838:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800a83c:	627b      	str	r3, [r7, #36]	; 0x24

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr2 = (sqr2 + 0x8000) >> 16;
 800a83e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a840:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800a844:	0c1b      	lsrs	r3, r3, #16
 800a846:	627b      	str	r3, [r7, #36]	; 0x24

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr2 *= sqr2;
 800a848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a84a:	fb03 f303 	mul.w	r3, r3, r3
 800a84e:	627b      	str	r3, [r7, #36]	; 0x24

		/* FixPoint64000 + FixPoint6400 = FixPoint6400 */
		sqrSum = sqr1 + sqr2;
 800a850:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a854:	4413      	add	r3, r2
 800a856:	623b      	str	r3, [r7, #32]

		/* SQRT(FixPoin6400) = FixPoint3200 */
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 800a858:	6a38      	ldr	r0, [r7, #32]
 800a85a:	f7fe f800 	bl	800885e <VL53L0X_isqrt>
 800a85e:	61f8      	str	r0, [r7, #28]

		/* (FixPoint3200 << 16) = FixPoint1616 */
		sqrtResult_centi_ns <<= 16;
 800a860:	69fb      	ldr	r3, [r7, #28]
 800a862:	041b      	lsls	r3, r3, #16
 800a864:	61fb      	str	r3, [r7, #28]
		/*
		 * Note that the Speed Of Light is expressed in um per 1E-10
		 * seconds (2997) Therefore to get mm/ns we have to divide by
		 * 10000
		 */
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 800a866:	69fb      	ldr	r3, [r7, #28]
 800a868:	3332      	adds	r3, #50	; 0x32
 800a86a:	4a3b      	ldr	r2, [pc, #236]	; (800a958 <VL53L0X_calc_sigma_estimate+0x418>)
 800a86c:	fba2 2303 	umull	r2, r3, r2, r3
 800a870:	095a      	lsrs	r2, r3, #5
 800a872:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a874:	fbb2 f3f3 	udiv	r3, r2, r3
 800a878:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 800a87c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800a880:	f640 32b5 	movw	r2, #2997	; 0xbb5
 800a884:	fb02 f303 	mul.w	r3, r2, r3
 800a888:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

		/* Add 5000 before dividing by 10000 to ensure rounding. */
		sigmaEstRtn		 += 5000;
 800a88c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800a890:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 800a894:	3308      	adds	r3, #8
 800a896:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		sigmaEstRtn		 /= 10000;
 800a89a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800a89e:	4a2f      	ldr	r2, [pc, #188]	; (800a95c <VL53L0X_calc_sigma_estimate+0x41c>)
 800a8a0:	fba2 2303 	umull	r2, r3, r2, r3
 800a8a4:	0b5b      	lsrs	r3, r3, #13
 800a8a6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

		if (sigmaEstRtn > cSigmaEstRtnMax) {
 800a8aa:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800a8ae:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800a8b2:	429a      	cmp	r2, r3
 800a8b4:	d903      	bls.n	800a8be <VL53L0X_calc_sigma_estimate+0x37e>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstRtn = cSigmaEstRtnMax;
 800a8b6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800a8ba:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		}

		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr1 = sigmaEstRtn * sigmaEstRtn;
 800a8be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800a8c2:	fb03 f303 	mul.w	r3, r3, r3
 800a8c6:	62bb      	str	r3, [r7, #40]	; 0x28
		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr2 = cSigmaEstRef * cSigmaEstRef;
 800a8c8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a8cc:	fb03 f303 	mul.w	r3, r3, r3
 800a8d0:	627b      	str	r3, [r7, #36]	; 0x24

		/* sqrt(FixPoint3232) = FixPoint1616 */
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 800a8d2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a8d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8d6:	4413      	add	r3, r2
 800a8d8:	4618      	mov	r0, r3
 800a8da:	f7fd ffc0 	bl	800885e <VL53L0X_isqrt>
 800a8de:	61b8      	str	r0, [r7, #24]
		 * Note that the Shift by 4 bits increases resolution prior to
		 * the sqrt, therefore the result must be shifted by 2 bits to
		 * the right to revert back to the FixPoint1616 format.
		 */

		sigmaEstimate	 = 1000 * sqrtResult;
 800a8e0:	69bb      	ldr	r3, [r7, #24]
 800a8e2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a8e6:	fb02 f303 	mul.w	r3, r2, r3
 800a8ea:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 800a8ee:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d009      	beq.n	800a908 <VL53L0X_calc_sigma_estimate+0x3c8>
 800a8f4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	d005      	beq.n	800a908 <VL53L0X_calc_sigma_estimate+0x3c8>
 800a8fc:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800a900:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a904:	429a      	cmp	r2, r3
 800a906:	d903      	bls.n	800a910 <VL53L0X_calc_sigma_estimate+0x3d0>
				(sigmaEstimate > cSigmaEstMax)) {
				sigmaEstimate = cSigmaEstMax;
 800a908:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a90c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		}

		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800a916:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	681a      	ldr	r2, [r3, #0]
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
		Status = VL53L0X_calc_dmax(
 800a922:	6939      	ldr	r1, [r7, #16]
 800a924:	683b      	ldr	r3, [r7, #0]
 800a926:	9303      	str	r3, [sp, #12]
 800a928:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a92c:	9302      	str	r3, [sp, #8]
 800a92e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800a932:	9301      	str	r3, [sp, #4]
 800a934:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a936:	9300      	str	r3, [sp, #0]
 800a938:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a93a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800a93c:	68f8      	ldr	r0, [r7, #12]
 800a93e:	f7ff fce3 	bl	800a308 <VL53L0X_calc_dmax>
 800a942:	4603      	mov	r3, r0
 800a944:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3
			peakVcselDuration_us,
			pDmax_mm);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a948:	f997 30a3 	ldrsb.w	r3, [r7, #163]	; 0xa3
}
 800a94c:	4618      	mov	r0, r3
 800a94e:	37b8      	adds	r7, #184	; 0xb8
 800a950:	46bd      	mov	sp, r7
 800a952:	bd80      	pop	{r7, pc}
 800a954:	10624dd3 	.word	0x10624dd3
 800a958:	51eb851f 	.word	0x51eb851f
 800a95c:	d1b71759 	.word	0xd1b71759

0800a960 <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 800a960:	b580      	push	{r7, lr}
 800a962:	b090      	sub	sp, #64	; 0x40
 800a964:	af00      	add	r7, sp, #0
 800a966:	60f8      	str	r0, [r7, #12]
 800a968:	607a      	str	r2, [r7, #4]
 800a96a:	461a      	mov	r2, r3
 800a96c:	460b      	mov	r3, r1
 800a96e:	72fb      	strb	r3, [r7, #11]
 800a970:	4613      	mov	r3, r2
 800a972:	813b      	strh	r3, [r7, #8]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a974:	2300      	movs	r3, #0
 800a976:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
 800a97a:	2300      	movs	r3, #0
 800a97c:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	uint8_t SignalRefClipflag = 0;
 800a980:	2300      	movs	r3, #0
 800a982:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	uint8_t RangeIgnoreThresholdflag = 0;
 800a986:	2300      	movs	r3, #0
 800a988:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	uint8_t SigmaLimitCheckEnable = 0;
 800a98c:	2300      	movs	r3, #0
 800a98e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 800a992:	2300      	movs	r3, #0
 800a994:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	uint8_t SignalRefClipLimitCheckEnable = 0;
 800a998:	2300      	movs	r3, #0
 800a99a:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 800a99e:	2300      	movs	r3, #0
 800a9a0:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	FixPoint1616_t SigmaEstimate;
	FixPoint1616_t SigmaLimitValue;
	FixPoint1616_t SignalRefClipValue;
	FixPoint1616_t RangeIgnoreThresholdValue;
	FixPoint1616_t SignalRatePerSpad;
	uint8_t DeviceRangeStatusInternal = 0;
 800a9a4:	2300      	movs	r3, #0
 800a9a6:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	uint16_t tmpWord = 0;
 800a9aa:	2300      	movs	r3, #0
 800a9ac:	82fb      	strh	r3, [r7, #22]
	uint8_t Temp8;
	uint32_t Dmax_mm = 0;
 800a9ae:	2300      	movs	r3, #0
 800a9b0:	613b      	str	r3, [r7, #16]
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 800a9b2:	7afb      	ldrb	r3, [r7, #11]
 800a9b4:	10db      	asrs	r3, r3, #3
 800a9b6:	b2db      	uxtb	r3, r3
 800a9b8:	f003 030f 	and.w	r3, r3, #15
 800a9bc:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32

	if (DeviceRangeStatusInternal == 0 ||
 800a9c0:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	d017      	beq.n	800a9f8 <VL53L0X_get_pal_range_status+0x98>
 800a9c8:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a9cc:	2b05      	cmp	r3, #5
 800a9ce:	d013      	beq.n	800a9f8 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 5 ||
 800a9d0:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a9d4:	2b07      	cmp	r3, #7
 800a9d6:	d00f      	beq.n	800a9f8 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 7 ||
 800a9d8:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a9dc:	2b0c      	cmp	r3, #12
 800a9de:	d00b      	beq.n	800a9f8 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 12 ||
 800a9e0:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a9e4:	2b0d      	cmp	r3, #13
 800a9e6:	d007      	beq.n	800a9f8 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 13 ||
 800a9e8:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a9ec:	2b0e      	cmp	r3, #14
 800a9ee:	d003      	beq.n	800a9f8 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 14 ||
 800a9f0:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a9f4:	2b0f      	cmp	r3, #15
 800a9f6:	d103      	bne.n	800aa00 <VL53L0X_get_pal_range_status+0xa0>
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 800a9f8:	2301      	movs	r3, #1
 800a9fa:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 800a9fe:	e002      	b.n	800aa06 <VL53L0X_get_pal_range_status+0xa6>
	} else {
		NoneFlag = 0;
 800aa00:	2300      	movs	r3, #0
 800aa02:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
	}

	/* LastSignalRefMcps */
	if (Status == VL53L0X_ERROR_NONE)
 800aa06:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d107      	bne.n	800aa1e <VL53L0X_get_pal_range_status+0xbe>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800aa0e:	2201      	movs	r2, #1
 800aa10:	21ff      	movs	r1, #255	; 0xff
 800aa12:	68f8      	ldr	r0, [r7, #12]
 800aa14:	f000 fb74 	bl	800b100 <VL53L0X_WrByte>
 800aa18:	4603      	mov	r3, r0
 800aa1a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if (Status == VL53L0X_ERROR_NONE)
 800aa1e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d109      	bne.n	800aa3a <VL53L0X_get_pal_range_status+0xda>
		Status = VL53L0X_RdWord(Dev,
 800aa26:	f107 0316 	add.w	r3, r7, #22
 800aa2a:	461a      	mov	r2, r3
 800aa2c:	21b6      	movs	r1, #182	; 0xb6
 800aa2e:	68f8      	ldr	r0, [r7, #12]
 800aa30:	f000 faf2 	bl	800b018 <VL53L0X_RdWord>
 800aa34:	4603      	mov	r3, r0
 800aa36:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			&tmpWord);

	LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 800aa3a:	8afb      	ldrh	r3, [r7, #22]
 800aa3c:	025b      	lsls	r3, r3, #9
 800aa3e:	62fb      	str	r3, [r7, #44]	; 0x2c

	if (Status == VL53L0X_ERROR_NONE)
 800aa40:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d107      	bne.n	800aa58 <VL53L0X_get_pal_range_status+0xf8>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800aa48:	2200      	movs	r2, #0
 800aa4a:	21ff      	movs	r1, #255	; 0xff
 800aa4c:	68f8      	ldr	r0, [r7, #12]
 800aa4e:	f000 fb57 	bl	800b100 <VL53L0X_WrByte>
 800aa52:	4603      	mov	r3, r0
 800aa54:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800aa5c:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144

	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800aa60:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d109      	bne.n	800aa7c <VL53L0X_get_pal_range_status+0x11c>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800aa68:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 800aa6c:	461a      	mov	r2, r3
 800aa6e:	2100      	movs	r1, #0
 800aa70:	68f8      	ldr	r0, [r7, #12]
 800aa72:	f7fc fa2f 	bl	8006ed4 <VL53L0X_GetLimitCheckEnable>
 800aa76:	4603      	mov	r3, r0
 800aa78:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 800aa7c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d02e      	beq.n	800aae2 <VL53L0X_get_pal_range_status+0x182>
 800aa84:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d12a      	bne.n	800aae2 <VL53L0X_get_pal_range_status+0x182>
		/*
		* compute the Sigma and check with limit
		*/
		Status = VL53L0X_calc_sigma_estimate(
 800aa8c:	f107 0310 	add.w	r3, r7, #16
 800aa90:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800aa94:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800aa96:	68f8      	ldr	r0, [r7, #12]
 800aa98:	f7ff fd52 	bl	800a540 <VL53L0X_calc_sigma_estimate>
 800aa9c:	4603      	mov	r3, r0
 800aa9e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			Dev,
			pRangingMeasurementData,
			&SigmaEstimate,
			&Dmax_mm);
		if (Status == VL53L0X_ERROR_NONE)
 800aaa2:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d103      	bne.n	800aab2 <VL53L0X_get_pal_range_status+0x152>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 800aaaa:	693b      	ldr	r3, [r7, #16]
 800aaac:	b29a      	uxth	r2, r3
 800aaae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800aab0:	815a      	strh	r2, [r3, #10]

		if (Status == VL53L0X_ERROR_NONE) {
 800aab2:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d113      	bne.n	800aae2 <VL53L0X_get_pal_range_status+0x182>
			Status = VL53L0X_GetLimitCheckValue(Dev,
 800aaba:	f107 0320 	add.w	r3, r7, #32
 800aabe:	461a      	mov	r2, r3
 800aac0:	2100      	movs	r1, #0
 800aac2:	68f8      	ldr	r0, [r7, #12]
 800aac4:	f7fc fa8c 	bl	8006fe0 <VL53L0X_GetLimitCheckValue>
 800aac8:	4603      	mov	r3, r0
 800aaca:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				&SigmaLimitValue);

			if ((SigmaLimitValue > 0) &&
 800aace:	6a3b      	ldr	r3, [r7, #32]
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d006      	beq.n	800aae2 <VL53L0X_get_pal_range_status+0x182>
				(SigmaEstimate > SigmaLimitValue))
 800aad4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aad6:	6a3b      	ldr	r3, [r7, #32]
			if ((SigmaLimitValue > 0) &&
 800aad8:	429a      	cmp	r2, r3
 800aada:	d902      	bls.n	800aae2 <VL53L0X_get_pal_range_status+0x182>
					/* Limit Fail */
					SigmaLimitflag = 1;
 800aadc:	2301      	movs	r3, #1
 800aade:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800aae2:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d109      	bne.n	800aafe <VL53L0X_get_pal_range_status+0x19e>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800aaea:	f107 0329 	add.w	r3, r7, #41	; 0x29
 800aaee:	461a      	mov	r2, r3
 800aaf0:	2102      	movs	r1, #2
 800aaf2:	68f8      	ldr	r0, [r7, #12]
 800aaf4:	f7fc f9ee 	bl	8006ed4 <VL53L0X_GetLimitCheckEnable>
 800aaf8:	4603      	mov	r3, r0
 800aafa:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 800aafe:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d017      	beq.n	800ab36 <VL53L0X_get_pal_range_status+0x1d6>
 800ab06:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d113      	bne.n	800ab36 <VL53L0X_get_pal_range_status+0x1d6>
			(Status == VL53L0X_ERROR_NONE)) {

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800ab0e:	f107 031c 	add.w	r3, r7, #28
 800ab12:	461a      	mov	r2, r3
 800ab14:	2102      	movs	r1, #2
 800ab16:	68f8      	ldr	r0, [r7, #12]
 800ab18:	f7fc fa62 	bl	8006fe0 <VL53L0X_GetLimitCheckValue>
 800ab1c:	4603      	mov	r3, r0
 800ab1e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipValue);

		if ((SignalRefClipValue > 0) &&
 800ab22:	69fb      	ldr	r3, [r7, #28]
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	d006      	beq.n	800ab36 <VL53L0X_get_pal_range_status+0x1d6>
				(LastSignalRefMcps > SignalRefClipValue)) {
 800ab28:	69fb      	ldr	r3, [r7, #28]
		if ((SignalRefClipValue > 0) &&
 800ab2a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ab2c:	429a      	cmp	r2, r3
 800ab2e:	d902      	bls.n	800ab36 <VL53L0X_get_pal_range_status+0x1d6>
			/* Limit Fail */
			SignalRefClipflag = 1;
 800ab30:	2301      	movs	r3, #1
 800ab32:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800ab36:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d109      	bne.n	800ab52 <VL53L0X_get_pal_range_status+0x1f2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800ab3e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800ab42:	461a      	mov	r2, r3
 800ab44:	2103      	movs	r1, #3
 800ab46:	68f8      	ldr	r0, [r7, #12]
 800ab48:	f7fc f9c4 	bl	8006ed4 <VL53L0X_GetLimitCheckEnable>
 800ab4c:	4603      	mov	r3, r0
 800ab4e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 800ab52:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d023      	beq.n	800aba2 <VL53L0X_get_pal_range_status+0x242>
 800ab5a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d11f      	bne.n	800aba2 <VL53L0X_get_pal_range_status+0x242>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
 800ab62:	893b      	ldrh	r3, [r7, #8]
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d102      	bne.n	800ab6e <VL53L0X_get_pal_range_status+0x20e>
			SignalRatePerSpad = 0;
 800ab68:	2300      	movs	r3, #0
 800ab6a:	637b      	str	r3, [r7, #52]	; 0x34
 800ab6c:	e005      	b.n	800ab7a <VL53L0X_get_pal_range_status+0x21a>
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	021a      	lsls	r2, r3, #8
 800ab72:	893b      	ldrh	r3, [r7, #8]
 800ab74:	fbb2 f3f3 	udiv	r3, r2, r3
 800ab78:	637b      	str	r3, [r7, #52]	; 0x34
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800ab7a:	f107 0318 	add.w	r3, r7, #24
 800ab7e:	461a      	mov	r2, r3
 800ab80:	2103      	movs	r1, #3
 800ab82:	68f8      	ldr	r0, [r7, #12]
 800ab84:	f7fc fa2c 	bl	8006fe0 <VL53L0X_GetLimitCheckValue>
 800ab88:	4603      	mov	r3, r0
 800ab8a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdValue);

		if ((RangeIgnoreThresholdValue > 0) &&
 800ab8e:	69bb      	ldr	r3, [r7, #24]
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d006      	beq.n	800aba2 <VL53L0X_get_pal_range_status+0x242>
			(SignalRatePerSpad < RangeIgnoreThresholdValue)) {
 800ab94:	69bb      	ldr	r3, [r7, #24]
		if ((RangeIgnoreThresholdValue > 0) &&
 800ab96:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ab98:	429a      	cmp	r2, r3
 800ab9a:	d202      	bcs.n	800aba2 <VL53L0X_get_pal_range_status+0x242>
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
 800ab9c:	2301      	movs	r3, #1
 800ab9e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800aba2:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d14a      	bne.n	800ac40 <VL53L0X_get_pal_range_status+0x2e0>
		if (NoneFlag == 1) {
 800abaa:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800abae:	2b01      	cmp	r3, #1
 800abb0:	d103      	bne.n	800abba <VL53L0X_get_pal_range_status+0x25a>
			*pPalRangeStatus = 255;	 /* NONE */
 800abb2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800abb4:	22ff      	movs	r2, #255	; 0xff
 800abb6:	701a      	strb	r2, [r3, #0]
 800abb8:	e042      	b.n	800ac40 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 1 ||
 800abba:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800abbe:	2b01      	cmp	r3, #1
 800abc0:	d007      	beq.n	800abd2 <VL53L0X_get_pal_range_status+0x272>
 800abc2:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800abc6:	2b02      	cmp	r3, #2
 800abc8:	d003      	beq.n	800abd2 <VL53L0X_get_pal_range_status+0x272>
					DeviceRangeStatusInternal == 2 ||
 800abca:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800abce:	2b03      	cmp	r3, #3
 800abd0:	d103      	bne.n	800abda <VL53L0X_get_pal_range_status+0x27a>
					DeviceRangeStatusInternal == 3) {
			*pPalRangeStatus = 5; /* HW fail */
 800abd2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800abd4:	2205      	movs	r2, #5
 800abd6:	701a      	strb	r2, [r3, #0]
 800abd8:	e032      	b.n	800ac40 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 6 ||
 800abda:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800abde:	2b06      	cmp	r3, #6
 800abe0:	d003      	beq.n	800abea <VL53L0X_get_pal_range_status+0x28a>
 800abe2:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800abe6:	2b09      	cmp	r3, #9
 800abe8:	d103      	bne.n	800abf2 <VL53L0X_get_pal_range_status+0x292>
					DeviceRangeStatusInternal == 9) {
			*pPalRangeStatus = 4;  /* Phase fail */
 800abea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800abec:	2204      	movs	r2, #4
 800abee:	701a      	strb	r2, [r3, #0]
 800abf0:	e026      	b.n	800ac40 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 8 ||
 800abf2:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800abf6:	2b08      	cmp	r3, #8
 800abf8:	d007      	beq.n	800ac0a <VL53L0X_get_pal_range_status+0x2aa>
 800abfa:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800abfe:	2b0a      	cmp	r3, #10
 800ac00:	d003      	beq.n	800ac0a <VL53L0X_get_pal_range_status+0x2aa>
					DeviceRangeStatusInternal == 10 ||
 800ac02:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800ac06:	2b01      	cmp	r3, #1
 800ac08:	d103      	bne.n	800ac12 <VL53L0X_get_pal_range_status+0x2b2>
					SignalRefClipflag == 1) {
			*pPalRangeStatus = 3;  /* Min range */
 800ac0a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ac0c:	2203      	movs	r2, #3
 800ac0e:	701a      	strb	r2, [r3, #0]
 800ac10:	e016      	b.n	800ac40 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 4 ||
 800ac12:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800ac16:	2b04      	cmp	r3, #4
 800ac18:	d003      	beq.n	800ac22 <VL53L0X_get_pal_range_status+0x2c2>
 800ac1a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800ac1e:	2b01      	cmp	r3, #1
 800ac20:	d103      	bne.n	800ac2a <VL53L0X_get_pal_range_status+0x2ca>
					RangeIgnoreThresholdflag == 1) {
			*pPalRangeStatus = 2;  /* Signal Fail */
 800ac22:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ac24:	2202      	movs	r2, #2
 800ac26:	701a      	strb	r2, [r3, #0]
 800ac28:	e00a      	b.n	800ac40 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (SigmaLimitflag == 1) {
 800ac2a:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800ac2e:	2b01      	cmp	r3, #1
 800ac30:	d103      	bne.n	800ac3a <VL53L0X_get_pal_range_status+0x2da>
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 800ac32:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ac34:	2201      	movs	r2, #1
 800ac36:	701a      	strb	r2, [r3, #0]
 800ac38:	e002      	b.n	800ac40 <VL53L0X_get_pal_range_status+0x2e0>
		} else {
			*pPalRangeStatus = 0; /* Range Valid */
 800ac3a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ac3c:	2200      	movs	r2, #0
 800ac3e:	701a      	strb	r2, [r3, #0]
		}
	}

	/* DMAX only relevant during range error */
	if (*pPalRangeStatus == 0)
 800ac40:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ac42:	781b      	ldrb	r3, [r3, #0]
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d102      	bne.n	800ac4e <VL53L0X_get_pal_range_status+0x2ee>
		pRangingMeasurementData->RangeDMaxMilliMeter = 0;
 800ac48:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ac4a:	2200      	movs	r2, #0
 800ac4c:	815a      	strh	r2, [r3, #10]

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800ac4e:	f107 032a 	add.w	r3, r7, #42	; 0x2a
 800ac52:	461a      	mov	r2, r3
 800ac54:	2101      	movs	r1, #1
 800ac56:	68f8      	ldr	r0, [r7, #12]
 800ac58:	f7fc f93c 	bl	8006ed4 <VL53L0X_GetLimitCheckEnable>
 800ac5c:	4603      	mov	r3, r0
 800ac5e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 800ac62:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d14f      	bne.n	800ad0a <VL53L0X_get_pal_range_status+0x3aa>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 800ac6a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d003      	beq.n	800ac7a <VL53L0X_get_pal_range_status+0x31a>
 800ac72:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800ac76:	2b01      	cmp	r3, #1
 800ac78:	d103      	bne.n	800ac82 <VL53L0X_get_pal_range_status+0x322>
			Temp8 = 1;
 800ac7a:	2301      	movs	r3, #1
 800ac7c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ac80:	e002      	b.n	800ac88 <VL53L0X_get_pal_range_status+0x328>
		else
			Temp8 = 0;
 800ac82:	2300      	movs	r3, #0
 800ac84:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800ac8e:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 800ac92:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800ac96:	2b04      	cmp	r3, #4
 800ac98:	d003      	beq.n	800aca2 <VL53L0X_get_pal_range_status+0x342>
				(SignalRateFinalRangeLimitCheckEnable == 0))
 800ac9a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
		if ((DeviceRangeStatusInternal == 4) ||
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d103      	bne.n	800acaa <VL53L0X_get_pal_range_status+0x34a>
			Temp8 = 1;
 800aca2:	2301      	movs	r3, #1
 800aca4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800aca8:	e002      	b.n	800acb0 <VL53L0X_get_pal_range_status+0x350>
		else
			Temp8 = 0;
 800acaa:	2300      	movs	r3, #0
 800acac:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800acb6:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 800acba:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	d003      	beq.n	800acca <VL53L0X_get_pal_range_status+0x36a>
 800acc2:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800acc6:	2b01      	cmp	r3, #1
 800acc8:	d103      	bne.n	800acd2 <VL53L0X_get_pal_range_status+0x372>
					(SignalRefClipflag == 1))
			Temp8 = 1;
 800acca:	2301      	movs	r3, #1
 800accc:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800acd0:	e002      	b.n	800acd8 <VL53L0X_get_pal_range_status+0x378>
		else
			Temp8 = 0;
 800acd2:	2300      	movs	r3, #0
 800acd4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800acde:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 800ace2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d003      	beq.n	800acf2 <VL53L0X_get_pal_range_status+0x392>
 800acea:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800acee:	2b01      	cmp	r3, #1
 800acf0:	d103      	bne.n	800acfa <VL53L0X_get_pal_range_status+0x39a>
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
 800acf2:	2301      	movs	r3, #1
 800acf4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800acf8:	e002      	b.n	800ad00 <VL53L0X_get_pal_range_status+0x3a0>
		else
			Temp8 = 0;
 800acfa:	2300      	movs	r3, #0
 800acfc:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800ad06:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				Temp8);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800ad0a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f

}
 800ad0e:	4618      	mov	r0, r3
 800ad10:	3740      	adds	r7, #64	; 0x40
 800ad12:	46bd      	mov	sp, r7
 800ad14:	bd80      	pop	{r7, pc}

0800ad16 <VL53L0X_check_part_used>:
/* Functions Definition ------------------------------------------------------*/

VL53L0X_Error VL53L0X_check_part_used(VL53L0X_DEV Dev,
		uint8_t *Revision,
		VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
 800ad16:	b580      	push	{r7, lr}
 800ad18:	b086      	sub	sp, #24
 800ad1a:	af00      	add	r7, sp, #0
 800ad1c:	60f8      	str	r0, [r7, #12]
 800ad1e:	60b9      	str	r1, [r7, #8]
 800ad20:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ad22:	2300      	movs	r3, #0
 800ad24:	75fb      	strb	r3, [r7, #23]
	uint8_t ModuleIdInt;
	char *ProductId_tmp;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 2);
 800ad26:	2102      	movs	r1, #2
 800ad28:	68f8      	ldr	r0, [r7, #12]
 800ad2a:	f7fd fe0d 	bl	8008948 <VL53L0X_get_info_from_device>
 800ad2e:	4603      	mov	r3, r0
 800ad30:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE) {
 800ad32:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d11c      	bne.n	800ad74 <VL53L0X_check_part_used+0x5e>
		ModuleIdInt = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, ModuleId);
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	f893 30f1 	ldrb.w	r3, [r3, #241]	; 0xf1
 800ad40:	75bb      	strb	r3, [r7, #22]

	if (ModuleIdInt == 0) {
 800ad42:	7dbb      	ldrb	r3, [r7, #22]
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d107      	bne.n	800ad58 <VL53L0X_check_part_used+0x42>
		*Revision = 0;
 800ad48:	68bb      	ldr	r3, [r7, #8]
 800ad4a:	2200      	movs	r2, #0
 800ad4c:	701a      	strb	r2, [r3, #0]
		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->ProductId, "");
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	3340      	adds	r3, #64	; 0x40
 800ad52:	2200      	movs	r2, #0
 800ad54:	701a      	strb	r2, [r3, #0]
 800ad56:	e00d      	b.n	800ad74 <VL53L0X_check_part_used+0x5e>
	} else {
		*Revision = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, Revision);
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	f893 20f2 	ldrb.w	r2, [r3, #242]	; 0xf2
 800ad5e:	68bb      	ldr	r3, [r7, #8]
 800ad60:	701a      	strb	r2, [r3, #0]
		ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	33f3      	adds	r3, #243	; 0xf3
 800ad66:	613b      	str	r3, [r7, #16]
			ProductId);
		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->ProductId, ProductId_tmp);
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	3340      	adds	r3, #64	; 0x40
 800ad6c:	6939      	ldr	r1, [r7, #16]
 800ad6e:	4618      	mov	r0, r3
 800ad70:	f008 fe6d 	bl	8013a4e <strcpy>
	}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800ad74:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ad78:	4618      	mov	r0, r3
 800ad7a:	3718      	adds	r7, #24
 800ad7c:	46bd      	mov	sp, r7
 800ad7e:	bd80      	pop	{r7, pc}

0800ad80 <VL53L0X_get_device_info>:


VL53L0X_Error VL53L0X_get_device_info(VL53L0X_DEV Dev,
				VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
 800ad80:	b5b0      	push	{r4, r5, r7, lr}
 800ad82:	b084      	sub	sp, #16
 800ad84:	af00      	add	r7, sp, #0
 800ad86:	6078      	str	r0, [r7, #4]
 800ad88:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ad8a:	2300      	movs	r3, #0
 800ad8c:	73fb      	strb	r3, [r7, #15]
	uint8_t revision_id;
	uint8_t Revision;

	Status = VL53L0X_check_part_used(Dev, &Revision, pVL53L0X_DeviceInfo);
 800ad8e:	f107 030d 	add.w	r3, r7, #13
 800ad92:	683a      	ldr	r2, [r7, #0]
 800ad94:	4619      	mov	r1, r3
 800ad96:	6878      	ldr	r0, [r7, #4]
 800ad98:	f7ff ffbd 	bl	800ad16 <VL53L0X_check_part_used>
 800ad9c:	4603      	mov	r3, r0
 800ad9e:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE) {
 800ada0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d13b      	bne.n	800ae20 <VL53L0X_get_device_info+0xa0>
		if (Revision == 0) {
 800ada8:	7b7b      	ldrb	r3, [r7, #13]
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d108      	bne.n	800adc0 <VL53L0X_get_device_info+0x40>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 800adae:	683b      	ldr	r3, [r7, #0]
 800adb0:	4a30      	ldr	r2, [pc, #192]	; (800ae74 <VL53L0X_get_device_info+0xf4>)
 800adb2:	461c      	mov	r4, r3
 800adb4:	4613      	mov	r3, r2
 800adb6:	cb07      	ldmia	r3!, {r0, r1, r2}
 800adb8:	6020      	str	r0, [r4, #0]
 800adba:	6061      	str	r1, [r4, #4]
 800adbc:	60a2      	str	r2, [r4, #8]
 800adbe:	e027      	b.n	800ae10 <VL53L0X_get_device_info+0x90>
					VL53L0X_STRING_DEVICE_INFO_NAME_TS0);
		} else if ((Revision <= 34) && (Revision != 32)) {
 800adc0:	7b7b      	ldrb	r3, [r7, #13]
 800adc2:	2b22      	cmp	r3, #34	; 0x22
 800adc4:	d80b      	bhi.n	800adde <VL53L0X_get_device_info+0x5e>
 800adc6:	7b7b      	ldrb	r3, [r7, #13]
 800adc8:	2b20      	cmp	r3, #32
 800adca:	d008      	beq.n	800adde <VL53L0X_get_device_info+0x5e>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 800adcc:	683b      	ldr	r3, [r7, #0]
 800adce:	4a2a      	ldr	r2, [pc, #168]	; (800ae78 <VL53L0X_get_device_info+0xf8>)
 800add0:	461c      	mov	r4, r3
 800add2:	4613      	mov	r3, r2
 800add4:	cb07      	ldmia	r3!, {r0, r1, r2}
 800add6:	6020      	str	r0, [r4, #0]
 800add8:	6061      	str	r1, [r4, #4]
 800adda:	60a2      	str	r2, [r4, #8]
 800addc:	e018      	b.n	800ae10 <VL53L0X_get_device_info+0x90>
					VL53L0X_STRING_DEVICE_INFO_NAME_TS1);
		} else if (Revision < 39) {
 800adde:	7b7b      	ldrb	r3, [r7, #13]
 800ade0:	2b26      	cmp	r3, #38	; 0x26
 800ade2:	d808      	bhi.n	800adf6 <VL53L0X_get_device_info+0x76>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 800ade4:	683b      	ldr	r3, [r7, #0]
 800ade6:	4a25      	ldr	r2, [pc, #148]	; (800ae7c <VL53L0X_get_device_info+0xfc>)
 800ade8:	461c      	mov	r4, r3
 800adea:	4613      	mov	r3, r2
 800adec:	cb07      	ldmia	r3!, {r0, r1, r2}
 800adee:	6020      	str	r0, [r4, #0]
 800adf0:	6061      	str	r1, [r4, #4]
 800adf2:	60a2      	str	r2, [r4, #8]
 800adf4:	e00c      	b.n	800ae10 <VL53L0X_get_device_info+0x90>
					VL53L0X_STRING_DEVICE_INFO_NAME_TS2);
		} else {
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 800adf6:	683b      	ldr	r3, [r7, #0]
 800adf8:	4a21      	ldr	r2, [pc, #132]	; (800ae80 <VL53L0X_get_device_info+0x100>)
 800adfa:	461d      	mov	r5, r3
 800adfc:	4614      	mov	r4, r2
 800adfe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800ae00:	6028      	str	r0, [r5, #0]
 800ae02:	6069      	str	r1, [r5, #4]
 800ae04:	60aa      	str	r2, [r5, #8]
 800ae06:	60eb      	str	r3, [r5, #12]
 800ae08:	6820      	ldr	r0, [r4, #0]
 800ae0a:	6128      	str	r0, [r5, #16]
 800ae0c:	7923      	ldrb	r3, [r4, #4]
 800ae0e:	752b      	strb	r3, [r5, #20]
					VL53L0X_STRING_DEVICE_INFO_NAME_ES1);
		}

		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Type,
 800ae10:	683b      	ldr	r3, [r7, #0]
 800ae12:	3320      	adds	r3, #32
 800ae14:	491b      	ldr	r1, [pc, #108]	; (800ae84 <VL53L0X_get_device_info+0x104>)
 800ae16:	461a      	mov	r2, r3
 800ae18:	460b      	mov	r3, r1
 800ae1a:	cb03      	ldmia	r3!, {r0, r1}
 800ae1c:	6010      	str	r0, [r2, #0]
 800ae1e:	6051      	str	r1, [r2, #4]
				VL53L0X_STRING_DEVICE_INFO_TYPE);

	}

	if (Status == VL53L0X_ERROR_NONE) {
 800ae20:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d108      	bne.n	800ae3a <VL53L0X_get_device_info+0xba>
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_IDENTIFICATION_MODEL_ID,
 800ae28:	683b      	ldr	r3, [r7, #0]
 800ae2a:	3360      	adds	r3, #96	; 0x60
 800ae2c:	461a      	mov	r2, r3
 800ae2e:	21c0      	movs	r1, #192	; 0xc0
 800ae30:	6878      	ldr	r0, [r7, #4]
 800ae32:	f000 f86a 	bl	800af0a <VL53L0X_RdByte>
 800ae36:	4603      	mov	r3, r0
 800ae38:	73fb      	strb	r3, [r7, #15]
				&pVL53L0X_DeviceInfo->ProductType);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800ae3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d112      	bne.n	800ae68 <VL53L0X_get_device_info+0xe8>
		Status = VL53L0X_RdByte(Dev,
 800ae42:	f107 030e 	add.w	r3, r7, #14
 800ae46:	461a      	mov	r2, r3
 800ae48:	21c2      	movs	r1, #194	; 0xc2
 800ae4a:	6878      	ldr	r0, [r7, #4]
 800ae4c:	f000 f85d 	bl	800af0a <VL53L0X_RdByte>
 800ae50:	4603      	mov	r3, r0
 800ae52:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_IDENTIFICATION_REVISION_ID,
				&revision_id);
		pVL53L0X_DeviceInfo->ProductRevisionMajor = 1;
 800ae54:	683b      	ldr	r3, [r7, #0]
 800ae56:	2201      	movs	r2, #1
 800ae58:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
		pVL53L0X_DeviceInfo->ProductRevisionMinor =
					(revision_id & 0xF0) >> 4;
 800ae5c:	7bbb      	ldrb	r3, [r7, #14]
 800ae5e:	091b      	lsrs	r3, r3, #4
 800ae60:	b2da      	uxtb	r2, r3
		pVL53L0X_DeviceInfo->ProductRevisionMinor =
 800ae62:	683b      	ldr	r3, [r7, #0]
 800ae64:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
	}

	return Status;
 800ae68:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ae6c:	4618      	mov	r0, r3
 800ae6e:	3710      	adds	r7, #16
 800ae70:	46bd      	mov	sp, r7
 800ae72:	bdb0      	pop	{r4, r5, r7, pc}
 800ae74:	08015e38 	.word	0x08015e38
 800ae78:	08015e44 	.word	0x08015e44
 800ae7c:	08015e50 	.word	0x08015e50
 800ae80:	08015e5c 	.word	0x08015e5c
 800ae84:	08015e74 	.word	0x08015e74

0800ae88 <_I2CWrite>:
int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count);

/* Exported functions --------------------------------------------------------*/

int _I2CWrite(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count)
{
 800ae88:	b580      	push	{r7, lr}
 800ae8a:	b088      	sub	sp, #32
 800ae8c:	af02      	add	r7, sp, #8
 800ae8e:	60f8      	str	r0, [r7, #12]
 800ae90:	60b9      	str	r1, [r7, #8]
 800ae92:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	330a      	adds	r3, #10
 800ae98:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 800ae9a:	68fb      	ldr	r3, [r7, #12]
 800ae9c:	f8d3 0158 	ldr.w	r0, [r3, #344]	; 0x158
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	f893 315c 	ldrb.w	r3, [r3, #348]	; 0x15c
 800aea6:	b299      	uxth	r1, r3
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	b29a      	uxth	r2, r3
 800aeac:	697b      	ldr	r3, [r7, #20]
 800aeae:	9300      	str	r3, [sp, #0]
 800aeb0:	4613      	mov	r3, r2
 800aeb2:	68ba      	ldr	r2, [r7, #8]
 800aeb4:	f000 ffe2 	bl	800be7c <HAL_I2C_Master_Transmit>
 800aeb8:	4603      	mov	r3, r0
 800aeba:	613b      	str	r3, [r7, #16]

    return status;
 800aebc:	693b      	ldr	r3, [r7, #16]
}
 800aebe:	4618      	mov	r0, r3
 800aec0:	3718      	adds	r7, #24
 800aec2:	46bd      	mov	sp, r7
 800aec4:	bd80      	pop	{r7, pc}

0800aec6 <_I2CRead>:

int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count)
{
 800aec6:	b580      	push	{r7, lr}
 800aec8:	b088      	sub	sp, #32
 800aeca:	af02      	add	r7, sp, #8
 800aecc:	60f8      	str	r0, [r7, #12]
 800aece:	60b9      	str	r1, [r7, #8]
 800aed0:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	330a      	adds	r3, #10
 800aed6:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	f8d3 0158 	ldr.w	r0, [r3, #344]	; 0x158
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	f893 315c 	ldrb.w	r3, [r3, #348]	; 0x15c
 800aee4:	f043 0301 	orr.w	r3, r3, #1
 800aee8:	b2db      	uxtb	r3, r3
 800aeea:	b299      	uxth	r1, r3
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	b29a      	uxth	r2, r3
 800aef0:	697b      	ldr	r3, [r7, #20]
 800aef2:	9300      	str	r3, [sp, #0]
 800aef4:	4613      	mov	r3, r2
 800aef6:	68ba      	ldr	r2, [r7, #8]
 800aef8:	f001 f8b4 	bl	800c064 <HAL_I2C_Master_Receive>
 800aefc:	4603      	mov	r3, r0
 800aefe:	613b      	str	r3, [r7, #16]

    return status;
 800af00:	693b      	ldr	r3, [r7, #16]
}
 800af02:	4618      	mov	r0, r3
 800af04:	3718      	adds	r7, #24
 800af06:	46bd      	mov	sp, r7
 800af08:	bd80      	pop	{r7, pc}

0800af0a <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data)
{
 800af0a:	b580      	push	{r7, lr}
 800af0c:	b086      	sub	sp, #24
 800af0e:	af00      	add	r7, sp, #0
 800af10:	60f8      	str	r0, [r7, #12]
 800af12:	460b      	mov	r3, r1
 800af14:	607a      	str	r2, [r7, #4]
 800af16:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800af18:	2300      	movs	r3, #0
 800af1a:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    status_int = _I2CWrite(Dev, &index, 1);
 800af1c:	f107 030b 	add.w	r3, r7, #11
 800af20:	2201      	movs	r2, #1
 800af22:	4619      	mov	r1, r3
 800af24:	68f8      	ldr	r0, [r7, #12]
 800af26:	f7ff ffaf 	bl	800ae88 <_I2CWrite>
 800af2a:	6138      	str	r0, [r7, #16]

    if (status_int)
 800af2c:	693b      	ldr	r3, [r7, #16]
 800af2e:	2b00      	cmp	r3, #0
 800af30:	d002      	beq.n	800af38 <VL53L0X_RdByte+0x2e>
    {
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800af32:	23ec      	movs	r3, #236	; 0xec
 800af34:	75fb      	strb	r3, [r7, #23]
        goto done;
 800af36:	e00c      	b.n	800af52 <VL53L0X_RdByte+0x48>
    }

    status_int = _I2CRead(Dev, data, 1);
 800af38:	2201      	movs	r2, #1
 800af3a:	6879      	ldr	r1, [r7, #4]
 800af3c:	68f8      	ldr	r0, [r7, #12]
 800af3e:	f7ff ffc2 	bl	800aec6 <_I2CRead>
 800af42:	6138      	str	r0, [r7, #16]

    if (status_int != 0)
 800af44:	693b      	ldr	r3, [r7, #16]
 800af46:	2b00      	cmp	r3, #0
 800af48:	d002      	beq.n	800af50 <VL53L0X_RdByte+0x46>
    {
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800af4a:	23ec      	movs	r3, #236	; 0xec
 800af4c:	75fb      	strb	r3, [r7, #23]
 800af4e:	e000      	b.n	800af52 <VL53L0X_RdByte+0x48>
    }
done:
 800af50:	bf00      	nop
    return Status;
 800af52:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800af56:	4618      	mov	r0, r3
 800af58:	3718      	adds	r7, #24
 800af5a:	46bd      	mov	sp, r7
 800af5c:	bd80      	pop	{r7, pc}
	...

0800af60 <VL53L0X_WriteMulti>:

uint8_t _I2CBuffer[64];


VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count)
{
 800af60:	b580      	push	{r7, lr}
 800af62:	b086      	sub	sp, #24
 800af64:	af00      	add	r7, sp, #0
 800af66:	60f8      	str	r0, [r7, #12]
 800af68:	607a      	str	r2, [r7, #4]
 800af6a:	603b      	str	r3, [r7, #0]
 800af6c:	460b      	mov	r3, r1
 800af6e:	72fb      	strb	r3, [r7, #11]
    int status_int;
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800af70:	2300      	movs	r3, #0
 800af72:	75fb      	strb	r3, [r7, #23]

    if (count > sizeof(_I2CBuffer) - 1) {
 800af74:	683b      	ldr	r3, [r7, #0]
 800af76:	2b3f      	cmp	r3, #63	; 0x3f
 800af78:	d902      	bls.n	800af80 <VL53L0X_WriteMulti+0x20>
        return VL53L0X_ERROR_INVALID_PARAMS;
 800af7a:	f06f 0303 	mvn.w	r3, #3
 800af7e:	e016      	b.n	800afae <VL53L0X_WriteMulti+0x4e>
    }

    _I2CBuffer[0] = index;
 800af80:	4a0d      	ldr	r2, [pc, #52]	; (800afb8 <VL53L0X_WriteMulti+0x58>)
 800af82:	7afb      	ldrb	r3, [r7, #11]
 800af84:	7013      	strb	r3, [r2, #0]
    memcpy(&_I2CBuffer[1], pdata, count);
 800af86:	683a      	ldr	r2, [r7, #0]
 800af88:	6879      	ldr	r1, [r7, #4]
 800af8a:	480c      	ldr	r0, [pc, #48]	; (800afbc <VL53L0X_WriteMulti+0x5c>)
 800af8c:	f007 fef9 	bl	8012d82 <memcpy>

    status_int = _I2CWrite(Dev, _I2CBuffer, count + 1);
 800af90:	683b      	ldr	r3, [r7, #0]
 800af92:	3301      	adds	r3, #1
 800af94:	461a      	mov	r2, r3
 800af96:	4908      	ldr	r1, [pc, #32]	; (800afb8 <VL53L0X_WriteMulti+0x58>)
 800af98:	68f8      	ldr	r0, [r7, #12]
 800af9a:	f7ff ff75 	bl	800ae88 <_I2CWrite>
 800af9e:	6138      	str	r0, [r7, #16]

    if (status_int != 0) {
 800afa0:	693b      	ldr	r3, [r7, #16]
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d001      	beq.n	800afaa <VL53L0X_WriteMulti+0x4a>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800afa6:	23ec      	movs	r3, #236	; 0xec
 800afa8:	75fb      	strb	r3, [r7, #23]
    }

    return Status;
 800afaa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800afae:	4618      	mov	r0, r3
 800afb0:	3718      	adds	r7, #24
 800afb2:	46bd      	mov	sp, r7
 800afb4:	bd80      	pop	{r7, pc}
 800afb6:	bf00      	nop
 800afb8:	20004f38 	.word	0x20004f38
 800afbc:	20004f39 	.word	0x20004f39

0800afc0 <VL53L0X_ReadMulti>:

VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count)
{
 800afc0:	b580      	push	{r7, lr}
 800afc2:	b086      	sub	sp, #24
 800afc4:	af00      	add	r7, sp, #0
 800afc6:	60f8      	str	r0, [r7, #12]
 800afc8:	607a      	str	r2, [r7, #4]
 800afca:	603b      	str	r3, [r7, #0]
 800afcc:	460b      	mov	r3, r1
 800afce:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800afd0:	2300      	movs	r3, #0
 800afd2:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    status_int = _I2CWrite(Dev, &index, 1);
 800afd4:	f107 030b 	add.w	r3, r7, #11
 800afd8:	2201      	movs	r2, #1
 800afda:	4619      	mov	r1, r3
 800afdc:	68f8      	ldr	r0, [r7, #12]
 800afde:	f7ff ff53 	bl	800ae88 <_I2CWrite>
 800afe2:	6138      	str	r0, [r7, #16]

    if (status_int != 0) {
 800afe4:	693b      	ldr	r3, [r7, #16]
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d002      	beq.n	800aff0 <VL53L0X_ReadMulti+0x30>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800afea:	23ec      	movs	r3, #236	; 0xec
 800afec:	75fb      	strb	r3, [r7, #23]
        goto done;
 800afee:	e00c      	b.n	800b00a <VL53L0X_ReadMulti+0x4a>
    }

    status_int = _I2CRead(Dev, pdata, count);
 800aff0:	683a      	ldr	r2, [r7, #0]
 800aff2:	6879      	ldr	r1, [r7, #4]
 800aff4:	68f8      	ldr	r0, [r7, #12]
 800aff6:	f7ff ff66 	bl	800aec6 <_I2CRead>
 800affa:	6138      	str	r0, [r7, #16]

    if (status_int != 0) {
 800affc:	693b      	ldr	r3, [r7, #16]
 800affe:	2b00      	cmp	r3, #0
 800b000:	d002      	beq.n	800b008 <VL53L0X_ReadMulti+0x48>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800b002:	23ec      	movs	r3, #236	; 0xec
 800b004:	75fb      	strb	r3, [r7, #23]
 800b006:	e000      	b.n	800b00a <VL53L0X_ReadMulti+0x4a>
    }
done:
 800b008:	bf00      	nop
    return Status;
 800b00a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b00e:	4618      	mov	r0, r3
 800b010:	3718      	adds	r7, #24
 800b012:	46bd      	mov	sp, r7
 800b014:	bd80      	pop	{r7, pc}
	...

0800b018 <VL53L0X_RdWord>:


VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data)
{
 800b018:	b580      	push	{r7, lr}
 800b01a:	b086      	sub	sp, #24
 800b01c:	af00      	add	r7, sp, #0
 800b01e:	60f8      	str	r0, [r7, #12]
 800b020:	460b      	mov	r3, r1
 800b022:	607a      	str	r2, [r7, #4]
 800b024:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b026:	2300      	movs	r3, #0
 800b028:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    status_int = _I2CWrite(Dev, &index, 1);
 800b02a:	f107 030b 	add.w	r3, r7, #11
 800b02e:	2201      	movs	r2, #1
 800b030:	4619      	mov	r1, r3
 800b032:	68f8      	ldr	r0, [r7, #12]
 800b034:	f7ff ff28 	bl	800ae88 <_I2CWrite>
 800b038:	6138      	str	r0, [r7, #16]

    if (status_int)
 800b03a:	693b      	ldr	r3, [r7, #16]
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	d002      	beq.n	800b046 <VL53L0X_RdWord+0x2e>
    {
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800b040:	23ec      	movs	r3, #236	; 0xec
 800b042:	75fb      	strb	r3, [r7, #23]
        goto done;
 800b044:	e017      	b.n	800b076 <VL53L0X_RdWord+0x5e>
    }

    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 800b046:	2202      	movs	r2, #2
 800b048:	490e      	ldr	r1, [pc, #56]	; (800b084 <VL53L0X_RdWord+0x6c>)
 800b04a:	68f8      	ldr	r0, [r7, #12]
 800b04c:	f7ff ff3b 	bl	800aec6 <_I2CRead>
 800b050:	6138      	str	r0, [r7, #16]

    if (status_int != 0)
 800b052:	693b      	ldr	r3, [r7, #16]
 800b054:	2b00      	cmp	r3, #0
 800b056:	d002      	beq.n	800b05e <VL53L0X_RdWord+0x46>
    {
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800b058:	23ec      	movs	r3, #236	; 0xec
 800b05a:	75fb      	strb	r3, [r7, #23]
        goto done;
 800b05c:	e00b      	b.n	800b076 <VL53L0X_RdWord+0x5e>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 800b05e:	4b09      	ldr	r3, [pc, #36]	; (800b084 <VL53L0X_RdWord+0x6c>)
 800b060:	781b      	ldrb	r3, [r3, #0]
 800b062:	b29b      	uxth	r3, r3
 800b064:	021b      	lsls	r3, r3, #8
 800b066:	b29a      	uxth	r2, r3
 800b068:	4b06      	ldr	r3, [pc, #24]	; (800b084 <VL53L0X_RdWord+0x6c>)
 800b06a:	785b      	ldrb	r3, [r3, #1]
 800b06c:	b29b      	uxth	r3, r3
 800b06e:	4413      	add	r3, r2
 800b070:	b29a      	uxth	r2, r3
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	801a      	strh	r2, [r3, #0]
done:
    return Status;
 800b076:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b07a:	4618      	mov	r0, r3
 800b07c:	3718      	adds	r7, #24
 800b07e:	46bd      	mov	sp, r7
 800b080:	bd80      	pop	{r7, pc}
 800b082:	bf00      	nop
 800b084:	20004f38 	.word	0x20004f38

0800b088 <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data)
{
 800b088:	b580      	push	{r7, lr}
 800b08a:	b086      	sub	sp, #24
 800b08c:	af00      	add	r7, sp, #0
 800b08e:	60f8      	str	r0, [r7, #12]
 800b090:	460b      	mov	r3, r1
 800b092:	607a      	str	r2, [r7, #4]
 800b094:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b096:	2300      	movs	r3, #0
 800b098:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    status_int = _I2CWrite(Dev, &index, 1);
 800b09a:	f107 030b 	add.w	r3, r7, #11
 800b09e:	2201      	movs	r2, #1
 800b0a0:	4619      	mov	r1, r3
 800b0a2:	68f8      	ldr	r0, [r7, #12]
 800b0a4:	f7ff fef0 	bl	800ae88 <_I2CWrite>
 800b0a8:	6138      	str	r0, [r7, #16]

    if (status_int != 0) {
 800b0aa:	693b      	ldr	r3, [r7, #16]
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	d002      	beq.n	800b0b6 <VL53L0X_RdDWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800b0b0:	23ec      	movs	r3, #236	; 0xec
 800b0b2:	75fb      	strb	r3, [r7, #23]
        goto done;
 800b0b4:	e01b      	b.n	800b0ee <VL53L0X_RdDWord+0x66>
    }

    status_int = _I2CRead(Dev, _I2CBuffer, 4);
 800b0b6:	2204      	movs	r2, #4
 800b0b8:	4910      	ldr	r1, [pc, #64]	; (800b0fc <VL53L0X_RdDWord+0x74>)
 800b0ba:	68f8      	ldr	r0, [r7, #12]
 800b0bc:	f7ff ff03 	bl	800aec6 <_I2CRead>
 800b0c0:	6138      	str	r0, [r7, #16]

    if (status_int != 0) {
 800b0c2:	693b      	ldr	r3, [r7, #16]
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d002      	beq.n	800b0ce <VL53L0X_RdDWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800b0c8:	23ec      	movs	r3, #236	; 0xec
 800b0ca:	75fb      	strb	r3, [r7, #23]
        goto done;
 800b0cc:	e00f      	b.n	800b0ee <VL53L0X_RdDWord+0x66>
    }

    *data = ((uint32_t)_I2CBuffer[0]<<24) + ((uint32_t)_I2CBuffer[1]<<16) + ((uint32_t)_I2CBuffer[2]<<8) + (uint32_t)_I2CBuffer[3];
 800b0ce:	4b0b      	ldr	r3, [pc, #44]	; (800b0fc <VL53L0X_RdDWord+0x74>)
 800b0d0:	781b      	ldrb	r3, [r3, #0]
 800b0d2:	061a      	lsls	r2, r3, #24
 800b0d4:	4b09      	ldr	r3, [pc, #36]	; (800b0fc <VL53L0X_RdDWord+0x74>)
 800b0d6:	785b      	ldrb	r3, [r3, #1]
 800b0d8:	041b      	lsls	r3, r3, #16
 800b0da:	441a      	add	r2, r3
 800b0dc:	4b07      	ldr	r3, [pc, #28]	; (800b0fc <VL53L0X_RdDWord+0x74>)
 800b0de:	789b      	ldrb	r3, [r3, #2]
 800b0e0:	021b      	lsls	r3, r3, #8
 800b0e2:	4413      	add	r3, r2
 800b0e4:	4a05      	ldr	r2, [pc, #20]	; (800b0fc <VL53L0X_RdDWord+0x74>)
 800b0e6:	78d2      	ldrb	r2, [r2, #3]
 800b0e8:	441a      	add	r2, r3
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	601a      	str	r2, [r3, #0]

done:
    return Status;
 800b0ee:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b0f2:	4618      	mov	r0, r3
 800b0f4:	3718      	adds	r7, #24
 800b0f6:	46bd      	mov	sp, r7
 800b0f8:	bd80      	pop	{r7, pc}
 800b0fa:	bf00      	nop
 800b0fc:	20004f38 	.word	0x20004f38

0800b100 <VL53L0X_WrByte>:

VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data)
{
 800b100:	b580      	push	{r7, lr}
 800b102:	b084      	sub	sp, #16
 800b104:	af00      	add	r7, sp, #0
 800b106:	6078      	str	r0, [r7, #4]
 800b108:	460b      	mov	r3, r1
 800b10a:	70fb      	strb	r3, [r7, #3]
 800b10c:	4613      	mov	r3, r2
 800b10e:	70bb      	strb	r3, [r7, #2]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b110:	2300      	movs	r3, #0
 800b112:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800b114:	4a0b      	ldr	r2, [pc, #44]	; (800b144 <VL53L0X_WrByte+0x44>)
 800b116:	78fb      	ldrb	r3, [r7, #3]
 800b118:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data;
 800b11a:	4a0a      	ldr	r2, [pc, #40]	; (800b144 <VL53L0X_WrByte+0x44>)
 800b11c:	78bb      	ldrb	r3, [r7, #2]
 800b11e:	7053      	strb	r3, [r2, #1]

    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 800b120:	2202      	movs	r2, #2
 800b122:	4908      	ldr	r1, [pc, #32]	; (800b144 <VL53L0X_WrByte+0x44>)
 800b124:	6878      	ldr	r0, [r7, #4]
 800b126:	f7ff feaf 	bl	800ae88 <_I2CWrite>
 800b12a:	60b8      	str	r0, [r7, #8]

    if (status_int != 0) {
 800b12c:	68bb      	ldr	r3, [r7, #8]
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d001      	beq.n	800b136 <VL53L0X_WrByte+0x36>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800b132:	23ec      	movs	r3, #236	; 0xec
 800b134:	73fb      	strb	r3, [r7, #15]
    }

    return Status;
 800b136:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b13a:	4618      	mov	r0, r3
 800b13c:	3710      	adds	r7, #16
 800b13e:	46bd      	mov	sp, r7
 800b140:	bd80      	pop	{r7, pc}
 800b142:	bf00      	nop
 800b144:	20004f38 	.word	0x20004f38

0800b148 <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data)
{
 800b148:	b580      	push	{r7, lr}
 800b14a:	b084      	sub	sp, #16
 800b14c:	af00      	add	r7, sp, #0
 800b14e:	6078      	str	r0, [r7, #4]
 800b150:	460b      	mov	r3, r1
 800b152:	70fb      	strb	r3, [r7, #3]
 800b154:	4613      	mov	r3, r2
 800b156:	803b      	strh	r3, [r7, #0]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b158:	2300      	movs	r3, #0
 800b15a:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800b15c:	4a0e      	ldr	r2, [pc, #56]	; (800b198 <VL53L0X_WrWord+0x50>)
 800b15e:	78fb      	ldrb	r3, [r7, #3]
 800b160:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data >> 8;
 800b162:	883b      	ldrh	r3, [r7, #0]
 800b164:	0a1b      	lsrs	r3, r3, #8
 800b166:	b29b      	uxth	r3, r3
 800b168:	b2da      	uxtb	r2, r3
 800b16a:	4b0b      	ldr	r3, [pc, #44]	; (800b198 <VL53L0X_WrWord+0x50>)
 800b16c:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data & 0x00FF;
 800b16e:	883b      	ldrh	r3, [r7, #0]
 800b170:	b2da      	uxtb	r2, r3
 800b172:	4b09      	ldr	r3, [pc, #36]	; (800b198 <VL53L0X_WrWord+0x50>)
 800b174:	709a      	strb	r2, [r3, #2]

    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 800b176:	2203      	movs	r2, #3
 800b178:	4907      	ldr	r1, [pc, #28]	; (800b198 <VL53L0X_WrWord+0x50>)
 800b17a:	6878      	ldr	r0, [r7, #4]
 800b17c:	f7ff fe84 	bl	800ae88 <_I2CWrite>
 800b180:	60b8      	str	r0, [r7, #8]

    if (status_int != 0) {
 800b182:	68bb      	ldr	r3, [r7, #8]
 800b184:	2b00      	cmp	r3, #0
 800b186:	d001      	beq.n	800b18c <VL53L0X_WrWord+0x44>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800b188:	23ec      	movs	r3, #236	; 0xec
 800b18a:	73fb      	strb	r3, [r7, #15]
    }

    return Status;
 800b18c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b190:	4618      	mov	r0, r3
 800b192:	3710      	adds	r7, #16
 800b194:	46bd      	mov	sp, r7
 800b196:	bd80      	pop	{r7, pc}
 800b198:	20004f38 	.word	0x20004f38

0800b19c <VL53L0X_UpdateByte>:

    return Status;
}

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData)
{
 800b19c:	b580      	push	{r7, lr}
 800b19e:	b084      	sub	sp, #16
 800b1a0:	af00      	add	r7, sp, #0
 800b1a2:	6078      	str	r0, [r7, #4]
 800b1a4:	4608      	mov	r0, r1
 800b1a6:	4611      	mov	r1, r2
 800b1a8:	461a      	mov	r2, r3
 800b1aa:	4603      	mov	r3, r0
 800b1ac:	70fb      	strb	r3, [r7, #3]
 800b1ae:	460b      	mov	r3, r1
 800b1b0:	70bb      	strb	r3, [r7, #2]
 800b1b2:	4613      	mov	r3, r2
 800b1b4:	707b      	strb	r3, [r7, #1]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b1b6:	2300      	movs	r3, #0
 800b1b8:	73fb      	strb	r3, [r7, #15]
    uint8_t data;

    Status = VL53L0X_RdByte(Dev, index, &data);
 800b1ba:	f107 020e 	add.w	r2, r7, #14
 800b1be:	78fb      	ldrb	r3, [r7, #3]
 800b1c0:	4619      	mov	r1, r3
 800b1c2:	6878      	ldr	r0, [r7, #4]
 800b1c4:	f7ff fea1 	bl	800af0a <VL53L0X_RdByte>
 800b1c8:	4603      	mov	r3, r0
 800b1ca:	73fb      	strb	r3, [r7, #15]

    if (Status) {
 800b1cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	d110      	bne.n	800b1f6 <VL53L0X_UpdateByte+0x5a>
        goto done;
    }

    data = (data & AndData) | OrData;
 800b1d4:	7bba      	ldrb	r2, [r7, #14]
 800b1d6:	78bb      	ldrb	r3, [r7, #2]
 800b1d8:	4013      	ands	r3, r2
 800b1da:	b2da      	uxtb	r2, r3
 800b1dc:	787b      	ldrb	r3, [r7, #1]
 800b1de:	4313      	orrs	r3, r2
 800b1e0:	b2db      	uxtb	r3, r3
 800b1e2:	73bb      	strb	r3, [r7, #14]
    Status = VL53L0X_WrByte(Dev, index, data);
 800b1e4:	7bba      	ldrb	r2, [r7, #14]
 800b1e6:	78fb      	ldrb	r3, [r7, #3]
 800b1e8:	4619      	mov	r1, r3
 800b1ea:	6878      	ldr	r0, [r7, #4]
 800b1ec:	f7ff ff88 	bl	800b100 <VL53L0X_WrByte>
 800b1f0:	4603      	mov	r3, r0
 800b1f2:	73fb      	strb	r3, [r7, #15]
 800b1f4:	e000      	b.n	800b1f8 <VL53L0X_UpdateByte+0x5c>
        goto done;
 800b1f6:	bf00      	nop
done:
    return Status;
 800b1f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b1fc:	4618      	mov	r0, r3
 800b1fe:	3710      	adds	r7, #16
 800b200:	46bd      	mov	sp, r7
 800b202:	bd80      	pop	{r7, pc}

0800b204 <VL53L0X_PollingDelay>:

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev)
{
 800b204:	b580      	push	{r7, lr}
 800b206:	b084      	sub	sp, #16
 800b208:	af00      	add	r7, sp, #0
 800b20a:	6078      	str	r0, [r7, #4]
    VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800b20c:	2300      	movs	r3, #0
 800b20e:	73fb      	strb	r3, [r7, #15]

    /* do nothing */
    VL53L0X_OsDelay();
 800b210:	2002      	movs	r0, #2
 800b212:	f000 f987 	bl	800b524 <HAL_Delay>
    return status;
 800b216:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b21a:	4618      	mov	r0, r3
 800b21c:	3710      	adds	r7, #16
 800b21e:	46bd      	mov	sp, r7
 800b220:	bd80      	pop	{r7, pc}
	...

0800b224 <VL53L0X_PROXIMITY_Init>:

/**
  * @brief  VL53L0X proximity sensor Initialization.
  */
void VL53L0X_PROXIMITY_Init(void)
{
 800b224:	b580      	push	{r7, lr}
 800b226:	b09a      	sub	sp, #104	; 0x68
 800b228:	af00      	add	r7, sp, #0
  uint16_t vl53l0x_id = 0; 
 800b22a:	2300      	movs	r3, #0
 800b22c:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
  VL53L0X_DeviceInfo_t VL53L0X_DeviceInfo;
  
  /* Initialize IO interface */
  BSP_I2C2_Init();
 800b230:	f7f7 fca2 	bl	8002b78 <BSP_I2C2_Init>
  VL53L0X_PROXIMITY_MspInit();
 800b234:	f000 f84e 	bl	800b2d4 <VL53L0X_PROXIMITY_MspInit>
  
  memset(&VL53L0X_DeviceInfo, 0, sizeof(VL53L0X_DeviceInfo_t));
 800b238:	463b      	mov	r3, r7
 800b23a:	2263      	movs	r2, #99	; 0x63
 800b23c:	2100      	movs	r1, #0
 800b23e:	4618      	mov	r0, r3
 800b240:	f007 fdad 	bl	8012d9e <memset>
  
  if (VL53L0X_ERROR_NONE == VL53L0X_GetDeviceInfo(&Dev, &VL53L0X_DeviceInfo))
 800b244:	463b      	mov	r3, r7
 800b246:	4619      	mov	r1, r3
 800b248:	4817      	ldr	r0, [pc, #92]	; (800b2a8 <VL53L0X_PROXIMITY_Init+0x84>)
 800b24a:	f7fa ffb8 	bl	80061be <VL53L0X_GetDeviceInfo>
 800b24e:	4603      	mov	r3, r0
 800b250:	2b00      	cmp	r3, #0
 800b252:	d121      	bne.n	800b298 <VL53L0X_PROXIMITY_Init+0x74>
  {  
    if (VL53L0X_ERROR_NONE == VL53L0X_RdWord(&Dev, VL53L0X_REG_IDENTIFICATION_MODEL_ID, (uint16_t *) &vl53l0x_id))
 800b254:	f107 0366 	add.w	r3, r7, #102	; 0x66
 800b258:	461a      	mov	r2, r3
 800b25a:	21c0      	movs	r1, #192	; 0xc0
 800b25c:	4812      	ldr	r0, [pc, #72]	; (800b2a8 <VL53L0X_PROXIMITY_Init+0x84>)
 800b25e:	f7ff fedb 	bl	800b018 <VL53L0X_RdWord>
 800b262:	4603      	mov	r3, r0
 800b264:	2b00      	cmp	r3, #0
 800b266:	d113      	bne.n	800b290 <VL53L0X_PROXIMITY_Init+0x6c>
    {
      if (vl53l0x_id == VL53L0X_ID)
 800b268:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800b26c:	f64e 62aa 	movw	r2, #61098	; 0xeeaa
 800b270:	4293      	cmp	r3, r2
 800b272:	d114      	bne.n	800b29e <VL53L0X_PROXIMITY_Init+0x7a>
      {
        if (VL53L0X_ERROR_NONE == VL53L0X_DataInit(&Dev))
 800b274:	480c      	ldr	r0, [pc, #48]	; (800b2a8 <VL53L0X_PROXIMITY_Init+0x84>)
 800b276:	f7fa ffc9 	bl	800620c <VL53L0X_DataInit>
 800b27a:	4603      	mov	r3, r0
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	d10e      	bne.n	800b29e <VL53L0X_PROXIMITY_Init+0x7a>
        {
          Dev.Present = 1;
 800b280:	4b09      	ldr	r3, [pc, #36]	; (800b2a8 <VL53L0X_PROXIMITY_Init+0x84>)
 800b282:	2201      	movs	r2, #1
 800b284:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164
          SetupSingleShot(&Dev);
 800b288:	4807      	ldr	r0, [pc, #28]	; (800b2a8 <VL53L0X_PROXIMITY_Init+0x84>)
 800b28a:	f000 f843 	bl	800b314 <SetupSingleShot>
  }
  else
  {
    printf("VL53L0X Time of Flight Failed to get infos!\n");
  }  
}
 800b28e:	e006      	b.n	800b29e <VL53L0X_PROXIMITY_Init+0x7a>
      printf("VL53L0X Time of Flight Failed to Initialize!\n");
 800b290:	4806      	ldr	r0, [pc, #24]	; (800b2ac <VL53L0X_PROXIMITY_Init+0x88>)
 800b292:	f008 fad7 	bl	8013844 <puts>
}
 800b296:	e002      	b.n	800b29e <VL53L0X_PROXIMITY_Init+0x7a>
    printf("VL53L0X Time of Flight Failed to get infos!\n");
 800b298:	4805      	ldr	r0, [pc, #20]	; (800b2b0 <VL53L0X_PROXIMITY_Init+0x8c>)
 800b29a:	f008 fad3 	bl	8013844 <puts>
}
 800b29e:	bf00      	nop
 800b2a0:	3768      	adds	r7, #104	; 0x68
 800b2a2:	46bd      	mov	sp, r7
 800b2a4:	bd80      	pop	{r7, pc}
 800b2a6:	bf00      	nop
 800b2a8:	2000037c 	.word	0x2000037c
 800b2ac:	080162dc 	.word	0x080162dc
 800b2b0:	0801630c 	.word	0x0801630c

0800b2b4 <VL53L0X_PROXIMITY_GetDistance>:
/**
  * @brief  Get distance from VL53L0X proximity sensor.
  * @retval Distance in mm
  */
uint16_t VL53L0X_PROXIMITY_GetDistance(void)
{
 800b2b4:	b580      	push	{r7, lr}
 800b2b6:	b088      	sub	sp, #32
 800b2b8:	af00      	add	r7, sp, #0
  VL53L0X_RangingMeasurementData_t RangingMeasurementData;
  
  VL53L0X_PerformSingleRangingMeasurement(&Dev, &RangingMeasurementData);
 800b2ba:	1d3b      	adds	r3, r7, #4
 800b2bc:	4619      	mov	r1, r3
 800b2be:	4804      	ldr	r0, [pc, #16]	; (800b2d0 <VL53L0X_PROXIMITY_GetDistance+0x1c>)
 800b2c0:	f7fc f9ee 	bl	80076a0 <VL53L0X_PerformSingleRangingMeasurement>
  
  return RangingMeasurementData.RangeMilliMeter;  
 800b2c4:	89bb      	ldrh	r3, [r7, #12]
}
 800b2c6:	4618      	mov	r0, r3
 800b2c8:	3720      	adds	r7, #32
 800b2ca:	46bd      	mov	sp, r7
 800b2cc:	bd80      	pop	{r7, pc}
 800b2ce:	bf00      	nop
 800b2d0:	2000037c 	.word	0x2000037c

0800b2d4 <VL53L0X_PROXIMITY_MspInit>:

/**
  * @brief  VL53L0X proximity sensor Msp Initialization.
  */
void VL53L0X_PROXIMITY_MspInit(void)
{
 800b2d4:	b580      	push	{r7, lr}
 800b2d6:	b086      	sub	sp, #24
 800b2d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;
  
  /*Configure GPIO pin : VL53L0X_XSHUT_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin;
 800b2da:	2340      	movs	r3, #64	; 0x40
 800b2dc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800b2de:	2301      	movs	r3, #1
 800b2e0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800b2e2:	2301      	movs	r3, #1
 800b2e4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800b2e6:	2302      	movs	r3, #2
 800b2e8:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(VL53L0X_XSHUT_GPIO_Port, &GPIO_InitStruct);
 800b2ea:	1d3b      	adds	r3, r7, #4
 800b2ec:	4619      	mov	r1, r3
 800b2ee:	4808      	ldr	r0, [pc, #32]	; (800b310 <VL53L0X_PROXIMITY_MspInit+0x3c>)
 800b2f0:	f000 fa1e 	bl	800b730 <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(VL53L0X_XSHUT_GPIO_Port, VL53L0X_XSHUT_Pin, GPIO_PIN_SET);
 800b2f4:	2201      	movs	r2, #1
 800b2f6:	2140      	movs	r1, #64	; 0x40
 800b2f8:	4805      	ldr	r0, [pc, #20]	; (800b310 <VL53L0X_PROXIMITY_MspInit+0x3c>)
 800b2fa:	f000 fcb7 	bl	800bc6c <HAL_GPIO_WritePin>
  
  HAL_Delay(1000);  
 800b2fe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800b302:	f000 f90f 	bl	800b524 <HAL_Delay>
}
 800b306:	bf00      	nop
 800b308:	3718      	adds	r7, #24
 800b30a:	46bd      	mov	sp, r7
 800b30c:	bd80      	pop	{r7, pc}
 800b30e:	bf00      	nop
 800b310:	48000800 	.word	0x48000800

0800b314 <SetupSingleShot>:

/**
 *  Setup all detected sensors for single shot mode and setup ranging configuration
 */
void SetupSingleShot(VL53L0X_Dev_t* pDev)
{
 800b314:	b580      	push	{r7, lr}
 800b316:	b08a      	sub	sp, #40	; 0x28
 800b318:	af00      	add	r7, sp, #0
 800b31a:	6078      	str	r0, [r7, #4]
  int status;
  uint8_t VhvSettings;
  uint8_t PhaseCal;
  uint32_t refSpadCount;
  uint8_t isApertureSpads;
  FixPoint1616_t signalLimit = (FixPoint1616_t)(0.25*65536);
 800b31c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800b320:	627b      	str	r3, [r7, #36]	; 0x24
  FixPoint1616_t sigmaLimit = (FixPoint1616_t)(18*65536);
 800b322:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 800b326:	623b      	str	r3, [r7, #32]
  uint32_t timingBudget = 33000;
 800b328:	f248 03e8 	movw	r3, #33000	; 0x80e8
 800b32c:	61fb      	str	r3, [r7, #28]
  uint8_t preRangeVcselPeriod = 14;
 800b32e:	230e      	movs	r3, #14
 800b330:	76fb      	strb	r3, [r7, #27]
  uint8_t finalRangeVcselPeriod = 10;
 800b332:	230a      	movs	r3, #10
 800b334:	76bb      	strb	r3, [r7, #26]
                          
  if (pDev->Present)
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	f8d3 3164 	ldr.w	r3, [r3, #356]	; 0x164
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	f000 80a4 	beq.w	800b48a <SetupSingleShot+0x176>
  {
    status = VL53L0X_StaticInit(pDev);
 800b342:	6878      	ldr	r0, [r7, #4]
 800b344:	f7fb f86c 	bl	8006420 <VL53L0X_StaticInit>
 800b348:	4603      	mov	r3, r0
 800b34a:	617b      	str	r3, [r7, #20]
    if (status)
 800b34c:	697b      	ldr	r3, [r7, #20]
 800b34e:	2b00      	cmp	r3, #0
 800b350:	d002      	beq.n	800b358 <SetupSingleShot+0x44>
    {
      printf("VL53L0X_StaticInit failed\n");
 800b352:	4850      	ldr	r0, [pc, #320]	; (800b494 <SetupSingleShot+0x180>)
 800b354:	f008 fa76 	bl	8013844 <puts>
    }
    
    status = VL53L0X_PerformRefCalibration(pDev, &VhvSettings, &PhaseCal);
 800b358:	f107 0212 	add.w	r2, r7, #18
 800b35c:	f107 0313 	add.w	r3, r7, #19
 800b360:	4619      	mov	r1, r3
 800b362:	6878      	ldr	r0, [r7, #4]
 800b364:	f7fb ff30 	bl	80071c8 <VL53L0X_PerformRefCalibration>
 800b368:	4603      	mov	r3, r0
 800b36a:	617b      	str	r3, [r7, #20]
    if (status)
 800b36c:	697b      	ldr	r3, [r7, #20]
 800b36e:	2b00      	cmp	r3, #0
 800b370:	d002      	beq.n	800b378 <SetupSingleShot+0x64>
    {
      printf("VL53L0X_PerformRefCalibration failed\n");
 800b372:	4849      	ldr	r0, [pc, #292]	; (800b498 <SetupSingleShot+0x184>)
 800b374:	f008 fa66 	bl	8013844 <puts>
    }
    
    status = VL53L0X_PerformRefSpadManagement(pDev, &refSpadCount, &isApertureSpads);
 800b378:	f107 020b 	add.w	r2, r7, #11
 800b37c:	f107 030c 	add.w	r3, r7, #12
 800b380:	4619      	mov	r1, r3
 800b382:	6878      	ldr	r0, [r7, #4]
 800b384:	f7fc fb78 	bl	8007a78 <VL53L0X_PerformRefSpadManagement>
 800b388:	4603      	mov	r3, r0
 800b38a:	617b      	str	r3, [r7, #20]
    if (status)
 800b38c:	697b      	ldr	r3, [r7, #20]
 800b38e:	2b00      	cmp	r3, #0
 800b390:	d002      	beq.n	800b398 <SetupSingleShot+0x84>
    {
      printf("VL53L0X_PerformRefSpadManagement failed\n");
 800b392:	4842      	ldr	r0, [pc, #264]	; (800b49c <SetupSingleShot+0x188>)
 800b394:	f008 fa56 	bl	8013844 <puts>
    }
    
    status = VL53L0X_SetDeviceMode(pDev, VL53L0X_DEVICEMODE_SINGLE_RANGING); /* Setup in single ranging mode */
 800b398:	2100      	movs	r1, #0
 800b39a:	6878      	ldr	r0, [r7, #4]
 800b39c:	f7fb fa52 	bl	8006844 <VL53L0X_SetDeviceMode>
 800b3a0:	4603      	mov	r3, r0
 800b3a2:	617b      	str	r3, [r7, #20]
    if (status)
 800b3a4:	697b      	ldr	r3, [r7, #20]
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	d002      	beq.n	800b3b0 <SetupSingleShot+0x9c>
    {
      printf("VL53L0X_SetDeviceMode failed\n");
 800b3aa:	483d      	ldr	r0, [pc, #244]	; (800b4a0 <SetupSingleShot+0x18c>)
 800b3ac:	f008 fa4a 	bl	8013844 <puts>
    }
    
    status = VL53L0X_SetLimitCheckEnable(pDev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 1); /* Enable Sigma limit */
 800b3b0:	2201      	movs	r2, #1
 800b3b2:	2100      	movs	r1, #0
 800b3b4:	6878      	ldr	r0, [r7, #4]
 800b3b6:	f7fb fd01 	bl	8006dbc <VL53L0X_SetLimitCheckEnable>
 800b3ba:	4603      	mov	r3, r0
 800b3bc:	617b      	str	r3, [r7, #20]
    if (status)
 800b3be:	697b      	ldr	r3, [r7, #20]
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	d002      	beq.n	800b3ca <SetupSingleShot+0xb6>
    {
      printf("VL53L0X_SetLimitCheckEnable failed\n");
 800b3c4:	4837      	ldr	r0, [pc, #220]	; (800b4a4 <SetupSingleShot+0x190>)
 800b3c6:	f008 fa3d 	bl	8013844 <puts>
    }
    
    status = VL53L0X_SetLimitCheckEnable(pDev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1); /* Enable Signa limit */
 800b3ca:	2201      	movs	r2, #1
 800b3cc:	2101      	movs	r1, #1
 800b3ce:	6878      	ldr	r0, [r7, #4]
 800b3d0:	f7fb fcf4 	bl	8006dbc <VL53L0X_SetLimitCheckEnable>
 800b3d4:	4603      	mov	r3, r0
 800b3d6:	617b      	str	r3, [r7, #20]
    if (status)
 800b3d8:	697b      	ldr	r3, [r7, #20]
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d002      	beq.n	800b3e4 <SetupSingleShot+0xd0>
    {
      printf("VL53L0X_SetLimitCheckEnable failed\n");
 800b3de:	4831      	ldr	r0, [pc, #196]	; (800b4a4 <SetupSingleShot+0x190>)
 800b3e0:	f008 fa30 	bl	8013844 <puts>
    }
    
    /* Ranging configuration */
    signalLimit = (FixPoint1616_t)(0.1*65536);
 800b3e4:	f641 1399 	movw	r3, #6553	; 0x1999
 800b3e8:	627b      	str	r3, [r7, #36]	; 0x24
    sigmaLimit = (FixPoint1616_t)(60*65536);
 800b3ea:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 800b3ee:	623b      	str	r3, [r7, #32]
    timingBudget = 33000;
 800b3f0:	f248 03e8 	movw	r3, #33000	; 0x80e8
 800b3f4:	61fb      	str	r3, [r7, #28]
    preRangeVcselPeriod = 18;
 800b3f6:	2312      	movs	r3, #18
 800b3f8:	76fb      	strb	r3, [r7, #27]
    finalRangeVcselPeriod = 14;
 800b3fa:	230e      	movs	r3, #14
 800b3fc:	76bb      	strb	r3, [r7, #26]
    
    status = VL53L0X_SetLimitCheckValue(pDev,  VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, signalLimit);
 800b3fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b400:	2101      	movs	r1, #1
 800b402:	6878      	ldr	r0, [r7, #4]
 800b404:	f7fb fd8a 	bl	8006f1c <VL53L0X_SetLimitCheckValue>
 800b408:	4603      	mov	r3, r0
 800b40a:	617b      	str	r3, [r7, #20]
    
    if (status)
 800b40c:	697b      	ldr	r3, [r7, #20]
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d002      	beq.n	800b418 <SetupSingleShot+0x104>
    {
      printf("VL53L0X_SetLimitCheckValue failed\n");
 800b412:	4825      	ldr	r0, [pc, #148]	; (800b4a8 <SetupSingleShot+0x194>)
 800b414:	f008 fa16 	bl	8013844 <puts>
    }
    
    status = VL53L0X_SetLimitCheckValue(pDev,  VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, sigmaLimit);
 800b418:	6a3a      	ldr	r2, [r7, #32]
 800b41a:	2100      	movs	r1, #0
 800b41c:	6878      	ldr	r0, [r7, #4]
 800b41e:	f7fb fd7d 	bl	8006f1c <VL53L0X_SetLimitCheckValue>
 800b422:	4603      	mov	r3, r0
 800b424:	617b      	str	r3, [r7, #20]
    if (status)
 800b426:	697b      	ldr	r3, [r7, #20]
 800b428:	2b00      	cmp	r3, #0
 800b42a:	d002      	beq.n	800b432 <SetupSingleShot+0x11e>
    {
      printf("VL53L0X_SetLimitCheckValue failed\n");
 800b42c:	481e      	ldr	r0, [pc, #120]	; (800b4a8 <SetupSingleShot+0x194>)
 800b42e:	f008 fa09 	bl	8013844 <puts>
    }
    
    status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(pDev,  timingBudget);
 800b432:	69f9      	ldr	r1, [r7, #28]
 800b434:	6878      	ldr	r0, [r7, #4]
 800b436:	f7fb fa63 	bl	8006900 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 800b43a:	4603      	mov	r3, r0
 800b43c:	617b      	str	r3, [r7, #20]
    if (status)
 800b43e:	697b      	ldr	r3, [r7, #20]
 800b440:	2b00      	cmp	r3, #0
 800b442:	d002      	beq.n	800b44a <SetupSingleShot+0x136>
    {
      printf("VL53L0X_SetMeasurementTimingBudgetMicroSeconds failed\n");
 800b444:	4819      	ldr	r0, [pc, #100]	; (800b4ac <SetupSingleShot+0x198>)
 800b446:	f008 f9fd 	bl	8013844 <puts>
    }
    
    status = VL53L0X_SetVcselPulsePeriod(pDev,  VL53L0X_VCSEL_PERIOD_PRE_RANGE, preRangeVcselPeriod);
 800b44a:	7efb      	ldrb	r3, [r7, #27]
 800b44c:	461a      	mov	r2, r3
 800b44e:	2100      	movs	r1, #0
 800b450:	6878      	ldr	r0, [r7, #4]
 800b452:	f7fb fa7b 	bl	800694c <VL53L0X_SetVcselPulsePeriod>
 800b456:	4603      	mov	r3, r0
 800b458:	617b      	str	r3, [r7, #20]
    if (status)
 800b45a:	697b      	ldr	r3, [r7, #20]
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	d002      	beq.n	800b466 <SetupSingleShot+0x152>
    {
      printf("VL53L0X_SetVcselPulsePeriod failed\n");
 800b460:	4813      	ldr	r0, [pc, #76]	; (800b4b0 <SetupSingleShot+0x19c>)
 800b462:	f008 f9ef 	bl	8013844 <puts>
    }
    
    status = VL53L0X_SetVcselPulsePeriod(pDev,  VL53L0X_VCSEL_PERIOD_FINAL_RANGE, finalRangeVcselPeriod);
 800b466:	7ebb      	ldrb	r3, [r7, #26]
 800b468:	461a      	mov	r2, r3
 800b46a:	2101      	movs	r1, #1
 800b46c:	6878      	ldr	r0, [r7, #4]
 800b46e:	f7fb fa6d 	bl	800694c <VL53L0X_SetVcselPulsePeriod>
 800b472:	4603      	mov	r3, r0
 800b474:	617b      	str	r3, [r7, #20]
    if (status)
 800b476:	697b      	ldr	r3, [r7, #20]
 800b478:	2b00      	cmp	r3, #0
 800b47a:	d002      	beq.n	800b482 <SetupSingleShot+0x16e>
    {
      printf("VL53L0X_SetVcselPulsePeriod failed\n");
 800b47c:	480c      	ldr	r0, [pc, #48]	; (800b4b0 <SetupSingleShot+0x19c>)
 800b47e:	f008 f9e1 	bl	8013844 <puts>
    }
    
    pDev->LeakyFirst = 1;
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	2201      	movs	r2, #1
 800b486:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178
  }
}
 800b48a:	bf00      	nop
 800b48c:	3728      	adds	r7, #40	; 0x28
 800b48e:	46bd      	mov	sp, r7
 800b490:	bd80      	pop	{r7, pc}
 800b492:	bf00      	nop
 800b494:	08016338 	.word	0x08016338
 800b498:	08016354 	.word	0x08016354
 800b49c:	0801637c 	.word	0x0801637c
 800b4a0:	080163a4 	.word	0x080163a4
 800b4a4:	080163c4 	.word	0x080163c4
 800b4a8:	080163e8 	.word	0x080163e8
 800b4ac:	0801640c 	.word	0x0801640c
 800b4b0:	08016444 	.word	0x08016444

0800b4b4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800b4b4:	b580      	push	{r7, lr}
 800b4b6:	b082      	sub	sp, #8
 800b4b8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800b4ba:	2300      	movs	r3, #0
 800b4bc:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800b4be:	2003      	movs	r0, #3
 800b4c0:	f000 f901 	bl	800b6c6 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800b4c4:	200f      	movs	r0, #15
 800b4c6:	f7f6 fedd 	bl	8002284 <HAL_InitTick>
 800b4ca:	4603      	mov	r3, r0
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d002      	beq.n	800b4d6 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800b4d0:	2301      	movs	r3, #1
 800b4d2:	71fb      	strb	r3, [r7, #7]
 800b4d4:	e001      	b.n	800b4da <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800b4d6:	f7f6 fd43 	bl	8001f60 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800b4da:	79fb      	ldrb	r3, [r7, #7]
}
 800b4dc:	4618      	mov	r0, r3
 800b4de:	3708      	adds	r7, #8
 800b4e0:	46bd      	mov	sp, r7
 800b4e2:	bd80      	pop	{r7, pc}

0800b4e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800b4e4:	b480      	push	{r7}
 800b4e6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800b4e8:	4b06      	ldr	r3, [pc, #24]	; (800b504 <HAL_IncTick+0x20>)
 800b4ea:	781b      	ldrb	r3, [r3, #0]
 800b4ec:	461a      	mov	r2, r3
 800b4ee:	4b06      	ldr	r3, [pc, #24]	; (800b508 <HAL_IncTick+0x24>)
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	4413      	add	r3, r2
 800b4f4:	4a04      	ldr	r2, [pc, #16]	; (800b508 <HAL_IncTick+0x24>)
 800b4f6:	6013      	str	r3, [r2, #0]
}
 800b4f8:	bf00      	nop
 800b4fa:	46bd      	mov	sp, r7
 800b4fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b500:	4770      	bx	lr
 800b502:	bf00      	nop
 800b504:	20000508 	.word	0x20000508
 800b508:	20004f78 	.word	0x20004f78

0800b50c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800b50c:	b480      	push	{r7}
 800b50e:	af00      	add	r7, sp, #0
  return uwTick;
 800b510:	4b03      	ldr	r3, [pc, #12]	; (800b520 <HAL_GetTick+0x14>)
 800b512:	681b      	ldr	r3, [r3, #0]
}
 800b514:	4618      	mov	r0, r3
 800b516:	46bd      	mov	sp, r7
 800b518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b51c:	4770      	bx	lr
 800b51e:	bf00      	nop
 800b520:	20004f78 	.word	0x20004f78

0800b524 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800b524:	b580      	push	{r7, lr}
 800b526:	b084      	sub	sp, #16
 800b528:	af00      	add	r7, sp, #0
 800b52a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800b52c:	f7ff ffee 	bl	800b50c <HAL_GetTick>
 800b530:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b53c:	d005      	beq.n	800b54a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800b53e:	4b0a      	ldr	r3, [pc, #40]	; (800b568 <HAL_Delay+0x44>)
 800b540:	781b      	ldrb	r3, [r3, #0]
 800b542:	461a      	mov	r2, r3
 800b544:	68fb      	ldr	r3, [r7, #12]
 800b546:	4413      	add	r3, r2
 800b548:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800b54a:	bf00      	nop
 800b54c:	f7ff ffde 	bl	800b50c <HAL_GetTick>
 800b550:	4602      	mov	r2, r0
 800b552:	68bb      	ldr	r3, [r7, #8]
 800b554:	1ad3      	subs	r3, r2, r3
 800b556:	68fa      	ldr	r2, [r7, #12]
 800b558:	429a      	cmp	r2, r3
 800b55a:	d8f7      	bhi.n	800b54c <HAL_Delay+0x28>
  {
  }
}
 800b55c:	bf00      	nop
 800b55e:	bf00      	nop
 800b560:	3710      	adds	r7, #16
 800b562:	46bd      	mov	sp, r7
 800b564:	bd80      	pop	{r7, pc}
 800b566:	bf00      	nop
 800b568:	20000508 	.word	0x20000508

0800b56c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800b56c:	b480      	push	{r7}
 800b56e:	b085      	sub	sp, #20
 800b570:	af00      	add	r7, sp, #0
 800b572:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	f003 0307 	and.w	r3, r3, #7
 800b57a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800b57c:	4b0c      	ldr	r3, [pc, #48]	; (800b5b0 <__NVIC_SetPriorityGrouping+0x44>)
 800b57e:	68db      	ldr	r3, [r3, #12]
 800b580:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800b582:	68ba      	ldr	r2, [r7, #8]
 800b584:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800b588:	4013      	ands	r3, r2
 800b58a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800b590:	68bb      	ldr	r3, [r7, #8]
 800b592:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800b594:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800b598:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b59c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800b59e:	4a04      	ldr	r2, [pc, #16]	; (800b5b0 <__NVIC_SetPriorityGrouping+0x44>)
 800b5a0:	68bb      	ldr	r3, [r7, #8]
 800b5a2:	60d3      	str	r3, [r2, #12]
}
 800b5a4:	bf00      	nop
 800b5a6:	3714      	adds	r7, #20
 800b5a8:	46bd      	mov	sp, r7
 800b5aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ae:	4770      	bx	lr
 800b5b0:	e000ed00 	.word	0xe000ed00

0800b5b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800b5b4:	b480      	push	{r7}
 800b5b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800b5b8:	4b04      	ldr	r3, [pc, #16]	; (800b5cc <__NVIC_GetPriorityGrouping+0x18>)
 800b5ba:	68db      	ldr	r3, [r3, #12]
 800b5bc:	0a1b      	lsrs	r3, r3, #8
 800b5be:	f003 0307 	and.w	r3, r3, #7
}
 800b5c2:	4618      	mov	r0, r3
 800b5c4:	46bd      	mov	sp, r7
 800b5c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ca:	4770      	bx	lr
 800b5cc:	e000ed00 	.word	0xe000ed00

0800b5d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800b5d0:	b480      	push	{r7}
 800b5d2:	b083      	sub	sp, #12
 800b5d4:	af00      	add	r7, sp, #0
 800b5d6:	4603      	mov	r3, r0
 800b5d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b5da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	db0b      	blt.n	800b5fa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800b5e2:	79fb      	ldrb	r3, [r7, #7]
 800b5e4:	f003 021f 	and.w	r2, r3, #31
 800b5e8:	4907      	ldr	r1, [pc, #28]	; (800b608 <__NVIC_EnableIRQ+0x38>)
 800b5ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b5ee:	095b      	lsrs	r3, r3, #5
 800b5f0:	2001      	movs	r0, #1
 800b5f2:	fa00 f202 	lsl.w	r2, r0, r2
 800b5f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800b5fa:	bf00      	nop
 800b5fc:	370c      	adds	r7, #12
 800b5fe:	46bd      	mov	sp, r7
 800b600:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b604:	4770      	bx	lr
 800b606:	bf00      	nop
 800b608:	e000e100 	.word	0xe000e100

0800b60c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800b60c:	b480      	push	{r7}
 800b60e:	b083      	sub	sp, #12
 800b610:	af00      	add	r7, sp, #0
 800b612:	4603      	mov	r3, r0
 800b614:	6039      	str	r1, [r7, #0]
 800b616:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b618:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	db0a      	blt.n	800b636 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b620:	683b      	ldr	r3, [r7, #0]
 800b622:	b2da      	uxtb	r2, r3
 800b624:	490c      	ldr	r1, [pc, #48]	; (800b658 <__NVIC_SetPriority+0x4c>)
 800b626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b62a:	0112      	lsls	r2, r2, #4
 800b62c:	b2d2      	uxtb	r2, r2
 800b62e:	440b      	add	r3, r1
 800b630:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800b634:	e00a      	b.n	800b64c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b636:	683b      	ldr	r3, [r7, #0]
 800b638:	b2da      	uxtb	r2, r3
 800b63a:	4908      	ldr	r1, [pc, #32]	; (800b65c <__NVIC_SetPriority+0x50>)
 800b63c:	79fb      	ldrb	r3, [r7, #7]
 800b63e:	f003 030f 	and.w	r3, r3, #15
 800b642:	3b04      	subs	r3, #4
 800b644:	0112      	lsls	r2, r2, #4
 800b646:	b2d2      	uxtb	r2, r2
 800b648:	440b      	add	r3, r1
 800b64a:	761a      	strb	r2, [r3, #24]
}
 800b64c:	bf00      	nop
 800b64e:	370c      	adds	r7, #12
 800b650:	46bd      	mov	sp, r7
 800b652:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b656:	4770      	bx	lr
 800b658:	e000e100 	.word	0xe000e100
 800b65c:	e000ed00 	.word	0xe000ed00

0800b660 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800b660:	b480      	push	{r7}
 800b662:	b089      	sub	sp, #36	; 0x24
 800b664:	af00      	add	r7, sp, #0
 800b666:	60f8      	str	r0, [r7, #12]
 800b668:	60b9      	str	r1, [r7, #8]
 800b66a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800b66c:	68fb      	ldr	r3, [r7, #12]
 800b66e:	f003 0307 	and.w	r3, r3, #7
 800b672:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800b674:	69fb      	ldr	r3, [r7, #28]
 800b676:	f1c3 0307 	rsb	r3, r3, #7
 800b67a:	2b04      	cmp	r3, #4
 800b67c:	bf28      	it	cs
 800b67e:	2304      	movcs	r3, #4
 800b680:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800b682:	69fb      	ldr	r3, [r7, #28]
 800b684:	3304      	adds	r3, #4
 800b686:	2b06      	cmp	r3, #6
 800b688:	d902      	bls.n	800b690 <NVIC_EncodePriority+0x30>
 800b68a:	69fb      	ldr	r3, [r7, #28]
 800b68c:	3b03      	subs	r3, #3
 800b68e:	e000      	b.n	800b692 <NVIC_EncodePriority+0x32>
 800b690:	2300      	movs	r3, #0
 800b692:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b694:	f04f 32ff 	mov.w	r2, #4294967295
 800b698:	69bb      	ldr	r3, [r7, #24]
 800b69a:	fa02 f303 	lsl.w	r3, r2, r3
 800b69e:	43da      	mvns	r2, r3
 800b6a0:	68bb      	ldr	r3, [r7, #8]
 800b6a2:	401a      	ands	r2, r3
 800b6a4:	697b      	ldr	r3, [r7, #20]
 800b6a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800b6a8:	f04f 31ff 	mov.w	r1, #4294967295
 800b6ac:	697b      	ldr	r3, [r7, #20]
 800b6ae:	fa01 f303 	lsl.w	r3, r1, r3
 800b6b2:	43d9      	mvns	r1, r3
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b6b8:	4313      	orrs	r3, r2
         );
}
 800b6ba:	4618      	mov	r0, r3
 800b6bc:	3724      	adds	r7, #36	; 0x24
 800b6be:	46bd      	mov	sp, r7
 800b6c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6c4:	4770      	bx	lr

0800b6c6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800b6c6:	b580      	push	{r7, lr}
 800b6c8:	b082      	sub	sp, #8
 800b6ca:	af00      	add	r7, sp, #0
 800b6cc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800b6ce:	6878      	ldr	r0, [r7, #4]
 800b6d0:	f7ff ff4c 	bl	800b56c <__NVIC_SetPriorityGrouping>
}
 800b6d4:	bf00      	nop
 800b6d6:	3708      	adds	r7, #8
 800b6d8:	46bd      	mov	sp, r7
 800b6da:	bd80      	pop	{r7, pc}

0800b6dc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800b6dc:	b580      	push	{r7, lr}
 800b6de:	b086      	sub	sp, #24
 800b6e0:	af00      	add	r7, sp, #0
 800b6e2:	4603      	mov	r3, r0
 800b6e4:	60b9      	str	r1, [r7, #8]
 800b6e6:	607a      	str	r2, [r7, #4]
 800b6e8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800b6ea:	2300      	movs	r3, #0
 800b6ec:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800b6ee:	f7ff ff61 	bl	800b5b4 <__NVIC_GetPriorityGrouping>
 800b6f2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800b6f4:	687a      	ldr	r2, [r7, #4]
 800b6f6:	68b9      	ldr	r1, [r7, #8]
 800b6f8:	6978      	ldr	r0, [r7, #20]
 800b6fa:	f7ff ffb1 	bl	800b660 <NVIC_EncodePriority>
 800b6fe:	4602      	mov	r2, r0
 800b700:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b704:	4611      	mov	r1, r2
 800b706:	4618      	mov	r0, r3
 800b708:	f7ff ff80 	bl	800b60c <__NVIC_SetPriority>
}
 800b70c:	bf00      	nop
 800b70e:	3718      	adds	r7, #24
 800b710:	46bd      	mov	sp, r7
 800b712:	bd80      	pop	{r7, pc}

0800b714 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800b714:	b580      	push	{r7, lr}
 800b716:	b082      	sub	sp, #8
 800b718:	af00      	add	r7, sp, #0
 800b71a:	4603      	mov	r3, r0
 800b71c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800b71e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b722:	4618      	mov	r0, r3
 800b724:	f7ff ff54 	bl	800b5d0 <__NVIC_EnableIRQ>
}
 800b728:	bf00      	nop
 800b72a:	3708      	adds	r7, #8
 800b72c:	46bd      	mov	sp, r7
 800b72e:	bd80      	pop	{r7, pc}

0800b730 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800b730:	b480      	push	{r7}
 800b732:	b087      	sub	sp, #28
 800b734:	af00      	add	r7, sp, #0
 800b736:	6078      	str	r0, [r7, #4]
 800b738:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800b73a:	2300      	movs	r3, #0
 800b73c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800b73e:	e17f      	b.n	800ba40 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800b740:	683b      	ldr	r3, [r7, #0]
 800b742:	681a      	ldr	r2, [r3, #0]
 800b744:	2101      	movs	r1, #1
 800b746:	697b      	ldr	r3, [r7, #20]
 800b748:	fa01 f303 	lsl.w	r3, r1, r3
 800b74c:	4013      	ands	r3, r2
 800b74e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800b750:	68fb      	ldr	r3, [r7, #12]
 800b752:	2b00      	cmp	r3, #0
 800b754:	f000 8171 	beq.w	800ba3a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800b758:	683b      	ldr	r3, [r7, #0]
 800b75a:	685b      	ldr	r3, [r3, #4]
 800b75c:	2b01      	cmp	r3, #1
 800b75e:	d00b      	beq.n	800b778 <HAL_GPIO_Init+0x48>
 800b760:	683b      	ldr	r3, [r7, #0]
 800b762:	685b      	ldr	r3, [r3, #4]
 800b764:	2b02      	cmp	r3, #2
 800b766:	d007      	beq.n	800b778 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800b768:	683b      	ldr	r3, [r7, #0]
 800b76a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800b76c:	2b11      	cmp	r3, #17
 800b76e:	d003      	beq.n	800b778 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800b770:	683b      	ldr	r3, [r7, #0]
 800b772:	685b      	ldr	r3, [r3, #4]
 800b774:	2b12      	cmp	r3, #18
 800b776:	d130      	bne.n	800b7da <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	689b      	ldr	r3, [r3, #8]
 800b77c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800b77e:	697b      	ldr	r3, [r7, #20]
 800b780:	005b      	lsls	r3, r3, #1
 800b782:	2203      	movs	r2, #3
 800b784:	fa02 f303 	lsl.w	r3, r2, r3
 800b788:	43db      	mvns	r3, r3
 800b78a:	693a      	ldr	r2, [r7, #16]
 800b78c:	4013      	ands	r3, r2
 800b78e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800b790:	683b      	ldr	r3, [r7, #0]
 800b792:	68da      	ldr	r2, [r3, #12]
 800b794:	697b      	ldr	r3, [r7, #20]
 800b796:	005b      	lsls	r3, r3, #1
 800b798:	fa02 f303 	lsl.w	r3, r2, r3
 800b79c:	693a      	ldr	r2, [r7, #16]
 800b79e:	4313      	orrs	r3, r2
 800b7a0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	693a      	ldr	r2, [r7, #16]
 800b7a6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	685b      	ldr	r3, [r3, #4]
 800b7ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800b7ae:	2201      	movs	r2, #1
 800b7b0:	697b      	ldr	r3, [r7, #20]
 800b7b2:	fa02 f303 	lsl.w	r3, r2, r3
 800b7b6:	43db      	mvns	r3, r3
 800b7b8:	693a      	ldr	r2, [r7, #16]
 800b7ba:	4013      	ands	r3, r2
 800b7bc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800b7be:	683b      	ldr	r3, [r7, #0]
 800b7c0:	685b      	ldr	r3, [r3, #4]
 800b7c2:	091b      	lsrs	r3, r3, #4
 800b7c4:	f003 0201 	and.w	r2, r3, #1
 800b7c8:	697b      	ldr	r3, [r7, #20]
 800b7ca:	fa02 f303 	lsl.w	r3, r2, r3
 800b7ce:	693a      	ldr	r2, [r7, #16]
 800b7d0:	4313      	orrs	r3, r2
 800b7d2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	693a      	ldr	r2, [r7, #16]
 800b7d8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800b7da:	683b      	ldr	r3, [r7, #0]
 800b7dc:	685b      	ldr	r3, [r3, #4]
 800b7de:	f003 0303 	and.w	r3, r3, #3
 800b7e2:	2b03      	cmp	r3, #3
 800b7e4:	d118      	bne.n	800b818 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b7ea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800b7ec:	2201      	movs	r2, #1
 800b7ee:	697b      	ldr	r3, [r7, #20]
 800b7f0:	fa02 f303 	lsl.w	r3, r2, r3
 800b7f4:	43db      	mvns	r3, r3
 800b7f6:	693a      	ldr	r2, [r7, #16]
 800b7f8:	4013      	ands	r3, r2
 800b7fa:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 800b7fc:	683b      	ldr	r3, [r7, #0]
 800b7fe:	685b      	ldr	r3, [r3, #4]
 800b800:	08db      	lsrs	r3, r3, #3
 800b802:	f003 0201 	and.w	r2, r3, #1
 800b806:	697b      	ldr	r3, [r7, #20]
 800b808:	fa02 f303 	lsl.w	r3, r2, r3
 800b80c:	693a      	ldr	r2, [r7, #16]
 800b80e:	4313      	orrs	r3, r2
 800b810:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	693a      	ldr	r2, [r7, #16]
 800b816:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	68db      	ldr	r3, [r3, #12]
 800b81c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800b81e:	697b      	ldr	r3, [r7, #20]
 800b820:	005b      	lsls	r3, r3, #1
 800b822:	2203      	movs	r2, #3
 800b824:	fa02 f303 	lsl.w	r3, r2, r3
 800b828:	43db      	mvns	r3, r3
 800b82a:	693a      	ldr	r2, [r7, #16]
 800b82c:	4013      	ands	r3, r2
 800b82e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800b830:	683b      	ldr	r3, [r7, #0]
 800b832:	689a      	ldr	r2, [r3, #8]
 800b834:	697b      	ldr	r3, [r7, #20]
 800b836:	005b      	lsls	r3, r3, #1
 800b838:	fa02 f303 	lsl.w	r3, r2, r3
 800b83c:	693a      	ldr	r2, [r7, #16]
 800b83e:	4313      	orrs	r3, r2
 800b840:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	693a      	ldr	r2, [r7, #16]
 800b846:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800b848:	683b      	ldr	r3, [r7, #0]
 800b84a:	685b      	ldr	r3, [r3, #4]
 800b84c:	2b02      	cmp	r3, #2
 800b84e:	d003      	beq.n	800b858 <HAL_GPIO_Init+0x128>
 800b850:	683b      	ldr	r3, [r7, #0]
 800b852:	685b      	ldr	r3, [r3, #4]
 800b854:	2b12      	cmp	r3, #18
 800b856:	d123      	bne.n	800b8a0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800b858:	697b      	ldr	r3, [r7, #20]
 800b85a:	08da      	lsrs	r2, r3, #3
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	3208      	adds	r2, #8
 800b860:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b864:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800b866:	697b      	ldr	r3, [r7, #20]
 800b868:	f003 0307 	and.w	r3, r3, #7
 800b86c:	009b      	lsls	r3, r3, #2
 800b86e:	220f      	movs	r2, #15
 800b870:	fa02 f303 	lsl.w	r3, r2, r3
 800b874:	43db      	mvns	r3, r3
 800b876:	693a      	ldr	r2, [r7, #16]
 800b878:	4013      	ands	r3, r2
 800b87a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800b87c:	683b      	ldr	r3, [r7, #0]
 800b87e:	691a      	ldr	r2, [r3, #16]
 800b880:	697b      	ldr	r3, [r7, #20]
 800b882:	f003 0307 	and.w	r3, r3, #7
 800b886:	009b      	lsls	r3, r3, #2
 800b888:	fa02 f303 	lsl.w	r3, r2, r3
 800b88c:	693a      	ldr	r2, [r7, #16]
 800b88e:	4313      	orrs	r3, r2
 800b890:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800b892:	697b      	ldr	r3, [r7, #20]
 800b894:	08da      	lsrs	r2, r3, #3
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	3208      	adds	r2, #8
 800b89a:	6939      	ldr	r1, [r7, #16]
 800b89c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	681b      	ldr	r3, [r3, #0]
 800b8a4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800b8a6:	697b      	ldr	r3, [r7, #20]
 800b8a8:	005b      	lsls	r3, r3, #1
 800b8aa:	2203      	movs	r2, #3
 800b8ac:	fa02 f303 	lsl.w	r3, r2, r3
 800b8b0:	43db      	mvns	r3, r3
 800b8b2:	693a      	ldr	r2, [r7, #16]
 800b8b4:	4013      	ands	r3, r2
 800b8b6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800b8b8:	683b      	ldr	r3, [r7, #0]
 800b8ba:	685b      	ldr	r3, [r3, #4]
 800b8bc:	f003 0203 	and.w	r2, r3, #3
 800b8c0:	697b      	ldr	r3, [r7, #20]
 800b8c2:	005b      	lsls	r3, r3, #1
 800b8c4:	fa02 f303 	lsl.w	r3, r2, r3
 800b8c8:	693a      	ldr	r2, [r7, #16]
 800b8ca:	4313      	orrs	r3, r2
 800b8cc:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	693a      	ldr	r2, [r7, #16]
 800b8d2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800b8d4:	683b      	ldr	r3, [r7, #0]
 800b8d6:	685b      	ldr	r3, [r3, #4]
 800b8d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	f000 80ac 	beq.w	800ba3a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b8e2:	4b5f      	ldr	r3, [pc, #380]	; (800ba60 <HAL_GPIO_Init+0x330>)
 800b8e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b8e6:	4a5e      	ldr	r2, [pc, #376]	; (800ba60 <HAL_GPIO_Init+0x330>)
 800b8e8:	f043 0301 	orr.w	r3, r3, #1
 800b8ec:	6613      	str	r3, [r2, #96]	; 0x60
 800b8ee:	4b5c      	ldr	r3, [pc, #368]	; (800ba60 <HAL_GPIO_Init+0x330>)
 800b8f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b8f2:	f003 0301 	and.w	r3, r3, #1
 800b8f6:	60bb      	str	r3, [r7, #8]
 800b8f8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800b8fa:	4a5a      	ldr	r2, [pc, #360]	; (800ba64 <HAL_GPIO_Init+0x334>)
 800b8fc:	697b      	ldr	r3, [r7, #20]
 800b8fe:	089b      	lsrs	r3, r3, #2
 800b900:	3302      	adds	r3, #2
 800b902:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b906:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800b908:	697b      	ldr	r3, [r7, #20]
 800b90a:	f003 0303 	and.w	r3, r3, #3
 800b90e:	009b      	lsls	r3, r3, #2
 800b910:	220f      	movs	r2, #15
 800b912:	fa02 f303 	lsl.w	r3, r2, r3
 800b916:	43db      	mvns	r3, r3
 800b918:	693a      	ldr	r2, [r7, #16]
 800b91a:	4013      	ands	r3, r2
 800b91c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800b924:	d025      	beq.n	800b972 <HAL_GPIO_Init+0x242>
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	4a4f      	ldr	r2, [pc, #316]	; (800ba68 <HAL_GPIO_Init+0x338>)
 800b92a:	4293      	cmp	r3, r2
 800b92c:	d01f      	beq.n	800b96e <HAL_GPIO_Init+0x23e>
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	4a4e      	ldr	r2, [pc, #312]	; (800ba6c <HAL_GPIO_Init+0x33c>)
 800b932:	4293      	cmp	r3, r2
 800b934:	d019      	beq.n	800b96a <HAL_GPIO_Init+0x23a>
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	4a4d      	ldr	r2, [pc, #308]	; (800ba70 <HAL_GPIO_Init+0x340>)
 800b93a:	4293      	cmp	r3, r2
 800b93c:	d013      	beq.n	800b966 <HAL_GPIO_Init+0x236>
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	4a4c      	ldr	r2, [pc, #304]	; (800ba74 <HAL_GPIO_Init+0x344>)
 800b942:	4293      	cmp	r3, r2
 800b944:	d00d      	beq.n	800b962 <HAL_GPIO_Init+0x232>
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	4a4b      	ldr	r2, [pc, #300]	; (800ba78 <HAL_GPIO_Init+0x348>)
 800b94a:	4293      	cmp	r3, r2
 800b94c:	d007      	beq.n	800b95e <HAL_GPIO_Init+0x22e>
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	4a4a      	ldr	r2, [pc, #296]	; (800ba7c <HAL_GPIO_Init+0x34c>)
 800b952:	4293      	cmp	r3, r2
 800b954:	d101      	bne.n	800b95a <HAL_GPIO_Init+0x22a>
 800b956:	2306      	movs	r3, #6
 800b958:	e00c      	b.n	800b974 <HAL_GPIO_Init+0x244>
 800b95a:	2307      	movs	r3, #7
 800b95c:	e00a      	b.n	800b974 <HAL_GPIO_Init+0x244>
 800b95e:	2305      	movs	r3, #5
 800b960:	e008      	b.n	800b974 <HAL_GPIO_Init+0x244>
 800b962:	2304      	movs	r3, #4
 800b964:	e006      	b.n	800b974 <HAL_GPIO_Init+0x244>
 800b966:	2303      	movs	r3, #3
 800b968:	e004      	b.n	800b974 <HAL_GPIO_Init+0x244>
 800b96a:	2302      	movs	r3, #2
 800b96c:	e002      	b.n	800b974 <HAL_GPIO_Init+0x244>
 800b96e:	2301      	movs	r3, #1
 800b970:	e000      	b.n	800b974 <HAL_GPIO_Init+0x244>
 800b972:	2300      	movs	r3, #0
 800b974:	697a      	ldr	r2, [r7, #20]
 800b976:	f002 0203 	and.w	r2, r2, #3
 800b97a:	0092      	lsls	r2, r2, #2
 800b97c:	4093      	lsls	r3, r2
 800b97e:	693a      	ldr	r2, [r7, #16]
 800b980:	4313      	orrs	r3, r2
 800b982:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800b984:	4937      	ldr	r1, [pc, #220]	; (800ba64 <HAL_GPIO_Init+0x334>)
 800b986:	697b      	ldr	r3, [r7, #20]
 800b988:	089b      	lsrs	r3, r3, #2
 800b98a:	3302      	adds	r3, #2
 800b98c:	693a      	ldr	r2, [r7, #16]
 800b98e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800b992:	4b3b      	ldr	r3, [pc, #236]	; (800ba80 <HAL_GPIO_Init+0x350>)
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b998:	68fb      	ldr	r3, [r7, #12]
 800b99a:	43db      	mvns	r3, r3
 800b99c:	693a      	ldr	r2, [r7, #16]
 800b99e:	4013      	ands	r3, r2
 800b9a0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800b9a2:	683b      	ldr	r3, [r7, #0]
 800b9a4:	685b      	ldr	r3, [r3, #4]
 800b9a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	d003      	beq.n	800b9b6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800b9ae:	693a      	ldr	r2, [r7, #16]
 800b9b0:	68fb      	ldr	r3, [r7, #12]
 800b9b2:	4313      	orrs	r3, r2
 800b9b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800b9b6:	4a32      	ldr	r2, [pc, #200]	; (800ba80 <HAL_GPIO_Init+0x350>)
 800b9b8:	693b      	ldr	r3, [r7, #16]
 800b9ba:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800b9bc:	4b30      	ldr	r3, [pc, #192]	; (800ba80 <HAL_GPIO_Init+0x350>)
 800b9be:	685b      	ldr	r3, [r3, #4]
 800b9c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b9c2:	68fb      	ldr	r3, [r7, #12]
 800b9c4:	43db      	mvns	r3, r3
 800b9c6:	693a      	ldr	r2, [r7, #16]
 800b9c8:	4013      	ands	r3, r2
 800b9ca:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800b9cc:	683b      	ldr	r3, [r7, #0]
 800b9ce:	685b      	ldr	r3, [r3, #4]
 800b9d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	d003      	beq.n	800b9e0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800b9d8:	693a      	ldr	r2, [r7, #16]
 800b9da:	68fb      	ldr	r3, [r7, #12]
 800b9dc:	4313      	orrs	r3, r2
 800b9de:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800b9e0:	4a27      	ldr	r2, [pc, #156]	; (800ba80 <HAL_GPIO_Init+0x350>)
 800b9e2:	693b      	ldr	r3, [r7, #16]
 800b9e4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800b9e6:	4b26      	ldr	r3, [pc, #152]	; (800ba80 <HAL_GPIO_Init+0x350>)
 800b9e8:	689b      	ldr	r3, [r3, #8]
 800b9ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b9ec:	68fb      	ldr	r3, [r7, #12]
 800b9ee:	43db      	mvns	r3, r3
 800b9f0:	693a      	ldr	r2, [r7, #16]
 800b9f2:	4013      	ands	r3, r2
 800b9f4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800b9f6:	683b      	ldr	r3, [r7, #0]
 800b9f8:	685b      	ldr	r3, [r3, #4]
 800b9fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	d003      	beq.n	800ba0a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800ba02:	693a      	ldr	r2, [r7, #16]
 800ba04:	68fb      	ldr	r3, [r7, #12]
 800ba06:	4313      	orrs	r3, r2
 800ba08:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800ba0a:	4a1d      	ldr	r2, [pc, #116]	; (800ba80 <HAL_GPIO_Init+0x350>)
 800ba0c:	693b      	ldr	r3, [r7, #16]
 800ba0e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800ba10:	4b1b      	ldr	r3, [pc, #108]	; (800ba80 <HAL_GPIO_Init+0x350>)
 800ba12:	68db      	ldr	r3, [r3, #12]
 800ba14:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ba16:	68fb      	ldr	r3, [r7, #12]
 800ba18:	43db      	mvns	r3, r3
 800ba1a:	693a      	ldr	r2, [r7, #16]
 800ba1c:	4013      	ands	r3, r2
 800ba1e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800ba20:	683b      	ldr	r3, [r7, #0]
 800ba22:	685b      	ldr	r3, [r3, #4]
 800ba24:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d003      	beq.n	800ba34 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800ba2c:	693a      	ldr	r2, [r7, #16]
 800ba2e:	68fb      	ldr	r3, [r7, #12]
 800ba30:	4313      	orrs	r3, r2
 800ba32:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800ba34:	4a12      	ldr	r2, [pc, #72]	; (800ba80 <HAL_GPIO_Init+0x350>)
 800ba36:	693b      	ldr	r3, [r7, #16]
 800ba38:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800ba3a:	697b      	ldr	r3, [r7, #20]
 800ba3c:	3301      	adds	r3, #1
 800ba3e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800ba40:	683b      	ldr	r3, [r7, #0]
 800ba42:	681a      	ldr	r2, [r3, #0]
 800ba44:	697b      	ldr	r3, [r7, #20]
 800ba46:	fa22 f303 	lsr.w	r3, r2, r3
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	f47f ae78 	bne.w	800b740 <HAL_GPIO_Init+0x10>
  }
}
 800ba50:	bf00      	nop
 800ba52:	bf00      	nop
 800ba54:	371c      	adds	r7, #28
 800ba56:	46bd      	mov	sp, r7
 800ba58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba5c:	4770      	bx	lr
 800ba5e:	bf00      	nop
 800ba60:	40021000 	.word	0x40021000
 800ba64:	40010000 	.word	0x40010000
 800ba68:	48000400 	.word	0x48000400
 800ba6c:	48000800 	.word	0x48000800
 800ba70:	48000c00 	.word	0x48000c00
 800ba74:	48001000 	.word	0x48001000
 800ba78:	48001400 	.word	0x48001400
 800ba7c:	48001800 	.word	0x48001800
 800ba80:	40010400 	.word	0x40010400

0800ba84 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800ba84:	b480      	push	{r7}
 800ba86:	b087      	sub	sp, #28
 800ba88:	af00      	add	r7, sp, #0
 800ba8a:	6078      	str	r0, [r7, #4]
 800ba8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800ba8e:	2300      	movs	r3, #0
 800ba90:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800ba92:	e0cd      	b.n	800bc30 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 800ba94:	2201      	movs	r2, #1
 800ba96:	697b      	ldr	r3, [r7, #20]
 800ba98:	fa02 f303 	lsl.w	r3, r2, r3
 800ba9c:	683a      	ldr	r2, [r7, #0]
 800ba9e:	4013      	ands	r3, r2
 800baa0:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800baa2:	693b      	ldr	r3, [r7, #16]
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	f000 80c0 	beq.w	800bc2a <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 800baaa:	4a68      	ldr	r2, [pc, #416]	; (800bc4c <HAL_GPIO_DeInit+0x1c8>)
 800baac:	697b      	ldr	r3, [r7, #20]
 800baae:	089b      	lsrs	r3, r3, #2
 800bab0:	3302      	adds	r3, #2
 800bab2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bab6:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 800bab8:	697b      	ldr	r3, [r7, #20]
 800baba:	f003 0303 	and.w	r3, r3, #3
 800babe:	009b      	lsls	r3, r3, #2
 800bac0:	220f      	movs	r2, #15
 800bac2:	fa02 f303 	lsl.w	r3, r2, r3
 800bac6:	68fa      	ldr	r2, [r7, #12]
 800bac8:	4013      	ands	r3, r2
 800baca:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800bad2:	d025      	beq.n	800bb20 <HAL_GPIO_DeInit+0x9c>
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	4a5e      	ldr	r2, [pc, #376]	; (800bc50 <HAL_GPIO_DeInit+0x1cc>)
 800bad8:	4293      	cmp	r3, r2
 800bada:	d01f      	beq.n	800bb1c <HAL_GPIO_DeInit+0x98>
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	4a5d      	ldr	r2, [pc, #372]	; (800bc54 <HAL_GPIO_DeInit+0x1d0>)
 800bae0:	4293      	cmp	r3, r2
 800bae2:	d019      	beq.n	800bb18 <HAL_GPIO_DeInit+0x94>
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	4a5c      	ldr	r2, [pc, #368]	; (800bc58 <HAL_GPIO_DeInit+0x1d4>)
 800bae8:	4293      	cmp	r3, r2
 800baea:	d013      	beq.n	800bb14 <HAL_GPIO_DeInit+0x90>
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	4a5b      	ldr	r2, [pc, #364]	; (800bc5c <HAL_GPIO_DeInit+0x1d8>)
 800baf0:	4293      	cmp	r3, r2
 800baf2:	d00d      	beq.n	800bb10 <HAL_GPIO_DeInit+0x8c>
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	4a5a      	ldr	r2, [pc, #360]	; (800bc60 <HAL_GPIO_DeInit+0x1dc>)
 800baf8:	4293      	cmp	r3, r2
 800bafa:	d007      	beq.n	800bb0c <HAL_GPIO_DeInit+0x88>
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	4a59      	ldr	r2, [pc, #356]	; (800bc64 <HAL_GPIO_DeInit+0x1e0>)
 800bb00:	4293      	cmp	r3, r2
 800bb02:	d101      	bne.n	800bb08 <HAL_GPIO_DeInit+0x84>
 800bb04:	2306      	movs	r3, #6
 800bb06:	e00c      	b.n	800bb22 <HAL_GPIO_DeInit+0x9e>
 800bb08:	2307      	movs	r3, #7
 800bb0a:	e00a      	b.n	800bb22 <HAL_GPIO_DeInit+0x9e>
 800bb0c:	2305      	movs	r3, #5
 800bb0e:	e008      	b.n	800bb22 <HAL_GPIO_DeInit+0x9e>
 800bb10:	2304      	movs	r3, #4
 800bb12:	e006      	b.n	800bb22 <HAL_GPIO_DeInit+0x9e>
 800bb14:	2303      	movs	r3, #3
 800bb16:	e004      	b.n	800bb22 <HAL_GPIO_DeInit+0x9e>
 800bb18:	2302      	movs	r3, #2
 800bb1a:	e002      	b.n	800bb22 <HAL_GPIO_DeInit+0x9e>
 800bb1c:	2301      	movs	r3, #1
 800bb1e:	e000      	b.n	800bb22 <HAL_GPIO_DeInit+0x9e>
 800bb20:	2300      	movs	r3, #0
 800bb22:	697a      	ldr	r2, [r7, #20]
 800bb24:	f002 0203 	and.w	r2, r2, #3
 800bb28:	0092      	lsls	r2, r2, #2
 800bb2a:	4093      	lsls	r3, r2
 800bb2c:	68fa      	ldr	r2, [r7, #12]
 800bb2e:	429a      	cmp	r2, r3
 800bb30:	d132      	bne.n	800bb98 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800bb32:	4b4d      	ldr	r3, [pc, #308]	; (800bc68 <HAL_GPIO_DeInit+0x1e4>)
 800bb34:	681a      	ldr	r2, [r3, #0]
 800bb36:	693b      	ldr	r3, [r7, #16]
 800bb38:	43db      	mvns	r3, r3
 800bb3a:	494b      	ldr	r1, [pc, #300]	; (800bc68 <HAL_GPIO_DeInit+0x1e4>)
 800bb3c:	4013      	ands	r3, r2
 800bb3e:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 800bb40:	4b49      	ldr	r3, [pc, #292]	; (800bc68 <HAL_GPIO_DeInit+0x1e4>)
 800bb42:	685a      	ldr	r2, [r3, #4]
 800bb44:	693b      	ldr	r3, [r7, #16]
 800bb46:	43db      	mvns	r3, r3
 800bb48:	4947      	ldr	r1, [pc, #284]	; (800bc68 <HAL_GPIO_DeInit+0x1e4>)
 800bb4a:	4013      	ands	r3, r2
 800bb4c:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 800bb4e:	4b46      	ldr	r3, [pc, #280]	; (800bc68 <HAL_GPIO_DeInit+0x1e4>)
 800bb50:	689a      	ldr	r2, [r3, #8]
 800bb52:	693b      	ldr	r3, [r7, #16]
 800bb54:	43db      	mvns	r3, r3
 800bb56:	4944      	ldr	r1, [pc, #272]	; (800bc68 <HAL_GPIO_DeInit+0x1e4>)
 800bb58:	4013      	ands	r3, r2
 800bb5a:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 800bb5c:	4b42      	ldr	r3, [pc, #264]	; (800bc68 <HAL_GPIO_DeInit+0x1e4>)
 800bb5e:	68da      	ldr	r2, [r3, #12]
 800bb60:	693b      	ldr	r3, [r7, #16]
 800bb62:	43db      	mvns	r3, r3
 800bb64:	4940      	ldr	r1, [pc, #256]	; (800bc68 <HAL_GPIO_DeInit+0x1e4>)
 800bb66:	4013      	ands	r3, r2
 800bb68:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 800bb6a:	697b      	ldr	r3, [r7, #20]
 800bb6c:	f003 0303 	and.w	r3, r3, #3
 800bb70:	009b      	lsls	r3, r3, #2
 800bb72:	220f      	movs	r2, #15
 800bb74:	fa02 f303 	lsl.w	r3, r2, r3
 800bb78:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800bb7a:	4a34      	ldr	r2, [pc, #208]	; (800bc4c <HAL_GPIO_DeInit+0x1c8>)
 800bb7c:	697b      	ldr	r3, [r7, #20]
 800bb7e:	089b      	lsrs	r3, r3, #2
 800bb80:	3302      	adds	r3, #2
 800bb82:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800bb86:	68fb      	ldr	r3, [r7, #12]
 800bb88:	43da      	mvns	r2, r3
 800bb8a:	4830      	ldr	r0, [pc, #192]	; (800bc4c <HAL_GPIO_DeInit+0x1c8>)
 800bb8c:	697b      	ldr	r3, [r7, #20]
 800bb8e:	089b      	lsrs	r3, r3, #2
 800bb90:	400a      	ands	r2, r1
 800bb92:	3302      	adds	r3, #2
 800bb94:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	681a      	ldr	r2, [r3, #0]
 800bb9c:	697b      	ldr	r3, [r7, #20]
 800bb9e:	005b      	lsls	r3, r3, #1
 800bba0:	2103      	movs	r1, #3
 800bba2:	fa01 f303 	lsl.w	r3, r1, r3
 800bba6:	431a      	orrs	r2, r3
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 800bbac:	697b      	ldr	r3, [r7, #20]
 800bbae:	08da      	lsrs	r2, r3, #3
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	3208      	adds	r2, #8
 800bbb4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bbb8:	697b      	ldr	r3, [r7, #20]
 800bbba:	f003 0307 	and.w	r3, r3, #7
 800bbbe:	009b      	lsls	r3, r3, #2
 800bbc0:	220f      	movs	r2, #15
 800bbc2:	fa02 f303 	lsl.w	r3, r2, r3
 800bbc6:	43db      	mvns	r3, r3
 800bbc8:	697a      	ldr	r2, [r7, #20]
 800bbca:	08d2      	lsrs	r2, r2, #3
 800bbcc:	4019      	ands	r1, r3
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	3208      	adds	r2, #8
 800bbd2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	689a      	ldr	r2, [r3, #8]
 800bbda:	697b      	ldr	r3, [r7, #20]
 800bbdc:	005b      	lsls	r3, r3, #1
 800bbde:	2103      	movs	r1, #3
 800bbe0:	fa01 f303 	lsl.w	r3, r1, r3
 800bbe4:	43db      	mvns	r3, r3
 800bbe6:	401a      	ands	r2, r3
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	685a      	ldr	r2, [r3, #4]
 800bbf0:	2101      	movs	r1, #1
 800bbf2:	697b      	ldr	r3, [r7, #20]
 800bbf4:	fa01 f303 	lsl.w	r3, r1, r3
 800bbf8:	43db      	mvns	r3, r3
 800bbfa:	401a      	ands	r2, r3
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	68da      	ldr	r2, [r3, #12]
 800bc04:	697b      	ldr	r3, [r7, #20]
 800bc06:	005b      	lsls	r3, r3, #1
 800bc08:	2103      	movs	r1, #3
 800bc0a:	fa01 f303 	lsl.w	r3, r1, r3
 800bc0e:	43db      	mvns	r3, r3
 800bc10:	401a      	ands	r2, r3
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc1a:	2101      	movs	r1, #1
 800bc1c:	697b      	ldr	r3, [r7, #20]
 800bc1e:	fa01 f303 	lsl.w	r3, r1, r3
 800bc22:	43db      	mvns	r3, r3
 800bc24:	401a      	ands	r2, r3
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 800bc2a:	697b      	ldr	r3, [r7, #20]
 800bc2c:	3301      	adds	r3, #1
 800bc2e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 800bc30:	683a      	ldr	r2, [r7, #0]
 800bc32:	697b      	ldr	r3, [r7, #20]
 800bc34:	fa22 f303 	lsr.w	r3, r2, r3
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	f47f af2b 	bne.w	800ba94 <HAL_GPIO_DeInit+0x10>
  }
}
 800bc3e:	bf00      	nop
 800bc40:	bf00      	nop
 800bc42:	371c      	adds	r7, #28
 800bc44:	46bd      	mov	sp, r7
 800bc46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc4a:	4770      	bx	lr
 800bc4c:	40010000 	.word	0x40010000
 800bc50:	48000400 	.word	0x48000400
 800bc54:	48000800 	.word	0x48000800
 800bc58:	48000c00 	.word	0x48000c00
 800bc5c:	48001000 	.word	0x48001000
 800bc60:	48001400 	.word	0x48001400
 800bc64:	48001800 	.word	0x48001800
 800bc68:	40010400 	.word	0x40010400

0800bc6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800bc6c:	b480      	push	{r7}
 800bc6e:	b083      	sub	sp, #12
 800bc70:	af00      	add	r7, sp, #0
 800bc72:	6078      	str	r0, [r7, #4]
 800bc74:	460b      	mov	r3, r1
 800bc76:	807b      	strh	r3, [r7, #2]
 800bc78:	4613      	mov	r3, r2
 800bc7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800bc7c:	787b      	ldrb	r3, [r7, #1]
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	d003      	beq.n	800bc8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800bc82:	887a      	ldrh	r2, [r7, #2]
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800bc88:	e002      	b.n	800bc90 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800bc8a:	887a      	ldrh	r2, [r7, #2]
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	629a      	str	r2, [r3, #40]	; 0x28
}
 800bc90:	bf00      	nop
 800bc92:	370c      	adds	r7, #12
 800bc94:	46bd      	mov	sp, r7
 800bc96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc9a:	4770      	bx	lr

0800bc9c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800bc9c:	b480      	push	{r7}
 800bc9e:	b085      	sub	sp, #20
 800bca0:	af00      	add	r7, sp, #0
 800bca2:	6078      	str	r0, [r7, #4]
 800bca4:	460b      	mov	r3, r1
 800bca6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	695b      	ldr	r3, [r3, #20]
 800bcac:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800bcae:	887a      	ldrh	r2, [r7, #2]
 800bcb0:	68fb      	ldr	r3, [r7, #12]
 800bcb2:	4013      	ands	r3, r2
 800bcb4:	041a      	lsls	r2, r3, #16
 800bcb6:	68fb      	ldr	r3, [r7, #12]
 800bcb8:	43d9      	mvns	r1, r3
 800bcba:	887b      	ldrh	r3, [r7, #2]
 800bcbc:	400b      	ands	r3, r1
 800bcbe:	431a      	orrs	r2, r3
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	619a      	str	r2, [r3, #24]
}
 800bcc4:	bf00      	nop
 800bcc6:	3714      	adds	r7, #20
 800bcc8:	46bd      	mov	sp, r7
 800bcca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcce:	4770      	bx	lr

0800bcd0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800bcd0:	b580      	push	{r7, lr}
 800bcd2:	b082      	sub	sp, #8
 800bcd4:	af00      	add	r7, sp, #0
 800bcd6:	4603      	mov	r3, r0
 800bcd8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800bcda:	4b08      	ldr	r3, [pc, #32]	; (800bcfc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800bcdc:	695a      	ldr	r2, [r3, #20]
 800bcde:	88fb      	ldrh	r3, [r7, #6]
 800bce0:	4013      	ands	r3, r2
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	d006      	beq.n	800bcf4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800bce6:	4a05      	ldr	r2, [pc, #20]	; (800bcfc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800bce8:	88fb      	ldrh	r3, [r7, #6]
 800bcea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800bcec:	88fb      	ldrh	r3, [r7, #6]
 800bcee:	4618      	mov	r0, r3
 800bcf0:	f7f5 fd98 	bl	8001824 <HAL_GPIO_EXTI_Callback>
  }
}
 800bcf4:	bf00      	nop
 800bcf6:	3708      	adds	r7, #8
 800bcf8:	46bd      	mov	sp, r7
 800bcfa:	bd80      	pop	{r7, pc}
 800bcfc:	40010400 	.word	0x40010400

0800bd00 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800bd00:	b580      	push	{r7, lr}
 800bd02:	b082      	sub	sp, #8
 800bd04:	af00      	add	r7, sp, #0
 800bd06:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	2b00      	cmp	r3, #0
 800bd0c:	d101      	bne.n	800bd12 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800bd0e:	2301      	movs	r3, #1
 800bd10:	e081      	b.n	800be16 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bd18:	b2db      	uxtb	r3, r3
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	d106      	bne.n	800bd2c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	2200      	movs	r2, #0
 800bd22:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800bd26:	6878      	ldr	r0, [r7, #4]
 800bd28:	f7f6 f942 	bl	8001fb0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	2224      	movs	r2, #36	; 0x24
 800bd30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	681a      	ldr	r2, [r3, #0]
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	681b      	ldr	r3, [r3, #0]
 800bd3e:	f022 0201 	bic.w	r2, r2, #1
 800bd42:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	685a      	ldr	r2, [r3, #4]
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	681b      	ldr	r3, [r3, #0]
 800bd4c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800bd50:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	681b      	ldr	r3, [r3, #0]
 800bd56:	689a      	ldr	r2, [r3, #8]
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	681b      	ldr	r3, [r3, #0]
 800bd5c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800bd60:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	68db      	ldr	r3, [r3, #12]
 800bd66:	2b01      	cmp	r3, #1
 800bd68:	d107      	bne.n	800bd7a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	689a      	ldr	r2, [r3, #8]
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800bd76:	609a      	str	r2, [r3, #8]
 800bd78:	e006      	b.n	800bd88 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	689a      	ldr	r2, [r3, #8]
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	681b      	ldr	r3, [r3, #0]
 800bd82:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800bd86:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	68db      	ldr	r3, [r3, #12]
 800bd8c:	2b02      	cmp	r3, #2
 800bd8e:	d104      	bne.n	800bd9a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800bd98:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	685b      	ldr	r3, [r3, #4]
 800bda0:	687a      	ldr	r2, [r7, #4]
 800bda2:	6812      	ldr	r2, [r2, #0]
 800bda4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800bda8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bdac:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	681b      	ldr	r3, [r3, #0]
 800bdb2:	68da      	ldr	r2, [r3, #12]
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	681b      	ldr	r3, [r3, #0]
 800bdb8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800bdbc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	691a      	ldr	r2, [r3, #16]
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	695b      	ldr	r3, [r3, #20]
 800bdc6:	ea42 0103 	orr.w	r1, r2, r3
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	699b      	ldr	r3, [r3, #24]
 800bdce:	021a      	lsls	r2, r3, #8
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	430a      	orrs	r2, r1
 800bdd6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	69d9      	ldr	r1, [r3, #28]
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	6a1a      	ldr	r2, [r3, #32]
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	430a      	orrs	r2, r1
 800bde6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	681b      	ldr	r3, [r3, #0]
 800bdec:	681a      	ldr	r2, [r3, #0]
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	f042 0201 	orr.w	r2, r2, #1
 800bdf6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	2200      	movs	r2, #0
 800bdfc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	2220      	movs	r2, #32
 800be02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	2200      	movs	r2, #0
 800be0a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	2200      	movs	r2, #0
 800be10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800be14:	2300      	movs	r3, #0
}
 800be16:	4618      	mov	r0, r3
 800be18:	3708      	adds	r7, #8
 800be1a:	46bd      	mov	sp, r7
 800be1c:	bd80      	pop	{r7, pc}

0800be1e <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800be1e:	b580      	push	{r7, lr}
 800be20:	b082      	sub	sp, #8
 800be22:	af00      	add	r7, sp, #0
 800be24:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	2b00      	cmp	r3, #0
 800be2a:	d101      	bne.n	800be30 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800be2c:	2301      	movs	r3, #1
 800be2e:	e021      	b.n	800be74 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	2224      	movs	r2, #36	; 0x24
 800be34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	681a      	ldr	r2, [r3, #0]
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	f022 0201 	bic.w	r2, r2, #1
 800be46:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800be48:	6878      	ldr	r0, [r7, #4]
 800be4a:	f7f6 f90f 	bl	800206c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	2200      	movs	r2, #0
 800be52:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	2200      	movs	r2, #0
 800be58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	2200      	movs	r2, #0
 800be60:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	2200      	movs	r2, #0
 800be66:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	2200      	movs	r2, #0
 800be6e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800be72:	2300      	movs	r3, #0
}
 800be74:	4618      	mov	r0, r3
 800be76:	3708      	adds	r7, #8
 800be78:	46bd      	mov	sp, r7
 800be7a:	bd80      	pop	{r7, pc}

0800be7c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 800be7c:	b580      	push	{r7, lr}
 800be7e:	b088      	sub	sp, #32
 800be80:	af02      	add	r7, sp, #8
 800be82:	60f8      	str	r0, [r7, #12]
 800be84:	607a      	str	r2, [r7, #4]
 800be86:	461a      	mov	r2, r3
 800be88:	460b      	mov	r3, r1
 800be8a:	817b      	strh	r3, [r7, #10]
 800be8c:	4613      	mov	r3, r2
 800be8e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800be90:	68fb      	ldr	r3, [r7, #12]
 800be92:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800be96:	b2db      	uxtb	r3, r3
 800be98:	2b20      	cmp	r3, #32
 800be9a:	f040 80da 	bne.w	800c052 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800be9e:	68fb      	ldr	r3, [r7, #12]
 800bea0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800bea4:	2b01      	cmp	r3, #1
 800bea6:	d101      	bne.n	800beac <HAL_I2C_Master_Transmit+0x30>
 800bea8:	2302      	movs	r3, #2
 800beaa:	e0d3      	b.n	800c054 <HAL_I2C_Master_Transmit+0x1d8>
 800beac:	68fb      	ldr	r3, [r7, #12]
 800beae:	2201      	movs	r2, #1
 800beb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800beb4:	f7ff fb2a 	bl	800b50c <HAL_GetTick>
 800beb8:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800beba:	697b      	ldr	r3, [r7, #20]
 800bebc:	9300      	str	r3, [sp, #0]
 800bebe:	2319      	movs	r3, #25
 800bec0:	2201      	movs	r2, #1
 800bec2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800bec6:	68f8      	ldr	r0, [r7, #12]
 800bec8:	f000 fcd6 	bl	800c878 <I2C_WaitOnFlagUntilTimeout>
 800becc:	4603      	mov	r3, r0
 800bece:	2b00      	cmp	r3, #0
 800bed0:	d001      	beq.n	800bed6 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800bed2:	2301      	movs	r3, #1
 800bed4:	e0be      	b.n	800c054 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800bed6:	68fb      	ldr	r3, [r7, #12]
 800bed8:	2221      	movs	r2, #33	; 0x21
 800beda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800bede:	68fb      	ldr	r3, [r7, #12]
 800bee0:	2210      	movs	r2, #16
 800bee2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800bee6:	68fb      	ldr	r3, [r7, #12]
 800bee8:	2200      	movs	r2, #0
 800beea:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800beec:	68fb      	ldr	r3, [r7, #12]
 800beee:	687a      	ldr	r2, [r7, #4]
 800bef0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800bef2:	68fb      	ldr	r3, [r7, #12]
 800bef4:	893a      	ldrh	r2, [r7, #8]
 800bef6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800bef8:	68fb      	ldr	r3, [r7, #12]
 800befa:	2200      	movs	r2, #0
 800befc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800befe:	68fb      	ldr	r3, [r7, #12]
 800bf00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bf02:	b29b      	uxth	r3, r3
 800bf04:	2bff      	cmp	r3, #255	; 0xff
 800bf06:	d90e      	bls.n	800bf26 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800bf08:	68fb      	ldr	r3, [r7, #12]
 800bf0a:	22ff      	movs	r2, #255	; 0xff
 800bf0c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bf12:	b2da      	uxtb	r2, r3
 800bf14:	8979      	ldrh	r1, [r7, #10]
 800bf16:	4b51      	ldr	r3, [pc, #324]	; (800c05c <HAL_I2C_Master_Transmit+0x1e0>)
 800bf18:	9300      	str	r3, [sp, #0]
 800bf1a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800bf1e:	68f8      	ldr	r0, [r7, #12]
 800bf20:	f000 fe38 	bl	800cb94 <I2C_TransferConfig>
 800bf24:	e06c      	b.n	800c000 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800bf26:	68fb      	ldr	r3, [r7, #12]
 800bf28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bf2a:	b29a      	uxth	r2, r3
 800bf2c:	68fb      	ldr	r3, [r7, #12]
 800bf2e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 800bf30:	68fb      	ldr	r3, [r7, #12]
 800bf32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bf34:	b2da      	uxtb	r2, r3
 800bf36:	8979      	ldrh	r1, [r7, #10]
 800bf38:	4b48      	ldr	r3, [pc, #288]	; (800c05c <HAL_I2C_Master_Transmit+0x1e0>)
 800bf3a:	9300      	str	r3, [sp, #0]
 800bf3c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800bf40:	68f8      	ldr	r0, [r7, #12]
 800bf42:	f000 fe27 	bl	800cb94 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 800bf46:	e05b      	b.n	800c000 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800bf48:	697a      	ldr	r2, [r7, #20]
 800bf4a:	6a39      	ldr	r1, [r7, #32]
 800bf4c:	68f8      	ldr	r0, [r7, #12]
 800bf4e:	f000 fcd3 	bl	800c8f8 <I2C_WaitOnTXISFlagUntilTimeout>
 800bf52:	4603      	mov	r3, r0
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	d001      	beq.n	800bf5c <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 800bf58:	2301      	movs	r3, #1
 800bf5a:	e07b      	b.n	800c054 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800bf5c:	68fb      	ldr	r3, [r7, #12]
 800bf5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf60:	781a      	ldrb	r2, [r3, #0]
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	681b      	ldr	r3, [r3, #0]
 800bf66:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800bf68:	68fb      	ldr	r3, [r7, #12]
 800bf6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf6c:	1c5a      	adds	r2, r3, #1
 800bf6e:	68fb      	ldr	r3, [r7, #12]
 800bf70:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800bf72:	68fb      	ldr	r3, [r7, #12]
 800bf74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bf76:	b29b      	uxth	r3, r3
 800bf78:	3b01      	subs	r3, #1
 800bf7a:	b29a      	uxth	r2, r3
 800bf7c:	68fb      	ldr	r3, [r7, #12]
 800bf7e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bf84:	3b01      	subs	r3, #1
 800bf86:	b29a      	uxth	r2, r3
 800bf88:	68fb      	ldr	r3, [r7, #12]
 800bf8a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bf90:	b29b      	uxth	r3, r3
 800bf92:	2b00      	cmp	r3, #0
 800bf94:	d034      	beq.n	800c000 <HAL_I2C_Master_Transmit+0x184>
 800bf96:	68fb      	ldr	r3, [r7, #12]
 800bf98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bf9a:	2b00      	cmp	r3, #0
 800bf9c:	d130      	bne.n	800c000 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800bf9e:	697b      	ldr	r3, [r7, #20]
 800bfa0:	9300      	str	r3, [sp, #0]
 800bfa2:	6a3b      	ldr	r3, [r7, #32]
 800bfa4:	2200      	movs	r2, #0
 800bfa6:	2180      	movs	r1, #128	; 0x80
 800bfa8:	68f8      	ldr	r0, [r7, #12]
 800bfaa:	f000 fc65 	bl	800c878 <I2C_WaitOnFlagUntilTimeout>
 800bfae:	4603      	mov	r3, r0
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	d001      	beq.n	800bfb8 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 800bfb4:	2301      	movs	r3, #1
 800bfb6:	e04d      	b.n	800c054 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800bfb8:	68fb      	ldr	r3, [r7, #12]
 800bfba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bfbc:	b29b      	uxth	r3, r3
 800bfbe:	2bff      	cmp	r3, #255	; 0xff
 800bfc0:	d90e      	bls.n	800bfe0 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	22ff      	movs	r2, #255	; 0xff
 800bfc6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800bfc8:	68fb      	ldr	r3, [r7, #12]
 800bfca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bfcc:	b2da      	uxtb	r2, r3
 800bfce:	8979      	ldrh	r1, [r7, #10]
 800bfd0:	2300      	movs	r3, #0
 800bfd2:	9300      	str	r3, [sp, #0]
 800bfd4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800bfd8:	68f8      	ldr	r0, [r7, #12]
 800bfda:	f000 fddb 	bl	800cb94 <I2C_TransferConfig>
 800bfde:	e00f      	b.n	800c000 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800bfe0:	68fb      	ldr	r3, [r7, #12]
 800bfe2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bfe4:	b29a      	uxth	r2, r3
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800bfea:	68fb      	ldr	r3, [r7, #12]
 800bfec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bfee:	b2da      	uxtb	r2, r3
 800bff0:	8979      	ldrh	r1, [r7, #10]
 800bff2:	2300      	movs	r3, #0
 800bff4:	9300      	str	r3, [sp, #0]
 800bff6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800bffa:	68f8      	ldr	r0, [r7, #12]
 800bffc:	f000 fdca 	bl	800cb94 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800c000:	68fb      	ldr	r3, [r7, #12]
 800c002:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c004:	b29b      	uxth	r3, r3
 800c006:	2b00      	cmp	r3, #0
 800c008:	d19e      	bne.n	800bf48 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c00a:	697a      	ldr	r2, [r7, #20]
 800c00c:	6a39      	ldr	r1, [r7, #32]
 800c00e:	68f8      	ldr	r0, [r7, #12]
 800c010:	f000 fcb2 	bl	800c978 <I2C_WaitOnSTOPFlagUntilTimeout>
 800c014:	4603      	mov	r3, r0
 800c016:	2b00      	cmp	r3, #0
 800c018:	d001      	beq.n	800c01e <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 800c01a:	2301      	movs	r3, #1
 800c01c:	e01a      	b.n	800c054 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c01e:	68fb      	ldr	r3, [r7, #12]
 800c020:	681b      	ldr	r3, [r3, #0]
 800c022:	2220      	movs	r2, #32
 800c024:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800c026:	68fb      	ldr	r3, [r7, #12]
 800c028:	681b      	ldr	r3, [r3, #0]
 800c02a:	6859      	ldr	r1, [r3, #4]
 800c02c:	68fb      	ldr	r3, [r7, #12]
 800c02e:	681a      	ldr	r2, [r3, #0]
 800c030:	4b0b      	ldr	r3, [pc, #44]	; (800c060 <HAL_I2C_Master_Transmit+0x1e4>)
 800c032:	400b      	ands	r3, r1
 800c034:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800c036:	68fb      	ldr	r3, [r7, #12]
 800c038:	2220      	movs	r2, #32
 800c03a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800c03e:	68fb      	ldr	r3, [r7, #12]
 800c040:	2200      	movs	r2, #0
 800c042:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c046:	68fb      	ldr	r3, [r7, #12]
 800c048:	2200      	movs	r2, #0
 800c04a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800c04e:	2300      	movs	r3, #0
 800c050:	e000      	b.n	800c054 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 800c052:	2302      	movs	r3, #2
  }
}
 800c054:	4618      	mov	r0, r3
 800c056:	3718      	adds	r7, #24
 800c058:	46bd      	mov	sp, r7
 800c05a:	bd80      	pop	{r7, pc}
 800c05c:	80002000 	.word	0x80002000
 800c060:	fe00e800 	.word	0xfe00e800

0800c064 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                         uint32_t Timeout)
{
 800c064:	b580      	push	{r7, lr}
 800c066:	b088      	sub	sp, #32
 800c068:	af02      	add	r7, sp, #8
 800c06a:	60f8      	str	r0, [r7, #12]
 800c06c:	607a      	str	r2, [r7, #4]
 800c06e:	461a      	mov	r2, r3
 800c070:	460b      	mov	r3, r1
 800c072:	817b      	strh	r3, [r7, #10]
 800c074:	4613      	mov	r3, r2
 800c076:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c078:	68fb      	ldr	r3, [r7, #12]
 800c07a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c07e:	b2db      	uxtb	r3, r3
 800c080:	2b20      	cmp	r3, #32
 800c082:	f040 80db 	bne.w	800c23c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c086:	68fb      	ldr	r3, [r7, #12]
 800c088:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c08c:	2b01      	cmp	r3, #1
 800c08e:	d101      	bne.n	800c094 <HAL_I2C_Master_Receive+0x30>
 800c090:	2302      	movs	r3, #2
 800c092:	e0d4      	b.n	800c23e <HAL_I2C_Master_Receive+0x1da>
 800c094:	68fb      	ldr	r3, [r7, #12]
 800c096:	2201      	movs	r2, #1
 800c098:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800c09c:	f7ff fa36 	bl	800b50c <HAL_GetTick>
 800c0a0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800c0a2:	697b      	ldr	r3, [r7, #20]
 800c0a4:	9300      	str	r3, [sp, #0]
 800c0a6:	2319      	movs	r3, #25
 800c0a8:	2201      	movs	r2, #1
 800c0aa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800c0ae:	68f8      	ldr	r0, [r7, #12]
 800c0b0:	f000 fbe2 	bl	800c878 <I2C_WaitOnFlagUntilTimeout>
 800c0b4:	4603      	mov	r3, r0
 800c0b6:	2b00      	cmp	r3, #0
 800c0b8:	d001      	beq.n	800c0be <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800c0ba:	2301      	movs	r3, #1
 800c0bc:	e0bf      	b.n	800c23e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800c0be:	68fb      	ldr	r3, [r7, #12]
 800c0c0:	2222      	movs	r2, #34	; 0x22
 800c0c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800c0c6:	68fb      	ldr	r3, [r7, #12]
 800c0c8:	2210      	movs	r2, #16
 800c0ca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	2200      	movs	r2, #0
 800c0d2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	687a      	ldr	r2, [r7, #4]
 800c0d8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800c0da:	68fb      	ldr	r3, [r7, #12]
 800c0dc:	893a      	ldrh	r2, [r7, #8]
 800c0de:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800c0e0:	68fb      	ldr	r3, [r7, #12]
 800c0e2:	2200      	movs	r2, #0
 800c0e4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c0e6:	68fb      	ldr	r3, [r7, #12]
 800c0e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c0ea:	b29b      	uxth	r3, r3
 800c0ec:	2bff      	cmp	r3, #255	; 0xff
 800c0ee:	d90e      	bls.n	800c10e <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	22ff      	movs	r2, #255	; 0xff
 800c0f4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c0fa:	b2da      	uxtb	r2, r3
 800c0fc:	8979      	ldrh	r1, [r7, #10]
 800c0fe:	4b52      	ldr	r3, [pc, #328]	; (800c248 <HAL_I2C_Master_Receive+0x1e4>)
 800c100:	9300      	str	r3, [sp, #0]
 800c102:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800c106:	68f8      	ldr	r0, [r7, #12]
 800c108:	f000 fd44 	bl	800cb94 <I2C_TransferConfig>
 800c10c:	e06d      	b.n	800c1ea <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c112:	b29a      	uxth	r2, r3
 800c114:	68fb      	ldr	r3, [r7, #12]
 800c116:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800c118:	68fb      	ldr	r3, [r7, #12]
 800c11a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c11c:	b2da      	uxtb	r2, r3
 800c11e:	8979      	ldrh	r1, [r7, #10]
 800c120:	4b49      	ldr	r3, [pc, #292]	; (800c248 <HAL_I2C_Master_Receive+0x1e4>)
 800c122:	9300      	str	r3, [sp, #0]
 800c124:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800c128:	68f8      	ldr	r0, [r7, #12]
 800c12a:	f000 fd33 	bl	800cb94 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 800c12e:	e05c      	b.n	800c1ea <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c130:	697a      	ldr	r2, [r7, #20]
 800c132:	6a39      	ldr	r1, [r7, #32]
 800c134:	68f8      	ldr	r0, [r7, #12]
 800c136:	f000 fc5b 	bl	800c9f0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800c13a:	4603      	mov	r3, r0
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	d001      	beq.n	800c144 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800c140:	2301      	movs	r3, #1
 800c142:	e07c      	b.n	800c23e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800c144:	68fb      	ldr	r3, [r7, #12]
 800c146:	681b      	ldr	r3, [r3, #0]
 800c148:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c14a:	68fb      	ldr	r3, [r7, #12]
 800c14c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c14e:	b2d2      	uxtb	r2, r2
 800c150:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c152:	68fb      	ldr	r3, [r7, #12]
 800c154:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c156:	1c5a      	adds	r2, r3, #1
 800c158:	68fb      	ldr	r3, [r7, #12]
 800c15a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800c15c:	68fb      	ldr	r3, [r7, #12]
 800c15e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c160:	3b01      	subs	r3, #1
 800c162:	b29a      	uxth	r2, r3
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800c168:	68fb      	ldr	r3, [r7, #12]
 800c16a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c16c:	b29b      	uxth	r3, r3
 800c16e:	3b01      	subs	r3, #1
 800c170:	b29a      	uxth	r2, r3
 800c172:	68fb      	ldr	r3, [r7, #12]
 800c174:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800c176:	68fb      	ldr	r3, [r7, #12]
 800c178:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c17a:	b29b      	uxth	r3, r3
 800c17c:	2b00      	cmp	r3, #0
 800c17e:	d034      	beq.n	800c1ea <HAL_I2C_Master_Receive+0x186>
 800c180:	68fb      	ldr	r3, [r7, #12]
 800c182:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c184:	2b00      	cmp	r3, #0
 800c186:	d130      	bne.n	800c1ea <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800c188:	697b      	ldr	r3, [r7, #20]
 800c18a:	9300      	str	r3, [sp, #0]
 800c18c:	6a3b      	ldr	r3, [r7, #32]
 800c18e:	2200      	movs	r2, #0
 800c190:	2180      	movs	r1, #128	; 0x80
 800c192:	68f8      	ldr	r0, [r7, #12]
 800c194:	f000 fb70 	bl	800c878 <I2C_WaitOnFlagUntilTimeout>
 800c198:	4603      	mov	r3, r0
 800c19a:	2b00      	cmp	r3, #0
 800c19c:	d001      	beq.n	800c1a2 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800c19e:	2301      	movs	r3, #1
 800c1a0:	e04d      	b.n	800c23e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c1a2:	68fb      	ldr	r3, [r7, #12]
 800c1a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c1a6:	b29b      	uxth	r3, r3
 800c1a8:	2bff      	cmp	r3, #255	; 0xff
 800c1aa:	d90e      	bls.n	800c1ca <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800c1ac:	68fb      	ldr	r3, [r7, #12]
 800c1ae:	22ff      	movs	r2, #255	; 0xff
 800c1b0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800c1b2:	68fb      	ldr	r3, [r7, #12]
 800c1b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c1b6:	b2da      	uxtb	r2, r3
 800c1b8:	8979      	ldrh	r1, [r7, #10]
 800c1ba:	2300      	movs	r3, #0
 800c1bc:	9300      	str	r3, [sp, #0]
 800c1be:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800c1c2:	68f8      	ldr	r0, [r7, #12]
 800c1c4:	f000 fce6 	bl	800cb94 <I2C_TransferConfig>
 800c1c8:	e00f      	b.n	800c1ea <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800c1ca:	68fb      	ldr	r3, [r7, #12]
 800c1cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c1ce:	b29a      	uxth	r2, r3
 800c1d0:	68fb      	ldr	r3, [r7, #12]
 800c1d2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800c1d4:	68fb      	ldr	r3, [r7, #12]
 800c1d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c1d8:	b2da      	uxtb	r2, r3
 800c1da:	8979      	ldrh	r1, [r7, #10]
 800c1dc:	2300      	movs	r3, #0
 800c1de:	9300      	str	r3, [sp, #0]
 800c1e0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800c1e4:	68f8      	ldr	r0, [r7, #12]
 800c1e6:	f000 fcd5 	bl	800cb94 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800c1ea:	68fb      	ldr	r3, [r7, #12]
 800c1ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c1ee:	b29b      	uxth	r3, r3
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	d19d      	bne.n	800c130 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c1f4:	697a      	ldr	r2, [r7, #20]
 800c1f6:	6a39      	ldr	r1, [r7, #32]
 800c1f8:	68f8      	ldr	r0, [r7, #12]
 800c1fa:	f000 fbbd 	bl	800c978 <I2C_WaitOnSTOPFlagUntilTimeout>
 800c1fe:	4603      	mov	r3, r0
 800c200:	2b00      	cmp	r3, #0
 800c202:	d001      	beq.n	800c208 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 800c204:	2301      	movs	r3, #1
 800c206:	e01a      	b.n	800c23e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c208:	68fb      	ldr	r3, [r7, #12]
 800c20a:	681b      	ldr	r3, [r3, #0]
 800c20c:	2220      	movs	r2, #32
 800c20e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800c210:	68fb      	ldr	r3, [r7, #12]
 800c212:	681b      	ldr	r3, [r3, #0]
 800c214:	6859      	ldr	r1, [r3, #4]
 800c216:	68fb      	ldr	r3, [r7, #12]
 800c218:	681a      	ldr	r2, [r3, #0]
 800c21a:	4b0c      	ldr	r3, [pc, #48]	; (800c24c <HAL_I2C_Master_Receive+0x1e8>)
 800c21c:	400b      	ands	r3, r1
 800c21e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800c220:	68fb      	ldr	r3, [r7, #12]
 800c222:	2220      	movs	r2, #32
 800c224:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800c228:	68fb      	ldr	r3, [r7, #12]
 800c22a:	2200      	movs	r2, #0
 800c22c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c230:	68fb      	ldr	r3, [r7, #12]
 800c232:	2200      	movs	r2, #0
 800c234:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800c238:	2300      	movs	r3, #0
 800c23a:	e000      	b.n	800c23e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800c23c:	2302      	movs	r3, #2
  }
}
 800c23e:	4618      	mov	r0, r3
 800c240:	3718      	adds	r7, #24
 800c242:	46bd      	mov	sp, r7
 800c244:	bd80      	pop	{r7, pc}
 800c246:	bf00      	nop
 800c248:	80002400 	.word	0x80002400
 800c24c:	fe00e800 	.word	0xfe00e800

0800c250 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c250:	b580      	push	{r7, lr}
 800c252:	b088      	sub	sp, #32
 800c254:	af02      	add	r7, sp, #8
 800c256:	60f8      	str	r0, [r7, #12]
 800c258:	4608      	mov	r0, r1
 800c25a:	4611      	mov	r1, r2
 800c25c:	461a      	mov	r2, r3
 800c25e:	4603      	mov	r3, r0
 800c260:	817b      	strh	r3, [r7, #10]
 800c262:	460b      	mov	r3, r1
 800c264:	813b      	strh	r3, [r7, #8]
 800c266:	4613      	mov	r3, r2
 800c268:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c26a:	68fb      	ldr	r3, [r7, #12]
 800c26c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c270:	b2db      	uxtb	r3, r3
 800c272:	2b20      	cmp	r3, #32
 800c274:	f040 80f9 	bne.w	800c46a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800c278:	6a3b      	ldr	r3, [r7, #32]
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d002      	beq.n	800c284 <HAL_I2C_Mem_Write+0x34>
 800c27e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c280:	2b00      	cmp	r3, #0
 800c282:	d105      	bne.n	800c290 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800c284:	68fb      	ldr	r3, [r7, #12]
 800c286:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c28a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800c28c:	2301      	movs	r3, #1
 800c28e:	e0ed      	b.n	800c46c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c290:	68fb      	ldr	r3, [r7, #12]
 800c292:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c296:	2b01      	cmp	r3, #1
 800c298:	d101      	bne.n	800c29e <HAL_I2C_Mem_Write+0x4e>
 800c29a:	2302      	movs	r3, #2
 800c29c:	e0e6      	b.n	800c46c <HAL_I2C_Mem_Write+0x21c>
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	2201      	movs	r2, #1
 800c2a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800c2a6:	f7ff f931 	bl	800b50c <HAL_GetTick>
 800c2aa:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800c2ac:	697b      	ldr	r3, [r7, #20]
 800c2ae:	9300      	str	r3, [sp, #0]
 800c2b0:	2319      	movs	r3, #25
 800c2b2:	2201      	movs	r2, #1
 800c2b4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800c2b8:	68f8      	ldr	r0, [r7, #12]
 800c2ba:	f000 fadd 	bl	800c878 <I2C_WaitOnFlagUntilTimeout>
 800c2be:	4603      	mov	r3, r0
 800c2c0:	2b00      	cmp	r3, #0
 800c2c2:	d001      	beq.n	800c2c8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800c2c4:	2301      	movs	r3, #1
 800c2c6:	e0d1      	b.n	800c46c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800c2c8:	68fb      	ldr	r3, [r7, #12]
 800c2ca:	2221      	movs	r2, #33	; 0x21
 800c2cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800c2d0:	68fb      	ldr	r3, [r7, #12]
 800c2d2:	2240      	movs	r2, #64	; 0x40
 800c2d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c2d8:	68fb      	ldr	r3, [r7, #12]
 800c2da:	2200      	movs	r2, #0
 800c2dc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800c2de:	68fb      	ldr	r3, [r7, #12]
 800c2e0:	6a3a      	ldr	r2, [r7, #32]
 800c2e2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800c2e4:	68fb      	ldr	r3, [r7, #12]
 800c2e6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800c2e8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800c2ea:	68fb      	ldr	r3, [r7, #12]
 800c2ec:	2200      	movs	r2, #0
 800c2ee:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800c2f0:	88f8      	ldrh	r0, [r7, #6]
 800c2f2:	893a      	ldrh	r2, [r7, #8]
 800c2f4:	8979      	ldrh	r1, [r7, #10]
 800c2f6:	697b      	ldr	r3, [r7, #20]
 800c2f8:	9301      	str	r3, [sp, #4]
 800c2fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c2fc:	9300      	str	r3, [sp, #0]
 800c2fe:	4603      	mov	r3, r0
 800c300:	68f8      	ldr	r0, [r7, #12]
 800c302:	f000 f9ed 	bl	800c6e0 <I2C_RequestMemoryWrite>
 800c306:	4603      	mov	r3, r0
 800c308:	2b00      	cmp	r3, #0
 800c30a:	d005      	beq.n	800c318 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c30c:	68fb      	ldr	r3, [r7, #12]
 800c30e:	2200      	movs	r2, #0
 800c310:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800c314:	2301      	movs	r3, #1
 800c316:	e0a9      	b.n	800c46c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c318:	68fb      	ldr	r3, [r7, #12]
 800c31a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c31c:	b29b      	uxth	r3, r3
 800c31e:	2bff      	cmp	r3, #255	; 0xff
 800c320:	d90e      	bls.n	800c340 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	22ff      	movs	r2, #255	; 0xff
 800c326:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800c328:	68fb      	ldr	r3, [r7, #12]
 800c32a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c32c:	b2da      	uxtb	r2, r3
 800c32e:	8979      	ldrh	r1, [r7, #10]
 800c330:	2300      	movs	r3, #0
 800c332:	9300      	str	r3, [sp, #0]
 800c334:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800c338:	68f8      	ldr	r0, [r7, #12]
 800c33a:	f000 fc2b 	bl	800cb94 <I2C_TransferConfig>
 800c33e:	e00f      	b.n	800c360 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800c340:	68fb      	ldr	r3, [r7, #12]
 800c342:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c344:	b29a      	uxth	r2, r3
 800c346:	68fb      	ldr	r3, [r7, #12]
 800c348:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800c34a:	68fb      	ldr	r3, [r7, #12]
 800c34c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c34e:	b2da      	uxtb	r2, r3
 800c350:	8979      	ldrh	r1, [r7, #10]
 800c352:	2300      	movs	r3, #0
 800c354:	9300      	str	r3, [sp, #0]
 800c356:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800c35a:	68f8      	ldr	r0, [r7, #12]
 800c35c:	f000 fc1a 	bl	800cb94 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c360:	697a      	ldr	r2, [r7, #20]
 800c362:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c364:	68f8      	ldr	r0, [r7, #12]
 800c366:	f000 fac7 	bl	800c8f8 <I2C_WaitOnTXISFlagUntilTimeout>
 800c36a:	4603      	mov	r3, r0
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	d001      	beq.n	800c374 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800c370:	2301      	movs	r3, #1
 800c372:	e07b      	b.n	800c46c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800c374:	68fb      	ldr	r3, [r7, #12]
 800c376:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c378:	781a      	ldrb	r2, [r3, #0]
 800c37a:	68fb      	ldr	r3, [r7, #12]
 800c37c:	681b      	ldr	r3, [r3, #0]
 800c37e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c380:	68fb      	ldr	r3, [r7, #12]
 800c382:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c384:	1c5a      	adds	r2, r3, #1
 800c386:	68fb      	ldr	r3, [r7, #12]
 800c388:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800c38a:	68fb      	ldr	r3, [r7, #12]
 800c38c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c38e:	b29b      	uxth	r3, r3
 800c390:	3b01      	subs	r3, #1
 800c392:	b29a      	uxth	r2, r3
 800c394:	68fb      	ldr	r3, [r7, #12]
 800c396:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800c398:	68fb      	ldr	r3, [r7, #12]
 800c39a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c39c:	3b01      	subs	r3, #1
 800c39e:	b29a      	uxth	r2, r3
 800c3a0:	68fb      	ldr	r3, [r7, #12]
 800c3a2:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800c3a4:	68fb      	ldr	r3, [r7, #12]
 800c3a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c3a8:	b29b      	uxth	r3, r3
 800c3aa:	2b00      	cmp	r3, #0
 800c3ac:	d034      	beq.n	800c418 <HAL_I2C_Mem_Write+0x1c8>
 800c3ae:	68fb      	ldr	r3, [r7, #12]
 800c3b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	d130      	bne.n	800c418 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800c3b6:	697b      	ldr	r3, [r7, #20]
 800c3b8:	9300      	str	r3, [sp, #0]
 800c3ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3bc:	2200      	movs	r2, #0
 800c3be:	2180      	movs	r1, #128	; 0x80
 800c3c0:	68f8      	ldr	r0, [r7, #12]
 800c3c2:	f000 fa59 	bl	800c878 <I2C_WaitOnFlagUntilTimeout>
 800c3c6:	4603      	mov	r3, r0
 800c3c8:	2b00      	cmp	r3, #0
 800c3ca:	d001      	beq.n	800c3d0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800c3cc:	2301      	movs	r3, #1
 800c3ce:	e04d      	b.n	800c46c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c3d0:	68fb      	ldr	r3, [r7, #12]
 800c3d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c3d4:	b29b      	uxth	r3, r3
 800c3d6:	2bff      	cmp	r3, #255	; 0xff
 800c3d8:	d90e      	bls.n	800c3f8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800c3da:	68fb      	ldr	r3, [r7, #12]
 800c3dc:	22ff      	movs	r2, #255	; 0xff
 800c3de:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800c3e0:	68fb      	ldr	r3, [r7, #12]
 800c3e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c3e4:	b2da      	uxtb	r2, r3
 800c3e6:	8979      	ldrh	r1, [r7, #10]
 800c3e8:	2300      	movs	r3, #0
 800c3ea:	9300      	str	r3, [sp, #0]
 800c3ec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800c3f0:	68f8      	ldr	r0, [r7, #12]
 800c3f2:	f000 fbcf 	bl	800cb94 <I2C_TransferConfig>
 800c3f6:	e00f      	b.n	800c418 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800c3f8:	68fb      	ldr	r3, [r7, #12]
 800c3fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c3fc:	b29a      	uxth	r2, r3
 800c3fe:	68fb      	ldr	r3, [r7, #12]
 800c400:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800c402:	68fb      	ldr	r3, [r7, #12]
 800c404:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c406:	b2da      	uxtb	r2, r3
 800c408:	8979      	ldrh	r1, [r7, #10]
 800c40a:	2300      	movs	r3, #0
 800c40c:	9300      	str	r3, [sp, #0]
 800c40e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800c412:	68f8      	ldr	r0, [r7, #12]
 800c414:	f000 fbbe 	bl	800cb94 <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 800c418:	68fb      	ldr	r3, [r7, #12]
 800c41a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c41c:	b29b      	uxth	r3, r3
 800c41e:	2b00      	cmp	r3, #0
 800c420:	d19e      	bne.n	800c360 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c422:	697a      	ldr	r2, [r7, #20]
 800c424:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c426:	68f8      	ldr	r0, [r7, #12]
 800c428:	f000 faa6 	bl	800c978 <I2C_WaitOnSTOPFlagUntilTimeout>
 800c42c:	4603      	mov	r3, r0
 800c42e:	2b00      	cmp	r3, #0
 800c430:	d001      	beq.n	800c436 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800c432:	2301      	movs	r3, #1
 800c434:	e01a      	b.n	800c46c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c436:	68fb      	ldr	r3, [r7, #12]
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	2220      	movs	r2, #32
 800c43c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800c43e:	68fb      	ldr	r3, [r7, #12]
 800c440:	681b      	ldr	r3, [r3, #0]
 800c442:	6859      	ldr	r1, [r3, #4]
 800c444:	68fb      	ldr	r3, [r7, #12]
 800c446:	681a      	ldr	r2, [r3, #0]
 800c448:	4b0a      	ldr	r3, [pc, #40]	; (800c474 <HAL_I2C_Mem_Write+0x224>)
 800c44a:	400b      	ands	r3, r1
 800c44c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800c44e:	68fb      	ldr	r3, [r7, #12]
 800c450:	2220      	movs	r2, #32
 800c452:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800c456:	68fb      	ldr	r3, [r7, #12]
 800c458:	2200      	movs	r2, #0
 800c45a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c45e:	68fb      	ldr	r3, [r7, #12]
 800c460:	2200      	movs	r2, #0
 800c462:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800c466:	2300      	movs	r3, #0
 800c468:	e000      	b.n	800c46c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800c46a:	2302      	movs	r3, #2
  }
}
 800c46c:	4618      	mov	r0, r3
 800c46e:	3718      	adds	r7, #24
 800c470:	46bd      	mov	sp, r7
 800c472:	bd80      	pop	{r7, pc}
 800c474:	fe00e800 	.word	0xfe00e800

0800c478 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c478:	b580      	push	{r7, lr}
 800c47a:	b088      	sub	sp, #32
 800c47c:	af02      	add	r7, sp, #8
 800c47e:	60f8      	str	r0, [r7, #12]
 800c480:	4608      	mov	r0, r1
 800c482:	4611      	mov	r1, r2
 800c484:	461a      	mov	r2, r3
 800c486:	4603      	mov	r3, r0
 800c488:	817b      	strh	r3, [r7, #10]
 800c48a:	460b      	mov	r3, r1
 800c48c:	813b      	strh	r3, [r7, #8]
 800c48e:	4613      	mov	r3, r2
 800c490:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c492:	68fb      	ldr	r3, [r7, #12]
 800c494:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c498:	b2db      	uxtb	r3, r3
 800c49a:	2b20      	cmp	r3, #32
 800c49c:	f040 80fd 	bne.w	800c69a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800c4a0:	6a3b      	ldr	r3, [r7, #32]
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	d002      	beq.n	800c4ac <HAL_I2C_Mem_Read+0x34>
 800c4a6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	d105      	bne.n	800c4b8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800c4ac:	68fb      	ldr	r3, [r7, #12]
 800c4ae:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c4b2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800c4b4:	2301      	movs	r3, #1
 800c4b6:	e0f1      	b.n	800c69c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c4b8:	68fb      	ldr	r3, [r7, #12]
 800c4ba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c4be:	2b01      	cmp	r3, #1
 800c4c0:	d101      	bne.n	800c4c6 <HAL_I2C_Mem_Read+0x4e>
 800c4c2:	2302      	movs	r3, #2
 800c4c4:	e0ea      	b.n	800c69c <HAL_I2C_Mem_Read+0x224>
 800c4c6:	68fb      	ldr	r3, [r7, #12]
 800c4c8:	2201      	movs	r2, #1
 800c4ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800c4ce:	f7ff f81d 	bl	800b50c <HAL_GetTick>
 800c4d2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800c4d4:	697b      	ldr	r3, [r7, #20]
 800c4d6:	9300      	str	r3, [sp, #0]
 800c4d8:	2319      	movs	r3, #25
 800c4da:	2201      	movs	r2, #1
 800c4dc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800c4e0:	68f8      	ldr	r0, [r7, #12]
 800c4e2:	f000 f9c9 	bl	800c878 <I2C_WaitOnFlagUntilTimeout>
 800c4e6:	4603      	mov	r3, r0
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	d001      	beq.n	800c4f0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800c4ec:	2301      	movs	r3, #1
 800c4ee:	e0d5      	b.n	800c69c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800c4f0:	68fb      	ldr	r3, [r7, #12]
 800c4f2:	2222      	movs	r2, #34	; 0x22
 800c4f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800c4f8:	68fb      	ldr	r3, [r7, #12]
 800c4fa:	2240      	movs	r2, #64	; 0x40
 800c4fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c500:	68fb      	ldr	r3, [r7, #12]
 800c502:	2200      	movs	r2, #0
 800c504:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800c506:	68fb      	ldr	r3, [r7, #12]
 800c508:	6a3a      	ldr	r2, [r7, #32]
 800c50a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800c50c:	68fb      	ldr	r3, [r7, #12]
 800c50e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800c510:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800c512:	68fb      	ldr	r3, [r7, #12]
 800c514:	2200      	movs	r2, #0
 800c516:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800c518:	88f8      	ldrh	r0, [r7, #6]
 800c51a:	893a      	ldrh	r2, [r7, #8]
 800c51c:	8979      	ldrh	r1, [r7, #10]
 800c51e:	697b      	ldr	r3, [r7, #20]
 800c520:	9301      	str	r3, [sp, #4]
 800c522:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c524:	9300      	str	r3, [sp, #0]
 800c526:	4603      	mov	r3, r0
 800c528:	68f8      	ldr	r0, [r7, #12]
 800c52a:	f000 f92d 	bl	800c788 <I2C_RequestMemoryRead>
 800c52e:	4603      	mov	r3, r0
 800c530:	2b00      	cmp	r3, #0
 800c532:	d005      	beq.n	800c540 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c534:	68fb      	ldr	r3, [r7, #12]
 800c536:	2200      	movs	r2, #0
 800c538:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800c53c:	2301      	movs	r3, #1
 800c53e:	e0ad      	b.n	800c69c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c540:	68fb      	ldr	r3, [r7, #12]
 800c542:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c544:	b29b      	uxth	r3, r3
 800c546:	2bff      	cmp	r3, #255	; 0xff
 800c548:	d90e      	bls.n	800c568 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800c54a:	68fb      	ldr	r3, [r7, #12]
 800c54c:	22ff      	movs	r2, #255	; 0xff
 800c54e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800c550:	68fb      	ldr	r3, [r7, #12]
 800c552:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c554:	b2da      	uxtb	r2, r3
 800c556:	8979      	ldrh	r1, [r7, #10]
 800c558:	4b52      	ldr	r3, [pc, #328]	; (800c6a4 <HAL_I2C_Mem_Read+0x22c>)
 800c55a:	9300      	str	r3, [sp, #0]
 800c55c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800c560:	68f8      	ldr	r0, [r7, #12]
 800c562:	f000 fb17 	bl	800cb94 <I2C_TransferConfig>
 800c566:	e00f      	b.n	800c588 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800c568:	68fb      	ldr	r3, [r7, #12]
 800c56a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c56c:	b29a      	uxth	r2, r3
 800c56e:	68fb      	ldr	r3, [r7, #12]
 800c570:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800c572:	68fb      	ldr	r3, [r7, #12]
 800c574:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c576:	b2da      	uxtb	r2, r3
 800c578:	8979      	ldrh	r1, [r7, #10]
 800c57a:	4b4a      	ldr	r3, [pc, #296]	; (800c6a4 <HAL_I2C_Mem_Read+0x22c>)
 800c57c:	9300      	str	r3, [sp, #0]
 800c57e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800c582:	68f8      	ldr	r0, [r7, #12]
 800c584:	f000 fb06 	bl	800cb94 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800c588:	697b      	ldr	r3, [r7, #20]
 800c58a:	9300      	str	r3, [sp, #0]
 800c58c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c58e:	2200      	movs	r2, #0
 800c590:	2104      	movs	r1, #4
 800c592:	68f8      	ldr	r0, [r7, #12]
 800c594:	f000 f970 	bl	800c878 <I2C_WaitOnFlagUntilTimeout>
 800c598:	4603      	mov	r3, r0
 800c59a:	2b00      	cmp	r3, #0
 800c59c:	d001      	beq.n	800c5a2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800c59e:	2301      	movs	r3, #1
 800c5a0:	e07c      	b.n	800c69c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800c5a2:	68fb      	ldr	r3, [r7, #12]
 800c5a4:	681b      	ldr	r3, [r3, #0]
 800c5a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c5a8:	68fb      	ldr	r3, [r7, #12]
 800c5aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c5ac:	b2d2      	uxtb	r2, r2
 800c5ae:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c5b0:	68fb      	ldr	r3, [r7, #12]
 800c5b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c5b4:	1c5a      	adds	r2, r3, #1
 800c5b6:	68fb      	ldr	r3, [r7, #12]
 800c5b8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800c5ba:	68fb      	ldr	r3, [r7, #12]
 800c5bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c5be:	3b01      	subs	r3, #1
 800c5c0:	b29a      	uxth	r2, r3
 800c5c2:	68fb      	ldr	r3, [r7, #12]
 800c5c4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800c5c6:	68fb      	ldr	r3, [r7, #12]
 800c5c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c5ca:	b29b      	uxth	r3, r3
 800c5cc:	3b01      	subs	r3, #1
 800c5ce:	b29a      	uxth	r2, r3
 800c5d0:	68fb      	ldr	r3, [r7, #12]
 800c5d2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800c5d4:	68fb      	ldr	r3, [r7, #12]
 800c5d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c5d8:	b29b      	uxth	r3, r3
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	d034      	beq.n	800c648 <HAL_I2C_Mem_Read+0x1d0>
 800c5de:	68fb      	ldr	r3, [r7, #12]
 800c5e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d130      	bne.n	800c648 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800c5e6:	697b      	ldr	r3, [r7, #20]
 800c5e8:	9300      	str	r3, [sp, #0]
 800c5ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5ec:	2200      	movs	r2, #0
 800c5ee:	2180      	movs	r1, #128	; 0x80
 800c5f0:	68f8      	ldr	r0, [r7, #12]
 800c5f2:	f000 f941 	bl	800c878 <I2C_WaitOnFlagUntilTimeout>
 800c5f6:	4603      	mov	r3, r0
 800c5f8:	2b00      	cmp	r3, #0
 800c5fa:	d001      	beq.n	800c600 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800c5fc:	2301      	movs	r3, #1
 800c5fe:	e04d      	b.n	800c69c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c600:	68fb      	ldr	r3, [r7, #12]
 800c602:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c604:	b29b      	uxth	r3, r3
 800c606:	2bff      	cmp	r3, #255	; 0xff
 800c608:	d90e      	bls.n	800c628 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800c60a:	68fb      	ldr	r3, [r7, #12]
 800c60c:	22ff      	movs	r2, #255	; 0xff
 800c60e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800c610:	68fb      	ldr	r3, [r7, #12]
 800c612:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c614:	b2da      	uxtb	r2, r3
 800c616:	8979      	ldrh	r1, [r7, #10]
 800c618:	2300      	movs	r3, #0
 800c61a:	9300      	str	r3, [sp, #0]
 800c61c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800c620:	68f8      	ldr	r0, [r7, #12]
 800c622:	f000 fab7 	bl	800cb94 <I2C_TransferConfig>
 800c626:	e00f      	b.n	800c648 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800c628:	68fb      	ldr	r3, [r7, #12]
 800c62a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c62c:	b29a      	uxth	r2, r3
 800c62e:	68fb      	ldr	r3, [r7, #12]
 800c630:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800c632:	68fb      	ldr	r3, [r7, #12]
 800c634:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c636:	b2da      	uxtb	r2, r3
 800c638:	8979      	ldrh	r1, [r7, #10]
 800c63a:	2300      	movs	r3, #0
 800c63c:	9300      	str	r3, [sp, #0]
 800c63e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800c642:	68f8      	ldr	r0, [r7, #12]
 800c644:	f000 faa6 	bl	800cb94 <I2C_TransferConfig>
        }
      }
    } while (hi2c->XferCount > 0U);
 800c648:	68fb      	ldr	r3, [r7, #12]
 800c64a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c64c:	b29b      	uxth	r3, r3
 800c64e:	2b00      	cmp	r3, #0
 800c650:	d19a      	bne.n	800c588 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c652:	697a      	ldr	r2, [r7, #20]
 800c654:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c656:	68f8      	ldr	r0, [r7, #12]
 800c658:	f000 f98e 	bl	800c978 <I2C_WaitOnSTOPFlagUntilTimeout>
 800c65c:	4603      	mov	r3, r0
 800c65e:	2b00      	cmp	r3, #0
 800c660:	d001      	beq.n	800c666 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800c662:	2301      	movs	r3, #1
 800c664:	e01a      	b.n	800c69c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c666:	68fb      	ldr	r3, [r7, #12]
 800c668:	681b      	ldr	r3, [r3, #0]
 800c66a:	2220      	movs	r2, #32
 800c66c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800c66e:	68fb      	ldr	r3, [r7, #12]
 800c670:	681b      	ldr	r3, [r3, #0]
 800c672:	6859      	ldr	r1, [r3, #4]
 800c674:	68fb      	ldr	r3, [r7, #12]
 800c676:	681a      	ldr	r2, [r3, #0]
 800c678:	4b0b      	ldr	r3, [pc, #44]	; (800c6a8 <HAL_I2C_Mem_Read+0x230>)
 800c67a:	400b      	ands	r3, r1
 800c67c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800c67e:	68fb      	ldr	r3, [r7, #12]
 800c680:	2220      	movs	r2, #32
 800c682:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800c686:	68fb      	ldr	r3, [r7, #12]
 800c688:	2200      	movs	r2, #0
 800c68a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c68e:	68fb      	ldr	r3, [r7, #12]
 800c690:	2200      	movs	r2, #0
 800c692:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800c696:	2300      	movs	r3, #0
 800c698:	e000      	b.n	800c69c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800c69a:	2302      	movs	r3, #2
  }
}
 800c69c:	4618      	mov	r0, r3
 800c69e:	3718      	adds	r7, #24
 800c6a0:	46bd      	mov	sp, r7
 800c6a2:	bd80      	pop	{r7, pc}
 800c6a4:	80002400 	.word	0x80002400
 800c6a8:	fe00e800 	.word	0xfe00e800

0800c6ac <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 800c6ac:	b480      	push	{r7}
 800c6ae:	b083      	sub	sp, #12
 800c6b0:	af00      	add	r7, sp, #0
 800c6b2:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c6ba:	b2db      	uxtb	r3, r3
}
 800c6bc:	4618      	mov	r0, r3
 800c6be:	370c      	adds	r7, #12
 800c6c0:	46bd      	mov	sp, r7
 800c6c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6c6:	4770      	bx	lr

0800c6c8 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 800c6c8:	b480      	push	{r7}
 800c6ca:	b083      	sub	sp, #12
 800c6cc:	af00      	add	r7, sp, #0
 800c6ce:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 800c6d4:	4618      	mov	r0, r3
 800c6d6:	370c      	adds	r7, #12
 800c6d8:	46bd      	mov	sp, r7
 800c6da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6de:	4770      	bx	lr

0800c6e0 <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800c6e0:	b580      	push	{r7, lr}
 800c6e2:	b086      	sub	sp, #24
 800c6e4:	af02      	add	r7, sp, #8
 800c6e6:	60f8      	str	r0, [r7, #12]
 800c6e8:	4608      	mov	r0, r1
 800c6ea:	4611      	mov	r1, r2
 800c6ec:	461a      	mov	r2, r3
 800c6ee:	4603      	mov	r3, r0
 800c6f0:	817b      	strh	r3, [r7, #10]
 800c6f2:	460b      	mov	r3, r1
 800c6f4:	813b      	strh	r3, [r7, #8]
 800c6f6:	4613      	mov	r3, r2
 800c6f8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800c6fa:	88fb      	ldrh	r3, [r7, #6]
 800c6fc:	b2da      	uxtb	r2, r3
 800c6fe:	8979      	ldrh	r1, [r7, #10]
 800c700:	4b20      	ldr	r3, [pc, #128]	; (800c784 <I2C_RequestMemoryWrite+0xa4>)
 800c702:	9300      	str	r3, [sp, #0]
 800c704:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800c708:	68f8      	ldr	r0, [r7, #12]
 800c70a:	f000 fa43 	bl	800cb94 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c70e:	69fa      	ldr	r2, [r7, #28]
 800c710:	69b9      	ldr	r1, [r7, #24]
 800c712:	68f8      	ldr	r0, [r7, #12]
 800c714:	f000 f8f0 	bl	800c8f8 <I2C_WaitOnTXISFlagUntilTimeout>
 800c718:	4603      	mov	r3, r0
 800c71a:	2b00      	cmp	r3, #0
 800c71c:	d001      	beq.n	800c722 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800c71e:	2301      	movs	r3, #1
 800c720:	e02c      	b.n	800c77c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800c722:	88fb      	ldrh	r3, [r7, #6]
 800c724:	2b01      	cmp	r3, #1
 800c726:	d105      	bne.n	800c734 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c728:	893b      	ldrh	r3, [r7, #8]
 800c72a:	b2da      	uxtb	r2, r3
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	629a      	str	r2, [r3, #40]	; 0x28
 800c732:	e015      	b.n	800c760 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800c734:	893b      	ldrh	r3, [r7, #8]
 800c736:	0a1b      	lsrs	r3, r3, #8
 800c738:	b29b      	uxth	r3, r3
 800c73a:	b2da      	uxtb	r2, r3
 800c73c:	68fb      	ldr	r3, [r7, #12]
 800c73e:	681b      	ldr	r3, [r3, #0]
 800c740:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c742:	69fa      	ldr	r2, [r7, #28]
 800c744:	69b9      	ldr	r1, [r7, #24]
 800c746:	68f8      	ldr	r0, [r7, #12]
 800c748:	f000 f8d6 	bl	800c8f8 <I2C_WaitOnTXISFlagUntilTimeout>
 800c74c:	4603      	mov	r3, r0
 800c74e:	2b00      	cmp	r3, #0
 800c750:	d001      	beq.n	800c756 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800c752:	2301      	movs	r3, #1
 800c754:	e012      	b.n	800c77c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c756:	893b      	ldrh	r3, [r7, #8]
 800c758:	b2da      	uxtb	r2, r3
 800c75a:	68fb      	ldr	r3, [r7, #12]
 800c75c:	681b      	ldr	r3, [r3, #0]
 800c75e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800c760:	69fb      	ldr	r3, [r7, #28]
 800c762:	9300      	str	r3, [sp, #0]
 800c764:	69bb      	ldr	r3, [r7, #24]
 800c766:	2200      	movs	r2, #0
 800c768:	2180      	movs	r1, #128	; 0x80
 800c76a:	68f8      	ldr	r0, [r7, #12]
 800c76c:	f000 f884 	bl	800c878 <I2C_WaitOnFlagUntilTimeout>
 800c770:	4603      	mov	r3, r0
 800c772:	2b00      	cmp	r3, #0
 800c774:	d001      	beq.n	800c77a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800c776:	2301      	movs	r3, #1
 800c778:	e000      	b.n	800c77c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800c77a:	2300      	movs	r3, #0
}
 800c77c:	4618      	mov	r0, r3
 800c77e:	3710      	adds	r7, #16
 800c780:	46bd      	mov	sp, r7
 800c782:	bd80      	pop	{r7, pc}
 800c784:	80002000 	.word	0x80002000

0800c788 <I2C_RequestMemoryRead>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                               uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800c788:	b580      	push	{r7, lr}
 800c78a:	b086      	sub	sp, #24
 800c78c:	af02      	add	r7, sp, #8
 800c78e:	60f8      	str	r0, [r7, #12]
 800c790:	4608      	mov	r0, r1
 800c792:	4611      	mov	r1, r2
 800c794:	461a      	mov	r2, r3
 800c796:	4603      	mov	r3, r0
 800c798:	817b      	strh	r3, [r7, #10]
 800c79a:	460b      	mov	r3, r1
 800c79c:	813b      	strh	r3, [r7, #8]
 800c79e:	4613      	mov	r3, r2
 800c7a0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800c7a2:	88fb      	ldrh	r3, [r7, #6]
 800c7a4:	b2da      	uxtb	r2, r3
 800c7a6:	8979      	ldrh	r1, [r7, #10]
 800c7a8:	4b20      	ldr	r3, [pc, #128]	; (800c82c <I2C_RequestMemoryRead+0xa4>)
 800c7aa:	9300      	str	r3, [sp, #0]
 800c7ac:	2300      	movs	r3, #0
 800c7ae:	68f8      	ldr	r0, [r7, #12]
 800c7b0:	f000 f9f0 	bl	800cb94 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c7b4:	69fa      	ldr	r2, [r7, #28]
 800c7b6:	69b9      	ldr	r1, [r7, #24]
 800c7b8:	68f8      	ldr	r0, [r7, #12]
 800c7ba:	f000 f89d 	bl	800c8f8 <I2C_WaitOnTXISFlagUntilTimeout>
 800c7be:	4603      	mov	r3, r0
 800c7c0:	2b00      	cmp	r3, #0
 800c7c2:	d001      	beq.n	800c7c8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800c7c4:	2301      	movs	r3, #1
 800c7c6:	e02c      	b.n	800c822 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800c7c8:	88fb      	ldrh	r3, [r7, #6]
 800c7ca:	2b01      	cmp	r3, #1
 800c7cc:	d105      	bne.n	800c7da <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c7ce:	893b      	ldrh	r3, [r7, #8]
 800c7d0:	b2da      	uxtb	r2, r3
 800c7d2:	68fb      	ldr	r3, [r7, #12]
 800c7d4:	681b      	ldr	r3, [r3, #0]
 800c7d6:	629a      	str	r2, [r3, #40]	; 0x28
 800c7d8:	e015      	b.n	800c806 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800c7da:	893b      	ldrh	r3, [r7, #8]
 800c7dc:	0a1b      	lsrs	r3, r3, #8
 800c7de:	b29b      	uxth	r3, r3
 800c7e0:	b2da      	uxtb	r2, r3
 800c7e2:	68fb      	ldr	r3, [r7, #12]
 800c7e4:	681b      	ldr	r3, [r3, #0]
 800c7e6:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c7e8:	69fa      	ldr	r2, [r7, #28]
 800c7ea:	69b9      	ldr	r1, [r7, #24]
 800c7ec:	68f8      	ldr	r0, [r7, #12]
 800c7ee:	f000 f883 	bl	800c8f8 <I2C_WaitOnTXISFlagUntilTimeout>
 800c7f2:	4603      	mov	r3, r0
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	d001      	beq.n	800c7fc <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800c7f8:	2301      	movs	r3, #1
 800c7fa:	e012      	b.n	800c822 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c7fc:	893b      	ldrh	r3, [r7, #8]
 800c7fe:	b2da      	uxtb	r2, r3
 800c800:	68fb      	ldr	r3, [r7, #12]
 800c802:	681b      	ldr	r3, [r3, #0]
 800c804:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800c806:	69fb      	ldr	r3, [r7, #28]
 800c808:	9300      	str	r3, [sp, #0]
 800c80a:	69bb      	ldr	r3, [r7, #24]
 800c80c:	2200      	movs	r2, #0
 800c80e:	2140      	movs	r1, #64	; 0x40
 800c810:	68f8      	ldr	r0, [r7, #12]
 800c812:	f000 f831 	bl	800c878 <I2C_WaitOnFlagUntilTimeout>
 800c816:	4603      	mov	r3, r0
 800c818:	2b00      	cmp	r3, #0
 800c81a:	d001      	beq.n	800c820 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800c81c:	2301      	movs	r3, #1
 800c81e:	e000      	b.n	800c822 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800c820:	2300      	movs	r3, #0
}
 800c822:	4618      	mov	r0, r3
 800c824:	3710      	adds	r7, #16
 800c826:	46bd      	mov	sp, r7
 800c828:	bd80      	pop	{r7, pc}
 800c82a:	bf00      	nop
 800c82c:	80002000 	.word	0x80002000

0800c830 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800c830:	b480      	push	{r7}
 800c832:	b083      	sub	sp, #12
 800c834:	af00      	add	r7, sp, #0
 800c836:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	681b      	ldr	r3, [r3, #0]
 800c83c:	699b      	ldr	r3, [r3, #24]
 800c83e:	f003 0302 	and.w	r3, r3, #2
 800c842:	2b02      	cmp	r3, #2
 800c844:	d103      	bne.n	800c84e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	2200      	movs	r2, #0
 800c84c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	681b      	ldr	r3, [r3, #0]
 800c852:	699b      	ldr	r3, [r3, #24]
 800c854:	f003 0301 	and.w	r3, r3, #1
 800c858:	2b01      	cmp	r3, #1
 800c85a:	d007      	beq.n	800c86c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	681b      	ldr	r3, [r3, #0]
 800c860:	699a      	ldr	r2, [r3, #24]
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	f042 0201 	orr.w	r2, r2, #1
 800c86a:	619a      	str	r2, [r3, #24]
  }
}
 800c86c:	bf00      	nop
 800c86e:	370c      	adds	r7, #12
 800c870:	46bd      	mov	sp, r7
 800c872:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c876:	4770      	bx	lr

0800c878 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800c878:	b580      	push	{r7, lr}
 800c87a:	b084      	sub	sp, #16
 800c87c:	af00      	add	r7, sp, #0
 800c87e:	60f8      	str	r0, [r7, #12]
 800c880:	60b9      	str	r1, [r7, #8]
 800c882:	603b      	str	r3, [r7, #0]
 800c884:	4613      	mov	r3, r2
 800c886:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c888:	e022      	b.n	800c8d0 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c88a:	683b      	ldr	r3, [r7, #0]
 800c88c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c890:	d01e      	beq.n	800c8d0 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c892:	f7fe fe3b 	bl	800b50c <HAL_GetTick>
 800c896:	4602      	mov	r2, r0
 800c898:	69bb      	ldr	r3, [r7, #24]
 800c89a:	1ad3      	subs	r3, r2, r3
 800c89c:	683a      	ldr	r2, [r7, #0]
 800c89e:	429a      	cmp	r2, r3
 800c8a0:	d302      	bcc.n	800c8a8 <I2C_WaitOnFlagUntilTimeout+0x30>
 800c8a2:	683b      	ldr	r3, [r7, #0]
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	d113      	bne.n	800c8d0 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c8a8:	68fb      	ldr	r3, [r7, #12]
 800c8aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c8ac:	f043 0220 	orr.w	r2, r3, #32
 800c8b0:	68fb      	ldr	r3, [r7, #12]
 800c8b2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800c8b4:	68fb      	ldr	r3, [r7, #12]
 800c8b6:	2220      	movs	r2, #32
 800c8b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c8bc:	68fb      	ldr	r3, [r7, #12]
 800c8be:	2200      	movs	r2, #0
 800c8c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c8c4:	68fb      	ldr	r3, [r7, #12]
 800c8c6:	2200      	movs	r2, #0
 800c8c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800c8cc:	2301      	movs	r3, #1
 800c8ce:	e00f      	b.n	800c8f0 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c8d0:	68fb      	ldr	r3, [r7, #12]
 800c8d2:	681b      	ldr	r3, [r3, #0]
 800c8d4:	699a      	ldr	r2, [r3, #24]
 800c8d6:	68bb      	ldr	r3, [r7, #8]
 800c8d8:	4013      	ands	r3, r2
 800c8da:	68ba      	ldr	r2, [r7, #8]
 800c8dc:	429a      	cmp	r2, r3
 800c8de:	bf0c      	ite	eq
 800c8e0:	2301      	moveq	r3, #1
 800c8e2:	2300      	movne	r3, #0
 800c8e4:	b2db      	uxtb	r3, r3
 800c8e6:	461a      	mov	r2, r3
 800c8e8:	79fb      	ldrb	r3, [r7, #7]
 800c8ea:	429a      	cmp	r2, r3
 800c8ec:	d0cd      	beq.n	800c88a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800c8ee:	2300      	movs	r3, #0
}
 800c8f0:	4618      	mov	r0, r3
 800c8f2:	3710      	adds	r7, #16
 800c8f4:	46bd      	mov	sp, r7
 800c8f6:	bd80      	pop	{r7, pc}

0800c8f8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c8f8:	b580      	push	{r7, lr}
 800c8fa:	b084      	sub	sp, #16
 800c8fc:	af00      	add	r7, sp, #0
 800c8fe:	60f8      	str	r0, [r7, #12]
 800c900:	60b9      	str	r1, [r7, #8]
 800c902:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800c904:	e02c      	b.n	800c960 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800c906:	687a      	ldr	r2, [r7, #4]
 800c908:	68b9      	ldr	r1, [r7, #8]
 800c90a:	68f8      	ldr	r0, [r7, #12]
 800c90c:	f000 f8dc 	bl	800cac8 <I2C_IsAcknowledgeFailed>
 800c910:	4603      	mov	r3, r0
 800c912:	2b00      	cmp	r3, #0
 800c914:	d001      	beq.n	800c91a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800c916:	2301      	movs	r3, #1
 800c918:	e02a      	b.n	800c970 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c91a:	68bb      	ldr	r3, [r7, #8]
 800c91c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c920:	d01e      	beq.n	800c960 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c922:	f7fe fdf3 	bl	800b50c <HAL_GetTick>
 800c926:	4602      	mov	r2, r0
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	1ad3      	subs	r3, r2, r3
 800c92c:	68ba      	ldr	r2, [r7, #8]
 800c92e:	429a      	cmp	r2, r3
 800c930:	d302      	bcc.n	800c938 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800c932:	68bb      	ldr	r3, [r7, #8]
 800c934:	2b00      	cmp	r3, #0
 800c936:	d113      	bne.n	800c960 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c938:	68fb      	ldr	r3, [r7, #12]
 800c93a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c93c:	f043 0220 	orr.w	r2, r3, #32
 800c940:	68fb      	ldr	r3, [r7, #12]
 800c942:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800c944:	68fb      	ldr	r3, [r7, #12]
 800c946:	2220      	movs	r2, #32
 800c948:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c94c:	68fb      	ldr	r3, [r7, #12]
 800c94e:	2200      	movs	r2, #0
 800c950:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c954:	68fb      	ldr	r3, [r7, #12]
 800c956:	2200      	movs	r2, #0
 800c958:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800c95c:	2301      	movs	r3, #1
 800c95e:	e007      	b.n	800c970 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800c960:	68fb      	ldr	r3, [r7, #12]
 800c962:	681b      	ldr	r3, [r3, #0]
 800c964:	699b      	ldr	r3, [r3, #24]
 800c966:	f003 0302 	and.w	r3, r3, #2
 800c96a:	2b02      	cmp	r3, #2
 800c96c:	d1cb      	bne.n	800c906 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800c96e:	2300      	movs	r3, #0
}
 800c970:	4618      	mov	r0, r3
 800c972:	3710      	adds	r7, #16
 800c974:	46bd      	mov	sp, r7
 800c976:	bd80      	pop	{r7, pc}

0800c978 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c978:	b580      	push	{r7, lr}
 800c97a:	b084      	sub	sp, #16
 800c97c:	af00      	add	r7, sp, #0
 800c97e:	60f8      	str	r0, [r7, #12]
 800c980:	60b9      	str	r1, [r7, #8]
 800c982:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c984:	e028      	b.n	800c9d8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800c986:	687a      	ldr	r2, [r7, #4]
 800c988:	68b9      	ldr	r1, [r7, #8]
 800c98a:	68f8      	ldr	r0, [r7, #12]
 800c98c:	f000 f89c 	bl	800cac8 <I2C_IsAcknowledgeFailed>
 800c990:	4603      	mov	r3, r0
 800c992:	2b00      	cmp	r3, #0
 800c994:	d001      	beq.n	800c99a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800c996:	2301      	movs	r3, #1
 800c998:	e026      	b.n	800c9e8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c99a:	f7fe fdb7 	bl	800b50c <HAL_GetTick>
 800c99e:	4602      	mov	r2, r0
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	1ad3      	subs	r3, r2, r3
 800c9a4:	68ba      	ldr	r2, [r7, #8]
 800c9a6:	429a      	cmp	r2, r3
 800c9a8:	d302      	bcc.n	800c9b0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800c9aa:	68bb      	ldr	r3, [r7, #8]
 800c9ac:	2b00      	cmp	r3, #0
 800c9ae:	d113      	bne.n	800c9d8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c9b0:	68fb      	ldr	r3, [r7, #12]
 800c9b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c9b4:	f043 0220 	orr.w	r2, r3, #32
 800c9b8:	68fb      	ldr	r3, [r7, #12]
 800c9ba:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800c9bc:	68fb      	ldr	r3, [r7, #12]
 800c9be:	2220      	movs	r2, #32
 800c9c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800c9c4:	68fb      	ldr	r3, [r7, #12]
 800c9c6:	2200      	movs	r2, #0
 800c9c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c9cc:	68fb      	ldr	r3, [r7, #12]
 800c9ce:	2200      	movs	r2, #0
 800c9d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800c9d4:	2301      	movs	r3, #1
 800c9d6:	e007      	b.n	800c9e8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c9d8:	68fb      	ldr	r3, [r7, #12]
 800c9da:	681b      	ldr	r3, [r3, #0]
 800c9dc:	699b      	ldr	r3, [r3, #24]
 800c9de:	f003 0320 	and.w	r3, r3, #32
 800c9e2:	2b20      	cmp	r3, #32
 800c9e4:	d1cf      	bne.n	800c986 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800c9e6:	2300      	movs	r3, #0
}
 800c9e8:	4618      	mov	r0, r3
 800c9ea:	3710      	adds	r7, #16
 800c9ec:	46bd      	mov	sp, r7
 800c9ee:	bd80      	pop	{r7, pc}

0800c9f0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c9f0:	b580      	push	{r7, lr}
 800c9f2:	b084      	sub	sp, #16
 800c9f4:	af00      	add	r7, sp, #0
 800c9f6:	60f8      	str	r0, [r7, #12]
 800c9f8:	60b9      	str	r1, [r7, #8]
 800c9fa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800c9fc:	e055      	b.n	800caaa <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800c9fe:	687a      	ldr	r2, [r7, #4]
 800ca00:	68b9      	ldr	r1, [r7, #8]
 800ca02:	68f8      	ldr	r0, [r7, #12]
 800ca04:	f000 f860 	bl	800cac8 <I2C_IsAcknowledgeFailed>
 800ca08:	4603      	mov	r3, r0
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	d001      	beq.n	800ca12 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800ca0e:	2301      	movs	r3, #1
 800ca10:	e053      	b.n	800caba <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800ca12:	68fb      	ldr	r3, [r7, #12]
 800ca14:	681b      	ldr	r3, [r3, #0]
 800ca16:	699b      	ldr	r3, [r3, #24]
 800ca18:	f003 0320 	and.w	r3, r3, #32
 800ca1c:	2b20      	cmp	r3, #32
 800ca1e:	d129      	bne.n	800ca74 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800ca20:	68fb      	ldr	r3, [r7, #12]
 800ca22:	681b      	ldr	r3, [r3, #0]
 800ca24:	699b      	ldr	r3, [r3, #24]
 800ca26:	f003 0304 	and.w	r3, r3, #4
 800ca2a:	2b04      	cmp	r3, #4
 800ca2c:	d105      	bne.n	800ca3a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 800ca2e:	68fb      	ldr	r3, [r7, #12]
 800ca30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ca32:	2b00      	cmp	r3, #0
 800ca34:	d001      	beq.n	800ca3a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 800ca36:	2300      	movs	r3, #0
 800ca38:	e03f      	b.n	800caba <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800ca3a:	68fb      	ldr	r3, [r7, #12]
 800ca3c:	681b      	ldr	r3, [r3, #0]
 800ca3e:	2220      	movs	r2, #32
 800ca40:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800ca42:	68fb      	ldr	r3, [r7, #12]
 800ca44:	681b      	ldr	r3, [r3, #0]
 800ca46:	6859      	ldr	r1, [r3, #4]
 800ca48:	68fb      	ldr	r3, [r7, #12]
 800ca4a:	681a      	ldr	r2, [r3, #0]
 800ca4c:	4b1d      	ldr	r3, [pc, #116]	; (800cac4 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 800ca4e:	400b      	ands	r3, r1
 800ca50:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800ca52:	68fb      	ldr	r3, [r7, #12]
 800ca54:	2200      	movs	r2, #0
 800ca56:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800ca58:	68fb      	ldr	r3, [r7, #12]
 800ca5a:	2220      	movs	r2, #32
 800ca5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800ca60:	68fb      	ldr	r3, [r7, #12]
 800ca62:	2200      	movs	r2, #0
 800ca64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ca68:	68fb      	ldr	r3, [r7, #12]
 800ca6a:	2200      	movs	r2, #0
 800ca6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800ca70:	2301      	movs	r3, #1
 800ca72:	e022      	b.n	800caba <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ca74:	f7fe fd4a 	bl	800b50c <HAL_GetTick>
 800ca78:	4602      	mov	r2, r0
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	1ad3      	subs	r3, r2, r3
 800ca7e:	68ba      	ldr	r2, [r7, #8]
 800ca80:	429a      	cmp	r2, r3
 800ca82:	d302      	bcc.n	800ca8a <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 800ca84:	68bb      	ldr	r3, [r7, #8]
 800ca86:	2b00      	cmp	r3, #0
 800ca88:	d10f      	bne.n	800caaa <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800ca8a:	68fb      	ldr	r3, [r7, #12]
 800ca8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ca8e:	f043 0220 	orr.w	r2, r3, #32
 800ca92:	68fb      	ldr	r3, [r7, #12]
 800ca94:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800ca96:	68fb      	ldr	r3, [r7, #12]
 800ca98:	2220      	movs	r2, #32
 800ca9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800ca9e:	68fb      	ldr	r3, [r7, #12]
 800caa0:	2200      	movs	r2, #0
 800caa2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800caa6:	2301      	movs	r3, #1
 800caa8:	e007      	b.n	800caba <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800caaa:	68fb      	ldr	r3, [r7, #12]
 800caac:	681b      	ldr	r3, [r3, #0]
 800caae:	699b      	ldr	r3, [r3, #24]
 800cab0:	f003 0304 	and.w	r3, r3, #4
 800cab4:	2b04      	cmp	r3, #4
 800cab6:	d1a2      	bne.n	800c9fe <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800cab8:	2300      	movs	r3, #0
}
 800caba:	4618      	mov	r0, r3
 800cabc:	3710      	adds	r7, #16
 800cabe:	46bd      	mov	sp, r7
 800cac0:	bd80      	pop	{r7, pc}
 800cac2:	bf00      	nop
 800cac4:	fe00e800 	.word	0xfe00e800

0800cac8 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800cac8:	b580      	push	{r7, lr}
 800caca:	b084      	sub	sp, #16
 800cacc:	af00      	add	r7, sp, #0
 800cace:	60f8      	str	r0, [r7, #12]
 800cad0:	60b9      	str	r1, [r7, #8]
 800cad2:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800cad4:	68fb      	ldr	r3, [r7, #12]
 800cad6:	681b      	ldr	r3, [r3, #0]
 800cad8:	699b      	ldr	r3, [r3, #24]
 800cada:	f003 0310 	and.w	r3, r3, #16
 800cade:	2b10      	cmp	r3, #16
 800cae0:	d151      	bne.n	800cb86 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800cae2:	e022      	b.n	800cb2a <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800cae4:	68bb      	ldr	r3, [r7, #8]
 800cae6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800caea:	d01e      	beq.n	800cb2a <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800caec:	f7fe fd0e 	bl	800b50c <HAL_GetTick>
 800caf0:	4602      	mov	r2, r0
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	1ad3      	subs	r3, r2, r3
 800caf6:	68ba      	ldr	r2, [r7, #8]
 800caf8:	429a      	cmp	r2, r3
 800cafa:	d302      	bcc.n	800cb02 <I2C_IsAcknowledgeFailed+0x3a>
 800cafc:	68bb      	ldr	r3, [r7, #8]
 800cafe:	2b00      	cmp	r3, #0
 800cb00:	d113      	bne.n	800cb2a <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800cb02:	68fb      	ldr	r3, [r7, #12]
 800cb04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cb06:	f043 0220 	orr.w	r2, r3, #32
 800cb0a:	68fb      	ldr	r3, [r7, #12]
 800cb0c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800cb0e:	68fb      	ldr	r3, [r7, #12]
 800cb10:	2220      	movs	r2, #32
 800cb12:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800cb16:	68fb      	ldr	r3, [r7, #12]
 800cb18:	2200      	movs	r2, #0
 800cb1a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800cb1e:	68fb      	ldr	r3, [r7, #12]
 800cb20:	2200      	movs	r2, #0
 800cb22:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800cb26:	2301      	movs	r3, #1
 800cb28:	e02e      	b.n	800cb88 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800cb2a:	68fb      	ldr	r3, [r7, #12]
 800cb2c:	681b      	ldr	r3, [r3, #0]
 800cb2e:	699b      	ldr	r3, [r3, #24]
 800cb30:	f003 0320 	and.w	r3, r3, #32
 800cb34:	2b20      	cmp	r3, #32
 800cb36:	d1d5      	bne.n	800cae4 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800cb38:	68fb      	ldr	r3, [r7, #12]
 800cb3a:	681b      	ldr	r3, [r3, #0]
 800cb3c:	2210      	movs	r2, #16
 800cb3e:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800cb40:	68fb      	ldr	r3, [r7, #12]
 800cb42:	681b      	ldr	r3, [r3, #0]
 800cb44:	2220      	movs	r2, #32
 800cb46:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800cb48:	68f8      	ldr	r0, [r7, #12]
 800cb4a:	f7ff fe71 	bl	800c830 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800cb4e:	68fb      	ldr	r3, [r7, #12]
 800cb50:	681b      	ldr	r3, [r3, #0]
 800cb52:	6859      	ldr	r1, [r3, #4]
 800cb54:	68fb      	ldr	r3, [r7, #12]
 800cb56:	681a      	ldr	r2, [r3, #0]
 800cb58:	4b0d      	ldr	r3, [pc, #52]	; (800cb90 <I2C_IsAcknowledgeFailed+0xc8>)
 800cb5a:	400b      	ands	r3, r1
 800cb5c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800cb5e:	68fb      	ldr	r3, [r7, #12]
 800cb60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cb62:	f043 0204 	orr.w	r2, r3, #4
 800cb66:	68fb      	ldr	r3, [r7, #12]
 800cb68:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800cb6a:	68fb      	ldr	r3, [r7, #12]
 800cb6c:	2220      	movs	r2, #32
 800cb6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800cb72:	68fb      	ldr	r3, [r7, #12]
 800cb74:	2200      	movs	r2, #0
 800cb76:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800cb7a:	68fb      	ldr	r3, [r7, #12]
 800cb7c:	2200      	movs	r2, #0
 800cb7e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800cb82:	2301      	movs	r3, #1
 800cb84:	e000      	b.n	800cb88 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800cb86:	2300      	movs	r3, #0
}
 800cb88:	4618      	mov	r0, r3
 800cb8a:	3710      	adds	r7, #16
 800cb8c:	46bd      	mov	sp, r7
 800cb8e:	bd80      	pop	{r7, pc}
 800cb90:	fe00e800 	.word	0xfe00e800

0800cb94 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800cb94:	b480      	push	{r7}
 800cb96:	b085      	sub	sp, #20
 800cb98:	af00      	add	r7, sp, #0
 800cb9a:	60f8      	str	r0, [r7, #12]
 800cb9c:	607b      	str	r3, [r7, #4]
 800cb9e:	460b      	mov	r3, r1
 800cba0:	817b      	strh	r3, [r7, #10]
 800cba2:	4613      	mov	r3, r2
 800cba4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800cba6:	68fb      	ldr	r3, [r7, #12]
 800cba8:	681b      	ldr	r3, [r3, #0]
 800cbaa:	685a      	ldr	r2, [r3, #4]
 800cbac:	69bb      	ldr	r3, [r7, #24]
 800cbae:	0d5b      	lsrs	r3, r3, #21
 800cbb0:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800cbb4:	4b0d      	ldr	r3, [pc, #52]	; (800cbec <I2C_TransferConfig+0x58>)
 800cbb6:	430b      	orrs	r3, r1
 800cbb8:	43db      	mvns	r3, r3
 800cbba:	ea02 0103 	and.w	r1, r2, r3
 800cbbe:	897b      	ldrh	r3, [r7, #10]
 800cbc0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800cbc4:	7a7b      	ldrb	r3, [r7, #9]
 800cbc6:	041b      	lsls	r3, r3, #16
 800cbc8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800cbcc:	431a      	orrs	r2, r3
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	431a      	orrs	r2, r3
 800cbd2:	69bb      	ldr	r3, [r7, #24]
 800cbd4:	431a      	orrs	r2, r3
 800cbd6:	68fb      	ldr	r3, [r7, #12]
 800cbd8:	681b      	ldr	r3, [r3, #0]
 800cbda:	430a      	orrs	r2, r1
 800cbdc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800cbde:	bf00      	nop
 800cbe0:	3714      	adds	r7, #20
 800cbe2:	46bd      	mov	sp, r7
 800cbe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbe8:	4770      	bx	lr
 800cbea:	bf00      	nop
 800cbec:	03ff63ff 	.word	0x03ff63ff

0800cbf0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800cbf0:	b480      	push	{r7}
 800cbf2:	b083      	sub	sp, #12
 800cbf4:	af00      	add	r7, sp, #0
 800cbf6:	6078      	str	r0, [r7, #4]
 800cbf8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800cc00:	b2db      	uxtb	r3, r3
 800cc02:	2b20      	cmp	r3, #32
 800cc04:	d138      	bne.n	800cc78 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800cc0c:	2b01      	cmp	r3, #1
 800cc0e:	d101      	bne.n	800cc14 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800cc10:	2302      	movs	r3, #2
 800cc12:	e032      	b.n	800cc7a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	2201      	movs	r2, #1
 800cc18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	2224      	movs	r2, #36	; 0x24
 800cc20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	681b      	ldr	r3, [r3, #0]
 800cc28:	681a      	ldr	r2, [r3, #0]
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	681b      	ldr	r3, [r3, #0]
 800cc2e:	f022 0201 	bic.w	r2, r2, #1
 800cc32:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	681b      	ldr	r3, [r3, #0]
 800cc38:	681a      	ldr	r2, [r3, #0]
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	681b      	ldr	r3, [r3, #0]
 800cc3e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800cc42:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	681b      	ldr	r3, [r3, #0]
 800cc48:	6819      	ldr	r1, [r3, #0]
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	681b      	ldr	r3, [r3, #0]
 800cc4e:	683a      	ldr	r2, [r7, #0]
 800cc50:	430a      	orrs	r2, r1
 800cc52:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	681b      	ldr	r3, [r3, #0]
 800cc58:	681a      	ldr	r2, [r3, #0]
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	681b      	ldr	r3, [r3, #0]
 800cc5e:	f042 0201 	orr.w	r2, r2, #1
 800cc62:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	2220      	movs	r2, #32
 800cc68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	2200      	movs	r2, #0
 800cc70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800cc74:	2300      	movs	r3, #0
 800cc76:	e000      	b.n	800cc7a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800cc78:	2302      	movs	r3, #2
  }
}
 800cc7a:	4618      	mov	r0, r3
 800cc7c:	370c      	adds	r7, #12
 800cc7e:	46bd      	mov	sp, r7
 800cc80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc84:	4770      	bx	lr

0800cc86 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800cc86:	b480      	push	{r7}
 800cc88:	b085      	sub	sp, #20
 800cc8a:	af00      	add	r7, sp, #0
 800cc8c:	6078      	str	r0, [r7, #4]
 800cc8e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800cc96:	b2db      	uxtb	r3, r3
 800cc98:	2b20      	cmp	r3, #32
 800cc9a:	d139      	bne.n	800cd10 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800cca2:	2b01      	cmp	r3, #1
 800cca4:	d101      	bne.n	800ccaa <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800cca6:	2302      	movs	r3, #2
 800cca8:	e033      	b.n	800cd12 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	2201      	movs	r2, #1
 800ccae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	2224      	movs	r2, #36	; 0x24
 800ccb6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	681b      	ldr	r3, [r3, #0]
 800ccbe:	681a      	ldr	r2, [r3, #0]
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	681b      	ldr	r3, [r3, #0]
 800ccc4:	f022 0201 	bic.w	r2, r2, #1
 800ccc8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	681b      	ldr	r3, [r3, #0]
 800ccce:	681b      	ldr	r3, [r3, #0]
 800ccd0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800ccd2:	68fb      	ldr	r3, [r7, #12]
 800ccd4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800ccd8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800ccda:	683b      	ldr	r3, [r7, #0]
 800ccdc:	021b      	lsls	r3, r3, #8
 800ccde:	68fa      	ldr	r2, [r7, #12]
 800cce0:	4313      	orrs	r3, r2
 800cce2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	681b      	ldr	r3, [r3, #0]
 800cce8:	68fa      	ldr	r2, [r7, #12]
 800ccea:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	681b      	ldr	r3, [r3, #0]
 800ccf0:	681a      	ldr	r2, [r3, #0]
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	681b      	ldr	r3, [r3, #0]
 800ccf6:	f042 0201 	orr.w	r2, r2, #1
 800ccfa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	2220      	movs	r2, #32
 800cd00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	2200      	movs	r2, #0
 800cd08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800cd0c:	2300      	movs	r3, #0
 800cd0e:	e000      	b.n	800cd12 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800cd10:	2302      	movs	r3, #2
  }
}
 800cd12:	4618      	mov	r0, r3
 800cd14:	3714      	adds	r7, #20
 800cd16:	46bd      	mov	sp, r7
 800cd18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd1c:	4770      	bx	lr
	...

0800cd20 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800cd20:	b480      	push	{r7}
 800cd22:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800cd24:	4b05      	ldr	r3, [pc, #20]	; (800cd3c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800cd26:	681b      	ldr	r3, [r3, #0]
 800cd28:	4a04      	ldr	r2, [pc, #16]	; (800cd3c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800cd2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cd2e:	6013      	str	r3, [r2, #0]
}
 800cd30:	bf00      	nop
 800cd32:	46bd      	mov	sp, r7
 800cd34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd38:	4770      	bx	lr
 800cd3a:	bf00      	nop
 800cd3c:	40007000 	.word	0x40007000

0800cd40 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800cd40:	b480      	push	{r7}
 800cd42:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800cd44:	4b04      	ldr	r3, [pc, #16]	; (800cd58 <HAL_PWREx_GetVoltageRange+0x18>)
 800cd46:	681b      	ldr	r3, [r3, #0]
 800cd48:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800cd4c:	4618      	mov	r0, r3
 800cd4e:	46bd      	mov	sp, r7
 800cd50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd54:	4770      	bx	lr
 800cd56:	bf00      	nop
 800cd58:	40007000 	.word	0x40007000

0800cd5c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800cd5c:	b480      	push	{r7}
 800cd5e:	b085      	sub	sp, #20
 800cd60:	af00      	add	r7, sp, #0
 800cd62:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cd6a:	d130      	bne.n	800cdce <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800cd6c:	4b23      	ldr	r3, [pc, #140]	; (800cdfc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800cd6e:	681b      	ldr	r3, [r3, #0]
 800cd70:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800cd74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cd78:	d038      	beq.n	800cdec <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800cd7a:	4b20      	ldr	r3, [pc, #128]	; (800cdfc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800cd82:	4a1e      	ldr	r2, [pc, #120]	; (800cdfc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800cd84:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800cd88:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800cd8a:	4b1d      	ldr	r3, [pc, #116]	; (800ce00 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800cd8c:	681b      	ldr	r3, [r3, #0]
 800cd8e:	2232      	movs	r2, #50	; 0x32
 800cd90:	fb02 f303 	mul.w	r3, r2, r3
 800cd94:	4a1b      	ldr	r2, [pc, #108]	; (800ce04 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800cd96:	fba2 2303 	umull	r2, r3, r2, r3
 800cd9a:	0c9b      	lsrs	r3, r3, #18
 800cd9c:	3301      	adds	r3, #1
 800cd9e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800cda0:	e002      	b.n	800cda8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800cda2:	68fb      	ldr	r3, [r7, #12]
 800cda4:	3b01      	subs	r3, #1
 800cda6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800cda8:	4b14      	ldr	r3, [pc, #80]	; (800cdfc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800cdaa:	695b      	ldr	r3, [r3, #20]
 800cdac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cdb0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cdb4:	d102      	bne.n	800cdbc <HAL_PWREx_ControlVoltageScaling+0x60>
 800cdb6:	68fb      	ldr	r3, [r7, #12]
 800cdb8:	2b00      	cmp	r3, #0
 800cdba:	d1f2      	bne.n	800cda2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800cdbc:	4b0f      	ldr	r3, [pc, #60]	; (800cdfc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800cdbe:	695b      	ldr	r3, [r3, #20]
 800cdc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cdc4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cdc8:	d110      	bne.n	800cdec <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800cdca:	2303      	movs	r3, #3
 800cdcc:	e00f      	b.n	800cdee <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800cdce:	4b0b      	ldr	r3, [pc, #44]	; (800cdfc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800cdd0:	681b      	ldr	r3, [r3, #0]
 800cdd2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800cdd6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cdda:	d007      	beq.n	800cdec <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800cddc:	4b07      	ldr	r3, [pc, #28]	; (800cdfc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800cdde:	681b      	ldr	r3, [r3, #0]
 800cde0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800cde4:	4a05      	ldr	r2, [pc, #20]	; (800cdfc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800cde6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800cdea:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800cdec:	2300      	movs	r3, #0
}
 800cdee:	4618      	mov	r0, r3
 800cdf0:	3714      	adds	r7, #20
 800cdf2:	46bd      	mov	sp, r7
 800cdf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdf8:	4770      	bx	lr
 800cdfa:	bf00      	nop
 800cdfc:	40007000 	.word	0x40007000
 800ce00:	20000000 	.word	0x20000000
 800ce04:	431bde83 	.word	0x431bde83

0800ce08 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800ce08:	b580      	push	{r7, lr}
 800ce0a:	b088      	sub	sp, #32
 800ce0c:	af00      	add	r7, sp, #0
 800ce0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	d101      	bne.n	800ce1a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800ce16:	2301      	movs	r3, #1
 800ce18:	e3d4      	b.n	800d5c4 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ce1a:	4ba1      	ldr	r3, [pc, #644]	; (800d0a0 <HAL_RCC_OscConfig+0x298>)
 800ce1c:	689b      	ldr	r3, [r3, #8]
 800ce1e:	f003 030c 	and.w	r3, r3, #12
 800ce22:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800ce24:	4b9e      	ldr	r3, [pc, #632]	; (800d0a0 <HAL_RCC_OscConfig+0x298>)
 800ce26:	68db      	ldr	r3, [r3, #12]
 800ce28:	f003 0303 	and.w	r3, r3, #3
 800ce2c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	681b      	ldr	r3, [r3, #0]
 800ce32:	f003 0310 	and.w	r3, r3, #16
 800ce36:	2b00      	cmp	r3, #0
 800ce38:	f000 80e4 	beq.w	800d004 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800ce3c:	69bb      	ldr	r3, [r7, #24]
 800ce3e:	2b00      	cmp	r3, #0
 800ce40:	d007      	beq.n	800ce52 <HAL_RCC_OscConfig+0x4a>
 800ce42:	69bb      	ldr	r3, [r7, #24]
 800ce44:	2b0c      	cmp	r3, #12
 800ce46:	f040 808b 	bne.w	800cf60 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800ce4a:	697b      	ldr	r3, [r7, #20]
 800ce4c:	2b01      	cmp	r3, #1
 800ce4e:	f040 8087 	bne.w	800cf60 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800ce52:	4b93      	ldr	r3, [pc, #588]	; (800d0a0 <HAL_RCC_OscConfig+0x298>)
 800ce54:	681b      	ldr	r3, [r3, #0]
 800ce56:	f003 0302 	and.w	r3, r3, #2
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	d005      	beq.n	800ce6a <HAL_RCC_OscConfig+0x62>
 800ce5e:	687b      	ldr	r3, [r7, #4]
 800ce60:	699b      	ldr	r3, [r3, #24]
 800ce62:	2b00      	cmp	r3, #0
 800ce64:	d101      	bne.n	800ce6a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800ce66:	2301      	movs	r3, #1
 800ce68:	e3ac      	b.n	800d5c4 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	6a1a      	ldr	r2, [r3, #32]
 800ce6e:	4b8c      	ldr	r3, [pc, #560]	; (800d0a0 <HAL_RCC_OscConfig+0x298>)
 800ce70:	681b      	ldr	r3, [r3, #0]
 800ce72:	f003 0308 	and.w	r3, r3, #8
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	d004      	beq.n	800ce84 <HAL_RCC_OscConfig+0x7c>
 800ce7a:	4b89      	ldr	r3, [pc, #548]	; (800d0a0 <HAL_RCC_OscConfig+0x298>)
 800ce7c:	681b      	ldr	r3, [r3, #0]
 800ce7e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ce82:	e005      	b.n	800ce90 <HAL_RCC_OscConfig+0x88>
 800ce84:	4b86      	ldr	r3, [pc, #536]	; (800d0a0 <HAL_RCC_OscConfig+0x298>)
 800ce86:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ce8a:	091b      	lsrs	r3, r3, #4
 800ce8c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ce90:	4293      	cmp	r3, r2
 800ce92:	d223      	bcs.n	800cedc <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	6a1b      	ldr	r3, [r3, #32]
 800ce98:	4618      	mov	r0, r3
 800ce9a:	f000 fd73 	bl	800d984 <RCC_SetFlashLatencyFromMSIRange>
 800ce9e:	4603      	mov	r3, r0
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	d001      	beq.n	800cea8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800cea4:	2301      	movs	r3, #1
 800cea6:	e38d      	b.n	800d5c4 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800cea8:	4b7d      	ldr	r3, [pc, #500]	; (800d0a0 <HAL_RCC_OscConfig+0x298>)
 800ceaa:	681b      	ldr	r3, [r3, #0]
 800ceac:	4a7c      	ldr	r2, [pc, #496]	; (800d0a0 <HAL_RCC_OscConfig+0x298>)
 800ceae:	f043 0308 	orr.w	r3, r3, #8
 800ceb2:	6013      	str	r3, [r2, #0]
 800ceb4:	4b7a      	ldr	r3, [pc, #488]	; (800d0a0 <HAL_RCC_OscConfig+0x298>)
 800ceb6:	681b      	ldr	r3, [r3, #0]
 800ceb8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	6a1b      	ldr	r3, [r3, #32]
 800cec0:	4977      	ldr	r1, [pc, #476]	; (800d0a0 <HAL_RCC_OscConfig+0x298>)
 800cec2:	4313      	orrs	r3, r2
 800cec4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800cec6:	4b76      	ldr	r3, [pc, #472]	; (800d0a0 <HAL_RCC_OscConfig+0x298>)
 800cec8:	685b      	ldr	r3, [r3, #4]
 800ceca:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	69db      	ldr	r3, [r3, #28]
 800ced2:	021b      	lsls	r3, r3, #8
 800ced4:	4972      	ldr	r1, [pc, #456]	; (800d0a0 <HAL_RCC_OscConfig+0x298>)
 800ced6:	4313      	orrs	r3, r2
 800ced8:	604b      	str	r3, [r1, #4]
 800ceda:	e025      	b.n	800cf28 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800cedc:	4b70      	ldr	r3, [pc, #448]	; (800d0a0 <HAL_RCC_OscConfig+0x298>)
 800cede:	681b      	ldr	r3, [r3, #0]
 800cee0:	4a6f      	ldr	r2, [pc, #444]	; (800d0a0 <HAL_RCC_OscConfig+0x298>)
 800cee2:	f043 0308 	orr.w	r3, r3, #8
 800cee6:	6013      	str	r3, [r2, #0]
 800cee8:	4b6d      	ldr	r3, [pc, #436]	; (800d0a0 <HAL_RCC_OscConfig+0x298>)
 800ceea:	681b      	ldr	r3, [r3, #0]
 800ceec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	6a1b      	ldr	r3, [r3, #32]
 800cef4:	496a      	ldr	r1, [pc, #424]	; (800d0a0 <HAL_RCC_OscConfig+0x298>)
 800cef6:	4313      	orrs	r3, r2
 800cef8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800cefa:	4b69      	ldr	r3, [pc, #420]	; (800d0a0 <HAL_RCC_OscConfig+0x298>)
 800cefc:	685b      	ldr	r3, [r3, #4]
 800cefe:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800cf02:	687b      	ldr	r3, [r7, #4]
 800cf04:	69db      	ldr	r3, [r3, #28]
 800cf06:	021b      	lsls	r3, r3, #8
 800cf08:	4965      	ldr	r1, [pc, #404]	; (800d0a0 <HAL_RCC_OscConfig+0x298>)
 800cf0a:	4313      	orrs	r3, r2
 800cf0c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800cf0e:	69bb      	ldr	r3, [r7, #24]
 800cf10:	2b00      	cmp	r3, #0
 800cf12:	d109      	bne.n	800cf28 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	6a1b      	ldr	r3, [r3, #32]
 800cf18:	4618      	mov	r0, r3
 800cf1a:	f000 fd33 	bl	800d984 <RCC_SetFlashLatencyFromMSIRange>
 800cf1e:	4603      	mov	r3, r0
 800cf20:	2b00      	cmp	r3, #0
 800cf22:	d001      	beq.n	800cf28 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800cf24:	2301      	movs	r3, #1
 800cf26:	e34d      	b.n	800d5c4 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800cf28:	f000 fc36 	bl	800d798 <HAL_RCC_GetSysClockFreq>
 800cf2c:	4602      	mov	r2, r0
 800cf2e:	4b5c      	ldr	r3, [pc, #368]	; (800d0a0 <HAL_RCC_OscConfig+0x298>)
 800cf30:	689b      	ldr	r3, [r3, #8]
 800cf32:	091b      	lsrs	r3, r3, #4
 800cf34:	f003 030f 	and.w	r3, r3, #15
 800cf38:	495a      	ldr	r1, [pc, #360]	; (800d0a4 <HAL_RCC_OscConfig+0x29c>)
 800cf3a:	5ccb      	ldrb	r3, [r1, r3]
 800cf3c:	f003 031f 	and.w	r3, r3, #31
 800cf40:	fa22 f303 	lsr.w	r3, r2, r3
 800cf44:	4a58      	ldr	r2, [pc, #352]	; (800d0a8 <HAL_RCC_OscConfig+0x2a0>)
 800cf46:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800cf48:	4b58      	ldr	r3, [pc, #352]	; (800d0ac <HAL_RCC_OscConfig+0x2a4>)
 800cf4a:	681b      	ldr	r3, [r3, #0]
 800cf4c:	4618      	mov	r0, r3
 800cf4e:	f7f5 f999 	bl	8002284 <HAL_InitTick>
 800cf52:	4603      	mov	r3, r0
 800cf54:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800cf56:	7bfb      	ldrb	r3, [r7, #15]
 800cf58:	2b00      	cmp	r3, #0
 800cf5a:	d052      	beq.n	800d002 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800cf5c:	7bfb      	ldrb	r3, [r7, #15]
 800cf5e:	e331      	b.n	800d5c4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	699b      	ldr	r3, [r3, #24]
 800cf64:	2b00      	cmp	r3, #0
 800cf66:	d032      	beq.n	800cfce <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800cf68:	4b4d      	ldr	r3, [pc, #308]	; (800d0a0 <HAL_RCC_OscConfig+0x298>)
 800cf6a:	681b      	ldr	r3, [r3, #0]
 800cf6c:	4a4c      	ldr	r2, [pc, #304]	; (800d0a0 <HAL_RCC_OscConfig+0x298>)
 800cf6e:	f043 0301 	orr.w	r3, r3, #1
 800cf72:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800cf74:	f7fe faca 	bl	800b50c <HAL_GetTick>
 800cf78:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800cf7a:	e008      	b.n	800cf8e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800cf7c:	f7fe fac6 	bl	800b50c <HAL_GetTick>
 800cf80:	4602      	mov	r2, r0
 800cf82:	693b      	ldr	r3, [r7, #16]
 800cf84:	1ad3      	subs	r3, r2, r3
 800cf86:	2b02      	cmp	r3, #2
 800cf88:	d901      	bls.n	800cf8e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800cf8a:	2303      	movs	r3, #3
 800cf8c:	e31a      	b.n	800d5c4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800cf8e:	4b44      	ldr	r3, [pc, #272]	; (800d0a0 <HAL_RCC_OscConfig+0x298>)
 800cf90:	681b      	ldr	r3, [r3, #0]
 800cf92:	f003 0302 	and.w	r3, r3, #2
 800cf96:	2b00      	cmp	r3, #0
 800cf98:	d0f0      	beq.n	800cf7c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800cf9a:	4b41      	ldr	r3, [pc, #260]	; (800d0a0 <HAL_RCC_OscConfig+0x298>)
 800cf9c:	681b      	ldr	r3, [r3, #0]
 800cf9e:	4a40      	ldr	r2, [pc, #256]	; (800d0a0 <HAL_RCC_OscConfig+0x298>)
 800cfa0:	f043 0308 	orr.w	r3, r3, #8
 800cfa4:	6013      	str	r3, [r2, #0]
 800cfa6:	4b3e      	ldr	r3, [pc, #248]	; (800d0a0 <HAL_RCC_OscConfig+0x298>)
 800cfa8:	681b      	ldr	r3, [r3, #0]
 800cfaa:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	6a1b      	ldr	r3, [r3, #32]
 800cfb2:	493b      	ldr	r1, [pc, #236]	; (800d0a0 <HAL_RCC_OscConfig+0x298>)
 800cfb4:	4313      	orrs	r3, r2
 800cfb6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800cfb8:	4b39      	ldr	r3, [pc, #228]	; (800d0a0 <HAL_RCC_OscConfig+0x298>)
 800cfba:	685b      	ldr	r3, [r3, #4]
 800cfbc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	69db      	ldr	r3, [r3, #28]
 800cfc4:	021b      	lsls	r3, r3, #8
 800cfc6:	4936      	ldr	r1, [pc, #216]	; (800d0a0 <HAL_RCC_OscConfig+0x298>)
 800cfc8:	4313      	orrs	r3, r2
 800cfca:	604b      	str	r3, [r1, #4]
 800cfcc:	e01a      	b.n	800d004 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800cfce:	4b34      	ldr	r3, [pc, #208]	; (800d0a0 <HAL_RCC_OscConfig+0x298>)
 800cfd0:	681b      	ldr	r3, [r3, #0]
 800cfd2:	4a33      	ldr	r2, [pc, #204]	; (800d0a0 <HAL_RCC_OscConfig+0x298>)
 800cfd4:	f023 0301 	bic.w	r3, r3, #1
 800cfd8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800cfda:	f7fe fa97 	bl	800b50c <HAL_GetTick>
 800cfde:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800cfe0:	e008      	b.n	800cff4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800cfe2:	f7fe fa93 	bl	800b50c <HAL_GetTick>
 800cfe6:	4602      	mov	r2, r0
 800cfe8:	693b      	ldr	r3, [r7, #16]
 800cfea:	1ad3      	subs	r3, r2, r3
 800cfec:	2b02      	cmp	r3, #2
 800cfee:	d901      	bls.n	800cff4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800cff0:	2303      	movs	r3, #3
 800cff2:	e2e7      	b.n	800d5c4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800cff4:	4b2a      	ldr	r3, [pc, #168]	; (800d0a0 <HAL_RCC_OscConfig+0x298>)
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	f003 0302 	and.w	r3, r3, #2
 800cffc:	2b00      	cmp	r3, #0
 800cffe:	d1f0      	bne.n	800cfe2 <HAL_RCC_OscConfig+0x1da>
 800d000:	e000      	b.n	800d004 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800d002:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	681b      	ldr	r3, [r3, #0]
 800d008:	f003 0301 	and.w	r3, r3, #1
 800d00c:	2b00      	cmp	r3, #0
 800d00e:	d074      	beq.n	800d0fa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800d010:	69bb      	ldr	r3, [r7, #24]
 800d012:	2b08      	cmp	r3, #8
 800d014:	d005      	beq.n	800d022 <HAL_RCC_OscConfig+0x21a>
 800d016:	69bb      	ldr	r3, [r7, #24]
 800d018:	2b0c      	cmp	r3, #12
 800d01a:	d10e      	bne.n	800d03a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800d01c:	697b      	ldr	r3, [r7, #20]
 800d01e:	2b03      	cmp	r3, #3
 800d020:	d10b      	bne.n	800d03a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d022:	4b1f      	ldr	r3, [pc, #124]	; (800d0a0 <HAL_RCC_OscConfig+0x298>)
 800d024:	681b      	ldr	r3, [r3, #0]
 800d026:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d02a:	2b00      	cmp	r3, #0
 800d02c:	d064      	beq.n	800d0f8 <HAL_RCC_OscConfig+0x2f0>
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	685b      	ldr	r3, [r3, #4]
 800d032:	2b00      	cmp	r3, #0
 800d034:	d160      	bne.n	800d0f8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800d036:	2301      	movs	r3, #1
 800d038:	e2c4      	b.n	800d5c4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d03a:	687b      	ldr	r3, [r7, #4]
 800d03c:	685b      	ldr	r3, [r3, #4]
 800d03e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d042:	d106      	bne.n	800d052 <HAL_RCC_OscConfig+0x24a>
 800d044:	4b16      	ldr	r3, [pc, #88]	; (800d0a0 <HAL_RCC_OscConfig+0x298>)
 800d046:	681b      	ldr	r3, [r3, #0]
 800d048:	4a15      	ldr	r2, [pc, #84]	; (800d0a0 <HAL_RCC_OscConfig+0x298>)
 800d04a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d04e:	6013      	str	r3, [r2, #0]
 800d050:	e01d      	b.n	800d08e <HAL_RCC_OscConfig+0x286>
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	685b      	ldr	r3, [r3, #4]
 800d056:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800d05a:	d10c      	bne.n	800d076 <HAL_RCC_OscConfig+0x26e>
 800d05c:	4b10      	ldr	r3, [pc, #64]	; (800d0a0 <HAL_RCC_OscConfig+0x298>)
 800d05e:	681b      	ldr	r3, [r3, #0]
 800d060:	4a0f      	ldr	r2, [pc, #60]	; (800d0a0 <HAL_RCC_OscConfig+0x298>)
 800d062:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800d066:	6013      	str	r3, [r2, #0]
 800d068:	4b0d      	ldr	r3, [pc, #52]	; (800d0a0 <HAL_RCC_OscConfig+0x298>)
 800d06a:	681b      	ldr	r3, [r3, #0]
 800d06c:	4a0c      	ldr	r2, [pc, #48]	; (800d0a0 <HAL_RCC_OscConfig+0x298>)
 800d06e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d072:	6013      	str	r3, [r2, #0]
 800d074:	e00b      	b.n	800d08e <HAL_RCC_OscConfig+0x286>
 800d076:	4b0a      	ldr	r3, [pc, #40]	; (800d0a0 <HAL_RCC_OscConfig+0x298>)
 800d078:	681b      	ldr	r3, [r3, #0]
 800d07a:	4a09      	ldr	r2, [pc, #36]	; (800d0a0 <HAL_RCC_OscConfig+0x298>)
 800d07c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d080:	6013      	str	r3, [r2, #0]
 800d082:	4b07      	ldr	r3, [pc, #28]	; (800d0a0 <HAL_RCC_OscConfig+0x298>)
 800d084:	681b      	ldr	r3, [r3, #0]
 800d086:	4a06      	ldr	r2, [pc, #24]	; (800d0a0 <HAL_RCC_OscConfig+0x298>)
 800d088:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800d08c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	685b      	ldr	r3, [r3, #4]
 800d092:	2b00      	cmp	r3, #0
 800d094:	d01c      	beq.n	800d0d0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d096:	f7fe fa39 	bl	800b50c <HAL_GetTick>
 800d09a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d09c:	e011      	b.n	800d0c2 <HAL_RCC_OscConfig+0x2ba>
 800d09e:	bf00      	nop
 800d0a0:	40021000 	.word	0x40021000
 800d0a4:	08016470 	.word	0x08016470
 800d0a8:	20000000 	.word	0x20000000
 800d0ac:	20000504 	.word	0x20000504
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d0b0:	f7fe fa2c 	bl	800b50c <HAL_GetTick>
 800d0b4:	4602      	mov	r2, r0
 800d0b6:	693b      	ldr	r3, [r7, #16]
 800d0b8:	1ad3      	subs	r3, r2, r3
 800d0ba:	2b64      	cmp	r3, #100	; 0x64
 800d0bc:	d901      	bls.n	800d0c2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800d0be:	2303      	movs	r3, #3
 800d0c0:	e280      	b.n	800d5c4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d0c2:	4baf      	ldr	r3, [pc, #700]	; (800d380 <HAL_RCC_OscConfig+0x578>)
 800d0c4:	681b      	ldr	r3, [r3, #0]
 800d0c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d0ca:	2b00      	cmp	r3, #0
 800d0cc:	d0f0      	beq.n	800d0b0 <HAL_RCC_OscConfig+0x2a8>
 800d0ce:	e014      	b.n	800d0fa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d0d0:	f7fe fa1c 	bl	800b50c <HAL_GetTick>
 800d0d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800d0d6:	e008      	b.n	800d0ea <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d0d8:	f7fe fa18 	bl	800b50c <HAL_GetTick>
 800d0dc:	4602      	mov	r2, r0
 800d0de:	693b      	ldr	r3, [r7, #16]
 800d0e0:	1ad3      	subs	r3, r2, r3
 800d0e2:	2b64      	cmp	r3, #100	; 0x64
 800d0e4:	d901      	bls.n	800d0ea <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800d0e6:	2303      	movs	r3, #3
 800d0e8:	e26c      	b.n	800d5c4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800d0ea:	4ba5      	ldr	r3, [pc, #660]	; (800d380 <HAL_RCC_OscConfig+0x578>)
 800d0ec:	681b      	ldr	r3, [r3, #0]
 800d0ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d0f2:	2b00      	cmp	r3, #0
 800d0f4:	d1f0      	bne.n	800d0d8 <HAL_RCC_OscConfig+0x2d0>
 800d0f6:	e000      	b.n	800d0fa <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d0f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	f003 0302 	and.w	r3, r3, #2
 800d102:	2b00      	cmp	r3, #0
 800d104:	d060      	beq.n	800d1c8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800d106:	69bb      	ldr	r3, [r7, #24]
 800d108:	2b04      	cmp	r3, #4
 800d10a:	d005      	beq.n	800d118 <HAL_RCC_OscConfig+0x310>
 800d10c:	69bb      	ldr	r3, [r7, #24]
 800d10e:	2b0c      	cmp	r3, #12
 800d110:	d119      	bne.n	800d146 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800d112:	697b      	ldr	r3, [r7, #20]
 800d114:	2b02      	cmp	r3, #2
 800d116:	d116      	bne.n	800d146 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d118:	4b99      	ldr	r3, [pc, #612]	; (800d380 <HAL_RCC_OscConfig+0x578>)
 800d11a:	681b      	ldr	r3, [r3, #0]
 800d11c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d120:	2b00      	cmp	r3, #0
 800d122:	d005      	beq.n	800d130 <HAL_RCC_OscConfig+0x328>
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	68db      	ldr	r3, [r3, #12]
 800d128:	2b00      	cmp	r3, #0
 800d12a:	d101      	bne.n	800d130 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800d12c:	2301      	movs	r3, #1
 800d12e:	e249      	b.n	800d5c4 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d130:	4b93      	ldr	r3, [pc, #588]	; (800d380 <HAL_RCC_OscConfig+0x578>)
 800d132:	685b      	ldr	r3, [r3, #4]
 800d134:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	691b      	ldr	r3, [r3, #16]
 800d13c:	061b      	lsls	r3, r3, #24
 800d13e:	4990      	ldr	r1, [pc, #576]	; (800d380 <HAL_RCC_OscConfig+0x578>)
 800d140:	4313      	orrs	r3, r2
 800d142:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d144:	e040      	b.n	800d1c8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	68db      	ldr	r3, [r3, #12]
 800d14a:	2b00      	cmp	r3, #0
 800d14c:	d023      	beq.n	800d196 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800d14e:	4b8c      	ldr	r3, [pc, #560]	; (800d380 <HAL_RCC_OscConfig+0x578>)
 800d150:	681b      	ldr	r3, [r3, #0]
 800d152:	4a8b      	ldr	r2, [pc, #556]	; (800d380 <HAL_RCC_OscConfig+0x578>)
 800d154:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d158:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d15a:	f7fe f9d7 	bl	800b50c <HAL_GetTick>
 800d15e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d160:	e008      	b.n	800d174 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d162:	f7fe f9d3 	bl	800b50c <HAL_GetTick>
 800d166:	4602      	mov	r2, r0
 800d168:	693b      	ldr	r3, [r7, #16]
 800d16a:	1ad3      	subs	r3, r2, r3
 800d16c:	2b02      	cmp	r3, #2
 800d16e:	d901      	bls.n	800d174 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800d170:	2303      	movs	r3, #3
 800d172:	e227      	b.n	800d5c4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d174:	4b82      	ldr	r3, [pc, #520]	; (800d380 <HAL_RCC_OscConfig+0x578>)
 800d176:	681b      	ldr	r3, [r3, #0]
 800d178:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	d0f0      	beq.n	800d162 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d180:	4b7f      	ldr	r3, [pc, #508]	; (800d380 <HAL_RCC_OscConfig+0x578>)
 800d182:	685b      	ldr	r3, [r3, #4]
 800d184:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	691b      	ldr	r3, [r3, #16]
 800d18c:	061b      	lsls	r3, r3, #24
 800d18e:	497c      	ldr	r1, [pc, #496]	; (800d380 <HAL_RCC_OscConfig+0x578>)
 800d190:	4313      	orrs	r3, r2
 800d192:	604b      	str	r3, [r1, #4]
 800d194:	e018      	b.n	800d1c8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800d196:	4b7a      	ldr	r3, [pc, #488]	; (800d380 <HAL_RCC_OscConfig+0x578>)
 800d198:	681b      	ldr	r3, [r3, #0]
 800d19a:	4a79      	ldr	r2, [pc, #484]	; (800d380 <HAL_RCC_OscConfig+0x578>)
 800d19c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d1a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d1a2:	f7fe f9b3 	bl	800b50c <HAL_GetTick>
 800d1a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800d1a8:	e008      	b.n	800d1bc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d1aa:	f7fe f9af 	bl	800b50c <HAL_GetTick>
 800d1ae:	4602      	mov	r2, r0
 800d1b0:	693b      	ldr	r3, [r7, #16]
 800d1b2:	1ad3      	subs	r3, r2, r3
 800d1b4:	2b02      	cmp	r3, #2
 800d1b6:	d901      	bls.n	800d1bc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800d1b8:	2303      	movs	r3, #3
 800d1ba:	e203      	b.n	800d5c4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800d1bc:	4b70      	ldr	r3, [pc, #448]	; (800d380 <HAL_RCC_OscConfig+0x578>)
 800d1be:	681b      	ldr	r3, [r3, #0]
 800d1c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d1c4:	2b00      	cmp	r3, #0
 800d1c6:	d1f0      	bne.n	800d1aa <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	681b      	ldr	r3, [r3, #0]
 800d1cc:	f003 0308 	and.w	r3, r3, #8
 800d1d0:	2b00      	cmp	r3, #0
 800d1d2:	d03c      	beq.n	800d24e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	695b      	ldr	r3, [r3, #20]
 800d1d8:	2b00      	cmp	r3, #0
 800d1da:	d01c      	beq.n	800d216 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800d1dc:	4b68      	ldr	r3, [pc, #416]	; (800d380 <HAL_RCC_OscConfig+0x578>)
 800d1de:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800d1e2:	4a67      	ldr	r2, [pc, #412]	; (800d380 <HAL_RCC_OscConfig+0x578>)
 800d1e4:	f043 0301 	orr.w	r3, r3, #1
 800d1e8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d1ec:	f7fe f98e 	bl	800b50c <HAL_GetTick>
 800d1f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800d1f2:	e008      	b.n	800d206 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d1f4:	f7fe f98a 	bl	800b50c <HAL_GetTick>
 800d1f8:	4602      	mov	r2, r0
 800d1fa:	693b      	ldr	r3, [r7, #16]
 800d1fc:	1ad3      	subs	r3, r2, r3
 800d1fe:	2b02      	cmp	r3, #2
 800d200:	d901      	bls.n	800d206 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800d202:	2303      	movs	r3, #3
 800d204:	e1de      	b.n	800d5c4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800d206:	4b5e      	ldr	r3, [pc, #376]	; (800d380 <HAL_RCC_OscConfig+0x578>)
 800d208:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800d20c:	f003 0302 	and.w	r3, r3, #2
 800d210:	2b00      	cmp	r3, #0
 800d212:	d0ef      	beq.n	800d1f4 <HAL_RCC_OscConfig+0x3ec>
 800d214:	e01b      	b.n	800d24e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800d216:	4b5a      	ldr	r3, [pc, #360]	; (800d380 <HAL_RCC_OscConfig+0x578>)
 800d218:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800d21c:	4a58      	ldr	r2, [pc, #352]	; (800d380 <HAL_RCC_OscConfig+0x578>)
 800d21e:	f023 0301 	bic.w	r3, r3, #1
 800d222:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d226:	f7fe f971 	bl	800b50c <HAL_GetTick>
 800d22a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800d22c:	e008      	b.n	800d240 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d22e:	f7fe f96d 	bl	800b50c <HAL_GetTick>
 800d232:	4602      	mov	r2, r0
 800d234:	693b      	ldr	r3, [r7, #16]
 800d236:	1ad3      	subs	r3, r2, r3
 800d238:	2b02      	cmp	r3, #2
 800d23a:	d901      	bls.n	800d240 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800d23c:	2303      	movs	r3, #3
 800d23e:	e1c1      	b.n	800d5c4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800d240:	4b4f      	ldr	r3, [pc, #316]	; (800d380 <HAL_RCC_OscConfig+0x578>)
 800d242:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800d246:	f003 0302 	and.w	r3, r3, #2
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d1ef      	bne.n	800d22e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	681b      	ldr	r3, [r3, #0]
 800d252:	f003 0304 	and.w	r3, r3, #4
 800d256:	2b00      	cmp	r3, #0
 800d258:	f000 80a6 	beq.w	800d3a8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800d25c:	2300      	movs	r3, #0
 800d25e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800d260:	4b47      	ldr	r3, [pc, #284]	; (800d380 <HAL_RCC_OscConfig+0x578>)
 800d262:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d264:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d268:	2b00      	cmp	r3, #0
 800d26a:	d10d      	bne.n	800d288 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d26c:	4b44      	ldr	r3, [pc, #272]	; (800d380 <HAL_RCC_OscConfig+0x578>)
 800d26e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d270:	4a43      	ldr	r2, [pc, #268]	; (800d380 <HAL_RCC_OscConfig+0x578>)
 800d272:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d276:	6593      	str	r3, [r2, #88]	; 0x58
 800d278:	4b41      	ldr	r3, [pc, #260]	; (800d380 <HAL_RCC_OscConfig+0x578>)
 800d27a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d27c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d280:	60bb      	str	r3, [r7, #8]
 800d282:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800d284:	2301      	movs	r3, #1
 800d286:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d288:	4b3e      	ldr	r3, [pc, #248]	; (800d384 <HAL_RCC_OscConfig+0x57c>)
 800d28a:	681b      	ldr	r3, [r3, #0]
 800d28c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d290:	2b00      	cmp	r3, #0
 800d292:	d118      	bne.n	800d2c6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800d294:	4b3b      	ldr	r3, [pc, #236]	; (800d384 <HAL_RCC_OscConfig+0x57c>)
 800d296:	681b      	ldr	r3, [r3, #0]
 800d298:	4a3a      	ldr	r2, [pc, #232]	; (800d384 <HAL_RCC_OscConfig+0x57c>)
 800d29a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d29e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800d2a0:	f7fe f934 	bl	800b50c <HAL_GetTick>
 800d2a4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d2a6:	e008      	b.n	800d2ba <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d2a8:	f7fe f930 	bl	800b50c <HAL_GetTick>
 800d2ac:	4602      	mov	r2, r0
 800d2ae:	693b      	ldr	r3, [r7, #16]
 800d2b0:	1ad3      	subs	r3, r2, r3
 800d2b2:	2b02      	cmp	r3, #2
 800d2b4:	d901      	bls.n	800d2ba <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800d2b6:	2303      	movs	r3, #3
 800d2b8:	e184      	b.n	800d5c4 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d2ba:	4b32      	ldr	r3, [pc, #200]	; (800d384 <HAL_RCC_OscConfig+0x57c>)
 800d2bc:	681b      	ldr	r3, [r3, #0]
 800d2be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d2c2:	2b00      	cmp	r3, #0
 800d2c4:	d0f0      	beq.n	800d2a8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	689b      	ldr	r3, [r3, #8]
 800d2ca:	2b01      	cmp	r3, #1
 800d2cc:	d108      	bne.n	800d2e0 <HAL_RCC_OscConfig+0x4d8>
 800d2ce:	4b2c      	ldr	r3, [pc, #176]	; (800d380 <HAL_RCC_OscConfig+0x578>)
 800d2d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d2d4:	4a2a      	ldr	r2, [pc, #168]	; (800d380 <HAL_RCC_OscConfig+0x578>)
 800d2d6:	f043 0301 	orr.w	r3, r3, #1
 800d2da:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800d2de:	e024      	b.n	800d32a <HAL_RCC_OscConfig+0x522>
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	689b      	ldr	r3, [r3, #8]
 800d2e4:	2b05      	cmp	r3, #5
 800d2e6:	d110      	bne.n	800d30a <HAL_RCC_OscConfig+0x502>
 800d2e8:	4b25      	ldr	r3, [pc, #148]	; (800d380 <HAL_RCC_OscConfig+0x578>)
 800d2ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d2ee:	4a24      	ldr	r2, [pc, #144]	; (800d380 <HAL_RCC_OscConfig+0x578>)
 800d2f0:	f043 0304 	orr.w	r3, r3, #4
 800d2f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800d2f8:	4b21      	ldr	r3, [pc, #132]	; (800d380 <HAL_RCC_OscConfig+0x578>)
 800d2fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d2fe:	4a20      	ldr	r2, [pc, #128]	; (800d380 <HAL_RCC_OscConfig+0x578>)
 800d300:	f043 0301 	orr.w	r3, r3, #1
 800d304:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800d308:	e00f      	b.n	800d32a <HAL_RCC_OscConfig+0x522>
 800d30a:	4b1d      	ldr	r3, [pc, #116]	; (800d380 <HAL_RCC_OscConfig+0x578>)
 800d30c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d310:	4a1b      	ldr	r2, [pc, #108]	; (800d380 <HAL_RCC_OscConfig+0x578>)
 800d312:	f023 0301 	bic.w	r3, r3, #1
 800d316:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800d31a:	4b19      	ldr	r3, [pc, #100]	; (800d380 <HAL_RCC_OscConfig+0x578>)
 800d31c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d320:	4a17      	ldr	r2, [pc, #92]	; (800d380 <HAL_RCC_OscConfig+0x578>)
 800d322:	f023 0304 	bic.w	r3, r3, #4
 800d326:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	689b      	ldr	r3, [r3, #8]
 800d32e:	2b00      	cmp	r3, #0
 800d330:	d016      	beq.n	800d360 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d332:	f7fe f8eb 	bl	800b50c <HAL_GetTick>
 800d336:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d338:	e00a      	b.n	800d350 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d33a:	f7fe f8e7 	bl	800b50c <HAL_GetTick>
 800d33e:	4602      	mov	r2, r0
 800d340:	693b      	ldr	r3, [r7, #16]
 800d342:	1ad3      	subs	r3, r2, r3
 800d344:	f241 3288 	movw	r2, #5000	; 0x1388
 800d348:	4293      	cmp	r3, r2
 800d34a:	d901      	bls.n	800d350 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 800d34c:	2303      	movs	r3, #3
 800d34e:	e139      	b.n	800d5c4 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d350:	4b0b      	ldr	r3, [pc, #44]	; (800d380 <HAL_RCC_OscConfig+0x578>)
 800d352:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d356:	f003 0302 	and.w	r3, r3, #2
 800d35a:	2b00      	cmp	r3, #0
 800d35c:	d0ed      	beq.n	800d33a <HAL_RCC_OscConfig+0x532>
 800d35e:	e01a      	b.n	800d396 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d360:	f7fe f8d4 	bl	800b50c <HAL_GetTick>
 800d364:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800d366:	e00f      	b.n	800d388 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d368:	f7fe f8d0 	bl	800b50c <HAL_GetTick>
 800d36c:	4602      	mov	r2, r0
 800d36e:	693b      	ldr	r3, [r7, #16]
 800d370:	1ad3      	subs	r3, r2, r3
 800d372:	f241 3288 	movw	r2, #5000	; 0x1388
 800d376:	4293      	cmp	r3, r2
 800d378:	d906      	bls.n	800d388 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800d37a:	2303      	movs	r3, #3
 800d37c:	e122      	b.n	800d5c4 <HAL_RCC_OscConfig+0x7bc>
 800d37e:	bf00      	nop
 800d380:	40021000 	.word	0x40021000
 800d384:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800d388:	4b90      	ldr	r3, [pc, #576]	; (800d5cc <HAL_RCC_OscConfig+0x7c4>)
 800d38a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d38e:	f003 0302 	and.w	r3, r3, #2
 800d392:	2b00      	cmp	r3, #0
 800d394:	d1e8      	bne.n	800d368 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800d396:	7ffb      	ldrb	r3, [r7, #31]
 800d398:	2b01      	cmp	r3, #1
 800d39a:	d105      	bne.n	800d3a8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800d39c:	4b8b      	ldr	r3, [pc, #556]	; (800d5cc <HAL_RCC_OscConfig+0x7c4>)
 800d39e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d3a0:	4a8a      	ldr	r2, [pc, #552]	; (800d5cc <HAL_RCC_OscConfig+0x7c4>)
 800d3a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d3a6:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d3ac:	2b00      	cmp	r3, #0
 800d3ae:	f000 8108 	beq.w	800d5c2 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d3b6:	2b02      	cmp	r3, #2
 800d3b8:	f040 80d0 	bne.w	800d55c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800d3bc:	4b83      	ldr	r3, [pc, #524]	; (800d5cc <HAL_RCC_OscConfig+0x7c4>)
 800d3be:	68db      	ldr	r3, [r3, #12]
 800d3c0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800d3c2:	697b      	ldr	r3, [r7, #20]
 800d3c4:	f003 0203 	and.w	r2, r3, #3
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d3cc:	429a      	cmp	r2, r3
 800d3ce:	d130      	bne.n	800d432 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800d3d0:	697b      	ldr	r3, [r7, #20]
 800d3d2:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d3da:	3b01      	subs	r3, #1
 800d3dc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800d3de:	429a      	cmp	r2, r3
 800d3e0:	d127      	bne.n	800d432 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800d3e2:	697b      	ldr	r3, [r7, #20]
 800d3e4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d3ec:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800d3ee:	429a      	cmp	r2, r3
 800d3f0:	d11f      	bne.n	800d432 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800d3f2:	697b      	ldr	r3, [r7, #20]
 800d3f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d3f8:	687a      	ldr	r2, [r7, #4]
 800d3fa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800d3fc:	2a07      	cmp	r2, #7
 800d3fe:	bf14      	ite	ne
 800d400:	2201      	movne	r2, #1
 800d402:	2200      	moveq	r2, #0
 800d404:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800d406:	4293      	cmp	r3, r2
 800d408:	d113      	bne.n	800d432 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800d40a:	697b      	ldr	r3, [r7, #20]
 800d40c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d414:	085b      	lsrs	r3, r3, #1
 800d416:	3b01      	subs	r3, #1
 800d418:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800d41a:	429a      	cmp	r2, r3
 800d41c:	d109      	bne.n	800d432 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800d41e:	697b      	ldr	r3, [r7, #20]
 800d420:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d428:	085b      	lsrs	r3, r3, #1
 800d42a:	3b01      	subs	r3, #1
 800d42c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800d42e:	429a      	cmp	r2, r3
 800d430:	d06e      	beq.n	800d510 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800d432:	69bb      	ldr	r3, [r7, #24]
 800d434:	2b0c      	cmp	r3, #12
 800d436:	d069      	beq.n	800d50c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800d438:	4b64      	ldr	r3, [pc, #400]	; (800d5cc <HAL_RCC_OscConfig+0x7c4>)
 800d43a:	681b      	ldr	r3, [r3, #0]
 800d43c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800d440:	2b00      	cmp	r3, #0
 800d442:	d105      	bne.n	800d450 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800d444:	4b61      	ldr	r3, [pc, #388]	; (800d5cc <HAL_RCC_OscConfig+0x7c4>)
 800d446:	681b      	ldr	r3, [r3, #0]
 800d448:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d44c:	2b00      	cmp	r3, #0
 800d44e:	d001      	beq.n	800d454 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800d450:	2301      	movs	r3, #1
 800d452:	e0b7      	b.n	800d5c4 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800d454:	4b5d      	ldr	r3, [pc, #372]	; (800d5cc <HAL_RCC_OscConfig+0x7c4>)
 800d456:	681b      	ldr	r3, [r3, #0]
 800d458:	4a5c      	ldr	r2, [pc, #368]	; (800d5cc <HAL_RCC_OscConfig+0x7c4>)
 800d45a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800d45e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800d460:	f7fe f854 	bl	800b50c <HAL_GetTick>
 800d464:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d466:	e008      	b.n	800d47a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d468:	f7fe f850 	bl	800b50c <HAL_GetTick>
 800d46c:	4602      	mov	r2, r0
 800d46e:	693b      	ldr	r3, [r7, #16]
 800d470:	1ad3      	subs	r3, r2, r3
 800d472:	2b02      	cmp	r3, #2
 800d474:	d901      	bls.n	800d47a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800d476:	2303      	movs	r3, #3
 800d478:	e0a4      	b.n	800d5c4 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d47a:	4b54      	ldr	r3, [pc, #336]	; (800d5cc <HAL_RCC_OscConfig+0x7c4>)
 800d47c:	681b      	ldr	r3, [r3, #0]
 800d47e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d482:	2b00      	cmp	r3, #0
 800d484:	d1f0      	bne.n	800d468 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800d486:	4b51      	ldr	r3, [pc, #324]	; (800d5cc <HAL_RCC_OscConfig+0x7c4>)
 800d488:	68da      	ldr	r2, [r3, #12]
 800d48a:	4b51      	ldr	r3, [pc, #324]	; (800d5d0 <HAL_RCC_OscConfig+0x7c8>)
 800d48c:	4013      	ands	r3, r2
 800d48e:	687a      	ldr	r2, [r7, #4]
 800d490:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800d492:	687a      	ldr	r2, [r7, #4]
 800d494:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800d496:	3a01      	subs	r2, #1
 800d498:	0112      	lsls	r2, r2, #4
 800d49a:	4311      	orrs	r1, r2
 800d49c:	687a      	ldr	r2, [r7, #4]
 800d49e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800d4a0:	0212      	lsls	r2, r2, #8
 800d4a2:	4311      	orrs	r1, r2
 800d4a4:	687a      	ldr	r2, [r7, #4]
 800d4a6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800d4a8:	0852      	lsrs	r2, r2, #1
 800d4aa:	3a01      	subs	r2, #1
 800d4ac:	0552      	lsls	r2, r2, #21
 800d4ae:	4311      	orrs	r1, r2
 800d4b0:	687a      	ldr	r2, [r7, #4]
 800d4b2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800d4b4:	0852      	lsrs	r2, r2, #1
 800d4b6:	3a01      	subs	r2, #1
 800d4b8:	0652      	lsls	r2, r2, #25
 800d4ba:	4311      	orrs	r1, r2
 800d4bc:	687a      	ldr	r2, [r7, #4]
 800d4be:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800d4c0:	0912      	lsrs	r2, r2, #4
 800d4c2:	0452      	lsls	r2, r2, #17
 800d4c4:	430a      	orrs	r2, r1
 800d4c6:	4941      	ldr	r1, [pc, #260]	; (800d5cc <HAL_RCC_OscConfig+0x7c4>)
 800d4c8:	4313      	orrs	r3, r2
 800d4ca:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800d4cc:	4b3f      	ldr	r3, [pc, #252]	; (800d5cc <HAL_RCC_OscConfig+0x7c4>)
 800d4ce:	681b      	ldr	r3, [r3, #0]
 800d4d0:	4a3e      	ldr	r2, [pc, #248]	; (800d5cc <HAL_RCC_OscConfig+0x7c4>)
 800d4d2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800d4d6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800d4d8:	4b3c      	ldr	r3, [pc, #240]	; (800d5cc <HAL_RCC_OscConfig+0x7c4>)
 800d4da:	68db      	ldr	r3, [r3, #12]
 800d4dc:	4a3b      	ldr	r2, [pc, #236]	; (800d5cc <HAL_RCC_OscConfig+0x7c4>)
 800d4de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800d4e2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800d4e4:	f7fe f812 	bl	800b50c <HAL_GetTick>
 800d4e8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d4ea:	e008      	b.n	800d4fe <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d4ec:	f7fe f80e 	bl	800b50c <HAL_GetTick>
 800d4f0:	4602      	mov	r2, r0
 800d4f2:	693b      	ldr	r3, [r7, #16]
 800d4f4:	1ad3      	subs	r3, r2, r3
 800d4f6:	2b02      	cmp	r3, #2
 800d4f8:	d901      	bls.n	800d4fe <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800d4fa:	2303      	movs	r3, #3
 800d4fc:	e062      	b.n	800d5c4 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d4fe:	4b33      	ldr	r3, [pc, #204]	; (800d5cc <HAL_RCC_OscConfig+0x7c4>)
 800d500:	681b      	ldr	r3, [r3, #0]
 800d502:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d506:	2b00      	cmp	r3, #0
 800d508:	d0f0      	beq.n	800d4ec <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800d50a:	e05a      	b.n	800d5c2 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800d50c:	2301      	movs	r3, #1
 800d50e:	e059      	b.n	800d5c4 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d510:	4b2e      	ldr	r3, [pc, #184]	; (800d5cc <HAL_RCC_OscConfig+0x7c4>)
 800d512:	681b      	ldr	r3, [r3, #0]
 800d514:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d518:	2b00      	cmp	r3, #0
 800d51a:	d152      	bne.n	800d5c2 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800d51c:	4b2b      	ldr	r3, [pc, #172]	; (800d5cc <HAL_RCC_OscConfig+0x7c4>)
 800d51e:	681b      	ldr	r3, [r3, #0]
 800d520:	4a2a      	ldr	r2, [pc, #168]	; (800d5cc <HAL_RCC_OscConfig+0x7c4>)
 800d522:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800d526:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800d528:	4b28      	ldr	r3, [pc, #160]	; (800d5cc <HAL_RCC_OscConfig+0x7c4>)
 800d52a:	68db      	ldr	r3, [r3, #12]
 800d52c:	4a27      	ldr	r2, [pc, #156]	; (800d5cc <HAL_RCC_OscConfig+0x7c4>)
 800d52e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800d532:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800d534:	f7fd ffea 	bl	800b50c <HAL_GetTick>
 800d538:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d53a:	e008      	b.n	800d54e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d53c:	f7fd ffe6 	bl	800b50c <HAL_GetTick>
 800d540:	4602      	mov	r2, r0
 800d542:	693b      	ldr	r3, [r7, #16]
 800d544:	1ad3      	subs	r3, r2, r3
 800d546:	2b02      	cmp	r3, #2
 800d548:	d901      	bls.n	800d54e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800d54a:	2303      	movs	r3, #3
 800d54c:	e03a      	b.n	800d5c4 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d54e:	4b1f      	ldr	r3, [pc, #124]	; (800d5cc <HAL_RCC_OscConfig+0x7c4>)
 800d550:	681b      	ldr	r3, [r3, #0]
 800d552:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d556:	2b00      	cmp	r3, #0
 800d558:	d0f0      	beq.n	800d53c <HAL_RCC_OscConfig+0x734>
 800d55a:	e032      	b.n	800d5c2 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800d55c:	69bb      	ldr	r3, [r7, #24]
 800d55e:	2b0c      	cmp	r3, #12
 800d560:	d02d      	beq.n	800d5be <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d562:	4b1a      	ldr	r3, [pc, #104]	; (800d5cc <HAL_RCC_OscConfig+0x7c4>)
 800d564:	681b      	ldr	r3, [r3, #0]
 800d566:	4a19      	ldr	r2, [pc, #100]	; (800d5cc <HAL_RCC_OscConfig+0x7c4>)
 800d568:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800d56c:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800d56e:	4b17      	ldr	r3, [pc, #92]	; (800d5cc <HAL_RCC_OscConfig+0x7c4>)
 800d570:	681b      	ldr	r3, [r3, #0]
 800d572:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800d576:	2b00      	cmp	r3, #0
 800d578:	d105      	bne.n	800d586 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800d57a:	4b14      	ldr	r3, [pc, #80]	; (800d5cc <HAL_RCC_OscConfig+0x7c4>)
 800d57c:	68db      	ldr	r3, [r3, #12]
 800d57e:	4a13      	ldr	r2, [pc, #76]	; (800d5cc <HAL_RCC_OscConfig+0x7c4>)
 800d580:	f023 0303 	bic.w	r3, r3, #3
 800d584:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800d586:	4b11      	ldr	r3, [pc, #68]	; (800d5cc <HAL_RCC_OscConfig+0x7c4>)
 800d588:	68db      	ldr	r3, [r3, #12]
 800d58a:	4a10      	ldr	r2, [pc, #64]	; (800d5cc <HAL_RCC_OscConfig+0x7c4>)
 800d58c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800d590:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d594:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d596:	f7fd ffb9 	bl	800b50c <HAL_GetTick>
 800d59a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d59c:	e008      	b.n	800d5b0 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d59e:	f7fd ffb5 	bl	800b50c <HAL_GetTick>
 800d5a2:	4602      	mov	r2, r0
 800d5a4:	693b      	ldr	r3, [r7, #16]
 800d5a6:	1ad3      	subs	r3, r2, r3
 800d5a8:	2b02      	cmp	r3, #2
 800d5aa:	d901      	bls.n	800d5b0 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 800d5ac:	2303      	movs	r3, #3
 800d5ae:	e009      	b.n	800d5c4 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d5b0:	4b06      	ldr	r3, [pc, #24]	; (800d5cc <HAL_RCC_OscConfig+0x7c4>)
 800d5b2:	681b      	ldr	r3, [r3, #0]
 800d5b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d5b8:	2b00      	cmp	r3, #0
 800d5ba:	d1f0      	bne.n	800d59e <HAL_RCC_OscConfig+0x796>
 800d5bc:	e001      	b.n	800d5c2 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800d5be:	2301      	movs	r3, #1
 800d5c0:	e000      	b.n	800d5c4 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 800d5c2:	2300      	movs	r3, #0
}
 800d5c4:	4618      	mov	r0, r3
 800d5c6:	3720      	adds	r7, #32
 800d5c8:	46bd      	mov	sp, r7
 800d5ca:	bd80      	pop	{r7, pc}
 800d5cc:	40021000 	.word	0x40021000
 800d5d0:	f99d808c 	.word	0xf99d808c

0800d5d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800d5d4:	b580      	push	{r7, lr}
 800d5d6:	b084      	sub	sp, #16
 800d5d8:	af00      	add	r7, sp, #0
 800d5da:	6078      	str	r0, [r7, #4]
 800d5dc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	2b00      	cmp	r3, #0
 800d5e2:	d101      	bne.n	800d5e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800d5e4:	2301      	movs	r3, #1
 800d5e6:	e0c8      	b.n	800d77a <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800d5e8:	4b66      	ldr	r3, [pc, #408]	; (800d784 <HAL_RCC_ClockConfig+0x1b0>)
 800d5ea:	681b      	ldr	r3, [r3, #0]
 800d5ec:	f003 0307 	and.w	r3, r3, #7
 800d5f0:	683a      	ldr	r2, [r7, #0]
 800d5f2:	429a      	cmp	r2, r3
 800d5f4:	d910      	bls.n	800d618 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d5f6:	4b63      	ldr	r3, [pc, #396]	; (800d784 <HAL_RCC_ClockConfig+0x1b0>)
 800d5f8:	681b      	ldr	r3, [r3, #0]
 800d5fa:	f023 0207 	bic.w	r2, r3, #7
 800d5fe:	4961      	ldr	r1, [pc, #388]	; (800d784 <HAL_RCC_ClockConfig+0x1b0>)
 800d600:	683b      	ldr	r3, [r7, #0]
 800d602:	4313      	orrs	r3, r2
 800d604:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800d606:	4b5f      	ldr	r3, [pc, #380]	; (800d784 <HAL_RCC_ClockConfig+0x1b0>)
 800d608:	681b      	ldr	r3, [r3, #0]
 800d60a:	f003 0307 	and.w	r3, r3, #7
 800d60e:	683a      	ldr	r2, [r7, #0]
 800d610:	429a      	cmp	r2, r3
 800d612:	d001      	beq.n	800d618 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800d614:	2301      	movs	r3, #1
 800d616:	e0b0      	b.n	800d77a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	681b      	ldr	r3, [r3, #0]
 800d61c:	f003 0301 	and.w	r3, r3, #1
 800d620:	2b00      	cmp	r3, #0
 800d622:	d04c      	beq.n	800d6be <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800d624:	687b      	ldr	r3, [r7, #4]
 800d626:	685b      	ldr	r3, [r3, #4]
 800d628:	2b03      	cmp	r3, #3
 800d62a:	d107      	bne.n	800d63c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d62c:	4b56      	ldr	r3, [pc, #344]	; (800d788 <HAL_RCC_ClockConfig+0x1b4>)
 800d62e:	681b      	ldr	r3, [r3, #0]
 800d630:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d634:	2b00      	cmp	r3, #0
 800d636:	d121      	bne.n	800d67c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800d638:	2301      	movs	r3, #1
 800d63a:	e09e      	b.n	800d77a <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	685b      	ldr	r3, [r3, #4]
 800d640:	2b02      	cmp	r3, #2
 800d642:	d107      	bne.n	800d654 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d644:	4b50      	ldr	r3, [pc, #320]	; (800d788 <HAL_RCC_ClockConfig+0x1b4>)
 800d646:	681b      	ldr	r3, [r3, #0]
 800d648:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d64c:	2b00      	cmp	r3, #0
 800d64e:	d115      	bne.n	800d67c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800d650:	2301      	movs	r3, #1
 800d652:	e092      	b.n	800d77a <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	685b      	ldr	r3, [r3, #4]
 800d658:	2b00      	cmp	r3, #0
 800d65a:	d107      	bne.n	800d66c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800d65c:	4b4a      	ldr	r3, [pc, #296]	; (800d788 <HAL_RCC_ClockConfig+0x1b4>)
 800d65e:	681b      	ldr	r3, [r3, #0]
 800d660:	f003 0302 	and.w	r3, r3, #2
 800d664:	2b00      	cmp	r3, #0
 800d666:	d109      	bne.n	800d67c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800d668:	2301      	movs	r3, #1
 800d66a:	e086      	b.n	800d77a <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d66c:	4b46      	ldr	r3, [pc, #280]	; (800d788 <HAL_RCC_ClockConfig+0x1b4>)
 800d66e:	681b      	ldr	r3, [r3, #0]
 800d670:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d674:	2b00      	cmp	r3, #0
 800d676:	d101      	bne.n	800d67c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800d678:	2301      	movs	r3, #1
 800d67a:	e07e      	b.n	800d77a <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800d67c:	4b42      	ldr	r3, [pc, #264]	; (800d788 <HAL_RCC_ClockConfig+0x1b4>)
 800d67e:	689b      	ldr	r3, [r3, #8]
 800d680:	f023 0203 	bic.w	r2, r3, #3
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	685b      	ldr	r3, [r3, #4]
 800d688:	493f      	ldr	r1, [pc, #252]	; (800d788 <HAL_RCC_ClockConfig+0x1b4>)
 800d68a:	4313      	orrs	r3, r2
 800d68c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d68e:	f7fd ff3d 	bl	800b50c <HAL_GetTick>
 800d692:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d694:	e00a      	b.n	800d6ac <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d696:	f7fd ff39 	bl	800b50c <HAL_GetTick>
 800d69a:	4602      	mov	r2, r0
 800d69c:	68fb      	ldr	r3, [r7, #12]
 800d69e:	1ad3      	subs	r3, r2, r3
 800d6a0:	f241 3288 	movw	r2, #5000	; 0x1388
 800d6a4:	4293      	cmp	r3, r2
 800d6a6:	d901      	bls.n	800d6ac <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 800d6a8:	2303      	movs	r3, #3
 800d6aa:	e066      	b.n	800d77a <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d6ac:	4b36      	ldr	r3, [pc, #216]	; (800d788 <HAL_RCC_ClockConfig+0x1b4>)
 800d6ae:	689b      	ldr	r3, [r3, #8]
 800d6b0:	f003 020c 	and.w	r2, r3, #12
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	685b      	ldr	r3, [r3, #4]
 800d6b8:	009b      	lsls	r3, r3, #2
 800d6ba:	429a      	cmp	r2, r3
 800d6bc:	d1eb      	bne.n	800d696 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800d6be:	687b      	ldr	r3, [r7, #4]
 800d6c0:	681b      	ldr	r3, [r3, #0]
 800d6c2:	f003 0302 	and.w	r3, r3, #2
 800d6c6:	2b00      	cmp	r3, #0
 800d6c8:	d008      	beq.n	800d6dc <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800d6ca:	4b2f      	ldr	r3, [pc, #188]	; (800d788 <HAL_RCC_ClockConfig+0x1b4>)
 800d6cc:	689b      	ldr	r3, [r3, #8]
 800d6ce:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	689b      	ldr	r3, [r3, #8]
 800d6d6:	492c      	ldr	r1, [pc, #176]	; (800d788 <HAL_RCC_ClockConfig+0x1b4>)
 800d6d8:	4313      	orrs	r3, r2
 800d6da:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800d6dc:	4b29      	ldr	r3, [pc, #164]	; (800d784 <HAL_RCC_ClockConfig+0x1b0>)
 800d6de:	681b      	ldr	r3, [r3, #0]
 800d6e0:	f003 0307 	and.w	r3, r3, #7
 800d6e4:	683a      	ldr	r2, [r7, #0]
 800d6e6:	429a      	cmp	r2, r3
 800d6e8:	d210      	bcs.n	800d70c <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d6ea:	4b26      	ldr	r3, [pc, #152]	; (800d784 <HAL_RCC_ClockConfig+0x1b0>)
 800d6ec:	681b      	ldr	r3, [r3, #0]
 800d6ee:	f023 0207 	bic.w	r2, r3, #7
 800d6f2:	4924      	ldr	r1, [pc, #144]	; (800d784 <HAL_RCC_ClockConfig+0x1b0>)
 800d6f4:	683b      	ldr	r3, [r7, #0]
 800d6f6:	4313      	orrs	r3, r2
 800d6f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800d6fa:	4b22      	ldr	r3, [pc, #136]	; (800d784 <HAL_RCC_ClockConfig+0x1b0>)
 800d6fc:	681b      	ldr	r3, [r3, #0]
 800d6fe:	f003 0307 	and.w	r3, r3, #7
 800d702:	683a      	ldr	r2, [r7, #0]
 800d704:	429a      	cmp	r2, r3
 800d706:	d001      	beq.n	800d70c <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 800d708:	2301      	movs	r3, #1
 800d70a:	e036      	b.n	800d77a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	681b      	ldr	r3, [r3, #0]
 800d710:	f003 0304 	and.w	r3, r3, #4
 800d714:	2b00      	cmp	r3, #0
 800d716:	d008      	beq.n	800d72a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800d718:	4b1b      	ldr	r3, [pc, #108]	; (800d788 <HAL_RCC_ClockConfig+0x1b4>)
 800d71a:	689b      	ldr	r3, [r3, #8]
 800d71c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	68db      	ldr	r3, [r3, #12]
 800d724:	4918      	ldr	r1, [pc, #96]	; (800d788 <HAL_RCC_ClockConfig+0x1b4>)
 800d726:	4313      	orrs	r3, r2
 800d728:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	681b      	ldr	r3, [r3, #0]
 800d72e:	f003 0308 	and.w	r3, r3, #8
 800d732:	2b00      	cmp	r3, #0
 800d734:	d009      	beq.n	800d74a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800d736:	4b14      	ldr	r3, [pc, #80]	; (800d788 <HAL_RCC_ClockConfig+0x1b4>)
 800d738:	689b      	ldr	r3, [r3, #8]
 800d73a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	691b      	ldr	r3, [r3, #16]
 800d742:	00db      	lsls	r3, r3, #3
 800d744:	4910      	ldr	r1, [pc, #64]	; (800d788 <HAL_RCC_ClockConfig+0x1b4>)
 800d746:	4313      	orrs	r3, r2
 800d748:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800d74a:	f000 f825 	bl	800d798 <HAL_RCC_GetSysClockFreq>
 800d74e:	4602      	mov	r2, r0
 800d750:	4b0d      	ldr	r3, [pc, #52]	; (800d788 <HAL_RCC_ClockConfig+0x1b4>)
 800d752:	689b      	ldr	r3, [r3, #8]
 800d754:	091b      	lsrs	r3, r3, #4
 800d756:	f003 030f 	and.w	r3, r3, #15
 800d75a:	490c      	ldr	r1, [pc, #48]	; (800d78c <HAL_RCC_ClockConfig+0x1b8>)
 800d75c:	5ccb      	ldrb	r3, [r1, r3]
 800d75e:	f003 031f 	and.w	r3, r3, #31
 800d762:	fa22 f303 	lsr.w	r3, r2, r3
 800d766:	4a0a      	ldr	r2, [pc, #40]	; (800d790 <HAL_RCC_ClockConfig+0x1bc>)
 800d768:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800d76a:	4b0a      	ldr	r3, [pc, #40]	; (800d794 <HAL_RCC_ClockConfig+0x1c0>)
 800d76c:	681b      	ldr	r3, [r3, #0]
 800d76e:	4618      	mov	r0, r3
 800d770:	f7f4 fd88 	bl	8002284 <HAL_InitTick>
 800d774:	4603      	mov	r3, r0
 800d776:	72fb      	strb	r3, [r7, #11]

  return status;
 800d778:	7afb      	ldrb	r3, [r7, #11]
}
 800d77a:	4618      	mov	r0, r3
 800d77c:	3710      	adds	r7, #16
 800d77e:	46bd      	mov	sp, r7
 800d780:	bd80      	pop	{r7, pc}
 800d782:	bf00      	nop
 800d784:	40022000 	.word	0x40022000
 800d788:	40021000 	.word	0x40021000
 800d78c:	08016470 	.word	0x08016470
 800d790:	20000000 	.word	0x20000000
 800d794:	20000504 	.word	0x20000504

0800d798 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800d798:	b480      	push	{r7}
 800d79a:	b089      	sub	sp, #36	; 0x24
 800d79c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800d79e:	2300      	movs	r3, #0
 800d7a0:	61fb      	str	r3, [r7, #28]
 800d7a2:	2300      	movs	r3, #0
 800d7a4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d7a6:	4b3e      	ldr	r3, [pc, #248]	; (800d8a0 <HAL_RCC_GetSysClockFreq+0x108>)
 800d7a8:	689b      	ldr	r3, [r3, #8]
 800d7aa:	f003 030c 	and.w	r3, r3, #12
 800d7ae:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800d7b0:	4b3b      	ldr	r3, [pc, #236]	; (800d8a0 <HAL_RCC_GetSysClockFreq+0x108>)
 800d7b2:	68db      	ldr	r3, [r3, #12]
 800d7b4:	f003 0303 	and.w	r3, r3, #3
 800d7b8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800d7ba:	693b      	ldr	r3, [r7, #16]
 800d7bc:	2b00      	cmp	r3, #0
 800d7be:	d005      	beq.n	800d7cc <HAL_RCC_GetSysClockFreq+0x34>
 800d7c0:	693b      	ldr	r3, [r7, #16]
 800d7c2:	2b0c      	cmp	r3, #12
 800d7c4:	d121      	bne.n	800d80a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800d7c6:	68fb      	ldr	r3, [r7, #12]
 800d7c8:	2b01      	cmp	r3, #1
 800d7ca:	d11e      	bne.n	800d80a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800d7cc:	4b34      	ldr	r3, [pc, #208]	; (800d8a0 <HAL_RCC_GetSysClockFreq+0x108>)
 800d7ce:	681b      	ldr	r3, [r3, #0]
 800d7d0:	f003 0308 	and.w	r3, r3, #8
 800d7d4:	2b00      	cmp	r3, #0
 800d7d6:	d107      	bne.n	800d7e8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800d7d8:	4b31      	ldr	r3, [pc, #196]	; (800d8a0 <HAL_RCC_GetSysClockFreq+0x108>)
 800d7da:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800d7de:	0a1b      	lsrs	r3, r3, #8
 800d7e0:	f003 030f 	and.w	r3, r3, #15
 800d7e4:	61fb      	str	r3, [r7, #28]
 800d7e6:	e005      	b.n	800d7f4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800d7e8:	4b2d      	ldr	r3, [pc, #180]	; (800d8a0 <HAL_RCC_GetSysClockFreq+0x108>)
 800d7ea:	681b      	ldr	r3, [r3, #0]
 800d7ec:	091b      	lsrs	r3, r3, #4
 800d7ee:	f003 030f 	and.w	r3, r3, #15
 800d7f2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800d7f4:	4a2b      	ldr	r2, [pc, #172]	; (800d8a4 <HAL_RCC_GetSysClockFreq+0x10c>)
 800d7f6:	69fb      	ldr	r3, [r7, #28]
 800d7f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d7fc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800d7fe:	693b      	ldr	r3, [r7, #16]
 800d800:	2b00      	cmp	r3, #0
 800d802:	d10d      	bne.n	800d820 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800d804:	69fb      	ldr	r3, [r7, #28]
 800d806:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800d808:	e00a      	b.n	800d820 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800d80a:	693b      	ldr	r3, [r7, #16]
 800d80c:	2b04      	cmp	r3, #4
 800d80e:	d102      	bne.n	800d816 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800d810:	4b25      	ldr	r3, [pc, #148]	; (800d8a8 <HAL_RCC_GetSysClockFreq+0x110>)
 800d812:	61bb      	str	r3, [r7, #24]
 800d814:	e004      	b.n	800d820 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800d816:	693b      	ldr	r3, [r7, #16]
 800d818:	2b08      	cmp	r3, #8
 800d81a:	d101      	bne.n	800d820 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800d81c:	4b23      	ldr	r3, [pc, #140]	; (800d8ac <HAL_RCC_GetSysClockFreq+0x114>)
 800d81e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800d820:	693b      	ldr	r3, [r7, #16]
 800d822:	2b0c      	cmp	r3, #12
 800d824:	d134      	bne.n	800d890 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800d826:	4b1e      	ldr	r3, [pc, #120]	; (800d8a0 <HAL_RCC_GetSysClockFreq+0x108>)
 800d828:	68db      	ldr	r3, [r3, #12]
 800d82a:	f003 0303 	and.w	r3, r3, #3
 800d82e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800d830:	68bb      	ldr	r3, [r7, #8]
 800d832:	2b02      	cmp	r3, #2
 800d834:	d003      	beq.n	800d83e <HAL_RCC_GetSysClockFreq+0xa6>
 800d836:	68bb      	ldr	r3, [r7, #8]
 800d838:	2b03      	cmp	r3, #3
 800d83a:	d003      	beq.n	800d844 <HAL_RCC_GetSysClockFreq+0xac>
 800d83c:	e005      	b.n	800d84a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800d83e:	4b1a      	ldr	r3, [pc, #104]	; (800d8a8 <HAL_RCC_GetSysClockFreq+0x110>)
 800d840:	617b      	str	r3, [r7, #20]
      break;
 800d842:	e005      	b.n	800d850 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800d844:	4b19      	ldr	r3, [pc, #100]	; (800d8ac <HAL_RCC_GetSysClockFreq+0x114>)
 800d846:	617b      	str	r3, [r7, #20]
      break;
 800d848:	e002      	b.n	800d850 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800d84a:	69fb      	ldr	r3, [r7, #28]
 800d84c:	617b      	str	r3, [r7, #20]
      break;
 800d84e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800d850:	4b13      	ldr	r3, [pc, #76]	; (800d8a0 <HAL_RCC_GetSysClockFreq+0x108>)
 800d852:	68db      	ldr	r3, [r3, #12]
 800d854:	091b      	lsrs	r3, r3, #4
 800d856:	f003 0307 	and.w	r3, r3, #7
 800d85a:	3301      	adds	r3, #1
 800d85c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800d85e:	4b10      	ldr	r3, [pc, #64]	; (800d8a0 <HAL_RCC_GetSysClockFreq+0x108>)
 800d860:	68db      	ldr	r3, [r3, #12]
 800d862:	0a1b      	lsrs	r3, r3, #8
 800d864:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d868:	697a      	ldr	r2, [r7, #20]
 800d86a:	fb02 f203 	mul.w	r2, r2, r3
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	fbb2 f3f3 	udiv	r3, r2, r3
 800d874:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800d876:	4b0a      	ldr	r3, [pc, #40]	; (800d8a0 <HAL_RCC_GetSysClockFreq+0x108>)
 800d878:	68db      	ldr	r3, [r3, #12]
 800d87a:	0e5b      	lsrs	r3, r3, #25
 800d87c:	f003 0303 	and.w	r3, r3, #3
 800d880:	3301      	adds	r3, #1
 800d882:	005b      	lsls	r3, r3, #1
 800d884:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800d886:	697a      	ldr	r2, [r7, #20]
 800d888:	683b      	ldr	r3, [r7, #0]
 800d88a:	fbb2 f3f3 	udiv	r3, r2, r3
 800d88e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800d890:	69bb      	ldr	r3, [r7, #24]
}
 800d892:	4618      	mov	r0, r3
 800d894:	3724      	adds	r7, #36	; 0x24
 800d896:	46bd      	mov	sp, r7
 800d898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d89c:	4770      	bx	lr
 800d89e:	bf00      	nop
 800d8a0:	40021000 	.word	0x40021000
 800d8a4:	08016488 	.word	0x08016488
 800d8a8:	00f42400 	.word	0x00f42400
 800d8ac:	007a1200 	.word	0x007a1200

0800d8b0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800d8b0:	b480      	push	{r7}
 800d8b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800d8b4:	4b03      	ldr	r3, [pc, #12]	; (800d8c4 <HAL_RCC_GetHCLKFreq+0x14>)
 800d8b6:	681b      	ldr	r3, [r3, #0]
}
 800d8b8:	4618      	mov	r0, r3
 800d8ba:	46bd      	mov	sp, r7
 800d8bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8c0:	4770      	bx	lr
 800d8c2:	bf00      	nop
 800d8c4:	20000000 	.word	0x20000000

0800d8c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800d8c8:	b580      	push	{r7, lr}
 800d8ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800d8cc:	f7ff fff0 	bl	800d8b0 <HAL_RCC_GetHCLKFreq>
 800d8d0:	4602      	mov	r2, r0
 800d8d2:	4b06      	ldr	r3, [pc, #24]	; (800d8ec <HAL_RCC_GetPCLK1Freq+0x24>)
 800d8d4:	689b      	ldr	r3, [r3, #8]
 800d8d6:	0a1b      	lsrs	r3, r3, #8
 800d8d8:	f003 0307 	and.w	r3, r3, #7
 800d8dc:	4904      	ldr	r1, [pc, #16]	; (800d8f0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800d8de:	5ccb      	ldrb	r3, [r1, r3]
 800d8e0:	f003 031f 	and.w	r3, r3, #31
 800d8e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 800d8e8:	4618      	mov	r0, r3
 800d8ea:	bd80      	pop	{r7, pc}
 800d8ec:	40021000 	.word	0x40021000
 800d8f0:	08016480 	.word	0x08016480

0800d8f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800d8f4:	b580      	push	{r7, lr}
 800d8f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800d8f8:	f7ff ffda 	bl	800d8b0 <HAL_RCC_GetHCLKFreq>
 800d8fc:	4602      	mov	r2, r0
 800d8fe:	4b06      	ldr	r3, [pc, #24]	; (800d918 <HAL_RCC_GetPCLK2Freq+0x24>)
 800d900:	689b      	ldr	r3, [r3, #8]
 800d902:	0adb      	lsrs	r3, r3, #11
 800d904:	f003 0307 	and.w	r3, r3, #7
 800d908:	4904      	ldr	r1, [pc, #16]	; (800d91c <HAL_RCC_GetPCLK2Freq+0x28>)
 800d90a:	5ccb      	ldrb	r3, [r1, r3]
 800d90c:	f003 031f 	and.w	r3, r3, #31
 800d910:	fa22 f303 	lsr.w	r3, r2, r3
}
 800d914:	4618      	mov	r0, r3
 800d916:	bd80      	pop	{r7, pc}
 800d918:	40021000 	.word	0x40021000
 800d91c:	08016480 	.word	0x08016480

0800d920 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800d920:	b480      	push	{r7}
 800d922:	b083      	sub	sp, #12
 800d924:	af00      	add	r7, sp, #0
 800d926:	6078      	str	r0, [r7, #4]
 800d928:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	220f      	movs	r2, #15
 800d92e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800d930:	4b12      	ldr	r3, [pc, #72]	; (800d97c <HAL_RCC_GetClockConfig+0x5c>)
 800d932:	689b      	ldr	r3, [r3, #8]
 800d934:	f003 0203 	and.w	r2, r3, #3
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800d93c:	4b0f      	ldr	r3, [pc, #60]	; (800d97c <HAL_RCC_GetClockConfig+0x5c>)
 800d93e:	689b      	ldr	r3, [r3, #8]
 800d940:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800d948:	4b0c      	ldr	r3, [pc, #48]	; (800d97c <HAL_RCC_GetClockConfig+0x5c>)
 800d94a:	689b      	ldr	r3, [r3, #8]
 800d94c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800d954:	4b09      	ldr	r3, [pc, #36]	; (800d97c <HAL_RCC_GetClockConfig+0x5c>)
 800d956:	689b      	ldr	r3, [r3, #8]
 800d958:	08db      	lsrs	r3, r3, #3
 800d95a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800d962:	4b07      	ldr	r3, [pc, #28]	; (800d980 <HAL_RCC_GetClockConfig+0x60>)
 800d964:	681b      	ldr	r3, [r3, #0]
 800d966:	f003 0207 	and.w	r2, r3, #7
 800d96a:	683b      	ldr	r3, [r7, #0]
 800d96c:	601a      	str	r2, [r3, #0]
}
 800d96e:	bf00      	nop
 800d970:	370c      	adds	r7, #12
 800d972:	46bd      	mov	sp, r7
 800d974:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d978:	4770      	bx	lr
 800d97a:	bf00      	nop
 800d97c:	40021000 	.word	0x40021000
 800d980:	40022000 	.word	0x40022000

0800d984 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800d984:	b580      	push	{r7, lr}
 800d986:	b086      	sub	sp, #24
 800d988:	af00      	add	r7, sp, #0
 800d98a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800d98c:	2300      	movs	r3, #0
 800d98e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800d990:	4b2a      	ldr	r3, [pc, #168]	; (800da3c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800d992:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d994:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d998:	2b00      	cmp	r3, #0
 800d99a:	d003      	beq.n	800d9a4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800d99c:	f7ff f9d0 	bl	800cd40 <HAL_PWREx_GetVoltageRange>
 800d9a0:	6178      	str	r0, [r7, #20]
 800d9a2:	e014      	b.n	800d9ce <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800d9a4:	4b25      	ldr	r3, [pc, #148]	; (800da3c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800d9a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d9a8:	4a24      	ldr	r2, [pc, #144]	; (800da3c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800d9aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d9ae:	6593      	str	r3, [r2, #88]	; 0x58
 800d9b0:	4b22      	ldr	r3, [pc, #136]	; (800da3c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800d9b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d9b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d9b8:	60fb      	str	r3, [r7, #12]
 800d9ba:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800d9bc:	f7ff f9c0 	bl	800cd40 <HAL_PWREx_GetVoltageRange>
 800d9c0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800d9c2:	4b1e      	ldr	r3, [pc, #120]	; (800da3c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800d9c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d9c6:	4a1d      	ldr	r2, [pc, #116]	; (800da3c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800d9c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d9cc:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800d9ce:	697b      	ldr	r3, [r7, #20]
 800d9d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d9d4:	d10b      	bne.n	800d9ee <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	2b80      	cmp	r3, #128	; 0x80
 800d9da:	d919      	bls.n	800da10 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	2ba0      	cmp	r3, #160	; 0xa0
 800d9e0:	d902      	bls.n	800d9e8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800d9e2:	2302      	movs	r3, #2
 800d9e4:	613b      	str	r3, [r7, #16]
 800d9e6:	e013      	b.n	800da10 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800d9e8:	2301      	movs	r3, #1
 800d9ea:	613b      	str	r3, [r7, #16]
 800d9ec:	e010      	b.n	800da10 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800d9ee:	687b      	ldr	r3, [r7, #4]
 800d9f0:	2b80      	cmp	r3, #128	; 0x80
 800d9f2:	d902      	bls.n	800d9fa <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800d9f4:	2303      	movs	r3, #3
 800d9f6:	613b      	str	r3, [r7, #16]
 800d9f8:	e00a      	b.n	800da10 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	2b80      	cmp	r3, #128	; 0x80
 800d9fe:	d102      	bne.n	800da06 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800da00:	2302      	movs	r3, #2
 800da02:	613b      	str	r3, [r7, #16]
 800da04:	e004      	b.n	800da10 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	2b70      	cmp	r3, #112	; 0x70
 800da0a:	d101      	bne.n	800da10 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800da0c:	2301      	movs	r3, #1
 800da0e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800da10:	4b0b      	ldr	r3, [pc, #44]	; (800da40 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800da12:	681b      	ldr	r3, [r3, #0]
 800da14:	f023 0207 	bic.w	r2, r3, #7
 800da18:	4909      	ldr	r1, [pc, #36]	; (800da40 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800da1a:	693b      	ldr	r3, [r7, #16]
 800da1c:	4313      	orrs	r3, r2
 800da1e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800da20:	4b07      	ldr	r3, [pc, #28]	; (800da40 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800da22:	681b      	ldr	r3, [r3, #0]
 800da24:	f003 0307 	and.w	r3, r3, #7
 800da28:	693a      	ldr	r2, [r7, #16]
 800da2a:	429a      	cmp	r2, r3
 800da2c:	d001      	beq.n	800da32 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800da2e:	2301      	movs	r3, #1
 800da30:	e000      	b.n	800da34 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800da32:	2300      	movs	r3, #0
}
 800da34:	4618      	mov	r0, r3
 800da36:	3718      	adds	r7, #24
 800da38:	46bd      	mov	sp, r7
 800da3a:	bd80      	pop	{r7, pc}
 800da3c:	40021000 	.word	0x40021000
 800da40:	40022000 	.word	0x40022000

0800da44 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800da44:	b580      	push	{r7, lr}
 800da46:	b086      	sub	sp, #24
 800da48:	af00      	add	r7, sp, #0
 800da4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800da4c:	2300      	movs	r3, #0
 800da4e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800da50:	2300      	movs	r3, #0
 800da52:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800da54:	687b      	ldr	r3, [r7, #4]
 800da56:	681b      	ldr	r3, [r3, #0]
 800da58:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800da5c:	2b00      	cmp	r3, #0
 800da5e:	d041      	beq.n	800dae4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800da64:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800da68:	d02a      	beq.n	800dac0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800da6a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800da6e:	d824      	bhi.n	800daba <HAL_RCCEx_PeriphCLKConfig+0x76>
 800da70:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800da74:	d008      	beq.n	800da88 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800da76:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800da7a:	d81e      	bhi.n	800daba <HAL_RCCEx_PeriphCLKConfig+0x76>
 800da7c:	2b00      	cmp	r3, #0
 800da7e:	d00a      	beq.n	800da96 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800da80:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800da84:	d010      	beq.n	800daa8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800da86:	e018      	b.n	800daba <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800da88:	4b86      	ldr	r3, [pc, #536]	; (800dca4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800da8a:	68db      	ldr	r3, [r3, #12]
 800da8c:	4a85      	ldr	r2, [pc, #532]	; (800dca4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800da8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800da92:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800da94:	e015      	b.n	800dac2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	3304      	adds	r3, #4
 800da9a:	2100      	movs	r1, #0
 800da9c:	4618      	mov	r0, r3
 800da9e:	f001 f835 	bl	800eb0c <RCCEx_PLLSAI1_Config>
 800daa2:	4603      	mov	r3, r0
 800daa4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800daa6:	e00c      	b.n	800dac2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	3320      	adds	r3, #32
 800daac:	2100      	movs	r1, #0
 800daae:	4618      	mov	r0, r3
 800dab0:	f001 f920 	bl	800ecf4 <RCCEx_PLLSAI2_Config>
 800dab4:	4603      	mov	r3, r0
 800dab6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800dab8:	e003      	b.n	800dac2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800daba:	2301      	movs	r3, #1
 800dabc:	74fb      	strb	r3, [r7, #19]
      break;
 800dabe:	e000      	b.n	800dac2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800dac0:	bf00      	nop
    }

    if(ret == HAL_OK)
 800dac2:	7cfb      	ldrb	r3, [r7, #19]
 800dac4:	2b00      	cmp	r3, #0
 800dac6:	d10b      	bne.n	800dae0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800dac8:	4b76      	ldr	r3, [pc, #472]	; (800dca4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800daca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dace:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800dad6:	4973      	ldr	r1, [pc, #460]	; (800dca4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800dad8:	4313      	orrs	r3, r2
 800dada:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800dade:	e001      	b.n	800dae4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dae0:	7cfb      	ldrb	r3, [r7, #19]
 800dae2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	681b      	ldr	r3, [r3, #0]
 800dae8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800daec:	2b00      	cmp	r3, #0
 800daee:	d041      	beq.n	800db74 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800daf4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800daf8:	d02a      	beq.n	800db50 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800dafa:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800dafe:	d824      	bhi.n	800db4a <HAL_RCCEx_PeriphCLKConfig+0x106>
 800db00:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800db04:	d008      	beq.n	800db18 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800db06:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800db0a:	d81e      	bhi.n	800db4a <HAL_RCCEx_PeriphCLKConfig+0x106>
 800db0c:	2b00      	cmp	r3, #0
 800db0e:	d00a      	beq.n	800db26 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800db10:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800db14:	d010      	beq.n	800db38 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800db16:	e018      	b.n	800db4a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800db18:	4b62      	ldr	r3, [pc, #392]	; (800dca4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800db1a:	68db      	ldr	r3, [r3, #12]
 800db1c:	4a61      	ldr	r2, [pc, #388]	; (800dca4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800db1e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800db22:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800db24:	e015      	b.n	800db52 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	3304      	adds	r3, #4
 800db2a:	2100      	movs	r1, #0
 800db2c:	4618      	mov	r0, r3
 800db2e:	f000 ffed 	bl	800eb0c <RCCEx_PLLSAI1_Config>
 800db32:	4603      	mov	r3, r0
 800db34:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800db36:	e00c      	b.n	800db52 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	3320      	adds	r3, #32
 800db3c:	2100      	movs	r1, #0
 800db3e:	4618      	mov	r0, r3
 800db40:	f001 f8d8 	bl	800ecf4 <RCCEx_PLLSAI2_Config>
 800db44:	4603      	mov	r3, r0
 800db46:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800db48:	e003      	b.n	800db52 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800db4a:	2301      	movs	r3, #1
 800db4c:	74fb      	strb	r3, [r7, #19]
      break;
 800db4e:	e000      	b.n	800db52 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800db50:	bf00      	nop
    }

    if(ret == HAL_OK)
 800db52:	7cfb      	ldrb	r3, [r7, #19]
 800db54:	2b00      	cmp	r3, #0
 800db56:	d10b      	bne.n	800db70 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800db58:	4b52      	ldr	r3, [pc, #328]	; (800dca4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800db5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800db5e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800db62:	687b      	ldr	r3, [r7, #4]
 800db64:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800db66:	494f      	ldr	r1, [pc, #316]	; (800dca4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800db68:	4313      	orrs	r3, r2
 800db6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800db6e:	e001      	b.n	800db74 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800db70:	7cfb      	ldrb	r3, [r7, #19]
 800db72:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	681b      	ldr	r3, [r3, #0]
 800db78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800db7c:	2b00      	cmp	r3, #0
 800db7e:	f000 80a0 	beq.w	800dcc2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800db82:	2300      	movs	r3, #0
 800db84:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800db86:	4b47      	ldr	r3, [pc, #284]	; (800dca4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800db88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800db8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800db8e:	2b00      	cmp	r3, #0
 800db90:	d101      	bne.n	800db96 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800db92:	2301      	movs	r3, #1
 800db94:	e000      	b.n	800db98 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800db96:	2300      	movs	r3, #0
 800db98:	2b00      	cmp	r3, #0
 800db9a:	d00d      	beq.n	800dbb8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800db9c:	4b41      	ldr	r3, [pc, #260]	; (800dca4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800db9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800dba0:	4a40      	ldr	r2, [pc, #256]	; (800dca4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800dba2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800dba6:	6593      	str	r3, [r2, #88]	; 0x58
 800dba8:	4b3e      	ldr	r3, [pc, #248]	; (800dca4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800dbaa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800dbac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800dbb0:	60bb      	str	r3, [r7, #8]
 800dbb2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800dbb4:	2301      	movs	r3, #1
 800dbb6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800dbb8:	4b3b      	ldr	r3, [pc, #236]	; (800dca8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800dbba:	681b      	ldr	r3, [r3, #0]
 800dbbc:	4a3a      	ldr	r2, [pc, #232]	; (800dca8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800dbbe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800dbc2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800dbc4:	f7fd fca2 	bl	800b50c <HAL_GetTick>
 800dbc8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800dbca:	e009      	b.n	800dbe0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800dbcc:	f7fd fc9e 	bl	800b50c <HAL_GetTick>
 800dbd0:	4602      	mov	r2, r0
 800dbd2:	68fb      	ldr	r3, [r7, #12]
 800dbd4:	1ad3      	subs	r3, r2, r3
 800dbd6:	2b02      	cmp	r3, #2
 800dbd8:	d902      	bls.n	800dbe0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800dbda:	2303      	movs	r3, #3
 800dbdc:	74fb      	strb	r3, [r7, #19]
        break;
 800dbde:	e005      	b.n	800dbec <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800dbe0:	4b31      	ldr	r3, [pc, #196]	; (800dca8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800dbe2:	681b      	ldr	r3, [r3, #0]
 800dbe4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800dbe8:	2b00      	cmp	r3, #0
 800dbea:	d0ef      	beq.n	800dbcc <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800dbec:	7cfb      	ldrb	r3, [r7, #19]
 800dbee:	2b00      	cmp	r3, #0
 800dbf0:	d15c      	bne.n	800dcac <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800dbf2:	4b2c      	ldr	r3, [pc, #176]	; (800dca4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800dbf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800dbf8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800dbfc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800dbfe:	697b      	ldr	r3, [r7, #20]
 800dc00:	2b00      	cmp	r3, #0
 800dc02:	d01f      	beq.n	800dc44 <HAL_RCCEx_PeriphCLKConfig+0x200>
 800dc04:	687b      	ldr	r3, [r7, #4]
 800dc06:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800dc0a:	697a      	ldr	r2, [r7, #20]
 800dc0c:	429a      	cmp	r2, r3
 800dc0e:	d019      	beq.n	800dc44 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800dc10:	4b24      	ldr	r3, [pc, #144]	; (800dca4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800dc12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800dc16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800dc1a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800dc1c:	4b21      	ldr	r3, [pc, #132]	; (800dca4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800dc1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800dc22:	4a20      	ldr	r2, [pc, #128]	; (800dca4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800dc24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800dc28:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800dc2c:	4b1d      	ldr	r3, [pc, #116]	; (800dca4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800dc2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800dc32:	4a1c      	ldr	r2, [pc, #112]	; (800dca4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800dc34:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800dc38:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800dc3c:	4a19      	ldr	r2, [pc, #100]	; (800dca4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800dc3e:	697b      	ldr	r3, [r7, #20]
 800dc40:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800dc44:	697b      	ldr	r3, [r7, #20]
 800dc46:	f003 0301 	and.w	r3, r3, #1
 800dc4a:	2b00      	cmp	r3, #0
 800dc4c:	d016      	beq.n	800dc7c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dc4e:	f7fd fc5d 	bl	800b50c <HAL_GetTick>
 800dc52:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800dc54:	e00b      	b.n	800dc6e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800dc56:	f7fd fc59 	bl	800b50c <HAL_GetTick>
 800dc5a:	4602      	mov	r2, r0
 800dc5c:	68fb      	ldr	r3, [r7, #12]
 800dc5e:	1ad3      	subs	r3, r2, r3
 800dc60:	f241 3288 	movw	r2, #5000	; 0x1388
 800dc64:	4293      	cmp	r3, r2
 800dc66:	d902      	bls.n	800dc6e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800dc68:	2303      	movs	r3, #3
 800dc6a:	74fb      	strb	r3, [r7, #19]
            break;
 800dc6c:	e006      	b.n	800dc7c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800dc6e:	4b0d      	ldr	r3, [pc, #52]	; (800dca4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800dc70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800dc74:	f003 0302 	and.w	r3, r3, #2
 800dc78:	2b00      	cmp	r3, #0
 800dc7a:	d0ec      	beq.n	800dc56 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800dc7c:	7cfb      	ldrb	r3, [r7, #19]
 800dc7e:	2b00      	cmp	r3, #0
 800dc80:	d10c      	bne.n	800dc9c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800dc82:	4b08      	ldr	r3, [pc, #32]	; (800dca4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800dc84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800dc88:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800dc92:	4904      	ldr	r1, [pc, #16]	; (800dca4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800dc94:	4313      	orrs	r3, r2
 800dc96:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800dc9a:	e009      	b.n	800dcb0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800dc9c:	7cfb      	ldrb	r3, [r7, #19]
 800dc9e:	74bb      	strb	r3, [r7, #18]
 800dca0:	e006      	b.n	800dcb0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800dca2:	bf00      	nop
 800dca4:	40021000 	.word	0x40021000
 800dca8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dcac:	7cfb      	ldrb	r3, [r7, #19]
 800dcae:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800dcb0:	7c7b      	ldrb	r3, [r7, #17]
 800dcb2:	2b01      	cmp	r3, #1
 800dcb4:	d105      	bne.n	800dcc2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800dcb6:	4b9e      	ldr	r3, [pc, #632]	; (800df30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800dcb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800dcba:	4a9d      	ldr	r2, [pc, #628]	; (800df30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800dcbc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800dcc0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	681b      	ldr	r3, [r3, #0]
 800dcc6:	f003 0301 	and.w	r3, r3, #1
 800dcca:	2b00      	cmp	r3, #0
 800dccc:	d00a      	beq.n	800dce4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800dcce:	4b98      	ldr	r3, [pc, #608]	; (800df30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800dcd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dcd4:	f023 0203 	bic.w	r2, r3, #3
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dcdc:	4994      	ldr	r1, [pc, #592]	; (800df30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800dcde:	4313      	orrs	r3, r2
 800dce0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800dce4:	687b      	ldr	r3, [r7, #4]
 800dce6:	681b      	ldr	r3, [r3, #0]
 800dce8:	f003 0302 	and.w	r3, r3, #2
 800dcec:	2b00      	cmp	r3, #0
 800dcee:	d00a      	beq.n	800dd06 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800dcf0:	4b8f      	ldr	r3, [pc, #572]	; (800df30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800dcf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dcf6:	f023 020c 	bic.w	r2, r3, #12
 800dcfa:	687b      	ldr	r3, [r7, #4]
 800dcfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dcfe:	498c      	ldr	r1, [pc, #560]	; (800df30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800dd00:	4313      	orrs	r3, r2
 800dd02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	681b      	ldr	r3, [r3, #0]
 800dd0a:	f003 0304 	and.w	r3, r3, #4
 800dd0e:	2b00      	cmp	r3, #0
 800dd10:	d00a      	beq.n	800dd28 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800dd12:	4b87      	ldr	r3, [pc, #540]	; (800df30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800dd14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dd18:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dd20:	4983      	ldr	r1, [pc, #524]	; (800df30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800dd22:	4313      	orrs	r3, r2
 800dd24:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	681b      	ldr	r3, [r3, #0]
 800dd2c:	f003 0308 	and.w	r3, r3, #8
 800dd30:	2b00      	cmp	r3, #0
 800dd32:	d00a      	beq.n	800dd4a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800dd34:	4b7e      	ldr	r3, [pc, #504]	; (800df30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800dd36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dd3a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800dd3e:	687b      	ldr	r3, [r7, #4]
 800dd40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dd42:	497b      	ldr	r1, [pc, #492]	; (800df30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800dd44:	4313      	orrs	r3, r2
 800dd46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	681b      	ldr	r3, [r3, #0]
 800dd4e:	f003 0310 	and.w	r3, r3, #16
 800dd52:	2b00      	cmp	r3, #0
 800dd54:	d00a      	beq.n	800dd6c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800dd56:	4b76      	ldr	r3, [pc, #472]	; (800df30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800dd58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dd5c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800dd64:	4972      	ldr	r1, [pc, #456]	; (800df30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800dd66:	4313      	orrs	r3, r2
 800dd68:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	681b      	ldr	r3, [r3, #0]
 800dd70:	f003 0320 	and.w	r3, r3, #32
 800dd74:	2b00      	cmp	r3, #0
 800dd76:	d00a      	beq.n	800dd8e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800dd78:	4b6d      	ldr	r3, [pc, #436]	; (800df30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800dd7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dd7e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800dd86:	496a      	ldr	r1, [pc, #424]	; (800df30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800dd88:	4313      	orrs	r3, r2
 800dd8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800dd8e:	687b      	ldr	r3, [r7, #4]
 800dd90:	681b      	ldr	r3, [r3, #0]
 800dd92:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800dd96:	2b00      	cmp	r3, #0
 800dd98:	d00a      	beq.n	800ddb0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800dd9a:	4b65      	ldr	r3, [pc, #404]	; (800df30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800dd9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dda0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800dda4:	687b      	ldr	r3, [r7, #4]
 800dda6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800dda8:	4961      	ldr	r1, [pc, #388]	; (800df30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ddaa:	4313      	orrs	r3, r2
 800ddac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	681b      	ldr	r3, [r3, #0]
 800ddb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ddb8:	2b00      	cmp	r3, #0
 800ddba:	d00a      	beq.n	800ddd2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800ddbc:	4b5c      	ldr	r3, [pc, #368]	; (800df30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ddbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ddc2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ddca:	4959      	ldr	r1, [pc, #356]	; (800df30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ddcc:	4313      	orrs	r3, r2
 800ddce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800ddd2:	687b      	ldr	r3, [r7, #4]
 800ddd4:	681b      	ldr	r3, [r3, #0]
 800ddd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ddda:	2b00      	cmp	r3, #0
 800dddc:	d00a      	beq.n	800ddf4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800ddde:	4b54      	ldr	r3, [pc, #336]	; (800df30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800dde0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dde4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ddec:	4950      	ldr	r1, [pc, #320]	; (800df30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800ddee:	4313      	orrs	r3, r2
 800ddf0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	681b      	ldr	r3, [r3, #0]
 800ddf8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ddfc:	2b00      	cmp	r3, #0
 800ddfe:	d00a      	beq.n	800de16 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800de00:	4b4b      	ldr	r3, [pc, #300]	; (800df30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800de02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800de06:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800de0a:	687b      	ldr	r3, [r7, #4]
 800de0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800de0e:	4948      	ldr	r1, [pc, #288]	; (800df30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800de10:	4313      	orrs	r3, r2
 800de12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800de16:	687b      	ldr	r3, [r7, #4]
 800de18:	681b      	ldr	r3, [r3, #0]
 800de1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800de1e:	2b00      	cmp	r3, #0
 800de20:	d00a      	beq.n	800de38 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800de22:	4b43      	ldr	r3, [pc, #268]	; (800df30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800de24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800de28:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800de30:	493f      	ldr	r1, [pc, #252]	; (800df30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800de32:	4313      	orrs	r3, r2
 800de34:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	681b      	ldr	r3, [r3, #0]
 800de3c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800de40:	2b00      	cmp	r3, #0
 800de42:	d028      	beq.n	800de96 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800de44:	4b3a      	ldr	r3, [pc, #232]	; (800df30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800de46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800de4a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800de4e:	687b      	ldr	r3, [r7, #4]
 800de50:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800de52:	4937      	ldr	r1, [pc, #220]	; (800df30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800de54:	4313      	orrs	r3, r2
 800de56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800de5e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800de62:	d106      	bne.n	800de72 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800de64:	4b32      	ldr	r3, [pc, #200]	; (800df30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800de66:	68db      	ldr	r3, [r3, #12]
 800de68:	4a31      	ldr	r2, [pc, #196]	; (800df30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800de6a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800de6e:	60d3      	str	r3, [r2, #12]
 800de70:	e011      	b.n	800de96 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800de72:	687b      	ldr	r3, [r7, #4]
 800de74:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800de76:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800de7a:	d10c      	bne.n	800de96 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800de7c:	687b      	ldr	r3, [r7, #4]
 800de7e:	3304      	adds	r3, #4
 800de80:	2101      	movs	r1, #1
 800de82:	4618      	mov	r0, r3
 800de84:	f000 fe42 	bl	800eb0c <RCCEx_PLLSAI1_Config>
 800de88:	4603      	mov	r3, r0
 800de8a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800de8c:	7cfb      	ldrb	r3, [r7, #19]
 800de8e:	2b00      	cmp	r3, #0
 800de90:	d001      	beq.n	800de96 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800de92:	7cfb      	ldrb	r3, [r7, #19]
 800de94:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800de96:	687b      	ldr	r3, [r7, #4]
 800de98:	681b      	ldr	r3, [r3, #0]
 800de9a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800de9e:	2b00      	cmp	r3, #0
 800dea0:	d028      	beq.n	800def4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800dea2:	4b23      	ldr	r3, [pc, #140]	; (800df30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800dea4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dea8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800deb0:	491f      	ldr	r1, [pc, #124]	; (800df30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800deb2:	4313      	orrs	r3, r2
 800deb4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800debc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800dec0:	d106      	bne.n	800ded0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800dec2:	4b1b      	ldr	r3, [pc, #108]	; (800df30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800dec4:	68db      	ldr	r3, [r3, #12]
 800dec6:	4a1a      	ldr	r2, [pc, #104]	; (800df30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800dec8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800decc:	60d3      	str	r3, [r2, #12]
 800dece:	e011      	b.n	800def4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800ded0:	687b      	ldr	r3, [r7, #4]
 800ded2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ded4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800ded8:	d10c      	bne.n	800def4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	3304      	adds	r3, #4
 800dede:	2101      	movs	r1, #1
 800dee0:	4618      	mov	r0, r3
 800dee2:	f000 fe13 	bl	800eb0c <RCCEx_PLLSAI1_Config>
 800dee6:	4603      	mov	r3, r0
 800dee8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800deea:	7cfb      	ldrb	r3, [r7, #19]
 800deec:	2b00      	cmp	r3, #0
 800deee:	d001      	beq.n	800def4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800def0:	7cfb      	ldrb	r3, [r7, #19]
 800def2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	681b      	ldr	r3, [r3, #0]
 800def8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800defc:	2b00      	cmp	r3, #0
 800defe:	d02b      	beq.n	800df58 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800df00:	4b0b      	ldr	r3, [pc, #44]	; (800df30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800df02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800df06:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800df0e:	4908      	ldr	r1, [pc, #32]	; (800df30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800df10:	4313      	orrs	r3, r2
 800df12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800df16:	687b      	ldr	r3, [r7, #4]
 800df18:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800df1a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800df1e:	d109      	bne.n	800df34 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800df20:	4b03      	ldr	r3, [pc, #12]	; (800df30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800df22:	68db      	ldr	r3, [r3, #12]
 800df24:	4a02      	ldr	r2, [pc, #8]	; (800df30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800df26:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800df2a:	60d3      	str	r3, [r2, #12]
 800df2c:	e014      	b.n	800df58 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800df2e:	bf00      	nop
 800df30:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800df38:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800df3c:	d10c      	bne.n	800df58 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	3304      	adds	r3, #4
 800df42:	2101      	movs	r1, #1
 800df44:	4618      	mov	r0, r3
 800df46:	f000 fde1 	bl	800eb0c <RCCEx_PLLSAI1_Config>
 800df4a:	4603      	mov	r3, r0
 800df4c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800df4e:	7cfb      	ldrb	r3, [r7, #19]
 800df50:	2b00      	cmp	r3, #0
 800df52:	d001      	beq.n	800df58 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800df54:	7cfb      	ldrb	r3, [r7, #19]
 800df56:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	681b      	ldr	r3, [r3, #0]
 800df5c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800df60:	2b00      	cmp	r3, #0
 800df62:	d02f      	beq.n	800dfc4 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800df64:	4b2b      	ldr	r3, [pc, #172]	; (800e014 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800df66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800df6a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800df72:	4928      	ldr	r1, [pc, #160]	; (800e014 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800df74:	4313      	orrs	r3, r2
 800df76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800df7a:	687b      	ldr	r3, [r7, #4]
 800df7c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800df7e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800df82:	d10d      	bne.n	800dfa0 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	3304      	adds	r3, #4
 800df88:	2102      	movs	r1, #2
 800df8a:	4618      	mov	r0, r3
 800df8c:	f000 fdbe 	bl	800eb0c <RCCEx_PLLSAI1_Config>
 800df90:	4603      	mov	r3, r0
 800df92:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800df94:	7cfb      	ldrb	r3, [r7, #19]
 800df96:	2b00      	cmp	r3, #0
 800df98:	d014      	beq.n	800dfc4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800df9a:	7cfb      	ldrb	r3, [r7, #19]
 800df9c:	74bb      	strb	r3, [r7, #18]
 800df9e:	e011      	b.n	800dfc4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800dfa4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800dfa8:	d10c      	bne.n	800dfc4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	3320      	adds	r3, #32
 800dfae:	2102      	movs	r1, #2
 800dfb0:	4618      	mov	r0, r3
 800dfb2:	f000 fe9f 	bl	800ecf4 <RCCEx_PLLSAI2_Config>
 800dfb6:	4603      	mov	r3, r0
 800dfb8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800dfba:	7cfb      	ldrb	r3, [r7, #19]
 800dfbc:	2b00      	cmp	r3, #0
 800dfbe:	d001      	beq.n	800dfc4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800dfc0:	7cfb      	ldrb	r3, [r7, #19]
 800dfc2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	681b      	ldr	r3, [r3, #0]
 800dfc8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800dfcc:	2b00      	cmp	r3, #0
 800dfce:	d00a      	beq.n	800dfe6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800dfd0:	4b10      	ldr	r3, [pc, #64]	; (800e014 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800dfd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dfd6:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800dfda:	687b      	ldr	r3, [r7, #4]
 800dfdc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800dfde:	490d      	ldr	r1, [pc, #52]	; (800e014 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800dfe0:	4313      	orrs	r3, r2
 800dfe2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800dfe6:	687b      	ldr	r3, [r7, #4]
 800dfe8:	681b      	ldr	r3, [r3, #0]
 800dfea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800dfee:	2b00      	cmp	r3, #0
 800dff0:	d00b      	beq.n	800e00a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800dff2:	4b08      	ldr	r3, [pc, #32]	; (800e014 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800dff4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dff8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e002:	4904      	ldr	r1, [pc, #16]	; (800e014 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800e004:	4313      	orrs	r3, r2
 800e006:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800e00a:	7cbb      	ldrb	r3, [r7, #18]
}
 800e00c:	4618      	mov	r0, r3
 800e00e:	3718      	adds	r7, #24
 800e010:	46bd      	mov	sp, r7
 800e012:	bd80      	pop	{r7, pc}
 800e014:	40021000 	.word	0x40021000

0800e018 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800e018:	b580      	push	{r7, lr}
 800e01a:	b088      	sub	sp, #32
 800e01c:	af00      	add	r7, sp, #0
 800e01e:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 800e020:	2300      	movs	r3, #0
 800e022:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800e02a:	d13e      	bne.n	800e0aa <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800e02c:	4bbe      	ldr	r3, [pc, #760]	; (800e328 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 800e02e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e032:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e036:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 800e038:	693b      	ldr	r3, [r7, #16]
 800e03a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e03e:	d028      	beq.n	800e092 <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 800e040:	693b      	ldr	r3, [r7, #16]
 800e042:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e046:	f200 853e 	bhi.w	800eac6 <HAL_RCCEx_GetPeriphCLKFreq+0xaae>
 800e04a:	693b      	ldr	r3, [r7, #16]
 800e04c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e050:	d005      	beq.n	800e05e <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 800e052:	693b      	ldr	r3, [r7, #16]
 800e054:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e058:	d00e      	beq.n	800e078 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 800e05a:	f000 bd34 	b.w	800eac6 <HAL_RCCEx_GetPeriphCLKFreq+0xaae>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800e05e:	4bb2      	ldr	r3, [pc, #712]	; (800e328 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 800e060:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e064:	f003 0302 	and.w	r3, r3, #2
 800e068:	2b02      	cmp	r3, #2
 800e06a:	f040 852e 	bne.w	800eaca <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
        frequency = LSE_VALUE;
 800e06e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e072:	61fb      	str	r3, [r7, #28]
      break;
 800e074:	f000 bd29 	b.w	800eaca <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800e078:	4bab      	ldr	r3, [pc, #684]	; (800e328 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 800e07a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800e07e:	f003 0302 	and.w	r3, r3, #2
 800e082:	2b02      	cmp	r3, #2
 800e084:	f040 8523 	bne.w	800eace <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
          frequency = LSI_VALUE;
 800e088:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800e08c:	61fb      	str	r3, [r7, #28]
      break;
 800e08e:	f000 bd1e 	b.w	800eace <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800e092:	4ba5      	ldr	r3, [pc, #660]	; (800e328 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 800e094:	681b      	ldr	r3, [r3, #0]
 800e096:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800e09a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800e09e:	f040 8518 	bne.w	800ead2 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        frequency = HSE_VALUE / 32U;
 800e0a2:	4ba2      	ldr	r3, [pc, #648]	; (800e32c <HAL_RCCEx_GetPeriphCLKFreq+0x314>)
 800e0a4:	61fb      	str	r3, [r7, #28]
      break;
 800e0a6:	f000 bd14 	b.w	800ead2 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800e0aa:	4b9f      	ldr	r3, [pc, #636]	; (800e328 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 800e0ac:	68db      	ldr	r3, [r3, #12]
 800e0ae:	f003 0303 	and.w	r3, r3, #3
 800e0b2:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 800e0b4:	697b      	ldr	r3, [r7, #20]
 800e0b6:	2b03      	cmp	r3, #3
 800e0b8:	d036      	beq.n	800e128 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800e0ba:	697b      	ldr	r3, [r7, #20]
 800e0bc:	2b03      	cmp	r3, #3
 800e0be:	d840      	bhi.n	800e142 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 800e0c0:	697b      	ldr	r3, [r7, #20]
 800e0c2:	2b01      	cmp	r3, #1
 800e0c4:	d003      	beq.n	800e0ce <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 800e0c6:	697b      	ldr	r3, [r7, #20]
 800e0c8:	2b02      	cmp	r3, #2
 800e0ca:	d020      	beq.n	800e10e <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 800e0cc:	e039      	b.n	800e142 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800e0ce:	4b96      	ldr	r3, [pc, #600]	; (800e328 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 800e0d0:	681b      	ldr	r3, [r3, #0]
 800e0d2:	f003 0302 	and.w	r3, r3, #2
 800e0d6:	2b02      	cmp	r3, #2
 800e0d8:	d116      	bne.n	800e108 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800e0da:	4b93      	ldr	r3, [pc, #588]	; (800e328 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 800e0dc:	681b      	ldr	r3, [r3, #0]
 800e0de:	f003 0308 	and.w	r3, r3, #8
 800e0e2:	2b00      	cmp	r3, #0
 800e0e4:	d005      	beq.n	800e0f2 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 800e0e6:	4b90      	ldr	r3, [pc, #576]	; (800e328 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 800e0e8:	681b      	ldr	r3, [r3, #0]
 800e0ea:	091b      	lsrs	r3, r3, #4
 800e0ec:	f003 030f 	and.w	r3, r3, #15
 800e0f0:	e005      	b.n	800e0fe <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 800e0f2:	4b8d      	ldr	r3, [pc, #564]	; (800e328 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 800e0f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800e0f8:	0a1b      	lsrs	r3, r3, #8
 800e0fa:	f003 030f 	and.w	r3, r3, #15
 800e0fe:	4a8c      	ldr	r2, [pc, #560]	; (800e330 <HAL_RCCEx_GetPeriphCLKFreq+0x318>)
 800e100:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e104:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800e106:	e01f      	b.n	800e148 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800e108:	2300      	movs	r3, #0
 800e10a:	61bb      	str	r3, [r7, #24]
      break;
 800e10c:	e01c      	b.n	800e148 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800e10e:	4b86      	ldr	r3, [pc, #536]	; (800e328 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 800e110:	681b      	ldr	r3, [r3, #0]
 800e112:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e116:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e11a:	d102      	bne.n	800e122 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 800e11c:	4b85      	ldr	r3, [pc, #532]	; (800e334 <HAL_RCCEx_GetPeriphCLKFreq+0x31c>)
 800e11e:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800e120:	e012      	b.n	800e148 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800e122:	2300      	movs	r3, #0
 800e124:	61bb      	str	r3, [r7, #24]
      break;
 800e126:	e00f      	b.n	800e148 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800e128:	4b7f      	ldr	r3, [pc, #508]	; (800e328 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 800e12a:	681b      	ldr	r3, [r3, #0]
 800e12c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800e130:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800e134:	d102      	bne.n	800e13c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 800e136:	4b80      	ldr	r3, [pc, #512]	; (800e338 <HAL_RCCEx_GetPeriphCLKFreq+0x320>)
 800e138:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800e13a:	e005      	b.n	800e148 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800e13c:	2300      	movs	r3, #0
 800e13e:	61bb      	str	r3, [r7, #24]
      break;
 800e140:	e002      	b.n	800e148 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 800e142:	2300      	movs	r3, #0
 800e144:	61bb      	str	r3, [r7, #24]
      break;
 800e146:	bf00      	nop
    }

    switch(PeriphClk)
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800e14e:	f000 80d2 	beq.w	800e2f6 <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800e158:	f200 84bd 	bhi.w	800ead6 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800e162:	f000 80c8 	beq.w	800e2f6 <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
 800e166:	687b      	ldr	r3, [r7, #4]
 800e168:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800e16c:	f200 84b3 	bhi.w	800ead6 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e176:	f000 835b 	beq.w	800e830 <HAL_RCCEx_GetPeriphCLKFreq+0x818>
 800e17a:	687b      	ldr	r3, [r7, #4]
 800e17c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e180:	f200 84a9 	bhi.w	800ead6 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 800e184:	687b      	ldr	r3, [r7, #4]
 800e186:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e18a:	f000 847f 	beq.w	800ea8c <HAL_RCCEx_GetPeriphCLKFreq+0xa74>
 800e18e:	687b      	ldr	r3, [r7, #4]
 800e190:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e194:	f200 849f 	bhi.w	800ead6 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800e19e:	f000 82ce 	beq.w	800e73e <HAL_RCCEx_GetPeriphCLKFreq+0x726>
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800e1a8:	f200 8495 	bhi.w	800ead6 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e1b2:	f000 80a0 	beq.w	800e2f6 <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
 800e1b6:	687b      	ldr	r3, [r7, #4]
 800e1b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e1bc:	f200 848b 	bhi.w	800ead6 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 800e1c0:	687b      	ldr	r3, [r7, #4]
 800e1c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e1c6:	f000 808f 	beq.w	800e2e8 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e1d0:	f200 8481 	bhi.w	800ead6 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e1da:	d07e      	beq.n	800e2da <HAL_RCCEx_GetPeriphCLKFreq+0x2c2>
 800e1dc:	687b      	ldr	r3, [r7, #4]
 800e1de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e1e2:	f200 8478 	bhi.w	800ead6 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 800e1e6:	687b      	ldr	r3, [r7, #4]
 800e1e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e1ec:	f000 8404 	beq.w	800e9f8 <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>
 800e1f0:	687b      	ldr	r3, [r7, #4]
 800e1f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e1f6:	f200 846e 	bhi.w	800ead6 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 800e1fa:	687b      	ldr	r3, [r7, #4]
 800e1fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e200:	f000 83b0 	beq.w	800e964 <HAL_RCCEx_GetPeriphCLKFreq+0x94c>
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e20a:	f200 8464 	bhi.w	800ead6 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 800e20e:	687b      	ldr	r3, [r7, #4]
 800e210:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e214:	f000 837a 	beq.w	800e90c <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
 800e218:	687b      	ldr	r3, [r7, #4]
 800e21a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e21e:	f200 845a 	bhi.w	800ead6 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 800e222:	687b      	ldr	r3, [r7, #4]
 800e224:	2b80      	cmp	r3, #128	; 0x80
 800e226:	f000 8345 	beq.w	800e8b4 <HAL_RCCEx_GetPeriphCLKFreq+0x89c>
 800e22a:	687b      	ldr	r3, [r7, #4]
 800e22c:	2b80      	cmp	r3, #128	; 0x80
 800e22e:	f200 8452 	bhi.w	800ead6 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 800e232:	687b      	ldr	r3, [r7, #4]
 800e234:	2b20      	cmp	r3, #32
 800e236:	d84b      	bhi.n	800e2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	2b00      	cmp	r3, #0
 800e23c:	f000 844b 	beq.w	800ead6 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	3b01      	subs	r3, #1
 800e244:	2b1f      	cmp	r3, #31
 800e246:	f200 8446 	bhi.w	800ead6 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 800e24a:	a201      	add	r2, pc, #4	; (adr r2, 800e250 <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 800e24c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e250:	0800e43b 	.word	0x0800e43b
 800e254:	0800e4ab 	.word	0x0800e4ab
 800e258:	0800ead7 	.word	0x0800ead7
 800e25c:	0800e53f 	.word	0x0800e53f
 800e260:	0800ead7 	.word	0x0800ead7
 800e264:	0800ead7 	.word	0x0800ead7
 800e268:	0800ead7 	.word	0x0800ead7
 800e26c:	0800e5b7 	.word	0x0800e5b7
 800e270:	0800ead7 	.word	0x0800ead7
 800e274:	0800ead7 	.word	0x0800ead7
 800e278:	0800ead7 	.word	0x0800ead7
 800e27c:	0800ead7 	.word	0x0800ead7
 800e280:	0800ead7 	.word	0x0800ead7
 800e284:	0800ead7 	.word	0x0800ead7
 800e288:	0800ead7 	.word	0x0800ead7
 800e28c:	0800e63b 	.word	0x0800e63b
 800e290:	0800ead7 	.word	0x0800ead7
 800e294:	0800ead7 	.word	0x0800ead7
 800e298:	0800ead7 	.word	0x0800ead7
 800e29c:	0800ead7 	.word	0x0800ead7
 800e2a0:	0800ead7 	.word	0x0800ead7
 800e2a4:	0800ead7 	.word	0x0800ead7
 800e2a8:	0800ead7 	.word	0x0800ead7
 800e2ac:	0800ead7 	.word	0x0800ead7
 800e2b0:	0800ead7 	.word	0x0800ead7
 800e2b4:	0800ead7 	.word	0x0800ead7
 800e2b8:	0800ead7 	.word	0x0800ead7
 800e2bc:	0800ead7 	.word	0x0800ead7
 800e2c0:	0800ead7 	.word	0x0800ead7
 800e2c4:	0800ead7 	.word	0x0800ead7
 800e2c8:	0800ead7 	.word	0x0800ead7
 800e2cc:	0800e6bd 	.word	0x0800e6bd
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	2b40      	cmp	r3, #64	; 0x40
 800e2d4:	f000 82bd 	beq.w	800e852 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 800e2d8:	e3fd      	b.n	800ead6 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 800e2da:	69b9      	ldr	r1, [r7, #24]
 800e2dc:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800e2e0:	f000 fde6 	bl	800eeb0 <RCCEx_GetSAIxPeriphCLKFreq>
 800e2e4:	61f8      	str	r0, [r7, #28]
      break;
 800e2e6:	e3f7      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 800e2e8:	69b9      	ldr	r1, [r7, #24]
 800e2ea:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800e2ee:	f000 fddf 	bl	800eeb0 <RCCEx_GetSAIxPeriphCLKFreq>
 800e2f2:	61f8      	str	r0, [r7, #28]
      break;
 800e2f4:	e3f0      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 800e2f6:	4b0c      	ldr	r3, [pc, #48]	; (800e328 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 800e2f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e2fc:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 800e300:	613b      	str	r3, [r7, #16]
 800e302:	693b      	ldr	r3, [r7, #16]
 800e304:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800e308:	d018      	beq.n	800e33c <HAL_RCCEx_GetPeriphCLKFreq+0x324>
 800e30a:	693b      	ldr	r3, [r7, #16]
 800e30c:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800e310:	f200 808b 	bhi.w	800e42a <HAL_RCCEx_GetPeriphCLKFreq+0x412>
 800e314:	693b      	ldr	r3, [r7, #16]
 800e316:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800e31a:	d059      	beq.n	800e3d0 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
 800e31c:	693b      	ldr	r3, [r7, #16]
 800e31e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800e322:	d028      	beq.n	800e376 <HAL_RCCEx_GetPeriphCLKFreq+0x35e>
          break;
 800e324:	e081      	b.n	800e42a <HAL_RCCEx_GetPeriphCLKFreq+0x412>
 800e326:	bf00      	nop
 800e328:	40021000 	.word	0x40021000
 800e32c:	0003d090 	.word	0x0003d090
 800e330:	08016488 	.word	0x08016488
 800e334:	00f42400 	.word	0x00f42400
 800e338:	007a1200 	.word	0x007a1200
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800e33c:	4bae      	ldr	r3, [pc, #696]	; (800e5f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800e33e:	681b      	ldr	r3, [r3, #0]
 800e340:	f003 0302 	and.w	r3, r3, #2
 800e344:	2b02      	cmp	r3, #2
 800e346:	d172      	bne.n	800e42e <HAL_RCCEx_GetPeriphCLKFreq+0x416>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800e348:	4bab      	ldr	r3, [pc, #684]	; (800e5f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800e34a:	681b      	ldr	r3, [r3, #0]
 800e34c:	f003 0308 	and.w	r3, r3, #8
 800e350:	2b00      	cmp	r3, #0
 800e352:	d005      	beq.n	800e360 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
 800e354:	4ba8      	ldr	r3, [pc, #672]	; (800e5f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800e356:	681b      	ldr	r3, [r3, #0]
 800e358:	091b      	lsrs	r3, r3, #4
 800e35a:	f003 030f 	and.w	r3, r3, #15
 800e35e:	e005      	b.n	800e36c <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 800e360:	4ba5      	ldr	r3, [pc, #660]	; (800e5f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800e362:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800e366:	0a1b      	lsrs	r3, r3, #8
 800e368:	f003 030f 	and.w	r3, r3, #15
 800e36c:	4aa3      	ldr	r2, [pc, #652]	; (800e5fc <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>)
 800e36e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e372:	61fb      	str	r3, [r7, #28]
          break;
 800e374:	e05b      	b.n	800e42e <HAL_RCCEx_GetPeriphCLKFreq+0x416>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800e376:	4ba0      	ldr	r3, [pc, #640]	; (800e5f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800e378:	681b      	ldr	r3, [r3, #0]
 800e37a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e37e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800e382:	d156      	bne.n	800e432 <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800e384:	4b9c      	ldr	r3, [pc, #624]	; (800e5f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800e386:	68db      	ldr	r3, [r3, #12]
 800e388:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800e38c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e390:	d14f      	bne.n	800e432 <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800e392:	4b99      	ldr	r3, [pc, #612]	; (800e5f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800e394:	68db      	ldr	r3, [r3, #12]
 800e396:	0a1b      	lsrs	r3, r3, #8
 800e398:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e39c:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800e39e:	69bb      	ldr	r3, [r7, #24]
 800e3a0:	68fa      	ldr	r2, [r7, #12]
 800e3a2:	fb02 f203 	mul.w	r2, r2, r3
 800e3a6:	4b94      	ldr	r3, [pc, #592]	; (800e5f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800e3a8:	68db      	ldr	r3, [r3, #12]
 800e3aa:	091b      	lsrs	r3, r3, #4
 800e3ac:	f003 0307 	and.w	r3, r3, #7
 800e3b0:	3301      	adds	r3, #1
 800e3b2:	fbb2 f3f3 	udiv	r3, r2, r3
 800e3b6:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800e3b8:	4b8f      	ldr	r3, [pc, #572]	; (800e5f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800e3ba:	68db      	ldr	r3, [r3, #12]
 800e3bc:	0d5b      	lsrs	r3, r3, #21
 800e3be:	f003 0303 	and.w	r3, r3, #3
 800e3c2:	3301      	adds	r3, #1
 800e3c4:	005b      	lsls	r3, r3, #1
 800e3c6:	69ba      	ldr	r2, [r7, #24]
 800e3c8:	fbb2 f3f3 	udiv	r3, r2, r3
 800e3cc:	61fb      	str	r3, [r7, #28]
          break;
 800e3ce:	e030      	b.n	800e432 <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 800e3d0:	4b89      	ldr	r3, [pc, #548]	; (800e5f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800e3d2:	681b      	ldr	r3, [r3, #0]
 800e3d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800e3d8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800e3dc:	d12b      	bne.n	800e436 <HAL_RCCEx_GetPeriphCLKFreq+0x41e>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 800e3de:	4b86      	ldr	r3, [pc, #536]	; (800e5f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800e3e0:	691b      	ldr	r3, [r3, #16]
 800e3e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800e3e6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e3ea:	d124      	bne.n	800e436 <HAL_RCCEx_GetPeriphCLKFreq+0x41e>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800e3ec:	4b82      	ldr	r3, [pc, #520]	; (800e5f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800e3ee:	691b      	ldr	r3, [r3, #16]
 800e3f0:	0a1b      	lsrs	r3, r3, #8
 800e3f2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e3f6:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800e3f8:	69bb      	ldr	r3, [r7, #24]
 800e3fa:	68fa      	ldr	r2, [r7, #12]
 800e3fc:	fb02 f203 	mul.w	r2, r2, r3
 800e400:	4b7d      	ldr	r3, [pc, #500]	; (800e5f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800e402:	68db      	ldr	r3, [r3, #12]
 800e404:	091b      	lsrs	r3, r3, #4
 800e406:	f003 0307 	and.w	r3, r3, #7
 800e40a:	3301      	adds	r3, #1
 800e40c:	fbb2 f3f3 	udiv	r3, r2, r3
 800e410:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 800e412:	4b79      	ldr	r3, [pc, #484]	; (800e5f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800e414:	691b      	ldr	r3, [r3, #16]
 800e416:	0d5b      	lsrs	r3, r3, #21
 800e418:	f003 0303 	and.w	r3, r3, #3
 800e41c:	3301      	adds	r3, #1
 800e41e:	005b      	lsls	r3, r3, #1
 800e420:	69ba      	ldr	r2, [r7, #24]
 800e422:	fbb2 f3f3 	udiv	r3, r2, r3
 800e426:	61fb      	str	r3, [r7, #28]
          break;
 800e428:	e005      	b.n	800e436 <HAL_RCCEx_GetPeriphCLKFreq+0x41e>
          break;
 800e42a:	bf00      	nop
 800e42c:	e354      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e42e:	bf00      	nop
 800e430:	e352      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e432:	bf00      	nop
 800e434:	e350      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e436:	bf00      	nop
        break;
 800e438:	e34e      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800e43a:	4b6f      	ldr	r3, [pc, #444]	; (800e5f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800e43c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e440:	f003 0303 	and.w	r3, r3, #3
 800e444:	613b      	str	r3, [r7, #16]
 800e446:	693b      	ldr	r3, [r7, #16]
 800e448:	2b03      	cmp	r3, #3
 800e44a:	d828      	bhi.n	800e49e <HAL_RCCEx_GetPeriphCLKFreq+0x486>
 800e44c:	a201      	add	r2, pc, #4	; (adr r2, 800e454 <HAL_RCCEx_GetPeriphCLKFreq+0x43c>)
 800e44e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e452:	bf00      	nop
 800e454:	0800e465 	.word	0x0800e465
 800e458:	0800e46d 	.word	0x0800e46d
 800e45c:	0800e475 	.word	0x0800e475
 800e460:	0800e489 	.word	0x0800e489
          frequency = HAL_RCC_GetPCLK2Freq();
 800e464:	f7ff fa46 	bl	800d8f4 <HAL_RCC_GetPCLK2Freq>
 800e468:	61f8      	str	r0, [r7, #28]
          break;
 800e46a:	e01d      	b.n	800e4a8 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
          frequency = HAL_RCC_GetSysClockFreq();
 800e46c:	f7ff f994 	bl	800d798 <HAL_RCC_GetSysClockFreq>
 800e470:	61f8      	str	r0, [r7, #28]
          break;
 800e472:	e019      	b.n	800e4a8 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800e474:	4b60      	ldr	r3, [pc, #384]	; (800e5f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800e476:	681b      	ldr	r3, [r3, #0]
 800e478:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e47c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e480:	d10f      	bne.n	800e4a2 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
            frequency = HSI_VALUE;
 800e482:	4b5f      	ldr	r3, [pc, #380]	; (800e600 <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>)
 800e484:	61fb      	str	r3, [r7, #28]
          break;
 800e486:	e00c      	b.n	800e4a2 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800e488:	4b5b      	ldr	r3, [pc, #364]	; (800e5f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800e48a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e48e:	f003 0302 	and.w	r3, r3, #2
 800e492:	2b02      	cmp	r3, #2
 800e494:	d107      	bne.n	800e4a6 <HAL_RCCEx_GetPeriphCLKFreq+0x48e>
            frequency = LSE_VALUE;
 800e496:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e49a:	61fb      	str	r3, [r7, #28]
          break;
 800e49c:	e003      	b.n	800e4a6 <HAL_RCCEx_GetPeriphCLKFreq+0x48e>
          break;
 800e49e:	bf00      	nop
 800e4a0:	e31a      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e4a2:	bf00      	nop
 800e4a4:	e318      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e4a6:	bf00      	nop
        break;
 800e4a8:	e316      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800e4aa:	4b53      	ldr	r3, [pc, #332]	; (800e5f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800e4ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e4b0:	f003 030c 	and.w	r3, r3, #12
 800e4b4:	613b      	str	r3, [r7, #16]
 800e4b6:	693b      	ldr	r3, [r7, #16]
 800e4b8:	2b0c      	cmp	r3, #12
 800e4ba:	d83a      	bhi.n	800e532 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
 800e4bc:	a201      	add	r2, pc, #4	; (adr r2, 800e4c4 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>)
 800e4be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e4c2:	bf00      	nop
 800e4c4:	0800e4f9 	.word	0x0800e4f9
 800e4c8:	0800e533 	.word	0x0800e533
 800e4cc:	0800e533 	.word	0x0800e533
 800e4d0:	0800e533 	.word	0x0800e533
 800e4d4:	0800e501 	.word	0x0800e501
 800e4d8:	0800e533 	.word	0x0800e533
 800e4dc:	0800e533 	.word	0x0800e533
 800e4e0:	0800e533 	.word	0x0800e533
 800e4e4:	0800e509 	.word	0x0800e509
 800e4e8:	0800e533 	.word	0x0800e533
 800e4ec:	0800e533 	.word	0x0800e533
 800e4f0:	0800e533 	.word	0x0800e533
 800e4f4:	0800e51d 	.word	0x0800e51d
          frequency = HAL_RCC_GetPCLK1Freq();
 800e4f8:	f7ff f9e6 	bl	800d8c8 <HAL_RCC_GetPCLK1Freq>
 800e4fc:	61f8      	str	r0, [r7, #28]
          break;
 800e4fe:	e01d      	b.n	800e53c <HAL_RCCEx_GetPeriphCLKFreq+0x524>
          frequency = HAL_RCC_GetSysClockFreq();
 800e500:	f7ff f94a 	bl	800d798 <HAL_RCC_GetSysClockFreq>
 800e504:	61f8      	str	r0, [r7, #28]
          break;
 800e506:	e019      	b.n	800e53c <HAL_RCCEx_GetPeriphCLKFreq+0x524>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800e508:	4b3b      	ldr	r3, [pc, #236]	; (800e5f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800e50a:	681b      	ldr	r3, [r3, #0]
 800e50c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e510:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e514:	d10f      	bne.n	800e536 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
            frequency = HSI_VALUE;
 800e516:	4b3a      	ldr	r3, [pc, #232]	; (800e600 <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>)
 800e518:	61fb      	str	r3, [r7, #28]
          break;
 800e51a:	e00c      	b.n	800e536 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800e51c:	4b36      	ldr	r3, [pc, #216]	; (800e5f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800e51e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e522:	f003 0302 	and.w	r3, r3, #2
 800e526:	2b02      	cmp	r3, #2
 800e528:	d107      	bne.n	800e53a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
            frequency = LSE_VALUE;
 800e52a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e52e:	61fb      	str	r3, [r7, #28]
          break;
 800e530:	e003      	b.n	800e53a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
          break;
 800e532:	bf00      	nop
 800e534:	e2d0      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e536:	bf00      	nop
 800e538:	e2ce      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e53a:	bf00      	nop
        break;
 800e53c:	e2cc      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800e53e:	4b2e      	ldr	r3, [pc, #184]	; (800e5f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800e540:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e544:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800e548:	613b      	str	r3, [r7, #16]
 800e54a:	693b      	ldr	r3, [r7, #16]
 800e54c:	2b30      	cmp	r3, #48	; 0x30
 800e54e:	d021      	beq.n	800e594 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>
 800e550:	693b      	ldr	r3, [r7, #16]
 800e552:	2b30      	cmp	r3, #48	; 0x30
 800e554:	d829      	bhi.n	800e5aa <HAL_RCCEx_GetPeriphCLKFreq+0x592>
 800e556:	693b      	ldr	r3, [r7, #16]
 800e558:	2b20      	cmp	r3, #32
 800e55a:	d011      	beq.n	800e580 <HAL_RCCEx_GetPeriphCLKFreq+0x568>
 800e55c:	693b      	ldr	r3, [r7, #16]
 800e55e:	2b20      	cmp	r3, #32
 800e560:	d823      	bhi.n	800e5aa <HAL_RCCEx_GetPeriphCLKFreq+0x592>
 800e562:	693b      	ldr	r3, [r7, #16]
 800e564:	2b00      	cmp	r3, #0
 800e566:	d003      	beq.n	800e570 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
 800e568:	693b      	ldr	r3, [r7, #16]
 800e56a:	2b10      	cmp	r3, #16
 800e56c:	d004      	beq.n	800e578 <HAL_RCCEx_GetPeriphCLKFreq+0x560>
          break;
 800e56e:	e01c      	b.n	800e5aa <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          frequency = HAL_RCC_GetPCLK1Freq();
 800e570:	f7ff f9aa 	bl	800d8c8 <HAL_RCC_GetPCLK1Freq>
 800e574:	61f8      	str	r0, [r7, #28]
          break;
 800e576:	e01d      	b.n	800e5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
          frequency = HAL_RCC_GetSysClockFreq();
 800e578:	f7ff f90e 	bl	800d798 <HAL_RCC_GetSysClockFreq>
 800e57c:	61f8      	str	r0, [r7, #28]
          break;
 800e57e:	e019      	b.n	800e5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800e580:	4b1d      	ldr	r3, [pc, #116]	; (800e5f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800e582:	681b      	ldr	r3, [r3, #0]
 800e584:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e588:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e58c:	d10f      	bne.n	800e5ae <HAL_RCCEx_GetPeriphCLKFreq+0x596>
            frequency = HSI_VALUE;
 800e58e:	4b1c      	ldr	r3, [pc, #112]	; (800e600 <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>)
 800e590:	61fb      	str	r3, [r7, #28]
          break;
 800e592:	e00c      	b.n	800e5ae <HAL_RCCEx_GetPeriphCLKFreq+0x596>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800e594:	4b18      	ldr	r3, [pc, #96]	; (800e5f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800e596:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e59a:	f003 0302 	and.w	r3, r3, #2
 800e59e:	2b02      	cmp	r3, #2
 800e5a0:	d107      	bne.n	800e5b2 <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
            frequency = LSE_VALUE;
 800e5a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e5a6:	61fb      	str	r3, [r7, #28]
          break;
 800e5a8:	e003      	b.n	800e5b2 <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
          break;
 800e5aa:	bf00      	nop
 800e5ac:	e294      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e5ae:	bf00      	nop
 800e5b0:	e292      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e5b2:	bf00      	nop
        break;
 800e5b4:	e290      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800e5b6:	4b10      	ldr	r3, [pc, #64]	; (800e5f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800e5b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e5bc:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800e5c0:	613b      	str	r3, [r7, #16]
 800e5c2:	693b      	ldr	r3, [r7, #16]
 800e5c4:	2bc0      	cmp	r3, #192	; 0xc0
 800e5c6:	d027      	beq.n	800e618 <HAL_RCCEx_GetPeriphCLKFreq+0x600>
 800e5c8:	693b      	ldr	r3, [r7, #16]
 800e5ca:	2bc0      	cmp	r3, #192	; 0xc0
 800e5cc:	d82f      	bhi.n	800e62e <HAL_RCCEx_GetPeriphCLKFreq+0x616>
 800e5ce:	693b      	ldr	r3, [r7, #16]
 800e5d0:	2b80      	cmp	r3, #128	; 0x80
 800e5d2:	d017      	beq.n	800e604 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>
 800e5d4:	693b      	ldr	r3, [r7, #16]
 800e5d6:	2b80      	cmp	r3, #128	; 0x80
 800e5d8:	d829      	bhi.n	800e62e <HAL_RCCEx_GetPeriphCLKFreq+0x616>
 800e5da:	693b      	ldr	r3, [r7, #16]
 800e5dc:	2b00      	cmp	r3, #0
 800e5de:	d003      	beq.n	800e5e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>
 800e5e0:	693b      	ldr	r3, [r7, #16]
 800e5e2:	2b40      	cmp	r3, #64	; 0x40
 800e5e4:	d004      	beq.n	800e5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>
          break;
 800e5e6:	e022      	b.n	800e62e <HAL_RCCEx_GetPeriphCLKFreq+0x616>
          frequency = HAL_RCC_GetPCLK1Freq();
 800e5e8:	f7ff f96e 	bl	800d8c8 <HAL_RCC_GetPCLK1Freq>
 800e5ec:	61f8      	str	r0, [r7, #28]
          break;
 800e5ee:	e023      	b.n	800e638 <HAL_RCCEx_GetPeriphCLKFreq+0x620>
          frequency = HAL_RCC_GetSysClockFreq();
 800e5f0:	f7ff f8d2 	bl	800d798 <HAL_RCC_GetSysClockFreq>
 800e5f4:	61f8      	str	r0, [r7, #28]
          break;
 800e5f6:	e01f      	b.n	800e638 <HAL_RCCEx_GetPeriphCLKFreq+0x620>
 800e5f8:	40021000 	.word	0x40021000
 800e5fc:	08016488 	.word	0x08016488
 800e600:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800e604:	4ba9      	ldr	r3, [pc, #676]	; (800e8ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e606:	681b      	ldr	r3, [r3, #0]
 800e608:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e60c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e610:	d10f      	bne.n	800e632 <HAL_RCCEx_GetPeriphCLKFreq+0x61a>
            frequency = HSI_VALUE;
 800e612:	4ba7      	ldr	r3, [pc, #668]	; (800e8b0 <HAL_RCCEx_GetPeriphCLKFreq+0x898>)
 800e614:	61fb      	str	r3, [r7, #28]
          break;
 800e616:	e00c      	b.n	800e632 <HAL_RCCEx_GetPeriphCLKFreq+0x61a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800e618:	4ba4      	ldr	r3, [pc, #656]	; (800e8ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e61a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e61e:	f003 0302 	and.w	r3, r3, #2
 800e622:	2b02      	cmp	r3, #2
 800e624:	d107      	bne.n	800e636 <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
            frequency = LSE_VALUE;
 800e626:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e62a:	61fb      	str	r3, [r7, #28]
          break;
 800e62c:	e003      	b.n	800e636 <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          break;
 800e62e:	bf00      	nop
 800e630:	e252      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e632:	bf00      	nop
 800e634:	e250      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e636:	bf00      	nop
        break;
 800e638:	e24e      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800e63a:	4b9c      	ldr	r3, [pc, #624]	; (800e8ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e63c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e640:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e644:	613b      	str	r3, [r7, #16]
 800e646:	693b      	ldr	r3, [r7, #16]
 800e648:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e64c:	d025      	beq.n	800e69a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
 800e64e:	693b      	ldr	r3, [r7, #16]
 800e650:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e654:	d82c      	bhi.n	800e6b0 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
 800e656:	693b      	ldr	r3, [r7, #16]
 800e658:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e65c:	d013      	beq.n	800e686 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
 800e65e:	693b      	ldr	r3, [r7, #16]
 800e660:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e664:	d824      	bhi.n	800e6b0 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
 800e666:	693b      	ldr	r3, [r7, #16]
 800e668:	2b00      	cmp	r3, #0
 800e66a:	d004      	beq.n	800e676 <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
 800e66c:	693b      	ldr	r3, [r7, #16]
 800e66e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e672:	d004      	beq.n	800e67e <HAL_RCCEx_GetPeriphCLKFreq+0x666>
          break;
 800e674:	e01c      	b.n	800e6b0 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
          frequency = HAL_RCC_GetPCLK1Freq();
 800e676:	f7ff f927 	bl	800d8c8 <HAL_RCC_GetPCLK1Freq>
 800e67a:	61f8      	str	r0, [r7, #28]
          break;
 800e67c:	e01d      	b.n	800e6ba <HAL_RCCEx_GetPeriphCLKFreq+0x6a2>
          frequency = HAL_RCC_GetSysClockFreq();
 800e67e:	f7ff f88b 	bl	800d798 <HAL_RCC_GetSysClockFreq>
 800e682:	61f8      	str	r0, [r7, #28]
          break;
 800e684:	e019      	b.n	800e6ba <HAL_RCCEx_GetPeriphCLKFreq+0x6a2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800e686:	4b89      	ldr	r3, [pc, #548]	; (800e8ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e688:	681b      	ldr	r3, [r3, #0]
 800e68a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e68e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e692:	d10f      	bne.n	800e6b4 <HAL_RCCEx_GetPeriphCLKFreq+0x69c>
            frequency = HSI_VALUE;
 800e694:	4b86      	ldr	r3, [pc, #536]	; (800e8b0 <HAL_RCCEx_GetPeriphCLKFreq+0x898>)
 800e696:	61fb      	str	r3, [r7, #28]
          break;
 800e698:	e00c      	b.n	800e6b4 <HAL_RCCEx_GetPeriphCLKFreq+0x69c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800e69a:	4b84      	ldr	r3, [pc, #528]	; (800e8ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e69c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e6a0:	f003 0302 	and.w	r3, r3, #2
 800e6a4:	2b02      	cmp	r3, #2
 800e6a6:	d107      	bne.n	800e6b8 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
            frequency = LSE_VALUE;
 800e6a8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e6ac:	61fb      	str	r3, [r7, #28]
          break;
 800e6ae:	e003      	b.n	800e6b8 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          break;
 800e6b0:	bf00      	nop
 800e6b2:	e211      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e6b4:	bf00      	nop
 800e6b6:	e20f      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e6b8:	bf00      	nop
        break;
 800e6ba:	e20d      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800e6bc:	4b7b      	ldr	r3, [pc, #492]	; (800e8ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e6be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e6c2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800e6c6:	613b      	str	r3, [r7, #16]
 800e6c8:	693b      	ldr	r3, [r7, #16]
 800e6ca:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800e6ce:	d025      	beq.n	800e71c <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800e6d0:	693b      	ldr	r3, [r7, #16]
 800e6d2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800e6d6:	d82c      	bhi.n	800e732 <HAL_RCCEx_GetPeriphCLKFreq+0x71a>
 800e6d8:	693b      	ldr	r3, [r7, #16]
 800e6da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e6de:	d013      	beq.n	800e708 <HAL_RCCEx_GetPeriphCLKFreq+0x6f0>
 800e6e0:	693b      	ldr	r3, [r7, #16]
 800e6e2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e6e6:	d824      	bhi.n	800e732 <HAL_RCCEx_GetPeriphCLKFreq+0x71a>
 800e6e8:	693b      	ldr	r3, [r7, #16]
 800e6ea:	2b00      	cmp	r3, #0
 800e6ec:	d004      	beq.n	800e6f8 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
 800e6ee:	693b      	ldr	r3, [r7, #16]
 800e6f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e6f4:	d004      	beq.n	800e700 <HAL_RCCEx_GetPeriphCLKFreq+0x6e8>
          break;
 800e6f6:	e01c      	b.n	800e732 <HAL_RCCEx_GetPeriphCLKFreq+0x71a>
          frequency = HAL_RCC_GetPCLK1Freq();
 800e6f8:	f7ff f8e6 	bl	800d8c8 <HAL_RCC_GetPCLK1Freq>
 800e6fc:	61f8      	str	r0, [r7, #28]
          break;
 800e6fe:	e01d      	b.n	800e73c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
          frequency = HAL_RCC_GetSysClockFreq();
 800e700:	f7ff f84a 	bl	800d798 <HAL_RCC_GetSysClockFreq>
 800e704:	61f8      	str	r0, [r7, #28]
          break;
 800e706:	e019      	b.n	800e73c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800e708:	4b68      	ldr	r3, [pc, #416]	; (800e8ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e70a:	681b      	ldr	r3, [r3, #0]
 800e70c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e710:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e714:	d10f      	bne.n	800e736 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
            frequency = HSI_VALUE;
 800e716:	4b66      	ldr	r3, [pc, #408]	; (800e8b0 <HAL_RCCEx_GetPeriphCLKFreq+0x898>)
 800e718:	61fb      	str	r3, [r7, #28]
          break;
 800e71a:	e00c      	b.n	800e736 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800e71c:	4b63      	ldr	r3, [pc, #396]	; (800e8ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e71e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e722:	f003 0302 	and.w	r3, r3, #2
 800e726:	2b02      	cmp	r3, #2
 800e728:	d107      	bne.n	800e73a <HAL_RCCEx_GetPeriphCLKFreq+0x722>
            frequency = LSE_VALUE;
 800e72a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e72e:	61fb      	str	r3, [r7, #28]
          break;
 800e730:	e003      	b.n	800e73a <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          break;
 800e732:	bf00      	nop
 800e734:	e1d0      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e736:	bf00      	nop
 800e738:	e1ce      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e73a:	bf00      	nop
        break;
 800e73c:	e1cc      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800e73e:	4b5b      	ldr	r3, [pc, #364]	; (800e8ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e740:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e744:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800e748:	613b      	str	r3, [r7, #16]
 800e74a:	693b      	ldr	r3, [r7, #16]
 800e74c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800e750:	d00c      	beq.n	800e76c <HAL_RCCEx_GetPeriphCLKFreq+0x754>
 800e752:	693b      	ldr	r3, [r7, #16]
 800e754:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800e758:	d864      	bhi.n	800e824 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
 800e75a:	693b      	ldr	r3, [r7, #16]
 800e75c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800e760:	d008      	beq.n	800e774 <HAL_RCCEx_GetPeriphCLKFreq+0x75c>
 800e762:	693b      	ldr	r3, [r7, #16]
 800e764:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800e768:	d030      	beq.n	800e7cc <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>
          break;
 800e76a:	e05b      	b.n	800e824 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
          frequency = HAL_RCC_GetSysClockFreq();
 800e76c:	f7ff f814 	bl	800d798 <HAL_RCC_GetSysClockFreq>
 800e770:	61f8      	str	r0, [r7, #28]
          break;
 800e772:	e05c      	b.n	800e82e <HAL_RCCEx_GetPeriphCLKFreq+0x816>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 800e774:	4b4d      	ldr	r3, [pc, #308]	; (800e8ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e776:	681b      	ldr	r3, [r3, #0]
 800e778:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800e77c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800e780:	d152      	bne.n	800e828 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
 800e782:	4b4a      	ldr	r3, [pc, #296]	; (800e8ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e784:	691b      	ldr	r3, [r3, #16]
 800e786:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800e78a:	2b00      	cmp	r3, #0
 800e78c:	d04c      	beq.n	800e828 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800e78e:	4b47      	ldr	r3, [pc, #284]	; (800e8ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e790:	691b      	ldr	r3, [r3, #16]
 800e792:	0a1b      	lsrs	r3, r3, #8
 800e794:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e798:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800e79a:	69bb      	ldr	r3, [r7, #24]
 800e79c:	68fa      	ldr	r2, [r7, #12]
 800e79e:	fb02 f203 	mul.w	r2, r2, r3
 800e7a2:	4b42      	ldr	r3, [pc, #264]	; (800e8ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e7a4:	68db      	ldr	r3, [r3, #12]
 800e7a6:	091b      	lsrs	r3, r3, #4
 800e7a8:	f003 0307 	and.w	r3, r3, #7
 800e7ac:	3301      	adds	r3, #1
 800e7ae:	fbb2 f3f3 	udiv	r3, r2, r3
 800e7b2:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 800e7b4:	4b3d      	ldr	r3, [pc, #244]	; (800e8ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e7b6:	691b      	ldr	r3, [r3, #16]
 800e7b8:	0e5b      	lsrs	r3, r3, #25
 800e7ba:	f003 0303 	and.w	r3, r3, #3
 800e7be:	3301      	adds	r3, #1
 800e7c0:	005b      	lsls	r3, r3, #1
 800e7c2:	69ba      	ldr	r2, [r7, #24]
 800e7c4:	fbb2 f3f3 	udiv	r3, r2, r3
 800e7c8:	61fb      	str	r3, [r7, #28]
          break;
 800e7ca:	e02d      	b.n	800e828 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 800e7cc:	4b37      	ldr	r3, [pc, #220]	; (800e8ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e7ce:	681b      	ldr	r3, [r3, #0]
 800e7d0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800e7d4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800e7d8:	d128      	bne.n	800e82c <HAL_RCCEx_GetPeriphCLKFreq+0x814>
 800e7da:	4b34      	ldr	r3, [pc, #208]	; (800e8ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e7dc:	695b      	ldr	r3, [r3, #20]
 800e7de:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800e7e2:	2b00      	cmp	r3, #0
 800e7e4:	d022      	beq.n	800e82c <HAL_RCCEx_GetPeriphCLKFreq+0x814>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800e7e6:	4b31      	ldr	r3, [pc, #196]	; (800e8ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e7e8:	695b      	ldr	r3, [r3, #20]
 800e7ea:	0a1b      	lsrs	r3, r3, #8
 800e7ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e7f0:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800e7f2:	69bb      	ldr	r3, [r7, #24]
 800e7f4:	68fa      	ldr	r2, [r7, #12]
 800e7f6:	fb02 f203 	mul.w	r2, r2, r3
 800e7fa:	4b2c      	ldr	r3, [pc, #176]	; (800e8ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e7fc:	68db      	ldr	r3, [r3, #12]
 800e7fe:	091b      	lsrs	r3, r3, #4
 800e800:	f003 0307 	and.w	r3, r3, #7
 800e804:	3301      	adds	r3, #1
 800e806:	fbb2 f3f3 	udiv	r3, r2, r3
 800e80a:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 800e80c:	4b27      	ldr	r3, [pc, #156]	; (800e8ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e80e:	695b      	ldr	r3, [r3, #20]
 800e810:	0e5b      	lsrs	r3, r3, #25
 800e812:	f003 0303 	and.w	r3, r3, #3
 800e816:	3301      	adds	r3, #1
 800e818:	005b      	lsls	r3, r3, #1
 800e81a:	69ba      	ldr	r2, [r7, #24]
 800e81c:	fbb2 f3f3 	udiv	r3, r2, r3
 800e820:	61fb      	str	r3, [r7, #28]
          break;
 800e822:	e003      	b.n	800e82c <HAL_RCCEx_GetPeriphCLKFreq+0x814>
          break;
 800e824:	bf00      	nop
 800e826:	e157      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e828:	bf00      	nop
 800e82a:	e155      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e82c:	bf00      	nop
        break;
 800e82e:	e153      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 800e830:	4b1e      	ldr	r3, [pc, #120]	; (800e8ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e832:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e836:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800e83a:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 800e83c:	693b      	ldr	r3, [r7, #16]
 800e83e:	2b00      	cmp	r3, #0
 800e840:	d103      	bne.n	800e84a <HAL_RCCEx_GetPeriphCLKFreq+0x832>
          frequency = HAL_RCC_GetPCLK2Freq();
 800e842:	f7ff f857 	bl	800d8f4 <HAL_RCC_GetPCLK2Freq>
 800e846:	61f8      	str	r0, [r7, #28]
        break;
 800e848:	e146      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          frequency = HAL_RCC_GetSysClockFreq();
 800e84a:	f7fe ffa5 	bl	800d798 <HAL_RCC_GetSysClockFreq>
 800e84e:	61f8      	str	r0, [r7, #28]
        break;
 800e850:	e142      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800e852:	4b16      	ldr	r3, [pc, #88]	; (800e8ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e854:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e858:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800e85c:	613b      	str	r3, [r7, #16]
 800e85e:	693b      	ldr	r3, [r7, #16]
 800e860:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e864:	d013      	beq.n	800e88e <HAL_RCCEx_GetPeriphCLKFreq+0x876>
 800e866:	693b      	ldr	r3, [r7, #16]
 800e868:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e86c:	d819      	bhi.n	800e8a2 <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
 800e86e:	693b      	ldr	r3, [r7, #16]
 800e870:	2b00      	cmp	r3, #0
 800e872:	d004      	beq.n	800e87e <HAL_RCCEx_GetPeriphCLKFreq+0x866>
 800e874:	693b      	ldr	r3, [r7, #16]
 800e876:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e87a:	d004      	beq.n	800e886 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
          break;
 800e87c:	e011      	b.n	800e8a2 <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
          frequency = HAL_RCC_GetPCLK1Freq();
 800e87e:	f7ff f823 	bl	800d8c8 <HAL_RCC_GetPCLK1Freq>
 800e882:	61f8      	str	r0, [r7, #28]
          break;
 800e884:	e010      	b.n	800e8a8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>
          frequency = HAL_RCC_GetSysClockFreq();
 800e886:	f7fe ff87 	bl	800d798 <HAL_RCC_GetSysClockFreq>
 800e88a:	61f8      	str	r0, [r7, #28]
          break;
 800e88c:	e00c      	b.n	800e8a8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800e88e:	4b07      	ldr	r3, [pc, #28]	; (800e8ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e890:	681b      	ldr	r3, [r3, #0]
 800e892:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e896:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e89a:	d104      	bne.n	800e8a6 <HAL_RCCEx_GetPeriphCLKFreq+0x88e>
            frequency = HSI_VALUE;
 800e89c:	4b04      	ldr	r3, [pc, #16]	; (800e8b0 <HAL_RCCEx_GetPeriphCLKFreq+0x898>)
 800e89e:	61fb      	str	r3, [r7, #28]
          break;
 800e8a0:	e001      	b.n	800e8a6 <HAL_RCCEx_GetPeriphCLKFreq+0x88e>
          break;
 800e8a2:	bf00      	nop
 800e8a4:	e118      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e8a6:	bf00      	nop
        break;
 800e8a8:	e116      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800e8aa:	bf00      	nop
 800e8ac:	40021000 	.word	0x40021000
 800e8b0:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800e8b4:	4b8b      	ldr	r3, [pc, #556]	; (800eae4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800e8b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e8ba:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800e8be:	613b      	str	r3, [r7, #16]
 800e8c0:	693b      	ldr	r3, [r7, #16]
 800e8c2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e8c6:	d013      	beq.n	800e8f0 <HAL_RCCEx_GetPeriphCLKFreq+0x8d8>
 800e8c8:	693b      	ldr	r3, [r7, #16]
 800e8ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e8ce:	d819      	bhi.n	800e904 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
 800e8d0:	693b      	ldr	r3, [r7, #16]
 800e8d2:	2b00      	cmp	r3, #0
 800e8d4:	d004      	beq.n	800e8e0 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 800e8d6:	693b      	ldr	r3, [r7, #16]
 800e8d8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800e8dc:	d004      	beq.n	800e8e8 <HAL_RCCEx_GetPeriphCLKFreq+0x8d0>
          break;
 800e8de:	e011      	b.n	800e904 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
          frequency = HAL_RCC_GetPCLK1Freq();
 800e8e0:	f7fe fff2 	bl	800d8c8 <HAL_RCC_GetPCLK1Freq>
 800e8e4:	61f8      	str	r0, [r7, #28]
          break;
 800e8e6:	e010      	b.n	800e90a <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
          frequency = HAL_RCC_GetSysClockFreq();
 800e8e8:	f7fe ff56 	bl	800d798 <HAL_RCC_GetSysClockFreq>
 800e8ec:	61f8      	str	r0, [r7, #28]
          break;
 800e8ee:	e00c      	b.n	800e90a <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800e8f0:	4b7c      	ldr	r3, [pc, #496]	; (800eae4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800e8f2:	681b      	ldr	r3, [r3, #0]
 800e8f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e8f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e8fc:	d104      	bne.n	800e908 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
            frequency = HSI_VALUE;
 800e8fe:	4b7a      	ldr	r3, [pc, #488]	; (800eae8 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 800e900:	61fb      	str	r3, [r7, #28]
          break;
 800e902:	e001      	b.n	800e908 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          break;
 800e904:	bf00      	nop
 800e906:	e0e7      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e908:	bf00      	nop
        break;
 800e90a:	e0e5      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800e90c:	4b75      	ldr	r3, [pc, #468]	; (800eae4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800e90e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e912:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800e916:	613b      	str	r3, [r7, #16]
 800e918:	693b      	ldr	r3, [r7, #16]
 800e91a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800e91e:	d013      	beq.n	800e948 <HAL_RCCEx_GetPeriphCLKFreq+0x930>
 800e920:	693b      	ldr	r3, [r7, #16]
 800e922:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800e926:	d819      	bhi.n	800e95c <HAL_RCCEx_GetPeriphCLKFreq+0x944>
 800e928:	693b      	ldr	r3, [r7, #16]
 800e92a:	2b00      	cmp	r3, #0
 800e92c:	d004      	beq.n	800e938 <HAL_RCCEx_GetPeriphCLKFreq+0x920>
 800e92e:	693b      	ldr	r3, [r7, #16]
 800e930:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e934:	d004      	beq.n	800e940 <HAL_RCCEx_GetPeriphCLKFreq+0x928>
          break;
 800e936:	e011      	b.n	800e95c <HAL_RCCEx_GetPeriphCLKFreq+0x944>
          frequency = HAL_RCC_GetPCLK1Freq();
 800e938:	f7fe ffc6 	bl	800d8c8 <HAL_RCC_GetPCLK1Freq>
 800e93c:	61f8      	str	r0, [r7, #28]
          break;
 800e93e:	e010      	b.n	800e962 <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
          frequency = HAL_RCC_GetSysClockFreq();
 800e940:	f7fe ff2a 	bl	800d798 <HAL_RCC_GetSysClockFreq>
 800e944:	61f8      	str	r0, [r7, #28]
          break;
 800e946:	e00c      	b.n	800e962 <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800e948:	4b66      	ldr	r3, [pc, #408]	; (800eae4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800e94a:	681b      	ldr	r3, [r3, #0]
 800e94c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e950:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e954:	d104      	bne.n	800e960 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
            frequency = HSI_VALUE;
 800e956:	4b64      	ldr	r3, [pc, #400]	; (800eae8 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 800e958:	61fb      	str	r3, [r7, #28]
          break;
 800e95a:	e001      	b.n	800e960 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          break;
 800e95c:	bf00      	nop
 800e95e:	e0bb      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e960:	bf00      	nop
        break;
 800e962:	e0b9      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800e964:	4b5f      	ldr	r3, [pc, #380]	; (800eae4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800e966:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e96a:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800e96e:	613b      	str	r3, [r7, #16]
 800e970:	693b      	ldr	r3, [r7, #16]
 800e972:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800e976:	d02c      	beq.n	800e9d2 <HAL_RCCEx_GetPeriphCLKFreq+0x9ba>
 800e978:	693b      	ldr	r3, [r7, #16]
 800e97a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800e97e:	d833      	bhi.n	800e9e8 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 800e980:	693b      	ldr	r3, [r7, #16]
 800e982:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800e986:	d01a      	beq.n	800e9be <HAL_RCCEx_GetPeriphCLKFreq+0x9a6>
 800e988:	693b      	ldr	r3, [r7, #16]
 800e98a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800e98e:	d82b      	bhi.n	800e9e8 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 800e990:	693b      	ldr	r3, [r7, #16]
 800e992:	2b00      	cmp	r3, #0
 800e994:	d004      	beq.n	800e9a0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 800e996:	693b      	ldr	r3, [r7, #16]
 800e998:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800e99c:	d004      	beq.n	800e9a8 <HAL_RCCEx_GetPeriphCLKFreq+0x990>
          break;
 800e99e:	e023      	b.n	800e9e8 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
          frequency = HAL_RCC_GetPCLK1Freq();
 800e9a0:	f7fe ff92 	bl	800d8c8 <HAL_RCC_GetPCLK1Freq>
 800e9a4:	61f8      	str	r0, [r7, #28]
          break;
 800e9a6:	e026      	b.n	800e9f6 <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800e9a8:	4b4e      	ldr	r3, [pc, #312]	; (800eae4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800e9aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800e9ae:	f003 0302 	and.w	r3, r3, #2
 800e9b2:	2b02      	cmp	r3, #2
 800e9b4:	d11a      	bne.n	800e9ec <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
              frequency = LSI_VALUE;
 800e9b6:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800e9ba:	61fb      	str	r3, [r7, #28]
          break;
 800e9bc:	e016      	b.n	800e9ec <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800e9be:	4b49      	ldr	r3, [pc, #292]	; (800eae4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800e9c0:	681b      	ldr	r3, [r3, #0]
 800e9c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e9c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e9ca:	d111      	bne.n	800e9f0 <HAL_RCCEx_GetPeriphCLKFreq+0x9d8>
            frequency = HSI_VALUE;
 800e9cc:	4b46      	ldr	r3, [pc, #280]	; (800eae8 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 800e9ce:	61fb      	str	r3, [r7, #28]
          break;
 800e9d0:	e00e      	b.n	800e9f0 <HAL_RCCEx_GetPeriphCLKFreq+0x9d8>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800e9d2:	4b44      	ldr	r3, [pc, #272]	; (800eae4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800e9d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e9d8:	f003 0302 	and.w	r3, r3, #2
 800e9dc:	2b02      	cmp	r3, #2
 800e9de:	d109      	bne.n	800e9f4 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
            frequency = LSE_VALUE;
 800e9e0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e9e4:	61fb      	str	r3, [r7, #28]
          break;
 800e9e6:	e005      	b.n	800e9f4 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          break;
 800e9e8:	bf00      	nop
 800e9ea:	e075      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e9ec:	bf00      	nop
 800e9ee:	e073      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e9f0:	bf00      	nop
 800e9f2:	e071      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e9f4:	bf00      	nop
        break;
 800e9f6:	e06f      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800e9f8:	4b3a      	ldr	r3, [pc, #232]	; (800eae4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800e9fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e9fe:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800ea02:	613b      	str	r3, [r7, #16]
 800ea04:	693b      	ldr	r3, [r7, #16]
 800ea06:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800ea0a:	d02c      	beq.n	800ea66 <HAL_RCCEx_GetPeriphCLKFreq+0xa4e>
 800ea0c:	693b      	ldr	r3, [r7, #16]
 800ea0e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800ea12:	d833      	bhi.n	800ea7c <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
 800ea14:	693b      	ldr	r3, [r7, #16]
 800ea16:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ea1a:	d01a      	beq.n	800ea52 <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
 800ea1c:	693b      	ldr	r3, [r7, #16]
 800ea1e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ea22:	d82b      	bhi.n	800ea7c <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
 800ea24:	693b      	ldr	r3, [r7, #16]
 800ea26:	2b00      	cmp	r3, #0
 800ea28:	d004      	beq.n	800ea34 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800ea2a:	693b      	ldr	r3, [r7, #16]
 800ea2c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ea30:	d004      	beq.n	800ea3c <HAL_RCCEx_GetPeriphCLKFreq+0xa24>
          break;
 800ea32:	e023      	b.n	800ea7c <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
          frequency = HAL_RCC_GetPCLK1Freq();
 800ea34:	f7fe ff48 	bl	800d8c8 <HAL_RCC_GetPCLK1Freq>
 800ea38:	61f8      	str	r0, [r7, #28]
          break;
 800ea3a:	e026      	b.n	800ea8a <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800ea3c:	4b29      	ldr	r3, [pc, #164]	; (800eae4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800ea3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ea42:	f003 0302 	and.w	r3, r3, #2
 800ea46:	2b02      	cmp	r3, #2
 800ea48:	d11a      	bne.n	800ea80 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
              frequency = LSI_VALUE;
 800ea4a:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800ea4e:	61fb      	str	r3, [r7, #28]
          break;
 800ea50:	e016      	b.n	800ea80 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800ea52:	4b24      	ldr	r3, [pc, #144]	; (800eae4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800ea54:	681b      	ldr	r3, [r3, #0]
 800ea56:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ea5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ea5e:	d111      	bne.n	800ea84 <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>
            frequency = HSI_VALUE;
 800ea60:	4b21      	ldr	r3, [pc, #132]	; (800eae8 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 800ea62:	61fb      	str	r3, [r7, #28]
          break;
 800ea64:	e00e      	b.n	800ea84 <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800ea66:	4b1f      	ldr	r3, [pc, #124]	; (800eae4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800ea68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ea6c:	f003 0302 	and.w	r3, r3, #2
 800ea70:	2b02      	cmp	r3, #2
 800ea72:	d109      	bne.n	800ea88 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
            frequency = LSE_VALUE;
 800ea74:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ea78:	61fb      	str	r3, [r7, #28]
          break;
 800ea7a:	e005      	b.n	800ea88 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          break;
 800ea7c:	bf00      	nop
 800ea7e:	e02b      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800ea80:	bf00      	nop
 800ea82:	e029      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800ea84:	bf00      	nop
 800ea86:	e027      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800ea88:	bf00      	nop
        break;
 800ea8a:	e025      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 800ea8c:	4b15      	ldr	r3, [pc, #84]	; (800eae4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800ea8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ea92:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800ea96:	613b      	str	r3, [r7, #16]
 800ea98:	693b      	ldr	r3, [r7, #16]
 800ea9a:	2b00      	cmp	r3, #0
 800ea9c:	d004      	beq.n	800eaa8 <HAL_RCCEx_GetPeriphCLKFreq+0xa90>
 800ea9e:	693b      	ldr	r3, [r7, #16]
 800eaa0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800eaa4:	d004      	beq.n	800eab0 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>
          break;
 800eaa6:	e00d      	b.n	800eac4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          frequency = HAL_RCC_GetPCLK1Freq();
 800eaa8:	f7fe ff0e 	bl	800d8c8 <HAL_RCC_GetPCLK1Freq>
 800eaac:	61f8      	str	r0, [r7, #28]
          break;
 800eaae:	e009      	b.n	800eac4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800eab0:	4b0c      	ldr	r3, [pc, #48]	; (800eae4 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800eab2:	681b      	ldr	r3, [r3, #0]
 800eab4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800eab8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800eabc:	d101      	bne.n	800eac2 <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
            frequency = HSI_VALUE;
 800eabe:	4b0a      	ldr	r3, [pc, #40]	; (800eae8 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 800eac0:	61fb      	str	r3, [r7, #28]
          break;
 800eac2:	bf00      	nop
        break;
 800eac4:	e008      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
      break;
 800eac6:	bf00      	nop
 800eac8:	e006      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
      break;
 800eaca:	bf00      	nop
 800eacc:	e004      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
      break;
 800eace:	bf00      	nop
 800ead0:	e002      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
      break;
 800ead2:	bf00      	nop
 800ead4:	e000      	b.n	800ead8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
      break;
 800ead6:	bf00      	nop
    }
  }

  return(frequency);
 800ead8:	69fb      	ldr	r3, [r7, #28]
}
 800eada:	4618      	mov	r0, r3
 800eadc:	3720      	adds	r7, #32
 800eade:	46bd      	mov	sp, r7
 800eae0:	bd80      	pop	{r7, pc}
 800eae2:	bf00      	nop
 800eae4:	40021000 	.word	0x40021000
 800eae8:	00f42400 	.word	0x00f42400

0800eaec <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 800eaec:	b480      	push	{r7}
 800eaee:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800eaf0:	4b05      	ldr	r3, [pc, #20]	; (800eb08 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800eaf2:	681b      	ldr	r3, [r3, #0]
 800eaf4:	4a04      	ldr	r2, [pc, #16]	; (800eb08 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800eaf6:	f043 0304 	orr.w	r3, r3, #4
 800eafa:	6013      	str	r3, [r2, #0]
}
 800eafc:	bf00      	nop
 800eafe:	46bd      	mov	sp, r7
 800eb00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb04:	4770      	bx	lr
 800eb06:	bf00      	nop
 800eb08:	40021000 	.word	0x40021000

0800eb0c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800eb0c:	b580      	push	{r7, lr}
 800eb0e:	b084      	sub	sp, #16
 800eb10:	af00      	add	r7, sp, #0
 800eb12:	6078      	str	r0, [r7, #4]
 800eb14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800eb16:	2300      	movs	r3, #0
 800eb18:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800eb1a:	4b75      	ldr	r3, [pc, #468]	; (800ecf0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800eb1c:	68db      	ldr	r3, [r3, #12]
 800eb1e:	f003 0303 	and.w	r3, r3, #3
 800eb22:	2b00      	cmp	r3, #0
 800eb24:	d018      	beq.n	800eb58 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800eb26:	4b72      	ldr	r3, [pc, #456]	; (800ecf0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800eb28:	68db      	ldr	r3, [r3, #12]
 800eb2a:	f003 0203 	and.w	r2, r3, #3
 800eb2e:	687b      	ldr	r3, [r7, #4]
 800eb30:	681b      	ldr	r3, [r3, #0]
 800eb32:	429a      	cmp	r2, r3
 800eb34:	d10d      	bne.n	800eb52 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800eb36:	687b      	ldr	r3, [r7, #4]
 800eb38:	681b      	ldr	r3, [r3, #0]
       ||
 800eb3a:	2b00      	cmp	r3, #0
 800eb3c:	d009      	beq.n	800eb52 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800eb3e:	4b6c      	ldr	r3, [pc, #432]	; (800ecf0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800eb40:	68db      	ldr	r3, [r3, #12]
 800eb42:	091b      	lsrs	r3, r3, #4
 800eb44:	f003 0307 	and.w	r3, r3, #7
 800eb48:	1c5a      	adds	r2, r3, #1
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	685b      	ldr	r3, [r3, #4]
       ||
 800eb4e:	429a      	cmp	r2, r3
 800eb50:	d047      	beq.n	800ebe2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800eb52:	2301      	movs	r3, #1
 800eb54:	73fb      	strb	r3, [r7, #15]
 800eb56:	e044      	b.n	800ebe2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800eb58:	687b      	ldr	r3, [r7, #4]
 800eb5a:	681b      	ldr	r3, [r3, #0]
 800eb5c:	2b03      	cmp	r3, #3
 800eb5e:	d018      	beq.n	800eb92 <RCCEx_PLLSAI1_Config+0x86>
 800eb60:	2b03      	cmp	r3, #3
 800eb62:	d825      	bhi.n	800ebb0 <RCCEx_PLLSAI1_Config+0xa4>
 800eb64:	2b01      	cmp	r3, #1
 800eb66:	d002      	beq.n	800eb6e <RCCEx_PLLSAI1_Config+0x62>
 800eb68:	2b02      	cmp	r3, #2
 800eb6a:	d009      	beq.n	800eb80 <RCCEx_PLLSAI1_Config+0x74>
 800eb6c:	e020      	b.n	800ebb0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800eb6e:	4b60      	ldr	r3, [pc, #384]	; (800ecf0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800eb70:	681b      	ldr	r3, [r3, #0]
 800eb72:	f003 0302 	and.w	r3, r3, #2
 800eb76:	2b00      	cmp	r3, #0
 800eb78:	d11d      	bne.n	800ebb6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800eb7a:	2301      	movs	r3, #1
 800eb7c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800eb7e:	e01a      	b.n	800ebb6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800eb80:	4b5b      	ldr	r3, [pc, #364]	; (800ecf0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800eb82:	681b      	ldr	r3, [r3, #0]
 800eb84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800eb88:	2b00      	cmp	r3, #0
 800eb8a:	d116      	bne.n	800ebba <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800eb8c:	2301      	movs	r3, #1
 800eb8e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800eb90:	e013      	b.n	800ebba <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800eb92:	4b57      	ldr	r3, [pc, #348]	; (800ecf0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800eb94:	681b      	ldr	r3, [r3, #0]
 800eb96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800eb9a:	2b00      	cmp	r3, #0
 800eb9c:	d10f      	bne.n	800ebbe <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800eb9e:	4b54      	ldr	r3, [pc, #336]	; (800ecf0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800eba0:	681b      	ldr	r3, [r3, #0]
 800eba2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800eba6:	2b00      	cmp	r3, #0
 800eba8:	d109      	bne.n	800ebbe <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800ebaa:	2301      	movs	r3, #1
 800ebac:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800ebae:	e006      	b.n	800ebbe <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800ebb0:	2301      	movs	r3, #1
 800ebb2:	73fb      	strb	r3, [r7, #15]
      break;
 800ebb4:	e004      	b.n	800ebc0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800ebb6:	bf00      	nop
 800ebb8:	e002      	b.n	800ebc0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800ebba:	bf00      	nop
 800ebbc:	e000      	b.n	800ebc0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800ebbe:	bf00      	nop
    }

    if(status == HAL_OK)
 800ebc0:	7bfb      	ldrb	r3, [r7, #15]
 800ebc2:	2b00      	cmp	r3, #0
 800ebc4:	d10d      	bne.n	800ebe2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800ebc6:	4b4a      	ldr	r3, [pc, #296]	; (800ecf0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800ebc8:	68db      	ldr	r3, [r3, #12]
 800ebca:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800ebce:	687b      	ldr	r3, [r7, #4]
 800ebd0:	6819      	ldr	r1, [r3, #0]
 800ebd2:	687b      	ldr	r3, [r7, #4]
 800ebd4:	685b      	ldr	r3, [r3, #4]
 800ebd6:	3b01      	subs	r3, #1
 800ebd8:	011b      	lsls	r3, r3, #4
 800ebda:	430b      	orrs	r3, r1
 800ebdc:	4944      	ldr	r1, [pc, #272]	; (800ecf0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800ebde:	4313      	orrs	r3, r2
 800ebe0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800ebe2:	7bfb      	ldrb	r3, [r7, #15]
 800ebe4:	2b00      	cmp	r3, #0
 800ebe6:	d17d      	bne.n	800ece4 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800ebe8:	4b41      	ldr	r3, [pc, #260]	; (800ecf0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800ebea:	681b      	ldr	r3, [r3, #0]
 800ebec:	4a40      	ldr	r2, [pc, #256]	; (800ecf0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800ebee:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800ebf2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ebf4:	f7fc fc8a 	bl	800b50c <HAL_GetTick>
 800ebf8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800ebfa:	e009      	b.n	800ec10 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800ebfc:	f7fc fc86 	bl	800b50c <HAL_GetTick>
 800ec00:	4602      	mov	r2, r0
 800ec02:	68bb      	ldr	r3, [r7, #8]
 800ec04:	1ad3      	subs	r3, r2, r3
 800ec06:	2b02      	cmp	r3, #2
 800ec08:	d902      	bls.n	800ec10 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800ec0a:	2303      	movs	r3, #3
 800ec0c:	73fb      	strb	r3, [r7, #15]
        break;
 800ec0e:	e005      	b.n	800ec1c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800ec10:	4b37      	ldr	r3, [pc, #220]	; (800ecf0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800ec12:	681b      	ldr	r3, [r3, #0]
 800ec14:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ec18:	2b00      	cmp	r3, #0
 800ec1a:	d1ef      	bne.n	800ebfc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800ec1c:	7bfb      	ldrb	r3, [r7, #15]
 800ec1e:	2b00      	cmp	r3, #0
 800ec20:	d160      	bne.n	800ece4 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800ec22:	683b      	ldr	r3, [r7, #0]
 800ec24:	2b00      	cmp	r3, #0
 800ec26:	d111      	bne.n	800ec4c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800ec28:	4b31      	ldr	r3, [pc, #196]	; (800ecf0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800ec2a:	691b      	ldr	r3, [r3, #16]
 800ec2c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800ec30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ec34:	687a      	ldr	r2, [r7, #4]
 800ec36:	6892      	ldr	r2, [r2, #8]
 800ec38:	0211      	lsls	r1, r2, #8
 800ec3a:	687a      	ldr	r2, [r7, #4]
 800ec3c:	68d2      	ldr	r2, [r2, #12]
 800ec3e:	0912      	lsrs	r2, r2, #4
 800ec40:	0452      	lsls	r2, r2, #17
 800ec42:	430a      	orrs	r2, r1
 800ec44:	492a      	ldr	r1, [pc, #168]	; (800ecf0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800ec46:	4313      	orrs	r3, r2
 800ec48:	610b      	str	r3, [r1, #16]
 800ec4a:	e027      	b.n	800ec9c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800ec4c:	683b      	ldr	r3, [r7, #0]
 800ec4e:	2b01      	cmp	r3, #1
 800ec50:	d112      	bne.n	800ec78 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800ec52:	4b27      	ldr	r3, [pc, #156]	; (800ecf0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800ec54:	691b      	ldr	r3, [r3, #16]
 800ec56:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800ec5a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800ec5e:	687a      	ldr	r2, [r7, #4]
 800ec60:	6892      	ldr	r2, [r2, #8]
 800ec62:	0211      	lsls	r1, r2, #8
 800ec64:	687a      	ldr	r2, [r7, #4]
 800ec66:	6912      	ldr	r2, [r2, #16]
 800ec68:	0852      	lsrs	r2, r2, #1
 800ec6a:	3a01      	subs	r2, #1
 800ec6c:	0552      	lsls	r2, r2, #21
 800ec6e:	430a      	orrs	r2, r1
 800ec70:	491f      	ldr	r1, [pc, #124]	; (800ecf0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800ec72:	4313      	orrs	r3, r2
 800ec74:	610b      	str	r3, [r1, #16]
 800ec76:	e011      	b.n	800ec9c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800ec78:	4b1d      	ldr	r3, [pc, #116]	; (800ecf0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800ec7a:	691b      	ldr	r3, [r3, #16]
 800ec7c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800ec80:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800ec84:	687a      	ldr	r2, [r7, #4]
 800ec86:	6892      	ldr	r2, [r2, #8]
 800ec88:	0211      	lsls	r1, r2, #8
 800ec8a:	687a      	ldr	r2, [r7, #4]
 800ec8c:	6952      	ldr	r2, [r2, #20]
 800ec8e:	0852      	lsrs	r2, r2, #1
 800ec90:	3a01      	subs	r2, #1
 800ec92:	0652      	lsls	r2, r2, #25
 800ec94:	430a      	orrs	r2, r1
 800ec96:	4916      	ldr	r1, [pc, #88]	; (800ecf0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800ec98:	4313      	orrs	r3, r2
 800ec9a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800ec9c:	4b14      	ldr	r3, [pc, #80]	; (800ecf0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800ec9e:	681b      	ldr	r3, [r3, #0]
 800eca0:	4a13      	ldr	r2, [pc, #76]	; (800ecf0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800eca2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800eca6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800eca8:	f7fc fc30 	bl	800b50c <HAL_GetTick>
 800ecac:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800ecae:	e009      	b.n	800ecc4 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800ecb0:	f7fc fc2c 	bl	800b50c <HAL_GetTick>
 800ecb4:	4602      	mov	r2, r0
 800ecb6:	68bb      	ldr	r3, [r7, #8]
 800ecb8:	1ad3      	subs	r3, r2, r3
 800ecba:	2b02      	cmp	r3, #2
 800ecbc:	d902      	bls.n	800ecc4 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800ecbe:	2303      	movs	r3, #3
 800ecc0:	73fb      	strb	r3, [r7, #15]
          break;
 800ecc2:	e005      	b.n	800ecd0 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800ecc4:	4b0a      	ldr	r3, [pc, #40]	; (800ecf0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800ecc6:	681b      	ldr	r3, [r3, #0]
 800ecc8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800eccc:	2b00      	cmp	r3, #0
 800ecce:	d0ef      	beq.n	800ecb0 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800ecd0:	7bfb      	ldrb	r3, [r7, #15]
 800ecd2:	2b00      	cmp	r3, #0
 800ecd4:	d106      	bne.n	800ece4 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800ecd6:	4b06      	ldr	r3, [pc, #24]	; (800ecf0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800ecd8:	691a      	ldr	r2, [r3, #16]
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	699b      	ldr	r3, [r3, #24]
 800ecde:	4904      	ldr	r1, [pc, #16]	; (800ecf0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800ece0:	4313      	orrs	r3, r2
 800ece2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800ece4:	7bfb      	ldrb	r3, [r7, #15]
}
 800ece6:	4618      	mov	r0, r3
 800ece8:	3710      	adds	r7, #16
 800ecea:	46bd      	mov	sp, r7
 800ecec:	bd80      	pop	{r7, pc}
 800ecee:	bf00      	nop
 800ecf0:	40021000 	.word	0x40021000

0800ecf4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800ecf4:	b580      	push	{r7, lr}
 800ecf6:	b084      	sub	sp, #16
 800ecf8:	af00      	add	r7, sp, #0
 800ecfa:	6078      	str	r0, [r7, #4]
 800ecfc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800ecfe:	2300      	movs	r3, #0
 800ed00:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800ed02:	4b6a      	ldr	r3, [pc, #424]	; (800eeac <RCCEx_PLLSAI2_Config+0x1b8>)
 800ed04:	68db      	ldr	r3, [r3, #12]
 800ed06:	f003 0303 	and.w	r3, r3, #3
 800ed0a:	2b00      	cmp	r3, #0
 800ed0c:	d018      	beq.n	800ed40 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800ed0e:	4b67      	ldr	r3, [pc, #412]	; (800eeac <RCCEx_PLLSAI2_Config+0x1b8>)
 800ed10:	68db      	ldr	r3, [r3, #12]
 800ed12:	f003 0203 	and.w	r2, r3, #3
 800ed16:	687b      	ldr	r3, [r7, #4]
 800ed18:	681b      	ldr	r3, [r3, #0]
 800ed1a:	429a      	cmp	r2, r3
 800ed1c:	d10d      	bne.n	800ed3a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800ed1e:	687b      	ldr	r3, [r7, #4]
 800ed20:	681b      	ldr	r3, [r3, #0]
       ||
 800ed22:	2b00      	cmp	r3, #0
 800ed24:	d009      	beq.n	800ed3a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800ed26:	4b61      	ldr	r3, [pc, #388]	; (800eeac <RCCEx_PLLSAI2_Config+0x1b8>)
 800ed28:	68db      	ldr	r3, [r3, #12]
 800ed2a:	091b      	lsrs	r3, r3, #4
 800ed2c:	f003 0307 	and.w	r3, r3, #7
 800ed30:	1c5a      	adds	r2, r3, #1
 800ed32:	687b      	ldr	r3, [r7, #4]
 800ed34:	685b      	ldr	r3, [r3, #4]
       ||
 800ed36:	429a      	cmp	r2, r3
 800ed38:	d047      	beq.n	800edca <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800ed3a:	2301      	movs	r3, #1
 800ed3c:	73fb      	strb	r3, [r7, #15]
 800ed3e:	e044      	b.n	800edca <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	681b      	ldr	r3, [r3, #0]
 800ed44:	2b03      	cmp	r3, #3
 800ed46:	d018      	beq.n	800ed7a <RCCEx_PLLSAI2_Config+0x86>
 800ed48:	2b03      	cmp	r3, #3
 800ed4a:	d825      	bhi.n	800ed98 <RCCEx_PLLSAI2_Config+0xa4>
 800ed4c:	2b01      	cmp	r3, #1
 800ed4e:	d002      	beq.n	800ed56 <RCCEx_PLLSAI2_Config+0x62>
 800ed50:	2b02      	cmp	r3, #2
 800ed52:	d009      	beq.n	800ed68 <RCCEx_PLLSAI2_Config+0x74>
 800ed54:	e020      	b.n	800ed98 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800ed56:	4b55      	ldr	r3, [pc, #340]	; (800eeac <RCCEx_PLLSAI2_Config+0x1b8>)
 800ed58:	681b      	ldr	r3, [r3, #0]
 800ed5a:	f003 0302 	and.w	r3, r3, #2
 800ed5e:	2b00      	cmp	r3, #0
 800ed60:	d11d      	bne.n	800ed9e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800ed62:	2301      	movs	r3, #1
 800ed64:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800ed66:	e01a      	b.n	800ed9e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800ed68:	4b50      	ldr	r3, [pc, #320]	; (800eeac <RCCEx_PLLSAI2_Config+0x1b8>)
 800ed6a:	681b      	ldr	r3, [r3, #0]
 800ed6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ed70:	2b00      	cmp	r3, #0
 800ed72:	d116      	bne.n	800eda2 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800ed74:	2301      	movs	r3, #1
 800ed76:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800ed78:	e013      	b.n	800eda2 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800ed7a:	4b4c      	ldr	r3, [pc, #304]	; (800eeac <RCCEx_PLLSAI2_Config+0x1b8>)
 800ed7c:	681b      	ldr	r3, [r3, #0]
 800ed7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ed82:	2b00      	cmp	r3, #0
 800ed84:	d10f      	bne.n	800eda6 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800ed86:	4b49      	ldr	r3, [pc, #292]	; (800eeac <RCCEx_PLLSAI2_Config+0x1b8>)
 800ed88:	681b      	ldr	r3, [r3, #0]
 800ed8a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800ed8e:	2b00      	cmp	r3, #0
 800ed90:	d109      	bne.n	800eda6 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800ed92:	2301      	movs	r3, #1
 800ed94:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800ed96:	e006      	b.n	800eda6 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800ed98:	2301      	movs	r3, #1
 800ed9a:	73fb      	strb	r3, [r7, #15]
      break;
 800ed9c:	e004      	b.n	800eda8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800ed9e:	bf00      	nop
 800eda0:	e002      	b.n	800eda8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800eda2:	bf00      	nop
 800eda4:	e000      	b.n	800eda8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800eda6:	bf00      	nop
    }

    if(status == HAL_OK)
 800eda8:	7bfb      	ldrb	r3, [r7, #15]
 800edaa:	2b00      	cmp	r3, #0
 800edac:	d10d      	bne.n	800edca <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800edae:	4b3f      	ldr	r3, [pc, #252]	; (800eeac <RCCEx_PLLSAI2_Config+0x1b8>)
 800edb0:	68db      	ldr	r3, [r3, #12]
 800edb2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800edb6:	687b      	ldr	r3, [r7, #4]
 800edb8:	6819      	ldr	r1, [r3, #0]
 800edba:	687b      	ldr	r3, [r7, #4]
 800edbc:	685b      	ldr	r3, [r3, #4]
 800edbe:	3b01      	subs	r3, #1
 800edc0:	011b      	lsls	r3, r3, #4
 800edc2:	430b      	orrs	r3, r1
 800edc4:	4939      	ldr	r1, [pc, #228]	; (800eeac <RCCEx_PLLSAI2_Config+0x1b8>)
 800edc6:	4313      	orrs	r3, r2
 800edc8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800edca:	7bfb      	ldrb	r3, [r7, #15]
 800edcc:	2b00      	cmp	r3, #0
 800edce:	d167      	bne.n	800eea0 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800edd0:	4b36      	ldr	r3, [pc, #216]	; (800eeac <RCCEx_PLLSAI2_Config+0x1b8>)
 800edd2:	681b      	ldr	r3, [r3, #0]
 800edd4:	4a35      	ldr	r2, [pc, #212]	; (800eeac <RCCEx_PLLSAI2_Config+0x1b8>)
 800edd6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800edda:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800eddc:	f7fc fb96 	bl	800b50c <HAL_GetTick>
 800ede0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800ede2:	e009      	b.n	800edf8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800ede4:	f7fc fb92 	bl	800b50c <HAL_GetTick>
 800ede8:	4602      	mov	r2, r0
 800edea:	68bb      	ldr	r3, [r7, #8]
 800edec:	1ad3      	subs	r3, r2, r3
 800edee:	2b02      	cmp	r3, #2
 800edf0:	d902      	bls.n	800edf8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800edf2:	2303      	movs	r3, #3
 800edf4:	73fb      	strb	r3, [r7, #15]
        break;
 800edf6:	e005      	b.n	800ee04 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800edf8:	4b2c      	ldr	r3, [pc, #176]	; (800eeac <RCCEx_PLLSAI2_Config+0x1b8>)
 800edfa:	681b      	ldr	r3, [r3, #0]
 800edfc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ee00:	2b00      	cmp	r3, #0
 800ee02:	d1ef      	bne.n	800ede4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800ee04:	7bfb      	ldrb	r3, [r7, #15]
 800ee06:	2b00      	cmp	r3, #0
 800ee08:	d14a      	bne.n	800eea0 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800ee0a:	683b      	ldr	r3, [r7, #0]
 800ee0c:	2b00      	cmp	r3, #0
 800ee0e:	d111      	bne.n	800ee34 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800ee10:	4b26      	ldr	r3, [pc, #152]	; (800eeac <RCCEx_PLLSAI2_Config+0x1b8>)
 800ee12:	695b      	ldr	r3, [r3, #20]
 800ee14:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800ee18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ee1c:	687a      	ldr	r2, [r7, #4]
 800ee1e:	6892      	ldr	r2, [r2, #8]
 800ee20:	0211      	lsls	r1, r2, #8
 800ee22:	687a      	ldr	r2, [r7, #4]
 800ee24:	68d2      	ldr	r2, [r2, #12]
 800ee26:	0912      	lsrs	r2, r2, #4
 800ee28:	0452      	lsls	r2, r2, #17
 800ee2a:	430a      	orrs	r2, r1
 800ee2c:	491f      	ldr	r1, [pc, #124]	; (800eeac <RCCEx_PLLSAI2_Config+0x1b8>)
 800ee2e:	4313      	orrs	r3, r2
 800ee30:	614b      	str	r3, [r1, #20]
 800ee32:	e011      	b.n	800ee58 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800ee34:	4b1d      	ldr	r3, [pc, #116]	; (800eeac <RCCEx_PLLSAI2_Config+0x1b8>)
 800ee36:	695b      	ldr	r3, [r3, #20]
 800ee38:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800ee3c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800ee40:	687a      	ldr	r2, [r7, #4]
 800ee42:	6892      	ldr	r2, [r2, #8]
 800ee44:	0211      	lsls	r1, r2, #8
 800ee46:	687a      	ldr	r2, [r7, #4]
 800ee48:	6912      	ldr	r2, [r2, #16]
 800ee4a:	0852      	lsrs	r2, r2, #1
 800ee4c:	3a01      	subs	r2, #1
 800ee4e:	0652      	lsls	r2, r2, #25
 800ee50:	430a      	orrs	r2, r1
 800ee52:	4916      	ldr	r1, [pc, #88]	; (800eeac <RCCEx_PLLSAI2_Config+0x1b8>)
 800ee54:	4313      	orrs	r3, r2
 800ee56:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800ee58:	4b14      	ldr	r3, [pc, #80]	; (800eeac <RCCEx_PLLSAI2_Config+0x1b8>)
 800ee5a:	681b      	ldr	r3, [r3, #0]
 800ee5c:	4a13      	ldr	r2, [pc, #76]	; (800eeac <RCCEx_PLLSAI2_Config+0x1b8>)
 800ee5e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ee62:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ee64:	f7fc fb52 	bl	800b50c <HAL_GetTick>
 800ee68:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800ee6a:	e009      	b.n	800ee80 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800ee6c:	f7fc fb4e 	bl	800b50c <HAL_GetTick>
 800ee70:	4602      	mov	r2, r0
 800ee72:	68bb      	ldr	r3, [r7, #8]
 800ee74:	1ad3      	subs	r3, r2, r3
 800ee76:	2b02      	cmp	r3, #2
 800ee78:	d902      	bls.n	800ee80 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800ee7a:	2303      	movs	r3, #3
 800ee7c:	73fb      	strb	r3, [r7, #15]
          break;
 800ee7e:	e005      	b.n	800ee8c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800ee80:	4b0a      	ldr	r3, [pc, #40]	; (800eeac <RCCEx_PLLSAI2_Config+0x1b8>)
 800ee82:	681b      	ldr	r3, [r3, #0]
 800ee84:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ee88:	2b00      	cmp	r3, #0
 800ee8a:	d0ef      	beq.n	800ee6c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800ee8c:	7bfb      	ldrb	r3, [r7, #15]
 800ee8e:	2b00      	cmp	r3, #0
 800ee90:	d106      	bne.n	800eea0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800ee92:	4b06      	ldr	r3, [pc, #24]	; (800eeac <RCCEx_PLLSAI2_Config+0x1b8>)
 800ee94:	695a      	ldr	r2, [r3, #20]
 800ee96:	687b      	ldr	r3, [r7, #4]
 800ee98:	695b      	ldr	r3, [r3, #20]
 800ee9a:	4904      	ldr	r1, [pc, #16]	; (800eeac <RCCEx_PLLSAI2_Config+0x1b8>)
 800ee9c:	4313      	orrs	r3, r2
 800ee9e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800eea0:	7bfb      	ldrb	r3, [r7, #15]
}
 800eea2:	4618      	mov	r0, r3
 800eea4:	3710      	adds	r7, #16
 800eea6:	46bd      	mov	sp, r7
 800eea8:	bd80      	pop	{r7, pc}
 800eeaa:	bf00      	nop
 800eeac:	40021000 	.word	0x40021000

0800eeb0 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 800eeb0:	b480      	push	{r7}
 800eeb2:	b089      	sub	sp, #36	; 0x24
 800eeb4:	af00      	add	r7, sp, #0
 800eeb6:	6078      	str	r0, [r7, #4]
 800eeb8:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 800eeba:	2300      	movs	r3, #0
 800eebc:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 800eebe:	2300      	movs	r3, #0
 800eec0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 800eec2:	2300      	movs	r3, #0
 800eec4:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 800eec6:	687b      	ldr	r3, [r7, #4]
 800eec8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800eecc:	d10c      	bne.n	800eee8 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800eece:	4b6e      	ldr	r3, [pc, #440]	; (800f088 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800eed0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800eed4:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800eed8:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 800eeda:	69bb      	ldr	r3, [r7, #24]
 800eedc:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800eee0:	d112      	bne.n	800ef08 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800eee2:	4b6a      	ldr	r3, [pc, #424]	; (800f08c <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 800eee4:	61fb      	str	r3, [r7, #28]
 800eee6:	e00f      	b.n	800ef08 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 800eee8:	687b      	ldr	r3, [r7, #4]
 800eeea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800eeee:	d10b      	bne.n	800ef08 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800eef0:	4b65      	ldr	r3, [pc, #404]	; (800f088 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800eef2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800eef6:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 800eefa:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 800eefc:	69bb      	ldr	r3, [r7, #24]
 800eefe:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800ef02:	d101      	bne.n	800ef08 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 800ef04:	4b61      	ldr	r3, [pc, #388]	; (800f08c <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 800ef06:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 800ef08:	69fb      	ldr	r3, [r7, #28]
 800ef0a:	2b00      	cmp	r3, #0
 800ef0c:	f040 80b4 	bne.w	800f078 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 800ef10:	683b      	ldr	r3, [r7, #0]
 800ef12:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 800ef14:	69bb      	ldr	r3, [r7, #24]
 800ef16:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800ef1a:	d003      	beq.n	800ef24 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 800ef1c:	69bb      	ldr	r3, [r7, #24]
 800ef1e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ef22:	d135      	bne.n	800ef90 <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800ef24:	4b58      	ldr	r3, [pc, #352]	; (800f088 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800ef26:	681b      	ldr	r3, [r3, #0]
 800ef28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ef2c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ef30:	f040 80a1 	bne.w	800f076 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 800ef34:	4b54      	ldr	r3, [pc, #336]	; (800f088 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800ef36:	68db      	ldr	r3, [r3, #12]
 800ef38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ef3c:	2b00      	cmp	r3, #0
 800ef3e:	f000 809a 	beq.w	800f076 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800ef42:	4b51      	ldr	r3, [pc, #324]	; (800f088 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800ef44:	68db      	ldr	r3, [r3, #12]
 800ef46:	091b      	lsrs	r3, r3, #4
 800ef48:	f003 0307 	and.w	r3, r3, #7
 800ef4c:	3301      	adds	r3, #1
 800ef4e:	693a      	ldr	r2, [r7, #16]
 800ef50:	fbb2 f3f3 	udiv	r3, r2, r3
 800ef54:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800ef56:	4b4c      	ldr	r3, [pc, #304]	; (800f088 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800ef58:	68db      	ldr	r3, [r3, #12]
 800ef5a:	0a1b      	lsrs	r3, r3, #8
 800ef5c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ef60:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 800ef62:	697b      	ldr	r3, [r7, #20]
 800ef64:	2b00      	cmp	r3, #0
 800ef66:	d10a      	bne.n	800ef7e <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 800ef68:	4b47      	ldr	r3, [pc, #284]	; (800f088 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800ef6a:	68db      	ldr	r3, [r3, #12]
 800ef6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ef70:	2b00      	cmp	r3, #0
 800ef72:	d002      	beq.n	800ef7a <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 800ef74:	2311      	movs	r3, #17
 800ef76:	617b      	str	r3, [r7, #20]
 800ef78:	e001      	b.n	800ef7e <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 800ef7a:	2307      	movs	r3, #7
 800ef7c:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800ef7e:	693b      	ldr	r3, [r7, #16]
 800ef80:	68fa      	ldr	r2, [r7, #12]
 800ef82:	fb02 f203 	mul.w	r2, r2, r3
 800ef86:	697b      	ldr	r3, [r7, #20]
 800ef88:	fbb2 f3f3 	udiv	r3, r2, r3
 800ef8c:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800ef8e:	e072      	b.n	800f076 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 800ef90:	69bb      	ldr	r3, [r7, #24]
 800ef92:	2b00      	cmp	r3, #0
 800ef94:	d133      	bne.n	800effe <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 800ef96:	4b3c      	ldr	r3, [pc, #240]	; (800f088 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800ef98:	681b      	ldr	r3, [r3, #0]
 800ef9a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ef9e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800efa2:	d169      	bne.n	800f078 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 800efa4:	4b38      	ldr	r3, [pc, #224]	; (800f088 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800efa6:	691b      	ldr	r3, [r3, #16]
 800efa8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800efac:	2b00      	cmp	r3, #0
 800efae:	d063      	beq.n	800f078 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800efb0:	4b35      	ldr	r3, [pc, #212]	; (800f088 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800efb2:	68db      	ldr	r3, [r3, #12]
 800efb4:	091b      	lsrs	r3, r3, #4
 800efb6:	f003 0307 	and.w	r3, r3, #7
 800efba:	3301      	adds	r3, #1
 800efbc:	693a      	ldr	r2, [r7, #16]
 800efbe:	fbb2 f3f3 	udiv	r3, r2, r3
 800efc2:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800efc4:	4b30      	ldr	r3, [pc, #192]	; (800f088 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800efc6:	691b      	ldr	r3, [r3, #16]
 800efc8:	0a1b      	lsrs	r3, r3, #8
 800efca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800efce:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 800efd0:	697b      	ldr	r3, [r7, #20]
 800efd2:	2b00      	cmp	r3, #0
 800efd4:	d10a      	bne.n	800efec <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 800efd6:	4b2c      	ldr	r3, [pc, #176]	; (800f088 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800efd8:	691b      	ldr	r3, [r3, #16]
 800efda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800efde:	2b00      	cmp	r3, #0
 800efe0:	d002      	beq.n	800efe8 <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 800efe2:	2311      	movs	r3, #17
 800efe4:	617b      	str	r3, [r7, #20]
 800efe6:	e001      	b.n	800efec <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 800efe8:	2307      	movs	r3, #7
 800efea:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800efec:	693b      	ldr	r3, [r7, #16]
 800efee:	68fa      	ldr	r2, [r7, #12]
 800eff0:	fb02 f203 	mul.w	r2, r2, r3
 800eff4:	697b      	ldr	r3, [r7, #20]
 800eff6:	fbb2 f3f3 	udiv	r3, r2, r3
 800effa:	61fb      	str	r3, [r7, #28]
 800effc:	e03c      	b.n	800f078 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 800effe:	69bb      	ldr	r3, [r7, #24]
 800f000:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800f004:	d003      	beq.n	800f00e <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 800f006:	69bb      	ldr	r3, [r7, #24]
 800f008:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800f00c:	d134      	bne.n	800f078 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 800f00e:	4b1e      	ldr	r3, [pc, #120]	; (800f088 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800f010:	681b      	ldr	r3, [r3, #0]
 800f012:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800f016:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800f01a:	d12d      	bne.n	800f078 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 800f01c:	4b1a      	ldr	r3, [pc, #104]	; (800f088 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800f01e:	695b      	ldr	r3, [r3, #20]
 800f020:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800f024:	2b00      	cmp	r3, #0
 800f026:	d027      	beq.n	800f078 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800f028:	4b17      	ldr	r3, [pc, #92]	; (800f088 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800f02a:	68db      	ldr	r3, [r3, #12]
 800f02c:	091b      	lsrs	r3, r3, #4
 800f02e:	f003 0307 	and.w	r3, r3, #7
 800f032:	3301      	adds	r3, #1
 800f034:	693a      	ldr	r2, [r7, #16]
 800f036:	fbb2 f3f3 	udiv	r3, r2, r3
 800f03a:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800f03c:	4b12      	ldr	r3, [pc, #72]	; (800f088 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800f03e:	695b      	ldr	r3, [r3, #20]
 800f040:	0a1b      	lsrs	r3, r3, #8
 800f042:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f046:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 800f048:	697b      	ldr	r3, [r7, #20]
 800f04a:	2b00      	cmp	r3, #0
 800f04c:	d10a      	bne.n	800f064 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 800f04e:	4b0e      	ldr	r3, [pc, #56]	; (800f088 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800f050:	695b      	ldr	r3, [r3, #20]
 800f052:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800f056:	2b00      	cmp	r3, #0
 800f058:	d002      	beq.n	800f060 <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 800f05a:	2311      	movs	r3, #17
 800f05c:	617b      	str	r3, [r7, #20]
 800f05e:	e001      	b.n	800f064 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 800f060:	2307      	movs	r3, #7
 800f062:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800f064:	693b      	ldr	r3, [r7, #16]
 800f066:	68fa      	ldr	r2, [r7, #12]
 800f068:	fb02 f203 	mul.w	r2, r2, r3
 800f06c:	697b      	ldr	r3, [r7, #20]
 800f06e:	fbb2 f3f3 	udiv	r3, r2, r3
 800f072:	61fb      	str	r3, [r7, #28]
 800f074:	e000      	b.n	800f078 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800f076:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 800f078:	69fb      	ldr	r3, [r7, #28]
}
 800f07a:	4618      	mov	r0, r3
 800f07c:	3724      	adds	r7, #36	; 0x24
 800f07e:	46bd      	mov	sp, r7
 800f080:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f084:	4770      	bx	lr
 800f086:	bf00      	nop
 800f088:	40021000 	.word	0x40021000
 800f08c:	001fff68 	.word	0x001fff68

0800f090 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800f090:	b580      	push	{r7, lr}
 800f092:	b084      	sub	sp, #16
 800f094:	af00      	add	r7, sp, #0
 800f096:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800f098:	687b      	ldr	r3, [r7, #4]
 800f09a:	2b00      	cmp	r3, #0
 800f09c:	d101      	bne.n	800f0a2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800f09e:	2301      	movs	r3, #1
 800f0a0:	e095      	b.n	800f1ce <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800f0a2:	687b      	ldr	r3, [r7, #4]
 800f0a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f0a6:	2b00      	cmp	r3, #0
 800f0a8:	d108      	bne.n	800f0bc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800f0aa:	687b      	ldr	r3, [r7, #4]
 800f0ac:	685b      	ldr	r3, [r3, #4]
 800f0ae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800f0b2:	d009      	beq.n	800f0c8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800f0b4:	687b      	ldr	r3, [r7, #4]
 800f0b6:	2200      	movs	r2, #0
 800f0b8:	61da      	str	r2, [r3, #28]
 800f0ba:	e005      	b.n	800f0c8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800f0bc:	687b      	ldr	r3, [r7, #4]
 800f0be:	2200      	movs	r2, #0
 800f0c0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800f0c2:	687b      	ldr	r3, [r7, #4]
 800f0c4:	2200      	movs	r2, #0
 800f0c6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800f0c8:	687b      	ldr	r3, [r7, #4]
 800f0ca:	2200      	movs	r2, #0
 800f0cc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800f0ce:	687b      	ldr	r3, [r7, #4]
 800f0d0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800f0d4:	b2db      	uxtb	r3, r3
 800f0d6:	2b00      	cmp	r3, #0
 800f0d8:	d106      	bne.n	800f0e8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800f0da:	687b      	ldr	r3, [r7, #4]
 800f0dc:	2200      	movs	r2, #0
 800f0de:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800f0e2:	6878      	ldr	r0, [r7, #4]
 800f0e4:	f7f2 ffe6 	bl	80020b4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800f0e8:	687b      	ldr	r3, [r7, #4]
 800f0ea:	2202      	movs	r2, #2
 800f0ec:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800f0f0:	687b      	ldr	r3, [r7, #4]
 800f0f2:	681b      	ldr	r3, [r3, #0]
 800f0f4:	681a      	ldr	r2, [r3, #0]
 800f0f6:	687b      	ldr	r3, [r7, #4]
 800f0f8:	681b      	ldr	r3, [r3, #0]
 800f0fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f0fe:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800f100:	687b      	ldr	r3, [r7, #4]
 800f102:	68db      	ldr	r3, [r3, #12]
 800f104:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800f108:	d902      	bls.n	800f110 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800f10a:	2300      	movs	r3, #0
 800f10c:	60fb      	str	r3, [r7, #12]
 800f10e:	e002      	b.n	800f116 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800f110:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800f114:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800f116:	687b      	ldr	r3, [r7, #4]
 800f118:	68db      	ldr	r3, [r3, #12]
 800f11a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800f11e:	d007      	beq.n	800f130 <HAL_SPI_Init+0xa0>
 800f120:	687b      	ldr	r3, [r7, #4]
 800f122:	68db      	ldr	r3, [r3, #12]
 800f124:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800f128:	d002      	beq.n	800f130 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800f12a:	687b      	ldr	r3, [r7, #4]
 800f12c:	2200      	movs	r2, #0
 800f12e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800f130:	687b      	ldr	r3, [r7, #4]
 800f132:	685b      	ldr	r3, [r3, #4]
 800f134:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800f138:	687b      	ldr	r3, [r7, #4]
 800f13a:	689b      	ldr	r3, [r3, #8]
 800f13c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800f140:	431a      	orrs	r2, r3
 800f142:	687b      	ldr	r3, [r7, #4]
 800f144:	691b      	ldr	r3, [r3, #16]
 800f146:	f003 0302 	and.w	r3, r3, #2
 800f14a:	431a      	orrs	r2, r3
 800f14c:	687b      	ldr	r3, [r7, #4]
 800f14e:	695b      	ldr	r3, [r3, #20]
 800f150:	f003 0301 	and.w	r3, r3, #1
 800f154:	431a      	orrs	r2, r3
 800f156:	687b      	ldr	r3, [r7, #4]
 800f158:	699b      	ldr	r3, [r3, #24]
 800f15a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800f15e:	431a      	orrs	r2, r3
 800f160:	687b      	ldr	r3, [r7, #4]
 800f162:	69db      	ldr	r3, [r3, #28]
 800f164:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800f168:	431a      	orrs	r2, r3
 800f16a:	687b      	ldr	r3, [r7, #4]
 800f16c:	6a1b      	ldr	r3, [r3, #32]
 800f16e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f172:	ea42 0103 	orr.w	r1, r2, r3
 800f176:	687b      	ldr	r3, [r7, #4]
 800f178:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f17a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800f17e:	687b      	ldr	r3, [r7, #4]
 800f180:	681b      	ldr	r3, [r3, #0]
 800f182:	430a      	orrs	r2, r1
 800f184:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	699b      	ldr	r3, [r3, #24]
 800f18a:	0c1b      	lsrs	r3, r3, #16
 800f18c:	f003 0204 	and.w	r2, r3, #4
 800f190:	687b      	ldr	r3, [r7, #4]
 800f192:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f194:	f003 0310 	and.w	r3, r3, #16
 800f198:	431a      	orrs	r2, r3
 800f19a:	687b      	ldr	r3, [r7, #4]
 800f19c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f19e:	f003 0308 	and.w	r3, r3, #8
 800f1a2:	431a      	orrs	r2, r3
 800f1a4:	687b      	ldr	r3, [r7, #4]
 800f1a6:	68db      	ldr	r3, [r3, #12]
 800f1a8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800f1ac:	ea42 0103 	orr.w	r1, r2, r3
 800f1b0:	68fb      	ldr	r3, [r7, #12]
 800f1b2:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800f1b6:	687b      	ldr	r3, [r7, #4]
 800f1b8:	681b      	ldr	r3, [r3, #0]
 800f1ba:	430a      	orrs	r2, r1
 800f1bc:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800f1be:	687b      	ldr	r3, [r7, #4]
 800f1c0:	2200      	movs	r2, #0
 800f1c2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800f1c4:	687b      	ldr	r3, [r7, #4]
 800f1c6:	2201      	movs	r2, #1
 800f1c8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800f1cc:	2300      	movs	r3, #0
}
 800f1ce:	4618      	mov	r0, r3
 800f1d0:	3710      	adds	r7, #16
 800f1d2:	46bd      	mov	sp, r7
 800f1d4:	bd80      	pop	{r7, pc}

0800f1d6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800f1d6:	b580      	push	{r7, lr}
 800f1d8:	b082      	sub	sp, #8
 800f1da:	af00      	add	r7, sp, #0
 800f1dc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	2b00      	cmp	r3, #0
 800f1e2:	d101      	bne.n	800f1e8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800f1e4:	2301      	movs	r3, #1
 800f1e6:	e049      	b.n	800f27c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f1e8:	687b      	ldr	r3, [r7, #4]
 800f1ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f1ee:	b2db      	uxtb	r3, r3
 800f1f0:	2b00      	cmp	r3, #0
 800f1f2:	d106      	bne.n	800f202 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f1f4:	687b      	ldr	r3, [r7, #4]
 800f1f6:	2200      	movs	r2, #0
 800f1f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800f1fc:	6878      	ldr	r0, [r7, #4]
 800f1fe:	f000 f841 	bl	800f284 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f202:	687b      	ldr	r3, [r7, #4]
 800f204:	2202      	movs	r2, #2
 800f206:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f20a:	687b      	ldr	r3, [r7, #4]
 800f20c:	681a      	ldr	r2, [r3, #0]
 800f20e:	687b      	ldr	r3, [r7, #4]
 800f210:	3304      	adds	r3, #4
 800f212:	4619      	mov	r1, r3
 800f214:	4610      	mov	r0, r2
 800f216:	f000 f9f7 	bl	800f608 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800f21a:	687b      	ldr	r3, [r7, #4]
 800f21c:	2201      	movs	r2, #1
 800f21e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f222:	687b      	ldr	r3, [r7, #4]
 800f224:	2201      	movs	r2, #1
 800f226:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800f22a:	687b      	ldr	r3, [r7, #4]
 800f22c:	2201      	movs	r2, #1
 800f22e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800f232:	687b      	ldr	r3, [r7, #4]
 800f234:	2201      	movs	r2, #1
 800f236:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800f23a:	687b      	ldr	r3, [r7, #4]
 800f23c:	2201      	movs	r2, #1
 800f23e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800f242:	687b      	ldr	r3, [r7, #4]
 800f244:	2201      	movs	r2, #1
 800f246:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800f24a:	687b      	ldr	r3, [r7, #4]
 800f24c:	2201      	movs	r2, #1
 800f24e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f252:	687b      	ldr	r3, [r7, #4]
 800f254:	2201      	movs	r2, #1
 800f256:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f25a:	687b      	ldr	r3, [r7, #4]
 800f25c:	2201      	movs	r2, #1
 800f25e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f262:	687b      	ldr	r3, [r7, #4]
 800f264:	2201      	movs	r2, #1
 800f266:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800f26a:	687b      	ldr	r3, [r7, #4]
 800f26c:	2201      	movs	r2, #1
 800f26e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f272:	687b      	ldr	r3, [r7, #4]
 800f274:	2201      	movs	r2, #1
 800f276:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800f27a:	2300      	movs	r3, #0
}
 800f27c:	4618      	mov	r0, r3
 800f27e:	3708      	adds	r7, #8
 800f280:	46bd      	mov	sp, r7
 800f282:	bd80      	pop	{r7, pc}

0800f284 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800f284:	b480      	push	{r7}
 800f286:	b083      	sub	sp, #12
 800f288:	af00      	add	r7, sp, #0
 800f28a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800f28c:	bf00      	nop
 800f28e:	370c      	adds	r7, #12
 800f290:	46bd      	mov	sp, r7
 800f292:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f296:	4770      	bx	lr

0800f298 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800f298:	b480      	push	{r7}
 800f29a:	b085      	sub	sp, #20
 800f29c:	af00      	add	r7, sp, #0
 800f29e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800f2a0:	687b      	ldr	r3, [r7, #4]
 800f2a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f2a6:	b2db      	uxtb	r3, r3
 800f2a8:	2b01      	cmp	r3, #1
 800f2aa:	d001      	beq.n	800f2b0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800f2ac:	2301      	movs	r3, #1
 800f2ae:	e04f      	b.n	800f350 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f2b0:	687b      	ldr	r3, [r7, #4]
 800f2b2:	2202      	movs	r2, #2
 800f2b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800f2b8:	687b      	ldr	r3, [r7, #4]
 800f2ba:	681b      	ldr	r3, [r3, #0]
 800f2bc:	68da      	ldr	r2, [r3, #12]
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	681b      	ldr	r3, [r3, #0]
 800f2c2:	f042 0201 	orr.w	r2, r2, #1
 800f2c6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f2c8:	687b      	ldr	r3, [r7, #4]
 800f2ca:	681b      	ldr	r3, [r3, #0]
 800f2cc:	4a23      	ldr	r2, [pc, #140]	; (800f35c <HAL_TIM_Base_Start_IT+0xc4>)
 800f2ce:	4293      	cmp	r3, r2
 800f2d0:	d01d      	beq.n	800f30e <HAL_TIM_Base_Start_IT+0x76>
 800f2d2:	687b      	ldr	r3, [r7, #4]
 800f2d4:	681b      	ldr	r3, [r3, #0]
 800f2d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f2da:	d018      	beq.n	800f30e <HAL_TIM_Base_Start_IT+0x76>
 800f2dc:	687b      	ldr	r3, [r7, #4]
 800f2de:	681b      	ldr	r3, [r3, #0]
 800f2e0:	4a1f      	ldr	r2, [pc, #124]	; (800f360 <HAL_TIM_Base_Start_IT+0xc8>)
 800f2e2:	4293      	cmp	r3, r2
 800f2e4:	d013      	beq.n	800f30e <HAL_TIM_Base_Start_IT+0x76>
 800f2e6:	687b      	ldr	r3, [r7, #4]
 800f2e8:	681b      	ldr	r3, [r3, #0]
 800f2ea:	4a1e      	ldr	r2, [pc, #120]	; (800f364 <HAL_TIM_Base_Start_IT+0xcc>)
 800f2ec:	4293      	cmp	r3, r2
 800f2ee:	d00e      	beq.n	800f30e <HAL_TIM_Base_Start_IT+0x76>
 800f2f0:	687b      	ldr	r3, [r7, #4]
 800f2f2:	681b      	ldr	r3, [r3, #0]
 800f2f4:	4a1c      	ldr	r2, [pc, #112]	; (800f368 <HAL_TIM_Base_Start_IT+0xd0>)
 800f2f6:	4293      	cmp	r3, r2
 800f2f8:	d009      	beq.n	800f30e <HAL_TIM_Base_Start_IT+0x76>
 800f2fa:	687b      	ldr	r3, [r7, #4]
 800f2fc:	681b      	ldr	r3, [r3, #0]
 800f2fe:	4a1b      	ldr	r2, [pc, #108]	; (800f36c <HAL_TIM_Base_Start_IT+0xd4>)
 800f300:	4293      	cmp	r3, r2
 800f302:	d004      	beq.n	800f30e <HAL_TIM_Base_Start_IT+0x76>
 800f304:	687b      	ldr	r3, [r7, #4]
 800f306:	681b      	ldr	r3, [r3, #0]
 800f308:	4a19      	ldr	r2, [pc, #100]	; (800f370 <HAL_TIM_Base_Start_IT+0xd8>)
 800f30a:	4293      	cmp	r3, r2
 800f30c:	d115      	bne.n	800f33a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f30e:	687b      	ldr	r3, [r7, #4]
 800f310:	681b      	ldr	r3, [r3, #0]
 800f312:	689a      	ldr	r2, [r3, #8]
 800f314:	4b17      	ldr	r3, [pc, #92]	; (800f374 <HAL_TIM_Base_Start_IT+0xdc>)
 800f316:	4013      	ands	r3, r2
 800f318:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f31a:	68fb      	ldr	r3, [r7, #12]
 800f31c:	2b06      	cmp	r3, #6
 800f31e:	d015      	beq.n	800f34c <HAL_TIM_Base_Start_IT+0xb4>
 800f320:	68fb      	ldr	r3, [r7, #12]
 800f322:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f326:	d011      	beq.n	800f34c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800f328:	687b      	ldr	r3, [r7, #4]
 800f32a:	681b      	ldr	r3, [r3, #0]
 800f32c:	681a      	ldr	r2, [r3, #0]
 800f32e:	687b      	ldr	r3, [r7, #4]
 800f330:	681b      	ldr	r3, [r3, #0]
 800f332:	f042 0201 	orr.w	r2, r2, #1
 800f336:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f338:	e008      	b.n	800f34c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800f33a:	687b      	ldr	r3, [r7, #4]
 800f33c:	681b      	ldr	r3, [r3, #0]
 800f33e:	681a      	ldr	r2, [r3, #0]
 800f340:	687b      	ldr	r3, [r7, #4]
 800f342:	681b      	ldr	r3, [r3, #0]
 800f344:	f042 0201 	orr.w	r2, r2, #1
 800f348:	601a      	str	r2, [r3, #0]
 800f34a:	e000      	b.n	800f34e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f34c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800f34e:	2300      	movs	r3, #0
}
 800f350:	4618      	mov	r0, r3
 800f352:	3714      	adds	r7, #20
 800f354:	46bd      	mov	sp, r7
 800f356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f35a:	4770      	bx	lr
 800f35c:	40012c00 	.word	0x40012c00
 800f360:	40000400 	.word	0x40000400
 800f364:	40000800 	.word	0x40000800
 800f368:	40000c00 	.word	0x40000c00
 800f36c:	40013400 	.word	0x40013400
 800f370:	40014000 	.word	0x40014000
 800f374:	00010007 	.word	0x00010007

0800f378 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800f378:	b580      	push	{r7, lr}
 800f37a:	b082      	sub	sp, #8
 800f37c:	af00      	add	r7, sp, #0
 800f37e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800f380:	687b      	ldr	r3, [r7, #4]
 800f382:	681b      	ldr	r3, [r3, #0]
 800f384:	691b      	ldr	r3, [r3, #16]
 800f386:	f003 0302 	and.w	r3, r3, #2
 800f38a:	2b02      	cmp	r3, #2
 800f38c:	d122      	bne.n	800f3d4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	681b      	ldr	r3, [r3, #0]
 800f392:	68db      	ldr	r3, [r3, #12]
 800f394:	f003 0302 	and.w	r3, r3, #2
 800f398:	2b02      	cmp	r3, #2
 800f39a:	d11b      	bne.n	800f3d4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	681b      	ldr	r3, [r3, #0]
 800f3a0:	f06f 0202 	mvn.w	r2, #2
 800f3a4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	2201      	movs	r2, #1
 800f3aa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800f3ac:	687b      	ldr	r3, [r7, #4]
 800f3ae:	681b      	ldr	r3, [r3, #0]
 800f3b0:	699b      	ldr	r3, [r3, #24]
 800f3b2:	f003 0303 	and.w	r3, r3, #3
 800f3b6:	2b00      	cmp	r3, #0
 800f3b8:	d003      	beq.n	800f3c2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800f3ba:	6878      	ldr	r0, [r7, #4]
 800f3bc:	f000 f905 	bl	800f5ca <HAL_TIM_IC_CaptureCallback>
 800f3c0:	e005      	b.n	800f3ce <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800f3c2:	6878      	ldr	r0, [r7, #4]
 800f3c4:	f000 f8f7 	bl	800f5b6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f3c8:	6878      	ldr	r0, [r7, #4]
 800f3ca:	f000 f908 	bl	800f5de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	2200      	movs	r2, #0
 800f3d2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800f3d4:	687b      	ldr	r3, [r7, #4]
 800f3d6:	681b      	ldr	r3, [r3, #0]
 800f3d8:	691b      	ldr	r3, [r3, #16]
 800f3da:	f003 0304 	and.w	r3, r3, #4
 800f3de:	2b04      	cmp	r3, #4
 800f3e0:	d122      	bne.n	800f428 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	681b      	ldr	r3, [r3, #0]
 800f3e6:	68db      	ldr	r3, [r3, #12]
 800f3e8:	f003 0304 	and.w	r3, r3, #4
 800f3ec:	2b04      	cmp	r3, #4
 800f3ee:	d11b      	bne.n	800f428 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800f3f0:	687b      	ldr	r3, [r7, #4]
 800f3f2:	681b      	ldr	r3, [r3, #0]
 800f3f4:	f06f 0204 	mvn.w	r2, #4
 800f3f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	2202      	movs	r2, #2
 800f3fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800f400:	687b      	ldr	r3, [r7, #4]
 800f402:	681b      	ldr	r3, [r3, #0]
 800f404:	699b      	ldr	r3, [r3, #24]
 800f406:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f40a:	2b00      	cmp	r3, #0
 800f40c:	d003      	beq.n	800f416 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f40e:	6878      	ldr	r0, [r7, #4]
 800f410:	f000 f8db 	bl	800f5ca <HAL_TIM_IC_CaptureCallback>
 800f414:	e005      	b.n	800f422 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f416:	6878      	ldr	r0, [r7, #4]
 800f418:	f000 f8cd 	bl	800f5b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f41c:	6878      	ldr	r0, [r7, #4]
 800f41e:	f000 f8de 	bl	800f5de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f422:	687b      	ldr	r3, [r7, #4]
 800f424:	2200      	movs	r2, #0
 800f426:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800f428:	687b      	ldr	r3, [r7, #4]
 800f42a:	681b      	ldr	r3, [r3, #0]
 800f42c:	691b      	ldr	r3, [r3, #16]
 800f42e:	f003 0308 	and.w	r3, r3, #8
 800f432:	2b08      	cmp	r3, #8
 800f434:	d122      	bne.n	800f47c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800f436:	687b      	ldr	r3, [r7, #4]
 800f438:	681b      	ldr	r3, [r3, #0]
 800f43a:	68db      	ldr	r3, [r3, #12]
 800f43c:	f003 0308 	and.w	r3, r3, #8
 800f440:	2b08      	cmp	r3, #8
 800f442:	d11b      	bne.n	800f47c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800f444:	687b      	ldr	r3, [r7, #4]
 800f446:	681b      	ldr	r3, [r3, #0]
 800f448:	f06f 0208 	mvn.w	r2, #8
 800f44c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	2204      	movs	r2, #4
 800f452:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800f454:	687b      	ldr	r3, [r7, #4]
 800f456:	681b      	ldr	r3, [r3, #0]
 800f458:	69db      	ldr	r3, [r3, #28]
 800f45a:	f003 0303 	and.w	r3, r3, #3
 800f45e:	2b00      	cmp	r3, #0
 800f460:	d003      	beq.n	800f46a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f462:	6878      	ldr	r0, [r7, #4]
 800f464:	f000 f8b1 	bl	800f5ca <HAL_TIM_IC_CaptureCallback>
 800f468:	e005      	b.n	800f476 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f46a:	6878      	ldr	r0, [r7, #4]
 800f46c:	f000 f8a3 	bl	800f5b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f470:	6878      	ldr	r0, [r7, #4]
 800f472:	f000 f8b4 	bl	800f5de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f476:	687b      	ldr	r3, [r7, #4]
 800f478:	2200      	movs	r2, #0
 800f47a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	681b      	ldr	r3, [r3, #0]
 800f480:	691b      	ldr	r3, [r3, #16]
 800f482:	f003 0310 	and.w	r3, r3, #16
 800f486:	2b10      	cmp	r3, #16
 800f488:	d122      	bne.n	800f4d0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800f48a:	687b      	ldr	r3, [r7, #4]
 800f48c:	681b      	ldr	r3, [r3, #0]
 800f48e:	68db      	ldr	r3, [r3, #12]
 800f490:	f003 0310 	and.w	r3, r3, #16
 800f494:	2b10      	cmp	r3, #16
 800f496:	d11b      	bne.n	800f4d0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800f498:	687b      	ldr	r3, [r7, #4]
 800f49a:	681b      	ldr	r3, [r3, #0]
 800f49c:	f06f 0210 	mvn.w	r2, #16
 800f4a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800f4a2:	687b      	ldr	r3, [r7, #4]
 800f4a4:	2208      	movs	r2, #8
 800f4a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	681b      	ldr	r3, [r3, #0]
 800f4ac:	69db      	ldr	r3, [r3, #28]
 800f4ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f4b2:	2b00      	cmp	r3, #0
 800f4b4:	d003      	beq.n	800f4be <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f4b6:	6878      	ldr	r0, [r7, #4]
 800f4b8:	f000 f887 	bl	800f5ca <HAL_TIM_IC_CaptureCallback>
 800f4bc:	e005      	b.n	800f4ca <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f4be:	6878      	ldr	r0, [r7, #4]
 800f4c0:	f000 f879 	bl	800f5b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f4c4:	6878      	ldr	r0, [r7, #4]
 800f4c6:	f000 f88a 	bl	800f5de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f4ca:	687b      	ldr	r3, [r7, #4]
 800f4cc:	2200      	movs	r2, #0
 800f4ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800f4d0:	687b      	ldr	r3, [r7, #4]
 800f4d2:	681b      	ldr	r3, [r3, #0]
 800f4d4:	691b      	ldr	r3, [r3, #16]
 800f4d6:	f003 0301 	and.w	r3, r3, #1
 800f4da:	2b01      	cmp	r3, #1
 800f4dc:	d10e      	bne.n	800f4fc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800f4de:	687b      	ldr	r3, [r7, #4]
 800f4e0:	681b      	ldr	r3, [r3, #0]
 800f4e2:	68db      	ldr	r3, [r3, #12]
 800f4e4:	f003 0301 	and.w	r3, r3, #1
 800f4e8:	2b01      	cmp	r3, #1
 800f4ea:	d107      	bne.n	800f4fc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800f4ec:	687b      	ldr	r3, [r7, #4]
 800f4ee:	681b      	ldr	r3, [r3, #0]
 800f4f0:	f06f 0201 	mvn.w	r2, #1
 800f4f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800f4f6:	6878      	ldr	r0, [r7, #4]
 800f4f8:	f7f2 fd1a 	bl	8001f30 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	681b      	ldr	r3, [r3, #0]
 800f500:	691b      	ldr	r3, [r3, #16]
 800f502:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f506:	2b80      	cmp	r3, #128	; 0x80
 800f508:	d10e      	bne.n	800f528 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800f50a:	687b      	ldr	r3, [r7, #4]
 800f50c:	681b      	ldr	r3, [r3, #0]
 800f50e:	68db      	ldr	r3, [r3, #12]
 800f510:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f514:	2b80      	cmp	r3, #128	; 0x80
 800f516:	d107      	bne.n	800f528 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800f518:	687b      	ldr	r3, [r7, #4]
 800f51a:	681b      	ldr	r3, [r3, #0]
 800f51c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800f520:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800f522:	6878      	ldr	r0, [r7, #4]
 800f524:	f000 f914 	bl	800f750 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800f528:	687b      	ldr	r3, [r7, #4]
 800f52a:	681b      	ldr	r3, [r3, #0]
 800f52c:	691b      	ldr	r3, [r3, #16]
 800f52e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f532:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f536:	d10e      	bne.n	800f556 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800f538:	687b      	ldr	r3, [r7, #4]
 800f53a:	681b      	ldr	r3, [r3, #0]
 800f53c:	68db      	ldr	r3, [r3, #12]
 800f53e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f542:	2b80      	cmp	r3, #128	; 0x80
 800f544:	d107      	bne.n	800f556 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	681b      	ldr	r3, [r3, #0]
 800f54a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800f54e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800f550:	6878      	ldr	r0, [r7, #4]
 800f552:	f000 f907 	bl	800f764 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800f556:	687b      	ldr	r3, [r7, #4]
 800f558:	681b      	ldr	r3, [r3, #0]
 800f55a:	691b      	ldr	r3, [r3, #16]
 800f55c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f560:	2b40      	cmp	r3, #64	; 0x40
 800f562:	d10e      	bne.n	800f582 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800f564:	687b      	ldr	r3, [r7, #4]
 800f566:	681b      	ldr	r3, [r3, #0]
 800f568:	68db      	ldr	r3, [r3, #12]
 800f56a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f56e:	2b40      	cmp	r3, #64	; 0x40
 800f570:	d107      	bne.n	800f582 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800f572:	687b      	ldr	r3, [r7, #4]
 800f574:	681b      	ldr	r3, [r3, #0]
 800f576:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800f57a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800f57c:	6878      	ldr	r0, [r7, #4]
 800f57e:	f000 f838 	bl	800f5f2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800f582:	687b      	ldr	r3, [r7, #4]
 800f584:	681b      	ldr	r3, [r3, #0]
 800f586:	691b      	ldr	r3, [r3, #16]
 800f588:	f003 0320 	and.w	r3, r3, #32
 800f58c:	2b20      	cmp	r3, #32
 800f58e:	d10e      	bne.n	800f5ae <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800f590:	687b      	ldr	r3, [r7, #4]
 800f592:	681b      	ldr	r3, [r3, #0]
 800f594:	68db      	ldr	r3, [r3, #12]
 800f596:	f003 0320 	and.w	r3, r3, #32
 800f59a:	2b20      	cmp	r3, #32
 800f59c:	d107      	bne.n	800f5ae <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800f59e:	687b      	ldr	r3, [r7, #4]
 800f5a0:	681b      	ldr	r3, [r3, #0]
 800f5a2:	f06f 0220 	mvn.w	r2, #32
 800f5a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800f5a8:	6878      	ldr	r0, [r7, #4]
 800f5aa:	f000 f8c7 	bl	800f73c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800f5ae:	bf00      	nop
 800f5b0:	3708      	adds	r7, #8
 800f5b2:	46bd      	mov	sp, r7
 800f5b4:	bd80      	pop	{r7, pc}

0800f5b6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f5b6:	b480      	push	{r7}
 800f5b8:	b083      	sub	sp, #12
 800f5ba:	af00      	add	r7, sp, #0
 800f5bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800f5be:	bf00      	nop
 800f5c0:	370c      	adds	r7, #12
 800f5c2:	46bd      	mov	sp, r7
 800f5c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5c8:	4770      	bx	lr

0800f5ca <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800f5ca:	b480      	push	{r7}
 800f5cc:	b083      	sub	sp, #12
 800f5ce:	af00      	add	r7, sp, #0
 800f5d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800f5d2:	bf00      	nop
 800f5d4:	370c      	adds	r7, #12
 800f5d6:	46bd      	mov	sp, r7
 800f5d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5dc:	4770      	bx	lr

0800f5de <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800f5de:	b480      	push	{r7}
 800f5e0:	b083      	sub	sp, #12
 800f5e2:	af00      	add	r7, sp, #0
 800f5e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800f5e6:	bf00      	nop
 800f5e8:	370c      	adds	r7, #12
 800f5ea:	46bd      	mov	sp, r7
 800f5ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5f0:	4770      	bx	lr

0800f5f2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800f5f2:	b480      	push	{r7}
 800f5f4:	b083      	sub	sp, #12
 800f5f6:	af00      	add	r7, sp, #0
 800f5f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800f5fa:	bf00      	nop
 800f5fc:	370c      	adds	r7, #12
 800f5fe:	46bd      	mov	sp, r7
 800f600:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f604:	4770      	bx	lr
	...

0800f608 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800f608:	b480      	push	{r7}
 800f60a:	b085      	sub	sp, #20
 800f60c:	af00      	add	r7, sp, #0
 800f60e:	6078      	str	r0, [r7, #4]
 800f610:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f612:	687b      	ldr	r3, [r7, #4]
 800f614:	681b      	ldr	r3, [r3, #0]
 800f616:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f618:	687b      	ldr	r3, [r7, #4]
 800f61a:	4a40      	ldr	r2, [pc, #256]	; (800f71c <TIM_Base_SetConfig+0x114>)
 800f61c:	4293      	cmp	r3, r2
 800f61e:	d013      	beq.n	800f648 <TIM_Base_SetConfig+0x40>
 800f620:	687b      	ldr	r3, [r7, #4]
 800f622:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f626:	d00f      	beq.n	800f648 <TIM_Base_SetConfig+0x40>
 800f628:	687b      	ldr	r3, [r7, #4]
 800f62a:	4a3d      	ldr	r2, [pc, #244]	; (800f720 <TIM_Base_SetConfig+0x118>)
 800f62c:	4293      	cmp	r3, r2
 800f62e:	d00b      	beq.n	800f648 <TIM_Base_SetConfig+0x40>
 800f630:	687b      	ldr	r3, [r7, #4]
 800f632:	4a3c      	ldr	r2, [pc, #240]	; (800f724 <TIM_Base_SetConfig+0x11c>)
 800f634:	4293      	cmp	r3, r2
 800f636:	d007      	beq.n	800f648 <TIM_Base_SetConfig+0x40>
 800f638:	687b      	ldr	r3, [r7, #4]
 800f63a:	4a3b      	ldr	r2, [pc, #236]	; (800f728 <TIM_Base_SetConfig+0x120>)
 800f63c:	4293      	cmp	r3, r2
 800f63e:	d003      	beq.n	800f648 <TIM_Base_SetConfig+0x40>
 800f640:	687b      	ldr	r3, [r7, #4]
 800f642:	4a3a      	ldr	r2, [pc, #232]	; (800f72c <TIM_Base_SetConfig+0x124>)
 800f644:	4293      	cmp	r3, r2
 800f646:	d108      	bne.n	800f65a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f648:	68fb      	ldr	r3, [r7, #12]
 800f64a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f64e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f650:	683b      	ldr	r3, [r7, #0]
 800f652:	685b      	ldr	r3, [r3, #4]
 800f654:	68fa      	ldr	r2, [r7, #12]
 800f656:	4313      	orrs	r3, r2
 800f658:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f65a:	687b      	ldr	r3, [r7, #4]
 800f65c:	4a2f      	ldr	r2, [pc, #188]	; (800f71c <TIM_Base_SetConfig+0x114>)
 800f65e:	4293      	cmp	r3, r2
 800f660:	d01f      	beq.n	800f6a2 <TIM_Base_SetConfig+0x9a>
 800f662:	687b      	ldr	r3, [r7, #4]
 800f664:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f668:	d01b      	beq.n	800f6a2 <TIM_Base_SetConfig+0x9a>
 800f66a:	687b      	ldr	r3, [r7, #4]
 800f66c:	4a2c      	ldr	r2, [pc, #176]	; (800f720 <TIM_Base_SetConfig+0x118>)
 800f66e:	4293      	cmp	r3, r2
 800f670:	d017      	beq.n	800f6a2 <TIM_Base_SetConfig+0x9a>
 800f672:	687b      	ldr	r3, [r7, #4]
 800f674:	4a2b      	ldr	r2, [pc, #172]	; (800f724 <TIM_Base_SetConfig+0x11c>)
 800f676:	4293      	cmp	r3, r2
 800f678:	d013      	beq.n	800f6a2 <TIM_Base_SetConfig+0x9a>
 800f67a:	687b      	ldr	r3, [r7, #4]
 800f67c:	4a2a      	ldr	r2, [pc, #168]	; (800f728 <TIM_Base_SetConfig+0x120>)
 800f67e:	4293      	cmp	r3, r2
 800f680:	d00f      	beq.n	800f6a2 <TIM_Base_SetConfig+0x9a>
 800f682:	687b      	ldr	r3, [r7, #4]
 800f684:	4a29      	ldr	r2, [pc, #164]	; (800f72c <TIM_Base_SetConfig+0x124>)
 800f686:	4293      	cmp	r3, r2
 800f688:	d00b      	beq.n	800f6a2 <TIM_Base_SetConfig+0x9a>
 800f68a:	687b      	ldr	r3, [r7, #4]
 800f68c:	4a28      	ldr	r2, [pc, #160]	; (800f730 <TIM_Base_SetConfig+0x128>)
 800f68e:	4293      	cmp	r3, r2
 800f690:	d007      	beq.n	800f6a2 <TIM_Base_SetConfig+0x9a>
 800f692:	687b      	ldr	r3, [r7, #4]
 800f694:	4a27      	ldr	r2, [pc, #156]	; (800f734 <TIM_Base_SetConfig+0x12c>)
 800f696:	4293      	cmp	r3, r2
 800f698:	d003      	beq.n	800f6a2 <TIM_Base_SetConfig+0x9a>
 800f69a:	687b      	ldr	r3, [r7, #4]
 800f69c:	4a26      	ldr	r2, [pc, #152]	; (800f738 <TIM_Base_SetConfig+0x130>)
 800f69e:	4293      	cmp	r3, r2
 800f6a0:	d108      	bne.n	800f6b4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f6a2:	68fb      	ldr	r3, [r7, #12]
 800f6a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f6a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f6aa:	683b      	ldr	r3, [r7, #0]
 800f6ac:	68db      	ldr	r3, [r3, #12]
 800f6ae:	68fa      	ldr	r2, [r7, #12]
 800f6b0:	4313      	orrs	r3, r2
 800f6b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f6b4:	68fb      	ldr	r3, [r7, #12]
 800f6b6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800f6ba:	683b      	ldr	r3, [r7, #0]
 800f6bc:	695b      	ldr	r3, [r3, #20]
 800f6be:	4313      	orrs	r3, r2
 800f6c0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800f6c2:	687b      	ldr	r3, [r7, #4]
 800f6c4:	68fa      	ldr	r2, [r7, #12]
 800f6c6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f6c8:	683b      	ldr	r3, [r7, #0]
 800f6ca:	689a      	ldr	r2, [r3, #8]
 800f6cc:	687b      	ldr	r3, [r7, #4]
 800f6ce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f6d0:	683b      	ldr	r3, [r7, #0]
 800f6d2:	681a      	ldr	r2, [r3, #0]
 800f6d4:	687b      	ldr	r3, [r7, #4]
 800f6d6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f6d8:	687b      	ldr	r3, [r7, #4]
 800f6da:	4a10      	ldr	r2, [pc, #64]	; (800f71c <TIM_Base_SetConfig+0x114>)
 800f6dc:	4293      	cmp	r3, r2
 800f6de:	d00f      	beq.n	800f700 <TIM_Base_SetConfig+0xf8>
 800f6e0:	687b      	ldr	r3, [r7, #4]
 800f6e2:	4a12      	ldr	r2, [pc, #72]	; (800f72c <TIM_Base_SetConfig+0x124>)
 800f6e4:	4293      	cmp	r3, r2
 800f6e6:	d00b      	beq.n	800f700 <TIM_Base_SetConfig+0xf8>
 800f6e8:	687b      	ldr	r3, [r7, #4]
 800f6ea:	4a11      	ldr	r2, [pc, #68]	; (800f730 <TIM_Base_SetConfig+0x128>)
 800f6ec:	4293      	cmp	r3, r2
 800f6ee:	d007      	beq.n	800f700 <TIM_Base_SetConfig+0xf8>
 800f6f0:	687b      	ldr	r3, [r7, #4]
 800f6f2:	4a10      	ldr	r2, [pc, #64]	; (800f734 <TIM_Base_SetConfig+0x12c>)
 800f6f4:	4293      	cmp	r3, r2
 800f6f6:	d003      	beq.n	800f700 <TIM_Base_SetConfig+0xf8>
 800f6f8:	687b      	ldr	r3, [r7, #4]
 800f6fa:	4a0f      	ldr	r2, [pc, #60]	; (800f738 <TIM_Base_SetConfig+0x130>)
 800f6fc:	4293      	cmp	r3, r2
 800f6fe:	d103      	bne.n	800f708 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f700:	683b      	ldr	r3, [r7, #0]
 800f702:	691a      	ldr	r2, [r3, #16]
 800f704:	687b      	ldr	r3, [r7, #4]
 800f706:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f708:	687b      	ldr	r3, [r7, #4]
 800f70a:	2201      	movs	r2, #1
 800f70c:	615a      	str	r2, [r3, #20]
}
 800f70e:	bf00      	nop
 800f710:	3714      	adds	r7, #20
 800f712:	46bd      	mov	sp, r7
 800f714:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f718:	4770      	bx	lr
 800f71a:	bf00      	nop
 800f71c:	40012c00 	.word	0x40012c00
 800f720:	40000400 	.word	0x40000400
 800f724:	40000800 	.word	0x40000800
 800f728:	40000c00 	.word	0x40000c00
 800f72c:	40013400 	.word	0x40013400
 800f730:	40014000 	.word	0x40014000
 800f734:	40014400 	.word	0x40014400
 800f738:	40014800 	.word	0x40014800

0800f73c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800f73c:	b480      	push	{r7}
 800f73e:	b083      	sub	sp, #12
 800f740:	af00      	add	r7, sp, #0
 800f742:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800f744:	bf00      	nop
 800f746:	370c      	adds	r7, #12
 800f748:	46bd      	mov	sp, r7
 800f74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f74e:	4770      	bx	lr

0800f750 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800f750:	b480      	push	{r7}
 800f752:	b083      	sub	sp, #12
 800f754:	af00      	add	r7, sp, #0
 800f756:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800f758:	bf00      	nop
 800f75a:	370c      	adds	r7, #12
 800f75c:	46bd      	mov	sp, r7
 800f75e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f762:	4770      	bx	lr

0800f764 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800f764:	b480      	push	{r7}
 800f766:	b083      	sub	sp, #12
 800f768:	af00      	add	r7, sp, #0
 800f76a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800f76c:	bf00      	nop
 800f76e:	370c      	adds	r7, #12
 800f770:	46bd      	mov	sp, r7
 800f772:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f776:	4770      	bx	lr

0800f778 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800f778:	b580      	push	{r7, lr}
 800f77a:	b082      	sub	sp, #8
 800f77c:	af00      	add	r7, sp, #0
 800f77e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800f780:	687b      	ldr	r3, [r7, #4]
 800f782:	2b00      	cmp	r3, #0
 800f784:	d101      	bne.n	800f78a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800f786:	2301      	movs	r3, #1
 800f788:	e040      	b.n	800f80c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800f78a:	687b      	ldr	r3, [r7, #4]
 800f78c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f78e:	2b00      	cmp	r3, #0
 800f790:	d106      	bne.n	800f7a0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800f792:	687b      	ldr	r3, [r7, #4]
 800f794:	2200      	movs	r2, #0
 800f796:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800f79a:	6878      	ldr	r0, [r7, #4]
 800f79c:	f7f2 fcce 	bl	800213c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800f7a0:	687b      	ldr	r3, [r7, #4]
 800f7a2:	2224      	movs	r2, #36	; 0x24
 800f7a4:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800f7a6:	687b      	ldr	r3, [r7, #4]
 800f7a8:	681b      	ldr	r3, [r3, #0]
 800f7aa:	681a      	ldr	r2, [r3, #0]
 800f7ac:	687b      	ldr	r3, [r7, #4]
 800f7ae:	681b      	ldr	r3, [r3, #0]
 800f7b0:	f022 0201 	bic.w	r2, r2, #1
 800f7b4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800f7b6:	6878      	ldr	r0, [r7, #4]
 800f7b8:	f000 f8c0 	bl	800f93c <UART_SetConfig>
 800f7bc:	4603      	mov	r3, r0
 800f7be:	2b01      	cmp	r3, #1
 800f7c0:	d101      	bne.n	800f7c6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800f7c2:	2301      	movs	r3, #1
 800f7c4:	e022      	b.n	800f80c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800f7c6:	687b      	ldr	r3, [r7, #4]
 800f7c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f7ca:	2b00      	cmp	r3, #0
 800f7cc:	d002      	beq.n	800f7d4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800f7ce:	6878      	ldr	r0, [r7, #4]
 800f7d0:	f000 fb3e 	bl	800fe50 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800f7d4:	687b      	ldr	r3, [r7, #4]
 800f7d6:	681b      	ldr	r3, [r3, #0]
 800f7d8:	685a      	ldr	r2, [r3, #4]
 800f7da:	687b      	ldr	r3, [r7, #4]
 800f7dc:	681b      	ldr	r3, [r3, #0]
 800f7de:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800f7e2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800f7e4:	687b      	ldr	r3, [r7, #4]
 800f7e6:	681b      	ldr	r3, [r3, #0]
 800f7e8:	689a      	ldr	r2, [r3, #8]
 800f7ea:	687b      	ldr	r3, [r7, #4]
 800f7ec:	681b      	ldr	r3, [r3, #0]
 800f7ee:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800f7f2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800f7f4:	687b      	ldr	r3, [r7, #4]
 800f7f6:	681b      	ldr	r3, [r3, #0]
 800f7f8:	681a      	ldr	r2, [r3, #0]
 800f7fa:	687b      	ldr	r3, [r7, #4]
 800f7fc:	681b      	ldr	r3, [r3, #0]
 800f7fe:	f042 0201 	orr.w	r2, r2, #1
 800f802:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800f804:	6878      	ldr	r0, [r7, #4]
 800f806:	f000 fbc5 	bl	800ff94 <UART_CheckIdleState>
 800f80a:	4603      	mov	r3, r0
}
 800f80c:	4618      	mov	r0, r3
 800f80e:	3708      	adds	r7, #8
 800f810:	46bd      	mov	sp, r7
 800f812:	bd80      	pop	{r7, pc}

0800f814 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800f814:	b580      	push	{r7, lr}
 800f816:	b08a      	sub	sp, #40	; 0x28
 800f818:	af02      	add	r7, sp, #8
 800f81a:	60f8      	str	r0, [r7, #12]
 800f81c:	60b9      	str	r1, [r7, #8]
 800f81e:	603b      	str	r3, [r7, #0]
 800f820:	4613      	mov	r3, r2
 800f822:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800f824:	68fb      	ldr	r3, [r7, #12]
 800f826:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f828:	2b20      	cmp	r3, #32
 800f82a:	f040 8082 	bne.w	800f932 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800f82e:	68bb      	ldr	r3, [r7, #8]
 800f830:	2b00      	cmp	r3, #0
 800f832:	d002      	beq.n	800f83a <HAL_UART_Transmit+0x26>
 800f834:	88fb      	ldrh	r3, [r7, #6]
 800f836:	2b00      	cmp	r3, #0
 800f838:	d101      	bne.n	800f83e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800f83a:	2301      	movs	r3, #1
 800f83c:	e07a      	b.n	800f934 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800f83e:	68fb      	ldr	r3, [r7, #12]
 800f840:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800f844:	2b01      	cmp	r3, #1
 800f846:	d101      	bne.n	800f84c <HAL_UART_Transmit+0x38>
 800f848:	2302      	movs	r3, #2
 800f84a:	e073      	b.n	800f934 <HAL_UART_Transmit+0x120>
 800f84c:	68fb      	ldr	r3, [r7, #12]
 800f84e:	2201      	movs	r2, #1
 800f850:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f854:	68fb      	ldr	r3, [r7, #12]
 800f856:	2200      	movs	r2, #0
 800f858:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800f85c:	68fb      	ldr	r3, [r7, #12]
 800f85e:	2221      	movs	r2, #33	; 0x21
 800f860:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800f862:	f7fb fe53 	bl	800b50c <HAL_GetTick>
 800f866:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800f868:	68fb      	ldr	r3, [r7, #12]
 800f86a:	88fa      	ldrh	r2, [r7, #6]
 800f86c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800f870:	68fb      	ldr	r3, [r7, #12]
 800f872:	88fa      	ldrh	r2, [r7, #6]
 800f874:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f878:	68fb      	ldr	r3, [r7, #12]
 800f87a:	689b      	ldr	r3, [r3, #8]
 800f87c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f880:	d108      	bne.n	800f894 <HAL_UART_Transmit+0x80>
 800f882:	68fb      	ldr	r3, [r7, #12]
 800f884:	691b      	ldr	r3, [r3, #16]
 800f886:	2b00      	cmp	r3, #0
 800f888:	d104      	bne.n	800f894 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800f88a:	2300      	movs	r3, #0
 800f88c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800f88e:	68bb      	ldr	r3, [r7, #8]
 800f890:	61bb      	str	r3, [r7, #24]
 800f892:	e003      	b.n	800f89c <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 800f894:	68bb      	ldr	r3, [r7, #8]
 800f896:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800f898:	2300      	movs	r3, #0
 800f89a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800f89c:	68fb      	ldr	r3, [r7, #12]
 800f89e:	2200      	movs	r2, #0
 800f8a0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 800f8a4:	e02d      	b.n	800f902 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800f8a6:	683b      	ldr	r3, [r7, #0]
 800f8a8:	9300      	str	r3, [sp, #0]
 800f8aa:	697b      	ldr	r3, [r7, #20]
 800f8ac:	2200      	movs	r2, #0
 800f8ae:	2180      	movs	r1, #128	; 0x80
 800f8b0:	68f8      	ldr	r0, [r7, #12]
 800f8b2:	f000 fbb8 	bl	8010026 <UART_WaitOnFlagUntilTimeout>
 800f8b6:	4603      	mov	r3, r0
 800f8b8:	2b00      	cmp	r3, #0
 800f8ba:	d001      	beq.n	800f8c0 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 800f8bc:	2303      	movs	r3, #3
 800f8be:	e039      	b.n	800f934 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 800f8c0:	69fb      	ldr	r3, [r7, #28]
 800f8c2:	2b00      	cmp	r3, #0
 800f8c4:	d10b      	bne.n	800f8de <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800f8c6:	69bb      	ldr	r3, [r7, #24]
 800f8c8:	881a      	ldrh	r2, [r3, #0]
 800f8ca:	68fb      	ldr	r3, [r7, #12]
 800f8cc:	681b      	ldr	r3, [r3, #0]
 800f8ce:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f8d2:	b292      	uxth	r2, r2
 800f8d4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800f8d6:	69bb      	ldr	r3, [r7, #24]
 800f8d8:	3302      	adds	r3, #2
 800f8da:	61bb      	str	r3, [r7, #24]
 800f8dc:	e008      	b.n	800f8f0 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800f8de:	69fb      	ldr	r3, [r7, #28]
 800f8e0:	781a      	ldrb	r2, [r3, #0]
 800f8e2:	68fb      	ldr	r3, [r7, #12]
 800f8e4:	681b      	ldr	r3, [r3, #0]
 800f8e6:	b292      	uxth	r2, r2
 800f8e8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800f8ea:	69fb      	ldr	r3, [r7, #28]
 800f8ec:	3301      	adds	r3, #1
 800f8ee:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800f8f0:	68fb      	ldr	r3, [r7, #12]
 800f8f2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800f8f6:	b29b      	uxth	r3, r3
 800f8f8:	3b01      	subs	r3, #1
 800f8fa:	b29a      	uxth	r2, r3
 800f8fc:	68fb      	ldr	r3, [r7, #12]
 800f8fe:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800f902:	68fb      	ldr	r3, [r7, #12]
 800f904:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800f908:	b29b      	uxth	r3, r3
 800f90a:	2b00      	cmp	r3, #0
 800f90c:	d1cb      	bne.n	800f8a6 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800f90e:	683b      	ldr	r3, [r7, #0]
 800f910:	9300      	str	r3, [sp, #0]
 800f912:	697b      	ldr	r3, [r7, #20]
 800f914:	2200      	movs	r2, #0
 800f916:	2140      	movs	r1, #64	; 0x40
 800f918:	68f8      	ldr	r0, [r7, #12]
 800f91a:	f000 fb84 	bl	8010026 <UART_WaitOnFlagUntilTimeout>
 800f91e:	4603      	mov	r3, r0
 800f920:	2b00      	cmp	r3, #0
 800f922:	d001      	beq.n	800f928 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800f924:	2303      	movs	r3, #3
 800f926:	e005      	b.n	800f934 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800f928:	68fb      	ldr	r3, [r7, #12]
 800f92a:	2220      	movs	r2, #32
 800f92c:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800f92e:	2300      	movs	r3, #0
 800f930:	e000      	b.n	800f934 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800f932:	2302      	movs	r3, #2
  }
}
 800f934:	4618      	mov	r0, r3
 800f936:	3720      	adds	r7, #32
 800f938:	46bd      	mov	sp, r7
 800f93a:	bd80      	pop	{r7, pc}

0800f93c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800f93c:	b5b0      	push	{r4, r5, r7, lr}
 800f93e:	b088      	sub	sp, #32
 800f940:	af00      	add	r7, sp, #0
 800f942:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800f944:	2300      	movs	r3, #0
 800f946:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800f948:	687b      	ldr	r3, [r7, #4]
 800f94a:	689a      	ldr	r2, [r3, #8]
 800f94c:	687b      	ldr	r3, [r7, #4]
 800f94e:	691b      	ldr	r3, [r3, #16]
 800f950:	431a      	orrs	r2, r3
 800f952:	687b      	ldr	r3, [r7, #4]
 800f954:	695b      	ldr	r3, [r3, #20]
 800f956:	431a      	orrs	r2, r3
 800f958:	687b      	ldr	r3, [r7, #4]
 800f95a:	69db      	ldr	r3, [r3, #28]
 800f95c:	4313      	orrs	r3, r2
 800f95e:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800f960:	687b      	ldr	r3, [r7, #4]
 800f962:	681b      	ldr	r3, [r3, #0]
 800f964:	681a      	ldr	r2, [r3, #0]
 800f966:	4bad      	ldr	r3, [pc, #692]	; (800fc1c <UART_SetConfig+0x2e0>)
 800f968:	4013      	ands	r3, r2
 800f96a:	687a      	ldr	r2, [r7, #4]
 800f96c:	6812      	ldr	r2, [r2, #0]
 800f96e:	69f9      	ldr	r1, [r7, #28]
 800f970:	430b      	orrs	r3, r1
 800f972:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800f974:	687b      	ldr	r3, [r7, #4]
 800f976:	681b      	ldr	r3, [r3, #0]
 800f978:	685b      	ldr	r3, [r3, #4]
 800f97a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800f97e:	687b      	ldr	r3, [r7, #4]
 800f980:	68da      	ldr	r2, [r3, #12]
 800f982:	687b      	ldr	r3, [r7, #4]
 800f984:	681b      	ldr	r3, [r3, #0]
 800f986:	430a      	orrs	r2, r1
 800f988:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800f98a:	687b      	ldr	r3, [r7, #4]
 800f98c:	699b      	ldr	r3, [r3, #24]
 800f98e:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800f990:	687b      	ldr	r3, [r7, #4]
 800f992:	681b      	ldr	r3, [r3, #0]
 800f994:	4aa2      	ldr	r2, [pc, #648]	; (800fc20 <UART_SetConfig+0x2e4>)
 800f996:	4293      	cmp	r3, r2
 800f998:	d004      	beq.n	800f9a4 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800f99a:	687b      	ldr	r3, [r7, #4]
 800f99c:	6a1b      	ldr	r3, [r3, #32]
 800f99e:	69fa      	ldr	r2, [r7, #28]
 800f9a0:	4313      	orrs	r3, r2
 800f9a2:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	681b      	ldr	r3, [r3, #0]
 800f9a8:	689b      	ldr	r3, [r3, #8]
 800f9aa:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800f9ae:	687b      	ldr	r3, [r7, #4]
 800f9b0:	681b      	ldr	r3, [r3, #0]
 800f9b2:	69fa      	ldr	r2, [r7, #28]
 800f9b4:	430a      	orrs	r2, r1
 800f9b6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800f9b8:	687b      	ldr	r3, [r7, #4]
 800f9ba:	681b      	ldr	r3, [r3, #0]
 800f9bc:	4a99      	ldr	r2, [pc, #612]	; (800fc24 <UART_SetConfig+0x2e8>)
 800f9be:	4293      	cmp	r3, r2
 800f9c0:	d121      	bne.n	800fa06 <UART_SetConfig+0xca>
 800f9c2:	4b99      	ldr	r3, [pc, #612]	; (800fc28 <UART_SetConfig+0x2ec>)
 800f9c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f9c8:	f003 0303 	and.w	r3, r3, #3
 800f9cc:	2b03      	cmp	r3, #3
 800f9ce:	d817      	bhi.n	800fa00 <UART_SetConfig+0xc4>
 800f9d0:	a201      	add	r2, pc, #4	; (adr r2, 800f9d8 <UART_SetConfig+0x9c>)
 800f9d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f9d6:	bf00      	nop
 800f9d8:	0800f9e9 	.word	0x0800f9e9
 800f9dc:	0800f9f5 	.word	0x0800f9f5
 800f9e0:	0800f9ef 	.word	0x0800f9ef
 800f9e4:	0800f9fb 	.word	0x0800f9fb
 800f9e8:	2301      	movs	r3, #1
 800f9ea:	76fb      	strb	r3, [r7, #27]
 800f9ec:	e0e7      	b.n	800fbbe <UART_SetConfig+0x282>
 800f9ee:	2302      	movs	r3, #2
 800f9f0:	76fb      	strb	r3, [r7, #27]
 800f9f2:	e0e4      	b.n	800fbbe <UART_SetConfig+0x282>
 800f9f4:	2304      	movs	r3, #4
 800f9f6:	76fb      	strb	r3, [r7, #27]
 800f9f8:	e0e1      	b.n	800fbbe <UART_SetConfig+0x282>
 800f9fa:	2308      	movs	r3, #8
 800f9fc:	76fb      	strb	r3, [r7, #27]
 800f9fe:	e0de      	b.n	800fbbe <UART_SetConfig+0x282>
 800fa00:	2310      	movs	r3, #16
 800fa02:	76fb      	strb	r3, [r7, #27]
 800fa04:	e0db      	b.n	800fbbe <UART_SetConfig+0x282>
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	681b      	ldr	r3, [r3, #0]
 800fa0a:	4a88      	ldr	r2, [pc, #544]	; (800fc2c <UART_SetConfig+0x2f0>)
 800fa0c:	4293      	cmp	r3, r2
 800fa0e:	d132      	bne.n	800fa76 <UART_SetConfig+0x13a>
 800fa10:	4b85      	ldr	r3, [pc, #532]	; (800fc28 <UART_SetConfig+0x2ec>)
 800fa12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800fa16:	f003 030c 	and.w	r3, r3, #12
 800fa1a:	2b0c      	cmp	r3, #12
 800fa1c:	d828      	bhi.n	800fa70 <UART_SetConfig+0x134>
 800fa1e:	a201      	add	r2, pc, #4	; (adr r2, 800fa24 <UART_SetConfig+0xe8>)
 800fa20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fa24:	0800fa59 	.word	0x0800fa59
 800fa28:	0800fa71 	.word	0x0800fa71
 800fa2c:	0800fa71 	.word	0x0800fa71
 800fa30:	0800fa71 	.word	0x0800fa71
 800fa34:	0800fa65 	.word	0x0800fa65
 800fa38:	0800fa71 	.word	0x0800fa71
 800fa3c:	0800fa71 	.word	0x0800fa71
 800fa40:	0800fa71 	.word	0x0800fa71
 800fa44:	0800fa5f 	.word	0x0800fa5f
 800fa48:	0800fa71 	.word	0x0800fa71
 800fa4c:	0800fa71 	.word	0x0800fa71
 800fa50:	0800fa71 	.word	0x0800fa71
 800fa54:	0800fa6b 	.word	0x0800fa6b
 800fa58:	2300      	movs	r3, #0
 800fa5a:	76fb      	strb	r3, [r7, #27]
 800fa5c:	e0af      	b.n	800fbbe <UART_SetConfig+0x282>
 800fa5e:	2302      	movs	r3, #2
 800fa60:	76fb      	strb	r3, [r7, #27]
 800fa62:	e0ac      	b.n	800fbbe <UART_SetConfig+0x282>
 800fa64:	2304      	movs	r3, #4
 800fa66:	76fb      	strb	r3, [r7, #27]
 800fa68:	e0a9      	b.n	800fbbe <UART_SetConfig+0x282>
 800fa6a:	2308      	movs	r3, #8
 800fa6c:	76fb      	strb	r3, [r7, #27]
 800fa6e:	e0a6      	b.n	800fbbe <UART_SetConfig+0x282>
 800fa70:	2310      	movs	r3, #16
 800fa72:	76fb      	strb	r3, [r7, #27]
 800fa74:	e0a3      	b.n	800fbbe <UART_SetConfig+0x282>
 800fa76:	687b      	ldr	r3, [r7, #4]
 800fa78:	681b      	ldr	r3, [r3, #0]
 800fa7a:	4a6d      	ldr	r2, [pc, #436]	; (800fc30 <UART_SetConfig+0x2f4>)
 800fa7c:	4293      	cmp	r3, r2
 800fa7e:	d120      	bne.n	800fac2 <UART_SetConfig+0x186>
 800fa80:	4b69      	ldr	r3, [pc, #420]	; (800fc28 <UART_SetConfig+0x2ec>)
 800fa82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800fa86:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800fa8a:	2b30      	cmp	r3, #48	; 0x30
 800fa8c:	d013      	beq.n	800fab6 <UART_SetConfig+0x17a>
 800fa8e:	2b30      	cmp	r3, #48	; 0x30
 800fa90:	d814      	bhi.n	800fabc <UART_SetConfig+0x180>
 800fa92:	2b20      	cmp	r3, #32
 800fa94:	d009      	beq.n	800faaa <UART_SetConfig+0x16e>
 800fa96:	2b20      	cmp	r3, #32
 800fa98:	d810      	bhi.n	800fabc <UART_SetConfig+0x180>
 800fa9a:	2b00      	cmp	r3, #0
 800fa9c:	d002      	beq.n	800faa4 <UART_SetConfig+0x168>
 800fa9e:	2b10      	cmp	r3, #16
 800faa0:	d006      	beq.n	800fab0 <UART_SetConfig+0x174>
 800faa2:	e00b      	b.n	800fabc <UART_SetConfig+0x180>
 800faa4:	2300      	movs	r3, #0
 800faa6:	76fb      	strb	r3, [r7, #27]
 800faa8:	e089      	b.n	800fbbe <UART_SetConfig+0x282>
 800faaa:	2302      	movs	r3, #2
 800faac:	76fb      	strb	r3, [r7, #27]
 800faae:	e086      	b.n	800fbbe <UART_SetConfig+0x282>
 800fab0:	2304      	movs	r3, #4
 800fab2:	76fb      	strb	r3, [r7, #27]
 800fab4:	e083      	b.n	800fbbe <UART_SetConfig+0x282>
 800fab6:	2308      	movs	r3, #8
 800fab8:	76fb      	strb	r3, [r7, #27]
 800faba:	e080      	b.n	800fbbe <UART_SetConfig+0x282>
 800fabc:	2310      	movs	r3, #16
 800fabe:	76fb      	strb	r3, [r7, #27]
 800fac0:	e07d      	b.n	800fbbe <UART_SetConfig+0x282>
 800fac2:	687b      	ldr	r3, [r7, #4]
 800fac4:	681b      	ldr	r3, [r3, #0]
 800fac6:	4a5b      	ldr	r2, [pc, #364]	; (800fc34 <UART_SetConfig+0x2f8>)
 800fac8:	4293      	cmp	r3, r2
 800faca:	d120      	bne.n	800fb0e <UART_SetConfig+0x1d2>
 800facc:	4b56      	ldr	r3, [pc, #344]	; (800fc28 <UART_SetConfig+0x2ec>)
 800face:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800fad2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800fad6:	2bc0      	cmp	r3, #192	; 0xc0
 800fad8:	d013      	beq.n	800fb02 <UART_SetConfig+0x1c6>
 800fada:	2bc0      	cmp	r3, #192	; 0xc0
 800fadc:	d814      	bhi.n	800fb08 <UART_SetConfig+0x1cc>
 800fade:	2b80      	cmp	r3, #128	; 0x80
 800fae0:	d009      	beq.n	800faf6 <UART_SetConfig+0x1ba>
 800fae2:	2b80      	cmp	r3, #128	; 0x80
 800fae4:	d810      	bhi.n	800fb08 <UART_SetConfig+0x1cc>
 800fae6:	2b00      	cmp	r3, #0
 800fae8:	d002      	beq.n	800faf0 <UART_SetConfig+0x1b4>
 800faea:	2b40      	cmp	r3, #64	; 0x40
 800faec:	d006      	beq.n	800fafc <UART_SetConfig+0x1c0>
 800faee:	e00b      	b.n	800fb08 <UART_SetConfig+0x1cc>
 800faf0:	2300      	movs	r3, #0
 800faf2:	76fb      	strb	r3, [r7, #27]
 800faf4:	e063      	b.n	800fbbe <UART_SetConfig+0x282>
 800faf6:	2302      	movs	r3, #2
 800faf8:	76fb      	strb	r3, [r7, #27]
 800fafa:	e060      	b.n	800fbbe <UART_SetConfig+0x282>
 800fafc:	2304      	movs	r3, #4
 800fafe:	76fb      	strb	r3, [r7, #27]
 800fb00:	e05d      	b.n	800fbbe <UART_SetConfig+0x282>
 800fb02:	2308      	movs	r3, #8
 800fb04:	76fb      	strb	r3, [r7, #27]
 800fb06:	e05a      	b.n	800fbbe <UART_SetConfig+0x282>
 800fb08:	2310      	movs	r3, #16
 800fb0a:	76fb      	strb	r3, [r7, #27]
 800fb0c:	e057      	b.n	800fbbe <UART_SetConfig+0x282>
 800fb0e:	687b      	ldr	r3, [r7, #4]
 800fb10:	681b      	ldr	r3, [r3, #0]
 800fb12:	4a49      	ldr	r2, [pc, #292]	; (800fc38 <UART_SetConfig+0x2fc>)
 800fb14:	4293      	cmp	r3, r2
 800fb16:	d125      	bne.n	800fb64 <UART_SetConfig+0x228>
 800fb18:	4b43      	ldr	r3, [pc, #268]	; (800fc28 <UART_SetConfig+0x2ec>)
 800fb1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800fb1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800fb22:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800fb26:	d017      	beq.n	800fb58 <UART_SetConfig+0x21c>
 800fb28:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800fb2c:	d817      	bhi.n	800fb5e <UART_SetConfig+0x222>
 800fb2e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800fb32:	d00b      	beq.n	800fb4c <UART_SetConfig+0x210>
 800fb34:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800fb38:	d811      	bhi.n	800fb5e <UART_SetConfig+0x222>
 800fb3a:	2b00      	cmp	r3, #0
 800fb3c:	d003      	beq.n	800fb46 <UART_SetConfig+0x20a>
 800fb3e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800fb42:	d006      	beq.n	800fb52 <UART_SetConfig+0x216>
 800fb44:	e00b      	b.n	800fb5e <UART_SetConfig+0x222>
 800fb46:	2300      	movs	r3, #0
 800fb48:	76fb      	strb	r3, [r7, #27]
 800fb4a:	e038      	b.n	800fbbe <UART_SetConfig+0x282>
 800fb4c:	2302      	movs	r3, #2
 800fb4e:	76fb      	strb	r3, [r7, #27]
 800fb50:	e035      	b.n	800fbbe <UART_SetConfig+0x282>
 800fb52:	2304      	movs	r3, #4
 800fb54:	76fb      	strb	r3, [r7, #27]
 800fb56:	e032      	b.n	800fbbe <UART_SetConfig+0x282>
 800fb58:	2308      	movs	r3, #8
 800fb5a:	76fb      	strb	r3, [r7, #27]
 800fb5c:	e02f      	b.n	800fbbe <UART_SetConfig+0x282>
 800fb5e:	2310      	movs	r3, #16
 800fb60:	76fb      	strb	r3, [r7, #27]
 800fb62:	e02c      	b.n	800fbbe <UART_SetConfig+0x282>
 800fb64:	687b      	ldr	r3, [r7, #4]
 800fb66:	681b      	ldr	r3, [r3, #0]
 800fb68:	4a2d      	ldr	r2, [pc, #180]	; (800fc20 <UART_SetConfig+0x2e4>)
 800fb6a:	4293      	cmp	r3, r2
 800fb6c:	d125      	bne.n	800fbba <UART_SetConfig+0x27e>
 800fb6e:	4b2e      	ldr	r3, [pc, #184]	; (800fc28 <UART_SetConfig+0x2ec>)
 800fb70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800fb74:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800fb78:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800fb7c:	d017      	beq.n	800fbae <UART_SetConfig+0x272>
 800fb7e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800fb82:	d817      	bhi.n	800fbb4 <UART_SetConfig+0x278>
 800fb84:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800fb88:	d00b      	beq.n	800fba2 <UART_SetConfig+0x266>
 800fb8a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800fb8e:	d811      	bhi.n	800fbb4 <UART_SetConfig+0x278>
 800fb90:	2b00      	cmp	r3, #0
 800fb92:	d003      	beq.n	800fb9c <UART_SetConfig+0x260>
 800fb94:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800fb98:	d006      	beq.n	800fba8 <UART_SetConfig+0x26c>
 800fb9a:	e00b      	b.n	800fbb4 <UART_SetConfig+0x278>
 800fb9c:	2300      	movs	r3, #0
 800fb9e:	76fb      	strb	r3, [r7, #27]
 800fba0:	e00d      	b.n	800fbbe <UART_SetConfig+0x282>
 800fba2:	2302      	movs	r3, #2
 800fba4:	76fb      	strb	r3, [r7, #27]
 800fba6:	e00a      	b.n	800fbbe <UART_SetConfig+0x282>
 800fba8:	2304      	movs	r3, #4
 800fbaa:	76fb      	strb	r3, [r7, #27]
 800fbac:	e007      	b.n	800fbbe <UART_SetConfig+0x282>
 800fbae:	2308      	movs	r3, #8
 800fbb0:	76fb      	strb	r3, [r7, #27]
 800fbb2:	e004      	b.n	800fbbe <UART_SetConfig+0x282>
 800fbb4:	2310      	movs	r3, #16
 800fbb6:	76fb      	strb	r3, [r7, #27]
 800fbb8:	e001      	b.n	800fbbe <UART_SetConfig+0x282>
 800fbba:	2310      	movs	r3, #16
 800fbbc:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800fbbe:	687b      	ldr	r3, [r7, #4]
 800fbc0:	681b      	ldr	r3, [r3, #0]
 800fbc2:	4a17      	ldr	r2, [pc, #92]	; (800fc20 <UART_SetConfig+0x2e4>)
 800fbc4:	4293      	cmp	r3, r2
 800fbc6:	f040 8087 	bne.w	800fcd8 <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800fbca:	7efb      	ldrb	r3, [r7, #27]
 800fbcc:	2b08      	cmp	r3, #8
 800fbce:	d837      	bhi.n	800fc40 <UART_SetConfig+0x304>
 800fbd0:	a201      	add	r2, pc, #4	; (adr r2, 800fbd8 <UART_SetConfig+0x29c>)
 800fbd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fbd6:	bf00      	nop
 800fbd8:	0800fbfd 	.word	0x0800fbfd
 800fbdc:	0800fc41 	.word	0x0800fc41
 800fbe0:	0800fc05 	.word	0x0800fc05
 800fbe4:	0800fc41 	.word	0x0800fc41
 800fbe8:	0800fc0b 	.word	0x0800fc0b
 800fbec:	0800fc41 	.word	0x0800fc41
 800fbf0:	0800fc41 	.word	0x0800fc41
 800fbf4:	0800fc41 	.word	0x0800fc41
 800fbf8:	0800fc13 	.word	0x0800fc13
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800fbfc:	f7fd fe64 	bl	800d8c8 <HAL_RCC_GetPCLK1Freq>
 800fc00:	6178      	str	r0, [r7, #20]
        break;
 800fc02:	e022      	b.n	800fc4a <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800fc04:	4b0d      	ldr	r3, [pc, #52]	; (800fc3c <UART_SetConfig+0x300>)
 800fc06:	617b      	str	r3, [r7, #20]
        break;
 800fc08:	e01f      	b.n	800fc4a <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800fc0a:	f7fd fdc5 	bl	800d798 <HAL_RCC_GetSysClockFreq>
 800fc0e:	6178      	str	r0, [r7, #20]
        break;
 800fc10:	e01b      	b.n	800fc4a <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800fc12:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800fc16:	617b      	str	r3, [r7, #20]
        break;
 800fc18:	e017      	b.n	800fc4a <UART_SetConfig+0x30e>
 800fc1a:	bf00      	nop
 800fc1c:	efff69f3 	.word	0xefff69f3
 800fc20:	40008000 	.word	0x40008000
 800fc24:	40013800 	.word	0x40013800
 800fc28:	40021000 	.word	0x40021000
 800fc2c:	40004400 	.word	0x40004400
 800fc30:	40004800 	.word	0x40004800
 800fc34:	40004c00 	.word	0x40004c00
 800fc38:	40005000 	.word	0x40005000
 800fc3c:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800fc40:	2300      	movs	r3, #0
 800fc42:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800fc44:	2301      	movs	r3, #1
 800fc46:	76bb      	strb	r3, [r7, #26]
        break;
 800fc48:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800fc4a:	697b      	ldr	r3, [r7, #20]
 800fc4c:	2b00      	cmp	r3, #0
 800fc4e:	f000 80f1 	beq.w	800fe34 <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800fc52:	687b      	ldr	r3, [r7, #4]
 800fc54:	685a      	ldr	r2, [r3, #4]
 800fc56:	4613      	mov	r3, r2
 800fc58:	005b      	lsls	r3, r3, #1
 800fc5a:	4413      	add	r3, r2
 800fc5c:	697a      	ldr	r2, [r7, #20]
 800fc5e:	429a      	cmp	r2, r3
 800fc60:	d305      	bcc.n	800fc6e <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 800fc62:	687b      	ldr	r3, [r7, #4]
 800fc64:	685b      	ldr	r3, [r3, #4]
 800fc66:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800fc68:	697a      	ldr	r2, [r7, #20]
 800fc6a:	429a      	cmp	r2, r3
 800fc6c:	d902      	bls.n	800fc74 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 800fc6e:	2301      	movs	r3, #1
 800fc70:	76bb      	strb	r3, [r7, #26]
 800fc72:	e0df      	b.n	800fe34 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800fc74:	697b      	ldr	r3, [r7, #20]
 800fc76:	4618      	mov	r0, r3
 800fc78:	f04f 0100 	mov.w	r1, #0
 800fc7c:	f04f 0200 	mov.w	r2, #0
 800fc80:	f04f 0300 	mov.w	r3, #0
 800fc84:	020b      	lsls	r3, r1, #8
 800fc86:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800fc8a:	0202      	lsls	r2, r0, #8
 800fc8c:	6879      	ldr	r1, [r7, #4]
 800fc8e:	6849      	ldr	r1, [r1, #4]
 800fc90:	0849      	lsrs	r1, r1, #1
 800fc92:	4608      	mov	r0, r1
 800fc94:	f04f 0100 	mov.w	r1, #0
 800fc98:	1814      	adds	r4, r2, r0
 800fc9a:	eb43 0501 	adc.w	r5, r3, r1
 800fc9e:	687b      	ldr	r3, [r7, #4]
 800fca0:	685b      	ldr	r3, [r3, #4]
 800fca2:	461a      	mov	r2, r3
 800fca4:	f04f 0300 	mov.w	r3, #0
 800fca8:	4620      	mov	r0, r4
 800fcaa:	4629      	mov	r1, r5
 800fcac:	f7f0 ff7c 	bl	8000ba8 <__aeabi_uldivmod>
 800fcb0:	4602      	mov	r2, r0
 800fcb2:	460b      	mov	r3, r1
 800fcb4:	4613      	mov	r3, r2
 800fcb6:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800fcb8:	693b      	ldr	r3, [r7, #16]
 800fcba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800fcbe:	d308      	bcc.n	800fcd2 <UART_SetConfig+0x396>
 800fcc0:	693b      	ldr	r3, [r7, #16]
 800fcc2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800fcc6:	d204      	bcs.n	800fcd2 <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 800fcc8:	687b      	ldr	r3, [r7, #4]
 800fcca:	681b      	ldr	r3, [r3, #0]
 800fccc:	693a      	ldr	r2, [r7, #16]
 800fcce:	60da      	str	r2, [r3, #12]
 800fcd0:	e0b0      	b.n	800fe34 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 800fcd2:	2301      	movs	r3, #1
 800fcd4:	76bb      	strb	r3, [r7, #26]
 800fcd6:	e0ad      	b.n	800fe34 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800fcd8:	687b      	ldr	r3, [r7, #4]
 800fcda:	69db      	ldr	r3, [r3, #28]
 800fcdc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800fce0:	d15c      	bne.n	800fd9c <UART_SetConfig+0x460>
  {
    switch (clocksource)
 800fce2:	7efb      	ldrb	r3, [r7, #27]
 800fce4:	2b08      	cmp	r3, #8
 800fce6:	d828      	bhi.n	800fd3a <UART_SetConfig+0x3fe>
 800fce8:	a201      	add	r2, pc, #4	; (adr r2, 800fcf0 <UART_SetConfig+0x3b4>)
 800fcea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fcee:	bf00      	nop
 800fcf0:	0800fd15 	.word	0x0800fd15
 800fcf4:	0800fd1d 	.word	0x0800fd1d
 800fcf8:	0800fd25 	.word	0x0800fd25
 800fcfc:	0800fd3b 	.word	0x0800fd3b
 800fd00:	0800fd2b 	.word	0x0800fd2b
 800fd04:	0800fd3b 	.word	0x0800fd3b
 800fd08:	0800fd3b 	.word	0x0800fd3b
 800fd0c:	0800fd3b 	.word	0x0800fd3b
 800fd10:	0800fd33 	.word	0x0800fd33
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800fd14:	f7fd fdd8 	bl	800d8c8 <HAL_RCC_GetPCLK1Freq>
 800fd18:	6178      	str	r0, [r7, #20]
        break;
 800fd1a:	e013      	b.n	800fd44 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800fd1c:	f7fd fdea 	bl	800d8f4 <HAL_RCC_GetPCLK2Freq>
 800fd20:	6178      	str	r0, [r7, #20]
        break;
 800fd22:	e00f      	b.n	800fd44 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800fd24:	4b49      	ldr	r3, [pc, #292]	; (800fe4c <UART_SetConfig+0x510>)
 800fd26:	617b      	str	r3, [r7, #20]
        break;
 800fd28:	e00c      	b.n	800fd44 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800fd2a:	f7fd fd35 	bl	800d798 <HAL_RCC_GetSysClockFreq>
 800fd2e:	6178      	str	r0, [r7, #20]
        break;
 800fd30:	e008      	b.n	800fd44 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800fd32:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800fd36:	617b      	str	r3, [r7, #20]
        break;
 800fd38:	e004      	b.n	800fd44 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 800fd3a:	2300      	movs	r3, #0
 800fd3c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800fd3e:	2301      	movs	r3, #1
 800fd40:	76bb      	strb	r3, [r7, #26]
        break;
 800fd42:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800fd44:	697b      	ldr	r3, [r7, #20]
 800fd46:	2b00      	cmp	r3, #0
 800fd48:	d074      	beq.n	800fe34 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800fd4a:	697b      	ldr	r3, [r7, #20]
 800fd4c:	005a      	lsls	r2, r3, #1
 800fd4e:	687b      	ldr	r3, [r7, #4]
 800fd50:	685b      	ldr	r3, [r3, #4]
 800fd52:	085b      	lsrs	r3, r3, #1
 800fd54:	441a      	add	r2, r3
 800fd56:	687b      	ldr	r3, [r7, #4]
 800fd58:	685b      	ldr	r3, [r3, #4]
 800fd5a:	fbb2 f3f3 	udiv	r3, r2, r3
 800fd5e:	b29b      	uxth	r3, r3
 800fd60:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800fd62:	693b      	ldr	r3, [r7, #16]
 800fd64:	2b0f      	cmp	r3, #15
 800fd66:	d916      	bls.n	800fd96 <UART_SetConfig+0x45a>
 800fd68:	693b      	ldr	r3, [r7, #16]
 800fd6a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800fd6e:	d212      	bcs.n	800fd96 <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800fd70:	693b      	ldr	r3, [r7, #16]
 800fd72:	b29b      	uxth	r3, r3
 800fd74:	f023 030f 	bic.w	r3, r3, #15
 800fd78:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800fd7a:	693b      	ldr	r3, [r7, #16]
 800fd7c:	085b      	lsrs	r3, r3, #1
 800fd7e:	b29b      	uxth	r3, r3
 800fd80:	f003 0307 	and.w	r3, r3, #7
 800fd84:	b29a      	uxth	r2, r3
 800fd86:	89fb      	ldrh	r3, [r7, #14]
 800fd88:	4313      	orrs	r3, r2
 800fd8a:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800fd8c:	687b      	ldr	r3, [r7, #4]
 800fd8e:	681b      	ldr	r3, [r3, #0]
 800fd90:	89fa      	ldrh	r2, [r7, #14]
 800fd92:	60da      	str	r2, [r3, #12]
 800fd94:	e04e      	b.n	800fe34 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 800fd96:	2301      	movs	r3, #1
 800fd98:	76bb      	strb	r3, [r7, #26]
 800fd9a:	e04b      	b.n	800fe34 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 800fd9c:	7efb      	ldrb	r3, [r7, #27]
 800fd9e:	2b08      	cmp	r3, #8
 800fda0:	d827      	bhi.n	800fdf2 <UART_SetConfig+0x4b6>
 800fda2:	a201      	add	r2, pc, #4	; (adr r2, 800fda8 <UART_SetConfig+0x46c>)
 800fda4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fda8:	0800fdcd 	.word	0x0800fdcd
 800fdac:	0800fdd5 	.word	0x0800fdd5
 800fdb0:	0800fddd 	.word	0x0800fddd
 800fdb4:	0800fdf3 	.word	0x0800fdf3
 800fdb8:	0800fde3 	.word	0x0800fde3
 800fdbc:	0800fdf3 	.word	0x0800fdf3
 800fdc0:	0800fdf3 	.word	0x0800fdf3
 800fdc4:	0800fdf3 	.word	0x0800fdf3
 800fdc8:	0800fdeb 	.word	0x0800fdeb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800fdcc:	f7fd fd7c 	bl	800d8c8 <HAL_RCC_GetPCLK1Freq>
 800fdd0:	6178      	str	r0, [r7, #20]
        break;
 800fdd2:	e013      	b.n	800fdfc <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800fdd4:	f7fd fd8e 	bl	800d8f4 <HAL_RCC_GetPCLK2Freq>
 800fdd8:	6178      	str	r0, [r7, #20]
        break;
 800fdda:	e00f      	b.n	800fdfc <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800fddc:	4b1b      	ldr	r3, [pc, #108]	; (800fe4c <UART_SetConfig+0x510>)
 800fdde:	617b      	str	r3, [r7, #20]
        break;
 800fde0:	e00c      	b.n	800fdfc <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800fde2:	f7fd fcd9 	bl	800d798 <HAL_RCC_GetSysClockFreq>
 800fde6:	6178      	str	r0, [r7, #20]
        break;
 800fde8:	e008      	b.n	800fdfc <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800fdea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800fdee:	617b      	str	r3, [r7, #20]
        break;
 800fdf0:	e004      	b.n	800fdfc <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 800fdf2:	2300      	movs	r3, #0
 800fdf4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800fdf6:	2301      	movs	r3, #1
 800fdf8:	76bb      	strb	r3, [r7, #26]
        break;
 800fdfa:	bf00      	nop
    }

    if (pclk != 0U)
 800fdfc:	697b      	ldr	r3, [r7, #20]
 800fdfe:	2b00      	cmp	r3, #0
 800fe00:	d018      	beq.n	800fe34 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800fe02:	687b      	ldr	r3, [r7, #4]
 800fe04:	685b      	ldr	r3, [r3, #4]
 800fe06:	085a      	lsrs	r2, r3, #1
 800fe08:	697b      	ldr	r3, [r7, #20]
 800fe0a:	441a      	add	r2, r3
 800fe0c:	687b      	ldr	r3, [r7, #4]
 800fe0e:	685b      	ldr	r3, [r3, #4]
 800fe10:	fbb2 f3f3 	udiv	r3, r2, r3
 800fe14:	b29b      	uxth	r3, r3
 800fe16:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800fe18:	693b      	ldr	r3, [r7, #16]
 800fe1a:	2b0f      	cmp	r3, #15
 800fe1c:	d908      	bls.n	800fe30 <UART_SetConfig+0x4f4>
 800fe1e:	693b      	ldr	r3, [r7, #16]
 800fe20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800fe24:	d204      	bcs.n	800fe30 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 800fe26:	687b      	ldr	r3, [r7, #4]
 800fe28:	681b      	ldr	r3, [r3, #0]
 800fe2a:	693a      	ldr	r2, [r7, #16]
 800fe2c:	60da      	str	r2, [r3, #12]
 800fe2e:	e001      	b.n	800fe34 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 800fe30:	2301      	movs	r3, #1
 800fe32:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800fe34:	687b      	ldr	r3, [r7, #4]
 800fe36:	2200      	movs	r2, #0
 800fe38:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800fe3a:	687b      	ldr	r3, [r7, #4]
 800fe3c:	2200      	movs	r2, #0
 800fe3e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800fe40:	7ebb      	ldrb	r3, [r7, #26]
}
 800fe42:	4618      	mov	r0, r3
 800fe44:	3720      	adds	r7, #32
 800fe46:	46bd      	mov	sp, r7
 800fe48:	bdb0      	pop	{r4, r5, r7, pc}
 800fe4a:	bf00      	nop
 800fe4c:	00f42400 	.word	0x00f42400

0800fe50 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800fe50:	b480      	push	{r7}
 800fe52:	b083      	sub	sp, #12
 800fe54:	af00      	add	r7, sp, #0
 800fe56:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800fe58:	687b      	ldr	r3, [r7, #4]
 800fe5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fe5c:	f003 0301 	and.w	r3, r3, #1
 800fe60:	2b00      	cmp	r3, #0
 800fe62:	d00a      	beq.n	800fe7a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800fe64:	687b      	ldr	r3, [r7, #4]
 800fe66:	681b      	ldr	r3, [r3, #0]
 800fe68:	685b      	ldr	r3, [r3, #4]
 800fe6a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800fe6e:	687b      	ldr	r3, [r7, #4]
 800fe70:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800fe72:	687b      	ldr	r3, [r7, #4]
 800fe74:	681b      	ldr	r3, [r3, #0]
 800fe76:	430a      	orrs	r2, r1
 800fe78:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800fe7a:	687b      	ldr	r3, [r7, #4]
 800fe7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fe7e:	f003 0302 	and.w	r3, r3, #2
 800fe82:	2b00      	cmp	r3, #0
 800fe84:	d00a      	beq.n	800fe9c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800fe86:	687b      	ldr	r3, [r7, #4]
 800fe88:	681b      	ldr	r3, [r3, #0]
 800fe8a:	685b      	ldr	r3, [r3, #4]
 800fe8c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800fe90:	687b      	ldr	r3, [r7, #4]
 800fe92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fe94:	687b      	ldr	r3, [r7, #4]
 800fe96:	681b      	ldr	r3, [r3, #0]
 800fe98:	430a      	orrs	r2, r1
 800fe9a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800fe9c:	687b      	ldr	r3, [r7, #4]
 800fe9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fea0:	f003 0304 	and.w	r3, r3, #4
 800fea4:	2b00      	cmp	r3, #0
 800fea6:	d00a      	beq.n	800febe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800fea8:	687b      	ldr	r3, [r7, #4]
 800feaa:	681b      	ldr	r3, [r3, #0]
 800feac:	685b      	ldr	r3, [r3, #4]
 800feae:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800feb2:	687b      	ldr	r3, [r7, #4]
 800feb4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800feb6:	687b      	ldr	r3, [r7, #4]
 800feb8:	681b      	ldr	r3, [r3, #0]
 800feba:	430a      	orrs	r2, r1
 800febc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800febe:	687b      	ldr	r3, [r7, #4]
 800fec0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fec2:	f003 0308 	and.w	r3, r3, #8
 800fec6:	2b00      	cmp	r3, #0
 800fec8:	d00a      	beq.n	800fee0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800feca:	687b      	ldr	r3, [r7, #4]
 800fecc:	681b      	ldr	r3, [r3, #0]
 800fece:	685b      	ldr	r3, [r3, #4]
 800fed0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800fed4:	687b      	ldr	r3, [r7, #4]
 800fed6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800fed8:	687b      	ldr	r3, [r7, #4]
 800feda:	681b      	ldr	r3, [r3, #0]
 800fedc:	430a      	orrs	r2, r1
 800fede:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800fee0:	687b      	ldr	r3, [r7, #4]
 800fee2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fee4:	f003 0310 	and.w	r3, r3, #16
 800fee8:	2b00      	cmp	r3, #0
 800feea:	d00a      	beq.n	800ff02 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800feec:	687b      	ldr	r3, [r7, #4]
 800feee:	681b      	ldr	r3, [r3, #0]
 800fef0:	689b      	ldr	r3, [r3, #8]
 800fef2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800fef6:	687b      	ldr	r3, [r7, #4]
 800fef8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800fefa:	687b      	ldr	r3, [r7, #4]
 800fefc:	681b      	ldr	r3, [r3, #0]
 800fefe:	430a      	orrs	r2, r1
 800ff00:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ff02:	687b      	ldr	r3, [r7, #4]
 800ff04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ff06:	f003 0320 	and.w	r3, r3, #32
 800ff0a:	2b00      	cmp	r3, #0
 800ff0c:	d00a      	beq.n	800ff24 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ff0e:	687b      	ldr	r3, [r7, #4]
 800ff10:	681b      	ldr	r3, [r3, #0]
 800ff12:	689b      	ldr	r3, [r3, #8]
 800ff14:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800ff18:	687b      	ldr	r3, [r7, #4]
 800ff1a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	681b      	ldr	r3, [r3, #0]
 800ff20:	430a      	orrs	r2, r1
 800ff22:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ff24:	687b      	ldr	r3, [r7, #4]
 800ff26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ff28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ff2c:	2b00      	cmp	r3, #0
 800ff2e:	d01a      	beq.n	800ff66 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ff30:	687b      	ldr	r3, [r7, #4]
 800ff32:	681b      	ldr	r3, [r3, #0]
 800ff34:	685b      	ldr	r3, [r3, #4]
 800ff36:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800ff3a:	687b      	ldr	r3, [r7, #4]
 800ff3c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ff3e:	687b      	ldr	r3, [r7, #4]
 800ff40:	681b      	ldr	r3, [r3, #0]
 800ff42:	430a      	orrs	r2, r1
 800ff44:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ff46:	687b      	ldr	r3, [r7, #4]
 800ff48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ff4a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ff4e:	d10a      	bne.n	800ff66 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ff50:	687b      	ldr	r3, [r7, #4]
 800ff52:	681b      	ldr	r3, [r3, #0]
 800ff54:	685b      	ldr	r3, [r3, #4]
 800ff56:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800ff5a:	687b      	ldr	r3, [r7, #4]
 800ff5c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ff5e:	687b      	ldr	r3, [r7, #4]
 800ff60:	681b      	ldr	r3, [r3, #0]
 800ff62:	430a      	orrs	r2, r1
 800ff64:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ff66:	687b      	ldr	r3, [r7, #4]
 800ff68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ff6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ff6e:	2b00      	cmp	r3, #0
 800ff70:	d00a      	beq.n	800ff88 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ff72:	687b      	ldr	r3, [r7, #4]
 800ff74:	681b      	ldr	r3, [r3, #0]
 800ff76:	685b      	ldr	r3, [r3, #4]
 800ff78:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800ff7c:	687b      	ldr	r3, [r7, #4]
 800ff7e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800ff80:	687b      	ldr	r3, [r7, #4]
 800ff82:	681b      	ldr	r3, [r3, #0]
 800ff84:	430a      	orrs	r2, r1
 800ff86:	605a      	str	r2, [r3, #4]
  }
}
 800ff88:	bf00      	nop
 800ff8a:	370c      	adds	r7, #12
 800ff8c:	46bd      	mov	sp, r7
 800ff8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff92:	4770      	bx	lr

0800ff94 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ff94:	b580      	push	{r7, lr}
 800ff96:	b086      	sub	sp, #24
 800ff98:	af02      	add	r7, sp, #8
 800ff9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ff9c:	687b      	ldr	r3, [r7, #4]
 800ff9e:	2200      	movs	r2, #0
 800ffa0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ffa4:	f7fb fab2 	bl	800b50c <HAL_GetTick>
 800ffa8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ffaa:	687b      	ldr	r3, [r7, #4]
 800ffac:	681b      	ldr	r3, [r3, #0]
 800ffae:	681b      	ldr	r3, [r3, #0]
 800ffb0:	f003 0308 	and.w	r3, r3, #8
 800ffb4:	2b08      	cmp	r3, #8
 800ffb6:	d10e      	bne.n	800ffd6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ffb8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ffbc:	9300      	str	r3, [sp, #0]
 800ffbe:	68fb      	ldr	r3, [r7, #12]
 800ffc0:	2200      	movs	r2, #0
 800ffc2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800ffc6:	6878      	ldr	r0, [r7, #4]
 800ffc8:	f000 f82d 	bl	8010026 <UART_WaitOnFlagUntilTimeout>
 800ffcc:	4603      	mov	r3, r0
 800ffce:	2b00      	cmp	r3, #0
 800ffd0:	d001      	beq.n	800ffd6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ffd2:	2303      	movs	r3, #3
 800ffd4:	e023      	b.n	801001e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ffd6:	687b      	ldr	r3, [r7, #4]
 800ffd8:	681b      	ldr	r3, [r3, #0]
 800ffda:	681b      	ldr	r3, [r3, #0]
 800ffdc:	f003 0304 	and.w	r3, r3, #4
 800ffe0:	2b04      	cmp	r3, #4
 800ffe2:	d10e      	bne.n	8010002 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ffe4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ffe8:	9300      	str	r3, [sp, #0]
 800ffea:	68fb      	ldr	r3, [r7, #12]
 800ffec:	2200      	movs	r2, #0
 800ffee:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800fff2:	6878      	ldr	r0, [r7, #4]
 800fff4:	f000 f817 	bl	8010026 <UART_WaitOnFlagUntilTimeout>
 800fff8:	4603      	mov	r3, r0
 800fffa:	2b00      	cmp	r3, #0
 800fffc:	d001      	beq.n	8010002 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800fffe:	2303      	movs	r3, #3
 8010000:	e00d      	b.n	801001e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8010002:	687b      	ldr	r3, [r7, #4]
 8010004:	2220      	movs	r2, #32
 8010006:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8010008:	687b      	ldr	r3, [r7, #4]
 801000a:	2220      	movs	r2, #32
 801000c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801000e:	687b      	ldr	r3, [r7, #4]
 8010010:	2200      	movs	r2, #0
 8010012:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8010014:	687b      	ldr	r3, [r7, #4]
 8010016:	2200      	movs	r2, #0
 8010018:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 801001c:	2300      	movs	r3, #0
}
 801001e:	4618      	mov	r0, r3
 8010020:	3710      	adds	r7, #16
 8010022:	46bd      	mov	sp, r7
 8010024:	bd80      	pop	{r7, pc}

08010026 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8010026:	b580      	push	{r7, lr}
 8010028:	b084      	sub	sp, #16
 801002a:	af00      	add	r7, sp, #0
 801002c:	60f8      	str	r0, [r7, #12]
 801002e:	60b9      	str	r1, [r7, #8]
 8010030:	603b      	str	r3, [r7, #0]
 8010032:	4613      	mov	r3, r2
 8010034:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010036:	e05e      	b.n	80100f6 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010038:	69bb      	ldr	r3, [r7, #24]
 801003a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801003e:	d05a      	beq.n	80100f6 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010040:	f7fb fa64 	bl	800b50c <HAL_GetTick>
 8010044:	4602      	mov	r2, r0
 8010046:	683b      	ldr	r3, [r7, #0]
 8010048:	1ad3      	subs	r3, r2, r3
 801004a:	69ba      	ldr	r2, [r7, #24]
 801004c:	429a      	cmp	r2, r3
 801004e:	d302      	bcc.n	8010056 <UART_WaitOnFlagUntilTimeout+0x30>
 8010050:	69bb      	ldr	r3, [r7, #24]
 8010052:	2b00      	cmp	r3, #0
 8010054:	d11b      	bne.n	801008e <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8010056:	68fb      	ldr	r3, [r7, #12]
 8010058:	681b      	ldr	r3, [r3, #0]
 801005a:	681a      	ldr	r2, [r3, #0]
 801005c:	68fb      	ldr	r3, [r7, #12]
 801005e:	681b      	ldr	r3, [r3, #0]
 8010060:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8010064:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010066:	68fb      	ldr	r3, [r7, #12]
 8010068:	681b      	ldr	r3, [r3, #0]
 801006a:	689a      	ldr	r2, [r3, #8]
 801006c:	68fb      	ldr	r3, [r7, #12]
 801006e:	681b      	ldr	r3, [r3, #0]
 8010070:	f022 0201 	bic.w	r2, r2, #1
 8010074:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8010076:	68fb      	ldr	r3, [r7, #12]
 8010078:	2220      	movs	r2, #32
 801007a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 801007c:	68fb      	ldr	r3, [r7, #12]
 801007e:	2220      	movs	r2, #32
 8010080:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8010082:	68fb      	ldr	r3, [r7, #12]
 8010084:	2200      	movs	r2, #0
 8010086:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 801008a:	2303      	movs	r3, #3
 801008c:	e043      	b.n	8010116 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 801008e:	68fb      	ldr	r3, [r7, #12]
 8010090:	681b      	ldr	r3, [r3, #0]
 8010092:	681b      	ldr	r3, [r3, #0]
 8010094:	f003 0304 	and.w	r3, r3, #4
 8010098:	2b00      	cmp	r3, #0
 801009a:	d02c      	beq.n	80100f6 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 801009c:	68fb      	ldr	r3, [r7, #12]
 801009e:	681b      	ldr	r3, [r3, #0]
 80100a0:	69db      	ldr	r3, [r3, #28]
 80100a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80100a6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80100aa:	d124      	bne.n	80100f6 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80100ac:	68fb      	ldr	r3, [r7, #12]
 80100ae:	681b      	ldr	r3, [r3, #0]
 80100b0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80100b4:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80100b6:	68fb      	ldr	r3, [r7, #12]
 80100b8:	681b      	ldr	r3, [r3, #0]
 80100ba:	681a      	ldr	r2, [r3, #0]
 80100bc:	68fb      	ldr	r3, [r7, #12]
 80100be:	681b      	ldr	r3, [r3, #0]
 80100c0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80100c4:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80100c6:	68fb      	ldr	r3, [r7, #12]
 80100c8:	681b      	ldr	r3, [r3, #0]
 80100ca:	689a      	ldr	r2, [r3, #8]
 80100cc:	68fb      	ldr	r3, [r7, #12]
 80100ce:	681b      	ldr	r3, [r3, #0]
 80100d0:	f022 0201 	bic.w	r2, r2, #1
 80100d4:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80100d6:	68fb      	ldr	r3, [r7, #12]
 80100d8:	2220      	movs	r2, #32
 80100da:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80100dc:	68fb      	ldr	r3, [r7, #12]
 80100de:	2220      	movs	r2, #32
 80100e0:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80100e2:	68fb      	ldr	r3, [r7, #12]
 80100e4:	2220      	movs	r2, #32
 80100e6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80100ea:	68fb      	ldr	r3, [r7, #12]
 80100ec:	2200      	movs	r2, #0
 80100ee:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80100f2:	2303      	movs	r3, #3
 80100f4:	e00f      	b.n	8010116 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80100f6:	68fb      	ldr	r3, [r7, #12]
 80100f8:	681b      	ldr	r3, [r3, #0]
 80100fa:	69da      	ldr	r2, [r3, #28]
 80100fc:	68bb      	ldr	r3, [r7, #8]
 80100fe:	4013      	ands	r3, r2
 8010100:	68ba      	ldr	r2, [r7, #8]
 8010102:	429a      	cmp	r2, r3
 8010104:	bf0c      	ite	eq
 8010106:	2301      	moveq	r3, #1
 8010108:	2300      	movne	r3, #0
 801010a:	b2db      	uxtb	r3, r3
 801010c:	461a      	mov	r2, r3
 801010e:	79fb      	ldrb	r3, [r7, #7]
 8010110:	429a      	cmp	r2, r3
 8010112:	d091      	beq.n	8010038 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010114:	2300      	movs	r3, #0
}
 8010116:	4618      	mov	r0, r3
 8010118:	3710      	adds	r7, #16
 801011a:	46bd      	mov	sp, r7
 801011c:	bd80      	pop	{r7, pc}

0801011e <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 801011e:	b480      	push	{r7}
 8010120:	b085      	sub	sp, #20
 8010122:	af00      	add	r7, sp, #0
 8010124:	4603      	mov	r3, r0
 8010126:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8010128:	2300      	movs	r3, #0
 801012a:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 801012c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8010130:	2b84      	cmp	r3, #132	; 0x84
 8010132:	d005      	beq.n	8010140 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8010134:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8010138:	68fb      	ldr	r3, [r7, #12]
 801013a:	4413      	add	r3, r2
 801013c:	3303      	adds	r3, #3
 801013e:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8010140:	68fb      	ldr	r3, [r7, #12]
}
 8010142:	4618      	mov	r0, r3
 8010144:	3714      	adds	r7, #20
 8010146:	46bd      	mov	sp, r7
 8010148:	f85d 7b04 	ldr.w	r7, [sp], #4
 801014c:	4770      	bx	lr

0801014e <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 801014e:	b480      	push	{r7}
 8010150:	b083      	sub	sp, #12
 8010152:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010154:	f3ef 8305 	mrs	r3, IPSR
 8010158:	607b      	str	r3, [r7, #4]
  return(result);
 801015a:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 801015c:	2b00      	cmp	r3, #0
 801015e:	bf14      	ite	ne
 8010160:	2301      	movne	r3, #1
 8010162:	2300      	moveq	r3, #0
 8010164:	b2db      	uxtb	r3, r3
}
 8010166:	4618      	mov	r0, r3
 8010168:	370c      	adds	r7, #12
 801016a:	46bd      	mov	sp, r7
 801016c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010170:	4770      	bx	lr

08010172 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8010172:	b580      	push	{r7, lr}
 8010174:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8010176:	f001 fa61 	bl	801163c <vTaskStartScheduler>
  
  return osOK;
 801017a:	2300      	movs	r3, #0
}
 801017c:	4618      	mov	r0, r3
 801017e:	bd80      	pop	{r7, pc}

08010180 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8010180:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010182:	b089      	sub	sp, #36	; 0x24
 8010184:	af04      	add	r7, sp, #16
 8010186:	6078      	str	r0, [r7, #4]
 8010188:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 801018a:	687b      	ldr	r3, [r7, #4]
 801018c:	695b      	ldr	r3, [r3, #20]
 801018e:	2b00      	cmp	r3, #0
 8010190:	d020      	beq.n	80101d4 <osThreadCreate+0x54>
 8010192:	687b      	ldr	r3, [r7, #4]
 8010194:	699b      	ldr	r3, [r3, #24]
 8010196:	2b00      	cmp	r3, #0
 8010198:	d01c      	beq.n	80101d4 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 801019a:	687b      	ldr	r3, [r7, #4]
 801019c:	685c      	ldr	r4, [r3, #4]
 801019e:	687b      	ldr	r3, [r7, #4]
 80101a0:	681d      	ldr	r5, [r3, #0]
 80101a2:	687b      	ldr	r3, [r7, #4]
 80101a4:	691e      	ldr	r6, [r3, #16]
 80101a6:	687b      	ldr	r3, [r7, #4]
 80101a8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80101ac:	4618      	mov	r0, r3
 80101ae:	f7ff ffb6 	bl	801011e <makeFreeRtosPriority>
 80101b2:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 80101b4:	687b      	ldr	r3, [r7, #4]
 80101b6:	695b      	ldr	r3, [r3, #20]
 80101b8:	687a      	ldr	r2, [r7, #4]
 80101ba:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80101bc:	9202      	str	r2, [sp, #8]
 80101be:	9301      	str	r3, [sp, #4]
 80101c0:	9100      	str	r1, [sp, #0]
 80101c2:	683b      	ldr	r3, [r7, #0]
 80101c4:	4632      	mov	r2, r6
 80101c6:	4629      	mov	r1, r5
 80101c8:	4620      	mov	r0, r4
 80101ca:	f001 f807 	bl	80111dc <xTaskCreateStatic>
 80101ce:	4603      	mov	r3, r0
 80101d0:	60fb      	str	r3, [r7, #12]
 80101d2:	e01c      	b.n	801020e <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80101d4:	687b      	ldr	r3, [r7, #4]
 80101d6:	685c      	ldr	r4, [r3, #4]
 80101d8:	687b      	ldr	r3, [r7, #4]
 80101da:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80101dc:	687b      	ldr	r3, [r7, #4]
 80101de:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80101e0:	b29e      	uxth	r6, r3
 80101e2:	687b      	ldr	r3, [r7, #4]
 80101e4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80101e8:	4618      	mov	r0, r3
 80101ea:	f7ff ff98 	bl	801011e <makeFreeRtosPriority>
 80101ee:	4602      	mov	r2, r0
 80101f0:	f107 030c 	add.w	r3, r7, #12
 80101f4:	9301      	str	r3, [sp, #4]
 80101f6:	9200      	str	r2, [sp, #0]
 80101f8:	683b      	ldr	r3, [r7, #0]
 80101fa:	4632      	mov	r2, r6
 80101fc:	4629      	mov	r1, r5
 80101fe:	4620      	mov	r0, r4
 8010200:	f001 f849 	bl	8011296 <xTaskCreate>
 8010204:	4603      	mov	r3, r0
 8010206:	2b01      	cmp	r3, #1
 8010208:	d001      	beq.n	801020e <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 801020a:	2300      	movs	r3, #0
 801020c:	e000      	b.n	8010210 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 801020e:	68fb      	ldr	r3, [r7, #12]
}
 8010210:	4618      	mov	r0, r3
 8010212:	3714      	adds	r7, #20
 8010214:	46bd      	mov	sp, r7
 8010216:	bdf0      	pop	{r4, r5, r6, r7, pc}

08010218 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8010218:	b580      	push	{r7, lr}
 801021a:	b082      	sub	sp, #8
 801021c:	af00      	add	r7, sp, #0
 801021e:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8010220:	687b      	ldr	r3, [r7, #4]
 8010222:	685b      	ldr	r3, [r3, #4]
 8010224:	2b00      	cmp	r3, #0
 8010226:	d007      	beq.n	8010238 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8010228:	687b      	ldr	r3, [r7, #4]
 801022a:	685b      	ldr	r3, [r3, #4]
 801022c:	4619      	mov	r1, r3
 801022e:	2001      	movs	r0, #1
 8010230:	f000 fb79 	bl	8010926 <xQueueCreateMutexStatic>
 8010234:	4603      	mov	r3, r0
 8010236:	e003      	b.n	8010240 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 8010238:	2001      	movs	r0, #1
 801023a:	f000 fb5c 	bl	80108f6 <xQueueCreateMutex>
 801023e:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 8010240:	4618      	mov	r0, r3
 8010242:	3708      	adds	r7, #8
 8010244:	46bd      	mov	sp, r7
 8010246:	bd80      	pop	{r7, pc}

08010248 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8010248:	b580      	push	{r7, lr}
 801024a:	b084      	sub	sp, #16
 801024c:	af00      	add	r7, sp, #0
 801024e:	6078      	str	r0, [r7, #4]
 8010250:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8010252:	2300      	movs	r3, #0
 8010254:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8010256:	687b      	ldr	r3, [r7, #4]
 8010258:	2b00      	cmp	r3, #0
 801025a:	d101      	bne.n	8010260 <osMutexWait+0x18>
    return osErrorParameter;
 801025c:	2380      	movs	r3, #128	; 0x80
 801025e:	e03a      	b.n	80102d6 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 8010260:	2300      	movs	r3, #0
 8010262:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8010264:	683b      	ldr	r3, [r7, #0]
 8010266:	f1b3 3fff 	cmp.w	r3, #4294967295
 801026a:	d103      	bne.n	8010274 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 801026c:	f04f 33ff 	mov.w	r3, #4294967295
 8010270:	60fb      	str	r3, [r7, #12]
 8010272:	e009      	b.n	8010288 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8010274:	683b      	ldr	r3, [r7, #0]
 8010276:	2b00      	cmp	r3, #0
 8010278:	d006      	beq.n	8010288 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 801027a:	683b      	ldr	r3, [r7, #0]
 801027c:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 801027e:	68fb      	ldr	r3, [r7, #12]
 8010280:	2b00      	cmp	r3, #0
 8010282:	d101      	bne.n	8010288 <osMutexWait+0x40>
      ticks = 1;
 8010284:	2301      	movs	r3, #1
 8010286:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8010288:	f7ff ff61 	bl	801014e <inHandlerMode>
 801028c:	4603      	mov	r3, r0
 801028e:	2b00      	cmp	r3, #0
 8010290:	d017      	beq.n	80102c2 <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8010292:	f107 0308 	add.w	r3, r7, #8
 8010296:	461a      	mov	r2, r3
 8010298:	2100      	movs	r1, #0
 801029a:	6878      	ldr	r0, [r7, #4]
 801029c:	f000 fdf6 	bl	8010e8c <xQueueReceiveFromISR>
 80102a0:	4603      	mov	r3, r0
 80102a2:	2b01      	cmp	r3, #1
 80102a4:	d001      	beq.n	80102aa <osMutexWait+0x62>
      return osErrorOS;
 80102a6:	23ff      	movs	r3, #255	; 0xff
 80102a8:	e015      	b.n	80102d6 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 80102aa:	68bb      	ldr	r3, [r7, #8]
 80102ac:	2b00      	cmp	r3, #0
 80102ae:	d011      	beq.n	80102d4 <osMutexWait+0x8c>
 80102b0:	4b0b      	ldr	r3, [pc, #44]	; (80102e0 <osMutexWait+0x98>)
 80102b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80102b6:	601a      	str	r2, [r3, #0]
 80102b8:	f3bf 8f4f 	dsb	sy
 80102bc:	f3bf 8f6f 	isb	sy
 80102c0:	e008      	b.n	80102d4 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 80102c2:	68f9      	ldr	r1, [r7, #12]
 80102c4:	6878      	ldr	r0, [r7, #4]
 80102c6:	f000 fcd5 	bl	8010c74 <xQueueSemaphoreTake>
 80102ca:	4603      	mov	r3, r0
 80102cc:	2b01      	cmp	r3, #1
 80102ce:	d001      	beq.n	80102d4 <osMutexWait+0x8c>
    return osErrorOS;
 80102d0:	23ff      	movs	r3, #255	; 0xff
 80102d2:	e000      	b.n	80102d6 <osMutexWait+0x8e>
  }
  
  return osOK;
 80102d4:	2300      	movs	r3, #0
}
 80102d6:	4618      	mov	r0, r3
 80102d8:	3710      	adds	r7, #16
 80102da:	46bd      	mov	sp, r7
 80102dc:	bd80      	pop	{r7, pc}
 80102de:	bf00      	nop
 80102e0:	e000ed04 	.word	0xe000ed04

080102e4 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 80102e4:	b580      	push	{r7, lr}
 80102e6:	b084      	sub	sp, #16
 80102e8:	af00      	add	r7, sp, #0
 80102ea:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 80102ec:	2300      	movs	r3, #0
 80102ee:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 80102f0:	2300      	movs	r3, #0
 80102f2:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 80102f4:	f7ff ff2b 	bl	801014e <inHandlerMode>
 80102f8:	4603      	mov	r3, r0
 80102fa:	2b00      	cmp	r3, #0
 80102fc:	d016      	beq.n	801032c <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 80102fe:	f107 0308 	add.w	r3, r7, #8
 8010302:	4619      	mov	r1, r3
 8010304:	6878      	ldr	r0, [r7, #4]
 8010306:	f000 fc27 	bl	8010b58 <xQueueGiveFromISR>
 801030a:	4603      	mov	r3, r0
 801030c:	2b01      	cmp	r3, #1
 801030e:	d001      	beq.n	8010314 <osMutexRelease+0x30>
      return osErrorOS;
 8010310:	23ff      	movs	r3, #255	; 0xff
 8010312:	e017      	b.n	8010344 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8010314:	68bb      	ldr	r3, [r7, #8]
 8010316:	2b00      	cmp	r3, #0
 8010318:	d013      	beq.n	8010342 <osMutexRelease+0x5e>
 801031a:	4b0c      	ldr	r3, [pc, #48]	; (801034c <osMutexRelease+0x68>)
 801031c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010320:	601a      	str	r2, [r3, #0]
 8010322:	f3bf 8f4f 	dsb	sy
 8010326:	f3bf 8f6f 	isb	sy
 801032a:	e00a      	b.n	8010342 <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 801032c:	2300      	movs	r3, #0
 801032e:	2200      	movs	r2, #0
 8010330:	2100      	movs	r1, #0
 8010332:	6878      	ldr	r0, [r7, #4]
 8010334:	f000 fb12 	bl	801095c <xQueueGenericSend>
 8010338:	4603      	mov	r3, r0
 801033a:	2b01      	cmp	r3, #1
 801033c:	d001      	beq.n	8010342 <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 801033e:	23ff      	movs	r3, #255	; 0xff
 8010340:	60fb      	str	r3, [r7, #12]
  }
  return result;
 8010342:	68fb      	ldr	r3, [r7, #12]
}
 8010344:	4618      	mov	r0, r3
 8010346:	3710      	adds	r7, #16
 8010348:	46bd      	mov	sp, r7
 801034a:	bd80      	pop	{r7, pc}
 801034c:	e000ed04 	.word	0xe000ed04

08010350 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8010350:	b580      	push	{r7, lr}
 8010352:	b086      	sub	sp, #24
 8010354:	af02      	add	r7, sp, #8
 8010356:	6078      	str	r0, [r7, #4]
 8010358:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 801035a:	687b      	ldr	r3, [r7, #4]
 801035c:	685b      	ldr	r3, [r3, #4]
 801035e:	2b00      	cmp	r3, #0
 8010360:	d00f      	beq.n	8010382 <osSemaphoreCreate+0x32>
    if (count == 1) {
 8010362:	683b      	ldr	r3, [r7, #0]
 8010364:	2b01      	cmp	r3, #1
 8010366:	d10a      	bne.n	801037e <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8010368:	687b      	ldr	r3, [r7, #4]
 801036a:	685b      	ldr	r3, [r3, #4]
 801036c:	2203      	movs	r2, #3
 801036e:	9200      	str	r2, [sp, #0]
 8010370:	2200      	movs	r2, #0
 8010372:	2100      	movs	r1, #0
 8010374:	2001      	movs	r0, #1
 8010376:	f000 f9d3 	bl	8010720 <xQueueGenericCreateStatic>
 801037a:	4603      	mov	r3, r0
 801037c:	e016      	b.n	80103ac <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 801037e:	2300      	movs	r3, #0
 8010380:	e014      	b.n	80103ac <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8010382:	683b      	ldr	r3, [r7, #0]
 8010384:	2b01      	cmp	r3, #1
 8010386:	d110      	bne.n	80103aa <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 8010388:	2203      	movs	r2, #3
 801038a:	2100      	movs	r1, #0
 801038c:	2001      	movs	r0, #1
 801038e:	f000 fa3f 	bl	8010810 <xQueueGenericCreate>
 8010392:	60f8      	str	r0, [r7, #12]
 8010394:	68fb      	ldr	r3, [r7, #12]
 8010396:	2b00      	cmp	r3, #0
 8010398:	d005      	beq.n	80103a6 <osSemaphoreCreate+0x56>
 801039a:	2300      	movs	r3, #0
 801039c:	2200      	movs	r2, #0
 801039e:	2100      	movs	r1, #0
 80103a0:	68f8      	ldr	r0, [r7, #12]
 80103a2:	f000 fadb 	bl	801095c <xQueueGenericSend>
      return sema;
 80103a6:	68fb      	ldr	r3, [r7, #12]
 80103a8:	e000      	b.n	80103ac <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 80103aa:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 80103ac:	4618      	mov	r0, r3
 80103ae:	3710      	adds	r7, #16
 80103b0:	46bd      	mov	sp, r7
 80103b2:	bd80      	pop	{r7, pc}

080103b4 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 80103b4:	b580      	push	{r7, lr}
 80103b6:	b084      	sub	sp, #16
 80103b8:	af00      	add	r7, sp, #0
 80103ba:	6078      	str	r0, [r7, #4]
 80103bc:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 80103be:	2300      	movs	r3, #0
 80103c0:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 80103c2:	687b      	ldr	r3, [r7, #4]
 80103c4:	2b00      	cmp	r3, #0
 80103c6:	d101      	bne.n	80103cc <osSemaphoreWait+0x18>
    return osErrorParameter;
 80103c8:	2380      	movs	r3, #128	; 0x80
 80103ca:	e03a      	b.n	8010442 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 80103cc:	2300      	movs	r3, #0
 80103ce:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 80103d0:	683b      	ldr	r3, [r7, #0]
 80103d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80103d6:	d103      	bne.n	80103e0 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 80103d8:	f04f 33ff 	mov.w	r3, #4294967295
 80103dc:	60fb      	str	r3, [r7, #12]
 80103de:	e009      	b.n	80103f4 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 80103e0:	683b      	ldr	r3, [r7, #0]
 80103e2:	2b00      	cmp	r3, #0
 80103e4:	d006      	beq.n	80103f4 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 80103e6:	683b      	ldr	r3, [r7, #0]
 80103e8:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 80103ea:	68fb      	ldr	r3, [r7, #12]
 80103ec:	2b00      	cmp	r3, #0
 80103ee:	d101      	bne.n	80103f4 <osSemaphoreWait+0x40>
      ticks = 1;
 80103f0:	2301      	movs	r3, #1
 80103f2:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 80103f4:	f7ff feab 	bl	801014e <inHandlerMode>
 80103f8:	4603      	mov	r3, r0
 80103fa:	2b00      	cmp	r3, #0
 80103fc:	d017      	beq.n	801042e <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 80103fe:	f107 0308 	add.w	r3, r7, #8
 8010402:	461a      	mov	r2, r3
 8010404:	2100      	movs	r1, #0
 8010406:	6878      	ldr	r0, [r7, #4]
 8010408:	f000 fd40 	bl	8010e8c <xQueueReceiveFromISR>
 801040c:	4603      	mov	r3, r0
 801040e:	2b01      	cmp	r3, #1
 8010410:	d001      	beq.n	8010416 <osSemaphoreWait+0x62>
      return osErrorOS;
 8010412:	23ff      	movs	r3, #255	; 0xff
 8010414:	e015      	b.n	8010442 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8010416:	68bb      	ldr	r3, [r7, #8]
 8010418:	2b00      	cmp	r3, #0
 801041a:	d011      	beq.n	8010440 <osSemaphoreWait+0x8c>
 801041c:	4b0b      	ldr	r3, [pc, #44]	; (801044c <osSemaphoreWait+0x98>)
 801041e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010422:	601a      	str	r2, [r3, #0]
 8010424:	f3bf 8f4f 	dsb	sy
 8010428:	f3bf 8f6f 	isb	sy
 801042c:	e008      	b.n	8010440 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 801042e:	68f9      	ldr	r1, [r7, #12]
 8010430:	6878      	ldr	r0, [r7, #4]
 8010432:	f000 fc1f 	bl	8010c74 <xQueueSemaphoreTake>
 8010436:	4603      	mov	r3, r0
 8010438:	2b01      	cmp	r3, #1
 801043a:	d001      	beq.n	8010440 <osSemaphoreWait+0x8c>
    return osErrorOS;
 801043c:	23ff      	movs	r3, #255	; 0xff
 801043e:	e000      	b.n	8010442 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8010440:	2300      	movs	r3, #0
}
 8010442:	4618      	mov	r0, r3
 8010444:	3710      	adds	r7, #16
 8010446:	46bd      	mov	sp, r7
 8010448:	bd80      	pop	{r7, pc}
 801044a:	bf00      	nop
 801044c:	e000ed04 	.word	0xe000ed04

08010450 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8010450:	b580      	push	{r7, lr}
 8010452:	b084      	sub	sp, #16
 8010454:	af00      	add	r7, sp, #0
 8010456:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8010458:	2300      	movs	r3, #0
 801045a:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 801045c:	2300      	movs	r3, #0
 801045e:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8010460:	f7ff fe75 	bl	801014e <inHandlerMode>
 8010464:	4603      	mov	r3, r0
 8010466:	2b00      	cmp	r3, #0
 8010468:	d016      	beq.n	8010498 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 801046a:	f107 0308 	add.w	r3, r7, #8
 801046e:	4619      	mov	r1, r3
 8010470:	6878      	ldr	r0, [r7, #4]
 8010472:	f000 fb71 	bl	8010b58 <xQueueGiveFromISR>
 8010476:	4603      	mov	r3, r0
 8010478:	2b01      	cmp	r3, #1
 801047a:	d001      	beq.n	8010480 <osSemaphoreRelease+0x30>
      return osErrorOS;
 801047c:	23ff      	movs	r3, #255	; 0xff
 801047e:	e017      	b.n	80104b0 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8010480:	68bb      	ldr	r3, [r7, #8]
 8010482:	2b00      	cmp	r3, #0
 8010484:	d013      	beq.n	80104ae <osSemaphoreRelease+0x5e>
 8010486:	4b0c      	ldr	r3, [pc, #48]	; (80104b8 <osSemaphoreRelease+0x68>)
 8010488:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801048c:	601a      	str	r2, [r3, #0]
 801048e:	f3bf 8f4f 	dsb	sy
 8010492:	f3bf 8f6f 	isb	sy
 8010496:	e00a      	b.n	80104ae <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8010498:	2300      	movs	r3, #0
 801049a:	2200      	movs	r2, #0
 801049c:	2100      	movs	r1, #0
 801049e:	6878      	ldr	r0, [r7, #4]
 80104a0:	f000 fa5c 	bl	801095c <xQueueGenericSend>
 80104a4:	4603      	mov	r3, r0
 80104a6:	2b01      	cmp	r3, #1
 80104a8:	d001      	beq.n	80104ae <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 80104aa:	23ff      	movs	r3, #255	; 0xff
 80104ac:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 80104ae:	68fb      	ldr	r3, [r7, #12]
}
 80104b0:	4618      	mov	r0, r3
 80104b2:	3710      	adds	r7, #16
 80104b4:	46bd      	mov	sp, r7
 80104b6:	bd80      	pop	{r7, pc}
 80104b8:	e000ed04 	.word	0xe000ed04

080104bc <osDelayUntil>:
*          prior to its first use (PreviousWakeTime = osKernelSysTick() )
* @param   millisec    time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelayUntil (uint32_t *PreviousWakeTime, uint32_t millisec)
{
 80104bc:	b580      	push	{r7, lr}
 80104be:	b084      	sub	sp, #16
 80104c0:	af00      	add	r7, sp, #0
 80104c2:	6078      	str	r0, [r7, #4]
 80104c4:	6039      	str	r1, [r7, #0]
#if INCLUDE_vTaskDelayUntil
  TickType_t ticks = (millisec / portTICK_PERIOD_MS);
 80104c6:	683b      	ldr	r3, [r7, #0]
 80104c8:	60fb      	str	r3, [r7, #12]
  vTaskDelayUntil((TickType_t *) PreviousWakeTime, ticks ? ticks : 1);
 80104ca:	68fb      	ldr	r3, [r7, #12]
 80104cc:	2b00      	cmp	r3, #0
 80104ce:	d001      	beq.n	80104d4 <osDelayUntil+0x18>
 80104d0:	68fb      	ldr	r3, [r7, #12]
 80104d2:	e000      	b.n	80104d6 <osDelayUntil+0x1a>
 80104d4:	2301      	movs	r3, #1
 80104d6:	4619      	mov	r1, r3
 80104d8:	6878      	ldr	r0, [r7, #4]
 80104da:	f001 f831 	bl	8011540 <vTaskDelayUntil>
  
  return osOK;
 80104de:	2300      	movs	r3, #0
  (void) millisec;
  (void) PreviousWakeTime;
  
  return osErrorResource;
#endif
}
 80104e0:	4618      	mov	r0, r3
 80104e2:	3710      	adds	r7, #16
 80104e4:	46bd      	mov	sp, r7
 80104e6:	bd80      	pop	{r7, pc}

080104e8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80104e8:	b480      	push	{r7}
 80104ea:	b083      	sub	sp, #12
 80104ec:	af00      	add	r7, sp, #0
 80104ee:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80104f0:	687b      	ldr	r3, [r7, #4]
 80104f2:	f103 0208 	add.w	r2, r3, #8
 80104f6:	687b      	ldr	r3, [r7, #4]
 80104f8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80104fa:	687b      	ldr	r3, [r7, #4]
 80104fc:	f04f 32ff 	mov.w	r2, #4294967295
 8010500:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010502:	687b      	ldr	r3, [r7, #4]
 8010504:	f103 0208 	add.w	r2, r3, #8
 8010508:	687b      	ldr	r3, [r7, #4]
 801050a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801050c:	687b      	ldr	r3, [r7, #4]
 801050e:	f103 0208 	add.w	r2, r3, #8
 8010512:	687b      	ldr	r3, [r7, #4]
 8010514:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8010516:	687b      	ldr	r3, [r7, #4]
 8010518:	2200      	movs	r2, #0
 801051a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 801051c:	bf00      	nop
 801051e:	370c      	adds	r7, #12
 8010520:	46bd      	mov	sp, r7
 8010522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010526:	4770      	bx	lr

08010528 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8010528:	b480      	push	{r7}
 801052a:	b083      	sub	sp, #12
 801052c:	af00      	add	r7, sp, #0
 801052e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8010530:	687b      	ldr	r3, [r7, #4]
 8010532:	2200      	movs	r2, #0
 8010534:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8010536:	bf00      	nop
 8010538:	370c      	adds	r7, #12
 801053a:	46bd      	mov	sp, r7
 801053c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010540:	4770      	bx	lr

08010542 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8010542:	b480      	push	{r7}
 8010544:	b085      	sub	sp, #20
 8010546:	af00      	add	r7, sp, #0
 8010548:	6078      	str	r0, [r7, #4]
 801054a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 801054c:	687b      	ldr	r3, [r7, #4]
 801054e:	685b      	ldr	r3, [r3, #4]
 8010550:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8010552:	683b      	ldr	r3, [r7, #0]
 8010554:	68fa      	ldr	r2, [r7, #12]
 8010556:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8010558:	68fb      	ldr	r3, [r7, #12]
 801055a:	689a      	ldr	r2, [r3, #8]
 801055c:	683b      	ldr	r3, [r7, #0]
 801055e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8010560:	68fb      	ldr	r3, [r7, #12]
 8010562:	689b      	ldr	r3, [r3, #8]
 8010564:	683a      	ldr	r2, [r7, #0]
 8010566:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8010568:	68fb      	ldr	r3, [r7, #12]
 801056a:	683a      	ldr	r2, [r7, #0]
 801056c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 801056e:	683b      	ldr	r3, [r7, #0]
 8010570:	687a      	ldr	r2, [r7, #4]
 8010572:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8010574:	687b      	ldr	r3, [r7, #4]
 8010576:	681b      	ldr	r3, [r3, #0]
 8010578:	1c5a      	adds	r2, r3, #1
 801057a:	687b      	ldr	r3, [r7, #4]
 801057c:	601a      	str	r2, [r3, #0]
}
 801057e:	bf00      	nop
 8010580:	3714      	adds	r7, #20
 8010582:	46bd      	mov	sp, r7
 8010584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010588:	4770      	bx	lr

0801058a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801058a:	b480      	push	{r7}
 801058c:	b085      	sub	sp, #20
 801058e:	af00      	add	r7, sp, #0
 8010590:	6078      	str	r0, [r7, #4]
 8010592:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8010594:	683b      	ldr	r3, [r7, #0]
 8010596:	681b      	ldr	r3, [r3, #0]
 8010598:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 801059a:	68bb      	ldr	r3, [r7, #8]
 801059c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80105a0:	d103      	bne.n	80105aa <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80105a2:	687b      	ldr	r3, [r7, #4]
 80105a4:	691b      	ldr	r3, [r3, #16]
 80105a6:	60fb      	str	r3, [r7, #12]
 80105a8:	e00c      	b.n	80105c4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80105aa:	687b      	ldr	r3, [r7, #4]
 80105ac:	3308      	adds	r3, #8
 80105ae:	60fb      	str	r3, [r7, #12]
 80105b0:	e002      	b.n	80105b8 <vListInsert+0x2e>
 80105b2:	68fb      	ldr	r3, [r7, #12]
 80105b4:	685b      	ldr	r3, [r3, #4]
 80105b6:	60fb      	str	r3, [r7, #12]
 80105b8:	68fb      	ldr	r3, [r7, #12]
 80105ba:	685b      	ldr	r3, [r3, #4]
 80105bc:	681b      	ldr	r3, [r3, #0]
 80105be:	68ba      	ldr	r2, [r7, #8]
 80105c0:	429a      	cmp	r2, r3
 80105c2:	d2f6      	bcs.n	80105b2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80105c4:	68fb      	ldr	r3, [r7, #12]
 80105c6:	685a      	ldr	r2, [r3, #4]
 80105c8:	683b      	ldr	r3, [r7, #0]
 80105ca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80105cc:	683b      	ldr	r3, [r7, #0]
 80105ce:	685b      	ldr	r3, [r3, #4]
 80105d0:	683a      	ldr	r2, [r7, #0]
 80105d2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80105d4:	683b      	ldr	r3, [r7, #0]
 80105d6:	68fa      	ldr	r2, [r7, #12]
 80105d8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80105da:	68fb      	ldr	r3, [r7, #12]
 80105dc:	683a      	ldr	r2, [r7, #0]
 80105de:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80105e0:	683b      	ldr	r3, [r7, #0]
 80105e2:	687a      	ldr	r2, [r7, #4]
 80105e4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80105e6:	687b      	ldr	r3, [r7, #4]
 80105e8:	681b      	ldr	r3, [r3, #0]
 80105ea:	1c5a      	adds	r2, r3, #1
 80105ec:	687b      	ldr	r3, [r7, #4]
 80105ee:	601a      	str	r2, [r3, #0]
}
 80105f0:	bf00      	nop
 80105f2:	3714      	adds	r7, #20
 80105f4:	46bd      	mov	sp, r7
 80105f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105fa:	4770      	bx	lr

080105fc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80105fc:	b480      	push	{r7}
 80105fe:	b085      	sub	sp, #20
 8010600:	af00      	add	r7, sp, #0
 8010602:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8010604:	687b      	ldr	r3, [r7, #4]
 8010606:	691b      	ldr	r3, [r3, #16]
 8010608:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 801060a:	687b      	ldr	r3, [r7, #4]
 801060c:	685b      	ldr	r3, [r3, #4]
 801060e:	687a      	ldr	r2, [r7, #4]
 8010610:	6892      	ldr	r2, [r2, #8]
 8010612:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8010614:	687b      	ldr	r3, [r7, #4]
 8010616:	689b      	ldr	r3, [r3, #8]
 8010618:	687a      	ldr	r2, [r7, #4]
 801061a:	6852      	ldr	r2, [r2, #4]
 801061c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 801061e:	68fb      	ldr	r3, [r7, #12]
 8010620:	685b      	ldr	r3, [r3, #4]
 8010622:	687a      	ldr	r2, [r7, #4]
 8010624:	429a      	cmp	r2, r3
 8010626:	d103      	bne.n	8010630 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8010628:	687b      	ldr	r3, [r7, #4]
 801062a:	689a      	ldr	r2, [r3, #8]
 801062c:	68fb      	ldr	r3, [r7, #12]
 801062e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8010630:	687b      	ldr	r3, [r7, #4]
 8010632:	2200      	movs	r2, #0
 8010634:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8010636:	68fb      	ldr	r3, [r7, #12]
 8010638:	681b      	ldr	r3, [r3, #0]
 801063a:	1e5a      	subs	r2, r3, #1
 801063c:	68fb      	ldr	r3, [r7, #12]
 801063e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8010640:	68fb      	ldr	r3, [r7, #12]
 8010642:	681b      	ldr	r3, [r3, #0]
}
 8010644:	4618      	mov	r0, r3
 8010646:	3714      	adds	r7, #20
 8010648:	46bd      	mov	sp, r7
 801064a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801064e:	4770      	bx	lr

08010650 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8010650:	b580      	push	{r7, lr}
 8010652:	b084      	sub	sp, #16
 8010654:	af00      	add	r7, sp, #0
 8010656:	6078      	str	r0, [r7, #4]
 8010658:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 801065a:	687b      	ldr	r3, [r7, #4]
 801065c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 801065e:	68fb      	ldr	r3, [r7, #12]
 8010660:	2b00      	cmp	r3, #0
 8010662:	d10a      	bne.n	801067a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8010664:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010668:	f383 8811 	msr	BASEPRI, r3
 801066c:	f3bf 8f6f 	isb	sy
 8010670:	f3bf 8f4f 	dsb	sy
 8010674:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8010676:	bf00      	nop
 8010678:	e7fe      	b.n	8010678 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 801067a:	f001 ff53 	bl	8012524 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801067e:	68fb      	ldr	r3, [r7, #12]
 8010680:	681a      	ldr	r2, [r3, #0]
 8010682:	68fb      	ldr	r3, [r7, #12]
 8010684:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010686:	68f9      	ldr	r1, [r7, #12]
 8010688:	6c09      	ldr	r1, [r1, #64]	; 0x40
 801068a:	fb01 f303 	mul.w	r3, r1, r3
 801068e:	441a      	add	r2, r3
 8010690:	68fb      	ldr	r3, [r7, #12]
 8010692:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8010694:	68fb      	ldr	r3, [r7, #12]
 8010696:	2200      	movs	r2, #0
 8010698:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 801069a:	68fb      	ldr	r3, [r7, #12]
 801069c:	681a      	ldr	r2, [r3, #0]
 801069e:	68fb      	ldr	r3, [r7, #12]
 80106a0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80106a2:	68fb      	ldr	r3, [r7, #12]
 80106a4:	681a      	ldr	r2, [r3, #0]
 80106a6:	68fb      	ldr	r3, [r7, #12]
 80106a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80106aa:	3b01      	subs	r3, #1
 80106ac:	68f9      	ldr	r1, [r7, #12]
 80106ae:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80106b0:	fb01 f303 	mul.w	r3, r1, r3
 80106b4:	441a      	add	r2, r3
 80106b6:	68fb      	ldr	r3, [r7, #12]
 80106b8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80106ba:	68fb      	ldr	r3, [r7, #12]
 80106bc:	22ff      	movs	r2, #255	; 0xff
 80106be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80106c2:	68fb      	ldr	r3, [r7, #12]
 80106c4:	22ff      	movs	r2, #255	; 0xff
 80106c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80106ca:	683b      	ldr	r3, [r7, #0]
 80106cc:	2b00      	cmp	r3, #0
 80106ce:	d114      	bne.n	80106fa <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80106d0:	68fb      	ldr	r3, [r7, #12]
 80106d2:	691b      	ldr	r3, [r3, #16]
 80106d4:	2b00      	cmp	r3, #0
 80106d6:	d01a      	beq.n	801070e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80106d8:	68fb      	ldr	r3, [r7, #12]
 80106da:	3310      	adds	r3, #16
 80106dc:	4618      	mov	r0, r3
 80106de:	f001 fa0f 	bl	8011b00 <xTaskRemoveFromEventList>
 80106e2:	4603      	mov	r3, r0
 80106e4:	2b00      	cmp	r3, #0
 80106e6:	d012      	beq.n	801070e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80106e8:	4b0c      	ldr	r3, [pc, #48]	; (801071c <xQueueGenericReset+0xcc>)
 80106ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80106ee:	601a      	str	r2, [r3, #0]
 80106f0:	f3bf 8f4f 	dsb	sy
 80106f4:	f3bf 8f6f 	isb	sy
 80106f8:	e009      	b.n	801070e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80106fa:	68fb      	ldr	r3, [r7, #12]
 80106fc:	3310      	adds	r3, #16
 80106fe:	4618      	mov	r0, r3
 8010700:	f7ff fef2 	bl	80104e8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8010704:	68fb      	ldr	r3, [r7, #12]
 8010706:	3324      	adds	r3, #36	; 0x24
 8010708:	4618      	mov	r0, r3
 801070a:	f7ff feed 	bl	80104e8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 801070e:	f001 ff39 	bl	8012584 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8010712:	2301      	movs	r3, #1
}
 8010714:	4618      	mov	r0, r3
 8010716:	3710      	adds	r7, #16
 8010718:	46bd      	mov	sp, r7
 801071a:	bd80      	pop	{r7, pc}
 801071c:	e000ed04 	.word	0xe000ed04

08010720 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8010720:	b580      	push	{r7, lr}
 8010722:	b08e      	sub	sp, #56	; 0x38
 8010724:	af02      	add	r7, sp, #8
 8010726:	60f8      	str	r0, [r7, #12]
 8010728:	60b9      	str	r1, [r7, #8]
 801072a:	607a      	str	r2, [r7, #4]
 801072c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801072e:	68fb      	ldr	r3, [r7, #12]
 8010730:	2b00      	cmp	r3, #0
 8010732:	d10a      	bne.n	801074a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8010734:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010738:	f383 8811 	msr	BASEPRI, r3
 801073c:	f3bf 8f6f 	isb	sy
 8010740:	f3bf 8f4f 	dsb	sy
 8010744:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8010746:	bf00      	nop
 8010748:	e7fe      	b.n	8010748 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 801074a:	683b      	ldr	r3, [r7, #0]
 801074c:	2b00      	cmp	r3, #0
 801074e:	d10a      	bne.n	8010766 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8010750:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010754:	f383 8811 	msr	BASEPRI, r3
 8010758:	f3bf 8f6f 	isb	sy
 801075c:	f3bf 8f4f 	dsb	sy
 8010760:	627b      	str	r3, [r7, #36]	; 0x24
}
 8010762:	bf00      	nop
 8010764:	e7fe      	b.n	8010764 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8010766:	687b      	ldr	r3, [r7, #4]
 8010768:	2b00      	cmp	r3, #0
 801076a:	d002      	beq.n	8010772 <xQueueGenericCreateStatic+0x52>
 801076c:	68bb      	ldr	r3, [r7, #8]
 801076e:	2b00      	cmp	r3, #0
 8010770:	d001      	beq.n	8010776 <xQueueGenericCreateStatic+0x56>
 8010772:	2301      	movs	r3, #1
 8010774:	e000      	b.n	8010778 <xQueueGenericCreateStatic+0x58>
 8010776:	2300      	movs	r3, #0
 8010778:	2b00      	cmp	r3, #0
 801077a:	d10a      	bne.n	8010792 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 801077c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010780:	f383 8811 	msr	BASEPRI, r3
 8010784:	f3bf 8f6f 	isb	sy
 8010788:	f3bf 8f4f 	dsb	sy
 801078c:	623b      	str	r3, [r7, #32]
}
 801078e:	bf00      	nop
 8010790:	e7fe      	b.n	8010790 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8010792:	687b      	ldr	r3, [r7, #4]
 8010794:	2b00      	cmp	r3, #0
 8010796:	d102      	bne.n	801079e <xQueueGenericCreateStatic+0x7e>
 8010798:	68bb      	ldr	r3, [r7, #8]
 801079a:	2b00      	cmp	r3, #0
 801079c:	d101      	bne.n	80107a2 <xQueueGenericCreateStatic+0x82>
 801079e:	2301      	movs	r3, #1
 80107a0:	e000      	b.n	80107a4 <xQueueGenericCreateStatic+0x84>
 80107a2:	2300      	movs	r3, #0
 80107a4:	2b00      	cmp	r3, #0
 80107a6:	d10a      	bne.n	80107be <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80107a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80107ac:	f383 8811 	msr	BASEPRI, r3
 80107b0:	f3bf 8f6f 	isb	sy
 80107b4:	f3bf 8f4f 	dsb	sy
 80107b8:	61fb      	str	r3, [r7, #28]
}
 80107ba:	bf00      	nop
 80107bc:	e7fe      	b.n	80107bc <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80107be:	2348      	movs	r3, #72	; 0x48
 80107c0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80107c2:	697b      	ldr	r3, [r7, #20]
 80107c4:	2b48      	cmp	r3, #72	; 0x48
 80107c6:	d00a      	beq.n	80107de <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80107c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80107cc:	f383 8811 	msr	BASEPRI, r3
 80107d0:	f3bf 8f6f 	isb	sy
 80107d4:	f3bf 8f4f 	dsb	sy
 80107d8:	61bb      	str	r3, [r7, #24]
}
 80107da:	bf00      	nop
 80107dc:	e7fe      	b.n	80107dc <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80107de:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80107e0:	683b      	ldr	r3, [r7, #0]
 80107e2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80107e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80107e6:	2b00      	cmp	r3, #0
 80107e8:	d00d      	beq.n	8010806 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80107ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80107ec:	2201      	movs	r2, #1
 80107ee:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80107f2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80107f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80107f8:	9300      	str	r3, [sp, #0]
 80107fa:	4613      	mov	r3, r2
 80107fc:	687a      	ldr	r2, [r7, #4]
 80107fe:	68b9      	ldr	r1, [r7, #8]
 8010800:	68f8      	ldr	r0, [r7, #12]
 8010802:	f000 f83f 	bl	8010884 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8010806:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8010808:	4618      	mov	r0, r3
 801080a:	3730      	adds	r7, #48	; 0x30
 801080c:	46bd      	mov	sp, r7
 801080e:	bd80      	pop	{r7, pc}

08010810 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8010810:	b580      	push	{r7, lr}
 8010812:	b08a      	sub	sp, #40	; 0x28
 8010814:	af02      	add	r7, sp, #8
 8010816:	60f8      	str	r0, [r7, #12]
 8010818:	60b9      	str	r1, [r7, #8]
 801081a:	4613      	mov	r3, r2
 801081c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801081e:	68fb      	ldr	r3, [r7, #12]
 8010820:	2b00      	cmp	r3, #0
 8010822:	d10a      	bne.n	801083a <xQueueGenericCreate+0x2a>
	__asm volatile
 8010824:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010828:	f383 8811 	msr	BASEPRI, r3
 801082c:	f3bf 8f6f 	isb	sy
 8010830:	f3bf 8f4f 	dsb	sy
 8010834:	613b      	str	r3, [r7, #16]
}
 8010836:	bf00      	nop
 8010838:	e7fe      	b.n	8010838 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801083a:	68fb      	ldr	r3, [r7, #12]
 801083c:	68ba      	ldr	r2, [r7, #8]
 801083e:	fb02 f303 	mul.w	r3, r2, r3
 8010842:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8010844:	69fb      	ldr	r3, [r7, #28]
 8010846:	3348      	adds	r3, #72	; 0x48
 8010848:	4618      	mov	r0, r3
 801084a:	f001 ff8d 	bl	8012768 <pvPortMalloc>
 801084e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8010850:	69bb      	ldr	r3, [r7, #24]
 8010852:	2b00      	cmp	r3, #0
 8010854:	d011      	beq.n	801087a <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8010856:	69bb      	ldr	r3, [r7, #24]
 8010858:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801085a:	697b      	ldr	r3, [r7, #20]
 801085c:	3348      	adds	r3, #72	; 0x48
 801085e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8010860:	69bb      	ldr	r3, [r7, #24]
 8010862:	2200      	movs	r2, #0
 8010864:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8010868:	79fa      	ldrb	r2, [r7, #7]
 801086a:	69bb      	ldr	r3, [r7, #24]
 801086c:	9300      	str	r3, [sp, #0]
 801086e:	4613      	mov	r3, r2
 8010870:	697a      	ldr	r2, [r7, #20]
 8010872:	68b9      	ldr	r1, [r7, #8]
 8010874:	68f8      	ldr	r0, [r7, #12]
 8010876:	f000 f805 	bl	8010884 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 801087a:	69bb      	ldr	r3, [r7, #24]
	}
 801087c:	4618      	mov	r0, r3
 801087e:	3720      	adds	r7, #32
 8010880:	46bd      	mov	sp, r7
 8010882:	bd80      	pop	{r7, pc}

08010884 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8010884:	b580      	push	{r7, lr}
 8010886:	b084      	sub	sp, #16
 8010888:	af00      	add	r7, sp, #0
 801088a:	60f8      	str	r0, [r7, #12]
 801088c:	60b9      	str	r1, [r7, #8]
 801088e:	607a      	str	r2, [r7, #4]
 8010890:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8010892:	68bb      	ldr	r3, [r7, #8]
 8010894:	2b00      	cmp	r3, #0
 8010896:	d103      	bne.n	80108a0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8010898:	69bb      	ldr	r3, [r7, #24]
 801089a:	69ba      	ldr	r2, [r7, #24]
 801089c:	601a      	str	r2, [r3, #0]
 801089e:	e002      	b.n	80108a6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80108a0:	69bb      	ldr	r3, [r7, #24]
 80108a2:	687a      	ldr	r2, [r7, #4]
 80108a4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80108a6:	69bb      	ldr	r3, [r7, #24]
 80108a8:	68fa      	ldr	r2, [r7, #12]
 80108aa:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80108ac:	69bb      	ldr	r3, [r7, #24]
 80108ae:	68ba      	ldr	r2, [r7, #8]
 80108b0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80108b2:	2101      	movs	r1, #1
 80108b4:	69b8      	ldr	r0, [r7, #24]
 80108b6:	f7ff fecb 	bl	8010650 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80108ba:	bf00      	nop
 80108bc:	3710      	adds	r7, #16
 80108be:	46bd      	mov	sp, r7
 80108c0:	bd80      	pop	{r7, pc}

080108c2 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80108c2:	b580      	push	{r7, lr}
 80108c4:	b082      	sub	sp, #8
 80108c6:	af00      	add	r7, sp, #0
 80108c8:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80108ca:	687b      	ldr	r3, [r7, #4]
 80108cc:	2b00      	cmp	r3, #0
 80108ce:	d00e      	beq.n	80108ee <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80108d0:	687b      	ldr	r3, [r7, #4]
 80108d2:	2200      	movs	r2, #0
 80108d4:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80108d6:	687b      	ldr	r3, [r7, #4]
 80108d8:	2200      	movs	r2, #0
 80108da:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80108dc:	687b      	ldr	r3, [r7, #4]
 80108de:	2200      	movs	r2, #0
 80108e0:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80108e2:	2300      	movs	r3, #0
 80108e4:	2200      	movs	r2, #0
 80108e6:	2100      	movs	r1, #0
 80108e8:	6878      	ldr	r0, [r7, #4]
 80108ea:	f000 f837 	bl	801095c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80108ee:	bf00      	nop
 80108f0:	3708      	adds	r7, #8
 80108f2:	46bd      	mov	sp, r7
 80108f4:	bd80      	pop	{r7, pc}

080108f6 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80108f6:	b580      	push	{r7, lr}
 80108f8:	b086      	sub	sp, #24
 80108fa:	af00      	add	r7, sp, #0
 80108fc:	4603      	mov	r3, r0
 80108fe:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8010900:	2301      	movs	r3, #1
 8010902:	617b      	str	r3, [r7, #20]
 8010904:	2300      	movs	r3, #0
 8010906:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8010908:	79fb      	ldrb	r3, [r7, #7]
 801090a:	461a      	mov	r2, r3
 801090c:	6939      	ldr	r1, [r7, #16]
 801090e:	6978      	ldr	r0, [r7, #20]
 8010910:	f7ff ff7e 	bl	8010810 <xQueueGenericCreate>
 8010914:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8010916:	68f8      	ldr	r0, [r7, #12]
 8010918:	f7ff ffd3 	bl	80108c2 <prvInitialiseMutex>

		return xNewQueue;
 801091c:	68fb      	ldr	r3, [r7, #12]
	}
 801091e:	4618      	mov	r0, r3
 8010920:	3718      	adds	r7, #24
 8010922:	46bd      	mov	sp, r7
 8010924:	bd80      	pop	{r7, pc}

08010926 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8010926:	b580      	push	{r7, lr}
 8010928:	b088      	sub	sp, #32
 801092a:	af02      	add	r7, sp, #8
 801092c:	4603      	mov	r3, r0
 801092e:	6039      	str	r1, [r7, #0]
 8010930:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8010932:	2301      	movs	r3, #1
 8010934:	617b      	str	r3, [r7, #20]
 8010936:	2300      	movs	r3, #0
 8010938:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 801093a:	79fb      	ldrb	r3, [r7, #7]
 801093c:	9300      	str	r3, [sp, #0]
 801093e:	683b      	ldr	r3, [r7, #0]
 8010940:	2200      	movs	r2, #0
 8010942:	6939      	ldr	r1, [r7, #16]
 8010944:	6978      	ldr	r0, [r7, #20]
 8010946:	f7ff feeb 	bl	8010720 <xQueueGenericCreateStatic>
 801094a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 801094c:	68f8      	ldr	r0, [r7, #12]
 801094e:	f7ff ffb8 	bl	80108c2 <prvInitialiseMutex>

		return xNewQueue;
 8010952:	68fb      	ldr	r3, [r7, #12]
	}
 8010954:	4618      	mov	r0, r3
 8010956:	3718      	adds	r7, #24
 8010958:	46bd      	mov	sp, r7
 801095a:	bd80      	pop	{r7, pc}

0801095c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 801095c:	b580      	push	{r7, lr}
 801095e:	b08e      	sub	sp, #56	; 0x38
 8010960:	af00      	add	r7, sp, #0
 8010962:	60f8      	str	r0, [r7, #12]
 8010964:	60b9      	str	r1, [r7, #8]
 8010966:	607a      	str	r2, [r7, #4]
 8010968:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 801096a:	2300      	movs	r3, #0
 801096c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801096e:	68fb      	ldr	r3, [r7, #12]
 8010970:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8010972:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010974:	2b00      	cmp	r3, #0
 8010976:	d10a      	bne.n	801098e <xQueueGenericSend+0x32>
	__asm volatile
 8010978:	f04f 0350 	mov.w	r3, #80	; 0x50
 801097c:	f383 8811 	msr	BASEPRI, r3
 8010980:	f3bf 8f6f 	isb	sy
 8010984:	f3bf 8f4f 	dsb	sy
 8010988:	62bb      	str	r3, [r7, #40]	; 0x28
}
 801098a:	bf00      	nop
 801098c:	e7fe      	b.n	801098c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801098e:	68bb      	ldr	r3, [r7, #8]
 8010990:	2b00      	cmp	r3, #0
 8010992:	d103      	bne.n	801099c <xQueueGenericSend+0x40>
 8010994:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010998:	2b00      	cmp	r3, #0
 801099a:	d101      	bne.n	80109a0 <xQueueGenericSend+0x44>
 801099c:	2301      	movs	r3, #1
 801099e:	e000      	b.n	80109a2 <xQueueGenericSend+0x46>
 80109a0:	2300      	movs	r3, #0
 80109a2:	2b00      	cmp	r3, #0
 80109a4:	d10a      	bne.n	80109bc <xQueueGenericSend+0x60>
	__asm volatile
 80109a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80109aa:	f383 8811 	msr	BASEPRI, r3
 80109ae:	f3bf 8f6f 	isb	sy
 80109b2:	f3bf 8f4f 	dsb	sy
 80109b6:	627b      	str	r3, [r7, #36]	; 0x24
}
 80109b8:	bf00      	nop
 80109ba:	e7fe      	b.n	80109ba <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80109bc:	683b      	ldr	r3, [r7, #0]
 80109be:	2b02      	cmp	r3, #2
 80109c0:	d103      	bne.n	80109ca <xQueueGenericSend+0x6e>
 80109c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80109c6:	2b01      	cmp	r3, #1
 80109c8:	d101      	bne.n	80109ce <xQueueGenericSend+0x72>
 80109ca:	2301      	movs	r3, #1
 80109cc:	e000      	b.n	80109d0 <xQueueGenericSend+0x74>
 80109ce:	2300      	movs	r3, #0
 80109d0:	2b00      	cmp	r3, #0
 80109d2:	d10a      	bne.n	80109ea <xQueueGenericSend+0x8e>
	__asm volatile
 80109d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80109d8:	f383 8811 	msr	BASEPRI, r3
 80109dc:	f3bf 8f6f 	isb	sy
 80109e0:	f3bf 8f4f 	dsb	sy
 80109e4:	623b      	str	r3, [r7, #32]
}
 80109e6:	bf00      	nop
 80109e8:	e7fe      	b.n	80109e8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80109ea:	f001 fa49 	bl	8011e80 <xTaskGetSchedulerState>
 80109ee:	4603      	mov	r3, r0
 80109f0:	2b00      	cmp	r3, #0
 80109f2:	d102      	bne.n	80109fa <xQueueGenericSend+0x9e>
 80109f4:	687b      	ldr	r3, [r7, #4]
 80109f6:	2b00      	cmp	r3, #0
 80109f8:	d101      	bne.n	80109fe <xQueueGenericSend+0xa2>
 80109fa:	2301      	movs	r3, #1
 80109fc:	e000      	b.n	8010a00 <xQueueGenericSend+0xa4>
 80109fe:	2300      	movs	r3, #0
 8010a00:	2b00      	cmp	r3, #0
 8010a02:	d10a      	bne.n	8010a1a <xQueueGenericSend+0xbe>
	__asm volatile
 8010a04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a08:	f383 8811 	msr	BASEPRI, r3
 8010a0c:	f3bf 8f6f 	isb	sy
 8010a10:	f3bf 8f4f 	dsb	sy
 8010a14:	61fb      	str	r3, [r7, #28]
}
 8010a16:	bf00      	nop
 8010a18:	e7fe      	b.n	8010a18 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8010a1a:	f001 fd83 	bl	8012524 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8010a1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010a20:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8010a22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010a24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010a26:	429a      	cmp	r2, r3
 8010a28:	d302      	bcc.n	8010a30 <xQueueGenericSend+0xd4>
 8010a2a:	683b      	ldr	r3, [r7, #0]
 8010a2c:	2b02      	cmp	r3, #2
 8010a2e:	d129      	bne.n	8010a84 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8010a30:	683a      	ldr	r2, [r7, #0]
 8010a32:	68b9      	ldr	r1, [r7, #8]
 8010a34:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010a36:	f000 fac1 	bl	8010fbc <prvCopyDataToQueue>
 8010a3a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010a3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010a40:	2b00      	cmp	r3, #0
 8010a42:	d010      	beq.n	8010a66 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010a44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010a46:	3324      	adds	r3, #36	; 0x24
 8010a48:	4618      	mov	r0, r3
 8010a4a:	f001 f859 	bl	8011b00 <xTaskRemoveFromEventList>
 8010a4e:	4603      	mov	r3, r0
 8010a50:	2b00      	cmp	r3, #0
 8010a52:	d013      	beq.n	8010a7c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8010a54:	4b3f      	ldr	r3, [pc, #252]	; (8010b54 <xQueueGenericSend+0x1f8>)
 8010a56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010a5a:	601a      	str	r2, [r3, #0]
 8010a5c:	f3bf 8f4f 	dsb	sy
 8010a60:	f3bf 8f6f 	isb	sy
 8010a64:	e00a      	b.n	8010a7c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8010a66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010a68:	2b00      	cmp	r3, #0
 8010a6a:	d007      	beq.n	8010a7c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8010a6c:	4b39      	ldr	r3, [pc, #228]	; (8010b54 <xQueueGenericSend+0x1f8>)
 8010a6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010a72:	601a      	str	r2, [r3, #0]
 8010a74:	f3bf 8f4f 	dsb	sy
 8010a78:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8010a7c:	f001 fd82 	bl	8012584 <vPortExitCritical>
				return pdPASS;
 8010a80:	2301      	movs	r3, #1
 8010a82:	e063      	b.n	8010b4c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010a84:	687b      	ldr	r3, [r7, #4]
 8010a86:	2b00      	cmp	r3, #0
 8010a88:	d103      	bne.n	8010a92 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8010a8a:	f001 fd7b 	bl	8012584 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8010a8e:	2300      	movs	r3, #0
 8010a90:	e05c      	b.n	8010b4c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010a92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010a94:	2b00      	cmp	r3, #0
 8010a96:	d106      	bne.n	8010aa6 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010a98:	f107 0314 	add.w	r3, r7, #20
 8010a9c:	4618      	mov	r0, r3
 8010a9e:	f001 f891 	bl	8011bc4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010aa2:	2301      	movs	r3, #1
 8010aa4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8010aa6:	f001 fd6d 	bl	8012584 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010aaa:	f000 fe31 	bl	8011710 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010aae:	f001 fd39 	bl	8012524 <vPortEnterCritical>
 8010ab2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010ab4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010ab8:	b25b      	sxtb	r3, r3
 8010aba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010abe:	d103      	bne.n	8010ac8 <xQueueGenericSend+0x16c>
 8010ac0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010ac2:	2200      	movs	r2, #0
 8010ac4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8010ac8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010aca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010ace:	b25b      	sxtb	r3, r3
 8010ad0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010ad4:	d103      	bne.n	8010ade <xQueueGenericSend+0x182>
 8010ad6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010ad8:	2200      	movs	r2, #0
 8010ada:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8010ade:	f001 fd51 	bl	8012584 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010ae2:	1d3a      	adds	r2, r7, #4
 8010ae4:	f107 0314 	add.w	r3, r7, #20
 8010ae8:	4611      	mov	r1, r2
 8010aea:	4618      	mov	r0, r3
 8010aec:	f001 f880 	bl	8011bf0 <xTaskCheckForTimeOut>
 8010af0:	4603      	mov	r3, r0
 8010af2:	2b00      	cmp	r3, #0
 8010af4:	d124      	bne.n	8010b40 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8010af6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010af8:	f000 fb58 	bl	80111ac <prvIsQueueFull>
 8010afc:	4603      	mov	r3, r0
 8010afe:	2b00      	cmp	r3, #0
 8010b00:	d018      	beq.n	8010b34 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8010b02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010b04:	3310      	adds	r3, #16
 8010b06:	687a      	ldr	r2, [r7, #4]
 8010b08:	4611      	mov	r1, r2
 8010b0a:	4618      	mov	r0, r3
 8010b0c:	f000 ffd4 	bl	8011ab8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8010b10:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010b12:	f000 fae3 	bl	80110dc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8010b16:	f000 fe09 	bl	801172c <xTaskResumeAll>
 8010b1a:	4603      	mov	r3, r0
 8010b1c:	2b00      	cmp	r3, #0
 8010b1e:	f47f af7c 	bne.w	8010a1a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8010b22:	4b0c      	ldr	r3, [pc, #48]	; (8010b54 <xQueueGenericSend+0x1f8>)
 8010b24:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010b28:	601a      	str	r2, [r3, #0]
 8010b2a:	f3bf 8f4f 	dsb	sy
 8010b2e:	f3bf 8f6f 	isb	sy
 8010b32:	e772      	b.n	8010a1a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8010b34:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010b36:	f000 fad1 	bl	80110dc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010b3a:	f000 fdf7 	bl	801172c <xTaskResumeAll>
 8010b3e:	e76c      	b.n	8010a1a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8010b40:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010b42:	f000 facb 	bl	80110dc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010b46:	f000 fdf1 	bl	801172c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8010b4a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8010b4c:	4618      	mov	r0, r3
 8010b4e:	3738      	adds	r7, #56	; 0x38
 8010b50:	46bd      	mov	sp, r7
 8010b52:	bd80      	pop	{r7, pc}
 8010b54:	e000ed04 	.word	0xe000ed04

08010b58 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8010b58:	b580      	push	{r7, lr}
 8010b5a:	b08e      	sub	sp, #56	; 0x38
 8010b5c:	af00      	add	r7, sp, #0
 8010b5e:	6078      	str	r0, [r7, #4]
 8010b60:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8010b62:	687b      	ldr	r3, [r7, #4]
 8010b64:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8010b66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010b68:	2b00      	cmp	r3, #0
 8010b6a:	d10a      	bne.n	8010b82 <xQueueGiveFromISR+0x2a>
	__asm volatile
 8010b6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010b70:	f383 8811 	msr	BASEPRI, r3
 8010b74:	f3bf 8f6f 	isb	sy
 8010b78:	f3bf 8f4f 	dsb	sy
 8010b7c:	623b      	str	r3, [r7, #32]
}
 8010b7e:	bf00      	nop
 8010b80:	e7fe      	b.n	8010b80 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8010b82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010b86:	2b00      	cmp	r3, #0
 8010b88:	d00a      	beq.n	8010ba0 <xQueueGiveFromISR+0x48>
	__asm volatile
 8010b8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010b8e:	f383 8811 	msr	BASEPRI, r3
 8010b92:	f3bf 8f6f 	isb	sy
 8010b96:	f3bf 8f4f 	dsb	sy
 8010b9a:	61fb      	str	r3, [r7, #28]
}
 8010b9c:	bf00      	nop
 8010b9e:	e7fe      	b.n	8010b9e <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8010ba0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010ba2:	681b      	ldr	r3, [r3, #0]
 8010ba4:	2b00      	cmp	r3, #0
 8010ba6:	d103      	bne.n	8010bb0 <xQueueGiveFromISR+0x58>
 8010ba8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010baa:	689b      	ldr	r3, [r3, #8]
 8010bac:	2b00      	cmp	r3, #0
 8010bae:	d101      	bne.n	8010bb4 <xQueueGiveFromISR+0x5c>
 8010bb0:	2301      	movs	r3, #1
 8010bb2:	e000      	b.n	8010bb6 <xQueueGiveFromISR+0x5e>
 8010bb4:	2300      	movs	r3, #0
 8010bb6:	2b00      	cmp	r3, #0
 8010bb8:	d10a      	bne.n	8010bd0 <xQueueGiveFromISR+0x78>
	__asm volatile
 8010bba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010bbe:	f383 8811 	msr	BASEPRI, r3
 8010bc2:	f3bf 8f6f 	isb	sy
 8010bc6:	f3bf 8f4f 	dsb	sy
 8010bca:	61bb      	str	r3, [r7, #24]
}
 8010bcc:	bf00      	nop
 8010bce:	e7fe      	b.n	8010bce <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010bd0:	f001 fd8a 	bl	80126e8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8010bd4:	f3ef 8211 	mrs	r2, BASEPRI
 8010bd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010bdc:	f383 8811 	msr	BASEPRI, r3
 8010be0:	f3bf 8f6f 	isb	sy
 8010be4:	f3bf 8f4f 	dsb	sy
 8010be8:	617a      	str	r2, [r7, #20]
 8010bea:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8010bec:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010bee:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010bf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010bf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010bf4:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8010bf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010bf8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010bfa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010bfc:	429a      	cmp	r2, r3
 8010bfe:	d22b      	bcs.n	8010c58 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8010c00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010c02:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010c06:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8010c0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010c0c:	1c5a      	adds	r2, r3, #1
 8010c0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010c10:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8010c12:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8010c16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010c1a:	d112      	bne.n	8010c42 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010c1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010c1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010c20:	2b00      	cmp	r3, #0
 8010c22:	d016      	beq.n	8010c52 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010c24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010c26:	3324      	adds	r3, #36	; 0x24
 8010c28:	4618      	mov	r0, r3
 8010c2a:	f000 ff69 	bl	8011b00 <xTaskRemoveFromEventList>
 8010c2e:	4603      	mov	r3, r0
 8010c30:	2b00      	cmp	r3, #0
 8010c32:	d00e      	beq.n	8010c52 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8010c34:	683b      	ldr	r3, [r7, #0]
 8010c36:	2b00      	cmp	r3, #0
 8010c38:	d00b      	beq.n	8010c52 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8010c3a:	683b      	ldr	r3, [r7, #0]
 8010c3c:	2201      	movs	r2, #1
 8010c3e:	601a      	str	r2, [r3, #0]
 8010c40:	e007      	b.n	8010c52 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8010c42:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010c46:	3301      	adds	r3, #1
 8010c48:	b2db      	uxtb	r3, r3
 8010c4a:	b25a      	sxtb	r2, r3
 8010c4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010c4e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8010c52:	2301      	movs	r3, #1
 8010c54:	637b      	str	r3, [r7, #52]	; 0x34
 8010c56:	e001      	b.n	8010c5c <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8010c58:	2300      	movs	r3, #0
 8010c5a:	637b      	str	r3, [r7, #52]	; 0x34
 8010c5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010c5e:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8010c60:	68fb      	ldr	r3, [r7, #12]
 8010c62:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8010c66:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010c68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8010c6a:	4618      	mov	r0, r3
 8010c6c:	3738      	adds	r7, #56	; 0x38
 8010c6e:	46bd      	mov	sp, r7
 8010c70:	bd80      	pop	{r7, pc}
	...

08010c74 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8010c74:	b580      	push	{r7, lr}
 8010c76:	b08e      	sub	sp, #56	; 0x38
 8010c78:	af00      	add	r7, sp, #0
 8010c7a:	6078      	str	r0, [r7, #4]
 8010c7c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8010c7e:	2300      	movs	r3, #0
 8010c80:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8010c82:	687b      	ldr	r3, [r7, #4]
 8010c84:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8010c86:	2300      	movs	r3, #0
 8010c88:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8010c8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010c8c:	2b00      	cmp	r3, #0
 8010c8e:	d10a      	bne.n	8010ca6 <xQueueSemaphoreTake+0x32>
	__asm volatile
 8010c90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010c94:	f383 8811 	msr	BASEPRI, r3
 8010c98:	f3bf 8f6f 	isb	sy
 8010c9c:	f3bf 8f4f 	dsb	sy
 8010ca0:	623b      	str	r3, [r7, #32]
}
 8010ca2:	bf00      	nop
 8010ca4:	e7fe      	b.n	8010ca4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8010ca6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010caa:	2b00      	cmp	r3, #0
 8010cac:	d00a      	beq.n	8010cc4 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8010cae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010cb2:	f383 8811 	msr	BASEPRI, r3
 8010cb6:	f3bf 8f6f 	isb	sy
 8010cba:	f3bf 8f4f 	dsb	sy
 8010cbe:	61fb      	str	r3, [r7, #28]
}
 8010cc0:	bf00      	nop
 8010cc2:	e7fe      	b.n	8010cc2 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010cc4:	f001 f8dc 	bl	8011e80 <xTaskGetSchedulerState>
 8010cc8:	4603      	mov	r3, r0
 8010cca:	2b00      	cmp	r3, #0
 8010ccc:	d102      	bne.n	8010cd4 <xQueueSemaphoreTake+0x60>
 8010cce:	683b      	ldr	r3, [r7, #0]
 8010cd0:	2b00      	cmp	r3, #0
 8010cd2:	d101      	bne.n	8010cd8 <xQueueSemaphoreTake+0x64>
 8010cd4:	2301      	movs	r3, #1
 8010cd6:	e000      	b.n	8010cda <xQueueSemaphoreTake+0x66>
 8010cd8:	2300      	movs	r3, #0
 8010cda:	2b00      	cmp	r3, #0
 8010cdc:	d10a      	bne.n	8010cf4 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8010cde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010ce2:	f383 8811 	msr	BASEPRI, r3
 8010ce6:	f3bf 8f6f 	isb	sy
 8010cea:	f3bf 8f4f 	dsb	sy
 8010cee:	61bb      	str	r3, [r7, #24]
}
 8010cf0:	bf00      	nop
 8010cf2:	e7fe      	b.n	8010cf2 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8010cf4:	f001 fc16 	bl	8012524 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8010cf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010cfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010cfc:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8010cfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010d00:	2b00      	cmp	r3, #0
 8010d02:	d024      	beq.n	8010d4e <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8010d04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010d06:	1e5a      	subs	r2, r3, #1
 8010d08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010d0a:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010d0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010d0e:	681b      	ldr	r3, [r3, #0]
 8010d10:	2b00      	cmp	r3, #0
 8010d12:	d104      	bne.n	8010d1e <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8010d14:	f001 fa5c 	bl	80121d0 <pvTaskIncrementMutexHeldCount>
 8010d18:	4602      	mov	r2, r0
 8010d1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010d1c:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010d1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010d20:	691b      	ldr	r3, [r3, #16]
 8010d22:	2b00      	cmp	r3, #0
 8010d24:	d00f      	beq.n	8010d46 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010d26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010d28:	3310      	adds	r3, #16
 8010d2a:	4618      	mov	r0, r3
 8010d2c:	f000 fee8 	bl	8011b00 <xTaskRemoveFromEventList>
 8010d30:	4603      	mov	r3, r0
 8010d32:	2b00      	cmp	r3, #0
 8010d34:	d007      	beq.n	8010d46 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8010d36:	4b54      	ldr	r3, [pc, #336]	; (8010e88 <xQueueSemaphoreTake+0x214>)
 8010d38:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010d3c:	601a      	str	r2, [r3, #0]
 8010d3e:	f3bf 8f4f 	dsb	sy
 8010d42:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8010d46:	f001 fc1d 	bl	8012584 <vPortExitCritical>
				return pdPASS;
 8010d4a:	2301      	movs	r3, #1
 8010d4c:	e097      	b.n	8010e7e <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010d4e:	683b      	ldr	r3, [r7, #0]
 8010d50:	2b00      	cmp	r3, #0
 8010d52:	d111      	bne.n	8010d78 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8010d54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d56:	2b00      	cmp	r3, #0
 8010d58:	d00a      	beq.n	8010d70 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8010d5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010d5e:	f383 8811 	msr	BASEPRI, r3
 8010d62:	f3bf 8f6f 	isb	sy
 8010d66:	f3bf 8f4f 	dsb	sy
 8010d6a:	617b      	str	r3, [r7, #20]
}
 8010d6c:	bf00      	nop
 8010d6e:	e7fe      	b.n	8010d6e <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8010d70:	f001 fc08 	bl	8012584 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8010d74:	2300      	movs	r3, #0
 8010d76:	e082      	b.n	8010e7e <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010d78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010d7a:	2b00      	cmp	r3, #0
 8010d7c:	d106      	bne.n	8010d8c <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010d7e:	f107 030c 	add.w	r3, r7, #12
 8010d82:	4618      	mov	r0, r3
 8010d84:	f000 ff1e 	bl	8011bc4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010d88:	2301      	movs	r3, #1
 8010d8a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8010d8c:	f001 fbfa 	bl	8012584 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010d90:	f000 fcbe 	bl	8011710 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010d94:	f001 fbc6 	bl	8012524 <vPortEnterCritical>
 8010d98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010d9a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010d9e:	b25b      	sxtb	r3, r3
 8010da0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010da4:	d103      	bne.n	8010dae <xQueueSemaphoreTake+0x13a>
 8010da6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010da8:	2200      	movs	r2, #0
 8010daa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8010dae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010db0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010db4:	b25b      	sxtb	r3, r3
 8010db6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010dba:	d103      	bne.n	8010dc4 <xQueueSemaphoreTake+0x150>
 8010dbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010dbe:	2200      	movs	r2, #0
 8010dc0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8010dc4:	f001 fbde 	bl	8012584 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010dc8:	463a      	mov	r2, r7
 8010dca:	f107 030c 	add.w	r3, r7, #12
 8010dce:	4611      	mov	r1, r2
 8010dd0:	4618      	mov	r0, r3
 8010dd2:	f000 ff0d 	bl	8011bf0 <xTaskCheckForTimeOut>
 8010dd6:	4603      	mov	r3, r0
 8010dd8:	2b00      	cmp	r3, #0
 8010dda:	d132      	bne.n	8010e42 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010ddc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010dde:	f000 f9cf 	bl	8011180 <prvIsQueueEmpty>
 8010de2:	4603      	mov	r3, r0
 8010de4:	2b00      	cmp	r3, #0
 8010de6:	d026      	beq.n	8010e36 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010de8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010dea:	681b      	ldr	r3, [r3, #0]
 8010dec:	2b00      	cmp	r3, #0
 8010dee:	d109      	bne.n	8010e04 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8010df0:	f001 fb98 	bl	8012524 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8010df4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010df6:	689b      	ldr	r3, [r3, #8]
 8010df8:	4618      	mov	r0, r3
 8010dfa:	f001 f85f 	bl	8011ebc <xTaskPriorityInherit>
 8010dfe:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8010e00:	f001 fbc0 	bl	8012584 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8010e04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010e06:	3324      	adds	r3, #36	; 0x24
 8010e08:	683a      	ldr	r2, [r7, #0]
 8010e0a:	4611      	mov	r1, r2
 8010e0c:	4618      	mov	r0, r3
 8010e0e:	f000 fe53 	bl	8011ab8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8010e12:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010e14:	f000 f962 	bl	80110dc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8010e18:	f000 fc88 	bl	801172c <xTaskResumeAll>
 8010e1c:	4603      	mov	r3, r0
 8010e1e:	2b00      	cmp	r3, #0
 8010e20:	f47f af68 	bne.w	8010cf4 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8010e24:	4b18      	ldr	r3, [pc, #96]	; (8010e88 <xQueueSemaphoreTake+0x214>)
 8010e26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010e2a:	601a      	str	r2, [r3, #0]
 8010e2c:	f3bf 8f4f 	dsb	sy
 8010e30:	f3bf 8f6f 	isb	sy
 8010e34:	e75e      	b.n	8010cf4 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8010e36:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010e38:	f000 f950 	bl	80110dc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010e3c:	f000 fc76 	bl	801172c <xTaskResumeAll>
 8010e40:	e758      	b.n	8010cf4 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8010e42:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010e44:	f000 f94a 	bl	80110dc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010e48:	f000 fc70 	bl	801172c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010e4c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010e4e:	f000 f997 	bl	8011180 <prvIsQueueEmpty>
 8010e52:	4603      	mov	r3, r0
 8010e54:	2b00      	cmp	r3, #0
 8010e56:	f43f af4d 	beq.w	8010cf4 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8010e5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010e5c:	2b00      	cmp	r3, #0
 8010e5e:	d00d      	beq.n	8010e7c <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8010e60:	f001 fb60 	bl	8012524 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8010e64:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010e66:	f000 f891 	bl	8010f8c <prvGetDisinheritPriorityAfterTimeout>
 8010e6a:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8010e6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010e6e:	689b      	ldr	r3, [r3, #8]
 8010e70:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8010e72:	4618      	mov	r0, r3
 8010e74:	f001 f91e 	bl	80120b4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8010e78:	f001 fb84 	bl	8012584 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8010e7c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8010e7e:	4618      	mov	r0, r3
 8010e80:	3738      	adds	r7, #56	; 0x38
 8010e82:	46bd      	mov	sp, r7
 8010e84:	bd80      	pop	{r7, pc}
 8010e86:	bf00      	nop
 8010e88:	e000ed04 	.word	0xe000ed04

08010e8c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8010e8c:	b580      	push	{r7, lr}
 8010e8e:	b08e      	sub	sp, #56	; 0x38
 8010e90:	af00      	add	r7, sp, #0
 8010e92:	60f8      	str	r0, [r7, #12]
 8010e94:	60b9      	str	r1, [r7, #8]
 8010e96:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8010e98:	68fb      	ldr	r3, [r7, #12]
 8010e9a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8010e9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010e9e:	2b00      	cmp	r3, #0
 8010ea0:	d10a      	bne.n	8010eb8 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8010ea2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010ea6:	f383 8811 	msr	BASEPRI, r3
 8010eaa:	f3bf 8f6f 	isb	sy
 8010eae:	f3bf 8f4f 	dsb	sy
 8010eb2:	623b      	str	r3, [r7, #32]
}
 8010eb4:	bf00      	nop
 8010eb6:	e7fe      	b.n	8010eb6 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010eb8:	68bb      	ldr	r3, [r7, #8]
 8010eba:	2b00      	cmp	r3, #0
 8010ebc:	d103      	bne.n	8010ec6 <xQueueReceiveFromISR+0x3a>
 8010ebe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010ec2:	2b00      	cmp	r3, #0
 8010ec4:	d101      	bne.n	8010eca <xQueueReceiveFromISR+0x3e>
 8010ec6:	2301      	movs	r3, #1
 8010ec8:	e000      	b.n	8010ecc <xQueueReceiveFromISR+0x40>
 8010eca:	2300      	movs	r3, #0
 8010ecc:	2b00      	cmp	r3, #0
 8010ece:	d10a      	bne.n	8010ee6 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8010ed0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010ed4:	f383 8811 	msr	BASEPRI, r3
 8010ed8:	f3bf 8f6f 	isb	sy
 8010edc:	f3bf 8f4f 	dsb	sy
 8010ee0:	61fb      	str	r3, [r7, #28]
}
 8010ee2:	bf00      	nop
 8010ee4:	e7fe      	b.n	8010ee4 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010ee6:	f001 fbff 	bl	80126e8 <vPortValidateInterruptPriority>
	__asm volatile
 8010eea:	f3ef 8211 	mrs	r2, BASEPRI
 8010eee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010ef2:	f383 8811 	msr	BASEPRI, r3
 8010ef6:	f3bf 8f6f 	isb	sy
 8010efa:	f3bf 8f4f 	dsb	sy
 8010efe:	61ba      	str	r2, [r7, #24]
 8010f00:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8010f02:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010f04:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010f06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010f08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010f0a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010f0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010f0e:	2b00      	cmp	r3, #0
 8010f10:	d02f      	beq.n	8010f72 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8010f12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010f14:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010f18:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8010f1c:	68b9      	ldr	r1, [r7, #8]
 8010f1e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010f20:	f000 f8b6 	bl	8011090 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8010f24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010f26:	1e5a      	subs	r2, r3, #1
 8010f28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010f2a:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8010f2c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8010f30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010f34:	d112      	bne.n	8010f5c <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010f36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010f38:	691b      	ldr	r3, [r3, #16]
 8010f3a:	2b00      	cmp	r3, #0
 8010f3c:	d016      	beq.n	8010f6c <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010f3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010f40:	3310      	adds	r3, #16
 8010f42:	4618      	mov	r0, r3
 8010f44:	f000 fddc 	bl	8011b00 <xTaskRemoveFromEventList>
 8010f48:	4603      	mov	r3, r0
 8010f4a:	2b00      	cmp	r3, #0
 8010f4c:	d00e      	beq.n	8010f6c <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8010f4e:	687b      	ldr	r3, [r7, #4]
 8010f50:	2b00      	cmp	r3, #0
 8010f52:	d00b      	beq.n	8010f6c <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8010f54:	687b      	ldr	r3, [r7, #4]
 8010f56:	2201      	movs	r2, #1
 8010f58:	601a      	str	r2, [r3, #0]
 8010f5a:	e007      	b.n	8010f6c <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8010f5c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010f60:	3301      	adds	r3, #1
 8010f62:	b2db      	uxtb	r3, r3
 8010f64:	b25a      	sxtb	r2, r3
 8010f66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010f68:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8010f6c:	2301      	movs	r3, #1
 8010f6e:	637b      	str	r3, [r7, #52]	; 0x34
 8010f70:	e001      	b.n	8010f76 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8010f72:	2300      	movs	r3, #0
 8010f74:	637b      	str	r3, [r7, #52]	; 0x34
 8010f76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010f78:	613b      	str	r3, [r7, #16]
	__asm volatile
 8010f7a:	693b      	ldr	r3, [r7, #16]
 8010f7c:	f383 8811 	msr	BASEPRI, r3
}
 8010f80:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010f82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8010f84:	4618      	mov	r0, r3
 8010f86:	3738      	adds	r7, #56	; 0x38
 8010f88:	46bd      	mov	sp, r7
 8010f8a:	bd80      	pop	{r7, pc}

08010f8c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8010f8c:	b480      	push	{r7}
 8010f8e:	b085      	sub	sp, #20
 8010f90:	af00      	add	r7, sp, #0
 8010f92:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8010f94:	687b      	ldr	r3, [r7, #4]
 8010f96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010f98:	2b00      	cmp	r3, #0
 8010f9a:	d006      	beq.n	8010faa <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8010f9c:	687b      	ldr	r3, [r7, #4]
 8010f9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010fa0:	681b      	ldr	r3, [r3, #0]
 8010fa2:	f1c3 0307 	rsb	r3, r3, #7
 8010fa6:	60fb      	str	r3, [r7, #12]
 8010fa8:	e001      	b.n	8010fae <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8010faa:	2300      	movs	r3, #0
 8010fac:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8010fae:	68fb      	ldr	r3, [r7, #12]
	}
 8010fb0:	4618      	mov	r0, r3
 8010fb2:	3714      	adds	r7, #20
 8010fb4:	46bd      	mov	sp, r7
 8010fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fba:	4770      	bx	lr

08010fbc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8010fbc:	b580      	push	{r7, lr}
 8010fbe:	b086      	sub	sp, #24
 8010fc0:	af00      	add	r7, sp, #0
 8010fc2:	60f8      	str	r0, [r7, #12]
 8010fc4:	60b9      	str	r1, [r7, #8]
 8010fc6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8010fc8:	2300      	movs	r3, #0
 8010fca:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010fcc:	68fb      	ldr	r3, [r7, #12]
 8010fce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010fd0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8010fd2:	68fb      	ldr	r3, [r7, #12]
 8010fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010fd6:	2b00      	cmp	r3, #0
 8010fd8:	d10d      	bne.n	8010ff6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010fda:	68fb      	ldr	r3, [r7, #12]
 8010fdc:	681b      	ldr	r3, [r3, #0]
 8010fde:	2b00      	cmp	r3, #0
 8010fe0:	d14d      	bne.n	801107e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8010fe2:	68fb      	ldr	r3, [r7, #12]
 8010fe4:	689b      	ldr	r3, [r3, #8]
 8010fe6:	4618      	mov	r0, r3
 8010fe8:	f000 ffde 	bl	8011fa8 <xTaskPriorityDisinherit>
 8010fec:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8010fee:	68fb      	ldr	r3, [r7, #12]
 8010ff0:	2200      	movs	r2, #0
 8010ff2:	609a      	str	r2, [r3, #8]
 8010ff4:	e043      	b.n	801107e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8010ff6:	687b      	ldr	r3, [r7, #4]
 8010ff8:	2b00      	cmp	r3, #0
 8010ffa:	d119      	bne.n	8011030 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010ffc:	68fb      	ldr	r3, [r7, #12]
 8010ffe:	6858      	ldr	r0, [r3, #4]
 8011000:	68fb      	ldr	r3, [r7, #12]
 8011002:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011004:	461a      	mov	r2, r3
 8011006:	68b9      	ldr	r1, [r7, #8]
 8011008:	f001 febb 	bl	8012d82 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801100c:	68fb      	ldr	r3, [r7, #12]
 801100e:	685a      	ldr	r2, [r3, #4]
 8011010:	68fb      	ldr	r3, [r7, #12]
 8011012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011014:	441a      	add	r2, r3
 8011016:	68fb      	ldr	r3, [r7, #12]
 8011018:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801101a:	68fb      	ldr	r3, [r7, #12]
 801101c:	685a      	ldr	r2, [r3, #4]
 801101e:	68fb      	ldr	r3, [r7, #12]
 8011020:	689b      	ldr	r3, [r3, #8]
 8011022:	429a      	cmp	r2, r3
 8011024:	d32b      	bcc.n	801107e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8011026:	68fb      	ldr	r3, [r7, #12]
 8011028:	681a      	ldr	r2, [r3, #0]
 801102a:	68fb      	ldr	r3, [r7, #12]
 801102c:	605a      	str	r2, [r3, #4]
 801102e:	e026      	b.n	801107e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8011030:	68fb      	ldr	r3, [r7, #12]
 8011032:	68d8      	ldr	r0, [r3, #12]
 8011034:	68fb      	ldr	r3, [r7, #12]
 8011036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011038:	461a      	mov	r2, r3
 801103a:	68b9      	ldr	r1, [r7, #8]
 801103c:	f001 fea1 	bl	8012d82 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8011040:	68fb      	ldr	r3, [r7, #12]
 8011042:	68da      	ldr	r2, [r3, #12]
 8011044:	68fb      	ldr	r3, [r7, #12]
 8011046:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011048:	425b      	negs	r3, r3
 801104a:	441a      	add	r2, r3
 801104c:	68fb      	ldr	r3, [r7, #12]
 801104e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8011050:	68fb      	ldr	r3, [r7, #12]
 8011052:	68da      	ldr	r2, [r3, #12]
 8011054:	68fb      	ldr	r3, [r7, #12]
 8011056:	681b      	ldr	r3, [r3, #0]
 8011058:	429a      	cmp	r2, r3
 801105a:	d207      	bcs.n	801106c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 801105c:	68fb      	ldr	r3, [r7, #12]
 801105e:	689a      	ldr	r2, [r3, #8]
 8011060:	68fb      	ldr	r3, [r7, #12]
 8011062:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011064:	425b      	negs	r3, r3
 8011066:	441a      	add	r2, r3
 8011068:	68fb      	ldr	r3, [r7, #12]
 801106a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 801106c:	687b      	ldr	r3, [r7, #4]
 801106e:	2b02      	cmp	r3, #2
 8011070:	d105      	bne.n	801107e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8011072:	693b      	ldr	r3, [r7, #16]
 8011074:	2b00      	cmp	r3, #0
 8011076:	d002      	beq.n	801107e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8011078:	693b      	ldr	r3, [r7, #16]
 801107a:	3b01      	subs	r3, #1
 801107c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801107e:	693b      	ldr	r3, [r7, #16]
 8011080:	1c5a      	adds	r2, r3, #1
 8011082:	68fb      	ldr	r3, [r7, #12]
 8011084:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8011086:	697b      	ldr	r3, [r7, #20]
}
 8011088:	4618      	mov	r0, r3
 801108a:	3718      	adds	r7, #24
 801108c:	46bd      	mov	sp, r7
 801108e:	bd80      	pop	{r7, pc}

08011090 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8011090:	b580      	push	{r7, lr}
 8011092:	b082      	sub	sp, #8
 8011094:	af00      	add	r7, sp, #0
 8011096:	6078      	str	r0, [r7, #4]
 8011098:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 801109a:	687b      	ldr	r3, [r7, #4]
 801109c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801109e:	2b00      	cmp	r3, #0
 80110a0:	d018      	beq.n	80110d4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80110a2:	687b      	ldr	r3, [r7, #4]
 80110a4:	68da      	ldr	r2, [r3, #12]
 80110a6:	687b      	ldr	r3, [r7, #4]
 80110a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80110aa:	441a      	add	r2, r3
 80110ac:	687b      	ldr	r3, [r7, #4]
 80110ae:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80110b0:	687b      	ldr	r3, [r7, #4]
 80110b2:	68da      	ldr	r2, [r3, #12]
 80110b4:	687b      	ldr	r3, [r7, #4]
 80110b6:	689b      	ldr	r3, [r3, #8]
 80110b8:	429a      	cmp	r2, r3
 80110ba:	d303      	bcc.n	80110c4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80110bc:	687b      	ldr	r3, [r7, #4]
 80110be:	681a      	ldr	r2, [r3, #0]
 80110c0:	687b      	ldr	r3, [r7, #4]
 80110c2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80110c4:	687b      	ldr	r3, [r7, #4]
 80110c6:	68d9      	ldr	r1, [r3, #12]
 80110c8:	687b      	ldr	r3, [r7, #4]
 80110ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80110cc:	461a      	mov	r2, r3
 80110ce:	6838      	ldr	r0, [r7, #0]
 80110d0:	f001 fe57 	bl	8012d82 <memcpy>
	}
}
 80110d4:	bf00      	nop
 80110d6:	3708      	adds	r7, #8
 80110d8:	46bd      	mov	sp, r7
 80110da:	bd80      	pop	{r7, pc}

080110dc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80110dc:	b580      	push	{r7, lr}
 80110de:	b084      	sub	sp, #16
 80110e0:	af00      	add	r7, sp, #0
 80110e2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80110e4:	f001 fa1e 	bl	8012524 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80110e8:	687b      	ldr	r3, [r7, #4]
 80110ea:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80110ee:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80110f0:	e011      	b.n	8011116 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80110f2:	687b      	ldr	r3, [r7, #4]
 80110f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80110f6:	2b00      	cmp	r3, #0
 80110f8:	d012      	beq.n	8011120 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80110fa:	687b      	ldr	r3, [r7, #4]
 80110fc:	3324      	adds	r3, #36	; 0x24
 80110fe:	4618      	mov	r0, r3
 8011100:	f000 fcfe 	bl	8011b00 <xTaskRemoveFromEventList>
 8011104:	4603      	mov	r3, r0
 8011106:	2b00      	cmp	r3, #0
 8011108:	d001      	beq.n	801110e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 801110a:	f000 fdd3 	bl	8011cb4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 801110e:	7bfb      	ldrb	r3, [r7, #15]
 8011110:	3b01      	subs	r3, #1
 8011112:	b2db      	uxtb	r3, r3
 8011114:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8011116:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801111a:	2b00      	cmp	r3, #0
 801111c:	dce9      	bgt.n	80110f2 <prvUnlockQueue+0x16>
 801111e:	e000      	b.n	8011122 <prvUnlockQueue+0x46>
					break;
 8011120:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8011122:	687b      	ldr	r3, [r7, #4]
 8011124:	22ff      	movs	r2, #255	; 0xff
 8011126:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 801112a:	f001 fa2b 	bl	8012584 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 801112e:	f001 f9f9 	bl	8012524 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8011132:	687b      	ldr	r3, [r7, #4]
 8011134:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8011138:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 801113a:	e011      	b.n	8011160 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801113c:	687b      	ldr	r3, [r7, #4]
 801113e:	691b      	ldr	r3, [r3, #16]
 8011140:	2b00      	cmp	r3, #0
 8011142:	d012      	beq.n	801116a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011144:	687b      	ldr	r3, [r7, #4]
 8011146:	3310      	adds	r3, #16
 8011148:	4618      	mov	r0, r3
 801114a:	f000 fcd9 	bl	8011b00 <xTaskRemoveFromEventList>
 801114e:	4603      	mov	r3, r0
 8011150:	2b00      	cmp	r3, #0
 8011152:	d001      	beq.n	8011158 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8011154:	f000 fdae 	bl	8011cb4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8011158:	7bbb      	ldrb	r3, [r7, #14]
 801115a:	3b01      	subs	r3, #1
 801115c:	b2db      	uxtb	r3, r3
 801115e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8011160:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011164:	2b00      	cmp	r3, #0
 8011166:	dce9      	bgt.n	801113c <prvUnlockQueue+0x60>
 8011168:	e000      	b.n	801116c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 801116a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 801116c:	687b      	ldr	r3, [r7, #4]
 801116e:	22ff      	movs	r2, #255	; 0xff
 8011170:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8011174:	f001 fa06 	bl	8012584 <vPortExitCritical>
}
 8011178:	bf00      	nop
 801117a:	3710      	adds	r7, #16
 801117c:	46bd      	mov	sp, r7
 801117e:	bd80      	pop	{r7, pc}

08011180 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8011180:	b580      	push	{r7, lr}
 8011182:	b084      	sub	sp, #16
 8011184:	af00      	add	r7, sp, #0
 8011186:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8011188:	f001 f9cc 	bl	8012524 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 801118c:	687b      	ldr	r3, [r7, #4]
 801118e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011190:	2b00      	cmp	r3, #0
 8011192:	d102      	bne.n	801119a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8011194:	2301      	movs	r3, #1
 8011196:	60fb      	str	r3, [r7, #12]
 8011198:	e001      	b.n	801119e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 801119a:	2300      	movs	r3, #0
 801119c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801119e:	f001 f9f1 	bl	8012584 <vPortExitCritical>

	return xReturn;
 80111a2:	68fb      	ldr	r3, [r7, #12]
}
 80111a4:	4618      	mov	r0, r3
 80111a6:	3710      	adds	r7, #16
 80111a8:	46bd      	mov	sp, r7
 80111aa:	bd80      	pop	{r7, pc}

080111ac <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80111ac:	b580      	push	{r7, lr}
 80111ae:	b084      	sub	sp, #16
 80111b0:	af00      	add	r7, sp, #0
 80111b2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80111b4:	f001 f9b6 	bl	8012524 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80111b8:	687b      	ldr	r3, [r7, #4]
 80111ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80111bc:	687b      	ldr	r3, [r7, #4]
 80111be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80111c0:	429a      	cmp	r2, r3
 80111c2:	d102      	bne.n	80111ca <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80111c4:	2301      	movs	r3, #1
 80111c6:	60fb      	str	r3, [r7, #12]
 80111c8:	e001      	b.n	80111ce <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80111ca:	2300      	movs	r3, #0
 80111cc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80111ce:	f001 f9d9 	bl	8012584 <vPortExitCritical>

	return xReturn;
 80111d2:	68fb      	ldr	r3, [r7, #12]
}
 80111d4:	4618      	mov	r0, r3
 80111d6:	3710      	adds	r7, #16
 80111d8:	46bd      	mov	sp, r7
 80111da:	bd80      	pop	{r7, pc}

080111dc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80111dc:	b580      	push	{r7, lr}
 80111de:	b08e      	sub	sp, #56	; 0x38
 80111e0:	af04      	add	r7, sp, #16
 80111e2:	60f8      	str	r0, [r7, #12]
 80111e4:	60b9      	str	r1, [r7, #8]
 80111e6:	607a      	str	r2, [r7, #4]
 80111e8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80111ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80111ec:	2b00      	cmp	r3, #0
 80111ee:	d10a      	bne.n	8011206 <xTaskCreateStatic+0x2a>
	__asm volatile
 80111f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80111f4:	f383 8811 	msr	BASEPRI, r3
 80111f8:	f3bf 8f6f 	isb	sy
 80111fc:	f3bf 8f4f 	dsb	sy
 8011200:	623b      	str	r3, [r7, #32]
}
 8011202:	bf00      	nop
 8011204:	e7fe      	b.n	8011204 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8011206:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011208:	2b00      	cmp	r3, #0
 801120a:	d10a      	bne.n	8011222 <xTaskCreateStatic+0x46>
	__asm volatile
 801120c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011210:	f383 8811 	msr	BASEPRI, r3
 8011214:	f3bf 8f6f 	isb	sy
 8011218:	f3bf 8f4f 	dsb	sy
 801121c:	61fb      	str	r3, [r7, #28]
}
 801121e:	bf00      	nop
 8011220:	e7fe      	b.n	8011220 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8011222:	23c4      	movs	r3, #196	; 0xc4
 8011224:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8011226:	693b      	ldr	r3, [r7, #16]
 8011228:	2bc4      	cmp	r3, #196	; 0xc4
 801122a:	d00a      	beq.n	8011242 <xTaskCreateStatic+0x66>
	__asm volatile
 801122c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011230:	f383 8811 	msr	BASEPRI, r3
 8011234:	f3bf 8f6f 	isb	sy
 8011238:	f3bf 8f4f 	dsb	sy
 801123c:	61bb      	str	r3, [r7, #24]
}
 801123e:	bf00      	nop
 8011240:	e7fe      	b.n	8011240 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8011242:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8011244:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011246:	2b00      	cmp	r3, #0
 8011248:	d01e      	beq.n	8011288 <xTaskCreateStatic+0xac>
 801124a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801124c:	2b00      	cmp	r3, #0
 801124e:	d01b      	beq.n	8011288 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8011250:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011252:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8011254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011256:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011258:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 801125a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801125c:	2202      	movs	r2, #2
 801125e:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8011262:	2300      	movs	r3, #0
 8011264:	9303      	str	r3, [sp, #12]
 8011266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011268:	9302      	str	r3, [sp, #8]
 801126a:	f107 0314 	add.w	r3, r7, #20
 801126e:	9301      	str	r3, [sp, #4]
 8011270:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011272:	9300      	str	r3, [sp, #0]
 8011274:	683b      	ldr	r3, [r7, #0]
 8011276:	687a      	ldr	r2, [r7, #4]
 8011278:	68b9      	ldr	r1, [r7, #8]
 801127a:	68f8      	ldr	r0, [r7, #12]
 801127c:	f000 f850 	bl	8011320 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8011280:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8011282:	f000 f8f3 	bl	801146c <prvAddNewTaskToReadyList>
 8011286:	e001      	b.n	801128c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8011288:	2300      	movs	r3, #0
 801128a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 801128c:	697b      	ldr	r3, [r7, #20]
	}
 801128e:	4618      	mov	r0, r3
 8011290:	3728      	adds	r7, #40	; 0x28
 8011292:	46bd      	mov	sp, r7
 8011294:	bd80      	pop	{r7, pc}

08011296 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8011296:	b580      	push	{r7, lr}
 8011298:	b08c      	sub	sp, #48	; 0x30
 801129a:	af04      	add	r7, sp, #16
 801129c:	60f8      	str	r0, [r7, #12]
 801129e:	60b9      	str	r1, [r7, #8]
 80112a0:	603b      	str	r3, [r7, #0]
 80112a2:	4613      	mov	r3, r2
 80112a4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80112a6:	88fb      	ldrh	r3, [r7, #6]
 80112a8:	009b      	lsls	r3, r3, #2
 80112aa:	4618      	mov	r0, r3
 80112ac:	f001 fa5c 	bl	8012768 <pvPortMalloc>
 80112b0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80112b2:	697b      	ldr	r3, [r7, #20]
 80112b4:	2b00      	cmp	r3, #0
 80112b6:	d00e      	beq.n	80112d6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80112b8:	20c4      	movs	r0, #196	; 0xc4
 80112ba:	f001 fa55 	bl	8012768 <pvPortMalloc>
 80112be:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80112c0:	69fb      	ldr	r3, [r7, #28]
 80112c2:	2b00      	cmp	r3, #0
 80112c4:	d003      	beq.n	80112ce <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80112c6:	69fb      	ldr	r3, [r7, #28]
 80112c8:	697a      	ldr	r2, [r7, #20]
 80112ca:	631a      	str	r2, [r3, #48]	; 0x30
 80112cc:	e005      	b.n	80112da <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80112ce:	6978      	ldr	r0, [r7, #20]
 80112d0:	f001 fb16 	bl	8012900 <vPortFree>
 80112d4:	e001      	b.n	80112da <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80112d6:	2300      	movs	r3, #0
 80112d8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80112da:	69fb      	ldr	r3, [r7, #28]
 80112dc:	2b00      	cmp	r3, #0
 80112de:	d017      	beq.n	8011310 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80112e0:	69fb      	ldr	r3, [r7, #28]
 80112e2:	2200      	movs	r2, #0
 80112e4:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80112e8:	88fa      	ldrh	r2, [r7, #6]
 80112ea:	2300      	movs	r3, #0
 80112ec:	9303      	str	r3, [sp, #12]
 80112ee:	69fb      	ldr	r3, [r7, #28]
 80112f0:	9302      	str	r3, [sp, #8]
 80112f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80112f4:	9301      	str	r3, [sp, #4]
 80112f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80112f8:	9300      	str	r3, [sp, #0]
 80112fa:	683b      	ldr	r3, [r7, #0]
 80112fc:	68b9      	ldr	r1, [r7, #8]
 80112fe:	68f8      	ldr	r0, [r7, #12]
 8011300:	f000 f80e 	bl	8011320 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8011304:	69f8      	ldr	r0, [r7, #28]
 8011306:	f000 f8b1 	bl	801146c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 801130a:	2301      	movs	r3, #1
 801130c:	61bb      	str	r3, [r7, #24]
 801130e:	e002      	b.n	8011316 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8011310:	f04f 33ff 	mov.w	r3, #4294967295
 8011314:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8011316:	69bb      	ldr	r3, [r7, #24]
	}
 8011318:	4618      	mov	r0, r3
 801131a:	3720      	adds	r7, #32
 801131c:	46bd      	mov	sp, r7
 801131e:	bd80      	pop	{r7, pc}

08011320 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8011320:	b580      	push	{r7, lr}
 8011322:	b088      	sub	sp, #32
 8011324:	af00      	add	r7, sp, #0
 8011326:	60f8      	str	r0, [r7, #12]
 8011328:	60b9      	str	r1, [r7, #8]
 801132a:	607a      	str	r2, [r7, #4]
 801132c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 801132e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011330:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8011332:	687b      	ldr	r3, [r7, #4]
 8011334:	009b      	lsls	r3, r3, #2
 8011336:	461a      	mov	r2, r3
 8011338:	21a5      	movs	r1, #165	; 0xa5
 801133a:	f001 fd30 	bl	8012d9e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 801133e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011340:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011342:	687b      	ldr	r3, [r7, #4]
 8011344:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8011348:	3b01      	subs	r3, #1
 801134a:	009b      	lsls	r3, r3, #2
 801134c:	4413      	add	r3, r2
 801134e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8011350:	69bb      	ldr	r3, [r7, #24]
 8011352:	f023 0307 	bic.w	r3, r3, #7
 8011356:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8011358:	69bb      	ldr	r3, [r7, #24]
 801135a:	f003 0307 	and.w	r3, r3, #7
 801135e:	2b00      	cmp	r3, #0
 8011360:	d00a      	beq.n	8011378 <prvInitialiseNewTask+0x58>
	__asm volatile
 8011362:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011366:	f383 8811 	msr	BASEPRI, r3
 801136a:	f3bf 8f6f 	isb	sy
 801136e:	f3bf 8f4f 	dsb	sy
 8011372:	617b      	str	r3, [r7, #20]
}
 8011374:	bf00      	nop
 8011376:	e7fe      	b.n	8011376 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8011378:	68bb      	ldr	r3, [r7, #8]
 801137a:	2b00      	cmp	r3, #0
 801137c:	d01f      	beq.n	80113be <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801137e:	2300      	movs	r3, #0
 8011380:	61fb      	str	r3, [r7, #28]
 8011382:	e012      	b.n	80113aa <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8011384:	68ba      	ldr	r2, [r7, #8]
 8011386:	69fb      	ldr	r3, [r7, #28]
 8011388:	4413      	add	r3, r2
 801138a:	7819      	ldrb	r1, [r3, #0]
 801138c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801138e:	69fb      	ldr	r3, [r7, #28]
 8011390:	4413      	add	r3, r2
 8011392:	3334      	adds	r3, #52	; 0x34
 8011394:	460a      	mov	r2, r1
 8011396:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8011398:	68ba      	ldr	r2, [r7, #8]
 801139a:	69fb      	ldr	r3, [r7, #28]
 801139c:	4413      	add	r3, r2
 801139e:	781b      	ldrb	r3, [r3, #0]
 80113a0:	2b00      	cmp	r3, #0
 80113a2:	d006      	beq.n	80113b2 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80113a4:	69fb      	ldr	r3, [r7, #28]
 80113a6:	3301      	adds	r3, #1
 80113a8:	61fb      	str	r3, [r7, #28]
 80113aa:	69fb      	ldr	r3, [r7, #28]
 80113ac:	2b1f      	cmp	r3, #31
 80113ae:	d9e9      	bls.n	8011384 <prvInitialiseNewTask+0x64>
 80113b0:	e000      	b.n	80113b4 <prvInitialiseNewTask+0x94>
			{
				break;
 80113b2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80113b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80113b6:	2200      	movs	r2, #0
 80113b8:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 80113bc:	e003      	b.n	80113c6 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80113be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80113c0:	2200      	movs	r2, #0
 80113c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80113c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80113c8:	2b06      	cmp	r3, #6
 80113ca:	d901      	bls.n	80113d0 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80113cc:	2306      	movs	r3, #6
 80113ce:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80113d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80113d2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80113d4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80113d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80113d8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80113da:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->uxMutexesHeld = 0;
 80113dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80113de:	2200      	movs	r2, #0
 80113e0:	659a      	str	r2, [r3, #88]	; 0x58
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80113e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80113e4:	3304      	adds	r3, #4
 80113e6:	4618      	mov	r0, r3
 80113e8:	f7ff f89e 	bl	8010528 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80113ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80113ee:	3318      	adds	r3, #24
 80113f0:	4618      	mov	r0, r3
 80113f2:	f7ff f899 	bl	8010528 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80113f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80113f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80113fa:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80113fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80113fe:	f1c3 0207 	rsb	r2, r3, #7
 8011402:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011404:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8011406:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011408:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801140a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 801140c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801140e:	2200      	movs	r2, #0
 8011410:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8011414:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011416:	2200      	movs	r2, #0
 8011418:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 801141c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801141e:	335c      	adds	r3, #92	; 0x5c
 8011420:	2260      	movs	r2, #96	; 0x60
 8011422:	2100      	movs	r1, #0
 8011424:	4618      	mov	r0, r3
 8011426:	f001 fcba 	bl	8012d9e <memset>
 801142a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801142c:	4a0c      	ldr	r2, [pc, #48]	; (8011460 <prvInitialiseNewTask+0x140>)
 801142e:	661a      	str	r2, [r3, #96]	; 0x60
 8011430:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011432:	4a0c      	ldr	r2, [pc, #48]	; (8011464 <prvInitialiseNewTask+0x144>)
 8011434:	665a      	str	r2, [r3, #100]	; 0x64
 8011436:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011438:	4a0b      	ldr	r2, [pc, #44]	; (8011468 <prvInitialiseNewTask+0x148>)
 801143a:	669a      	str	r2, [r3, #104]	; 0x68
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 801143c:	683a      	ldr	r2, [r7, #0]
 801143e:	68f9      	ldr	r1, [r7, #12]
 8011440:	69b8      	ldr	r0, [r7, #24]
 8011442:	f000 ff3f 	bl	80122c4 <pxPortInitialiseStack>
 8011446:	4602      	mov	r2, r0
 8011448:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801144a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 801144c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801144e:	2b00      	cmp	r3, #0
 8011450:	d002      	beq.n	8011458 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8011452:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011454:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011456:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011458:	bf00      	nop
 801145a:	3720      	adds	r7, #32
 801145c:	46bd      	mov	sp, r7
 801145e:	bd80      	pop	{r7, pc}
 8011460:	080164d8 	.word	0x080164d8
 8011464:	080164f8 	.word	0x080164f8
 8011468:	080164b8 	.word	0x080164b8

0801146c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 801146c:	b580      	push	{r7, lr}
 801146e:	b082      	sub	sp, #8
 8011470:	af00      	add	r7, sp, #0
 8011472:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8011474:	f001 f856 	bl	8012524 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8011478:	4b2a      	ldr	r3, [pc, #168]	; (8011524 <prvAddNewTaskToReadyList+0xb8>)
 801147a:	681b      	ldr	r3, [r3, #0]
 801147c:	3301      	adds	r3, #1
 801147e:	4a29      	ldr	r2, [pc, #164]	; (8011524 <prvAddNewTaskToReadyList+0xb8>)
 8011480:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8011482:	4b29      	ldr	r3, [pc, #164]	; (8011528 <prvAddNewTaskToReadyList+0xbc>)
 8011484:	681b      	ldr	r3, [r3, #0]
 8011486:	2b00      	cmp	r3, #0
 8011488:	d109      	bne.n	801149e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801148a:	4a27      	ldr	r2, [pc, #156]	; (8011528 <prvAddNewTaskToReadyList+0xbc>)
 801148c:	687b      	ldr	r3, [r7, #4]
 801148e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8011490:	4b24      	ldr	r3, [pc, #144]	; (8011524 <prvAddNewTaskToReadyList+0xb8>)
 8011492:	681b      	ldr	r3, [r3, #0]
 8011494:	2b01      	cmp	r3, #1
 8011496:	d110      	bne.n	80114ba <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8011498:	f000 fc30 	bl	8011cfc <prvInitialiseTaskLists>
 801149c:	e00d      	b.n	80114ba <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 801149e:	4b23      	ldr	r3, [pc, #140]	; (801152c <prvAddNewTaskToReadyList+0xc0>)
 80114a0:	681b      	ldr	r3, [r3, #0]
 80114a2:	2b00      	cmp	r3, #0
 80114a4:	d109      	bne.n	80114ba <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80114a6:	4b20      	ldr	r3, [pc, #128]	; (8011528 <prvAddNewTaskToReadyList+0xbc>)
 80114a8:	681b      	ldr	r3, [r3, #0]
 80114aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80114ac:	687b      	ldr	r3, [r7, #4]
 80114ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80114b0:	429a      	cmp	r2, r3
 80114b2:	d802      	bhi.n	80114ba <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80114b4:	4a1c      	ldr	r2, [pc, #112]	; (8011528 <prvAddNewTaskToReadyList+0xbc>)
 80114b6:	687b      	ldr	r3, [r7, #4]
 80114b8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80114ba:	4b1d      	ldr	r3, [pc, #116]	; (8011530 <prvAddNewTaskToReadyList+0xc4>)
 80114bc:	681b      	ldr	r3, [r3, #0]
 80114be:	3301      	adds	r3, #1
 80114c0:	4a1b      	ldr	r2, [pc, #108]	; (8011530 <prvAddNewTaskToReadyList+0xc4>)
 80114c2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80114c4:	687b      	ldr	r3, [r7, #4]
 80114c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80114c8:	2201      	movs	r2, #1
 80114ca:	409a      	lsls	r2, r3
 80114cc:	4b19      	ldr	r3, [pc, #100]	; (8011534 <prvAddNewTaskToReadyList+0xc8>)
 80114ce:	681b      	ldr	r3, [r3, #0]
 80114d0:	4313      	orrs	r3, r2
 80114d2:	4a18      	ldr	r2, [pc, #96]	; (8011534 <prvAddNewTaskToReadyList+0xc8>)
 80114d4:	6013      	str	r3, [r2, #0]
 80114d6:	687b      	ldr	r3, [r7, #4]
 80114d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80114da:	4613      	mov	r3, r2
 80114dc:	009b      	lsls	r3, r3, #2
 80114de:	4413      	add	r3, r2
 80114e0:	009b      	lsls	r3, r3, #2
 80114e2:	4a15      	ldr	r2, [pc, #84]	; (8011538 <prvAddNewTaskToReadyList+0xcc>)
 80114e4:	441a      	add	r2, r3
 80114e6:	687b      	ldr	r3, [r7, #4]
 80114e8:	3304      	adds	r3, #4
 80114ea:	4619      	mov	r1, r3
 80114ec:	4610      	mov	r0, r2
 80114ee:	f7ff f828 	bl	8010542 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80114f2:	f001 f847 	bl	8012584 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80114f6:	4b0d      	ldr	r3, [pc, #52]	; (801152c <prvAddNewTaskToReadyList+0xc0>)
 80114f8:	681b      	ldr	r3, [r3, #0]
 80114fa:	2b00      	cmp	r3, #0
 80114fc:	d00e      	beq.n	801151c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80114fe:	4b0a      	ldr	r3, [pc, #40]	; (8011528 <prvAddNewTaskToReadyList+0xbc>)
 8011500:	681b      	ldr	r3, [r3, #0]
 8011502:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011504:	687b      	ldr	r3, [r7, #4]
 8011506:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011508:	429a      	cmp	r2, r3
 801150a:	d207      	bcs.n	801151c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 801150c:	4b0b      	ldr	r3, [pc, #44]	; (801153c <prvAddNewTaskToReadyList+0xd0>)
 801150e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011512:	601a      	str	r2, [r3, #0]
 8011514:	f3bf 8f4f 	dsb	sy
 8011518:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801151c:	bf00      	nop
 801151e:	3708      	adds	r7, #8
 8011520:	46bd      	mov	sp, r7
 8011522:	bd80      	pop	{r7, pc}
 8011524:	20000bac 	.word	0x20000bac
 8011528:	20000aac 	.word	0x20000aac
 801152c:	20000bb8 	.word	0x20000bb8
 8011530:	20000bc8 	.word	0x20000bc8
 8011534:	20000bb4 	.word	0x20000bb4
 8011538:	20000ab0 	.word	0x20000ab0
 801153c:	e000ed04 	.word	0xe000ed04

08011540 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8011540:	b580      	push	{r7, lr}
 8011542:	b08a      	sub	sp, #40	; 0x28
 8011544:	af00      	add	r7, sp, #0
 8011546:	6078      	str	r0, [r7, #4]
 8011548:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 801154a:	2300      	movs	r3, #0
 801154c:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 801154e:	687b      	ldr	r3, [r7, #4]
 8011550:	2b00      	cmp	r3, #0
 8011552:	d10a      	bne.n	801156a <vTaskDelayUntil+0x2a>
	__asm volatile
 8011554:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011558:	f383 8811 	msr	BASEPRI, r3
 801155c:	f3bf 8f6f 	isb	sy
 8011560:	f3bf 8f4f 	dsb	sy
 8011564:	617b      	str	r3, [r7, #20]
}
 8011566:	bf00      	nop
 8011568:	e7fe      	b.n	8011568 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 801156a:	683b      	ldr	r3, [r7, #0]
 801156c:	2b00      	cmp	r3, #0
 801156e:	d10a      	bne.n	8011586 <vTaskDelayUntil+0x46>
	__asm volatile
 8011570:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011574:	f383 8811 	msr	BASEPRI, r3
 8011578:	f3bf 8f6f 	isb	sy
 801157c:	f3bf 8f4f 	dsb	sy
 8011580:	613b      	str	r3, [r7, #16]
}
 8011582:	bf00      	nop
 8011584:	e7fe      	b.n	8011584 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 8011586:	4b2a      	ldr	r3, [pc, #168]	; (8011630 <vTaskDelayUntil+0xf0>)
 8011588:	681b      	ldr	r3, [r3, #0]
 801158a:	2b00      	cmp	r3, #0
 801158c:	d00a      	beq.n	80115a4 <vTaskDelayUntil+0x64>
	__asm volatile
 801158e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011592:	f383 8811 	msr	BASEPRI, r3
 8011596:	f3bf 8f6f 	isb	sy
 801159a:	f3bf 8f4f 	dsb	sy
 801159e:	60fb      	str	r3, [r7, #12]
}
 80115a0:	bf00      	nop
 80115a2:	e7fe      	b.n	80115a2 <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 80115a4:	f000 f8b4 	bl	8011710 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 80115a8:	4b22      	ldr	r3, [pc, #136]	; (8011634 <vTaskDelayUntil+0xf4>)
 80115aa:	681b      	ldr	r3, [r3, #0]
 80115ac:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 80115ae:	687b      	ldr	r3, [r7, #4]
 80115b0:	681b      	ldr	r3, [r3, #0]
 80115b2:	683a      	ldr	r2, [r7, #0]
 80115b4:	4413      	add	r3, r2
 80115b6:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 80115b8:	687b      	ldr	r3, [r7, #4]
 80115ba:	681b      	ldr	r3, [r3, #0]
 80115bc:	6a3a      	ldr	r2, [r7, #32]
 80115be:	429a      	cmp	r2, r3
 80115c0:	d20b      	bcs.n	80115da <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 80115c2:	687b      	ldr	r3, [r7, #4]
 80115c4:	681b      	ldr	r3, [r3, #0]
 80115c6:	69fa      	ldr	r2, [r7, #28]
 80115c8:	429a      	cmp	r2, r3
 80115ca:	d211      	bcs.n	80115f0 <vTaskDelayUntil+0xb0>
 80115cc:	69fa      	ldr	r2, [r7, #28]
 80115ce:	6a3b      	ldr	r3, [r7, #32]
 80115d0:	429a      	cmp	r2, r3
 80115d2:	d90d      	bls.n	80115f0 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 80115d4:	2301      	movs	r3, #1
 80115d6:	627b      	str	r3, [r7, #36]	; 0x24
 80115d8:	e00a      	b.n	80115f0 <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 80115da:	687b      	ldr	r3, [r7, #4]
 80115dc:	681b      	ldr	r3, [r3, #0]
 80115de:	69fa      	ldr	r2, [r7, #28]
 80115e0:	429a      	cmp	r2, r3
 80115e2:	d303      	bcc.n	80115ec <vTaskDelayUntil+0xac>
 80115e4:	69fa      	ldr	r2, [r7, #28]
 80115e6:	6a3b      	ldr	r3, [r7, #32]
 80115e8:	429a      	cmp	r2, r3
 80115ea:	d901      	bls.n	80115f0 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 80115ec:	2301      	movs	r3, #1
 80115ee:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 80115f0:	687b      	ldr	r3, [r7, #4]
 80115f2:	69fa      	ldr	r2, [r7, #28]
 80115f4:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 80115f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80115f8:	2b00      	cmp	r3, #0
 80115fa:	d006      	beq.n	801160a <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 80115fc:	69fa      	ldr	r2, [r7, #28]
 80115fe:	6a3b      	ldr	r3, [r7, #32]
 8011600:	1ad3      	subs	r3, r2, r3
 8011602:	2100      	movs	r1, #0
 8011604:	4618      	mov	r0, r3
 8011606:	f000 fdf7 	bl	80121f8 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 801160a:	f000 f88f 	bl	801172c <xTaskResumeAll>
 801160e:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8011610:	69bb      	ldr	r3, [r7, #24]
 8011612:	2b00      	cmp	r3, #0
 8011614:	d107      	bne.n	8011626 <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 8011616:	4b08      	ldr	r3, [pc, #32]	; (8011638 <vTaskDelayUntil+0xf8>)
 8011618:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801161c:	601a      	str	r2, [r3, #0]
 801161e:	f3bf 8f4f 	dsb	sy
 8011622:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8011626:	bf00      	nop
 8011628:	3728      	adds	r7, #40	; 0x28
 801162a:	46bd      	mov	sp, r7
 801162c:	bd80      	pop	{r7, pc}
 801162e:	bf00      	nop
 8011630:	20000bd4 	.word	0x20000bd4
 8011634:	20000bb0 	.word	0x20000bb0
 8011638:	e000ed04 	.word	0xe000ed04

0801163c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 801163c:	b580      	push	{r7, lr}
 801163e:	b08a      	sub	sp, #40	; 0x28
 8011640:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8011642:	2300      	movs	r3, #0
 8011644:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8011646:	2300      	movs	r3, #0
 8011648:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 801164a:	463a      	mov	r2, r7
 801164c:	1d39      	adds	r1, r7, #4
 801164e:	f107 0308 	add.w	r3, r7, #8
 8011652:	4618      	mov	r0, r3
 8011654:	f7ef fc24 	bl	8000ea0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8011658:	6839      	ldr	r1, [r7, #0]
 801165a:	687b      	ldr	r3, [r7, #4]
 801165c:	68ba      	ldr	r2, [r7, #8]
 801165e:	9202      	str	r2, [sp, #8]
 8011660:	9301      	str	r3, [sp, #4]
 8011662:	2300      	movs	r3, #0
 8011664:	9300      	str	r3, [sp, #0]
 8011666:	2300      	movs	r3, #0
 8011668:	460a      	mov	r2, r1
 801166a:	4921      	ldr	r1, [pc, #132]	; (80116f0 <vTaskStartScheduler+0xb4>)
 801166c:	4821      	ldr	r0, [pc, #132]	; (80116f4 <vTaskStartScheduler+0xb8>)
 801166e:	f7ff fdb5 	bl	80111dc <xTaskCreateStatic>
 8011672:	4603      	mov	r3, r0
 8011674:	4a20      	ldr	r2, [pc, #128]	; (80116f8 <vTaskStartScheduler+0xbc>)
 8011676:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8011678:	4b1f      	ldr	r3, [pc, #124]	; (80116f8 <vTaskStartScheduler+0xbc>)
 801167a:	681b      	ldr	r3, [r3, #0]
 801167c:	2b00      	cmp	r3, #0
 801167e:	d002      	beq.n	8011686 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8011680:	2301      	movs	r3, #1
 8011682:	617b      	str	r3, [r7, #20]
 8011684:	e001      	b.n	801168a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8011686:	2300      	movs	r3, #0
 8011688:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 801168a:	697b      	ldr	r3, [r7, #20]
 801168c:	2b01      	cmp	r3, #1
 801168e:	d11b      	bne.n	80116c8 <vTaskStartScheduler+0x8c>
	__asm volatile
 8011690:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011694:	f383 8811 	msr	BASEPRI, r3
 8011698:	f3bf 8f6f 	isb	sy
 801169c:	f3bf 8f4f 	dsb	sy
 80116a0:	613b      	str	r3, [r7, #16]
}
 80116a2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80116a4:	4b15      	ldr	r3, [pc, #84]	; (80116fc <vTaskStartScheduler+0xc0>)
 80116a6:	681b      	ldr	r3, [r3, #0]
 80116a8:	335c      	adds	r3, #92	; 0x5c
 80116aa:	4a15      	ldr	r2, [pc, #84]	; (8011700 <vTaskStartScheduler+0xc4>)
 80116ac:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80116ae:	4b15      	ldr	r3, [pc, #84]	; (8011704 <vTaskStartScheduler+0xc8>)
 80116b0:	f04f 32ff 	mov.w	r2, #4294967295
 80116b4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80116b6:	4b14      	ldr	r3, [pc, #80]	; (8011708 <vTaskStartScheduler+0xcc>)
 80116b8:	2201      	movs	r2, #1
 80116ba:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80116bc:	4b13      	ldr	r3, [pc, #76]	; (801170c <vTaskStartScheduler+0xd0>)
 80116be:	2200      	movs	r2, #0
 80116c0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80116c2:	f000 fe8d 	bl	80123e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80116c6:	e00e      	b.n	80116e6 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80116c8:	697b      	ldr	r3, [r7, #20]
 80116ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80116ce:	d10a      	bne.n	80116e6 <vTaskStartScheduler+0xaa>
	__asm volatile
 80116d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80116d4:	f383 8811 	msr	BASEPRI, r3
 80116d8:	f3bf 8f6f 	isb	sy
 80116dc:	f3bf 8f4f 	dsb	sy
 80116e0:	60fb      	str	r3, [r7, #12]
}
 80116e2:	bf00      	nop
 80116e4:	e7fe      	b.n	80116e4 <vTaskStartScheduler+0xa8>
}
 80116e6:	bf00      	nop
 80116e8:	3718      	adds	r7, #24
 80116ea:	46bd      	mov	sp, r7
 80116ec:	bd80      	pop	{r7, pc}
 80116ee:	bf00      	nop
 80116f0:	08016468 	.word	0x08016468
 80116f4:	08011ccd 	.word	0x08011ccd
 80116f8:	20000bd0 	.word	0x20000bd0
 80116fc:	20000aac 	.word	0x20000aac
 8011700:	20000510 	.word	0x20000510
 8011704:	20000bcc 	.word	0x20000bcc
 8011708:	20000bb8 	.word	0x20000bb8
 801170c:	20000bb0 	.word	0x20000bb0

08011710 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8011710:	b480      	push	{r7}
 8011712:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8011714:	4b04      	ldr	r3, [pc, #16]	; (8011728 <vTaskSuspendAll+0x18>)
 8011716:	681b      	ldr	r3, [r3, #0]
 8011718:	3301      	adds	r3, #1
 801171a:	4a03      	ldr	r2, [pc, #12]	; (8011728 <vTaskSuspendAll+0x18>)
 801171c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 801171e:	bf00      	nop
 8011720:	46bd      	mov	sp, r7
 8011722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011726:	4770      	bx	lr
 8011728:	20000bd4 	.word	0x20000bd4

0801172c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 801172c:	b580      	push	{r7, lr}
 801172e:	b084      	sub	sp, #16
 8011730:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8011732:	2300      	movs	r3, #0
 8011734:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8011736:	2300      	movs	r3, #0
 8011738:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 801173a:	4b41      	ldr	r3, [pc, #260]	; (8011840 <xTaskResumeAll+0x114>)
 801173c:	681b      	ldr	r3, [r3, #0]
 801173e:	2b00      	cmp	r3, #0
 8011740:	d10a      	bne.n	8011758 <xTaskResumeAll+0x2c>
	__asm volatile
 8011742:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011746:	f383 8811 	msr	BASEPRI, r3
 801174a:	f3bf 8f6f 	isb	sy
 801174e:	f3bf 8f4f 	dsb	sy
 8011752:	603b      	str	r3, [r7, #0]
}
 8011754:	bf00      	nop
 8011756:	e7fe      	b.n	8011756 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8011758:	f000 fee4 	bl	8012524 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 801175c:	4b38      	ldr	r3, [pc, #224]	; (8011840 <xTaskResumeAll+0x114>)
 801175e:	681b      	ldr	r3, [r3, #0]
 8011760:	3b01      	subs	r3, #1
 8011762:	4a37      	ldr	r2, [pc, #220]	; (8011840 <xTaskResumeAll+0x114>)
 8011764:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011766:	4b36      	ldr	r3, [pc, #216]	; (8011840 <xTaskResumeAll+0x114>)
 8011768:	681b      	ldr	r3, [r3, #0]
 801176a:	2b00      	cmp	r3, #0
 801176c:	d161      	bne.n	8011832 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 801176e:	4b35      	ldr	r3, [pc, #212]	; (8011844 <xTaskResumeAll+0x118>)
 8011770:	681b      	ldr	r3, [r3, #0]
 8011772:	2b00      	cmp	r3, #0
 8011774:	d05d      	beq.n	8011832 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8011776:	e02e      	b.n	80117d6 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011778:	4b33      	ldr	r3, [pc, #204]	; (8011848 <xTaskResumeAll+0x11c>)
 801177a:	68db      	ldr	r3, [r3, #12]
 801177c:	68db      	ldr	r3, [r3, #12]
 801177e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011780:	68fb      	ldr	r3, [r7, #12]
 8011782:	3318      	adds	r3, #24
 8011784:	4618      	mov	r0, r3
 8011786:	f7fe ff39 	bl	80105fc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801178a:	68fb      	ldr	r3, [r7, #12]
 801178c:	3304      	adds	r3, #4
 801178e:	4618      	mov	r0, r3
 8011790:	f7fe ff34 	bl	80105fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8011794:	68fb      	ldr	r3, [r7, #12]
 8011796:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011798:	2201      	movs	r2, #1
 801179a:	409a      	lsls	r2, r3
 801179c:	4b2b      	ldr	r3, [pc, #172]	; (801184c <xTaskResumeAll+0x120>)
 801179e:	681b      	ldr	r3, [r3, #0]
 80117a0:	4313      	orrs	r3, r2
 80117a2:	4a2a      	ldr	r2, [pc, #168]	; (801184c <xTaskResumeAll+0x120>)
 80117a4:	6013      	str	r3, [r2, #0]
 80117a6:	68fb      	ldr	r3, [r7, #12]
 80117a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80117aa:	4613      	mov	r3, r2
 80117ac:	009b      	lsls	r3, r3, #2
 80117ae:	4413      	add	r3, r2
 80117b0:	009b      	lsls	r3, r3, #2
 80117b2:	4a27      	ldr	r2, [pc, #156]	; (8011850 <xTaskResumeAll+0x124>)
 80117b4:	441a      	add	r2, r3
 80117b6:	68fb      	ldr	r3, [r7, #12]
 80117b8:	3304      	adds	r3, #4
 80117ba:	4619      	mov	r1, r3
 80117bc:	4610      	mov	r0, r2
 80117be:	f7fe fec0 	bl	8010542 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80117c2:	68fb      	ldr	r3, [r7, #12]
 80117c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80117c6:	4b23      	ldr	r3, [pc, #140]	; (8011854 <xTaskResumeAll+0x128>)
 80117c8:	681b      	ldr	r3, [r3, #0]
 80117ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80117cc:	429a      	cmp	r2, r3
 80117ce:	d302      	bcc.n	80117d6 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80117d0:	4b21      	ldr	r3, [pc, #132]	; (8011858 <xTaskResumeAll+0x12c>)
 80117d2:	2201      	movs	r2, #1
 80117d4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80117d6:	4b1c      	ldr	r3, [pc, #112]	; (8011848 <xTaskResumeAll+0x11c>)
 80117d8:	681b      	ldr	r3, [r3, #0]
 80117da:	2b00      	cmp	r3, #0
 80117dc:	d1cc      	bne.n	8011778 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80117de:	68fb      	ldr	r3, [r7, #12]
 80117e0:	2b00      	cmp	r3, #0
 80117e2:	d001      	beq.n	80117e8 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80117e4:	f000 fb2c 	bl	8011e40 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80117e8:	4b1c      	ldr	r3, [pc, #112]	; (801185c <xTaskResumeAll+0x130>)
 80117ea:	681b      	ldr	r3, [r3, #0]
 80117ec:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80117ee:	687b      	ldr	r3, [r7, #4]
 80117f0:	2b00      	cmp	r3, #0
 80117f2:	d010      	beq.n	8011816 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80117f4:	f000 f846 	bl	8011884 <xTaskIncrementTick>
 80117f8:	4603      	mov	r3, r0
 80117fa:	2b00      	cmp	r3, #0
 80117fc:	d002      	beq.n	8011804 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80117fe:	4b16      	ldr	r3, [pc, #88]	; (8011858 <xTaskResumeAll+0x12c>)
 8011800:	2201      	movs	r2, #1
 8011802:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8011804:	687b      	ldr	r3, [r7, #4]
 8011806:	3b01      	subs	r3, #1
 8011808:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 801180a:	687b      	ldr	r3, [r7, #4]
 801180c:	2b00      	cmp	r3, #0
 801180e:	d1f1      	bne.n	80117f4 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8011810:	4b12      	ldr	r3, [pc, #72]	; (801185c <xTaskResumeAll+0x130>)
 8011812:	2200      	movs	r2, #0
 8011814:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8011816:	4b10      	ldr	r3, [pc, #64]	; (8011858 <xTaskResumeAll+0x12c>)
 8011818:	681b      	ldr	r3, [r3, #0]
 801181a:	2b00      	cmp	r3, #0
 801181c:	d009      	beq.n	8011832 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 801181e:	2301      	movs	r3, #1
 8011820:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8011822:	4b0f      	ldr	r3, [pc, #60]	; (8011860 <xTaskResumeAll+0x134>)
 8011824:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011828:	601a      	str	r2, [r3, #0]
 801182a:	f3bf 8f4f 	dsb	sy
 801182e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8011832:	f000 fea7 	bl	8012584 <vPortExitCritical>

	return xAlreadyYielded;
 8011836:	68bb      	ldr	r3, [r7, #8]
}
 8011838:	4618      	mov	r0, r3
 801183a:	3710      	adds	r7, #16
 801183c:	46bd      	mov	sp, r7
 801183e:	bd80      	pop	{r7, pc}
 8011840:	20000bd4 	.word	0x20000bd4
 8011844:	20000bac 	.word	0x20000bac
 8011848:	20000b6c 	.word	0x20000b6c
 801184c:	20000bb4 	.word	0x20000bb4
 8011850:	20000ab0 	.word	0x20000ab0
 8011854:	20000aac 	.word	0x20000aac
 8011858:	20000bc0 	.word	0x20000bc0
 801185c:	20000bbc 	.word	0x20000bbc
 8011860:	e000ed04 	.word	0xe000ed04

08011864 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8011864:	b480      	push	{r7}
 8011866:	b083      	sub	sp, #12
 8011868:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 801186a:	4b05      	ldr	r3, [pc, #20]	; (8011880 <xTaskGetTickCount+0x1c>)
 801186c:	681b      	ldr	r3, [r3, #0]
 801186e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8011870:	687b      	ldr	r3, [r7, #4]
}
 8011872:	4618      	mov	r0, r3
 8011874:	370c      	adds	r7, #12
 8011876:	46bd      	mov	sp, r7
 8011878:	f85d 7b04 	ldr.w	r7, [sp], #4
 801187c:	4770      	bx	lr
 801187e:	bf00      	nop
 8011880:	20000bb0 	.word	0x20000bb0

08011884 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8011884:	b580      	push	{r7, lr}
 8011886:	b086      	sub	sp, #24
 8011888:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 801188a:	2300      	movs	r3, #0
 801188c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801188e:	4b4e      	ldr	r3, [pc, #312]	; (80119c8 <xTaskIncrementTick+0x144>)
 8011890:	681b      	ldr	r3, [r3, #0]
 8011892:	2b00      	cmp	r3, #0
 8011894:	f040 808e 	bne.w	80119b4 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8011898:	4b4c      	ldr	r3, [pc, #304]	; (80119cc <xTaskIncrementTick+0x148>)
 801189a:	681b      	ldr	r3, [r3, #0]
 801189c:	3301      	adds	r3, #1
 801189e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80118a0:	4a4a      	ldr	r2, [pc, #296]	; (80119cc <xTaskIncrementTick+0x148>)
 80118a2:	693b      	ldr	r3, [r7, #16]
 80118a4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80118a6:	693b      	ldr	r3, [r7, #16]
 80118a8:	2b00      	cmp	r3, #0
 80118aa:	d120      	bne.n	80118ee <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80118ac:	4b48      	ldr	r3, [pc, #288]	; (80119d0 <xTaskIncrementTick+0x14c>)
 80118ae:	681b      	ldr	r3, [r3, #0]
 80118b0:	681b      	ldr	r3, [r3, #0]
 80118b2:	2b00      	cmp	r3, #0
 80118b4:	d00a      	beq.n	80118cc <xTaskIncrementTick+0x48>
	__asm volatile
 80118b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80118ba:	f383 8811 	msr	BASEPRI, r3
 80118be:	f3bf 8f6f 	isb	sy
 80118c2:	f3bf 8f4f 	dsb	sy
 80118c6:	603b      	str	r3, [r7, #0]
}
 80118c8:	bf00      	nop
 80118ca:	e7fe      	b.n	80118ca <xTaskIncrementTick+0x46>
 80118cc:	4b40      	ldr	r3, [pc, #256]	; (80119d0 <xTaskIncrementTick+0x14c>)
 80118ce:	681b      	ldr	r3, [r3, #0]
 80118d0:	60fb      	str	r3, [r7, #12]
 80118d2:	4b40      	ldr	r3, [pc, #256]	; (80119d4 <xTaskIncrementTick+0x150>)
 80118d4:	681b      	ldr	r3, [r3, #0]
 80118d6:	4a3e      	ldr	r2, [pc, #248]	; (80119d0 <xTaskIncrementTick+0x14c>)
 80118d8:	6013      	str	r3, [r2, #0]
 80118da:	4a3e      	ldr	r2, [pc, #248]	; (80119d4 <xTaskIncrementTick+0x150>)
 80118dc:	68fb      	ldr	r3, [r7, #12]
 80118de:	6013      	str	r3, [r2, #0]
 80118e0:	4b3d      	ldr	r3, [pc, #244]	; (80119d8 <xTaskIncrementTick+0x154>)
 80118e2:	681b      	ldr	r3, [r3, #0]
 80118e4:	3301      	adds	r3, #1
 80118e6:	4a3c      	ldr	r2, [pc, #240]	; (80119d8 <xTaskIncrementTick+0x154>)
 80118e8:	6013      	str	r3, [r2, #0]
 80118ea:	f000 faa9 	bl	8011e40 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80118ee:	4b3b      	ldr	r3, [pc, #236]	; (80119dc <xTaskIncrementTick+0x158>)
 80118f0:	681b      	ldr	r3, [r3, #0]
 80118f2:	693a      	ldr	r2, [r7, #16]
 80118f4:	429a      	cmp	r2, r3
 80118f6:	d348      	bcc.n	801198a <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80118f8:	4b35      	ldr	r3, [pc, #212]	; (80119d0 <xTaskIncrementTick+0x14c>)
 80118fa:	681b      	ldr	r3, [r3, #0]
 80118fc:	681b      	ldr	r3, [r3, #0]
 80118fe:	2b00      	cmp	r3, #0
 8011900:	d104      	bne.n	801190c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011902:	4b36      	ldr	r3, [pc, #216]	; (80119dc <xTaskIncrementTick+0x158>)
 8011904:	f04f 32ff 	mov.w	r2, #4294967295
 8011908:	601a      	str	r2, [r3, #0]
					break;
 801190a:	e03e      	b.n	801198a <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801190c:	4b30      	ldr	r3, [pc, #192]	; (80119d0 <xTaskIncrementTick+0x14c>)
 801190e:	681b      	ldr	r3, [r3, #0]
 8011910:	68db      	ldr	r3, [r3, #12]
 8011912:	68db      	ldr	r3, [r3, #12]
 8011914:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8011916:	68bb      	ldr	r3, [r7, #8]
 8011918:	685b      	ldr	r3, [r3, #4]
 801191a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 801191c:	693a      	ldr	r2, [r7, #16]
 801191e:	687b      	ldr	r3, [r7, #4]
 8011920:	429a      	cmp	r2, r3
 8011922:	d203      	bcs.n	801192c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8011924:	4a2d      	ldr	r2, [pc, #180]	; (80119dc <xTaskIncrementTick+0x158>)
 8011926:	687b      	ldr	r3, [r7, #4]
 8011928:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 801192a:	e02e      	b.n	801198a <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801192c:	68bb      	ldr	r3, [r7, #8]
 801192e:	3304      	adds	r3, #4
 8011930:	4618      	mov	r0, r3
 8011932:	f7fe fe63 	bl	80105fc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8011936:	68bb      	ldr	r3, [r7, #8]
 8011938:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801193a:	2b00      	cmp	r3, #0
 801193c:	d004      	beq.n	8011948 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801193e:	68bb      	ldr	r3, [r7, #8]
 8011940:	3318      	adds	r3, #24
 8011942:	4618      	mov	r0, r3
 8011944:	f7fe fe5a 	bl	80105fc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8011948:	68bb      	ldr	r3, [r7, #8]
 801194a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801194c:	2201      	movs	r2, #1
 801194e:	409a      	lsls	r2, r3
 8011950:	4b23      	ldr	r3, [pc, #140]	; (80119e0 <xTaskIncrementTick+0x15c>)
 8011952:	681b      	ldr	r3, [r3, #0]
 8011954:	4313      	orrs	r3, r2
 8011956:	4a22      	ldr	r2, [pc, #136]	; (80119e0 <xTaskIncrementTick+0x15c>)
 8011958:	6013      	str	r3, [r2, #0]
 801195a:	68bb      	ldr	r3, [r7, #8]
 801195c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801195e:	4613      	mov	r3, r2
 8011960:	009b      	lsls	r3, r3, #2
 8011962:	4413      	add	r3, r2
 8011964:	009b      	lsls	r3, r3, #2
 8011966:	4a1f      	ldr	r2, [pc, #124]	; (80119e4 <xTaskIncrementTick+0x160>)
 8011968:	441a      	add	r2, r3
 801196a:	68bb      	ldr	r3, [r7, #8]
 801196c:	3304      	adds	r3, #4
 801196e:	4619      	mov	r1, r3
 8011970:	4610      	mov	r0, r2
 8011972:	f7fe fde6 	bl	8010542 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8011976:	68bb      	ldr	r3, [r7, #8]
 8011978:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801197a:	4b1b      	ldr	r3, [pc, #108]	; (80119e8 <xTaskIncrementTick+0x164>)
 801197c:	681b      	ldr	r3, [r3, #0]
 801197e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011980:	429a      	cmp	r2, r3
 8011982:	d3b9      	bcc.n	80118f8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8011984:	2301      	movs	r3, #1
 8011986:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011988:	e7b6      	b.n	80118f8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 801198a:	4b17      	ldr	r3, [pc, #92]	; (80119e8 <xTaskIncrementTick+0x164>)
 801198c:	681b      	ldr	r3, [r3, #0]
 801198e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011990:	4914      	ldr	r1, [pc, #80]	; (80119e4 <xTaskIncrementTick+0x160>)
 8011992:	4613      	mov	r3, r2
 8011994:	009b      	lsls	r3, r3, #2
 8011996:	4413      	add	r3, r2
 8011998:	009b      	lsls	r3, r3, #2
 801199a:	440b      	add	r3, r1
 801199c:	681b      	ldr	r3, [r3, #0]
 801199e:	2b01      	cmp	r3, #1
 80119a0:	d901      	bls.n	80119a6 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 80119a2:	2301      	movs	r3, #1
 80119a4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80119a6:	4b11      	ldr	r3, [pc, #68]	; (80119ec <xTaskIncrementTick+0x168>)
 80119a8:	681b      	ldr	r3, [r3, #0]
 80119aa:	2b00      	cmp	r3, #0
 80119ac:	d007      	beq.n	80119be <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 80119ae:	2301      	movs	r3, #1
 80119b0:	617b      	str	r3, [r7, #20]
 80119b2:	e004      	b.n	80119be <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80119b4:	4b0e      	ldr	r3, [pc, #56]	; (80119f0 <xTaskIncrementTick+0x16c>)
 80119b6:	681b      	ldr	r3, [r3, #0]
 80119b8:	3301      	adds	r3, #1
 80119ba:	4a0d      	ldr	r2, [pc, #52]	; (80119f0 <xTaskIncrementTick+0x16c>)
 80119bc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80119be:	697b      	ldr	r3, [r7, #20]
}
 80119c0:	4618      	mov	r0, r3
 80119c2:	3718      	adds	r7, #24
 80119c4:	46bd      	mov	sp, r7
 80119c6:	bd80      	pop	{r7, pc}
 80119c8:	20000bd4 	.word	0x20000bd4
 80119cc:	20000bb0 	.word	0x20000bb0
 80119d0:	20000b64 	.word	0x20000b64
 80119d4:	20000b68 	.word	0x20000b68
 80119d8:	20000bc4 	.word	0x20000bc4
 80119dc:	20000bcc 	.word	0x20000bcc
 80119e0:	20000bb4 	.word	0x20000bb4
 80119e4:	20000ab0 	.word	0x20000ab0
 80119e8:	20000aac 	.word	0x20000aac
 80119ec:	20000bc0 	.word	0x20000bc0
 80119f0:	20000bbc 	.word	0x20000bbc

080119f4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80119f4:	b480      	push	{r7}
 80119f6:	b087      	sub	sp, #28
 80119f8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80119fa:	4b29      	ldr	r3, [pc, #164]	; (8011aa0 <vTaskSwitchContext+0xac>)
 80119fc:	681b      	ldr	r3, [r3, #0]
 80119fe:	2b00      	cmp	r3, #0
 8011a00:	d003      	beq.n	8011a0a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8011a02:	4b28      	ldr	r3, [pc, #160]	; (8011aa4 <vTaskSwitchContext+0xb0>)
 8011a04:	2201      	movs	r2, #1
 8011a06:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8011a08:	e044      	b.n	8011a94 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8011a0a:	4b26      	ldr	r3, [pc, #152]	; (8011aa4 <vTaskSwitchContext+0xb0>)
 8011a0c:	2200      	movs	r2, #0
 8011a0e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011a10:	4b25      	ldr	r3, [pc, #148]	; (8011aa8 <vTaskSwitchContext+0xb4>)
 8011a12:	681b      	ldr	r3, [r3, #0]
 8011a14:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8011a16:	68fb      	ldr	r3, [r7, #12]
 8011a18:	fab3 f383 	clz	r3, r3
 8011a1c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8011a1e:	7afb      	ldrb	r3, [r7, #11]
 8011a20:	f1c3 031f 	rsb	r3, r3, #31
 8011a24:	617b      	str	r3, [r7, #20]
 8011a26:	4921      	ldr	r1, [pc, #132]	; (8011aac <vTaskSwitchContext+0xb8>)
 8011a28:	697a      	ldr	r2, [r7, #20]
 8011a2a:	4613      	mov	r3, r2
 8011a2c:	009b      	lsls	r3, r3, #2
 8011a2e:	4413      	add	r3, r2
 8011a30:	009b      	lsls	r3, r3, #2
 8011a32:	440b      	add	r3, r1
 8011a34:	681b      	ldr	r3, [r3, #0]
 8011a36:	2b00      	cmp	r3, #0
 8011a38:	d10a      	bne.n	8011a50 <vTaskSwitchContext+0x5c>
	__asm volatile
 8011a3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011a3e:	f383 8811 	msr	BASEPRI, r3
 8011a42:	f3bf 8f6f 	isb	sy
 8011a46:	f3bf 8f4f 	dsb	sy
 8011a4a:	607b      	str	r3, [r7, #4]
}
 8011a4c:	bf00      	nop
 8011a4e:	e7fe      	b.n	8011a4e <vTaskSwitchContext+0x5a>
 8011a50:	697a      	ldr	r2, [r7, #20]
 8011a52:	4613      	mov	r3, r2
 8011a54:	009b      	lsls	r3, r3, #2
 8011a56:	4413      	add	r3, r2
 8011a58:	009b      	lsls	r3, r3, #2
 8011a5a:	4a14      	ldr	r2, [pc, #80]	; (8011aac <vTaskSwitchContext+0xb8>)
 8011a5c:	4413      	add	r3, r2
 8011a5e:	613b      	str	r3, [r7, #16]
 8011a60:	693b      	ldr	r3, [r7, #16]
 8011a62:	685b      	ldr	r3, [r3, #4]
 8011a64:	685a      	ldr	r2, [r3, #4]
 8011a66:	693b      	ldr	r3, [r7, #16]
 8011a68:	605a      	str	r2, [r3, #4]
 8011a6a:	693b      	ldr	r3, [r7, #16]
 8011a6c:	685a      	ldr	r2, [r3, #4]
 8011a6e:	693b      	ldr	r3, [r7, #16]
 8011a70:	3308      	adds	r3, #8
 8011a72:	429a      	cmp	r2, r3
 8011a74:	d104      	bne.n	8011a80 <vTaskSwitchContext+0x8c>
 8011a76:	693b      	ldr	r3, [r7, #16]
 8011a78:	685b      	ldr	r3, [r3, #4]
 8011a7a:	685a      	ldr	r2, [r3, #4]
 8011a7c:	693b      	ldr	r3, [r7, #16]
 8011a7e:	605a      	str	r2, [r3, #4]
 8011a80:	693b      	ldr	r3, [r7, #16]
 8011a82:	685b      	ldr	r3, [r3, #4]
 8011a84:	68db      	ldr	r3, [r3, #12]
 8011a86:	4a0a      	ldr	r2, [pc, #40]	; (8011ab0 <vTaskSwitchContext+0xbc>)
 8011a88:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8011a8a:	4b09      	ldr	r3, [pc, #36]	; (8011ab0 <vTaskSwitchContext+0xbc>)
 8011a8c:	681b      	ldr	r3, [r3, #0]
 8011a8e:	335c      	adds	r3, #92	; 0x5c
 8011a90:	4a08      	ldr	r2, [pc, #32]	; (8011ab4 <vTaskSwitchContext+0xc0>)
 8011a92:	6013      	str	r3, [r2, #0]
}
 8011a94:	bf00      	nop
 8011a96:	371c      	adds	r7, #28
 8011a98:	46bd      	mov	sp, r7
 8011a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a9e:	4770      	bx	lr
 8011aa0:	20000bd4 	.word	0x20000bd4
 8011aa4:	20000bc0 	.word	0x20000bc0
 8011aa8:	20000bb4 	.word	0x20000bb4
 8011aac:	20000ab0 	.word	0x20000ab0
 8011ab0:	20000aac 	.word	0x20000aac
 8011ab4:	20000510 	.word	0x20000510

08011ab8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8011ab8:	b580      	push	{r7, lr}
 8011aba:	b084      	sub	sp, #16
 8011abc:	af00      	add	r7, sp, #0
 8011abe:	6078      	str	r0, [r7, #4]
 8011ac0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8011ac2:	687b      	ldr	r3, [r7, #4]
 8011ac4:	2b00      	cmp	r3, #0
 8011ac6:	d10a      	bne.n	8011ade <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8011ac8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011acc:	f383 8811 	msr	BASEPRI, r3
 8011ad0:	f3bf 8f6f 	isb	sy
 8011ad4:	f3bf 8f4f 	dsb	sy
 8011ad8:	60fb      	str	r3, [r7, #12]
}
 8011ada:	bf00      	nop
 8011adc:	e7fe      	b.n	8011adc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8011ade:	4b07      	ldr	r3, [pc, #28]	; (8011afc <vTaskPlaceOnEventList+0x44>)
 8011ae0:	681b      	ldr	r3, [r3, #0]
 8011ae2:	3318      	adds	r3, #24
 8011ae4:	4619      	mov	r1, r3
 8011ae6:	6878      	ldr	r0, [r7, #4]
 8011ae8:	f7fe fd4f 	bl	801058a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8011aec:	2101      	movs	r1, #1
 8011aee:	6838      	ldr	r0, [r7, #0]
 8011af0:	f000 fb82 	bl	80121f8 <prvAddCurrentTaskToDelayedList>
}
 8011af4:	bf00      	nop
 8011af6:	3710      	adds	r7, #16
 8011af8:	46bd      	mov	sp, r7
 8011afa:	bd80      	pop	{r7, pc}
 8011afc:	20000aac 	.word	0x20000aac

08011b00 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8011b00:	b580      	push	{r7, lr}
 8011b02:	b086      	sub	sp, #24
 8011b04:	af00      	add	r7, sp, #0
 8011b06:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011b08:	687b      	ldr	r3, [r7, #4]
 8011b0a:	68db      	ldr	r3, [r3, #12]
 8011b0c:	68db      	ldr	r3, [r3, #12]
 8011b0e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8011b10:	693b      	ldr	r3, [r7, #16]
 8011b12:	2b00      	cmp	r3, #0
 8011b14:	d10a      	bne.n	8011b2c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8011b16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011b1a:	f383 8811 	msr	BASEPRI, r3
 8011b1e:	f3bf 8f6f 	isb	sy
 8011b22:	f3bf 8f4f 	dsb	sy
 8011b26:	60fb      	str	r3, [r7, #12]
}
 8011b28:	bf00      	nop
 8011b2a:	e7fe      	b.n	8011b2a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8011b2c:	693b      	ldr	r3, [r7, #16]
 8011b2e:	3318      	adds	r3, #24
 8011b30:	4618      	mov	r0, r3
 8011b32:	f7fe fd63 	bl	80105fc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011b36:	4b1d      	ldr	r3, [pc, #116]	; (8011bac <xTaskRemoveFromEventList+0xac>)
 8011b38:	681b      	ldr	r3, [r3, #0]
 8011b3a:	2b00      	cmp	r3, #0
 8011b3c:	d11c      	bne.n	8011b78 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8011b3e:	693b      	ldr	r3, [r7, #16]
 8011b40:	3304      	adds	r3, #4
 8011b42:	4618      	mov	r0, r3
 8011b44:	f7fe fd5a 	bl	80105fc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8011b48:	693b      	ldr	r3, [r7, #16]
 8011b4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011b4c:	2201      	movs	r2, #1
 8011b4e:	409a      	lsls	r2, r3
 8011b50:	4b17      	ldr	r3, [pc, #92]	; (8011bb0 <xTaskRemoveFromEventList+0xb0>)
 8011b52:	681b      	ldr	r3, [r3, #0]
 8011b54:	4313      	orrs	r3, r2
 8011b56:	4a16      	ldr	r2, [pc, #88]	; (8011bb0 <xTaskRemoveFromEventList+0xb0>)
 8011b58:	6013      	str	r3, [r2, #0]
 8011b5a:	693b      	ldr	r3, [r7, #16]
 8011b5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011b5e:	4613      	mov	r3, r2
 8011b60:	009b      	lsls	r3, r3, #2
 8011b62:	4413      	add	r3, r2
 8011b64:	009b      	lsls	r3, r3, #2
 8011b66:	4a13      	ldr	r2, [pc, #76]	; (8011bb4 <xTaskRemoveFromEventList+0xb4>)
 8011b68:	441a      	add	r2, r3
 8011b6a:	693b      	ldr	r3, [r7, #16]
 8011b6c:	3304      	adds	r3, #4
 8011b6e:	4619      	mov	r1, r3
 8011b70:	4610      	mov	r0, r2
 8011b72:	f7fe fce6 	bl	8010542 <vListInsertEnd>
 8011b76:	e005      	b.n	8011b84 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8011b78:	693b      	ldr	r3, [r7, #16]
 8011b7a:	3318      	adds	r3, #24
 8011b7c:	4619      	mov	r1, r3
 8011b7e:	480e      	ldr	r0, [pc, #56]	; (8011bb8 <xTaskRemoveFromEventList+0xb8>)
 8011b80:	f7fe fcdf 	bl	8010542 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8011b84:	693b      	ldr	r3, [r7, #16]
 8011b86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011b88:	4b0c      	ldr	r3, [pc, #48]	; (8011bbc <xTaskRemoveFromEventList+0xbc>)
 8011b8a:	681b      	ldr	r3, [r3, #0]
 8011b8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011b8e:	429a      	cmp	r2, r3
 8011b90:	d905      	bls.n	8011b9e <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8011b92:	2301      	movs	r3, #1
 8011b94:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8011b96:	4b0a      	ldr	r3, [pc, #40]	; (8011bc0 <xTaskRemoveFromEventList+0xc0>)
 8011b98:	2201      	movs	r2, #1
 8011b9a:	601a      	str	r2, [r3, #0]
 8011b9c:	e001      	b.n	8011ba2 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8011b9e:	2300      	movs	r3, #0
 8011ba0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8011ba2:	697b      	ldr	r3, [r7, #20]
}
 8011ba4:	4618      	mov	r0, r3
 8011ba6:	3718      	adds	r7, #24
 8011ba8:	46bd      	mov	sp, r7
 8011baa:	bd80      	pop	{r7, pc}
 8011bac:	20000bd4 	.word	0x20000bd4
 8011bb0:	20000bb4 	.word	0x20000bb4
 8011bb4:	20000ab0 	.word	0x20000ab0
 8011bb8:	20000b6c 	.word	0x20000b6c
 8011bbc:	20000aac 	.word	0x20000aac
 8011bc0:	20000bc0 	.word	0x20000bc0

08011bc4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8011bc4:	b480      	push	{r7}
 8011bc6:	b083      	sub	sp, #12
 8011bc8:	af00      	add	r7, sp, #0
 8011bca:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8011bcc:	4b06      	ldr	r3, [pc, #24]	; (8011be8 <vTaskInternalSetTimeOutState+0x24>)
 8011bce:	681a      	ldr	r2, [r3, #0]
 8011bd0:	687b      	ldr	r3, [r7, #4]
 8011bd2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8011bd4:	4b05      	ldr	r3, [pc, #20]	; (8011bec <vTaskInternalSetTimeOutState+0x28>)
 8011bd6:	681a      	ldr	r2, [r3, #0]
 8011bd8:	687b      	ldr	r3, [r7, #4]
 8011bda:	605a      	str	r2, [r3, #4]
}
 8011bdc:	bf00      	nop
 8011bde:	370c      	adds	r7, #12
 8011be0:	46bd      	mov	sp, r7
 8011be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011be6:	4770      	bx	lr
 8011be8:	20000bc4 	.word	0x20000bc4
 8011bec:	20000bb0 	.word	0x20000bb0

08011bf0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8011bf0:	b580      	push	{r7, lr}
 8011bf2:	b088      	sub	sp, #32
 8011bf4:	af00      	add	r7, sp, #0
 8011bf6:	6078      	str	r0, [r7, #4]
 8011bf8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8011bfa:	687b      	ldr	r3, [r7, #4]
 8011bfc:	2b00      	cmp	r3, #0
 8011bfe:	d10a      	bne.n	8011c16 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8011c00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011c04:	f383 8811 	msr	BASEPRI, r3
 8011c08:	f3bf 8f6f 	isb	sy
 8011c0c:	f3bf 8f4f 	dsb	sy
 8011c10:	613b      	str	r3, [r7, #16]
}
 8011c12:	bf00      	nop
 8011c14:	e7fe      	b.n	8011c14 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8011c16:	683b      	ldr	r3, [r7, #0]
 8011c18:	2b00      	cmp	r3, #0
 8011c1a:	d10a      	bne.n	8011c32 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8011c1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011c20:	f383 8811 	msr	BASEPRI, r3
 8011c24:	f3bf 8f6f 	isb	sy
 8011c28:	f3bf 8f4f 	dsb	sy
 8011c2c:	60fb      	str	r3, [r7, #12]
}
 8011c2e:	bf00      	nop
 8011c30:	e7fe      	b.n	8011c30 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8011c32:	f000 fc77 	bl	8012524 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8011c36:	4b1d      	ldr	r3, [pc, #116]	; (8011cac <xTaskCheckForTimeOut+0xbc>)
 8011c38:	681b      	ldr	r3, [r3, #0]
 8011c3a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8011c3c:	687b      	ldr	r3, [r7, #4]
 8011c3e:	685b      	ldr	r3, [r3, #4]
 8011c40:	69ba      	ldr	r2, [r7, #24]
 8011c42:	1ad3      	subs	r3, r2, r3
 8011c44:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8011c46:	683b      	ldr	r3, [r7, #0]
 8011c48:	681b      	ldr	r3, [r3, #0]
 8011c4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011c4e:	d102      	bne.n	8011c56 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8011c50:	2300      	movs	r3, #0
 8011c52:	61fb      	str	r3, [r7, #28]
 8011c54:	e023      	b.n	8011c9e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8011c56:	687b      	ldr	r3, [r7, #4]
 8011c58:	681a      	ldr	r2, [r3, #0]
 8011c5a:	4b15      	ldr	r3, [pc, #84]	; (8011cb0 <xTaskCheckForTimeOut+0xc0>)
 8011c5c:	681b      	ldr	r3, [r3, #0]
 8011c5e:	429a      	cmp	r2, r3
 8011c60:	d007      	beq.n	8011c72 <xTaskCheckForTimeOut+0x82>
 8011c62:	687b      	ldr	r3, [r7, #4]
 8011c64:	685b      	ldr	r3, [r3, #4]
 8011c66:	69ba      	ldr	r2, [r7, #24]
 8011c68:	429a      	cmp	r2, r3
 8011c6a:	d302      	bcc.n	8011c72 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8011c6c:	2301      	movs	r3, #1
 8011c6e:	61fb      	str	r3, [r7, #28]
 8011c70:	e015      	b.n	8011c9e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8011c72:	683b      	ldr	r3, [r7, #0]
 8011c74:	681b      	ldr	r3, [r3, #0]
 8011c76:	697a      	ldr	r2, [r7, #20]
 8011c78:	429a      	cmp	r2, r3
 8011c7a:	d20b      	bcs.n	8011c94 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8011c7c:	683b      	ldr	r3, [r7, #0]
 8011c7e:	681a      	ldr	r2, [r3, #0]
 8011c80:	697b      	ldr	r3, [r7, #20]
 8011c82:	1ad2      	subs	r2, r2, r3
 8011c84:	683b      	ldr	r3, [r7, #0]
 8011c86:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8011c88:	6878      	ldr	r0, [r7, #4]
 8011c8a:	f7ff ff9b 	bl	8011bc4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8011c8e:	2300      	movs	r3, #0
 8011c90:	61fb      	str	r3, [r7, #28]
 8011c92:	e004      	b.n	8011c9e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8011c94:	683b      	ldr	r3, [r7, #0]
 8011c96:	2200      	movs	r2, #0
 8011c98:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8011c9a:	2301      	movs	r3, #1
 8011c9c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8011c9e:	f000 fc71 	bl	8012584 <vPortExitCritical>

	return xReturn;
 8011ca2:	69fb      	ldr	r3, [r7, #28]
}
 8011ca4:	4618      	mov	r0, r3
 8011ca6:	3720      	adds	r7, #32
 8011ca8:	46bd      	mov	sp, r7
 8011caa:	bd80      	pop	{r7, pc}
 8011cac:	20000bb0 	.word	0x20000bb0
 8011cb0:	20000bc4 	.word	0x20000bc4

08011cb4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8011cb4:	b480      	push	{r7}
 8011cb6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8011cb8:	4b03      	ldr	r3, [pc, #12]	; (8011cc8 <vTaskMissedYield+0x14>)
 8011cba:	2201      	movs	r2, #1
 8011cbc:	601a      	str	r2, [r3, #0]
}
 8011cbe:	bf00      	nop
 8011cc0:	46bd      	mov	sp, r7
 8011cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cc6:	4770      	bx	lr
 8011cc8:	20000bc0 	.word	0x20000bc0

08011ccc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8011ccc:	b580      	push	{r7, lr}
 8011cce:	b082      	sub	sp, #8
 8011cd0:	af00      	add	r7, sp, #0
 8011cd2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8011cd4:	f000 f852 	bl	8011d7c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8011cd8:	4b06      	ldr	r3, [pc, #24]	; (8011cf4 <prvIdleTask+0x28>)
 8011cda:	681b      	ldr	r3, [r3, #0]
 8011cdc:	2b01      	cmp	r3, #1
 8011cde:	d9f9      	bls.n	8011cd4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8011ce0:	4b05      	ldr	r3, [pc, #20]	; (8011cf8 <prvIdleTask+0x2c>)
 8011ce2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011ce6:	601a      	str	r2, [r3, #0]
 8011ce8:	f3bf 8f4f 	dsb	sy
 8011cec:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8011cf0:	e7f0      	b.n	8011cd4 <prvIdleTask+0x8>
 8011cf2:	bf00      	nop
 8011cf4:	20000ab0 	.word	0x20000ab0
 8011cf8:	e000ed04 	.word	0xe000ed04

08011cfc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8011cfc:	b580      	push	{r7, lr}
 8011cfe:	b082      	sub	sp, #8
 8011d00:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8011d02:	2300      	movs	r3, #0
 8011d04:	607b      	str	r3, [r7, #4]
 8011d06:	e00c      	b.n	8011d22 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8011d08:	687a      	ldr	r2, [r7, #4]
 8011d0a:	4613      	mov	r3, r2
 8011d0c:	009b      	lsls	r3, r3, #2
 8011d0e:	4413      	add	r3, r2
 8011d10:	009b      	lsls	r3, r3, #2
 8011d12:	4a12      	ldr	r2, [pc, #72]	; (8011d5c <prvInitialiseTaskLists+0x60>)
 8011d14:	4413      	add	r3, r2
 8011d16:	4618      	mov	r0, r3
 8011d18:	f7fe fbe6 	bl	80104e8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8011d1c:	687b      	ldr	r3, [r7, #4]
 8011d1e:	3301      	adds	r3, #1
 8011d20:	607b      	str	r3, [r7, #4]
 8011d22:	687b      	ldr	r3, [r7, #4]
 8011d24:	2b06      	cmp	r3, #6
 8011d26:	d9ef      	bls.n	8011d08 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8011d28:	480d      	ldr	r0, [pc, #52]	; (8011d60 <prvInitialiseTaskLists+0x64>)
 8011d2a:	f7fe fbdd 	bl	80104e8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8011d2e:	480d      	ldr	r0, [pc, #52]	; (8011d64 <prvInitialiseTaskLists+0x68>)
 8011d30:	f7fe fbda 	bl	80104e8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8011d34:	480c      	ldr	r0, [pc, #48]	; (8011d68 <prvInitialiseTaskLists+0x6c>)
 8011d36:	f7fe fbd7 	bl	80104e8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8011d3a:	480c      	ldr	r0, [pc, #48]	; (8011d6c <prvInitialiseTaskLists+0x70>)
 8011d3c:	f7fe fbd4 	bl	80104e8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8011d40:	480b      	ldr	r0, [pc, #44]	; (8011d70 <prvInitialiseTaskLists+0x74>)
 8011d42:	f7fe fbd1 	bl	80104e8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8011d46:	4b0b      	ldr	r3, [pc, #44]	; (8011d74 <prvInitialiseTaskLists+0x78>)
 8011d48:	4a05      	ldr	r2, [pc, #20]	; (8011d60 <prvInitialiseTaskLists+0x64>)
 8011d4a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8011d4c:	4b0a      	ldr	r3, [pc, #40]	; (8011d78 <prvInitialiseTaskLists+0x7c>)
 8011d4e:	4a05      	ldr	r2, [pc, #20]	; (8011d64 <prvInitialiseTaskLists+0x68>)
 8011d50:	601a      	str	r2, [r3, #0]
}
 8011d52:	bf00      	nop
 8011d54:	3708      	adds	r7, #8
 8011d56:	46bd      	mov	sp, r7
 8011d58:	bd80      	pop	{r7, pc}
 8011d5a:	bf00      	nop
 8011d5c:	20000ab0 	.word	0x20000ab0
 8011d60:	20000b3c 	.word	0x20000b3c
 8011d64:	20000b50 	.word	0x20000b50
 8011d68:	20000b6c 	.word	0x20000b6c
 8011d6c:	20000b80 	.word	0x20000b80
 8011d70:	20000b98 	.word	0x20000b98
 8011d74:	20000b64 	.word	0x20000b64
 8011d78:	20000b68 	.word	0x20000b68

08011d7c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8011d7c:	b580      	push	{r7, lr}
 8011d7e:	b082      	sub	sp, #8
 8011d80:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8011d82:	e019      	b.n	8011db8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8011d84:	f000 fbce 	bl	8012524 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011d88:	4b10      	ldr	r3, [pc, #64]	; (8011dcc <prvCheckTasksWaitingTermination+0x50>)
 8011d8a:	68db      	ldr	r3, [r3, #12]
 8011d8c:	68db      	ldr	r3, [r3, #12]
 8011d8e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011d90:	687b      	ldr	r3, [r7, #4]
 8011d92:	3304      	adds	r3, #4
 8011d94:	4618      	mov	r0, r3
 8011d96:	f7fe fc31 	bl	80105fc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8011d9a:	4b0d      	ldr	r3, [pc, #52]	; (8011dd0 <prvCheckTasksWaitingTermination+0x54>)
 8011d9c:	681b      	ldr	r3, [r3, #0]
 8011d9e:	3b01      	subs	r3, #1
 8011da0:	4a0b      	ldr	r2, [pc, #44]	; (8011dd0 <prvCheckTasksWaitingTermination+0x54>)
 8011da2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8011da4:	4b0b      	ldr	r3, [pc, #44]	; (8011dd4 <prvCheckTasksWaitingTermination+0x58>)
 8011da6:	681b      	ldr	r3, [r3, #0]
 8011da8:	3b01      	subs	r3, #1
 8011daa:	4a0a      	ldr	r2, [pc, #40]	; (8011dd4 <prvCheckTasksWaitingTermination+0x58>)
 8011dac:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8011dae:	f000 fbe9 	bl	8012584 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8011db2:	6878      	ldr	r0, [r7, #4]
 8011db4:	f000 f810 	bl	8011dd8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8011db8:	4b06      	ldr	r3, [pc, #24]	; (8011dd4 <prvCheckTasksWaitingTermination+0x58>)
 8011dba:	681b      	ldr	r3, [r3, #0]
 8011dbc:	2b00      	cmp	r3, #0
 8011dbe:	d1e1      	bne.n	8011d84 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8011dc0:	bf00      	nop
 8011dc2:	bf00      	nop
 8011dc4:	3708      	adds	r7, #8
 8011dc6:	46bd      	mov	sp, r7
 8011dc8:	bd80      	pop	{r7, pc}
 8011dca:	bf00      	nop
 8011dcc:	20000b80 	.word	0x20000b80
 8011dd0:	20000bac 	.word	0x20000bac
 8011dd4:	20000b94 	.word	0x20000b94

08011dd8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8011dd8:	b580      	push	{r7, lr}
 8011dda:	b084      	sub	sp, #16
 8011ddc:	af00      	add	r7, sp, #0
 8011dde:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8011de0:	687b      	ldr	r3, [r7, #4]
 8011de2:	335c      	adds	r3, #92	; 0x5c
 8011de4:	4618      	mov	r0, r3
 8011de6:	f001 fd83 	bl	80138f0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8011dea:	687b      	ldr	r3, [r7, #4]
 8011dec:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 8011df0:	2b00      	cmp	r3, #0
 8011df2:	d108      	bne.n	8011e06 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8011df4:	687b      	ldr	r3, [r7, #4]
 8011df6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011df8:	4618      	mov	r0, r3
 8011dfa:	f000 fd81 	bl	8012900 <vPortFree>
				vPortFree( pxTCB );
 8011dfe:	6878      	ldr	r0, [r7, #4]
 8011e00:	f000 fd7e 	bl	8012900 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8011e04:	e018      	b.n	8011e38 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8011e06:	687b      	ldr	r3, [r7, #4]
 8011e08:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 8011e0c:	2b01      	cmp	r3, #1
 8011e0e:	d103      	bne.n	8011e18 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8011e10:	6878      	ldr	r0, [r7, #4]
 8011e12:	f000 fd75 	bl	8012900 <vPortFree>
	}
 8011e16:	e00f      	b.n	8011e38 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8011e18:	687b      	ldr	r3, [r7, #4]
 8011e1a:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 8011e1e:	2b02      	cmp	r3, #2
 8011e20:	d00a      	beq.n	8011e38 <prvDeleteTCB+0x60>
	__asm volatile
 8011e22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011e26:	f383 8811 	msr	BASEPRI, r3
 8011e2a:	f3bf 8f6f 	isb	sy
 8011e2e:	f3bf 8f4f 	dsb	sy
 8011e32:	60fb      	str	r3, [r7, #12]
}
 8011e34:	bf00      	nop
 8011e36:	e7fe      	b.n	8011e36 <prvDeleteTCB+0x5e>
	}
 8011e38:	bf00      	nop
 8011e3a:	3710      	adds	r7, #16
 8011e3c:	46bd      	mov	sp, r7
 8011e3e:	bd80      	pop	{r7, pc}

08011e40 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8011e40:	b480      	push	{r7}
 8011e42:	b083      	sub	sp, #12
 8011e44:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011e46:	4b0c      	ldr	r3, [pc, #48]	; (8011e78 <prvResetNextTaskUnblockTime+0x38>)
 8011e48:	681b      	ldr	r3, [r3, #0]
 8011e4a:	681b      	ldr	r3, [r3, #0]
 8011e4c:	2b00      	cmp	r3, #0
 8011e4e:	d104      	bne.n	8011e5a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8011e50:	4b0a      	ldr	r3, [pc, #40]	; (8011e7c <prvResetNextTaskUnblockTime+0x3c>)
 8011e52:	f04f 32ff 	mov.w	r2, #4294967295
 8011e56:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8011e58:	e008      	b.n	8011e6c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011e5a:	4b07      	ldr	r3, [pc, #28]	; (8011e78 <prvResetNextTaskUnblockTime+0x38>)
 8011e5c:	681b      	ldr	r3, [r3, #0]
 8011e5e:	68db      	ldr	r3, [r3, #12]
 8011e60:	68db      	ldr	r3, [r3, #12]
 8011e62:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8011e64:	687b      	ldr	r3, [r7, #4]
 8011e66:	685b      	ldr	r3, [r3, #4]
 8011e68:	4a04      	ldr	r2, [pc, #16]	; (8011e7c <prvResetNextTaskUnblockTime+0x3c>)
 8011e6a:	6013      	str	r3, [r2, #0]
}
 8011e6c:	bf00      	nop
 8011e6e:	370c      	adds	r7, #12
 8011e70:	46bd      	mov	sp, r7
 8011e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e76:	4770      	bx	lr
 8011e78:	20000b64 	.word	0x20000b64
 8011e7c:	20000bcc 	.word	0x20000bcc

08011e80 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8011e80:	b480      	push	{r7}
 8011e82:	b083      	sub	sp, #12
 8011e84:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8011e86:	4b0b      	ldr	r3, [pc, #44]	; (8011eb4 <xTaskGetSchedulerState+0x34>)
 8011e88:	681b      	ldr	r3, [r3, #0]
 8011e8a:	2b00      	cmp	r3, #0
 8011e8c:	d102      	bne.n	8011e94 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8011e8e:	2301      	movs	r3, #1
 8011e90:	607b      	str	r3, [r7, #4]
 8011e92:	e008      	b.n	8011ea6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011e94:	4b08      	ldr	r3, [pc, #32]	; (8011eb8 <xTaskGetSchedulerState+0x38>)
 8011e96:	681b      	ldr	r3, [r3, #0]
 8011e98:	2b00      	cmp	r3, #0
 8011e9a:	d102      	bne.n	8011ea2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8011e9c:	2302      	movs	r3, #2
 8011e9e:	607b      	str	r3, [r7, #4]
 8011ea0:	e001      	b.n	8011ea6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8011ea2:	2300      	movs	r3, #0
 8011ea4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8011ea6:	687b      	ldr	r3, [r7, #4]
	}
 8011ea8:	4618      	mov	r0, r3
 8011eaa:	370c      	adds	r7, #12
 8011eac:	46bd      	mov	sp, r7
 8011eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011eb2:	4770      	bx	lr
 8011eb4:	20000bb8 	.word	0x20000bb8
 8011eb8:	20000bd4 	.word	0x20000bd4

08011ebc <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8011ebc:	b580      	push	{r7, lr}
 8011ebe:	b084      	sub	sp, #16
 8011ec0:	af00      	add	r7, sp, #0
 8011ec2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8011ec4:	687b      	ldr	r3, [r7, #4]
 8011ec6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8011ec8:	2300      	movs	r3, #0
 8011eca:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8011ecc:	687b      	ldr	r3, [r7, #4]
 8011ece:	2b00      	cmp	r3, #0
 8011ed0:	d05e      	beq.n	8011f90 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8011ed2:	68bb      	ldr	r3, [r7, #8]
 8011ed4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011ed6:	4b31      	ldr	r3, [pc, #196]	; (8011f9c <xTaskPriorityInherit+0xe0>)
 8011ed8:	681b      	ldr	r3, [r3, #0]
 8011eda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011edc:	429a      	cmp	r2, r3
 8011ede:	d24e      	bcs.n	8011f7e <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8011ee0:	68bb      	ldr	r3, [r7, #8]
 8011ee2:	699b      	ldr	r3, [r3, #24]
 8011ee4:	2b00      	cmp	r3, #0
 8011ee6:	db06      	blt.n	8011ef6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011ee8:	4b2c      	ldr	r3, [pc, #176]	; (8011f9c <xTaskPriorityInherit+0xe0>)
 8011eea:	681b      	ldr	r3, [r3, #0]
 8011eec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011eee:	f1c3 0207 	rsb	r2, r3, #7
 8011ef2:	68bb      	ldr	r3, [r7, #8]
 8011ef4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8011ef6:	68bb      	ldr	r3, [r7, #8]
 8011ef8:	6959      	ldr	r1, [r3, #20]
 8011efa:	68bb      	ldr	r3, [r7, #8]
 8011efc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011efe:	4613      	mov	r3, r2
 8011f00:	009b      	lsls	r3, r3, #2
 8011f02:	4413      	add	r3, r2
 8011f04:	009b      	lsls	r3, r3, #2
 8011f06:	4a26      	ldr	r2, [pc, #152]	; (8011fa0 <xTaskPriorityInherit+0xe4>)
 8011f08:	4413      	add	r3, r2
 8011f0a:	4299      	cmp	r1, r3
 8011f0c:	d12f      	bne.n	8011f6e <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011f0e:	68bb      	ldr	r3, [r7, #8]
 8011f10:	3304      	adds	r3, #4
 8011f12:	4618      	mov	r0, r3
 8011f14:	f7fe fb72 	bl	80105fc <uxListRemove>
 8011f18:	4603      	mov	r3, r0
 8011f1a:	2b00      	cmp	r3, #0
 8011f1c:	d10a      	bne.n	8011f34 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8011f1e:	68bb      	ldr	r3, [r7, #8]
 8011f20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011f22:	2201      	movs	r2, #1
 8011f24:	fa02 f303 	lsl.w	r3, r2, r3
 8011f28:	43da      	mvns	r2, r3
 8011f2a:	4b1e      	ldr	r3, [pc, #120]	; (8011fa4 <xTaskPriorityInherit+0xe8>)
 8011f2c:	681b      	ldr	r3, [r3, #0]
 8011f2e:	4013      	ands	r3, r2
 8011f30:	4a1c      	ldr	r2, [pc, #112]	; (8011fa4 <xTaskPriorityInherit+0xe8>)
 8011f32:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8011f34:	4b19      	ldr	r3, [pc, #100]	; (8011f9c <xTaskPriorityInherit+0xe0>)
 8011f36:	681b      	ldr	r3, [r3, #0]
 8011f38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011f3a:	68bb      	ldr	r3, [r7, #8]
 8011f3c:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8011f3e:	68bb      	ldr	r3, [r7, #8]
 8011f40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011f42:	2201      	movs	r2, #1
 8011f44:	409a      	lsls	r2, r3
 8011f46:	4b17      	ldr	r3, [pc, #92]	; (8011fa4 <xTaskPriorityInherit+0xe8>)
 8011f48:	681b      	ldr	r3, [r3, #0]
 8011f4a:	4313      	orrs	r3, r2
 8011f4c:	4a15      	ldr	r2, [pc, #84]	; (8011fa4 <xTaskPriorityInherit+0xe8>)
 8011f4e:	6013      	str	r3, [r2, #0]
 8011f50:	68bb      	ldr	r3, [r7, #8]
 8011f52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011f54:	4613      	mov	r3, r2
 8011f56:	009b      	lsls	r3, r3, #2
 8011f58:	4413      	add	r3, r2
 8011f5a:	009b      	lsls	r3, r3, #2
 8011f5c:	4a10      	ldr	r2, [pc, #64]	; (8011fa0 <xTaskPriorityInherit+0xe4>)
 8011f5e:	441a      	add	r2, r3
 8011f60:	68bb      	ldr	r3, [r7, #8]
 8011f62:	3304      	adds	r3, #4
 8011f64:	4619      	mov	r1, r3
 8011f66:	4610      	mov	r0, r2
 8011f68:	f7fe faeb 	bl	8010542 <vListInsertEnd>
 8011f6c:	e004      	b.n	8011f78 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8011f6e:	4b0b      	ldr	r3, [pc, #44]	; (8011f9c <xTaskPriorityInherit+0xe0>)
 8011f70:	681b      	ldr	r3, [r3, #0]
 8011f72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011f74:	68bb      	ldr	r3, [r7, #8]
 8011f76:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8011f78:	2301      	movs	r3, #1
 8011f7a:	60fb      	str	r3, [r7, #12]
 8011f7c:	e008      	b.n	8011f90 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8011f7e:	68bb      	ldr	r3, [r7, #8]
 8011f80:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8011f82:	4b06      	ldr	r3, [pc, #24]	; (8011f9c <xTaskPriorityInherit+0xe0>)
 8011f84:	681b      	ldr	r3, [r3, #0]
 8011f86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011f88:	429a      	cmp	r2, r3
 8011f8a:	d201      	bcs.n	8011f90 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8011f8c:	2301      	movs	r3, #1
 8011f8e:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8011f90:	68fb      	ldr	r3, [r7, #12]
	}
 8011f92:	4618      	mov	r0, r3
 8011f94:	3710      	adds	r7, #16
 8011f96:	46bd      	mov	sp, r7
 8011f98:	bd80      	pop	{r7, pc}
 8011f9a:	bf00      	nop
 8011f9c:	20000aac 	.word	0x20000aac
 8011fa0:	20000ab0 	.word	0x20000ab0
 8011fa4:	20000bb4 	.word	0x20000bb4

08011fa8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8011fa8:	b580      	push	{r7, lr}
 8011faa:	b086      	sub	sp, #24
 8011fac:	af00      	add	r7, sp, #0
 8011fae:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8011fb0:	687b      	ldr	r3, [r7, #4]
 8011fb2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8011fb4:	2300      	movs	r3, #0
 8011fb6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8011fb8:	687b      	ldr	r3, [r7, #4]
 8011fba:	2b00      	cmp	r3, #0
 8011fbc:	d06e      	beq.n	801209c <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8011fbe:	4b3a      	ldr	r3, [pc, #232]	; (80120a8 <xTaskPriorityDisinherit+0x100>)
 8011fc0:	681b      	ldr	r3, [r3, #0]
 8011fc2:	693a      	ldr	r2, [r7, #16]
 8011fc4:	429a      	cmp	r2, r3
 8011fc6:	d00a      	beq.n	8011fde <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8011fc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011fcc:	f383 8811 	msr	BASEPRI, r3
 8011fd0:	f3bf 8f6f 	isb	sy
 8011fd4:	f3bf 8f4f 	dsb	sy
 8011fd8:	60fb      	str	r3, [r7, #12]
}
 8011fda:	bf00      	nop
 8011fdc:	e7fe      	b.n	8011fdc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8011fde:	693b      	ldr	r3, [r7, #16]
 8011fe0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011fe2:	2b00      	cmp	r3, #0
 8011fe4:	d10a      	bne.n	8011ffc <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8011fe6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011fea:	f383 8811 	msr	BASEPRI, r3
 8011fee:	f3bf 8f6f 	isb	sy
 8011ff2:	f3bf 8f4f 	dsb	sy
 8011ff6:	60bb      	str	r3, [r7, #8]
}
 8011ff8:	bf00      	nop
 8011ffa:	e7fe      	b.n	8011ffa <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8011ffc:	693b      	ldr	r3, [r7, #16]
 8011ffe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012000:	1e5a      	subs	r2, r3, #1
 8012002:	693b      	ldr	r3, [r7, #16]
 8012004:	659a      	str	r2, [r3, #88]	; 0x58

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8012006:	693b      	ldr	r3, [r7, #16]
 8012008:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801200a:	693b      	ldr	r3, [r7, #16]
 801200c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801200e:	429a      	cmp	r2, r3
 8012010:	d044      	beq.n	801209c <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8012012:	693b      	ldr	r3, [r7, #16]
 8012014:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012016:	2b00      	cmp	r3, #0
 8012018:	d140      	bne.n	801209c <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801201a:	693b      	ldr	r3, [r7, #16]
 801201c:	3304      	adds	r3, #4
 801201e:	4618      	mov	r0, r3
 8012020:	f7fe faec 	bl	80105fc <uxListRemove>
 8012024:	4603      	mov	r3, r0
 8012026:	2b00      	cmp	r3, #0
 8012028:	d115      	bne.n	8012056 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 801202a:	693b      	ldr	r3, [r7, #16]
 801202c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801202e:	491f      	ldr	r1, [pc, #124]	; (80120ac <xTaskPriorityDisinherit+0x104>)
 8012030:	4613      	mov	r3, r2
 8012032:	009b      	lsls	r3, r3, #2
 8012034:	4413      	add	r3, r2
 8012036:	009b      	lsls	r3, r3, #2
 8012038:	440b      	add	r3, r1
 801203a:	681b      	ldr	r3, [r3, #0]
 801203c:	2b00      	cmp	r3, #0
 801203e:	d10a      	bne.n	8012056 <xTaskPriorityDisinherit+0xae>
 8012040:	693b      	ldr	r3, [r7, #16]
 8012042:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012044:	2201      	movs	r2, #1
 8012046:	fa02 f303 	lsl.w	r3, r2, r3
 801204a:	43da      	mvns	r2, r3
 801204c:	4b18      	ldr	r3, [pc, #96]	; (80120b0 <xTaskPriorityDisinherit+0x108>)
 801204e:	681b      	ldr	r3, [r3, #0]
 8012050:	4013      	ands	r3, r2
 8012052:	4a17      	ldr	r2, [pc, #92]	; (80120b0 <xTaskPriorityDisinherit+0x108>)
 8012054:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8012056:	693b      	ldr	r3, [r7, #16]
 8012058:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 801205a:	693b      	ldr	r3, [r7, #16]
 801205c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801205e:	693b      	ldr	r3, [r7, #16]
 8012060:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012062:	f1c3 0207 	rsb	r2, r3, #7
 8012066:	693b      	ldr	r3, [r7, #16]
 8012068:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 801206a:	693b      	ldr	r3, [r7, #16]
 801206c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801206e:	2201      	movs	r2, #1
 8012070:	409a      	lsls	r2, r3
 8012072:	4b0f      	ldr	r3, [pc, #60]	; (80120b0 <xTaskPriorityDisinherit+0x108>)
 8012074:	681b      	ldr	r3, [r3, #0]
 8012076:	4313      	orrs	r3, r2
 8012078:	4a0d      	ldr	r2, [pc, #52]	; (80120b0 <xTaskPriorityDisinherit+0x108>)
 801207a:	6013      	str	r3, [r2, #0]
 801207c:	693b      	ldr	r3, [r7, #16]
 801207e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012080:	4613      	mov	r3, r2
 8012082:	009b      	lsls	r3, r3, #2
 8012084:	4413      	add	r3, r2
 8012086:	009b      	lsls	r3, r3, #2
 8012088:	4a08      	ldr	r2, [pc, #32]	; (80120ac <xTaskPriorityDisinherit+0x104>)
 801208a:	441a      	add	r2, r3
 801208c:	693b      	ldr	r3, [r7, #16]
 801208e:	3304      	adds	r3, #4
 8012090:	4619      	mov	r1, r3
 8012092:	4610      	mov	r0, r2
 8012094:	f7fe fa55 	bl	8010542 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8012098:	2301      	movs	r3, #1
 801209a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801209c:	697b      	ldr	r3, [r7, #20]
	}
 801209e:	4618      	mov	r0, r3
 80120a0:	3718      	adds	r7, #24
 80120a2:	46bd      	mov	sp, r7
 80120a4:	bd80      	pop	{r7, pc}
 80120a6:	bf00      	nop
 80120a8:	20000aac 	.word	0x20000aac
 80120ac:	20000ab0 	.word	0x20000ab0
 80120b0:	20000bb4 	.word	0x20000bb4

080120b4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80120b4:	b580      	push	{r7, lr}
 80120b6:	b088      	sub	sp, #32
 80120b8:	af00      	add	r7, sp, #0
 80120ba:	6078      	str	r0, [r7, #4]
 80120bc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80120be:	687b      	ldr	r3, [r7, #4]
 80120c0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80120c2:	2301      	movs	r3, #1
 80120c4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80120c6:	687b      	ldr	r3, [r7, #4]
 80120c8:	2b00      	cmp	r3, #0
 80120ca:	d077      	beq.n	80121bc <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80120cc:	69bb      	ldr	r3, [r7, #24]
 80120ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80120d0:	2b00      	cmp	r3, #0
 80120d2:	d10a      	bne.n	80120ea <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 80120d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80120d8:	f383 8811 	msr	BASEPRI, r3
 80120dc:	f3bf 8f6f 	isb	sy
 80120e0:	f3bf 8f4f 	dsb	sy
 80120e4:	60fb      	str	r3, [r7, #12]
}
 80120e6:	bf00      	nop
 80120e8:	e7fe      	b.n	80120e8 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80120ea:	69bb      	ldr	r3, [r7, #24]
 80120ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80120ee:	683a      	ldr	r2, [r7, #0]
 80120f0:	429a      	cmp	r2, r3
 80120f2:	d902      	bls.n	80120fa <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80120f4:	683b      	ldr	r3, [r7, #0]
 80120f6:	61fb      	str	r3, [r7, #28]
 80120f8:	e002      	b.n	8012100 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80120fa:	69bb      	ldr	r3, [r7, #24]
 80120fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80120fe:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8012100:	69bb      	ldr	r3, [r7, #24]
 8012102:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012104:	69fa      	ldr	r2, [r7, #28]
 8012106:	429a      	cmp	r2, r3
 8012108:	d058      	beq.n	80121bc <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 801210a:	69bb      	ldr	r3, [r7, #24]
 801210c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801210e:	697a      	ldr	r2, [r7, #20]
 8012110:	429a      	cmp	r2, r3
 8012112:	d153      	bne.n	80121bc <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8012114:	4b2b      	ldr	r3, [pc, #172]	; (80121c4 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 8012116:	681b      	ldr	r3, [r3, #0]
 8012118:	69ba      	ldr	r2, [r7, #24]
 801211a:	429a      	cmp	r2, r3
 801211c:	d10a      	bne.n	8012134 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 801211e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012122:	f383 8811 	msr	BASEPRI, r3
 8012126:	f3bf 8f6f 	isb	sy
 801212a:	f3bf 8f4f 	dsb	sy
 801212e:	60bb      	str	r3, [r7, #8]
}
 8012130:	bf00      	nop
 8012132:	e7fe      	b.n	8012132 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8012134:	69bb      	ldr	r3, [r7, #24]
 8012136:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012138:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 801213a:	69bb      	ldr	r3, [r7, #24]
 801213c:	69fa      	ldr	r2, [r7, #28]
 801213e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8012140:	69bb      	ldr	r3, [r7, #24]
 8012142:	699b      	ldr	r3, [r3, #24]
 8012144:	2b00      	cmp	r3, #0
 8012146:	db04      	blt.n	8012152 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012148:	69fb      	ldr	r3, [r7, #28]
 801214a:	f1c3 0207 	rsb	r2, r3, #7
 801214e:	69bb      	ldr	r3, [r7, #24]
 8012150:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8012152:	69bb      	ldr	r3, [r7, #24]
 8012154:	6959      	ldr	r1, [r3, #20]
 8012156:	693a      	ldr	r2, [r7, #16]
 8012158:	4613      	mov	r3, r2
 801215a:	009b      	lsls	r3, r3, #2
 801215c:	4413      	add	r3, r2
 801215e:	009b      	lsls	r3, r3, #2
 8012160:	4a19      	ldr	r2, [pc, #100]	; (80121c8 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8012162:	4413      	add	r3, r2
 8012164:	4299      	cmp	r1, r3
 8012166:	d129      	bne.n	80121bc <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012168:	69bb      	ldr	r3, [r7, #24]
 801216a:	3304      	adds	r3, #4
 801216c:	4618      	mov	r0, r3
 801216e:	f7fe fa45 	bl	80105fc <uxListRemove>
 8012172:	4603      	mov	r3, r0
 8012174:	2b00      	cmp	r3, #0
 8012176:	d10a      	bne.n	801218e <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8012178:	69bb      	ldr	r3, [r7, #24]
 801217a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801217c:	2201      	movs	r2, #1
 801217e:	fa02 f303 	lsl.w	r3, r2, r3
 8012182:	43da      	mvns	r2, r3
 8012184:	4b11      	ldr	r3, [pc, #68]	; (80121cc <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8012186:	681b      	ldr	r3, [r3, #0]
 8012188:	4013      	ands	r3, r2
 801218a:	4a10      	ldr	r2, [pc, #64]	; (80121cc <vTaskPriorityDisinheritAfterTimeout+0x118>)
 801218c:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 801218e:	69bb      	ldr	r3, [r7, #24]
 8012190:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012192:	2201      	movs	r2, #1
 8012194:	409a      	lsls	r2, r3
 8012196:	4b0d      	ldr	r3, [pc, #52]	; (80121cc <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8012198:	681b      	ldr	r3, [r3, #0]
 801219a:	4313      	orrs	r3, r2
 801219c:	4a0b      	ldr	r2, [pc, #44]	; (80121cc <vTaskPriorityDisinheritAfterTimeout+0x118>)
 801219e:	6013      	str	r3, [r2, #0]
 80121a0:	69bb      	ldr	r3, [r7, #24]
 80121a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80121a4:	4613      	mov	r3, r2
 80121a6:	009b      	lsls	r3, r3, #2
 80121a8:	4413      	add	r3, r2
 80121aa:	009b      	lsls	r3, r3, #2
 80121ac:	4a06      	ldr	r2, [pc, #24]	; (80121c8 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80121ae:	441a      	add	r2, r3
 80121b0:	69bb      	ldr	r3, [r7, #24]
 80121b2:	3304      	adds	r3, #4
 80121b4:	4619      	mov	r1, r3
 80121b6:	4610      	mov	r0, r2
 80121b8:	f7fe f9c3 	bl	8010542 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80121bc:	bf00      	nop
 80121be:	3720      	adds	r7, #32
 80121c0:	46bd      	mov	sp, r7
 80121c2:	bd80      	pop	{r7, pc}
 80121c4:	20000aac 	.word	0x20000aac
 80121c8:	20000ab0 	.word	0x20000ab0
 80121cc:	20000bb4 	.word	0x20000bb4

080121d0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80121d0:	b480      	push	{r7}
 80121d2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80121d4:	4b07      	ldr	r3, [pc, #28]	; (80121f4 <pvTaskIncrementMutexHeldCount+0x24>)
 80121d6:	681b      	ldr	r3, [r3, #0]
 80121d8:	2b00      	cmp	r3, #0
 80121da:	d004      	beq.n	80121e6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80121dc:	4b05      	ldr	r3, [pc, #20]	; (80121f4 <pvTaskIncrementMutexHeldCount+0x24>)
 80121de:	681b      	ldr	r3, [r3, #0]
 80121e0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80121e2:	3201      	adds	r2, #1
 80121e4:	659a      	str	r2, [r3, #88]	; 0x58
		}

		return pxCurrentTCB;
 80121e6:	4b03      	ldr	r3, [pc, #12]	; (80121f4 <pvTaskIncrementMutexHeldCount+0x24>)
 80121e8:	681b      	ldr	r3, [r3, #0]
	}
 80121ea:	4618      	mov	r0, r3
 80121ec:	46bd      	mov	sp, r7
 80121ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121f2:	4770      	bx	lr
 80121f4:	20000aac 	.word	0x20000aac

080121f8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80121f8:	b580      	push	{r7, lr}
 80121fa:	b084      	sub	sp, #16
 80121fc:	af00      	add	r7, sp, #0
 80121fe:	6078      	str	r0, [r7, #4]
 8012200:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8012202:	4b29      	ldr	r3, [pc, #164]	; (80122a8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8012204:	681b      	ldr	r3, [r3, #0]
 8012206:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012208:	4b28      	ldr	r3, [pc, #160]	; (80122ac <prvAddCurrentTaskToDelayedList+0xb4>)
 801220a:	681b      	ldr	r3, [r3, #0]
 801220c:	3304      	adds	r3, #4
 801220e:	4618      	mov	r0, r3
 8012210:	f7fe f9f4 	bl	80105fc <uxListRemove>
 8012214:	4603      	mov	r3, r0
 8012216:	2b00      	cmp	r3, #0
 8012218:	d10b      	bne.n	8012232 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 801221a:	4b24      	ldr	r3, [pc, #144]	; (80122ac <prvAddCurrentTaskToDelayedList+0xb4>)
 801221c:	681b      	ldr	r3, [r3, #0]
 801221e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012220:	2201      	movs	r2, #1
 8012222:	fa02 f303 	lsl.w	r3, r2, r3
 8012226:	43da      	mvns	r2, r3
 8012228:	4b21      	ldr	r3, [pc, #132]	; (80122b0 <prvAddCurrentTaskToDelayedList+0xb8>)
 801222a:	681b      	ldr	r3, [r3, #0]
 801222c:	4013      	ands	r3, r2
 801222e:	4a20      	ldr	r2, [pc, #128]	; (80122b0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8012230:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8012232:	687b      	ldr	r3, [r7, #4]
 8012234:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012238:	d10a      	bne.n	8012250 <prvAddCurrentTaskToDelayedList+0x58>
 801223a:	683b      	ldr	r3, [r7, #0]
 801223c:	2b00      	cmp	r3, #0
 801223e:	d007      	beq.n	8012250 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8012240:	4b1a      	ldr	r3, [pc, #104]	; (80122ac <prvAddCurrentTaskToDelayedList+0xb4>)
 8012242:	681b      	ldr	r3, [r3, #0]
 8012244:	3304      	adds	r3, #4
 8012246:	4619      	mov	r1, r3
 8012248:	481a      	ldr	r0, [pc, #104]	; (80122b4 <prvAddCurrentTaskToDelayedList+0xbc>)
 801224a:	f7fe f97a 	bl	8010542 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 801224e:	e026      	b.n	801229e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8012250:	68fa      	ldr	r2, [r7, #12]
 8012252:	687b      	ldr	r3, [r7, #4]
 8012254:	4413      	add	r3, r2
 8012256:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8012258:	4b14      	ldr	r3, [pc, #80]	; (80122ac <prvAddCurrentTaskToDelayedList+0xb4>)
 801225a:	681b      	ldr	r3, [r3, #0]
 801225c:	68ba      	ldr	r2, [r7, #8]
 801225e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8012260:	68ba      	ldr	r2, [r7, #8]
 8012262:	68fb      	ldr	r3, [r7, #12]
 8012264:	429a      	cmp	r2, r3
 8012266:	d209      	bcs.n	801227c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8012268:	4b13      	ldr	r3, [pc, #76]	; (80122b8 <prvAddCurrentTaskToDelayedList+0xc0>)
 801226a:	681a      	ldr	r2, [r3, #0]
 801226c:	4b0f      	ldr	r3, [pc, #60]	; (80122ac <prvAddCurrentTaskToDelayedList+0xb4>)
 801226e:	681b      	ldr	r3, [r3, #0]
 8012270:	3304      	adds	r3, #4
 8012272:	4619      	mov	r1, r3
 8012274:	4610      	mov	r0, r2
 8012276:	f7fe f988 	bl	801058a <vListInsert>
}
 801227a:	e010      	b.n	801229e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801227c:	4b0f      	ldr	r3, [pc, #60]	; (80122bc <prvAddCurrentTaskToDelayedList+0xc4>)
 801227e:	681a      	ldr	r2, [r3, #0]
 8012280:	4b0a      	ldr	r3, [pc, #40]	; (80122ac <prvAddCurrentTaskToDelayedList+0xb4>)
 8012282:	681b      	ldr	r3, [r3, #0]
 8012284:	3304      	adds	r3, #4
 8012286:	4619      	mov	r1, r3
 8012288:	4610      	mov	r0, r2
 801228a:	f7fe f97e 	bl	801058a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 801228e:	4b0c      	ldr	r3, [pc, #48]	; (80122c0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8012290:	681b      	ldr	r3, [r3, #0]
 8012292:	68ba      	ldr	r2, [r7, #8]
 8012294:	429a      	cmp	r2, r3
 8012296:	d202      	bcs.n	801229e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8012298:	4a09      	ldr	r2, [pc, #36]	; (80122c0 <prvAddCurrentTaskToDelayedList+0xc8>)
 801229a:	68bb      	ldr	r3, [r7, #8]
 801229c:	6013      	str	r3, [r2, #0]
}
 801229e:	bf00      	nop
 80122a0:	3710      	adds	r7, #16
 80122a2:	46bd      	mov	sp, r7
 80122a4:	bd80      	pop	{r7, pc}
 80122a6:	bf00      	nop
 80122a8:	20000bb0 	.word	0x20000bb0
 80122ac:	20000aac 	.word	0x20000aac
 80122b0:	20000bb4 	.word	0x20000bb4
 80122b4:	20000b98 	.word	0x20000b98
 80122b8:	20000b68 	.word	0x20000b68
 80122bc:	20000b64 	.word	0x20000b64
 80122c0:	20000bcc 	.word	0x20000bcc

080122c4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80122c4:	b480      	push	{r7}
 80122c6:	b085      	sub	sp, #20
 80122c8:	af00      	add	r7, sp, #0
 80122ca:	60f8      	str	r0, [r7, #12]
 80122cc:	60b9      	str	r1, [r7, #8]
 80122ce:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80122d0:	68fb      	ldr	r3, [r7, #12]
 80122d2:	3b04      	subs	r3, #4
 80122d4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80122d6:	68fb      	ldr	r3, [r7, #12]
 80122d8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80122dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80122de:	68fb      	ldr	r3, [r7, #12]
 80122e0:	3b04      	subs	r3, #4
 80122e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80122e4:	68bb      	ldr	r3, [r7, #8]
 80122e6:	f023 0201 	bic.w	r2, r3, #1
 80122ea:	68fb      	ldr	r3, [r7, #12]
 80122ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80122ee:	68fb      	ldr	r3, [r7, #12]
 80122f0:	3b04      	subs	r3, #4
 80122f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80122f4:	4a0c      	ldr	r2, [pc, #48]	; (8012328 <pxPortInitialiseStack+0x64>)
 80122f6:	68fb      	ldr	r3, [r7, #12]
 80122f8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80122fa:	68fb      	ldr	r3, [r7, #12]
 80122fc:	3b14      	subs	r3, #20
 80122fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8012300:	687a      	ldr	r2, [r7, #4]
 8012302:	68fb      	ldr	r3, [r7, #12]
 8012304:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8012306:	68fb      	ldr	r3, [r7, #12]
 8012308:	3b04      	subs	r3, #4
 801230a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 801230c:	68fb      	ldr	r3, [r7, #12]
 801230e:	f06f 0202 	mvn.w	r2, #2
 8012312:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8012314:	68fb      	ldr	r3, [r7, #12]
 8012316:	3b20      	subs	r3, #32
 8012318:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 801231a:	68fb      	ldr	r3, [r7, #12]
}
 801231c:	4618      	mov	r0, r3
 801231e:	3714      	adds	r7, #20
 8012320:	46bd      	mov	sp, r7
 8012322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012326:	4770      	bx	lr
 8012328:	0801232d 	.word	0x0801232d

0801232c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 801232c:	b480      	push	{r7}
 801232e:	b085      	sub	sp, #20
 8012330:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8012332:	2300      	movs	r3, #0
 8012334:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8012336:	4b12      	ldr	r3, [pc, #72]	; (8012380 <prvTaskExitError+0x54>)
 8012338:	681b      	ldr	r3, [r3, #0]
 801233a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801233e:	d00a      	beq.n	8012356 <prvTaskExitError+0x2a>
	__asm volatile
 8012340:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012344:	f383 8811 	msr	BASEPRI, r3
 8012348:	f3bf 8f6f 	isb	sy
 801234c:	f3bf 8f4f 	dsb	sy
 8012350:	60fb      	str	r3, [r7, #12]
}
 8012352:	bf00      	nop
 8012354:	e7fe      	b.n	8012354 <prvTaskExitError+0x28>
	__asm volatile
 8012356:	f04f 0350 	mov.w	r3, #80	; 0x50
 801235a:	f383 8811 	msr	BASEPRI, r3
 801235e:	f3bf 8f6f 	isb	sy
 8012362:	f3bf 8f4f 	dsb	sy
 8012366:	60bb      	str	r3, [r7, #8]
}
 8012368:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 801236a:	bf00      	nop
 801236c:	687b      	ldr	r3, [r7, #4]
 801236e:	2b00      	cmp	r3, #0
 8012370:	d0fc      	beq.n	801236c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8012372:	bf00      	nop
 8012374:	bf00      	nop
 8012376:	3714      	adds	r7, #20
 8012378:	46bd      	mov	sp, r7
 801237a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801237e:	4770      	bx	lr
 8012380:	2000050c 	.word	0x2000050c
	...

08012390 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8012390:	4b07      	ldr	r3, [pc, #28]	; (80123b0 <pxCurrentTCBConst2>)
 8012392:	6819      	ldr	r1, [r3, #0]
 8012394:	6808      	ldr	r0, [r1, #0]
 8012396:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801239a:	f380 8809 	msr	PSP, r0
 801239e:	f3bf 8f6f 	isb	sy
 80123a2:	f04f 0000 	mov.w	r0, #0
 80123a6:	f380 8811 	msr	BASEPRI, r0
 80123aa:	4770      	bx	lr
 80123ac:	f3af 8000 	nop.w

080123b0 <pxCurrentTCBConst2>:
 80123b0:	20000aac 	.word	0x20000aac
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80123b4:	bf00      	nop
 80123b6:	bf00      	nop

080123b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80123b8:	4808      	ldr	r0, [pc, #32]	; (80123dc <prvPortStartFirstTask+0x24>)
 80123ba:	6800      	ldr	r0, [r0, #0]
 80123bc:	6800      	ldr	r0, [r0, #0]
 80123be:	f380 8808 	msr	MSP, r0
 80123c2:	f04f 0000 	mov.w	r0, #0
 80123c6:	f380 8814 	msr	CONTROL, r0
 80123ca:	b662      	cpsie	i
 80123cc:	b661      	cpsie	f
 80123ce:	f3bf 8f4f 	dsb	sy
 80123d2:	f3bf 8f6f 	isb	sy
 80123d6:	df00      	svc	0
 80123d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80123da:	bf00      	nop
 80123dc:	e000ed08 	.word	0xe000ed08

080123e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80123e0:	b580      	push	{r7, lr}
 80123e2:	b086      	sub	sp, #24
 80123e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80123e6:	4b46      	ldr	r3, [pc, #280]	; (8012500 <xPortStartScheduler+0x120>)
 80123e8:	681b      	ldr	r3, [r3, #0]
 80123ea:	4a46      	ldr	r2, [pc, #280]	; (8012504 <xPortStartScheduler+0x124>)
 80123ec:	4293      	cmp	r3, r2
 80123ee:	d10a      	bne.n	8012406 <xPortStartScheduler+0x26>
	__asm volatile
 80123f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80123f4:	f383 8811 	msr	BASEPRI, r3
 80123f8:	f3bf 8f6f 	isb	sy
 80123fc:	f3bf 8f4f 	dsb	sy
 8012400:	613b      	str	r3, [r7, #16]
}
 8012402:	bf00      	nop
 8012404:	e7fe      	b.n	8012404 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8012406:	4b3e      	ldr	r3, [pc, #248]	; (8012500 <xPortStartScheduler+0x120>)
 8012408:	681b      	ldr	r3, [r3, #0]
 801240a:	4a3f      	ldr	r2, [pc, #252]	; (8012508 <xPortStartScheduler+0x128>)
 801240c:	4293      	cmp	r3, r2
 801240e:	d10a      	bne.n	8012426 <xPortStartScheduler+0x46>
	__asm volatile
 8012410:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012414:	f383 8811 	msr	BASEPRI, r3
 8012418:	f3bf 8f6f 	isb	sy
 801241c:	f3bf 8f4f 	dsb	sy
 8012420:	60fb      	str	r3, [r7, #12]
}
 8012422:	bf00      	nop
 8012424:	e7fe      	b.n	8012424 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8012426:	4b39      	ldr	r3, [pc, #228]	; (801250c <xPortStartScheduler+0x12c>)
 8012428:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801242a:	697b      	ldr	r3, [r7, #20]
 801242c:	781b      	ldrb	r3, [r3, #0]
 801242e:	b2db      	uxtb	r3, r3
 8012430:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8012432:	697b      	ldr	r3, [r7, #20]
 8012434:	22ff      	movs	r2, #255	; 0xff
 8012436:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8012438:	697b      	ldr	r3, [r7, #20]
 801243a:	781b      	ldrb	r3, [r3, #0]
 801243c:	b2db      	uxtb	r3, r3
 801243e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8012440:	78fb      	ldrb	r3, [r7, #3]
 8012442:	b2db      	uxtb	r3, r3
 8012444:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8012448:	b2da      	uxtb	r2, r3
 801244a:	4b31      	ldr	r3, [pc, #196]	; (8012510 <xPortStartScheduler+0x130>)
 801244c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 801244e:	4b31      	ldr	r3, [pc, #196]	; (8012514 <xPortStartScheduler+0x134>)
 8012450:	2207      	movs	r2, #7
 8012452:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8012454:	e009      	b.n	801246a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8012456:	4b2f      	ldr	r3, [pc, #188]	; (8012514 <xPortStartScheduler+0x134>)
 8012458:	681b      	ldr	r3, [r3, #0]
 801245a:	3b01      	subs	r3, #1
 801245c:	4a2d      	ldr	r2, [pc, #180]	; (8012514 <xPortStartScheduler+0x134>)
 801245e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8012460:	78fb      	ldrb	r3, [r7, #3]
 8012462:	b2db      	uxtb	r3, r3
 8012464:	005b      	lsls	r3, r3, #1
 8012466:	b2db      	uxtb	r3, r3
 8012468:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801246a:	78fb      	ldrb	r3, [r7, #3]
 801246c:	b2db      	uxtb	r3, r3
 801246e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012472:	2b80      	cmp	r3, #128	; 0x80
 8012474:	d0ef      	beq.n	8012456 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8012476:	4b27      	ldr	r3, [pc, #156]	; (8012514 <xPortStartScheduler+0x134>)
 8012478:	681b      	ldr	r3, [r3, #0]
 801247a:	f1c3 0307 	rsb	r3, r3, #7
 801247e:	2b04      	cmp	r3, #4
 8012480:	d00a      	beq.n	8012498 <xPortStartScheduler+0xb8>
	__asm volatile
 8012482:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012486:	f383 8811 	msr	BASEPRI, r3
 801248a:	f3bf 8f6f 	isb	sy
 801248e:	f3bf 8f4f 	dsb	sy
 8012492:	60bb      	str	r3, [r7, #8]
}
 8012494:	bf00      	nop
 8012496:	e7fe      	b.n	8012496 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8012498:	4b1e      	ldr	r3, [pc, #120]	; (8012514 <xPortStartScheduler+0x134>)
 801249a:	681b      	ldr	r3, [r3, #0]
 801249c:	021b      	lsls	r3, r3, #8
 801249e:	4a1d      	ldr	r2, [pc, #116]	; (8012514 <xPortStartScheduler+0x134>)
 80124a0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80124a2:	4b1c      	ldr	r3, [pc, #112]	; (8012514 <xPortStartScheduler+0x134>)
 80124a4:	681b      	ldr	r3, [r3, #0]
 80124a6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80124aa:	4a1a      	ldr	r2, [pc, #104]	; (8012514 <xPortStartScheduler+0x134>)
 80124ac:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80124ae:	687b      	ldr	r3, [r7, #4]
 80124b0:	b2da      	uxtb	r2, r3
 80124b2:	697b      	ldr	r3, [r7, #20]
 80124b4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80124b6:	4b18      	ldr	r3, [pc, #96]	; (8012518 <xPortStartScheduler+0x138>)
 80124b8:	681b      	ldr	r3, [r3, #0]
 80124ba:	4a17      	ldr	r2, [pc, #92]	; (8012518 <xPortStartScheduler+0x138>)
 80124bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80124c0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80124c2:	4b15      	ldr	r3, [pc, #84]	; (8012518 <xPortStartScheduler+0x138>)
 80124c4:	681b      	ldr	r3, [r3, #0]
 80124c6:	4a14      	ldr	r2, [pc, #80]	; (8012518 <xPortStartScheduler+0x138>)
 80124c8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80124cc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80124ce:	f000 f8dd 	bl	801268c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80124d2:	4b12      	ldr	r3, [pc, #72]	; (801251c <xPortStartScheduler+0x13c>)
 80124d4:	2200      	movs	r2, #0
 80124d6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80124d8:	f000 f8fc 	bl	80126d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80124dc:	4b10      	ldr	r3, [pc, #64]	; (8012520 <xPortStartScheduler+0x140>)
 80124de:	681b      	ldr	r3, [r3, #0]
 80124e0:	4a0f      	ldr	r2, [pc, #60]	; (8012520 <xPortStartScheduler+0x140>)
 80124e2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80124e6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80124e8:	f7ff ff66 	bl	80123b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80124ec:	f7ff fa82 	bl	80119f4 <vTaskSwitchContext>
	prvTaskExitError();
 80124f0:	f7ff ff1c 	bl	801232c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80124f4:	2300      	movs	r3, #0
}
 80124f6:	4618      	mov	r0, r3
 80124f8:	3718      	adds	r7, #24
 80124fa:	46bd      	mov	sp, r7
 80124fc:	bd80      	pop	{r7, pc}
 80124fe:	bf00      	nop
 8012500:	e000ed00 	.word	0xe000ed00
 8012504:	410fc271 	.word	0x410fc271
 8012508:	410fc270 	.word	0x410fc270
 801250c:	e000e400 	.word	0xe000e400
 8012510:	20000bd8 	.word	0x20000bd8
 8012514:	20000bdc 	.word	0x20000bdc
 8012518:	e000ed20 	.word	0xe000ed20
 801251c:	2000050c 	.word	0x2000050c
 8012520:	e000ef34 	.word	0xe000ef34

08012524 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8012524:	b480      	push	{r7}
 8012526:	b083      	sub	sp, #12
 8012528:	af00      	add	r7, sp, #0
	__asm volatile
 801252a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801252e:	f383 8811 	msr	BASEPRI, r3
 8012532:	f3bf 8f6f 	isb	sy
 8012536:	f3bf 8f4f 	dsb	sy
 801253a:	607b      	str	r3, [r7, #4]
}
 801253c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 801253e:	4b0f      	ldr	r3, [pc, #60]	; (801257c <vPortEnterCritical+0x58>)
 8012540:	681b      	ldr	r3, [r3, #0]
 8012542:	3301      	adds	r3, #1
 8012544:	4a0d      	ldr	r2, [pc, #52]	; (801257c <vPortEnterCritical+0x58>)
 8012546:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8012548:	4b0c      	ldr	r3, [pc, #48]	; (801257c <vPortEnterCritical+0x58>)
 801254a:	681b      	ldr	r3, [r3, #0]
 801254c:	2b01      	cmp	r3, #1
 801254e:	d10f      	bne.n	8012570 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8012550:	4b0b      	ldr	r3, [pc, #44]	; (8012580 <vPortEnterCritical+0x5c>)
 8012552:	681b      	ldr	r3, [r3, #0]
 8012554:	b2db      	uxtb	r3, r3
 8012556:	2b00      	cmp	r3, #0
 8012558:	d00a      	beq.n	8012570 <vPortEnterCritical+0x4c>
	__asm volatile
 801255a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801255e:	f383 8811 	msr	BASEPRI, r3
 8012562:	f3bf 8f6f 	isb	sy
 8012566:	f3bf 8f4f 	dsb	sy
 801256a:	603b      	str	r3, [r7, #0]
}
 801256c:	bf00      	nop
 801256e:	e7fe      	b.n	801256e <vPortEnterCritical+0x4a>
	}
}
 8012570:	bf00      	nop
 8012572:	370c      	adds	r7, #12
 8012574:	46bd      	mov	sp, r7
 8012576:	f85d 7b04 	ldr.w	r7, [sp], #4
 801257a:	4770      	bx	lr
 801257c:	2000050c 	.word	0x2000050c
 8012580:	e000ed04 	.word	0xe000ed04

08012584 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8012584:	b480      	push	{r7}
 8012586:	b083      	sub	sp, #12
 8012588:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 801258a:	4b12      	ldr	r3, [pc, #72]	; (80125d4 <vPortExitCritical+0x50>)
 801258c:	681b      	ldr	r3, [r3, #0]
 801258e:	2b00      	cmp	r3, #0
 8012590:	d10a      	bne.n	80125a8 <vPortExitCritical+0x24>
	__asm volatile
 8012592:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012596:	f383 8811 	msr	BASEPRI, r3
 801259a:	f3bf 8f6f 	isb	sy
 801259e:	f3bf 8f4f 	dsb	sy
 80125a2:	607b      	str	r3, [r7, #4]
}
 80125a4:	bf00      	nop
 80125a6:	e7fe      	b.n	80125a6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80125a8:	4b0a      	ldr	r3, [pc, #40]	; (80125d4 <vPortExitCritical+0x50>)
 80125aa:	681b      	ldr	r3, [r3, #0]
 80125ac:	3b01      	subs	r3, #1
 80125ae:	4a09      	ldr	r2, [pc, #36]	; (80125d4 <vPortExitCritical+0x50>)
 80125b0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80125b2:	4b08      	ldr	r3, [pc, #32]	; (80125d4 <vPortExitCritical+0x50>)
 80125b4:	681b      	ldr	r3, [r3, #0]
 80125b6:	2b00      	cmp	r3, #0
 80125b8:	d105      	bne.n	80125c6 <vPortExitCritical+0x42>
 80125ba:	2300      	movs	r3, #0
 80125bc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80125be:	683b      	ldr	r3, [r7, #0]
 80125c0:	f383 8811 	msr	BASEPRI, r3
}
 80125c4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80125c6:	bf00      	nop
 80125c8:	370c      	adds	r7, #12
 80125ca:	46bd      	mov	sp, r7
 80125cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125d0:	4770      	bx	lr
 80125d2:	bf00      	nop
 80125d4:	2000050c 	.word	0x2000050c
	...

080125e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80125e0:	f3ef 8009 	mrs	r0, PSP
 80125e4:	f3bf 8f6f 	isb	sy
 80125e8:	4b15      	ldr	r3, [pc, #84]	; (8012640 <pxCurrentTCBConst>)
 80125ea:	681a      	ldr	r2, [r3, #0]
 80125ec:	f01e 0f10 	tst.w	lr, #16
 80125f0:	bf08      	it	eq
 80125f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80125f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80125fa:	6010      	str	r0, [r2, #0]
 80125fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8012600:	f04f 0050 	mov.w	r0, #80	; 0x50
 8012604:	f380 8811 	msr	BASEPRI, r0
 8012608:	f3bf 8f4f 	dsb	sy
 801260c:	f3bf 8f6f 	isb	sy
 8012610:	f7ff f9f0 	bl	80119f4 <vTaskSwitchContext>
 8012614:	f04f 0000 	mov.w	r0, #0
 8012618:	f380 8811 	msr	BASEPRI, r0
 801261c:	bc09      	pop	{r0, r3}
 801261e:	6819      	ldr	r1, [r3, #0]
 8012620:	6808      	ldr	r0, [r1, #0]
 8012622:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012626:	f01e 0f10 	tst.w	lr, #16
 801262a:	bf08      	it	eq
 801262c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8012630:	f380 8809 	msr	PSP, r0
 8012634:	f3bf 8f6f 	isb	sy
 8012638:	4770      	bx	lr
 801263a:	bf00      	nop
 801263c:	f3af 8000 	nop.w

08012640 <pxCurrentTCBConst>:
 8012640:	20000aac 	.word	0x20000aac
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8012644:	bf00      	nop
 8012646:	bf00      	nop

08012648 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8012648:	b580      	push	{r7, lr}
 801264a:	b082      	sub	sp, #8
 801264c:	af00      	add	r7, sp, #0
	__asm volatile
 801264e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012652:	f383 8811 	msr	BASEPRI, r3
 8012656:	f3bf 8f6f 	isb	sy
 801265a:	f3bf 8f4f 	dsb	sy
 801265e:	607b      	str	r3, [r7, #4]
}
 8012660:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8012662:	f7ff f90f 	bl	8011884 <xTaskIncrementTick>
 8012666:	4603      	mov	r3, r0
 8012668:	2b00      	cmp	r3, #0
 801266a:	d003      	beq.n	8012674 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801266c:	4b06      	ldr	r3, [pc, #24]	; (8012688 <SysTick_Handler+0x40>)
 801266e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012672:	601a      	str	r2, [r3, #0]
 8012674:	2300      	movs	r3, #0
 8012676:	603b      	str	r3, [r7, #0]
	__asm volatile
 8012678:	683b      	ldr	r3, [r7, #0]
 801267a:	f383 8811 	msr	BASEPRI, r3
}
 801267e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8012680:	bf00      	nop
 8012682:	3708      	adds	r7, #8
 8012684:	46bd      	mov	sp, r7
 8012686:	bd80      	pop	{r7, pc}
 8012688:	e000ed04 	.word	0xe000ed04

0801268c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801268c:	b480      	push	{r7}
 801268e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8012690:	4b0b      	ldr	r3, [pc, #44]	; (80126c0 <vPortSetupTimerInterrupt+0x34>)
 8012692:	2200      	movs	r2, #0
 8012694:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8012696:	4b0b      	ldr	r3, [pc, #44]	; (80126c4 <vPortSetupTimerInterrupt+0x38>)
 8012698:	2200      	movs	r2, #0
 801269a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801269c:	4b0a      	ldr	r3, [pc, #40]	; (80126c8 <vPortSetupTimerInterrupt+0x3c>)
 801269e:	681b      	ldr	r3, [r3, #0]
 80126a0:	4a0a      	ldr	r2, [pc, #40]	; (80126cc <vPortSetupTimerInterrupt+0x40>)
 80126a2:	fba2 2303 	umull	r2, r3, r2, r3
 80126a6:	099b      	lsrs	r3, r3, #6
 80126a8:	4a09      	ldr	r2, [pc, #36]	; (80126d0 <vPortSetupTimerInterrupt+0x44>)
 80126aa:	3b01      	subs	r3, #1
 80126ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80126ae:	4b04      	ldr	r3, [pc, #16]	; (80126c0 <vPortSetupTimerInterrupt+0x34>)
 80126b0:	2207      	movs	r2, #7
 80126b2:	601a      	str	r2, [r3, #0]
}
 80126b4:	bf00      	nop
 80126b6:	46bd      	mov	sp, r7
 80126b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126bc:	4770      	bx	lr
 80126be:	bf00      	nop
 80126c0:	e000e010 	.word	0xe000e010
 80126c4:	e000e018 	.word	0xe000e018
 80126c8:	20000000 	.word	0x20000000
 80126cc:	10624dd3 	.word	0x10624dd3
 80126d0:	e000e014 	.word	0xe000e014

080126d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80126d4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80126e4 <vPortEnableVFP+0x10>
 80126d8:	6801      	ldr	r1, [r0, #0]
 80126da:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80126de:	6001      	str	r1, [r0, #0]
 80126e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80126e2:	bf00      	nop
 80126e4:	e000ed88 	.word	0xe000ed88

080126e8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80126e8:	b480      	push	{r7}
 80126ea:	b085      	sub	sp, #20
 80126ec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80126ee:	f3ef 8305 	mrs	r3, IPSR
 80126f2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80126f4:	68fb      	ldr	r3, [r7, #12]
 80126f6:	2b0f      	cmp	r3, #15
 80126f8:	d914      	bls.n	8012724 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80126fa:	4a17      	ldr	r2, [pc, #92]	; (8012758 <vPortValidateInterruptPriority+0x70>)
 80126fc:	68fb      	ldr	r3, [r7, #12]
 80126fe:	4413      	add	r3, r2
 8012700:	781b      	ldrb	r3, [r3, #0]
 8012702:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8012704:	4b15      	ldr	r3, [pc, #84]	; (801275c <vPortValidateInterruptPriority+0x74>)
 8012706:	781b      	ldrb	r3, [r3, #0]
 8012708:	7afa      	ldrb	r2, [r7, #11]
 801270a:	429a      	cmp	r2, r3
 801270c:	d20a      	bcs.n	8012724 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 801270e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012712:	f383 8811 	msr	BASEPRI, r3
 8012716:	f3bf 8f6f 	isb	sy
 801271a:	f3bf 8f4f 	dsb	sy
 801271e:	607b      	str	r3, [r7, #4]
}
 8012720:	bf00      	nop
 8012722:	e7fe      	b.n	8012722 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8012724:	4b0e      	ldr	r3, [pc, #56]	; (8012760 <vPortValidateInterruptPriority+0x78>)
 8012726:	681b      	ldr	r3, [r3, #0]
 8012728:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 801272c:	4b0d      	ldr	r3, [pc, #52]	; (8012764 <vPortValidateInterruptPriority+0x7c>)
 801272e:	681b      	ldr	r3, [r3, #0]
 8012730:	429a      	cmp	r2, r3
 8012732:	d90a      	bls.n	801274a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8012734:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012738:	f383 8811 	msr	BASEPRI, r3
 801273c:	f3bf 8f6f 	isb	sy
 8012740:	f3bf 8f4f 	dsb	sy
 8012744:	603b      	str	r3, [r7, #0]
}
 8012746:	bf00      	nop
 8012748:	e7fe      	b.n	8012748 <vPortValidateInterruptPriority+0x60>
	}
 801274a:	bf00      	nop
 801274c:	3714      	adds	r7, #20
 801274e:	46bd      	mov	sp, r7
 8012750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012754:	4770      	bx	lr
 8012756:	bf00      	nop
 8012758:	e000e3f0 	.word	0xe000e3f0
 801275c:	20000bd8 	.word	0x20000bd8
 8012760:	e000ed0c 	.word	0xe000ed0c
 8012764:	20000bdc 	.word	0x20000bdc

08012768 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8012768:	b580      	push	{r7, lr}
 801276a:	b08a      	sub	sp, #40	; 0x28
 801276c:	af00      	add	r7, sp, #0
 801276e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8012770:	2300      	movs	r3, #0
 8012772:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8012774:	f7fe ffcc 	bl	8011710 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8012778:	4b5b      	ldr	r3, [pc, #364]	; (80128e8 <pvPortMalloc+0x180>)
 801277a:	681b      	ldr	r3, [r3, #0]
 801277c:	2b00      	cmp	r3, #0
 801277e:	d101      	bne.n	8012784 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8012780:	f000 f920 	bl	80129c4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8012784:	4b59      	ldr	r3, [pc, #356]	; (80128ec <pvPortMalloc+0x184>)
 8012786:	681a      	ldr	r2, [r3, #0]
 8012788:	687b      	ldr	r3, [r7, #4]
 801278a:	4013      	ands	r3, r2
 801278c:	2b00      	cmp	r3, #0
 801278e:	f040 8093 	bne.w	80128b8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8012792:	687b      	ldr	r3, [r7, #4]
 8012794:	2b00      	cmp	r3, #0
 8012796:	d01d      	beq.n	80127d4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8012798:	2208      	movs	r2, #8
 801279a:	687b      	ldr	r3, [r7, #4]
 801279c:	4413      	add	r3, r2
 801279e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80127a0:	687b      	ldr	r3, [r7, #4]
 80127a2:	f003 0307 	and.w	r3, r3, #7
 80127a6:	2b00      	cmp	r3, #0
 80127a8:	d014      	beq.n	80127d4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80127aa:	687b      	ldr	r3, [r7, #4]
 80127ac:	f023 0307 	bic.w	r3, r3, #7
 80127b0:	3308      	adds	r3, #8
 80127b2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80127b4:	687b      	ldr	r3, [r7, #4]
 80127b6:	f003 0307 	and.w	r3, r3, #7
 80127ba:	2b00      	cmp	r3, #0
 80127bc:	d00a      	beq.n	80127d4 <pvPortMalloc+0x6c>
	__asm volatile
 80127be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80127c2:	f383 8811 	msr	BASEPRI, r3
 80127c6:	f3bf 8f6f 	isb	sy
 80127ca:	f3bf 8f4f 	dsb	sy
 80127ce:	617b      	str	r3, [r7, #20]
}
 80127d0:	bf00      	nop
 80127d2:	e7fe      	b.n	80127d2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80127d4:	687b      	ldr	r3, [r7, #4]
 80127d6:	2b00      	cmp	r3, #0
 80127d8:	d06e      	beq.n	80128b8 <pvPortMalloc+0x150>
 80127da:	4b45      	ldr	r3, [pc, #276]	; (80128f0 <pvPortMalloc+0x188>)
 80127dc:	681b      	ldr	r3, [r3, #0]
 80127de:	687a      	ldr	r2, [r7, #4]
 80127e0:	429a      	cmp	r2, r3
 80127e2:	d869      	bhi.n	80128b8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80127e4:	4b43      	ldr	r3, [pc, #268]	; (80128f4 <pvPortMalloc+0x18c>)
 80127e6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80127e8:	4b42      	ldr	r3, [pc, #264]	; (80128f4 <pvPortMalloc+0x18c>)
 80127ea:	681b      	ldr	r3, [r3, #0]
 80127ec:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80127ee:	e004      	b.n	80127fa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80127f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80127f2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80127f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80127f6:	681b      	ldr	r3, [r3, #0]
 80127f8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80127fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80127fc:	685b      	ldr	r3, [r3, #4]
 80127fe:	687a      	ldr	r2, [r7, #4]
 8012800:	429a      	cmp	r2, r3
 8012802:	d903      	bls.n	801280c <pvPortMalloc+0xa4>
 8012804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012806:	681b      	ldr	r3, [r3, #0]
 8012808:	2b00      	cmp	r3, #0
 801280a:	d1f1      	bne.n	80127f0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 801280c:	4b36      	ldr	r3, [pc, #216]	; (80128e8 <pvPortMalloc+0x180>)
 801280e:	681b      	ldr	r3, [r3, #0]
 8012810:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012812:	429a      	cmp	r2, r3
 8012814:	d050      	beq.n	80128b8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8012816:	6a3b      	ldr	r3, [r7, #32]
 8012818:	681b      	ldr	r3, [r3, #0]
 801281a:	2208      	movs	r2, #8
 801281c:	4413      	add	r3, r2
 801281e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8012820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012822:	681a      	ldr	r2, [r3, #0]
 8012824:	6a3b      	ldr	r3, [r7, #32]
 8012826:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8012828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801282a:	685a      	ldr	r2, [r3, #4]
 801282c:	687b      	ldr	r3, [r7, #4]
 801282e:	1ad2      	subs	r2, r2, r3
 8012830:	2308      	movs	r3, #8
 8012832:	005b      	lsls	r3, r3, #1
 8012834:	429a      	cmp	r2, r3
 8012836:	d91f      	bls.n	8012878 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8012838:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801283a:	687b      	ldr	r3, [r7, #4]
 801283c:	4413      	add	r3, r2
 801283e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8012840:	69bb      	ldr	r3, [r7, #24]
 8012842:	f003 0307 	and.w	r3, r3, #7
 8012846:	2b00      	cmp	r3, #0
 8012848:	d00a      	beq.n	8012860 <pvPortMalloc+0xf8>
	__asm volatile
 801284a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801284e:	f383 8811 	msr	BASEPRI, r3
 8012852:	f3bf 8f6f 	isb	sy
 8012856:	f3bf 8f4f 	dsb	sy
 801285a:	613b      	str	r3, [r7, #16]
}
 801285c:	bf00      	nop
 801285e:	e7fe      	b.n	801285e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8012860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012862:	685a      	ldr	r2, [r3, #4]
 8012864:	687b      	ldr	r3, [r7, #4]
 8012866:	1ad2      	subs	r2, r2, r3
 8012868:	69bb      	ldr	r3, [r7, #24]
 801286a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 801286c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801286e:	687a      	ldr	r2, [r7, #4]
 8012870:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8012872:	69b8      	ldr	r0, [r7, #24]
 8012874:	f000 f908 	bl	8012a88 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8012878:	4b1d      	ldr	r3, [pc, #116]	; (80128f0 <pvPortMalloc+0x188>)
 801287a:	681a      	ldr	r2, [r3, #0]
 801287c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801287e:	685b      	ldr	r3, [r3, #4]
 8012880:	1ad3      	subs	r3, r2, r3
 8012882:	4a1b      	ldr	r2, [pc, #108]	; (80128f0 <pvPortMalloc+0x188>)
 8012884:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8012886:	4b1a      	ldr	r3, [pc, #104]	; (80128f0 <pvPortMalloc+0x188>)
 8012888:	681a      	ldr	r2, [r3, #0]
 801288a:	4b1b      	ldr	r3, [pc, #108]	; (80128f8 <pvPortMalloc+0x190>)
 801288c:	681b      	ldr	r3, [r3, #0]
 801288e:	429a      	cmp	r2, r3
 8012890:	d203      	bcs.n	801289a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8012892:	4b17      	ldr	r3, [pc, #92]	; (80128f0 <pvPortMalloc+0x188>)
 8012894:	681b      	ldr	r3, [r3, #0]
 8012896:	4a18      	ldr	r2, [pc, #96]	; (80128f8 <pvPortMalloc+0x190>)
 8012898:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 801289a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801289c:	685a      	ldr	r2, [r3, #4]
 801289e:	4b13      	ldr	r3, [pc, #76]	; (80128ec <pvPortMalloc+0x184>)
 80128a0:	681b      	ldr	r3, [r3, #0]
 80128a2:	431a      	orrs	r2, r3
 80128a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80128a6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80128a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80128aa:	2200      	movs	r2, #0
 80128ac:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80128ae:	4b13      	ldr	r3, [pc, #76]	; (80128fc <pvPortMalloc+0x194>)
 80128b0:	681b      	ldr	r3, [r3, #0]
 80128b2:	3301      	adds	r3, #1
 80128b4:	4a11      	ldr	r2, [pc, #68]	; (80128fc <pvPortMalloc+0x194>)
 80128b6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80128b8:	f7fe ff38 	bl	801172c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80128bc:	69fb      	ldr	r3, [r7, #28]
 80128be:	f003 0307 	and.w	r3, r3, #7
 80128c2:	2b00      	cmp	r3, #0
 80128c4:	d00a      	beq.n	80128dc <pvPortMalloc+0x174>
	__asm volatile
 80128c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80128ca:	f383 8811 	msr	BASEPRI, r3
 80128ce:	f3bf 8f6f 	isb	sy
 80128d2:	f3bf 8f4f 	dsb	sy
 80128d6:	60fb      	str	r3, [r7, #12]
}
 80128d8:	bf00      	nop
 80128da:	e7fe      	b.n	80128da <pvPortMalloc+0x172>
	return pvReturn;
 80128dc:	69fb      	ldr	r3, [r7, #28]
}
 80128de:	4618      	mov	r0, r3
 80128e0:	3728      	adds	r7, #40	; 0x28
 80128e2:	46bd      	mov	sp, r7
 80128e4:	bd80      	pop	{r7, pc}
 80128e6:	bf00      	nop
 80128e8:	20004be8 	.word	0x20004be8
 80128ec:	20004bfc 	.word	0x20004bfc
 80128f0:	20004bec 	.word	0x20004bec
 80128f4:	20004be0 	.word	0x20004be0
 80128f8:	20004bf0 	.word	0x20004bf0
 80128fc:	20004bf4 	.word	0x20004bf4

08012900 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8012900:	b580      	push	{r7, lr}
 8012902:	b086      	sub	sp, #24
 8012904:	af00      	add	r7, sp, #0
 8012906:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8012908:	687b      	ldr	r3, [r7, #4]
 801290a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 801290c:	687b      	ldr	r3, [r7, #4]
 801290e:	2b00      	cmp	r3, #0
 8012910:	d04d      	beq.n	80129ae <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8012912:	2308      	movs	r3, #8
 8012914:	425b      	negs	r3, r3
 8012916:	697a      	ldr	r2, [r7, #20]
 8012918:	4413      	add	r3, r2
 801291a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 801291c:	697b      	ldr	r3, [r7, #20]
 801291e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8012920:	693b      	ldr	r3, [r7, #16]
 8012922:	685a      	ldr	r2, [r3, #4]
 8012924:	4b24      	ldr	r3, [pc, #144]	; (80129b8 <vPortFree+0xb8>)
 8012926:	681b      	ldr	r3, [r3, #0]
 8012928:	4013      	ands	r3, r2
 801292a:	2b00      	cmp	r3, #0
 801292c:	d10a      	bne.n	8012944 <vPortFree+0x44>
	__asm volatile
 801292e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012932:	f383 8811 	msr	BASEPRI, r3
 8012936:	f3bf 8f6f 	isb	sy
 801293a:	f3bf 8f4f 	dsb	sy
 801293e:	60fb      	str	r3, [r7, #12]
}
 8012940:	bf00      	nop
 8012942:	e7fe      	b.n	8012942 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8012944:	693b      	ldr	r3, [r7, #16]
 8012946:	681b      	ldr	r3, [r3, #0]
 8012948:	2b00      	cmp	r3, #0
 801294a:	d00a      	beq.n	8012962 <vPortFree+0x62>
	__asm volatile
 801294c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012950:	f383 8811 	msr	BASEPRI, r3
 8012954:	f3bf 8f6f 	isb	sy
 8012958:	f3bf 8f4f 	dsb	sy
 801295c:	60bb      	str	r3, [r7, #8]
}
 801295e:	bf00      	nop
 8012960:	e7fe      	b.n	8012960 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8012962:	693b      	ldr	r3, [r7, #16]
 8012964:	685a      	ldr	r2, [r3, #4]
 8012966:	4b14      	ldr	r3, [pc, #80]	; (80129b8 <vPortFree+0xb8>)
 8012968:	681b      	ldr	r3, [r3, #0]
 801296a:	4013      	ands	r3, r2
 801296c:	2b00      	cmp	r3, #0
 801296e:	d01e      	beq.n	80129ae <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8012970:	693b      	ldr	r3, [r7, #16]
 8012972:	681b      	ldr	r3, [r3, #0]
 8012974:	2b00      	cmp	r3, #0
 8012976:	d11a      	bne.n	80129ae <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8012978:	693b      	ldr	r3, [r7, #16]
 801297a:	685a      	ldr	r2, [r3, #4]
 801297c:	4b0e      	ldr	r3, [pc, #56]	; (80129b8 <vPortFree+0xb8>)
 801297e:	681b      	ldr	r3, [r3, #0]
 8012980:	43db      	mvns	r3, r3
 8012982:	401a      	ands	r2, r3
 8012984:	693b      	ldr	r3, [r7, #16]
 8012986:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8012988:	f7fe fec2 	bl	8011710 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 801298c:	693b      	ldr	r3, [r7, #16]
 801298e:	685a      	ldr	r2, [r3, #4]
 8012990:	4b0a      	ldr	r3, [pc, #40]	; (80129bc <vPortFree+0xbc>)
 8012992:	681b      	ldr	r3, [r3, #0]
 8012994:	4413      	add	r3, r2
 8012996:	4a09      	ldr	r2, [pc, #36]	; (80129bc <vPortFree+0xbc>)
 8012998:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 801299a:	6938      	ldr	r0, [r7, #16]
 801299c:	f000 f874 	bl	8012a88 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80129a0:	4b07      	ldr	r3, [pc, #28]	; (80129c0 <vPortFree+0xc0>)
 80129a2:	681b      	ldr	r3, [r3, #0]
 80129a4:	3301      	adds	r3, #1
 80129a6:	4a06      	ldr	r2, [pc, #24]	; (80129c0 <vPortFree+0xc0>)
 80129a8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80129aa:	f7fe febf 	bl	801172c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80129ae:	bf00      	nop
 80129b0:	3718      	adds	r7, #24
 80129b2:	46bd      	mov	sp, r7
 80129b4:	bd80      	pop	{r7, pc}
 80129b6:	bf00      	nop
 80129b8:	20004bfc 	.word	0x20004bfc
 80129bc:	20004bec 	.word	0x20004bec
 80129c0:	20004bf8 	.word	0x20004bf8

080129c4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80129c4:	b480      	push	{r7}
 80129c6:	b085      	sub	sp, #20
 80129c8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80129ca:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80129ce:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80129d0:	4b27      	ldr	r3, [pc, #156]	; (8012a70 <prvHeapInit+0xac>)
 80129d2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80129d4:	68fb      	ldr	r3, [r7, #12]
 80129d6:	f003 0307 	and.w	r3, r3, #7
 80129da:	2b00      	cmp	r3, #0
 80129dc:	d00c      	beq.n	80129f8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80129de:	68fb      	ldr	r3, [r7, #12]
 80129e0:	3307      	adds	r3, #7
 80129e2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80129e4:	68fb      	ldr	r3, [r7, #12]
 80129e6:	f023 0307 	bic.w	r3, r3, #7
 80129ea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80129ec:	68ba      	ldr	r2, [r7, #8]
 80129ee:	68fb      	ldr	r3, [r7, #12]
 80129f0:	1ad3      	subs	r3, r2, r3
 80129f2:	4a1f      	ldr	r2, [pc, #124]	; (8012a70 <prvHeapInit+0xac>)
 80129f4:	4413      	add	r3, r2
 80129f6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80129f8:	68fb      	ldr	r3, [r7, #12]
 80129fa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80129fc:	4a1d      	ldr	r2, [pc, #116]	; (8012a74 <prvHeapInit+0xb0>)
 80129fe:	687b      	ldr	r3, [r7, #4]
 8012a00:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8012a02:	4b1c      	ldr	r3, [pc, #112]	; (8012a74 <prvHeapInit+0xb0>)
 8012a04:	2200      	movs	r2, #0
 8012a06:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8012a08:	687b      	ldr	r3, [r7, #4]
 8012a0a:	68ba      	ldr	r2, [r7, #8]
 8012a0c:	4413      	add	r3, r2
 8012a0e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8012a10:	2208      	movs	r2, #8
 8012a12:	68fb      	ldr	r3, [r7, #12]
 8012a14:	1a9b      	subs	r3, r3, r2
 8012a16:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8012a18:	68fb      	ldr	r3, [r7, #12]
 8012a1a:	f023 0307 	bic.w	r3, r3, #7
 8012a1e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8012a20:	68fb      	ldr	r3, [r7, #12]
 8012a22:	4a15      	ldr	r2, [pc, #84]	; (8012a78 <prvHeapInit+0xb4>)
 8012a24:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8012a26:	4b14      	ldr	r3, [pc, #80]	; (8012a78 <prvHeapInit+0xb4>)
 8012a28:	681b      	ldr	r3, [r3, #0]
 8012a2a:	2200      	movs	r2, #0
 8012a2c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8012a2e:	4b12      	ldr	r3, [pc, #72]	; (8012a78 <prvHeapInit+0xb4>)
 8012a30:	681b      	ldr	r3, [r3, #0]
 8012a32:	2200      	movs	r2, #0
 8012a34:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8012a36:	687b      	ldr	r3, [r7, #4]
 8012a38:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8012a3a:	683b      	ldr	r3, [r7, #0]
 8012a3c:	68fa      	ldr	r2, [r7, #12]
 8012a3e:	1ad2      	subs	r2, r2, r3
 8012a40:	683b      	ldr	r3, [r7, #0]
 8012a42:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8012a44:	4b0c      	ldr	r3, [pc, #48]	; (8012a78 <prvHeapInit+0xb4>)
 8012a46:	681a      	ldr	r2, [r3, #0]
 8012a48:	683b      	ldr	r3, [r7, #0]
 8012a4a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012a4c:	683b      	ldr	r3, [r7, #0]
 8012a4e:	685b      	ldr	r3, [r3, #4]
 8012a50:	4a0a      	ldr	r2, [pc, #40]	; (8012a7c <prvHeapInit+0xb8>)
 8012a52:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012a54:	683b      	ldr	r3, [r7, #0]
 8012a56:	685b      	ldr	r3, [r3, #4]
 8012a58:	4a09      	ldr	r2, [pc, #36]	; (8012a80 <prvHeapInit+0xbc>)
 8012a5a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8012a5c:	4b09      	ldr	r3, [pc, #36]	; (8012a84 <prvHeapInit+0xc0>)
 8012a5e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8012a62:	601a      	str	r2, [r3, #0]
}
 8012a64:	bf00      	nop
 8012a66:	3714      	adds	r7, #20
 8012a68:	46bd      	mov	sp, r7
 8012a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a6e:	4770      	bx	lr
 8012a70:	20000be0 	.word	0x20000be0
 8012a74:	20004be0 	.word	0x20004be0
 8012a78:	20004be8 	.word	0x20004be8
 8012a7c:	20004bf0 	.word	0x20004bf0
 8012a80:	20004bec 	.word	0x20004bec
 8012a84:	20004bfc 	.word	0x20004bfc

08012a88 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8012a88:	b480      	push	{r7}
 8012a8a:	b085      	sub	sp, #20
 8012a8c:	af00      	add	r7, sp, #0
 8012a8e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8012a90:	4b28      	ldr	r3, [pc, #160]	; (8012b34 <prvInsertBlockIntoFreeList+0xac>)
 8012a92:	60fb      	str	r3, [r7, #12]
 8012a94:	e002      	b.n	8012a9c <prvInsertBlockIntoFreeList+0x14>
 8012a96:	68fb      	ldr	r3, [r7, #12]
 8012a98:	681b      	ldr	r3, [r3, #0]
 8012a9a:	60fb      	str	r3, [r7, #12]
 8012a9c:	68fb      	ldr	r3, [r7, #12]
 8012a9e:	681b      	ldr	r3, [r3, #0]
 8012aa0:	687a      	ldr	r2, [r7, #4]
 8012aa2:	429a      	cmp	r2, r3
 8012aa4:	d8f7      	bhi.n	8012a96 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8012aa6:	68fb      	ldr	r3, [r7, #12]
 8012aa8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8012aaa:	68fb      	ldr	r3, [r7, #12]
 8012aac:	685b      	ldr	r3, [r3, #4]
 8012aae:	68ba      	ldr	r2, [r7, #8]
 8012ab0:	4413      	add	r3, r2
 8012ab2:	687a      	ldr	r2, [r7, #4]
 8012ab4:	429a      	cmp	r2, r3
 8012ab6:	d108      	bne.n	8012aca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8012ab8:	68fb      	ldr	r3, [r7, #12]
 8012aba:	685a      	ldr	r2, [r3, #4]
 8012abc:	687b      	ldr	r3, [r7, #4]
 8012abe:	685b      	ldr	r3, [r3, #4]
 8012ac0:	441a      	add	r2, r3
 8012ac2:	68fb      	ldr	r3, [r7, #12]
 8012ac4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8012ac6:	68fb      	ldr	r3, [r7, #12]
 8012ac8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8012aca:	687b      	ldr	r3, [r7, #4]
 8012acc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8012ace:	687b      	ldr	r3, [r7, #4]
 8012ad0:	685b      	ldr	r3, [r3, #4]
 8012ad2:	68ba      	ldr	r2, [r7, #8]
 8012ad4:	441a      	add	r2, r3
 8012ad6:	68fb      	ldr	r3, [r7, #12]
 8012ad8:	681b      	ldr	r3, [r3, #0]
 8012ada:	429a      	cmp	r2, r3
 8012adc:	d118      	bne.n	8012b10 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8012ade:	68fb      	ldr	r3, [r7, #12]
 8012ae0:	681a      	ldr	r2, [r3, #0]
 8012ae2:	4b15      	ldr	r3, [pc, #84]	; (8012b38 <prvInsertBlockIntoFreeList+0xb0>)
 8012ae4:	681b      	ldr	r3, [r3, #0]
 8012ae6:	429a      	cmp	r2, r3
 8012ae8:	d00d      	beq.n	8012b06 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8012aea:	687b      	ldr	r3, [r7, #4]
 8012aec:	685a      	ldr	r2, [r3, #4]
 8012aee:	68fb      	ldr	r3, [r7, #12]
 8012af0:	681b      	ldr	r3, [r3, #0]
 8012af2:	685b      	ldr	r3, [r3, #4]
 8012af4:	441a      	add	r2, r3
 8012af6:	687b      	ldr	r3, [r7, #4]
 8012af8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8012afa:	68fb      	ldr	r3, [r7, #12]
 8012afc:	681b      	ldr	r3, [r3, #0]
 8012afe:	681a      	ldr	r2, [r3, #0]
 8012b00:	687b      	ldr	r3, [r7, #4]
 8012b02:	601a      	str	r2, [r3, #0]
 8012b04:	e008      	b.n	8012b18 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8012b06:	4b0c      	ldr	r3, [pc, #48]	; (8012b38 <prvInsertBlockIntoFreeList+0xb0>)
 8012b08:	681a      	ldr	r2, [r3, #0]
 8012b0a:	687b      	ldr	r3, [r7, #4]
 8012b0c:	601a      	str	r2, [r3, #0]
 8012b0e:	e003      	b.n	8012b18 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8012b10:	68fb      	ldr	r3, [r7, #12]
 8012b12:	681a      	ldr	r2, [r3, #0]
 8012b14:	687b      	ldr	r3, [r7, #4]
 8012b16:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8012b18:	68fa      	ldr	r2, [r7, #12]
 8012b1a:	687b      	ldr	r3, [r7, #4]
 8012b1c:	429a      	cmp	r2, r3
 8012b1e:	d002      	beq.n	8012b26 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8012b20:	68fb      	ldr	r3, [r7, #12]
 8012b22:	687a      	ldr	r2, [r7, #4]
 8012b24:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012b26:	bf00      	nop
 8012b28:	3714      	adds	r7, #20
 8012b2a:	46bd      	mov	sp, r7
 8012b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b30:	4770      	bx	lr
 8012b32:	bf00      	nop
 8012b34:	20004be0 	.word	0x20004be0
 8012b38:	20004be8 	.word	0x20004be8

08012b3c <__errno>:
 8012b3c:	4b01      	ldr	r3, [pc, #4]	; (8012b44 <__errno+0x8>)
 8012b3e:	6818      	ldr	r0, [r3, #0]
 8012b40:	4770      	bx	lr
 8012b42:	bf00      	nop
 8012b44:	20000510 	.word	0x20000510

08012b48 <std>:
 8012b48:	2300      	movs	r3, #0
 8012b4a:	b510      	push	{r4, lr}
 8012b4c:	4604      	mov	r4, r0
 8012b4e:	e9c0 3300 	strd	r3, r3, [r0]
 8012b52:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012b56:	6083      	str	r3, [r0, #8]
 8012b58:	8181      	strh	r1, [r0, #12]
 8012b5a:	6643      	str	r3, [r0, #100]	; 0x64
 8012b5c:	81c2      	strh	r2, [r0, #14]
 8012b5e:	6183      	str	r3, [r0, #24]
 8012b60:	4619      	mov	r1, r3
 8012b62:	2208      	movs	r2, #8
 8012b64:	305c      	adds	r0, #92	; 0x5c
 8012b66:	f000 f91a 	bl	8012d9e <memset>
 8012b6a:	4b05      	ldr	r3, [pc, #20]	; (8012b80 <std+0x38>)
 8012b6c:	6263      	str	r3, [r4, #36]	; 0x24
 8012b6e:	4b05      	ldr	r3, [pc, #20]	; (8012b84 <std+0x3c>)
 8012b70:	62a3      	str	r3, [r4, #40]	; 0x28
 8012b72:	4b05      	ldr	r3, [pc, #20]	; (8012b88 <std+0x40>)
 8012b74:	62e3      	str	r3, [r4, #44]	; 0x2c
 8012b76:	4b05      	ldr	r3, [pc, #20]	; (8012b8c <std+0x44>)
 8012b78:	6224      	str	r4, [r4, #32]
 8012b7a:	6323      	str	r3, [r4, #48]	; 0x30
 8012b7c:	bd10      	pop	{r4, pc}
 8012b7e:	bf00      	nop
 8012b80:	080139c9 	.word	0x080139c9
 8012b84:	080139eb 	.word	0x080139eb
 8012b88:	08013a23 	.word	0x08013a23
 8012b8c:	08013a47 	.word	0x08013a47

08012b90 <_cleanup_r>:
 8012b90:	4901      	ldr	r1, [pc, #4]	; (8012b98 <_cleanup_r+0x8>)
 8012b92:	f000 b8af 	b.w	8012cf4 <_fwalk_reent>
 8012b96:	bf00      	nop
 8012b98:	08014a5d 	.word	0x08014a5d

08012b9c <__sfmoreglue>:
 8012b9c:	b570      	push	{r4, r5, r6, lr}
 8012b9e:	1e4a      	subs	r2, r1, #1
 8012ba0:	2568      	movs	r5, #104	; 0x68
 8012ba2:	4355      	muls	r5, r2
 8012ba4:	460e      	mov	r6, r1
 8012ba6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8012baa:	f000 f901 	bl	8012db0 <_malloc_r>
 8012bae:	4604      	mov	r4, r0
 8012bb0:	b140      	cbz	r0, 8012bc4 <__sfmoreglue+0x28>
 8012bb2:	2100      	movs	r1, #0
 8012bb4:	e9c0 1600 	strd	r1, r6, [r0]
 8012bb8:	300c      	adds	r0, #12
 8012bba:	60a0      	str	r0, [r4, #8]
 8012bbc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8012bc0:	f000 f8ed 	bl	8012d9e <memset>
 8012bc4:	4620      	mov	r0, r4
 8012bc6:	bd70      	pop	{r4, r5, r6, pc}

08012bc8 <__sfp_lock_acquire>:
 8012bc8:	4801      	ldr	r0, [pc, #4]	; (8012bd0 <__sfp_lock_acquire+0x8>)
 8012bca:	f000 b8d8 	b.w	8012d7e <__retarget_lock_acquire_recursive>
 8012bce:	bf00      	nop
 8012bd0:	20004f84 	.word	0x20004f84

08012bd4 <__sfp_lock_release>:
 8012bd4:	4801      	ldr	r0, [pc, #4]	; (8012bdc <__sfp_lock_release+0x8>)
 8012bd6:	f000 b8d3 	b.w	8012d80 <__retarget_lock_release_recursive>
 8012bda:	bf00      	nop
 8012bdc:	20004f84 	.word	0x20004f84

08012be0 <__sinit_lock_acquire>:
 8012be0:	4801      	ldr	r0, [pc, #4]	; (8012be8 <__sinit_lock_acquire+0x8>)
 8012be2:	f000 b8cc 	b.w	8012d7e <__retarget_lock_acquire_recursive>
 8012be6:	bf00      	nop
 8012be8:	20004f7f 	.word	0x20004f7f

08012bec <__sinit_lock_release>:
 8012bec:	4801      	ldr	r0, [pc, #4]	; (8012bf4 <__sinit_lock_release+0x8>)
 8012bee:	f000 b8c7 	b.w	8012d80 <__retarget_lock_release_recursive>
 8012bf2:	bf00      	nop
 8012bf4:	20004f7f 	.word	0x20004f7f

08012bf8 <__sinit>:
 8012bf8:	b510      	push	{r4, lr}
 8012bfa:	4604      	mov	r4, r0
 8012bfc:	f7ff fff0 	bl	8012be0 <__sinit_lock_acquire>
 8012c00:	69a3      	ldr	r3, [r4, #24]
 8012c02:	b11b      	cbz	r3, 8012c0c <__sinit+0x14>
 8012c04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012c08:	f7ff bff0 	b.w	8012bec <__sinit_lock_release>
 8012c0c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8012c10:	6523      	str	r3, [r4, #80]	; 0x50
 8012c12:	4b13      	ldr	r3, [pc, #76]	; (8012c60 <__sinit+0x68>)
 8012c14:	4a13      	ldr	r2, [pc, #76]	; (8012c64 <__sinit+0x6c>)
 8012c16:	681b      	ldr	r3, [r3, #0]
 8012c18:	62a2      	str	r2, [r4, #40]	; 0x28
 8012c1a:	42a3      	cmp	r3, r4
 8012c1c:	bf04      	itt	eq
 8012c1e:	2301      	moveq	r3, #1
 8012c20:	61a3      	streq	r3, [r4, #24]
 8012c22:	4620      	mov	r0, r4
 8012c24:	f000 f820 	bl	8012c68 <__sfp>
 8012c28:	6060      	str	r0, [r4, #4]
 8012c2a:	4620      	mov	r0, r4
 8012c2c:	f000 f81c 	bl	8012c68 <__sfp>
 8012c30:	60a0      	str	r0, [r4, #8]
 8012c32:	4620      	mov	r0, r4
 8012c34:	f000 f818 	bl	8012c68 <__sfp>
 8012c38:	2200      	movs	r2, #0
 8012c3a:	60e0      	str	r0, [r4, #12]
 8012c3c:	2104      	movs	r1, #4
 8012c3e:	6860      	ldr	r0, [r4, #4]
 8012c40:	f7ff ff82 	bl	8012b48 <std>
 8012c44:	68a0      	ldr	r0, [r4, #8]
 8012c46:	2201      	movs	r2, #1
 8012c48:	2109      	movs	r1, #9
 8012c4a:	f7ff ff7d 	bl	8012b48 <std>
 8012c4e:	68e0      	ldr	r0, [r4, #12]
 8012c50:	2202      	movs	r2, #2
 8012c52:	2112      	movs	r1, #18
 8012c54:	f7ff ff78 	bl	8012b48 <std>
 8012c58:	2301      	movs	r3, #1
 8012c5a:	61a3      	str	r3, [r4, #24]
 8012c5c:	e7d2      	b.n	8012c04 <__sinit+0xc>
 8012c5e:	bf00      	nop
 8012c60:	08016518 	.word	0x08016518
 8012c64:	08012b91 	.word	0x08012b91

08012c68 <__sfp>:
 8012c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012c6a:	4607      	mov	r7, r0
 8012c6c:	f7ff ffac 	bl	8012bc8 <__sfp_lock_acquire>
 8012c70:	4b1e      	ldr	r3, [pc, #120]	; (8012cec <__sfp+0x84>)
 8012c72:	681e      	ldr	r6, [r3, #0]
 8012c74:	69b3      	ldr	r3, [r6, #24]
 8012c76:	b913      	cbnz	r3, 8012c7e <__sfp+0x16>
 8012c78:	4630      	mov	r0, r6
 8012c7a:	f7ff ffbd 	bl	8012bf8 <__sinit>
 8012c7e:	3648      	adds	r6, #72	; 0x48
 8012c80:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8012c84:	3b01      	subs	r3, #1
 8012c86:	d503      	bpl.n	8012c90 <__sfp+0x28>
 8012c88:	6833      	ldr	r3, [r6, #0]
 8012c8a:	b30b      	cbz	r3, 8012cd0 <__sfp+0x68>
 8012c8c:	6836      	ldr	r6, [r6, #0]
 8012c8e:	e7f7      	b.n	8012c80 <__sfp+0x18>
 8012c90:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8012c94:	b9d5      	cbnz	r5, 8012ccc <__sfp+0x64>
 8012c96:	4b16      	ldr	r3, [pc, #88]	; (8012cf0 <__sfp+0x88>)
 8012c98:	60e3      	str	r3, [r4, #12]
 8012c9a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8012c9e:	6665      	str	r5, [r4, #100]	; 0x64
 8012ca0:	f000 f86c 	bl	8012d7c <__retarget_lock_init_recursive>
 8012ca4:	f7ff ff96 	bl	8012bd4 <__sfp_lock_release>
 8012ca8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8012cac:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8012cb0:	6025      	str	r5, [r4, #0]
 8012cb2:	61a5      	str	r5, [r4, #24]
 8012cb4:	2208      	movs	r2, #8
 8012cb6:	4629      	mov	r1, r5
 8012cb8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8012cbc:	f000 f86f 	bl	8012d9e <memset>
 8012cc0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8012cc4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8012cc8:	4620      	mov	r0, r4
 8012cca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012ccc:	3468      	adds	r4, #104	; 0x68
 8012cce:	e7d9      	b.n	8012c84 <__sfp+0x1c>
 8012cd0:	2104      	movs	r1, #4
 8012cd2:	4638      	mov	r0, r7
 8012cd4:	f7ff ff62 	bl	8012b9c <__sfmoreglue>
 8012cd8:	4604      	mov	r4, r0
 8012cda:	6030      	str	r0, [r6, #0]
 8012cdc:	2800      	cmp	r0, #0
 8012cde:	d1d5      	bne.n	8012c8c <__sfp+0x24>
 8012ce0:	f7ff ff78 	bl	8012bd4 <__sfp_lock_release>
 8012ce4:	230c      	movs	r3, #12
 8012ce6:	603b      	str	r3, [r7, #0]
 8012ce8:	e7ee      	b.n	8012cc8 <__sfp+0x60>
 8012cea:	bf00      	nop
 8012cec:	08016518 	.word	0x08016518
 8012cf0:	ffff0001 	.word	0xffff0001

08012cf4 <_fwalk_reent>:
 8012cf4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012cf8:	4606      	mov	r6, r0
 8012cfa:	4688      	mov	r8, r1
 8012cfc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8012d00:	2700      	movs	r7, #0
 8012d02:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012d06:	f1b9 0901 	subs.w	r9, r9, #1
 8012d0a:	d505      	bpl.n	8012d18 <_fwalk_reent+0x24>
 8012d0c:	6824      	ldr	r4, [r4, #0]
 8012d0e:	2c00      	cmp	r4, #0
 8012d10:	d1f7      	bne.n	8012d02 <_fwalk_reent+0xe>
 8012d12:	4638      	mov	r0, r7
 8012d14:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012d18:	89ab      	ldrh	r3, [r5, #12]
 8012d1a:	2b01      	cmp	r3, #1
 8012d1c:	d907      	bls.n	8012d2e <_fwalk_reent+0x3a>
 8012d1e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012d22:	3301      	adds	r3, #1
 8012d24:	d003      	beq.n	8012d2e <_fwalk_reent+0x3a>
 8012d26:	4629      	mov	r1, r5
 8012d28:	4630      	mov	r0, r6
 8012d2a:	47c0      	blx	r8
 8012d2c:	4307      	orrs	r7, r0
 8012d2e:	3568      	adds	r5, #104	; 0x68
 8012d30:	e7e9      	b.n	8012d06 <_fwalk_reent+0x12>
	...

08012d34 <__libc_init_array>:
 8012d34:	b570      	push	{r4, r5, r6, lr}
 8012d36:	4d0d      	ldr	r5, [pc, #52]	; (8012d6c <__libc_init_array+0x38>)
 8012d38:	4c0d      	ldr	r4, [pc, #52]	; (8012d70 <__libc_init_array+0x3c>)
 8012d3a:	1b64      	subs	r4, r4, r5
 8012d3c:	10a4      	asrs	r4, r4, #2
 8012d3e:	2600      	movs	r6, #0
 8012d40:	42a6      	cmp	r6, r4
 8012d42:	d109      	bne.n	8012d58 <__libc_init_array+0x24>
 8012d44:	4d0b      	ldr	r5, [pc, #44]	; (8012d74 <__libc_init_array+0x40>)
 8012d46:	4c0c      	ldr	r4, [pc, #48]	; (8012d78 <__libc_init_array+0x44>)
 8012d48:	f002 fd6e 	bl	8015828 <_init>
 8012d4c:	1b64      	subs	r4, r4, r5
 8012d4e:	10a4      	asrs	r4, r4, #2
 8012d50:	2600      	movs	r6, #0
 8012d52:	42a6      	cmp	r6, r4
 8012d54:	d105      	bne.n	8012d62 <__libc_init_array+0x2e>
 8012d56:	bd70      	pop	{r4, r5, r6, pc}
 8012d58:	f855 3b04 	ldr.w	r3, [r5], #4
 8012d5c:	4798      	blx	r3
 8012d5e:	3601      	adds	r6, #1
 8012d60:	e7ee      	b.n	8012d40 <__libc_init_array+0xc>
 8012d62:	f855 3b04 	ldr.w	r3, [r5], #4
 8012d66:	4798      	blx	r3
 8012d68:	3601      	adds	r6, #1
 8012d6a:	e7f2      	b.n	8012d52 <__libc_init_array+0x1e>
 8012d6c:	08016900 	.word	0x08016900
 8012d70:	08016900 	.word	0x08016900
 8012d74:	08016900 	.word	0x08016900
 8012d78:	08016904 	.word	0x08016904

08012d7c <__retarget_lock_init_recursive>:
 8012d7c:	4770      	bx	lr

08012d7e <__retarget_lock_acquire_recursive>:
 8012d7e:	4770      	bx	lr

08012d80 <__retarget_lock_release_recursive>:
 8012d80:	4770      	bx	lr

08012d82 <memcpy>:
 8012d82:	440a      	add	r2, r1
 8012d84:	4291      	cmp	r1, r2
 8012d86:	f100 33ff 	add.w	r3, r0, #4294967295
 8012d8a:	d100      	bne.n	8012d8e <memcpy+0xc>
 8012d8c:	4770      	bx	lr
 8012d8e:	b510      	push	{r4, lr}
 8012d90:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012d94:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012d98:	4291      	cmp	r1, r2
 8012d9a:	d1f9      	bne.n	8012d90 <memcpy+0xe>
 8012d9c:	bd10      	pop	{r4, pc}

08012d9e <memset>:
 8012d9e:	4402      	add	r2, r0
 8012da0:	4603      	mov	r3, r0
 8012da2:	4293      	cmp	r3, r2
 8012da4:	d100      	bne.n	8012da8 <memset+0xa>
 8012da6:	4770      	bx	lr
 8012da8:	f803 1b01 	strb.w	r1, [r3], #1
 8012dac:	e7f9      	b.n	8012da2 <memset+0x4>
	...

08012db0 <_malloc_r>:
 8012db0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012db2:	1ccd      	adds	r5, r1, #3
 8012db4:	f025 0503 	bic.w	r5, r5, #3
 8012db8:	3508      	adds	r5, #8
 8012dba:	2d0c      	cmp	r5, #12
 8012dbc:	bf38      	it	cc
 8012dbe:	250c      	movcc	r5, #12
 8012dc0:	2d00      	cmp	r5, #0
 8012dc2:	4606      	mov	r6, r0
 8012dc4:	db01      	blt.n	8012dca <_malloc_r+0x1a>
 8012dc6:	42a9      	cmp	r1, r5
 8012dc8:	d903      	bls.n	8012dd2 <_malloc_r+0x22>
 8012dca:	230c      	movs	r3, #12
 8012dcc:	6033      	str	r3, [r6, #0]
 8012dce:	2000      	movs	r0, #0
 8012dd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012dd2:	f001 ff13 	bl	8014bfc <__malloc_lock>
 8012dd6:	4921      	ldr	r1, [pc, #132]	; (8012e5c <_malloc_r+0xac>)
 8012dd8:	680a      	ldr	r2, [r1, #0]
 8012dda:	4614      	mov	r4, r2
 8012ddc:	b99c      	cbnz	r4, 8012e06 <_malloc_r+0x56>
 8012dde:	4f20      	ldr	r7, [pc, #128]	; (8012e60 <_malloc_r+0xb0>)
 8012de0:	683b      	ldr	r3, [r7, #0]
 8012de2:	b923      	cbnz	r3, 8012dee <_malloc_r+0x3e>
 8012de4:	4621      	mov	r1, r4
 8012de6:	4630      	mov	r0, r6
 8012de8:	f000 fdde 	bl	80139a8 <_sbrk_r>
 8012dec:	6038      	str	r0, [r7, #0]
 8012dee:	4629      	mov	r1, r5
 8012df0:	4630      	mov	r0, r6
 8012df2:	f000 fdd9 	bl	80139a8 <_sbrk_r>
 8012df6:	1c43      	adds	r3, r0, #1
 8012df8:	d123      	bne.n	8012e42 <_malloc_r+0x92>
 8012dfa:	230c      	movs	r3, #12
 8012dfc:	6033      	str	r3, [r6, #0]
 8012dfe:	4630      	mov	r0, r6
 8012e00:	f001 ff02 	bl	8014c08 <__malloc_unlock>
 8012e04:	e7e3      	b.n	8012dce <_malloc_r+0x1e>
 8012e06:	6823      	ldr	r3, [r4, #0]
 8012e08:	1b5b      	subs	r3, r3, r5
 8012e0a:	d417      	bmi.n	8012e3c <_malloc_r+0x8c>
 8012e0c:	2b0b      	cmp	r3, #11
 8012e0e:	d903      	bls.n	8012e18 <_malloc_r+0x68>
 8012e10:	6023      	str	r3, [r4, #0]
 8012e12:	441c      	add	r4, r3
 8012e14:	6025      	str	r5, [r4, #0]
 8012e16:	e004      	b.n	8012e22 <_malloc_r+0x72>
 8012e18:	6863      	ldr	r3, [r4, #4]
 8012e1a:	42a2      	cmp	r2, r4
 8012e1c:	bf0c      	ite	eq
 8012e1e:	600b      	streq	r3, [r1, #0]
 8012e20:	6053      	strne	r3, [r2, #4]
 8012e22:	4630      	mov	r0, r6
 8012e24:	f001 fef0 	bl	8014c08 <__malloc_unlock>
 8012e28:	f104 000b 	add.w	r0, r4, #11
 8012e2c:	1d23      	adds	r3, r4, #4
 8012e2e:	f020 0007 	bic.w	r0, r0, #7
 8012e32:	1ac2      	subs	r2, r0, r3
 8012e34:	d0cc      	beq.n	8012dd0 <_malloc_r+0x20>
 8012e36:	1a1b      	subs	r3, r3, r0
 8012e38:	50a3      	str	r3, [r4, r2]
 8012e3a:	e7c9      	b.n	8012dd0 <_malloc_r+0x20>
 8012e3c:	4622      	mov	r2, r4
 8012e3e:	6864      	ldr	r4, [r4, #4]
 8012e40:	e7cc      	b.n	8012ddc <_malloc_r+0x2c>
 8012e42:	1cc4      	adds	r4, r0, #3
 8012e44:	f024 0403 	bic.w	r4, r4, #3
 8012e48:	42a0      	cmp	r0, r4
 8012e4a:	d0e3      	beq.n	8012e14 <_malloc_r+0x64>
 8012e4c:	1a21      	subs	r1, r4, r0
 8012e4e:	4630      	mov	r0, r6
 8012e50:	f000 fdaa 	bl	80139a8 <_sbrk_r>
 8012e54:	3001      	adds	r0, #1
 8012e56:	d1dd      	bne.n	8012e14 <_malloc_r+0x64>
 8012e58:	e7cf      	b.n	8012dfa <_malloc_r+0x4a>
 8012e5a:	bf00      	nop
 8012e5c:	20004c00 	.word	0x20004c00
 8012e60:	20004c04 	.word	0x20004c04

08012e64 <__cvt>:
 8012e64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012e68:	ec55 4b10 	vmov	r4, r5, d0
 8012e6c:	2d00      	cmp	r5, #0
 8012e6e:	460e      	mov	r6, r1
 8012e70:	4619      	mov	r1, r3
 8012e72:	462b      	mov	r3, r5
 8012e74:	bfbb      	ittet	lt
 8012e76:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8012e7a:	461d      	movlt	r5, r3
 8012e7c:	2300      	movge	r3, #0
 8012e7e:	232d      	movlt	r3, #45	; 0x2d
 8012e80:	700b      	strb	r3, [r1, #0]
 8012e82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012e84:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8012e88:	4691      	mov	r9, r2
 8012e8a:	f023 0820 	bic.w	r8, r3, #32
 8012e8e:	bfbc      	itt	lt
 8012e90:	4622      	movlt	r2, r4
 8012e92:	4614      	movlt	r4, r2
 8012e94:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8012e98:	d005      	beq.n	8012ea6 <__cvt+0x42>
 8012e9a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8012e9e:	d100      	bne.n	8012ea2 <__cvt+0x3e>
 8012ea0:	3601      	adds	r6, #1
 8012ea2:	2102      	movs	r1, #2
 8012ea4:	e000      	b.n	8012ea8 <__cvt+0x44>
 8012ea6:	2103      	movs	r1, #3
 8012ea8:	ab03      	add	r3, sp, #12
 8012eaa:	9301      	str	r3, [sp, #4]
 8012eac:	ab02      	add	r3, sp, #8
 8012eae:	9300      	str	r3, [sp, #0]
 8012eb0:	ec45 4b10 	vmov	d0, r4, r5
 8012eb4:	4653      	mov	r3, sl
 8012eb6:	4632      	mov	r2, r6
 8012eb8:	f000 ff5e 	bl	8013d78 <_dtoa_r>
 8012ebc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8012ec0:	4607      	mov	r7, r0
 8012ec2:	d102      	bne.n	8012eca <__cvt+0x66>
 8012ec4:	f019 0f01 	tst.w	r9, #1
 8012ec8:	d022      	beq.n	8012f10 <__cvt+0xac>
 8012eca:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8012ece:	eb07 0906 	add.w	r9, r7, r6
 8012ed2:	d110      	bne.n	8012ef6 <__cvt+0x92>
 8012ed4:	783b      	ldrb	r3, [r7, #0]
 8012ed6:	2b30      	cmp	r3, #48	; 0x30
 8012ed8:	d10a      	bne.n	8012ef0 <__cvt+0x8c>
 8012eda:	2200      	movs	r2, #0
 8012edc:	2300      	movs	r3, #0
 8012ede:	4620      	mov	r0, r4
 8012ee0:	4629      	mov	r1, r5
 8012ee2:	f7ed fdf1 	bl	8000ac8 <__aeabi_dcmpeq>
 8012ee6:	b918      	cbnz	r0, 8012ef0 <__cvt+0x8c>
 8012ee8:	f1c6 0601 	rsb	r6, r6, #1
 8012eec:	f8ca 6000 	str.w	r6, [sl]
 8012ef0:	f8da 3000 	ldr.w	r3, [sl]
 8012ef4:	4499      	add	r9, r3
 8012ef6:	2200      	movs	r2, #0
 8012ef8:	2300      	movs	r3, #0
 8012efa:	4620      	mov	r0, r4
 8012efc:	4629      	mov	r1, r5
 8012efe:	f7ed fde3 	bl	8000ac8 <__aeabi_dcmpeq>
 8012f02:	b108      	cbz	r0, 8012f08 <__cvt+0xa4>
 8012f04:	f8cd 900c 	str.w	r9, [sp, #12]
 8012f08:	2230      	movs	r2, #48	; 0x30
 8012f0a:	9b03      	ldr	r3, [sp, #12]
 8012f0c:	454b      	cmp	r3, r9
 8012f0e:	d307      	bcc.n	8012f20 <__cvt+0xbc>
 8012f10:	9b03      	ldr	r3, [sp, #12]
 8012f12:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8012f14:	1bdb      	subs	r3, r3, r7
 8012f16:	4638      	mov	r0, r7
 8012f18:	6013      	str	r3, [r2, #0]
 8012f1a:	b004      	add	sp, #16
 8012f1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012f20:	1c59      	adds	r1, r3, #1
 8012f22:	9103      	str	r1, [sp, #12]
 8012f24:	701a      	strb	r2, [r3, #0]
 8012f26:	e7f0      	b.n	8012f0a <__cvt+0xa6>

08012f28 <__exponent>:
 8012f28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012f2a:	4603      	mov	r3, r0
 8012f2c:	2900      	cmp	r1, #0
 8012f2e:	bfb8      	it	lt
 8012f30:	4249      	neglt	r1, r1
 8012f32:	f803 2b02 	strb.w	r2, [r3], #2
 8012f36:	bfb4      	ite	lt
 8012f38:	222d      	movlt	r2, #45	; 0x2d
 8012f3a:	222b      	movge	r2, #43	; 0x2b
 8012f3c:	2909      	cmp	r1, #9
 8012f3e:	7042      	strb	r2, [r0, #1]
 8012f40:	dd2a      	ble.n	8012f98 <__exponent+0x70>
 8012f42:	f10d 0407 	add.w	r4, sp, #7
 8012f46:	46a4      	mov	ip, r4
 8012f48:	270a      	movs	r7, #10
 8012f4a:	46a6      	mov	lr, r4
 8012f4c:	460a      	mov	r2, r1
 8012f4e:	fb91 f6f7 	sdiv	r6, r1, r7
 8012f52:	fb07 1516 	mls	r5, r7, r6, r1
 8012f56:	3530      	adds	r5, #48	; 0x30
 8012f58:	2a63      	cmp	r2, #99	; 0x63
 8012f5a:	f104 34ff 	add.w	r4, r4, #4294967295
 8012f5e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8012f62:	4631      	mov	r1, r6
 8012f64:	dcf1      	bgt.n	8012f4a <__exponent+0x22>
 8012f66:	3130      	adds	r1, #48	; 0x30
 8012f68:	f1ae 0502 	sub.w	r5, lr, #2
 8012f6c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8012f70:	1c44      	adds	r4, r0, #1
 8012f72:	4629      	mov	r1, r5
 8012f74:	4561      	cmp	r1, ip
 8012f76:	d30a      	bcc.n	8012f8e <__exponent+0x66>
 8012f78:	f10d 0209 	add.w	r2, sp, #9
 8012f7c:	eba2 020e 	sub.w	r2, r2, lr
 8012f80:	4565      	cmp	r5, ip
 8012f82:	bf88      	it	hi
 8012f84:	2200      	movhi	r2, #0
 8012f86:	4413      	add	r3, r2
 8012f88:	1a18      	subs	r0, r3, r0
 8012f8a:	b003      	add	sp, #12
 8012f8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012f8e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012f92:	f804 2f01 	strb.w	r2, [r4, #1]!
 8012f96:	e7ed      	b.n	8012f74 <__exponent+0x4c>
 8012f98:	2330      	movs	r3, #48	; 0x30
 8012f9a:	3130      	adds	r1, #48	; 0x30
 8012f9c:	7083      	strb	r3, [r0, #2]
 8012f9e:	70c1      	strb	r1, [r0, #3]
 8012fa0:	1d03      	adds	r3, r0, #4
 8012fa2:	e7f1      	b.n	8012f88 <__exponent+0x60>

08012fa4 <_printf_float>:
 8012fa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012fa8:	ed2d 8b02 	vpush	{d8}
 8012fac:	b08d      	sub	sp, #52	; 0x34
 8012fae:	460c      	mov	r4, r1
 8012fb0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8012fb4:	4616      	mov	r6, r2
 8012fb6:	461f      	mov	r7, r3
 8012fb8:	4605      	mov	r5, r0
 8012fba:	f001 fd9d 	bl	8014af8 <_localeconv_r>
 8012fbe:	f8d0 a000 	ldr.w	sl, [r0]
 8012fc2:	4650      	mov	r0, sl
 8012fc4:	f7ed f904 	bl	80001d0 <strlen>
 8012fc8:	2300      	movs	r3, #0
 8012fca:	930a      	str	r3, [sp, #40]	; 0x28
 8012fcc:	6823      	ldr	r3, [r4, #0]
 8012fce:	9305      	str	r3, [sp, #20]
 8012fd0:	f8d8 3000 	ldr.w	r3, [r8]
 8012fd4:	f894 b018 	ldrb.w	fp, [r4, #24]
 8012fd8:	3307      	adds	r3, #7
 8012fda:	f023 0307 	bic.w	r3, r3, #7
 8012fde:	f103 0208 	add.w	r2, r3, #8
 8012fe2:	f8c8 2000 	str.w	r2, [r8]
 8012fe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012fea:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8012fee:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8012ff2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8012ff6:	9307      	str	r3, [sp, #28]
 8012ff8:	f8cd 8018 	str.w	r8, [sp, #24]
 8012ffc:	ee08 0a10 	vmov	s16, r0
 8013000:	4b9f      	ldr	r3, [pc, #636]	; (8013280 <_printf_float+0x2dc>)
 8013002:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013006:	f04f 32ff 	mov.w	r2, #4294967295
 801300a:	f7ed fd8f 	bl	8000b2c <__aeabi_dcmpun>
 801300e:	bb88      	cbnz	r0, 8013074 <_printf_float+0xd0>
 8013010:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013014:	4b9a      	ldr	r3, [pc, #616]	; (8013280 <_printf_float+0x2dc>)
 8013016:	f04f 32ff 	mov.w	r2, #4294967295
 801301a:	f7ed fd69 	bl	8000af0 <__aeabi_dcmple>
 801301e:	bb48      	cbnz	r0, 8013074 <_printf_float+0xd0>
 8013020:	2200      	movs	r2, #0
 8013022:	2300      	movs	r3, #0
 8013024:	4640      	mov	r0, r8
 8013026:	4649      	mov	r1, r9
 8013028:	f7ed fd58 	bl	8000adc <__aeabi_dcmplt>
 801302c:	b110      	cbz	r0, 8013034 <_printf_float+0x90>
 801302e:	232d      	movs	r3, #45	; 0x2d
 8013030:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013034:	4b93      	ldr	r3, [pc, #588]	; (8013284 <_printf_float+0x2e0>)
 8013036:	4894      	ldr	r0, [pc, #592]	; (8013288 <_printf_float+0x2e4>)
 8013038:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 801303c:	bf94      	ite	ls
 801303e:	4698      	movls	r8, r3
 8013040:	4680      	movhi	r8, r0
 8013042:	2303      	movs	r3, #3
 8013044:	6123      	str	r3, [r4, #16]
 8013046:	9b05      	ldr	r3, [sp, #20]
 8013048:	f023 0204 	bic.w	r2, r3, #4
 801304c:	6022      	str	r2, [r4, #0]
 801304e:	f04f 0900 	mov.w	r9, #0
 8013052:	9700      	str	r7, [sp, #0]
 8013054:	4633      	mov	r3, r6
 8013056:	aa0b      	add	r2, sp, #44	; 0x2c
 8013058:	4621      	mov	r1, r4
 801305a:	4628      	mov	r0, r5
 801305c:	f000 f9d8 	bl	8013410 <_printf_common>
 8013060:	3001      	adds	r0, #1
 8013062:	f040 8090 	bne.w	8013186 <_printf_float+0x1e2>
 8013066:	f04f 30ff 	mov.w	r0, #4294967295
 801306a:	b00d      	add	sp, #52	; 0x34
 801306c:	ecbd 8b02 	vpop	{d8}
 8013070:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013074:	4642      	mov	r2, r8
 8013076:	464b      	mov	r3, r9
 8013078:	4640      	mov	r0, r8
 801307a:	4649      	mov	r1, r9
 801307c:	f7ed fd56 	bl	8000b2c <__aeabi_dcmpun>
 8013080:	b140      	cbz	r0, 8013094 <_printf_float+0xf0>
 8013082:	464b      	mov	r3, r9
 8013084:	2b00      	cmp	r3, #0
 8013086:	bfbc      	itt	lt
 8013088:	232d      	movlt	r3, #45	; 0x2d
 801308a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 801308e:	487f      	ldr	r0, [pc, #508]	; (801328c <_printf_float+0x2e8>)
 8013090:	4b7f      	ldr	r3, [pc, #508]	; (8013290 <_printf_float+0x2ec>)
 8013092:	e7d1      	b.n	8013038 <_printf_float+0x94>
 8013094:	6863      	ldr	r3, [r4, #4]
 8013096:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 801309a:	9206      	str	r2, [sp, #24]
 801309c:	1c5a      	adds	r2, r3, #1
 801309e:	d13f      	bne.n	8013120 <_printf_float+0x17c>
 80130a0:	2306      	movs	r3, #6
 80130a2:	6063      	str	r3, [r4, #4]
 80130a4:	9b05      	ldr	r3, [sp, #20]
 80130a6:	6861      	ldr	r1, [r4, #4]
 80130a8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80130ac:	2300      	movs	r3, #0
 80130ae:	9303      	str	r3, [sp, #12]
 80130b0:	ab0a      	add	r3, sp, #40	; 0x28
 80130b2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80130b6:	ab09      	add	r3, sp, #36	; 0x24
 80130b8:	ec49 8b10 	vmov	d0, r8, r9
 80130bc:	9300      	str	r3, [sp, #0]
 80130be:	6022      	str	r2, [r4, #0]
 80130c0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80130c4:	4628      	mov	r0, r5
 80130c6:	f7ff fecd 	bl	8012e64 <__cvt>
 80130ca:	9b06      	ldr	r3, [sp, #24]
 80130cc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80130ce:	2b47      	cmp	r3, #71	; 0x47
 80130d0:	4680      	mov	r8, r0
 80130d2:	d108      	bne.n	80130e6 <_printf_float+0x142>
 80130d4:	1cc8      	adds	r0, r1, #3
 80130d6:	db02      	blt.n	80130de <_printf_float+0x13a>
 80130d8:	6863      	ldr	r3, [r4, #4]
 80130da:	4299      	cmp	r1, r3
 80130dc:	dd41      	ble.n	8013162 <_printf_float+0x1be>
 80130de:	f1ab 0b02 	sub.w	fp, fp, #2
 80130e2:	fa5f fb8b 	uxtb.w	fp, fp
 80130e6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80130ea:	d820      	bhi.n	801312e <_printf_float+0x18a>
 80130ec:	3901      	subs	r1, #1
 80130ee:	465a      	mov	r2, fp
 80130f0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80130f4:	9109      	str	r1, [sp, #36]	; 0x24
 80130f6:	f7ff ff17 	bl	8012f28 <__exponent>
 80130fa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80130fc:	1813      	adds	r3, r2, r0
 80130fe:	2a01      	cmp	r2, #1
 8013100:	4681      	mov	r9, r0
 8013102:	6123      	str	r3, [r4, #16]
 8013104:	dc02      	bgt.n	801310c <_printf_float+0x168>
 8013106:	6822      	ldr	r2, [r4, #0]
 8013108:	07d2      	lsls	r2, r2, #31
 801310a:	d501      	bpl.n	8013110 <_printf_float+0x16c>
 801310c:	3301      	adds	r3, #1
 801310e:	6123      	str	r3, [r4, #16]
 8013110:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8013114:	2b00      	cmp	r3, #0
 8013116:	d09c      	beq.n	8013052 <_printf_float+0xae>
 8013118:	232d      	movs	r3, #45	; 0x2d
 801311a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801311e:	e798      	b.n	8013052 <_printf_float+0xae>
 8013120:	9a06      	ldr	r2, [sp, #24]
 8013122:	2a47      	cmp	r2, #71	; 0x47
 8013124:	d1be      	bne.n	80130a4 <_printf_float+0x100>
 8013126:	2b00      	cmp	r3, #0
 8013128:	d1bc      	bne.n	80130a4 <_printf_float+0x100>
 801312a:	2301      	movs	r3, #1
 801312c:	e7b9      	b.n	80130a2 <_printf_float+0xfe>
 801312e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8013132:	d118      	bne.n	8013166 <_printf_float+0x1c2>
 8013134:	2900      	cmp	r1, #0
 8013136:	6863      	ldr	r3, [r4, #4]
 8013138:	dd0b      	ble.n	8013152 <_printf_float+0x1ae>
 801313a:	6121      	str	r1, [r4, #16]
 801313c:	b913      	cbnz	r3, 8013144 <_printf_float+0x1a0>
 801313e:	6822      	ldr	r2, [r4, #0]
 8013140:	07d0      	lsls	r0, r2, #31
 8013142:	d502      	bpl.n	801314a <_printf_float+0x1a6>
 8013144:	3301      	adds	r3, #1
 8013146:	440b      	add	r3, r1
 8013148:	6123      	str	r3, [r4, #16]
 801314a:	65a1      	str	r1, [r4, #88]	; 0x58
 801314c:	f04f 0900 	mov.w	r9, #0
 8013150:	e7de      	b.n	8013110 <_printf_float+0x16c>
 8013152:	b913      	cbnz	r3, 801315a <_printf_float+0x1b6>
 8013154:	6822      	ldr	r2, [r4, #0]
 8013156:	07d2      	lsls	r2, r2, #31
 8013158:	d501      	bpl.n	801315e <_printf_float+0x1ba>
 801315a:	3302      	adds	r3, #2
 801315c:	e7f4      	b.n	8013148 <_printf_float+0x1a4>
 801315e:	2301      	movs	r3, #1
 8013160:	e7f2      	b.n	8013148 <_printf_float+0x1a4>
 8013162:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8013166:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013168:	4299      	cmp	r1, r3
 801316a:	db05      	blt.n	8013178 <_printf_float+0x1d4>
 801316c:	6823      	ldr	r3, [r4, #0]
 801316e:	6121      	str	r1, [r4, #16]
 8013170:	07d8      	lsls	r0, r3, #31
 8013172:	d5ea      	bpl.n	801314a <_printf_float+0x1a6>
 8013174:	1c4b      	adds	r3, r1, #1
 8013176:	e7e7      	b.n	8013148 <_printf_float+0x1a4>
 8013178:	2900      	cmp	r1, #0
 801317a:	bfd4      	ite	le
 801317c:	f1c1 0202 	rsble	r2, r1, #2
 8013180:	2201      	movgt	r2, #1
 8013182:	4413      	add	r3, r2
 8013184:	e7e0      	b.n	8013148 <_printf_float+0x1a4>
 8013186:	6823      	ldr	r3, [r4, #0]
 8013188:	055a      	lsls	r2, r3, #21
 801318a:	d407      	bmi.n	801319c <_printf_float+0x1f8>
 801318c:	6923      	ldr	r3, [r4, #16]
 801318e:	4642      	mov	r2, r8
 8013190:	4631      	mov	r1, r6
 8013192:	4628      	mov	r0, r5
 8013194:	47b8      	blx	r7
 8013196:	3001      	adds	r0, #1
 8013198:	d12c      	bne.n	80131f4 <_printf_float+0x250>
 801319a:	e764      	b.n	8013066 <_printf_float+0xc2>
 801319c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80131a0:	f240 80e0 	bls.w	8013364 <_printf_float+0x3c0>
 80131a4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80131a8:	2200      	movs	r2, #0
 80131aa:	2300      	movs	r3, #0
 80131ac:	f7ed fc8c 	bl	8000ac8 <__aeabi_dcmpeq>
 80131b0:	2800      	cmp	r0, #0
 80131b2:	d034      	beq.n	801321e <_printf_float+0x27a>
 80131b4:	4a37      	ldr	r2, [pc, #220]	; (8013294 <_printf_float+0x2f0>)
 80131b6:	2301      	movs	r3, #1
 80131b8:	4631      	mov	r1, r6
 80131ba:	4628      	mov	r0, r5
 80131bc:	47b8      	blx	r7
 80131be:	3001      	adds	r0, #1
 80131c0:	f43f af51 	beq.w	8013066 <_printf_float+0xc2>
 80131c4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80131c8:	429a      	cmp	r2, r3
 80131ca:	db02      	blt.n	80131d2 <_printf_float+0x22e>
 80131cc:	6823      	ldr	r3, [r4, #0]
 80131ce:	07d8      	lsls	r0, r3, #31
 80131d0:	d510      	bpl.n	80131f4 <_printf_float+0x250>
 80131d2:	ee18 3a10 	vmov	r3, s16
 80131d6:	4652      	mov	r2, sl
 80131d8:	4631      	mov	r1, r6
 80131da:	4628      	mov	r0, r5
 80131dc:	47b8      	blx	r7
 80131de:	3001      	adds	r0, #1
 80131e0:	f43f af41 	beq.w	8013066 <_printf_float+0xc2>
 80131e4:	f04f 0800 	mov.w	r8, #0
 80131e8:	f104 091a 	add.w	r9, r4, #26
 80131ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80131ee:	3b01      	subs	r3, #1
 80131f0:	4543      	cmp	r3, r8
 80131f2:	dc09      	bgt.n	8013208 <_printf_float+0x264>
 80131f4:	6823      	ldr	r3, [r4, #0]
 80131f6:	079b      	lsls	r3, r3, #30
 80131f8:	f100 8105 	bmi.w	8013406 <_printf_float+0x462>
 80131fc:	68e0      	ldr	r0, [r4, #12]
 80131fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013200:	4298      	cmp	r0, r3
 8013202:	bfb8      	it	lt
 8013204:	4618      	movlt	r0, r3
 8013206:	e730      	b.n	801306a <_printf_float+0xc6>
 8013208:	2301      	movs	r3, #1
 801320a:	464a      	mov	r2, r9
 801320c:	4631      	mov	r1, r6
 801320e:	4628      	mov	r0, r5
 8013210:	47b8      	blx	r7
 8013212:	3001      	adds	r0, #1
 8013214:	f43f af27 	beq.w	8013066 <_printf_float+0xc2>
 8013218:	f108 0801 	add.w	r8, r8, #1
 801321c:	e7e6      	b.n	80131ec <_printf_float+0x248>
 801321e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013220:	2b00      	cmp	r3, #0
 8013222:	dc39      	bgt.n	8013298 <_printf_float+0x2f4>
 8013224:	4a1b      	ldr	r2, [pc, #108]	; (8013294 <_printf_float+0x2f0>)
 8013226:	2301      	movs	r3, #1
 8013228:	4631      	mov	r1, r6
 801322a:	4628      	mov	r0, r5
 801322c:	47b8      	blx	r7
 801322e:	3001      	adds	r0, #1
 8013230:	f43f af19 	beq.w	8013066 <_printf_float+0xc2>
 8013234:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8013238:	4313      	orrs	r3, r2
 801323a:	d102      	bne.n	8013242 <_printf_float+0x29e>
 801323c:	6823      	ldr	r3, [r4, #0]
 801323e:	07d9      	lsls	r1, r3, #31
 8013240:	d5d8      	bpl.n	80131f4 <_printf_float+0x250>
 8013242:	ee18 3a10 	vmov	r3, s16
 8013246:	4652      	mov	r2, sl
 8013248:	4631      	mov	r1, r6
 801324a:	4628      	mov	r0, r5
 801324c:	47b8      	blx	r7
 801324e:	3001      	adds	r0, #1
 8013250:	f43f af09 	beq.w	8013066 <_printf_float+0xc2>
 8013254:	f04f 0900 	mov.w	r9, #0
 8013258:	f104 0a1a 	add.w	sl, r4, #26
 801325c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801325e:	425b      	negs	r3, r3
 8013260:	454b      	cmp	r3, r9
 8013262:	dc01      	bgt.n	8013268 <_printf_float+0x2c4>
 8013264:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013266:	e792      	b.n	801318e <_printf_float+0x1ea>
 8013268:	2301      	movs	r3, #1
 801326a:	4652      	mov	r2, sl
 801326c:	4631      	mov	r1, r6
 801326e:	4628      	mov	r0, r5
 8013270:	47b8      	blx	r7
 8013272:	3001      	adds	r0, #1
 8013274:	f43f aef7 	beq.w	8013066 <_printf_float+0xc2>
 8013278:	f109 0901 	add.w	r9, r9, #1
 801327c:	e7ee      	b.n	801325c <_printf_float+0x2b8>
 801327e:	bf00      	nop
 8013280:	7fefffff 	.word	0x7fefffff
 8013284:	0801651c 	.word	0x0801651c
 8013288:	08016520 	.word	0x08016520
 801328c:	08016528 	.word	0x08016528
 8013290:	08016524 	.word	0x08016524
 8013294:	0801652c 	.word	0x0801652c
 8013298:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801329a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801329c:	429a      	cmp	r2, r3
 801329e:	bfa8      	it	ge
 80132a0:	461a      	movge	r2, r3
 80132a2:	2a00      	cmp	r2, #0
 80132a4:	4691      	mov	r9, r2
 80132a6:	dc37      	bgt.n	8013318 <_printf_float+0x374>
 80132a8:	f04f 0b00 	mov.w	fp, #0
 80132ac:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80132b0:	f104 021a 	add.w	r2, r4, #26
 80132b4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80132b6:	9305      	str	r3, [sp, #20]
 80132b8:	eba3 0309 	sub.w	r3, r3, r9
 80132bc:	455b      	cmp	r3, fp
 80132be:	dc33      	bgt.n	8013328 <_printf_float+0x384>
 80132c0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80132c4:	429a      	cmp	r2, r3
 80132c6:	db3b      	blt.n	8013340 <_printf_float+0x39c>
 80132c8:	6823      	ldr	r3, [r4, #0]
 80132ca:	07da      	lsls	r2, r3, #31
 80132cc:	d438      	bmi.n	8013340 <_printf_float+0x39c>
 80132ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80132d0:	9b05      	ldr	r3, [sp, #20]
 80132d2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80132d4:	1ad3      	subs	r3, r2, r3
 80132d6:	eba2 0901 	sub.w	r9, r2, r1
 80132da:	4599      	cmp	r9, r3
 80132dc:	bfa8      	it	ge
 80132de:	4699      	movge	r9, r3
 80132e0:	f1b9 0f00 	cmp.w	r9, #0
 80132e4:	dc35      	bgt.n	8013352 <_printf_float+0x3ae>
 80132e6:	f04f 0800 	mov.w	r8, #0
 80132ea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80132ee:	f104 0a1a 	add.w	sl, r4, #26
 80132f2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80132f6:	1a9b      	subs	r3, r3, r2
 80132f8:	eba3 0309 	sub.w	r3, r3, r9
 80132fc:	4543      	cmp	r3, r8
 80132fe:	f77f af79 	ble.w	80131f4 <_printf_float+0x250>
 8013302:	2301      	movs	r3, #1
 8013304:	4652      	mov	r2, sl
 8013306:	4631      	mov	r1, r6
 8013308:	4628      	mov	r0, r5
 801330a:	47b8      	blx	r7
 801330c:	3001      	adds	r0, #1
 801330e:	f43f aeaa 	beq.w	8013066 <_printf_float+0xc2>
 8013312:	f108 0801 	add.w	r8, r8, #1
 8013316:	e7ec      	b.n	80132f2 <_printf_float+0x34e>
 8013318:	4613      	mov	r3, r2
 801331a:	4631      	mov	r1, r6
 801331c:	4642      	mov	r2, r8
 801331e:	4628      	mov	r0, r5
 8013320:	47b8      	blx	r7
 8013322:	3001      	adds	r0, #1
 8013324:	d1c0      	bne.n	80132a8 <_printf_float+0x304>
 8013326:	e69e      	b.n	8013066 <_printf_float+0xc2>
 8013328:	2301      	movs	r3, #1
 801332a:	4631      	mov	r1, r6
 801332c:	4628      	mov	r0, r5
 801332e:	9205      	str	r2, [sp, #20]
 8013330:	47b8      	blx	r7
 8013332:	3001      	adds	r0, #1
 8013334:	f43f ae97 	beq.w	8013066 <_printf_float+0xc2>
 8013338:	9a05      	ldr	r2, [sp, #20]
 801333a:	f10b 0b01 	add.w	fp, fp, #1
 801333e:	e7b9      	b.n	80132b4 <_printf_float+0x310>
 8013340:	ee18 3a10 	vmov	r3, s16
 8013344:	4652      	mov	r2, sl
 8013346:	4631      	mov	r1, r6
 8013348:	4628      	mov	r0, r5
 801334a:	47b8      	blx	r7
 801334c:	3001      	adds	r0, #1
 801334e:	d1be      	bne.n	80132ce <_printf_float+0x32a>
 8013350:	e689      	b.n	8013066 <_printf_float+0xc2>
 8013352:	9a05      	ldr	r2, [sp, #20]
 8013354:	464b      	mov	r3, r9
 8013356:	4442      	add	r2, r8
 8013358:	4631      	mov	r1, r6
 801335a:	4628      	mov	r0, r5
 801335c:	47b8      	blx	r7
 801335e:	3001      	adds	r0, #1
 8013360:	d1c1      	bne.n	80132e6 <_printf_float+0x342>
 8013362:	e680      	b.n	8013066 <_printf_float+0xc2>
 8013364:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013366:	2a01      	cmp	r2, #1
 8013368:	dc01      	bgt.n	801336e <_printf_float+0x3ca>
 801336a:	07db      	lsls	r3, r3, #31
 801336c:	d538      	bpl.n	80133e0 <_printf_float+0x43c>
 801336e:	2301      	movs	r3, #1
 8013370:	4642      	mov	r2, r8
 8013372:	4631      	mov	r1, r6
 8013374:	4628      	mov	r0, r5
 8013376:	47b8      	blx	r7
 8013378:	3001      	adds	r0, #1
 801337a:	f43f ae74 	beq.w	8013066 <_printf_float+0xc2>
 801337e:	ee18 3a10 	vmov	r3, s16
 8013382:	4652      	mov	r2, sl
 8013384:	4631      	mov	r1, r6
 8013386:	4628      	mov	r0, r5
 8013388:	47b8      	blx	r7
 801338a:	3001      	adds	r0, #1
 801338c:	f43f ae6b 	beq.w	8013066 <_printf_float+0xc2>
 8013390:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8013394:	2200      	movs	r2, #0
 8013396:	2300      	movs	r3, #0
 8013398:	f7ed fb96 	bl	8000ac8 <__aeabi_dcmpeq>
 801339c:	b9d8      	cbnz	r0, 80133d6 <_printf_float+0x432>
 801339e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80133a0:	f108 0201 	add.w	r2, r8, #1
 80133a4:	3b01      	subs	r3, #1
 80133a6:	4631      	mov	r1, r6
 80133a8:	4628      	mov	r0, r5
 80133aa:	47b8      	blx	r7
 80133ac:	3001      	adds	r0, #1
 80133ae:	d10e      	bne.n	80133ce <_printf_float+0x42a>
 80133b0:	e659      	b.n	8013066 <_printf_float+0xc2>
 80133b2:	2301      	movs	r3, #1
 80133b4:	4652      	mov	r2, sl
 80133b6:	4631      	mov	r1, r6
 80133b8:	4628      	mov	r0, r5
 80133ba:	47b8      	blx	r7
 80133bc:	3001      	adds	r0, #1
 80133be:	f43f ae52 	beq.w	8013066 <_printf_float+0xc2>
 80133c2:	f108 0801 	add.w	r8, r8, #1
 80133c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80133c8:	3b01      	subs	r3, #1
 80133ca:	4543      	cmp	r3, r8
 80133cc:	dcf1      	bgt.n	80133b2 <_printf_float+0x40e>
 80133ce:	464b      	mov	r3, r9
 80133d0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80133d4:	e6dc      	b.n	8013190 <_printf_float+0x1ec>
 80133d6:	f04f 0800 	mov.w	r8, #0
 80133da:	f104 0a1a 	add.w	sl, r4, #26
 80133de:	e7f2      	b.n	80133c6 <_printf_float+0x422>
 80133e0:	2301      	movs	r3, #1
 80133e2:	4642      	mov	r2, r8
 80133e4:	e7df      	b.n	80133a6 <_printf_float+0x402>
 80133e6:	2301      	movs	r3, #1
 80133e8:	464a      	mov	r2, r9
 80133ea:	4631      	mov	r1, r6
 80133ec:	4628      	mov	r0, r5
 80133ee:	47b8      	blx	r7
 80133f0:	3001      	adds	r0, #1
 80133f2:	f43f ae38 	beq.w	8013066 <_printf_float+0xc2>
 80133f6:	f108 0801 	add.w	r8, r8, #1
 80133fa:	68e3      	ldr	r3, [r4, #12]
 80133fc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80133fe:	1a5b      	subs	r3, r3, r1
 8013400:	4543      	cmp	r3, r8
 8013402:	dcf0      	bgt.n	80133e6 <_printf_float+0x442>
 8013404:	e6fa      	b.n	80131fc <_printf_float+0x258>
 8013406:	f04f 0800 	mov.w	r8, #0
 801340a:	f104 0919 	add.w	r9, r4, #25
 801340e:	e7f4      	b.n	80133fa <_printf_float+0x456>

08013410 <_printf_common>:
 8013410:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013414:	4616      	mov	r6, r2
 8013416:	4699      	mov	r9, r3
 8013418:	688a      	ldr	r2, [r1, #8]
 801341a:	690b      	ldr	r3, [r1, #16]
 801341c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8013420:	4293      	cmp	r3, r2
 8013422:	bfb8      	it	lt
 8013424:	4613      	movlt	r3, r2
 8013426:	6033      	str	r3, [r6, #0]
 8013428:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801342c:	4607      	mov	r7, r0
 801342e:	460c      	mov	r4, r1
 8013430:	b10a      	cbz	r2, 8013436 <_printf_common+0x26>
 8013432:	3301      	adds	r3, #1
 8013434:	6033      	str	r3, [r6, #0]
 8013436:	6823      	ldr	r3, [r4, #0]
 8013438:	0699      	lsls	r1, r3, #26
 801343a:	bf42      	ittt	mi
 801343c:	6833      	ldrmi	r3, [r6, #0]
 801343e:	3302      	addmi	r3, #2
 8013440:	6033      	strmi	r3, [r6, #0]
 8013442:	6825      	ldr	r5, [r4, #0]
 8013444:	f015 0506 	ands.w	r5, r5, #6
 8013448:	d106      	bne.n	8013458 <_printf_common+0x48>
 801344a:	f104 0a19 	add.w	sl, r4, #25
 801344e:	68e3      	ldr	r3, [r4, #12]
 8013450:	6832      	ldr	r2, [r6, #0]
 8013452:	1a9b      	subs	r3, r3, r2
 8013454:	42ab      	cmp	r3, r5
 8013456:	dc26      	bgt.n	80134a6 <_printf_common+0x96>
 8013458:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801345c:	1e13      	subs	r3, r2, #0
 801345e:	6822      	ldr	r2, [r4, #0]
 8013460:	bf18      	it	ne
 8013462:	2301      	movne	r3, #1
 8013464:	0692      	lsls	r2, r2, #26
 8013466:	d42b      	bmi.n	80134c0 <_printf_common+0xb0>
 8013468:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801346c:	4649      	mov	r1, r9
 801346e:	4638      	mov	r0, r7
 8013470:	47c0      	blx	r8
 8013472:	3001      	adds	r0, #1
 8013474:	d01e      	beq.n	80134b4 <_printf_common+0xa4>
 8013476:	6823      	ldr	r3, [r4, #0]
 8013478:	68e5      	ldr	r5, [r4, #12]
 801347a:	6832      	ldr	r2, [r6, #0]
 801347c:	f003 0306 	and.w	r3, r3, #6
 8013480:	2b04      	cmp	r3, #4
 8013482:	bf08      	it	eq
 8013484:	1aad      	subeq	r5, r5, r2
 8013486:	68a3      	ldr	r3, [r4, #8]
 8013488:	6922      	ldr	r2, [r4, #16]
 801348a:	bf0c      	ite	eq
 801348c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8013490:	2500      	movne	r5, #0
 8013492:	4293      	cmp	r3, r2
 8013494:	bfc4      	itt	gt
 8013496:	1a9b      	subgt	r3, r3, r2
 8013498:	18ed      	addgt	r5, r5, r3
 801349a:	2600      	movs	r6, #0
 801349c:	341a      	adds	r4, #26
 801349e:	42b5      	cmp	r5, r6
 80134a0:	d11a      	bne.n	80134d8 <_printf_common+0xc8>
 80134a2:	2000      	movs	r0, #0
 80134a4:	e008      	b.n	80134b8 <_printf_common+0xa8>
 80134a6:	2301      	movs	r3, #1
 80134a8:	4652      	mov	r2, sl
 80134aa:	4649      	mov	r1, r9
 80134ac:	4638      	mov	r0, r7
 80134ae:	47c0      	blx	r8
 80134b0:	3001      	adds	r0, #1
 80134b2:	d103      	bne.n	80134bc <_printf_common+0xac>
 80134b4:	f04f 30ff 	mov.w	r0, #4294967295
 80134b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80134bc:	3501      	adds	r5, #1
 80134be:	e7c6      	b.n	801344e <_printf_common+0x3e>
 80134c0:	18e1      	adds	r1, r4, r3
 80134c2:	1c5a      	adds	r2, r3, #1
 80134c4:	2030      	movs	r0, #48	; 0x30
 80134c6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80134ca:	4422      	add	r2, r4
 80134cc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80134d0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80134d4:	3302      	adds	r3, #2
 80134d6:	e7c7      	b.n	8013468 <_printf_common+0x58>
 80134d8:	2301      	movs	r3, #1
 80134da:	4622      	mov	r2, r4
 80134dc:	4649      	mov	r1, r9
 80134de:	4638      	mov	r0, r7
 80134e0:	47c0      	blx	r8
 80134e2:	3001      	adds	r0, #1
 80134e4:	d0e6      	beq.n	80134b4 <_printf_common+0xa4>
 80134e6:	3601      	adds	r6, #1
 80134e8:	e7d9      	b.n	801349e <_printf_common+0x8e>
	...

080134ec <_printf_i>:
 80134ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80134f0:	460c      	mov	r4, r1
 80134f2:	4691      	mov	r9, r2
 80134f4:	7e27      	ldrb	r7, [r4, #24]
 80134f6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80134f8:	2f78      	cmp	r7, #120	; 0x78
 80134fa:	4680      	mov	r8, r0
 80134fc:	469a      	mov	sl, r3
 80134fe:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8013502:	d807      	bhi.n	8013514 <_printf_i+0x28>
 8013504:	2f62      	cmp	r7, #98	; 0x62
 8013506:	d80a      	bhi.n	801351e <_printf_i+0x32>
 8013508:	2f00      	cmp	r7, #0
 801350a:	f000 80d8 	beq.w	80136be <_printf_i+0x1d2>
 801350e:	2f58      	cmp	r7, #88	; 0x58
 8013510:	f000 80a3 	beq.w	801365a <_printf_i+0x16e>
 8013514:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8013518:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801351c:	e03a      	b.n	8013594 <_printf_i+0xa8>
 801351e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8013522:	2b15      	cmp	r3, #21
 8013524:	d8f6      	bhi.n	8013514 <_printf_i+0x28>
 8013526:	a001      	add	r0, pc, #4	; (adr r0, 801352c <_printf_i+0x40>)
 8013528:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 801352c:	08013585 	.word	0x08013585
 8013530:	08013599 	.word	0x08013599
 8013534:	08013515 	.word	0x08013515
 8013538:	08013515 	.word	0x08013515
 801353c:	08013515 	.word	0x08013515
 8013540:	08013515 	.word	0x08013515
 8013544:	08013599 	.word	0x08013599
 8013548:	08013515 	.word	0x08013515
 801354c:	08013515 	.word	0x08013515
 8013550:	08013515 	.word	0x08013515
 8013554:	08013515 	.word	0x08013515
 8013558:	080136a5 	.word	0x080136a5
 801355c:	080135c9 	.word	0x080135c9
 8013560:	08013687 	.word	0x08013687
 8013564:	08013515 	.word	0x08013515
 8013568:	08013515 	.word	0x08013515
 801356c:	080136c7 	.word	0x080136c7
 8013570:	08013515 	.word	0x08013515
 8013574:	080135c9 	.word	0x080135c9
 8013578:	08013515 	.word	0x08013515
 801357c:	08013515 	.word	0x08013515
 8013580:	0801368f 	.word	0x0801368f
 8013584:	680b      	ldr	r3, [r1, #0]
 8013586:	1d1a      	adds	r2, r3, #4
 8013588:	681b      	ldr	r3, [r3, #0]
 801358a:	600a      	str	r2, [r1, #0]
 801358c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8013590:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8013594:	2301      	movs	r3, #1
 8013596:	e0a3      	b.n	80136e0 <_printf_i+0x1f4>
 8013598:	6825      	ldr	r5, [r4, #0]
 801359a:	6808      	ldr	r0, [r1, #0]
 801359c:	062e      	lsls	r6, r5, #24
 801359e:	f100 0304 	add.w	r3, r0, #4
 80135a2:	d50a      	bpl.n	80135ba <_printf_i+0xce>
 80135a4:	6805      	ldr	r5, [r0, #0]
 80135a6:	600b      	str	r3, [r1, #0]
 80135a8:	2d00      	cmp	r5, #0
 80135aa:	da03      	bge.n	80135b4 <_printf_i+0xc8>
 80135ac:	232d      	movs	r3, #45	; 0x2d
 80135ae:	426d      	negs	r5, r5
 80135b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80135b4:	485e      	ldr	r0, [pc, #376]	; (8013730 <_printf_i+0x244>)
 80135b6:	230a      	movs	r3, #10
 80135b8:	e019      	b.n	80135ee <_printf_i+0x102>
 80135ba:	f015 0f40 	tst.w	r5, #64	; 0x40
 80135be:	6805      	ldr	r5, [r0, #0]
 80135c0:	600b      	str	r3, [r1, #0]
 80135c2:	bf18      	it	ne
 80135c4:	b22d      	sxthne	r5, r5
 80135c6:	e7ef      	b.n	80135a8 <_printf_i+0xbc>
 80135c8:	680b      	ldr	r3, [r1, #0]
 80135ca:	6825      	ldr	r5, [r4, #0]
 80135cc:	1d18      	adds	r0, r3, #4
 80135ce:	6008      	str	r0, [r1, #0]
 80135d0:	0628      	lsls	r0, r5, #24
 80135d2:	d501      	bpl.n	80135d8 <_printf_i+0xec>
 80135d4:	681d      	ldr	r5, [r3, #0]
 80135d6:	e002      	b.n	80135de <_printf_i+0xf2>
 80135d8:	0669      	lsls	r1, r5, #25
 80135da:	d5fb      	bpl.n	80135d4 <_printf_i+0xe8>
 80135dc:	881d      	ldrh	r5, [r3, #0]
 80135de:	4854      	ldr	r0, [pc, #336]	; (8013730 <_printf_i+0x244>)
 80135e0:	2f6f      	cmp	r7, #111	; 0x6f
 80135e2:	bf0c      	ite	eq
 80135e4:	2308      	moveq	r3, #8
 80135e6:	230a      	movne	r3, #10
 80135e8:	2100      	movs	r1, #0
 80135ea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80135ee:	6866      	ldr	r6, [r4, #4]
 80135f0:	60a6      	str	r6, [r4, #8]
 80135f2:	2e00      	cmp	r6, #0
 80135f4:	bfa2      	ittt	ge
 80135f6:	6821      	ldrge	r1, [r4, #0]
 80135f8:	f021 0104 	bicge.w	r1, r1, #4
 80135fc:	6021      	strge	r1, [r4, #0]
 80135fe:	b90d      	cbnz	r5, 8013604 <_printf_i+0x118>
 8013600:	2e00      	cmp	r6, #0
 8013602:	d04d      	beq.n	80136a0 <_printf_i+0x1b4>
 8013604:	4616      	mov	r6, r2
 8013606:	fbb5 f1f3 	udiv	r1, r5, r3
 801360a:	fb03 5711 	mls	r7, r3, r1, r5
 801360e:	5dc7      	ldrb	r7, [r0, r7]
 8013610:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8013614:	462f      	mov	r7, r5
 8013616:	42bb      	cmp	r3, r7
 8013618:	460d      	mov	r5, r1
 801361a:	d9f4      	bls.n	8013606 <_printf_i+0x11a>
 801361c:	2b08      	cmp	r3, #8
 801361e:	d10b      	bne.n	8013638 <_printf_i+0x14c>
 8013620:	6823      	ldr	r3, [r4, #0]
 8013622:	07df      	lsls	r7, r3, #31
 8013624:	d508      	bpl.n	8013638 <_printf_i+0x14c>
 8013626:	6923      	ldr	r3, [r4, #16]
 8013628:	6861      	ldr	r1, [r4, #4]
 801362a:	4299      	cmp	r1, r3
 801362c:	bfde      	ittt	le
 801362e:	2330      	movle	r3, #48	; 0x30
 8013630:	f806 3c01 	strble.w	r3, [r6, #-1]
 8013634:	f106 36ff 	addle.w	r6, r6, #4294967295
 8013638:	1b92      	subs	r2, r2, r6
 801363a:	6122      	str	r2, [r4, #16]
 801363c:	f8cd a000 	str.w	sl, [sp]
 8013640:	464b      	mov	r3, r9
 8013642:	aa03      	add	r2, sp, #12
 8013644:	4621      	mov	r1, r4
 8013646:	4640      	mov	r0, r8
 8013648:	f7ff fee2 	bl	8013410 <_printf_common>
 801364c:	3001      	adds	r0, #1
 801364e:	d14c      	bne.n	80136ea <_printf_i+0x1fe>
 8013650:	f04f 30ff 	mov.w	r0, #4294967295
 8013654:	b004      	add	sp, #16
 8013656:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801365a:	4835      	ldr	r0, [pc, #212]	; (8013730 <_printf_i+0x244>)
 801365c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8013660:	6823      	ldr	r3, [r4, #0]
 8013662:	680e      	ldr	r6, [r1, #0]
 8013664:	061f      	lsls	r7, r3, #24
 8013666:	f856 5b04 	ldr.w	r5, [r6], #4
 801366a:	600e      	str	r6, [r1, #0]
 801366c:	d514      	bpl.n	8013698 <_printf_i+0x1ac>
 801366e:	07d9      	lsls	r1, r3, #31
 8013670:	bf44      	itt	mi
 8013672:	f043 0320 	orrmi.w	r3, r3, #32
 8013676:	6023      	strmi	r3, [r4, #0]
 8013678:	b91d      	cbnz	r5, 8013682 <_printf_i+0x196>
 801367a:	6823      	ldr	r3, [r4, #0]
 801367c:	f023 0320 	bic.w	r3, r3, #32
 8013680:	6023      	str	r3, [r4, #0]
 8013682:	2310      	movs	r3, #16
 8013684:	e7b0      	b.n	80135e8 <_printf_i+0xfc>
 8013686:	6823      	ldr	r3, [r4, #0]
 8013688:	f043 0320 	orr.w	r3, r3, #32
 801368c:	6023      	str	r3, [r4, #0]
 801368e:	2378      	movs	r3, #120	; 0x78
 8013690:	4828      	ldr	r0, [pc, #160]	; (8013734 <_printf_i+0x248>)
 8013692:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8013696:	e7e3      	b.n	8013660 <_printf_i+0x174>
 8013698:	065e      	lsls	r6, r3, #25
 801369a:	bf48      	it	mi
 801369c:	b2ad      	uxthmi	r5, r5
 801369e:	e7e6      	b.n	801366e <_printf_i+0x182>
 80136a0:	4616      	mov	r6, r2
 80136a2:	e7bb      	b.n	801361c <_printf_i+0x130>
 80136a4:	680b      	ldr	r3, [r1, #0]
 80136a6:	6826      	ldr	r6, [r4, #0]
 80136a8:	6960      	ldr	r0, [r4, #20]
 80136aa:	1d1d      	adds	r5, r3, #4
 80136ac:	600d      	str	r5, [r1, #0]
 80136ae:	0635      	lsls	r5, r6, #24
 80136b0:	681b      	ldr	r3, [r3, #0]
 80136b2:	d501      	bpl.n	80136b8 <_printf_i+0x1cc>
 80136b4:	6018      	str	r0, [r3, #0]
 80136b6:	e002      	b.n	80136be <_printf_i+0x1d2>
 80136b8:	0671      	lsls	r1, r6, #25
 80136ba:	d5fb      	bpl.n	80136b4 <_printf_i+0x1c8>
 80136bc:	8018      	strh	r0, [r3, #0]
 80136be:	2300      	movs	r3, #0
 80136c0:	6123      	str	r3, [r4, #16]
 80136c2:	4616      	mov	r6, r2
 80136c4:	e7ba      	b.n	801363c <_printf_i+0x150>
 80136c6:	680b      	ldr	r3, [r1, #0]
 80136c8:	1d1a      	adds	r2, r3, #4
 80136ca:	600a      	str	r2, [r1, #0]
 80136cc:	681e      	ldr	r6, [r3, #0]
 80136ce:	6862      	ldr	r2, [r4, #4]
 80136d0:	2100      	movs	r1, #0
 80136d2:	4630      	mov	r0, r6
 80136d4:	f7ec fd84 	bl	80001e0 <memchr>
 80136d8:	b108      	cbz	r0, 80136de <_printf_i+0x1f2>
 80136da:	1b80      	subs	r0, r0, r6
 80136dc:	6060      	str	r0, [r4, #4]
 80136de:	6863      	ldr	r3, [r4, #4]
 80136e0:	6123      	str	r3, [r4, #16]
 80136e2:	2300      	movs	r3, #0
 80136e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80136e8:	e7a8      	b.n	801363c <_printf_i+0x150>
 80136ea:	6923      	ldr	r3, [r4, #16]
 80136ec:	4632      	mov	r2, r6
 80136ee:	4649      	mov	r1, r9
 80136f0:	4640      	mov	r0, r8
 80136f2:	47d0      	blx	sl
 80136f4:	3001      	adds	r0, #1
 80136f6:	d0ab      	beq.n	8013650 <_printf_i+0x164>
 80136f8:	6823      	ldr	r3, [r4, #0]
 80136fa:	079b      	lsls	r3, r3, #30
 80136fc:	d413      	bmi.n	8013726 <_printf_i+0x23a>
 80136fe:	68e0      	ldr	r0, [r4, #12]
 8013700:	9b03      	ldr	r3, [sp, #12]
 8013702:	4298      	cmp	r0, r3
 8013704:	bfb8      	it	lt
 8013706:	4618      	movlt	r0, r3
 8013708:	e7a4      	b.n	8013654 <_printf_i+0x168>
 801370a:	2301      	movs	r3, #1
 801370c:	4632      	mov	r2, r6
 801370e:	4649      	mov	r1, r9
 8013710:	4640      	mov	r0, r8
 8013712:	47d0      	blx	sl
 8013714:	3001      	adds	r0, #1
 8013716:	d09b      	beq.n	8013650 <_printf_i+0x164>
 8013718:	3501      	adds	r5, #1
 801371a:	68e3      	ldr	r3, [r4, #12]
 801371c:	9903      	ldr	r1, [sp, #12]
 801371e:	1a5b      	subs	r3, r3, r1
 8013720:	42ab      	cmp	r3, r5
 8013722:	dcf2      	bgt.n	801370a <_printf_i+0x21e>
 8013724:	e7eb      	b.n	80136fe <_printf_i+0x212>
 8013726:	2500      	movs	r5, #0
 8013728:	f104 0619 	add.w	r6, r4, #25
 801372c:	e7f5      	b.n	801371a <_printf_i+0x22e>
 801372e:	bf00      	nop
 8013730:	0801652e 	.word	0x0801652e
 8013734:	0801653f 	.word	0x0801653f

08013738 <iprintf>:
 8013738:	b40f      	push	{r0, r1, r2, r3}
 801373a:	4b0a      	ldr	r3, [pc, #40]	; (8013764 <iprintf+0x2c>)
 801373c:	b513      	push	{r0, r1, r4, lr}
 801373e:	681c      	ldr	r4, [r3, #0]
 8013740:	b124      	cbz	r4, 801374c <iprintf+0x14>
 8013742:	69a3      	ldr	r3, [r4, #24]
 8013744:	b913      	cbnz	r3, 801374c <iprintf+0x14>
 8013746:	4620      	mov	r0, r4
 8013748:	f7ff fa56 	bl	8012bf8 <__sinit>
 801374c:	ab05      	add	r3, sp, #20
 801374e:	9a04      	ldr	r2, [sp, #16]
 8013750:	68a1      	ldr	r1, [r4, #8]
 8013752:	9301      	str	r3, [sp, #4]
 8013754:	4620      	mov	r0, r4
 8013756:	f001 fe65 	bl	8015424 <_vfiprintf_r>
 801375a:	b002      	add	sp, #8
 801375c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013760:	b004      	add	sp, #16
 8013762:	4770      	bx	lr
 8013764:	20000510 	.word	0x20000510

08013768 <_puts_r>:
 8013768:	b570      	push	{r4, r5, r6, lr}
 801376a:	460e      	mov	r6, r1
 801376c:	4605      	mov	r5, r0
 801376e:	b118      	cbz	r0, 8013778 <_puts_r+0x10>
 8013770:	6983      	ldr	r3, [r0, #24]
 8013772:	b90b      	cbnz	r3, 8013778 <_puts_r+0x10>
 8013774:	f7ff fa40 	bl	8012bf8 <__sinit>
 8013778:	69ab      	ldr	r3, [r5, #24]
 801377a:	68ac      	ldr	r4, [r5, #8]
 801377c:	b913      	cbnz	r3, 8013784 <_puts_r+0x1c>
 801377e:	4628      	mov	r0, r5
 8013780:	f7ff fa3a 	bl	8012bf8 <__sinit>
 8013784:	4b2c      	ldr	r3, [pc, #176]	; (8013838 <_puts_r+0xd0>)
 8013786:	429c      	cmp	r4, r3
 8013788:	d120      	bne.n	80137cc <_puts_r+0x64>
 801378a:	686c      	ldr	r4, [r5, #4]
 801378c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801378e:	07db      	lsls	r3, r3, #31
 8013790:	d405      	bmi.n	801379e <_puts_r+0x36>
 8013792:	89a3      	ldrh	r3, [r4, #12]
 8013794:	0598      	lsls	r0, r3, #22
 8013796:	d402      	bmi.n	801379e <_puts_r+0x36>
 8013798:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801379a:	f7ff faf0 	bl	8012d7e <__retarget_lock_acquire_recursive>
 801379e:	89a3      	ldrh	r3, [r4, #12]
 80137a0:	0719      	lsls	r1, r3, #28
 80137a2:	d51d      	bpl.n	80137e0 <_puts_r+0x78>
 80137a4:	6923      	ldr	r3, [r4, #16]
 80137a6:	b1db      	cbz	r3, 80137e0 <_puts_r+0x78>
 80137a8:	3e01      	subs	r6, #1
 80137aa:	68a3      	ldr	r3, [r4, #8]
 80137ac:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80137b0:	3b01      	subs	r3, #1
 80137b2:	60a3      	str	r3, [r4, #8]
 80137b4:	bb39      	cbnz	r1, 8013806 <_puts_r+0x9e>
 80137b6:	2b00      	cmp	r3, #0
 80137b8:	da38      	bge.n	801382c <_puts_r+0xc4>
 80137ba:	4622      	mov	r2, r4
 80137bc:	210a      	movs	r1, #10
 80137be:	4628      	mov	r0, r5
 80137c0:	f000 f94e 	bl	8013a60 <__swbuf_r>
 80137c4:	3001      	adds	r0, #1
 80137c6:	d011      	beq.n	80137ec <_puts_r+0x84>
 80137c8:	250a      	movs	r5, #10
 80137ca:	e011      	b.n	80137f0 <_puts_r+0x88>
 80137cc:	4b1b      	ldr	r3, [pc, #108]	; (801383c <_puts_r+0xd4>)
 80137ce:	429c      	cmp	r4, r3
 80137d0:	d101      	bne.n	80137d6 <_puts_r+0x6e>
 80137d2:	68ac      	ldr	r4, [r5, #8]
 80137d4:	e7da      	b.n	801378c <_puts_r+0x24>
 80137d6:	4b1a      	ldr	r3, [pc, #104]	; (8013840 <_puts_r+0xd8>)
 80137d8:	429c      	cmp	r4, r3
 80137da:	bf08      	it	eq
 80137dc:	68ec      	ldreq	r4, [r5, #12]
 80137de:	e7d5      	b.n	801378c <_puts_r+0x24>
 80137e0:	4621      	mov	r1, r4
 80137e2:	4628      	mov	r0, r5
 80137e4:	f000 f9a0 	bl	8013b28 <__swsetup_r>
 80137e8:	2800      	cmp	r0, #0
 80137ea:	d0dd      	beq.n	80137a8 <_puts_r+0x40>
 80137ec:	f04f 35ff 	mov.w	r5, #4294967295
 80137f0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80137f2:	07da      	lsls	r2, r3, #31
 80137f4:	d405      	bmi.n	8013802 <_puts_r+0x9a>
 80137f6:	89a3      	ldrh	r3, [r4, #12]
 80137f8:	059b      	lsls	r3, r3, #22
 80137fa:	d402      	bmi.n	8013802 <_puts_r+0x9a>
 80137fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80137fe:	f7ff fabf 	bl	8012d80 <__retarget_lock_release_recursive>
 8013802:	4628      	mov	r0, r5
 8013804:	bd70      	pop	{r4, r5, r6, pc}
 8013806:	2b00      	cmp	r3, #0
 8013808:	da04      	bge.n	8013814 <_puts_r+0xac>
 801380a:	69a2      	ldr	r2, [r4, #24]
 801380c:	429a      	cmp	r2, r3
 801380e:	dc06      	bgt.n	801381e <_puts_r+0xb6>
 8013810:	290a      	cmp	r1, #10
 8013812:	d004      	beq.n	801381e <_puts_r+0xb6>
 8013814:	6823      	ldr	r3, [r4, #0]
 8013816:	1c5a      	adds	r2, r3, #1
 8013818:	6022      	str	r2, [r4, #0]
 801381a:	7019      	strb	r1, [r3, #0]
 801381c:	e7c5      	b.n	80137aa <_puts_r+0x42>
 801381e:	4622      	mov	r2, r4
 8013820:	4628      	mov	r0, r5
 8013822:	f000 f91d 	bl	8013a60 <__swbuf_r>
 8013826:	3001      	adds	r0, #1
 8013828:	d1bf      	bne.n	80137aa <_puts_r+0x42>
 801382a:	e7df      	b.n	80137ec <_puts_r+0x84>
 801382c:	6823      	ldr	r3, [r4, #0]
 801382e:	250a      	movs	r5, #10
 8013830:	1c5a      	adds	r2, r3, #1
 8013832:	6022      	str	r2, [r4, #0]
 8013834:	701d      	strb	r5, [r3, #0]
 8013836:	e7db      	b.n	80137f0 <_puts_r+0x88>
 8013838:	080164d8 	.word	0x080164d8
 801383c:	080164f8 	.word	0x080164f8
 8013840:	080164b8 	.word	0x080164b8

08013844 <puts>:
 8013844:	4b02      	ldr	r3, [pc, #8]	; (8013850 <puts+0xc>)
 8013846:	4601      	mov	r1, r0
 8013848:	6818      	ldr	r0, [r3, #0]
 801384a:	f7ff bf8d 	b.w	8013768 <_puts_r>
 801384e:	bf00      	nop
 8013850:	20000510 	.word	0x20000510

08013854 <rand>:
 8013854:	4b17      	ldr	r3, [pc, #92]	; (80138b4 <rand+0x60>)
 8013856:	b510      	push	{r4, lr}
 8013858:	681c      	ldr	r4, [r3, #0]
 801385a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801385c:	b9b3      	cbnz	r3, 801388c <rand+0x38>
 801385e:	2018      	movs	r0, #24
 8013860:	f001 f9c4 	bl	8014bec <malloc>
 8013864:	63a0      	str	r0, [r4, #56]	; 0x38
 8013866:	b928      	cbnz	r0, 8013874 <rand+0x20>
 8013868:	4602      	mov	r2, r0
 801386a:	4b13      	ldr	r3, [pc, #76]	; (80138b8 <rand+0x64>)
 801386c:	4813      	ldr	r0, [pc, #76]	; (80138bc <rand+0x68>)
 801386e:	214e      	movs	r1, #78	; 0x4e
 8013870:	f000 f9c8 	bl	8013c04 <__assert_func>
 8013874:	4a12      	ldr	r2, [pc, #72]	; (80138c0 <rand+0x6c>)
 8013876:	4b13      	ldr	r3, [pc, #76]	; (80138c4 <rand+0x70>)
 8013878:	e9c0 2300 	strd	r2, r3, [r0]
 801387c:	4b12      	ldr	r3, [pc, #72]	; (80138c8 <rand+0x74>)
 801387e:	6083      	str	r3, [r0, #8]
 8013880:	230b      	movs	r3, #11
 8013882:	8183      	strh	r3, [r0, #12]
 8013884:	2201      	movs	r2, #1
 8013886:	2300      	movs	r3, #0
 8013888:	e9c0 2304 	strd	r2, r3, [r0, #16]
 801388c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 801388e:	480f      	ldr	r0, [pc, #60]	; (80138cc <rand+0x78>)
 8013890:	690a      	ldr	r2, [r1, #16]
 8013892:	694b      	ldr	r3, [r1, #20]
 8013894:	4c0e      	ldr	r4, [pc, #56]	; (80138d0 <rand+0x7c>)
 8013896:	4350      	muls	r0, r2
 8013898:	fb04 0003 	mla	r0, r4, r3, r0
 801389c:	fba2 3404 	umull	r3, r4, r2, r4
 80138a0:	1c5a      	adds	r2, r3, #1
 80138a2:	4404      	add	r4, r0
 80138a4:	f144 0000 	adc.w	r0, r4, #0
 80138a8:	e9c1 2004 	strd	r2, r0, [r1, #16]
 80138ac:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80138b0:	bd10      	pop	{r4, pc}
 80138b2:	bf00      	nop
 80138b4:	20000510 	.word	0x20000510
 80138b8:	08016550 	.word	0x08016550
 80138bc:	08016567 	.word	0x08016567
 80138c0:	abcd330e 	.word	0xabcd330e
 80138c4:	e66d1234 	.word	0xe66d1234
 80138c8:	0005deec 	.word	0x0005deec
 80138cc:	5851f42d 	.word	0x5851f42d
 80138d0:	4c957f2d 	.word	0x4c957f2d

080138d4 <cleanup_glue>:
 80138d4:	b538      	push	{r3, r4, r5, lr}
 80138d6:	460c      	mov	r4, r1
 80138d8:	6809      	ldr	r1, [r1, #0]
 80138da:	4605      	mov	r5, r0
 80138dc:	b109      	cbz	r1, 80138e2 <cleanup_glue+0xe>
 80138de:	f7ff fff9 	bl	80138d4 <cleanup_glue>
 80138e2:	4621      	mov	r1, r4
 80138e4:	4628      	mov	r0, r5
 80138e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80138ea:	f001 bd21 	b.w	8015330 <_free_r>
	...

080138f0 <_reclaim_reent>:
 80138f0:	4b2c      	ldr	r3, [pc, #176]	; (80139a4 <_reclaim_reent+0xb4>)
 80138f2:	681b      	ldr	r3, [r3, #0]
 80138f4:	4283      	cmp	r3, r0
 80138f6:	b570      	push	{r4, r5, r6, lr}
 80138f8:	4604      	mov	r4, r0
 80138fa:	d051      	beq.n	80139a0 <_reclaim_reent+0xb0>
 80138fc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80138fe:	b143      	cbz	r3, 8013912 <_reclaim_reent+0x22>
 8013900:	68db      	ldr	r3, [r3, #12]
 8013902:	2b00      	cmp	r3, #0
 8013904:	d14a      	bne.n	801399c <_reclaim_reent+0xac>
 8013906:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013908:	6819      	ldr	r1, [r3, #0]
 801390a:	b111      	cbz	r1, 8013912 <_reclaim_reent+0x22>
 801390c:	4620      	mov	r0, r4
 801390e:	f001 fd0f 	bl	8015330 <_free_r>
 8013912:	6961      	ldr	r1, [r4, #20]
 8013914:	b111      	cbz	r1, 801391c <_reclaim_reent+0x2c>
 8013916:	4620      	mov	r0, r4
 8013918:	f001 fd0a 	bl	8015330 <_free_r>
 801391c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 801391e:	b111      	cbz	r1, 8013926 <_reclaim_reent+0x36>
 8013920:	4620      	mov	r0, r4
 8013922:	f001 fd05 	bl	8015330 <_free_r>
 8013926:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8013928:	b111      	cbz	r1, 8013930 <_reclaim_reent+0x40>
 801392a:	4620      	mov	r0, r4
 801392c:	f001 fd00 	bl	8015330 <_free_r>
 8013930:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8013932:	b111      	cbz	r1, 801393a <_reclaim_reent+0x4a>
 8013934:	4620      	mov	r0, r4
 8013936:	f001 fcfb 	bl	8015330 <_free_r>
 801393a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 801393c:	b111      	cbz	r1, 8013944 <_reclaim_reent+0x54>
 801393e:	4620      	mov	r0, r4
 8013940:	f001 fcf6 	bl	8015330 <_free_r>
 8013944:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8013946:	b111      	cbz	r1, 801394e <_reclaim_reent+0x5e>
 8013948:	4620      	mov	r0, r4
 801394a:	f001 fcf1 	bl	8015330 <_free_r>
 801394e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8013950:	b111      	cbz	r1, 8013958 <_reclaim_reent+0x68>
 8013952:	4620      	mov	r0, r4
 8013954:	f001 fcec 	bl	8015330 <_free_r>
 8013958:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801395a:	b111      	cbz	r1, 8013962 <_reclaim_reent+0x72>
 801395c:	4620      	mov	r0, r4
 801395e:	f001 fce7 	bl	8015330 <_free_r>
 8013962:	69a3      	ldr	r3, [r4, #24]
 8013964:	b1e3      	cbz	r3, 80139a0 <_reclaim_reent+0xb0>
 8013966:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8013968:	4620      	mov	r0, r4
 801396a:	4798      	blx	r3
 801396c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 801396e:	b1b9      	cbz	r1, 80139a0 <_reclaim_reent+0xb0>
 8013970:	4620      	mov	r0, r4
 8013972:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013976:	f7ff bfad 	b.w	80138d4 <cleanup_glue>
 801397a:	5949      	ldr	r1, [r1, r5]
 801397c:	b941      	cbnz	r1, 8013990 <_reclaim_reent+0xa0>
 801397e:	3504      	adds	r5, #4
 8013980:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013982:	2d80      	cmp	r5, #128	; 0x80
 8013984:	68d9      	ldr	r1, [r3, #12]
 8013986:	d1f8      	bne.n	801397a <_reclaim_reent+0x8a>
 8013988:	4620      	mov	r0, r4
 801398a:	f001 fcd1 	bl	8015330 <_free_r>
 801398e:	e7ba      	b.n	8013906 <_reclaim_reent+0x16>
 8013990:	680e      	ldr	r6, [r1, #0]
 8013992:	4620      	mov	r0, r4
 8013994:	f001 fccc 	bl	8015330 <_free_r>
 8013998:	4631      	mov	r1, r6
 801399a:	e7ef      	b.n	801397c <_reclaim_reent+0x8c>
 801399c:	2500      	movs	r5, #0
 801399e:	e7ef      	b.n	8013980 <_reclaim_reent+0x90>
 80139a0:	bd70      	pop	{r4, r5, r6, pc}
 80139a2:	bf00      	nop
 80139a4:	20000510 	.word	0x20000510

080139a8 <_sbrk_r>:
 80139a8:	b538      	push	{r3, r4, r5, lr}
 80139aa:	4d06      	ldr	r5, [pc, #24]	; (80139c4 <_sbrk_r+0x1c>)
 80139ac:	2300      	movs	r3, #0
 80139ae:	4604      	mov	r4, r0
 80139b0:	4608      	mov	r0, r1
 80139b2:	602b      	str	r3, [r5, #0]
 80139b4:	f7ee fd7a 	bl	80024ac <_sbrk>
 80139b8:	1c43      	adds	r3, r0, #1
 80139ba:	d102      	bne.n	80139c2 <_sbrk_r+0x1a>
 80139bc:	682b      	ldr	r3, [r5, #0]
 80139be:	b103      	cbz	r3, 80139c2 <_sbrk_r+0x1a>
 80139c0:	6023      	str	r3, [r4, #0]
 80139c2:	bd38      	pop	{r3, r4, r5, pc}
 80139c4:	20004f88 	.word	0x20004f88

080139c8 <__sread>:
 80139c8:	b510      	push	{r4, lr}
 80139ca:	460c      	mov	r4, r1
 80139cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80139d0:	f001 fe58 	bl	8015684 <_read_r>
 80139d4:	2800      	cmp	r0, #0
 80139d6:	bfab      	itete	ge
 80139d8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80139da:	89a3      	ldrhlt	r3, [r4, #12]
 80139dc:	181b      	addge	r3, r3, r0
 80139de:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80139e2:	bfac      	ite	ge
 80139e4:	6563      	strge	r3, [r4, #84]	; 0x54
 80139e6:	81a3      	strhlt	r3, [r4, #12]
 80139e8:	bd10      	pop	{r4, pc}

080139ea <__swrite>:
 80139ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80139ee:	461f      	mov	r7, r3
 80139f0:	898b      	ldrh	r3, [r1, #12]
 80139f2:	05db      	lsls	r3, r3, #23
 80139f4:	4605      	mov	r5, r0
 80139f6:	460c      	mov	r4, r1
 80139f8:	4616      	mov	r6, r2
 80139fa:	d505      	bpl.n	8013a08 <__swrite+0x1e>
 80139fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013a00:	2302      	movs	r3, #2
 8013a02:	2200      	movs	r2, #0
 8013a04:	f001 f87c 	bl	8014b00 <_lseek_r>
 8013a08:	89a3      	ldrh	r3, [r4, #12]
 8013a0a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013a0e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8013a12:	81a3      	strh	r3, [r4, #12]
 8013a14:	4632      	mov	r2, r6
 8013a16:	463b      	mov	r3, r7
 8013a18:	4628      	mov	r0, r5
 8013a1a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013a1e:	f000 b871 	b.w	8013b04 <_write_r>

08013a22 <__sseek>:
 8013a22:	b510      	push	{r4, lr}
 8013a24:	460c      	mov	r4, r1
 8013a26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013a2a:	f001 f869 	bl	8014b00 <_lseek_r>
 8013a2e:	1c43      	adds	r3, r0, #1
 8013a30:	89a3      	ldrh	r3, [r4, #12]
 8013a32:	bf15      	itete	ne
 8013a34:	6560      	strne	r0, [r4, #84]	; 0x54
 8013a36:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8013a3a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8013a3e:	81a3      	strheq	r3, [r4, #12]
 8013a40:	bf18      	it	ne
 8013a42:	81a3      	strhne	r3, [r4, #12]
 8013a44:	bd10      	pop	{r4, pc}

08013a46 <__sclose>:
 8013a46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013a4a:	f000 b8f9 	b.w	8013c40 <_close_r>

08013a4e <strcpy>:
 8013a4e:	4603      	mov	r3, r0
 8013a50:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013a54:	f803 2b01 	strb.w	r2, [r3], #1
 8013a58:	2a00      	cmp	r2, #0
 8013a5a:	d1f9      	bne.n	8013a50 <strcpy+0x2>
 8013a5c:	4770      	bx	lr
	...

08013a60 <__swbuf_r>:
 8013a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013a62:	460e      	mov	r6, r1
 8013a64:	4614      	mov	r4, r2
 8013a66:	4605      	mov	r5, r0
 8013a68:	b118      	cbz	r0, 8013a72 <__swbuf_r+0x12>
 8013a6a:	6983      	ldr	r3, [r0, #24]
 8013a6c:	b90b      	cbnz	r3, 8013a72 <__swbuf_r+0x12>
 8013a6e:	f7ff f8c3 	bl	8012bf8 <__sinit>
 8013a72:	4b21      	ldr	r3, [pc, #132]	; (8013af8 <__swbuf_r+0x98>)
 8013a74:	429c      	cmp	r4, r3
 8013a76:	d12b      	bne.n	8013ad0 <__swbuf_r+0x70>
 8013a78:	686c      	ldr	r4, [r5, #4]
 8013a7a:	69a3      	ldr	r3, [r4, #24]
 8013a7c:	60a3      	str	r3, [r4, #8]
 8013a7e:	89a3      	ldrh	r3, [r4, #12]
 8013a80:	071a      	lsls	r2, r3, #28
 8013a82:	d52f      	bpl.n	8013ae4 <__swbuf_r+0x84>
 8013a84:	6923      	ldr	r3, [r4, #16]
 8013a86:	b36b      	cbz	r3, 8013ae4 <__swbuf_r+0x84>
 8013a88:	6923      	ldr	r3, [r4, #16]
 8013a8a:	6820      	ldr	r0, [r4, #0]
 8013a8c:	1ac0      	subs	r0, r0, r3
 8013a8e:	6963      	ldr	r3, [r4, #20]
 8013a90:	b2f6      	uxtb	r6, r6
 8013a92:	4283      	cmp	r3, r0
 8013a94:	4637      	mov	r7, r6
 8013a96:	dc04      	bgt.n	8013aa2 <__swbuf_r+0x42>
 8013a98:	4621      	mov	r1, r4
 8013a9a:	4628      	mov	r0, r5
 8013a9c:	f000 ffde 	bl	8014a5c <_fflush_r>
 8013aa0:	bb30      	cbnz	r0, 8013af0 <__swbuf_r+0x90>
 8013aa2:	68a3      	ldr	r3, [r4, #8]
 8013aa4:	3b01      	subs	r3, #1
 8013aa6:	60a3      	str	r3, [r4, #8]
 8013aa8:	6823      	ldr	r3, [r4, #0]
 8013aaa:	1c5a      	adds	r2, r3, #1
 8013aac:	6022      	str	r2, [r4, #0]
 8013aae:	701e      	strb	r6, [r3, #0]
 8013ab0:	6963      	ldr	r3, [r4, #20]
 8013ab2:	3001      	adds	r0, #1
 8013ab4:	4283      	cmp	r3, r0
 8013ab6:	d004      	beq.n	8013ac2 <__swbuf_r+0x62>
 8013ab8:	89a3      	ldrh	r3, [r4, #12]
 8013aba:	07db      	lsls	r3, r3, #31
 8013abc:	d506      	bpl.n	8013acc <__swbuf_r+0x6c>
 8013abe:	2e0a      	cmp	r6, #10
 8013ac0:	d104      	bne.n	8013acc <__swbuf_r+0x6c>
 8013ac2:	4621      	mov	r1, r4
 8013ac4:	4628      	mov	r0, r5
 8013ac6:	f000 ffc9 	bl	8014a5c <_fflush_r>
 8013aca:	b988      	cbnz	r0, 8013af0 <__swbuf_r+0x90>
 8013acc:	4638      	mov	r0, r7
 8013ace:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013ad0:	4b0a      	ldr	r3, [pc, #40]	; (8013afc <__swbuf_r+0x9c>)
 8013ad2:	429c      	cmp	r4, r3
 8013ad4:	d101      	bne.n	8013ada <__swbuf_r+0x7a>
 8013ad6:	68ac      	ldr	r4, [r5, #8]
 8013ad8:	e7cf      	b.n	8013a7a <__swbuf_r+0x1a>
 8013ada:	4b09      	ldr	r3, [pc, #36]	; (8013b00 <__swbuf_r+0xa0>)
 8013adc:	429c      	cmp	r4, r3
 8013ade:	bf08      	it	eq
 8013ae0:	68ec      	ldreq	r4, [r5, #12]
 8013ae2:	e7ca      	b.n	8013a7a <__swbuf_r+0x1a>
 8013ae4:	4621      	mov	r1, r4
 8013ae6:	4628      	mov	r0, r5
 8013ae8:	f000 f81e 	bl	8013b28 <__swsetup_r>
 8013aec:	2800      	cmp	r0, #0
 8013aee:	d0cb      	beq.n	8013a88 <__swbuf_r+0x28>
 8013af0:	f04f 37ff 	mov.w	r7, #4294967295
 8013af4:	e7ea      	b.n	8013acc <__swbuf_r+0x6c>
 8013af6:	bf00      	nop
 8013af8:	080164d8 	.word	0x080164d8
 8013afc:	080164f8 	.word	0x080164f8
 8013b00:	080164b8 	.word	0x080164b8

08013b04 <_write_r>:
 8013b04:	b538      	push	{r3, r4, r5, lr}
 8013b06:	4d07      	ldr	r5, [pc, #28]	; (8013b24 <_write_r+0x20>)
 8013b08:	4604      	mov	r4, r0
 8013b0a:	4608      	mov	r0, r1
 8013b0c:	4611      	mov	r1, r2
 8013b0e:	2200      	movs	r2, #0
 8013b10:	602a      	str	r2, [r5, #0]
 8013b12:	461a      	mov	r2, r3
 8013b14:	f7ed f9de 	bl	8000ed4 <_write>
 8013b18:	1c43      	adds	r3, r0, #1
 8013b1a:	d102      	bne.n	8013b22 <_write_r+0x1e>
 8013b1c:	682b      	ldr	r3, [r5, #0]
 8013b1e:	b103      	cbz	r3, 8013b22 <_write_r+0x1e>
 8013b20:	6023      	str	r3, [r4, #0]
 8013b22:	bd38      	pop	{r3, r4, r5, pc}
 8013b24:	20004f88 	.word	0x20004f88

08013b28 <__swsetup_r>:
 8013b28:	4b32      	ldr	r3, [pc, #200]	; (8013bf4 <__swsetup_r+0xcc>)
 8013b2a:	b570      	push	{r4, r5, r6, lr}
 8013b2c:	681d      	ldr	r5, [r3, #0]
 8013b2e:	4606      	mov	r6, r0
 8013b30:	460c      	mov	r4, r1
 8013b32:	b125      	cbz	r5, 8013b3e <__swsetup_r+0x16>
 8013b34:	69ab      	ldr	r3, [r5, #24]
 8013b36:	b913      	cbnz	r3, 8013b3e <__swsetup_r+0x16>
 8013b38:	4628      	mov	r0, r5
 8013b3a:	f7ff f85d 	bl	8012bf8 <__sinit>
 8013b3e:	4b2e      	ldr	r3, [pc, #184]	; (8013bf8 <__swsetup_r+0xd0>)
 8013b40:	429c      	cmp	r4, r3
 8013b42:	d10f      	bne.n	8013b64 <__swsetup_r+0x3c>
 8013b44:	686c      	ldr	r4, [r5, #4]
 8013b46:	89a3      	ldrh	r3, [r4, #12]
 8013b48:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013b4c:	0719      	lsls	r1, r3, #28
 8013b4e:	d42c      	bmi.n	8013baa <__swsetup_r+0x82>
 8013b50:	06dd      	lsls	r5, r3, #27
 8013b52:	d411      	bmi.n	8013b78 <__swsetup_r+0x50>
 8013b54:	2309      	movs	r3, #9
 8013b56:	6033      	str	r3, [r6, #0]
 8013b58:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8013b5c:	81a3      	strh	r3, [r4, #12]
 8013b5e:	f04f 30ff 	mov.w	r0, #4294967295
 8013b62:	e03e      	b.n	8013be2 <__swsetup_r+0xba>
 8013b64:	4b25      	ldr	r3, [pc, #148]	; (8013bfc <__swsetup_r+0xd4>)
 8013b66:	429c      	cmp	r4, r3
 8013b68:	d101      	bne.n	8013b6e <__swsetup_r+0x46>
 8013b6a:	68ac      	ldr	r4, [r5, #8]
 8013b6c:	e7eb      	b.n	8013b46 <__swsetup_r+0x1e>
 8013b6e:	4b24      	ldr	r3, [pc, #144]	; (8013c00 <__swsetup_r+0xd8>)
 8013b70:	429c      	cmp	r4, r3
 8013b72:	bf08      	it	eq
 8013b74:	68ec      	ldreq	r4, [r5, #12]
 8013b76:	e7e6      	b.n	8013b46 <__swsetup_r+0x1e>
 8013b78:	0758      	lsls	r0, r3, #29
 8013b7a:	d512      	bpl.n	8013ba2 <__swsetup_r+0x7a>
 8013b7c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013b7e:	b141      	cbz	r1, 8013b92 <__swsetup_r+0x6a>
 8013b80:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013b84:	4299      	cmp	r1, r3
 8013b86:	d002      	beq.n	8013b8e <__swsetup_r+0x66>
 8013b88:	4630      	mov	r0, r6
 8013b8a:	f001 fbd1 	bl	8015330 <_free_r>
 8013b8e:	2300      	movs	r3, #0
 8013b90:	6363      	str	r3, [r4, #52]	; 0x34
 8013b92:	89a3      	ldrh	r3, [r4, #12]
 8013b94:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8013b98:	81a3      	strh	r3, [r4, #12]
 8013b9a:	2300      	movs	r3, #0
 8013b9c:	6063      	str	r3, [r4, #4]
 8013b9e:	6923      	ldr	r3, [r4, #16]
 8013ba0:	6023      	str	r3, [r4, #0]
 8013ba2:	89a3      	ldrh	r3, [r4, #12]
 8013ba4:	f043 0308 	orr.w	r3, r3, #8
 8013ba8:	81a3      	strh	r3, [r4, #12]
 8013baa:	6923      	ldr	r3, [r4, #16]
 8013bac:	b94b      	cbnz	r3, 8013bc2 <__swsetup_r+0x9a>
 8013bae:	89a3      	ldrh	r3, [r4, #12]
 8013bb0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8013bb4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013bb8:	d003      	beq.n	8013bc2 <__swsetup_r+0x9a>
 8013bba:	4621      	mov	r1, r4
 8013bbc:	4630      	mov	r0, r6
 8013bbe:	f000 ffd5 	bl	8014b6c <__smakebuf_r>
 8013bc2:	89a0      	ldrh	r0, [r4, #12]
 8013bc4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013bc8:	f010 0301 	ands.w	r3, r0, #1
 8013bcc:	d00a      	beq.n	8013be4 <__swsetup_r+0xbc>
 8013bce:	2300      	movs	r3, #0
 8013bd0:	60a3      	str	r3, [r4, #8]
 8013bd2:	6963      	ldr	r3, [r4, #20]
 8013bd4:	425b      	negs	r3, r3
 8013bd6:	61a3      	str	r3, [r4, #24]
 8013bd8:	6923      	ldr	r3, [r4, #16]
 8013bda:	b943      	cbnz	r3, 8013bee <__swsetup_r+0xc6>
 8013bdc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8013be0:	d1ba      	bne.n	8013b58 <__swsetup_r+0x30>
 8013be2:	bd70      	pop	{r4, r5, r6, pc}
 8013be4:	0781      	lsls	r1, r0, #30
 8013be6:	bf58      	it	pl
 8013be8:	6963      	ldrpl	r3, [r4, #20]
 8013bea:	60a3      	str	r3, [r4, #8]
 8013bec:	e7f4      	b.n	8013bd8 <__swsetup_r+0xb0>
 8013bee:	2000      	movs	r0, #0
 8013bf0:	e7f7      	b.n	8013be2 <__swsetup_r+0xba>
 8013bf2:	bf00      	nop
 8013bf4:	20000510 	.word	0x20000510
 8013bf8:	080164d8 	.word	0x080164d8
 8013bfc:	080164f8 	.word	0x080164f8
 8013c00:	080164b8 	.word	0x080164b8

08013c04 <__assert_func>:
 8013c04:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013c06:	4614      	mov	r4, r2
 8013c08:	461a      	mov	r2, r3
 8013c0a:	4b09      	ldr	r3, [pc, #36]	; (8013c30 <__assert_func+0x2c>)
 8013c0c:	681b      	ldr	r3, [r3, #0]
 8013c0e:	4605      	mov	r5, r0
 8013c10:	68d8      	ldr	r0, [r3, #12]
 8013c12:	b14c      	cbz	r4, 8013c28 <__assert_func+0x24>
 8013c14:	4b07      	ldr	r3, [pc, #28]	; (8013c34 <__assert_func+0x30>)
 8013c16:	9100      	str	r1, [sp, #0]
 8013c18:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8013c1c:	4906      	ldr	r1, [pc, #24]	; (8013c38 <__assert_func+0x34>)
 8013c1e:	462b      	mov	r3, r5
 8013c20:	f000 ff58 	bl	8014ad4 <fiprintf>
 8013c24:	f001 fd40 	bl	80156a8 <abort>
 8013c28:	4b04      	ldr	r3, [pc, #16]	; (8013c3c <__assert_func+0x38>)
 8013c2a:	461c      	mov	r4, r3
 8013c2c:	e7f3      	b.n	8013c16 <__assert_func+0x12>
 8013c2e:	bf00      	nop
 8013c30:	20000510 	.word	0x20000510
 8013c34:	080165c6 	.word	0x080165c6
 8013c38:	080165d3 	.word	0x080165d3
 8013c3c:	08016601 	.word	0x08016601

08013c40 <_close_r>:
 8013c40:	b538      	push	{r3, r4, r5, lr}
 8013c42:	4d06      	ldr	r5, [pc, #24]	; (8013c5c <_close_r+0x1c>)
 8013c44:	2300      	movs	r3, #0
 8013c46:	4604      	mov	r4, r0
 8013c48:	4608      	mov	r0, r1
 8013c4a:	602b      	str	r3, [r5, #0]
 8013c4c:	f7ee fbf9 	bl	8002442 <_close>
 8013c50:	1c43      	adds	r3, r0, #1
 8013c52:	d102      	bne.n	8013c5a <_close_r+0x1a>
 8013c54:	682b      	ldr	r3, [r5, #0]
 8013c56:	b103      	cbz	r3, 8013c5a <_close_r+0x1a>
 8013c58:	6023      	str	r3, [r4, #0]
 8013c5a:	bd38      	pop	{r3, r4, r5, pc}
 8013c5c:	20004f88 	.word	0x20004f88

08013c60 <quorem>:
 8013c60:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013c64:	6903      	ldr	r3, [r0, #16]
 8013c66:	690c      	ldr	r4, [r1, #16]
 8013c68:	42a3      	cmp	r3, r4
 8013c6a:	4607      	mov	r7, r0
 8013c6c:	f2c0 8081 	blt.w	8013d72 <quorem+0x112>
 8013c70:	3c01      	subs	r4, #1
 8013c72:	f101 0814 	add.w	r8, r1, #20
 8013c76:	f100 0514 	add.w	r5, r0, #20
 8013c7a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8013c7e:	9301      	str	r3, [sp, #4]
 8013c80:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8013c84:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8013c88:	3301      	adds	r3, #1
 8013c8a:	429a      	cmp	r2, r3
 8013c8c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8013c90:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8013c94:	fbb2 f6f3 	udiv	r6, r2, r3
 8013c98:	d331      	bcc.n	8013cfe <quorem+0x9e>
 8013c9a:	f04f 0e00 	mov.w	lr, #0
 8013c9e:	4640      	mov	r0, r8
 8013ca0:	46ac      	mov	ip, r5
 8013ca2:	46f2      	mov	sl, lr
 8013ca4:	f850 2b04 	ldr.w	r2, [r0], #4
 8013ca8:	b293      	uxth	r3, r2
 8013caa:	fb06 e303 	mla	r3, r6, r3, lr
 8013cae:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8013cb2:	b29b      	uxth	r3, r3
 8013cb4:	ebaa 0303 	sub.w	r3, sl, r3
 8013cb8:	0c12      	lsrs	r2, r2, #16
 8013cba:	f8dc a000 	ldr.w	sl, [ip]
 8013cbe:	fb06 e202 	mla	r2, r6, r2, lr
 8013cc2:	fa13 f38a 	uxtah	r3, r3, sl
 8013cc6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8013cca:	fa1f fa82 	uxth.w	sl, r2
 8013cce:	f8dc 2000 	ldr.w	r2, [ip]
 8013cd2:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8013cd6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8013cda:	b29b      	uxth	r3, r3
 8013cdc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013ce0:	4581      	cmp	r9, r0
 8013ce2:	f84c 3b04 	str.w	r3, [ip], #4
 8013ce6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8013cea:	d2db      	bcs.n	8013ca4 <quorem+0x44>
 8013cec:	f855 300b 	ldr.w	r3, [r5, fp]
 8013cf0:	b92b      	cbnz	r3, 8013cfe <quorem+0x9e>
 8013cf2:	9b01      	ldr	r3, [sp, #4]
 8013cf4:	3b04      	subs	r3, #4
 8013cf6:	429d      	cmp	r5, r3
 8013cf8:	461a      	mov	r2, r3
 8013cfa:	d32e      	bcc.n	8013d5a <quorem+0xfa>
 8013cfc:	613c      	str	r4, [r7, #16]
 8013cfe:	4638      	mov	r0, r7
 8013d00:	f001 fa06 	bl	8015110 <__mcmp>
 8013d04:	2800      	cmp	r0, #0
 8013d06:	db24      	blt.n	8013d52 <quorem+0xf2>
 8013d08:	3601      	adds	r6, #1
 8013d0a:	4628      	mov	r0, r5
 8013d0c:	f04f 0c00 	mov.w	ip, #0
 8013d10:	f858 2b04 	ldr.w	r2, [r8], #4
 8013d14:	f8d0 e000 	ldr.w	lr, [r0]
 8013d18:	b293      	uxth	r3, r2
 8013d1a:	ebac 0303 	sub.w	r3, ip, r3
 8013d1e:	0c12      	lsrs	r2, r2, #16
 8013d20:	fa13 f38e 	uxtah	r3, r3, lr
 8013d24:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8013d28:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8013d2c:	b29b      	uxth	r3, r3
 8013d2e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013d32:	45c1      	cmp	r9, r8
 8013d34:	f840 3b04 	str.w	r3, [r0], #4
 8013d38:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8013d3c:	d2e8      	bcs.n	8013d10 <quorem+0xb0>
 8013d3e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8013d42:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8013d46:	b922      	cbnz	r2, 8013d52 <quorem+0xf2>
 8013d48:	3b04      	subs	r3, #4
 8013d4a:	429d      	cmp	r5, r3
 8013d4c:	461a      	mov	r2, r3
 8013d4e:	d30a      	bcc.n	8013d66 <quorem+0x106>
 8013d50:	613c      	str	r4, [r7, #16]
 8013d52:	4630      	mov	r0, r6
 8013d54:	b003      	add	sp, #12
 8013d56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013d5a:	6812      	ldr	r2, [r2, #0]
 8013d5c:	3b04      	subs	r3, #4
 8013d5e:	2a00      	cmp	r2, #0
 8013d60:	d1cc      	bne.n	8013cfc <quorem+0x9c>
 8013d62:	3c01      	subs	r4, #1
 8013d64:	e7c7      	b.n	8013cf6 <quorem+0x96>
 8013d66:	6812      	ldr	r2, [r2, #0]
 8013d68:	3b04      	subs	r3, #4
 8013d6a:	2a00      	cmp	r2, #0
 8013d6c:	d1f0      	bne.n	8013d50 <quorem+0xf0>
 8013d6e:	3c01      	subs	r4, #1
 8013d70:	e7eb      	b.n	8013d4a <quorem+0xea>
 8013d72:	2000      	movs	r0, #0
 8013d74:	e7ee      	b.n	8013d54 <quorem+0xf4>
	...

08013d78 <_dtoa_r>:
 8013d78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013d7c:	ed2d 8b02 	vpush	{d8}
 8013d80:	ec57 6b10 	vmov	r6, r7, d0
 8013d84:	b095      	sub	sp, #84	; 0x54
 8013d86:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8013d88:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8013d8c:	9105      	str	r1, [sp, #20]
 8013d8e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8013d92:	4604      	mov	r4, r0
 8013d94:	9209      	str	r2, [sp, #36]	; 0x24
 8013d96:	930f      	str	r3, [sp, #60]	; 0x3c
 8013d98:	b975      	cbnz	r5, 8013db8 <_dtoa_r+0x40>
 8013d9a:	2010      	movs	r0, #16
 8013d9c:	f000 ff26 	bl	8014bec <malloc>
 8013da0:	4602      	mov	r2, r0
 8013da2:	6260      	str	r0, [r4, #36]	; 0x24
 8013da4:	b920      	cbnz	r0, 8013db0 <_dtoa_r+0x38>
 8013da6:	4bb2      	ldr	r3, [pc, #712]	; (8014070 <_dtoa_r+0x2f8>)
 8013da8:	21ea      	movs	r1, #234	; 0xea
 8013daa:	48b2      	ldr	r0, [pc, #712]	; (8014074 <_dtoa_r+0x2fc>)
 8013dac:	f7ff ff2a 	bl	8013c04 <__assert_func>
 8013db0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8013db4:	6005      	str	r5, [r0, #0]
 8013db6:	60c5      	str	r5, [r0, #12]
 8013db8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013dba:	6819      	ldr	r1, [r3, #0]
 8013dbc:	b151      	cbz	r1, 8013dd4 <_dtoa_r+0x5c>
 8013dbe:	685a      	ldr	r2, [r3, #4]
 8013dc0:	604a      	str	r2, [r1, #4]
 8013dc2:	2301      	movs	r3, #1
 8013dc4:	4093      	lsls	r3, r2
 8013dc6:	608b      	str	r3, [r1, #8]
 8013dc8:	4620      	mov	r0, r4
 8013dca:	f000 ff63 	bl	8014c94 <_Bfree>
 8013dce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013dd0:	2200      	movs	r2, #0
 8013dd2:	601a      	str	r2, [r3, #0]
 8013dd4:	1e3b      	subs	r3, r7, #0
 8013dd6:	bfb9      	ittee	lt
 8013dd8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8013ddc:	9303      	strlt	r3, [sp, #12]
 8013dde:	2300      	movge	r3, #0
 8013de0:	f8c8 3000 	strge.w	r3, [r8]
 8013de4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8013de8:	4ba3      	ldr	r3, [pc, #652]	; (8014078 <_dtoa_r+0x300>)
 8013dea:	bfbc      	itt	lt
 8013dec:	2201      	movlt	r2, #1
 8013dee:	f8c8 2000 	strlt.w	r2, [r8]
 8013df2:	ea33 0309 	bics.w	r3, r3, r9
 8013df6:	d11b      	bne.n	8013e30 <_dtoa_r+0xb8>
 8013df8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8013dfa:	f242 730f 	movw	r3, #9999	; 0x270f
 8013dfe:	6013      	str	r3, [r2, #0]
 8013e00:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013e04:	4333      	orrs	r3, r6
 8013e06:	f000 857a 	beq.w	80148fe <_dtoa_r+0xb86>
 8013e0a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8013e0c:	b963      	cbnz	r3, 8013e28 <_dtoa_r+0xb0>
 8013e0e:	4b9b      	ldr	r3, [pc, #620]	; (801407c <_dtoa_r+0x304>)
 8013e10:	e024      	b.n	8013e5c <_dtoa_r+0xe4>
 8013e12:	4b9b      	ldr	r3, [pc, #620]	; (8014080 <_dtoa_r+0x308>)
 8013e14:	9300      	str	r3, [sp, #0]
 8013e16:	3308      	adds	r3, #8
 8013e18:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8013e1a:	6013      	str	r3, [r2, #0]
 8013e1c:	9800      	ldr	r0, [sp, #0]
 8013e1e:	b015      	add	sp, #84	; 0x54
 8013e20:	ecbd 8b02 	vpop	{d8}
 8013e24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013e28:	4b94      	ldr	r3, [pc, #592]	; (801407c <_dtoa_r+0x304>)
 8013e2a:	9300      	str	r3, [sp, #0]
 8013e2c:	3303      	adds	r3, #3
 8013e2e:	e7f3      	b.n	8013e18 <_dtoa_r+0xa0>
 8013e30:	ed9d 7b02 	vldr	d7, [sp, #8]
 8013e34:	2200      	movs	r2, #0
 8013e36:	ec51 0b17 	vmov	r0, r1, d7
 8013e3a:	2300      	movs	r3, #0
 8013e3c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8013e40:	f7ec fe42 	bl	8000ac8 <__aeabi_dcmpeq>
 8013e44:	4680      	mov	r8, r0
 8013e46:	b158      	cbz	r0, 8013e60 <_dtoa_r+0xe8>
 8013e48:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8013e4a:	2301      	movs	r3, #1
 8013e4c:	6013      	str	r3, [r2, #0]
 8013e4e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8013e50:	2b00      	cmp	r3, #0
 8013e52:	f000 8551 	beq.w	80148f8 <_dtoa_r+0xb80>
 8013e56:	488b      	ldr	r0, [pc, #556]	; (8014084 <_dtoa_r+0x30c>)
 8013e58:	6018      	str	r0, [r3, #0]
 8013e5a:	1e43      	subs	r3, r0, #1
 8013e5c:	9300      	str	r3, [sp, #0]
 8013e5e:	e7dd      	b.n	8013e1c <_dtoa_r+0xa4>
 8013e60:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8013e64:	aa12      	add	r2, sp, #72	; 0x48
 8013e66:	a913      	add	r1, sp, #76	; 0x4c
 8013e68:	4620      	mov	r0, r4
 8013e6a:	f001 f9f5 	bl	8015258 <__d2b>
 8013e6e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8013e72:	4683      	mov	fp, r0
 8013e74:	2d00      	cmp	r5, #0
 8013e76:	d07c      	beq.n	8013f72 <_dtoa_r+0x1fa>
 8013e78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013e7a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8013e7e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013e82:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8013e86:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8013e8a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8013e8e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8013e92:	4b7d      	ldr	r3, [pc, #500]	; (8014088 <_dtoa_r+0x310>)
 8013e94:	2200      	movs	r2, #0
 8013e96:	4630      	mov	r0, r6
 8013e98:	4639      	mov	r1, r7
 8013e9a:	f7ec f9f5 	bl	8000288 <__aeabi_dsub>
 8013e9e:	a36e      	add	r3, pc, #440	; (adr r3, 8014058 <_dtoa_r+0x2e0>)
 8013ea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013ea4:	f7ec fba8 	bl	80005f8 <__aeabi_dmul>
 8013ea8:	a36d      	add	r3, pc, #436	; (adr r3, 8014060 <_dtoa_r+0x2e8>)
 8013eaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013eae:	f7ec f9ed 	bl	800028c <__adddf3>
 8013eb2:	4606      	mov	r6, r0
 8013eb4:	4628      	mov	r0, r5
 8013eb6:	460f      	mov	r7, r1
 8013eb8:	f7ec fb34 	bl	8000524 <__aeabi_i2d>
 8013ebc:	a36a      	add	r3, pc, #424	; (adr r3, 8014068 <_dtoa_r+0x2f0>)
 8013ebe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013ec2:	f7ec fb99 	bl	80005f8 <__aeabi_dmul>
 8013ec6:	4602      	mov	r2, r0
 8013ec8:	460b      	mov	r3, r1
 8013eca:	4630      	mov	r0, r6
 8013ecc:	4639      	mov	r1, r7
 8013ece:	f7ec f9dd 	bl	800028c <__adddf3>
 8013ed2:	4606      	mov	r6, r0
 8013ed4:	460f      	mov	r7, r1
 8013ed6:	f7ec fe3f 	bl	8000b58 <__aeabi_d2iz>
 8013eda:	2200      	movs	r2, #0
 8013edc:	4682      	mov	sl, r0
 8013ede:	2300      	movs	r3, #0
 8013ee0:	4630      	mov	r0, r6
 8013ee2:	4639      	mov	r1, r7
 8013ee4:	f7ec fdfa 	bl	8000adc <__aeabi_dcmplt>
 8013ee8:	b148      	cbz	r0, 8013efe <_dtoa_r+0x186>
 8013eea:	4650      	mov	r0, sl
 8013eec:	f7ec fb1a 	bl	8000524 <__aeabi_i2d>
 8013ef0:	4632      	mov	r2, r6
 8013ef2:	463b      	mov	r3, r7
 8013ef4:	f7ec fde8 	bl	8000ac8 <__aeabi_dcmpeq>
 8013ef8:	b908      	cbnz	r0, 8013efe <_dtoa_r+0x186>
 8013efa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013efe:	f1ba 0f16 	cmp.w	sl, #22
 8013f02:	d854      	bhi.n	8013fae <_dtoa_r+0x236>
 8013f04:	4b61      	ldr	r3, [pc, #388]	; (801408c <_dtoa_r+0x314>)
 8013f06:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8013f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f0e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8013f12:	f7ec fde3 	bl	8000adc <__aeabi_dcmplt>
 8013f16:	2800      	cmp	r0, #0
 8013f18:	d04b      	beq.n	8013fb2 <_dtoa_r+0x23a>
 8013f1a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013f1e:	2300      	movs	r3, #0
 8013f20:	930e      	str	r3, [sp, #56]	; 0x38
 8013f22:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8013f24:	1b5d      	subs	r5, r3, r5
 8013f26:	1e6b      	subs	r3, r5, #1
 8013f28:	9304      	str	r3, [sp, #16]
 8013f2a:	bf43      	ittte	mi
 8013f2c:	2300      	movmi	r3, #0
 8013f2e:	f1c5 0801 	rsbmi	r8, r5, #1
 8013f32:	9304      	strmi	r3, [sp, #16]
 8013f34:	f04f 0800 	movpl.w	r8, #0
 8013f38:	f1ba 0f00 	cmp.w	sl, #0
 8013f3c:	db3b      	blt.n	8013fb6 <_dtoa_r+0x23e>
 8013f3e:	9b04      	ldr	r3, [sp, #16]
 8013f40:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8013f44:	4453      	add	r3, sl
 8013f46:	9304      	str	r3, [sp, #16]
 8013f48:	2300      	movs	r3, #0
 8013f4a:	9306      	str	r3, [sp, #24]
 8013f4c:	9b05      	ldr	r3, [sp, #20]
 8013f4e:	2b09      	cmp	r3, #9
 8013f50:	d869      	bhi.n	8014026 <_dtoa_r+0x2ae>
 8013f52:	2b05      	cmp	r3, #5
 8013f54:	bfc4      	itt	gt
 8013f56:	3b04      	subgt	r3, #4
 8013f58:	9305      	strgt	r3, [sp, #20]
 8013f5a:	9b05      	ldr	r3, [sp, #20]
 8013f5c:	f1a3 0302 	sub.w	r3, r3, #2
 8013f60:	bfcc      	ite	gt
 8013f62:	2500      	movgt	r5, #0
 8013f64:	2501      	movle	r5, #1
 8013f66:	2b03      	cmp	r3, #3
 8013f68:	d869      	bhi.n	801403e <_dtoa_r+0x2c6>
 8013f6a:	e8df f003 	tbb	[pc, r3]
 8013f6e:	4e2c      	.short	0x4e2c
 8013f70:	5a4c      	.short	0x5a4c
 8013f72:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8013f76:	441d      	add	r5, r3
 8013f78:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8013f7c:	2b20      	cmp	r3, #32
 8013f7e:	bfc1      	itttt	gt
 8013f80:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8013f84:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8013f88:	fa09 f303 	lslgt.w	r3, r9, r3
 8013f8c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8013f90:	bfda      	itte	le
 8013f92:	f1c3 0320 	rsble	r3, r3, #32
 8013f96:	fa06 f003 	lslle.w	r0, r6, r3
 8013f9a:	4318      	orrgt	r0, r3
 8013f9c:	f7ec fab2 	bl	8000504 <__aeabi_ui2d>
 8013fa0:	2301      	movs	r3, #1
 8013fa2:	4606      	mov	r6, r0
 8013fa4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8013fa8:	3d01      	subs	r5, #1
 8013faa:	9310      	str	r3, [sp, #64]	; 0x40
 8013fac:	e771      	b.n	8013e92 <_dtoa_r+0x11a>
 8013fae:	2301      	movs	r3, #1
 8013fb0:	e7b6      	b.n	8013f20 <_dtoa_r+0x1a8>
 8013fb2:	900e      	str	r0, [sp, #56]	; 0x38
 8013fb4:	e7b5      	b.n	8013f22 <_dtoa_r+0x1aa>
 8013fb6:	f1ca 0300 	rsb	r3, sl, #0
 8013fba:	9306      	str	r3, [sp, #24]
 8013fbc:	2300      	movs	r3, #0
 8013fbe:	eba8 080a 	sub.w	r8, r8, sl
 8013fc2:	930d      	str	r3, [sp, #52]	; 0x34
 8013fc4:	e7c2      	b.n	8013f4c <_dtoa_r+0x1d4>
 8013fc6:	2300      	movs	r3, #0
 8013fc8:	9308      	str	r3, [sp, #32]
 8013fca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013fcc:	2b00      	cmp	r3, #0
 8013fce:	dc39      	bgt.n	8014044 <_dtoa_r+0x2cc>
 8013fd0:	f04f 0901 	mov.w	r9, #1
 8013fd4:	f8cd 9004 	str.w	r9, [sp, #4]
 8013fd8:	464b      	mov	r3, r9
 8013fda:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8013fde:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8013fe0:	2200      	movs	r2, #0
 8013fe2:	6042      	str	r2, [r0, #4]
 8013fe4:	2204      	movs	r2, #4
 8013fe6:	f102 0614 	add.w	r6, r2, #20
 8013fea:	429e      	cmp	r6, r3
 8013fec:	6841      	ldr	r1, [r0, #4]
 8013fee:	d92f      	bls.n	8014050 <_dtoa_r+0x2d8>
 8013ff0:	4620      	mov	r0, r4
 8013ff2:	f000 fe0f 	bl	8014c14 <_Balloc>
 8013ff6:	9000      	str	r0, [sp, #0]
 8013ff8:	2800      	cmp	r0, #0
 8013ffa:	d14b      	bne.n	8014094 <_dtoa_r+0x31c>
 8013ffc:	4b24      	ldr	r3, [pc, #144]	; (8014090 <_dtoa_r+0x318>)
 8013ffe:	4602      	mov	r2, r0
 8014000:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8014004:	e6d1      	b.n	8013daa <_dtoa_r+0x32>
 8014006:	2301      	movs	r3, #1
 8014008:	e7de      	b.n	8013fc8 <_dtoa_r+0x250>
 801400a:	2300      	movs	r3, #0
 801400c:	9308      	str	r3, [sp, #32]
 801400e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014010:	eb0a 0903 	add.w	r9, sl, r3
 8014014:	f109 0301 	add.w	r3, r9, #1
 8014018:	2b01      	cmp	r3, #1
 801401a:	9301      	str	r3, [sp, #4]
 801401c:	bfb8      	it	lt
 801401e:	2301      	movlt	r3, #1
 8014020:	e7dd      	b.n	8013fde <_dtoa_r+0x266>
 8014022:	2301      	movs	r3, #1
 8014024:	e7f2      	b.n	801400c <_dtoa_r+0x294>
 8014026:	2501      	movs	r5, #1
 8014028:	2300      	movs	r3, #0
 801402a:	9305      	str	r3, [sp, #20]
 801402c:	9508      	str	r5, [sp, #32]
 801402e:	f04f 39ff 	mov.w	r9, #4294967295
 8014032:	2200      	movs	r2, #0
 8014034:	f8cd 9004 	str.w	r9, [sp, #4]
 8014038:	2312      	movs	r3, #18
 801403a:	9209      	str	r2, [sp, #36]	; 0x24
 801403c:	e7cf      	b.n	8013fde <_dtoa_r+0x266>
 801403e:	2301      	movs	r3, #1
 8014040:	9308      	str	r3, [sp, #32]
 8014042:	e7f4      	b.n	801402e <_dtoa_r+0x2b6>
 8014044:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8014048:	f8cd 9004 	str.w	r9, [sp, #4]
 801404c:	464b      	mov	r3, r9
 801404e:	e7c6      	b.n	8013fde <_dtoa_r+0x266>
 8014050:	3101      	adds	r1, #1
 8014052:	6041      	str	r1, [r0, #4]
 8014054:	0052      	lsls	r2, r2, #1
 8014056:	e7c6      	b.n	8013fe6 <_dtoa_r+0x26e>
 8014058:	636f4361 	.word	0x636f4361
 801405c:	3fd287a7 	.word	0x3fd287a7
 8014060:	8b60c8b3 	.word	0x8b60c8b3
 8014064:	3fc68a28 	.word	0x3fc68a28
 8014068:	509f79fb 	.word	0x509f79fb
 801406c:	3fd34413 	.word	0x3fd34413
 8014070:	08016550 	.word	0x08016550
 8014074:	0801660f 	.word	0x0801660f
 8014078:	7ff00000 	.word	0x7ff00000
 801407c:	0801660b 	.word	0x0801660b
 8014080:	08016602 	.word	0x08016602
 8014084:	0801652d 	.word	0x0801652d
 8014088:	3ff80000 	.word	0x3ff80000
 801408c:	08016708 	.word	0x08016708
 8014090:	0801666e 	.word	0x0801666e
 8014094:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014096:	9a00      	ldr	r2, [sp, #0]
 8014098:	601a      	str	r2, [r3, #0]
 801409a:	9b01      	ldr	r3, [sp, #4]
 801409c:	2b0e      	cmp	r3, #14
 801409e:	f200 80ad 	bhi.w	80141fc <_dtoa_r+0x484>
 80140a2:	2d00      	cmp	r5, #0
 80140a4:	f000 80aa 	beq.w	80141fc <_dtoa_r+0x484>
 80140a8:	f1ba 0f00 	cmp.w	sl, #0
 80140ac:	dd36      	ble.n	801411c <_dtoa_r+0x3a4>
 80140ae:	4ac3      	ldr	r2, [pc, #780]	; (80143bc <_dtoa_r+0x644>)
 80140b0:	f00a 030f 	and.w	r3, sl, #15
 80140b4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80140b8:	ed93 7b00 	vldr	d7, [r3]
 80140bc:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80140c0:	ea4f 172a 	mov.w	r7, sl, asr #4
 80140c4:	eeb0 8a47 	vmov.f32	s16, s14
 80140c8:	eef0 8a67 	vmov.f32	s17, s15
 80140cc:	d016      	beq.n	80140fc <_dtoa_r+0x384>
 80140ce:	4bbc      	ldr	r3, [pc, #752]	; (80143c0 <_dtoa_r+0x648>)
 80140d0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80140d4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80140d8:	f7ec fbb8 	bl	800084c <__aeabi_ddiv>
 80140dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80140e0:	f007 070f 	and.w	r7, r7, #15
 80140e4:	2503      	movs	r5, #3
 80140e6:	4eb6      	ldr	r6, [pc, #728]	; (80143c0 <_dtoa_r+0x648>)
 80140e8:	b957      	cbnz	r7, 8014100 <_dtoa_r+0x388>
 80140ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80140ee:	ec53 2b18 	vmov	r2, r3, d8
 80140f2:	f7ec fbab 	bl	800084c <__aeabi_ddiv>
 80140f6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80140fa:	e029      	b.n	8014150 <_dtoa_r+0x3d8>
 80140fc:	2502      	movs	r5, #2
 80140fe:	e7f2      	b.n	80140e6 <_dtoa_r+0x36e>
 8014100:	07f9      	lsls	r1, r7, #31
 8014102:	d508      	bpl.n	8014116 <_dtoa_r+0x39e>
 8014104:	ec51 0b18 	vmov	r0, r1, d8
 8014108:	e9d6 2300 	ldrd	r2, r3, [r6]
 801410c:	f7ec fa74 	bl	80005f8 <__aeabi_dmul>
 8014110:	ec41 0b18 	vmov	d8, r0, r1
 8014114:	3501      	adds	r5, #1
 8014116:	107f      	asrs	r7, r7, #1
 8014118:	3608      	adds	r6, #8
 801411a:	e7e5      	b.n	80140e8 <_dtoa_r+0x370>
 801411c:	f000 80a6 	beq.w	801426c <_dtoa_r+0x4f4>
 8014120:	f1ca 0600 	rsb	r6, sl, #0
 8014124:	4ba5      	ldr	r3, [pc, #660]	; (80143bc <_dtoa_r+0x644>)
 8014126:	4fa6      	ldr	r7, [pc, #664]	; (80143c0 <_dtoa_r+0x648>)
 8014128:	f006 020f 	and.w	r2, r6, #15
 801412c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014130:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014134:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014138:	f7ec fa5e 	bl	80005f8 <__aeabi_dmul>
 801413c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014140:	1136      	asrs	r6, r6, #4
 8014142:	2300      	movs	r3, #0
 8014144:	2502      	movs	r5, #2
 8014146:	2e00      	cmp	r6, #0
 8014148:	f040 8085 	bne.w	8014256 <_dtoa_r+0x4de>
 801414c:	2b00      	cmp	r3, #0
 801414e:	d1d2      	bne.n	80140f6 <_dtoa_r+0x37e>
 8014150:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014152:	2b00      	cmp	r3, #0
 8014154:	f000 808c 	beq.w	8014270 <_dtoa_r+0x4f8>
 8014158:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801415c:	4b99      	ldr	r3, [pc, #612]	; (80143c4 <_dtoa_r+0x64c>)
 801415e:	2200      	movs	r2, #0
 8014160:	4630      	mov	r0, r6
 8014162:	4639      	mov	r1, r7
 8014164:	f7ec fcba 	bl	8000adc <__aeabi_dcmplt>
 8014168:	2800      	cmp	r0, #0
 801416a:	f000 8081 	beq.w	8014270 <_dtoa_r+0x4f8>
 801416e:	9b01      	ldr	r3, [sp, #4]
 8014170:	2b00      	cmp	r3, #0
 8014172:	d07d      	beq.n	8014270 <_dtoa_r+0x4f8>
 8014174:	f1b9 0f00 	cmp.w	r9, #0
 8014178:	dd3c      	ble.n	80141f4 <_dtoa_r+0x47c>
 801417a:	f10a 33ff 	add.w	r3, sl, #4294967295
 801417e:	9307      	str	r3, [sp, #28]
 8014180:	2200      	movs	r2, #0
 8014182:	4b91      	ldr	r3, [pc, #580]	; (80143c8 <_dtoa_r+0x650>)
 8014184:	4630      	mov	r0, r6
 8014186:	4639      	mov	r1, r7
 8014188:	f7ec fa36 	bl	80005f8 <__aeabi_dmul>
 801418c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014190:	3501      	adds	r5, #1
 8014192:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8014196:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801419a:	4628      	mov	r0, r5
 801419c:	f7ec f9c2 	bl	8000524 <__aeabi_i2d>
 80141a0:	4632      	mov	r2, r6
 80141a2:	463b      	mov	r3, r7
 80141a4:	f7ec fa28 	bl	80005f8 <__aeabi_dmul>
 80141a8:	4b88      	ldr	r3, [pc, #544]	; (80143cc <_dtoa_r+0x654>)
 80141aa:	2200      	movs	r2, #0
 80141ac:	f7ec f86e 	bl	800028c <__adddf3>
 80141b0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80141b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80141b8:	9303      	str	r3, [sp, #12]
 80141ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80141bc:	2b00      	cmp	r3, #0
 80141be:	d15c      	bne.n	801427a <_dtoa_r+0x502>
 80141c0:	4b83      	ldr	r3, [pc, #524]	; (80143d0 <_dtoa_r+0x658>)
 80141c2:	2200      	movs	r2, #0
 80141c4:	4630      	mov	r0, r6
 80141c6:	4639      	mov	r1, r7
 80141c8:	f7ec f85e 	bl	8000288 <__aeabi_dsub>
 80141cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80141d0:	4606      	mov	r6, r0
 80141d2:	460f      	mov	r7, r1
 80141d4:	f7ec fca0 	bl	8000b18 <__aeabi_dcmpgt>
 80141d8:	2800      	cmp	r0, #0
 80141da:	f040 8296 	bne.w	801470a <_dtoa_r+0x992>
 80141de:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80141e2:	4630      	mov	r0, r6
 80141e4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80141e8:	4639      	mov	r1, r7
 80141ea:	f7ec fc77 	bl	8000adc <__aeabi_dcmplt>
 80141ee:	2800      	cmp	r0, #0
 80141f0:	f040 8288 	bne.w	8014704 <_dtoa_r+0x98c>
 80141f4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80141f8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80141fc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80141fe:	2b00      	cmp	r3, #0
 8014200:	f2c0 8158 	blt.w	80144b4 <_dtoa_r+0x73c>
 8014204:	f1ba 0f0e 	cmp.w	sl, #14
 8014208:	f300 8154 	bgt.w	80144b4 <_dtoa_r+0x73c>
 801420c:	4b6b      	ldr	r3, [pc, #428]	; (80143bc <_dtoa_r+0x644>)
 801420e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8014212:	e9d3 8900 	ldrd	r8, r9, [r3]
 8014216:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014218:	2b00      	cmp	r3, #0
 801421a:	f280 80e3 	bge.w	80143e4 <_dtoa_r+0x66c>
 801421e:	9b01      	ldr	r3, [sp, #4]
 8014220:	2b00      	cmp	r3, #0
 8014222:	f300 80df 	bgt.w	80143e4 <_dtoa_r+0x66c>
 8014226:	f040 826d 	bne.w	8014704 <_dtoa_r+0x98c>
 801422a:	4b69      	ldr	r3, [pc, #420]	; (80143d0 <_dtoa_r+0x658>)
 801422c:	2200      	movs	r2, #0
 801422e:	4640      	mov	r0, r8
 8014230:	4649      	mov	r1, r9
 8014232:	f7ec f9e1 	bl	80005f8 <__aeabi_dmul>
 8014236:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801423a:	f7ec fc63 	bl	8000b04 <__aeabi_dcmpge>
 801423e:	9e01      	ldr	r6, [sp, #4]
 8014240:	4637      	mov	r7, r6
 8014242:	2800      	cmp	r0, #0
 8014244:	f040 8243 	bne.w	80146ce <_dtoa_r+0x956>
 8014248:	9d00      	ldr	r5, [sp, #0]
 801424a:	2331      	movs	r3, #49	; 0x31
 801424c:	f805 3b01 	strb.w	r3, [r5], #1
 8014250:	f10a 0a01 	add.w	sl, sl, #1
 8014254:	e23f      	b.n	80146d6 <_dtoa_r+0x95e>
 8014256:	07f2      	lsls	r2, r6, #31
 8014258:	d505      	bpl.n	8014266 <_dtoa_r+0x4ee>
 801425a:	e9d7 2300 	ldrd	r2, r3, [r7]
 801425e:	f7ec f9cb 	bl	80005f8 <__aeabi_dmul>
 8014262:	3501      	adds	r5, #1
 8014264:	2301      	movs	r3, #1
 8014266:	1076      	asrs	r6, r6, #1
 8014268:	3708      	adds	r7, #8
 801426a:	e76c      	b.n	8014146 <_dtoa_r+0x3ce>
 801426c:	2502      	movs	r5, #2
 801426e:	e76f      	b.n	8014150 <_dtoa_r+0x3d8>
 8014270:	9b01      	ldr	r3, [sp, #4]
 8014272:	f8cd a01c 	str.w	sl, [sp, #28]
 8014276:	930c      	str	r3, [sp, #48]	; 0x30
 8014278:	e78d      	b.n	8014196 <_dtoa_r+0x41e>
 801427a:	9900      	ldr	r1, [sp, #0]
 801427c:	980c      	ldr	r0, [sp, #48]	; 0x30
 801427e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014280:	4b4e      	ldr	r3, [pc, #312]	; (80143bc <_dtoa_r+0x644>)
 8014282:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014286:	4401      	add	r1, r0
 8014288:	9102      	str	r1, [sp, #8]
 801428a:	9908      	ldr	r1, [sp, #32]
 801428c:	eeb0 8a47 	vmov.f32	s16, s14
 8014290:	eef0 8a67 	vmov.f32	s17, s15
 8014294:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014298:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801429c:	2900      	cmp	r1, #0
 801429e:	d045      	beq.n	801432c <_dtoa_r+0x5b4>
 80142a0:	494c      	ldr	r1, [pc, #304]	; (80143d4 <_dtoa_r+0x65c>)
 80142a2:	2000      	movs	r0, #0
 80142a4:	f7ec fad2 	bl	800084c <__aeabi_ddiv>
 80142a8:	ec53 2b18 	vmov	r2, r3, d8
 80142ac:	f7eb ffec 	bl	8000288 <__aeabi_dsub>
 80142b0:	9d00      	ldr	r5, [sp, #0]
 80142b2:	ec41 0b18 	vmov	d8, r0, r1
 80142b6:	4639      	mov	r1, r7
 80142b8:	4630      	mov	r0, r6
 80142ba:	f7ec fc4d 	bl	8000b58 <__aeabi_d2iz>
 80142be:	900c      	str	r0, [sp, #48]	; 0x30
 80142c0:	f7ec f930 	bl	8000524 <__aeabi_i2d>
 80142c4:	4602      	mov	r2, r0
 80142c6:	460b      	mov	r3, r1
 80142c8:	4630      	mov	r0, r6
 80142ca:	4639      	mov	r1, r7
 80142cc:	f7eb ffdc 	bl	8000288 <__aeabi_dsub>
 80142d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80142d2:	3330      	adds	r3, #48	; 0x30
 80142d4:	f805 3b01 	strb.w	r3, [r5], #1
 80142d8:	ec53 2b18 	vmov	r2, r3, d8
 80142dc:	4606      	mov	r6, r0
 80142de:	460f      	mov	r7, r1
 80142e0:	f7ec fbfc 	bl	8000adc <__aeabi_dcmplt>
 80142e4:	2800      	cmp	r0, #0
 80142e6:	d165      	bne.n	80143b4 <_dtoa_r+0x63c>
 80142e8:	4632      	mov	r2, r6
 80142ea:	463b      	mov	r3, r7
 80142ec:	4935      	ldr	r1, [pc, #212]	; (80143c4 <_dtoa_r+0x64c>)
 80142ee:	2000      	movs	r0, #0
 80142f0:	f7eb ffca 	bl	8000288 <__aeabi_dsub>
 80142f4:	ec53 2b18 	vmov	r2, r3, d8
 80142f8:	f7ec fbf0 	bl	8000adc <__aeabi_dcmplt>
 80142fc:	2800      	cmp	r0, #0
 80142fe:	f040 80b9 	bne.w	8014474 <_dtoa_r+0x6fc>
 8014302:	9b02      	ldr	r3, [sp, #8]
 8014304:	429d      	cmp	r5, r3
 8014306:	f43f af75 	beq.w	80141f4 <_dtoa_r+0x47c>
 801430a:	4b2f      	ldr	r3, [pc, #188]	; (80143c8 <_dtoa_r+0x650>)
 801430c:	ec51 0b18 	vmov	r0, r1, d8
 8014310:	2200      	movs	r2, #0
 8014312:	f7ec f971 	bl	80005f8 <__aeabi_dmul>
 8014316:	4b2c      	ldr	r3, [pc, #176]	; (80143c8 <_dtoa_r+0x650>)
 8014318:	ec41 0b18 	vmov	d8, r0, r1
 801431c:	2200      	movs	r2, #0
 801431e:	4630      	mov	r0, r6
 8014320:	4639      	mov	r1, r7
 8014322:	f7ec f969 	bl	80005f8 <__aeabi_dmul>
 8014326:	4606      	mov	r6, r0
 8014328:	460f      	mov	r7, r1
 801432a:	e7c4      	b.n	80142b6 <_dtoa_r+0x53e>
 801432c:	ec51 0b17 	vmov	r0, r1, d7
 8014330:	f7ec f962 	bl	80005f8 <__aeabi_dmul>
 8014334:	9b02      	ldr	r3, [sp, #8]
 8014336:	9d00      	ldr	r5, [sp, #0]
 8014338:	930c      	str	r3, [sp, #48]	; 0x30
 801433a:	ec41 0b18 	vmov	d8, r0, r1
 801433e:	4639      	mov	r1, r7
 8014340:	4630      	mov	r0, r6
 8014342:	f7ec fc09 	bl	8000b58 <__aeabi_d2iz>
 8014346:	9011      	str	r0, [sp, #68]	; 0x44
 8014348:	f7ec f8ec 	bl	8000524 <__aeabi_i2d>
 801434c:	4602      	mov	r2, r0
 801434e:	460b      	mov	r3, r1
 8014350:	4630      	mov	r0, r6
 8014352:	4639      	mov	r1, r7
 8014354:	f7eb ff98 	bl	8000288 <__aeabi_dsub>
 8014358:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801435a:	3330      	adds	r3, #48	; 0x30
 801435c:	f805 3b01 	strb.w	r3, [r5], #1
 8014360:	9b02      	ldr	r3, [sp, #8]
 8014362:	429d      	cmp	r5, r3
 8014364:	4606      	mov	r6, r0
 8014366:	460f      	mov	r7, r1
 8014368:	f04f 0200 	mov.w	r2, #0
 801436c:	d134      	bne.n	80143d8 <_dtoa_r+0x660>
 801436e:	4b19      	ldr	r3, [pc, #100]	; (80143d4 <_dtoa_r+0x65c>)
 8014370:	ec51 0b18 	vmov	r0, r1, d8
 8014374:	f7eb ff8a 	bl	800028c <__adddf3>
 8014378:	4602      	mov	r2, r0
 801437a:	460b      	mov	r3, r1
 801437c:	4630      	mov	r0, r6
 801437e:	4639      	mov	r1, r7
 8014380:	f7ec fbca 	bl	8000b18 <__aeabi_dcmpgt>
 8014384:	2800      	cmp	r0, #0
 8014386:	d175      	bne.n	8014474 <_dtoa_r+0x6fc>
 8014388:	ec53 2b18 	vmov	r2, r3, d8
 801438c:	4911      	ldr	r1, [pc, #68]	; (80143d4 <_dtoa_r+0x65c>)
 801438e:	2000      	movs	r0, #0
 8014390:	f7eb ff7a 	bl	8000288 <__aeabi_dsub>
 8014394:	4602      	mov	r2, r0
 8014396:	460b      	mov	r3, r1
 8014398:	4630      	mov	r0, r6
 801439a:	4639      	mov	r1, r7
 801439c:	f7ec fb9e 	bl	8000adc <__aeabi_dcmplt>
 80143a0:	2800      	cmp	r0, #0
 80143a2:	f43f af27 	beq.w	80141f4 <_dtoa_r+0x47c>
 80143a6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80143a8:	1e6b      	subs	r3, r5, #1
 80143aa:	930c      	str	r3, [sp, #48]	; 0x30
 80143ac:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80143b0:	2b30      	cmp	r3, #48	; 0x30
 80143b2:	d0f8      	beq.n	80143a6 <_dtoa_r+0x62e>
 80143b4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80143b8:	e04a      	b.n	8014450 <_dtoa_r+0x6d8>
 80143ba:	bf00      	nop
 80143bc:	08016708 	.word	0x08016708
 80143c0:	080166e0 	.word	0x080166e0
 80143c4:	3ff00000 	.word	0x3ff00000
 80143c8:	40240000 	.word	0x40240000
 80143cc:	401c0000 	.word	0x401c0000
 80143d0:	40140000 	.word	0x40140000
 80143d4:	3fe00000 	.word	0x3fe00000
 80143d8:	4baf      	ldr	r3, [pc, #700]	; (8014698 <_dtoa_r+0x920>)
 80143da:	f7ec f90d 	bl	80005f8 <__aeabi_dmul>
 80143de:	4606      	mov	r6, r0
 80143e0:	460f      	mov	r7, r1
 80143e2:	e7ac      	b.n	801433e <_dtoa_r+0x5c6>
 80143e4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80143e8:	9d00      	ldr	r5, [sp, #0]
 80143ea:	4642      	mov	r2, r8
 80143ec:	464b      	mov	r3, r9
 80143ee:	4630      	mov	r0, r6
 80143f0:	4639      	mov	r1, r7
 80143f2:	f7ec fa2b 	bl	800084c <__aeabi_ddiv>
 80143f6:	f7ec fbaf 	bl	8000b58 <__aeabi_d2iz>
 80143fa:	9002      	str	r0, [sp, #8]
 80143fc:	f7ec f892 	bl	8000524 <__aeabi_i2d>
 8014400:	4642      	mov	r2, r8
 8014402:	464b      	mov	r3, r9
 8014404:	f7ec f8f8 	bl	80005f8 <__aeabi_dmul>
 8014408:	4602      	mov	r2, r0
 801440a:	460b      	mov	r3, r1
 801440c:	4630      	mov	r0, r6
 801440e:	4639      	mov	r1, r7
 8014410:	f7eb ff3a 	bl	8000288 <__aeabi_dsub>
 8014414:	9e02      	ldr	r6, [sp, #8]
 8014416:	9f01      	ldr	r7, [sp, #4]
 8014418:	3630      	adds	r6, #48	; 0x30
 801441a:	f805 6b01 	strb.w	r6, [r5], #1
 801441e:	9e00      	ldr	r6, [sp, #0]
 8014420:	1bae      	subs	r6, r5, r6
 8014422:	42b7      	cmp	r7, r6
 8014424:	4602      	mov	r2, r0
 8014426:	460b      	mov	r3, r1
 8014428:	d137      	bne.n	801449a <_dtoa_r+0x722>
 801442a:	f7eb ff2f 	bl	800028c <__adddf3>
 801442e:	4642      	mov	r2, r8
 8014430:	464b      	mov	r3, r9
 8014432:	4606      	mov	r6, r0
 8014434:	460f      	mov	r7, r1
 8014436:	f7ec fb6f 	bl	8000b18 <__aeabi_dcmpgt>
 801443a:	b9c8      	cbnz	r0, 8014470 <_dtoa_r+0x6f8>
 801443c:	4642      	mov	r2, r8
 801443e:	464b      	mov	r3, r9
 8014440:	4630      	mov	r0, r6
 8014442:	4639      	mov	r1, r7
 8014444:	f7ec fb40 	bl	8000ac8 <__aeabi_dcmpeq>
 8014448:	b110      	cbz	r0, 8014450 <_dtoa_r+0x6d8>
 801444a:	9b02      	ldr	r3, [sp, #8]
 801444c:	07d9      	lsls	r1, r3, #31
 801444e:	d40f      	bmi.n	8014470 <_dtoa_r+0x6f8>
 8014450:	4620      	mov	r0, r4
 8014452:	4659      	mov	r1, fp
 8014454:	f000 fc1e 	bl	8014c94 <_Bfree>
 8014458:	2300      	movs	r3, #0
 801445a:	702b      	strb	r3, [r5, #0]
 801445c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801445e:	f10a 0001 	add.w	r0, sl, #1
 8014462:	6018      	str	r0, [r3, #0]
 8014464:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014466:	2b00      	cmp	r3, #0
 8014468:	f43f acd8 	beq.w	8013e1c <_dtoa_r+0xa4>
 801446c:	601d      	str	r5, [r3, #0]
 801446e:	e4d5      	b.n	8013e1c <_dtoa_r+0xa4>
 8014470:	f8cd a01c 	str.w	sl, [sp, #28]
 8014474:	462b      	mov	r3, r5
 8014476:	461d      	mov	r5, r3
 8014478:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801447c:	2a39      	cmp	r2, #57	; 0x39
 801447e:	d108      	bne.n	8014492 <_dtoa_r+0x71a>
 8014480:	9a00      	ldr	r2, [sp, #0]
 8014482:	429a      	cmp	r2, r3
 8014484:	d1f7      	bne.n	8014476 <_dtoa_r+0x6fe>
 8014486:	9a07      	ldr	r2, [sp, #28]
 8014488:	9900      	ldr	r1, [sp, #0]
 801448a:	3201      	adds	r2, #1
 801448c:	9207      	str	r2, [sp, #28]
 801448e:	2230      	movs	r2, #48	; 0x30
 8014490:	700a      	strb	r2, [r1, #0]
 8014492:	781a      	ldrb	r2, [r3, #0]
 8014494:	3201      	adds	r2, #1
 8014496:	701a      	strb	r2, [r3, #0]
 8014498:	e78c      	b.n	80143b4 <_dtoa_r+0x63c>
 801449a:	4b7f      	ldr	r3, [pc, #508]	; (8014698 <_dtoa_r+0x920>)
 801449c:	2200      	movs	r2, #0
 801449e:	f7ec f8ab 	bl	80005f8 <__aeabi_dmul>
 80144a2:	2200      	movs	r2, #0
 80144a4:	2300      	movs	r3, #0
 80144a6:	4606      	mov	r6, r0
 80144a8:	460f      	mov	r7, r1
 80144aa:	f7ec fb0d 	bl	8000ac8 <__aeabi_dcmpeq>
 80144ae:	2800      	cmp	r0, #0
 80144b0:	d09b      	beq.n	80143ea <_dtoa_r+0x672>
 80144b2:	e7cd      	b.n	8014450 <_dtoa_r+0x6d8>
 80144b4:	9a08      	ldr	r2, [sp, #32]
 80144b6:	2a00      	cmp	r2, #0
 80144b8:	f000 80c4 	beq.w	8014644 <_dtoa_r+0x8cc>
 80144bc:	9a05      	ldr	r2, [sp, #20]
 80144be:	2a01      	cmp	r2, #1
 80144c0:	f300 80a8 	bgt.w	8014614 <_dtoa_r+0x89c>
 80144c4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80144c6:	2a00      	cmp	r2, #0
 80144c8:	f000 80a0 	beq.w	801460c <_dtoa_r+0x894>
 80144cc:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80144d0:	9e06      	ldr	r6, [sp, #24]
 80144d2:	4645      	mov	r5, r8
 80144d4:	9a04      	ldr	r2, [sp, #16]
 80144d6:	2101      	movs	r1, #1
 80144d8:	441a      	add	r2, r3
 80144da:	4620      	mov	r0, r4
 80144dc:	4498      	add	r8, r3
 80144de:	9204      	str	r2, [sp, #16]
 80144e0:	f000 fc94 	bl	8014e0c <__i2b>
 80144e4:	4607      	mov	r7, r0
 80144e6:	2d00      	cmp	r5, #0
 80144e8:	dd0b      	ble.n	8014502 <_dtoa_r+0x78a>
 80144ea:	9b04      	ldr	r3, [sp, #16]
 80144ec:	2b00      	cmp	r3, #0
 80144ee:	dd08      	ble.n	8014502 <_dtoa_r+0x78a>
 80144f0:	42ab      	cmp	r3, r5
 80144f2:	9a04      	ldr	r2, [sp, #16]
 80144f4:	bfa8      	it	ge
 80144f6:	462b      	movge	r3, r5
 80144f8:	eba8 0803 	sub.w	r8, r8, r3
 80144fc:	1aed      	subs	r5, r5, r3
 80144fe:	1ad3      	subs	r3, r2, r3
 8014500:	9304      	str	r3, [sp, #16]
 8014502:	9b06      	ldr	r3, [sp, #24]
 8014504:	b1fb      	cbz	r3, 8014546 <_dtoa_r+0x7ce>
 8014506:	9b08      	ldr	r3, [sp, #32]
 8014508:	2b00      	cmp	r3, #0
 801450a:	f000 809f 	beq.w	801464c <_dtoa_r+0x8d4>
 801450e:	2e00      	cmp	r6, #0
 8014510:	dd11      	ble.n	8014536 <_dtoa_r+0x7be>
 8014512:	4639      	mov	r1, r7
 8014514:	4632      	mov	r2, r6
 8014516:	4620      	mov	r0, r4
 8014518:	f000 fd34 	bl	8014f84 <__pow5mult>
 801451c:	465a      	mov	r2, fp
 801451e:	4601      	mov	r1, r0
 8014520:	4607      	mov	r7, r0
 8014522:	4620      	mov	r0, r4
 8014524:	f000 fc88 	bl	8014e38 <__multiply>
 8014528:	4659      	mov	r1, fp
 801452a:	9007      	str	r0, [sp, #28]
 801452c:	4620      	mov	r0, r4
 801452e:	f000 fbb1 	bl	8014c94 <_Bfree>
 8014532:	9b07      	ldr	r3, [sp, #28]
 8014534:	469b      	mov	fp, r3
 8014536:	9b06      	ldr	r3, [sp, #24]
 8014538:	1b9a      	subs	r2, r3, r6
 801453a:	d004      	beq.n	8014546 <_dtoa_r+0x7ce>
 801453c:	4659      	mov	r1, fp
 801453e:	4620      	mov	r0, r4
 8014540:	f000 fd20 	bl	8014f84 <__pow5mult>
 8014544:	4683      	mov	fp, r0
 8014546:	2101      	movs	r1, #1
 8014548:	4620      	mov	r0, r4
 801454a:	f000 fc5f 	bl	8014e0c <__i2b>
 801454e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014550:	2b00      	cmp	r3, #0
 8014552:	4606      	mov	r6, r0
 8014554:	dd7c      	ble.n	8014650 <_dtoa_r+0x8d8>
 8014556:	461a      	mov	r2, r3
 8014558:	4601      	mov	r1, r0
 801455a:	4620      	mov	r0, r4
 801455c:	f000 fd12 	bl	8014f84 <__pow5mult>
 8014560:	9b05      	ldr	r3, [sp, #20]
 8014562:	2b01      	cmp	r3, #1
 8014564:	4606      	mov	r6, r0
 8014566:	dd76      	ble.n	8014656 <_dtoa_r+0x8de>
 8014568:	2300      	movs	r3, #0
 801456a:	9306      	str	r3, [sp, #24]
 801456c:	6933      	ldr	r3, [r6, #16]
 801456e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8014572:	6918      	ldr	r0, [r3, #16]
 8014574:	f000 fbfa 	bl	8014d6c <__hi0bits>
 8014578:	f1c0 0020 	rsb	r0, r0, #32
 801457c:	9b04      	ldr	r3, [sp, #16]
 801457e:	4418      	add	r0, r3
 8014580:	f010 001f 	ands.w	r0, r0, #31
 8014584:	f000 8086 	beq.w	8014694 <_dtoa_r+0x91c>
 8014588:	f1c0 0320 	rsb	r3, r0, #32
 801458c:	2b04      	cmp	r3, #4
 801458e:	dd7f      	ble.n	8014690 <_dtoa_r+0x918>
 8014590:	f1c0 001c 	rsb	r0, r0, #28
 8014594:	9b04      	ldr	r3, [sp, #16]
 8014596:	4403      	add	r3, r0
 8014598:	4480      	add	r8, r0
 801459a:	4405      	add	r5, r0
 801459c:	9304      	str	r3, [sp, #16]
 801459e:	f1b8 0f00 	cmp.w	r8, #0
 80145a2:	dd05      	ble.n	80145b0 <_dtoa_r+0x838>
 80145a4:	4659      	mov	r1, fp
 80145a6:	4642      	mov	r2, r8
 80145a8:	4620      	mov	r0, r4
 80145aa:	f000 fd45 	bl	8015038 <__lshift>
 80145ae:	4683      	mov	fp, r0
 80145b0:	9b04      	ldr	r3, [sp, #16]
 80145b2:	2b00      	cmp	r3, #0
 80145b4:	dd05      	ble.n	80145c2 <_dtoa_r+0x84a>
 80145b6:	4631      	mov	r1, r6
 80145b8:	461a      	mov	r2, r3
 80145ba:	4620      	mov	r0, r4
 80145bc:	f000 fd3c 	bl	8015038 <__lshift>
 80145c0:	4606      	mov	r6, r0
 80145c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80145c4:	2b00      	cmp	r3, #0
 80145c6:	d069      	beq.n	801469c <_dtoa_r+0x924>
 80145c8:	4631      	mov	r1, r6
 80145ca:	4658      	mov	r0, fp
 80145cc:	f000 fda0 	bl	8015110 <__mcmp>
 80145d0:	2800      	cmp	r0, #0
 80145d2:	da63      	bge.n	801469c <_dtoa_r+0x924>
 80145d4:	2300      	movs	r3, #0
 80145d6:	4659      	mov	r1, fp
 80145d8:	220a      	movs	r2, #10
 80145da:	4620      	mov	r0, r4
 80145dc:	f000 fb7c 	bl	8014cd8 <__multadd>
 80145e0:	9b08      	ldr	r3, [sp, #32]
 80145e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80145e6:	4683      	mov	fp, r0
 80145e8:	2b00      	cmp	r3, #0
 80145ea:	f000 818f 	beq.w	801490c <_dtoa_r+0xb94>
 80145ee:	4639      	mov	r1, r7
 80145f0:	2300      	movs	r3, #0
 80145f2:	220a      	movs	r2, #10
 80145f4:	4620      	mov	r0, r4
 80145f6:	f000 fb6f 	bl	8014cd8 <__multadd>
 80145fa:	f1b9 0f00 	cmp.w	r9, #0
 80145fe:	4607      	mov	r7, r0
 8014600:	f300 808e 	bgt.w	8014720 <_dtoa_r+0x9a8>
 8014604:	9b05      	ldr	r3, [sp, #20]
 8014606:	2b02      	cmp	r3, #2
 8014608:	dc50      	bgt.n	80146ac <_dtoa_r+0x934>
 801460a:	e089      	b.n	8014720 <_dtoa_r+0x9a8>
 801460c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801460e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8014612:	e75d      	b.n	80144d0 <_dtoa_r+0x758>
 8014614:	9b01      	ldr	r3, [sp, #4]
 8014616:	1e5e      	subs	r6, r3, #1
 8014618:	9b06      	ldr	r3, [sp, #24]
 801461a:	42b3      	cmp	r3, r6
 801461c:	bfbf      	itttt	lt
 801461e:	9b06      	ldrlt	r3, [sp, #24]
 8014620:	9606      	strlt	r6, [sp, #24]
 8014622:	1af2      	sublt	r2, r6, r3
 8014624:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8014626:	bfb6      	itet	lt
 8014628:	189b      	addlt	r3, r3, r2
 801462a:	1b9e      	subge	r6, r3, r6
 801462c:	930d      	strlt	r3, [sp, #52]	; 0x34
 801462e:	9b01      	ldr	r3, [sp, #4]
 8014630:	bfb8      	it	lt
 8014632:	2600      	movlt	r6, #0
 8014634:	2b00      	cmp	r3, #0
 8014636:	bfb5      	itete	lt
 8014638:	eba8 0503 	sublt.w	r5, r8, r3
 801463c:	9b01      	ldrge	r3, [sp, #4]
 801463e:	2300      	movlt	r3, #0
 8014640:	4645      	movge	r5, r8
 8014642:	e747      	b.n	80144d4 <_dtoa_r+0x75c>
 8014644:	9e06      	ldr	r6, [sp, #24]
 8014646:	9f08      	ldr	r7, [sp, #32]
 8014648:	4645      	mov	r5, r8
 801464a:	e74c      	b.n	80144e6 <_dtoa_r+0x76e>
 801464c:	9a06      	ldr	r2, [sp, #24]
 801464e:	e775      	b.n	801453c <_dtoa_r+0x7c4>
 8014650:	9b05      	ldr	r3, [sp, #20]
 8014652:	2b01      	cmp	r3, #1
 8014654:	dc18      	bgt.n	8014688 <_dtoa_r+0x910>
 8014656:	9b02      	ldr	r3, [sp, #8]
 8014658:	b9b3      	cbnz	r3, 8014688 <_dtoa_r+0x910>
 801465a:	9b03      	ldr	r3, [sp, #12]
 801465c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014660:	b9a3      	cbnz	r3, 801468c <_dtoa_r+0x914>
 8014662:	9b03      	ldr	r3, [sp, #12]
 8014664:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8014668:	0d1b      	lsrs	r3, r3, #20
 801466a:	051b      	lsls	r3, r3, #20
 801466c:	b12b      	cbz	r3, 801467a <_dtoa_r+0x902>
 801466e:	9b04      	ldr	r3, [sp, #16]
 8014670:	3301      	adds	r3, #1
 8014672:	9304      	str	r3, [sp, #16]
 8014674:	f108 0801 	add.w	r8, r8, #1
 8014678:	2301      	movs	r3, #1
 801467a:	9306      	str	r3, [sp, #24]
 801467c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801467e:	2b00      	cmp	r3, #0
 8014680:	f47f af74 	bne.w	801456c <_dtoa_r+0x7f4>
 8014684:	2001      	movs	r0, #1
 8014686:	e779      	b.n	801457c <_dtoa_r+0x804>
 8014688:	2300      	movs	r3, #0
 801468a:	e7f6      	b.n	801467a <_dtoa_r+0x902>
 801468c:	9b02      	ldr	r3, [sp, #8]
 801468e:	e7f4      	b.n	801467a <_dtoa_r+0x902>
 8014690:	d085      	beq.n	801459e <_dtoa_r+0x826>
 8014692:	4618      	mov	r0, r3
 8014694:	301c      	adds	r0, #28
 8014696:	e77d      	b.n	8014594 <_dtoa_r+0x81c>
 8014698:	40240000 	.word	0x40240000
 801469c:	9b01      	ldr	r3, [sp, #4]
 801469e:	2b00      	cmp	r3, #0
 80146a0:	dc38      	bgt.n	8014714 <_dtoa_r+0x99c>
 80146a2:	9b05      	ldr	r3, [sp, #20]
 80146a4:	2b02      	cmp	r3, #2
 80146a6:	dd35      	ble.n	8014714 <_dtoa_r+0x99c>
 80146a8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80146ac:	f1b9 0f00 	cmp.w	r9, #0
 80146b0:	d10d      	bne.n	80146ce <_dtoa_r+0x956>
 80146b2:	4631      	mov	r1, r6
 80146b4:	464b      	mov	r3, r9
 80146b6:	2205      	movs	r2, #5
 80146b8:	4620      	mov	r0, r4
 80146ba:	f000 fb0d 	bl	8014cd8 <__multadd>
 80146be:	4601      	mov	r1, r0
 80146c0:	4606      	mov	r6, r0
 80146c2:	4658      	mov	r0, fp
 80146c4:	f000 fd24 	bl	8015110 <__mcmp>
 80146c8:	2800      	cmp	r0, #0
 80146ca:	f73f adbd 	bgt.w	8014248 <_dtoa_r+0x4d0>
 80146ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80146d0:	9d00      	ldr	r5, [sp, #0]
 80146d2:	ea6f 0a03 	mvn.w	sl, r3
 80146d6:	f04f 0800 	mov.w	r8, #0
 80146da:	4631      	mov	r1, r6
 80146dc:	4620      	mov	r0, r4
 80146de:	f000 fad9 	bl	8014c94 <_Bfree>
 80146e2:	2f00      	cmp	r7, #0
 80146e4:	f43f aeb4 	beq.w	8014450 <_dtoa_r+0x6d8>
 80146e8:	f1b8 0f00 	cmp.w	r8, #0
 80146ec:	d005      	beq.n	80146fa <_dtoa_r+0x982>
 80146ee:	45b8      	cmp	r8, r7
 80146f0:	d003      	beq.n	80146fa <_dtoa_r+0x982>
 80146f2:	4641      	mov	r1, r8
 80146f4:	4620      	mov	r0, r4
 80146f6:	f000 facd 	bl	8014c94 <_Bfree>
 80146fa:	4639      	mov	r1, r7
 80146fc:	4620      	mov	r0, r4
 80146fe:	f000 fac9 	bl	8014c94 <_Bfree>
 8014702:	e6a5      	b.n	8014450 <_dtoa_r+0x6d8>
 8014704:	2600      	movs	r6, #0
 8014706:	4637      	mov	r7, r6
 8014708:	e7e1      	b.n	80146ce <_dtoa_r+0x956>
 801470a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 801470c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8014710:	4637      	mov	r7, r6
 8014712:	e599      	b.n	8014248 <_dtoa_r+0x4d0>
 8014714:	9b08      	ldr	r3, [sp, #32]
 8014716:	f8dd 9004 	ldr.w	r9, [sp, #4]
 801471a:	2b00      	cmp	r3, #0
 801471c:	f000 80fd 	beq.w	801491a <_dtoa_r+0xba2>
 8014720:	2d00      	cmp	r5, #0
 8014722:	dd05      	ble.n	8014730 <_dtoa_r+0x9b8>
 8014724:	4639      	mov	r1, r7
 8014726:	462a      	mov	r2, r5
 8014728:	4620      	mov	r0, r4
 801472a:	f000 fc85 	bl	8015038 <__lshift>
 801472e:	4607      	mov	r7, r0
 8014730:	9b06      	ldr	r3, [sp, #24]
 8014732:	2b00      	cmp	r3, #0
 8014734:	d05c      	beq.n	80147f0 <_dtoa_r+0xa78>
 8014736:	6879      	ldr	r1, [r7, #4]
 8014738:	4620      	mov	r0, r4
 801473a:	f000 fa6b 	bl	8014c14 <_Balloc>
 801473e:	4605      	mov	r5, r0
 8014740:	b928      	cbnz	r0, 801474e <_dtoa_r+0x9d6>
 8014742:	4b80      	ldr	r3, [pc, #512]	; (8014944 <_dtoa_r+0xbcc>)
 8014744:	4602      	mov	r2, r0
 8014746:	f240 21ea 	movw	r1, #746	; 0x2ea
 801474a:	f7ff bb2e 	b.w	8013daa <_dtoa_r+0x32>
 801474e:	693a      	ldr	r2, [r7, #16]
 8014750:	3202      	adds	r2, #2
 8014752:	0092      	lsls	r2, r2, #2
 8014754:	f107 010c 	add.w	r1, r7, #12
 8014758:	300c      	adds	r0, #12
 801475a:	f7fe fb12 	bl	8012d82 <memcpy>
 801475e:	2201      	movs	r2, #1
 8014760:	4629      	mov	r1, r5
 8014762:	4620      	mov	r0, r4
 8014764:	f000 fc68 	bl	8015038 <__lshift>
 8014768:	9b00      	ldr	r3, [sp, #0]
 801476a:	3301      	adds	r3, #1
 801476c:	9301      	str	r3, [sp, #4]
 801476e:	9b00      	ldr	r3, [sp, #0]
 8014770:	444b      	add	r3, r9
 8014772:	9307      	str	r3, [sp, #28]
 8014774:	9b02      	ldr	r3, [sp, #8]
 8014776:	f003 0301 	and.w	r3, r3, #1
 801477a:	46b8      	mov	r8, r7
 801477c:	9306      	str	r3, [sp, #24]
 801477e:	4607      	mov	r7, r0
 8014780:	9b01      	ldr	r3, [sp, #4]
 8014782:	4631      	mov	r1, r6
 8014784:	3b01      	subs	r3, #1
 8014786:	4658      	mov	r0, fp
 8014788:	9302      	str	r3, [sp, #8]
 801478a:	f7ff fa69 	bl	8013c60 <quorem>
 801478e:	4603      	mov	r3, r0
 8014790:	3330      	adds	r3, #48	; 0x30
 8014792:	9004      	str	r0, [sp, #16]
 8014794:	4641      	mov	r1, r8
 8014796:	4658      	mov	r0, fp
 8014798:	9308      	str	r3, [sp, #32]
 801479a:	f000 fcb9 	bl	8015110 <__mcmp>
 801479e:	463a      	mov	r2, r7
 80147a0:	4681      	mov	r9, r0
 80147a2:	4631      	mov	r1, r6
 80147a4:	4620      	mov	r0, r4
 80147a6:	f000 fccf 	bl	8015148 <__mdiff>
 80147aa:	68c2      	ldr	r2, [r0, #12]
 80147ac:	9b08      	ldr	r3, [sp, #32]
 80147ae:	4605      	mov	r5, r0
 80147b0:	bb02      	cbnz	r2, 80147f4 <_dtoa_r+0xa7c>
 80147b2:	4601      	mov	r1, r0
 80147b4:	4658      	mov	r0, fp
 80147b6:	f000 fcab 	bl	8015110 <__mcmp>
 80147ba:	9b08      	ldr	r3, [sp, #32]
 80147bc:	4602      	mov	r2, r0
 80147be:	4629      	mov	r1, r5
 80147c0:	4620      	mov	r0, r4
 80147c2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 80147c6:	f000 fa65 	bl	8014c94 <_Bfree>
 80147ca:	9b05      	ldr	r3, [sp, #20]
 80147cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80147ce:	9d01      	ldr	r5, [sp, #4]
 80147d0:	ea43 0102 	orr.w	r1, r3, r2
 80147d4:	9b06      	ldr	r3, [sp, #24]
 80147d6:	430b      	orrs	r3, r1
 80147d8:	9b08      	ldr	r3, [sp, #32]
 80147da:	d10d      	bne.n	80147f8 <_dtoa_r+0xa80>
 80147dc:	2b39      	cmp	r3, #57	; 0x39
 80147de:	d029      	beq.n	8014834 <_dtoa_r+0xabc>
 80147e0:	f1b9 0f00 	cmp.w	r9, #0
 80147e4:	dd01      	ble.n	80147ea <_dtoa_r+0xa72>
 80147e6:	9b04      	ldr	r3, [sp, #16]
 80147e8:	3331      	adds	r3, #49	; 0x31
 80147ea:	9a02      	ldr	r2, [sp, #8]
 80147ec:	7013      	strb	r3, [r2, #0]
 80147ee:	e774      	b.n	80146da <_dtoa_r+0x962>
 80147f0:	4638      	mov	r0, r7
 80147f2:	e7b9      	b.n	8014768 <_dtoa_r+0x9f0>
 80147f4:	2201      	movs	r2, #1
 80147f6:	e7e2      	b.n	80147be <_dtoa_r+0xa46>
 80147f8:	f1b9 0f00 	cmp.w	r9, #0
 80147fc:	db06      	blt.n	801480c <_dtoa_r+0xa94>
 80147fe:	9905      	ldr	r1, [sp, #20]
 8014800:	ea41 0909 	orr.w	r9, r1, r9
 8014804:	9906      	ldr	r1, [sp, #24]
 8014806:	ea59 0101 	orrs.w	r1, r9, r1
 801480a:	d120      	bne.n	801484e <_dtoa_r+0xad6>
 801480c:	2a00      	cmp	r2, #0
 801480e:	ddec      	ble.n	80147ea <_dtoa_r+0xa72>
 8014810:	4659      	mov	r1, fp
 8014812:	2201      	movs	r2, #1
 8014814:	4620      	mov	r0, r4
 8014816:	9301      	str	r3, [sp, #4]
 8014818:	f000 fc0e 	bl	8015038 <__lshift>
 801481c:	4631      	mov	r1, r6
 801481e:	4683      	mov	fp, r0
 8014820:	f000 fc76 	bl	8015110 <__mcmp>
 8014824:	2800      	cmp	r0, #0
 8014826:	9b01      	ldr	r3, [sp, #4]
 8014828:	dc02      	bgt.n	8014830 <_dtoa_r+0xab8>
 801482a:	d1de      	bne.n	80147ea <_dtoa_r+0xa72>
 801482c:	07da      	lsls	r2, r3, #31
 801482e:	d5dc      	bpl.n	80147ea <_dtoa_r+0xa72>
 8014830:	2b39      	cmp	r3, #57	; 0x39
 8014832:	d1d8      	bne.n	80147e6 <_dtoa_r+0xa6e>
 8014834:	9a02      	ldr	r2, [sp, #8]
 8014836:	2339      	movs	r3, #57	; 0x39
 8014838:	7013      	strb	r3, [r2, #0]
 801483a:	462b      	mov	r3, r5
 801483c:	461d      	mov	r5, r3
 801483e:	3b01      	subs	r3, #1
 8014840:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8014844:	2a39      	cmp	r2, #57	; 0x39
 8014846:	d050      	beq.n	80148ea <_dtoa_r+0xb72>
 8014848:	3201      	adds	r2, #1
 801484a:	701a      	strb	r2, [r3, #0]
 801484c:	e745      	b.n	80146da <_dtoa_r+0x962>
 801484e:	2a00      	cmp	r2, #0
 8014850:	dd03      	ble.n	801485a <_dtoa_r+0xae2>
 8014852:	2b39      	cmp	r3, #57	; 0x39
 8014854:	d0ee      	beq.n	8014834 <_dtoa_r+0xabc>
 8014856:	3301      	adds	r3, #1
 8014858:	e7c7      	b.n	80147ea <_dtoa_r+0xa72>
 801485a:	9a01      	ldr	r2, [sp, #4]
 801485c:	9907      	ldr	r1, [sp, #28]
 801485e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8014862:	428a      	cmp	r2, r1
 8014864:	d02a      	beq.n	80148bc <_dtoa_r+0xb44>
 8014866:	4659      	mov	r1, fp
 8014868:	2300      	movs	r3, #0
 801486a:	220a      	movs	r2, #10
 801486c:	4620      	mov	r0, r4
 801486e:	f000 fa33 	bl	8014cd8 <__multadd>
 8014872:	45b8      	cmp	r8, r7
 8014874:	4683      	mov	fp, r0
 8014876:	f04f 0300 	mov.w	r3, #0
 801487a:	f04f 020a 	mov.w	r2, #10
 801487e:	4641      	mov	r1, r8
 8014880:	4620      	mov	r0, r4
 8014882:	d107      	bne.n	8014894 <_dtoa_r+0xb1c>
 8014884:	f000 fa28 	bl	8014cd8 <__multadd>
 8014888:	4680      	mov	r8, r0
 801488a:	4607      	mov	r7, r0
 801488c:	9b01      	ldr	r3, [sp, #4]
 801488e:	3301      	adds	r3, #1
 8014890:	9301      	str	r3, [sp, #4]
 8014892:	e775      	b.n	8014780 <_dtoa_r+0xa08>
 8014894:	f000 fa20 	bl	8014cd8 <__multadd>
 8014898:	4639      	mov	r1, r7
 801489a:	4680      	mov	r8, r0
 801489c:	2300      	movs	r3, #0
 801489e:	220a      	movs	r2, #10
 80148a0:	4620      	mov	r0, r4
 80148a2:	f000 fa19 	bl	8014cd8 <__multadd>
 80148a6:	4607      	mov	r7, r0
 80148a8:	e7f0      	b.n	801488c <_dtoa_r+0xb14>
 80148aa:	f1b9 0f00 	cmp.w	r9, #0
 80148ae:	9a00      	ldr	r2, [sp, #0]
 80148b0:	bfcc      	ite	gt
 80148b2:	464d      	movgt	r5, r9
 80148b4:	2501      	movle	r5, #1
 80148b6:	4415      	add	r5, r2
 80148b8:	f04f 0800 	mov.w	r8, #0
 80148bc:	4659      	mov	r1, fp
 80148be:	2201      	movs	r2, #1
 80148c0:	4620      	mov	r0, r4
 80148c2:	9301      	str	r3, [sp, #4]
 80148c4:	f000 fbb8 	bl	8015038 <__lshift>
 80148c8:	4631      	mov	r1, r6
 80148ca:	4683      	mov	fp, r0
 80148cc:	f000 fc20 	bl	8015110 <__mcmp>
 80148d0:	2800      	cmp	r0, #0
 80148d2:	dcb2      	bgt.n	801483a <_dtoa_r+0xac2>
 80148d4:	d102      	bne.n	80148dc <_dtoa_r+0xb64>
 80148d6:	9b01      	ldr	r3, [sp, #4]
 80148d8:	07db      	lsls	r3, r3, #31
 80148da:	d4ae      	bmi.n	801483a <_dtoa_r+0xac2>
 80148dc:	462b      	mov	r3, r5
 80148de:	461d      	mov	r5, r3
 80148e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80148e4:	2a30      	cmp	r2, #48	; 0x30
 80148e6:	d0fa      	beq.n	80148de <_dtoa_r+0xb66>
 80148e8:	e6f7      	b.n	80146da <_dtoa_r+0x962>
 80148ea:	9a00      	ldr	r2, [sp, #0]
 80148ec:	429a      	cmp	r2, r3
 80148ee:	d1a5      	bne.n	801483c <_dtoa_r+0xac4>
 80148f0:	f10a 0a01 	add.w	sl, sl, #1
 80148f4:	2331      	movs	r3, #49	; 0x31
 80148f6:	e779      	b.n	80147ec <_dtoa_r+0xa74>
 80148f8:	4b13      	ldr	r3, [pc, #76]	; (8014948 <_dtoa_r+0xbd0>)
 80148fa:	f7ff baaf 	b.w	8013e5c <_dtoa_r+0xe4>
 80148fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014900:	2b00      	cmp	r3, #0
 8014902:	f47f aa86 	bne.w	8013e12 <_dtoa_r+0x9a>
 8014906:	4b11      	ldr	r3, [pc, #68]	; (801494c <_dtoa_r+0xbd4>)
 8014908:	f7ff baa8 	b.w	8013e5c <_dtoa_r+0xe4>
 801490c:	f1b9 0f00 	cmp.w	r9, #0
 8014910:	dc03      	bgt.n	801491a <_dtoa_r+0xba2>
 8014912:	9b05      	ldr	r3, [sp, #20]
 8014914:	2b02      	cmp	r3, #2
 8014916:	f73f aec9 	bgt.w	80146ac <_dtoa_r+0x934>
 801491a:	9d00      	ldr	r5, [sp, #0]
 801491c:	4631      	mov	r1, r6
 801491e:	4658      	mov	r0, fp
 8014920:	f7ff f99e 	bl	8013c60 <quorem>
 8014924:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8014928:	f805 3b01 	strb.w	r3, [r5], #1
 801492c:	9a00      	ldr	r2, [sp, #0]
 801492e:	1aaa      	subs	r2, r5, r2
 8014930:	4591      	cmp	r9, r2
 8014932:	ddba      	ble.n	80148aa <_dtoa_r+0xb32>
 8014934:	4659      	mov	r1, fp
 8014936:	2300      	movs	r3, #0
 8014938:	220a      	movs	r2, #10
 801493a:	4620      	mov	r0, r4
 801493c:	f000 f9cc 	bl	8014cd8 <__multadd>
 8014940:	4683      	mov	fp, r0
 8014942:	e7eb      	b.n	801491c <_dtoa_r+0xba4>
 8014944:	0801666e 	.word	0x0801666e
 8014948:	0801652c 	.word	0x0801652c
 801494c:	08016602 	.word	0x08016602

08014950 <__sflush_r>:
 8014950:	898a      	ldrh	r2, [r1, #12]
 8014952:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014956:	4605      	mov	r5, r0
 8014958:	0710      	lsls	r0, r2, #28
 801495a:	460c      	mov	r4, r1
 801495c:	d458      	bmi.n	8014a10 <__sflush_r+0xc0>
 801495e:	684b      	ldr	r3, [r1, #4]
 8014960:	2b00      	cmp	r3, #0
 8014962:	dc05      	bgt.n	8014970 <__sflush_r+0x20>
 8014964:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8014966:	2b00      	cmp	r3, #0
 8014968:	dc02      	bgt.n	8014970 <__sflush_r+0x20>
 801496a:	2000      	movs	r0, #0
 801496c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014970:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8014972:	2e00      	cmp	r6, #0
 8014974:	d0f9      	beq.n	801496a <__sflush_r+0x1a>
 8014976:	2300      	movs	r3, #0
 8014978:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801497c:	682f      	ldr	r7, [r5, #0]
 801497e:	602b      	str	r3, [r5, #0]
 8014980:	d032      	beq.n	80149e8 <__sflush_r+0x98>
 8014982:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8014984:	89a3      	ldrh	r3, [r4, #12]
 8014986:	075a      	lsls	r2, r3, #29
 8014988:	d505      	bpl.n	8014996 <__sflush_r+0x46>
 801498a:	6863      	ldr	r3, [r4, #4]
 801498c:	1ac0      	subs	r0, r0, r3
 801498e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8014990:	b10b      	cbz	r3, 8014996 <__sflush_r+0x46>
 8014992:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8014994:	1ac0      	subs	r0, r0, r3
 8014996:	2300      	movs	r3, #0
 8014998:	4602      	mov	r2, r0
 801499a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801499c:	6a21      	ldr	r1, [r4, #32]
 801499e:	4628      	mov	r0, r5
 80149a0:	47b0      	blx	r6
 80149a2:	1c43      	adds	r3, r0, #1
 80149a4:	89a3      	ldrh	r3, [r4, #12]
 80149a6:	d106      	bne.n	80149b6 <__sflush_r+0x66>
 80149a8:	6829      	ldr	r1, [r5, #0]
 80149aa:	291d      	cmp	r1, #29
 80149ac:	d82c      	bhi.n	8014a08 <__sflush_r+0xb8>
 80149ae:	4a2a      	ldr	r2, [pc, #168]	; (8014a58 <__sflush_r+0x108>)
 80149b0:	40ca      	lsrs	r2, r1
 80149b2:	07d6      	lsls	r6, r2, #31
 80149b4:	d528      	bpl.n	8014a08 <__sflush_r+0xb8>
 80149b6:	2200      	movs	r2, #0
 80149b8:	6062      	str	r2, [r4, #4]
 80149ba:	04d9      	lsls	r1, r3, #19
 80149bc:	6922      	ldr	r2, [r4, #16]
 80149be:	6022      	str	r2, [r4, #0]
 80149c0:	d504      	bpl.n	80149cc <__sflush_r+0x7c>
 80149c2:	1c42      	adds	r2, r0, #1
 80149c4:	d101      	bne.n	80149ca <__sflush_r+0x7a>
 80149c6:	682b      	ldr	r3, [r5, #0]
 80149c8:	b903      	cbnz	r3, 80149cc <__sflush_r+0x7c>
 80149ca:	6560      	str	r0, [r4, #84]	; 0x54
 80149cc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80149ce:	602f      	str	r7, [r5, #0]
 80149d0:	2900      	cmp	r1, #0
 80149d2:	d0ca      	beq.n	801496a <__sflush_r+0x1a>
 80149d4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80149d8:	4299      	cmp	r1, r3
 80149da:	d002      	beq.n	80149e2 <__sflush_r+0x92>
 80149dc:	4628      	mov	r0, r5
 80149de:	f000 fca7 	bl	8015330 <_free_r>
 80149e2:	2000      	movs	r0, #0
 80149e4:	6360      	str	r0, [r4, #52]	; 0x34
 80149e6:	e7c1      	b.n	801496c <__sflush_r+0x1c>
 80149e8:	6a21      	ldr	r1, [r4, #32]
 80149ea:	2301      	movs	r3, #1
 80149ec:	4628      	mov	r0, r5
 80149ee:	47b0      	blx	r6
 80149f0:	1c41      	adds	r1, r0, #1
 80149f2:	d1c7      	bne.n	8014984 <__sflush_r+0x34>
 80149f4:	682b      	ldr	r3, [r5, #0]
 80149f6:	2b00      	cmp	r3, #0
 80149f8:	d0c4      	beq.n	8014984 <__sflush_r+0x34>
 80149fa:	2b1d      	cmp	r3, #29
 80149fc:	d001      	beq.n	8014a02 <__sflush_r+0xb2>
 80149fe:	2b16      	cmp	r3, #22
 8014a00:	d101      	bne.n	8014a06 <__sflush_r+0xb6>
 8014a02:	602f      	str	r7, [r5, #0]
 8014a04:	e7b1      	b.n	801496a <__sflush_r+0x1a>
 8014a06:	89a3      	ldrh	r3, [r4, #12]
 8014a08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014a0c:	81a3      	strh	r3, [r4, #12]
 8014a0e:	e7ad      	b.n	801496c <__sflush_r+0x1c>
 8014a10:	690f      	ldr	r7, [r1, #16]
 8014a12:	2f00      	cmp	r7, #0
 8014a14:	d0a9      	beq.n	801496a <__sflush_r+0x1a>
 8014a16:	0793      	lsls	r3, r2, #30
 8014a18:	680e      	ldr	r6, [r1, #0]
 8014a1a:	bf08      	it	eq
 8014a1c:	694b      	ldreq	r3, [r1, #20]
 8014a1e:	600f      	str	r7, [r1, #0]
 8014a20:	bf18      	it	ne
 8014a22:	2300      	movne	r3, #0
 8014a24:	eba6 0807 	sub.w	r8, r6, r7
 8014a28:	608b      	str	r3, [r1, #8]
 8014a2a:	f1b8 0f00 	cmp.w	r8, #0
 8014a2e:	dd9c      	ble.n	801496a <__sflush_r+0x1a>
 8014a30:	6a21      	ldr	r1, [r4, #32]
 8014a32:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8014a34:	4643      	mov	r3, r8
 8014a36:	463a      	mov	r2, r7
 8014a38:	4628      	mov	r0, r5
 8014a3a:	47b0      	blx	r6
 8014a3c:	2800      	cmp	r0, #0
 8014a3e:	dc06      	bgt.n	8014a4e <__sflush_r+0xfe>
 8014a40:	89a3      	ldrh	r3, [r4, #12]
 8014a42:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014a46:	81a3      	strh	r3, [r4, #12]
 8014a48:	f04f 30ff 	mov.w	r0, #4294967295
 8014a4c:	e78e      	b.n	801496c <__sflush_r+0x1c>
 8014a4e:	4407      	add	r7, r0
 8014a50:	eba8 0800 	sub.w	r8, r8, r0
 8014a54:	e7e9      	b.n	8014a2a <__sflush_r+0xda>
 8014a56:	bf00      	nop
 8014a58:	20400001 	.word	0x20400001

08014a5c <_fflush_r>:
 8014a5c:	b538      	push	{r3, r4, r5, lr}
 8014a5e:	690b      	ldr	r3, [r1, #16]
 8014a60:	4605      	mov	r5, r0
 8014a62:	460c      	mov	r4, r1
 8014a64:	b913      	cbnz	r3, 8014a6c <_fflush_r+0x10>
 8014a66:	2500      	movs	r5, #0
 8014a68:	4628      	mov	r0, r5
 8014a6a:	bd38      	pop	{r3, r4, r5, pc}
 8014a6c:	b118      	cbz	r0, 8014a76 <_fflush_r+0x1a>
 8014a6e:	6983      	ldr	r3, [r0, #24]
 8014a70:	b90b      	cbnz	r3, 8014a76 <_fflush_r+0x1a>
 8014a72:	f7fe f8c1 	bl	8012bf8 <__sinit>
 8014a76:	4b14      	ldr	r3, [pc, #80]	; (8014ac8 <_fflush_r+0x6c>)
 8014a78:	429c      	cmp	r4, r3
 8014a7a:	d11b      	bne.n	8014ab4 <_fflush_r+0x58>
 8014a7c:	686c      	ldr	r4, [r5, #4]
 8014a7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014a82:	2b00      	cmp	r3, #0
 8014a84:	d0ef      	beq.n	8014a66 <_fflush_r+0xa>
 8014a86:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8014a88:	07d0      	lsls	r0, r2, #31
 8014a8a:	d404      	bmi.n	8014a96 <_fflush_r+0x3a>
 8014a8c:	0599      	lsls	r1, r3, #22
 8014a8e:	d402      	bmi.n	8014a96 <_fflush_r+0x3a>
 8014a90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8014a92:	f7fe f974 	bl	8012d7e <__retarget_lock_acquire_recursive>
 8014a96:	4628      	mov	r0, r5
 8014a98:	4621      	mov	r1, r4
 8014a9a:	f7ff ff59 	bl	8014950 <__sflush_r>
 8014a9e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8014aa0:	07da      	lsls	r2, r3, #31
 8014aa2:	4605      	mov	r5, r0
 8014aa4:	d4e0      	bmi.n	8014a68 <_fflush_r+0xc>
 8014aa6:	89a3      	ldrh	r3, [r4, #12]
 8014aa8:	059b      	lsls	r3, r3, #22
 8014aaa:	d4dd      	bmi.n	8014a68 <_fflush_r+0xc>
 8014aac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8014aae:	f7fe f967 	bl	8012d80 <__retarget_lock_release_recursive>
 8014ab2:	e7d9      	b.n	8014a68 <_fflush_r+0xc>
 8014ab4:	4b05      	ldr	r3, [pc, #20]	; (8014acc <_fflush_r+0x70>)
 8014ab6:	429c      	cmp	r4, r3
 8014ab8:	d101      	bne.n	8014abe <_fflush_r+0x62>
 8014aba:	68ac      	ldr	r4, [r5, #8]
 8014abc:	e7df      	b.n	8014a7e <_fflush_r+0x22>
 8014abe:	4b04      	ldr	r3, [pc, #16]	; (8014ad0 <_fflush_r+0x74>)
 8014ac0:	429c      	cmp	r4, r3
 8014ac2:	bf08      	it	eq
 8014ac4:	68ec      	ldreq	r4, [r5, #12]
 8014ac6:	e7da      	b.n	8014a7e <_fflush_r+0x22>
 8014ac8:	080164d8 	.word	0x080164d8
 8014acc:	080164f8 	.word	0x080164f8
 8014ad0:	080164b8 	.word	0x080164b8

08014ad4 <fiprintf>:
 8014ad4:	b40e      	push	{r1, r2, r3}
 8014ad6:	b503      	push	{r0, r1, lr}
 8014ad8:	4601      	mov	r1, r0
 8014ada:	ab03      	add	r3, sp, #12
 8014adc:	4805      	ldr	r0, [pc, #20]	; (8014af4 <fiprintf+0x20>)
 8014ade:	f853 2b04 	ldr.w	r2, [r3], #4
 8014ae2:	6800      	ldr	r0, [r0, #0]
 8014ae4:	9301      	str	r3, [sp, #4]
 8014ae6:	f000 fc9d 	bl	8015424 <_vfiprintf_r>
 8014aea:	b002      	add	sp, #8
 8014aec:	f85d eb04 	ldr.w	lr, [sp], #4
 8014af0:	b003      	add	sp, #12
 8014af2:	4770      	bx	lr
 8014af4:	20000510 	.word	0x20000510

08014af8 <_localeconv_r>:
 8014af8:	4800      	ldr	r0, [pc, #0]	; (8014afc <_localeconv_r+0x4>)
 8014afa:	4770      	bx	lr
 8014afc:	20000664 	.word	0x20000664

08014b00 <_lseek_r>:
 8014b00:	b538      	push	{r3, r4, r5, lr}
 8014b02:	4d07      	ldr	r5, [pc, #28]	; (8014b20 <_lseek_r+0x20>)
 8014b04:	4604      	mov	r4, r0
 8014b06:	4608      	mov	r0, r1
 8014b08:	4611      	mov	r1, r2
 8014b0a:	2200      	movs	r2, #0
 8014b0c:	602a      	str	r2, [r5, #0]
 8014b0e:	461a      	mov	r2, r3
 8014b10:	f7ed fcbe 	bl	8002490 <_lseek>
 8014b14:	1c43      	adds	r3, r0, #1
 8014b16:	d102      	bne.n	8014b1e <_lseek_r+0x1e>
 8014b18:	682b      	ldr	r3, [r5, #0]
 8014b1a:	b103      	cbz	r3, 8014b1e <_lseek_r+0x1e>
 8014b1c:	6023      	str	r3, [r4, #0]
 8014b1e:	bd38      	pop	{r3, r4, r5, pc}
 8014b20:	20004f88 	.word	0x20004f88

08014b24 <__swhatbuf_r>:
 8014b24:	b570      	push	{r4, r5, r6, lr}
 8014b26:	460e      	mov	r6, r1
 8014b28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014b2c:	2900      	cmp	r1, #0
 8014b2e:	b096      	sub	sp, #88	; 0x58
 8014b30:	4614      	mov	r4, r2
 8014b32:	461d      	mov	r5, r3
 8014b34:	da07      	bge.n	8014b46 <__swhatbuf_r+0x22>
 8014b36:	2300      	movs	r3, #0
 8014b38:	602b      	str	r3, [r5, #0]
 8014b3a:	89b3      	ldrh	r3, [r6, #12]
 8014b3c:	061a      	lsls	r2, r3, #24
 8014b3e:	d410      	bmi.n	8014b62 <__swhatbuf_r+0x3e>
 8014b40:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8014b44:	e00e      	b.n	8014b64 <__swhatbuf_r+0x40>
 8014b46:	466a      	mov	r2, sp
 8014b48:	f000 fdb6 	bl	80156b8 <_fstat_r>
 8014b4c:	2800      	cmp	r0, #0
 8014b4e:	dbf2      	blt.n	8014b36 <__swhatbuf_r+0x12>
 8014b50:	9a01      	ldr	r2, [sp, #4]
 8014b52:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8014b56:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8014b5a:	425a      	negs	r2, r3
 8014b5c:	415a      	adcs	r2, r3
 8014b5e:	602a      	str	r2, [r5, #0]
 8014b60:	e7ee      	b.n	8014b40 <__swhatbuf_r+0x1c>
 8014b62:	2340      	movs	r3, #64	; 0x40
 8014b64:	2000      	movs	r0, #0
 8014b66:	6023      	str	r3, [r4, #0]
 8014b68:	b016      	add	sp, #88	; 0x58
 8014b6a:	bd70      	pop	{r4, r5, r6, pc}

08014b6c <__smakebuf_r>:
 8014b6c:	898b      	ldrh	r3, [r1, #12]
 8014b6e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8014b70:	079d      	lsls	r5, r3, #30
 8014b72:	4606      	mov	r6, r0
 8014b74:	460c      	mov	r4, r1
 8014b76:	d507      	bpl.n	8014b88 <__smakebuf_r+0x1c>
 8014b78:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8014b7c:	6023      	str	r3, [r4, #0]
 8014b7e:	6123      	str	r3, [r4, #16]
 8014b80:	2301      	movs	r3, #1
 8014b82:	6163      	str	r3, [r4, #20]
 8014b84:	b002      	add	sp, #8
 8014b86:	bd70      	pop	{r4, r5, r6, pc}
 8014b88:	ab01      	add	r3, sp, #4
 8014b8a:	466a      	mov	r2, sp
 8014b8c:	f7ff ffca 	bl	8014b24 <__swhatbuf_r>
 8014b90:	9900      	ldr	r1, [sp, #0]
 8014b92:	4605      	mov	r5, r0
 8014b94:	4630      	mov	r0, r6
 8014b96:	f7fe f90b 	bl	8012db0 <_malloc_r>
 8014b9a:	b948      	cbnz	r0, 8014bb0 <__smakebuf_r+0x44>
 8014b9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014ba0:	059a      	lsls	r2, r3, #22
 8014ba2:	d4ef      	bmi.n	8014b84 <__smakebuf_r+0x18>
 8014ba4:	f023 0303 	bic.w	r3, r3, #3
 8014ba8:	f043 0302 	orr.w	r3, r3, #2
 8014bac:	81a3      	strh	r3, [r4, #12]
 8014bae:	e7e3      	b.n	8014b78 <__smakebuf_r+0xc>
 8014bb0:	4b0d      	ldr	r3, [pc, #52]	; (8014be8 <__smakebuf_r+0x7c>)
 8014bb2:	62b3      	str	r3, [r6, #40]	; 0x28
 8014bb4:	89a3      	ldrh	r3, [r4, #12]
 8014bb6:	6020      	str	r0, [r4, #0]
 8014bb8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014bbc:	81a3      	strh	r3, [r4, #12]
 8014bbe:	9b00      	ldr	r3, [sp, #0]
 8014bc0:	6163      	str	r3, [r4, #20]
 8014bc2:	9b01      	ldr	r3, [sp, #4]
 8014bc4:	6120      	str	r0, [r4, #16]
 8014bc6:	b15b      	cbz	r3, 8014be0 <__smakebuf_r+0x74>
 8014bc8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014bcc:	4630      	mov	r0, r6
 8014bce:	f000 fd85 	bl	80156dc <_isatty_r>
 8014bd2:	b128      	cbz	r0, 8014be0 <__smakebuf_r+0x74>
 8014bd4:	89a3      	ldrh	r3, [r4, #12]
 8014bd6:	f023 0303 	bic.w	r3, r3, #3
 8014bda:	f043 0301 	orr.w	r3, r3, #1
 8014bde:	81a3      	strh	r3, [r4, #12]
 8014be0:	89a0      	ldrh	r0, [r4, #12]
 8014be2:	4305      	orrs	r5, r0
 8014be4:	81a5      	strh	r5, [r4, #12]
 8014be6:	e7cd      	b.n	8014b84 <__smakebuf_r+0x18>
 8014be8:	08012b91 	.word	0x08012b91

08014bec <malloc>:
 8014bec:	4b02      	ldr	r3, [pc, #8]	; (8014bf8 <malloc+0xc>)
 8014bee:	4601      	mov	r1, r0
 8014bf0:	6818      	ldr	r0, [r3, #0]
 8014bf2:	f7fe b8dd 	b.w	8012db0 <_malloc_r>
 8014bf6:	bf00      	nop
 8014bf8:	20000510 	.word	0x20000510

08014bfc <__malloc_lock>:
 8014bfc:	4801      	ldr	r0, [pc, #4]	; (8014c04 <__malloc_lock+0x8>)
 8014bfe:	f7fe b8be 	b.w	8012d7e <__retarget_lock_acquire_recursive>
 8014c02:	bf00      	nop
 8014c04:	20004f80 	.word	0x20004f80

08014c08 <__malloc_unlock>:
 8014c08:	4801      	ldr	r0, [pc, #4]	; (8014c10 <__malloc_unlock+0x8>)
 8014c0a:	f7fe b8b9 	b.w	8012d80 <__retarget_lock_release_recursive>
 8014c0e:	bf00      	nop
 8014c10:	20004f80 	.word	0x20004f80

08014c14 <_Balloc>:
 8014c14:	b570      	push	{r4, r5, r6, lr}
 8014c16:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8014c18:	4604      	mov	r4, r0
 8014c1a:	460d      	mov	r5, r1
 8014c1c:	b976      	cbnz	r6, 8014c3c <_Balloc+0x28>
 8014c1e:	2010      	movs	r0, #16
 8014c20:	f7ff ffe4 	bl	8014bec <malloc>
 8014c24:	4602      	mov	r2, r0
 8014c26:	6260      	str	r0, [r4, #36]	; 0x24
 8014c28:	b920      	cbnz	r0, 8014c34 <_Balloc+0x20>
 8014c2a:	4b18      	ldr	r3, [pc, #96]	; (8014c8c <_Balloc+0x78>)
 8014c2c:	4818      	ldr	r0, [pc, #96]	; (8014c90 <_Balloc+0x7c>)
 8014c2e:	2166      	movs	r1, #102	; 0x66
 8014c30:	f7fe ffe8 	bl	8013c04 <__assert_func>
 8014c34:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8014c38:	6006      	str	r6, [r0, #0]
 8014c3a:	60c6      	str	r6, [r0, #12]
 8014c3c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8014c3e:	68f3      	ldr	r3, [r6, #12]
 8014c40:	b183      	cbz	r3, 8014c64 <_Balloc+0x50>
 8014c42:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014c44:	68db      	ldr	r3, [r3, #12]
 8014c46:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8014c4a:	b9b8      	cbnz	r0, 8014c7c <_Balloc+0x68>
 8014c4c:	2101      	movs	r1, #1
 8014c4e:	fa01 f605 	lsl.w	r6, r1, r5
 8014c52:	1d72      	adds	r2, r6, #5
 8014c54:	0092      	lsls	r2, r2, #2
 8014c56:	4620      	mov	r0, r4
 8014c58:	f000 fb5a 	bl	8015310 <_calloc_r>
 8014c5c:	b160      	cbz	r0, 8014c78 <_Balloc+0x64>
 8014c5e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8014c62:	e00e      	b.n	8014c82 <_Balloc+0x6e>
 8014c64:	2221      	movs	r2, #33	; 0x21
 8014c66:	2104      	movs	r1, #4
 8014c68:	4620      	mov	r0, r4
 8014c6a:	f000 fb51 	bl	8015310 <_calloc_r>
 8014c6e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014c70:	60f0      	str	r0, [r6, #12]
 8014c72:	68db      	ldr	r3, [r3, #12]
 8014c74:	2b00      	cmp	r3, #0
 8014c76:	d1e4      	bne.n	8014c42 <_Balloc+0x2e>
 8014c78:	2000      	movs	r0, #0
 8014c7a:	bd70      	pop	{r4, r5, r6, pc}
 8014c7c:	6802      	ldr	r2, [r0, #0]
 8014c7e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8014c82:	2300      	movs	r3, #0
 8014c84:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8014c88:	e7f7      	b.n	8014c7a <_Balloc+0x66>
 8014c8a:	bf00      	nop
 8014c8c:	08016550 	.word	0x08016550
 8014c90:	0801667f 	.word	0x0801667f

08014c94 <_Bfree>:
 8014c94:	b570      	push	{r4, r5, r6, lr}
 8014c96:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8014c98:	4605      	mov	r5, r0
 8014c9a:	460c      	mov	r4, r1
 8014c9c:	b976      	cbnz	r6, 8014cbc <_Bfree+0x28>
 8014c9e:	2010      	movs	r0, #16
 8014ca0:	f7ff ffa4 	bl	8014bec <malloc>
 8014ca4:	4602      	mov	r2, r0
 8014ca6:	6268      	str	r0, [r5, #36]	; 0x24
 8014ca8:	b920      	cbnz	r0, 8014cb4 <_Bfree+0x20>
 8014caa:	4b09      	ldr	r3, [pc, #36]	; (8014cd0 <_Bfree+0x3c>)
 8014cac:	4809      	ldr	r0, [pc, #36]	; (8014cd4 <_Bfree+0x40>)
 8014cae:	218a      	movs	r1, #138	; 0x8a
 8014cb0:	f7fe ffa8 	bl	8013c04 <__assert_func>
 8014cb4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8014cb8:	6006      	str	r6, [r0, #0]
 8014cba:	60c6      	str	r6, [r0, #12]
 8014cbc:	b13c      	cbz	r4, 8014cce <_Bfree+0x3a>
 8014cbe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8014cc0:	6862      	ldr	r2, [r4, #4]
 8014cc2:	68db      	ldr	r3, [r3, #12]
 8014cc4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8014cc8:	6021      	str	r1, [r4, #0]
 8014cca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8014cce:	bd70      	pop	{r4, r5, r6, pc}
 8014cd0:	08016550 	.word	0x08016550
 8014cd4:	0801667f 	.word	0x0801667f

08014cd8 <__multadd>:
 8014cd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014cdc:	690e      	ldr	r6, [r1, #16]
 8014cde:	4607      	mov	r7, r0
 8014ce0:	4698      	mov	r8, r3
 8014ce2:	460c      	mov	r4, r1
 8014ce4:	f101 0014 	add.w	r0, r1, #20
 8014ce8:	2300      	movs	r3, #0
 8014cea:	6805      	ldr	r5, [r0, #0]
 8014cec:	b2a9      	uxth	r1, r5
 8014cee:	fb02 8101 	mla	r1, r2, r1, r8
 8014cf2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8014cf6:	0c2d      	lsrs	r5, r5, #16
 8014cf8:	fb02 c505 	mla	r5, r2, r5, ip
 8014cfc:	b289      	uxth	r1, r1
 8014cfe:	3301      	adds	r3, #1
 8014d00:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8014d04:	429e      	cmp	r6, r3
 8014d06:	f840 1b04 	str.w	r1, [r0], #4
 8014d0a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8014d0e:	dcec      	bgt.n	8014cea <__multadd+0x12>
 8014d10:	f1b8 0f00 	cmp.w	r8, #0
 8014d14:	d022      	beq.n	8014d5c <__multadd+0x84>
 8014d16:	68a3      	ldr	r3, [r4, #8]
 8014d18:	42b3      	cmp	r3, r6
 8014d1a:	dc19      	bgt.n	8014d50 <__multadd+0x78>
 8014d1c:	6861      	ldr	r1, [r4, #4]
 8014d1e:	4638      	mov	r0, r7
 8014d20:	3101      	adds	r1, #1
 8014d22:	f7ff ff77 	bl	8014c14 <_Balloc>
 8014d26:	4605      	mov	r5, r0
 8014d28:	b928      	cbnz	r0, 8014d36 <__multadd+0x5e>
 8014d2a:	4602      	mov	r2, r0
 8014d2c:	4b0d      	ldr	r3, [pc, #52]	; (8014d64 <__multadd+0x8c>)
 8014d2e:	480e      	ldr	r0, [pc, #56]	; (8014d68 <__multadd+0x90>)
 8014d30:	21b5      	movs	r1, #181	; 0xb5
 8014d32:	f7fe ff67 	bl	8013c04 <__assert_func>
 8014d36:	6922      	ldr	r2, [r4, #16]
 8014d38:	3202      	adds	r2, #2
 8014d3a:	f104 010c 	add.w	r1, r4, #12
 8014d3e:	0092      	lsls	r2, r2, #2
 8014d40:	300c      	adds	r0, #12
 8014d42:	f7fe f81e 	bl	8012d82 <memcpy>
 8014d46:	4621      	mov	r1, r4
 8014d48:	4638      	mov	r0, r7
 8014d4a:	f7ff ffa3 	bl	8014c94 <_Bfree>
 8014d4e:	462c      	mov	r4, r5
 8014d50:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8014d54:	3601      	adds	r6, #1
 8014d56:	f8c3 8014 	str.w	r8, [r3, #20]
 8014d5a:	6126      	str	r6, [r4, #16]
 8014d5c:	4620      	mov	r0, r4
 8014d5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014d62:	bf00      	nop
 8014d64:	0801666e 	.word	0x0801666e
 8014d68:	0801667f 	.word	0x0801667f

08014d6c <__hi0bits>:
 8014d6c:	0c03      	lsrs	r3, r0, #16
 8014d6e:	041b      	lsls	r3, r3, #16
 8014d70:	b9d3      	cbnz	r3, 8014da8 <__hi0bits+0x3c>
 8014d72:	0400      	lsls	r0, r0, #16
 8014d74:	2310      	movs	r3, #16
 8014d76:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8014d7a:	bf04      	itt	eq
 8014d7c:	0200      	lsleq	r0, r0, #8
 8014d7e:	3308      	addeq	r3, #8
 8014d80:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8014d84:	bf04      	itt	eq
 8014d86:	0100      	lsleq	r0, r0, #4
 8014d88:	3304      	addeq	r3, #4
 8014d8a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8014d8e:	bf04      	itt	eq
 8014d90:	0080      	lsleq	r0, r0, #2
 8014d92:	3302      	addeq	r3, #2
 8014d94:	2800      	cmp	r0, #0
 8014d96:	db05      	blt.n	8014da4 <__hi0bits+0x38>
 8014d98:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8014d9c:	f103 0301 	add.w	r3, r3, #1
 8014da0:	bf08      	it	eq
 8014da2:	2320      	moveq	r3, #32
 8014da4:	4618      	mov	r0, r3
 8014da6:	4770      	bx	lr
 8014da8:	2300      	movs	r3, #0
 8014daa:	e7e4      	b.n	8014d76 <__hi0bits+0xa>

08014dac <__lo0bits>:
 8014dac:	6803      	ldr	r3, [r0, #0]
 8014dae:	f013 0207 	ands.w	r2, r3, #7
 8014db2:	4601      	mov	r1, r0
 8014db4:	d00b      	beq.n	8014dce <__lo0bits+0x22>
 8014db6:	07da      	lsls	r2, r3, #31
 8014db8:	d424      	bmi.n	8014e04 <__lo0bits+0x58>
 8014dba:	0798      	lsls	r0, r3, #30
 8014dbc:	bf49      	itett	mi
 8014dbe:	085b      	lsrmi	r3, r3, #1
 8014dc0:	089b      	lsrpl	r3, r3, #2
 8014dc2:	2001      	movmi	r0, #1
 8014dc4:	600b      	strmi	r3, [r1, #0]
 8014dc6:	bf5c      	itt	pl
 8014dc8:	600b      	strpl	r3, [r1, #0]
 8014dca:	2002      	movpl	r0, #2
 8014dcc:	4770      	bx	lr
 8014dce:	b298      	uxth	r0, r3
 8014dd0:	b9b0      	cbnz	r0, 8014e00 <__lo0bits+0x54>
 8014dd2:	0c1b      	lsrs	r3, r3, #16
 8014dd4:	2010      	movs	r0, #16
 8014dd6:	f013 0fff 	tst.w	r3, #255	; 0xff
 8014dda:	bf04      	itt	eq
 8014ddc:	0a1b      	lsreq	r3, r3, #8
 8014dde:	3008      	addeq	r0, #8
 8014de0:	071a      	lsls	r2, r3, #28
 8014de2:	bf04      	itt	eq
 8014de4:	091b      	lsreq	r3, r3, #4
 8014de6:	3004      	addeq	r0, #4
 8014de8:	079a      	lsls	r2, r3, #30
 8014dea:	bf04      	itt	eq
 8014dec:	089b      	lsreq	r3, r3, #2
 8014dee:	3002      	addeq	r0, #2
 8014df0:	07da      	lsls	r2, r3, #31
 8014df2:	d403      	bmi.n	8014dfc <__lo0bits+0x50>
 8014df4:	085b      	lsrs	r3, r3, #1
 8014df6:	f100 0001 	add.w	r0, r0, #1
 8014dfa:	d005      	beq.n	8014e08 <__lo0bits+0x5c>
 8014dfc:	600b      	str	r3, [r1, #0]
 8014dfe:	4770      	bx	lr
 8014e00:	4610      	mov	r0, r2
 8014e02:	e7e8      	b.n	8014dd6 <__lo0bits+0x2a>
 8014e04:	2000      	movs	r0, #0
 8014e06:	4770      	bx	lr
 8014e08:	2020      	movs	r0, #32
 8014e0a:	4770      	bx	lr

08014e0c <__i2b>:
 8014e0c:	b510      	push	{r4, lr}
 8014e0e:	460c      	mov	r4, r1
 8014e10:	2101      	movs	r1, #1
 8014e12:	f7ff feff 	bl	8014c14 <_Balloc>
 8014e16:	4602      	mov	r2, r0
 8014e18:	b928      	cbnz	r0, 8014e26 <__i2b+0x1a>
 8014e1a:	4b05      	ldr	r3, [pc, #20]	; (8014e30 <__i2b+0x24>)
 8014e1c:	4805      	ldr	r0, [pc, #20]	; (8014e34 <__i2b+0x28>)
 8014e1e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8014e22:	f7fe feef 	bl	8013c04 <__assert_func>
 8014e26:	2301      	movs	r3, #1
 8014e28:	6144      	str	r4, [r0, #20]
 8014e2a:	6103      	str	r3, [r0, #16]
 8014e2c:	bd10      	pop	{r4, pc}
 8014e2e:	bf00      	nop
 8014e30:	0801666e 	.word	0x0801666e
 8014e34:	0801667f 	.word	0x0801667f

08014e38 <__multiply>:
 8014e38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014e3c:	4614      	mov	r4, r2
 8014e3e:	690a      	ldr	r2, [r1, #16]
 8014e40:	6923      	ldr	r3, [r4, #16]
 8014e42:	429a      	cmp	r2, r3
 8014e44:	bfb8      	it	lt
 8014e46:	460b      	movlt	r3, r1
 8014e48:	460d      	mov	r5, r1
 8014e4a:	bfbc      	itt	lt
 8014e4c:	4625      	movlt	r5, r4
 8014e4e:	461c      	movlt	r4, r3
 8014e50:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8014e54:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8014e58:	68ab      	ldr	r3, [r5, #8]
 8014e5a:	6869      	ldr	r1, [r5, #4]
 8014e5c:	eb0a 0709 	add.w	r7, sl, r9
 8014e60:	42bb      	cmp	r3, r7
 8014e62:	b085      	sub	sp, #20
 8014e64:	bfb8      	it	lt
 8014e66:	3101      	addlt	r1, #1
 8014e68:	f7ff fed4 	bl	8014c14 <_Balloc>
 8014e6c:	b930      	cbnz	r0, 8014e7c <__multiply+0x44>
 8014e6e:	4602      	mov	r2, r0
 8014e70:	4b42      	ldr	r3, [pc, #264]	; (8014f7c <__multiply+0x144>)
 8014e72:	4843      	ldr	r0, [pc, #268]	; (8014f80 <__multiply+0x148>)
 8014e74:	f240 115d 	movw	r1, #349	; 0x15d
 8014e78:	f7fe fec4 	bl	8013c04 <__assert_func>
 8014e7c:	f100 0614 	add.w	r6, r0, #20
 8014e80:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8014e84:	4633      	mov	r3, r6
 8014e86:	2200      	movs	r2, #0
 8014e88:	4543      	cmp	r3, r8
 8014e8a:	d31e      	bcc.n	8014eca <__multiply+0x92>
 8014e8c:	f105 0c14 	add.w	ip, r5, #20
 8014e90:	f104 0314 	add.w	r3, r4, #20
 8014e94:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8014e98:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8014e9c:	9202      	str	r2, [sp, #8]
 8014e9e:	ebac 0205 	sub.w	r2, ip, r5
 8014ea2:	3a15      	subs	r2, #21
 8014ea4:	f022 0203 	bic.w	r2, r2, #3
 8014ea8:	3204      	adds	r2, #4
 8014eaa:	f105 0115 	add.w	r1, r5, #21
 8014eae:	458c      	cmp	ip, r1
 8014eb0:	bf38      	it	cc
 8014eb2:	2204      	movcc	r2, #4
 8014eb4:	9201      	str	r2, [sp, #4]
 8014eb6:	9a02      	ldr	r2, [sp, #8]
 8014eb8:	9303      	str	r3, [sp, #12]
 8014eba:	429a      	cmp	r2, r3
 8014ebc:	d808      	bhi.n	8014ed0 <__multiply+0x98>
 8014ebe:	2f00      	cmp	r7, #0
 8014ec0:	dc55      	bgt.n	8014f6e <__multiply+0x136>
 8014ec2:	6107      	str	r7, [r0, #16]
 8014ec4:	b005      	add	sp, #20
 8014ec6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014eca:	f843 2b04 	str.w	r2, [r3], #4
 8014ece:	e7db      	b.n	8014e88 <__multiply+0x50>
 8014ed0:	f8b3 a000 	ldrh.w	sl, [r3]
 8014ed4:	f1ba 0f00 	cmp.w	sl, #0
 8014ed8:	d020      	beq.n	8014f1c <__multiply+0xe4>
 8014eda:	f105 0e14 	add.w	lr, r5, #20
 8014ede:	46b1      	mov	r9, r6
 8014ee0:	2200      	movs	r2, #0
 8014ee2:	f85e 4b04 	ldr.w	r4, [lr], #4
 8014ee6:	f8d9 b000 	ldr.w	fp, [r9]
 8014eea:	b2a1      	uxth	r1, r4
 8014eec:	fa1f fb8b 	uxth.w	fp, fp
 8014ef0:	fb0a b101 	mla	r1, sl, r1, fp
 8014ef4:	4411      	add	r1, r2
 8014ef6:	f8d9 2000 	ldr.w	r2, [r9]
 8014efa:	0c24      	lsrs	r4, r4, #16
 8014efc:	0c12      	lsrs	r2, r2, #16
 8014efe:	fb0a 2404 	mla	r4, sl, r4, r2
 8014f02:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8014f06:	b289      	uxth	r1, r1
 8014f08:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8014f0c:	45f4      	cmp	ip, lr
 8014f0e:	f849 1b04 	str.w	r1, [r9], #4
 8014f12:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8014f16:	d8e4      	bhi.n	8014ee2 <__multiply+0xaa>
 8014f18:	9901      	ldr	r1, [sp, #4]
 8014f1a:	5072      	str	r2, [r6, r1]
 8014f1c:	9a03      	ldr	r2, [sp, #12]
 8014f1e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8014f22:	3304      	adds	r3, #4
 8014f24:	f1b9 0f00 	cmp.w	r9, #0
 8014f28:	d01f      	beq.n	8014f6a <__multiply+0x132>
 8014f2a:	6834      	ldr	r4, [r6, #0]
 8014f2c:	f105 0114 	add.w	r1, r5, #20
 8014f30:	46b6      	mov	lr, r6
 8014f32:	f04f 0a00 	mov.w	sl, #0
 8014f36:	880a      	ldrh	r2, [r1, #0]
 8014f38:	f8be b002 	ldrh.w	fp, [lr, #2]
 8014f3c:	fb09 b202 	mla	r2, r9, r2, fp
 8014f40:	4492      	add	sl, r2
 8014f42:	b2a4      	uxth	r4, r4
 8014f44:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8014f48:	f84e 4b04 	str.w	r4, [lr], #4
 8014f4c:	f851 4b04 	ldr.w	r4, [r1], #4
 8014f50:	f8be 2000 	ldrh.w	r2, [lr]
 8014f54:	0c24      	lsrs	r4, r4, #16
 8014f56:	fb09 2404 	mla	r4, r9, r4, r2
 8014f5a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8014f5e:	458c      	cmp	ip, r1
 8014f60:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8014f64:	d8e7      	bhi.n	8014f36 <__multiply+0xfe>
 8014f66:	9a01      	ldr	r2, [sp, #4]
 8014f68:	50b4      	str	r4, [r6, r2]
 8014f6a:	3604      	adds	r6, #4
 8014f6c:	e7a3      	b.n	8014eb6 <__multiply+0x7e>
 8014f6e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8014f72:	2b00      	cmp	r3, #0
 8014f74:	d1a5      	bne.n	8014ec2 <__multiply+0x8a>
 8014f76:	3f01      	subs	r7, #1
 8014f78:	e7a1      	b.n	8014ebe <__multiply+0x86>
 8014f7a:	bf00      	nop
 8014f7c:	0801666e 	.word	0x0801666e
 8014f80:	0801667f 	.word	0x0801667f

08014f84 <__pow5mult>:
 8014f84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014f88:	4615      	mov	r5, r2
 8014f8a:	f012 0203 	ands.w	r2, r2, #3
 8014f8e:	4606      	mov	r6, r0
 8014f90:	460f      	mov	r7, r1
 8014f92:	d007      	beq.n	8014fa4 <__pow5mult+0x20>
 8014f94:	4c25      	ldr	r4, [pc, #148]	; (801502c <__pow5mult+0xa8>)
 8014f96:	3a01      	subs	r2, #1
 8014f98:	2300      	movs	r3, #0
 8014f9a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8014f9e:	f7ff fe9b 	bl	8014cd8 <__multadd>
 8014fa2:	4607      	mov	r7, r0
 8014fa4:	10ad      	asrs	r5, r5, #2
 8014fa6:	d03d      	beq.n	8015024 <__pow5mult+0xa0>
 8014fa8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8014faa:	b97c      	cbnz	r4, 8014fcc <__pow5mult+0x48>
 8014fac:	2010      	movs	r0, #16
 8014fae:	f7ff fe1d 	bl	8014bec <malloc>
 8014fb2:	4602      	mov	r2, r0
 8014fb4:	6270      	str	r0, [r6, #36]	; 0x24
 8014fb6:	b928      	cbnz	r0, 8014fc4 <__pow5mult+0x40>
 8014fb8:	4b1d      	ldr	r3, [pc, #116]	; (8015030 <__pow5mult+0xac>)
 8014fba:	481e      	ldr	r0, [pc, #120]	; (8015034 <__pow5mult+0xb0>)
 8014fbc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8014fc0:	f7fe fe20 	bl	8013c04 <__assert_func>
 8014fc4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8014fc8:	6004      	str	r4, [r0, #0]
 8014fca:	60c4      	str	r4, [r0, #12]
 8014fcc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8014fd0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8014fd4:	b94c      	cbnz	r4, 8014fea <__pow5mult+0x66>
 8014fd6:	f240 2171 	movw	r1, #625	; 0x271
 8014fda:	4630      	mov	r0, r6
 8014fdc:	f7ff ff16 	bl	8014e0c <__i2b>
 8014fe0:	2300      	movs	r3, #0
 8014fe2:	f8c8 0008 	str.w	r0, [r8, #8]
 8014fe6:	4604      	mov	r4, r0
 8014fe8:	6003      	str	r3, [r0, #0]
 8014fea:	f04f 0900 	mov.w	r9, #0
 8014fee:	07eb      	lsls	r3, r5, #31
 8014ff0:	d50a      	bpl.n	8015008 <__pow5mult+0x84>
 8014ff2:	4639      	mov	r1, r7
 8014ff4:	4622      	mov	r2, r4
 8014ff6:	4630      	mov	r0, r6
 8014ff8:	f7ff ff1e 	bl	8014e38 <__multiply>
 8014ffc:	4639      	mov	r1, r7
 8014ffe:	4680      	mov	r8, r0
 8015000:	4630      	mov	r0, r6
 8015002:	f7ff fe47 	bl	8014c94 <_Bfree>
 8015006:	4647      	mov	r7, r8
 8015008:	106d      	asrs	r5, r5, #1
 801500a:	d00b      	beq.n	8015024 <__pow5mult+0xa0>
 801500c:	6820      	ldr	r0, [r4, #0]
 801500e:	b938      	cbnz	r0, 8015020 <__pow5mult+0x9c>
 8015010:	4622      	mov	r2, r4
 8015012:	4621      	mov	r1, r4
 8015014:	4630      	mov	r0, r6
 8015016:	f7ff ff0f 	bl	8014e38 <__multiply>
 801501a:	6020      	str	r0, [r4, #0]
 801501c:	f8c0 9000 	str.w	r9, [r0]
 8015020:	4604      	mov	r4, r0
 8015022:	e7e4      	b.n	8014fee <__pow5mult+0x6a>
 8015024:	4638      	mov	r0, r7
 8015026:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801502a:	bf00      	nop
 801502c:	080167d0 	.word	0x080167d0
 8015030:	08016550 	.word	0x08016550
 8015034:	0801667f 	.word	0x0801667f

08015038 <__lshift>:
 8015038:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801503c:	460c      	mov	r4, r1
 801503e:	6849      	ldr	r1, [r1, #4]
 8015040:	6923      	ldr	r3, [r4, #16]
 8015042:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8015046:	68a3      	ldr	r3, [r4, #8]
 8015048:	4607      	mov	r7, r0
 801504a:	4691      	mov	r9, r2
 801504c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8015050:	f108 0601 	add.w	r6, r8, #1
 8015054:	42b3      	cmp	r3, r6
 8015056:	db0b      	blt.n	8015070 <__lshift+0x38>
 8015058:	4638      	mov	r0, r7
 801505a:	f7ff fddb 	bl	8014c14 <_Balloc>
 801505e:	4605      	mov	r5, r0
 8015060:	b948      	cbnz	r0, 8015076 <__lshift+0x3e>
 8015062:	4602      	mov	r2, r0
 8015064:	4b28      	ldr	r3, [pc, #160]	; (8015108 <__lshift+0xd0>)
 8015066:	4829      	ldr	r0, [pc, #164]	; (801510c <__lshift+0xd4>)
 8015068:	f240 11d9 	movw	r1, #473	; 0x1d9
 801506c:	f7fe fdca 	bl	8013c04 <__assert_func>
 8015070:	3101      	adds	r1, #1
 8015072:	005b      	lsls	r3, r3, #1
 8015074:	e7ee      	b.n	8015054 <__lshift+0x1c>
 8015076:	2300      	movs	r3, #0
 8015078:	f100 0114 	add.w	r1, r0, #20
 801507c:	f100 0210 	add.w	r2, r0, #16
 8015080:	4618      	mov	r0, r3
 8015082:	4553      	cmp	r3, sl
 8015084:	db33      	blt.n	80150ee <__lshift+0xb6>
 8015086:	6920      	ldr	r0, [r4, #16]
 8015088:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801508c:	f104 0314 	add.w	r3, r4, #20
 8015090:	f019 091f 	ands.w	r9, r9, #31
 8015094:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8015098:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801509c:	d02b      	beq.n	80150f6 <__lshift+0xbe>
 801509e:	f1c9 0e20 	rsb	lr, r9, #32
 80150a2:	468a      	mov	sl, r1
 80150a4:	2200      	movs	r2, #0
 80150a6:	6818      	ldr	r0, [r3, #0]
 80150a8:	fa00 f009 	lsl.w	r0, r0, r9
 80150ac:	4302      	orrs	r2, r0
 80150ae:	f84a 2b04 	str.w	r2, [sl], #4
 80150b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80150b6:	459c      	cmp	ip, r3
 80150b8:	fa22 f20e 	lsr.w	r2, r2, lr
 80150bc:	d8f3      	bhi.n	80150a6 <__lshift+0x6e>
 80150be:	ebac 0304 	sub.w	r3, ip, r4
 80150c2:	3b15      	subs	r3, #21
 80150c4:	f023 0303 	bic.w	r3, r3, #3
 80150c8:	3304      	adds	r3, #4
 80150ca:	f104 0015 	add.w	r0, r4, #21
 80150ce:	4584      	cmp	ip, r0
 80150d0:	bf38      	it	cc
 80150d2:	2304      	movcc	r3, #4
 80150d4:	50ca      	str	r2, [r1, r3]
 80150d6:	b10a      	cbz	r2, 80150dc <__lshift+0xa4>
 80150d8:	f108 0602 	add.w	r6, r8, #2
 80150dc:	3e01      	subs	r6, #1
 80150de:	4638      	mov	r0, r7
 80150e0:	612e      	str	r6, [r5, #16]
 80150e2:	4621      	mov	r1, r4
 80150e4:	f7ff fdd6 	bl	8014c94 <_Bfree>
 80150e8:	4628      	mov	r0, r5
 80150ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80150ee:	f842 0f04 	str.w	r0, [r2, #4]!
 80150f2:	3301      	adds	r3, #1
 80150f4:	e7c5      	b.n	8015082 <__lshift+0x4a>
 80150f6:	3904      	subs	r1, #4
 80150f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80150fc:	f841 2f04 	str.w	r2, [r1, #4]!
 8015100:	459c      	cmp	ip, r3
 8015102:	d8f9      	bhi.n	80150f8 <__lshift+0xc0>
 8015104:	e7ea      	b.n	80150dc <__lshift+0xa4>
 8015106:	bf00      	nop
 8015108:	0801666e 	.word	0x0801666e
 801510c:	0801667f 	.word	0x0801667f

08015110 <__mcmp>:
 8015110:	b530      	push	{r4, r5, lr}
 8015112:	6902      	ldr	r2, [r0, #16]
 8015114:	690c      	ldr	r4, [r1, #16]
 8015116:	1b12      	subs	r2, r2, r4
 8015118:	d10e      	bne.n	8015138 <__mcmp+0x28>
 801511a:	f100 0314 	add.w	r3, r0, #20
 801511e:	3114      	adds	r1, #20
 8015120:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8015124:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8015128:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801512c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8015130:	42a5      	cmp	r5, r4
 8015132:	d003      	beq.n	801513c <__mcmp+0x2c>
 8015134:	d305      	bcc.n	8015142 <__mcmp+0x32>
 8015136:	2201      	movs	r2, #1
 8015138:	4610      	mov	r0, r2
 801513a:	bd30      	pop	{r4, r5, pc}
 801513c:	4283      	cmp	r3, r0
 801513e:	d3f3      	bcc.n	8015128 <__mcmp+0x18>
 8015140:	e7fa      	b.n	8015138 <__mcmp+0x28>
 8015142:	f04f 32ff 	mov.w	r2, #4294967295
 8015146:	e7f7      	b.n	8015138 <__mcmp+0x28>

08015148 <__mdiff>:
 8015148:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801514c:	460c      	mov	r4, r1
 801514e:	4606      	mov	r6, r0
 8015150:	4611      	mov	r1, r2
 8015152:	4620      	mov	r0, r4
 8015154:	4617      	mov	r7, r2
 8015156:	f7ff ffdb 	bl	8015110 <__mcmp>
 801515a:	1e05      	subs	r5, r0, #0
 801515c:	d110      	bne.n	8015180 <__mdiff+0x38>
 801515e:	4629      	mov	r1, r5
 8015160:	4630      	mov	r0, r6
 8015162:	f7ff fd57 	bl	8014c14 <_Balloc>
 8015166:	b930      	cbnz	r0, 8015176 <__mdiff+0x2e>
 8015168:	4b39      	ldr	r3, [pc, #228]	; (8015250 <__mdiff+0x108>)
 801516a:	4602      	mov	r2, r0
 801516c:	f240 2132 	movw	r1, #562	; 0x232
 8015170:	4838      	ldr	r0, [pc, #224]	; (8015254 <__mdiff+0x10c>)
 8015172:	f7fe fd47 	bl	8013c04 <__assert_func>
 8015176:	2301      	movs	r3, #1
 8015178:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801517c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015180:	bfa4      	itt	ge
 8015182:	463b      	movge	r3, r7
 8015184:	4627      	movge	r7, r4
 8015186:	4630      	mov	r0, r6
 8015188:	6879      	ldr	r1, [r7, #4]
 801518a:	bfa6      	itte	ge
 801518c:	461c      	movge	r4, r3
 801518e:	2500      	movge	r5, #0
 8015190:	2501      	movlt	r5, #1
 8015192:	f7ff fd3f 	bl	8014c14 <_Balloc>
 8015196:	b920      	cbnz	r0, 80151a2 <__mdiff+0x5a>
 8015198:	4b2d      	ldr	r3, [pc, #180]	; (8015250 <__mdiff+0x108>)
 801519a:	4602      	mov	r2, r0
 801519c:	f44f 7110 	mov.w	r1, #576	; 0x240
 80151a0:	e7e6      	b.n	8015170 <__mdiff+0x28>
 80151a2:	693e      	ldr	r6, [r7, #16]
 80151a4:	60c5      	str	r5, [r0, #12]
 80151a6:	6925      	ldr	r5, [r4, #16]
 80151a8:	f107 0114 	add.w	r1, r7, #20
 80151ac:	f104 0914 	add.w	r9, r4, #20
 80151b0:	f100 0e14 	add.w	lr, r0, #20
 80151b4:	f107 0210 	add.w	r2, r7, #16
 80151b8:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80151bc:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 80151c0:	46f2      	mov	sl, lr
 80151c2:	2700      	movs	r7, #0
 80151c4:	f859 3b04 	ldr.w	r3, [r9], #4
 80151c8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80151cc:	fa1f f883 	uxth.w	r8, r3
 80151d0:	fa17 f78b 	uxtah	r7, r7, fp
 80151d4:	0c1b      	lsrs	r3, r3, #16
 80151d6:	eba7 0808 	sub.w	r8, r7, r8
 80151da:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80151de:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80151e2:	fa1f f888 	uxth.w	r8, r8
 80151e6:	141f      	asrs	r7, r3, #16
 80151e8:	454d      	cmp	r5, r9
 80151ea:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80151ee:	f84a 3b04 	str.w	r3, [sl], #4
 80151f2:	d8e7      	bhi.n	80151c4 <__mdiff+0x7c>
 80151f4:	1b2b      	subs	r3, r5, r4
 80151f6:	3b15      	subs	r3, #21
 80151f8:	f023 0303 	bic.w	r3, r3, #3
 80151fc:	3304      	adds	r3, #4
 80151fe:	3415      	adds	r4, #21
 8015200:	42a5      	cmp	r5, r4
 8015202:	bf38      	it	cc
 8015204:	2304      	movcc	r3, #4
 8015206:	4419      	add	r1, r3
 8015208:	4473      	add	r3, lr
 801520a:	469e      	mov	lr, r3
 801520c:	460d      	mov	r5, r1
 801520e:	4565      	cmp	r5, ip
 8015210:	d30e      	bcc.n	8015230 <__mdiff+0xe8>
 8015212:	f10c 0203 	add.w	r2, ip, #3
 8015216:	1a52      	subs	r2, r2, r1
 8015218:	f022 0203 	bic.w	r2, r2, #3
 801521c:	3903      	subs	r1, #3
 801521e:	458c      	cmp	ip, r1
 8015220:	bf38      	it	cc
 8015222:	2200      	movcc	r2, #0
 8015224:	441a      	add	r2, r3
 8015226:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801522a:	b17b      	cbz	r3, 801524c <__mdiff+0x104>
 801522c:	6106      	str	r6, [r0, #16]
 801522e:	e7a5      	b.n	801517c <__mdiff+0x34>
 8015230:	f855 8b04 	ldr.w	r8, [r5], #4
 8015234:	fa17 f488 	uxtah	r4, r7, r8
 8015238:	1422      	asrs	r2, r4, #16
 801523a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 801523e:	b2a4      	uxth	r4, r4
 8015240:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8015244:	f84e 4b04 	str.w	r4, [lr], #4
 8015248:	1417      	asrs	r7, r2, #16
 801524a:	e7e0      	b.n	801520e <__mdiff+0xc6>
 801524c:	3e01      	subs	r6, #1
 801524e:	e7ea      	b.n	8015226 <__mdiff+0xde>
 8015250:	0801666e 	.word	0x0801666e
 8015254:	0801667f 	.word	0x0801667f

08015258 <__d2b>:
 8015258:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801525c:	4689      	mov	r9, r1
 801525e:	2101      	movs	r1, #1
 8015260:	ec57 6b10 	vmov	r6, r7, d0
 8015264:	4690      	mov	r8, r2
 8015266:	f7ff fcd5 	bl	8014c14 <_Balloc>
 801526a:	4604      	mov	r4, r0
 801526c:	b930      	cbnz	r0, 801527c <__d2b+0x24>
 801526e:	4602      	mov	r2, r0
 8015270:	4b25      	ldr	r3, [pc, #148]	; (8015308 <__d2b+0xb0>)
 8015272:	4826      	ldr	r0, [pc, #152]	; (801530c <__d2b+0xb4>)
 8015274:	f240 310a 	movw	r1, #778	; 0x30a
 8015278:	f7fe fcc4 	bl	8013c04 <__assert_func>
 801527c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8015280:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8015284:	bb35      	cbnz	r5, 80152d4 <__d2b+0x7c>
 8015286:	2e00      	cmp	r6, #0
 8015288:	9301      	str	r3, [sp, #4]
 801528a:	d028      	beq.n	80152de <__d2b+0x86>
 801528c:	4668      	mov	r0, sp
 801528e:	9600      	str	r6, [sp, #0]
 8015290:	f7ff fd8c 	bl	8014dac <__lo0bits>
 8015294:	9900      	ldr	r1, [sp, #0]
 8015296:	b300      	cbz	r0, 80152da <__d2b+0x82>
 8015298:	9a01      	ldr	r2, [sp, #4]
 801529a:	f1c0 0320 	rsb	r3, r0, #32
 801529e:	fa02 f303 	lsl.w	r3, r2, r3
 80152a2:	430b      	orrs	r3, r1
 80152a4:	40c2      	lsrs	r2, r0
 80152a6:	6163      	str	r3, [r4, #20]
 80152a8:	9201      	str	r2, [sp, #4]
 80152aa:	9b01      	ldr	r3, [sp, #4]
 80152ac:	61a3      	str	r3, [r4, #24]
 80152ae:	2b00      	cmp	r3, #0
 80152b0:	bf14      	ite	ne
 80152b2:	2202      	movne	r2, #2
 80152b4:	2201      	moveq	r2, #1
 80152b6:	6122      	str	r2, [r4, #16]
 80152b8:	b1d5      	cbz	r5, 80152f0 <__d2b+0x98>
 80152ba:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80152be:	4405      	add	r5, r0
 80152c0:	f8c9 5000 	str.w	r5, [r9]
 80152c4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80152c8:	f8c8 0000 	str.w	r0, [r8]
 80152cc:	4620      	mov	r0, r4
 80152ce:	b003      	add	sp, #12
 80152d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80152d4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80152d8:	e7d5      	b.n	8015286 <__d2b+0x2e>
 80152da:	6161      	str	r1, [r4, #20]
 80152dc:	e7e5      	b.n	80152aa <__d2b+0x52>
 80152de:	a801      	add	r0, sp, #4
 80152e0:	f7ff fd64 	bl	8014dac <__lo0bits>
 80152e4:	9b01      	ldr	r3, [sp, #4]
 80152e6:	6163      	str	r3, [r4, #20]
 80152e8:	2201      	movs	r2, #1
 80152ea:	6122      	str	r2, [r4, #16]
 80152ec:	3020      	adds	r0, #32
 80152ee:	e7e3      	b.n	80152b8 <__d2b+0x60>
 80152f0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80152f4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80152f8:	f8c9 0000 	str.w	r0, [r9]
 80152fc:	6918      	ldr	r0, [r3, #16]
 80152fe:	f7ff fd35 	bl	8014d6c <__hi0bits>
 8015302:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8015306:	e7df      	b.n	80152c8 <__d2b+0x70>
 8015308:	0801666e 	.word	0x0801666e
 801530c:	0801667f 	.word	0x0801667f

08015310 <_calloc_r>:
 8015310:	b513      	push	{r0, r1, r4, lr}
 8015312:	434a      	muls	r2, r1
 8015314:	4611      	mov	r1, r2
 8015316:	9201      	str	r2, [sp, #4]
 8015318:	f7fd fd4a 	bl	8012db0 <_malloc_r>
 801531c:	4604      	mov	r4, r0
 801531e:	b118      	cbz	r0, 8015328 <_calloc_r+0x18>
 8015320:	9a01      	ldr	r2, [sp, #4]
 8015322:	2100      	movs	r1, #0
 8015324:	f7fd fd3b 	bl	8012d9e <memset>
 8015328:	4620      	mov	r0, r4
 801532a:	b002      	add	sp, #8
 801532c:	bd10      	pop	{r4, pc}
	...

08015330 <_free_r>:
 8015330:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8015332:	2900      	cmp	r1, #0
 8015334:	d048      	beq.n	80153c8 <_free_r+0x98>
 8015336:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801533a:	9001      	str	r0, [sp, #4]
 801533c:	2b00      	cmp	r3, #0
 801533e:	f1a1 0404 	sub.w	r4, r1, #4
 8015342:	bfb8      	it	lt
 8015344:	18e4      	addlt	r4, r4, r3
 8015346:	f7ff fc59 	bl	8014bfc <__malloc_lock>
 801534a:	4a20      	ldr	r2, [pc, #128]	; (80153cc <_free_r+0x9c>)
 801534c:	9801      	ldr	r0, [sp, #4]
 801534e:	6813      	ldr	r3, [r2, #0]
 8015350:	4615      	mov	r5, r2
 8015352:	b933      	cbnz	r3, 8015362 <_free_r+0x32>
 8015354:	6063      	str	r3, [r4, #4]
 8015356:	6014      	str	r4, [r2, #0]
 8015358:	b003      	add	sp, #12
 801535a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801535e:	f7ff bc53 	b.w	8014c08 <__malloc_unlock>
 8015362:	42a3      	cmp	r3, r4
 8015364:	d90b      	bls.n	801537e <_free_r+0x4e>
 8015366:	6821      	ldr	r1, [r4, #0]
 8015368:	1862      	adds	r2, r4, r1
 801536a:	4293      	cmp	r3, r2
 801536c:	bf04      	itt	eq
 801536e:	681a      	ldreq	r2, [r3, #0]
 8015370:	685b      	ldreq	r3, [r3, #4]
 8015372:	6063      	str	r3, [r4, #4]
 8015374:	bf04      	itt	eq
 8015376:	1852      	addeq	r2, r2, r1
 8015378:	6022      	streq	r2, [r4, #0]
 801537a:	602c      	str	r4, [r5, #0]
 801537c:	e7ec      	b.n	8015358 <_free_r+0x28>
 801537e:	461a      	mov	r2, r3
 8015380:	685b      	ldr	r3, [r3, #4]
 8015382:	b10b      	cbz	r3, 8015388 <_free_r+0x58>
 8015384:	42a3      	cmp	r3, r4
 8015386:	d9fa      	bls.n	801537e <_free_r+0x4e>
 8015388:	6811      	ldr	r1, [r2, #0]
 801538a:	1855      	adds	r5, r2, r1
 801538c:	42a5      	cmp	r5, r4
 801538e:	d10b      	bne.n	80153a8 <_free_r+0x78>
 8015390:	6824      	ldr	r4, [r4, #0]
 8015392:	4421      	add	r1, r4
 8015394:	1854      	adds	r4, r2, r1
 8015396:	42a3      	cmp	r3, r4
 8015398:	6011      	str	r1, [r2, #0]
 801539a:	d1dd      	bne.n	8015358 <_free_r+0x28>
 801539c:	681c      	ldr	r4, [r3, #0]
 801539e:	685b      	ldr	r3, [r3, #4]
 80153a0:	6053      	str	r3, [r2, #4]
 80153a2:	4421      	add	r1, r4
 80153a4:	6011      	str	r1, [r2, #0]
 80153a6:	e7d7      	b.n	8015358 <_free_r+0x28>
 80153a8:	d902      	bls.n	80153b0 <_free_r+0x80>
 80153aa:	230c      	movs	r3, #12
 80153ac:	6003      	str	r3, [r0, #0]
 80153ae:	e7d3      	b.n	8015358 <_free_r+0x28>
 80153b0:	6825      	ldr	r5, [r4, #0]
 80153b2:	1961      	adds	r1, r4, r5
 80153b4:	428b      	cmp	r3, r1
 80153b6:	bf04      	itt	eq
 80153b8:	6819      	ldreq	r1, [r3, #0]
 80153ba:	685b      	ldreq	r3, [r3, #4]
 80153bc:	6063      	str	r3, [r4, #4]
 80153be:	bf04      	itt	eq
 80153c0:	1949      	addeq	r1, r1, r5
 80153c2:	6021      	streq	r1, [r4, #0]
 80153c4:	6054      	str	r4, [r2, #4]
 80153c6:	e7c7      	b.n	8015358 <_free_r+0x28>
 80153c8:	b003      	add	sp, #12
 80153ca:	bd30      	pop	{r4, r5, pc}
 80153cc:	20004c00 	.word	0x20004c00

080153d0 <__sfputc_r>:
 80153d0:	6893      	ldr	r3, [r2, #8]
 80153d2:	3b01      	subs	r3, #1
 80153d4:	2b00      	cmp	r3, #0
 80153d6:	b410      	push	{r4}
 80153d8:	6093      	str	r3, [r2, #8]
 80153da:	da08      	bge.n	80153ee <__sfputc_r+0x1e>
 80153dc:	6994      	ldr	r4, [r2, #24]
 80153de:	42a3      	cmp	r3, r4
 80153e0:	db01      	blt.n	80153e6 <__sfputc_r+0x16>
 80153e2:	290a      	cmp	r1, #10
 80153e4:	d103      	bne.n	80153ee <__sfputc_r+0x1e>
 80153e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80153ea:	f7fe bb39 	b.w	8013a60 <__swbuf_r>
 80153ee:	6813      	ldr	r3, [r2, #0]
 80153f0:	1c58      	adds	r0, r3, #1
 80153f2:	6010      	str	r0, [r2, #0]
 80153f4:	7019      	strb	r1, [r3, #0]
 80153f6:	4608      	mov	r0, r1
 80153f8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80153fc:	4770      	bx	lr

080153fe <__sfputs_r>:
 80153fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015400:	4606      	mov	r6, r0
 8015402:	460f      	mov	r7, r1
 8015404:	4614      	mov	r4, r2
 8015406:	18d5      	adds	r5, r2, r3
 8015408:	42ac      	cmp	r4, r5
 801540a:	d101      	bne.n	8015410 <__sfputs_r+0x12>
 801540c:	2000      	movs	r0, #0
 801540e:	e007      	b.n	8015420 <__sfputs_r+0x22>
 8015410:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015414:	463a      	mov	r2, r7
 8015416:	4630      	mov	r0, r6
 8015418:	f7ff ffda 	bl	80153d0 <__sfputc_r>
 801541c:	1c43      	adds	r3, r0, #1
 801541e:	d1f3      	bne.n	8015408 <__sfputs_r+0xa>
 8015420:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08015424 <_vfiprintf_r>:
 8015424:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015428:	460d      	mov	r5, r1
 801542a:	b09d      	sub	sp, #116	; 0x74
 801542c:	4614      	mov	r4, r2
 801542e:	4698      	mov	r8, r3
 8015430:	4606      	mov	r6, r0
 8015432:	b118      	cbz	r0, 801543c <_vfiprintf_r+0x18>
 8015434:	6983      	ldr	r3, [r0, #24]
 8015436:	b90b      	cbnz	r3, 801543c <_vfiprintf_r+0x18>
 8015438:	f7fd fbde 	bl	8012bf8 <__sinit>
 801543c:	4b89      	ldr	r3, [pc, #548]	; (8015664 <_vfiprintf_r+0x240>)
 801543e:	429d      	cmp	r5, r3
 8015440:	d11b      	bne.n	801547a <_vfiprintf_r+0x56>
 8015442:	6875      	ldr	r5, [r6, #4]
 8015444:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8015446:	07d9      	lsls	r1, r3, #31
 8015448:	d405      	bmi.n	8015456 <_vfiprintf_r+0x32>
 801544a:	89ab      	ldrh	r3, [r5, #12]
 801544c:	059a      	lsls	r2, r3, #22
 801544e:	d402      	bmi.n	8015456 <_vfiprintf_r+0x32>
 8015450:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8015452:	f7fd fc94 	bl	8012d7e <__retarget_lock_acquire_recursive>
 8015456:	89ab      	ldrh	r3, [r5, #12]
 8015458:	071b      	lsls	r3, r3, #28
 801545a:	d501      	bpl.n	8015460 <_vfiprintf_r+0x3c>
 801545c:	692b      	ldr	r3, [r5, #16]
 801545e:	b9eb      	cbnz	r3, 801549c <_vfiprintf_r+0x78>
 8015460:	4629      	mov	r1, r5
 8015462:	4630      	mov	r0, r6
 8015464:	f7fe fb60 	bl	8013b28 <__swsetup_r>
 8015468:	b1c0      	cbz	r0, 801549c <_vfiprintf_r+0x78>
 801546a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801546c:	07dc      	lsls	r4, r3, #31
 801546e:	d50e      	bpl.n	801548e <_vfiprintf_r+0x6a>
 8015470:	f04f 30ff 	mov.w	r0, #4294967295
 8015474:	b01d      	add	sp, #116	; 0x74
 8015476:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801547a:	4b7b      	ldr	r3, [pc, #492]	; (8015668 <_vfiprintf_r+0x244>)
 801547c:	429d      	cmp	r5, r3
 801547e:	d101      	bne.n	8015484 <_vfiprintf_r+0x60>
 8015480:	68b5      	ldr	r5, [r6, #8]
 8015482:	e7df      	b.n	8015444 <_vfiprintf_r+0x20>
 8015484:	4b79      	ldr	r3, [pc, #484]	; (801566c <_vfiprintf_r+0x248>)
 8015486:	429d      	cmp	r5, r3
 8015488:	bf08      	it	eq
 801548a:	68f5      	ldreq	r5, [r6, #12]
 801548c:	e7da      	b.n	8015444 <_vfiprintf_r+0x20>
 801548e:	89ab      	ldrh	r3, [r5, #12]
 8015490:	0598      	lsls	r0, r3, #22
 8015492:	d4ed      	bmi.n	8015470 <_vfiprintf_r+0x4c>
 8015494:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8015496:	f7fd fc73 	bl	8012d80 <__retarget_lock_release_recursive>
 801549a:	e7e9      	b.n	8015470 <_vfiprintf_r+0x4c>
 801549c:	2300      	movs	r3, #0
 801549e:	9309      	str	r3, [sp, #36]	; 0x24
 80154a0:	2320      	movs	r3, #32
 80154a2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80154a6:	f8cd 800c 	str.w	r8, [sp, #12]
 80154aa:	2330      	movs	r3, #48	; 0x30
 80154ac:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8015670 <_vfiprintf_r+0x24c>
 80154b0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80154b4:	f04f 0901 	mov.w	r9, #1
 80154b8:	4623      	mov	r3, r4
 80154ba:	469a      	mov	sl, r3
 80154bc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80154c0:	b10a      	cbz	r2, 80154c6 <_vfiprintf_r+0xa2>
 80154c2:	2a25      	cmp	r2, #37	; 0x25
 80154c4:	d1f9      	bne.n	80154ba <_vfiprintf_r+0x96>
 80154c6:	ebba 0b04 	subs.w	fp, sl, r4
 80154ca:	d00b      	beq.n	80154e4 <_vfiprintf_r+0xc0>
 80154cc:	465b      	mov	r3, fp
 80154ce:	4622      	mov	r2, r4
 80154d0:	4629      	mov	r1, r5
 80154d2:	4630      	mov	r0, r6
 80154d4:	f7ff ff93 	bl	80153fe <__sfputs_r>
 80154d8:	3001      	adds	r0, #1
 80154da:	f000 80aa 	beq.w	8015632 <_vfiprintf_r+0x20e>
 80154de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80154e0:	445a      	add	r2, fp
 80154e2:	9209      	str	r2, [sp, #36]	; 0x24
 80154e4:	f89a 3000 	ldrb.w	r3, [sl]
 80154e8:	2b00      	cmp	r3, #0
 80154ea:	f000 80a2 	beq.w	8015632 <_vfiprintf_r+0x20e>
 80154ee:	2300      	movs	r3, #0
 80154f0:	f04f 32ff 	mov.w	r2, #4294967295
 80154f4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80154f8:	f10a 0a01 	add.w	sl, sl, #1
 80154fc:	9304      	str	r3, [sp, #16]
 80154fe:	9307      	str	r3, [sp, #28]
 8015500:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8015504:	931a      	str	r3, [sp, #104]	; 0x68
 8015506:	4654      	mov	r4, sl
 8015508:	2205      	movs	r2, #5
 801550a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801550e:	4858      	ldr	r0, [pc, #352]	; (8015670 <_vfiprintf_r+0x24c>)
 8015510:	f7ea fe66 	bl	80001e0 <memchr>
 8015514:	9a04      	ldr	r2, [sp, #16]
 8015516:	b9d8      	cbnz	r0, 8015550 <_vfiprintf_r+0x12c>
 8015518:	06d1      	lsls	r1, r2, #27
 801551a:	bf44      	itt	mi
 801551c:	2320      	movmi	r3, #32
 801551e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8015522:	0713      	lsls	r3, r2, #28
 8015524:	bf44      	itt	mi
 8015526:	232b      	movmi	r3, #43	; 0x2b
 8015528:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801552c:	f89a 3000 	ldrb.w	r3, [sl]
 8015530:	2b2a      	cmp	r3, #42	; 0x2a
 8015532:	d015      	beq.n	8015560 <_vfiprintf_r+0x13c>
 8015534:	9a07      	ldr	r2, [sp, #28]
 8015536:	4654      	mov	r4, sl
 8015538:	2000      	movs	r0, #0
 801553a:	f04f 0c0a 	mov.w	ip, #10
 801553e:	4621      	mov	r1, r4
 8015540:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015544:	3b30      	subs	r3, #48	; 0x30
 8015546:	2b09      	cmp	r3, #9
 8015548:	d94e      	bls.n	80155e8 <_vfiprintf_r+0x1c4>
 801554a:	b1b0      	cbz	r0, 801557a <_vfiprintf_r+0x156>
 801554c:	9207      	str	r2, [sp, #28]
 801554e:	e014      	b.n	801557a <_vfiprintf_r+0x156>
 8015550:	eba0 0308 	sub.w	r3, r0, r8
 8015554:	fa09 f303 	lsl.w	r3, r9, r3
 8015558:	4313      	orrs	r3, r2
 801555a:	9304      	str	r3, [sp, #16]
 801555c:	46a2      	mov	sl, r4
 801555e:	e7d2      	b.n	8015506 <_vfiprintf_r+0xe2>
 8015560:	9b03      	ldr	r3, [sp, #12]
 8015562:	1d19      	adds	r1, r3, #4
 8015564:	681b      	ldr	r3, [r3, #0]
 8015566:	9103      	str	r1, [sp, #12]
 8015568:	2b00      	cmp	r3, #0
 801556a:	bfbb      	ittet	lt
 801556c:	425b      	neglt	r3, r3
 801556e:	f042 0202 	orrlt.w	r2, r2, #2
 8015572:	9307      	strge	r3, [sp, #28]
 8015574:	9307      	strlt	r3, [sp, #28]
 8015576:	bfb8      	it	lt
 8015578:	9204      	strlt	r2, [sp, #16]
 801557a:	7823      	ldrb	r3, [r4, #0]
 801557c:	2b2e      	cmp	r3, #46	; 0x2e
 801557e:	d10c      	bne.n	801559a <_vfiprintf_r+0x176>
 8015580:	7863      	ldrb	r3, [r4, #1]
 8015582:	2b2a      	cmp	r3, #42	; 0x2a
 8015584:	d135      	bne.n	80155f2 <_vfiprintf_r+0x1ce>
 8015586:	9b03      	ldr	r3, [sp, #12]
 8015588:	1d1a      	adds	r2, r3, #4
 801558a:	681b      	ldr	r3, [r3, #0]
 801558c:	9203      	str	r2, [sp, #12]
 801558e:	2b00      	cmp	r3, #0
 8015590:	bfb8      	it	lt
 8015592:	f04f 33ff 	movlt.w	r3, #4294967295
 8015596:	3402      	adds	r4, #2
 8015598:	9305      	str	r3, [sp, #20]
 801559a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8015680 <_vfiprintf_r+0x25c>
 801559e:	7821      	ldrb	r1, [r4, #0]
 80155a0:	2203      	movs	r2, #3
 80155a2:	4650      	mov	r0, sl
 80155a4:	f7ea fe1c 	bl	80001e0 <memchr>
 80155a8:	b140      	cbz	r0, 80155bc <_vfiprintf_r+0x198>
 80155aa:	2340      	movs	r3, #64	; 0x40
 80155ac:	eba0 000a 	sub.w	r0, r0, sl
 80155b0:	fa03 f000 	lsl.w	r0, r3, r0
 80155b4:	9b04      	ldr	r3, [sp, #16]
 80155b6:	4303      	orrs	r3, r0
 80155b8:	3401      	adds	r4, #1
 80155ba:	9304      	str	r3, [sp, #16]
 80155bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80155c0:	482c      	ldr	r0, [pc, #176]	; (8015674 <_vfiprintf_r+0x250>)
 80155c2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80155c6:	2206      	movs	r2, #6
 80155c8:	f7ea fe0a 	bl	80001e0 <memchr>
 80155cc:	2800      	cmp	r0, #0
 80155ce:	d03f      	beq.n	8015650 <_vfiprintf_r+0x22c>
 80155d0:	4b29      	ldr	r3, [pc, #164]	; (8015678 <_vfiprintf_r+0x254>)
 80155d2:	bb1b      	cbnz	r3, 801561c <_vfiprintf_r+0x1f8>
 80155d4:	9b03      	ldr	r3, [sp, #12]
 80155d6:	3307      	adds	r3, #7
 80155d8:	f023 0307 	bic.w	r3, r3, #7
 80155dc:	3308      	adds	r3, #8
 80155de:	9303      	str	r3, [sp, #12]
 80155e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80155e2:	443b      	add	r3, r7
 80155e4:	9309      	str	r3, [sp, #36]	; 0x24
 80155e6:	e767      	b.n	80154b8 <_vfiprintf_r+0x94>
 80155e8:	fb0c 3202 	mla	r2, ip, r2, r3
 80155ec:	460c      	mov	r4, r1
 80155ee:	2001      	movs	r0, #1
 80155f0:	e7a5      	b.n	801553e <_vfiprintf_r+0x11a>
 80155f2:	2300      	movs	r3, #0
 80155f4:	3401      	adds	r4, #1
 80155f6:	9305      	str	r3, [sp, #20]
 80155f8:	4619      	mov	r1, r3
 80155fa:	f04f 0c0a 	mov.w	ip, #10
 80155fe:	4620      	mov	r0, r4
 8015600:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015604:	3a30      	subs	r2, #48	; 0x30
 8015606:	2a09      	cmp	r2, #9
 8015608:	d903      	bls.n	8015612 <_vfiprintf_r+0x1ee>
 801560a:	2b00      	cmp	r3, #0
 801560c:	d0c5      	beq.n	801559a <_vfiprintf_r+0x176>
 801560e:	9105      	str	r1, [sp, #20]
 8015610:	e7c3      	b.n	801559a <_vfiprintf_r+0x176>
 8015612:	fb0c 2101 	mla	r1, ip, r1, r2
 8015616:	4604      	mov	r4, r0
 8015618:	2301      	movs	r3, #1
 801561a:	e7f0      	b.n	80155fe <_vfiprintf_r+0x1da>
 801561c:	ab03      	add	r3, sp, #12
 801561e:	9300      	str	r3, [sp, #0]
 8015620:	462a      	mov	r2, r5
 8015622:	4b16      	ldr	r3, [pc, #88]	; (801567c <_vfiprintf_r+0x258>)
 8015624:	a904      	add	r1, sp, #16
 8015626:	4630      	mov	r0, r6
 8015628:	f7fd fcbc 	bl	8012fa4 <_printf_float>
 801562c:	4607      	mov	r7, r0
 801562e:	1c78      	adds	r0, r7, #1
 8015630:	d1d6      	bne.n	80155e0 <_vfiprintf_r+0x1bc>
 8015632:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8015634:	07d9      	lsls	r1, r3, #31
 8015636:	d405      	bmi.n	8015644 <_vfiprintf_r+0x220>
 8015638:	89ab      	ldrh	r3, [r5, #12]
 801563a:	059a      	lsls	r2, r3, #22
 801563c:	d402      	bmi.n	8015644 <_vfiprintf_r+0x220>
 801563e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8015640:	f7fd fb9e 	bl	8012d80 <__retarget_lock_release_recursive>
 8015644:	89ab      	ldrh	r3, [r5, #12]
 8015646:	065b      	lsls	r3, r3, #25
 8015648:	f53f af12 	bmi.w	8015470 <_vfiprintf_r+0x4c>
 801564c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801564e:	e711      	b.n	8015474 <_vfiprintf_r+0x50>
 8015650:	ab03      	add	r3, sp, #12
 8015652:	9300      	str	r3, [sp, #0]
 8015654:	462a      	mov	r2, r5
 8015656:	4b09      	ldr	r3, [pc, #36]	; (801567c <_vfiprintf_r+0x258>)
 8015658:	a904      	add	r1, sp, #16
 801565a:	4630      	mov	r0, r6
 801565c:	f7fd ff46 	bl	80134ec <_printf_i>
 8015660:	e7e4      	b.n	801562c <_vfiprintf_r+0x208>
 8015662:	bf00      	nop
 8015664:	080164d8 	.word	0x080164d8
 8015668:	080164f8 	.word	0x080164f8
 801566c:	080164b8 	.word	0x080164b8
 8015670:	080167dc 	.word	0x080167dc
 8015674:	080167e6 	.word	0x080167e6
 8015678:	08012fa5 	.word	0x08012fa5
 801567c:	080153ff 	.word	0x080153ff
 8015680:	080167e2 	.word	0x080167e2

08015684 <_read_r>:
 8015684:	b538      	push	{r3, r4, r5, lr}
 8015686:	4d07      	ldr	r5, [pc, #28]	; (80156a4 <_read_r+0x20>)
 8015688:	4604      	mov	r4, r0
 801568a:	4608      	mov	r0, r1
 801568c:	4611      	mov	r1, r2
 801568e:	2200      	movs	r2, #0
 8015690:	602a      	str	r2, [r5, #0]
 8015692:	461a      	mov	r2, r3
 8015694:	f7ec feb8 	bl	8002408 <_read>
 8015698:	1c43      	adds	r3, r0, #1
 801569a:	d102      	bne.n	80156a2 <_read_r+0x1e>
 801569c:	682b      	ldr	r3, [r5, #0]
 801569e:	b103      	cbz	r3, 80156a2 <_read_r+0x1e>
 80156a0:	6023      	str	r3, [r4, #0]
 80156a2:	bd38      	pop	{r3, r4, r5, pc}
 80156a4:	20004f88 	.word	0x20004f88

080156a8 <abort>:
 80156a8:	b508      	push	{r3, lr}
 80156aa:	2006      	movs	r0, #6
 80156ac:	f000 f860 	bl	8015770 <raise>
 80156b0:	2001      	movs	r0, #1
 80156b2:	f7ec fe9f 	bl	80023f4 <_exit>
	...

080156b8 <_fstat_r>:
 80156b8:	b538      	push	{r3, r4, r5, lr}
 80156ba:	4d07      	ldr	r5, [pc, #28]	; (80156d8 <_fstat_r+0x20>)
 80156bc:	2300      	movs	r3, #0
 80156be:	4604      	mov	r4, r0
 80156c0:	4608      	mov	r0, r1
 80156c2:	4611      	mov	r1, r2
 80156c4:	602b      	str	r3, [r5, #0]
 80156c6:	f7ec fec8 	bl	800245a <_fstat>
 80156ca:	1c43      	adds	r3, r0, #1
 80156cc:	d102      	bne.n	80156d4 <_fstat_r+0x1c>
 80156ce:	682b      	ldr	r3, [r5, #0]
 80156d0:	b103      	cbz	r3, 80156d4 <_fstat_r+0x1c>
 80156d2:	6023      	str	r3, [r4, #0]
 80156d4:	bd38      	pop	{r3, r4, r5, pc}
 80156d6:	bf00      	nop
 80156d8:	20004f88 	.word	0x20004f88

080156dc <_isatty_r>:
 80156dc:	b538      	push	{r3, r4, r5, lr}
 80156de:	4d06      	ldr	r5, [pc, #24]	; (80156f8 <_isatty_r+0x1c>)
 80156e0:	2300      	movs	r3, #0
 80156e2:	4604      	mov	r4, r0
 80156e4:	4608      	mov	r0, r1
 80156e6:	602b      	str	r3, [r5, #0]
 80156e8:	f7ec fec7 	bl	800247a <_isatty>
 80156ec:	1c43      	adds	r3, r0, #1
 80156ee:	d102      	bne.n	80156f6 <_isatty_r+0x1a>
 80156f0:	682b      	ldr	r3, [r5, #0]
 80156f2:	b103      	cbz	r3, 80156f6 <_isatty_r+0x1a>
 80156f4:	6023      	str	r3, [r4, #0]
 80156f6:	bd38      	pop	{r3, r4, r5, pc}
 80156f8:	20004f88 	.word	0x20004f88

080156fc <__ascii_mbtowc>:
 80156fc:	b082      	sub	sp, #8
 80156fe:	b901      	cbnz	r1, 8015702 <__ascii_mbtowc+0x6>
 8015700:	a901      	add	r1, sp, #4
 8015702:	b142      	cbz	r2, 8015716 <__ascii_mbtowc+0x1a>
 8015704:	b14b      	cbz	r3, 801571a <__ascii_mbtowc+0x1e>
 8015706:	7813      	ldrb	r3, [r2, #0]
 8015708:	600b      	str	r3, [r1, #0]
 801570a:	7812      	ldrb	r2, [r2, #0]
 801570c:	1e10      	subs	r0, r2, #0
 801570e:	bf18      	it	ne
 8015710:	2001      	movne	r0, #1
 8015712:	b002      	add	sp, #8
 8015714:	4770      	bx	lr
 8015716:	4610      	mov	r0, r2
 8015718:	e7fb      	b.n	8015712 <__ascii_mbtowc+0x16>
 801571a:	f06f 0001 	mvn.w	r0, #1
 801571e:	e7f8      	b.n	8015712 <__ascii_mbtowc+0x16>

08015720 <_raise_r>:
 8015720:	291f      	cmp	r1, #31
 8015722:	b538      	push	{r3, r4, r5, lr}
 8015724:	4604      	mov	r4, r0
 8015726:	460d      	mov	r5, r1
 8015728:	d904      	bls.n	8015734 <_raise_r+0x14>
 801572a:	2316      	movs	r3, #22
 801572c:	6003      	str	r3, [r0, #0]
 801572e:	f04f 30ff 	mov.w	r0, #4294967295
 8015732:	bd38      	pop	{r3, r4, r5, pc}
 8015734:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8015736:	b112      	cbz	r2, 801573e <_raise_r+0x1e>
 8015738:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801573c:	b94b      	cbnz	r3, 8015752 <_raise_r+0x32>
 801573e:	4620      	mov	r0, r4
 8015740:	f000 f830 	bl	80157a4 <_getpid_r>
 8015744:	462a      	mov	r2, r5
 8015746:	4601      	mov	r1, r0
 8015748:	4620      	mov	r0, r4
 801574a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801574e:	f000 b817 	b.w	8015780 <_kill_r>
 8015752:	2b01      	cmp	r3, #1
 8015754:	d00a      	beq.n	801576c <_raise_r+0x4c>
 8015756:	1c59      	adds	r1, r3, #1
 8015758:	d103      	bne.n	8015762 <_raise_r+0x42>
 801575a:	2316      	movs	r3, #22
 801575c:	6003      	str	r3, [r0, #0]
 801575e:	2001      	movs	r0, #1
 8015760:	e7e7      	b.n	8015732 <_raise_r+0x12>
 8015762:	2400      	movs	r4, #0
 8015764:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8015768:	4628      	mov	r0, r5
 801576a:	4798      	blx	r3
 801576c:	2000      	movs	r0, #0
 801576e:	e7e0      	b.n	8015732 <_raise_r+0x12>

08015770 <raise>:
 8015770:	4b02      	ldr	r3, [pc, #8]	; (801577c <raise+0xc>)
 8015772:	4601      	mov	r1, r0
 8015774:	6818      	ldr	r0, [r3, #0]
 8015776:	f7ff bfd3 	b.w	8015720 <_raise_r>
 801577a:	bf00      	nop
 801577c:	20000510 	.word	0x20000510

08015780 <_kill_r>:
 8015780:	b538      	push	{r3, r4, r5, lr}
 8015782:	4d07      	ldr	r5, [pc, #28]	; (80157a0 <_kill_r+0x20>)
 8015784:	2300      	movs	r3, #0
 8015786:	4604      	mov	r4, r0
 8015788:	4608      	mov	r0, r1
 801578a:	4611      	mov	r1, r2
 801578c:	602b      	str	r3, [r5, #0]
 801578e:	f7ec fe21 	bl	80023d4 <_kill>
 8015792:	1c43      	adds	r3, r0, #1
 8015794:	d102      	bne.n	801579c <_kill_r+0x1c>
 8015796:	682b      	ldr	r3, [r5, #0]
 8015798:	b103      	cbz	r3, 801579c <_kill_r+0x1c>
 801579a:	6023      	str	r3, [r4, #0]
 801579c:	bd38      	pop	{r3, r4, r5, pc}
 801579e:	bf00      	nop
 80157a0:	20004f88 	.word	0x20004f88

080157a4 <_getpid_r>:
 80157a4:	f7ec be0e 	b.w	80023c4 <_getpid>

080157a8 <__ascii_wctomb>:
 80157a8:	b149      	cbz	r1, 80157be <__ascii_wctomb+0x16>
 80157aa:	2aff      	cmp	r2, #255	; 0xff
 80157ac:	bf85      	ittet	hi
 80157ae:	238a      	movhi	r3, #138	; 0x8a
 80157b0:	6003      	strhi	r3, [r0, #0]
 80157b2:	700a      	strbls	r2, [r1, #0]
 80157b4:	f04f 30ff 	movhi.w	r0, #4294967295
 80157b8:	bf98      	it	ls
 80157ba:	2001      	movls	r0, #1
 80157bc:	4770      	bx	lr
 80157be:	4608      	mov	r0, r1
 80157c0:	4770      	bx	lr
	...

080157c4 <trunc>:
 80157c4:	ec51 0b10 	vmov	r0, r1, d0
 80157c8:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80157cc:	f2a2 33ff 	subw	r3, r2, #1023	; 0x3ff
 80157d0:	2b13      	cmp	r3, #19
 80157d2:	b5d0      	push	{r4, r6, r7, lr}
 80157d4:	460c      	mov	r4, r1
 80157d6:	dc10      	bgt.n	80157fa <trunc+0x36>
 80157d8:	2b00      	cmp	r3, #0
 80157da:	bfa5      	ittet	ge
 80157dc:	4a11      	ldrge	r2, [pc, #68]	; (8015824 <trunc+0x60>)
 80157de:	fa42 f303 	asrge.w	r3, r2, r3
 80157e2:	2100      	movlt	r1, #0
 80157e4:	2100      	movge	r1, #0
 80157e6:	bfb9      	ittee	lt
 80157e8:	2000      	movlt	r0, #0
 80157ea:	f004 4100 	andlt.w	r1, r4, #2147483648	; 0x80000000
 80157ee:	2000      	movge	r0, #0
 80157f0:	ea24 0103 	bicge.w	r1, r4, r3
 80157f4:	ec41 0b10 	vmov	d0, r0, r1
 80157f8:	bdd0      	pop	{r4, r6, r7, pc}
 80157fa:	2b33      	cmp	r3, #51	; 0x33
 80157fc:	dd08      	ble.n	8015810 <trunc+0x4c>
 80157fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8015802:	d1f7      	bne.n	80157f4 <trunc+0x30>
 8015804:	ee10 2a10 	vmov	r2, s0
 8015808:	460b      	mov	r3, r1
 801580a:	f7ea fd3f 	bl	800028c <__adddf3>
 801580e:	e7f1      	b.n	80157f4 <trunc+0x30>
 8015810:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 8015814:	f04f 33ff 	mov.w	r3, #4294967295
 8015818:	fa23 f202 	lsr.w	r2, r3, r2
 801581c:	ea20 0602 	bic.w	r6, r0, r2
 8015820:	4630      	mov	r0, r6
 8015822:	e7e7      	b.n	80157f4 <trunc+0x30>
 8015824:	000fffff 	.word	0x000fffff

08015828 <_init>:
 8015828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801582a:	bf00      	nop
 801582c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801582e:	bc08      	pop	{r3}
 8015830:	469e      	mov	lr, r3
 8015832:	4770      	bx	lr

08015834 <_fini>:
 8015834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015836:	bf00      	nop
 8015838:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801583a:	bc08      	pop	{r3}
 801583c:	469e      	mov	lr, r3
 801583e:	4770      	bx	lr
