// Seed: 1750447858
module module_0 (
    input tri0 id_0
    , id_2
);
  initial begin : LABEL_0
    wait (id_0);
    if (1) begin : LABEL_1
      if (1) id_2 <= ~id_0;
    end
  end
endmodule
module module_1 #(
    parameter id_15 = 32'd80,
    parameter id_3  = 32'd86
) (
    input tri0 id_0,
    output wire id_1,
    output wor id_2,
    input supply0 _id_3,
    input supply0 id_4,
    output supply1 id_5,
    output tri1 id_6,
    input tri0 id_7,
    input wire id_8,
    input supply0 id_9,
    output tri1 id_10,
    input wand id_11,
    output supply1 id_12,
    input tri1 id_13,
    input wor id_14,
    input tri _id_15,
    input supply1 id_16,
    input wor id_17,
    output tri id_18
);
  wire [-1 : id_15] id_20;
  module_0 modCall_1 (id_4);
  assign modCall_1.id_2 = 0;
  wire id_21;
  logic [id_3 : 1] id_22;
  assign id_18 = id_21;
  logic id_23;
endmodule
