[14:10:57.221] <TB3>     INFO: *** Welcome to pxar ***
[14:10:57.221] <TB3>     INFO: *** Today: 2016/09/21
[14:10:57.228] <TB3>     INFO: *** Version: 47bc-dirty
[14:10:57.228] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C15.dat
[14:10:57.229] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:10:57.229] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//defaultMaskFile.dat
[14:10:57.229] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters_C15.dat
[14:10:57.307] <TB3>     INFO:         clk: 4
[14:10:57.307] <TB3>     INFO:         ctr: 4
[14:10:57.307] <TB3>     INFO:         sda: 19
[14:10:57.307] <TB3>     INFO:         tin: 9
[14:10:57.307] <TB3>     INFO:         level: 15
[14:10:57.307] <TB3>     INFO:         triggerdelay: 0
[14:10:57.307] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:10:57.307] <TB3>     INFO: Log level: DEBUG
[14:10:57.317] <TB3>     INFO: Found DTB DTB_WRE7QJ
[14:10:57.338] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[14:10:57.341] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[14:10:57.344] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[14:10:58.908] <TB3>     INFO: DUT info: 
[14:10:58.908] <TB3>     INFO: The DUT currently contains the following objects:
[14:10:58.908] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:10:58.908] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[14:10:58.908] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[14:10:58.908] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:10:58.908] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:58.908] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:58.908] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:58.908] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:58.908] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:58.908] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:58.909] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:58.909] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:58.909] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:58.909] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:58.909] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:58.909] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:58.909] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:58.909] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:58.909] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:58.909] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:58.909] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:10:58.909] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:10:58.909] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:10:58.909] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:10:58.909] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:10:58.909] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:10:58.909] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:58.909] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:10:58.909] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:10:58.909] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:10:58.909] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:10:58.909] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:10:58.909] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:10:58.909] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:10:58.909] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:10:58.909] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:10:58.909] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:10:58.909] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:10:58.909] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:10:58.909] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:10:58.909] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:10:58.909] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:10:58.909] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:10:58.909] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:10:58.909] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:10:58.909] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:10:58.909] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:10:58.909] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:10:58.909] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:10:58.909] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:10:58.909] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:10:58.909] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:58.910] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:10:58.911] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:10:58.912] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:10:58.912] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:10:58.912] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:10:58.912] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:10:58.912] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:10:58.912] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:10:58.912] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:10:58.912] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:10:58.912] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:10:58.912] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:10:58.912] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:10:58.922] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32956416
[14:10:58.922] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1d3a310
[14:10:58.922] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1cac770
[14:10:58.922] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fb8edd94010
[14:10:58.922] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fb8f3fff510
[14:10:58.922] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33021952 fPxarMemory = 0x7fb8edd94010
[14:10:58.923] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 386.7mA
[14:10:58.924] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 461.4mA
[14:10:58.925] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.5 C
[14:10:58.925] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:10:59.327] <TB3>     INFO: enter 'restricted' command line mode
[14:10:59.327] <TB3>     INFO: enter test to run
[14:10:59.327] <TB3>     INFO:   test: FPIXTest no parameter change
[14:10:59.327] <TB3>     INFO:   running: fpixtest
[14:10:59.327] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:10:59.331] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:10:59.331] <TB3>     INFO: ######################################################################
[14:10:59.331] <TB3>     INFO: PixTestFPIXTest::doTest()
[14:10:59.331] <TB3>     INFO: ######################################################################
[14:10:59.335] <TB3>     INFO: ######################################################################
[14:10:59.335] <TB3>     INFO: PixTestPretest::doTest()
[14:10:59.335] <TB3>     INFO: ######################################################################
[14:10:59.338] <TB3>     INFO:    ----------------------------------------------------------------------
[14:10:59.338] <TB3>     INFO:    PixTestPretest::programROC() 
[14:10:59.338] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:17.354] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:11:17.354] <TB3>     INFO: IA differences per ROC:  20.9 18.5 19.3 19.3 17.7 20.1 19.3 20.1 18.5 17.7 20.1 17.7 17.7 20.1 17.7 19.3
[14:11:17.424] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:17.424] <TB3>     INFO:    PixTestPretest::checkIdig() 
[14:11:17.424] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:18.677] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 2.4 mA
[14:11:19.179] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[14:11:19.680] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[14:11:20.182] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[14:11:20.684] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[14:11:21.186] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[14:11:21.687] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.6 mA
[14:11:22.189] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[14:11:22.691] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[14:11:23.192] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[14:11:23.694] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[14:11:24.196] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[14:11:24.697] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[14:11:25.199] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[14:11:25.701] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[14:11:26.203] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[14:11:26.456] <TB3>     INFO: Idig [mA/ROC]: 2.4 2.4 2.4 2.4 2.4 1.6 1.6 1.6 1.6 2.4 2.4 2.4 2.4 2.4 2.4 2.4 
[14:11:26.456] <TB3>     INFO: Test took 9035 ms.
[14:11:26.456] <TB3>     INFO: PixTestPretest::checkIdig() done.
[14:11:26.486] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:26.486] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:11:26.486] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:26.588] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 70.7812 mA
[14:11:26.690] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 26.4187 mA
[14:11:26.791] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  65 Ia 23.2188 mA
[14:11:26.891] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  70 Ia 24.8188 mA
[14:11:26.992] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  66 Ia 23.2188 mA
[14:11:27.093] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  71 Ia 24.8188 mA
[14:11:27.194] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  67 Ia 24.0187 mA
[14:11:27.295] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 24.8188 mA
[14:11:27.396] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  74 Ia 24.0187 mA
[14:11:27.498] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 25.6188 mA
[14:11:27.599] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  69 Ia 23.2188 mA
[14:11:27.699] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  74 Ia 24.0187 mA
[14:11:27.801] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 24.8188 mA
[14:11:27.902] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  74 Ia 24.0187 mA
[14:11:27.004] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.2188 mA
[14:11:28.104] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  83 Ia 24.0187 mA
[14:11:28.206] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 25.6188 mA
[14:11:28.306] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  69 Ia 24.0187 mA
[14:11:28.407] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 24.8188 mA
[14:11:28.508] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  74 Ia 24.0187 mA
[14:11:28.610] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 25.6188 mA
[14:11:28.710] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  69 Ia 24.0187 mA
[14:11:28.812] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 24.0187 mA
[14:11:28.914] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 24.0187 mA
[14:11:29.015] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 24.8188 mA
[14:11:29.116] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  74 Ia 24.0187 mA
[14:11:29.218] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 23.2188 mA
[14:11:29.318] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  83 Ia 24.8188 mA
[14:11:29.419] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  79 Ia 23.2188 mA
[14:11:29.520] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  84 Ia 24.8188 mA
[14:11:29.620] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  80 Ia 24.0187 mA
[14:11:29.721] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.2188 mA
[14:11:29.822] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  83 Ia 25.6188 mA
[14:11:29.923] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  74 Ia 22.4188 mA
[14:11:30.024] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  84 Ia 24.8188 mA
[14:11:30.125] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  80 Ia 24.0187 mA
[14:11:30.227] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 24.8188 mA
[14:11:30.328] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  74 Ia 24.0187 mA
[14:11:30.429] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.2188 mA
[14:11:30.530] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  83 Ia 24.8188 mA
[14:11:30.631] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  79 Ia 23.2188 mA
[14:11:30.731] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  84 Ia 24.8188 mA
[14:11:30.831] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  80 Ia 24.0187 mA
[14:11:30.933] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 24.8188 mA
[14:11:31.034] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  74 Ia 24.0187 mA
[14:11:31.059] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  67
[14:11:31.059] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  74
[14:11:31.059] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  74
[14:11:31.059] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  74
[14:11:31.059] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  83
[14:11:31.059] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  69
[14:11:31.059] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  74
[14:11:31.059] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  69
[14:11:31.059] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  78
[14:11:31.060] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  78
[14:11:31.060] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  74
[14:11:31.060] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  80
[14:11:31.060] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  80
[14:11:31.060] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  74
[14:11:31.060] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  80
[14:11:31.060] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  74
[14:11:32.886] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 380.2 mA = 23.7625 mA/ROC
[14:11:32.887] <TB3>     INFO: i(loss) [mA/ROC]:     18.4  19.3  19.3  19.3  19.3  19.3  19.3  18.4  19.3  18.4  19.3  19.3  20.1  19.3  19.3  18.4
[14:11:32.917] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:32.917] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[14:11:32.917] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:33.053] <TB3>     INFO: Expecting 231680 events.
[14:11:41.226] <TB3>     INFO: 231680 events read in total (7456ms).
[14:11:41.380] <TB3>     INFO: Test took 8460ms.
[14:11:41.581] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 91 and Delta(CalDel) = 60
[14:11:41.585] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 79 and Delta(CalDel) = 62
[14:11:41.589] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 94 and Delta(CalDel) = 61
[14:11:41.593] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 93 and Delta(CalDel) = 59
[14:11:41.596] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 95 and Delta(CalDel) = 61
[14:11:41.600] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 94 and Delta(CalDel) = 60
[14:11:41.604] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 93 and Delta(CalDel) = 64
[14:11:41.607] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 86 and Delta(CalDel) = 62
[14:11:41.611] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 94 and Delta(CalDel) = 61
[14:11:41.615] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 97 and Delta(CalDel) = 62
[14:11:41.618] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 94 and Delta(CalDel) = 62
[14:11:41.622] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 77 and Delta(CalDel) = 63
[14:11:41.625] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 88 and Delta(CalDel) = 56
[14:11:41.629] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 102 and Delta(CalDel) = 60
[14:11:41.632] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 88 and Delta(CalDel) = 60
[14:11:41.636] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 83 and Delta(CalDel) = 60
[14:11:41.679] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:11:41.715] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:41.715] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:11:41.715] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:41.851] <TB3>     INFO: Expecting 231680 events.
[14:11:50.082] <TB3>     INFO: 231680 events read in total (7516ms).
[14:11:50.087] <TB3>     INFO: Test took 8368ms.
[14:11:50.109] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 121 +/- 29.5
[14:11:50.425] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 31
[14:11:50.429] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 30.5
[14:11:50.432] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 29.5
[14:11:50.435] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 30.5
[14:11:50.439] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 121 +/- 28.5
[14:11:50.442] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 168 +/- 32.5
[14:11:50.446] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 31
[14:11:50.449] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 134 +/- 30
[14:11:50.453] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 30
[14:11:50.456] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 120 +/- 29.5
[14:11:50.460] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 30.5
[14:11:50.463] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 114 +/- 29
[14:11:50.467] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 29.5
[14:11:50.470] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 30
[14:11:50.473] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 121 +/- 29.5
[14:11:50.507] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:11:50.507] <TB3>     INFO: CalDel:      121   128   129   127   132   121   168   138   134   129   120   142   114   125   133   121
[14:11:50.507] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[14:11:50.511] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C0.dat
[14:11:50.511] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C1.dat
[14:11:50.511] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C2.dat
[14:11:50.512] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C3.dat
[14:11:50.512] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C4.dat
[14:11:50.512] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C5.dat
[14:11:50.512] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C6.dat
[14:11:50.512] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C7.dat
[14:11:50.513] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C8.dat
[14:11:50.513] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C9.dat
[14:11:50.513] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C10.dat
[14:11:50.513] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C11.dat
[14:11:50.513] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C12.dat
[14:11:50.513] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C13.dat
[14:11:50.514] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C14.dat
[14:11:50.514] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C15.dat
[14:11:50.514] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:11:50.514] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:11:50.514] <TB3>     INFO: PixTestPretest::doTest() done, duration: 51 seconds
[14:11:50.514] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:11:50.600] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:11:50.600] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:11:50.600] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:11:50.600] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:11:50.603] <TB3>     INFO: ######################################################################
[14:11:50.603] <TB3>     INFO: PixTestTiming::doTest()
[14:11:50.603] <TB3>     INFO: ######################################################################
[14:11:50.603] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:50.603] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[14:11:50.603] <TB3>     INFO:    ----------------------------------------------------------------------
[14:11:50.603] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:11:52.499] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:11:54.772] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:11:57.045] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:11:59.319] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:12:01.592] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:12:03.865] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:12:06.139] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:12:08.412] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:12:10.685] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:12:12.958] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:12:15.231] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:12:17.504] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:12:19.777] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:12:22.050] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:12:24.323] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:12:26.597] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:12:28.116] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:12:29.635] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:12:31.155] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:12:32.674] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:12:34.193] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:12:35.713] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:12:37.232] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:12:38.751] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:12:40.271] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:12:41.791] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:12:43.311] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:12:44.831] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:12:46.351] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:12:47.871] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:12:49.391] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:12:50.912] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:12:52.435] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:12:53.956] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:12:55.477] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:12:56.998] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:12:59.459] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:13:00.981] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:13:02.501] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:13:04.022] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:13:06.295] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:13:07.815] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:13:09.335] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:13:10.855] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:13:16.879] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:13:18.399] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:13:19.919] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:13:21.439] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:13:23.713] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:13:25.986] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:13:28.260] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:13:30.533] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:13:35.990] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:13:38.263] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:13:40.537] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:13:42.810] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:13:45.083] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:13:47.356] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:13:49.628] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:13:51.902] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:13:55.867] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:13:58.140] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:14:00.413] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:14:02.686] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:14:04.959] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:14:07.232] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:14:09.505] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:14:11.779] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:14:14.053] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:14:16.326] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:14:18.598] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:14:20.872] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:14:23.145] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:14:25.418] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:14:27.691] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:14:29.964] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:14:32.238] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:14:34.511] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:14:36.784] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:14:39.057] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:14:44.336] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:14:45.856] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:14:47.376] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:14:48.895] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:14:50.415] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:14:51.934] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:14:53.455] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:14:54.974] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:14:56.494] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:14:59.519] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:15:02.542] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:15:05.566] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:15:08.589] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:15:11.614] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:15:14.638] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:15:17.663] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:15:19.183] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:15:20.703] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:15:22.223] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:15:23.744] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:15:25.265] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:15:26.784] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:15:28.308] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:15:29.828] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:15:32.102] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:15:33.622] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:15:35.142] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:15:36.663] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:15:39.877] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:15:41.398] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:15:42.917] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:15:44.439] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:15:46.713] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:15:48.987] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:15:51.261] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:15:53.536] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:15:56.747] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:15:59.021] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:16:01.294] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:16:03.567] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:16:05.840] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:16:08.114] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:16:10.387] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:16:12.662] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:16:14.935] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:16:17.209] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:16:19.482] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:16:22.139] <TB3>     INFO: TBM Phase Settings: 224
[14:16:22.139] <TB3>     INFO: 400MHz Phase: 0
[14:16:22.140] <TB3>     INFO: 160MHz Phase: 7
[14:16:22.140] <TB3>     INFO: Functional Phase Area: 4
[14:16:22.142] <TB3>     INFO: Test took 271539 ms.
[14:16:22.142] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:16:22.143] <TB3>     INFO:    ----------------------------------------------------------------------
[14:16:22.143] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[14:16:22.143] <TB3>     INFO:    ----------------------------------------------------------------------
[14:16:22.143] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:16:24.788] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:16:29.692] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:16:33.280] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:16:37.055] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:16:40.831] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:16:44.607] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:16:48.383] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:16:51.030] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:16:54.054] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:16:59.147] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:17:02.168] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:17:05.099] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:17:08.415] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:17:10.687] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:17:12.771] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:17:27.415] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:17:30.438] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:17:35.341] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:17:37.615] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:17:39.888] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:17:42.161] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:17:44.434] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:17:46.708] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:17:51.235] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:17:54.259] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:17:59.163] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:18:01.436] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:18:03.709] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:18:05.983] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:18:08.256] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:18:10.530] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:18:15.059] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:18:18.082] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:18:22.986] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:18:25.260] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:18:27.532] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:18:29.806] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:18:32.080] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:18:34.353] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:18:38.881] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:18:41.905] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:18:46.810] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:18:49.083] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:18:51.357] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:18:53.629] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:18:55.903] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:18:58.176] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:19:02.704] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:19:05.727] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:19:10.631] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:19:12.904] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:19:15.177] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:19:17.451] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:19:19.726] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:19:21.998] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:19:26.526] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:19:29.549] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:19:34.452] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:19:35.972] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:19:37.492] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:19:39.011] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:19:40.531] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:19:42.051] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:19:46.960] <TB3>     INFO: ROC Delay Settings: 228
[14:19:46.960] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[14:19:46.960] <TB3>     INFO: ROC Port 0 Delay: 4
[14:19:46.961] <TB3>     INFO: ROC Port 1 Delay: 4
[14:19:46.961] <TB3>     INFO: Functional ROC Area: 5
[14:19:46.963] <TB3>     INFO: Test took 204821 ms.
[14:19:46.963] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[14:19:46.964] <TB3>     INFO:    ----------------------------------------------------------------------
[14:19:46.964] <TB3>     INFO:    PixTestTiming::TimingTest()
[14:19:46.964] <TB3>     INFO:    ----------------------------------------------------------------------
[14:19:48.102] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4c08 4c09 4c08 4c09 4c08 4c08 4c08 4c08 e062 c000 a101 8000 4c08 4c08 4c08 4c08 4c08 4c08 4c08 4c08 e062 c000 
[14:19:48.102] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4c09 4c09 4c09 4c09 4c08 4c09 4c08 4c09 e022 c000 a102 8040 4c08 4c09 4c08 4c08 4c08 4c08 4c08 4c08 e022 c000 
[14:19:48.102] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4c09 4c08 4c09 4c08 4c08 4c09 4c09 4c09 e022 c000 a103 80b1 4c08 4c09 4c08 4c08 4c08 4c08 4c08 4c08 e022 c000 
[14:19:48.103] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:20:02.225] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:02.225] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:20:16.375] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:16.375] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:20:30.447] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:30.447] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:20:44.422] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:44.422] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:20:58.426] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:58.426] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:21:12.436] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:12.436] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:21:26.490] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:26.490] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:21:40.423] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:40.423] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:21:54.419] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:54.419] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:22:08.451] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:08.833] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:08.846] <TB3>     INFO: Decoding statistics:
[14:22:08.846] <TB3>     INFO:   General information:
[14:22:08.846] <TB3>     INFO: 	 16bit words read:         240000000
[14:22:08.846] <TB3>     INFO: 	 valid events total:       20000000
[14:22:08.846] <TB3>     INFO: 	 empty events:             20000000
[14:22:08.846] <TB3>     INFO: 	 valid events with pixels: 0
[14:22:08.846] <TB3>     INFO: 	 valid pixel hits:         0
[14:22:08.846] <TB3>     INFO:   Event errors: 	           0
[14:22:08.846] <TB3>     INFO: 	 start marker:             0
[14:22:08.846] <TB3>     INFO: 	 stop marker:              0
[14:22:08.846] <TB3>     INFO: 	 overflow:                 0
[14:22:08.846] <TB3>     INFO: 	 invalid 5bit words:       0
[14:22:08.846] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[14:22:08.846] <TB3>     INFO:   TBM errors: 		           0
[14:22:08.846] <TB3>     INFO: 	 flawed TBM headers:       0
[14:22:08.846] <TB3>     INFO: 	 flawed TBM trailers:      0
[14:22:08.846] <TB3>     INFO: 	 event ID mismatches:      0
[14:22:08.846] <TB3>     INFO:   ROC errors: 		           0
[14:22:08.846] <TB3>     INFO: 	 missing ROC header(s):    0
[14:22:08.846] <TB3>     INFO: 	 misplaced readback start: 0
[14:22:08.846] <TB3>     INFO:   Pixel decoding errors:	   0
[14:22:08.846] <TB3>     INFO: 	 pixel data incomplete:    0
[14:22:08.846] <TB3>     INFO: 	 pixel address:            0
[14:22:08.846] <TB3>     INFO: 	 pulse height fill bit:    0
[14:22:08.846] <TB3>     INFO: 	 buffer corruption:        0
[14:22:08.846] <TB3>     INFO:    ----------------------------------------------------------------------
[14:22:08.846] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:22:08.846] <TB3>     INFO:    ----------------------------------------------------------------------
[14:22:08.846] <TB3>     INFO:    ----------------------------------------------------------------------
[14:22:08.846] <TB3>     INFO:    Read back bit status: 1
[14:22:08.846] <TB3>     INFO:    ----------------------------------------------------------------------
[14:22:08.846] <TB3>     INFO:    ----------------------------------------------------------------------
[14:22:08.846] <TB3>     INFO:    Timings are good!
[14:22:08.846] <TB3>     INFO:    ----------------------------------------------------------------------
[14:22:08.846] <TB3>     INFO: Test took 141883 ms.
[14:22:08.846] <TB3>     INFO: PixTestTiming::TimingTest() done.
[14:22:08.847] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:22:08.847] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:22:08.847] <TB3>     INFO: PixTestTiming::doTest took 618247 ms.
[14:22:08.847] <TB3>     INFO: PixTestTiming::doTest() done
[14:22:08.847] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:22:08.847] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[14:22:08.847] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[14:22:08.847] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[14:22:08.847] <TB3>     INFO: Write out ROCDelayScan3_V0
[14:22:08.848] <TB3>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[14:22:08.848] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:22:09.201] <TB3>     INFO: ######################################################################
[14:22:09.201] <TB3>     INFO: PixTestAlive::doTest()
[14:22:09.201] <TB3>     INFO: ######################################################################
[14:22:09.203] <TB3>     INFO:    ----------------------------------------------------------------------
[14:22:09.203] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:22:09.203] <TB3>     INFO:    ----------------------------------------------------------------------
[14:22:09.205] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:22:09.552] <TB3>     INFO: Expecting 41600 events.
[14:22:13.639] <TB3>     INFO: 41600 events read in total (3372ms).
[14:22:13.640] <TB3>     INFO: Test took 4435ms.
[14:22:13.648] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:13.648] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[14:22:13.648] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:22:14.023] <TB3>     INFO: PixTestAlive::aliveTest() done
[14:22:14.023] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    2    0    1
[14:22:14.023] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    2    0    1
[14:22:14.026] <TB3>     INFO:    ----------------------------------------------------------------------
[14:22:14.026] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:22:14.026] <TB3>     INFO:    ----------------------------------------------------------------------
[14:22:14.027] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:22:14.370] <TB3>     INFO: Expecting 41600 events.
[14:22:17.323] <TB3>     INFO: 41600 events read in total (2238ms).
[14:22:17.324] <TB3>     INFO: Test took 3297ms.
[14:22:17.324] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:17.324] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:22:17.324] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:22:17.324] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:22:17.731] <TB3>     INFO: PixTestAlive::maskTest() done
[14:22:17.731] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:22:17.735] <TB3>     INFO:    ----------------------------------------------------------------------
[14:22:17.735] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:22:17.735] <TB3>     INFO:    ----------------------------------------------------------------------
[14:22:17.736] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:22:18.089] <TB3>     INFO: Expecting 41600 events.
[14:22:22.153] <TB3>     INFO: 41600 events read in total (3349ms).
[14:22:22.154] <TB3>     INFO: Test took 4418ms.
[14:22:22.162] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:22.162] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[14:22:22.162] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:22:22.535] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[14:22:22.535] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:22:22.535] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:22:22.535] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[14:22:22.543] <TB3>     INFO: ######################################################################
[14:22:22.543] <TB3>     INFO: PixTestTrim::doTest()
[14:22:22.543] <TB3>     INFO: ######################################################################
[14:22:22.546] <TB3>     INFO:    ----------------------------------------------------------------------
[14:22:22.546] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:22:22.546] <TB3>     INFO:    ----------------------------------------------------------------------
[14:22:22.624] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:22:22.624] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:22:22.636] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:22:22.636] <TB3>     INFO:     run 1 of 1
[14:22:22.636] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:22:22.979] <TB3>     INFO: Expecting 5025280 events.
[14:23:08.203] <TB3>     INFO: 1429712 events read in total (44509ms).
[14:23:52.460] <TB3>     INFO: 2844208 events read in total (88766ms).
[14:24:36.510] <TB3>     INFO: 4270944 events read in total (132817ms).
[14:25:00.148] <TB3>     INFO: 5025280 events read in total (156454ms).
[14:25:00.185] <TB3>     INFO: Test took 157549ms.
[14:25:00.241] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:00.341] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:25:01.659] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:25:02.955] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:25:04.312] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:25:05.653] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:25:07.017] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:25:08.360] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:25:09.653] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:25:10.972] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:25:12.278] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:25:13.596] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:25:14.911] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:25:16.216] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:25:17.555] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:25:18.895] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:25:20.183] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:25:21.517] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 234733568
[14:25:21.520] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.8214 minThrLimit = 84.7877 minThrNLimit = 106.978 -> result = 84.8214 -> 84
[14:25:21.521] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.482 minThrLimit = 88.4543 minThrNLimit = 108.761 -> result = 88.482 -> 88
[14:25:21.521] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.9999 minThrLimit = 99.985 minThrNLimit = 120.351 -> result = 99.9999 -> 99
[14:25:21.521] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.2438 minThrLimit = 96.2182 minThrNLimit = 117.794 -> result = 96.2438 -> 96
[14:25:21.522] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.3848 minThrLimit = 98.3165 minThrNLimit = 118.421 -> result = 98.3848 -> 98
[14:25:21.522] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.5648 minThrLimit = 89.5567 minThrNLimit = 114.77 -> result = 89.5648 -> 89
[14:25:21.523] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.6778 minThrLimit = 88.6557 minThrNLimit = 107.872 -> result = 88.6778 -> 88
[14:25:21.523] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.7842 minThrLimit = 93.7812 minThrNLimit = 113.183 -> result = 93.7842 -> 93
[14:25:21.523] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.9171 minThrLimit = 91.9091 minThrNLimit = 110.48 -> result = 91.9171 -> 91
[14:25:21.524] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.9673 minThrLimit = 88.9642 minThrNLimit = 109.857 -> result = 88.9673 -> 88
[14:25:21.524] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.8896 minThrLimit = 89.8761 minThrNLimit = 110.56 -> result = 89.8896 -> 89
[14:25:21.525] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.7501 minThrLimit = 86.7491 minThrNLimit = 106.873 -> result = 86.7501 -> 86
[14:25:21.525] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.4242 minThrLimit = 96.4069 minThrNLimit = 115.709 -> result = 96.4242 -> 96
[14:25:21.526] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.0772 minThrLimit = 93.0327 minThrNLimit = 112.771 -> result = 93.0772 -> 93
[14:25:21.526] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.2759 minThrLimit = 86.1725 minThrNLimit = 105.223 -> result = 86.2759 -> 86
[14:25:21.526] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.0458 minThrLimit = 94.0426 minThrNLimit = 113.62 -> result = 94.0458 -> 94
[14:25:21.526] <TB3>     INFO: ROC 0 VthrComp = 84
[14:25:21.527] <TB3>     INFO: ROC 1 VthrComp = 88
[14:25:21.527] <TB3>     INFO: ROC 2 VthrComp = 99
[14:25:21.527] <TB3>     INFO: ROC 3 VthrComp = 96
[14:25:21.527] <TB3>     INFO: ROC 4 VthrComp = 98
[14:25:21.527] <TB3>     INFO: ROC 5 VthrComp = 89
[14:25:21.527] <TB3>     INFO: ROC 6 VthrComp = 88
[14:25:21.528] <TB3>     INFO: ROC 7 VthrComp = 93
[14:25:21.528] <TB3>     INFO: ROC 8 VthrComp = 91
[14:25:21.528] <TB3>     INFO: ROC 9 VthrComp = 88
[14:25:21.528] <TB3>     INFO: ROC 10 VthrComp = 89
[14:25:21.528] <TB3>     INFO: ROC 11 VthrComp = 86
[14:25:21.529] <TB3>     INFO: ROC 12 VthrComp = 96
[14:25:21.529] <TB3>     INFO: ROC 13 VthrComp = 93
[14:25:21.529] <TB3>     INFO: ROC 14 VthrComp = 86
[14:25:21.529] <TB3>     INFO: ROC 15 VthrComp = 94
[14:25:21.529] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:25:21.529] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:25:21.541] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:25:21.541] <TB3>     INFO:     run 1 of 1
[14:25:21.541] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:25:21.883] <TB3>     INFO: Expecting 5025280 events.
[14:25:56.263] <TB3>     INFO: 889488 events read in total (33665ms).
[14:26:31.271] <TB3>     INFO: 1776544 events read in total (68673ms).
[14:27:05.303] <TB3>     INFO: 2662904 events read in total (102705ms).
[14:27:40.160] <TB3>     INFO: 3540064 events read in total (137562ms).
[14:28:14.658] <TB3>     INFO: 4412608 events read in total (172060ms).
[14:28:39.230] <TB3>     INFO: 5025280 events read in total (196632ms).
[14:28:39.295] <TB3>     INFO: Test took 197754ms.
[14:28:39.457] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:39.829] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:28:41.383] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:28:42.955] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:28:44.552] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:28:46.124] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:28:47.729] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:28:49.280] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:28:50.866] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:28:52.455] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:28:54.054] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:28:55.633] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:28:57.234] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:28:58.827] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:29:00.421] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:29:01.998] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:29:03.571] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:29:05.155] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 367927296
[14:29:05.158] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 54.6767 for pixel 14/52 mean/min/max = 44.0572/33.2618/54.8526
[14:29:05.158] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 57.9759 for pixel 12/38 mean/min/max = 45.9829/33.9753/57.9906
[14:29:05.158] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 60.5787 for pixel 1/26 mean/min/max = 46.7291/32.5369/60.9213
[14:29:05.159] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.3546 for pixel 4/18 mean/min/max = 44.0628/32.6869/55.4388
[14:29:05.159] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 60.7164 for pixel 24/28 mean/min/max = 46.4483/31.8958/61.0008
[14:29:05.159] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.0548 for pixel 2/1 mean/min/max = 45.4361/33.6766/57.1955
[14:29:05.159] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 57.4611 for pixel 15/11 mean/min/max = 46.1357/34.6654/57.6061
[14:29:05.160] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 59.8501 for pixel 3/53 mean/min/max = 46.512/33.1342/59.8899
[14:29:05.160] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 61.0183 for pixel 16/1 mean/min/max = 47.1901/33.2811/61.0992
[14:29:05.160] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 59.4029 for pixel 3/76 mean/min/max = 46.9333/34.3966/59.4701
[14:29:05.161] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 57.8033 for pixel 51/79 mean/min/max = 46.0636/34.2169/57.9103
[14:29:05.161] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 60.114 for pixel 5/7 mean/min/max = 46.2252/32.2823/60.1681
[14:29:05.161] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 59.9924 for pixel 13/12 mean/min/max = 45.9739/31.888/60.0599
[14:29:05.162] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 58.3365 for pixel 20/55 mean/min/max = 45.9099/33.3096/58.5102
[14:29:05.162] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.609 for pixel 3/2 mean/min/max = 44.4229/32.2014/56.6445
[14:29:05.162] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.6157 for pixel 15/1 mean/min/max = 44.9139/32.8552/56.9725
[14:29:05.162] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:29:05.294] <TB3>     INFO: Expecting 411648 events.
[14:29:12.844] <TB3>     INFO: 411648 events read in total (6834ms).
[14:29:12.850] <TB3>     INFO: Expecting 411648 events.
[14:29:20.405] <TB3>     INFO: 411648 events read in total (6892ms).
[14:29:20.413] <TB3>     INFO: Expecting 411648 events.
[14:29:27.791] <TB3>     INFO: 411648 events read in total (6716ms).
[14:29:27.802] <TB3>     INFO: Expecting 411648 events.
[14:29:35.213] <TB3>     INFO: 411648 events read in total (6750ms).
[14:29:35.228] <TB3>     INFO: Expecting 411648 events.
[14:29:42.607] <TB3>     INFO: 411648 events read in total (6728ms).
[14:29:42.624] <TB3>     INFO: Expecting 411648 events.
[14:29:50.088] <TB3>     INFO: 411648 events read in total (6812ms).
[14:29:50.108] <TB3>     INFO: Expecting 411648 events.
[14:29:57.725] <TB3>     INFO: 411648 events read in total (6967ms).
[14:29:57.745] <TB3>     INFO: Expecting 411648 events.
[14:30:05.346] <TB3>     INFO: 411648 events read in total (6956ms).
[14:30:05.368] <TB3>     INFO: Expecting 411648 events.
[14:30:12.915] <TB3>     INFO: 411648 events read in total (6898ms).
[14:30:12.939] <TB3>     INFO: Expecting 411648 events.
[14:30:20.429] <TB3>     INFO: 411648 events read in total (6843ms).
[14:30:20.456] <TB3>     INFO: Expecting 411648 events.
[14:30:27.838] <TB3>     INFO: 411648 events read in total (6734ms).
[14:30:27.867] <TB3>     INFO: Expecting 411648 events.
[14:30:35.309] <TB3>     INFO: 411648 events read in total (6793ms).
[14:30:35.338] <TB3>     INFO: Expecting 411648 events.
[14:30:42.762] <TB3>     INFO: 411648 events read in total (6780ms).
[14:30:42.796] <TB3>     INFO: Expecting 411648 events.
[14:30:50.362] <TB3>     INFO: 411648 events read in total (6927ms).
[14:30:50.397] <TB3>     INFO: Expecting 411648 events.
[14:30:58.032] <TB3>     INFO: 411648 events read in total (7000ms).
[14:30:58.068] <TB3>     INFO: Expecting 411648 events.
[14:31:05.679] <TB3>     INFO: 411648 events read in total (6975ms).
[14:31:05.720] <TB3>     INFO: Test took 120558ms.
[14:31:06.204] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3393 < 35 for itrim+1 = 91; old thr = 34.817 ... break
[14:31:06.237] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.1783 < 35 for itrim+1 = 99; old thr = 34.7029 ... break
[14:31:06.266] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0434 < 35 for itrim = 106; old thr = 34.3979 ... break
[14:31:06.301] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1596 < 35 for itrim = 104; old thr = 34.6782 ... break
[14:31:06.330] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.358 < 35 for itrim = 104; old thr = 33.501 ... break
[14:31:06.364] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1064 < 35 for itrim = 92; old thr = 34.1674 ... break
[14:31:06.396] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0354 < 35 for itrim = 99; old thr = 34.3565 ... break
[14:31:06.425] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2871 < 35 for itrim = 97; old thr = 34.6487 ... break
[14:31:06.454] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.764 < 35 for itrim+1 = 109; old thr = 34.6321 ... break
[14:31:06.485] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6357 < 35 for itrim+1 = 96; old thr = 34.7832 ... break
[14:31:06.515] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 37.0312 < 35 for itrim+1 = 86; old thr = 33.2641 ... break
[14:31:06.548] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4429 < 35 for itrim = 105; old thr = 33.344 ... break
[14:31:06.575] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0946 < 35 for itrim = 99; old thr = 34.1825 ... break
[14:31:06.610] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4798 < 35 for itrim+1 = 103; old thr = 34.8529 ... break
[14:31:06.643] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0535 < 35 for itrim = 94; old thr = 34.1632 ... break
[14:31:06.675] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5177 < 35 for itrim+1 = 93; old thr = 34.5557 ... break
[14:31:06.751] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:31:06.761] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:31:06.761] <TB3>     INFO:     run 1 of 1
[14:31:06.761] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:31:07.105] <TB3>     INFO: Expecting 5025280 events.
[14:31:42.627] <TB3>     INFO: 871464 events read in total (34807ms).
[14:32:17.314] <TB3>     INFO: 1741144 events read in total (69495ms).
[14:32:52.010] <TB3>     INFO: 2610288 events read in total (104190ms).
[14:33:26.510] <TB3>     INFO: 3469272 events read in total (138690ms).
[14:34:01.028] <TB3>     INFO: 4323688 events read in total (173208ms).
[14:34:29.594] <TB3>     INFO: 5025280 events read in total (201774ms).
[14:34:29.670] <TB3>     INFO: Test took 202909ms.
[14:34:29.860] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:30.222] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:34:31.731] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:34:33.266] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:34:34.845] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:34:36.399] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:34:37.961] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:34:39.480] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:34:41.041] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:34:42.592] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:34:44.157] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:34:45.723] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:34:47.360] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:34:48.965] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:34:50.577] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:34:52.187] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:34:53.775] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:34:55.394] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 366964736
[14:34:55.396] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 12.032916 .. 255.000000
[14:34:55.469] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 255 (-1/-1) hits flags = 528 (plus default)
[14:34:55.479] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:34:55.479] <TB3>     INFO:     run 1 of 1
[14:34:55.480] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:34:55.822] <TB3>     INFO: Expecting 8453120 events.
[14:35:31.965] <TB3>     INFO: 823496 events read in total (35428ms).
[14:36:06.312] <TB3>     INFO: 1647688 events read in total (69775ms).
[14:36:40.392] <TB3>     INFO: 2471480 events read in total (103855ms).
[14:37:14.673] <TB3>     INFO: 3295568 events read in total (138136ms).
[14:37:49.738] <TB3>     INFO: 4119960 events read in total (173201ms).
[14:38:23.547] <TB3>     INFO: 4943568 events read in total (207011ms).
[14:38:57.029] <TB3>     INFO: 5766344 events read in total (240492ms).
[14:39:31.276] <TB3>     INFO: 6588072 events read in total (274739ms).
[14:40:05.129] <TB3>     INFO: 7409152 events read in total (308592ms).
[14:40:38.248] <TB3>     INFO: 8229912 events read in total (341711ms).
[14:40:47.815] <TB3>     INFO: 8453120 events read in total (351278ms).
[14:40:47.932] <TB3>     INFO: Test took 352452ms.
[14:40:48.270] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:48.937] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:40:50.780] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:40:52.644] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:40:54.532] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:40:56.400] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:40:58.272] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:41:00.109] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:41:01.984] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:41:03.892] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:41:05.854] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:41:07.773] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:41:09.751] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:41:11.701] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:41:13.651] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:41:15.591] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:41:17.517] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:41:19.479] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 335888384
[14:41:19.559] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.419218 .. 45.045842
[14:41:19.635] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:41:19.645] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:41:19.645] <TB3>     INFO:     run 1 of 1
[14:41:19.646] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:41:19.994] <TB3>     INFO: Expecting 1597440 events.
[14:42:00.015] <TB3>     INFO: 1142528 events read in total (39306ms).
[14:42:15.822] <TB3>     INFO: 1597440 events read in total (55113ms).
[14:42:15.843] <TB3>     INFO: Test took 56198ms.
[14:42:15.882] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:42:15.958] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:42:16.928] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:42:17.897] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:42:18.859] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:42:19.820] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:42:20.777] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:42:21.745] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:42:22.706] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:42:23.667] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:42:24.626] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:42:25.594] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:42:26.552] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:42:27.512] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:42:28.472] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:42:29.432] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:42:30.394] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:42:31.362] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 335888384
[14:42:31.442] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 23.140688 .. 41.633423
[14:42:31.518] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 13 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:42:31.528] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:42:31.528] <TB3>     INFO:     run 1 of 1
[14:42:31.529] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:42:31.871] <TB3>     INFO: Expecting 1297920 events.
[14:43:14.536] <TB3>     INFO: 1148160 events read in total (41950ms).
[14:43:20.260] <TB3>     INFO: 1297920 events read in total (47674ms).
[14:43:20.271] <TB3>     INFO: Test took 48742ms.
[14:43:20.298] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:43:20.359] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:43:21.293] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:43:22.224] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:43:23.153] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:43:24.080] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:43:24.005] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:43:25.940] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:43:26.876] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:43:27.806] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:43:28.733] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:43:29.666] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:43:30.591] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:43:31.523] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:43:32.452] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:43:33.382] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:43:34.314] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:43:35.251] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 340500480
[14:43:35.334] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.307898 .. 40.944792
[14:43:35.410] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 50 (-1/-1) hits flags = 528 (plus default)
[14:43:35.420] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:43:35.420] <TB3>     INFO:     run 1 of 1
[14:43:35.420] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:43:35.763] <TB3>     INFO: Expecting 1198080 events.
[14:44:17.600] <TB3>     INFO: 1145608 events read in total (41122ms).
[14:44:19.850] <TB3>     INFO: 1198080 events read in total (43372ms).
[14:44:19.864] <TB3>     INFO: Test took 44445ms.
[14:44:19.894] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:44:19.954] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:44:20.883] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:44:21.810] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:44:22.731] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:44:23.654] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:44:24.573] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:44:25.502] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:44:26.421] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:44:27.345] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:44:28.265] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:44:29.186] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:44:30.104] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:44:31.025] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:44:31.949] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:44:32.873] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:44:33.795] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:44:34.717] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 344227840
[14:44:34.802] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:44:34.802] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:44:34.812] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:44:34.812] <TB3>     INFO:     run 1 of 1
[14:44:34.812] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:44:35.155] <TB3>     INFO: Expecting 1364480 events.
[14:45:14.773] <TB3>     INFO: 1075696 events read in total (38903ms).
[14:45:25.817] <TB3>     INFO: 1364480 events read in total (49948ms).
[14:45:25.831] <TB3>     INFO: Test took 51019ms.
[14:45:25.864] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:45:25.937] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:45:26.937] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:45:27.920] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:45:28.899] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:45:29.873] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:45:30.848] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:45:31.825] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:45:32.799] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:45:33.778] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:45:34.755] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:45:35.736] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:45:36.709] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:45:37.692] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:45:38.674] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:45:39.650] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:45:40.629] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:45:41.603] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 359673856
[14:45:41.640] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C0.dat
[14:45:41.640] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C1.dat
[14:45:41.640] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C2.dat
[14:45:41.640] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C3.dat
[14:45:41.640] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C4.dat
[14:45:41.640] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C5.dat
[14:45:41.640] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C6.dat
[14:45:41.640] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C7.dat
[14:45:41.641] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C8.dat
[14:45:41.641] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C9.dat
[14:45:41.641] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C10.dat
[14:45:41.641] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C11.dat
[14:45:41.641] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C12.dat
[14:45:41.641] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C13.dat
[14:45:41.641] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C14.dat
[14:45:41.641] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C15.dat
[14:45:41.641] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C0.dat
[14:45:41.648] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C1.dat
[14:45:41.656] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C2.dat
[14:45:41.663] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C3.dat
[14:45:41.670] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C4.dat
[14:45:41.676] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C5.dat
[14:45:41.683] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C6.dat
[14:45:41.690] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C7.dat
[14:45:41.697] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C8.dat
[14:45:41.704] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C9.dat
[14:45:41.711] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C10.dat
[14:45:41.718] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C11.dat
[14:45:41.725] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C12.dat
[14:45:41.732] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C13.dat
[14:45:41.739] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C14.dat
[14:45:41.746] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C15.dat
[14:45:41.753] <TB3>     INFO: PixTestTrim::trimTest() done
[14:45:41.753] <TB3>     INFO: vtrim:      91  99 106 104 104  92  99  97 109  96  86 105  99 103  94  93 
[14:45:41.753] <TB3>     INFO: vthrcomp:   84  88  99  96  98  89  88  93  91  88  89  86  96  93  86  94 
[14:45:41.753] <TB3>     INFO: vcal mean:  34.96  34.99  34.93  34.99  34.94  34.98  34.99  34.99  35.02  34.99  34.99  35.02  34.94  34.96  34.96  34.98 
[14:45:41.753] <TB3>     INFO: vcal RMS:    0.76   0.84   0.89   0.85   0.93   0.76   0.83   0.84   0.88   0.82   0.83   0.86   1.02   1.13   0.83   1.00 
[14:45:41.753] <TB3>     INFO: bits mean:   9.92   9.40   9.38  10.24   9.56   9.07   9.06   9.17   9.06   8.69   8.57   9.67   9.68   9.41  10.05   9.59 
[14:45:41.753] <TB3>     INFO: bits RMS:    2.46   2.46   2.63   2.39   2.68   2.67   2.53   2.66   2.63   2.58   2.79   2.61   2.61   2.62   2.59   2.64 
[14:45:41.763] <TB3>     INFO:    ----------------------------------------------------------------------
[14:45:41.763] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:45:41.763] <TB3>     INFO:    ----------------------------------------------------------------------
[14:45:41.767] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:45:41.767] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:45:41.778] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:45:41.778] <TB3>     INFO:     run 1 of 1
[14:45:41.778] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:45:42.121] <TB3>     INFO: Expecting 4160000 events.
[14:46:30.247] <TB3>     INFO: 1156825 events read in total (47411ms).
[14:47:16.645] <TB3>     INFO: 2301250 events read in total (93809ms).
[14:48:02.296] <TB3>     INFO: 3432285 events read in total (139460ms).
[14:48:31.537] <TB3>     INFO: 4160000 events read in total (168701ms).
[14:48:31.600] <TB3>     INFO: Test took 169822ms.
[14:48:31.743] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:48:32.039] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:48:33.952] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:48:35.876] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:48:37.770] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:48:39.667] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:48:41.567] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:48:43.433] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:48:45.317] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:48:47.227] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:48:49.140] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:48:51.037] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:48:52.974] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:48:54.877] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:48:56.788] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:48:58.783] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:49:00.767] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:49:02.709] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 315039744
[14:49:02.710] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:49:02.785] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:49:02.786] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 168 (-1/-1) hits flags = 528 (plus default)
[14:49:02.796] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:49:02.796] <TB3>     INFO:     run 1 of 1
[14:49:02.796] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:49:03.139] <TB3>     INFO: Expecting 3515200 events.
[14:49:51.317] <TB3>     INFO: 1210040 events read in total (47464ms).
[14:50:37.803] <TB3>     INFO: 2400540 events read in total (93950ms).
[14:51:21.387] <TB3>     INFO: 3515200 events read in total (137535ms).
[14:51:21.450] <TB3>     INFO: Test took 138655ms.
[14:51:21.549] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:51:21.741] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:51:23.475] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:51:25.194] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:51:26.885] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:51:28.578] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:51:30.278] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:51:32.019] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:51:33.755] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:51:35.475] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:51:37.175] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:51:38.903] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:51:40.625] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:51:42.353] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:51:44.034] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:51:45.709] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:51:47.457] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:51:49.150] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 315039744
[14:51:49.151] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:51:49.224] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:51:49.224] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 156 (-1/-1) hits flags = 528 (plus default)
[14:51:49.235] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:51:49.235] <TB3>     INFO:     run 1 of 1
[14:51:49.235] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:51:49.583] <TB3>     INFO: Expecting 3265600 events.
[14:52:39.600] <TB3>     INFO: 1266485 events read in total (49302ms).
[14:53:27.550] <TB3>     INFO: 2506325 events read in total (97252ms).
[14:53:57.645] <TB3>     INFO: 3265600 events read in total (127347ms).
[14:53:57.682] <TB3>     INFO: Test took 128450ms.
[14:53:57.765] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:57.931] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:53:59.767] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:54:01.463] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:54:03.118] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:54:04.801] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:54:06.469] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:54:08.203] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:54:09.921] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:54:11.598] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:54:13.273] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:54:14.959] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:54:16.656] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:54:18.356] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:54:20.009] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:54:21.658] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:54:23.363] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:54:25.027] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 360013824
[14:54:25.028] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:54:25.104] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:54:25.104] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 155 (-1/-1) hits flags = 528 (plus default)
[14:54:25.114] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:54:25.114] <TB3>     INFO:     run 1 of 1
[14:54:25.114] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:54:25.458] <TB3>     INFO: Expecting 3244800 events.
[14:55:14.784] <TB3>     INFO: 1271305 events read in total (48612ms).
[14:56:02.979] <TB3>     INFO: 2515365 events read in total (96807ms).
[14:56:31.485] <TB3>     INFO: 3244800 events read in total (125313ms).
[14:56:31.518] <TB3>     INFO: Test took 126404ms.
[14:56:31.594] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:56:31.746] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:56:33.478] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:56:35.188] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:56:36.909] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:56:38.587] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:56:40.243] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:56:41.964] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:56:43.680] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:56:45.359] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:56:47.031] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:56:48.734] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:56:50.423] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:56:52.120] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:56:53.772] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:56:55.427] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:56:57.136] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:56:58.795] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 360108032
[14:56:58.796] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:56:58.871] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:56:58.871] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 156 (-1/-1) hits flags = 528 (plus default)
[14:56:58.881] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:56:58.881] <TB3>     INFO:     run 1 of 1
[14:56:58.881] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:56:59.226] <TB3>     INFO: Expecting 3265600 events.
[14:57:49.055] <TB3>     INFO: 1265935 events read in total (49114ms).
[14:58:37.529] <TB3>     INFO: 2504510 events read in total (97588ms).
[14:59:07.401] <TB3>     INFO: 3265600 events read in total (127460ms).
[14:59:07.436] <TB3>     INFO: Test took 128555ms.
[14:59:07.513] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:59:07.662] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:59:09.312] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:59:10.947] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:59:12.543] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:59:14.151] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:59:15.751] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:59:17.407] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:59:19.061] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:59:20.671] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:59:22.277] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:59:23.907] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:59:25.545] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:59:27.195] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:59:28.803] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:59:30.411] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:59:32.074] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:59:33.683] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 361435136
[14:59:33.684] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.08099, thr difference RMS: 1.31488
[14:59:33.684] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.85198, thr difference RMS: 1.55105
[14:59:33.684] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 11.1848, thr difference RMS: 1.3489
[14:59:33.684] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.17722, thr difference RMS: 1.62549
[14:59:33.685] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 11.0686, thr difference RMS: 1.45837
[14:59:33.685] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.68187, thr difference RMS: 1.31746
[14:59:33.685] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.61034, thr difference RMS: 1.55355
[14:59:33.685] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 10.3226, thr difference RMS: 1.69055
[14:59:33.685] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.84943, thr difference RMS: 1.85365
[14:59:33.686] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.18109, thr difference RMS: 1.61033
[14:59:33.686] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.52464, thr difference RMS: 1.64954
[14:59:33.686] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.59131, thr difference RMS: 1.60038
[14:59:33.686] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 10.6055, thr difference RMS: 1.49147
[14:59:33.687] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.77253, thr difference RMS: 1.65422
[14:59:33.687] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.56276, thr difference RMS: 1.50731
[14:59:33.687] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.08871, thr difference RMS: 1.68459
[14:59:33.688] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.09652, thr difference RMS: 1.33096
[14:59:33.688] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.85029, thr difference RMS: 1.52842
[14:59:33.688] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 11.1268, thr difference RMS: 1.34353
[14:59:33.688] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.12301, thr difference RMS: 1.6305
[14:59:33.689] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 11.2515, thr difference RMS: 1.45463
[14:59:33.689] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.78511, thr difference RMS: 1.30823
[14:59:33.689] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.59965, thr difference RMS: 1.57581
[14:59:33.689] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 10.373, thr difference RMS: 1.68397
[14:59:33.690] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.82539, thr difference RMS: 1.85218
[14:59:33.690] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.31072, thr difference RMS: 1.62447
[14:59:33.690] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.7086, thr difference RMS: 1.65015
[14:59:33.690] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.56354, thr difference RMS: 1.56394
[14:59:33.691] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 10.6556, thr difference RMS: 1.49176
[14:59:33.691] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.69931, thr difference RMS: 1.65452
[14:59:33.691] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.53116, thr difference RMS: 1.5099
[14:59:33.691] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.19344, thr difference RMS: 1.71729
[14:59:33.692] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.25662, thr difference RMS: 1.31717
[14:59:33.692] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.92894, thr difference RMS: 1.5553
[14:59:33.692] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 11.0966, thr difference RMS: 1.32257
[14:59:33.692] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.10828, thr difference RMS: 1.61219
[14:59:33.693] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 11.3392, thr difference RMS: 1.46994
[14:59:33.693] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.0014, thr difference RMS: 1.29965
[14:59:33.693] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.68269, thr difference RMS: 1.5993
[14:59:33.693] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 10.4296, thr difference RMS: 1.65954
[14:59:33.694] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.842, thr difference RMS: 1.82625
[14:59:33.694] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.39489, thr difference RMS: 1.60711
[14:59:33.694] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.93143, thr difference RMS: 1.63773
[14:59:33.694] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.68601, thr difference RMS: 1.57465
[14:59:33.695] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.7277, thr difference RMS: 1.50627
[14:59:33.695] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.83544, thr difference RMS: 1.65956
[14:59:33.695] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.61119, thr difference RMS: 1.51172
[14:59:33.695] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.37532, thr difference RMS: 1.70325
[14:59:33.696] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.32139, thr difference RMS: 1.3017
[14:59:33.696] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.90173, thr difference RMS: 1.54426
[14:59:33.696] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 11.1589, thr difference RMS: 1.33753
[14:59:33.696] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.12373, thr difference RMS: 1.62412
[14:59:33.697] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 11.4539, thr difference RMS: 1.45538
[14:59:33.697] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 10.0799, thr difference RMS: 1.2756
[14:59:33.697] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.71605, thr difference RMS: 1.59162
[14:59:33.697] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 10.5081, thr difference RMS: 1.68438
[14:59:33.697] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.85469, thr difference RMS: 1.86478
[14:59:33.697] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.42076, thr difference RMS: 1.60997
[14:59:33.698] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.1805, thr difference RMS: 1.61996
[14:59:33.698] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.69477, thr difference RMS: 1.54147
[14:59:33.698] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.7775, thr difference RMS: 1.47709
[14:59:33.698] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.93123, thr difference RMS: 1.65493
[14:59:33.699] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.58562, thr difference RMS: 1.5
[14:59:33.699] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.43746, thr difference RMS: 1.70565
[14:59:33.808] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[14:59:33.811] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2231 seconds
[14:59:33.811] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:59:34.517] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:59:34.517] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:59:34.519] <TB3>     INFO: ######################################################################
[14:59:34.519] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[14:59:34.519] <TB3>     INFO: ######################################################################
[14:59:34.520] <TB3>     INFO:    ----------------------------------------------------------------------
[14:59:34.520] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:59:34.520] <TB3>     INFO:    ----------------------------------------------------------------------
[14:59:34.520] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:59:34.530] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:59:34.530] <TB3>     INFO:     run 1 of 1
[14:59:34.530] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:59:34.872] <TB3>     INFO: Expecting 59072000 events.
[15:00:03.799] <TB3>     INFO: 1073000 events read in total (28212ms).
[15:00:32.028] <TB3>     INFO: 2141800 events read in total (56441ms).
[15:01:00.329] <TB3>     INFO: 3211400 events read in total (84742ms).
[15:01:28.592] <TB3>     INFO: 4282600 events read in total (113005ms).
[15:01:56.862] <TB3>     INFO: 5351000 events read in total (141275ms).
[15:02:25.177] <TB3>     INFO: 6421000 events read in total (169590ms).
[15:02:53.411] <TB3>     INFO: 7493000 events read in total (197824ms).
[15:03:21.871] <TB3>     INFO: 8562000 events read in total (226284ms).
[15:03:50.196] <TB3>     INFO: 9634600 events read in total (254609ms).
[15:04:18.419] <TB3>     INFO: 10703400 events read in total (282832ms).
[15:04:46.667] <TB3>     INFO: 11771800 events read in total (311080ms).
[15:05:14.986] <TB3>     INFO: 12844400 events read in total (339399ms).
[15:05:43.252] <TB3>     INFO: 13912800 events read in total (367665ms).
[15:06:11.623] <TB3>     INFO: 14981200 events read in total (396036ms).
[15:06:39.827] <TB3>     INFO: 16053600 events read in total (424240ms).
[15:07:08.036] <TB3>     INFO: 17122400 events read in total (452449ms).
[15:07:36.362] <TB3>     INFO: 18190800 events read in total (480775ms).
[15:08:04.690] <TB3>     INFO: 19263000 events read in total (509103ms).
[15:08:32.918] <TB3>     INFO: 20331600 events read in total (537331ms).
[15:09:01.296] <TB3>     INFO: 21401600 events read in total (565709ms).
[15:09:29.569] <TB3>     INFO: 22472800 events read in total (593982ms).
[15:09:57.808] <TB3>     INFO: 23541600 events read in total (622221ms).
[15:10:25.988] <TB3>     INFO: 24612800 events read in total (650401ms).
[15:10:54.318] <TB3>     INFO: 25682800 events read in total (678731ms).
[15:11:22.690] <TB3>     INFO: 26751000 events read in total (707103ms).
[15:11:51.064] <TB3>     INFO: 27822000 events read in total (735477ms).
[15:12:19.465] <TB3>     INFO: 28892400 events read in total (763878ms).
[15:12:47.820] <TB3>     INFO: 29961200 events read in total (792233ms).
[15:13:16.072] <TB3>     INFO: 31032200 events read in total (820485ms).
[15:13:44.382] <TB3>     INFO: 32101800 events read in total (848795ms).
[15:14:12.728] <TB3>     INFO: 33170800 events read in total (877141ms).
[15:14:41.266] <TB3>     INFO: 34243200 events read in total (905679ms).
[15:15:09.650] <TB3>     INFO: 35311800 events read in total (934063ms).
[15:15:38.087] <TB3>     INFO: 36380200 events read in total (962500ms).
[15:16:06.550] <TB3>     INFO: 37452000 events read in total (990963ms).
[15:16:35.053] <TB3>     INFO: 38521000 events read in total (1019466ms).
[15:17:03.497] <TB3>     INFO: 39589400 events read in total (1047910ms).
[15:17:31.873] <TB3>     INFO: 40661200 events read in total (1076286ms).
[15:18:00.287] <TB3>     INFO: 41729800 events read in total (1104700ms).
[15:18:28.616] <TB3>     INFO: 42797600 events read in total (1133029ms).
[15:18:56.932] <TB3>     INFO: 43868800 events read in total (1161345ms).
[15:19:25.352] <TB3>     INFO: 44938800 events read in total (1189765ms).
[15:19:53.804] <TB3>     INFO: 46007400 events read in total (1218217ms).
[15:20:22.374] <TB3>     INFO: 47078000 events read in total (1246787ms).
[15:20:50.660] <TB3>     INFO: 48147000 events read in total (1275073ms).
[15:21:18.646] <TB3>     INFO: 49215200 events read in total (1303059ms).
[15:21:46.864] <TB3>     INFO: 50285200 events read in total (1331277ms).
[15:22:14.459] <TB3>     INFO: 51356000 events read in total (1358872ms).
[15:22:42.595] <TB3>     INFO: 52424000 events read in total (1387008ms).
[15:23:10.644] <TB3>     INFO: 53492200 events read in total (1415057ms).
[15:23:38.659] <TB3>     INFO: 54563400 events read in total (1443072ms).
[15:24:06.607] <TB3>     INFO: 55631400 events read in total (1471020ms).
[15:24:33.634] <TB3>     INFO: 56699600 events read in total (1498047ms).
[15:25:01.910] <TB3>     INFO: 57770800 events read in total (1526323ms).
[15:25:30.008] <TB3>     INFO: 58840400 events read in total (1554421ms).
[15:25:36.416] <TB3>     INFO: 59072000 events read in total (1560829ms).
[15:25:36.436] <TB3>     INFO: Test took 1561906ms.
[15:25:36.494] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:25:36.623] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:25:36.623] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:37.801] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:25:37.802] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:38.951] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:25:38.951] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:40.126] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:25:40.126] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:41.311] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:25:41.311] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:42.487] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:25:42.487] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:43.677] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:25:43.677] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:44.851] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:25:44.852] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:46.026] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:25:46.027] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:47.235] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:25:47.235] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:48.446] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:25:48.446] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:49.687] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:25:49.687] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:50.926] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:25:50.926] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:52.134] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:25:52.134] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:53.384] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:25:53.384] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:54.612] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:25:54.612] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:55.847] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 513282048
[15:25:55.875] <TB3>     INFO: PixTestScurves::scurves() done 
[15:25:55.875] <TB3>     INFO: Vcal mean:  35.04  35.09  35.11  35.07  35.12  35.09  35.13  35.15  35.21  35.03  35.00  35.11  35.09  35.09  35.08  35.06 
[15:25:55.875] <TB3>     INFO: Vcal RMS:    0.64   0.71   0.78   0.73   0.81   0.64   0.69   0.72   0.75   0.69   0.67   0.76   0.79   1.06   0.71   0.90 
[15:25:55.875] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:25:55.950] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:25:55.950] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:25:55.950] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:25:55.950] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:25:55.950] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:25:55.951] <TB3>     INFO: ######################################################################
[15:25:55.951] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:25:55.951] <TB3>     INFO: ######################################################################
[15:25:55.954] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:25:56.297] <TB3>     INFO: Expecting 41600 events.
[15:26:00.384] <TB3>     INFO: 41600 events read in total (3360ms).
[15:26:00.385] <TB3>     INFO: Test took 4431ms.
[15:26:00.393] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:26:00.393] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66556
[15:26:00.393] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:26:00.399] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [12, 39, 59] has eff 0/10
[15:26:00.399] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [12, 39, 59]
[15:26:00.399] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [13, 5, 79] has eff 0/10
[15:26:00.399] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [13, 5, 79]
[15:26:00.399] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [13, 6, 79] has eff 0/10
[15:26:00.400] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [13, 6, 79]
[15:26:00.400] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 20, 76] has eff 0/10
[15:26:00.400] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 20, 76]
[15:26:00.402] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 4
[15:26:00.402] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:26:00.402] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:26:00.402] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:26:00.739] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:26:01.090] <TB3>     INFO: Expecting 41600 events.
[15:26:05.200] <TB3>     INFO: 41600 events read in total (3395ms).
[15:26:05.201] <TB3>     INFO: Test took 4462ms.
[15:26:05.209] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:26:05.209] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66556
[15:26:05.209] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:26:05.214] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 194.382
[15:26:05.214] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 194
[15:26:05.214] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.219
[15:26:05.214] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 183
[15:26:05.214] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.306
[15:26:05.214] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[15:26:05.214] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.289
[15:26:05.214] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 168
[15:26:05.214] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.278
[15:26:05.215] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 188
[15:26:05.215] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.225
[15:26:05.215] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 184
[15:26:05.215] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.745
[15:26:05.215] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 185
[15:26:05.215] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.033
[15:26:05.215] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 169
[15:26:05.215] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.027
[15:26:05.215] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 175
[15:26:05.215] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.104
[15:26:05.215] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 178
[15:26:05.215] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.483
[15:26:05.215] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,11] phvalue 186
[15:26:05.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.07
[15:26:05.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 165
[15:26:05.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.176
[15:26:05.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 179
[15:26:05.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.772
[15:26:05.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 182
[15:26:05.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.13
[15:26:05.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 178
[15:26:05.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.924
[15:26:05.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 164
[15:26:05.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:26:05.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:26:05.216] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:26:05.297] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:26:05.643] <TB3>     INFO: Expecting 41600 events.
[15:26:09.765] <TB3>     INFO: 41600 events read in total (3407ms).
[15:26:09.766] <TB3>     INFO: Test took 4469ms.
[15:26:09.773] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:26:09.774] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66556
[15:26:09.774] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:26:09.777] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:26:09.778] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 53minph_roc = 3
[15:26:09.778] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 97.0945
[15:26:09.778] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 97
[15:26:09.779] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.5955
[15:26:09.779] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 84
[15:26:09.779] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.8598
[15:26:09.779] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,66] phvalue 83
[15:26:09.779] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.5683
[15:26:09.779] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,60] phvalue 60
[15:26:09.779] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.3086
[15:26:09.779] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 88
[15:26:09.779] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.1129
[15:26:09.779] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 79
[15:26:09.779] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.0308
[15:26:09.779] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 89
[15:26:09.780] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.2097
[15:26:09.780] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 66
[15:26:09.780] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.1044
[15:26:09.780] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,12] phvalue 67
[15:26:09.780] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.3806
[15:26:09.780] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 80
[15:26:09.780] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.3461
[15:26:09.780] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 83
[15:26:09.780] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.4129
[15:26:09.780] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 60
[15:26:09.780] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.7333
[15:26:09.780] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 76
[15:26:09.780] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.5931
[15:26:09.781] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 72
[15:26:09.781] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.1837
[15:26:09.781] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 76
[15:26:09.781] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.6259
[15:26:09.781] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 62
[15:26:09.782] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 0 0
[15:26:10.182] <TB3>     INFO: Expecting 2560 events.
[15:26:11.141] <TB3>     INFO: 2560 events read in total (244ms).
[15:26:11.141] <TB3>     INFO: Test took 1359ms.
[15:26:11.142] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:11.142] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 1 1
[15:26:11.649] <TB3>     INFO: Expecting 2560 events.
[15:26:12.608] <TB3>     INFO: 2560 events read in total (244ms).
[15:26:12.608] <TB3>     INFO: Test took 1466ms.
[15:26:12.608] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:12.608] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 66, 2 2
[15:26:13.116] <TB3>     INFO: Expecting 2560 events.
[15:26:14.074] <TB3>     INFO: 2560 events read in total (243ms).
[15:26:14.074] <TB3>     INFO: Test took 1466ms.
[15:26:14.074] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:14.074] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 60, 3 3
[15:26:14.582] <TB3>     INFO: Expecting 2560 events.
[15:26:15.540] <TB3>     INFO: 2560 events read in total (243ms).
[15:26:15.540] <TB3>     INFO: Test took 1466ms.
[15:26:15.540] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:15.540] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 4 4
[15:26:16.048] <TB3>     INFO: Expecting 2560 events.
[15:26:16.005] <TB3>     INFO: 2560 events read in total (242ms).
[15:26:17.006] <TB3>     INFO: Test took 1466ms.
[15:26:17.006] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:17.006] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 5 5
[15:26:17.513] <TB3>     INFO: Expecting 2560 events.
[15:26:18.472] <TB3>     INFO: 2560 events read in total (244ms).
[15:26:18.472] <TB3>     INFO: Test took 1466ms.
[15:26:18.472] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:18.472] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 6 6
[15:26:18.980] <TB3>     INFO: Expecting 2560 events.
[15:26:19.939] <TB3>     INFO: 2560 events read in total (244ms).
[15:26:19.940] <TB3>     INFO: Test took 1468ms.
[15:26:19.940] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:19.940] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 7 7
[15:26:20.449] <TB3>     INFO: Expecting 2560 events.
[15:26:21.408] <TB3>     INFO: 2560 events read in total (244ms).
[15:26:21.408] <TB3>     INFO: Test took 1468ms.
[15:26:21.408] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:21.409] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 12, 8 8
[15:26:21.916] <TB3>     INFO: Expecting 2560 events.
[15:26:22.873] <TB3>     INFO: 2560 events read in total (243ms).
[15:26:22.873] <TB3>     INFO: Test took 1464ms.
[15:26:22.873] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:22.873] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 9 9
[15:26:23.381] <TB3>     INFO: Expecting 2560 events.
[15:26:24.339] <TB3>     INFO: 2560 events read in total (244ms).
[15:26:24.339] <TB3>     INFO: Test took 1466ms.
[15:26:24.339] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:24.340] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 10 10
[15:26:24.847] <TB3>     INFO: Expecting 2560 events.
[15:26:25.805] <TB3>     INFO: 2560 events read in total (243ms).
[15:26:25.805] <TB3>     INFO: Test took 1465ms.
[15:26:25.806] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:25.806] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 11 11
[15:26:26.313] <TB3>     INFO: Expecting 2560 events.
[15:26:27.270] <TB3>     INFO: 2560 events read in total (242ms).
[15:26:27.271] <TB3>     INFO: Test took 1465ms.
[15:26:27.272] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:27.272] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 12 12
[15:26:27.778] <TB3>     INFO: Expecting 2560 events.
[15:26:28.736] <TB3>     INFO: 2560 events read in total (243ms).
[15:26:28.736] <TB3>     INFO: Test took 1464ms.
[15:26:28.737] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:28.737] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 13 13
[15:26:29.244] <TB3>     INFO: Expecting 2560 events.
[15:26:30.203] <TB3>     INFO: 2560 events read in total (244ms).
[15:26:30.204] <TB3>     INFO: Test took 1467ms.
[15:26:30.205] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:30.205] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 14 14
[15:26:30.711] <TB3>     INFO: Expecting 2560 events.
[15:26:31.668] <TB3>     INFO: 2560 events read in total (242ms).
[15:26:31.668] <TB3>     INFO: Test took 1463ms.
[15:26:31.668] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:31.668] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 15 15
[15:26:32.178] <TB3>     INFO: Expecting 2560 events.
[15:26:33.137] <TB3>     INFO: 2560 events read in total (244ms).
[15:26:33.137] <TB3>     INFO: Test took 1469ms.
[15:26:33.137] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:33.138] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[15:26:33.138] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[15:26:33.138] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[15:26:33.138] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC3
[15:26:33.138] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC4
[15:26:33.138] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[15:26:33.138] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[15:26:33.138] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[15:26:33.138] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[15:26:33.138] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC9
[15:26:33.138] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[15:26:33.138] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[15:26:33.138] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC12
[15:26:33.138] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[15:26:33.138] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[15:26:33.138] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 29 on ROC15
[15:26:33.140] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:33.647] <TB3>     INFO: Expecting 655360 events.
[15:26:45.337] <TB3>     INFO: 655360 events read in total (10975ms).
[15:26:45.348] <TB3>     INFO: Expecting 655360 events.
[15:26:56.973] <TB3>     INFO: 655360 events read in total (11069ms).
[15:26:56.988] <TB3>     INFO: Expecting 655360 events.
[15:27:08.583] <TB3>     INFO: 655360 events read in total (11038ms).
[15:27:08.603] <TB3>     INFO: Expecting 655360 events.
[15:27:20.207] <TB3>     INFO: 655360 events read in total (11051ms).
[15:27:20.230] <TB3>     INFO: Expecting 655360 events.
[15:27:31.774] <TB3>     INFO: 655360 events read in total (10994ms).
[15:27:31.803] <TB3>     INFO: Expecting 655360 events.
[15:27:43.374] <TB3>     INFO: 655360 events read in total (11034ms).
[15:27:43.407] <TB3>     INFO: Expecting 655360 events.
[15:27:54.968] <TB3>     INFO: 655360 events read in total (11027ms).
[15:27:54.005] <TB3>     INFO: Expecting 655360 events.
[15:28:06.569] <TB3>     INFO: 655360 events read in total (11030ms).
[15:28:06.609] <TB3>     INFO: Expecting 655360 events.
[15:28:18.202] <TB3>     INFO: 655360 events read in total (11062ms).
[15:28:18.247] <TB3>     INFO: Expecting 655360 events.
[15:28:29.828] <TB3>     INFO: 655360 events read in total (11054ms).
[15:28:29.878] <TB3>     INFO: Expecting 655360 events.
[15:28:41.479] <TB3>     INFO: 655360 events read in total (11074ms).
[15:28:41.535] <TB3>     INFO: Expecting 655360 events.
[15:28:53.166] <TB3>     INFO: 655360 events read in total (11104ms).
[15:28:53.224] <TB3>     INFO: Expecting 655360 events.
[15:29:04.831] <TB3>     INFO: 655360 events read in total (11081ms).
[15:29:04.895] <TB3>     INFO: Expecting 655360 events.
[15:29:16.576] <TB3>     INFO: 655360 events read in total (11154ms).
[15:29:16.642] <TB3>     INFO: Expecting 655360 events.
[15:29:28.323] <TB3>     INFO: 655360 events read in total (11154ms).
[15:29:28.395] <TB3>     INFO: Expecting 655360 events.
[15:29:40.040] <TB3>     INFO: 655360 events read in total (11119ms).
[15:29:40.125] <TB3>     INFO: Test took 186985ms.
[15:29:40.219] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:40.526] <TB3>     INFO: Expecting 655360 events.
[15:29:52.354] <TB3>     INFO: 655360 events read in total (11113ms).
[15:29:52.364] <TB3>     INFO: Expecting 655360 events.
[15:30:04.046] <TB3>     INFO: 655360 events read in total (11119ms).
[15:30:04.062] <TB3>     INFO: Expecting 655360 events.
[15:30:15.680] <TB3>     INFO: 655360 events read in total (11060ms).
[15:30:15.701] <TB3>     INFO: Expecting 655360 events.
[15:30:27.322] <TB3>     INFO: 655360 events read in total (11069ms).
[15:30:27.345] <TB3>     INFO: Expecting 655360 events.
[15:30:38.803] <TB3>     INFO: 655360 events read in total (10909ms).
[15:30:38.831] <TB3>     INFO: Expecting 655360 events.
[15:30:50.362] <TB3>     INFO: 655360 events read in total (10974ms).
[15:30:50.397] <TB3>     INFO: Expecting 655360 events.
[15:31:01.684] <TB3>     INFO: 655360 events read in total (10754ms).
[15:31:01.721] <TB3>     INFO: Expecting 655360 events.
[15:31:13.029] <TB3>     INFO: 655360 events read in total (10771ms).
[15:31:13.071] <TB3>     INFO: Expecting 655360 events.
[15:31:24.505] <TB3>     INFO: 655360 events read in total (10899ms).
[15:31:24.550] <TB3>     INFO: Expecting 655360 events.
[15:31:36.231] <TB3>     INFO: 655360 events read in total (11154ms).
[15:31:36.279] <TB3>     INFO: Expecting 655360 events.
[15:31:47.979] <TB3>     INFO: 655360 events read in total (11173ms).
[15:31:48.032] <TB3>     INFO: Expecting 655360 events.
[15:31:59.660] <TB3>     INFO: 655360 events read in total (11101ms).
[15:31:59.725] <TB3>     INFO: Expecting 655360 events.
[15:32:11.264] <TB3>     INFO: 655360 events read in total (11012ms).
[15:32:11.328] <TB3>     INFO: Expecting 655360 events.
[15:32:22.922] <TB3>     INFO: 655360 events read in total (11067ms).
[15:32:22.988] <TB3>     INFO: Expecting 655360 events.
[15:32:34.290] <TB3>     INFO: 655360 events read in total (10775ms).
[15:32:34.361] <TB3>     INFO: Expecting 655360 events.
[15:32:45.639] <TB3>     INFO: 655360 events read in total (10752ms).
[15:32:45.713] <TB3>     INFO: Test took 185495ms.
[15:32:45.884] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:45.884] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:32:45.884] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:45.885] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:32:45.885] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:45.885] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:32:45.885] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:45.885] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:32:45.885] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:45.886] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:32:45.886] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:45.886] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:32:45.886] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:45.887] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:32:45.887] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:45.887] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:32:45.887] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:45.887] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:32:45.887] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:45.888] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:32:45.888] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:45.888] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:32:45.888] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:45.889] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:32:45.889] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:45.889] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:32:45.889] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:45.889] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:32:45.889] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:45.890] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:32:45.890] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:45.890] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:32:45.890] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:45.897] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:45.904] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:45.911] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:45.918] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:45.926] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:45.933] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:32:45.940] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:45.947] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:45.954] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:45.961] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:45.968] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:45.975] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:45.982] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:45.989] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:45.995] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:32:45.002] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:32:46.009] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:32:46.016] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:32:46.023] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:32:46.030] <TB3>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:32:46.036] <TB3>     INFO: safety margin for low PH: adding 7, margin is now 27
[15:32:46.043] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:46.050] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:46.058] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:32:46.085] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C0.dat
[15:32:46.085] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C1.dat
[15:32:46.085] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C2.dat
[15:32:46.085] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C3.dat
[15:32:46.085] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C4.dat
[15:32:46.086] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C5.dat
[15:32:46.086] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C6.dat
[15:32:46.086] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C7.dat
[15:32:46.086] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C8.dat
[15:32:46.086] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C9.dat
[15:32:46.086] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C10.dat
[15:32:46.086] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C11.dat
[15:32:46.087] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C12.dat
[15:32:46.087] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C13.dat
[15:32:46.087] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C14.dat
[15:32:46.087] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C15.dat
[15:32:46.431] <TB3>     INFO: Expecting 41600 events.
[15:32:50.221] <TB3>     INFO: 41600 events read in total (3074ms).
[15:32:50.222] <TB3>     INFO: Test took 4133ms.
[15:32:50.868] <TB3>     INFO: Expecting 41600 events.
[15:32:54.636] <TB3>     INFO: 41600 events read in total (3053ms).
[15:32:54.637] <TB3>     INFO: Test took 4113ms.
[15:32:55.290] <TB3>     INFO: Expecting 41600 events.
[15:32:59.080] <TB3>     INFO: 41600 events read in total (3075ms).
[15:32:59.080] <TB3>     INFO: Test took 4140ms.
[15:32:59.383] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:59.514] <TB3>     INFO: Expecting 2560 events.
[15:33:00.471] <TB3>     INFO: 2560 events read in total (242ms).
[15:33:00.471] <TB3>     INFO: Test took 1089ms.
[15:33:00.473] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:00.980] <TB3>     INFO: Expecting 2560 events.
[15:33:01.938] <TB3>     INFO: 2560 events read in total (243ms).
[15:33:01.938] <TB3>     INFO: Test took 1465ms.
[15:33:01.941] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:02.446] <TB3>     INFO: Expecting 2560 events.
[15:33:03.404] <TB3>     INFO: 2560 events read in total (243ms).
[15:33:03.404] <TB3>     INFO: Test took 1464ms.
[15:33:03.406] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:03.912] <TB3>     INFO: Expecting 2560 events.
[15:33:04.870] <TB3>     INFO: 2560 events read in total (243ms).
[15:33:04.871] <TB3>     INFO: Test took 1465ms.
[15:33:04.872] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:05.379] <TB3>     INFO: Expecting 2560 events.
[15:33:06.338] <TB3>     INFO: 2560 events read in total (243ms).
[15:33:06.338] <TB3>     INFO: Test took 1466ms.
[15:33:06.340] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:06.847] <TB3>     INFO: Expecting 2560 events.
[15:33:07.807] <TB3>     INFO: 2560 events read in total (245ms).
[15:33:07.808] <TB3>     INFO: Test took 1468ms.
[15:33:07.809] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:08.315] <TB3>     INFO: Expecting 2560 events.
[15:33:09.274] <TB3>     INFO: 2560 events read in total (244ms).
[15:33:09.275] <TB3>     INFO: Test took 1466ms.
[15:33:09.277] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:09.783] <TB3>     INFO: Expecting 2560 events.
[15:33:10.742] <TB3>     INFO: 2560 events read in total (244ms).
[15:33:10.743] <TB3>     INFO: Test took 1466ms.
[15:33:10.745] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:11.251] <TB3>     INFO: Expecting 2560 events.
[15:33:12.210] <TB3>     INFO: 2560 events read in total (244ms).
[15:33:12.210] <TB3>     INFO: Test took 1467ms.
[15:33:12.213] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:12.719] <TB3>     INFO: Expecting 2560 events.
[15:33:13.679] <TB3>     INFO: 2560 events read in total (245ms).
[15:33:13.679] <TB3>     INFO: Test took 1466ms.
[15:33:13.682] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:14.188] <TB3>     INFO: Expecting 2560 events.
[15:33:15.147] <TB3>     INFO: 2560 events read in total (244ms).
[15:33:15.148] <TB3>     INFO: Test took 1466ms.
[15:33:15.150] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:15.658] <TB3>     INFO: Expecting 2560 events.
[15:33:16.617] <TB3>     INFO: 2560 events read in total (244ms).
[15:33:16.617] <TB3>     INFO: Test took 1467ms.
[15:33:16.619] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:17.126] <TB3>     INFO: Expecting 2560 events.
[15:33:18.085] <TB3>     INFO: 2560 events read in total (244ms).
[15:33:18.085] <TB3>     INFO: Test took 1466ms.
[15:33:18.087] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:18.594] <TB3>     INFO: Expecting 2560 events.
[15:33:19.553] <TB3>     INFO: 2560 events read in total (244ms).
[15:33:19.553] <TB3>     INFO: Test took 1466ms.
[15:33:19.555] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:20.066] <TB3>     INFO: Expecting 2560 events.
[15:33:21.022] <TB3>     INFO: 2560 events read in total (241ms).
[15:33:21.023] <TB3>     INFO: Test took 1468ms.
[15:33:21.025] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:21.531] <TB3>     INFO: Expecting 2560 events.
[15:33:22.488] <TB3>     INFO: 2560 events read in total (242ms).
[15:33:22.488] <TB3>     INFO: Test took 1463ms.
[15:33:22.490] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:22.996] <TB3>     INFO: Expecting 2560 events.
[15:33:23.955] <TB3>     INFO: 2560 events read in total (244ms).
[15:33:23.956] <TB3>     INFO: Test took 1466ms.
[15:33:23.959] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:24.464] <TB3>     INFO: Expecting 2560 events.
[15:33:25.421] <TB3>     INFO: 2560 events read in total (242ms).
[15:33:25.421] <TB3>     INFO: Test took 1462ms.
[15:33:25.423] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:25.930] <TB3>     INFO: Expecting 2560 events.
[15:33:26.888] <TB3>     INFO: 2560 events read in total (244ms).
[15:33:26.888] <TB3>     INFO: Test took 1465ms.
[15:33:26.890] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:27.397] <TB3>     INFO: Expecting 2560 events.
[15:33:28.353] <TB3>     INFO: 2560 events read in total (242ms).
[15:33:28.353] <TB3>     INFO: Test took 1464ms.
[15:33:28.355] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:28.862] <TB3>     INFO: Expecting 2560 events.
[15:33:29.824] <TB3>     INFO: 2560 events read in total (247ms).
[15:33:29.825] <TB3>     INFO: Test took 1470ms.
[15:33:29.827] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:30.333] <TB3>     INFO: Expecting 2560 events.
[15:33:31.289] <TB3>     INFO: 2560 events read in total (241ms).
[15:33:31.290] <TB3>     INFO: Test took 1463ms.
[15:33:31.292] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:31.798] <TB3>     INFO: Expecting 2560 events.
[15:33:32.755] <TB3>     INFO: 2560 events read in total (242ms).
[15:33:32.755] <TB3>     INFO: Test took 1463ms.
[15:33:32.757] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:33.263] <TB3>     INFO: Expecting 2560 events.
[15:33:34.221] <TB3>     INFO: 2560 events read in total (243ms).
[15:33:34.221] <TB3>     INFO: Test took 1465ms.
[15:33:34.223] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:34.730] <TB3>     INFO: Expecting 2560 events.
[15:33:35.686] <TB3>     INFO: 2560 events read in total (242ms).
[15:33:35.686] <TB3>     INFO: Test took 1463ms.
[15:33:35.689] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:36.195] <TB3>     INFO: Expecting 2560 events.
[15:33:37.152] <TB3>     INFO: 2560 events read in total (242ms).
[15:33:37.152] <TB3>     INFO: Test took 1463ms.
[15:33:37.155] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:37.660] <TB3>     INFO: Expecting 2560 events.
[15:33:38.618] <TB3>     INFO: 2560 events read in total (243ms).
[15:33:38.618] <TB3>     INFO: Test took 1463ms.
[15:33:38.619] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:39.126] <TB3>     INFO: Expecting 2560 events.
[15:33:40.084] <TB3>     INFO: 2560 events read in total (243ms).
[15:33:40.084] <TB3>     INFO: Test took 1465ms.
[15:33:40.087] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:40.593] <TB3>     INFO: Expecting 2560 events.
[15:33:41.549] <TB3>     INFO: 2560 events read in total (242ms).
[15:33:41.550] <TB3>     INFO: Test took 1463ms.
[15:33:41.552] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:42.058] <TB3>     INFO: Expecting 2560 events.
[15:33:43.016] <TB3>     INFO: 2560 events read in total (243ms).
[15:33:43.016] <TB3>     INFO: Test took 1464ms.
[15:33:43.018] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:43.524] <TB3>     INFO: Expecting 2560 events.
[15:33:44.481] <TB3>     INFO: 2560 events read in total (242ms).
[15:33:44.482] <TB3>     INFO: Test took 1464ms.
[15:33:44.484] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:44.991] <TB3>     INFO: Expecting 2560 events.
[15:33:45.947] <TB3>     INFO: 2560 events read in total (241ms).
[15:33:45.948] <TB3>     INFO: Test took 1465ms.
[15:33:46.952] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 471 seconds
[15:33:46.953] <TB3>     INFO: PH scale (per ROC):    80  69  62  75  70  80  70  65  70  68  75  70  66  80  76  68
[15:33:46.953] <TB3>     INFO: PH offset (per ROC):  155 170 175 189 166 171 166 187 184 175 171 190 177 176 175 189
[15:33:47.128] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:33:47.136] <TB3>     INFO: ######################################################################
[15:33:47.136] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:33:47.136] <TB3>     INFO: ######################################################################
[15:33:47.136] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:33:47.147] <TB3>     INFO: scanning low vcal = 10
[15:33:47.490] <TB3>     INFO: Expecting 41600 events.
[15:33:51.205] <TB3>     INFO: 41600 events read in total (3000ms).
[15:33:51.205] <TB3>     INFO: Test took 4058ms.
[15:33:51.207] <TB3>     INFO: scanning low vcal = 20
[15:33:51.713] <TB3>     INFO: Expecting 41600 events.
[15:33:55.442] <TB3>     INFO: 41600 events read in total (3014ms).
[15:33:55.442] <TB3>     INFO: Test took 4235ms.
[15:33:55.443] <TB3>     INFO: scanning low vcal = 30
[15:33:55.950] <TB3>     INFO: Expecting 41600 events.
[15:33:59.691] <TB3>     INFO: 41600 events read in total (3026ms).
[15:33:59.692] <TB3>     INFO: Test took 4249ms.
[15:33:59.694] <TB3>     INFO: scanning low vcal = 40
[15:34:00.193] <TB3>     INFO: Expecting 41600 events.
[15:34:04.471] <TB3>     INFO: 41600 events read in total (3563ms).
[15:34:04.472] <TB3>     INFO: Test took 4778ms.
[15:34:04.475] <TB3>     INFO: scanning low vcal = 50
[15:34:04.889] <TB3>     INFO: Expecting 41600 events.
[15:34:09.163] <TB3>     INFO: 41600 events read in total (3559ms).
[15:34:09.164] <TB3>     INFO: Test took 4689ms.
[15:34:09.167] <TB3>     INFO: scanning low vcal = 60
[15:34:09.584] <TB3>     INFO: Expecting 41600 events.
[15:34:13.858] <TB3>     INFO: 41600 events read in total (3559ms).
[15:34:13.859] <TB3>     INFO: Test took 4692ms.
[15:34:13.861] <TB3>     INFO: scanning low vcal = 70
[15:34:14.280] <TB3>     INFO: Expecting 41600 events.
[15:34:18.574] <TB3>     INFO: 41600 events read in total (3579ms).
[15:34:18.574] <TB3>     INFO: Test took 4712ms.
[15:34:18.577] <TB3>     INFO: scanning low vcal = 80
[15:34:18.993] <TB3>     INFO: Expecting 41600 events.
[15:34:23.258] <TB3>     INFO: 41600 events read in total (3551ms).
[15:34:23.259] <TB3>     INFO: Test took 4682ms.
[15:34:23.262] <TB3>     INFO: scanning low vcal = 90
[15:34:23.679] <TB3>     INFO: Expecting 41600 events.
[15:34:27.939] <TB3>     INFO: 41600 events read in total (3545ms).
[15:34:27.940] <TB3>     INFO: Test took 4678ms.
[15:34:27.944] <TB3>     INFO: scanning low vcal = 100
[15:34:28.363] <TB3>     INFO: Expecting 41600 events.
[15:34:32.755] <TB3>     INFO: 41600 events read in total (3677ms).
[15:34:32.756] <TB3>     INFO: Test took 4812ms.
[15:34:32.759] <TB3>     INFO: scanning low vcal = 110
[15:34:33.177] <TB3>     INFO: Expecting 41600 events.
[15:34:37.433] <TB3>     INFO: 41600 events read in total (3541ms).
[15:34:37.434] <TB3>     INFO: Test took 4675ms.
[15:34:37.436] <TB3>     INFO: scanning low vcal = 120
[15:34:37.852] <TB3>     INFO: Expecting 41600 events.
[15:34:42.065] <TB3>     INFO: 41600 events read in total (3498ms).
[15:34:42.066] <TB3>     INFO: Test took 4630ms.
[15:34:42.069] <TB3>     INFO: scanning low vcal = 130
[15:34:42.488] <TB3>     INFO: Expecting 41600 events.
[15:34:46.698] <TB3>     INFO: 41600 events read in total (3494ms).
[15:34:46.698] <TB3>     INFO: Test took 4629ms.
[15:34:46.701] <TB3>     INFO: scanning low vcal = 140
[15:34:47.122] <TB3>     INFO: Expecting 41600 events.
[15:34:51.336] <TB3>     INFO: 41600 events read in total (3500ms).
[15:34:51.336] <TB3>     INFO: Test took 4635ms.
[15:34:51.339] <TB3>     INFO: scanning low vcal = 150
[15:34:51.759] <TB3>     INFO: Expecting 41600 events.
[15:34:55.972] <TB3>     INFO: 41600 events read in total (3498ms).
[15:34:55.972] <TB3>     INFO: Test took 4633ms.
[15:34:55.975] <TB3>     INFO: scanning low vcal = 160
[15:34:56.395] <TB3>     INFO: Expecting 41600 events.
[15:35:00.602] <TB3>     INFO: 41600 events read in total (3492ms).
[15:35:00.603] <TB3>     INFO: Test took 4627ms.
[15:35:00.607] <TB3>     INFO: scanning low vcal = 170
[15:35:01.026] <TB3>     INFO: Expecting 41600 events.
[15:35:05.288] <TB3>     INFO: 41600 events read in total (3548ms).
[15:35:05.289] <TB3>     INFO: Test took 4681ms.
[15:35:05.297] <TB3>     INFO: scanning low vcal = 180
[15:35:05.712] <TB3>     INFO: Expecting 41600 events.
[15:35:10.020] <TB3>     INFO: 41600 events read in total (3593ms).
[15:35:10.020] <TB3>     INFO: Test took 4723ms.
[15:35:10.023] <TB3>     INFO: scanning low vcal = 190
[15:35:10.437] <TB3>     INFO: Expecting 41600 events.
[15:35:14.707] <TB3>     INFO: 41600 events read in total (3555ms).
[15:35:14.708] <TB3>     INFO: Test took 4684ms.
[15:35:14.712] <TB3>     INFO: scanning low vcal = 200
[15:35:15.125] <TB3>     INFO: Expecting 41600 events.
[15:35:19.404] <TB3>     INFO: 41600 events read in total (3565ms).
[15:35:19.404] <TB3>     INFO: Test took 4692ms.
[15:35:19.407] <TB3>     INFO: scanning low vcal = 210
[15:35:19.825] <TB3>     INFO: Expecting 41600 events.
[15:35:24.041] <TB3>     INFO: 41600 events read in total (3501ms).
[15:35:24.041] <TB3>     INFO: Test took 4633ms.
[15:35:24.044] <TB3>     INFO: scanning low vcal = 220
[15:35:24.464] <TB3>     INFO: Expecting 41600 events.
[15:35:28.734] <TB3>     INFO: 41600 events read in total (3555ms).
[15:35:28.734] <TB3>     INFO: Test took 4690ms.
[15:35:28.737] <TB3>     INFO: scanning low vcal = 230
[15:35:29.157] <TB3>     INFO: Expecting 41600 events.
[15:35:33.434] <TB3>     INFO: 41600 events read in total (3563ms).
[15:35:33.434] <TB3>     INFO: Test took 4697ms.
[15:35:33.437] <TB3>     INFO: scanning low vcal = 240
[15:35:33.854] <TB3>     INFO: Expecting 41600 events.
[15:35:38.132] <TB3>     INFO: 41600 events read in total (3563ms).
[15:35:38.133] <TB3>     INFO: Test took 4696ms.
[15:35:38.136] <TB3>     INFO: scanning low vcal = 250
[15:35:38.555] <TB3>     INFO: Expecting 41600 events.
[15:35:42.825] <TB3>     INFO: 41600 events read in total (3555ms).
[15:35:42.825] <TB3>     INFO: Test took 4689ms.
[15:35:42.829] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:35:43.247] <TB3>     INFO: Expecting 41600 events.
[15:35:47.510] <TB3>     INFO: 41600 events read in total (3548ms).
[15:35:47.511] <TB3>     INFO: Test took 4682ms.
[15:35:47.514] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:35:47.930] <TB3>     INFO: Expecting 41600 events.
[15:35:52.192] <TB3>     INFO: 41600 events read in total (3547ms).
[15:35:52.192] <TB3>     INFO: Test took 4678ms.
[15:35:52.196] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:35:52.613] <TB3>     INFO: Expecting 41600 events.
[15:35:56.871] <TB3>     INFO: 41600 events read in total (3543ms).
[15:35:56.872] <TB3>     INFO: Test took 4676ms.
[15:35:56.875] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:35:57.291] <TB3>     INFO: Expecting 41600 events.
[15:36:01.546] <TB3>     INFO: 41600 events read in total (3540ms).
[15:36:01.547] <TB3>     INFO: Test took 4672ms.
[15:36:01.549] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:36:01.965] <TB3>     INFO: Expecting 41600 events.
[15:36:06.225] <TB3>     INFO: 41600 events read in total (3545ms).
[15:36:06.226] <TB3>     INFO: Test took 4676ms.
[15:36:06.772] <TB3>     INFO: PixTestGainPedestal::measure() done 
[15:36:06.775] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:36:06.776] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:36:06.776] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:36:06.776] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:36:06.776] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:36:06.776] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:36:06.776] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:36:06.777] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:36:06.777] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:36:06.777] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:36:06.777] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:36:06.777] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:36:06.777] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:36:06.778] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:36:06.778] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:36:06.778] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:36:45.107] <TB3>     INFO: PixTestGainPedestal::fit() done
[15:36:45.107] <TB3>     INFO: non-linearity mean:  0.962 0.958 0.956 0.960 0.960 0.956 0.955 0.960 0.966 0.961 0.961 0.956 0.957 0.965 0.959 0.953
[15:36:45.107] <TB3>     INFO: non-linearity RMS:   0.005 0.005 0.006 0.006 0.005 0.005 0.006 0.006 0.005 0.005 0.006 0.007 0.007 0.004 0.007 0.006
[15:36:45.107] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:36:45.132] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:36:45.155] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:36:45.178] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:36:45.201] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:36:45.224] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:36:45.247] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:36:45.270] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:36:45.293] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:36:45.315] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:36:45.338] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:36:45.361] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:36:45.384] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:36:45.407] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:36:45.430] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:36:45.453] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-09_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:36:45.476] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[15:36:45.476] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:36:45.483] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:36:45.483] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:36:45.486] <TB3>     INFO: ######################################################################
[15:36:45.486] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:36:45.486] <TB3>     INFO: ######################################################################
[15:36:45.488] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:36:45.498] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:36:45.498] <TB3>     INFO:     run 1 of 1
[15:36:45.499] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:36:45.843] <TB3>     INFO: Expecting 3120000 events.
[15:37:35.052] <TB3>     INFO: 1315670 events read in total (48494ms).
[15:38:23.431] <TB3>     INFO: 2631770 events read in total (96873ms).
[15:38:41.530] <TB3>     INFO: 3120000 events read in total (114972ms).
[15:38:41.562] <TB3>     INFO: Test took 116064ms.
[15:38:41.627] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:38:41.750] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:38:43.099] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:38:44.447] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:38:45.888] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:38:47.307] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:38:48.743] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:38:50.112] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:38:51.468] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:38:52.826] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:38:54.171] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:38:55.520] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:38:56.864] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:38:58.212] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:38:59.611] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:39:00.988] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:39:02.320] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:39:03.714] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 400965632
[15:39:03.745] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:39:03.745] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.973, RMS = 1.32808
[15:39:03.746] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:39:03.746] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:39:03.746] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.7033, RMS = 1.2533
[15:39:03.746] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:39:03.747] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:39:03.747] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.7151, RMS = 1.41255
[15:39:03.747] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:39:03.747] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:39:03.747] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.7493, RMS = 1.43801
[15:39:03.747] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:39:03.748] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:39:03.748] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.5039, RMS = 1.28999
[15:39:03.748] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:39:03.748] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:39:03.748] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.6833, RMS = 1.3256
[15:39:03.748] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:39:03.749] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:39:03.749] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.7323, RMS = 1.06385
[15:39:03.749] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:39:03.749] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:39:03.749] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.0522, RMS = 1.28788
[15:39:03.749] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:39:03.750] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:39:03.750] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.8916, RMS = 1.6123
[15:39:03.750] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[15:39:03.750] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:39:03.750] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.1269, RMS = 1.50089
[15:39:03.750] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:39:03.751] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:39:03.751] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.5634, RMS = 0.969633
[15:39:03.751] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:39:03.751] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:39:03.751] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.5165, RMS = 1.08361
[15:39:03.751] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:39:03.752] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:39:03.752] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.9359, RMS = 1.89398
[15:39:03.752] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[15:39:03.752] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:39:03.752] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.9962, RMS = 2.19477
[15:39:03.752] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:39:03.753] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:39:03.753] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.9526, RMS = 0.936883
[15:39:03.753] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:39:03.753] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:39:03.753] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.8721, RMS = 0.918386
[15:39:03.753] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:39:03.754] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:39:03.754] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.6086, RMS = 1.23709
[15:39:03.754] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:39:03.754] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:39:03.754] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.9177, RMS = 1.55326
[15:39:03.754] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:39:03.755] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:39:03.755] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.0664, RMS = 1.39151
[15:39:03.755] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:39:03.755] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:39:03.755] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.8732, RMS = 1.46652
[15:39:03.755] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:39:03.756] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:39:03.756] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.7223, RMS = 1.27217
[15:39:03.756] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:39:03.756] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:39:03.756] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.2248, RMS = 1.38798
[15:39:03.757] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:39:03.758] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:39:03.758] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.3103, RMS = 1.38137
[15:39:03.758] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:39:03.758] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:39:03.758] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.4749, RMS = 2.1294
[15:39:03.758] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:39:03.759] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:39:03.759] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.9682, RMS = 0.88915
[15:39:03.759] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:39:03.759] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:39:03.759] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.5492, RMS = 1.00871
[15:39:03.759] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:39:03.760] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:39:03.760] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.259, RMS = 0.932936
[15:39:03.760] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:39:03.760] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:39:03.760] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.7481, RMS = 1.16281
[15:39:03.760] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:39:03.761] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:39:03.761] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.6169, RMS = 1.21129
[15:39:03.761] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:39:03.761] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:39:03.761] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.4067, RMS = 1.53704
[15:39:03.761] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:39:03.762] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:39:03.762] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.0104, RMS = 1.04186
[15:39:03.762] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:39:03.762] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:39:03.762] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.0817, RMS = 1.17541
[15:39:03.762] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:39:03.765] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 138 seconds
[15:39:03.765] <TB3>     INFO: number of dead bumps (per ROC):     1    0    3    2    0    0    1    0    0    2    1    0    0    3    0    0
[15:39:03.765] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:39:03.860] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:39:03.860] <TB3>     INFO: enter test to run
[15:39:03.860] <TB3>     INFO:   test:  no parameter change
[15:39:03.861] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 381.9mA
[15:39:03.862] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 463.1mA
[15:39:03.862] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.8 C
[15:39:03.862] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:39:04.358] <TB3>    QUIET: Connection to board 24 closed.
[15:39:04.359] <TB3>     INFO: pXar: this is the end, my friend
[15:39:04.359] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
