# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../gtwizard_0_ex.ip_user_files/bd/zynq_processor/sim/zynq_processor.vhd" \
"../../../../gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.vhd" \
"../../../../gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.vhd" \
"../../../../gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0_init.vhd" \
"../../../../gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0_cpll_railing.vhd" \
"../../../../gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0_gt.vhd" \
"../../../../gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0_multi_gt.vhd" \
"../../../../gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.vhd" \
"../../../../gtwizard_0_ex.gen/sources_1/ip/gtwizard_0/gtwizard_0.vhd" \
"../../../../gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_common.vhd" \
"../../../../gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_common_reset.vhd" \
"../../../../gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd" \
"../../../../gtwizard_0_ex.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.vhd" \
"../../../../gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_gt_usrclk_source.vhd" \
"../../../../gtwizard_0_ex.srcs/sources_1/imports/example_design/support/gtwizard_0_support.vhd" \
"../../../../gtwizard_0_ex.gen/sources_1/bd/zynq_processor/hdl/zynq_processor_wrapper.vhd" \
"../../../../gtwizard_0_ex.srcs/sources_1/new/top_input_clock.vhd" \
"../../../../gtwizard_0_ex.srcs/sim_1/new/tb_top_input_clock.vhd" \

# Do not sort compile order
nosort
