 
****************************************
Report : area
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:44:05 2019
****************************************

Library(s) Used:

    NanGate_15nm_OCL (File: /afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/nangate/NanGate_15nm_OCL_v0.1_2014_06.A/front_end/timing_power_noise/CCS/NanGate_15nm_OCL_slow_conditional_ccs.db)

Number of ports:                          236
Number of nets:                          5735
Number of cells:                         5269
Number of combinational cells:           5044
Number of sequential cells:               219
Number of macros/black boxes:               0
Number of buf/inv:                        850
Number of references:                      36

Combinational area:               1647.722528
Buf/Inv area:                      130.744324
Noncombinational area:             351.289334
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  1999.011861
Total area:                 undefined

Core Area:                      3403
Aspect Ratio:                 1.0011
Utilization Ratio:            0.5781


The above information was reported from the logical library. The following are from the physical library:

  Total moveable cell area: 1967.5
  Total fixed cell area: 0.0
  Total physical cell area: 1967.5
 Core area: 0.000, 0.000, 58.304, 58.368
1
