Classic Timing Analyzer report for M3
Mon May 02 17:23:16 2011
Quartus II Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Clock Settings Summary
  6. Parallel Compilation
  7. Clock Setup: 'FPGA_CLK'
  8. Clock Hold: 'FPGA_CLK'
  9. tsu
 10. tco
 11. tpd
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                       ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------+------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                       ; To                           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------+------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 15.768 ns                        ; XM0_ADDR[18]                               ; host_itf:inst1|HDO[7]        ; --         ; FPGA_CLK ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 30.657 ns                        ; led_demo:inst3|led_clk_gen:clk_gen|led4[6] ; led[3]                       ; FPGA_CLK   ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 21.636 ns                        ; nFPGA_RESET                                ; led[5]                       ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 1.282 ns                         ; nFPGA_RESET                                ; seg_test:inst4|cnt_segcon[2] ; --         ; FPGA_CLK ; 0            ;
; Clock Setup: 'FPGA_CLK'      ; N/A                                      ; None          ; 162.31 MHz ( period = 6.161 ns ) ; seg_test:inst4|sec_b[2]                    ; seg_test:inst4|sec_e[0]      ; FPGA_CLK   ; FPGA_CLK ; 0            ;
; Clock Hold: 'FPGA_CLK'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; CLK_div_gen:inst2|CNT_1MHz[4]              ; CLK_div_gen:inst2|BCLK_1MHz  ; FPGA_CLK   ; FPGA_CLK ; 1            ;
; Total number of failed paths ;                                          ;               ;                                  ;                                            ;                              ;            ;          ; 1            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------+------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C8F256C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; FPGA_CLK        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CPLD_0          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FPGA_CLK'                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                 ; To                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 162.31 MHz ( period = 6.161 ns )                    ; seg_test:inst4|sec_b[2]                              ; seg_test:inst4|sec_e[3]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.928 ns                ;
; N/A                                     ; 162.31 MHz ( period = 6.161 ns )                    ; seg_test:inst4|sec_b[2]                              ; seg_test:inst4|sec_e[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.928 ns                ;
; N/A                                     ; 162.31 MHz ( period = 6.161 ns )                    ; seg_test:inst4|sec_b[2]                              ; seg_test:inst4|sec_e[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.928 ns                ;
; N/A                                     ; 164.93 MHz ( period = 6.063 ns )                    ; seg_test:inst4|sec_b[2]                              ; seg_test:inst4|sec_h[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.834 ns                ;
; N/A                                     ; 164.93 MHz ( period = 6.063 ns )                    ; seg_test:inst4|sec_b[2]                              ; seg_test:inst4|sec_h[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.834 ns                ;
; N/A                                     ; 165.07 MHz ( period = 6.058 ns )                    ; host_itf:inst1|V_SEL                                 ; host_itf:inst1|reg_sw[0]                   ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 0.735 ns                ;
; N/A                                     ; 169.64 MHz ( period = 5.895 ns )                    ; dotmatrix_test:inst6|dot_disp:u0|cnt_clk[2]          ; dotmatrix_test:inst6|dot_disp:u0|dot_d[5]  ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.632 ns                ;
; N/A                                     ; 170.79 MHz ( period = 5.855 ns )                    ; seg_test:inst4|sec_c[3]                              ; seg_test:inst4|sec_e[3]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.587 ns                ;
; N/A                                     ; 170.79 MHz ( period = 5.855 ns )                    ; seg_test:inst4|sec_c[3]                              ; seg_test:inst4|sec_e[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.587 ns                ;
; N/A                                     ; 170.79 MHz ( period = 5.855 ns )                    ; seg_test:inst4|sec_c[3]                              ; seg_test:inst4|sec_e[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.587 ns                ;
; N/A                                     ; 171.00 MHz ( period = 5.848 ns )                    ; seg_test:inst4|sec_b[2]                              ; seg_test:inst4|sec_h[2]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.589 ns                ;
; N/A                                     ; 171.76 MHz ( period = 5.822 ns )                    ; seg_test:inst4|sec_b[2]                              ; seg_test:inst4|sec_f[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.589 ns                ;
; N/A                                     ; 171.76 MHz ( period = 5.822 ns )                    ; seg_test:inst4|sec_b[2]                              ; seg_test:inst4|sec_f[2]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.589 ns                ;
; N/A                                     ; 171.76 MHz ( period = 5.822 ns )                    ; seg_test:inst4|sec_b[2]                              ; seg_test:inst4|sec_f[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.589 ns                ;
; N/A                                     ; 171.88 MHz ( period = 5.818 ns )                    ; seg_test:inst4|sec_b[2]                              ; seg_test:inst4|sec_f[3]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.585 ns                ;
; N/A                                     ; 172.00 MHz ( period = 5.814 ns )                    ; seg_test:inst4|sec_c[1]                              ; seg_test:inst4|sec_e[3]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.546 ns                ;
; N/A                                     ; 172.00 MHz ( period = 5.814 ns )                    ; seg_test:inst4|sec_c[1]                              ; seg_test:inst4|sec_e[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.546 ns                ;
; N/A                                     ; 172.00 MHz ( period = 5.814 ns )                    ; seg_test:inst4|sec_c[1]                              ; seg_test:inst4|sec_e[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.546 ns                ;
; N/A                                     ; 172.38 MHz ( period = 5.801 ns )                    ; seg_test:inst4|sec_b[0]                              ; seg_test:inst4|sec_e[3]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.568 ns                ;
; N/A                                     ; 172.38 MHz ( period = 5.801 ns )                    ; seg_test:inst4|sec_b[0]                              ; seg_test:inst4|sec_e[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.568 ns                ;
; N/A                                     ; 172.38 MHz ( period = 5.801 ns )                    ; seg_test:inst4|sec_b[0]                              ; seg_test:inst4|sec_e[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.568 ns                ;
; N/A                                     ; 173.70 MHz ( period = 5.757 ns )                    ; seg_test:inst4|sec_c[3]                              ; seg_test:inst4|sec_h[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.493 ns                ;
; N/A                                     ; 173.70 MHz ( period = 5.757 ns )                    ; seg_test:inst4|sec_c[3]                              ; seg_test:inst4|sec_h[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.493 ns                ;
; N/A                                     ; 174.58 MHz ( period = 5.728 ns )                    ; seg_test:inst4|sec_d[1]                              ; seg_test:inst4|sec_h[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.468 ns                ;
; N/A                                     ; 174.58 MHz ( period = 5.728 ns )                    ; seg_test:inst4|sec_d[1]                              ; seg_test:inst4|sec_h[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.468 ns                ;
; N/A                                     ; 174.95 MHz ( period = 5.716 ns )                    ; seg_test:inst4|sec_c[1]                              ; seg_test:inst4|sec_h[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.452 ns                ;
; N/A                                     ; 174.95 MHz ( period = 5.716 ns )                    ; seg_test:inst4|sec_c[1]                              ; seg_test:inst4|sec_h[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.452 ns                ;
; N/A                                     ; 175.35 MHz ( period = 5.703 ns )                    ; seg_test:inst4|sec_b[0]                              ; seg_test:inst4|sec_h[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.474 ns                ;
; N/A                                     ; 175.35 MHz ( period = 5.703 ns )                    ; seg_test:inst4|sec_b[0]                              ; seg_test:inst4|sec_h[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.474 ns                ;
; N/A                                     ; 175.56 MHz ( period = 5.696 ns )                    ; seg_test:inst4|sec_a[0]                              ; seg_test:inst4|sec_e[3]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.437 ns                ;
; N/A                                     ; 175.56 MHz ( period = 5.696 ns )                    ; seg_test:inst4|sec_a[0]                              ; seg_test:inst4|sec_e[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.437 ns                ;
; N/A                                     ; 175.56 MHz ( period = 5.696 ns )                    ; seg_test:inst4|sec_a[0]                              ; seg_test:inst4|sec_e[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.437 ns                ;
; N/A                                     ; 176.40 MHz ( period = 5.669 ns )                    ; dotmatrix_test:inst6|dot_disp:u0|cnt_clk[2]          ; dotmatrix_test:inst6|dot_disp:u0|dot_d[2]  ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.406 ns                ;
; N/A                                     ; 176.93 MHz ( period = 5.652 ns )                    ; dotmatrix_test:inst6|dot_disp:u0|cnt_clk[3]          ; dotmatrix_test:inst6|dot_disp:u0|dot_d[5]  ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.389 ns                ;
; N/A                                     ; 177.24 MHz ( period = 5.642 ns )                    ; seg_test:inst4|sec_c[0]                              ; seg_test:inst4|sec_e[3]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.374 ns                ;
; N/A                                     ; 177.24 MHz ( period = 5.642 ns )                    ; seg_test:inst4|sec_b[2]                              ; seg_test:inst4|sec_e[2]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.409 ns                ;
; N/A                                     ; 177.24 MHz ( period = 5.642 ns )                    ; seg_test:inst4|sec_c[0]                              ; seg_test:inst4|sec_e[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.374 ns                ;
; N/A                                     ; 177.24 MHz ( period = 5.642 ns )                    ; seg_test:inst4|sec_c[0]                              ; seg_test:inst4|sec_e[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.374 ns                ;
; N/A                                     ; 177.30 MHz ( period = 5.640 ns )                    ; seg_test:inst4|sec_b[1]                              ; seg_test:inst4|sec_e[3]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.407 ns                ;
; N/A                                     ; 177.30 MHz ( period = 5.640 ns )                    ; seg_test:inst4|sec_b[1]                              ; seg_test:inst4|sec_e[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.407 ns                ;
; N/A                                     ; 177.30 MHz ( period = 5.640 ns )                    ; seg_test:inst4|sec_b[1]                              ; seg_test:inst4|sec_e[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.407 ns                ;
; N/A                                     ; 177.75 MHz ( period = 5.626 ns )                    ; seg_test:inst4|sec_a[2]                              ; seg_test:inst4|sec_e[3]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.367 ns                ;
; N/A                                     ; 177.75 MHz ( period = 5.626 ns )                    ; seg_test:inst4|sec_a[2]                              ; seg_test:inst4|sec_e[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.367 ns                ;
; N/A                                     ; 177.75 MHz ( period = 5.626 ns )                    ; seg_test:inst4|sec_a[2]                              ; seg_test:inst4|sec_e[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.367 ns                ;
; N/A                                     ; 178.22 MHz ( period = 5.611 ns )                    ; seg_test:inst4|sec_d[0]                              ; seg_test:inst4|sec_h[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.351 ns                ;
; N/A                                     ; 178.22 MHz ( period = 5.611 ns )                    ; seg_test:inst4|sec_d[0]                              ; seg_test:inst4|sec_h[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.351 ns                ;
; N/A                                     ; 178.64 MHz ( period = 5.598 ns )                    ; seg_test:inst4|sec_a[0]                              ; seg_test:inst4|sec_h[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.343 ns                ;
; N/A                                     ; 178.64 MHz ( period = 5.598 ns )                    ; seg_test:inst4|sec_a[0]                              ; seg_test:inst4|sec_h[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.343 ns                ;
; N/A                                     ; 178.73 MHz ( period = 5.595 ns )                    ; dotmatrix_test:inst6|dot_disp:u0|cnt_clk[2]          ; dotmatrix_test:inst6|dot_disp:u0|dot_d[4]  ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.333 ns                ;
; N/A                                     ; 180.38 MHz ( period = 5.544 ns )                    ; seg_test:inst4|sec_c[0]                              ; seg_test:inst4|sec_h[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.280 ns                ;
; N/A                                     ; 180.38 MHz ( period = 5.544 ns )                    ; seg_test:inst4|sec_c[0]                              ; seg_test:inst4|sec_h[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.280 ns                ;
; N/A                                     ; 180.44 MHz ( period = 5.542 ns )                    ; seg_test:inst4|sec_c[3]                              ; seg_test:inst4|sec_h[2]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.248 ns                ;
; N/A                                     ; 180.44 MHz ( period = 5.542 ns )                    ; seg_test:inst4|sec_b[1]                              ; seg_test:inst4|sec_h[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.313 ns                ;
; N/A                                     ; 180.44 MHz ( period = 5.542 ns )                    ; seg_test:inst4|sec_b[1]                              ; seg_test:inst4|sec_h[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.313 ns                ;
; N/A                                     ; 180.90 MHz ( period = 5.528 ns )                    ; seg_test:inst4|sec_a[2]                              ; seg_test:inst4|sec_h[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.273 ns                ;
; N/A                                     ; 180.90 MHz ( period = 5.528 ns )                    ; seg_test:inst4|sec_a[2]                              ; seg_test:inst4|sec_h[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.273 ns                ;
; N/A                                     ; 181.29 MHz ( period = 5.516 ns )                    ; seg_test:inst4|sec_c[3]                              ; seg_test:inst4|sec_f[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.248 ns                ;
; N/A                                     ; 181.29 MHz ( period = 5.516 ns )                    ; seg_test:inst4|sec_c[3]                              ; seg_test:inst4|sec_f[2]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.248 ns                ;
; N/A                                     ; 181.29 MHz ( period = 5.516 ns )                    ; seg_test:inst4|sec_c[3]                              ; seg_test:inst4|sec_f[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.248 ns                ;
; N/A                                     ; 181.39 MHz ( period = 5.513 ns )                    ; seg_test:inst4|sec_d[1]                              ; seg_test:inst4|sec_h[2]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.223 ns                ;
; N/A                                     ; 181.42 MHz ( period = 5.512 ns )                    ; seg_test:inst4|sec_c[3]                              ; seg_test:inst4|sec_f[3]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.244 ns                ;
; N/A                                     ; 181.52 MHz ( period = 5.509 ns )                    ; dotmatrix_test:inst6|dot_disp:u0|cnt_clk[1]          ; dotmatrix_test:inst6|dot_disp:u0|dot_d[5]  ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.246 ns                ;
; N/A                                     ; 181.79 MHz ( period = 5.501 ns )                    ; seg_test:inst4|sec_c[1]                              ; seg_test:inst4|sec_h[2]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.207 ns                ;
; N/A                                     ; 182.08 MHz ( period = 5.492 ns )                    ; dotmatrix_test:inst6|dot_disp:u0|cnt_clk[1]          ; dotmatrix_test:inst6|dot_disp:u0|dot_d[2]  ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.229 ns                ;
; N/A                                     ; 182.22 MHz ( period = 5.488 ns )                    ; seg_test:inst4|sec_b[0]                              ; seg_test:inst4|sec_h[2]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.229 ns                ;
; N/A                                     ; 182.35 MHz ( period = 5.484 ns )                    ; seg_test:inst4|sec_a[1]                              ; seg_test:inst4|sec_e[3]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.225 ns                ;
; N/A                                     ; 182.35 MHz ( period = 5.484 ns )                    ; seg_test:inst4|sec_a[1]                              ; seg_test:inst4|sec_e[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.225 ns                ;
; N/A                                     ; 182.35 MHz ( period = 5.484 ns )                    ; seg_test:inst4|sec_a[1]                              ; seg_test:inst4|sec_e[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.225 ns                ;
; N/A                                     ; 182.62 MHz ( period = 5.476 ns )                    ; host_itf:inst1|x8800_0040[9]                         ; host_itf:inst1|HDO[9]                      ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.178 ns                ;
; N/A                                     ; 182.65 MHz ( period = 5.475 ns )                    ; seg_test:inst4|sec_c[1]                              ; seg_test:inst4|sec_f[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.207 ns                ;
; N/A                                     ; 182.65 MHz ( period = 5.475 ns )                    ; seg_test:inst4|sec_c[1]                              ; seg_test:inst4|sec_f[2]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.207 ns                ;
; N/A                                     ; 182.65 MHz ( period = 5.475 ns )                    ; seg_test:inst4|sec_c[1]                              ; seg_test:inst4|sec_f[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.207 ns                ;
; N/A                                     ; 182.78 MHz ( period = 5.471 ns )                    ; seg_test:inst4|sec_c[1]                              ; seg_test:inst4|sec_f[3]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.203 ns                ;
; N/A                                     ; 183.08 MHz ( period = 5.462 ns )                    ; seg_test:inst4|sec_b[0]                              ; seg_test:inst4|sec_f[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.229 ns                ;
; N/A                                     ; 183.08 MHz ( period = 5.462 ns )                    ; seg_test:inst4|sec_b[0]                              ; seg_test:inst4|sec_f[2]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.229 ns                ;
; N/A                                     ; 183.08 MHz ( period = 5.462 ns )                    ; seg_test:inst4|sec_b[0]                              ; seg_test:inst4|sec_f[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.229 ns                ;
; N/A                                     ; 183.22 MHz ( period = 5.458 ns )                    ; seg_test:inst4|sec_b[0]                              ; seg_test:inst4|sec_f[3]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.225 ns                ;
; N/A                                     ; 183.62 MHz ( period = 5.446 ns )                    ; seg_test:inst4|sec_b[3]                              ; seg_test:inst4|sec_e[3]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.213 ns                ;
; N/A                                     ; 183.62 MHz ( period = 5.446 ns )                    ; seg_test:inst4|sec_b[3]                              ; seg_test:inst4|sec_e[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.213 ns                ;
; N/A                                     ; 183.62 MHz ( period = 5.446 ns )                    ; seg_test:inst4|sec_b[3]                              ; seg_test:inst4|sec_e[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.213 ns                ;
; N/A                                     ; 183.72 MHz ( period = 5.443 ns )                    ; seg_test:inst4|sec_c[2]                              ; seg_test:inst4|sec_e[3]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.175 ns                ;
; N/A                                     ; 183.72 MHz ( period = 5.443 ns )                    ; seg_test:inst4|sec_c[2]                              ; seg_test:inst4|sec_e[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.175 ns                ;
; N/A                                     ; 183.72 MHz ( period = 5.443 ns )                    ; seg_test:inst4|sec_c[2]                              ; seg_test:inst4|sec_e[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.175 ns                ;
; N/A                                     ; 184.26 MHz ( period = 5.427 ns )                    ; host_itf:inst1|x8800_0032[9]                         ; host_itf:inst1|HDO[9]                      ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.123 ns                ;
; N/A                                     ; 184.54 MHz ( period = 5.419 ns )                    ; host_itf:inst1|x8800_0030[0]                         ; host_itf:inst1|HDO[0]                      ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.128 ns                ;
; N/A                                     ; 184.84 MHz ( period = 5.410 ns )                    ; seg_test:inst4|sec_f[3]                              ; seg_test:inst4|sec_h[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.150 ns                ;
; N/A                                     ; 184.84 MHz ( period = 5.410 ns )                    ; seg_test:inst4|sec_f[3]                              ; seg_test:inst4|sec_h[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.150 ns                ;
; N/A                                     ; 185.32 MHz ( period = 5.396 ns )                    ; seg_test:inst4|sec_d[0]                              ; seg_test:inst4|sec_h[2]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.106 ns                ;
; N/A                                     ; 185.67 MHz ( period = 5.386 ns )                    ; seg_test:inst4|sec_a[1]                              ; seg_test:inst4|sec_h[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.131 ns                ;
; N/A                                     ; 185.67 MHz ( period = 5.386 ns )                    ; seg_test:inst4|sec_a[1]                              ; seg_test:inst4|sec_h[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.131 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; seg_test:inst4|sec_a[0]                              ; seg_test:inst4|sec_h[2]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.098 ns                ;
; N/A                                     ; 185.98 MHz ( period = 5.377 ns )                    ; host_itf:inst1|x8800_0050[0]                         ; host_itf:inst1|HDO[0]                      ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.097 ns                ;
; N/A                                     ; 186.67 MHz ( period = 5.357 ns )                    ; seg_test:inst4|sec_a[0]                              ; seg_test:inst4|sec_f[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.098 ns                ;
; N/A                                     ; 186.67 MHz ( period = 5.357 ns )                    ; seg_test:inst4|sec_a[0]                              ; seg_test:inst4|sec_f[2]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.098 ns                ;
; N/A                                     ; 186.67 MHz ( period = 5.357 ns )                    ; seg_test:inst4|sec_a[0]                              ; seg_test:inst4|sec_f[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.098 ns                ;
; N/A                                     ; 186.81 MHz ( period = 5.353 ns )                    ; seg_test:inst4|sec_a[0]                              ; seg_test:inst4|sec_f[3]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.094 ns                ;
; N/A                                     ; 186.85 MHz ( period = 5.352 ns )                    ; dotmatrix_test:inst6|dot_disp:u0|cnt_clk[3]          ; dotmatrix_test:inst6|dot_disp:u0|dot_d[4]  ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.090 ns                ;
; N/A                                     ; 186.95 MHz ( period = 5.349 ns )                    ; lcd_demo:inst8|cnt_line[1]                           ; lcd_demo:inst8|lcd_data[1]                 ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.084 ns                ;
; N/A                                     ; 186.99 MHz ( period = 5.348 ns )                    ; seg_test:inst4|sec_b[3]                              ; seg_test:inst4|sec_h[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.119 ns                ;
; N/A                                     ; 186.99 MHz ( period = 5.348 ns )                    ; seg_test:inst4|sec_b[3]                              ; seg_test:inst4|sec_h[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.119 ns                ;
; N/A                                     ; 187.09 MHz ( period = 5.345 ns )                    ; seg_test:inst4|sec_c[2]                              ; seg_test:inst4|sec_h[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.081 ns                ;
; N/A                                     ; 187.09 MHz ( period = 5.345 ns )                    ; seg_test:inst4|sec_c[2]                              ; seg_test:inst4|sec_h[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.081 ns                ;
; N/A                                     ; 187.16 MHz ( period = 5.343 ns )                    ; seg_test:inst4|sec_c[3]                              ; lcd_demo:inst8|lcd_data[3]                 ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.070 ns                ;
; N/A                                     ; 187.41 MHz ( period = 5.336 ns )                    ; seg_test:inst4|sec_c[3]                              ; seg_test:inst4|sec_e[2]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.068 ns                ;
; N/A                                     ; 187.65 MHz ( period = 5.329 ns )                    ; seg_test:inst4|sec_c[0]                              ; seg_test:inst4|sec_h[2]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.035 ns                ;
; N/A                                     ; 187.72 MHz ( period = 5.327 ns )                    ; seg_test:inst4|sec_b[1]                              ; seg_test:inst4|sec_h[2]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.068 ns                ;
; N/A                                     ; 188.04 MHz ( period = 5.318 ns )                    ; seg_test:inst4|sec_b[2]                              ; seg_test:inst4|sec_g[3]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.089 ns                ;
; N/A                                     ; 188.04 MHz ( period = 5.318 ns )                    ; seg_test:inst4|sec_b[2]                              ; seg_test:inst4|sec_g[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.089 ns                ;
; N/A                                     ; 188.04 MHz ( period = 5.318 ns )                    ; seg_test:inst4|sec_b[2]                              ; seg_test:inst4|sec_g[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.089 ns                ;
; N/A                                     ; 188.22 MHz ( period = 5.313 ns )                    ; seg_test:inst4|sec_a[2]                              ; seg_test:inst4|sec_h[2]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.028 ns                ;
; N/A                                     ; 188.54 MHz ( period = 5.304 ns )                    ; seg_test:inst4|sec_a[3]                              ; seg_test:inst4|sec_e[3]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.045 ns                ;
; N/A                                     ; 188.54 MHz ( period = 5.304 ns )                    ; seg_test:inst4|sec_a[3]                              ; seg_test:inst4|sec_e[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.045 ns                ;
; N/A                                     ; 188.54 MHz ( period = 5.304 ns )                    ; seg_test:inst4|sec_a[3]                              ; seg_test:inst4|sec_e[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.045 ns                ;
; N/A                                     ; 188.57 MHz ( period = 5.303 ns )                    ; seg_test:inst4|sec_c[0]                              ; seg_test:inst4|sec_f[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.035 ns                ;
; N/A                                     ; 188.57 MHz ( period = 5.303 ns )                    ; seg_test:inst4|sec_c[0]                              ; seg_test:inst4|sec_f[2]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.035 ns                ;
; N/A                                     ; 188.57 MHz ( period = 5.303 ns )                    ; seg_test:inst4|sec_c[0]                              ; seg_test:inst4|sec_f[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.035 ns                ;
; N/A                                     ; 188.64 MHz ( period = 5.301 ns )                    ; seg_test:inst4|sec_b[1]                              ; seg_test:inst4|sec_f[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.068 ns                ;
; N/A                                     ; 188.64 MHz ( period = 5.301 ns )                    ; seg_test:inst4|sec_b[1]                              ; seg_test:inst4|sec_f[2]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.068 ns                ;
; N/A                                     ; 188.64 MHz ( period = 5.301 ns )                    ; seg_test:inst4|sec_b[1]                              ; seg_test:inst4|sec_f[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.068 ns                ;
; N/A                                     ; 188.71 MHz ( period = 5.299 ns )                    ; seg_test:inst4|sec_c[0]                              ; seg_test:inst4|sec_f[3]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.031 ns                ;
; N/A                                     ; 188.75 MHz ( period = 5.298 ns )                    ; seg_test:inst4|sec_b[2]                              ; seg_test:inst4|sec_g[2]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.037 ns                ;
; N/A                                     ; 188.79 MHz ( period = 5.297 ns )                    ; seg_test:inst4|sec_b[1]                              ; seg_test:inst4|sec_f[3]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.064 ns                ;
; N/A                                     ; 188.86 MHz ( period = 5.295 ns )                    ; seg_test:inst4|sec_c[1]                              ; seg_test:inst4|sec_e[2]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.027 ns                ;
; N/A                                     ; 188.96 MHz ( period = 5.292 ns )                    ; lcd_demo:inst8|cnt_line[0]                           ; lcd_demo:inst8|lcd_data[1]                 ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.027 ns                ;
; N/A                                     ; 189.14 MHz ( period = 5.287 ns )                    ; seg_test:inst4|sec_a[2]                              ; seg_test:inst4|sec_f[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.028 ns                ;
; N/A                                     ; 189.14 MHz ( period = 5.287 ns )                    ; seg_test:inst4|sec_a[2]                              ; seg_test:inst4|sec_f[2]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.028 ns                ;
; N/A                                     ; 189.14 MHz ( period = 5.287 ns )                    ; seg_test:inst4|sec_a[2]                              ; seg_test:inst4|sec_f[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.028 ns                ;
; N/A                                     ; 189.29 MHz ( period = 5.283 ns )                    ; seg_test:inst4|sec_a[2]                              ; seg_test:inst4|sec_f[3]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.024 ns                ;
; N/A                                     ; 189.32 MHz ( period = 5.282 ns )                    ; seg_test:inst4|sec_b[0]                              ; seg_test:inst4|sec_e[2]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 5.049 ns                ;
; N/A                                     ; 189.54 MHz ( period = 5.276 ns )                    ; led_demo:inst3|led_clk_gen:clk_gen|\process_1:cnt[0] ; led_demo:inst3|led_clk_gen:clk_gen|led_clk ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 1.796 ns                ;
; N/A                                     ; 190.84 MHz ( period = 5.240 ns )                    ; seg_test:inst4|sec_f[0]                              ; seg_test:inst4|sec_h[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.980 ns                ;
; N/A                                     ; 190.84 MHz ( period = 5.240 ns )                    ; seg_test:inst4|sec_f[0]                              ; seg_test:inst4|sec_h[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.980 ns                ;
; N/A                                     ; 191.06 MHz ( period = 5.234 ns )                    ; host_itf:inst1|x8800_0050[9]                         ; host_itf:inst1|HDO[9]                      ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.936 ns                ;
; N/A                                     ; 191.06 MHz ( period = 5.234 ns )                    ; seg_test:inst4|sec_d[2]                              ; seg_test:inst4|sec_h[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.974 ns                ;
; N/A                                     ; 191.06 MHz ( period = 5.234 ns )                    ; seg_test:inst4|sec_d[2]                              ; seg_test:inst4|sec_h[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.974 ns                ;
; N/A                                     ; 191.13 MHz ( period = 5.232 ns )                    ; dotmatrix_test:inst6|dot_disp:u0|cnt_clk[3]          ; seg_test:inst4|sec_e[3]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.965 ns                ;
; N/A                                     ; 191.13 MHz ( period = 5.232 ns )                    ; dotmatrix_test:inst6|dot_disp:u0|cnt_clk[3]          ; seg_test:inst4|sec_e[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.965 ns                ;
; N/A                                     ; 191.13 MHz ( period = 5.232 ns )                    ; dotmatrix_test:inst6|dot_disp:u0|cnt_clk[3]          ; seg_test:inst4|sec_e[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.965 ns                ;
; N/A                                     ; 191.24 MHz ( period = 5.229 ns )                    ; dotmatrix_test:inst6|dot_data_09[5]                  ; dotmatrix_test:inst6|dot_disp:u0|dot_d[5]  ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 3.959 ns                ;
; N/A                                     ; 191.42 MHz ( period = 5.224 ns )                    ; seg_test:inst4|sec_a[0]                              ; seg_test:inst4|sec_b[3]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.934 ns                ;
; N/A                                     ; 191.42 MHz ( period = 5.224 ns )                    ; seg_test:inst4|sec_a[0]                              ; seg_test:inst4|sec_b[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.934 ns                ;
; N/A                                     ; 191.42 MHz ( period = 5.224 ns )                    ; seg_test:inst4|sec_a[0]                              ; seg_test:inst4|sec_b[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.934 ns                ;
; N/A                                     ; 191.79 MHz ( period = 5.214 ns )                    ; seg_test:inst4|sec_b[2]                              ; seg_test:inst4|sec_d[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.981 ns                ;
; N/A                                     ; 191.79 MHz ( period = 5.214 ns )                    ; seg_test:inst4|sec_b[2]                              ; seg_test:inst4|sec_d[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.981 ns                ;
; N/A                                     ; 191.79 MHz ( period = 5.214 ns )                    ; seg_test:inst4|sec_b[2]                              ; seg_test:inst4|sec_d[2]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.981 ns                ;
; N/A                                     ; 191.98 MHz ( period = 5.209 ns )                    ; dotmatrix_test:inst6|dot_disp:u0|cnt_clk[1]          ; dotmatrix_test:inst6|dot_disp:u0|dot_d[4]  ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.947 ns                ;
; N/A                                     ; 192.01 MHz ( period = 5.208 ns )                    ; seg_test:inst4|sec_d[3]                              ; seg_test:inst4|sec_h[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.948 ns                ;
; N/A                                     ; 192.01 MHz ( period = 5.208 ns )                    ; seg_test:inst4|sec_d[3]                              ; seg_test:inst4|sec_h[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.948 ns                ;
; N/A                                     ; 192.09 MHz ( period = 5.206 ns )                    ; seg_test:inst4|sec_a[3]                              ; seg_test:inst4|sec_h[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.951 ns                ;
; N/A                                     ; 192.09 MHz ( period = 5.206 ns )                    ; seg_test:inst4|sec_a[3]                              ; seg_test:inst4|sec_h[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.951 ns                ;
; N/A                                     ; 192.38 MHz ( period = 5.198 ns )                    ; lcd_demo:inst8|cnt_line[3]                           ; lcd_demo:inst8|lcd_data[1]                 ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.933 ns                ;
; N/A                                     ; 192.49 MHz ( period = 5.195 ns )                    ; seg_test:inst4|sec_f[3]                              ; seg_test:inst4|sec_h[2]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.905 ns                ;
; N/A                                     ; 192.64 MHz ( period = 5.191 ns )                    ; host_itf:inst1|x8800_00F0[0]                         ; host_itf:inst1|HDO[0]                      ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.900 ns                ;
; N/A                                     ; 192.75 MHz ( period = 5.188 ns )                    ; host_itf:inst1|x8800_0072[0]                         ; host_itf:inst1|HDO[0]                      ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.906 ns                ;
; N/A                                     ; 193.12 MHz ( period = 5.178 ns )                    ; seg_test:inst4|sec_h[0]                              ; lcd_demo:inst8|lcd_data[0]                 ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.883 ns                ;
; N/A                                     ; 193.16 MHz ( period = 5.177 ns )                    ; seg_test:inst4|sec_a[0]                              ; seg_test:inst4|sec_e[2]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.918 ns                ;
; N/A                                     ; 193.27 MHz ( period = 5.174 ns )                    ; host_itf:inst1|x8800_0042[2]                         ; host_itf:inst1|HDO[2]                      ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.920 ns                ;
; N/A                                     ; 193.39 MHz ( period = 5.171 ns )                    ; seg_test:inst4|sec_a[1]                              ; seg_test:inst4|sec_h[2]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.886 ns                ;
; N/A                                     ; 193.57 MHz ( period = 5.166 ns )                    ; dotmatrix_test:inst6|dot_disp:u0|cnt_clk[3]          ; dotmatrix_test:inst6|dot_disp:u0|dot_d[2]  ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.903 ns                ;
; N/A                                     ; 193.76 MHz ( period = 5.161 ns )                    ; host_itf:inst1|x8800_0040[15]                        ; host_itf:inst1|HDO[15]                     ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.898 ns                ;
; N/A                                     ; 193.91 MHz ( period = 5.157 ns )                    ; lcd_demo:inst8|cnt_line[0]                           ; lcd_demo:inst8|lcd_data[5]                 ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.893 ns                ;
; N/A                                     ; 193.91 MHz ( period = 5.157 ns )                    ; lcd_demo:inst8|cnt_line[3]                           ; lcd_demo:inst8|lcd_data[5]                 ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.893 ns                ;
; N/A                                     ; 193.95 MHz ( period = 5.156 ns )                    ; lcd_demo:inst8|cnt_line[2]                           ; lcd_demo:inst8|lcd_data[5]                 ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.892 ns                ;
; N/A                                     ; 194.02 MHz ( period = 5.154 ns )                    ; seg_test:inst4|sec_a[2]                              ; seg_test:inst4|sec_b[3]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.864 ns                ;
; N/A                                     ; 194.02 MHz ( period = 5.154 ns )                    ; seg_test:inst4|sec_a[2]                              ; seg_test:inst4|sec_b[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.864 ns                ;
; N/A                                     ; 194.02 MHz ( period = 5.154 ns )                    ; seg_test:inst4|sec_a[2]                              ; seg_test:inst4|sec_b[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.864 ns                ;
; N/A                                     ; 194.06 MHz ( period = 5.153 ns )                    ; seg_test:inst4|sec_b[2]                              ; seg_test:inst4|sec_h[3]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.923 ns                ;
; N/A                                     ; 194.06 MHz ( period = 5.153 ns )                    ; seg_test:inst4|sec_a[0]                              ; seg_test:inst4|sec_b[2]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.863 ns                ;
; N/A                                     ; 194.36 MHz ( period = 5.145 ns )                    ; seg_test:inst4|sec_a[1]                              ; seg_test:inst4|sec_f[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.886 ns                ;
; N/A                                     ; 194.36 MHz ( period = 5.145 ns )                    ; seg_test:inst4|sec_a[1]                              ; seg_test:inst4|sec_f[2]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.886 ns                ;
; N/A                                     ; 194.36 MHz ( period = 5.145 ns )                    ; seg_test:inst4|sec_a[1]                              ; seg_test:inst4|sec_f[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.886 ns                ;
; N/A                                     ; 194.51 MHz ( period = 5.141 ns )                    ; seg_test:inst4|sec_a[1]                              ; seg_test:inst4|sec_f[3]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.882 ns                ;
; N/A                                     ; 194.55 MHz ( period = 5.140 ns )                    ; dotmatrix_test:inst6|dot_disp:u0|cnt_clk[0]          ; seg_test:inst4|sec_e[3]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.873 ns                ;
; N/A                                     ; 194.55 MHz ( period = 5.140 ns )                    ; dotmatrix_test:inst6|dot_disp:u0|cnt_clk[0]          ; seg_test:inst4|sec_e[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.873 ns                ;
; N/A                                     ; 194.55 MHz ( period = 5.140 ns )                    ; dotmatrix_test:inst6|dot_disp:u0|cnt_clk[0]          ; seg_test:inst4|sec_e[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.873 ns                ;
; N/A                                     ; 194.67 MHz ( period = 5.137 ns )                    ; seg_test:inst4|sec_f[0]                              ; lcd_demo:inst8|lcd_data[0]                 ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.846 ns                ;
; N/A                                     ; 194.78 MHz ( period = 5.134 ns )                    ; dotmatrix_test:inst6|dot_disp:u0|cnt_clk[3]          ; seg_test:inst4|sec_h[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.871 ns                ;
; N/A                                     ; 194.78 MHz ( period = 5.134 ns )                    ; dotmatrix_test:inst6|dot_disp:u0|cnt_clk[3]          ; seg_test:inst4|sec_h[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.871 ns                ;
; N/A                                     ; 194.82 MHz ( period = 5.133 ns )                    ; dotmatrix_test:inst6|dot_disp:u0|cnt_clk[1]          ; seg_test:inst4|sec_e[3]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.866 ns                ;
; N/A                                     ; 194.82 MHz ( period = 5.133 ns )                    ; dotmatrix_test:inst6|dot_disp:u0|cnt_clk[1]          ; seg_test:inst4|sec_e[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.866 ns                ;
; N/A                                     ; 194.82 MHz ( period = 5.133 ns )                    ; dotmatrix_test:inst6|dot_disp:u0|cnt_clk[1]          ; seg_test:inst4|sec_e[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.866 ns                ;
; N/A                                     ; 194.82 MHz ( period = 5.133 ns )                    ; seg_test:inst4|sec_b[3]                              ; seg_test:inst4|sec_h[2]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.874 ns                ;
; N/A                                     ; 194.93 MHz ( period = 5.130 ns )                    ; seg_test:inst4|sec_c[2]                              ; seg_test:inst4|sec_h[2]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.836 ns                ;
; N/A                                     ; 195.05 MHz ( period = 5.127 ns )                    ; host_itf:inst1|x8800_0032[12]                        ; host_itf:inst1|HDO[12]                     ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.827 ns                ;
; N/A                                     ; 195.20 MHz ( period = 5.123 ns )                    ; seg_test:inst4|sec_c[0]                              ; seg_test:inst4|sec_e[2]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.855 ns                ;
; N/A                                     ; 195.27 MHz ( period = 5.121 ns )                    ; seg_test:inst4|sec_b[1]                              ; seg_test:inst4|sec_e[2]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.888 ns                ;
; N/A                                     ; 195.81 MHz ( period = 5.107 ns )                    ; seg_test:inst4|sec_a[2]                              ; seg_test:inst4|sec_e[2]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.848 ns                ;
; N/A                                     ; 195.81 MHz ( period = 5.107 ns )                    ; seg_test:inst4|sec_b[3]                              ; seg_test:inst4|sec_f[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.874 ns                ;
; N/A                                     ; 195.81 MHz ( period = 5.107 ns )                    ; seg_test:inst4|sec_b[3]                              ; seg_test:inst4|sec_f[2]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.874 ns                ;
; N/A                                     ; 195.81 MHz ( period = 5.107 ns )                    ; seg_test:inst4|sec_b[3]                              ; seg_test:inst4|sec_f[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.874 ns                ;
; N/A                                     ; 195.89 MHz ( period = 5.105 ns )                    ; host_itf:inst1|x8800_0032[8]                         ; host_itf:inst1|HDO[8]                      ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.840 ns                ;
; N/A                                     ; 195.92 MHz ( period = 5.104 ns )                    ; seg_test:inst4|sec_c[2]                              ; seg_test:inst4|sec_f[0]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.836 ns                ;
; N/A                                     ; 195.92 MHz ( period = 5.104 ns )                    ; seg_test:inst4|sec_c[2]                              ; seg_test:inst4|sec_f[2]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.836 ns                ;
; N/A                                     ; 195.92 MHz ( period = 5.104 ns )                    ; seg_test:inst4|sec_c[2]                              ; seg_test:inst4|sec_f[1]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.836 ns                ;
; N/A                                     ; 195.96 MHz ( period = 5.103 ns )                    ; seg_test:inst4|sec_b[3]                              ; seg_test:inst4|sec_f[3]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.870 ns                ;
; N/A                                     ; 196.08 MHz ( period = 5.100 ns )                    ; seg_test:inst4|sec_c[2]                              ; seg_test:inst4|sec_f[3]                    ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.832 ns                ;
; N/A                                     ; 196.31 MHz ( period = 5.094 ns )                    ; dotmatrix_test:inst6|dot_data_09[2]                  ; dotmatrix_test:inst6|dot_disp:u0|dot_d[2]  ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 3.824 ns                ;
; N/A                                     ; 196.35 MHz ( period = 5.093 ns )                    ; lcd_demo:inst8|cnt_line[0]                           ; lcd_demo:inst8|lcd_data[4]                 ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.829 ns                ;
; N/A                                     ; 196.43 MHz ( period = 5.091 ns )                    ; lcd_demo:inst8|cnt_line[1]                           ; lcd_demo:inst8|lcd_data[4]                 ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.827 ns                ;
; N/A                                     ; 196.50 MHz ( period = 5.089 ns )                    ; seg_test:inst4|sec_d[1]                              ; seg_test:inst4|seg_disp[5]                 ; FPGA_CLK   ; FPGA_CLK ; None                        ; None                      ; 4.824 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                      ;                                            ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'FPGA_CLK'                                                                                                                                                                                              ;
+------------------------------------------+-------------------------------+-----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                          ; To                          ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------------------+-----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; CLK_div_gen:inst2|CNT_1MHz[4] ; CLK_div_gen:inst2|BCLK_1MHz ; FPGA_CLK   ; FPGA_CLK ; None                       ; None                       ; 1.356 ns                 ;
+------------------------------------------+-------------------------------+-----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------+-------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From         ; To                            ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------+-------------------------------+----------+
; N/A                                     ; None                                                ; 15.768 ns  ; XM0_ADDR[18] ; host_itf:inst1|HDO[6]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 15.768 ns  ; XM0_ADDR[18] ; host_itf:inst1|HDO[7]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 15.597 ns  ; XM0_ADDR[17] ; host_itf:inst1|HDO[6]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 15.597 ns  ; XM0_ADDR[17] ; host_itf:inst1|HDO[7]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 15.448 ns  ; XM0_ADDR[16] ; host_itf:inst1|HDO[6]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 15.448 ns  ; XM0_ADDR[16] ; host_itf:inst1|HDO[7]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 15.390 ns  ; XM0_ADDR[19] ; host_itf:inst1|HDO[6]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 15.390 ns  ; XM0_ADDR[19] ; host_itf:inst1|HDO[7]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 15.368 ns  ; XM0_ADDR[11] ; host_itf:inst1|HDO[6]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 15.368 ns  ; XM0_ADDR[11] ; host_itf:inst1|HDO[7]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 15.324 ns  ; XM0_ADDR[18] ; host_itf:inst1|HDO[2]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 15.318 ns  ; XM0_ADDR[9]  ; host_itf:inst1|HDO[6]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 15.318 ns  ; XM0_ADDR[9]  ; host_itf:inst1|HDO[7]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 15.200 ns  ; XM0_ADDR[18] ; host_itf:inst1|HDO[3]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 15.169 ns  ; XM0_ADDR[10] ; host_itf:inst1|HDO[6]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 15.169 ns  ; XM0_ADDR[10] ; host_itf:inst1|HDO[7]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 15.153 ns  ; XM0_ADDR[17] ; host_itf:inst1|HDO[2]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 15.087 ns  ; XM0_ADDR[18] ; host_itf:inst1|HDO[1]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 15.029 ns  ; XM0_ADDR[17] ; host_itf:inst1|HDO[3]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 15.004 ns  ; XM0_ADDR[16] ; host_itf:inst1|HDO[2]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.983 ns  ; XM0_ADDR[18] ; host_itf:inst1|HDO[13]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.969 ns  ; XM0_ADDR[8]  ; host_itf:inst1|HDO[6]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.969 ns  ; XM0_ADDR[8]  ; host_itf:inst1|HDO[7]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.946 ns  ; XM0_ADDR[19] ; host_itf:inst1|HDO[2]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.924 ns  ; XM0_ADDR[11] ; host_itf:inst1|HDO[2]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.916 ns  ; XM0_ADDR[17] ; host_itf:inst1|HDO[1]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.880 ns  ; XM0_ADDR[16] ; host_itf:inst1|HDO[3]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.874 ns  ; XM0_ADDR[9]  ; host_itf:inst1|HDO[2]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.854 ns  ; XM0_ADDR[0]  ; host_itf:inst1|HDO[6]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.854 ns  ; XM0_ADDR[0]  ; host_itf:inst1|HDO[7]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.840 ns  ; XM0_ADDR[18] ; host_itf:inst1|HDO[15]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.822 ns  ; XM0_ADDR[19] ; host_itf:inst1|HDO[3]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.812 ns  ; XM0_ADDR[2]  ; host_itf:inst1|HDO[6]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.812 ns  ; XM0_ADDR[2]  ; host_itf:inst1|HDO[7]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.812 ns  ; XM0_ADDR[17] ; host_itf:inst1|HDO[13]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.800 ns  ; XM0_ADDR[11] ; host_itf:inst1|HDO[3]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.767 ns  ; XM0_ADDR[16] ; host_itf:inst1|HDO[1]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.755 ns  ; XM0_ADDR[18] ; host_itf:inst1|HDO[14]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.750 ns  ; XM0_ADDR[9]  ; host_itf:inst1|HDO[3]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.725 ns  ; XM0_ADDR[10] ; host_itf:inst1|HDO[2]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.709 ns  ; XM0_ADDR[19] ; host_itf:inst1|HDO[1]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.707 ns  ; XM0_ADDR[18] ; host_itf:inst1|HDO[11]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.687 ns  ; XM0_ADDR[11] ; host_itf:inst1|HDO[1]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.681 ns  ; XM0_ADDR[18] ; host_itf:inst1|HDO[10]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.675 ns  ; XM0_ADDR[18] ; host_itf:inst1|HDO[0]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.669 ns  ; XM0_ADDR[17] ; host_itf:inst1|HDO[15]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.669 ns  ; XM0_ADDR[18] ; host_itf:inst1|HDO[12]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.667 ns  ; XM0_ADDR[18] ; host_itf:inst1|HDO[5]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.663 ns  ; XM0_ADDR[16] ; host_itf:inst1|HDO[13]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.637 ns  ; XM0_ADDR[9]  ; host_itf:inst1|HDO[1]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.628 ns  ; XM0_ADDR[18] ; host_itf:inst1|HDO[8]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.607 ns  ; XM0_ADDR[13] ; host_itf:inst1|HDO[6]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.607 ns  ; XM0_ADDR[13] ; host_itf:inst1|HDO[7]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.605 ns  ; XM0_ADDR[19] ; host_itf:inst1|HDO[13]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.601 ns  ; XM0_ADDR[10] ; host_itf:inst1|HDO[3]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.584 ns  ; XM0_ADDR[17] ; host_itf:inst1|HDO[14]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.583 ns  ; XM0_ADDR[11] ; host_itf:inst1|HDO[13]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.581 ns  ; XM0_ADDR[18] ; host_itf:inst1|HDO[9]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.570 ns  ; XM0_ADDR[18] ; host_itf:inst1|HDO[4]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.566 ns  ; XM0_ADDR[3]  ; host_itf:inst1|HDO[6]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.566 ns  ; XM0_ADDR[3]  ; host_itf:inst1|HDO[7]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.552 ns  ; XM0_ADDR[14] ; host_itf:inst1|HDO[6]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.552 ns  ; XM0_ADDR[14] ; host_itf:inst1|HDO[7]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.536 ns  ; XM0_ADDR[17] ; host_itf:inst1|HDO[11]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.533 ns  ; XM0_ADDR[9]  ; host_itf:inst1|HDO[13]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.525 ns  ; XM0_ADDR[8]  ; host_itf:inst1|HDO[2]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.520 ns  ; XM0_ADDR[16] ; host_itf:inst1|HDO[15]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.510 ns  ; XM0_ADDR[17] ; host_itf:inst1|HDO[10]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.504 ns  ; XM0_ADDR[17] ; host_itf:inst1|HDO[0]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.498 ns  ; XM0_ADDR[17] ; host_itf:inst1|HDO[12]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.496 ns  ; XM0_ADDR[17] ; host_itf:inst1|HDO[5]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.488 ns  ; XM0_ADDR[10] ; host_itf:inst1|HDO[1]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.462 ns  ; XM0_ADDR[19] ; host_itf:inst1|HDO[15]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.457 ns  ; XM0_ADDR[17] ; host_itf:inst1|HDO[8]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.451 ns  ; XM0_ADDR[18] ; host_itf:inst1|x8800_0040[0]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.451 ns  ; XM0_ADDR[18] ; host_itf:inst1|x8800_0040[3]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.440 ns  ; XM0_ADDR[11] ; host_itf:inst1|HDO[15]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.435 ns  ; XM0_ADDR[16] ; host_itf:inst1|HDO[14]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.410 ns  ; XM0_ADDR[0]  ; host_itf:inst1|HDO[2]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.410 ns  ; XM0_ADDR[17] ; host_itf:inst1|HDO[9]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.401 ns  ; XM0_ADDR[8]  ; host_itf:inst1|HDO[3]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.399 ns  ; XM0_ADDR[17] ; host_itf:inst1|HDO[4]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.390 ns  ; XM0_ADDR[9]  ; host_itf:inst1|HDO[15]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.387 ns  ; XM0_ADDR[12] ; host_itf:inst1|HDO[6]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.387 ns  ; XM0_ADDR[12] ; host_itf:inst1|HDO[7]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.387 ns  ; XM0_ADDR[16] ; host_itf:inst1|HDO[11]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.384 ns  ; XM0_ADDR[10] ; host_itf:inst1|HDO[13]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.377 ns  ; XM0_ADDR[19] ; host_itf:inst1|HDO[14]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.368 ns  ; XM0_ADDR[2]  ; host_itf:inst1|HDO[2]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.361 ns  ; XM0_ADDR[16] ; host_itf:inst1|HDO[10]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.355 ns  ; XM0_ADDR[11] ; host_itf:inst1|HDO[14]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.355 ns  ; XM0_ADDR[16] ; host_itf:inst1|HDO[0]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.349 ns  ; XM0_ADDR[16] ; host_itf:inst1|HDO[12]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.347 ns  ; XM0_ADDR[16] ; host_itf:inst1|HDO[5]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.338 ns  ; XM0_ADDR[18] ; host_itf:inst1|x8800_0042[4]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.338 ns  ; XM0_ADDR[18] ; host_itf:inst1|x8800_0042[15] ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.338 ns  ; XM0_ADDR[18] ; host_itf:inst1|x8800_0042[14] ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.329 ns  ; XM0_ADDR[19] ; host_itf:inst1|HDO[11]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.308 ns  ; XM0_ADDR[16] ; host_itf:inst1|HDO[8]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.307 ns  ; XM0_ADDR[11] ; host_itf:inst1|HDO[11]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.305 ns  ; XM0_ADDR[9]  ; host_itf:inst1|HDO[14]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.303 ns  ; XM0_ADDR[19] ; host_itf:inst1|HDO[10]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.301 ns  ; XM0_ADDR[15] ; host_itf:inst1|HDO[6]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.301 ns  ; XM0_ADDR[15] ; host_itf:inst1|HDO[7]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.297 ns  ; XM0_ADDR[19] ; host_itf:inst1|HDO[0]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.291 ns  ; XM0_ADDR[19] ; host_itf:inst1|HDO[12]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.289 ns  ; XM0_ADDR[19] ; host_itf:inst1|HDO[5]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.288 ns  ; XM0_ADDR[8]  ; host_itf:inst1|HDO[1]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.286 ns  ; XM0_ADDR[0]  ; host_itf:inst1|HDO[3]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.281 ns  ; XM0_ADDR[11] ; host_itf:inst1|HDO[10]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.281 ns  ; XM0_ADDR[18] ; host_itf:inst1|x8800_00F0[8]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.281 ns  ; XM0_ADDR[18] ; host_itf:inst1|x8800_00F0[10] ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.281 ns  ; XM0_ADDR[18] ; host_itf:inst1|x8800_00F0[9]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.281 ns  ; XM0_ADDR[18] ; host_itf:inst1|x8800_00F0[6]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.281 ns  ; XM0_ADDR[18] ; host_itf:inst1|x8800_00F0[3]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.281 ns  ; XM0_ADDR[18] ; host_itf:inst1|x8800_00F0[2]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.281 ns  ; XM0_ADDR[18] ; host_itf:inst1|x8800_00F0[1]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.281 ns  ; XM0_ADDR[18] ; host_itf:inst1|x8800_00F0[7]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.281 ns  ; XM0_ADDR[18] ; host_itf:inst1|x8800_00F0[13] ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.281 ns  ; XM0_ADDR[18] ; host_itf:inst1|x8800_00F0[12] ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.281 ns  ; XM0_ADDR[18] ; host_itf:inst1|x8800_00F0[11] ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.280 ns  ; XM0_ADDR[17] ; host_itf:inst1|x8800_0040[0]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.280 ns  ; XM0_ADDR[17] ; host_itf:inst1|x8800_0040[3]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.275 ns  ; XM0_ADDR[11] ; host_itf:inst1|HDO[0]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.269 ns  ; XM0_ADDR[11] ; host_itf:inst1|HDO[12]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.267 ns  ; XM0_ADDR[11] ; host_itf:inst1|HDO[5]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.261 ns  ; XM0_ADDR[16] ; host_itf:inst1|HDO[9]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.257 ns  ; XM0_ADDR[9]  ; host_itf:inst1|HDO[11]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.250 ns  ; XM0_ADDR[16] ; host_itf:inst1|HDO[4]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.250 ns  ; XM0_ADDR[19] ; host_itf:inst1|HDO[8]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.244 ns  ; XM0_ADDR[2]  ; host_itf:inst1|HDO[3]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.241 ns  ; XM0_ADDR[10] ; host_itf:inst1|HDO[15]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.231 ns  ; XM0_ADDR[9]  ; host_itf:inst1|HDO[10]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.228 ns  ; XM0_ADDR[11] ; host_itf:inst1|HDO[8]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.225 ns  ; XM0_ADDR[9]  ; host_itf:inst1|HDO[0]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.219 ns  ; XM0_ADDR[9]  ; host_itf:inst1|HDO[12]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.217 ns  ; XM0_ADDR[9]  ; host_itf:inst1|HDO[5]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.203 ns  ; XM0_ADDR[19] ; host_itf:inst1|HDO[9]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.192 ns  ; XM0_ADDR[19] ; host_itf:inst1|HDO[4]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.184 ns  ; XM0_ADDR[8]  ; host_itf:inst1|HDO[13]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.181 ns  ; XM0_ADDR[11] ; host_itf:inst1|HDO[9]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.178 ns  ; XM0_ADDR[9]  ; host_itf:inst1|HDO[8]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.173 ns  ; XM0_ADDR[0]  ; host_itf:inst1|HDO[1]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.170 ns  ; XM0_ADDR[11] ; host_itf:inst1|HDO[4]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.167 ns  ; XM0_ADDR[17] ; host_itf:inst1|x8800_0042[4]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.167 ns  ; XM0_ADDR[17] ; host_itf:inst1|x8800_0042[15] ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.167 ns  ; XM0_ADDR[17] ; host_itf:inst1|x8800_0042[14] ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.163 ns  ; XM0_ADDR[13] ; host_itf:inst1|HDO[2]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.156 ns  ; XM0_ADDR[10] ; host_itf:inst1|HDO[14]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.131 ns  ; XM0_ADDR[9]  ; host_itf:inst1|HDO[9]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.131 ns  ; XM0_ADDR[2]  ; host_itf:inst1|HDO[1]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.131 ns  ; XM0_ADDR[16] ; host_itf:inst1|x8800_0040[0]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.131 ns  ; XM0_ADDR[16] ; host_itf:inst1|x8800_0040[3]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.122 ns  ; XM0_ADDR[3]  ; host_itf:inst1|HDO[2]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.120 ns  ; XM0_ADDR[9]  ; host_itf:inst1|HDO[4]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.110 ns  ; XM0_ADDR[17] ; host_itf:inst1|x8800_00F0[8]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.110 ns  ; XM0_ADDR[17] ; host_itf:inst1|x8800_00F0[10] ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.110 ns  ; XM0_ADDR[17] ; host_itf:inst1|x8800_00F0[9]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.110 ns  ; XM0_ADDR[17] ; host_itf:inst1|x8800_00F0[6]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.110 ns  ; XM0_ADDR[17] ; host_itf:inst1|x8800_00F0[3]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.110 ns  ; XM0_ADDR[17] ; host_itf:inst1|x8800_00F0[2]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.110 ns  ; XM0_ADDR[17] ; host_itf:inst1|x8800_00F0[1]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.110 ns  ; XM0_ADDR[17] ; host_itf:inst1|x8800_00F0[7]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.110 ns  ; XM0_ADDR[17] ; host_itf:inst1|x8800_00F0[13] ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.110 ns  ; XM0_ADDR[17] ; host_itf:inst1|x8800_00F0[12] ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.110 ns  ; XM0_ADDR[17] ; host_itf:inst1|x8800_00F0[11] ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.108 ns  ; XM0_ADDR[10] ; host_itf:inst1|HDO[11]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.108 ns  ; XM0_ADDR[14] ; host_itf:inst1|HDO[2]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.084 ns  ; XM0_ADDR[6]  ; host_itf:inst1|HDO[6]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.084 ns  ; XM0_ADDR[6]  ; host_itf:inst1|HDO[7]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.083 ns  ; XM0_ADDR[18] ; host_itf:inst1|x8800_0040[8]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.083 ns  ; XM0_ADDR[18] ; host_itf:inst1|x8800_0040[9]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.083 ns  ; XM0_ADDR[18] ; host_itf:inst1|x8800_0040[6]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.083 ns  ; XM0_ADDR[18] ; host_itf:inst1|x8800_0040[5]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.083 ns  ; XM0_ADDR[18] ; host_itf:inst1|x8800_0040[4]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.083 ns  ; XM0_ADDR[18] ; host_itf:inst1|x8800_0040[7]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.082 ns  ; XM0_ADDR[10] ; host_itf:inst1|HDO[10]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.076 ns  ; XM0_ADDR[10] ; host_itf:inst1|HDO[0]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.073 ns  ; XM0_ADDR[19] ; host_itf:inst1|x8800_0040[0]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.073 ns  ; XM0_ADDR[19] ; host_itf:inst1|x8800_0040[3]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.070 ns  ; XM0_ADDR[10] ; host_itf:inst1|HDO[12]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.069 ns  ; XM0_ADDR[0]  ; host_itf:inst1|HDO[13]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.068 ns  ; XM0_ADDR[10] ; host_itf:inst1|HDO[5]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.051 ns  ; XM0_ADDR[11] ; host_itf:inst1|x8800_0040[0]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.051 ns  ; XM0_ADDR[11] ; host_itf:inst1|x8800_0040[3]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.041 ns  ; XM0_ADDR[8]  ; host_itf:inst1|HDO[15]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.039 ns  ; XM0_ADDR[13] ; host_itf:inst1|HDO[3]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.036 ns  ; XM0_ADDR[18] ; host_itf:inst1|x8800_0040[10] ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.036 ns  ; XM0_ADDR[18] ; host_itf:inst1|x8800_0040[1]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.036 ns  ; XM0_ADDR[18] ; host_itf:inst1|x8800_0040[12] ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.036 ns  ; XM0_ADDR[18] ; host_itf:inst1|x8800_0040[11] ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.029 ns  ; XM0_ADDR[10] ; host_itf:inst1|HDO[8]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.027 ns  ; XM0_ADDR[2]  ; host_itf:inst1|HDO[13]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.018 ns  ; XM0_ADDR[16] ; host_itf:inst1|x8800_0042[4]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.018 ns  ; XM0_ADDR[16] ; host_itf:inst1|x8800_0042[15] ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.018 ns  ; XM0_ADDR[16] ; host_itf:inst1|x8800_0042[14] ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.001 ns  ; XM0_ADDR[9]  ; host_itf:inst1|x8800_0040[0]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; 14.001 ns  ; XM0_ADDR[9]  ; host_itf:inst1|x8800_0040[3]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; 13.998 ns  ; XM0_ADDR[3]  ; host_itf:inst1|HDO[3]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; 13.984 ns  ; XM0_ADDR[14] ; host_itf:inst1|HDO[3]         ; FPGA_CLK ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;              ;                               ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------+-------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------+-------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                       ; To          ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------+-------------+------------+
; N/A                                     ; None                                                ; 30.657 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led4[6] ; led[3]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 30.407 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led7[6] ; led[6]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 29.506 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led6[6] ; led[5]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 29.319 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[2]  ; led[5]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 29.229 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[1]  ; led[5]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 29.218 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[2]  ; led[4]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 29.210 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[3]  ; led[5]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 29.145 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[4]  ; led[5]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 29.128 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[1]  ; led[4]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 29.109 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[3]  ; led[4]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 29.103 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led2[6] ; led[1]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 29.044 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[4]  ; led[4]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 29.002 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led5[4] ; led[4]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 28.910 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[0]  ; led[5]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 28.872 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led8[6] ; led[7]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 28.809 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[0]  ; led[4]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 28.803 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[2]  ; led[1]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 28.773 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led5[6] ; led[4]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 28.713 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[1]  ; led[1]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 28.694 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[3]  ; led[1]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 28.629 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[4]  ; led[1]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 28.463 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led6[4] ; led[5]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 28.424 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[2]  ; led[3]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 28.400 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[0]  ; led[2]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 28.394 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[0]  ; led[1]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 28.378 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led3[4] ; led[2]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 28.351 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[1]  ; led[2]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 28.342 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led3[6] ; led[2]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 28.334 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[1]  ; led[3]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 28.315 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[3]  ; led[3]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 28.293 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led7[0] ; led[6]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 28.250 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[4]  ; led[3]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 28.202 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led6[2] ; led[5]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 28.177 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[2]  ; led[2]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 28.173 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led7[7] ; led[6]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 28.148 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[2]  ; led[0]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 28.115 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[2]  ; led[6]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 28.058 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[1]  ; led[0]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 28.039 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[3]  ; led[0]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 28.025 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[1]  ; led[6]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 28.015 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[0]  ; led[3]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 28.006 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[3]  ; led[6]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 27.987 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[3]  ; led[2]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 27.974 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[4]  ; led[0]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 27.941 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[4]  ; led[6]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 27.875 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[4]  ; led[2]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 27.740 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led6[0] ; led[5]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 27.739 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[0]  ; led[0]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 27.723 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[7]  ; led[6]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 27.706 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[0]  ; led[6]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 27.662 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led4[4] ; led[3]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 27.650 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led5[1] ; led[4]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 27.647 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led2[4] ; led[1]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 27.615 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[7]  ; led[3]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 27.564 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led4[2] ; led[3]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 27.518 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[5]  ; led[5]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 27.417 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[5]  ; led[4]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 27.410 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led7[2] ; led[6]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 27.380 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led3[1] ; led[2]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 27.329 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[5]  ; led[1]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 27.306 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led8[2] ; led[7]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 27.287 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[6]  ; led[5]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 27.221 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[6]  ; led[1]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 27.178 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[5]  ; led[3]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 27.132 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[5]  ; led[2]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 27.114 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led1[4] ; led[0]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 27.112 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[5]  ; led[6]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 27.100 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[6]  ; led[4]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 27.045 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[7]  ; led[5]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 26.972 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[7]  ; led[1]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 26.969 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[2]  ; led[7]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 26.943 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led1[6] ; led[0]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 26.905 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led6[1] ; led[5]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 26.879 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[1]  ; led[7]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 26.860 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[3]  ; led[7]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 26.842 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[6]  ; led[3]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 26.795 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[4]  ; led[7]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 26.793 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led8[4] ; led[7]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 26.789 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led4[7] ; led[3]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 26.758 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[0]  ; led[7]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 26.743 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led1[7] ; led[0]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 26.738 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led3[7] ; led[2]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 26.730 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[7]  ; led[4]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 26.724 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led7[5] ; led[6]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 26.718 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led8[1] ; led[7]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 26.678 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led4[0] ; led[4]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 26.658 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led2[0] ; led[1]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 26.627 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led4[5] ; led[3]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 26.541 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led4[1] ; led[3]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 26.521 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[7]  ; led[0]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 26.521 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led8[0] ; led[7]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 26.503 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[5]  ; led[0]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 26.494 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led5[3] ; led[4]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 26.467 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[6]  ; led[2]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 26.445 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led2[7] ; led[1]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 26.409 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[6]  ; led[6]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 26.395 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[7]  ; led[7]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 26.341 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led4[0] ; led[3]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 26.321 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led7[4] ; led[6]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 26.319 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[6]  ; led[7]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 26.317 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led5[7] ; led[4]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 26.304 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led5[2] ; led[4]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 26.301 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[6]  ; led[0]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 26.277 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led6[7] ; led[5]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 26.255 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led1[1] ; led[0]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 26.234 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led2[2] ; led[1]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 26.228 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led8[7] ; led[7]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 26.213 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[5]  ; led[7]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 26.197 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led2[1] ; led[1]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 26.188 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led6[5] ; led[5]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 26.126 ns  ; led_demo:inst3|led_pwm_gen:pwm_gen|cnt[7]  ; led[2]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 26.066 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led3[0] ; led[2]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 26.028 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led6[3] ; led[5]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 25.819 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led1[3] ; led[0]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 25.730 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led4[3] ; led[3]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 25.628 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led5[5] ; led[4]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 25.621 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led8[5] ; led[7]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 25.568 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led7[1] ; led[6]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 25.443 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led3[3] ; led[2]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 25.397 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led3[5] ; led[2]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 25.387 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led8[3] ; led[7]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 25.346 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led7[3] ; led[6]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 25.310 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led2[3] ; led[1]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 25.290 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led1[5] ; led[0]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 25.169 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led1[2] ; led[0]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 25.121 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led3[2] ; led[2]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 24.994 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led1[0] ; led[0]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 24.806 ns  ; led_demo:inst3|led_clk_gen:clk_gen|led2[5] ; led[1]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 19.518 ns  ; dotmatrix_test:inst6|dot_disp:u0|scan[2]   ; dot_scan[2] ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 19.294 ns  ; dotmatrix_test:inst6|dot_disp:u0|dot_d[4]  ; dot_d[4]    ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 18.973 ns  ; dotmatrix_test:inst6|dot_disp:u0|dot_d[3]  ; dot_d[3]    ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 18.825 ns  ; dotmatrix_test:inst6|dot_disp:u0|dot_d[2]  ; dot_d[2]    ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 18.814 ns  ; dotmatrix_test:inst6|dot_disp:u0|scan[6]   ; dot_scan[6] ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 18.726 ns  ; dotmatrix_test:inst6|dot_disp:u0|dot_d[5]  ; dot_d[5]    ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 18.572 ns  ; dotmatrix_test:inst6|dot_disp:u0|scan[3]   ; dot_scan[3] ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 18.571 ns  ; dotmatrix_test:inst6|dot_disp:u0|scan[9]   ; dot_scan[9] ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 18.449 ns  ; dotmatrix_test:inst6|dot_disp:u0|scan[0]   ; dot_scan[0] ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 18.426 ns  ; dotmatrix_test:inst6|dot_disp:u0|dot_d[1]  ; dot_d[1]    ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 18.319 ns  ; dotmatrix_test:inst6|dot_disp:u0|scan[7]   ; dot_scan[7] ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 18.283 ns  ; dotmatrix_test:inst6|dot_disp:u0|scan[1]   ; dot_scan[1] ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 18.283 ns  ; dotmatrix_test:inst6|dot_disp:u0|scan[4]   ; dot_scan[4] ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 18.278 ns  ; dotmatrix_test:inst6|dot_disp:u0|scan[5]   ; dot_scan[5] ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 18.105 ns  ; lcd_demo:inst8|lcd_data[0]                 ; lcd_data[0] ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 17.935 ns  ; seg_test:inst4|seg_disp[0]                 ; seg_disp[0] ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 17.707 ns  ; lcd_demo:inst8|lcd_data[2]                 ; lcd_data[2] ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 17.668 ns  ; seg_test:inst4|seg_com[0]                  ; seg_com[0]  ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 17.457 ns  ; dotmatrix_test:inst6|dot_disp:u0|scan[8]   ; dot_scan[8] ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 17.349 ns  ; lcd_demo:inst8|lcd_data[1]                 ; lcd_data[1] ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 17.250 ns  ; seg_test:inst4|seg_com[3]                  ; seg_com[3]  ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 17.238 ns  ; lcd_demo:inst8|lcd_data[7]                 ; lcd_data[7] ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 17.169 ns  ; seg_test:inst4|seg_com[2]                  ; seg_com[2]  ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 17.119 ns  ; seg_test:inst4|seg_disp[4]                 ; seg_disp[4] ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 17.021 ns  ; seg_test:inst4|seg_com[1]                  ; seg_com[1]  ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 16.991 ns  ; seg_test:inst4|seg_disp[5]                 ; seg_disp[5] ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 16.977 ns  ; seg_test:inst4|seg_disp[7]                 ; seg_disp[7] ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 16.910 ns  ; lcd_demo:inst8|lcd_e                       ; lcd_e       ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 16.902 ns  ; seg_test:inst4|seg_disp[3]                 ; seg_disp[3] ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 16.900 ns  ; lcd_demo:inst8|lcd_rs                      ; lcd_rs      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 16.846 ns  ; seg_test:inst4|seg_com[5]                  ; seg_com[5]  ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 16.600 ns  ; seg_test:inst4|seg_com[4]                  ; seg_com[4]  ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 16.544 ns  ; lcd_demo:inst8|lcd_data[4]                 ; lcd_data[4] ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 16.542 ns  ; lcd_demo:inst8|lcd_data[3]                 ; lcd_data[3] ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 16.515 ns  ; seg_test:inst4|seg_disp[2]                 ; seg_disp[2] ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 16.431 ns  ; lcd_demo:inst8|lcd_data[6]                 ; lcd_data[6] ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 16.350 ns  ; seg_test:inst4|seg_disp[1]                 ; seg_disp[1] ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 16.041 ns  ; lcd_demo:inst8|lcd_data[5]                 ; lcd_data[5] ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 15.670 ns  ; seg_test:inst4|seg_disp[6]                 ; seg_disp[6] ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 12.911 ns  ; host_itf:inst1|x8800_0042[4]               ; dot_d[4]    ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 12.727 ns  ; host_itf:inst1|x8800_0042[5]               ; dot_d[5]    ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 12.532 ns  ; host_itf:inst1|x8800_00F0[0]               ; led[5]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 12.531 ns  ; host_itf:inst1|x8800_0042[6]               ; dot_d[6]    ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 12.211 ns  ; host_itf:inst1|x8800_00F0[0]               ; dot_d[5]    ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 12.092 ns  ; host_itf:inst1|x8800_00F0[0]               ; led[3]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 12.080 ns  ; host_itf:inst1|x8800_00F0[0]               ; led[2]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 12.067 ns  ; host_itf:inst1|x8800_00F0[0]               ; seg_disp[3] ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 11.926 ns  ; host_itf:inst1|x8800_00F0[0]               ; dot_scan[3] ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 11.910 ns  ; host_itf:inst1|x8800_00F0[0]               ; dot_scan[2] ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 11.873 ns  ; host_itf:inst1|x8800_00F0[0]               ; dot_d[4]    ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 11.820 ns  ; host_itf:inst1|x8800_00F0[0]               ; dot_d[6]    ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 11.812 ns  ; host_itf:inst1|x8800_00F0[0]               ; dot_scan[7] ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 11.784 ns  ; host_itf:inst1|x8800_00F0[0]               ; dot_scan[4] ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 11.772 ns  ; host_itf:inst1|x8800_00F0[0]               ; led[7]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 11.749 ns  ; host_itf:inst1|x8800_00F0[0]               ; dot_scan[5] ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 11.748 ns  ; host_itf:inst1|x8800_00F0[0]               ; dot_scan[9] ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 11.743 ns  ; host_itf:inst1|x8800_00F0[0]               ; dot_scan[6] ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 11.711 ns  ; host_itf:inst1|x8800_00F0[0]               ; dot_d[3]    ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 11.612 ns  ; host_itf:inst1|x8800_00F0[0]               ; led[1]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 11.549 ns  ; host_itf:inst1|x8800_00F0[0]               ; led[4]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 11.302 ns  ; host_itf:inst1|x8800_00F0[0]               ; seg_disp[0] ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 11.300 ns  ; host_itf:inst1|x8800_00F0[0]               ; led[0]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 11.298 ns  ; host_itf:inst1|x8800_00F0[0]               ; seg_disp[2] ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 11.294 ns  ; host_itf:inst1|x8800_00F0[0]               ; dot_scan[1] ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 11.246 ns  ; host_itf:inst1|x8800_00F0[0]               ; led[6]      ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 11.086 ns  ; host_itf:inst1|x8800_00F0[0]               ; dot_d[1]    ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 11.062 ns  ; host_itf:inst1|x8800_00F0[0]               ; dot_scan[0] ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 11.032 ns  ; host_itf:inst1|x8800_00F0[0]               ; dot_d[0]    ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 10.996 ns  ; host_itf:inst1|x8800_00F0[0]               ; seg_disp[7] ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 10.900 ns  ; host_itf:inst1|x8800_00F0[0]               ; dot_scan[8] ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 10.873 ns  ; host_itf:inst1|x8800_00F0[0]               ; seg_com[1]  ; FPGA_CLK   ;
; N/A                                     ; None                                                ; 10.725 ns  ; host_itf:inst1|x8800_00F0[0]               ; seg_com[3]  ; FPGA_CLK   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                            ;             ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------+-------------+------------+


+--------------------------------------------------------------------------+
; tpd                                                                      ;
+-------+-------------------+-----------------+-------------+--------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From        ; To           ;
+-------+-------------------+-----------------+-------------+--------------+
; N/A   ; None              ; 21.636 ns       ; nFPGA_RESET ; led[5]       ;
; N/A   ; None              ; 21.570 ns       ; nFPGA_RESET ; led[1]       ;
; N/A   ; None              ; 21.449 ns       ; nFPGA_RESET ; led[4]       ;
; N/A   ; None              ; 21.191 ns       ; nFPGA_RESET ; led[3]       ;
; N/A   ; None              ; 20.972 ns       ; nFPGA_RESET ; led[6]       ;
; N/A   ; None              ; 20.816 ns       ; nFPGA_RESET ; led[2]       ;
; N/A   ; None              ; 20.668 ns       ; nFPGA_RESET ; led[7]       ;
; N/A   ; None              ; 20.650 ns       ; nFPGA_RESET ; led[0]       ;
; N/A   ; None              ; 14.514 ns       ; CPLD_0      ; XM0_DATA[12] ;
; N/A   ; None              ; 14.514 ns       ; CPLD_0      ; XM0_DATA[0]  ;
; N/A   ; None              ; 14.471 ns       ; CPLD_0      ; XM0_DATA[1]  ;
; N/A   ; None              ; 14.471 ns       ; CPLD_0      ; XM0_DATA[5]  ;
; N/A   ; None              ; 14.471 ns       ; CPLD_0      ; XM0_DATA[9]  ;
; N/A   ; None              ; 14.105 ns       ; CPLD_0      ; XM0_DATA[2]  ;
; N/A   ; None              ; 14.105 ns       ; CPLD_0      ; XM0_DATA[3]  ;
; N/A   ; None              ; 14.062 ns       ; CPLD_0      ; XM0_DATA[4]  ;
; N/A   ; None              ; 13.903 ns       ; CPLD_0      ; XM0_DATA[15] ;
; N/A   ; None              ; 13.888 ns       ; CPLD_0      ; XM0_DATA[14] ;
; N/A   ; None              ; 13.683 ns       ; CPLD_0      ; XM0_DATA[8]  ;
; N/A   ; None              ; 13.666 ns       ; CPLD_0      ; XM0_DATA[7]  ;
; N/A   ; None              ; 13.666 ns       ; CPLD_0      ; XM0_DATA[6]  ;
; N/A   ; None              ; 13.653 ns       ; CPLD_0      ; XM0_DATA[11] ;
; N/A   ; None              ; 13.653 ns       ; CPLD_0      ; XM0_DATA[10] ;
; N/A   ; None              ; 13.162 ns       ; CPLD_0      ; XM0_DATA[13] ;
; N/A   ; None              ; 9.219 ns        ; XM0OEN      ; XM0_DATA[12] ;
; N/A   ; None              ; 9.219 ns        ; XM0OEN      ; XM0_DATA[0]  ;
; N/A   ; None              ; 9.176 ns        ; XM0OEN      ; XM0_DATA[1]  ;
; N/A   ; None              ; 9.176 ns        ; XM0OEN      ; XM0_DATA[5]  ;
; N/A   ; None              ; 9.176 ns        ; XM0OEN      ; XM0_DATA[9]  ;
; N/A   ; None              ; 8.810 ns        ; XM0OEN      ; XM0_DATA[2]  ;
; N/A   ; None              ; 8.810 ns        ; XM0OEN      ; XM0_DATA[3]  ;
; N/A   ; None              ; 8.767 ns        ; XM0OEN      ; XM0_DATA[4]  ;
; N/A   ; None              ; 8.608 ns        ; XM0OEN      ; XM0_DATA[15] ;
; N/A   ; None              ; 8.593 ns        ; XM0OEN      ; XM0_DATA[14] ;
; N/A   ; None              ; 8.388 ns        ; XM0OEN      ; XM0_DATA[8]  ;
; N/A   ; None              ; 8.371 ns        ; XM0OEN      ; XM0_DATA[7]  ;
; N/A   ; None              ; 8.371 ns        ; XM0OEN      ; XM0_DATA[6]  ;
; N/A   ; None              ; 8.358 ns        ; XM0OEN      ; XM0_DATA[11] ;
; N/A   ; None              ; 8.358 ns        ; XM0OEN      ; XM0_DATA[10] ;
; N/A   ; None              ; 7.867 ns        ; XM0OEN      ; XM0_DATA[13] ;
+-------+-------------------+-----------------+-------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+-----------+---------------+-------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From          ; To                            ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+---------------+-------------------------------+----------+
; N/A                                     ; None                                                ; 1.282 ns  ; nFPGA_RESET   ; seg_test:inst4|cnt_segcon[1]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; 1.282 ns  ; nFPGA_RESET   ; seg_test:inst4|cnt_segcon[2]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; 0.530 ns  ; sel_button[1] ; host_itf:inst1|clk_cnt[1]     ; FPGA_CLK ;
; N/A                                     ; None                                                ; 0.528 ns  ; sel_button[1] ; host_itf:inst1|clk_cnt[0]     ; FPGA_CLK ;
; N/A                                     ; None                                                ; 0.455 ns  ; nFPGA_RESET   ; seg_test:inst4|cnt_segcon[0]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; 0.065 ns  ; XM0OEN        ; host_io:inst|re_dly           ; FPGA_CLK ;
; N/A                                     ; None                                                ; 0.049 ns  ; sel_button[1] ; host_itf:inst1|V_SEL          ; FPGA_CLK ;
; N/A                                     ; None                                                ; -0.975 ns ; XM0WEN        ; host_itf:inst1|x8800_0030[3]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -1.211 ns ; XM0OEN        ; host_itf:inst1|HDO[10]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; -1.211 ns ; XM0OEN        ; host_itf:inst1|HDO[9]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; -1.211 ns ; XM0OEN        ; host_itf:inst1|HDO[15]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; -1.211 ns ; XM0OEN        ; host_itf:inst1|HDO[14]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; -1.211 ns ; XM0OEN        ; host_itf:inst1|HDO[13]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; -1.211 ns ; XM0OEN        ; host_itf:inst1|HDO[12]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; -1.211 ns ; XM0OEN        ; host_itf:inst1|HDO[11]        ; FPGA_CLK ;
; N/A                                     ; None                                                ; -1.536 ns ; XM0WEN        ; host_itf:inst1|x8800_0010[15] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -1.619 ns ; XM0WEN        ; host_itf:inst1|x8800_0072[0]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -1.619 ns ; XM0WEN        ; host_itf:inst1|x8800_0072[3]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -1.619 ns ; XM0WEN        ; host_itf:inst1|x8800_0072[2]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -1.619 ns ; XM0WEN        ; host_itf:inst1|x8800_0072[1]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -1.619 ns ; XM0WEN        ; host_itf:inst1|x8800_0072[15] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -1.657 ns ; XM0WEN        ; host_itf:inst1|x8800_0050[0]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -1.657 ns ; XM0WEN        ; host_itf:inst1|x8800_0050[3]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -1.677 ns ; XM0WEN        ; host_itf:inst1|x8800_0030[2]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -1.922 ns ; XM0OEN        ; host_itf:inst1|HDO[2]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.033 ns ; XM0WEN        ; host_itf:inst1|x8800_0030[8]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.033 ns ; XM0WEN        ; host_itf:inst1|x8800_0030[9]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.033 ns ; XM0WEN        ; host_itf:inst1|x8800_0030[6]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.033 ns ; XM0WEN        ; host_itf:inst1|x8800_0030[7]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.046 ns ; XM0WEN        ; host_itf:inst1|x8800_0030[0]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.046 ns ; XM0WEN        ; host_itf:inst1|x8800_0030[5]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.046 ns ; XM0WEN        ; host_itf:inst1|x8800_0030[4]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.046 ns ; XM0WEN        ; host_itf:inst1|x8800_0030[15] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.046 ns ; XM0WEN        ; host_itf:inst1|x8800_0030[14] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.046 ns ; XM0WEN        ; host_itf:inst1|x8800_0030[13] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.079 ns ; XM0WEN        ; host_itf:inst1|x8800_0030[10] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.079 ns ; XM0WEN        ; host_itf:inst1|x8800_0030[12] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.079 ns ; XM0WEN        ; host_itf:inst1|x8800_0030[11] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.103 ns ; XM0WEN        ; host_itf:inst1|x8800_0072[4]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.131 ns ; XM0WEN        ; host_itf:inst1|x8800_00F0[14] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.133 ns ; XM0WEN        ; host_itf:inst1|x8800_00F0[4]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.134 ns ; XM0WEN        ; host_itf:inst1|x8800_00F0[0]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.135 ns ; XM0WEN        ; host_itf:inst1|x8800_00F0[5]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.138 ns ; XM0WEN        ; host_itf:inst1|x8800_00F0[15] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.201 ns ; XM0WEN        ; host_itf:inst1|x8800_0072[5]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.242 ns ; XM0WEN        ; host_itf:inst1|x8800_0042[0]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.242 ns ; XM0WEN        ; host_itf:inst1|x8800_0042[3]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.242 ns ; XM0WEN        ; host_itf:inst1|x8800_0042[2]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.242 ns ; XM0WEN        ; host_itf:inst1|x8800_0042[1]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.285 ns ; XM0WEN        ; host_itf:inst1|x8800_0010[0]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.285 ns ; XM0WEN        ; host_itf:inst1|x8800_0010[2]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.285 ns ; XM0WEN        ; host_itf:inst1|x8800_0010[1]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.285 ns ; XM0WEN        ; host_itf:inst1|x8800_0010[14] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.285 ns ; XM0WEN        ; host_itf:inst1|x8800_0010[12] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.285 ns ; XM0WEN        ; host_itf:inst1|x8800_0010[11] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.294 ns ; XM0OEN        ; host_itf:inst1|HDO[6]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.294 ns ; XM0OEN        ; host_itf:inst1|HDO[7]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.295 ns ; XM0OEN        ; host_itf:inst1|HDO[0]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.295 ns ; XM0OEN        ; host_itf:inst1|HDO[5]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.298 ns ; XM0OEN        ; host_itf:inst1|HDO[1]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.300 ns ; XM0OEN        ; host_itf:inst1|HDO[8]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.300 ns ; XM0OEN        ; host_itf:inst1|HDO[4]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.374 ns ; XM0WEN        ; host_itf:inst1|x8800_0030[1]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.593 ns ; XM0WEN        ; host_itf:inst1|x8800_0042[6]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.593 ns ; XM0WEN        ; host_itf:inst1|x8800_0042[5]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.593 ns ; XM0WEN        ; host_itf:inst1|x8800_0042[7]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.605 ns ; XM0WEN        ; host_itf:inst1|x8800_0042[8]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.608 ns ; XM0WEN        ; host_itf:inst1|x8800_0020[5]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.608 ns ; XM0WEN        ; host_itf:inst1|x8800_0020[4]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.619 ns ; XM0WEN        ; host_itf:inst1|x8800_0032[5]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.619 ns ; XM0WEN        ; host_itf:inst1|x8800_0032[4]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.625 ns ; XM0WEN        ; host_itf:inst1|x8800_0020[8]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.648 ns ; XM0OEN        ; host_itf:inst1|HDO[3]         ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.651 ns ; XM0WEN        ; host_itf:inst1|x8800_0020[0]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.651 ns ; XM0WEN        ; host_itf:inst1|x8800_0020[10] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.651 ns ; XM0WEN        ; host_itf:inst1|x8800_0020[9]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.651 ns ; XM0WEN        ; host_itf:inst1|x8800_0020[15] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.651 ns ; XM0WEN        ; host_itf:inst1|x8800_0020[14] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.651 ns ; XM0WEN        ; host_itf:inst1|x8800_0020[13] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.651 ns ; XM0WEN        ; host_itf:inst1|x8800_0020[11] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.657 ns ; XM0WEN        ; host_itf:inst1|x8800_0032[8]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.657 ns ; XM0WEN        ; host_itf:inst1|x8800_0032[9]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.665 ns ; XM0WEN        ; host_itf:inst1|x8800_0040[2]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.665 ns ; XM0WEN        ; host_itf:inst1|x8800_0040[15] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.665 ns ; XM0WEN        ; host_itf:inst1|x8800_0040[14] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.665 ns ; XM0WEN        ; host_itf:inst1|x8800_0040[13] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.690 ns ; XM0WEN        ; host_itf:inst1|x8800_0050[2]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.690 ns ; XM0WEN        ; host_itf:inst1|x8800_0050[15] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.690 ns ; XM0WEN        ; host_itf:inst1|x8800_0050[14] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.690 ns ; XM0WEN        ; host_itf:inst1|x8800_0050[13] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.962 ns ; XM0WEN        ; host_itf:inst1|x8800_0020[7]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -2.998 ns ; XM0WEN        ; host_itf:inst1|x8800_0032[7]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.000 ns ; XM0WEN        ; host_itf:inst1|x8800_0042[10] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.000 ns ; XM0WEN        ; host_itf:inst1|x8800_0042[9]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.000 ns ; XM0WEN        ; host_itf:inst1|x8800_0042[13] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.000 ns ; XM0WEN        ; host_itf:inst1|x8800_0042[12] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.000 ns ; XM0WEN        ; host_itf:inst1|x8800_0042[11] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.012 ns ; XM0WEN        ; host_itf:inst1|x8800_0032[0]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.012 ns ; XM0WEN        ; host_itf:inst1|x8800_0032[10] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.012 ns ; XM0WEN        ; host_itf:inst1|x8800_0032[15] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.012 ns ; XM0WEN        ; host_itf:inst1|x8800_0032[14] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.012 ns ; XM0WEN        ; host_itf:inst1|x8800_0032[13] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.012 ns ; XM0WEN        ; host_itf:inst1|x8800_0032[11] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.014 ns ; XM0WEN        ; host_itf:inst1|x8800_0020[6]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.016 ns ; XM0WEN        ; host_itf:inst1|x8800_0040[10] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.016 ns ; XM0WEN        ; host_itf:inst1|x8800_0040[1]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.016 ns ; XM0WEN        ; host_itf:inst1|x8800_0040[12] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.016 ns ; XM0WEN        ; host_itf:inst1|x8800_0040[11] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.018 ns ; XM0WEN        ; host_itf:inst1|x8800_0020[3]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.018 ns ; XM0WEN        ; host_itf:inst1|x8800_0020[2]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.018 ns ; XM0WEN        ; host_itf:inst1|x8800_0020[1]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.018 ns ; XM0WEN        ; host_itf:inst1|x8800_0020[12] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.053 ns ; XM0WEN        ; host_itf:inst1|x8800_0032[3]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.053 ns ; XM0WEN        ; host_itf:inst1|x8800_0032[2]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.053 ns ; XM0WEN        ; host_itf:inst1|x8800_0032[1]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.053 ns ; XM0WEN        ; host_itf:inst1|x8800_0032[12] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.059 ns ; XM0WEN        ; host_itf:inst1|x8800_0032[6]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.063 ns ; XM0WEN        ; host_itf:inst1|x8800_0040[8]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.063 ns ; XM0WEN        ; host_itf:inst1|x8800_0040[9]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.063 ns ; XM0WEN        ; host_itf:inst1|x8800_0040[6]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.063 ns ; XM0WEN        ; host_itf:inst1|x8800_0040[5]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.063 ns ; XM0WEN        ; host_itf:inst1|x8800_0040[4]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.063 ns ; XM0WEN        ; host_itf:inst1|x8800_0040[7]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.068 ns ; XM0WEN        ; host_itf:inst1|x8800_0010[8]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.068 ns ; XM0WEN        ; host_itf:inst1|x8800_0010[10] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.068 ns ; XM0WEN        ; host_itf:inst1|x8800_0010[9]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.068 ns ; XM0WEN        ; host_itf:inst1|x8800_0010[6]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.068 ns ; XM0WEN        ; host_itf:inst1|x8800_0010[5]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.068 ns ; XM0WEN        ; host_itf:inst1|x8800_0010[4]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.068 ns ; XM0WEN        ; host_itf:inst1|x8800_0010[3]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.068 ns ; XM0WEN        ; host_itf:inst1|x8800_0010[7]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.068 ns ; XM0WEN        ; host_itf:inst1|x8800_0010[13] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.159 ns ; XM0WEN        ; host_itf:inst1|x8800_0050[10] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.159 ns ; XM0WEN        ; host_itf:inst1|x8800_0050[1]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.159 ns ; XM0WEN        ; host_itf:inst1|x8800_0050[12] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.159 ns ; XM0WEN        ; host_itf:inst1|x8800_0050[11] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.167 ns ; XM0WEN        ; host_itf:inst1|x8800_0050[8]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.167 ns ; XM0WEN        ; host_itf:inst1|x8800_0050[9]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.167 ns ; XM0WEN        ; host_itf:inst1|x8800_0050[6]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.167 ns ; XM0WEN        ; host_itf:inst1|x8800_0050[5]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.167 ns ; XM0WEN        ; host_itf:inst1|x8800_0050[4]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.167 ns ; XM0WEN        ; host_itf:inst1|x8800_0050[7]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.296 ns ; XM0_DATA[11]  ; host_io:inst|Hdi[11]          ; CPLD_0   ;
; N/A                                     ; None                                                ; -3.352 ns ; XM0_DATA[13]  ; host_io:inst|Hdi[13]          ; CPLD_0   ;
; N/A                                     ; None                                                ; -3.363 ns ; XM0WEN        ; host_itf:inst1|x8800_00F0[9]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.364 ns ; XM0WEN        ; host_itf:inst1|x8800_00F0[2]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.366 ns ; XM0WEN        ; host_itf:inst1|x8800_00F0[11] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.367 ns ; XM0WEN        ; host_itf:inst1|x8800_00F0[10] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.371 ns ; XM0WEN        ; host_itf:inst1|x8800_00F0[8]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.371 ns ; XM0WEN        ; host_itf:inst1|x8800_00F0[1]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.372 ns ; XM0WEN        ; host_itf:inst1|x8800_00F0[13] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.373 ns ; XM0WEN        ; host_itf:inst1|x8800_00F0[6]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.374 ns ; XM0WEN        ; host_itf:inst1|x8800_00F0[7]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.374 ns ; XM0WEN        ; host_itf:inst1|x8800_00F0[12] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.375 ns ; XM0WEN        ; host_itf:inst1|x8800_00F0[3]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.378 ns ; XM0WEN        ; host_itf:inst1|x8800_0042[4]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.378 ns ; XM0WEN        ; host_itf:inst1|x8800_0042[15] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.378 ns ; XM0WEN        ; host_itf:inst1|x8800_0042[14] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.407 ns ; XM0WEN        ; host_itf:inst1|x8800_0072[8]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.407 ns ; XM0WEN        ; host_itf:inst1|x8800_0072[10] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.407 ns ; XM0WEN        ; host_itf:inst1|x8800_0072[9]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.407 ns ; XM0WEN        ; host_itf:inst1|x8800_0072[6]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.407 ns ; XM0WEN        ; host_itf:inst1|x8800_0072[7]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.407 ns ; XM0WEN        ; host_itf:inst1|x8800_0072[14] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.407 ns ; XM0WEN        ; host_itf:inst1|x8800_0072[13] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.407 ns ; XM0WEN        ; host_itf:inst1|x8800_0072[12] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.407 ns ; XM0WEN        ; host_itf:inst1|x8800_0072[11] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.431 ns ; XM0WEN        ; host_itf:inst1|x8800_0040[0]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.431 ns ; XM0WEN        ; host_itf:inst1|x8800_0040[3]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.452 ns ; XM0_DATA[7]   ; host_io:inst|Hdi[7]           ; CPLD_0   ;
; N/A                                     ; None                                                ; -3.467 ns ; XM0_DATA[2]   ; host_io:inst|Hdi[2]           ; CPLD_0   ;
; N/A                                     ; None                                                ; -3.580 ns ; XM0_DATA[15]  ; host_io:inst|Hdi[15]          ; CPLD_0   ;
; N/A                                     ; None                                                ; -3.605 ns ; XM0WEN        ; host_itf:inst1|x8800_00D0[8]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.605 ns ; XM0WEN        ; host_itf:inst1|x8800_00D0[0]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.605 ns ; XM0WEN        ; host_itf:inst1|x8800_00D0[6]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.605 ns ; XM0WEN        ; host_itf:inst1|x8800_00D0[5]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.605 ns ; XM0WEN        ; host_itf:inst1|x8800_00D0[4]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.605 ns ; XM0WEN        ; host_itf:inst1|x8800_00D0[3]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.605 ns ; XM0WEN        ; host_itf:inst1|x8800_00D0[2]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.605 ns ; XM0WEN        ; host_itf:inst1|x8800_00D0[1]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.605 ns ; XM0WEN        ; host_itf:inst1|x8800_00D0[7]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -3.609 ns ; XM0_DATA[10]  ; host_io:inst|Hdi[10]          ; CPLD_0   ;
; N/A                                     ; None                                                ; -3.643 ns ; XM0_DATA[8]   ; host_io:inst|Hdi[8]           ; CPLD_0   ;
; N/A                                     ; None                                                ; -3.737 ns ; XM0_DATA[12]  ; host_io:inst|Hdi[12]          ; CPLD_0   ;
; N/A                                     ; None                                                ; -3.750 ns ; XM0_DATA[14]  ; host_io:inst|Hdi[14]          ; CPLD_0   ;
; N/A                                     ; None                                                ; -3.819 ns ; XM0_DATA[6]   ; host_io:inst|Hdi[6]           ; CPLD_0   ;
; N/A                                     ; None                                                ; -4.007 ns ; XM0WEN        ; host_itf:inst1|x8800_00C0[0]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -4.007 ns ; XM0WEN        ; host_itf:inst1|x8800_00C0[5]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -4.007 ns ; XM0WEN        ; host_itf:inst1|x8800_00C0[2]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -4.007 ns ; XM0WEN        ; host_itf:inst1|x8800_00C0[15] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -4.007 ns ; XM0WEN        ; host_itf:inst1|x8800_00C0[14] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -4.007 ns ; XM0WEN        ; host_itf:inst1|x8800_00C0[13] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -4.007 ns ; XM0WEN        ; host_itf:inst1|x8800_00C0[12] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -4.069 ns ; XM0_DATA[4]   ; host_io:inst|Hdi[4]           ; CPLD_0   ;
; N/A                                     ; None                                                ; -4.103 ns ; XM0_DATA[1]   ; host_io:inst|Hdi[1]           ; CPLD_0   ;
; N/A                                     ; None                                                ; -4.204 ns ; XM0_DATA[3]   ; host_io:inst|Hdi[3]           ; CPLD_0   ;
; N/A                                     ; None                                                ; -4.273 ns ; XM0WEN        ; host_itf:inst1|x8800_00E0[8]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -4.273 ns ; XM0WEN        ; host_itf:inst1|x8800_00E0[10] ; FPGA_CLK ;
; N/A                                     ; None                                                ; -4.273 ns ; XM0WEN        ; host_itf:inst1|x8800_00E0[9]  ; FPGA_CLK ;
; N/A                                     ; None                                                ; -4.273 ns ; XM0WEN        ; host_itf:inst1|x8800_00E0[6]  ; FPGA_CLK ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;               ;                               ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+---------------+-------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Mon May 02 17:23:15 2011
Info: Command: quartus_tan --read_settings_files=on --write_settings_files=off M3 -c M3 --speed=8
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Started post-fitting delay annotation
Warning: Found 108 output pins without output pin load capacitance assignment
    Info: Pin "XM0_DATA[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "XM0_DATA[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "XM0_DATA[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "XM0_DATA[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "XM0_DATA[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "XM0_DATA[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "XM0_DATA[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "XM0_DATA[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "XM0_DATA[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "XM0_DATA[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "XM0_DATA[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "XM0_DATA[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "XM0_DATA[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "XM0_DATA[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "XM0_DATA[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "XM0_DATA[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "lcd_e" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "lcd_rs" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "lcd_rw" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "piezo" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_nOE" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_nWE" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_nCS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dot_d[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dot_d[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dot_d[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dot_d[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dot_d[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dot_d[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dot_d[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dot_scan[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dot_scan[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dot_scan[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dot_scan[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dot_scan[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dot_scan[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dot_scan[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dot_scan[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dot_scan[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "dot_scan[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "key_scan[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "key_scan[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "key_scan[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "key_scan[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "lcd_data[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "lcd_data[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "lcd_data[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "lcd_data[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "lcd_data[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "lcd_data[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "lcd_data[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "lcd_data[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "led[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "led[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "led[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "led[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "led[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "led[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "led[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "led[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "seg_com[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "seg_com[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "seg_com[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "seg_com[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "seg_com[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "seg_com[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "seg_disp[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "seg_disp[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "seg_disp[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "seg_disp[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "seg_disp[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "seg_disp[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "seg_disp[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "seg_disp[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DATA[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DATA[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DATA[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DATA[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DATA[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DATA[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DATA[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DATA[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DATA[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DATA[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DATA[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DATA[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DATA[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DATA[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DATA[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DATA[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "FPGA_CLK" is an undefined clock
    Info: Assuming node "CPLD_0" is an undefined clock
Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "CLK_div_gen:inst2|BCLK_3KHz" as buffer
    Info: Detected ripple clock "dotmatrix_test:inst6|clk_20h" as buffer
    Info: Detected ripple clock "CLK_div_gen:inst2|BCLK_1KHz" as buffer
    Info: Detected ripple clock "CLK_div_gen:inst2|BCLK_1MHz" as buffer
    Info: Detected ripple clock "led_demo:inst3|led_clk_gen:clk_gen|clk_cnt[1]" as buffer
    Info: Detected ripple clock "led_demo:inst3|led_clk_gen:clk_gen|led_clk" as buffer
    Info: Detected ripple clock "led_demo:inst3|led_pwm_gen:pwm_gen|fclk" as buffer
    Info: Detected ripple clock "led_demo:inst3|led_clk_gen:clk_gen|iclk" as buffer
Info: Clock "FPGA_CLK" has Internal fmax of 162.31 MHz between source register "seg_test:inst4|sec_b[2]" and destination register "seg_test:inst4|sec_e[3]" (period= 6.161 ns)
    Info: + Longest register to register delay is 5.928 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y15_N5; Fanout = 12; REG Node = 'seg_test:inst4|sec_b[2]'
        Info: 2: + IC(0.893 ns) + CELL(0.499 ns) = 1.392 ns; Loc. = LCCOMB_X18_Y15_N28; Fanout = 2; COMB Node = 'seg_test:inst4|Equal2~0'
        Info: 3: + IC(1.480 ns) + CELL(0.206 ns) = 3.078 ns; Loc. = LCCOMB_X16_Y16_N28; Fanout = 7; COMB Node = 'seg_test:inst4|process_4~0'
        Info: 4: + IC(1.139 ns) + CELL(0.206 ns) = 4.423 ns; Loc. = LCCOMB_X15_Y15_N24; Fanout = 5; COMB Node = 'seg_test:inst4|process_5~0'
        Info: 5: + IC(0.650 ns) + CELL(0.855 ns) = 5.928 ns; Loc. = LCFF_X16_Y15_N9; Fanout = 9; REG Node = 'seg_test:inst4|sec_e[3]'
        Info: Total cell delay = 1.766 ns ( 29.79 % )
        Info: Total interconnect delay = 4.162 ns ( 70.21 % )
    Info: - Smallest clock skew is 0.031 ns
        Info: + Shortest clock path from clock "FPGA_CLK" to destination register is 9.135 ns
            Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 4; CLK Node = 'FPGA_CLK'
            Info: 2: + IC(2.431 ns) + CELL(0.970 ns) = 4.481 ns; Loc. = LCFF_X26_Y17_N9; Fanout = 3; REG Node = 'CLK_div_gen:inst2|BCLK_1KHz'
            Info: 3: + IC(3.056 ns) + CELL(0.000 ns) = 7.537 ns; Loc. = CLKCTRL_G5; Fanout = 104; COMB Node = 'CLK_div_gen:inst2|BCLK_1KHz~clkctrl'
            Info: 4: + IC(0.932 ns) + CELL(0.666 ns) = 9.135 ns; Loc. = LCFF_X16_Y15_N9; Fanout = 9; REG Node = 'seg_test:inst4|sec_e[3]'
            Info: Total cell delay = 2.716 ns ( 29.73 % )
            Info: Total interconnect delay = 6.419 ns ( 70.27 % )
        Info: - Longest clock path from clock "FPGA_CLK" to source register is 9.104 ns
            Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 4; CLK Node = 'FPGA_CLK'
            Info: 2: + IC(2.431 ns) + CELL(0.970 ns) = 4.481 ns; Loc. = LCFF_X26_Y17_N9; Fanout = 3; REG Node = 'CLK_div_gen:inst2|BCLK_1KHz'
            Info: 3: + IC(3.056 ns) + CELL(0.000 ns) = 7.537 ns; Loc. = CLKCTRL_G5; Fanout = 104; COMB Node = 'CLK_div_gen:inst2|BCLK_1KHz~clkctrl'
            Info: 4: + IC(0.901 ns) + CELL(0.666 ns) = 9.104 ns; Loc. = LCFF_X18_Y15_N5; Fanout = 12; REG Node = 'seg_test:inst4|sec_b[2]'
            Info: Total cell delay = 2.716 ns ( 29.83 % )
            Info: Total interconnect delay = 6.388 ns ( 70.17 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: No valid register-to-register data paths exist for clock "CPLD_0"
Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock "FPGA_CLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "CLK_div_gen:inst2|CNT_1MHz[4]" and destination pin or register "CLK_div_gen:inst2|BCLK_1MHz" for clock "FPGA_CLK" (Hold time is 17 ps)
    Info: + Largest clock skew is 1.371 ns
        Info: + Longest clock path from clock "FPGA_CLK" to destination register is 4.177 ns
            Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 4; CLK Node = 'FPGA_CLK'
            Info: 2: + IC(2.431 ns) + CELL(0.666 ns) = 4.177 ns; Loc. = LCFF_X26_Y17_N5; Fanout = 3; REG Node = 'CLK_div_gen:inst2|BCLK_1MHz'
            Info: Total cell delay = 1.746 ns ( 41.80 % )
            Info: Total interconnect delay = 2.431 ns ( 58.20 % )
        Info: - Shortest clock path from clock "FPGA_CLK" to source register is 2.806 ns
            Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 4; CLK Node = 'FPGA_CLK'
            Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.219 ns; Loc. = CLKCTRL_G2; Fanout = 276; COMB Node = 'FPGA_CLK~clkctrl'
            Info: 3: + IC(0.921 ns) + CELL(0.666 ns) = 2.806 ns; Loc. = LCFF_X26_Y17_N7; Fanout = 2; REG Node = 'CLK_div_gen:inst2|CNT_1MHz[4]'
            Info: Total cell delay = 1.746 ns ( 62.22 % )
            Info: Total interconnect delay = 1.060 ns ( 37.78 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 1.356 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y17_N7; Fanout = 2; REG Node = 'CLK_div_gen:inst2|CNT_1MHz[4]'
        Info: 2: + IC(0.449 ns) + CELL(0.206 ns) = 0.655 ns; Loc. = LCCOMB_X26_Y17_N30; Fanout = 4; COMB Node = 'CLK_div_gen:inst2|Equal0~0'
        Info: 3: + IC(0.387 ns) + CELL(0.206 ns) = 1.248 ns; Loc. = LCCOMB_X26_Y17_N4; Fanout = 1; COMB Node = 'CLK_div_gen:inst2|BCLK_1MHz~0'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.356 ns; Loc. = LCFF_X26_Y17_N5; Fanout = 3; REG Node = 'CLK_div_gen:inst2|BCLK_1MHz'
        Info: Total cell delay = 0.520 ns ( 38.35 % )
        Info: Total interconnect delay = 0.836 ns ( 61.65 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "host_itf:inst1|HDO[6]" (data pin = "XM0_ADDR[18]", clock pin = "FPGA_CLK") is 15.768 ns
    Info: + Longest pin to register delay is 18.580 ns
        Info: 1: + IC(0.000 ns) + CELL(0.925 ns) = 0.925 ns; Loc. = PIN_G16; Fanout = 1; PIN Node = 'XM0_ADDR[18]'
        Info: 2: + IC(5.666 ns) + CELL(0.529 ns) = 7.120 ns; Loc. = LCCOMB_X33_Y12_N16; Fanout = 1; COMB Node = 'host_itf:inst1|Equal1~0'
        Info: 3: + IC(1.850 ns) + CELL(0.614 ns) = 9.584 ns; Loc. = LCCOMB_X25_Y14_N4; Fanout = 60; COMB Node = 'host_itf:inst1|Equal1~4'
        Info: 4: + IC(1.914 ns) + CELL(0.206 ns) = 11.704 ns; Loc. = LCCOMB_X21_Y10_N24; Fanout = 4; COMB Node = 'host_itf:inst1|Equal13~1'
        Info: 5: + IC(2.817 ns) + CELL(0.651 ns) = 15.172 ns; Loc. = LCCOMB_X26_Y12_N2; Fanout = 16; COMB Node = 'host_itf:inst1|WideNor0~5'
        Info: 6: + IC(2.676 ns) + CELL(0.624 ns) = 18.472 ns; Loc. = LCCOMB_X23_Y11_N22; Fanout = 1; COMB Node = 'host_itf:inst1|Selector9~14'
        Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 18.580 ns; Loc. = LCFF_X23_Y11_N23; Fanout = 2; REG Node = 'host_itf:inst1|HDO[6]'
        Info: Total cell delay = 3.657 ns ( 19.68 % )
        Info: Total interconnect delay = 14.923 ns ( 80.32 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "FPGA_CLK" to destination register is 2.772 ns
        Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 4; CLK Node = 'FPGA_CLK'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.219 ns; Loc. = CLKCTRL_G2; Fanout = 276; COMB Node = 'FPGA_CLK~clkctrl'
        Info: 3: + IC(0.887 ns) + CELL(0.666 ns) = 2.772 ns; Loc. = LCFF_X23_Y11_N23; Fanout = 2; REG Node = 'host_itf:inst1|HDO[6]'
        Info: Total cell delay = 1.746 ns ( 62.99 % )
        Info: Total interconnect delay = 1.026 ns ( 37.01 % )
Info: tco from clock "FPGA_CLK" to destination pin "led[3]" through register "led_demo:inst3|led_clk_gen:clk_gen|led4[6]" is 30.657 ns
    Info: + Longest clock path from clock "FPGA_CLK" to source register is 16.678 ns
        Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 4; CLK Node = 'FPGA_CLK'
        Info: 2: + IC(2.431 ns) + CELL(0.970 ns) = 4.481 ns; Loc. = LCFF_X26_Y17_N5; Fanout = 3; REG Node = 'CLK_div_gen:inst2|BCLK_1MHz'
        Info: 3: + IC(2.165 ns) + CELL(0.970 ns) = 7.616 ns; Loc. = LCFF_X16_Y12_N31; Fanout = 3; REG Node = 'led_demo:inst3|led_clk_gen:clk_gen|clk_cnt[1]'
        Info: 4: + IC(0.393 ns) + CELL(0.970 ns) = 8.979 ns; Loc. = LCFF_X16_Y12_N27; Fanout = 2; REG Node = 'led_demo:inst3|led_clk_gen:clk_gen|led_clk'
        Info: 5: + IC(0.689 ns) + CELL(0.970 ns) = 10.638 ns; Loc. = LCFF_X15_Y12_N11; Fanout = 2; REG Node = 'led_demo:inst3|led_pwm_gen:pwm_gen|fclk'
        Info: 6: + IC(1.482 ns) + CELL(0.970 ns) = 13.090 ns; Loc. = LCFF_X13_Y9_N25; Fanout = 1; REG Node = 'led_demo:inst3|led_clk_gen:clk_gen|iclk'
        Info: 7: + IC(2.015 ns) + CELL(0.000 ns) = 15.105 ns; Loc. = CLKCTRL_G0; Fanout = 67; COMB Node = 'led_demo:inst3|led_clk_gen:clk_gen|iclk~clkctrl'
        Info: 8: + IC(0.907 ns) + CELL(0.666 ns) = 16.678 ns; Loc. = LCFF_X17_Y12_N19; Fanout = 1; REG Node = 'led_demo:inst3|led_clk_gen:clk_gen|led4[6]'
        Info: Total cell delay = 6.596 ns ( 39.55 % )
        Info: Total interconnect delay = 10.082 ns ( 60.45 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 13.675 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y12_N19; Fanout = 1; REG Node = 'led_demo:inst3|led_clk_gen:clk_gen|led4[6]'
        Info: 2: + IC(2.459 ns) + CELL(0.206 ns) = 2.665 ns; Loc. = LCCOMB_X16_Y12_N2; Fanout = 1; COMB Node = 'led_demo:inst3|led_pwm_gen:pwm_gen|led[3]~30'
        Info: 3: + IC(1.379 ns) + CELL(0.206 ns) = 4.250 ns; Loc. = LCCOMB_X22_Y12_N8; Fanout = 1; COMB Node = 'led_demo:inst3|led_pwm_gen:pwm_gen|led[3]~31'
        Info: 4: + IC(1.434 ns) + CELL(0.624 ns) = 6.308 ns; Loc. = LCCOMB_X21_Y11_N16; Fanout = 1; COMB Node = 'led_demo:inst3|led_pwm_gen:pwm_gen|led[3]~33'
        Info: 5: + IC(1.129 ns) + CELL(0.651 ns) = 8.088 ns; Loc. = LCCOMB_X21_Y14_N0; Fanout = 1; COMB Node = 'data_CONT:inst5|LED_D[3]~4'
        Info: 6: + IC(2.391 ns) + CELL(3.196 ns) = 13.675 ns; Loc. = PIN_C6; Fanout = 0; PIN Node = 'led[3]'
        Info: Total cell delay = 4.883 ns ( 35.71 % )
        Info: Total interconnect delay = 8.792 ns ( 64.29 % )
Info: Longest tpd from source pin "nFPGA_RESET" to destination pin "led[5]" is 21.636 ns
    Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_R7; Fanout = 297; PIN Node = 'nFPGA_RESET'
    Info: 2: + IC(7.256 ns) + CELL(0.370 ns) = 8.540 ns; Loc. = LCCOMB_X16_Y12_N6; Fanout = 4; COMB Node = 'led_demo:inst3|led_pwm_gen:pwm_gen|led~2'
    Info: 3: + IC(1.466 ns) + CELL(0.206 ns) = 10.212 ns; Loc. = LCCOMB_X19_Y13_N12; Fanout = 1; COMB Node = 'led_demo:inst3|led_pwm_gen:pwm_gen|pwm[5]~8'
    Info: 4: + IC(1.113 ns) + CELL(0.370 ns) = 11.695 ns; Loc. = LCCOMB_X19_Y11_N6; Fanout = 8; COMB Node = 'led_demo:inst3|led_pwm_gen:pwm_gen|pwm[5]~9'
    Info: 5: + IC(1.932 ns) + CELL(0.624 ns) = 14.251 ns; Loc. = LCCOMB_X21_Y11_N28; Fanout = 1; COMB Node = 'led_demo:inst3|led_pwm_gen:pwm_gen|led[5]~19'
    Info: 6: + IC(0.373 ns) + CELL(0.624 ns) = 15.248 ns; Loc. = LCCOMB_X21_Y11_N0; Fanout = 1; COMB Node = 'data_CONT:inst5|LED_D[5]~2'
    Info: 7: + IC(3.192 ns) + CELL(3.196 ns) = 21.636 ns; Loc. = PIN_E6; Fanout = 0; PIN Node = 'led[5]'
    Info: Total cell delay = 6.304 ns ( 29.14 % )
    Info: Total interconnect delay = 15.332 ns ( 70.86 % )
Info: th for register "seg_test:inst4|cnt_segcon[1]" (data pin = "nFPGA_RESET", clock pin = "FPGA_CLK") is 1.282 ns
    Info: + Longest clock path from clock "FPGA_CLK" to destination register is 9.134 ns
        Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 4; CLK Node = 'FPGA_CLK'
        Info: 2: + IC(2.431 ns) + CELL(0.970 ns) = 4.481 ns; Loc. = LCFF_X26_Y17_N9; Fanout = 3; REG Node = 'CLK_div_gen:inst2|BCLK_1KHz'
        Info: 3: + IC(3.056 ns) + CELL(0.000 ns) = 7.537 ns; Loc. = CLKCTRL_G5; Fanout = 104; COMB Node = 'CLK_div_gen:inst2|BCLK_1KHz~clkctrl'
        Info: 4: + IC(0.931 ns) + CELL(0.666 ns) = 9.134 ns; Loc. = LCFF_X14_Y15_N3; Fanout = 28; REG Node = 'seg_test:inst4|cnt_segcon[1]'
        Info: Total cell delay = 2.716 ns ( 29.74 % )
        Info: Total interconnect delay = 6.418 ns ( 70.26 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 8.158 ns
        Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_R7; Fanout = 297; PIN Node = 'nFPGA_RESET'
        Info: 2: + IC(6.389 ns) + CELL(0.855 ns) = 8.158 ns; Loc. = LCFF_X14_Y15_N3; Fanout = 28; REG Node = 'seg_test:inst4|cnt_segcon[1]'
        Info: Total cell delay = 1.769 ns ( 21.68 % )
        Info: Total interconnect delay = 6.389 ns ( 78.32 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 250 megabytes
    Info: Processing ended: Mon May 02 17:23:17 2011
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


