#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000180dcb7fd20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000180dcb86c80 .scope module, "orientation_tb" "orientation_tb" 3 4;
 .timescale -9 -12;
P_00000180dcb7aa20 .param/l "WIDTH" 0 3 5, +C4<00000000000000000000000000001000>;
v00000180dcbe68e0_0 .net "bin_out", 2 0, v00000180dcb74930_0;  1 drivers
v00000180dcbe6b60_0 .var "center_addr_x", 1 0;
v00000180dcbe6f20_0 .var "center_addr_y", 1 0;
v00000180dcbe7d80_0 .var "clk_in", 0 0;
v00000180dcbe7880_0 .var "rst_in", 0 0;
v00000180dcbe80a0_0 .var "valid_in", 0 0;
v00000180dcbe7ba0_0 .net "valid_out", 0 0, v00000180dcb749d0_0;  1 drivers
v00000180dcbe7420_0 .var "x_pixel_in", 7 0;
v00000180dcbe7e20_0 .net "x_pixel_out", 7 0, L_00000180dcb72630;  1 drivers
v00000180dcbe7740_0 .net "x_read_addr", 3 0, v00000180dcb74a70_0;  1 drivers
v00000180dcbe7240_0 .net "x_read_addr_valid", 0 0, v00000180dcb74110_0;  1 drivers
v00000180dcbe72e0_0 .var "x_write_addr", 3 0;
v00000180dcbe8640_0 .var "x_write_valid", 0 0;
v00000180dcbe6840_0 .var "y_pixel_in", 7 0;
v00000180dcbe6980_0 .net "y_pixel_out", 7 0, L_00000180dcb71ec0;  1 drivers
v00000180dcbe6e80_0 .net "y_read_addr", 3 0, v00000180dcbca710_0;  1 drivers
v00000180dcbe7ec0_0 .net "y_read_addr_valid", 0 0, v00000180dcbc9d10_0;  1 drivers
v00000180dcbe6fc0_0 .var "y_write_addr", 3 0;
v00000180dcbe8460_0 .var "y_write_valid", 0 0;
S_00000180dcb86e10 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 282, 3 282 0, S_00000180dcb86c80;
 .timescale -9 -12;
v00000180dcb73cb0_0 .var/2s "i", 31 0;
S_00000180dcb4a150 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 283, 3 283 0, S_00000180dcb86e10;
 .timescale -9 -12;
v00000180dcb744d0_0 .var/2s "j", 31 0;
S_00000180dcb4a2e0 .scope module, "orientation" "gradient_orientation" 3 77, 4 5 0, S_00000180dcb86c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 4 "x_read_addr";
    .port_info 3 /OUTPUT 1 "x_read_addr_valid";
    .port_info 4 /INPUT 8 "x_pixel_in";
    .port_info 5 /OUTPUT 4 "y_read_addr";
    .port_info 6 /OUTPUT 1 "y_read_addr_valid";
    .port_info 7 /INPUT 8 "y_pixel_in";
    .port_info 8 /INPUT 2 "center_addr_x";
    .port_info 9 /INPUT 2 "center_addr_y";
    .port_info 10 /INPUT 1 "valid_in";
    .port_info 11 /OUTPUT 1 "valid_out";
    .port_info 12 /OUTPUT 3 "bin_out";
    .port_info 13 /OUTPUT 2 "state_num";
P_00000180dcacbdf0 .param/l "BIT_DEPTH" 0 4 8, +C4<00000000000000000000000000001000>;
P_00000180dcacbe28 .param/l "HEIGHT" 0 4 7, +C4<00000000000000000000000000000100>;
P_00000180dcacbe60 .param/l "WIDTH" 0 4 6, +C4<00000000000000000000000000000100>;
enum00000180dcb59de0 .enum2/s (32)
   "IDLE" 0,
   "READ_X" 1,
   "READ_Y" 2,
   "OUTPUT" 3
 ;
L_00000180dcbe8ad8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000180dcb73d50_0 .net/2u *"_ivl_0", 7 0, L_00000180dcbe8ad8;  1 drivers
L_00000180dcbe8b20 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000180dcb74890_0 .net/2u *"_ivl_4", 7 0, L_00000180dcbe8b20;  1 drivers
v00000180dcb74930_0 .var "bin_out", 2 0;
v00000180dcb73df0_0 .net "center_addr_x", 1 0, v00000180dcbe6b60_0;  1 drivers
v00000180dcb742f0_0 .net "center_addr_y", 1 0, v00000180dcbe6f20_0;  1 drivers
v00000180dcb73e90_0 .net "clk_in", 0 0, v00000180dcbe7d80_0;  1 drivers
v00000180dcb73f30_0 .net "rst_in", 0 0, v00000180dcbe7880_0;  1 drivers
v00000180dcb74570_0 .var/2s "state", 31 0;
v00000180dcb74610_0 .var "state_num", 1 0;
v00000180dcb74070_0 .net "valid_in", 0 0, v00000180dcbe80a0_0;  1 drivers
v00000180dcb749d0_0 .var "valid_out", 0 0;
v00000180dcb741b0_0 .var "x_grad", 7 0;
v00000180dcb73fd0_0 .net "x_grad_neg", 7 0, L_00000180dcbe6a20;  1 drivers
v00000180dcb74b10_0 .net "x_pixel_in", 7 0, L_00000180dcb72630;  alias, 1 drivers
v00000180dcb74a70_0 .var "x_read_addr", 3 0;
v00000180dcb74110_0 .var "x_read_addr_valid", 0 0;
v00000180dcb74390_0 .var "x_read_addr_valid_pipe", 1 0;
v00000180dcbcac10_0 .var "y_grad", 7 0;
v00000180dcbca170_0 .net "y_grad_neg", 7 0, L_00000180dcbe7920;  1 drivers
v00000180dcbc9090_0 .net "y_pixel_in", 7 0, L_00000180dcb71ec0;  alias, 1 drivers
v00000180dcbca710_0 .var "y_read_addr", 3 0;
v00000180dcbc9d10_0 .var "y_read_addr_valid", 0 0;
v00000180dcbc9ef0_0 .var "y_read_addr_valid_pipe", 1 0;
E_00000180dcb7a860 .event posedge, v00000180dcb73e90_0;
E_00000180dcb7a4e0 .event anyedge, v00000180dcb74570_0;
L_00000180dcbe6a20 .arith/sub 8, L_00000180dcbe8ad8, v00000180dcb741b0_0;
L_00000180dcbe7920 .arith/sub 8, L_00000180dcbe8b20, v00000180dcbcac10_0;
S_00000180dcae2ce0 .scope module, "x_grad" "xilinx_true_dual_port_read_first_2_clock_ram" 3 32, 5 10 0, S_00000180dcb86c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "addra";
    .port_info 1 /INPUT 4 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_00000180dcb6eb10 .param/str "INIT_FILE" 0 5 14, "\000";
P_00000180dcb6eb48 .param/l "RAM_DEPTH" 0 5 12, +C4<0000000000000000000000000000000000000000000000000000000000010000>;
P_00000180dcb6eb80 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_00000180dcb6ebb8 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v00000180dcbca350 .array "BRAM", 0 15, 7 0;
v00000180dcbca0d0_0 .net "addra", 3 0, v00000180dcbe72e0_0;  1 drivers
v00000180dcbca7b0_0 .net "addrb", 3 0, v00000180dcb74a70_0;  alias, 1 drivers
v00000180dcbc9630_0 .net "clka", 0 0, v00000180dcbe7d80_0;  alias, 1 drivers
v00000180dcbca530_0 .net "clkb", 0 0, v00000180dcbe7d80_0;  alias, 1 drivers
v00000180dcbc9f90_0 .net "dina", 7 0, v00000180dcbe7420_0;  1 drivers
o00000180dcb87848 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000180dcbc9130_0 .net "dinb", 7 0, o00000180dcb87848;  0 drivers
v00000180dcbc91d0_0 .net "douta", 7 0, L_00000180dcb721d0;  1 drivers
v00000180dcbc96d0_0 .net "doutb", 7 0, L_00000180dcb72630;  alias, 1 drivers
L_00000180dcbe8850 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000180dcbca030_0 .net "ena", 0 0, L_00000180dcbe8850;  1 drivers
L_00000180dcbe8898 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000180dcbc9810_0 .net "enb", 0 0, L_00000180dcbe8898;  1 drivers
v00000180dcbca5d0_0 .var/i "idx", 31 0;
v00000180dcbca2b0_0 .var "ram_data_a", 7 0;
v00000180dcbc9270_0 .var "ram_data_b", 7 0;
L_00000180dcbe88e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000180dcbc9310_0 .net "regcea", 0 0, L_00000180dcbe88e0;  1 drivers
L_00000180dcbe8928 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000180dcbc9e50_0 .net "regceb", 0 0, L_00000180dcbe8928;  1 drivers
v00000180dcbca850_0 .net "rsta", 0 0, v00000180dcbe7880_0;  alias, 1 drivers
v00000180dcbca3f0_0 .net "rstb", 0 0, v00000180dcbe7880_0;  alias, 1 drivers
v00000180dcbc9770_0 .net "wea", 0 0, v00000180dcbe8640_0;  1 drivers
L_00000180dcbe8808 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000180dcbc98b0_0 .net "web", 0 0, L_00000180dcbe8808;  1 drivers
S_00000180dcae2e70 .scope function.vec4.u32, "clogb2" "clogb2" 5 113, 5 113 0, S_00000180dcae2ce0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_00000180dcae2e70
v00000180dcbc9450_0 .var/i "depth", 31 0;
TD_orientation_tb.x_grad.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v00000180dcbc9450_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v00000180dcbc9450_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000180dcbc9450_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_00000180dcae3000 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 49, 5 49 0, S_00000180dcae2ce0;
 .timescale -9 -12;
v00000180dcbc9590_0 .var/i "ram_index", 31 0;
S_00000180dcbe6020 .scope generate, "output_register" "output_register" 5 81, 5 81 0, S_00000180dcae2ce0;
 .timescale -9 -12;
L_00000180dcb721d0 .functor BUFZ 8, v00000180dcbca670_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000180dcb72630 .functor BUFZ 8, v00000180dcbca210_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000180dcbca670_0 .var "douta_reg", 7 0;
v00000180dcbca210_0 .var "doutb_reg", 7 0;
S_00000180dcbe61b0 .scope module, "y_grad" "xilinx_true_dual_port_read_first_2_clock_ram" 3 53, 5 10 0, S_00000180dcb86c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "addra";
    .port_info 1 /INPUT 4 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_00000180dcb5c9a0 .param/str "INIT_FILE" 0 5 14, "\000";
P_00000180dcb5c9d8 .param/l "RAM_DEPTH" 0 5 12, +C4<0000000000000000000000000000000000000000000000000000000000010000>;
P_00000180dcb5ca10 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_00000180dcb5ca48 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v00000180dcbca990 .array "BRAM", 0 15, 7 0;
v00000180dcbca490_0 .net "addra", 3 0, v00000180dcbe6fc0_0;  1 drivers
v00000180dcbc99f0_0 .net "addrb", 3 0, v00000180dcbca710_0;  alias, 1 drivers
v00000180dcbc9a90_0 .net "clka", 0 0, v00000180dcbe7d80_0;  alias, 1 drivers
v00000180dcbcab70_0 .net "clkb", 0 0, v00000180dcbe7d80_0;  alias, 1 drivers
v00000180dcbc9b30_0 .net "dina", 7 0, v00000180dcbe6840_0;  1 drivers
o00000180dcb87ea8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000180dcbcae90_0 .net "dinb", 7 0, o00000180dcb87ea8;  0 drivers
v00000180dcbcaf30_0 .net "douta", 7 0, L_00000180dcb72400;  1 drivers
v00000180dcbc9bd0_0 .net "doutb", 7 0, L_00000180dcb71ec0;  alias, 1 drivers
L_00000180dcbe89b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000180dcbcacb0_0 .net "ena", 0 0, L_00000180dcbe89b8;  1 drivers
L_00000180dcbe8a00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000180dcbc9db0_0 .net "enb", 0 0, L_00000180dcbe8a00;  1 drivers
v00000180dcbcaa30_0 .var/i "idx", 31 0;
v00000180dcbcaad0_0 .var "ram_data_a", 7 0;
v00000180dcbcad50_0 .var "ram_data_b", 7 0;
L_00000180dcbe8a48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000180dcbe7a60_0 .net "regcea", 0 0, L_00000180dcbe8a48;  1 drivers
L_00000180dcbe8a90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000180dcbe7100_0 .net "regceb", 0 0, L_00000180dcbe8a90;  1 drivers
v00000180dcbe6de0_0 .net "rsta", 0 0, v00000180dcbe7880_0;  alias, 1 drivers
v00000180dcbe7f60_0 .net "rstb", 0 0, v00000180dcbe7880_0;  alias, 1 drivers
v00000180dcbe7b00_0 .net "wea", 0 0, v00000180dcbe8460_0;  1 drivers
L_00000180dcbe8970 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000180dcbe83c0_0 .net "web", 0 0, L_00000180dcbe8970;  1 drivers
S_00000180dcbe6340 .scope function.vec4.u32, "clogb2" "clogb2" 5 113, 5 113 0, S_00000180dcbe61b0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_00000180dcbe6340
v00000180dcbc93b0_0 .var/i "depth", 31 0;
TD_orientation_tb.y_grad.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v00000180dcbc93b0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v00000180dcbc93b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000180dcbc93b0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_00000180dcbe64d0 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 49, 5 49 0, S_00000180dcbe61b0;
 .timescale -9 -12;
v00000180dcbc9950_0 .var/i "ram_index", 31 0;
S_00000180dcbe6660 .scope generate, "output_register" "output_register" 5 81, 5 81 0, S_00000180dcbe61b0;
 .timescale -9 -12;
L_00000180dcb72400 .functor BUFZ 8, v00000180dcbca8f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000180dcb71ec0 .functor BUFZ 8, v00000180dcbcadf0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000180dcbca8f0_0 .var "douta_reg", 7 0;
v00000180dcbcadf0_0 .var "doutb_reg", 7 0;
    .scope S_00000180dcae3000;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000180dcbc9590_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000180dcbc9590_0;
    %pad/s 64;
    %cmpi/s 16, 0, 64;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v00000180dcbc9590_0;
    %store/vec4a v00000180dcbca350, 4, 0;
    %load/vec4 v00000180dcbc9590_0;
    %addi 1, 0, 32;
    %store/vec4 v00000180dcbc9590_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_00000180dcbe6020;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000180dcbca670_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000180dcbca210_0, 0, 8;
    %end;
    .thread T_3, $init;
    .scope S_00000180dcbe6020;
T_4 ;
    %wait E_00000180dcb7a860;
    %load/vec4 v00000180dcbca850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000180dcbca670_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000180dcbc9310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v00000180dcbca2b0_0;
    %assign/vec4 v00000180dcbca670_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000180dcbe6020;
T_5 ;
    %wait E_00000180dcb7a860;
    %load/vec4 v00000180dcbca3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000180dcbca210_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000180dcbc9e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v00000180dcbc9270_0;
    %assign/vec4 v00000180dcbca210_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000180dcae2ce0;
T_6 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000180dcbca2b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000180dcbc9270_0, 0, 8;
    %end;
    .thread T_6, $init;
    .scope S_00000180dcae2ce0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000180dcbca5d0_0, 0, 32;
T_7.0 ;
    %load/vec4 v00000180dcbca5d0_0;
    %pad/s 64;
    %cmpi/s 16, 0, 64;
    %jmp/0xz T_7.1, 5;
    %vpi_call/w 5 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000180dcbca350, v00000180dcbca5d0_0 > {0 0 0};
    %load/vec4 v00000180dcbca5d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000180dcbca5d0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_00000180dcae2ce0;
T_8 ;
    %wait E_00000180dcb7a860;
    %load/vec4 v00000180dcbca030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v00000180dcbc9770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v00000180dcbc9f90_0;
    %load/vec4 v00000180dcbca0d0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000180dcbca350, 0, 4;
T_8.2 ;
    %load/vec4 v00000180dcbca0d0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000180dcbca350, 4;
    %assign/vec4 v00000180dcbca2b0_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000180dcae2ce0;
T_9 ;
    %wait E_00000180dcb7a860;
    %load/vec4 v00000180dcbc9810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v00000180dcbc98b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v00000180dcbc9130_0;
    %load/vec4 v00000180dcbca7b0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000180dcbca350, 0, 4;
T_9.2 ;
    %load/vec4 v00000180dcbca7b0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000180dcbca350, 4;
    %assign/vec4 v00000180dcbc9270_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000180dcbe64d0;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000180dcbc9950_0, 0, 32;
T_10.0 ;
    %load/vec4 v00000180dcbc9950_0;
    %pad/s 64;
    %cmpi/s 16, 0, 64;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v00000180dcbc9950_0;
    %store/vec4a v00000180dcbca990, 4, 0;
    %load/vec4 v00000180dcbc9950_0;
    %addi 1, 0, 32;
    %store/vec4 v00000180dcbc9950_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_00000180dcbe6660;
T_11 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000180dcbca8f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000180dcbcadf0_0, 0, 8;
    %end;
    .thread T_11, $init;
    .scope S_00000180dcbe6660;
T_12 ;
    %wait E_00000180dcb7a860;
    %load/vec4 v00000180dcbe6de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000180dcbca8f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000180dcbe7a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v00000180dcbcaad0_0;
    %assign/vec4 v00000180dcbca8f0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000180dcbe6660;
T_13 ;
    %wait E_00000180dcb7a860;
    %load/vec4 v00000180dcbe7f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000180dcbcadf0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000180dcbe7100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v00000180dcbcad50_0;
    %assign/vec4 v00000180dcbcadf0_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000180dcbe61b0;
T_14 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000180dcbcaad0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000180dcbcad50_0, 0, 8;
    %end;
    .thread T_14, $init;
    .scope S_00000180dcbe61b0;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000180dcbcaa30_0, 0, 32;
T_15.0 ;
    %load/vec4 v00000180dcbcaa30_0;
    %pad/s 64;
    %cmpi/s 16, 0, 64;
    %jmp/0xz T_15.1, 5;
    %vpi_call/w 5 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000180dcbca990, v00000180dcbcaa30_0 > {0 0 0};
    %load/vec4 v00000180dcbcaa30_0;
    %addi 1, 0, 32;
    %store/vec4 v00000180dcbcaa30_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %end;
    .thread T_15;
    .scope S_00000180dcbe61b0;
T_16 ;
    %wait E_00000180dcb7a860;
    %load/vec4 v00000180dcbcacb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v00000180dcbe7b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v00000180dcbc9b30_0;
    %load/vec4 v00000180dcbca490_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000180dcbca990, 0, 4;
T_16.2 ;
    %load/vec4 v00000180dcbca490_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000180dcbca990, 4;
    %assign/vec4 v00000180dcbcaad0_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000180dcbe61b0;
T_17 ;
    %wait E_00000180dcb7a860;
    %load/vec4 v00000180dcbc9db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v00000180dcbe83c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v00000180dcbcae90_0;
    %load/vec4 v00000180dcbc99f0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000180dcbca990, 0, 4;
T_17.2 ;
    %load/vec4 v00000180dcbc99f0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000180dcbca990, 4;
    %assign/vec4 v00000180dcbcad50_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_00000180dcb4a2e0;
T_18 ;
Ewait_0 .event/or E_00000180dcb7a4e0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v00000180dcb74570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %jmp T_18.4;
T_18.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000180dcb74610_0, 0, 2;
    %jmp T_18.4;
T_18.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000180dcb74610_0, 0, 2;
    %jmp T_18.4;
T_18.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000180dcb74610_0, 0, 2;
    %jmp T_18.4;
T_18.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000180dcb74610_0, 0, 2;
    %jmp T_18.4;
T_18.4 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_00000180dcb4a2e0;
T_19 ;
    %wait E_00000180dcb7a860;
    %load/vec4 v00000180dcb74110_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000180dcb74390_0, 4, 5;
    %load/vec4 v00000180dcb74390_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000180dcb74390_0, 4, 5;
    %load/vec4 v00000180dcbc9d10_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000180dcbc9ef0_0, 4, 5;
    %load/vec4 v00000180dcbc9ef0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000180dcbc9ef0_0, 4, 5;
    %jmp T_19;
    .thread T_19;
    .scope S_00000180dcb4a2e0;
T_20 ;
    %wait E_00000180dcb7a860;
    %load/vec4 v00000180dcb73f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000180dcb74570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000180dcb74110_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000180dcb74a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000180dcbc9d10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000180dcbca710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000180dcb749d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000180dcb74930_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000180dcb74110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000180dcb74110_0, 0;
T_20.2 ;
    %load/vec4 v00000180dcbc9d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000180dcbc9d10_0, 0;
T_20.4 ;
    %load/vec4 v00000180dcb749d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000180dcb749d0_0, 0;
T_20.6 ;
    %load/vec4 v00000180dcb74570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_20.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_20.11, 6;
    %jmp T_20.12;
T_20.8 ;
    %load/vec4 v00000180dcb74070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.13, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000180dcb74570_0, 0;
    %load/vec4 v00000180dcb73df0_0;
    %pad/u 32;
    %load/vec4 v00000180dcb742f0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %pad/u 4;
    %assign/vec4 v00000180dcb74a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000180dcb74110_0, 0;
T_20.13 ;
    %jmp T_20.12;
T_20.9 ;
    %load/vec4 v00000180dcb74390_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.15, 8;
    %load/vec4 v00000180dcb74b10_0;
    %assign/vec4 v00000180dcb741b0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v00000180dcb74570_0, 0;
    %load/vec4 v00000180dcb73df0_0;
    %pad/u 32;
    %load/vec4 v00000180dcb742f0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %pad/u 4;
    %assign/vec4 v00000180dcbca710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000180dcbc9d10_0, 0;
T_20.15 ;
    %jmp T_20.12;
T_20.10 ;
    %load/vec4 v00000180dcbc9ef0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.17, 8;
    %load/vec4 v00000180dcbc9090_0;
    %assign/vec4 v00000180dcbcac10_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v00000180dcb74570_0, 0;
T_20.17 ;
    %jmp T_20.12;
T_20.11 ;
    %load/vec4 v00000180dcb741b0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.21, 4;
    %load/vec4 v00000180dcbcac10_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.19, 8;
    %load/vec4 v00000180dcb741b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.24, 4;
    %load/vec4 v00000180dcbcac10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_20.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.22, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000180dcb74930_0, 0;
    %jmp T_20.23;
T_20.22 ;
    %load/vec4 v00000180dcbcac10_0;
    %load/vec4 v00000180dcb741b0_0;
    %cmp/u;
    %jmp/0xz  T_20.25, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000180dcb74930_0, 0;
    %jmp T_20.26;
T_20.25 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000180dcb74930_0, 0;
T_20.26 ;
T_20.23 ;
T_20.19 ;
    %load/vec4 v00000180dcb741b0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.29, 4;
    %load/vec4 v00000180dcbcac10_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.27, 8;
    %load/vec4 v00000180dcb741b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.32, 4;
    %load/vec4 v00000180dcbcac10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.30, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000180dcb74930_0, 0;
    %jmp T_20.31;
T_20.30 ;
    %load/vec4 v00000180dcb73fd0_0;
    %load/vec4 v00000180dcbcac10_0;
    %cmp/u;
    %jmp/0xz  T_20.33, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000180dcb74930_0, 0;
    %jmp T_20.34;
T_20.33 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000180dcb74930_0, 0;
T_20.34 ;
T_20.31 ;
T_20.27 ;
    %load/vec4 v00000180dcb741b0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.37, 4;
    %load/vec4 v00000180dcbcac10_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.37;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.35, 8;
    %load/vec4 v00000180dcb741b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.40, 4;
    %load/vec4 v00000180dcbcac10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_20.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.38, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v00000180dcb74930_0, 0;
    %jmp T_20.39;
T_20.38 ;
    %load/vec4 v00000180dcbca170_0;
    %load/vec4 v00000180dcb73fd0_0;
    %cmp/u;
    %jmp/0xz  T_20.41, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000180dcb74930_0, 0;
    %jmp T_20.42;
T_20.41 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v00000180dcb74930_0, 0;
T_20.42 ;
T_20.39 ;
T_20.35 ;
    %load/vec4 v00000180dcb741b0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.45, 4;
    %load/vec4 v00000180dcbcac10_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.43, 8;
    %load/vec4 v00000180dcb741b0_0;
    %load/vec4 v00000180dcbca170_0;
    %cmp/u;
    %jmp/0xz  T_20.46, 5;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v00000180dcb74930_0, 0;
    %jmp T_20.47;
T_20.46 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v00000180dcb74930_0, 0;
T_20.47 ;
T_20.43 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000180dcb749d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000180dcb74570_0, 0;
    %jmp T_20.12;
T_20.12 ;
    %pop/vec4 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000180dcb86c80;
T_21 ;
    %delay 5000, 0;
    %load/vec4 v00000180dcbe7d80_0;
    %nor/r;
    %store/vec4 v00000180dcbe7d80_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_00000180dcb86c80;
T_22 ;
    %vpi_call/w 3 97 "$dumpfile", "orientation.vcd" {0 0 0};
    %vpi_call/w 3 98 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000180dcb86c80 {0 0 0};
    %vpi_call/w 3 99 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180dcbe7d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180dcbe7880_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v00000180dcbe7420_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v00000180dcbe6840_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000180dcbe72e0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000180dcbe6fc0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180dcbe8640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180dcbe8460_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180dcbe8640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180dcbe8460_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v00000180dcbe7420_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v00000180dcbe6840_0, 0, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000180dcbe72e0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000180dcbe6fc0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180dcbe8640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180dcbe8460_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180dcbe8640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180dcbe8460_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000180dcbe7420_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v00000180dcbe6840_0, 0, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000180dcbe72e0_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000180dcbe6fc0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180dcbe8640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180dcbe8460_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180dcbe8640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180dcbe8460_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v00000180dcbe7420_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v00000180dcbe6840_0, 0, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000180dcbe72e0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000180dcbe6fc0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180dcbe8640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180dcbe8460_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180dcbe8640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180dcbe8460_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v00000180dcbe7420_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000180dcbe6840_0, 0, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000180dcbe72e0_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000180dcbe6fc0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180dcbe8640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180dcbe8460_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180dcbe8640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180dcbe8460_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000180dcbe7420_0, 0, 8;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v00000180dcbe6840_0, 0, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000180dcbe72e0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000180dcbe6fc0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180dcbe8640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180dcbe8460_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180dcbe8640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180dcbe8460_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v00000180dcbe7420_0, 0, 8;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v00000180dcbe6840_0, 0, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000180dcbe72e0_0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000180dcbe6fc0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180dcbe8640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180dcbe8460_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180dcbe8640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180dcbe8460_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v00000180dcbe7420_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000180dcbe6840_0, 0, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000180dcbe72e0_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000180dcbe6fc0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180dcbe8640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180dcbe8460_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180dcbe8640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180dcbe8460_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v00000180dcbe7420_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000180dcbe6840_0, 0, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000180dcbe72e0_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000180dcbe6fc0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180dcbe8640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180dcbe8460_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180dcbe8640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180dcbe8460_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v00000180dcbe7420_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v00000180dcbe6840_0, 0, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v00000180dcbe72e0_0, 0, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v00000180dcbe6fc0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180dcbe8640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180dcbe8460_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180dcbe8640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180dcbe8460_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000180dcbe7420_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v00000180dcbe6840_0, 0, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v00000180dcbe72e0_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v00000180dcbe6fc0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180dcbe8640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180dcbe8460_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180dcbe8640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180dcbe8460_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000180dcbe7420_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v00000180dcbe6840_0, 0, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v00000180dcbe72e0_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v00000180dcbe6fc0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180dcbe8640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180dcbe8460_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180dcbe8640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180dcbe8460_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000180dcbe7420_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000180dcbe6840_0, 0, 8;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v00000180dcbe72e0_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v00000180dcbe6fc0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180dcbe8640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180dcbe8460_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180dcbe8640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180dcbe8460_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000180dcbe7420_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000180dcbe6840_0, 0, 8;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v00000180dcbe72e0_0, 0, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v00000180dcbe6fc0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180dcbe8640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180dcbe8460_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180dcbe8640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180dcbe8460_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000180dcbe7420_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000180dcbe6840_0, 0, 8;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v00000180dcbe72e0_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v00000180dcbe6fc0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180dcbe8640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180dcbe8460_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180dcbe8640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180dcbe8460_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v00000180dcbe7420_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000180dcbe6840_0, 0, 8;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000180dcbe72e0_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000180dcbe6fc0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180dcbe8640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180dcbe8460_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180dcbe8640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180dcbe8460_0, 0, 1;
    %delay 20000, 0;
    %fork t_1, S_00000180dcb86e10;
    %jmp t_0;
    .scope S_00000180dcb86e10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000180dcb73cb0_0, 0, 32;
T_22.0 ;
    %load/vec4 v00000180dcb73cb0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_22.1, 5;
    %fork t_3, S_00000180dcb4a150;
    %jmp t_2;
    .scope S_00000180dcb4a150;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000180dcb744d0_0, 0, 32;
T_22.2 ;
    %load/vec4 v00000180dcb744d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_22.3, 5;
    %load/vec4 v00000180dcb744d0_0;
    %pad/s 2;
    %store/vec4 v00000180dcbe6b60_0, 0, 2;
    %load/vec4 v00000180dcb73cb0_0;
    %pad/s 2;
    %store/vec4 v00000180dcbe6f20_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000180dcbe80a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000180dcbe80a0_0, 0, 1;
    %delay 100000, 0;
    %vpi_call/w 3 290 "$display", "Bin ", v00000180dcbe68e0_0 {0 0 0};
    %load/vec4 v00000180dcb744d0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v00000180dcb744d0_0, 0, 32;
    %jmp T_22.2;
T_22.3 ;
    %end;
    .scope S_00000180dcb86e10;
t_2 %join;
    %load/vec4 v00000180dcb73cb0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v00000180dcb73cb0_0, 0, 32;
    %jmp T_22.0;
T_22.1 ;
    %end;
    .scope S_00000180dcb86c80;
t_0 %join;
    %vpi_call/w 3 294 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 295 "$finish" {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "sim/orientation_tb.sv";
    "hdl/gradient_orientation.sv";
    "hdl/xilinx_true_dual_port_read_first_2_clock_ram.v";
