`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 06/07/2023 05:38:27 PM
// Design Name: 
// Module Name: main_TB
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module main_TB();

logic RST_TB;
logic CLK_TB;
logic [15:0] SWITCHES_TB;

logic [15:0] LEDS_TB;
logic [7:0] SEGMENTS_TB;
logic [3:0] DISP_EN_TB;

final_main UUT ();


endmodule
