// Seed: 1343571431
module module_0 (
    input wand id_0,
    input uwire void id_1,
    input wor id_2,
    input uwire id_3
    , id_5
);
  id_6 :
  assert property (@(posedge 1) 1) id_5 = 1;
  assign module_1.type_7 = 0;
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    input tri id_2,
    output uwire id_3,
    input tri0 id_4,
    output wor id_5,
    input tri1 id_6,
    input tri0 id_7,
    input supply1 id_8,
    input wor id_9,
    output tri0 id_10,
    input tri0 id_11,
    input tri0 id_12,
    input wand id_13,
    input tri1 void id_14,
    input tri0 id_15
    , id_26,
    input wor id_16,
    input uwire id_17,
    input wire id_18,
    output tri0 id_19,
    output wire id_20,
    input wor id_21,
    input wire id_22,
    output tri1 id_23,
    output supply0 id_24
);
  wire id_27;
  assign id_27 = id_26;
  module_0 modCall_1 (
      id_18,
      id_11,
      id_14,
      id_11
  );
endmodule
