<!DOCTYPE html>

<html class="NDPage NDContentPage"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><title>test_register_block_sql_db.sv</title><link rel="stylesheet" type="text/css" href="../../../../styles/main.css" /><script type="text/javascript" src="../../../../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../../../../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.3.1 -->

<body onload="NDLoader.OnLoad('Content');">

<script type="text/javascript">var q = window.location.search;if (q.startsWith("?Theme=")){var t = q.slice(7);var e = t.indexOf(";");if (e != -1){  t = t.slice(0, e);  }document.documentElement.classList.add(t + "Theme")}</script>

<a name="test_register_block_sql_db.sv"></a><a name="Topic69"></a><div class="CTopic TFile LSystemVerilog first">
 <div class="CTitle">test_register_block_sql_db.sv</div>
 <div class="CBody"><p>Copyright (c) 2025 IC Verimeter. All rights reserved.</p><p>Licensed under the MIT License.</p><p>See LICENSE file in the project root for full license information.</p><p>Description: UVM test for REGBUS protocol with SQLite database integration</p></div>
</div>

<a name="test_register_block_sql_db"></a><a name="Topic70"></a><div class="CTopic TClass LSystemVerilog">
 <div class="CTitle">test_register_block_sql_db</div>
 <div class="NDClassPrototype HasParents" id="NDClassPrototype70"><div class="CPEntry Parent TClass"><div class="CPName">uvm_test</div></div><div class="CPEntry TClass Current"><div class="CPName">test_register_block_sql_db</div></div></div>
 <div class="CBody"><p>UVM test for REGBUS protocol with SQLite database integration</p><p>This test demonstrates the use of SVDB (SystemVerilog Database) for dynamic register testing with SQLite database integration. It creates the testbench environment and runs the SVDB dynamic sequence to test register operations.</p><p>Inherits: uvm_test</p></div>
</div>

<a name="test_register_block_sql_db.Functions"></a><a name="Topic71"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Functions</div>
</div>

<a name="test_register_block_sql_db.new"></a><a name="Topic72"></a><div class="CTopic TFunction LSystemVerilog">
 <div class="CTitle">new</div>
 <div id="NDPrototype72" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="4" data-NarrowColumnCount="3"><div class="PBeforeParameters" data-WideGridArea="1/1/3/2" data-NarrowGridArea="1/1/2/4" style="grid-area:1/1/3/2"><span class="SHKeyword">function</span> new(</div><div class="PType InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3"><span class="SHKeyword">string</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">name,</div><div class="PType InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3">uvm_component&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">parent</div><div class="PAfterParameters" data-WideGridArea="2/4/3/5" data-NarrowGridArea="4/1/5/4" style="grid-area:2/4/3/5">)</div></div></div></div>
 <div class="CBody"><p>Constructor for the SQLite database test</p><div class="CHeading">Parameters</div><table class="CDefinitionList"><tr><td class="CDLEntry">name<div class="CDLParameterType"><span class="SHKeyword">string</span></div></td><td class="CDLDefinition"><p>Name of the test instance</p></td></tr><tr><td class="CDLEntry">parent<div class="CDLParameterType">uvm_component</div></td><td class="CDLDefinition"><p>Parent component in the UVM hierarchy</p></td></tr></table></div>
</div>

<a name="test_register_block_sql_db.build_phase"></a><a name="Topic73"></a><div class="CTopic TFunction LSystemVerilog">
 <div class="CTitle">build_phase</div>
 <div id="NDPrototype73" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="4" data-NarrowColumnCount="3"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/4" style="grid-area:1/1/2/2"><span class="SHKeyword">function</span> <span class="SHKeyword">void</span> build_phase(</div><div class="PType InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">uvm_phase&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">phase</div><div class="PAfterParameters" data-WideGridArea="1/4/2/5" data-NarrowGridArea="3/1/4/4" style="grid-area:1/4/2/5">)</div></div></div></div>
 <div class="CBody"><p>Builds the test components during the UVM build phase</p><p>This function creates the testbench environment and registers a custom report catcher for handling SVDB-specific messages.</p><p>Parameter: phase Current UVM phase</p></div>
</div>

<a name="test_register_block_sql_db.run_phase"></a><a name="Topic61"></a><div class="CTopic TFunction LSystemVerilog last">
 <div class="CTitle">run_phase</div>
 <div id="NDPrototype61" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="4" data-NarrowColumnCount="3"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/4" style="grid-area:1/1/2/2"><span class="SHKeyword">task</span> run_phase(</div><div class="PType InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">uvm_phase&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">phase</div><div class="PAfterParameters" data-WideGridArea="1/4/2/5" data-NarrowGridArea="3/1/4/4" style="grid-area:1/4/2/5">)</div></div></div></div>
 <div class="CBody"><p>Main test execution during the UVM run phase</p><p>This task creates and starts the SVDB dynamic sequence to perform register testing using the SQLite database integration.</p><p>Parameter: phase Current UVM phase</p></div>
</div>

</body></html>