$date
	Sun Oct 23 07:42:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#906747
b1000 !
1"
#906750
b1000 &
b1000 %
1$
#906751
0"
#906754
b100 &
b100 %
#906758
b10 &
b10 %
#906762
b1 &
b1 %
1#
#906766
b0 &
0#
b0 %
0$
#1860873
b111 !
1"
#1860874
b111 &
b111 %
1$
#1860875
0"
#1860878
b10110 &
b10110 %
#1860882
b1011 &
b1011 %
#1860886
b100010 &
b100010 %
#1860890
b10001 &
b10001 %
#1860894
b110100 &
b110100 %
#1860898
b11010 &
b11010 %
#1860902
b1101 &
b1101 %
#1860906
b101000 &
b101000 %
#1860910
b10100 &
b10100 %
#1860914
b1010 &
b1010 %
#1860918
b101 &
b101 %
#1860922
b10000 &
b10000 %
#1860926
b1000 &
b1000 %
#1860930
b100 &
b100 %
#1860934
b10 &
b10 %
#1860938
b1 &
b1 %
1#
#1860942
b0 &
0#
b0 %
0$
#2851856
b11010 !
1"
#2851858
b11010 &
b11010 %
1$
#2851859
0"
#2851862
b1101 &
b1101 %
#2851866
b101000 &
b101000 %
#2851870
b10100 &
b10100 %
#2851874
b1010 &
b1010 %
#2851878
b101 &
b101 %
#2851882
b10000 &
b10000 %
#2851886
b1000 &
b1000 %
#2851890
b100 &
b100 %
#2851894
b10 &
b10 %
#2851898
b1 &
b1 %
1#
#2851902
b0 &
0#
b0 %
0$
#4500012
