`timescale 1ns / 1ps

module uart_rx
    #(parameter CLKS_PER_BIT = 868)
    (
    input            i_Rst,
    input            i_Clock,
    input            i_RX_Serial,
    output reg       o_RX_DV,
    output reg [7:0] o_RX_Byte
    );

    localparam IDLE         = 3'b000;
    localparam RX_START_BIT = 3'b001;
    localparam RX_DATA_BITS = 3'b010;
    localparam RX_STOP_BIT  = 3'b011;
    localparam CLEANUP      = 3'b100;

    reg rxd_meta, rxd_sync;

    always @(posedge i_Clock) begin
        rxd_meta <= i_RX_Serial;
        rxd_sync <= rxd_meta;
    end

    reg [$clog2(CLKS_PER_BIT)-1:0] r_Clock_Count;
    reg [2:0] r_Bit_Index;
    reg [2:0] r_SM_Main;

    always @(posedge i_Clock)
    begin
        if (i_Rst)
        begin
            r_SM_Main <= IDLE;
            o_RX_DV   <= 1'b0;
        end
        else
        begin
            case (r_SM_Main)

            IDLE :
            begin
                o_RX_DV       <= 1'b0;
                r_Clock_Count <= 0;
                r_Bit_Index   <= 0;

                if (rxd_sync == 1'b0)
                r_SM_Main <= RX_START_BIT;
            end

            RX_START_BIT :
            begin
                if (r_Clock_Count == (CLKS_PER_BIT-1)/2)
                begin
                    if (rxd_sync == 1'b0)
                    begin
                        r_Clock_Count <= 0;
                        r_SM_Main     <= RX_DATA_BITS;
                    end
                    else
                    r_SM_Main <= IDLE;
                end
                else
                r_Clock_Count <= r_Clock_Count + 1;
            end

            RX_DATA_BITS :
            begin
                if (r_Clock_Count < CLKS_PER_BIT-1)
                r_Clock_Count <= r_Clock_Count + 1;
                else
                begin
                    r_Clock_Count          <= 0;
                    o_RX_Byte[r_Bit_Index] <= rxd_sync;

                    if (r_Bit_Index < 7)
                    r_Bit_Index <= r_Bit_Index + 1;
                    else
                    begin
                        r_Bit_Index <= 0;
                        r_SM_Main   <= RX_STOP_BIT;
                    end
                end
            end

            RX_STOP_BIT :
            begin
                if (r_Clock_Count < CLKS_PER_BIT-1)
                r_Clock_Count <= r_Clock_Count + 1;
                else
                begin
                    o_RX_DV       <= 1'b1;
                    r_Clock_Count <= 0;
                    r_SM_Main     <= CLEANUP;
                end
            end

            CLEANUP :
            begin
                r_SM_Main <= IDLE;
                o_RX_DV   <= 1'b0;
            end

            default :
            r_SM_Main <= IDLE;

        endcase
    end
end
endmodule
