

================================================================
== Vivado HLS Report for 'exp_generic_double_s'
================================================================
* Date:           Fri Mar 28 13:00:11 2025

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lstm_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.514|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   19|   19|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|   2360|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     28|    1130|    577|
|Memory           |        5|      -|       0|      0|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        6|      -|    1907|    323|
+-----------------+---------+-------+--------+-------+
|Total            |       11|     29|    3037|   3260|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        3|     13|       2|      6|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |LSTM_Top_mul_36nsibs_U66  |LSTM_Top_mul_36nsibs  |        0|      6|  219|  149|
    |LSTM_Top_mul_44nsjbC_U67  |LSTM_Top_mul_44nsjbC  |        0|      9|  233|   85|
    |LSTM_Top_mul_50nskbM_U68  |LSTM_Top_mul_50nskbM  |        0|      9|  237|   87|
    |LSTM_Top_mul_72nshbi_U65  |LSTM_Top_mul_72nshbi  |        0|      4|  441|  256|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|     28| 1130|  577|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |LSTM_Top_mac_mulalbW_U69  |LSTM_Top_mac_mulalbW  | i0 + i1 * i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |table_exp_Z1_array_s_U  |exp_generic_doubleOg  |        2|  0|   0|   256|   58|     1|        14848|
    |table_f_Z3_array_V_U    |exp_generic_doublfYi  |        1|  0|   0|   256|   26|     1|         6656|
    |table_f_Z2_array_V_U    |exp_generic_doublg8j  |        2|  0|   0|   256|   42|     1|        10752|
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                   |                      |        5|  0|   0|   768|  126|     3|        32256|
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |exp_Z1P_m_1_l_V_fu_798_p2      |     +    |      0|  0|   59|          52|          52|
    |exp_Z2P_m_1_V_fu_721_p2        |     +    |      0|  0|   51|          44|          44|
    |m_exp_fu_349_p2                |     +    |      0|  0|   12|          11|          12|
    |out_exp_V_fu_965_p2            |     +    |      0|  0|   13|          10|          11|
    |r_exp_V_fu_894_p2              |     +    |      0|  0|   17|           2|          13|
    |ret_V_10_cast_fu_880_p2        |     +    |      0|  0|  114|         107|         107|
    |ret_V_3_fu_513_p2              |     +    |      0|  0|   17|           1|          13|
    |ret_V_6_fu_665_p2              |     +    |      0|  0|   43|          36|          36|
    |ret_V_8_fu_839_p2              |     +    |      0|  0|   66|           5|          59|
    |ret_V_9_fu_874_p2              |     +    |      0|  0|  115|         108|         108|
    |tmp51_fu_789_p2                |     +    |      0|  0|   51|          44|          44|
    |tmp_fu_712_p2                  |     +    |      0|  0|   43|          36|          36|
    |e_frac_V_fu_309_p2             |     -    |      0|  0|   61|           1|          54|
    |ret_V_5_fu_588_p2              |     -    |      0|  0|   80|          73|          73|
    |tmp_s_fu_374_p2                |     -    |      0|  0|   13|          10|          11|
    |ap_block_pp0_stage0_11001      |    and   |      0|  0|    2|           1|           1|
    |not_demorgan_fu_336_p2         |    and   |      0|  0|    2|           1|           1|
    |sel_tmp10_fu_1124_p2           |    and   |      0|  0|    2|           1|           1|
    |sel_tmp12_fu_1025_p2           |    and   |      0|  0|    2|           1|           1|
    |sel_tmp2_fu_992_p2             |    and   |      0|  0|    2|           1|           1|
    |sel_tmp4_fu_1113_p2            |    and   |      0|  0|    2|           1|           1|
    |sel_tmp5_fu_997_p2             |    and   |      0|  0|    2|           1|           1|
    |sel_tmp7_fu_1087_p2            |    and   |      0|  0|    2|           1|           1|
    |sel_tmp8_fu_1007_p2            |    and   |      0|  0|    2|           1|           1|
    |tmp52_fu_986_p2                |    and   |      0|  0|    2|           1|           1|
    |tmp53_fu_1108_p2               |    and   |      0|  0|    2|           1|           1|
    |tmp54_fu_1119_p2               |    and   |      0|  0|    2|           1|           1|
    |tmp55_fu_1130_p2               |    and   |      0|  0|    2|           1|           1|
    |tmp56_fu_1047_p2               |    and   |      0|  0|    2|           1|           1|
    |tmp_13_i_fu_341_p2             |    and   |      0|  0|    2|           1|           1|
    |tmp_37_fu_1160_p2              |    and   |      0|  0|    2|           1|           1|
    |x_is_ninf_fu_1078_p2           |    and   |      0|  0|    2|           1|           1|
    |r_V_4_fu_469_p2                |   ashr   |      0|  0|  182|          64|          64|
    |r_V_fu_403_p2                  |   ashr   |      0|  0|  176|          61|          61|
    |icmp_fu_916_p2                 |   icmp   |      0|  0|    9|           3|           1|
    |tmp_16_fu_507_p2               |   icmp   |      0|  0|   18|          18|           1|
    |tmp_22_fu_455_p2               |   icmp   |      0|  0|   13|          12|           1|
    |tmp_24_fu_550_p2               |   icmp   |      0|  0|   50|          71|          71|
    |tmp_26_fu_927_p2               |   icmp   |      0|  0|   13|          13|          11|
    |tmp_i1_fu_295_p2               |   icmp   |      0|  0|   29|          52|           1|
    |tmp_i_86_fu_289_p2             |   icmp   |      0|  0|   29|          52|           1|
    |tmp_i_fu_331_p2                |   icmp   |      0|  0|   13|          11|           2|
    |ap_block_pp0_stage0_subdone    |    or    |      0|  0|    2|           1|           1|
    |or_cond_fu_922_p2              |    or    |      0|  0|    2|           1|           1|
    |sel_tmp14_fu_1041_p2           |    or    |      0|  0|    2|           1|           1|
    |sel_tmp15_fu_1155_p2           |    or    |      0|  0|    2|           1|           1|
    |sel_tmp44_demorgan_fu_1030_p2  |    or    |      0|  0|    2|           1|           1|
    |sel_tmp9_fu_1013_p2            |    or    |      0|  0|    2|           1|           1|
    |sel_tmp_fu_1097_p2             |    or    |      0|  0|    2|           1|           1|
    |tmp_32_fu_1065_p2              |    or    |      0|  0|    2|           1|           1|
    |tmp_35_fu_1142_p2              |    or    |      0|  0|    2|           1|           1|
    |ap_return                      |  select  |      0|  0|   64|           1|           1|
    |m_exp_2_fu_383_p3              |  select  |      0|  0|   12|           1|          12|
    |p_s_fu_519_p3                  |  select  |      0|  0|   13|           1|          13|
    |r_V_13_fu_419_p3               |  select  |      0|  0|   71|           1|          71|
    |r_exp_V_2_fu_899_p3            |  select  |      0|  0|   13|           1|          13|
    |r_exp_V_3_fu_527_p3            |  select  |      0|  0|   13|           1|          13|
    |tmp_21_fu_315_p3               |  select  |      0|  0|   54|           1|          54|
    |tmp_31_fu_1057_p3              |  select  |      0|  0|   63|           1|          63|
    |tmp_33_fu_1070_p3              |  select  |      0|  0|   64|           1|          64|
    |tmp_34_fu_1134_p3              |  select  |      0|  0|   63|           1|          63|
    |tmp_36_fu_1148_p3              |  select  |      0|  0|   64|           1|          64|
    |tmp_40_fu_535_p3               |  select  |      0|  0|   64|           1|          64|
    |tmp_V_4_fu_953_p3              |  select  |      0|  0|   52|           1|          52|
    |r_V_1_fu_413_p2                |    shl   |      0|  0|  211|          71|          71|
    |r_V_3_fu_464_p2                |    shl   |      0|  0|  182|          64|          64|
    |ap_enable_pp0                  |    xor   |      0|  0|    2|           1|           2|
    |not_Val2_i_fu_849_p2           |    xor   |      0|  0|    2|           1|           2|
    |rev_fu_1082_p2                 |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp11_fu_1019_p2           |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp13_fu_1035_p2           |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp1_fu_981_p2             |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp3_fu_1102_p2            |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp6_fu_1002_p2            |    xor   |      0|  0|    2|           1|           2|
    |tmp_13_i_not_fu_1092_p2        |    xor   |      0|  0|    2|           1|           2|
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |Total                          |          |      0|  0| 2360|        1080|        1613|
    +-------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |Z2_V_reg_1304                     |    8|   0|    8|          0|
    |Z3_V_reg_1311                     |    8|   0|    8|          0|
    |Z3_V_reg_1311_pp0_iter9_reg       |    8|   0|    8|          0|
    |Z4_V_reg_1316                     |   35|   0|   35|          0|
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |    1|   0|    1|          0|
    |exp_Z1P_m_1_V_reg_1404            |   50|   0|   50|          0|
    |exp_Z1_V_reg_1399                 |   58|   0|   58|          0|
    |exp_Z1_V_reg_1399_pp0_iter16_reg  |   58|   0|   58|          0|
    |exp_Z1_hi_V_reg_1409              |   50|   0|   50|          0|
    |exp_Z2P_m_1_V_reg_1367            |   44|   0|   44|          0|
    |isNeg_reg_1238                    |    1|   0|    1|          0|
    |m_diff_hi_V_reg_1299              |    8|   0|    8|          0|
    |m_exp_1_cast_reg_1243             |   32|   0|   32|          0|
    |m_fix_hi_V_reg_1259               |   16|   0|   16|          0|
    |m_fix_l_V_reg_1253                |   64|   0|   64|          0|
    |m_frac_l_V_2_cast_reg_1233        |   64|   0|   71|          7|
    |not_demorgan_reg_1220             |    1|   0|    1|          0|
    |p_Result_23_reg_1185              |    1|   0|    1|          0|
    |p_Result_24_reg_1264              |    1|   0|    1|          0|
    |p_Val2_19_reg_1337                |   26|   0|   26|          0|
    |r_V_13_reg_1248                   |   71|   0|   71|          0|
    |r_V_18_reg_1429                   |  100|   0|  100|          0|
    |r_exp_V_3_reg_1277                |   13|   0|   13|          0|
    |ret_V_6_reg_1331                  |   36|   0|   36|          0|
    |ret_V_8_reg_1424                  |   59|   0|   59|          0|
    |sel_tmp1_reg_1440                 |    1|   0|    1|          0|
    |sel_tmp9_reg_1446                 |    1|   0|    1|          0|
    |tmp56_reg_1452                    |    1|   0|    1|          0|
    |tmp_13_i_reg_1226                 |    1|   0|    1|          0|
    |tmp_21_reg_1209                   |   54|   0|   54|          0|
    |tmp_22_reg_1269                   |    1|   0|    1|          0|
    |tmp_24_reg_1284                   |    1|   0|    1|          0|
    |tmp_25_reg_1294                   |   71|   0|   71|          0|
    |tmp_29_reg_1357                   |   20|   0|   20|          0|
    |tmp_33_reg_1457                   |   63|   0|   64|          1|
    |tmp_38_reg_1373                   |   40|   0|   40|          0|
    |tmp_39_reg_1394                   |   36|   0|   36|          0|
    |tmp_46_i_reg_1342                 |   34|   0|   43|          9|
    |tmp_46_i_reg_1342_pp0_iter11_reg  |   34|   0|   43|          9|
    |tmp_79_reg_1435                   |   58|   0|   58|          0|
    |tmp_82_reg_1214                   |    1|   0|    1|          0|
    |tmp_V_reg_1192                    |   11|   0|   11|          0|
    |tmp_i1_reg_1204                   |    1|   0|    1|          0|
    |tmp_i_86_reg_1199                 |    1|   0|    1|          0|
    |Z2_V_reg_1304                     |   64|  32|    8|          0|
    |exp_Z2P_m_1_V_reg_1367            |    1|   1|   44|          0|
    |m_diff_hi_V_reg_1299              |   64|  32|    8|          0|
    |not_demorgan_reg_1220             |   64|  32|    1|          0|
    |p_Result_23_reg_1185              |   64|  32|    1|          0|
    |r_V_13_reg_1248                   |    3|   1|   71|          0|
    |r_exp_V_3_reg_1277                |   64|  32|   13|          0|
    |ret_V_6_reg_1331                  |   64|  32|   36|          0|
    |tmp_13_i_reg_1226                 |   64|  32|    1|          0|
    |tmp_22_reg_1269                   |   64|  32|    1|          0|
    |tmp_24_reg_1284                   |   64|  32|    1|          0|
    |tmp_38_reg_1373                   |    1|   1|   40|          0|
    |tmp_82_reg_1214                   |   64|  32|    1|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 1907| 323| 1514|         26|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | exp_generic<double> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | exp_generic<double> | return value |
|ap_start   |  in |    1| ap_ctrl_hs | exp_generic<double> | return value |
|ap_done    | out |    1| ap_ctrl_hs | exp_generic<double> | return value |
|ap_idle    | out |    1| ap_ctrl_hs | exp_generic<double> | return value |
|ap_ready   | out |    1| ap_ctrl_hs | exp_generic<double> | return value |
|ap_ce      |  in |    1| ap_ctrl_hs | exp_generic<double> | return value |
|ap_return  | out |   64| ap_ctrl_hs | exp_generic<double> | return value |
|x          |  in |   64|   ap_none  |          x          |    scalar    |
+-----------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 1, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.21>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x_read = call double @_ssdm_op_Read.ap_auto.double(double %x) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:184]   --->   Operation 21 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %x_read to i64" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:475->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:188]   --->   Operation 22 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_23 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:475->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:188]   --->   Operation 23 'bitselect' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:477->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:188]   --->   Operation 24 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_V_3 = trunc i64 %p_Val2_s to i52" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:478->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:16->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:208]   --->   Operation 25 'trunc' 'tmp_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.89ns)   --->   "%tmp_i_86 = icmp ne i52 %tmp_V_3, 0" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:208]   --->   Operation 26 'icmp' 'tmp_i_86' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.89ns)   --->   "%tmp_i1 = icmp eq i52 %tmp_V_3, 0" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209]   --->   Operation 27 'icmp' 'tmp_i1' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_s = call i54 @_ssdm_op_BitConcatenate.i54.i2.i52(i2 1, i52 %tmp_V_3)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:251]   --->   Operation 28 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.26ns)   --->   "%e_frac_V = sub i54 0, %p_Result_s" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:252]   --->   Operation 29 'sub' 'e_frac_V' <Predicate = true> <Delay = 3.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.94ns)   --->   "%tmp_21 = select i1 %p_Result_23, i54 %e_frac_V, i54 %p_Result_s" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:252]   --->   Operation 30 'select' 'tmp_21' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %tmp_21, i32 53)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:338]   --->   Operation 31 'bitselect' 'tmp_82' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.93>
ST_2 : Operation 32 [1/1] (1.88ns)   --->   "%tmp_i = icmp eq i11 %tmp_V, -1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:208]   --->   Operation 32 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.97ns)   --->   "%not_demorgan = and i1 %tmp_i, %tmp_i_86" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:208]   --->   Operation 33 'and' 'not_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.97ns)   --->   "%tmp_13_i = and i1 %tmp_i, %tmp_i1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209]   --->   Operation 34 'and' 'tmp_13_i' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_i53_cast = zext i11 %tmp_V to i12" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:236]   --->   Operation 35 'zext' 'tmp_i53_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.63ns)   --->   "%m_exp = add i12 -1023, %tmp_i53_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:236]   --->   Operation 36 'add' 'm_exp' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%m_frac_l_V = call i61 @_ssdm_op_BitConcatenate.i61.i54.i7(i54 %tmp_21, i7 0)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:255]   --->   Operation 37 'bitconcatenate' 'm_frac_l_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%m_frac_l_V_2_cast = sext i61 %m_frac_l_V to i71" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:255]   --->   Operation 38 'sext' 'm_frac_l_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %m_exp, i32 11)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:257]   --->   Operation 39 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.63ns)   --->   "%tmp_s = sub i11 1023, %tmp_V" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:257]   --->   Operation 40 'sub' 'tmp_s' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_45_cast = sext i11 %tmp_s to i12" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:257]   --->   Operation 41 'sext' 'tmp_45_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.69ns)   --->   "%m_exp_2 = select i1 %isNeg, i12 %tmp_45_cast, i12 %m_exp" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:257]   --->   Operation 42 'select' 'm_exp_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%m_exp_1_cast = sext i12 %m_exp_2 to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:257]   --->   Operation 43 'sext' 'm_exp_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node r_V_13)   --->   "%tmp_13 = zext i32 %m_exp_1_cast to i71" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:257]   --->   Operation 44 'zext' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node r_V_13)   --->   "%tmp_46_cast = zext i32 %m_exp_1_cast to i61" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:257]   --->   Operation 45 'zext' 'tmp_46_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node r_V_13)   --->   "%r_V = ashr i61 %m_frac_l_V, %tmp_46_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:257]   --->   Operation 46 'ashr' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node r_V_13)   --->   "%r_V_cast = sext i61 %r_V to i71" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:257]   --->   Operation 47 'sext' 'r_V_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node r_V_13)   --->   "%r_V_1 = shl i71 %m_frac_l_V_2_cast, %tmp_13" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:257]   --->   Operation 48 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (4.60ns) (out node of the LUT)   --->   "%r_V_13 = select i1 %isNeg, i71 %r_V_cast, i71 %r_V_1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:257]   --->   Operation 49 'select' 'r_V_13' <Predicate = true> <Delay = 4.60> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%m_fix_l_V = call i64 @_ssdm_op_PartSelect.i64.i71.i32.i32(i71 %r_V_13, i32 7, i32 70)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:257]   --->   Operation 50 'partselect' 'm_fix_l_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%m_fix_hi_V = call i16 @_ssdm_op_PartSelect.i16.i71.i32.i32(i71 %r_V_13, i32 55, i32 70)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:263]   --->   Operation 51 'partselect' 'm_fix_hi_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_24 = call i1 @_ssdm_op_BitSelect.i1.i71.i32(i71 %r_V_13, i32 70)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:268]   --->   Operation 52 'bitselect' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.99ns)   --->   "%tmp_22 = icmp sgt i12 %m_exp, 0" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:337]   --->   Operation 53 'icmp' 'tmp_22' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 9.51>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_14 = zext i32 %m_exp_1_cast to i64" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:258]   --->   Operation 54 'zext' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node tmp_24)   --->   "%r_V_3 = shl i64 %m_fix_l_V, %tmp_14" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:258]   --->   Operation 55 'shl' 'r_V_3' <Predicate = (isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node tmp_24)   --->   "%r_V_4 = ashr i64 %m_fix_l_V, %tmp_14" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:258]   --->   Operation 56 'ashr' 'r_V_4' <Predicate = (!isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%r_V_5 = sext i16 %m_fix_hi_V to i31" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:271]   --->   Operation 57 'sext' 'r_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (3.36ns) (grouped into DSP with root node ret_V_4)   --->   "%r_V_14 = mul i31 23637, %r_V_5" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:271]   --->   Operation 58 'mul' 'r_V_14' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%rhs_V = call i19 @_ssdm_op_BitConcatenate.i19.i1.i18(i1 %p_Result_24, i18 -131072)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:271]   --->   Operation 59 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%rhs_V_2_cast = sext i19 %rhs_V to i31" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:271]   --->   Operation 60 'sext' 'rhs_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_4 = add i31 %rhs_V_2_cast, %r_V_14" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:271]   --->   Operation 61 'add' 'ret_V_4' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_15 = call i13 @_ssdm_op_PartSelect.i13.i31.i32.i32(i31 %ret_V_4, i32 18, i32 30)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:271]   --->   Operation 62 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node r_exp_V_3)   --->   "%p_Result_16 = call i1 @_ssdm_op_BitSelect.i1.i31.i32(i31 %ret_V_4, i32 30)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:271]   --->   Operation 63 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_77 = trunc i31 %ret_V_4 to i18" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:271]   --->   Operation 64 'trunc' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (2.43ns)   --->   "%tmp_16 = icmp eq i18 %tmp_77, 0" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:271]   --->   Operation 65 'icmp' 'tmp_16' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (1.67ns)   --->   "%ret_V_3 = add i13 1, %tmp_15" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:271]   --->   Operation 66 'add' 'ret_V_3' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node r_exp_V_3)   --->   "%p_s = select i1 %tmp_16, i13 %tmp_15, i13 %ret_V_3" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:271]   --->   Operation 67 'select' 'p_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.69ns) (out node of the LUT)   --->   "%r_exp_V_3 = select i1 %p_Result_16, i13 %p_s, i13 %tmp_15" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:271]   --->   Operation 68 'select' 'r_exp_V_3' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node tmp_24)   --->   "%tmp_40 = select i1 %isNeg, i64 %r_V_3, i64 %r_V_4" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:258]   --->   Operation 69 'select' 'tmp_40' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node tmp_24)   --->   "%tmp_23 = call i71 @_ssdm_op_BitConcatenate.i71.i64.i7(i64 %tmp_40, i7 0)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:337]   --->   Operation 70 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (4.59ns) (out node of the LUT)   --->   "%tmp_24 = icmp ne i71 %tmp_23, %m_frac_l_V_2_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:337]   --->   Operation 71 'icmp' 'tmp_24' <Predicate = true> <Delay = 4.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%r_V_7 = sext i13 %r_exp_V_3 to i84" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:277]   --->   Operation 72 'sext' 'r_V_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [5/5] (6.97ns)   --->   "%r_V_15 = mul nsw i84 1636647506585939924452, %r_V_7" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:277]   --->   Operation 73 'mul' 'r_V_15' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 74 [4/5] (6.97ns)   --->   "%r_V_15 = mul nsw i84 1636647506585939924452, %r_V_7" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:277]   --->   Operation 74 'mul' 'r_V_15' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 75 [3/5] (6.97ns)   --->   "%r_V_15 = mul nsw i84 1636647506585939924452, %r_V_7" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:277]   --->   Operation 75 'mul' 'r_V_15' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 76 [2/5] (6.97ns)   --->   "%r_V_15 = mul nsw i84 1636647506585939924452, %r_V_7" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:277]   --->   Operation 76 'mul' 'r_V_15' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 77 [1/5] (6.97ns)   --->   "%r_V_15 = mul nsw i84 1636647506585939924452, %r_V_7" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:277]   --->   Operation 77 'mul' 'r_V_15' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_25 = call i71 @_ssdm_op_PartSelect.i71.i84.i32.i32(i84 %r_V_15, i32 13, i32 83)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:277]   --->   Operation 78 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%lhs_V = sext i71 %r_V_13 to i73" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:283]   --->   Operation 79 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i72 @_ssdm_op_BitConcatenate.i72.i71.i1(i71 %tmp_25, i1 false)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:283]   --->   Operation 80 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%rhs_V_4_cast = sext i72 %rhs_V_1 to i73" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:283]   --->   Operation 81 'sext' 'rhs_V_4_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (3.74ns)   --->   "%ret_V_5 = sub nsw i73 %lhs_V, %rhs_V_4_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:283]   --->   Operation 82 'sub' 'ret_V_5' <Predicate = true> <Delay = 3.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%m_diff_hi_V = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %ret_V_5, i32 51, i32 58)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:314]   --->   Operation 83 'partselect' 'm_diff_hi_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%Z2_V = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %ret_V_5, i32 43, i32 50)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:124->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 84 'partselect' 'Z2_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%Z3_V = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %ret_V_5, i32 35, i32 42)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:126->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 85 'partselect' 'Z3_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%Z4_V = trunc i73 %ret_V_5 to i35" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:127->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 86 'trunc' 'Z4_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%Z4_ind_V = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %ret_V_5, i32 27, i32 34)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:141->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 87 'partselect' 'Z4_ind_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_29_i = zext i8 %Z4_ind_V to i64" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:142->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 88 'zext' 'tmp_29_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%table_f_Z3_array_V_s = getelementptr [256 x i26]* @table_f_Z3_array_V, i64 0, i64 %tmp_29_i" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:142->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 89 'getelementptr' 'table_f_Z3_array_V_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [2/2] (3.25ns)   --->   "%table_f_Z3_array_V_1 = load i26* %table_f_Z3_array_V_s, align 4" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:142->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 90 'load' 'table_f_Z3_array_V_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_30_i = zext i8 %Z3_V to i64" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:147->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 91 'zext' 'tmp_30_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%table_f_Z3_array_V_2 = getelementptr [256 x i26]* @table_f_Z3_array_V, i64 0, i64 %tmp_30_i" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:147->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 92 'getelementptr' 'table_f_Z3_array_V_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [2/2] (3.25ns)   --->   "%p_Val2_19 = load i26* %table_f_Z3_array_V_2, align 4" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:147->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 93 'load' 'p_Val2_19' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 10 <SV = 9> <Delay = 5.92>
ST_10 : Operation 94 [1/2] (3.25ns)   --->   "%table_f_Z3_array_V_1 = load i26* %table_f_Z3_array_V_s, align 4" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:142->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 94 'load' 'table_f_Z3_array_V_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%f_Z4_V = call i10 @_ssdm_op_PartSelect.i10.i26.i32.i32(i26 %table_f_Z3_array_V_1, i32 16, i32 25)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:142->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 95 'partselect' 'f_Z4_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%lhs_V_1 = zext i35 %Z4_V to i36" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:143->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 96 'zext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%rhs_V_2 = zext i10 %f_Z4_V to i36" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:143->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 97 'zext' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (2.67ns)   --->   "%ret_V_6 = add i36 %rhs_V_2, %lhs_V_1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:143->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 98 'add' 'ret_V_6' <Predicate = true> <Delay = 2.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [1/2] (3.25ns)   --->   "%p_Val2_19 = load i26* %table_f_Z3_array_V_2, align 4" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:147->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 99 'load' 'p_Val2_19' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 11 <SV = 10> <Delay = 8.05>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_46_i = call i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26(i8 %Z3_V, i9 0, i26 %p_Val2_19) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:126->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 100 'bitconcatenate' 'tmp_46_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%r_V_i_cast = zext i43 %tmp_46_i to i79" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:151->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 101 'zext' 'r_V_i_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_31_i_cast = zext i36 %ret_V_6 to i79" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:151->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 102 'zext' 'tmp_31_i_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [2/2] (8.05ns)   --->   "%r_V_16 = mul i79 %tmp_31_i_cast, %r_V_i_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:151->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 103 'mul' 'r_V_16' <Predicate = true> <Delay = 8.05> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.05>
ST_12 : Operation 104 [1/2] (8.05ns)   --->   "%r_V_16 = mul i79 %tmp_31_i_cast, %r_V_i_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:151->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 104 'mul' 'r_V_16' <Predicate = true> <Delay = 8.05> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_29 = call i20 @_ssdm_op_PartSelect.i20.i79.i32.i32(i79 %r_V_16, i32 59, i32 78)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:151->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 105 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_36_i = zext i8 %Z2_V to i64" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:166->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 106 'zext' 'tmp_36_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%table_f_Z2_array_V_s = getelementptr [256 x i42]* @table_f_Z2_array_V, i64 0, i64 %tmp_36_i" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:166->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 107 'getelementptr' 'table_f_Z2_array_V_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [2/2] (3.25ns)   --->   "%p_Val2_26 = load i42* %table_f_Z2_array_V_s, align 8" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:166->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 108 'load' 'p_Val2_26' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 13 <SV = 12> <Delay = 5.67>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%ret_V_7 = zext i43 %tmp_46_i to i44" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:148->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 109 'zext' 'ret_V_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_34_i_cast = zext i20 %tmp_29 to i36" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:158->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 110 'zext' 'tmp_34_i_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (2.71ns)   --->   "%tmp = add i36 %tmp_34_i_cast, %ret_V_6" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:158->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 111 'add' 'tmp' <Predicate = true> <Delay = 2.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_cast = zext i36 %tmp to i44" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:158->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 112 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (2.96ns)   --->   "%exp_Z2P_m_1_V = add i44 %ret_V_7, %tmp_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:158->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 113 'add' 'exp_Z2P_m_1_V' <Predicate = true> <Delay = 2.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 114 [1/2] (3.25ns)   --->   "%p_Val2_26 = load i42* %table_f_Z2_array_V_s, align 8" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:166->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 114 'load' 'p_Val2_26' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_38 = call i40 @_ssdm_op_PartSelect.i40.i42.i32.i32(i42 %p_Val2_26, i32 2, i32 41)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:166->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 115 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 8.62>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_37_i = call i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40(i8 %Z2_V, i1 false, i40 %tmp_38)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:167->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 116 'bitconcatenate' 'tmp_37_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%r_V_2_i_cast = zext i49 %tmp_37_i to i93" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:170->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 117 'zext' 'r_V_2_i_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_38_i_cast = zext i44 %exp_Z2P_m_1_V to i93" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:170->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 118 'zext' 'tmp_38_i_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 119 [2/2] (8.62ns)   --->   "%r_V_17 = mul i93 %tmp_38_i_cast, %r_V_2_i_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:170->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 119 'mul' 'r_V_17' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.62>
ST_15 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_17 = zext i8 %m_diff_hi_V to i64" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:320]   --->   Operation 120 'zext' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 121 [1/1] (0.00ns)   --->   "%table_exp_Z1_array_1 = getelementptr [256 x i58]* @table_exp_Z1_array_s, i64 0, i64 %tmp_17" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:320]   --->   Operation 121 'getelementptr' 'table_exp_Z1_array_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 122 [2/2] (3.25ns)   --->   "%exp_Z1_V = load i58* %table_exp_Z1_array_1, align 8" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:320]   --->   Operation 122 'load' 'exp_Z1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_15 : Operation 123 [1/2] (8.62ns)   --->   "%r_V_17 = mul i93 %tmp_38_i_cast, %r_V_2_i_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:170->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 123 'mul' 'r_V_17' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_39 = call i36 @_ssdm_op_PartSelect.i36.i93.i32.i32(i93 %r_V_17, i32 57, i32 92)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:170->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 124 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 6.17>
ST_16 : Operation 125 [1/2] (3.25ns)   --->   "%exp_Z1_V = load i58* %table_exp_Z1_array_1, align 8" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:320]   --->   Operation 125 'load' 'exp_Z1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2(i8 %Z2_V, i1 false, i40 %tmp_38, i2 0)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:173->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 126 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%lhs_V_2_i_cast = zext i51 %lhs_V_2 to i52" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:173->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 127 'zext' 'lhs_V_2_i_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_40_i_cast_cast = zext i36 %tmp_39 to i44" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:173->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 128 'zext' 'tmp_40_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (2.98ns)   --->   "%tmp51 = add i44 %tmp_40_i_cast_cast, %exp_Z2P_m_1_V" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:173->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 129 'add' 'tmp51' <Predicate = true> <Delay = 2.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "%tmp51_cast = zext i44 %tmp51 to i52" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:173->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 130 'zext' 'tmp51_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 131 [1/1] (3.18ns)   --->   "%exp_Z1P_m_1_l_V = add i52 %lhs_V_2_i_cast, %tmp51_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:173->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 131 'add' 'exp_Z1P_m_1_l_V' <Predicate = true> <Delay = 3.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1_V = call i50 @_ssdm_op_PartSelect.i50.i52.i32.i32(i52 %exp_Z1P_m_1_l_V, i32 2, i32 51)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:177->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 132 'partselect' 'exp_Z1P_m_1_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "%exp_Z1_hi_V = call i50 @_ssdm_op_PartSelect.i50.i58.i32.i32(i58 %exp_Z1_V, i32 8, i32 57)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322]   --->   Operation 133 'partselect' 'exp_Z1_hi_V' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 8.62>
ST_17 : Operation 134 [1/1] (0.00ns)   --->   "%r_V_11 = zext i50 %exp_Z1_hi_V to i100" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:325]   --->   Operation 134 'zext' 'r_V_11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_18 = zext i50 %exp_Z1P_m_1_V to i100" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:325]   --->   Operation 135 'zext' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 136 [2/2] (8.62ns)   --->   "%r_V_18 = mul i100 %tmp_18, %r_V_11" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:325]   --->   Operation 136 'mul' 'r_V_18' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.62>
ST_18 : Operation 137 [1/1] (0.00ns)   --->   "%lhs_V_3 = zext i58 %exp_Z1_V to i59" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:325]   --->   Operation 137 'zext' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 138 [1/1] (3.36ns)   --->   "%ret_V_8 = add i59 16, %lhs_V_3" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:325]   --->   Operation 138 'add' 'ret_V_8' <Predicate = true> <Delay = 3.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 139 [1/2] (8.62ns)   --->   "%r_V_18 = mul i100 %tmp_18, %r_V_11" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:325]   --->   Operation 139 'mul' 'r_V_18' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_79 = trunc i59 %ret_V_8 to i58" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:325]   --->   Operation 140 'trunc' 'tmp_79' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 8.57>
ST_19 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2)   --->   "%not_Val2_i = xor i1 %p_Result_23, true" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210]   --->   Operation 141 'xor' 'not_Val2_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 142 [1/1] (0.00ns)   --->   "%lhs_V_4 = call i108 @_ssdm_op_BitConcatenate.i108.i59.i49(i59 %ret_V_8, i49 0)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:325]   --->   Operation 142 'bitconcatenate' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 143 [1/1] (0.00ns)   --->   "%rhs_V_5_cast = zext i100 %r_V_18 to i108" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:325]   --->   Operation 143 'zext' 'rhs_V_5_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_19 = call i107 @_ssdm_op_BitConcatenate.i107.i58.i49(i58 %tmp_79, i49 0)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:325]   --->   Operation 144 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_20 = zext i100 %r_V_18 to i107" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:325]   --->   Operation 145 'zext' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 146 [1/1] (4.77ns)   --->   "%ret_V_9 = add i108 %rhs_V_5_cast, %lhs_V_4" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:325]   --->   Operation 146 'add' 'ret_V_9' <Predicate = true> <Delay = 4.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 147 [1/1] (4.75ns)   --->   "%ret_V_10_cast = add i107 %tmp_20, %tmp_19" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:325]   --->   Operation 147 'add' 'ret_V_10_cast' <Predicate = true> <Delay = 4.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i107.i32(i107 %ret_V_10_cast, i32 106)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:331]   --->   Operation 148 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 149 [1/1] (1.67ns)   --->   "%r_exp_V = add i13 -1, %r_exp_V_3" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:333]   --->   Operation 149 'add' 'r_exp_V' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 150 [1/1] (0.69ns)   --->   "%r_exp_V_2 = select i1 %tmp_80, i13 %r_exp_V_3, i13 %r_exp_V" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:333]   --->   Operation 150 'select' 'r_exp_V_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_81 = call i3 @_ssdm_op_PartSelect.i3.i13.i32.i32(i13 %r_exp_V_2, i32 10, i32 12)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:337]   --->   Operation 151 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 152 [1/1] (1.13ns)   --->   "%icmp = icmp sgt i3 %tmp_81, 0" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:337]   --->   Operation 152 'icmp' 'icmp' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 153 [1/1] (0.97ns)   --->   "%or_cond = or i1 %tmp_24, %icmp" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:337]   --->   Operation 153 'or' 'or_cond' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 154 [1/1] (2.09ns)   --->   "%tmp_26 = icmp slt i13 %r_exp_V_2, -1022" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:354]   --->   Operation 154 'icmp' 'tmp_26' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node tmp_33)   --->   "%tmp_27 = call i52 @_ssdm_op_PartSelect.i52.i108.i32.i32(i108 %ret_V_9, i32 54, i32 105)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:363]   --->   Operation 155 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node tmp_33)   --->   "%tmp_28 = call i52 @_ssdm_op_PartSelect.i52.i107.i32.i32(i107 %ret_V_10_cast, i32 53, i32 104)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:363]   --->   Operation 156 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node tmp_33)   --->   "%tmp_V_4 = select i1 %tmp_80, i52 %tmp_27, i52 %tmp_28" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:332]   --->   Operation 157 'select' 'tmp_V_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_83 = trunc i13 %r_exp_V_2 to i11" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:364]   --->   Operation 158 'trunc' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 159 [1/1] (1.63ns)   --->   "%out_exp_V = add i11 1023, %tmp_83" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:364]   --->   Operation 159 'add' 'out_exp_V' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node tmp_33)   --->   "%p_Result_25 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 false, i11 %out_exp_V, i52 %tmp_V_4) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:495->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:365]   --->   Operation 160 'bitconcatenate' 'p_Result_25' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 161 [1/1] (0.97ns)   --->   "%sel_tmp1 = xor i1 %not_demorgan, true" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:208]   --->   Operation 161 'xor' 'sel_tmp1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2)   --->   "%tmp52 = and i1 %not_Val2_i, %sel_tmp1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210]   --->   Operation 162 'and' 'tmp52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 163 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp2 = and i1 %tmp52, %tmp_13_i" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210]   --->   Operation 163 'and' 'sel_tmp2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9)   --->   "%sel_tmp5 = and i1 %tmp_22, %or_cond" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:337]   --->   Operation 164 'and' 'sel_tmp5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9)   --->   "%sel_tmp6 = xor i1 %tmp_22, true" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:337]   --->   Operation 165 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9)   --->   "%sel_tmp8 = and i1 %icmp, %sel_tmp6" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:337]   --->   Operation 166 'and' 'sel_tmp8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 167 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp9 = or i1 %sel_tmp5, %sel_tmp8" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:337]   --->   Operation 167 'or' 'sel_tmp9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node tmp56)   --->   "%sel_tmp11 = xor i1 %or_cond, true" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:337]   --->   Operation 168 'xor' 'sel_tmp11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node tmp56)   --->   "%sel_tmp12 = and i1 %tmp_22, %sel_tmp11" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:337]   --->   Operation 169 'and' 'sel_tmp12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node tmp56)   --->   "%sel_tmp44_demorgan = or i1 %tmp_22, %icmp" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:337]   --->   Operation 170 'or' 'sel_tmp44_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node tmp56)   --->   "%sel_tmp13 = xor i1 %sel_tmp44_demorgan, true" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:337]   --->   Operation 171 'xor' 'sel_tmp13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node tmp56)   --->   "%sel_tmp14 = or i1 %sel_tmp12, %sel_tmp13" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:337]   --->   Operation 172 'or' 'sel_tmp14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 173 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp56 = and i1 %tmp_26, %sel_tmp14" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:354]   --->   Operation 173 'and' 'tmp56' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node tmp_33)   --->   "%tmp_30 = bitcast i64 %p_Result_25 to double" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:365]   --->   Operation 174 'bitcast' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node tmp_33)   --->   "%tmp_31 = select i1 %sel_tmp2, double 0x7FF0000000000000, double 0x7FFFFFFFFFFFFFFF" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:365]   --->   Operation 175 'select' 'tmp_31' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node tmp_33)   --->   "%tmp_32 = or i1 %sel_tmp2, %not_demorgan" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:365]   --->   Operation 176 'or' 'tmp_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 177 [1/1] (1.48ns) (out node of the LUT)   --->   "%tmp_33 = select i1 %tmp_32, double %tmp_31, double %tmp_30" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:365]   --->   Operation 177 'select' 'tmp_33' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.89>
ST_20 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str26) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:186]   --->   Operation 178 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 179 [1/1] (0.97ns)   --->   "%x_is_ninf = and i1 %tmp_13_i, %p_Result_23" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:211]   --->   Operation 179 'and' 'x_is_ninf' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp10)   --->   "%rev = xor i1 %tmp_82, true" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:338]   --->   Operation 180 'xor' 'rev' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node tmp_36)   --->   "%sel_tmp7 = and i1 %x_is_ninf, %sel_tmp1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:211]   --->   Operation 181 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%tmp_13_i_not = xor i1 %tmp_13_i, true" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210]   --->   Operation 182 'xor' 'tmp_13_i_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%sel_tmp = or i1 %p_Result_23, %tmp_13_i_not" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210]   --->   Operation 183 'or' 'sel_tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%sel_tmp3 = xor i1 %x_is_ninf, true" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:211]   --->   Operation 184 'xor' 'sel_tmp3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%tmp53 = and i1 %sel_tmp1, %sel_tmp3" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:211]   --->   Operation 185 'and' 'tmp53' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 186 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp4 = and i1 %tmp53, %sel_tmp" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:211]   --->   Operation 186 'and' 'sel_tmp4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp10)   --->   "%tmp54 = and i1 %sel_tmp9, %rev" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:338]   --->   Operation 187 'and' 'tmp54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 188 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp10 = and i1 %tmp54, %sel_tmp4" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:338]   --->   Operation 188 'and' 'sel_tmp10' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node p_1)   --->   "%tmp55 = and i1 %sel_tmp9, %tmp_82" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:338]   --->   Operation 189 'and' 'tmp55' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node tmp_36)   --->   "%tmp_34 = select i1 %sel_tmp10, double 0x7FF0000000000000, double 0.000000e+00" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:365]   --->   Operation 190 'select' 'tmp_34' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node tmp_36)   --->   "%tmp_35 = or i1 %sel_tmp10, %sel_tmp7" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:365]   --->   Operation 191 'or' 'tmp_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 192 [1/1] (1.48ns) (out node of the LUT)   --->   "%tmp_36 = select i1 %tmp_35, double %tmp_34, double %tmp_33" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:365]   --->   Operation 192 'select' 'tmp_36' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node p_1)   --->   "%sel_tmp15 = or i1 %tmp56, %tmp55" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:365]   --->   Operation 193 'or' 'sel_tmp15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node p_1)   --->   "%tmp_37 = and i1 %sel_tmp15, %sel_tmp4" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:365]   --->   Operation 194 'and' 'tmp_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 195 [1/1] (1.48ns) (out node of the LUT)   --->   "%p_1 = select i1 %tmp_37, double 0.000000e+00, double %tmp_36" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:365]   --->   Operation 195 'select' 'p_1' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 196 [1/1] (0.00ns)   --->   "ret double %p_1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:367]   --->   Operation 196 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ table_exp_Z1_array_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_f_Z3_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ table_f_Z2_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read               (read          ) [ 000000000000000000000]
p_Val2_s             (bitcast       ) [ 000000000000000000000]
p_Result_23          (bitselect     ) [ 011111111111111111111]
tmp_V                (partselect    ) [ 011000000000000000000]
tmp_V_3              (trunc         ) [ 000000000000000000000]
tmp_i_86             (icmp          ) [ 011000000000000000000]
tmp_i1               (icmp          ) [ 011000000000000000000]
p_Result_s           (bitconcatenate) [ 000000000000000000000]
e_frac_V             (sub           ) [ 000000000000000000000]
tmp_21               (select        ) [ 011000000000000000000]
tmp_82               (bitselect     ) [ 011111111111111111111]
tmp_i                (icmp          ) [ 000000000000000000000]
not_demorgan         (and           ) [ 010111111111111111110]
tmp_13_i             (and           ) [ 010111111111111111111]
tmp_i53_cast         (zext          ) [ 000000000000000000000]
m_exp                (add           ) [ 000000000000000000000]
m_frac_l_V           (bitconcatenate) [ 000000000000000000000]
m_frac_l_V_2_cast    (sext          ) [ 010100000000000000000]
isNeg                (bitselect     ) [ 010100000000000000000]
tmp_s                (sub           ) [ 000000000000000000000]
tmp_45_cast          (sext          ) [ 000000000000000000000]
m_exp_2              (select        ) [ 000000000000000000000]
m_exp_1_cast         (sext          ) [ 010100000000000000000]
tmp_13               (zext          ) [ 000000000000000000000]
tmp_46_cast          (zext          ) [ 000000000000000000000]
r_V                  (ashr          ) [ 000000000000000000000]
r_V_cast             (sext          ) [ 000000000000000000000]
r_V_1                (shl           ) [ 000000000000000000000]
r_V_13               (select        ) [ 010111111100000000000]
m_fix_l_V            (partselect    ) [ 010100000000000000000]
m_fix_hi_V           (partselect    ) [ 010100000000000000000]
p_Result_24          (bitselect     ) [ 010100000000000000000]
tmp_22               (icmp          ) [ 010111111111111111110]
tmp_14               (zext          ) [ 000000000000000000000]
r_V_3                (shl           ) [ 000000000000000000000]
r_V_4                (ashr          ) [ 000000000000000000000]
r_V_5                (sext          ) [ 000000000000000000000]
r_V_14               (mul           ) [ 000000000000000000000]
rhs_V                (bitconcatenate) [ 000000000000000000000]
rhs_V_2_cast         (sext          ) [ 000000000000000000000]
ret_V_4              (add           ) [ 000000000000000000000]
tmp_15               (partselect    ) [ 000000000000000000000]
p_Result_16          (bitselect     ) [ 000000000000000000000]
tmp_77               (trunc         ) [ 000000000000000000000]
tmp_16               (icmp          ) [ 000000000000000000000]
ret_V_3              (add           ) [ 000000000000000000000]
p_s                  (select        ) [ 000000000000000000000]
r_exp_V_3            (select        ) [ 010011111111111111110]
tmp_40               (select        ) [ 000000000000000000000]
tmp_23               (bitconcatenate) [ 000000000000000000000]
tmp_24               (icmp          ) [ 010011111111111111110]
r_V_7                (sext          ) [ 010001111000000000000]
r_V_15               (mul           ) [ 000000000000000000000]
tmp_25               (partselect    ) [ 010000000100000000000]
lhs_V                (sext          ) [ 000000000000000000000]
rhs_V_1              (bitconcatenate) [ 000000000000000000000]
rhs_V_4_cast         (sext          ) [ 000000000000000000000]
ret_V_5              (sub           ) [ 000000000000000000000]
m_diff_hi_V          (partselect    ) [ 010000000011111100000]
Z2_V                 (partselect    ) [ 010000000011111110000]
Z3_V                 (partselect    ) [ 010000000011000000000]
Z4_V                 (trunc         ) [ 010000000010000000000]
Z4_ind_V             (partselect    ) [ 000000000000000000000]
tmp_29_i             (zext          ) [ 000000000000000000000]
table_f_Z3_array_V_s (getelementptr ) [ 010000000010000000000]
tmp_30_i             (zext          ) [ 000000000000000000000]
table_f_Z3_array_V_2 (getelementptr ) [ 010000000010000000000]
table_f_Z3_array_V_1 (load          ) [ 000000000000000000000]
f_Z4_V               (partselect    ) [ 000000000000000000000]
lhs_V_1              (zext          ) [ 000000000000000000000]
rhs_V_2              (zext          ) [ 000000000000000000000]
ret_V_6              (add           ) [ 010000000001110000000]
p_Val2_19            (load          ) [ 010000000001000000000]
tmp_46_i             (bitconcatenate) [ 010000000000110000000]
r_V_i_cast           (zext          ) [ 010000000000100000000]
tmp_31_i_cast        (zext          ) [ 010000000000100000000]
r_V_16               (mul           ) [ 000000000000000000000]
tmp_29               (partselect    ) [ 010000000000010000000]
tmp_36_i             (zext          ) [ 000000000000000000000]
table_f_Z2_array_V_s (getelementptr ) [ 010000000000010000000]
ret_V_7              (zext          ) [ 000000000000000000000]
tmp_34_i_cast        (zext          ) [ 000000000000000000000]
tmp                  (add           ) [ 000000000000000000000]
tmp_cast             (zext          ) [ 000000000000000000000]
exp_Z2P_m_1_V        (add           ) [ 010000000000001110000]
p_Val2_26            (load          ) [ 000000000000000000000]
tmp_38               (partselect    ) [ 010000000000001110000]
tmp_37_i             (bitconcatenate) [ 000000000000000000000]
r_V_2_i_cast         (zext          ) [ 010000000000000100000]
tmp_38_i_cast        (zext          ) [ 010000000000000100000]
tmp_17               (zext          ) [ 000000000000000000000]
table_exp_Z1_array_1 (getelementptr ) [ 010000000000000010000]
r_V_17               (mul           ) [ 000000000000000000000]
tmp_39               (partselect    ) [ 010000000000000010000]
exp_Z1_V             (load          ) [ 010000000000000001100]
lhs_V_2              (bitconcatenate) [ 000000000000000000000]
lhs_V_2_i_cast       (zext          ) [ 000000000000000000000]
tmp_40_i_cast_cast   (zext          ) [ 000000000000000000000]
tmp51                (add           ) [ 000000000000000000000]
tmp51_cast           (zext          ) [ 000000000000000000000]
exp_Z1P_m_1_l_V      (add           ) [ 000000000000000000000]
exp_Z1P_m_1_V        (partselect    ) [ 010000000000000001000]
exp_Z1_hi_V          (partselect    ) [ 010000000000000001000]
r_V_11               (zext          ) [ 010000000000000000100]
tmp_18               (zext          ) [ 010000000000000000100]
lhs_V_3              (zext          ) [ 000000000000000000000]
ret_V_8              (add           ) [ 010000000000000000010]
r_V_18               (mul           ) [ 010000000000000000010]
tmp_79               (trunc         ) [ 010000000000000000010]
not_Val2_i           (xor           ) [ 000000000000000000000]
lhs_V_4              (bitconcatenate) [ 000000000000000000000]
rhs_V_5_cast         (zext          ) [ 000000000000000000000]
tmp_19               (bitconcatenate) [ 000000000000000000000]
tmp_20               (zext          ) [ 000000000000000000000]
ret_V_9              (add           ) [ 000000000000000000000]
ret_V_10_cast        (add           ) [ 000000000000000000000]
tmp_80               (bitselect     ) [ 000000000000000000000]
r_exp_V              (add           ) [ 000000000000000000000]
r_exp_V_2            (select        ) [ 000000000000000000000]
tmp_81               (partselect    ) [ 000000000000000000000]
icmp                 (icmp          ) [ 000000000000000000000]
or_cond              (or            ) [ 000000000000000000000]
tmp_26               (icmp          ) [ 000000000000000000000]
tmp_27               (partselect    ) [ 000000000000000000000]
tmp_28               (partselect    ) [ 000000000000000000000]
tmp_V_4              (select        ) [ 000000000000000000000]
tmp_83               (trunc         ) [ 000000000000000000000]
out_exp_V            (add           ) [ 000000000000000000000]
p_Result_25          (bitconcatenate) [ 000000000000000000000]
sel_tmp1             (xor           ) [ 010000000000000000001]
tmp52                (and           ) [ 000000000000000000000]
sel_tmp2             (and           ) [ 000000000000000000000]
sel_tmp5             (and           ) [ 000000000000000000000]
sel_tmp6             (xor           ) [ 000000000000000000000]
sel_tmp8             (and           ) [ 000000000000000000000]
sel_tmp9             (or            ) [ 010000000000000000001]
sel_tmp11            (xor           ) [ 000000000000000000000]
sel_tmp12            (and           ) [ 000000000000000000000]
sel_tmp44_demorgan   (or            ) [ 000000000000000000000]
sel_tmp13            (xor           ) [ 000000000000000000000]
sel_tmp14            (or            ) [ 000000000000000000000]
tmp56                (and           ) [ 010000000000000000001]
tmp_30               (bitcast       ) [ 000000000000000000000]
tmp_31               (select        ) [ 000000000000000000000]
tmp_32               (or            ) [ 000000000000000000000]
tmp_33               (select        ) [ 010000000000000000001]
StgValue_178         (specpipeline  ) [ 000000000000000000000]
x_is_ninf            (and           ) [ 000000000000000000000]
rev                  (xor           ) [ 000000000000000000000]
sel_tmp7             (and           ) [ 000000000000000000000]
tmp_13_i_not         (xor           ) [ 000000000000000000000]
sel_tmp              (or            ) [ 000000000000000000000]
sel_tmp3             (xor           ) [ 000000000000000000000]
tmp53                (and           ) [ 000000000000000000000]
sel_tmp4             (and           ) [ 000000000000000000000]
tmp54                (and           ) [ 000000000000000000000]
sel_tmp10            (and           ) [ 000000000000000000000]
tmp55                (and           ) [ 000000000000000000000]
tmp_34               (select        ) [ 000000000000000000000]
tmp_35               (or            ) [ 000000000000000000000]
tmp_36               (select        ) [ 000000000000000000000]
sel_tmp15            (or            ) [ 000000000000000000000]
tmp_37               (and           ) [ 000000000000000000000]
p_1                  (select        ) [ 000000000000000000000]
StgValue_196         (ret           ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="table_exp_Z1_array_s">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_exp_Z1_array_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="table_f_Z3_array_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z3_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="table_f_Z2_array_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z2_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i2.i52"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i61.i54.i7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i71.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i1.i18"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i71.i64.i7"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i71.i84.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i72.i71.i1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i73.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i8.i9.i26"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i8.i1.i40"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i93.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i52.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i108.i59.i49"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i107.i58.i49"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i107.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i108.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i107.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1004" name="x_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="0"/>
<pin id="208" dir="0" index="1" bw="64" slack="0"/>
<pin id="209" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="table_f_Z3_array_V_s_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="26" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="8" slack="0"/>
<pin id="216" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_f_Z3_array_V_s/9 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="0" index="1" bw="26" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="0" slack="0"/>
<pin id="232" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="233" dir="0" index="5" bw="26" slack="2147483647"/>
<pin id="234" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="26" slack="0"/>
<pin id="235" dir="1" index="7" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="table_f_Z3_array_V_1/9 p_Val2_19/9 "/>
</bind>
</comp>

<comp id="225" class="1004" name="table_f_Z3_array_V_2_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="26" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="8" slack="0"/>
<pin id="229" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_f_Z3_array_V_2/9 "/>
</bind>
</comp>

<comp id="237" class="1004" name="table_f_Z2_array_V_s_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="42" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="8" slack="0"/>
<pin id="241" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_f_Z2_array_V_s/12 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="42" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_26/12 "/>
</bind>
</comp>

<comp id="250" class="1004" name="table_exp_Z1_array_1_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="58" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="8" slack="0"/>
<pin id="254" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_exp_Z1_array_1/15 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_access_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="58" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_Z1_V/15 "/>
</bind>
</comp>

<comp id="263" class="1004" name="p_Val2_s_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="0"/>
<pin id="265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="p_Result_23_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="64" slack="0"/>
<pin id="270" dir="0" index="2" bw="7" slack="0"/>
<pin id="271" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_23/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_V_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="11" slack="0"/>
<pin id="277" dir="0" index="1" bw="64" slack="0"/>
<pin id="278" dir="0" index="2" bw="7" slack="0"/>
<pin id="279" dir="0" index="3" bw="7" slack="0"/>
<pin id="280" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_V_3_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="0"/>
<pin id="287" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_3/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_i_86_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="52" slack="0"/>
<pin id="291" dir="0" index="1" bw="52" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_86/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_i1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="52" slack="0"/>
<pin id="297" dir="0" index="1" bw="52" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i1/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="p_Result_s_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="54" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="52" slack="0"/>
<pin id="305" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="e_frac_V_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="54" slack="0"/>
<pin id="312" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="e_frac_V/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_21_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="54" slack="0"/>
<pin id="318" dir="0" index="2" bw="54" slack="0"/>
<pin id="319" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_21/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_82_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="54" slack="0"/>
<pin id="326" dir="0" index="2" bw="7" slack="0"/>
<pin id="327" dir="1" index="3" bw="1" slack="19"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_82/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_i_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="11" slack="1"/>
<pin id="333" dir="0" index="1" bw="11" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="not_demorgan_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="1"/>
<pin id="339" dir="1" index="2" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="not_demorgan/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_13_i_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="1"/>
<pin id="344" dir="1" index="2" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_13_i/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_i53_cast_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="11" slack="1"/>
<pin id="348" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i53_cast/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="m_exp_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="11" slack="0"/>
<pin id="351" dir="0" index="1" bw="11" slack="0"/>
<pin id="352" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_exp/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="m_frac_l_V_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="61" slack="0"/>
<pin id="357" dir="0" index="1" bw="54" slack="1"/>
<pin id="358" dir="0" index="2" bw="1" slack="0"/>
<pin id="359" dir="1" index="3" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="m_frac_l_V/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="m_frac_l_V_2_cast_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="61" slack="0"/>
<pin id="364" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="m_frac_l_V_2_cast/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="isNeg_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="12" slack="0"/>
<pin id="369" dir="0" index="2" bw="5" slack="0"/>
<pin id="370" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_s_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="11" slack="0"/>
<pin id="376" dir="0" index="1" bw="11" slack="1"/>
<pin id="377" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_45_cast_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="11" slack="0"/>
<pin id="381" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_45_cast/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="m_exp_2_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="12" slack="0"/>
<pin id="386" dir="0" index="2" bw="12" slack="0"/>
<pin id="387" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_exp_2/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="m_exp_1_cast_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="12" slack="0"/>
<pin id="393" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="m_exp_1_cast/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_13_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="12" slack="0"/>
<pin id="397" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_46_cast_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="12" slack="0"/>
<pin id="401" dir="1" index="1" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_46_cast/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="r_V_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="61" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="0"/>
<pin id="406" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="r_V_cast_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="61" slack="0"/>
<pin id="411" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_cast/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="r_V_1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="61" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="0"/>
<pin id="416" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="r_V_13_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="71" slack="0"/>
<pin id="422" dir="0" index="2" bw="71" slack="0"/>
<pin id="423" dir="1" index="3" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_13/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="m_fix_l_V_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="64" slack="0"/>
<pin id="429" dir="0" index="1" bw="71" slack="0"/>
<pin id="430" dir="0" index="2" bw="4" slack="0"/>
<pin id="431" dir="0" index="3" bw="8" slack="0"/>
<pin id="432" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_l_V/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="m_fix_hi_V_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="16" slack="0"/>
<pin id="439" dir="0" index="1" bw="71" slack="0"/>
<pin id="440" dir="0" index="2" bw="7" slack="0"/>
<pin id="441" dir="0" index="3" bw="8" slack="0"/>
<pin id="442" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_hi_V/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="p_Result_24_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="71" slack="0"/>
<pin id="450" dir="0" index="2" bw="8" slack="0"/>
<pin id="451" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_24/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_22_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="12" slack="0"/>
<pin id="457" dir="0" index="1" bw="12" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_22/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_14_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="12" slack="1"/>
<pin id="463" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="r_V_3_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="64" slack="1"/>
<pin id="466" dir="0" index="1" bw="32" slack="0"/>
<pin id="467" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_3/3 "/>
</bind>
</comp>

<comp id="469" class="1004" name="r_V_4_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="64" slack="1"/>
<pin id="471" dir="0" index="1" bw="32" slack="0"/>
<pin id="472" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V_4/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="r_V_5_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="16" slack="1"/>
<pin id="476" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_5/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="rhs_V_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="19" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="1"/>
<pin id="480" dir="0" index="2" bw="18" slack="0"/>
<pin id="481" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="rhs_V_2_cast_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="19" slack="0"/>
<pin id="486" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_2_cast/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_15_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="13" slack="0"/>
<pin id="490" dir="0" index="1" bw="31" slack="0"/>
<pin id="491" dir="0" index="2" bw="6" slack="0"/>
<pin id="492" dir="0" index="3" bw="6" slack="0"/>
<pin id="493" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="p_Result_16_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="31" slack="0"/>
<pin id="500" dir="0" index="2" bw="6" slack="0"/>
<pin id="501" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_16/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_77_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="31" slack="0"/>
<pin id="506" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_77/3 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_16_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="18" slack="0"/>
<pin id="509" dir="0" index="1" bw="18" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16/3 "/>
</bind>
</comp>

<comp id="513" class="1004" name="ret_V_3_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="13" slack="0"/>
<pin id="516" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_3/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="p_s_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="13" slack="0"/>
<pin id="522" dir="0" index="2" bw="13" slack="0"/>
<pin id="523" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/3 "/>
</bind>
</comp>

<comp id="527" class="1004" name="r_exp_V_3_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="13" slack="0"/>
<pin id="530" dir="0" index="2" bw="13" slack="0"/>
<pin id="531" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_V_3/3 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_40_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="1"/>
<pin id="537" dir="0" index="1" bw="64" slack="0"/>
<pin id="538" dir="0" index="2" bw="64" slack="0"/>
<pin id="539" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_40/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_23_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="71" slack="0"/>
<pin id="544" dir="0" index="1" bw="64" slack="0"/>
<pin id="545" dir="0" index="2" bw="1" slack="0"/>
<pin id="546" dir="1" index="3" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_23/3 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_24_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="71" slack="0"/>
<pin id="552" dir="0" index="1" bw="71" slack="1"/>
<pin id="553" dir="1" index="2" bw="1" slack="16"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_24/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="r_V_7_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="13" slack="1"/>
<pin id="557" dir="1" index="1" bw="84" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_7/4 "/>
</bind>
</comp>

<comp id="558" class="1004" name="grp_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="72" slack="0"/>
<pin id="560" dir="0" index="1" bw="13" slack="0"/>
<pin id="561" dir="1" index="2" bw="84" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_15/4 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_25_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="71" slack="0"/>
<pin id="566" dir="0" index="1" bw="84" slack="0"/>
<pin id="567" dir="0" index="2" bw="5" slack="0"/>
<pin id="568" dir="0" index="3" bw="8" slack="0"/>
<pin id="569" dir="1" index="4" bw="71" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25/8 "/>
</bind>
</comp>

<comp id="574" class="1004" name="lhs_V_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="71" slack="7"/>
<pin id="576" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/9 "/>
</bind>
</comp>

<comp id="577" class="1004" name="rhs_V_1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="72" slack="0"/>
<pin id="579" dir="0" index="1" bw="71" slack="1"/>
<pin id="580" dir="0" index="2" bw="1" slack="0"/>
<pin id="581" dir="1" index="3" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/9 "/>
</bind>
</comp>

<comp id="584" class="1004" name="rhs_V_4_cast_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="72" slack="0"/>
<pin id="586" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_4_cast/9 "/>
</bind>
</comp>

<comp id="588" class="1004" name="ret_V_5_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="71" slack="0"/>
<pin id="590" dir="0" index="1" bw="72" slack="0"/>
<pin id="591" dir="1" index="2" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_5/9 "/>
</bind>
</comp>

<comp id="594" class="1004" name="m_diff_hi_V_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="8" slack="0"/>
<pin id="596" dir="0" index="1" bw="73" slack="0"/>
<pin id="597" dir="0" index="2" bw="7" slack="0"/>
<pin id="598" dir="0" index="3" bw="7" slack="0"/>
<pin id="599" dir="1" index="4" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_diff_hi_V/9 "/>
</bind>
</comp>

<comp id="604" class="1004" name="Z2_V_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="8" slack="0"/>
<pin id="606" dir="0" index="1" bw="73" slack="0"/>
<pin id="607" dir="0" index="2" bw="7" slack="0"/>
<pin id="608" dir="0" index="3" bw="7" slack="0"/>
<pin id="609" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z2_V/9 "/>
</bind>
</comp>

<comp id="614" class="1004" name="Z3_V_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="8" slack="0"/>
<pin id="616" dir="0" index="1" bw="73" slack="0"/>
<pin id="617" dir="0" index="2" bw="7" slack="0"/>
<pin id="618" dir="0" index="3" bw="7" slack="0"/>
<pin id="619" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z3_V/9 "/>
</bind>
</comp>

<comp id="624" class="1004" name="Z4_V_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="73" slack="0"/>
<pin id="626" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Z4_V/9 "/>
</bind>
</comp>

<comp id="628" class="1004" name="Z4_ind_V_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="8" slack="0"/>
<pin id="630" dir="0" index="1" bw="73" slack="0"/>
<pin id="631" dir="0" index="2" bw="6" slack="0"/>
<pin id="632" dir="0" index="3" bw="7" slack="0"/>
<pin id="633" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z4_ind_V/9 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_29_i_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="8" slack="0"/>
<pin id="640" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29_i/9 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_30_i_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="8" slack="0"/>
<pin id="645" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30_i/9 "/>
</bind>
</comp>

<comp id="648" class="1004" name="f_Z4_V_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="10" slack="0"/>
<pin id="650" dir="0" index="1" bw="26" slack="0"/>
<pin id="651" dir="0" index="2" bw="6" slack="0"/>
<pin id="652" dir="0" index="3" bw="6" slack="0"/>
<pin id="653" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="f_Z4_V/10 "/>
</bind>
</comp>

<comp id="658" class="1004" name="lhs_V_1_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="35" slack="1"/>
<pin id="660" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_1/10 "/>
</bind>
</comp>

<comp id="661" class="1004" name="rhs_V_2_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="10" slack="0"/>
<pin id="663" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_2/10 "/>
</bind>
</comp>

<comp id="665" class="1004" name="ret_V_6_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="10" slack="0"/>
<pin id="667" dir="0" index="1" bw="35" slack="0"/>
<pin id="668" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_6/10 "/>
</bind>
</comp>

<comp id="671" class="1004" name="tmp_46_i_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="43" slack="0"/>
<pin id="673" dir="0" index="1" bw="8" slack="2"/>
<pin id="674" dir="0" index="2" bw="1" slack="0"/>
<pin id="675" dir="0" index="3" bw="26" slack="1"/>
<pin id="676" dir="1" index="4" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_46_i/11 "/>
</bind>
</comp>

<comp id="679" class="1004" name="r_V_i_cast_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="43" slack="0"/>
<pin id="681" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_i_cast/11 "/>
</bind>
</comp>

<comp id="683" class="1004" name="tmp_31_i_cast_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="36" slack="1"/>
<pin id="685" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31_i_cast/11 "/>
</bind>
</comp>

<comp id="686" class="1004" name="grp_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="36" slack="0"/>
<pin id="688" dir="0" index="1" bw="43" slack="0"/>
<pin id="689" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_16/11 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_29_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="20" slack="0"/>
<pin id="694" dir="0" index="1" bw="79" slack="0"/>
<pin id="695" dir="0" index="2" bw="7" slack="0"/>
<pin id="696" dir="0" index="3" bw="8" slack="0"/>
<pin id="697" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/12 "/>
</bind>
</comp>

<comp id="702" class="1004" name="tmp_36_i_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="8" slack="3"/>
<pin id="704" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_36_i/12 "/>
</bind>
</comp>

<comp id="706" class="1004" name="ret_V_7_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="43" slack="2"/>
<pin id="708" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ret_V_7/13 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_34_i_cast_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="20" slack="1"/>
<pin id="711" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_34_i_cast/13 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="20" slack="0"/>
<pin id="714" dir="0" index="1" bw="36" slack="3"/>
<pin id="715" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/13 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_cast_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="36" slack="0"/>
<pin id="719" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/13 "/>
</bind>
</comp>

<comp id="721" class="1004" name="exp_Z2P_m_1_V_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="43" slack="0"/>
<pin id="723" dir="0" index="1" bw="36" slack="0"/>
<pin id="724" dir="1" index="2" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z2P_m_1_V/13 "/>
</bind>
</comp>

<comp id="727" class="1004" name="tmp_38_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="40" slack="0"/>
<pin id="729" dir="0" index="1" bw="42" slack="0"/>
<pin id="730" dir="0" index="2" bw="3" slack="0"/>
<pin id="731" dir="0" index="3" bw="7" slack="0"/>
<pin id="732" dir="1" index="4" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_38/13 "/>
</bind>
</comp>

<comp id="737" class="1004" name="tmp_37_i_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="49" slack="0"/>
<pin id="739" dir="0" index="1" bw="8" slack="5"/>
<pin id="740" dir="0" index="2" bw="1" slack="0"/>
<pin id="741" dir="0" index="3" bw="40" slack="1"/>
<pin id="742" dir="1" index="4" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_37_i/14 "/>
</bind>
</comp>

<comp id="745" class="1004" name="r_V_2_i_cast_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="49" slack="0"/>
<pin id="747" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_2_i_cast/14 "/>
</bind>
</comp>

<comp id="749" class="1004" name="tmp_38_i_cast_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="44" slack="1"/>
<pin id="751" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_38_i_cast/14 "/>
</bind>
</comp>

<comp id="752" class="1004" name="grp_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="44" slack="0"/>
<pin id="754" dir="0" index="1" bw="49" slack="0"/>
<pin id="755" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_17/14 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_17_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="8" slack="6"/>
<pin id="760" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17/15 "/>
</bind>
</comp>

<comp id="762" class="1004" name="tmp_39_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="36" slack="0"/>
<pin id="764" dir="0" index="1" bw="93" slack="0"/>
<pin id="765" dir="0" index="2" bw="7" slack="0"/>
<pin id="766" dir="0" index="3" bw="8" slack="0"/>
<pin id="767" dir="1" index="4" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_39/15 "/>
</bind>
</comp>

<comp id="772" class="1004" name="lhs_V_2_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="51" slack="0"/>
<pin id="774" dir="0" index="1" bw="8" slack="7"/>
<pin id="775" dir="0" index="2" bw="1" slack="0"/>
<pin id="776" dir="0" index="3" bw="40" slack="3"/>
<pin id="777" dir="0" index="4" bw="1" slack="0"/>
<pin id="778" dir="1" index="5" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2/16 "/>
</bind>
</comp>

<comp id="782" class="1004" name="lhs_V_2_i_cast_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="51" slack="0"/>
<pin id="784" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_2_i_cast/16 "/>
</bind>
</comp>

<comp id="786" class="1004" name="tmp_40_i_cast_cast_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="36" slack="1"/>
<pin id="788" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40_i_cast_cast/16 "/>
</bind>
</comp>

<comp id="789" class="1004" name="tmp51_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="36" slack="0"/>
<pin id="791" dir="0" index="1" bw="44" slack="3"/>
<pin id="792" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp51/16 "/>
</bind>
</comp>

<comp id="794" class="1004" name="tmp51_cast_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="44" slack="0"/>
<pin id="796" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp51_cast/16 "/>
</bind>
</comp>

<comp id="798" class="1004" name="exp_Z1P_m_1_l_V_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="51" slack="0"/>
<pin id="800" dir="0" index="1" bw="44" slack="0"/>
<pin id="801" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z1P_m_1_l_V/16 "/>
</bind>
</comp>

<comp id="804" class="1004" name="exp_Z1P_m_1_V_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="50" slack="0"/>
<pin id="806" dir="0" index="1" bw="52" slack="0"/>
<pin id="807" dir="0" index="2" bw="3" slack="0"/>
<pin id="808" dir="0" index="3" bw="7" slack="0"/>
<pin id="809" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1P_m_1_V/16 "/>
</bind>
</comp>

<comp id="814" class="1004" name="exp_Z1_hi_V_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="50" slack="0"/>
<pin id="816" dir="0" index="1" bw="58" slack="0"/>
<pin id="817" dir="0" index="2" bw="5" slack="0"/>
<pin id="818" dir="0" index="3" bw="7" slack="0"/>
<pin id="819" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1_hi_V/16 "/>
</bind>
</comp>

<comp id="824" class="1004" name="r_V_11_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="50" slack="1"/>
<pin id="826" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_11/17 "/>
</bind>
</comp>

<comp id="827" class="1004" name="tmp_18_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="50" slack="1"/>
<pin id="829" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18/17 "/>
</bind>
</comp>

<comp id="830" class="1004" name="grp_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="50" slack="0"/>
<pin id="832" dir="0" index="1" bw="50" slack="0"/>
<pin id="833" dir="1" index="2" bw="100" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_18/17 "/>
</bind>
</comp>

<comp id="836" class="1004" name="lhs_V_3_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="58" slack="2"/>
<pin id="838" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_3/18 "/>
</bind>
</comp>

<comp id="839" class="1004" name="ret_V_8_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="6" slack="0"/>
<pin id="841" dir="0" index="1" bw="58" slack="0"/>
<pin id="842" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_8/18 "/>
</bind>
</comp>

<comp id="845" class="1004" name="tmp_79_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="59" slack="0"/>
<pin id="847" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_79/18 "/>
</bind>
</comp>

<comp id="849" class="1004" name="not_Val2_i_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="18"/>
<pin id="851" dir="0" index="1" bw="1" slack="0"/>
<pin id="852" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_Val2_i/19 "/>
</bind>
</comp>

<comp id="854" class="1004" name="lhs_V_4_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="108" slack="0"/>
<pin id="856" dir="0" index="1" bw="59" slack="1"/>
<pin id="857" dir="0" index="2" bw="1" slack="0"/>
<pin id="858" dir="1" index="3" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_4/19 "/>
</bind>
</comp>

<comp id="861" class="1004" name="rhs_V_5_cast_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="100" slack="1"/>
<pin id="863" dir="1" index="1" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_5_cast/19 "/>
</bind>
</comp>

<comp id="864" class="1004" name="tmp_19_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="107" slack="0"/>
<pin id="866" dir="0" index="1" bw="58" slack="1"/>
<pin id="867" dir="0" index="2" bw="1" slack="0"/>
<pin id="868" dir="1" index="3" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/19 "/>
</bind>
</comp>

<comp id="871" class="1004" name="tmp_20_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="100" slack="1"/>
<pin id="873" dir="1" index="1" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20/19 "/>
</bind>
</comp>

<comp id="874" class="1004" name="ret_V_9_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="100" slack="0"/>
<pin id="876" dir="0" index="1" bw="108" slack="0"/>
<pin id="877" dir="1" index="2" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_9/19 "/>
</bind>
</comp>

<comp id="880" class="1004" name="ret_V_10_cast_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="100" slack="0"/>
<pin id="882" dir="0" index="1" bw="107" slack="0"/>
<pin id="883" dir="1" index="2" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_10_cast/19 "/>
</bind>
</comp>

<comp id="886" class="1004" name="tmp_80_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="1" slack="0"/>
<pin id="888" dir="0" index="1" bw="107" slack="0"/>
<pin id="889" dir="0" index="2" bw="8" slack="0"/>
<pin id="890" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_80/19 "/>
</bind>
</comp>

<comp id="894" class="1004" name="r_exp_V_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="0"/>
<pin id="896" dir="0" index="1" bw="13" slack="16"/>
<pin id="897" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_exp_V/19 "/>
</bind>
</comp>

<comp id="899" class="1004" name="r_exp_V_2_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="0"/>
<pin id="901" dir="0" index="1" bw="13" slack="16"/>
<pin id="902" dir="0" index="2" bw="13" slack="0"/>
<pin id="903" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_V_2/19 "/>
</bind>
</comp>

<comp id="906" class="1004" name="tmp_81_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="3" slack="0"/>
<pin id="908" dir="0" index="1" bw="13" slack="0"/>
<pin id="909" dir="0" index="2" bw="5" slack="0"/>
<pin id="910" dir="0" index="3" bw="5" slack="0"/>
<pin id="911" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_81/19 "/>
</bind>
</comp>

<comp id="916" class="1004" name="icmp_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="3" slack="0"/>
<pin id="918" dir="0" index="1" bw="3" slack="0"/>
<pin id="919" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/19 "/>
</bind>
</comp>

<comp id="922" class="1004" name="or_cond_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="16"/>
<pin id="924" dir="0" index="1" bw="1" slack="0"/>
<pin id="925" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/19 "/>
</bind>
</comp>

<comp id="927" class="1004" name="tmp_26_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="13" slack="0"/>
<pin id="929" dir="0" index="1" bw="13" slack="0"/>
<pin id="930" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_26/19 "/>
</bind>
</comp>

<comp id="933" class="1004" name="tmp_27_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="52" slack="0"/>
<pin id="935" dir="0" index="1" bw="108" slack="0"/>
<pin id="936" dir="0" index="2" bw="7" slack="0"/>
<pin id="937" dir="0" index="3" bw="8" slack="0"/>
<pin id="938" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_27/19 "/>
</bind>
</comp>

<comp id="943" class="1004" name="tmp_28_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="52" slack="0"/>
<pin id="945" dir="0" index="1" bw="107" slack="0"/>
<pin id="946" dir="0" index="2" bw="7" slack="0"/>
<pin id="947" dir="0" index="3" bw="8" slack="0"/>
<pin id="948" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28/19 "/>
</bind>
</comp>

<comp id="953" class="1004" name="tmp_V_4_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="1" slack="0"/>
<pin id="955" dir="0" index="1" bw="52" slack="0"/>
<pin id="956" dir="0" index="2" bw="52" slack="0"/>
<pin id="957" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_4/19 "/>
</bind>
</comp>

<comp id="961" class="1004" name="tmp_83_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="13" slack="0"/>
<pin id="963" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_83/19 "/>
</bind>
</comp>

<comp id="965" class="1004" name="out_exp_V_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="11" slack="0"/>
<pin id="967" dir="0" index="1" bw="11" slack="0"/>
<pin id="968" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_exp_V/19 "/>
</bind>
</comp>

<comp id="971" class="1004" name="p_Result_25_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="64" slack="0"/>
<pin id="973" dir="0" index="1" bw="1" slack="0"/>
<pin id="974" dir="0" index="2" bw="11" slack="0"/>
<pin id="975" dir="0" index="3" bw="52" slack="0"/>
<pin id="976" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_25/19 "/>
</bind>
</comp>

<comp id="981" class="1004" name="sel_tmp1_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="1" slack="17"/>
<pin id="983" dir="0" index="1" bw="1" slack="0"/>
<pin id="984" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/19 "/>
</bind>
</comp>

<comp id="986" class="1004" name="tmp52_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="1" slack="0"/>
<pin id="988" dir="0" index="1" bw="1" slack="0"/>
<pin id="989" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp52/19 "/>
</bind>
</comp>

<comp id="992" class="1004" name="sel_tmp2_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="1" slack="0"/>
<pin id="994" dir="0" index="1" bw="1" slack="17"/>
<pin id="995" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/19 "/>
</bind>
</comp>

<comp id="997" class="1004" name="sel_tmp5_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="1" slack="17"/>
<pin id="999" dir="0" index="1" bw="1" slack="0"/>
<pin id="1000" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp5/19 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="sel_tmp6_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="1" slack="17"/>
<pin id="1004" dir="0" index="1" bw="1" slack="0"/>
<pin id="1005" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/19 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="sel_tmp8_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="1" slack="0"/>
<pin id="1009" dir="0" index="1" bw="1" slack="0"/>
<pin id="1010" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8/19 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="sel_tmp9_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="1" slack="0"/>
<pin id="1015" dir="0" index="1" bw="1" slack="0"/>
<pin id="1016" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp9/19 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="sel_tmp11_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="1" slack="0"/>
<pin id="1021" dir="0" index="1" bw="1" slack="0"/>
<pin id="1022" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp11/19 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="sel_tmp12_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="1" slack="17"/>
<pin id="1027" dir="0" index="1" bw="1" slack="0"/>
<pin id="1028" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp12/19 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="sel_tmp44_demorgan_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="1" slack="17"/>
<pin id="1032" dir="0" index="1" bw="1" slack="0"/>
<pin id="1033" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp44_demorgan/19 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="sel_tmp13_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="1" slack="0"/>
<pin id="1037" dir="0" index="1" bw="1" slack="0"/>
<pin id="1038" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp13/19 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="sel_tmp14_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="1" slack="0"/>
<pin id="1043" dir="0" index="1" bw="1" slack="0"/>
<pin id="1044" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp14/19 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="tmp56_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="1" slack="0"/>
<pin id="1049" dir="0" index="1" bw="1" slack="0"/>
<pin id="1050" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp56/19 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="tmp_30_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="64" slack="0"/>
<pin id="1055" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_30/19 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="tmp_31_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="1" slack="0"/>
<pin id="1059" dir="0" index="1" bw="64" slack="0"/>
<pin id="1060" dir="0" index="2" bw="64" slack="0"/>
<pin id="1061" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_31/19 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="tmp_32_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="1" slack="0"/>
<pin id="1067" dir="0" index="1" bw="1" slack="17"/>
<pin id="1068" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_32/19 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="tmp_33_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="1" slack="0"/>
<pin id="1072" dir="0" index="1" bw="64" slack="0"/>
<pin id="1073" dir="0" index="2" bw="64" slack="0"/>
<pin id="1074" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_33/19 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="x_is_ninf_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="1" slack="18"/>
<pin id="1080" dir="0" index="1" bw="1" slack="19"/>
<pin id="1081" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_ninf/20 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="rev_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="1" slack="19"/>
<pin id="1084" dir="0" index="1" bw="1" slack="0"/>
<pin id="1085" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/20 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="sel_tmp7_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="1" slack="0"/>
<pin id="1089" dir="0" index="1" bw="1" slack="1"/>
<pin id="1090" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/20 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="tmp_13_i_not_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="1" slack="18"/>
<pin id="1094" dir="0" index="1" bw="1" slack="0"/>
<pin id="1095" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_13_i_not/20 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="sel_tmp_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="1" slack="19"/>
<pin id="1099" dir="0" index="1" bw="1" slack="0"/>
<pin id="1100" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp/20 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="sel_tmp3_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="1" slack="0"/>
<pin id="1104" dir="0" index="1" bw="1" slack="0"/>
<pin id="1105" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp3/20 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="tmp53_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="1" slack="1"/>
<pin id="1110" dir="0" index="1" bw="1" slack="0"/>
<pin id="1111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp53/20 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="sel_tmp4_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="1" slack="0"/>
<pin id="1115" dir="0" index="1" bw="1" slack="0"/>
<pin id="1116" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp4/20 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="tmp54_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="1" slack="1"/>
<pin id="1121" dir="0" index="1" bw="1" slack="0"/>
<pin id="1122" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp54/20 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="sel_tmp10_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="1" slack="0"/>
<pin id="1126" dir="0" index="1" bw="1" slack="0"/>
<pin id="1127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp10/20 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="tmp55_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="1" slack="1"/>
<pin id="1132" dir="0" index="1" bw="1" slack="19"/>
<pin id="1133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp55/20 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="tmp_34_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="1" slack="0"/>
<pin id="1136" dir="0" index="1" bw="64" slack="0"/>
<pin id="1137" dir="0" index="2" bw="64" slack="0"/>
<pin id="1138" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_34/20 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="tmp_35_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="1" slack="0"/>
<pin id="1144" dir="0" index="1" bw="1" slack="0"/>
<pin id="1145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_35/20 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="tmp_36_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="1" slack="0"/>
<pin id="1150" dir="0" index="1" bw="64" slack="0"/>
<pin id="1151" dir="0" index="2" bw="64" slack="1"/>
<pin id="1152" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_36/20 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="sel_tmp15_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="1" slack="1"/>
<pin id="1157" dir="0" index="1" bw="1" slack="0"/>
<pin id="1158" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp15/20 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="tmp_37_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="1" slack="0"/>
<pin id="1162" dir="0" index="1" bw="1" slack="0"/>
<pin id="1163" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_37/20 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="p_1_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="1" slack="0"/>
<pin id="1168" dir="0" index="1" bw="64" slack="0"/>
<pin id="1169" dir="0" index="2" bw="64" slack="0"/>
<pin id="1170" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_1/20 "/>
</bind>
</comp>

<comp id="1174" class="1007" name="grp_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="31" slack="0"/>
<pin id="1176" dir="0" index="1" bw="16" slack="0"/>
<pin id="1177" dir="0" index="2" bw="19" slack="0"/>
<pin id="1178" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_14/3 ret_V_4/3 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="p_Result_23_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="1" slack="18"/>
<pin id="1187" dir="1" index="1" bw="1" slack="18"/>
</pin_list>
<bind>
<opset="p_Result_23 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="tmp_V_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="11" slack="1"/>
<pin id="1194" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="1199" class="1005" name="tmp_i_86_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="1" slack="1"/>
<pin id="1201" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_86 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="tmp_i1_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="1" slack="1"/>
<pin id="1206" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i1 "/>
</bind>
</comp>

<comp id="1209" class="1005" name="tmp_21_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="54" slack="1"/>
<pin id="1211" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="1214" class="1005" name="tmp_82_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="1" slack="19"/>
<pin id="1216" dir="1" index="1" bw="1" slack="19"/>
</pin_list>
<bind>
<opset="tmp_82 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="not_demorgan_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="1" slack="17"/>
<pin id="1222" dir="1" index="1" bw="1" slack="17"/>
</pin_list>
<bind>
<opset="not_demorgan "/>
</bind>
</comp>

<comp id="1226" class="1005" name="tmp_13_i_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="1" slack="17"/>
<pin id="1228" dir="1" index="1" bw="1" slack="17"/>
</pin_list>
<bind>
<opset="tmp_13_i "/>
</bind>
</comp>

<comp id="1233" class="1005" name="m_frac_l_V_2_cast_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="71" slack="1"/>
<pin id="1235" dir="1" index="1" bw="71" slack="1"/>
</pin_list>
<bind>
<opset="m_frac_l_V_2_cast "/>
</bind>
</comp>

<comp id="1238" class="1005" name="isNeg_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="1" slack="1"/>
<pin id="1240" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="1243" class="1005" name="m_exp_1_cast_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="32" slack="1"/>
<pin id="1245" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m_exp_1_cast "/>
</bind>
</comp>

<comp id="1248" class="1005" name="r_V_13_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="71" slack="7"/>
<pin id="1250" dir="1" index="1" bw="71" slack="7"/>
</pin_list>
<bind>
<opset="r_V_13 "/>
</bind>
</comp>

<comp id="1253" class="1005" name="m_fix_l_V_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="64" slack="1"/>
<pin id="1255" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m_fix_l_V "/>
</bind>
</comp>

<comp id="1259" class="1005" name="m_fix_hi_V_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="16" slack="1"/>
<pin id="1261" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="m_fix_hi_V "/>
</bind>
</comp>

<comp id="1264" class="1005" name="p_Result_24_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="1" slack="1"/>
<pin id="1266" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_24 "/>
</bind>
</comp>

<comp id="1269" class="1005" name="tmp_22_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="1" slack="17"/>
<pin id="1271" dir="1" index="1" bw="1" slack="17"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="1277" class="1005" name="r_exp_V_3_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="13" slack="1"/>
<pin id="1279" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="r_exp_V_3 "/>
</bind>
</comp>

<comp id="1284" class="1005" name="tmp_24_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="1" slack="16"/>
<pin id="1286" dir="1" index="1" bw="1" slack="16"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="1289" class="1005" name="r_V_7_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="84" slack="1"/>
<pin id="1291" dir="1" index="1" bw="84" slack="1"/>
</pin_list>
<bind>
<opset="r_V_7 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="tmp_25_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="71" slack="1"/>
<pin id="1296" dir="1" index="1" bw="71" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="m_diff_hi_V_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="8" slack="6"/>
<pin id="1301" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="m_diff_hi_V "/>
</bind>
</comp>

<comp id="1304" class="1005" name="Z2_V_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="8" slack="3"/>
<pin id="1306" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="Z2_V "/>
</bind>
</comp>

<comp id="1311" class="1005" name="Z3_V_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="8" slack="2"/>
<pin id="1313" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="Z3_V "/>
</bind>
</comp>

<comp id="1316" class="1005" name="Z4_V_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="35" slack="1"/>
<pin id="1318" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="Z4_V "/>
</bind>
</comp>

<comp id="1321" class="1005" name="table_f_Z3_array_V_s_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="8" slack="1"/>
<pin id="1323" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_f_Z3_array_V_s "/>
</bind>
</comp>

<comp id="1326" class="1005" name="table_f_Z3_array_V_2_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="8" slack="1"/>
<pin id="1328" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_f_Z3_array_V_2 "/>
</bind>
</comp>

<comp id="1331" class="1005" name="ret_V_6_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="36" slack="1"/>
<pin id="1333" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_6 "/>
</bind>
</comp>

<comp id="1337" class="1005" name="p_Val2_19_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="26" slack="1"/>
<pin id="1339" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_19 "/>
</bind>
</comp>

<comp id="1342" class="1005" name="tmp_46_i_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="43" slack="2"/>
<pin id="1344" dir="1" index="1" bw="43" slack="2"/>
</pin_list>
<bind>
<opset="tmp_46_i "/>
</bind>
</comp>

<comp id="1347" class="1005" name="r_V_i_cast_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="79" slack="1"/>
<pin id="1349" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="r_V_i_cast "/>
</bind>
</comp>

<comp id="1352" class="1005" name="tmp_31_i_cast_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="79" slack="1"/>
<pin id="1354" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31_i_cast "/>
</bind>
</comp>

<comp id="1357" class="1005" name="tmp_29_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="20" slack="1"/>
<pin id="1359" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="1362" class="1005" name="table_f_Z2_array_V_s_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="8" slack="1"/>
<pin id="1364" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_f_Z2_array_V_s "/>
</bind>
</comp>

<comp id="1367" class="1005" name="exp_Z2P_m_1_V_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="44" slack="1"/>
<pin id="1369" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z2P_m_1_V "/>
</bind>
</comp>

<comp id="1373" class="1005" name="tmp_38_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="40" slack="1"/>
<pin id="1375" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="1379" class="1005" name="r_V_2_i_cast_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="93" slack="1"/>
<pin id="1381" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="r_V_2_i_cast "/>
</bind>
</comp>

<comp id="1384" class="1005" name="tmp_38_i_cast_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="93" slack="1"/>
<pin id="1386" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38_i_cast "/>
</bind>
</comp>

<comp id="1389" class="1005" name="table_exp_Z1_array_1_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="8" slack="1"/>
<pin id="1391" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_exp_Z1_array_1 "/>
</bind>
</comp>

<comp id="1394" class="1005" name="tmp_39_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="36" slack="1"/>
<pin id="1396" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="1399" class="1005" name="exp_Z1_V_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="58" slack="2"/>
<pin id="1401" dir="1" index="1" bw="58" slack="2"/>
</pin_list>
<bind>
<opset="exp_Z1_V "/>
</bind>
</comp>

<comp id="1404" class="1005" name="exp_Z1P_m_1_V_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="50" slack="1"/>
<pin id="1406" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1P_m_1_V "/>
</bind>
</comp>

<comp id="1409" class="1005" name="exp_Z1_hi_V_reg_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="50" slack="1"/>
<pin id="1411" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1_hi_V "/>
</bind>
</comp>

<comp id="1414" class="1005" name="r_V_11_reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="100" slack="1"/>
<pin id="1416" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="r_V_11 "/>
</bind>
</comp>

<comp id="1419" class="1005" name="tmp_18_reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="100" slack="1"/>
<pin id="1421" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="1424" class="1005" name="ret_V_8_reg_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="59" slack="1"/>
<pin id="1426" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_8 "/>
</bind>
</comp>

<comp id="1429" class="1005" name="r_V_18_reg_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="100" slack="1"/>
<pin id="1431" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="r_V_18 "/>
</bind>
</comp>

<comp id="1435" class="1005" name="tmp_79_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="58" slack="1"/>
<pin id="1437" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="tmp_79 "/>
</bind>
</comp>

<comp id="1440" class="1005" name="sel_tmp1_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="1" slack="1"/>
<pin id="1442" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp1 "/>
</bind>
</comp>

<comp id="1446" class="1005" name="sel_tmp9_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="1" slack="1"/>
<pin id="1448" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp9 "/>
</bind>
</comp>

<comp id="1452" class="1005" name="tmp56_reg_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="1" slack="1"/>
<pin id="1454" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp56 "/>
</bind>
</comp>

<comp id="1457" class="1005" name="tmp_33_reg_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="64" slack="1"/>
<pin id="1459" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="210"><net_src comp="8" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="0" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="4" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="110" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="212" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="230"><net_src comp="4" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="110" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="236"><net_src comp="225" pin="3"/><net_sink comp="219" pin=2"/></net>

<net id="242"><net_src comp="6" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="110" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="237" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="255"><net_src comp="2" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="110" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="262"><net_src comp="250" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="206" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="10" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="12" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="281"><net_src comp="14" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="263" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="283"><net_src comp="16" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="284"><net_src comp="18" pin="0"/><net_sink comp="275" pin=3"/></net>

<net id="288"><net_src comp="263" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="285" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="20" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="285" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="20" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="306"><net_src comp="22" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="24" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="285" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="313"><net_src comp="26" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="301" pin="3"/><net_sink comp="309" pin=1"/></net>

<net id="320"><net_src comp="267" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="309" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="301" pin="3"/><net_sink comp="315" pin=2"/></net>

<net id="328"><net_src comp="28" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="315" pin="3"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="30" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="335"><net_src comp="32" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="340"><net_src comp="331" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="331" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="353"><net_src comp="34" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="346" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="360"><net_src comp="36" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="38" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="365"><net_src comp="355" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="371"><net_src comp="40" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="349" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="42" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="378"><net_src comp="44" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="374" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="388"><net_src comp="366" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="379" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="349" pin="2"/><net_sink comp="383" pin=2"/></net>

<net id="394"><net_src comp="383" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="391" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="391" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="355" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="399" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="412"><net_src comp="403" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="362" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="395" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="424"><net_src comp="366" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="409" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="413" pin="2"/><net_sink comp="419" pin=2"/></net>

<net id="433"><net_src comp="46" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="419" pin="3"/><net_sink comp="427" pin=1"/></net>

<net id="435"><net_src comp="48" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="436"><net_src comp="50" pin="0"/><net_sink comp="427" pin=3"/></net>

<net id="443"><net_src comp="52" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="419" pin="3"/><net_sink comp="437" pin=1"/></net>

<net id="445"><net_src comp="54" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="446"><net_src comp="50" pin="0"/><net_sink comp="437" pin=3"/></net>

<net id="452"><net_src comp="56" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="419" pin="3"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="50" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="459"><net_src comp="349" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="58" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="468"><net_src comp="461" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="473"><net_src comp="461" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="482"><net_src comp="62" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="64" pin="0"/><net_sink comp="477" pin=2"/></net>

<net id="487"><net_src comp="477" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="494"><net_src comp="66" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="68" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="496"><net_src comp="70" pin="0"/><net_sink comp="488" pin=3"/></net>

<net id="502"><net_src comp="72" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="70" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="511"><net_src comp="504" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="74" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="76" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="488" pin="4"/><net_sink comp="513" pin=1"/></net>

<net id="524"><net_src comp="507" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="488" pin="4"/><net_sink comp="519" pin=1"/></net>

<net id="526"><net_src comp="513" pin="2"/><net_sink comp="519" pin=2"/></net>

<net id="532"><net_src comp="497" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="519" pin="3"/><net_sink comp="527" pin=1"/></net>

<net id="534"><net_src comp="488" pin="4"/><net_sink comp="527" pin=2"/></net>

<net id="540"><net_src comp="464" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="541"><net_src comp="469" pin="2"/><net_sink comp="535" pin=2"/></net>

<net id="547"><net_src comp="78" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="535" pin="3"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="38" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="554"><net_src comp="542" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="562"><net_src comp="80" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="555" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="570"><net_src comp="82" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="558" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="572"><net_src comp="84" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="573"><net_src comp="86" pin="0"/><net_sink comp="564" pin=3"/></net>

<net id="582"><net_src comp="88" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="583"><net_src comp="90" pin="0"/><net_sink comp="577" pin=2"/></net>

<net id="587"><net_src comp="577" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="592"><net_src comp="574" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="584" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="600"><net_src comp="92" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="588" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="602"><net_src comp="94" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="603"><net_src comp="96" pin="0"/><net_sink comp="594" pin=3"/></net>

<net id="610"><net_src comp="92" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="588" pin="2"/><net_sink comp="604" pin=1"/></net>

<net id="612"><net_src comp="98" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="613"><net_src comp="100" pin="0"/><net_sink comp="604" pin=3"/></net>

<net id="620"><net_src comp="92" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="588" pin="2"/><net_sink comp="614" pin=1"/></net>

<net id="622"><net_src comp="102" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="623"><net_src comp="104" pin="0"/><net_sink comp="614" pin=3"/></net>

<net id="627"><net_src comp="588" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="634"><net_src comp="92" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="635"><net_src comp="588" pin="2"/><net_sink comp="628" pin=1"/></net>

<net id="636"><net_src comp="106" pin="0"/><net_sink comp="628" pin=2"/></net>

<net id="637"><net_src comp="108" pin="0"/><net_sink comp="628" pin=3"/></net>

<net id="641"><net_src comp="628" pin="4"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="646"><net_src comp="614" pin="4"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="654"><net_src comp="112" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="655"><net_src comp="219" pin="3"/><net_sink comp="648" pin=1"/></net>

<net id="656"><net_src comp="114" pin="0"/><net_sink comp="648" pin=2"/></net>

<net id="657"><net_src comp="116" pin="0"/><net_sink comp="648" pin=3"/></net>

<net id="664"><net_src comp="648" pin="4"/><net_sink comp="661" pin=0"/></net>

<net id="669"><net_src comp="661" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="658" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="677"><net_src comp="118" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="678"><net_src comp="120" pin="0"/><net_sink comp="671" pin=2"/></net>

<net id="682"><net_src comp="671" pin="4"/><net_sink comp="679" pin=0"/></net>

<net id="690"><net_src comp="683" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="679" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="698"><net_src comp="122" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="699"><net_src comp="686" pin="2"/><net_sink comp="692" pin=1"/></net>

<net id="700"><net_src comp="124" pin="0"/><net_sink comp="692" pin=2"/></net>

<net id="701"><net_src comp="126" pin="0"/><net_sink comp="692" pin=3"/></net>

<net id="705"><net_src comp="702" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="716"><net_src comp="709" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="720"><net_src comp="712" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="725"><net_src comp="706" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="717" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="733"><net_src comp="128" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="734"><net_src comp="244" pin="3"/><net_sink comp="727" pin=1"/></net>

<net id="735"><net_src comp="130" pin="0"/><net_sink comp="727" pin=2"/></net>

<net id="736"><net_src comp="132" pin="0"/><net_sink comp="727" pin=3"/></net>

<net id="743"><net_src comp="134" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="744"><net_src comp="90" pin="0"/><net_sink comp="737" pin=2"/></net>

<net id="748"><net_src comp="737" pin="4"/><net_sink comp="745" pin=0"/></net>

<net id="756"><net_src comp="749" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="745" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="761"><net_src comp="758" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="768"><net_src comp="136" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="769"><net_src comp="752" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="770"><net_src comp="138" pin="0"/><net_sink comp="762" pin=2"/></net>

<net id="771"><net_src comp="140" pin="0"/><net_sink comp="762" pin=3"/></net>

<net id="779"><net_src comp="142" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="780"><net_src comp="90" pin="0"/><net_sink comp="772" pin=2"/></net>

<net id="781"><net_src comp="144" pin="0"/><net_sink comp="772" pin=4"/></net>

<net id="785"><net_src comp="772" pin="5"/><net_sink comp="782" pin=0"/></net>

<net id="793"><net_src comp="786" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="797"><net_src comp="789" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="802"><net_src comp="782" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="794" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="810"><net_src comp="146" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="811"><net_src comp="798" pin="2"/><net_sink comp="804" pin=1"/></net>

<net id="812"><net_src comp="130" pin="0"/><net_sink comp="804" pin=2"/></net>

<net id="813"><net_src comp="94" pin="0"/><net_sink comp="804" pin=3"/></net>

<net id="820"><net_src comp="148" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="821"><net_src comp="257" pin="3"/><net_sink comp="814" pin=1"/></net>

<net id="822"><net_src comp="150" pin="0"/><net_sink comp="814" pin=2"/></net>

<net id="823"><net_src comp="138" pin="0"/><net_sink comp="814" pin=3"/></net>

<net id="834"><net_src comp="827" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="824" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="843"><net_src comp="152" pin="0"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="836" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="848"><net_src comp="839" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="853"><net_src comp="154" pin="0"/><net_sink comp="849" pin=1"/></net>

<net id="859"><net_src comp="156" pin="0"/><net_sink comp="854" pin=0"/></net>

<net id="860"><net_src comp="158" pin="0"/><net_sink comp="854" pin=2"/></net>

<net id="869"><net_src comp="160" pin="0"/><net_sink comp="864" pin=0"/></net>

<net id="870"><net_src comp="158" pin="0"/><net_sink comp="864" pin=2"/></net>

<net id="878"><net_src comp="861" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="879"><net_src comp="854" pin="3"/><net_sink comp="874" pin=1"/></net>

<net id="884"><net_src comp="871" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="885"><net_src comp="864" pin="3"/><net_sink comp="880" pin=1"/></net>

<net id="891"><net_src comp="162" pin="0"/><net_sink comp="886" pin=0"/></net>

<net id="892"><net_src comp="880" pin="2"/><net_sink comp="886" pin=1"/></net>

<net id="893"><net_src comp="164" pin="0"/><net_sink comp="886" pin=2"/></net>

<net id="898"><net_src comp="166" pin="0"/><net_sink comp="894" pin=0"/></net>

<net id="904"><net_src comp="886" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="905"><net_src comp="894" pin="2"/><net_sink comp="899" pin=2"/></net>

<net id="912"><net_src comp="168" pin="0"/><net_sink comp="906" pin=0"/></net>

<net id="913"><net_src comp="899" pin="3"/><net_sink comp="906" pin=1"/></net>

<net id="914"><net_src comp="170" pin="0"/><net_sink comp="906" pin=2"/></net>

<net id="915"><net_src comp="172" pin="0"/><net_sink comp="906" pin=3"/></net>

<net id="920"><net_src comp="906" pin="4"/><net_sink comp="916" pin=0"/></net>

<net id="921"><net_src comp="174" pin="0"/><net_sink comp="916" pin=1"/></net>

<net id="926"><net_src comp="916" pin="2"/><net_sink comp="922" pin=1"/></net>

<net id="931"><net_src comp="899" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="932"><net_src comp="176" pin="0"/><net_sink comp="927" pin=1"/></net>

<net id="939"><net_src comp="178" pin="0"/><net_sink comp="933" pin=0"/></net>

<net id="940"><net_src comp="874" pin="2"/><net_sink comp="933" pin=1"/></net>

<net id="941"><net_src comp="180" pin="0"/><net_sink comp="933" pin=2"/></net>

<net id="942"><net_src comp="182" pin="0"/><net_sink comp="933" pin=3"/></net>

<net id="949"><net_src comp="184" pin="0"/><net_sink comp="943" pin=0"/></net>

<net id="950"><net_src comp="880" pin="2"/><net_sink comp="943" pin=1"/></net>

<net id="951"><net_src comp="30" pin="0"/><net_sink comp="943" pin=2"/></net>

<net id="952"><net_src comp="186" pin="0"/><net_sink comp="943" pin=3"/></net>

<net id="958"><net_src comp="886" pin="3"/><net_sink comp="953" pin=0"/></net>

<net id="959"><net_src comp="933" pin="4"/><net_sink comp="953" pin=1"/></net>

<net id="960"><net_src comp="943" pin="4"/><net_sink comp="953" pin=2"/></net>

<net id="964"><net_src comp="899" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="969"><net_src comp="44" pin="0"/><net_sink comp="965" pin=0"/></net>

<net id="970"><net_src comp="961" pin="1"/><net_sink comp="965" pin=1"/></net>

<net id="977"><net_src comp="188" pin="0"/><net_sink comp="971" pin=0"/></net>

<net id="978"><net_src comp="90" pin="0"/><net_sink comp="971" pin=1"/></net>

<net id="979"><net_src comp="965" pin="2"/><net_sink comp="971" pin=2"/></net>

<net id="980"><net_src comp="953" pin="3"/><net_sink comp="971" pin=3"/></net>

<net id="985"><net_src comp="154" pin="0"/><net_sink comp="981" pin=1"/></net>

<net id="990"><net_src comp="849" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="991"><net_src comp="981" pin="2"/><net_sink comp="986" pin=1"/></net>

<net id="996"><net_src comp="986" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="1001"><net_src comp="922" pin="2"/><net_sink comp="997" pin=1"/></net>

<net id="1006"><net_src comp="154" pin="0"/><net_sink comp="1002" pin=1"/></net>

<net id="1011"><net_src comp="916" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1012"><net_src comp="1002" pin="2"/><net_sink comp="1007" pin=1"/></net>

<net id="1017"><net_src comp="997" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1018"><net_src comp="1007" pin="2"/><net_sink comp="1013" pin=1"/></net>

<net id="1023"><net_src comp="922" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1024"><net_src comp="154" pin="0"/><net_sink comp="1019" pin=1"/></net>

<net id="1029"><net_src comp="1019" pin="2"/><net_sink comp="1025" pin=1"/></net>

<net id="1034"><net_src comp="916" pin="2"/><net_sink comp="1030" pin=1"/></net>

<net id="1039"><net_src comp="1030" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1040"><net_src comp="154" pin="0"/><net_sink comp="1035" pin=1"/></net>

<net id="1045"><net_src comp="1025" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1046"><net_src comp="1035" pin="2"/><net_sink comp="1041" pin=1"/></net>

<net id="1051"><net_src comp="927" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1052"><net_src comp="1041" pin="2"/><net_sink comp="1047" pin=1"/></net>

<net id="1056"><net_src comp="971" pin="4"/><net_sink comp="1053" pin=0"/></net>

<net id="1062"><net_src comp="992" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1063"><net_src comp="190" pin="0"/><net_sink comp="1057" pin=1"/></net>

<net id="1064"><net_src comp="192" pin="0"/><net_sink comp="1057" pin=2"/></net>

<net id="1069"><net_src comp="992" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1075"><net_src comp="1065" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1076"><net_src comp="1057" pin="3"/><net_sink comp="1070" pin=1"/></net>

<net id="1077"><net_src comp="1053" pin="1"/><net_sink comp="1070" pin=2"/></net>

<net id="1086"><net_src comp="154" pin="0"/><net_sink comp="1082" pin=1"/></net>

<net id="1091"><net_src comp="1078" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1096"><net_src comp="154" pin="0"/><net_sink comp="1092" pin=1"/></net>

<net id="1101"><net_src comp="1092" pin="2"/><net_sink comp="1097" pin=1"/></net>

<net id="1106"><net_src comp="1078" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1107"><net_src comp="154" pin="0"/><net_sink comp="1102" pin=1"/></net>

<net id="1112"><net_src comp="1102" pin="2"/><net_sink comp="1108" pin=1"/></net>

<net id="1117"><net_src comp="1108" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="1118"><net_src comp="1097" pin="2"/><net_sink comp="1113" pin=1"/></net>

<net id="1123"><net_src comp="1082" pin="2"/><net_sink comp="1119" pin=1"/></net>

<net id="1128"><net_src comp="1119" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1129"><net_src comp="1113" pin="2"/><net_sink comp="1124" pin=1"/></net>

<net id="1139"><net_src comp="1124" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1140"><net_src comp="190" pin="0"/><net_sink comp="1134" pin=1"/></net>

<net id="1141"><net_src comp="204" pin="0"/><net_sink comp="1134" pin=2"/></net>

<net id="1146"><net_src comp="1124" pin="2"/><net_sink comp="1142" pin=0"/></net>

<net id="1147"><net_src comp="1087" pin="2"/><net_sink comp="1142" pin=1"/></net>

<net id="1153"><net_src comp="1142" pin="2"/><net_sink comp="1148" pin=0"/></net>

<net id="1154"><net_src comp="1134" pin="3"/><net_sink comp="1148" pin=1"/></net>

<net id="1159"><net_src comp="1130" pin="2"/><net_sink comp="1155" pin=1"/></net>

<net id="1164"><net_src comp="1155" pin="2"/><net_sink comp="1160" pin=0"/></net>

<net id="1165"><net_src comp="1113" pin="2"/><net_sink comp="1160" pin=1"/></net>

<net id="1171"><net_src comp="1160" pin="2"/><net_sink comp="1166" pin=0"/></net>

<net id="1172"><net_src comp="204" pin="0"/><net_sink comp="1166" pin=1"/></net>

<net id="1173"><net_src comp="1148" pin="3"/><net_sink comp="1166" pin=2"/></net>

<net id="1179"><net_src comp="60" pin="0"/><net_sink comp="1174" pin=0"/></net>

<net id="1180"><net_src comp="474" pin="1"/><net_sink comp="1174" pin=1"/></net>

<net id="1181"><net_src comp="484" pin="1"/><net_sink comp="1174" pin=2"/></net>

<net id="1182"><net_src comp="1174" pin="3"/><net_sink comp="488" pin=1"/></net>

<net id="1183"><net_src comp="1174" pin="3"/><net_sink comp="497" pin=1"/></net>

<net id="1184"><net_src comp="1174" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="1188"><net_src comp="267" pin="3"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="1190"><net_src comp="1185" pin="1"/><net_sink comp="1078" pin=1"/></net>

<net id="1191"><net_src comp="1185" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1195"><net_src comp="275" pin="4"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="1197"><net_src comp="1192" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="1198"><net_src comp="1192" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="1202"><net_src comp="289" pin="2"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="1207"><net_src comp="295" pin="2"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="1212"><net_src comp="315" pin="3"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="1217"><net_src comp="323" pin="3"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1219"><net_src comp="1214" pin="1"/><net_sink comp="1130" pin=1"/></net>

<net id="1223"><net_src comp="336" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="1225"><net_src comp="1220" pin="1"/><net_sink comp="1065" pin=1"/></net>

<net id="1229"><net_src comp="341" pin="2"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="992" pin=1"/></net>

<net id="1231"><net_src comp="1226" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1232"><net_src comp="1226" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1236"><net_src comp="362" pin="1"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="1241"><net_src comp="366" pin="3"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="1246"><net_src comp="391" pin="1"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="1251"><net_src comp="419" pin="3"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="1256"><net_src comp="427" pin="4"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="1258"><net_src comp="1253" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="1262"><net_src comp="437" pin="4"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="1267"><net_src comp="447" pin="3"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="1272"><net_src comp="455" pin="2"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1274"><net_src comp="1269" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1275"><net_src comp="1269" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1276"><net_src comp="1269" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1280"><net_src comp="527" pin="3"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="1282"><net_src comp="1277" pin="1"/><net_sink comp="894" pin=1"/></net>

<net id="1283"><net_src comp="1277" pin="1"/><net_sink comp="899" pin=1"/></net>

<net id="1287"><net_src comp="550" pin="2"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="1292"><net_src comp="555" pin="1"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="1297"><net_src comp="564" pin="4"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="1302"><net_src comp="594" pin="4"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="1307"><net_src comp="604" pin="4"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="1309"><net_src comp="1304" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="1310"><net_src comp="1304" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="1314"><net_src comp="614" pin="4"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="1319"><net_src comp="624" pin="1"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="1324"><net_src comp="212" pin="3"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="1329"><net_src comp="225" pin="3"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="1334"><net_src comp="665" pin="2"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="1336"><net_src comp="1331" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="1340"><net_src comp="219" pin="7"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="671" pin=3"/></net>

<net id="1345"><net_src comp="671" pin="4"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="1350"><net_src comp="679" pin="1"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="1355"><net_src comp="683" pin="1"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="1360"><net_src comp="692" pin="4"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="1365"><net_src comp="237" pin="3"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="1370"><net_src comp="721" pin="2"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="1372"><net_src comp="1367" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="1376"><net_src comp="727" pin="4"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="737" pin=3"/></net>

<net id="1378"><net_src comp="1373" pin="1"/><net_sink comp="772" pin=3"/></net>

<net id="1382"><net_src comp="745" pin="1"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="1387"><net_src comp="749" pin="1"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="1392"><net_src comp="250" pin="3"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="1397"><net_src comp="762" pin="4"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="1402"><net_src comp="257" pin="3"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="1407"><net_src comp="804" pin="4"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="1412"><net_src comp="814" pin="4"/><net_sink comp="1409" pin=0"/></net>

<net id="1413"><net_src comp="1409" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1417"><net_src comp="824" pin="1"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="1422"><net_src comp="827" pin="1"/><net_sink comp="1419" pin=0"/></net>

<net id="1423"><net_src comp="1419" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="1427"><net_src comp="839" pin="2"/><net_sink comp="1424" pin=0"/></net>

<net id="1428"><net_src comp="1424" pin="1"/><net_sink comp="854" pin=1"/></net>

<net id="1432"><net_src comp="830" pin="2"/><net_sink comp="1429" pin=0"/></net>

<net id="1433"><net_src comp="1429" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1434"><net_src comp="1429" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="1438"><net_src comp="845" pin="1"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="1443"><net_src comp="981" pin="2"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="1087" pin=1"/></net>

<net id="1445"><net_src comp="1440" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="1449"><net_src comp="1013" pin="2"/><net_sink comp="1446" pin=0"/></net>

<net id="1450"><net_src comp="1446" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="1451"><net_src comp="1446" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1455"><net_src comp="1047" pin="2"/><net_sink comp="1452" pin=0"/></net>

<net id="1456"><net_src comp="1452" pin="1"/><net_sink comp="1155" pin=0"/></net>

<net id="1460"><net_src comp="1070" pin="3"/><net_sink comp="1457" pin=0"/></net>

<net id="1461"><net_src comp="1457" pin="1"/><net_sink comp="1148" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x | {}
	Port: table_exp_Z1_array_s | {}
	Port: table_f_Z3_array_V | {}
	Port: table_f_Z2_array_V | {}
 - Input state : 
	Port: exp_generic<double> : x | {1 }
	Port: exp_generic<double> : table_exp_Z1_array_s | {15 16 }
	Port: exp_generic<double> : table_f_Z3_array_V | {9 10 }
	Port: exp_generic<double> : table_f_Z2_array_V | {12 13 }
  - Chain level:
	State 1
		p_Result_23 : 1
		tmp_V : 1
		tmp_V_3 : 1
		tmp_i_86 : 2
		tmp_i1 : 2
		p_Result_s : 2
		e_frac_V : 3
		tmp_21 : 4
		tmp_82 : 5
	State 2
		not_demorgan : 1
		tmp_13_i : 1
		m_exp : 1
		m_frac_l_V_2_cast : 1
		isNeg : 2
		tmp_45_cast : 1
		m_exp_2 : 3
		m_exp_1_cast : 4
		tmp_13 : 5
		tmp_46_cast : 5
		r_V : 6
		r_V_cast : 7
		r_V_1 : 6
		r_V_13 : 8
		m_fix_l_V : 9
		m_fix_hi_V : 9
		p_Result_24 : 9
		tmp_22 : 2
	State 3
		r_V_3 : 1
		r_V_4 : 1
		r_V_14 : 1
		rhs_V_2_cast : 1
		ret_V_4 : 2
		tmp_15 : 3
		p_Result_16 : 3
		tmp_77 : 3
		tmp_16 : 4
		ret_V_3 : 4
		p_s : 5
		r_exp_V_3 : 6
		tmp_40 : 2
		tmp_23 : 3
		tmp_24 : 4
	State 4
		r_V_15 : 1
	State 5
	State 6
	State 7
	State 8
		tmp_25 : 1
	State 9
		rhs_V_4_cast : 1
		ret_V_5 : 2
		m_diff_hi_V : 3
		Z2_V : 3
		Z3_V : 3
		Z4_V : 3
		Z4_ind_V : 3
		tmp_29_i : 4
		table_f_Z3_array_V_s : 5
		table_f_Z3_array_V_1 : 6
		tmp_30_i : 4
		table_f_Z3_array_V_2 : 5
		p_Val2_19 : 6
	State 10
		f_Z4_V : 1
		rhs_V_2 : 2
		ret_V_6 : 3
	State 11
		r_V_i_cast : 1
		r_V_16 : 2
	State 12
		tmp_29 : 1
		table_f_Z2_array_V_s : 1
		p_Val2_26 : 2
	State 13
		tmp : 1
		tmp_cast : 2
		exp_Z2P_m_1_V : 3
		tmp_38 : 1
	State 14
		r_V_2_i_cast : 1
		r_V_17 : 2
	State 15
		table_exp_Z1_array_1 : 1
		exp_Z1_V : 2
		tmp_39 : 1
	State 16
		lhs_V_2_i_cast : 1
		tmp51 : 1
		tmp51_cast : 2
		exp_Z1P_m_1_l_V : 3
		exp_Z1P_m_1_V : 4
		exp_Z1_hi_V : 1
	State 17
		r_V_18 : 1
	State 18
		ret_V_8 : 1
		tmp_79 : 2
	State 19
		ret_V_9 : 1
		ret_V_10_cast : 1
		tmp_80 : 2
		r_exp_V_2 : 3
		tmp_81 : 4
		icmp : 5
		or_cond : 6
		tmp_26 : 4
		tmp_27 : 2
		tmp_28 : 2
		tmp_V_4 : 3
		tmp_83 : 4
		out_exp_V : 5
		p_Result_25 : 6
		sel_tmp5 : 6
		sel_tmp8 : 6
		sel_tmp9 : 6
		sel_tmp11 : 6
		sel_tmp12 : 6
		sel_tmp44_demorgan : 6
		sel_tmp13 : 6
		sel_tmp14 : 6
		tmp56 : 6
		tmp_30 : 7
		tmp_33 : 8
	State 20
		p_1 : 1
		StgValue_196 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_558         |    4    |   441   |   256   |
|    mul   |         grp_fu_686         |    6    |   219   |   149   |
|          |         grp_fu_752         |    9    |   233   |    85   |
|          |         grp_fu_830         |    9    |   237   |    87   |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_21_fu_315       |    0    |    0    |    54   |
|          |       m_exp_2_fu_383       |    0    |    0    |    12   |
|          |        r_V_13_fu_419       |    0    |    0    |    71   |
|          |         p_s_fu_519         |    0    |    0    |    13   |
|          |      r_exp_V_3_fu_527      |    0    |    0    |    13   |
|          |        tmp_40_fu_535       |    0    |    0    |    64   |
|  select  |      r_exp_V_2_fu_899      |    0    |    0    |    13   |
|          |       tmp_V_4_fu_953       |    0    |    0    |    52   |
|          |       tmp_31_fu_1057       |    0    |    0    |    64   |
|          |       tmp_33_fu_1070       |    0    |    0    |    64   |
|          |       tmp_34_fu_1134       |    0    |    0    |    64   |
|          |       tmp_36_fu_1148       |    0    |    0    |    64   |
|          |         p_1_fu_1166        |    0    |    0    |    64   |
|----------|----------------------------|---------|---------|---------|
|          |        m_exp_fu_349        |    0    |    0    |    13   |
|          |       ret_V_3_fu_513       |    0    |    0    |    17   |
|          |       ret_V_6_fu_665       |    0    |    0    |    42   |
|          |         tmp_fu_712         |    0    |    0    |    43   |
|          |    exp_Z2P_m_1_V_fu_721    |    0    |    0    |    50   |
|    add   |        tmp51_fu_789        |    0    |    0    |    51   |
|          |   exp_Z1P_m_1_l_V_fu_798   |    0    |    0    |    58   |
|          |       ret_V_8_fu_839       |    0    |    0    |    65   |
|          |       ret_V_9_fu_874       |    0    |    0    |   115   |
|          |    ret_V_10_cast_fu_880    |    0    |    0    |   114   |
|          |       r_exp_V_fu_894       |    0    |    0    |    17   |
|          |      out_exp_V_fu_965      |    0    |    0    |    13   |
|----------|----------------------------|---------|---------|---------|
|   ashr   |         r_V_fu_403         |    0    |    0    |   176   |
|          |        r_V_4_fu_469        |    0    |    0    |   182   |
|----------|----------------------------|---------|---------|---------|
|    shl   |        r_V_1_fu_413        |    0    |    0    |   176   |
|          |        r_V_3_fu_464        |    0    |    0    |   182   |
|----------|----------------------------|---------|---------|---------|
|          |       tmp_i_86_fu_289      |    0    |    0    |    29   |
|          |        tmp_i1_fu_295       |    0    |    0    |    29   |
|          |        tmp_i_fu_331        |    0    |    0    |    13   |
|   icmp   |        tmp_22_fu_455       |    0    |    0    |    13   |
|          |        tmp_16_fu_507       |    0    |    0    |    18   |
|          |        tmp_24_fu_550       |    0    |    0    |    50   |
|          |         icmp_fu_916        |    0    |    0    |    9    |
|          |        tmp_26_fu_927       |    0    |    0    |    13   |
|----------|----------------------------|---------|---------|---------|
|          |       e_frac_V_fu_309      |    0    |    0    |    61   |
|    sub   |        tmp_s_fu_374        |    0    |    0    |    13   |
|          |       ret_V_5_fu_588       |    0    |    0    |    79   |
|----------|----------------------------|---------|---------|---------|
|          |     not_demorgan_fu_336    |    0    |    0    |    2    |
|          |       tmp_13_i_fu_341      |    0    |    0    |    2    |
|          |        tmp52_fu_986        |    0    |    0    |    2    |
|          |       sel_tmp2_fu_992      |    0    |    0    |    2    |
|          |       sel_tmp5_fu_997      |    0    |    0    |    2    |
|          |      sel_tmp8_fu_1007      |    0    |    0    |    2    |
|          |      sel_tmp12_fu_1025     |    0    |    0    |    2    |
|    and   |        tmp56_fu_1047       |    0    |    0    |    2    |
|          |      x_is_ninf_fu_1078     |    0    |    0    |    2    |
|          |      sel_tmp7_fu_1087      |    0    |    0    |    2    |
|          |        tmp53_fu_1108       |    0    |    0    |    2    |
|          |      sel_tmp4_fu_1113      |    0    |    0    |    2    |
|          |        tmp54_fu_1119       |    0    |    0    |    2    |
|          |      sel_tmp10_fu_1124     |    0    |    0    |    2    |
|          |        tmp55_fu_1130       |    0    |    0    |    2    |
|          |       tmp_37_fu_1160       |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |      not_Val2_i_fu_849     |    0    |    0    |    2    |
|          |       sel_tmp1_fu_981      |    0    |    0    |    2    |
|          |      sel_tmp6_fu_1002      |    0    |    0    |    2    |
|    xor   |      sel_tmp11_fu_1019     |    0    |    0    |    2    |
|          |      sel_tmp13_fu_1035     |    0    |    0    |    2    |
|          |         rev_fu_1082        |    0    |    0    |    2    |
|          |    tmp_13_i_not_fu_1092    |    0    |    0    |    2    |
|          |      sel_tmp3_fu_1102      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |       or_cond_fu_922       |    0    |    0    |    2    |
|          |      sel_tmp9_fu_1013      |    0    |    0    |    2    |
|          | sel_tmp44_demorgan_fu_1030 |    0    |    0    |    2    |
|    or    |      sel_tmp14_fu_1041     |    0    |    0    |    2    |
|          |       tmp_32_fu_1065       |    0    |    0    |    2    |
|          |       sel_tmp_fu_1097      |    0    |    0    |    2    |
|          |       tmp_35_fu_1142       |    0    |    0    |    2    |
|          |      sel_tmp15_fu_1155     |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_1174        |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   read   |     x_read_read_fu_206     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     p_Result_23_fu_267     |    0    |    0    |    0    |
|          |        tmp_82_fu_323       |    0    |    0    |    0    |
| bitselect|        isNeg_fu_366        |    0    |    0    |    0    |
|          |     p_Result_24_fu_447     |    0    |    0    |    0    |
|          |     p_Result_16_fu_497     |    0    |    0    |    0    |
|          |        tmp_80_fu_886       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_V_fu_275        |    0    |    0    |    0    |
|          |      m_fix_l_V_fu_427      |    0    |    0    |    0    |
|          |      m_fix_hi_V_fu_437     |    0    |    0    |    0    |
|          |        tmp_15_fu_488       |    0    |    0    |    0    |
|          |        tmp_25_fu_564       |    0    |    0    |    0    |
|          |     m_diff_hi_V_fu_594     |    0    |    0    |    0    |
|          |         Z2_V_fu_604        |    0    |    0    |    0    |
|          |         Z3_V_fu_614        |    0    |    0    |    0    |
|partselect|       Z4_ind_V_fu_628      |    0    |    0    |    0    |
|          |        f_Z4_V_fu_648       |    0    |    0    |    0    |
|          |        tmp_29_fu_692       |    0    |    0    |    0    |
|          |        tmp_38_fu_727       |    0    |    0    |    0    |
|          |        tmp_39_fu_762       |    0    |    0    |    0    |
|          |    exp_Z1P_m_1_V_fu_804    |    0    |    0    |    0    |
|          |     exp_Z1_hi_V_fu_814     |    0    |    0    |    0    |
|          |        tmp_81_fu_906       |    0    |    0    |    0    |
|          |        tmp_27_fu_933       |    0    |    0    |    0    |
|          |        tmp_28_fu_943       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       tmp_V_3_fu_285       |    0    |    0    |    0    |
|          |        tmp_77_fu_504       |    0    |    0    |    0    |
|   trunc  |         Z4_V_fu_624        |    0    |    0    |    0    |
|          |        tmp_79_fu_845       |    0    |    0    |    0    |
|          |        tmp_83_fu_961       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      p_Result_s_fu_301     |    0    |    0    |    0    |
|          |      m_frac_l_V_fu_355     |    0    |    0    |    0    |
|          |        rhs_V_fu_477        |    0    |    0    |    0    |
|          |        tmp_23_fu_542       |    0    |    0    |    0    |
|          |       rhs_V_1_fu_577       |    0    |    0    |    0    |
|bitconcatenate|       tmp_46_i_fu_671      |    0    |    0    |    0    |
|          |       tmp_37_i_fu_737      |    0    |    0    |    0    |
|          |       lhs_V_2_fu_772       |    0    |    0    |    0    |
|          |       lhs_V_4_fu_854       |    0    |    0    |    0    |
|          |        tmp_19_fu_864       |    0    |    0    |    0    |
|          |     p_Result_25_fu_971     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     tmp_i53_cast_fu_346    |    0    |    0    |    0    |
|          |        tmp_13_fu_395       |    0    |    0    |    0    |
|          |     tmp_46_cast_fu_399     |    0    |    0    |    0    |
|          |        tmp_14_fu_461       |    0    |    0    |    0    |
|          |       tmp_29_i_fu_638      |    0    |    0    |    0    |
|          |       tmp_30_i_fu_643      |    0    |    0    |    0    |
|          |       lhs_V_1_fu_658       |    0    |    0    |    0    |
|          |       rhs_V_2_fu_661       |    0    |    0    |    0    |
|          |      r_V_i_cast_fu_679     |    0    |    0    |    0    |
|          |    tmp_31_i_cast_fu_683    |    0    |    0    |    0    |
|          |       tmp_36_i_fu_702      |    0    |    0    |    0    |
|          |       ret_V_7_fu_706       |    0    |    0    |    0    |
|   zext   |    tmp_34_i_cast_fu_709    |    0    |    0    |    0    |
|          |       tmp_cast_fu_717      |    0    |    0    |    0    |
|          |     r_V_2_i_cast_fu_745    |    0    |    0    |    0    |
|          |    tmp_38_i_cast_fu_749    |    0    |    0    |    0    |
|          |        tmp_17_fu_758       |    0    |    0    |    0    |
|          |    lhs_V_2_i_cast_fu_782   |    0    |    0    |    0    |
|          |  tmp_40_i_cast_cast_fu_786 |    0    |    0    |    0    |
|          |      tmp51_cast_fu_794     |    0    |    0    |    0    |
|          |        r_V_11_fu_824       |    0    |    0    |    0    |
|          |        tmp_18_fu_827       |    0    |    0    |    0    |
|          |       lhs_V_3_fu_836       |    0    |    0    |    0    |
|          |     rhs_V_5_cast_fu_861    |    0    |    0    |    0    |
|          |        tmp_20_fu_871       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |  m_frac_l_V_2_cast_fu_362  |    0    |    0    |    0    |
|          |     tmp_45_cast_fu_379     |    0    |    0    |    0    |
|          |     m_exp_1_cast_fu_391    |    0    |    0    |    0    |
|          |       r_V_cast_fu_409      |    0    |    0    |    0    |
|   sext   |        r_V_5_fu_474        |    0    |    0    |    0    |
|          |     rhs_V_2_cast_fu_484    |    0    |    0    |    0    |
|          |        r_V_7_fu_555        |    0    |    0    |    0    |
|          |        lhs_V_fu_574        |    0    |    0    |    0    |
|          |     rhs_V_4_cast_fu_584    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    29   |   1130  |   2894  |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|        Z2_V_reg_1304        |    8   |
|        Z3_V_reg_1311        |    8   |
|        Z4_V_reg_1316        |   35   |
|    exp_Z1P_m_1_V_reg_1404   |   50   |
|      exp_Z1_V_reg_1399      |   58   |
|     exp_Z1_hi_V_reg_1409    |   50   |
|    exp_Z2P_m_1_V_reg_1367   |   44   |
|        isNeg_reg_1238       |    1   |
|     m_diff_hi_V_reg_1299    |    8   |
|    m_exp_1_cast_reg_1243    |   32   |
|     m_fix_hi_V_reg_1259     |   16   |
|      m_fix_l_V_reg_1253     |   64   |
|  m_frac_l_V_2_cast_reg_1233 |   71   |
|    not_demorgan_reg_1220    |    1   |
|     p_Result_23_reg_1185    |    1   |
|     p_Result_24_reg_1264    |    1   |
|      p_Val2_19_reg_1337     |   26   |
|       r_V_11_reg_1414       |   100  |
|       r_V_13_reg_1248       |   71   |
|       r_V_18_reg_1429       |   100  |
|    r_V_2_i_cast_reg_1379    |   93   |
|        r_V_7_reg_1289       |   84   |
|     r_V_i_cast_reg_1347     |   79   |
|      r_exp_V_3_reg_1277     |   13   |
|       ret_V_6_reg_1331      |   36   |
|       ret_V_8_reg_1424      |   59   |
|      sel_tmp1_reg_1440      |    1   |
|      sel_tmp9_reg_1446      |    1   |
|table_exp_Z1_array_1_reg_1389|    8   |
|table_f_Z2_array_V_s_reg_1362|    8   |
|table_f_Z3_array_V_2_reg_1326|    8   |
|table_f_Z3_array_V_s_reg_1321|    8   |
|        tmp56_reg_1452       |    1   |
|      tmp_13_i_reg_1226      |    1   |
|       tmp_18_reg_1419       |   100  |
|       tmp_21_reg_1209       |   54   |
|       tmp_22_reg_1269       |    1   |
|       tmp_24_reg_1284       |    1   |
|       tmp_25_reg_1294       |   71   |
|       tmp_29_reg_1357       |   20   |
|    tmp_31_i_cast_reg_1352   |   79   |
|       tmp_33_reg_1457       |   64   |
|    tmp_38_i_cast_reg_1384   |   93   |
|       tmp_38_reg_1373       |   40   |
|       tmp_39_reg_1394       |   36   |
|      tmp_46_i_reg_1342      |   43   |
|       tmp_79_reg_1435       |   58   |
|       tmp_82_reg_1214       |    1   |
|        tmp_V_reg_1192       |   11   |
|       tmp_i1_reg_1204       |    1   |
|      tmp_i_86_reg_1199      |    1   |
+-----------------------------+--------+
|            Total            |  1819  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_219 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_219 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_244 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_257 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_558    |  p1  |   2  |  13  |   26   ||    9    |
|     grp_fu_686    |  p0  |   2  |  36  |   72   ||    9    |
|     grp_fu_686    |  p1  |   2  |  43  |   86   ||    9    |
|     grp_fu_752    |  p0  |   2  |  44  |   88   ||    9    |
|     grp_fu_752    |  p1  |   2  |  49  |   98   ||    9    |
|     grp_fu_830    |  p0  |   2  |  50  |   100  ||    9    |
|     grp_fu_830    |  p1  |   2  |  50  |   100  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   618  ||  19.459 ||    99   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   29   |    -   |  1130  |  2894  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   19   |    -   |   99   |
|  Register |    -   |    -   |  1819  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   29   |   19   |  2949  |  2993  |
+-----------+--------+--------+--------+--------+
