
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//slabtop_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004010d8 <.init>:
  4010d8:	stp	x29, x30, [sp, #-16]!
  4010dc:	mov	x29, sp
  4010e0:	bl	401d10 <ferror@plt+0x970>
  4010e4:	ldp	x29, x30, [sp], #16
  4010e8:	ret

Disassembly of section .plt:

00000000004010f0 <_exit@plt-0x20>:
  4010f0:	stp	x16, x30, [sp, #-16]!
  4010f4:	adrp	x16, 415000 <ferror@plt+0x13c60>
  4010f8:	ldr	x17, [x16, #4088]
  4010fc:	add	x16, x16, #0xff8
  401100:	br	x17
  401104:	nop
  401108:	nop
  40110c:	nop

0000000000401110 <_exit@plt>:
  401110:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401114:	ldr	x17, [x16]
  401118:	add	x16, x16, #0x0
  40111c:	br	x17

0000000000401120 <fputs@plt>:
  401120:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401124:	ldr	x17, [x16, #8]
  401128:	add	x16, x16, #0x8
  40112c:	br	x17

0000000000401130 <exit@plt>:
  401130:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401134:	ldr	x17, [x16, #16]
  401138:	add	x16, x16, #0x10
  40113c:	br	x17

0000000000401140 <error@plt>:
  401140:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401144:	ldr	x17, [x16, #24]
  401148:	add	x16, x16, #0x18
  40114c:	br	x17

0000000000401150 <strtod@plt>:
  401150:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401154:	ldr	x17, [x16, #32]
  401158:	add	x16, x16, #0x20
  40115c:	br	x17

0000000000401160 <wattr_on@plt>:
  401160:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401164:	ldr	x17, [x16, #40]
  401168:	add	x16, x16, #0x28
  40116c:	br	x17

0000000000401170 <__cxa_atexit@plt>:
  401170:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401174:	ldr	x17, [x16, #48]
  401178:	add	x16, x16, #0x30
  40117c:	br	x17

0000000000401180 <__fpending@plt>:
  401180:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401184:	ldr	x17, [x16, #56]
  401188:	add	x16, x16, #0x38
  40118c:	br	x17

0000000000401190 <put_slabinfo@plt>:
  401190:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401194:	ldr	x17, [x16, #64]
  401198:	add	x16, x16, #0x40
  40119c:	br	x17

00000000004011a0 <tcgetattr@plt>:
  4011a0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011a4:	ldr	x17, [x16, #72]
  4011a8:	add	x16, x16, #0x48
  4011ac:	br	x17

00000000004011b0 <signal@plt>:
  4011b0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011b4:	ldr	x17, [x16, #80]
  4011b8:	add	x16, x16, #0x50
  4011bc:	br	x17

00000000004011c0 <fclose@plt>:
  4011c0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011c4:	ldr	x17, [x16, #88]
  4011c8:	add	x16, x16, #0x58
  4011cc:	br	x17

00000000004011d0 <wrefresh@plt>:
  4011d0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011d4:	ldr	x17, [x16, #96]
  4011d8:	add	x16, x16, #0x60
  4011dc:	br	x17

00000000004011e0 <initscr@plt>:
  4011e0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011e4:	ldr	x17, [x16, #104]
  4011e8:	add	x16, x16, #0x68
  4011ec:	br	x17

00000000004011f0 <bindtextdomain@plt>:
  4011f0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4011f4:	ldr	x17, [x16, #112]
  4011f8:	add	x16, x16, #0x70
  4011fc:	br	x17

0000000000401200 <__libc_start_main@plt>:
  401200:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401204:	ldr	x17, [x16, #120]
  401208:	add	x16, x16, #0x78
  40120c:	br	x17

0000000000401210 <wattr_off@plt>:
  401210:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401214:	ldr	x17, [x16, #128]
  401218:	add	x16, x16, #0x80
  40121c:	br	x17

0000000000401220 <__ctype_toupper_loc@plt>:
  401220:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401224:	ldr	x17, [x16, #136]
  401228:	add	x16, x16, #0x88
  40122c:	br	x17

0000000000401230 <__gmon_start__@plt>:
  401230:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401234:	ldr	x17, [x16, #144]
  401238:	add	x16, x16, #0x90
  40123c:	br	x17

0000000000401240 <abort@plt>:
  401240:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401244:	ldr	x17, [x16, #152]
  401248:	add	x16, x16, #0x98
  40124c:	br	x17

0000000000401250 <printw@plt>:
  401250:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401254:	ldr	x17, [x16, #160]
  401258:	add	x16, x16, #0xa0
  40125c:	br	x17

0000000000401260 <textdomain@plt>:
  401260:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401264:	ldr	x17, [x16, #168]
  401268:	add	x16, x16, #0xa8
  40126c:	br	x17

0000000000401270 <getopt_long@plt>:
  401270:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401274:	ldr	x17, [x16, #176]
  401278:	add	x16, x16, #0xb0
  40127c:	br	x17

0000000000401280 <strcmp@plt>:
  401280:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401284:	ldr	x17, [x16, #184]
  401288:	add	x16, x16, #0xb8
  40128c:	br	x17

0000000000401290 <__ctype_b_loc@plt>:
  401290:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401294:	ldr	x17, [x16, #192]
  401298:	add	x16, x16, #0xc0
  40129c:	br	x17

00000000004012a0 <strtol@plt>:
  4012a0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012a4:	ldr	x17, [x16, #200]
  4012a8:	add	x16, x16, #0xc8
  4012ac:	br	x17

00000000004012b0 <get_slabinfo@plt>:
  4012b0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012b4:	ldr	x17, [x16, #208]
  4012b8:	add	x16, x16, #0xd0
  4012bc:	br	x17

00000000004012c0 <free_slabinfo@plt>:
  4012c0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012c4:	ldr	x17, [x16, #216]
  4012c8:	add	x16, x16, #0xd8
  4012cc:	br	x17

00000000004012d0 <endwin@plt>:
  4012d0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012d4:	ldr	x17, [x16, #224]
  4012d8:	add	x16, x16, #0xe0
  4012dc:	br	x17

00000000004012e0 <read@plt>:
  4012e0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012e4:	ldr	x17, [x16, #232]
  4012e8:	add	x16, x16, #0xe8
  4012ec:	br	x17

00000000004012f0 <tcsetattr@plt>:
  4012f0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4012f4:	ldr	x17, [x16, #240]
  4012f8:	add	x16, x16, #0xf0
  4012fc:	br	x17

0000000000401300 <isatty@plt>:
  401300:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401304:	ldr	x17, [x16, #248]
  401308:	add	x16, x16, #0xf8
  40130c:	br	x17

0000000000401310 <select@plt>:
  401310:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401314:	ldr	x17, [x16, #256]
  401318:	add	x16, x16, #0x100
  40131c:	br	x17

0000000000401320 <dcgettext@plt>:
  401320:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401324:	ldr	x17, [x16, #264]
  401328:	add	x16, x16, #0x108
  40132c:	br	x17

0000000000401330 <wmove@plt>:
  401330:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401334:	ldr	x17, [x16, #272]
  401338:	add	x16, x16, #0x110
  40133c:	br	x17

0000000000401340 <printf@plt>:
  401340:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401344:	ldr	x17, [x16, #280]
  401348:	add	x16, x16, #0x118
  40134c:	br	x17

0000000000401350 <__errno_location@plt>:
  401350:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401354:	ldr	x17, [x16, #288]
  401358:	add	x16, x16, #0x120
  40135c:	br	x17

0000000000401360 <fprintf@plt>:
  401360:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401364:	ldr	x17, [x16, #296]
  401368:	add	x16, x16, #0x128
  40136c:	br	x17

0000000000401370 <resizeterm@plt>:
  401370:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401374:	ldr	x17, [x16, #304]
  401378:	add	x16, x16, #0x130
  40137c:	br	x17

0000000000401380 <ioctl@plt>:
  401380:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401384:	ldr	x17, [x16, #312]
  401388:	add	x16, x16, #0x138
  40138c:	br	x17

0000000000401390 <setlocale@plt>:
  401390:	adrp	x16, 416000 <ferror@plt+0x14c60>
  401394:	ldr	x17, [x16, #320]
  401398:	add	x16, x16, #0x140
  40139c:	br	x17

00000000004013a0 <ferror@plt>:
  4013a0:	adrp	x16, 416000 <ferror@plt+0x14c60>
  4013a4:	ldr	x17, [x16, #328]
  4013a8:	add	x16, x16, #0x148
  4013ac:	br	x17

Disassembly of section .text:

00000000004013b0 <.text>:
  4013b0:	sub	sp, sp, #0x1c0
  4013b4:	adrp	x2, 416000 <ferror@plt+0x14c60>
  4013b8:	stp	x29, x30, [sp, #48]
  4013bc:	add	x29, sp, #0x30
  4013c0:	stp	x27, x28, [sp, #128]
  4013c4:	adrp	x27, 416000 <ferror@plt+0x14c60>
  4013c8:	ldr	x3, [x27, #400]
  4013cc:	str	x3, [x2, #360]
  4013d0:	stp	x19, x20, [sp, #64]
  4013d4:	adrp	x20, 404000 <ferror@plt+0x2c60>
  4013d8:	add	x20, x20, #0xc50
  4013dc:	stp	x21, x22, [sp, #80]
  4013e0:	mov	w22, w0
  4013e4:	mov	x21, x1
  4013e8:	mov	w0, #0x6                   	// #6
  4013ec:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4013f0:	add	x1, x1, #0xab0
  4013f4:	stp	x23, x24, [sp, #96]
  4013f8:	adrp	x19, 416000 <ferror@plt+0x14c60>
  4013fc:	stp	x25, x26, [sp, #112]
  401400:	adrp	x25, 404000 <ferror@plt+0x2c60>
  401404:	add	x25, x25, #0xec0
  401408:	str	xzr, [sp, #240]
  40140c:	bl	401390 <setlocale@plt>
  401410:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401414:	add	x1, x1, #0xc38
  401418:	mov	x0, x20
  40141c:	bl	4011f0 <bindtextdomain@plt>
  401420:	mov	x0, x20
  401424:	adrp	x26, 404000 <ferror@plt+0x2c60>
  401428:	bl	401260 <textdomain@plt>
  40142c:	adrp	x20, 404000 <ferror@plt+0x2c60>
  401430:	add	x24, x25, #0xb0
  401434:	add	x28, x19, #0x1a0
  401438:	add	x26, x26, #0xc60
  40143c:	add	x20, x20, #0xcb8
  401440:	adrp	x23, 401000 <_exit@plt-0x110>
  401444:	adrp	x0, 402000 <ferror@plt+0xc60>
  401448:	add	x23, x23, #0xf18
  40144c:	add	x0, x0, #0x700
  401450:	bl	404908 <ferror@plt+0x3568>
  401454:	str	x23, [x19, #416]
  401458:	mov	x3, x24
  40145c:	mov	x2, x20
  401460:	mov	x1, x21
  401464:	mov	w0, w22
  401468:	mov	x4, #0x0                   	// #0
  40146c:	bl	401270 <getopt_long@plt>
  401470:	cmn	w0, #0x1
  401474:	b.eq	4015b0 <ferror@plt+0x210>  // b.none
  401478:	cmp	w0, #0x68
  40147c:	b.eq	401cac <ferror@plt+0x90c>  // b.none
  401480:	b.gt	4014d8 <ferror@plt+0x138>
  401484:	cmp	w0, #0x56
  401488:	b.ne	4014f4 <ferror@plt+0x154>  // b.any
  40148c:	mov	w2, #0x5                   	// #5
  401490:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401494:	mov	x0, #0x0                   	// #0
  401498:	add	x1, x1, #0xc90
  40149c:	bl	401320 <dcgettext@plt>
  4014a0:	mov	w22, #0x0                   	// #0
  4014a4:	ldr	x1, [x27, #400]
  4014a8:	adrp	x2, 404000 <ferror@plt+0x2c60>
  4014ac:	add	x2, x2, #0xca0
  4014b0:	bl	401340 <printf@plt>
  4014b4:	mov	w0, w22
  4014b8:	ldp	x29, x30, [sp, #48]
  4014bc:	ldp	x19, x20, [sp, #64]
  4014c0:	ldp	x21, x22, [sp, #80]
  4014c4:	ldp	x23, x24, [sp, #96]
  4014c8:	ldp	x25, x26, [sp, #112]
  4014cc:	ldp	x27, x28, [sp, #128]
  4014d0:	add	sp, sp, #0x1c0
  4014d4:	ret
  4014d8:	cmp	w0, #0x6f
  4014dc:	b.ne	401570 <ferror@plt+0x1d0>  // b.any
  4014e0:	adrp	x1, 416000 <ferror@plt+0x14c60>
  4014e4:	mov	w0, #0x1                   	// #1
  4014e8:	str	w0, [x28, #12]
  4014ec:	str	xzr, [x1, #352]
  4014f0:	b	401458 <ferror@plt+0xb8>
  4014f4:	cmp	w0, #0x64
  4014f8:	b.ne	401c98 <ferror@plt+0x8f8>  // b.any
  4014fc:	bl	401350 <__errno_location@plt>
  401500:	mov	x4, x0
  401504:	adrp	x3, 416000 <ferror@plt+0x14c60>
  401508:	mov	x1, x26
  40150c:	mov	w2, #0x5                   	// #5
  401510:	mov	x0, #0x0                   	// #0
  401514:	ldr	x3, [x3, #376]
  401518:	str	wzr, [x4]
  40151c:	str	x3, [sp, #184]
  401520:	bl	401320 <dcgettext@plt>
  401524:	mov	x1, x0
  401528:	ldr	x3, [sp, #184]
  40152c:	mov	x0, x3
  401530:	bl	402300 <ferror@plt+0xf60>
  401534:	cmp	x0, #0x0
  401538:	adrp	x1, 416000 <ferror@plt+0x14c60>
  40153c:	str	x0, [x1, #352]
  401540:	b.gt	401458 <ferror@plt+0xb8>
  401544:	mov	w2, #0x5                   	// #5
  401548:	adrp	x1, 404000 <ferror@plt+0x2c60>
  40154c:	mov	x0, #0x0                   	// #0
  401550:	add	x1, x1, #0xc70
  401554:	stp	d8, d9, [sp, #144]
  401558:	str	d10, [sp, #160]
  40155c:	bl	401320 <dcgettext@plt>
  401560:	mov	w1, #0x0                   	// #0
  401564:	mov	x2, x0
  401568:	mov	w0, #0x1                   	// #1
  40156c:	bl	401140 <error@plt>
  401570:	cmp	w0, #0x73
  401574:	b.ne	401c98 <ferror@plt+0x8f8>  // b.any
  401578:	adrp	x0, 416000 <ferror@plt+0x14c60>
  40157c:	mov	x1, x23
  401580:	ldr	x0, [x0, #376]
  401584:	ldrb	w0, [x0]
  401588:	sub	w0, w0, #0x61
  40158c:	and	w0, w0, #0xff
  401590:	cmp	w0, #0x15
  401594:	b.ls	4015a0 <ferror@plt+0x200>  // b.plast
  401598:	str	x1, [x28]
  40159c:	b	401458 <ferror@plt+0xb8>
  4015a0:	and	x0, x0, #0xff
  4015a4:	ldr	x1, [x25, x0, lsl #3]
  4015a8:	str	x1, [x28]
  4015ac:	b	401458 <ferror@plt+0xb8>
  4015b0:	mov	w0, #0x0                   	// #0
  4015b4:	stp	d8, d9, [sp, #144]
  4015b8:	str	d10, [sp, #160]
  4015bc:	bl	401300 <isatty@plt>
  4015c0:	str	w0, [sp, #220]
  4015c4:	cbnz	w0, 401c24 <ferror@plt+0x884>
  4015c8:	adrp	x8, 416000 <ferror@plt+0x14c60>
  4015cc:	add	x27, x8, #0x1a0
  4015d0:	ldrh	w0, [x27, #8]
  4015d4:	str	w0, [sp, #216]
  4015d8:	mov	w0, #0x0                   	// #0
  4015dc:	bl	4022a0 <ferror@plt+0xf00>
  4015e0:	ldr	w0, [x27, #12]
  4015e4:	cbz	w0, 401c00 <ferror@plt+0x860>
  4015e8:	adrp	x1, 401000 <_exit@plt-0x110>
  4015ec:	mov	w0, #0x2                   	// #2
  4015f0:	add	x1, x1, #0xff0
  4015f4:	adrp	x26, 404000 <ferror@plt+0x2c60>
  4015f8:	bl	4011b0 <signal@plt>
  4015fc:	adrp	x25, 404000 <ferror@plt+0x2c60>
  401600:	add	x26, x26, #0xce0
  401604:	add	x25, x25, #0xd00
  401608:	mov	x0, #0x3f50000000000000    	// #4562146422526312448
  40160c:	fmov	d8, x0
  401610:	add	x2, sp, #0x200
  401614:	add	x1, sp, #0x108
  401618:	add	x0, sp, #0xf0
  40161c:	stp	xzr, xzr, [x2, #-248]
  401620:	stp	xzr, xzr, [x2, #-232]
  401624:	stp	xzr, xzr, [x2, #-216]
  401628:	str	xzr, [sp, #312]
  40162c:	bl	4012b0 <get_slabinfo@plt>
  401630:	mov	w22, w0
  401634:	cbnz	w0, 401bcc <ferror@plt+0x82c>
  401638:	ldr	w0, [x27, #12]
  40163c:	cbnz	w0, 401660 <ferror@plt+0x2c0>
  401640:	ldrh	w0, [x27, #8]
  401644:	ldr	w1, [sp, #216]
  401648:	cmp	w0, w1
  40164c:	b.eq	401660 <ferror@plt+0x2c0>  // b.none
  401650:	ldrh	w1, [x27, #10]
  401654:	bl	401370 <resizeterm@plt>
  401658:	ldrh	w0, [x27, #8]
  40165c:	str	w0, [sp, #216]
  401660:	adrp	x24, 416000 <ferror@plt+0x14c60>
  401664:	mov	w2, #0x0                   	// #0
  401668:	mov	w1, #0x0                   	// #0
  40166c:	ldr	x0, [x24, #392]
  401670:	bl	401330 <wmove@plt>
  401674:	ldr	w0, [x27, #12]
  401678:	mov	x1, x26
  40167c:	mov	w2, #0x5                   	// #5
  401680:	cbz	w0, 40192c <ferror@plt+0x58c>
  401684:	mov	x0, #0x0                   	// #0
  401688:	bl	401320 <dcgettext@plt>
  40168c:	ldr	w9, [sp, #284]
  401690:	mov	x20, x0
  401694:	ldr	w28, [sp, #280]
  401698:	mov	x1, x25
  40169c:	mov	w2, #0x5                   	// #5
  4016a0:	mov	x0, #0x0                   	// #0
  4016a4:	str	w9, [sp, #212]
  4016a8:	bl	401320 <dcgettext@plt>
  4016ac:	mov	x21, x0
  4016b0:	ldr	w6, [sp, #292]
  4016b4:	mov	w2, #0x5                   	// #5
  4016b8:	ldr	w5, [sp, #296]
  4016bc:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4016c0:	mov	x0, #0x0                   	// #0
  4016c4:	add	x1, x1, #0xd20
  4016c8:	stp	w5, w6, [sp, #204]
  4016cc:	bl	401320 <dcgettext@plt>
  4016d0:	mov	x7, x0
  4016d4:	ldr	w4, [sp, #300]
  4016d8:	mov	w2, #0x5                   	// #5
  4016dc:	ldr	w10, [sp, #304]
  4016e0:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4016e4:	mov	x0, #0x0                   	// #0
  4016e8:	add	x1, x1, #0xd40
  4016ec:	str	w10, [sp, #184]
  4016f0:	str	x7, [sp, #192]
  4016f4:	str	w4, [sp, #200]
  4016f8:	bl	401320 <dcgettext@plt>
  4016fc:	ldp	d10, d9, [sp, #264]
  401700:	mov	x19, x0
  401704:	mov	w2, #0x5                   	// #5
  401708:	adrp	x1, 404000 <ferror@plt+0x2c60>
  40170c:	mov	x0, #0x0                   	// #0
  401710:	add	x1, x1, #0xd60
  401714:	ucvtf	d10, d10
  401718:	ucvtf	d9, d9
  40171c:	bl	401320 <dcgettext@plt>
  401720:	fmul	d4, d10, d8
  401724:	ldp	w4, w5, [sp, #200]
  401728:	mov	x1, #0x4059000000000000    	// #4636737291354636288
  40172c:	ldp	w6, w9, [sp, #208]
  401730:	ucvtf	d1, w5
  401734:	ldr	w10, [sp, #184]
  401738:	fmov	d0, x1
  40173c:	ucvtf	d3, w9
  401740:	ucvtf	d6, w4
  401744:	fmul	d5, d9, d0
  401748:	ucvtf	d16, w28
  40174c:	ucvtf	d2, w10
  401750:	fmul	d1, d1, d0
  401754:	ucvtf	d17, w6
  401758:	ldr	w1, [sp, #308]
  40175c:	ldr	w2, [sp, #312]
  401760:	mov	w3, w28
  401764:	fdiv	d5, d5, d10
  401768:	str	w10, [sp]
  40176c:	fmul	d2, d2, d0
  401770:	fmul	d0, d3, d0
  401774:	fdiv	d1, d1, d17
  401778:	ucvtf	d7, w1
  40177c:	ldr	w1, [sp, #316]
  401780:	fmul	d3, d9, d8
  401784:	ldr	x7, [sp, #192]
  401788:	str	w4, [sp, #8]
  40178c:	fdiv	d2, d2, d6
  401790:	ucvtf	d6, w2
  401794:	fdiv	d0, d0, d16
  401798:	ucvtf	d16, w1
  40179c:	fmul	d7, d7, d8
  4017a0:	stp	x19, x0, [sp, #16]
  4017a4:	mov	w2, w9
  4017a8:	fmul	d6, d6, d8
  4017ac:	adrp	x0, 404000 <ferror@plt+0x2c60>
  4017b0:	fmul	d16, d16, d8
  4017b4:	mov	x1, x20
  4017b8:	mov	x4, x21
  4017bc:	add	x0, x0, #0xd88
  4017c0:	str	d16, [sp, #32]
  4017c4:	bl	401340 <printf@plt>
  4017c8:	ldr	x0, [sp, #240]
  4017cc:	bl	401dd0 <ferror@plt+0xa30>
  4017d0:	mov	x3, x0
  4017d4:	ldr	x0, [x24, #392]
  4017d8:	mov	x2, #0x0                   	// #0
  4017dc:	mov	w1, #0x40000               	// #262144
  4017e0:	str	x3, [sp, #240]
  4017e4:	bl	401160 <wattr_on@plt>
  4017e8:	ldr	w0, [x27, #12]
  4017ec:	mov	w2, #0x5                   	// #5
  4017f0:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4017f4:	cbz	w0, 40190c <ferror@plt+0x56c>
  4017f8:	add	x1, x1, #0xe18
  4017fc:	mov	x0, #0x0                   	// #0
  401800:	bl	401320 <dcgettext@plt>
  401804:	mov	x1, x0
  401808:	adrp	x0, 404000 <ferror@plt+0x2c60>
  40180c:	add	x0, x0, #0xe58
  401810:	bl	401340 <printf@plt>
  401814:	ldr	x0, [x24, #392]
  401818:	mov	w1, #0x40000               	// #262144
  40181c:	mov	x2, #0x0                   	// #0
  401820:	adrp	x21, 404000 <ferror@plt+0x2c60>
  401824:	mov	w19, #0x0                   	// #0
  401828:	add	x21, x21, #0xe60
  40182c:	bl	401210 <wattr_off@plt>
  401830:	ldr	x0, [sp, #240]
  401834:	ldrh	w1, [x27, #8]
  401838:	cmp	x0, #0x0
  40183c:	mov	x20, x0
  401840:	ccmp	w1, #0x8, #0x0, ne  // ne = any
  401844:	b.hi	401870 <ferror@plt+0x4d0>  // b.pmore
  401848:	b	4018c8 <ferror@plt+0x528>
  40184c:	mov	x0, x21
  401850:	bl	401340 <printf@plt>
  401854:	ldr	x20, [x20, #136]
  401858:	add	w19, w19, #0x1
  40185c:	ldrh	w0, [x27, #8]
  401860:	cmp	x20, #0x0
  401864:	sub	w0, w0, #0x8
  401868:	ccmp	w0, w19, #0x4, ne  // ne = any
  40186c:	b.le	4018c4 <ferror@plt+0x524>
  401870:	ldp	w2, w1, [x20, #156]
  401874:	mov	x7, x20
  401878:	ldr	w0, [x27, #12]
  40187c:	ucvtf	d0, w1
  401880:	ldr	w5, [x20, #164]
  401884:	ldr	x6, [x20, #144]
  401888:	ldr	w4, [x20, #172]
  40188c:	ldr	w3, [x20, #180]
  401890:	fmul	d0, d0, d8
  401894:	ldr	w1, [x20, #152]
  401898:	lsr	x6, x6, #10
  40189c:	cbnz	w0, 40184c <ferror@plt+0x4ac>
  4018a0:	mov	x0, x21
  4018a4:	bl	401250 <printw@plt>
  4018a8:	ldr	x20, [x20, #136]
  4018ac:	add	w19, w19, #0x1
  4018b0:	ldrh	w0, [x27, #8]
  4018b4:	cmp	x20, #0x0
  4018b8:	sub	w0, w0, #0x8
  4018bc:	ccmp	w0, w19, #0x4, ne  // ne = any
  4018c0:	b.gt	401870 <ferror@plt+0x4d0>
  4018c4:	ldr	x0, [sp, #240]
  4018c8:	bl	401190 <put_slabinfo@plt>
  4018cc:	ldr	w20, [x27, #12]
  4018d0:	cbz	w20, 401a70 <ferror@plt+0x6d0>
  4018d4:	adrp	x19, 416000 <ferror@plt+0x14c60>
  4018d8:	add	x19, x19, #0x160
  4018dc:	ldr	x0, [x19]
  4018e0:	cbnz	x0, 401610 <ferror@plt+0x270>
  4018e4:	ldr	w0, [sp, #220]
  4018e8:	cbnz	w0, 401bec <ferror@plt+0x84c>
  4018ec:	ldr	x0, [sp, #240]
  4018f0:	cbz	x0, 4018f8 <ferror@plt+0x558>
  4018f4:	bl	4012c0 <free_slabinfo@plt>
  4018f8:	ldr	w0, [x27, #12]
  4018fc:	cbz	w0, 401bdc <ferror@plt+0x83c>
  401900:	ldp	d8, d9, [sp, #144]
  401904:	ldr	d10, [sp, #160]
  401908:	b	4014b4 <ferror@plt+0x114>
  40190c:	add	x1, x1, #0xe18
  401910:	mov	x0, #0x0                   	// #0
  401914:	bl	401320 <dcgettext@plt>
  401918:	mov	x1, x0
  40191c:	adrp	x0, 404000 <ferror@plt+0x2c60>
  401920:	add	x0, x0, #0xe58
  401924:	bl	401250 <printw@plt>
  401928:	b	401814 <ferror@plt+0x474>
  40192c:	mov	x0, #0x0                   	// #0
  401930:	bl	401320 <dcgettext@plt>
  401934:	ldr	w3, [sp, #280]
  401938:	mov	x20, x0
  40193c:	ldr	w28, [sp, #284]
  401940:	mov	x1, x25
  401944:	mov	w2, #0x5                   	// #5
  401948:	mov	x0, #0x0                   	// #0
  40194c:	str	w3, [sp, #212]
  401950:	bl	401320 <dcgettext@plt>
  401954:	mov	x21, x0
  401958:	ldr	w6, [sp, #292]
  40195c:	mov	w2, #0x5                   	// #5
  401960:	ldr	w5, [sp, #296]
  401964:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401968:	mov	x0, #0x0                   	// #0
  40196c:	add	x1, x1, #0xd20
  401970:	stp	w5, w6, [sp, #204]
  401974:	bl	401320 <dcgettext@plt>
  401978:	mov	x7, x0
  40197c:	ldr	w4, [sp, #300]
  401980:	mov	w2, #0x5                   	// #5
  401984:	ldr	w10, [sp, #304]
  401988:	adrp	x1, 404000 <ferror@plt+0x2c60>
  40198c:	mov	x0, #0x0                   	// #0
  401990:	add	x1, x1, #0xd40
  401994:	str	w10, [sp, #184]
  401998:	str	x7, [sp, #192]
  40199c:	str	w4, [sp, #200]
  4019a0:	bl	401320 <dcgettext@plt>
  4019a4:	ldp	d10, d9, [sp, #264]
  4019a8:	mov	x19, x0
  4019ac:	mov	w2, #0x5                   	// #5
  4019b0:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4019b4:	mov	x0, #0x0                   	// #0
  4019b8:	add	x1, x1, #0xd60
  4019bc:	ucvtf	d10, d10
  4019c0:	ucvtf	d9, d9
  4019c4:	bl	401320 <dcgettext@plt>
  4019c8:	fmul	d4, d10, d8
  4019cc:	ldp	w4, w5, [sp, #200]
  4019d0:	ucvtf	d3, w28
  4019d4:	ldr	w10, [sp, #184]
  4019d8:	mov	x1, #0x4059000000000000    	// #4636737291354636288
  4019dc:	ucvtf	d1, w5
  4019e0:	fmov	d0, x1
  4019e4:	ldp	w6, w3, [sp, #208]
  4019e8:	ucvtf	d2, w10
  4019ec:	fmul	d5, d9, d0
  4019f0:	ucvtf	d6, w4
  4019f4:	ucvtf	d16, w3
  4019f8:	ucvtf	d17, w6
  4019fc:	fmul	d1, d1, d0
  401a00:	ldr	w1, [sp, #308]
  401a04:	fmul	d2, d2, d0
  401a08:	fmul	d0, d3, d0
  401a0c:	fdiv	d5, d5, d10
  401a10:	ldr	w2, [sp, #312]
  401a14:	ucvtf	d7, w1
  401a18:	ldr	w1, [sp, #316]
  401a1c:	fdiv	d1, d1, d17
  401a20:	fmul	d3, d9, d8
  401a24:	fdiv	d2, d2, d6
  401a28:	ucvtf	d6, w2
  401a2c:	ldr	x7, [sp, #192]
  401a30:	fmul	d7, d7, d8
  401a34:	fdiv	d0, d0, d16
  401a38:	ucvtf	d16, w1
  401a3c:	fmul	d6, d6, d8
  401a40:	str	w10, [sp]
  401a44:	str	w4, [sp, #8]
  401a48:	mov	w2, w28
  401a4c:	stp	x19, x0, [sp, #16]
  401a50:	mov	x1, x20
  401a54:	fmul	d16, d16, d8
  401a58:	mov	x4, x21
  401a5c:	adrp	x0, 404000 <ferror@plt+0x2c60>
  401a60:	add	x0, x0, #0xd88
  401a64:	str	d16, [sp, #32]
  401a68:	bl	401250 <printw@plt>
  401a6c:	b	4017c8 <ferror@plt+0x428>
  401a70:	ldr	x0, [x24, #392]
  401a74:	bl	4011d0 <wrefresh@plt>
  401a78:	adrp	x1, 416000 <ferror@plt+0x14c60>
  401a7c:	adrp	x0, 404000 <ferror@plt+0x2c60>
  401a80:	movi	v0.4s, #0x0
  401a84:	add	x19, x1, #0x160
  401a88:	ldr	q1, [x0, #3760]
  401a8c:	add	x4, sp, #0xf8
  401a90:	ldr	x5, [x1, #352]
  401a94:	mov	x3, #0x0                   	// #0
  401a98:	add	x1, sp, #0x140
  401a9c:	mov	x2, #0x0                   	// #0
  401aa0:	mov	w0, #0x1                   	// #1
  401aa4:	stp	x5, xzr, [sp, #248]
  401aa8:	stp	q1, q0, [sp, #320]
  401aac:	stp	q0, q0, [sp, #352]
  401ab0:	stp	q0, q0, [sp, #384]
  401ab4:	stp	q0, q0, [sp, #416]
  401ab8:	bl	401310 <select@plt>
  401abc:	cmp	w0, #0x0
  401ac0:	b.le	4018dc <ferror@plt+0x53c>
  401ac4:	add	x1, sp, #0xef
  401ac8:	mov	x2, #0x1                   	// #1
  401acc:	mov	w0, #0x0                   	// #0
  401ad0:	bl	4012e0 <read@plt>
  401ad4:	cmp	x0, #0x1
  401ad8:	b.ne	401bd4 <ferror@plt+0x834>  // b.any
  401adc:	bl	401220 <__ctype_toupper_loc@plt>
  401ae0:	ldrb	w1, [sp, #239]
  401ae4:	ldr	x0, [x0]
  401ae8:	ubfiz	x1, x1, #2, #8
  401aec:	ldrb	w0, [x0, x1]
  401af0:	cmp	w0, #0x4f
  401af4:	b.eq	401c80 <ferror@plt+0x8e0>  // b.none
  401af8:	b.le	401b28 <ferror@plt+0x788>
  401afc:	cmp	w0, #0x53
  401b00:	b.eq	401c70 <ferror@plt+0x8d0>  // b.none
  401b04:	b.le	401b74 <ferror@plt+0x7d4>
  401b08:	cmp	w0, #0x55
  401b0c:	b.eq	401bbc <ferror@plt+0x81c>  // b.none
  401b10:	cmp	w0, #0x56
  401b14:	b.ne	4018dc <ferror@plt+0x53c>  // b.any
  401b18:	adrp	x0, 401000 <_exit@plt-0x110>
  401b1c:	add	x0, x0, #0xfa8
  401b20:	str	x0, [x27]
  401b24:	b	4018dc <ferror@plt+0x53c>
  401b28:	cmp	w0, #0x43
  401b2c:	b.eq	401c88 <ferror@plt+0x8e8>  // b.none
  401b30:	b.le	401b54 <ferror@plt+0x7b4>
  401b34:	cmp	w0, #0x4c
  401b38:	b.eq	401bac <ferror@plt+0x80c>  // b.none
  401b3c:	cmp	w0, #0x4e
  401b40:	b.ne	4018dc <ferror@plt+0x53c>  // b.any
  401b44:	adrp	x0, 402000 <ferror@plt+0xc60>
  401b48:	add	x0, x0, #0x0
  401b4c:	str	x0, [x27]
  401b50:	b	4018dc <ferror@plt+0x53c>
  401b54:	cmp	w0, #0x41
  401b58:	b.eq	401b9c <ferror@plt+0x7fc>  // b.none
  401b5c:	cmp	w0, #0x42
  401b60:	b.ne	4018dc <ferror@plt+0x53c>  // b.any
  401b64:	adrp	x0, 401000 <_exit@plt-0x110>
  401b68:	add	x0, x0, #0xf60
  401b6c:	str	x0, [x27]
  401b70:	b	4018dc <ferror@plt+0x53c>
  401b74:	cmp	w0, #0x50
  401b78:	b.eq	401b8c <ferror@plt+0x7ec>  // b.none
  401b7c:	cmp	w0, #0x51
  401b80:	b.ne	4018dc <ferror@plt+0x53c>  // b.any
  401b84:	str	xzr, [x19]
  401b88:	b	4018dc <ferror@plt+0x53c>
  401b8c:	adrp	x0, 401000 <_exit@plt-0x110>
  401b90:	add	x0, x0, #0xf78
  401b94:	str	x0, [x27]
  401b98:	b	4018dc <ferror@plt+0x53c>
  401b9c:	adrp	x0, 401000 <_exit@plt-0x110>
  401ba0:	add	x0, x0, #0xf30
  401ba4:	str	x0, [x27]
  401ba8:	b	4018dc <ferror@plt+0x53c>
  401bac:	adrp	x0, 401000 <_exit@plt-0x110>
  401bb0:	add	x0, x0, #0xf90
  401bb4:	str	x0, [x27]
  401bb8:	b	4018dc <ferror@plt+0x53c>
  401bbc:	adrp	x0, 401000 <_exit@plt-0x110>
  401bc0:	add	x0, x0, #0xfc0
  401bc4:	str	x0, [x27]
  401bc8:	b	4018dc <ferror@plt+0x53c>
  401bcc:	mov	w20, #0x1                   	// #1
  401bd0:	str	xzr, [sp, #240]
  401bd4:	mov	w22, w20
  401bd8:	b	4018e4 <ferror@plt+0x544>
  401bdc:	bl	4012d0 <endwin@plt>
  401be0:	ldp	d8, d9, [sp, #144]
  401be4:	ldr	d10, [sp, #160]
  401be8:	b	4014b4 <ferror@plt+0x114>
  401bec:	add	x2, x27, #0x10
  401bf0:	mov	w1, #0x2                   	// #2
  401bf4:	mov	w0, #0x0                   	// #0
  401bf8:	bl	4012f0 <tcsetattr@plt>
  401bfc:	b	4018ec <ferror@plt+0x54c>
  401c00:	bl	4011e0 <initscr@plt>
  401c04:	ldrh	w1, [x27, #10]
  401c08:	ldrh	w0, [x27, #8]
  401c0c:	bl	401370 <resizeterm@plt>
  401c10:	adrp	x1, 402000 <ferror@plt+0xc60>
  401c14:	mov	w0, #0x1c                  	// #28
  401c18:	add	x1, x1, #0x2a0
  401c1c:	bl	4011b0 <signal@plt>
  401c20:	b	4015e8 <ferror@plt+0x248>
  401c24:	add	x27, x19, #0x1a0
  401c28:	mov	w0, #0x0                   	// #0
  401c2c:	add	x1, x27, #0x10
  401c30:	bl	4011a0 <tcgetattr@plt>
  401c34:	cmn	w0, #0x1
  401c38:	b.ne	4015d0 <ferror@plt+0x230>  // b.any
  401c3c:	bl	401350 <__errno_location@plt>
  401c40:	mov	x3, x0
  401c44:	mov	w2, #0x5                   	// #5
  401c48:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401c4c:	mov	x0, #0x0                   	// #0
  401c50:	add	x1, x1, #0xcc0
  401c54:	ldr	w19, [x3]
  401c58:	bl	401320 <dcgettext@plt>
  401c5c:	mov	x2, x0
  401c60:	mov	w0, #0x0                   	// #0
  401c64:	mov	w1, w19
  401c68:	bl	401140 <error@plt>
  401c6c:	b	4015d0 <ferror@plt+0x230>
  401c70:	adrp	x0, 401000 <_exit@plt-0x110>
  401c74:	add	x0, x0, #0xf48
  401c78:	str	x0, [x27]
  401c7c:	b	4018dc <ferror@plt+0x53c>
  401c80:	str	x23, [x27]
  401c84:	b	4018dc <ferror@plt+0x53c>
  401c88:	adrp	x0, 401000 <_exit@plt-0x110>
  401c8c:	add	x0, x0, #0xfd8
  401c90:	str	x0, [x27]
  401c94:	b	4018dc <ferror@plt+0x53c>
  401c98:	adrp	x0, 416000 <ferror@plt+0x14c60>
  401c9c:	stp	d8, d9, [sp, #144]
  401ca0:	ldr	x0, [x0, #368]
  401ca4:	str	d10, [sp, #160]
  401ca8:	bl	402018 <ferror@plt+0xc78>
  401cac:	adrp	x0, 416000 <ferror@plt+0x14c60>
  401cb0:	stp	d8, d9, [sp, #144]
  401cb4:	ldr	x0, [x0, #384]
  401cb8:	str	d10, [sp, #160]
  401cbc:	bl	402018 <ferror@plt+0xc78>
  401cc0:	mov	x29, #0x0                   	// #0
  401cc4:	mov	x30, #0x0                   	// #0
  401cc8:	mov	x5, x0
  401ccc:	ldr	x1, [sp]
  401cd0:	add	x2, sp, #0x8
  401cd4:	mov	x6, sp
  401cd8:	movz	x0, #0x0, lsl #48
  401cdc:	movk	x0, #0x0, lsl #32
  401ce0:	movk	x0, #0x40, lsl #16
  401ce4:	movk	x0, #0x13b0
  401ce8:	movz	x3, #0x0, lsl #48
  401cec:	movk	x3, #0x0, lsl #32
  401cf0:	movk	x3, #0x40, lsl #16
  401cf4:	movk	x3, #0x4880
  401cf8:	movz	x4, #0x0, lsl #48
  401cfc:	movk	x4, #0x0, lsl #32
  401d00:	movk	x4, #0x40, lsl #16
  401d04:	movk	x4, #0x4900
  401d08:	bl	401200 <__libc_start_main@plt>
  401d0c:	bl	401240 <abort@plt>
  401d10:	adrp	x0, 415000 <ferror@plt+0x13c60>
  401d14:	ldr	x0, [x0, #4064]
  401d18:	cbz	x0, 401d20 <ferror@plt+0x980>
  401d1c:	b	401230 <__gmon_start__@plt>
  401d20:	ret
  401d24:	nop
  401d28:	adrp	x0, 416000 <ferror@plt+0x14c60>
  401d2c:	add	x0, x0, #0x168
  401d30:	adrp	x1, 416000 <ferror@plt+0x14c60>
  401d34:	add	x1, x1, #0x168
  401d38:	cmp	x1, x0
  401d3c:	b.eq	401d54 <ferror@plt+0x9b4>  // b.none
  401d40:	adrp	x1, 404000 <ferror@plt+0x2c60>
  401d44:	ldr	x1, [x1, #2360]
  401d48:	cbz	x1, 401d54 <ferror@plt+0x9b4>
  401d4c:	mov	x16, x1
  401d50:	br	x16
  401d54:	ret
  401d58:	adrp	x0, 416000 <ferror@plt+0x14c60>
  401d5c:	add	x0, x0, #0x168
  401d60:	adrp	x1, 416000 <ferror@plt+0x14c60>
  401d64:	add	x1, x1, #0x168
  401d68:	sub	x1, x1, x0
  401d6c:	lsr	x2, x1, #63
  401d70:	add	x1, x2, x1, asr #3
  401d74:	cmp	xzr, x1, asr #1
  401d78:	asr	x1, x1, #1
  401d7c:	b.eq	401d94 <ferror@plt+0x9f4>  // b.none
  401d80:	adrp	x2, 404000 <ferror@plt+0x2c60>
  401d84:	ldr	x2, [x2, #2368]
  401d88:	cbz	x2, 401d94 <ferror@plt+0x9f4>
  401d8c:	mov	x16, x2
  401d90:	br	x16
  401d94:	ret
  401d98:	stp	x29, x30, [sp, #-32]!
  401d9c:	mov	x29, sp
  401da0:	str	x19, [sp, #16]
  401da4:	adrp	x19, 416000 <ferror@plt+0x14c60>
  401da8:	ldrb	w0, [x19, #408]
  401dac:	cbnz	w0, 401dbc <ferror@plt+0xa1c>
  401db0:	bl	401d28 <ferror@plt+0x988>
  401db4:	mov	w0, #0x1                   	// #1
  401db8:	strb	w0, [x19, #408]
  401dbc:	ldr	x19, [sp, #16]
  401dc0:	ldp	x29, x30, [sp], #32
  401dc4:	ret
  401dc8:	b	401d58 <ferror@plt+0x9b8>
  401dcc:	nop
  401dd0:	cbz	x0, 401ee8 <ferror@plt+0xb48>
  401dd4:	ldr	x1, [x0, #136]
  401dd8:	cbz	x1, 401ee4 <ferror@plt+0xb44>
  401ddc:	stp	x29, x30, [sp, #-240]!
  401de0:	mov	x2, x1
  401de4:	mov	x3, x0
  401de8:	mov	x29, sp
  401dec:	stp	x19, x20, [sp, #16]
  401df0:	b	401df8 <ferror@plt+0xa58>
  401df4:	mov	x2, x20
  401df8:	ldr	x1, [x1, #136]
  401dfc:	cbz	x1, 401e9c <ferror@plt+0xafc>
  401e00:	ldr	x1, [x1, #136]
  401e04:	mov	x3, x2
  401e08:	ldr	x20, [x2, #136]
  401e0c:	cbnz	x1, 401df4 <ferror@plt+0xa54>
  401e10:	str	xzr, [x2, #136]
  401e14:	bl	401dd0 <ferror@plt+0xa30>
  401e18:	mov	x19, x0
  401e1c:	mov	x0, x20
  401e20:	bl	401dd0 <ferror@plt+0xa30>
  401e24:	cmp	x0, #0x0
  401e28:	mov	x20, x0
  401e2c:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  401e30:	b.eq	401ef0 <ferror@plt+0xb50>  // b.none
  401e34:	stp	x21, x22, [sp, #32]
  401e38:	adrp	x22, 416000 <ferror@plt+0x14c60>
  401e3c:	add	x21, sp, #0x38
  401e40:	add	x22, x22, #0x1a0
  401e44:	nop
  401e48:	ldr	x2, [x22]
  401e4c:	mov	x1, x20
  401e50:	mov	x0, x19
  401e54:	blr	x2
  401e58:	cbz	w0, 401e84 <ferror@plt+0xae4>
  401e5c:	str	x19, [x21, #136]
  401e60:	mov	x21, x19
  401e64:	ldr	x0, [x19, #136]
  401e68:	cbz	x0, 401ec0 <ferror@plt+0xb20>
  401e6c:	ldr	x2, [x22]
  401e70:	mov	x19, x0
  401e74:	mov	x1, x20
  401e78:	mov	x0, x19
  401e7c:	blr	x2
  401e80:	cbnz	w0, 401e5c <ferror@plt+0xabc>
  401e84:	str	x20, [x21, #136]
  401e88:	mov	x21, x20
  401e8c:	ldr	x0, [x20, #136]
  401e90:	cbz	x0, 401ea8 <ferror@plt+0xb08>
  401e94:	mov	x20, x0
  401e98:	b	401e48 <ferror@plt+0xaa8>
  401e9c:	mov	x20, x2
  401ea0:	mov	x2, x3
  401ea4:	b	401e10 <ferror@plt+0xa70>
  401ea8:	ldp	x21, x22, [sp, #32]
  401eac:	str	x19, [x20, #136]
  401eb0:	ldp	x19, x20, [sp, #16]
  401eb4:	ldr	x0, [sp, #192]
  401eb8:	ldp	x29, x30, [sp], #240
  401ebc:	ret
  401ec0:	ldp	x21, x22, [sp, #32]
  401ec4:	mov	x0, x19
  401ec8:	mov	x19, x20
  401ecc:	mov	x20, x0
  401ed0:	str	x19, [x20, #136]
  401ed4:	ldp	x19, x20, [sp, #16]
  401ed8:	ldr	x0, [sp, #192]
  401edc:	ldp	x29, x30, [sp], #240
  401ee0:	ret
  401ee4:	ret
  401ee8:	mov	x0, #0x0                   	// #0
  401eec:	ret
  401ef0:	mov	x0, x19
  401ef4:	add	x19, sp, #0x38
  401ef8:	cbz	x0, 401ec4 <ferror@plt+0xb24>
  401efc:	mov	x20, x19
  401f00:	mov	x19, x0
  401f04:	str	x19, [x20, #136]
  401f08:	ldp	x19, x20, [sp, #16]
  401f0c:	ldr	x0, [sp, #192]
  401f10:	ldp	x29, x30, [sp], #240
  401f14:	ret
  401f18:	ldr	w2, [x0, #152]
  401f1c:	ldr	w0, [x1, #152]
  401f20:	cmp	w2, w0
  401f24:	cset	w0, hi  // hi = pmore
  401f28:	ret
  401f2c:	nop
  401f30:	ldr	w2, [x0, #156]
  401f34:	ldr	w0, [x1, #156]
  401f38:	cmp	w2, w0
  401f3c:	cset	w0, hi  // hi = pmore
  401f40:	ret
  401f44:	nop
  401f48:	ldr	w2, [x0, #160]
  401f4c:	ldr	w0, [x1, #160]
  401f50:	cmp	w2, w0
  401f54:	cset	w0, hi  // hi = pmore
  401f58:	ret
  401f5c:	nop
  401f60:	ldr	w2, [x0, #164]
  401f64:	ldr	w0, [x1, #164]
  401f68:	cmp	w2, w0
  401f6c:	cset	w0, hi  // hi = pmore
  401f70:	ret
  401f74:	nop
  401f78:	ldr	w2, [x0, #168]
  401f7c:	ldr	w0, [x1, #168]
  401f80:	cmp	w2, w0
  401f84:	cset	w0, hi  // hi = pmore
  401f88:	ret
  401f8c:	nop
  401f90:	ldr	w2, [x0, #172]
  401f94:	ldr	w0, [x1, #172]
  401f98:	cmp	w2, w0
  401f9c:	cset	w0, hi  // hi = pmore
  401fa0:	ret
  401fa4:	nop
  401fa8:	ldr	w2, [x0, #176]
  401fac:	ldr	w0, [x1, #176]
  401fb0:	cmp	w2, w0
  401fb4:	cset	w0, hi  // hi = pmore
  401fb8:	ret
  401fbc:	nop
  401fc0:	ldr	w2, [x0, #180]
  401fc4:	ldr	w0, [x1, #180]
  401fc8:	cmp	w2, w0
  401fcc:	cset	w0, hi  // hi = pmore
  401fd0:	ret
  401fd4:	nop
  401fd8:	ldr	x2, [x0, #144]
  401fdc:	ldr	x0, [x1, #144]
  401fe0:	cmp	x2, x0
  401fe4:	cset	w0, hi  // hi = pmore
  401fe8:	ret
  401fec:	nop
  401ff0:	adrp	x0, 416000 <ferror@plt+0x14c60>
  401ff4:	str	xzr, [x0, #352]
  401ff8:	ret
  401ffc:	nop
  402000:	stp	x29, x30, [sp, #-16]!
  402004:	mov	x29, sp
  402008:	bl	401280 <strcmp@plt>
  40200c:	lsr	w0, w0, #31
  402010:	ldp	x29, x30, [sp], #16
  402014:	ret
  402018:	stp	x29, x30, [sp, #-32]!
  40201c:	mov	w2, #0x5                   	// #5
  402020:	adrp	x1, 404000 <ferror@plt+0x2c60>
  402024:	mov	x29, sp
  402028:	add	x1, x1, #0x948
  40202c:	str	x19, [sp, #16]
  402030:	mov	x19, x0
  402034:	mov	x0, #0x0                   	// #0
  402038:	bl	401320 <dcgettext@plt>
  40203c:	mov	x1, x19
  402040:	bl	401120 <fputs@plt>
  402044:	mov	w2, #0x5                   	// #5
  402048:	adrp	x1, 404000 <ferror@plt+0x2c60>
  40204c:	mov	x0, #0x0                   	// #0
  402050:	add	x1, x1, #0x958
  402054:	bl	401320 <dcgettext@plt>
  402058:	mov	x1, x0
  40205c:	adrp	x2, 416000 <ferror@plt+0x14c60>
  402060:	mov	x0, x19
  402064:	ldr	x2, [x2, #400]
  402068:	bl	401360 <fprintf@plt>
  40206c:	mov	w2, #0x5                   	// #5
  402070:	adrp	x1, 404000 <ferror@plt+0x2c60>
  402074:	mov	x0, #0x0                   	// #0
  402078:	add	x1, x1, #0x968
  40207c:	bl	401320 <dcgettext@plt>
  402080:	mov	x1, x19
  402084:	bl	401120 <fputs@plt>
  402088:	mov	w2, #0x5                   	// #5
  40208c:	adrp	x1, 404000 <ferror@plt+0x2c60>
  402090:	mov	x0, #0x0                   	// #0
  402094:	add	x1, x1, #0x978
  402098:	bl	401320 <dcgettext@plt>
  40209c:	mov	x1, x19
  4020a0:	bl	401120 <fputs@plt>
  4020a4:	mov	w2, #0x5                   	// #5
  4020a8:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4020ac:	mov	x0, #0x0                   	// #0
  4020b0:	add	x1, x1, #0x9a0
  4020b4:	bl	401320 <dcgettext@plt>
  4020b8:	mov	x1, x19
  4020bc:	bl	401120 <fputs@plt>
  4020c0:	mov	w2, #0x5                   	// #5
  4020c4:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4020c8:	mov	x0, #0x0                   	// #0
  4020cc:	add	x1, x1, #0x9d8
  4020d0:	bl	401320 <dcgettext@plt>
  4020d4:	mov	x1, x19
  4020d8:	bl	401120 <fputs@plt>
  4020dc:	mov	w2, #0x5                   	// #5
  4020e0:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4020e4:	mov	x0, #0x0                   	// #0
  4020e8:	add	x1, x1, #0xe10
  4020ec:	bl	401320 <dcgettext@plt>
  4020f0:	mov	x1, x19
  4020f4:	bl	401120 <fputs@plt>
  4020f8:	mov	w2, #0x5                   	// #5
  4020fc:	adrp	x1, 404000 <ferror@plt+0x2c60>
  402100:	mov	x0, #0x0                   	// #0
  402104:	add	x1, x1, #0xa20
  402108:	bl	401320 <dcgettext@plt>
  40210c:	mov	x1, x19
  402110:	bl	401120 <fputs@plt>
  402114:	mov	w2, #0x5                   	// #5
  402118:	adrp	x1, 404000 <ferror@plt+0x2c60>
  40211c:	mov	x0, #0x0                   	// #0
  402120:	add	x1, x1, #0xa50
  402124:	bl	401320 <dcgettext@plt>
  402128:	mov	x1, x19
  40212c:	bl	401120 <fputs@plt>
  402130:	mov	w2, #0x5                   	// #5
  402134:	adrp	x1, 404000 <ferror@plt+0x2c60>
  402138:	mov	x0, #0x0                   	// #0
  40213c:	add	x1, x1, #0xa88
  402140:	bl	401320 <dcgettext@plt>
  402144:	mov	x1, x19
  402148:	bl	401120 <fputs@plt>
  40214c:	mov	w2, #0x5                   	// #5
  402150:	adrp	x1, 404000 <ferror@plt+0x2c60>
  402154:	mov	x0, #0x0                   	// #0
  402158:	add	x1, x1, #0xab8
  40215c:	bl	401320 <dcgettext@plt>
  402160:	mov	x1, x19
  402164:	bl	401120 <fputs@plt>
  402168:	mov	w2, #0x5                   	// #5
  40216c:	adrp	x1, 404000 <ferror@plt+0x2c60>
  402170:	mov	x0, #0x0                   	// #0
  402174:	add	x1, x1, #0xae0
  402178:	bl	401320 <dcgettext@plt>
  40217c:	mov	x1, x19
  402180:	bl	401120 <fputs@plt>
  402184:	mov	w2, #0x5                   	// #5
  402188:	adrp	x1, 404000 <ferror@plt+0x2c60>
  40218c:	mov	x0, #0x0                   	// #0
  402190:	add	x1, x1, #0xb00
  402194:	bl	401320 <dcgettext@plt>
  402198:	mov	x1, x19
  40219c:	bl	401120 <fputs@plt>
  4021a0:	mov	w2, #0x5                   	// #5
  4021a4:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4021a8:	mov	x0, #0x0                   	// #0
  4021ac:	add	x1, x1, #0xb18
  4021b0:	bl	401320 <dcgettext@plt>
  4021b4:	mov	x1, x19
  4021b8:	bl	401120 <fputs@plt>
  4021bc:	mov	w2, #0x5                   	// #5
  4021c0:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4021c4:	mov	x0, #0x0                   	// #0
  4021c8:	add	x1, x1, #0xb38
  4021cc:	bl	401320 <dcgettext@plt>
  4021d0:	mov	x1, x19
  4021d4:	bl	401120 <fputs@plt>
  4021d8:	mov	w2, #0x5                   	// #5
  4021dc:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4021e0:	mov	x0, #0x0                   	// #0
  4021e4:	add	x1, x1, #0xb60
  4021e8:	bl	401320 <dcgettext@plt>
  4021ec:	mov	x1, x19
  4021f0:	bl	401120 <fputs@plt>
  4021f4:	mov	w2, #0x5                   	// #5
  4021f8:	adrp	x1, 404000 <ferror@plt+0x2c60>
  4021fc:	mov	x0, #0x0                   	// #0
  402200:	add	x1, x1, #0xb78
  402204:	bl	401320 <dcgettext@plt>
  402208:	mov	x1, x19
  40220c:	bl	401120 <fputs@plt>
  402210:	mov	w2, #0x5                   	// #5
  402214:	adrp	x1, 404000 <ferror@plt+0x2c60>
  402218:	mov	x0, #0x0                   	// #0
  40221c:	add	x1, x1, #0xba8
  402220:	bl	401320 <dcgettext@plt>
  402224:	mov	x1, x19
  402228:	bl	401120 <fputs@plt>
  40222c:	mov	w2, #0x5                   	// #5
  402230:	adrp	x1, 404000 <ferror@plt+0x2c60>
  402234:	mov	x0, #0x0                   	// #0
  402238:	add	x1, x1, #0xbc8
  40223c:	bl	401320 <dcgettext@plt>
  402240:	mov	x1, x19
  402244:	bl	401120 <fputs@plt>
  402248:	mov	w2, #0x5                   	// #5
  40224c:	adrp	x1, 404000 <ferror@plt+0x2c60>
  402250:	mov	x0, #0x0                   	// #0
  402254:	add	x1, x1, #0xbe8
  402258:	bl	401320 <dcgettext@plt>
  40225c:	mov	x1, x19
  402260:	bl	401120 <fputs@plt>
  402264:	mov	w2, #0x5                   	// #5
  402268:	adrp	x1, 404000 <ferror@plt+0x2c60>
  40226c:	mov	x0, #0x0                   	// #0
  402270:	add	x1, x1, #0xc08
  402274:	bl	401320 <dcgettext@plt>
  402278:	mov	x1, x0
  40227c:	adrp	x2, 404000 <ferror@plt+0x2c60>
  402280:	mov	x0, x19
  402284:	add	x2, x2, #0xc28
  402288:	bl	401360 <fprintf@plt>
  40228c:	adrp	x0, 416000 <ferror@plt+0x14c60>
  402290:	ldr	x0, [x0, #368]
  402294:	cmp	x0, x19
  402298:	cset	w0, eq  // eq = none
  40229c:	bl	401130 <exit@plt>
  4022a0:	stp	x29, x30, [sp, #-32]!
  4022a4:	mov	x1, #0x5413                	// #21523
  4022a8:	mov	w0, #0x1                   	// #1
  4022ac:	mov	x29, sp
  4022b0:	add	x2, sp, #0x18
  4022b4:	bl	401380 <ioctl@plt>
  4022b8:	cmn	w0, #0x1
  4022bc:	b.eq	4022cc <ferror@plt+0xf2c>  // b.none
  4022c0:	ldrh	w1, [sp, #24]
  4022c4:	cmp	w1, #0xa
  4022c8:	b.hi	4022f8 <ferror@plt+0xf58>  // b.pmore
  4022cc:	mov	w1, #0x18                  	// #24
  4022d0:	mov	w3, #0x50                  	// #80
  4022d4:	adrp	x0, 416000 <ferror@plt+0x14c60>
  4022d8:	add	x0, x0, #0x1a0
  4022dc:	ldr	w2, [x0, #12]
  4022e0:	strh	w3, [x0, #10]
  4022e4:	cmp	w2, #0x0
  4022e8:	csinv	w1, w1, wzr, eq  // eq = none
  4022ec:	strh	w1, [x0, #8]
  4022f0:	ldp	x29, x30, [sp], #32
  4022f4:	ret
  4022f8:	ldrh	w3, [sp, #26]
  4022fc:	b	4022d4 <ferror@plt+0xf34>
  402300:	stp	x29, x30, [sp, #-64]!
  402304:	mov	x29, sp
  402308:	stp	x19, x20, [sp, #16]
  40230c:	mov	x19, x0
  402310:	str	x21, [sp, #32]
  402314:	mov	x21, x1
  402318:	str	xzr, [sp, #56]
  40231c:	bl	401350 <__errno_location@plt>
  402320:	mov	x20, x0
  402324:	cbz	x19, 402374 <ferror@plt+0xfd4>
  402328:	ldrb	w0, [x19]
  40232c:	cbz	w0, 402374 <ferror@plt+0xfd4>
  402330:	str	wzr, [x20]
  402334:	add	x1, sp, #0x38
  402338:	mov	x0, x19
  40233c:	mov	w2, #0xa                   	// #10
  402340:	bl	4012a0 <strtol@plt>
  402344:	ldr	w1, [x20]
  402348:	cbnz	w1, 402378 <ferror@plt+0xfd8>
  40234c:	ldr	x2, [sp, #56]
  402350:	cmp	x2, #0x0
  402354:	ccmp	x2, x19, #0x4, ne  // ne = any
  402358:	b.eq	402378 <ferror@plt+0xfd8>  // b.none
  40235c:	ldrb	w2, [x2]
  402360:	cbnz	w2, 402378 <ferror@plt+0xfd8>
  402364:	ldp	x19, x20, [sp, #16]
  402368:	ldr	x21, [sp, #32]
  40236c:	ldp	x29, x30, [sp], #64
  402370:	ret
  402374:	ldr	w1, [x20]
  402378:	adrp	x2, 405000 <ferror@plt+0x3c60>
  40237c:	mov	x4, x19
  402380:	mov	x3, x21
  402384:	add	x2, x2, #0x30
  402388:	mov	w0, #0x1                   	// #1
  40238c:	bl	401140 <error@plt>
  402390:	stp	x29, x30, [sp, #-64]!
  402394:	mov	x29, sp
  402398:	stp	x19, x20, [sp, #16]
  40239c:	mov	x19, x0
  4023a0:	str	x21, [sp, #32]
  4023a4:	mov	x21, x1
  4023a8:	str	xzr, [sp, #56]
  4023ac:	bl	401350 <__errno_location@plt>
  4023b0:	mov	x20, x0
  4023b4:	cbz	x19, 402400 <ferror@plt+0x1060>
  4023b8:	ldrb	w0, [x19]
  4023bc:	cbz	w0, 402400 <ferror@plt+0x1060>
  4023c0:	str	wzr, [x20]
  4023c4:	add	x1, sp, #0x38
  4023c8:	mov	x0, x19
  4023cc:	bl	401150 <strtod@plt>
  4023d0:	ldr	w1, [x20]
  4023d4:	cbnz	w1, 402404 <ferror@plt+0x1064>
  4023d8:	ldr	x0, [sp, #56]
  4023dc:	cmp	x0, #0x0
  4023e0:	ccmp	x0, x19, #0x4, ne  // ne = any
  4023e4:	b.eq	402404 <ferror@plt+0x1064>  // b.none
  4023e8:	ldrb	w0, [x0]
  4023ec:	cbnz	w0, 402404 <ferror@plt+0x1064>
  4023f0:	ldp	x19, x20, [sp, #16]
  4023f4:	ldr	x21, [sp, #32]
  4023f8:	ldp	x29, x30, [sp], #64
  4023fc:	ret
  402400:	ldr	w1, [x20]
  402404:	adrp	x2, 405000 <ferror@plt+0x3c60>
  402408:	mov	x4, x19
  40240c:	mov	x3, x21
  402410:	add	x2, x2, #0x30
  402414:	mov	w0, #0x1                   	// #1
  402418:	bl	401140 <error@plt>
  40241c:	nop
  402420:	stp	x29, x30, [sp, #-112]!
  402424:	mov	x29, sp
  402428:	stp	x19, x20, [sp, #16]
  40242c:	stp	x21, x22, [sp, #32]
  402430:	stp	x23, x24, [sp, #48]
  402434:	mov	x24, x0
  402438:	stp	x25, x26, [sp, #64]
  40243c:	mov	x25, x1
  402440:	cbz	x0, 402634 <ferror@plt+0x1294>
  402444:	ldrb	w21, [x0]
  402448:	cbz	w21, 402634 <ferror@plt+0x1294>
  40244c:	bl	401290 <__ctype_b_loc@plt>
  402450:	mov	x22, x24
  402454:	ldr	x23, [x0]
  402458:	ubfiz	x1, x21, #1, #8
  40245c:	ldrh	w0, [x23, x1]
  402460:	tbz	w0, #13, 402478 <ferror@plt+0x10d8>
  402464:	nop
  402468:	ldrb	w21, [x22, #1]!
  40246c:	ubfiz	x0, x21, #1, #8
  402470:	ldrh	w0, [x23, x0]
  402474:	tbnz	w0, #13, 402468 <ferror@plt+0x10c8>
  402478:	cmp	w21, #0x2d
  40247c:	b.eq	40261c <ferror@plt+0x127c>  // b.none
  402480:	cmp	w21, #0x2b
  402484:	mov	w26, #0x0                   	// #0
  402488:	b.eq	4025fc <ferror@plt+0x125c>  // b.none
  40248c:	tbz	w0, #11, 402610 <ferror@plt+0x1270>
  402490:	adrp	x0, 405000 <ferror@plt+0x3c60>
  402494:	add	x0, x0, #0x40
  402498:	mov	x19, x22
  40249c:	ldr	q2, [x0]
  4024a0:	adrp	x0, 405000 <ferror@plt+0x3c60>
  4024a4:	add	x0, x0, #0x50
  4024a8:	mov	v0.16b, v2.16b
  4024ac:	ldr	q1, [x0]
  4024b0:	bl	403c88 <ferror@plt+0x28e8>
  4024b4:	mov	v2.16b, v0.16b
  4024b8:	ldrb	w0, [x19, #1]!
  4024bc:	ldrh	w0, [x23, x0, lsl #1]
  4024c0:	tbnz	w0, #11, 4024a0 <ferror@plt+0x1100>
  4024c4:	mov	x20, #0x0                   	// #0
  4024c8:	mov	x19, #0x0                   	// #0
  4024cc:	nop
  4024d0:	sub	w0, w21, #0x30
  4024d4:	str	q2, [sp, #80]
  4024d8:	bl	404470 <ferror@plt+0x30d0>
  4024dc:	ldr	q2, [sp, #80]
  4024e0:	mov	v1.16b, v2.16b
  4024e4:	str	q2, [sp, #96]
  4024e8:	bl	403c88 <ferror@plt+0x28e8>
  4024ec:	stp	x20, x19, [sp, #80]
  4024f0:	mov	v1.16b, v0.16b
  4024f4:	ldr	q0, [sp, #80]
  4024f8:	bl	402830 <ferror@plt+0x1490>
  4024fc:	str	q0, [sp, #80]
  402500:	adrp	x0, 405000 <ferror@plt+0x3c60>
  402504:	add	x0, x0, #0x50
  402508:	ldr	q2, [sp, #96]
  40250c:	ldr	q1, [x0]
  402510:	mov	v0.16b, v2.16b
  402514:	bl	403358 <ferror@plt+0x1fb8>
  402518:	ldrb	w21, [x22, #1]!
  40251c:	mov	v2.16b, v0.16b
  402520:	ldp	x20, x19, [sp, #80]
  402524:	ubfiz	x0, x21, #1, #8
  402528:	ldrh	w0, [x23, x0]
  40252c:	tbnz	w0, #11, 4024d0 <ferror@plt+0x1130>
  402530:	cbz	w21, 4025cc <ferror@plt+0x122c>
  402534:	and	w21, w21, #0xfffffffd
  402538:	and	w21, w21, #0xff
  40253c:	cmp	w21, #0x2c
  402540:	b.ne	402658 <ferror@plt+0x12b8>  // b.any
  402544:	ldrb	w0, [x22, #1]
  402548:	add	x22, x22, #0x1
  40254c:	ubfiz	x1, x0, #1, #8
  402550:	ldrh	w1, [x23, x1]
  402554:	tbz	w1, #11, 4025c8 <ferror@plt+0x1228>
  402558:	adrp	x1, 405000 <ferror@plt+0x3c60>
  40255c:	add	x1, x1, #0x40
  402560:	ldr	q2, [x1]
  402564:	nop
  402568:	sub	w0, w0, #0x30
  40256c:	str	q2, [sp, #80]
  402570:	bl	404470 <ferror@plt+0x30d0>
  402574:	ldr	q2, [sp, #80]
  402578:	mov	v1.16b, v2.16b
  40257c:	str	q2, [sp, #96]
  402580:	bl	403c88 <ferror@plt+0x28e8>
  402584:	stp	x20, x19, [sp, #80]
  402588:	mov	v1.16b, v0.16b
  40258c:	ldr	q0, [sp, #80]
  402590:	bl	402830 <ferror@plt+0x1490>
  402594:	str	q0, [sp, #80]
  402598:	adrp	x0, 405000 <ferror@plt+0x3c60>
  40259c:	add	x0, x0, #0x50
  4025a0:	ldr	q2, [sp, #96]
  4025a4:	ldr	q1, [x0]
  4025a8:	mov	v0.16b, v2.16b
  4025ac:	bl	403358 <ferror@plt+0x1fb8>
  4025b0:	mov	v2.16b, v0.16b
  4025b4:	ldrb	w0, [x22, #1]!
  4025b8:	ldp	x20, x19, [sp, #80]
  4025bc:	ubfiz	x1, x0, #1, #8
  4025c0:	ldrh	w1, [x23, x1]
  4025c4:	tbnz	w1, #11, 402568 <ferror@plt+0x11c8>
  4025c8:	cbnz	w0, 402634 <ferror@plt+0x1294>
  4025cc:	cmp	w26, #0x0
  4025d0:	eor	x0, x19, #0x8000000000000000
  4025d4:	csel	x0, x0, x19, ne  // ne = any
  4025d8:	stp	x20, x0, [sp, #80]
  4025dc:	ldr	q0, [sp, #80]
  4025e0:	bl	4044f0 <ferror@plt+0x3150>
  4025e4:	ldp	x19, x20, [sp, #16]
  4025e8:	ldp	x21, x22, [sp, #32]
  4025ec:	ldp	x23, x24, [sp, #48]
  4025f0:	ldp	x25, x26, [sp, #64]
  4025f4:	ldp	x29, x30, [sp], #112
  4025f8:	ret
  4025fc:	ldrb	w21, [x22, #1]
  402600:	add	x22, x22, #0x1
  402604:	ubfiz	x0, x21, #1, #8
  402608:	ldrh	w0, [x23, x0]
  40260c:	tbnz	w0, #11, 402490 <ferror@plt+0x10f0>
  402610:	mov	x20, #0x0                   	// #0
  402614:	mov	x19, #0x0                   	// #0
  402618:	b	402530 <ferror@plt+0x1190>
  40261c:	ldrb	w21, [x22, #1]
  402620:	mov	w26, #0x1                   	// #1
  402624:	add	x22, x22, #0x1
  402628:	ubfiz	x0, x21, #1, #8
  40262c:	ldrh	w0, [x23, x0]
  402630:	b	40248c <ferror@plt+0x10ec>
  402634:	bl	401350 <__errno_location@plt>
  402638:	mov	x1, x0
  40263c:	adrp	x2, 405000 <ferror@plt+0x3c60>
  402640:	mov	x4, x24
  402644:	mov	x3, x25
  402648:	add	x2, x2, #0x30
  40264c:	ldr	w1, [x1]
  402650:	mov	w0, #0x1                   	// #1
  402654:	bl	401140 <error@plt>
  402658:	adrp	x2, 405000 <ferror@plt+0x3c60>
  40265c:	mov	x4, x24
  402660:	mov	x3, x25
  402664:	add	x2, x2, #0x30
  402668:	mov	w1, #0x16                  	// #22
  40266c:	mov	w0, #0x1                   	// #1
  402670:	bl	401140 <error@plt>
  402674:	nop
  402678:	stp	x29, x30, [sp, #-32]!
  40267c:	mov	x29, sp
  402680:	stp	x19, x20, [sp, #16]
  402684:	mov	x19, x0
  402688:	bl	401180 <__fpending@plt>
  40268c:	mov	x20, x0
  402690:	mov	x0, x19
  402694:	bl	4013a0 <ferror@plt>
  402698:	mov	w1, w0
  40269c:	mov	x0, x19
  4026a0:	mov	w19, w1
  4026a4:	bl	4011c0 <fclose@plt>
  4026a8:	cbnz	w19, 4026d0 <ferror@plt+0x1330>
  4026ac:	cbz	w0, 4026c4 <ferror@plt+0x1324>
  4026b0:	cbnz	x20, 4026f4 <ferror@plt+0x1354>
  4026b4:	bl	401350 <__errno_location@plt>
  4026b8:	ldr	w0, [x0]
  4026bc:	cmp	w0, #0x9
  4026c0:	csetm	w0, ne  // ne = any
  4026c4:	ldp	x19, x20, [sp, #16]
  4026c8:	ldp	x29, x30, [sp], #32
  4026cc:	ret
  4026d0:	cbnz	w0, 4026f4 <ferror@plt+0x1354>
  4026d4:	bl	401350 <__errno_location@plt>
  4026d8:	mov	x1, x0
  4026dc:	mov	w0, #0xffffffff            	// #-1
  4026e0:	ldr	w2, [x1]
  4026e4:	cmp	w2, #0x20
  4026e8:	b.eq	4026c4 <ferror@plt+0x1324>  // b.none
  4026ec:	str	wzr, [x1]
  4026f0:	b	4026c4 <ferror@plt+0x1324>
  4026f4:	mov	w0, #0xffffffff            	// #-1
  4026f8:	b	4026c4 <ferror@plt+0x1324>
  4026fc:	nop
  402700:	stp	x29, x30, [sp, #-48]!
  402704:	adrp	x0, 416000 <ferror@plt+0x14c60>
  402708:	mov	x29, sp
  40270c:	stp	x19, x20, [sp, #16]
  402710:	ldr	x19, [x0, #384]
  402714:	str	x21, [sp, #32]
  402718:	mov	x0, x19
  40271c:	bl	401180 <__fpending@plt>
  402720:	mov	x21, x0
  402724:	mov	x0, x19
  402728:	bl	4013a0 <ferror@plt>
  40272c:	mov	w20, w0
  402730:	mov	x0, x19
  402734:	bl	4011c0 <fclose@plt>
  402738:	mov	w19, w0
  40273c:	cbnz	w20, 40280c <ferror@plt+0x146c>
  402740:	cbz	w0, 40275c <ferror@plt+0x13bc>
  402744:	bl	401350 <__errno_location@plt>
  402748:	mov	x20, x0
  40274c:	ldr	w0, [x0]
  402750:	cbnz	x21, 4027b0 <ferror@plt+0x1410>
  402754:	cmp	w0, #0x9
  402758:	b.ne	4027b0 <ferror@plt+0x1410>  // b.any
  40275c:	adrp	x0, 416000 <ferror@plt+0x14c60>
  402760:	ldr	x20, [x0, #368]
  402764:	mov	x0, x20
  402768:	bl	401180 <__fpending@plt>
  40276c:	mov	x21, x0
  402770:	mov	x0, x20
  402774:	bl	4013a0 <ferror@plt>
  402778:	mov	w19, w0
  40277c:	mov	x0, x20
  402780:	bl	4011c0 <fclose@plt>
  402784:	cbnz	w19, 4027ec <ferror@plt+0x144c>
  402788:	cbz	w0, 4027a0 <ferror@plt+0x1400>
  40278c:	cbnz	x21, 402804 <ferror@plt+0x1464>
  402790:	bl	401350 <__errno_location@plt>
  402794:	ldr	w0, [x0]
  402798:	cmp	w0, #0x9
  40279c:	b.ne	402804 <ferror@plt+0x1464>  // b.any
  4027a0:	ldp	x19, x20, [sp, #16]
  4027a4:	ldr	x21, [sp, #32]
  4027a8:	ldp	x29, x30, [sp], #48
  4027ac:	ret
  4027b0:	cmp	w0, #0x20
  4027b4:	b.eq	40275c <ferror@plt+0x13bc>  // b.none
  4027b8:	mov	w2, #0x5                   	// #5
  4027bc:	adrp	x1, 405000 <ferror@plt+0x3c60>
  4027c0:	mov	x0, #0x0                   	// #0
  4027c4:	add	x1, x1, #0x60
  4027c8:	bl	401320 <dcgettext@plt>
  4027cc:	mov	x3, x0
  4027d0:	ldr	w1, [x20]
  4027d4:	adrp	x2, 405000 <ferror@plt+0x3c60>
  4027d8:	add	x2, x2, #0x70
  4027dc:	mov	w0, #0x0                   	// #0
  4027e0:	bl	401140 <error@plt>
  4027e4:	mov	w0, #0x1                   	// #1
  4027e8:	bl	401110 <_exit@plt>
  4027ec:	cbnz	w0, 402804 <ferror@plt+0x1464>
  4027f0:	bl	401350 <__errno_location@plt>
  4027f4:	ldr	w1, [x0]
  4027f8:	cmp	w1, #0x20
  4027fc:	b.eq	402804 <ferror@plt+0x1464>  // b.none
  402800:	str	wzr, [x0]
  402804:	mov	w0, #0x1                   	// #1
  402808:	bl	401110 <_exit@plt>
  40280c:	bl	401350 <__errno_location@plt>
  402810:	mov	x20, x0
  402814:	ldr	w0, [x0]
  402818:	cbnz	w19, 4027b0 <ferror@plt+0x1410>
  40281c:	cmp	w0, #0x20
  402820:	b.eq	40275c <ferror@plt+0x13bc>  // b.none
  402824:	str	wzr, [x20]
  402828:	b	4027b8 <ferror@plt+0x1418>
  40282c:	nop
  402830:	stp	x29, x30, [sp, #-48]!
  402834:	mov	x29, sp
  402838:	str	q0, [sp, #16]
  40283c:	str	q1, [sp, #32]
  402840:	ldp	x4, x1, [sp, #16]
  402844:	ldp	x0, x3, [sp, #32]
  402848:	mrs	x15, fpcr
  40284c:	mov	x11, x0
  402850:	ubfiz	x0, x3, #3, #48
  402854:	lsr	x6, x1, #63
  402858:	lsr	x5, x3, #63
  40285c:	ubfiz	x2, x1, #3, #48
  402860:	orr	x9, x0, x11, lsr #61
  402864:	ubfx	x7, x1, #48, #15
  402868:	ubfx	x0, x3, #48, #15
  40286c:	mov	x12, x6
  402870:	and	w10, w6, #0xff
  402874:	mov	x16, x6
  402878:	cmp	x6, x5
  40287c:	orr	x2, x2, x4, lsr #61
  402880:	and	w6, w5, #0xff
  402884:	mov	x1, x7
  402888:	lsl	x8, x4, #3
  40288c:	mov	x3, x0
  402890:	lsl	x13, x11, #3
  402894:	b.eq	402a40 <ferror@plt+0x16a0>  // b.none
  402898:	sub	w0, w7, w0
  40289c:	cmp	w0, #0x0
  4028a0:	b.le	4029ec <ferror@plt+0x164c>
  4028a4:	cbz	x3, 402aa0 <ferror@plt+0x1700>
  4028a8:	orr	x9, x9, #0x8000000000000
  4028ac:	mov	x3, #0x7fff                	// #32767
  4028b0:	cmp	x1, x3
  4028b4:	b.eq	402ca4 <ferror@plt+0x1904>  // b.none
  4028b8:	cmp	w0, #0x74
  4028bc:	b.gt	402d28 <ferror@plt+0x1988>
  4028c0:	cmp	w0, #0x3f
  4028c4:	b.gt	402e88 <ferror@plt+0x1ae8>
  4028c8:	mov	w3, #0x40                  	// #64
  4028cc:	sub	w3, w3, w0
  4028d0:	lsr	x5, x13, x0
  4028d4:	lsl	x13, x13, x3
  4028d8:	cmp	x13, #0x0
  4028dc:	cset	x4, ne  // ne = any
  4028e0:	lsl	x3, x9, x3
  4028e4:	orr	x3, x3, x5
  4028e8:	lsr	x0, x9, x0
  4028ec:	orr	x3, x3, x4
  4028f0:	sub	x2, x2, x0
  4028f4:	subs	x8, x8, x3
  4028f8:	sbc	x2, x2, xzr
  4028fc:	and	x3, x2, #0x7ffffffffffff
  402900:	tbz	x2, #51, 402ae0 <ferror@plt+0x1740>
  402904:	cbz	x3, 402d0c <ferror@plt+0x196c>
  402908:	clz	x0, x3
  40290c:	sub	w0, w0, #0xc
  402910:	neg	w2, w0
  402914:	lsl	x4, x3, x0
  402918:	lsl	x3, x8, x0
  40291c:	lsr	x8, x8, x2
  402920:	orr	x2, x8, x4
  402924:	cmp	x1, w0, sxtw
  402928:	sxtw	x4, w0
  40292c:	b.gt	402cec <ferror@plt+0x194c>
  402930:	sub	w1, w0, w1
  402934:	add	w0, w1, #0x1
  402938:	cmp	w0, #0x3f
  40293c:	b.gt	402e50 <ferror@plt+0x1ab0>
  402940:	mov	w1, #0x40                  	// #64
  402944:	sub	w1, w1, w0
  402948:	lsr	x4, x3, x0
  40294c:	lsl	x3, x3, x1
  402950:	cmp	x3, #0x0
  402954:	lsl	x8, x2, x1
  402958:	cset	x1, ne  // ne = any
  40295c:	orr	x8, x8, x4
  402960:	lsr	x2, x2, x0
  402964:	orr	x8, x8, x1
  402968:	orr	x5, x8, x2
  40296c:	cbz	x5, 402af4 <ferror@plt+0x1754>
  402970:	and	x3, x8, #0x7
  402974:	mov	x1, #0x0                   	// #0
  402978:	mov	w7, #0x1                   	// #1
  40297c:	cbz	x3, 402d38 <ferror@plt+0x1998>
  402980:	and	x3, x15, #0xc00000
  402984:	cmp	x3, #0x400, lsl #12
  402988:	b.eq	402c7c <ferror@plt+0x18dc>  // b.none
  40298c:	cmp	x3, #0x800, lsl #12
  402990:	b.eq	402c5c <ferror@plt+0x18bc>  // b.none
  402994:	cbz	x3, 402c88 <ferror@plt+0x18e8>
  402998:	and	x3, x2, #0x8000000000000
  40299c:	mov	w0, #0x10                  	// #16
  4029a0:	cbz	w7, 4029a8 <ferror@plt+0x1608>
  4029a4:	orr	w0, w0, #0x8
  4029a8:	cbz	x3, 402cc0 <ferror@plt+0x1920>
  4029ac:	add	x1, x1, #0x1
  4029b0:	mov	x3, #0x7fff                	// #32767
  4029b4:	cmp	x1, x3
  4029b8:	b.eq	402ba4 <ferror@plt+0x1804>  // b.none
  4029bc:	ubfx	x5, x2, #3, #48
  4029c0:	extr	x8, x2, x8, #3
  4029c4:	and	w1, w1, #0x7fff
  4029c8:	mov	x7, #0x0                   	// #0
  4029cc:	orr	w1, w1, w10, lsl #15
  4029d0:	bfxil	x7, x5, #0, #48
  4029d4:	fmov	d0, x8
  4029d8:	bfi	x7, x1, #48, #16
  4029dc:	fmov	v0.d[1], x7
  4029e0:	cbnz	w0, 402c00 <ferror@plt+0x1860>
  4029e4:	ldp	x29, x30, [sp], #48
  4029e8:	ret
  4029ec:	mov	x14, x5
  4029f0:	b.eq	402b0c <ferror@plt+0x176c>  // b.none
  4029f4:	cbnz	x7, 402d90 <ferror@plt+0x19f0>
  4029f8:	orr	x1, x2, x8
  4029fc:	cbz	x1, 402abc <ferror@plt+0x171c>
  402a00:	cmn	w0, #0x1
  402a04:	b.eq	4031ac <ferror@plt+0x1e0c>  // b.none
  402a08:	mov	x1, #0x7fff                	// #32767
  402a0c:	mvn	w0, w0
  402a10:	cmp	x3, x1
  402a14:	b.ne	402da4 <ferror@plt+0x1a04>  // b.any
  402a18:	orr	x0, x9, x13
  402a1c:	cbnz	x0, 403104 <ferror@plt+0x1d64>
  402a20:	mov	x16, x14
  402a24:	nop
  402a28:	mov	x6, #0x0                   	// #0
  402a2c:	fmov	d0, x6
  402a30:	lsl	x16, x16, #63
  402a34:	orr	x7, x16, #0x7fff000000000000
  402a38:	fmov	v0.d[1], x7
  402a3c:	b	4029e4 <ferror@plt+0x1644>
  402a40:	sub	w7, w7, w0
  402a44:	cmp	w7, #0x0
  402a48:	b.le	402c14 <ferror@plt+0x1874>
  402a4c:	cbz	x0, 402b54 <ferror@plt+0x17b4>
  402a50:	orr	x9, x9, #0x8000000000000
  402a54:	mov	x0, #0x7fff                	// #32767
  402a58:	cmp	x1, x0
  402a5c:	b.eq	402ca4 <ferror@plt+0x1904>  // b.none
  402a60:	cmp	w7, #0x74
  402a64:	b.gt	402e38 <ferror@plt+0x1a98>
  402a68:	cmp	w7, #0x3f
  402a6c:	b.gt	402f38 <ferror@plt+0x1b98>
  402a70:	mov	w0, #0x40                  	// #64
  402a74:	sub	w0, w0, w7
  402a78:	lsr	x5, x13, x7
  402a7c:	lsl	x13, x13, x0
  402a80:	cmp	x13, #0x0
  402a84:	lsl	x3, x9, x0
  402a88:	cset	x4, ne  // ne = any
  402a8c:	orr	x3, x3, x5
  402a90:	lsr	x0, x9, x7
  402a94:	orr	x3, x3, x4
  402a98:	add	x2, x2, x0
  402a9c:	b	402e44 <ferror@plt+0x1aa4>
  402aa0:	orr	x3, x9, x13
  402aa4:	cbz	x3, 402e14 <ferror@plt+0x1a74>
  402aa8:	subs	w0, w0, #0x1
  402aac:	b.ne	4028ac <ferror@plt+0x150c>  // b.any
  402ab0:	subs	x8, x8, x13
  402ab4:	sbc	x2, x2, x9
  402ab8:	b	4028fc <ferror@plt+0x155c>
  402abc:	mov	x0, #0x7fff                	// #32767
  402ac0:	cmp	x3, x0
  402ac4:	b.eq	4031f8 <ferror@plt+0x1e58>  // b.none
  402ac8:	mov	w10, w6
  402acc:	mov	x2, x9
  402ad0:	mov	x8, x13
  402ad4:	mov	x1, x3
  402ad8:	mov	x12, x5
  402adc:	nop
  402ae0:	orr	x5, x8, x2
  402ae4:	and	x3, x8, #0x7
  402ae8:	mov	w7, #0x0                   	// #0
  402aec:	cbnz	x1, 40297c <ferror@plt+0x15dc>
  402af0:	cbnz	x5, 402970 <ferror@plt+0x15d0>
  402af4:	mov	x8, #0x0                   	// #0
  402af8:	mov	x1, #0x0                   	// #0
  402afc:	mov	w0, #0x0                   	// #0
  402b00:	and	x5, x5, #0xffffffffffff
  402b04:	and	w1, w1, #0x7fff
  402b08:	b	4029c8 <ferror@plt+0x1628>
  402b0c:	add	x5, x7, #0x1
  402b10:	tst	x5, #0x7ffe
  402b14:	b.ne	402de4 <ferror@plt+0x1a44>  // b.any
  402b18:	orr	x7, x2, x8
  402b1c:	orr	x5, x9, x13
  402b20:	cbnz	x1, 402fa4 <ferror@plt+0x1c04>
  402b24:	cbz	x7, 40304c <ferror@plt+0x1cac>
  402b28:	cbz	x5, 403060 <ferror@plt+0x1cc0>
  402b2c:	subs	x4, x8, x13
  402b30:	cmp	x8, x13
  402b34:	sbc	x3, x2, x9
  402b38:	tbz	x3, #51, 40322c <ferror@plt+0x1e8c>
  402b3c:	subs	x8, x13, x8
  402b40:	mov	w10, w6
  402b44:	sbc	x2, x9, x2
  402b48:	mov	x12, x14
  402b4c:	orr	x5, x8, x2
  402b50:	b	40296c <ferror@plt+0x15cc>
  402b54:	orr	x0, x9, x13
  402b58:	cbz	x0, 40302c <ferror@plt+0x1c8c>
  402b5c:	subs	w7, w7, #0x1
  402b60:	b.ne	402a54 <ferror@plt+0x16b4>  // b.any
  402b64:	adds	x8, x8, x13
  402b68:	adc	x2, x9, x2
  402b6c:	nop
  402b70:	tbz	x2, #51, 402ae0 <ferror@plt+0x1740>
  402b74:	add	x1, x1, #0x1
  402b78:	mov	x0, #0x7fff                	// #32767
  402b7c:	cmp	x1, x0
  402b80:	b.eq	40306c <ferror@plt+0x1ccc>  // b.none
  402b84:	and	x0, x8, #0x1
  402b88:	and	x3, x2, #0xfff7ffffffffffff
  402b8c:	orr	x8, x0, x8, lsr #1
  402b90:	mov	w7, #0x0                   	// #0
  402b94:	orr	x8, x8, x2, lsl #63
  402b98:	lsr	x2, x3, #1
  402b9c:	and	x3, x8, #0x7
  402ba0:	b	40297c <ferror@plt+0x15dc>
  402ba4:	and	x3, x15, #0xc00000
  402ba8:	cbz	x3, 402be0 <ferror@plt+0x1840>
  402bac:	cmp	x3, #0x400, lsl #12
  402bb0:	b.eq	402bd8 <ferror@plt+0x1838>  // b.none
  402bb4:	cmp	x3, #0x800, lsl #12
  402bb8:	csel	w12, w12, wzr, eq  // eq = none
  402bbc:	cbnz	w12, 402be0 <ferror@plt+0x1840>
  402bc0:	mov	w1, #0x14                  	// #20
  402bc4:	mov	x8, #0xffffffffffffffff    	// #-1
  402bc8:	orr	w0, w0, w1
  402bcc:	mov	x5, #0x1fffffffffffffff    	// #2305843009213693951
  402bd0:	mov	x1, #0x7ffe                	// #32766
  402bd4:	b	402b00 <ferror@plt+0x1760>
  402bd8:	cbnz	x12, 402bc0 <ferror@plt+0x1820>
  402bdc:	nop
  402be0:	mov	w1, #0x14                  	// #20
  402be4:	and	x16, x10, #0xff
  402be8:	orr	w0, w0, w1
  402bec:	mov	x6, #0x0                   	// #0
  402bf0:	fmov	d0, x6
  402bf4:	lsl	x16, x16, #63
  402bf8:	orr	x7, x16, #0x7fff000000000000
  402bfc:	fmov	v0.d[1], x7
  402c00:	str	q0, [sp, #16]
  402c04:	bl	404810 <ferror@plt+0x3470>
  402c08:	ldr	q0, [sp, #16]
  402c0c:	ldp	x29, x30, [sp], #48
  402c10:	ret
  402c14:	b.eq	402d54 <ferror@plt+0x19b4>  // b.none
  402c18:	cbnz	x1, 402ed8 <ferror@plt+0x1b38>
  402c1c:	orr	x0, x2, x8
  402c20:	cbz	x0, 403144 <ferror@plt+0x1da4>
  402c24:	cmn	w7, #0x1
  402c28:	b.eq	4032a4 <ferror@plt+0x1f04>  // b.none
  402c2c:	mov	x0, #0x7fff                	// #32767
  402c30:	mvn	w7, w7
  402c34:	cmp	x3, x0
  402c38:	b.ne	402eec <ferror@plt+0x1b4c>  // b.any
  402c3c:	orr	x0, x9, x13
  402c40:	cbz	x0, 402a28 <ferror@plt+0x1688>
  402c44:	lsr	x7, x9, #50
  402c48:	mov	x8, x13
  402c4c:	eor	x7, x7, #0x1
  402c50:	mov	x2, x9
  402c54:	and	w7, w7, #0x1
  402c58:	b	402cb8 <ferror@plt+0x1918>
  402c5c:	mov	w0, #0x10                  	// #16
  402c60:	cbz	x12, 402c6c <ferror@plt+0x18cc>
  402c64:	adds	x8, x8, #0x8
  402c68:	cinc	x2, x2, cs  // cs = hs, nlast
  402c6c:	and	x3, x2, #0x8000000000000
  402c70:	cbz	w7, 4029a8 <ferror@plt+0x1608>
  402c74:	orr	w0, w0, #0x8
  402c78:	b	4029a8 <ferror@plt+0x1608>
  402c7c:	mov	w0, #0x10                  	// #16
  402c80:	cbnz	x12, 402c6c <ferror@plt+0x18cc>
  402c84:	b	402c64 <ferror@plt+0x18c4>
  402c88:	and	x3, x8, #0xf
  402c8c:	mov	w0, #0x10                  	// #16
  402c90:	cmp	x3, #0x4
  402c94:	b.eq	402c6c <ferror@plt+0x18cc>  // b.none
  402c98:	adds	x8, x8, #0x4
  402c9c:	cinc	x2, x2, cs  // cs = hs, nlast
  402ca0:	b	402c6c <ferror@plt+0x18cc>
  402ca4:	orr	x0, x2, x8
  402ca8:	cbz	x0, 402a28 <ferror@plt+0x1688>
  402cac:	lsr	x7, x2, #50
  402cb0:	eor	x7, x7, #0x1
  402cb4:	and	w7, w7, #0x1
  402cb8:	mov	w0, w7
  402cbc:	mov	x1, #0x7fff                	// #32767
  402cc0:	lsr	x5, x2, #3
  402cc4:	extr	x8, x2, x8, #3
  402cc8:	mov	x2, #0x7fff                	// #32767
  402ccc:	cmp	x1, x2
  402cd0:	b.ne	402b00 <ferror@plt+0x1760>  // b.any
  402cd4:	orr	x1, x5, x8
  402cd8:	cbz	x1, 403344 <ferror@plt+0x1fa4>
  402cdc:	orr	x5, x5, #0x800000000000
  402ce0:	mov	w1, #0x7fff                	// #32767
  402ce4:	and	x5, x5, #0xffffffffffff
  402ce8:	b	4029c8 <ferror@plt+0x1628>
  402cec:	mov	x8, x3
  402cf0:	and	x2, x2, #0xfff7ffffffffffff
  402cf4:	sub	x1, x1, x4
  402cf8:	orr	x5, x8, x2
  402cfc:	and	x3, x8, #0x7
  402d00:	mov	w7, #0x0                   	// #0
  402d04:	cbz	x1, 402af0 <ferror@plt+0x1750>
  402d08:	b	40297c <ferror@plt+0x15dc>
  402d0c:	clz	x2, x8
  402d10:	add	w0, w2, #0x34
  402d14:	cmp	w0, #0x3f
  402d18:	b.le	402910 <ferror@plt+0x1570>
  402d1c:	sub	w2, w2, #0xc
  402d20:	lsl	x2, x8, x2
  402d24:	b	402924 <ferror@plt+0x1584>
  402d28:	orr	x0, x9, x13
  402d2c:	cmp	x0, #0x0
  402d30:	cset	x3, ne  // ne = any
  402d34:	b	4028f4 <ferror@plt+0x1554>
  402d38:	and	x3, x2, #0x8000000000000
  402d3c:	mov	w0, #0x0                   	// #0
  402d40:	cbz	w7, 4029a8 <ferror@plt+0x1608>
  402d44:	mov	w0, #0x0                   	// #0
  402d48:	tbz	w15, #11, 4029a8 <ferror@plt+0x1608>
  402d4c:	orr	w0, w0, #0x8
  402d50:	b	4029a8 <ferror@plt+0x1608>
  402d54:	add	x0, x1, #0x1
  402d58:	tst	x0, #0x7ffe
  402d5c:	b.ne	402f64 <ferror@plt+0x1bc4>  // b.any
  402d60:	orr	x14, x2, x8
  402d64:	cbnz	x1, 403120 <ferror@plt+0x1d80>
  402d68:	orr	x5, x9, x13
  402d6c:	cbz	x14, 403174 <ferror@plt+0x1dd4>
  402d70:	cbz	x5, 403060 <ferror@plt+0x1cc0>
  402d74:	adds	x8, x8, x13
  402d78:	adc	x2, x9, x2
  402d7c:	tbz	x2, #51, 402b4c <ferror@plt+0x17ac>
  402d80:	and	x2, x2, #0xfff7ffffffffffff
  402d84:	and	x3, x8, #0x7
  402d88:	mov	x1, #0x1                   	// #1
  402d8c:	b	40297c <ferror@plt+0x15dc>
  402d90:	mov	x1, #0x7fff                	// #32767
  402d94:	neg	w0, w0
  402d98:	orr	x2, x2, #0x8000000000000
  402d9c:	cmp	x3, x1
  402da0:	b.eq	402a18 <ferror@plt+0x1678>  // b.none
  402da4:	cmp	w0, #0x74
  402da8:	b.gt	402eb4 <ferror@plt+0x1b14>
  402dac:	cmp	w0, #0x3f
  402db0:	b.gt	4030d0 <ferror@plt+0x1d30>
  402db4:	mov	w1, #0x40                  	// #64
  402db8:	sub	w1, w1, w0
  402dbc:	lsr	x4, x8, x0
  402dc0:	lsl	x8, x8, x1
  402dc4:	cmp	x8, #0x0
  402dc8:	lsl	x8, x2, x1
  402dcc:	cset	x1, ne  // ne = any
  402dd0:	orr	x8, x8, x4
  402dd4:	lsr	x0, x2, x0
  402dd8:	orr	x8, x8, x1
  402ddc:	sub	x9, x9, x0
  402de0:	b	402ec0 <ferror@plt+0x1b20>
  402de4:	subs	x4, x8, x13
  402de8:	cmp	x8, x13
  402dec:	sbc	x3, x2, x9
  402df0:	tbnz	x3, #51, 402f8c <ferror@plt+0x1bec>
  402df4:	orr	x5, x4, x3
  402df8:	cbnz	x5, 4030b8 <ferror@plt+0x1d18>
  402dfc:	and	x15, x15, #0xc00000
  402e00:	mov	x8, #0x0                   	// #0
  402e04:	cmp	x15, #0x800, lsl #12
  402e08:	mov	x1, #0x0                   	// #0
  402e0c:	cset	w10, eq  // eq = none
  402e10:	b	402b00 <ferror@plt+0x1760>
  402e14:	mov	x0, #0x7fff                	// #32767
  402e18:	cmp	x7, x0
  402e1c:	b.ne	402ae0 <ferror@plt+0x1740>  // b.any
  402e20:	orr	x0, x2, x8
  402e24:	cbnz	x0, 402cac <ferror@plt+0x190c>
  402e28:	mov	x8, #0x0                   	// #0
  402e2c:	mov	x5, #0x0                   	// #0
  402e30:	mov	w0, #0x0                   	// #0
  402e34:	b	402cd4 <ferror@plt+0x1934>
  402e38:	orr	x0, x9, x13
  402e3c:	cmp	x0, #0x0
  402e40:	cset	x3, ne  // ne = any
  402e44:	adds	x8, x3, x8
  402e48:	cinc	x2, x2, cs  // cs = hs, nlast
  402e4c:	b	402b70 <ferror@plt+0x17d0>
  402e50:	mov	w4, #0x80                  	// #128
  402e54:	sub	w4, w4, w0
  402e58:	cmp	w0, #0x40
  402e5c:	sub	w8, w1, #0x3f
  402e60:	lsl	x0, x2, x4
  402e64:	orr	x0, x3, x0
  402e68:	csel	x3, x0, x3, ne  // ne = any
  402e6c:	lsr	x8, x2, x8
  402e70:	cmp	x3, #0x0
  402e74:	mov	x2, #0x0                   	// #0
  402e78:	cset	x0, ne  // ne = any
  402e7c:	orr	x8, x0, x8
  402e80:	mov	x5, x8
  402e84:	b	40296c <ferror@plt+0x15cc>
  402e88:	mov	w4, #0x80                  	// #128
  402e8c:	sub	w4, w4, w0
  402e90:	subs	w0, w0, #0x40
  402e94:	lsl	x4, x9, x4
  402e98:	orr	x4, x13, x4
  402e9c:	csel	x13, x4, x13, ne  // ne = any
  402ea0:	lsr	x0, x9, x0
  402ea4:	cmp	x13, #0x0
  402ea8:	cset	x3, ne  // ne = any
  402eac:	orr	x3, x3, x0
  402eb0:	b	4028f4 <ferror@plt+0x1554>
  402eb4:	orr	x2, x2, x8
  402eb8:	cmp	x2, #0x0
  402ebc:	cset	x8, ne  // ne = any
  402ec0:	subs	x8, x13, x8
  402ec4:	mov	w10, w6
  402ec8:	sbc	x2, x9, xzr
  402ecc:	mov	x1, x3
  402ed0:	mov	x12, x14
  402ed4:	b	4028fc <ferror@plt+0x155c>
  402ed8:	mov	x0, #0x7fff                	// #32767
  402edc:	neg	w7, w7
  402ee0:	orr	x2, x2, #0x8000000000000
  402ee4:	cmp	x3, x0
  402ee8:	b.eq	402c3c <ferror@plt+0x189c>  // b.none
  402eec:	cmp	w7, #0x74
  402ef0:	b.gt	4030c0 <ferror@plt+0x1d20>
  402ef4:	cmp	w7, #0x3f
  402ef8:	b.gt	403180 <ferror@plt+0x1de0>
  402efc:	mov	w1, #0x40                  	// #64
  402f00:	sub	w1, w1, w7
  402f04:	lsr	x4, x8, x7
  402f08:	lsl	x8, x8, x1
  402f0c:	cmp	x8, #0x0
  402f10:	cset	x0, ne  // ne = any
  402f14:	lsl	x8, x2, x1
  402f18:	orr	x8, x8, x4
  402f1c:	lsr	x7, x2, x7
  402f20:	orr	x8, x8, x0
  402f24:	add	x9, x9, x7
  402f28:	adds	x8, x8, x13
  402f2c:	mov	x1, x3
  402f30:	cinc	x2, x9, cs  // cs = hs, nlast
  402f34:	b	402b70 <ferror@plt+0x17d0>
  402f38:	mov	w3, #0x80                  	// #128
  402f3c:	sub	w3, w3, w7
  402f40:	subs	w0, w7, #0x40
  402f44:	lsl	x3, x9, x3
  402f48:	orr	x3, x13, x3
  402f4c:	csel	x13, x3, x13, ne  // ne = any
  402f50:	lsr	x0, x9, x0
  402f54:	cmp	x13, #0x0
  402f58:	cset	x3, ne  // ne = any
  402f5c:	orr	x3, x3, x0
  402f60:	b	402e44 <ferror@plt+0x1aa4>
  402f64:	mov	x1, #0x7fff                	// #32767
  402f68:	cmp	x0, x1
  402f6c:	b.eq	4031c8 <ferror@plt+0x1e28>  // b.none
  402f70:	adds	x8, x8, x13
  402f74:	mov	x1, x0
  402f78:	adc	x2, x9, x2
  402f7c:	ubfx	x3, x8, #1, #3
  402f80:	extr	x8, x2, x8, #1
  402f84:	lsr	x2, x2, #1
  402f88:	b	40297c <ferror@plt+0x15dc>
  402f8c:	cmp	x13, x8
  402f90:	mov	w10, w6
  402f94:	sbc	x3, x9, x2
  402f98:	sub	x8, x13, x8
  402f9c:	mov	x12, x14
  402fa0:	b	402904 <ferror@plt+0x1564>
  402fa4:	mov	x12, #0x7fff                	// #32767
  402fa8:	cmp	x1, x12
  402fac:	b.eq	402fd8 <ferror@plt+0x1c38>  // b.none
  402fb0:	cmp	x3, x12
  402fb4:	b.eq	403208 <ferror@plt+0x1e68>  // b.none
  402fb8:	cbnz	x7, 402ff0 <ferror@plt+0x1c50>
  402fbc:	mov	w7, w0
  402fc0:	cbnz	x5, 4032e8 <ferror@plt+0x1f48>
  402fc4:	mov	x8, #0xffffffffffffffff    	// #-1
  402fc8:	mov	x5, #0xffffffffffff        	// #281474976710655
  402fcc:	mov	w0, #0x1                   	// #1
  402fd0:	mov	w10, #0x0                   	// #0
  402fd4:	b	402cdc <ferror@plt+0x193c>
  402fd8:	cbz	x7, 403304 <ferror@plt+0x1f64>
  402fdc:	lsr	x0, x2, #50
  402fe0:	cmp	x3, x1
  402fe4:	eor	x0, x0, #0x1
  402fe8:	and	w0, w0, #0x1
  402fec:	b.eq	403208 <ferror@plt+0x1e68>  // b.none
  402ff0:	cbz	x5, 403224 <ferror@plt+0x1e84>
  402ff4:	bfi	x4, x2, #61, #3
  402ff8:	lsr	x5, x2, #3
  402ffc:	mov	x8, x4
  403000:	tbz	x2, #50, 40301c <ferror@plt+0x1c7c>
  403004:	lsr	x1, x9, #3
  403008:	tbnz	x9, #50, 40301c <ferror@plt+0x1c7c>
  40300c:	mov	x8, x11
  403010:	mov	w10, w6
  403014:	bfi	x8, x9, #61, #3
  403018:	mov	x5, x1
  40301c:	extr	x5, x5, x8, #61
  403020:	bfi	x8, x5, #61, #3
  403024:	lsr	x5, x5, #3
  403028:	b	402cd4 <ferror@plt+0x1934>
  40302c:	mov	x0, #0x7fff                	// #32767
  403030:	cmp	x1, x0
  403034:	b.ne	402ae0 <ferror@plt+0x1740>  // b.any
  403038:	orr	x0, x2, x8
  40303c:	cbz	x0, 402e28 <ferror@plt+0x1a88>
  403040:	lsr	x7, x2, #50
  403044:	eor	w7, w7, #0x1
  403048:	b	402cb8 <ferror@plt+0x1918>
  40304c:	cbz	x5, 403160 <ferror@plt+0x1dc0>
  403050:	mov	w10, w6
  403054:	mov	x2, x9
  403058:	mov	x8, x13
  40305c:	mov	x12, x14
  403060:	mov	x1, #0x0                   	// #0
  403064:	mov	x3, #0x0                   	// #0
  403068:	b	402d44 <ferror@plt+0x19a4>
  40306c:	ands	x3, x15, #0xc00000
  403070:	b.eq	4030fc <ferror@plt+0x1d5c>  // b.none
  403074:	cmp	x3, #0x400, lsl #12
  403078:	eor	w0, w10, #0x1
  40307c:	cset	w1, eq  // eq = none
  403080:	tst	w1, w0
  403084:	b.ne	403320 <ferror@plt+0x1f80>  // b.any
  403088:	cmp	x3, #0x800, lsl #12
  40308c:	b.eq	4032cc <ferror@plt+0x1f2c>  // b.none
  403090:	cmp	x3, #0x400, lsl #12
  403094:	mov	w0, #0x14                  	// #20
  403098:	b.ne	402ba8 <ferror@plt+0x1808>  // b.any
  40309c:	mov	x2, #0xffffffffffffffff    	// #-1
  4030a0:	mov	x1, #0x7ffe                	// #32766
  4030a4:	mov	x8, x2
  4030a8:	mov	w7, #0x0                   	// #0
  4030ac:	mov	w0, #0x14                  	// #20
  4030b0:	cbnz	x12, 402c6c <ferror@plt+0x18cc>
  4030b4:	b	402c64 <ferror@plt+0x18c4>
  4030b8:	mov	x8, x4
  4030bc:	b	402904 <ferror@plt+0x1564>
  4030c0:	orr	x2, x2, x8
  4030c4:	cmp	x2, #0x0
  4030c8:	cset	x8, ne  // ne = any
  4030cc:	b	402f28 <ferror@plt+0x1b88>
  4030d0:	mov	w1, #0x80                  	// #128
  4030d4:	sub	w1, w1, w0
  4030d8:	subs	w0, w0, #0x40
  4030dc:	lsl	x1, x2, x1
  4030e0:	orr	x1, x8, x1
  4030e4:	csel	x8, x1, x8, ne  // ne = any
  4030e8:	lsr	x2, x2, x0
  4030ec:	cmp	x8, #0x0
  4030f0:	cset	x8, ne  // ne = any
  4030f4:	orr	x8, x8, x2
  4030f8:	b	402ec0 <ferror@plt+0x1b20>
  4030fc:	mov	w0, #0x14                  	// #20
  403100:	b	402bec <ferror@plt+0x184c>
  403104:	lsr	x7, x9, #50
  403108:	mov	w10, w6
  40310c:	eor	x7, x7, #0x1
  403110:	mov	x8, x13
  403114:	and	w7, w7, #0x1
  403118:	mov	x2, x9
  40311c:	b	402cb8 <ferror@plt+0x1918>
  403120:	mov	x0, #0x7fff                	// #32767
  403124:	cmp	x1, x0
  403128:	b.eq	403248 <ferror@plt+0x1ea8>  // b.none
  40312c:	cmp	x3, x0
  403130:	b.eq	4032bc <ferror@plt+0x1f1c>  // b.none
  403134:	cbnz	x14, 403260 <ferror@plt+0x1ec0>
  403138:	mov	x2, x9
  40313c:	mov	x8, x13
  403140:	b	402cb8 <ferror@plt+0x1918>
  403144:	mov	x0, #0x7fff                	// #32767
  403148:	cmp	x3, x0
  40314c:	b.eq	4032f8 <ferror@plt+0x1f58>  // b.none
  403150:	mov	x2, x9
  403154:	mov	x8, x13
  403158:	mov	x1, x3
  40315c:	b	402ae0 <ferror@plt+0x1740>
  403160:	and	x15, x15, #0xc00000
  403164:	mov	x8, #0x0                   	// #0
  403168:	cmp	x15, #0x800, lsl #12
  40316c:	cset	w10, eq  // eq = none
  403170:	b	402b00 <ferror@plt+0x1760>
  403174:	mov	x2, x9
  403178:	mov	x8, x13
  40317c:	b	40296c <ferror@plt+0x15cc>
  403180:	mov	w0, #0x80                  	// #128
  403184:	sub	w0, w0, w7
  403188:	subs	w7, w7, #0x40
  40318c:	lsl	x0, x2, x0
  403190:	orr	x0, x8, x0
  403194:	csel	x8, x0, x8, ne  // ne = any
  403198:	lsr	x2, x2, x7
  40319c:	cmp	x8, #0x0
  4031a0:	cset	x8, ne  // ne = any
  4031a4:	orr	x8, x8, x2
  4031a8:	b	402f28 <ferror@plt+0x1b88>
  4031ac:	cmp	x13, x8
  4031b0:	mov	w10, w6
  4031b4:	sbc	x2, x9, x2
  4031b8:	sub	x8, x13, x8
  4031bc:	mov	x1, x3
  4031c0:	mov	x12, x5
  4031c4:	b	4028fc <ferror@plt+0x155c>
  4031c8:	ands	x3, x15, #0xc00000
  4031cc:	b.eq	4030fc <ferror@plt+0x1d5c>  // b.none
  4031d0:	cmp	x3, #0x400, lsl #12
  4031d4:	eor	w0, w10, #0x1
  4031d8:	csel	w0, w0, wzr, eq  // eq = none
  4031dc:	cbnz	w0, 403320 <ferror@plt+0x1f80>
  4031e0:	cmp	x3, #0x800, lsl #12
  4031e4:	b.ne	403090 <ferror@plt+0x1cf0>  // b.any
  4031e8:	cbz	x12, 4032d0 <ferror@plt+0x1f30>
  4031ec:	mov	w0, #0x14                  	// #20
  4031f0:	mov	x16, #0x1                   	// #1
  4031f4:	b	402bec <ferror@plt+0x184c>
  4031f8:	orr	x0, x9, x13
  4031fc:	cbnz	x0, 403104 <ferror@plt+0x1d64>
  403200:	mov	w10, w6
  403204:	b	402e28 <ferror@plt+0x1a88>
  403208:	cbz	x5, 403314 <ferror@plt+0x1f74>
  40320c:	tst	x9, #0x4000000000000
  403210:	csinc	w0, w0, wzr, ne  // ne = any
  403214:	cbnz	x7, 402ff4 <ferror@plt+0x1c54>
  403218:	mov	w10, w6
  40321c:	mov	x2, x9
  403220:	mov	x8, x13
  403224:	mov	w7, w0
  403228:	b	402cb8 <ferror@plt+0x1918>
  40322c:	orr	x5, x4, x3
  403230:	cbz	x5, 403160 <ferror@plt+0x1dc0>
  403234:	mov	x2, x3
  403238:	mov	x8, x4
  40323c:	and	x3, x4, #0x7
  403240:	mov	w7, #0x1                   	// #1
  403244:	b	40297c <ferror@plt+0x15dc>
  403248:	cbz	x14, 4032b4 <ferror@plt+0x1f14>
  40324c:	lsr	x7, x2, #50
  403250:	cmp	x3, x1
  403254:	eor	x7, x7, #0x1
  403258:	and	w7, w7, #0x1
  40325c:	b.eq	40332c <ferror@plt+0x1f8c>  // b.none
  403260:	orr	x13, x9, x13
  403264:	cbz	x13, 402cb8 <ferror@plt+0x1918>
  403268:	bfi	x4, x2, #61, #3
  40326c:	lsr	x5, x2, #3
  403270:	mov	x8, x4
  403274:	tbz	x2, #50, 403290 <ferror@plt+0x1ef0>
  403278:	lsr	x0, x9, #3
  40327c:	tbnz	x9, #50, 403290 <ferror@plt+0x1ef0>
  403280:	and	x8, x11, #0x1fffffffffffffff
  403284:	mov	w10, w6
  403288:	orr	x8, x8, x9, lsl #61
  40328c:	mov	x5, x0
  403290:	mov	w0, w7
  403294:	extr	x5, x5, x8, #61
  403298:	bfi	x8, x5, #61, #3
  40329c:	lsr	x5, x5, #3
  4032a0:	b	402cd4 <ferror@plt+0x1934>
  4032a4:	adds	x8, x8, x13
  4032a8:	mov	x1, x3
  4032ac:	adc	x2, x9, x2
  4032b0:	b	402b70 <ferror@plt+0x17d0>
  4032b4:	cmp	x3, x1
  4032b8:	b.ne	403138 <ferror@plt+0x1d98>  // b.any
  4032bc:	orr	x0, x9, x13
  4032c0:	cbnz	x0, 403334 <ferror@plt+0x1f94>
  4032c4:	cbz	x14, 402e28 <ferror@plt+0x1a88>
  4032c8:	b	402cb8 <ferror@plt+0x1918>
  4032cc:	cbnz	x16, 4031ec <ferror@plt+0x1e4c>
  4032d0:	mov	x2, #0xffffffffffffffff    	// #-1
  4032d4:	mov	w10, #0x0                   	// #0
  4032d8:	mov	x8, x2
  4032dc:	mov	x1, #0x7ffe                	// #32766
  4032e0:	mov	w0, #0x14                  	// #20
  4032e4:	b	4029ac <ferror@plt+0x160c>
  4032e8:	mov	w10, w6
  4032ec:	mov	x2, x9
  4032f0:	mov	x8, x13
  4032f4:	b	402cb8 <ferror@plt+0x1918>
  4032f8:	orr	x0, x9, x13
  4032fc:	cbz	x0, 402e28 <ferror@plt+0x1a88>
  403300:	b	402c44 <ferror@plt+0x18a4>
  403304:	cmp	x3, x1
  403308:	b.eq	403208 <ferror@plt+0x1e68>  // b.none
  40330c:	mov	w7, #0x0                   	// #0
  403310:	b	402fc0 <ferror@plt+0x1c20>
  403314:	cbnz	x7, 403224 <ferror@plt+0x1e84>
  403318:	mov	w7, w0
  40331c:	b	402fc0 <ferror@plt+0x1c20>
  403320:	mov	w0, #0x14                  	// #20
  403324:	mov	x16, #0x0                   	// #0
  403328:	b	402bec <ferror@plt+0x184c>
  40332c:	orr	x0, x9, x13
  403330:	cbz	x0, 402cb8 <ferror@plt+0x1918>
  403334:	tst	x9, #0x4000000000000
  403338:	csinc	w7, w7, wzr, ne  // ne = any
  40333c:	cbnz	x14, 403268 <ferror@plt+0x1ec8>
  403340:	b	403138 <ferror@plt+0x1d98>
  403344:	mov	x8, #0x0                   	// #0
  403348:	mov	w1, #0x7fff                	// #32767
  40334c:	mov	x5, #0x0                   	// #0
  403350:	b	4029c8 <ferror@plt+0x1628>
  403354:	nop
  403358:	stp	x29, x30, [sp, #-48]!
  40335c:	mov	x29, sp
  403360:	str	q0, [sp, #16]
  403364:	str	q1, [sp, #32]
  403368:	ldp	x2, x0, [sp, #16]
  40336c:	ldp	x5, x3, [sp, #32]
  403370:	mrs	x11, fpcr
  403374:	lsr	x1, x0, #63
  403378:	ubfx	x6, x0, #0, #48
  40337c:	and	w13, w1, #0xff
  403380:	mov	x9, x1
  403384:	ubfx	x7, x0, #48, #15
  403388:	cbz	w7, 4037a0 <ferror@plt+0x2400>
  40338c:	mov	w1, #0x7fff                	// #32767
  403390:	cmp	w7, w1
  403394:	b.eq	4037e0 <ferror@plt+0x2440>  // b.none
  403398:	and	x7, x7, #0xffff
  40339c:	extr	x6, x6, x2, #61
  4033a0:	mov	x15, #0xffffffffffffc001    	// #-16383
  4033a4:	orr	x4, x6, #0x8000000000000
  4033a8:	add	x7, x7, x15
  4033ac:	lsl	x2, x2, #3
  4033b0:	mov	x14, #0x2                   	// #2
  4033b4:	mov	x12, #0x1                   	// #1
  4033b8:	mov	x1, #0x3                   	// #3
  4033bc:	mov	x16, #0x0                   	// #0
  4033c0:	mov	x17, #0x0                   	// #0
  4033c4:	mov	w0, #0x0                   	// #0
  4033c8:	lsr	x8, x3, #63
  4033cc:	ubfx	x6, x3, #0, #48
  4033d0:	and	w15, w8, #0xff
  4033d4:	ubfx	x10, x3, #48, #15
  4033d8:	cbz	w10, 403758 <ferror@plt+0x23b8>
  4033dc:	mov	w12, #0x7fff                	// #32767
  4033e0:	cmp	w10, w12
  4033e4:	b.eq	403724 <ferror@plt+0x2384>  // b.none
  4033e8:	and	x10, x10, #0xffff
  4033ec:	extr	x6, x6, x5, #61
  4033f0:	mov	x14, #0xffffffffffffc001    	// #-16383
  4033f4:	add	x10, x10, x14
  4033f8:	orr	x6, x6, #0x8000000000000
  4033fc:	sub	x7, x7, x10
  403400:	lsl	x5, x5, #3
  403404:	mov	x1, x16
  403408:	mov	x3, #0x0                   	// #0
  40340c:	eor	w10, w13, w15
  403410:	cmp	x1, #0x9
  403414:	and	x12, x10, #0xff
  403418:	mov	x14, x12
  40341c:	b.gt	4034e4 <ferror@plt+0x2144>
  403420:	cmp	x1, #0x7
  403424:	b.gt	40389c <ferror@plt+0x24fc>
  403428:	cmp	x1, #0x3
  40342c:	b.eq	403448 <ferror@plt+0x20a8>  // b.none
  403430:	b.le	40350c <ferror@plt+0x216c>
  403434:	cmp	x1, #0x5
  403438:	b.eq	4034f4 <ferror@plt+0x2154>  // b.none
  40343c:	b.le	40353c <ferror@plt+0x219c>
  403440:	cmp	x1, #0x6
  403444:	b.eq	4034b0 <ferror@plt+0x2110>  // b.none
  403448:	cmp	x3, #0x1
  40344c:	b.eq	4034ac <ferror@plt+0x210c>  // b.none
  403450:	cbz	x3, 403464 <ferror@plt+0x20c4>
  403454:	cmp	x3, #0x2
  403458:	b.eq	403898 <ferror@plt+0x24f8>  // b.none
  40345c:	cmp	x3, #0x3
  403460:	b.eq	403a90 <ferror@plt+0x26f0>  // b.none
  403464:	mov	x1, #0x3fff                	// #16383
  403468:	mov	w10, w15
  40346c:	mov	x14, x8
  403470:	add	x3, x7, x1
  403474:	cmp	x3, #0x0
  403478:	b.le	403968 <ferror@plt+0x25c8>
  40347c:	tst	x5, #0x7
  403480:	b.ne	4038c8 <ferror@plt+0x2528>  // b.any
  403484:	tbz	x6, #52, 403490 <ferror@plt+0x20f0>
  403488:	and	x6, x6, #0xffefffffffffffff
  40348c:	add	x3, x7, #0x4, lsl #12
  403490:	mov	x1, #0x7ffe                	// #32766
  403494:	cmp	x3, x1
  403498:	b.gt	403a4c <ferror@plt+0x26ac>
  40349c:	and	w1, w3, #0x7fff
  4034a0:	extr	x2, x6, x5, #3
  4034a4:	ubfx	x6, x6, #3, #48
  4034a8:	b	4034bc <ferror@plt+0x211c>
  4034ac:	mov	w10, w15
  4034b0:	mov	w1, #0x0                   	// #0
  4034b4:	mov	x6, #0x0                   	// #0
  4034b8:	mov	x2, #0x0                   	// #0
  4034bc:	mov	x5, #0x0                   	// #0
  4034c0:	orr	w1, w1, w10, lsl #15
  4034c4:	bfxil	x5, x6, #0, #48
  4034c8:	fmov	d0, x2
  4034cc:	bfi	x5, x1, #48, #16
  4034d0:	fmov	v0.d[1], x5
  4034d4:	cbnz	w0, 40352c <ferror@plt+0x218c>
  4034d8:	ldp	x29, x30, [sp], #48
  4034dc:	ret
  4034e0:	mov	x3, #0x3                   	// #3
  4034e4:	cmp	x1, #0xb
  4034e8:	b.gt	40380c <ferror@plt+0x246c>
  4034ec:	cmp	x1, #0xa
  4034f0:	b.ne	403448 <ferror@plt+0x20a8>  // b.any
  4034f4:	mov	w10, #0x0                   	// #0
  4034f8:	mov	x6, #0xffffffffffff        	// #281474976710655
  4034fc:	mov	x2, #0xffffffffffffffff    	// #-1
  403500:	mov	w0, #0x1                   	// #1
  403504:	mov	w1, #0x7fff                	// #32767
  403508:	b	4034bc <ferror@plt+0x211c>
  40350c:	cmp	x1, #0x1
  403510:	b.ne	403718 <ferror@plt+0x2378>  // b.any
  403514:	mov	x4, #0x0                   	// #0
  403518:	fmov	d0, x4
  40351c:	lsl	x12, x12, #63
  403520:	orr	w0, w0, #0x2
  403524:	orr	x5, x12, #0x7fff000000000000
  403528:	fmov	v0.d[1], x5
  40352c:	str	q0, [sp, #16]
  403530:	bl	404810 <ferror@plt+0x3470>
  403534:	ldr	q0, [sp, #16]
  403538:	b	4034d8 <ferror@plt+0x2138>
  40353c:	cmp	x1, #0x4
  403540:	b.eq	4034b0 <ferror@plt+0x2110>  // b.none
  403544:	cmp	x4, x6
  403548:	b.ls	4038ac <ferror@plt+0x250c>  // b.plast
  40354c:	lsr	x3, x4, #1
  403550:	extr	x8, x4, x2, #1
  403554:	lsl	x2, x2, #63
  403558:	ubfx	x13, x6, #20, #32
  40355c:	extr	x9, x6, x5, #52
  403560:	lsl	x12, x5, #12
  403564:	and	x15, x9, #0xffffffff
  403568:	udiv	x5, x3, x13
  40356c:	msub	x3, x5, x13, x3
  403570:	mul	x1, x15, x5
  403574:	extr	x3, x3, x8, #32
  403578:	cmp	x1, x3
  40357c:	b.ls	403590 <ferror@plt+0x21f0>  // b.plast
  403580:	adds	x3, x9, x3
  403584:	ccmp	x1, x3, #0x0, cc  // cc = lo, ul, last
  403588:	b.hi	403b68 <ferror@plt+0x27c8>  // b.pmore
  40358c:	sub	x5, x5, #0x1
  403590:	sub	x3, x3, x1
  403594:	mov	x4, x8
  403598:	udiv	x1, x3, x13
  40359c:	msub	x3, x1, x13, x3
  4035a0:	mul	x6, x15, x1
  4035a4:	bfi	x4, x3, #32, #32
  4035a8:	cmp	x6, x4
  4035ac:	b.ls	4035c0 <ferror@plt+0x2220>  // b.plast
  4035b0:	adds	x4, x9, x4
  4035b4:	ccmp	x6, x4, #0x0, cc  // cc = lo, ul, last
  4035b8:	b.hi	403b74 <ferror@plt+0x27d4>  // b.pmore
  4035bc:	sub	x1, x1, #0x1
  4035c0:	orr	x8, x1, x5, lsl #32
  4035c4:	and	x17, x12, #0xffffffff
  4035c8:	and	x1, x8, #0xffffffff
  4035cc:	lsr	x16, x12, #32
  4035d0:	lsr	x5, x8, #32
  4035d4:	sub	x4, x4, x6
  4035d8:	mov	x18, #0x100000000           	// #4294967296
  4035dc:	mul	x3, x1, x17
  4035e0:	mul	x30, x5, x17
  4035e4:	madd	x6, x16, x1, x30
  4035e8:	and	x1, x3, #0xffffffff
  4035ec:	mul	x5, x5, x16
  4035f0:	add	x3, x6, x3, lsr #32
  4035f4:	add	x6, x5, x18
  4035f8:	cmp	x30, x3
  4035fc:	csel	x5, x6, x5, hi  // hi = pmore
  403600:	add	x1, x1, x3, lsl #32
  403604:	add	x5, x5, x3, lsr #32
  403608:	cmp	x4, x5
  40360c:	b.cc	403934 <ferror@plt+0x2594>  // b.lo, b.ul, b.last
  403610:	ccmp	x2, x1, #0x2, eq  // eq = none
  403614:	mov	x6, x8
  403618:	b.cc	403934 <ferror@plt+0x2594>  // b.lo, b.ul, b.last
  40361c:	subs	x8, x2, x1
  403620:	mov	x3, #0x3fff                	// #16383
  403624:	cmp	x2, x1
  403628:	add	x3, x7, x3
  40362c:	sbc	x4, x4, x5
  403630:	cmp	x9, x4
  403634:	b.eq	403b80 <ferror@plt+0x27e0>  // b.none
  403638:	udiv	x5, x4, x13
  40363c:	msub	x4, x5, x13, x4
  403640:	mul	x2, x15, x5
  403644:	extr	x1, x4, x8, #32
  403648:	cmp	x2, x1
  40364c:	b.ls	403660 <ferror@plt+0x22c0>  // b.plast
  403650:	adds	x1, x9, x1
  403654:	ccmp	x2, x1, #0x0, cc  // cc = lo, ul, last
  403658:	b.hi	403c38 <ferror@plt+0x2898>  // b.pmore
  40365c:	sub	x5, x5, #0x1
  403660:	sub	x1, x1, x2
  403664:	udiv	x2, x1, x13
  403668:	msub	x1, x2, x13, x1
  40366c:	mul	x15, x15, x2
  403670:	bfi	x8, x1, #32, #32
  403674:	mov	x1, x8
  403678:	cmp	x15, x8
  40367c:	b.ls	403690 <ferror@plt+0x22f0>  // b.plast
  403680:	adds	x1, x9, x8
  403684:	ccmp	x15, x1, #0x0, cc  // cc = lo, ul, last
  403688:	b.hi	403c44 <ferror@plt+0x28a4>  // b.pmore
  40368c:	sub	x2, x2, #0x1
  403690:	orr	x5, x2, x5, lsl #32
  403694:	sub	x1, x1, x15
  403698:	and	x4, x5, #0xffffffff
  40369c:	mov	x13, #0x100000000           	// #4294967296
  4036a0:	lsr	x15, x5, #32
  4036a4:	mul	x2, x17, x4
  4036a8:	mul	x17, x15, x17
  4036ac:	madd	x4, x16, x4, x17
  4036b0:	and	x8, x2, #0xffffffff
  4036b4:	mul	x16, x16, x15
  4036b8:	add	x2, x4, x2, lsr #32
  4036bc:	add	x4, x16, x13
  4036c0:	cmp	x17, x2
  4036c4:	csel	x16, x4, x16, hi  // hi = pmore
  4036c8:	add	x4, x8, x2, lsl #32
  4036cc:	add	x16, x16, x2, lsr #32
  4036d0:	cmp	x1, x16
  4036d4:	b.cs	403ab8 <ferror@plt+0x2718>  // b.hs, b.nlast
  4036d8:	adds	x2, x9, x1
  4036dc:	sub	x8, x5, #0x1
  4036e0:	mov	x1, x2
  4036e4:	b.cs	4036f8 <ferror@plt+0x2358>  // b.hs, b.nlast
  4036e8:	cmp	x2, x16
  4036ec:	b.cc	403bb8 <ferror@plt+0x2818>  // b.lo, b.ul, b.last
  4036f0:	ccmp	x12, x4, #0x2, eq  // eq = none
  4036f4:	b.cc	403bb8 <ferror@plt+0x2818>  // b.lo, b.ul, b.last
  4036f8:	cmp	x12, x4
  4036fc:	mov	x5, x8
  403700:	cset	w2, ne  // ne = any
  403704:	cmp	w2, #0x0
  403708:	orr	x2, x5, #0x1
  40370c:	ccmp	x1, x16, #0x0, eq  // eq = none
  403710:	csel	x5, x2, x5, ne  // ne = any
  403714:	b	403474 <ferror@plt+0x20d4>
  403718:	cmp	x1, #0x2
  40371c:	b.eq	4034b0 <ferror@plt+0x2110>  // b.none
  403720:	b	403544 <ferror@plt+0x21a4>
  403724:	mov	x10, #0xffffffffffff8001    	// #-32767
  403728:	orr	x3, x6, x5
  40372c:	add	x7, x7, x10
  403730:	cbz	x3, 403884 <ferror@plt+0x24e4>
  403734:	eor	w10, w13, w15
  403738:	ands	x3, x6, #0x800000000000
  40373c:	and	x12, x10, #0xff
  403740:	csinc	w0, w0, wzr, ne  // ne = any
  403744:	mov	x14, x12
  403748:	cmp	x1, #0x9
  40374c:	b.gt	4038fc <ferror@plt+0x255c>
  403750:	mov	x3, #0x3                   	// #3
  403754:	b	403420 <ferror@plt+0x2080>
  403758:	orr	x1, x6, x5
  40375c:	cbz	x1, 403870 <ferror@plt+0x24d0>
  403760:	cbz	x6, 403a04 <ferror@plt+0x2664>
  403764:	clz	x1, x6
  403768:	sub	x3, x1, #0xf
  40376c:	add	w12, w3, #0x3
  403770:	mov	w10, #0x3d                  	// #61
  403774:	sub	w3, w10, w3
  403778:	lsl	x6, x6, x12
  40377c:	lsr	x3, x5, x3
  403780:	orr	x6, x3, x6
  403784:	lsl	x5, x5, x12
  403788:	add	x7, x1, x7
  40378c:	mov	x12, #0x3fef                	// #16367
  403790:	mov	x1, x16
  403794:	add	x7, x7, x12
  403798:	mov	x3, #0x0                   	// #0
  40379c:	b	40340c <ferror@plt+0x206c>
  4037a0:	orr	x4, x6, x2
  4037a4:	cbz	x4, 40384c <ferror@plt+0x24ac>
  4037a8:	cbz	x6, 403a28 <ferror@plt+0x2688>
  4037ac:	clz	x0, x6
  4037b0:	sub	x4, x0, #0xf
  4037b4:	add	w7, w4, #0x3
  4037b8:	mov	w1, #0x3d                  	// #61
  4037bc:	sub	w4, w1, w4
  4037c0:	lsl	x6, x6, x7
  4037c4:	lsr	x4, x2, x4
  4037c8:	orr	x4, x4, x6
  4037cc:	lsl	x2, x2, x7
  4037d0:	mov	x7, #0xffffffffffffc011    	// #-16367
  4037d4:	mov	x14, #0x2                   	// #2
  4037d8:	sub	x7, x7, x0
  4037dc:	b	4033b4 <ferror@plt+0x2014>
  4037e0:	orr	x4, x6, x2
  4037e4:	cbnz	x4, 403824 <ferror@plt+0x2484>
  4037e8:	mov	x2, #0x0                   	// #0
  4037ec:	mov	x14, #0xa                   	// #10
  4037f0:	mov	x12, #0x9                   	// #9
  4037f4:	mov	x1, #0xb                   	// #11
  4037f8:	mov	x16, #0x8                   	// #8
  4037fc:	mov	x7, #0x7fff                	// #32767
  403800:	mov	x17, #0x2                   	// #2
  403804:	mov	w0, #0x0                   	// #0
  403808:	b	4033c8 <ferror@plt+0x2028>
  40380c:	mov	w15, w13
  403810:	mov	x6, x4
  403814:	mov	x5, x2
  403818:	mov	x8, x9
  40381c:	mov	x3, x17
  403820:	b	403448 <ferror@plt+0x20a8>
  403824:	lsr	x0, x6, #47
  403828:	mov	x4, x6
  40382c:	eor	w0, w0, #0x1
  403830:	mov	x14, #0xe                   	// #14
  403834:	mov	x12, #0xd                   	// #13
  403838:	mov	x1, #0xf                   	// #15
  40383c:	mov	x16, #0xc                   	// #12
  403840:	mov	x7, #0x7fff                	// #32767
  403844:	mov	x17, #0x3                   	// #3
  403848:	b	4033c8 <ferror@plt+0x2028>
  40384c:	mov	x2, #0x0                   	// #0
  403850:	mov	x14, #0x6                   	// #6
  403854:	mov	x12, #0x5                   	// #5
  403858:	mov	x1, #0x7                   	// #7
  40385c:	mov	x16, #0x4                   	// #4
  403860:	mov	x7, #0x0                   	// #0
  403864:	mov	x17, #0x1                   	// #1
  403868:	mov	w0, #0x0                   	// #0
  40386c:	b	4033c8 <ferror@plt+0x2028>
  403870:	mov	x1, x12
  403874:	mov	x6, #0x0                   	// #0
  403878:	mov	x5, #0x0                   	// #0
  40387c:	mov	x3, #0x1                   	// #1
  403880:	b	40340c <ferror@plt+0x206c>
  403884:	mov	x1, x14
  403888:	mov	x6, #0x0                   	// #0
  40388c:	mov	x5, #0x0                   	// #0
  403890:	mov	x3, #0x2                   	// #2
  403894:	b	40340c <ferror@plt+0x206c>
  403898:	mov	w10, w15
  40389c:	mov	w1, #0x7fff                	// #32767
  4038a0:	mov	x6, #0x0                   	// #0
  4038a4:	mov	x2, #0x0                   	// #0
  4038a8:	b	4034bc <ferror@plt+0x211c>
  4038ac:	ccmp	x5, x2, #0x2, eq  // eq = none
  4038b0:	b.ls	40354c <ferror@plt+0x21ac>  // b.plast
  4038b4:	mov	x8, x2
  4038b8:	sub	x7, x7, #0x1
  4038bc:	mov	x3, x4
  4038c0:	mov	x2, #0x0                   	// #0
  4038c4:	b	403558 <ferror@plt+0x21b8>
  4038c8:	and	x1, x11, #0xc00000
  4038cc:	orr	w0, w0, #0x10
  4038d0:	cmp	x1, #0x400, lsl #12
  4038d4:	b.eq	403c04 <ferror@plt+0x2864>  // b.none
  4038d8:	cmp	x1, #0x800, lsl #12
  4038dc:	b.eq	403b34 <ferror@plt+0x2794>  // b.none
  4038e0:	cbnz	x1, 403484 <ferror@plt+0x20e4>
  4038e4:	and	x1, x5, #0xf
  4038e8:	cmp	x1, #0x4
  4038ec:	b.eq	403484 <ferror@plt+0x20e4>  // b.none
  4038f0:	adds	x5, x5, #0x4
  4038f4:	cinc	x6, x6, cs  // cs = hs, nlast
  4038f8:	b	403484 <ferror@plt+0x20e4>
  4038fc:	cmp	x1, #0xf
  403900:	b.ne	4034e0 <ferror@plt+0x2140>  // b.any
  403904:	tbz	x4, #47, 403920 <ferror@plt+0x2580>
  403908:	cbnz	x3, 403920 <ferror@plt+0x2580>
  40390c:	orr	x6, x6, #0x800000000000
  403910:	mov	w10, w15
  403914:	mov	x2, x5
  403918:	mov	w1, #0x7fff                	// #32767
  40391c:	b	4034bc <ferror@plt+0x211c>
  403920:	orr	x6, x4, #0x800000000000
  403924:	mov	w10, w13
  403928:	and	x6, x6, #0xffffffffffff
  40392c:	mov	w1, #0x7fff                	// #32767
  403930:	b	4034bc <ferror@plt+0x211c>
  403934:	adds	x3, x2, x12
  403938:	sub	x6, x8, #0x1
  40393c:	adc	x4, x4, x9
  403940:	cset	x18, cs  // cs = hs, nlast
  403944:	mov	x2, x3
  403948:	cmp	x9, x4
  40394c:	b.cs	403aa8 <ferror@plt+0x2708>  // b.hs, b.nlast
  403950:	cmp	x5, x4
  403954:	b.ls	403ad0 <ferror@plt+0x2730>  // b.plast
  403958:	adds	x2, x12, x3
  40395c:	sub	x6, x8, #0x2
  403960:	adc	x4, x4, x9
  403964:	b	40361c <ferror@plt+0x227c>
  403968:	mov	x1, #0x1                   	// #1
  40396c:	sub	x1, x1, x3
  403970:	cmp	x1, #0x74
  403974:	b.le	403990 <ferror@plt+0x25f0>
  403978:	orr	x2, x5, x6
  40397c:	cbnz	x2, 403b9c <ferror@plt+0x27fc>
  403980:	orr	w0, w0, #0x8
  403984:	mov	w1, #0x0                   	// #0
  403988:	mov	x6, #0x0                   	// #0
  40398c:	b	403a74 <ferror@plt+0x26d4>
  403990:	cmp	x1, #0x3f
  403994:	b.le	403adc <ferror@plt+0x273c>
  403998:	mov	w2, #0x80                  	// #128
  40399c:	sub	w2, w2, w1
  4039a0:	cmp	x1, #0x40
  4039a4:	sub	w1, w1, #0x40
  4039a8:	lsl	x2, x6, x2
  4039ac:	orr	x2, x5, x2
  4039b0:	csel	x5, x2, x5, ne  // ne = any
  4039b4:	lsr	x6, x6, x1
  4039b8:	cmp	x5, #0x0
  4039bc:	cset	x2, ne  // ne = any
  4039c0:	orr	x2, x2, x6
  4039c4:	ands	x6, x2, #0x7
  4039c8:	b.eq	403b10 <ferror@plt+0x2770>  // b.none
  4039cc:	mov	x6, #0x0                   	// #0
  4039d0:	and	x11, x11, #0xc00000
  4039d4:	orr	w0, w0, #0x10
  4039d8:	cmp	x11, #0x400, lsl #12
  4039dc:	b.eq	403c50 <ferror@plt+0x28b0>  // b.none
  4039e0:	cmp	x11, #0x800, lsl #12
  4039e4:	b.eq	403c70 <ferror@plt+0x28d0>  // b.none
  4039e8:	cbz	x11, 403bd8 <ferror@plt+0x2838>
  4039ec:	tbnz	x6, #51, 403bf0 <ferror@plt+0x2850>
  4039f0:	orr	w0, w0, #0x8
  4039f4:	extr	x2, x6, x2, #3
  4039f8:	mov	w1, #0x0                   	// #0
  4039fc:	ubfx	x6, x6, #3, #48
  403a00:	b	403a74 <ferror@plt+0x26d4>
  403a04:	clz	x1, x5
  403a08:	add	x3, x1, #0x31
  403a0c:	add	x1, x1, #0x40
  403a10:	cmp	x3, #0x3c
  403a14:	b.le	40376c <ferror@plt+0x23cc>
  403a18:	sub	w6, w3, #0x3d
  403a1c:	lsl	x6, x5, x6
  403a20:	mov	x5, #0x0                   	// #0
  403a24:	b	403788 <ferror@plt+0x23e8>
  403a28:	clz	x7, x2
  403a2c:	add	x4, x7, #0x31
  403a30:	add	x0, x7, #0x40
  403a34:	cmp	x4, #0x3c
  403a38:	b.le	4037b4 <ferror@plt+0x2414>
  403a3c:	sub	w4, w4, #0x3d
  403a40:	lsl	x4, x2, x4
  403a44:	mov	x2, #0x0                   	// #0
  403a48:	b	4037d0 <ferror@plt+0x2430>
  403a4c:	and	x2, x11, #0xc00000
  403a50:	cmp	x2, #0x400, lsl #12
  403a54:	b.eq	403c1c <ferror@plt+0x287c>  // b.none
  403a58:	cmp	x2, #0x800, lsl #12
  403a5c:	b.eq	403b4c <ferror@plt+0x27ac>  // b.none
  403a60:	cbz	x2, 403b28 <ferror@plt+0x2788>
  403a64:	mov	x6, #0xffffffffffff        	// #281474976710655
  403a68:	mov	x2, #0xffffffffffffffff    	// #-1
  403a6c:	mov	w3, #0x14                  	// #20
  403a70:	orr	w0, w0, w3
  403a74:	mov	x5, #0x0                   	// #0
  403a78:	orr	w1, w1, w10, lsl #15
  403a7c:	bfxil	x5, x6, #0, #48
  403a80:	fmov	d0, x2
  403a84:	bfi	x5, x1, #48, #16
  403a88:	fmov	v0.d[1], x5
  403a8c:	b	40352c <ferror@plt+0x218c>
  403a90:	orr	x6, x6, #0x800000000000
  403a94:	mov	w10, w15
  403a98:	and	x6, x6, #0xffffffffffff
  403a9c:	mov	x2, x5
  403aa0:	mov	w1, #0x7fff                	// #32767
  403aa4:	b	4034bc <ferror@plt+0x211c>
  403aa8:	cmp	x18, #0x0
  403aac:	ccmp	x9, x4, #0x0, eq  // eq = none
  403ab0:	b.ne	40361c <ferror@plt+0x227c>  // b.any
  403ab4:	b	403950 <ferror@plt+0x25b0>
  403ab8:	cmp	x4, #0x0
  403abc:	cset	w2, ne  // ne = any
  403ac0:	cmp	w2, #0x0
  403ac4:	ccmp	x1, x16, #0x0, ne  // ne = any
  403ac8:	b.ne	403704 <ferror@plt+0x2364>  // b.any
  403acc:	b	4036d8 <ferror@plt+0x2338>
  403ad0:	ccmp	x1, x3, #0x0, eq  // eq = none
  403ad4:	b.ls	40361c <ferror@plt+0x227c>  // b.plast
  403ad8:	b	403958 <ferror@plt+0x25b8>
  403adc:	mov	w2, #0x40                  	// #64
  403ae0:	sub	w2, w2, w1
  403ae4:	lsr	x4, x5, x1
  403ae8:	lsl	x5, x5, x2
  403aec:	cmp	x5, #0x0
  403af0:	cset	x3, ne  // ne = any
  403af4:	lsl	x2, x6, x2
  403af8:	orr	x2, x2, x4
  403afc:	lsr	x6, x6, x1
  403b00:	orr	x2, x2, x3
  403b04:	tst	x2, #0x7
  403b08:	b.ne	4039d0 <ferror@plt+0x2630>  // b.any
  403b0c:	tbnz	x6, #51, 403c7c <ferror@plt+0x28dc>
  403b10:	mov	w1, #0x0                   	// #0
  403b14:	extr	x2, x6, x2, #3
  403b18:	ubfx	x6, x6, #3, #48
  403b1c:	tbz	w11, #11, 4034bc <ferror@plt+0x211c>
  403b20:	orr	w0, w0, #0x8
  403b24:	b	403a74 <ferror@plt+0x26d4>
  403b28:	mov	w1, #0x7fff                	// #32767
  403b2c:	mov	x6, #0x0                   	// #0
  403b30:	b	403a6c <ferror@plt+0x26cc>
  403b34:	mov	w10, #0x0                   	// #0
  403b38:	cbz	x14, 403484 <ferror@plt+0x20e4>
  403b3c:	adds	x5, x5, #0x8
  403b40:	mov	w10, #0x1                   	// #1
  403b44:	cinc	x6, x6, cs  // cs = hs, nlast
  403b48:	b	403484 <ferror@plt+0x20e4>
  403b4c:	cmp	x14, #0x0
  403b50:	mov	w2, #0x7fff                	// #32767
  403b54:	mov	x6, #0xffffffffffff        	// #281474976710655
  403b58:	csel	w1, w1, w2, eq  // eq = none
  403b5c:	csel	x6, x6, xzr, eq  // eq = none
  403b60:	csetm	x2, eq  // eq = none
  403b64:	b	403a6c <ferror@plt+0x26cc>
  403b68:	sub	x5, x5, #0x2
  403b6c:	add	x3, x3, x9
  403b70:	b	403590 <ferror@plt+0x21f0>
  403b74:	sub	x1, x1, #0x2
  403b78:	add	x4, x4, x9
  403b7c:	b	4035c0 <ferror@plt+0x2220>
  403b80:	cmp	x3, #0x0
  403b84:	mov	x5, #0xffffffffffffffff    	// #-1
  403b88:	b.gt	4038c8 <ferror@plt+0x2528>
  403b8c:	mov	x1, #0x1                   	// #1
  403b90:	sub	x1, x1, x3
  403b94:	cmp	x1, #0x74
  403b98:	b.le	403990 <ferror@plt+0x25f0>
  403b9c:	and	x11, x11, #0xc00000
  403ba0:	orr	w0, w0, #0x10
  403ba4:	cmp	x11, #0x400, lsl #12
  403ba8:	b.eq	403c64 <ferror@plt+0x28c4>  // b.none
  403bac:	cmp	x11, #0x800, lsl #12
  403bb0:	csel	x2, x14, xzr, eq  // eq = none
  403bb4:	b	403980 <ferror@plt+0x25e0>
  403bb8:	lsl	x8, x12, #1
  403bbc:	sub	x5, x5, #0x2
  403bc0:	cmp	x12, x8
  403bc4:	cinc	x1, x9, hi  // hi = pmore
  403bc8:	cmp	x4, x8
  403bcc:	add	x1, x2, x1
  403bd0:	cset	w2, ne  // ne = any
  403bd4:	b	403704 <ferror@plt+0x2364>
  403bd8:	and	x1, x2, #0xf
  403bdc:	cmp	x1, #0x4
  403be0:	b.eq	403bec <ferror@plt+0x284c>  // b.none
  403be4:	adds	x2, x2, #0x4
  403be8:	cinc	x6, x6, cs  // cs = hs, nlast
  403bec:	tbz	x6, #51, 4039f0 <ferror@plt+0x2650>
  403bf0:	orr	w0, w0, #0x8
  403bf4:	mov	w1, #0x1                   	// #1
  403bf8:	mov	x6, #0x0                   	// #0
  403bfc:	mov	x2, #0x0                   	// #0
  403c00:	b	403a74 <ferror@plt+0x26d4>
  403c04:	mov	w10, #0x1                   	// #1
  403c08:	cbnz	x14, 403484 <ferror@plt+0x20e4>
  403c0c:	adds	x5, x5, #0x8
  403c10:	mov	w10, #0x0                   	// #0
  403c14:	cinc	x6, x6, cs  // cs = hs, nlast
  403c18:	b	403484 <ferror@plt+0x20e4>
  403c1c:	cmp	x14, #0x0
  403c20:	mov	w2, #0x7fff                	// #32767
  403c24:	mov	x6, #0xffffffffffff        	// #281474976710655
  403c28:	csel	w1, w1, w2, ne  // ne = any
  403c2c:	csel	x6, x6, xzr, ne  // ne = any
  403c30:	csetm	x2, ne  // ne = any
  403c34:	b	403a6c <ferror@plt+0x26cc>
  403c38:	sub	x5, x5, #0x2
  403c3c:	add	x1, x1, x9
  403c40:	b	403660 <ferror@plt+0x22c0>
  403c44:	sub	x2, x2, #0x2
  403c48:	add	x1, x1, x9
  403c4c:	b	403690 <ferror@plt+0x22f0>
  403c50:	cbnz	x14, 403bec <ferror@plt+0x284c>
  403c54:	adds	x2, x2, #0x8
  403c58:	cinc	x6, x6, cs  // cs = hs, nlast
  403c5c:	tbnz	x6, #51, 403bf0 <ferror@plt+0x2850>
  403c60:	b	4039f0 <ferror@plt+0x2650>
  403c64:	mov	x2, #0x1                   	// #1
  403c68:	sub	x2, x2, x14
  403c6c:	b	403980 <ferror@plt+0x25e0>
  403c70:	cbnz	x14, 403c54 <ferror@plt+0x28b4>
  403c74:	tbnz	x6, #51, 403bf0 <ferror@plt+0x2850>
  403c78:	b	4039f0 <ferror@plt+0x2650>
  403c7c:	orr	w0, w0, #0x10
  403c80:	b	403bf0 <ferror@plt+0x2850>
  403c84:	nop
  403c88:	stp	x29, x30, [sp, #-80]!
  403c8c:	mov	x29, sp
  403c90:	str	q0, [sp, #48]
  403c94:	str	q1, [sp, #64]
  403c98:	ldp	x1, x0, [sp, #48]
  403c9c:	ldp	x3, x2, [sp, #64]
  403ca0:	mrs	x12, fpcr
  403ca4:	lsr	x4, x0, #63
  403ca8:	ubfx	x8, x0, #0, #48
  403cac:	and	w16, w4, #0xff
  403cb0:	mov	x14, x4
  403cb4:	ubfx	x10, x0, #48, #15
  403cb8:	cbz	w10, 40403c <ferror@plt+0x2c9c>
  403cbc:	mov	w4, #0x7fff                	// #32767
  403cc0:	cmp	w10, w4
  403cc4:	b.eq	40407c <ferror@plt+0x2cdc>  // b.none
  403cc8:	and	x10, x10, #0xffff
  403ccc:	extr	x4, x8, x1, #61
  403cd0:	mov	x5, #0xffffffffffffc001    	// #-16383
  403cd4:	orr	x8, x4, #0x8000000000000
  403cd8:	add	x10, x10, x5
  403cdc:	lsl	x7, x1, #3
  403ce0:	mov	x11, #0x2                   	// #2
  403ce4:	mov	x9, #0x1                   	// #1
  403ce8:	mov	x6, #0x3                   	// #3
  403cec:	mov	x1, #0x0                   	// #0
  403cf0:	mov	x17, #0x0                   	// #0
  403cf4:	mov	w0, #0x0                   	// #0
  403cf8:	lsr	x5, x2, #63
  403cfc:	ubfx	x4, x2, #0, #48
  403d00:	and	w15, w5, #0xff
  403d04:	mov	x13, x5
  403d08:	ubfx	x5, x2, #48, #15
  403d0c:	cbz	w5, 4040c0 <ferror@plt+0x2d20>
  403d10:	mov	w9, #0x7fff                	// #32767
  403d14:	cmp	w5, w9
  403d18:	b.eq	403da8 <ferror@plt+0x2a08>  // b.none
  403d1c:	and	x5, x5, #0xffff
  403d20:	extr	x2, x4, x3, #61
  403d24:	mov	x4, #0xffffffffffffc001    	// #-16383
  403d28:	add	x5, x5, x4
  403d2c:	add	x10, x10, x5
  403d30:	orr	x4, x2, #0x8000000000000
  403d34:	lsl	x5, x3, #3
  403d38:	mov	x6, #0x0                   	// #0
  403d3c:	eor	w3, w16, w15
  403d40:	cmp	x1, #0xa
  403d44:	and	w11, w3, #0xff
  403d48:	and	x9, x3, #0xff
  403d4c:	add	x18, x10, #0x1
  403d50:	b.gt	404028 <ferror@plt+0x2c88>
  403d54:	cmp	x1, #0x2
  403d58:	b.gt	403de8 <ferror@plt+0x2a48>
  403d5c:	sub	x1, x1, #0x1
  403d60:	cmp	x1, #0x1
  403d64:	b.hi	403e48 <ferror@plt+0x2aa8>  // b.pmore
  403d68:	cmp	x6, #0x2
  403d6c:	b.eq	404104 <ferror@plt+0x2d64>  // b.none
  403d70:	cmp	x6, #0x1
  403d74:	b.ne	403fa8 <ferror@plt+0x2c08>  // b.any
  403d78:	mov	w1, #0x0                   	// #0
  403d7c:	mov	x4, #0x0                   	// #0
  403d80:	mov	x7, #0x0                   	// #0
  403d84:	mov	x3, #0x0                   	// #0
  403d88:	orr	w1, w1, w11, lsl #15
  403d8c:	bfxil	x3, x4, #0, #48
  403d90:	fmov	d0, x7
  403d94:	bfi	x3, x1, #48, #16
  403d98:	fmov	v0.d[1], x3
  403d9c:	cbnz	w0, 4042b0 <ferror@plt+0x2f10>
  403da0:	ldp	x29, x30, [sp], #80
  403da4:	ret
  403da8:	mov	x2, #0x7fff                	// #32767
  403dac:	orr	x5, x4, x3
  403db0:	add	x2, x10, x2
  403db4:	cbz	x5, 404114 <ferror@plt+0x2d74>
  403db8:	ands	x1, x4, #0x800000000000
  403dbc:	eor	w9, w16, w15
  403dc0:	csinc	w0, w0, wzr, ne  // ne = any
  403dc4:	and	w11, w9, #0xff
  403dc8:	add	x18, x10, #0x8, lsl #12
  403dcc:	cmp	x6, #0xa
  403dd0:	and	x9, x9, #0xff
  403dd4:	b.gt	40420c <ferror@plt+0x2e6c>
  403dd8:	mov	x10, x2
  403ddc:	mov	x5, x3
  403de0:	mov	x1, x6
  403de4:	mov	x6, #0x3                   	// #3
  403de8:	mov	x2, #0x1                   	// #1
  403dec:	mov	x3, #0x530                 	// #1328
  403df0:	lsl	x1, x2, x1
  403df4:	tst	x1, x3
  403df8:	b.ne	40401c <ferror@plt+0x2c7c>  // b.any
  403dfc:	mov	x3, #0x240                 	// #576
  403e00:	tst	x1, x3
  403e04:	b.ne	404004 <ferror@plt+0x2c64>  // b.any
  403e08:	mov	x2, #0x88                  	// #136
  403e0c:	tst	x1, x2
  403e10:	b.eq	403e48 <ferror@plt+0x2aa8>  // b.none
  403e14:	mov	x8, x4
  403e18:	mov	x7, x5
  403e1c:	mov	x17, x6
  403e20:	cmp	x17, #0x2
  403e24:	b.eq	40445c <ferror@plt+0x30bc>  // b.none
  403e28:	mov	x6, x17
  403e2c:	mov	w11, w15
  403e30:	cmp	x17, #0x3
  403e34:	mov	x4, x8
  403e38:	mov	x5, x7
  403e3c:	mov	x9, x13
  403e40:	b.ne	403d70 <ferror@plt+0x29d0>  // b.any
  403e44:	b	404254 <ferror@plt+0x2eb4>
  403e48:	lsr	x13, x7, #32
  403e4c:	and	x6, x5, #0xffffffff
  403e50:	and	x17, x4, #0xffffffff
  403e54:	and	x7, x7, #0xffffffff
  403e58:	stp	x21, x22, [sp, #32]
  403e5c:	lsr	x22, x5, #32
  403e60:	lsr	x2, x4, #32
  403e64:	stp	x19, x20, [sp, #16]
  403e68:	mul	x19, x13, x6
  403e6c:	lsr	x4, x8, #32
  403e70:	mul	x1, x13, x17
  403e74:	and	x3, x8, #0xffffffff
  403e78:	madd	x5, x22, x7, x19
  403e7c:	mov	x14, #0x100000000           	// #4294967296
  403e80:	mul	x15, x6, x7
  403e84:	mul	x16, x7, x17
  403e88:	madd	x7, x2, x7, x1
  403e8c:	and	x30, x15, #0xffffffff
  403e90:	mul	x21, x4, x6
  403e94:	add	x15, x5, x15, lsr #32
  403e98:	mul	x20, x4, x17
  403e9c:	cmp	x19, x15
  403ea0:	mul	x5, x13, x22
  403ea4:	add	x30, x30, x15, lsl #32
  403ea8:	mul	x19, x13, x2
  403eac:	add	x13, x7, x16, lsr #32
  403eb0:	mul	x6, x6, x3
  403eb4:	add	x8, x5, x14
  403eb8:	mul	x17, x3, x17
  403ebc:	csel	x5, x8, x5, hi  // hi = pmore
  403ec0:	madd	x7, x22, x3, x21
  403ec4:	cmp	x1, x13
  403ec8:	madd	x3, x2, x3, x20
  403ecc:	and	x16, x16, #0xffffffff
  403ed0:	mul	x8, x22, x4
  403ed4:	add	x16, x16, x13, lsl #32
  403ed8:	add	x7, x7, x6, lsr #32
  403edc:	mul	x2, x2, x4
  403ee0:	add	x3, x3, x17, lsr #32
  403ee4:	add	x4, x19, x14
  403ee8:	csel	x19, x4, x19, hi  // hi = pmore
  403eec:	and	x1, x17, #0xffffffff
  403ef0:	cmp	x21, x7
  403ef4:	add	x4, x8, x14
  403ef8:	csel	x8, x4, x8, hi  // hi = pmore
  403efc:	add	x1, x1, x3, lsl #32
  403f00:	cmp	x20, x3
  403f04:	add	x15, x16, x15, lsr #32
  403f08:	add	x13, x19, x13, lsr #32
  403f0c:	add	x14, x2, x14
  403f10:	add	x15, x5, x15
  403f14:	csel	x2, x14, x2, hi  // hi = pmore
  403f18:	adds	x1, x1, x13
  403f1c:	and	x6, x6, #0xffffffff
  403f20:	cset	x5, cs  // cs = hs, nlast
  403f24:	cmp	x15, x16
  403f28:	cset	x4, cc  // cc = lo, ul, last
  403f2c:	add	x6, x6, x7, lsl #32
  403f30:	adds	x1, x1, x4
  403f34:	lsr	x3, x3, #32
  403f38:	cset	x4, cs  // cs = hs, nlast
  403f3c:	cmp	x5, #0x0
  403f40:	ccmp	x4, #0x0, #0x0, eq  // eq = none
  403f44:	add	x7, x8, x7, lsr #32
  403f48:	cinc	x3, x3, ne  // ne = any
  403f4c:	adds	x5, x15, x6
  403f50:	cset	x4, cs  // cs = hs, nlast
  403f54:	adds	x1, x1, x7
  403f58:	cset	x6, cs  // cs = hs, nlast
  403f5c:	adds	x1, x1, x4
  403f60:	cset	x4, cs  // cs = hs, nlast
  403f64:	cmp	x6, #0x0
  403f68:	ccmp	x4, #0x0, #0x0, eq  // eq = none
  403f6c:	orr	x30, x30, x5, lsl #13
  403f70:	cinc	x2, x2, ne  // ne = any
  403f74:	cmp	x30, #0x0
  403f78:	add	x2, x2, x3
  403f7c:	cset	x3, ne  // ne = any
  403f80:	orr	x5, x3, x5, lsr #51
  403f84:	orr	x5, x5, x1, lsl #13
  403f88:	extr	x4, x2, x1, #51
  403f8c:	tbz	x2, #39, 404338 <ferror@plt+0x2f98>
  403f90:	ldp	x19, x20, [sp, #16]
  403f94:	and	x1, x5, #0x1
  403f98:	ldp	x21, x22, [sp, #32]
  403f9c:	orr	x5, x1, x5, lsr #1
  403fa0:	orr	x5, x5, x4, lsl #63
  403fa4:	lsr	x4, x4, #1
  403fa8:	mov	x1, #0x3fff                	// #16383
  403fac:	add	x2, x18, x1
  403fb0:	cmp	x2, #0x0
  403fb4:	b.le	404188 <ferror@plt+0x2de8>
  403fb8:	tst	x5, #0x7
  403fbc:	b.eq	403fdc <ferror@plt+0x2c3c>  // b.none
  403fc0:	and	x1, x12, #0xc00000
  403fc4:	orr	w0, w0, #0x10
  403fc8:	cmp	x1, #0x400, lsl #12
  403fcc:	b.eq	404410 <ferror@plt+0x3070>  // b.none
  403fd0:	cmp	x1, #0x800, lsl #12
  403fd4:	b.eq	4043a0 <ferror@plt+0x3000>  // b.none
  403fd8:	cbz	x1, 4043cc <ferror@plt+0x302c>
  403fdc:	tbz	x4, #52, 403fe8 <ferror@plt+0x2c48>
  403fe0:	and	x4, x4, #0xffefffffffffffff
  403fe4:	add	x2, x18, #0x4, lsl #12
  403fe8:	mov	x1, #0x7ffe                	// #32766
  403fec:	cmp	x2, x1
  403ff0:	b.gt	40430c <ferror@plt+0x2f6c>
  403ff4:	and	w1, w2, #0x7fff
  403ff8:	extr	x7, x4, x5, #3
  403ffc:	ubfx	x4, x4, #3, #48
  404000:	b	403d84 <ferror@plt+0x29e4>
  404004:	mov	w0, w2
  404008:	mov	w11, #0x0                   	// #0
  40400c:	mov	x4, #0xffffffffffff        	// #281474976710655
  404010:	mov	x7, #0xffffffffffffffff    	// #-1
  404014:	mov	w1, #0x7fff                	// #32767
  404018:	b	403d84 <ferror@plt+0x29e4>
  40401c:	mov	w15, w11
  404020:	mov	x13, x9
  404024:	b	403e20 <ferror@plt+0x2a80>
  404028:	cmp	x1, #0xb
  40402c:	b.eq	403e14 <ferror@plt+0x2a74>  // b.none
  404030:	mov	w15, w16
  404034:	mov	x13, x14
  404038:	b	403e20 <ferror@plt+0x2a80>
  40403c:	orr	x7, x8, x1
  404040:	cbz	x7, 404164 <ferror@plt+0x2dc4>
  404044:	cbz	x8, 4042c4 <ferror@plt+0x2f24>
  404048:	clz	x0, x8
  40404c:	sub	x4, x0, #0xf
  404050:	add	w7, w4, #0x3
  404054:	mov	w5, #0x3d                  	// #61
  404058:	sub	w5, w5, w4
  40405c:	lsl	x4, x8, x7
  404060:	lsr	x5, x1, x5
  404064:	orr	x8, x5, x4
  404068:	lsl	x7, x1, x7
  40406c:	mov	x10, #0xffffffffffffc011    	// #-16367
  404070:	mov	x11, #0x2                   	// #2
  404074:	sub	x10, x10, x0
  404078:	b	403ce4 <ferror@plt+0x2944>
  40407c:	orr	x7, x8, x1
  404080:	cbnz	x7, 404138 <ferror@plt+0x2d98>
  404084:	lsr	x5, x2, #63
  404088:	ubfx	x4, x2, #0, #48
  40408c:	and	w15, w5, #0xff
  404090:	mov	x13, x5
  404094:	mov	x8, #0x0                   	// #0
  404098:	ubfx	x5, x2, #48, #15
  40409c:	mov	x11, #0xa                   	// #10
  4040a0:	mov	x9, #0x9                   	// #9
  4040a4:	mov	x6, #0xb                   	// #11
  4040a8:	mov	x1, #0x8                   	// #8
  4040ac:	mov	x10, #0x7fff                	// #32767
  4040b0:	mov	x17, #0x2                   	// #2
  4040b4:	mov	w0, #0x0                   	// #0
  4040b8:	cbnz	w5, 403d10 <ferror@plt+0x2970>
  4040bc:	nop
  4040c0:	orr	x5, x4, x3
  4040c4:	cbz	x5, 404128 <ferror@plt+0x2d88>
  4040c8:	cbz	x4, 4042e8 <ferror@plt+0x2f48>
  4040cc:	clz	x6, x4
  4040d0:	sub	x2, x6, #0xf
  4040d4:	add	w5, w2, #0x3
  4040d8:	mov	w9, #0x3d                  	// #61
  4040dc:	sub	w9, w9, w2
  4040e0:	lsl	x2, x4, x5
  4040e4:	lsr	x9, x3, x9
  4040e8:	orr	x4, x9, x2
  4040ec:	lsl	x5, x3, x5
  4040f0:	sub	x10, x10, x6
  4040f4:	mov	x3, #0xffffffffffffc011    	// #-16367
  4040f8:	mov	x6, #0x0                   	// #0
  4040fc:	add	x10, x10, x3
  404100:	b	403d3c <ferror@plt+0x299c>
  404104:	mov	w1, #0x7fff                	// #32767
  404108:	mov	x4, #0x0                   	// #0
  40410c:	mov	x7, #0x0                   	// #0
  404110:	b	403d84 <ferror@plt+0x29e4>
  404114:	mov	x1, x11
  404118:	mov	x10, x2
  40411c:	mov	x4, #0x0                   	// #0
  404120:	mov	x6, #0x2                   	// #2
  404124:	b	403d3c <ferror@plt+0x299c>
  404128:	mov	x1, x9
  40412c:	mov	x4, #0x0                   	// #0
  404130:	mov	x6, #0x1                   	// #1
  404134:	b	403d3c <ferror@plt+0x299c>
  404138:	lsr	x0, x8, #47
  40413c:	mov	x7, x1
  404140:	eor	x0, x0, #0x1
  404144:	mov	x11, #0xe                   	// #14
  404148:	and	w0, w0, #0x1
  40414c:	mov	x9, #0xd                   	// #13
  404150:	mov	x6, #0xf                   	// #15
  404154:	mov	x1, #0xc                   	// #12
  404158:	mov	x10, #0x7fff                	// #32767
  40415c:	mov	x17, #0x3                   	// #3
  404160:	b	403cf8 <ferror@plt+0x2958>
  404164:	mov	x8, #0x0                   	// #0
  404168:	mov	x11, #0x6                   	// #6
  40416c:	mov	x9, #0x5                   	// #5
  404170:	mov	x6, #0x7                   	// #7
  404174:	mov	x1, #0x4                   	// #4
  404178:	mov	x10, #0x0                   	// #0
  40417c:	mov	x17, #0x1                   	// #1
  404180:	mov	w0, #0x0                   	// #0
  404184:	b	403cf8 <ferror@plt+0x2958>
  404188:	mov	x1, #0x1                   	// #1
  40418c:	sub	x2, x1, x2
  404190:	cmp	x2, #0x74
  404194:	b.gt	404268 <ferror@plt+0x2ec8>
  404198:	cmp	x2, #0x3f
  40419c:	b.le	404348 <ferror@plt+0x2fa8>
  4041a0:	mov	w1, #0x80                  	// #128
  4041a4:	sub	w1, w1, w2
  4041a8:	cmp	x2, #0x40
  4041ac:	sub	w2, w2, #0x40
  4041b0:	lsl	x1, x4, x1
  4041b4:	orr	x1, x5, x1
  4041b8:	csel	x5, x1, x5, ne  // ne = any
  4041bc:	lsr	x2, x4, x2
  4041c0:	cmp	x5, #0x0
  4041c4:	cset	x7, ne  // ne = any
  4041c8:	orr	x7, x7, x2
  4041cc:	ands	x4, x7, #0x7
  4041d0:	b.eq	40437c <ferror@plt+0x2fdc>  // b.none
  4041d4:	mov	x4, #0x0                   	// #0
  4041d8:	and	x12, x12, #0xc00000
  4041dc:	orr	w0, w0, #0x10
  4041e0:	cmp	x12, #0x400, lsl #12
  4041e4:	b.eq	404448 <ferror@plt+0x30a8>  // b.none
  4041e8:	cmp	x12, #0x800, lsl #12
  4041ec:	b.eq	404434 <ferror@plt+0x3094>  // b.none
  4041f0:	cbz	x12, 4043e4 <ferror@plt+0x3044>
  4041f4:	tbnz	x4, #51, 4043fc <ferror@plt+0x305c>
  4041f8:	orr	w0, w0, #0x8
  4041fc:	extr	x7, x4, x7, #3
  404200:	mov	w1, #0x0                   	// #0
  404204:	ubfx	x4, x4, #3, #48
  404208:	b	404298 <ferror@plt+0x2ef8>
  40420c:	cmp	x6, #0xf
  404210:	b.ne	404244 <ferror@plt+0x2ea4>  // b.any
  404214:	tbz	x8, #47, 404230 <ferror@plt+0x2e90>
  404218:	cbnz	x1, 404230 <ferror@plt+0x2e90>
  40421c:	orr	x4, x4, #0x800000000000
  404220:	mov	w11, w15
  404224:	mov	x7, x3
  404228:	mov	w1, #0x7fff                	// #32767
  40422c:	b	403d84 <ferror@plt+0x29e4>
  404230:	orr	x4, x8, #0x800000000000
  404234:	mov	w11, w16
  404238:	and	x4, x4, #0xffffffffffff
  40423c:	mov	w1, #0x7fff                	// #32767
  404240:	b	403d84 <ferror@plt+0x29e4>
  404244:	cmp	x6, #0xb
  404248:	b.ne	404030 <ferror@plt+0x2c90>  // b.any
  40424c:	mov	w11, w15
  404250:	mov	x5, x3
  404254:	orr	x4, x4, #0x800000000000
  404258:	mov	x7, x5
  40425c:	and	x4, x4, #0xffffffffffff
  404260:	mov	w1, #0x7fff                	// #32767
  404264:	b	403d84 <ferror@plt+0x29e4>
  404268:	orr	x7, x5, x4
  40426c:	cbz	x7, 40428c <ferror@plt+0x2eec>
  404270:	and	x12, x12, #0xc00000
  404274:	orr	w0, w0, #0x10
  404278:	cmp	x12, #0x400, lsl #12
  40427c:	sub	x7, x1, x9
  404280:	b.eq	40428c <ferror@plt+0x2eec>  // b.none
  404284:	cmp	x12, #0x800, lsl #12
  404288:	csel	x7, x9, xzr, eq  // eq = none
  40428c:	orr	w0, w0, #0x8
  404290:	mov	w1, #0x0                   	// #0
  404294:	mov	x4, #0x0                   	// #0
  404298:	mov	x3, #0x0                   	// #0
  40429c:	fmov	d0, x7
  4042a0:	bfxil	x3, x4, #0, #48
  4042a4:	bfi	x3, x1, #48, #15
  4042a8:	bfi	x3, x11, #63, #1
  4042ac:	fmov	v0.d[1], x3
  4042b0:	str	q0, [sp, #48]
  4042b4:	bl	404810 <ferror@plt+0x3470>
  4042b8:	ldr	q0, [sp, #48]
  4042bc:	ldp	x29, x30, [sp], #80
  4042c0:	ret
  4042c4:	clz	x10, x1
  4042c8:	add	x4, x10, #0x31
  4042cc:	add	x0, x10, #0x40
  4042d0:	cmp	x4, #0x3c
  4042d4:	b.le	404050 <ferror@plt+0x2cb0>
  4042d8:	sub	w4, w4, #0x3d
  4042dc:	mov	x7, #0x0                   	// #0
  4042e0:	lsl	x8, x1, x4
  4042e4:	b	40406c <ferror@plt+0x2ccc>
  4042e8:	clz	x6, x3
  4042ec:	add	x2, x6, #0x31
  4042f0:	add	x6, x6, #0x40
  4042f4:	cmp	x2, #0x3c
  4042f8:	b.le	4040d4 <ferror@plt+0x2d34>
  4042fc:	sub	w2, w2, #0x3d
  404300:	mov	x5, #0x0                   	// #0
  404304:	lsl	x4, x3, x2
  404308:	b	4040f0 <ferror@plt+0x2d50>
  40430c:	and	x7, x12, #0xc00000
  404310:	cmp	x7, #0x400, lsl #12
  404314:	b.eq	404418 <ferror@plt+0x3078>  // b.none
  404318:	cmp	x7, #0x800, lsl #12
  40431c:	b.eq	4043b0 <ferror@plt+0x3010>  // b.none
  404320:	cbz	x7, 404394 <ferror@plt+0x2ff4>
  404324:	mov	x4, #0xffffffffffff        	// #281474976710655
  404328:	mov	x7, #0xffffffffffffffff    	// #-1
  40432c:	mov	w2, #0x14                  	// #20
  404330:	orr	w0, w0, w2
  404334:	b	404298 <ferror@plt+0x2ef8>
  404338:	mov	x18, x10
  40433c:	ldp	x19, x20, [sp, #16]
  404340:	ldp	x21, x22, [sp, #32]
  404344:	b	403fa8 <ferror@plt+0x2c08>
  404348:	mov	w1, #0x40                  	// #64
  40434c:	sub	w1, w1, w2
  404350:	lsr	x3, x5, x2
  404354:	lsl	x5, x5, x1
  404358:	cmp	x5, #0x0
  40435c:	lsl	x7, x4, x1
  404360:	cset	x1, ne  // ne = any
  404364:	orr	x7, x7, x3
  404368:	lsr	x4, x4, x2
  40436c:	orr	x7, x7, x1
  404370:	tst	x7, #0x7
  404374:	b.ne	4041d8 <ferror@plt+0x2e38>  // b.any
  404378:	tbnz	x4, #51, 404454 <ferror@plt+0x30b4>
  40437c:	mov	w1, #0x0                   	// #0
  404380:	extr	x7, x4, x7, #3
  404384:	ubfx	x4, x4, #3, #48
  404388:	tbz	w12, #11, 403d84 <ferror@plt+0x29e4>
  40438c:	orr	w0, w0, #0x8
  404390:	b	404298 <ferror@plt+0x2ef8>
  404394:	mov	w1, #0x7fff                	// #32767
  404398:	mov	x4, #0x0                   	// #0
  40439c:	b	40432c <ferror@plt+0x2f8c>
  4043a0:	cbz	x9, 403fdc <ferror@plt+0x2c3c>
  4043a4:	adds	x5, x5, #0x8
  4043a8:	cinc	x4, x4, cs  // cs = hs, nlast
  4043ac:	b	403fdc <ferror@plt+0x2c3c>
  4043b0:	cmp	x9, #0x0
  4043b4:	mov	w2, #0x7fff                	// #32767
  4043b8:	mov	x4, #0xffffffffffff        	// #281474976710655
  4043bc:	csel	w1, w1, w2, eq  // eq = none
  4043c0:	csel	x4, x4, xzr, eq  // eq = none
  4043c4:	csetm	x7, eq  // eq = none
  4043c8:	b	40432c <ferror@plt+0x2f8c>
  4043cc:	and	x1, x5, #0xf
  4043d0:	cmp	x1, #0x4
  4043d4:	b.eq	403fdc <ferror@plt+0x2c3c>  // b.none
  4043d8:	adds	x5, x5, #0x4
  4043dc:	cinc	x4, x4, cs  // cs = hs, nlast
  4043e0:	b	403fdc <ferror@plt+0x2c3c>
  4043e4:	and	x1, x7, #0xf
  4043e8:	cmp	x1, #0x4
  4043ec:	b.eq	4043f8 <ferror@plt+0x3058>  // b.none
  4043f0:	adds	x7, x7, #0x4
  4043f4:	cinc	x4, x4, cs  // cs = hs, nlast
  4043f8:	tbz	x4, #51, 4041f8 <ferror@plt+0x2e58>
  4043fc:	orr	w0, w0, #0x8
  404400:	mov	w1, #0x1                   	// #1
  404404:	mov	x4, #0x0                   	// #0
  404408:	mov	x7, #0x0                   	// #0
  40440c:	b	404298 <ferror@plt+0x2ef8>
  404410:	cbnz	x9, 403fdc <ferror@plt+0x2c3c>
  404414:	b	4043a4 <ferror@plt+0x3004>
  404418:	cmp	x9, #0x0
  40441c:	mov	w2, #0x7fff                	// #32767
  404420:	mov	x4, #0xffffffffffff        	// #281474976710655
  404424:	csel	w1, w1, w2, ne  // ne = any
  404428:	csel	x4, x4, xzr, ne  // ne = any
  40442c:	csetm	x7, ne  // ne = any
  404430:	b	40432c <ferror@plt+0x2f8c>
  404434:	cbz	x9, 4043f8 <ferror@plt+0x3058>
  404438:	adds	x7, x7, #0x8
  40443c:	cinc	x4, x4, cs  // cs = hs, nlast
  404440:	tbnz	x4, #51, 4043fc <ferror@plt+0x305c>
  404444:	b	4041f8 <ferror@plt+0x2e58>
  404448:	cbz	x9, 404438 <ferror@plt+0x3098>
  40444c:	tbnz	x4, #51, 4043fc <ferror@plt+0x305c>
  404450:	b	4041f8 <ferror@plt+0x2e58>
  404454:	orr	w0, w0, #0x10
  404458:	b	4043fc <ferror@plt+0x305c>
  40445c:	mov	w11, w15
  404460:	mov	w1, #0x7fff                	// #32767
  404464:	mov	x4, #0x0                   	// #0
  404468:	mov	x7, #0x0                   	// #0
  40446c:	b	403d84 <ferror@plt+0x29e4>
  404470:	cmp	w0, #0x0
  404474:	cbz	w0, 4044c0 <ferror@plt+0x3120>
  404478:	cneg	w1, w0, lt  // lt = tstop
  40447c:	mov	w4, #0x403e                	// #16446
  404480:	clz	x3, x1
  404484:	mov	w2, #0x402f                	// #16431
  404488:	sub	w4, w4, w3
  40448c:	lsr	w0, w0, #31
  404490:	sub	w2, w2, w4
  404494:	mov	x3, #0x0                   	// #0
  404498:	and	w4, w4, #0x7fff
  40449c:	lsl	x1, x1, x2
  4044a0:	and	x1, x1, #0xffffffffffff
  4044a4:	orr	w0, w4, w0, lsl #15
  4044a8:	mov	x2, #0x0                   	// #0
  4044ac:	bfxil	x3, x1, #0, #48
  4044b0:	fmov	d0, x2
  4044b4:	bfi	x3, x0, #48, #16
  4044b8:	fmov	v0.d[1], x3
  4044bc:	ret
  4044c0:	mov	w4, #0x0                   	// #0
  4044c4:	mov	x1, #0x0                   	// #0
  4044c8:	mov	w0, #0x0                   	// #0
  4044cc:	mov	x3, #0x0                   	// #0
  4044d0:	orr	w0, w4, w0, lsl #15
  4044d4:	bfxil	x3, x1, #0, #48
  4044d8:	mov	x2, #0x0                   	// #0
  4044dc:	fmov	d0, x2
  4044e0:	bfi	x3, x0, #48, #16
  4044e4:	fmov	v0.d[1], x3
  4044e8:	ret
  4044ec:	nop
  4044f0:	stp	x29, x30, [sp, #-48]!
  4044f4:	mov	x29, sp
  4044f8:	str	x19, [sp, #16]
  4044fc:	str	q0, [sp, #32]
  404500:	ldp	x3, x0, [sp, #32]
  404504:	mrs	x6, fpcr
  404508:	ubfx	x2, x0, #48, #15
  40450c:	lsr	x4, x0, #63
  404510:	add	x1, x2, #0x1
  404514:	ubfiz	x0, x0, #3, #48
  404518:	tst	x1, #0x7ffe
  40451c:	and	w4, w4, #0xff
  404520:	orr	x0, x0, x3, lsr #61
  404524:	lsl	x5, x3, #3
  404528:	b.eq	4045a8 <ferror@plt+0x3208>  // b.none
  40452c:	mov	x1, #0xffffffffffffc400    	// #-15360
  404530:	add	x2, x2, x1
  404534:	cmp	x2, #0x7fe
  404538:	b.le	404610 <ferror@plt+0x3270>
  40453c:	ands	x0, x6, #0xc00000
  404540:	b.eq	4046a8 <ferror@plt+0x3308>  // b.none
  404544:	cmp	x0, #0x400, lsl #12
  404548:	b.eq	4047c8 <ferror@plt+0x3428>  // b.none
  40454c:	cmp	x0, #0x800, lsl #12
  404550:	csel	w7, w4, wzr, eq  // eq = none
  404554:	cbnz	w7, 4046a8 <ferror@plt+0x3308>
  404558:	mov	w0, #0x14                  	// #20
  40455c:	mov	x1, #0xffffffffffffffff    	// #-1
  404560:	mov	x2, #0x7fe                 	// #2046
  404564:	b.ne	404654 <ferror@plt+0x32b4>  // b.any
  404568:	cmp	w4, #0x0
  40456c:	add	x3, x1, #0x8
  404570:	csel	x1, x3, x1, ne  // ne = any
  404574:	and	x3, x1, #0x80000000000000
  404578:	cbnz	w7, 40465c <ferror@plt+0x32bc>
  40457c:	cbnz	x3, 404664 <ferror@plt+0x32c4>
  404580:	lsr	x1, x1, #3
  404584:	and	w3, w2, #0x7ff
  404588:	and	x4, x4, #0xff
  40458c:	bfi	x1, x3, #52, #12
  404590:	orr	x19, x1, x4, lsl #63
  404594:	bl	404810 <ferror@plt+0x3470>
  404598:	fmov	d0, x19
  40459c:	ldr	x19, [sp, #16]
  4045a0:	ldp	x29, x30, [sp], #48
  4045a4:	ret
  4045a8:	orr	x1, x0, x5
  4045ac:	cbnz	x2, 4045c4 <ferror@plt+0x3224>
  4045b0:	cbnz	x1, 404680 <ferror@plt+0x32e0>
  4045b4:	mov	w2, #0x0                   	// #0
  4045b8:	mov	w0, #0x0                   	// #0
  4045bc:	mov	x1, #0x0                   	// #0
  4045c0:	b	4045f0 <ferror@plt+0x3250>
  4045c4:	cbz	x1, 4046b8 <ferror@plt+0x3318>
  4045c8:	mov	x3, #0x7fff                	// #32767
  4045cc:	extr	x1, x0, x5, #60
  4045d0:	lsr	x0, x0, #50
  4045d4:	cmp	x2, x3
  4045d8:	lsr	x1, x1, #3
  4045dc:	eor	w0, w0, #0x1
  4045e0:	orr	x1, x1, #0x8000000000000
  4045e4:	csel	w0, w0, wzr, eq  // eq = none
  4045e8:	mov	w2, #0x7ff                 	// #2047
  4045ec:	nop
  4045f0:	and	x4, x4, #0xff
  4045f4:	bfi	x1, x2, #52, #12
  4045f8:	orr	x19, x1, x4, lsl #63
  4045fc:	cbnz	w0, 404594 <ferror@plt+0x31f4>
  404600:	fmov	d0, x19
  404604:	ldr	x19, [sp, #16]
  404608:	ldp	x29, x30, [sp], #48
  40460c:	ret
  404610:	cmp	x2, #0x0
  404614:	b.le	4046c8 <ferror@plt+0x3328>
  404618:	cmp	xzr, x3, lsl #7
  40461c:	mov	w7, #0x0                   	// #0
  404620:	cset	x1, ne  // ne = any
  404624:	orr	x5, x1, x5, lsr #60
  404628:	orr	x1, x5, x0, lsl #4
  40462c:	mov	w0, #0x0                   	// #0
  404630:	tst	x5, #0x7
  404634:	b.eq	404780 <ferror@plt+0x33e0>  // b.none
  404638:	and	x3, x6, #0xc00000
  40463c:	cmp	x3, #0x400, lsl #12
  404640:	b.eq	404698 <ferror@plt+0x32f8>  // b.none
  404644:	cmp	x3, #0x800, lsl #12
  404648:	mov	w0, #0x10                  	// #16
  40464c:	b.eq	404568 <ferror@plt+0x31c8>  // b.none
  404650:	cbz	x3, 40478c <ferror@plt+0x33ec>
  404654:	and	x3, x1, #0x80000000000000
  404658:	cbz	w7, 404660 <ferror@plt+0x32c0>
  40465c:	orr	w0, w0, #0x8
  404660:	cbz	x3, 404780 <ferror@plt+0x33e0>
  404664:	cmp	x2, #0x7fe
  404668:	add	x2, x2, #0x1
  40466c:	b.eq	404728 <ferror@plt+0x3388>  // b.none
  404670:	mov	x3, #0x1fefffffffffffff    	// #2301339409586323455
  404674:	and	w2, w2, #0x7ff
  404678:	and	x1, x3, x1, lsr #3
  40467c:	b	4045f0 <ferror@plt+0x3250>
  404680:	and	x3, x6, #0xc00000
  404684:	mov	w7, #0x1                   	// #1
  404688:	cmp	x3, #0x400, lsl #12
  40468c:	mov	x2, #0x0                   	// #0
  404690:	mov	x1, #0x1                   	// #1
  404694:	b.ne	404644 <ferror@plt+0x32a4>  // b.any
  404698:	cbnz	w4, 4046a0 <ferror@plt+0x3300>
  40469c:	add	x1, x1, #0x8
  4046a0:	mov	w0, #0x10                  	// #16
  4046a4:	b	404574 <ferror@plt+0x31d4>
  4046a8:	mov	w2, #0x7ff                 	// #2047
  4046ac:	mov	w0, #0x14                  	// #20
  4046b0:	mov	x1, #0x0                   	// #0
  4046b4:	b	4045f0 <ferror@plt+0x3250>
  4046b8:	mov	w2, #0x7ff                 	// #2047
  4046bc:	mov	w0, #0x0                   	// #0
  4046c0:	mov	x1, #0x0                   	// #0
  4046c4:	b	4045f0 <ferror@plt+0x3250>
  4046c8:	cmn	x2, #0x34
  4046cc:	b.lt	404680 <ferror@plt+0x32e0>  // b.tstop
  4046d0:	mov	x3, #0x3d                  	// #61
  4046d4:	sub	x7, x3, x2
  4046d8:	orr	x0, x0, #0x8000000000000
  4046dc:	cmp	x7, #0x3f
  4046e0:	b.le	4047a0 <ferror@plt+0x3400>
  4046e4:	add	w1, w2, #0x43
  4046e8:	cmp	x7, #0x40
  4046ec:	mov	w3, #0xfffffffd            	// #-3
  4046f0:	sub	w2, w3, w2
  4046f4:	lsl	x1, x0, x1
  4046f8:	orr	x1, x5, x1
  4046fc:	csel	x5, x1, x5, ne  // ne = any
  404700:	lsr	x0, x0, x2
  404704:	cmp	x5, #0x0
  404708:	cset	x1, ne  // ne = any
  40470c:	orr	x1, x1, x0
  404710:	cmp	x1, #0x0
  404714:	cset	w7, ne  // ne = any
  404718:	tst	x1, #0x7
  40471c:	b.eq	404764 <ferror@plt+0x33c4>  // b.none
  404720:	mov	x2, #0x0                   	// #0
  404724:	b	404638 <ferror@plt+0x3298>
  404728:	mov	w3, w2
  40472c:	ands	x1, x6, #0xc00000
  404730:	b.eq	404758 <ferror@plt+0x33b8>  // b.none
  404734:	cmp	x1, #0x400, lsl #12
  404738:	b.eq	4047e0 <ferror@plt+0x3440>  // b.none
  40473c:	cmp	x1, #0x800, lsl #12
  404740:	mov	w5, #0x7fe                 	// #2046
  404744:	csel	w1, w4, wzr, eq  // eq = none
  404748:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  40474c:	cmp	w1, #0x0
  404750:	csel	w3, w3, w5, ne  // ne = any
  404754:	csel	x1, xzr, x2, ne  // ne = any
  404758:	mov	w2, #0x14                  	// #20
  40475c:	orr	w0, w0, w2
  404760:	b	404588 <ferror@plt+0x31e8>
  404764:	and	x3, x1, #0x80000000000000
  404768:	cbnz	x1, 4047f8 <ferror@plt+0x3458>
  40476c:	nop
  404770:	mov	w0, #0x0                   	// #0
  404774:	mov	x2, #0x1                   	// #1
  404778:	cbnz	x3, 404670 <ferror@plt+0x32d0>
  40477c:	mov	x2, #0x0                   	// #0
  404780:	and	w2, w2, #0x7ff
  404784:	lsr	x1, x1, #3
  404788:	b	4045f0 <ferror@plt+0x3250>
  40478c:	and	x3, x1, #0xf
  404790:	cmp	x3, #0x4
  404794:	add	x3, x1, #0x4
  404798:	csel	x1, x3, x1, ne  // ne = any
  40479c:	b	404574 <ferror@plt+0x31d4>
  4047a0:	add	w1, w2, #0x3
  4047a4:	sub	w2, w3, w2
  4047a8:	lsl	x3, x5, x1
  4047ac:	cmp	x3, #0x0
  4047b0:	cset	x3, ne  // ne = any
  4047b4:	lsr	x2, x5, x2
  4047b8:	orr	x2, x2, x3
  4047bc:	lsl	x0, x0, x1
  4047c0:	orr	x1, x0, x2
  4047c4:	b	404710 <ferror@plt+0x3370>
  4047c8:	cbz	w4, 4046a8 <ferror@plt+0x3308>
  4047cc:	mov	w7, #0x0                   	// #0
  4047d0:	mov	w0, #0x14                  	// #20
  4047d4:	mov	x2, #0x7fe                 	// #2046
  4047d8:	mov	x1, #0xffffffffffffffff    	// #-1
  4047dc:	b	404574 <ferror@plt+0x31d4>
  4047e0:	cmp	w4, #0x0
  4047e4:	mov	w1, #0x7fe                 	// #2046
  4047e8:	csel	w3, w2, w1, eq  // eq = none
  4047ec:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  4047f0:	csel	x1, xzr, x2, eq  // eq = none
  4047f4:	b	404758 <ferror@plt+0x33b8>
  4047f8:	tbz	w6, #11, 404770 <ferror@plt+0x33d0>
  4047fc:	mov	w0, #0x0                   	// #0
  404800:	mov	x2, #0x0                   	// #0
  404804:	orr	w0, w0, #0x8
  404808:	b	404660 <ferror@plt+0x32c0>
  40480c:	nop
  404810:	tbz	w0, #0, 404820 <ferror@plt+0x3480>
  404814:	movi	v1.2s, #0x0
  404818:	fdiv	s0, s1, s1
  40481c:	mrs	x1, fpsr
  404820:	tbz	w0, #1, 404834 <ferror@plt+0x3494>
  404824:	fmov	s1, #1.000000000000000000e+00
  404828:	movi	v2.2s, #0x0
  40482c:	fdiv	s0, s1, s2
  404830:	mrs	x1, fpsr
  404834:	tbz	w0, #2, 404854 <ferror@plt+0x34b4>
  404838:	mov	w2, #0xc5ae                	// #50606
  40483c:	mov	w1, #0x7f7fffff            	// #2139095039
  404840:	movk	w2, #0x749d, lsl #16
  404844:	fmov	s1, w1
  404848:	fmov	s2, w2
  40484c:	fadd	s0, s1, s2
  404850:	mrs	x1, fpsr
  404854:	tbz	w0, #3, 404864 <ferror@plt+0x34c4>
  404858:	movi	v1.2s, #0x80, lsl #16
  40485c:	fmul	s0, s1, s1
  404860:	mrs	x1, fpsr
  404864:	tbz	w0, #4, 40487c <ferror@plt+0x34dc>
  404868:	mov	w0, #0x7f7fffff            	// #2139095039
  40486c:	fmov	s2, #1.000000000000000000e+00
  404870:	fmov	s1, w0
  404874:	fsub	s0, s1, s2
  404878:	mrs	x0, fpsr
  40487c:	ret
  404880:	stp	x29, x30, [sp, #-64]!
  404884:	mov	x29, sp
  404888:	stp	x19, x20, [sp, #16]
  40488c:	adrp	x20, 415000 <ferror@plt+0x13c60>
  404890:	add	x20, x20, #0xdc0
  404894:	stp	x21, x22, [sp, #32]
  404898:	adrp	x21, 415000 <ferror@plt+0x13c60>
  40489c:	add	x21, x21, #0xdb8
  4048a0:	sub	x20, x20, x21
  4048a4:	mov	w22, w0
  4048a8:	stp	x23, x24, [sp, #48]
  4048ac:	mov	x23, x1
  4048b0:	mov	x24, x2
  4048b4:	bl	4010d8 <_exit@plt-0x38>
  4048b8:	cmp	xzr, x20, asr #3
  4048bc:	b.eq	4048e8 <ferror@plt+0x3548>  // b.none
  4048c0:	asr	x20, x20, #3
  4048c4:	mov	x19, #0x0                   	// #0
  4048c8:	ldr	x3, [x21, x19, lsl #3]
  4048cc:	mov	x2, x24
  4048d0:	add	x19, x19, #0x1
  4048d4:	mov	x1, x23
  4048d8:	mov	w0, w22
  4048dc:	blr	x3
  4048e0:	cmp	x20, x19
  4048e4:	b.ne	4048c8 <ferror@plt+0x3528>  // b.any
  4048e8:	ldp	x19, x20, [sp, #16]
  4048ec:	ldp	x21, x22, [sp, #32]
  4048f0:	ldp	x23, x24, [sp, #48]
  4048f4:	ldp	x29, x30, [sp], #64
  4048f8:	ret
  4048fc:	nop
  404900:	ret
  404904:	nop
  404908:	adrp	x2, 416000 <ferror@plt+0x14c60>
  40490c:	mov	x1, #0x0                   	// #0
  404910:	ldr	x2, [x2, #344]
  404914:	b	401170 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404918 <.fini>:
  404918:	stp	x29, x30, [sp, #-16]!
  40491c:	mov	x29, sp
  404920:	ldp	x29, x30, [sp], #16
  404924:	ret
