vram_end	,	V_337
R300_TX_FORMAT_FL_I16	,	V_252
R300_RB3D_DSTCACHE_CTLSTAT	,	V_45
upper_32_bits	,	F_7
dev	,	V_23
radeon_gart_table_vram_free	,	F_28
r300_init	,	F_131
num_gpu_pages	,	V_12
aa	,	V_298
ARRAY_SIZE	,	F_88
KERN_WARNING	,	V_124
r100_reloc_pitch_offset	,	F_76
G_000E40_VAP_BUSY	,	F_59
S_0000F0_SOFT_RESET_VAP	,	F_52
RADEON_SRC_PITCH_OFFSET	,	V_202
radeon_fence	,	V_41
fence_drv	,	V_58
RREG32_PCIE	,	F_2
radeon_cs_reloc	,	V_192
reg_safe_bm	,	V_324
r100_cp_init	,	F_107
R300_TX_FORMAT_Z3Y3X2	,	V_248
R300_RE_SCISSORS_TL	,	V_43
"failed initializing CP (%d).\n"	,	L_33
bios	,	V_344
CHIP_R350	,	V_122
R300_TX_OFFSET_0	,	V_215
color_channel_mask	,	V_289
ASIC_IS_AVIVO	,	F_136
R300_GA_POLY_MODE	,	V_104
RREG32	,	F_36
R300_TX_FORMAT_Z11Y11X10	,	V_263
"No reloc for packet3 %d\n"	,	L_27
"Packet3 opcode %x not supported\n"	,	L_29
r300_cs_parse	,	F_82
R300_TX_FORMAT_W2Z10Y10X10	,	V_266
seq	,	V_60
R300_MS_X1_SHIFT	,	V_87
cb	,	V_207
R300_MS_Y4_SHIFT	,	V_97
R300_RB3D_AARESOLVE_OFFSET	,	V_297
i	,	V_4
RADEON_PCIE_TX_DISCARD_RD_ADDR_HI	,	V_36
RADEON_PCIE_TX_GART_START_LO	,	V_25
cp	,	V_131
m	,	V_176
vap_vf_cntl	,	V_225
PACKET3_3D_CLEAR_ZMASK	,	V_318
RADEON_HOST_PATH_CNTL	,	V_53
p	,	V_187
RADEON_WAIT_DMA_GUI_IDLE	,	V_52
"GPU reset succeed\n"	,	L_11
r	,	V_16
R300_TX_FORMAT_FL_I32	,	V_267
"PRIM_WALK must be 3 for IMMD draw\n"	,	L_28
R300_DC_AUTOFLUSH_ENABLE	,	V_126
RADEON_PCIE_LC_LINK_WIDTH_MASK	,	V_171
txdepth	,	V_287
rv370_pcie_gart_set_page	,	F_5
pll_errata	,	V_110
"PCIE_TX_GART_START_LO 0x%08x\n"	,	L_14
config	,	V_54
RADEON_TILING_MACRO	,	V_217
PACKET3_3D_DRAW_INDX_2	,	V_316
R300_GA_ENHANCE	,	V_101
RADEON_IS_PCI	,	V_341
opcode	,	V_306
R300_TX_FORMAT_B8G8_B8G8	,	V_259
r300_clock_startup	,	F_95
"PCIE GART of %uM enabled (table at 0x%08X).\n"	,	L_4
R300_RB3D_AARESOLVE_PITCH	,	V_300
reg	,	V_191
"Failed to create r100_mc debugfs file.\n"	,	L_31
ret	,	V_137
R300_GB_SELECT	,	V_79
RADEON_ISYNC_CPSCRATCH_IDLEGUI	,	V_75
radeon_gart_table_vram_pin	,	F_17
radeon_gart_fini	,	F_27
rv370_debugfs_pcie_gart_info_init	,	F_12
count	,	V_311
RADEON_PCIE_LC_LINK_WIDTH_RD_SHIFT	,	V_170
gart	,	V_9
G_000E40_GUI_ACTIVE	,	F_44
"PCIE_TX_GART_END_HI 0x%08x\n"	,	L_17
DRM_ERROR	,	F_13
RADEON_PCIE_LC_RECONFIG_LATER	,	V_173
r100_cs_packet_parse	,	F_85
RADEON_PCIE_LC_SHORT_RECONFIG_EN	,	V_174
RADEON_CP_RB_WPTR	,	V_143
radeon_boot_test_post_card	,	F_138
PACKET3_3D_DRAW_INDX	,	V_315
cmask_filp	,	V_232
rv370_pcie_gart_init	,	F_9
R300_TX_FORMAT_FL_R16G16B16A16	,	V_269
private	,	V_180
RADEON_CFG_ATI_REV_A11	,	V_115
r100_mc_resume	,	F_60
is_atom_bios	,	V_345
R300_RB2D_DSTCACHE_MODE	,	V_125
RADEON_IS_AGP	,	V_156
RADEON_PCIE_TX_GART_BASE	,	V_33
scratch_reg	,	V_59
gtt_end	,	V_28
asic	,	V_19
RADEON_PCIE_TX_GART_START_HI	,	V_31
radeon_gem_fini	,	F_123
R100_TRACK_COMP_DXT35	,	V_278
RADEON_DST_PITCH_OFFSET	,	V_201
R300_TXO_MACRO_TILE	,	V_218
radeon_gart_table_vram_alloc	,	F_14
R300_RB3D_ZCACHE_CTLSTAT	,	V_47
R300_TX_FORMAT_D3DMFT_CxV8U8	,	V_258
RADEON_PCIE_TX_GART_ERROR	,	V_37
dev_private	,	V_183
"failed to reset GPU\n"	,	L_10
R300_PIPE_COUNT_RV350	,	V_70
"radeon: %d quad pipes, %d Z pipes initialized.\n"	,	L_8
gb_tile_config	,	V_63
pci_save_state	,	F_50
tex_coord_type	,	V_245
R300_WR_COMP_ENABLE	,	V_294
family	,	V_111
S_000148_MC_FB_TOP	,	F_94
"Invalid color buffer format (%d) !\n"	,	L_22
S_00014C_MC_AGP_TOP	,	F_92
"Forbidden bit TXFORMAT_MSB\n"	,	L_25
ENOMEM	,	V_322
R300_GB_MSPOS1	,	V_93
R300_GB_MSPOS0	,	V_84
S_00000D_FORCE_VIP	,	F_99
rptr	,	V_132
RADEON_IS_PCIE	,	V_160
R300_DST_PIPE_CONFIG	,	V_77
radeon_gtt_location	,	F_64
tmp	,	V_3
RADEON_PCIE_TX_DISCARD_RD_ADDR_LO	,	V_34
ib	,	V_196
R_000170_AGP_BASE	,	V_333
pitch	,	V_238
ddev	,	V_343
likely	,	F_22
radeon_bo_kunmap	,	F_23
G_000E40_GA_BUSY	,	F_58
r100_enable_bm	,	F_57
RADEON_SW_INT_FIRE	,	V_62
R300_MS_Y2_SHIFT	,	V_90
R300_MS_X4_SHIFT	,	V_96
r100_cs_track	,	V_194
RADEON_PCIE_TX_GART_EN	,	V_38
RADEON_NB_TOM	,	V_154
vram_width	,	V_150
R100_TRACK_COMP_NONE	,	V_250
r100_cs_parse_packet0	,	F_86
lobj	,	V_210
R_0000F0_RBBM_SOFT_RESET	,	V_144
DRM_INFO	,	F_19
status	,	V_136
RADEON_PCIE_LC_RECONFIG_NOW	,	V_172
z_enabled	,	V_240
R_000148_MC_FB_LOCATION	,	V_336
"failed initializing IB (%d).\n"	,	L_34
chunks	,	V_328
r100_cs_track_clear	,	F_84
save	,	V_135
RADEON_ISYNC_WAIT_IDLEGUI	,	V_74
R300_MSBD0_X_SHIFT	,	V_92
"PCIE_TX_GART_CNTL 0x%08x\n"	,	L_12
R300_DEPTHMACROTILE_ENABLE	,	V_241
"Failed to wait GUI idle while "	,	L_5
"Invalid z buffer format (%d) !\n"	,	L_23
radeon_scratch_init	,	F_133
table	,	V_10
r300_mc_program	,	F_89
radeon_fence_driver_init	,	F_142
gart_set_page	,	V_21
RADEON_GPU_PAGE_MASK	,	V_29
"Failed to wait MC idle while "	,	L_7
RADEON_TILING_MICRO_SQUARE	,	V_221
R300_TX_FORMAT_Y16X16	,	V_261
"GPU reset failed ! (0xE40=0x%08X, 0x7C0=0x%08X)\n"	,	L_35
rbbm_status	,	V_128
R300_PTE_WRITEABLE	,	V_14
length_dw	,	V_330
PACKET3_3D_LOAD_VBPNTR	,	V_307
r100_vga_render_disable	,	F_132
r100_mc_stop	,	F_48
RADEON_TILING_MICRO	,	V_219
r100_cp_disable	,	F_116
"Failed to wait MC idle before programming MC.\n"	,	L_32
R300_GA_DEADLOCK_CNTL	,	V_102
r100_cs_dump_packet	,	F_75
R300_BACK_PTYPE_TRIANGE	,	V_106
num_levels	,	V_285
S_0000F0_SOFT_RESET_CP	,	F_55
minor	,	V_182
RADEON_RB_RPTR_WR_ENA	,	V_141
gtt_base_align	,	V_155
gpu_offset	,	V_211
rv370_debugfs_pcie_gart_info	,	F_68
r100_cs_packet_next_reloc	,	F_77
R300_MS_X3_SHIFT	,	V_94
R300_MS_Y3_SHIFT	,	V_95
roundup_h	,	V_280
rv370_pcie_gart_fini	,	F_26
pdev	,	V_120
R300_PIPE_COUNT_R300	,	V_67
R300_PIPE_COUNT_R420	,	V_69
"PCIE_TX_GART_BASE 0x%08x\n"	,	L_13
mb	,	F_4
u32	,	T_4
mc	,	V_26
tiling_flags	,	V_216
R_00015C_AGP_BASE_2	,	V_335
agp_base	,	V_334
R300_TX_FORMAT_FL_I16A16	,	V_262
vram_is_ddr	,	V_147
R300_PIPE_COUNT_R420_3P	,	V_68
r100_bm_disable	,	F_51
R300_TX_FORMAT_W8Z8Y8X8	,	V_265
r100_packet3_load_vbpntr	,	F_79
cpp	,	V_239
r300_mc_init	,	F_61
roundup_w	,	V_279
PACKET3_3D_DRAW_IMMD_2	,	V_312
filp	,	V_233
RADEON_PCIE_LC_LINK_WIDTH_X0	,	V_161
aa_dirty	,	V_299
r300_gpu_init	,	F_39
RADEON_PCIE_LC_LINK_WIDTH_X1	,	V_162
r300_fini	,	F_119
RADEON_PCIE_LC_LINK_WIDTH_X2	,	V_163
R300_MSBD0_Y_SHIFT	,	V_91
RADEON_CONFIG_CNTL	,	V_113
RADEON_PCIE_LC_LINK_WIDTH_X4	,	V_164
R300_PIPE_AUTO_CONFIG	,	V_78
RADEON_PCIE_LC_LINK_WIDTH_X8	,	V_165
R300_GB_ENABLE	,	V_80
gtt_start	,	V_27
accel_working	,	V_346
R300_TX_FORMAT_X8	,	V_246
R300_PTE_READABLE	,	V_15
R300_TXO_MICRO_TILE_SQUARE	,	V_222
idx_value	,	V_198
rv370_pcie_gart_disable	,	F_20
pkt	,	V_189
"(%s:%d) RBBM_STATUS=0x%08X\n"	,	L_9
radeon_fence_driver_fini	,	F_127
R300_MS_Y1_SHIFT	,	V_88
R300_GA_ROUND_MODE	,	V_107
R300_RB3D_DC_FLUSH	,	V_46
num_cb	,	V_234
r300_packet0_check	,	F_72
R300_GA_FASTSYNC_CNTL	,	V_103
writel	,	F_8
dev_warn	,	F_112
RADEON_ISYNC_ANY2D_IDLE3D	,	V_72
R300_MS_Y0_SHIFT	,	V_86
u64	,	T_5
RADEON_MC_STATUS	,	V_118
R300_MS_X5_SHIFT	,	V_98
S_0000F0_SOFT_RESET_GA	,	F_53
fence	,	V_42
r100_irq_disable	,	F_118
drm_info_node	,	V_178
RADEON_CRTC_GUI_TRIG_VLINE	,	V_200
R300_RE_SCISSORS_BR	,	V_44
rv370_get_pcie_lanes	,	F_67
radeon_agp_init	,	F_140
CONFIG_DEBUG_FS	,	V_184
r100_cs_track_check_pkt3_indx_buffer	,	F_80
R300_GB_TILE_CONFIG	,	V_76
vram_start	,	V_35
PACKET0	,	F_31
lanes	,	V_157
"Unknown packet type %d !\n"	,	L_30
S_00000D_FORCE_VAP	,	F_100
defined	,	F_70
hyperz_filp	,	V_290
height	,	V_284
R300_TX_FORMAT_Z5Y6X5	,	V_254
RADEON_PCIE_TX_GART_END_HI	,	V_32
radeon_asic_reset	,	F_111
"Disabling GPU acceleration\n"	,	L_37
radeon_update_bandwidth_info	,	F_65
r100_restore_sanity	,	F_134
node	,	V_179
link_width_cntl	,	V_158
use_pitch	,	V_286
R300_MS_Y5_SHIFT	,	V_99
max_indx	,	V_227
R300_TX_FORMAT_Z10Y11X11	,	V_264
radeon_combios_init	,	F_137
GFP_KERNEL	,	V_321
r100_ib_fini	,	F_122
device	,	V_121
r300_set_reg_safe	,	F_87
radeon_wb_disable	,	F_117
"RV370 PCIE GART already initialized\n"	,	L_1
r100_cs_packet_parse_vline	,	F_74
PACKET3_NOP	,	V_320
R_00014C_MC_AGP_LOCATION	,	V_332
radeon_legacy_set_clock_gating	,	F_96
chunk_ib_idx	,	V_329
R300_TX_FORMAT_Y4X4	,	V_247
R300_TX_FORMAT_ATI2N	,	V_274
r100_pci_gart_fini	,	F_124
seq_printf	,	F_69
RADEON_CP_RB_RPTR	,	V_133
RADEON_HDP_READ_BUFFER_INVALIDATE	,	V_57
rdev	,	V_2
rv370_pcie_gart_tlb_flush	,	F_1
radeon_surface_init	,	F_114
reloc	,	V_193
radeon_combios_asic_init	,	F_113
"PCIE_TX_GART_START_HI 0x%08x\n"	,	L_15
R300_TILE_SIZE_16	,	V_65
gart_tlb_flush	,	V_20
radeon_atombios_fini	,	F_129
r100_gpu_lockup_update	,	F_45
aaresolve	,	V_302
radeon_dynclks	,	V_338
seq_file	,	V_175
R300_MS_X2_SHIFT	,	V_89
"No reloc for ib[%d]=0x%04X\n"	,	L_19
uint32_t	,	T_1
width_11	,	V_281
DRM_UDELAY	,	F_38
radeon_cs_packet	,	V_188
r300_asic_reset	,	F_47
r300_packet3_check	,	F_78
r300_reg_safe_bm	,	V_331
r100_set_common_regs	,	F_103
R100_TRACK_COMP_DXT1	,	V_273
radeon_ring_lock	,	F_33
RADEON_CP_CSQ_CNTL	,	V_139
radeon_bo_init	,	F_144
textures	,	V_223
radeon_device	,	V_1
RADEON_PCIE_TX_GART_UNMAPPED_ACCESS_DISCARD	,	V_24
mdelay	,	F_54
__iomem	,	T_3
R300_TX_FORMAT_W1Z5Y5X5	,	V_257
r300_errata	,	F_35
"PCIE_TX_GART_END_LO 0x%08x\n"	,	L_16
WREG32_PLL	,	F_101
RADEON_WAIT_3D_IDLECLEAN	,	V_50
gpu_lockup	,	V_145
PACKET3_3D_CLEAR_HIZ	,	V_317
"Invalid color buffer format (%d)!\n"	,	L_21
AVIVO_D1MODE_VLINE_START_END	,	V_199
r300_ring_start	,	F_32
R300_TX_FORMAT_G8R8_G8B8	,	V_260
RADEON_PCIE_TX_GART_END_LO	,	V_30
R300_TX_FORMAT_FL_R32G32B32A32	,	V_271
R300_DEPTHMICROTILE_TILED_SQUARE	,	V_243
WARN	,	F_10
tile_flags	,	V_197
RADEON_ISYNC_ANY3D_IDLE2D	,	V_73
radeon_bo_unpin	,	F_24
S_00000D_FORCE_CP	,	F_98
R300_MS_X0_SHIFT	,	V_85
"Failed to register debugfs file for PCIE gart !\n"	,	L_2
zb_dirty	,	V_214
r100_pci_gart_disable	,	F_110
idx	,	V_190
CHIP_RV530	,	V_304
R300_TX_FORMAT_W16Z16Y16X16	,	V_268
radeon_get_ib_value	,	F_73
R300_RB3D_COLOROFFSET3	,	V_206
R300_FAST_FILL_ENABLE	,	V_295
radeon_wb_fini	,	F_121
R300_RB3D_COLOROFFSET2	,	V_205
WREG32	,	F_40
CHIP_RV515	,	V_228
R300_RB3D_COLOROFFSET1	,	V_204
R300_TXO_MICRO_TILE	,	V_220
R300_RB3D_COLOROFFSET0	,	V_203
printk	,	F_42
immd_dwords	,	V_310
radeon_irq_kms_init	,	F_143
CHIP_ERRATA_R300_CG	,	V_116
dev_err	,	F_16
r300_suspend	,	F_115
R300_COLOR_MICROTILE_ENABLE	,	V_236
kzalloc	,	F_83
RADEON_IS_IGP	,	V_153
RADEON_PCIE_TX_GART_INVALIDATE_TLB	,	V_6
mask	,	V_159
R300_TX_FORMAT_DXT5	,	V_277
R300_TX_FORMAT_DXT3	,	V_276
R300_TX_FORMAT_DXT1	,	V_272
r300_gpu_is_lockup	,	F_43
"Expecting combios for RS400/RS480 GPU\n"	,	L_36
RADEON_PCIE_LC_LINK_WIDTH_RD_MASK	,	V_169
radeon_cs_parser	,	V_186
R300_MC_IDLE	,	V_119
ptr	,	V_8
R300_TX_FORMAT_Z6Y5X5	,	V_255
r100_mc_save	,	V_134
RADEON_MEM_CNTL	,	V_148
R300_RB3D_AARESOLVE_CTL	,	V_301
S_000148_MC_FB_START	,	F_93
R_000E40_RBBM_STATUS	,	V_129
PACKET3_3D_DRAW_VBUF	,	V_313
S_00014C_MC_AGP_START	,	F_91
"programming pipes. Bad things might happen.\n"	,	L_6
base	,	V_146
R300_ZC_FLUSH	,	V_48
num_gb_pipes	,	V_66
R300_HIZ_ENABLE	,	V_292
uint64_t	,	T_2
RADEON_GEN_INT_STATUS	,	V_61
dev_info	,	F_49
rv370_set_pcie_lanes	,	F_66
pci_restore_state	,	F_56
radeon_wb_init	,	F_105
drm_device	,	V_181
"PCIE_TX_GART_ERROR 0x%08x\n"	,	L_18
rv370_pcie_gart_info_list	,	V_185
R300_COLOR_TILE_ENABLE	,	V_235
blend_read_enable	,	V_296
radeon_vram_location	,	F_63
"No VRAM object for PCIE GART.\n"	,	L_3
R300_ZC_FREE	,	V_82
R300_DC_DC_DISABLE_IGNORE_PE	,	V_127
R300_GEOMETRY_ROUND_NEAREST	,	V_108
zb	,	V_213
tex_dirty	,	V_224
aper_base	,	V_151
r300_resume	,	F_109
fail	,	V_229
PACKET3_3D_CLEAR_CMASK	,	V_319
radeon_ring_unlock_commit	,	F_34
__func__	,	V_138
R300_ZB_DEPTHOFFSET	,	V_212
CHIP_R420	,	V_275
CHIP_R300	,	V_112
PACKET_TYPE2	,	V_326
radeon_irq_kms_fini	,	F_126
PACKET_TYPE3	,	V_327
r300_startup	,	F_102
usec_timeout	,	V_117
R300_TX_FORMAT_Y8X8	,	V_253
PACKET_TYPE0	,	V_323
kfree	,	F_130
r100_gpu_cp_is_lockup	,	F_46
PACKET3_INDX_BUFFER	,	V_308
flags	,	V_152
R_0007C0_CP_STAT	,	V_342
RADEON_PCIE_LC_LINK_WIDTH_CNTL	,	V_168
enabled	,	V_244
r100_pci_gart_enable	,	F_104
R300_COLOR_MICROTILE_SQUARE_ENABLE	,	V_237
R300_RD_COMP_ENABLE	,	V_293
R300_DEPTHMICROTILE_TILED	,	V_242
r100_ib_init	,	F_108
gtt_size	,	V_39
R300_COLOR_ROUND_NEAREST	,	V_109
vap_alt_nverts	,	V_230
WREG32_PCIE	,	F_3
R300_TX_FORMAT_X16	,	V_251
R300_GB_AA_CONFIG	,	V_83
"Invalid RB3D_CCTL: Cannot enable CMASK.\n"	,	L_20
r100_irq_set	,	F_106
RADEON_CP_RB_RPTR_WR	,	V_142
EINVAL	,	V_13
robj	,	V_17
"Invalid texture format %u\n"	,	L_24
R300_TX_FORMAT_FL_I32A32	,	V_270
R300_MEM_NUM_CHANNELS_MASK	,	V_149
compress_format	,	V_249
width	,	V_283
PACKET3_3D_DRAW_IMMD	,	V_309
hdp_cntl	,	V_56
R300_MSBD1_SHIFT	,	V_100
num_z_pipes	,	V_123
table_size	,	V_18
data	,	V_177
rv370_pcie_gart_enable	,	F_15
table_addr	,	V_22
R300_ENABLE_TILING	,	V_64
r100_cs_track_check	,	F_81
lower_32_bits	,	F_6
lockup	,	V_130
RADEON_WAIT_UNTIL	,	V_49
CHIP_RV380	,	V_340
RADEON_CFG_ATI_REV_ID_MASK	,	V_114
RADEON_ISYNC_CNTL	,	V_71
RADEON_CP_RB_CNTL	,	V_140
RREG32_PLL	,	F_97
offset	,	V_208
maxy	,	V_231
radeon_ring_write	,	F_30
R300_TX_FORMAT_W4Z4Y4X4	,	V_256
reg_safe_bm_size	,	V_325
r100_pci_gart_init	,	F_145
r100_vram_init_sizes	,	F_62
radeon_get_clock_info	,	F_139
radeon_gart_restore	,	F_18
RADEON_PCIE_TX_GART_CNTL	,	V_5
RADEON_WAIT_2D_IDLECLEAN	,	V_51
r300_fence_ring_emit	,	F_29
R300_ZB_ZPASS_ADDR	,	V_288
R300_RB3D_DC_FREE	,	V_81
r300_mc_wait_for_idle	,	F_37
r100_cp_fini	,	F_120
radeon_get_bios	,	F_135
radeon_bo_fini	,	F_128
PACKET3_3D_DRAW_VBUF_2	,	V_314
r100_gui_wait_for_idle	,	F_41
ready	,	V_40
radeon_agp_disable	,	F_141
radeon_bo_reserve	,	F_21
radeon_gart_init	,	F_11
addr	,	V_7
track	,	V_195
zb_cb_clear	,	V_291
radeon_agp_fini	,	F_125
vram	,	V_11
radeon_debugfs_add_files	,	F_71
r100_debugfs_mc_info_init	,	F_90
RADEON_PCIE_LC_LINK_WIDTH_X16	,	V_167
RADEON_PCIE_LC_LINK_WIDTH_X12	,	V_166
CHIP_RV350	,	V_303
R_00000D_SCLK_CNTL	,	V_339
cb_dirty	,	V_209
radeon_bo_unreserve	,	F_25
r300	,	V_55
vtx_size	,	V_226
R300_FRONT_PTYPE_TRIANGE	,	V_105
KERN_ERR	,	V_305
height_11	,	V_282
"Forbidden register 0x%04X in cs at %d (val=%08x)\n"	,	L_26
