module wideexpr_00184(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = +($unsigned((ctrl[3]?1'sb0:2'sb01)));
  assign y1 = (ctrl[2]?+(-((((s4)>>>(3'b011))>>(-(5'sb01011)))<=((ctrl[1]?(s6)>>(3'b000):(2'sb00)&(2'sb01))))):(ctrl[3]?s2:$signed(s7)));
  assign y2 = {+(-(s5)),$signed(6'sb001100)};
  assign y3 = $signed(6'sb101000);
  assign y4 = (ctrl[6]?($signed((4'sb0000)>>({1'sb1,s3,s6,s7})))^(+(((6'sb001110)<<(s3))<<<((ctrl[5]?s4:s4)))):$signed(((ctrl[0]?s7:2'sb10))!=($signed((1'b1)!=(1'b1)))));
  assign y5 = ($signed(|((($signed(2'sb01))&((s6)<<(1'sb0)))<=(6'sb110101))))==(2'b01);
  assign y6 = (-(((u6)<<((2'sb00)>>>((ctrl[0]?(s3)>>(1'sb0):+(s1)))))>>>((ctrl[4]?-(u6):$signed((ctrl[0]?(ctrl[2]?s1:s7):(ctrl[7]?4'sb0100:s3)))))))&(4'sb0110);
  assign y7 = (ctrl[7]?$signed({1{(ctrl[3]?s2:(ctrl[7]?s6:{2{4'sb1010}}))}}):5'b11010);
endmodule
