# do AND_port.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:44 on Oct 17,2018
# vcom -work work AND_port.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package arriaii_atom_pack
# -- Loading package arriaii_components
# -- Compiling entity XOR_port
# -- Compiling architecture structure of XOR_port
# End time: 20:47:45 on Oct 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:47:45 on Oct 17,2018
# vcom -work work XOR_wf.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity XOR_port_vhd_vec_tst
# -- Compiling architecture XOR_port_arch of XOR_port_vhd_vec_tst
# End time: 20:47:45 on Oct 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L arriaii -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.XOR_port_vhd_vec_tst 
# Start time: 20:47:46 on Oct 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.xor_port_vhd_vec_tst(xor_port_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading arriaii.arriaii_atom_pack(body)
# Loading arriaii.arriaii_components
# Loading work.xor_port(structure)
# Loading ieee.std_logic_arith(body)
# Loading arriaii.arriaii_io_obuf(arch)
# Loading arriaii.arriaii_io_ibuf(arch)
# Loading arriaii.arriaii_lcell_comb(vital_lcell_comb)
# after#29
# End time: 20:47:48 on Oct 17,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
