# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do uart_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying /home/manuel/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/manuel/fpga/uart {/home/manuel/fpga/uart/rx.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:01:11 on Mar 14,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/manuel/fpga/uart" /home/manuel/fpga/uart/rx.v 
# -- Compiling module receiver
# 
# Top level modules:
# 	receiver
# End time: 20:01:11 on Mar 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/manuel/fpga/uart {/home/manuel/fpga/uart/tx.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:01:11 on Mar 14,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/manuel/fpga/uart" /home/manuel/fpga/uart/tx.v 
# -- Compiling module tx
# 
# Top level modules:
# 	tx
# End time: 20:01:11 on Mar 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/manuel/fpga/uart {/home/manuel/fpga/uart/top_loopback.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:01:11 on Mar 14,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/manuel/fpga/uart" /home/manuel/fpga/uart/top_loopback.v 
# -- Compiling module top_loopback
# 
# Top level modules:
# 	top_loopback
# End time: 20:01:11 on Mar 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/manuel/fpga/uart {/home/manuel/fpga/uart/debounce.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:01:11 on Mar 14,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/manuel/fpga/uart" /home/manuel/fpga/uart/debounce.v 
# -- Compiling module debounce
# 
# Top level modules:
# 	debounce
# End time: 20:01:11 on Mar 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/manuel/fpga/uart {/home/manuel/fpga/uart/rxtx_tb.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:01:11 on Mar 14,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/manuel/fpga/uart" /home/manuel/fpga/uart/rxtx_tb.v 
# -- Compiling module top_loopback_tb
# 
# Top level modules:
# 	top_loopback_tb
# End time: 20:01:11 on Mar 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  rxtx_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" rxtx_tb 
# Start time: 20:01:11 on Mar 14,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error: (vopt-13130) Failed to find design unit 'rxtx_tb'.
#         Searched libraries:
#             altera_ver
#             lpm_ver
#             sgate_ver
#             altera_mf_ver
#             altera_lnsim_ver
#             fiftyfivenm_ver
#             rtl_work
#             work
#             work
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./uart_run_msim_rtl_verilog.do PAUSED at line 15
# End time: 20:01:55 on Mar 14,2025, Elapsed time: 0:00:44
# Errors: 1, Warnings: 1
