{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701919785781 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701919785798 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 19:29:45 2023 " "Processing started: Wed Dec 06 19:29:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701919785798 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701919785798 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_general -c lab_general " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_general -c lab_general" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701919785798 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701919786519 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701919786519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "validate_move.sv 2 2 " "Found 2 design units, including 2 entities, in source file validate_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 validate_move " "Found entity 1: validate_move" {  } { { "validate_move.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/validate_move.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701919811981 ""} { "Info" "ISGN_ENTITY_NAME" "2 validate_move_tb " "Found entity 2: validate_move_tb" {  } { { "validate_move.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/validate_move.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701919811981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701919811981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_move.sv 2 2 " "Found 2 design units, including 2 entities, in source file set_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 set_move " "Found entity 1: set_move" {  } { { "set_move.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/set_move.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701919811990 ""} { "Info" "ISGN_ENTITY_NAME" "2 set_move_tb " "Found entity 2: set_move_tb" {  } { { "set_move.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/set_move.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701919811990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701919811990 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "screen_handler.sv(116) " "Verilog HDL information at screen_handler.sv(116): always construct contains both blocking and non-blocking assignments" {  } { { "screen_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/screen_handler.sv" 116 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701919811998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screen_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file screen_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 screen_handler " "Found entity 1: screen_handler" {  } { { "screen_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/screen_handler.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701919811999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701919811999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file player_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player_handler " "Found entity 1: player_handler" {  } { { "player_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/player_handler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701919812008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701919812008 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "input_handler.sv(17) " "Verilog HDL information at input_handler.sv(17): always construct contains both blocking and non-blocking assignments" {  } { { "input_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/input_handler.sv" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701919812016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_handler.sv 2 2 " "Found 2 design units, including 2 entities, in source file input_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 input_handler " "Found entity 1: input_handler" {  } { { "input_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/input_handler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701919812017 ""} { "Info" "ISGN_ENTITY_NAME" "2 input_handler_tb " "Found entity 2: input_handler_tb" {  } { { "input_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/input_handler.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701919812017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701919812017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/DE1_SoC.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701919812030 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_tb " "Found entity 2: DE1_SoC_tb" {  } { { "DE1_SoC.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/DE1_SoC.sv" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701919812030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701919812030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tic_tac_toe.sv 1 1 " "Found 1 design units, including 1 entities, in source file tic_tac_toe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tic_tac_toe " "Found entity 1: tic_tac_toe" {  } { { "tic_tac_toe.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/tic_tac_toe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701919812041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701919812041 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset DE1_SoC.sv(42) " "Verilog HDL Implicit Net warning at DE1_SoC.sv(42): created implicit net for \"reset\"" {  } { { "DE1_SoC.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/DE1_SoC.sv" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701919812041 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_input DE1_SoC.sv(82) " "Verilog HDL Implicit Net warning at DE1_SoC.sv(82): created implicit net for \"clk_input\"" {  } { { "DE1_SoC.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/DE1_SoC.sv" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701919812042 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_player DE1_SoC.sv(103) " "Verilog HDL Implicit Net warning at DE1_SoC.sv(103): created implicit net for \"clk_player\"" {  } { { "DE1_SoC.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/DE1_SoC.sv" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701919812042 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_screen DE1_SoC.sv(107) " "Verilog HDL Implicit Net warning at DE1_SoC.sv(107): created implicit net for \"clk_screen\"" {  } { { "DE1_SoC.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/DE1_SoC.sv" 107 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701919812042 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable DE1_SoC.sv(122) " "Verilog HDL Implicit Net warning at DE1_SoC.sv(122): created implicit net for \"enable\"" {  } { { "DE1_SoC.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/DE1_SoC.sv" 122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701919812042 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_input tic_tac_toe.sv(34) " "Verilog HDL Implicit Net warning at tic_tac_toe.sv(34): created implicit net for \"clk_input\"" {  } { { "tic_tac_toe.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/tic_tac_toe.sv" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701919812042 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_player tic_tac_toe.sv(55) " "Verilog HDL Implicit Net warning at tic_tac_toe.sv(55): created implicit net for \"clk_player\"" {  } { { "tic_tac_toe.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/tic_tac_toe.sv" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701919812042 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_screen tic_tac_toe.sv(59) " "Verilog HDL Implicit Net warning at tic_tac_toe.sv(59): created implicit net for \"clk_screen\"" {  } { { "tic_tac_toe.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/tic_tac_toe.sv" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701919812042 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable tic_tac_toe.sv(80) " "Verilog HDL Implicit Net warning at tic_tac_toe.sv(80): created implicit net for \"enable\"" {  } { { "tic_tac_toe.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/tic_tac_toe.sv" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701919812042 ""}
{ "Error" "EVRFX_SV_IMPLICIT_PORT_CONNECTS_REQUIRE_BINDING" "fb DE1_SoC.sv(47) " "SystemVerilog error at DE1_SoC.sv(47): can't resolve implicit port connection(s) to instance \"fb\" without a module declaration or an extern equivalent" {  } { { "DE1_SoC.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/DE1_SoC.sv" 47 0 0 } }  } 0 10932 "SystemVerilog error at %2!s!: can't resolve implicit port connection(s) to instance \"%1!s!\" without a module declaration or an extern equivalent" 0 0 "Analysis & Synthesis" 0 -1 1701919812046 ""}
{ "Error" "EVRFX_VERI_PORT_NOT_DECLARED" "x screen_handler DE1_SoC.sv(114) " "Verilog HDL Module Instantiation error at DE1_SoC.sv(114): port \"x\" is not declared by module \"screen_handler\"" {  } { { "DE1_SoC.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/DE1_SoC.sv" 114 0 0 } }  } 0 10284 "Verilog HDL Module Instantiation error at %3!s!: port \"%1!s!\" is not declared by module \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701919812047 ""}
{ "Error" "EVRFX_VERI_PORT_NOT_DECLARED" "y screen_handler DE1_SoC.sv(116) " "Verilog HDL Module Instantiation error at DE1_SoC.sv(116): port \"y\" is not declared by module \"screen_handler\"" {  } { { "DE1_SoC.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/DE1_SoC.sv" 116 0 0 } }  } 0 10284 "Verilog HDL Module Instantiation error at %3!s!: port \"%1!s!\" is not declared by module \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701919812047 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/Desktop/EE371/Git-EE371/CSE371/lab6/output_files/lab_general.map.smsg " "Generated suppressed messages file /Desktop/EE371/Git-EE371/CSE371/lab6/output_files/lab_general.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701919812082 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "13170 " "Peak virtual memory: 13170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701919812164 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 06 19:30:12 2023 " "Processing ended: Wed Dec 06 19:30:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701919812164 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701919812164 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701919812164 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701919812164 ""}
