#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Jan  6 17:01:51 2025
# Process ID: 631530
# Current directory: /home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.runs/impl_1
# Command line: vivado -log Kintex_Golden_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Kintex_Golden_wrapper.tcl -notrace
# Log file: /home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.runs/impl_1/Kintex_Golden_wrapper.vdi
# Journal file: /home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source Kintex_Golden_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/src/ip/generic_regs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
Command: link_design -top Kintex_Golden_wrapper -part xcku11p-ffva1156-2-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcku11p-ffva1156-2-i
Netlist sorting complete. Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2705.648 ; gain = 0.000 ; free physical = 9393 ; free virtual = 25835
INFO: [Netlist 29-17] Analyzing 948 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_axi_cdma_0_0/Kintex_Golden_axi_cdma_0_0.xdc] for cell 'Kintex_Golden_i/axi_cdma_0/U0'
Finished Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_axi_cdma_0_0/Kintex_Golden_axi_cdma_0_0.xdc] for cell 'Kintex_Golden_i/axi_cdma_0/U0'
Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_axi_hwicap_0_0/Kintex_Golden_axi_hwicap_0_0.xdc] for cell 'Kintex_Golden_i/axi_hwicap_0/U0'
Finished Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_axi_hwicap_0_0/Kintex_Golden_axi_hwicap_0_0.xdc] for cell 'Kintex_Golden_i/axi_hwicap_0/U0'
Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_axi_quad_spi_0_0/Kintex_Golden_axi_quad_spi_0_0_board.xdc] for cell 'Kintex_Golden_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_axi_quad_spi_0_0/Kintex_Golden_axi_quad_spi_0_0_board.xdc] for cell 'Kintex_Golden_i/axi_quad_spi_0/U0'
Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_axi_quad_spi_0_0/Kintex_Golden_axi_quad_spi_0_0.xdc] for cell 'Kintex_Golden_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_axi_quad_spi_0_0/Kintex_Golden_axi_quad_spi_0_0.xdc] for cell 'Kintex_Golden_i/axi_quad_spi_0/U0'
Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_axi_uartlite_0_0/Kintex_Golden_axi_uartlite_0_0_board.xdc] for cell 'Kintex_Golden_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_axi_uartlite_0_0/Kintex_Golden_axi_uartlite_0_0_board.xdc] for cell 'Kintex_Golden_i/axi_uartlite_0/U0'
Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_axi_uartlite_0_0/Kintex_Golden_axi_uartlite_0_0.xdc] for cell 'Kintex_Golden_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_axi_uartlite_0_0/Kintex_Golden_axi_uartlite_0_0.xdc] for cell 'Kintex_Golden_i/axi_uartlite_0/U0'
Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_mdm_1_0/Kintex_Golden_mdm_1_0.xdc] for cell 'Kintex_Golden_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_mdm_1_0/Kintex_Golden_mdm_1_0.xdc:51]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3332.316 ; gain = 393.281 ; free physical = 8957 ; free virtual = 25402
Finished Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_mdm_1_0/Kintex_Golden_mdm_1_0.xdc] for cell 'Kintex_Golden_i/mdm_1/U0'
Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_microblaze_0_0/Kintex_Golden_microblaze_0_0.xdc] for cell 'Kintex_Golden_i/microblaze_0/U0'
Finished Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_microblaze_0_0/Kintex_Golden_microblaze_0_0.xdc] for cell 'Kintex_Golden_i/microblaze_0/U0'
Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_microblaze_0_axi_intc_0/Kintex_Golden_microblaze_0_axi_intc_0.xdc] for cell 'Kintex_Golden_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_microblaze_0_axi_intc_0/Kintex_Golden_microblaze_0_axi_intc_0.xdc] for cell 'Kintex_Golden_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_proc_sys_reset_0_0/Kintex_Golden_proc_sys_reset_0_0_board.xdc] for cell 'Kintex_Golden_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_proc_sys_reset_0_0/Kintex_Golden_proc_sys_reset_0_0_board.xdc] for cell 'Kintex_Golden_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_proc_sys_reset_0_0/Kintex_Golden_proc_sys_reset_0_0.xdc] for cell 'Kintex_Golden_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_proc_sys_reset_0_0/Kintex_Golden_proc_sys_reset_0_0.xdc] for cell 'Kintex_Golden_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_util_ds_buf_0_0/Kintex_Golden_util_ds_buf_0_0_board.xdc] for cell 'Kintex_Golden_i/util_ds_buf_0/U0'
Finished Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_util_ds_buf_0_0/Kintex_Golden_util_ds_buf_0_0_board.xdc] for cell 'Kintex_Golden_i/util_ds_buf_0/U0'
Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_xdma_0_0/ip_0/ip_0/synth/Kintex_Golden_xdma_0_0_pcie4_ip_gt.xdc] for cell 'Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst'
Finished Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_xdma_0_0/ip_0/ip_0/synth/Kintex_Golden_xdma_0_0_pcie4_ip_gt.xdc] for cell 'Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst'
Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc] for cell 'Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst'
Finished Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x1y0.xdc] for cell 'Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst'
Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_xdma_0_0/Kintex_Golden_xdma_0_0_board.xdc] for cell 'Kintex_Golden_i/xdma_0/inst'
Finished Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_xdma_0_0/Kintex_Golden_xdma_0_0_board.xdc] for cell 'Kintex_Golden_i/xdma_0/inst'
Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_xdma_0_0/source/Kintex_Golden_xdma_0_0_pcie4_uscaleplus_ip.xdc] for cell 'Kintex_Golden_i/xdma_0/inst'
Finished Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_xdma_0_0/source/Kintex_Golden_xdma_0_0_pcie4_uscaleplus_ip.xdc] for cell 'Kintex_Golden_i/xdma_0/inst'
Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/constrs_1/imports/constraints/Kintex_PCIe_QSPI.xdc]
Finished Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/constrs_1/imports/constraints/Kintex_PCIe_QSPI.xdc]
Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_axi_hwicap_0_0/Kintex_Golden_axi_hwicap_0_0_clocks.xdc] for cell 'Kintex_Golden_i/axi_hwicap_0/U0'
Finished Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_axi_hwicap_0_0/Kintex_Golden_axi_hwicap_0_0_clocks.xdc] for cell 'Kintex_Golden_i/axi_hwicap_0/U0'
Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_auto_us_0/Kintex_Golden_auto_us_0_clocks.xdc] for cell 'Kintex_Golden_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_auto_us_0/Kintex_Golden_auto_us_0_clocks.xdc] for cell 'Kintex_Golden_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_auto_ds_0/Kintex_Golden_auto_ds_0_clocks.xdc] for cell 'Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_auto_ds_0/Kintex_Golden_auto_ds_0_clocks.xdc] for cell 'Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst'
Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_auto_ds_1/Kintex_Golden_auto_ds_1_clocks.xdc] for cell 'Kintex_Golden_i/axi_interconnect_0/m02_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_auto_ds_1/Kintex_Golden_auto_ds_1_clocks.xdc] for cell 'Kintex_Golden_i/axi_interconnect_0/m02_couplers/auto_ds/inst'
Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_auto_ds_2/Kintex_Golden_auto_ds_2_clocks.xdc] for cell 'Kintex_Golden_i/axi_interconnect_0/m03_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_auto_ds_2/Kintex_Golden_auto_ds_2_clocks.xdc] for cell 'Kintex_Golden_i/axi_interconnect_0/m03_couplers/auto_ds/inst'
Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_axi_quad_spi_0_0/Kintex_Golden_axi_quad_spi_0_0_clocks.xdc] for cell 'Kintex_Golden_i/axi_quad_spi_0/U0'
INFO: [Timing 38-2] Deriving generated clocks [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_axi_quad_spi_0_0/Kintex_Golden_axi_quad_spi_0_0_clocks.xdc:51]
Finished Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_axi_quad_spi_0_0/Kintex_Golden_axi_quad_spi_0_0_clocks.xdc] for cell 'Kintex_Golden_i/axi_quad_spi_0/U0'
Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_microblaze_0_axi_intc_0/Kintex_Golden_microblaze_0_axi_intc_0_clocks.xdc] for cell 'Kintex_Golden_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_microblaze_0_axi_intc_0/Kintex_Golden_microblaze_0_axi_intc_0_clocks.xdc] for cell 'Kintex_Golden_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_auto_us_1/Kintex_Golden_auto_us_1_clocks.xdc] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_auto_us_1/Kintex_Golden_auto_us_1_clocks.xdc] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst'
Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_auto_ds_3/Kintex_Golden_auto_ds_3_clocks.xdc] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_auto_ds_3/Kintex_Golden_auto_ds_3_clocks.xdc] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst'
Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_auto_ds_4/Kintex_Golden_auto_ds_4_clocks.xdc] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_auto_ds_4/Kintex_Golden_auto_ds_4_clocks.xdc] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst'
Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_auto_ds_5/Kintex_Golden_auto_ds_5_clocks.xdc] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_auto_ds_5/Kintex_Golden_auto_ds_5_clocks.xdc] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst'
Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_auto_ds_6/Kintex_Golden_auto_ds_6_clocks.xdc] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_auto_ds_6/Kintex_Golden_auto_ds_6_clocks.xdc] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst'
Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_auto_ds_7/Kintex_Golden_auto_ds_7_clocks.xdc] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_auto_ds_7/Kintex_Golden_auto_ds_7_clocks.xdc] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst'
Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_auto_ds_8/Kintex_Golden_auto_ds_8_clocks.xdc] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_auto_ds_8/Kintex_Golden_auto_ds_8_clocks.xdc] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst'
Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_auto_ds_9/Kintex_Golden_auto_ds_9_clocks.xdc] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_auto_ds_9/Kintex_Golden_auto_ds_9_clocks.xdc] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst'
Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_xdma_0_0/ip_0/Kintex_Golden_xdma_0_0_pcie4_ip_board.xdc] for cell 'Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst'
Finished Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_xdma_0_0/ip_0/Kintex_Golden_xdma_0_0_pcie4_ip_board.xdc] for cell 'Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst'
Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_xdma_0_0/ip_0/synth/Kintex_Golden_xdma_0_0_pcie4_ip_late.xdc] for cell 'Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]'. [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_xdma_0_0/ip_0/synth/Kintex_Golden_xdma_0_0_pcie4_ip_late.xdc:63]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_xdma_0_0/ip_0/synth/Kintex_Golden_xdma_0_0_pcie4_ip_late.xdc:63]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]]'. [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_xdma_0_0/ip_0/synth/Kintex_Golden_xdma_0_0_pcie4_ip_late.xdc:63]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_xdma_0_0/ip_0/synth/Kintex_Golden_xdma_0_0_pcie4_ip_late.xdc:63]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-5201] set_clock_groups: cannot set the clock group when only one non-empty group remains. [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_xdma_0_0/ip_0/synth/Kintex_Golden_xdma_0_0_pcie4_ip_late.xdc:63]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]'. [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_xdma_0_0/ip_0/synth/Kintex_Golden_xdma_0_0_pcie4_ip_late.xdc:64]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_xdma_0_0/ip_0/synth/Kintex_Golden_xdma_0_0_pcie4_ip_late.xdc:64]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]]'. [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_xdma_0_0/ip_0/synth/Kintex_Golden_xdma_0_0_pcie4_ip_late.xdc:64]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_xdma_0_0/ip_0/synth/Kintex_Golden_xdma_0_0_pcie4_ip_late.xdc:64]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-5201] set_clock_groups: cannot set the clock group when only one non-empty group remains. [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_xdma_0_0/ip_0/synth/Kintex_Golden_xdma_0_0_pcie4_ip_late.xdc:64]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]'. [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_xdma_0_0/ip_0/synth/Kintex_Golden_xdma_0_0_pcie4_ip_late.xdc:67]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_xdma_0_0/ip_0/synth/Kintex_Golden_xdma_0_0_pcie4_ip_late.xdc:67]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]]'. [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_xdma_0_0/ip_0/synth/Kintex_Golden_xdma_0_0_pcie4_ip_late.xdc:67]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_xdma_0_0/ip_0/synth/Kintex_Golden_xdma_0_0_pcie4_ip_late.xdc:67]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-5201] set_clock_groups: cannot set the clock group when only one non-empty group remains. [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_xdma_0_0/ip_0/synth/Kintex_Golden_xdma_0_0_pcie4_ip_late.xdc:67]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]'. [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_xdma_0_0/ip_0/synth/Kintex_Golden_xdma_0_0_pcie4_ip_late.xdc:68]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_xdma_0_0/ip_0/synth/Kintex_Golden_xdma_0_0_pcie4_ip_late.xdc:68]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]]'. [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_xdma_0_0/ip_0/synth/Kintex_Golden_xdma_0_0_pcie4_ip_late.xdc:68]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_xdma_0_0/ip_0/synth/Kintex_Golden_xdma_0_0_pcie4_ip_late.xdc:68]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-5201] set_clock_groups: cannot set the clock group when only one non-empty group remains. [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_xdma_0_0/ip_0/synth/Kintex_Golden_xdma_0_0_pcie4_ip_late.xdc:68]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]'. [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_xdma_0_0/ip_0/synth/Kintex_Golden_xdma_0_0_pcie4_ip_late.xdc:75]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_xdma_0_0/ip_0/synth/Kintex_Golden_xdma_0_0_pcie4_ip_late.xdc:75]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]]'. [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_xdma_0_0/ip_0/synth/Kintex_Golden_xdma_0_0_pcie4_ip_late.xdc:75]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_xdma_0_0/ip_0/synth/Kintex_Golden_xdma_0_0_pcie4_ip_late.xdc:75]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-5201] set_clock_groups: cannot set the clock group when only one non-empty group remains. [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_xdma_0_0/ip_0/synth/Kintex_Golden_xdma_0_0_pcie4_ip_late.xdc:75]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]'. [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_xdma_0_0/ip_0/synth/Kintex_Golden_xdma_0_0_pcie4_ip_late.xdc:76]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_xdma_0_0/ip_0/synth/Kintex_Golden_xdma_0_0_pcie4_ip_late.xdc:76]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]]'. [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_xdma_0_0/ip_0/synth/Kintex_Golden_xdma_0_0_pcie4_ip_late.xdc:76]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_xdma_0_0/ip_0/synth/Kintex_Golden_xdma_0_0_pcie4_ip_late.xdc:76]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-5201] set_clock_groups: cannot set the clock group when only one non-empty group remains. [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_xdma_0_0/ip_0/synth/Kintex_Golden_xdma_0_0_pcie4_ip_late.xdc:76]
Finished Parsing XDC File [/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/bd/Kintex_Golden/ip/Kintex_Golden_xdma_0_0/ip_0/synth/Kintex_Golden_xdma_0_0_pcie4_ip_late.xdc] for cell 'Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'Kintex_Golden_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/imports/Kintex_P3_Golden_script/vitis/output/kintex_upgrade_010100.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3857.438 ; gain = 0.000 ; free physical = 8993 ; free virtual = 25440
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 421 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 37 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 146 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances
  RAM32X1S => RAM32X1S (RAMS32): 9 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 8 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances

35 Infos, 22 Warnings, 18 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 3857.438 ; gain = 1740.680 ; free physical = 8993 ; free virtual = 25440
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku11p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku11p'
INFO: [Common 17-86] Your Implementation license expires in 6 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3857.438 ; gain = 0.000 ; free physical = 8978 ; free virtual = 25426

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 119d6cfc4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3857.438 ; gain = 0.000 ; free physical = 8933 ; free virtual = 25381

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 99 inverter(s) to 15501 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12b3d086c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3857.438 ; gain = 0.000 ; free physical = 8825 ; free virtual = 25274
INFO: [Opt 31-389] Phase Retarget created 1092 cells and removed 2558 cells
INFO: [Opt 31-1021] In phase Retarget, 245 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 141 inverter(s) to 214 load pin(s).
Phase 2 Constant propagation | Checksum: f58ab1b6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3857.438 ; gain = 0.000 ; free physical = 8822 ; free virtual = 25271
INFO: [Opt 31-389] Phase Constant propagation created 3514 cells and removed 7613 cells
INFO: [Opt 31-1021] In phase Constant propagation, 241 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11db6384e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3857.438 ; gain = 0.000 ; free physical = 8819 ; free virtual = 25269
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 10483 cells
INFO: [Opt 31-1021] In phase Sweep, 969 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 11db6384e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3857.438 ; gain = 0.000 ; free physical = 8819 ; free virtual = 25268
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 11db6384e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3857.438 ; gain = 0.000 ; free physical = 8819 ; free virtual = 25268
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 9bde0be8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3857.438 ; gain = 0.000 ; free physical = 8819 ; free virtual = 25268
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 331 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            1092  |            2558  |                                            245  |
|  Constant propagation         |            3514  |            7613  |                                            241  |
|  Sweep                        |               0  |           10483  |                                            969  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                            331  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3857.438 ; gain = 0.000 ; free physical = 8818 ; free virtual = 25266
Ending Logic Optimization Task | Checksum: 125731445

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3857.438 ; gain = 0.000 ; free physical = 8818 ; free virtual = 25266

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 3 BRAM(s) out of a total of 67 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 21 Total Ports: 134
Ending PowerOpt Patch Enables Task | Checksum: 136ef3f9d

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.34 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7822 ; free virtual = 24393
Ending Power Optimization Task | Checksum: 136ef3f9d

Time (s): cpu = 00:00:47 ; elapsed = 00:00:44 . Memory (MB): peak = 5144.461 ; gain = 1287.023 ; free physical = 7871 ; free virtual = 24442

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 136ef3f9d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7871 ; free virtual = 24442

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7875 ; free virtual = 24446
Ending Netlist Obfuscation Task | Checksum: 16b2ba0ad

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7875 ; free virtual = 24446
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 22 Warnings, 18 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:07 ; elapsed = 00:00:59 . Memory (MB): peak = 5144.461 ; gain = 1287.023 ; free physical = 7875 ; free virtual = 24446
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7826 ; free virtual = 24407
INFO: [Common 17-1381] The checkpoint '/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.runs/impl_1/Kintex_Golden_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7827 ; free virtual = 24415
INFO: [runtcl-4] Executing : report_drc -file Kintex_Golden_wrapper_drc_opted.rpt -pb Kintex_Golden_wrapper_drc_opted.pb -rpx Kintex_Golden_wrapper_drc_opted.rpx
Command: report_drc -file Kintex_Golden_wrapper_drc_opted.rpt -pb Kintex_Golden_wrapper_drc_opted.pb -rpx Kintex_Golden_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.runs/impl_1/Kintex_Golden_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku11p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku11p'
INFO: [Common 17-86] Your Implementation license expires in 6 day(s)
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7812 ; free virtual = 24401
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d67807ef

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7812 ; free virtual = 24401
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7812 ; free virtual = 24401

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bd3e6aa5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7787 ; free virtual = 24382

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10e5db1d0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7678 ; free virtual = 24282

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10e5db1d0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7682 ; free virtual = 24285
Phase 1 Placer Initialization | Checksum: 10e5db1d0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7678 ; free virtual = 24280

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 163a2fe46

Time (s): cpu = 00:00:38 ; elapsed = 00:00:16 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7632 ; free virtual = 24237

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 23475f011

Time (s): cpu = 00:00:39 ; elapsed = 00:00:16 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7633 ; free virtual = 24237

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 23475f011

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7610 ; free virtual = 24214

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1dbd56147

Time (s): cpu = 00:00:41 ; elapsed = 00:00:17 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7596 ; free virtual = 24200

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1dbd56147

Time (s): cpu = 00:00:41 ; elapsed = 00:00:17 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7596 ; free virtual = 24200
Phase 2.1.1 Partition Driven Placement | Checksum: 1dbd56147

Time (s): cpu = 00:00:41 ; elapsed = 00:00:17 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7608 ; free virtual = 24212
Phase 2.1 Floorplanning | Checksum: 1dbd56147

Time (s): cpu = 00:00:41 ; elapsed = 00:00:17 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7608 ; free virtual = 24212

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2262 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 944 nets or cells. Created 0 new cell, deleted 944 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7566 ; free virtual = 24175

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            944  |                   944  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            944  |                   944  |           0  |           3  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1320f3f8b

Time (s): cpu = 00:01:47 ; elapsed = 00:00:40 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7574 ; free virtual = 24183
Phase 2.2 Global Placement Core | Checksum: 141dc157d

Time (s): cpu = 00:01:49 ; elapsed = 00:00:41 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7579 ; free virtual = 24188
Phase 2 Global Placement | Checksum: 141dc157d

Time (s): cpu = 00:01:49 ; elapsed = 00:00:41 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7603 ; free virtual = 24212

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 185d81c9d

Time (s): cpu = 00:01:52 ; elapsed = 00:00:42 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7599 ; free virtual = 24209

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2597ffcfb

Time (s): cpu = 00:01:55 ; elapsed = 00:00:44 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7593 ; free virtual = 24203

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b9048384

Time (s): cpu = 00:01:56 ; elapsed = 00:00:45 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7595 ; free virtual = 24206

Phase 3.4 Small Shape DP

Phase 3.4.1 Small Shape Clustering
Phase 3.4.1 Small Shape Clustering | Checksum: 18f8d726e

Time (s): cpu = 00:02:00 ; elapsed = 00:00:48 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7554 ; free virtual = 24165

Phase 3.4.2 Flow Legalize Slice Clusters
Phase 3.4.2 Flow Legalize Slice Clusters | Checksum: 25f8e50de

Time (s): cpu = 00:02:01 ; elapsed = 00:00:49 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7553 ; free virtual = 24164

Phase 3.4.3 Slice Area Swap
Phase 3.4.3 Slice Area Swap | Checksum: 1dec1fc44

Time (s): cpu = 00:02:04 ; elapsed = 00:00:51 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7522 ; free virtual = 24133
Phase 3.4 Small Shape DP | Checksum: 1c93baba0

Time (s): cpu = 00:02:12 ; elapsed = 00:00:54 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7549 ; free virtual = 24160

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 1c248c5b3

Time (s): cpu = 00:02:13 ; elapsed = 00:00:56 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7550 ; free virtual = 24161

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 13db2edc8

Time (s): cpu = 00:02:13 ; elapsed = 00:00:56 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7550 ; free virtual = 24162
Phase 3 Detail Placement | Checksum: 13db2edc8

Time (s): cpu = 00:02:13 ; elapsed = 00:00:56 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7550 ; free virtual = 24162

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17a17a0a5

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.736 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bc4f3fd0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7558 ; free virtual = 24169
INFO: [Place 46-35] Processed net Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset, inserted BUFG to drive 2619 loads.
INFO: [Place 46-45] Replicated bufg driver Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg_replica
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1a0acfded

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7551 ; free virtual = 24163
Phase 4.1.1.1 BUFG Insertion | Checksum: 21968e170

Time (s): cpu = 00:02:29 ; elapsed = 00:01:02 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7553 ; free virtual = 24164
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.736. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1e88ca023

Time (s): cpu = 00:02:29 ; elapsed = 00:01:02 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7553 ; free virtual = 24164
Phase 4.1 Post Commit Optimization | Checksum: 1e88ca023

Time (s): cpu = 00:02:29 ; elapsed = 00:01:02 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7550 ; free virtual = 24162

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e88ca023

Time (s): cpu = 00:02:30 ; elapsed = 00:01:03 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7558 ; free virtual = 24170
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7528 ; free virtual = 24140

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 272dcb1ee

Time (s): cpu = 00:02:36 ; elapsed = 00:01:09 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7528 ; free virtual = 24140

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7528 ; free virtual = 24140
Phase 4.4 Final Placement Cleanup | Checksum: 2978b6b31

Time (s): cpu = 00:02:36 ; elapsed = 00:01:09 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7528 ; free virtual = 24140
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2978b6b31

Time (s): cpu = 00:02:36 ; elapsed = 00:01:09 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7528 ; free virtual = 24140
Ending Placer Task | Checksum: 24d7873d1

Time (s): cpu = 00:02:36 ; elapsed = 00:01:09 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7528 ; free virtual = 24140
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 22 Warnings, 18 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:41 ; elapsed = 00:01:12 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7643 ; free virtual = 24255
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7575 ; free virtual = 24253
INFO: [Common 17-1381] The checkpoint '/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.runs/impl_1/Kintex_Golden_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7637 ; free virtual = 24270
INFO: [runtcl-4] Executing : report_io -file Kintex_Golden_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.22 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7605 ; free virtual = 24238
INFO: [runtcl-4] Executing : report_utilization -file Kintex_Golden_wrapper_utilization_placed.rpt -pb Kintex_Golden_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Kintex_Golden_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.24 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7628 ; free virtual = 24265
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku11p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku11p'
INFO: [Common 17-86] Your Implementation license expires in 6 day(s)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 22 Warnings, 18 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7504 ; free virtual = 24206
INFO: [Common 17-1381] The checkpoint '/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.runs/impl_1/Kintex_Golden_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7556 ; free virtual = 24218
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku11p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku11p'
INFO: [Common 17-86] Your Implementation license expires in 6 day(s)
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d0dddb1d ConstDB: 0 ShapeSum: f24a86e9 RouteDB: 8a5011cb

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7372 ; free virtual = 24034
Phase 1 Build RT Design | Checksum: 125f7ab5a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7346 ; free virtual = 24010
Post Restoration Checksum: NetGraph: b332e4db NumContArr: 9cc523dd Constraints: 2cb1852c Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 17ca98de4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7354 ; free virtual = 24017

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 17ca98de4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7280 ; free virtual = 23943

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 17ca98de4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7280 ; free virtual = 23944

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1e2f2cc20

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7254 ; free virtual = 23918

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1c6b7fd37

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7222 ; free virtual = 23886
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.780  | TNS=0.000  | WHS=-0.432 | THS=-219.012|

Phase 2 Router Initialization | Checksum: 16b72dfc1

Time (s): cpu = 00:00:42 ; elapsed = 00:00:16 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7209 ; free virtual = 23873

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000893186 %
  Global Horizontal Routing Utilization  = 0.000796468 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 42657
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 36185
  Number of Partially Routed Nets     = 6472
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 244321536

Time (s): cpu = 00:00:54 ; elapsed = 00:00:20 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7188 ; free virtual = 23853

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 8535
 Number of Nodes with overlaps = 755
 Number of Nodes with overlaps = 96
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.247  | TNS=0.000  | WHS=-0.259 | THS=-1.060 |

Phase 4.1 Global Iteration 0 | Checksum: cf03d8a0

Time (s): cpu = 00:01:52 ; elapsed = 00:00:42 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7198 ; free virtual = 23864

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.247  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1572ea428

Time (s): cpu = 00:01:57 ; elapsed = 00:00:45 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7200 ; free virtual = 23866

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.247  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1885ec43f

Time (s): cpu = 00:02:00 ; elapsed = 00:00:48 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7196 ; free virtual = 23862
Phase 4 Rip-up And Reroute | Checksum: 1885ec43f

Time (s): cpu = 00:02:00 ; elapsed = 00:00:48 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7196 ; free virtual = 23862

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 16954f3e8

Time (s): cpu = 00:02:07 ; elapsed = 00:00:50 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7199 ; free virtual = 23865
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.247  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 16954f3e8

Time (s): cpu = 00:02:08 ; elapsed = 00:00:50 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7199 ; free virtual = 23865

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16954f3e8

Time (s): cpu = 00:02:08 ; elapsed = 00:00:51 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7199 ; free virtual = 23865
Phase 5 Delay and Skew Optimization | Checksum: 16954f3e8

Time (s): cpu = 00:02:08 ; elapsed = 00:00:51 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7199 ; free virtual = 23865

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e9bb3d7f

Time (s): cpu = 00:02:14 ; elapsed = 00:00:53 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7200 ; free virtual = 23866
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.247  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a3b007b6

Time (s): cpu = 00:02:14 ; elapsed = 00:00:53 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7200 ; free virtual = 23866
Phase 6 Post Hold Fix | Checksum: 1a3b007b6

Time (s): cpu = 00:02:14 ; elapsed = 00:00:53 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7200 ; free virtual = 23866

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.62716 %
  Global Horizontal Routing Utilization  = 2.13518 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1f73070d1

Time (s): cpu = 00:02:14 ; elapsed = 00:00:53 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7197 ; free virtual = 23863

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f73070d1

Time (s): cpu = 00:02:15 ; elapsed = 00:00:53 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7193 ; free virtual = 23859

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f73070d1

Time (s): cpu = 00:02:16 ; elapsed = 00:00:55 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7192 ; free virtual = 23858

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.247  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1f73070d1

Time (s): cpu = 00:02:16 ; elapsed = 00:00:55 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7197 ; free virtual = 23864
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:16 ; elapsed = 00:00:55 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7300 ; free virtual = 23966

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
129 Infos, 22 Warnings, 18 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:22 ; elapsed = 00:00:58 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7300 ; free virtual = 23966
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7195 ; free virtual = 23946
INFO: [Common 17-1381] The checkpoint '/home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.runs/impl_1/Kintex_Golden_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7272 ; free virtual = 23964
INFO: [runtcl-4] Executing : report_drc -file Kintex_Golden_wrapper_drc_routed.rpt -pb Kintex_Golden_wrapper_drc_routed.pb -rpx Kintex_Golden_wrapper_drc_routed.rpx
Command: report_drc -file Kintex_Golden_wrapper_drc_routed.rpt -pb Kintex_Golden_wrapper_drc_routed.pb -rpx Kintex_Golden_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.runs/impl_1/Kintex_Golden_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Kintex_Golden_wrapper_methodology_drc_routed.rpt -pb Kintex_Golden_wrapper_methodology_drc_routed.pb -rpx Kintex_Golden_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Kintex_Golden_wrapper_methodology_drc_routed.rpt -pb Kintex_Golden_wrapper_methodology_drc_routed.pb -rpx Kintex_Golden_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.runs/impl_1/Kintex_Golden_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7245 ; free virtual = 23938
INFO: [runtcl-4] Executing : report_power -file Kintex_Golden_wrapper_power_routed.rpt -pb Kintex_Golden_wrapper_power_summary_routed.pb -rpx Kintex_Golden_wrapper_power_routed.rpx
Command: report_power -file Kintex_Golden_wrapper_power_routed.rpt -pb Kintex_Golden_wrapper_power_summary_routed.pb -rpx Kintex_Golden_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
141 Infos, 23 Warnings, 18 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 5144.461 ; gain = 0.000 ; free physical = 7148 ; free virtual = 23867
INFO: [runtcl-4] Executing : report_route_status -file Kintex_Golden_wrapper_route_status.rpt -pb Kintex_Golden_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Kintex_Golden_wrapper_timing_summary_routed.rpt -pb Kintex_Golden_wrapper_timing_summary_routed.pb -rpx Kintex_Golden_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Kintex_Golden_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Kintex_Golden_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Kintex_Golden_wrapper_bus_skew_routed.rpt -pb Kintex_Golden_wrapper_bus_skew_routed.pb -rpx Kintex_Golden_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-208] The XPM instance: <Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst> is part of IP: <Kintex_Golden_i/axi_quad_spi_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <Kintex_Golden_i/axi_hwicap_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <Kintex_Golden_i/axi_hwicap_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force Kintex_Golden_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcku11p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku11p'
INFO: [Common 17-86] Your Implementation license expires in 6 day(s)
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 330 net(s) have no routable loads. The problem bus(es) and/or net(s) are Kintex_Golden_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Kintex_Golden_i/microblaze_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Kintex_Golden_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Kintex_Golden_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Kintex_Golden_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Kintex_Golden_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Kintex_Golden_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Kintex_Golden_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Kintex_Golden_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Kintex_Golden_i/microblaze_0_axi_periph/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i... and (the first 15 of 210 listed).
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings, 24 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Generating merged BMM file for the design top 'Kintex_Golden_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/bhashni/Desktop/Bootloader_scripting/Scripting/Kintex_P3_Golden_script/workdir/Kintex_P3_Vivado/Kintex_P3_Vivado.srcs/sources_1/imports/Kintex_P3_Golden_script/vitis/output/kintex_upgrade_010100.elf 
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
INFO: [Designutils 12-2354] ConfigFallback is enabled for multi-boot bitstream.
Creating bitmap...
Creating bitstream...
Writing bitstream ./Kintex_Golden_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
191 Infos, 24 Warnings, 18 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 5382.168 ; gain = 237.707 ; free physical = 7037 ; free virtual = 23787
INFO: [Common 17-206] Exiting Vivado at Mon Jan  6 17:07:16 2025...
