### Hola, soy Enrique
Dise√±o digital y FPGA (SystemVerilog/Verilog) ¬∑ Basys 3 ¬∑ DE2-115

> Nota: algunos proyectos acad√©micos se publicar√°n aqu√≠ cuando finalice su evaluaci√≥n.

**Contacto**  
LinkedIn: https://www.linkedin.com/in/enr-fayos  
Email: [enr.fayos@gmail.com](mailto:enr.fayos@gmail.com)
<!--
**enrique-fayos/enrique-fayos** is a ‚ú® _special_ ‚ú® repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- üî≠ I‚Äôm currently working on ...
- üå± I‚Äôm currently learning ...
- üëØ I‚Äôm looking to collaborate on ...
- ü§î I‚Äôm looking for help with ...
- üí¨ Ask me about ...
- üì´ How to reach me: ...
- üòÑ Pronouns: ...
- ‚ö° Fun fact: ...
-->
