{
  "nbformat": 4,
  "nbformat_minor": 0,
  "metadata": {
    "colab": {
      "provenance": []
    },
    "kernelspec": {
      "name": "python3",
      "display_name": "Python 3"
    },
    "language_info": {
      "name": "python"
    }
  },
  "cells": [
    {
      "cell_type": "markdown",
      "source": [
        "# ChipChat Tutorial – Part I  \n",
        "## Example: Binary to BCD Converter\n",
        "\n",
        "In this notebook, we use the ChipChat workflow to generate and verify\n",
        "a synthesizable Verilog module that converts a 5-bit binary number\n",
        "(0–31) into packed BCD format.\n",
        "\n",
        "We:\n",
        "1. Use OpenAI via the same API flow shown in the ChipChat tutorial\n",
        "2. Extract and clean the generated Verilog\n",
        "3. Compile and simulate using **iverilog**\n",
        "4. Verify correctness using the **unchanged testbench from the tutorial link**"
      ],
      "metadata": {
        "id": "9kcDE-yxo027"
      }
    },
    {
      "cell_type": "code",
      "execution_count": 1,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "w3ccOg1omaDE",
        "outputId": "de20cbed-d46e-4ce2-8e27-16ee3215087d"
      },
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "\r0% [Working]\r            \rGet:1 https://cloud.r-project.org/bin/linux/ubuntu jammy-cran40/ InRelease [3,632 B]\n",
            "\r            \rGet:2 https://cli.github.com/packages stable InRelease [3,917 B]\n",
            "Hit:3 http://archive.ubuntu.com/ubuntu jammy InRelease\n",
            "Get:4 http://archive.ubuntu.com/ubuntu jammy-updates InRelease [128 kB]\n",
            "Get:5 http://security.ubuntu.com/ubuntu jammy-security InRelease [129 kB]\n",
            "Get:6 https://r2u.stat.illinois.edu/ubuntu jammy InRelease [6,555 B]\n",
            "Get:7 https://cloud.r-project.org/bin/linux/ubuntu jammy-cran40/ Packages [85.0 kB]\n",
            "Get:8 http://archive.ubuntu.com/ubuntu jammy-backports InRelease [127 kB]\n",
            "Get:9 https://cli.github.com/packages stable/main amd64 Packages [356 B]\n",
            "Get:10 https://ppa.launchpadcontent.net/deadsnakes/ppa/ubuntu jammy InRelease [18.1 kB]\n",
            "Get:11 https://ppa.launchpadcontent.net/ubuntugis/ppa/ubuntu jammy InRelease [24.6 kB]\n",
            "Get:12 https://r2u.stat.illinois.edu/ubuntu jammy/main all Packages [9,724 kB]\n",
            "Get:13 http://archive.ubuntu.com/ubuntu jammy-updates/restricted amd64 Packages [6,661 kB]\n",
            "Get:14 http://archive.ubuntu.com/ubuntu jammy-updates/multiverse amd64 Packages [70.9 kB]\n",
            "Get:15 http://archive.ubuntu.com/ubuntu jammy-updates/main amd64 Packages [4,035 kB]\n",
            "Get:16 https://r2u.stat.illinois.edu/ubuntu jammy/main amd64 Packages [2,894 kB]\n",
            "Get:17 http://archive.ubuntu.com/ubuntu jammy-updates/universe amd64 Packages [1,609 kB]\n",
            "Get:18 http://security.ubuntu.com/ubuntu jammy-security/universe amd64 Packages [1,297 kB]\n",
            "Get:19 https://ppa.launchpadcontent.net/deadsnakes/ppa/ubuntu jammy/main amd64 Packages [38.8 kB]\n",
            "Get:20 http://security.ubuntu.com/ubuntu jammy-security/multiverse amd64 Packages [62.6 kB]\n",
            "Get:21 http://security.ubuntu.com/ubuntu jammy-security/main amd64 Packages [3,683 kB]\n",
            "Get:22 https://ppa.launchpadcontent.net/ubuntugis/ppa/ubuntu jammy/main amd64 Packages [75.3 kB]\n",
            "Get:23 http://security.ubuntu.com/ubuntu jammy-security/restricted amd64 Packages [6,396 kB]\n",
            "Fetched 37.1 MB in 6s (6,636 kB/s)\n",
            "Reading package lists... Done\n",
            "W: Skipping acquire of configured file 'main/source/Sources' as repository 'https://r2u.stat.illinois.edu/ubuntu jammy InRelease' does not seem to provide it (sources.list entry misspelt?)\n",
            "Reading package lists... Done\n",
            "Building dependency tree... Done\n",
            "Reading state information... Done\n",
            "Suggested packages:\n",
            "  gtkwave\n",
            "The following NEW packages will be installed:\n",
            "  iverilog\n",
            "0 upgraded, 1 newly installed, 0 to remove and 55 not upgraded.\n",
            "Need to get 2,130 kB of archives.\n",
            "After this operation, 6,749 kB of additional disk space will be used.\n",
            "Get:1 http://archive.ubuntu.com/ubuntu jammy/universe amd64 iverilog amd64 11.0-1.1 [2,130 kB]\n",
            "Fetched 2,130 kB in 1s (1,634 kB/s)\n",
            "Selecting previously unselected package iverilog.\n",
            "(Reading database ... 117540 files and directories currently installed.)\n",
            "Preparing to unpack .../iverilog_11.0-1.1_amd64.deb ...\n",
            "Unpacking iverilog (11.0-1.1) ...\n",
            "Setting up iverilog (11.0-1.1) ...\n",
            "Processing triggers for man-db (2.10.2-1) ...\n"
          ]
        }
      ],
      "source": [
        "!apt-get update\n",
        "!apt-get install -y iverilog\n",
        "!pip install --quiet openai"
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "import os\n",
        "os.environ[\"OPENAI_API_KEY\"] = \"\""
      ],
      "metadata": {
        "id": "sLweYs0AnSvw"
      },
      "execution_count": 2,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "## OpenAI Setup\n",
        "\n",
        "We configure the OpenAI API key exactly as shown in the ChipChat tutorial.\n",
        "This is the only manual edit required to run the notebook."
      ],
      "metadata": {
        "id": "_ZpmAx9Po7aA"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "from openai import OpenAI\n",
        "client = OpenAI()"
      ],
      "metadata": {
        "id": "RyJ1aBiLnaQ0"
      },
      "execution_count": 3,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Prompt Engineering\n",
        "\n",
        "The following prompt precisely specifies:\n",
        "- Module name\n",
        "- Port names and widths (must match the testbench)\n",
        "- Packed BCD encoding\n",
        "- Combinational, synthesizable logic only\n",
        "\n",
        "Being explicit here reduces LLM errors and minimizes cleanup."
      ],
      "metadata": {
        "id": "GO9V4yuAo9no"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "prompt = \"\"\"\n",
        "Generate a synthesizable Verilog module named binary_to_bcd_converter.\n",
        "\n",
        "Interface:\n",
        "- input  [4:0] binary_input\n",
        "- output [7:0] bcd_output\n",
        "\n",
        "The output is packed BCD:\n",
        "- bcd_output[3:0] = ones digit\n",
        "- bcd_output[7:4] = tens digit\n",
        "\n",
        "Valid inputs are 0 to 31.\n",
        "Use purely combinational logic.\n",
        "Do not use clocks, delays, initial blocks, or tasks.\n",
        "The interface must exactly match the provided testbench.\n",
        "\"\"\"\n",
        "print(prompt)"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "AJ3apxR4nhIi",
        "outputId": "2d297401-e613-4c9d-a540-fd7c1c498acf"
      },
      "execution_count": 6,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "\n",
            "Generate a synthesizable Verilog module named binary_to_bcd_converter.\n",
            "\n",
            "Interface:\n",
            "- input  [4:0] binary_input\n",
            "- output [7:0] bcd_output\n",
            "\n",
            "The output is packed BCD:\n",
            "- bcd_output[3:0] = ones digit\n",
            "- bcd_output[7:4] = tens digit\n",
            "\n",
            "Valid inputs are 0 to 31.\n",
            "Use purely combinational logic.\n",
            "Do not use clocks, delays, initial blocks, or tasks.\n",
            "The interface must exactly match the provided testbench.\n",
            "\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "## LLM Invocation\n",
        "\n",
        "We now call the OpenAI API using the same pattern as the ChipChat tutorial\n",
        "and capture the raw output for inspection."
      ],
      "metadata": {
        "id": "Pm9ZxcNhpDgp"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Verilog Cleanup\n",
        "\n",
        "As demonstrated in the tutorial, we manually extract and clean the\n",
        "LLM-generated Verilog to ensure:\n",
        "\n",
        "- Synthesizability\n",
        "- No extraneous constructs\n",
        "- Exact match with the testbench interface"
      ],
      "metadata": {
        "id": "otndAFxEpJR2"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "response = client.chat.completions.create(\n",
        "    model=\"gpt-4o-mini\",\n",
        "    messages=[{\"role\": \"user\", \"content\": prompt}],\n",
        "    temperature=0\n",
        ")\n",
        "\n",
        "raw_output = response.choices[0].message.content\n",
        "print(raw_output)"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "wrUe80CBnigT",
        "outputId": "77b75c93-7709-4f92-ee4d-d0cd55a19943"
      },
      "execution_count": 13,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Here is a synthesizable Verilog module named `binary_to_bcd_converter` that converts a 5-bit binary input (ranging from 0 to 31) to a packed Binary-Coded Decimal (BCD) output. The output consists of the ones digit in the lower 4 bits and the tens digit in the upper 4 bits. The implementation uses purely combinational logic.\n",
            "\n",
            "```verilog\n",
            "module binary_to_bcd_converter (\n",
            "    input  [4:0] binary_input,\n",
            "    output [7:0] bcd_output\n",
            ");\n",
            "\n",
            "    reg [3:0] tens;\n",
            "    reg [3:0] ones;\n",
            "\n",
            "    always @(*) begin\n",
            "        // Initialize the BCD digits\n",
            "        tens = 4'b0000;\n",
            "        ones = 4'b0000;\n",
            "\n",
            "        // Convert binary to BCD\n",
            "        if (binary_input < 10) begin\n",
            "            ones = binary_input; // Directly assign for values 0-9\n",
            "        end else if (binary_input < 20) begin\n",
            "            tens = 4'b0001; // Set tens digit to 1\n",
            "            ones = binary_input - 10; // Subtract 10 for ones digit\n",
            "        end else begin\n",
            "            tens = 4'b0010; // Set tens digit to 2\n",
            "            ones = binary_input - 20; // Subtract 20 for ones digit\n",
            "        end\n",
            "    end\n",
            "\n",
            "    // Pack the BCD output\n",
            "    assign bcd_output = {tens, ones};\n",
            "\n",
            "endmodule\n",
            "```\n",
            "\n",
            "### Explanation:\n",
            "1. **Inputs and Outputs**: The module has a 5-bit input `binary_input` and an 8-bit output `bcd_output`.\n",
            "2. **Registers for BCD Digits**: Two 4-bit registers `tens` and `ones` are used to hold the tens and ones digits of the BCD representation.\n",
            "3. **Combinational Logic**: The `always @(*)` block is used to implement the combinational logic. It checks the value of `binary_input` and assigns the appropriate values to `tens` and `ones`.\n",
            "4. **BCD Packing**: The final BCD output is packed by concatenating `tens` and `ones` into `bcd_output`.\n",
            "\n",
            "This module is designed to be synthesizable and meets the requirements specified in the prompt.\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "verilog_code = \"\"\"\n",
        "`timescale 1ns / 1ps\n",
        "\n",
        "module binary_to_bcd_converter (\n",
        "    input  wire [4:0] binary_input,\n",
        "    output reg  [7:0] bcd_output\n",
        ");\n",
        "\n",
        "    always @(*) begin\n",
        "        bcd_output[3:0] = binary_input % 10;\n",
        "        bcd_output[7:4] = binary_input / 10;\n",
        "    end\n",
        "\n",
        "endmodule\n",
        "\"\"\""
      ],
      "metadata": {
        "id": "YNJeNFFBn0on"
      },
      "execution_count": 14,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "with open(\"binary_to_bcd_converter.v\", \"w\") as f:\n",
        "    f.write(verilog_code)"
      ],
      "metadata": {
        "id": "nKedYEkbnk4q"
      },
      "execution_count": 15,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Testbench Download\n",
        "\n",
        "We download the **unchanged testbench directly from the ChipChat tutorial\n",
        "repository**, as required by the assignment."
      ],
      "metadata": {
        "id": "8LFa5yxJpNjf"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "!wget https://raw.githubusercontent.com/FCHXWH823/LLM4ChipDesign/fe806e8f8b7cb8442ce161f452d070cfcf953656/VerilogGenBenchmark/TestBench/binary_to_bcd_tb.v -O binary_to_bcd_tb.v"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "R60vcHwXn5zG",
        "outputId": "687c3071-6a03-48d1-feba-f4f6dc74a451"
      },
      "execution_count": 17,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "--2026-02-10 03:40:01--  https://raw.githubusercontent.com/FCHXWH823/LLM4ChipDesign/fe806e8f8b7cb8442ce161f452d070cfcf953656/VerilogGenBenchmark/TestBench/binary_to_bcd_tb.v\n",
            "Resolving raw.githubusercontent.com (raw.githubusercontent.com)... 185.199.108.133, 185.199.109.133, 185.199.110.133, ...\n",
            "Connecting to raw.githubusercontent.com (raw.githubusercontent.com)|185.199.108.133|:443... connected.\n",
            "HTTP request sent, awaiting response... 200 OK\n",
            "Length: 1078 (1.1K) [text/plain]\n",
            "Saving to: ‘binary_to_bcd_tb.v’\n",
            "\n",
            "\rbinary_to_bcd_tb.v    0%[                    ]       0  --.-KB/s               \rbinary_to_bcd_tb.v  100%[===================>]   1.05K  --.-KB/s    in 0s      \n",
            "\n",
            "2026-02-10 03:40:01 (45.9 MB/s) - ‘binary_to_bcd_tb.v’ saved [1078/1078]\n",
            "\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Compilation and Simulation\n",
        "\n",
        "We compile using `iverilog -g2012` and run the simulation with `vvp`.\n",
        "A successful run prints **\"All test cases passed!\"**."
      ],
      "metadata": {
        "id": "sqX5IcrqpP1T"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "!iverilog -g2012 binary_to_bcd_converter.v binary_to_bcd_tb.v\n",
        "!vvp a.out"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "qKKdz2PVn616",
        "outputId": "eba288bd-56ba-4ced-d157-5936184d72dd"
      },
      "execution_count": 19,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Testing Binary-to-BCD Converter...\n",
            "VCD info: dumpfile my_design.vcd opened for output.\n",
            "All test cases passed!\n"
          ]
        }
      ]
    }
  ]
}