<root><simulation><result_generated_time />2023-05-17 19:20:40<layer><layer_spec />{'B': 1, 'K': 512, 'C': 512, 'OY': 14, 'OX': 14, 'IY': 14, 'IX': 14, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />51380224<total_data_size_element />{'W': 262144, 'I': 100352, 'O': 100352}<total_data_reuse />{'W': 196, 'I': 512.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_32']}, {'Row': ['OY_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [32, 1, 1], 'I': [448, 1, 1], 'O': [14, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 14)]], [[('C', 32)], []], [], []]<I />[[], [[('C', 32)], [('OY', 14)]], [], []]<O />[[[('C', 32)], []], [[], [('OY', 14)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 8), ('C', 2), ('OX', 7), ('C', 4)], [('K', 64), ('OX', 2), ('C', 2)], []]<I />[[('K', 8), ('C', 2), ('OX', 7), ('C', 4), ('K', 64)], [('OX', 2), ('C', 2)], []]<O />[[('K', 8), ('C', 2), ('OX', 7), ('C', 4)], [('K', 64), ('OX', 2), ('C', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [14.0, 7, 2, 1], 'I': [1.0, 512.0, 1.0, 1.0], 'O': [32.0, 8, 2, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [512, 2097152, 2097152], 'I': [448, 802816, 802816], 'O': [448, 802816, 802816], 'O_partial': [448, 802816, 0], 'O_final': [0, 0, 802816]}<actual_mem_utilization_individual />{'W': [1.0, 0.06, 0.0], 'I': [0.88, 0.02, 0.0], 'O': [0.88, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [1.0, 0.11, 0.0], 'I': [0.88, 0.11, 0.0], 'O': [0.88, 0.11, 0.0]}<effective_mem_size_bit />{'W': [128, 1048576, 2097152], 'I': [448, 401408, 802816], 'O': [448, 802816, 802816], 'O_partial': [448, 802816, 0], 'O_final': [0, 0, 802816]}<total_unit_count />{'W': [448, 32, 1, 1], 'I': [448, 448, 1, 1], 'O': [448, 14, 1, 1]}<unique_unit_count />{'W': [32, 32, 1, 1], 'I': [448, 448, 1, 1], 'O': [14, 14, 1, 1]}<duplicate_unit_count />{'W': [14.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [32.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[3670016, 524288], [524288, 262144], [262144, 0]]<I />[[6422528, 100352], [100352, 100352], [100352, 0]]<O />[[(1505280, 1605632), (200704, 100352)], [(100352, 200704), (100352, 0)], [(0, 100352), (0, 0)]]<O_partial />[[(1505280, 1605632), (200704, 100352)], [(100352, 200704), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (100352, 0)], [(0, 100352), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[458752, 65536], [8192, 4096], [1024, 0]]<I />[[802816, 12544], [1568, 1568], [392, 0]]<O />[[(188160, 200704), (25088, 12544)], [(1568, 3136), (1568, 0)], [(0, 392), (0, 0)]]<O_partial />[([188160, 200704], [25088, 12544]), ([1568, 3136], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [1568, 0]), ([0, 392], [0, 0])]</mem_access_count_word><mac_count><active />51380224<idle />66060288</mac_count></basic_info><energy><total_energy />115625369.1<mem_energy_breakdown><W />[178.0, 1243.0, 1363.8]<I />[274.3, 310.8, 522.1]<O />[149.4, 621.5, 522.1]</mem_energy_breakdown><MAC_energy><active_MAC />112317169.7<idle_MAC />3303014.4<total />115620184.10000001</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.4168<utilization_without_data_loading />0.4375<utilization_spatial />0.4375<utilization_temporal_with_data_loading />0.9527<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />120384<latency_cycle_without_data_loading />114688<ideal_computing_cycle />114688<data_loading><load_cycle_total />5696<load_cycle_individual />{'W': [32, 4096, 0], 'I': [392, 1568, 0]}<load_cycle_combined />{'W': 4096, 'I': 1568}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-114687], [-112200, -106080], [-114688, -114688]], 'I': [[-114687], [-1323, -168], [-114688, -114688]], 'O': [[-114688], [-26880, -25600], [-113120, -114296]]}<mem_stall_cycle_shared />{'W': [[-114687], [-112200, 0], [0, 0]], 'I': [[-114687], [-1323, 0], [0, 0]], 'O': [[-114688], [-26880, -25600], [-113120, -114296]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [512, 2097152, 2097152], 'I': [448, 802816, 802816], 'O': [448, 802816, 802816], 'O_partial': [448, 802816, 0], 'O_final': [0, 0, 802816]}<data_size_each_level_total />{'W': [16384, 2097152, 2097152], 'I': [200704, 802816, 802816], 'O': [6272, 802816, 802816]}<loop_cycles_each_level />{'W': [448, 114688, 114688], 'I': [28672, 114688, 114688], 'O': [448, 114688, 114688]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [64, 1, 1], 'O': [4, 2, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [36.6, 18.3], [18.3, 18.3]], 'I': [[8.0, 0.0], [7.0, 7.0], [7.0, 7.0]], 'O': [[8.0, 1.0], [14.0, 7.0], [7.0, 7.0]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [36.6, 18.3], [18.3, 18.3]], 'I': [[8.0, 1.0], [448.0, 7.0], [7.0, 7.0]], 'O': [[8.0, 4.0], [56.0, 14.0], [14.0, 7.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.1], [36.6, 18.3], [18.3, 0]], 'I': [[8.0, 1.0], [448.0, 7.0], [7.0, 0]], 'O': [[8.0, 4.0], [56.0, 7.0], [7.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.1], [547.6, 81.3], [25.3, 7.0]], 'I': [[8.0, 1.0], [547.6, 81.3], [25.3, 7.0]], 'O': [[8.0, 4.0], [547.6, 81.3], [25.3, 7.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 114688], [448, 448, 256], [114688, 114688, 1]], 'I': [[1, 1, 114688], [448, 28672, 4], [114688, 114688, 1]], 'O': [[1, 1, 114688], [112, 448, 256], [114688, 114688, 1]]}<trans_time_real />{'W': [[0, 1, 114688], [[8, 448, 256], [32, 448, 256]], [[4096, 114688, 1], [1024, 114688, 1]]], 'I': [[0, 1, 114688], [[7, 28672, 4], [392, 28672, 4]], [[1568, 114688, 1], [392, 114688, 1]]], 'O': [[0, 1, 114688], [[7, 448, 256], [12, 448, 256]], [[1568, 114688, 1], [392, 114688, 1]]]}<single_stall_cycle />{'W': [[-1], [-440, -416], [-110592, -113664]], 'I': [[-1], [-441, -56], [-113120, -114296]], 'O': [[-1], [-105, -100], [-113120, -114296]]}<single_stall_count />{'W': [114687, 255, 0], 'I': [114687, 3, 0], 'O': [114688, 256, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [1568, 0]}, 1: {'W': [8160, 0], 'I': [1176, 0], 'O': [3072, 1568]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-114688, -114688], [-113120, -114688]], 1: [[-102280, -114688], [-111616, -113120]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.6<mem_area_percentage />99.6 %</area></results><elapsed_time_second />1</simulation></root>