
map -a "ECP5U" -p LFE5U-85F -t CABGA381 -s 6 -oc Commercial   "MantaTest_First_Implementation.ngd" -o "MantaTest_First_Implementation_map.ncd" -pr "MantaTest_First_Implementation.prf" -mp "MantaTest_First_Implementation.mrp" -lpf "/home/user/SDR-HLS/Testing/MantaTest/First_Implementation/MantaTest_First_Implementation_synplify.lpf" -lpf "/home/user/FPGA/tools/manta/examples/verilog/ulx3s/uart_logic_analyzer/top_level.lpf"             
map:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: MantaTest_First_Implementation.ngd
   Picdevice="LFE5U-85F"

   Pictype="CABGA381"

   Picspeed=6

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LFE5U-85FCABGA381, Performance used: 6.

Loading device for application map from file 'sa5p85.nph' in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.37.

    <postMsg mid="52101275" type="Warning" dynamic="3" navigation="0" arg0="PULLMODE" arg1="UP" arg2="rs232_tx_ttl_pad/IOBUF"  />
Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:    426 out of 84255 (1%)
      PFU registers:          424 out of 83640 (1%)
      PIO registers:            2 out of   615 (0%)
   Number of SLICEs:       530 out of 41820 (1%)
      SLICEs as Logic/ROM:    503 out of 41820 (1%)
      SLICEs as RAM:           27 out of 31365 (0%)
      SLICEs as Carry:        118 out of 41820 (0%)
   Number of LUT4s:        789 out of 83640 (1%)
      Number used as logic LUTs:        499
      Number used as distributed RAM:    54
      Number used as ripple logic:      236
      Number used as shift registers:     0
   Number of PIO sites used: 3 out of 205 (1%)
   Number of block RAMs:  2 out of 208 (1%)
   Number of GSRs:  0 out of 1 (0%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   DTR used :   No
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSOB):  0 out of 4 (0%)
   Number of DCC:  0 out of 60 (0%)
   Number of DCS:  0 out of 2 (0%)
   Number of PLLs:  0 out of 4 (0%)
   Number of DDRDLLs:  0 out of 4 (0%)
   Number of CLKDIV:  0 out of 4 (0%)
   Number of ECLKSYNC:  0 out of 10 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18D          0
   MULT9X9D            0
   ALU54B              0
   ALU24B              0
   PRADD18A            0
   PRADD9A             0
   --------------------------------
   Number of Used DSP MULT Sites:  0 out of 312 (0 %)
   Number of Used DSP ALU Sites:  0 out of 156 (0 %)
   Number of Used DSP PRADD Sites:  0 out of 312 (0 %)
   Number of clocks:  1
     Net clk_c: 263 loads, 263 rising, 0 falling (Driver: PIO clk )
   Number of Clock Enables:  41
     Net manta_inst.\interface.uart_tx._bit_indexe: 3 loads, 2 LSLICEs
     Net manta_inst/my_logic_analyzer/trig_blk/registers/Z\$24_0_sqmuxa: 1 loads, 1 LSLICEs
     Net manta_inst/my_logic_analyzer/trig_blk/registers/Z\$21_0_sqmuxa: 2 loads, 2 LSLICEs
     Net manta_inst/my_logic_analyzer/trig_blk/registers/Z\$23_0_sqmuxa: 2 loads, 2 LSLICEs
     Net manta_inst/my_logic_analyzer/trig_blk/registers/_strobe: 23 loads, 23 LSLICEs
     Net manta_inst/my_logic_analyzer/trig_blk/registers/Z\$27_0_sqmuxa: 8 loads, 8 LSLICEs
     Net manta_inst/my_logic_analyzer/trig_blk/registers/Z\$22_0_sqmuxa: 2 loads, 2 LSLICEs
     Net manta_inst/my_logic_analyzer/trig_blk/registers/Z\$26_0_sqmuxa: 4 loads, 4 LSLICEs
     Net manta_inst/my_logic_analyzer/trig_blk/registers/Z\$25_0_sqmuxa: 2 loads, 2 LSLICEs
     Net manta_inst/my_logic_analyzer/trig_blk/registers/Z\$20_0_sqmuxa: 2 loads, 2 LSLICEs
     Net manta_inst/my_logic_analyzer/trig_blk/registers/Z\$10_0_sqmuxa: 1 loads, 1 LSLICEs
     Net manta_inst/my_logic_analyzer/user_write_enable: 2 loads, 0 LSLICEs
     Net manta_inst/my_logic_analyzer/sample_mem/Z\$15: 4 loads, 4 LSLICEs
     Net manta_inst/my_logic_analyzer/sample_mem/Z\$4: 5 loads, 5 LSLICEs
     Net manta_inst/my_logic_analyzer/fsm/registers/_strobe: 8 loads, 8 LSLICEs
     Net manta_inst/my_logic_analyzer/fsm/registers/Z\$10_1_sqmuxa_1_i: 2 loads, 2 LSLICEs
     Net manta_inst/my_logic_analyzer/fsm/registers/N_44: 4 loads, 4 LSLICEs
     Net manta_inst/my_logic_analyzer/fsm/registers/Z\$19_0_sqmuxa: 1 loads, 1 LSLICEs
     Net manta_inst/my_logic_analyzer/fsm/registers/Z\$18_0_sqmuxa: 5 loads, 5 LSLICEs
     Net manta_inst/my_logic_analyzer/fsm/registers/Z\$21_0_sqmuxa: 1 loads, 1 LSLICEs
     Net manta_inst/my_logic_analyzer/fsm/registers/Z\$20_0_sqmuxa: 1 loads, 1 LSLICEs
     Net manta_inst/my_logic_analyzer/fsm/registers/N_84: 4 loads, 4 LSLICEs
     Net manta_inst/my_logic_analyzer/fsm/registers/Z\$9_0_sqmuxa: 1 loads, 1 LSLICEs
     Net manta_inst/my_logic_analyzer/fsm/Z\$26_2_sqmuxa_i: 4 loads, 4 LSLICEs
     Net manta_inst/my_logic_analyzer/fsm/Z\$28_2_sqmuxa_i: 1 loads, 1 LSLICEs
     Net manta_inst/my_logic_analyzer/fsm/un1_state_1_i: 4 loads, 4 LSLICEs
     Net manta_inst/\interface/uart_tx/_baud_countere: 5 loads, 5 LSLICEs
     Net manta_inst/\interface/uart_tx/un1_\$1_1: 5 loads, 5 LSLICEs
     Net manta_inst/\interface/uart_rx/N_10_i: 4 loads, 4 LSLICEs
     Net manta_inst/\interface/uart_rx/_bit_indexe: 2 loads, 2 LSLICEs
     Net manta_inst/\interface/uart_rx/N_43_i: 4 loads, 4 LSLICEs
     Net manta_inst/\interface/bridge_tx/un1_\$19_0_sqmuxa: 8 loads, 8 LSLICEs
     Net manta_inst/\interface/bridge_rx/_bufferce[28]: 2 loads, 2 LSLICEs
     Net manta_inst/\interface/bridge_rx/un1_\$3228_i: 3 loads, 3 LSLICEs
     Net manta_inst/\interface/bridge_rx/_bufferce[0]: 2 loads, 2 LSLICEs
     Net manta_inst/\interface/bridge_rx/_bufferce[4]: 2 loads, 2 LSLICEs
     Net manta_inst/\interface/bridge_rx/_bufferce[8]: 2 loads, 2 LSLICEs
     Net manta_inst/\interface/bridge_rx/_bufferce[12]: 2 loads, 2 LSLICEs
     Net manta_inst/\interface/bridge_rx/_bufferce[16]: 2 loads, 2 LSLICEs
     Net manta_inst/\interface/bridge_rx/_bufferce[20]: 2 loads, 2 LSLICEs
     Net manta_inst/\interface/bridge_rx/_bufferce[24]: 2 loads, 2 LSLICEs
   Number of LSRs:  1
     Net manta_inst/\interface/bridge_tx/Z\$21_0_sqmuxa: 2 loads, 2 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net manta_inst/my_logic_analyzer/sample_mem/CO0_i: 35 loads
     Net manta_inst/my_logic_analyzer/sample_mem/tmp2[1]: 35 loads
     Net manta_inst/bus_i[0]: 33 loads
     Net manta_inst/my_logic_analyzer/Z\bus_i$7[1]: 26 loads
     Net manta_inst/my_logic_analyzer/Z\bus_i$7[2]: 26 loads
     Net manta_inst/bus_i[32]: 24 loads
     Net manta_inst/my_logic_analyzer/trig_blk/registers/_strobe: 24 loads
     Net manta_inst/\interface/bridge_tx/Z\$16_c2: 24 loads
     Net manta_inst/my_logic_analyzer/fsm/state[0]: 22 loads
     Net manta_inst/my_logic_analyzer/fsm/registers/N_89: 18 loads
 

   Number of warnings:  1
   Number of errors:    0



Total CPU Time: 2 secs  
Total REAL Time: 3 secs  
Peak Memory Usage: 457 MB

Dumping design to file MantaTest_First_Implementation_map.ncd.

mpartrce -p "MantaTest_First_Implementation.p2t" -f "MantaTest_First_Implementation.p3t" -tf "MantaTest_First_Implementation.pt" "MantaTest_First_Implementation_map.ncd" "MantaTest_First_Implementation.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "MantaTest_First_Implementation_map.ncd"
Thu May 23 16:00:38 2024

PAR: Place And Route Diamond (64-bit) 3.13.0.56.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF:parASE=1:par_low_skew_clock_net=0 MantaTest_First_Implementation_map.ncd MantaTest_First_Implementation.dir/5_1.ncd MantaTest_First_Implementation.prf
Preference file: MantaTest_First_Implementation.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file MantaTest_First_Implementation_map.ncd.
Design name: top_level
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-85F
Package:     CABGA381
Performance: 6
Loading device for application par from file 'sa5p85.nph' in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.37.
Performance Hardware Data Status:   Final          Version 55.1.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)       3/365          <1% used
                      3/205           1% bonded
   IOLOGIC            2/365          <1% used

   SLICE            530/41820         1% used

   EBR                2/208          <1% used


Number of Signals: 1200
Number of Connections: 3363

Pin Constraint Summary:
   3 out of 3 pins locked (100% locked).

The following 2 signals are selected to use the primary clock routing resources:
    clk_c (driver: clk, clk/ce/sr load #: 263/0/0)
    manta_inst/my_logic_analyzer/trig_blk/registers/_strobe (driver: manta_inst/my_logic_analyzer/trig_blk/registers/SLICE_393, clk/ce/sr load #: 0/23/0)


No signal is selected as Global Set/Reset.
Starting Placer Phase 0.
...........
Finished Placer Phase 0.  REAL time: 7 secs 

Starting Placer Phase 1.
.....................
Placer score = 182660.
Finished Placer Phase 1.  REAL time: 19 secs 

Starting Placer Phase 2.
.
Placer score =  178370
Finished Placer Phase 2.  REAL time: 20 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 1 out of 12 (8%)
  GR_PCLK    : 0 out of 12 (0%)
  PLL        : 0 out of 4 (0%)
  DCS        : 0 out of 2 (0%)
  DCC        : 0 out of 60 (0%)
  CLKDIV     : 0 out of 4 (0%)

Quadrant TL Clocks:

  PRIMARY  : 0 out of 16 (0%)

Quadrant TR Clocks:
  PRIMARY "clk_c" from comp "clk" on CLK_PIN site "G2 (PL47A)", CLK/CE/SR load = 31

  PRIMARY  : 1 out of 16 (6%)

Quadrant BL Clocks:
  PRIMARY "clk_c" from comp "clk" on CLK_PIN site "G2 (PL47A)", CLK/CE/SR load = 2

  PRIMARY  : 1 out of 16 (6%)

Quadrant BR Clocks:
  PRIMARY "clk_c" from comp "clk" on CLK_PIN site "G2 (PL47A)", CLK/CE/SR load = 230
  PRIMARY "manta_inst/my_logic_analyzer/trig_blk/registers/_strobe" from Q0 on comp "manta_inst/my_logic_analyzer/trig_blk/registers/SLICE_393" on site "R50C82B", CLK/CE/SR load = 23

  PRIMARY  : 2 out of 16 (12%)

Edge Clocks:

  No edge clock selected.


--------------- End of Clock Report ---------------


+
I/O Usage Summary (final):
   3 out of 365 (0.8%) PIO sites used.
   3 out of 205 (1.5%) bonded PIO sites used.
   Number of PIO comps: 3; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+------------+------------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+---------------+------------+------------+------------+
| 0        | 0 / 27 (  0%) | -          | -          | -          |
| 1        | 0 / 33 (  0%) | -          | -          | -          |
| 2        | 0 / 34 (  0%) | -          | -          | -          |
| 3        | 0 / 33 (  0%) | -          | -          | -          |
| 6        | 3 / 33 (  9%) | 3.3V       | -          | -          |
| 7        | 0 / 32 (  0%) | -          | -          | -          |
| 8        | 0 / 13 (  0%) | -          | -          | -          |
+----------+---------------+------------+------------+------------+

Total placer CPU time: 20 secs 

Dumping design to file MantaTest_First_Implementation.dir/5_1.ncd.

0 connections routed; 3363 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 36 secs 

Start NBR router at Thu May 23 16:01:14 CEST 2024

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at Thu May 23 16:01:14 CEST 2024

Start NBR section for initial routing at Thu May 23 16:01:14 CEST 2024
Level 4, iteration 1
168(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 29.372ns/0.000ns; real time: 37 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at Thu May 23 16:01:15 CEST 2024
Level 4, iteration 1
89(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 29.372ns/0.000ns; real time: 38 secs 
Level 4, iteration 2
34(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 29.372ns/0.000ns; real time: 38 secs 
Level 4, iteration 3
15(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 29.372ns/0.000ns; real time: 38 secs 
Level 4, iteration 4
5(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 29.372ns/0.000ns; real time: 38 secs 
Level 4, iteration 5
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 29.372ns/0.000ns; real time: 38 secs 
Level 4, iteration 6
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 29.372ns/0.000ns; real time: 38 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at Thu May 23 16:01:16 CEST 2024

Start NBR section for re-routing at Thu May 23 16:01:17 CEST 2024
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 29.372ns/0.000ns; real time: 39 secs 

Start NBR section for post-routing at Thu May 23 16:01:17 CEST 2024

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 29.372ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 40 secs 
Total REAL time: 41 secs 
Completely routed.
End of route.  3363 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file MantaTest_First_Implementation.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 29.372
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.147
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 42 secs 
Total REAL time to completion: 42 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "MantaTest_First_Implementation.pt" -o "MantaTest_First_Implementation.twr" "MantaTest_First_Implementation.ncd" "MantaTest_First_Implementation.prf"
trce:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file MantaTest_First_Implementation.ncd.
Design name: top_level
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-85F
Package:     CABGA381
Performance: 6
Loading device for application trce from file 'sa5p85.nph' in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.37.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2
Thu May 23 16:01:26 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o MantaTest_First_Implementation.twr -gui MantaTest_First_Implementation.ncd MantaTest_First_Implementation.prf 
Design file:     MantaTest_First_Implementation.ncd
Preference file: MantaTest_First_Implementation.prf
Device,speed:    LFE5U-85F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 29054 paths, 1 nets, and 3361 connections (99.94% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2
Thu May 23 16:01:26 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o MantaTest_First_Implementation.twr -gui MantaTest_First_Implementation.ncd MantaTest_First_Implementation.prf 
Design file:     MantaTest_First_Implementation.ncd
Preference file: MantaTest_First_Implementation.prf
Device,speed:    LFE5U-85F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 29054 paths, 1 nets, and 3361 connections (99.94% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 4 secs 
Total REAL Time: 4 secs 
Peak Memory Usage: 486 MB


tmcheck -par "MantaTest_First_Implementation.par" 

bitgen -w "MantaTest_First_Implementation.ncd" -f "MantaTest_First_Implementation.t2b" -e -s "/home/user/SDR-HLS/Testing/MantaTest/MantaTest.sec" -k "/home/user/SDR-HLS/Testing/MantaTest/MantaTest.bek" "MantaTest_First_Implementation.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.13.0.56.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file MantaTest_First_Implementation.ncd.
Design name: top_level
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-85F
Package:     CABGA381
Performance: 6
Loading device for application Bitgen from file 'sa5p85.nph' in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.37.
Performance Hardware Data Status:   Final          Version 55.1.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from MantaTest_First_Implementation.prf.
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION *NOT* controlled by sa5p00.acd ###"  />
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION license_securityIP OK"  />

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                        CfgMode  |                      Disable**  |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                           ON**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                             62  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                    CONFIG_MODE  |                         JTAG**  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |                           21**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                          OFF**  |
+---------------------------------+---------------------------------+
|                             ES  |                           No**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                         ENABLE  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                             ON  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                     DisableUES  |                        FALSE**  |
+---------------------------------+---------------------------------+
|            SLAVE_PARALLEL_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                      DONE_PULL  |                           ON**  |
+---------------------------------+---------------------------------+
|               CONFIG_IOVOLTAGE  |                            3.3  |
+---------------------------------+---------------------------------+
|                        TRANSFR  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 10.27.
 
Saving bit stream in "MantaTest_First_Implementation.bit".
Total CPU Time: 19 secs 
Total REAL Time: 20 secs 
Peak Memory Usage: 802 MB
