<!-- 
    Test Arch 3
    Successful Xilinx primitive test architecture.
-->
<architecture>
    <models>
        <model name="CARRY4_VPR">
            <input_ports>
                <port combinational_sink_ports="CO3 CO2 CO1 CO0 O3 O2 O1 O0" name="CIN"/>
                <port combinational_sink_ports="CO3 CO2 CO1 CO0 O3 O2 O1 O0" name="CYINIT"/>
                <port combinational_sink_ports="CO3 CO2 CO1 CO0 O3 O2 O1" name="DI0"/>
                <port combinational_sink_ports="CO3 CO2 CO1 O3 O2" name="DI1"/>
                <port combinational_sink_ports="CO3 CO2 O3" name="DI2"/>
                <port combinational_sink_ports="CO3" name="DI3"/>
                <port combinational_sink_ports="CO3 CO2 CO1 CO0 O3 O2 O1 O0" name="S0"/>
                <port combinational_sink_ports="CO3 CO2 CO1 O3 O2 O1" name="S1"/>
                <port combinational_sink_ports="CO3 CO2 O3 O2" name="S2"/>
                <port combinational_sink_ports="CO3 O3" name="S3"/>
            </input_ports>
            <output_ports>
                <port name="CO0"/>
                <port name="CO1"/>
                <port name="CO2"/>
                <port name="CO3"/>
                <port name="O0"/>
                <port name="O1"/>
                <port name="O2"/>
                <port name="O3"/>
            </output_ports>
        </model>
        <model name="CARRY_COUT_PLUG">
            <input_ports>
                <port name="CIN" combinational_sink_ports="COUT"/>
            </input_ports>
            <output_ports>
                <port name="COUT"/>
            </output_ports>
        </model>
        <model name="MUXF6">
            <input_ports>
                <port name="I0" combinational_sink_ports="O"/>
                <port name="I1" combinational_sink_ports="O"/>
                <port name="S" combinational_sink_ports="O"/>
            </input_ports>
            <output_ports>
                <port name="O"/>
            </output_ports>
        </model>
        <model name="MUXF7">
            <input_ports>
                <port name="I0" combinational_sink_ports="O"/>
                <port name="I1" combinational_sink_ports="O"/>
                <port name="S" combinational_sink_ports="O"/>
            </input_ports>
            <output_ports>
                <port name="O"/>
            </output_ports>
        </model>
        <model name="MUXF8">
            <input_ports>
                <port name="I0" combinational_sink_ports="O"/>
                <port name="I1" combinational_sink_ports="O"/>
                <port name="S" combinational_sink_ports="O"/>
            </input_ports>
            <output_ports>
                <port name="O"/>
            </output_ports>
        </model>
    </models>

    <tiles>
        <tile name="io" area="0">
            <sub_tile name="io" capacity="8">
                <equivalent_sites>
                    <site pb_type="io" pin_mapping="direct"/>
                </equivalent_sites>
                <input name="outpad" num_pins="1"/>
                <output name="inpad" num_pins="1"/>
                <clock name="clock" num_pins="1"/>
                <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10"/>
                <pinlocations pattern="custom">
                    <loc side="left">io.outpad io.inpad io.clock</loc>
                    <loc side="top">io.outpad io.inpad io.clock</loc>
                    <loc side="right">io.outpad io.inpad io.clock</loc>
                    <loc side="bottom">io.outpad io.inpad io.clock</loc>
                </pinlocations>
            </sub_tile>
        </tile>
        <tile name="BLK-TL-CLBLL_L">
            <sub_tile capacity="1" name="BLK-TL-CLBLL_L_SLICEL_0">
                <!-- Sub Tile Inputs -->
                <input name="CLBLL_LL_A1" num_pins="1"/>
                <input name="CLBLL_LL_A2" num_pins="1"/>
                <input name="CLBLL_LL_A3" num_pins="1"/>
                <input name="CLBLL_LL_A4" num_pins="1"/>
                <input name="CLBLL_LL_A5" num_pins="1"/>
                <input name="CLBLL_LL_A6" num_pins="1"/>
                <input name="CLBLL_LL_AX" num_pins="1"/>
                <input name="CLBLL_LL_B1" num_pins="1"/>
                <input name="CLBLL_LL_B2" num_pins="1"/>
                <input name="CLBLL_LL_B3" num_pins="1"/>
                <input name="CLBLL_LL_B4" num_pins="1"/>
                <input name="CLBLL_LL_B5" num_pins="1"/>
                <input name="CLBLL_LL_B6" num_pins="1"/>
                <input name="CLBLL_LL_BX" num_pins="1"/>
                <input name="CLBLL_LL_C1" num_pins="1"/>
                <input name="CLBLL_LL_C2" num_pins="1"/>
                <input name="CLBLL_LL_C3" num_pins="1"/>
                <input name="CLBLL_LL_C4" num_pins="1"/>
                <input name="CLBLL_LL_C5" num_pins="1"/>
                <input name="CLBLL_LL_C6" num_pins="1"/>
                <input name="CLBLL_LL_CIN" num_pins="1"/>
                <clock name="CLBLL_LL_CLK" num_pins="1"/>
                <input name="CLBLL_LL_CX" num_pins="1"/>
                <input name="CLBLL_LL_D1" num_pins="1"/>
                <input name="CLBLL_LL_D2" num_pins="1"/>
                <input name="CLBLL_LL_D3" num_pins="1"/>
                <input name="CLBLL_LL_D4" num_pins="1"/>
                <input name="CLBLL_LL_D5" num_pins="1"/>
                <input name="CLBLL_LL_D6" num_pins="1"/>
                <input name="CLBLL_LL_DX" num_pins="1"/>
                <!-- Sub Tile Outputs -->
                <output name="CLBLL_LL_A" num_pins="1"/>
                <output name="CLBLL_LL_AMUX" num_pins="1"/>
                <output name="CLBLL_LL_AQ" num_pins="1"/>
                <output name="CLBLL_LL_B" num_pins="1"/>
                <output name="CLBLL_LL_BMUX" num_pins="1"/>
                <output name="CLBLL_LL_BQ" num_pins="1"/>
                <output name="CLBLL_LL_C" num_pins="1"/>
                <output name="CLBLL_LL_CMUX" num_pins="1"/>
                <output name="CLBLL_LL_COUT" num_pins="1"/>
                <output name="CLBLL_LL_CQ" num_pins="1"/>
                <output name="CLBLL_LL_D" num_pins="1"/>
                <output name="CLBLL_LL_DMUX" num_pins="1"/>
                <output name="CLBLL_LL_DQ" num_pins="1"/>
                <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
                    <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_LL_COUT"/>
                    <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_L_CIN"/>
                    <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_LL_CIN"/>
                    <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_L_COUT"/>
                </fc>
                <pinlocations pattern="custom">
                    <loc side="right">BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D3 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_AMUX BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A5 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B5 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_BX BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B6 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_BQ BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A1 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C6 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B1 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_CLK BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_BMUX BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_DX BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_DMUX BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_CMUX BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_DQ BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D2 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_AX BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B4 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_CQ BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D1 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_CX BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C2 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B3 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A3 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A2 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C3 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A6 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B2 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D5 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A4 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C1 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D6 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C5 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D4 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_AQ BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C4</loc>
                    <loc side="top">BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_CIN</loc>
                    <loc side="bottom">BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_COUT</loc>
                </pinlocations>
                <equivalent_sites>
                    <site pb_type="BLK-TL-SLICEL" pin_mapping="custom">
                        <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A" to="BLK-TL-SLICEL.A"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A1" to="BLK-TL-SLICEL.A1"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A2" to="BLK-TL-SLICEL.A2"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A3" to="BLK-TL-SLICEL.A3"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A4" to="BLK-TL-SLICEL.A4"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A5" to="BLK-TL-SLICEL.A5"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A6" to="BLK-TL-SLICEL.A6"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_AMUX" to="BLK-TL-SLICEL.AMUX"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_AQ" to="BLK-TL-SLICEL.AQ"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_AX" to="BLK-TL-SLICEL.AX"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B" to="BLK-TL-SLICEL.B"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B1" to="BLK-TL-SLICEL.B1"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B2" to="BLK-TL-SLICEL.B2"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B3" to="BLK-TL-SLICEL.B3"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B4" to="BLK-TL-SLICEL.B4"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B5" to="BLK-TL-SLICEL.B5"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B6" to="BLK-TL-SLICEL.B6"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_BMUX" to="BLK-TL-SLICEL.BMUX"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_BQ" to="BLK-TL-SLICEL.BQ"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_BX" to="BLK-TL-SLICEL.BX"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C" to="BLK-TL-SLICEL.clk"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C1" to="BLK-TL-SLICEL.C1"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C2" to="BLK-TL-SLICEL.C2"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C3" to="BLK-TL-SLICEL.C3"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C4" to="BLK-TL-SLICEL.C4"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C5" to="BLK-TL-SLICEL.C5"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C6" to="BLK-TL-SLICEL.C6"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_CIN" to="BLK-TL-SLICEL.CIN"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_CLK" to="BLK-TL-SLICEL.CLK"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_CMUX" to="BLK-TL-SLICEL.CMUX"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_COUT" to="BLK-TL-SLICEL.COUT"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_CQ" to="BLK-TL-SLICEL.CQ"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_CX" to="BLK-TL-SLICEL.CX"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D" to="BLK-TL-SLICEL.D"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D1" to="BLK-TL-SLICEL.D1"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D2" to="BLK-TL-SLICEL.D2"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D3" to="BLK-TL-SLICEL.D3"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D4" to="BLK-TL-SLICEL.D4"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D5" to="BLK-TL-SLICEL.D5"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D6" to="BLK-TL-SLICEL.D6"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_DMUX" to="BLK-TL-SLICEL.DMUX"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_DQ" to="BLK-TL-SLICEL.DQ"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_DX" to="BLK-TL-SLICEL.DX"/>
                    </site>
                </equivalent_sites>
            </sub_tile>
            <sub_tile capacity="1" name="BLK-TL-CLBLL_L_SLICEL_1">
                <!-- Sub Tile Inputs -->
                <input name="CLBLL_L_A1" num_pins="1"/>
                <input name="CLBLL_L_A2" num_pins="1"/>
                <input name="CLBLL_L_A3" num_pins="1"/>
                <input name="CLBLL_L_A4" num_pins="1"/>
                <input name="CLBLL_L_A5" num_pins="1"/>
                <input name="CLBLL_L_A6" num_pins="1"/>
                <input name="CLBLL_L_AX" num_pins="1"/>
                <input name="CLBLL_L_B1" num_pins="1"/>
                <input name="CLBLL_L_B2" num_pins="1"/>
                <input name="CLBLL_L_B3" num_pins="1"/>
                <input name="CLBLL_L_B4" num_pins="1"/>
                <input name="CLBLL_L_B5" num_pins="1"/>
                <input name="CLBLL_L_B6" num_pins="1"/>
                <input name="CLBLL_L_BX" num_pins="1"/>
                <input name="CLBLL_L_C1" num_pins="1"/>
                <input name="CLBLL_L_C2" num_pins="1"/>
                <input name="CLBLL_L_C3" num_pins="1"/>
                <input name="CLBLL_L_C4" num_pins="1"/>
                <input name="CLBLL_L_C5" num_pins="1"/>
                <input name="CLBLL_L_C6" num_pins="1"/>
                <input name="CLBLL_L_CE" num_pins="1"/>
                <input name="CLBLL_L_CIN" num_pins="1"/>
                <clock name="CLBLL_L_CLK" num_pins="1"/>
                <input name="CLBLL_L_CX" num_pins="1"/>
                <input name="CLBLL_L_D1" num_pins="1"/>
                <input name="CLBLL_L_D2" num_pins="1"/>
                <input name="CLBLL_L_D3" num_pins="1"/>
                <input name="CLBLL_L_D4" num_pins="1"/>
                <input name="CLBLL_L_D5" num_pins="1"/>
                <input name="CLBLL_L_D6" num_pins="1"/>
                <input name="CLBLL_L_DX" num_pins="1"/>
                <input name="CLBLL_L_SR" num_pins="1"/>
                <!-- Sub Tile Outputs -->
                <output name="CLBLL_L_A" num_pins="1"/>
                <output name="CLBLL_L_AMUX" num_pins="1"/>
                <output name="CLBLL_L_AQ" num_pins="1"/>
                <output name="CLBLL_L_B" num_pins="1"/>
                <output name="CLBLL_L_BMUX" num_pins="1"/>
                <output name="CLBLL_L_BQ" num_pins="1"/>
                <output name="CLBLL_L_C" num_pins="1"/>
                <output name="CLBLL_L_CMUX" num_pins="1"/>
                <output name="CLBLL_L_COUT" num_pins="1"/>
                <output name="CLBLL_L_CQ" num_pins="1"/>
                <output name="CLBLL_L_D" num_pins="1"/>
                <output name="CLBLL_L_DMUX" num_pins="1"/>
                <output name="CLBLL_L_DQ" num_pins="1"/>
                <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
                    <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_LL_COUT"/>
                    <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_L_CIN"/>
                    <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_LL_CIN"/>
                    <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_L_COUT"/>
                </fc>
                <pinlocations pattern="custom">
                    <loc side="right">BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A3 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D6 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_AX BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_CMUX BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B2 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_BQ BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C4 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_CLK BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_SR BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B1 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B5 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D1 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C6 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A1 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D2 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B4 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A4 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D4 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_AQ BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_AMUX BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_CQ BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A6 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B3 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D3 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_DX BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D5 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_CE BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_DQ BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C2 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_BX BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_BMUX BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_CX BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_DMUX BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B6 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C5 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C3 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A2 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A5 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C1</loc>
                    <loc side="bottom">BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_COUT</loc>
                    <loc side="top">BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_CIN</loc>
                </pinlocations>
                <equivalent_sites>
                    <site pb_type="BLK-TL-SLICEL" pin_mapping="custom">
                        <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A" to="BLK-TL-SLICEL.A"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A1" to="BLK-TL-SLICEL.A1"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A2" to="BLK-TL-SLICEL.A2"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A3" to="BLK-TL-SLICEL.A3"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A4" to="BLK-TL-SLICEL.A4"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A5" to="BLK-TL-SLICEL.A5"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A6" to="BLK-TL-SLICEL.A6"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_AMUX" to="BLK-TL-SLICEL.AMUX"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_AQ" to="BLK-TL-SLICEL.AQ"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_AX" to="BLK-TL-SLICEL.AX"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B" to="BLK-TL-SLICEL.B"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B1" to="BLK-TL-SLICEL.B1"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B2" to="BLK-TL-SLICEL.B2"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B3" to="BLK-TL-SLICEL.B3"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B4" to="BLK-TL-SLICEL.B4"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B5" to="BLK-TL-SLICEL.B5"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B6" to="BLK-TL-SLICEL.B6"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_BMUX" to="BLK-TL-SLICEL.BMUX"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_BQ" to="BLK-TL-SLICEL.BQ"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_BX" to="BLK-TL-SLICEL.BX"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C" to="BLK-TL-SLICEL.clk"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C1" to="BLK-TL-SLICEL.C1"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C2" to="BLK-TL-SLICEL.C2"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C3" to="BLK-TL-SLICEL.C3"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C4" to="BLK-TL-SLICEL.C4"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C5" to="BLK-TL-SLICEL.C5"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C6" to="BLK-TL-SLICEL.C6"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_CIN" to="BLK-TL-SLICEL.CIN"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_CLK" to="BLK-TL-SLICEL.CLK"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_CMUX" to="BLK-TL-SLICEL.CMUX"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_COUT" to="BLK-TL-SLICEL.COUT"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_CQ" to="BLK-TL-SLICEL.CQ"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_CX" to="BLK-TL-SLICEL.CX"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D" to="BLK-TL-SLICEL.D"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D1" to="BLK-TL-SLICEL.D1"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D2" to="BLK-TL-SLICEL.D2"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D3" to="BLK-TL-SLICEL.D3"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D4" to="BLK-TL-SLICEL.D4"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D5" to="BLK-TL-SLICEL.D5"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D6" to="BLK-TL-SLICEL.D6"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_DMUX" to="BLK-TL-SLICEL.DMUX"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_DQ" to="BLK-TL-SLICEL.DQ"/>
                        <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_DX" to="BLK-TL-SLICEL.DX"/>
                    </site>
                </equivalent_sites>
            </sub_tile>
            <switchblock_locations pattern="all"/>
        </tile>
        <tile name="BLK-TL-CLBLL_R">
            <sub_tile capacity="1" name="BLK-TL-CLBLL_R_SLICEL_0">
                <!-- Sub Tile Inputs -->
                <input name="CLBLL_LL_A1" num_pins="1"/>
                <input name="CLBLL_LL_A2" num_pins="1"/>
                <input name="CLBLL_LL_A3" num_pins="1"/>
                <input name="CLBLL_LL_A4" num_pins="1"/>
                <input name="CLBLL_LL_A5" num_pins="1"/>
                <input name="CLBLL_LL_A6" num_pins="1"/>
                <input name="CLBLL_LL_AX" num_pins="1"/>
                <input name="CLBLL_LL_B1" num_pins="1"/>
                <input name="CLBLL_LL_B2" num_pins="1"/>
                <input name="CLBLL_LL_B3" num_pins="1"/>
                <input name="CLBLL_LL_B4" num_pins="1"/>
                <input name="CLBLL_LL_B5" num_pins="1"/>
                <input name="CLBLL_LL_B6" num_pins="1"/>
                <input name="CLBLL_LL_BX" num_pins="1"/>
                <input name="CLBLL_LL_C1" num_pins="1"/>
                <input name="CLBLL_LL_C2" num_pins="1"/>
                <input name="CLBLL_LL_C3" num_pins="1"/>
                <input name="CLBLL_LL_C4" num_pins="1"/>
                <input name="CLBLL_LL_C5" num_pins="1"/>
                <input name="CLBLL_LL_C6" num_pins="1"/>
                <input name="CLBLL_LL_CIN" num_pins="1"/>
                <clock name="CLBLL_LL_CLK" num_pins="1"/>
                <input name="CLBLL_LL_CX" num_pins="1"/>
                <input name="CLBLL_LL_D1" num_pins="1"/>
                <input name="CLBLL_LL_D2" num_pins="1"/>
                <input name="CLBLL_LL_D3" num_pins="1"/>
                <input name="CLBLL_LL_D4" num_pins="1"/>
                <input name="CLBLL_LL_D5" num_pins="1"/>
                <input name="CLBLL_LL_D6" num_pins="1"/>
                <input name="CLBLL_LL_DX" num_pins="1"/>
                <!-- Sub Tile Outputs -->
                <output name="CLBLL_LL_A" num_pins="1"/>
                <output name="CLBLL_LL_AMUX" num_pins="1"/>
                <output name="CLBLL_LL_AQ" num_pins="1"/>
                <output name="CLBLL_LL_B" num_pins="1"/>
                <output name="CLBLL_LL_BMUX" num_pins="1"/>
                <output name="CLBLL_LL_BQ" num_pins="1"/>
                <output name="CLBLL_LL_C" num_pins="1"/>
                <output name="CLBLL_LL_CMUX" num_pins="1"/>
                <output name="CLBLL_LL_COUT" num_pins="1"/>
                <output name="CLBLL_LL_CQ" num_pins="1"/>
                <output name="CLBLL_LL_D" num_pins="1"/>
                <output name="CLBLL_LL_DMUX" num_pins="1"/>
                <output name="CLBLL_LL_DQ" num_pins="1"/>
                <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
                    <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_L_CIN"/>
                    <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_LL_COUT"/>
                    <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_L_COUT"/>
                    <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_LL_CIN"/>
                </fc>
                <pinlocations pattern="custom">
                    <loc side="left">BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B3 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B4 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_CMUX BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_CX BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_CLK BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D6 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A6 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B6 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_AQ BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A3 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_BMUX BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_DMUX BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_CQ BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C3 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_BX BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C4 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_AMUX BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B1 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C2 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D4 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B2 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D2 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C1 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_BQ BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D1 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A1 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B5 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C6 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_DX BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A4 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A5 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_DQ BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C5 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A2 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D5 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D3 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_AX</loc>
                    <loc side="top">BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_CIN</loc>
                    <loc side="bottom">BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_COUT</loc>
                </pinlocations>
                <equivalent_sites>
                    <site pb_type="BLK-TL-SLICEL" pin_mapping="custom">
                        <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A" to="BLK-TL-SLICEL.A"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A1" to="BLK-TL-SLICEL.A1"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A2" to="BLK-TL-SLICEL.A2"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A3" to="BLK-TL-SLICEL.A3"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A4" to="BLK-TL-SLICEL.A4"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A5" to="BLK-TL-SLICEL.A5"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A6" to="BLK-TL-SLICEL.A6"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_AMUX" to="BLK-TL-SLICEL.AMUX"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_AQ" to="BLK-TL-SLICEL.AQ"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_AX" to="BLK-TL-SLICEL.AX"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B" to="BLK-TL-SLICEL.B"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B1" to="BLK-TL-SLICEL.B1"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B2" to="BLK-TL-SLICEL.B2"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B3" to="BLK-TL-SLICEL.B3"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B4" to="BLK-TL-SLICEL.B4"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B5" to="BLK-TL-SLICEL.B5"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B6" to="BLK-TL-SLICEL.B6"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_BMUX" to="BLK-TL-SLICEL.BMUX"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_BQ" to="BLK-TL-SLICEL.BQ"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_BX" to="BLK-TL-SLICEL.BX"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C" to="BLK-TL-SLICEL.clk"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C1" to="BLK-TL-SLICEL.C1"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C2" to="BLK-TL-SLICEL.C2"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C3" to="BLK-TL-SLICEL.C3"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C4" to="BLK-TL-SLICEL.C4"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C5" to="BLK-TL-SLICEL.C5"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C6" to="BLK-TL-SLICEL.C6"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_CIN" to="BLK-TL-SLICEL.CIN"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_CLK" to="BLK-TL-SLICEL.CLK"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_CMUX" to="BLK-TL-SLICEL.CMUX"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_COUT" to="BLK-TL-SLICEL.COUT"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_CQ" to="BLK-TL-SLICEL.CQ"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_CX" to="BLK-TL-SLICEL.CX"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D" to="BLK-TL-SLICEL.D"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D1" to="BLK-TL-SLICEL.D1"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D2" to="BLK-TL-SLICEL.D2"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D3" to="BLK-TL-SLICEL.D3"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D4" to="BLK-TL-SLICEL.D4"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D5" to="BLK-TL-SLICEL.D5"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D6" to="BLK-TL-SLICEL.D6"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_DMUX" to="BLK-TL-SLICEL.DMUX"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_DQ" to="BLK-TL-SLICEL.DQ"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_DX" to="BLK-TL-SLICEL.DX"/>
                    </site>
                </equivalent_sites>
            </sub_tile>
            <sub_tile capacity="1" name="BLK-TL-CLBLL_R_SLICEL_1">
                <!-- Sub Tile Inputs -->
                <input name="CLBLL_L_A1" num_pins="1"/>
                <input name="CLBLL_L_A2" num_pins="1"/>
                <input name="CLBLL_L_A3" num_pins="1"/>
                <input name="CLBLL_L_A4" num_pins="1"/>
                <input name="CLBLL_L_A5" num_pins="1"/>
                <input name="CLBLL_L_A6" num_pins="1"/>
                <input name="CLBLL_L_AX" num_pins="1"/>
                <input name="CLBLL_L_B1" num_pins="1"/>
                <input name="CLBLL_L_B2" num_pins="1"/>
                <input name="CLBLL_L_B3" num_pins="1"/>
                <input name="CLBLL_L_B4" num_pins="1"/>
                <input name="CLBLL_L_B5" num_pins="1"/>
                <input name="CLBLL_L_B6" num_pins="1"/>
                <input name="CLBLL_L_BX" num_pins="1"/>
                <input name="CLBLL_L_C1" num_pins="1"/>
                <input name="CLBLL_L_C2" num_pins="1"/>
                <input name="CLBLL_L_C3" num_pins="1"/>
                <input name="CLBLL_L_C4" num_pins="1"/>
                <input name="CLBLL_L_C5" num_pins="1"/>
                <input name="CLBLL_L_C6" num_pins="1"/>
                <input name="CLBLL_L_CE" num_pins="1"/>
                <input name="CLBLL_L_CIN" num_pins="1"/>
                <clock name="CLBLL_L_CLK" num_pins="1"/>
                <input name="CLBLL_L_CX" num_pins="1"/>
                <input name="CLBLL_L_D1" num_pins="1"/>
                <input name="CLBLL_L_D2" num_pins="1"/>
                <input name="CLBLL_L_D3" num_pins="1"/>
                <input name="CLBLL_L_D4" num_pins="1"/>
                <input name="CLBLL_L_D5" num_pins="1"/>
                <input name="CLBLL_L_D6" num_pins="1"/>
                <input name="CLBLL_L_DX" num_pins="1"/>
                <input name="CLBLL_L_SR" num_pins="1"/>
                <!-- Sub Tile Outputs -->
                <output name="CLBLL_L_A" num_pins="1"/>
                <output name="CLBLL_L_AMUX" num_pins="1"/>
                <output name="CLBLL_L_AQ" num_pins="1"/>
                <output name="CLBLL_L_B" num_pins="1"/>
                <output name="CLBLL_L_BMUX" num_pins="1"/>
                <output name="CLBLL_L_BQ" num_pins="1"/>
                <output name="CLBLL_L_C" num_pins="1"/>
                <output name="CLBLL_L_CMUX" num_pins="1"/>
                <output name="CLBLL_L_COUT" num_pins="1"/>
                <output name="CLBLL_L_CQ" num_pins="1"/>
                <output name="CLBLL_L_D" num_pins="1"/>
                <output name="CLBLL_L_DMUX" num_pins="1"/>
                <output name="CLBLL_L_DQ" num_pins="1"/>
                <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
                    <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_L_CIN"/>
                    <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_LL_COUT"/>
                    <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_L_COUT"/>
                    <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_LL_CIN"/>
                </fc>
                <pinlocations pattern="custom">
                    <loc side="top">BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_CIN</loc>
                    <loc side="left">BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D2 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A4 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A6 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D1 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C2 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C6 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_BQ BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_DMUX BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_AMUX BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A2 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B2 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B4 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_CE BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D4 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_SR BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C4 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B1 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D3 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_CQ BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_CLK BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A3 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A5 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_CMUX BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_BMUX BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_AQ BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_CX BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C3 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_DX BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B6 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_BX BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B5 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_DQ BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D6 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D5 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C1 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_AX BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B3 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A1 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C5</loc>
                    <loc side="bottom">BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_COUT</loc>
                </pinlocations>
                <equivalent_sites>
                    <site pb_type="BLK-TL-SLICEL" pin_mapping="custom">
                        <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A" to="BLK-TL-SLICEL.A"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A1" to="BLK-TL-SLICEL.A1"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A2" to="BLK-TL-SLICEL.A2"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A3" to="BLK-TL-SLICEL.A3"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A4" to="BLK-TL-SLICEL.A4"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A5" to="BLK-TL-SLICEL.A5"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A6" to="BLK-TL-SLICEL.A6"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_AMUX" to="BLK-TL-SLICEL.AMUX"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_AQ" to="BLK-TL-SLICEL.AQ"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_AX" to="BLK-TL-SLICEL.AX"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B" to="BLK-TL-SLICEL.B"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B1" to="BLK-TL-SLICEL.B1"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B2" to="BLK-TL-SLICEL.B2"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B3" to="BLK-TL-SLICEL.B3"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B4" to="BLK-TL-SLICEL.B4"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B5" to="BLK-TL-SLICEL.B5"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B6" to="BLK-TL-SLICEL.B6"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_BMUX" to="BLK-TL-SLICEL.BMUX"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_BQ" to="BLK-TL-SLICEL.BQ"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_BX" to="BLK-TL-SLICEL.BX"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C" to="BLK-TL-SLICEL.clk"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C1" to="BLK-TL-SLICEL.C1"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C2" to="BLK-TL-SLICEL.C2"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C3" to="BLK-TL-SLICEL.C3"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C4" to="BLK-TL-SLICEL.C4"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C5" to="BLK-TL-SLICEL.C5"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C6" to="BLK-TL-SLICEL.C6"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_CIN" to="BLK-TL-SLICEL.CIN"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_CLK" to="BLK-TL-SLICEL.CLK"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_CMUX" to="BLK-TL-SLICEL.CMUX"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_COUT" to="BLK-TL-SLICEL.COUT"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_CQ" to="BLK-TL-SLICEL.CQ"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_CX" to="BLK-TL-SLICEL.CX"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D" to="BLK-TL-SLICEL.D"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D1" to="BLK-TL-SLICEL.D1"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D2" to="BLK-TL-SLICEL.D2"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D3" to="BLK-TL-SLICEL.D3"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D4" to="BLK-TL-SLICEL.D4"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D5" to="BLK-TL-SLICEL.D5"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D6" to="BLK-TL-SLICEL.D6"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_DMUX" to="BLK-TL-SLICEL.DMUX"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_DQ" to="BLK-TL-SLICEL.DQ"/>
                        <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_DX" to="BLK-TL-SLICEL.DX"/>
                    </site>
                </equivalent_sites>
            </sub_tile>
            <switchblock_locations pattern="all"/>
        </tile>
    </tiles>

    <layout>
        <auto_layout aspect_ratio="1.0">
            <perimeter type="io" priority="100"/>
            <corners type="EMPTY" priority="101"/>
            <row type="BLK-TL-CLBLL_R" startx="1" starty="7" priority="15"/>
            <fill type="BLK-TL-CLBLL_L" priority="10"/>
        </auto_layout>
    </layout>

    <device>
        <sizing R_minW_nmos="8926" R_minW_pmos="16067"/>
        <area grid_logic_tile_area="0"/>
        <chan_width_distr>
            <x distr="uniform" peak="1.000000"/>
            <y distr="uniform" peak="1.000000"/>
        </chan_width_distr>
        <switch_block type="wilton" fs="3"/>
        <connection_block input_switch_name="ipin_cblock"/>
    </device>

    <switchlist>
        <switch type="mux" name="0" R="551" Cin=".77e-15" Cout="4e-15" Tdel="58e-12" mux_trans_size="2.630740" buf_size="27.645901"/>
        <switch type="mux" name="ipin_cblock" R="2231.5" Cout="0." Cin="1.47e-15" Tdel="7.247000e-11" mux_trans_size="1.222260" buf_size="auto"/>
    </switchlist>

    <segmentlist>
        <segment freq="1.000000" length="4" type="unidir" Rmetal="101" Cmetal="22.5e-15">
            <mux name="0"/>
            <sb type="pattern">1 1 1 1 1</sb>
            <cb type="pattern">1 1 1 1</cb>
        </segment>
    </segmentlist>

    <complexblocklist>
        <pb_type name="io">
            <input name="outpad" num_pins="1"/>
            <output name="inpad" num_pins="1"/>
            <clock name="clock" num_pins="1"/>
            <mode name="inpad">
                <pb_type name="inpad" blif_model=".input" num_pb="1">
                    <output name="inpad" num_pins="1"/>
                </pb_type>
                <interconnect>
                    <direct name="inpad" input="inpad.inpad" output="io.inpad">
                        <delay_constant max="4.243e-11" in_port="inpad.inpad" out_port="io.inpad"/>
                    </direct>
                </interconnect>
            </mode>
            <mode name="outpad">
                <pb_type name="outpad" blif_model=".output" num_pb="1">
                    <input name="outpad" num_pins="1"/>
                </pb_type>
                <interconnect>
                    <direct name="outpad" input="io.outpad" output="outpad.outpad">
                        <delay_constant max="1.394e-11" in_port="io.outpad" out_port="outpad.outpad"/>
                    </direct>
                </interconnect>
            </mode>
            <power method="ignore"/>
        </pb_type>

        <pb_type name="BLK-TL-SLICEL">
            <clock name="CLK" num_pins="1"/>
            <input name="A1" num_pins="1"/>
            <input name="A2" num_pins="1"/>
            <input name="A3" num_pins="1"/>
            <input name="A4" num_pins="1"/>
            <input name="A5" num_pins="1"/>
            <input name="A6" num_pins="1"/>
            <input name="AX" num_pins="1"/>
            <input name="B1" num_pins="1"/>
            <input name="B2" num_pins="1"/>
            <input name="B3" num_pins="1"/>
            <input name="B4" num_pins="1"/>
            <input name="B5" num_pins="1"/>
            <input name="B6" num_pins="1"/>
            <input name="BX" num_pins="1"/>
            <input name="C1" num_pins="1"/>
            <input name="C2" num_pins="1"/>
            <input name="C3" num_pins="1"/>
            <input name="C4" num_pins="1"/>
            <input name="C5" num_pins="1"/>
            <input name="C6" num_pins="1"/>
            <input name="CIN" num_pins="1"/>
            <input name="CX" num_pins="1"/>
            <input name="D1" num_pins="1"/>
            <input name="D2" num_pins="1"/>
            <input name="D3" num_pins="1"/>
            <input name="D4" num_pins="1"/>
            <input name="D5" num_pins="1"/>
            <input name="D6" num_pins="1"/>
            <input name="DX" num_pins="1"/>
            <output name="A" num_pins="1"/>
            <output name="AMUX" num_pins="1"/>
            <output name="AQ" num_pins="1"/>
            <output name="B" num_pins="1"/>
            <output name="BMUX" num_pins="1"/>
            <output name="BQ" num_pins="1"/>
            <output name="clk" num_pins="1"/>
            <output name="CMUX" num_pins="1"/>
            <output name="COUT" num_pins="1"/>
            <output name="CQ" num_pins="1"/>
            <output name="D" num_pins="1"/>
            <output name="DMUX" num_pins="1"/>
            <output name="DQ" num_pins="1"/>
            <pb_type name="SLICEL0" num_pb="1">
                <input name="DX" num_pins="1"/>
                <input name="D1" num_pins="1"/>
                <input name="D2" num_pins="1"/>
                <input name="D3" num_pins="1"/>
                <input name="D4" num_pins="1"/>
                <input name="D5" num_pins="1"/>
                <input name="D6" num_pins="1"/>

                <input name="CX" num_pins="1"/>
                <input name="C1" num_pins="1"/>
                <input name="C2" num_pins="1"/>
                <input name="C3" num_pins="1"/>
                <input name="C4" num_pins="1"/>
                <input name="C5" num_pins="1"/>
                <input name="C6" num_pins="1"/>

                <input name="BX" num_pins="1"/>
                <input name="B1" num_pins="1"/>
                <input name="B2" num_pins="1"/>
                <input name="B3" num_pins="1"/>
                <input name="B4" num_pins="1"/>
                <input name="B5" num_pins="1"/>
                <input name="B6" num_pins="1"/>

                <input name="AX" num_pins="1"/>
                <input name="A1" num_pins="1"/>
                <input name="A2" num_pins="1"/>
                <input name="A3" num_pins="1"/>
                <input name="A4" num_pins="1"/>
                <input name="A5" num_pins="1"/>
                <input name="A6" num_pins="1"/>

                <clock name="CLK" num_pins="1"/>

                <input name="CIN" num_pins="1"/>
                <output name="COUT" num_pins="1"/>

                <output name="DMUX" num_pins="1"/>
                <output name="D" num_pins="1"/>
                <output name="DQ" num_pins="1"/>

                <output name="CMUX" num_pins="1"/>
                <output name="clk" num_pins="1"/>
                <output name="CQ" num_pins="1"/>

                <output name="BMUX" num_pins="1"/>
                <output name="B" num_pins="1"/>
                <output name="BQ" num_pins="1"/>

                <output name="AMUX" num_pins="1"/>
                <output name="A" num_pins="1"/>
                <output name="AQ" num_pins="1"/>

                <pb_type name="COMMON_LUT_AND_F78MUX" num_pb="1">
                    <input name="D1" num_pins="1"/>
                    <input name="D2" num_pins="1"/>
                    <input name="D3" num_pins="1"/>
                    <input name="D4" num_pins="1"/>
                    <input name="D5" num_pins="1"/>
                    <input name="D6" num_pins="1"/>

                    <input name="CX" num_pins="1"/>
                    <input name="C1" num_pins="1"/>
                    <input name="C2" num_pins="1"/>
                    <input name="C3" num_pins="1"/>
                    <input name="C4" num_pins="1"/>
                    <input name="C5" num_pins="1"/>
                    <input name="C6" num_pins="1"/>

                    <input name="BX" num_pins="1"/>
                    <input name="B1" num_pins="1"/>
                    <input name="B2" num_pins="1"/>
                    <input name="B3" num_pins="1"/>
                    <input name="B4" num_pins="1"/>
                    <input name="B5" num_pins="1"/>
                    <input name="B6" num_pins="1"/>

                    <input name="AX" num_pins="1"/>
                    <input name="A1" num_pins="1"/>
                    <input name="A2" num_pins="1"/>
                    <input name="A3" num_pins="1"/>
                    <input name="A4" num_pins="1"/>
                    <input name="A5" num_pins="1"/>
                    <input name="A6" num_pins="1"/>

                    <output name="DO6" num_pins="1"/>
                    <output name="CO6" num_pins="1"/>
                    <output name="BO6" num_pins="1"/>
                    <output name="AO6" num_pins="1"/>

                    <output name="DO5" num_pins="1"/>
                    <output name="CO5" num_pins="1"/>
                    <output name="BO5" num_pins="1"/>
                    <output name="AO5" num_pins="1"/>

                    <output name="F7AMUX_O" num_pins="1"/>
                    <output name="F7BMUX_O" num_pins="1"/>
                    <output name="F8MUX_O" num_pins="1"/>

                    <pb_type name="ALUT" num_pb="1">
                        <input name="A1" num_pins="1"/>
                        <input name="A2" num_pins="1"/>
                        <input name="A3" num_pins="1"/>
                        <input name="A4" num_pins="1"/>
                        <input name="A5" num_pins="1"/>
                        <input name="A6" num_pins="1"/>
                        <output name="O5" num_pins="1"/>
                        <output name="O6" num_pins="1"/>
                        <mode name="ALUT-LUT5_MUX">
                            <pb_type blif_model=".names" class="lut" name="A5LUT" num_pb="2">
                                <input name="in" num_pins="5" port_class="lut_in"/>
                                <output name="out" num_pins="1" port_class="lut_out"/>
                                <delay_matrix in_port="A5LUT.in" out_port="A5LUT.out" type="max">	
                                        1.5200000000000002e-10	
                                        1.5200000000000002e-10	
                                        1.5e-10	
                                        1.5e-10	
                                        1.18e-10	
                                </delay_matrix>
                                <delay_matrix in_port="A5LUT.in" out_port="A5LUT.out" type="min">	
                                        4.4e-11	
                                        4.4e-11	
                                        4.2000000000000004e-11	
                                        4.6e-11	
                                        4.8e-11	
                                </delay_matrix>
                            </pb_type>
                            <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                                <input name="I0" num_pins="1"/>
                                <input name="I1" num_pins="1"/>
                                <input name="S" num_pins="1"/>
                                <output name="O" num_pins="1"/>
                                <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                                <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                                <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                            </pb_type>
                            <interconnect>
                                <!-- LUT5 (upper) -> O6 -->
                                <!-- LUT5 (lower) -> O5 -->
                                <!-- MUX used for LUT6 -->
                                <!-- LUT outputs -->
                                <direct input="ALUT.A1" name="ALUT_A1_0" output="A5LUT[0].in[0]"/>
                                <direct input="ALUT.A2" name="ALUT_A2_0" output="A5LUT[0].in[1]"/>
                                <direct input="ALUT.A3" name="ALUT_A3_0" output="A5LUT[0].in[2]"/>
                                <direct input="ALUT.A4" name="ALUT_A4_0" output="A5LUT[0].in[3]"/>
                                <direct input="ALUT.A5" name="ALUT_A5_0" output="A5LUT[0].in[4]"/>
                                <direct input="ALUT.A1" name="ALUT_A1_1" output="A5LUT[1].in[0]"/>
                                <direct input="ALUT.A2" name="ALUT_A2_1" output="A5LUT[1].in[1]"/>
                                <direct input="ALUT.A3" name="ALUT_A3_1" output="A5LUT[1].in[2]"/>
                                <direct input="ALUT.A4" name="ALUT_A4_1" output="A5LUT[1].in[3]"/>
                                <direct input="ALUT.A5" name="ALUT_A5_1" output="A5LUT[1].in[4]"/>
                                <direct input="A5LUT[0].out" name="O5" output="ALUT.O5">
                                    <pack_pattern in_port="A5LUT[0].out" name="LUT_to_FF_FDSE" out_port="ALUT.O5"/>
                                    <pack_pattern in_port="A5LUT[0].out" name="LUT_to_FF_FDRE" out_port="ALUT.O5"/>
                                    <pack_pattern in_port="A5LUT[0].out" name="LUT_to_FF_FDCE" out_port="ALUT.O5"/>
                                    <pack_pattern in_port="A5LUT[0].out" name="LUT_to_FF_FDPE" out_port="ALUT.O5"/>
                                </direct>
                                <mux input="A5LUT[1].out F6MUX.O" name="O6" output="ALUT.O6">
                                    <pack_pattern in_port="A5LUT[1].out" name="LUT_to_FF_FDSE" out_port="ALUT.O6"/>
                                    <pack_pattern in_port="A5LUT[1].out" name="LUT_to_FF_FDRE" out_port="ALUT.O6"/>
                                    <pack_pattern in_port="A5LUT[1].out" name="LUT_to_FF_FDPE" out_port="ALUT.O6"/>
                                    <pack_pattern in_port="A5LUT[1].out" name="LUT_to_FF_FDCE" out_port="ALUT.O6"/>
                                    <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDSE" out_port="ALUT.O6"/>
                                    <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDRE" out_port="ALUT.O6"/>
                                    <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDPE" out_port="ALUT.O6"/>
                                    <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDCE" out_port="ALUT.O6"/>
                                    <pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="ALUT.O6"/>
                                    <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="ALUT.O6"/>
                                    <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="ALUT.O6"/>
                                </mux>
                                <direct input="A5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                                    <pack_pattern in_port="A5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                                    <pack_pattern in_port="A5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                                    <pack_pattern in_port="A5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/>
                                </direct>
                                <direct input="A5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                                    <pack_pattern in_port="A5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                                    <pack_pattern in_port="A5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                                    <pack_pattern in_port="A5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/>
                                </direct>
                                <direct input="ALUT.A6" name="F6MUX_S" output="F6MUX.S"/>
                            </interconnect>
                        </mode>
                    </pb_type>
                    <pb_type name="BLUT" num_pb="1">
                        <input name="A1" num_pins="1"/>
                        <input name="A2" num_pins="1"/>
                        <input name="A3" num_pins="1"/>
                        <input name="A4" num_pins="1"/>
                        <input name="A5" num_pins="1"/>
                        <input name="A6" num_pins="1"/>
                        <output name="O5" num_pins="1"/>
                        <output name="O6" num_pins="1"/>
                        <mode name="BLUT-LUT5_MUX">
                            <pb_type blif_model=".names" class="lut" name="B5LUT" num_pb="2">
                                <input name="in" num_pins="5" port_class="lut_in"/>
                                <output name="out" num_pins="1" port_class="lut_out"/>
                                <delay_matrix in_port="B5LUT.in" out_port="B5LUT.out" type="max">
                                        1.5200000000000002e-10
                                        1.5200000000000002e-10
                                        1.5200000000000002e-10
                                        1.5e-10
                                        1.19e-10
                                </delay_matrix>
                                <delay_matrix in_port="B5LUT.in" out_port="B5LUT.out" type="min">
                                        4.5e-11
                                        4.3e-11
                                        4.3e-11
                                        4.5e-11
                                        4.9000000000000005e-11
                                </delay_matrix>
                            </pb_type>
                            <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                                <input name="I0" num_pins="1"/>
                                <input name="I1" num_pins="1"/>
                                <input name="S" num_pins="1"/>
                                <output name="O" num_pins="1"/>
                                <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                                <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                                <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                            </pb_type>
                            <interconnect>
                                <!-- LUT5 (upper) -> O6 -->
                                <!-- LUT5 (lower) -> O5 -->
                                <!-- MUX used for LUT6 -->
                                <!-- LUT outputs -->
                                <direct input="BLUT.A1" name="BLUT_A1_0" output="B5LUT[0].in[0]"/>
                                <direct input="BLUT.A2" name="BLUT_A2_0" output="B5LUT[0].in[1]"/>
                                <direct input="BLUT.A3" name="BLUT_A3_0" output="B5LUT[0].in[2]"/>
                                <direct input="BLUT.A4" name="BLUT_A4_0" output="B5LUT[0].in[3]"/>
                                <direct input="BLUT.A5" name="BLUT_A5_0" output="B5LUT[0].in[4]"/>
                                <direct input="BLUT.A1" name="BLUT_A1_1" output="B5LUT[1].in[0]"/>
                                <direct input="BLUT.A2" name="BLUT_A2_1" output="B5LUT[1].in[1]"/>
                                <direct input="BLUT.A3" name="BLUT_A3_1" output="B5LUT[1].in[2]"/>
                                <direct input="BLUT.A4" name="BLUT_A4_1" output="B5LUT[1].in[3]"/>
                                <direct input="BLUT.A5" name="BLUT_A5_1" output="B5LUT[1].in[4]"/>
                                <direct input="B5LUT[0].out" name="O5" output="BLUT.O5">
                                    <pack_pattern in_port="B5LUT[0].out" name="LUT_to_FF_FDSE" out_port="BLUT.O5"/>
                                    <pack_pattern in_port="B5LUT[0].out" name="LUT_to_FF_FDRE" out_port="BLUT.O5"/>
                                    <pack_pattern in_port="B5LUT[0].out" name="LUT_to_FF_FDCE" out_port="BLUT.O5"/>
                                    <pack_pattern in_port="B5LUT[0].out" name="LUT_to_FF_FDPE" out_port="BLUT.O5"/>
                                </direct>
                                <mux input="B5LUT[1].out F6MUX.O" name="O6" output="BLUT.O6">
                                    <pack_pattern in_port="B5LUT[1].out" name="LUT_to_FF_FDSE" out_port="BLUT.O6"/>
                                    <pack_pattern in_port="B5LUT[1].out" name="LUT_to_FF_FDRE" out_port="BLUT.O6"/>
                                    <pack_pattern in_port="B5LUT[1].out" name="LUT_to_FF_FDPE" out_port="BLUT.O6"/>
                                    <pack_pattern in_port="B5LUT[1].out" name="LUT_to_FF_FDCE" out_port="BLUT.O6"/>
                                    <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDSE" out_port="BLUT.O6"/>
                                    <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDRE" out_port="BLUT.O6"/>
                                    <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDPE" out_port="BLUT.O6"/>
                                    <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDCE" out_port="BLUT.O6"/>
                                    <pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="BLUT.O6"/>
                                    <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="BLUT.O6"/>
                                    <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="BLUT.O6"/>
                                </mux>
                                <direct input="B5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                                    <pack_pattern in_port="B5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                                    <pack_pattern in_port="B5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                                    <pack_pattern in_port="B5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/>
                                </direct>
                                <direct input="B5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                                    <pack_pattern in_port="B5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                                    <pack_pattern in_port="B5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                                    <pack_pattern in_port="B5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/>
                                </direct>
                                <direct input="BLUT.A6" name="F6MUX_S" output="F6MUX.S"/>
                            </interconnect>
                        </mode>
                    </pb_type>
                    <pb_type name="CLUT" num_pb="1">
                        <input name="A1" num_pins="1"/>
                        <input name="A2" num_pins="1"/>
                        <input name="A3" num_pins="1"/>
                        <input name="A4" num_pins="1"/>
                        <input name="A5" num_pins="1"/>
                        <input name="A6" num_pins="1"/>
                        <output name="O5" num_pins="1"/>
                        <output name="O6" num_pins="1"/>
                        <mode name="CLUT-LUT5_MUX">
                            <pb_type blif_model=".names" class="lut" name="C5LUT" num_pb="2">
                                <input name="in" num_pins="5" port_class="lut_in"/>
                                <output name="out" num_pins="1" port_class="lut_out"/>
                                <delay_matrix in_port="C5LUT.in" out_port="C5LUT.out" type="max">
                                        1.54e-10
                                        1.54e-10
                                        1.5300000000000001e-10
                                        1.5300000000000001e-10
                                        1.2e-10
                                </delay_matrix>
                                <delay_matrix in_port="C5LUT.in" out_port="C5LUT.out" type="min">
                                        4.4e-11
                                        4.3e-11
                                        4.2000000000000004e-11
                                        4.5e-11
                                        5.1e-11
                                </delay_matrix>
                            </pb_type>
                            <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                                <input name="I0" num_pins="1"/>
                                <input name="I1" num_pins="1"/>
                                <input name="S" num_pins="1"/>
                                <output name="O" num_pins="1"/>
                                <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                                <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                                <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                            </pb_type>
                            <interconnect>
                                <!-- LUT5 (upper) -> O6 -->
                                <!-- LUT5 (lower) -> O5 -->
                                <!-- MUX used for LUT6 -->
                                <!-- LUT outputs -->
                                <direct input="CLUT.A1" name="CLUT_A1_0" output="C5LUT[0].in[0]"/>
                                <direct input="CLUT.A2" name="CLUT_A2_0" output="C5LUT[0].in[1]"/>
                                <direct input="CLUT.A3" name="CLUT_A3_0" output="C5LUT[0].in[2]"/>
                                <direct input="CLUT.A4" name="CLUT_A4_0" output="C5LUT[0].in[3]"/>
                                <direct input="CLUT.A5" name="CLUT_A5_0" output="C5LUT[0].in[4]"/>
                                <direct input="CLUT.A1" name="CLUT_A1_1" output="C5LUT[1].in[0]"/>
                                <direct input="CLUT.A2" name="CLUT_A2_1" output="C5LUT[1].in[1]"/>
                                <direct input="CLUT.A3" name="CLUT_A3_1" output="C5LUT[1].in[2]"/>
                                <direct input="CLUT.A4" name="CLUT_A4_1" output="C5LUT[1].in[3]"/>
                                <direct input="CLUT.A5" name="CLUT_A5_1" output="C5LUT[1].in[4]"/>
                                <direct input="C5LUT[0].out" name="O5" output="CLUT.O5">
                                    <pack_pattern in_port="C5LUT[0].out" name="LUT_to_FF_FDSE" out_port="CLUT.O5"/>
                                    <pack_pattern in_port="C5LUT[0].out" name="LUT_to_FF_FDRE" out_port="CLUT.O5"/>
                                    <pack_pattern in_port="C5LUT[0].out" name="LUT_to_FF_FDCE" out_port="CLUT.O5"/>
                                    <pack_pattern in_port="C5LUT[0].out" name="LUT_to_FF_FDPE" out_port="CLUT.O5"/>
                                </direct>
                                <mux input="C5LUT[1].out F6MUX.O" name="O6" output="CLUT.O6">
                                    <pack_pattern in_port="C5LUT[1].out" name="LUT_to_FF_FDSE" out_port="CLUT.O6"/>
                                    <pack_pattern in_port="C5LUT[1].out" name="LUT_to_FF_FDRE" out_port="CLUT.O6"/>
                                    <pack_pattern in_port="C5LUT[1].out" name="LUT_to_FF_FDPE" out_port="CLUT.O6"/>
                                    <pack_pattern in_port="C5LUT[1].out" name="LUT_to_FF_FDCE" out_port="CLUT.O6"/>
                                    <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDSE" out_port="CLUT.O6"/>
                                    <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDRE" out_port="CLUT.O6"/>
                                    <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDPE" out_port="CLUT.O6"/>
                                    <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDCE" out_port="CLUT.O6"/>
                                    <pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="CLUT.O6"/>
                                    <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="CLUT.O6"/>
                                    <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="CLUT.O6"/>
                                </mux>
                                <direct input="C5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                                    <pack_pattern in_port="C5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                                    <pack_pattern in_port="C5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                                    <pack_pattern in_port="C5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/>
                                </direct>
                                <direct input="C5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                                    <pack_pattern in_port="C5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                                    <pack_pattern in_port="C5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                                    <pack_pattern in_port="C5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/>
                                </direct>
                                <direct input="CLUT.A6" name="F6MUX_S" output="F6MUX.S"/>
                            </interconnect>
                        </mode>
                    </pb_type>
                    <pb_type name="DLUT" num_pb="1">
                        <input name="A1" num_pins="1"/>
                        <input name="A2" num_pins="1"/>
                        <input name="A3" num_pins="1"/>
                        <input name="A4" num_pins="1"/>
                        <input name="A5" num_pins="1"/>
                        <input name="A6" num_pins="1"/>
                        <output name="O5" num_pins="1"/>
                        <output name="O6" num_pins="1"/>
                        <mode name="DLUT-LUT5_MUX">
                            <pb_type blif_model=".names" class="lut" name="D5LUT" num_pb="2">
                                <input name="in" num_pins="5" port_class="lut_in"/>
                                <output name="out" num_pins="1" port_class="lut_out"/>
                                <delay_matrix in_port="D5LUT.in" out_port="D5LUT.out" type="max">
                                        1.49e-10
                                        1.5e-10
                                        1.49e-10
                                        1.49e-10
                                        1.17e-10
                                </delay_matrix>
                                <delay_matrix in_port="D5LUT.in" out_port="D5LUT.out" type="min">
                                        4.4e-11
                                        4.3e-11
                                        4.2000000000000004e-11
                                        4.4e-11
                                        4.9000000000000005e-11
                                </delay_matrix>
                            </pb_type>
                            <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                                <input name="I0" num_pins="1"/>
                                <input name="I1" num_pins="1"/>
                                <input name="S" num_pins="1"/>
                                <output name="O" num_pins="1"/>
                                <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                                <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                                <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                            </pb_type>
                            <interconnect>
                                <!-- LUT5 (upper) -> O6 -->
                                <!-- LUT5 (lower) -> O5 -->
                                <!-- MUX used for LUT6 -->
                                <!-- LUT outputs -->
                                <direct input="DLUT.A1" name="DLUT_A1_0" output="D5LUT[0].in[0]"/>
                                <direct input="DLUT.A2" name="DLUT_A2_0" output="D5LUT[0].in[1]"/>
                                <direct input="DLUT.A3" name="DLUT_A3_0" output="D5LUT[0].in[2]"/>
                                <direct input="DLUT.A4" name="DLUT_A4_0" output="D5LUT[0].in[3]"/>
                                <direct input="DLUT.A5" name="DLUT_A5_0" output="D5LUT[0].in[4]"/>
                                <direct input="DLUT.A1" name="DLUT_A1_1" output="D5LUT[1].in[0]"/>
                                <direct input="DLUT.A2" name="DLUT_A2_1" output="D5LUT[1].in[1]"/>
                                <direct input="DLUT.A3" name="DLUT_A3_1" output="D5LUT[1].in[2]"/>
                                <direct input="DLUT.A4" name="DLUT_A4_1" output="D5LUT[1].in[3]"/>
                                <direct input="DLUT.A5" name="DLUT_A5_1" output="D5LUT[1].in[4]"/>
                                <direct input="D5LUT[0].out" name="O5" output="DLUT.O5">
                                    <pack_pattern in_port="D5LUT[0].out" name="LUT_to_FF_FDSE" out_port="DLUT.O5"/>
                                    <pack_pattern in_port="D5LUT[0].out" name="LUT_to_FF_FDRE" out_port="DLUT.O5"/>
                                    <pack_pattern in_port="D5LUT[0].out" name="LUT_to_FF_FDCE" out_port="DLUT.O5"/>
                                    <pack_pattern in_port="D5LUT[0].out" name="LUT_to_FF_FDPE" out_port="DLUT.O5"/>
                                </direct>
                                <mux input="D5LUT[1].out F6MUX.O" name="O6" output="DLUT.O6">
                                    <pack_pattern in_port="D5LUT[1].out" name="LUT_to_FF_FDSE" out_port="DLUT.O6"/>
                                    <pack_pattern in_port="D5LUT[1].out" name="LUT_to_FF_FDRE" out_port="DLUT.O6"/>
                                    <pack_pattern in_port="D5LUT[1].out" name="LUT_to_FF_FDPE" out_port="DLUT.O6"/>
                                    <pack_pattern in_port="D5LUT[1].out" name="LUT_to_FF_FDCE" out_port="DLUT.O6"/>
                                    <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDSE" out_port="DLUT.O6"/>
                                    <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDRE" out_port="DLUT.O6"/>
                                    <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDPE" out_port="DLUT.O6"/>
                                    <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDCE" out_port="DLUT.O6"/>
                                    <pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="DLUT.O6"/>
                                    <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="DLUT.O6"/>
                                    <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="DLUT.O6"/>
                                </mux>
                                <direct input="D5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                                    <pack_pattern in_port="D5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                                    <pack_pattern in_port="D5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                                    <pack_pattern in_port="D5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/>
                                </direct>
                                <direct input="D5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                                    <pack_pattern in_port="D5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                                    <pack_pattern in_port="D5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                                    <pack_pattern in_port="D5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/>
                                </direct>
                                <direct input="DLUT.A6" name="F6MUX_S" output="F6MUX.S"/>
                            </interconnect>
                        </mode>
                    </pb_type>
                    <pb_type blif_model=".subckt MUXF7" name="F7AMUX" num_pb="1">
                        <input name="I0" num_pins="1"/>
                        <input name="I1" num_pins="1"/>
                        <input name="S" num_pins="1"/>
                        <output name="O" num_pins="1"/>
                        <delay_constant in_port="F7AMUX.I0" max="1.9000000000000002e-10" out_port="F7AMUX.O" min="5.3000000000000004e-11"/>
                        <delay_constant in_port="F7AMUX.I1" max="1.93e-10" out_port="F7AMUX.O" min="5.5000000000000004e-11"/>
                        <delay_constant in_port="F7AMUX.S" max="2.7600000000000003e-10" out_port="F7AMUX.O" min="8.500000000000002e-11"/>
                    </pb_type>
                    <pb_type blif_model=".subckt MUXF7" name="F7BMUX" num_pb="1">
                        <input name="I0" num_pins="1"/>
                        <input name="I1" num_pins="1"/>
                        <input name="S" num_pins="1"/>
                        <output name="O" num_pins="1"/>
                        <delay_constant in_port="F7BMUX.I0" max="2.17e-10" out_port="F7BMUX.O" min="6.2e-11"/>
                        <delay_constant in_port="F7BMUX.I1" max="2.23e-10" out_port="F7BMUX.O" min="6.500000000000001e-11"/>
                        <delay_constant in_port="F7BMUX.S" max="2.96e-10" out_port="F7BMUX.O" min="9.3e-11"/>
                    </pb_type>
                    <pb_type blif_model=".subckt MUXF8" name="F8MUX" num_pb="1">
                        <input name="I0" num_pins="1"/>
                        <input name="I1" num_pins="1"/>
                        <input name="S" num_pins="1"/>
                        <output name="O" num_pins="1"/>
                        <delay_constant in_port="F8MUX.I0" max="1.04e-10" out_port="F8MUX.O" min="2.3e-11"/>
                        <delay_constant in_port="F8MUX.I1" max="9.400000000000001e-11" out_port="F8MUX.O" min="1.9000000000000002e-11"/>
                        <delay_constant in_port="F8MUX.S" max="2.7300000000000004e-10" out_port="F8MUX.O" min="8.000000000000001e-11"/>
                    </pb_type>

                    <interconnect>
                        <!-- LUT input pins -->
                        <direct name="D1" input="COMMON_LUT_AND_F78MUX.D1" output="DLUT.A1" />
                        <direct name="D2" input="COMMON_LUT_AND_F78MUX.D2" output="DLUT.A2" />
                        <direct name="D3" input="COMMON_LUT_AND_F78MUX.D3" output="DLUT.A3" />
                        <direct name="D4" input="COMMON_LUT_AND_F78MUX.D4" output="DLUT.A4" />
                        <direct name="D5" input="COMMON_LUT_AND_F78MUX.D5" output="DLUT.A5" />
                        <direct name="D6" input="COMMON_LUT_AND_F78MUX.D6" output="DLUT.A6" />

                        <direct name="C1" input="COMMON_LUT_AND_F78MUX.C1" output="CLUT.A1" />
                        <direct name="C2" input="COMMON_LUT_AND_F78MUX.C2" output="CLUT.A2" />
                        <direct name="C3" input="COMMON_LUT_AND_F78MUX.C3" output="CLUT.A3" />
                        <direct name="C4" input="COMMON_LUT_AND_F78MUX.C4" output="CLUT.A4" />
                        <direct name="C5" input="COMMON_LUT_AND_F78MUX.C5" output="CLUT.A5" />
                        <direct name="C6" input="COMMON_LUT_AND_F78MUX.C6" output="CLUT.A6" />

                        <direct name="B1" input="COMMON_LUT_AND_F78MUX.B1" output="BLUT.A1" />
                        <direct name="B2" input="COMMON_LUT_AND_F78MUX.B2" output="BLUT.A2" />
                        <direct name="B3" input="COMMON_LUT_AND_F78MUX.B3" output="BLUT.A3" />
                        <direct name="B4" input="COMMON_LUT_AND_F78MUX.B4" output="BLUT.A4" />
                        <direct name="B5" input="COMMON_LUT_AND_F78MUX.B5" output="BLUT.A5" />
                        <direct name="B6" input="COMMON_LUT_AND_F78MUX.B6" output="BLUT.A6" />

                        <direct name="A1" input="COMMON_LUT_AND_F78MUX.A1" output="ALUT.A1" />
                        <direct name="A2" input="COMMON_LUT_AND_F78MUX.A2" output="ALUT.A2" />
                        <direct name="A3" input="COMMON_LUT_AND_F78MUX.A3" output="ALUT.A3" />
                        <direct name="A4" input="COMMON_LUT_AND_F78MUX.A4" output="ALUT.A4" />
                        <direct name="A5" input="COMMON_LUT_AND_F78MUX.A5" output="ALUT.A5" />
                        <direct name="A6" input="COMMON_LUT_AND_F78MUX.A6" output="ALUT.A6" />

                        <direct name="DO6" input="DLUT.O6" output="COMMON_LUT_AND_F78MUX.DO6" />
                        <direct name="DO5" input="DLUT.O5" output="COMMON_LUT_AND_F78MUX.DO5" />

                        <direct name="CO6" input="CLUT.O6" output="COMMON_LUT_AND_F78MUX.CO6" />
                        <direct name="CO5" input="CLUT.O5" output="COMMON_LUT_AND_F78MUX.CO5" />

                        <direct name="BO6" input="BLUT.O6" output="COMMON_LUT_AND_F78MUX.BO6" />
                        <direct name="BO5" input="BLUT.O5" output="COMMON_LUT_AND_F78MUX.BO5" />

                        <direct name="AO6" input="ALUT.O6" output="COMMON_LUT_AND_F78MUX.AO6" />
                        <direct name="AO5" input="ALUT.O5" output="COMMON_LUT_AND_F78MUX.AO5" />

                        <!-- F7AMUX inputs -->
                        <direct name="F7AMUX_I0" input="BLUT.O6" output="F7AMUX.I0">
                            <pack_pattern in_port="BLUT.O6" name="LUT5toLUT7" out_port="F7AMUX.I0"/>
                            <pack_pattern in_port="BLUT.O6" name="LUT5toLUT8" out_port="F7AMUX.I0"/>
                        </direct>
                        <direct name="F7AMUX_I1" input="ALUT.O6" output="F7AMUX.I1">
                            <pack_pattern in_port="ALUT.O6" name="LUT5toLUT7" out_port="F7AMUX.I1"/>
                            <pack_pattern in_port="ALUT.O6" name="LUT5toLUT8" out_port="F7AMUX.I1"/>
                        </direct>
                        <direct name="F7AMUX_S" input="COMMON_LUT_AND_F78MUX.AX" output="F7AMUX.S" />
                        <!-- F7BMUX inputs -->
                        <direct name="F7BMUX_I0" input="DLUT.O6" output="F7BMUX.I0">
                            <pack_pattern in_port="DLUT.O6" name="LUT5toLUT7" out_port="F7BMUX.I0"/>
                            <pack_pattern in_port="DLUT.O6" name="LUT5toLUT8" out_port="F7BMUX.I0"/>
                        </direct>
                        <direct name="F7BMUX_I1" input="CLUT.O6" output="F7BMUX.I1">
                            <pack_pattern in_port="CLUT.O6" name="LUT5toLUT7" out_port="F7BMUX.I1"/>
                            <pack_pattern in_port="CLUT.O6" name="LUT5toLUT8" out_port="F7BMUX.I1"/>
                        </direct>
                        <direct name="F7BMUX_S" input="COMMON_LUT_AND_F78MUX.CX" output="F7BMUX.S" />
                        <!-- F8MUX inputs -->
                        <direct name="F8MUX_I0" input="F7BMUX.O" output="F8MUX.I0">
                            <pack_pattern in_port="F7BMUX.O" name="LUT5toLUT8" out_port="F8MUX.I0"/>
                        </direct>
                        <direct name="F8MUX_I1" input="F7AMUX.O" output="F8MUX.I1">
                            <pack_pattern in_port="F7AMUX.O" name="LUT5toLUT8" out_port="F8MUX.I1"/>
                        </direct>
                        <direct name="F8MUX_S" input="COMMON_LUT_AND_F78MUX.BX" output="F8MUX.S" />

                        <direct name="F7AMUX_O" input="F7AMUX.O" output="COMMON_LUT_AND_F78MUX.F7AMUX_O" />
                        <direct name="F7BMUX_O" input="F7BMUX.O" output="COMMON_LUT_AND_F78MUX.F7BMUX_O" />
                        <direct name="F8MUX_O" input="F8MUX.O" output="COMMON_LUT_AND_F78MUX.F8MUX_O" />
                    </interconnect>
                </pb_type>

                <pb_type name="COMMON_SLICE" num_pb="1">
                    <input name="DX" num_pins="1"/>
                    <input name="CX" num_pins="1"/>
                    <input name="BX" num_pins="1"/>
                    <input name="AX" num_pins="1"/>

                    <input name="DO6" num_pins="1"/>
                    <input name="CO6" num_pins="1"/>
                    <input name="BO6" num_pins="1"/>
                    <input name="AO6" num_pins="1"/>

                    <input name="DO5" num_pins="1"/>
                    <input name="CO5" num_pins="1"/>
                    <input name="BO5" num_pins="1"/>
                    <input name="AO5" num_pins="1"/>

                    <input name="F7AMUX_O" num_pins="1"/>
                    <input name="F7BMUX_O" num_pins="1"/>
                    <input name="F8MUX_O" num_pins="1"/>

                    <!-- This input in unconnected on SLICEL -->
                    <input name="AMC31" num_pins="1"/>

                    <clock name="CLK" num_pins="1"/>

                    <input name="CIN" num_pins="1"/>
                    <output name="COUT" num_pins="1"/>

                    <output name="DMUX" num_pins="1"/>
                    <output name="D" num_pins="1"/>
                    <output name="DQ" num_pins="1"/>

                    <output name="CMUX" num_pins="1"/>
                    <output name="clk" num_pins="1"/>
                    <output name="CQ" num_pins="1"/>

                    <output name="BMUX" num_pins="1"/>
                    <output name="B" num_pins="1"/>
                    <output name="BQ" num_pins="1"/>

                    <output name="AMUX" num_pins="1"/>
                    <output name="A" num_pins="1"/>
                    <output name="AQ" num_pins="1"/>

                    <pb_type name="SLICE_FF" num_pb="1">
                        <clock name="CK" num_pins="1"/>
                        <input name="D" num_pins="4"/>
                        <input name="D5" num_pins="4"/>
                        <output name="Q" num_pins="4"/>
                        <output name="Q5" num_pins="4"/>
                        <mode name="NO_FF">
                            <pb_type blif_model=".latch" name="NO_FF" num_pb="4">
                                <input name="D" num_pins="1"/>
                            </pb_type>
                            <interconnect>
                                <direct input="SLICE_FF.D" name="D" output="NO_FF.D"/>
                            </interconnect>
                        </mode>
                        <mode name="FDSE_or_FDRE">
                            <pb_type name="FF_FDSE_or_FDRE" num_pb="4">
                                <clock name="clk" num_pins="1"/>
                                <input name="D" num_pins="1"/>
                                <output name="Q" num_pins="1"/>
                                <mode name="FDSE">
                                    <pb_type blif_model=".latch" name="FDSE" num_pb="1">
                                        <clock name="clk" num_pins="1"/>
                                        <input name="D" num_pins="1"/>
                                        <output name="Q" num_pins="1"/>
                                        <T_setup clock="clk" port="FDSE.D" value="-4.6e-11"/>
                                        <T_hold clock="clk" port="FDSE.D" value="1.81e-10"/>
                                        <T_clock_to_Q clock="clk" max="3.03e-10" port="FDSE.Q" min="9.900000000000001e-11"/>
                                    </pb_type>
                                    <interconnect>
                                        <direct input="FF_FDSE_or_FDRE.clk" name="clk" output="FDSE.clk"/>
                                        <direct input="FF_FDSE_or_FDRE.D" name="D" output="FDSE.D">
                                            <pack_pattern in_port="FF_FDSE_or_FDRE.D" name="LUT_to_FF_FDSE" out_port="FDSE.D"/>
                                        </direct>
                                        <direct input="FDSE.Q" name="Q" output="FF_FDSE_or_FDRE.Q"/>
                                    </interconnect>
                                </mode>
                                <mode name="FDRE">
                                    <pb_type blif_model=".latch" name="FDRE" num_pb="1">
                                        <clock name="clk" num_pins="1"/>
                                        <input name="D" num_pins="1"/>
                                        <output name="Q" num_pins="1"/>
                                        <T_setup clock="clk" port="FDRE.D" value="-4.6e-11"/>
                                        <T_hold clock="clk" port="FDRE.D" value="1.81e-10"/>
                                        <T_clock_to_Q clock="clk" max="3.03e-10" port="FDRE.Q" min="9.900000000000001e-11"/>
                                    </pb_type>
                                    <interconnect>
                                        <direct input="FF_FDSE_or_FDRE.clk" name="clk" output="FDRE.clk"/>
                                        <direct input="FF_FDSE_or_FDRE.D" name="D" output="FDRE.D">
                                            <pack_pattern in_port="FF_FDSE_or_FDRE.D" name="LUT_to_FF_FDRE" out_port="FDRE.D"/>
                                        </direct>
                                        <direct input="FDRE.Q" name="Q" output="FF_FDSE_or_FDRE.Q"/>
                                    </interconnect>
                                </mode>
                            </pb_type>
                            <pb_type name="REG_FDSE_or_FDRE" num_pb="4">
                                <clock name="clk" num_pins="1"/>
                                <input name="D" num_pins="1"/>
                                <output name="Q" num_pins="1"/>
                                <mode name="FDSE">
                                    <pb_type blif_model=".latch" name="FDSE" num_pb="1">
                                        <clock name="clk" num_pins="1"/>
                                        <input name="D" num_pins="1"/>
                                        <output name="Q" num_pins="1"/>
                                        <T_setup clock="clk" port="FDSE.D" value="-4.5e-11"/>
                                        <T_hold clock="clk" port="FDSE.D" value="1.9400000000000003e-10"/>
                                        <T_clock_to_Q clock="clk" max="3.4000000000000007e-10" port="FDSE.Q" min="1.1200000000000001e-10"/>
                                    </pb_type>
                                    <interconnect>
                                        <direct input="REG_FDSE_or_FDRE.clk" name="clk" output="FDSE.clk"/>
                                        <direct input="REG_FDSE_or_FDRE.D" name="D" output="FDSE.D">
                                            <pack_pattern in_port="REG_FDSE_or_FDRE.D" name="LUT_to_FF_FDSE" out_port="FDSE.D"/>
                                            <pack_pattern in_port="REG_FDSE_or_FDRE.D" name="F6MUX_to_FF_FDSE" out_port="FDSE.D"/>
                                        </direct>
                                        <direct input="FDSE.Q" name="Q" output="REG_FDSE_or_FDRE.Q"/>
                                    </interconnect>
                                </mode>
                                <mode name="FDRE">
                                    <pb_type blif_model=".latch" name="FDRE" num_pb="1">
                                        <clock name="clk" num_pins="1"/>
                                        <input name="D" num_pins="1"/>
                                        <output name="Q" num_pins="1"/>
                                        <T_setup clock="clk" port="FDRE.D" value="-4.5e-11"/>
                                        <T_hold clock="clk" port="FDRE.D" value="1.9400000000000003e-10"/>
                                        <T_clock_to_Q clock="clk" max="3.4000000000000007e-10" port="FDRE.Q" min="1.1200000000000001e-10"/>
                                    </pb_type>
                                    <interconnect>
                                        <direct input="REG_FDSE_or_FDRE.clk" name="clk" output="FDRE.clk"/>
                                        <direct input="REG_FDSE_or_FDRE.D" name="D" output="FDRE.D">
                                            <pack_pattern in_port="REG_FDSE_or_FDRE.D" name="LUT_to_FF_FDRE" out_port="FDRE.D"/>
                                            <pack_pattern in_port="REG_FDSE_or_FDRE.D" name="F6MUX_to_FF_FDRE" out_port="FDRE.D"/>
                                        </direct>
                                        <direct input="FDRE.Q" name="Q" output="REG_FDSE_or_FDRE.Q"/>
                                    </interconnect>
                                </mode>
                            </pb_type>
                            <interconnect>
                                <complete input="SLICE_FF.CK" name="C_FF" output="FF_FDSE_or_FDRE.clk"/>
                                <direct input="SLICE_FF.D5" name="D5" output="FF_FDSE_or_FDRE.D"/>
                                <complete input="SLICE_FF.CK" name="C_REG" output="REG_FDSE_or_FDRE.clk"/>
                                <direct input="SLICE_FF.D" name="D" output="REG_FDSE_or_FDRE.D"/>
                                <direct input="FF_FDSE_or_FDRE.Q" name="Q5" output="SLICE_FF.Q5"/>
                                <direct input="REG_FDSE_or_FDRE.Q" name="Q" output="SLICE_FF.Q"/>
                            </interconnect>
                        </mode>
                        <mode name="FDPE_or_FDCE">
                            <pb_type name="FF_FDPE_or_FDCE" num_pb="4">
                                <clock name="clk" num_pins="1"/>
                                <input name="D" num_pins="1"/>
                                <output name="Q" num_pins="1"/>
                                <mode name="FDPE">
                                    <pb_type blif_model=".latch" name="FDPE" num_pb="1">
                                        <clock name="clk" num_pins="1"/>
                                        <input name="D" num_pins="1"/>
                                        <output name="Q" num_pins="1"/>
                                        <T_setup clock="clk" port="FDPE.D" value="-4.6e-11"/>
                                        <T_hold clock="clk" port="FDPE.D" value="1.81e-10"/>
                                        <T_clock_to_Q clock="clk" max="3.03e-10" port="FDPE.Q" min="9.900000000000001e-11"/>
                                    </pb_type>
                                    <interconnect>
                                        <direct input="FF_FDPE_or_FDCE.clk" name="clk" output="FDPE.clk"/>
                                        <direct input="FF_FDPE_or_FDCE.D" name="D" output="FDPE.D">
                                            <pack_pattern in_port="FF_FDPE_or_FDCE.D" name="LUT_to_FF_FDPE" out_port="FDPE.D"/>
                                        </direct>
                                        <direct input="FDPE.Q" name="Q" output="FF_FDPE_or_FDCE.Q"/>
                                    </interconnect>
                                </mode>
                                <mode name="FDCE">
                                    <pb_type blif_model=".latch" name="FDCE" num_pb="1">
                                        <clock name="clk" num_pins="1"/>
                                        <input name="D" num_pins="1"/>
                                        <output name="Q" num_pins="1"/>
                                        <T_setup clock="clk" port="FDCE.D" value="-4.6e-11"/>
                                        <T_hold clock="clk" port="FDCE.D" value="1.81e-10"/>
                                        <T_clock_to_Q clock="clk" max="3.03e-10" port="FDCE.Q" min="9.900000000000001e-11"/>
                                    </pb_type>
                                    <interconnect>
                                        <direct input="FF_FDPE_or_FDCE.clk" name="clk" output="FDCE.clk"/>
                                        <direct input="FF_FDPE_or_FDCE.D" name="D" output="FDCE.D">
                                            <pack_pattern in_port="FF_FDPE_or_FDCE.D" name="LUT_to_FF_FDCE" out_port="FDCE.D"/>
                                        </direct>
                                        <direct input="FDCE.Q" name="Q" output="FF_FDPE_or_FDCE.Q"/>
                                    </interconnect>
                                </mode>
                            </pb_type>
                            <pb_type name="REG_FDPE_or_FDCE" num_pb="4">
                                <clock name="clk" num_pins="1"/>
                                <input name="D" num_pins="1"/>
                                <output name="Q" num_pins="1"/>
                                <mode name="FDPE">
                                    <pb_type blif_model=".latch" name="FDPE" num_pb="1">
                                        <clock name="clk" num_pins="1"/>
                                        <input name="D" num_pins="1"/>
                                        <output name="Q" num_pins="1"/>
                                        <T_setup clock="clk" port="FDPE.D" value="-4.5e-11"/>
                                        <T_hold clock="clk" port="FDPE.D" value="1.9400000000000003e-10"/>
                                        <T_clock_to_Q clock="clk" max="3.4000000000000007e-10" port="FDPE.Q" min="1.1200000000000001e-10"/>
                                    </pb_type>
                                    <interconnect>
                                        <direct input="REG_FDPE_or_FDCE.clk" name="clk" output="FDPE.clk"/>
                                        <direct input="REG_FDPE_or_FDCE.D" name="D" output="FDPE.D">
                                            <pack_pattern in_port="REG_FDPE_or_FDCE.D" name="LUT_to_FF_FDPE" out_port="FDPE.D"/>
                                            <pack_pattern in_port="REG_FDPE_or_FDCE.D" name="F6MUX_to_FF_FDPE" out_port="FDPE.D"/>
                                        </direct>
                                        <direct input="FDPE.Q" name="Q" output="REG_FDPE_or_FDCE.Q"/>
                                    </interconnect>
                                </mode>
                                <mode name="FDCE">
                                    <pb_type blif_model=".latch" name="FDCE" num_pb="1">
                                        <clock name="clk" num_pins="1"/>
                                        <input name="D" num_pins="1"/>
                                        <output name="Q" num_pins="1"/>
                                        <T_setup clock="clk" port="FDCE.D" value="-4.5e-11"/>
                                        <T_hold clock="clk" port="FDCE.D" value="1.9400000000000003e-10"/>
                                        <T_clock_to_Q clock="clk" max="3.4000000000000007e-10" port="FDCE.Q" min="1.1200000000000001e-10"/>
                                    </pb_type>
                                    <interconnect>
                                        <direct input="REG_FDPE_or_FDCE.clk" name="clk" output="FDCE.clk"/>
                                        <direct input="FDCE.Q" name="Q" output="REG_FDPE_or_FDCE.Q"/>
                                    </interconnect>
                                </mode>
                            </pb_type>
                            <interconnect>
                                <complete input="SLICE_FF.CK" name="C_FF" output="FF_FDPE_or_FDCE.clk"/>
                                <direct input="SLICE_FF.D5[3:0]" name="D5" output="FF_FDPE_or_FDCE.D"/>
                                <complete input="SLICE_FF.CK" name="C_REG" output="REG_FDPE_or_FDCE.clk"/>
                                <direct input="SLICE_FF.D[3:0]" name="D" output="REG_FDPE_or_FDCE.D"/>
                                <direct input="FF_FDPE_or_FDCE.Q" name="Q5" output="SLICE_FF.Q5"/>
                                <direct input="REG_FDPE_or_FDCE.Q" name="Q" output="SLICE_FF.Q"/>
                            </interconnect>
                        </mode>
                        <mode name="LDPE_or_LDCE">
                            <pb_type name="LDPE_or_LDCE" num_pb="4">
                                <clock name="clk" num_pins="1"/>
                                <input name="D" num_pins="1"/>
                                <output name="Q" num_pins="1"/>
                                <mode name="LDPE">
                                    <pb_type blif_model=".latch" name="LDPE" num_pb="1">
                                        <clock name="clk" num_pins="1"/>
                                        <input name="D" num_pins="1"/>
                                        <output name="Q" num_pins="1"/>
                                        <T_setup clock="clk" port="LDPE.D" value="-5.600000000000001e-11"/>
                                        <T_clock_to_Q clock="clk" max="2.64e-10" port="LDPE.D" min="7.3e-11"/>
                                    </pb_type>
                                    <interconnect>
                                        <direct input="LDPE_or_LDCE.D" name="D" output="LDPE.D"/>
                                        <direct input="LDPE_or_LDCE.clk" name="clk" output="LDPE.clk"/>
                                        <direct input="LDPE.Q" name="Q" output="LDPE_or_LDCE.Q"/>
                                    </interconnect>
                                </mode>
                                <mode name="LDCE">
                                    <pb_type blif_model=".latch" name="LDCE" num_pb="1">
                                        <clock name="clk" num_pins="1"/>
                                        <input name="D" num_pins="1"/>
                                        <output name="Q" num_pins="1"/>
                                        <T_setup clock="clk" port="LDCE.D" value="-5.600000000000001e-11"/>
                                        <T_clock_to_Q clock="clk" max="2.64e-10" port="LDCE.D" min="7.3e-11"/>
                                    </pb_type>
                                    <interconnect>
                                        <direct input="LDPE_or_LDCE.D" name="D" output="LDCE.D"/>
                                        <direct input="LDPE_or_LDCE.clk" name="clk" output="LDCE.clk"/>
                                        <direct input="LDCE.Q" name="Q" output="LDPE_or_LDCE.Q"/>
                                    </interconnect>
                                </mode>
                            </pb_type>
                            <interconnect>
                                <complete input="SLICE_FF.CK" name="C_TO_LD" output="LDPE_or_LDCE.clk"/>
                                <direct input="SLICE_FF.D" name="D" output="LDPE_or_LDCE.D"/>
                                <direct input="LDPE_or_LDCE.Q" name="Q" output="SLICE_FF.Q"/>
                            </interconnect>
                        </mode>
                    </pb_type>

                    <!-- CARRY4 logic -->
                    <pb_type blif_model=".subckt CARRY4_VPR" name="CARRY4_VPR" num_pb="1">
                        <input name="CIN" num_pins="1"/>
                        <input name="CYINIT" num_pins="1"/>
                        <input name="DI0" num_pins="1"/>
                        <input name="DI1" num_pins="1"/>
                        <input name="DI2" num_pins="1"/>
                        <input name="DI3" num_pins="1"/>
                        <input name="S0" num_pins="1"/>
                        <input name="S1" num_pins="1"/>
                        <input name="S2" num_pins="1"/>
                        <input name="S3" num_pins="1"/>
                        <output name="CO0" num_pins="1"/>
                        <output name="CO1" num_pins="1"/>
                        <output name="CO2" num_pins="1"/>
                        <output name="CO3" num_pins="1"/>
                        <output name="O0" num_pins="1"/>
                        <output name="O1" num_pins="1"/>
                        <output name="O2" num_pins="1"/>
                        <output name="O3" num_pins="1"/>
                        <delay_constant in_port="CARRY4_VPR.CIN" max="2.7100000000000005e-10" out_port="CARRY4_VPR.CO0" min="7.600000000000001e-11"/>
                        <delay_constant in_port="CARRY4_VPR.CYINIT" max="5.360000000000001e-10" out_port="CARRY4_VPR.CO0" min="1.6500000000000002e-10"/>
                        <delay_constant in_port="CARRY4_VPR.DI0" max="3.2900000000000005e-10" out_port="CARRY4_VPR.CO0" min="8.500000000000002e-11"/>
                        <delay_constant in_port="CARRY4_VPR.S0" max="3.4000000000000007e-10" out_port="CARRY4_VPR.CO0" min="8.9e-11"/>
                        <delay_constant in_port="CARRY4_VPR.CIN" max="1.57e-10" out_port="CARRY4_VPR.CO1" min="4.5e-11"/>
                        <delay_constant in_port="CARRY4_VPR.CYINIT" max="4.940000000000001e-10" out_port="CARRY4_VPR.CO1" min="1.44e-10"/>
                        <delay_constant in_port="CARRY4_VPR.DI0" max="3.9600000000000003e-10" out_port="CARRY4_VPR.CO1" min="1.03e-10"/>
                        <delay_constant in_port="CARRY4_VPR.DI1" max="3.7600000000000005e-10" out_port="CARRY4_VPR.CO1" min="9.2e-11"/>
                        <delay_constant in_port="CARRY4_VPR.S0" max="4.33e-10" out_port="CARRY4_VPR.CO1" min="1.18e-10"/>
                        <delay_constant in_port="CARRY4_VPR.S1" max="4.69e-10" out_port="CARRY4_VPR.CO1" min="1.26e-10"/>
                        <delay_constant in_port="CARRY4_VPR.CIN" max="2.2800000000000001e-10" out_port="CARRY4_VPR.CO2" min="6.500000000000001e-11"/>
                        <delay_constant in_port="CARRY4_VPR.CYINIT" max="5.92e-10" out_port="CARRY4_VPR.CO2" min="1.69e-10"/>
                        <delay_constant in_port="CARRY4_VPR.DI0" max="4.74e-10" out_port="CARRY4_VPR.CO2" min="1.2900000000000002e-10"/>
                        <delay_constant in_port="CARRY4_VPR.DI1" max="4.5900000000000007e-10" out_port="CARRY4_VPR.CO2" min="1.18e-10"/>
                        <delay_constant in_port="CARRY4_VPR.DI2" max="2.89e-10" out_port="CARRY4_VPR.CO2" min="7.1e-11"/>
                        <delay_constant in_port="CARRY4_VPR.S0" max="5.120000000000001e-10" out_port="CARRY4_VPR.CO2" min="1.44e-10"/>
                        <delay_constant in_port="CARRY4_VPR.S1" max="5.480000000000001e-10" out_port="CARRY4_VPR.CO2" min="1.5300000000000001e-10"/>
                        <delay_constant in_port="CARRY4_VPR.S2" max="2.92e-10" out_port="CARRY4_VPR.CO2" min="7.2e-11"/>
                        <delay_constant in_port="CARRY4_VPR.CIN" max="1.1400000000000001e-10" out_port="CARRY4_VPR.CO3" min="3.9e-11"/>
                        <delay_constant in_port="CARRY4_VPR.CYINIT" max="5.8e-10" out_port="CARRY4_VPR.CO3" min="1.73e-10"/>
                        <delay_constant in_port="CARRY4_VPR.DI0" max="4.5600000000000003e-10" out_port="CARRY4_VPR.CO3" min="1.2900000000000002e-10"/>
                        <delay_constant in_port="CARRY4_VPR.DI1" max="4.5600000000000003e-10" out_port="CARRY4_VPR.CO3" min="1.2900000000000002e-10"/>
                        <delay_constant in_port="CARRY4_VPR.DI2" max="4.5600000000000003e-10" out_port="CARRY4_VPR.CO3" min="1.2900000000000002e-10"/>
                        <delay_constant in_port="CARRY4_VPR.DI3" max="4.5600000000000003e-10" out_port="CARRY4_VPR.CO3" min="1.2900000000000002e-10"/>
                        <delay_constant in_port="CARRY4_VPR.S0" max="5.08e-10" out_port="CARRY4_VPR.CO3" min="1.42e-10"/>
                        <delay_constant in_port="CARRY4_VPR.S1" max="5.28e-10" out_port="CARRY4_VPR.CO3" min="1.46e-10"/>
                        <delay_constant in_port="CARRY4_VPR.S2" max="3.7600000000000005e-10" out_port="CARRY4_VPR.CO3" min="1.0600000000000001e-10"/>
                        <delay_constant in_port="CARRY4_VPR.S3" max="3.8000000000000003e-10" out_port="CARRY4_VPR.CO3" min="1.0600000000000001e-10"/>
                        <delay_constant in_port="CARRY4_VPR.CIN" max="2.22e-10" out_port="CARRY4_VPR.O0" min="5.4e-11"/>
                        <delay_constant in_port="CARRY4_VPR.CYINIT" max="4.82e-10" out_port="CARRY4_VPR.O0" min="1.47e-10"/>
                        <delay_constant in_port="CARRY4_VPR.S0" max="2.23e-10" out_port="CARRY4_VPR.O0" min="6e-11"/>
                        <delay_constant in_port="CARRY4_VPR.CIN" max="3.3400000000000004e-10" out_port="CARRY4_VPR.O1" min="9.100000000000001e-11"/>
                        <delay_constant in_port="CARRY4_VPR.CYINIT" max="5.98e-10" out_port="CARRY4_VPR.O1" min="1.76e-10"/>
                        <delay_constant in_port="CARRY4_VPR.DI0" max="3.37e-10" out_port="CARRY4_VPR.O1" min="9.400000000000001e-11"/>
                        <delay_constant in_port="CARRY4_VPR.S0" max="4.0000000000000007e-10" out_port="CARRY4_VPR.O1" min="9.6e-11"/>
                        <delay_constant in_port="CARRY4_VPR.S1" max="2.05e-10" out_port="CARRY4_VPR.O1" min="5.600000000000001e-11"/>
                        <delay_constant in_port="CARRY4_VPR.CIN" max="2.39e-10" out_port="CARRY4_VPR.O2" min="6.500000000000001e-11"/>
                        <delay_constant in_port="CARRY4_VPR.CYINIT" max="5.84e-10" out_port="CARRY4_VPR.O2" min="1.6700000000000002e-10"/>
                        <delay_constant in_port="CARRY4_VPR.DI0" max="4.86e-10" out_port="CARRY4_VPR.O2" min="1.22e-10"/>
                        <delay_constant in_port="CARRY4_VPR.DI1" max="4.71e-10" out_port="CARRY4_VPR.O2" min="1.1000000000000001e-10"/>
                        <delay_constant in_port="CARRY4_VPR.S0" max="5.230000000000001e-10" out_port="CARRY4_VPR.O2" min="1.3600000000000002e-10"/>
                        <delay_constant in_port="CARRY4_VPR.S1" max="5.58e-10" out_port="CARRY4_VPR.O2" min="1.43e-10"/>
                        <delay_constant in_port="CARRY4_VPR.S2" max="2.2600000000000002e-10" out_port="CARRY4_VPR.O2" min="5.7000000000000003e-11"/>
                        <delay_constant in_port="CARRY4_VPR.CIN" max="3.13e-10" out_port="CARRY4_VPR.O3" min="9e-11"/>
                        <delay_constant in_port="CARRY4_VPR.CYINIT" max="3.13e-10" out_port="CARRY4_VPR.O3" min="9e-11"/>
                        <delay_constant in_port="CARRY4_VPR.DI0" max="5.450000000000001e-10" out_port="CARRY4_VPR.O3" min="1.43e-10"/>
                        <delay_constant in_port="CARRY4_VPR.DI1" max="5.32e-10" out_port="CARRY4_VPR.O3" min="1.31e-10"/>
                        <delay_constant in_port="CARRY4_VPR.DI2" max="3.72e-10" out_port="CARRY4_VPR.O3" min="9.800000000000001e-11"/>
                        <delay_constant in_port="CARRY4_VPR.S0" max="5.82e-10" out_port="CARRY4_VPR.O3" min="1.56e-10"/>
                        <delay_constant in_port="CARRY4_VPR.S1" max="6.18e-10" out_port="CARRY4_VPR.O3" min="1.63e-10"/>
                        <delay_constant in_port="CARRY4_VPR.S2" max="3.3000000000000005e-10" out_port="CARRY4_VPR.O3" min="9e-11"/>
                        <delay_constant in_port="CARRY4_VPR.S3" max="2.2700000000000002e-10" out_port="CARRY4_VPR.O3" min="5.4e-11"/>
                    </pb_type>

                    <pb_type blif_model=".subckt CARRY_COUT_PLUG" name="CARRY_COUT_PLUG" num_pb="1">
                        <input name="CIN" num_pins="1"/>
                        <output name="COUT" num_pins="1"/>
                        <delay_constant in_port="CARRY_COUT_PLUG.CIN" max="0" out_port="CARRY_COUT_PLUG.COUT"/>
                    </pb_type>

                    <interconnect>
                        <!-- 5FF MUXs -->
                        <mux name="D5FFMUX" input="COMMON_SLICE.DX COMMON_SLICE.DO5" output="SLICE_FF.D5[3]">
                            <pack_pattern in_port="COMMON_SLICE.DO5" name="LUT_to_FF_FDSE" out_port="SLICE_FF.D5[3]" />
                            <pack_pattern in_port="COMMON_SLICE.DO5" name="LUT_to_FF_FDRE" out_port="SLICE_FF.D5[3]" />
                            <pack_pattern in_port="COMMON_SLICE.DO5" name="LUT_to_FF_FDPE" out_port="SLICE_FF.D5[3]" />
                            <pack_pattern in_port="COMMON_SLICE.DO5" name="LUT_to_FF_FDCE" out_port="SLICE_FF.D5[3]" />

                            <delay_constant in_port="COMMON_SLICE.DX" max="1.99e-10" out_port="SLICE_FF.D5[3]" />
                            <delay_constant in_port="COMMON_SLICE.DO5" max="1.1300000000000001e-10" out_port="SLICE_FF.D5[3]" />
                        </mux>
                        <mux name="C5FFMUX" input="COMMON_SLICE.CX COMMON_SLICE.CO5" output="SLICE_FF.D5[2]">
                            <pack_pattern in_port="COMMON_SLICE.CO5" name="LUT_to_FF_FDSE" out_port="SLICE_FF.D5[2]" />
                            <pack_pattern in_port="COMMON_SLICE.CO5" name="LUT_to_FF_FDRE" out_port="SLICE_FF.D5[2]" />
                            <pack_pattern in_port="COMMON_SLICE.CO5" name="LUT_to_FF_FDPE" out_port="SLICE_FF.D5[2]" />
                            <pack_pattern in_port="COMMON_SLICE.CO5" name="LUT_to_FF_FDCE" out_port="SLICE_FF.D5[2]" />

                            <delay_constant in_port="COMMON_SLICE.CX" max="1.9600000000000002e-10" out_port="SLICE_FF.D5[2]" />
                            <delay_constant in_port="COMMON_SLICE.CO5" max="1.0900000000000001e-10" out_port="SLICE_FF.D5[2]" />
                        </mux>
                        <mux name="B5FFMUX" input="COMMON_SLICE.BX COMMON_SLICE.BO5" output="SLICE_FF.D5[1]">
                            <pack_pattern in_port="COMMON_SLICE.BO5" name="LUT_to_FF_FDSE" out_port="SLICE_FF.D5[1]" />
                            <pack_pattern in_port="COMMON_SLICE.BO5" name="LUT_to_FF_FDRE" out_port="SLICE_FF.D5[1]" />
                            <pack_pattern in_port="COMMON_SLICE.BO5" name="LUT_to_FF_FDPE" out_port="SLICE_FF.D5[1]" />
                            <pack_pattern in_port="COMMON_SLICE.BO5" name="LUT_to_FF_FDCE" out_port="SLICE_FF.D5[1]" />

                            <delay_constant in_port="COMMON_SLICE.BX" max="2.16e-10" out_port="SLICE_FF.D5[1]" />
                            <delay_constant in_port="COMMON_SLICE.BO5" max="1.07e-10" out_port="SLICE_FF.D5[1]" />
                        </mux>
                        <mux name="A5FFMUX" input="COMMON_SLICE.AX COMMON_SLICE.AO5" output="SLICE_FF.D5[0]">
                            <pack_pattern in_port="COMMON_SLICE.AO5" name="LUT_to_FF_FDSE" out_port="SLICE_FF.D5[0]" />
                            <pack_pattern in_port="COMMON_SLICE.AO5" name="LUT_to_FF_FDRE" out_port="SLICE_FF.D5[0]" />
                            <pack_pattern in_port="COMMON_SLICE.AO5" name="LUT_to_FF_FDPE" out_port="SLICE_FF.D5[0]" />
                            <pack_pattern in_port="COMMON_SLICE.AO5" name="LUT_to_FF_FDCE" out_port="SLICE_FF.D5[0]" />

                            <delay_constant in_port="COMMON_SLICE.AX" max="2.0200000000000003e-10" out_port="SLICE_FF.D5[0]" />
                            <delay_constant in_port="COMMON_SLICE.AO5" max="1.07e-10" out_port="SLICE_FF.D5[0]" />
                        </mux>

                        <!-- [A-D]MUX -->
                        <mux name="DOUTMUX" input="COMMON_SLICE.AMC31 SLICE_FF.Q5[3] CARRY4_VPR.O3 CARRY4_VPR.CO3 COMMON_SLICE.DO6 COMMON_SLICE.DO5" output="COMMON_SLICE.DMUX">
                            <delay_constant in_port="SLICE_FF.Q5[3]" max="1.74e-10" out_port="COMMON_SLICE.DMUX" />
                            <delay_constant in_port="CARRY4_VPR.O3" max="3e-10" out_port="COMMON_SLICE.DMUX" />
                            <delay_constant in_port="CARRY4_VPR.CO3" max="1.8300000000000001e-10" out_port="COMMON_SLICE.DMUX" />
                            <delay_constant in_port="COMMON_SLICE.DO6" max="2.14e-10" out_port="COMMON_SLICE.DMUX" />
                            <delay_constant in_port="COMMON_SLICE.DO5" max="2.3100000000000003e-10" out_port="COMMON_SLICE.DMUX" />
                        </mux>
                        <mux name="COUTMUX" input="SLICE_FF.Q5[2] CARRY4_VPR.O2 CARRY4_VPR.CO2 COMMON_SLICE.CO6 COMMON_SLICE.CO5 COMMON_SLICE.F7BMUX_O" output="COMMON_SLICE.CMUX">
                            <delay_constant in_port="SLICE_FF.Q5[2]" max="1.73e-10" out_port="COMMON_SLICE.CMUX" />
                            <delay_constant in_port="CARRY4_VPR.O2" max="1.8900000000000002e-10" out_port="COMMON_SLICE.CMUX" />
                            <delay_constant in_port="CARRY4_VPR.CO2" max="1.78e-10" out_port="COMMON_SLICE.CMUX" />
                            <delay_constant in_port="COMMON_SLICE.CO6" max="2.05e-10" out_port="COMMON_SLICE.CMUX" />
                            <delay_constant in_port="COMMON_SLICE.CO5" max="2.0300000000000002e-10" out_port="COMMON_SLICE.CMUX" />
                        </mux>
                        <mux name="BOUTMUX" input="SLICE_FF.Q5[1] CARRY4_VPR.O1 CARRY4_VPR.CO1 COMMON_SLICE.BO6 COMMON_SLICE.BO5 COMMON_SLICE.F8MUX_O" output="COMMON_SLICE.BMUX">
                            <delay_constant in_port="SLICE_FF.Q5[1]" max="1.77e-10" out_port="COMMON_SLICE.BMUX" />
                            <delay_constant in_port="CARRY4_VPR.O1" max="2.08e-10" out_port="COMMON_SLICE.BMUX" />
                            <delay_constant in_port="CARRY4_VPR.CO1" max="1.8200000000000002e-10" out_port="COMMON_SLICE.BMUX" />
                            <delay_constant in_port="COMMON_SLICE.BO6" max="2.1300000000000001e-10" out_port="COMMON_SLICE.BMUX" />
                            <delay_constant in_port="COMMON_SLICE.BO5" max="2.2400000000000003e-10" out_port="COMMON_SLICE.BMUX" />
                        </mux>
                        <mux name="AOUTMUX" input="SLICE_FF.Q5[0] CARRY4_VPR.O0 CARRY4_VPR.CO0 COMMON_SLICE.AO6 COMMON_SLICE.AO5 COMMON_SLICE.F7AMUX_O" output="COMMON_SLICE.AMUX">
                            <delay_constant in_port="SLICE_FF.Q5[0]" max="1.75e-10" out_port="COMMON_SLICE.AMUX" />
                            <delay_constant in_port="CARRY4_VPR.O0" max="2.49e-10" out_port="COMMON_SLICE.AMUX" />
                            <delay_constant in_port="CARRY4_VPR.CO0" max="1.75e-10" out_port="COMMON_SLICE.AMUX" />
                            <delay_constant in_port="COMMON_SLICE.AO6" max="2.09e-10" out_port="COMMON_SLICE.AMUX" />
                            <delay_constant in_port="COMMON_SLICE.AO5" max="2.0200000000000003e-10" out_port="COMMON_SLICE.AMUX" />
                        </mux>

                        <!-- [A-D]FFMUX -->
                        <mux name="DFFMUX" input="COMMON_SLICE.AMC31 CARRY4_VPR.O3 CARRY4_VPR.CO3 COMMON_SLICE.DO6 COMMON_SLICE.DO5 COMMON_SLICE.DX" output="SLICE_FF.D[3]">
                            <pack_pattern in_port="COMMON_SLICE.DO6" name="LUT_to_FF_FDSE" out_port="SLICE_FF.D[3]" />
                            <pack_pattern in_port="COMMON_SLICE.DO6" name="LUT_to_FF_FDRE" out_port="SLICE_FF.D[3]" />
                            <pack_pattern in_port="COMMON_SLICE.DO6" name="LUT_to_FF_FDPE" out_port="SLICE_FF.D[3]" />
                            <pack_pattern in_port="COMMON_SLICE.DO6" name="LUT_to_FF_FDCE" out_port="SLICE_FF.D[3]" />

                            <pack_pattern in_port="COMMON_SLICE.DO6" name="F6MUX_to_FF_FDSE" out_port="SLICE_FF.D[3]" />
                            <pack_pattern in_port="COMMON_SLICE.DO6" name="F6MUX_to_FF_FDRE" out_port="SLICE_FF.D[3]" />
                            <pack_pattern in_port="COMMON_SLICE.DO6" name="F6MUX_to_FF_FDPE" out_port="SLICE_FF.D[3]" />
                            <pack_pattern in_port="COMMON_SLICE.DO6" name="F6MUX_to_FF_FDCE" out_port="SLICE_FF.D[3]" />

                            <delay_constant in_port="COMMON_SLICE.DX" max="1.9600000000000002e-10" out_port="SLICE_FF.D[3]" />
                            <delay_constant in_port="COMMON_SLICE.DO5" max="9e-11" out_port="SLICE_FF.D[3]" />
                            <delay_constant in_port="COMMON_SLICE.DO6" max="1.0600000000000001e-10" out_port="SLICE_FF.D[3]" />
                            <delay_constant in_port="CARRY4_VPR.CO3" max="3.3600000000000003e-10" out_port="SLICE_FF.D[3]" />
                            <delay_constant in_port="CARRY4_VPR.O3" max="7.600000000000001e-11" out_port="SLICE_FF.D[3]" />
                        </mux>
                        <mux name="CFFMUX" input="CARRY4_VPR.O2 CARRY4_VPR.CO2 COMMON_SLICE.CO6 COMMON_SLICE.CO5 COMMON_SLICE.CX COMMON_SLICE.F7BMUX_O" output="SLICE_FF.D[2]">
                            <pack_pattern in_port="COMMON_SLICE.CO6" name="LUT_to_FF_FDSE" out_port="SLICE_FF.D[2]" />
                            <pack_pattern in_port="COMMON_SLICE.CO6" name="LUT_to_FF_FDRE" out_port="SLICE_FF.D[2]" />
                            <pack_pattern in_port="COMMON_SLICE.CO6" name="LUT_to_FF_FDPE" out_port="SLICE_FF.D[2]" />
                            <pack_pattern in_port="COMMON_SLICE.CO6" name="LUT_to_FF_FDCE" out_port="SLICE_FF.D[2]" />

                            <pack_pattern in_port="COMMON_SLICE.CO6" name="F6MUX_to_FF_FDSE" out_port="SLICE_FF.D[2]" />
                            <pack_pattern in_port="COMMON_SLICE.CO6" name="F6MUX_to_FF_FDRE" out_port="SLICE_FF.D[2]" />
                            <pack_pattern in_port="COMMON_SLICE.CO6" name="F6MUX_to_FF_FDPE" out_port="SLICE_FF.D[2]" />
                            <pack_pattern in_port="COMMON_SLICE.CO6" name="F6MUX_to_FF_FDCE" out_port="SLICE_FF.D[2]" />

                            <delay_constant in_port="COMMON_SLICE.CX" max="2.14e-10" out_port="SLICE_FF.D[2]" />
                            <delay_constant in_port="COMMON_SLICE.F7BMUX_O" max="7.3e-11" out_port="SLICE_FF.D[2]" />
                            <delay_constant in_port="COMMON_SLICE.CO5" max="9.6e-11" out_port="SLICE_FF.D[2]" />
                            <delay_constant in_port="COMMON_SLICE.CO6" max="1.07e-10" out_port="SLICE_FF.D[2]" />
                            <delay_constant in_port="CARRY4_VPR.CO2" max="9.2e-11" out_port="SLICE_FF.D[2]" />
                            <delay_constant in_port="CARRY4_VPR.O2" max="7.7e-11" out_port="SLICE_FF.D[2]" />
                        </mux>
                        <mux name="BFFMUX" input="CARRY4_VPR.O1 CARRY4_VPR.CO1 COMMON_SLICE.BO6 COMMON_SLICE.BO5 COMMON_SLICE.BX COMMON_SLICE.F8MUX_O" output="SLICE_FF.D[1]">
                            <pack_pattern in_port="COMMON_SLICE.BO6" name="LUT_to_FF_FDSE" out_port="SLICE_FF.D[1]" />
                            <pack_pattern in_port="COMMON_SLICE.BO6" name="LUT_to_FF_FDRE" out_port="SLICE_FF.D[1]" />
                            <pack_pattern in_port="COMMON_SLICE.BO6" name="LUT_to_FF_FDPE" out_port="SLICE_FF.D[1]" />
                            <pack_pattern in_port="COMMON_SLICE.BO6" name="LUT_to_FF_FDCE" out_port="SLICE_FF.D[1]" />

                            <pack_pattern in_port="COMMON_SLICE.BO6" name="F6MUX_to_FF_FDSE" out_port="SLICE_FF.D[1]" />
                            <pack_pattern in_port="COMMON_SLICE.BO6" name="F6MUX_to_FF_FDRE" out_port="SLICE_FF.D[1]" />
                            <pack_pattern in_port="COMMON_SLICE.BO6" name="F6MUX_to_FF_FDPE" out_port="SLICE_FF.D[1]" />
                            <pack_pattern in_port="COMMON_SLICE.BO6" name="F6MUX_to_FF_FDCE" out_port="SLICE_FF.D[1]" />

                            <delay_constant in_port="COMMON_SLICE.BX" max="2.1900000000000002e-10" out_port="SLICE_FF.D[1]" />
                            <delay_constant in_port="COMMON_SLICE.F8MUX_O" max="7.4e-11" out_port="SLICE_FF.D[1]" />
                            <delay_constant in_port="COMMON_SLICE.BO5" max="9.100000000000001e-11" out_port="SLICE_FF.D[1]" />
                            <delay_constant in_port="COMMON_SLICE.BO6" max="1.07e-10" out_port="SLICE_FF.D[1]" />
                            <delay_constant in_port="CARRY4_VPR.CO1" max="9.2e-11" out_port="SLICE_FF.D[1]" />
                            <delay_constant in_port="CARRY4_VPR.O1" max="7.600000000000001e-11" out_port="SLICE_FF.D[1]" />
                        </mux>
                        <mux name="AFFMUX" input="CARRY4_VPR.O0 CARRY4_VPR.CO0 COMMON_SLICE.AO6 COMMON_SLICE.AO5 COMMON_SLICE.AX COMMON_SLICE.F7AMUX_O" output="SLICE_FF.D[0]">
                            <pack_pattern in_port="COMMON_SLICE.AO6" name="LUT_to_FF_FDSE" out_port="SLICE_FF.D[0]" />
                            <pack_pattern in_port="COMMON_SLICE.AO6" name="LUT_to_FF_FDRE" out_port="SLICE_FF.D[0]" />
                            <pack_pattern in_port="COMMON_SLICE.AO6" name="LUT_to_FF_FDPE" out_port="SLICE_FF.D[0]" />
                            <pack_pattern in_port="COMMON_SLICE.AO6" name="LUT_to_FF_FDCE" out_port="SLICE_FF.D[0]" />

                            <pack_pattern in_port="COMMON_SLICE.AO6" name="F6MUX_to_FF_FDSE" out_port="SLICE_FF.D[0]" />
                            <pack_pattern in_port="COMMON_SLICE.AO6" name="F6MUX_to_FF_FDRE" out_port="SLICE_FF.D[0]" />
                            <pack_pattern in_port="COMMON_SLICE.AO6" name="F6MUX_to_FF_FDPE" out_port="SLICE_FF.D[0]" />
                            <pack_pattern in_port="COMMON_SLICE.AO6" name="F6MUX_to_FF_FDCE" out_port="SLICE_FF.D[0]" />

                            <delay_constant in_port="COMMON_SLICE.AX" max="2.17e-10" out_port="SLICE_FF.D[0]" />
                            <delay_constant in_port="COMMON_SLICE.F7AMUX_O" max="7.3e-11" out_port="SLICE_FF.D[0]" />
                            <delay_constant in_port="COMMON_SLICE.AO5" max="9.400000000000001e-11" out_port="SLICE_FF.D[0]" />
                            <delay_constant in_port="COMMON_SLICE.AO6" max="1.0900000000000001e-10" out_port="SLICE_FF.D[0]" />
                            <delay_constant in_port="CARRY4_VPR.CO0" max="9.2e-11" out_port="SLICE_FF.D[0]" />
                            <delay_constant in_port="CARRY4_VPR.O0" max="7.7e-11" out_port="SLICE_FF.D[0]" />
                        </mux>

                        <!-- [A-F]Q outputs -->
                        <direct name="AFF" input="SLICE_FF.Q[0]" output="COMMON_SLICE.AQ" />
                        <direct name="BFF" input="SLICE_FF.Q[1]" output="COMMON_SLICE.BQ" />
                        <direct name="CFF" input="SLICE_FF.Q[2]" output="COMMON_SLICE.CQ" />
                        <direct name="DFF" input="SLICE_FF.Q[3]" output="COMMON_SLICE.DQ" />

                        <!-- LUT O6 output -->
                        <direct name="COMMON_SLICE_DOUT" input="COMMON_SLICE.DO6" output="COMMON_SLICE.D">
                            <delay_constant in_port="COMMON_SLICE.DO6" max="0.0" out_port="COMMON_SLICE.D" />
                        </direct>
                        <direct name="COMMON_SLICE_COUT" input="COMMON_SLICE.CO6" output="COMMON_SLICE.clk">
                            <delay_constant in_port="COMMON_SLICE.CO6" max="0.0" out_port="COMMON_SLICE.clk" />
                        </direct>
                        <direct name="COMMON_SLICE_BOUT" input="COMMON_SLICE.BO6" output="COMMON_SLICE.B">
                            <delay_constant in_port="COMMON_SLICE.BO6" max="0.0" out_port="COMMON_SLICE.B" />
                        </direct>
                        <direct name="COMMON_SLICE_AOUT" input="COMMON_SLICE.AO6" output="COMMON_SLICE.A">
                            <delay_constant in_port="COMMON_SLICE.AO6" max="0.0" out_port="COMMON_SLICE.A" />
                        </direct>

                        <!-- Carry -->

                        <!-- Carry initialization -->
                        <direct name="PRECYINIT_MUX" input="COMMON_SLICE.AX" output="CARRY4_VPR.CYINIT">
                        </direct>

                        <direct name="CIN_TO_CARRY0" input="COMMON_SLICE.CIN" output="CARRY4_VPR.CIN">
                            <pack_pattern in_port="COMMON_SLICE.CIN" name="CARRYCHAIN" out_port="CARRY4_VPR.CIN"/>
                        </direct>

                        <!-- Carry selects -->
                        <direct name="CARRY_S3" input="COMMON_SLICE.DO6" output="CARRY4_VPR.S3">
                        </direct>
                        <direct name="CARRY_S2" input="COMMON_SLICE.CO6" output="CARRY4_VPR.S2">
                        </direct>
                        <direct name="CARRY_S1" input="COMMON_SLICE.BO6" output="CARRY4_VPR.S1">
                        </direct>
                        <direct name="CARRY_S0" input="COMMON_SLICE.AO6" output="CARRY4_VPR.S0">
                        </direct>

                        <!-- Carry MUXCY.DI -->
                        <mux name="CARRY_DI3" input="COMMON_SLICE.DO5 COMMON_SLICE.DX" output="CARRY4_VPR.DI3">
                            <delay_constant max=".058e-9" in_port="COMMON_SLICE.DX" out_port="CARRY4_VPR.DI3" />
                        </mux>
                        <mux name="CARRY_DI2" input="COMMON_SLICE.CO5 COMMON_SLICE.CX" output="CARRY4_VPR.DI2">
                            <delay_constant max=".094e-9" in_port="COMMON_SLICE.CX" out_port="CARRY4_VPR.DI2" />
                        </mux>
                        <mux name="CARRY_DI1" input="COMMON_SLICE.BO5 COMMON_SLICE.BX" output="CARRY4_VPR.DI1">
                            <delay_constant max=".085e-9" in_port="COMMON_SLICE.BX" out_port="CARRY4_VPR.DI1" />
                        </mux>
                        <mux name="CARRY_DI0" input="COMMON_SLICE.AO5 COMMON_SLICE.AX" output="CARRY4_VPR.DI0">
                            <delay_constant max=".105e-9" in_port="COMMON_SLICE.AX" out_port="CARRY4_VPR.DI0" />
                        </mux>

                        <direct name="COUT_TO_PLUG" input="CARRY4_VPR.CO3" output="CARRY_COUT_PLUG.CIN">
                            <pack_pattern name="CARRYCHAIN" in_port="CARRY4_VPR.CO3" out_port="CARRY_COUT_PLUG.CIN"/>
                            <delay_constant in_port="CARRY4_VPR.CO3" max="0.0" out_port="CARRY_COUT_PLUG.CIN" />
                        </direct>

                        <direct name="COUT" input="CARRY_COUT_PLUG.COUT" output="COMMON_SLICE.COUT">
                            <pack_pattern in_port="CARRY_COUT_PLUG.COUT" out_port="COMMON_SLICE.COUT" name="CARRYCHAIN"/>
                        </direct>

                        <!-- Clock, Clock Enable and Reset -->
                        <direct name="CK" input="COMMON_SLICE.CLK" output="SLICE_FF.CK"/>

                    </interconnect>
                </pb_type>

                <interconnect>
                    <!-- LUT input pins -->
                    <direct name="D1" input="SLICEL0.D1" output="COMMON_LUT_AND_F78MUX.D1" />
                    <direct name="D2" input="SLICEL0.D2" output="COMMON_LUT_AND_F78MUX.D2" />
                    <direct name="D3" input="SLICEL0.D3" output="COMMON_LUT_AND_F78MUX.D3" />
                    <direct name="D4" input="SLICEL0.D4" output="COMMON_LUT_AND_F78MUX.D4" />
                    <direct name="D5" input="SLICEL0.D5" output="COMMON_LUT_AND_F78MUX.D5" />
                    <direct name="D6" input="SLICEL0.D6" output="COMMON_LUT_AND_F78MUX.D6" />

                    <direct name="C1" input="SLICEL0.C1" output="COMMON_LUT_AND_F78MUX.C1" />
                    <direct name="C2" input="SLICEL0.C2" output="COMMON_LUT_AND_F78MUX.C2" />
                    <direct name="C3" input="SLICEL0.C3" output="COMMON_LUT_AND_F78MUX.C3" />
                    <direct name="C4" input="SLICEL0.C4" output="COMMON_LUT_AND_F78MUX.C4" />
                    <direct name="C5" input="SLICEL0.C5" output="COMMON_LUT_AND_F78MUX.C5" />
                    <direct name="C6" input="SLICEL0.C6" output="COMMON_LUT_AND_F78MUX.C6" />

                    <direct name="B1" input="SLICEL0.B1" output="COMMON_LUT_AND_F78MUX.B1" />
                    <direct name="B2" input="SLICEL0.B2" output="COMMON_LUT_AND_F78MUX.B2" />
                    <direct name="B3" input="SLICEL0.B3" output="COMMON_LUT_AND_F78MUX.B3" />
                    <direct name="B4" input="SLICEL0.B4" output="COMMON_LUT_AND_F78MUX.B4" />
                    <direct name="B5" input="SLICEL0.B5" output="COMMON_LUT_AND_F78MUX.B5" />
                    <direct name="B6" input="SLICEL0.B6" output="COMMON_LUT_AND_F78MUX.B6" />

                    <direct name="A1" input="SLICEL0.A1" output="COMMON_LUT_AND_F78MUX.A1" />
                    <direct name="A2" input="SLICEL0.A2" output="COMMON_LUT_AND_F78MUX.A2" />
                    <direct name="A3" input="SLICEL0.A3" output="COMMON_LUT_AND_F78MUX.A3" />
                    <direct name="A4" input="SLICEL0.A4" output="COMMON_LUT_AND_F78MUX.A4" />
                    <direct name="A5" input="SLICEL0.A5" output="COMMON_LUT_AND_F78MUX.A5" />
                    <direct name="A6" input="SLICEL0.A6" output="COMMON_LUT_AND_F78MUX.A6" />

                    <direct name="CX" input="SLICEL0.CX" output="COMMON_LUT_AND_F78MUX.CX" />
                    <direct name="BX" input="SLICEL0.BX" output="COMMON_LUT_AND_F78MUX.BX" />
                    <direct name="AX" input="SLICEL0.AX" output="COMMON_LUT_AND_F78MUX.AX" />

                    <!-- COMMON_SLICE inputs -->
                    <direct name="DX2" input="SLICEL0.DX" output="COMMON_SLICE.DX" />
                    <direct name="DO6" input="COMMON_LUT_AND_F78MUX.DO6" output="COMMON_SLICE.DO6" />
                    <direct name="DO5" input="COMMON_LUT_AND_F78MUX.DO5" output="COMMON_SLICE.DO5" />

                    <direct name="CX2" input="SLICEL0.CX" output="COMMON_SLICE.CX" />
                    <direct name="CO6" input="COMMON_LUT_AND_F78MUX.CO6" output="COMMON_SLICE.CO6" />
                    <direct name="CO5" input="COMMON_LUT_AND_F78MUX.CO5" output="COMMON_SLICE.CO5" />

                    <direct name="BX2" input="SLICEL0.BX" output="COMMON_SLICE.BX" />
                    <direct name="BO6" input="COMMON_LUT_AND_F78MUX.BO6" output="COMMON_SLICE.BO6" />
                    <direct name="BO5" input="COMMON_LUT_AND_F78MUX.BO5" output="COMMON_SLICE.BO5" />

                    <direct name="AX2" input="SLICEL0.AX" output="COMMON_SLICE.AX" />
                    <direct name="AO6" input="COMMON_LUT_AND_F78MUX.AO6" output="COMMON_SLICE.AO6" />
                    <direct name="AO5" input="COMMON_LUT_AND_F78MUX.AO5" output="COMMON_SLICE.AO5" />

                    <direct name="F7AMUX_O" input="COMMON_LUT_AND_F78MUX.F7AMUX_O" output="COMMON_SLICE.F7AMUX_O" />
                    <direct name="F7BMUX_O" input="COMMON_LUT_AND_F78MUX.F7BMUX_O" output="COMMON_SLICE.F7BMUX_O" />
                    <direct name="F8MUX_O" input="COMMON_LUT_AND_F78MUX.F8MUX_O" output="COMMON_SLICE.F8MUX_O" />

                    <!-- [A-F]Q outputs -->
                    <direct name="AQ" input="COMMON_SLICE.AQ" output="SLICEL0.AQ" />
                    <direct name="BQ" input="COMMON_SLICE.BQ" output="SLICEL0.BQ" />
                    <direct name="CQ" input="COMMON_SLICE.CQ" output="SLICEL0.CQ" />
                    <direct name="DQ" input="COMMON_SLICE.DQ" output="SLICEL0.DQ" />

                    <!-- A-D output -->
                    <direct name="SLICEL_DOUT" input="COMMON_SLICE.D" output="SLICEL0.D" />
                    <direct name="SLICEL_COUT" input="COMMON_SLICE.clk" output="SLICEL0.clk" />
                    <direct name="SLICEL_BOUT" input="COMMON_SLICE.B" output="SLICEL0.B" />
                    <direct name="SLICEL_AOUT" input="COMMON_SLICE.A" output="SLICEL0.A" />

                    <!-- AMUX-DMUX output -->
                    <direct name="SLICEL_DMUX" input="COMMON_SLICE.DMUX" output="SLICEL0.DMUX" />
                    <direct name="SLICEL_CMUX" input="COMMON_SLICE.CMUX" output="SLICEL0.CMUX" />
                    <direct name="SLICEL_BMUX" input="COMMON_SLICE.BMUX" output="SLICEL0.BMUX" />
                    <direct name="SLICEL_AMUX" input="COMMON_SLICE.AMUX" output="SLICEL0.AMUX" />

                    <!-- Carry -->

                    <direct name="CIN" input="SLICEL0.CIN" output="COMMON_SLICE.CIN">
                    </direct>
                    <direct name="COUT" input="COMMON_SLICE.COUT" output="SLICEL0.COUT">
                    </direct>

                    <!-- Clock, Clock Enable and Reset -->
                    <direct name="CK" input="SLICEL0.CLK" output="COMMON_SLICE.CLK"/>

                </interconnect>
            </pb_type>
            <interconnect>
                <!-- Tile->Site -->
                <!-- Site->Tile -->
                <direct input="SLICEL0.AMUX" name="SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX" output="BLK-TL-SLICEL.AMUX"/>
                <direct input="SLICEL0.AQ" name="SLICEL0.AQ_to_BLK-TL-SLICEL.AQ" output="BLK-TL-SLICEL.AQ"/>
                <direct input="SLICEL0.A" name="SLICEL0.A_to_BLK-TL-SLICEL.A" output="BLK-TL-SLICEL.A"/>
                <direct input="SLICEL0.BMUX" name="SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX" output="BLK-TL-SLICEL.BMUX"/>
                <direct input="SLICEL0.BQ" name="SLICEL0.BQ_to_BLK-TL-SLICEL.BQ" output="BLK-TL-SLICEL.BQ"/>
                <direct input="SLICEL0.B" name="SLICEL0.B_to_BLK-TL-SLICEL.B" output="BLK-TL-SLICEL.B"/>
                <direct input="SLICEL0.CMUX" name="SLICEL0.CMUX_to_BLK-TL-SLICEL.CMUX" output="BLK-TL-SLICEL.CMUX"/>
                <direct input="SLICEL0.COUT" name="SLICEL0.COUT_to_BLK-TL-SLICEL.COUT" output="BLK-TL-SLICEL.COUT"/>
                <direct input="SLICEL0.CQ" name="SLICEL0.CQ_to_BLK-TL-SLICEL.CQ" output="BLK-TL-SLICEL.CQ"/>
                <direct input="SLICEL0.clk" name="SLICEL0.C_to_BLK-TL-SLICEL.clk" output="BLK-TL-SLICEL.clk"/>
                <direct input="SLICEL0.DMUX" name="SLICEL0.DMUX_to_BLK-TL-SLICEL.DMUX" output="BLK-TL-SLICEL.DMUX"/>
                <direct input="SLICEL0.DQ" name="SLICEL0.DQ_to_BLK-TL-SLICEL.DQ" output="BLK-TL-SLICEL.DQ"/>
                <direct input="SLICEL0.D" name="SLICEL0.D_to_BLK-TL-SLICEL.D" output="BLK-TL-SLICEL.D"/>
                <direct input="BLK-TL-SLICEL.A1" name="BLK-TL-SLICEL.A1_to_SLICEL0.A1" output="SLICEL0.A1"/>
                <direct input="BLK-TL-SLICEL.A2" name="BLK-TL-SLICEL.A2_to_SLICEL0.A2" output="SLICEL0.A2"/>
                <direct input="BLK-TL-SLICEL.A3" name="BLK-TL-SLICEL.A3_to_SLICEL0.A3" output="SLICEL0.A3"/>
                <direct input="BLK-TL-SLICEL.A4" name="BLK-TL-SLICEL.A4_to_SLICEL0.A4" output="SLICEL0.A4"/>
                <direct input="BLK-TL-SLICEL.A5" name="BLK-TL-SLICEL.A5_to_SLICEL0.A5" output="SLICEL0.A5"/>
                <direct input="BLK-TL-SLICEL.A6" name="BLK-TL-SLICEL.A6_to_SLICEL0.A6" output="SLICEL0.A6"/>
                <direct input="BLK-TL-SLICEL.AX" name="BLK-TL-SLICEL.AX_to_SLICEL0.AX" output="SLICEL0.AX"/>
                <direct input="BLK-TL-SLICEL.B1" name="BLK-TL-SLICEL.B1_to_SLICEL0.B1" output="SLICEL0.B1"/>
                <direct input="BLK-TL-SLICEL.B2" name="BLK-TL-SLICEL.B2_to_SLICEL0.B2" output="SLICEL0.B2"/>
                <direct input="BLK-TL-SLICEL.B3" name="BLK-TL-SLICEL.B3_to_SLICEL0.B3" output="SLICEL0.B3"/>
                <direct input="BLK-TL-SLICEL.B4" name="BLK-TL-SLICEL.B4_to_SLICEL0.B4" output="SLICEL0.B4"/>
                <direct input="BLK-TL-SLICEL.B5" name="BLK-TL-SLICEL.B5_to_SLICEL0.B5" output="SLICEL0.B5"/>
                <direct input="BLK-TL-SLICEL.B6" name="BLK-TL-SLICEL.B6_to_SLICEL0.B6" output="SLICEL0.B6"/>
                <direct input="BLK-TL-SLICEL.BX" name="BLK-TL-SLICEL.BX_to_SLICEL0.BX" output="SLICEL0.BX"/>
                <direct input="BLK-TL-SLICEL.C1" name="BLK-TL-SLICEL.C1_to_SLICEL0.C1" output="SLICEL0.C1"/>
                <direct input="BLK-TL-SLICEL.C2" name="BLK-TL-SLICEL.C2_to_SLICEL0.C2" output="SLICEL0.C2"/>
                <direct input="BLK-TL-SLICEL.C3" name="BLK-TL-SLICEL.C3_to_SLICEL0.C3" output="SLICEL0.C3"/>
                <direct input="BLK-TL-SLICEL.C4" name="BLK-TL-SLICEL.C4_to_SLICEL0.C4" output="SLICEL0.C4"/>
                <direct input="BLK-TL-SLICEL.C5" name="BLK-TL-SLICEL.C5_to_SLICEL0.C5" output="SLICEL0.C5"/>
                <direct input="BLK-TL-SLICEL.C6" name="BLK-TL-SLICEL.C6_to_SLICEL0.C6" output="SLICEL0.C6"/>
                <direct input="BLK-TL-SLICEL.CIN" name="BLK-TL-SLICEL.CIN_to_SLICEL0.CIN" output="SLICEL0.CIN"/>
                <direct input="BLK-TL-SLICEL.CLK" name="BLK-TL-SLICEL.CLK_to_SLICEL0.CLK" output="SLICEL0.CLK"/>
                <direct input="BLK-TL-SLICEL.CX" name="BLK-TL-SLICEL.CX_to_SLICEL0.CX" output="SLICEL0.CX"/>
                <direct input="BLK-TL-SLICEL.D1" name="BLK-TL-SLICEL.D1_to_SLICEL0.D1" output="SLICEL0.D1"/>
                <direct input="BLK-TL-SLICEL.D2" name="BLK-TL-SLICEL.D2_to_SLICEL0.D2" output="SLICEL0.D2"/>
                <direct input="BLK-TL-SLICEL.D3" name="BLK-TL-SLICEL.D3_to_SLICEL0.D3" output="SLICEL0.D3"/>
                <direct input="BLK-TL-SLICEL.D4" name="BLK-TL-SLICEL.D4_to_SLICEL0.D4" output="SLICEL0.D4"/>
                <direct input="BLK-TL-SLICEL.D5" name="BLK-TL-SLICEL.D5_to_SLICEL0.D5" output="SLICEL0.D5"/>
                <direct input="BLK-TL-SLICEL.D6" name="BLK-TL-SLICEL.D6_to_SLICEL0.D6" output="SLICEL0.D6"/>
                <direct input="BLK-TL-SLICEL.DX" name="BLK-TL-SLICEL.DX_to_SLICEL0.DX" output="SLICEL0.DX"/>
            </interconnect>
        </pb_type>
    </complexblocklist>

    <power>
        <local_interconnect C_wire="2.5e-10"/>
        <mux_transistor_size mux_transistor_size="3"/>
        <FF_size FF_size="4"/>
        <LUT_transistor_size LUT_transistor_size="4"/>
    </power>

    <clocks>
        <clock buffer_size="auto" C_wire="2.5e-10"/>
    </clocks>

</architecture>