#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x12b4c30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12b4dc0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x12a72d0 .functor NOT 1, L_0x13052a0, C4<0>, C4<0>, C4<0>;
L_0x13050d0 .functor XOR 2, L_0x1304bc0, L_0x1305030, C4<00>, C4<00>;
L_0x13051e0 .functor XOR 2, L_0x13050d0, L_0x1305140, C4<00>, C4<00>;
v0x13002d0_0 .net *"_ivl_10", 1 0, L_0x1305140;  1 drivers
v0x13003d0_0 .net *"_ivl_12", 1 0, L_0x13051e0;  1 drivers
v0x13004b0_0 .net *"_ivl_2", 1 0, L_0x1303640;  1 drivers
v0x1300570_0 .net *"_ivl_4", 1 0, L_0x1304bc0;  1 drivers
v0x1300650_0 .net *"_ivl_6", 1 0, L_0x1305030;  1 drivers
v0x1300780_0 .net *"_ivl_8", 1 0, L_0x13050d0;  1 drivers
v0x1300860_0 .net "a", 0 0, v0x12fcde0_0;  1 drivers
v0x1300900_0 .net "b", 0 0, v0x12fce80_0;  1 drivers
v0x13009a0_0 .net "c", 0 0, v0x12fcf20_0;  1 drivers
v0x1300a40_0 .var "clk", 0 0;
v0x1300ae0_0 .net "d", 0 0, v0x12fd060_0;  1 drivers
v0x1300b80_0 .net "out_pos_dut", 0 0, L_0x1304d90;  1 drivers
v0x1300c20_0 .net "out_pos_ref", 0 0, L_0x1302150;  1 drivers
v0x1300cc0_0 .net "out_sop_dut", 0 0, L_0x13031e0;  1 drivers
v0x1300d60_0 .net "out_sop_ref", 0 0, L_0x12d7590;  1 drivers
v0x1300e00_0 .var/2u "stats1", 223 0;
v0x1300ea0_0 .var/2u "strobe", 0 0;
v0x1300f40_0 .net "tb_match", 0 0, L_0x13052a0;  1 drivers
v0x1301010_0 .net "tb_mismatch", 0 0, L_0x12a72d0;  1 drivers
v0x13010b0_0 .net "wavedrom_enable", 0 0, v0x12fd330_0;  1 drivers
v0x1301180_0 .net "wavedrom_title", 511 0, v0x12fd3d0_0;  1 drivers
L_0x1303640 .concat [ 1 1 0 0], L_0x1302150, L_0x12d7590;
L_0x1304bc0 .concat [ 1 1 0 0], L_0x1302150, L_0x12d7590;
L_0x1305030 .concat [ 1 1 0 0], L_0x1304d90, L_0x13031e0;
L_0x1305140 .concat [ 1 1 0 0], L_0x1302150, L_0x12d7590;
L_0x13052a0 .cmp/eeq 2, L_0x1303640, L_0x13051e0;
S_0x12b4f50 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x12b4dc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x12a76b0 .functor AND 1, v0x12fcf20_0, v0x12fd060_0, C4<1>, C4<1>;
L_0x12a7a90 .functor NOT 1, v0x12fcde0_0, C4<0>, C4<0>, C4<0>;
L_0x12a7e70 .functor NOT 1, v0x12fce80_0, C4<0>, C4<0>, C4<0>;
L_0x12a80f0 .functor AND 1, L_0x12a7a90, L_0x12a7e70, C4<1>, C4<1>;
L_0x12bf7c0 .functor AND 1, L_0x12a80f0, v0x12fcf20_0, C4<1>, C4<1>;
L_0x12d7590 .functor OR 1, L_0x12a76b0, L_0x12bf7c0, C4<0>, C4<0>;
L_0x13015d0 .functor NOT 1, v0x12fce80_0, C4<0>, C4<0>, C4<0>;
L_0x1301640 .functor OR 1, L_0x13015d0, v0x12fd060_0, C4<0>, C4<0>;
L_0x1301750 .functor AND 1, v0x12fcf20_0, L_0x1301640, C4<1>, C4<1>;
L_0x1301810 .functor NOT 1, v0x12fcde0_0, C4<0>, C4<0>, C4<0>;
L_0x13018e0 .functor OR 1, L_0x1301810, v0x12fce80_0, C4<0>, C4<0>;
L_0x1301950 .functor AND 1, L_0x1301750, L_0x13018e0, C4<1>, C4<1>;
L_0x1301ad0 .functor NOT 1, v0x12fce80_0, C4<0>, C4<0>, C4<0>;
L_0x1301b40 .functor OR 1, L_0x1301ad0, v0x12fd060_0, C4<0>, C4<0>;
L_0x1301a60 .functor AND 1, v0x12fcf20_0, L_0x1301b40, C4<1>, C4<1>;
L_0x1301cd0 .functor NOT 1, v0x12fcde0_0, C4<0>, C4<0>, C4<0>;
L_0x1301dd0 .functor OR 1, L_0x1301cd0, v0x12fd060_0, C4<0>, C4<0>;
L_0x1301e90 .functor AND 1, L_0x1301a60, L_0x1301dd0, C4<1>, C4<1>;
L_0x1302040 .functor XNOR 1, L_0x1301950, L_0x1301e90, C4<0>, C4<0>;
v0x12a6c00_0 .net *"_ivl_0", 0 0, L_0x12a76b0;  1 drivers
v0x12a7000_0 .net *"_ivl_12", 0 0, L_0x13015d0;  1 drivers
v0x12a73e0_0 .net *"_ivl_14", 0 0, L_0x1301640;  1 drivers
v0x12a77c0_0 .net *"_ivl_16", 0 0, L_0x1301750;  1 drivers
v0x12a7ba0_0 .net *"_ivl_18", 0 0, L_0x1301810;  1 drivers
v0x12a7f80_0 .net *"_ivl_2", 0 0, L_0x12a7a90;  1 drivers
v0x12a8200_0 .net *"_ivl_20", 0 0, L_0x13018e0;  1 drivers
v0x12fb350_0 .net *"_ivl_24", 0 0, L_0x1301ad0;  1 drivers
v0x12fb430_0 .net *"_ivl_26", 0 0, L_0x1301b40;  1 drivers
v0x12fb510_0 .net *"_ivl_28", 0 0, L_0x1301a60;  1 drivers
v0x12fb5f0_0 .net *"_ivl_30", 0 0, L_0x1301cd0;  1 drivers
v0x12fb6d0_0 .net *"_ivl_32", 0 0, L_0x1301dd0;  1 drivers
v0x12fb7b0_0 .net *"_ivl_36", 0 0, L_0x1302040;  1 drivers
L_0x7ff376ea2018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x12fb870_0 .net *"_ivl_38", 0 0, L_0x7ff376ea2018;  1 drivers
v0x12fb950_0 .net *"_ivl_4", 0 0, L_0x12a7e70;  1 drivers
v0x12fba30_0 .net *"_ivl_6", 0 0, L_0x12a80f0;  1 drivers
v0x12fbb10_0 .net *"_ivl_8", 0 0, L_0x12bf7c0;  1 drivers
v0x12fbbf0_0 .net "a", 0 0, v0x12fcde0_0;  alias, 1 drivers
v0x12fbcb0_0 .net "b", 0 0, v0x12fce80_0;  alias, 1 drivers
v0x12fbd70_0 .net "c", 0 0, v0x12fcf20_0;  alias, 1 drivers
v0x12fbe30_0 .net "d", 0 0, v0x12fd060_0;  alias, 1 drivers
v0x12fbef0_0 .net "out_pos", 0 0, L_0x1302150;  alias, 1 drivers
v0x12fbfb0_0 .net "out_sop", 0 0, L_0x12d7590;  alias, 1 drivers
v0x12fc070_0 .net "pos0", 0 0, L_0x1301950;  1 drivers
v0x12fc130_0 .net "pos1", 0 0, L_0x1301e90;  1 drivers
L_0x1302150 .functor MUXZ 1, L_0x7ff376ea2018, L_0x1301950, L_0x1302040, C4<>;
S_0x12fc2b0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x12b4dc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x12fcde0_0 .var "a", 0 0;
v0x12fce80_0 .var "b", 0 0;
v0x12fcf20_0 .var "c", 0 0;
v0x12fcfc0_0 .net "clk", 0 0, v0x1300a40_0;  1 drivers
v0x12fd060_0 .var "d", 0 0;
v0x12fd150_0 .var/2u "fail", 0 0;
v0x12fd1f0_0 .var/2u "fail1", 0 0;
v0x12fd290_0 .net "tb_match", 0 0, L_0x13052a0;  alias, 1 drivers
v0x12fd330_0 .var "wavedrom_enable", 0 0;
v0x12fd3d0_0 .var "wavedrom_title", 511 0;
E_0x12b35a0/0 .event negedge, v0x12fcfc0_0;
E_0x12b35a0/1 .event posedge, v0x12fcfc0_0;
E_0x12b35a0 .event/or E_0x12b35a0/0, E_0x12b35a0/1;
S_0x12fc5e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x12fc2b0;
 .timescale -12 -12;
v0x12fc820_0 .var/2s "i", 31 0;
E_0x12b3440 .event posedge, v0x12fcfc0_0;
S_0x12fc920 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x12fc2b0;
 .timescale -12 -12;
v0x12fcb20_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x12fcc00 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x12fc2b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x12fd5b0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x12b4dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1302300 .functor NOT 1, v0x12fcde0_0, C4<0>, C4<0>, C4<0>;
L_0x1302390 .functor AND 1, L_0x1302300, v0x12fce80_0, C4<1>, C4<1>;
L_0x1302580 .functor NOT 1, v0x12fcf20_0, C4<0>, C4<0>, C4<0>;
L_0x1302700 .functor AND 1, L_0x1302390, L_0x1302580, C4<1>, C4<1>;
L_0x1302840 .functor AND 1, L_0x1302700, v0x12fd060_0, C4<1>, C4<1>;
L_0x1302a10 .functor AND 1, v0x12fcde0_0, v0x12fce80_0, C4<1>, C4<1>;
L_0x1302bd0 .functor AND 1, L_0x1302a10, v0x12fcf20_0, C4<1>, C4<1>;
L_0x1302c90 .functor AND 1, L_0x1302bd0, v0x12fd060_0, C4<1>, C4<1>;
L_0x1302da0 .functor OR 1, L_0x1302840, L_0x1302c90, C4<0>, C4<0>;
L_0x1302eb0 .functor NOT 1, v0x12fcde0_0, C4<0>, C4<0>, C4<0>;
L_0x1302f80 .functor AND 1, L_0x1302eb0, v0x12fce80_0, C4<1>, C4<1>;
L_0x1302ff0 .functor AND 1, L_0x1302f80, v0x12fcf20_0, C4<1>, C4<1>;
L_0x1303120 .functor AND 1, L_0x1302ff0, v0x12fcf20_0, C4<1>, C4<1>;
L_0x13031e0 .functor OR 1, L_0x1302da0, L_0x1303120, C4<0>, C4<0>;
L_0x13030b0 .functor NOT 1, v0x12fcde0_0, C4<0>, C4<0>, C4<0>;
L_0x13033c0 .functor NOT 1, v0x12fce80_0, C4<0>, C4<0>, C4<0>;
L_0x13034c0 .functor OR 1, L_0x13030b0, L_0x13033c0, C4<0>, C4<0>;
L_0x13035d0 .functor NOT 1, v0x12fcf20_0, C4<0>, C4<0>, C4<0>;
L_0x13036e0 .functor OR 1, L_0x13034c0, L_0x13035d0, C4<0>, C4<0>;
L_0x13037f0 .functor NOT 1, v0x12fd060_0, C4<0>, C4<0>, C4<0>;
L_0x1303910 .functor OR 1, L_0x13036e0, L_0x13037f0, C4<0>, C4<0>;
L_0x1303a20 .functor NOT 1, v0x12fcde0_0, C4<0>, C4<0>, C4<0>;
L_0x1303b50 .functor OR 1, L_0x1303a20, v0x12fce80_0, C4<0>, C4<0>;
L_0x1303c10 .functor NOT 1, v0x12fcf20_0, C4<0>, C4<0>, C4<0>;
L_0x1303d50 .functor OR 1, L_0x1303b50, L_0x1303c10, C4<0>, C4<0>;
L_0x1303e60 .functor OR 1, L_0x1303d50, v0x12fd060_0, C4<0>, C4<0>;
L_0x1304000 .functor AND 1, L_0x1303910, L_0x1303e60, C4<1>, C4<1>;
L_0x1304110 .functor NOT 1, v0x12fce80_0, C4<0>, C4<0>, C4<0>;
L_0x1304270 .functor OR 1, v0x12fcde0_0, L_0x1304110, C4<0>, C4<0>;
L_0x1304330 .functor NOT 1, v0x12fcf20_0, C4<0>, C4<0>, C4<0>;
L_0x13044a0 .functor OR 1, L_0x1304270, L_0x1304330, C4<0>, C4<0>;
L_0x13045b0 .functor OR 1, L_0x13044a0, v0x12fd060_0, C4<0>, C4<0>;
L_0x1304780 .functor AND 1, L_0x1304000, L_0x13045b0, C4<1>, C4<1>;
L_0x1304890 .functor OR 1, v0x12fcde0_0, v0x12fce80_0, C4<0>, C4<0>;
L_0x1304a20 .functor NOT 1, v0x12fcf20_0, C4<0>, C4<0>, C4<0>;
L_0x1304a90 .functor OR 1, L_0x1304890, L_0x1304a20, C4<0>, C4<0>;
L_0x1304cd0 .functor OR 1, L_0x1304a90, v0x12fd060_0, C4<0>, C4<0>;
L_0x1304d90 .functor AND 1, L_0x1304780, L_0x1304cd0, C4<1>, C4<1>;
v0x12fd770_0 .net *"_ivl_0", 0 0, L_0x1302300;  1 drivers
v0x12fd850_0 .net *"_ivl_10", 0 0, L_0x1302a10;  1 drivers
v0x12fd930_0 .net *"_ivl_12", 0 0, L_0x1302bd0;  1 drivers
v0x12fda20_0 .net *"_ivl_14", 0 0, L_0x1302c90;  1 drivers
v0x12fdb00_0 .net *"_ivl_16", 0 0, L_0x1302da0;  1 drivers
v0x12fdc30_0 .net *"_ivl_18", 0 0, L_0x1302eb0;  1 drivers
v0x12fdd10_0 .net *"_ivl_2", 0 0, L_0x1302390;  1 drivers
v0x12fddf0_0 .net *"_ivl_20", 0 0, L_0x1302f80;  1 drivers
v0x12fded0_0 .net *"_ivl_22", 0 0, L_0x1302ff0;  1 drivers
v0x12fe040_0 .net *"_ivl_24", 0 0, L_0x1303120;  1 drivers
v0x12fe120_0 .net *"_ivl_28", 0 0, L_0x13030b0;  1 drivers
v0x12fe200_0 .net *"_ivl_30", 0 0, L_0x13033c0;  1 drivers
v0x12fe2e0_0 .net *"_ivl_32", 0 0, L_0x13034c0;  1 drivers
v0x12fe3c0_0 .net *"_ivl_34", 0 0, L_0x13035d0;  1 drivers
v0x12fe4a0_0 .net *"_ivl_36", 0 0, L_0x13036e0;  1 drivers
v0x12fe580_0 .net *"_ivl_38", 0 0, L_0x13037f0;  1 drivers
v0x12fe660_0 .net *"_ivl_4", 0 0, L_0x1302580;  1 drivers
v0x12fe850_0 .net *"_ivl_40", 0 0, L_0x1303910;  1 drivers
v0x12fe930_0 .net *"_ivl_42", 0 0, L_0x1303a20;  1 drivers
v0x12fea10_0 .net *"_ivl_44", 0 0, L_0x1303b50;  1 drivers
v0x12feaf0_0 .net *"_ivl_46", 0 0, L_0x1303c10;  1 drivers
v0x12febd0_0 .net *"_ivl_48", 0 0, L_0x1303d50;  1 drivers
v0x12fecb0_0 .net *"_ivl_50", 0 0, L_0x1303e60;  1 drivers
v0x12fed90_0 .net *"_ivl_52", 0 0, L_0x1304000;  1 drivers
v0x12fee70_0 .net *"_ivl_54", 0 0, L_0x1304110;  1 drivers
v0x12fef50_0 .net *"_ivl_56", 0 0, L_0x1304270;  1 drivers
v0x12ff030_0 .net *"_ivl_58", 0 0, L_0x1304330;  1 drivers
v0x12ff110_0 .net *"_ivl_6", 0 0, L_0x1302700;  1 drivers
v0x12ff1f0_0 .net *"_ivl_60", 0 0, L_0x13044a0;  1 drivers
v0x12ff2d0_0 .net *"_ivl_62", 0 0, L_0x13045b0;  1 drivers
v0x12ff3b0_0 .net *"_ivl_64", 0 0, L_0x1304780;  1 drivers
v0x12ff490_0 .net *"_ivl_66", 0 0, L_0x1304890;  1 drivers
v0x12ff570_0 .net *"_ivl_68", 0 0, L_0x1304a20;  1 drivers
v0x12ff860_0 .net *"_ivl_70", 0 0, L_0x1304a90;  1 drivers
v0x12ff940_0 .net *"_ivl_72", 0 0, L_0x1304cd0;  1 drivers
v0x12ffa20_0 .net *"_ivl_8", 0 0, L_0x1302840;  1 drivers
v0x12ffb00_0 .net "a", 0 0, v0x12fcde0_0;  alias, 1 drivers
v0x12ffba0_0 .net "b", 0 0, v0x12fce80_0;  alias, 1 drivers
v0x12ffc90_0 .net "c", 0 0, v0x12fcf20_0;  alias, 1 drivers
v0x12ffd80_0 .net "d", 0 0, v0x12fd060_0;  alias, 1 drivers
v0x12ffe70_0 .net "out_pos", 0 0, L_0x1304d90;  alias, 1 drivers
v0x12fff30_0 .net "out_sop", 0 0, L_0x13031e0;  alias, 1 drivers
S_0x13000b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x12b4dc0;
 .timescale -12 -12;
E_0x129c9f0 .event anyedge, v0x1300ea0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1300ea0_0;
    %nor/r;
    %assign/vec4 v0x1300ea0_0, 0;
    %wait E_0x129c9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12fc2b0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12fd150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12fd1f0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x12fc2b0;
T_4 ;
    %wait E_0x12b35a0;
    %load/vec4 v0x12fd290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12fd150_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12fc2b0;
T_5 ;
    %wait E_0x12b3440;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12fd060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12fcf20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12fce80_0, 0;
    %assign/vec4 v0x12fcde0_0, 0;
    %wait E_0x12b3440;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12fd060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12fcf20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12fce80_0, 0;
    %assign/vec4 v0x12fcde0_0, 0;
    %wait E_0x12b3440;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12fd060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12fcf20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12fce80_0, 0;
    %assign/vec4 v0x12fcde0_0, 0;
    %wait E_0x12b3440;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12fd060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12fcf20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12fce80_0, 0;
    %assign/vec4 v0x12fcde0_0, 0;
    %wait E_0x12b3440;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12fd060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12fcf20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12fce80_0, 0;
    %assign/vec4 v0x12fcde0_0, 0;
    %wait E_0x12b3440;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12fd060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12fcf20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12fce80_0, 0;
    %assign/vec4 v0x12fcde0_0, 0;
    %wait E_0x12b3440;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12fd060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12fcf20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12fce80_0, 0;
    %assign/vec4 v0x12fcde0_0, 0;
    %wait E_0x12b3440;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12fd060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12fcf20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12fce80_0, 0;
    %assign/vec4 v0x12fcde0_0, 0;
    %wait E_0x12b3440;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12fd060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12fcf20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12fce80_0, 0;
    %assign/vec4 v0x12fcde0_0, 0;
    %wait E_0x12b3440;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12fd060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12fcf20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12fce80_0, 0;
    %assign/vec4 v0x12fcde0_0, 0;
    %wait E_0x12b3440;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12fd060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12fcf20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12fce80_0, 0;
    %assign/vec4 v0x12fcde0_0, 0;
    %wait E_0x12b3440;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12fd060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12fcf20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12fce80_0, 0;
    %assign/vec4 v0x12fcde0_0, 0;
    %wait E_0x12b3440;
    %load/vec4 v0x12fd150_0;
    %store/vec4 v0x12fd1f0_0, 0, 1;
    %fork t_1, S_0x12fc5e0;
    %jmp t_0;
    .scope S_0x12fc5e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12fc820_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x12fc820_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x12b3440;
    %load/vec4 v0x12fc820_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x12fd060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12fcf20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12fce80_0, 0;
    %assign/vec4 v0x12fcde0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12fc820_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x12fc820_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x12fc2b0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12b35a0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x12fd060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12fcf20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12fce80_0, 0;
    %assign/vec4 v0x12fcde0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x12fd150_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x12fd1f0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x12b4dc0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1300a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1300ea0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x12b4dc0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1300a40_0;
    %inv;
    %store/vec4 v0x1300a40_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x12b4dc0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x12fcfc0_0, v0x1301010_0, v0x1300860_0, v0x1300900_0, v0x13009a0_0, v0x1300ae0_0, v0x1300d60_0, v0x1300cc0_0, v0x1300c20_0, v0x1300b80_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x12b4dc0;
T_9 ;
    %load/vec4 v0x1300e00_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1300e00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1300e00_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1300e00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1300e00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1300e00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1300e00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1300e00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1300e00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1300e00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x12b4dc0;
T_10 ;
    %wait E_0x12b35a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1300e00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1300e00_0, 4, 32;
    %load/vec4 v0x1300f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1300e00_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1300e00_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1300e00_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1300e00_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1300d60_0;
    %load/vec4 v0x1300d60_0;
    %load/vec4 v0x1300cc0_0;
    %xor;
    %load/vec4 v0x1300d60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1300e00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1300e00_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1300e00_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1300e00_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1300c20_0;
    %load/vec4 v0x1300c20_0;
    %load/vec4 v0x1300b80_0;
    %xor;
    %load/vec4 v0x1300c20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1300e00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1300e00_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1300e00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1300e00_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth1/human/ece241_2013_q2/iter1/response2/top_module.sv";
