<testsuites name="results">
  <testsuite name="all" package="all">
    <property name="random_seed" value="1677152878" />
    <testcase name="test_knight_rider" classname="test" file="/config/Desktop/tt02-verilog-demo/src/test.py" lineno="8" time="56.06118059158325" sim_time_ns="70153193000.001" ratio_time="1251368456.028082" />
  </testsuite>
</testsuites>
