#Register Access testcases

axi4_simple_reg_test 
basic_write_read_reg_test 
basic_write_reg_test 
rand_reg_test 
negitive_reg_test 
std_mode_write_0_cmd_0_addr_32_data_length_reg_test 
std_mode_write_0_cmd_0_addr_16_data_length_reg_test 
std_mode_write_0_cmd_16_addr_16_data_length_reg_test 
std_mode_write_16_cmd_16_addr_16_data_length_reg_test 
std_mode_write_8_cmd_8_addr_32_data_length_reg_test 
std_mode_write_8_cmd_32_addr_32_data_length_reg_test 
std_mode_write_16_cmd_16_addr_32_data_length_reg_test 
std_mode_write_8_cmd_16_addr_32_data_length_reg_test 
std_mode_write_0_cmd_32_addr_32_data_length_reg_test 
std_mode_write_32_cmd_32_addr_32_data_length_reg_test 
std_mode_write_tx_fifo_reg_test 
std_mode_write_even_clkdiv_reg_test 
spi_modes_clkdiv_dummy_cycles_cross_reg_test
spi_modes_transfer_length_interupts_cross_reg_test

