
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00010000 <_vector_table>:
   10000:	c0 26 00 20 79 2f 01 00 b5 9f 01 00 4d 2f 01 00     .&. y/......M/..
   10010:	4d 2f 01 00 4d 2f 01 00 4d 2f 01 00 00 00 00 00     M/..M/..M/......
	...
   1002c:	55 2c 01 00 4d 2f 01 00 00 00 00 00 01 2c 01 00     U,..M/.......,..
   1003c:	4d 2f 01 00                                         M/..

00010040 <_irq_vector_table>:
   10040:	05 2d 01 00 05 2d 01 00 05 2d 01 00 05 2d 01 00     .-...-...-...-..
   10050:	05 2d 01 00 05 2d 01 00 05 2d 01 00 05 2d 01 00     .-...-...-...-..
   10060:	05 2d 01 00 05 2d 01 00 05 2d 01 00 05 2d 01 00     .-...-...-...-..
   10070:	05 2d 01 00 05 2d 01 00 05 2d 01 00 05 2d 01 00     .-...-...-...-..
   10080:	05 2d 01 00 05 2d 01 00 05 2d 01 00 05 2d 01 00     .-...-...-...-..
   10090:	05 2d 01 00 05 2d 01 00 05 2d 01 00 05 2d 01 00     .-...-...-...-..
   100a0:	05 2d 01 00 05 2d 01 00 05 2d 01 00 05 2d 01 00     .-...-...-...-..
   100b0:	05 2d 01 00 05 2d 01 00 05 2d 01 00 05 2d 01 00     .-...-...-...-..
   100c0:	05 2d 01 00 05 2d 01 00 05 2d 01 00 05 2d 01 00     .-...-...-...-..
   100d0:	05 2d 01 00 05 2d 01 00 05 2d 01 00 05 2d 01 00     .-...-...-...-..
   100e0:	05 2d 01 00 05 2d 01 00 05 2d 01 00 05 2d 01 00     .-...-...-...-..
   100f0:	05 2d 01 00 05 2d 01 00 05 2d 01 00 05 2d 01 00     .-...-...-...-..

Disassembly of section text:

00010100 <__aeabi_drsub>:
   10100:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   10104:	e002      	b.n	1010c <__adddf3>
   10106:	bf00      	nop

00010108 <__aeabi_dsub>:
   10108:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0001010c <__adddf3>:
   1010c:	b530      	push	{r4, r5, lr}
   1010e:	ea4f 0441 	mov.w	r4, r1, lsl #1
   10112:	ea4f 0543 	mov.w	r5, r3, lsl #1
   10116:	ea94 0f05 	teq	r4, r5
   1011a:	bf08      	it	eq
   1011c:	ea90 0f02 	teqeq	r0, r2
   10120:	bf1f      	itttt	ne
   10122:	ea54 0c00 	orrsne.w	ip, r4, r0
   10126:	ea55 0c02 	orrsne.w	ip, r5, r2
   1012a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   1012e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   10132:	f000 80e2 	beq.w	102fa <__adddf3+0x1ee>
   10136:	ea4f 5454 	mov.w	r4, r4, lsr #21
   1013a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   1013e:	bfb8      	it	lt
   10140:	426d      	neglt	r5, r5
   10142:	dd0c      	ble.n	1015e <__adddf3+0x52>
   10144:	442c      	add	r4, r5
   10146:	ea80 0202 	eor.w	r2, r0, r2
   1014a:	ea81 0303 	eor.w	r3, r1, r3
   1014e:	ea82 0000 	eor.w	r0, r2, r0
   10152:	ea83 0101 	eor.w	r1, r3, r1
   10156:	ea80 0202 	eor.w	r2, r0, r2
   1015a:	ea81 0303 	eor.w	r3, r1, r3
   1015e:	2d36      	cmp	r5, #54	; 0x36
   10160:	bf88      	it	hi
   10162:	bd30      	pophi	{r4, r5, pc}
   10164:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   10168:	ea4f 3101 	mov.w	r1, r1, lsl #12
   1016c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   10170:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   10174:	d002      	beq.n	1017c <__adddf3+0x70>
   10176:	4240      	negs	r0, r0
   10178:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   1017c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   10180:	ea4f 3303 	mov.w	r3, r3, lsl #12
   10184:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   10188:	d002      	beq.n	10190 <__adddf3+0x84>
   1018a:	4252      	negs	r2, r2
   1018c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   10190:	ea94 0f05 	teq	r4, r5
   10194:	f000 80a7 	beq.w	102e6 <__adddf3+0x1da>
   10198:	f1a4 0401 	sub.w	r4, r4, #1
   1019c:	f1d5 0e20 	rsbs	lr, r5, #32
   101a0:	db0d      	blt.n	101be <__adddf3+0xb2>
   101a2:	fa02 fc0e 	lsl.w	ip, r2, lr
   101a6:	fa22 f205 	lsr.w	r2, r2, r5
   101aa:	1880      	adds	r0, r0, r2
   101ac:	f141 0100 	adc.w	r1, r1, #0
   101b0:	fa03 f20e 	lsl.w	r2, r3, lr
   101b4:	1880      	adds	r0, r0, r2
   101b6:	fa43 f305 	asr.w	r3, r3, r5
   101ba:	4159      	adcs	r1, r3
   101bc:	e00e      	b.n	101dc <__adddf3+0xd0>
   101be:	f1a5 0520 	sub.w	r5, r5, #32
   101c2:	f10e 0e20 	add.w	lr, lr, #32
   101c6:	2a01      	cmp	r2, #1
   101c8:	fa03 fc0e 	lsl.w	ip, r3, lr
   101cc:	bf28      	it	cs
   101ce:	f04c 0c02 	orrcs.w	ip, ip, #2
   101d2:	fa43 f305 	asr.w	r3, r3, r5
   101d6:	18c0      	adds	r0, r0, r3
   101d8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   101dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   101e0:	d507      	bpl.n	101f2 <__adddf3+0xe6>
   101e2:	f04f 0e00 	mov.w	lr, #0
   101e6:	f1dc 0c00 	rsbs	ip, ip, #0
   101ea:	eb7e 0000 	sbcs.w	r0, lr, r0
   101ee:	eb6e 0101 	sbc.w	r1, lr, r1
   101f2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   101f6:	d31b      	bcc.n	10230 <__adddf3+0x124>
   101f8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   101fc:	d30c      	bcc.n	10218 <__adddf3+0x10c>
   101fe:	0849      	lsrs	r1, r1, #1
   10200:	ea5f 0030 	movs.w	r0, r0, rrx
   10204:	ea4f 0c3c 	mov.w	ip, ip, rrx
   10208:	f104 0401 	add.w	r4, r4, #1
   1020c:	ea4f 5244 	mov.w	r2, r4, lsl #21
   10210:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   10214:	f080 809a 	bcs.w	1034c <__adddf3+0x240>
   10218:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   1021c:	bf08      	it	eq
   1021e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   10222:	f150 0000 	adcs.w	r0, r0, #0
   10226:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   1022a:	ea41 0105 	orr.w	r1, r1, r5
   1022e:	bd30      	pop	{r4, r5, pc}
   10230:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   10234:	4140      	adcs	r0, r0
   10236:	eb41 0101 	adc.w	r1, r1, r1
   1023a:	3c01      	subs	r4, #1
   1023c:	bf28      	it	cs
   1023e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
   10242:	d2e9      	bcs.n	10218 <__adddf3+0x10c>
   10244:	f091 0f00 	teq	r1, #0
   10248:	bf04      	itt	eq
   1024a:	4601      	moveq	r1, r0
   1024c:	2000      	moveq	r0, #0
   1024e:	fab1 f381 	clz	r3, r1
   10252:	bf08      	it	eq
   10254:	3320      	addeq	r3, #32
   10256:	f1a3 030b 	sub.w	r3, r3, #11
   1025a:	f1b3 0220 	subs.w	r2, r3, #32
   1025e:	da0c      	bge.n	1027a <__adddf3+0x16e>
   10260:	320c      	adds	r2, #12
   10262:	dd08      	ble.n	10276 <__adddf3+0x16a>
   10264:	f102 0c14 	add.w	ip, r2, #20
   10268:	f1c2 020c 	rsb	r2, r2, #12
   1026c:	fa01 f00c 	lsl.w	r0, r1, ip
   10270:	fa21 f102 	lsr.w	r1, r1, r2
   10274:	e00c      	b.n	10290 <__adddf3+0x184>
   10276:	f102 0214 	add.w	r2, r2, #20
   1027a:	bfd8      	it	le
   1027c:	f1c2 0c20 	rsble	ip, r2, #32
   10280:	fa01 f102 	lsl.w	r1, r1, r2
   10284:	fa20 fc0c 	lsr.w	ip, r0, ip
   10288:	bfdc      	itt	le
   1028a:	ea41 010c 	orrle.w	r1, r1, ip
   1028e:	4090      	lslle	r0, r2
   10290:	1ae4      	subs	r4, r4, r3
   10292:	bfa2      	ittt	ge
   10294:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   10298:	4329      	orrge	r1, r5
   1029a:	bd30      	popge	{r4, r5, pc}
   1029c:	ea6f 0404 	mvn.w	r4, r4
   102a0:	3c1f      	subs	r4, #31
   102a2:	da1c      	bge.n	102de <__adddf3+0x1d2>
   102a4:	340c      	adds	r4, #12
   102a6:	dc0e      	bgt.n	102c6 <__adddf3+0x1ba>
   102a8:	f104 0414 	add.w	r4, r4, #20
   102ac:	f1c4 0220 	rsb	r2, r4, #32
   102b0:	fa20 f004 	lsr.w	r0, r0, r4
   102b4:	fa01 f302 	lsl.w	r3, r1, r2
   102b8:	ea40 0003 	orr.w	r0, r0, r3
   102bc:	fa21 f304 	lsr.w	r3, r1, r4
   102c0:	ea45 0103 	orr.w	r1, r5, r3
   102c4:	bd30      	pop	{r4, r5, pc}
   102c6:	f1c4 040c 	rsb	r4, r4, #12
   102ca:	f1c4 0220 	rsb	r2, r4, #32
   102ce:	fa20 f002 	lsr.w	r0, r0, r2
   102d2:	fa01 f304 	lsl.w	r3, r1, r4
   102d6:	ea40 0003 	orr.w	r0, r0, r3
   102da:	4629      	mov	r1, r5
   102dc:	bd30      	pop	{r4, r5, pc}
   102de:	fa21 f004 	lsr.w	r0, r1, r4
   102e2:	4629      	mov	r1, r5
   102e4:	bd30      	pop	{r4, r5, pc}
   102e6:	f094 0f00 	teq	r4, #0
   102ea:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   102ee:	bf06      	itte	eq
   102f0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   102f4:	3401      	addeq	r4, #1
   102f6:	3d01      	subne	r5, #1
   102f8:	e74e      	b.n	10198 <__adddf3+0x8c>
   102fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   102fe:	bf18      	it	ne
   10300:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   10304:	d029      	beq.n	1035a <__adddf3+0x24e>
   10306:	ea94 0f05 	teq	r4, r5
   1030a:	bf08      	it	eq
   1030c:	ea90 0f02 	teqeq	r0, r2
   10310:	d005      	beq.n	1031e <__adddf3+0x212>
   10312:	ea54 0c00 	orrs.w	ip, r4, r0
   10316:	bf04      	itt	eq
   10318:	4619      	moveq	r1, r3
   1031a:	4610      	moveq	r0, r2
   1031c:	bd30      	pop	{r4, r5, pc}
   1031e:	ea91 0f03 	teq	r1, r3
   10322:	bf1e      	ittt	ne
   10324:	2100      	movne	r1, #0
   10326:	2000      	movne	r0, #0
   10328:	bd30      	popne	{r4, r5, pc}
   1032a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   1032e:	d105      	bne.n	1033c <__adddf3+0x230>
   10330:	0040      	lsls	r0, r0, #1
   10332:	4149      	adcs	r1, r1
   10334:	bf28      	it	cs
   10336:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   1033a:	bd30      	pop	{r4, r5, pc}
   1033c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   10340:	bf3c      	itt	cc
   10342:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   10346:	bd30      	popcc	{r4, r5, pc}
   10348:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   1034c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   10350:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   10354:	f04f 0000 	mov.w	r0, #0
   10358:	bd30      	pop	{r4, r5, pc}
   1035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   1035e:	bf1a      	itte	ne
   10360:	4619      	movne	r1, r3
   10362:	4610      	movne	r0, r2
   10364:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   10368:	bf1c      	itt	ne
   1036a:	460b      	movne	r3, r1
   1036c:	4602      	movne	r2, r0
   1036e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   10372:	bf06      	itte	eq
   10374:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   10378:	ea91 0f03 	teqeq	r1, r3
   1037c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   10380:	bd30      	pop	{r4, r5, pc}
   10382:	bf00      	nop

00010384 <__aeabi_ui2d>:
   10384:	f090 0f00 	teq	r0, #0
   10388:	bf04      	itt	eq
   1038a:	2100      	moveq	r1, #0
   1038c:	4770      	bxeq	lr
   1038e:	b530      	push	{r4, r5, lr}
   10390:	f44f 6480 	mov.w	r4, #1024	; 0x400
   10394:	f104 0432 	add.w	r4, r4, #50	; 0x32
   10398:	f04f 0500 	mov.w	r5, #0
   1039c:	f04f 0100 	mov.w	r1, #0
   103a0:	e750      	b.n	10244 <__adddf3+0x138>
   103a2:	bf00      	nop

000103a4 <__aeabi_i2d>:
   103a4:	f090 0f00 	teq	r0, #0
   103a8:	bf04      	itt	eq
   103aa:	2100      	moveq	r1, #0
   103ac:	4770      	bxeq	lr
   103ae:	b530      	push	{r4, r5, lr}
   103b0:	f44f 6480 	mov.w	r4, #1024	; 0x400
   103b4:	f104 0432 	add.w	r4, r4, #50	; 0x32
   103b8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   103bc:	bf48      	it	mi
   103be:	4240      	negmi	r0, r0
   103c0:	f04f 0100 	mov.w	r1, #0
   103c4:	e73e      	b.n	10244 <__adddf3+0x138>
   103c6:	bf00      	nop

000103c8 <__aeabi_f2d>:
   103c8:	0042      	lsls	r2, r0, #1
   103ca:	ea4f 01e2 	mov.w	r1, r2, asr #3
   103ce:	ea4f 0131 	mov.w	r1, r1, rrx
   103d2:	ea4f 7002 	mov.w	r0, r2, lsl #28
   103d6:	bf1f      	itttt	ne
   103d8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   103dc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   103e0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   103e4:	4770      	bxne	lr
   103e6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
   103ea:	bf08      	it	eq
   103ec:	4770      	bxeq	lr
   103ee:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
   103f2:	bf04      	itt	eq
   103f4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
   103f8:	4770      	bxeq	lr
   103fa:	b530      	push	{r4, r5, lr}
   103fc:	f44f 7460 	mov.w	r4, #896	; 0x380
   10400:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   10404:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   10408:	e71c      	b.n	10244 <__adddf3+0x138>
   1040a:	bf00      	nop

0001040c <__aeabi_ul2d>:
   1040c:	ea50 0201 	orrs.w	r2, r0, r1
   10410:	bf08      	it	eq
   10412:	4770      	bxeq	lr
   10414:	b530      	push	{r4, r5, lr}
   10416:	f04f 0500 	mov.w	r5, #0
   1041a:	e00a      	b.n	10432 <__aeabi_l2d+0x16>

0001041c <__aeabi_l2d>:
   1041c:	ea50 0201 	orrs.w	r2, r0, r1
   10420:	bf08      	it	eq
   10422:	4770      	bxeq	lr
   10424:	b530      	push	{r4, r5, lr}
   10426:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   1042a:	d502      	bpl.n	10432 <__aeabi_l2d+0x16>
   1042c:	4240      	negs	r0, r0
   1042e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   10432:	f44f 6480 	mov.w	r4, #1024	; 0x400
   10436:	f104 0432 	add.w	r4, r4, #50	; 0x32
   1043a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   1043e:	f43f aed8 	beq.w	101f2 <__adddf3+0xe6>
   10442:	f04f 0203 	mov.w	r2, #3
   10446:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   1044a:	bf18      	it	ne
   1044c:	3203      	addne	r2, #3
   1044e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   10452:	bf18      	it	ne
   10454:	3203      	addne	r2, #3
   10456:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   1045a:	f1c2 0320 	rsb	r3, r2, #32
   1045e:	fa00 fc03 	lsl.w	ip, r0, r3
   10462:	fa20 f002 	lsr.w	r0, r0, r2
   10466:	fa01 fe03 	lsl.w	lr, r1, r3
   1046a:	ea40 000e 	orr.w	r0, r0, lr
   1046e:	fa21 f102 	lsr.w	r1, r1, r2
   10472:	4414      	add	r4, r2
   10474:	e6bd      	b.n	101f2 <__adddf3+0xe6>
   10476:	bf00      	nop

00010478 <__aeabi_dmul>:
   10478:	b570      	push	{r4, r5, r6, lr}
   1047a:	f04f 0cff 	mov.w	ip, #255	; 0xff
   1047e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   10482:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   10486:	bf1d      	ittte	ne
   10488:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   1048c:	ea94 0f0c 	teqne	r4, ip
   10490:	ea95 0f0c 	teqne	r5, ip
   10494:	f000 f8de 	bleq	10654 <__aeabi_dmul+0x1dc>
   10498:	442c      	add	r4, r5
   1049a:	ea81 0603 	eor.w	r6, r1, r3
   1049e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   104a2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   104a6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   104aa:	bf18      	it	ne
   104ac:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   104b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   104b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   104b8:	d038      	beq.n	1052c <__aeabi_dmul+0xb4>
   104ba:	fba0 ce02 	umull	ip, lr, r0, r2
   104be:	f04f 0500 	mov.w	r5, #0
   104c2:	fbe1 e502 	umlal	lr, r5, r1, r2
   104c6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   104ca:	fbe0 e503 	umlal	lr, r5, r0, r3
   104ce:	f04f 0600 	mov.w	r6, #0
   104d2:	fbe1 5603 	umlal	r5, r6, r1, r3
   104d6:	f09c 0f00 	teq	ip, #0
   104da:	bf18      	it	ne
   104dc:	f04e 0e01 	orrne.w	lr, lr, #1
   104e0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   104e4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   104e8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   104ec:	d204      	bcs.n	104f8 <__aeabi_dmul+0x80>
   104ee:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   104f2:	416d      	adcs	r5, r5
   104f4:	eb46 0606 	adc.w	r6, r6, r6
   104f8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   104fc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   10500:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   10504:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   10508:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   1050c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   10510:	bf88      	it	hi
   10512:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   10516:	d81e      	bhi.n	10556 <__aeabi_dmul+0xde>
   10518:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   1051c:	bf08      	it	eq
   1051e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   10522:	f150 0000 	adcs.w	r0, r0, #0
   10526:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   1052a:	bd70      	pop	{r4, r5, r6, pc}
   1052c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   10530:	ea46 0101 	orr.w	r1, r6, r1
   10534:	ea40 0002 	orr.w	r0, r0, r2
   10538:	ea81 0103 	eor.w	r1, r1, r3
   1053c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   10540:	bfc2      	ittt	gt
   10542:	ebd4 050c 	rsbsgt	r5, r4, ip
   10546:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   1054a:	bd70      	popgt	{r4, r5, r6, pc}
   1054c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   10550:	f04f 0e00 	mov.w	lr, #0
   10554:	3c01      	subs	r4, #1
   10556:	f300 80ab 	bgt.w	106b0 <__aeabi_dmul+0x238>
   1055a:	f114 0f36 	cmn.w	r4, #54	; 0x36
   1055e:	bfde      	ittt	le
   10560:	2000      	movle	r0, #0
   10562:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   10566:	bd70      	pople	{r4, r5, r6, pc}
   10568:	f1c4 0400 	rsb	r4, r4, #0
   1056c:	3c20      	subs	r4, #32
   1056e:	da35      	bge.n	105dc <__aeabi_dmul+0x164>
   10570:	340c      	adds	r4, #12
   10572:	dc1b      	bgt.n	105ac <__aeabi_dmul+0x134>
   10574:	f104 0414 	add.w	r4, r4, #20
   10578:	f1c4 0520 	rsb	r5, r4, #32
   1057c:	fa00 f305 	lsl.w	r3, r0, r5
   10580:	fa20 f004 	lsr.w	r0, r0, r4
   10584:	fa01 f205 	lsl.w	r2, r1, r5
   10588:	ea40 0002 	orr.w	r0, r0, r2
   1058c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   10590:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   10594:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   10598:	fa21 f604 	lsr.w	r6, r1, r4
   1059c:	eb42 0106 	adc.w	r1, r2, r6
   105a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   105a4:	bf08      	it	eq
   105a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   105aa:	bd70      	pop	{r4, r5, r6, pc}
   105ac:	f1c4 040c 	rsb	r4, r4, #12
   105b0:	f1c4 0520 	rsb	r5, r4, #32
   105b4:	fa00 f304 	lsl.w	r3, r0, r4
   105b8:	fa20 f005 	lsr.w	r0, r0, r5
   105bc:	fa01 f204 	lsl.w	r2, r1, r4
   105c0:	ea40 0002 	orr.w	r0, r0, r2
   105c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   105c8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   105cc:	f141 0100 	adc.w	r1, r1, #0
   105d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   105d4:	bf08      	it	eq
   105d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   105da:	bd70      	pop	{r4, r5, r6, pc}
   105dc:	f1c4 0520 	rsb	r5, r4, #32
   105e0:	fa00 f205 	lsl.w	r2, r0, r5
   105e4:	ea4e 0e02 	orr.w	lr, lr, r2
   105e8:	fa20 f304 	lsr.w	r3, r0, r4
   105ec:	fa01 f205 	lsl.w	r2, r1, r5
   105f0:	ea43 0302 	orr.w	r3, r3, r2
   105f4:	fa21 f004 	lsr.w	r0, r1, r4
   105f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   105fc:	fa21 f204 	lsr.w	r2, r1, r4
   10600:	ea20 0002 	bic.w	r0, r0, r2
   10604:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   10608:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   1060c:	bf08      	it	eq
   1060e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   10612:	bd70      	pop	{r4, r5, r6, pc}
   10614:	f094 0f00 	teq	r4, #0
   10618:	d10f      	bne.n	1063a <__aeabi_dmul+0x1c2>
   1061a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   1061e:	0040      	lsls	r0, r0, #1
   10620:	eb41 0101 	adc.w	r1, r1, r1
   10624:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   10628:	bf08      	it	eq
   1062a:	3c01      	subeq	r4, #1
   1062c:	d0f7      	beq.n	1061e <__aeabi_dmul+0x1a6>
   1062e:	ea41 0106 	orr.w	r1, r1, r6
   10632:	f095 0f00 	teq	r5, #0
   10636:	bf18      	it	ne
   10638:	4770      	bxne	lr
   1063a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   1063e:	0052      	lsls	r2, r2, #1
   10640:	eb43 0303 	adc.w	r3, r3, r3
   10644:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   10648:	bf08      	it	eq
   1064a:	3d01      	subeq	r5, #1
   1064c:	d0f7      	beq.n	1063e <__aeabi_dmul+0x1c6>
   1064e:	ea43 0306 	orr.w	r3, r3, r6
   10652:	4770      	bx	lr
   10654:	ea94 0f0c 	teq	r4, ip
   10658:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   1065c:	bf18      	it	ne
   1065e:	ea95 0f0c 	teqne	r5, ip
   10662:	d00c      	beq.n	1067e <__aeabi_dmul+0x206>
   10664:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   10668:	bf18      	it	ne
   1066a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   1066e:	d1d1      	bne.n	10614 <__aeabi_dmul+0x19c>
   10670:	ea81 0103 	eor.w	r1, r1, r3
   10674:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   10678:	f04f 0000 	mov.w	r0, #0
   1067c:	bd70      	pop	{r4, r5, r6, pc}
   1067e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   10682:	bf06      	itte	eq
   10684:	4610      	moveq	r0, r2
   10686:	4619      	moveq	r1, r3
   10688:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   1068c:	d019      	beq.n	106c2 <__aeabi_dmul+0x24a>
   1068e:	ea94 0f0c 	teq	r4, ip
   10692:	d102      	bne.n	1069a <__aeabi_dmul+0x222>
   10694:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   10698:	d113      	bne.n	106c2 <__aeabi_dmul+0x24a>
   1069a:	ea95 0f0c 	teq	r5, ip
   1069e:	d105      	bne.n	106ac <__aeabi_dmul+0x234>
   106a0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   106a4:	bf1c      	itt	ne
   106a6:	4610      	movne	r0, r2
   106a8:	4619      	movne	r1, r3
   106aa:	d10a      	bne.n	106c2 <__aeabi_dmul+0x24a>
   106ac:	ea81 0103 	eor.w	r1, r1, r3
   106b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   106b4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   106b8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   106bc:	f04f 0000 	mov.w	r0, #0
   106c0:	bd70      	pop	{r4, r5, r6, pc}
   106c2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   106c6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   106ca:	bd70      	pop	{r4, r5, r6, pc}

000106cc <__aeabi_ddiv>:
   106cc:	b570      	push	{r4, r5, r6, lr}
   106ce:	f04f 0cff 	mov.w	ip, #255	; 0xff
   106d2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   106d6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   106da:	bf1d      	ittte	ne
   106dc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   106e0:	ea94 0f0c 	teqne	r4, ip
   106e4:	ea95 0f0c 	teqne	r5, ip
   106e8:	f000 f8a7 	bleq	1083a <__aeabi_ddiv+0x16e>
   106ec:	eba4 0405 	sub.w	r4, r4, r5
   106f0:	ea81 0e03 	eor.w	lr, r1, r3
   106f4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   106f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
   106fc:	f000 8088 	beq.w	10810 <__aeabi_ddiv+0x144>
   10700:	ea4f 3303 	mov.w	r3, r3, lsl #12
   10704:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   10708:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   1070c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   10710:	ea4f 2202 	mov.w	r2, r2, lsl #8
   10714:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   10718:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   1071c:	ea4f 2600 	mov.w	r6, r0, lsl #8
   10720:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   10724:	429d      	cmp	r5, r3
   10726:	bf08      	it	eq
   10728:	4296      	cmpeq	r6, r2
   1072a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   1072e:	f504 7440 	add.w	r4, r4, #768	; 0x300
   10732:	d202      	bcs.n	1073a <__aeabi_ddiv+0x6e>
   10734:	085b      	lsrs	r3, r3, #1
   10736:	ea4f 0232 	mov.w	r2, r2, rrx
   1073a:	1ab6      	subs	r6, r6, r2
   1073c:	eb65 0503 	sbc.w	r5, r5, r3
   10740:	085b      	lsrs	r3, r3, #1
   10742:	ea4f 0232 	mov.w	r2, r2, rrx
   10746:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   1074a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   1074e:	ebb6 0e02 	subs.w	lr, r6, r2
   10752:	eb75 0e03 	sbcs.w	lr, r5, r3
   10756:	bf22      	ittt	cs
   10758:	1ab6      	subcs	r6, r6, r2
   1075a:	4675      	movcs	r5, lr
   1075c:	ea40 000c 	orrcs.w	r0, r0, ip
   10760:	085b      	lsrs	r3, r3, #1
   10762:	ea4f 0232 	mov.w	r2, r2, rrx
   10766:	ebb6 0e02 	subs.w	lr, r6, r2
   1076a:	eb75 0e03 	sbcs.w	lr, r5, r3
   1076e:	bf22      	ittt	cs
   10770:	1ab6      	subcs	r6, r6, r2
   10772:	4675      	movcs	r5, lr
   10774:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   10778:	085b      	lsrs	r3, r3, #1
   1077a:	ea4f 0232 	mov.w	r2, r2, rrx
   1077e:	ebb6 0e02 	subs.w	lr, r6, r2
   10782:	eb75 0e03 	sbcs.w	lr, r5, r3
   10786:	bf22      	ittt	cs
   10788:	1ab6      	subcs	r6, r6, r2
   1078a:	4675      	movcs	r5, lr
   1078c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   10790:	085b      	lsrs	r3, r3, #1
   10792:	ea4f 0232 	mov.w	r2, r2, rrx
   10796:	ebb6 0e02 	subs.w	lr, r6, r2
   1079a:	eb75 0e03 	sbcs.w	lr, r5, r3
   1079e:	bf22      	ittt	cs
   107a0:	1ab6      	subcs	r6, r6, r2
   107a2:	4675      	movcs	r5, lr
   107a4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   107a8:	ea55 0e06 	orrs.w	lr, r5, r6
   107ac:	d018      	beq.n	107e0 <__aeabi_ddiv+0x114>
   107ae:	ea4f 1505 	mov.w	r5, r5, lsl #4
   107b2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   107b6:	ea4f 1606 	mov.w	r6, r6, lsl #4
   107ba:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   107be:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   107c2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   107c6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   107ca:	d1c0      	bne.n	1074e <__aeabi_ddiv+0x82>
   107cc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   107d0:	d10b      	bne.n	107ea <__aeabi_ddiv+0x11e>
   107d2:	ea41 0100 	orr.w	r1, r1, r0
   107d6:	f04f 0000 	mov.w	r0, #0
   107da:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   107de:	e7b6      	b.n	1074e <__aeabi_ddiv+0x82>
   107e0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   107e4:	bf04      	itt	eq
   107e6:	4301      	orreq	r1, r0
   107e8:	2000      	moveq	r0, #0
   107ea:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   107ee:	bf88      	it	hi
   107f0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   107f4:	f63f aeaf 	bhi.w	10556 <__aeabi_dmul+0xde>
   107f8:	ebb5 0c03 	subs.w	ip, r5, r3
   107fc:	bf04      	itt	eq
   107fe:	ebb6 0c02 	subseq.w	ip, r6, r2
   10802:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   10806:	f150 0000 	adcs.w	r0, r0, #0
   1080a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   1080e:	bd70      	pop	{r4, r5, r6, pc}
   10810:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   10814:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   10818:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   1081c:	bfc2      	ittt	gt
   1081e:	ebd4 050c 	rsbsgt	r5, r4, ip
   10822:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   10826:	bd70      	popgt	{r4, r5, r6, pc}
   10828:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   1082c:	f04f 0e00 	mov.w	lr, #0
   10830:	3c01      	subs	r4, #1
   10832:	e690      	b.n	10556 <__aeabi_dmul+0xde>
   10834:	ea45 0e06 	orr.w	lr, r5, r6
   10838:	e68d      	b.n	10556 <__aeabi_dmul+0xde>
   1083a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   1083e:	ea94 0f0c 	teq	r4, ip
   10842:	bf08      	it	eq
   10844:	ea95 0f0c 	teqeq	r5, ip
   10848:	f43f af3b 	beq.w	106c2 <__aeabi_dmul+0x24a>
   1084c:	ea94 0f0c 	teq	r4, ip
   10850:	d10a      	bne.n	10868 <__aeabi_ddiv+0x19c>
   10852:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   10856:	f47f af34 	bne.w	106c2 <__aeabi_dmul+0x24a>
   1085a:	ea95 0f0c 	teq	r5, ip
   1085e:	f47f af25 	bne.w	106ac <__aeabi_dmul+0x234>
   10862:	4610      	mov	r0, r2
   10864:	4619      	mov	r1, r3
   10866:	e72c      	b.n	106c2 <__aeabi_dmul+0x24a>
   10868:	ea95 0f0c 	teq	r5, ip
   1086c:	d106      	bne.n	1087c <__aeabi_ddiv+0x1b0>
   1086e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   10872:	f43f aefd 	beq.w	10670 <__aeabi_dmul+0x1f8>
   10876:	4610      	mov	r0, r2
   10878:	4619      	mov	r1, r3
   1087a:	e722      	b.n	106c2 <__aeabi_dmul+0x24a>
   1087c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   10880:	bf18      	it	ne
   10882:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   10886:	f47f aec5 	bne.w	10614 <__aeabi_dmul+0x19c>
   1088a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   1088e:	f47f af0d 	bne.w	106ac <__aeabi_dmul+0x234>
   10892:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   10896:	f47f aeeb 	bne.w	10670 <__aeabi_dmul+0x1f8>
   1089a:	e712      	b.n	106c2 <__aeabi_dmul+0x24a>

0001089c <__aeabi_uldivmod>:
   1089c:	b953      	cbnz	r3, 108b4 <__aeabi_uldivmod+0x18>
   1089e:	b94a      	cbnz	r2, 108b4 <__aeabi_uldivmod+0x18>
   108a0:	2900      	cmp	r1, #0
   108a2:	bf08      	it	eq
   108a4:	2800      	cmpeq	r0, #0
   108a6:	bf1c      	itt	ne
   108a8:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
   108ac:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
   108b0:	f000 b80c 	b.w	108cc <__aeabi_idiv0>
   108b4:	f1ad 0c08 	sub.w	ip, sp, #8
   108b8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
   108bc:	f000 f808 	bl	108d0 <__udivmoddi4>
   108c0:	f8dd e004 	ldr.w	lr, [sp, #4]
   108c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   108c8:	b004      	add	sp, #16
   108ca:	4770      	bx	lr

000108cc <__aeabi_idiv0>:
   108cc:	4770      	bx	lr
   108ce:	bf00      	nop

000108d0 <__udivmoddi4>:
   108d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   108d4:	4607      	mov	r7, r0
   108d6:	468c      	mov	ip, r1
   108d8:	4608      	mov	r0, r1
   108da:	9e09      	ldr	r6, [sp, #36]	; 0x24
   108dc:	4615      	mov	r5, r2
   108de:	463c      	mov	r4, r7
   108e0:	4619      	mov	r1, r3
   108e2:	2b00      	cmp	r3, #0
   108e4:	f040 80c6 	bne.w	10a74 <__udivmoddi4+0x1a4>
   108e8:	4282      	cmp	r2, r0
   108ea:	fab2 f782 	clz	r7, r2
   108ee:	d946      	bls.n	1097e <__udivmoddi4+0xae>
   108f0:	b14f      	cbz	r7, 10906 <__udivmoddi4+0x36>
   108f2:	f1c7 0e20 	rsb	lr, r7, #32
   108f6:	fa24 fe0e 	lsr.w	lr, r4, lr
   108fa:	fa00 f307 	lsl.w	r3, r0, r7
   108fe:	40bd      	lsls	r5, r7
   10900:	ea4e 0c03 	orr.w	ip, lr, r3
   10904:	40bc      	lsls	r4, r7
   10906:	ea4f 4815 	mov.w	r8, r5, lsr #16
   1090a:	fa1f fe85 	uxth.w	lr, r5
   1090e:	fbbc f9f8 	udiv	r9, ip, r8
   10912:	0c22      	lsrs	r2, r4, #16
   10914:	fb08 c319 	mls	r3, r8, r9, ip
   10918:	fb09 fa0e 	mul.w	sl, r9, lr
   1091c:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   10920:	459a      	cmp	sl, r3
   10922:	d928      	bls.n	10976 <__udivmoddi4+0xa6>
   10924:	18eb      	adds	r3, r5, r3
   10926:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
   1092a:	d204      	bcs.n	10936 <__udivmoddi4+0x66>
   1092c:	459a      	cmp	sl, r3
   1092e:	d902      	bls.n	10936 <__udivmoddi4+0x66>
   10930:	f1a9 0002 	sub.w	r0, r9, #2
   10934:	442b      	add	r3, r5
   10936:	eba3 030a 	sub.w	r3, r3, sl
   1093a:	b2a4      	uxth	r4, r4
   1093c:	fbb3 f2f8 	udiv	r2, r3, r8
   10940:	fb08 3312 	mls	r3, r8, r2, r3
   10944:	fb02 fe0e 	mul.w	lr, r2, lr
   10948:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
   1094c:	45a6      	cmp	lr, r4
   1094e:	d914      	bls.n	1097a <__udivmoddi4+0xaa>
   10950:	192c      	adds	r4, r5, r4
   10952:	f102 33ff 	add.w	r3, r2, #4294967295	; 0xffffffff
   10956:	d203      	bcs.n	10960 <__udivmoddi4+0x90>
   10958:	45a6      	cmp	lr, r4
   1095a:	d901      	bls.n	10960 <__udivmoddi4+0x90>
   1095c:	1e93      	subs	r3, r2, #2
   1095e:	442c      	add	r4, r5
   10960:	eba4 040e 	sub.w	r4, r4, lr
   10964:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
   10968:	b11e      	cbz	r6, 10972 <__udivmoddi4+0xa2>
   1096a:	40fc      	lsrs	r4, r7
   1096c:	2300      	movs	r3, #0
   1096e:	6034      	str	r4, [r6, #0]
   10970:	6073      	str	r3, [r6, #4]
   10972:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10976:	4648      	mov	r0, r9
   10978:	e7dd      	b.n	10936 <__udivmoddi4+0x66>
   1097a:	4613      	mov	r3, r2
   1097c:	e7f0      	b.n	10960 <__udivmoddi4+0x90>
   1097e:	b902      	cbnz	r2, 10982 <__udivmoddi4+0xb2>
   10980:	deff      	udf	#255	; 0xff
   10982:	bb87      	cbnz	r7, 109e6 <__udivmoddi4+0x116>
   10984:	1a83      	subs	r3, r0, r2
   10986:	2101      	movs	r1, #1
   10988:	ea4f 4e15 	mov.w	lr, r5, lsr #16
   1098c:	b2aa      	uxth	r2, r5
   1098e:	fbb3 fcfe 	udiv	ip, r3, lr
   10992:	0c20      	lsrs	r0, r4, #16
   10994:	fb0e 331c 	mls	r3, lr, ip, r3
   10998:	fb0c f802 	mul.w	r8, ip, r2
   1099c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
   109a0:	4598      	cmp	r8, r3
   109a2:	d963      	bls.n	10a6c <__udivmoddi4+0x19c>
   109a4:	18eb      	adds	r3, r5, r3
   109a6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
   109aa:	d204      	bcs.n	109b6 <__udivmoddi4+0xe6>
   109ac:	4598      	cmp	r8, r3
   109ae:	d902      	bls.n	109b6 <__udivmoddi4+0xe6>
   109b0:	f1ac 0002 	sub.w	r0, ip, #2
   109b4:	442b      	add	r3, r5
   109b6:	eba3 0308 	sub.w	r3, r3, r8
   109ba:	b2a4      	uxth	r4, r4
   109bc:	fbb3 fcfe 	udiv	ip, r3, lr
   109c0:	fb0e 331c 	mls	r3, lr, ip, r3
   109c4:	fb0c f202 	mul.w	r2, ip, r2
   109c8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
   109cc:	42a2      	cmp	r2, r4
   109ce:	d94f      	bls.n	10a70 <__udivmoddi4+0x1a0>
   109d0:	192c      	adds	r4, r5, r4
   109d2:	f10c 33ff 	add.w	r3, ip, #4294967295	; 0xffffffff
   109d6:	d204      	bcs.n	109e2 <__udivmoddi4+0x112>
   109d8:	42a2      	cmp	r2, r4
   109da:	d902      	bls.n	109e2 <__udivmoddi4+0x112>
   109dc:	f1ac 0302 	sub.w	r3, ip, #2
   109e0:	442c      	add	r4, r5
   109e2:	1aa4      	subs	r4, r4, r2
   109e4:	e7be      	b.n	10964 <__udivmoddi4+0x94>
   109e6:	f1c7 0c20 	rsb	ip, r7, #32
   109ea:	fa20 f80c 	lsr.w	r8, r0, ip
   109ee:	fa00 f307 	lsl.w	r3, r0, r7
   109f2:	fa24 fc0c 	lsr.w	ip, r4, ip
   109f6:	40bd      	lsls	r5, r7
   109f8:	ea4c 0203 	orr.w	r2, ip, r3
   109fc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
   10a00:	b2ab      	uxth	r3, r5
   10a02:	fbb8 fcfe 	udiv	ip, r8, lr
   10a06:	0c11      	lsrs	r1, r2, #16
   10a08:	fb0e 801c 	mls	r0, lr, ip, r8
   10a0c:	fb0c f903 	mul.w	r9, ip, r3
   10a10:	ea41 4000 	orr.w	r0, r1, r0, lsl #16
   10a14:	4581      	cmp	r9, r0
   10a16:	fa04 f407 	lsl.w	r4, r4, r7
   10a1a:	d923      	bls.n	10a64 <__udivmoddi4+0x194>
   10a1c:	1828      	adds	r0, r5, r0
   10a1e:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
   10a22:	d204      	bcs.n	10a2e <__udivmoddi4+0x15e>
   10a24:	4581      	cmp	r9, r0
   10a26:	d902      	bls.n	10a2e <__udivmoddi4+0x15e>
   10a28:	f1ac 0102 	sub.w	r1, ip, #2
   10a2c:	4428      	add	r0, r5
   10a2e:	eba0 0009 	sub.w	r0, r0, r9
   10a32:	b292      	uxth	r2, r2
   10a34:	fbb0 fcfe 	udiv	ip, r0, lr
   10a38:	fb0e 001c 	mls	r0, lr, ip, r0
   10a3c:	fb0c f803 	mul.w	r8, ip, r3
   10a40:	ea42 4300 	orr.w	r3, r2, r0, lsl #16
   10a44:	4598      	cmp	r8, r3
   10a46:	d90f      	bls.n	10a68 <__udivmoddi4+0x198>
   10a48:	18eb      	adds	r3, r5, r3
   10a4a:	f10c 32ff 	add.w	r2, ip, #4294967295	; 0xffffffff
   10a4e:	d204      	bcs.n	10a5a <__udivmoddi4+0x18a>
   10a50:	4598      	cmp	r8, r3
   10a52:	d902      	bls.n	10a5a <__udivmoddi4+0x18a>
   10a54:	f1ac 0202 	sub.w	r2, ip, #2
   10a58:	442b      	add	r3, r5
   10a5a:	eba3 0308 	sub.w	r3, r3, r8
   10a5e:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
   10a62:	e791      	b.n	10988 <__udivmoddi4+0xb8>
   10a64:	4661      	mov	r1, ip
   10a66:	e7e2      	b.n	10a2e <__udivmoddi4+0x15e>
   10a68:	4662      	mov	r2, ip
   10a6a:	e7f6      	b.n	10a5a <__udivmoddi4+0x18a>
   10a6c:	4660      	mov	r0, ip
   10a6e:	e7a2      	b.n	109b6 <__udivmoddi4+0xe6>
   10a70:	4663      	mov	r3, ip
   10a72:	e7b6      	b.n	109e2 <__udivmoddi4+0x112>
   10a74:	4283      	cmp	r3, r0
   10a76:	d905      	bls.n	10a84 <__udivmoddi4+0x1b4>
   10a78:	b10e      	cbz	r6, 10a7e <__udivmoddi4+0x1ae>
   10a7a:	e9c6 7000 	strd	r7, r0, [r6]
   10a7e:	2100      	movs	r1, #0
   10a80:	4608      	mov	r0, r1
   10a82:	e776      	b.n	10972 <__udivmoddi4+0xa2>
   10a84:	fab3 f183 	clz	r1, r3
   10a88:	b981      	cbnz	r1, 10aac <__udivmoddi4+0x1dc>
   10a8a:	4283      	cmp	r3, r0
   10a8c:	d301      	bcc.n	10a92 <__udivmoddi4+0x1c2>
   10a8e:	42ba      	cmp	r2, r7
   10a90:	d80a      	bhi.n	10aa8 <__udivmoddi4+0x1d8>
   10a92:	1abc      	subs	r4, r7, r2
   10a94:	eb60 0303 	sbc.w	r3, r0, r3
   10a98:	2001      	movs	r0, #1
   10a9a:	469c      	mov	ip, r3
   10a9c:	2e00      	cmp	r6, #0
   10a9e:	d068      	beq.n	10b72 <__udivmoddi4+0x2a2>
   10aa0:	e9c6 4c00 	strd	r4, ip, [r6]
   10aa4:	2100      	movs	r1, #0
   10aa6:	e764      	b.n	10972 <__udivmoddi4+0xa2>
   10aa8:	4608      	mov	r0, r1
   10aaa:	e7f7      	b.n	10a9c <__udivmoddi4+0x1cc>
   10aac:	f1c1 0c20 	rsb	ip, r1, #32
   10ab0:	408b      	lsls	r3, r1
   10ab2:	fa22 f40c 	lsr.w	r4, r2, ip
   10ab6:	431c      	orrs	r4, r3
   10ab8:	fa02 f501 	lsl.w	r5, r2, r1
   10abc:	fa00 f301 	lsl.w	r3, r0, r1
   10ac0:	fa27 f20c 	lsr.w	r2, r7, ip
   10ac4:	fa20 fb0c 	lsr.w	fp, r0, ip
   10ac8:	ea4f 4914 	mov.w	r9, r4, lsr #16
   10acc:	4313      	orrs	r3, r2
   10ace:	fbbb f8f9 	udiv	r8, fp, r9
   10ad2:	fa1f fe84 	uxth.w	lr, r4
   10ad6:	fb09 bb18 	mls	fp, r9, r8, fp
   10ada:	0c1a      	lsrs	r2, r3, #16
   10adc:	fb08 fa0e 	mul.w	sl, r8, lr
   10ae0:	ea42 420b 	orr.w	r2, r2, fp, lsl #16
   10ae4:	4592      	cmp	sl, r2
   10ae6:	fa07 f701 	lsl.w	r7, r7, r1
   10aea:	d93e      	bls.n	10b6a <__udivmoddi4+0x29a>
   10aec:	18a2      	adds	r2, r4, r2
   10aee:	f108 30ff 	add.w	r0, r8, #4294967295	; 0xffffffff
   10af2:	d204      	bcs.n	10afe <__udivmoddi4+0x22e>
   10af4:	4592      	cmp	sl, r2
   10af6:	d902      	bls.n	10afe <__udivmoddi4+0x22e>
   10af8:	f1a8 0002 	sub.w	r0, r8, #2
   10afc:	4422      	add	r2, r4
   10afe:	eba2 020a 	sub.w	r2, r2, sl
   10b02:	b29b      	uxth	r3, r3
   10b04:	fbb2 f8f9 	udiv	r8, r2, r9
   10b08:	fb09 2218 	mls	r2, r9, r8, r2
   10b0c:	fb08 fe0e 	mul.w	lr, r8, lr
   10b10:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   10b14:	4596      	cmp	lr, r2
   10b16:	d92a      	bls.n	10b6e <__udivmoddi4+0x29e>
   10b18:	18a2      	adds	r2, r4, r2
   10b1a:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
   10b1e:	d204      	bcs.n	10b2a <__udivmoddi4+0x25a>
   10b20:	4596      	cmp	lr, r2
   10b22:	d902      	bls.n	10b2a <__udivmoddi4+0x25a>
   10b24:	f1a8 0302 	sub.w	r3, r8, #2
   10b28:	4422      	add	r2, r4
   10b2a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
   10b2e:	fba0 9305 	umull	r9, r3, r0, r5
   10b32:	eba2 020e 	sub.w	r2, r2, lr
   10b36:	429a      	cmp	r2, r3
   10b38:	46ce      	mov	lr, r9
   10b3a:	4698      	mov	r8, r3
   10b3c:	d302      	bcc.n	10b44 <__udivmoddi4+0x274>
   10b3e:	d106      	bne.n	10b4e <__udivmoddi4+0x27e>
   10b40:	454f      	cmp	r7, r9
   10b42:	d204      	bcs.n	10b4e <__udivmoddi4+0x27e>
   10b44:	ebb9 0e05 	subs.w	lr, r9, r5
   10b48:	eb63 0804 	sbc.w	r8, r3, r4
   10b4c:	3801      	subs	r0, #1
   10b4e:	b186      	cbz	r6, 10b72 <__udivmoddi4+0x2a2>
   10b50:	ebb7 030e 	subs.w	r3, r7, lr
   10b54:	eb62 0708 	sbc.w	r7, r2, r8
   10b58:	fa07 fc0c 	lsl.w	ip, r7, ip
   10b5c:	40cb      	lsrs	r3, r1
   10b5e:	ea4c 0303 	orr.w	r3, ip, r3
   10b62:	40cf      	lsrs	r7, r1
   10b64:	e9c6 3700 	strd	r3, r7, [r6]
   10b68:	e79c      	b.n	10aa4 <__udivmoddi4+0x1d4>
   10b6a:	4640      	mov	r0, r8
   10b6c:	e7c7      	b.n	10afe <__udivmoddi4+0x22e>
   10b6e:	4643      	mov	r3, r8
   10b70:	e7db      	b.n	10b2a <__udivmoddi4+0x25a>
   10b72:	4631      	mov	r1, r6
   10b74:	e6fd      	b.n	10972 <__udivmoddi4+0xa2>
	...

00010b78 <vl53l0x>:
/* Function prototype ------------------------------------------------------------------------------------------------------------------------------------*/
/* Setup -------------------------------------------------------------------------------------------------------------------------------------------------*/
/* -------------------------------------------------------------------------------------------------------------------------------------------------------*/


void vl53l0x(void){
   10b78:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
		union { uintptr_t x; const char * val; } parm0 = { .val = name };
		return (const struct device *) arch_syscall_invoke1(parm0.x, K_SYSCALL_DEVICE_GET_BINDING);
	}
#endif
	compiler_barrier();
	return z_impl_device_get_binding(name);
   10b7c:	4828      	ldr	r0, [pc, #160]	; (10c20 <vl53l0x+0xa8>)
   10b7e:	f007 fa75 	bl	1806c <z_impl_device_get_binding>
	const struct device *dev = device_get_binding(DT_LABEL(DT_INST(0, st_vl53l0x)));
	struct sensor_value value;
	int ret;

	if (dev == NULL) {
   10b82:	4604      	mov	r4, r0
   10b84:	b190      	cbz	r0, 10bac <vl53l0x+0x34>
 * @param val A pointer to a sensor_value struct.
 * @return The converted value.
 */
static inline double sensor_value_to_double(const struct sensor_value *val)
{
	return (double)val->val1 + (double)val->val2 / 1000000;
   10b86:	a724      	add	r7, pc, #144	; (adr r7, 10c18 <vl53l0x+0xa0>)
   10b88:	e9d7 6700 	ldrd	r6, r7, [r7]
			printk("sensor_sample_fetch failed ret %d\n", ret);
			return;
		}

		ret = sensor_channel_get(dev, SENSOR_CHAN_PROX, &value);
		printk("prox is %d\n", value.val1);
   10b8c:	f8df a094 	ldr.w	sl, [pc, #148]	; 10c24 <vl53l0x+0xac>

		ret = sensor_channel_get(dev,
					 SENSOR_CHAN_DISTANCE,
					 &value);
		printk("distance is %f m\n", sensor_value_to_double(&value));
   10b90:	4d25      	ldr	r5, [pc, #148]	; (10c28 <vl53l0x+0xb0>)
	return api->sample_fetch(dev, SENSOR_CHAN_ALL);
   10b92:	68a3      	ldr	r3, [r4, #8]
   10b94:	2139      	movs	r1, #57	; 0x39
   10b96:	68db      	ldr	r3, [r3, #12]
   10b98:	4620      	mov	r0, r4
   10b9a:	4798      	blx	r3
		if (ret) {
   10b9c:	4601      	mov	r1, r0
   10b9e:	b158      	cbz	r0, 10bb8 <vl53l0x+0x40>
			printk("sensor_sample_fetch failed ret %d\n", ret);
   10ba0:	4822      	ldr	r0, [pc, #136]	; (10c2c <vl53l0x+0xb4>)
   10ba2:	f008 fcd0 	bl	19546 <printk>

		k_sleep(K_MSEC(1000));
	}
}
   10ba6:	b002      	add	sp, #8
   10ba8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		printk("Could not get VL53L0X device\n");
   10bac:	4820      	ldr	r0, [pc, #128]	; (10c30 <vl53l0x+0xb8>)
}
   10bae:	b002      	add	sp, #8
   10bb0:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		printk("Could not get VL53L0X device\n");
   10bb4:	f008 bcc7 	b.w	19546 <printk>
	return api->channel_get(dev, chan, val);
   10bb8:	68a3      	ldr	r3, [r4, #8]
   10bba:	466a      	mov	r2, sp
   10bbc:	691b      	ldr	r3, [r3, #16]
   10bbe:	210f      	movs	r1, #15
   10bc0:	4620      	mov	r0, r4
   10bc2:	4798      	blx	r3
		printk("prox is %d\n", value.val1);
   10bc4:	9900      	ldr	r1, [sp, #0]
   10bc6:	4650      	mov	r0, sl
   10bc8:	f008 fcbd 	bl	19546 <printk>
   10bcc:	68a3      	ldr	r3, [r4, #8]
   10bce:	466a      	mov	r2, sp
   10bd0:	691b      	ldr	r3, [r3, #16]
   10bd2:	211a      	movs	r1, #26
   10bd4:	4620      	mov	r0, r4
   10bd6:	4798      	blx	r3
	return (double)val->val1 + (double)val->val2 / 1000000;
   10bd8:	9801      	ldr	r0, [sp, #4]
   10bda:	f7ff fbe3 	bl	103a4 <__aeabi_i2d>
   10bde:	4632      	mov	r2, r6
   10be0:	463b      	mov	r3, r7
   10be2:	f7ff fd73 	bl	106cc <__aeabi_ddiv>
   10be6:	4680      	mov	r8, r0
   10be8:	9800      	ldr	r0, [sp, #0]
   10bea:	4689      	mov	r9, r1
   10bec:	f7ff fbda 	bl	103a4 <__aeabi_i2d>
   10bf0:	4602      	mov	r2, r0
   10bf2:	460b      	mov	r3, r1
   10bf4:	4640      	mov	r0, r8
   10bf6:	4649      	mov	r1, r9
   10bf8:	f7ff fa88 	bl	1010c <__adddf3>
   10bfc:	4602      	mov	r2, r0
   10bfe:	460b      	mov	r3, r1
		printk("distance is %f m\n", sensor_value_to_double(&value));
   10c00:	4628      	mov	r0, r5
   10c02:	f008 fca0 	bl	19546 <printk>
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm0 = { .val = timeout };
		return (int32_t) arch_syscall_invoke2(parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SLEEP);
	}
#endif
	compiler_barrier();
	return z_impl_k_sleep(timeout);
   10c06:	2100      	movs	r1, #0
   10c08:	f44f 4000 	mov.w	r0, #32768	; 0x8000
   10c0c:	f008 f9a2 	bl	18f54 <z_impl_k_sleep>
	while (1) {
   10c10:	e7bf      	b.n	10b92 <vl53l0x+0x1a>
   10c12:	bf00      	nop
   10c14:	f3af 8000 	nop.w
   10c18:	00000000 	.word	0x00000000
   10c1c:	412e8480 	.word	0x412e8480
   10c20:	0001db6b 	.word	0x0001db6b
   10c24:	0001dbb4 	.word	0x0001dbb4
   10c28:	0001dbc0 	.word	0x0001dbc0
   10c2c:	0001db91 	.word	0x0001db91
   10c30:	0001db73 	.word	0x0001db73

00010c34 <main>:
/* Function prototype ------------------------------------------------------------------------------------------------------------------------------------*/
void vl53l0x(void);
/* Setup -------------------------------------------------------------------------------------------------------------------------------------------------*/
/* -------------------------------------------------------------------------------------------------------------------------------------------------------*/

void main(void) {	
   10c34:	b508      	push	{r3, lr}
	led_vSetup();
   10c36:	f000 f841 	bl	10cbc <led_vSetup>

	usb_vSetup();
   10c3a:	f000 f80f 	bl	10c5c <usb_vSetup>

	led_vPeriodicPingStart(K_SECONDS(1));
   10c3e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
   10c42:	2100      	movs	r1, #0
   10c44:	f000 f852 	bl	10cec <led_vPeriodicPingStart>

	printk("started \r\n");
   10c48:	4803      	ldr	r0, [pc, #12]	; (10c58 <main+0x24>)
   10c4a:	f008 fc7c 	bl	19546 <printk>

	vl53l0x();
}
   10c4e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	vl53l0x();
   10c52:	f7ff bf91 	b.w	10b78 <vl53l0x>
   10c56:	bf00      	nop
   10c58:	0001db60 	.word	0x0001db60

00010c5c <usb_vSetup>:
/* Setup -------------------------------------------------------------------------------------------------------------------------------------------------*/
/* -------------------------------------------------------------------------------------------------------------------------------------------------------*/
BUILD_ASSERT(DT_NODE_HAS_COMPAT(DT_CHOSEN(zephyr_console), zephyr_cdc_acm_uart), "Console device is not ACM CDC UART device");


void usb_vSetup(void){
   10c5c:	b513      	push	{r0, r1, r4, lr}
	const struct device *dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
	uint32_t dtr = 0;
   10c5e:	2000      	movs	r0, #0
   10c60:	9001      	str	r0, [sp, #4]

	if (usb_enable(NULL)) {
   10c62:	f001 f8ad 	bl	11dc0 <usb_enable>
   10c66:	b910      	cbnz	r0, 10c6e <usb_vSetup+0x12>

static inline int z_impl_uart_line_ctrl_get(const struct device *dev,
					    uint32_t ctrl, uint32_t *val)
{
#ifdef CONFIG_UART_LINE_CTRL
	const struct uart_driver_api *api =
   10c68:	4c08      	ldr	r4, [pc, #32]	; (10c8c <usb_vSetup+0x30>)
		return;
	}

	/* Poll if the DTR flag was set */
	while (!dtr) {
   10c6a:	9b01      	ldr	r3, [sp, #4]
   10c6c:	b10b      	cbz	r3, 10c72 <usb_vSetup+0x16>
		uart_line_ctrl_get(dev, UART_LINE_CTRL_DTR, &dtr);
		/* Give CPU resources to low priority threads. */
		k_sleep(K_MSEC(100));
	}
}
   10c6e:	b002      	add	sp, #8
   10c70:	bd10      	pop	{r4, pc}
		(const struct uart_driver_api *)dev->api;

	if (api->line_ctrl_get == NULL) {
   10c72:	68a3      	ldr	r3, [r4, #8]
   10c74:	6d1b      	ldr	r3, [r3, #80]	; 0x50
   10c76:	b11b      	cbz	r3, 10c80 <usb_vSetup+0x24>
		return -ENOSYS;
	}
	return api->line_ctrl_get(dev, ctrl, val);
   10c78:	aa01      	add	r2, sp, #4
   10c7a:	2104      	movs	r1, #4
   10c7c:	4620      	mov	r0, r4
   10c7e:	4798      	blx	r3
   10c80:	2100      	movs	r1, #0
   10c82:	f640 40cd 	movw	r0, #3277	; 0xccd
   10c86:	f008 f965 	bl	18f54 <z_impl_k_sleep>
   10c8a:	e7ee      	b.n	10c6a <usb_vSetup+0xe>
   10c8c:	0001d574 	.word	0x0001d574

00010c90 <ping_work_handler>:
void led_timer_handler(struct k_timer *timer_id) {
	led_vPing();

}

void ping_work_handler( struct k_work *work ){
   10c90:	b510      	push	{r4, lr}
 * @param value Value assigned to the pin.
 * @return a value from gpio_pin_set()
 */
static inline int gpio_pin_set_dt(const struct gpio_dt_spec *spec, int value)
{
	return gpio_pin_set(spec->port, spec->pin, value);
   10c92:	4c09      	ldr	r4, [pc, #36]	; (10cb8 <ping_work_handler+0x28>)
   10c94:	2201      	movs	r2, #1
   10c96:	210d      	movs	r1, #13
   10c98:	4620      	mov	r0, r4
   10c9a:	f008 fc22 	bl	194e2 <gpio_pin_set.isra.0>
   10c9e:	2100      	movs	r1, #0
   10ca0:	f44f 7024 	mov.w	r0, #656	; 0x290
   10ca4:	f008 f956 	bl	18f54 <z_impl_k_sleep>
   10ca8:	4620      	mov	r0, r4
   10caa:	2200      	movs	r2, #0
	gpio_pin_set_dt(&led, true);
	k_sleep(K_MSEC(20));
	gpio_pin_set_dt(&led, false);
}
   10cac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   10cb0:	210d      	movs	r1, #13
   10cb2:	f008 bc16 	b.w	194e2 <gpio_pin_set.isra.0>
   10cb6:	bf00      	nop
   10cb8:	0001d544 	.word	0x0001d544

00010cbc <led_vSetup>:
void led_vSetup(void){
   10cbc:	b510      	push	{r4, lr}
 */
__syscall bool device_is_ready(const struct device *dev);

static inline bool z_impl_device_is_ready(const struct device *dev)
{
	return z_device_is_ready(dev);
   10cbe:	4c0a      	ldr	r4, [pc, #40]	; (10ce8 <led_vSetup+0x2c>)
   10cc0:	4620      	mov	r0, r4
   10cc2:	f00c f89c 	bl	1cdfe <z_device_is_ready>
	if (!device_is_ready(led.port))	 return;
   10cc6:	b168      	cbz	r0, 10ce4 <led_vSetup+0x28>
	struct gpio_driver_data *data =
   10cc8:	6922      	ldr	r2, [r4, #16]
	const struct gpio_driver_api *api =
   10cca:	68a1      	ldr	r1, [r4, #8]
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
   10ccc:	6813      	ldr	r3, [r2, #0]
   10cce:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   10cd2:	6013      	str	r3, [r2, #0]
	return api->pin_configure(port, pin, flags);
   10cd4:	4620      	mov	r0, r4
   10cd6:	680b      	ldr	r3, [r1, #0]
}
   10cd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   10cdc:	f44f 2220 	mov.w	r2, #655360	; 0xa0000
   10ce0:	210d      	movs	r1, #13
   10ce2:	4718      	bx	r3
   10ce4:	bd10      	pop	{r4, pc}
   10ce6:	bf00      	nop
   10ce8:	0001d544 	.word	0x0001d544

00010cec <led_vPeriodicPingStart>:
void led_vPeriodicPingStart(k_timeout_t timeout){
   10cec:	b507      	push	{r0, r1, r2, lr}
		(void) arch_syscall_invoke5(parm0.x, parm1.split.lo, parm1.split.hi, parm2.split.lo, parm2.split.hi, K_SYSCALL_K_TIMER_START);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_timer_start(timer, duration, period);
   10cee:	2200      	movs	r2, #0
   10cf0:	e9cd 0100 	strd	r0, r1, [sp]
   10cf4:	2300      	movs	r3, #0
   10cf6:	4803      	ldr	r0, [pc, #12]	; (10d04 <led_vPeriodicPingStart+0x18>)
   10cf8:	f008 fb48 	bl	1938c <z_impl_k_timer_start>
}
   10cfc:	b003      	add	sp, #12
   10cfe:	f85d fb04 	ldr.w	pc, [sp], #4
   10d02:	bf00      	nop
   10d04:	20000568 	.word	0x20000568

00010d08 <led_vPing>:
	k_work_submit(&ping_work);
   10d08:	4801      	ldr	r0, [pc, #4]	; (10d10 <led_vPing+0x8>)
   10d0a:	f007 bddd 	b.w	188c8 <k_work_submit>
   10d0e:	bf00      	nop
   10d10:	20000000 	.word	0x20000000

00010d14 <char_out>:

static int char_out(int c, void *ctx_p)
{
	struct out_context *ctx = ctx_p;

	ctx->count++;
   10d14:	680b      	ldr	r3, [r1, #0]
   10d16:	3301      	adds	r3, #1
   10d18:	600b      	str	r3, [r1, #0]
	return _char_out(c);
   10d1a:	4b01      	ldr	r3, [pc, #4]	; (10d20 <char_out+0xc>)
   10d1c:	681b      	ldr	r3, [r3, #0]
   10d1e:	4718      	bx	r3
   10d20:	20000010 	.word	0x20000010

00010d24 <__printk_hook_install>:
	_char_out = fn;
   10d24:	4b01      	ldr	r3, [pc, #4]	; (10d2c <__printk_hook_install+0x8>)
   10d26:	6018      	str	r0, [r3, #0]
}
   10d28:	4770      	bx	lr
   10d2a:	bf00      	nop
   10d2c:	20000010 	.word	0x20000010

00010d30 <vprintk>:
}

void vprintk(const char *fmt, va_list ap)
{
   10d30:	b507      	push	{r0, r1, r2, lr}
   10d32:	460b      	mov	r3, r1

		if (ctx.buf_count) {
			buf_flush(&ctx);
		}
	} else {
		struct out_context ctx = { 0 };
   10d34:	2100      	movs	r1, #0
{
   10d36:	4602      	mov	r2, r0
		struct out_context ctx = { 0 };
   10d38:	9101      	str	r1, [sp, #4]
#ifdef CONFIG_PRINTK_SYNC
		k_spinlock_key_t key = k_spin_lock(&lock);
#endif

		cbvprintf(char_out, &ctx, fmt, ap);
   10d3a:	4803      	ldr	r0, [pc, #12]	; (10d48 <vprintk+0x18>)
   10d3c:	a901      	add	r1, sp, #4
   10d3e:	f000 f8e5 	bl	10f0c <cbvprintf>

#ifdef CONFIG_PRINTK_SYNC
		k_spin_unlock(&lock, key);
#endif
	}
}
   10d42:	b003      	add	sp, #12
   10d44:	f85d fb04 	ldr.w	pc, [sp], #4
   10d48:	00010d15 	.word	0x00010d15

00010d4c <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
   10d4c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
   10d50:	f8b0 9018 	ldrh.w	r9, [r0, #24]
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
   10d54:	f019 0808 	ands.w	r8, r9, #8
{
   10d58:	4604      	mov	r4, r0
   10d5a:	4693      	mov	fp, r2
	if (processing) {
   10d5c:	d00d      	beq.n	10d7a <process_event+0x2e>
		if (evt == EVT_COMPLETE) {
   10d5e:	2901      	cmp	r1, #1
			mgr->flags |= ONOFF_FLAG_COMPLETE;
   10d60:	bf0c      	ite	eq
   10d62:	f049 0910 	orreq.w	r9, r9, #16
		} else {
			__ASSERT_NO_MSG(evt == EVT_RECHECK);

			mgr->flags |= ONOFF_FLAG_RECHECK;
   10d66:	f049 0920 	orrne.w	r9, r9, #32
   10d6a:	f8a0 9018 	strh.w	r9, [r0, #24]
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
   10d6e:	f38b 8811 	msr	BASEPRI, fp
   10d72:	f3bf 8f6f 	isb	sy
		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
}
   10d76:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
   10d7a:	f009 0907 	and.w	r9, r9, #7
		if (evt == EVT_RECHECK) {
   10d7e:	2902      	cmp	r1, #2
   10d80:	d107      	bne.n	10d92 <process_event+0x46>
			evt = process_recheck(mgr);
   10d82:	4620      	mov	r0, r4
   10d84:	f008 fc06 	bl	19594 <process_recheck>
		if (evt == EVT_NOP) {
   10d88:	2800      	cmp	r0, #0
   10d8a:	d0f0      	beq.n	10d6e <process_event+0x22>
		if (evt == EVT_COMPLETE) {
   10d8c:	2801      	cmp	r0, #1
		     | (mgr->flags & ~ONOFF_STATE_MASK);
   10d8e:	8b23      	ldrh	r3, [r4, #24]
		if (evt == EVT_COMPLETE) {
   10d90:	d14e      	bne.n	10e30 <process_event+0xe4>
			res = mgr->last_res;
   10d92:	6967      	ldr	r7, [r4, #20]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
   10d94:	8b21      	ldrh	r1, [r4, #24]
	if (res < 0) {
   10d96:	2f00      	cmp	r7, #0
   10d98:	da15      	bge.n	10dc6 <process_event+0x7a>
		*clients = mgr->clients;
   10d9a:	6825      	ldr	r5, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
   10d9c:	f021 0107 	bic.w	r1, r1, #7
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
	list->tail = NULL;
   10da0:	e9c4 8800 	strd	r8, r8, [r4]
   10da4:	f041 0101 	orr.w	r1, r1, #1
	mgr->flags = (state & ONOFF_STATE_MASK)
   10da8:	8321      	strh	r1, [r4, #24]
		onoff_transition_fn transit = NULL;
   10daa:	2600      	movs	r6, #0
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
   10dac:	8b21      	ldrh	r1, [r4, #24]
   10dae:	f001 0a07 	and.w	sl, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
   10db2:	45ca      	cmp	sl, r9
   10db4:	d002      	beq.n	10dbc <process_event+0x70>
		if (do_monitors
   10db6:	68a3      	ldr	r3, [r4, #8]
   10db8:	2b00      	cmp	r3, #0
   10dba:	d15a      	bne.n	10e72 <process_event+0x126>
		    || !sys_slist_is_empty(&clients)
   10dbc:	b90d      	cbnz	r5, 10dc2 <process_event+0x76>
		    || (transit != NULL)) {
   10dbe:	2e00      	cmp	r6, #0
   10dc0:	d071      	beq.n	10ea6 <process_event+0x15a>
   10dc2:	2300      	movs	r3, #0
   10dc4:	e056      	b.n	10e74 <process_event+0x128>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
   10dc6:	f001 0307 	and.w	r3, r1, #7
		   || (state == ONOFF_STATE_RESETTING)) {
   10dca:	1f5a      	subs	r2, r3, #5
	} else if ((state == ONOFF_STATE_TO_ON)
   10dcc:	2a01      	cmp	r2, #1
   10dce:	d81e      	bhi.n	10e0e <process_event+0xc2>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
   10dd0:	f021 0107 	bic.w	r1, r1, #7
		if (state == ONOFF_STATE_TO_ON) {
   10dd4:	2b06      	cmp	r3, #6
		*clients = mgr->clients;
   10dd6:	6825      	ldr	r5, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
   10dd8:	b289      	uxth	r1, r1
   10dda:	e9c4 8800 	strd	r8, r8, [r4]
		if (state == ONOFF_STATE_TO_ON) {
   10dde:	d10a      	bne.n	10df6 <process_event+0xaa>
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
   10de0:	b13d      	cbz	r5, 10df2 <process_event+0xa6>
   10de2:	8b63      	ldrh	r3, [r4, #26]
   10de4:	462a      	mov	r2, r5

#define SYS_SLIST_STATIC_INIT(ptr_to_list) {NULL, NULL}

static inline sys_snode_t *z_snode_next_peek(sys_snode_t *node)
{
	return node->next;
   10de6:	6812      	ldr	r2, [r2, #0]
				mgr->refs += 1U;
   10de8:	3301      	adds	r3, #1
   10dea:	b29b      	uxth	r3, r3
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
   10dec:	2a00      	cmp	r2, #0
   10dee:	d1fa      	bne.n	10de6 <process_event+0x9a>
   10df0:	8363      	strh	r3, [r4, #26]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
   10df2:	f041 0102 	orr.w	r1, r1, #2
	mgr->flags = (state & ONOFF_STATE_MASK)
   10df6:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
   10df8:	4620      	mov	r0, r4
   10dfa:	f008 fbcb 	bl	19594 <process_recheck>
   10dfe:	4606      	mov	r6, r0
   10e00:	2800      	cmp	r0, #0
   10e02:	d0d3      	beq.n	10dac <process_event+0x60>
			mgr->flags |= ONOFF_FLAG_RECHECK;
   10e04:	8b23      	ldrh	r3, [r4, #24]
   10e06:	f043 0320 	orr.w	r3, r3, #32
   10e0a:	8323      	strh	r3, [r4, #24]
   10e0c:	e7cd      	b.n	10daa <process_event+0x5e>
	} else if (state == ONOFF_STATE_TO_OFF) {
   10e0e:	2b04      	cmp	r3, #4
   10e10:	d10c      	bne.n	10e2c <process_event+0xe0>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
   10e12:	f021 0107 	bic.w	r1, r1, #7
   10e16:	b289      	uxth	r1, r1
	mgr->flags = (state & ONOFF_STATE_MASK)
   10e18:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
   10e1a:	4620      	mov	r0, r4
   10e1c:	f008 fbba 	bl	19594 <process_recheck>
   10e20:	4605      	mov	r5, r0
   10e22:	2800      	cmp	r0, #0
   10e24:	d0c1      	beq.n	10daa <process_event+0x5e>
			mgr->flags |= ONOFF_FLAG_RECHECK;
   10e26:	f041 0120 	orr.w	r1, r1, #32
   10e2a:	8321      	strh	r1, [r4, #24]
   10e2c:	2500      	movs	r5, #0
   10e2e:	e7bc      	b.n	10daa <process_event+0x5e>
		} else if (evt == EVT_START) {
   10e30:	2803      	cmp	r0, #3
   10e32:	d109      	bne.n	10e48 <process_event+0xfc>
			transit = mgr->transitions->start;
   10e34:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
   10e36:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->start;
   10e3a:	6816      	ldr	r6, [r2, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
   10e3c:	f043 0306 	orr.w	r3, r3, #6
	mgr->flags = (state & ONOFF_STATE_MASK)
   10e40:	8323      	strh	r3, [r4, #24]
}
   10e42:	2500      	movs	r5, #0
		res = 0;
   10e44:	462f      	mov	r7, r5
   10e46:	e7b1      	b.n	10dac <process_event+0x60>
		} else if (evt == EVT_STOP) {
   10e48:	2804      	cmp	r0, #4
   10e4a:	d106      	bne.n	10e5a <process_event+0x10e>
			transit = mgr->transitions->stop;
   10e4c:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
   10e4e:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->stop;
   10e52:	6856      	ldr	r6, [r2, #4]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
   10e54:	f043 0304 	orr.w	r3, r3, #4
   10e58:	e7f2      	b.n	10e40 <process_event+0xf4>
		} else if (evt == EVT_RESET) {
   10e5a:	2805      	cmp	r0, #5
   10e5c:	d106      	bne.n	10e6c <process_event+0x120>
			transit = mgr->transitions->reset;
   10e5e:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
   10e60:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->reset;
   10e64:	6896      	ldr	r6, [r2, #8]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
   10e66:	f043 0305 	orr.w	r3, r3, #5
   10e6a:	e7e9      	b.n	10e40 <process_event+0xf4>
   10e6c:	2500      	movs	r5, #0
		onoff_transition_fn transit = NULL;
   10e6e:	462e      	mov	r6, r5
   10e70:	e7e8      	b.n	10e44 <process_event+0xf8>
				   && !sys_slist_is_empty(&mgr->monitors);
   10e72:	2301      	movs	r3, #1
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
   10e74:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
   10e78:	8321      	strh	r1, [r4, #24]
   10e7a:	f38b 8811 	msr	BASEPRI, fp
   10e7e:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
   10e82:	b9fb      	cbnz	r3, 10ec4 <process_event+0x178>
	while (!sys_slist_is_empty(list)) {
   10e84:	bb85      	cbnz	r5, 10ee8 <process_event+0x19c>
			if (transit != NULL) {
   10e86:	b116      	cbz	r6, 10e8e <process_event+0x142>
				transit(mgr, transition_complete);
   10e88:	491f      	ldr	r1, [pc, #124]	; (10f08 <process_event+0x1bc>)
   10e8a:	4620      	mov	r0, r4
   10e8c:	47b0      	blx	r6
	__asm__ volatile(
   10e8e:	f04f 0320 	mov.w	r3, #32
   10e92:	f3ef 8b11 	mrs	fp, BASEPRI
   10e96:	f383 8812 	msr	BASEPRI_MAX, r3
   10e9a:	f3bf 8f6f 	isb	sy
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
   10e9e:	8b23      	ldrh	r3, [r4, #24]
   10ea0:	f023 0308 	bic.w	r3, r3, #8
   10ea4:	8323      	strh	r3, [r4, #24]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
   10ea6:	8b23      	ldrh	r3, [r4, #24]
   10ea8:	06da      	lsls	r2, r3, #27
   10eaa:	d525      	bpl.n	10ef8 <process_event+0x1ac>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
   10eac:	f023 0310 	bic.w	r3, r3, #16
   10eb0:	8323      	strh	r3, [r4, #24]
			evt = EVT_COMPLETE;
   10eb2:	2101      	movs	r1, #1
		state = mgr->flags & ONOFF_STATE_MASK;
   10eb4:	f8b4 9018 	ldrh.w	r9, [r4, #24]
   10eb8:	f009 0907 	and.w	r9, r9, #7
	} while (evt != EVT_NOP);
   10ebc:	2900      	cmp	r1, #0
   10ebe:	f47f af5e 	bne.w	10d7e <process_event+0x32>
out:
   10ec2:	e754      	b.n	10d6e <process_event+0x22>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
   10ec4:	68a1      	ldr	r1, [r4, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
   10ec6:	2900      	cmp	r1, #0
   10ec8:	d0dc      	beq.n	10e84 <process_event+0x138>
	return node->next;
   10eca:	f8d1 9000 	ldr.w	r9, [r1]
		mon->callback(mgr, mon, state, res);
   10ece:	f8d1 b004 	ldr.w	fp, [r1, #4]
   10ed2:	463b      	mov	r3, r7
   10ed4:	4652      	mov	r2, sl
   10ed6:	4620      	mov	r0, r4
   10ed8:	47d8      	blx	fp
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
   10eda:	f1b9 0f00 	cmp.w	r9, #0
   10ede:	d0d1      	beq.n	10e84 <process_event+0x138>
   10ee0:	4649      	mov	r1, r9
   10ee2:	f8d9 9000 	ldr.w	r9, [r9]
   10ee6:	e7f2      	b.n	10ece <process_event+0x182>
   10ee8:	4629      	mov	r1, r5
		notify_one(mgr, cli, state, res);
   10eea:	463b      	mov	r3, r7
   10eec:	4652      	mov	r2, sl
   10eee:	4620      	mov	r0, r4
   10ef0:	682d      	ldr	r5, [r5, #0]
   10ef2:	f008 fb6b 	bl	195cc <notify_one>
   10ef6:	e7c5      	b.n	10e84 <process_event+0x138>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
   10ef8:	f013 0120 	ands.w	r1, r3, #32
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
   10efc:	bf1e      	ittt	ne
   10efe:	f023 0320 	bicne.w	r3, r3, #32
   10f02:	8323      	strhne	r3, [r4, #24]
			evt = EVT_RECHECK;
   10f04:	2102      	movne	r1, #2
   10f06:	e7d5      	b.n	10eb4 <process_event+0x168>
   10f08:	000195f9 	.word	0x000195f9

00010f0c <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
   10f0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10f10:	b091      	sub	sp, #68	; 0x44
   10f12:	468b      	mov	fp, r1
   10f14:	9002      	str	r0, [sp, #8]
   10f16:	4692      	mov	sl, r2
   10f18:	461c      	mov	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
   10f1a:	2500      	movs	r5, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
   10f1c:	f89a 0000 	ldrb.w	r0, [sl]
   10f20:	b908      	cbnz	r0, 10f26 <cbvprintf+0x1a>
			OUTC(' ');
			--width;
		}
	}

	return count;
   10f22:	4628      	mov	r0, r5
   10f24:	e35f      	b.n	115e6 <cbvprintf+0x6da>
		if (*fp != '%') {
   10f26:	2825      	cmp	r0, #37	; 0x25
			OUTC(*fp++);
   10f28:	f10a 0701 	add.w	r7, sl, #1
		if (*fp != '%') {
   10f2c:	d007      	beq.n	10f3e <cbvprintf+0x32>
			OUTC('%');
   10f2e:	9b02      	ldr	r3, [sp, #8]
   10f30:	4659      	mov	r1, fp
   10f32:	4798      	blx	r3
   10f34:	2800      	cmp	r0, #0
   10f36:	f2c0 8356 	blt.w	115e6 <cbvprintf+0x6da>
   10f3a:	3501      	adds	r5, #1
			break;
   10f3c:	e212      	b.n	11364 <cbvprintf+0x458>
		} state = {
   10f3e:	2218      	movs	r2, #24
   10f40:	2100      	movs	r1, #0
   10f42:	a80a      	add	r0, sp, #40	; 0x28
   10f44:	f009 f86e 	bl	1a024 <memset>
	if (*sp == '%') {
   10f48:	f89a 3001 	ldrb.w	r3, [sl, #1]
   10f4c:	2b25      	cmp	r3, #37	; 0x25
   10f4e:	d078      	beq.n	11042 <cbvprintf+0x136>
   10f50:	2200      	movs	r2, #0
   10f52:	4610      	mov	r0, r2
   10f54:	4696      	mov	lr, r2
   10f56:	4694      	mov	ip, r2
   10f58:	4616      	mov	r6, r2
   10f5a:	4639      	mov	r1, r7
		switch (*sp) {
   10f5c:	f817 3b01 	ldrb.w	r3, [r7], #1
   10f60:	2b2b      	cmp	r3, #43	; 0x2b
   10f62:	f000 809d 	beq.w	110a0 <cbvprintf+0x194>
   10f66:	f200 8094 	bhi.w	11092 <cbvprintf+0x186>
   10f6a:	2b20      	cmp	r3, #32
   10f6c:	f000 809b 	beq.w	110a6 <cbvprintf+0x19a>
   10f70:	2b23      	cmp	r3, #35	; 0x23
   10f72:	f000 809b 	beq.w	110ac <cbvprintf+0x1a0>
   10f76:	b12e      	cbz	r6, 10f84 <cbvprintf+0x78>
   10f78:	f89d 6030 	ldrb.w	r6, [sp, #48]	; 0x30
   10f7c:	f046 0604 	orr.w	r6, r6, #4
   10f80:	f88d 6030 	strb.w	r6, [sp, #48]	; 0x30
   10f84:	f1bc 0f00 	cmp.w	ip, #0
   10f88:	d005      	beq.n	10f96 <cbvprintf+0x8a>
   10f8a:	f89d 6030 	ldrb.w	r6, [sp, #48]	; 0x30
   10f8e:	f046 0608 	orr.w	r6, r6, #8
   10f92:	f88d 6030 	strb.w	r6, [sp, #48]	; 0x30
   10f96:	f1be 0f00 	cmp.w	lr, #0
   10f9a:	d005      	beq.n	10fa8 <cbvprintf+0x9c>
   10f9c:	f89d 6030 	ldrb.w	r6, [sp, #48]	; 0x30
   10fa0:	f046 0610 	orr.w	r6, r6, #16
   10fa4:	f88d 6030 	strb.w	r6, [sp, #48]	; 0x30
   10fa8:	b128      	cbz	r0, 10fb6 <cbvprintf+0xaa>
   10faa:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
   10fae:	f040 0020 	orr.w	r0, r0, #32
   10fb2:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
   10fb6:	b12a      	cbz	r2, 10fc4 <cbvprintf+0xb8>
   10fb8:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
   10fbc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   10fc0:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (conv->flag_zero && conv->flag_dash) {
   10fc4:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
   10fc8:	f002 0044 	and.w	r0, r2, #68	; 0x44
   10fcc:	2844      	cmp	r0, #68	; 0x44
   10fce:	d103      	bne.n	10fd8 <cbvprintf+0xcc>
		conv->flag_zero = false;
   10fd0:	f36f 1286 	bfc	r2, #6, #1
   10fd4:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	conv->width_present = true;
   10fd8:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
   10fdc:	2b2a      	cmp	r3, #42	; 0x2a
	conv->width_present = true;
   10fde:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   10fe2:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
   10fe6:	d17b      	bne.n	110e0 <cbvprintf+0x1d4>
		conv->width_star = true;
   10fe8:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
   10fec:	f042 0201 	orr.w	r2, r2, #1
			++sp;
   10ff0:	1c4b      	adds	r3, r1, #1
		conv->width_star = true;
   10ff2:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	conv->prec_present = (*sp == '.');
   10ff6:	781a      	ldrb	r2, [r3, #0]
   10ff8:	2a2e      	cmp	r2, #46	; 0x2e
   10ffa:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
   10ffe:	bf0c      	ite	eq
   11000:	2101      	moveq	r1, #1
   11002:	2100      	movne	r1, #0
   11004:	f361 0241 	bfi	r2, r1, #1, #1
   11008:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	if (!conv->prec_present) {
   1100c:	d174      	bne.n	110f8 <cbvprintf+0x1ec>
	if (*sp == '*') {
   1100e:	785a      	ldrb	r2, [r3, #1]
   11010:	2a2a      	cmp	r2, #42	; 0x2a
   11012:	d06a      	beq.n	110ea <cbvprintf+0x1de>
	++sp;
   11014:	3301      	adds	r3, #1
	size_t val = 0;
   11016:	2100      	movs	r1, #0
		val = 10U * val + *sp++ - '0';
   11018:	260a      	movs	r6, #10
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
   1101a:	4618      	mov	r0, r3
   1101c:	f810 2b01 	ldrb.w	r2, [r0], #1
   11020:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
   11024:	2f09      	cmp	r7, #9
   11026:	f240 808e 	bls.w	11146 <cbvprintf+0x23a>
	conv->unsupported |= ((conv->prec_value < 0)
   1102a:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	conv->prec_value = prec;
   1102e:	910e      	str	r1, [sp, #56]	; 0x38
	conv->unsupported |= ((conv->prec_value < 0)
   11030:	f3c2 0040 	ubfx	r0, r2, #1, #1
   11034:	ea40 71d1 	orr.w	r1, r0, r1, lsr #31
   11038:	f361 0241 	bfi	r2, r1, #1, #1
   1103c:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
   11040:	e05a      	b.n	110f8 <cbvprintf+0x1ec>
		conv->specifier = *sp++;
   11042:	f10a 0702 	add.w	r7, sl, #2
   11046:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
		if (conv->width_star) {
   1104a:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
   1104e:	07d9      	lsls	r1, r3, #31
   11050:	f140 8149 	bpl.w	112e6 <cbvprintf+0x3da>
			width = va_arg(ap, int);
   11054:	f854 9b04 	ldr.w	r9, [r4], #4
			if (width < 0) {
   11058:	f1b9 0f00 	cmp.w	r9, #0
   1105c:	da07      	bge.n	1106e <cbvprintf+0x162>
				conv->flag_dash = true;
   1105e:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
   11062:	f042 0204 	orr.w	r2, r2, #4
   11066:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				width = -width;
   1106a:	f1c9 0900 	rsb	r9, r9, #0
		if (conv->prec_star) {
   1106e:	075a      	lsls	r2, r3, #29
   11070:	f140 8142 	bpl.w	112f8 <cbvprintf+0x3ec>
			int arg = va_arg(ap, int);
   11074:	f854 8b04 	ldr.w	r8, [r4], #4
			if (arg < 0) {
   11078:	f1b8 0f00 	cmp.w	r8, #0
   1107c:	f280 8141 	bge.w	11302 <cbvprintf+0x3f6>
				conv->prec_present = false;
   11080:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
   11084:	f36f 0341 	bfc	r3, #1, #1
   11088:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		int precision = -1;
   1108c:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
   11090:	e137      	b.n	11302 <cbvprintf+0x3f6>
		switch (*sp) {
   11092:	2b2d      	cmp	r3, #45	; 0x2d
   11094:	d00c      	beq.n	110b0 <cbvprintf+0x1a4>
   11096:	2b30      	cmp	r3, #48	; 0x30
   11098:	f47f af6d 	bne.w	10f76 <cbvprintf+0x6a>
			conv->flag_zero = true;
   1109c:	2201      	movs	r2, #1
	} while (loop);
   1109e:	e75c      	b.n	10f5a <cbvprintf+0x4e>
			conv->flag_plus = true;
   110a0:	f04f 0c01 	mov.w	ip, #1
   110a4:	e759      	b.n	10f5a <cbvprintf+0x4e>
			conv->flag_space = true;
   110a6:	f04f 0e01 	mov.w	lr, #1
   110aa:	e756      	b.n	10f5a <cbvprintf+0x4e>
			conv->flag_hash = true;
   110ac:	2001      	movs	r0, #1
   110ae:	e754      	b.n	10f5a <cbvprintf+0x4e>
		switch (*sp) {
   110b0:	2601      	movs	r6, #1
   110b2:	e752      	b.n	10f5a <cbvprintf+0x4e>
		val = 10U * val + *sp++ - '0';
   110b4:	fb0c 0202 	mla	r2, ip, r2, r0
   110b8:	3a30      	subs	r2, #48	; 0x30
   110ba:	4633      	mov	r3, r6
   110bc:	461e      	mov	r6, r3
   110be:	f816 0b01 	ldrb.w	r0, [r6], #1
   110c2:	f1a0 0730 	sub.w	r7, r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
   110c6:	2f09      	cmp	r7, #9
   110c8:	d9f4      	bls.n	110b4 <cbvprintf+0x1a8>
	if (sp != wp) {
   110ca:	4299      	cmp	r1, r3
   110cc:	d093      	beq.n	10ff6 <cbvprintf+0xea>
		conv->unsupported |= ((conv->width_value < 0)
   110ce:	f89d 1030 	ldrb.w	r1, [sp, #48]	; 0x30
		conv->width_value = width;
   110d2:	920d      	str	r2, [sp, #52]	; 0x34
				      || (width != (size_t)conv->width_value));
   110d4:	0fd2      	lsrs	r2, r2, #31
		conv->unsupported |= ((conv->width_value < 0)
   110d6:	f362 0141 	bfi	r1, r2, #1, #1
   110da:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
   110de:	e78a      	b.n	10ff6 <cbvprintf+0xea>
   110e0:	460b      	mov	r3, r1
	size_t val = 0;
   110e2:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
   110e4:	f04f 0c0a 	mov.w	ip, #10
   110e8:	e7e8      	b.n	110bc <cbvprintf+0x1b0>
		conv->prec_star = true;
   110ea:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
   110ee:	f042 0204 	orr.w	r2, r2, #4
   110f2:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
		return ++sp;
   110f6:	3302      	adds	r3, #2
	switch (*sp) {
   110f8:	461f      	mov	r7, r3
   110fa:	f817 2b01 	ldrb.w	r2, [r7], #1
   110fe:	2a6c      	cmp	r2, #108	; 0x6c
   11100:	d041      	beq.n	11186 <cbvprintf+0x27a>
   11102:	d825      	bhi.n	11150 <cbvprintf+0x244>
   11104:	2a68      	cmp	r2, #104	; 0x68
   11106:	d02b      	beq.n	11160 <cbvprintf+0x254>
   11108:	2a6a      	cmp	r2, #106	; 0x6a
   1110a:	d046      	beq.n	1119a <cbvprintf+0x28e>
   1110c:	2a4c      	cmp	r2, #76	; 0x4c
   1110e:	d04c      	beq.n	111aa <cbvprintf+0x29e>
   11110:	461f      	mov	r7, r3
	conv->specifier = *sp++;
   11112:	f817 2b01 	ldrb.w	r2, [r7], #1
		if (conv->length_mod == LENGTH_UPPER_L) {
   11116:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
	conv->specifier = *sp++;
   1111a:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
	switch (conv->specifier) {
   1111e:	2a78      	cmp	r2, #120	; 0x78
   11120:	f200 80d9 	bhi.w	112d6 <cbvprintf+0x3ca>
   11124:	2a57      	cmp	r2, #87	; 0x57
   11126:	d84d      	bhi.n	111c4 <cbvprintf+0x2b8>
   11128:	2a41      	cmp	r2, #65	; 0x41
   1112a:	d003      	beq.n	11134 <cbvprintf+0x228>
   1112c:	3a45      	subs	r2, #69	; 0x45
   1112e:	2a02      	cmp	r2, #2
   11130:	f200 80d1 	bhi.w	112d6 <cbvprintf+0x3ca>
		conv->specifier_cat = SPECIFIER_FP;
   11134:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
   11138:	2204      	movs	r2, #4
   1113a:	f362 0302 	bfi	r3, r2, #0, #3
   1113e:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
			unsupported = true;
   11142:	2301      	movs	r3, #1
			break;
   11144:	e09e      	b.n	11284 <cbvprintf+0x378>
		val = 10U * val + *sp++ - '0';
   11146:	fb06 2101 	mla	r1, r6, r1, r2
   1114a:	3930      	subs	r1, #48	; 0x30
   1114c:	4603      	mov	r3, r0
   1114e:	e764      	b.n	1101a <cbvprintf+0x10e>
	switch (*sp) {
   11150:	2a74      	cmp	r2, #116	; 0x74
   11152:	d026      	beq.n	111a2 <cbvprintf+0x296>
   11154:	2a7a      	cmp	r2, #122	; 0x7a
   11156:	d1db      	bne.n	11110 <cbvprintf+0x204>
		conv->length_mod = LENGTH_Z;
   11158:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
   1115c:	2206      	movs	r2, #6
   1115e:	e00d      	b.n	1117c <cbvprintf+0x270>
		if (*++sp == 'h') {
   11160:	785a      	ldrb	r2, [r3, #1]
   11162:	2a68      	cmp	r2, #104	; 0x68
   11164:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
   11168:	d106      	bne.n	11178 <cbvprintf+0x26c>
			conv->length_mod = LENGTH_HH;
   1116a:	2101      	movs	r1, #1
			conv->length_mod = LENGTH_LL;
   1116c:	f361 02c6 	bfi	r2, r1, #3, #4
   11170:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
			++sp;
   11174:	1c9f      	adds	r7, r3, #2
   11176:	e7cc      	b.n	11112 <cbvprintf+0x206>
			conv->length_mod = LENGTH_H;
   11178:	4613      	mov	r3, r2
   1117a:	2202      	movs	r2, #2
		conv->length_mod = LENGTH_T;
   1117c:	f362 03c6 	bfi	r3, r2, #3, #4
   11180:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		break;
   11184:	e7c5      	b.n	11112 <cbvprintf+0x206>
		if (*++sp == 'l') {
   11186:	785a      	ldrb	r2, [r3, #1]
   11188:	2a6c      	cmp	r2, #108	; 0x6c
   1118a:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
   1118e:	d101      	bne.n	11194 <cbvprintf+0x288>
			conv->length_mod = LENGTH_LL;
   11190:	2104      	movs	r1, #4
   11192:	e7eb      	b.n	1116c <cbvprintf+0x260>
			conv->length_mod = LENGTH_L;
   11194:	4613      	mov	r3, r2
   11196:	2203      	movs	r2, #3
   11198:	e7f0      	b.n	1117c <cbvprintf+0x270>
		conv->length_mod = LENGTH_J;
   1119a:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
   1119e:	2205      	movs	r2, #5
   111a0:	e7ec      	b.n	1117c <cbvprintf+0x270>
		conv->length_mod = LENGTH_T;
   111a2:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
   111a6:	2207      	movs	r2, #7
   111a8:	e7e8      	b.n	1117c <cbvprintf+0x270>
		conv->unsupported = true;
   111aa:	f8bd 3030 	ldrh.w	r3, [sp, #48]	; 0x30
   111ae:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
   111b2:	f023 0302 	bic.w	r3, r3, #2
   111b6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
   111ba:	f043 0302 	orr.w	r3, r3, #2
   111be:	f8ad 3030 	strh.w	r3, [sp, #48]	; 0x30
		break;
   111c2:	e7a6      	b.n	11112 <cbvprintf+0x206>
	switch (conv->specifier) {
   111c4:	f1a2 0158 	sub.w	r1, r2, #88	; 0x58
   111c8:	2920      	cmp	r1, #32
   111ca:	f200 8084 	bhi.w	112d6 <cbvprintf+0x3ca>
   111ce:	a001      	add	r0, pc, #4	; (adr r0, 111d4 <cbvprintf+0x2c8>)
   111d0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
   111d4:	00011299 	.word	0x00011299
   111d8:	000112d7 	.word	0x000112d7
   111dc:	000112d7 	.word	0x000112d7
   111e0:	000112d7 	.word	0x000112d7
   111e4:	000112d7 	.word	0x000112d7
   111e8:	000112d7 	.word	0x000112d7
   111ec:	000112d7 	.word	0x000112d7
   111f0:	000112d7 	.word	0x000112d7
   111f4:	000112d7 	.word	0x000112d7
   111f8:	00011135 	.word	0x00011135
   111fc:	000112d7 	.word	0x000112d7
   11200:	00011299 	.word	0x00011299
   11204:	00011259 	.word	0x00011259
   11208:	00011135 	.word	0x00011135
   1120c:	00011135 	.word	0x00011135
   11210:	00011135 	.word	0x00011135
   11214:	000112d7 	.word	0x000112d7
   11218:	00011259 	.word	0x00011259
   1121c:	000112d7 	.word	0x000112d7
   11220:	000112d7 	.word	0x000112d7
   11224:	000112d7 	.word	0x000112d7
   11228:	000112d7 	.word	0x000112d7
   1122c:	000112a1 	.word	0x000112a1
   11230:	00011299 	.word	0x00011299
   11234:	000112bd 	.word	0x000112bd
   11238:	000112d7 	.word	0x000112d7
   1123c:	000112d7 	.word	0x000112d7
   11240:	000112bd 	.word	0x000112bd
   11244:	000112d7 	.word	0x000112d7
   11248:	00011299 	.word	0x00011299
   1124c:	000112d7 	.word	0x000112d7
   11250:	000112d7 	.word	0x000112d7
   11254:	00011299 	.word	0x00011299
		conv->specifier_cat = SPECIFIER_SINT;
   11258:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
   1125c:	2001      	movs	r0, #1
		if (conv->length_mod == LENGTH_UPPER_L) {
   1125e:	f003 0378 	and.w	r3, r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_UINT;
   11262:	f360 0102 	bfi	r1, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
   11266:	2b40      	cmp	r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_UINT;
   11268:	f88d 1032 	strb.w	r1, [sp, #50]	; 0x32
			conv->invalid = true;
   1126c:	bf02      	ittt	eq
   1126e:	f89d 1030 	ldrbeq.w	r1, [sp, #48]	; 0x30
   11272:	f041 0101 	orreq.w	r1, r1, #1
   11276:	f88d 1030 	strbeq.w	r1, [sp, #48]	; 0x30
		if (conv->specifier == 'c') {
   1127a:	2a63      	cmp	r2, #99	; 0x63
   1127c:	d131      	bne.n	112e2 <cbvprintf+0x3d6>
			unsupported = (conv->length_mod != LENGTH_NONE);
   1127e:	3b00      	subs	r3, #0
   11280:	bf18      	it	ne
   11282:	2301      	movne	r3, #1
	conv->unsupported |= unsupported;
   11284:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
   11288:	f3c2 0140 	ubfx	r1, r2, #1, #1
   1128c:	430b      	orrs	r3, r1
   1128e:	f363 0241 	bfi	r2, r3, #1, #1
   11292:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
   11296:	e6d8      	b.n	1104a <cbvprintf+0x13e>
		conv->specifier_cat = SPECIFIER_UINT;
   11298:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
   1129c:	2002      	movs	r0, #2
   1129e:	e7de      	b.n	1125e <cbvprintf+0x352>
		conv->specifier_cat = SPECIFIER_PTR;
   112a0:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
   112a4:	f003 0378 	and.w	r3, r3, #120	; 0x78
   112a8:	f1a3 0040 	sub.w	r0, r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_PTR;
   112ac:	2103      	movs	r1, #3
   112ae:	f361 0202 	bfi	r2, r1, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
   112b2:	4243      	negs	r3, r0
		conv->specifier_cat = SPECIFIER_PTR;
   112b4:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
   112b8:	4143      	adcs	r3, r0
   112ba:	e7e3      	b.n	11284 <cbvprintf+0x378>
		conv->specifier_cat = SPECIFIER_PTR;
   112bc:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
   112c0:	2103      	movs	r1, #3
		if (conv->length_mod != LENGTH_NONE) {
   112c2:	f013 0f78 	tst.w	r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_PTR;
   112c6:	f361 0202 	bfi	r2, r1, #0, #3
   112ca:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod != LENGTH_NONE) {
   112ce:	bf14      	ite	ne
   112d0:	2301      	movne	r3, #1
   112d2:	2300      	moveq	r3, #0
   112d4:	e7d6      	b.n	11284 <cbvprintf+0x378>
		conv->invalid = true;
   112d6:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
   112da:	f043 0301 	orr.w	r3, r3, #1
   112de:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
	bool unsupported = false;
   112e2:	2300      	movs	r3, #0
   112e4:	e7ce      	b.n	11284 <cbvprintf+0x378>
		} else if (conv->width_present) {
   112e6:	f99d 2030 	ldrsb.w	r2, [sp, #48]	; 0x30
   112ea:	2a00      	cmp	r2, #0
			width = conv->width_value;
   112ec:	bfb4      	ite	lt
   112ee:	f8dd 9034 	ldrlt.w	r9, [sp, #52]	; 0x34
		int width = -1;
   112f2:	f04f 39ff 	movge.w	r9, #4294967295	; 0xffffffff
   112f6:	e6ba      	b.n	1106e <cbvprintf+0x162>
		} else if (conv->prec_present) {
   112f8:	079b      	lsls	r3, r3, #30
   112fa:	f57f aec7 	bpl.w	1108c <cbvprintf+0x180>
			precision = conv->prec_value;
   112fe:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
			= (enum length_mod_enum)conv->length_mod;
   11302:	f89d 1031 	ldrb.w	r1, [sp, #49]	; 0x31
		conv->pad0_value = 0;
   11306:	2300      	movs	r3, #0
		conv->pad0_pre_exp = 0;
   11308:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
			= (enum specifier_cat_enum)conv->specifier_cat;
   1130c:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
		enum specifier_cat_enum specifier_cat
   11310:	f003 0307 	and.w	r3, r3, #7
		if (specifier_cat == SPECIFIER_SINT) {
   11314:	2b01      	cmp	r3, #1
			= (enum length_mod_enum)conv->length_mod;
   11316:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		if (specifier_cat == SPECIFIER_SINT) {
   1131a:	d138      	bne.n	1138e <cbvprintf+0x482>
			switch (length_mod) {
   1131c:	1ecb      	subs	r3, r1, #3
   1131e:	2b04      	cmp	r3, #4
   11320:	d822      	bhi.n	11368 <cbvprintf+0x45c>
   11322:	e8df f003 	tbb	[pc, r3]
   11326:	0903      	.short	0x0903
   11328:	2109      	.short	0x2109
   1132a:	21          	.byte	0x21
   1132b:	00          	.byte	0x00
					value->sint = va_arg(ap, long);
   1132c:	f854 3b04 	ldr.w	r3, [r4], #4
				value->sint = (short)value->sint;
   11330:	17da      	asrs	r2, r3, #31
   11332:	e9cd 320a 	strd	r3, r2, [sp, #40]	; 0x28
   11336:	e006      	b.n	11346 <cbvprintf+0x43a>
					(sint_value_type)va_arg(ap, intmax_t);
   11338:	3407      	adds	r4, #7
   1133a:	f024 0407 	bic.w	r4, r4, #7
				value->sint =
   1133e:	e8f4 2302 	ldrd	r2, r3, [r4], #8
   11342:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
		if (conv->invalid || conv->unsupported) {
   11346:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
   1134a:	f013 0603 	ands.w	r6, r3, #3
   1134e:	d056      	beq.n	113fe <cbvprintf+0x4f2>
			OUTS(sp, fp);
   11350:	9802      	ldr	r0, [sp, #8]
   11352:	463b      	mov	r3, r7
   11354:	4652      	mov	r2, sl
   11356:	4659      	mov	r1, fp
   11358:	f008 fc4a 	bl	19bf0 <outs>
   1135c:	2800      	cmp	r0, #0
   1135e:	f2c0 8142 	blt.w	115e6 <cbvprintf+0x6da>
   11362:	4405      	add	r5, r0
			continue;
   11364:	46ba      	mov	sl, r7
   11366:	e5d9      	b.n	10f1c <cbvprintf+0x10>
					(sint_value_type)va_arg(ap, ptrdiff_t);
   11368:	f854 3b04 	ldr.w	r3, [r4], #4
			if (length_mod == LENGTH_HH) {
   1136c:	2901      	cmp	r1, #1
					(sint_value_type)va_arg(ap, ptrdiff_t);
   1136e:	ea4f 72e3 	mov.w	r2, r3, asr #31
   11372:	e9cd 320a 	strd	r3, r2, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
   11376:	d105      	bne.n	11384 <cbvprintf+0x478>
				value->uint = (unsigned char)value->uint;
   11378:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
				value->uint = (unsigned short)value->uint;
   1137c:	930a      	str	r3, [sp, #40]	; 0x28
   1137e:	2300      	movs	r3, #0
   11380:	930b      	str	r3, [sp, #44]	; 0x2c
   11382:	e7e0      	b.n	11346 <cbvprintf+0x43a>
			} else if (length_mod == LENGTH_H) {
   11384:	2902      	cmp	r1, #2
   11386:	d1de      	bne.n	11346 <cbvprintf+0x43a>
				value->sint = (short)value->sint;
   11388:	f9bd 3028 	ldrsh.w	r3, [sp, #40]	; 0x28
   1138c:	e7d0      	b.n	11330 <cbvprintf+0x424>
		} else if (specifier_cat == SPECIFIER_UINT) {
   1138e:	2b02      	cmp	r3, #2
   11390:	d123      	bne.n	113da <cbvprintf+0x4ce>
			switch (length_mod) {
   11392:	1ecb      	subs	r3, r1, #3
   11394:	2b04      	cmp	r3, #4
   11396:	d813      	bhi.n	113c0 <cbvprintf+0x4b4>
   11398:	e8df f003 	tbb	[pc, r3]
   1139c:	120a0a03 	.word	0x120a0a03
   113a0:	12          	.byte	0x12
   113a1:	00          	.byte	0x00
					value->uint = (wchar_t)va_arg(ap,
   113a2:	6822      	ldr	r2, [r4, #0]
   113a4:	920a      	str	r2, [sp, #40]	; 0x28
   113a6:	2300      	movs	r3, #0
				value->sint = va_arg(ap, int);
   113a8:	1d20      	adds	r0, r4, #4
					value->uint = (wchar_t)va_arg(ap,
   113aa:	930b      	str	r3, [sp, #44]	; 0x2c
					(uint_value_type)va_arg(ap, size_t);
   113ac:	4604      	mov	r4, r0
   113ae:	e7ca      	b.n	11346 <cbvprintf+0x43a>
					(uint_value_type)va_arg(ap,
   113b0:	1de0      	adds	r0, r4, #7
   113b2:	f020 0007 	bic.w	r0, r0, #7
				value->uint =
   113b6:	e8f0 2302 	ldrd	r2, r3, [r0], #8
   113ba:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
				break;
   113be:	e7f5      	b.n	113ac <cbvprintf+0x4a0>
					(uint_value_type)va_arg(ap, size_t);
   113c0:	f854 3b04 	ldr.w	r3, [r4], #4
   113c4:	930a      	str	r3, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
   113c6:	2901      	cmp	r1, #1
					(uint_value_type)va_arg(ap, size_t);
   113c8:	f04f 0300 	mov.w	r3, #0
   113cc:	930b      	str	r3, [sp, #44]	; 0x2c
			if (length_mod == LENGTH_HH) {
   113ce:	d0d3      	beq.n	11378 <cbvprintf+0x46c>
			} else if (length_mod == LENGTH_H) {
   113d0:	2902      	cmp	r1, #2
   113d2:	d1b8      	bne.n	11346 <cbvprintf+0x43a>
				value->uint = (unsigned short)value->uint;
   113d4:	f8bd 3028 	ldrh.w	r3, [sp, #40]	; 0x28
   113d8:	e7d0      	b.n	1137c <cbvprintf+0x470>
		} else if (specifier_cat == SPECIFIER_FP) {
   113da:	2b04      	cmp	r3, #4
   113dc:	d109      	bne.n	113f2 <cbvprintf+0x4e6>
					(sint_value_type)va_arg(ap, long long);
   113de:	1de3      	adds	r3, r4, #7
   113e0:	f023 0307 	bic.w	r3, r3, #7
   113e4:	f103 0408 	add.w	r4, r3, #8
				value->ldbl = va_arg(ap, long double);
   113e8:	e9d3 2300 	ldrd	r2, r3, [r3]
   113ec:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
   113f0:	e7a9      	b.n	11346 <cbvprintf+0x43a>
		} else if (specifier_cat == SPECIFIER_PTR) {
   113f2:	2b03      	cmp	r3, #3
			value->ptr = va_arg(ap, void *);
   113f4:	bf04      	itt	eq
   113f6:	f854 3b04 	ldreq.w	r3, [r4], #4
   113fa:	930a      	streq	r3, [sp, #40]	; 0x28
   113fc:	e7a3      	b.n	11346 <cbvprintf+0x43a>
		switch (conv->specifier) {
   113fe:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
   11402:	2878      	cmp	r0, #120	; 0x78
   11404:	d8ae      	bhi.n	11364 <cbvprintf+0x458>
   11406:	2862      	cmp	r0, #98	; 0x62
   11408:	d822      	bhi.n	11450 <cbvprintf+0x544>
   1140a:	2825      	cmp	r0, #37	; 0x25
   1140c:	f43f ad8f 	beq.w	10f2e <cbvprintf+0x22>
   11410:	2858      	cmp	r0, #88	; 0x58
   11412:	d1a7      	bne.n	11364 <cbvprintf+0x458>
			bps = encode_uint(value->uint, conv, buf, bpe);
   11414:	f10d 0326 	add.w	r3, sp, #38	; 0x26
   11418:	9300      	str	r3, [sp, #0]
   1141a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
   1141e:	ab04      	add	r3, sp, #16
   11420:	aa0c      	add	r2, sp, #48	; 0x30
   11422:	f008 fb9f 	bl	19b64 <encode_uint>
   11426:	4682      	mov	sl, r0
			if (precision >= 0) {
   11428:	f1b8 0f00 	cmp.w	r8, #0
   1142c:	f10d 0026 	add.w	r0, sp, #38	; 0x26
   11430:	db0c      	blt.n	1144c <cbvprintf+0x540>
				conv->flag_zero = false;
   11432:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
				size_t len = bpe - bps;
   11436:	eba0 030a 	sub.w	r3, r0, sl
				conv->flag_zero = false;
   1143a:	f36f 1286 	bfc	r2, #6, #1
				if (len < (size_t)precision) {
   1143e:	4598      	cmp	r8, r3
				conv->flag_zero = false;
   11440:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				if (len < (size_t)precision) {
   11444:	d902      	bls.n	1144c <cbvprintf+0x540>
					conv->pad0_value = precision - (int)len;
   11446:	eba8 0303 	sub.w	r3, r8, r3
   1144a:	930d      	str	r3, [sp, #52]	; 0x34
		const char *bpe = buf + sizeof(buf);
   1144c:	4680      	mov	r8, r0
   1144e:	e03d      	b.n	114cc <cbvprintf+0x5c0>
		switch (conv->specifier) {
   11450:	3863      	subs	r0, #99	; 0x63
   11452:	2815      	cmp	r0, #21
   11454:	d886      	bhi.n	11364 <cbvprintf+0x458>
   11456:	a201      	add	r2, pc, #4	; (adr r2, 1145c <cbvprintf+0x550>)
   11458:	f852 f020 	ldr.w	pc, [r2, r0, lsl #2]
   1145c:	000114dd 	.word	0x000114dd
   11460:	00011541 	.word	0x00011541
   11464:	00011365 	.word	0x00011365
   11468:	00011365 	.word	0x00011365
   1146c:	00011365 	.word	0x00011365
   11470:	00011365 	.word	0x00011365
   11474:	00011541 	.word	0x00011541
   11478:	00011365 	.word	0x00011365
   1147c:	00011365 	.word	0x00011365
   11480:	00011365 	.word	0x00011365
   11484:	00011365 	.word	0x00011365
   11488:	0001159b 	.word	0x0001159b
   1148c:	00011569 	.word	0x00011569
   11490:	0001156d 	.word	0x0001156d
   11494:	00011365 	.word	0x00011365
   11498:	00011365 	.word	0x00011365
   1149c:	000114b5 	.word	0x000114b5
   114a0:	00011365 	.word	0x00011365
   114a4:	00011569 	.word	0x00011569
   114a8:	00011365 	.word	0x00011365
   114ac:	00011365 	.word	0x00011365
   114b0:	00011569 	.word	0x00011569
			if (precision >= 0) {
   114b4:	f1b8 0f00 	cmp.w	r8, #0
			bps = (const char *)value->ptr;
   114b8:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
			if (precision >= 0) {
   114bc:	db0a      	blt.n	114d4 <cbvprintf+0x5c8>
				len = strnlen(bps, precision);
   114be:	4641      	mov	r1, r8
   114c0:	4650      	mov	r0, sl
   114c2:	f008 fd8f 	bl	19fe4 <strnlen>
			bpe = bps + len;
   114c6:	eb0a 0800 	add.w	r8, sl, r0
		char sign = 0;
   114ca:	2600      	movs	r6, #0
		if (bps == NULL) {
   114cc:	f1ba 0f00 	cmp.w	sl, #0
   114d0:	d10c      	bne.n	114ec <cbvprintf+0x5e0>
   114d2:	e747      	b.n	11364 <cbvprintf+0x458>
				len = strlen(bps);
   114d4:	4650      	mov	r0, sl
   114d6:	f008 fd7e 	bl	19fd6 <strlen>
   114da:	e7f4      	b.n	114c6 <cbvprintf+0x5ba>
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
   114dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   114de:	f88d 3010 	strb.w	r3, [sp, #16]
			break;
   114e2:	2600      	movs	r6, #0
			bps = buf;
   114e4:	f10d 0a10 	add.w	sl, sp, #16
			bpe = buf + 1;
   114e8:	f10d 0811 	add.w	r8, sp, #17
		size_t nj_len = (bpe - bps);
   114ec:	eba8 030a 	sub.w	r3, r8, sl
		if (sign != 0) {
   114f0:	b106      	cbz	r6, 114f4 <cbvprintf+0x5e8>
			nj_len += 1U;
   114f2:	3301      	adds	r3, #1
		if (conv->altform_0c) {
   114f4:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
   114f8:	06d0      	lsls	r0, r2, #27
   114fa:	d568      	bpl.n	115ce <cbvprintf+0x6c2>
			nj_len += 2U;
   114fc:	3302      	adds	r3, #2
		if (conv->pad_fp) {
   114fe:	0652      	lsls	r2, r2, #25
		nj_len += conv->pad0_value;
   11500:	990d      	ldr	r1, [sp, #52]	; 0x34
			nj_len += conv->pad0_pre_exp;
   11502:	bf48      	it	mi
   11504:	9a0e      	ldrmi	r2, [sp, #56]	; 0x38
		nj_len += conv->pad0_value;
   11506:	440b      	add	r3, r1
			nj_len += conv->pad0_pre_exp;
   11508:	bf48      	it	mi
   1150a:	189b      	addmi	r3, r3, r2
		if (width > 0) {
   1150c:	f1b9 0f00 	cmp.w	r9, #0
   11510:	dd76      	ble.n	11600 <cbvprintf+0x6f4>
			if (!conv->flag_dash) {
   11512:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
			width -= (int)nj_len;
   11516:	eba9 0903 	sub.w	r9, r9, r3
			if (!conv->flag_dash) {
   1151a:	f3c2 0380 	ubfx	r3, r2, #2, #1
   1151e:	9303      	str	r3, [sp, #12]
   11520:	0753      	lsls	r3, r2, #29
   11522:	d46d      	bmi.n	11600 <cbvprintf+0x6f4>
				if (conv->flag_zero) {
   11524:	0650      	lsls	r0, r2, #25
   11526:	d561      	bpl.n	115ec <cbvprintf+0x6e0>
					if (sign != 0) {
   11528:	b146      	cbz	r6, 1153c <cbvprintf+0x630>
						OUTC(sign);
   1152a:	9b02      	ldr	r3, [sp, #8]
   1152c:	4659      	mov	r1, fp
   1152e:	4630      	mov	r0, r6
   11530:	4798      	blx	r3
   11532:	2800      	cmp	r0, #0
   11534:	db57      	blt.n	115e6 <cbvprintf+0x6da>
						sign = 0;
   11536:	9b03      	ldr	r3, [sp, #12]
						OUTC(sign);
   11538:	3501      	adds	r5, #1
						sign = 0;
   1153a:	461e      	mov	r6, r3
					pad = '0';
   1153c:	2330      	movs	r3, #48	; 0x30
   1153e:	e056      	b.n	115ee <cbvprintf+0x6e2>
			if (conv->flag_plus) {
   11540:	071e      	lsls	r6, r3, #28
   11542:	d40f      	bmi.n	11564 <cbvprintf+0x658>
				sign = ' ';
   11544:	f013 0610 	ands.w	r6, r3, #16
   11548:	bf18      	it	ne
   1154a:	2620      	movne	r6, #32
			sint = value->sint;
   1154c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
			if (sint < 0) {
   11550:	2b00      	cmp	r3, #0
   11552:	f6bf af5f 	bge.w	11414 <cbvprintf+0x508>
				value->uint = (uint_value_type)-sint;
   11556:	4252      	negs	r2, r2
   11558:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   1155c:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
				sign = '-';
   11560:	262d      	movs	r6, #45	; 0x2d
   11562:	e757      	b.n	11414 <cbvprintf+0x508>
				sign = '+';
   11564:	262b      	movs	r6, #43	; 0x2b
   11566:	e7f1      	b.n	1154c <cbvprintf+0x640>
		switch (conv->specifier) {
   11568:	2600      	movs	r6, #0
   1156a:	e753      	b.n	11414 <cbvprintf+0x508>
			if (value->ptr != NULL) {
   1156c:	980a      	ldr	r0, [sp, #40]	; 0x28
   1156e:	b340      	cbz	r0, 115c2 <cbvprintf+0x6b6>
				bps = encode_uint((uintptr_t)value->ptr, conv,
   11570:	f10d 0326 	add.w	r3, sp, #38	; 0x26
   11574:	9300      	str	r3, [sp, #0]
   11576:	aa0c      	add	r2, sp, #48	; 0x30
   11578:	ab04      	add	r3, sp, #16
   1157a:	2100      	movs	r1, #0
   1157c:	f008 faf2 	bl	19b64 <encode_uint>
				conv->altform_0c = true;
   11580:	f8bd 3032 	ldrh.w	r3, [sp, #50]	; 0x32
   11584:	f003 03ef 	and.w	r3, r3, #239	; 0xef
   11588:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
   1158c:	f043 0310 	orr.w	r3, r3, #16
				bps = encode_uint((uintptr_t)value->ptr, conv,
   11590:	4682      	mov	sl, r0
				conv->altform_0c = true;
   11592:	f8ad 3032 	strh.w	r3, [sp, #50]	; 0x32
		char sign = 0;
   11596:	2600      	movs	r6, #0
				goto prec_int_pad0;
   11598:	e746      	b.n	11428 <cbvprintf+0x51c>
				store_count(conv, value->ptr, count);
   1159a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
	switch ((enum length_mod_enum)conv->length_mod) {
   1159c:	2907      	cmp	r1, #7
   1159e:	f63f aee1 	bhi.w	11364 <cbvprintf+0x458>
   115a2:	e8df f001 	tbb	[pc, r1]
   115a6:	040c      	.short	0x040c
   115a8:	08080c06 	.word	0x08080c06
   115ac:	0c0c      	.short	0x0c0c
		*(signed char *)dp = (signed char)count;
   115ae:	701d      	strb	r5, [r3, #0]
		break;
   115b0:	e6d8      	b.n	11364 <cbvprintf+0x458>
		*(short *)dp = (short)count;
   115b2:	801d      	strh	r5, [r3, #0]
		break;
   115b4:	e6d6      	b.n	11364 <cbvprintf+0x458>
		*(intmax_t *)dp = (intmax_t)count;
   115b6:	17ea      	asrs	r2, r5, #31
   115b8:	e9c3 5200 	strd	r5, r2, [r3]
		break;
   115bc:	e6d2      	b.n	11364 <cbvprintf+0x458>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
   115be:	601d      	str	r5, [r3, #0]
		break;
   115c0:	e6d0      	b.n	11364 <cbvprintf+0x458>
			bps = "(nil)";
   115c2:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 1168c <cbvprintf+0x780>
   115c6:	4606      	mov	r6, r0
			bpe = bps + 5;
   115c8:	f10a 0805 	add.w	r8, sl, #5
   115cc:	e78e      	b.n	114ec <cbvprintf+0x5e0>
		} else if (conv->altform_0) {
   115ce:	0711      	lsls	r1, r2, #28
			nj_len += 1U;
   115d0:	bf48      	it	mi
   115d2:	3301      	addmi	r3, #1
   115d4:	e793      	b.n	114fe <cbvprintf+0x5f2>
					OUTC(pad);
   115d6:	4618      	mov	r0, r3
   115d8:	9303      	str	r3, [sp, #12]
   115da:	4659      	mov	r1, fp
   115dc:	9b02      	ldr	r3, [sp, #8]
   115de:	4798      	blx	r3
   115e0:	2800      	cmp	r0, #0
   115e2:	9b03      	ldr	r3, [sp, #12]
   115e4:	da04      	bge.n	115f0 <cbvprintf+0x6e4>
#undef OUTS
#undef OUTC
}
   115e6:	b011      	add	sp, #68	; 0x44
   115e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				char pad = ' ';
   115ec:	2320      	movs	r3, #32
   115ee:	444d      	add	r5, r9
   115f0:	464a      	mov	r2, r9
				while (width-- > 0) {
   115f2:	2a00      	cmp	r2, #0
   115f4:	eba5 0109 	sub.w	r1, r5, r9
   115f8:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
   115fc:	dceb      	bgt.n	115d6 <cbvprintf+0x6ca>
   115fe:	460d      	mov	r5, r1
		if (sign != 0) {
   11600:	b136      	cbz	r6, 11610 <cbvprintf+0x704>
			OUTC(sign);
   11602:	9b02      	ldr	r3, [sp, #8]
   11604:	4659      	mov	r1, fp
   11606:	4630      	mov	r0, r6
   11608:	4798      	blx	r3
   1160a:	2800      	cmp	r0, #0
   1160c:	dbeb      	blt.n	115e6 <cbvprintf+0x6da>
   1160e:	3501      	adds	r5, #1
			if (conv->altform_0c | conv->altform_0) {
   11610:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
   11614:	06d9      	lsls	r1, r3, #27
   11616:	d401      	bmi.n	1161c <cbvprintf+0x710>
   11618:	071a      	lsls	r2, r3, #28
   1161a:	d506      	bpl.n	1162a <cbvprintf+0x71e>
				OUTC('0');
   1161c:	9b02      	ldr	r3, [sp, #8]
   1161e:	4659      	mov	r1, fp
   11620:	2030      	movs	r0, #48	; 0x30
   11622:	4798      	blx	r3
   11624:	2800      	cmp	r0, #0
   11626:	dbde      	blt.n	115e6 <cbvprintf+0x6da>
   11628:	3501      	adds	r5, #1
			if (conv->altform_0c) {
   1162a:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
   1162e:	06db      	lsls	r3, r3, #27
   11630:	d507      	bpl.n	11642 <cbvprintf+0x736>
				OUTC(conv->specifier);
   11632:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
   11636:	9b02      	ldr	r3, [sp, #8]
   11638:	4659      	mov	r1, fp
   1163a:	4798      	blx	r3
   1163c:	2800      	cmp	r0, #0
   1163e:	dbd2      	blt.n	115e6 <cbvprintf+0x6da>
   11640:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
   11642:	9e0d      	ldr	r6, [sp, #52]	; 0x34
   11644:	442e      	add	r6, r5
   11646:	1b73      	subs	r3, r6, r5
   11648:	2b00      	cmp	r3, #0
   1164a:	dc16      	bgt.n	1167a <cbvprintf+0x76e>
			OUTS(bps, bpe);
   1164c:	9802      	ldr	r0, [sp, #8]
   1164e:	4643      	mov	r3, r8
   11650:	4652      	mov	r2, sl
   11652:	4659      	mov	r1, fp
   11654:	f008 facc 	bl	19bf0 <outs>
   11658:	2800      	cmp	r0, #0
   1165a:	dbc4      	blt.n	115e6 <cbvprintf+0x6da>
   1165c:	4405      	add	r5, r0
		while (width > 0) {
   1165e:	44a9      	add	r9, r5
   11660:	eba9 0305 	sub.w	r3, r9, r5
   11664:	2b00      	cmp	r3, #0
   11666:	f77f ae7d 	ble.w	11364 <cbvprintf+0x458>
			OUTC(' ');
   1166a:	9b02      	ldr	r3, [sp, #8]
   1166c:	4659      	mov	r1, fp
   1166e:	2020      	movs	r0, #32
   11670:	4798      	blx	r3
   11672:	2800      	cmp	r0, #0
   11674:	dbb7      	blt.n	115e6 <cbvprintf+0x6da>
   11676:	3501      	adds	r5, #1
			--width;
   11678:	e7f2      	b.n	11660 <cbvprintf+0x754>
				OUTC('0');
   1167a:	9b02      	ldr	r3, [sp, #8]
   1167c:	4659      	mov	r1, fp
   1167e:	2030      	movs	r0, #48	; 0x30
   11680:	4798      	blx	r3
   11682:	2800      	cmp	r0, #0
   11684:	dbaf      	blt.n	115e6 <cbvprintf+0x6da>
   11686:	3501      	adds	r5, #1
   11688:	e7dd      	b.n	11646 <cbvprintf+0x73a>
   1168a:	bf00      	nop
   1168c:	0001dbd2 	.word	0x0001dbd2

00011690 <class_handler>:
		if_descr = cfg_data->interface_descriptor;
		/*
		 * Wind forward until it is within the range
		 * of the current descriptor.
		 */
		if ((uint8_t *)if_descr < usb_dev.descriptors) {
   11690:	4b0c      	ldr	r3, [pc, #48]	; (116c4 <class_handler+0x34>)
{
   11692:	b4f0      	push	{r4, r5, r6, r7}
		if ((uint8_t *)if_descr < usb_dev.descriptors) {
   11694:	6a5f      	ldr	r7, [r3, #36]	; 0x24
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
   11696:	4e0c      	ldr	r6, [pc, #48]	; (116c8 <class_handler+0x38>)
   11698:	4b0c      	ldr	r3, [pc, #48]	; (116cc <class_handler+0x3c>)
   1169a:	42b3      	cmp	r3, r6
   1169c:	d303      	bcc.n	116a6 <class_handler+0x16>
			return iface->class_handler(pSetup, len, data);
		}
	}

	return -ENOTSUP;
}
   1169e:	f06f 0085 	mvn.w	r0, #133	; 0x85
   116a2:	bcf0      	pop	{r4, r5, r6, r7}
   116a4:	4770      	bx	lr
		if_descr = cfg_data->interface_descriptor;
   116a6:	685d      	ldr	r5, [r3, #4]
		if ((uint8_t *)if_descr < usb_dev.descriptors) {
   116a8:	42bd      	cmp	r5, r7
   116aa:	d309      	bcc.n	116c0 <class_handler+0x30>
		if (iface->class_handler &&
   116ac:	691c      	ldr	r4, [r3, #16]
   116ae:	b13c      	cbz	r4, 116c0 <class_handler+0x30>
		    if_descr->bInterfaceNumber == (pSetup->wIndex & 0xFF)) {
   116b0:	f895 c002 	ldrb.w	ip, [r5, #2]
   116b4:	7905      	ldrb	r5, [r0, #4]
		if (iface->class_handler &&
   116b6:	45ac      	cmp	ip, r5
   116b8:	d102      	bne.n	116c0 <class_handler+0x30>
			return iface->class_handler(pSetup, len, data);
   116ba:	4623      	mov	r3, r4
}
   116bc:	bcf0      	pop	{r4, r5, r6, r7}
			return iface->class_handler(pSetup, len, data);
   116be:	4718      	bx	r3
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
   116c0:	3324      	adds	r3, #36	; 0x24
   116c2:	e7ea      	b.n	1169a <class_handler+0xa>
   116c4:	20000a10 	.word	0x20000a10
   116c8:	200006ac 	.word	0x200006ac
   116cc:	20000688 	.word	0x20000688

000116d0 <custom_handler>:

static int custom_handler(struct usb_setup_packet *pSetup,
			  int32_t *len, uint8_t **data)
{
   116d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	struct usb_interface_cfg_data *iface;

	LOG_DBG("bRequest 0x%02x, wIndex 0x%04x",
		pSetup->bRequest, pSetup->wIndex);

	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
   116d4:	4c13      	ldr	r4, [pc, #76]	; (11724 <custom_handler+0x54>)
   116d6:	f8df 8050 	ldr.w	r8, [pc, #80]	; 11728 <custom_handler+0x58>
		if_descr = cfg_data->interface_descriptor;
		/*
		 * Wind forward until it is within the range
		 * of the current descriptor.
		 */
		if ((uint8_t *)if_descr < usb_dev.descriptors) {
   116da:	f8df 9050 	ldr.w	r9, [pc, #80]	; 1172c <custom_handler+0x5c>
{
   116de:	4605      	mov	r5, r0
   116e0:	460e      	mov	r6, r1
   116e2:	4617      	mov	r7, r2
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
   116e4:	4544      	cmp	r4, r8
   116e6:	d303      	bcc.n	116f0 <custom_handler+0x20>
			}
		}
	}

	return -ENOTSUP;
}
   116e8:	f06f 0085 	mvn.w	r0, #133	; 0x85
   116ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		if_descr = cfg_data->interface_descriptor;
   116f0:	6862      	ldr	r2, [r4, #4]
		if ((uint8_t *)if_descr < usb_dev.descriptors) {
   116f2:	f8d9 3024 	ldr.w	r3, [r9, #36]	; 0x24
   116f6:	429a      	cmp	r2, r3
   116f8:	d312      	bcc.n	11720 <custom_handler+0x50>
		if (iface->custom_handler == NULL) {
   116fa:	69a3      	ldr	r3, [r4, #24]
   116fc:	b183      	cbz	r3, 11720 <custom_handler+0x50>
		if (if_descr->bInterfaceNumber == (pSetup->wIndex & 0xFF)) {
   116fe:	7890      	ldrb	r0, [r2, #2]
   11700:	7929      	ldrb	r1, [r5, #4]
   11702:	4288      	cmp	r0, r1
   11704:	d105      	bne.n	11712 <custom_handler+0x42>
			return iface->custom_handler(pSetup, len, data);
   11706:	463a      	mov	r2, r7
   11708:	4631      	mov	r1, r6
   1170a:	4628      	mov	r0, r5
}
   1170c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
			return iface->custom_handler(pSetup, len, data);
   11710:	4718      	bx	r3
			if (if_descr->bInterfaceClass == USB_BCC_AUDIO) {
   11712:	7952      	ldrb	r2, [r2, #5]
   11714:	2a01      	cmp	r2, #1
   11716:	d103      	bne.n	11720 <custom_handler+0x50>
				(void)iface->custom_handler(pSetup, len, data);
   11718:	463a      	mov	r2, r7
   1171a:	4631      	mov	r1, r6
   1171c:	4628      	mov	r0, r5
   1171e:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
   11720:	3424      	adds	r4, #36	; 0x24
   11722:	e7df      	b.n	116e4 <custom_handler+0x14>
   11724:	20000688 	.word	0x20000688
   11728:	200006ac 	.word	0x200006ac
   1172c:	20000a10 	.word	0x20000a10

00011730 <vendor_handler>:

static int vendor_handler(struct usb_setup_packet *pSetup,
			  int32_t *len, uint8_t **data)
{
   11730:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		if (!usb_handle_os_desc_feature(pSetup, len, data)) {
			return 0;
		}
	}

	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
   11734:	4c0b      	ldr	r4, [pc, #44]	; (11764 <vendor_handler+0x34>)
   11736:	f8df 8030 	ldr.w	r8, [pc, #48]	; 11768 <vendor_handler+0x38>
{
   1173a:	4605      	mov	r5, r0
   1173c:	460e      	mov	r6, r1
   1173e:	4617      	mov	r7, r2
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
   11740:	4544      	cmp	r4, r8
   11742:	d302      	bcc.n	1174a <vendor_handler+0x1a>
				return 0;
			}
		}
	}

	return -ENOTSUP;
   11744:	f06f 0085 	mvn.w	r0, #133	; 0x85
   11748:	e009      	b.n	1175e <vendor_handler+0x2e>
		if (iface->vendor_handler) {
   1174a:	6963      	ldr	r3, [r4, #20]
   1174c:	b90b      	cbnz	r3, 11752 <vendor_handler+0x22>
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
   1174e:	3424      	adds	r4, #36	; 0x24
   11750:	e7f6      	b.n	11740 <vendor_handler+0x10>
			if (!iface->vendor_handler(pSetup, len, data)) {
   11752:	463a      	mov	r2, r7
   11754:	4631      	mov	r1, r6
   11756:	4628      	mov	r0, r5
   11758:	4798      	blx	r3
   1175a:	2800      	cmp	r0, #0
   1175c:	d1f7      	bne.n	1174e <vendor_handler+0x1e>
}
   1175e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   11762:	bf00      	nop
   11764:	20000688 	.word	0x20000688
   11768:	200006ac 	.word	0x200006ac

0001176c <set_endpoint>:
{
   1176c:	b507      	push	{r0, r1, r2, lr}
	ep_cfg.ep_addr = ep_desc->bEndpointAddress;
   1176e:	7883      	ldrb	r3, [r0, #2]
   11770:	f88d 3000 	strb.w	r3, [sp]
	ep_cfg.ep_mps = sys_le16_to_cpu(ep_desc->wMaxPacketSize);
   11774:	7903      	ldrb	r3, [r0, #4]
   11776:	7942      	ldrb	r2, [r0, #5]
   11778:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1177c:	f8ad 3002 	strh.w	r3, [sp, #2]
	ep_cfg.ep_type = ep_desc->bmAttributes & USB_EP_TRANSFER_TYPE_MASK;
   11780:	78c3      	ldrb	r3, [r0, #3]
	ret = usb_dc_ep_configure(&ep_cfg);
   11782:	4668      	mov	r0, sp
	ep_cfg.ep_type = ep_desc->bmAttributes & USB_EP_TRANSFER_TYPE_MASK;
   11784:	f003 0303 	and.w	r3, r3, #3
   11788:	f88d 3004 	strb.w	r3, [sp, #4]
	ret = usb_dc_ep_configure(&ep_cfg);
   1178c:	f002 f8ce 	bl	1392c <usb_dc_ep_configure>
	if (ret == -EALREADY) {
   11790:	f110 0f78 	cmn.w	r0, #120	; 0x78
   11794:	d004      	beq.n	117a0 <set_endpoint+0x34>
	} else if (ret) {
   11796:	b118      	cbz	r0, 117a0 <set_endpoint+0x34>
		return false;
   11798:	2000      	movs	r0, #0
}
   1179a:	b003      	add	sp, #12
   1179c:	f85d fb04 	ldr.w	pc, [sp], #4
	ret = usb_dc_ep_enable(ep_cfg.ep_addr);
   117a0:	f89d 0000 	ldrb.w	r0, [sp]
   117a4:	f002 f948 	bl	13a38 <usb_dc_ep_enable>
	if (ret == -EALREADY) {
   117a8:	f110 0f78 	cmn.w	r0, #120	; 0x78
   117ac:	d001      	beq.n	117b2 <set_endpoint+0x46>
	} else if (ret) {
   117ae:	2800      	cmp	r0, #0
   117b0:	d1f2      	bne.n	11798 <set_endpoint+0x2c>
	usb_dev.configured = true;
   117b2:	4b02      	ldr	r3, [pc, #8]	; (117bc <set_endpoint+0x50>)
   117b4:	2001      	movs	r0, #1
   117b6:	f883 00b9 	strb.w	r0, [r3, #185]	; 0xb9
	return true;
   117ba:	e7ee      	b.n	1179a <set_endpoint+0x2e>
   117bc:	20000a10 	.word	0x20000a10

000117c0 <usb_reset_alt_setting>:
	memset(usb_dev.alt_setting, 0, ARRAY_SIZE(usb_dev.alt_setting));
   117c0:	4802      	ldr	r0, [pc, #8]	; (117cc <usb_reset_alt_setting+0xc>)
   117c2:	2208      	movs	r2, #8
   117c4:	2100      	movs	r1, #0
   117c6:	f008 bc2d 	b.w	1a024 <memset>
   117ca:	bf00      	nop
   117cc:	20000acb 	.word	0x20000acb

000117d0 <is_ep_valid.part.0>:
static bool is_ep_valid(uint8_t ep)
   117d0:	b570      	push	{r4, r5, r6, lr}
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
   117d2:	4b0b      	ldr	r3, [pc, #44]	; (11800 <is_ep_valid.part.0+0x30>)
   117d4:	4c0b      	ldr	r4, [pc, #44]	; (11804 <is_ep_valid.part.0+0x34>)
   117d6:	42a3      	cmp	r3, r4
   117d8:	d301      	bcc.n	117de <is_ep_valid.part.0+0xe>
	return false;
   117da:	2000      	movs	r0, #0
}
   117dc:	bd70      	pop	{r4, r5, r6, pc}
		ep_data = cfg_data->endpoint;
   117de:	6a19      	ldr	r1, [r3, #32]
		for (uint8_t n = 0; n < cfg_data->num_endpoints; n++) {
   117e0:	7f1e      	ldrb	r6, [r3, #28]
   117e2:	2200      	movs	r2, #0
			if (ep_data[n].ep_addr == ep) {
   117e4:	3904      	subs	r1, #4
		for (uint8_t n = 0; n < cfg_data->num_endpoints; n++) {
   117e6:	b2d5      	uxtb	r5, r2
   117e8:	42ae      	cmp	r6, r5
   117ea:	d801      	bhi.n	117f0 <is_ep_valid.part.0+0x20>
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
   117ec:	3324      	adds	r3, #36	; 0x24
   117ee:	e7f2      	b.n	117d6 <is_ep_valid.part.0+0x6>
			if (ep_data[n].ep_addr == ep) {
   117f0:	3201      	adds	r2, #1
   117f2:	f811 5032 	ldrb.w	r5, [r1, r2, lsl #3]
   117f6:	4285      	cmp	r5, r0
   117f8:	d1f5      	bne.n	117e6 <is_ep_valid.part.0+0x16>
				return true;
   117fa:	2001      	movs	r0, #1
   117fc:	e7ee      	b.n	117dc <is_ep_valid.part.0+0xc>
   117fe:	bf00      	nop
   11800:	20000688 	.word	0x20000688
   11804:	200006ac 	.word	0x200006ac

00011808 <usb_handle_request.constprop.0>:
	handler = usb_dev.req_handlers[type];
   11808:	4809      	ldr	r0, [pc, #36]	; (11830 <usb_handle_request.constprop.0+0x28>)
static bool usb_handle_request(struct usb_setup_packet *setup,
   1180a:	b508      	push	{r3, lr}
	uint32_t type = setup->RequestType.type;
   1180c:	7803      	ldrb	r3, [r0, #0]
   1180e:	f3c3 1341 	ubfx	r3, r3, #5, #2
	handler = usb_dev.req_handlers[type];
   11812:	330a      	adds	r3, #10
   11814:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
	if (handler == NULL) {
   11818:	b13b      	cbz	r3, 1182a <usb_handle_request.constprop.0+0x22>
	if ((*handler)(setup, len, data) < 0) {
   1181a:	f100 0208 	add.w	r2, r0, #8
   1181e:	f100 0110 	add.w	r1, r0, #16
   11822:	4798      	blx	r3
   11824:	43c0      	mvns	r0, r0
   11826:	0fc0      	lsrs	r0, r0, #31
}
   11828:	bd08      	pop	{r3, pc}
		return false;
   1182a:	4618      	mov	r0, r3
   1182c:	e7fc      	b.n	11828 <usb_handle_request.constprop.0+0x20>
   1182e:	bf00      	nop
   11830:	20000a10 	.word	0x20000a10

00011834 <forward_status_cb>:
	if (status == USB_DC_DISCONNECTED) {
   11834:	2804      	cmp	r0, #4
{
   11836:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   1183a:	f8df 8088 	ldr.w	r8, [pc, #136]	; 118c4 <forward_status_cb+0x90>
   1183e:	4604      	mov	r4, r0
   11840:	460e      	mov	r6, r1
	if (status == USB_DC_DISCONNECTED) {
   11842:	d10e      	bne.n	11862 <forward_status_cb+0x2e>
		usb_reset_alt_setting();
   11844:	f7ff ffbc 	bl	117c0 <usb_reset_alt_setting>
		if (usb_dev.configured) {
   11848:	f8df 907c 	ldr.w	r9, [pc, #124]	; 118c8 <forward_status_cb+0x94>
   1184c:	f899 30b9 	ldrb.w	r3, [r9, #185]	; 0xb9
   11850:	b15b      	cbz	r3, 1186a <forward_status_cb+0x36>
			usb_cancel_transfers();
   11852:	f000 fdb3 	bl	123bc <usb_cancel_transfers>
			if (status == USB_DC_DISCONNECTED || status == USB_DC_RESET) {
   11856:	2c04      	cmp	r4, #4
   11858:	d001      	beq.n	1185e <forward_status_cb+0x2a>
   1185a:	2c01      	cmp	r4, #1
   1185c:	d105      	bne.n	1186a <forward_status_cb+0x36>
   1185e:	4d1b      	ldr	r5, [pc, #108]	; (118cc <forward_status_cb+0x98>)
   11860:	e016      	b.n	11890 <forward_status_cb+0x5c>
	if (status == USB_DC_DISCONNECTED || status == USB_DC_SUSPEND || status == USB_DC_RESET) {
   11862:	2805      	cmp	r0, #5
   11864:	d0f0      	beq.n	11848 <forward_status_cb+0x14>
   11866:	2801      	cmp	r0, #1
   11868:	d0ee      	beq.n	11848 <forward_status_cb+0x14>
   1186a:	4d18      	ldr	r5, [pc, #96]	; (118cc <forward_status_cb+0x98>)
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
   1186c:	4545      	cmp	r5, r8
   1186e:	d31e      	bcc.n	118ae <forward_status_cb+0x7a>
	if (usb_dev.user_status_callback) {
   11870:	4b15      	ldr	r3, [pc, #84]	; (118c8 <forward_status_cb+0x94>)
   11872:	6a1b      	ldr	r3, [r3, #32]
   11874:	b31b      	cbz	r3, 118be <forward_status_cb+0x8a>
		usb_dev.user_status_callback(status, param);
   11876:	4631      	mov	r1, r6
   11878:	4620      	mov	r0, r4
}
   1187a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		usb_dev.user_status_callback(status, param);
   1187e:	4718      	bx	r3
		ep_data = cfg_data->endpoint;
   11880:	f8d5 a020 	ldr.w	sl, [r5, #32]
		for (uint8_t n = 0; n < cfg_data->num_endpoints; n++) {
   11884:	2700      	movs	r7, #0
   11886:	7f2a      	ldrb	r2, [r5, #28]
   11888:	b2fb      	uxtb	r3, r7
   1188a:	429a      	cmp	r2, r3
   1188c:	d803      	bhi.n	11896 <forward_status_cb+0x62>
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
   1188e:	3524      	adds	r5, #36	; 0x24
   11890:	4545      	cmp	r5, r8
   11892:	d3f5      	bcc.n	11880 <forward_status_cb+0x4c>
   11894:	e007      	b.n	118a6 <forward_status_cb+0x72>
	return usb_dc_ep_disable(ep_data->ep_addr);
   11896:	eb0a 03c3 	add.w	r3, sl, r3, lsl #3
			if (ret < 0) {
   1189a:	3701      	adds	r7, #1
	return usb_dc_ep_disable(ep_data->ep_addr);
   1189c:	7918      	ldrb	r0, [r3, #4]
   1189e:	f002 f8f5 	bl	13a8c <usb_dc_ep_disable>
			if (ret < 0) {
   118a2:	2800      	cmp	r0, #0
   118a4:	daef      	bge.n	11886 <forward_status_cb+0x52>
				usb_dev.configured = false;
   118a6:	2300      	movs	r3, #0
   118a8:	f889 30b9 	strb.w	r3, [r9, #185]	; 0xb9
   118ac:	e7dd      	b.n	1186a <forward_status_cb+0x36>
		if (cfg_data->cb_usb_status) {
   118ae:	68eb      	ldr	r3, [r5, #12]
   118b0:	b11b      	cbz	r3, 118ba <forward_status_cb+0x86>
			cfg_data->cb_usb_status(cfg_data, status, param);
   118b2:	4632      	mov	r2, r6
   118b4:	4621      	mov	r1, r4
   118b6:	4628      	mov	r0, r5
   118b8:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
   118ba:	3524      	adds	r5, #36	; 0x24
   118bc:	e7d6      	b.n	1186c <forward_status_cb+0x38>
}
   118be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   118c2:	bf00      	nop
   118c4:	200006ac 	.word	0x200006ac
   118c8:	20000a10 	.word	0x20000a10
   118cc:	20000688 	.word	0x20000688

000118d0 <usb_halt_endpoint_req.isra.0>:
static bool usb_halt_endpoint_req(struct usb_setup_packet *setup, bool halt)
   118d0:	b573      	push	{r0, r1, r4, r5, r6, lr}
	uint8_t ep = setup->wIndex;
   118d2:	b2c4      	uxtb	r4, r0
	if (USB_EP_GET_IDX(ep) == 0) {
   118d4:	0663      	lsls	r3, r4, #25
static bool usb_halt_endpoint_req(struct usb_setup_packet *setup, bool halt)
   118d6:	460d      	mov	r5, r1
	uint8_t ep = setup->wIndex;
   118d8:	f88d 4007 	strb.w	r4, [sp, #7]
	if (USB_EP_GET_IDX(ep) == 0) {
   118dc:	d007      	beq.n	118ee <usb_halt_endpoint_req.isra.0+0x1e>
   118de:	4620      	mov	r0, r4
   118e0:	f7ff ff76 	bl	117d0 <is_ep_valid.part.0>
	if (!is_ep_valid(ep)) {
   118e4:	b188      	cbz	r0, 1190a <usb_halt_endpoint_req.isra.0+0x3a>
	return (usb_dev.configuration != 0);
   118e6:	4b0f      	ldr	r3, [pc, #60]	; (11924 <usb_halt_endpoint_req.isra.0+0x54>)
	if ((USB_EP_GET_IDX(ep) == 0) || is_device_configured()) {
   118e8:	f893 00ba 	ldrb.w	r0, [r3, #186]	; 0xba
   118ec:	b168      	cbz	r0, 1190a <usb_halt_endpoint_req.isra.0+0x3a>
		if (halt) {
   118ee:	4e0d      	ldr	r6, [pc, #52]	; (11924 <usb_halt_endpoint_req.isra.0+0x54>)
			usb_dc_ep_set_stall(ep);
   118f0:	4620      	mov	r0, r4
		if (halt) {
   118f2:	b165      	cbz	r5, 1190e <usb_halt_endpoint_req.isra.0+0x3e>
			usb_dc_ep_set_stall(ep);
   118f4:	f002 f83c 	bl	13970 <usb_dc_ep_set_stall>
			if (usb_dev.status_callback) {
   118f8:	69f3      	ldr	r3, [r6, #28]
   118fa:	b90b      	cbnz	r3, 11900 <usb_halt_endpoint_req.isra.0+0x30>
		return true;
   118fc:	2001      	movs	r0, #1
   118fe:	e004      	b.n	1190a <usb_halt_endpoint_req.isra.0+0x3a>
				usb_dev.status_callback(USB_DC_SET_HALT, &ep);
   11900:	2008      	movs	r0, #8
   11902:	f10d 0107 	add.w	r1, sp, #7
   11906:	4798      	blx	r3
		return true;
   11908:	4628      	mov	r0, r5
}
   1190a:	b002      	add	sp, #8
   1190c:	bd70      	pop	{r4, r5, r6, pc}
			usb_dc_ep_clear_stall(ep);
   1190e:	f002 f857 	bl	139c0 <usb_dc_ep_clear_stall>
			if (usb_dev.status_callback) {
   11912:	69f3      	ldr	r3, [r6, #28]
   11914:	2b00      	cmp	r3, #0
   11916:	d0f1      	beq.n	118fc <usb_halt_endpoint_req.isra.0+0x2c>
				usb_dev.status_callback(USB_DC_CLEAR_HALT, &ep);
   11918:	f10d 0107 	add.w	r1, sp, #7
   1191c:	2009      	movs	r0, #9
   1191e:	4798      	blx	r3
   11920:	e7ec      	b.n	118fc <usb_halt_endpoint_req.isra.0+0x2c>
   11922:	bf00      	nop
   11924:	20000a10 	.word	0x20000a10

00011928 <usb_handle_standard_request>:
{
   11928:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if (usb_dev.custom_req_handler &&
   1192c:	4ea8      	ldr	r6, [pc, #672]	; (11bd0 <usb_handle_standard_request+0x2a8>)
   1192e:	69b3      	ldr	r3, [r6, #24]
{
   11930:	4605      	mov	r5, r0
   11932:	460f      	mov	r7, r1
   11934:	4690      	mov	r8, r2
	if (usb_dev.custom_req_handler &&
   11936:	b963      	cbnz	r3, 11952 <usb_handle_standard_request+0x2a>
	switch (setup->RequestType.recipient) {
   11938:	7828      	ldrb	r0, [r5, #0]
   1193a:	f000 001f 	and.w	r0, r0, #31
   1193e:	2801      	cmp	r0, #1
   11940:	f000 80a6 	beq.w	11a90 <usb_handle_standard_request+0x168>
   11944:	2802      	cmp	r0, #2
   11946:	f000 810e 	beq.w	11b66 <usb_handle_standard_request+0x23e>
   1194a:	b138      	cbz	r0, 1195c <usb_handle_standard_request+0x34>
		switch (setup->bRequest) {
   1194c:	f06f 0015 	mvn.w	r0, #21
   11950:	e095      	b.n	11a7e <usb_handle_standard_request+0x156>
	    !usb_dev.custom_req_handler(setup, len, data_buf)) {
   11952:	4798      	blx	r3
	if (usb_dev.custom_req_handler &&
   11954:	2800      	cmp	r0, #0
   11956:	d1ef      	bne.n	11938 <usb_handle_standard_request+0x10>
	int rc = 0;
   11958:	2000      	movs	r0, #0
   1195a:	e090      	b.n	11a7e <usb_handle_standard_request+0x156>
	if (usb_reqtype_is_to_host(setup)) {
   1195c:	f995 2000 	ldrsb.w	r2, [r5]
		switch (setup->bRequest) {
   11960:	786b      	ldrb	r3, [r5, #1]
	if (usb_reqtype_is_to_host(setup)) {
   11962:	2a00      	cmp	r2, #0
   11964:	da31      	bge.n	119ca <usb_handle_standard_request+0xa2>
		switch (setup->bRequest) {
   11966:	2b06      	cmp	r3, #6
	uint8_t *data = *data_buf;
   11968:	f8d8 2000 	ldr.w	r2, [r8]
		switch (setup->bRequest) {
   1196c:	d010      	beq.n	11990 <usb_handle_standard_request+0x68>
   1196e:	2b08      	cmp	r3, #8
   11970:	d025      	beq.n	119be <usb_handle_standard_request+0x96>
   11972:	2b00      	cmp	r3, #0
   11974:	d1ea      	bne.n	1194c <usb_handle_standard_request+0x24>
		data[0] |= USB_GET_STATUS_SELF_POWERED;
   11976:	2101      	movs	r1, #1
	data[1] = 0U;
   11978:	7053      	strb	r3, [r2, #1]
		data[0] |= USB_GET_STATUS_SELF_POWERED;
   1197a:	7011      	strb	r1, [r2, #0]
		data[0] |= (usb_dev.remote_wakeup ?
   1197c:	f896 10c3 	ldrb.w	r1, [r6, #195]	; 0xc3
   11980:	2900      	cmp	r1, #0
   11982:	bf18      	it	ne
   11984:	2302      	movne	r3, #2
   11986:	f043 0301 	orr.w	r3, r3, #1
   1198a:	7013      	strb	r3, [r2, #0]
		*len = 2;
   1198c:	2302      	movs	r3, #2
   1198e:	e01a      	b.n	119c6 <usb_handle_standard_request+0x9e>
			return usb_get_descriptor(setup, len, data_buf);
   11990:	886b      	ldrh	r3, [r5, #2]
	type = USB_GET_DESCRIPTOR_TYPE(setup->wValue);
   11992:	0a1a      	lsrs	r2, r3, #8
	if ((type == USB_DESC_INTERFACE) || (type == USB_DESC_ENDPOINT) ||
   11994:	1f11      	subs	r1, r2, #4
   11996:	2901      	cmp	r1, #1
   11998:	d9d8      	bls.n	1194c <usb_handle_standard_request+0x24>
   1199a:	2a07      	cmp	r2, #7
   1199c:	d8d6      	bhi.n	1194c <usb_handle_standard_request+0x24>
	index = USB_GET_DESCRIPTOR_INDEX(setup->wValue);
   1199e:	b2d9      	uxtb	r1, r3
	p = (uint8_t *)usb_dev.descriptors;
   119a0:	6a73      	ldr	r3, [r6, #36]	; 0x24
	while (p[DESC_bLength] != 0U) {
   119a2:	781c      	ldrb	r4, [r3, #0]
   119a4:	2c00      	cmp	r4, #0
   119a6:	d0d1      	beq.n	1194c <usb_handle_standard_request+0x24>
		if (p[DESC_bDescriptorType] == type) {
   119a8:	785d      	ldrb	r5, [r3, #1]
   119aa:	4295      	cmp	r5, r2
   119ac:	d103      	bne.n	119b6 <usb_handle_standard_request+0x8e>
			if (cur_index == index) {
   119ae:	4281      	cmp	r1, r0
   119b0:	f000 8112 	beq.w	11bd8 <usb_handle_standard_request+0x2b0>
			cur_index++;
   119b4:	3001      	adds	r0, #1
		p += p[DESC_bLength];
   119b6:	4423      	add	r3, r4
   119b8:	e7f3      	b.n	119a2 <usb_handle_standard_request+0x7a>
			*len = p[DESC_bLength];
   119ba:	781b      	ldrb	r3, [r3, #0]
   119bc:	e112      	b.n	11be4 <usb_handle_standard_request+0x2bc>
			data[0] = usb_dev.configuration;
   119be:	f896 30ba 	ldrb.w	r3, [r6, #186]	; 0xba
   119c2:	7013      	strb	r3, [r2, #0]
			*len = 1;
   119c4:	2301      	movs	r3, #1
		*len = 2;
   119c6:	603b      	str	r3, [r7, #0]
		return true;
   119c8:	e059      	b.n	11a7e <usb_handle_standard_request+0x156>
		switch (setup->bRequest) {
   119ca:	3b01      	subs	r3, #1
   119cc:	2b08      	cmp	r3, #8
   119ce:	d8bd      	bhi.n	1194c <usb_handle_standard_request+0x24>
   119d0:	a201      	add	r2, pc, #4	; (adr r2, 119d8 <usb_handle_standard_request+0xb0>)
   119d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   119d6:	bf00      	nop
   119d8:	00011a71 	.word	0x00011a71
   119dc:	0001194d 	.word	0x0001194d
   119e0:	00011a83 	.word	0x00011a83
   119e4:	0001194d 	.word	0x0001194d
   119e8:	000119fd 	.word	0x000119fd
   119ec:	0001194d 	.word	0x0001194d
   119f0:	0001194d 	.word	0x0001194d
   119f4:	0001194d 	.word	0x0001194d
   119f8:	00011a09 	.word	0x00011a09
			return !usb_dc_set_address(setup->wValue);
   119fc:	78a8      	ldrb	r0, [r5, #2]
   119fe:	f001 ff83 	bl	13908 <usb_dc_set_address>
		if (usb_handle_std_device_req(setup, len, data_buf) == false) {
   11a02:	2800      	cmp	r0, #0
   11a04:	d0a8      	beq.n	11958 <usb_handle_standard_request+0x30>
   11a06:	e7a1      	b.n	1194c <usb_handle_standard_request+0x24>
	if (setup->wValue == 0U) {
   11a08:	886c      	ldrh	r4, [r5, #2]
   11a0a:	b144      	cbz	r4, 11a1e <usb_handle_standard_request+0xf6>
	uint8_t cur_config = 0xFF;
   11a0c:	f04f 08ff 	mov.w	r8, #255	; 0xff
	uint8_t *p = (uint8_t *)usb_dev.descriptors;
   11a10:	6a77      	ldr	r7, [r6, #36]	; 0x24
	bool found = false;
   11a12:	2000      	movs	r0, #0
	uint8_t cur_alt_setting = 0xFF;
   11a14:	46c1      	mov	r9, r8
	while (p[DESC_bLength] != 0U) {
   11a16:	783c      	ldrb	r4, [r7, #0]
   11a18:	b96c      	cbnz	r4, 11a36 <usb_handle_standard_request+0x10e>
	if (found) {
   11a1a:	2800      	cmp	r0, #0
   11a1c:	d096      	beq.n	1194c <usb_handle_standard_request+0x24>
		usb_reset_alt_setting();
   11a1e:	f7ff fecf 	bl	117c0 <usb_reset_alt_setting>
		usb_dev.configuration = setup->wValue;
   11a22:	886b      	ldrh	r3, [r5, #2]
   11a24:	f886 30ba 	strb.w	r3, [r6, #186]	; 0xba
		if (usb_dev.status_callback) {
   11a28:	69f3      	ldr	r3, [r6, #28]
   11a2a:	2b00      	cmp	r3, #0
   11a2c:	d094      	beq.n	11958 <usb_handle_standard_request+0x30>
			usb_dev.status_callback(USB_DC_CONFIGURED,
   11a2e:	4969      	ldr	r1, [pc, #420]	; (11bd4 <usb_handle_standard_request+0x2ac>)
   11a30:	2003      	movs	r0, #3
   11a32:	4798      	blx	r3
   11a34:	e790      	b.n	11958 <usb_handle_standard_request+0x30>
		switch (p[DESC_bDescriptorType]) {
   11a36:	787b      	ldrb	r3, [r7, #1]
   11a38:	2b04      	cmp	r3, #4
   11a3a:	d00c      	beq.n	11a56 <usb_handle_standard_request+0x12e>
   11a3c:	2b05      	cmp	r3, #5
   11a3e:	d00d      	beq.n	11a5c <usb_handle_standard_request+0x134>
   11a40:	2b02      	cmp	r3, #2
   11a42:	d105      	bne.n	11a50 <usb_handle_standard_request+0x128>
			cur_config = p[CONF_DESC_bConfigurationValue];
   11a44:	f897 8005 	ldrb.w	r8, [r7, #5]
			if (cur_config == setup->wValue) {
   11a48:	886a      	ldrh	r2, [r5, #2]
				found = true;
   11a4a:	4542      	cmp	r2, r8
   11a4c:	bf08      	it	eq
   11a4e:	2001      	moveq	r0, #1
		p += p[DESC_bLength];
   11a50:	783b      	ldrb	r3, [r7, #0]
   11a52:	441f      	add	r7, r3
   11a54:	e7df      	b.n	11a16 <usb_handle_standard_request+0xee>
			cur_alt_setting =
   11a56:	f897 9003 	ldrb.w	r9, [r7, #3]
			break;
   11a5a:	e7f9      	b.n	11a50 <usb_handle_standard_request+0x128>
			if ((cur_config != setup->wValue) ||
   11a5c:	886b      	ldrh	r3, [r5, #2]
   11a5e:	4543      	cmp	r3, r8
   11a60:	d1f6      	bne.n	11a50 <usb_handle_standard_request+0x128>
   11a62:	f1b9 0f00 	cmp.w	r9, #0
   11a66:	d1f3      	bne.n	11a50 <usb_handle_standard_request+0x128>
			found = set_endpoint((struct usb_ep_descriptor *)p);
   11a68:	4638      	mov	r0, r7
   11a6a:	f7ff fe7f 	bl	1176c <set_endpoint>
			break;
   11a6e:	e7ef      	b.n	11a50 <usb_handle_standard_request+0x128>
				if (setup->wValue == USB_SFS_REMOTE_WAKEUP) {
   11a70:	886b      	ldrh	r3, [r5, #2]
   11a72:	2b01      	cmp	r3, #1
   11a74:	f47f af6a 	bne.w	1194c <usb_handle_standard_request+0x24>
					usb_dev.remote_wakeup = false;
   11a78:	2000      	movs	r0, #0
   11a7a:	f886 00c3 	strb.w	r0, [r6, #195]	; 0xc3
}
   11a7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				if (setup->wValue == USB_SFS_REMOTE_WAKEUP) {
   11a82:	886b      	ldrh	r3, [r5, #2]
   11a84:	2b01      	cmp	r3, #1
   11a86:	f47f af61 	bne.w	1194c <usb_handle_standard_request+0x24>
					usb_dev.remote_wakeup = true;
   11a8a:	f886 30c3 	strb.w	r3, [r6, #195]	; 0xc3
					return true;
   11a8e:	e763      	b.n	11958 <usb_handle_standard_request+0x30>
	if (!is_device_configured() ||
   11a90:	f896 30ba 	ldrb.w	r3, [r6, #186]	; 0xba
   11a94:	2b00      	cmp	r3, #0
   11a96:	f43f af59 	beq.w	1194c <usb_handle_standard_request+0x24>
	const uint8_t *p = (uint8_t *)usb_dev.descriptors;
   11a9a:	6a74      	ldr	r4, [r6, #36]	; 0x24
	   (!is_interface_valid((uint8_t)setup->wIndex))) {
   11a9c:	f8b5 c004 	ldrh.w	ip, [r5, #4]
   11aa0:	7928      	ldrb	r0, [r5, #4]
	const uint8_t *p = (uint8_t *)usb_dev.descriptors;
   11aa2:	4623      	mov	r3, r4
	while (p[DESC_bLength] != 0U) {
   11aa4:	781a      	ldrb	r2, [r3, #0]
   11aa6:	2a00      	cmp	r2, #0
   11aa8:	f43f af50 	beq.w	1194c <usb_handle_standard_request+0x24>
		if (p[DESC_bDescriptorType] == USB_DESC_CONFIGURATION) {
   11aac:	7859      	ldrb	r1, [r3, #1]
   11aae:	2902      	cmp	r1, #2
   11ab0:	d104      	bne.n	11abc <usb_handle_standard_request+0x194>
			if (interface < cfg_descr->bNumInterfaces) {
   11ab2:	f893 e004 	ldrb.w	lr, [r3, #4]
   11ab6:	4586      	cmp	lr, r0
   11ab8:	f200 8096 	bhi.w	11be8 <usb_handle_standard_request+0x2c0>
		p += p[DESC_bLength];
   11abc:	4413      	add	r3, r2
   11abe:	e7f1      	b.n	11aa4 <usb_handle_standard_request+0x17c>
			data[0] = 0U;
   11ac0:	7010      	strb	r0, [r2, #0]
			data[1] = 0U;
   11ac2:	7050      	strb	r0, [r2, #1]
			*len = 2;
   11ac4:	6039      	str	r1, [r7, #0]
			return true;
   11ac6:	e7da      	b.n	11a7e <usb_handle_standard_request+0x156>
		p += p[DESC_bLength];
   11ac8:	440c      	add	r4, r1
   11aca:	e09b      	b.n	11c04 <usb_handle_standard_request+0x2dc>
		if (setup->bRequest == USB_SREQ_SET_INTERFACE) {
   11acc:	280b      	cmp	r0, #11
   11ace:	f47f af3d 	bne.w	1194c <usb_handle_standard_request+0x24>
	bool ret = false;
   11ad2:	2700      	movs	r7, #0
	uint8_t cur_iface = 0xFF;
   11ad4:	f04f 0aff 	mov.w	sl, #255	; 0xff
	uint8_t cur_alt_setting = 0xFF;
   11ad8:	46d0      	mov	r8, sl
	const uint8_t *if_desc = NULL;
   11ada:	46b9      	mov	r9, r7
   11adc:	e006      	b.n	11aec <usb_handle_standard_request+0x1c4>
		switch (p[DESC_bDescriptorType]) {
   11ade:	7863      	ldrb	r3, [r4, #1]
   11ae0:	2b04      	cmp	r3, #4
   11ae2:	d00f      	beq.n	11b04 <usb_handle_standard_request+0x1dc>
   11ae4:	2b05      	cmp	r3, #5
   11ae6:	d022      	beq.n	11b2e <usb_handle_standard_request+0x206>
		p += p[DESC_bLength];
   11ae8:	7823      	ldrb	r3, [r4, #0]
   11aea:	441c      	add	r4, r3
	while (p[DESC_bLength] != 0U) {
   11aec:	7823      	ldrb	r3, [r4, #0]
   11aee:	2b00      	cmp	r3, #0
   11af0:	d1f5      	bne.n	11ade <usb_handle_standard_request+0x1b6>
	if (usb_dev.status_callback) {
   11af2:	69f3      	ldr	r3, [r6, #28]
   11af4:	b113      	cbz	r3, 11afc <usb_handle_standard_request+0x1d4>
		usb_dev.status_callback(USB_DC_INTERFACE, if_desc);
   11af6:	4649      	mov	r1, r9
   11af8:	2007      	movs	r0, #7
   11afa:	4798      	blx	r3
		if (usb_handle_std_interface_req(setup, len, data_buf) == false) {
   11afc:	2f00      	cmp	r7, #0
   11afe:	f47f af2b 	bne.w	11958 <usb_handle_standard_request+0x30>
   11b02:	e723      	b.n	1194c <usb_handle_standard_request+0x24>
			cur_iface = p[INTF_DESC_bInterfaceNumber];
   11b04:	f894 a002 	ldrb.w	sl, [r4, #2]
			if (cur_iface == setup->wIndex &&
   11b08:	88aa      	ldrh	r2, [r5, #4]
			cur_alt_setting = p[INTF_DESC_bAlternateSetting];
   11b0a:	f894 8003 	ldrb.w	r8, [r4, #3]
			if (cur_iface == setup->wIndex &&
   11b0e:	4592      	cmp	sl, r2
   11b10:	4653      	mov	r3, sl
   11b12:	d1e9      	bne.n	11ae8 <usb_handle_standard_request+0x1c0>
			    cur_alt_setting == setup->wValue) {
   11b14:	8869      	ldrh	r1, [r5, #2]
			if (cur_iface == setup->wIndex &&
   11b16:	4588      	cmp	r8, r1
   11b18:	fa1f f288 	uxth.w	r2, r8
   11b1c:	d1e4      	bne.n	11ae8 <usb_handle_standard_request+0x1c0>
	if (iface < ARRAY_SIZE(usb_dev.alt_setting)) {
   11b1e:	2b07      	cmp	r3, #7
   11b20:	d81e      	bhi.n	11b60 <usb_handle_standard_request+0x238>
		usb_dev.alt_setting[iface] = alt_setting;
   11b22:	4433      	add	r3, r6
		return true;
   11b24:	46a1      	mov	r9, r4
				ret = usb_set_alt_setting(setup->wIndex,
   11b26:	f883 20bb 	strb.w	r2, [r3, #187]	; 0xbb
	return true;
   11b2a:	2701      	movs	r7, #1
   11b2c:	e7dc      	b.n	11ae8 <usb_handle_standard_request+0x1c0>
			if (cur_iface == setup->wIndex) {
   11b2e:	88ab      	ldrh	r3, [r5, #4]
   11b30:	4553      	cmp	r3, sl
   11b32:	d1d9      	bne.n	11ae8 <usb_handle_standard_request+0x1c0>
	if (cur_alt_setting != alt_setting) {
   11b34:	78ab      	ldrb	r3, [r5, #2]
   11b36:	4543      	cmp	r3, r8
   11b38:	d00d      	beq.n	11b56 <usb_handle_standard_request+0x22e>
		ret = reset_endpoint(ep_desc);
   11b3a:	78a7      	ldrb	r7, [r4, #2]
	usb_cancel_transfer(ep_cfg.ep_addr);
   11b3c:	4638      	mov	r0, r7
   11b3e:	f000 fc1f 	bl	12380 <usb_cancel_transfer>
	ret = usb_dc_ep_disable(ep_cfg.ep_addr);
   11b42:	4638      	mov	r0, r7
   11b44:	f001 ffa2 	bl	13a8c <usb_dc_ep_disable>
	if (ret == -EALREADY) {
   11b48:	f110 0f78 	cmn.w	r0, #120	; 0x78
   11b4c:	d0ed      	beq.n	11b2a <usb_handle_standard_request+0x202>
	} else if (ret) {
   11b4e:	fab0 f780 	clz	r7, r0
   11b52:	097f      	lsrs	r7, r7, #5
   11b54:	e7c8      	b.n	11ae8 <usb_handle_standard_request+0x1c0>
		ret = set_endpoint(ep_desc);
   11b56:	4620      	mov	r0, r4
   11b58:	f7ff fe08 	bl	1176c <set_endpoint>
   11b5c:	4607      	mov	r7, r0
   11b5e:	e7c3      	b.n	11ae8 <usb_handle_standard_request+0x1c0>
   11b60:	46a1      	mov	r9, r4
	return false;
   11b62:	2700      	movs	r7, #0
   11b64:	e7c0      	b.n	11ae8 <usb_handle_standard_request+0x1c0>
	if (usb_reqtype_is_to_host(setup)) {
   11b66:	f995 2000 	ldrsb.w	r2, [r5]
		switch (setup->bRequest) {
   11b6a:	786b      	ldrb	r3, [r5, #1]
	if (usb_reqtype_is_to_host(setup)) {
   11b6c:	2a00      	cmp	r2, #0
   11b6e:	da19      	bge.n	11ba4 <usb_handle_standard_request+0x27c>
		if (setup->bRequest == USB_SREQ_GET_STATUS) {
   11b70:	2b00      	cmp	r3, #0
   11b72:	f47f aeeb 	bne.w	1194c <usb_handle_standard_request+0x24>
	uint8_t ep = setup->wIndex;
   11b76:	792c      	ldrb	r4, [r5, #4]
	if (USB_EP_GET_IDX(ep) == 0) {
   11b78:	0663      	lsls	r3, r4, #25
   11b7a:	d00a      	beq.n	11b92 <usb_handle_standard_request+0x26a>
   11b7c:	4620      	mov	r0, r4
   11b7e:	f7ff fe27 	bl	117d0 <is_ep_valid.part.0>
	if (!is_ep_valid(ep)) {
   11b82:	2800      	cmp	r0, #0
   11b84:	f43f aee2 	beq.w	1194c <usb_handle_standard_request+0x24>
	if ((USB_EP_GET_IDX(ep) == 0) || is_device_configured()) {
   11b88:	f896 30ba 	ldrb.w	r3, [r6, #186]	; 0xba
   11b8c:	2b00      	cmp	r3, #0
   11b8e:	f43f aedd 	beq.w	1194c <usb_handle_standard_request+0x24>
   11b92:	f8d8 5000 	ldr.w	r5, [r8]
		usb_dc_ep_is_stalled(ep, &data[0]);
   11b96:	4620      	mov	r0, r4
   11b98:	4629      	mov	r1, r5
   11b9a:	f001 ff31 	bl	13a00 <usb_dc_ep_is_stalled>
		data[1] = 0U;
   11b9e:	2000      	movs	r0, #0
   11ba0:	7068      	strb	r0, [r5, #1]
   11ba2:	e6f3      	b.n	1198c <usb_handle_standard_request+0x64>
		switch (setup->bRequest) {
   11ba4:	2b01      	cmp	r3, #1
   11ba6:	d008      	beq.n	11bba <usb_handle_standard_request+0x292>
   11ba8:	2b03      	cmp	r3, #3
   11baa:	f47f aecf 	bne.w	1194c <usb_handle_standard_request+0x24>
			if (setup->wValue == USB_SFS_ENDPOINT_HALT) {
   11bae:	886b      	ldrh	r3, [r5, #2]
   11bb0:	2b00      	cmp	r3, #0
   11bb2:	f47f aecb 	bne.w	1194c <usb_handle_standard_request+0x24>
				return usb_halt_endpoint_req(setup, true);
   11bb6:	2101      	movs	r1, #1
   11bb8:	e003      	b.n	11bc2 <usb_handle_standard_request+0x29a>
			if (setup->wValue == USB_SFS_ENDPOINT_HALT) {
   11bba:	8869      	ldrh	r1, [r5, #2]
   11bbc:	2900      	cmp	r1, #0
   11bbe:	f47f aec5 	bne.w	1194c <usb_handle_standard_request+0x24>
				return usb_halt_endpoint_req(setup, true);
   11bc2:	88a8      	ldrh	r0, [r5, #4]
   11bc4:	f7ff fe84 	bl	118d0 <usb_halt_endpoint_req.isra.0>
		if (usb_handle_std_endpoint_req(setup, len, data_buf) == false) {
   11bc8:	2800      	cmp	r0, #0
   11bca:	f47f aec5 	bne.w	11958 <usb_handle_standard_request+0x30>
   11bce:	e6bd      	b.n	1194c <usb_handle_standard_request+0x24>
   11bd0:	20000a10 	.word	0x20000a10
   11bd4:	20000aca 	.word	0x20000aca
		if (type == USB_DESC_CONFIGURATION) {
   11bd8:	2a02      	cmp	r2, #2
		*data = p;
   11bda:	f8c8 3000 	str.w	r3, [r8]
		if (type == USB_DESC_CONFIGURATION) {
   11bde:	f47f aeec 	bne.w	119ba <usb_handle_standard_request+0x92>
			*len = (p[CONF_DESC_wTotalLength]) |
   11be2:	885b      	ldrh	r3, [r3, #2]
				*len = 1;
   11be4:	603b      	str	r3, [r7, #0]
   11be6:	e6b7      	b.n	11958 <usb_handle_standard_request+0x30>
	if (usb_reqtype_is_to_host(setup)) {
   11be8:	f995 3000 	ldrsb.w	r3, [r5]
		switch (setup->bRequest) {
   11bec:	7868      	ldrb	r0, [r5, #1]
	if (usb_reqtype_is_to_host(setup)) {
   11bee:	2b00      	cmp	r3, #0
   11bf0:	f6bf af6c 	bge.w	11acc <usb_handle_standard_request+0x1a4>
   11bf4:	f8d8 2000 	ldr.w	r2, [r8]
		switch (setup->bRequest) {
   11bf8:	2800      	cmp	r0, #0
   11bfa:	f43f af61 	beq.w	11ac0 <usb_handle_standard_request+0x198>
   11bfe:	280a      	cmp	r0, #10
   11c00:	f47f aea4 	bne.w	1194c <usb_handle_standard_request+0x24>
	while (p[DESC_bLength] != 0U) {
   11c04:	7821      	ldrb	r1, [r4, #0]
   11c06:	2900      	cmp	r1, #0
   11c08:	f43f aea0 	beq.w	1194c <usb_handle_standard_request+0x24>
		if (p[DESC_bDescriptorType] == USB_DESC_INTERFACE) {
   11c0c:	7863      	ldrb	r3, [r4, #1]
   11c0e:	2b04      	cmp	r3, #4
   11c10:	f47f af5a 	bne.w	11ac8 <usb_handle_standard_request+0x1a0>
			cur_iface = p[INTF_DESC_bInterfaceNumber];
   11c14:	78a3      	ldrb	r3, [r4, #2]
			if (cur_iface == setup->wIndex) {
   11c16:	459c      	cmp	ip, r3
   11c18:	f47f af56 	bne.w	11ac8 <usb_handle_standard_request+0x1a0>
	if (iface < ARRAY_SIZE(usb_dev.alt_setting)) {
   11c1c:	2b07      	cmp	r3, #7
		return usb_dev.alt_setting[iface];
   11c1e:	bf96      	itet	ls
   11c20:	199b      	addls	r3, r3, r6
	return 0;
   11c22:	2300      	movhi	r3, #0
		return usb_dev.alt_setting[iface];
   11c24:	f893 30bb 	ldrbls.w	r3, [r3, #187]	; 0xbb
				data[0] = usb_get_alt_setting(cur_iface);
   11c28:	7013      	strb	r3, [r2, #0]
				*len = 1;
   11c2a:	2301      	movs	r3, #1
   11c2c:	e7da      	b.n	11be4 <usb_handle_standard_request+0x2bc>
   11c2e:	bf00      	nop

00011c30 <usb_data_to_host>:
{
   11c30:	b513      	push	{r0, r1, r4, lr}
	if (usb_dev.zlp_flag == false) {
   11c32:	4c13      	ldr	r4, [pc, #76]	; (11c80 <usb_data_to_host+0x50>)
   11c34:	7d23      	ldrb	r3, [r4, #20]
   11c36:	b9cb      	cbnz	r3, 11c6c <usb_data_to_host+0x3c>
		uint32_t chunk = usb_dev.data_buf_residue;
   11c38:	68e2      	ldr	r2, [r4, #12]
		usb_write(USB_CONTROL_EP_IN, usb_dev.data_buf,
   11c3a:	68a1      	ldr	r1, [r4, #8]
		uint32_t chunk = usb_dev.data_buf_residue;
   11c3c:	9201      	str	r2, [sp, #4]
		usb_write(USB_CONTROL_EP_IN, usb_dev.data_buf,
   11c3e:	ab01      	add	r3, sp, #4
   11c40:	2080      	movs	r0, #128	; 0x80
   11c42:	f008 f891 	bl	19d68 <usb_write>
		usb_dev.data_buf += chunk;
   11c46:	9a01      	ldr	r2, [sp, #4]
   11c48:	68a3      	ldr	r3, [r4, #8]
   11c4a:	4413      	add	r3, r2
   11c4c:	60a3      	str	r3, [r4, #8]
		usb_dev.data_buf_residue -= chunk;
   11c4e:	68e3      	ldr	r3, [r4, #12]
   11c50:	1a9b      	subs	r3, r3, r2
   11c52:	60e3      	str	r3, [r4, #12]
		if (!usb_dev.data_buf_residue && chunk &&
   11c54:	b943      	cbnz	r3, 11c68 <usb_data_to_host+0x38>
   11c56:	b13a      	cbz	r2, 11c68 <usb_data_to_host+0x38>
		    usb_dev.setup.wLength > usb_dev.data_buf_len) {
   11c58:	6923      	ldr	r3, [r4, #16]
   11c5a:	88e2      	ldrh	r2, [r4, #6]
		if (!usb_dev.data_buf_residue && chunk &&
   11c5c:	429a      	cmp	r2, r3
   11c5e:	dd03      	ble.n	11c68 <usb_data_to_host+0x38>
			if (!(usb_dev.data_buf_len % USB_MAX_CTRL_MPS)) {
   11c60:	069b      	lsls	r3, r3, #26
   11c62:	d101      	bne.n	11c68 <usb_data_to_host+0x38>
				usb_dev.zlp_flag = true;
   11c64:	2301      	movs	r3, #1
   11c66:	7523      	strb	r3, [r4, #20]
}
   11c68:	b002      	add	sp, #8
   11c6a:	bd10      	pop	{r4, pc}
		usb_dev.zlp_flag = false;
   11c6c:	2300      	movs	r3, #0
		usb_dc_ep_write(USB_CONTROL_EP_IN, NULL, 0, NULL);
   11c6e:	461a      	mov	r2, r3
   11c70:	4619      	mov	r1, r3
   11c72:	2080      	movs	r0, #128	; 0x80
		usb_dev.zlp_flag = false;
   11c74:	7523      	strb	r3, [r4, #20]
}
   11c76:	b002      	add	sp, #8
   11c78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		usb_dc_ep_write(USB_CONTROL_EP_IN, NULL, 0, NULL);
   11c7c:	f001 bf2c 	b.w	13ad8 <usb_dc_ep_write>
   11c80:	20000a10 	.word	0x20000a10

00011c84 <usb_handle_control_transfer>:
{
   11c84:	b530      	push	{r4, r5, lr}
   11c86:	b085      	sub	sp, #20
	uint32_t chunk = 0U;
   11c88:	2300      	movs	r3, #0
{
   11c8a:	4602      	mov	r2, r0
   11c8c:	460d      	mov	r5, r1
	uint32_t chunk = 0U;
   11c8e:	9301      	str	r3, [sp, #4]
	if (ep == USB_CONTROL_EP_OUT && ep_status == USB_DC_EP_SETUP) {
   11c90:	2800      	cmp	r0, #0
   11c92:	d15f      	bne.n	11d54 <usb_handle_control_transfer+0xd0>
   11c94:	2900      	cmp	r1, #0
   11c96:	d13c      	bne.n	11d12 <usb_handle_control_transfer+0x8e>
		if (usb_dc_ep_read(ep, (uint8_t *)&setup_raw,
   11c98:	2208      	movs	r2, #8
   11c9a:	460b      	mov	r3, r1
   11c9c:	eb0d 0102 	add.w	r1, sp, r2
   11ca0:	f008 fa0d 	bl	1a0be <usb_dc_ep_read>
   11ca4:	2800      	cmp	r0, #0
   11ca6:	da04      	bge.n	11cb2 <usb_handle_control_transfer+0x2e>
			usb_dc_ep_set_stall(USB_CONTROL_EP_IN);
   11ca8:	2080      	movs	r0, #128	; 0x80
				usb_dc_ep_set_stall(USB_CONTROL_EP_OUT);
   11caa:	f001 fe61 	bl	13970 <usb_dc_ep_set_stall>
}
   11cae:	b005      	add	sp, #20
   11cb0:	bd30      	pop	{r4, r5, pc}
		setup->bmRequestType = setup_raw.bmRequestType;
   11cb2:	4c2d      	ldr	r4, [pc, #180]	; (11d68 <usb_handle_control_transfer+0xe4>)
		setup->bRequest = setup_raw.bRequest;
   11cb4:	f89d 3009 	ldrb.w	r3, [sp, #9]
		setup->bmRequestType = setup_raw.bmRequestType;
   11cb8:	f89d 2008 	ldrb.w	r2, [sp, #8]
		setup->bRequest = setup_raw.bRequest;
   11cbc:	7063      	strb	r3, [r4, #1]
		setup->wValue = sys_le16_to_cpu(setup_raw.wValue);
   11cbe:	f8bd 300a 	ldrh.w	r3, [sp, #10]
   11cc2:	8063      	strh	r3, [r4, #2]
		setup->wIndex = sys_le16_to_cpu(setup_raw.wIndex);
   11cc4:	f8bd 300c 	ldrh.w	r3, [sp, #12]
		setup->bmRequestType = setup_raw.bmRequestType;
   11cc8:	7022      	strb	r2, [r4, #0]
		setup->wIndex = sys_le16_to_cpu(setup_raw.wIndex);
   11cca:	80a3      	strh	r3, [r4, #4]
		usb_dev.data_buf = usb_dev.req_data;
   11ccc:	f104 0138 	add.w	r1, r4, #56	; 0x38
		setup->wLength = sys_le16_to_cpu(setup_raw.wLength);
   11cd0:	f8bd 300e 	ldrh.w	r3, [sp, #14]
   11cd4:	80e3      	strh	r3, [r4, #6]
		if (usb_reqtype_is_to_device(setup)) {
   11cd6:	0612      	lsls	r2, r2, #24
		usb_dev.data_buf_residue = 0;
   11cd8:	e9c4 5503 	strd	r5, r5, [r4, #12]
		usb_dev.data_buf = usb_dev.req_data;
   11cdc:	60a1      	str	r1, [r4, #8]
		usb_dev.zlp_flag = false;
   11cde:	7525      	strb	r5, [r4, #20]
		if (usb_reqtype_is_to_device(setup)) {
   11ce0:	d40a      	bmi.n	11cf8 <usb_handle_control_transfer+0x74>
			if (setup->wLength > CONFIG_USB_REQUEST_BUFFER_SIZE) {
   11ce2:	2b80      	cmp	r3, #128	; 0x80
   11ce4:	d904      	bls.n	11cf0 <usb_handle_control_transfer+0x6c>
				usb_dc_ep_set_stall(USB_CONTROL_EP_IN);
   11ce6:	2080      	movs	r0, #128	; 0x80
   11ce8:	f001 fe42 	bl	13970 <usb_dc_ep_set_stall>
				usb_dc_ep_set_stall(USB_CONTROL_EP_OUT);
   11cec:	2000      	movs	r0, #0
   11cee:	e7dc      	b.n	11caa <usb_handle_control_transfer+0x26>
			if (setup->wLength) {
   11cf0:	b113      	cbz	r3, 11cf8 <usb_handle_control_transfer+0x74>
				usb_dev.data_buf_residue = setup->wLength;
   11cf2:	e9c4 3303 	strd	r3, r3, [r4, #12]
				return;
   11cf6:	e7da      	b.n	11cae <usb_handle_control_transfer+0x2a>
		if (!usb_handle_request(setup,
   11cf8:	f7ff fd86 	bl	11808 <usb_handle_request.constprop.0>
   11cfc:	2800      	cmp	r0, #0
   11cfe:	d0d3      	beq.n	11ca8 <usb_handle_control_transfer+0x24>
		usb_dev.data_buf_residue = MIN(usb_dev.data_buf_len,
   11d00:	88e2      	ldrh	r2, [r4, #6]
   11d02:	6923      	ldr	r3, [r4, #16]
   11d04:	429a      	cmp	r2, r3
   11d06:	bfd4      	ite	le
   11d08:	60e2      	strle	r2, [r4, #12]
   11d0a:	60e3      	strgt	r3, [r4, #12]
			usb_data_to_host();
   11d0c:	f7ff ff90 	bl	11c30 <usb_data_to_host>
   11d10:	e7cd      	b.n	11cae <usb_handle_control_transfer+0x2a>
		if (usb_dev.data_buf_residue <= 0) {
   11d12:	4c15      	ldr	r4, [pc, #84]	; (11d68 <usb_handle_control_transfer+0xe4>)
			if (usb_dc_ep_read(USB_CONTROL_EP_OUT,
   11d14:	e9d4 1502 	ldrd	r1, r5, [r4, #8]
		if (usb_dev.data_buf_residue <= 0) {
   11d18:	2d00      	cmp	r5, #0
			if (usb_dc_ep_read(USB_CONTROL_EP_OUT,
   11d1a:	ab01      	add	r3, sp, #4
		if (usb_dev.data_buf_residue <= 0) {
   11d1c:	dc04      	bgt.n	11d28 <usb_handle_control_transfer+0xa4>
			if (usb_dc_ep_read(USB_CONTROL_EP_OUT,
   11d1e:	f008 f9ce 	bl	1a0be <usb_dc_ep_read>
   11d22:	2800      	cmp	r0, #0
   11d24:	dac3      	bge.n	11cae <usb_handle_control_transfer+0x2a>
   11d26:	e7bf      	b.n	11ca8 <usb_handle_control_transfer+0x24>
		if (usb_dc_ep_read(USB_CONTROL_EP_OUT,
   11d28:	462a      	mov	r2, r5
   11d2a:	f008 f9c8 	bl	1a0be <usb_dc_ep_read>
   11d2e:	2800      	cmp	r0, #0
   11d30:	dbd9      	blt.n	11ce6 <usb_handle_control_transfer+0x62>
		usb_dev.data_buf += chunk;
   11d32:	9901      	ldr	r1, [sp, #4]
   11d34:	68a2      	ldr	r2, [r4, #8]
		usb_dev.data_buf_residue -= chunk;
   11d36:	68e3      	ldr	r3, [r4, #12]
		usb_dev.data_buf += chunk;
   11d38:	440a      	add	r2, r1
		usb_dev.data_buf_residue -= chunk;
   11d3a:	1a5b      	subs	r3, r3, r1
		usb_dev.data_buf += chunk;
   11d3c:	60a2      	str	r2, [r4, #8]
		usb_dev.data_buf_residue -= chunk;
   11d3e:	60e3      	str	r3, [r4, #12]
		if (usb_dev.data_buf_residue == 0) {
   11d40:	2b00      	cmp	r3, #0
   11d42:	d1b4      	bne.n	11cae <usb_handle_control_transfer+0x2a>
			usb_dev.data_buf = usb_dev.req_data;
   11d44:	f104 0338 	add.w	r3, r4, #56	; 0x38
   11d48:	60a3      	str	r3, [r4, #8]
			if (!usb_handle_request(setup,
   11d4a:	f7ff fd5d 	bl	11808 <usb_handle_request.constprop.0>
   11d4e:	2800      	cmp	r0, #0
   11d50:	d1dc      	bne.n	11d0c <usb_handle_control_transfer+0x88>
   11d52:	e7a9      	b.n	11ca8 <usb_handle_control_transfer+0x24>
	} else if (ep == USB_CONTROL_EP_IN) {
   11d54:	2880      	cmp	r0, #128	; 0x80
   11d56:	d1aa      	bne.n	11cae <usb_handle_control_transfer+0x2a>
		if (usb_dev.data_buf_residue != 0 || usb_dev.zlp_flag == true) {
   11d58:	4b03      	ldr	r3, [pc, #12]	; (11d68 <usb_handle_control_transfer+0xe4>)
   11d5a:	68da      	ldr	r2, [r3, #12]
   11d5c:	2a00      	cmp	r2, #0
   11d5e:	d1d5      	bne.n	11d0c <usb_handle_control_transfer+0x88>
   11d60:	7d1b      	ldrb	r3, [r3, #20]
   11d62:	2b00      	cmp	r3, #0
   11d64:	d1d2      	bne.n	11d0c <usb_handle_control_transfer+0x88>
   11d66:	e7a2      	b.n	11cae <usb_handle_control_transfer+0x2a>
   11d68:	20000a10 	.word	0x20000a10

00011d6c <usb_set_config>:
	usb_dev.descriptors = usb_descriptors;
   11d6c:	4b05      	ldr	r3, [pc, #20]	; (11d84 <usb_set_config+0x18>)
	usb_dev.req_handlers[type] = handler;
   11d6e:	4a06      	ldr	r2, [pc, #24]	; (11d88 <usb_set_config+0x1c>)
   11d70:	629a      	str	r2, [r3, #40]	; 0x28
   11d72:	4a06      	ldr	r2, [pc, #24]	; (11d8c <usb_set_config+0x20>)
   11d74:	62da      	str	r2, [r3, #44]	; 0x2c
   11d76:	4a06      	ldr	r2, [pc, #24]	; (11d90 <usb_set_config+0x24>)
   11d78:	631a      	str	r2, [r3, #48]	; 0x30
	usb_dev.custom_req_handler = handler;
   11d7a:	4a06      	ldr	r2, [pc, #24]	; (11d94 <usb_set_config+0x28>)
	usb_dev.descriptors = usb_descriptors;
   11d7c:	6258      	str	r0, [r3, #36]	; 0x24
	usb_dev.custom_req_handler = handler;
   11d7e:	619a      	str	r2, [r3, #24]

	/* register class request handlers for each interface*/
	usb_register_custom_req_handler(custom_handler);

	return 0;
}
   11d80:	2000      	movs	r0, #0
   11d82:	4770      	bx	lr
   11d84:	20000a10 	.word	0x20000a10
   11d88:	00011929 	.word	0x00011929
   11d8c:	00011691 	.word	0x00011691
   11d90:	00011731 	.word	0x00011731
   11d94:	000116d1 	.word	0x000116d1

00011d98 <usb_device_init>:
 */
static int usb_device_init(const struct device *dev)
{
	uint8_t *device_descriptor;

	if (usb_dev.enabled == true) {
   11d98:	4b08      	ldr	r3, [pc, #32]	; (11dbc <usb_device_init+0x24>)
{
   11d9a:	b510      	push	{r4, lr}
	if (usb_dev.enabled == true) {
   11d9c:	f893 40b8 	ldrb.w	r4, [r3, #184]	; 0xb8
   11da0:	b934      	cbnz	r4, 11db0 <usb_device_init+0x18>
		return -EALREADY;
	}

	/* register device descriptor */
	device_descriptor = usb_get_device_descriptor();
   11da2:	f000 f9a3 	bl	120ec <usb_get_device_descriptor>
	if (!device_descriptor) {
   11da6:	b130      	cbz	r0, 11db6 <usb_device_init+0x1e>
		LOG_ERR("Failed to configure USB device stack");
		return -1;
	}

	usb_set_config(device_descriptor);
   11da8:	f7ff ffe0 	bl	11d6c <usb_set_config>

	if (IS_ENABLED(CONFIG_USB_DEVICE_INITIALIZE_AT_BOOT)) {
		return usb_enable(NULL);
	}

	return 0;
   11dac:	4620      	mov	r0, r4
}
   11dae:	bd10      	pop	{r4, pc}
		return -EALREADY;
   11db0:	f06f 0077 	mvn.w	r0, #119	; 0x77
   11db4:	e7fb      	b.n	11dae <usb_device_init+0x16>
		return -1;
   11db6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   11dba:	e7f8      	b.n	11dae <usb_device_init+0x16>
   11dbc:	20000a10 	.word	0x20000a10

00011dc0 <usb_enable>:
{
   11dc0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
   11dc4:	4604      	mov	r4, r0
	if (usb_dev.enabled == true) {
   11dc6:	4d35      	ldr	r5, [pc, #212]	; (11e9c <usb_enable+0xdc>)
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm1 = { .val = timeout };
		return (int) arch_syscall_invoke3(parm0.x, parm1.split.lo, parm1.split.hi, K_SYSCALL_K_MUTEX_LOCK);
	}
#endif
	compiler_barrier();
	return z_impl_k_mutex_lock(mutex, timeout);
   11dc8:	4835      	ldr	r0, [pc, #212]	; (11ea0 <usb_enable+0xe0>)
   11dca:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
   11dce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   11dd2:	f006 fb63 	bl	1849c <z_impl_k_mutex_lock>
   11dd6:	f895 60b8 	ldrb.w	r6, [r5, #184]	; 0xb8
   11dda:	2e00      	cmp	r6, #0
   11ddc:	d15b      	bne.n	11e96 <usb_enable+0xd6>
	usb_dev.status_callback = cb;
   11dde:	4831      	ldr	r0, [pc, #196]	; (11ea4 <usb_enable+0xe4>)
	usb_dev.user_status_callback = status_cb;
   11de0:	622c      	str	r4, [r5, #32]
	usb_dev.status_callback = cb;
   11de2:	61e8      	str	r0, [r5, #28]
	usb_dc_set_status_callback(forward_status_cb);
   11de4:	f001 ff8e 	bl	13d04 <usb_dc_set_status_callback>
	ret = usb_dc_attach();
   11de8:	f001 fd50 	bl	1388c <usb_dc_attach>
	if (ret < 0) {
   11dec:	1e04      	subs	r4, r0, #0
   11dee:	db36      	blt.n	11e5e <usb_enable+0x9e>
	ret = usb_transfer_init();
   11df0:	f000 fb0c 	bl	1240c <usb_transfer_init>
	if (ret < 0) {
   11df4:	1e04      	subs	r4, r0, #0
   11df6:	db32      	blt.n	11e5e <usb_enable+0x9e>
	ep0_cfg.ep_mps = USB_MAX_CTRL_MPS;
   11df8:	2340      	movs	r3, #64	; 0x40
	ret = usb_dc_ep_configure(&ep0_cfg);
   11dfa:	4668      	mov	r0, sp
	ep0_cfg.ep_mps = USB_MAX_CTRL_MPS;
   11dfc:	f8ad 3002 	strh.w	r3, [sp, #2]
	ep0_cfg.ep_type = USB_DC_EP_CONTROL;
   11e00:	f88d 6004 	strb.w	r6, [sp, #4]
	ep0_cfg.ep_addr = USB_CONTROL_EP_OUT;
   11e04:	f88d 6000 	strb.w	r6, [sp]
	ret = usb_dc_ep_configure(&ep0_cfg);
   11e08:	f001 fd90 	bl	1392c <usb_dc_ep_configure>
	if (ret < 0) {
   11e0c:	1e04      	subs	r4, r0, #0
   11e0e:	db26      	blt.n	11e5e <usb_enable+0x9e>
	ep0_cfg.ep_addr = USB_CONTROL_EP_IN;
   11e10:	2780      	movs	r7, #128	; 0x80
	ret = usb_dc_ep_configure(&ep0_cfg);
   11e12:	4668      	mov	r0, sp
	ep0_cfg.ep_addr = USB_CONTROL_EP_IN;
   11e14:	f88d 7000 	strb.w	r7, [sp]
	ret = usb_dc_ep_configure(&ep0_cfg);
   11e18:	f001 fd88 	bl	1392c <usb_dc_ep_configure>
	if (ret < 0) {
   11e1c:	1e04      	subs	r4, r0, #0
   11e1e:	db1e      	blt.n	11e5e <usb_enable+0x9e>
	ret = usb_dc_ep_set_callback(USB_CONTROL_EP_OUT,
   11e20:	4921      	ldr	r1, [pc, #132]	; (11ea8 <usb_enable+0xe8>)
   11e22:	4630      	mov	r0, r6
   11e24:	f001 ff5a 	bl	13cdc <usb_dc_ep_set_callback>
	if (ret < 0) {
   11e28:	1e04      	subs	r4, r0, #0
   11e2a:	db18      	blt.n	11e5e <usb_enable+0x9e>
	ret = usb_dc_ep_set_callback(USB_CONTROL_EP_IN,
   11e2c:	491e      	ldr	r1, [pc, #120]	; (11ea8 <usb_enable+0xe8>)
   11e2e:	4638      	mov	r0, r7
   11e30:	f001 ff54 	bl	13cdc <usb_dc_ep_set_callback>
	if (ret < 0) {
   11e34:	1e04      	subs	r4, r0, #0
   11e36:	db12      	blt.n	11e5e <usb_enable+0x9e>
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
   11e38:	4c1c      	ldr	r4, [pc, #112]	; (11eac <usb_enable+0xec>)
   11e3a:	f8df 8074 	ldr.w	r8, [pc, #116]	; 11eb0 <usb_enable+0xf0>
   11e3e:	4544      	cmp	r4, r8
   11e40:	d314      	bcc.n	11e6c <usb_enable+0xac>
	ret = usb_dc_ep_enable(USB_CONTROL_EP_OUT);
   11e42:	2000      	movs	r0, #0
   11e44:	f001 fdf8 	bl	13a38 <usb_dc_ep_enable>
	if (ret < 0) {
   11e48:	1e04      	subs	r4, r0, #0
   11e4a:	db08      	blt.n	11e5e <usb_enable+0x9e>
	ret = usb_dc_ep_enable(USB_CONTROL_EP_IN);
   11e4c:	2080      	movs	r0, #128	; 0x80
   11e4e:	f001 fdf3 	bl	13a38 <usb_dc_ep_enable>
	if (ret < 0) {
   11e52:	1e04      	subs	r4, r0, #0
   11e54:	db03      	blt.n	11e5e <usb_enable+0x9e>
	usb_dev.enabled = true;
   11e56:	2301      	movs	r3, #1
   11e58:	f885 30b8 	strb.w	r3, [r5, #184]	; 0xb8
	ret = 0;
   11e5c:	2400      	movs	r4, #0
		union { uintptr_t x; struct k_mutex * val; } parm0 = { .val = mutex };
		return (int) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_MUTEX_UNLOCK);
	}
#endif
	compiler_barrier();
	return z_impl_k_mutex_unlock(mutex);
   11e5e:	4810      	ldr	r0, [pc, #64]	; (11ea0 <usb_enable+0xe0>)
   11e60:	f006 fb94 	bl	1858c <z_impl_k_mutex_unlock>
}
   11e64:	4620      	mov	r0, r4
   11e66:	b002      	add	sp, #8
   11e68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ep_data = cfg_data->endpoint;
   11e6c:	6a27      	ldr	r7, [r4, #32]
		for (uint8_t n = 0; n < cfg_data->num_endpoints; n++) {
   11e6e:	2600      	movs	r6, #0
   11e70:	7f22      	ldrb	r2, [r4, #28]
   11e72:	b2f3      	uxtb	r3, r6
   11e74:	429a      	cmp	r2, r3
   11e76:	d801      	bhi.n	11e7c <usb_enable+0xbc>
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
   11e78:	3424      	adds	r4, #36	; 0x24
   11e7a:	e7e0      	b.n	11e3e <usb_enable+0x7e>
			if (usb_dc_ep_set_callback(ep_data[n].ep_addr,
   11e7c:	eb07 02c3 	add.w	r2, r7, r3, lsl #3
   11e80:	f857 1033 	ldr.w	r1, [r7, r3, lsl #3]
   11e84:	7910      	ldrb	r0, [r2, #4]
   11e86:	f001 ff29 	bl	13cdc <usb_dc_ep_set_callback>
   11e8a:	3601      	adds	r6, #1
   11e8c:	2800      	cmp	r0, #0
   11e8e:	d0ef      	beq.n	11e70 <usb_enable+0xb0>
   11e90:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
   11e94:	e7e3      	b.n	11e5e <usb_enable+0x9e>
		ret = -EALREADY;
   11e96:	f06f 0477 	mvn.w	r4, #119	; 0x77
   11e9a:	e7e0      	b.n	11e5e <usb_enable+0x9e>
   11e9c:	20000a10 	.word	0x20000a10
   11ea0:	200005bc 	.word	0x200005bc
   11ea4:	00011835 	.word	0x00011835
   11ea8:	00011c85 	.word	0x00011c85
   11eac:	20000688 	.word	0x20000688
   11eb0:	200006ac 	.word	0x200006ac

00011eb4 <usb_update_sn_string_descriptor>:
 * case the device ID returned by the HWINFO driver is bigger, the lower
 * part is used for the USB Serial Number, as that part is usually having
 * more entropy.
 */
__weak uint8_t *usb_update_sn_string_descriptor(void)
{
   11eb4:	b530      	push	{r4, r5, lr}
	 * unless the user requested a longer serial number.
	 */
	const int usblen = sizeof(CONFIG_USB_DEVICE_SN) / 2;
	uint8_t hwid[MAX(16, sizeof(CONFIG_USB_DEVICE_SN) / 2)];
	static uint8_t sn[sizeof(CONFIG_USB_DEVICE_SN) + 1];
	const char hex[] = "0123456789ABCDEF";
   11eb6:	4b1f      	ldr	r3, [pc, #124]	; (11f34 <usb_update_sn_string_descriptor+0x80>)
{
   11eb8:	b08b      	sub	sp, #44	; 0x2c
	const char hex[] = "0123456789ABCDEF";
   11eba:	aa05      	add	r2, sp, #20
   11ebc:	f103 0510 	add.w	r5, r3, #16
   11ec0:	6818      	ldr	r0, [r3, #0]
   11ec2:	6859      	ldr	r1, [r3, #4]
   11ec4:	4614      	mov	r4, r2
   11ec6:	c403      	stmia	r4!, {r0, r1}
   11ec8:	3308      	adds	r3, #8
   11eca:	42ab      	cmp	r3, r5
   11ecc:	4622      	mov	r2, r4
   11ece:	d1f7      	bne.n	11ec0 <usb_update_sn_string_descriptor+0xc>
   11ed0:	781b      	ldrb	r3, [r3, #0]
   11ed2:	7023      	strb	r3, [r4, #0]
	int hwlen, skip;

	memset(hwid, 0, sizeof(hwid));
   11ed4:	2210      	movs	r2, #16
   11ed6:	2100      	movs	r1, #0
   11ed8:	a801      	add	r0, sp, #4
   11eda:	f008 f8a3 	bl	1a024 <memset>
	memset(sn, 0, sizeof(sn));
   11ede:	2212      	movs	r2, #18
   11ee0:	2100      	movs	r1, #0
   11ee2:	4815      	ldr	r0, [pc, #84]	; (11f38 <usb_update_sn_string_descriptor+0x84>)
   11ee4:	f008 f89e 	bl	1a024 <memset>
		union { uintptr_t x; size_t val; } parm1 = { .val = length };
		return (ssize_t) arch_syscall_invoke2(parm0.x, parm1.x, K_SYSCALL_HWINFO_GET_DEVICE_ID);
	}
#endif
	compiler_barrier();
	return z_impl_hwinfo_get_device_id(buffer, length);
   11ee8:	2110      	movs	r1, #16
   11eea:	a801      	add	r0, sp, #4
   11eec:	f008 fd31 	bl	1a952 <z_impl_hwinfo_get_device_id>

	hwlen = hwinfo_get_device_id(hwid, sizeof(hwid));
	if (hwlen > 0) {
   11ef0:	2800      	cmp	r0, #0
   11ef2:	dd1b      	ble.n	11f2c <usb_update_sn_string_descriptor+0x78>
		skip = MAX(0, hwlen - usblen);
   11ef4:	2808      	cmp	r0, #8
   11ef6:	bfb8      	it	lt
   11ef8:	2008      	movlt	r0, #8
   11efa:	3808      	subs	r0, #8
   11efc:	ab01      	add	r3, sp, #4
   11efe:	4a0e      	ldr	r2, [pc, #56]	; (11f38 <usb_update_sn_string_descriptor+0x84>)
   11f00:	4418      	add	r0, r3
		LOG_HEXDUMP_DBG(&hwid[skip], usblen, "Serial Number");
		for (int i = 0; i < usblen; i++) {
   11f02:	2100      	movs	r1, #0
			sn[i * 2] = hex[hwid[i + skip] >> 4];
   11f04:	f810 3b01 	ldrb.w	r3, [r0], #1
   11f08:	ac0a      	add	r4, sp, #40	; 0x28
   11f0a:	eb04 1413 	add.w	r4, r4, r3, lsr #4
			sn[i * 2 + 1] = hex[hwid[i + skip] & 0xF];
   11f0e:	f003 030f 	and.w	r3, r3, #15
			sn[i * 2] = hex[hwid[i + skip] >> 4];
   11f12:	f814 4c14 	ldrb.w	r4, [r4, #-20]
   11f16:	7014      	strb	r4, [r2, #0]
			sn[i * 2 + 1] = hex[hwid[i + skip] & 0xF];
   11f18:	ac0a      	add	r4, sp, #40	; 0x28
   11f1a:	4423      	add	r3, r4
		for (int i = 0; i < usblen; i++) {
   11f1c:	3101      	adds	r1, #1
			sn[i * 2 + 1] = hex[hwid[i + skip] & 0xF];
   11f1e:	f813 3c14 	ldrb.w	r3, [r3, #-20]
   11f22:	7053      	strb	r3, [r2, #1]
		for (int i = 0; i < usblen; i++) {
   11f24:	2908      	cmp	r1, #8
   11f26:	f102 0202 	add.w	r2, r2, #2
   11f2a:	d1eb      	bne.n	11f04 <usb_update_sn_string_descriptor+0x50>
		}
	}

	return sn;
}
   11f2c:	4802      	ldr	r0, [pc, #8]	; (11f38 <usb_update_sn_string_descriptor+0x84>)
   11f2e:	b00b      	add	sp, #44	; 0x2c
   11f30:	bd30      	pop	{r4, r5, pc}
   11f32:	bf00      	nop
   11f34:	0001dbd8 	.word	0x0001dbd8
   11f38:	200019d8 	.word	0x200019d8

00011f3c <usb_fix_descriptor>:
 * Restrictions:
 * - just one device configuration (there is only one)
 * - string descriptor must be present
 */
static int usb_fix_descriptor(struct usb_desc_header *head)
{
   11f3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11f40:	4604      	mov	r4, r0
   11f42:	b085      	sub	sp, #20
	struct usb_cfg_descriptor *cfg_descr = NULL;
	struct usb_if_descriptor *if_descr = NULL;
	struct usb_cfg_data *cfg_data = NULL;
	struct usb_ep_descriptor *ep_descr = NULL;
	uint8_t numof_ifaces = 0U;
	uint8_t str_descr_idx = 0U;
   11f44:	2500      	movs	r5, #0
	uint32_t requested_ep = BIT(16) | BIT(0);
   11f46:	f04f 1b01 	mov.w	fp, #65537	; 0x10001
	uint8_t numof_ifaces = 0U;
   11f4a:	46a9      	mov	r9, r5
	struct usb_cfg_data *cfg_data = NULL;
   11f4c:	462e      	mov	r6, r5
	struct usb_cfg_descriptor *cfg_descr = NULL;
   11f4e:	46aa      	mov	sl, r5

	while (head->bLength != 0U) {
   11f50:	7820      	ldrb	r0, [r4, #0]
   11f52:	b920      	cbnz	r0, 11f5e <usb_fix_descriptor+0x22>

		/* Move to next descriptor */
		head = (struct usb_desc_header *)((uint8_t *)head + head->bLength);
	}

	if ((head + 1) != __usb_descriptor_end) {
   11f54:	4b61      	ldr	r3, [pc, #388]	; (120dc <usb_fix_descriptor+0x1a0>)
   11f56:	3402      	adds	r4, #2
   11f58:	429c      	cmp	r4, r3
   11f5a:	d01f      	beq.n	11f9c <usb_fix_descriptor+0x60>
   11f5c:	e7f2      	b.n	11f44 <usb_fix_descriptor+0x8>
		switch (head->bDescriptorType) {
   11f5e:	7863      	ldrb	r3, [r4, #1]
   11f60:	2b05      	cmp	r3, #5
   11f62:	d805      	bhi.n	11f70 <usb_fix_descriptor+0x34>
   11f64:	e8df f003 	tbb	[pc, r3]
   11f68:	78030478 	.word	0x78030478
   11f6c:	2007      	.short	0x2007
   11f6e:	46a2      	mov	sl, r4
		head = (struct usb_desc_header *)((uint8_t *)head + head->bLength);
   11f70:	7823      	ldrb	r3, [r4, #0]
   11f72:	441c      	add	r4, r3
   11f74:	e7ec      	b.n	11f50 <usb_fix_descriptor+0x14>
			if (if_descr->bAlternateSetting) {
   11f76:	78e3      	ldrb	r3, [r4, #3]
   11f78:	2b00      	cmp	r3, #0
   11f7a:	d1f9      	bne.n	11f70 <usb_fix_descriptor+0x34>
			if (if_descr->bInterfaceNumber == 0U) {
   11f7c:	78a3      	ldrb	r3, [r4, #2]
   11f7e:	b183      	cbz	r3, 11fa2 <usb_fix_descriptor+0x66>
			numof_ifaces++;
   11f80:	f109 0901 	add.w	r9, r9, #1
   11f84:	fa5f f989 	uxtb.w	r9, r9
			break;
   11f88:	e7f2      	b.n	11f70 <usb_fix_descriptor+0x34>
		if (cfg_data->interface_descriptor == iface) {
   11f8a:	6872      	ldr	r2, [r6, #4]
   11f8c:	4294      	cmp	r4, r2
   11f8e:	f000 809d 	beq.w	120cc <usb_fix_descriptor+0x190>
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
   11f92:	3624      	adds	r6, #36	; 0x24
   11f94:	429e      	cmp	r6, r3
   11f96:	d3f8      	bcc.n	11f8a <usb_fix_descriptor+0x4e>
					return -1;
   11f98:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
		LOG_DBG("try to fix next descriptor at %p", head + 1);
		return usb_fix_descriptor(head + 1);
	}

	return 0;
}
   11f9c:	b005      	add	sp, #20
   11f9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	STRUCT_SECTION_FOREACH(usb_cfg_data, cfg_data) {
   11fa2:	4e4f      	ldr	r6, [pc, #316]	; (120e0 <usb_fix_descriptor+0x1a4>)
   11fa4:	4b4f      	ldr	r3, [pc, #316]	; (120e4 <usb_fix_descriptor+0x1a8>)
   11fa6:	e7f5      	b.n	11f94 <usb_fix_descriptor+0x58>
			if (!cfg_data) {
   11fa8:	2e00      	cmp	r6, #0
   11faa:	d0f5      	beq.n	11f98 <usb_fix_descriptor+0x5c>
	for (unsigned int i = 0; i < cfg_data->num_endpoints; i++) {
   11fac:	2300      	movs	r3, #0
   11fae:	2101      	movs	r1, #1
   11fb0:	7f32      	ldrb	r2, [r6, #28]
   11fb2:	4293      	cmp	r3, r2
   11fb4:	d2f0      	bcs.n	11f98 <usb_fix_descriptor+0x5c>
		if (ep_descr->bEndpointAddress != ep_data[i].ep_addr) {
   11fb6:	6a32      	ldr	r2, [r6, #32]
   11fb8:	78a7      	ldrb	r7, [r4, #2]
   11fba:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
   11fbe:	7910      	ldrb	r0, [r2, #4]
   11fc0:	4287      	cmp	r7, r0
   11fc2:	d001      	beq.n	11fc8 <usb_fix_descriptor+0x8c>
	for (unsigned int i = 0; i < cfg_data->num_endpoints; i++) {
   11fc4:	3301      	adds	r3, #1
   11fc6:	e7f3      	b.n	11fb0 <usb_fix_descriptor+0x74>
   11fc8:	2701      	movs	r7, #1
			ep_cfg.ep_type = (ep_descr->bmAttributes &
   11fca:	78e0      	ldrb	r0, [r4, #3]
			ep_cfg.ep_mps = ep_descr->wMaxPacketSize;
   11fcc:	f894 c005 	ldrb.w	ip, [r4, #5]
			ep_cfg.ep_type = (ep_descr->bmAttributes &
   11fd0:	f000 0003 	and.w	r0, r0, #3
   11fd4:	f88d 000c 	strb.w	r0, [sp, #12]
			ep_cfg.ep_mps = ep_descr->wMaxPacketSize;
   11fd8:	7920      	ldrb	r0, [r4, #4]
   11fda:	ea40 200c 	orr.w	r0, r0, ip, lsl #8
   11fde:	f8ad 000a 	strh.w	r0, [sp, #10]
			if (ep_cfg.ep_addr & USB_EP_DIR_IN) {
   11fe2:	f994 0002 	ldrsb.w	r0, [r4, #2]
   11fe6:	2800      	cmp	r0, #0
   11fe8:	fa5f f887 	uxtb.w	r8, r7
   11fec:	da28      	bge.n	12040 <usb_fix_descriptor+0x104>
				if ((*requested_ep & (1U << (idx + 16U)))) {
   11fee:	f107 0010 	add.w	r0, r7, #16
   11ff2:	fa01 f000 	lsl.w	r0, r1, r0
   11ff6:	ea10 0f0b 	tst.w	r0, fp
   11ffa:	d129      	bne.n	12050 <usb_fix_descriptor+0x114>
				ep_cfg.ep_addr = (USB_EP_DIR_IN | idx);
   11ffc:	f068 007f 	orn	r0, r8, #127	; 0x7f
   12000:	f88d 0008 	strb.w	r0, [sp, #8]
			if (!usb_dc_ep_check_cap(&ep_cfg)) {
   12004:	a802      	add	r0, sp, #8
   12006:	e9cd 3200 	strd	r3, r2, [sp]
   1200a:	f008 f840 	bl	1a08e <usb_dc_ep_check_cap>
   1200e:	e9dd 3200 	ldrd	r3, r2, [sp]
   12012:	2101      	movs	r1, #1
   12014:	b9e0      	cbnz	r0, 12050 <usb_fix_descriptor+0x114>
				ep_descr->bEndpointAddress = ep_cfg.ep_addr;
   12016:	f89d 3008 	ldrb.w	r3, [sp, #8]
   1201a:	70a3      	strb	r3, [r4, #2]
				if (ep_cfg.ep_addr & USB_EP_DIR_IN) {
   1201c:	f013 0f80 	tst.w	r3, #128	; 0x80
					*requested_ep |= (1U << (idx + 16U));
   12020:	bf1c      	itt	ne
   12022:	f108 0810 	addne.w	r8, r8, #16
   12026:	fa5f f888 	uxtbne.w	r8, r8
				ep_data[i].ep_addr = ep_cfg.ep_addr;
   1202a:	7113      	strb	r3, [r2, #4]
				if (ep_cfg.ep_addr & USB_EP_DIR_IN) {
   1202c:	460b      	mov	r3, r1
					*requested_ep |= (1U << (idx + 16U));
   1202e:	bf15      	itete	ne
   12030:	fa01 f808 	lslne.w	r8, r1, r8
					*requested_ep |= (1U << idx);
   12034:	40bb      	lsleq	r3, r7
					*requested_ep |= (1U << (idx + 16U));
   12036:	ea4b 0b08 	orrne.w	fp, fp, r8
					*requested_ep |= (1U << idx);
   1203a:	ea4b 0b03 	orreq.w	fp, fp, r3
				return 0;
   1203e:	e797      	b.n	11f70 <usb_fix_descriptor+0x34>
				if ((*requested_ep & (1U << (idx)))) {
   12040:	fa01 f007 	lsl.w	r0, r1, r7
   12044:	ea10 0f0b 	tst.w	r0, fp
   12048:	d102      	bne.n	12050 <usb_fix_descriptor+0x114>
				ep_cfg.ep_addr = idx;
   1204a:	f88d 8008 	strb.w	r8, [sp, #8]
   1204e:	e7d9      	b.n	12004 <usb_fix_descriptor+0xc8>
		for (uint8_t idx = 1; idx < 16U; idx++) {
   12050:	3701      	adds	r7, #1
   12052:	2f10      	cmp	r7, #16
   12054:	d1b9      	bne.n	11fca <usb_fix_descriptor+0x8e>
   12056:	e7b5      	b.n	11fc4 <usb_fix_descriptor+0x88>
			if (str_descr_idx == USB_DESC_SERIAL_NUMBER_IDX) {
   12058:	2d03      	cmp	r5, #3
   1205a:	d11d      	bne.n	12098 <usb_fix_descriptor+0x15c>
	uint8_t *runtime_sn =  usb_update_sn_string_descriptor();
   1205c:	f7ff ff2a 	bl	11eb4 <usb_update_sn_string_descriptor>
	if (!runtime_sn) {
   12060:	4607      	mov	r7, r0
   12062:	b168      	cbz	r0, 12080 <usb_fix_descriptor+0x144>
	runtime_sn_len = strlen(runtime_sn);
   12064:	f007 ffb7 	bl	19fd6 <strlen>
	if (!runtime_sn_len) {
   12068:	4680      	mov	r8, r0
   1206a:	b148      	cbz	r0, 12080 <usb_fix_descriptor+0x144>
	default_sn_len = strlen(CONFIG_USB_DEVICE_SN);
   1206c:	481e      	ldr	r0, [pc, #120]	; (120e8 <usb_fix_descriptor+0x1ac>)
   1206e:	f007 ffb2 	bl	19fd6 <strlen>
	if (runtime_sn_len != default_sn_len) {
   12072:	4580      	cmp	r8, r0
   12074:	d104      	bne.n	12080 <usb_fix_descriptor+0x144>
	memcpy(sn->bString, runtime_sn, runtime_sn_len);
   12076:	4642      	mov	r2, r8
   12078:	4639      	mov	r1, r7
   1207a:	1ca0      	adds	r0, r4, #2
   1207c:	f007 ffc7 	bl	1a00e <memcpy>
	int idx_max = USB_BSTRING_UTF16LE_IDX_MAX(str_descr->bLength);
   12080:	7823      	ldrb	r3, [r4, #0]
	for (int i = idx_max; i >= 0; i -= 2) {
   12082:	f06f 0102 	mvn.w	r1, #2
   12086:	18e2      	adds	r2, r4, r3
   12088:	1b09      	subs	r1, r1, r4
   1208a:	eb04 0353 	add.w	r3, r4, r3, lsr #1
   1208e:	42d1      	cmn	r1, r2
   12090:	d513      	bpl.n	120ba <usb_fix_descriptor+0x17e>
			str_descr_idx += 1U;
   12092:	3501      	adds	r5, #1
   12094:	b2ed      	uxtb	r5, r5
			break;
   12096:	e76b      	b.n	11f70 <usb_fix_descriptor+0x34>
			if (str_descr_idx) {
   12098:	2d00      	cmp	r5, #0
   1209a:	d1f1      	bne.n	12080 <usb_fix_descriptor+0x144>
				if (!cfg_descr) {
   1209c:	f1ba 0f00 	cmp.w	sl, #0
   120a0:	f43f af7a 	beq.w	11f98 <usb_fix_descriptor+0x5c>
				sys_put_le16((uint8_t *)head - (uint8_t *)cfg_descr,
   120a4:	eba4 030a 	sub.w	r3, r4, sl
 *  @param val 16-bit integer in host endianness.
 *  @param dst Destination memory address to store the result.
 */
static inline void sys_put_le16(uint16_t val, uint8_t dst[2])
{
	dst[0] = val;
   120a8:	f88a 3002 	strb.w	r3, [sl, #2]
	dst[1] = val >> 8;
   120ac:	f3c3 2307 	ubfx	r3, r3, #8, #8
   120b0:	f88a 3003 	strb.w	r3, [sl, #3]
				cfg_descr->bNumInterfaces = numof_ifaces;
   120b4:	f88a 9004 	strb.w	r9, [sl, #4]
   120b8:	e7eb      	b.n	12092 <usb_fix_descriptor+0x156>
		buf[i] = 0U;
   120ba:	f04f 0000 	mov.w	r0, #0
   120be:	f802 0c01 	strb.w	r0, [r2, #-1]
		buf[i - 1] = buf[ascii_idx_max--];
   120c2:	f813 0901 	ldrb.w	r0, [r3], #-1
   120c6:	f802 0d02 	strb.w	r0, [r2, #-2]!
	for (int i = idx_max; i >= 0; i -= 2) {
   120ca:	e7e0      	b.n	1208e <usb_fix_descriptor+0x152>
				if (cfg_data->interface_config) {
   120cc:	68b3      	ldr	r3, [r6, #8]
   120ce:	2b00      	cmp	r3, #0
   120d0:	f43f af56 	beq.w	11f80 <usb_fix_descriptor+0x44>
					cfg_data->interface_config(head,
   120d4:	4649      	mov	r1, r9
   120d6:	4620      	mov	r0, r4
   120d8:	4798      	blx	r3
   120da:	e751      	b.n	11f80 <usb_fix_descriptor+0x44>
   120dc:	20000685 	.word	0x20000685
   120e0:	20000688 	.word	0x20000688
   120e4:	200006ac 	.word	0x200006ac
   120e8:	0001dbd8 	.word	0x0001dbd8

000120ec <usb_get_device_descriptor>:


uint8_t *usb_get_device_descriptor(void)
{
   120ec:	b508      	push	{r3, lr}
	LOG_DBG("__usb_descriptor_start %p", __usb_descriptor_start);
	LOG_DBG("__usb_descriptor_end %p", __usb_descriptor_end);

	if (usb_fix_descriptor(__usb_descriptor_start)) {
   120ee:	4804      	ldr	r0, [pc, #16]	; (12100 <usb_get_device_descriptor+0x14>)
   120f0:	f7ff ff24 	bl	11f3c <usb_fix_descriptor>
		LOG_ERR("Failed to fixup USB descriptor");
		return NULL;
   120f4:	2800      	cmp	r0, #0
	}

	return (uint8_t *) __usb_descriptor_start;
}
   120f6:	4802      	ldr	r0, [pc, #8]	; (12100 <usb_get_device_descriptor+0x14>)
   120f8:	bf18      	it	ne
   120fa:	2000      	movne	r0, #0
   120fc:	bd08      	pop	{r3, pc}
   120fe:	bf00      	nop
   12100:	200005e0 	.word	0x200005e0

00012104 <usb_ep_get_transfer>:
/** Max number of parallel transfers */
static struct usb_transfer_data ut_data[CONFIG_USB_MAX_NUM_TRANSFERS];

/* Transfer management */
static struct usb_transfer_data *usb_ep_get_transfer(uint8_t ep)
{
   12104:	b510      	push	{r4, lr}
   12106:	4b09      	ldr	r3, [pc, #36]	; (1212c <usb_ep_get_transfer+0x28>)
	for (int i = 0; i < ARRAY_SIZE(ut_data); i++) {
   12108:	2100      	movs	r1, #0
   1210a:	461a      	mov	r2, r3
		if (ut_data[i].ep == ep && ut_data[i].status != 0) {
   1210c:	781c      	ldrb	r4, [r3, #0]
   1210e:	4284      	cmp	r4, r0
   12110:	d104      	bne.n	1211c <usb_ep_get_transfer+0x18>
   12112:	685c      	ldr	r4, [r3, #4]
   12114:	b114      	cbz	r4, 1211c <usb_ep_get_transfer+0x18>
			return &ut_data[i];
   12116:	eb02 1081 	add.w	r0, r2, r1, lsl #6
		}
	}

	return NULL;
}
   1211a:	bd10      	pop	{r4, pc}
	for (int i = 0; i < ARRAY_SIZE(ut_data); i++) {
   1211c:	3101      	adds	r1, #1
   1211e:	2904      	cmp	r1, #4
   12120:	f103 0340 	add.w	r3, r3, #64	; 0x40
   12124:	d1f2      	bne.n	1210c <usb_ep_get_transfer+0x8>
	return NULL;
   12126:	2000      	movs	r0, #0
   12128:	e7f7      	b.n	1211a <usb_ep_get_transfer+0x16>
   1212a:	bf00      	nop
   1212c:	20000ad4 	.word	0x20000ad4

00012130 <usb_transfer_work>:

	return false;
}

static void usb_transfer_work(struct k_work *item)
{
   12130:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
	uint8_t ep;

	trans = CONTAINER_OF(item, struct usb_transfer_data, work);
	ep = trans->ep;

	if (trans->status != -EBUSY) {
   12134:	f850 3c28 	ldr.w	r3, [r0, #-40]
	ep = trans->ep;
   12138:	f810 6c2c 	ldrb.w	r6, [r0, #-44]
	if (trans->status != -EBUSY) {
   1213c:	3310      	adds	r3, #16
{
   1213e:	4604      	mov	r4, r0
	if (trans->status != -EBUSY) {
   12140:	d110      	bne.n	12164 <usb_transfer_work+0x34>
		/* transfer cancelled or already completed */
		LOG_DBG("Transfer cancelled or completed, ep 0x%02x", ep);
		goto done;
	}

	if (trans->flags & USB_TRANS_WRITE) {
   12142:	6903      	ldr	r3, [r0, #16]
		if (!trans->bsize) {
   12144:	f850 2c20 	ldr.w	r2, [r0, #-32]
	if (trans->flags & USB_TRANS_WRITE) {
   12148:	0799      	lsls	r1, r3, #30
   1214a:	d53c      	bpl.n	121c6 <usb_transfer_work+0x96>
		if (!trans->bsize) {
   1214c:	bb02      	cbnz	r2, 12190 <usb_transfer_work+0x60>
			if (!(trans->flags & USB_TRANS_NO_ZLP)) {
   1214e:	f013 0304 	ands.w	r3, r3, #4
   12152:	d104      	bne.n	1215e <usb_transfer_work+0x2e>
				LOG_DBG("Transfer ZLP");
				usb_write(ep, NULL, 0, NULL);
   12154:	461a      	mov	r2, r3
   12156:	4619      	mov	r1, r3
   12158:	4630      	mov	r0, r6
   1215a:	f007 fe05 	bl	19d68 <usb_write>
			}
			trans->status = 0;
   1215e:	2300      	movs	r3, #0

		ret = usb_write(ep, trans->buffer, trans->bsize, &bytes);
		if (ret) {
			LOG_ERR("Transfer error %d, ep 0x%02x", ret, ep);
			/* transfer error */
			trans->status = -EINVAL;
   12160:	f844 3c28 	str.w	r3, [r4, #-40]
		/* we expect mote data, clear NAK */
		usb_dc_ep_read_continue(ep);
	}

done:
	if (trans->status != -EBUSY && trans->cb) { /* Transfer complete */
   12164:	f854 3c28 	ldr.w	r3, [r4, #-40]
   12168:	3310      	adds	r3, #16
   1216a:	d00e      	beq.n	1218a <usb_transfer_work+0x5a>
   1216c:	f854 5c18 	ldr.w	r5, [r4, #-24]
   12170:	b15d      	cbz	r5, 1218a <usb_transfer_work+0x5a>
		usb_transfer_callback cb = trans->cb;
		int tsize = trans->tsize;
   12172:	f854 7c1c 	ldr.w	r7, [r4, #-28]
		void *priv = trans->priv;
   12176:	f854 8c14 	ldr.w	r8, [r4, #-20]

		if (k_is_in_isr()) {
   1217a:	f00a fe9e 	bl	1ceba <k_is_in_isr>
   1217e:	2800      	cmp	r0, #0
   12180:	d04c      	beq.n	1221c <usb_transfer_work+0xec>
			/* reschedule completion in thread context */
			k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
   12182:	482e      	ldr	r0, [pc, #184]	; (1223c <usb_transfer_work+0x10c>)
   12184:	4621      	mov	r1, r4
   12186:	f00a ff76 	bl	1d076 <k_work_submit_to_queue>
		/* Transfer completion callback */
		if (trans->status != -ECANCELED) {
			cb(ep, tsize, priv);
		}
	}
}
   1218a:	b002      	add	sp, #8
   1218c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ret = usb_write(ep, trans->buffer, trans->bsize, &bytes);
   12190:	f850 1c24 	ldr.w	r1, [r0, #-36]
   12194:	ab01      	add	r3, sp, #4
   12196:	4630      	mov	r0, r6
   12198:	f007 fde6 	bl	19d68 <usb_write>
		if (ret) {
   1219c:	b110      	cbz	r0, 121a4 <usb_transfer_work+0x74>
			trans->status = -EINVAL;
   1219e:	f06f 0315 	mvn.w	r3, #21
   121a2:	e7dd      	b.n	12160 <usb_transfer_work+0x30>
		trans->buffer += bytes;
   121a4:	9a01      	ldr	r2, [sp, #4]
   121a6:	f854 3c24 	ldr.w	r3, [r4, #-36]
   121aa:	4413      	add	r3, r2
   121ac:	f844 3c24 	str.w	r3, [r4, #-36]
		trans->bsize -= bytes;
   121b0:	f854 3c20 	ldr.w	r3, [r4, #-32]
   121b4:	1a9b      	subs	r3, r3, r2
   121b6:	f844 3c20 	str.w	r3, [r4, #-32]
		trans->tsize += bytes;
   121ba:	f854 3c1c 	ldr.w	r3, [r4, #-28]
   121be:	4413      	add	r3, r2
   121c0:	f844 3c1c 	str.w	r3, [r4, #-28]
   121c4:	e7ce      	b.n	12164 <usb_transfer_work+0x34>
		ret = usb_dc_ep_read_wait(ep, trans->buffer, trans->bsize,
   121c6:	f850 1c24 	ldr.w	r1, [r0, #-36]
   121ca:	ab01      	add	r3, sp, #4
   121cc:	4630      	mov	r0, r6
   121ce:	f001 fcfb 	bl	13bc8 <usb_dc_ep_read_wait>
		if (ret) {
   121d2:	2800      	cmp	r0, #0
   121d4:	d1e3      	bne.n	1219e <usb_transfer_work+0x6e>
		trans->buffer += bytes;
   121d6:	9d01      	ldr	r5, [sp, #4]
   121d8:	f854 3c24 	ldr.w	r3, [r4, #-36]
   121dc:	442b      	add	r3, r5
   121de:	f844 3c24 	str.w	r3, [r4, #-36]
		trans->bsize -= bytes;
   121e2:	f854 3c20 	ldr.w	r3, [r4, #-32]
   121e6:	1b5b      	subs	r3, r3, r5
   121e8:	f844 3c20 	str.w	r3, [r4, #-32]
		trans->tsize += bytes;
   121ec:	f854 3c1c 	ldr.w	r3, [r4, #-28]
   121f0:	442b      	add	r3, r5
   121f2:	f844 3c1c 	str.w	r3, [r4, #-28]
		if (!bytes || (bytes % usb_dc_ep_mps(ep)) || !trans->bsize) {
   121f6:	2d00      	cmp	r5, #0
   121f8:	d0b1      	beq.n	1215e <usb_transfer_work+0x2e>
   121fa:	4630      	mov	r0, r6
   121fc:	f001 fd88 	bl	13d10 <usb_dc_ep_mps>
   12200:	fbb5 f3f0 	udiv	r3, r5, r0
   12204:	fb03 5510 	mls	r5, r3, r0, r5
   12208:	2d00      	cmp	r5, #0
   1220a:	d1a8      	bne.n	1215e <usb_transfer_work+0x2e>
   1220c:	f854 3c20 	ldr.w	r3, [r4, #-32]
   12210:	2b00      	cmp	r3, #0
   12212:	d0a4      	beq.n	1215e <usb_transfer_work+0x2e>
		usb_dc_ep_read_continue(ep);
   12214:	4630      	mov	r0, r6
   12216:	f001 fd1f 	bl	13c58 <usb_dc_ep_read_continue>
   1221a:	e7a3      	b.n	12164 <usb_transfer_work+0x34>
		trans->cb = NULL;
   1221c:	f844 0c18 	str.w	r0, [r4, #-24]
		(void) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
   12220:	f1a4 0010 	sub.w	r0, r4, #16
   12224:	f006 fa22 	bl	1866c <z_impl_k_sem_give>
		if (trans->status != -ECANCELED) {
   12228:	f854 3c28 	ldr.w	r3, [r4, #-40]
   1222c:	338c      	adds	r3, #140	; 0x8c
   1222e:	d0ac      	beq.n	1218a <usb_transfer_work+0x5a>
			cb(ep, tsize, priv);
   12230:	4642      	mov	r2, r8
   12232:	4639      	mov	r1, r7
   12234:	4630      	mov	r0, r6
   12236:	47a8      	blx	r5
   12238:	e7a7      	b.n	1218a <usb_transfer_work+0x5a>
   1223a:	bf00      	nop
   1223c:	200006b0 	.word	0x200006b0

00012240 <usb_transfer_ep_callback>:

void usb_transfer_ep_callback(uint8_t ep, enum usb_dc_ep_cb_status_code status)
{
	struct usb_transfer_data *trans = usb_ep_get_transfer(ep);

	if (status != USB_DC_EP_DATA_IN && status != USB_DC_EP_DATA_OUT) {
   12240:	1e4b      	subs	r3, r1, #1
   12242:	2b01      	cmp	r3, #1
{
   12244:	b573      	push	{r0, r1, r4, r5, r6, lr}
   12246:	4606      	mov	r6, r0
   12248:	460d      	mov	r5, r1
	if (status != USB_DC_EP_DATA_IN && status != USB_DC_EP_DATA_OUT) {
   1224a:	d80f      	bhi.n	1226c <usb_transfer_ep_callback+0x2c>
	struct usb_transfer_data *trans = usb_ep_get_transfer(ep);
   1224c:	f7ff ff5a 	bl	12104 <usb_ep_get_transfer>
		return;
	}

	if (!trans) {
   12250:	4604      	mov	r4, r0
   12252:	b968      	cbnz	r0, 12270 <usb_transfer_ep_callback+0x30>
		if (status == USB_DC_EP_DATA_OUT) {
   12254:	2d01      	cmp	r5, #1
   12256:	d109      	bne.n	1226c <usb_transfer_ep_callback+0x2c>
			 * so drain it).
			 */
			do {
				uint8_t data;

				usb_dc_ep_read_wait(ep, &data, 1, &bytes);
   12258:	ab01      	add	r3, sp, #4
   1225a:	2201      	movs	r2, #1
   1225c:	f10d 0103 	add.w	r1, sp, #3
   12260:	4630      	mov	r0, r6
   12262:	f001 fcb1 	bl	13bc8 <usb_dc_ep_read_wait>
			} while (bytes);
   12266:	9b01      	ldr	r3, [sp, #4]
   12268:	2b00      	cmp	r3, #0
   1226a:	d1f5      	bne.n	12258 <usb_transfer_ep_callback+0x18>
		/* Read (out) needs to be done from ep_callback */
		usb_transfer_work(&trans->work);
	} else {
		k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
	}
}
   1226c:	b002      	add	sp, #8
   1226e:	bd70      	pop	{r4, r5, r6, pc}
	if (!k_is_in_isr() || (status == USB_DC_EP_DATA_OUT)) {
   12270:	f00a fe23 	bl	1ceba <k_is_in_isr>
		k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
   12274:	f104 012c 	add.w	r1, r4, #44	; 0x2c
	if (!k_is_in_isr() || (status == USB_DC_EP_DATA_OUT)) {
   12278:	b108      	cbz	r0, 1227e <usb_transfer_ep_callback+0x3e>
   1227a:	2d01      	cmp	r5, #1
   1227c:	d105      	bne.n	1228a <usb_transfer_ep_callback+0x4a>
		usb_transfer_work(&trans->work);
   1227e:	4608      	mov	r0, r1
}
   12280:	b002      	add	sp, #8
   12282:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		usb_transfer_work(&trans->work);
   12286:	f7ff bf53 	b.w	12130 <usb_transfer_work>
		k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
   1228a:	4803      	ldr	r0, [pc, #12]	; (12298 <usb_transfer_ep_callback+0x58>)
}
   1228c:	b002      	add	sp, #8
   1228e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
   12292:	f00a bef0 	b.w	1d076 <k_work_submit_to_queue>
   12296:	bf00      	nop
   12298:	200006b0 	.word	0x200006b0

0001229c <usb_transfer>:

int usb_transfer(uint8_t ep, uint8_t *data, size_t dlen, unsigned int flags,
		 usb_transfer_callback cb, void *cb_data)
{
   1229c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   122a0:	4606      	mov	r6, r0
   122a2:	9101      	str	r1, [sp, #4]
   122a4:	4615      	mov	r5, r2
   122a6:	4698      	mov	r8, r3
	struct usb_transfer_data *trans = NULL;
	int i, key, ret = 0;

	/* Parallel transfer to same endpoint is not supported. */
	if (usb_transfer_is_busy(ep)) {
   122a8:	f007 fda6 	bl	19df8 <usb_transfer_is_busy>
   122ac:	4604      	mov	r4, r0
   122ae:	2800      	cmp	r0, #0
   122b0:	d15c      	bne.n	1236c <usb_transfer+0xd0>
   122b2:	f04f 0320 	mov.w	r3, #32
   122b6:	f3ef 8a11 	mrs	sl, BASEPRI
   122ba:	f383 8812 	msr	BASEPRI_MAX, r3
   122be:	f3bf 8f6f 	isb	sy
	LOG_DBG("Transfer start, ep 0x%02x, data %p, dlen %zd",
		ep, data, dlen);

	key = irq_lock();

	for (i = 0; i < ARRAY_SIZE(ut_data); i++) {
   122c2:	f8df b0b0 	ldr.w	fp, [pc, #176]	; 12374 <usb_transfer+0xd8>
		if (!k_sem_take(&ut_data[i].sem, K_NO_WAIT)) {
   122c6:	01a7      	lsls	r7, r4, #6
	return z_impl_k_sem_take(sem, timeout);
   122c8:	2200      	movs	r2, #0
   122ca:	2300      	movs	r3, #0
   122cc:	4658      	mov	r0, fp
   122ce:	f006 f9ed 	bl	186ac <z_impl_k_sem_take>
   122d2:	b968      	cbnz	r0, 122f0 <usb_transfer+0x54>
		LOG_ERR("No transfer slot available");
		ret = -ENOMEM;
		goto done;
	}

	if (trans->status == -EBUSY) {
   122d4:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 12378 <usb_transfer+0xdc>
   122d8:	eb09 0407 	add.w	r4, r9, r7
   122dc:	6863      	ldr	r3, [r4, #4]
   122de:	f113 0f10 	cmn.w	r3, #16
   122e2:	d114      	bne.n	1230e <usb_transfer+0x72>
   122e4:	9301      	str	r3, [sp, #4]
	z_impl_k_sem_give(sem);
   122e6:	4658      	mov	r0, fp
   122e8:	f006 f9c0 	bl	1866c <z_impl_k_sem_give>
		/* A transfer is already ongoing and not completed */
		LOG_ERR("A transfer is already ongoing, ep 0x%02x", ep);
		k_sem_give(&trans->sem);
		ret = -EBUSY;
		goto done;
   122ec:	9b01      	ldr	r3, [sp, #4]
   122ee:	e006      	b.n	122fe <usb_transfer+0x62>
	for (i = 0; i < ARRAY_SIZE(ut_data); i++) {
   122f0:	3401      	adds	r4, #1
   122f2:	2c04      	cmp	r4, #4
   122f4:	f10b 0b40 	add.w	fp, fp, #64	; 0x40
   122f8:	d1e5      	bne.n	122c6 <usb_transfer+0x2a>
		ret = -ENOMEM;
   122fa:	f06f 030b 	mvn.w	r3, #11
	__asm__ volatile(
   122fe:	f38a 8811 	msr	BASEPRI, sl
   12302:	f3bf 8f6f 	isb	sy
	}

done:
	irq_unlock(key);
	return ret;
}
   12306:	4618      	mov	r0, r3
   12308:	b003      	add	sp, #12
   1230a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	trans->buffer = data;
   1230e:	9b01      	ldr	r3, [sp, #4]
	trans->tsize = 0;
   12310:	6120      	str	r0, [r4, #16]
	trans->bsize = dlen;
   12312:	e9c4 3502 	strd	r3, r5, [r4, #8]
	trans->cb = cb;
   12316:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   12318:	6163      	str	r3, [r4, #20]
	trans->priv = cb_data;
   1231a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   1231c:	61a3      	str	r3, [r4, #24]
	trans->status = -EBUSY;
   1231e:	f06f 030f 	mvn.w	r3, #15
	trans->flags = flags;
   12322:	f8c4 803c 	str.w	r8, [r4, #60]	; 0x3c
	trans->status = -EBUSY;
   12326:	6063      	str	r3, [r4, #4]
	if (usb_dc_ep_mps(ep) && (dlen % usb_dc_ep_mps(ep))) {
   12328:	4630      	mov	r0, r6
	trans->ep = ep;
   1232a:	f809 6007 	strb.w	r6, [r9, r7]
	if (usb_dc_ep_mps(ep) && (dlen % usb_dc_ep_mps(ep))) {
   1232e:	f001 fcef 	bl	13d10 <usb_dc_ep_mps>
   12332:	b158      	cbz	r0, 1234c <usb_transfer+0xb0>
   12334:	4630      	mov	r0, r6
   12336:	f001 fceb 	bl	13d10 <usb_dc_ep_mps>
   1233a:	fbb5 f2f0 	udiv	r2, r5, r0
   1233e:	fb02 5510 	mls	r5, r2, r0, r5
   12342:	b11d      	cbz	r5, 1234c <usb_transfer+0xb0>
		trans->flags |= USB_TRANS_NO_ZLP;
   12344:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   12346:	f043 0304 	orr.w	r3, r3, #4
   1234a:	63e3      	str	r3, [r4, #60]	; 0x3c
	if (flags & USB_TRANS_WRITE) {
   1234c:	f018 0f02 	tst.w	r8, #2
   12350:	d007      	beq.n	12362 <usb_transfer+0xc6>
		k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
   12352:	372c      	adds	r7, #44	; 0x2c
   12354:	4809      	ldr	r0, [pc, #36]	; (1237c <usb_transfer+0xe0>)
   12356:	eb09 0107 	add.w	r1, r9, r7
   1235a:	f00a fe8c 	bl	1d076 <k_work_submit_to_queue>
	int i, key, ret = 0;
   1235e:	2300      	movs	r3, #0
   12360:	e7cd      	b.n	122fe <usb_transfer+0x62>
		ret = usb_dc_ep_read_continue(ep);
   12362:	4630      	mov	r0, r6
   12364:	f001 fc78 	bl	13c58 <usb_dc_ep_read_continue>
   12368:	4603      	mov	r3, r0
   1236a:	e7c8      	b.n	122fe <usb_transfer+0x62>
		return -EBUSY;
   1236c:	f06f 030f 	mvn.w	r3, #15
   12370:	e7c9      	b.n	12306 <usb_transfer+0x6a>
   12372:	bf00      	nop
   12374:	20000af0 	.word	0x20000af0
   12378:	20000ad4 	.word	0x20000ad4
   1237c:	200006b0 	.word	0x200006b0

00012380 <usb_cancel_transfer>:

void usb_cancel_transfer(uint8_t ep)
{
   12380:	b510      	push	{r4, lr}
	__asm__ volatile(
   12382:	f04f 0320 	mov.w	r3, #32
   12386:	f3ef 8411 	mrs	r4, BASEPRI
   1238a:	f383 8812 	msr	BASEPRI_MAX, r3
   1238e:	f3bf 8f6f 	isb	sy
	struct usb_transfer_data *trans;
	unsigned int key;

	key = irq_lock();

	trans = usb_ep_get_transfer(ep);
   12392:	f7ff feb7 	bl	12104 <usb_ep_get_transfer>
	if (!trans) {
   12396:	b150      	cbz	r0, 123ae <usb_cancel_transfer+0x2e>
		goto done;
	}

	if (trans->status != -EBUSY) {
   12398:	6843      	ldr	r3, [r0, #4]
   1239a:	3310      	adds	r3, #16
   1239c:	d107      	bne.n	123ae <usb_cancel_transfer+0x2e>
		goto done;
	}

	trans->status = -ECANCELED;
   1239e:	f06f 038b 	mvn.w	r3, #139	; 0x8b
   123a2:	6043      	str	r3, [r0, #4]
	k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
   123a4:	f100 012c 	add.w	r1, r0, #44	; 0x2c
   123a8:	4803      	ldr	r0, [pc, #12]	; (123b8 <usb_cancel_transfer+0x38>)
   123aa:	f00a fe64 	bl	1d076 <k_work_submit_to_queue>
	__asm__ volatile(
   123ae:	f384 8811 	msr	BASEPRI, r4
   123b2:	f3bf 8f6f 	isb	sy

done:
	irq_unlock(key);
}
   123b6:	bd10      	pop	{r4, pc}
   123b8:	200006b0 	.word	0x200006b0

000123bc <usb_cancel_transfers>:

void usb_cancel_transfers(void)
{
   123bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   123c0:	4c10      	ldr	r4, [pc, #64]	; (12404 <usb_cancel_transfers+0x48>)

		key = irq_lock();

		if (trans->status == -EBUSY) {
			trans->status = -ECANCELED;
			k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
   123c2:	f8df 8044 	ldr.w	r8, [pc, #68]	; 12408 <usb_cancel_transfers+0x4c>
{
   123c6:	2504      	movs	r5, #4
			trans->status = -ECANCELED;
   123c8:	f06f 078b 	mvn.w	r7, #139	; 0x8b
	__asm__ volatile(
   123cc:	f04f 0320 	mov.w	r3, #32
   123d0:	f3ef 8611 	mrs	r6, BASEPRI
   123d4:	f383 8812 	msr	BASEPRI_MAX, r3
   123d8:	f3bf 8f6f 	isb	sy
		if (trans->status == -EBUSY) {
   123dc:	6863      	ldr	r3, [r4, #4]
   123de:	3310      	adds	r3, #16
   123e0:	d105      	bne.n	123ee <usb_cancel_transfers+0x32>
			k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
   123e2:	f104 012c 	add.w	r1, r4, #44	; 0x2c
   123e6:	4640      	mov	r0, r8
			trans->status = -ECANCELED;
   123e8:	6067      	str	r7, [r4, #4]
			k_work_submit_to_queue(&USB_WORK_Q, &trans->work);
   123ea:	f00a fe44 	bl	1d076 <k_work_submit_to_queue>
	__asm__ volatile(
   123ee:	f386 8811 	msr	BASEPRI, r6
   123f2:	f3bf 8f6f 	isb	sy
	for (int i = 0; i < ARRAY_SIZE(ut_data); i++) {
   123f6:	3d01      	subs	r5, #1
   123f8:	f104 0440 	add.w	r4, r4, #64	; 0x40
   123fc:	d1e6      	bne.n	123cc <usb_cancel_transfers+0x10>
			LOG_DBG("Cancel transfer for ep: 0x%02x", trans->ep);
		}

		irq_unlock(key);
	}
}
   123fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   12402:	bf00      	nop
   12404:	20000ad4 	.word	0x20000ad4
   12408:	200006b0 	.word	0x200006b0

0001240c <usb_transfer_init>:
	return pdata.tsize;
}

/* Init transfer slots */
int usb_transfer_init(void)
{
   1240c:	b570      	push	{r4, r5, r6, lr}
   1240e:	4c0a      	ldr	r4, [pc, #40]	; (12438 <usb_transfer_init+0x2c>)
	for (int i = 0; i < ARRAY_SIZE(ut_data); i++) {
		k_work_init(&ut_data[i].work, usb_transfer_work);
   12410:	4e0a      	ldr	r6, [pc, #40]	; (1243c <usb_transfer_init+0x30>)
	for (int i = 0; i < ARRAY_SIZE(ut_data); i++) {
   12412:	2500      	movs	r5, #0
		k_work_init(&ut_data[i].work, usb_transfer_work);
   12414:	4631      	mov	r1, r6
   12416:	4620      	mov	r0, r4
   12418:	f00a fe24 	bl	1d064 <k_work_init>
	return z_impl_k_sem_init(sem, initial_count, limit);
   1241c:	2201      	movs	r2, #1
   1241e:	f1a4 0010 	sub.w	r0, r4, #16
   12422:	4611      	mov	r1, r2
	for (int i = 0; i < ARRAY_SIZE(ut_data); i++) {
   12424:	3501      	adds	r5, #1
   12426:	f00a fde0 	bl	1cfea <z_impl_k_sem_init>
   1242a:	2d04      	cmp	r5, #4
   1242c:	f104 0440 	add.w	r4, r4, #64	; 0x40
   12430:	d1f0      	bne.n	12414 <usb_transfer_init+0x8>
		k_sem_init(&ut_data[i].sem, 1, 1);
	}

	return 0;
}
   12432:	2000      	movs	r0, #0
   12434:	bd70      	pop	{r4, r5, r6, pc}
   12436:	bf00      	nop
   12438:	20000b00 	.word	0x20000b00
   1243c:	00012131 	.word	0x00012131

00012440 <cdc_acm_class_handle_req>:
 *
 * @return  0 on success, negative errno code on fail.
 */
int cdc_acm_class_handle_req(struct usb_setup_packet *setup,
			     int32_t *len, uint8_t **data)
{
   12440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   12442:	4605      	mov	r5, r0
   12444:	460f      	mov	r7, r1
	struct cdc_acm_dev_data_t *dev_data;
	struct usb_dev_data *common;
	uint32_t rate;
	uint32_t new_rate;

	common = usb_get_dev_data_by_iface(&cdc_acm_data_devlist,
   12446:	7901      	ldrb	r1, [r0, #4]
   12448:	4818      	ldr	r0, [pc, #96]	; (124ac <cdc_acm_class_handle_req+0x6c>)
{
   1244a:	4616      	mov	r6, r2
	common = usb_get_dev_data_by_iface(&cdc_acm_data_devlist,
   1244c:	f007 fcb0 	bl	19db0 <usb_get_dev_data_by_iface>
					   (uint8_t)setup->wIndex);
	if (common == NULL) {
   12450:	4604      	mov	r4, r0
   12452:	b340      	cbz	r0, 124a6 <cdc_acm_class_handle_req+0x66>
		return -ENODEV;
	}

	dev_data = CONTAINER_OF(common, struct cdc_acm_dev_data_t, common);

	if (usb_reqtype_is_to_device(setup)) {
   12454:	f995 2000 	ldrsb.w	r2, [r5]
		switch (setup->bRequest) {
   12458:	786b      	ldrb	r3, [r5, #1]
	if (usb_reqtype_is_to_device(setup)) {
   1245a:	2a00      	cmp	r2, #0
   1245c:	db1b      	blt.n	12496 <cdc_acm_class_handle_req+0x56>
		switch (setup->bRequest) {
   1245e:	2b20      	cmp	r3, #32
   12460:	d004      	beq.n	1246c <cdc_acm_class_handle_req+0x2c>
   12462:	2b22      	cmp	r3, #34	; 0x22
   12464:	d013      	beq.n	1248e <cdc_acm_class_handle_req+0x4e>
		}
	}

	LOG_DBG("CDC ACM bmRequestType 0x%02x bRequest 0x%02x unsupported",
		setup->bmRequestType, setup->bRequest);
	return -ENOTSUP;
   12466:	f06f 0085 	mvn.w	r0, #133	; 0x85
   1246a:	e01e      	b.n	124aa <cdc_acm_class_handle_req+0x6a>
			rate = sys_le32_to_cpu(dev_data->line_coding.dwDTERate);
   1246c:	f850 5d0c 	ldr.w	r5, [r0, #-12]!
			memcpy(&dev_data->line_coding, *data,
   12470:	6831      	ldr	r1, [r6, #0]
   12472:	2207      	movs	r2, #7
   12474:	f007 fdcb 	bl	1a00e <memcpy>
			new_rate = sys_le32_to_cpu(dev_data->line_coding.dwDTERate);
   12478:	f854 1c0c 	ldr.w	r1, [r4, #-12]
			if (rate != new_rate && dev_data->rate_cb != NULL) {
   1247c:	42a9      	cmp	r1, r5
   1247e:	d004      	beq.n	1248a <cdc_acm_class_handle_req+0x4a>
   12480:	f854 3c6c 	ldr.w	r3, [r4, #-108]
   12484:	b10b      	cbz	r3, 1248a <cdc_acm_class_handle_req+0x4a>
				dev_data->rate_cb(common->dev, new_rate);
   12486:	6820      	ldr	r0, [r4, #0]
   12488:	4798      	blx	r3
			return 0;
   1248a:	2000      	movs	r0, #0
   1248c:	e00d      	b.n	124aa <cdc_acm_class_handle_req+0x6a>
			dev_data->line_state = (uint8_t)setup->wValue;
   1248e:	886b      	ldrh	r3, [r5, #2]
   12490:	f800 3c05 	strb.w	r3, [r0, #-5]
			return 0;
   12494:	e7f9      	b.n	1248a <cdc_acm_class_handle_req+0x4a>
		if (setup->bRequest == GET_LINE_CODING) {
   12496:	2b21      	cmp	r3, #33	; 0x21
   12498:	d1e5      	bne.n	12466 <cdc_acm_class_handle_req+0x26>
			*data = (uint8_t *)(&dev_data->line_coding);
   1249a:	f1a0 040c 	sub.w	r4, r0, #12
			*len = sizeof(dev_data->line_coding);
   1249e:	2307      	movs	r3, #7
			*data = (uint8_t *)(&dev_data->line_coding);
   124a0:	6034      	str	r4, [r6, #0]
			*len = sizeof(dev_data->line_coding);
   124a2:	603b      	str	r3, [r7, #0]
			return 0;
   124a4:	e7f1      	b.n	1248a <cdc_acm_class_handle_req+0x4a>
		return -ENODEV;
   124a6:	f06f 0012 	mvn.w	r0, #18
}
   124aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   124ac:	20000bd4 	.word	0x20000bd4

000124b0 <cdc_acm_irq_rx_enable>:
 *
 * @param dev CDC ACM device struct.
 */
static void cdc_acm_irq_rx_enable(const struct device *dev)
{
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
   124b0:	6901      	ldr	r1, [r0, #16]

	dev_data->rx_irq_ena = true;
   124b2:	2301      	movs	r3, #1
   124b4:	f881 302f 	strb.w	r3, [r1, #47]	; 0x2f

	if (dev_data->cb && dev_data->rx_ready) {
   124b8:	680b      	ldr	r3, [r1, #0]
   124ba:	b133      	cbz	r3, 124ca <cdc_acm_irq_rx_enable+0x1a>
   124bc:	f891 302d 	ldrb.w	r3, [r1, #45]	; 0x2d
   124c0:	b11b      	cbz	r3, 124ca <cdc_acm_irq_rx_enable+0x1a>
		k_work_submit_to_queue(&USB_WORK_Q, &dev_data->cb_work);
   124c2:	4802      	ldr	r0, [pc, #8]	; (124cc <cdc_acm_irq_rx_enable+0x1c>)
   124c4:	3108      	adds	r1, #8
   124c6:	f00a bdd6 	b.w	1d076 <k_work_submit_to_queue>
	}
}
   124ca:	4770      	bx	lr
   124cc:	200006b0 	.word	0x200006b0

000124d0 <cdc_acm_irq_tx_enable>:
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
   124d0:	6901      	ldr	r1, [r0, #16]
	dev_data->tx_irq_ena = true;
   124d2:	2301      	movs	r3, #1
   124d4:	f881 302e 	strb.w	r3, [r1, #46]	; 0x2e
	if (dev_data->cb && dev_data->tx_ready) {
   124d8:	680b      	ldr	r3, [r1, #0]
   124da:	b133      	cbz	r3, 124ea <cdc_acm_irq_tx_enable+0x1a>
   124dc:	f891 302c 	ldrb.w	r3, [r1, #44]	; 0x2c
   124e0:	b11b      	cbz	r3, 124ea <cdc_acm_irq_tx_enable+0x1a>
		k_work_submit_to_queue(&USB_WORK_Q, &dev_data->cb_work);
   124e2:	4802      	ldr	r0, [pc, #8]	; (124ec <cdc_acm_irq_tx_enable+0x1c>)
   124e4:	3108      	adds	r1, #8
   124e6:	f00a bdc6 	b.w	1d076 <k_work_submit_to_queue>
}
   124ea:	4770      	bx	lr
   124ec:	200006b0 	.word	0x200006b0

000124f0 <cdc_acm_write_cb>:
	dev_data->tx_ready = true;
   124f0:	2301      	movs	r3, #1
{
   124f2:	b510      	push	{r4, lr}
	dev_data->tx_ready = true;
   124f4:	f882 302c 	strb.w	r3, [r2, #44]	; 0x2c
	if (dev_data->cb && dev_data->tx_irq_ena) {
   124f8:	6813      	ldr	r3, [r2, #0]
{
   124fa:	4614      	mov	r4, r2
	if (dev_data->cb && dev_data->tx_irq_ena) {
   124fc:	b13b      	cbz	r3, 1250e <cdc_acm_write_cb+0x1e>
   124fe:	f892 302e 	ldrb.w	r3, [r2, #46]	; 0x2e
   12502:	b123      	cbz	r3, 1250e <cdc_acm_write_cb+0x1e>
		k_work_submit_to_queue(&USB_WORK_Q, &dev_data->cb_work);
   12504:	4808      	ldr	r0, [pc, #32]	; (12528 <cdc_acm_write_cb+0x38>)
   12506:	f102 0108 	add.w	r1, r2, #8
   1250a:	f00a fdb4 	bl	1d076 <k_work_submit_to_queue>
	if (ring_buf_is_empty(dev_data->tx_ringbuf)) {
   1250e:	6f63      	ldr	r3, [r4, #116]	; 0x74
   12510:	691a      	ldr	r2, [r3, #16]
   12512:	689b      	ldr	r3, [r3, #8]
   12514:	429a      	cmp	r2, r3
   12516:	d006      	beq.n	12526 <cdc_acm_write_cb+0x36>
	k_work_submit_to_queue(&USB_WORK_Q, &dev_data->tx_work);
   12518:	f104 011c 	add.w	r1, r4, #28
   1251c:	4802      	ldr	r0, [pc, #8]	; (12528 <cdc_acm_write_cb+0x38>)
}
   1251e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	k_work_submit_to_queue(&USB_WORK_Q, &dev_data->tx_work);
   12522:	f00a bda8 	b.w	1d076 <k_work_submit_to_queue>
}
   12526:	bd10      	pop	{r4, pc}
   12528:	200006b0 	.word	0x200006b0

0001252c <cdc_acm_fifo_fill>:
{
   1252c:	b538      	push	{r3, r4, r5, lr}
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
   1252e:	6905      	ldr	r5, [r0, #16]
	if (!dev_data->configured || dev_data->suspended) {
   12530:	f895 0082 	ldrb.w	r0, [r5, #130]	; 0x82
   12534:	b170      	cbz	r0, 12554 <cdc_acm_fifo_fill+0x28>
   12536:	f895 3083 	ldrb.w	r3, [r5, #131]	; 0x83
   1253a:	b963      	cbnz	r3, 12556 <cdc_acm_fifo_fill+0x2a>
	dev_data->tx_ready = false;
   1253c:	f885 302c 	strb.w	r3, [r5, #44]	; 0x2c
	wrote = ring_buf_put(dev_data->tx_ringbuf, tx_data, len);
   12540:	6f68      	ldr	r0, [r5, #116]	; 0x74
   12542:	f007 fb9e 	bl	19c82 <ring_buf_put>
	k_work_submit_to_queue(&USB_WORK_Q, &dev_data->tx_work);
   12546:	f105 011c 	add.w	r1, r5, #28
	wrote = ring_buf_put(dev_data->tx_ringbuf, tx_data, len);
   1254a:	4604      	mov	r4, r0
	k_work_submit_to_queue(&USB_WORK_Q, &dev_data->tx_work);
   1254c:	4803      	ldr	r0, [pc, #12]	; (1255c <cdc_acm_fifo_fill+0x30>)
   1254e:	f00a fd92 	bl	1d076 <k_work_submit_to_queue>
	return wrote;
   12552:	4620      	mov	r0, r4
}
   12554:	bd38      	pop	{r3, r4, r5, pc}
		return 0;
   12556:	2000      	movs	r0, #0
   12558:	e7fc      	b.n	12554 <cdc_acm_fifo_fill+0x28>
   1255a:	bf00      	nop
   1255c:	200006b0 	.word	0x200006b0

00012560 <cdc_acm_poll_out>:
 * is not ready, no data is transferred to the buffer, that is, c is dropped.
 * If the USB subsystem is ready and the buffer is full, the first character
 * from the tx_ringbuf is removed to make room for the new character.
 */
static void cdc_acm_poll_out(const struct device *dev, unsigned char c)
{
   12560:	b513      	push	{r0, r1, r4, lr}
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
   12562:	6904      	ldr	r4, [r0, #16]
{
   12564:	f88d 1007 	strb.w	r1, [sp, #7]

	if (!dev_data->configured || dev_data->suspended) {
   12568:	f894 3082 	ldrb.w	r3, [r4, #130]	; 0x82
   1256c:	b18b      	cbz	r3, 12592 <cdc_acm_poll_out+0x32>
   1256e:	f894 3083 	ldrb.w	r3, [r4, #131]	; 0x83
   12572:	b973      	cbnz	r3, 12592 <cdc_acm_poll_out+0x32>
		return;
	}

	dev_data->tx_ready = false;

	if (!ring_buf_put(dev_data->tx_ringbuf, &c, 1)) {
   12574:	f10d 0107 	add.w	r1, sp, #7
   12578:	6f60      	ldr	r0, [r4, #116]	; 0x74
	dev_data->tx_ready = false;
   1257a:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
	if (!ring_buf_put(dev_data->tx_ringbuf, &c, 1)) {
   1257e:	2201      	movs	r2, #1
   12580:	f007 fb7f 	bl	19c82 <ring_buf_put>
   12584:	4601      	mov	r1, r0
   12586:	b130      	cbz	r0, 12596 <cdc_acm_poll_out+0x36>
			LOG_ERR("Failed to drain buffer");
			return;
		}
	}

	k_work_submit_to_queue(&USB_WORK_Q, &dev_data->tx_work);
   12588:	480a      	ldr	r0, [pc, #40]	; (125b4 <cdc_acm_poll_out+0x54>)
   1258a:	f104 011c 	add.w	r1, r4, #28
   1258e:	f00a fd72 	bl	1d076 <k_work_submit_to_queue>
}
   12592:	b002      	add	sp, #8
   12594:	bd10      	pop	{r4, pc}
		if (!ring_buf_get(dev_data->tx_ringbuf, NULL, 1) ||
   12596:	6f60      	ldr	r0, [r4, #116]	; 0x74
   12598:	2201      	movs	r2, #1
   1259a:	f007 fbc4 	bl	19d26 <ring_buf_get>
   1259e:	2800      	cmp	r0, #0
   125a0:	d0f7      	beq.n	12592 <cdc_acm_poll_out+0x32>
		    !ring_buf_put(dev_data->tx_ringbuf, &c, 1)) {
   125a2:	6f60      	ldr	r0, [r4, #116]	; 0x74
   125a4:	2201      	movs	r2, #1
   125a6:	f10d 0107 	add.w	r1, sp, #7
   125aa:	f007 fb6a 	bl	19c82 <ring_buf_put>
		if (!ring_buf_get(dev_data->tx_ringbuf, NULL, 1) ||
   125ae:	2800      	cmp	r0, #0
   125b0:	d1ea      	bne.n	12588 <cdc_acm_poll_out+0x28>
   125b2:	e7ee      	b.n	12592 <cdc_acm_poll_out+0x32>
   125b4:	200006b0 	.word	0x200006b0

000125b8 <cdc_acm_int_in>:
{
   125b8:	b508      	push	{r3, lr}
   125ba:	4601      	mov	r1, r0
	common = usb_get_dev_data_by_ep(&cdc_acm_data_devlist, ep);
   125bc:	4803      	ldr	r0, [pc, #12]	; (125cc <cdc_acm_int_in+0x14>)
   125be:	f007 fc05 	bl	19dcc <usb_get_dev_data_by_ep>
	if (common == NULL) {
   125c2:	b110      	cbz	r0, 125ca <cdc_acm_int_in+0x12>
	dev_data->notification_sent = 1U;
   125c4:	2301      	movs	r3, #1
   125c6:	f800 3c03 	strb.w	r3, [r0, #-3]
}
   125ca:	bd08      	pop	{r3, pc}
   125cc:	20000bd4 	.word	0x20000bd4

000125d0 <cdc_acm_reset_port>:
	dev_data->line_coding = (struct cdc_acm_line_coding)
   125d0:	4a0b      	ldr	r2, [pc, #44]	; (12600 <cdc_acm_reset_port+0x30>)
{
   125d2:	4603      	mov	r3, r0
	dev_data->configured = false;
   125d4:	2100      	movs	r1, #0
   125d6:	f8a0 1082 	strh.w	r1, [r0, #130]	; 0x82
	dev_data->tx_ready = false;
   125da:	8581      	strh	r1, [r0, #44]	; 0x2c
	dev_data->line_coding = (struct cdc_acm_line_coding)
   125dc:	6810      	ldr	r0, [r2, #0]
   125de:	6798      	str	r0, [r3, #120]	; 0x78
   125e0:	8890      	ldrh	r0, [r2, #4]
   125e2:	7992      	ldrb	r2, [r2, #6]
   125e4:	f8a3 007c 	strh.w	r0, [r3, #124]	; 0x7c
   125e8:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
	dev_data->serial_state = 0;
   125ec:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
	dev_data->line_state = 0;
   125f0:	f883 107f 	strb.w	r1, [r3, #127]	; 0x7f
	memset(&dev_data->rx_buf, 0, CDC_ACM_BUFFER_SIZE);
   125f4:	2240      	movs	r2, #64	; 0x40
   125f6:	f103 0030 	add.w	r0, r3, #48	; 0x30
   125fa:	f007 bd13 	b.w	1a024 <memset>
   125fe:	bf00      	nop
   12600:	0001d810 	.word	0x0001d810

00012604 <cdc_acm_read_cb>:
{
   12604:	b573      	push	{r0, r1, r4, r5, r6, lr}
   12606:	4614      	mov	r4, r2
	wrote = ring_buf_put(dev_data->rx_ringbuf, dev_data->rx_buf, size);
   12608:	f102 0630 	add.w	r6, r2, #48	; 0x30
	if (size <= 0) {
   1260c:	1e0a      	subs	r2, r1, #0
{
   1260e:	4605      	mov	r5, r0
	if (size <= 0) {
   12610:	dd10      	ble.n	12634 <cdc_acm_read_cb+0x30>
	wrote = ring_buf_put(dev_data->rx_ringbuf, dev_data->rx_buf, size);
   12612:	6f20      	ldr	r0, [r4, #112]	; 0x70
   12614:	4631      	mov	r1, r6
   12616:	f007 fb34 	bl	19c82 <ring_buf_put>
	dev_data->rx_ready = true;
   1261a:	2301      	movs	r3, #1
   1261c:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
	if (dev_data->cb && dev_data->rx_irq_ena) {
   12620:	6823      	ldr	r3, [r4, #0]
   12622:	b13b      	cbz	r3, 12634 <cdc_acm_read_cb+0x30>
   12624:	f894 302f 	ldrb.w	r3, [r4, #47]	; 0x2f
   12628:	b123      	cbz	r3, 12634 <cdc_acm_read_cb+0x30>
		k_work_submit_to_queue(&USB_WORK_Q, &dev_data->cb_work);
   1262a:	4808      	ldr	r0, [pc, #32]	; (1264c <cdc_acm_read_cb+0x48>)
   1262c:	f104 0108 	add.w	r1, r4, #8
   12630:	f00a fd21 	bl	1d076 <k_work_submit_to_queue>
	usb_transfer(ep, dev_data->rx_buf, sizeof(dev_data->rx_buf),
   12634:	4b06      	ldr	r3, [pc, #24]	; (12650 <cdc_acm_read_cb+0x4c>)
   12636:	9300      	str	r3, [sp, #0]
   12638:	9401      	str	r4, [sp, #4]
   1263a:	2301      	movs	r3, #1
   1263c:	2240      	movs	r2, #64	; 0x40
   1263e:	4631      	mov	r1, r6
   12640:	4628      	mov	r0, r5
   12642:	f7ff fe2b 	bl	1229c <usb_transfer>
}
   12646:	b002      	add	sp, #8
   12648:	bd70      	pop	{r4, r5, r6, pc}
   1264a:	bf00      	nop
   1264c:	200006b0 	.word	0x200006b0
   12650:	00012605 	.word	0x00012605

00012654 <tx_work_handler>:
{
   12654:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	struct usb_cfg_data *cfg = (void *)dev->config;
   12656:	6e83      	ldr	r3, [r0, #104]	; 0x68
	uint8_t ep = cfg->endpoint[ACM_IN_EP_IDX].ep_addr;
   12658:	685b      	ldr	r3, [r3, #4]
   1265a:	6a1b      	ldr	r3, [r3, #32]
   1265c:	7d1e      	ldrb	r6, [r3, #20]
{
   1265e:	4605      	mov	r5, r0
	if (usb_transfer_is_busy(ep)) {
   12660:	4630      	mov	r0, r6
   12662:	f007 fbc9 	bl	19df8 <usb_transfer_is_busy>
   12666:	b9d0      	cbnz	r0, 1269e <tx_work_handler+0x4a>
	len = ring_buf_get_claim(dev_data->tx_ringbuf, &data,
   12668:	6da8      	ldr	r0, [r5, #88]	; 0x58
   1266a:	f44f 6280 	mov.w	r2, #1024	; 0x400
   1266e:	a903      	add	r1, sp, #12
   12670:	f007 fb26 	bl	19cc0 <ring_buf_get_claim>
	if (!len) {
   12674:	4604      	mov	r4, r0
   12676:	b190      	cbz	r0, 1269e <tx_work_handler+0x4a>
	if (!(len % CONFIG_CDC_ACM_BULK_EP_MPS)) {
   12678:	0683      	lsls	r3, r0, #26
	struct cdc_acm_dev_data_t *dev_data =
   1267a:	f1a5 031c 	sub.w	r3, r5, #28
		len -= 1;
   1267e:	bf08      	it	eq
   12680:	f100 34ff 	addeq.w	r4, r0, #4294967295	; 0xffffffff
	usb_transfer(ep, data, len, USB_TRANS_WRITE,
   12684:	9301      	str	r3, [sp, #4]
   12686:	4b07      	ldr	r3, [pc, #28]	; (126a4 <tx_work_handler+0x50>)
   12688:	9903      	ldr	r1, [sp, #12]
   1268a:	9300      	str	r3, [sp, #0]
   1268c:	4622      	mov	r2, r4
   1268e:	2302      	movs	r3, #2
   12690:	4630      	mov	r0, r6
   12692:	f7ff fe03 	bl	1229c <usb_transfer>
	ring_buf_get_finish(dev_data->tx_ringbuf, len);
   12696:	6da8      	ldr	r0, [r5, #88]	; 0x58
   12698:	4621      	mov	r1, r4
   1269a:	f007 fb30 	bl	19cfe <ring_buf_get_finish>
}
   1269e:	b004      	add	sp, #16
   126a0:	bd70      	pop	{r4, r5, r6, pc}
   126a2:	bf00      	nop
   126a4:	000124f1 	.word	0x000124f1

000126a8 <cdc_acm_dev_status_cb>:
{
   126a8:	b538      	push	{r3, r4, r5, lr}
   126aa:	460d      	mov	r5, r1
	common = usb_get_dev_data_by_cfg(&cdc_acm_data_devlist, cfg);
   126ac:	4601      	mov	r1, r0
   126ae:	4824      	ldr	r0, [pc, #144]	; (12740 <cdc_acm_dev_status_cb+0x98>)
   126b0:	f007 fb72 	bl	19d98 <usb_get_dev_data_by_cfg>
	if (common == NULL) {
   126b4:	4604      	mov	r4, r0
   126b6:	b380      	cbz	r0, 1271a <cdc_acm_dev_status_cb+0x72>
	dev_data = CONTAINER_OF(common, struct cdc_acm_dev_data_t, common);
   126b8:	4602      	mov	r2, r0
	switch (status) {
   126ba:	1e69      	subs	r1, r5, #1
	struct usb_cfg_data *cfg = (void *)dev->config;
   126bc:	f852 3984 	ldr.w	r3, [r2], #-132
   126c0:	685b      	ldr	r3, [r3, #4]
	switch (status) {
   126c2:	2905      	cmp	r1, #5
   126c4:	d829      	bhi.n	1271a <cdc_acm_dev_status_cb+0x72>
   126c6:	e8df f001 	tbb	[pc, r1]
   126ca:	2820      	.short	0x2820
   126cc:	29252003 	.word	0x29252003
		if (!dev_data->configured) {
   126d0:	f814 1c02 	ldrb.w	r1, [r4, #-2]
   126d4:	b931      	cbnz	r1, 126e4 <cdc_acm_dev_status_cb+0x3c>
			cdc_acm_read_cb(cfg->endpoint[ACM_OUT_EP_IDX].ep_addr, 0,
   126d6:	6a1b      	ldr	r3, [r3, #32]
   126d8:	7b18      	ldrb	r0, [r3, #12]
   126da:	f7ff ff93 	bl	12604 <cdc_acm_read_cb>
			dev_data->configured = true;
   126de:	2301      	movs	r3, #1
   126e0:	f804 3c02 	strb.w	r3, [r4, #-2]
		if (!dev_data->tx_ready) {
   126e4:	f814 3c58 	ldrb.w	r3, [r4, #-88]
   126e8:	b9bb      	cbnz	r3, 1271a <cdc_acm_dev_status_cb+0x72>
			dev_data->tx_ready = true;
   126ea:	2301      	movs	r3, #1
   126ec:	f804 3c58 	strb.w	r3, [r4, #-88]
			if (dev_data->cb != NULL && dev_data->tx_irq_ena) {
   126f0:	f854 3c84 	ldr.w	r3, [r4, #-132]
   126f4:	b18b      	cbz	r3, 1271a <cdc_acm_dev_status_cb+0x72>
   126f6:	f814 3c56 	ldrb.w	r3, [r4, #-86]
   126fa:	b173      	cbz	r3, 1271a <cdc_acm_dev_status_cb+0x72>
				k_work_submit_to_queue(&USB_WORK_Q, &dev_data->cb_work);
   126fc:	f1a4 017c 	sub.w	r1, r4, #124	; 0x7c
   12700:	4810      	ldr	r0, [pc, #64]	; (12744 <cdc_acm_dev_status_cb+0x9c>)
}
   12702:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
				k_work_submit_to_queue(&USB_WORK_Q, &dev_data->cb_work);
   12706:	f00a bcb6 	b.w	1d076 <k_work_submit_to_queue>
}
   1270a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		cdc_acm_reset_port(dev_data);
   1270e:	4610      	mov	r0, r2
   12710:	f7ff bf5e 	b.w	125d0 <cdc_acm_reset_port>
		dev_data->suspended = true;
   12714:	2301      	movs	r3, #1
   12716:	f804 3c01 	strb.w	r3, [r4, #-1]
}
   1271a:	bd38      	pop	{r3, r4, r5, pc}
		if (dev_data->suspended) {
   1271c:	f814 1c01 	ldrb.w	r1, [r4, #-1]
   12720:	2900      	cmp	r1, #0
   12722:	d0fa      	beq.n	1271a <cdc_acm_dev_status_cb+0x72>
			if (dev_data->configured) {
   12724:	f814 0c02 	ldrb.w	r0, [r4, #-2]
			dev_data->suspended = false;
   12728:	2100      	movs	r1, #0
   1272a:	f804 1c01 	strb.w	r1, [r4, #-1]
			if (dev_data->configured) {
   1272e:	2800      	cmp	r0, #0
   12730:	d0f3      	beq.n	1271a <cdc_acm_dev_status_cb+0x72>
				cdc_acm_read_cb(cfg->endpoint[ACM_OUT_EP_IDX].ep_addr,
   12732:	6a1b      	ldr	r3, [r3, #32]
   12734:	7b18      	ldrb	r0, [r3, #12]
}
   12736:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
				cdc_acm_read_cb(cfg->endpoint[ACM_OUT_EP_IDX].ep_addr,
   1273a:	f7ff bf63 	b.w	12604 <cdc_acm_read_cb>
   1273e:	bf00      	nop
   12740:	20000bd4 	.word	0x20000bd4
   12744:	200006b0 	.word	0x200006b0

00012748 <cdc_acm_init>:
{
   12748:	b510      	push	{r4, lr}
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
   1274a:	6904      	ldr	r4, [r0, #16]
	parent->next = child;
   1274c:	2300      	movs	r3, #0
   1274e:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 *
 * @return A pointer on the last node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_tail(sys_slist_t *list)
{
	return list->tail;
   12752:	4b0c      	ldr	r3, [pc, #48]	; (12784 <cdc_acm_init+0x3c>)
	dev_data->common.dev = dev;
   12754:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
   12758:	6859      	ldr	r1, [r3, #4]
	sys_slist_append(&cdc_acm_data_devlist, &dev_data->common.node);
   1275a:	f104 0288 	add.w	r2, r4, #136	; 0x88
 * @param node A pointer on the node to append
 */
static inline void sys_slist_append(sys_slist_t *list,
				    sys_snode_t *node);

Z_GENLIST_APPEND(slist, snode)
   1275e:	b969      	cbnz	r1, 1277c <cdc_acm_init+0x34>
	list->head = node;
   12760:	e9c3 2200 	strd	r2, r2, [r3]
	k_work_init(&dev_data->cb_work, cdc_acm_irq_callback_work_handler);
   12764:	f104 0008 	add.w	r0, r4, #8
   12768:	4907      	ldr	r1, [pc, #28]	; (12788 <cdc_acm_init+0x40>)
   1276a:	f00a fc7b 	bl	1d064 <k_work_init>
	k_work_init(&dev_data->tx_work, tx_work_handler);
   1276e:	f104 001c 	add.w	r0, r4, #28
   12772:	4906      	ldr	r1, [pc, #24]	; (1278c <cdc_acm_init+0x44>)
   12774:	f00a fc76 	bl	1d064 <k_work_init>
}
   12778:	2000      	movs	r0, #0
   1277a:	bd10      	pop	{r4, pc}
	parent->next = child;
   1277c:	600a      	str	r2, [r1, #0]
	list->tail = node;
   1277e:	605a      	str	r2, [r3, #4]
}
   12780:	e7f0      	b.n	12764 <cdc_acm_init+0x1c>
   12782:	bf00      	nop
   12784:	20000bd4 	.word	0x20000bd4
   12788:	00019e23 	.word	0x00019e23
   1278c:	00012655 	.word	0x00012655

00012790 <cdc_acm_send_notification.isra.0>:
static int cdc_acm_send_notification(const struct device *dev,
   12790:	b530      	push	{r4, r5, lr}
   12792:	b085      	sub	sp, #20
	notification.bmRequestType = 0xA1;
   12794:	23a1      	movs	r3, #161	; 0xa1
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
   12796:	6905      	ldr	r5, [r0, #16]
	notification.bmRequestType = 0xA1;
   12798:	f88d 3004 	strb.w	r3, [sp, #4]
	notification.bNotificationType = 0x20;
   1279c:	2320      	movs	r3, #32
	struct usb_cfg_data * const cfg = (void *)dev->config;
   1279e:	6842      	ldr	r2, [r0, #4]
	notification.bNotificationType = 0x20;
   127a0:	f88d 3005 	strb.w	r3, [sp, #5]
	notification.wValue = 0U;
   127a4:	2300      	movs	r3, #0
	dev_data->notification_sent = 0U;
   127a6:	f885 3081 	strb.w	r3, [r5, #129]	; 0x81
	notification.wLength = sys_cpu_to_le16(sizeof(serial_state));
   127aa:	2002      	movs	r0, #2
   127ac:	f8ad 000a 	strh.w	r0, [sp, #10]
	usb_write(cfg->endpoint[ACM_INT_EP_IDX].ep_addr,
   127b0:	6a10      	ldr	r0, [r2, #32]
	notification.data = sys_cpu_to_le16(serial_state);
   127b2:	f8ad 100c 	strh.w	r1, [sp, #12]
	notification.wIndex = 0U;
   127b6:	f8ad 3008 	strh.w	r3, [sp, #8]
	usb_write(cfg->endpoint[ACM_INT_EP_IDX].ep_addr,
   127ba:	7900      	ldrb	r0, [r0, #4]
	notification.wValue = 0U;
   127bc:	f8ad 3006 	strh.w	r3, [sp, #6]
	usb_write(cfg->endpoint[ACM_INT_EP_IDX].ep_addr,
   127c0:	220a      	movs	r2, #10
   127c2:	a901      	add	r1, sp, #4
   127c4:	f007 fad0 	bl	19d68 <usb_write>
	while (!((volatile uint8_t)dev_data->notification_sent)) {
   127c8:	4c05      	ldr	r4, [pc, #20]	; (127e0 <cdc_acm_send_notification.isra.0+0x50>)
   127ca:	f895 3081 	ldrb.w	r3, [r5, #129]	; 0x81
   127ce:	b923      	cbnz	r3, 127da <cdc_acm_send_notification.isra.0+0x4a>
	z_impl_k_busy_wait(usec_to_wait);
   127d0:	2001      	movs	r0, #1
   127d2:	f00a fdb5 	bl	1d340 <z_impl_k_busy_wait>
		if (++cnt > CDC_CONTROL_SERIAL_STATE_TIMEOUT_US) {
   127d6:	3c01      	subs	r4, #1
   127d8:	d1f7      	bne.n	127ca <cdc_acm_send_notification.isra.0+0x3a>
}
   127da:	b005      	add	sp, #20
   127dc:	bd30      	pop	{r4, r5, pc}
   127de:	bf00      	nop
   127e0:	000186a1 	.word	0x000186a1

000127e4 <z_usb_work_q_init>:
K_KERNEL_STACK_DEFINE(z_usb_work_q_stack, CONFIG_USB_WORKQUEUE_STACK_SIZE);

struct k_work_q z_usb_work_q;

static int z_usb_work_q_init(const struct device *dev)
{
   127e4:	b537      	push	{r0, r1, r2, r4, r5, lr}
	ARG_UNUSED(dev);

	k_work_queue_start(&z_usb_work_q,
   127e6:	4d09      	ldr	r5, [pc, #36]	; (1280c <z_usb_work_q_init+0x28>)
   127e8:	4909      	ldr	r1, [pc, #36]	; (12810 <z_usb_work_q_init+0x2c>)
   127ea:	2400      	movs	r4, #0
   127ec:	9400      	str	r4, [sp, #0]
   127ee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   127f2:	f44f 6280 	mov.w	r2, #1024	; 0x400
   127f6:	4628      	mov	r0, r5
   127f8:	f006 f86c 	bl	188d4 <k_work_queue_start>
	return z_impl_k_thread_name_set(thread, str);
   127fc:	4905      	ldr	r1, [pc, #20]	; (12814 <z_usb_work_q_init+0x30>)
   127fe:	4628      	mov	r0, r5
   12800:	f00a fb61 	bl	1cec6 <z_impl_k_thread_name_set>
			   K_KERNEL_STACK_SIZEOF(z_usb_work_q_stack),
			   CONFIG_USB_WORKQUEUE_PRIORITY, NULL);
	k_thread_name_set(&z_usb_work_q.thread, "usbworkq");

	return 0;
}
   12804:	4620      	mov	r0, r4
   12806:	b003      	add	sp, #12
   12808:	bd30      	pop	{r4, r5, pc}
   1280a:	bf00      	nop
   1280c:	200006b0 	.word	0x200006b0
   12810:	20001a40 	.word	0x20001a40
   12814:	0001dbf3 	.word	0x0001dbf3

00012818 <pm_state_notify>:
/*
 * Function called to notify when the system is entering / exiting a
 * power state
 */
static inline void pm_state_notify(bool entering_state)
{
   12818:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   1281c:	4605      	mov	r5, r0
	__asm__ volatile(
   1281e:	f04f 0320 	mov.w	r3, #32
   12822:	f3ef 8611 	mrs	r6, BASEPRI
   12826:	f383 8812 	msr	BASEPRI_MAX, r3
   1282a:	f3bf 8f6f 	isb	sy
	return list->head;
   1282e:	4b0e      	ldr	r3, [pc, #56]	; (12868 <pm_state_notify+0x50>)
   12830:	681c      	ldr	r4, [r3, #0]
	struct pm_notifier *notifier;
	k_spinlock_key_t pm_notifier_key;
	void (*callback)(enum pm_state state);

	pm_notifier_key = k_spin_lock(&pm_notifier_lock);
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
   12832:	b19c      	cbz	r4, 1285c <pm_state_notify+0x44>
		} else {
			callback = notifier->state_exit;
		}

		if (callback) {
			callback(z_cpus_pm_state[_current_cpu->id].state);
   12834:	4f0d      	ldr	r7, [pc, #52]	; (1286c <pm_state_notify+0x54>)
   12836:	f8df 8038 	ldr.w	r8, [pc, #56]	; 12870 <pm_state_notify+0x58>
   1283a:	f04f 090c 	mov.w	r9, #12
			callback = notifier->state_exit;
   1283e:	e9d4 3201 	ldrd	r3, r2, [r4, #4]
   12842:	2d00      	cmp	r5, #0
   12844:	bf08      	it	eq
   12846:	4613      	moveq	r3, r2
		if (callback) {
   12848:	b12b      	cbz	r3, 12856 <pm_state_notify+0x3e>
			callback(z_cpus_pm_state[_current_cpu->id].state);
   1284a:	f898 2014 	ldrb.w	r2, [r8, #20]
   1284e:	fb09 f202 	mul.w	r2, r9, r2
   12852:	5cb8      	ldrb	r0, [r7, r2]
   12854:	4798      	blx	r3
	return node->next;
   12856:	6824      	ldr	r4, [r4, #0]
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
   12858:	2c00      	cmp	r4, #0
   1285a:	d1f0      	bne.n	1283e <pm_state_notify+0x26>
	__asm__ volatile(
   1285c:	f386 8811 	msr	BASEPRI, r6
   12860:	f3bf 8f6f 	isb	sy
		}
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}
   12864:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   12868:	20000bdc 	.word	0x20000bdc
   1286c:	20000be4 	.word	0x20000be4
   12870:	20001998 	.word	0x20001998

00012874 <atomic_clear_bit.constprop.0>:
 */
static inline void atomic_clear_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);

	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   12874:	0942      	lsrs	r2, r0, #5
	atomic_val_t mask = ATOMIC_MASK(bit);
   12876:	2301      	movs	r3, #1
   12878:	f000 001f 	and.w	r0, r0, #31
   1287c:	fa03 f000 	lsl.w	r0, r3, r0
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
   12880:	4b07      	ldr	r3, [pc, #28]	; (128a0 <atomic_clear_bit.constprop.0+0x2c>)
   12882:	f3bf 8f5b 	dmb	ish
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   12886:	43c0      	mvns	r0, r0
   12888:	eb03 0382 	add.w	r3, r3, r2, lsl #2
   1288c:	e853 2f00 	ldrex	r2, [r3]
   12890:	4002      	ands	r2, r0
   12892:	e843 2100 	strex	r1, r2, [r3]
   12896:	2900      	cmp	r1, #0
   12898:	d1f8      	bne.n	1288c <atomic_clear_bit.constprop.0+0x18>
   1289a:	f3bf 8f5b 	dmb	ish
}
   1289e:	4770      	bx	lr
   128a0:	20000bf0 	.word	0x20000bf0

000128a4 <pm_system_resume>:

void pm_system_resume(void)
{
   128a4:	b538      	push	{r3, r4, r5, lr}
	uint8_t id = _current_cpu->id;
   128a6:	4b1a      	ldr	r3, [pc, #104]	; (12910 <pm_system_resume+0x6c>)
   128a8:	7d1c      	ldrb	r4, [r3, #20]
   128aa:	f3bf 8f5b 	dmb	ish
	atomic_val_t mask = ATOMIC_MASK(bit);
   128ae:	f004 031f 	and.w	r3, r4, #31
   128b2:	2201      	movs	r2, #1
   128b4:	409a      	lsls	r2, r3
   128b6:	4b17      	ldr	r3, [pc, #92]	; (12914 <pm_system_resume+0x70>)
	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   128b8:	0961      	lsrs	r1, r4, #5
   128ba:	43d0      	mvns	r0, r2
   128bc:	eb03 0381 	add.w	r3, r3, r1, lsl #2
   128c0:	e853 1f00 	ldrex	r1, [r3]
   128c4:	ea01 0500 	and.w	r5, r1, r0
   128c8:	e843 5c00 	strex	ip, r5, [r3]
   128cc:	f1bc 0f00 	cmp.w	ip, #0
   128d0:	d1f6      	bne.n	128c0 <pm_system_resume+0x1c>
   128d2:	f3bf 8f5b 	dmb	ish
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
   128d6:	4211      	tst	r1, r2
   128d8:	d013      	beq.n	12902 <pm_system_resume+0x5e>
	if (pm_state_exit_post_ops != NULL) {
   128da:	4b0f      	ldr	r3, [pc, #60]	; (12918 <pm_system_resume+0x74>)
   128dc:	4d0f      	ldr	r5, [pc, #60]	; (1291c <pm_system_resume+0x78>)
   128de:	b18b      	cbz	r3, 12904 <pm_system_resume+0x60>
		pm_state_exit_post_ops(info->state, info->substate_id);
   128e0:	230c      	movs	r3, #12
   128e2:	4363      	muls	r3, r4
   128e4:	18ea      	adds	r2, r5, r3
   128e6:	5ce8      	ldrb	r0, [r5, r3]
   128e8:	7851      	ldrb	r1, [r2, #1]
   128ea:	f007 fbb3 	bl	1a054 <pm_state_exit_post_ops>
		pm_exit_pos_ops(&z_cpus_pm_state[id]);
		pm_state_notify(false);
   128ee:	2000      	movs	r0, #0
   128f0:	f7ff ff92 	bl	12818 <pm_state_notify>
		z_cpus_pm_state[id] = (struct pm_state_info){PM_STATE_ACTIVE,
   128f4:	230c      	movs	r3, #12
   128f6:	435c      	muls	r4, r3
   128f8:	192a      	adds	r2, r5, r4
   128fa:	2300      	movs	r3, #0
   128fc:	512b      	str	r3, [r5, r4]
   128fe:	e9c2 3301 	strd	r3, r3, [r2, #4]
			0, 0};
	}
}
   12902:	bd38      	pop	{r3, r4, r5, pc}
   12904:	f383 8811 	msr	BASEPRI, r3
   12908:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
   1290c:	e7ef      	b.n	128ee <pm_system_resume+0x4a>
   1290e:	bf00      	nop
   12910:	20001998 	.word	0x20001998
   12914:	20000bf4 	.word	0x20000bf4
   12918:	0001a055 	.word	0x0001a055
   1291c:	20000be4 	.word	0x20000be4

00012920 <pm_system_suspend>:

	return ret;
}

bool pm_system_suspend(int32_t ticks)
{
   12920:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	bool ret = true;
	uint8_t id = _current_cpu->id;
   12924:	4b32      	ldr	r3, [pc, #200]	; (129f0 <pm_system_suspend+0xd0>)
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   12926:	4a33      	ldr	r2, [pc, #204]	; (129f4 <pm_system_suspend+0xd4>)
   12928:	7d1c      	ldrb	r4, [r3, #20]
   1292a:	f3bf 8f5b 	dmb	ish
	atomic_val_t val = atomic_get(ATOMIC_ELEM(target, bit));
   1292e:	0963      	lsrs	r3, r4, #5
   12930:	ea4f 0983 	mov.w	r9, r3, lsl #2
   12934:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   12938:	4e2f      	ldr	r6, [pc, #188]	; (129f8 <pm_system_suspend+0xd8>)
   1293a:	f3bf 8f5b 	dmb	ish
	return (1 & (val >> (bit & (ATOMIC_BITS - 1)))) != 0;
   1293e:	f004 081f 	and.w	r8, r4, #31
   12942:	fa43 f308 	asr.w	r3, r3, r8

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	if (!atomic_test_bit(z_cpus_pm_state_forced, id)) {
   12946:	f013 0f01 	tst.w	r3, #1
{
   1294a:	4607      	mov	r7, r0
	if (!atomic_test_bit(z_cpus_pm_state_forced, id)) {
   1294c:	d10a      	bne.n	12964 <pm_system_suspend+0x44>
		const struct pm_state_info *info;

		info = pm_policy_next_state(id, ticks);
   1294e:	4601      	mov	r1, r0
   12950:	4620      	mov	r0, r4
   12952:	f000 f85b 	bl	12a0c <pm_policy_next_state>
		if (info != NULL) {
   12956:	b128      	cbz	r0, 12964 <pm_system_suspend+0x44>
			z_cpus_pm_state[id] = *info;
   12958:	c807      	ldmia	r0, {r0, r1, r2}
   1295a:	230c      	movs	r3, #12
   1295c:	fb03 6304 	mla	r3, r3, r4, r6
   12960:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		}
	}

	if (z_cpus_pm_state[id].state == PM_STATE_ACTIVE) {
   12964:	230c      	movs	r3, #12
   12966:	4363      	muls	r3, r4
   12968:	18f2      	adds	r2, r6, r3
   1296a:	5cf5      	ldrb	r5, [r6, r3]
   1296c:	b92d      	cbnz	r5, 1297a <pm_system_suspend+0x5a>
		LOG_DBG("No PM operations done.");
		SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);
		ret = false;
		atomic_clear_bit(z_cpus_pm_state_forced, id);
   1296e:	4620      	mov	r0, r4
   12970:	f7ff ff80 	bl	12874 <atomic_clear_bit.constprop.0>
		ret = false;
   12974:	4628      	mov	r0, r5
	SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);

end:
	return ret;
}
   12976:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	if (ticks != K_TICKS_FOREVER) {
   1297a:	1c7b      	adds	r3, r7, #1
   1297c:	d00f      	beq.n	1299e <pm_system_suspend+0x7e>
		} else {
			return t * ((uint64_t)to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
   1297e:	f8d2 c008 	ldr.w	ip, [r2, #8]
   12982:	481e      	ldr	r0, [pc, #120]	; (129fc <pm_system_suspend+0xdc>)
   12984:	4a1e      	ldr	r2, [pc, #120]	; (12a00 <pm_system_suspend+0xe0>)
   12986:	f44f 4500 	mov.w	r5, #32768	; 0x8000
   1298a:	2100      	movs	r1, #0
   1298c:	2300      	movs	r3, #0
   1298e:	fbec 0105 	umlal	r0, r1, ip, r5
   12992:	f7fd ff83 	bl	1089c <__aeabi_uldivmod>
		z_set_timeout_expiry(ticks -
   12996:	2101      	movs	r1, #1
   12998:	1a38      	subs	r0, r7, r0
   1299a:	f00a fcb3 	bl	1d304 <z_set_timeout_expiry>
	k_sched_lock();
   1299e:	f006 f859 	bl	18a54 <k_sched_lock>
	pm_state_notify(true);
   129a2:	2001      	movs	r0, #1
   129a4:	f7ff ff38 	bl	12818 <pm_state_notify>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   129a8:	f3bf 8f5b 	dmb	ish
 * @param target Address of atomic variable or array.
 * @param bit Bit number (starting from 0).
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
   129ac:	2301      	movs	r3, #1
   129ae:	fa03 f808 	lsl.w	r8, r3, r8
   129b2:	4b14      	ldr	r3, [pc, #80]	; (12a04 <pm_system_suspend+0xe4>)
   129b4:	4499      	add	r9, r3
   129b6:	e859 3f00 	ldrex	r3, [r9]
   129ba:	ea43 0308 	orr.w	r3, r3, r8
   129be:	e849 3200 	strex	r2, r3, [r9]
   129c2:	2a00      	cmp	r2, #0
   129c4:	d1f7      	bne.n	129b6 <pm_system_suspend+0x96>
   129c6:	f3bf 8f5b 	dmb	ish
	if (pm_state_set != NULL) {
   129ca:	4b0f      	ldr	r3, [pc, #60]	; (12a08 <pm_system_suspend+0xe8>)
   129cc:	b133      	cbz	r3, 129dc <pm_system_suspend+0xbc>
		pm_state_set(info->state, info->substate_id);
   129ce:	230c      	movs	r3, #12
   129d0:	4363      	muls	r3, r4
   129d2:	18f2      	adds	r2, r6, r3
   129d4:	5cf0      	ldrb	r0, [r6, r3]
   129d6:	7851      	ldrb	r1, [r2, #1]
   129d8:	f007 fb30 	bl	1a03c <pm_state_set>
	pm_system_resume();
   129dc:	f7ff ff62 	bl	128a4 <pm_system_resume>
	atomic_clear_bit(z_cpus_pm_state_forced, id);
   129e0:	4620      	mov	r0, r4
   129e2:	f7ff ff47 	bl	12874 <atomic_clear_bit.constprop.0>
	k_sched_unlock();
   129e6:	f006 fa05 	bl	18df4 <k_sched_unlock>
	bool ret = true;
   129ea:	2001      	movs	r0, #1
   129ec:	e7c3      	b.n	12976 <pm_system_suspend+0x56>
   129ee:	bf00      	nop
   129f0:	20001998 	.word	0x20001998
   129f4:	20000bf0 	.word	0x20000bf0
   129f8:	20000be4 	.word	0x20000be4
   129fc:	000f423f 	.word	0x000f423f
   12a00:	000f4240 	.word	0x000f4240
   12a04:	20000bf4 	.word	0x20000bf4
   12a08:	0001a03d 	.word	0x0001a03d

00012a0c <pm_policy_next_state>:
	max_latency_ticks = new_max_latency_ticks;
}

#ifdef CONFIG_PM_POLICY_DEFAULT
const struct pm_state_info *pm_policy_next_state(uint8_t cpu, int32_t ticks)
{
   12a0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12a10:	b085      	sub	sp, #20
   12a12:	460e      	mov	r6, r1
	uint8_t num_cpu_states;
	const struct pm_state_info *cpu_states;

	num_cpu_states = pm_state_cpu_get_all(cpu, &cpu_states);
   12a14:	a903      	add	r1, sp, #12
   12a16:	f000 f841 	bl	12a9c <pm_state_cpu_get_all>

	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
		const struct pm_state_info *state = &cpu_states[i];
   12a1a:	9b03      	ldr	r3, [sp, #12]
   12a1c:	9301      	str	r3, [sp, #4]

		min_residency = k_us_to_ticks_ceil32(state->min_residency_us);
		exit_latency = k_us_to_ticks_ceil32(state->exit_latency_us);

		/* skip state if it brings too much latency */
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
   12a1e:	4b1c      	ldr	r3, [pc, #112]	; (12a90 <pm_policy_next_state+0x84>)
   12a20:	f8df 8070 	ldr.w	r8, [pc, #112]	; 12a94 <pm_policy_next_state+0x88>
   12a24:	f8d3 a000 	ldr.w	sl, [r3]
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
   12a28:	1e44      	subs	r4, r0, #1
   12a2a:	b224      	sxth	r4, r4
   12a2c:	f44f 4700 	mov.w	r7, #32768	; 0x8000
   12a30:	f04f 0b00 	mov.w	fp, #0
   12a34:	1c63      	adds	r3, r4, #1
   12a36:	d104      	bne.n	12a42 <pm_policy_next_state+0x36>
		    (ticks >= (min_residency + exit_latency))) {
			return state;
		}
	}

	return NULL;
   12a38:	2500      	movs	r5, #0
}
   12a3a:	4628      	mov	r0, r5
   12a3c:	b005      	add	sp, #20
   12a3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		const struct pm_state_info *state = &cpu_states[i];
   12a42:	9b01      	ldr	r3, [sp, #4]
   12a44:	4a14      	ldr	r2, [pc, #80]	; (12a98 <pm_policy_next_state+0x8c>)
   12a46:	eb04 0544 	add.w	r5, r4, r4, lsl #1
   12a4a:	eb03 0585 	add.w	r5, r3, r5, lsl #2
   12a4e:	46c4      	mov	ip, r8
   12a50:	6868      	ldr	r0, [r5, #4]
   12a52:	4659      	mov	r1, fp
   12a54:	fbe0 c107 	umlal	ip, r1, r0, r7
   12a58:	2300      	movs	r3, #0
   12a5a:	4660      	mov	r0, ip
   12a5c:	f7fd ff1e 	bl	1089c <__aeabi_uldivmod>
   12a60:	4681      	mov	r9, r0
   12a62:	68a8      	ldr	r0, [r5, #8]
   12a64:	4a0c      	ldr	r2, [pc, #48]	; (12a98 <pm_policy_next_state+0x8c>)
   12a66:	46c4      	mov	ip, r8
   12a68:	4659      	mov	r1, fp
   12a6a:	fbe0 c107 	umlal	ip, r1, r0, r7
   12a6e:	2300      	movs	r3, #0
   12a70:	4660      	mov	r0, ip
   12a72:	f7fd ff13 	bl	1089c <__aeabi_uldivmod>
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
   12a76:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
   12a7a:	d001      	beq.n	12a80 <pm_policy_next_state+0x74>
   12a7c:	4582      	cmp	sl, r0
   12a7e:	d904      	bls.n	12a8a <pm_policy_next_state+0x7e>
		if ((ticks == K_TICKS_FOREVER) ||
   12a80:	1c72      	adds	r2, r6, #1
   12a82:	d0da      	beq.n	12a3a <pm_policy_next_state+0x2e>
		    (ticks >= (min_residency + exit_latency))) {
   12a84:	4448      	add	r0, r9
		if ((ticks == K_TICKS_FOREVER) ||
   12a86:	42b0      	cmp	r0, r6
   12a88:	d9d7      	bls.n	12a3a <pm_policy_next_state+0x2e>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
   12a8a:	3c01      	subs	r4, #1
   12a8c:	b224      	sxth	r4, r4
   12a8e:	e7d1      	b.n	12a34 <pm_policy_next_state+0x28>
   12a90:	200000f8 	.word	0x200000f8
   12a94:	000f423f 	.word	0x000f423f
   12a98:	000f4240 	.word	0x000f4240

00012a9c <pm_state_cpu_get_all>:
	DT_FOREACH_CHILD(DT_PATH(cpus), NUM_CPU_STATES)
};

uint8_t pm_state_cpu_get_all(uint8_t cpu, const struct pm_state_info **states)
{
	if (cpu >= ARRAY_SIZE(cpus_states)) {
   12a9c:	b908      	cbnz	r0, 12aa2 <pm_state_cpu_get_all+0x6>
		return 0;
	}

	*states = cpus_states[cpu];
   12a9e:	4b02      	ldr	r3, [pc, #8]	; (12aa8 <pm_state_cpu_get_all+0xc>)
   12aa0:	600b      	str	r3, [r1, #0]

	return states_per_cpu[cpu];
}
   12aa2:	2000      	movs	r0, #0
   12aa4:	4770      	bx	lr
   12aa6:	bf00      	nop
   12aa8:	0001d87c 	.word	0x0001d87c

00012aac <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
   12aac:	4901      	ldr	r1, [pc, #4]	; (12ab4 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
   12aae:	2210      	movs	r2, #16
	str	r2, [r1]
   12ab0:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
   12ab2:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
   12ab4:	e000ed10 	.word	0xe000ed10

00012ab8 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
   12ab8:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
   12aba:	4040      	eors	r0, r0
	msr	BASEPRI, r0
   12abc:	f380 8811 	msr	BASEPRI, r0
	isb
   12ac0:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
   12ac4:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
   12ac8:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
   12aca:	b662      	cpsie	i
	isb
   12acc:	f3bf 8f6f 	isb	sy

	bx	lr
   12ad0:	4770      	bx	lr
   12ad2:	bf00      	nop

00012ad4 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
   12ad4:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
   12ad6:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
   12ad8:	f381 8811 	msr	BASEPRI, r1

	wfe
   12adc:	bf20      	wfe

	msr	BASEPRI, r0
   12ade:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
   12ae2:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
   12ae4:	4770      	bx	lr
   12ae6:	bf00      	nop

00012ae8 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
   12ae8:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
   12aea:	2b00      	cmp	r3, #0
   12aec:	db08      	blt.n	12b00 <arch_irq_enable+0x18>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   12aee:	2201      	movs	r2, #1
   12af0:	f000 001f 	and.w	r0, r0, #31
   12af4:	fa02 f000 	lsl.w	r0, r2, r0
   12af8:	095b      	lsrs	r3, r3, #5
   12afa:	4a02      	ldr	r2, [pc, #8]	; (12b04 <arch_irq_enable+0x1c>)
   12afc:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
   12b00:	4770      	bx	lr
   12b02:	bf00      	nop
   12b04:	e000e100 	.word	0xe000e100

00012b08 <arch_irq_disable>:

void arch_irq_disable(unsigned int irq)
{
	NVIC_DisableIRQ((IRQn_Type)irq);
   12b08:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
   12b0a:	2b00      	cmp	r3, #0
   12b0c:	db0d      	blt.n	12b2a <arch_irq_disable+0x22>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   12b0e:	2201      	movs	r2, #1
   12b10:	095b      	lsrs	r3, r3, #5
   12b12:	f000 001f 	and.w	r0, r0, #31
   12b16:	fa02 f000 	lsl.w	r0, r2, r0
   12b1a:	3320      	adds	r3, #32
   12b1c:	4a03      	ldr	r2, [pc, #12]	; (12b2c <arch_irq_disable+0x24>)
   12b1e:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
   12b22:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
   12b26:	f3bf 8f6f 	isb	sy
}
   12b2a:	4770      	bx	lr
   12b2c:	e000e100 	.word	0xe000e100

00012b30 <arch_irq_is_enabled>:

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
   12b30:	4b05      	ldr	r3, [pc, #20]	; (12b48 <arch_irq_is_enabled+0x18>)
   12b32:	0942      	lsrs	r2, r0, #5
   12b34:	f000 001f 	and.w	r0, r0, #31
   12b38:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
   12b3c:	2301      	movs	r3, #1
   12b3e:	fa03 f000 	lsl.w	r0, r3, r0
}
   12b42:	4010      	ands	r0, r2
   12b44:	4770      	bx	lr
   12b46:	bf00      	nop
   12b48:	e000e100 	.word	0xe000e100

00012b4c <z_arm_irq_priority_set>:
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
   12b4c:	b243      	sxtb	r3, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
   12b4e:	2b00      	cmp	r3, #0
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   12b50:	bfa8      	it	ge
   12b52:	f103 4360 	addge.w	r3, r3, #3758096384	; 0xe0000000
		prio += _IRQ_PRIO_OFFSET;
   12b56:	f101 0101 	add.w	r1, r1, #1
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   12b5a:	bfb8      	it	lt
   12b5c:	4b06      	ldrlt	r3, [pc, #24]	; (12b78 <z_arm_irq_priority_set+0x2c>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   12b5e:	ea4f 1141 	mov.w	r1, r1, lsl #5
   12b62:	bfac      	ite	ge
   12b64:	f503 4361 	addge.w	r3, r3, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   12b68:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   12b6c:	b2c9      	uxtb	r1, r1
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   12b6e:	bfb4      	ite	lt
   12b70:	5419      	strblt	r1, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   12b72:	f883 1300 	strbge.w	r1, [r3, #768]	; 0x300
}
   12b76:	4770      	bx	lr
   12b78:	e000ed14 	.word	0xe000ed14

00012b7c <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
   12b7c:	bf30      	wfi
    b z_SysNmiOnReset
   12b7e:	f7ff bffd 	b.w	12b7c <z_SysNmiOnReset>
   12b82:	bf00      	nop

00012b84 <z_arm_prep_c>:

#define VECTOR_ADDRESS ((uintptr_t)_vector_start)

static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
   12b84:	4a0f      	ldr	r2, [pc, #60]	; (12bc4 <z_arm_prep_c+0x40>)
 *
 * This routine prepares for the execution of and runs C code.
 *
 */
void z_arm_prep_c(void)
{
   12b86:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
   12b88:	4b0f      	ldr	r3, [pc, #60]	; (12bc8 <z_arm_prep_c+0x44>)
   12b8a:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   12b8e:	609a      	str	r2, [r3, #8]
  __ASM volatile ("dsb 0xF":::"memory");
   12b90:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
   12b94:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
   12b98:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
   12b9c:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
   12ba0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 */
__STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
   12ba4:	f3ef 8314 	mrs	r3, CONTROL
	__set_CONTROL(__get_CONTROL() & (~(CONTROL_FPCA_Msk)));
   12ba8:	f023 0304 	bic.w	r3, r3, #4
  \details Writes the given value to the Control Register.
  \param [in]    control  Control Register value to set
 */
__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
   12bac:	f383 8814 	msr	CONTROL, r3
  __ASM volatile ("isb 0xF":::"memory");
   12bb0:	f3bf 8f6f 	isb	sy
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
   12bb4:	f005 fa9e 	bl	180f4 <z_bss_zero>
	z_data_copy();
   12bb8:	f006 fa50 	bl	1905c <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
   12bbc:	f000 f9d0 	bl	12f60 <z_arm_interrupt_init>
	z_cstart();
   12bc0:	f005 fadc 	bl	1817c <z_cstart>
   12bc4:	00010000 	.word	0x00010000
   12bc8:	e000ed00 	.word	0xe000ed00

00012bcc <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
   12bcc:	4a09      	ldr	r2, [pc, #36]	; (12bf4 <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
   12bce:	490a      	ldr	r1, [pc, #40]	; (12bf8 <arch_swap+0x2c>)
	_current->arch.basepri = key;
   12bd0:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
   12bd2:	6809      	ldr	r1, [r1, #0]
   12bd4:	6799      	str	r1, [r3, #120]	; 0x78

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
   12bd6:	4909      	ldr	r1, [pc, #36]	; (12bfc <arch_swap+0x30>)
	_current->arch.basepri = key;
   12bd8:	6758      	str	r0, [r3, #116]	; 0x74
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
   12bda:	684b      	ldr	r3, [r1, #4]
   12bdc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
   12be0:	604b      	str	r3, [r1, #4]
	__asm__ volatile(
   12be2:	2300      	movs	r3, #0
   12be4:	f383 8811 	msr	BASEPRI, r3
   12be8:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
   12bec:	6893      	ldr	r3, [r2, #8]
}
   12bee:	6f98      	ldr	r0, [r3, #120]	; 0x78
   12bf0:	4770      	bx	lr
   12bf2:	bf00      	nop
   12bf4:	20001998 	.word	0x20001998
   12bf8:	0001db38 	.word	0x0001db38
   12bfc:	e000ed00 	.word	0xe000ed00

00012c00 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
   12c00:	4912      	ldr	r1, [pc, #72]	; (12c4c <z_arm_pendsv+0x4c>)
    ldr r2, [r1, #_kernel_offset_to_current]
   12c02:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
   12c04:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
   12c08:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
   12c0a:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
   12c0e:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
   12c12:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
   12c14:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
   12c18:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
   12c1c:	4f0c      	ldr	r7, [pc, #48]	; (12c50 <z_arm_pendsv+0x50>)
    ldr v3, =_SCS_ICSR_UNPENDSV
   12c1e:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
   12c22:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
   12c24:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
   12c26:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
   12c28:	6f50      	ldr	r0, [r2, #116]	; 0x74
    movs r3, #0
   12c2a:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
   12c2c:	6753      	str	r3, [r2, #116]	; 0x74
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
   12c2e:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
   12c32:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
   12c34:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
   12c36:	f000 f9d9 	bl	12fec <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
   12c3a:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
   12c3e:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
   12c42:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
   12c46:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
   12c4a:	4770      	bx	lr
    ldr r1, =_kernel
   12c4c:	20001998 	.word	0x20001998
    ldr v4, =_SCS_ICSR
   12c50:	e000ed04 	.word	0xe000ed04

00012c54 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
   12c54:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
   12c58:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
   12c5a:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
   12c5e:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
   12c62:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
   12c64:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
   12c68:	2902      	cmp	r1, #2
    beq _oops
   12c6a:	d0ff      	beq.n	12c6c <_oops>

00012c6c <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
   12c6c:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
   12c6e:	f007 f999 	bl	19fa4 <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
   12c72:	bd01      	pop	{r0, pc}

00012c74 <arch_new_thread>:

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
   12c74:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
   12c78:	9b00      	ldr	r3, [sp, #0]
   12c7a:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->pc &= 0xfffffffe;
   12c7e:	490a      	ldr	r1, [pc, #40]	; (12ca8 <arch_new_thread+0x34>)
	iframe->a3 = (uint32_t)p2;
   12c80:	9b01      	ldr	r3, [sp, #4]
   12c82:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
   12c86:	9b02      	ldr	r3, [sp, #8]
   12c88:	f842 3c14 	str.w	r3, [r2, #-20]
	iframe->pc &= 0xfffffffe;
   12c8c:	f021 0101 	bic.w	r1, r1, #1

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
   12c90:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
   12c94:	f842 3c04 	str.w	r3, [r2, #-4]
	iframe->pc &= 0xfffffffe;
   12c98:	f842 1c08 	str.w	r1, [r2, #-8]
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
   12c9c:	2300      	movs	r3, #0
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
   12c9e:	3a20      	subs	r2, #32
	thread->callee_saved.psp = (uint32_t)iframe;
   12ca0:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
   12ca2:	6743      	str	r3, [r0, #116]	; 0x74
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
   12ca4:	4770      	bx	lr
   12ca6:	bf00      	nop
   12ca8:	000197c5 	.word	0x000197c5

00012cac <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
   12cac:	4a09      	ldr	r2, [pc, #36]	; (12cd4 <z_check_thread_stack_fail+0x28>)
{
   12cae:	4603      	mov	r3, r0
	const struct k_thread *thread = _current;
   12cb0:	6890      	ldr	r0, [r2, #8]

	if (thread == NULL) {
   12cb2:	b170      	cbz	r0, 12cd2 <z_check_thread_stack_fail+0x26>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
   12cb4:	f113 0f16 	cmn.w	r3, #22
   12cb8:	6e40      	ldr	r0, [r0, #100]	; 0x64
   12cba:	d005      	beq.n	12cc8 <z_check_thread_stack_fail+0x1c>
   12cbc:	f1a0 0240 	sub.w	r2, r0, #64	; 0x40
   12cc0:	429a      	cmp	r2, r3
   12cc2:	d805      	bhi.n	12cd0 <z_check_thread_stack_fail+0x24>
   12cc4:	4283      	cmp	r3, r0
   12cc6:	d203      	bcs.n	12cd0 <z_check_thread_stack_fail+0x24>
		return (uint32_t)Z_THREAD_STACK_BUFFER(z_main_stack);
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
   12cc8:	4281      	cmp	r1, r0
   12cca:	bf28      	it	cs
   12ccc:	2000      	movcs	r0, #0
   12cce:	4770      	bx	lr
   12cd0:	2000      	movs	r0, #0
}
   12cd2:	4770      	bx	lr
   12cd4:	20001998 	.word	0x20001998

00012cd8 <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
   12cd8:	b508      	push	{r3, lr}
	z_arm_prepare_switch_to_main();

	_current = main_thread;
   12cda:	4b09      	ldr	r3, [pc, #36]	; (12d00 <arch_switch_to_main_thread+0x28>)
   12cdc:	6098      	str	r0, [r3, #8]
{
   12cde:	460d      	mov	r5, r1
   12ce0:	4614      	mov	r4, r2
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
   12ce2:	f000 f983 	bl	12fec <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
   12ce6:	4620      	mov	r0, r4
   12ce8:	f385 8809 	msr	PSP, r5
   12cec:	2100      	movs	r1, #0
   12cee:	b663      	cpsie	if
   12cf0:	f381 8811 	msr	BASEPRI, r1
   12cf4:	f3bf 8f6f 	isb	sy
   12cf8:	2200      	movs	r2, #0
   12cfa:	2300      	movs	r3, #0
   12cfc:	f006 fd62 	bl	197c4 <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
   12d00:	20001998 	.word	0x20001998

00012d04 <_isr_wrapper>:
 *
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
   12d04:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
   12d06:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
   12d08:	4a0b      	ldr	r2, [pc, #44]	; (12d38 <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
   12d0a:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
   12d0c:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
   12d0e:	bf1e      	ittt	ne
	movne	r1, #0
   12d10:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
   12d12:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
   12d14:	f00a f8dc 	blne	1ced0 <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
   12d18:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
   12d1a:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
   12d1e:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
   12d22:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
   12d26:	4905      	ldr	r1, [pc, #20]	; (12d3c <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
   12d28:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
   12d2a:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
   12d2c:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
   12d2e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
   12d32:	4903      	ldr	r1, [pc, #12]	; (12d40 <_isr_wrapper+0x3c>)
	bx r1
   12d34:	4708      	bx	r1
   12d36:	0000      	.short	0x0000
	ldr r2, =_kernel
   12d38:	20001998 	.word	0x20001998
	ldr r1, =_sw_isr_table
   12d3c:	0001d634 	.word	0x0001d634
	ldr r1, =z_arm_int_exit
   12d40:	00012d45 	.word	0x00012d45

00012d44 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
   12d44:	4b04      	ldr	r3, [pc, #16]	; (12d58 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
   12d46:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
   12d48:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
   12d4a:	4288      	cmp	r0, r1
	beq _EXIT_EXC
   12d4c:	d003      	beq.n	12d56 <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
   12d4e:	4903      	ldr	r1, [pc, #12]	; (12d5c <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
   12d50:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
   12d54:	600a      	str	r2, [r1, #0]

00012d56 <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
   12d56:	4770      	bx	lr
	ldr r3, =_kernel
   12d58:	20001998 	.word	0x20001998
	ldr r1, =_SCS_ICSR
   12d5c:	e000ed04 	.word	0xe000ed04

00012d60 <mem_manage_fault>:
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
			      bool *recoverable)
{
   12d60:	b538      	push	{r3, r4, r5, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	uint32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
   12d62:	4b1c      	ldr	r3, [pc, #112]	; (12dd4 <mem_manage_fault+0x74>)
{
   12d64:	4614      	mov	r4, r2
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
   12d66:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
   12d68:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
   12d6a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
{
   12d6c:	4605      	mov	r5, r0
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
   12d6e:	0790      	lsls	r0, r2, #30
   12d70:	d520      	bpl.n	12db4 <mem_manage_fault+0x54>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		uint32_t temp = SCB->MMFAR;
   12d72:	6b58      	ldr	r0, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
   12d74:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   12d76:	0612      	lsls	r2, r2, #24
   12d78:	d51c      	bpl.n	12db4 <mem_manage_fault+0x54>
			mmfar = temp;
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
			if (from_hard_fault != 0) {
   12d7a:	b119      	cbz	r1, 12d84 <mem_manage_fault+0x24>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
   12d7c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   12d7e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
   12d82:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
   12d84:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Instruction Access Violation");
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
   12d86:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	 * crossed into an area beyond the thread stack.]
	 *
	 * Data Access Violation errors may or may not be caused by
	 * thread stack overflows.
	 */
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
   12d88:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   12d8a:	06d2      	lsls	r2, r2, #27
   12d8c:	d415      	bmi.n	12dba <mem_manage_fault+0x5a>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
   12d8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
   12d90:	079b      	lsls	r3, r3, #30
   12d92:	d412      	bmi.n	12dba <mem_manage_fault+0x5a>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
   12d94:	2000      	movs	r0, #0
	 * lazy stacking Memory Manage fault. At the time of writing, this
	 * can happen when printing.  If that's true, we should clear the
	 * pending flag in addition to the clearing the reason for the fault
	 */
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
   12d96:	4b0f      	ldr	r3, [pc, #60]	; (12dd4 <mem_manage_fault+0x74>)
   12d98:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   12d9a:	0692      	lsls	r2, r2, #26
		SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTPENDED_Msk;
   12d9c:	bf42      	ittt	mi
   12d9e:	6a5a      	ldrmi	r2, [r3, #36]	; 0x24
   12da0:	f422 5200 	bicmi.w	r2, r2, #8192	; 0x2000
   12da4:	625a      	strmi	r2, [r3, #36]	; 0x24
	}
#endif /* CONFIG_ARMV7_M_ARMV8_M_FP */

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
   12da6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   12da8:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
   12dac:	629a      	str	r2, [r3, #40]	; 0x28

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf, true);
   12dae:	2300      	movs	r3, #0
   12db0:	7023      	strb	r3, [r4, #0]

	return reason;
}
   12db2:	bd38      	pop	{r3, r4, r5, pc}
	uint32_t mmfar = -EINVAL;
   12db4:	f06f 0015 	mvn.w	r0, #21
   12db8:	e7e4      	b.n	12d84 <mem_manage_fault+0x24>
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
   12dba:	4b06      	ldr	r3, [pc, #24]	; (12dd4 <mem_manage_fault+0x74>)
   12dbc:	685b      	ldr	r3, [r3, #4]
   12dbe:	0519      	lsls	r1, r3, #20
   12dc0:	d5e8      	bpl.n	12d94 <mem_manage_fault+0x34>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
   12dc2:	4629      	mov	r1, r5
   12dc4:	f7ff ff72 	bl	12cac <z_check_thread_stack_fail>
			if (min_stack_ptr) {
   12dc8:	2800      	cmp	r0, #0
   12dca:	d0e3      	beq.n	12d94 <mem_manage_fault+0x34>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
   12dcc:	f380 8809 	msr	PSP, r0
				reason = K_ERR_STACK_CHK_FAIL;
   12dd0:	2002      	movs	r0, #2
   12dd2:	e7e0      	b.n	12d96 <mem_manage_fault+0x36>
   12dd4:	e000ed00 	.word	0xe000ed00

00012dd8 <bus_fault.constprop.0>:
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
   12dd8:	4b0d      	ldr	r3, [pc, #52]	; (12e10 <bus_fault.constprop.0+0x38>)
   12dda:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
   12ddc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
   12dde:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   12de0:	0592      	lsls	r2, r2, #22
   12de2:	d508      	bpl.n	12df6 <bus_fault.constprop.0+0x1e>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
   12de4:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
   12de6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   12de8:	0412      	lsls	r2, r2, #16
   12dea:	d504      	bpl.n	12df6 <bus_fault.constprop.0+0x1e>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault != 0) {
   12dec:	b118      	cbz	r0, 12df6 <bus_fault.constprop.0+0x1e>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
   12dee:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   12df0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
   12df4:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
   12df6:	4b06      	ldr	r3, [pc, #24]	; (12e10 <bus_fault.constprop.0+0x38>)
   12df8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Imprecise data bus error");
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
   12dfa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   12dfc:	05d2      	lsls	r2, r2, #23
		PR_FAULT_INFO("  Instruction bus error");
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
   12dfe:	bf58      	it	pl
   12e00:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
   12e02:	6a9a      	ldr	r2, [r3, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
   12e04:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
   12e06:	f442 427f 	orr.w	r2, r2, #65280	; 0xff00
   12e0a:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
   12e0c:	7008      	strb	r0, [r1, #0]

	return reason;
}
   12e0e:	4770      	bx	lr
   12e10:	e000ed00 	.word	0xe000ed00

00012e14 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
   12e14:	b570      	push	{r4, r5, r6, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
   12e16:	4b48      	ldr	r3, [pc, #288]	; (12f38 <z_arm_fault+0x124>)
   12e18:	685b      	ldr	r3, [r3, #4]
{
   12e1a:	b08a      	sub	sp, #40	; 0x28
   12e1c:	460d      	mov	r5, r1
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
   12e1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
   12e22:	2600      	movs	r6, #0
   12e24:	f386 8811 	msr	BASEPRI, r6
   12e28:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
   12e2c:	f002 417f 	and.w	r1, r2, #4278190080	; 0xff000000
   12e30:	f1b1 4f7f 	cmp.w	r1, #4278190080	; 0xff000000
   12e34:	d111      	bne.n	12e5a <z_arm_fault+0x46>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
   12e36:	f002 010c 	and.w	r1, r2, #12
   12e3a:	2908      	cmp	r1, #8
   12e3c:	d00d      	beq.n	12e5a <z_arm_fault+0x46>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
   12e3e:	0711      	lsls	r1, r2, #28
   12e40:	d401      	bmi.n	12e46 <z_arm_fault+0x32>
			ptr_esf = (z_arch_esf_t *)msp;
   12e42:	4605      	mov	r5, r0
			*nested_exc = true;
   12e44:	2601      	movs	r6, #1
	*recoverable = false;
   12e46:	2200      	movs	r2, #0
	switch (fault) {
   12e48:	3b03      	subs	r3, #3
	*recoverable = false;
   12e4a:	f88d 2007 	strb.w	r2, [sp, #7]
	switch (fault) {
   12e4e:	2b03      	cmp	r3, #3
   12e50:	d86b      	bhi.n	12f2a <z_arm_fault+0x116>
   12e52:	e8df f003 	tbb	[pc, r3]
   12e56:	5504      	.short	0x5504
   12e58:	5d59      	.short	0x5d59
		return NULL;
   12e5a:	4635      	mov	r5, r6
   12e5c:	e7f3      	b.n	12e46 <z_arm_fault+0x32>
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
   12e5e:	4b36      	ldr	r3, [pc, #216]	; (12f38 <z_arm_fault+0x124>)
   12e60:	6adc      	ldr	r4, [r3, #44]	; 0x2c
   12e62:	f014 0402 	ands.w	r4, r4, #2
   12e66:	d160      	bne.n	12f2a <z_arm_fault+0x116>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
   12e68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12e6a:	2a00      	cmp	r2, #0
   12e6c:	db15      	blt.n	12e9a <z_arm_fault+0x86>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
   12e6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12e70:	0052      	lsls	r2, r2, #1
   12e72:	d512      	bpl.n	12e9a <z_arm_fault+0x86>
	uint16_t fault_insn = *(ret_addr - 1);
   12e74:	69aa      	ldr	r2, [r5, #24]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
   12e76:	f832 1c02 	ldrh.w	r1, [r2, #-2]
   12e7a:	f64d 7202 	movw	r2, #57090	; 0xdf02
   12e7e:	4291      	cmp	r1, r2
   12e80:	d00a      	beq.n	12e98 <z_arm_fault+0x84>
		} else if (SCB_MMFSR != 0) {
   12e82:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
   12e86:	b30a      	cbz	r2, 12ecc <z_arm_fault+0xb8>
			reason = mem_manage_fault(esf, 1, recoverable);
   12e88:	f10d 0207 	add.w	r2, sp, #7
   12e8c:	2101      	movs	r1, #1
		reason = mem_manage_fault(esf, 0, recoverable);
   12e8e:	4628      	mov	r0, r5
   12e90:	f7ff ff66 	bl	12d60 <mem_manage_fault>
		reason = bus_fault(esf, 0, recoverable);
   12e94:	4604      	mov	r4, r0
		break;
   12e96:	e000      	b.n	12e9a <z_arm_fault+0x86>
			reason = esf->basic.r0;
   12e98:	682c      	ldr	r4, [r5, #0]
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
   12e9a:	f89d 3007 	ldrb.w	r3, [sp, #7]
   12e9e:	b99b      	cbnz	r3, 12ec8 <z_arm_fault+0xb4>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
   12ea0:	2220      	movs	r2, #32
   12ea2:	4629      	mov	r1, r5
   12ea4:	a802      	add	r0, sp, #8
   12ea6:	f007 f8b2 	bl	1a00e <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
   12eaa:	9b09      	ldr	r3, [sp, #36]	; 0x24
   12eac:	2e00      	cmp	r6, #0
   12eae:	d03e      	beq.n	12f2e <z_arm_fault+0x11a>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
   12eb0:	f3c3 0208 	ubfx	r2, r3, #0, #9
   12eb4:	b922      	cbnz	r2, 12ec0 <z_arm_fault+0xac>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
   12eb6:	ea6f 2353 	mvn.w	r3, r3, lsr #9
   12eba:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
   12ebe:	9309      	str	r3, [sp, #36]	; 0x24
	}

	z_arm_fatal_error(reason, &esf_copy);
   12ec0:	a902      	add	r1, sp, #8
   12ec2:	4620      	mov	r0, r4
   12ec4:	f007 f86c 	bl	19fa0 <z_arm_fatal_error>
}
   12ec8:	b00a      	add	sp, #40	; 0x28
   12eca:	bd70      	pop	{r4, r5, r6, pc}
		} else if (SCB_BFSR != 0) {
   12ecc:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
   12ed0:	b12a      	cbz	r2, 12ede <z_arm_fault+0xca>
			reason = bus_fault(esf, 1, recoverable);
   12ed2:	f10d 0107 	add.w	r1, sp, #7
   12ed6:	2001      	movs	r0, #1
		reason = bus_fault(esf, 0, recoverable);
   12ed8:	f7ff ff7e 	bl	12dd8 <bus_fault.constprop.0>
   12edc:	e7da      	b.n	12e94 <z_arm_fault+0x80>
		} else if (SCB_UFSR != 0) {
   12ede:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
   12ee0:	b292      	uxth	r2, r2
   12ee2:	2a00      	cmp	r2, #0
   12ee4:	d0d9      	beq.n	12e9a <z_arm_fault+0x86>
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
   12ee6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
   12ee8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
   12eea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
   12eec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
   12eee:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
   12ef0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
   12ef2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   12ef4:	ea6f 4202 	mvn.w	r2, r2, lsl #16
   12ef8:	ea6f 4212 	mvn.w	r2, r2, lsr #16
   12efc:	629a      	str	r2, [r3, #40]	; 0x28
	return reason;
   12efe:	e7cc      	b.n	12e9a <z_arm_fault+0x86>
		reason = mem_manage_fault(esf, 0, recoverable);
   12f00:	f10d 0207 	add.w	r2, sp, #7
   12f04:	2100      	movs	r1, #0
   12f06:	e7c2      	b.n	12e8e <z_arm_fault+0x7a>
		reason = bus_fault(esf, 0, recoverable);
   12f08:	f10d 0107 	add.w	r1, sp, #7
   12f0c:	2000      	movs	r0, #0
   12f0e:	e7e3      	b.n	12ed8 <z_arm_fault+0xc4>
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
   12f10:	4b09      	ldr	r3, [pc, #36]	; (12f38 <z_arm_fault+0x124>)
   12f12:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
   12f14:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
   12f16:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
   12f18:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
   12f1a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
   12f1c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
   12f1e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   12f20:	ea6f 4202 	mvn.w	r2, r2, lsl #16
   12f24:	ea6f 4212 	mvn.w	r2, r2, lsr #16
   12f28:	629a      	str	r2, [r3, #40]	; 0x28
	uint32_t reason = K_ERR_CPU_EXCEPTION;
   12f2a:	2400      	movs	r4, #0
   12f2c:	e7b5      	b.n	12e9a <z_arm_fault+0x86>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
   12f2e:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
   12f32:	f023 0301 	bic.w	r3, r3, #1
   12f36:	e7c2      	b.n	12ebe <z_arm_fault+0xaa>
   12f38:	e000ed00 	.word	0xe000ed00

00012f3c <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
   12f3c:	4a02      	ldr	r2, [pc, #8]	; (12f48 <z_arm_fault_init+0xc>)
   12f3e:	6953      	ldr	r3, [r2, #20]
   12f40:	f043 0310 	orr.w	r3, r3, #16
   12f44:	6153      	str	r3, [r2, #20]
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
#ifdef CONFIG_TRAP_UNALIGNED_ACCESS
	SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
#endif /* CONFIG_TRAP_UNALIGNED_ACCESS */
}
   12f46:	4770      	bx	lr
   12f48:	e000ed00 	.word	0xe000ed00

00012f4c <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
   12f4c:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
   12f50:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
   12f54:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
   12f56:	4672      	mov	r2, lr
	bl z_arm_fault
   12f58:	f7ff ff5c 	bl	12e14 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
   12f5c:	bd01      	pop	{r0, pc}
   12f5e:	bf00      	nop

00012f60 <z_arm_interrupt_init>:
   12f60:	4804      	ldr	r0, [pc, #16]	; (12f74 <z_arm_interrupt_init+0x14>)
 *
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
   12f62:	2300      	movs	r3, #0
   12f64:	2120      	movs	r1, #32
   12f66:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
   12f68:	3301      	adds	r3, #1
   12f6a:	2b30      	cmp	r3, #48	; 0x30
   12f6c:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
   12f70:	d1f9      	bne.n	12f66 <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
   12f72:	4770      	bx	lr
   12f74:	e000e100 	.word	0xe000e100

00012f78 <__start>:
#endif /* CONFIG_CPU_CORTEX_M_HAS_SPLIM */

#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
   12f78:	f00a fa7e 	bl	1d478 <z_arm_platform_init>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
   12f7c:	2020      	movs	r0, #32
    msr BASEPRI, r0
   12f7e:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
   12f82:	4808      	ldr	r0, [pc, #32]	; (12fa4 <__start+0x2c>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
   12f84:	f44f 6104 	mov.w	r1, #2112	; 0x840
    adds r0, r0, r1
   12f88:	1840      	adds	r0, r0, r1
    msr PSP, r0
   12f8a:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
   12f8e:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
   12f92:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
   12f94:	4308      	orrs	r0, r1
    msr CONTROL, r0
   12f96:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
   12f9a:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
   12f9e:	f7ff fdf1 	bl	12b84 <z_arm_prep_c>
   12fa2:	0000      	.short	0x0000
    ldr r0, =z_interrupt_stacks
   12fa4:	20002880 	.word	0x20002880

00012fa8 <z_impl_k_thread_abort>:
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
	if (_current == thread) {
   12fa8:	4b08      	ldr	r3, [pc, #32]	; (12fcc <z_impl_k_thread_abort+0x24>)
   12faa:	689b      	ldr	r3, [r3, #8]
   12fac:	4283      	cmp	r3, r0
   12fae:	d10b      	bne.n	12fc8 <z_impl_k_thread_abort+0x20>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
   12fb0:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
   12fb4:	b143      	cbz	r3, 12fc8 <z_impl_k_thread_abort+0x20>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
   12fb6:	4b06      	ldr	r3, [pc, #24]	; (12fd0 <z_impl_k_thread_abort+0x28>)
   12fb8:	685a      	ldr	r2, [r3, #4]
   12fba:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
   12fbe:	605a      	str	r2, [r3, #4]
			/* Clear any system calls that may be pending
			 * as they have a higher priority than the PendSV
			 * handler and will check the stack of the thread
			 * being aborted.
			 */
			SCB->SHCSR &= ~SCB_SHCSR_SVCALLPENDED_Msk;
   12fc0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
   12fc2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
   12fc6:	625a      	str	r2, [r3, #36]	; 0x24
		}
	}

	z_thread_abort(thread);
   12fc8:	f005 bfe4 	b.w	18f94 <z_thread_abort>
   12fcc:	20001998 	.word	0x20001998
   12fd0:	e000ed00 	.word	0xe000ed00

00012fd4 <z_arm_configure_static_mpu_regions>:
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
   12fd4:	4b02      	ldr	r3, [pc, #8]	; (12fe0 <z_arm_configure_static_mpu_regions+0xc>)
   12fd6:	4a03      	ldr	r2, [pc, #12]	; (12fe4 <z_arm_configure_static_mpu_regions+0x10>)
   12fd8:	4803      	ldr	r0, [pc, #12]	; (12fe8 <z_arm_configure_static_mpu_regions+0x14>)
   12fda:	2101      	movs	r1, #1
   12fdc:	f000 b86e 	b.w	130bc <arm_core_mpu_configure_static_mpu_regions>
   12fe0:	20040000 	.word	0x20040000
   12fe4:	20000000 	.word	0x20000000
   12fe8:	0001d87c 	.word	0x0001d87c

00012fec <z_arm_configure_dynamic_mpu_regions>:
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
   12fec:	6e42      	ldr	r2, [r0, #100]	; 0x64
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
   12fee:	4b05      	ldr	r3, [pc, #20]	; (13004 <z_arm_configure_dynamic_mpu_regions+0x18>)
		guard_start = thread->stack_info.start - guard_size;
   12ff0:	3a40      	subs	r2, #64	; 0x40
	dynamic_regions[region_num].start = guard_start;
   12ff2:	601a      	str	r2, [r3, #0]
	dynamic_regions[region_num].size = guard_size;
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
   12ff4:	4a04      	ldr	r2, [pc, #16]	; (13008 <z_arm_configure_dynamic_mpu_regions+0x1c>)
   12ff6:	2140      	movs	r1, #64	; 0x40
   12ff8:	e9c3 1201 	strd	r1, r2, [r3, #4]

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
   12ffc:	4618      	mov	r0, r3
   12ffe:	2101      	movs	r1, #1
   13000:	f000 b866 	b.w	130d0 <arm_core_mpu_configure_dynamic_mpu_regions>
   13004:	20000bf8 	.word	0x20000bf8
   13008:	150b0000 	.word	0x150b0000

0001300c <mpu_configure_regions>:
 * sanity check of the memory regions to be programmed.
 */
static int mpu_configure_regions(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
   1300c:	b5f0      	push	{r4, r5, r6, r7, lr}
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
   1300e:	4f1f      	ldr	r7, [pc, #124]	; (1308c <mpu_configure_regions+0x80>)
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
   13010:	2600      	movs	r6, #0
   13012:	428e      	cmp	r6, r1
   13014:	db01      	blt.n	1301a <mpu_configure_regions+0xe>
		/* Increment number of programmed MPU indices. */
		reg_index++;
	}

	return reg_index;
}
   13016:	4610      	mov	r0, r2
   13018:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (regions[i].size == 0U) {
   1301a:	6844      	ldr	r4, [r0, #4]
   1301c:	b39c      	cbz	r4, 13086 <mpu_configure_regions+0x7a>
		if (do_sanity_check &&
   1301e:	b153      	cbz	r3, 13036 <mpu_configure_regions+0x2a>
	 * and greater or equal to the minimum
	 * MPU region size. Start address of the
	 * partition must align with size.
	 */
	int partition_is_valid =
		((part->size & (part->size - 1U)) == 0U)
   13020:	f104 3cff 	add.w	ip, r4, #4294967295	; 0xffffffff
		&&
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
		&&
   13024:	ea14 0f0c 	tst.w	r4, ip
   13028:	d118      	bne.n	1305c <mpu_configure_regions+0x50>
		&&
   1302a:	2c1f      	cmp	r4, #31
   1302c:	d916      	bls.n	1305c <mpu_configure_regions+0x50>
		((part->start & (part->size - 1U)) == 0U);
   1302e:	6805      	ldr	r5, [r0, #0]
		&&
   13030:	ea1c 0f05 	tst.w	ip, r5
   13034:	d112      	bne.n	1305c <mpu_configure_regions+0x50>
 * to that power-of-two value.
 */
static inline uint32_t size_to_mpu_rasr_size(uint32_t size)
{
	/* The minimal supported region size is 32 bytes */
	if (size <= 32U) {
   13036:	2c20      	cmp	r4, #32
	region_conf.base = new_region->start;
   13038:	6805      	ldr	r5, [r0, #0]
#if defined(CONFIG_CPU_AARCH32_CORTEX_R)
	(void) size;

	p_attr->rasr = attr->rasr_attr;
#else
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
   1303a:	f8d0 c008 	ldr.w	ip, [r0, #8]
		reg_index = mpu_configure_region(reg_index, &regions[i]);
   1303e:	b2d2      	uxtb	r2, r2
	if (size <= 32U) {
   13040:	d90f      	bls.n	13062 <mpu_configure_regions+0x56>
	if (size > (1UL << 31)) {
   13042:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
   13046:	d80e      	bhi.n	13066 <mpu_configure_regions+0x5a>
	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
   13048:	3c01      	subs	r4, #1
   1304a:	fab4 f484 	clz	r4, r4
   1304e:	f1c4 041f 	rsb	r4, r4, #31
   13052:	0064      	lsls	r4, r4, #1
	if (index > (get_num_regions() - 1U)) {
   13054:	2a07      	cmp	r2, #7
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
   13056:	ea4c 0404 	orr.w	r4, ip, r4
   1305a:	d906      	bls.n	1306a <mpu_configure_regions+0x5e>
			return -EINVAL;
   1305c:	f06f 0215 	mvn.w	r2, #21
   13060:	e7d9      	b.n	13016 <mpu_configure_regions+0xa>
		return REGION_32B;
   13062:	2408      	movs	r4, #8
   13064:	e7f6      	b.n	13054 <mpu_configure_regions+0x48>
		return REGION_4G;
   13066:	243e      	movs	r4, #62	; 0x3e
   13068:	e7f4      	b.n	13054 <mpu_configure_regions+0x48>
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
   1306a:	f025 051f 	bic.w	r5, r5, #31
				| MPU_RBAR_VALID_Msk | index;
   1306e:	4315      	orrs	r5, r2
   13070:	f045 0510 	orr.w	r5, r5, #16
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
   13074:	f044 0401 	orr.w	r4, r4, #1
   13078:	f8c7 2098 	str.w	r2, [r7, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
   1307c:	f8c7 509c 	str.w	r5, [r7, #156]	; 0x9c
		reg_index++;
   13080:	3201      	adds	r2, #1
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
   13082:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
	for (i = 0; i < regions_num; i++) {
   13086:	3601      	adds	r6, #1
   13088:	300c      	adds	r0, #12
   1308a:	e7c2      	b.n	13012 <mpu_configure_regions+0x6>
   1308c:	e000ed00 	.word	0xe000ed00

00013090 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
   13090:	4b04      	ldr	r3, [pc, #16]	; (130a4 <arm_core_mpu_enable+0x14>)
   13092:	2205      	movs	r2, #5
   13094:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  __ASM volatile ("dsb 0xF":::"memory");
   13098:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
   1309c:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
   130a0:	4770      	bx	lr
   130a2:	bf00      	nop
   130a4:	e000ed00 	.word	0xe000ed00

000130a8 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
   130a8:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
   130ac:	4b02      	ldr	r3, [pc, #8]	; (130b8 <arm_core_mpu_disable+0x10>)
   130ae:	2200      	movs	r2, #0
   130b0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
   130b4:	4770      	bx	lr
   130b6:	bf00      	nop
   130b8:	e000ed00 	.word	0xe000ed00

000130bc <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
   130bc:	b510      	push	{r4, lr}
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
   130be:	4c03      	ldr	r4, [pc, #12]	; (130cc <arm_core_mpu_configure_static_mpu_regions+0x10>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
   130c0:	2301      	movs	r3, #1
   130c2:	7822      	ldrb	r2, [r4, #0]
   130c4:	f7ff ffa2 	bl	1300c <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
   130c8:	7020      	strb	r0, [r4, #0]
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
			regions_num);
	}
}
   130ca:	bd10      	pop	{r4, pc}
   130cc:	200019ea 	.word	0x200019ea

000130d0 <arm_core_mpu_configure_dynamic_mpu_regions>:
/**
 * @brief configure dynamic MPU regions.
 */
void arm_core_mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	dynamic_regions[], uint8_t regions_num)
{
   130d0:	b508      	push	{r3, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
   130d2:	4a09      	ldr	r2, [pc, #36]	; (130f8 <arm_core_mpu_configure_dynamic_mpu_regions+0x28>)
   130d4:	2300      	movs	r3, #0
   130d6:	7812      	ldrb	r2, [r2, #0]
   130d8:	f7ff ff98 	bl	1300c <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
   130dc:	f110 0f16 	cmn.w	r0, #22
   130e0:	d002      	beq.n	130e8 <arm_core_mpu_configure_dynamic_mpu_regions+0x18>
/** Clear and disable the given MPU region.
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
   130e2:	4a06      	ldr	r2, [pc, #24]	; (130fc <arm_core_mpu_configure_dynamic_mpu_regions+0x2c>)

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
   130e4:	2807      	cmp	r0, #7
   130e6:	dd00      	ble.n	130ea <arm_core_mpu_configure_dynamic_mpu_regions+0x1a>
		== -EINVAL) {

		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
			regions_num);
	}
}
   130e8:	bd08      	pop	{r3, pc}
   130ea:	f8c2 0098 	str.w	r0, [r2, #152]	; 0x98
  MPU->RASR = 0U;
   130ee:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
   130f2:	3001      	adds	r0, #1
   130f4:	e7f6      	b.n	130e4 <arm_core_mpu_configure_dynamic_mpu_regions+0x14>
   130f6:	bf00      	nop
   130f8:	200019ea 	.word	0x200019ea
   130fc:	e000ed00 	.word	0xe000ed00

00013100 <z_arm_mpu_init>:
 */
int z_arm_mpu_init(void)
{
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
   13100:	4914      	ldr	r1, [pc, #80]	; (13154 <z_arm_mpu_init+0x54>)
   13102:	6808      	ldr	r0, [r1, #0]
   13104:	2808      	cmp	r0, #8
{
   13106:	b510      	push	{r4, lr}
	if (mpu_config.num_regions > get_num_regions()) {
   13108:	d821      	bhi.n	1314e <z_arm_mpu_init+0x4e>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
   1310a:	f7ff ffcd 	bl	130a8 <arm_core_mpu_disable>
   1310e:	4c12      	ldr	r4, [pc, #72]	; (13158 <z_arm_mpu_init+0x58>)
   13110:	6849      	ldr	r1, [r1, #4]

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
   13112:	2200      	movs	r2, #0
   13114:	4290      	cmp	r0, r2
   13116:	f101 010c 	add.w	r1, r1, #12
   1311a:	d105      	bne.n	13128 <z_arm_mpu_init+0x28>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
   1311c:	4b0f      	ldr	r3, [pc, #60]	; (1315c <z_arm_mpu_init+0x5c>)
   1311e:	7018      	strb	r0, [r3, #0]


	arm_core_mpu_enable();
   13120:	f7ff ffb6 	bl	13090 <arm_core_mpu_enable>
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
   13124:	2000      	movs	r0, #0
}
   13126:	bd10      	pop	{r4, pc}
   13128:	f8c4 2098 	str.w	r2, [r4, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
   1312c:	f851 3c0c 	ldr.w	r3, [r1, #-12]
   13130:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
   13134:	4313      	orrs	r3, r2
   13136:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
   1313a:	f8c4 309c 	str.w	r3, [r4, #156]	; 0x9c
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
   1313e:	f851 3c04 	ldr.w	r3, [r1, #-4]
   13142:	f043 0301 	orr.w	r3, r3, #1
   13146:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
   1314a:	3201      	adds	r2, #1
   1314c:	e7e2      	b.n	13114 <z_arm_mpu_init+0x14>
		return -1;
   1314e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   13152:	e7e8      	b.n	13126 <z_arm_mpu_init+0x26>
   13154:	0001d888 	.word	0x0001d888
   13158:	e000ed00 	.word	0xe000ed00
   1315c:	200019ea 	.word	0x200019ea

00013160 <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
   13160:	4b01      	ldr	r3, [pc, #4]	; (13168 <__stdout_hook_install+0x8>)
   13162:	6018      	str	r0, [r3, #0]
}
   13164:	4770      	bx	lr
   13166:	bf00      	nop
   13168:	200000fc 	.word	0x200000fc

0001316c <nordicsemi_nrf52_init>:
	__asm__ volatile(
   1316c:	f04f 0220 	mov.w	r2, #32
   13170:	f3ef 8311 	mrs	r3, BASEPRI
   13174:	f382 8812 	msr	BASEPRI_MAX, r2
   13178:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
   1317c:	4a04      	ldr	r2, [pc, #16]	; (13190 <nordicsemi_nrf52_init+0x24>)
   1317e:	2101      	movs	r1, #1
   13180:	f8c2 1540 	str.w	r1, [r2, #1344]	; 0x540
	__asm__ volatile(
   13184:	f383 8811 	msr	BASEPRI, r3
   13188:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
   1318c:	2000      	movs	r0, #0
   1318e:	4770      	bx	lr
   13190:	4001e000 	.word	0x4001e000

00013194 <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
   13194:	b120      	cbz	r0, 131a0 <arch_busy_wait+0xc>
    };

    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
   13196:	4b03      	ldr	r3, [pc, #12]	; (131a4 <arch_busy_wait+0x10>)
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
   13198:	0180      	lsls	r0, r0, #6
   1319a:	f043 0301 	orr.w	r3, r3, #1
   1319e:	4718      	bx	r3

void arch_busy_wait(uint32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
   131a0:	4770      	bx	lr
   131a2:	bf00      	nop
   131a4:	0001d820 	.word	0x0001d820

000131a8 <board_init>:

#include <init.h>
#include <drivers/gpio.h>

static int board_init(const struct device *dev)
{
   131a8:	b510      	push	{r4, lr}
   131aa:	4c0b      	ldr	r4, [pc, #44]	; (131d8 <board_init+0x30>)
   131ac:	4620      	mov	r0, r4
   131ae:	f009 fe26 	bl	1cdfe <z_device_is_ready>
	const struct gpio_dt_spec pull_up =
		GPIO_DT_SPEC_GET(DT_PATH(zephyr_user), pull_up_gpios);

	ARG_UNUSED(dev);

	if (!device_is_ready(pull_up.port)) {
   131b2:	b168      	cbz	r0, 131d0 <board_init+0x28>
	struct gpio_driver_data *data =
   131b4:	6922      	ldr	r2, [r4, #16]
	const struct gpio_driver_api *api =
   131b6:	68a1      	ldr	r1, [r4, #8]
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
   131b8:	6813      	ldr	r3, [r2, #0]
   131ba:	f023 0301 	bic.w	r3, r3, #1
   131be:	6013      	str	r3, [r2, #0]
	return api->pin_configure(port, pin, flags);
   131c0:	4620      	mov	r0, r4
   131c2:	680b      	ldr	r3, [r1, #0]
		return -ENODEV;
	}

	return gpio_pin_configure_dt(&pull_up, GPIO_OUTPUT_INIT_HIGH);
}
   131c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   131c8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   131cc:	2100      	movs	r1, #0
   131ce:	4718      	bx	r3
   131d0:	f06f 0012 	mvn.w	r0, #18
   131d4:	bd10      	pop	{r4, pc}
   131d6:	bf00      	nop
   131d8:	0001d55c 	.word	0x0001d55c

000131dc <endpoint_ctx>:
	return (uint8_t)ep;
}

static inline bool ep_is_valid(const uint8_t ep)
{
	uint8_t ep_num = USB_EP_GET_IDX(ep);
   131dc:	f000 037f 	and.w	r3, r0, #127	; 0x7f

	if (NRF_USBD_EPIN_CHECK(ep)) {
		if (unlikely(ep_num == NRF_USBD_EPISO_FIRST)) {
   131e0:	2b08      	cmp	r3, #8
	if (NRF_USBD_EPIN_CHECK(ep)) {
   131e2:	b242      	sxtb	r2, r0
		if (unlikely(ep_num == NRF_USBD_EPISO_FIRST)) {
   131e4:	d004      	beq.n	131f0 <endpoint_ctx+0x14>
			if (CFG_EP_ISOIN_CNT == 0) {
				return false;
			}
		} else {
			if (ep_num >= CFG_EPIN_CNT) {
   131e6:	f010 0f78 	tst.w	r0, #120	; 0x78
   131ea:	d001      	beq.n	131f0 <endpoint_ctx+0x14>
{
	struct nrf_usbd_ctx *ctx;
	uint8_t ep_num;

	if (!ep_is_valid(ep)) {
		return NULL;
   131ec:	2000      	movs	r0, #0
   131ee:	4770      	bx	lr
	}

	ctx = get_usbd_ctx();
	ep_num = NRF_USBD_EP_NR_GET(ep);

	if (NRF_USBD_EPIN_CHECK(ep)) {
   131f0:	2a00      	cmp	r2, #0
	ep_num = NRF_USBD_EP_NR_GET(ep);
   131f2:	f000 030f 	and.w	r3, r0, #15
	if (NRF_USBD_EPIN_CHECK(ep)) {
   131f6:	f000 0008 	and.w	r0, r0, #8
   131fa:	da05      	bge.n	13208 <endpoint_ctx+0x2c>
		if (unlikely(NRF_USBD_EPISO_CHECK(ep))) {
   131fc:	b958      	cbnz	r0, 13216 <endpoint_ctx+0x3a>
			return &ctx->ep_ctx[EP_ISOIN_INDEX];
		} else {
			return &ctx->ep_ctx[ep_num];
   131fe:	4808      	ldr	r0, [pc, #32]	; (13220 <endpoint_ctx+0x44>)
   13200:	eb00 1043 	add.w	r0, r0, r3, lsl #5
   13204:	304c      	adds	r0, #76	; 0x4c
   13206:	4770      	bx	lr
		}
	} else {
		if (unlikely(NRF_USBD_EPISO_CHECK(ep))) {
   13208:	b938      	cbnz	r0, 1321a <endpoint_ctx+0x3e>
			return &ctx->ep_ctx[EP_ISOOUT_INDEX];
		} else {
			return &ctx->ep_ctx[CFG_EPIN_CNT +
   1320a:	4805      	ldr	r0, [pc, #20]	; (13220 <endpoint_ctx+0x44>)
   1320c:	eb00 1043 	add.w	r0, r0, r3, lsl #5
   13210:	f500 70b6 	add.w	r0, r0, #364	; 0x16c
   13214:	4770      	bx	lr
			return &ctx->ep_ctx[EP_ISOIN_INDEX];
   13216:	4803      	ldr	r0, [pc, #12]	; (13224 <endpoint_ctx+0x48>)
   13218:	4770      	bx	lr
			return &ctx->ep_ctx[EP_ISOOUT_INDEX];
   1321a:	4803      	ldr	r0, [pc, #12]	; (13228 <endpoint_ctx+0x4c>)
					    ep_num];
		}
	}

	return NULL;
}
   1321c:	4770      	bx	lr
   1321e:	bf00      	nop
   13220:	20001204 	.word	0x20001204
   13224:	20001350 	.word	0x20001350
   13228:	20001470 	.word	0x20001470

0001322c <usbd_evt_put>:
 * @brief Enqueue USBD event.
 *
 * @param Pointer to the previously allocated and filled event structure.
 */
static inline void usbd_evt_put(struct usbd_event *ev)
{
   1322c:	4601      	mov	r1, r0
	k_fifo_put(&usbd_evt_fifo, ev);
   1322e:	4801      	ldr	r0, [pc, #4]	; (13234 <usbd_evt_put+0x8>)
   13230:	f009 bed0 	b.w	1cfd4 <k_queue_append>
   13234:	200005d0 	.word	0x200005d0

00013238 <usbd_work_schedule>:
	k_work_submit_to_queue(&usbd_work_queue, &get_usbd_ctx()->usb_work);
   13238:	4901      	ldr	r1, [pc, #4]	; (13240 <usbd_work_schedule+0x8>)
   1323a:	4802      	ldr	r0, [pc, #8]	; (13244 <usbd_work_schedule+0xc>)
   1323c:	f009 bf1b 	b.w	1d076 <k_work_submit_to_queue>
   13240:	2000122c 	.word	0x2000122c
   13244:	20000750 	.word	0x20000750

00013248 <usb_init>:
	}
	return 0;
}

static int usb_init(const struct device *arg)
{
   13248:	b513      	push	{r0, r1, r4, lr}
	};

	/* Ignore the return value, as NRFX_ERROR_ALREADY_INITIALIZED is not
	 * a problem here.
	 */
	(void)nrfx_power_init(&power_config);
   1324a:	480b      	ldr	r0, [pc, #44]	; (13278 <usb_init+0x30>)
   1324c:	f002 fd94 	bl	15d78 <nrfx_power_init>
	nrfx_power_usbevt_init(&usbevt_config);

	k_work_queue_start(&usbd_work_queue,
   13250:	2400      	movs	r4, #0
	nrfx_power_usbevt_init(&usbevt_config);
   13252:	480a      	ldr	r0, [pc, #40]	; (1327c <usb_init+0x34>)
   13254:	f002 fdd6 	bl	15e04 <nrfx_power_usbevt_init>
	k_work_queue_start(&usbd_work_queue,
   13258:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   1325c:	f44f 6280 	mov.w	r2, #1024	; 0x400
   13260:	4907      	ldr	r1, [pc, #28]	; (13280 <usb_init+0x38>)
   13262:	4808      	ldr	r0, [pc, #32]	; (13284 <usb_init+0x3c>)
   13264:	9400      	str	r4, [sp, #0]
   13266:	f005 fb35 	bl	188d4 <k_work_queue_start>
			   usbd_work_queue_stack,
			   K_KERNEL_STACK_SIZEOF(usbd_work_queue_stack),
			   CONFIG_SYSTEM_WORKQUEUE_PRIORITY, NULL);

	k_work_init(&ctx->usb_work, usbd_work_handler);
   1326a:	4907      	ldr	r1, [pc, #28]	; (13288 <usb_init+0x40>)
   1326c:	4807      	ldr	r0, [pc, #28]	; (1328c <usb_init+0x44>)
   1326e:	f009 fef9 	bl	1d064 <k_work_init>

	return 0;
}
   13272:	4620      	mov	r0, r4
   13274:	b002      	add	sp, #8
   13276:	bd10      	pop	{r4, pc}
   13278:	0001dc0e 	.word	0x0001dc0e
   1327c:	0001d8a8 	.word	0x0001d8a8
   13280:	20001e80 	.word	0x20001e80
   13284:	20000750 	.word	0x20000750
   13288:	000135a5 	.word	0x000135a5
   1328c:	2000122c 	.word	0x2000122c

00013290 <usbd_evt_get>:
	return z_impl_k_queue_get(queue, timeout);
   13290:	4802      	ldr	r0, [pc, #8]	; (1329c <usbd_evt_get+0xc>)
   13292:	2200      	movs	r2, #0
   13294:	2300      	movs	r3, #0
   13296:	f005 b9b5 	b.w	18604 <z_impl_k_queue_get>
   1329a:	bf00      	nop
   1329c:	200005d0 	.word	0x200005d0

000132a0 <usbd_evt_flush>:
{
   132a0:	b510      	push	{r4, lr}
	k_mem_slab_free(&fifo_elem_slab, (void **)&ev->block.data);
   132a2:	4c05      	ldr	r4, [pc, #20]	; (132b8 <usbd_evt_flush+0x18>)
		ev = usbd_evt_get();
   132a4:	f7ff fff4 	bl	13290 <usbd_evt_get>
		if (ev) {
   132a8:	b120      	cbz	r0, 132b4 <usbd_evt_flush+0x14>
	k_mem_slab_free(&fifo_elem_slab, (void **)&ev->block.data);
   132aa:	1d01      	adds	r1, r0, #4
   132ac:	4620      	mov	r0, r4
   132ae:	f009 fddb 	bl	1ce68 <k_mem_slab_free>
	} while (ev != NULL);
   132b2:	e7f7      	b.n	132a4 <usbd_evt_flush+0x4>
}
   132b4:	bd10      	pop	{r4, pc}
   132b6:	bf00      	nop
   132b8:	200005a0 	.word	0x200005a0

000132bc <usbd_evt_alloc>:
{
   132bc:	b507      	push	{r0, r1, r2, lr}
	if (k_mem_slab_alloc(&fifo_elem_slab,
   132be:	2300      	movs	r3, #0
   132c0:	480e      	ldr	r0, [pc, #56]	; (132fc <usbd_evt_alloc+0x40>)
   132c2:	2200      	movs	r2, #0
   132c4:	a901      	add	r1, sp, #4
   132c6:	f004 ffe5 	bl	18294 <k_mem_slab_alloc>
   132ca:	b190      	cbz	r0, 132f2 <usbd_evt_alloc+0x36>
		usbd_evt_flush();
   132cc:	f7ff ffe8 	bl	132a0 <usbd_evt_flush>
		if (k_mem_slab_alloc(&fifo_elem_slab, (void **)&block.data, K_NO_WAIT)) {
   132d0:	480a      	ldr	r0, [pc, #40]	; (132fc <usbd_evt_alloc+0x40>)
   132d2:	2200      	movs	r2, #0
   132d4:	2300      	movs	r3, #0
   132d6:	a901      	add	r1, sp, #4
   132d8:	f004 ffdc 	bl	18294 <k_mem_slab_alloc>
   132dc:	b938      	cbnz	r0, 132ee <usbd_evt_alloc+0x32>
		ev = (struct usbd_event *)block.data;
   132de:	9801      	ldr	r0, [sp, #4]
		ev->evt_type = USBD_EVT_REINIT;
   132e0:	2304      	movs	r3, #4
		ev->block = block;
   132e2:	6040      	str	r0, [r0, #4]
		ev->evt_type = USBD_EVT_REINIT;
   132e4:	7403      	strb	r3, [r0, #16]
		usbd_evt_put(ev);
   132e6:	f7ff ffa1 	bl	1322c <usbd_evt_put>
		usbd_work_schedule();
   132ea:	f7ff ffa5 	bl	13238 <usbd_work_schedule>
		return NULL;
   132ee:	2000      	movs	r0, #0
   132f0:	e001      	b.n	132f6 <usbd_evt_alloc+0x3a>
	ev = (struct usbd_event *)block.data;
   132f2:	9801      	ldr	r0, [sp, #4]
	ev->block = block;
   132f4:	6040      	str	r0, [r0, #4]
}
   132f6:	b003      	add	sp, #12
   132f8:	f85d fb04 	ldr.w	pc, [sp], #4
   132fc:	200005a0 	.word	0x200005a0

00013300 <usbd_event_transfer_data>:
		endpoint_ctx(p_event->data.eptransfer.ep);
   13300:	7881      	ldrb	r1, [r0, #2]
{
   13302:	b570      	push	{r4, r5, r6, lr}
   13304:	4606      	mov	r6, r0
		endpoint_ctx(p_event->data.eptransfer.ep);
   13306:	4608      	mov	r0, r1
   13308:	f7ff ff68 	bl	131dc <endpoint_ctx>
	if (NRF_USBD_EPIN_CHECK(p_event->data.eptransfer.ep)) {
   1330c:	060b      	lsls	r3, r1, #24
		switch (p_event->data.eptransfer.status) {
   1330e:	78f5      	ldrb	r5, [r6, #3]
		endpoint_ctx(p_event->data.eptransfer.ep);
   13310:	4604      	mov	r4, r0
	if (NRF_USBD_EPIN_CHECK(p_event->data.eptransfer.ep)) {
   13312:	d512      	bpl.n	1333a <usbd_event_transfer_data+0x3a>
		switch (p_event->data.eptransfer.status) {
   13314:	2d00      	cmp	r5, #0
   13316:	d143      	bne.n	133a0 <usbd_event_transfer_data+0xa0>
			struct usbd_event *ev = usbd_evt_alloc();
   13318:	f7ff ffd0 	bl	132bc <usbd_evt_alloc>
			if (!ev) {
   1331c:	4603      	mov	r3, r0
   1331e:	2800      	cmp	r0, #0
   13320:	d03e      	beq.n	133a0 <usbd_event_transfer_data+0xa0>
			ev->evt_type = USBD_EVT_EP;
   13322:	2201      	movs	r2, #1
			ep_ctx->write_in_progress = false;
   13324:	77a5      	strb	r5, [r4, #30]
			ev->evt_type = USBD_EVT_EP;
   13326:	7402      	strb	r2, [r0, #16]
			ev->evt.ep_evt.evt_type = EP_EVT_WRITE_COMPLETE;
   13328:	2203      	movs	r2, #3
   1332a:	7302      	strb	r2, [r0, #12]
			ev->evt.ep_evt.ep = ep_ctx;
   1332c:	609c      	str	r4, [r3, #8]
			usbd_evt_put(ev);
   1332e:	f7ff ff7d 	bl	1322c <usbd_evt_put>
}
   13332:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			usbd_work_schedule();
   13336:	f7ff bf7f 	b.w	13238 <usbd_work_schedule>
		switch (p_event->data.eptransfer.status) {
   1333a:	b14d      	cbz	r5, 13350 <usbd_event_transfer_data+0x50>
   1333c:	2d01      	cmp	r5, #1
   1333e:	d12f      	bne.n	133a0 <usbd_event_transfer_data+0xa0>
			struct usbd_event *ev = usbd_evt_alloc();
   13340:	f7ff ffbc 	bl	132bc <usbd_evt_alloc>
			if (!ev) {
   13344:	4603      	mov	r3, r0
   13346:	b358      	cbz	r0, 133a0 <usbd_event_transfer_data+0xa0>
			ep_ctx->read_pending = true;
   13348:	7765      	strb	r5, [r4, #29]
			ev->evt_type = USBD_EVT_EP;
   1334a:	7405      	strb	r5, [r0, #16]
			ev->evt.ep_evt.evt_type = EP_EVT_RECV_REQ;
   1334c:	7305      	strb	r5, [r0, #12]
   1334e:	e7ed      	b.n	1332c <usbd_event_transfer_data+0x2c>
			struct usbd_event *ev = usbd_evt_alloc();
   13350:	f7ff ffb4 	bl	132bc <usbd_evt_alloc>
			if (!ev) {
   13354:	b320      	cbz	r0, 133a0 <usbd_event_transfer_data+0xa0>
				p_event->data.eptransfer.ep);
   13356:	78b2      	ldrb	r2, [r6, #2]

NRF_STATIC_INLINE uint32_t nrf_usbd_ep_amount_get(NRF_USBD_Type const * p_reg, uint8_t ep)
{
    uint32_t ret;

    if (NRF_USBD_EPIN_CHECK(ep))
   13358:	4b12      	ldr	r3, [pc, #72]	; (133a4 <usbd_event_transfer_data+0xa4>)
   1335a:	f012 0f80 	tst.w	r2, #128	; 0x80
   1335e:	f002 0108 	and.w	r1, r2, #8
   13362:	d011      	beq.n	13388 <usbd_event_transfer_data+0x88>
    {
        if (NRF_USBD_EPISO_CHECK(ep))
   13364:	b141      	cbz	r1, 13378 <usbd_event_transfer_data+0x78>
        {
            ret = p_reg->ISOIN.AMOUNT;
   13366:	f8d3 36a8 	ldr.w	r3, [r3, #1704]	; 0x6a8
			ep_ctx->buf.len = nrf_usbd_ep_amount_get(NRF_USBD,
   1336a:	60e3      	str	r3, [r4, #12]
			ev->evt_type = USBD_EVT_EP;
   1336c:	2301      	movs	r3, #1
   1336e:	7403      	strb	r3, [r0, #16]
			ev->evt.ep_evt.evt_type = EP_EVT_RECV_COMPLETE;
   13370:	2302      	movs	r3, #2
   13372:	7303      	strb	r3, [r0, #12]
			ev->evt.ep_evt.ep = ep_ctx;
   13374:	6084      	str	r4, [r0, #8]
   13376:	e7da      	b.n	1332e <usbd_event_transfer_data+0x2e>
        }
        else
        {
            uint8_t epnr = NRF_USBD_EP_NR_GET(ep);
            ret = p_reg->EPIN[epnr].AMOUNT;
   13378:	f002 020f 	and.w	r2, r2, #15
   1337c:	2114      	movs	r1, #20
   1337e:	fb01 3302 	mla	r3, r1, r2, r3
   13382:	f8d3 3608 	ldr.w	r3, [r3, #1544]	; 0x608
   13386:	e7f0      	b.n	1336a <usbd_event_transfer_data+0x6a>
        }
    }
    else
    {
        if (NRF_USBD_EPISO_CHECK(ep))
   13388:	b111      	cbz	r1, 13390 <usbd_event_transfer_data+0x90>
        {
            ret = p_reg->ISOOUT.AMOUNT;
   1338a:	f8d3 37a8 	ldr.w	r3, [r3, #1960]	; 0x7a8
   1338e:	e7ec      	b.n	1336a <usbd_event_transfer_data+0x6a>
        }
        else
        {
            uint8_t epnr = NRF_USBD_EP_NR_GET(ep);
            ret = p_reg->EPOUT[epnr].AMOUNT;
   13390:	f002 020f 	and.w	r2, r2, #15
   13394:	2114      	movs	r1, #20
   13396:	fb01 3302 	mla	r3, r1, r2, r3
   1339a:	f8d3 3708 	ldr.w	r3, [r3, #1800]	; 0x708
   1339e:	e7e4      	b.n	1336a <usbd_event_transfer_data+0x6a>
}
   133a0:	bd70      	pop	{r4, r5, r6, pc}
   133a2:	bf00      	nop
   133a4:	40027000 	.word	0x40027000

000133a8 <usb_dc_power_event_handler>:
	switch (event) {
   133a8:	2802      	cmp	r0, #2
{
   133aa:	b510      	push	{r4, lr}
   133ac:	d811      	bhi.n	133d2 <usb_dc_power_event_handler+0x2a>
   133ae:	4b09      	ldr	r3, [pc, #36]	; (133d4 <usb_dc_power_event_handler+0x2c>)
   133b0:	5c1c      	ldrb	r4, [r3, r0]
	struct usbd_event *ev = usbd_evt_alloc();
   133b2:	f7ff ff83 	bl	132bc <usbd_evt_alloc>
	if (!ev) {
   133b6:	b160      	cbz	r0, 133d2 <usb_dc_power_event_handler+0x2a>
	ev->evt_type = USBD_EVT_POWER;
   133b8:	2200      	movs	r2, #0
   133ba:	7402      	strb	r2, [r0, #16]
	ev->evt.pwr_evt.state = state;
   133bc:	7204      	strb	r4, [r0, #8]
	usbd_evt_put(ev);
   133be:	f7ff ff35 	bl	1322c <usbd_evt_put>
	if (usbd_ctx.attached) {
   133c2:	4b05      	ldr	r3, [pc, #20]	; (133d8 <usb_dc_power_event_handler+0x30>)
   133c4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
   133c8:	b11b      	cbz	r3, 133d2 <usb_dc_power_event_handler+0x2a>
}
   133ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		usbd_work_schedule();
   133ce:	f7ff bf33 	b.w	13238 <usbd_work_schedule>
}
   133d2:	bd10      	pop	{r4, pc}
   133d4:	0001dc0b 	.word	0x0001dc0b
   133d8:	20001204 	.word	0x20001204

000133dc <hfxo_stop.constprop.0.isra.0>:
static int hfxo_stop(struct nrf_usbd_ctx *ctx)
   133dc:	b510      	push	{r4, lr}
	return __atomic_compare_exchange_n(target, &old_value, new_value,
   133de:	490f      	ldr	r1, [pc, #60]	; (1341c <hfxo_stop.constprop.0.isra.0+0x40>)
   133e0:	f3bf 8f5b 	dmb	ish
   133e4:	f101 0320 	add.w	r3, r1, #32
   133e8:	2200      	movs	r2, #0
   133ea:	e853 0f00 	ldrex	r0, [r3]
   133ee:	2801      	cmp	r0, #1
   133f0:	d103      	bne.n	133fa <hfxo_stop.constprop.0.isra.0+0x1e>
   133f2:	e843 2400 	strex	r4, r2, [r3]
   133f6:	2c00      	cmp	r4, #0
   133f8:	d1f7      	bne.n	133ea <hfxo_stop.constprop.0.isra.0+0xe>
   133fa:	f3bf 8f5b 	dmb	ish
	if (atomic_cas(&ctx->clk_requested, 1, 0)) {
   133fe:	d10b      	bne.n	13418 <hfxo_stop.constprop.0.isra.0+0x3c>
		return onoff_cancel_or_release(ctx->hfxo_mgr, &ctx->hfxo_cli);
   13400:	69cc      	ldr	r4, [r1, #28]
 * @retval negative other errors produced by onoff_release().
 */
static inline int onoff_cancel_or_release(struct onoff_manager *mgr,
					  struct onoff_client *cli)
{
	int rv = onoff_cancel(mgr, cli);
   13402:	310c      	adds	r1, #12
   13404:	4620      	mov	r0, r4
   13406:	f006 f995 	bl	19734 <onoff_cancel>

	if (rv == -EALREADY) {
   1340a:	3078      	adds	r0, #120	; 0x78
   1340c:	d104      	bne.n	13418 <hfxo_stop.constprop.0.isra.0+0x3c>
		rv = onoff_release(mgr);
   1340e:	4620      	mov	r0, r4
}
   13410:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   13414:	f006 b969 	b.w	196ea <onoff_release>
   13418:	bd10      	pop	{r4, pc}
   1341a:	bf00      	nop
   1341c:	20001204 	.word	0x20001204

00013420 <usbd_event_handler>:
{
   13420:	b5f0      	push	{r4, r5, r6, r7, lr}
   13422:	4606      	mov	r6, r0
   13424:	b089      	sub	sp, #36	; 0x24
	struct usbd_event evt = {0};
   13426:	2214      	movs	r2, #20
   13428:	2100      	movs	r1, #0
   1342a:	a803      	add	r0, sp, #12
   1342c:	f006 fdfa 	bl	1a024 <memset>
	switch (p_event->type) {
   13430:	7833      	ldrb	r3, [r6, #0]
   13432:	3b01      	subs	r3, #1
   13434:	2b05      	cmp	r3, #5
   13436:	d821      	bhi.n	1347c <usbd_event_handler+0x5c>
   13438:	e8df f003 	tbb	[pc, r3]
   1343c:	1414037a 	.word	0x1414037a
   13440:	166a      	.short	0x166a
		evt.evt.pwr_evt.state = USBD_SUSPENDED;
   13442:	2303      	movs	r3, #3
		evt.evt.pwr_evt.state = USBD_RESUMED;
   13444:	f88d 3014 	strb.w	r3, [sp, #20]
		evt.evt_type = USBD_EVT_POWER;
   13448:	2400      	movs	r4, #0
		ev = usbd_evt_alloc();
   1344a:	f7ff ff37 	bl	132bc <usbd_evt_alloc>
		if (!ev) {
   1344e:	4603      	mov	r3, r0
   13450:	b1a0      	cbz	r0, 1347c <usbd_event_handler+0x5c>
		ev->evt_type = evt.evt_type;
   13452:	7404      	strb	r4, [r0, #16]
		ev->evt = evt.evt;
   13454:	f100 0208 	add.w	r2, r0, #8
   13458:	e9dd 0105 	ldrd	r0, r1, [sp, #20]
   1345c:	e882 0003 	stmia.w	r2, {r0, r1}
		usbd_evt_put(ev);
   13460:	4618      	mov	r0, r3
   13462:	e01d      	b.n	134a0 <usbd_event_handler+0x80>
		evt.evt.pwr_evt.state = USBD_RESUMED;
   13464:	2304      	movs	r3, #4
   13466:	e7ed      	b.n	13444 <usbd_event_handler+0x24>
		ep_ctx = endpoint_ctx(p_event->data.eptransfer.ep);
   13468:	78b1      	ldrb	r1, [r6, #2]
   1346a:	4608      	mov	r0, r1
   1346c:	f7ff feb6 	bl	131dc <endpoint_ctx>
		switch (ep_ctx->cfg.type) {
   13470:	7a83      	ldrb	r3, [r0, #10]
		ep_ctx = endpoint_ctx(p_event->data.eptransfer.ep);
   13472:	4604      	mov	r4, r0
		switch (ep_ctx->cfg.type) {
   13474:	b123      	cbz	r3, 13480 <usbd_event_handler+0x60>
   13476:	3b01      	subs	r3, #1
   13478:	2b02      	cmp	r3, #2
   1347a:	d943      	bls.n	13504 <usbd_event_handler+0xe4>
}
   1347c:	b009      	add	sp, #36	; 0x24
   1347e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (NRF_USBD_EPIN_CHECK(p_event->data.eptransfer.ep)) {
   13480:	060b      	lsls	r3, r1, #24
		switch (p_event->data.eptransfer.status) {
   13482:	78f5      	ldrb	r5, [r6, #3]
	if (NRF_USBD_EPIN_CHECK(p_event->data.eptransfer.ep)) {
   13484:	d513      	bpl.n	134ae <usbd_event_handler+0x8e>
		switch (p_event->data.eptransfer.status) {
   13486:	2d00      	cmp	r5, #0
   13488:	d1f8      	bne.n	1347c <usbd_event_handler+0x5c>
			struct usbd_event *ev = usbd_evt_alloc();
   1348a:	f7ff ff17 	bl	132bc <usbd_evt_alloc>
			if (!ev) {
   1348e:	4603      	mov	r3, r0
   13490:	2800      	cmp	r0, #0
   13492:	d0f3      	beq.n	1347c <usbd_event_handler+0x5c>
			ev->evt_type = USBD_EVT_EP;
   13494:	2201      	movs	r2, #1
			ep_ctx->write_in_progress = false;
   13496:	77a5      	strb	r5, [r4, #30]
			ev->evt_type = USBD_EVT_EP;
   13498:	7402      	strb	r2, [r0, #16]
			ev->evt.ep_evt.evt_type = EP_EVT_WRITE_COMPLETE;
   1349a:	2203      	movs	r2, #3
   1349c:	7302      	strb	r2, [r0, #12]
			ev->evt.ep_evt.ep = ep_ctx;
   1349e:	609c      	str	r4, [r3, #8]
		usbd_evt_put(ev);
   134a0:	f7ff fec4 	bl	1322c <usbd_evt_put>
}
   134a4:	b009      	add	sp, #36	; 0x24
   134a6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
		usbd_work_schedule();
   134aa:	f7ff bec5 	b.w	13238 <usbd_work_schedule>
		switch (p_event->data.eptransfer.status) {
   134ae:	b155      	cbz	r5, 134c6 <usbd_event_handler+0xa6>
   134b0:	2d01      	cmp	r5, #1
   134b2:	d1e3      	bne.n	1347c <usbd_event_handler+0x5c>
			struct usbd_event *ev = usbd_evt_alloc();
   134b4:	f7ff ff02 	bl	132bc <usbd_evt_alloc>
			if (!ev) {
   134b8:	4603      	mov	r3, r0
   134ba:	2800      	cmp	r0, #0
   134bc:	d0de      	beq.n	1347c <usbd_event_handler+0x5c>
			ep_ctx->read_pending = true;
   134be:	7765      	strb	r5, [r4, #29]
			ev->evt_type = USBD_EVT_EP;
   134c0:	7405      	strb	r5, [r0, #16]
			ev->evt.ep_evt.evt_type = EP_EVT_RECV_REQ;
   134c2:	7305      	strb	r5, [r0, #12]
   134c4:	e7eb      	b.n	1349e <usbd_event_handler+0x7e>
			struct usbd_event *ev = usbd_evt_alloc();
   134c6:	f7ff fef9 	bl	132bc <usbd_evt_alloc>
			if (!ev) {
   134ca:	4607      	mov	r7, r0
   134cc:	2800      	cmp	r0, #0
   134ce:	d0d5      	beq.n	1347c <usbd_event_handler+0x5c>
			ev->evt_type = USBD_EVT_EP;
   134d0:	2301      	movs	r3, #1
   134d2:	7403      	strb	r3, [r0, #16]
			ev->evt.ep_evt.evt_type = EP_EVT_RECV_COMPLETE;
   134d4:	2302      	movs	r3, #2
   134d6:	7303      	strb	r3, [r0, #12]
			ev->evt.ep_evt.ep = ep_ctx;
   134d8:	6084      	str	r4, [r0, #8]
			err_code = nrfx_usbd_ep_status_get(
   134da:	f104 010c 	add.w	r1, r4, #12
   134de:	78b0      	ldrb	r0, [r6, #2]
   134e0:	f007 fdab 	bl	1b03a <nrfx_usbd_ep_status_get>
			if (ctx->ctrl_read_len > ep_ctx->buf.len) {
   134e4:	4a13      	ldr	r2, [pc, #76]	; (13534 <usbd_event_handler+0x114>)
   134e6:	68e1      	ldr	r1, [r4, #12]
   134e8:	f8b2 328c 	ldrh.w	r3, [r2, #652]	; 0x28c
   134ec:	428b      	cmp	r3, r1
   134ee:	d906      	bls.n	134fe <usbd_event_handler+0xde>
				ctx->ctrl_read_len -= ep_ctx->buf.len;
   134f0:	1a5b      	subs	r3, r3, r1
   134f2:	f8a2 328c 	strh.w	r3, [r2, #652]	; 0x28c
				nrfx_usbd_setup_data_clear();
   134f6:	f003 fead 	bl	17254 <nrfx_usbd_setup_data_clear>
			usbd_evt_put(ev);
   134fa:	4638      	mov	r0, r7
   134fc:	e7d0      	b.n	134a0 <usbd_event_handler+0x80>
				ctx->ctrl_read_len = 0U;
   134fe:	f8a2 528c 	strh.w	r5, [r2, #652]	; 0x28c
   13502:	e7fa      	b.n	134fa <usbd_event_handler+0xda>
			usbd_event_transfer_data(p_event);
   13504:	4630      	mov	r0, r6
}
   13506:	b009      	add	sp, #36	; 0x24
   13508:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
			usbd_event_transfer_data(p_event);
   1350c:	f7ff bef8 	b.w	13300 <usbd_event_transfer_data>
		nrfx_usbd_setup_get(&drv_setup);
   13510:	a801      	add	r0, sp, #4
   13512:	f003 fe79 	bl	17208 <nrfx_usbd_setup_get>
		if ((drv_setup.bRequest != USB_SREQ_SET_ADDRESS)
   13516:	f89d 3005 	ldrb.w	r3, [sp, #5]
   1351a:	2b05      	cmp	r3, #5
   1351c:	d104      	bne.n	13528 <usbd_event_handler+0x108>
		    || (USB_REQTYPE_GET_TYPE(drv_setup.bmRequestType)
   1351e:	f89d 3004 	ldrb.w	r3, [sp, #4]
   13522:	f013 0f60 	tst.w	r3, #96	; 0x60
   13526:	d0a9      	beq.n	1347c <usbd_event_handler+0x5c>
			evt.evt.ep_evt.ep = ep_ctx;
   13528:	4b03      	ldr	r3, [pc, #12]	; (13538 <usbd_event_handler+0x118>)
   1352a:	9305      	str	r3, [sp, #20]
			evt.evt_type = USBD_EVT_EP;
   1352c:	2401      	movs	r4, #1
   1352e:	e78c      	b.n	1344a <usbd_event_handler+0x2a>
	switch (p_event->type) {
   13530:	2402      	movs	r4, #2
   13532:	e78a      	b.n	1344a <usbd_event_handler+0x2a>
   13534:	20001204 	.word	0x20001204
   13538:	20001370 	.word	0x20001370

0001353c <eps_ctx_init>:
{
   1353c:	b538      	push	{r3, r4, r5, lr}
	for (i = 0U; i < CFG_EPIN_CNT; i++) {
   1353e:	2400      	movs	r4, #0
	return endpoint_ctx(NRF_USBD_EPIN(ep));
   13540:	f064 007f 	orn	r0, r4, #127	; 0x7f
   13544:	b2c0      	uxtb	r0, r0
   13546:	f7ff fe49 	bl	131dc <endpoint_ctx>
	for (i = 0U; i < CFG_EPIN_CNT; i++) {
   1354a:	3401      	adds	r4, #1
		ep_ctx_reset(ep_ctx);
   1354c:	f006 fd88 	bl	1a060 <ep_ctx_reset>
	for (i = 0U; i < CFG_EPIN_CNT; i++) {
   13550:	2c08      	cmp	r4, #8
   13552:	d1f5      	bne.n	13540 <eps_ctx_init+0x4>
   13554:	4d0f      	ldr	r5, [pc, #60]	; (13594 <eps_ctx_init+0x58>)
	for (i = 0U; i < CFG_EPOUT_CNT; i++) {
   13556:	2400      	movs	r4, #0
	return endpoint_ctx(NRF_USBD_EPOUT(ep));
   13558:	b2e0      	uxtb	r0, r4
   1355a:	f7ff fe3f 	bl	131dc <endpoint_ctx>
		if (!ep_ctx->buf.block.data) {
   1355e:	6903      	ldr	r3, [r0, #16]
   13560:	b903      	cbnz	r3, 13564 <eps_ctx_init+0x28>
			ep_ctx->buf.block.data = ep_out_bufs[i];
   13562:	6105      	str	r5, [r0, #16]
	for (i = 0U; i < CFG_EPOUT_CNT; i++) {
   13564:	3401      	adds	r4, #1
		ep_ctx_reset(ep_ctx);
   13566:	f006 fd7b 	bl	1a060 <ep_ctx_reset>
	for (i = 0U; i < CFG_EPOUT_CNT; i++) {
   1356a:	2c08      	cmp	r4, #8
   1356c:	f105 0540 	add.w	r5, r5, #64	; 0x40
   13570:	d1f2      	bne.n	13558 <eps_ctx_init+0x1c>
		ep_ctx_reset(ep_ctx);
   13572:	4c09      	ldr	r4, [pc, #36]	; (13598 <eps_ctx_init+0x5c>)
   13574:	f504 70a6 	add.w	r0, r4, #332	; 0x14c
   13578:	f006 fd72 	bl	1a060 <ep_ctx_reset>
		if (!ep_ctx->buf.block.data) {
   1357c:	f8d4 327c 	ldr.w	r3, [r4, #636]	; 0x27c
   13580:	b913      	cbnz	r3, 13588 <eps_ctx_init+0x4c>
			ep_ctx->buf.block.data = ep_isoout_bufs[0];
   13582:	4b06      	ldr	r3, [pc, #24]	; (1359c <eps_ctx_init+0x60>)
   13584:	f8c4 327c 	str.w	r3, [r4, #636]	; 0x27c
		ep_ctx_reset(ep_ctx);
   13588:	4805      	ldr	r0, [pc, #20]	; (135a0 <eps_ctx_init+0x64>)
   1358a:	f006 fd69 	bl	1a060 <ep_ctx_reset>
}
   1358e:	2000      	movs	r0, #0
   13590:	bd38      	pop	{r3, r4, r5, pc}
   13592:	bf00      	nop
   13594:	20001004 	.word	0x20001004
   13598:	20001204 	.word	0x20001204
   1359c:	20000c04 	.word	0x20000c04
   135a0:	20001470 	.word	0x20001470

000135a4 <usbd_work_handler>:
{
   135a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	return get_usbd_ctx()->ready;
   135a8:	4ca8      	ldr	r4, [pc, #672]	; (1384c <usbd_work_handler+0x2a8>)
	k_mem_slab_free(&fifo_elem_slab, (void **)&ev->block.data);
   135aa:	f8df 82a4 	ldr.w	r8, [pc, #676]	; 13850 <usbd_work_handler+0x2ac>
{
   135ae:	b085      	sub	sp, #20
   135b0:	4607      	mov	r7, r0
	while ((ev = usbd_evt_get()) != NULL) {
   135b2:	f7ff fe6d 	bl	13290 <usbd_evt_get>
   135b6:	b910      	cbnz	r0, 135be <usbd_work_handler+0x1a>
}
   135b8:	b005      	add	sp, #20
   135ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	return get_usbd_ctx()->ready;
   135be:	f894 3025 	ldrb.w	r3, [r4, #37]	; 0x25
		if (!dev_ready() && ev->evt_type != USBD_EVT_POWER) {
   135c2:	7c02      	ldrb	r2, [r0, #16]
	k_mem_slab_free(&fifo_elem_slab, (void **)&ev->block.data);
   135c4:	f100 0904 	add.w	r9, r0, #4
		if (!dev_ready() && ev->evt_type != USBD_EVT_POWER) {
   135c8:	b93b      	cbnz	r3, 135da <usbd_work_handler+0x36>
   135ca:	2a00      	cmp	r2, #0
   135cc:	f000 8086 	beq.w	136dc <usbd_work_handler+0x138>
	k_mem_slab_free(&fifo_elem_slab, (void **)&ev->block.data);
   135d0:	4649      	mov	r1, r9
   135d2:	4640      	mov	r0, r8
   135d4:	f009 fc48 	bl	1ce68 <k_mem_slab_free>
}
   135d8:	e7eb      	b.n	135b2 <usbd_work_handler+0xe>
		switch (ev->evt_type) {
   135da:	2a04      	cmp	r2, #4
   135dc:	d8f8      	bhi.n	135d0 <usbd_work_handler+0x2c>
   135de:	e8df f012 	tbh	[pc, r2, lsl #1]
   135e2:	007d      	.short	0x007d
   135e4:	01030005 	.word	0x01030005
   135e8:	01430119 	.word	0x01430119
	switch (ep_evt->evt_type) {
   135ec:	7b03      	ldrb	r3, [r0, #12]
	struct nrf_usbd_ep_ctx *ep_ctx = ep_evt->ep;
   135ee:	6885      	ldr	r5, [r0, #8]
	switch (ep_evt->evt_type) {
   135f0:	2b03      	cmp	r3, #3
   135f2:	d8ed      	bhi.n	135d0 <usbd_work_handler+0x2c>
   135f4:	e8df f003 	tbb	[pc, r3]
   135f8:	5f5a3d02 	.word	0x5f5a3d02
	usbd_setup = (struct usb_setup_packet *)ep_ctx->buf.data;
   135fc:	696e      	ldr	r6, [r5, #20]
	memset(usbd_setup, 0, sizeof(struct usb_setup_packet));
   135fe:	2208      	movs	r2, #8
   13600:	2100      	movs	r1, #0
   13602:	4630      	mov	r0, r6
   13604:	f006 fd0e 	bl	1a024 <memset>
    return (uint8_t)(p_reg->BMREQUESTTYPE);
   13608:	4b92      	ldr	r3, [pc, #584]	; (13854 <usbd_work_handler+0x2b0>)
	memcpy(&usbd_ctx.setup, usbd_setup, sizeof(struct usb_setup_packet));
   1360a:	4893      	ldr	r0, [pc, #588]	; (13858 <usbd_work_handler+0x2b4>)
   1360c:	f8d3 2480 	ldr.w	r2, [r3, #1152]	; 0x480
   13610:	7032      	strb	r2, [r6, #0]
    return (uint8_t)(p_reg->BREQUEST);
   13612:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
   13616:	7072      	strb	r2, [r6, #1]
    const uint16_t val = p_reg->WVALUEL;
   13618:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
    return (uint16_t)(val | ((p_reg->WVALUEH) << 8));
   1361c:	f8d3 148c 	ldr.w	r1, [r3, #1164]	; 0x48c
   13620:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
	usbd_setup->wValue = nrf_usbd_setup_wvalue_get(NRF_USBD);
   13624:	8072      	strh	r2, [r6, #2]
    const uint16_t val = p_reg->WINDEXL;
   13626:	f8d3 2490 	ldr.w	r2, [r3, #1168]	; 0x490
    return (uint16_t)(val | ((p_reg->WINDEXH) << 8));
   1362a:	f8d3 1494 	ldr.w	r1, [r3, #1172]	; 0x494
   1362e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
	usbd_setup->wIndex = nrf_usbd_setup_windex_get(NRF_USBD);
   13632:	80b2      	strh	r2, [r6, #4]
    const uint16_t val = p_reg->WLENGTHL;
   13634:	f8d3 2498 	ldr.w	r2, [r3, #1176]	; 0x498
    return (uint16_t)(val | ((p_reg->WLENGTHH) << 8));
   13638:	f8d3 349c 	ldr.w	r3, [r3, #1180]	; 0x49c
   1363c:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
	ep_ctx->buf.len = sizeof(struct usb_setup_packet);
   13640:	2208      	movs	r2, #8
	usbd_setup->wLength = nrf_usbd_setup_wlength_get(NRF_USBD);
   13642:	80f3      	strh	r3, [r6, #6]
	memcpy(&usbd_ctx.setup, usbd_setup, sizeof(struct usb_setup_packet));
   13644:	4631      	mov	r1, r6
	ep_ctx->buf.len = sizeof(struct usb_setup_packet);
   13646:	60ea      	str	r2, [r5, #12]
	memcpy(&usbd_ctx.setup, usbd_setup, sizeof(struct usb_setup_packet));
   13648:	f006 fce1 	bl	1a00e <memcpy>
	ep_ctx->cfg.cb(ep_ctx->cfg.addr, USB_DC_EP_SETUP);
   1364c:	682b      	ldr	r3, [r5, #0]
   1364e:	7a68      	ldrb	r0, [r5, #9]
   13650:	2100      	movs	r1, #0
   13652:	4798      	blx	r3
	if (usb_reqtype_is_to_device(usbd_setup) && usbd_setup->wLength) {
   13654:	f996 3000 	ldrsb.w	r3, [r6]
   13658:	2b00      	cmp	r3, #0
   1365a:	db06      	blt.n	1366a <usbd_work_handler+0xc6>
   1365c:	88f3      	ldrh	r3, [r6, #6]
   1365e:	b123      	cbz	r3, 1366a <usbd_work_handler+0xc6>
		ctx->ctrl_read_len = usbd_setup->wLength;
   13660:	f8a4 328c 	strh.w	r3, [r4, #652]	; 0x28c
		nrfx_usbd_setup_data_clear();
   13664:	f003 fdf6 	bl	17254 <nrfx_usbd_setup_data_clear>
   13668:	e7b2      	b.n	135d0 <usbd_work_handler+0x2c>
		ctx->ctrl_read_len = 0U;
   1366a:	2300      	movs	r3, #0
   1366c:	f8a4 328c 	strh.w	r3, [r4, #652]	; 0x28c
   13670:	e7ae      	b.n	135d0 <usbd_work_handler+0x2c>
	if (!ep_ctx->read_pending) {
   13672:	7f6b      	ldrb	r3, [r5, #29]
   13674:	2b00      	cmp	r3, #0
   13676:	d0ab      	beq.n	135d0 <usbd_work_handler+0x2c>
	if (!ep_ctx->read_complete) {
   13678:	7f2b      	ldrb	r3, [r5, #28]
   1367a:	2b00      	cmp	r3, #0
   1367c:	d0a8      	beq.n	135d0 <usbd_work_handler+0x2c>
	ep_ctx->read_pending = false;
   1367e:	2600      	movs	r6, #0
   13680:	776e      	strb	r6, [r5, #29]
	k_mutex_lock(&ctx->drv_lock, K_FOREVER);
   13682:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
   13686:	4875      	ldr	r0, [pc, #468]	; (1385c <usbd_work_handler+0x2b8>)
	ep_ctx->read_complete = false;
   13688:	772e      	strb	r6, [r5, #28]
	k_mutex_lock(&ctx->drv_lock, K_FOREVER);
   1368a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   1368e:	f006 fcfa 	bl	1a086 <k_mutex_lock.constprop.0.isra.0>
	NRFX_USBD_TRANSFER_OUT(transfer, ep_ctx->buf.data,
   13692:	696b      	ldr	r3, [r5, #20]
   13694:	9301      	str	r3, [sp, #4]
   13696:	686b      	ldr	r3, [r5, #4]
   13698:	e9cd 3602 	strd	r3, r6, [sp, #8]
	nrfx_err_t err = nrfx_usbd_ep_transfer(
   1369c:	a901      	add	r1, sp, #4
   1369e:	7a68      	ldrb	r0, [r5, #9]
   136a0:	f003 fbe2 	bl	16e68 <nrfx_usbd_ep_transfer>
	k_mutex_unlock(&ctx->drv_lock);
   136a4:	486d      	ldr	r0, [pc, #436]	; (1385c <usbd_work_handler+0x2b8>)
   136a6:	f006 fcf0 	bl	1a08a <k_mutex_unlock.isra.0>
   136aa:	e791      	b.n	135d0 <usbd_work_handler+0x2c>
		ep_ctx->cfg.cb(ep_ctx->cfg.addr,
   136ac:	682b      	ldr	r3, [r5, #0]
   136ae:	2101      	movs	r1, #1
		ep_ctx->cfg.cb(ep_ctx->cfg.addr,
   136b0:	7a68      	ldrb	r0, [r5, #9]
   136b2:	4798      	blx	r3
		break;
   136b4:	e78c      	b.n	135d0 <usbd_work_handler+0x2c>
		if (ep_ctx->cfg.type == USB_DC_EP_CONTROL &&
   136b6:	7aab      	ldrb	r3, [r5, #10]
   136b8:	b96b      	cbnz	r3, 136d6 <usbd_work_handler+0x132>
   136ba:	7feb      	ldrb	r3, [r5, #31]
   136bc:	b95b      	cbnz	r3, 136d6 <usbd_work_handler+0x132>
			k_mutex_lock(&ctx->drv_lock, K_FOREVER);
   136be:	4867      	ldr	r0, [pc, #412]	; (1385c <usbd_work_handler+0x2b8>)
   136c0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
   136c4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   136c8:	f006 fcdd 	bl	1a086 <k_mutex_lock.constprop.0.isra.0>
			nrfx_usbd_setup_clear();
   136cc:	f003 fdf2 	bl	172b4 <nrfx_usbd_setup_clear>
			k_mutex_unlock(&ctx->drv_lock);
   136d0:	4862      	ldr	r0, [pc, #392]	; (1385c <usbd_work_handler+0x2b8>)
   136d2:	f006 fcda 	bl	1a08a <k_mutex_unlock.isra.0>
		ep_ctx->cfg.cb(ep_ctx->cfg.addr,
   136d6:	682b      	ldr	r3, [r5, #0]
   136d8:	2102      	movs	r1, #2
   136da:	e7e9      	b.n	136b0 <usbd_work_handler+0x10c>
	switch (pwr_evt->state) {
   136dc:	7a02      	ldrb	r2, [r0, #8]
   136de:	2a04      	cmp	r2, #4
   136e0:	f63f af76 	bhi.w	135d0 <usbd_work_handler+0x2c>
   136e4:	e8df f002 	tbb	[pc, r2]
   136e8:	6925035b 	.word	0x6925035b
   136ec:	75          	.byte	0x75
   136ed:	00          	.byte	0x00
		if (!nrfx_usbd_is_enabled()) {
   136ee:	f003 fb6b 	bl	16dc8 <nrfx_usbd_is_enabled>
   136f2:	4605      	mov	r5, r0
   136f4:	2800      	cmp	r0, #0
   136f6:	f47f af6b 	bne.w	135d0 <usbd_work_handler+0x2c>
			nrfx_usbd_enable();
   136fa:	f003 faa9 	bl	16c50 <nrfx_usbd_enable>
   136fe:	f3bf 8f5b 	dmb	ish
   13702:	4957      	ldr	r1, [pc, #348]	; (13860 <usbd_work_handler+0x2bc>)
   13704:	2301      	movs	r3, #1
   13706:	e851 2f00 	ldrex	r2, [r1]
   1370a:	2a00      	cmp	r2, #0
   1370c:	d103      	bne.n	13716 <usbd_work_handler+0x172>
   1370e:	e841 3000 	strex	r0, r3, [r1]
   13712:	2800      	cmp	r0, #0
   13714:	d1f7      	bne.n	13706 <usbd_work_handler+0x162>
   13716:	f3bf 8f5b 	dmb	ish
	if (atomic_cas(&ctx->clk_requested, 0, 1)) {
   1371a:	f47f af59 	bne.w	135d0 <usbd_work_handler+0x2c>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
   1371e:	f841 5c10 	str.w	r5, [r1, #-16]
   13722:	f841 5c08 	str.w	r5, [r1, #-8]
		return onoff_request(ctx->hfxo_mgr, &ctx->hfxo_cli);
   13726:	69e0      	ldr	r0, [r4, #28]
   13728:	6163      	str	r3, [r4, #20]
   1372a:	3914      	subs	r1, #20
   1372c:	f005 ff94 	bl	19658 <onoff_request>
   13730:	e74e      	b.n	135d0 <usbd_work_handler+0x2c>
	switch (pwr_evt->state) {
   13732:	2500      	movs	r5, #0
	return endpoint_ctx(NRF_USBD_EPIN(ep));
   13734:	f065 007f 	orn	r0, r5, #127	; 0x7f
   13738:	b2c0      	uxtb	r0, r0
   1373a:	f7ff fd4f 	bl	131dc <endpoint_ctx>
		if (ep_ctx->cfg.en) {
   1373e:	7a03      	ldrb	r3, [r0, #8]
   13740:	b113      	cbz	r3, 13748 <usbd_work_handler+0x1a4>
			nrfx_usbd_ep_enable(ep_addr_to_nrfx(ep_ctx->cfg.addr));
   13742:	7a40      	ldrb	r0, [r0, #9]
   13744:	f003 ffa2 	bl	1768c <nrfx_usbd_ep_enable>
	for (i = 0; i < CFG_EPIN_CNT; i++) {
   13748:	3501      	adds	r5, #1
   1374a:	2d08      	cmp	r5, #8
   1374c:	d1f2      	bne.n	13734 <usbd_work_handler+0x190>
		if (ep_ctx->cfg.en) {
   1374e:	f894 3154 	ldrb.w	r3, [r4, #340]	; 0x154
   13752:	b11b      	cbz	r3, 1375c <usbd_work_handler+0x1b8>
			nrfx_usbd_ep_enable(ep_addr_to_nrfx(ep_ctx->cfg.addr));
   13754:	f894 0155 	ldrb.w	r0, [r4, #341]	; 0x155
   13758:	f003 ff98 	bl	1768c <nrfx_usbd_ep_enable>
	switch (pwr_evt->state) {
   1375c:	2500      	movs	r5, #0
	return endpoint_ctx(NRF_USBD_EPOUT(ep));
   1375e:	b2e8      	uxtb	r0, r5
   13760:	f7ff fd3c 	bl	131dc <endpoint_ctx>
		if (ep_ctx->cfg.en) {
   13764:	7a03      	ldrb	r3, [r0, #8]
   13766:	b113      	cbz	r3, 1376e <usbd_work_handler+0x1ca>
			nrfx_usbd_ep_enable(ep_addr_to_nrfx(ep_ctx->cfg.addr));
   13768:	7a40      	ldrb	r0, [r0, #9]
   1376a:	f003 ff8f 	bl	1768c <nrfx_usbd_ep_enable>
	for (i = 0; i < CFG_EPOUT_CNT; i++) {
   1376e:	3501      	adds	r5, #1
   13770:	2d08      	cmp	r5, #8
   13772:	d1f4      	bne.n	1375e <usbd_work_handler+0x1ba>
		if (ep_ctx->cfg.en) {
   13774:	f894 3274 	ldrb.w	r3, [r4, #628]	; 0x274
   13778:	b11b      	cbz	r3, 13782 <usbd_work_handler+0x1de>
			nrfx_usbd_ep_enable(ep_addr_to_nrfx(ep_ctx->cfg.addr));
   1377a:	f894 0275 	ldrb.w	r0, [r4, #629]	; 0x275
   1377e:	f003 ff85 	bl	1768c <nrfx_usbd_ep_enable>
		nrfx_usbd_start(true);
   13782:	2001      	movs	r0, #1
   13784:	f003 fb02 	bl	16d8c <nrfx_usbd_start>
		ctx->ready = true;
   13788:	2301      	movs	r3, #1
   1378a:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
		if (ctx->status_cb) {
   1378e:	6823      	ldr	r3, [r4, #0]
   13790:	2b00      	cmp	r3, #0
   13792:	f43f af1d 	beq.w	135d0 <usbd_work_handler+0x2c>
			ctx->status_cb(USB_DC_CONNECTED, NULL);
   13796:	2100      	movs	r1, #0
   13798:	2002      	movs	r0, #2
				ctx->status_cb(USB_DC_SOF, NULL);
   1379a:	4798      	blx	r3
   1379c:	e718      	b.n	135d0 <usbd_work_handler+0x2c>
		ctx->ready = false;
   1379e:	2500      	movs	r5, #0
   137a0:	f884 5025 	strb.w	r5, [r4, #37]	; 0x25
		nrfx_usbd_disable();
   137a4:	f003 fefe 	bl	175a4 <nrfx_usbd_disable>
		err = hfxo_stop(ctx);
   137a8:	f7ff fe18 	bl	133dc <hfxo_stop.constprop.0.isra.0>
		if (ctx->status_cb) {
   137ac:	6823      	ldr	r3, [r4, #0]
   137ae:	2b00      	cmp	r3, #0
   137b0:	f43f af0e 	beq.w	135d0 <usbd_work_handler+0x2c>
			ctx->status_cb(USB_DC_DISCONNECTED, NULL);
   137b4:	4629      	mov	r1, r5
   137b6:	2004      	movs	r0, #4
   137b8:	e7ef      	b.n	1379a <usbd_work_handler+0x1f6>
		if (dev_ready()) {
   137ba:	2b00      	cmp	r3, #0
   137bc:	f43f af08 	beq.w	135d0 <usbd_work_handler+0x2c>
			nrfx_usbd_suspend();
   137c0:	f003 ff08 	bl	175d4 <nrfx_usbd_suspend>
			if (ctx->status_cb) {
   137c4:	6823      	ldr	r3, [r4, #0]
   137c6:	2b00      	cmp	r3, #0
   137c8:	f43f af02 	beq.w	135d0 <usbd_work_handler+0x2c>
				ctx->status_cb(USB_DC_SUSPEND, NULL);
   137cc:	2100      	movs	r1, #0
   137ce:	2005      	movs	r0, #5
   137d0:	e7e3      	b.n	1379a <usbd_work_handler+0x1f6>
		if (ctx->status_cb && dev_ready()) {
   137d2:	6822      	ldr	r2, [r4, #0]
   137d4:	2a00      	cmp	r2, #0
   137d6:	f43f aefb 	beq.w	135d0 <usbd_work_handler+0x2c>
   137da:	2b00      	cmp	r3, #0
   137dc:	f43f aef8 	beq.w	135d0 <usbd_work_handler+0x2c>
			ctx->status_cb(USB_DC_RESUME, NULL);
   137e0:	2100      	movs	r1, #0
   137e2:	2006      	movs	r0, #6
   137e4:	4790      	blx	r2
   137e6:	e6f3      	b.n	135d0 <usbd_work_handler+0x2c>
			k_mutex_lock(&ctx->drv_lock, K_FOREVER);
   137e8:	f107 0510 	add.w	r5, r7, #16
   137ec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   137f0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
   137f4:	4628      	mov	r0, r5
   137f6:	f006 fc46 	bl	1a086 <k_mutex_lock.constprop.0.isra.0>
			eps_ctx_init();
   137fa:	f7ff fe9f 	bl	1353c <eps_ctx_init>
			k_mutex_unlock(&ctx->drv_lock);
   137fe:	4628      	mov	r0, r5
   13800:	f006 fc43 	bl	1a08a <k_mutex_unlock.isra.0>
			if (ctx->status_cb) {
   13804:	f857 3c28 	ldr.w	r3, [r7, #-40]
   13808:	2b00      	cmp	r3, #0
   1380a:	f43f aee1 	beq.w	135d0 <usbd_work_handler+0x2c>
				ctx->status_cb(USB_DC_RESET, NULL);
   1380e:	2100      	movs	r1, #0
   13810:	2001      	movs	r0, #1
   13812:	e7c2      	b.n	1379a <usbd_work_handler+0x1f6>
	if (ep_ctx->cfg.en) {
   13814:	f894 3274 	ldrb.w	r3, [r4, #628]	; 0x274
   13818:	b17b      	cbz	r3, 1383a <usbd_work_handler+0x296>
		ep_ctx->read_pending = true;
   1381a:	2501      	movs	r5, #1
   1381c:	f884 5289 	strb.w	r5, [r4, #649]	; 0x289
		ep_ctx->read_complete = true;
   13820:	f884 5288 	strb.w	r5, [r4, #648]	; 0x288
		ev = usbd_evt_alloc();
   13824:	f7ff fd4a 	bl	132bc <usbd_evt_alloc>
		if (!ev) {
   13828:	b138      	cbz	r0, 1383a <usbd_work_handler+0x296>
		ev->evt.ep_evt.ep = ep_ctx;
   1382a:	4a0e      	ldr	r2, [pc, #56]	; (13864 <usbd_work_handler+0x2c0>)
		ev->evt_type = USBD_EVT_EP;
   1382c:	7405      	strb	r5, [r0, #16]
		ev->evt.ep_evt.evt_type = EP_EVT_RECV_REQ;
   1382e:	7305      	strb	r5, [r0, #12]
		ev->evt.ep_evt.ep = ep_ctx;
   13830:	6082      	str	r2, [r0, #8]
		usbd_evt_put(ev);
   13832:	f7ff fcfb 	bl	1322c <usbd_evt_put>
		usbd_work_schedule();
   13836:	f7ff fcff 	bl	13238 <usbd_work_schedule>
			if (ctx->status_cb) {
   1383a:	f857 3c28 	ldr.w	r3, [r7, #-40]
   1383e:	2b00      	cmp	r3, #0
   13840:	f43f aec6 	beq.w	135d0 <usbd_work_handler+0x2c>
				ctx->status_cb(USB_DC_SOF, NULL);
   13844:	2100      	movs	r1, #0
   13846:	200a      	movs	r0, #10
   13848:	e7a7      	b.n	1379a <usbd_work_handler+0x1f6>
   1384a:	bf00      	nop
   1384c:	20001204 	.word	0x20001204
   13850:	200005a0 	.word	0x200005a0
   13854:	40027000 	.word	0x40027000
   13858:	20001208 	.word	0x20001208
   1385c:	2000123c 	.word	0x2000123c
   13860:	20001224 	.word	0x20001224
   13864:	20001470 	.word	0x20001470
	nrfx_power_usbevt_disable();
   13868:	f007 faf4 	bl	1ae54 <nrfx_power_usbevt_disable>
	nrfx_usbd_disable();
   1386c:	f003 fe9a 	bl	175a4 <nrfx_usbd_disable>
	nrfx_usbd_uninit();
   13870:	f003 f9e4 	bl	16c3c <nrfx_usbd_uninit>
	usbd_evt_flush();
   13874:	f7ff fd14 	bl	132a0 <usbd_evt_flush>
	ret = eps_ctx_init();
   13878:	f7ff fe60 	bl	1353c <eps_ctx_init>
	nrfx_power_usbevt_enable();
   1387c:	f007 fae3 	bl	1ae46 <nrfx_power_usbevt_enable>
	err = nrfx_usbd_init(usbd_event_handler);
   13880:	4801      	ldr	r0, [pc, #4]	; (13888 <usbd_work_handler+0x2e4>)
   13882:	f003 faab 	bl	16ddc <nrfx_usbd_init>
}
   13886:	e6a3      	b.n	135d0 <usbd_work_handler+0x2c>
   13888:	00013421 	.word	0x00013421

0001388c <usb_dc_attach>:
{
   1388c:	b538      	push	{r3, r4, r5, lr}
	if (ctx->attached) {
   1388e:	4d1a      	ldr	r5, [pc, #104]	; (138f8 <usb_dc_attach+0x6c>)
   13890:	f895 4024 	ldrb.w	r4, [r5, #36]	; 0x24
   13894:	bb5c      	cbnz	r4, 138ee <usb_dc_attach+0x62>
	return z_impl_k_mutex_init(mutex);
   13896:	f105 0038 	add.w	r0, r5, #56	; 0x38
   1389a:	f009 fb28 	bl	1ceee <z_impl_k_mutex_init>
		z_nrf_clock_control_get_onoff(
   1389e:	4620      	mov	r0, r4
   138a0:	f000 fb38 	bl	13f14 <z_nrf_clock_control_get_onoff>
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
   138a4:	4622      	mov	r2, r4
	ctx->hfxo_mgr =
   138a6:	61e8      	str	r0, [r5, #28]
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
   138a8:	2101      	movs	r1, #1
   138aa:	2027      	movs	r0, #39	; 0x27
   138ac:	f7ff f94e 	bl	12b4c <z_arm_irq_priority_set>
	err = nrfx_usbd_init(usbd_event_handler);
   138b0:	4812      	ldr	r0, [pc, #72]	; (138fc <usb_dc_attach+0x70>)
   138b2:	f003 fa93 	bl	16ddc <nrfx_usbd_init>
	if (err != NRFX_SUCCESS) {
   138b6:	4b12      	ldr	r3, [pc, #72]	; (13900 <usb_dc_attach+0x74>)
   138b8:	4298      	cmp	r0, r3
   138ba:	d11a      	bne.n	138f2 <usb_dc_attach+0x66>
	nrfx_power_usbevt_enable();
   138bc:	f007 fac3 	bl	1ae46 <nrfx_power_usbevt_enable>
	ret = eps_ctx_init();
   138c0:	f7ff fe3c 	bl	1353c <eps_ctx_init>
	if (ret == 0) {
   138c4:	4604      	mov	r4, r0
   138c6:	b910      	cbnz	r0, 138ce <usb_dc_attach+0x42>
		ctx->attached = true;
   138c8:	2301      	movs	r3, #1
   138ca:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_sfnode_t *sys_sflist_peek_head(sys_sflist_t *list)
{
	return list->head;
   138ce:	4b0d      	ldr	r3, [pc, #52]	; (13904 <usb_dc_attach+0x78>)
	if (!k_fifo_is_empty(&usbd_evt_fifo)) {
   138d0:	681b      	ldr	r3, [r3, #0]
   138d2:	b10b      	cbz	r3, 138d8 <usb_dc_attach+0x4c>
		usbd_work_schedule();
   138d4:	f7ff fcb0 	bl	13238 <usbd_work_schedule>
#endif // NRF_POWER_HAS_MAINREGSTATUS

#if NRF_POWER_HAS_USBREG
NRF_STATIC_INLINE uint32_t nrf_power_usbregstatus_get(NRF_POWER_Type const * p_reg)
{
    return p_reg->USBREGSTATUS;
   138d8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   138dc:	f8d3 3438 	ldr.w	r3, [r3, #1080]	; 0x438
#ifndef NRFX_DECLARE_ONLY
#if NRF_POWER_HAS_USBREG
NRFX_STATIC_INLINE nrfx_power_usb_state_t nrfx_power_usbstatus_get(void)
{
    uint32_t status = nrf_power_usbregstatus_get(NRF_POWER);
    if(0 == (status & NRF_POWER_USBREGSTATUS_VBUSDETECT_MASK))
   138e0:	07db      	lsls	r3, r3, #31
   138e2:	d502      	bpl.n	138ea <usb_dc_attach+0x5e>
		usb_dc_power_event_handler(NRFX_POWER_USB_EVT_DETECTED);
   138e4:	2000      	movs	r0, #0
   138e6:	f7ff fd5f 	bl	133a8 <usb_dc_power_event_handler>
}
   138ea:	4620      	mov	r0, r4
   138ec:	bd38      	pop	{r3, r4, r5, pc}
		return 0;
   138ee:	2400      	movs	r4, #0
   138f0:	e7fb      	b.n	138ea <usb_dc_attach+0x5e>
		return -EIO;
   138f2:	f06f 0404 	mvn.w	r4, #4
   138f6:	e7f8      	b.n	138ea <usb_dc_attach+0x5e>
   138f8:	20001204 	.word	0x20001204
   138fc:	00013421 	.word	0x00013421
   13900:	0bad0000 	.word	0x0bad0000
   13904:	200005d0 	.word	0x200005d0

00013908 <usb_dc_set_address>:
	return get_usbd_ctx()->attached;
   13908:	4b07      	ldr	r3, [pc, #28]	; (13928 <usb_dc_set_address+0x20>)
	if (!dev_attached() || !dev_ready()) {
   1390a:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
   1390e:	b13a      	cbz	r2, 13920 <usb_dc_set_address+0x18>
   13910:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
	return 0;
   13914:	2b00      	cmp	r3, #0
   13916:	bf0c      	ite	eq
   13918:	f06f 0012 	mvneq.w	r0, #18
   1391c:	2000      	movne	r0, #0
   1391e:	4770      	bx	lr
		return -ENODEV;
   13920:	f06f 0012 	mvn.w	r0, #18
}
   13924:	4770      	bx	lr
   13926:	bf00      	nop
   13928:	20001204 	.word	0x20001204

0001392c <usb_dc_ep_configure>:
	return get_usbd_ctx()->attached;
   1392c:	4b0f      	ldr	r3, [pc, #60]	; (1396c <usb_dc_ep_configure+0x40>)
	if (!dev_attached()) {
   1392e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
{
   13932:	b510      	push	{r4, lr}
   13934:	4601      	mov	r1, r0
	if (!dev_attached()) {
   13936:	b1b3      	cbz	r3, 13966 <usb_dc_ep_configure+0x3a>
	ep_ctx = endpoint_ctx(ep_cfg->ep_addr);
   13938:	7804      	ldrb	r4, [r0, #0]
   1393a:	4620      	mov	r0, r4
   1393c:	f7ff fc4e 	bl	131dc <endpoint_ctx>
	if (!ep_ctx) {
   13940:	b910      	cbnz	r0, 13948 <usb_dc_ep_configure+0x1c>
		return -EINVAL;
   13942:	f06f 0015 	mvn.w	r0, #21
}
   13946:	bd10      	pop	{r4, pc}
	ep_ctx->cfg.addr = ep_cfg->ep_addr;
   13948:	7244      	strb	r4, [r0, #9]
	ep_ctx->cfg.type = ep_cfg->ep_type;
   1394a:	790b      	ldrb	r3, [r1, #4]
   1394c:	7283      	strb	r3, [r0, #10]
	ep_ctx->cfg.max_sz = ep_cfg->ep_mps;
   1394e:	8849      	ldrh	r1, [r1, #2]
   13950:	6041      	str	r1, [r0, #4]
	if (!NRF_USBD_EPISO_CHECK(ep_cfg->ep_addr)) {
   13952:	0723      	lsls	r3, r4, #28
   13954:	d402      	bmi.n	1395c <usb_dc_ep_configure+0x30>
		if ((ep_cfg->ep_mps & (ep_cfg->ep_mps - 1)) != 0U) {
   13956:	1e4b      	subs	r3, r1, #1
   13958:	420b      	tst	r3, r1
   1395a:	d1f2      	bne.n	13942 <usb_dc_ep_configure+0x16>
	nrfx_usbd_ep_max_packet_size_set(ep_addr_to_nrfx(ep_cfg->ep_addr),
   1395c:	4620      	mov	r0, r4
   1395e:	f007 fb67 	bl	1b030 <nrfx_usbd_ep_max_packet_size_set>
	return 0;
   13962:	2000      	movs	r0, #0
   13964:	e7ef      	b.n	13946 <usb_dc_ep_configure+0x1a>
		return -ENODEV;
   13966:	f06f 0012 	mvn.w	r0, #18
   1396a:	e7ec      	b.n	13946 <usb_dc_ep_configure+0x1a>
   1396c:	20001204 	.word	0x20001204

00013970 <usb_dc_ep_set_stall>:
	return get_usbd_ctx()->attached;
   13970:	4b12      	ldr	r3, [pc, #72]	; (139bc <usb_dc_ep_set_stall+0x4c>)
	if (!dev_attached() || !dev_ready()) {
   13972:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
{
   13976:	b510      	push	{r4, lr}
   13978:	4601      	mov	r1, r0
	if (!dev_attached() || !dev_ready()) {
   1397a:	b1ca      	cbz	r2, 139b0 <usb_dc_ep_set_stall+0x40>
   1397c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
   13980:	b1b3      	cbz	r3, 139b0 <usb_dc_ep_set_stall+0x40>
	ep_ctx = endpoint_ctx(ep);
   13982:	f7ff fc2b 	bl	131dc <endpoint_ctx>
	if (!ep_ctx) {
   13986:	4604      	mov	r4, r0
   13988:	b1a8      	cbz	r0, 139b6 <usb_dc_ep_set_stall+0x46>
	switch (ep_ctx->cfg.type) {
   1398a:	7a83      	ldrb	r3, [r0, #10]
   1398c:	2b01      	cmp	r3, #1
   1398e:	d012      	beq.n	139b6 <usb_dc_ep_set_stall+0x46>
   13990:	d907      	bls.n	139a2 <usb_dc_ep_set_stall+0x32>
   13992:	3b02      	subs	r3, #2
   13994:	2b01      	cmp	r3, #1
   13996:	d907      	bls.n	139a8 <usb_dc_ep_set_stall+0x38>
	ep_ctx->buf.curr = ep_ctx->buf.data;
   13998:	6963      	ldr	r3, [r4, #20]
   1399a:	61a3      	str	r3, [r4, #24]
	ep_ctx->buf.len = 0U;
   1399c:	2000      	movs	r0, #0
   1399e:	60e0      	str	r0, [r4, #12]
}
   139a0:	bd10      	pop	{r4, pc}
		nrfx_usbd_setup_stall();
   139a2:	f003 fc8f 	bl	172c4 <nrfx_usbd_setup_stall>
		break;
   139a6:	e7f7      	b.n	13998 <usb_dc_ep_set_stall+0x28>
		nrfx_usbd_ep_stall(ep_addr_to_nrfx(ep));
   139a8:	4608      	mov	r0, r1
   139aa:	f003 fbff 	bl	171ac <nrfx_usbd_ep_stall>
		break;
   139ae:	e7f3      	b.n	13998 <usb_dc_ep_set_stall+0x28>
		return -ENODEV;
   139b0:	f06f 0012 	mvn.w	r0, #18
   139b4:	e7f4      	b.n	139a0 <usb_dc_ep_set_stall+0x30>
	switch (ep_ctx->cfg.type) {
   139b6:	f06f 0015 	mvn.w	r0, #21
   139ba:	e7f1      	b.n	139a0 <usb_dc_ep_set_stall+0x30>
   139bc:	20001204 	.word	0x20001204

000139c0 <usb_dc_ep_clear_stall>:
{
   139c0:	b538      	push	{r3, r4, r5, lr}
	return get_usbd_ctx()->attached;
   139c2:	4b0e      	ldr	r3, [pc, #56]	; (139fc <usb_dc_ep_clear_stall+0x3c>)
	if (!dev_attached() || !dev_ready()) {
   139c4:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
{
   139c8:	4605      	mov	r5, r0
	if (!dev_attached() || !dev_ready()) {
   139ca:	b182      	cbz	r2, 139ee <usb_dc_ep_clear_stall+0x2e>
   139cc:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
   139d0:	b16b      	cbz	r3, 139ee <usb_dc_ep_clear_stall+0x2e>
	ep_ctx = endpoint_ctx(ep);
   139d2:	f7ff fc03 	bl	131dc <endpoint_ctx>
	if (!ep_ctx) {
   139d6:	b168      	cbz	r0, 139f4 <usb_dc_ep_clear_stall+0x34>
	if (NRF_USBD_EPISO_CHECK(ep)) {
   139d8:	f015 0408 	ands.w	r4, r5, #8
   139dc:	d10a      	bne.n	139f4 <usb_dc_ep_clear_stall+0x34>
	nrfx_usbd_ep_dtoggle_clear(ep_addr_to_nrfx(ep));
   139de:	4628      	mov	r0, r5
   139e0:	f003 fc06 	bl	171f0 <nrfx_usbd_ep_dtoggle_clear>
	nrfx_usbd_ep_stall_clear(ep_addr_to_nrfx(ep));
   139e4:	4628      	mov	r0, r5
   139e6:	f003 fea3 	bl	17730 <nrfx_usbd_ep_stall_clear>
	return 0;
   139ea:	4620      	mov	r0, r4
}
   139ec:	bd38      	pop	{r3, r4, r5, pc}
		return -ENODEV;
   139ee:	f06f 0012 	mvn.w	r0, #18
   139f2:	e7fb      	b.n	139ec <usb_dc_ep_clear_stall+0x2c>
		return -EINVAL;
   139f4:	f06f 0015 	mvn.w	r0, #21
   139f8:	e7f8      	b.n	139ec <usb_dc_ep_clear_stall+0x2c>
   139fa:	bf00      	nop
   139fc:	20001204 	.word	0x20001204

00013a00 <usb_dc_ep_is_stalled>:
{
   13a00:	b538      	push	{r3, r4, r5, lr}
	return get_usbd_ctx()->attached;
   13a02:	4b0c      	ldr	r3, [pc, #48]	; (13a34 <usb_dc_ep_is_stalled+0x34>)
	if (!dev_attached() || !dev_ready()) {
   13a04:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
{
   13a08:	4605      	mov	r5, r0
   13a0a:	460c      	mov	r4, r1
	if (!dev_attached() || !dev_ready()) {
   13a0c:	b162      	cbz	r2, 13a28 <usb_dc_ep_is_stalled+0x28>
   13a0e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
   13a12:	b14b      	cbz	r3, 13a28 <usb_dc_ep_is_stalled+0x28>
	ep_ctx = endpoint_ctx(ep);
   13a14:	f7ff fbe2 	bl	131dc <endpoint_ctx>
	if (!ep_ctx) {
   13a18:	b148      	cbz	r0, 13a2e <usb_dc_ep_is_stalled+0x2e>
	if (!stalled) {
   13a1a:	b141      	cbz	r1, 13a2e <usb_dc_ep_is_stalled+0x2e>
	*stalled = (uint8_t) nrfx_usbd_ep_stall_check(ep_addr_to_nrfx(ep));
   13a1c:	4628      	mov	r0, r5
   13a1e:	f003 fbcd 	bl	171bc <nrfx_usbd_ep_stall_check>
   13a22:	7020      	strb	r0, [r4, #0]
	return 0;
   13a24:	2000      	movs	r0, #0
}
   13a26:	bd38      	pop	{r3, r4, r5, pc}
		return -ENODEV;
   13a28:	f06f 0012 	mvn.w	r0, #18
   13a2c:	e7fb      	b.n	13a26 <usb_dc_ep_is_stalled+0x26>
		return -EINVAL;
   13a2e:	f06f 0015 	mvn.w	r0, #21
   13a32:	e7f8      	b.n	13a26 <usb_dc_ep_is_stalled+0x26>
   13a34:	20001204 	.word	0x20001204

00013a38 <usb_dc_ep_enable>:
{
   13a38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return get_usbd_ctx()->attached;
   13a3a:	4f13      	ldr	r7, [pc, #76]	; (13a88 <usb_dc_ep_enable+0x50>)
	if (!dev_attached()) {
   13a3c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
{
   13a40:	4604      	mov	r4, r0
	if (!dev_attached()) {
   13a42:	b1bb      	cbz	r3, 13a74 <usb_dc_ep_enable+0x3c>
	ep_ctx = endpoint_ctx(ep);
   13a44:	f7ff fbca 	bl	131dc <endpoint_ctx>
	if (!ep_ctx) {
   13a48:	4605      	mov	r5, r0
   13a4a:	b1b0      	cbz	r0, 13a7a <usb_dc_ep_enable+0x42>
	if (!NRF_USBD_EPISO_CHECK(ep)) {
   13a4c:	0723      	lsls	r3, r4, #28
   13a4e:	d405      	bmi.n	13a5c <usb_dc_ep_enable+0x24>
		nrfx_usbd_ep_dtoggle_clear(ep_addr_to_nrfx(ep));
   13a50:	4620      	mov	r0, r4
   13a52:	f003 fbcd 	bl	171f0 <nrfx_usbd_ep_dtoggle_clear>
		nrfx_usbd_ep_stall_clear(ep_addr_to_nrfx(ep));
   13a56:	4620      	mov	r0, r4
   13a58:	f003 fe6a 	bl	17730 <nrfx_usbd_ep_stall_clear>
	if (ep_ctx->cfg.en) {
   13a5c:	7a2e      	ldrb	r6, [r5, #8]
   13a5e:	b97e      	cbnz	r6, 13a80 <usb_dc_ep_enable+0x48>
	if (dev_ready()) {
   13a60:	f897 0025 	ldrb.w	r0, [r7, #37]	; 0x25
	ep_ctx->cfg.en = true;
   13a64:	2301      	movs	r3, #1
   13a66:	722b      	strb	r3, [r5, #8]
	if (dev_ready()) {
   13a68:	b118      	cbz	r0, 13a72 <usb_dc_ep_enable+0x3a>
		nrfx_usbd_ep_enable(ep_addr_to_nrfx(ep));
   13a6a:	4620      	mov	r0, r4
   13a6c:	f003 fe0e 	bl	1768c <nrfx_usbd_ep_enable>
	return 0;
   13a70:	4630      	mov	r0, r6
}
   13a72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return -ENODEV;
   13a74:	f06f 0012 	mvn.w	r0, #18
   13a78:	e7fb      	b.n	13a72 <usb_dc_ep_enable+0x3a>
		return -EINVAL;
   13a7a:	f06f 0015 	mvn.w	r0, #21
   13a7e:	e7f8      	b.n	13a72 <usb_dc_ep_enable+0x3a>
		return -EALREADY;
   13a80:	f06f 0077 	mvn.w	r0, #119	; 0x77
   13a84:	e7f5      	b.n	13a72 <usb_dc_ep_enable+0x3a>
   13a86:	bf00      	nop
   13a88:	20001204 	.word	0x20001204

00013a8c <usb_dc_ep_disable>:
{
   13a8c:	b538      	push	{r3, r4, r5, lr}
	return get_usbd_ctx()->attached;
   13a8e:	4b11      	ldr	r3, [pc, #68]	; (13ad4 <usb_dc_ep_disable+0x48>)
	if (!dev_attached() || !dev_ready()) {
   13a90:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
{
   13a94:	4601      	mov	r1, r0
	if (!dev_attached() || !dev_ready()) {
   13a96:	b19a      	cbz	r2, 13ac0 <usb_dc_ep_disable+0x34>
   13a98:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
   13a9c:	b183      	cbz	r3, 13ac0 <usb_dc_ep_disable+0x34>
	ep_ctx = endpoint_ctx(ep);
   13a9e:	f7ff fb9d 	bl	131dc <endpoint_ctx>
	if (!ep_ctx) {
   13aa2:	4605      	mov	r5, r0
   13aa4:	b178      	cbz	r0, 13ac6 <usb_dc_ep_disable+0x3a>
	if (!ep_ctx->cfg.en) {
   13aa6:	7a03      	ldrb	r3, [r0, #8]
   13aa8:	b183      	cbz	r3, 13acc <usb_dc_ep_disable+0x40>
	nrfx_usbd_ep_disable(ep_addr_to_nrfx(ep));
   13aaa:	4608      	mov	r0, r1
	ep_ctx->write_in_progress = false;
   13aac:	2400      	movs	r4, #0
	nrfx_usbd_ep_disable(ep_addr_to_nrfx(ep));
   13aae:	f003 fdc1 	bl	17634 <nrfx_usbd_ep_disable>
	ep_ctx_reset(ep_ctx);
   13ab2:	4628      	mov	r0, r5
	ep_ctx->write_in_progress = false;
   13ab4:	77ac      	strb	r4, [r5, #30]
	ep_ctx_reset(ep_ctx);
   13ab6:	f006 fad3 	bl	1a060 <ep_ctx_reset>
	ep_ctx->cfg.en = false;
   13aba:	722c      	strb	r4, [r5, #8]
	return 0;
   13abc:	4620      	mov	r0, r4
}
   13abe:	bd38      	pop	{r3, r4, r5, pc}
		return -ENODEV;
   13ac0:	f06f 0012 	mvn.w	r0, #18
   13ac4:	e7fb      	b.n	13abe <usb_dc_ep_disable+0x32>
		return -EINVAL;
   13ac6:	f06f 0015 	mvn.w	r0, #21
   13aca:	e7f8      	b.n	13abe <usb_dc_ep_disable+0x32>
		return -EALREADY;
   13acc:	f06f 0077 	mvn.w	r0, #119	; 0x77
   13ad0:	e7f5      	b.n	13abe <usb_dc_ep_disable+0x32>
   13ad2:	bf00      	nop
   13ad4:	20001204 	.word	0x20001204

00013ad8 <usb_dc_ep_write>:
{
   13ad8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	return get_usbd_ctx()->attached;
   13adc:	f8df 80dc 	ldr.w	r8, [pc, #220]	; 13bbc <usb_dc_ep_write+0xe4>
{
   13ae0:	461c      	mov	r4, r3
	if (!dev_attached() || !dev_ready()) {
   13ae2:	f898 3024 	ldrb.w	r3, [r8, #36]	; 0x24
{
   13ae6:	b085      	sub	sp, #20
   13ae8:	4607      	mov	r7, r0
   13aea:	4689      	mov	r9, r1
   13aec:	4616      	mov	r6, r2
	if (!dev_attached() || !dev_ready()) {
   13aee:	2b00      	cmp	r3, #0
   13af0:	d05d      	beq.n	13bae <usb_dc_ep_write+0xd6>
   13af2:	f898 3025 	ldrb.w	r3, [r8, #37]	; 0x25
   13af6:	2b00      	cmp	r3, #0
   13af8:	d059      	beq.n	13bae <usb_dc_ep_write+0xd6>
	if (NRF_USBD_EPOUT_CHECK(ep)) {
   13afa:	0603      	lsls	r3, r0, #24
   13afc:	d55a      	bpl.n	13bb4 <usb_dc_ep_write+0xdc>
	ep_ctx = endpoint_ctx(ep);
   13afe:	f7ff fb6d 	bl	131dc <endpoint_ctx>
	if (!ep_ctx) {
   13b02:	4605      	mov	r5, r0
   13b04:	2800      	cmp	r0, #0
   13b06:	d055      	beq.n	13bb4 <usb_dc_ep_write+0xdc>
	if (!ep_ctx->cfg.en) {
   13b08:	7a03      	ldrb	r3, [r0, #8]
   13b0a:	2b00      	cmp	r3, #0
   13b0c:	d052      	beq.n	13bb4 <usb_dc_ep_write+0xdc>
	k_mutex_lock(&ctx->drv_lock, K_FOREVER);
   13b0e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   13b12:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
   13b16:	f108 0038 	add.w	r0, r8, #56	; 0x38
   13b1a:	f006 fab4 	bl	1a086 <k_mutex_lock.constprop.0.isra.0>
	if (ep_ctx->write_in_progress) {
   13b1e:	7fab      	ldrb	r3, [r5, #30]
   13b20:	b14b      	cbz	r3, 13b36 <usb_dc_ep_write+0x5e>
		k_mutex_unlock(&ctx->drv_lock);
   13b22:	f108 0038 	add.w	r0, r8, #56	; 0x38
   13b26:	f006 fab0 	bl	1a08a <k_mutex_unlock.isra.0>
		return -EAGAIN;
   13b2a:	f06f 040a 	mvn.w	r4, #10
}
   13b2e:	4620      	mov	r0, r4
   13b30:	b005      	add	sp, #20
   13b32:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if (!data_len && ep_ctx->trans_zlp) {
   13b36:	b916      	cbnz	r6, 13b3e <usb_dc_ep_write+0x66>
   13b38:	7feb      	ldrb	r3, [r5, #31]
   13b3a:	b103      	cbz	r3, 13b3e <usb_dc_ep_write+0x66>
		ep_ctx->trans_zlp = false;
   13b3c:	77ee      	strb	r6, [r5, #31]
	if (ep_ctx->cfg.type == USB_DC_EP_CONTROL) {
   13b3e:	7aab      	ldrb	r3, [r5, #10]
   13b40:	b9bb      	cbnz	r3, 13b72 <usb_dc_ep_write+0x9a>
		if (data_len && usbd_ctx.setup.wLength > data_len &&
   13b42:	b15e      	cbz	r6, 13b5c <usb_dc_ep_write+0x84>
   13b44:	f8b8 300a 	ldrh.w	r3, [r8, #10]
   13b48:	42b3      	cmp	r3, r6
   13b4a:	d907      	bls.n	13b5c <usb_dc_ep_write+0x84>
		    !(data_len % ep_ctx->cfg.max_sz)) {
   13b4c:	686a      	ldr	r2, [r5, #4]
   13b4e:	fbb6 f3f2 	udiv	r3, r6, r2
   13b52:	fb02 6313 	mls	r3, r2, r3, r6
		if (data_len && usbd_ctx.setup.wLength > data_len &&
   13b56:	b90b      	cbnz	r3, 13b5c <usb_dc_ep_write+0x84>
			ep_ctx->trans_zlp = true;
   13b58:	2301      	movs	r3, #1
   13b5a:	77eb      	strb	r3, [r5, #31]
	    && (nrfx_usbd_last_setup_dir_get() != ep)) {
   13b5c:	f003 fbba 	bl	172d4 <nrfx_usbd_last_setup_dir_get>
   13b60:	42b8      	cmp	r0, r7
   13b62:	d006      	beq.n	13b72 <usb_dc_ep_write+0x9a>
		nrfx_usbd_setup_clear();
   13b64:	f003 fba6 	bl	172b4 <nrfx_usbd_setup_clear>
		k_mutex_unlock(&ctx->drv_lock);
   13b68:	4815      	ldr	r0, [pc, #84]	; (13bc0 <usb_dc_ep_write+0xe8>)
   13b6a:	f006 fa8e 	bl	1a08a <k_mutex_unlock.isra.0>
		return 0;
   13b6e:	2400      	movs	r4, #0
   13b70:	e7dd      	b.n	13b2e <usb_dc_ep_write+0x56>
	ep_ctx->write_in_progress = true;
   13b72:	2301      	movs	r3, #1
   13b74:	77ab      	strb	r3, [r5, #30]
	NRFX_USBD_TRANSFER_IN(transfer, data, data_len, 0);
   13b76:	f04f 0800 	mov.w	r8, #0
	nrfx_err_t err = nrfx_usbd_ep_transfer(ep_addr_to_nrfx(ep), &transfer);
   13b7a:	a901      	add	r1, sp, #4
   13b7c:	4638      	mov	r0, r7
	NRFX_USBD_TRANSFER_IN(transfer, data, data_len, 0);
   13b7e:	e9cd 9601 	strd	r9, r6, [sp, #4]
   13b82:	f8cd 800c 	str.w	r8, [sp, #12]
	nrfx_err_t err = nrfx_usbd_ep_transfer(ep_addr_to_nrfx(ep), &transfer);
   13b86:	f003 f96f 	bl	16e68 <nrfx_usbd_ep_transfer>
	if (err != NRFX_SUCCESS) {
   13b8a:	4b0e      	ldr	r3, [pc, #56]	; (13bc4 <usb_dc_ep_write+0xec>)
   13b8c:	4298      	cmp	r0, r3
   13b8e:	d007      	beq.n	13ba0 <usb_dc_ep_write+0xc8>
		ep_ctx->write_in_progress = false;
   13b90:	f885 801e 	strb.w	r8, [r5, #30]
		if (ret_bytes) {
   13b94:	b10c      	cbz	r4, 13b9a <usb_dc_ep_write+0xc2>
			*ret_bytes = 0;
   13b96:	f8c4 8000 	str.w	r8, [r4]
		result = -EIO;
   13b9a:	f06f 0404 	mvn.w	r4, #4
   13b9e:	e002      	b.n	13ba6 <usb_dc_ep_write+0xce>
		if (ret_bytes) {
   13ba0:	b10c      	cbz	r4, 13ba6 <usb_dc_ep_write+0xce>
			*ret_bytes = data_len;
   13ba2:	6026      	str	r6, [r4, #0]
	int result = 0;
   13ba4:	4644      	mov	r4, r8
	k_mutex_unlock(&ctx->drv_lock);
   13ba6:	4806      	ldr	r0, [pc, #24]	; (13bc0 <usb_dc_ep_write+0xe8>)
   13ba8:	f006 fa6f 	bl	1a08a <k_mutex_unlock.isra.0>
	return result;
   13bac:	e7bf      	b.n	13b2e <usb_dc_ep_write+0x56>
		return -ENODEV;
   13bae:	f06f 0412 	mvn.w	r4, #18
   13bb2:	e7bc      	b.n	13b2e <usb_dc_ep_write+0x56>
		return -EINVAL;
   13bb4:	f06f 0415 	mvn.w	r4, #21
   13bb8:	e7b9      	b.n	13b2e <usb_dc_ep_write+0x56>
   13bba:	bf00      	nop
   13bbc:	20001204 	.word	0x20001204
   13bc0:	2000123c 	.word	0x2000123c
   13bc4:	0bad0000 	.word	0x0bad0000

00013bc8 <usb_dc_ep_read_wait>:
{
   13bc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   13bcc:	461d      	mov	r5, r3
	return get_usbd_ctx()->attached;
   13bce:	4b20      	ldr	r3, [pc, #128]	; (13c50 <usb_dc_ep_read_wait+0x88>)
{
   13bd0:	4617      	mov	r7, r2
	if (!dev_attached() || !dev_ready()) {
   13bd2:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
{
   13bd6:	460e      	mov	r6, r1
	if (!dev_attached() || !dev_ready()) {
   13bd8:	2a00      	cmp	r2, #0
   13bda:	d033      	beq.n	13c44 <usb_dc_ep_read_wait+0x7c>
   13bdc:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
   13be0:	b383      	cbz	r3, 13c44 <usb_dc_ep_read_wait+0x7c>
	if (NRF_USBD_EPIN_CHECK(ep)) {
   13be2:	0603      	lsls	r3, r0, #24
   13be4:	d431      	bmi.n	13c4a <usb_dc_ep_read_wait+0x82>
	if (!data && max_data_len) {
   13be6:	b901      	cbnz	r1, 13bea <usb_dc_ep_read_wait+0x22>
   13be8:	bb7f      	cbnz	r7, 13c4a <usb_dc_ep_read_wait+0x82>
	ep_ctx = endpoint_ctx(ep);
   13bea:	f7ff faf7 	bl	131dc <endpoint_ctx>
	if (!ep_ctx) {
   13bee:	4604      	mov	r4, r0
   13bf0:	b358      	cbz	r0, 13c4a <usb_dc_ep_read_wait+0x82>
	if (!ep_ctx->cfg.en) {
   13bf2:	7a03      	ldrb	r3, [r0, #8]
   13bf4:	b34b      	cbz	r3, 13c4a <usb_dc_ep_read_wait+0x82>
	k_mutex_lock(&ctx->drv_lock, K_FOREVER);
   13bf6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   13bfa:	4816      	ldr	r0, [pc, #88]	; (13c54 <usb_dc_ep_read_wait+0x8c>)
   13bfc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
   13c00:	f006 fa41 	bl	1a086 <k_mutex_lock.constprop.0.isra.0>
	bytes_to_copy = MIN(max_data_len, ep_ctx->buf.len);
   13c04:	68e3      	ldr	r3, [r4, #12]
   13c06:	429f      	cmp	r7, r3
   13c08:	46b8      	mov	r8, r7
   13c0a:	bf28      	it	cs
   13c0c:	4698      	movcs	r8, r3
	if (!data && !max_data_len) {
   13c0e:	b946      	cbnz	r6, 13c22 <usb_dc_ep_read_wait+0x5a>
   13c10:	b93f      	cbnz	r7, 13c22 <usb_dc_ep_read_wait+0x5a>
		if (read_bytes) {
   13c12:	b105      	cbz	r5, 13c16 <usb_dc_ep_read_wait+0x4e>
			*read_bytes = ep_ctx->buf.len;
   13c14:	602b      	str	r3, [r5, #0]
		k_mutex_unlock(&ctx->drv_lock);
   13c16:	480f      	ldr	r0, [pc, #60]	; (13c54 <usb_dc_ep_read_wait+0x8c>)
   13c18:	f006 fa37 	bl	1a08a <k_mutex_unlock.isra.0>
		return 0;
   13c1c:	2000      	movs	r0, #0
}
   13c1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	memcpy(data, ep_ctx->buf.curr, bytes_to_copy);
   13c22:	69a1      	ldr	r1, [r4, #24]
   13c24:	4642      	mov	r2, r8
   13c26:	4630      	mov	r0, r6
   13c28:	f006 f9f1 	bl	1a00e <memcpy>
	ep_ctx->buf.curr += bytes_to_copy;
   13c2c:	69a3      	ldr	r3, [r4, #24]
   13c2e:	4443      	add	r3, r8
   13c30:	61a3      	str	r3, [r4, #24]
	ep_ctx->buf.len -= bytes_to_copy;
   13c32:	68e3      	ldr	r3, [r4, #12]
   13c34:	eba3 0308 	sub.w	r3, r3, r8
   13c38:	60e3      	str	r3, [r4, #12]
	if (read_bytes) {
   13c3a:	2d00      	cmp	r5, #0
   13c3c:	d0eb      	beq.n	13c16 <usb_dc_ep_read_wait+0x4e>
		*read_bytes = bytes_to_copy;
   13c3e:	f8c5 8000 	str.w	r8, [r5]
   13c42:	e7e8      	b.n	13c16 <usb_dc_ep_read_wait+0x4e>
		return -ENODEV;
   13c44:	f06f 0012 	mvn.w	r0, #18
   13c48:	e7e9      	b.n	13c1e <usb_dc_ep_read_wait+0x56>
		return -EINVAL;
   13c4a:	f06f 0015 	mvn.w	r0, #21
   13c4e:	e7e6      	b.n	13c1e <usb_dc_ep_read_wait+0x56>
   13c50:	20001204 	.word	0x20001204
   13c54:	2000123c 	.word	0x2000123c

00013c58 <usb_dc_ep_read_continue>:
{
   13c58:	b570      	push	{r4, r5, r6, lr}
	return get_usbd_ctx()->attached;
   13c5a:	4d1e      	ldr	r5, [pc, #120]	; (13cd4 <usb_dc_ep_read_continue+0x7c>)
	if (!dev_attached() || !dev_ready()) {
   13c5c:	f895 2024 	ldrb.w	r2, [r5, #36]	; 0x24
{
   13c60:	4603      	mov	r3, r0
	if (!dev_attached() || !dev_ready()) {
   13c62:	b382      	cbz	r2, 13cc6 <usb_dc_ep_read_continue+0x6e>
   13c64:	f895 2025 	ldrb.w	r2, [r5, #37]	; 0x25
   13c68:	b36a      	cbz	r2, 13cc6 <usb_dc_ep_read_continue+0x6e>
	if (NRF_USBD_EPIN_CHECK(ep)) {
   13c6a:	061b      	lsls	r3, r3, #24
   13c6c:	d42e      	bmi.n	13ccc <usb_dc_ep_read_continue+0x74>
	ep_ctx = endpoint_ctx(ep);
   13c6e:	f7ff fab5 	bl	131dc <endpoint_ctx>
	if (!ep_ctx) {
   13c72:	4604      	mov	r4, r0
   13c74:	b350      	cbz	r0, 13ccc <usb_dc_ep_read_continue+0x74>
	if (!ep_ctx->cfg.en) {
   13c76:	7a03      	ldrb	r3, [r0, #8]
   13c78:	b343      	cbz	r3, 13ccc <usb_dc_ep_read_continue+0x74>
	k_mutex_lock(&ctx->drv_lock, K_FOREVER);
   13c7a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   13c7e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
   13c82:	f105 0038 	add.w	r0, r5, #56	; 0x38
   13c86:	f006 f9fe 	bl	1a086 <k_mutex_lock.constprop.0.isra.0>
	if (!ep_ctx->buf.len) {
   13c8a:	68e3      	ldr	r3, [r4, #12]
   13c8c:	b9b3      	cbnz	r3, 13cbc <usb_dc_ep_read_continue+0x64>
		ep_ctx->read_complete = true;
   13c8e:	2601      	movs	r6, #1
		ep_ctx->buf.curr = ep_ctx->buf.data;
   13c90:	6963      	ldr	r3, [r4, #20]
		ep_ctx->read_complete = true;
   13c92:	7726      	strb	r6, [r4, #28]
		ep_ctx->buf.curr = ep_ctx->buf.data;
   13c94:	61a3      	str	r3, [r4, #24]
		if (ep_ctx->read_pending) {
   13c96:	7f63      	ldrb	r3, [r4, #29]
   13c98:	b183      	cbz	r3, 13cbc <usb_dc_ep_read_continue+0x64>
			struct usbd_event *ev = usbd_evt_alloc();
   13c9a:	f7ff fb0f 	bl	132bc <usbd_evt_alloc>
			if (!ev) {
   13c9e:	b930      	cbnz	r0, 13cae <usb_dc_ep_read_continue+0x56>
				k_mutex_unlock(&ctx->drv_lock);
   13ca0:	f105 0038 	add.w	r0, r5, #56	; 0x38
   13ca4:	f006 f9f1 	bl	1a08a <k_mutex_unlock.isra.0>
				return -ENOMEM;
   13ca8:	f06f 000b 	mvn.w	r0, #11
}
   13cac:	bd70      	pop	{r4, r5, r6, pc}
			ev->evt_type = USBD_EVT_EP;
   13cae:	7406      	strb	r6, [r0, #16]
			ev->evt.ep_evt.ep = ep_ctx;
   13cb0:	6084      	str	r4, [r0, #8]
			ev->evt.ep_evt.evt_type = EP_EVT_RECV_REQ;
   13cb2:	7306      	strb	r6, [r0, #12]
			usbd_evt_put(ev);
   13cb4:	f7ff faba 	bl	1322c <usbd_evt_put>
			usbd_work_schedule();
   13cb8:	f7ff fabe 	bl	13238 <usbd_work_schedule>
	k_mutex_unlock(&ctx->drv_lock);
   13cbc:	4806      	ldr	r0, [pc, #24]	; (13cd8 <usb_dc_ep_read_continue+0x80>)
   13cbe:	f006 f9e4 	bl	1a08a <k_mutex_unlock.isra.0>
	return 0;
   13cc2:	2000      	movs	r0, #0
   13cc4:	e7f2      	b.n	13cac <usb_dc_ep_read_continue+0x54>
		return -ENODEV;
   13cc6:	f06f 0012 	mvn.w	r0, #18
   13cca:	e7ef      	b.n	13cac <usb_dc_ep_read_continue+0x54>
		return -EINVAL;
   13ccc:	f06f 0015 	mvn.w	r0, #21
   13cd0:	e7ec      	b.n	13cac <usb_dc_ep_read_continue+0x54>
   13cd2:	bf00      	nop
   13cd4:	20001204 	.word	0x20001204
   13cd8:	2000123c 	.word	0x2000123c

00013cdc <usb_dc_ep_set_callback>:
{
   13cdc:	b508      	push	{r3, lr}
	return get_usbd_ctx()->attached;
   13cde:	4b08      	ldr	r3, [pc, #32]	; (13d00 <usb_dc_ep_set_callback+0x24>)
	if (!dev_attached()) {
   13ce0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
   13ce4:	b12b      	cbz	r3, 13cf2 <usb_dc_ep_set_callback+0x16>
	ep_ctx = endpoint_ctx(ep);
   13ce6:	f7ff fa79 	bl	131dc <endpoint_ctx>
	if (!ep_ctx) {
   13cea:	b128      	cbz	r0, 13cf8 <usb_dc_ep_set_callback+0x1c>
	ep_ctx->cfg.cb = cb;
   13cec:	6001      	str	r1, [r0, #0]
	return 0;
   13cee:	2000      	movs	r0, #0
}
   13cf0:	bd08      	pop	{r3, pc}
		return -ENODEV;
   13cf2:	f06f 0012 	mvn.w	r0, #18
   13cf6:	e7fb      	b.n	13cf0 <usb_dc_ep_set_callback+0x14>
		return -EINVAL;
   13cf8:	f06f 0015 	mvn.w	r0, #21
   13cfc:	e7f8      	b.n	13cf0 <usb_dc_ep_set_callback+0x14>
   13cfe:	bf00      	nop
   13d00:	20001204 	.word	0x20001204

00013d04 <usb_dc_set_status_callback>:
	get_usbd_ctx()->status_cb = cb;
   13d04:	4b01      	ldr	r3, [pc, #4]	; (13d0c <usb_dc_set_status_callback+0x8>)
   13d06:	6018      	str	r0, [r3, #0]
}
   13d08:	4770      	bx	lr
   13d0a:	bf00      	nop
   13d0c:	20001204 	.word	0x20001204

00013d10 <usb_dc_ep_mps>:
{
   13d10:	b508      	push	{r3, lr}
	return get_usbd_ctx()->attached;
   13d12:	4b07      	ldr	r3, [pc, #28]	; (13d30 <usb_dc_ep_mps+0x20>)
	if (!dev_attached()) {
   13d14:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
   13d18:	b123      	cbz	r3, 13d24 <usb_dc_ep_mps+0x14>
	ep_ctx = endpoint_ctx(ep);
   13d1a:	f7ff fa5f 	bl	131dc <endpoint_ctx>
	if (!ep_ctx) {
   13d1e:	b120      	cbz	r0, 13d2a <usb_dc_ep_mps+0x1a>
	return ep_ctx->cfg.max_sz;
   13d20:	6840      	ldr	r0, [r0, #4]
}
   13d22:	bd08      	pop	{r3, pc}
		return -ENODEV;
   13d24:	f06f 0012 	mvn.w	r0, #18
   13d28:	e7fb      	b.n	13d22 <usb_dc_ep_mps+0x12>
		return -EINVAL;
   13d2a:	f06f 0015 	mvn.w	r0, #21
   13d2e:	e7f8      	b.n	13d22 <usb_dc_ep_mps+0x12>
   13d30:	20001204 	.word	0x20001204

00013d34 <onoff_stop>:
}

static clock_control_subsys_t get_subsys(struct onoff_manager *mgr)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;
	size_t offset = (size_t)(mgr - data->mgr);
   13d34:	4b08      	ldr	r3, [pc, #32]	; (13d58 <onoff_stop+0x24>)
	return (clock_control_subsys_t)offset;
}

static void onoff_stop(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
   13d36:	b570      	push	{r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
   13d38:	1ac3      	subs	r3, r0, r3
{
   13d3a:	460d      	mov	r5, r1
	int res;

	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
   13d3c:	4907      	ldr	r1, [pc, #28]	; (13d5c <onoff_stop+0x28>)
	size_t offset = (size_t)(mgr - data->mgr);
   13d3e:	109b      	asrs	r3, r3, #2
{
   13d40:	4604      	mov	r4, r0
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
   13d42:	4359      	muls	r1, r3
   13d44:	4806      	ldr	r0, [pc, #24]	; (13d60 <onoff_stop+0x2c>)
   13d46:	2240      	movs	r2, #64	; 0x40
   13d48:	f006 f9e4 	bl	1a114 <stop>
	notify(mgr, res);
   13d4c:	462b      	mov	r3, r5
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
   13d4e:	4601      	mov	r1, r0
	notify(mgr, res);
   13d50:	4620      	mov	r0, r4
}
   13d52:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	notify(mgr, res);
   13d56:	4718      	bx	r3
   13d58:	200014a4 	.word	0x200014a4
   13d5c:	b6db6db7 	.word	0xb6db6db7
   13d60:	0001d52c 	.word	0x0001d52c

00013d64 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
   13d64:	b573      	push	{r0, r1, r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
   13d66:	4c0c      	ldr	r4, [pc, #48]	; (13d98 <onoff_start+0x34>)
	int err;

	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
   13d68:	4a0c      	ldr	r2, [pc, #48]	; (13d9c <onoff_start+0x38>)
   13d6a:	2340      	movs	r3, #64	; 0x40
	size_t offset = (size_t)(mgr - data->mgr);
   13d6c:	1b04      	subs	r4, r0, r4
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
   13d6e:	9300      	str	r3, [sp, #0]
{
   13d70:	460d      	mov	r5, r1
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
   13d72:	460b      	mov	r3, r1
   13d74:	490a      	ldr	r1, [pc, #40]	; (13da0 <onoff_start+0x3c>)
	size_t offset = (size_t)(mgr - data->mgr);
   13d76:	10a4      	asrs	r4, r4, #2
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
   13d78:	4361      	muls	r1, r4
{
   13d7a:	4606      	mov	r6, r0
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
   13d7c:	4809      	ldr	r0, [pc, #36]	; (13da4 <onoff_start+0x40>)
   13d7e:	f006 f9f5 	bl	1a16c <async_start>
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
   13d82:	1e01      	subs	r1, r0, #0
   13d84:	da05      	bge.n	13d92 <onoff_start+0x2e>
		notify(mgr, err);
   13d86:	4630      	mov	r0, r6
   13d88:	462b      	mov	r3, r5
	}
}
   13d8a:	b002      	add	sp, #8
   13d8c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		notify(mgr, err);
   13d90:	4718      	bx	r3
}
   13d92:	b002      	add	sp, #8
   13d94:	bd70      	pop	{r4, r5, r6, pc}
   13d96:	bf00      	nop
   13d98:	200014a4 	.word	0x200014a4
   13d9c:	0001a1dd 	.word	0x0001a1dd
   13da0:	b6db6db7 	.word	0xb6db6db7
   13da4:	0001d52c 	.word	0x0001d52c

00013da8 <clk_init>:
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
   13da8:	2200      	movs	r2, #0
{
   13daa:	b570      	push	{r4, r5, r6, lr}
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
   13dac:	2101      	movs	r1, #1
{
   13dae:	4604      	mov	r4, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
   13db0:	4610      	mov	r0, r2
   13db2:	f7fe fecb 	bl	12b4c <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);

	nrfx_err = nrfx_clock_init(clock_event_handler);
   13db6:	480f      	ldr	r0, [pc, #60]	; (13df4 <clk_init+0x4c>)
   13db8:	f001 fc28 	bl	1560c <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
   13dbc:	4b0e      	ldr	r3, [pc, #56]	; (13df8 <clk_init+0x50>)
   13dbe:	4298      	cmp	r0, r3
   13dc0:	d115      	bne.n	13dee <clk_init+0x46>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
   13dc2:	f001 fc33 	bl	1562c <nrfx_clock_enable>
	struct nrf_clock_control_data *data = dev->data;
   13dc6:	6926      	ldr	r6, [r4, #16]
	for (enum clock_control_nrf_type i = 0;
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);

		err = onoff_manager_init(get_onoff_manager(dev, i),
   13dc8:	490c      	ldr	r1, [pc, #48]	; (13dfc <clk_init+0x54>)
   13dca:	4630      	mov	r0, r6
   13dcc:	f005 fc31 	bl	19632 <onoff_manager_init>
					 &transitions);
		if (err < 0) {
   13dd0:	2800      	cmp	r0, #0
   13dd2:	db0b      	blt.n	13dec <clk_init+0x44>
	struct nrf_clock_control_data *data = dev->data;
   13dd4:	6924      	ldr	r4, [r4, #16]
		err = onoff_manager_init(get_onoff_manager(dev, i),
   13dd6:	4909      	ldr	r1, [pc, #36]	; (13dfc <clk_init+0x54>)
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
   13dd8:	2501      	movs	r5, #1
   13dda:	6435      	str	r5, [r6, #64]	; 0x40
		err = onoff_manager_init(get_onoff_manager(dev, i),
   13ddc:	f104 001c 	add.w	r0, r4, #28
   13de0:	f005 fc27 	bl	19632 <onoff_manager_init>
		if (err < 0) {
   13de4:	2800      	cmp	r0, #0
   13de6:	db01      	blt.n	13dec <clk_init+0x44>
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
   13de8:	64e5      	str	r5, [r4, #76]	; 0x4c
	}

	return 0;
   13dea:	2000      	movs	r0, #0
}
   13dec:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
   13dee:	f06f 0004 	mvn.w	r0, #4
   13df2:	e7fb      	b.n	13dec <clk_init+0x44>
   13df4:	00013e35 	.word	0x00013e35
   13df8:	0bad0000 	.word	0x0bad0000
   13dfc:	0001d8d4 	.word	0x0001d8d4

00013e00 <clkstarted_handle.constprop.0>:
static void clkstarted_handle(const struct device *dev,
   13e00:	4601      	mov	r1, r0
	clock_control_cb_t callback = sub_data->cb;
   13e02:	230c      	movs	r3, #12
   13e04:	4809      	ldr	r0, [pc, #36]	; (13e2c <clkstarted_handle.constprop.0+0x2c>)
   13e06:	434b      	muls	r3, r1
static void clkstarted_handle(const struct device *dev,
   13e08:	b570      	push	{r4, r5, r6, lr}
	clock_control_cb_t callback = sub_data->cb;
   13e0a:	18c4      	adds	r4, r0, r3
	void *user_data = sub_data->user_data;
   13e0c:	e9d4 560e 	ldrd	r5, r6, [r4, #56]	; 0x38
	sub_data->cb = NULL;
   13e10:	2200      	movs	r2, #0
	set_on_state(&sub_data->flags);
   13e12:	3340      	adds	r3, #64	; 0x40
	sub_data->cb = NULL;
   13e14:	63a2      	str	r2, [r4, #56]	; 0x38
	set_on_state(&sub_data->flags);
   13e16:	4418      	add	r0, r3
   13e18:	f006 f969 	bl	1a0ee <set_on_state>
	if (callback) {
   13e1c:	b12d      	cbz	r5, 13e2a <clkstarted_handle.constprop.0+0x2a>
		callback(dev, (clock_control_subsys_t)type, user_data);
   13e1e:	4632      	mov	r2, r6
   13e20:	462b      	mov	r3, r5
   13e22:	4803      	ldr	r0, [pc, #12]	; (13e30 <clkstarted_handle.constprop.0+0x30>)
}
   13e24:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		callback(dev, (clock_control_subsys_t)type, user_data);
   13e28:	4718      	bx	r3
}
   13e2a:	bd70      	pop	{r4, r5, r6, pc}
   13e2c:	200014a4 	.word	0x200014a4
   13e30:	0001d52c 	.word	0x0001d52c

00013e34 <clock_event_handler>:
	switch (event) {
   13e34:	b110      	cbz	r0, 13e3c <clock_event_handler+0x8>
   13e36:	2801      	cmp	r0, #1
   13e38:	d004      	beq.n	13e44 <clock_event_handler+0x10>
   13e3a:	4770      	bx	lr
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
   13e3c:	4b03      	ldr	r3, [pc, #12]	; (13e4c <clock_event_handler+0x18>)
   13e3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   13e40:	075b      	lsls	r3, r3, #29
   13e42:	d101      	bne.n	13e48 <clock_event_handler+0x14>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
   13e44:	f7ff bfdc 	b.w	13e00 <clkstarted_handle.constprop.0>
}
   13e48:	4770      	bx	lr
   13e4a:	bf00      	nop
   13e4c:	200014a4 	.word	0x200014a4

00013e50 <generic_hfclk_start>:
{
   13e50:	b508      	push	{r3, lr}
	__asm__ volatile(
   13e52:	f04f 0320 	mov.w	r3, #32
   13e56:	f3ef 8111 	mrs	r1, BASEPRI
   13e5a:	f383 8812 	msr	BASEPRI_MAX, r3
   13e5e:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
   13e62:	4a12      	ldr	r2, [pc, #72]	; (13eac <generic_hfclk_start+0x5c>)
   13e64:	6813      	ldr	r3, [r2, #0]
   13e66:	f043 0002 	orr.w	r0, r3, #2
	if (hfclk_users & HF_USER_BT) {
   13e6a:	f013 0301 	ands.w	r3, r3, #1
	hfclk_users |= HF_USER_GENERIC;
   13e6e:	6010      	str	r0, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
   13e70:	d00c      	beq.n	13e8c <generic_hfclk_start+0x3c>
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
   13e72:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
   13e76:	f8d2 340c 	ldr.w	r3, [r2, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
   13e7a:	f8d2 240c 	ldr.w	r2, [r2, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
   13e7e:	f013 0301 	ands.w	r3, r3, #1
   13e82:	d003      	beq.n	13e8c <generic_hfclk_start+0x3c>
			set_on_state(get_hf_flags());
   13e84:	480a      	ldr	r0, [pc, #40]	; (13eb0 <generic_hfclk_start+0x60>)
   13e86:	f006 f932 	bl	1a0ee <set_on_state>
			already_started = true;
   13e8a:	2301      	movs	r3, #1
	__asm__ volatile(
   13e8c:	f381 8811 	msr	BASEPRI, r1
   13e90:	f3bf 8f6f 	isb	sy
	if (already_started) {
   13e94:	b123      	cbz	r3, 13ea0 <generic_hfclk_start+0x50>
}
   13e96:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(CLOCK_DEVICE,
   13e9a:	2000      	movs	r0, #0
   13e9c:	f7ff bfb0 	b.w	13e00 <clkstarted_handle.constprop.0>
}
   13ea0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
   13ea4:	2001      	movs	r0, #1
   13ea6:	f006 bf2d 	b.w	1ad04 <nrfx_clock_start>
   13eaa:	bf00      	nop
   13eac:	200014f4 	.word	0x200014f4
   13eb0:	200014e4 	.word	0x200014e4

00013eb4 <api_blocking_start>:
{
   13eb4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
   13eb6:	2200      	movs	r2, #0
   13eb8:	2301      	movs	r3, #1
   13eba:	e9cd 2302 	strd	r2, r3, [sp, #8]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
   13ebe:	4a09      	ldr	r2, [pc, #36]	; (13ee4 <api_blocking_start+0x30>)
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
   13ec0:	f8cd d000 	str.w	sp, [sp]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
   13ec4:	466b      	mov	r3, sp
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
   13ec6:	f8cd d004 	str.w	sp, [sp, #4]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
   13eca:	f006 f980 	bl	1a1ce <api_start>
	if (err < 0) {
   13ece:	2800      	cmp	r0, #0
   13ed0:	db05      	blt.n	13ede <api_blocking_start+0x2a>
	return z_impl_k_sem_take(sem, timeout);
   13ed2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   13ed6:	2300      	movs	r3, #0
   13ed8:	4668      	mov	r0, sp
   13eda:	f004 fbe7 	bl	186ac <z_impl_k_sem_take>
}
   13ede:	b005      	add	sp, #20
   13ee0:	f85d fb04 	ldr.w	pc, [sp], #4
   13ee4:	0001a1fb 	.word	0x0001a1fb

00013ee8 <generic_hfclk_stop>:
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
   13ee8:	4b09      	ldr	r3, [pc, #36]	; (13f10 <generic_hfclk_stop+0x28>)
   13eea:	f3bf 8f5b 	dmb	ish
   13eee:	e853 2f00 	ldrex	r2, [r3]
   13ef2:	f022 0102 	bic.w	r1, r2, #2
   13ef6:	e843 1000 	strex	r0, r1, [r3]
   13efa:	2800      	cmp	r0, #0
   13efc:	d1f7      	bne.n	13eee <generic_hfclk_stop+0x6>
   13efe:	f3bf 8f5b 	dmb	ish
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
   13f02:	07d3      	lsls	r3, r2, #31
   13f04:	d402      	bmi.n	13f0c <generic_hfclk_stop+0x24>
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
   13f06:	2001      	movs	r0, #1
   13f08:	f006 bf39 	b.w	1ad7e <nrfx_clock_stop>
}
   13f0c:	4770      	bx	lr
   13f0e:	bf00      	nop
   13f10:	200014f4 	.word	0x200014f4

00013f14 <z_nrf_clock_control_get_onoff>:
}
   13f14:	4a02      	ldr	r2, [pc, #8]	; (13f20 <z_nrf_clock_control_get_onoff+0xc>)
	return &data->mgr[type];
   13f16:	b2c3      	uxtb	r3, r0
}
   13f18:	201c      	movs	r0, #28
   13f1a:	fb03 2000 	mla	r0, r3, r0, r2
   13f1e:	4770      	bx	lr
   13f20:	200014a4 	.word	0x200014a4

00013f24 <z_nrf_clock_control_lf_on>:
{
   13f24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
   13f28:	4939      	ldr	r1, [pc, #228]	; (14010 <z_nrf_clock_control_lf_on+0xec>)
   13f2a:	f3bf 8f5b 	dmb	ish
   13f2e:	4607      	mov	r7, r0
   13f30:	2201      	movs	r2, #1
   13f32:	e851 3f00 	ldrex	r3, [r1]
   13f36:	e841 2000 	strex	r0, r2, [r1]
   13f3a:	2800      	cmp	r0, #0
   13f3c:	d1f9      	bne.n	13f32 <z_nrf_clock_control_lf_on+0xe>
   13f3e:	f3bf 8f5b 	dmb	ish
	if (atomic_set(&on, 1) == 0) {
   13f42:	b933      	cbnz	r3, 13f52 <z_nrf_clock_control_lf_on+0x2e>
   13f44:	4933      	ldr	r1, [pc, #204]	; (14014 <z_nrf_clock_control_lf_on+0xf0>)
		err = onoff_request(mgr, &cli);
   13f46:	4834      	ldr	r0, [pc, #208]	; (14018 <z_nrf_clock_control_lf_on+0xf4>)
   13f48:	604b      	str	r3, [r1, #4]
   13f4a:	60cb      	str	r3, [r1, #12]
   13f4c:	608a      	str	r2, [r1, #8]
   13f4e:	f005 fb83 	bl	19658 <onoff_request>
	switch (start_mode) {
   13f52:	1e7b      	subs	r3, r7, #1
   13f54:	2b01      	cmp	r3, #1
   13f56:	d82f      	bhi.n	13fb8 <z_nrf_clock_control_lf_on+0x94>
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
   13f58:	2f01      	cmp	r7, #1
   13f5a:	d107      	bne.n	13f6c <z_nrf_clock_control_lf_on+0x48>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
   13f5c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   13f60:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
   13f64:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
   13f68:	2b01      	cmp	r3, #1
   13f6a:	d025      	beq.n	13fb8 <z_nrf_clock_control_lf_on+0x94>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
   13f6c:	f008 ffa5 	bl	1ceba <k_is_in_isr>
   13f70:	4604      	mov	r4, r0
   13f72:	b918      	cbnz	r0, 13f7c <z_nrf_clock_control_lf_on+0x58>
 */
static inline bool k_is_pre_kernel(void)
{
	extern bool z_sys_post_kernel; /* in init.c */

	return !z_sys_post_kernel;
   13f74:	4b29      	ldr	r3, [pc, #164]	; (1401c <z_nrf_clock_control_lf_on+0xf8>)
	int key = isr_mode ? irq_lock() : 0;
   13f76:	781b      	ldrb	r3, [r3, #0]
   13f78:	2b00      	cmp	r3, #0
   13f7a:	d141      	bne.n	14000 <z_nrf_clock_control_lf_on+0xdc>
	__asm__ volatile(
   13f7c:	f04f 0320 	mov.w	r3, #32
   13f80:	f3ef 8611 	mrs	r6, BASEPRI
   13f84:	f383 8812 	msr	BASEPRI_MAX, r3
   13f88:	f3bf 8f6f 	isb	sy
   13f8c:	2401      	movs	r4, #1
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   13f8e:	f8df 8090 	ldr.w	r8, [pc, #144]	; 14020 <z_nrf_clock_control_lf_on+0xfc>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
   13f92:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
   13f96:	f8d5 3418 	ldr.w	r3, [r5, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
   13f9a:	f8d5 2418 	ldr.w	r2, [r5, #1048]	; 0x418
   13f9e:	03d2      	lsls	r2, r2, #15
   13fa0:	d50c      	bpl.n	13fbc <z_nrf_clock_control_lf_on+0x98>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
   13fa2:	f003 0303 	and.w	r3, r3, #3
	while (!(nrfx_clock_is_running(d, (void *)&type)
   13fa6:	2b01      	cmp	r3, #1
   13fa8:	d001      	beq.n	13fae <z_nrf_clock_control_lf_on+0x8a>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
   13faa:	2f01      	cmp	r7, #1
   13fac:	d106      	bne.n	13fbc <z_nrf_clock_control_lf_on+0x98>
	if (isr_mode) {
   13fae:	b30c      	cbz	r4, 13ff4 <z_nrf_clock_control_lf_on+0xd0>
	__asm__ volatile(
   13fb0:	f386 8811 	msr	BASEPRI, r6
   13fb4:	f3bf 8f6f 	isb	sy
}
   13fb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
   13fbc:	b1ac      	cbz	r4, 13fea <z_nrf_clock_control_lf_on+0xc6>
 *
 * @param key Interrupt locking key obtained from irq_lock().
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
   13fbe:	4630      	mov	r0, r6
   13fc0:	f7fe fd88 	bl	12ad4 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
   13fc4:	f8d5 3518 	ldr.w	r3, [r5, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
   13fc8:	2b00      	cmp	r3, #0
   13fca:	d1e4      	bne.n	13f96 <z_nrf_clock_control_lf_on+0x72>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
   13fcc:	f8d5 2104 	ldr.w	r2, [r5, #260]	; 0x104
		    && nrf_clock_event_check(NRF_CLOCK,
   13fd0:	2a00      	cmp	r2, #0
   13fd2:	d0e0      	beq.n	13f96 <z_nrf_clock_control_lf_on+0x72>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   13fd4:	f8c5 3104 	str.w	r3, [r5, #260]	; 0x104
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
   13fd8:	f8d5 3104 	ldr.w	r3, [r5, #260]	; 0x104
    p_reg->LFCLKSRC = (uint32_t)(source);
   13fdc:	2301      	movs	r3, #1
   13fde:	f8c5 3518 	str.w	r3, [r5, #1304]	; 0x518
   13fe2:	f8c8 3180 	str.w	r3, [r8, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   13fe6:	60ab      	str	r3, [r5, #8]
}
   13fe8:	e7d5      	b.n	13f96 <z_nrf_clock_control_lf_on+0x72>
	return z_impl_k_sleep(timeout);
   13fea:	2100      	movs	r1, #0
   13fec:	2021      	movs	r0, #33	; 0x21
   13fee:	f004 ffb1 	bl	18f54 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
   13ff2:	e7e7      	b.n	13fc4 <z_nrf_clock_control_lf_on+0xa0>
    p_reg->INTENSET = mask;
   13ff4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   13ff8:	2202      	movs	r2, #2
   13ffa:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
   13ffe:	e7db      	b.n	13fb8 <z_nrf_clock_control_lf_on+0x94>
    p_reg->INTENCLR = mask;
   14000:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   14004:	2202      	movs	r2, #2
   14006:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
	int key = isr_mode ? irq_lock() : 0;
   1400a:	4606      	mov	r6, r0
}
   1400c:	e7bf      	b.n	13f8e <z_nrf_clock_control_lf_on+0x6a>
   1400e:	bf00      	nop
   14010:	200014f8 	.word	0x200014f8
   14014:	20001494 	.word	0x20001494
   14018:	200014c0 	.word	0x200014c0
   1401c:	20001a13 	.word	0x20001a13
   14020:	e000e100 	.word	0xe000e100

00014024 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
   14024:	b508      	push	{r3, lr}

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
   14026:	4b08      	ldr	r3, [pc, #32]	; (14048 <uart_console_init+0x24>)
   14028:	4808      	ldr	r0, [pc, #32]	; (1404c <uart_console_init+0x28>)
   1402a:	6018      	str	r0, [r3, #0]
   1402c:	f008 fee7 	bl	1cdfe <z_device_is_ready>
	if (!device_is_ready(uart_console_dev)) {
   14030:	b138      	cbz	r0, 14042 <uart_console_init+0x1e>
	__stdout_hook_install(console_out);
   14032:	4807      	ldr	r0, [pc, #28]	; (14050 <uart_console_init+0x2c>)
   14034:	f7ff f894 	bl	13160 <__stdout_hook_install>
	__printk_hook_install(console_out);
   14038:	4805      	ldr	r0, [pc, #20]	; (14050 <uart_console_init+0x2c>)
   1403a:	f7fc fe73 	bl	10d24 <__printk_hook_install>
		return -ENODEV;
	}

	uart_console_hook_install();

	return 0;
   1403e:	2000      	movs	r0, #0
}
   14040:	bd08      	pop	{r3, pc}
		return -ENODEV;
   14042:	f06f 0012 	mvn.w	r0, #18
   14046:	e7fb      	b.n	14040 <uart_console_init+0x1c>
   14048:	200014fc 	.word	0x200014fc
   1404c:	0001d574 	.word	0x0001d574
   14050:	00014055 	.word	0x00014055

00014054 <console_out>:
	if ('\n' == c) {
   14054:	280a      	cmp	r0, #10
{
   14056:	b538      	push	{r3, r4, r5, lr}
   14058:	4d07      	ldr	r5, [pc, #28]	; (14078 <console_out+0x24>)
   1405a:	4604      	mov	r4, r0
	if ('\n' == c) {
   1405c:	d104      	bne.n	14068 <console_out+0x14>
		uart_poll_out(uart_console_dev, '\r');
   1405e:	6828      	ldr	r0, [r5, #0]
	api->poll_out(dev, out_char);
   14060:	6883      	ldr	r3, [r0, #8]
   14062:	210d      	movs	r1, #13
   14064:	685b      	ldr	r3, [r3, #4]
   14066:	4798      	blx	r3
	uart_poll_out(uart_console_dev, c);
   14068:	6828      	ldr	r0, [r5, #0]
   1406a:	6883      	ldr	r3, [r0, #8]
   1406c:	b2e1      	uxtb	r1, r4
   1406e:	685b      	ldr	r3, [r3, #4]
   14070:	4798      	blx	r3
}
   14072:	4620      	mov	r0, r4
   14074:	bd38      	pop	{r3, r4, r5, pc}
   14076:	bf00      	nop
   14078:	200014fc 	.word	0x200014fc

0001407c <gpio_nrfx_pin_interrupt_configure>:

static int gpio_nrfx_pin_interrupt_configure(const struct device *port,
					     gpio_pin_t pin,
					     enum gpio_int_mode mode,
					     enum gpio_int_trig trig)
{
   1407c:	b530      	push	{r4, r5, lr}
	return port->config;
   1407e:	6840      	ldr	r0, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
   14080:	7b04      	ldrb	r4, [r0, #12]
   14082:	f001 051f 	and.w	r5, r1, #31
	nrfx_err_t err;

	if (mode == GPIO_INT_MODE_DISABLED) {
   14086:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
   1408a:	ea45 1544 	orr.w	r5, r5, r4, lsl #5
{
   1408e:	b085      	sub	sp, #20
   14090:	f04f 0400 	mov.w	r4, #0
	if (mode == GPIO_INT_MODE_DISABLED) {
   14094:	d104      	bne.n	140a0 <gpio_nrfx_pin_interrupt_configure+0x24>
		nrfx_gpiote_trigger_disable(abs_pin);
   14096:	4628      	mov	r0, r5
   14098:	f001 fd4c 	bl	15b34 <nrfx_gpiote_trigger_disable>
		return -EIO;
	}

	nrfx_gpiote_trigger_enable(abs_pin, true);

	return 0;
   1409c:	2000      	movs	r0, #0
   1409e:	e032      	b.n	14106 <gpio_nrfx_pin_interrupt_configure+0x8a>
	if (mode == GPIO_INT_MODE_LEVEL) {
   140a0:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
	nrfx_gpiote_trigger_config_t trigger_config = {
   140a4:	e9cd 4402 	strd	r4, r4, [sp, #8]
	if (mode == GPIO_INT_MODE_LEVEL) {
   140a8:	d12f      	bne.n	1410a <gpio_nrfx_pin_interrupt_configure+0x8e>
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
   140aa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
   140ae:	bf0c      	ite	eq
   140b0:	2304      	moveq	r3, #4
   140b2:	2305      	movne	r3, #5
	nrfx_gpiote_trigger_config_t trigger_config = {
   140b4:	f88d 3008 	strb.w	r3, [sp, #8]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
   140b8:	6883      	ldr	r3, [r0, #8]
   140ba:	fa23 f101 	lsr.w	r1, r3, r1
   140be:	07c9      	lsls	r1, r1, #31
   140c0:	d42f      	bmi.n	14122 <gpio_nrfx_pin_interrupt_configure+0xa6>
   140c2:	f1b2 7fa0 	cmp.w	r2, #20971520	; 0x1400000
   140c6:	d12c      	bne.n	14122 <gpio_nrfx_pin_interrupt_configure+0xa6>
NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;

    return pin_number >> 5;
   140c8:	096a      	lsrs	r2, r5, #5
        case 1: return NRF_P1;
   140ca:	2a01      	cmp	r2, #1
    *p_pin = pin_number & 0x1F;
   140cc:	f005 031f 	and.w	r3, r5, #31
        case 1: return NRF_P1;
   140d0:	4a1c      	ldr	r2, [pc, #112]	; (14144 <gpio_nrfx_pin_interrupt_configure+0xc8>)
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
   140d2:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
        case 1: return NRF_P1;
   140d6:	bf18      	it	ne
   140d8:	f04f 42a0 	movne.w	r2, #1342177280	; 0x50000000
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
   140dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
   140e0:	07db      	lsls	r3, r3, #31
   140e2:	d41e      	bmi.n	14122 <gpio_nrfx_pin_interrupt_configure+0xa6>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
   140e4:	f10d 0407 	add.w	r4, sp, #7
   140e8:	4621      	mov	r1, r4
   140ea:	4628      	mov	r0, r5
   140ec:	f001 fc86 	bl	159fc <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
   140f0:	4b15      	ldr	r3, [pc, #84]	; (14148 <gpio_nrfx_pin_interrupt_configure+0xcc>)
   140f2:	4298      	cmp	r0, r3
   140f4:	d114      	bne.n	14120 <gpio_nrfx_pin_interrupt_configure+0xa4>
			err = nrfx_gpiote_channel_alloc(&ch);
   140f6:	4620      	mov	r0, r4
   140f8:	f001 fcce 	bl	15a98 <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
   140fc:	4b13      	ldr	r3, [pc, #76]	; (1414c <gpio_nrfx_pin_interrupt_configure+0xd0>)
   140fe:	4298      	cmp	r0, r3
   14100:	d00e      	beq.n	14120 <gpio_nrfx_pin_interrupt_configure+0xa4>
				return -ENOMEM;
   14102:	f06f 000b 	mvn.w	r0, #11
}
   14106:	b005      	add	sp, #20
   14108:	bd30      	pop	{r4, r5, pc}
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
   1410a:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
   1410e:	d005      	beq.n	1411c <gpio_nrfx_pin_interrupt_configure+0xa0>
   14110:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
   14114:	bf0c      	ite	eq
   14116:	2302      	moveq	r3, #2
   14118:	2301      	movne	r3, #1
   1411a:	e7cb      	b.n	140b4 <gpio_nrfx_pin_interrupt_configure+0x38>
   1411c:	2303      	movs	r3, #3
   1411e:	e7c9      	b.n	140b4 <gpio_nrfx_pin_interrupt_configure+0x38>
		trigger_config.p_in_channel = &ch;
   14120:	9403      	str	r4, [sp, #12]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
   14122:	2300      	movs	r3, #0
   14124:	4619      	mov	r1, r3
   14126:	aa02      	add	r2, sp, #8
   14128:	4628      	mov	r0, r5
   1412a:	f001 fb41 	bl	157b0 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
   1412e:	4b07      	ldr	r3, [pc, #28]	; (1414c <gpio_nrfx_pin_interrupt_configure+0xd0>)
   14130:	4298      	cmp	r0, r3
   14132:	d104      	bne.n	1413e <gpio_nrfx_pin_interrupt_configure+0xc2>
	nrfx_gpiote_trigger_enable(abs_pin, true);
   14134:	2101      	movs	r1, #1
   14136:	4628      	mov	r0, r5
   14138:	f001 fcb4 	bl	15aa4 <nrfx_gpiote_trigger_enable>
   1413c:	e7ae      	b.n	1409c <gpio_nrfx_pin_interrupt_configure+0x20>
		return -EIO;
   1413e:	f06f 0004 	mvn.w	r0, #4
   14142:	e7e0      	b.n	14106 <gpio_nrfx_pin_interrupt_configure+0x8a>
   14144:	50000300 	.word	0x50000300
   14148:	0bad0004 	.word	0x0bad0004
   1414c:	0bad0000 	.word	0x0bad0000

00014150 <gpio_nrfx_init>:
}

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
   14150:	b510      	push	{r4, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
   14152:	f001 fc91 	bl	15a78 <nrfx_gpiote_is_init>
   14156:	4604      	mov	r4, r0
   14158:	b968      	cbnz	r0, 14176 <gpio_nrfx_init+0x26>
		return 0;
	}

	err = nrfx_gpiote_init(0/*not used*/);
   1415a:	f001 fc65 	bl	15a28 <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
   1415e:	4b08      	ldr	r3, [pc, #32]	; (14180 <gpio_nrfx_init+0x30>)
   14160:	4298      	cmp	r0, r3
   14162:	d10a      	bne.n	1417a <gpio_nrfx_init+0x2a>
		return -EIO;
	}

	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
   14164:	4807      	ldr	r0, [pc, #28]	; (14184 <gpio_nrfx_init+0x34>)
   14166:	4621      	mov	r1, r4
   14168:	f001 fc42 	bl	159f0 <nrfx_gpiote_global_callback_set>

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
   1416c:	4622      	mov	r2, r4
   1416e:	2105      	movs	r1, #5
   14170:	2006      	movs	r0, #6
   14172:	f7fe fceb 	bl	12b4c <z_arm_irq_priority_set>
		return 0;
   14176:	2000      	movs	r0, #0
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
   14178:	bd10      	pop	{r4, pc}
		return -EIO;
   1417a:	f06f 0004 	mvn.w	r0, #4
   1417e:	e7fb      	b.n	14178 <gpio_nrfx_init+0x28>
   14180:	0bad0000 	.word	0x0bad0000
   14184:	00014189 	.word	0x00014189

00014188 <nrfx_gpio_handler>:
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
   14188:	0942      	lsrs	r2, r0, #5
{
   1418a:	b570      	push	{r4, r5, r6, lr}
   1418c:	4603      	mov	r3, r0
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
   1418e:	d002      	beq.n	14196 <nrfx_gpio_handler+0xe>
   14190:	2a01      	cmp	r2, #1
   14192:	d015      	beq.n	141c0 <nrfx_gpio_handler+0x38>
}
   14194:	bd70      	pop	{r4, r5, r6, pc}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
   14196:	4e0b      	ldr	r6, [pc, #44]	; (141c4 <nrfx_gpio_handler+0x3c>)
	gpio_fire_callbacks(list, port, BIT(pin));
   14198:	6932      	ldr	r2, [r6, #16]
   1419a:	6851      	ldr	r1, [r2, #4]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
   1419c:	2900      	cmp	r1, #0
   1419e:	d0f9      	beq.n	14194 <nrfx_gpio_handler+0xc>
    *p_pin = pin_number & 0x1F;
   141a0:	f003 031f 	and.w	r3, r3, #31
   141a4:	2501      	movs	r5, #1
   141a6:	680c      	ldr	r4, [r1, #0]
   141a8:	409d      	lsls	r5, r3
		if (cb->pin_mask & pins) {
   141aa:	688a      	ldr	r2, [r1, #8]
   141ac:	402a      	ands	r2, r5
   141ae:	d002      	beq.n	141b6 <nrfx_gpio_handler+0x2e>
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
   141b0:	684b      	ldr	r3, [r1, #4]
   141b2:	4630      	mov	r0, r6
   141b4:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
   141b6:	2c00      	cmp	r4, #0
   141b8:	d0ec      	beq.n	14194 <nrfx_gpio_handler+0xc>
   141ba:	4621      	mov	r1, r4
   141bc:	6824      	ldr	r4, [r4, #0]
   141be:	e7f4      	b.n	141aa <nrfx_gpio_handler+0x22>
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
   141c0:	4e01      	ldr	r6, [pc, #4]	; (141c8 <nrfx_gpio_handler+0x40>)
   141c2:	e7e9      	b.n	14198 <nrfx_gpio_handler+0x10>
   141c4:	0001d544 	.word	0x0001d544
   141c8:	0001d55c 	.word	0x0001d55c

000141cc <gpio_nrfx_pin_configure>:
{
   141cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	return port->config;
   141d0:	6847      	ldr	r7, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
   141d2:	7b3b      	ldrb	r3, [r7, #12]
   141d4:	f001 051f 	and.w	r5, r1, #31
{
   141d8:	b085      	sub	sp, #20
   141da:	460e      	mov	r6, r1
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
   141dc:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
	if (flags == GPIO_DISCONNECTED) {
   141e0:	4614      	mov	r4, r2
   141e2:	b9ca      	cbnz	r2, 14218 <gpio_nrfx_pin_configure+0x4c>
	err = nrfx_gpiote_channel_get(pin, &ch);
   141e4:	a902      	add	r1, sp, #8
   141e6:	4628      	mov	r0, r5
   141e8:	f001 fc08 	bl	159fc <nrfx_gpiote_channel_get>
   141ec:	4604      	mov	r4, r0
	err = nrfx_gpiote_pin_uninit(pin);
   141ee:	4628      	mov	r0, r5
   141f0:	f001 fcc8 	bl	15b84 <nrfx_gpiote_pin_uninit>
	if (err != NRFX_SUCCESS) {
   141f4:	4b4a      	ldr	r3, [pc, #296]	; (14320 <gpio_nrfx_pin_configure+0x154>)
   141f6:	4298      	cmp	r0, r3
   141f8:	d004      	beq.n	14204 <gpio_nrfx_pin_configure+0x38>
		return -EIO;
   141fa:	f06f 0004 	mvn.w	r0, #4
}
   141fe:	b005      	add	sp, #20
   14200:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if (free_ch) {
   14204:	4284      	cmp	r4, r0
   14206:	d105      	bne.n	14214 <gpio_nrfx_pin_configure+0x48>
		err = nrfx_gpiote_channel_free(ch);
   14208:	f89d 0008 	ldrb.w	r0, [sp, #8]
   1420c:	f001 fc3e 	bl	15a8c <nrfx_gpiote_channel_free>
	return (err != NRFX_SUCCESS) ? -EIO : 0;
   14210:	42a0      	cmp	r0, r4
   14212:	d1f2      	bne.n	141fa <gpio_nrfx_pin_configure+0x2e>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
   14214:	2000      	movs	r0, #0
   14216:	e7f2      	b.n	141fe <gpio_nrfx_pin_configure+0x32>
	nrfx_gpiote_trigger_config_t trigger_config = {
   14218:	f04f 0900 	mov.w	r9, #0
	err = nrfx_gpiote_channel_get(pin, &ch);
   1421c:	f10d 0103 	add.w	r1, sp, #3
   14220:	4630      	mov	r0, r6
	nrfx_gpiote_trigger_config_t trigger_config = {
   14222:	e9cd 9902 	strd	r9, r9, [sp, #8]
	err = nrfx_gpiote_channel_get(pin, &ch);
   14226:	f001 fbe9 	bl	159fc <nrfx_gpiote_channel_get>
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
   1422a:	464b      	mov	r3, r9
	err = nrfx_gpiote_channel_get(pin, &ch);
   1422c:	4680      	mov	r8, r0
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
   1422e:	aa02      	add	r2, sp, #8
   14230:	4649      	mov	r1, r9
   14232:	4628      	mov	r0, r5
   14234:	f001 fabc 	bl	157b0 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
   14238:	4b39      	ldr	r3, [pc, #228]	; (14320 <gpio_nrfx_pin_configure+0x154>)
   1423a:	4298      	cmp	r0, r3
   1423c:	d002      	beq.n	14244 <gpio_nrfx_pin_configure+0x78>
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
   1423e:	f06f 0015 	mvn.w	r0, #21
   14242:	e7dc      	b.n	141fe <gpio_nrfx_pin_configure+0x32>
	if (free_ch) {
   14244:	4580      	cmp	r8, r0
   14246:	d103      	bne.n	14250 <gpio_nrfx_pin_configure+0x84>
		err = nrfx_gpiote_channel_free(ch);
   14248:	f89d 0003 	ldrb.w	r0, [sp, #3]
   1424c:	f001 fc1e 	bl	15a8c <nrfx_gpiote_channel_free>
	if (flags & GPIO_OUTPUT) {
   14250:	03a3      	lsls	r3, r4, #14
   14252:	d551      	bpl.n	142f8 <gpio_nrfx_pin_configure+0x12c>
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
   14254:	f240 6306 	movw	r3, #1542	; 0x606
   14258:	4023      	ands	r3, r4
   1425a:	f240 2206 	movw	r2, #518	; 0x206
   1425e:	4293      	cmp	r3, r2
   14260:	d03b      	beq.n	142da <gpio_nrfx_pin_configure+0x10e>
   14262:	d80c      	bhi.n	1427e <gpio_nrfx_pin_configure+0xb2>
   14264:	2b06      	cmp	r3, #6
   14266:	d015      	beq.n	14294 <gpio_nrfx_pin_configure+0xc8>
   14268:	d804      	bhi.n	14274 <gpio_nrfx_pin_configure+0xa8>
   1426a:	b19b      	cbz	r3, 14294 <gpio_nrfx_pin_configure+0xc8>
   1426c:	2b02      	cmp	r3, #2
   1426e:	d1e6      	bne.n	1423e <gpio_nrfx_pin_configure+0x72>
   14270:	2304      	movs	r3, #4
   14272:	e00f      	b.n	14294 <gpio_nrfx_pin_configure+0xc8>
   14274:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   14278:	d1e1      	bne.n	1423e <gpio_nrfx_pin_configure+0x72>
		*drive = NRF_GPIO_PIN_H0S1;
   1427a:	2301      	movs	r3, #1
   1427c:	e00a      	b.n	14294 <gpio_nrfx_pin_configure+0xc8>
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
   1427e:	f240 4202 	movw	r2, #1026	; 0x402
   14282:	4293      	cmp	r3, r2
   14284:	d02b      	beq.n	142de <gpio_nrfx_pin_configure+0x112>
   14286:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
   1428a:	d02a      	beq.n	142e2 <gpio_nrfx_pin_configure+0x116>
   1428c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   14290:	d1d5      	bne.n	1423e <gpio_nrfx_pin_configure+0x72>
		*drive = NRF_GPIO_PIN_S0H1;
   14292:	2302      	movs	r3, #2
		nrfx_gpiote_output_config_t output_config = {
   14294:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
   14298:	f484 3380 	eor.w	r3, r4, #65536	; 0x10000
   1429c:	f3c3 4300 	ubfx	r3, r3, #16, #1
	if (flags & GPIO_PULL_UP) {
   142a0:	06e0      	lsls	r0, r4, #27
		nrfx_gpiote_output_config_t output_config = {
   142a2:	f88d 3005 	strb.w	r3, [sp, #5]
		return NRF_GPIO_PIN_PULLDOWN;
   142a6:	bf54      	ite	pl
   142a8:	f3c4 1340 	ubfxpl	r3, r4, #5, #1
		return NRF_GPIO_PIN_PULLUP;
   142ac:	2303      	movmi	r3, #3
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
   142ae:	0321      	lsls	r1, r4, #12
		nrfx_gpiote_output_config_t output_config = {
   142b0:	f88d 3006 	strb.w	r3, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
   142b4:	d517      	bpl.n	142e6 <gpio_nrfx_pin_configure+0x11a>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
   142b6:	687b      	ldr	r3, [r7, #4]
   142b8:	2101      	movs	r1, #1
   142ba:	fa01 f606 	lsl.w	r6, r1, r6
    p_reg->OUTSET = set_mask;
   142be:	f8c3 6508 	str.w	r6, [r3, #1288]	; 0x508
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
   142c2:	2200      	movs	r2, #0
   142c4:	a901      	add	r1, sp, #4
   142c6:	4628      	mov	r0, r5
   142c8:	f001 fb20 	bl	1590c <nrfx_gpiote_output_configure>
		return (err != NRFX_SUCCESS) ? -EINVAL : 0;
   142cc:	4b14      	ldr	r3, [pc, #80]	; (14320 <gpio_nrfx_pin_configure+0x154>)
   142ce:	4298      	cmp	r0, r3
   142d0:	bf14      	ite	ne
   142d2:	f06f 0015 	mvnne.w	r0, #21
   142d6:	2000      	moveq	r0, #0
   142d8:	e791      	b.n	141fe <gpio_nrfx_pin_configure+0x32>
		*drive = NRF_GPIO_PIN_H0D1;
   142da:	2307      	movs	r3, #7
   142dc:	e7da      	b.n	14294 <gpio_nrfx_pin_configure+0xc8>
		*drive = NRF_GPIO_PIN_D0H1;
   142de:	2305      	movs	r3, #5
   142e0:	e7d8      	b.n	14294 <gpio_nrfx_pin_configure+0xc8>
		*drive = NRF_GPIO_PIN_H0H1;
   142e2:	2303      	movs	r3, #3
   142e4:	e7d6      	b.n	14294 <gpio_nrfx_pin_configure+0xc8>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
   142e6:	0362      	lsls	r2, r4, #13
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
   142e8:	bf41      	itttt	mi
   142ea:	687b      	ldrmi	r3, [r7, #4]
   142ec:	2101      	movmi	r1, #1
   142ee:	fa01 f606 	lslmi.w	r6, r1, r6
    p_reg->OUTCLR = clr_mask;
   142f2:	f8c3 650c 	strmi.w	r6, [r3, #1292]	; 0x50c
}
   142f6:	e7e4      	b.n	142c2 <gpio_nrfx_pin_configure+0xf6>
	if (flags & GPIO_PULL_UP) {
   142f8:	06e3      	lsls	r3, r4, #27
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
   142fa:	f04f 0300 	mov.w	r3, #0
		return NRF_GPIO_PIN_PULLUP;
   142fe:	bf54      	ite	pl
   14300:	f3c4 1440 	ubfxpl	r4, r4, #5, #1
   14304:	2403      	movmi	r4, #3
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
   14306:	461a      	mov	r2, r3
   14308:	a901      	add	r1, sp, #4
   1430a:	4628      	mov	r0, r5
	nrfx_gpiote_input_config_t input_config = {
   1430c:	f88d 4004 	strb.w	r4, [sp, #4]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
   14310:	f001 fa4e 	bl	157b0 <nrfx_gpiote_input_configure>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
   14314:	4b02      	ldr	r3, [pc, #8]	; (14320 <gpio_nrfx_pin_configure+0x154>)
   14316:	4298      	cmp	r0, r3
   14318:	f43f af7c 	beq.w	14214 <gpio_nrfx_pin_configure+0x48>
   1431c:	e78f      	b.n	1423e <gpio_nrfx_pin_configure+0x72>
   1431e:	bf00      	nop
   14320:	0bad0000 	.word	0x0bad0000

00014324 <i2c_nrfx_twim_recover_bus>:

	return 0;
}

static int i2c_nrfx_twim_recover_bus(const struct device *dev)
{
   14324:	b508      	push	{r3, lr}
	struct i2c_nrfx_twim_data *dev_data = dev->data;
   14326:	6903      	ldr	r3, [r0, #16]
NRFX_STATIC_INLINE nrfx_err_t nrfx_twim_bus_recover(uint32_t scl_pin, uint32_t sda_pin);

#ifndef NRFX_DECLARE_ONLY
NRFX_STATIC_INLINE nrfx_err_t nrfx_twim_bus_recover(uint32_t scl_pin, uint32_t sda_pin)
{
    return nrfx_twi_twim_bus_recover(scl_pin, sda_pin);
   14328:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
   1432c:	f003 fa1e 	bl	1776c <nrfx_twi_twim_bus_recover>

	nrfx_err_t err = nrfx_twim_bus_recover(dev_data->twim_config.scl,
					       dev_data->twim_config.sda);

	return (err == NRFX_SUCCESS ? 0 : -EBUSY);
   14330:	4b03      	ldr	r3, [pc, #12]	; (14340 <i2c_nrfx_twim_recover_bus+0x1c>)
   14332:	4298      	cmp	r0, r3
}
   14334:	bf14      	ite	ne
   14336:	f06f 000f 	mvnne.w	r0, #15
   1433a:	2000      	moveq	r0, #0
   1433c:	bd08      	pop	{r3, pc}
   1433e:	bf00      	nop
   14340:	0bad0000 	.word	0x0bad0000

00014344 <init_twim>:
{
   14344:	b510      	push	{r4, lr}
	struct i2c_nrfx_twim_data *dev_data = dev->data;
   14346:	6904      	ldr	r4, [r0, #16]
	nrfx_err_t result = nrfx_twim_init(&dev_config->twim,
   14348:	4a08      	ldr	r2, [pc, #32]	; (1436c <init_twim+0x28>)
   1434a:	6840      	ldr	r0, [r0, #4]
   1434c:	4623      	mov	r3, r4
   1434e:	f104 0120 	add.w	r1, r4, #32
   14352:	f002 f81d 	bl	16390 <nrfx_twim_init>
	if (result != NRFX_SUCCESS) {
   14356:	4b06      	ldr	r3, [pc, #24]	; (14370 <init_twim+0x2c>)
   14358:	4298      	cmp	r0, r3
	dev_data->twim_initialized = true;
   1435a:	bf03      	ittte	eq
   1435c:	2301      	moveq	r3, #1
   1435e:	f884 3030 	strbeq.w	r3, [r4, #48]	; 0x30
	return 0;
   14362:	2000      	moveq	r0, #0
		return -EIO;
   14364:	f06f 0004 	mvnne.w	r0, #4
}
   14368:	bd10      	pop	{r4, pc}
   1436a:	bf00      	nop
   1436c:	00014375 	.word	0x00014375
   14370:	0bad0000 	.word	0x0bad0000

00014374 <event_handler>:
	switch (p_event->type) {
   14374:	7803      	ldrb	r3, [r0, #0]
   14376:	2b01      	cmp	r3, #1
   14378:	d008      	beq.n	1438c <event_handler+0x18>
   1437a:	2b02      	cmp	r3, #2
   1437c:	d008      	beq.n	14390 <event_handler+0x1c>
   1437e:	b94b      	cbnz	r3, 14394 <event_handler+0x20>
		dev_data->res = NRFX_SUCCESS;
   14380:	4b05      	ldr	r3, [pc, #20]	; (14398 <event_handler+0x24>)
		dev_data->res = NRFX_ERROR_INTERNAL;
   14382:	634b      	str	r3, [r1, #52]	; 0x34
	z_impl_k_sem_give(sem);
   14384:	f101 0010 	add.w	r0, r1, #16
   14388:	f004 b970 	b.w	1866c <z_impl_k_sem_give>
		dev_data->res = NRFX_ERROR_DRV_TWI_ERR_ANACK;
   1438c:	4b03      	ldr	r3, [pc, #12]	; (1439c <event_handler+0x28>)
   1438e:	e7f8      	b.n	14382 <event_handler+0xe>
		dev_data->res = NRFX_ERROR_DRV_TWI_ERR_DNACK;
   14390:	4b03      	ldr	r3, [pc, #12]	; (143a0 <event_handler+0x2c>)
   14392:	e7f6      	b.n	14382 <event_handler+0xe>
		dev_data->res = NRFX_ERROR_INTERNAL;
   14394:	4b03      	ldr	r3, [pc, #12]	; (143a4 <event_handler+0x30>)
   14396:	e7f4      	b.n	14382 <event_handler+0xe>
   14398:	0bad0000 	.word	0x0bad0000
   1439c:	0bae0001 	.word	0x0bae0001
   143a0:	0bae0002 	.word	0x0bae0002
   143a4:	0bad0001 	.word	0x0bad0001

000143a8 <i2c_nrfx_twim_transfer>:
{
   143a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	const struct i2c_nrfx_twim_config *dev_config = dev->config;
   143ac:	6847      	ldr	r7, [r0, #4]
	struct i2c_nrfx_twim_data *dev_data = dev->data;
   143ae:	6906      	ldr	r6, [r0, #16]
{
   143b0:	b089      	sub	sp, #36	; 0x24
   143b2:	4698      	mov	r8, r3
   143b4:	4605      	mov	r5, r0
	uint16_t concat_buf_size = dev_config->concat_buf_size;
   143b6:	893b      	ldrh	r3, [r7, #8]
   143b8:	9300      	str	r3, [sp, #0]
{
   143ba:	460c      	mov	r4, r1
   143bc:	4693      	mov	fp, r2
	nrfx_twim_xfer_desc_t cur_xfer = {
   143be:	2100      	movs	r1, #0
   143c0:	2214      	movs	r2, #20
   143c2:	a803      	add	r0, sp, #12
	uint8_t *msg_buf = dev_data->msg_buf;
   143c4:	f8d6 9038 	ldr.w	r9, [r6, #56]	; 0x38
	nrfx_twim_xfer_desc_t cur_xfer = {
   143c8:	f005 fe2c 	bl	1a024 <memset>
	if (!dev_data->twim_initialized && init_twim(dev) < 0) {
   143cc:	f896 3030 	ldrb.w	r3, [r6, #48]	; 0x30
	nrfx_twim_xfer_desc_t cur_xfer = {
   143d0:	f88d 800d 	strb.w	r8, [sp, #13]
	if (!dev_data->twim_initialized && init_twim(dev) < 0) {
   143d4:	b1bb      	cbz	r3, 14406 <i2c_nrfx_twim_transfer+0x5e>
	return z_impl_k_sem_take(sem, timeout);
   143d6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
   143da:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   143de:	4630      	mov	r0, r6
   143e0:	f004 f964 	bl	186ac <z_impl_k_sem_take>
	k_sem_take(&dev_data->completion_sync, K_NO_WAIT);
   143e4:	f106 0a10 	add.w	sl, r6, #16
   143e8:	2200      	movs	r2, #0
   143ea:	2300      	movs	r3, #0
   143ec:	4650      	mov	r0, sl
   143ee:	f004 f95d 	bl	186ac <z_impl_k_sem_take>
	nrfx_twim_enable(&dev_config->twim);
   143f2:	4638      	mov	r0, r7
   143f4:	f002 f82e 	bl	16454 <nrfx_twim_enable>
	for (size_t i = 0; i < num_msgs; i++) {
   143f8:	f04f 0800 	mov.w	r8, #0
	uint16_t msg_buf_used = 0;
   143fc:	4645      	mov	r5, r8
	for (size_t i = 0; i < num_msgs; i++) {
   143fe:	45d8      	cmp	r8, fp
   14400:	d309      	bcc.n	14416 <i2c_nrfx_twim_transfer+0x6e>
   14402:	2400      	movs	r4, #0
   14404:	e051      	b.n	144aa <i2c_nrfx_twim_transfer+0x102>
	if (!dev_data->twim_initialized && init_twim(dev) < 0) {
   14406:	4628      	mov	r0, r5
   14408:	f7ff ff9c 	bl	14344 <init_twim>
   1440c:	2800      	cmp	r0, #0
   1440e:	dae2      	bge.n	143d6 <i2c_nrfx_twim_transfer+0x2e>
		return -EIO;
   14410:	f06f 0404 	mvn.w	r4, #4
   14414:	e04f      	b.n	144b6 <i2c_nrfx_twim_transfer+0x10e>
		if (I2C_MSG_ADDR_10_BITS & msgs[i].flags) {
   14416:	7a21      	ldrb	r1, [r4, #8]
   14418:	070a      	lsls	r2, r1, #28
   1441a:	f100 808f 	bmi.w	1453c <i2c_nrfx_twim_transfer+0x194>
		bool concat_next = ((i + 1) < num_msgs)
   1441e:	f108 0801 	add.w	r8, r8, #1
				&& ((msgs[i].flags & I2C_MSG_READ)
   14422:	45d8      	cmp	r8, fp
   14424:	6862      	ldr	r2, [r4, #4]
   14426:	d20a      	bcs.n	1443e <i2c_nrfx_twim_transfer+0x96>
				&& !(msgs[i].flags & I2C_MSG_STOP)
   14428:	078b      	lsls	r3, r1, #30
   1442a:	d408      	bmi.n	1443e <i2c_nrfx_twim_transfer+0x96>
				&& !(msgs[i + 1].flags & I2C_MSG_RESTART)
   1442c:	7d23      	ldrb	r3, [r4, #20]
				    == (msgs[i + 1].flags & I2C_MSG_READ));
   1442e:	ea81 0003 	eor.w	r0, r1, r3
				&& ((msgs[i].flags & I2C_MSG_READ)
   14432:	f000 0001 	and.w	r0, r0, #1
   14436:	f003 0304 	and.w	r3, r3, #4
   1443a:	4303      	orrs	r3, r0
   1443c:	d016      	beq.n	1446c <i2c_nrfx_twim_transfer+0xc4>
		if (concat_next || (msg_buf_used != 0)) {
   1443e:	b1bd      	cbz	r5, 14470 <i2c_nrfx_twim_transfer+0xc8>
				&& ((msgs[i].flags & I2C_MSG_READ)
   14440:	2300      	movs	r3, #0
			if ((msg_buf_used + msgs[i].len) > concat_buf_size) {
   14442:	f8dd c000 	ldr.w	ip, [sp]
   14446:	18a8      	adds	r0, r5, r2
   14448:	4560      	cmp	r0, ip
   1444a:	d87a      	bhi.n	14542 <i2c_nrfx_twim_transfer+0x19a>
			if (!(msgs[i].flags & I2C_MSG_READ)) {
   1444c:	07c8      	lsls	r0, r1, #31
   1444e:	d406      	bmi.n	1445e <i2c_nrfx_twim_transfer+0xb6>
				memcpy(msg_buf + msg_buf_used,
   14450:	6821      	ldr	r1, [r4, #0]
   14452:	9301      	str	r3, [sp, #4]
   14454:	eb09 0005 	add.w	r0, r9, r5
   14458:	f005 fdd9 	bl	1a00e <memcpy>
   1445c:	9b01      	ldr	r3, [sp, #4]
			msg_buf_used += msgs[i].len;
   1445e:	6862      	ldr	r2, [r4, #4]
   14460:	4415      	add	r5, r2
   14462:	b2ad      	uxth	r5, r5
		if (concat_next) {
   14464:	2b00      	cmp	r3, #0
   14466:	d037      	beq.n	144d8 <i2c_nrfx_twim_transfer+0x130>
   14468:	340c      	adds	r4, #12
   1446a:	e7c8      	b.n	143fe <i2c_nrfx_twim_transfer+0x56>
				&& ((msgs[i].flags & I2C_MSG_READ)
   1446c:	2301      	movs	r3, #1
   1446e:	e7e8      	b.n	14442 <i2c_nrfx_twim_transfer+0x9a>
		} else if (!(msgs[i].flags & I2C_MSG_READ) &&
   14470:	07c9      	lsls	r1, r1, #31
   14472:	d524      	bpl.n	144be <i2c_nrfx_twim_transfer+0x116>
			cur_xfer.p_primary_buf = msgs[i].buf;
   14474:	6823      	ldr	r3, [r4, #0]
   14476:	9306      	str	r3, [sp, #24]
			cur_xfer.primary_length = msgs[i].len;
   14478:	6863      	ldr	r3, [r4, #4]
   1447a:	9304      	str	r3, [sp, #16]
   1447c:	2500      	movs	r5, #0
		cur_xfer.type = (msgs[i].flags & I2C_MSG_READ) ?
   1447e:	7a23      	ldrb	r3, [r4, #8]
			NRFX_TWIM_XFER_RX : NRFX_TWIM_XFER_TX;
   14480:	f003 0201 	and.w	r2, r3, #1
		nrfx_err_t res = nrfx_twim_xfer(&dev_config->twim,
   14484:	f013 0f02 	tst.w	r3, #2
		cur_xfer.type = (msgs[i].flags & I2C_MSG_READ) ?
   14488:	f88d 200c 	strb.w	r2, [sp, #12]
		nrfx_err_t res = nrfx_twim_xfer(&dev_config->twim,
   1448c:	a903      	add	r1, sp, #12
   1448e:	bf0c      	ite	eq
   14490:	2220      	moveq	r2, #32
   14492:	2200      	movne	r2, #0
   14494:	4638      	mov	r0, r7
   14496:	f002 f84f 	bl	16538 <nrfx_twim_xfer>
		if (res != NRFX_SUCCESS) {
   1449a:	4b2e      	ldr	r3, [pc, #184]	; (14554 <i2c_nrfx_twim_transfer+0x1ac>)
   1449c:	4298      	cmp	r0, r3
   1449e:	d021      	beq.n	144e4 <i2c_nrfx_twim_transfer+0x13c>
			if (res == NRFX_ERROR_BUSY) {
   144a0:	330b      	adds	r3, #11
   144a2:	4298      	cmp	r0, r3
   144a4:	d053      	beq.n	1454e <i2c_nrfx_twim_transfer+0x1a6>
			ret = -EIO;
   144a6:	f06f 0404 	mvn.w	r4, #4
	nrfx_twim_disable(&dev_config->twim);
   144aa:	4638      	mov	r0, r7
   144ac:	f001 ffe2 	bl	16474 <nrfx_twim_disable>
	z_impl_k_sem_give(sem);
   144b0:	4630      	mov	r0, r6
   144b2:	f004 f8db 	bl	1866c <z_impl_k_sem_give>
}
   144b6:	4620      	mov	r0, r4
   144b8:	b009      	add	sp, #36	; 0x24
   144ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			   !nrfx_is_in_ram(msgs[i].buf)) {
   144be:	6821      	ldr	r1, [r4, #0]

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE bool nrfx_is_in_ram(void const * p_object)
{
    return ((((uint32_t)p_object) & 0xE0000000u) == 0x20000000u);
   144c0:	f001 4360 	and.w	r3, r1, #3758096384	; 0xe0000000
		} else if (!(msgs[i].flags & I2C_MSG_READ) &&
   144c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
   144c8:	d0d4      	beq.n	14474 <i2c_nrfx_twim_transfer+0xcc>
			if (msgs[i].len > dev_config->flash_buf_max_size) {
   144ca:	897b      	ldrh	r3, [r7, #10]
   144cc:	4293      	cmp	r3, r2
   144ce:	d33b      	bcc.n	14548 <i2c_nrfx_twim_transfer+0x1a0>
			memcpy(msg_buf, msgs[i].buf, msgs[i].len);
   144d0:	4648      	mov	r0, r9
   144d2:	f005 fd9c 	bl	1a00e <memcpy>
			msg_buf_used = msgs[i].len;
   144d6:	88a5      	ldrh	r5, [r4, #4]
		if (msg_buf_used == 0) {
   144d8:	2d00      	cmp	r5, #0
   144da:	d0cb      	beq.n	14474 <i2c_nrfx_twim_transfer+0xcc>
			cur_xfer.p_primary_buf = msg_buf;
   144dc:	f8cd 9018 	str.w	r9, [sp, #24]
			cur_xfer.primary_length = msg_buf_used;
   144e0:	9504      	str	r5, [sp, #16]
   144e2:	e7cc      	b.n	1447e <i2c_nrfx_twim_transfer+0xd6>
	return z_impl_k_sem_take(sem, timeout);
   144e4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   144e8:	2300      	movs	r3, #0
   144ea:	4650      	mov	r0, sl
   144ec:	f004 f8de 	bl	186ac <z_impl_k_sem_take>
		if (ret != 0) {
   144f0:	b138      	cbz	r0, 14502 <i2c_nrfx_twim_transfer+0x15a>
			nrfx_twim_disable(&dev_config->twim);
   144f2:	4638      	mov	r0, r7
   144f4:	f001 ffbe 	bl	16474 <nrfx_twim_disable>
   144f8:	e9d6 0108 	ldrd	r0, r1, [r6, #32]
   144fc:	f003 f936 	bl	1776c <nrfx_twi_twim_bus_recover>
   14500:	e7d1      	b.n	144a6 <i2c_nrfx_twim_transfer+0xfe>
		res = dev_data->res;
   14502:	6b73      	ldr	r3, [r6, #52]	; 0x34
		if (res != NRFX_SUCCESS) {
   14504:	4a13      	ldr	r2, [pc, #76]	; (14554 <i2c_nrfx_twim_transfer+0x1ac>)
   14506:	4293      	cmp	r3, r2
   14508:	d1cd      	bne.n	144a6 <i2c_nrfx_twim_transfer+0xfe>
		if ((msgs[i].flags & I2C_MSG_READ)
   1450a:	7a23      	ldrb	r3, [r4, #8]
   1450c:	07db      	lsls	r3, r3, #31
   1450e:	d401      	bmi.n	14514 <i2c_nrfx_twim_transfer+0x16c>
		msg_buf_used = 0;
   14510:	2500      	movs	r5, #0
   14512:	e7a9      	b.n	14468 <i2c_nrfx_twim_transfer+0xc0>
		    && cur_xfer.p_primary_buf == msg_buf) {
   14514:	9b06      	ldr	r3, [sp, #24]
   14516:	4599      	cmp	r9, r3
   14518:	d1fa      	bne.n	14510 <i2c_nrfx_twim_transfer+0x168>
   1451a:	4623      	mov	r3, r4
   1451c:	e008      	b.n	14530 <i2c_nrfx_twim_transfer+0x188>
				msg_buf_used -= msgs[j].len;
   1451e:	1aa9      	subs	r1, r5, r2
				memcpy(msgs[j].buf,
   14520:	68d8      	ldr	r0, [r3, #12]
   14522:	9301      	str	r3, [sp, #4]
				msg_buf_used -= msgs[j].len;
   14524:	b28d      	uxth	r5, r1
				memcpy(msgs[j].buf,
   14526:	fa19 f181 	uxtah	r1, r9, r1
   1452a:	f005 fd70 	bl	1a00e <memcpy>
				j--;
   1452e:	9b01      	ldr	r3, [sp, #4]
			while (msg_buf_used >= msgs[j].len) {
   14530:	685a      	ldr	r2, [r3, #4]
   14532:	4295      	cmp	r5, r2
   14534:	f1a3 030c 	sub.w	r3, r3, #12
   14538:	d2f1      	bcs.n	1451e <i2c_nrfx_twim_transfer+0x176>
   1453a:	e7e9      	b.n	14510 <i2c_nrfx_twim_transfer+0x168>
			ret = -ENOTSUP;
   1453c:	f06f 0485 	mvn.w	r4, #133	; 0x85
   14540:	e7b3      	b.n	144aa <i2c_nrfx_twim_transfer+0x102>
				ret = -ENOSPC;
   14542:	f06f 041b 	mvn.w	r4, #27
   14546:	e7b0      	b.n	144aa <i2c_nrfx_twim_transfer+0x102>
				ret = -EINVAL;
   14548:	f06f 0415 	mvn.w	r4, #21
   1454c:	e7ad      	b.n	144aa <i2c_nrfx_twim_transfer+0x102>
				ret = -EBUSY;
   1454e:	f06f 040f 	mvn.w	r4, #15
   14552:	e7aa      	b.n	144aa <i2c_nrfx_twim_transfer+0x102>
   14554:	0bad0000 	.word	0x0bad0000

00014558 <transfer_next_chunk>:
	return 0;
}
#endif

static void transfer_next_chunk(const struct device *dev)
{
   14558:	b5f0      	push	{r4, r5, r6, r7, lr}
	struct spi_nrfx_data *dev_data = dev->data;
   1455a:	6905      	ldr	r5, [r0, #16]
 * directions have a continuous buffer, i.e. the maximum SPI transfer that
 * can be done with DMA that handles only non-scattered buffers.
 */
static inline size_t spi_context_max_continuous_chunk(struct spi_context *ctx)
{
	if (!ctx->tx_len) {
   1455c:	6cab      	ldr	r3, [r5, #72]	; 0x48
		return ctx->rx_len;
   1455e:	6d2c      	ldr	r4, [r5, #80]	; 0x50
{
   14560:	b085      	sub	sp, #20
	if (!ctx->tx_len) {
   14562:	b97b      	cbnz	r3, 14584 <transfer_next_chunk+0x2c>
	struct spi_context *ctx = &dev_data->ctx;
	int error = 0;

	size_t chunk_len = spi_context_max_continuous_chunk(ctx);

	if (chunk_len > 0) {
   14564:	b99c      	cbnz	r4, 1458e <transfer_next_chunk+0x36>
	_spi_context_cs_control(ctx, on, false);
   14566:	2200      	movs	r2, #0
   14568:	4611      	mov	r1, r2
   1456a:	4628      	mov	r0, r5
   1456c:	f006 f90f 	bl	1a78e <_spi_context_cs_control>
	ctx->sync_status = status;
   14570:	632c      	str	r4, [r5, #48]	; 0x30
	z_impl_k_sem_give(sem);
   14572:	f105 0020 	add.w	r0, r5, #32
   14576:	f004 f879 	bl	1866c <z_impl_k_sem_give>
	spi_context_cs_control(ctx, false);

	LOG_DBG("Transaction finished with status %d", error);

	spi_context_complete(ctx, error);
	dev_data->busy = false;
   1457a:	2300      	movs	r3, #0
   1457c:	f885 305c 	strb.w	r3, [r5, #92]	; 0x5c
}
   14580:	b005      	add	sp, #20
   14582:	bdf0      	pop	{r4, r5, r6, r7, pc}
	} else if (!ctx->rx_len) {
   14584:	2c00      	cmp	r4, #0
   14586:	d035      	beq.n	145f4 <transfer_next_chunk+0x9c>
		return ctx->tx_len;
	}

	return MIN(ctx->tx_len, ctx->rx_len);
   14588:	429c      	cmp	r4, r3
   1458a:	bf28      	it	cs
   1458c:	461c      	movcs	r4, r3
		const uint8_t *tx_buf = ctx->tx_buf;
   1458e:	6c69      	ldr	r1, [r5, #68]	; 0x44
	const struct spi_nrfx_config *dev_config = dev->config;
   14590:	6846      	ldr	r6, [r0, #4]
	return !!(ctx->tx_buf && ctx->tx_len);
   14592:	b179      	cbz	r1, 145b4 <transfer_next_chunk+0x5c>
   14594:	b173      	cbz	r3, 145b4 <transfer_next_chunk+0x5c>
   14596:	f001 4360 	and.w	r3, r1, #3758096384	; 0xe0000000
		if (spi_context_tx_buf_on(ctx) && !nrfx_is_in_ram(tx_buf)) {
   1459a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
   1459e:	d009      	beq.n	145b4 <transfer_next_chunk+0x5c>
			if (chunk_len > sizeof(dev_data->buffer)) {
   145a0:	2c08      	cmp	r4, #8
   145a2:	bf28      	it	cs
   145a4:	2408      	movcs	r4, #8
			memcpy(dev_data->buffer, tx_buf, chunk_len);
   145a6:	f105 075e 	add.w	r7, r5, #94	; 0x5e
   145aa:	4622      	mov	r2, r4
   145ac:	4638      	mov	r0, r7
   145ae:	f005 fd2e 	bl	1a00e <memcpy>
			tx_buf = dev_data->buffer;
   145b2:	4639      	mov	r1, r7
		if (chunk_len > dev_config->max_chunk_len) {
   145b4:	68b2      	ldr	r2, [r6, #8]
   145b6:	6c6b      	ldr	r3, [r5, #68]	; 0x44
		xfer.p_tx_buffer = tx_buf;
   145b8:	9100      	str	r1, [sp, #0]
   145ba:	4294      	cmp	r4, r2
   145bc:	bf28      	it	cs
   145be:	4614      	movcs	r4, r2
		dev_data->chunk_len = chunk_len;
   145c0:	65ac      	str	r4, [r5, #88]	; 0x58
   145c2:	b11b      	cbz	r3, 145cc <transfer_next_chunk+0x74>
   145c4:	6cab      	ldr	r3, [r5, #72]	; 0x48
		xfer.tx_length   = spi_context_tx_buf_on(ctx) ? chunk_len : 0;
   145c6:	2b00      	cmp	r3, #0
   145c8:	bf18      	it	ne
   145ca:	4623      	movne	r3, r4
   145cc:	9301      	str	r3, [sp, #4]
		xfer.p_rx_buffer = ctx->rx_buf;
   145ce:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
   145d0:	9302      	str	r3, [sp, #8]
	return !!(ctx->rx_buf && ctx->rx_len);
   145d2:	b11b      	cbz	r3, 145dc <transfer_next_chunk+0x84>
   145d4:	6d2b      	ldr	r3, [r5, #80]	; 0x50
		xfer.rx_length   = spi_context_rx_buf_on(ctx) ? chunk_len : 0;
   145d6:	2b00      	cmp	r3, #0
   145d8:	bf18      	it	ne
   145da:	4623      	movne	r3, r4
			result = nrfx_spim_xfer(&dev_config->spim, &xfer, 0);
   145dc:	2200      	movs	r2, #0
   145de:	4669      	mov	r1, sp
   145e0:	4630      	mov	r0, r6
		xfer.rx_length   = spi_context_rx_buf_on(ctx) ? chunk_len : 0;
   145e2:	9303      	str	r3, [sp, #12]
			result = nrfx_spim_xfer(&dev_config->spim, &xfer, 0);
   145e4:	f001 fd80 	bl	160e8 <nrfx_spim_xfer>
			if (result == NRFX_SUCCESS) {
   145e8:	4b03      	ldr	r3, [pc, #12]	; (145f8 <transfer_next_chunk+0xa0>)
   145ea:	4298      	cmp	r0, r3
   145ec:	d0c8      	beq.n	14580 <transfer_next_chunk+0x28>
			error = -EIO;
   145ee:	f06f 0404 	mvn.w	r4, #4
   145f2:	e7b8      	b.n	14566 <transfer_next_chunk+0xe>
   145f4:	461c      	mov	r4, r3
   145f6:	e7ca      	b.n	1458e <transfer_next_chunk+0x36>
   145f8:	0bad0000 	.word	0x0bad0000

000145fc <spi_nrfx_transceive>:

static int spi_nrfx_transceive(const struct device *dev,
			       const struct spi_config *spi_cfg,
			       const struct spi_buf_set *tx_bufs,
			       const struct spi_buf_set *rx_bufs)
{
   145fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14600:	461f      	mov	r7, r3
	if ((spi_cfg->operation & SPI_LOCK_ON) &&
   14602:	888b      	ldrh	r3, [r1, #4]
	struct spi_nrfx_data *dev_data = dev->data;
   14604:	6904      	ldr	r4, [r0, #16]
{
   14606:	4681      	mov	r9, r0
   14608:	0498      	lsls	r0, r3, #18
   1460a:	b08b      	sub	sp, #44	; 0x2c
   1460c:	460d      	mov	r5, r1
   1460e:	4690      	mov	r8, r2
   14610:	f100 80d4 	bmi.w	147bc <spi_nrfx_transceive+0x1c0>
	return z_impl_k_sem_take(sem, timeout);
   14614:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
   14618:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   1461c:	f104 0010 	add.w	r0, r4, #16
   14620:	f004 f844 	bl	186ac <z_impl_k_sem_take>
	ctx->owner = spi_cfg;
   14624:	6065      	str	r5, [r4, #4]
	const struct spi_nrfx_config *dev_config = dev->config;
   14626:	f8d9 b004 	ldr.w	fp, [r9, #4]
	struct spi_nrfx_data *dev_data = dev->data;
   1462a:	f8d9 a010 	ldr.w	sl, [r9, #16]
	uint32_t max_freq = dev_config->max_freq;
   1462e:	f8db 300c 	ldr.w	r3, [fp, #12]
   14632:	9303      	str	r3, [sp, #12]
	if (dev_data->initialized && spi_context_configured(ctx, spi_cfg)) {
   14634:	f89a 305d 	ldrb.w	r3, [sl, #93]	; 0x5d
   14638:	9301      	str	r3, [sp, #4]
   1463a:	b11b      	cbz	r3, 14644 <spi_nrfx_transceive+0x48>
   1463c:	f8da 3000 	ldr.w	r3, [sl]
   14640:	429d      	cmp	r5, r3
   14642:	d06d      	beq.n	14720 <spi_nrfx_transceive+0x124>
	if (spi_cfg->operation & SPI_HALF_DUPLEX) {
   14644:	88ae      	ldrh	r6, [r5, #4]
   14646:	0531      	lsls	r1, r6, #20
   14648:	f100 80ed 	bmi.w	14826 <spi_nrfx_transceive+0x22a>
	if (spi_cfg->operation & SPI_MODE_LOOP) {
   1464c:	f016 0f09 	tst.w	r6, #9
   14650:	f040 80e6 	bne.w	14820 <spi_nrfx_transceive+0x224>
	if (SPI_WORD_SIZE_GET(spi_cfg->operation) != 8) {
   14654:	f3c6 1345 	ubfx	r3, r6, #5, #6
   14658:	2b08      	cmp	r3, #8
   1465a:	f040 80e1 	bne.w	14820 <spi_nrfx_transceive+0x224>
	if (spi_cfg->frequency < 125000) {
   1465e:	682b      	ldr	r3, [r5, #0]
   14660:	9302      	str	r3, [sp, #8]
   14662:	9a02      	ldr	r2, [sp, #8]
   14664:	4b7b      	ldr	r3, [pc, #492]	; (14854 <spi_nrfx_transceive+0x258>)
   14666:	429a      	cmp	r2, r3
   14668:	f240 80da 	bls.w	14820 <spi_nrfx_transceive+0x224>
	config = dev_config->def_config;
   1466c:	f10b 0e10 	add.w	lr, fp, #16
   14670:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
   14674:	f10d 0c14 	add.w	ip, sp, #20
   14678:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
   1467c:	f8de 3000 	ldr.w	r3, [lr]
   14680:	f8cc 3000 	str.w	r3, [ip]
	config.frequency = get_nrf_spim_frequency(MIN(spi_cfg->frequency,
   14684:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   14688:	4293      	cmp	r3, r2
   1468a:	bf28      	it	cs
   1468c:	4613      	movcs	r3, r2
	if (frequency < 250000) {
   1468e:	4a72      	ldr	r2, [pc, #456]	; (14858 <spi_nrfx_transceive+0x25c>)
   14690:	4293      	cmp	r3, r2
   14692:	f240 809c 	bls.w	147ce <spi_nrfx_transceive+0x1d2>
	} else if (frequency < 500000) {
   14696:	4a71      	ldr	r2, [pc, #452]	; (1485c <spi_nrfx_transceive+0x260>)
   14698:	4293      	cmp	r3, r2
   1469a:	f240 809b 	bls.w	147d4 <spi_nrfx_transceive+0x1d8>
	} else if (frequency < 1000000) {
   1469e:	4a70      	ldr	r2, [pc, #448]	; (14860 <spi_nrfx_transceive+0x264>)
   146a0:	4293      	cmp	r3, r2
   146a2:	f240 809a 	bls.w	147da <spi_nrfx_transceive+0x1de>
	} else if (frequency < 2000000) {
   146a6:	4a6f      	ldr	r2, [pc, #444]	; (14864 <spi_nrfx_transceive+0x268>)
   146a8:	4293      	cmp	r3, r2
   146aa:	f240 8099 	bls.w	147e0 <spi_nrfx_transceive+0x1e4>
	} else if (frequency < 4000000) {
   146ae:	4a6e      	ldr	r2, [pc, #440]	; (14868 <spi_nrfx_transceive+0x26c>)
   146b0:	4293      	cmp	r3, r2
   146b2:	f240 8098 	bls.w	147e6 <spi_nrfx_transceive+0x1ea>
	} else if (frequency < 8000000) {
   146b6:	4a6d      	ldr	r2, [pc, #436]	; (1486c <spi_nrfx_transceive+0x270>)
   146b8:	4293      	cmp	r3, r2
   146ba:	f0c0 8097 	bcc.w	147ec <spi_nrfx_transceive+0x1f0>
	} else if (frequency < 16000000) {
   146be:	4a6c      	ldr	r2, [pc, #432]	; (14870 <spi_nrfx_transceive+0x274>)
   146c0:	4293      	cmp	r3, r2
   146c2:	f0c0 8096 	bcc.w	147f2 <spi_nrfx_transceive+0x1f6>
		return NRF_SPIM_FREQ_32M;
   146c6:	4a6b      	ldr	r2, [pc, #428]	; (14874 <spi_nrfx_transceive+0x278>)
   146c8:	4293      	cmp	r3, r2
   146ca:	bf34      	ite	cc
   146cc:	f04f 6320 	movcc.w	r3, #167772160	; 0xa000000
   146d0:	f04f 53a0 	movcs.w	r3, #335544320	; 0x14000000
	if (SPI_MODE_GET(operation) & SPI_MODE_CPOL) {
   146d4:	07b2      	lsls	r2, r6, #30
	config.frequency = get_nrf_spim_frequency(MIN(spi_cfg->frequency,
   146d6:	9307      	str	r3, [sp, #28]
	if (SPI_MODE_GET(operation) & SPI_MODE_CPOL) {
   146d8:	f006 0304 	and.w	r3, r6, #4
   146dc:	f140 808c 	bpl.w	147f8 <spi_nrfx_transceive+0x1fc>
			return NRF_SPIM_MODE_2;
   146e0:	2b00      	cmp	r3, #0
   146e2:	bf14      	ite	ne
   146e4:	2303      	movne	r3, #3
   146e6:	2302      	moveq	r3, #2
	config.mode      = get_nrf_spim_mode(spi_cfg->operation);
   146e8:	f88d 3020 	strb.w	r3, [sp, #32]
	if (dev_data->initialized) {
   146ec:	9b01      	ldr	r3, [sp, #4]
	if (operation & SPI_TRANSFER_LSB) {
   146ee:	f3c6 1600 	ubfx	r6, r6, #4, #1
	config.bit_order = get_nrf_spim_bit_order(spi_cfg->operation);
   146f2:	f88d 6021 	strb.w	r6, [sp, #33]	; 0x21
	if (dev_data->initialized) {
   146f6:	b12b      	cbz	r3, 14704 <spi_nrfx_transceive+0x108>
		nrfx_spim_uninit(&dev_config->spim);
   146f8:	4658      	mov	r0, fp
   146fa:	f001 fcad 	bl	16058 <nrfx_spim_uninit>
		dev_data->initialized = false;
   146fe:	2300      	movs	r3, #0
   14700:	f88a 305d 	strb.w	r3, [sl, #93]	; 0x5d
	result = nrfx_spim_init(&dev_config->spim, &config,
   14704:	4653      	mov	r3, sl
   14706:	4a5c      	ldr	r2, [pc, #368]	; (14878 <spi_nrfx_transceive+0x27c>)
   14708:	a905      	add	r1, sp, #20
   1470a:	4658      	mov	r0, fp
   1470c:	f001 fbe2 	bl	15ed4 <nrfx_spim_init>
	if (result != NRFX_SUCCESS) {
   14710:	4b5a      	ldr	r3, [pc, #360]	; (1487c <spi_nrfx_transceive+0x280>)
   14712:	4298      	cmp	r0, r3
   14714:	d174      	bne.n	14800 <spi_nrfx_transceive+0x204>
	dev_data->initialized = true;
   14716:	2301      	movs	r3, #1
   14718:	f88a 305d 	strb.w	r3, [sl, #93]	; 0x5d
	ctx->config = spi_cfg;
   1471c:	f8ca 5000 	str.w	r5, [sl]
		dev_data->busy = true;
   14720:	2301      	movs	r3, #1
   14722:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
	ctx->current_tx = tx_bufs ? tx_bufs->buffers : NULL;
   14726:	f1b8 0f00 	cmp.w	r8, #0
   1472a:	d17f      	bne.n	1482c <spi_nrfx_transceive+0x230>
   1472c:	f8c4 8034 	str.w	r8, [r4, #52]	; 0x34
	ctx->tx_count = ctx->current_tx ? tx_bufs->count : 0;
   14730:	4642      	mov	r2, r8
   14732:	63a2      	str	r2, [r4, #56]	; 0x38
		spi_context_get_next_buf(&ctx->current_tx, &ctx->tx_count,
   14734:	f104 0138 	add.w	r1, r4, #56	; 0x38
   14738:	f104 0248 	add.w	r2, r4, #72	; 0x48
   1473c:	f104 0034 	add.w	r0, r4, #52	; 0x34
   14740:	f006 f800 	bl	1a744 <spi_context_get_next_buf.constprop.0>
	ctx->tx_buf = (const uint8_t *)
   14744:	6460      	str	r0, [r4, #68]	; 0x44
	ctx->current_rx = rx_bufs ? rx_bufs->buffers : NULL;
   14746:	2f00      	cmp	r7, #0
   14748:	d179      	bne.n	1483e <spi_nrfx_transceive+0x242>
   1474a:	63e7      	str	r7, [r4, #60]	; 0x3c
	ctx->rx_count = ctx->current_rx ? rx_bufs->count : 0;
   1474c:	6427      	str	r7, [r4, #64]	; 0x40
		spi_context_get_next_buf(&ctx->current_rx, &ctx->rx_count,
   1474e:	f104 0250 	add.w	r2, r4, #80	; 0x50
   14752:	f104 0140 	add.w	r1, r4, #64	; 0x40
   14756:	f104 003c 	add.w	r0, r4, #60	; 0x3c
   1475a:	f005 fff3 	bl	1a744 <spi_context_get_next_buf.constprop.0>
	ctx->sync_status = 0;
   1475e:	2600      	movs	r6, #0
	_spi_context_cs_control(ctx, on, false);
   14760:	4632      	mov	r2, r6
	ctx->rx_buf = (uint8_t *)
   14762:	64e0      	str	r0, [r4, #76]	; 0x4c
	_spi_context_cs_control(ctx, on, false);
   14764:	2101      	movs	r1, #1
   14766:	4620      	mov	r0, r4
	ctx->sync_status = 0;
   14768:	6326      	str	r6, [r4, #48]	; 0x30
	_spi_context_cs_control(ctx, on, false);
   1476a:	f006 f810 	bl	1a78e <_spi_context_cs_control>
		transfer_next_chunk(dev);
   1476e:	4648      	mov	r0, r9
   14770:	f7ff fef2 	bl	14558 <transfer_next_chunk>
		timeout_ms = MAX(ctx->tx_len, ctx->rx_len) * 8 * 1000 /
   14774:	6d25      	ldr	r5, [r4, #80]	; 0x50
   14776:	6ca3      	ldr	r3, [r4, #72]	; 0x48
			     ctx->config->frequency;
   14778:	4627      	mov	r7, r4
		timeout_ms = MAX(ctx->tx_len, ctx->rx_len) * 8 * 1000 /
   1477a:	429d      	cmp	r5, r3
   1477c:	bf38      	it	cc
   1477e:	461d      	movcc	r5, r3
   14780:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
   14784:	435d      	muls	r5, r3
			     ctx->config->frequency;
   14786:	f857 3b20 	ldr.w	r3, [r7], #32
			/* Faster algorithm but source is first multiplied by target frequency
			 * and it can overflow even though final result would not overflow.
			 * Kconfig option shall prevent use of this algorithm when there is a
			 * risk of overflow.
			 */
			return ((t * to_hz + off) / from_hz);
   1478a:	f44f 4c00 	mov.w	ip, #32768	; 0x8000
		timeout_ms = MAX(ctx->tx_len, ctx->rx_len) * 8 * 1000 /
   1478e:	681b      	ldr	r3, [r3, #0]
   14790:	fbb5 f5f3 	udiv	r5, r5, r3
   14794:	4631      	mov	r1, r6
		timeout_ms += CONFIG_SPI_COMPLETION_TIMEOUT_TOLERANCE;
   14796:	35c8      	adds	r5, #200	; 0xc8
   14798:	f240 30e7 	movw	r0, #999	; 0x3e7
   1479c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   147a0:	2300      	movs	r3, #0
   147a2:	fbe5 010c 	umlal	r0, r1, r5, ip
   147a6:	f7fc f879 	bl	1089c <__aeabi_uldivmod>
   147aa:	4602      	mov	r2, r0
   147ac:	460b      	mov	r3, r1
   147ae:	4638      	mov	r0, r7
   147b0:	f003 ff7c 	bl	186ac <z_impl_k_sem_take>
	if (k_sem_take(&ctx->sync, timeout)) {
   147b4:	2800      	cmp	r0, #0
   147b6:	d149      	bne.n	1484c <spi_nrfx_transceive+0x250>
	status = ctx->sync_status;
   147b8:	6b25      	ldr	r5, [r4, #48]	; 0x30
	return status;
   147ba:	e023      	b.n	14804 <spi_nrfx_transceive+0x208>
	if ((spi_cfg->operation & SPI_LOCK_ON) &&
   147bc:	69a3      	ldr	r3, [r4, #24]
   147be:	2b00      	cmp	r3, #0
   147c0:	f47f af28 	bne.w	14614 <spi_nrfx_transceive+0x18>
		(k_sem_count_get(&ctx->lock) == 0) &&
   147c4:	6863      	ldr	r3, [r4, #4]
   147c6:	4299      	cmp	r1, r3
   147c8:	f47f af24 	bne.w	14614 <spi_nrfx_transceive+0x18>
   147cc:	e72b      	b.n	14626 <spi_nrfx_transceive+0x2a>
		return NRF_SPIM_FREQ_125K;
   147ce:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
   147d2:	e77f      	b.n	146d4 <spi_nrfx_transceive+0xd8>
		return NRF_SPIM_FREQ_250K;
   147d4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
   147d8:	e77c      	b.n	146d4 <spi_nrfx_transceive+0xd8>
		return NRF_SPIM_FREQ_500K;
   147da:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
   147de:	e779      	b.n	146d4 <spi_nrfx_transceive+0xd8>
		return NRF_SPIM_FREQ_1M;
   147e0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   147e4:	e776      	b.n	146d4 <spi_nrfx_transceive+0xd8>
		return NRF_SPIM_FREQ_2M;
   147e6:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
   147ea:	e773      	b.n	146d4 <spi_nrfx_transceive+0xd8>
		return NRF_SPIM_FREQ_4M;
   147ec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   147f0:	e770      	b.n	146d4 <spi_nrfx_transceive+0xd8>
		return NRF_SPIM_FREQ_8M;
   147f2:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
   147f6:	e76d      	b.n	146d4 <spi_nrfx_transceive+0xd8>
			return NRF_SPIM_MODE_0;
   147f8:	3b00      	subs	r3, #0
   147fa:	bf18      	it	ne
   147fc:	2301      	movne	r3, #1
   147fe:	e773      	b.n	146e8 <spi_nrfx_transceive+0xec>
		return -EIO;
   14800:	f06f 0504 	mvn.w	r5, #4
	if (!(ctx->config->operation & SPI_LOCK_ON)) {
   14804:	6823      	ldr	r3, [r4, #0]
   14806:	889b      	ldrh	r3, [r3, #4]
   14808:	f413 5300 	ands.w	r3, r3, #8192	; 0x2000
   1480c:	d104      	bne.n	14818 <spi_nrfx_transceive+0x21c>
		ctx->owner = NULL;
   1480e:	6063      	str	r3, [r4, #4]
	z_impl_k_sem_give(sem);
   14810:	f104 0010 	add.w	r0, r4, #16
   14814:	f003 ff2a 	bl	1866c <z_impl_k_sem_give>
	return transceive(dev, spi_cfg, tx_bufs, rx_bufs, false, NULL);
}
   14818:	4628      	mov	r0, r5
   1481a:	b00b      	add	sp, #44	; 0x2c
   1481c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return -EINVAL;
   14820:	f06f 0515 	mvn.w	r5, #21
   14824:	e7ee      	b.n	14804 <spi_nrfx_transceive+0x208>
		return -ENOTSUP;
   14826:	f06f 0585 	mvn.w	r5, #133	; 0x85
   1482a:	e7eb      	b.n	14804 <spi_nrfx_transceive+0x208>
	ctx->current_tx = tx_bufs ? tx_bufs->buffers : NULL;
   1482c:	f8d8 2000 	ldr.w	r2, [r8]
   14830:	6362      	str	r2, [r4, #52]	; 0x34
	ctx->tx_count = ctx->current_tx ? tx_bufs->count : 0;
   14832:	2a00      	cmp	r2, #0
   14834:	f43f af7d 	beq.w	14732 <spi_nrfx_transceive+0x136>
   14838:	f8d8 2004 	ldr.w	r2, [r8, #4]
   1483c:	e779      	b.n	14732 <spi_nrfx_transceive+0x136>
	ctx->current_rx = rx_bufs ? rx_bufs->buffers : NULL;
   1483e:	683b      	ldr	r3, [r7, #0]
   14840:	63e3      	str	r3, [r4, #60]	; 0x3c
	ctx->rx_count = ctx->current_rx ? rx_bufs->count : 0;
   14842:	b10b      	cbz	r3, 14848 <spi_nrfx_transceive+0x24c>
   14844:	687f      	ldr	r7, [r7, #4]
   14846:	e781      	b.n	1474c <spi_nrfx_transceive+0x150>
   14848:	461f      	mov	r7, r3
   1484a:	e77f      	b.n	1474c <spi_nrfx_transceive+0x150>
		return -ETIMEDOUT;
   1484c:	f06f 0573 	mvn.w	r5, #115	; 0x73
   14850:	e7d8      	b.n	14804 <spi_nrfx_transceive+0x208>
   14852:	bf00      	nop
   14854:	0001e847 	.word	0x0001e847
   14858:	0003d08f 	.word	0x0003d08f
   1485c:	0007a11f 	.word	0x0007a11f
   14860:	000f423f 	.word	0x000f423f
   14864:	001e847f 	.word	0x001e847f
   14868:	003d08ff 	.word	0x003d08ff
   1486c:	007a1200 	.word	0x007a1200
   14870:	00f42400 	.word	0x00f42400
   14874:	01e84800 	.word	0x01e84800
   14878:	0001a8cb 	.word	0x0001a8cb
   1487c:	0bad0000 	.word	0x0bad0000

00014880 <regulator_fixed_init_onoff>:
	.enable = enable_onoff,
	.disable = disable_onoff,
};

static int regulator_fixed_init_onoff(const struct device *dev)
{
   14880:	b538      	push	{r3, r4, r5, lr}
	struct driver_data_onoff *data = dev->data;
   14882:	6905      	ldr	r5, [r0, #16]
	int rc;

	data->dev = dev;
	rc = onoff_manager_init(&data->mgr, &transitions);
   14884:	4908      	ldr	r1, [pc, #32]	; (148a8 <regulator_fixed_init_onoff+0x28>)
{
   14886:	4604      	mov	r4, r0
	data->dev = dev;
   14888:	4628      	mov	r0, r5
   1488a:	f840 4b04 	str.w	r4, [r0], #4
	rc = onoff_manager_init(&data->mgr, &transitions);
   1488e:	f004 fed0 	bl	19632 <onoff_manager_init>
	__ASSERT_NO_MSG(rc == 0);

#ifdef CONFIG_MULTITHREADING
	k_work_init_delayable(&data->dwork, onoff_worker);
   14892:	4906      	ldr	r1, [pc, #24]	; (148ac <regulator_fixed_init_onoff+0x2c>)
   14894:	f105 0020 	add.w	r0, r5, #32
   14898:	f008 fc0f 	bl	1d0ba <k_work_init_delayable>
#endif /* CONFIG_MULTITHREADING */

	rc = common_init(dev);
   1489c:	6860      	ldr	r0, [r4, #4]
   1489e:	f006 f8c8 	bl	1aa32 <common_init.isra.0>
	}

	LOG_INF("%s onoff: %d", dev->name, rc);

	return rc;
}
   148a2:	ea00 70e0 	and.w	r0, r0, r0, asr #31
   148a6:	bd38      	pop	{r3, r4, r5, pc}
   148a8:	0001da40 	.word	0x0001da40
   148ac:	0001aa9d 	.word	0x0001aa9d

000148b0 <finalize_transition>:
{
   148b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if ((rc >= 0) && (delay_us > 0)) {
   148b4:	1e1c      	subs	r4, r3, #0
{
   148b6:	4605      	mov	r5, r0
   148b8:	460f      	mov	r7, r1
   148ba:	4690      	mov	r8, r2
	if ((rc >= 0) && (delay_us > 0)) {
   148bc:	db10      	blt.n	148e0 <finalize_transition+0x30>
   148be:	b17a      	cbz	r2, 148e0 <finalize_transition+0x30>
			return (uint32_t)((t * to_hz + off) / from_hz);
   148c0:	ea4f 4952 	mov.w	r9, r2, lsr #17
   148c4:	03d6      	lsls	r6, r2, #15
   148c6:	2300      	movs	r3, #0
   148c8:	4a14      	ldr	r2, [pc, #80]	; (1491c <finalize_transition+0x6c>)
   148ca:	4630      	mov	r0, r6
   148cc:	4649      	mov	r1, r9
   148ce:	f7fb ffe5 	bl	1089c <__aeabi_uldivmod>
		    || k_is_pre_kernel()
   148d2:	b110      	cbz	r0, 148da <finalize_transition+0x2a>
	return !z_sys_post_kernel;
   148d4:	4b12      	ldr	r3, [pc, #72]	; (14920 <finalize_transition+0x70>)
   148d6:	781b      	ldrb	r3, [r3, #0]
   148d8:	b943      	cbnz	r3, 148ec <finalize_transition+0x3c>
	z_impl_k_busy_wait(usec_to_wait);
   148da:	4640      	mov	r0, r8
   148dc:	f008 fd30 	bl	1d340 <z_impl_k_busy_wait>
	notify(&data->mgr, rc);
   148e0:	4621      	mov	r1, r4
   148e2:	1d28      	adds	r0, r5, #4
   148e4:	463b      	mov	r3, r7
}
   148e6:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	notify(&data->mgr, rc);
   148ea:	4718      	bx	r3
			return ((t * to_hz + off) / from_hz);
   148ec:	480d      	ldr	r0, [pc, #52]	; (14924 <finalize_transition+0x74>)
   148ee:	4a0b      	ldr	r2, [pc, #44]	; (1491c <finalize_transition+0x6c>)
			data->notify = notify;
   148f0:	652f      	str	r7, [r5, #80]	; 0x50
   148f2:	1830      	adds	r0, r6, r0
			data->task = WORK_TASK_DELAY;
   148f4:	f04f 0303 	mov.w	r3, #3
   148f8:	f149 0100 	adc.w	r1, r9, #0
   148fc:	f885 3054 	strb.w	r3, [r5, #84]	; 0x54
   14900:	2300      	movs	r3, #0
   14902:	f7fb ffcb 	bl	1089c <__aeabi_uldivmod>
   14906:	4602      	mov	r2, r0
   14908:	460b      	mov	r3, r1
			rc = k_work_schedule(&data->dwork, K_USEC(delay_us));
   1490a:	f105 0020 	add.w	r0, r5, #32
   1490e:	f004 f843 	bl	18998 <k_work_schedule>
			if (rc >= 0) {
   14912:	1e04      	subs	r4, r0, #0
   14914:	dbe4      	blt.n	148e0 <finalize_transition+0x30>
}
   14916:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   1491a:	bf00      	nop
   1491c:	000f4240 	.word	0x000f4240
   14920:	20001a13 	.word	0x20001a13
   14924:	000f423f 	.word	0x000f423f

00014928 <event_txdrdy_check>:
    nrf_event_readback((uint8_t *)p_reg + (uint32_t)event);
}

NRF_STATIC_INLINE bool nrf_uart_event_check(NRF_UART_Type const * p_reg, nrf_uart_event_t event)
{
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   14928:	4b05      	ldr	r3, [pc, #20]	; (14940 <event_txdrdy_check+0x18>)
   1492a:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c

static bool event_txdrdy_check(void)
{
	return (nrf_uart_event_check(uart0_addr, NRF_UART_EVENT_TXDRDY)
#ifdef CONFIG_UART_0_INTERRUPT_DRIVEN
		|| uart_sw_event_txdrdy
   1492e:	b92b      	cbnz	r3, 1493c <event_txdrdy_check+0x14>
   14930:	4b04      	ldr	r3, [pc, #16]	; (14944 <event_txdrdy_check+0x1c>)
   14932:	7818      	ldrb	r0, [r3, #0]
   14934:	3800      	subs	r0, #0
   14936:	bf18      	it	ne
   14938:	2001      	movne	r0, #1
   1493a:	4770      	bx	lr
   1493c:	2001      	movs	r0, #1
#endif
	       );
}
   1493e:	4770      	bx	lr
   14940:	40002000 	.word	0x40002000
   14944:	20001a0c 	.word	0x20001a0c

00014948 <uart_nrfx_poll_in>:
   14948:	4b07      	ldr	r3, [pc, #28]	; (14968 <uart_nrfx_poll_in+0x20>)
   1494a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 * @return 0 if a character arrived, -1 if the input buffer if empty.
 */

static int uart_nrfx_poll_in(const struct device *dev, unsigned char *c)
{
	if (!nrf_uart_event_check(uart0_addr, NRF_UART_EVENT_RXDRDY)) {
   1494e:	b142      	cbz	r2, 14962 <uart_nrfx_poll_in+0x1a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   14950:	2000      	movs	r0, #0
   14952:	f8c3 0108 	str.w	r0, [r3, #264]	; 0x108
   14956:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
    nrf_uart_hwfc_pins_set(p_reg, NRF_UART_PSEL_DISCONNECTED, NRF_UART_PSEL_DISCONNECTED);
}

NRF_STATIC_INLINE uint8_t nrf_uart_rxd_get(NRF_UART_Type const * p_reg)
{
    return p_reg->RXD;
   1495a:	f8d3 3518 	ldr.w	r3, [r3, #1304]	; 0x518
   1495e:	700b      	strb	r3, [r1, #0]
	nrf_uart_event_clear(uart0_addr, NRF_UART_EVENT_RXDRDY);

	/* got a character */
	*c = nrf_uart_rxd_get(uart0_addr);

	return 0;
   14960:	4770      	bx	lr
		return -1;
   14962:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
   14966:	4770      	bx	lr
   14968:	40002000 	.word	0x40002000

0001496c <uart_nrfx_err_check>:
    uint32_t errsrc_mask = p_reg->ERRORSRC;
   1496c:	4b02      	ldr	r3, [pc, #8]	; (14978 <uart_nrfx_err_check+0xc>)
   1496e:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
   14972:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
/** Console I/O function */
static int uart_nrfx_err_check(const struct device *dev)
{
	/* register bitfields maps to the defines in uart.h */
	return nrf_uart_errorsrc_get_and_clear(uart0_addr);
}
   14976:	4770      	bx	lr
   14978:	40002000 	.word	0x40002000

0001497c <uart_nrfx_fifo_read>:

/** Interrupt driven FIFO read function */
static int uart_nrfx_fifo_read(const struct device *dev,
			       uint8_t *rx_data,
			       const int size)
{
   1497c:	b570      	push	{r4, r5, r6, lr}
	uint8_t num_rx = 0U;

	while ((size - num_rx > 0) &&
   1497e:	2300      	movs	r3, #0
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   14980:	4c09      	ldr	r4, [pc, #36]	; (149a8 <uart_nrfx_fifo_read+0x2c>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   14982:	461e      	mov	r6, r3
   14984:	b2d8      	uxtb	r0, r3
   14986:	1a15      	subs	r5, r2, r0
   14988:	2d00      	cmp	r5, #0
   1498a:	dd03      	ble.n	14994 <uart_nrfx_fifo_read+0x18>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1498c:	f8d4 5108 	ldr.w	r5, [r4, #264]	; 0x108
   14990:	3301      	adds	r3, #1
   14992:	b905      	cbnz	r5, 14996 <uart_nrfx_fifo_read+0x1a>
		/* Receive a character */
		rx_data[num_rx++] = (uint8_t)nrf_uart_rxd_get(uart0_addr);
	}

	return num_rx;
}
   14994:	bd70      	pop	{r4, r5, r6, pc}
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   14996:	f8c4 6108 	str.w	r6, [r4, #264]	; 0x108
   1499a:	f8d4 5108 	ldr.w	r5, [r4, #264]	; 0x108
    return p_reg->RXD;
   1499e:	f8d4 5518 	ldr.w	r5, [r4, #1304]	; 0x518
   149a2:	540d      	strb	r5, [r1, r0]
   149a4:	e7ee      	b.n	14984 <uart_nrfx_fifo_read+0x8>
   149a6:	bf00      	nop
   149a8:	40002000 	.word	0x40002000

000149ac <uart_nrfx_irq_tx_enable>:
/** Interrupt driven transfer enabling function */
static void uart_nrfx_irq_tx_enable(const struct device *dev)
{
	uint32_t key;

	disable_tx_irq = false;
   149ac:	4b0e      	ldr	r3, [pc, #56]	; (149e8 <uart_nrfx_irq_tx_enable+0x3c>)
   149ae:	2200      	movs	r2, #0
   149b0:	701a      	strb	r2, [r3, #0]
    p_reg->TXD = txd;
}

NRF_STATIC_INLINE void nrf_uart_task_trigger(NRF_UART_Type * p_reg, nrf_uart_task_t task)
{
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   149b2:	4b0e      	ldr	r3, [pc, #56]	; (149ec <uart_nrfx_irq_tx_enable+0x40>)
   149b4:	2201      	movs	r2, #1
   149b6:	609a      	str	r2, [r3, #8]
    p_reg->INTENSET = mask;
   149b8:	2280      	movs	r2, #128	; 0x80
   149ba:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
	__asm__ volatile(
   149be:	f04f 0220 	mov.w	r2, #32
   149c2:	f3ef 8311 	mrs	r3, BASEPRI
   149c6:	f382 8812 	msr	BASEPRI_MAX, r2
   149ca:	f3bf 8f6f 	isb	sy
	/* Critical section is used to avoid any UART related interrupt which
	 * can occur after the if statement and before call of the function
	 * forcing an interrupt.
	 */
	key = irq_lock();
	if (uart_sw_event_txdrdy) {
   149ce:	4a08      	ldr	r2, [pc, #32]	; (149f0 <uart_nrfx_irq_tx_enable+0x44>)
   149d0:	7812      	ldrb	r2, [r2, #0]
   149d2:	b11a      	cbz	r2, 149dc <uart_nrfx_irq_tx_enable+0x30>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   149d4:	4a07      	ldr	r2, [pc, #28]	; (149f4 <uart_nrfx_irq_tx_enable+0x48>)
   149d6:	2104      	movs	r1, #4
   149d8:	f8c2 1100 	str.w	r1, [r2, #256]	; 0x100
	__asm__ volatile(
   149dc:	f383 8811 	msr	BASEPRI, r3
   149e0:	f3bf 8f6f 	isb	sy
		 * triggered by the software.
		 */
		NVIC_SetPendingIRQ(IRQN);
	}
	irq_unlock(key);
}
   149e4:	4770      	bx	lr
   149e6:	bf00      	nop
   149e8:	20001a0b 	.word	0x20001a0b
   149ec:	40002000 	.word	0x40002000
   149f0:	20001a0c 	.word	0x20001a0c
   149f4:	e000e100 	.word	0xe000e100

000149f8 <uart_nrfx_irq_tx_disable>:

/** Interrupt driven transfer disabling function */
static void uart_nrfx_irq_tx_disable(const struct device *dev)
{
	/* Disable TX interrupt in uart_nrfx_isr() when transmission is done. */
	disable_tx_irq = true;
   149f8:	4b01      	ldr	r3, [pc, #4]	; (14a00 <uart_nrfx_irq_tx_disable+0x8>)
   149fa:	2201      	movs	r2, #1
   149fc:	701a      	strb	r2, [r3, #0]
}
   149fe:	4770      	bx	lr
   14a00:	20001a0b 	.word	0x20001a0b

00014a04 <uart_nrfx_irq_rx_enable>:
   14a04:	4b02      	ldr	r3, [pc, #8]	; (14a10 <uart_nrfx_irq_rx_enable+0xc>)
   14a06:	2204      	movs	r2, #4
   14a08:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

/** Interrupt driven receiver enabling function */
static void uart_nrfx_irq_rx_enable(const struct device *dev)
{
	nrf_uart_int_enable(uart0_addr, NRF_UART_INT_MASK_RXDRDY);
}
   14a0c:	4770      	bx	lr
   14a0e:	bf00      	nop
   14a10:	40002000 	.word	0x40002000

00014a14 <uart_nrfx_irq_rx_disable>:
    p_reg->INTENCLR = mask;
   14a14:	4b02      	ldr	r3, [pc, #8]	; (14a20 <uart_nrfx_irq_rx_disable+0xc>)
   14a16:	2204      	movs	r2, #4
   14a18:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308

/** Interrupt driven receiver disabling function */
static void uart_nrfx_irq_rx_disable(const struct device *dev)
{
	nrf_uart_int_disable(uart0_addr, NRF_UART_INT_MASK_RXDRDY);
}
   14a1c:	4770      	bx	lr
   14a1e:	bf00      	nop
   14a20:	40002000 	.word	0x40002000

00014a24 <uart_nrfx_irq_rx_ready>:
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   14a24:	4b03      	ldr	r3, [pc, #12]	; (14a34 <uart_nrfx_irq_rx_ready+0x10>)
   14a26:	f8d3 0108 	ldr.w	r0, [r3, #264]	; 0x108

/** Interrupt driven receiver ready function */
static int uart_nrfx_irq_rx_ready(const struct device *dev)
{
	return nrf_uart_event_check(uart0_addr, NRF_UART_EVENT_RXDRDY);
}
   14a2a:	3800      	subs	r0, #0
   14a2c:	bf18      	it	ne
   14a2e:	2001      	movne	r0, #1
   14a30:	4770      	bx	lr
   14a32:	bf00      	nop
   14a34:	40002000 	.word	0x40002000

00014a38 <uart_nrfx_irq_err_enable>:
    p_reg->INTENSET = mask;
   14a38:	4b02      	ldr	r3, [pc, #8]	; (14a44 <uart_nrfx_irq_err_enable+0xc>)
   14a3a:	f44f 7200 	mov.w	r2, #512	; 0x200
   14a3e:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

/** Interrupt driven error enabling function */
static void uart_nrfx_irq_err_enable(const struct device *dev)
{
	nrf_uart_int_enable(uart0_addr, NRF_UART_INT_MASK_ERROR);
}
   14a42:	4770      	bx	lr
   14a44:	40002000 	.word	0x40002000

00014a48 <uart_nrfx_irq_err_disable>:
    p_reg->INTENCLR = mask;
   14a48:	4b02      	ldr	r3, [pc, #8]	; (14a54 <uart_nrfx_irq_err_disable+0xc>)
   14a4a:	f44f 7200 	mov.w	r2, #512	; 0x200
   14a4e:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308

/** Interrupt driven error disabling function */
static void uart_nrfx_irq_err_disable(const struct device *dev)
{
	nrf_uart_int_disable(uart0_addr, NRF_UART_INT_MASK_ERROR);
}
   14a52:	4770      	bx	lr
   14a54:	40002000 	.word	0x40002000

00014a58 <uart_nrfx_irq_callback_set>:
static void uart_nrfx_irq_callback_set(const struct device *dev,
				       uart_irq_callback_user_data_t cb,
				       void *cb_data)
{
	(void)dev;
	irq_callback = cb;
   14a58:	4b02      	ldr	r3, [pc, #8]	; (14a64 <uart_nrfx_irq_callback_set+0xc>)
   14a5a:	6019      	str	r1, [r3, #0]
	irq_cb_data = cb_data;
   14a5c:	4b02      	ldr	r3, [pc, #8]	; (14a68 <uart_nrfx_irq_callback_set+0x10>)
   14a5e:	601a      	str	r2, [r3, #0]
}
   14a60:	4770      	bx	lr
   14a62:	bf00      	nop
   14a64:	200016a0 	.word	0x200016a0
   14a68:	200016a4 	.word	0x200016a4

00014a6c <uart_nrfx_irq_tx_ready_complete>:
{
   14a6c:	b508      	push	{r3, lr}
    return p_reg->INTENSET & mask;
   14a6e:	4b07      	ldr	r3, [pc, #28]	; (14a8c <uart_nrfx_irq_tx_ready_complete+0x20>)
   14a70:	f8d3 0304 	ldr.w	r0, [r3, #772]	; 0x304
	       !disable_tx_irq &&
   14a74:	f010 0080 	ands.w	r0, r0, #128	; 0x80
   14a78:	d004      	beq.n	14a84 <uart_nrfx_irq_tx_ready_complete+0x18>
   14a7a:	4b05      	ldr	r3, [pc, #20]	; (14a90 <uart_nrfx_irq_tx_ready_complete+0x24>)
   14a7c:	781b      	ldrb	r3, [r3, #0]
					 NRF_UART_INT_MASK_TXDRDY) &&
   14a7e:	b913      	cbnz	r3, 14a86 <uart_nrfx_irq_tx_ready_complete+0x1a>
	       event_txdrdy_check();
   14a80:	f7ff ff52 	bl	14928 <event_txdrdy_check>
}
   14a84:	bd08      	pop	{r3, pc}
	       !disable_tx_irq &&
   14a86:	2000      	movs	r0, #0
   14a88:	e7fc      	b.n	14a84 <uart_nrfx_irq_tx_ready_complete+0x18>
   14a8a:	bf00      	nop
   14a8c:	40002000 	.word	0x40002000
   14a90:	20001a0b 	.word	0x20001a0b

00014a94 <uart_nrfx_irq_is_pending>:
   14a94:	4a0b      	ldr	r2, [pc, #44]	; (14ac4 <uart_nrfx_irq_is_pending+0x30>)
{
   14a96:	b508      	push	{r3, lr}
   14a98:	f8d2 3304 	ldr.w	r3, [r2, #772]	; 0x304
		||
   14a9c:	061b      	lsls	r3, r3, #24
   14a9e:	d405      	bmi.n	14aac <uart_nrfx_irq_is_pending+0x18>
   14aa0:	f8d2 0304 	ldr.w	r0, [r2, #772]	; 0x304
   14aa4:	f010 0004 	ands.w	r0, r0, #4
   14aa8:	d106      	bne.n	14ab8 <uart_nrfx_irq_is_pending+0x24>
}
   14aaa:	bd08      	pop	{r3, pc}
		 uart_nrfx_irq_tx_ready_complete(dev))
   14aac:	f7ff ffde 	bl	14a6c <uart_nrfx_irq_tx_ready_complete>
					   NRF_UART_INT_MASK_TXDRDY) &&
   14ab0:	2800      	cmp	r0, #0
   14ab2:	d0f5      	beq.n	14aa0 <uart_nrfx_irq_is_pending+0xc>
		||
   14ab4:	2001      	movs	r0, #1
   14ab6:	e7f8      	b.n	14aaa <uart_nrfx_irq_is_pending+0x16>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   14ab8:	f8d2 0108 	ldr.w	r0, [r2, #264]	; 0x108
					   NRF_UART_INT_MASK_RXDRDY) &&
   14abc:	3800      	subs	r0, #0
   14abe:	bf18      	it	ne
   14ac0:	2001      	movne	r0, #1
   14ac2:	e7f2      	b.n	14aaa <uart_nrfx_irq_is_pending+0x16>
   14ac4:	40002000 	.word	0x40002000

00014ac8 <uart_nrfx_isr>:
 *
 * @param arg Argument to ISR.
 */
static void uart_nrfx_isr(const struct device *dev)
{
	if (disable_tx_irq &&
   14ac8:	4a0e      	ldr	r2, [pc, #56]	; (14b04 <uart_nrfx_isr+0x3c>)
   14aca:	4b0f      	ldr	r3, [pc, #60]	; (14b08 <uart_nrfx_isr+0x40>)
   14acc:	7811      	ldrb	r1, [r2, #0]
   14ace:	b151      	cbz	r1, 14ae6 <uart_nrfx_isr+0x1e>
   14ad0:	f8d3 111c 	ldr.w	r1, [r3, #284]	; 0x11c
   14ad4:	b139      	cbz	r1, 14ae6 <uart_nrfx_isr+0x1e>
    p_reg->INTENCLR = mask;
   14ad6:	2180      	movs	r1, #128	; 0x80
   14ad8:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   14adc:	2101      	movs	r1, #1
   14ade:	60d9      	str	r1, [r3, #12]
		/* The transaction is over. It is okay to enter the deep sleep
		 * mode if needed.
		 */
		pm_device_busy_clear(dev);

		disable_tx_irq = false;
   14ae0:	2300      	movs	r3, #0
   14ae2:	7013      	strb	r3, [r2, #0]

		return;
   14ae4:	4770      	bx	lr
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   14ae6:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
	}

	if (nrf_uart_event_check(uart0_addr, NRF_UART_EVENT_ERROR)) {
   14aea:	b122      	cbz	r2, 14af6 <uart_nrfx_isr+0x2e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   14aec:	2200      	movs	r2, #0
   14aee:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
   14af2:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
		nrf_uart_event_clear(uart0_addr, NRF_UART_EVENT_ERROR);
	}

	if (irq_callback) {
   14af6:	4b05      	ldr	r3, [pc, #20]	; (14b0c <uart_nrfx_isr+0x44>)
   14af8:	681b      	ldr	r3, [r3, #0]
   14afa:	b113      	cbz	r3, 14b02 <uart_nrfx_isr+0x3a>
		irq_callback(dev, irq_cb_data);
   14afc:	4a04      	ldr	r2, [pc, #16]	; (14b10 <uart_nrfx_isr+0x48>)
   14afe:	6811      	ldr	r1, [r2, #0]
   14b00:	4718      	bx	r3
	}
}
   14b02:	4770      	bx	lr
   14b04:	20001a0b 	.word	0x20001a0b
   14b08:	40002000 	.word	0x40002000
   14b0c:	200016a0 	.word	0x200016a0
   14b10:	200016a4 	.word	0x200016a4

00014b14 <uart_nrfx_configure>:
{
   14b14:	b530      	push	{r4, r5, lr}
	switch (cfg->stop_bits) {
   14b16:	794b      	ldrb	r3, [r1, #5]
   14b18:	2b01      	cmp	r3, #1
   14b1a:	d022      	beq.n	14b62 <uart_nrfx_configure+0x4e>
   14b1c:	2b03      	cmp	r3, #3
   14b1e:	d11d      	bne.n	14b5c <uart_nrfx_configure+0x48>
		uart_cfg.stop = NRF_UART_STOP_TWO;
   14b20:	2510      	movs	r5, #16
	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
   14b22:	798b      	ldrb	r3, [r1, #6]
   14b24:	2b03      	cmp	r3, #3
   14b26:	d119      	bne.n	14b5c <uart_nrfx_configure+0x48>
	switch (cfg->flow_ctrl) {
   14b28:	79cb      	ldrb	r3, [r1, #7]
   14b2a:	b9bb      	cbnz	r3, 14b5c <uart_nrfx_configure+0x48>
	switch (cfg->parity) {
   14b2c:	790a      	ldrb	r2, [r1, #4]
   14b2e:	b112      	cbz	r2, 14b36 <uart_nrfx_configure+0x22>
   14b30:	2a02      	cmp	r2, #2
   14b32:	d113      	bne.n	14b5c <uart_nrfx_configure+0x48>
		uart_cfg.parity = NRF_UART_PARITY_INCLUDED;
   14b34:	220e      	movs	r2, #14
	if (baudrate_set(dev, cfg->baudrate) != 0) {
   14b36:	680b      	ldr	r3, [r1, #0]
	switch (baudrate) {
   14b38:	f5b3 4f16 	cmp.w	r3, #38400	; 0x9600
   14b3c:	d061      	beq.n	14c02 <uart_nrfx_configure+0xee>
   14b3e:	d82d      	bhi.n	14b9c <uart_nrfx_configure+0x88>
   14b40:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
   14b44:	d05f      	beq.n	14c06 <uart_nrfx_configure+0xf2>
   14b46:	d816      	bhi.n	14b76 <uart_nrfx_configure+0x62>
   14b48:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
   14b4c:	d05d      	beq.n	14c0a <uart_nrfx_configure+0xf6>
   14b4e:	d80a      	bhi.n	14b66 <uart_nrfx_configure+0x52>
   14b50:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
   14b54:	d05c      	beq.n	14c10 <uart_nrfx_configure+0xfc>
   14b56:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
   14b5a:	d05c      	beq.n	14c16 <uart_nrfx_configure+0x102>
   14b5c:	f06f 0085 	mvn.w	r0, #133	; 0x85
   14b60:	e04e      	b.n	14c00 <uart_nrfx_configure+0xec>
	switch (cfg->stop_bits) {
   14b62:	2500      	movs	r5, #0
   14b64:	e7dd      	b.n	14b22 <uart_nrfx_configure+0xe>
	switch (baudrate) {
   14b66:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
   14b6a:	d057      	beq.n	14c1c <uart_nrfx_configure+0x108>
   14b6c:	f5b3 5f96 	cmp.w	r3, #4800	; 0x12c0
   14b70:	d1f4      	bne.n	14b5c <uart_nrfx_configure+0x48>
		nrf_baudrate = NRF_UART_BAUDRATE_4800;
   14b72:	4b34      	ldr	r3, [pc, #208]	; (14c44 <uart_nrfx_configure+0x130>)
   14b74:	e039      	b.n	14bea <uart_nrfx_configure+0xd6>
	switch (baudrate) {
   14b76:	f5b3 4fe1 	cmp.w	r3, #28800	; 0x7080
   14b7a:	d052      	beq.n	14c22 <uart_nrfx_configure+0x10e>
   14b7c:	d807      	bhi.n	14b8e <uart_nrfx_configure+0x7a>
   14b7e:	f5b3 5f61 	cmp.w	r3, #14400	; 0x3840
   14b82:	d050      	beq.n	14c26 <uart_nrfx_configure+0x112>
   14b84:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
   14b88:	d1e8      	bne.n	14b5c <uart_nrfx_configure+0x48>
		nrf_baudrate = NRF_UART_BAUDRATE_19200;
   14b8a:	4b2f      	ldr	r3, [pc, #188]	; (14c48 <uart_nrfx_configure+0x134>)
   14b8c:	e02d      	b.n	14bea <uart_nrfx_configure+0xd6>
	switch (baudrate) {
   14b8e:	f647 2412 	movw	r4, #31250	; 0x7a12
   14b92:	42a3      	cmp	r3, r4
   14b94:	d1e2      	bne.n	14b5c <uart_nrfx_configure+0x48>
		nrf_baudrate = NRF_UART_BAUDRATE_31250;
   14b96:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
   14b9a:	e026      	b.n	14bea <uart_nrfx_configure+0xd6>
	switch (baudrate) {
   14b9c:	f5b3 3f61 	cmp.w	r3, #230400	; 0x38400
   14ba0:	d044      	beq.n	14c2c <uart_nrfx_configure+0x118>
   14ba2:	d811      	bhi.n	14bc8 <uart_nrfx_configure+0xb4>
   14ba4:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
   14ba8:	d042      	beq.n	14c30 <uart_nrfx_configure+0x11c>
   14baa:	d808      	bhi.n	14bbe <uart_nrfx_configure+0xaa>
   14bac:	f64d 24c0 	movw	r4, #56000	; 0xdac0
   14bb0:	42a3      	cmp	r3, r4
   14bb2:	d03f      	beq.n	14c34 <uart_nrfx_configure+0x120>
   14bb4:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
   14bb8:	d1d0      	bne.n	14b5c <uart_nrfx_configure+0x48>
		nrf_baudrate = NRF_UART_BAUDRATE_57600;
   14bba:	4b24      	ldr	r3, [pc, #144]	; (14c4c <uart_nrfx_configure+0x138>)
   14bbc:	e015      	b.n	14bea <uart_nrfx_configure+0xd6>
	switch (baudrate) {
   14bbe:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
   14bc2:	d1cb      	bne.n	14b5c <uart_nrfx_configure+0x48>
		nrf_baudrate = NRF_UART_BAUDRATE_115200;
   14bc4:	4b22      	ldr	r3, [pc, #136]	; (14c50 <uart_nrfx_configure+0x13c>)
   14bc6:	e010      	b.n	14bea <uart_nrfx_configure+0xd6>
	switch (baudrate) {
   14bc8:	f5b3 2f61 	cmp.w	r3, #921600	; 0xe1000
   14bcc:	d035      	beq.n	14c3a <uart_nrfx_configure+0x126>
   14bce:	d807      	bhi.n	14be0 <uart_nrfx_configure+0xcc>
   14bd0:	4c20      	ldr	r4, [pc, #128]	; (14c54 <uart_nrfx_configure+0x140>)
   14bd2:	42a3      	cmp	r3, r4
   14bd4:	d033      	beq.n	14c3e <uart_nrfx_configure+0x12a>
   14bd6:	f5b3 2fe1 	cmp.w	r3, #460800	; 0x70800
   14bda:	d1bf      	bne.n	14b5c <uart_nrfx_configure+0x48>
		nrf_baudrate = NRF_UART_BAUDRATE_460800;
   14bdc:	4b1e      	ldr	r3, [pc, #120]	; (14c58 <uart_nrfx_configure+0x144>)
   14bde:	e004      	b.n	14bea <uart_nrfx_configure+0xd6>
	switch (baudrate) {
   14be0:	4c1e      	ldr	r4, [pc, #120]	; (14c5c <uart_nrfx_configure+0x148>)
   14be2:	42a3      	cmp	r3, r4
   14be4:	d1ba      	bne.n	14b5c <uart_nrfx_configure+0x48>
		nrf_baudrate = NRF_UART_BAUDRATE_1000000;
   14be6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
	struct uart_nrfx_data *data = dev->data;
   14bea:	6904      	ldr	r4, [r0, #16]
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uart_baudrate_set(NRF_UART_Type * p_reg, nrf_uart_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
   14bec:	481c      	ldr	r0, [pc, #112]	; (14c60 <uart_nrfx_configure+0x14c>)
                    | (uint32_t)p_cfg->hwfc;
   14bee:	432a      	orrs	r2, r5
    p_reg->BAUDRATE = baudrate;
   14bf0:	f8c0 3524 	str.w	r3, [r0, #1316]	; 0x524
    p_reg->CONFIG = (uint32_t)p_cfg->parity
   14bf4:	f8c0 256c 	str.w	r2, [r0, #1388]	; 0x56c
	data->uart_config = *cfg;
   14bf8:	c903      	ldmia	r1, {r0, r1}
   14bfa:	e884 0003 	stmia.w	r4, {r0, r1}
	return 0;
   14bfe:	2000      	movs	r0, #0
}
   14c00:	bd30      	pop	{r4, r5, pc}
		nrf_baudrate = NRF_UART_BAUDRATE_38400;
   14c02:	4b18      	ldr	r3, [pc, #96]	; (14c64 <uart_nrfx_configure+0x150>)
   14c04:	e7f1      	b.n	14bea <uart_nrfx_configure+0xd6>
		nrf_baudrate = NRF_UART_BAUDRATE_9600;
   14c06:	4b18      	ldr	r3, [pc, #96]	; (14c68 <uart_nrfx_configure+0x154>)
   14c08:	e7ef      	b.n	14bea <uart_nrfx_configure+0xd6>
		nrf_baudrate = NRF_UART_BAUDRATE_1200;
   14c0a:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
   14c0e:	e7ec      	b.n	14bea <uart_nrfx_configure+0xd6>
		nrf_baudrate = 0x00014000;
   14c10:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
   14c14:	e7e9      	b.n	14bea <uart_nrfx_configure+0xd6>
	switch (baudrate) {
   14c16:	f44f 331c 	mov.w	r3, #159744	; 0x27000
   14c1a:	e7e6      	b.n	14bea <uart_nrfx_configure+0xd6>
		nrf_baudrate = NRF_UART_BAUDRATE_2400;
   14c1c:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
   14c20:	e7e3      	b.n	14bea <uart_nrfx_configure+0xd6>
		nrf_baudrate = NRF_UART_BAUDRATE_28800;
   14c22:	4b12      	ldr	r3, [pc, #72]	; (14c6c <uart_nrfx_configure+0x158>)
   14c24:	e7e1      	b.n	14bea <uart_nrfx_configure+0xd6>
		nrf_baudrate = NRF_UART_BAUDRATE_14400;
   14c26:	f44f 136c 	mov.w	r3, #3866624	; 0x3b0000
   14c2a:	e7de      	b.n	14bea <uart_nrfx_configure+0xd6>
		nrf_baudrate = NRF_UART_BAUDRATE_230400;
   14c2c:	4b10      	ldr	r3, [pc, #64]	; (14c70 <uart_nrfx_configure+0x15c>)
   14c2e:	e7dc      	b.n	14bea <uart_nrfx_configure+0xd6>
		nrf_baudrate = NRF_UART_BAUDRATE_76800;
   14c30:	4b10      	ldr	r3, [pc, #64]	; (14c74 <uart_nrfx_configure+0x160>)
   14c32:	e7da      	b.n	14bea <uart_nrfx_configure+0xd6>
		nrf_baudrate = NRF_UART_BAUDRATE_56000;
   14c34:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
   14c38:	e7d7      	b.n	14bea <uart_nrfx_configure+0xd6>
		nrf_baudrate = NRF_UART_BAUDRATE_921600;
   14c3a:	4b0f      	ldr	r3, [pc, #60]	; (14c78 <uart_nrfx_configure+0x164>)
   14c3c:	e7d5      	b.n	14bea <uart_nrfx_configure+0xd6>
		nrf_baudrate = NRF_UART_BAUDRATE_250000;
   14c3e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
   14c42:	e7d2      	b.n	14bea <uart_nrfx_configure+0xd6>
   14c44:	0013b000 	.word	0x0013b000
   14c48:	004ea000 	.word	0x004ea000
   14c4c:	00ebf000 	.word	0x00ebf000
   14c50:	01d7e000 	.word	0x01d7e000
   14c54:	0003d090 	.word	0x0003d090
   14c58:	075f7000 	.word	0x075f7000
   14c5c:	000f4240 	.word	0x000f4240
   14c60:	40002000 	.word	0x40002000
   14c64:	009d5000 	.word	0x009d5000
   14c68:	00275000 	.word	0x00275000
   14c6c:	0075f000 	.word	0x0075f000
   14c70:	03afb000 	.word	0x03afb000
   14c74:	013a9000 	.word	0x013a9000
   14c78:	0ebed000 	.word	0x0ebed000

00014c7c <uart_nrfx_init>:
 * @param dev UART device struct
 *
 * @return 0 on success
 */
static int uart_nrfx_init(const struct device *dev)
{
   14c7c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
	struct uart_nrfx_data *data = dev->data;
	int err;
#ifdef CONFIG_PINCTRL
	const struct uart_nrfx_config *config = dev->config;
   14c80:	6843      	ldr	r3, [r0, #4]
    p_reg->ENABLE = UART_ENABLE_ENABLE_Disabled;
   14c82:	4d19      	ldr	r5, [pc, #100]	; (14ce8 <uart_nrfx_init+0x6c>)
#endif /* CONFIG_PINCTRL */

	nrf_uart_disable(uart0_addr);

#ifdef CONFIG_PINCTRL
	err = pinctrl_apply_state(config->pcfg, PINCTRL_STATE_DEFAULT);
   14c84:	681f      	ldr	r7, [r3, #0]
	struct uart_nrfx_data *data = dev->data;
   14c86:	f8d0 8010 	ldr.w	r8, [r0, #16]
   14c8a:	2100      	movs	r1, #0
{
   14c8c:	4606      	mov	r6, r0
   14c8e:	f8c5 1500 	str.w	r1, [r5, #1280]	; 0x500
				      uint8_t id)
{
	int ret;
	const struct pinctrl_state *state;

	ret = pinctrl_lookup_state(config, id, &state);
   14c92:	aa01      	add	r2, sp, #4
   14c94:	4638      	mov	r0, r7
   14c96:	f005 ff88 	bl	1abaa <pinctrl_lookup_state>
	if (ret < 0) {
   14c9a:	1e04      	subs	r4, r0, #0
   14c9c:	db1f      	blt.n	14cde <uart_nrfx_init+0x62>
		return ret;
	}

	return pinctrl_apply_state_direct(config, state);
   14c9e:	9b01      	ldr	r3, [sp, #4]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
   14ca0:	683a      	ldr	r2, [r7, #0]
   14ca2:	7919      	ldrb	r1, [r3, #4]
   14ca4:	6818      	ldr	r0, [r3, #0]
   14ca6:	f005 ff9d 	bl	1abe4 <pinctrl_configure_pins>
	if (err < 0) {
   14caa:	1e04      	subs	r4, r0, #0
   14cac:	db17      	blt.n	14cde <uart_nrfx_init+0x62>
#else
	uart_nrfx_pins_configure(dev, false);
#endif /* CONFIG_PINCTRL */

	/* Set initial configuration */
	err = uart_nrfx_configure(dev, &data->uart_config);
   14cae:	4641      	mov	r1, r8
   14cb0:	4630      	mov	r0, r6
   14cb2:	f7ff ff2f 	bl	14b14 <uart_nrfx_configure>
	if (err) {
   14cb6:	4604      	mov	r4, r0
   14cb8:	b988      	cbnz	r0, 14cde <uart_nrfx_init+0x62>
    p_reg->ENABLE = UART_ENABLE_ENABLE_Enabled;
   14cba:	2304      	movs	r3, #4
   14cbc:	f8c5 3500 	str.w	r3, [r5, #1280]	; 0x500
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   14cc0:	f8c5 0108 	str.w	r0, [r5, #264]	; 0x108
   14cc4:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108

#ifdef CONFIG_UART_0_INTERRUPT_DRIVEN
	/* Simulate that the TXDRDY event is set, so that the transmitter status
	 * is indicated correctly.
	 */
	uart_sw_event_txdrdy = 1U;
   14cc8:	4b08      	ldr	r3, [pc, #32]	; (14cec <uart_nrfx_init+0x70>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   14cca:	2101      	movs	r1, #1
   14ccc:	6029      	str	r1, [r5, #0]
#endif

#if defined(CONFIG_UART_0_ASYNC) || defined(CONFIG_UART_0_INTERRUPT_DRIVEN)

	IRQ_CONNECT(IRQN,
   14cce:	4602      	mov	r2, r0
   14cd0:	2002      	movs	r0, #2
	uart_sw_event_txdrdy = 1U;
   14cd2:	7019      	strb	r1, [r3, #0]
	IRQ_CONNECT(IRQN,
   14cd4:	f7fd ff3a 	bl	12b4c <z_arm_irq_priority_set>
		    IRQ_PRIO,
		    uart_nrfx_isr,
		    DEVICE_DT_INST_GET(0),
		    0);
	irq_enable(IRQN);
   14cd8:	2002      	movs	r0, #2
   14cda:	f7fd ff05 	bl	12ae8 <arch_irq_enable>
#if HW_FLOW_CONTROL_AVAILABLE
	k_timer_init(&uart0_cb.tx_timeout_timer, tx_timeout, NULL);
#endif
#endif
	return 0;
}
   14cde:	4620      	mov	r0, r4
   14ce0:	b002      	add	sp, #8
   14ce2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   14ce6:	bf00      	nop
   14ce8:	40002000 	.word	0x40002000
   14cec:	20001a0c 	.word	0x20001a0c

00014cf0 <uart_nrfx_poll_out>:
{
   14cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   14cf2:	460e      	mov	r6, r1
	if (!k_is_in_isr()) {
   14cf4:	f008 f8e1 	bl	1ceba <k_is_in_isr>
   14cf8:	4d1b      	ldr	r5, [pc, #108]	; (14d68 <uart_nrfx_poll_out+0x78>)
   14cfa:	bb90      	cbnz	r0, 14d62 <uart_nrfx_poll_out+0x72>
   14cfc:	2464      	movs	r4, #100	; 0x64
	return __atomic_compare_exchange_n(target, &old_value, new_value,
   14cfe:	2701      	movs	r7, #1
   14d00:	f3bf 8f5b 	dmb	ish
   14d04:	e855 3f00 	ldrex	r3, [r5]
   14d08:	2b00      	cmp	r3, #0
   14d0a:	d103      	bne.n	14d14 <uart_nrfx_poll_out+0x24>
   14d0c:	e845 7200 	strex	r2, r7, [r5]
   14d10:	2a00      	cmp	r2, #0
   14d12:	d1f7      	bne.n	14d04 <uart_nrfx_poll_out+0x14>
   14d14:	f3bf 8f5b 	dmb	ish
		while (atomic_cas((atomic_t *) lock,
   14d18:	d007      	beq.n	14d2a <uart_nrfx_poll_out+0x3a>
	return z_impl_k_sleep(timeout);
   14d1a:	2021      	movs	r0, #33	; 0x21
   14d1c:	2100      	movs	r1, #0
			if (--safety_cnt == 0) {
   14d1e:	3c01      	subs	r4, #1
   14d20:	f004 f918 	bl	18f54 <z_impl_k_sleep>
   14d24:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
   14d28:	d1ea      	bne.n	14d00 <uart_nrfx_poll_out+0x10>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   14d2a:	4b10      	ldr	r3, [pc, #64]	; (14d6c <uart_nrfx_poll_out+0x7c>)
   14d2c:	2200      	movs	r2, #0
   14d2e:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
   14d32:	f8d3 111c 	ldr.w	r1, [r3, #284]	; 0x11c
	uart_sw_event_txdrdy = 0U;
   14d36:	490e      	ldr	r1, [pc, #56]	; (14d70 <uart_nrfx_poll_out+0x80>)
   14d38:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   14d3a:	2201      	movs	r2, #1
   14d3c:	609a      	str	r2, [r3, #8]
    p_reg->TXD = txd;
   14d3e:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
   14d42:	f8c3 651c 	str.w	r6, [r3, #1308]	; 0x51c
	NRFX_WAIT_FOR(event_txdrdy_check(), 1000, 1, res);
   14d46:	f7ff fdef 	bl	14928 <event_txdrdy_check>
   14d4a:	b920      	cbnz	r0, 14d56 <uart_nrfx_poll_out+0x66>
   14d4c:	2001      	movs	r0, #1
   14d4e:	f005 ffd7 	bl	1ad00 <nrfx_busy_wait>
   14d52:	3c01      	subs	r4, #1
   14d54:	d1f7      	bne.n	14d46 <uart_nrfx_poll_out+0x56>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   14d56:	4b05      	ldr	r3, [pc, #20]	; (14d6c <uart_nrfx_poll_out+0x7c>)
   14d58:	2201      	movs	r2, #1
   14d5a:	60da      	str	r2, [r3, #12]
	*lock = 0;
   14d5c:	2300      	movs	r3, #0
   14d5e:	602b      	str	r3, [r5, #0]
}
   14d60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		*lock = 1;
   14d62:	2301      	movs	r3, #1
   14d64:	602b      	str	r3, [r5, #0]
   14d66:	e7e0      	b.n	14d2a <uart_nrfx_poll_out+0x3a>
   14d68:	200016a8 	.word	0x200016a8
   14d6c:	40002000 	.word	0x40002000
   14d70:	20001a0c 	.word	0x20001a0c

00014d74 <uart_nrfx_fifo_fill>:
{
   14d74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	while ((len - num_tx > 0) &&
   14d78:	2400      	movs	r4, #0
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   14d7a:	4e0c      	ldr	r6, [pc, #48]	; (14dac <uart_nrfx_fifo_fill+0x38>)
	uart_sw_event_txdrdy = 0U;
   14d7c:	f8df 8030 	ldr.w	r8, [pc, #48]	; 14db0 <uart_nrfx_fifo_fill+0x3c>
   14d80:	4627      	mov	r7, r4
	while ((len - num_tx > 0) &&
   14d82:	b2e5      	uxtb	r5, r4
   14d84:	1b53      	subs	r3, r2, r5
   14d86:	2b00      	cmp	r3, #0
   14d88:	dd03      	ble.n	14d92 <uart_nrfx_fifo_fill+0x1e>
	       event_txdrdy_check()) {
   14d8a:	f7ff fdcd 	bl	14928 <event_txdrdy_check>
	while ((len - num_tx > 0) &&
   14d8e:	3401      	adds	r4, #1
   14d90:	b910      	cbnz	r0, 14d98 <uart_nrfx_fifo_fill+0x24>
}
   14d92:	4628      	mov	r0, r5
   14d94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   14d98:	f8c6 711c 	str.w	r7, [r6, #284]	; 0x11c
   14d9c:	f8d6 311c 	ldr.w	r3, [r6, #284]	; 0x11c
    p_reg->TXD = txd;
   14da0:	5d4b      	ldrb	r3, [r1, r5]
	uart_sw_event_txdrdy = 0U;
   14da2:	f888 7000 	strb.w	r7, [r8]
   14da6:	f8c6 351c 	str.w	r3, [r6, #1308]	; 0x51c
}
   14daa:	e7ea      	b.n	14d82 <uart_nrfx_fifo_fill+0xe>
   14dac:	40002000 	.word	0x40002000
   14db0:	20001a0c 	.word	0x20001a0c

00014db4 <compare_int_lock>:
	return 0;
#endif
}

static bool compare_int_lock(int32_t chan)
{
   14db4:	b510      	push	{r4, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
   14db6:	2301      	movs	r3, #1
   14db8:	4083      	lsls	r3, r0
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
   14dba:	4a11      	ldr	r2, [pc, #68]	; (14e00 <compare_int_lock+0x4c>)
   14dbc:	f3bf 8f5b 	dmb	ish
   14dc0:	43dc      	mvns	r4, r3
   14dc2:	e852 1f00 	ldrex	r1, [r2]
   14dc6:	ea01 0c04 	and.w	ip, r1, r4
   14dca:	e842 ce00 	strex	lr, ip, [r2]
   14dce:	f1be 0f00 	cmp.w	lr, #0
   14dd2:	d1f6      	bne.n	14dc2 <compare_int_lock+0xe>
   14dd4:	f3bf 8f5b 	dmb	ish

	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
   14dd8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
   14ddc:	fa02 f000 	lsl.w	r0, r2, r0
    p_reg->INTENSET = mask;
}

NRF_STATIC_INLINE void nrf_rtc_int_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->INTENCLR = mask;
   14de0:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
   14de4:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
   14de8:	f8c2 0308 	str.w	r0, [r2, #776]	; 0x308
   14dec:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
   14df0:	f3bf 8f6f 	isb	sy

	__DMB();
	__ISB();

	return prev & BIT(chan);
   14df4:	420b      	tst	r3, r1
}
   14df6:	bf14      	ite	ne
   14df8:	2001      	movne	r0, #1
   14dfa:	2000      	moveq	r0, #0
   14dfc:	bd10      	pop	{r4, pc}
   14dfe:	bf00      	nop
   14e00:	200016b0 	.word	0x200016b0

00014e04 <sys_clock_timeout_handler>:
static void sys_clock_timeout_handler(int32_t chan,
				      uint64_t expire_time,
				      void *user_data)
{
	uint32_t cc_value = absolute_time_to_cc(expire_time);
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
   14e04:	4919      	ldr	r1, [pc, #100]	; (14e6c <sys_clock_timeout_handler+0x68>)
{
   14e06:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   14e08:	4604      	mov	r4, r0
	return absolute_time & COUNTER_MAX;
   14e0a:	f022 457f 	bic.w	r5, r2, #4278190080	; 0xff000000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
   14e0e:	6808      	ldr	r0, [r1, #0]

	last_count += dticks * CYC_PER_TICK;
   14e10:	e9c1 2300 	strd	r2, r3, [r1]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
   14e14:	f5a5 1300 	sub.w	r3, r5, #2097152	; 0x200000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
   14e18:	1a10      	subs	r0, r2, r0
	if (in_anchor_range(cc_value)) {
   14e1a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
   14e1e:	d222      	bcs.n	14e66 <sys_clock_timeout_handler+0x62>
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
   14e20:	4b13      	ldr	r3, [pc, #76]	; (14e70 <sys_clock_timeout_handler+0x6c>)
   14e22:	681b      	ldr	r3, [r3, #0]
   14e24:	0a1a      	lsrs	r2, r3, #8
   14e26:	061b      	lsls	r3, r3, #24
   14e28:	195e      	adds	r6, r3, r5
   14e2a:	4b12      	ldr	r3, [pc, #72]	; (14e74 <sys_clock_timeout_handler+0x70>)
   14e2c:	f142 0700 	adc.w	r7, r2, #0
   14e30:	e9c3 6700 	strd	r6, r7, [r3]
		return true;
   14e34:	2601      	movs	r6, #1
		 */
		compare_set(chan, last_count + CYC_PER_TICK,
					  sys_clock_timeout_handler, NULL);
	}

	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
   14e36:	f004 f9ef 	bl	19218 <sys_clock_announce>
    return p_reg->CC[ch];
   14e3a:	00a3      	lsls	r3, r4, #2
   14e3c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   14e40:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
   14e44:	f8d3 2540 	ldr.w	r2, [r3, #1344]	; 0x540
			   (int32_t)dticks : (dticks > 0));

	if (cc_value == get_comparator(chan)) {
   14e48:	42aa      	cmp	r2, r5
   14e4a:	d10b      	bne.n	14e64 <sys_clock_timeout_handler+0x60>
		 * If anchor was updated we can enable same CC value to trigger
		 * interrupt after full cycle. Else set event in anchor update
		 * range. Since anchor was not updated we know that it's very
		 * far from mid point so setting is done without any protection.
		 */
		if (!anchor_updated) {
   14e4c:	b91e      	cbnz	r6, 14e56 <sys_clock_timeout_handler+0x52>
    p_reg->CC[ch] = cc_val;
   14e4e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   14e52:	f8c3 2540 	str.w	r2, [r3, #1344]	; 0x540
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
   14e56:	4b08      	ldr	r3, [pc, #32]	; (14e78 <sys_clock_timeout_handler+0x74>)
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
   14e58:	f44f 3080 	mov.w	r0, #65536	; 0x10000
   14e5c:	fa00 f404 	lsl.w	r4, r0, r4
   14e60:	f8c3 4344 	str.w	r4, [r3, #836]	; 0x344
			set_comparator(chan, COUNTER_HALF_SPAN);
		}
		event_enable(chan);
	}
}
   14e64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return false;
   14e66:	2600      	movs	r6, #0
   14e68:	e7e5      	b.n	14e36 <sys_clock_timeout_handler+0x32>
   14e6a:	bf00      	nop
   14e6c:	20000860 	.word	0x20000860
   14e70:	200016b4 	.word	0x200016b4
   14e74:	20000848 	.word	0x20000848
   14e78:	40011000 	.word	0x40011000

00014e7c <compare_int_unlock>:
	if (key) {
   14e7c:	b319      	cbz	r1, 14ec6 <compare_int_unlock+0x4a>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   14e7e:	f3bf 8f5b 	dmb	ish
		atomic_or(&int_mask, BIT(chan));
   14e82:	2301      	movs	r3, #1
   14e84:	4a10      	ldr	r2, [pc, #64]	; (14ec8 <compare_int_unlock+0x4c>)
   14e86:	4083      	lsls	r3, r0
   14e88:	e852 1f00 	ldrex	r1, [r2]
   14e8c:	4319      	orrs	r1, r3
   14e8e:	e842 1c00 	strex	ip, r1, [r2]
   14e92:	f1bc 0f00 	cmp.w	ip, #0
   14e96:	d1f7      	bne.n	14e88 <compare_int_unlock+0xc>
   14e98:	f3bf 8f5b 	dmb	ish
    p_reg->INTENSET = mask;
   14e9c:	4a0b      	ldr	r2, [pc, #44]	; (14ecc <compare_int_unlock+0x50>)
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
   14e9e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
   14ea2:	4083      	lsls	r3, r0
   14ea4:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   14ea8:	4b09      	ldr	r3, [pc, #36]	; (14ed0 <compare_int_unlock+0x54>)
   14eaa:	f3bf 8f5b 	dmb	ish
   14eae:	681b      	ldr	r3, [r3, #0]
   14eb0:	f3bf 8f5b 	dmb	ish
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
   14eb4:	fa23 f000 	lsr.w	r0, r3, r0
   14eb8:	07c3      	lsls	r3, r0, #31
   14eba:	bf42      	ittt	mi
   14ebc:	4b05      	ldrmi	r3, [pc, #20]	; (14ed4 <compare_int_unlock+0x58>)
   14ebe:	f44f 3200 	movmi.w	r2, #131072	; 0x20000
   14ec2:	f8c3 2100 	strmi.w	r2, [r3, #256]	; 0x100
}
   14ec6:	4770      	bx	lr
   14ec8:	200016b0 	.word	0x200016b0
   14ecc:	40011000 	.word	0x40011000
   14ed0:	200016ac 	.word	0x200016ac
   14ed4:	e000e100 	.word	0xe000e100

00014ed8 <z_nrf_rtc_timer_read>:
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
   14ed8:	4b0d      	ldr	r3, [pc, #52]	; (14f10 <z_nrf_rtc_timer_read+0x38>)
   14eda:	6818      	ldr	r0, [r3, #0]
   14edc:	0a01      	lsrs	r1, r0, #8
   14ede:	0600      	lsls	r0, r0, #24
  __ASM volatile ("dmb 0xF":::"memory");
   14ee0:	f3bf 8f5f 	dmb	sy
     return p_reg->COUNTER;
   14ee4:	4b0b      	ldr	r3, [pc, #44]	; (14f14 <z_nrf_rtc_timer_read+0x3c>)
   14ee6:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
	val += cntr;
   14eea:	1818      	adds	r0, r3, r0
   14eec:	f141 0100 	adc.w	r1, r1, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
   14ef0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   14ef4:	d20a      	bcs.n	14f0c <z_nrf_rtc_timer_read+0x34>
		if (val < anchor) {
   14ef6:	4b08      	ldr	r3, [pc, #32]	; (14f18 <z_nrf_rtc_timer_read+0x40>)
   14ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
   14efc:	4290      	cmp	r0, r2
   14efe:	eb71 0303 	sbcs.w	r3, r1, r3
   14f02:	d203      	bcs.n	14f0c <z_nrf_rtc_timer_read+0x34>
			val += COUNTER_SPAN;
   14f04:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
   14f08:	f141 0100 	adc.w	r1, r1, #0
}
   14f0c:	4770      	bx	lr
   14f0e:	bf00      	nop
   14f10:	200016b4 	.word	0x200016b4
   14f14:	40011000 	.word	0x40011000
   14f18:	20000848 	.word	0x20000848

00014f1c <compare_set>:
{
   14f1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14f20:	b085      	sub	sp, #20
   14f22:	4616      	mov	r6, r2
   14f24:	4698      	mov	r8, r3
   14f26:	4605      	mov	r5, r0
	key = compare_int_lock(chan);
   14f28:	f7ff ff44 	bl	14db4 <compare_int_lock>
   14f2c:	9000      	str	r0, [sp, #0]
	uint64_t curr_time = z_nrf_rtc_timer_read();
   14f2e:	f7ff ffd3 	bl	14ed8 <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
   14f32:	42b0      	cmp	r0, r6
   14f34:	eb71 0308 	sbcs.w	r3, r1, r8
   14f38:	d278      	bcs.n	1502c <compare_set+0x110>
		if (target_time - curr_time > COUNTER_SPAN) {
   14f3a:	4b46      	ldr	r3, [pc, #280]	; (15054 <compare_set+0x138>)
   14f3c:	1a30      	subs	r0, r6, r0
   14f3e:	eb68 0101 	sbc.w	r1, r8, r1
   14f42:	4298      	cmp	r0, r3
   14f44:	f171 0300 	sbcs.w	r3, r1, #0
   14f48:	f080 8081 	bcs.w	1504e <compare_set+0x132>
		if (target_time != cc_data[chan].target_time) {
   14f4c:	4b42      	ldr	r3, [pc, #264]	; (15058 <compare_set+0x13c>)
   14f4e:	eb03 1305 	add.w	r3, r3, r5, lsl #4
   14f52:	e9d3 ab02 	ldrd	sl, fp, [r3, #8]
   14f56:	45d8      	cmp	r8, fp
   14f58:	bf08      	it	eq
   14f5a:	4556      	cmpeq	r6, sl
   14f5c:	d051      	beq.n	15002 <compare_set+0xe6>
   14f5e:	ea4f 0985 	mov.w	r9, r5, lsl #2
   14f62:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
   14f66:	f105 0750 	add.w	r7, r5, #80	; 0x50
   14f6a:	f509 3988 	add.w	r9, r9, #69632	; 0x11000
   14f6e:	00bf      	lsls	r7, r7, #2
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
   14f70:	f44f 3180 	mov.w	r1, #65536	; 0x10000
   14f74:	fa01 f305 	lsl.w	r3, r1, r5
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
   14f78:	b2bf      	uxth	r7, r7
	return absolute_time & COUNTER_MAX;
   14f7a:	f026 427f 	bic.w	r2, r6, #4278190080	; 0xff000000
   14f7e:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
   14f82:	9301      	str	r3, [sp, #4]
    return p_reg->CC[ch];
   14f84:	f8d9 0540 	ldr.w	r0, [r9, #1344]	; 0x540
     return p_reg->COUNTER;
   14f88:	4b34      	ldr	r3, [pc, #208]	; (1505c <compare_set+0x140>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
   14f8a:	f507 3788 	add.w	r7, r7, #69632	; 0x11000
	uint32_t cc_val = abs_val & COUNTER_MAX;
   14f8e:	4614      	mov	r4, r2
     return p_reg->COUNTER;
   14f90:	f8d3 1504 	ldr.w	r1, [r3, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
   14f94:	1a40      	subs	r0, r0, r1
   14f96:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
   14f9a:	f021 4c7f 	bic.w	ip, r1, #4278190080	; 0xff000000
		if (counter_sub(prev_cc, now) == 1) {
   14f9e:	2801      	cmp	r0, #1
    p_reg->CC[ch] = cc_val;
   14fa0:	f8c9 c540 	str.w	ip, [r9, #1344]	; 0x540
   14fa4:	d107      	bne.n	14fb6 <compare_set+0x9a>
   14fa6:	e9cd 2102 	strd	r2, r1, [sp, #8]
	z_impl_k_busy_wait(usec_to_wait);
   14faa:	2013      	movs	r0, #19
   14fac:	f008 f9c8 	bl	1d340 <z_impl_k_busy_wait>
   14fb0:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
   14fb4:	4b29      	ldr	r3, [pc, #164]	; (1505c <compare_set+0x140>)
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
   14fb6:	f101 0c02 	add.w	ip, r1, #2
	return (a - b) & COUNTER_MAX;
   14fba:	eba4 000c 	sub.w	r0, r4, ip
   14fbe:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
			cc_val = now + 2;
   14fc2:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   14fc6:	bf88      	it	hi
   14fc8:	4664      	movhi	r4, ip
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
   14fca:	2000      	movs	r0, #0
   14fcc:	6038      	str	r0, [r7, #0]
   14fce:	6838      	ldr	r0, [r7, #0]
    p_reg->EVTENSET = mask;
   14fd0:	9801      	ldr	r0, [sp, #4]
   14fd2:	f8c3 0344 	str.w	r0, [r3, #836]	; 0x344
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
   14fd6:	f024 407f 	bic.w	r0, r4, #4278190080	; 0xff000000
    p_reg->CC[ch] = cc_val;
   14fda:	f8c9 0540 	str.w	r0, [r9, #1344]	; 0x540
     return p_reg->COUNTER;
   14fde:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
		 (counter_sub(cc_val, now2 + 2) > COUNTER_HALF_SPAN));
   14fe2:	4281      	cmp	r1, r0
   14fe4:	d006      	beq.n	14ff4 <compare_set+0xd8>
	return (a - b) & COUNTER_MAX;
   14fe6:	1a20      	subs	r0, r4, r0
   14fe8:	3802      	subs	r0, #2
   14fea:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	} while ((now2 != now) &&
   14fee:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   14ff2:	d819      	bhi.n	15028 <compare_set+0x10c>
	return (a - b) & COUNTER_MAX;
   14ff4:	1aa4      	subs	r4, r4, r2
   14ff6:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
			target_time += counter_sub(cc_set, cc_value);
   14ffa:	eb14 0a06 	adds.w	sl, r4, r6
   14ffe:	f148 0b00 	adc.w	fp, r8, #0
	cc_data[chan].target_time = target_time;
   15002:	4915      	ldr	r1, [pc, #84]	; (15058 <compare_set+0x13c>)
	cc_data[chan].callback = handler;
   15004:	980e      	ldr	r0, [sp, #56]	; 0x38
	cc_data[chan].target_time = target_time;
   15006:	012b      	lsls	r3, r5, #4
   15008:	eb01 1205 	add.w	r2, r1, r5, lsl #4
   1500c:	e9c2 ab02 	strd	sl, fp, [r2, #8]
	cc_data[chan].callback = handler;
   15010:	50c8      	str	r0, [r1, r3]
	cc_data[chan].user_context = user_data;
   15012:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   15014:	6053      	str	r3, [r2, #4]
	return ret;
   15016:	2400      	movs	r4, #0
	compare_int_unlock(chan, key);
   15018:	4628      	mov	r0, r5
   1501a:	9900      	ldr	r1, [sp, #0]
   1501c:	f7ff ff2e 	bl	14e7c <compare_int_unlock>
}
   15020:	4620      	mov	r0, r4
   15022:	b005      	add	sp, #20
   15024:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15028:	4620      	mov	r0, r4
   1502a:	e7b1      	b.n	14f90 <compare_set+0x74>
		atomic_or(&force_isr_mask, BIT(chan));
   1502c:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   1502e:	4a0c      	ldr	r2, [pc, #48]	; (15060 <compare_set+0x144>)
   15030:	f3bf 8f5b 	dmb	ish
   15034:	40ab      	lsls	r3, r5
   15036:	e852 1f00 	ldrex	r1, [r2]
   1503a:	4319      	orrs	r1, r3
   1503c:	e842 1000 	strex	r0, r1, [r2]
   15040:	2800      	cmp	r0, #0
   15042:	d1f8      	bne.n	15036 <compare_set+0x11a>
   15044:	f3bf 8f5b 	dmb	ish
   15048:	46b2      	mov	sl, r6
   1504a:	46c3      	mov	fp, r8
   1504c:	e7d9      	b.n	15002 <compare_set+0xe6>
			return -EINVAL;
   1504e:	f06f 0415 	mvn.w	r4, #21
   15052:	e7e1      	b.n	15018 <compare_set+0xfc>
   15054:	01000001 	.word	0x01000001
   15058:	20000850 	.word	0x20000850
   1505c:	40011000 	.word	0x40011000
   15060:	200016ac 	.word	0x200016ac

00015064 <sys_clock_driver_init>:
{
	return (uint32_t)z_nrf_rtc_timer_read();
}

static int sys_clock_driver_init(const struct device *dev)
{
   15064:	b573      	push	{r0, r1, r4, r5, r6, lr}
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
		cc_data[chan].target_time = TARGET_TIME_INVALID;
   15066:	4b19      	ldr	r3, [pc, #100]	; (150cc <sys_clock_driver_init+0x68>)
    p_reg->PRESCALER = val;
   15068:	4d19      	ldr	r5, [pc, #100]	; (150d0 <sys_clock_driver_init+0x6c>)
   1506a:	2400      	movs	r4, #0
   1506c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   15070:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   15074:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
   15078:	e9c3 0102 	strd	r0, r1, [r3, #8]
    p_reg->INTENSET = mask;
   1507c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
   15080:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   15084:	4b13      	ldr	r3, [pc, #76]	; (150d4 <sys_clock_driver_init+0x70>)
   15086:	2602      	movs	r6, #2
   15088:	f44f 3200 	mov.w	r2, #131072	; 0x20000

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
   1508c:	2101      	movs	r1, #1
   1508e:	f8c5 6304 	str.w	r6, [r5, #772]	; 0x304
   15092:	2011      	movs	r0, #17
   15094:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
   15098:	4622      	mov	r2, r4
   1509a:	f7fd fd57 	bl	12b4c <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
   1509e:	2011      	movs	r0, #17
   150a0:	f7fd fd22 	bl	12ae8 <arch_irq_enable>

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
   150a4:	4a0c      	ldr	r2, [pc, #48]	; (150d8 <sys_clock_driver_init+0x74>)
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
   150a6:	2301      	movs	r3, #1
   150a8:	60ab      	str	r3, [r5, #8]
   150aa:	602b      	str	r3, [r5, #0]
   150ac:	6013      	str	r3, [r2, #0]

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		(COUNTER_HALF_SPAN - 1) :
		(counter() + CYC_PER_TICK);

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
   150ae:	4b0b      	ldr	r3, [pc, #44]	; (150dc <sys_clock_driver_init+0x78>)
   150b0:	4a0b      	ldr	r2, [pc, #44]	; (150e0 <sys_clock_driver_init+0x7c>)
   150b2:	9300      	str	r3, [sp, #0]
   150b4:	9401      	str	r4, [sp, #4]
   150b6:	2300      	movs	r3, #0
   150b8:	4620      	mov	r0, r4
   150ba:	f7ff ff2f 	bl	14f1c <compare_set>

	z_nrf_clock_control_lf_on(mode);
   150be:	4630      	mov	r0, r6
   150c0:	f7fe ff30 	bl	13f24 <z_nrf_clock_control_lf_on>

	return 0;
}
   150c4:	4620      	mov	r0, r4
   150c6:	b002      	add	sp, #8
   150c8:	bd70      	pop	{r4, r5, r6, pc}
   150ca:	bf00      	nop
   150cc:	20000850 	.word	0x20000850
   150d0:	40011000 	.word	0x40011000
   150d4:	e000e100 	.word	0xe000e100
   150d8:	200016b0 	.word	0x200016b0
   150dc:	00014e05 	.word	0x00014e05
   150e0:	007fffff 	.word	0x007fffff

000150e4 <rtc_nrf_isr>:
{
   150e4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    return p_reg->INTENSET & mask;
   150e8:	4c35      	ldr	r4, [pc, #212]	; (151c0 <rtc_nrf_isr+0xdc>)
   150ea:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
   150ee:	079a      	lsls	r2, r3, #30
   150f0:	d50b      	bpl.n	1510a <rtc_nrf_isr+0x26>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   150f2:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
   150f6:	b143      	cbz	r3, 1510a <rtc_nrf_isr+0x26>
		overflow_cnt++;
   150f8:	4a32      	ldr	r2, [pc, #200]	; (151c4 <rtc_nrf_isr+0xe0>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
   150fa:	2300      	movs	r3, #0
   150fc:	f8c4 3104 	str.w	r3, [r4, #260]	; 0x104
   15100:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
   15104:	6813      	ldr	r3, [r2, #0]
   15106:	3301      	adds	r3, #1
   15108:	6013      	str	r3, [r2, #0]
	__asm__ volatile(
   1510a:	f04f 0320 	mov.w	r3, #32
   1510e:	f3ef 8211 	mrs	r2, BASEPRI
   15112:	f383 8812 	msr	BASEPRI_MAX, r3
   15116:	f3bf 8f6f 	isb	sy
    return p_reg->INTENSET & mask;
   1511a:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
   1511e:	03db      	lsls	r3, r3, #15
   15120:	d512      	bpl.n	15148 <rtc_nrf_isr+0x64>
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
   15122:	f3bf 8f5b 	dmb	ish
   15126:	4b28      	ldr	r3, [pc, #160]	; (151c8 <rtc_nrf_isr+0xe4>)
   15128:	e853 1f00 	ldrex	r1, [r3]
   1512c:	f021 0001 	bic.w	r0, r1, #1
   15130:	e843 0600 	strex	r6, r0, [r3]
   15134:	2e00      	cmp	r6, #0
   15136:	d1f7      	bne.n	15128 <rtc_nrf_isr+0x44>
   15138:	f3bf 8f5b 	dmb	ish
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
   1513c:	2900      	cmp	r1, #0
   1513e:	d136      	bne.n	151ae <rtc_nrf_isr+0xca>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   15140:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
		if (result) {
   15144:	2b00      	cmp	r3, #0
   15146:	d132      	bne.n	151ae <rtc_nrf_isr+0xca>
{
   15148:	2300      	movs	r3, #0
	__asm__ volatile(
   1514a:	f382 8811 	msr	BASEPRI, r2
   1514e:	f3bf 8f6f 	isb	sy
	if (channel_processing_check_and_clear(chan)) {
   15152:	b34b      	cbz	r3, 151a8 <rtc_nrf_isr+0xc4>
		curr_time = z_nrf_rtc_timer_read();
   15154:	f7ff fec0 	bl	14ed8 <z_nrf_rtc_timer_read>
	__asm__ volatile(
   15158:	f04f 0320 	mov.w	r3, #32
   1515c:	f3ef 8c11 	mrs	ip, BASEPRI
   15160:	f383 8812 	msr	BASEPRI_MAX, r3
   15164:	f3bf 8f6f 	isb	sy
		expire_time = cc_data[chan].target_time;
   15168:	4b18      	ldr	r3, [pc, #96]	; (151cc <rtc_nrf_isr+0xe8>)
   1516a:	e9d3 6702 	ldrd	r6, r7, [r3, #8]
		if (curr_time >= expire_time) {
   1516e:	42b0      	cmp	r0, r6
   15170:	eb71 0207 	sbcs.w	r2, r1, r7
   15174:	f04f 0200 	mov.w	r2, #0
   15178:	d320      	bcc.n	151bc <rtc_nrf_isr+0xd8>
			cc_data[chan].target_time = TARGET_TIME_INVALID;
   1517a:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
   1517e:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
			user_context = cc_data[chan].user_context;
   15182:	e9d3 1500 	ldrd	r1, r5, [r3]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
   15186:	e9c3 8902 	strd	r8, r9, [r3, #8]
			cc_data[chan].callback = NULL;
   1518a:	601a      	str	r2, [r3, #0]
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
   1518c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
   15190:	f8c4 3348 	str.w	r3, [r4, #840]	; 0x348
	__asm__ volatile(
   15194:	f38c 8811 	msr	BASEPRI, ip
   15198:	f3bf 8f6f 	isb	sy
		if (handler) {
   1519c:	b121      	cbz	r1, 151a8 <rtc_nrf_isr+0xc4>
			handler(chan, expire_time, user_context);
   1519e:	9500      	str	r5, [sp, #0]
   151a0:	4632      	mov	r2, r6
   151a2:	463b      	mov	r3, r7
   151a4:	2000      	movs	r0, #0
   151a6:	4788      	blx	r1
}
   151a8:	b003      	add	sp, #12
   151aa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
   151ae:	2300      	movs	r3, #0
   151b0:	f8c4 3140 	str.w	r3, [r4, #320]	; 0x140
   151b4:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
   151b8:	2301      	movs	r3, #1
}
   151ba:	e7c6      	b.n	1514a <rtc_nrf_isr+0x66>
		z_nrf_rtc_timer_compare_handler_t handler = NULL;
   151bc:	4611      	mov	r1, r2
   151be:	e7e9      	b.n	15194 <rtc_nrf_isr+0xb0>
   151c0:	40011000 	.word	0x40011000
   151c4:	200016b4 	.word	0x200016b4
   151c8:	200016ac 	.word	0x200016ac
   151cc:	20000850 	.word	0x20000850

000151d0 <sys_clock_set_timeout>:
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
   151d0:	1c43      	adds	r3, r0, #1
{
   151d2:	b513      	push	{r0, r1, r4, lr}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
   151d4:	d021      	beq.n	1521a <sys_clock_set_timeout+0x4a>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
   151d6:	2801      	cmp	r0, #1
   151d8:	dd21      	ble.n	1521e <sys_clock_set_timeout+0x4e>
   151da:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   151de:	da20      	bge.n	15222 <sys_clock_set_timeout+0x52>
   151e0:	1e44      	subs	r4, r0, #1
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
   151e2:	f7ff fe79 	bl	14ed8 <z_nrf_rtc_timer_read>
   151e6:	4b10      	ldr	r3, [pc, #64]	; (15228 <sys_clock_set_timeout+0x58>)
   151e8:	e9d3 1300 	ldrd	r1, r3, [r3]
   151ec:	1a40      	subs	r0, r0, r1
		ticks = 0;
   151ee:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   151f2:	bf28      	it	cs
   151f4:	2400      	movcs	r4, #0
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
   151f6:	3001      	adds	r0, #1
   151f8:	1902      	adds	r2, r0, r4
	uint64_t target_time = cyc + last_count;
   151fa:	480c      	ldr	r0, [pc, #48]	; (1522c <sys_clock_set_timeout+0x5c>)
   151fc:	4282      	cmp	r2, r0
   151fe:	bf28      	it	cs
   15200:	4602      	movcs	r2, r0
   15202:	1852      	adds	r2, r2, r1
   15204:	f04f 0000 	mov.w	r0, #0
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
   15208:	4909      	ldr	r1, [pc, #36]	; (15230 <sys_clock_set_timeout+0x60>)
   1520a:	9001      	str	r0, [sp, #4]
   1520c:	9100      	str	r1, [sp, #0]
   1520e:	f143 0300 	adc.w	r3, r3, #0
   15212:	f7ff fe83 	bl	14f1c <compare_set>
}
   15216:	b002      	add	sp, #8
   15218:	bd10      	pop	{r4, pc}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
   1521a:	4804      	ldr	r0, [pc, #16]	; (1522c <sys_clock_set_timeout+0x5c>)
   1521c:	e7e0      	b.n	151e0 <sys_clock_set_timeout+0x10>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
   1521e:	2400      	movs	r4, #0
   15220:	e7df      	b.n	151e2 <sys_clock_set_timeout+0x12>
   15222:	4c02      	ldr	r4, [pc, #8]	; (1522c <sys_clock_set_timeout+0x5c>)
   15224:	e7dd      	b.n	151e2 <sys_clock_set_timeout+0x12>
   15226:	bf00      	nop
   15228:	20000860 	.word	0x20000860
   1522c:	007fffff 	.word	0x007fffff
   15230:	00014e05 	.word	0x00014e05

00015234 <sys_clock_elapsed>:
{
   15234:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
   15236:	f7ff fe4f 	bl	14ed8 <z_nrf_rtc_timer_read>
   1523a:	4b02      	ldr	r3, [pc, #8]	; (15244 <sys_clock_elapsed+0x10>)
   1523c:	681b      	ldr	r3, [r3, #0]
}
   1523e:	1ac0      	subs	r0, r0, r3
   15240:	bd08      	pop	{r3, pc}
   15242:	bf00      	nop
   15244:	20000860 	.word	0x20000860

00015248 <nrf_gpio_pin_clear>:
    *p_pin = pin_number & 0x1F;
   15248:	f000 011f 	and.w	r1, r0, #31
    return pin_number >> 5;
   1524c:	0940      	lsrs	r0, r0, #5
        case 1: return NRF_P1;
   1524e:	2801      	cmp	r0, #1
   15250:	4b04      	ldr	r3, [pc, #16]	; (15264 <nrf_gpio_pin_clear+0x1c>)
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
   15252:	f04f 0201 	mov.w	r2, #1
        case 1: return NRF_P1;
   15256:	bf18      	it	ne
   15258:	f04f 43a0 	movne.w	r3, #1342177280	; 0x50000000
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
   1525c:	408a      	lsls	r2, r1
    p_reg->OUTCLR = clr_mask;
   1525e:	f8c3 250c 	str.w	r2, [r3, #1292]	; 0x50c
}
   15262:	4770      	bx	lr
   15264:	50000300 	.word	0x50000300

00015268 <nrf_pin_configure>:
__unused static void nrf_pin_configure(pinctrl_soc_pin_t pin,
				       nrf_gpio_pin_dir_t dir,
				       nrf_gpio_pin_input_t input)
{
	/* force input direction and disconnected buffer for low power */
	if (NRF_GET_LP(pin) == NRF_LP_ENABLE) {
   15268:	f400 5380 	and.w	r3, r0, #4096	; 0x1000
		dir = NRF_GPIO_PIN_DIR_INPUT;
		input = NRF_GPIO_PIN_INPUT_DISCONNECT;
   1526c:	2b00      	cmp	r3, #0
{
   1526e:	b530      	push	{r4, r5, lr}
		input = NRF_GPIO_PIN_INPUT_DISCONNECT;
   15270:	bf07      	ittee	eq
   15272:	4614      	moveq	r4, r2
   15274:	460d      	moveq	r5, r1
   15276:	2401      	movne	r4, #1
   15278:	2500      	movne	r5, #0
	}

	nrf_gpio_cfg(NRF_GET_PIN(pin), dir, input, NRF_GET_PULL(pin),
   1527a:	f3c0 1281 	ubfx	r2, r0, #6, #2
    *p_pin = pin_number & 0x1F;
   1527e:	f000 011f 	and.w	r1, r0, #31
        case 1: return NRF_P1;
   15282:	f010 0f20 	tst.w	r0, #32
           ((uint32_t)drive << GPIO_PIN_CNF_DRIVE_Pos) |
   15286:	f400 6070 	and.w	r0, r0, #3840	; 0xf00
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
   1528a:	ea40 0282 	orr.w	r2, r0, r2, lsl #2
        case 1: return NRF_P1;
   1528e:	4b06      	ldr	r3, [pc, #24]	; (152a8 <nrf_pin_configure+0x40>)
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
   15290:	ea42 0205 	orr.w	r2, r2, r5
        case 1: return NRF_P1;
   15294:	bf08      	it	eq
   15296:	f04f 43a0 	moveq.w	r3, #1342177280	; 0x50000000
    reg->PIN_CNF[pin_number] = cnf;
   1529a:	f501 71e0 	add.w	r1, r1, #448	; 0x1c0
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
   1529e:	ea42 0244 	orr.w	r2, r2, r4, lsl #1
    reg->PIN_CNF[pin_number] = cnf;
   152a2:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
		     NRF_GET_DRIVE(pin), NRF_GPIO_PIN_NOSENSE);
}
   152a6:	bd30      	pop	{r4, r5, pc}
   152a8:	50000300 	.word	0x50000300

000152ac <nrf_gpio_pin_set>:
    *p_pin = pin_number & 0x1F;
   152ac:	f000 011f 	and.w	r1, r0, #31
    return pin_number >> 5;
   152b0:	0940      	lsrs	r0, r0, #5
        case 1: return NRF_P1;
   152b2:	2801      	cmp	r0, #1
   152b4:	4b04      	ldr	r3, [pc, #16]	; (152c8 <nrf_gpio_pin_set+0x1c>)
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
   152b6:	f04f 0201 	mov.w	r2, #1
        case 1: return NRF_P1;
   152ba:	bf18      	it	ne
   152bc:	f04f 43a0 	movne.w	r3, #1342177280	; 0x50000000
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
   152c0:	408a      	lsls	r2, r1
    p_reg->OUTSET = set_mask;
   152c2:	f8c3 2508 	str.w	r2, [r3, #1288]	; 0x508
}
   152c6:	4770      	bx	lr
   152c8:	50000300 	.word	0x50000300

000152cc <nrf52_errata_103>:
{
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
   152cc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            uint32_t var2 = *(uint32_t *)0x10000134ul;
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
   152d0:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
   152d4:	2a08      	cmp	r2, #8
   152d6:	d106      	bne.n	152e6 <nrf52_errata_103+0x1a>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
   152d8:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
            {
                switch(var2)
   152dc:	2b05      	cmp	r3, #5
   152de:	d802      	bhi.n	152e6 <nrf52_errata_103+0x1a>
   152e0:	4a02      	ldr	r2, [pc, #8]	; (152ec <nrf52_errata_103+0x20>)
   152e2:	5cd0      	ldrb	r0, [r2, r3]
   152e4:	4770      	bx	lr
                    default:
                        return false;
                }
            }
        #endif
        return false;
   152e6:	2000      	movs	r0, #0
    #endif
}
   152e8:	4770      	bx	lr
   152ea:	bf00      	nop
   152ec:	0001dc52 	.word	0x0001dc52

000152f0 <nvmc_wait>:

/* -- NVMC utility functions -- */
/* Waits until NVMC is done with the current pending action */
void nvmc_wait(void)
{
    while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
   152f0:	4a02      	ldr	r2, [pc, #8]	; (152fc <nvmc_wait+0xc>)
   152f2:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
   152f6:	2b00      	cmp	r3, #0
   152f8:	d0fb      	beq.n	152f2 <nvmc_wait+0x2>
}
   152fa:	4770      	bx	lr
   152fc:	4001e000 	.word	0x4001e000

00015300 <SystemInit>:
{
    SystemCoreClock = __SYSTEM_CLOCK_64M;
}

void SystemInit(void)
{
   15300:	b510      	push	{r4, lr}
    #endif

    #if NRF52_ERRATA_36_ENABLE_WORKAROUND
        /* Workaround for Errata 36 "CLOCK: Some registers are not reset when expected" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_36()){
   15302:	f005 fcf3 	bl	1acec <nrf52_errata_136>
   15306:	b140      	cbz	r0, 1531a <SystemInit+0x1a>
            NRF_CLOCK->EVENTS_DONE = 0;
   15308:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   1530c:	2200      	movs	r2, #0
   1530e:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
            NRF_CLOCK->EVENTS_CTTO = 0;
   15312:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
            NRF_CLOCK->CTIV = 0;
   15316:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    #endif

    #if NRF52_ERRATA_66_ENABLE_WORKAROUND
        /* Workaround for Errata 66 "TEMP: Linearity specification not met with default settings" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_66()){
   1531a:	f005 fce7 	bl	1acec <nrf52_errata_136>
   1531e:	2800      	cmp	r0, #0
   15320:	d046      	beq.n	153b0 <SystemInit+0xb0>
            NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
   15322:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   15326:	4b60      	ldr	r3, [pc, #384]	; (154a8 <SystemInit+0x1a8>)
   15328:	f8d2 1404 	ldr.w	r1, [r2, #1028]	; 0x404
   1532c:	f8c3 1520 	str.w	r1, [r3, #1312]	; 0x520
            NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
   15330:	f8d2 1408 	ldr.w	r1, [r2, #1032]	; 0x408
   15334:	f8c3 1524 	str.w	r1, [r3, #1316]	; 0x524
            NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
   15338:	f8d2 140c 	ldr.w	r1, [r2, #1036]	; 0x40c
   1533c:	f8c3 1528 	str.w	r1, [r3, #1320]	; 0x528
            NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
   15340:	f8d2 1410 	ldr.w	r1, [r2, #1040]	; 0x410
   15344:	f8c3 152c 	str.w	r1, [r3, #1324]	; 0x52c
            NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
   15348:	f8d2 1414 	ldr.w	r1, [r2, #1044]	; 0x414
   1534c:	f8c3 1530 	str.w	r1, [r3, #1328]	; 0x530
            NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
   15350:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
   15354:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
            NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
   15358:	f8d2 141c 	ldr.w	r1, [r2, #1052]	; 0x41c
   1535c:	f8c3 1540 	str.w	r1, [r3, #1344]	; 0x540
            NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
   15360:	f8d2 1420 	ldr.w	r1, [r2, #1056]	; 0x420
   15364:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
            NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
   15368:	f8d2 1424 	ldr.w	r1, [r2, #1060]	; 0x424
   1536c:	f8c3 1548 	str.w	r1, [r3, #1352]	; 0x548
            NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
   15370:	f8d2 1428 	ldr.w	r1, [r2, #1064]	; 0x428
   15374:	f8c3 154c 	str.w	r1, [r3, #1356]	; 0x54c
            NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
   15378:	f8d2 142c 	ldr.w	r1, [r2, #1068]	; 0x42c
   1537c:	f8c3 1550 	str.w	r1, [r3, #1360]	; 0x550
            NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
   15380:	f8d2 1430 	ldr.w	r1, [r2, #1072]	; 0x430
   15384:	f8c3 1554 	str.w	r1, [r3, #1364]	; 0x554
            NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
   15388:	f8d2 1434 	ldr.w	r1, [r2, #1076]	; 0x434
   1538c:	f8c3 1560 	str.w	r1, [r3, #1376]	; 0x560
            NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
   15390:	f8d2 1438 	ldr.w	r1, [r2, #1080]	; 0x438
   15394:	f8c3 1564 	str.w	r1, [r3, #1380]	; 0x564
            NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
   15398:	f8d2 143c 	ldr.w	r1, [r2, #1084]	; 0x43c
   1539c:	f8c3 1568 	str.w	r1, [r3, #1384]	; 0x568
            NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
   153a0:	f8d2 1440 	ldr.w	r1, [r2, #1088]	; 0x440
   153a4:	f8c3 156c 	str.w	r1, [r3, #1388]	; 0x56c
            NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
   153a8:	f8d2 2444 	ldr.w	r2, [r2, #1092]	; 0x444
   153ac:	f8c3 2570 	str.w	r2, [r3, #1392]	; 0x570
    #endif

    #if NRF52_ERRATA_98_ENABLE_WORKAROUND
        /* Workaround for Errata 98 "NFCT: Not able to communicate with the peer" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_98()){
   153b0:	f7ff ff8c 	bl	152cc <nrf52_errata_103>
   153b4:	b118      	cbz	r0, 153be <SystemInit+0xbe>
            *(volatile uint32_t *)0x4000568Cul = 0x00038148ul;
   153b6:	4b3d      	ldr	r3, [pc, #244]	; (154ac <SystemInit+0x1ac>)
   153b8:	4a3d      	ldr	r2, [pc, #244]	; (154b0 <SystemInit+0x1b0>)
   153ba:	f8c3 268c 	str.w	r2, [r3, #1676]	; 0x68c
    #endif

    #if NRF52_ERRATA_103_ENABLE_WORKAROUND && defined(CCM_MAXPACKETSIZE_MAXPACKETSIZE_Pos)
        /* Workaround for Errata 103 "CCM: Wrong reset value of CCM MAXPACKETSIZE" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_103()){
   153be:	f7ff ff85 	bl	152cc <nrf52_errata_103>
   153c2:	b118      	cbz	r0, 153cc <SystemInit+0xcc>
            NRF_CCM->MAXPACKETSIZE = 0xFBul;
   153c4:	4b3b      	ldr	r3, [pc, #236]	; (154b4 <SystemInit+0x1b4>)
   153c6:	22fb      	movs	r2, #251	; 0xfb
   153c8:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    #endif

    #if NRF52_ERRATA_115_ENABLE_WORKAROUND
        /* Workaround for Errata 115 "RAM: RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_115()){
   153cc:	f7ff ff7e 	bl	152cc <nrf52_errata_103>
   153d0:	b170      	cbz	r0, 153f0 <SystemInit+0xf0>
            *(volatile uint32_t *)0x40000EE4 = (*(volatile uint32_t *)0x40000EE4 & 0xFFFFFFF0) | (*(uint32_t *)0x10000258 & 0x0000000F);
   153d2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
   153d6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   153da:	f8d1 2ee4 	ldr.w	r2, [r1, #3812]	; 0xee4
   153de:	f8d3 3258 	ldr.w	r3, [r3, #600]	; 0x258
   153e2:	f022 020f 	bic.w	r2, r2, #15
   153e6:	f003 030f 	and.w	r3, r3, #15
   153ea:	4313      	orrs	r3, r2
   153ec:	f8c1 3ee4 	str.w	r3, [r1, #3812]	; 0xee4
    #endif

    #if NRF52_ERRATA_120_ENABLE_WORKAROUND
        /* Workaround for Errata 120 "QSPI: Data read or written is corrupted" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_120()){
   153f0:	f7ff ff6c 	bl	152cc <nrf52_errata_103>
   153f4:	b120      	cbz	r0, 15400 <SystemInit+0x100>
            *(volatile uint32_t *)0x40029640ul = 0x200ul;
   153f6:	4b30      	ldr	r3, [pc, #192]	; (154b8 <SystemInit+0x1b8>)
   153f8:	f44f 7200 	mov.w	r2, #512	; 0x200
   153fc:	f8c3 2640 	str.w	r2, [r3, #1600]	; 0x640
    #endif

    #if NRF52_ERRATA_136_ENABLE_WORKAROUND
        /* Workaround for Errata 136 "System: Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_136()){
   15400:	f005 fc74 	bl	1acec <nrf52_errata_136>
   15404:	b148      	cbz	r0, 1541a <SystemInit+0x11a>
            if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
   15406:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   1540a:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
   1540e:	07d2      	lsls	r2, r2, #31
                NRF_POWER->RESETREAS =  ~POWER_RESETREAS_RESETPIN_Msk;
   15410:	bf44      	itt	mi
   15412:	f06f 0201 	mvnmi.w	r2, #1
   15416:	f8c3 2400 	strmi.w	r2, [r3, #1024]	; 0x400
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
   1541a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
                        return true;
                }
            }
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
   1541e:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
   15422:	2a08      	cmp	r2, #8
   15424:	d10e      	bne.n	15444 <SystemInit+0x144>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
   15426:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
            {
                switch(var2)
   1542a:	2b05      	cmp	r3, #5
   1542c:	d802      	bhi.n	15434 <SystemInit+0x134>
            {
                /* Prevent processor from unlocking APPROTECT soft branch after this point. */
                NRF_APPROTECT->FORCEPROTECT = APPROTECT_FORCEPROTECT_FORCEPROTECT_Force;
            }
        #else
            if (nrf52_configuration_249())
   1542e:	4a23      	ldr	r2, [pc, #140]	; (154bc <SystemInit+0x1bc>)
   15430:	5cd3      	ldrb	r3, [r2, r3]
   15432:	b13b      	cbz	r3, 15444 <SystemInit+0x144>
            {
                /* Load APPROTECT soft branch from UICR.
                   If UICR->APPROTECT is disabled, POWER->APPROTECT will be disabled. */
                NRF_APPROTECT->DISABLE = NRF_UICR->APPROTECT;
   15434:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
   15438:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
   1543c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   15440:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558

    /* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINRESET is not
      defined, pin reset will not be available. One GPIO (see Product Specification to see which one) will then be
      reserved for PinReset and not available as normal GPIO. */
    #if defined (CONFIG_GPIO_AS_PINRESET)
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
   15444:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
   15448:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
   1544c:	2a00      	cmp	r2, #0
   1544e:	db03      	blt.n	15458 <SystemInit+0x158>
            ((NRF_UICR->PSELRESET[1] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos))){
   15450:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
   15454:	2b00      	cmp	r3, #0
   15456:	da22      	bge.n	1549e <SystemInit+0x19e>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
   15458:	4919      	ldr	r1, [pc, #100]	; (154c0 <SystemInit+0x1c0>)
   1545a:	2301      	movs	r3, #1
            nvmc_config(NVMC_CONFIG_WEN_Wen);
            NRF_UICR->PSELRESET[0] = RESET_PIN;
   1545c:	f04f 2010 	mov.w	r0, #268439552	; 0x10001000
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
   15460:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
            NRF_UICR->PSELRESET[0] = RESET_PIN;
   15464:	2412      	movs	r4, #18
    nvmc_wait();
   15466:	f7ff ff43 	bl	152f0 <nvmc_wait>
            NRF_UICR->PSELRESET[0] = RESET_PIN;
   1546a:	f8c0 4200 	str.w	r4, [r0, #512]	; 0x200
            nvmc_wait();
   1546e:	f7ff ff3f 	bl	152f0 <nvmc_wait>
            NRF_UICR->PSELRESET[1] = RESET_PIN;
   15472:	f8c0 4204 	str.w	r4, [r0, #516]	; 0x204
            nvmc_wait();
   15476:	f7ff ff3b 	bl	152f0 <nvmc_wait>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
   1547a:	2300      	movs	r3, #0
   1547c:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nvmc_wait();
   15480:	f7ff ff36 	bl	152f0 <nvmc_wait>
  __ASM volatile ("dsb 0xF":::"memory");
   15484:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
   15488:	490e      	ldr	r1, [pc, #56]	; (154c4 <SystemInit+0x1c4>)
   1548a:	4b0f      	ldr	r3, [pc, #60]	; (154c8 <SystemInit+0x1c8>)
   1548c:	68ca      	ldr	r2, [r1, #12]
   1548e:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
   15492:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
   15494:	60cb      	str	r3, [r1, #12]
   15496:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
   1549a:	bf00      	nop
  for(;;)                                                           /* wait until reset */
   1549c:	e7fd      	b.n	1549a <SystemInit+0x19a>
    SystemCoreClock = __SYSTEM_CLOCK_64M;
   1549e:	4b0b      	ldr	r3, [pc, #44]	; (154cc <SystemInit+0x1cc>)
   154a0:	4a0b      	ldr	r2, [pc, #44]	; (154d0 <SystemInit+0x1d0>)
   154a2:	601a      	str	r2, [r3, #0]
            NVIC_SystemReset();
        }
    #endif

    SystemCoreClockUpdate();
}
   154a4:	bd10      	pop	{r4, pc}
   154a6:	bf00      	nop
   154a8:	4000c000 	.word	0x4000c000
   154ac:	40005000 	.word	0x40005000
   154b0:	00038148 	.word	0x00038148
   154b4:	4000f000 	.word	0x4000f000
   154b8:	40029000 	.word	0x40029000
   154bc:	0001dc4c 	.word	0x0001dc4c
   154c0:	4001e000 	.word	0x4001e000
   154c4:	e000ed00 	.word	0xe000ed00
   154c8:	05fa0004 	.word	0x05fa0004
   154cc:	200001f8 	.word	0x200001f8
   154d0:	03d09000 	.word	0x03d09000

000154d4 <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
   154d4:	b570      	push	{r4, r5, r6, lr}
        idx = 31 - NRF_CLZ(prev_mask);
        if (idx < 0) {
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
   154d6:	2501      	movs	r5, #1
        prev_mask = *p_mask;
   154d8:	6802      	ldr	r2, [r0, #0]
        idx = 31 - NRF_CLZ(prev_mask);
   154da:	fab2 f382 	clz	r3, r2
   154de:	f1c3 031f 	rsb	r3, r3, #31
        if (idx < 0) {
   154e2:	1c5e      	adds	r6, r3, #1
        idx = 31 - NRF_CLZ(prev_mask);
   154e4:	b2dc      	uxtb	r4, r3
        if (idx < 0) {
   154e6:	d014      	beq.n	15512 <nrfx_flag32_alloc+0x3e>
	return __atomic_compare_exchange_n(target, &old_value, new_value,
   154e8:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask & ~NRFX_BIT(idx);
   154ec:	fa05 f303 	lsl.w	r3, r5, r3
   154f0:	ea22 0303 	bic.w	r3, r2, r3
   154f4:	e850 6f00 	ldrex	r6, [r0]
   154f8:	4296      	cmp	r6, r2
   154fa:	d104      	bne.n	15506 <nrfx_flag32_alloc+0x32>
   154fc:	e840 3c00 	strex	ip, r3, [r0]
   15500:	f1bc 0f00 	cmp.w	ip, #0
   15504:	d1f6      	bne.n	154f4 <nrfx_flag32_alloc+0x20>
   15506:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
   1550a:	d1e5      	bne.n	154d8 <nrfx_flag32_alloc+0x4>

    *p_flag = idx;

    return NRFX_SUCCESS;
   1550c:	4802      	ldr	r0, [pc, #8]	; (15518 <nrfx_flag32_alloc+0x44>)
    *p_flag = idx;
   1550e:	700c      	strb	r4, [r1, #0]
}
   15510:	bd70      	pop	{r4, r5, r6, pc}
            return NRFX_ERROR_NO_MEM;
   15512:	4802      	ldr	r0, [pc, #8]	; (1551c <nrfx_flag32_alloc+0x48>)
   15514:	e7fc      	b.n	15510 <nrfx_flag32_alloc+0x3c>
   15516:	bf00      	nop
   15518:	0bad0000 	.word	0x0bad0000
   1551c:	0bad0002 	.word	0x0bad0002

00015520 <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
   15520:	6803      	ldr	r3, [r0, #0]
   15522:	40cb      	lsrs	r3, r1
   15524:	07db      	lsls	r3, r3, #31
{
   15526:	b510      	push	{r4, lr}
    if ((NRFX_BIT(flag) & *p_mask))
   15528:	d415      	bmi.n	15556 <nrfx_flag32_free+0x36>
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
        new_mask = prev_mask | NRFX_BIT(flag);
   1552a:	2301      	movs	r3, #1
   1552c:	fa03 f101 	lsl.w	r1, r3, r1
        prev_mask = *p_mask;
   15530:	6803      	ldr	r3, [r0, #0]
   15532:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask | NRFX_BIT(flag);
   15536:	ea41 0203 	orr.w	r2, r1, r3
   1553a:	e850 4f00 	ldrex	r4, [r0]
   1553e:	429c      	cmp	r4, r3
   15540:	d104      	bne.n	1554c <nrfx_flag32_free+0x2c>
   15542:	e840 2c00 	strex	ip, r2, [r0]
   15546:	f1bc 0f00 	cmp.w	ip, #0
   1554a:	d1f6      	bne.n	1553a <nrfx_flag32_free+0x1a>
   1554c:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
   15550:	d1ee      	bne.n	15530 <nrfx_flag32_free+0x10>

    return NRFX_SUCCESS;
   15552:	4802      	ldr	r0, [pc, #8]	; (1555c <nrfx_flag32_free+0x3c>)
}
   15554:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
   15556:	4802      	ldr	r0, [pc, #8]	; (15560 <nrfx_flag32_free+0x40>)
   15558:	e7fc      	b.n	15554 <nrfx_flag32_free+0x34>
   1555a:	bf00      	nop
   1555c:	0bad0000 	.word	0x0bad0000
   15560:	0bad0004 	.word	0x0bad0004

00015564 <clock_stop>:
    CoreDebug->DEMCR = core_debug;
}
#endif // NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_132)

static void clock_stop(nrf_clock_domain_t domain)
{
   15564:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    switch (domain)
   15566:	4604      	mov	r4, r0
   15568:	b118      	cbz	r0, 15572 <clock_stop+0xe>
   1556a:	2801      	cmp	r0, #1
   1556c:	d029      	beq.n	155c2 <clock_stop+0x5e>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
   1556e:	b003      	add	sp, #12
   15570:	bdf0      	pop	{r4, r5, r6, r7, pc}
    p_reg->INTENCLR = mask;
   15572:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   15576:	2202      	movs	r2, #2
   15578:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1557c:	f8c3 0104 	str.w	r0, [r3, #260]	; 0x104
   15580:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   15584:	2201      	movs	r2, #1
   15586:	60da      	str	r2, [r3, #12]
    nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
   15588:	2301      	movs	r3, #1
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
   1558a:	429c      	cmp	r4, r3
    nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
   1558c:	f88d 3007 	strb.w	r3, [sp, #7]
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
   15590:	bf14      	ite	ne
   15592:	2500      	movne	r5, #0
   15594:	f10d 0507 	addeq.w	r5, sp, #7
   15598:	f242 7710 	movw	r7, #10000	; 0x2710
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
   1559c:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
    switch (domain)
   155a0:	b1d4      	cbz	r4, 155d8 <clock_stop+0x74>
   155a2:	2c01      	cmp	r4, #1
   155a4:	d1e3      	bne.n	1556e <clock_stop+0xa>
            if (p_clk_src != NULL)
   155a6:	b125      	cbz	r5, 155b2 <clock_stop+0x4e>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
   155a8:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
   155ac:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
   155b0:	702b      	strb	r3, [r5, #0]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
   155b2:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
   155b6:	03db      	lsls	r3, r3, #15
   155b8:	d418      	bmi.n	155ec <clock_stop+0x88>
            m_clock_cb.hfclk_started = false;
   155ba:	4b13      	ldr	r3, [pc, #76]	; (15608 <clock_stop+0xa4>)
   155bc:	2200      	movs	r2, #0
   155be:	715a      	strb	r2, [r3, #5]
   155c0:	e7d5      	b.n	1556e <clock_stop+0xa>
    p_reg->INTENCLR = mask;
   155c2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   155c6:	2200      	movs	r2, #0
    p_reg->INTENCLR = mask;
   155c8:	f8c3 0308 	str.w	r0, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   155cc:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
   155d0:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   155d4:	6058      	str	r0, [r3, #4]
}
   155d6:	e7d7      	b.n	15588 <clock_stop+0x24>
            if (p_clk_src != NULL)
   155d8:	b125      	cbz	r5, 155e4 <clock_stop+0x80>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
   155da:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
   155de:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
   155e2:	602b      	str	r3, [r5, #0]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
   155e4:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
   155e8:	03da      	lsls	r2, r3, #15
   155ea:	d5c0      	bpl.n	1556e <clock_stop+0xa>
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
   155ec:	b92d      	cbnz	r5, 155fa <clock_stop+0x96>
   155ee:	2001      	movs	r0, #1
   155f0:	f005 fb86 	bl	1ad00 <nrfx_busy_wait>
   155f4:	3f01      	subs	r7, #1
   155f6:	d1d3      	bne.n	155a0 <clock_stop+0x3c>
   155f8:	e003      	b.n	15602 <clock_stop+0x9e>
   155fa:	f89d 3007 	ldrb.w	r3, [sp, #7]
   155fe:	2b01      	cmp	r3, #1
   15600:	d0f5      	beq.n	155ee <clock_stop+0x8a>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
   15602:	2c01      	cmp	r4, #1
   15604:	d0d9      	beq.n	155ba <clock_stop+0x56>
   15606:	e7b2      	b.n	1556e <clock_stop+0xa>
   15608:	200016b8 	.word	0x200016b8

0001560c <nrfx_clock_init>:
nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    NRFX_ASSERT(event_handler);

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
   1560c:	4b04      	ldr	r3, [pc, #16]	; (15620 <nrfx_clock_init+0x14>)
   1560e:	791a      	ldrb	r2, [r3, #4]
   15610:	b922      	cbnz	r2, 1561c <nrfx_clock_init+0x10>
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
        m_clock_cb.module_initialized = true;
   15612:	2201      	movs	r2, #1
        m_clock_cb.event_handler = event_handler;
   15614:	6018      	str	r0, [r3, #0]
        m_clock_cb.module_initialized = true;
   15616:	809a      	strh	r2, [r3, #4]
    nrfx_err_t err_code = NRFX_SUCCESS;
   15618:	4802      	ldr	r0, [pc, #8]	; (15624 <nrfx_clock_init+0x18>)
   1561a:	4770      	bx	lr
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
   1561c:	4802      	ldr	r0, [pc, #8]	; (15628 <nrfx_clock_init+0x1c>)
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
   1561e:	4770      	bx	lr
   15620:	200016b8 	.word	0x200016b8
   15624:	0bad0000 	.word	0x0bad0000
   15628:	0bad000c 	.word	0x0bad000c

0001562c <nrfx_clock_enable>:

void nrfx_clock_enable(void)
{
   1562c:	b508      	push	{r3, lr}
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
   1562e:	2000      	movs	r0, #0
   15630:	f7fd fa7e 	bl	12b30 <arch_irq_is_enabled>
   15634:	b908      	cbnz	r0, 1563a <nrfx_clock_enable+0xe>
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
   15636:	f7fd fa57 	bl	12ae8 <arch_irq_enable>
    p_reg->LFCLKSRC = (uint32_t)(source);
   1563a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   1563e:	2200      	movs	r2, #0
   15640:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
#endif
#if NRF_CLOCK_HAS_HFCLK192M
    nrf_clock_hfclk192m_src_set(NRF_CLOCK, (nrf_clock_hfclk_t)NRFX_CLOCK_CONFIG_HFCLK192M_SRC);
#endif
#if NRFX_CHECK(NRFX_POWER_ENABLED)
    nrfx_clock_irq_enabled = true;
   15644:	4b01      	ldr	r3, [pc, #4]	; (1564c <nrfx_clock_enable+0x20>)
   15646:	2201      	movs	r2, #1
   15648:	701a      	strb	r2, [r3, #0]
#endif

    NRFX_LOG_INFO("Module enabled.");
}
   1564a:	bd08      	pop	{r3, pc}
   1564c:	20001a0d 	.word	0x20001a0d

00015650 <nrfx_clock_irq_handler>:
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
   15650:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
   15654:	b510      	push	{r4, lr}
   15656:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
   1565a:	b16a      	cbz	r2, 15678 <nrfx_clock_irq_handler+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1565c:	2200      	movs	r2, #0
   1565e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
   15662:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENCLR = mask;
   15666:	2201      	movs	r2, #1
   15668:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF_STARTED_MASK);

#if NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_201)
        if (!m_clock_cb.hfclk_started)
   1566c:	4b11      	ldr	r3, [pc, #68]	; (156b4 <nrfx_clock_irq_handler+0x64>)
   1566e:	7958      	ldrb	r0, [r3, #5]
   15670:	b910      	cbnz	r0, 15678 <nrfx_clock_irq_handler+0x28>
        {
            m_clock_cb.hfclk_started = true;
   15672:	715a      	strb	r2, [r3, #5]
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
   15674:	681b      	ldr	r3, [r3, #0]
   15676:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
   15678:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   1567c:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
   15680:	b172      	cbz	r2, 156a0 <nrfx_clock_irq_handler+0x50>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   15682:	2200      	movs	r2, #0
   15684:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
   15688:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
   1568c:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
   15690:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
   15694:	0792      	lsls	r2, r2, #30
   15696:	d104      	bne.n	156a2 <nrfx_clock_irq_handler+0x52>
    p_reg->LFCLKSRC = (uint32_t)(source);
   15698:	2201      	movs	r2, #1
   1569a:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1569e:	609a      	str	r2, [r3, #8]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
   156a0:	bd10      	pop	{r4, pc}
    p_reg->INTENCLR = mask;
   156a2:	2202      	movs	r2, #2
   156a4:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
   156a8:	4b02      	ldr	r3, [pc, #8]	; (156b4 <nrfx_clock_irq_handler+0x64>)
}
   156aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
   156ae:	681b      	ldr	r3, [r3, #0]
   156b0:	2001      	movs	r0, #1
   156b2:	4718      	bx	r3
   156b4:	200016b8 	.word	0x200016b8

000156b8 <nrf_gpio_pin_port_decode>:
    uint32_t pin_number = *p_pin;
   156b8:	6803      	ldr	r3, [r0, #0]
    *p_pin = pin_number & 0x1F;
   156ba:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
   156be:	095b      	lsrs	r3, r3, #5
        case 1: return NRF_P1;
   156c0:	2b01      	cmp	r3, #1
    *p_pin = pin_number & 0x1F;
   156c2:	6002      	str	r2, [r0, #0]
}
   156c4:	4802      	ldr	r0, [pc, #8]	; (156d0 <nrf_gpio_pin_port_decode+0x18>)
   156c6:	bf18      	it	ne
   156c8:	f04f 40a0 	movne.w	r0, #1342177280	; 0x50000000
   156cc:	4770      	bx	lr
   156ce:	bf00      	nop
   156d0:	50000300 	.word	0x50000300

000156d4 <pin_in_use_by_te>:
 *
 * @return True if pin uses GPIOTE task/event.
 */
static bool pin_in_use_by_te(uint32_t pin)
{
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
   156d4:	4b03      	ldr	r3, [pc, #12]	; (156e4 <pin_in_use_by_te+0x10>)
   156d6:	3008      	adds	r0, #8
   156d8:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
   156dc:	f3c0 1040 	ubfx	r0, r0, #5, #1
   156e0:	4770      	bx	lr
   156e2:	bf00      	nop
   156e4:	200001fc 	.word	0x200001fc

000156e8 <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
   156e8:	b570      	push	{r4, r5, r6, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
   156ea:	f100 0308 	add.w	r3, r0, #8
   156ee:	4c0c      	ldr	r4, [pc, #48]	; (15720 <call_handler+0x38>)
   156f0:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
   156f4:	05da      	lsls	r2, r3, #23
{
   156f6:	4605      	mov	r5, r0
   156f8:	460e      	mov	r6, r1
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
   156fa:	d507      	bpl.n	1570c <call_handler+0x24>
   156fc:	f3c3 2343 	ubfx	r3, r3, #9, #4
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);

    if (handler)
    {
        handler->handler(pin, trigger, handler->p_context);
   15700:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
   15704:	f854 3033 	ldr.w	r3, [r4, r3, lsl #3]
   15708:	6852      	ldr	r2, [r2, #4]
   1570a:	4798      	blx	r3
    }
    if (m_cb.global_handler.handler)
   1570c:	68a3      	ldr	r3, [r4, #8]
   1570e:	b12b      	cbz	r3, 1571c <call_handler+0x34>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
   15710:	68e2      	ldr	r2, [r4, #12]
   15712:	4631      	mov	r1, r6
   15714:	4628      	mov	r0, r5
    }
}
   15716:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
   1571a:	4718      	bx	r3
}
   1571c:	bd70      	pop	{r4, r5, r6, pc}
   1571e:	bf00      	nop
   15720:	200001fc 	.word	0x200001fc

00015724 <release_handler>:
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
   15724:	4a12      	ldr	r2, [pc, #72]	; (15770 <release_handler+0x4c>)
   15726:	3008      	adds	r0, #8
{
   15728:	b410      	push	{r4}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
   1572a:	f832 3010 	ldrh.w	r3, [r2, r0, lsl #1]
   1572e:	05d9      	lsls	r1, r3, #23
   15730:	d51b      	bpl.n	1576a <release_handler+0x46>
   15732:	f3c3 2143 	ubfx	r1, r3, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
   15736:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
   1573a:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
   1573e:	f102 0410 	add.w	r4, r2, #16
   15742:	2000      	movs	r0, #0
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
   15744:	f834 3b02 	ldrh.w	r3, [r4], #2
   15748:	f413 7f80 	tst.w	r3, #256	; 0x100
   1574c:	d003      	beq.n	15756 <release_handler+0x32>
   1574e:	f3c3 2343 	ubfx	r3, r3, #9, #4
   15752:	4299      	cmp	r1, r3
   15754:	d009      	beq.n	1576a <release_handler+0x46>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
   15756:	3001      	adds	r0, #1
   15758:	2830      	cmp	r0, #48	; 0x30
   1575a:	d1f3      	bne.n	15744 <release_handler+0x20>
        m_cb.handlers[handler_id].handler = NULL;
   1575c:	2300      	movs	r3, #0
   1575e:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
   15762:	4804      	ldr	r0, [pc, #16]	; (15774 <release_handler+0x50>)
}
   15764:	bc10      	pop	{r4}
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
   15766:	f7ff bedb 	b.w	15520 <nrfx_flag32_free>
}
   1576a:	bc10      	pop	{r4}
   1576c:	4770      	bx	lr
   1576e:	bf00      	nop
   15770:	200001fc 	.word	0x200001fc
   15774:	20000270 	.word	0x20000270

00015778 <pin_handler_trigger_uninit>:
{
   15778:	b538      	push	{r3, r4, r5, lr}
   1577a:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin))
   1577c:	f7ff ffaa 	bl	156d4 <pin_in_use_by_te>
   15780:	4c09      	ldr	r4, [pc, #36]	; (157a8 <pin_handler_trigger_uninit+0x30>)
   15782:	f102 0508 	add.w	r5, r2, #8
   15786:	b140      	cbz	r0, 1579a <pin_handler_trigger_uninit+0x22>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
   15788:	f834 3015 	ldrh.w	r3, [r4, r5, lsl #1]
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
   1578c:	4907      	ldr	r1, [pc, #28]	; (157ac <pin_handler_trigger_uninit+0x34>)
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
   1578e:	0b5b      	lsrs	r3, r3, #13
   15790:	f503 73a2 	add.w	r3, r3, #324	; 0x144
   15794:	2000      	movs	r0, #0
   15796:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
    release_handler(pin);
   1579a:	4610      	mov	r0, r2
   1579c:	f7ff ffc2 	bl	15724 <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
   157a0:	2300      	movs	r3, #0
   157a2:	f824 3015 	strh.w	r3, [r4, r5, lsl #1]
}
   157a6:	bd38      	pop	{r3, r4, r5, pc}
   157a8:	200001fc 	.word	0x200001fc
   157ac:	40006000 	.word	0x40006000

000157b0 <nrfx_gpiote_input_configure>:
{
   157b0:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   157b4:	4604      	mov	r4, r0
   157b6:	4617      	mov	r7, r2
   157b8:	461d      	mov	r5, r3
    if (p_input_config)
   157ba:	b321      	cbz	r1, 15806 <nrfx_gpiote_input_configure+0x56>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
   157bc:	4e4e      	ldr	r6, [pc, #312]	; (158f8 <nrfx_gpiote_input_configure+0x148>)
   157be:	f100 0808 	add.w	r8, r0, #8
    return pin_is_output(pin) && pin_in_use_by_te(pin);
   157c2:	f836 3018 	ldrh.w	r3, [r6, r8, lsl #1]
   157c6:	079b      	lsls	r3, r3, #30
   157c8:	d506      	bpl.n	157d8 <nrfx_gpiote_input_configure+0x28>
   157ca:	f7ff ff83 	bl	156d4 <pin_in_use_by_te>
        if (pin_is_task_output(pin))
   157ce:	b118      	cbz	r0, 157d8 <nrfx_gpiote_input_configure+0x28>
                return NRFX_ERROR_INVALID_PARAM;
   157d0:	484a      	ldr	r0, [pc, #296]	; (158fc <nrfx_gpiote_input_configure+0x14c>)
}
   157d2:	b004      	add	sp, #16
   157d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
   157d8:	2300      	movs	r3, #0
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
   157da:	e9cd 3300 	strd	r3, r3, [sp]
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
   157de:	f88d 300e 	strb.w	r3, [sp, #14]
        nrf_gpio_pin_input_t input_connect = NRF_GPIO_PIN_INPUT_CONNECT;
   157e2:	f88d 300f 	strb.w	r3, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
   157e6:	f10d 020f 	add.w	r2, sp, #15
   157ea:	460b      	mov	r3, r1
   157ec:	4620      	mov	r0, r4
   157ee:	f10d 010e 	add.w	r1, sp, #14
   157f2:	f005 fac6 	bl	1ad82 <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
   157f6:	f836 3018 	ldrh.w	r3, [r6, r8, lsl #1]
   157fa:	f023 0302 	bic.w	r3, r3, #2
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
   157fe:	f043 0301 	orr.w	r3, r3, #1
   15802:	f826 3018 	strh.w	r3, [r6, r8, lsl #1]
    if (p_trigger_config)
   15806:	b197      	cbz	r7, 1582e <nrfx_gpiote_input_configure+0x7e>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
   15808:	4b3b      	ldr	r3, [pc, #236]	; (158f8 <nrfx_gpiote_input_configure+0x148>)
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
   1580a:	783e      	ldrb	r6, [r7, #0]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
   1580c:	687a      	ldr	r2, [r7, #4]
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
   1580e:	f104 0008 	add.w	r0, r4, #8
   15812:	f833 1010 	ldrh.w	r1, [r3, r0, lsl #1]
        if (pin_is_output(pin))
   15816:	078f      	lsls	r7, r1, #30
   15818:	d50c      	bpl.n	15834 <nrfx_gpiote_input_configure+0x84>
            if (use_evt)
   1581a:	2a00      	cmp	r2, #0
   1581c:	d1d8      	bne.n	157d0 <nrfx_gpiote_input_configure+0x20>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
   1581e:	f833 2010 	ldrh.w	r2, [r3, r0, lsl #1]
   15822:	f022 021c 	bic.w	r2, r2, #28
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
   15826:	ea42 0286 	orr.w	r2, r2, r6, lsl #2
   1582a:	f823 2010 	strh.w	r2, [r3, r0, lsl #1]
    if (p_handler_config)
   1582e:	bbcd      	cbnz	r5, 158a4 <nrfx_gpiote_input_configure+0xf4>
    return NRFX_SUCCESS;
   15830:	4833      	ldr	r0, [pc, #204]	; (15900 <nrfx_gpiote_input_configure+0x150>)
   15832:	e7ce      	b.n	157d2 <nrfx_gpiote_input_configure+0x22>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
   15834:	f021 0120 	bic.w	r1, r1, #32
   15838:	04c9      	lsls	r1, r1, #19
   1583a:	0cc9      	lsrs	r1, r1, #19
   1583c:	f823 1010 	strh.w	r1, [r3, r0, lsl #1]
            if (use_evt)
   15840:	2a00      	cmp	r2, #0
   15842:	d0ec      	beq.n	1581e <nrfx_gpiote_input_configure+0x6e>
                if (!edge)
   15844:	2e03      	cmp	r6, #3
   15846:	d8c3      	bhi.n	157d0 <nrfx_gpiote_input_configure+0x20>
                uint8_t ch = *p_trigger_config->p_in_channel;
   15848:	7817      	ldrb	r7, [r2, #0]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
   1584a:	b92e      	cbnz	r6, 15858 <nrfx_gpiote_input_configure+0xa8>
   1584c:	4a2d      	ldr	r2, [pc, #180]	; (15904 <nrfx_gpiote_input_configure+0x154>)
   1584e:	f507 71a2 	add.w	r1, r7, #324	; 0x144
   15852:	f842 6021 	str.w	r6, [r2, r1, lsl #2]
#if defined(NRF9160_XXAA) || defined(NRF5340_XXAA)
    p_reg->CONFIG[idx] = 0;
#endif
}
   15856:	e7e2      	b.n	1581e <nrfx_gpiote_input_configure+0x6e>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
   15858:	00ba      	lsls	r2, r7, #2
   1585a:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
   1585e:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
   15862:	ea41 3147 	orr.w	r1, r1, r7, lsl #13
   15866:	f8d2 c510 	ldr.w	ip, [r2, #1296]	; 0x510
   1586a:	f02c 0c03 	bic.w	ip, ip, #3
   1586e:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
   15872:	f8d2 c510 	ldr.w	ip, [r2, #1296]	; 0x510
   15876:	f42c 3c4f 	bic.w	ip, ip, #211968	; 0x33c00
   1587a:	f42c 7c40 	bic.w	ip, ip, #768	; 0x300
   1587e:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
   15882:	f8d2 e510 	ldr.w	lr, [r2, #1296]	; 0x510
   15886:	ea4f 2c04 	mov.w	ip, r4, lsl #8
   1588a:	f40c 5c7c 	and.w	ip, ip, #16128	; 0x3f00
   1588e:	ea4e 4e06 	orr.w	lr, lr, r6, lsl #16
   15892:	ea4c 0c0e 	orr.w	ip, ip, lr
   15896:	f041 0120 	orr.w	r1, r1, #32
   1589a:	f823 1010 	strh.w	r1, [r3, r0, lsl #1]
   1589e:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
   158a2:	e7bc      	b.n	1581e <nrfx_gpiote_input_configure+0x6e>
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
   158a4:	e9d5 6700 	ldrd	r6, r7, [r5]
    release_handler(pin);
   158a8:	4620      	mov	r0, r4
   158aa:	f7ff ff3b 	bl	15724 <release_handler>
    if (!handler)
   158ae:	2e00      	cmp	r6, #0
   158b0:	d0be      	beq.n	15830 <nrfx_gpiote_input_configure+0x80>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
   158b2:	4d11      	ldr	r5, [pc, #68]	; (158f8 <nrfx_gpiote_input_configure+0x148>)
   158b4:	682b      	ldr	r3, [r5, #0]
   158b6:	429e      	cmp	r6, r3
   158b8:	d104      	bne.n	158c4 <nrfx_gpiote_input_configure+0x114>
   158ba:	686b      	ldr	r3, [r5, #4]
   158bc:	429f      	cmp	r7, r3
   158be:	d101      	bne.n	158c4 <nrfx_gpiote_input_configure+0x114>
   158c0:	2200      	movs	r2, #0
   158c2:	e00a      	b.n	158da <nrfx_gpiote_input_configure+0x12a>
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
   158c4:	4810      	ldr	r0, [pc, #64]	; (15908 <nrfx_gpiote_input_configure+0x158>)
   158c6:	f10d 010f 	add.w	r1, sp, #15
   158ca:	f7ff fe03 	bl	154d4 <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
   158ce:	4b0c      	ldr	r3, [pc, #48]	; (15900 <nrfx_gpiote_input_configure+0x150>)
   158d0:	4298      	cmp	r0, r3
   158d2:	f47f af7e 	bne.w	157d2 <nrfx_gpiote_input_configure+0x22>
        handler_id = (int32_t)id;
   158d6:	f89d 200f 	ldrb.w	r2, [sp, #15]
    m_cb.handlers[handler_id].handler = handler;
   158da:	f845 6032 	str.w	r6, [r5, r2, lsl #3]
    m_cb.handlers[handler_id].p_context = p_context;
   158de:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
   158e2:	3408      	adds	r4, #8
    m_cb.handlers[handler_id].p_context = p_context;
   158e4:	605f      	str	r7, [r3, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
   158e6:	f835 3014 	ldrh.w	r3, [r5, r4, lsl #1]
   158ea:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
   158ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   158f2:	f825 3014 	strh.w	r3, [r5, r4, lsl #1]
   158f6:	e79b      	b.n	15830 <nrfx_gpiote_input_configure+0x80>
   158f8:	200001fc 	.word	0x200001fc
   158fc:	0bad0004 	.word	0x0bad0004
   15900:	0bad0000 	.word	0x0bad0000
   15904:	40006000 	.word	0x40006000
   15908:	20000270 	.word	0x20000270

0001590c <nrfx_gpiote_output_configure>:
{
   1590c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1590e:	4604      	mov	r4, r0
   15910:	b085      	sub	sp, #20
   15912:	4615      	mov	r5, r2
    if (p_config)
   15914:	b319      	cbz	r1, 1595e <nrfx_gpiote_output_configure+0x52>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
   15916:	4e33      	ldr	r6, [pc, #204]	; (159e4 <nrfx_gpiote_output_configure+0xd8>)
   15918:	f100 0708 	add.w	r7, r0, #8
   1591c:	f836 2017 	ldrh.w	r2, [r6, r7, lsl #1]
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
   15920:	0793      	lsls	r3, r2, #30
   15922:	d403      	bmi.n	1592c <nrfx_gpiote_output_configure+0x20>
   15924:	f7ff fed6 	bl	156d4 <pin_in_use_by_te>
   15928:	2800      	cmp	r0, #0
   1592a:	d158      	bne.n	159de <nrfx_gpiote_output_configure+0xd2>
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
   1592c:	f012 0f1c 	tst.w	r2, #28
   15930:	d002      	beq.n	15938 <nrfx_gpiote_output_configure+0x2c>
   15932:	784b      	ldrb	r3, [r1, #1]
   15934:	2b01      	cmp	r3, #1
   15936:	d052      	beq.n	159de <nrfx_gpiote_output_configure+0xd2>
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_OUTPUT;
   15938:	2301      	movs	r3, #1
   1593a:	f88d 300f 	strb.w	r3, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &p_config->input_connect, &p_config->pull,
   1593e:	2300      	movs	r3, #0
   15940:	e9cd 1300 	strd	r1, r3, [sp]
   15944:	1c4a      	adds	r2, r1, #1
   15946:	1c8b      	adds	r3, r1, #2
   15948:	4620      	mov	r0, r4
   1594a:	f10d 010f 	add.w	r1, sp, #15
   1594e:	f005 fa18 	bl	1ad82 <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
   15952:	f836 3017 	ldrh.w	r3, [r6, r7, lsl #1]
   15956:	f043 0303 	orr.w	r3, r3, #3
   1595a:	f826 3017 	strh.w	r3, [r6, r7, lsl #1]
    if (p_task_config)
   1595e:	b915      	cbnz	r5, 15966 <nrfx_gpiote_output_configure+0x5a>
    return NRFX_SUCCESS;
   15960:	4821      	ldr	r0, [pc, #132]	; (159e8 <nrfx_gpiote_output_configure+0xdc>)
}
   15962:	b005      	add	sp, #20
   15964:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
   15966:	4e1f      	ldr	r6, [pc, #124]	; (159e4 <nrfx_gpiote_output_configure+0xd8>)
   15968:	f104 0708 	add.w	r7, r4, #8
   1596c:	f836 0017 	ldrh.w	r0, [r6, r7, lsl #1]
        if (pin_is_input(pin))
   15970:	0783      	lsls	r3, r0, #30
   15972:	d534      	bpl.n	159de <nrfx_gpiote_output_configure+0xd2>
        uint32_t ch = p_task_config->task_ch;
   15974:	f895 c000 	ldrb.w	ip, [r5]
    p_reg->CONFIG[idx] = 0;
   15978:	4661      	mov	r1, ip
   1597a:	0089      	lsls	r1, r1, #2
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
   1597c:	f020 0020 	bic.w	r0, r0, #32
   15980:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
   15984:	04c0      	lsls	r0, r0, #19
   15986:	f501 41c0 	add.w	r1, r1, #24576	; 0x6000
   1598a:	0cc0      	lsrs	r0, r0, #19
   1598c:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
   15990:	2300      	movs	r3, #0
   15992:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
   15996:	786a      	ldrb	r2, [r5, #1]
   15998:	2a00      	cmp	r2, #0
   1599a:	d0e1      	beq.n	15960 <nrfx_gpiote_output_configure+0x54>
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
   1599c:	f8d1 3510 	ldr.w	r3, [r1, #1296]	; 0x510
            nrf_gpiote_task_configure(NRF_GPIOTE, ch, pin,
   159a0:	78ad      	ldrb	r5, [r5, #2]
   159a2:	f423 1399 	bic.w	r3, r3, #1253376	; 0x132000
   159a6:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
   159aa:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
   159ae:	f8d1 e510 	ldr.w	lr, [r1, #1296]	; 0x510
   159b2:	0223      	lsls	r3, r4, #8
   159b4:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
   159b8:	0412      	lsls	r2, r2, #16
   159ba:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
   159be:	ea43 030e 	orr.w	r3, r3, lr
   159c2:	4313      	orrs	r3, r2
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
   159c4:	052a      	lsls	r2, r5, #20
   159c6:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
   159ca:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
   159ce:	4313      	orrs	r3, r2
   159d0:	f040 0020 	orr.w	r0, r0, #32
   159d4:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
   159d8:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
   159dc:	e7c0      	b.n	15960 <nrfx_gpiote_output_configure+0x54>
            return NRFX_ERROR_INVALID_PARAM;
   159de:	4803      	ldr	r0, [pc, #12]	; (159ec <nrfx_gpiote_output_configure+0xe0>)
   159e0:	e7bf      	b.n	15962 <nrfx_gpiote_output_configure+0x56>
   159e2:	bf00      	nop
   159e4:	200001fc 	.word	0x200001fc
   159e8:	0bad0000 	.word	0x0bad0000
   159ec:	0bad0004 	.word	0x0bad0004

000159f0 <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
   159f0:	4b01      	ldr	r3, [pc, #4]	; (159f8 <nrfx_gpiote_global_callback_set+0x8>)
    m_cb.global_handler.p_context = p_context;
   159f2:	e9c3 0102 	strd	r0, r1, [r3, #8]
}
   159f6:	4770      	bx	lr
   159f8:	200001fc 	.word	0x200001fc

000159fc <nrfx_gpiote_channel_get>:
{
   159fc:	b508      	push	{r3, lr}
   159fe:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin))
   15a00:	f7ff fe68 	bl	156d4 <pin_in_use_by_te>
   15a04:	b138      	cbz	r0, 15a16 <nrfx_gpiote_channel_get+0x1a>
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
   15a06:	4b05      	ldr	r3, [pc, #20]	; (15a1c <nrfx_gpiote_channel_get+0x20>)
        return NRFX_SUCCESS;
   15a08:	4805      	ldr	r0, [pc, #20]	; (15a20 <nrfx_gpiote_channel_get+0x24>)
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
   15a0a:	3208      	adds	r2, #8
   15a0c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
   15a10:	0b5b      	lsrs	r3, r3, #13
   15a12:	700b      	strb	r3, [r1, #0]
}
   15a14:	bd08      	pop	{r3, pc}
        return NRFX_ERROR_INVALID_PARAM;
   15a16:	4803      	ldr	r0, [pc, #12]	; (15a24 <nrfx_gpiote_channel_get+0x28>)
   15a18:	e7fc      	b.n	15a14 <nrfx_gpiote_channel_get+0x18>
   15a1a:	bf00      	nop
   15a1c:	200001fc 	.word	0x200001fc
   15a20:	0bad0000 	.word	0x0bad0000
   15a24:	0bad0004 	.word	0x0bad0004

00015a28 <nrfx_gpiote_init>:
{
   15a28:	b538      	push	{r3, r4, r5, lr}
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
   15a2a:	4c0f      	ldr	r4, [pc, #60]	; (15a68 <nrfx_gpiote_init+0x40>)
   15a2c:	f894 5078 	ldrb.w	r5, [r4, #120]	; 0x78
   15a30:	b9bd      	cbnz	r5, 15a62 <nrfx_gpiote_init+0x3a>
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
   15a32:	2260      	movs	r2, #96	; 0x60
   15a34:	4629      	mov	r1, r5
   15a36:	f104 0010 	add.w	r0, r4, #16
   15a3a:	f004 faf3 	bl	1a024 <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
   15a3e:	2006      	movs	r0, #6
   15a40:	f7fd f852 	bl	12ae8 <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
   15a44:	4b09      	ldr	r3, [pc, #36]	; (15a6c <nrfx_gpiote_init+0x44>)
    return err_code;
   15a46:	480a      	ldr	r0, [pc, #40]	; (15a70 <nrfx_gpiote_init+0x48>)
   15a48:	f8c3 517c 	str.w	r5, [r3, #380]	; 0x17c
   15a4c:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
    p_reg->INTENSET = mask;
   15a50:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
   15a54:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
   15a58:	2301      	movs	r3, #1
   15a5a:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
   15a5e:	6763      	str	r3, [r4, #116]	; 0x74
}
   15a60:	bd38      	pop	{r3, r4, r5, pc}
        return err_code;
   15a62:	4804      	ldr	r0, [pc, #16]	; (15a74 <nrfx_gpiote_init+0x4c>)
   15a64:	e7fc      	b.n	15a60 <nrfx_gpiote_init+0x38>
   15a66:	bf00      	nop
   15a68:	200001fc 	.word	0x200001fc
   15a6c:	40006000 	.word	0x40006000
   15a70:	0bad0000 	.word	0x0bad0000
   15a74:	0bad0005 	.word	0x0bad0005

00015a78 <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
   15a78:	4b03      	ldr	r3, [pc, #12]	; (15a88 <nrfx_gpiote_is_init+0x10>)
   15a7a:	f893 0078 	ldrb.w	r0, [r3, #120]	; 0x78
}
   15a7e:	3800      	subs	r0, #0
   15a80:	bf18      	it	ne
   15a82:	2001      	movne	r0, #1
   15a84:	4770      	bx	lr
   15a86:	bf00      	nop
   15a88:	200001fc 	.word	0x200001fc

00015a8c <nrfx_gpiote_channel_free>:
{
   15a8c:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
   15a8e:	4801      	ldr	r0, [pc, #4]	; (15a94 <nrfx_gpiote_channel_free+0x8>)
   15a90:	f7ff bd46 	b.w	15520 <nrfx_flag32_free>
   15a94:	2000026c 	.word	0x2000026c

00015a98 <nrfx_gpiote_channel_alloc>:
{
   15a98:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
   15a9a:	4801      	ldr	r0, [pc, #4]	; (15aa0 <nrfx_gpiote_channel_alloc+0x8>)
   15a9c:	f7ff bd1a 	b.w	154d4 <nrfx_flag32_alloc>
   15aa0:	2000026c 	.word	0x2000026c

00015aa4 <nrfx_gpiote_trigger_enable>:
{
   15aa4:	b537      	push	{r0, r1, r2, r4, r5, lr}
   15aa6:	4604      	mov	r4, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
   15aa8:	f7ff fe14 	bl	156d4 <pin_in_use_by_te>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
   15aac:	f104 0208 	add.w	r2, r4, #8
   15ab0:	4b1e      	ldr	r3, [pc, #120]	; (15b2c <nrfx_gpiote_trigger_enable+0x88>)
   15ab2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
   15ab6:	b1e8      	cbz	r0, 15af4 <nrfx_gpiote_trigger_enable+0x50>
   15ab8:	f013 0502 	ands.w	r5, r3, #2
   15abc:	d11a      	bne.n	15af4 <nrfx_gpiote_trigger_enable+0x50>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
   15abe:	0b5b      	lsrs	r3, r3, #13
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
   15ac0:	009a      	lsls	r2, r3, #2
    return ((uint32_t)p_reg + event);
   15ac2:	f102 4080 	add.w	r0, r2, #1073741824	; 0x40000000
   15ac6:	f500 40c2 	add.w	r0, r0, #24832	; 0x6100
   15aca:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
   15ace:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
   15ad2:	6005      	str	r5, [r0, #0]
   15ad4:	6800      	ldr	r0, [r0, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
   15ad6:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
   15ada:	f040 0001 	orr.w	r0, r0, #1
   15ade:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
        if (int_enable)
   15ae2:	b129      	cbz	r1, 15af0 <nrfx_gpiote_trigger_enable+0x4c>
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
   15ae4:	2201      	movs	r2, #1
   15ae6:	fa02 f303 	lsl.w	r3, r2, r3
    p_reg->INTENSET = mask;
   15aea:	4a11      	ldr	r2, [pc, #68]	; (15b30 <nrfx_gpiote_trigger_enable+0x8c>)
   15aec:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
   15af0:	b003      	add	sp, #12
   15af2:	bd30      	pop	{r4, r5, pc}
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
   15af4:	f3c3 0382 	ubfx	r3, r3, #2, #3
    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
   15af8:	2b04      	cmp	r3, #4
   15afa:	d012      	beq.n	15b22 <nrfx_gpiote_trigger_enable+0x7e>
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
   15afc:	2b05      	cmp	r3, #5
   15afe:	d012      	beq.n	15b26 <nrfx_gpiote_trigger_enable+0x82>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   15b00:	a801      	add	r0, sp, #4
   15b02:	9401      	str	r4, [sp, #4]
   15b04:	f7ff fdd8 	bl	156b8 <nrf_gpio_pin_port_decode>
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
   15b08:	9b01      	ldr	r3, [sp, #4]
    return p_reg->IN;
   15b0a:	f8d0 1510 	ldr.w	r1, [r0, #1296]	; 0x510
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
   15b0e:	40d9      	lsrs	r1, r3
   15b10:	f001 0101 	and.w	r1, r1, #1
        sense = nrf_gpio_pin_read(pin) ? NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
   15b14:	3102      	adds	r1, #2
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
   15b16:	4620      	mov	r0, r4
}
   15b18:	b003      	add	sp, #12
   15b1a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
   15b1e:	f005 b977 	b.w	1ae10 <nrf_gpio_cfg_sense_set>
        sense = NRF_GPIO_PIN_SENSE_LOW;
   15b22:	2103      	movs	r1, #3
   15b24:	e7f7      	b.n	15b16 <nrfx_gpiote_trigger_enable+0x72>
        sense = NRF_GPIO_PIN_SENSE_HIGH;
   15b26:	2102      	movs	r1, #2
   15b28:	e7f5      	b.n	15b16 <nrfx_gpiote_trigger_enable+0x72>
   15b2a:	bf00      	nop
   15b2c:	200001fc 	.word	0x200001fc
   15b30:	40006000 	.word	0x40006000

00015b34 <nrfx_gpiote_trigger_disable>:
{
   15b34:	b508      	push	{r3, lr}
   15b36:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
   15b38:	f7ff fdcc 	bl	156d4 <pin_in_use_by_te>
   15b3c:	b1c0      	cbz	r0, 15b70 <nrfx_gpiote_trigger_disable+0x3c>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
   15b3e:	f102 0108 	add.w	r1, r2, #8
   15b42:	4b0e      	ldr	r3, [pc, #56]	; (15b7c <nrfx_gpiote_trigger_disable+0x48>)
   15b44:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
   15b48:	0799      	lsls	r1, r3, #30
   15b4a:	d411      	bmi.n	15b70 <nrfx_gpiote_trigger_disable+0x3c>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
   15b4c:	0b5b      	lsrs	r3, r3, #13
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
   15b4e:	2201      	movs	r2, #1
   15b50:	409a      	lsls	r2, r3
    p_reg->INTENCLR = mask;
   15b52:	009b      	lsls	r3, r3, #2
   15b54:	490a      	ldr	r1, [pc, #40]	; (15b80 <nrfx_gpiote_trigger_disable+0x4c>)
   15b56:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   15b5a:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
   15b5e:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
   15b62:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
   15b66:	f022 0203 	bic.w	r2, r2, #3
   15b6a:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
}
   15b6e:	bd08      	pop	{r3, pc}
   15b70:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
   15b74:	2100      	movs	r1, #0
   15b76:	4610      	mov	r0, r2
   15b78:	f005 b94a 	b.w	1ae10 <nrf_gpio_cfg_sense_set>
   15b7c:	200001fc 	.word	0x200001fc
   15b80:	40006000 	.word	0x40006000

00015b84 <nrfx_gpiote_pin_uninit>:
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
   15b84:	4b0e      	ldr	r3, [pc, #56]	; (15bc0 <nrfx_gpiote_pin_uninit+0x3c>)
   15b86:	f100 0208 	add.w	r2, r0, #8
{
   15b8a:	b513      	push	{r0, r1, r4, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
   15b8c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (!pin_in_use(pin))
   15b90:	07db      	lsls	r3, r3, #31
{
   15b92:	4604      	mov	r4, r0
    if (!pin_in_use(pin))
   15b94:	d511      	bpl.n	15bba <nrfx_gpiote_pin_uninit+0x36>
    nrfx_gpiote_trigger_disable(pin);
   15b96:	f7ff ffcd 	bl	15b34 <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
   15b9a:	4620      	mov	r0, r4
   15b9c:	f7ff fdec 	bl	15778 <pin_handler_trigger_uninit>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   15ba0:	a801      	add	r0, sp, #4
   15ba2:	9401      	str	r4, [sp, #4]
   15ba4:	f7ff fd88 	bl	156b8 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
   15ba8:	9b01      	ldr	r3, [sp, #4]
   15baa:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
   15bae:	2202      	movs	r2, #2
   15bb0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
    nrf_gpio_cfg(
   15bb4:	4803      	ldr	r0, [pc, #12]	; (15bc4 <nrfx_gpiote_pin_uninit+0x40>)
}
   15bb6:	b002      	add	sp, #8
   15bb8:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
   15bba:	4803      	ldr	r0, [pc, #12]	; (15bc8 <nrfx_gpiote_pin_uninit+0x44>)
   15bbc:	e7fb      	b.n	15bb6 <nrfx_gpiote_pin_uninit+0x32>
   15bbe:	bf00      	nop
   15bc0:	200001fc 	.word	0x200001fc
   15bc4:	0bad0000 	.word	0x0bad0000
   15bc8:	0bad0004 	.word	0x0bad0004

00015bcc <nrfx_gpiote_irq_handler>:
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    }
}

void nrfx_gpiote_irq_handler(void)
{
   15bcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15bd0:	4b64      	ldr	r3, [pc, #400]	; (15d64 <nrfx_gpiote_irq_handler+0x198>)
    return p_reg->INTENSET & mask;
   15bd2:	4865      	ldr	r0, [pc, #404]	; (15d68 <nrfx_gpiote_irq_handler+0x19c>)
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
   15bd4:	4965      	ldr	r1, [pc, #404]	; (15d6c <nrfx_gpiote_irq_handler+0x1a0>)
    uint32_t status = 0;
   15bd6:	2600      	movs	r6, #0
{
   15bd8:	b087      	sub	sp, #28
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
   15bda:	2201      	movs	r2, #1
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
   15bdc:	4634      	mov	r4, r6
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   15bde:	681d      	ldr	r5, [r3, #0]
    {
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
   15be0:	b135      	cbz	r5, 15bf0 <nrfx_gpiote_irq_handler+0x24>
    return p_reg->INTENSET & mask;
   15be2:	f8d0 5304 	ldr.w	r5, [r0, #772]	; 0x304
   15be6:	4215      	tst	r5, r2
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
   15be8:	bf1e      	ittt	ne
   15bea:	601c      	strne	r4, [r3, #0]
   15bec:	681d      	ldrne	r5, [r3, #0]
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
   15bee:	4316      	orrne	r6, r2
    for (i = 0; i < GPIOTE_CH_NUM; i++)
   15bf0:	3304      	adds	r3, #4
   15bf2:	428b      	cmp	r3, r1
        }
        mask <<= 1;
   15bf4:	ea4f 0242 	mov.w	r2, r2, lsl #1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
   15bf8:	d1f1      	bne.n	15bde <nrfx_gpiote_irq_handler+0x12>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   15bfa:	f8df 816c 	ldr.w	r8, [pc, #364]	; 15d68 <nrfx_gpiote_irq_handler+0x19c>
   15bfe:	f8d8 317c 	ldr.w	r3, [r8, #380]	; 0x17c
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
   15c02:	2b00      	cmp	r3, #0
   15c04:	f000 8091 	beq.w	15d2a <nrfx_gpiote_irq_handler+0x15e>
        *p_masks = gpio_regs[i]->LATCH;
   15c08:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
   15c0c:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
   15c10:	9204      	str	r2, [sp, #16]
        gpio_regs[i]->LATCH = *p_masks;
   15c12:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
   15c16:	f8d3 2820 	ldr.w	r2, [r3, #2080]	; 0x820
   15c1a:	9205      	str	r2, [sp, #20]
        gpio_regs[i]->LATCH = *p_masks;
   15c1c:	f8c3 2820 	str.w	r2, [r3, #2080]	; 0x820
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
   15c20:	2700      	movs	r7, #0
            while (latch[i])
   15c22:	f10d 0910 	add.w	r9, sp, #16
   15c26:	017b      	lsls	r3, r7, #5
   15c28:	9300      	str	r3, [sp, #0]
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    bit = BITMASK_RELBIT_GET(bit);
    p_mask8[byte_idx] &= ~(1 << bit);
   15c2a:	f04f 0a01 	mov.w	sl, #1
   15c2e:	e049      	b.n	15cc4 <nrfx_gpiote_irq_handler+0xf8>
                pin += 32 * i;
   15c30:	9b00      	ldr	r3, [sp, #0]
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
   15c32:	4a4f      	ldr	r2, [pc, #316]	; (15d70 <nrfx_gpiote_irq_handler+0x1a4>)
                uint32_t pin = NRF_CTZ(latch[i]);
   15c34:	fa94 f4a4 	rbit	r4, r4
   15c38:	fab4 f484 	clz	r4, r4
                pin += 32 * i;
   15c3c:	441c      	add	r4, r3
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
   15c3e:	f104 0308 	add.w	r3, r4, #8
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
   15c42:	08e0      	lsrs	r0, r4, #3
   15c44:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
   15c48:	9403      	str	r4, [sp, #12]
    bit = BITMASK_RELBIT_GET(bit);
   15c4a:	f004 0207 	and.w	r2, r4, #7
    p_mask8[byte_idx] &= ~(1 << bit);
   15c4e:	fa0a fc02 	lsl.w	ip, sl, r2
   15c52:	f819 2000 	ldrb.w	r2, [r9, r0]
   15c56:	ea22 020c 	bic.w	r2, r2, ip
   15c5a:	f809 2000 	strb.w	r2, [r9, r0]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   15c5e:	a803      	add	r0, sp, #12
   15c60:	f3c3 0582 	ubfx	r5, r3, #2, #3
   15c64:	0899      	lsrs	r1, r3, #2
   15c66:	f7ff fd27 	bl	156b8 <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
   15c6a:	9a03      	ldr	r2, [sp, #12]
   15c6c:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    if (is_level(trigger))
   15c70:	074b      	lsls	r3, r1, #29
   15c72:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
   15c76:	46ab      	mov	fp, r5
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
   15c78:	f3c2 4201 	ubfx	r2, r2, #16, #2
    if (is_level(trigger))
   15c7c:	d529      	bpl.n	15cd2 <nrfx_gpiote_irq_handler+0x106>
        call_handler(pin, trigger);
   15c7e:	4620      	mov	r0, r4
   15c80:	4659      	mov	r1, fp
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
   15c82:	b2d5      	uxtb	r5, r2
   15c84:	f7ff fd30 	bl	156e8 <call_handler>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   15c88:	a803      	add	r0, sp, #12
   15c8a:	9403      	str	r4, [sp, #12]
   15c8c:	f7ff fd14 	bl	156b8 <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
   15c90:	9b03      	ldr	r3, [sp, #12]
   15c92:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
   15c96:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
        if (nrf_gpio_pin_sense_get(pin) == sense)
   15c9a:	f3c3 4301 	ubfx	r3, r3, #16, #2
   15c9e:	429d      	cmp	r5, r3
   15ca0:	d107      	bne.n	15cb2 <nrfx_gpiote_irq_handler+0xe6>
            nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
   15ca2:	2100      	movs	r1, #0
   15ca4:	4620      	mov	r0, r4
   15ca6:	f005 f8b3 	bl	1ae10 <nrf_gpio_cfg_sense_set>
            nrf_gpio_cfg_sense_set(pin, sense);
   15caa:	4629      	mov	r1, r5
   15cac:	4620      	mov	r0, r4
   15cae:	f005 f8af 	bl	1ae10 <nrf_gpio_cfg_sense_set>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   15cb2:	a803      	add	r0, sp, #12
   15cb4:	9403      	str	r4, [sp, #12]
   15cb6:	f7ff fcff 	bl	156b8 <nrf_gpio_pin_port_decode>
    reg->LATCH = (1 << pin_number);
   15cba:	9b03      	ldr	r3, [sp, #12]
   15cbc:	fa0a f303 	lsl.w	r3, sl, r3
   15cc0:	f8c0 3520 	str.w	r3, [r0, #1312]	; 0x520
            while (latch[i])
   15cc4:	f859 4027 	ldr.w	r4, [r9, r7, lsl #2]
   15cc8:	2c00      	cmp	r4, #0
   15cca:	d1b1      	bne.n	15c30 <nrfx_gpiote_irq_handler+0x64>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
   15ccc:	b9cf      	cbnz	r7, 15d02 <nrfx_gpiote_irq_handler+0x136>
   15cce:	2701      	movs	r7, #1
   15cd0:	e7a9      	b.n	15c26 <nrfx_gpiote_irq_handler+0x5a>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
   15cd2:	2a02      	cmp	r2, #2
        nrf_gpio_cfg_sense_set(pin, next_sense);
   15cd4:	bf0c      	ite	eq
   15cd6:	2103      	moveq	r1, #3
   15cd8:	2102      	movne	r1, #2
   15cda:	4620      	mov	r0, r4
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
   15cdc:	9201      	str	r2, [sp, #4]
        nrf_gpio_cfg_sense_set(pin, next_sense);
   15cde:	f005 f897 	bl	1ae10 <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
   15ce2:	2d03      	cmp	r5, #3
   15ce4:	d004      	beq.n	15cf0 <nrfx_gpiote_irq_handler+0x124>
   15ce6:	9a01      	ldr	r2, [sp, #4]
   15ce8:	2a02      	cmp	r2, #2
   15cea:	d106      	bne.n	15cfa <nrfx_gpiote_irq_handler+0x12e>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
   15cec:	2d01      	cmp	r5, #1
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
   15cee:	d1e0      	bne.n	15cb2 <nrfx_gpiote_irq_handler+0xe6>
            call_handler(pin, trigger);
   15cf0:	4659      	mov	r1, fp
   15cf2:	4620      	mov	r0, r4
   15cf4:	f7ff fcf8 	bl	156e8 <call_handler>
   15cf8:	e7db      	b.n	15cb2 <nrfx_gpiote_irq_handler+0xe6>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
   15cfa:	2a03      	cmp	r2, #3
   15cfc:	d1d9      	bne.n	15cb2 <nrfx_gpiote_irq_handler+0xe6>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
   15cfe:	2d02      	cmp	r5, #2
   15d00:	e7f5      	b.n	15cee <nrfx_gpiote_irq_handler+0x122>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
   15d02:	f8c8 417c 	str.w	r4, [r8, #380]	; 0x17c
   15d06:	f8d8 317c 	ldr.w	r3, [r8, #380]	; 0x17c
        *p_masks = gpio_regs[i]->LATCH;
   15d0a:	491a      	ldr	r1, [pc, #104]	; (15d74 <nrfx_gpiote_irq_handler+0x1a8>)
   15d0c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
   15d10:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
   15d14:	9204      	str	r2, [sp, #16]
        gpio_regs[i]->LATCH = *p_masks;
   15d16:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
   15d1a:	f8d1 3520 	ldr.w	r3, [r1, #1312]	; 0x520
   15d1e:	9305      	str	r3, [sp, #20]
        gpio_regs[i]->LATCH = *p_masks;
   15d20:	f8c1 3520 	str.w	r3, [r1, #1312]	; 0x520
        if (latch[port_idx])
   15d24:	4313      	orrs	r3, r2
   15d26:	f47f af7b 	bne.w	15c20 <nrfx_gpiote_irq_handler+0x54>
        mask &= ~NRFX_BIT(ch);
   15d2a:	2401      	movs	r4, #1
    while (mask)
   15d2c:	b916      	cbnz	r6, 15d34 <nrfx_gpiote_irq_handler+0x168>
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
}
   15d2e:	b007      	add	sp, #28
   15d30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        uint32_t ch = NRF_CTZ(mask);
   15d34:	fa96 f3a6 	rbit	r3, r6
   15d38:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
   15d3c:	fa04 f203 	lsl.w	r2, r4, r3
   15d40:	009b      	lsls	r3, r3, #2
   15d42:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   15d46:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
   15d4a:	ea26 0602 	bic.w	r6, r6, r2
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
   15d4e:	f8d3 0510 	ldr.w	r0, [r3, #1296]	; 0x510
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
   15d52:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
   15d56:	f3c0 2005 	ubfx	r0, r0, #8, #6
   15d5a:	f3c1 4101 	ubfx	r1, r1, #16, #2
   15d5e:	f7ff fcc3 	bl	156e8 <call_handler>
   15d62:	e7e3      	b.n	15d2c <nrfx_gpiote_irq_handler+0x160>
   15d64:	40006100 	.word	0x40006100
   15d68:	40006000 	.word	0x40006000
   15d6c:	40006120 	.word	0x40006120
   15d70:	200001fc 	.word	0x200001fc
   15d74:	50000300 	.word	0x50000300

00015d78 <nrfx_power_init>:
    return m_usbevt_handler;
}
#endif

nrfx_err_t nrfx_power_init(nrfx_power_config_t const * p_config)
{
   15d78:	b510      	push	{r4, lr}
    NRFX_ASSERT(p_config);
    if (m_initialized)
   15d7a:	4c18      	ldr	r4, [pc, #96]	; (15ddc <nrfx_power_init+0x64>)
   15d7c:	7823      	ldrb	r3, [r4, #0]
   15d7e:	bb53      	cbnz	r3, 15dd6 <nrfx_power_init+0x5e>
    {
        return NRFX_ERROR_ALREADY_INITIALIZED;
    }

#if NRF_POWER_HAS_DCDCEN_VDDH
    nrf_power_dcdcen_vddh_set(NRF_POWER, p_config->dcdcenhv);
   15d80:	7802      	ldrb	r2, [r0, #0]
    if (enable && nrf52_errata_197())
   15d82:	0791      	lsls	r1, r2, #30
   15d84:	f3c2 0340 	ubfx	r3, r2, #1, #1
   15d88:	d511      	bpl.n	15dae <nrfx_power_init+0x36>
            uint32_t var1 = *(uint32_t *)0x10000130ul;
   15d8a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            if (var1 == 0x08)
   15d8e:	f8d3 1130 	ldr.w	r1, [r3, #304]	; 0x130
   15d92:	2908      	cmp	r1, #8
   15d94:	d11d      	bne.n	15dd2 <nrfx_power_init+0x5a>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
   15d96:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
                switch(var2)
   15d9a:	2b05      	cmp	r3, #5
   15d9c:	d819      	bhi.n	15dd2 <nrfx_power_init+0x5a>
   15d9e:	4910      	ldr	r1, [pc, #64]	; (15de0 <nrfx_power_init+0x68>)
   15da0:	5cc9      	ldrb	r1, [r1, r3]
   15da2:	2301      	movs	r3, #1
   15da4:	b119      	cbz	r1, 15dae <nrfx_power_init+0x36>
        *(volatile uint32_t *)0x40000638ul = 1ul;
   15da6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
   15daa:	f8c1 3638 	str.w	r3, [r1, #1592]	; 0x638
    p_reg->DCDCEN0 = (enable ? POWER_DCDCEN0_DCDCEN_Enabled : POWER_DCDCEN0_DCDCEN_Disabled) <<
   15dae:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
    p_reg->DCDCEN = (enable ? POWER_DCDCEN_DCDCEN_Enabled : POWER_DCDCEN_DCDCEN_Disabled) <<
   15db2:	f002 0201 	and.w	r2, r2, #1
    p_reg->DCDCEN0 = (enable ? POWER_DCDCEN0_DCDCEN_Enabled : POWER_DCDCEN0_DCDCEN_Disabled) <<
   15db6:	f8c1 3580 	str.w	r3, [r1, #1408]	; 0x580
    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
   15dba:	2000      	movs	r0, #0
    p_reg->DCDCEN = (enable ? POWER_DCDCEN_DCDCEN_Enabled : POWER_DCDCEN_DCDCEN_Disabled) <<
   15dbc:	f8c1 2578 	str.w	r2, [r1, #1400]	; 0x578
   15dc0:	f7fc feb6 	bl	12b30 <arch_irq_is_enabled>
   15dc4:	b908      	cbnz	r0, 15dca <nrfx_power_init+0x52>
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
   15dc6:	f7fc fe8f 	bl	12ae8 <arch_irq_enable>
#endif
#endif // defined(REGULATORS_PRESENT)

    nrfx_power_clock_irq_init();

    m_initialized = true;
   15dca:	2301      	movs	r3, #1
    return NRFX_SUCCESS;
   15dcc:	4805      	ldr	r0, [pc, #20]	; (15de4 <nrfx_power_init+0x6c>)
    m_initialized = true;
   15dce:	7023      	strb	r3, [r4, #0]
}
   15dd0:	bd10      	pop	{r4, pc}
    p_reg->DCDCEN0 = (enable ? POWER_DCDCEN0_DCDCEN_Enabled : POWER_DCDCEN0_DCDCEN_Disabled) <<
   15dd2:	2301      	movs	r3, #1
   15dd4:	e7eb      	b.n	15dae <nrfx_power_init+0x36>
        return NRFX_ERROR_ALREADY_INITIALIZED;
   15dd6:	4804      	ldr	r0, [pc, #16]	; (15de8 <nrfx_power_init+0x70>)
   15dd8:	e7fa      	b.n	15dd0 <nrfx_power_init+0x58>
   15dda:	bf00      	nop
   15ddc:	20001a0e 	.word	0x20001a0e
   15de0:	0001dc58 	.word	0x0001dc58
   15de4:	0bad0000 	.word	0x0bad0000
   15de8:	0bad000c 	.word	0x0bad000c

00015dec <nrfx_power_usbevt_uninit>:
    p_reg->INTENCLR = mask;
   15dec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   15df0:	f44f 7260 	mov.w	r2, #896	; 0x380
   15df4:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}

void nrfx_power_usbevt_uninit(void)
{
    nrfx_power_usbevt_disable();
    m_usbevt_handler = NULL;
   15df8:	4b01      	ldr	r3, [pc, #4]	; (15e00 <nrfx_power_usbevt_uninit+0x14>)
   15dfa:	2200      	movs	r2, #0
   15dfc:	601a      	str	r2, [r3, #0]
}
   15dfe:	4770      	bx	lr
   15e00:	200016c8 	.word	0x200016c8

00015e04 <nrfx_power_usbevt_init>:
{
   15e04:	b508      	push	{r3, lr}
    nrfx_power_usbevt_uninit();
   15e06:	f7ff fff1 	bl	15dec <nrfx_power_usbevt_uninit>
    if (p_config->handler != NULL)
   15e0a:	6803      	ldr	r3, [r0, #0]
   15e0c:	b10b      	cbz	r3, 15e12 <nrfx_power_usbevt_init+0xe>
        m_usbevt_handler = p_config->handler;
   15e0e:	4a01      	ldr	r2, [pc, #4]	; (15e14 <nrfx_power_usbevt_init+0x10>)
   15e10:	6013      	str	r3, [r2, #0]
}
   15e12:	bd08      	pop	{r3, pc}
   15e14:	200016c8 	.word	0x200016c8

00015e18 <nrfx_power_irq_handler>:
    return p_reg->INTENSET;
   15e18:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000

#endif /* NRF_POWER_HAS_USBREG */


void nrfx_power_irq_handler(void)
{
   15e1c:	b510      	push	{r4, lr}
   15e1e:	f8d3 4304 	ldr.w	r4, [r3, #772]	; 0x304
    uint32_t enabled = nrf_power_int_enable_get(NRF_POWER);
    /* Prevent "unused variable" warning when all below blocks are disabled. */
    (void)enabled;

#if NRFX_POWER_SUPPORTS_POFCON
    if ((0 != (enabled & NRF_POWER_INT_POFWARN_MASK)) &&
   15e22:	0762      	lsls	r2, r4, #29
   15e24:	d507      	bpl.n	15e36 <nrfx_power_irq_handler+0x1e>
        nrf_power_event_get_and_clear(NRF_POWER, NRF_POWER_EVENT_POFWARN))
   15e26:	f44f 7084 	mov.w	r0, #264	; 0x108
   15e2a:	f005 f800 	bl	1ae2e <nrf_power_event_get_and_clear.constprop.0>
    if ((0 != (enabled & NRF_POWER_INT_POFWARN_MASK)) &&
   15e2e:	b110      	cbz	r0, 15e36 <nrfx_power_irq_handler+0x1e>
    {
        /* Cannot be null if event is enabled */
        NRFX_ASSERT(m_pofwarn_handler != NULL);
        m_pofwarn_handler();
   15e30:	4b1e      	ldr	r3, [pc, #120]	; (15eac <nrfx_power_irq_handler+0x94>)
   15e32:	681b      	ldr	r3, [r3, #0]
   15e34:	4798      	blx	r3
    }
#endif
#if NRF_POWER_HAS_SLEEPEVT
    if ((0 != (enabled & NRF_POWER_INT_SLEEPENTER_MASK)) &&
   15e36:	06a3      	lsls	r3, r4, #26
   15e38:	d508      	bpl.n	15e4c <nrfx_power_irq_handler+0x34>
        nrf_power_event_get_and_clear(NRF_POWER, NRF_POWER_EVENT_SLEEPENTER))
   15e3a:	f44f 708a 	mov.w	r0, #276	; 0x114
   15e3e:	f004 fff6 	bl	1ae2e <nrf_power_event_get_and_clear.constprop.0>
    if ((0 != (enabled & NRF_POWER_INT_SLEEPENTER_MASK)) &&
   15e42:	b118      	cbz	r0, 15e4c <nrfx_power_irq_handler+0x34>
    {
        /* Cannot be null if event is enabled */
        NRFX_ASSERT(m_sleepevt_handler != NULL);
        m_sleepevt_handler(NRFX_POWER_SLEEP_EVT_ENTER);
   15e44:	4b1a      	ldr	r3, [pc, #104]	; (15eb0 <nrfx_power_irq_handler+0x98>)
   15e46:	2000      	movs	r0, #0
   15e48:	681b      	ldr	r3, [r3, #0]
   15e4a:	4798      	blx	r3
    }
    if ((0 != (enabled & NRF_POWER_INT_SLEEPEXIT_MASK)) &&
   15e4c:	0660      	lsls	r0, r4, #25
   15e4e:	d508      	bpl.n	15e62 <nrfx_power_irq_handler+0x4a>
        nrf_power_event_get_and_clear(NRF_POWER, NRF_POWER_EVENT_SLEEPEXIT))
   15e50:	f44f 708c 	mov.w	r0, #280	; 0x118
   15e54:	f004 ffeb 	bl	1ae2e <nrf_power_event_get_and_clear.constprop.0>
    if ((0 != (enabled & NRF_POWER_INT_SLEEPEXIT_MASK)) &&
   15e58:	b118      	cbz	r0, 15e62 <nrfx_power_irq_handler+0x4a>
    {
        /* Cannot be null if event is enabled */
        NRFX_ASSERT(m_sleepevt_handler != NULL);
        m_sleepevt_handler(NRFX_POWER_SLEEP_EVT_EXIT);
   15e5a:	4b15      	ldr	r3, [pc, #84]	; (15eb0 <nrfx_power_irq_handler+0x98>)
   15e5c:	2001      	movs	r0, #1
   15e5e:	681b      	ldr	r3, [r3, #0]
   15e60:	4798      	blx	r3
    }
#endif
#if NRF_POWER_HAS_USBREG
    if ((0 != (enabled & NRF_POWER_INT_USBDETECTED_MASK)) &&
   15e62:	0621      	lsls	r1, r4, #24
   15e64:	d508      	bpl.n	15e78 <nrfx_power_irq_handler+0x60>
        nrf_power_event_get_and_clear(NRF_POWER, NRF_POWER_EVENT_USBDETECTED))
   15e66:	f44f 708e 	mov.w	r0, #284	; 0x11c
   15e6a:	f004 ffe0 	bl	1ae2e <nrf_power_event_get_and_clear.constprop.0>
    if ((0 != (enabled & NRF_POWER_INT_USBDETECTED_MASK)) &&
   15e6e:	b118      	cbz	r0, 15e78 <nrfx_power_irq_handler+0x60>
    {
        /* Cannot be null if event is enabled */
        NRFX_ASSERT(m_usbevt_handler != NULL);
        m_usbevt_handler(NRFX_POWER_USB_EVT_DETECTED);
   15e70:	4b10      	ldr	r3, [pc, #64]	; (15eb4 <nrfx_power_irq_handler+0x9c>)
   15e72:	2000      	movs	r0, #0
   15e74:	681b      	ldr	r3, [r3, #0]
   15e76:	4798      	blx	r3
    }
    if ((0 != (enabled & NRF_POWER_INT_USBREMOVED_MASK)) &&
   15e78:	05e2      	lsls	r2, r4, #23
   15e7a:	d508      	bpl.n	15e8e <nrfx_power_irq_handler+0x76>
        nrf_power_event_get_and_clear(NRF_POWER, NRF_POWER_EVENT_USBREMOVED))
   15e7c:	f44f 7090 	mov.w	r0, #288	; 0x120
   15e80:	f004 ffd5 	bl	1ae2e <nrf_power_event_get_and_clear.constprop.0>
    if ((0 != (enabled & NRF_POWER_INT_USBREMOVED_MASK)) &&
   15e84:	b118      	cbz	r0, 15e8e <nrfx_power_irq_handler+0x76>
    {
        /* Cannot be null if event is enabled */
        NRFX_ASSERT(m_usbevt_handler != NULL);
        m_usbevt_handler(NRFX_POWER_USB_EVT_REMOVED);
   15e86:	4b0b      	ldr	r3, [pc, #44]	; (15eb4 <nrfx_power_irq_handler+0x9c>)
   15e88:	2001      	movs	r0, #1
   15e8a:	681b      	ldr	r3, [r3, #0]
   15e8c:	4798      	blx	r3
    }
    if ((0 != (enabled & NRF_POWER_INT_USBPWRRDY_MASK)) &&
   15e8e:	05a3      	lsls	r3, r4, #22
   15e90:	d50a      	bpl.n	15ea8 <nrfx_power_irq_handler+0x90>
        nrf_power_event_get_and_clear(NRF_POWER, NRF_POWER_EVENT_USBPWRRDY))
   15e92:	f44f 7092 	mov.w	r0, #292	; 0x124
   15e96:	f004 ffca 	bl	1ae2e <nrf_power_event_get_and_clear.constprop.0>
    if ((0 != (enabled & NRF_POWER_INT_USBPWRRDY_MASK)) &&
   15e9a:	b128      	cbz	r0, 15ea8 <nrfx_power_irq_handler+0x90>
    {
        /* Cannot be null if event is enabled */
        NRFX_ASSERT(m_usbevt_handler != NULL);
        m_usbevt_handler(NRFX_POWER_USB_EVT_READY);
   15e9c:	4b05      	ldr	r3, [pc, #20]	; (15eb4 <nrfx_power_irq_handler+0x9c>)
    }
#endif
}
   15e9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        m_usbevt_handler(NRFX_POWER_USB_EVT_READY);
   15ea2:	681b      	ldr	r3, [r3, #0]
   15ea4:	2002      	movs	r0, #2
   15ea6:	4718      	bx	r3
}
   15ea8:	bd10      	pop	{r4, pc}
   15eaa:	bf00      	nop
   15eac:	200016c0 	.word	0x200016c0
   15eb0:	200016c4 	.word	0x200016c4
   15eb4:	200016c8 	.word	0x200016c8

00015eb8 <nrf_gpio_pin_port_decode>:
    uint32_t pin_number = *p_pin;
   15eb8:	6803      	ldr	r3, [r0, #0]
    *p_pin = pin_number & 0x1F;
   15eba:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
   15ebe:	095b      	lsrs	r3, r3, #5
        case 1: return NRF_P1;
   15ec0:	2b01      	cmp	r3, #1
    *p_pin = pin_number & 0x1F;
   15ec2:	6002      	str	r2, [r0, #0]
}
   15ec4:	4802      	ldr	r0, [pc, #8]	; (15ed0 <nrf_gpio_pin_port_decode+0x18>)
   15ec6:	bf18      	it	ne
   15ec8:	f04f 40a0 	movne.w	r0, #1342177280	; 0x50000000
   15ecc:	4770      	bx	lr
   15ece:	bf00      	nop
   15ed0:	50000300 	.word	0x50000300

00015ed4 <nrfx_spim_init>:

nrfx_err_t nrfx_spim_init(nrfx_spim_t const *        p_instance,
                          nrfx_spim_config_t const * p_config,
                          nrfx_spim_evt_handler_t    handler,
                          void *                     p_context)
{
   15ed4:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
    NRFX_ASSERT(p_config);
    spim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    NRF_SPIM_Type * p_spim = (NRF_SPIM_Type *)p_instance->p_reg;
    nrfx_err_t err_code;

    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
   15ed8:	4e5c      	ldr	r6, [pc, #368]	; (1604c <nrfx_spim_init+0x178>)
{
   15eda:	460c      	mov	r4, r1
    spim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
   15edc:	7901      	ldrb	r1, [r0, #4]
    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
   15ede:	ea4f 1941 	mov.w	r9, r1, lsl #5
   15ee2:	eb06 1141 	add.w	r1, r6, r1, lsl #5
{
   15ee6:	4607      	mov	r7, r0
    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
   15ee8:	7f0d      	ldrb	r5, [r1, #28]
   15eea:	2d00      	cmp	r5, #0
   15eec:	f040 80ac 	bne.w	16048 <nrfx_spim_init+0x174>
    NRF_SPIM_Type * p_spim = (NRF_SPIM_Type *)p_instance->p_reg;
   15ef0:	f8d0 8000 	ldr.w	r8, [r0]
#endif // NRFX_CHECK(NRFX_PRS_ENABLED)

    p_cb->handler = handler;
    p_cb->p_context = p_context;

    p_cb->skip_gpio_cfg = p_config->skip_gpio_cfg;
   15ef4:	7be5      	ldrb	r5, [r4, #15]
    p_cb->p_context = p_context;
   15ef6:	604b      	str	r3, [r1, #4]
    p_cb->skip_gpio_cfg = p_config->skip_gpio_cfg;
   15ef8:	7f8b      	ldrb	r3, [r1, #30]
    p_cb->handler = handler;
   15efa:	f846 2009 	str.w	r2, [r6, r9]
    p_cb->ss_active_high = p_config->ss_active_high;
   15efe:	7922      	ldrb	r2, [r4, #4]
    p_cb->skip_gpio_cfg = p_config->skip_gpio_cfg;
   15f00:	f365 0300 	bfi	r3, r5, #0, #1
    p_cb->ss_active_high = p_config->ss_active_high;
   15f04:	f362 0341 	bfi	r3, r2, #1, #1
   15f08:	778b      	strb	r3, [r1, #30]
#if NRFX_CHECK(NRFX_SPIM_EXTENDED_ENABLED)
    p_cb->use_hw_ss = p_config->use_hw_ss;
#endif
    p_cb->ss_pin = p_config->ss_pin;
   15f0a:	78e3      	ldrb	r3, [r4, #3]
   15f0c:	77cb      	strb	r3, [r1, #31]

    configure_pins(p_instance, p_config);
   15f0e:	f8d0 a000 	ldr.w	sl, [r0]
    if (!p_config->skip_gpio_cfg)
   15f12:	2d00      	cmp	r5, #0
   15f14:	d154      	bne.n	15fc0 <nrfx_spim_init+0xec>
                    : NRF_GPIO_PIN_S0S1;
   15f16:	68a3      	ldr	r3, [r4, #8]
        nrf_gpio_pin_write(p_config->sck_pin,
   15f18:	7b21      	ldrb	r1, [r4, #12]
   15f1a:	7820      	ldrb	r0, [r4, #0]
                    : NRF_GPIO_PIN_S0S1;
   15f1c:	f1b3 5fa0 	cmp.w	r3, #335544320	; 0x14000000
   15f20:	bf08      	it	eq
   15f22:	2503      	moveq	r5, #3
        nrf_gpio_pin_write(p_config->sck_pin,
   15f24:	2901      	cmp	r1, #1
   15f26:	bf94      	ite	ls
   15f28:	2100      	movls	r1, #0
   15f2a:	2101      	movhi	r1, #1
   15f2c:	f004 ffae 	bl	1ae8c <nrf_gpio_pin_write>
        nrf_gpio_cfg(p_config->sck_pin,
   15f30:	7823      	ldrb	r3, [r4, #0]
   15f32:	9301      	str	r3, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   15f34:	a801      	add	r0, sp, #4
   15f36:	f7ff ffbf 	bl	15eb8 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
   15f3a:	9b01      	ldr	r3, [sp, #4]
           ((uint32_t)drive << GPIO_PIN_CNF_DRIVE_Pos) |
   15f3c:	022d      	lsls	r5, r5, #8
    reg->PIN_CNF[pin_number] = cnf;
   15f3e:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
   15f42:	f045 0201 	orr.w	r2, r5, #1
    reg->PIN_CNF[pin_number] = cnf;
   15f46:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
        if (p_config->mosi_pin != NRFX_SPIM_PIN_NOT_USED)
   15f4a:	7863      	ldrb	r3, [r4, #1]
   15f4c:	2bff      	cmp	r3, #255	; 0xff
   15f4e:	d014      	beq.n	15f7a <nrfx_spim_init+0xa6>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   15f50:	a801      	add	r0, sp, #4
            nrf_gpio_pin_write(p_config->mosi_pin, 0);
   15f52:	9301      	str	r3, [sp, #4]
   15f54:	f7ff ffb0 	bl	15eb8 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
   15f58:	9a01      	ldr	r2, [sp, #4]
   15f5a:	2301      	movs	r3, #1
   15f5c:	4093      	lsls	r3, r2
    p_reg->OUTCLR = clr_mask;
   15f5e:	f8c0 350c 	str.w	r3, [r0, #1292]	; 0x50c
            nrf_gpio_cfg(p_config->mosi_pin,
   15f62:	7863      	ldrb	r3, [r4, #1]
   15f64:	9301      	str	r3, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   15f66:	a801      	add	r0, sp, #4
   15f68:	f7ff ffa6 	bl	15eb8 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
   15f6c:	9b01      	ldr	r3, [sp, #4]
   15f6e:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
   15f72:	f045 0203 	orr.w	r2, r5, #3
    reg->PIN_CNF[pin_number] = cnf;
   15f76:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
        if (p_config->miso_pin != NRFX_SPIM_PIN_NOT_USED)
   15f7a:	78a3      	ldrb	r3, [r4, #2]
   15f7c:	2bff      	cmp	r3, #255	; 0xff
   15f7e:	d00b      	beq.n	15f98 <nrfx_spim_init+0xc4>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   15f80:	a801      	add	r0, sp, #4
            nrf_gpio_cfg(p_config->miso_pin,
   15f82:	7ba1      	ldrb	r1, [r4, #14]
   15f84:	9301      	str	r3, [sp, #4]
   15f86:	f7ff ff97 	bl	15eb8 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
   15f8a:	9b01      	ldr	r3, [sp, #4]
   15f8c:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
   15f90:	ea45 0181 	orr.w	r1, r5, r1, lsl #2
    reg->PIN_CNF[pin_number] = cnf;
   15f94:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
        if (p_config->ss_pin != NRFX_SPIM_PIN_NOT_USED)
   15f98:	78e0      	ldrb	r0, [r4, #3]
   15f9a:	28ff      	cmp	r0, #255	; 0xff
   15f9c:	d010      	beq.n	15fc0 <nrfx_spim_init+0xec>
                               p_config->ss_active_high ? 0 : 1);
   15f9e:	7921      	ldrb	r1, [r4, #4]
            nrf_gpio_pin_write(p_config->ss_pin,
   15fa0:	f081 0101 	eor.w	r1, r1, #1
   15fa4:	f004 ff72 	bl	1ae8c <nrf_gpio_pin_write>
            nrf_gpio_cfg(p_config->ss_pin,
   15fa8:	78e3      	ldrb	r3, [r4, #3]
   15faa:	9301      	str	r3, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   15fac:	a801      	add	r0, sp, #4
   15fae:	f7ff ff83 	bl	15eb8 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
   15fb2:	9b01      	ldr	r3, [sp, #4]
   15fb4:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
   15fb8:	f045 0503 	orr.w	r5, r5, #3
    reg->PIN_CNF[pin_number] = cnf;
   15fbc:	f840 5023 	str.w	r5, [r0, r3, lsl #2]
    if (!p_config->skip_psel_cfg)
   15fc0:	7c23      	ldrb	r3, [r4, #16]
   15fc2:	b993      	cbnz	r3, 15fea <nrfx_spim_init+0x116>
        uint32_t mosi_pin = (p_config->mosi_pin != NRFX_SPIM_PIN_NOT_USED)
   15fc4:	7863      	ldrb	r3, [r4, #1]
        nrf_spim_pins_set(p_spim, p_config->sck_pin, mosi_pin, miso_pin);
   15fc6:	7821      	ldrb	r1, [r4, #0]
                            : NRF_SPIM_PIN_NOT_CONNECTED;
   15fc8:	2bff      	cmp	r3, #255	; 0xff
   15fca:	bf18      	it	ne
   15fcc:	461a      	movne	r2, r3
        uint32_t miso_pin = (p_config->miso_pin != NRFX_SPIM_PIN_NOT_USED)
   15fce:	78a3      	ldrb	r3, [r4, #2]
NRF_STATIC_INLINE void nrf_spim_pins_set(NRF_SPIM_Type * p_reg,
                                         uint32_t        sck_pin,
                                         uint32_t        mosi_pin,
                                         uint32_t        miso_pin)
{
    p_reg->PSEL.SCK  = sck_pin;
   15fd0:	f8ca 1508 	str.w	r1, [sl, #1288]	; 0x508
                            : NRF_SPIM_PIN_NOT_CONNECTED;
   15fd4:	bf08      	it	eq
   15fd6:	f04f 32ff 	moveq.w	r2, #4294967295	; 0xffffffff
                            : NRF_SPIM_PIN_NOT_CONNECTED;
   15fda:	2bff      	cmp	r3, #255	; 0xff
   15fdc:	bf08      	it	eq
   15fde:	f04f 33ff 	moveq.w	r3, #4294967295	; 0xffffffff
    p_reg->PSEL.MOSI = mosi_pin;
   15fe2:	f8ca 250c 	str.w	r2, [sl, #1292]	; 0x50c
    p_reg->PSEL.MISO = miso_pin;
   15fe6:	f8ca 3510 	str.w	r3, [sl, #1296]	; 0x510
#endif // defined(SPIM_STALLSTAT_TX_Msk)

NRF_STATIC_INLINE void nrf_spim_frequency_set(NRF_SPIM_Type *      p_reg,
                                              nrf_spim_frequency_t frequency)
{
    p_reg->FREQUENCY = (uint32_t)frequency;
   15fea:	68a3      	ldr	r3, [r4, #8]
   15fec:	f8c8 3524 	str.w	r3, [r8, #1316]	; 0x524
NRF_STATIC_INLINE void nrf_spim_configure(NRF_SPIM_Type *      p_reg,
                                          nrf_spim_mode_t      spi_mode,
                                          nrf_spim_bit_order_t spi_bit_order)
{
    uint32_t config = (spi_bit_order == NRF_SPIM_BIT_ORDER_MSB_FIRST ?
        SPIM_CONFIG_ORDER_MsbFirst : SPIM_CONFIG_ORDER_LsbFirst);
   15ff0:	7b63      	ldrb	r3, [r4, #13]
    // Change rx delay
    nrf_spim_iftiming_set(p_spim, p_config->rx_delay);
#endif

    nrf_spim_frequency_set(p_spim, p_config->frequency);
    nrf_spim_configure(p_spim, p_config->mode, p_config->bit_order);
   15ff2:	7b22      	ldrb	r2, [r4, #12]
   15ff4:	3b00      	subs	r3, #0
   15ff6:	bf18      	it	ne
   15ff8:	2301      	movne	r3, #1
    switch (spi_mode)
   15ffa:	2a02      	cmp	r2, #2
   15ffc:	d01e      	beq.n	1603c <nrfx_spim_init+0x168>
   15ffe:	2a03      	cmp	r2, #3
   16000:	d01f      	beq.n	16042 <nrfx_spim_init+0x16e>
   16002:	2a01      	cmp	r2, #1
   16004:	d101      	bne.n	1600a <nrfx_spim_init+0x136>
        config |= (SPIM_CONFIG_CPOL_ActiveHigh << SPIM_CONFIG_CPOL_Pos) |
                  (SPIM_CONFIG_CPHA_Leading    << SPIM_CONFIG_CPHA_Pos);
        break;

    case NRF_SPIM_MODE_1:
        config |= (SPIM_CONFIG_CPOL_ActiveHigh << SPIM_CONFIG_CPOL_Pos) |
   16006:	f043 0302 	orr.w	r3, r3, #2
    case NRF_SPIM_MODE_3:
        config |= (SPIM_CONFIG_CPOL_ActiveLow  << SPIM_CONFIG_CPOL_Pos) |
                  (SPIM_CONFIG_CPHA_Trailing   << SPIM_CONFIG_CPHA_Pos);
        break;
    }
    p_reg->CONFIG = config;
   1600a:	f8c8 3554 	str.w	r3, [r8, #1364]	; 0x554
}

NRF_STATIC_INLINE void nrf_spim_orc_set(NRF_SPIM_Type * p_reg,
                                        uint8_t         orc)
{
    p_reg->ORC = orc;
   1600e:	79a3      	ldrb	r3, [r4, #6]
   16010:	f8c8 35c0 	str.w	r3, [r8, #1472]	; 0x5c0
    p_reg->ENABLE = (SPIM_ENABLE_ENABLE_Enabled << SPIM_ENABLE_ENABLE_Pos);
   16014:	2307      	movs	r3, #7
   16016:	f8c8 3500 	str.w	r3, [r8, #1280]	; 0x500

    nrf_spim_orc_set(p_spim, p_config->orc);

    nrf_spim_enable(p_spim);

    if (p_cb->handler)
   1601a:	f856 3009 	ldr.w	r3, [r6, r9]
   1601e:	b123      	cbz	r3, 1602a <nrfx_spim_init+0x156>
    return ((((uint32_t)p_object) & 0x3u) == 0u);
}

NRF_STATIC_INLINE IRQn_Type nrfx_get_irq_number(void const * p_reg)
{
    return (IRQn_Type)NRFX_IRQ_NUMBER_GET(p_reg);
   16020:	6838      	ldr	r0, [r7, #0]
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(p_instance->p_reg),
            p_config->irq_priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(p_instance->p_reg));
   16022:	f340 3007 	sbfx	r0, r0, #12, #8
   16026:	f7fc fd5f 	bl	12ae8 <arch_irq_enable>
    }

    p_cb->transfer_in_progress = false;
   1602a:	444e      	add	r6, r9
   1602c:	2300      	movs	r3, #0
   1602e:	7773      	strb	r3, [r6, #29]
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;

    err_code = NRFX_SUCCESS;
    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
   16030:	4807      	ldr	r0, [pc, #28]	; (16050 <nrfx_spim_init+0x17c>)
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
   16032:	2301      	movs	r3, #1
   16034:	7733      	strb	r3, [r6, #28]
}
   16036:	b002      	add	sp, #8
   16038:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        config |= (SPIM_CONFIG_CPOL_ActiveLow  << SPIM_CONFIG_CPOL_Pos) |
   1603c:	f043 0304 	orr.w	r3, r3, #4
        break;
   16040:	e7e3      	b.n	1600a <nrfx_spim_init+0x136>
        config |= (SPIM_CONFIG_CPOL_ActiveLow  << SPIM_CONFIG_CPOL_Pos) |
   16042:	f043 0306 	orr.w	r3, r3, #6
        break;
   16046:	e7e0      	b.n	1600a <nrfx_spim_init+0x136>
        return err_code;
   16048:	4802      	ldr	r0, [pc, #8]	; (16054 <nrfx_spim_init+0x180>)
   1604a:	e7f4      	b.n	16036 <nrfx_spim_init+0x162>
   1604c:	200016cc 	.word	0x200016cc
   16050:	0bad0000 	.word	0x0bad0000
   16054:	0bad0005 	.word	0x0bad0005

00016058 <nrfx_spim_uninit>:

    nrf_gpio_cfg_default(pin);
}

void nrfx_spim_uninit(nrfx_spim_t const * p_instance)
{
   16058:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    spim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
   1605a:	7903      	ldrb	r3, [r0, #4]
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
    NRF_SPIM_Type * p_spim = p_instance->p_reg;

    if (p_cb->handler)
   1605c:	4c20      	ldr	r4, [pc, #128]	; (160e0 <nrfx_spim_uninit+0x88>)
    NRF_SPIM_Type * p_spim = p_instance->p_reg;
   1605e:	6805      	ldr	r5, [r0, #0]
    if (p_cb->handler)
   16060:	015e      	lsls	r6, r3, #5
   16062:	eb04 1743 	add.w	r7, r4, r3, lsl #5
   16066:	59a3      	ldr	r3, [r4, r6]
   16068:	b1b3      	cbz	r3, 16098 <nrfx_spim_uninit+0x40>
    {
        NRFX_IRQ_DISABLE(nrfx_get_irq_number(p_instance->p_reg));
   1606a:	f345 3007 	sbfx	r0, r5, #12, #8
   1606e:	f7fc fd4b 	bl	12b08 <arch_irq_disable>
    p_reg->INTENCLR = mask;
   16072:	4b1c      	ldr	r3, [pc, #112]	; (160e4 <nrfx_spim_uninit+0x8c>)
   16074:	f8c5 3308 	str.w	r3, [r5, #776]	; 0x308
        nrf_spim_int_disable(p_spim, NRF_SPIM_ALL_INTS_MASK);
        if (p_cb->transfer_in_progress)
   16078:	7f7b      	ldrb	r3, [r7, #29]
   1607a:	b16b      	cbz	r3, 16098 <nrfx_spim_uninit+0x40>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1607c:	2301      	movs	r3, #1
   1607e:	616b      	str	r3, [r5, #20]
   16080:	2764      	movs	r7, #100	; 0x64
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   16082:	f8d5 3104 	ldr.w	r3, [r5, #260]	; 0x104
    NRFX_WAIT_FOR(nrf_spim_event_check(p_spim, NRF_SPIM_EVENT_STOPPED), 100, 1, stopped);
   16086:	b923      	cbnz	r3, 16092 <nrfx_spim_uninit+0x3a>
   16088:	2001      	movs	r0, #1
   1608a:	f004 fe39 	bl	1ad00 <nrfx_busy_wait>
   1608e:	3f01      	subs	r7, #1
   16090:	d1f7      	bne.n	16082 <nrfx_spim_uninit+0x2a>
    p_cb->transfer_in_progress = false;
   16092:	19a3      	adds	r3, r4, r6
   16094:	2200      	movs	r2, #0
   16096:	775a      	strb	r2, [r3, #29]
    p_reg->ENABLE = (SPIM_ENABLE_ENABLE_Disabled << SPIM_ENABLE_ENABLE_Pos);
   16098:	2300      	movs	r3, #0
   1609a:	f8c5 3500 	str.w	r3, [r5, #1280]	; 0x500
        }
    }

    nrf_spim_disable(p_spim);

    if (!p_cb->skip_gpio_cfg)
   1609e:	19a3      	adds	r3, r4, r6
   160a0:	7f9b      	ldrb	r3, [r3, #30]
   160a2:	07d8      	lsls	r0, r3, #31
   160a4:	d417      	bmi.n	160d6 <nrfx_spim_uninit+0x7e>
    return p_reg->PSEL.SCK;
   160a6:	f8d5 0508 	ldr.w	r0, [r5, #1288]	; 0x508
    if (pin == NRF_SPIM_PIN_NOT_CONNECTED)
   160aa:	1c41      	adds	r1, r0, #1
   160ac:	d001      	beq.n	160b2 <nrfx_spim_uninit+0x5a>
    nrf_gpio_cfg_default(pin);
   160ae:	f004 fedf 	bl	1ae70 <nrf_gpio_cfg_default>
    return p_reg->PSEL.MISO;
   160b2:	f8d5 0510 	ldr.w	r0, [r5, #1296]	; 0x510
    if (pin == NRF_SPIM_PIN_NOT_CONNECTED)
   160b6:	1c42      	adds	r2, r0, #1
   160b8:	d001      	beq.n	160be <nrfx_spim_uninit+0x66>
    nrf_gpio_cfg_default(pin);
   160ba:	f004 fed9 	bl	1ae70 <nrf_gpio_cfg_default>
    return p_reg->PSEL.MOSI;
   160be:	f8d5 050c 	ldr.w	r0, [r5, #1292]	; 0x50c
    if (pin == NRF_SPIM_PIN_NOT_CONNECTED)
   160c2:	1c43      	adds	r3, r0, #1
   160c4:	d001      	beq.n	160ca <nrfx_spim_uninit+0x72>
    nrf_gpio_cfg_default(pin);
   160c6:	f004 fed3 	bl	1ae70 <nrf_gpio_cfg_default>
        if (SPIM_DCX_PRESENT_VALIDATE(p_instance->drv_inst_idx))
        {
            spim_pin_uninit(nrf_spim_dcx_pin_get(p_spim));
        }
#endif
        if (p_cb->ss_pin != NRFX_SPIM_PIN_NOT_USED)
   160ca:	19a3      	adds	r3, r4, r6
   160cc:	7fd8      	ldrb	r0, [r3, #31]
   160ce:	28ff      	cmp	r0, #255	; 0xff
   160d0:	d001      	beq.n	160d6 <nrfx_spim_uninit+0x7e>
        {
            nrf_gpio_cfg_default(p_cb->ss_pin);
   160d2:	f004 fecd 	bl	1ae70 <nrf_gpio_cfg_default>

#if NRFX_CHECK(NRFX_PRS_ENABLED)
    nrfx_prs_release(p_instance->p_reg);
#endif

    p_cb->state = NRFX_DRV_STATE_UNINITIALIZED;
   160d6:	4434      	add	r4, r6
   160d8:	2300      	movs	r3, #0
   160da:	7723      	strb	r3, [r4, #28]
}
   160dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   160de:	bf00      	nop
   160e0:	200016cc 	.word	0x200016cc
   160e4:	00080152 	.word	0x00080152

000160e8 <nrfx_spim_xfer>:
}

nrfx_err_t nrfx_spim_xfer(nrfx_spim_t const *           p_instance,
                          nrfx_spim_xfer_desc_t const * p_xfer_desc,
                          uint32_t                      flags)
{
   160e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    spim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
   160ec:	4f36      	ldr	r7, [pc, #216]	; (161c8 <nrfx_spim_xfer+0xe0>)
   160ee:	7903      	ldrb	r3, [r0, #4]
   160f0:	eb07 1843 	add.w	r8, r7, r3, lsl #5
{
   160f4:	4614      	mov	r4, r2
#endif
                (p_cb->ss_pin == NRFX_SPIM_PIN_NOT_USED));

    nrfx_err_t err_code = NRFX_SUCCESS;

    if (p_cb->transfer_in_progress)
   160f6:	f898 201d 	ldrb.w	r2, [r8, #29]
{
   160fa:	4681      	mov	r9, r0
   160fc:	460d      	mov	r5, r1
    if (p_cb->transfer_in_progress)
   160fe:	015e      	lsls	r6, r3, #5
   16100:	2a00      	cmp	r2, #0
   16102:	d15f      	bne.n	161c4 <nrfx_spim_xfer+0xdc>
                         NRFX_LOG_ERROR_STRING_GET(err_code));
        return err_code;
    }
    else
    {
        if (p_cb->handler && !(flags & (NRFX_SPIM_FLAG_REPEATED_XFER |
   16104:	59ba      	ldr	r2, [r7, r6]
   16106:	b12a      	cbz	r2, 16114 <nrfx_spim_xfer+0x2c>
   16108:	f014 0f14 	tst.w	r4, #20
                                        NRFX_SPIM_FLAG_NO_XFER_EVT_HANDLER)))
        {
            p_cb->transfer_in_progress = true;
   1610c:	bf04      	itt	eq
   1610e:	2201      	moveq	r2, #1
   16110:	f888 201d 	strbeq.w	r2, [r8, #29]
        }
    }

    p_cb->evt.xfer_desc = *p_xfer_desc;
   16114:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
   16118:	eb07 0c06 	add.w	ip, r7, r6
   1611c:	f10c 0c0c 	add.w	ip, ip, #12
   16120:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    set_ss_pin_state(p_cb, true);
   16124:	2101      	movs	r1, #1
   16126:	4640      	mov	r0, r8
   16128:	f004 fec6 	bl	1aeb8 <set_ss_pin_state>
    if ((p_xfer_desc->p_tx_buffer != NULL && !nrfx_is_in_ram(p_xfer_desc->p_tx_buffer)) ||
   1612c:	6829      	ldr	r1, [r5, #0]
   1612e:	b121      	cbz	r1, 1613a <nrfx_spim_xfer+0x52>
    return ((((uint32_t)p_object) & 0xE0000000u) == 0x20000000u);
   16130:	f001 4360 	and.w	r3, r1, #3758096384	; 0xe0000000
   16134:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
   16138:	d106      	bne.n	16148 <nrfx_spim_xfer+0x60>
        (p_xfer_desc->p_rx_buffer != NULL && !nrfx_is_in_ram(p_xfer_desc->p_rx_buffer)))
   1613a:	68aa      	ldr	r2, [r5, #8]
    if ((p_xfer_desc->p_tx_buffer != NULL && !nrfx_is_in_ram(p_xfer_desc->p_tx_buffer)) ||
   1613c:	b152      	cbz	r2, 16154 <nrfx_spim_xfer+0x6c>
   1613e:	f002 4360 	and.w	r3, r2, #3758096384	; 0xe0000000
        (p_xfer_desc->p_rx_buffer != NULL && !nrfx_is_in_ram(p_xfer_desc->p_rx_buffer)))
   16142:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
   16146:	d005      	beq.n	16154 <nrfx_spim_xfer+0x6c>
        p_cb->transfer_in_progress = false;
   16148:	443e      	add	r6, r7
   1614a:	2300      	movs	r3, #0
        return err_code;
   1614c:	481f      	ldr	r0, [pc, #124]	; (161cc <nrfx_spim_xfer+0xe4>)
        p_cb->transfer_in_progress = false;
   1614e:	7773      	strb	r3, [r6, #29]

    return spim_xfer(p_instance->p_reg, p_cb,  p_xfer_desc, flags);
}
   16150:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    return spim_xfer(p_instance->p_reg, p_cb,  p_xfer_desc, flags);
   16154:	f8d9 3000 	ldr.w	r3, [r9]
    nrf_spim_tx_buffer_set(p_spim, p_xfer_desc->p_tx_buffer, p_xfer_desc->tx_length);
   16158:	6868      	ldr	r0, [r5, #4]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
   1615a:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
    nrf_spim_rx_buffer_set(p_spim, p_xfer_desc->p_rx_buffer, p_xfer_desc->rx_length);
   1615e:	68e9      	ldr	r1, [r5, #12]
    p_reg->TXD.MAXCNT = length;
   16160:	f8c3 0548 	str.w	r0, [r3, #1352]	; 0x548
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
   16164:	f8c3 2534 	str.w	r2, [r3, #1332]	; 0x534
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   16168:	2200      	movs	r2, #0
    p_reg->RXD.MAXCNT = length;
   1616a:	f8c3 1538 	str.w	r1, [r3, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1616e:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
   16172:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
    if (NRFX_SPIM_FLAG_TX_POSTINC & flags)
   16176:	f014 0201 	ands.w	r2, r4, #1
}


NRF_STATIC_INLINE void nrf_spim_tx_list_enable(NRF_SPIM_Type * p_reg)
{
    p_reg->TXD.LIST = SPIM_TXD_LIST_LIST_ArrayList << SPIM_TXD_LIST_LIST_Pos;
   1617a:	bf18      	it	ne
   1617c:	2201      	movne	r2, #1
}

NRF_STATIC_INLINE void nrf_spim_tx_list_disable(NRF_SPIM_Type * p_reg)
{
    p_reg->TXD.LIST = SPIM_TXD_LIST_LIST_Disabled << SPIM_TXD_LIST_LIST_Pos;
   1617e:	f8c3 2550 	str.w	r2, [r3, #1360]	; 0x550
    if (NRFX_SPIM_FLAG_RX_POSTINC & flags)
   16182:	f014 0202 	ands.w	r2, r4, #2
}

NRF_STATIC_INLINE void nrf_spim_rx_list_enable(NRF_SPIM_Type * p_reg)
{
    p_reg->RXD.LIST = SPIM_RXD_LIST_LIST_ArrayList << SPIM_RXD_LIST_LIST_Pos;
   16186:	bf18      	it	ne
   16188:	2201      	movne	r2, #1
}

NRF_STATIC_INLINE void nrf_spim_rx_list_disable(NRF_SPIM_Type * p_reg)
{
    p_reg->RXD.LIST = SPIM_RXD_LIST_LIST_Disabled << SPIM_RXD_LIST_LIST_Pos;
   1618a:	f8c3 2540 	str.w	r2, [r3, #1344]	; 0x540
    if (!(flags & NRFX_SPIM_FLAG_HOLD_XFER))
   1618e:	f014 0208 	ands.w	r2, r4, #8
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   16192:	bf04      	itt	eq
   16194:	2101      	moveq	r1, #1
   16196:	6119      	streq	r1, [r3, #16]
    if (!p_cb->handler)
   16198:	59b9      	ldr	r1, [r7, r6]
   1619a:	b949      	cbnz	r1, 161b0 <nrfx_spim_xfer+0xc8>
        if (!(flags & NRFX_SPIM_FLAG_HOLD_XFER))
   1619c:	b912      	cbnz	r2, 161a4 <nrfx_spim_xfer+0xbc>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1619e:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
   161a2:	e7fb      	b.n	1619c <nrfx_spim_xfer+0xb4>
        set_ss_pin_state(p_cb, false);
   161a4:	2100      	movs	r1, #0
   161a6:	4640      	mov	r0, r8
   161a8:	f004 fe86 	bl	1aeb8 <set_ss_pin_state>
    return err_code;
   161ac:	4808      	ldr	r0, [pc, #32]	; (161d0 <nrfx_spim_xfer+0xe8>)
}
   161ae:	e7cf      	b.n	16150 <nrfx_spim_xfer+0x68>
    if (!enable)
   161b0:	f014 0f04 	tst.w	r4, #4
   161b4:	f04f 0240 	mov.w	r2, #64	; 0x40
    p_reg->INTENCLR = mask;
   161b8:	bf14      	ite	ne
   161ba:	f8c3 2308 	strne.w	r2, [r3, #776]	; 0x308
    p_reg->INTENSET = mask;
   161be:	f8c3 2304 	streq.w	r2, [r3, #772]	; 0x304
   161c2:	e7f3      	b.n	161ac <nrfx_spim_xfer+0xc4>
        return err_code;
   161c4:	4803      	ldr	r0, [pc, #12]	; (161d4 <nrfx_spim_xfer+0xec>)
   161c6:	e7c3      	b.n	16150 <nrfx_spim_xfer+0x68>
   161c8:	200016cc 	.word	0x200016cc
   161cc:	0bad000a 	.word	0x0bad000a
   161d0:	0bad0000 	.word	0x0bad0000
   161d4:	0bad000b 	.word	0x0bad000b

000161d8 <nrfx_spim_2_irq_handler>:
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   161d8:	4b0c      	ldr	r3, [pc, #48]	; (1620c <nrfx_spim_2_irq_handler+0x34>)
   161da:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
}
#endif

#if NRFX_CHECK(NRFX_SPIM2_ENABLED)
void nrfx_spim_2_irq_handler(void)
{
   161de:	b570      	push	{r4, r5, r6, lr}
    if (nrf_spim_event_check(p_spim, NRF_SPIM_EVENT_END))
   161e0:	b192      	cbz	r2, 16208 <nrfx_spim_2_irq_handler+0x30>
    set_ss_pin_state(p_cb, false);
   161e2:	4c0b      	ldr	r4, [pc, #44]	; (16210 <nrfx_spim_2_irq_handler+0x38>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   161e4:	2500      	movs	r5, #0
   161e6:	f8c3 5118 	str.w	r5, [r3, #280]	; 0x118
   161ea:	4629      	mov	r1, r5
   161ec:	4620      	mov	r0, r4
   161ee:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
   161f2:	f004 fe61 	bl	1aeb8 <set_ss_pin_state>
    p_cb->handler(&p_cb->evt, p_cb->p_context);
   161f6:	e9d4 3100 	ldrd	r3, r1, [r4]
    p_cb->transfer_in_progress = false;
   161fa:	7765      	strb	r5, [r4, #29]
    p_cb->evt.type = NRFX_SPIM_EVENT_DONE;
   161fc:	7225      	strb	r5, [r4, #8]
    p_cb->handler(&p_cb->evt, p_cb->p_context);
   161fe:	f104 0008 	add.w	r0, r4, #8
    irq_handler(NRF_SPIM2, &m_cb[NRFX_SPIM2_INST_IDX]);
}
   16202:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    p_cb->handler(&p_cb->evt, p_cb->p_context);
   16206:	4718      	bx	r3
}
   16208:	bd70      	pop	{r4, r5, r6, pc}
   1620a:	bf00      	nop
   1620c:	40023000 	.word	0x40023000
   16210:	200016cc 	.word	0x200016cc

00016214 <twim_irq_handler>:
{
    return nrf_twim_event_address_get(p_instance->p_twim, NRF_TWIM_EVENT_STOPPED);
}

static void twim_irq_handler(NRF_TWIM_Type * p_twim, twim_control_block_t * p_cb)
{
   16214:	b5f0      	push	{r4, r5, r6, r7, lr}
}

NRF_STATIC_INLINE bool nrf_twim_event_check(NRF_TWIM_Type const * p_reg,
                                            nrf_twim_event_t      event)
{
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   16216:	f8d0 3124 	ldr.w	r3, [r0, #292]	; 0x124
   1621a:	b087      	sub	sp, #28
   1621c:	4604      	mov	r4, r0
   1621e:	460d      	mov	r5, r1
    }
#endif

    NRFX_ASSERT(p_cb->handler);

    if (nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_ERROR))
   16220:	b1f3      	cbz	r3, 16260 <twim_irq_handler+0x4c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   16222:	2300      	movs	r3, #0
   16224:	f8c0 3124 	str.w	r3, [r0, #292]	; 0x124
   16228:	f8d0 3124 	ldr.w	r3, [r0, #292]	; 0x124
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1622c:	f8d0 3104 	ldr.w	r3, [r0, #260]	; 0x104
    {
        nrf_twim_event_clear(p_twim, NRF_TWIM_EVENT_ERROR);
        NRFX_LOG_DEBUG("TWIM: Event: %s.", EVT_TO_STR_TWIM(NRF_TWIM_EVENT_ERROR));
        if (!nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_STOPPED))
   16230:	b9b3      	cbnz	r3, 16260 <twim_irq_handler+0x4c>
        {
            nrf_twim_int_disable(p_twim, p_cb->int_mask);
   16232:	688b      	ldr	r3, [r1, #8]
}

NRF_STATIC_INLINE void nrf_twim_int_disable(NRF_TWIM_Type * p_reg,
                                            uint32_t mask)
{
    p_reg->INTENCLR = mask;
   16234:	f8c0 3308 	str.w	r3, [r0, #776]	; 0x308
            p_cb->int_mask = NRF_TWIM_INT_STOPPED_MASK;
   16238:	2302      	movs	r3, #2
   1623a:	608b      	str	r3, [r1, #8]
            nrf_twim_int_enable(p_twim, p_cb->int_mask);
   1623c:	688b      	ldr	r3, [r1, #8]
    p_reg->INTENSET = mask;
   1623e:	f8c0 3304 	str.w	r3, [r0, #772]	; 0x304
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   16242:	f8d0 3160 	ldr.w	r3, [r0, #352]	; 0x160

            if (!(nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_LASTTX) &&
   16246:	b11b      	cbz	r3, 16250 <twim_irq_handler+0x3c>
    p_reg->SHORTS = mask;
}

NRF_STATIC_INLINE uint32_t nrf_twim_shorts_get(NRF_TWIM_Type const * p_reg)
{
    return p_reg->SHORTS;
   16248:	f8d0 3200 	ldr.w	r3, [r0, #512]	; 0x200
   1624c:	059f      	lsls	r7, r3, #22
   1624e:	d402      	bmi.n	16256 <twim_irq_handler+0x42>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   16250:	2301      	movs	r3, #1
   16252:	6223      	str	r3, [r4, #32]
   16254:	6163      	str	r3, [r4, #20]
            {
                nrf_twim_task_trigger(p_twim, NRF_TWIM_TASK_RESUME);
                nrf_twim_task_trigger(p_twim, NRF_TWIM_TASK_STOP);
            }

            p_cb->error = true;
   16256:	2301      	movs	r3, #1
   16258:	f885 302e 	strb.w	r3, [r5, #46]	; 0x2e

    if (!(p_cb->flags & NRFX_TWIM_FLAG_NO_XFER_EVT_HANDLER) || p_cb->error)
    {
        p_cb->handler(&event, p_cb->p_context);
    }
}
   1625c:	b007      	add	sp, #28
   1625e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   16260:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    if (nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_STOPPED))
   16264:	2b00      	cmp	r3, #0
   16266:	d044      	beq.n	162f2 <twim_irq_handler+0xde>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   16268:	2300      	movs	r3, #0
   1626a:	f8c4 3104 	str.w	r3, [r4, #260]	; 0x104
   1626e:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
        if (!(p_cb->flags & NRFX_TWIM_FLAG_NO_SPURIOUS_STOP_CHECK) && !p_cb->error)
   16272:	6a2b      	ldr	r3, [r5, #32]
   16274:	065e      	lsls	r6, r3, #25
   16276:	d40a      	bmi.n	1628e <twim_irq_handler+0x7a>
   16278:	f895 302e 	ldrb.w	r3, [r5, #46]	; 0x2e
   1627c:	b93b      	cbnz	r3, 1628e <twim_irq_handler+0x7a>
            p_cb->error = !xfer_completeness_check(p_twim, p_cb);
   1627e:	4629      	mov	r1, r5
   16280:	4620      	mov	r0, r4
   16282:	f004 fe25 	bl	1aed0 <xfer_completeness_check>
   16286:	f080 0001 	eor.w	r0, r0, #1
   1628a:	f885 002e 	strb.w	r0, [r5, #46]	; 0x2e
        if (!(p_cb->flags & NRFX_TWIM_FLAG_NO_XFER_EVT_HANDLER))
   1628e:	6a2b      	ldr	r3, [r5, #32]
   16290:	f013 0c04 	ands.w	ip, r3, #4
   16294:	d13e      	bne.n	16314 <twim_irq_handler+0x100>
            event.xfer_desc = p_cb->xfer_desc;
   16296:	f105 070c 	add.w	r7, r5, #12
   1629a:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
   1629c:	ae01      	add	r6, sp, #4
   1629e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
            if (!p_cb->repeated || p_cb->error)
   162a0:	f895 e030 	ldrb.w	lr, [r5, #48]	; 0x30
            event.xfer_desc = p_cb->xfer_desc;
   162a4:	683b      	ldr	r3, [r7, #0]
   162a6:	f8c4 c160 	str.w	ip, [r4, #352]	; 0x160
   162aa:	6033      	str	r3, [r6, #0]
   162ac:	f8d4 3160 	ldr.w	r3, [r4, #352]	; 0x160
   162b0:	f8c4 c15c 	str.w	ip, [r4, #348]	; 0x15c
   162b4:	f8d4 315c 	ldr.w	r3, [r4, #348]	; 0x15c
            if (!p_cb->repeated || p_cb->error)
   162b8:	f1be 0f00 	cmp.w	lr, #0
   162bc:	d002      	beq.n	162c4 <twim_irq_handler+0xb0>
   162be:	f895 302e 	ldrb.w	r3, [r5, #46]	; 0x2e
   162c2:	b33b      	cbz	r3, 16314 <twim_irq_handler+0x100>
    p_reg->SHORTS = mask;
   162c4:	2300      	movs	r3, #0
   162c6:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
                p_cb->int_mask = 0;
   162ca:	60ab      	str	r3, [r5, #8]
    p_reg->INTENCLR = mask;
   162cc:	4b2e      	ldr	r3, [pc, #184]	; (16388 <twim_irq_handler+0x174>)
   162ce:	f8c4 3308 	str.w	r3, [r4, #776]	; 0x308
    return (IRQn_Type)NRFX_IRQ_NUMBER_GET(p_reg);
   162d2:	f344 3307 	sbfx	r3, r4, #12, #8
  if ((int32_t)(IRQn) >= 0)
   162d6:	2b00      	cmp	r3, #0
   162d8:	ea4f 3214 	mov.w	r2, r4, lsr #12
   162dc:	db1a      	blt.n	16314 <twim_irq_handler+0x100>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   162de:	f002 011f 	and.w	r1, r2, #31
   162e2:	095b      	lsrs	r3, r3, #5
   162e4:	2201      	movs	r2, #1
   162e6:	408a      	lsls	r2, r1
   162e8:	3360      	adds	r3, #96	; 0x60
   162ea:	4928      	ldr	r1, [pc, #160]	; (1638c <twim_irq_handler+0x178>)
   162ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   162f0:	e010      	b.n	16314 <twim_irq_handler+0x100>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   162f2:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   162f6:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
        if (p_cb->xfer_desc.type == NRFX_TWIM_XFER_TX)
   162fa:	7b2b      	ldrb	r3, [r5, #12]
   162fc:	bb23      	cbnz	r3, 16348 <twim_irq_handler+0x134>
            event.xfer_desc = p_cb->xfer_desc;
   162fe:	f105 070c 	add.w	r7, r5, #12
   16302:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
   16304:	ae01      	add	r6, sp, #4
   16306:	c60f      	stmia	r6!, {r0, r1, r2, r3}
   16308:	683b      	ldr	r3, [r7, #0]
   1630a:	6033      	str	r3, [r6, #0]
            if (!p_cb->repeated)
   1630c:	f895 3030 	ldrb.w	r3, [r5, #48]	; 0x30
   16310:	2b00      	cmp	r3, #0
   16312:	d0d8      	beq.n	162c6 <twim_irq_handler+0xb2>
    uint32_t error_source = p_reg->ERRORSRC;
   16314:	f8d4 34c4 	ldr.w	r3, [r4, #1220]	; 0x4c4
    p_reg->ERRORSRC = error_source;
   16318:	f8c4 34c4 	str.w	r3, [r4, #1220]	; 0x4c4
    if (errorsrc & NRF_TWIM_ERROR_ADDRESS_NACK)
   1631c:	0798      	lsls	r0, r3, #30
   1631e:	d525      	bpl.n	1636c <twim_irq_handler+0x158>
        event.type = NRFX_TWIM_EVT_ADDRESS_NACK;
   16320:	2301      	movs	r3, #1
        event.type = NRFX_TWIM_EVT_DONE;
   16322:	f88d 3000 	strb.w	r3, [sp]
    if (!p_cb->repeated)
   16326:	f895 3030 	ldrb.w	r3, [r5, #48]	; 0x30
   1632a:	b90b      	cbnz	r3, 16330 <twim_irq_handler+0x11c>
        p_cb->busy = false;
   1632c:	f885 302f 	strb.w	r3, [r5, #47]	; 0x2f
    if (!(p_cb->flags & NRFX_TWIM_FLAG_NO_XFER_EVT_HANDLER) || p_cb->error)
   16330:	6a2b      	ldr	r3, [r5, #32]
   16332:	075b      	lsls	r3, r3, #29
   16334:	d503      	bpl.n	1633e <twim_irq_handler+0x12a>
   16336:	f895 302e 	ldrb.w	r3, [r5, #46]	; 0x2e
   1633a:	2b00      	cmp	r3, #0
   1633c:	d08e      	beq.n	1625c <twim_irq_handler+0x48>
        p_cb->handler(&event, p_cb->p_context);
   1633e:	e9d5 3100 	ldrd	r3, r1, [r5]
   16342:	4668      	mov	r0, sp
   16344:	4798      	blx	r3
   16346:	e789      	b.n	1625c <twim_irq_handler+0x48>
    p_reg->SHORTS = mask;
   16348:	f44f 7300 	mov.w	r3, #512	; 0x200
   1634c:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
            p_cb->int_mask = NRF_TWIM_INT_STOPPED_MASK | NRF_TWIM_INT_ERROR_MASK;
   16350:	f240 2302 	movw	r3, #514	; 0x202
   16354:	60ab      	str	r3, [r5, #8]
    p_reg->INTENCLR = mask;
   16356:	f103 73ce 	add.w	r3, r3, #27000832	; 0x19c0000
   1635a:	f8c4 3308 	str.w	r3, [r4, #776]	; 0x308
            nrf_twim_int_enable(p_twim, p_cb->int_mask);
   1635e:	68ab      	ldr	r3, [r5, #8]
    p_reg->INTENSET = mask;
   16360:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   16364:	2301      	movs	r3, #1
   16366:	60a3      	str	r3, [r4, #8]
   16368:	6223      	str	r3, [r4, #32]
            return;
   1636a:	e777      	b.n	1625c <twim_irq_handler+0x48>
    else if (errorsrc & NRF_TWIM_ERROR_DATA_NACK)
   1636c:	0759      	lsls	r1, r3, #29
   1636e:	d501      	bpl.n	16374 <twim_irq_handler+0x160>
        event.type = NRFX_TWIM_EVT_DATA_NACK;
   16370:	2302      	movs	r3, #2
   16372:	e7d6      	b.n	16322 <twim_irq_handler+0x10e>
    else if (errorsrc & NRF_TWIM_ERROR_OVERRUN)
   16374:	07da      	lsls	r2, r3, #31
   16376:	d501      	bpl.n	1637c <twim_irq_handler+0x168>
        event.type = NRFX_TWIM_EVT_OVERRUN;
   16378:	2303      	movs	r3, #3
   1637a:	e7d2      	b.n	16322 <twim_irq_handler+0x10e>
    else if (p_cb->error)
   1637c:	f895 302e 	ldrb.w	r3, [r5, #46]	; 0x2e
   16380:	2b00      	cmp	r3, #0
   16382:	d0ce      	beq.n	16322 <twim_irq_handler+0x10e>
        event.type = NRFX_TWIM_EVT_BUS_ERROR;
   16384:	2304      	movs	r3, #4
   16386:	e7cc      	b.n	16322 <twim_irq_handler+0x10e>
   16388:	019c0202 	.word	0x019c0202
   1638c:	e000e100 	.word	0xe000e100

00016390 <nrfx_twim_init>:
{
   16390:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    twim_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
   16394:	7906      	ldrb	r6, [r0, #4]
    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
   16396:	4d2b      	ldr	r5, [pc, #172]	; (16444 <nrfx_twim_init+0xb4>)
   16398:	f04f 0c34 	mov.w	ip, #52	; 0x34
   1639c:	fb0c fc06 	mul.w	ip, ip, r6
   163a0:	eb05 040c 	add.w	r4, r5, ip
   163a4:	f894 702d 	ldrb.w	r7, [r4, #45]	; 0x2d
   163a8:	2f00      	cmp	r7, #0
   163aa:	d149      	bne.n	16440 <nrfx_twim_init+0xb0>
    NRF_TWIM_Type * p_twim = p_instance->p_twim;
   163ac:	6800      	ldr	r0, [r0, #0]
    p_cb->p_context       = p_context;
   163ae:	6063      	str	r3, [r4, #4]
    p_cb->hold_bus_uninit = p_config->hold_bus_uninit;
   163b0:	7b4b      	ldrb	r3, [r1, #13]
   163b2:	f884 3032 	strb.w	r3, [r4, #50]	; 0x32
    p_cb->skip_gpio_cfg   = p_config->skip_gpio_cfg;
   163b6:	7b8b      	ldrb	r3, [r1, #14]
    p_cb->handler         = event_handler;
   163b8:	f845 200c 	str.w	r2, [r5, ip]
    p_cb->int_mask        = 0;
   163bc:	60a7      	str	r7, [r4, #8]
    if (p_config->skip_gpio_cfg && p_config->skip_psel_cfg)
   163be:	f891 c00f 	ldrb.w	ip, [r1, #15]
    p_cb->repeated        = false;
   163c2:	f884 7030 	strb.w	r7, [r4, #48]	; 0x30
    p_cb->busy            = false;
   163c6:	f884 702f 	strb.w	r7, [r4, #47]	; 0x2f
    p_cb->skip_gpio_cfg   = p_config->skip_gpio_cfg;
   163ca:	f884 3033 	strb.w	r3, [r4, #51]	; 0x33
    if (p_config->skip_gpio_cfg && p_config->skip_psel_cfg)
   163ce:	b1cb      	cbz	r3, 16404 <nrfx_twim_init+0x74>
   163d0:	f1bc 0f00 	cmp.w	ip, #0
   163d4:	d105      	bne.n	163e2 <nrfx_twim_init+0x52>
        nrf_twim_pins_set(p_twim, p_config->scl, p_config->sda);
   163d6:	e9d1 4300 	ldrd	r4, r3, [r1]
    p_reg->PSEL.SCL = scl_pin;
   163da:	f8c0 4508 	str.w	r4, [r0, #1288]	; 0x508
    p_reg->PSEL.SDA = sda_pin;
   163de:	f8c0 350c 	str.w	r3, [r0, #1292]	; 0x50c
    nrf_twim_frequency_set(p_twim, (nrf_twim_frequency_t)p_config->frequency);
   163e2:	688b      	ldr	r3, [r1, #8]
    p_reg->FREQUENCY = frequency;
   163e4:	f8c0 3524 	str.w	r3, [r0, #1316]	; 0x524
    if (p_cb->handler)
   163e8:	b11a      	cbz	r2, 163f2 <nrfx_twim_init+0x62>
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(p_instance->p_twim));
   163ea:	f340 3007 	sbfx	r0, r0, #12, #8
   163ee:	f7fc fb7b 	bl	12ae8 <arch_irq_enable>
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
   163f2:	2334      	movs	r3, #52	; 0x34
   163f4:	fb03 5506 	mla	r5, r3, r6, r5
    return err_code;
   163f8:	4813      	ldr	r0, [pc, #76]	; (16448 <nrfx_twim_init+0xb8>)
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
   163fa:	2301      	movs	r3, #1
   163fc:	f885 302d 	strb.w	r3, [r5, #45]	; 0x2d
}
   16400:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        TWIM_PIN_INIT(p_config->scl, drive);
   16404:	680c      	ldr	r4, [r1, #0]
        case 1: return NRF_P1;
   16406:	4b11      	ldr	r3, [pc, #68]	; (1644c <nrfx_twim_init+0xbc>)
    *p_pin = pin_number & 0x1F;
   16408:	f004 071f 	and.w	r7, r4, #31
    return pin_number >> 5;
   1640c:	0964      	lsrs	r4, r4, #5
        case 1: return NRF_P1;
   1640e:	2c01      	cmp	r4, #1
   16410:	bf18      	it	ne
   16412:	f04f 48a0 	movne.w	r8, #1342177280	; 0x50000000
    reg->PIN_CNF[pin_number] = cnf;
   16416:	f507 74e0 	add.w	r4, r7, #448	; 0x1c0
        case 1: return NRF_P1;
   1641a:	bf08      	it	eq
   1641c:	4698      	moveq	r8, r3
    reg->PIN_CNF[pin_number] = cnf;
   1641e:	f240 6e0c 	movw	lr, #1548	; 0x60c
   16422:	f848 e024 	str.w	lr, [r8, r4, lsl #2]
        TWIM_PIN_INIT(p_config->sda, drive);
   16426:	684c      	ldr	r4, [r1, #4]
    *p_pin = pin_number & 0x1F;
   16428:	f004 071f 	and.w	r7, r4, #31
    return pin_number >> 5;
   1642c:	0964      	lsrs	r4, r4, #5
        case 1: return NRF_P1;
   1642e:	2c01      	cmp	r4, #1
   16430:	bf18      	it	ne
   16432:	f04f 43a0 	movne.w	r3, #1342177280	; 0x50000000
    reg->PIN_CNF[pin_number] = cnf;
   16436:	f507 74e0 	add.w	r4, r7, #448	; 0x1c0
   1643a:	f843 e024 	str.w	lr, [r3, r4, lsl #2]
    if (!p_config->skip_psel_cfg)
   1643e:	e7c7      	b.n	163d0 <nrfx_twim_init+0x40>
        return err_code;
   16440:	4803      	ldr	r0, [pc, #12]	; (16450 <nrfx_twim_init+0xc0>)
   16442:	e7dd      	b.n	16400 <nrfx_twim_init+0x70>
   16444:	200016ec 	.word	0x200016ec
   16448:	0bad0000 	.word	0x0bad0000
   1644c:	50000300 	.word	0x50000300
   16450:	0bad0005 	.word	0x0bad0005

00016454 <nrfx_twim_enable>:
    nrf_twim_enable(p_instance->p_twim);
   16454:	6803      	ldr	r3, [r0, #0]
    twim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
   16456:	7902      	ldrb	r2, [r0, #4]
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Enabled << TWIM_ENABLE_ENABLE_Pos);
   16458:	2106      	movs	r1, #6
   1645a:	f8c3 1500 	str.w	r1, [r3, #1280]	; 0x500
    p_cb->state = NRFX_DRV_STATE_POWERED_ON;
   1645e:	4b04      	ldr	r3, [pc, #16]	; (16470 <nrfx_twim_enable+0x1c>)
   16460:	2134      	movs	r1, #52	; 0x34
   16462:	fb01 3302 	mla	r3, r1, r2, r3
   16466:	2202      	movs	r2, #2
   16468:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
   1646c:	4770      	bx	lr
   1646e:	bf00      	nop
   16470:	200016ec 	.word	0x200016ec

00016474 <nrfx_twim_disable>:
    twim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
   16474:	7901      	ldrb	r1, [r0, #4]
    p_cb->int_mask = 0;
   16476:	4b0c      	ldr	r3, [pc, #48]	; (164a8 <nrfx_twim_disable+0x34>)
    NRF_TWIM_Type * p_twim = p_instance->p_twim;
   16478:	6802      	ldr	r2, [r0, #0]
    p_cb->int_mask = 0;
   1647a:	2034      	movs	r0, #52	; 0x34
   1647c:	fb00 3301 	mla	r3, r0, r1, r3
   16480:	2100      	movs	r1, #0
    p_reg->INTENCLR = mask;
   16482:	480a      	ldr	r0, [pc, #40]	; (164ac <nrfx_twim_disable+0x38>)
   16484:	6099      	str	r1, [r3, #8]
   16486:	f8c2 0308 	str.w	r0, [r2, #776]	; 0x308
    p_reg->SHORTS &= ~(mask);
   1648a:	f8d2 0200 	ldr.w	r0, [r2, #512]	; 0x200
   1648e:	f420 50bc 	bic.w	r0, r0, #6016	; 0x1780
   16492:	f8c2 0200 	str.w	r0, [r2, #512]	; 0x200
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Disabled << TWIM_ENABLE_ENABLE_Pos);
   16496:	f8c2 1500 	str.w	r1, [r2, #1280]	; 0x500
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
   1649a:	2201      	movs	r2, #1
   1649c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    p_cb->busy = false;
   164a0:	f883 102f 	strb.w	r1, [r3, #47]	; 0x2f
}
   164a4:	4770      	bx	lr
   164a6:	bf00      	nop
   164a8:	200016ec 	.word	0x200016ec
   164ac:	019c0202 	.word	0x019c0202

000164b0 <nrfx_twim_uninit>:
{
   164b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    twim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
   164b2:	7906      	ldrb	r6, [r0, #4]
    if (p_cb->handler)
   164b4:	4d1e      	ldr	r5, [pc, #120]	; (16530 <nrfx_twim_uninit+0x80>)
   164b6:	2334      	movs	r3, #52	; 0x34
   164b8:	4373      	muls	r3, r6
{
   164ba:	4604      	mov	r4, r0
    if (p_cb->handler)
   164bc:	58eb      	ldr	r3, [r5, r3]
   164be:	b123      	cbz	r3, 164ca <nrfx_twim_uninit+0x1a>
   164c0:	6800      	ldr	r0, [r0, #0]
        NRFX_IRQ_DISABLE(nrfx_get_irq_number(p_instance->p_twim));
   164c2:	f340 3007 	sbfx	r0, r0, #12, #8
   164c6:	f7fc fb1f 	bl	12b08 <arch_irq_disable>
    nrfx_twim_disable(p_instance);
   164ca:	4620      	mov	r0, r4
   164cc:	f7ff ffd2 	bl	16474 <nrfx_twim_disable>
    if (!p_cb->skip_gpio_cfg && !p_cb->hold_bus_uninit)
   164d0:	2334      	movs	r3, #52	; 0x34
   164d2:	fb03 5306 	mla	r3, r3, r6, r5
   164d6:	f893 2033 	ldrb.w	r2, [r3, #51]	; 0x33
   164da:	bb0a      	cbnz	r2, 16520 <nrfx_twim_uninit+0x70>
   164dc:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
   164e0:	b9f3      	cbnz	r3, 16520 <nrfx_twim_uninit+0x70>
        nrf_gpio_cfg_default(nrf_twim_scl_pin_get(p_instance->p_twim));
   164e2:	6824      	ldr	r4, [r4, #0]
        case 1: return NRF_P1;
   164e4:	4b13      	ldr	r3, [pc, #76]	; (16534 <nrfx_twim_uninit+0x84>)
    return p_reg->PSEL.SCL;
   164e6:	f8d4 2508 	ldr.w	r2, [r4, #1288]	; 0x508
    *p_pin = pin_number & 0x1F;
   164ea:	f002 011f 	and.w	r1, r2, #31
    return pin_number >> 5;
   164ee:	0952      	lsrs	r2, r2, #5
        case 1: return NRF_P1;
   164f0:	2a01      	cmp	r2, #1
   164f2:	bf18      	it	ne
   164f4:	f04f 47a0 	movne.w	r7, #1342177280	; 0x50000000
    reg->PIN_CNF[pin_number] = cnf;
   164f8:	f501 72e0 	add.w	r2, r1, #448	; 0x1c0
        case 1: return NRF_P1;
   164fc:	bf08      	it	eq
   164fe:	461f      	moveq	r7, r3
    reg->PIN_CNF[pin_number] = cnf;
   16500:	2002      	movs	r0, #2
   16502:	f847 0022 	str.w	r0, [r7, r2, lsl #2]
    return p_reg->PSEL.SDA;
   16506:	f8d4 250c 	ldr.w	r2, [r4, #1292]	; 0x50c
    *p_pin = pin_number & 0x1F;
   1650a:	f002 011f 	and.w	r1, r2, #31
    return pin_number >> 5;
   1650e:	0952      	lsrs	r2, r2, #5
        case 1: return NRF_P1;
   16510:	2a01      	cmp	r2, #1
   16512:	bf18      	it	ne
   16514:	f04f 43a0 	movne.w	r3, #1342177280	; 0x50000000
    reg->PIN_CNF[pin_number] = cnf;
   16518:	f501 72e0 	add.w	r2, r1, #448	; 0x1c0
   1651c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
    p_cb->state = NRFX_DRV_STATE_UNINITIALIZED;
   16520:	2334      	movs	r3, #52	; 0x34
   16522:	fb03 5506 	mla	r5, r3, r6, r5
   16526:	2300      	movs	r3, #0
   16528:	f885 302d 	strb.w	r3, [r5, #45]	; 0x2d
}
   1652c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1652e:	bf00      	nop
   16530:	200016ec 	.word	0x200016ec
   16534:	50000300 	.word	0x50000300

00016538 <nrfx_twim_xfer>:
{
   16538:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    p_cb->error = false;
   1653c:	f8df c2d0 	ldr.w	ip, [pc, #720]	; 16810 <nrfx_twim_xfer+0x2d8>
    twim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
   16540:	f890 e004 	ldrb.w	lr, [r0, #4]
    err_code = twim_xfer(p_cb, (NRF_TWIM_Type *)p_instance->p_twim, p_xfer_desc, flags);
   16544:	6804      	ldr	r4, [r0, #0]
    p_cb->error = false;
   16546:	2334      	movs	r3, #52	; 0x34
   16548:	fb03 c30e 	mla	r3, r3, lr, ip
{
   1654c:	4617      	mov	r7, r2
    p_cb->error = false;
   1654e:	2200      	movs	r2, #0
   16550:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
    if (p_xfer_desc->primary_length != 0 && !nrfx_is_in_ram(p_xfer_desc->p_primary_buf))
   16554:	684b      	ldr	r3, [r1, #4]
{
   16556:	460d      	mov	r5, r1
    if (p_xfer_desc->primary_length != 0 && !nrfx_is_in_ram(p_xfer_desc->p_primary_buf))
   16558:	b14b      	cbz	r3, 1656e <nrfx_twim_xfer+0x36>
    return ((((uint32_t)p_object) & 0xE0000000u) == 0x20000000u);
   1655a:	68cb      	ldr	r3, [r1, #12]
   1655c:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
   16560:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
   16564:	d003      	beq.n	1656e <nrfx_twim_xfer+0x36>
        return err_code;
   16566:	4eab      	ldr	r6, [pc, #684]	; (16814 <nrfx_twim_xfer+0x2dc>)
}
   16568:	4630      	mov	r0, r6
   1656a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if (p_cb->busy)
   1656e:	2634      	movs	r6, #52	; 0x34
    p_reg->INTENCLR = mask;
   16570:	4ba9      	ldr	r3, [pc, #676]	; (16818 <nrfx_twim_xfer+0x2e0>)
   16572:	f8c4 3308 	str.w	r3, [r4, #776]	; 0x308
   16576:	fb06 c60e 	mla	r6, r6, lr, ip
   1657a:	f896 302f 	ldrb.w	r3, [r6, #47]	; 0x2f
   1657e:	f003 0aff 	and.w	sl, r3, #255	; 0xff
   16582:	b123      	cbz	r3, 1658e <nrfx_twim_xfer+0x56>
        nrf_twim_int_enable(p_twim, p_cb->int_mask);
   16584:	68b3      	ldr	r3, [r6, #8]
    p_reg->INTENSET = mask;
   16586:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
        return err_code;
   1658a:	4ea4      	ldr	r6, [pc, #656]	; (1681c <nrfx_twim_xfer+0x2e4>)
   1658c:	e7ec      	b.n	16568 <nrfx_twim_xfer+0x30>
                      (NRFX_TWIM_FLAG_REPEATED_XFER & flags)) ? false: true;
   1658e:	f017 0f14 	tst.w	r7, #20
   16592:	bf0c      	ite	eq
   16594:	2301      	moveq	r3, #1
   16596:	2300      	movne	r3, #0
        p_cb->busy = ((NRFX_TWIM_FLAG_NO_XFER_EVT_HANDLER & flags) ||
   16598:	f886 302f 	strb.w	r3, [r6, #47]	; 0x2f
    p_cb->xfer_desc = *p_xfer_desc;
   1659c:	46a9      	mov	r9, r5
   1659e:	e8b9 000f 	ldmia.w	r9!, {r0, r1, r2, r3}
   165a2:	f106 080c 	add.w	r8, r6, #12
   165a6:	e8a8 000f 	stmia.w	r8!, {r0, r1, r2, r3}
   165aa:	f8d9 3000 	ldr.w	r3, [r9]
   165ae:	f8c8 3000 	str.w	r3, [r8]
    p_cb->repeated = (flags & NRFX_TWIM_FLAG_REPEATED_XFER) ? true : false;
   165b2:	f3c7 1300 	ubfx	r3, r7, #4, #1
   165b6:	f886 3030 	strb.w	r3, [r6, #48]	; 0x30
    p_cb->flags = flags;
   165ba:	6237      	str	r7, [r6, #32]
    p_reg->ADDRESS = address;
   165bc:	786b      	ldrb	r3, [r5, #1]
   165be:	f8c4 3588 	str.w	r3, [r4, #1416]	; 0x588
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   165c2:	f8c4 a104 	str.w	sl, [r4, #260]	; 0x104
   165c6:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
   165ca:	f8c4 a124 	str.w	sl, [r4, #292]	; 0x124
   165ce:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
   165d2:	f8c4 a160 	str.w	sl, [r4, #352]	; 0x160
   165d6:	f8d4 3160 	ldr.w	r3, [r4, #352]	; 0x160
   165da:	f8c4 a148 	str.w	sl, [r4, #328]	; 0x148
   165de:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
    if (NRFX_TWIM_FLAG_TX_POSTINC & flags)
   165e2:	f017 0301 	ands.w	r3, r7, #1
    return p_reg->RXD.AMOUNT;
}

NRF_STATIC_INLINE void nrf_twim_tx_list_enable(NRF_TWIM_Type * p_reg)
{
    p_reg->TXD.LIST = TWIM_TXD_LIST_LIST_ArrayList << TWIM_TXD_LIST_LIST_Pos;
   165e6:	bf18      	it	ne
   165e8:	2301      	movne	r3, #1
}

NRF_STATIC_INLINE void nrf_twim_tx_list_disable(NRF_TWIM_Type * p_reg)
{
    p_reg->TXD.LIST = TWIM_TXD_LIST_LIST_Disabled << TWIM_TXD_LIST_LIST_Pos;
   165ea:	f8c4 3550 	str.w	r3, [r4, #1360]	; 0x550
    if (NRFX_TWIM_FLAG_RX_POSTINC & flags)
   165ee:	f017 0302 	ands.w	r3, r7, #2
}

NRF_STATIC_INLINE void nrf_twim_rx_list_enable(NRF_TWIM_Type * p_reg)
{
    p_reg->RXD.LIST = TWIM_RXD_LIST_LIST_ArrayList << TWIM_RXD_LIST_LIST_Pos;
   165f2:	bf18      	it	ne
   165f4:	2301      	movne	r3, #1
}

NRF_STATIC_INLINE void nrf_twim_rx_list_disable(NRF_TWIM_Type * p_reg)
{
    p_reg->RXD.LIST = TWIM_RXD_LIST_LIST_Disabled << TWIM_RXD_LIST_LIST_Pos;
   165f6:	f8c4 3540 	str.w	r3, [r4, #1344]	; 0x540
    switch (p_xfer_desc->type)
   165fa:	782a      	ldrb	r2, [r5, #0]
   165fc:	2a03      	cmp	r2, #3
   165fe:	f200 80b5 	bhi.w	1676c <nrfx_twim_xfer+0x234>
   16602:	e8df f002 	tbb	[pc, r2]
   16606:	a084      	.short	0xa084
   16608:	0269      	.short	0x0269
   1660a:	692b      	ldr	r3, [r5, #16]
   1660c:	f003 4160 	and.w	r1, r3, #3758096384	; 0xe0000000
        if (!nrfx_is_in_ram(p_xfer_desc->p_secondary_buf))
   16610:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
   16614:	d1a7      	bne.n	16566 <nrfx_twim_xfer+0x2e>
    p_reg->SHORTS = mask;
   16616:	f44f 7180 	mov.w	r1, #256	; 0x100
   1661a:	f8c4 1200 	str.w	r1, [r4, #512]	; 0x200
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
   1661e:	68e8      	ldr	r0, [r5, #12]
        nrf_twim_tx_buffer_set(p_twim, p_xfer_desc->p_primary_buf, p_xfer_desc->primary_length);
   16620:	6869      	ldr	r1, [r5, #4]
   16622:	f8c4 0544 	str.w	r0, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
   16626:	f8c4 1548 	str.w	r1, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1662a:	2100      	movs	r1, #0
   1662c:	f8c4 1150 	str.w	r1, [r4, #336]	; 0x150
   16630:	f8d4 0150 	ldr.w	r0, [r4, #336]	; 0x150
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   16634:	2001      	movs	r0, #1
   16636:	6220      	str	r0, [r4, #32]
   16638:	60a0      	str	r0, [r4, #8]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1663a:	f8d4 0150 	ldr.w	r0, [r4, #336]	; 0x150
        while (!nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_TXSTARTED))
   1663e:	2800      	cmp	r0, #0
   16640:	d0fb      	beq.n	1663a <nrfx_twim_xfer+0x102>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   16642:	f8c4 1150 	str.w	r1, [r4, #336]	; 0x150
   16646:	f8d4 1150 	ldr.w	r1, [r4, #336]	; 0x150
        nrf_twim_tx_buffer_set(p_twim, p_xfer_desc->p_secondary_buf, p_xfer_desc->secondary_length);
   1664a:	68a9      	ldr	r1, [r5, #8]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
   1664c:	f8c4 3544 	str.w	r3, [r4, #1348]	; 0x544
        p_cb->int_mask = NRF_TWIM_INT_SUSPENDED_MASK;
   16650:	2334      	movs	r3, #52	; 0x34
   16652:	fb03 c30e 	mla	r3, r3, lr, ip
    p_reg->TXD.MAXCNT = length;
   16656:	f8c4 1548 	str.w	r1, [r4, #1352]	; 0x548
   1665a:	f44f 2180 	mov.w	r1, #262144	; 0x40000
   1665e:	6099      	str	r1, [r3, #8]
    nrf_twim_task_t  start_task = NRF_TWIM_TASK_STARTTX;
   16660:	2308      	movs	r3, #8
    nrfx_err_t err_code = NRFX_SUCCESS;
   16662:	4e6f      	ldr	r6, [pc, #444]	; (16820 <nrfx_twim_xfer+0x2e8>)
    if (!(flags & NRFX_TWIM_FLAG_HOLD_XFER) && (p_xfer_desc->type != NRFX_TWIM_XFER_TXTX))
   16664:	0739      	lsls	r1, r7, #28
   16666:	d406      	bmi.n	16676 <nrfx_twim_xfer+0x13e>
   16668:	2a03      	cmp	r2, #3
   1666a:	d004      	beq.n	16676 <nrfx_twim_xfer+0x13e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1666c:	2201      	movs	r2, #1
   1666e:	50e2      	str	r2, [r4, r3]
        if (p_xfer_desc->primary_length == 0)
   16670:	686b      	ldr	r3, [r5, #4]
   16672:	b903      	cbnz	r3, 16676 <nrfx_twim_xfer+0x13e>
   16674:	6162      	str	r2, [r4, #20]
    if (p_cb->handler)
   16676:	2334      	movs	r3, #52	; 0x34
   16678:	fb03 f30e 	mul.w	r3, r3, lr
   1667c:	eb0c 0103 	add.w	r1, ip, r3
   16680:	f85c 2003 	ldr.w	r2, [ip, r3]
   16684:	2a00      	cmp	r2, #0
   16686:	d174      	bne.n	16772 <nrfx_twim_xfer+0x23a>
                transmission_finished = true;
   16688:	2101      	movs	r1, #1
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1668a:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   1668e:	f8d4 0104 	ldr.w	r0, [r4, #260]	; 0x104
            if (nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_STOPPED))
   16692:	2800      	cmp	r0, #0
   16694:	f040 8088 	bne.w	167a8 <nrfx_twim_xfer+0x270>
            if (nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_SUSPENDED))
   16698:	3b00      	subs	r3, #0
   1669a:	bf18      	it	ne
   1669c:	2301      	movne	r3, #1
   1669e:	f8d4 0124 	ldr.w	r0, [r4, #292]	; 0x124
            if (nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_ERROR))
   166a2:	2800      	cmp	r0, #0
   166a4:	f000 8086 	beq.w	167b4 <nrfx_twim_xfer+0x27c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   166a8:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
   166ac:	f8d4 0124 	ldr.w	r0, [r4, #292]	; 0x124
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   166b0:	f8d4 5160 	ldr.w	r5, [r4, #352]	; 0x160
    return p_reg->SHORTS;
   166b4:	f8d4 0200 	ldr.w	r0, [r4, #512]	; 0x200
                if (!(lasttx_triggered && (shorts_mask & NRF_TWIM_SHORT_LASTTX_STOP_MASK)))
   166b8:	b115      	cbz	r5, 166c0 <nrfx_twim_xfer+0x188>
   166ba:	f410 7f00 	tst.w	r0, #512	; 0x200
   166be:	d104      	bne.n	166ca <nrfx_twim_xfer+0x192>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   166c0:	6221      	str	r1, [r4, #32]
   166c2:	6161      	str	r1, [r4, #20]
                if (lasttx_triggered && (shorts_mask & NRF_TWIM_SHORT_LASTTX_SUSPEND_MASK))
   166c4:	2d00      	cmp	r5, #0
   166c6:	d0e0      	beq.n	1668a <nrfx_twim_xfer+0x152>
                    transmission_finished = false;
   166c8:	2300      	movs	r3, #0
                if (lasttx_triggered && (shorts_mask & NRF_TWIM_SHORT_LASTTX_SUSPEND_MASK))
   166ca:	05c0      	lsls	r0, r0, #23
   166cc:	d572      	bpl.n	167b4 <nrfx_twim_xfer+0x27c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   166ce:	f8c4 2148 	str.w	r2, [r4, #328]	; 0x148
   166d2:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
        } while (!transmission_finished);
   166d6:	e7d8      	b.n	1668a <nrfx_twim_xfer+0x152>
        nrf_twim_tx_buffer_set(p_twim, p_xfer_desc->p_primary_buf, p_xfer_desc->primary_length);
   166d8:	686b      	ldr	r3, [r5, #4]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
   166da:	68e9      	ldr	r1, [r5, #12]
   166dc:	f8c4 1544 	str.w	r1, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
   166e0:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
   166e4:	692b      	ldr	r3, [r5, #16]
   166e6:	f003 4160 	and.w	r1, r3, #3758096384	; 0xe0000000
        if (!nrfx_is_in_ram(p_xfer_desc->p_secondary_buf))
   166ea:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
   166ee:	f47f af3a 	bne.w	16566 <nrfx_twim_xfer+0x2e>
        nrf_twim_rx_buffer_set(p_twim, p_xfer_desc->p_secondary_buf, p_xfer_desc->secondary_length);
   166f2:	68a9      	ldr	r1, [r5, #8]
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
   166f4:	f8c4 3534 	str.w	r3, [r4, #1332]	; 0x534
    p_reg->SHORTS = mask;
   166f8:	f44f 5384 	mov.w	r3, #4224	; 0x1080
    p_reg->RXD.MAXCNT = length;
   166fc:	f8c4 1538 	str.w	r1, [r4, #1336]	; 0x538
    p_reg->SHORTS = mask;
   16700:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
        p_cb->int_mask = NRF_TWIM_INT_STOPPED_MASK;
   16704:	2334      	movs	r3, #52	; 0x34
            p_cb->int_mask = NRF_TWIM_INT_STOPPED_MASK;
   16706:	fb03 c30e 	mla	r3, r3, lr, ip
   1670a:	2102      	movs	r1, #2
   1670c:	e012      	b.n	16734 <nrfx_twim_xfer+0x1fc>
        nrf_twim_tx_buffer_set(p_twim, p_xfer_desc->p_primary_buf, p_xfer_desc->primary_length);
   1670e:	686b      	ldr	r3, [r5, #4]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
   16710:	68e9      	ldr	r1, [r5, #12]
   16712:	f8c4 1544 	str.w	r1, [r4, #1348]	; 0x544
        if (NRFX_TWIM_FLAG_TX_NO_STOP & flags)
   16716:	f017 0f20 	tst.w	r7, #32
    p_reg->TXD.MAXCNT = length;
   1671a:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
   1671e:	f04f 0334 	mov.w	r3, #52	; 0x34
   16722:	d00b      	beq.n	1673c <nrfx_twim_xfer+0x204>
    p_reg->SHORTS = mask;
   16724:	f44f 7180 	mov.w	r1, #256	; 0x100
   16728:	f8c4 1200 	str.w	r1, [r4, #512]	; 0x200
            p_cb->int_mask = NRF_TWIM_INT_SUSPENDED_MASK;
   1672c:	fb03 c30e 	mla	r3, r3, lr, ip
   16730:	f44f 2180 	mov.w	r1, #262144	; 0x40000
            p_cb->int_mask = NRF_TWIM_INT_STOPPED_MASK;
   16734:	6099      	str	r1, [r3, #8]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   16736:	2301      	movs	r3, #1
   16738:	6223      	str	r3, [r4, #32]
   1673a:	e791      	b.n	16660 <nrfx_twim_xfer+0x128>
    p_reg->SHORTS = mask;
   1673c:	f44f 7100 	mov.w	r1, #512	; 0x200
   16740:	f8c4 1200 	str.w	r1, [r4, #512]	; 0x200
   16744:	e7df      	b.n	16706 <nrfx_twim_xfer+0x1ce>
        nrf_twim_rx_buffer_set(p_twim, p_xfer_desc->p_primary_buf, p_xfer_desc->primary_length);
   16746:	686b      	ldr	r3, [r5, #4]
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
   16748:	68e9      	ldr	r1, [r5, #12]
   1674a:	f8c4 1534 	str.w	r1, [r4, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
   1674e:	f8c4 3538 	str.w	r3, [r4, #1336]	; 0x538
    p_reg->SHORTS = mask;
   16752:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   16756:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
        p_cb->int_mask = NRF_TWIM_INT_STOPPED_MASK;
   1675a:	2334      	movs	r3, #52	; 0x34
   1675c:	fb03 c30e 	mla	r3, r3, lr, ip
   16760:	2102      	movs	r1, #2
   16762:	6099      	str	r1, [r3, #8]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   16764:	2301      	movs	r3, #1
   16766:	6223      	str	r3, [r4, #32]
        start_task = NRF_TWIM_TASK_STARTRX;
   16768:	2300      	movs	r3, #0
   1676a:	e77a      	b.n	16662 <nrfx_twim_xfer+0x12a>
    switch (p_xfer_desc->type)
   1676c:	4e2d      	ldr	r6, [pc, #180]	; (16824 <nrfx_twim_xfer+0x2ec>)
   1676e:	2308      	movs	r3, #8
   16770:	e778      	b.n	16664 <nrfx_twim_xfer+0x12c>
        if (flags & NRFX_TWIM_FLAG_NO_XFER_EVT_HANDLER)
   16772:	077a      	lsls	r2, r7, #29
            p_cb->int_mask = 0;
   16774:	bf44      	itt	mi
   16776:	2300      	movmi	r3, #0
   16778:	608b      	strmi	r3, [r1, #8]
        if (!(flags & NRFX_TWIM_FLAG_NO_SPURIOUS_STOP_CHECK))
   1677a:	067b      	lsls	r3, r7, #25
   1677c:	d406      	bmi.n	1678c <nrfx_twim_xfer+0x254>
            p_cb->int_mask |= NRF_TWIM_INT_STOPPED_MASK;
   1677e:	2334      	movs	r3, #52	; 0x34
   16780:	fb03 c30e 	mla	r3, r3, lr, ip
   16784:	689a      	ldr	r2, [r3, #8]
   16786:	f042 0202 	orr.w	r2, r2, #2
   1678a:	609a      	str	r2, [r3, #8]
        p_cb->int_mask |= NRF_TWIM_INT_ERROR_MASK;
   1678c:	2334      	movs	r3, #52	; 0x34
   1678e:	fb03 cc0e 	mla	ip, r3, lr, ip
   16792:	f8dc 3008 	ldr.w	r3, [ip, #8]
   16796:	f443 7300 	orr.w	r3, r3, #512	; 0x200
   1679a:	f8cc 3008 	str.w	r3, [ip, #8]
        nrf_twim_int_enable(p_twim, p_cb->int_mask);
   1679e:	f8dc 3008 	ldr.w	r3, [ip, #8]
    p_reg->INTENSET = mask;
   167a2:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
}
   167a6:	e6df      	b.n	16568 <nrfx_twim_xfer+0x30>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   167a8:	f8c4 2104 	str.w	r2, [r4, #260]	; 0x104
   167ac:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
                transmission_finished = true;
   167b0:	2301      	movs	r3, #1
   167b2:	e774      	b.n	1669e <nrfx_twim_xfer+0x166>
        } while (!transmission_finished);
   167b4:	2b00      	cmp	r3, #0
   167b6:	f43f af68 	beq.w	1668a <nrfx_twim_xfer+0x152>
        p_cb->busy = false;
   167ba:	2134      	movs	r1, #52	; 0x34
    uint32_t error_source = p_reg->ERRORSRC;
   167bc:	f8d4 34c4 	ldr.w	r3, [r4, #1220]	; 0x4c4
    p_reg->ERRORSRC = error_source;
   167c0:	f8c4 34c4 	str.w	r3, [r4, #1220]	; 0x4c4
   167c4:	fb01 c20e 	mla	r2, r1, lr, ip
   167c8:	2000      	movs	r0, #0
   167ca:	f882 002f 	strb.w	r0, [r2, #47]	; 0x2f
        if (errorsrc)
   167ce:	b18b      	cbz	r3, 167f4 <nrfx_twim_xfer+0x2bc>
        ret = NRFX_ERROR_DRV_TWI_ERR_OVERRUN;
   167d0:	4a15      	ldr	r2, [pc, #84]	; (16828 <nrfx_twim_xfer+0x2f0>)
   167d2:	4e16      	ldr	r6, [pc, #88]	; (1682c <nrfx_twim_xfer+0x2f4>)
   167d4:	f013 0f01 	tst.w	r3, #1
   167d8:	bf18      	it	ne
   167da:	4616      	movne	r6, r2
        ret = NRFX_ERROR_DRV_TWI_ERR_ANACK;
   167dc:	f013 0f02 	tst.w	r3, #2
   167e0:	f102 0201 	add.w	r2, r2, #1
   167e4:	bf18      	it	ne
   167e6:	4616      	movne	r6, r2
        ret = NRFX_ERROR_DRV_TWI_ERR_DNACK;
   167e8:	f013 0f04 	tst.w	r3, #4
   167ec:	4b10      	ldr	r3, [pc, #64]	; (16830 <nrfx_twim_xfer+0x2f8>)
   167ee:	bf18      	it	ne
   167f0:	461e      	movne	r6, r3
   167f2:	e6b9      	b.n	16568 <nrfx_twim_xfer+0x30>
            if (!(flags & NRFX_TWIM_FLAG_NO_SPURIOUS_STOP_CHECK) &&
   167f4:	067b      	lsls	r3, r7, #25
   167f6:	f53f aeb7 	bmi.w	16568 <nrfx_twim_xfer+0x30>
                !xfer_completeness_check(p_twim, p_cb))
   167fa:	fb0e c101 	mla	r1, lr, r1, ip
   167fe:	4620      	mov	r0, r4
   16800:	f004 fb66 	bl	1aed0 <xfer_completeness_check>
                err_code = NRFX_ERROR_INTERNAL;
   16804:	4b09      	ldr	r3, [pc, #36]	; (1682c <nrfx_twim_xfer+0x2f4>)
   16806:	2800      	cmp	r0, #0
   16808:	bf08      	it	eq
   1680a:	461e      	moveq	r6, r3
   1680c:	e6ac      	b.n	16568 <nrfx_twim_xfer+0x30>
   1680e:	bf00      	nop
   16810:	200016ec 	.word	0x200016ec
   16814:	0bad000a 	.word	0x0bad000a
   16818:	019c0202 	.word	0x019c0202
   1681c:	0bad000b 	.word	0x0bad000b
   16820:	0bad0000 	.word	0x0bad0000
   16824:	0bad0004 	.word	0x0bad0004
   16828:	0bae0000 	.word	0x0bae0000
   1682c:	0bad0001 	.word	0x0bad0001
   16830:	0bae0002 	.word	0x0bae0002

00016834 <nrfx_twim_0_irq_handler>:

#if NRFX_CHECK(NRFX_TWIM0_ENABLED)
void nrfx_twim_0_irq_handler(void)
{
    twim_irq_handler(NRF_TWIM0, &m_cb[NRFX_TWIM0_INST_IDX]);
   16834:	4901      	ldr	r1, [pc, #4]	; (1683c <nrfx_twim_0_irq_handler+0x8>)
   16836:	4802      	ldr	r0, [pc, #8]	; (16840 <nrfx_twim_0_irq_handler+0xc>)
   16838:	f7ff bcec 	b.w	16214 <twim_irq_handler>
   1683c:	200016ec 	.word	0x200016ec
   16840:	40003000 	.word	0x40003000

00016844 <nrfx_twim_1_irq_handler>:
#endif

#if NRFX_CHECK(NRFX_TWIM1_ENABLED)
void nrfx_twim_1_irq_handler(void)
{
    twim_irq_handler(NRF_TWIM1, &m_cb[NRFX_TWIM1_INST_IDX]);
   16844:	4902      	ldr	r1, [pc, #8]	; (16850 <nrfx_twim_1_irq_handler+0xc>)
   16846:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
   1684a:	f7ff bce3 	b.w	16214 <twim_irq_handler>
   1684e:	bf00      	nop
   16850:	20001720 	.word	0x20001720

00016854 <nrf52_errata_187>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
   16854:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            if (var1 == 0x08)
   16858:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
   1685c:	2a08      	cmp	r2, #8
   1685e:	d106      	bne.n	1686e <nrf52_errata_187+0x1a>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
   16860:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
                switch(var2)
   16864:	2b05      	cmp	r3, #5
   16866:	d804      	bhi.n	16872 <nrf52_errata_187+0x1e>
   16868:	4a03      	ldr	r2, [pc, #12]	; (16878 <nrf52_errata_187+0x24>)
   1686a:	5cd0      	ldrb	r0, [r2, r3]
   1686c:	4770      	bx	lr
        return false;
   1686e:	2000      	movs	r0, #0
   16870:	4770      	bx	lr
            uint32_t var2 = *(uint32_t *)0x10000134ul;
   16872:	2001      	movs	r0, #1
}
   16874:	4770      	bx	lr
   16876:	bf00      	nop
   16878:	0001dc5e 	.word	0x0001dc5e

0001687c <ep_state_access>:
 * @param ep Endpoint number.
 */
static inline usbd_ep_state_t* ep_state_access(nrfx_usbd_ep_t ep)
{
    NRFX_USBD_ASSERT_EP_VALID(ep);
    return ((NRF_USBD_EPIN_CHECK(ep) ? m_ep_state.ep_in : m_ep_state.ep_out) +
   1687c:	4b05      	ldr	r3, [pc, #20]	; (16894 <ep_state_access+0x18>)
   1687e:	f010 0f80 	tst.w	r0, #128	; 0x80
   16882:	f1a3 0290 	sub.w	r2, r3, #144	; 0x90
   16886:	bf08      	it	eq
   16888:	4613      	moveq	r3, r2
        NRF_USBD_EP_NR_GET(ep));
   1688a:	f000 000f 	and.w	r0, r0, #15
}
   1688e:	eb03 1000 	add.w	r0, r3, r0, lsl #4
   16892:	4770      	bx	lr
   16894:	200018c4 	.word	0x200018c4

00016898 <usbd_dma_pending_clear>:
 *
 * Internal function to clear the flag informing about EasyDMA transfer pending.
 * This function is called always just after the finished EasyDMA transfer is detected.
 */
static inline void usbd_dma_pending_clear(void)
{
   16898:	b508      	push	{r3, lr}
}

/* Errata: USBD cannot receive tasks during DMA. **/
static inline bool nrfx_usbd_errata_199(void)
{
    return NRFX_USBD_ERRATA_ENABLE && nrf52_errata_199();
   1689a:	f004 fb49 	bl	1af30 <nrf52_errata_166>
    if (nrfx_usbd_errata_199())
   1689e:	b118      	cbz	r0, 168a8 <usbd_dma_pending_clear+0x10>
    {
        *((volatile uint32_t *)0x40027C1C) = 0x00000000;
   168a0:	4b03      	ldr	r3, [pc, #12]	; (168b0 <usbd_dma_pending_clear+0x18>)
   168a2:	2200      	movs	r2, #0
   168a4:	f8c3 2c1c 	str.w	r2, [r3, #3100]	; 0xc1c
    }
    m_dma_pending = false;
   168a8:	4b02      	ldr	r3, [pc, #8]	; (168b4 <usbd_dma_pending_clear+0x1c>)
   168aa:	2200      	movs	r2, #0
   168ac:	701a      	strb	r2, [r3, #0]
}
   168ae:	bd08      	pop	{r3, pc}
   168b0:	40027000 	.word	0x40027000
   168b4:	20001a10 	.word	0x20001a10

000168b8 <ev_usbreset_handler>:
 * Interrupt runtimes that would be vectorized using @ref m_isr.
 * @{
 */

static void ev_usbreset_handler(void)
{
   168b8:	b507      	push	{r0, r1, r2, lr}
    m_bus_suspend = false;
   168ba:	4a09      	ldr	r2, [pc, #36]	; (168e0 <ev_usbreset_handler+0x28>)
   168bc:	2300      	movs	r3, #0
   168be:	7013      	strb	r3, [r2, #0]
    m_last_setup_dir = NRFX_USBD_EPOUT0;
   168c0:	4a08      	ldr	r2, [pc, #32]	; (168e4 <ev_usbreset_handler+0x2c>)

    const nrfx_usbd_evt_t evt = {
   168c2:	f8ad 3005 	strh.w	r3, [sp, #5]
    m_last_setup_dir = NRFX_USBD_EPOUT0;
   168c6:	7013      	strb	r3, [r2, #0]
    const nrfx_usbd_evt_t evt = {
   168c8:	f88d 3007 	strb.w	r3, [sp, #7]
   168cc:	2301      	movs	r3, #1
   168ce:	f88d 3004 	strb.w	r3, [sp, #4]
            .type = NRFX_USBD_EVT_RESET
    };

    m_event_handler(&evt);
   168d2:	4b05      	ldr	r3, [pc, #20]	; (168e8 <ev_usbreset_handler+0x30>)
   168d4:	a801      	add	r0, sp, #4
   168d6:	681b      	ldr	r3, [r3, #0]
   168d8:	4798      	blx	r3
}
   168da:	b003      	add	sp, #12
   168dc:	f85d fb04 	ldr.w	pc, [sp], #4
   168e0:	20001a0f 	.word	0x20001a0f
   168e4:	20001a12 	.word	0x20001a12
   168e8:	20001954 	.word	0x20001954

000168ec <ev_usbevent_handler>:
    return p_reg->EVENTCAUSE;
   168ec:	4b21      	ldr	r3, [pc, #132]	; (16974 <ev_usbevent_handler+0x88>)
    };
    m_event_handler(&evt);
}

static void ev_usbevent_handler(void)
{
   168ee:	b513      	push	{r0, r1, r4, lr}
   168f0:	f8d3 4400 	ldr.w	r4, [r3, #1024]	; 0x400
    p_reg->EVENTCAUSE = flags;
   168f4:	f8c3 4400 	str.w	r4, [r3, #1024]	; 0x400
    if (event & NRF_USBD_EVENTCAUSE_ISOOUTCRC_MASK)
    {
        NRFX_LOG_DEBUG("USBD event: ISOOUTCRC");
        /* Currently no support */
    }
    if (event & NRF_USBD_EVENTCAUSE_SUSPEND_MASK)
   168f8:	05e1      	lsls	r1, r4, #23
    (void) p_reg->EVENTCAUSE;
   168fa:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
   168fe:	d50e      	bpl.n	1691e <ev_usbevent_handler+0x32>
    {
        NRFX_LOG_DEBUG("USBD event: SUSPEND");
        m_bus_suspend = true;
   16900:	4b1d      	ldr	r3, [pc, #116]	; (16978 <ev_usbevent_handler+0x8c>)
   16902:	2201      	movs	r2, #1
   16904:	701a      	strb	r2, [r3, #0]
        const nrfx_usbd_evt_t evt = {
   16906:	2300      	movs	r3, #0
   16908:	f8ad 3005 	strh.w	r3, [sp, #5]
   1690c:	f88d 3007 	strb.w	r3, [sp, #7]
   16910:	2302      	movs	r3, #2
   16912:	f88d 3004 	strb.w	r3, [sp, #4]
                .type = NRFX_USBD_EVT_SUSPEND
        };
        m_event_handler(&evt);
   16916:	4b19      	ldr	r3, [pc, #100]	; (1697c <ev_usbevent_handler+0x90>)
   16918:	a801      	add	r0, sp, #4
   1691a:	681b      	ldr	r3, [r3, #0]
   1691c:	4798      	blx	r3
    }
    if (event & NRF_USBD_EVENTCAUSE_RESUME_MASK)
   1691e:	05a2      	lsls	r2, r4, #22
   16920:	d50d      	bpl.n	1693e <ev_usbevent_handler+0x52>
    {
        NRFX_LOG_DEBUG("USBD event: RESUME");
        m_bus_suspend = false;
   16922:	4a15      	ldr	r2, [pc, #84]	; (16978 <ev_usbevent_handler+0x8c>)
   16924:	2300      	movs	r3, #0
   16926:	7013      	strb	r3, [r2, #0]
        const nrfx_usbd_evt_t evt = {
   16928:	f8ad 3005 	strh.w	r3, [sp, #5]
   1692c:	f88d 3007 	strb.w	r3, [sp, #7]
   16930:	2303      	movs	r3, #3
   16932:	f88d 3004 	strb.w	r3, [sp, #4]
                .type = NRFX_USBD_EVT_RESUME
        };
        m_event_handler(&evt);
   16936:	4b11      	ldr	r3, [pc, #68]	; (1697c <ev_usbevent_handler+0x90>)
   16938:	a801      	add	r0, sp, #4
   1693a:	681b      	ldr	r3, [r3, #0]
   1693c:	4798      	blx	r3
    }
    if (event & NRF_USBD_EVENTCAUSE_WUREQ_MASK)
   1693e:	0563      	lsls	r3, r4, #21
   16940:	d515      	bpl.n	1696e <ev_usbevent_handler+0x82>
    {
        NRFX_LOG_DEBUG("USBD event: WUREQ (%s)", m_bus_suspend ? "In Suspend" : "Active");
        if (m_bus_suspend)
   16942:	4a0d      	ldr	r2, [pc, #52]	; (16978 <ev_usbevent_handler+0x8c>)
   16944:	7813      	ldrb	r3, [r2, #0]
   16946:	b193      	cbz	r3, 1696e <ev_usbevent_handler+0x82>
        {
            NRFX_ASSERT(!nrf_usbd_lowpower_check(NRF_USBD));
            m_bus_suspend = false;
   16948:	2300      	movs	r3, #0
   1694a:	7013      	strb	r3, [r2, #0]
    p_reg->DPDMVALUE = ((uint32_t)val) << USBD_DPDMVALUE_STATE_Pos;
   1694c:	4a09      	ldr	r2, [pc, #36]	; (16974 <ev_usbevent_handler+0x88>)
   1694e:	2101      	movs	r1, #1
   16950:	f8c2 1508 	str.w	r1, [r2, #1288]	; 0x508
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)task)) = 1UL;
   16954:	6591      	str	r1, [r2, #88]	; 0x58
    (void)*(nrf_usbd_getRegPtr(p_reg, (uint32_t)task));
   16956:	6d92      	ldr	r2, [r2, #88]	; 0x58

            nrf_usbd_dpdmvalue_set(NRF_USBD, NRF_USBD_DPDMVALUE_RESUME);
            nrf_usbd_task_trigger(NRF_USBD, NRF_USBD_TASK_DRIVEDPDM);

            const nrfx_usbd_evt_t evt = {
   16958:	f8ad 3005 	strh.w	r3, [sp, #5]
   1695c:	f88d 3007 	strb.w	r3, [sp, #7]
   16960:	2304      	movs	r3, #4
   16962:	f88d 3004 	strb.w	r3, [sp, #4]
                    .type = NRFX_USBD_EVT_WUREQ
            };
            m_event_handler(&evt);
   16966:	4b05      	ldr	r3, [pc, #20]	; (1697c <ev_usbevent_handler+0x90>)
   16968:	a801      	add	r0, sp, #4
   1696a:	681b      	ldr	r3, [r3, #0]
   1696c:	4798      	blx	r3
        }
    }
}
   1696e:	b002      	add	sp, #8
   16970:	bd10      	pop	{r4, pc}
   16972:	bf00      	nop
   16974:	40027000 	.word	0x40027000
   16978:	20001a0f 	.word	0x20001a0f
   1697c:	20001954 	.word	0x20001954

00016980 <usbd_errata_187_211_begin>:
	__asm__ volatile(
   16980:	f04f 0320 	mov.w	r3, #32
   16984:	f3ef 8011 	mrs	r0, BASEPRI
   16988:	f383 8812 	msr	BASEPRI_MAX, r3
   1698c:	f3bf 8f6f 	isb	sy
 * @brief Begin erratas 187 and 211.
 */
static inline void usbd_errata_187_211_begin(void)
{
    NRFX_CRITICAL_SECTION_ENTER();
    if (*((volatile uint32_t *)(0x4006EC00)) == 0x00000000)
   16990:	4b0a      	ldr	r3, [pc, #40]	; (169bc <usbd_errata_187_211_begin+0x3c>)
   16992:	f8d3 1c00 	ldr.w	r1, [r3, #3072]	; 0xc00
   16996:	2203      	movs	r2, #3
   16998:	b961      	cbnz	r1, 169b4 <usbd_errata_187_211_begin+0x34>
    {
        *((volatile uint32_t *)(0x4006EC00)) = 0x00009375;
   1699a:	f249 3175 	movw	r1, #37749	; 0x9375
   1699e:	f8c3 1c00 	str.w	r1, [r3, #3072]	; 0xc00
        *((volatile uint32_t *)(0x4006ED14)) = 0x00000003;
   169a2:	f8c3 2d14 	str.w	r2, [r3, #3348]	; 0xd14
        *((volatile uint32_t *)(0x4006EC00)) = 0x00009375;
   169a6:	f8c3 1c00 	str.w	r1, [r3, #3072]	; 0xc00
	__asm__ volatile(
   169aa:	f380 8811 	msr	BASEPRI, r0
   169ae:	f3bf 8f6f 	isb	sy
    else
    {
        *((volatile uint32_t *)(0x4006ED14)) = 0x00000003;
    }
    NRFX_CRITICAL_SECTION_EXIT();
}
   169b2:	4770      	bx	lr
        *((volatile uint32_t *)(0x4006ED14)) = 0x00000003;
   169b4:	f8c3 2d14 	str.w	r2, [r3, #3348]	; 0xd14
   169b8:	e7f7      	b.n	169aa <usbd_errata_187_211_begin+0x2a>
   169ba:	bf00      	nop
   169bc:	4006e000 	.word	0x4006e000

000169c0 <usbd_errata_187_211_end>:
	__asm__ volatile(
   169c0:	f04f 0320 	mov.w	r3, #32
   169c4:	f3ef 8011 	mrs	r0, BASEPRI
   169c8:	f383 8812 	msr	BASEPRI_MAX, r3
   169cc:	f3bf 8f6f 	isb	sy
 * @brief End erratas 187 and 211.
 */
static inline void usbd_errata_187_211_end(void)
{
    NRFX_CRITICAL_SECTION_ENTER();
    if (*((volatile uint32_t *)(0x4006EC00)) == 0x00000000)
   169d0:	4b0a      	ldr	r3, [pc, #40]	; (169fc <usbd_errata_187_211_end+0x3c>)
   169d2:	f8d3 1c00 	ldr.w	r1, [r3, #3072]	; 0xc00
   169d6:	b961      	cbnz	r1, 169f2 <usbd_errata_187_211_end+0x32>
    {
        *((volatile uint32_t *)(0x4006EC00)) = 0x00009375;
   169d8:	f249 3275 	movw	r2, #37749	; 0x9375
   169dc:	f8c3 2c00 	str.w	r2, [r3, #3072]	; 0xc00
        *((volatile uint32_t *)(0x4006ED14)) = 0x00000000;
   169e0:	f8c3 1d14 	str.w	r1, [r3, #3348]	; 0xd14
        *((volatile uint32_t *)(0x4006EC00)) = 0x00009375;
   169e4:	f8c3 2c00 	str.w	r2, [r3, #3072]	; 0xc00
	__asm__ volatile(
   169e8:	f380 8811 	msr	BASEPRI, r0
   169ec:	f3bf 8f6f 	isb	sy
    else
    {
        *((volatile uint32_t *)(0x4006ED14)) = 0x00000000;
    }
    NRFX_CRITICAL_SECTION_EXIT();
}
   169f0:	4770      	bx	lr
        *((volatile uint32_t *)(0x4006ED14)) = 0x00000000;
   169f2:	2200      	movs	r2, #0
   169f4:	f8c3 2d14 	str.w	r2, [r3, #3348]	; 0xd14
   169f8:	e7f6      	b.n	169e8 <usbd_errata_187_211_end+0x28>
   169fa:	bf00      	nop
   169fc:	4006e000 	.word	0x4006e000

00016a00 <nrfx_usbd_feeder_flash>:
{
   16a00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    size_t tx_size  = p_transfer->size;
   16a02:	684d      	ldr	r5, [r1, #4]
    memcpy(p_buffer, (p_transfer->p_data.tx), tx_size);
   16a04:	4f0b      	ldr	r7, [pc, #44]	; (16a34 <nrfx_usbd_feeder_flash+0x34>)
   16a06:	4295      	cmp	r5, r2
   16a08:	bf28      	it	cs
   16a0a:	4615      	movcs	r5, r2
{
   16a0c:	460c      	mov	r4, r1
   16a0e:	4606      	mov	r6, r0
    memcpy(p_buffer, (p_transfer->p_data.tx), tx_size);
   16a10:	462a      	mov	r2, r5
   16a12:	6809      	ldr	r1, [r1, #0]
   16a14:	4638      	mov	r0, r7
   16a16:	f003 fafa 	bl	1a00e <memcpy>
    p_transfer->size -= tx_size;
   16a1a:	6860      	ldr	r0, [r4, #4]
    p_transfer->p_data.addr += tx_size;
   16a1c:	6822      	ldr	r2, [r4, #0]
    p_transfer->size -= tx_size;
   16a1e:	1b40      	subs	r0, r0, r5
    p_next->size = tx_size;
   16a20:	e9c6 7500 	strd	r7, r5, [r6]
    p_transfer->p_data.addr += tx_size;
   16a24:	442a      	add	r2, r5
    p_transfer->size -= tx_size;
   16a26:	6060      	str	r0, [r4, #4]
}
   16a28:	3800      	subs	r0, #0
    p_transfer->p_data.addr += tx_size;
   16a2a:	6022      	str	r2, [r4, #0]
}
   16a2c:	bf18      	it	ne
   16a2e:	2001      	movne	r0, #1
   16a30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   16a32:	bf00      	nop
   16a34:	20001958 	.word	0x20001958

00016a38 <nrfx_usbd_feeder_flash_zlp>:
{
   16a38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    size_t tx_size  = p_transfer->size;
   16a3a:	684c      	ldr	r4, [r1, #4]
    if (tx_size > ep_size)
   16a3c:	4294      	cmp	r4, r2
   16a3e:	bf28      	it	cs
   16a40:	4614      	movcs	r4, r2
{
   16a42:	4606      	mov	r6, r0
   16a44:	460d      	mov	r5, r1
    if (tx_size != 0)
   16a46:	b18c      	cbz	r4, 16a6c <nrfx_usbd_feeder_flash_zlp+0x34>
        memcpy(p_buffer, (p_transfer->p_data.tx), tx_size);
   16a48:	4f09      	ldr	r7, [pc, #36]	; (16a70 <nrfx_usbd_feeder_flash_zlp+0x38>)
   16a4a:	6809      	ldr	r1, [r1, #0]
   16a4c:	4622      	mov	r2, r4
   16a4e:	4638      	mov	r0, r7
   16a50:	f003 fadd 	bl	1a00e <memcpy>
        p_next->p_data.tx = p_buffer;
   16a54:	6037      	str	r7, [r6, #0]
    p_transfer->size -= tx_size;
   16a56:	686b      	ldr	r3, [r5, #4]
    p_next->size = tx_size;
   16a58:	6074      	str	r4, [r6, #4]
    p_transfer->size -= tx_size;
   16a5a:	1b1b      	subs	r3, r3, r4
   16a5c:	606b      	str	r3, [r5, #4]
    p_transfer->p_data.addr += tx_size;
   16a5e:	682b      	ldr	r3, [r5, #0]
}
   16a60:	1e20      	subs	r0, r4, #0
    p_transfer->p_data.addr += tx_size;
   16a62:	4423      	add	r3, r4
   16a64:	602b      	str	r3, [r5, #0]
}
   16a66:	bf18      	it	ne
   16a68:	2001      	movne	r0, #1
   16a6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        p_next->p_data.tx = NULL;
   16a6c:	6004      	str	r4, [r0, #0]
   16a6e:	e7f2      	b.n	16a56 <nrfx_usbd_feeder_flash_zlp+0x1e>
   16a70:	20001958 	.word	0x20001958

00016a74 <ev_sof_handler>:
{
   16a74:	b507      	push	{r0, r1, r2, lr}
    nrfx_usbd_evt_t evt =  {
   16a76:	2300      	movs	r3, #0
   16a78:	f88d 3004 	strb.w	r3, [sp, #4]
    return p_reg->FRAMECNTR;
   16a7c:	4b0b      	ldr	r3, [pc, #44]	; (16aac <ev_sof_handler+0x38>)
   16a7e:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
            .data = { .sof = { .framecnt = (uint16_t)nrf_usbd_framecntr_get(NRF_USBD) }}
   16a82:	f8ad 2006 	strh.w	r2, [sp, #6]
    size_t size_isoout = p_reg->SIZE.ISOOUT;
   16a86:	f8d3 34c0 	ldr.w	r3, [r3, #1216]	; 0x4c0
    m_ep_ready |= iso_ready_mask;
   16a8a:	4a09      	ldr	r2, [pc, #36]	; (16ab0 <ev_sof_handler+0x3c>)
        iso_ready_mask |= (1U << ep2bit(NRFX_USBD_EPOUT8));
   16a8c:	2b00      	cmp	r3, #0
    m_ep_ready |= iso_ready_mask;
   16a8e:	6813      	ldr	r3, [r2, #0]
        iso_ready_mask |= (1U << ep2bit(NRFX_USBD_EPOUT8));
   16a90:	bf0c      	ite	eq
   16a92:	f44f 7180 	moveq.w	r1, #256	; 0x100
   16a96:	f04f 2101 	movne.w	r1, #16777472	; 0x1000100
    m_ep_ready |= iso_ready_mask;
   16a9a:	430b      	orrs	r3, r1
   16a9c:	6013      	str	r3, [r2, #0]
    m_event_handler(&evt);
   16a9e:	4b05      	ldr	r3, [pc, #20]	; (16ab4 <ev_sof_handler+0x40>)
   16aa0:	a801      	add	r0, sp, #4
   16aa2:	681b      	ldr	r3, [r3, #0]
   16aa4:	4798      	blx	r3
}
   16aa6:	b003      	add	sp, #12
   16aa8:	f85d fb04 	ldr.w	pc, [sp], #4
   16aac:	40027000 	.word	0x40027000
   16ab0:	20001830 	.word	0x20001830
   16ab4:	20001954 	.word	0x20001954

00016ab8 <atomic_and.constprop.0.isra.0>:
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
   16ab8:	4b06      	ldr	r3, [pc, #24]	; (16ad4 <atomic_and.constprop.0.isra.0+0x1c>)
   16aba:	f3bf 8f5b 	dmb	ish
   16abe:	e853 2f00 	ldrex	r2, [r3]
   16ac2:	4002      	ands	r2, r0
   16ac4:	e843 2100 	strex	r1, r2, [r3]
   16ac8:	2900      	cmp	r1, #0
   16aca:	d1f8      	bne.n	16abe <atomic_and.constprop.0.isra.0+0x6>
   16acc:	f3bf 8f5b 	dmb	ish
}
   16ad0:	4770      	bx	lr
   16ad2:	bf00      	nop
   16ad4:	200017c0 	.word	0x200017c0

00016ad8 <nrf_usbd_ep0in_dma_handler>:
{
   16ad8:	b508      	push	{r3, lr}
    usbd_dma_pending_clear();
   16ada:	f7ff fedd 	bl	16898 <usbd_dma_pending_clear>
    if (NRFX_USBD_EP_ABORTED == p_state->status)
   16ade:	4b08      	ldr	r3, [pc, #32]	; (16b00 <nrf_usbd_ep0in_dma_handler+0x28>)
   16ae0:	f893 209e 	ldrb.w	r2, [r3, #158]	; 0x9e
   16ae4:	2a03      	cmp	r2, #3
   16ae6:	d105      	bne.n	16af4 <nrf_usbd_ep0in_dma_handler+0x1c>
}
   16ae8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
   16aec:	f06f 0001 	mvn.w	r0, #1
   16af0:	f7ff bfe2 	b.w	16ab8 <atomic_and.constprop.0.isra.0>
    else if (p_state->handler.feeder == NULL)
   16af4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
   16af8:	2b00      	cmp	r3, #0
   16afa:	d0f5      	beq.n	16ae8 <nrf_usbd_ep0in_dma_handler+0x10>
}
   16afc:	bd08      	pop	{r3, pc}
   16afe:	bf00      	nop
   16b00:	20001834 	.word	0x20001834

00016b04 <usbd_ep_data_handler>:
    m_ep_ready |= (1U << bitpos);
   16b04:	2201      	movs	r2, #1
{
   16b06:	b573      	push	{r0, r1, r4, r5, r6, lr}
    m_ep_ready |= (1U << bitpos);
   16b08:	fa02 f501 	lsl.w	r5, r2, r1
   16b0c:	491c      	ldr	r1, [pc, #112]	; (16b80 <usbd_ep_data_handler+0x7c>)
   16b0e:	4e1d      	ldr	r6, [pc, #116]	; (16b84 <usbd_ep_data_handler+0x80>)
   16b10:	680b      	ldr	r3, [r1, #0]
    if (NRF_USBD_EPIN_CHECK(ep))
   16b12:	f010 0f80 	tst.w	r0, #128	; 0x80
    m_ep_ready |= (1U << bitpos);
   16b16:	ea43 0305 	orr.w	r3, r3, r5
{
   16b1a:	4604      	mov	r4, r0
    m_ep_ready |= (1U << bitpos);
   16b1c:	600b      	str	r3, [r1, #0]
    if (NRF_USBD_EPIN_CHECK(ep))
   16b1e:	d024      	beq.n	16b6a <usbd_ep_data_handler+0x66>
    return (NRF_USBD_EPIN_CHECK(ep) ? epin_endev : epout_endev)[NRF_USBD_EP_NR_GET(ep)];
   16b20:	f000 020f 	and.w	r2, r0, #15
    return (bool)*nrf_usbd_getRegPtr_c(p_reg, (uint32_t)event);
   16b24:	4b18      	ldr	r3, [pc, #96]	; (16b88 <usbd_ep_data_handler+0x84>)
   16b26:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    return (volatile const uint32_t*)(((uint8_t *)p_reg) + (uint32_t)offset);
   16b2a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   16b2e:	f503 331c 	add.w	r3, r3, #159744	; 0x27000
    return (bool)*nrf_usbd_getRegPtr_c(p_reg, (uint32_t)event);
   16b32:	681a      	ldr	r2, [r3, #0]
    if (ret)
   16b34:	b132      	cbz	r2, 16b44 <usbd_ep_data_handler+0x40>
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)event)) = 0UL;
   16b36:	2200      	movs	r2, #0
   16b38:	601a      	str	r2, [r3, #0]
            if (ep != NRFX_USBD_EPIN0)
   16b3a:	2880      	cmp	r0, #128	; 0x80
    (void)*(nrf_usbd_getRegPtr(p_reg, (uint32_t)event));
   16b3c:	681b      	ldr	r3, [r3, #0]
   16b3e:	d011      	beq.n	16b64 <usbd_ep_data_handler+0x60>
                nrf_usbd_epin_dma_handler(ep);
   16b40:	f004 fa46 	bl	1afd0 <nrf_usbd_epin_dma_handler>
        if (0 == (m_ep_dma_waiting & (1U << bitpos)))
   16b44:	6831      	ldr	r1, [r6, #0]
   16b46:	4029      	ands	r1, r5
   16b48:	d10a      	bne.n	16b60 <usbd_ep_data_handler+0x5c>
            NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
   16b4a:	2306      	movs	r3, #6
   16b4c:	f88d 3004 	strb.w	r3, [sp, #4]
   16b50:	f88d 4006 	strb.w	r4, [sp, #6]
   16b54:	f88d 1007 	strb.w	r1, [sp, #7]
            m_event_handler(&evt);
   16b58:	4b0c      	ldr	r3, [pc, #48]	; (16b8c <usbd_ep_data_handler+0x88>)
   16b5a:	a801      	add	r0, sp, #4
   16b5c:	681b      	ldr	r3, [r3, #0]
   16b5e:	4798      	blx	r3
}
   16b60:	b002      	add	sp, #8
   16b62:	bd70      	pop	{r4, r5, r6, pc}
                nrf_usbd_ep0in_dma_handler();
   16b64:	f7ff ffb8 	bl	16ad8 <nrf_usbd_ep0in_dma_handler>
   16b68:	e7ec      	b.n	16b44 <usbd_ep_data_handler+0x40>
        if (0 == (m_ep_dma_waiting & (1U << bitpos)))
   16b6a:	6833      	ldr	r3, [r6, #0]
   16b6c:	421d      	tst	r5, r3
   16b6e:	d1f7      	bne.n	16b60 <usbd_ep_data_handler+0x5c>
            NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_WAITING);
   16b70:	2306      	movs	r3, #6
   16b72:	f88d 3004 	strb.w	r3, [sp, #4]
   16b76:	f88d 0006 	strb.w	r0, [sp, #6]
   16b7a:	f88d 2007 	strb.w	r2, [sp, #7]
   16b7e:	e7eb      	b.n	16b58 <usbd_ep_data_handler+0x54>
   16b80:	20001830 	.word	0x20001830
   16b84:	200017c0 	.word	0x200017c0
   16b88:	0001db3c 	.word	0x0001db3c
   16b8c:	20001954 	.word	0x20001954

00016b90 <ev_setup_data_handler>:
{
   16b90:	b508      	push	{r3, lr}
    usbd_ep_data_handler(m_last_setup_dir, ep2bit(m_last_setup_dir));
   16b92:	4b05      	ldr	r3, [pc, #20]	; (16ba8 <ev_setup_data_handler+0x18>)
   16b94:	781a      	ldrb	r2, [r3, #0]
   16b96:	4610      	mov	r0, r2
   16b98:	f004 fa10 	bl	1afbc <ep2bit>
}
   16b9c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    usbd_ep_data_handler(m_last_setup_dir, ep2bit(m_last_setup_dir));
   16ba0:	4601      	mov	r1, r0
   16ba2:	4610      	mov	r0, r2
   16ba4:	f7ff bfae 	b.w	16b04 <usbd_ep_data_handler>
   16ba8:	20001a12 	.word	0x20001a12

00016bac <ev_dma_epout8_handler>:
static void ev_dma_epout8_handler(void) { nrf_usbd_epoutiso_dma_handler(NRFX_USBD_EPOUT8); }
   16bac:	b507      	push	{r0, r1, r2, lr}
    usbd_dma_pending_clear();
   16bae:	f7ff fe73 	bl	16898 <usbd_dma_pending_clear>
    if (NRFX_USBD_EP_ABORTED == p_state->status)
   16bb2:	4b0c      	ldr	r3, [pc, #48]	; (16be4 <ev_dma_epout8_handler+0x38>)
   16bb4:	f893 208e 	ldrb.w	r2, [r3, #142]	; 0x8e
   16bb8:	2a03      	cmp	r2, #3
   16bba:	d010      	beq.n	16bde <ev_dma_epout8_handler+0x32>
    else if (p_state->handler.consumer == NULL)
   16bbc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
   16bc0:	b96b      	cbnz	r3, 16bde <ev_dma_epout8_handler+0x32>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
   16bc2:	f06f 7080 	mvn.w	r0, #16777216	; 0x1000000
   16bc6:	f7ff ff77 	bl	16ab8 <atomic_and.constprop.0.isra.0>
        NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
   16bca:	2306      	movs	r3, #6
   16bcc:	f88d 3004 	strb.w	r3, [sp, #4]
   16bd0:	2308      	movs	r3, #8
   16bd2:	f8ad 3006 	strh.w	r3, [sp, #6]
        m_event_handler(&evt);
   16bd6:	4b04      	ldr	r3, [pc, #16]	; (16be8 <ev_dma_epout8_handler+0x3c>)
   16bd8:	a801      	add	r0, sp, #4
   16bda:	681b      	ldr	r3, [r3, #0]
   16bdc:	4798      	blx	r3
static void ev_dma_epout8_handler(void) { nrf_usbd_epoutiso_dma_handler(NRFX_USBD_EPOUT8); }
   16bde:	b003      	add	sp, #12
   16be0:	f85d fb04 	ldr.w	pc, [sp], #4
   16be4:	20001834 	.word	0x20001834
   16be8:	20001954 	.word	0x20001954

00016bec <ev_dma_epin8_handler>:
static void ev_dma_epin8_handler(void)  { nrf_usbd_epiniso_dma_handler(NRFX_USBD_EPIN8 ); }
   16bec:	b507      	push	{r0, r1, r2, lr}
    usbd_dma_pending_clear();
   16bee:	f7ff fe53 	bl	16898 <usbd_dma_pending_clear>
    if (NRFX_USBD_EP_ABORTED == p_state->status)
   16bf2:	4b10      	ldr	r3, [pc, #64]	; (16c34 <ev_dma_epin8_handler+0x48>)
   16bf4:	f893 211e 	ldrb.w	r2, [r3, #286]	; 0x11e
   16bf8:	2a03      	cmp	r2, #3
   16bfa:	d106      	bne.n	16c0a <ev_dma_epin8_handler+0x1e>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
   16bfc:	f46f 7080 	mvn.w	r0, #256	; 0x100
static void ev_dma_epin8_handler(void)  { nrf_usbd_epiniso_dma_handler(NRFX_USBD_EPIN8 ); }
   16c00:	b003      	add	sp, #12
   16c02:	f85d eb04 	ldr.w	lr, [sp], #4
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
   16c06:	f7ff bf57 	b.w	16ab8 <atomic_and.constprop.0.isra.0>
    else if (p_state->handler.feeder == NULL)
   16c0a:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
   16c0e:	b96b      	cbnz	r3, 16c2c <ev_dma_epin8_handler+0x40>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
   16c10:	f46f 7080 	mvn.w	r0, #256	; 0x100
   16c14:	f7ff ff50 	bl	16ab8 <atomic_and.constprop.0.isra.0>
        NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
   16c18:	2306      	movs	r3, #6
   16c1a:	f88d 3004 	strb.w	r3, [sp, #4]
   16c1e:	2388      	movs	r3, #136	; 0x88
   16c20:	f8ad 3006 	strh.w	r3, [sp, #6]
        m_event_handler(&evt);
   16c24:	4b04      	ldr	r3, [pc, #16]	; (16c38 <ev_dma_epin8_handler+0x4c>)
   16c26:	a801      	add	r0, sp, #4
   16c28:	681b      	ldr	r3, [r3, #0]
   16c2a:	4798      	blx	r3
static void ev_dma_epin8_handler(void)  { nrf_usbd_epiniso_dma_handler(NRFX_USBD_EPIN8 ); }
   16c2c:	b003      	add	sp, #12
   16c2e:	f85d fb04 	ldr.w	pc, [sp], #4
   16c32:	bf00      	nop
   16c34:	20001834 	.word	0x20001834
   16c38:	20001954 	.word	0x20001954

00016c3c <nrfx_usbd_uninit>:

void nrfx_usbd_uninit(void)
{
    NRFX_ASSERT(m_drv_state == NRFX_DRV_STATE_INITIALIZED);

    m_event_handler = NULL;
   16c3c:	4a02      	ldr	r2, [pc, #8]	; (16c48 <nrfx_usbd_uninit+0xc>)
   16c3e:	2300      	movs	r3, #0
   16c40:	6013      	str	r3, [r2, #0]
    m_drv_state = NRFX_DRV_STATE_UNINITIALIZED;
   16c42:	4a02      	ldr	r2, [pc, #8]	; (16c4c <nrfx_usbd_uninit+0x10>)
   16c44:	7013      	strb	r3, [r2, #0]
    return;
}
   16c46:	4770      	bx	lr
   16c48:	20001954 	.word	0x20001954
   16c4c:	20001a11 	.word	0x20001a11

00016c50 <nrfx_usbd_enable>:


void nrfx_usbd_enable(void)
{
   16c50:	b508      	push	{r3, lr}
    p_reg->EVENTCAUSE = flags;
   16c52:	4b48      	ldr	r3, [pc, #288]	; (16d74 <nrfx_usbd_enable+0x124>)
   16c54:	f44f 6200 	mov.w	r2, #2048	; 0x800
   16c58:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
    (void) p_reg->EVENTCAUSE;
   16c5c:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    return NRFX_USBD_ERRATA_ENABLE && nrf52_errata_187();
   16c60:	f7ff fdf8 	bl	16854 <nrf52_errata_187>
    if (nrfx_usbd_errata_187())
   16c64:	b108      	cbz	r0, 16c6a <nrfx_usbd_enable+0x1a>
        usbd_errata_187_211_begin();
   16c66:	f7ff fe8b 	bl	16980 <usbd_errata_187_211_begin>
    return NRFX_USBD_ERRATA_ENABLE && nrf52_errata_171();
   16c6a:	f004 f961 	bl	1af30 <nrf52_errata_166>
    if (nrfx_usbd_errata_171())
   16c6e:	b1c8      	cbz	r0, 16ca4 <nrfx_usbd_enable+0x54>
	__asm__ volatile(
   16c70:	f04f 0320 	mov.w	r3, #32
   16c74:	f3ef 8011 	mrs	r0, BASEPRI
   16c78:	f383 8812 	msr	BASEPRI_MAX, r3
   16c7c:	f3bf 8f6f 	isb	sy
    if (*((volatile uint32_t *)(0x4006EC00)) == 0x00000000)
   16c80:	4b3d      	ldr	r3, [pc, #244]	; (16d78 <nrfx_usbd_enable+0x128>)
   16c82:	f8d3 1c00 	ldr.w	r1, [r3, #3072]	; 0xc00
   16c86:	22c0      	movs	r2, #192	; 0xc0
   16c88:	2900      	cmp	r1, #0
   16c8a:	d16a      	bne.n	16d62 <nrfx_usbd_enable+0x112>
        *((volatile uint32_t *)(0x4006EC00)) = 0x00009375;
   16c8c:	f249 3175 	movw	r1, #37749	; 0x9375
   16c90:	f8c3 1c00 	str.w	r1, [r3, #3072]	; 0xc00
        *((volatile uint32_t *)(0x4006EC14)) = 0x000000C0;
   16c94:	f8c3 2c14 	str.w	r2, [r3, #3092]	; 0xc14
        *((volatile uint32_t *)(0x4006EC00)) = 0x00009375;
   16c98:	f8c3 1c00 	str.w	r1, [r3, #3072]	; 0xc00
	__asm__ volatile(
   16c9c:	f380 8811 	msr	BASEPRI, r0
   16ca0:	f3bf 8f6f 	isb	sy
    p_reg->ENABLE = USBD_ENABLE_ENABLE_Enabled << USBD_ENABLE_ENABLE_Pos;
   16ca4:	4b33      	ldr	r3, [pc, #204]	; (16d74 <nrfx_usbd_enable+0x124>)
   16ca6:	2201      	movs	r2, #1
   16ca8:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    (void) p_reg->ENABLE;
   16cac:	f8d3 2500 	ldr.w	r2, [r3, #1280]	; 0x500
    return p_reg->EVENTCAUSE;
   16cb0:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    while (0 == (eventcause & nrf_usbd_eventcause_get(NRF_USBD)))
   16cb4:	0512      	lsls	r2, r2, #20
   16cb6:	d5fb      	bpl.n	16cb0 <nrfx_usbd_enable+0x60>
    p_reg->EVENTCAUSE = flags;
   16cb8:	f44f 6200 	mov.w	r2, #2048	; 0x800
   16cbc:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
    (void) p_reg->EVENTCAUSE;
   16cc0:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
   16cc4:	f004 f934 	bl	1af30 <nrf52_errata_166>
    if (nrfx_usbd_errata_171())
   16cc8:	b1c0      	cbz	r0, 16cfc <nrfx_usbd_enable+0xac>
	__asm__ volatile(
   16cca:	f04f 0320 	mov.w	r3, #32
   16cce:	f3ef 8011 	mrs	r0, BASEPRI
   16cd2:	f383 8812 	msr	BASEPRI_MAX, r3
   16cd6:	f3bf 8f6f 	isb	sy
    if (*((volatile uint32_t *)(0x4006EC00)) == 0x00000000)
   16cda:	4b27      	ldr	r3, [pc, #156]	; (16d78 <nrfx_usbd_enable+0x128>)
   16cdc:	f8d3 1c00 	ldr.w	r1, [r3, #3072]	; 0xc00
   16ce0:	2900      	cmp	r1, #0
   16ce2:	d141      	bne.n	16d68 <nrfx_usbd_enable+0x118>
        *((volatile uint32_t *)(0x4006EC00)) = 0x00009375;
   16ce4:	f249 3275 	movw	r2, #37749	; 0x9375
   16ce8:	f8c3 2c00 	str.w	r2, [r3, #3072]	; 0xc00
        *((volatile uint32_t *)(0x4006EC14)) = 0x00000000;
   16cec:	f8c3 1c14 	str.w	r1, [r3, #3092]	; 0xc14
        *((volatile uint32_t *)(0x4006EC00)) = 0x00009375;
   16cf0:	f8c3 2c00 	str.w	r2, [r3, #3072]	; 0xc00
	__asm__ volatile(
   16cf4:	f380 8811 	msr	BASEPRI, r0
   16cf8:	f3bf 8f6f 	isb	sy
    return NRFX_USBD_ERRATA_ENABLE && nrf52_errata_187();
   16cfc:	f7ff fdaa 	bl	16854 <nrf52_errata_187>
    if (nrfx_usbd_errata_187())
   16d00:	b130      	cbz	r0, 16d10 <nrfx_usbd_enable+0xc0>
        usbd_errata_187_211_end();
   16d02:	f7ff fe5d 	bl	169c0 <usbd_errata_187_211_end>
   16d06:	f7ff fda5 	bl	16854 <nrf52_errata_187>
    }

#if NRFX_USBD_USE_WORKAROUND_FOR_ANOMALY_211
    if (nrfx_usbd_errata_187() || nrfx_usbd_errata_211())
#else
    if (nrfx_usbd_errata_187())
   16d0a:	b108      	cbz	r0, 16d10 <nrfx_usbd_enable+0xc0>
#endif
    {
        usbd_errata_187_211_begin();
   16d0c:	f7ff fe38 	bl	16980 <usbd_errata_187_211_begin>
    return NRFX_USBD_ERRATA_ENABLE && nrf52_errata_166();
   16d10:	f004 f90e 	bl	1af30 <nrf52_errata_166>
   16d14:	4b17      	ldr	r3, [pc, #92]	; (16d74 <nrfx_usbd_enable+0x124>)
    }

    if (nrfx_usbd_errata_166())
   16d16:	b150      	cbz	r0, 16d2e <nrfx_usbd_enable+0xde>
    {
        *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x800)) = 0x7E3;
   16d18:	f240 72e3 	movw	r2, #2019	; 0x7e3
   16d1c:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
        *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804)) = 0x40;
   16d20:	2240      	movs	r2, #64	; 0x40
   16d22:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
  __ASM volatile ("isb 0xF":::"memory");
   16d26:	f3bf 8f6f 	isb	sy
  __ASM volatile ("dsb 0xF":::"memory");
   16d2a:	f3bf 8f4f 	dsb	sy
    p_reg->ISOINCONFIG = ((uint32_t)config) << USBD_ISOINCONFIG_RESPONSE_Pos;
   16d2e:	2100      	movs	r1, #0
    p_reg->ISOSPLIT = split << USBD_ISOSPLIT_SPLIT_Pos;
   16d30:	2280      	movs	r2, #128	; 0x80
   16d32:	f8c3 251c 	str.w	r2, [r3, #1308]	; 0x51c
    p_reg->ISOINCONFIG = ((uint32_t)config) << USBD_ISOINCONFIG_RESPONSE_Pos;
   16d36:	f8c3 1530 	str.w	r1, [r3, #1328]	; 0x530
    else
    {
        nrfx_usbd_isoinconfig_set(NRF_USBD_ISOINCONFIG_NORESP);
    }

    m_ep_ready = (((1U << NRF_USBD_EPIN_CNT) - 1U) << NRFX_USBD_EPIN_BITPOS_0);
   16d3a:	4b10      	ldr	r3, [pc, #64]	; (16d7c <nrfx_usbd_enable+0x12c>)
   16d3c:	f240 12ff 	movw	r2, #511	; 0x1ff
   16d40:	601a      	str	r2, [r3, #0]
    m_ep_dma_waiting = 0;
   16d42:	4b0f      	ldr	r3, [pc, #60]	; (16d80 <nrfx_usbd_enable+0x130>)
   16d44:	6019      	str	r1, [r3, #0]
    usbd_dma_pending_clear();
   16d46:	f7ff fda7 	bl	16898 <usbd_dma_pending_clear>
    m_last_setup_dir = NRFX_USBD_EPOUT0;
   16d4a:	4b0e      	ldr	r3, [pc, #56]	; (16d84 <nrfx_usbd_enable+0x134>)
   16d4c:	7019      	strb	r1, [r3, #0]

    m_drv_state = NRFX_DRV_STATE_POWERED_ON;
   16d4e:	4b0e      	ldr	r3, [pc, #56]	; (16d88 <nrfx_usbd_enable+0x138>)
   16d50:	2202      	movs	r2, #2
   16d52:	701a      	strb	r2, [r3, #0]
    return NRFX_USBD_ERRATA_ENABLE && nrf52_errata_187();
   16d54:	f7ff fd7e 	bl	16854 <nrf52_errata_187>

#if NRFX_USBD_USE_WORKAROUND_FOR_ANOMALY_211
    if (nrfx_usbd_errata_187() && !nrfx_usbd_errata_211())
#else
    if (nrfx_usbd_errata_187())
   16d58:	b150      	cbz	r0, 16d70 <nrfx_usbd_enable+0x120>
#endif
    {
        usbd_errata_187_211_end();
    }
}
   16d5a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        usbd_errata_187_211_end();
   16d5e:	f7ff be2f 	b.w	169c0 <usbd_errata_187_211_end>
        *((volatile uint32_t *)(0x4006EC14)) = 0x000000C0;
   16d62:	f8c3 2c14 	str.w	r2, [r3, #3092]	; 0xc14
   16d66:	e799      	b.n	16c9c <nrfx_usbd_enable+0x4c>
        *((volatile uint32_t *)(0x4006EC14)) = 0x00000000;
   16d68:	2200      	movs	r2, #0
   16d6a:	f8c3 2c14 	str.w	r2, [r3, #3092]	; 0xc14
   16d6e:	e7c1      	b.n	16cf4 <nrfx_usbd_enable+0xa4>
}
   16d70:	bd08      	pop	{r3, pc}
   16d72:	bf00      	nop
   16d74:	40027000 	.word	0x40027000
   16d78:	4006e000 	.word	0x4006e000
   16d7c:	20001830 	.word	0x20001830
   16d80:	200017c0 	.word	0x200017c0
   16d84:	20001a12 	.word	0x20001a12
   16d88:	20001a11 	.word	0x20001a11

00016d8c <nrfx_usbd_start>:
}

void nrfx_usbd_start(bool enable_sof)
{
    NRFX_ASSERT(m_drv_state == NRFX_DRV_STATE_POWERED_ON);
    m_bus_suspend = false;
   16d8c:	4b0a      	ldr	r3, [pc, #40]	; (16db8 <nrfx_usbd_start+0x2c>)
   16d8e:	2200      	movs	r2, #0
{
   16d90:	b510      	push	{r4, lr}
    m_bus_suspend = false;
   16d92:	701a      	strb	r2, [r3, #0]
       NRF_USBD_INT_EP0SETUP_MASK     |
       NRF_USBD_INT_DATAEP_MASK;

   if (enable_sof)
   {
       ints_to_enable |= NRF_USBD_INT_SOF_MASK;
   16d94:	4a09      	ldr	r2, [pc, #36]	; (16dbc <nrfx_usbd_start+0x30>)
   16d96:	4b0a      	ldr	r3, [pc, #40]	; (16dc0 <nrfx_usbd_start+0x34>)
    p_reg->INTENSET = mask;
   16d98:	4c0a      	ldr	r4, [pc, #40]	; (16dc4 <nrfx_usbd_start+0x38>)
   16d9a:	2800      	cmp	r0, #0
   16d9c:	bf18      	it	ne
   16d9e:	4613      	movne	r3, r2
   16da0:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
   /* Enable all required interrupts */
   nrf_usbd_int_enable(NRF_USBD, ints_to_enable);

   /* Enable interrupt globally */
   NRFX_IRQ_PRIORITY_SET(USBD_IRQn, NRFX_USBD_DEFAULT_CONFIG_IRQ_PRIORITY);
   NRFX_IRQ_ENABLE(USBD_IRQn);
   16da4:	2027      	movs	r0, #39	; 0x27
   16da6:	f7fb fe9f 	bl	12ae8 <arch_irq_enable>
    p_reg->USBPULLUP = USBD_USBPULLUP_CONNECT_Enabled << USBD_USBPULLUP_CONNECT_Pos;
   16daa:	2301      	movs	r3, #1
   16dac:	f8c4 3504 	str.w	r3, [r4, #1284]	; 0x504
    (void) p_reg->USBPULLUP;
   16db0:	f8d4 3504 	ldr.w	r3, [r4, #1284]	; 0x504

   /* Enable pullups */
   nrf_usbd_pullup_enable(NRF_USBD);
}
   16db4:	bd10      	pop	{r4, pc}
   16db6:	bf00      	nop
   16db8:	20001a0f 	.word	0x20001a0f
   16dbc:	01e01407 	.word	0x01e01407
   16dc0:	01c01407 	.word	0x01c01407
   16dc4:	40027000 	.word	0x40027000

00016dc8 <nrfx_usbd_is_enabled>:
    return (m_drv_state >= NRFX_DRV_STATE_INITIALIZED);
}

bool nrfx_usbd_is_enabled(void)
{
    return (m_drv_state >= NRFX_DRV_STATE_POWERED_ON);
   16dc8:	4b03      	ldr	r3, [pc, #12]	; (16dd8 <nrfx_usbd_is_enabled+0x10>)
   16dca:	7818      	ldrb	r0, [r3, #0]
}
   16dcc:	2801      	cmp	r0, #1
   16dce:	bf94      	ite	ls
   16dd0:	2000      	movls	r0, #0
   16dd2:	2001      	movhi	r0, #1
   16dd4:	4770      	bx	lr
   16dd6:	bf00      	nop
   16dd8:	20001a11 	.word	0x20001a11

00016ddc <nrfx_usbd_init>:
{
   16ddc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    if (m_drv_state != NRFX_DRV_STATE_UNINITIALIZED)
   16de0:	4b1d      	ldr	r3, [pc, #116]	; (16e58 <nrfx_usbd_init+0x7c>)
   16de2:	781c      	ldrb	r4, [r3, #0]
   16de4:	2c00      	cmp	r4, #0
   16de6:	d135      	bne.n	16e54 <nrfx_usbd_init+0x78>
    m_event_handler = event_handler;
   16de8:	4a1c      	ldr	r2, [pc, #112]	; (16e5c <nrfx_usbd_init+0x80>)
   16dea:	6010      	str	r0, [r2, #0]
    m_drv_state = NRFX_DRV_STATE_INITIALIZED;
   16dec:	2201      	movs	r2, #1
   16dee:	701a      	strb	r2, [r3, #0]
   16df0:	4625      	mov	r5, r4
        nrfx_usbd_ep_max_packet_size_set(ep, NRF_USBD_EPISO_CHECK(ep) ?
   16df2:	f240 18ff 	movw	r8, #511	; 0x1ff
        p_state->status = NRFX_USBD_EP_OK;
   16df6:	4627      	mov	r7, r4
        nrfx_usbd_ep_t ep = NRFX_USBD_EPIN(n);
   16df8:	f065 067f 	orn	r6, r5, #127	; 0x7f
        nrfx_usbd_ep_max_packet_size_set(ep, NRF_USBD_EPISO_CHECK(ep) ?
   16dfc:	f015 0f08 	tst.w	r5, #8
        nrfx_usbd_ep_t ep = NRFX_USBD_EPIN(n);
   16e00:	b2f6      	uxtb	r6, r6
        nrfx_usbd_ep_max_packet_size_set(ep, NRF_USBD_EPISO_CHECK(ep) ?
   16e02:	bf14      	ite	ne
   16e04:	4641      	movne	r1, r8
   16e06:	2140      	moveq	r1, #64	; 0x40
   16e08:	4630      	mov	r0, r6
   16e0a:	f004 f911 	bl	1b030 <nrfx_usbd_ep_max_packet_size_set>
        usbd_ep_state_t * p_state = ep_state_access(ep);
   16e0e:	4630      	mov	r0, r6
   16e10:	f7ff fd34 	bl	1687c <ep_state_access>
    for (n = 0; n < NRF_USBD_EPIN_CNT; ++n)
   16e14:	3501      	adds	r5, #1
   16e16:	2d09      	cmp	r5, #9
        p_state->status = NRFX_USBD_EP_OK;
   16e18:	7387      	strb	r7, [r0, #14]
        p_state->handler.feeder = NULL;
   16e1a:	6007      	str	r7, [r0, #0]
        p_state->transfer_cnt = 0;
   16e1c:	6087      	str	r7, [r0, #8]
    for (n = 0; n < NRF_USBD_EPIN_CNT; ++n)
   16e1e:	d1eb      	bne.n	16df8 <nrfx_usbd_init+0x1c>
        nrfx_usbd_ep_max_packet_size_set(ep, NRF_USBD_EPISO_CHECK(ep) ?
   16e20:	2140      	movs	r1, #64	; 0x40
        p_state->status = NRFX_USBD_EP_OK;
   16e22:	2500      	movs	r5, #0
        nrfx_usbd_ep_max_packet_size_set(ep, NRF_USBD_EPISO_CHECK(ep) ?
   16e24:	f240 16ff 	movw	r6, #511	; 0x1ff
   16e28:	4620      	mov	r0, r4
   16e2a:	f004 f901 	bl	1b030 <nrfx_usbd_ep_max_packet_size_set>
        usbd_ep_state_t * p_state = ep_state_access(ep);
   16e2e:	4620      	mov	r0, r4
   16e30:	f7ff fd24 	bl	1687c <ep_state_access>
    for (n = 0; n < NRF_USBD_EPOUT_CNT; ++n)
   16e34:	3401      	adds	r4, #1
   16e36:	b2e4      	uxtb	r4, r4
   16e38:	2c09      	cmp	r4, #9
        p_state->status = NRFX_USBD_EP_OK;
   16e3a:	7385      	strb	r5, [r0, #14]
        p_state->handler.consumer = NULL;
   16e3c:	6005      	str	r5, [r0, #0]
        p_state->transfer_cnt = 0;
   16e3e:	6085      	str	r5, [r0, #8]
    for (n = 0; n < NRF_USBD_EPOUT_CNT; ++n)
   16e40:	d102      	bne.n	16e48 <nrfx_usbd_init+0x6c>
    return NRFX_SUCCESS;
   16e42:	4807      	ldr	r0, [pc, #28]	; (16e60 <nrfx_usbd_init+0x84>)
}
   16e44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        nrfx_usbd_ep_max_packet_size_set(ep, NRF_USBD_EPISO_CHECK(ep) ?
   16e48:	f014 0f08 	tst.w	r4, #8
   16e4c:	bf14      	ite	ne
   16e4e:	4631      	movne	r1, r6
   16e50:	2140      	moveq	r1, #64	; 0x40
   16e52:	e7e9      	b.n	16e28 <nrfx_usbd_init+0x4c>
        return NRFX_ERROR_INVALID_STATE;
   16e54:	4803      	ldr	r0, [pc, #12]	; (16e64 <nrfx_usbd_init+0x88>)
   16e56:	e7f5      	b.n	16e44 <nrfx_usbd_init+0x68>
   16e58:	20001a11 	.word	0x20001a11
   16e5c:	20001954 	.word	0x20001954
   16e60:	0bad0000 	.word	0x0bad0000
   16e64:	0bad0005 	.word	0x0bad0005

00016e68 <nrfx_usbd_ep_transfer>:
}

nrfx_err_t nrfx_usbd_ep_transfer(
    nrfx_usbd_ep_t               ep,
    nrfx_usbd_transfer_t const * p_transfer)
{
   16e68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   16e6c:	4605      	mov	r5, r0
	__asm__ volatile(
   16e6e:	f04f 0320 	mov.w	r3, #32
   16e72:	f3ef 8811 	mrs	r8, BASEPRI
   16e76:	f383 8812 	msr	BASEPRI_MAX, r3
   16e7a:	f3bf 8f6f 	isb	sy
    const uint8_t ep_bitpos = ep2bit(ep);
    NRFX_ASSERT(NULL != p_transfer);

    NRFX_CRITICAL_SECTION_ENTER();
    /* Setup data transaction can go only in one direction at a time */
    if ((NRF_USBD_EP_NR_GET(ep) == 0) && (ep != m_last_setup_dir))
   16e7e:	f010 040f 	ands.w	r4, r0, #15
   16e82:	d103      	bne.n	16e8c <nrfx_usbd_ep_transfer+0x24>
   16e84:	4b27      	ldr	r3, [pc, #156]	; (16f24 <nrfx_usbd_ep_transfer+0xbc>)
   16e86:	781b      	ldrb	r3, [r3, #0]
   16e88:	4283      	cmp	r3, r0
   16e8a:	d146      	bne.n	16f1a <nrfx_usbd_ep_transfer+0xb2>
            (NRFX_USBD_ISO_DEBUG || (!NRF_USBD_EPISO_CHECK(ep))))
        {
            NRFX_LOG_DEBUG("Transfer failed: Invalid EPr\n");
        }
    }
    else if ((m_ep_dma_waiting | ((~m_ep_ready) & NRFX_USBD_EPIN_BIT_MASK)) & (1U << ep_bitpos))
   16e8c:	4b26      	ldr	r3, [pc, #152]	; (16f28 <nrfx_usbd_ep_transfer+0xc0>)
   16e8e:	4f27      	ldr	r7, [pc, #156]	; (16f2c <nrfx_usbd_ep_transfer+0xc4>)
   16e90:	681a      	ldr	r2, [r3, #0]
   16e92:	683e      	ldr	r6, [r7, #0]
    const uint8_t ep_bitpos = ep2bit(ep);
   16e94:	4628      	mov	r0, r5
   16e96:	f004 f891 	bl	1afbc <ep2bit>
    else if ((m_ep_dma_waiting | ((~m_ep_ready) & NRFX_USBD_EPIN_BIT_MASK)) & (1U << ep_bitpos))
   16e9a:	43d2      	mvns	r2, r2
   16e9c:	b292      	uxth	r2, r2
   16e9e:	f04f 0901 	mov.w	r9, #1
   16ea2:	4332      	orrs	r2, r6
   16ea4:	fa09 f900 	lsl.w	r9, r9, r0
   16ea8:	ea12 0f09 	tst.w	r2, r9
   16eac:	d137      	bne.n	16f1e <nrfx_usbd_ep_transfer+0xb6>
            NRFX_LOG_DEBUG("Transfer failed: EP is busy");
        }
    }
    else
    {
        usbd_ep_state_t * p_state =  ep_state_access(ep);
   16eae:	4628      	mov	r0, r5
   16eb0:	f7ff fce4 	bl	1687c <ep_state_access>
        /* Prepare transfer context and handler description */
        nrfx_usbd_transfer_t * p_context;
        if (NRF_USBD_EPIN_CHECK(ep))
        {
            p_context = m_ep_feeder_state + NRF_USBD_EP_NR_GET(ep);
   16eb4:	220c      	movs	r2, #12
   16eb6:	4354      	muls	r4, r2
        if (NRF_USBD_EPIN_CHECK(ep))
   16eb8:	062a      	lsls	r2, r5, #24
        usbd_ep_state_t * p_state =  ep_state_access(ep);
   16eba:	4603      	mov	r3, r0
        if (NRF_USBD_EPIN_CHECK(ep))
   16ebc:	d529      	bpl.n	16f12 <nrfx_usbd_ep_transfer+0xaa>
            p_context = m_ep_feeder_state + NRF_USBD_EP_NR_GET(ep);
   16ebe:	4a1c      	ldr	r2, [pc, #112]	; (16f30 <nrfx_usbd_ep_transfer+0xc8>)
   16ec0:	6808      	ldr	r0, [r1, #0]
   16ec2:	4414      	add	r4, r2
   16ec4:	f000 4060 	and.w	r0, r0, #3758096384	; 0xe0000000
            if (nrfx_is_in_ram(p_transfer->p_data.tx))
            {
                /* RAM */
                if (0 == (p_transfer->flags & NRFX_USBD_TRANSFER_ZLP_FLAG))
   16ec8:	688a      	ldr	r2, [r1, #8]
            if (nrfx_is_in_ram(p_transfer->p_data.tx))
   16eca:	f1b0 5f00 	cmp.w	r0, #536870912	; 0x20000000
                if (0 == (p_transfer->flags & NRFX_USBD_TRANSFER_ZLP_FLAG))
   16ece:	f002 0201 	and.w	r2, r2, #1
            if (nrfx_is_in_ram(p_transfer->p_data.tx))
   16ed2:	d119      	bne.n	16f08 <nrfx_usbd_ep_transfer+0xa0>
                if (0 == (p_transfer->flags & NRFX_USBD_TRANSFER_ZLP_FLAG))
   16ed4:	b9b2      	cbnz	r2, 16f04 <nrfx_usbd_ep_transfer+0x9c>
                {
                    p_state->handler.feeder = nrfx_usbd_feeder_ram;
   16ed6:	4a17      	ldr	r2, [pc, #92]	; (16f34 <nrfx_usbd_ep_transfer+0xcc>)
        }
        else
        {
            p_context = m_ep_consumer_state + NRF_USBD_EP_NR_GET(ep);
            NRFX_ASSERT((p_transfer->p_data.rx == NULL) || (nrfx_is_in_ram(p_transfer->p_data.rx)));
            p_state->handler.consumer = nrfx_usbd_consumer;
   16ed8:	601a      	str	r2, [r3, #0]
        }
        *p_context = *p_transfer;
   16eda:	c907      	ldmia	r1, {r0, r1, r2}
   16edc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        p_state->p_context = p_context;

        p_state->transfer_cnt = 0;
   16ee0:	2200      	movs	r2, #0
   16ee2:	609a      	str	r2, [r3, #8]
        p_state->status    =  NRFX_USBD_EP_OK;
   16ee4:	739a      	strb	r2, [r3, #14]
        p_state->p_context = p_context;
   16ee6:	605c      	str	r4, [r3, #4]
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   16ee8:	4b13      	ldr	r3, [pc, #76]	; (16f38 <nrfx_usbd_ep_transfer+0xd0>)
        m_ep_dma_waiting   |= 1U << ep_bitpos;
        ret = NRFX_SUCCESS;
   16eea:	4814      	ldr	r0, [pc, #80]	; (16f3c <nrfx_usbd_ep_transfer+0xd4>)
        m_ep_dma_waiting   |= 1U << ep_bitpos;
   16eec:	ea46 0609 	orr.w	r6, r6, r9
   16ef0:	2280      	movs	r2, #128	; 0x80
   16ef2:	603e      	str	r6, [r7, #0]
   16ef4:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	__asm__ volatile(
   16ef8:	f388 8811 	msr	BASEPRI, r8
   16efc:	f3bf 8f6f 	isb	sy
        usbd_int_rise();
    }
    NRFX_CRITICAL_SECTION_EXIT();
    return ret;
}
   16f00:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
                    p_state->handler.feeder = nrfx_usbd_feeder_ram_zlp;
   16f04:	4a0e      	ldr	r2, [pc, #56]	; (16f40 <nrfx_usbd_ep_transfer+0xd8>)
   16f06:	e7e7      	b.n	16ed8 <nrfx_usbd_ep_transfer+0x70>
                if (0 == (p_transfer->flags & NRFX_USBD_TRANSFER_ZLP_FLAG))
   16f08:	b90a      	cbnz	r2, 16f0e <nrfx_usbd_ep_transfer+0xa6>
                    p_state->handler.feeder = nrfx_usbd_feeder_flash;
   16f0a:	4a0e      	ldr	r2, [pc, #56]	; (16f44 <nrfx_usbd_ep_transfer+0xdc>)
   16f0c:	e7e4      	b.n	16ed8 <nrfx_usbd_ep_transfer+0x70>
                    p_state->handler.feeder = nrfx_usbd_feeder_flash_zlp;
   16f0e:	4a0e      	ldr	r2, [pc, #56]	; (16f48 <nrfx_usbd_ep_transfer+0xe0>)
   16f10:	e7e2      	b.n	16ed8 <nrfx_usbd_ep_transfer+0x70>
            p_context = m_ep_consumer_state + NRF_USBD_EP_NR_GET(ep);
   16f12:	4a0e      	ldr	r2, [pc, #56]	; (16f4c <nrfx_usbd_ep_transfer+0xe4>)
   16f14:	4414      	add	r4, r2
            p_state->handler.consumer = nrfx_usbd_consumer;
   16f16:	4a0e      	ldr	r2, [pc, #56]	; (16f50 <nrfx_usbd_ep_transfer+0xe8>)
   16f18:	e7de      	b.n	16ed8 <nrfx_usbd_ep_transfer+0x70>
        ret = NRFX_ERROR_INVALID_ADDR;
   16f1a:	480e      	ldr	r0, [pc, #56]	; (16f54 <nrfx_usbd_ep_transfer+0xec>)
   16f1c:	e7ec      	b.n	16ef8 <nrfx_usbd_ep_transfer+0x90>
        ret = NRFX_ERROR_BUSY;
   16f1e:	480e      	ldr	r0, [pc, #56]	; (16f58 <nrfx_usbd_ep_transfer+0xf0>)
   16f20:	e7ea      	b.n	16ef8 <nrfx_usbd_ep_transfer+0x90>
   16f22:	bf00      	nop
   16f24:	20001a12 	.word	0x20001a12
   16f28:	20001830 	.word	0x20001830
   16f2c:	200017c0 	.word	0x200017c0
   16f30:	200017c4 	.word	0x200017c4
   16f34:	0001af71 	.word	0x0001af71
   16f38:	e000e100 	.word	0xe000e100
   16f3c:	0bad0000 	.word	0x0bad0000
   16f40:	0001af93 	.word	0x0001af93
   16f44:	00016a01 	.word	0x00016a01
   16f48:	00016a39 	.word	0x00016a39
   16f4c:	20001754 	.word	0x20001754
   16f50:	0001af43 	.word	0x0001af43
   16f54:	0bad000a 	.word	0x0bad000a
   16f58:	0bad000b 	.word	0x0bad000b

00016f5c <nrfx_usbd_epout_size_get>:
    if (NRF_USBD_EPISO_CHECK(ep))
   16f5c:	f010 0f08 	tst.w	r0, #8
   16f60:	4b07      	ldr	r3, [pc, #28]	; (16f80 <nrfx_usbd_epout_size_get+0x24>)
   16f62:	d006      	beq.n	16f72 <nrfx_usbd_epout_size_get+0x16>
        size_t size_isoout = p_reg->SIZE.ISOOUT;
   16f64:	f8d3 04c0 	ldr.w	r0, [r3, #1216]	; 0x4c0
            size_isoout = 0;
   16f68:	f410 3f80 	tst.w	r0, #65536	; 0x10000
   16f6c:	bf18      	it	ne
   16f6e:	2000      	movne	r0, #0
   16f70:	4770      	bx	lr
    return p_reg->SIZE.EPOUT[NRF_USBD_EP_NR_GET(ep)];
   16f72:	f000 000f 	and.w	r0, r0, #15
   16f76:	f500 7094 	add.w	r0, r0, #296	; 0x128
   16f7a:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
}

size_t nrfx_usbd_epout_size_get(nrfx_usbd_ep_t ep)
{
    return nrf_usbd_epout_size_get(NRF_USBD, ep_to_hal(ep));
}
   16f7e:	4770      	bx	lr
   16f80:	40027000 	.word	0x40027000

00016f84 <usbd_dmareq_process>:
{
   16f84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    if (!m_dma_pending)
   16f88:	f8df 815c 	ldr.w	r8, [pc, #348]	; 170e8 <usbd_dmareq_process+0x164>
   16f8c:	f898 3000 	ldrb.w	r3, [r8]
{
   16f90:	b085      	sub	sp, #20
    if (!m_dma_pending)
   16f92:	2b00      	cmp	r3, #0
   16f94:	d16b      	bne.n	1706e <usbd_dmareq_process+0xea>
        while (0 != (req = m_ep_dma_waiting & m_ep_ready))
   16f96:	f8df 9154 	ldr.w	r9, [pc, #340]	; 170ec <usbd_dmareq_process+0x168>
   16f9a:	4e55      	ldr	r6, [pc, #340]	; (170f0 <usbd_dmareq_process+0x16c>)
   16f9c:	f8d9 1000 	ldr.w	r1, [r9]
   16fa0:	6833      	ldr	r3, [r6, #0]
   16fa2:	4019      	ands	r1, r3
   16fa4:	d063      	beq.n	1706e <usbd_dmareq_process+0xea>
            if (NRFX_USBD_CONFIG_DMASCHEDULER_ISO_BOOST && ((req & USBD_EPISO_BIT_MASK) != 0))
   16fa6:	f011 2301 	ands.w	r3, r1, #16777472	; 0x1000100
    return NRF_CTZ(req);
   16faa:	bf14      	ite	ne
   16fac:	fa93 f1a3 	rbitne	r1, r3
   16fb0:	fa91 f1a1 	rbiteq	r1, r1
   16fb4:	fab1 f181 	clz	r1, r1
    return (nrfx_usbd_ep_t)((bitpos >= NRFX_USBD_EPOUT_BITPOS_0) ?
   16fb8:	290f      	cmp	r1, #15
   16fba:	bf8a      	itet	hi
   16fbc:	f1a1 0410 	subhi.w	r4, r1, #16
   16fc0:	f041 0480 	orrls.w	r4, r1, #128	; 0x80
   16fc4:	b2e4      	uxtbhi	r4, r4
            usbd_ep_state_t * p_state = ep_state_access(ep);
   16fc6:	4620      	mov	r0, r4
   16fc8:	f7ff fc58 	bl	1687c <ep_state_access>
                    (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << pos)));
   16fcc:	f04f 0b01 	mov.w	fp, #1
            if (NRF_USBD_EPIN_CHECK(ep))
   16fd0:	fa4f fa84 	sxtb.w	sl, r4
                    (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << pos)));
   16fd4:	fa0b f101 	lsl.w	r1, fp, r1
            if (NRF_USBD_EPIN_CHECK(ep))
   16fd8:	f1ba 0f00 	cmp.w	sl, #0
            usbd_ep_state_t * p_state = ep_state_access(ep);
   16fdc:	4605      	mov	r5, r0
                    (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << pos)));
   16fde:	ea6f 0b01 	mvn.w	fp, r1
            if (NRF_USBD_EPIN_CHECK(ep))
   16fe2:	da47      	bge.n	17074 <usbd_dmareq_process+0xf0>
                continue_transfer = p_state->handler.feeder(
   16fe4:	6803      	ldr	r3, [r0, #0]
   16fe6:	8982      	ldrh	r2, [r0, #12]
   16fe8:	6841      	ldr	r1, [r0, #4]
   16fea:	a802      	add	r0, sp, #8
   16fec:	4798      	blx	r3
                if (!continue_transfer)
   16fee:	b900      	cbnz	r0, 16ff2 <usbd_dmareq_process+0x6e>
                    p_state->handler.consumer = NULL;
   16ff0:	6028      	str	r0, [r5, #0]
    return NRFX_USBD_ERRATA_ENABLE && nrf52_errata_199();
   16ff2:	f003 ff9d 	bl	1af30 <nrf52_errata_166>
    if (nrfx_usbd_errata_199())
   16ff6:	b118      	cbz	r0, 17000 <usbd_dmareq_process+0x7c>
        *((volatile uint32_t *)0x40027C1C) = 0x00000082;
   16ff8:	4b3e      	ldr	r3, [pc, #248]	; (170f4 <usbd_dmareq_process+0x170>)
   16ffa:	2282      	movs	r2, #130	; 0x82
   16ffc:	f8c3 2c1c 	str.w	r2, [r3, #3100]	; 0xc1c
    m_dma_pending = true;
   17000:	2301      	movs	r3, #1
            m_ep_ready &= ~(1U << pos);
   17002:	6831      	ldr	r1, [r6, #0]
            p_state->transfer_cnt += transfer.size;
   17004:	9a03      	ldr	r2, [sp, #12]
    m_dma_pending = true;
   17006:	f888 3000 	strb.w	r3, [r8]
            p_state->transfer_cnt += transfer.size;
   1700a:	68ab      	ldr	r3, [r5, #8]
            m_ep_ready &= ~(1U << pos);
   1700c:	ea01 010b 	and.w	r1, r1, fp
            p_state->transfer_cnt += transfer.size;
   17010:	4413      	add	r3, r2
    if (NRF_USBD_EPIN_CHECK(ep))
   17012:	f1ba 0f00 	cmp.w	sl, #0
            m_ep_ready &= ~(1U << pos);
   17016:	6031      	str	r1, [r6, #0]
            p_state->transfer_cnt += transfer.size;
   17018:	60ab      	str	r3, [r5, #8]
            nrf_usbd_ep_easydma_set(NRF_USBD, ep, transfer.p_data.addr, (uint32_t)transfer.size);
   1701a:	f004 0008 	and.w	r0, r4, #8
   1701e:	9902      	ldr	r1, [sp, #8]
   17020:	4b34      	ldr	r3, [pc, #208]	; (170f4 <usbd_dmareq_process+0x170>)
            uint8_t epnr = NRF_USBD_EP_NR_GET(ep);
   17022:	f004 040f 	and.w	r4, r4, #15
    if (NRF_USBD_EPIN_CHECK(ep))
   17026:	da4f      	bge.n	170c8 <usbd_dmareq_process+0x144>
        if (NRF_USBD_EPISO_CHECK(ep))
   17028:	2800      	cmp	r0, #0
   1702a:	d045      	beq.n	170b8 <usbd_dmareq_process+0x134>
            p_reg->ISOIN.PTR    = ptr;
   1702c:	f8c3 16a0 	str.w	r1, [r3, #1696]	; 0x6a0
            p_reg->ISOIN.MAXCNT = maxcnt;
   17030:	f8c3 26a4 	str.w	r2, [r3, #1700]	; 0x6a4
    return (nrf_usbd_task_t)(
   17034:	2304      	movs	r3, #4
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)task)) = 1UL;
   17036:	eb03 0384 	add.w	r3, r3, r4, lsl #2
    return (volatile uint32_t*)(((uint8_t *)p_reg) + (uint32_t)offset);
   1703a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   1703e:	f503 331c 	add.w	r3, r3, #159744	; 0x27000
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)task)) = 1UL;
   17042:	2201      	movs	r2, #1
   17044:	601a      	str	r2, [r3, #0]
    (void)*(nrf_usbd_getRegPtr(p_reg, (uint32_t)task));
   17046:	681b      	ldr	r3, [r3, #0]
    return (NRF_USBD_EPIN_CHECK(ep) ? epin_endev : epout_endev)[NRF_USBD_EP_NR_GET(ep)];
   17048:	4a2b      	ldr	r2, [pc, #172]	; (170f8 <usbd_dmareq_process+0x174>)
   1704a:	4b2c      	ldr	r3, [pc, #176]	; (170fc <usbd_dmareq_process+0x178>)
    return (bool)*nrf_usbd_getRegPtr_c(p_reg, (uint32_t)event);
   1704c:	4929      	ldr	r1, [pc, #164]	; (170f4 <usbd_dmareq_process+0x170>)
   1704e:	ea13 032a 	ands.w	r3, r3, sl, asr #32
   17052:	bf38      	it	cc
   17054:	4613      	movcc	r3, r2
   17056:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
    return (volatile const uint32_t*)(((uint8_t *)p_reg) + (uint32_t)offset);
   1705a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   1705e:	f503 331c 	add.w	r3, r3, #159744	; 0x27000
    return (bool)*nrf_usbd_getRegPtr_c(p_reg, (uint32_t)event);
   17062:	681a      	ldr	r2, [r3, #0]
            while (!nrf_usbd_event_check(NRF_USBD, nrfx_usbd_ep_to_endevent(ep)) &&
   17064:	b91a      	cbnz	r2, 1706e <usbd_dmareq_process+0xea>
   17066:	f8d1 2100 	ldr.w	r2, [r1, #256]	; 0x100
   1706a:	2a00      	cmp	r2, #0
   1706c:	d0f9      	beq.n	17062 <usbd_dmareq_process+0xde>
}
   1706e:	b005      	add	sp, #20
   17070:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                const size_t rx_size = nrfx_usbd_epout_size_get(ep);
   17074:	4620      	mov	r0, r4
   17076:	f7ff ff71 	bl	16f5c <nrfx_usbd_epout_size_get>
                continue_transfer = p_state->handler.consumer(
   1707a:	89aa      	ldrh	r2, [r5, #12]
   1707c:	6869      	ldr	r1, [r5, #4]
   1707e:	f8d5 c000 	ldr.w	ip, [r5]
   17082:	4603      	mov	r3, r0
                const size_t rx_size = nrfx_usbd_epout_size_get(ep);
   17084:	4607      	mov	r7, r0
                continue_transfer = p_state->handler.consumer(
   17086:	a802      	add	r0, sp, #8
   17088:	47e0      	blx	ip
                if (transfer.p_data.rx == NULL)
   1708a:	9a02      	ldr	r2, [sp, #8]
   1708c:	2a00      	cmp	r2, #0
   1708e:	d0ae      	beq.n	16fee <usbd_dmareq_process+0x6a>
                else if (transfer.size < rx_size)
   17090:	9a03      	ldr	r2, [sp, #12]
   17092:	4297      	cmp	r7, r2
   17094:	d9ab      	bls.n	16fee <usbd_dmareq_process+0x6a>
                    p_state->status = NRFX_USBD_EP_OVERLOAD;
   17096:	2702      	movs	r7, #2
                    (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << pos)));
   17098:	4658      	mov	r0, fp
                    p_state->status = NRFX_USBD_EP_OVERLOAD;
   1709a:	73af      	strb	r7, [r5, #14]
                    (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << pos)));
   1709c:	f7ff fd0c 	bl	16ab8 <atomic_and.constprop.0.isra.0>
                    NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OVERLOAD);
   170a0:	2306      	movs	r3, #6
   170a2:	f88d 3004 	strb.w	r3, [sp, #4]
                    m_event_handler(&evt);
   170a6:	4b16      	ldr	r3, [pc, #88]	; (17100 <usbd_dmareq_process+0x17c>)
                    NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OVERLOAD);
   170a8:	f88d 4006 	strb.w	r4, [sp, #6]
                    m_event_handler(&evt);
   170ac:	681b      	ldr	r3, [r3, #0]
                    NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OVERLOAD);
   170ae:	f88d 7007 	strb.w	r7, [sp, #7]
                    m_event_handler(&evt);
   170b2:	a801      	add	r0, sp, #4
   170b4:	4798      	blx	r3
                    continue;
   170b6:	e771      	b.n	16f9c <usbd_dmareq_process+0x18>
            p_reg->EPIN[epnr].PTR    = ptr;
   170b8:	2014      	movs	r0, #20
   170ba:	fb00 3304 	mla	r3, r0, r4, r3
   170be:	f8c3 1600 	str.w	r1, [r3, #1536]	; 0x600
            p_reg->EPIN[epnr].MAXCNT = maxcnt;
   170c2:	f8c3 2604 	str.w	r2, [r3, #1540]	; 0x604
   170c6:	e7b5      	b.n	17034 <usbd_dmareq_process+0xb0>
        if (NRF_USBD_EPISO_CHECK(ep))
   170c8:	b128      	cbz	r0, 170d6 <usbd_dmareq_process+0x152>
            p_reg->ISOOUT.PTR    = ptr;
   170ca:	f8c3 17a0 	str.w	r1, [r3, #1952]	; 0x7a0
            p_reg->ISOOUT.MAXCNT = maxcnt;
   170ce:	f8c3 27a4 	str.w	r2, [r3, #1956]	; 0x7a4
    return (nrf_usbd_task_t)(
   170d2:	2328      	movs	r3, #40	; 0x28
   170d4:	e7af      	b.n	17036 <usbd_dmareq_process+0xb2>
            p_reg->EPOUT[epnr].PTR    = ptr;
   170d6:	2014      	movs	r0, #20
   170d8:	fb00 3304 	mla	r3, r0, r4, r3
   170dc:	f8c3 1700 	str.w	r1, [r3, #1792]	; 0x700
            p_reg->EPOUT[epnr].MAXCNT = maxcnt;
   170e0:	f8c3 2704 	str.w	r2, [r3, #1796]	; 0x704
   170e4:	e7f5      	b.n	170d2 <usbd_dmareq_process+0x14e>
   170e6:	bf00      	nop
   170e8:	20001a10 	.word	0x20001a10
   170ec:	200017c0 	.word	0x200017c0
   170f0:	20001830 	.word	0x20001830
   170f4:	40027000 	.word	0x40027000
   170f8:	0001db4e 	.word	0x0001db4e
   170fc:	0001db3c 	.word	0x0001db3c
   17100:	20001954 	.word	0x20001954

00017104 <ev_epdata_handler>:
{
   17104:	b538      	push	{r3, r4, r5, lr}
    return p_reg->EPDATASTATUS;
   17106:	4b0f      	ldr	r3, [pc, #60]	; (17144 <ev_epdata_handler+0x40>)
   17108:	f8d3 446c 	ldr.w	r4, [r3, #1132]	; 0x46c
    p_reg->EPDATASTATUS = flags;
   1710c:	f8c3 446c 	str.w	r4, [r3, #1132]	; 0x46c
        dataepstatus &= ~(1UL << bitpos);
   17110:	2501      	movs	r5, #1
    while (dataepstatus)
   17112:	b91c      	cbnz	r4, 1711c <ev_epdata_handler+0x18>
}
   17114:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
        usbd_dmareq_process();
   17118:	f7ff bf34 	b.w	16f84 <usbd_dmareq_process>
        uint8_t bitpos    = NRF_CTZ(dataepstatus);
   1711c:	fa94 f3a4 	rbit	r3, r4
   17120:	fab3 f383 	clz	r3, r3
    return (nrfx_usbd_ep_t)((bitpos >= NRFX_USBD_EPOUT_BITPOS_0) ?
   17124:	2b0f      	cmp	r3, #15
   17126:	bfc8      	it	gt
   17128:	f1a3 0010 	subgt.w	r0, r3, #16
        uint8_t bitpos    = NRF_CTZ(dataepstatus);
   1712c:	4619      	mov	r1, r3
    return (nrfx_usbd_ep_t)((bitpos >= NRFX_USBD_EPOUT_BITPOS_0) ?
   1712e:	bfd4      	ite	le
   17130:	f043 0080 	orrle.w	r0, r3, #128	; 0x80
   17134:	b2c0      	uxtbgt	r0, r0
        dataepstatus &= ~(1UL << bitpos);
   17136:	fa05 f303 	lsl.w	r3, r5, r3
   1713a:	ea24 0403 	bic.w	r4, r4, r3
        (void)(usbd_ep_data_handler(ep, bitpos));
   1713e:	f7ff fce1 	bl	16b04 <usbd_ep_data_handler>
   17142:	e7e6      	b.n	17112 <ev_epdata_handler+0xe>
   17144:	40027000 	.word	0x40027000

00017148 <nrf_usbd_epout_dma_handler>:
{
   17148:	b537      	push	{r0, r1, r2, r4, r5, lr}
   1714a:	4604      	mov	r4, r0
    usbd_dma_pending_clear();
   1714c:	f7ff fba4 	bl	16898 <usbd_dma_pending_clear>
    usbd_ep_state_t * p_state = ep_state_access(ep);
   17150:	4620      	mov	r0, r4
   17152:	f7ff fb93 	bl	1687c <ep_state_access>
    if (NRFX_USBD_EP_ABORTED == p_state->status)
   17156:	7b83      	ldrb	r3, [r0, #14]
   17158:	2b03      	cmp	r3, #3
   1715a:	d10d      	bne.n	17178 <nrf_usbd_epout_dma_handler+0x30>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
   1715c:	4620      	mov	r0, r4
   1715e:	f003 ff2d 	bl	1afbc <ep2bit>
   17162:	2301      	movs	r3, #1
   17164:	fa03 f000 	lsl.w	r0, r3, r0
   17168:	43c0      	mvns	r0, r0
   1716a:	f7ff fca5 	bl	16ab8 <atomic_and.constprop.0.isra.0>
}
   1716e:	b003      	add	sp, #12
   17170:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    usbd_dmareq_process();
   17174:	f7ff bf06 	b.w	16f84 <usbd_dmareq_process>
    else if (p_state->handler.consumer == NULL)
   17178:	6805      	ldr	r5, [r0, #0]
   1717a:	2d00      	cmp	r5, #0
   1717c:	d1f7      	bne.n	1716e <nrf_usbd_epout_dma_handler+0x26>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
   1717e:	4620      	mov	r0, r4
   17180:	f003 ff1c 	bl	1afbc <ep2bit>
   17184:	2301      	movs	r3, #1
   17186:	fa03 f000 	lsl.w	r0, r3, r0
   1718a:	43c0      	mvns	r0, r0
   1718c:	f7ff fc94 	bl	16ab8 <atomic_and.constprop.0.isra.0>
        NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
   17190:	2306      	movs	r3, #6
   17192:	f88d 3004 	strb.w	r3, [sp, #4]
        m_event_handler(&evt);
   17196:	4b04      	ldr	r3, [pc, #16]	; (171a8 <nrf_usbd_epout_dma_handler+0x60>)
        NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
   17198:	f88d 4006 	strb.w	r4, [sp, #6]
        m_event_handler(&evt);
   1719c:	681b      	ldr	r3, [r3, #0]
        NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
   1719e:	f88d 5007 	strb.w	r5, [sp, #7]
        m_event_handler(&evt);
   171a2:	a801      	add	r0, sp, #4
   171a4:	4798      	blx	r3
   171a6:	e7e2      	b.n	1716e <nrf_usbd_epout_dma_handler+0x26>
   171a8:	20001954 	.word	0x20001954

000171ac <nrfx_usbd_ep_stall>:
    p_reg->EPSTALL = (USBD_EPSTALL_STALL_Stall << USBD_EPSTALL_STALL_Pos) | ep;
   171ac:	4b02      	ldr	r3, [pc, #8]	; (171b8 <nrfx_usbd_ep_stall+0xc>)
   171ae:	f440 7080 	orr.w	r0, r0, #256	; 0x100
   171b2:	f8c3 0518 	str.w	r0, [r3, #1304]	; 0x518

void nrfx_usbd_ep_stall(nrfx_usbd_ep_t ep)
{
    NRFX_LOG_DEBUG("USB: EP %x stalled.", ep);
    nrf_usbd_ep_stall(NRF_USBD, ep_to_hal(ep));
}
   171b6:	4770      	bx	lr
   171b8:	40027000 	.word	0x40027000

000171bc <nrfx_usbd_ep_stall_check>:
    if (NRF_USBD_EPISO_CHECK(ep))
   171bc:	0702      	lsls	r2, r0, #28
   171be:	d413      	bmi.n	171e8 <nrfx_usbd_ep_stall_check+0x2c>
        return p_reg->HALTED.EPIN[epnr];
   171c0:	f000 030f 	and.w	r3, r0, #15
    if (NRF_USBD_EPIN_CHECK(ep))
   171c4:	f010 0f80 	tst.w	r0, #128	; 0x80
   171c8:	4a08      	ldr	r2, [pc, #32]	; (171ec <nrfx_usbd_ep_stall_check+0x30>)
        return p_reg->HALTED.EPOUT[epnr];
   171ca:	bf0b      	itete	eq
   171cc:	f503 7388 	addeq.w	r3, r3, #272	; 0x110
        return p_reg->HALTED.EPIN[epnr];
   171d0:	f503 7384 	addne.w	r3, r3, #264	; 0x108
        return p_reg->HALTED.EPOUT[epnr];
   171d4:	eb02 0383 	addeq.w	r3, r2, r3, lsl #2
        return p_reg->HALTED.EPIN[epnr];
   171d8:	f852 0023 	ldrne.w	r0, [r2, r3, lsl #2]
        return p_reg->HALTED.EPOUT[epnr];
   171dc:	bf08      	it	eq
   171de:	6858      	ldreq	r0, [r3, #4]
    return USBD_HALTED_EPOUT_GETSTATUS_Halted == nrf_usbd_halted_get(p_reg, ep);
   171e0:	1e43      	subs	r3, r0, #1
   171e2:	4258      	negs	r0, r3
   171e4:	4158      	adcs	r0, r3
   171e6:	4770      	bx	lr
        return false;
   171e8:	2000      	movs	r0, #0
}

bool nrfx_usbd_ep_stall_check(nrfx_usbd_ep_t ep)
{
    return nrf_usbd_ep_is_stall(NRF_USBD, ep_to_hal(ep));
}
   171ea:	4770      	bx	lr
   171ec:	40027000 	.word	0x40027000

000171f0 <nrfx_usbd_ep_dtoggle_clear>:
    p_reg->DTOGGLE = ep | (NRF_USBD_DTOGGLE_NOP << USBD_DTOGGLE_VALUE_Pos);
   171f0:	4b04      	ldr	r3, [pc, #16]	; (17204 <nrfx_usbd_ep_dtoggle_clear+0x14>)
   171f2:	f8c3 050c 	str.w	r0, [r3, #1292]	; 0x50c
    p_reg->DTOGGLE = ep | (op << USBD_DTOGGLE_VALUE_Pos);
   171f6:	f440 7080 	orr.w	r0, r0, #256	; 0x100
   171fa:	f8c3 050c 	str.w	r0, [r3, #1292]	; 0x50c
    (void) p_reg->DTOGGLE;
   171fe:	f8d3 350c 	ldr.w	r3, [r3, #1292]	; 0x50c

void nrfx_usbd_ep_dtoggle_clear(nrfx_usbd_ep_t ep)
{
    nrf_usbd_dtoggle_set(NRF_USBD, ep, NRF_USBD_DTOGGLE_DATA0);
}
   17202:	4770      	bx	lr
   17204:	40027000 	.word	0x40027000

00017208 <nrfx_usbd_setup_get>:

void nrfx_usbd_setup_get(nrfx_usbd_setup_t * p_setup)
{
   17208:	b510      	push	{r4, lr}
    memset(p_setup, 0, sizeof(nrfx_usbd_setup_t));
   1720a:	2208      	movs	r2, #8
   1720c:	2100      	movs	r1, #0
{
   1720e:	4604      	mov	r4, r0
    memset(p_setup, 0, sizeof(nrfx_usbd_setup_t));
   17210:	f002 ff08 	bl	1a024 <memset>
    return (uint8_t)(p_reg->BMREQUESTTYPE);
   17214:	4b0e      	ldr	r3, [pc, #56]	; (17250 <nrfx_usbd_setup_get+0x48>)
   17216:	f8d3 2480 	ldr.w	r2, [r3, #1152]	; 0x480
   1721a:	7022      	strb	r2, [r4, #0]
    return (uint8_t)(p_reg->BREQUEST);
   1721c:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
   17220:	7062      	strb	r2, [r4, #1]
    const uint16_t val = p_reg->WVALUEL;
   17222:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
    return (uint16_t)(val | ((p_reg->WVALUEH) << 8));
   17226:	f8d3 148c 	ldr.w	r1, [r3, #1164]	; 0x48c
   1722a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    p_setup->bmRequestType = nrf_usbd_setup_bmrequesttype_get(NRF_USBD);
    p_setup->bRequest      = nrf_usbd_setup_brequest_get(NRF_USBD);
    p_setup->wValue        = nrf_usbd_setup_wvalue_get(NRF_USBD);
   1722e:	8062      	strh	r2, [r4, #2]
    const uint16_t val = p_reg->WINDEXL;
   17230:	f8d3 2490 	ldr.w	r2, [r3, #1168]	; 0x490
    return (uint16_t)(val | ((p_reg->WINDEXH) << 8));
   17234:	f8d3 1494 	ldr.w	r1, [r3, #1172]	; 0x494
   17238:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    p_setup->wIndex        = nrf_usbd_setup_windex_get(NRF_USBD);
   1723c:	80a2      	strh	r2, [r4, #4]
    const uint16_t val = p_reg->WLENGTHL;
   1723e:	f8d3 2498 	ldr.w	r2, [r3, #1176]	; 0x498
    return (uint16_t)(val | ((p_reg->WLENGTHH) << 8));
   17242:	f8d3 349c 	ldr.w	r3, [r3, #1180]	; 0x49c
   17246:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
    p_setup->wLength       = nrf_usbd_setup_wlength_get(NRF_USBD);
   1724a:	80e3      	strh	r3, [r4, #6]
}
   1724c:	bd10      	pop	{r4, pc}
   1724e:	bf00      	nop
   17250:	40027000 	.word	0x40027000

00017254 <nrfx_usbd_setup_data_clear>:
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)task)) = 1UL;
   17254:	4b02      	ldr	r3, [pc, #8]	; (17260 <nrfx_usbd_setup_data_clear+0xc>)
   17256:	2201      	movs	r2, #1
   17258:	64da      	str	r2, [r3, #76]	; 0x4c
    (void)*(nrf_usbd_getRegPtr(p_reg, (uint32_t)task));
   1725a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c

void nrfx_usbd_setup_data_clear(void)
{
    nrf_usbd_task_trigger(NRF_USBD, NRF_USBD_TASK_EP0RCVOUT);
}
   1725c:	4770      	bx	lr
   1725e:	bf00      	nop
   17260:	40027000 	.word	0x40027000

00017264 <ev_dma_epout0_handler>:
static void ev_dma_epout0_handler(void) { nrf_usbd_ep0out_dma_handler(); }
   17264:	b513      	push	{r0, r1, r4, lr}
    usbd_dma_pending_clear();
   17266:	f7ff fb17 	bl	16898 <usbd_dma_pending_clear>
    if (NRFX_USBD_EP_ABORTED == p_state->status)
   1726a:	4b10      	ldr	r3, [pc, #64]	; (172ac <ev_dma_epout0_handler+0x48>)
   1726c:	7b9a      	ldrb	r2, [r3, #14]
   1726e:	2a03      	cmp	r2, #3
   17270:	d106      	bne.n	17280 <ev_dma_epout0_handler+0x1c>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
   17272:	f46f 3080 	mvn.w	r0, #65536	; 0x10000
static void ev_dma_epout0_handler(void) { nrf_usbd_ep0out_dma_handler(); }
   17276:	b002      	add	sp, #8
   17278:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
   1727c:	f7ff bc1c 	b.w	16ab8 <atomic_and.constprop.0.isra.0>
    else if (p_state->handler.consumer == NULL)
   17280:	681c      	ldr	r4, [r3, #0]
   17282:	b974      	cbnz	r4, 172a2 <ev_dma_epout0_handler+0x3e>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
   17284:	f46f 3080 	mvn.w	r0, #65536	; 0x10000
   17288:	f7ff fc16 	bl	16ab8 <atomic_and.constprop.0.isra.0>
        NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
   1728c:	2306      	movs	r3, #6
   1728e:	f88d 3004 	strb.w	r3, [sp, #4]
        m_event_handler(&evt);
   17292:	4b07      	ldr	r3, [pc, #28]	; (172b0 <ev_dma_epout0_handler+0x4c>)
        NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_OK);
   17294:	f8ad 4006 	strh.w	r4, [sp, #6]
        m_event_handler(&evt);
   17298:	681b      	ldr	r3, [r3, #0]
   1729a:	a801      	add	r0, sp, #4
   1729c:	4798      	blx	r3
static void ev_dma_epout0_handler(void) { nrf_usbd_ep0out_dma_handler(); }
   1729e:	b002      	add	sp, #8
   172a0:	bd10      	pop	{r4, pc}
   172a2:	b002      	add	sp, #8
   172a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        nrfx_usbd_setup_data_clear();
   172a8:	f7ff bfd4 	b.w	17254 <nrfx_usbd_setup_data_clear>
   172ac:	20001834 	.word	0x20001834
   172b0:	20001954 	.word	0x20001954

000172b4 <nrfx_usbd_setup_clear>:
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)task)) = 1UL;
   172b4:	4b02      	ldr	r3, [pc, #8]	; (172c0 <nrfx_usbd_setup_clear+0xc>)
   172b6:	2201      	movs	r2, #1
   172b8:	651a      	str	r2, [r3, #80]	; 0x50
    (void)*(nrf_usbd_getRegPtr(p_reg, (uint32_t)task));
   172ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50

void nrfx_usbd_setup_clear(void)
{
    NRFX_LOG_DEBUG(">> ep0status >>");
    nrf_usbd_task_trigger(NRF_USBD, NRF_USBD_TASK_EP0STATUS);
}
   172bc:	4770      	bx	lr
   172be:	bf00      	nop
   172c0:	40027000 	.word	0x40027000

000172c4 <nrfx_usbd_setup_stall>:
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)task)) = 1UL;
   172c4:	4b02      	ldr	r3, [pc, #8]	; (172d0 <nrfx_usbd_setup_stall+0xc>)
   172c6:	2201      	movs	r2, #1
   172c8:	655a      	str	r2, [r3, #84]	; 0x54
    (void)*(nrf_usbd_getRegPtr(p_reg, (uint32_t)task));
   172ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54

void nrfx_usbd_setup_stall(void)
{
    NRFX_LOG_DEBUG("Setup stalled.");
    nrf_usbd_task_trigger(NRF_USBD, NRF_USBD_TASK_EP0STALL);
}
   172cc:	4770      	bx	lr
   172ce:	bf00      	nop
   172d0:	40027000 	.word	0x40027000

000172d4 <nrfx_usbd_last_setup_dir_get>:

nrfx_usbd_ep_t nrfx_usbd_last_setup_dir_get(void)
{
    return m_last_setup_dir;
}
   172d4:	4b01      	ldr	r3, [pc, #4]	; (172dc <nrfx_usbd_last_setup_dir_get+0x8>)
   172d6:	7818      	ldrb	r0, [r3, #0]
   172d8:	4770      	bx	lr
   172da:	bf00      	nop
   172dc:	20001a12 	.word	0x20001a12

000172e0 <nrfx_usbd_transfer_out_drop>:

void nrfx_usbd_transfer_out_drop(nrfx_usbd_ep_t ep)
{
   172e0:	b510      	push	{r4, lr}
   172e2:	4602      	mov	r2, r0
	__asm__ volatile(
   172e4:	f04f 0320 	mov.w	r3, #32
   172e8:	f3ef 8411 	mrs	r4, BASEPRI
   172ec:	f383 8812 	msr	BASEPRI_MAX, r3
   172f0:	f3bf 8f6f 	isb	sy
    NRFX_ASSERT(NRF_USBD_EPOUT_CHECK(ep));

    NRFX_CRITICAL_SECTION_ENTER();
    m_ep_ready &= ~(1U << ep2bit(ep));
   172f4:	f003 fe62 	bl	1afbc <ep2bit>
   172f8:	490d      	ldr	r1, [pc, #52]	; (17330 <nrfx_usbd_transfer_out_drop+0x50>)
   172fa:	2301      	movs	r3, #1
   172fc:	fa03 f000 	lsl.w	r0, r3, r0
   17300:	680b      	ldr	r3, [r1, #0]
   17302:	ea23 0300 	bic.w	r3, r3, r0
   17306:	600b      	str	r3, [r1, #0]
    if (!NRF_USBD_EPISO_CHECK(ep))
   17308:	f012 0108 	ands.w	r1, r2, #8
   1730c:	d10a      	bne.n	17324 <nrfx_usbd_transfer_out_drop+0x44>
    p_reg->SIZE.EPOUT[NRF_USBD_EP_NR_GET(ep)] = 0;
   1730e:	f002 030f 	and.w	r3, r2, #15
   17312:	009b      	lsls	r3, r3, #2
   17314:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   17318:	f503 331c 	add.w	r3, r3, #159744	; 0x27000
   1731c:	f8c3 14a0 	str.w	r1, [r3, #1184]	; 0x4a0
    (void) p_reg->SIZE.EPOUT[NRF_USBD_EP_NR_GET(ep)];
   17320:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
	__asm__ volatile(
   17324:	f384 8811 	msr	BASEPRI, r4
   17328:	f3bf 8f6f 	isb	sy
    {
        nrf_usbd_epout_clear(NRF_USBD, ep);
    }
    NRFX_CRITICAL_SECTION_EXIT();
}
   1732c:	bd10      	pop	{r4, pc}
   1732e:	bf00      	nop
   17330:	20001830 	.word	0x20001830

00017334 <usbd_ep_abort>:
{
   17334:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   17336:	4601      	mov	r1, r0
	__asm__ volatile(
   17338:	f04f 0320 	mov.w	r3, #32
   1733c:	f3ef 8511 	mrs	r5, BASEPRI
   17340:	f383 8812 	msr	BASEPRI_MAX, r3
   17344:	f3bf 8f6f 	isb	sy
    usbd_ep_state_t * p_state = ep_state_access(ep);
   17348:	f7ff fa98 	bl	1687c <ep_state_access>
   1734c:	4606      	mov	r6, r0
        if ((~m_ep_dma_waiting) & (1U << ep2bit(ep)))
   1734e:	4608      	mov	r0, r1
   17350:	f003 fe34 	bl	1afbc <ep2bit>
   17354:	2201      	movs	r2, #1
    if (NRF_USBD_EPOUT_CHECK(ep))
   17356:	f011 0f80 	tst.w	r1, #128	; 0x80
        if ((~m_ep_dma_waiting) & (1U << ep2bit(ep)))
   1735a:	fa02 f200 	lsl.w	r2, r2, r0
   1735e:	482e      	ldr	r0, [pc, #184]	; (17418 <usbd_ep_abort+0xe4>)
    if (NRF_USBD_EPOUT_CHECK(ep))
   17360:	d118      	bne.n	17394 <usbd_ep_abort+0x60>
        if ((~m_ep_dma_waiting) & (1U << ep2bit(ep)))
   17362:	6803      	ldr	r3, [r0, #0]
   17364:	ea32 0403 	bics.w	r4, r2, r3
   17368:	d00a      	beq.n	17380 <usbd_ep_abort+0x4c>
            nrfx_usbd_transfer_out_drop(ep);
   1736a:	4608      	mov	r0, r1
   1736c:	f7ff ffb8 	bl	172e0 <nrfx_usbd_transfer_out_drop>
        p_state->status = NRFX_USBD_EP_ABORTED;
   17370:	2303      	movs	r3, #3
   17372:	73b3      	strb	r3, [r6, #14]
	__asm__ volatile(
   17374:	f385 8811 	msr	BASEPRI, r5
   17378:	f3bf 8f6f 	isb	sy
}
   1737c:	b003      	add	sp, #12
   1737e:	bdf0      	pop	{r4, r5, r6, r7, pc}
            m_ep_dma_waiting &= ~(1U << ep2bit(ep));
   17380:	ea23 0302 	bic.w	r3, r3, r2
            p_state->handler.consumer = NULL;
   17384:	6034      	str	r4, [r6, #0]
            m_ep_dma_waiting &= ~(1U << ep2bit(ep));
   17386:	6003      	str	r3, [r0, #0]
            m_ep_ready &= ~(1U << ep2bit(ep));
   17388:	4b24      	ldr	r3, [pc, #144]	; (1741c <usbd_ep_abort+0xe8>)
   1738a:	6818      	ldr	r0, [r3, #0]
   1738c:	ea20 0002 	bic.w	r0, r0, r2
   17390:	6018      	str	r0, [r3, #0]
   17392:	e7ed      	b.n	17370 <usbd_ep_abort+0x3c>
        if(!NRF_USBD_EPISO_CHECK(ep))
   17394:	070b      	lsls	r3, r1, #28
   17396:	d415      	bmi.n	173c4 <usbd_ep_abort+0x90>
            if(ep != NRFX_USBD_EPIN0)
   17398:	2980      	cmp	r1, #128	; 0x80
   1739a:	4b21      	ldr	r3, [pc, #132]	; (17420 <usbd_ep_abort+0xec>)
   1739c:	d02f      	beq.n	173fe <usbd_ep_abort+0xca>
                *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x800)) = 0x7B6 + (2u * (NRF_USBD_EP_NR_GET(ep) - 1));
   1739e:	f001 040f 	and.w	r4, r1, #15
   173a2:	f204 34da 	addw	r4, r4, #986	; 0x3da
   173a6:	0064      	lsls	r4, r4, #1
   173a8:	f8c3 4800 	str.w	r4, [r3, #2048]	; 0x800
                uint8_t temp = *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804));
   173ac:	f8d3 4804 	ldr.w	r4, [r3, #2052]	; 0x804
                *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804)) |= temp;
   173b0:	f8d3 7804 	ldr.w	r7, [r3, #2052]	; 0x804
                uint8_t temp = *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804));
   173b4:	b2e4      	uxtb	r4, r4
                *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804)) |= temp;
   173b6:	f044 0402 	orr.w	r4, r4, #2
                *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804)) |= temp;
   173ba:	433c      	orrs	r4, r7
   173bc:	f8c3 4804 	str.w	r4, [r3, #2052]	; 0x804
                (void)(*((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804)));
   173c0:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
        if ((m_ep_dma_waiting | (~m_ep_ready)) & (1U << ep2bit(ep)))
   173c4:	4f15      	ldr	r7, [pc, #84]	; (1741c <usbd_ep_abort+0xe8>)
   173c6:	6804      	ldr	r4, [r0, #0]
   173c8:	683b      	ldr	r3, [r7, #0]
   173ca:	ea64 0c03 	orn	ip, r4, r3
   173ce:	ea1c 0f02 	tst.w	ip, r2
   173d2:	d0cf      	beq.n	17374 <usbd_ep_abort+0x40>
            m_ep_ready       |=   1U << ep2bit(ep) ;
   173d4:	4313      	orrs	r3, r2
            m_ep_dma_waiting &= ~(1U << ep2bit(ep));
   173d6:	ea24 0402 	bic.w	r4, r4, r2
            m_ep_ready       |=   1U << ep2bit(ep) ;
   173da:	603b      	str	r3, [r7, #0]
            p_state->handler.feeder = NULL;
   173dc:	2300      	movs	r3, #0
            m_ep_dma_waiting &= ~(1U << ep2bit(ep));
   173de:	6004      	str	r4, [r0, #0]
            p_state->handler.feeder = NULL;
   173e0:	6033      	str	r3, [r6, #0]
            p_state->status = NRFX_USBD_EP_ABORTED;
   173e2:	2303      	movs	r3, #3
   173e4:	73b3      	strb	r3, [r6, #14]
            NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_ABORTED);
   173e6:	f88d 3007 	strb.w	r3, [sp, #7]
            m_event_handler(&evt);
   173ea:	4b0e      	ldr	r3, [pc, #56]	; (17424 <usbd_ep_abort+0xf0>)
            NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_ABORTED);
   173ec:	f88d 1006 	strb.w	r1, [sp, #6]
   173f0:	2206      	movs	r2, #6
            m_event_handler(&evt);
   173f2:	681b      	ldr	r3, [r3, #0]
            NRFX_USBD_EP_TRANSFER_EVENT(evt, ep, NRFX_USBD_EP_ABORTED);
   173f4:	f88d 2004 	strb.w	r2, [sp, #4]
            m_event_handler(&evt);
   173f8:	a801      	add	r0, sp, #4
   173fa:	4798      	blx	r3
   173fc:	e7ba      	b.n	17374 <usbd_ep_abort+0x40>
                *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x800)) = 0x7B4;
   173fe:	f240 74b4 	movw	r4, #1972	; 0x7b4
   17402:	f8c3 4800 	str.w	r4, [r3, #2048]	; 0x800
                uint8_t temp = *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804));
   17406:	f8d3 4804 	ldr.w	r4, [r3, #2052]	; 0x804
                *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804)) |= temp;
   1740a:	f8d3 7804 	ldr.w	r7, [r3, #2052]	; 0x804
                uint8_t temp = *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804));
   1740e:	b2e4      	uxtb	r4, r4
                *((volatile uint32_t *)((uint32_t)(NRF_USBD) + 0x804)) |= temp;
   17410:	f044 0404 	orr.w	r4, r4, #4
   17414:	e7d1      	b.n	173ba <usbd_ep_abort+0x86>
   17416:	bf00      	nop
   17418:	200017c0 	.word	0x200017c0
   1741c:	20001830 	.word	0x20001830
   17420:	40027000 	.word	0x40027000
   17424:	20001954 	.word	0x20001954

00017428 <ev_setup_handler>:
{
   17428:	b573      	push	{r0, r1, r4, r5, r6, lr}
    return (uint8_t)(p_reg->BMREQUESTTYPE);
   1742a:	4b17      	ldr	r3, [pc, #92]	; (17488 <ev_setup_handler+0x60>)
    if ((m_ep_dma_waiting | ((~m_ep_ready) & NRFX_USBD_EPIN_BIT_MASK))
   1742c:	4c17      	ldr	r4, [pc, #92]	; (1748c <ev_setup_handler+0x64>)
   1742e:	f8d3 5480 	ldr.w	r5, [r3, #1152]	; 0x480
   17432:	6823      	ldr	r3, [r4, #0]
        & (1U <<ep2bit(m_last_setup_dir)))
   17434:	4e16      	ldr	r6, [pc, #88]	; (17490 <ev_setup_handler+0x68>)
    if ((m_ep_dma_waiting | ((~m_ep_ready) & NRFX_USBD_EPIN_BIT_MASK))
   17436:	43da      	mvns	r2, r3
   17438:	4b16      	ldr	r3, [pc, #88]	; (17494 <ev_setup_handler+0x6c>)
        & (1U <<ep2bit(m_last_setup_dir)))
   1743a:	7831      	ldrb	r1, [r6, #0]
    if ((m_ep_dma_waiting | ((~m_ep_ready) & NRFX_USBD_EPIN_BIT_MASK))
   1743c:	681b      	ldr	r3, [r3, #0]
   1743e:	b292      	uxth	r2, r2
        & (1U <<ep2bit(m_last_setup_dir)))
   17440:	4608      	mov	r0, r1
    if ((m_ep_dma_waiting | ((~m_ep_ready) & NRFX_USBD_EPIN_BIT_MASK))
   17442:	431a      	orrs	r2, r3
        & (1U <<ep2bit(m_last_setup_dir)))
   17444:	f003 fdba 	bl	1afbc <ep2bit>
   17448:	2301      	movs	r3, #1
   1744a:	4083      	lsls	r3, r0
    if ((m_ep_dma_waiting | ((~m_ep_ready) & NRFX_USBD_EPIN_BIT_MASK))
   1744c:	4213      	tst	r3, r2
   1744e:	d002      	beq.n	17456 <ev_setup_handler+0x2e>
        usbd_ep_abort(m_last_setup_dir);
   17450:	4608      	mov	r0, r1
   17452:	f7ff ff6f 	bl	17334 <usbd_ep_abort>
        NRFX_USBD_EPOUT0 : NRFX_USBD_EPIN0;
   17456:	f005 0580 	and.w	r5, r5, #128	; 0x80
    (void)(NRFX_ATOMIC_FETCH_AND(
   1745a:	f06f 1001 	mvn.w	r0, #65537	; 0x10001
    m_last_setup_dir =
   1745e:	7035      	strb	r5, [r6, #0]
    (void)(NRFX_ATOMIC_FETCH_AND(
   17460:	f7ff fb2a 	bl	16ab8 <atomic_and.constprop.0.isra.0>
    m_ep_ready |= 1U << ep2bit(NRFX_USBD_EPIN0);
   17464:	6823      	ldr	r3, [r4, #0]
   17466:	f043 0301 	orr.w	r3, r3, #1
   1746a:	6023      	str	r3, [r4, #0]
    const nrfx_usbd_evt_t evt = {
   1746c:	2300      	movs	r3, #0
   1746e:	f8ad 3005 	strh.w	r3, [sp, #5]
   17472:	f88d 3007 	strb.w	r3, [sp, #7]
   17476:	2305      	movs	r3, #5
   17478:	f88d 3004 	strb.w	r3, [sp, #4]
    m_event_handler(&evt);
   1747c:	4b06      	ldr	r3, [pc, #24]	; (17498 <ev_setup_handler+0x70>)
   1747e:	a801      	add	r0, sp, #4
   17480:	681b      	ldr	r3, [r3, #0]
   17482:	4798      	blx	r3
}
   17484:	b002      	add	sp, #8
   17486:	bd70      	pop	{r4, r5, r6, pc}
   17488:	40027000 	.word	0x40027000
   1748c:	20001830 	.word	0x20001830
   17490:	20001a12 	.word	0x20001a12
   17494:	200017c0 	.word	0x200017c0
   17498:	20001954 	.word	0x20001954

0001749c <nrfx_usbd_irq_handler>:
    return p_reg->INTENSET;
   1749c:	4b1b      	ldr	r3, [pc, #108]	; (1750c <nrfx_usbd_irq_handler+0x70>)
   1749e:	f8d3 0304 	ldr.w	r0, [r3, #772]	; 0x304
    uint32_t active = 0;
   174a2:	2300      	movs	r3, #0
{
   174a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
            active |= 1UL << event_nr;
   174a8:	2401      	movs	r4, #1
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)event)) = 0UL;
   174aa:	461d      	mov	r5, r3
    while (to_process)
   174ac:	b970      	cbnz	r0, 174cc <nrfx_usbd_irq_handler+0x30>
        m_isr[event_nr]();
   174ae:	4f18      	ldr	r7, [pc, #96]	; (17510 <nrfx_usbd_irq_handler+0x74>)
    bool setup_active = 0 != (active & NRF_USBD_INT_EP0SETUP_MASK);
   174b0:	f403 0600 	and.w	r6, r3, #8388608	; 0x800000
    active &= ~NRF_USBD_INT_EP0SETUP_MASK;
   174b4:	f423 0400 	bic.w	r4, r3, #8388608	; 0x800000
        active &= ~(1UL << event_nr);
   174b8:	f04f 0801 	mov.w	r8, #1
    while (active)
   174bc:	b9bc      	cbnz	r4, 174ee <nrfx_usbd_irq_handler+0x52>
    usbd_dmareq_process();
   174be:	f7ff fd61 	bl	16f84 <usbd_dmareq_process>
    if (setup_active)
   174c2:	b306      	cbz	r6, 17506 <nrfx_usbd_irq_handler+0x6a>
}
   174c4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        m_isr[USBD_INTEN_EP0SETUP_Pos]();
   174c8:	f7ff bfae 	b.w	17428 <ev_setup_handler>
        uint8_t event_nr = NRF_CTZ(to_process);
   174cc:	fa90 f2a0 	rbit	r2, r0
   174d0:	fab2 f282 	clz	r2, r2
    return (volatile const uint32_t*)(((uint8_t *)p_reg) + (uint32_t)offset);
   174d4:	490f      	ldr	r1, [pc, #60]	; (17514 <nrfx_usbd_irq_handler+0x78>)
}

NRF_STATIC_INLINE uint32_t nrfx_bitpos_to_event(uint32_t bit)
{
    static const uint32_t event_reg_offset = 0x100u;
    return event_reg_offset + (bit * sizeof(uint32_t));
   174d6:	0096      	lsls	r6, r2, #2
   174d8:	4431      	add	r1, r6
            active |= 1UL << event_nr;
   174da:	fa04 f202 	lsl.w	r2, r4, r2
    return (bool)*nrf_usbd_getRegPtr_c(p_reg, (uint32_t)event);
   174de:	680e      	ldr	r6, [r1, #0]
    if (ret)
   174e0:	b116      	cbz	r6, 174e8 <nrfx_usbd_irq_handler+0x4c>
    *(nrf_usbd_getRegPtr(p_reg, (uint32_t)event)) = 0UL;
   174e2:	600d      	str	r5, [r1, #0]
    (void)*(nrf_usbd_getRegPtr(p_reg, (uint32_t)event));
   174e4:	6809      	ldr	r1, [r1, #0]
   174e6:	4313      	orrs	r3, r2
        to_process &= ~(1UL << event_nr);
   174e8:	ea20 0002 	bic.w	r0, r0, r2
   174ec:	e7de      	b.n	174ac <nrfx_usbd_irq_handler+0x10>
        uint8_t event_nr = NRF_CTZ(active);
   174ee:	fa94 f5a4 	rbit	r5, r4
   174f2:	fab5 f585 	clz	r5, r5
        m_isr[event_nr]();
   174f6:	f857 3025 	ldr.w	r3, [r7, r5, lsl #2]
        active &= ~(1UL << event_nr);
   174fa:	fa08 f505 	lsl.w	r5, r8, r5
        m_isr[event_nr]();
   174fe:	4798      	blx	r3
        active &= ~(1UL << event_nr);
   17500:	ea24 0405 	bic.w	r4, r4, r5
   17504:	e7da      	b.n	174bc <nrfx_usbd_irq_handler+0x20>
}
   17506:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1750a:	bf00      	nop
   1750c:	40027000 	.word	0x40027000
   17510:	0001dac0 	.word	0x0001dac0
   17514:	40027100 	.word	0x40027100

00017518 <usbd_ep_abort_all>:
{
   17518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint32_t ep_waiting = m_ep_dma_waiting | (m_ep_ready & NRFX_USBD_EPOUT_BIT_MASK);
   1751a:	4e11      	ldr	r6, [pc, #68]	; (17560 <usbd_ep_abort_all+0x48>)
   1751c:	4b11      	ldr	r3, [pc, #68]	; (17564 <usbd_ep_abort_all+0x4c>)
   1751e:	6834      	ldr	r4, [r6, #0]
   17520:	681b      	ldr	r3, [r3, #0]
   17522:	0c24      	lsrs	r4, r4, #16
   17524:	0424      	lsls	r4, r4, #16
   17526:	431c      	orrs	r4, r3
        ep_waiting &= ~(1U << bitpos);
   17528:	2701      	movs	r7, #1
    while (0 != ep_waiting)
   1752a:	b91c      	cbnz	r4, 17534 <usbd_ep_abort_all+0x1c>
    m_ep_ready = (((1U << NRF_USBD_EPIN_CNT) - 1U) << NRFX_USBD_EPIN_BITPOS_0);
   1752c:	f240 13ff 	movw	r3, #511	; 0x1ff
   17530:	6033      	str	r3, [r6, #0]
}
   17532:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        uint8_t bitpos = NRF_CTZ(ep_waiting);
   17534:	fa94 f5a4 	rbit	r5, r4
   17538:	fab5 f585 	clz	r5, r5
    return (nrfx_usbd_ep_t)((bitpos >= NRFX_USBD_EPOUT_BITPOS_0) ?
   1753c:	2d0f      	cmp	r5, #15
        uint8_t bitpos = NRF_CTZ(ep_waiting);
   1753e:	4628      	mov	r0, r5
    return (nrfx_usbd_ep_t)((bitpos >= NRFX_USBD_EPOUT_BITPOS_0) ?
   17540:	bfc6      	itte	gt
   17542:	f1a5 0010 	subgt.w	r0, r5, #16
   17546:	b2c0      	uxtbgt	r0, r0
   17548:	f040 0080 	orrle.w	r0, r0, #128	; 0x80
        if (!NRF_USBD_EPISO_CHECK(bit2ep(bitpos)))
   1754c:	0703      	lsls	r3, r0, #28
   1754e:	d401      	bmi.n	17554 <usbd_ep_abort_all+0x3c>
            usbd_ep_abort(bit2ep(bitpos));
   17550:	f7ff fef0 	bl	17334 <usbd_ep_abort>
        ep_waiting &= ~(1U << bitpos);
   17554:	fa07 f505 	lsl.w	r5, r7, r5
   17558:	ea24 0405 	bic.w	r4, r4, r5
   1755c:	e7e5      	b.n	1752a <usbd_ep_abort_all+0x12>
   1755e:	bf00      	nop
   17560:	20001830 	.word	0x20001830
   17564:	200017c0 	.word	0x200017c0

00017568 <nrfx_usbd_stop>:
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   17568:	4b0c      	ldr	r3, [pc, #48]	; (1759c <nrfx_usbd_stop+0x34>)
   1756a:	2280      	movs	r2, #128	; 0x80
{
   1756c:	b510      	push	{r4, lr}
    if (NRFX_IRQ_IS_ENABLED(USBD_IRQn))
   1756e:	2027      	movs	r0, #39	; 0x27
   17570:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
   17574:	f7fb fadc 	bl	12b30 <arch_irq_is_enabled>
   17578:	b170      	cbz	r0, 17598 <nrfx_usbd_stop+0x30>
    p_reg->USBPULLUP = USBD_USBPULLUP_CONNECT_Disabled << USBD_USBPULLUP_CONNECT_Pos;
   1757a:	4c09      	ldr	r4, [pc, #36]	; (175a0 <nrfx_usbd_stop+0x38>)
        usbd_ep_abort_all();
   1757c:	f7ff ffcc 	bl	17518 <usbd_ep_abort_all>
   17580:	2300      	movs	r3, #0
   17582:	f8c4 3504 	str.w	r3, [r4, #1284]	; 0x504
        NRFX_IRQ_DISABLE(USBD_IRQn);
   17586:	2027      	movs	r0, #39	; 0x27
    (void) p_reg->USBPULLUP;
   17588:	f8d4 3504 	ldr.w	r3, [r4, #1284]	; 0x504
   1758c:	f7fb fabc 	bl	12b08 <arch_irq_disable>
    p_reg->INTENCLR = mask;
   17590:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   17594:	f8c4 3308 	str.w	r3, [r4, #776]	; 0x308
}
   17598:	bd10      	pop	{r4, pc}
   1759a:	bf00      	nop
   1759c:	e000e100 	.word	0xe000e100
   175a0:	40027000 	.word	0x40027000

000175a4 <nrfx_usbd_disable>:
{
   175a4:	b508      	push	{r3, lr}
    nrfx_usbd_stop();
   175a6:	f7ff ffdf 	bl	17568 <nrfx_usbd_stop>
    return p_reg->INTENSET;
   175aa:	4b08      	ldr	r3, [pc, #32]	; (175cc <nrfx_usbd_disable+0x28>)
   175ac:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
    p_reg->INTENCLR = mask;
   175b0:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    p_reg->ENABLE = USBD_ENABLE_ENABLE_Disabled << USBD_ENABLE_ENABLE_Pos;
   175b4:	2200      	movs	r2, #0
   175b6:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    (void) p_reg->ENABLE;
   175ba:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
    usbd_dma_pending_clear();
   175be:	f7ff f96b 	bl	16898 <usbd_dma_pending_clear>
    m_drv_state = NRFX_DRV_STATE_INITIALIZED;
   175c2:	4b03      	ldr	r3, [pc, #12]	; (175d0 <nrfx_usbd_disable+0x2c>)
   175c4:	2201      	movs	r2, #1
   175c6:	701a      	strb	r2, [r3, #0]
}
   175c8:	bd08      	pop	{r3, pc}
   175ca:	bf00      	nop
   175cc:	40027000 	.word	0x40027000
   175d0:	20001a11 	.word	0x20001a11

000175d4 <nrfx_usbd_suspend>:
{
   175d4:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
   175d6:	f04f 0320 	mov.w	r3, #32
   175da:	f3ef 8511 	mrs	r5, BASEPRI
   175de:	f383 8812 	msr	BASEPRI_MAX, r3
   175e2:	f3bf 8f6f 	isb	sy
    if (m_bus_suspend)
   175e6:	4b11      	ldr	r3, [pc, #68]	; (1762c <nrfx_usbd_suspend+0x58>)
   175e8:	781b      	ldrb	r3, [r3, #0]
   175ea:	f003 04ff 	and.w	r4, r3, #255	; 0xff
   175ee:	b933      	cbnz	r3, 175fe <nrfx_usbd_suspend+0x2a>
    bool suspended = false;
   175f0:	2400      	movs	r4, #0
	__asm__ volatile(
   175f2:	f385 8811 	msr	BASEPRI, r5
   175f6:	f3bf 8f6f 	isb	sy
}
   175fa:	4620      	mov	r0, r4
   175fc:	bd38      	pop	{r3, r4, r5, pc}
        usbd_ep_abort_all();
   175fe:	f7ff ff8b 	bl	17518 <usbd_ep_abort_all>
    return p_reg->EVENTCAUSE;
   17602:	4b0b      	ldr	r3, [pc, #44]	; (17630 <nrfx_usbd_suspend+0x5c>)
   17604:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
        if (!(nrf_usbd_eventcause_get(NRF_USBD) & NRF_USBD_EVENTCAUSE_RESUME_MASK))
   17608:	f412 7200 	ands.w	r2, r2, #512	; 0x200
   1760c:	d1f0      	bne.n	175f0 <nrfx_usbd_suspend+0x1c>
    p_reg->LOWPOWER = USBD_LOWPOWER_LOWPOWER_LowPower << USBD_LOWPOWER_LOWPOWER_Pos;
   1760e:	2101      	movs	r1, #1
   17610:	f8c3 152c 	str.w	r1, [r3, #1324]	; 0x52c
    (void) p_reg->LOWPOWER;
   17614:	f8d3 152c 	ldr.w	r1, [r3, #1324]	; 0x52c
    return p_reg->EVENTCAUSE;
   17618:	f8d3 1400 	ldr.w	r1, [r3, #1024]	; 0x400
            if (nrf_usbd_eventcause_get(NRF_USBD) & NRF_USBD_EVENTCAUSE_RESUME_MASK)
   1761c:	0589      	lsls	r1, r1, #22
    p_reg->LOWPOWER = USBD_LOWPOWER_LOWPOWER_ForceNormal << USBD_LOWPOWER_LOWPOWER_Pos;
   1761e:	bf42      	ittt	mi
   17620:	f8c3 252c 	strmi.w	r2, [r3, #1324]	; 0x52c
    (void) p_reg->LOWPOWER;
   17624:	f8d3 352c 	ldrmi.w	r3, [r3, #1324]	; 0x52c
    bool suspended = false;
   17628:	4614      	movmi	r4, r2
}
   1762a:	e7e2      	b.n	175f2 <nrfx_usbd_suspend+0x1e>
   1762c:	20001a0f 	.word	0x20001a0f
   17630:	40027000 	.word	0x40027000

00017634 <nrfx_usbd_ep_disable>:
{
   17634:	b510      	push	{r4, lr}
   17636:	4604      	mov	r4, r0
    usbd_ep_abort(ep);
   17638:	f7ff fe7c 	bl	17334 <usbd_ep_abort>
    uint8_t epnr = NRF_USBD_EP_NR_GET(ep);
   1763c:	4a10      	ldr	r2, [pc, #64]	; (17680 <nrfx_usbd_ep_disable+0x4c>)
    if (NRF_USBD_EPIN_CHECK(ep))
   1763e:	f014 0f80 	tst.w	r4, #128	; 0x80
    uint8_t epnr = NRF_USBD_EP_NR_GET(ep);
   17642:	f004 000f 	and.w	r0, r4, #15
        p_reg->EPINEN &= ~(1UL << epnr);
   17646:	f04f 0301 	mov.w	r3, #1
   1764a:	bf14      	ite	ne
   1764c:	f8d2 1510 	ldrne.w	r1, [r2, #1296]	; 0x510
        p_reg->EPOUTEN &= ~(1UL << epnr);
   17650:	f8d2 1514 	ldreq.w	r1, [r2, #1300]	; 0x514
        p_reg->EPINEN &= ~(1UL << epnr);
   17654:	fa03 f300 	lsl.w	r3, r3, r0
   17658:	ea6f 0303 	mvn.w	r3, r3
   1765c:	bf15      	itete	ne
   1765e:	400b      	andne	r3, r1
        p_reg->EPOUTEN &= ~(1UL << epnr);
   17660:	400b      	andeq	r3, r1
        p_reg->EPINEN &= ~(1UL << epnr);
   17662:	f8c2 3510 	strne.w	r3, [r2, #1296]	; 0x510
        p_reg->EPOUTEN &= ~(1UL << epnr);
   17666:	f8c2 3514 	streq.w	r3, [r2, #1300]	; 0x514
    return 1UL << (NRF_USBD_EPIN_CHECK(ep) ? epin_bitpos : epout_bitpos)[NRF_USBD_EP_NR_GET(ep)];
   1766a:	bf14      	ite	ne
   1766c:	4b05      	ldrne	r3, [pc, #20]	; (17684 <nrfx_usbd_ep_disable+0x50>)
   1766e:	4b06      	ldreq	r3, [pc, #24]	; (17688 <nrfx_usbd_ep_disable+0x54>)
   17670:	5c1a      	ldrb	r2, [r3, r0]
   17672:	2301      	movs	r3, #1
   17674:	4093      	lsls	r3, r2
    p_reg->INTENCLR = mask;
   17676:	4a02      	ldr	r2, [pc, #8]	; (17680 <nrfx_usbd_ep_disable+0x4c>)
   17678:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308
}
   1767c:	bd10      	pop	{r4, pc}
   1767e:	bf00      	nop
   17680:	40027000 	.word	0x40027000
   17684:	0001dc64 	.word	0x0001dc64
   17688:	0001dc6d 	.word	0x0001dc6d

0001768c <nrfx_usbd_ep_enable>:
{
   1768c:	b570      	push	{r4, r5, r6, lr}
    return 1UL << (NRF_USBD_EPIN_CHECK(ep) ? epin_bitpos : epout_bitpos)[NRF_USBD_EP_NR_GET(ep)];
   1768e:	b243      	sxtb	r3, r0
   17690:	2b00      	cmp	r3, #0
   17692:	4b23      	ldr	r3, [pc, #140]	; (17720 <nrfx_usbd_ep_enable+0x94>)
   17694:	4a23      	ldr	r2, [pc, #140]	; (17724 <nrfx_usbd_ep_enable+0x98>)
   17696:	bfa8      	it	ge
   17698:	461a      	movge	r2, r3
   1769a:	f000 030f 	and.w	r3, r0, #15
   1769e:	f04f 0401 	mov.w	r4, #1
   176a2:	5cd1      	ldrb	r1, [r2, r3]
    p_reg->INTENSET = mask;
   176a4:	4a20      	ldr	r2, [pc, #128]	; (17728 <nrfx_usbd_ep_enable+0x9c>)
   176a6:	fa04 f101 	lsl.w	r1, r4, r1
{
   176aa:	4605      	mov	r5, r0
   176ac:	f8c2 1304 	str.w	r1, [r2, #772]	; 0x304
    if (NRF_USBD_EPIN_CHECK(ep))
   176b0:	da0c      	bge.n	176cc <nrfx_usbd_ep_enable+0x40>
        return 0 != (p_reg->EPINEN & (1UL << epnr));
   176b2:	f8d2 1510 	ldr.w	r1, [r2, #1296]	; 0x510
   176b6:	40d9      	lsrs	r1, r3
    if (nrf_usbd_ep_enable_check(NRF_USBD, ep))
   176b8:	07c8      	lsls	r0, r1, #31
   176ba:	d406      	bmi.n	176ca <nrfx_usbd_ep_enable+0x3e>
        p_reg->EPINEN |= 1UL << epnr;
   176bc:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
   176c0:	fa04 f303 	lsl.w	r3, r4, r3
   176c4:	4303      	orrs	r3, r0
   176c6:	f8c2 3510 	str.w	r3, [r2, #1296]	; 0x510
}
   176ca:	bd70      	pop	{r4, r5, r6, pc}
        return 0 != (p_reg->EPOUTEN & (1UL << epnr));
   176cc:	f8d2 1514 	ldr.w	r1, [r2, #1300]	; 0x514
   176d0:	40d9      	lsrs	r1, r3
    if (nrf_usbd_ep_enable_check(NRF_USBD, ep))
   176d2:	07c9      	lsls	r1, r1, #31
   176d4:	d4f9      	bmi.n	176ca <nrfx_usbd_ep_enable+0x3e>
        p_reg->EPOUTEN |= 1UL << epnr;
   176d6:	f8d2 6514 	ldr.w	r6, [r2, #1300]	; 0x514
   176da:	fa04 f103 	lsl.w	r1, r4, r3
   176de:	4331      	orrs	r1, r6
   176e0:	f8c2 1514 	str.w	r1, [r2, #1300]	; 0x514
    if ((NRF_USBD_EP_NR_GET(ep) != 0) &&
   176e4:	2b00      	cmp	r3, #0
   176e6:	d0f0      	beq.n	176ca <nrfx_usbd_ep_enable+0x3e>
        NRF_USBD_EPOUT_CHECK(ep) &&
   176e8:	0703      	lsls	r3, r0, #28
   176ea:	d4ee      	bmi.n	176ca <nrfx_usbd_ep_enable+0x3e>
	__asm__ volatile(
   176ec:	f04f 0320 	mov.w	r3, #32
   176f0:	f3ef 8611 	mrs	r6, BASEPRI
   176f4:	f383 8812 	msr	BASEPRI_MAX, r3
   176f8:	f3bf 8f6f 	isb	sy
        nrfx_usbd_transfer_out_drop(ep);
   176fc:	f7ff fdf0 	bl	172e0 <nrfx_usbd_transfer_out_drop>
        m_ep_dma_waiting &= ~(1U << ep2bit(ep));
   17700:	4628      	mov	r0, r5
   17702:	f003 fc5b 	bl	1afbc <ep2bit>
   17706:	4a09      	ldr	r2, [pc, #36]	; (1772c <nrfx_usbd_ep_enable+0xa0>)
   17708:	6813      	ldr	r3, [r2, #0]
   1770a:	fa04 f000 	lsl.w	r0, r4, r0
   1770e:	ea23 0000 	bic.w	r0, r3, r0
   17712:	6010      	str	r0, [r2, #0]
	__asm__ volatile(
   17714:	f386 8811 	msr	BASEPRI, r6
   17718:	f3bf 8f6f 	isb	sy
}
   1771c:	e7d5      	b.n	176ca <nrfx_usbd_ep_enable+0x3e>
   1771e:	bf00      	nop
   17720:	0001dc6d 	.word	0x0001dc6d
   17724:	0001dc64 	.word	0x0001dc64
   17728:	40027000 	.word	0x40027000
   1772c:	200017c0 	.word	0x200017c0

00017730 <nrfx_usbd_ep_stall_clear>:
    if (NRF_USBD_EPOUT_CHECK(ep) && nrfx_usbd_ep_stall_check(ep))
   17730:	0603      	lsls	r3, r0, #24
{
   17732:	b510      	push	{r4, lr}
   17734:	4604      	mov	r4, r0
    if (NRF_USBD_EPOUT_CHECK(ep) && nrfx_usbd_ep_stall_check(ep))
   17736:	d405      	bmi.n	17744 <nrfx_usbd_ep_stall_clear+0x14>
   17738:	f7ff fd40 	bl	171bc <nrfx_usbd_ep_stall_check>
   1773c:	b110      	cbz	r0, 17744 <nrfx_usbd_ep_stall_clear+0x14>
        nrfx_usbd_transfer_out_drop(ep);
   1773e:	4620      	mov	r0, r4
   17740:	f7ff fdce 	bl	172e0 <nrfx_usbd_transfer_out_drop>
    p_reg->EPSTALL = (USBD_EPSTALL_STALL_UnStall << USBD_EPSTALL_STALL_Pos) | ep;
   17744:	4b01      	ldr	r3, [pc, #4]	; (1774c <nrfx_usbd_ep_stall_clear+0x1c>)
   17746:	f8c3 4518 	str.w	r4, [r3, #1304]	; 0x518
}
   1774a:	bd10      	pop	{r4, pc}
   1774c:	40027000 	.word	0x40027000

00017750 <nrf_gpio_pin_port_decode>:
    uint32_t pin_number = *p_pin;
   17750:	6803      	ldr	r3, [r0, #0]
    *p_pin = pin_number & 0x1F;
   17752:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
   17756:	095b      	lsrs	r3, r3, #5
        case 1: return NRF_P1;
   17758:	2b01      	cmp	r3, #1
    *p_pin = pin_number & 0x1F;
   1775a:	6002      	str	r2, [r0, #0]
}
   1775c:	4802      	ldr	r0, [pc, #8]	; (17768 <nrf_gpio_pin_port_decode+0x18>)
   1775e:	bf18      	it	ne
   17760:	f04f 40a0 	movne.w	r0, #1342177280	; 0x50000000
   17764:	4770      	bx	lr
   17766:	bf00      	nop
   17768:	50000300 	.word	0x50000300

0001776c <nrfx_twi_twim_bus_recover>:
                                                  NRF_GPIO_PIN_PULLUP,        \
                                                  NRF_GPIO_PIN_S0D1,          \
                                                  NRF_GPIO_PIN_NOSENSE)

nrfx_err_t nrfx_twi_twim_bus_recover(uint32_t scl_pin, uint32_t sda_pin)
{
   1776c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   1776e:	4606      	mov	r6, r0
    nrf_gpio_pin_set(scl_pin);
   17770:	f003 fc91 	bl	1b096 <nrf_gpio_pin_set>
    nrf_gpio_pin_set(sda_pin);
   17774:	4608      	mov	r0, r1
   17776:	f003 fc8e 	bl	1b096 <nrf_gpio_pin_set>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   1777a:	a801      	add	r0, sp, #4
   1777c:	9601      	str	r6, [sp, #4]
   1777e:	f7ff ffe7 	bl	17750 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
   17782:	9b01      	ldr	r3, [sp, #4]
   17784:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
{
   17788:	460c      	mov	r4, r1
   1778a:	f240 610d 	movw	r1, #1549	; 0x60d
   1778e:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   17792:	a801      	add	r0, sp, #4
   17794:	9401      	str	r4, [sp, #4]
   17796:	f7ff ffdb 	bl	17750 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
   1779a:	9b01      	ldr	r3, [sp, #4]
   1779c:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0

    TWI_TWIM_PIN_CONFIGURE(scl_pin);
    TWI_TWIM_PIN_CONFIGURE(sda_pin);
    NRFX_DELAY_US(4);
   177a0:	2509      	movs	r5, #9
   177a2:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
   177a6:	2004      	movs	r0, #4
   177a8:	f003 faaa 	bl	1ad00 <nrfx_busy_wait>
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
   177ac:	2701      	movs	r7, #1
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   177ae:	a801      	add	r0, sp, #4
   177b0:	9401      	str	r4, [sp, #4]
   177b2:	f7ff ffcd 	bl	17750 <nrf_gpio_pin_port_decode>
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
   177b6:	9a01      	ldr	r2, [sp, #4]
    return p_reg->IN;
   177b8:	f8d0 3510 	ldr.w	r3, [r0, #1296]	; 0x510
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
   177bc:	40d3      	lsrs	r3, r2

    for (uint8_t i = 0; i < 9; i++)
    {
        if (nrf_gpio_pin_read(sda_pin))
   177be:	07db      	lsls	r3, r3, #31
   177c0:	d415      	bmi.n	177ee <nrfx_twi_twim_bus_recover+0x82>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   177c2:	a801      	add	r0, sp, #4
   177c4:	9601      	str	r6, [sp, #4]
   177c6:	f7ff ffc3 	bl	17750 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
   177ca:	9b01      	ldr	r3, [sp, #4]
   177cc:	fa07 f303 	lsl.w	r3, r7, r3
    p_reg->OUTCLR = clr_mask;
   177d0:	f8c0 350c 	str.w	r3, [r0, #1292]	; 0x50c
        }
        else
        {
            // Pulse CLOCK signal
            nrf_gpio_pin_clear(scl_pin);
            NRFX_DELAY_US(4);
   177d4:	2004      	movs	r0, #4
   177d6:	f003 fa93 	bl	1ad00 <nrfx_busy_wait>
            nrf_gpio_pin_set(scl_pin);
   177da:	4630      	mov	r0, r6
   177dc:	f003 fc5b 	bl	1b096 <nrf_gpio_pin_set>
    for (uint8_t i = 0; i < 9; i++)
   177e0:	3d01      	subs	r5, #1
            NRFX_DELAY_US(4);
   177e2:	2004      	movs	r0, #4
   177e4:	f003 fa8c 	bl	1ad00 <nrfx_busy_wait>
    for (uint8_t i = 0; i < 9; i++)
   177e8:	f015 05ff 	ands.w	r5, r5, #255	; 0xff
   177ec:	d1df      	bne.n	177ae <nrfx_twi_twim_bus_recover+0x42>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   177ee:	a801      	add	r0, sp, #4
   177f0:	9401      	str	r4, [sp, #4]
   177f2:	f7ff ffad 	bl	17750 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
   177f6:	9a01      	ldr	r2, [sp, #4]
   177f8:	2301      	movs	r3, #1
   177fa:	4093      	lsls	r3, r2
    p_reg->OUTCLR = clr_mask;
   177fc:	f8c0 350c 	str.w	r3, [r0, #1292]	; 0x50c
        }
    }

    // Generate a STOP condition on the bus
    nrf_gpio_pin_clear(sda_pin);
    NRFX_DELAY_US(4);
   17800:	2004      	movs	r0, #4
   17802:	f003 fa7d 	bl	1ad00 <nrfx_busy_wait>
    nrf_gpio_pin_set(sda_pin);
   17806:	4620      	mov	r0, r4
   17808:	f003 fc45 	bl	1b096 <nrf_gpio_pin_set>
    NRFX_DELAY_US(4);
   1780c:	2004      	movs	r0, #4
   1780e:	f003 fa77 	bl	1ad00 <nrfx_busy_wait>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   17812:	a801      	add	r0, sp, #4
   17814:	9401      	str	r4, [sp, #4]
   17816:	f7ff ff9b 	bl	17750 <nrf_gpio_pin_port_decode>
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
   1781a:	9a01      	ldr	r2, [sp, #4]
    return p_reg->IN;
   1781c:	f8d0 3510 	ldr.w	r3, [r0, #1296]	; 0x510
    }
    else
    {
        return NRFX_ERROR_INTERNAL;
    }
}
   17820:	4803      	ldr	r0, [pc, #12]	; (17830 <nrfx_twi_twim_bus_recover+0xc4>)
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
   17822:	40d3      	lsrs	r3, r2
   17824:	f003 0301 	and.w	r3, r3, #1
   17828:	1ac0      	subs	r0, r0, r3
   1782a:	b003      	add	sp, #12
   1782c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1782e:	bf00      	nop
   17830:	0bad0001 	.word	0x0bad0001

00017834 <VL53L0X_SetDeviceMode>:
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;

	LOG_FUNCTION_START("%d", (int)DeviceMode);

	switch (DeviceMode) {
   17834:	2915      	cmp	r1, #21
   17836:	d807      	bhi.n	17848 <VL53L0X_SetDeviceMode+0x14>
   17838:	4b05      	ldr	r3, [pc, #20]	; (17850 <VL53L0X_SetDeviceMode+0x1c>)
   1783a:	2201      	movs	r2, #1
   1783c:	408a      	lsls	r2, r1
   1783e:	4013      	ands	r3, r2
   17840:	b113      	cbz	r3, 17848 <VL53L0X_SetDeviceMode+0x14>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
   17842:	7401      	strb	r1, [r0, #16]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
   17844:	2000      	movs	r0, #0
		break;
   17846:	4770      	bx	lr
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
   17848:	f06f 0007 	mvn.w	r0, #7
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
   1784c:	4770      	bx	lr
   1784e:	bf00      	nop
   17850:	0030000b 	.word	0x0030000b

00017854 <VL53L0X_DataInit>:
{
   17854:	b5f0      	push	{r4, r5, r6, r7, lr}
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
   17856:	2200      	movs	r2, #0
{
   17858:	4605      	mov	r5, r0
   1785a:	b093      	sub	sp, #76	; 0x4c
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
   1785c:	2188      	movs	r1, #136	; 0x88
   1785e:	f002 fec3 	bl	1a5e8 <VL53L0X_WrByte>
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
   17862:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   17866:	f8a5 2152 	strh.w	r2, [r5, #338]	; 0x152
	PALDevDataSet(Dev, DmaxCalRangeMilliMeter, 400);
   1786a:	f44f 72c8 	mov.w	r2, #400	; 0x190
   1786e:	f8a5 2154 	strh.w	r2, [r5, #340]	; 0x154
	PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
   17872:	4a4c      	ldr	r2, [pc, #304]	; (179a4 <VL53L0X_DataInit+0x150>)
   17874:	f8c5 2158 	str.w	r2, [r5, #344]	; 0x158
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
   17878:	2300      	movs	r3, #0
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
   1787a:	4a4b      	ldr	r2, [pc, #300]	; (179a8 <VL53L0X_DataInit+0x154>)
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
   1787c:	f885 30f0 	strb.w	r3, [r5, #240]	; 0xf0
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
   17880:	f8c5 20d4 	str.w	r2, [r5, #212]	; 0xd4
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
   17884:	622b      	str	r3, [r5, #32]
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
   17886:	a902      	add	r1, sp, #8
   17888:	4628      	mov	r0, r5
   1788a:	f003 fd89 	bl	1b3a0 <VL53L0X_GetDeviceParameters>
	if (Status == VL53L0X_ERROR_NONE) {
   1788e:	4604      	mov	r4, r0
   17890:	b970      	cbnz	r0, 178b0 <VL53L0X_DataInit+0x5c>
		CurrentParameters.DeviceMode = VL53L0X_DEVICEMODE_SINGLE_RANGING;
   17892:	f8ad 0008 	strh.w	r0, [sp, #8]
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
   17896:	ae02      	add	r6, sp, #8
   17898:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
   1789a:	f105 0710 	add.w	r7, r5, #16
   1789e:	c70f      	stmia	r7!, {r0, r1, r2, r3}
   178a0:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
   178a2:	c70f      	stmia	r7!, {r0, r1, r2, r3}
   178a4:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
   178a6:	c70f      	stmia	r7!, {r0, r1, r2, r3}
   178a8:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
   178ac:	e887 000f 	stmia.w	r7, {r0, r1, r2, r3}
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
   178b0:	4b3e      	ldr	r3, [pc, #248]	; (179ac <VL53L0X_DataInit+0x158>)
   178b2:	f8c5 3134 	str.w	r3, [r5, #308]	; 0x134
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
   178b6:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
   178ba:	2601      	movs	r6, #1
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
   178bc:	f8a5 3138 	strh.w	r3, [r5, #312]	; 0x138
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
   178c0:	f44f 6320 	mov.w	r3, #2560	; 0xa00
   178c4:	f8a5 313c 	strh.w	r3, [r5, #316]	; 0x13c
	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
   178c8:	4632      	mov	r2, r6
   178ca:	2180      	movs	r1, #128	; 0x80
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
   178cc:	f885 6150 	strb.w	r6, [r5, #336]	; 0x150
	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
   178d0:	4628      	mov	r0, r5
   178d2:	f002 fe89 	bl	1a5e8 <VL53L0X_WrByte>
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
   178d6:	4632      	mov	r2, r6
	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
   178d8:	4607      	mov	r7, r0
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
   178da:	21ff      	movs	r1, #255	; 0xff
   178dc:	4628      	mov	r0, r5
   178de:	f002 fe83 	bl	1a5e8 <VL53L0X_WrByte>
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
   178e2:	2200      	movs	r2, #0
   178e4:	4611      	mov	r1, r2
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
   178e6:	4307      	orrs	r7, r0
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
   178e8:	4628      	mov	r0, r5
   178ea:	f002 fe7d 	bl	1a5e8 <VL53L0X_WrByte>
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
   178ee:	433c      	orrs	r4, r7
   178f0:	b264      	sxtb	r4, r4
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
   178f2:	4304      	orrs	r4, r0
	Status |= VL53L0X_RdByte(Dev, 0x91, &StopVariable);
   178f4:	f10d 0207 	add.w	r2, sp, #7
   178f8:	2191      	movs	r1, #145	; 0x91
   178fa:	4628      	mov	r0, r5
   178fc:	f002 fea1 	bl	1a642 <VL53L0X_RdByte>
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
   17900:	b264      	sxtb	r4, r4
	PALDevDataSet(Dev, StopVariable, StopVariable);
   17902:	f89d 3007 	ldrb.w	r3, [sp, #7]
   17906:	f885 313a 	strb.w	r3, [r5, #314]	; 0x13a
	Status |= VL53L0X_RdByte(Dev, 0x91, &StopVariable);
   1790a:	4304      	orrs	r4, r0
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
   1790c:	4632      	mov	r2, r6
   1790e:	2100      	movs	r1, #0
   17910:	4628      	mov	r0, r5
   17912:	f002 fe69 	bl	1a5e8 <VL53L0X_WrByte>
	Status |= VL53L0X_RdByte(Dev, 0x91, &StopVariable);
   17916:	b264      	sxtb	r4, r4
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
   17918:	4304      	orrs	r4, r0
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
   1791a:	2200      	movs	r2, #0
   1791c:	21ff      	movs	r1, #255	; 0xff
   1791e:	4628      	mov	r0, r5
   17920:	f002 fe62 	bl	1a5e8 <VL53L0X_WrByte>
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
   17924:	b264      	sxtb	r4, r4
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
   17926:	4304      	orrs	r4, r0
	Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
   17928:	2200      	movs	r2, #0
   1792a:	2180      	movs	r1, #128	; 0x80
   1792c:	4628      	mov	r0, r5
   1792e:	f002 fe5b 	bl	1a5e8 <VL53L0X_WrByte>
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
   17932:	b264      	sxtb	r4, r4
	Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
   17934:	4320      	orrs	r0, r4
   17936:	b240      	sxtb	r0, r0
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
   17938:	2400      	movs	r4, #0
		if (Status == VL53L0X_ERROR_NONE)
   1793a:	bb88      	cbnz	r0, 179a0 <VL53L0X_DataInit+0x14c>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
   1793c:	b2a1      	uxth	r1, r4
   1793e:	2201      	movs	r2, #1
   17940:	4628      	mov	r0, r5
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
   17942:	3401      	adds	r4, #1
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
   17944:	f003 fc6c 	bl	1b220 <VL53L0X_SetLimitCheckEnable>
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
   17948:	2c06      	cmp	r4, #6
   1794a:	d1f6      	bne.n	1793a <VL53L0X_DataInit+0xe6>
	if (Status == VL53L0X_ERROR_NONE)
   1794c:	bb40      	cbnz	r0, 179a0 <VL53L0X_DataInit+0x14c>
			break;

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
   1794e:	4604      	mov	r4, r0
   17950:	8568      	strh	r0, [r5, #42]	; 0x2a
		Status = VL53L0X_SetLimitCheckEnable(Dev,
   17952:	4602      	mov	r2, r0
   17954:	2104      	movs	r1, #4
   17956:	4628      	mov	r0, r5
   17958:	f003 fc62 	bl	1b220 <VL53L0X_SetLimitCheckEnable>
	if (Status == VL53L0X_ERROR_NONE)
   1795c:	bb00      	cbnz	r0, 179a0 <VL53L0X_DataInit+0x14c>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
   1795e:	4602      	mov	r2, r0
   17960:	2105      	movs	r1, #5
   17962:	4628      	mov	r0, r5
   17964:	f003 fc5c 	bl	1b220 <VL53L0X_SetLimitCheckEnable>
	if (Status == VL53L0X_ERROR_NONE) {
   17968:	b9d0      	cbnz	r0, 179a0 <VL53L0X_DataInit+0x14c>
	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
   1796a:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
   1796e:	636b      	str	r3, [r5, #52]	; 0x34
		Status = VL53L0X_SetLimitCheckValue(Dev,
   17970:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   17974:	2101      	movs	r1, #1
   17976:	4628      	mov	r0, r5
   17978:	f003 fc9d 	bl	1b2b6 <VL53L0X_SetLimitCheckValue>
	if (Status == VL53L0X_ERROR_NONE) {
   1797c:	b980      	cbnz	r0, 179a0 <VL53L0X_DataInit+0x14c>
	if (Temp8 == 0) { /* disabled write only internal value */
   1797e:	f44f 130c 	mov.w	r3, #2293760	; 0x230000
		PALDevDataSet(Dev, SequenceConfig, 0xFF);
   17982:	22ff      	movs	r2, #255	; 0xff
   17984:	e9c5 300f 	strd	r3, r0, [r5, #60]	; 0x3c
   17988:	f885 2130 	strb.w	r2, [r5, #304]	; 0x130
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
   1798c:	2101      	movs	r1, #1
   1798e:	4628      	mov	r0, r5
   17990:	f002 fe2a 	bl	1a5e8 <VL53L0X_WrByte>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
   17994:	2301      	movs	r3, #1
   17996:	f885 3132 	strb.w	r3, [r5, #306]	; 0x132
	if (Status == VL53L0X_ERROR_NONE)
   1799a:	b908      	cbnz	r0, 179a0 <VL53L0X_DataInit+0x14c>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
   1799c:	f885 4115 	strb.w	r4, [r5, #277]	; 0x115
}
   179a0:	b013      	add	sp, #76	; 0x4c
   179a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
   179a4:	00016b85 	.word	0x00016b85
   179a8:	000970a4 	.word	0x000970a4
   179ac:	03840064 	.word	0x03840064

000179b0 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
   179b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   179b2:	4617      	mov	r7, r2
	uint16_t Threshold16;
	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
   179b4:	210e      	movs	r1, #14
   179b6:	f10d 0206 	add.w	r2, sp, #6
{
   179ba:	461d      	mov	r5, r3
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
   179bc:	4c0b      	ldr	r4, [pc, #44]	; (179ec <VL53L0X_GetInterruptThresholds+0x3c>)
{
   179be:	4606      	mov	r6, r0
	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
   179c0:	f002 fe7b 	bl	1a6ba <VL53L0X_RdWord>
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
   179c4:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   179c8:	ea04 4343 	and.w	r3, r4, r3, lsl #17
   179cc:	603b      	str	r3, [r7, #0]

	if (Status == VL53L0X_ERROR_NONE) {
   179ce:	b950      	cbnz	r0, 179e6 <VL53L0X_GetInterruptThresholds+0x36>
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
   179d0:	f10d 0206 	add.w	r2, sp, #6
   179d4:	210c      	movs	r1, #12
   179d6:	4630      	mov	r0, r6
   179d8:	f002 fe6f 	bl	1a6ba <VL53L0X_RdWord>
			&Threshold16);
		/* Need to multiply by 2 because the FW will apply a x2 */
		*pThresholdHigh =
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
   179dc:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   179e0:	ea04 4443 	and.w	r4, r4, r3, lsl #17
		*pThresholdHigh =
   179e4:	602c      	str	r4, [r5, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
   179e6:	b003      	add	sp, #12
   179e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
   179ea:	bf00      	nop
   179ec:	1ffe0000 	.word	0x1ffe0000

000179f0 <VL53L0X_CheckAndLoadInterruptSettings>:
{
   179f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH) ||
   179f2:	f890 30da 	ldrb.w	r3, [r0, #218]	; 0xda
	if ((InterruptConfig ==
   179f6:	3b01      	subs	r3, #1
   179f8:	2b02      	cmp	r3, #2
{
   179fa:	4606      	mov	r6, r0
   179fc:	460f      	mov	r7, r1
	if ((InterruptConfig ==
   179fe:	d833      	bhi.n	17a68 <VL53L0X_CheckAndLoadInterruptSettings+0x78>
		Status = VL53L0X_GetInterruptThresholds(Dev,
   17a00:	ab01      	add	r3, sp, #4
   17a02:	466a      	mov	r2, sp
   17a04:	2101      	movs	r1, #1
   17a06:	f7ff ffd3 	bl	179b0 <VL53L0X_GetInterruptThresholds>
		if (((ThresholdLow > 255*65536) ||
   17a0a:	9b00      	ldr	r3, [sp, #0]
   17a0c:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
		Status = VL53L0X_GetInterruptThresholds(Dev,
   17a10:	4605      	mov	r5, r0
		if (((ThresholdLow > 255*65536) ||
   17a12:	d803      	bhi.n	17a1c <VL53L0X_CheckAndLoadInterruptSettings+0x2c>
   17a14:	9b01      	ldr	r3, [sp, #4]
   17a16:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
   17a1a:	d906      	bls.n	17a2a <VL53L0X_CheckAndLoadInterruptSettings+0x3a>
			(ThresholdHigh > 255*65536)) &&
   17a1c:	b92d      	cbnz	r5, 17a2a <VL53L0X_CheckAndLoadInterruptSettings+0x3a>
			if (StartNotStopFlag != 0) {
   17a1e:	b13f      	cbz	r7, 17a30 <VL53L0X_CheckAndLoadInterruptSettings+0x40>
				Status = VL53L0X_load_tuning_settings(Dev,
   17a20:	4912      	ldr	r1, [pc, #72]	; (17a6c <VL53L0X_CheckAndLoadInterruptSettings+0x7c>)
   17a22:	4630      	mov	r0, r6
   17a24:	f005 f88c 	bl	1cb40 <VL53L0X_load_tuning_settings>
   17a28:	4605      	mov	r5, r0
}
   17a2a:	4628      	mov	r0, r5
   17a2c:	b003      	add	sp, #12
   17a2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
   17a30:	2204      	movs	r2, #4
   17a32:	21ff      	movs	r1, #255	; 0xff
   17a34:	4630      	mov	r0, r6
   17a36:	f002 fdd7 	bl	1a5e8 <VL53L0X_WrByte>
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
   17a3a:	462a      	mov	r2, r5
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
   17a3c:	4604      	mov	r4, r0
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
   17a3e:	2170      	movs	r1, #112	; 0x70
   17a40:	4630      	mov	r0, r6
   17a42:	f002 fdd1 	bl	1a5e8 <VL53L0X_WrByte>
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
   17a46:	462a      	mov	r2, r5
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
   17a48:	4304      	orrs	r4, r0
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
   17a4a:	21ff      	movs	r1, #255	; 0xff
   17a4c:	4630      	mov	r0, r6
   17a4e:	f002 fdcb 	bl	1a5e8 <VL53L0X_WrByte>
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
   17a52:	b264      	sxtb	r4, r4
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
   17a54:	4304      	orrs	r4, r0
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
   17a56:	462a      	mov	r2, r5
   17a58:	2180      	movs	r1, #128	; 0x80
   17a5a:	4630      	mov	r0, r6
   17a5c:	f002 fdc4 	bl	1a5e8 <VL53L0X_WrByte>
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
   17a60:	b264      	sxtb	r4, r4
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
   17a62:	4320      	orrs	r0, r4
   17a64:	b245      	sxtb	r5, r0
   17a66:	e7e0      	b.n	17a2a <VL53L0X_CheckAndLoadInterruptSettings+0x3a>
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
   17a68:	2500      	movs	r5, #0
   17a6a:	e7de      	b.n	17a2a <VL53L0X_CheckAndLoadInterruptSettings+0x3a>
   17a6c:	20000383 	.word	0x20000383

00017a70 <VL53L0X_StaticInit>:
{
   17a70:	b570      	push	{r4, r5, r6, lr}
   17a72:	b094      	sub	sp, #80	; 0x50
   17a74:	4605      	mov	r5, r0
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
   17a76:	2240      	movs	r2, #64	; 0x40
   17a78:	2100      	movs	r1, #0
   17a7a:	a804      	add	r0, sp, #16
   17a7c:	f002 fad2 	bl	1a024 <memset>
	uint16_t tempword = 0;
   17a80:	2300      	movs	r3, #0
	Status = VL53L0X_get_info_from_device(Dev, 1);
   17a82:	2101      	movs	r1, #1
   17a84:	4628      	mov	r0, r5
	uint16_t tempword = 0;
   17a86:	f8ad 3006 	strh.w	r3, [sp, #6]
	uint8_t tempbyte = 0;
   17a8a:	f88d 3003 	strb.w	r3, [sp, #3]
	uint8_t isApertureSpads = 0;
   17a8e:	f88d 3004 	strb.w	r3, [sp, #4]
	uint32_t refSpadCount = 0;
   17a92:	9302      	str	r3, [sp, #8]
	Status = VL53L0X_get_info_from_device(Dev, 1);
   17a94:	f004 fa92 	bl	1bfbc <VL53L0X_get_info_from_device>
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
   17a98:	f895 2114 	ldrb.w	r2, [r5, #276]	; 0x114
	if ((ApertureSpads > 1) ||
   17a9c:	2a01      	cmp	r2, #1
   17a9e:	d806      	bhi.n	17aae <VL53L0X_StaticInit+0x3e>
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
   17aa0:	f895 1113 	ldrb.w	r1, [r5, #275]	; 0x113
	if ((ApertureSpads > 1) ||
   17aa4:	f040 80ad 	bne.w	17c02 <VL53L0X_StaticInit+0x192>
		((ApertureSpads == 1) && (count > 32)) ||
   17aa8:	2920      	cmp	r1, #32
		((ApertureSpads == 0) && (count > 12)))
   17aaa:	f240 80ac 	bls.w	17c06 <VL53L0X_StaticInit+0x196>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
   17aae:	aa01      	add	r2, sp, #4
   17ab0:	a902      	add	r1, sp, #8
   17ab2:	4628      	mov	r0, r5
   17ab4:	f004 f908 	bl	1bcc8 <VL53L0X_perform_ref_spad_management>
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
   17ab8:	4604      	mov	r4, r0
	if (Status == VL53L0X_ERROR_NONE) {
   17aba:	2800      	cmp	r0, #0
   17abc:	f040 809e 	bne.w	17bfc <VL53L0X_StaticInit+0x18c>
		if (UseInternalTuningSettings == 0)
   17ac0:	f895 3150 	ldrb.w	r3, [r5, #336]	; 0x150
   17ac4:	2b00      	cmp	r3, #0
   17ac6:	f040 80a2 	bne.w	17c0e <VL53L0X_StaticInit+0x19e>
			pTuningSettingBuffer = PALDevDataGet(Dev,
   17aca:	f8d5 114c 	ldr.w	r1, [r5, #332]	; 0x14c
		Status = VL53L0X_load_tuning_settings(Dev, pTuningSettingBuffer);
   17ace:	4628      	mov	r0, r5
   17ad0:	f005 f836 	bl	1cb40 <VL53L0X_load_tuning_settings>
	if (Status == VL53L0X_ERROR_NONE) {
   17ad4:	4604      	mov	r4, r0
   17ad6:	2800      	cmp	r0, #0
   17ad8:	f040 8090 	bne.w	17bfc <VL53L0X_StaticInit+0x18c>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
   17adc:	4623      	mov	r3, r4
   17ade:	4621      	mov	r1, r4
   17ae0:	2204      	movs	r2, #4
   17ae2:	4628      	mov	r0, r5
   17ae4:	f003 fdf2 	bl	1b6cc <VL53L0X_SetGpioConfig.part.0>
	if (Status == VL53L0X_ERROR_NONE) {
   17ae8:	4604      	mov	r4, r0
   17aea:	2800      	cmp	r0, #0
   17aec:	f040 8086 	bne.w	17bfc <VL53L0X_StaticInit+0x18c>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
   17af0:	2201      	movs	r2, #1
   17af2:	21ff      	movs	r1, #255	; 0xff
   17af4:	4628      	mov	r0, r5
   17af6:	f002 fd77 	bl	1a5e8 <VL53L0X_WrByte>
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
   17afa:	f10d 0206 	add.w	r2, sp, #6
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
   17afe:	4606      	mov	r6, r0
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
   17b00:	2184      	movs	r1, #132	; 0x84
   17b02:	4628      	mov	r0, r5
   17b04:	f002 fdd9 	bl	1a6ba <VL53L0X_RdWord>
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
   17b08:	4622      	mov	r2, r4
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
   17b0a:	4306      	orrs	r6, r0
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
   17b0c:	21ff      	movs	r1, #255	; 0xff
   17b0e:	4628      	mov	r0, r5
   17b10:	f002 fd6a 	bl	1a5e8 <VL53L0X_WrByte>
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
   17b14:	b276      	sxtb	r6, r6
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
   17b16:	4330      	orrs	r0, r6
   17b18:	b244      	sxtb	r4, r0
	if (Status == VL53L0X_ERROR_NONE) {
   17b1a:	2c00      	cmp	r4, #0
   17b1c:	d16e      	bne.n	17bfc <VL53L0X_StaticInit+0x18c>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
   17b1e:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   17b22:	011b      	lsls	r3, r3, #4
   17b24:	f8c5 30d4 	str.w	r3, [r5, #212]	; 0xd4
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
   17b28:	a904      	add	r1, sp, #16
   17b2a:	4628      	mov	r0, r5
   17b2c:	f003 fc38 	bl	1b3a0 <VL53L0X_GetDeviceParameters>
	if (Status == VL53L0X_ERROR_NONE) {
   17b30:	4604      	mov	r4, r0
   17b32:	2800      	cmp	r0, #0
   17b34:	d162      	bne.n	17bfc <VL53L0X_StaticInit+0x18c>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
   17b36:	f10d 0103 	add.w	r1, sp, #3
   17b3a:	4628      	mov	r0, r5
   17b3c:	f003 faba 	bl	1b0b4 <VL53L0X_GetFractionEnable>
		if (Status == VL53L0X_ERROR_NONE)
   17b40:	4604      	mov	r4, r0
   17b42:	2800      	cmp	r0, #0
   17b44:	d15a      	bne.n	17bfc <VL53L0X_StaticInit+0x18c>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
   17b46:	f89d 3003 	ldrb.w	r3, [sp, #3]
   17b4a:	f885 3131 	strb.w	r3, [r5, #305]	; 0x131
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
   17b4e:	ae04      	add	r6, sp, #16
   17b50:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
   17b52:	f105 0410 	add.w	r4, r5, #16
   17b56:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   17b58:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
   17b5a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   17b5c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
   17b5e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   17b60:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
   17b64:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		Status = VL53L0X_RdByte(Dev,
   17b68:	f10d 0203 	add.w	r2, sp, #3
   17b6c:	2101      	movs	r1, #1
   17b6e:	4628      	mov	r0, r5
   17b70:	f002 fd67 	bl	1a642 <VL53L0X_RdByte>
		if (Status == VL53L0X_ERROR_NONE)
   17b74:	4604      	mov	r4, r0
   17b76:	2800      	cmp	r0, #0
   17b78:	d140      	bne.n	17bfc <VL53L0X_StaticInit+0x18c>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
   17b7a:	f89d 3003 	ldrb.w	r3, [sp, #3]
   17b7e:	f885 3130 	strb.w	r3, [r5, #304]	; 0x130
		Status = VL53L0X_SetSequenceStepEnable(Dev,
   17b82:	4602      	mov	r2, r0
   17b84:	4601      	mov	r1, r0
   17b86:	4628      	mov	r0, r5
   17b88:	f003 faa6 	bl	1b0d8 <VL53L0X_SetSequenceStepEnable>
	if (Status == VL53L0X_ERROR_NONE)
   17b8c:	4604      	mov	r4, r0
   17b8e:	bba8      	cbnz	r0, 17bfc <VL53L0X_StaticInit+0x18c>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
   17b90:	4602      	mov	r2, r0
   17b92:	2102      	movs	r1, #2
   17b94:	4628      	mov	r0, r5
   17b96:	f003 fa9f 	bl	1b0d8 <VL53L0X_SetSequenceStepEnable>
	if (Status == VL53L0X_ERROR_NONE)
   17b9a:	4604      	mov	r4, r0
   17b9c:	bb70      	cbnz	r0, 17bfc <VL53L0X_StaticInit+0x18c>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
   17b9e:	2303      	movs	r3, #3
	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
   17ba0:	4601      	mov	r1, r0
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
   17ba2:	f885 3132 	strb.w	r3, [r5, #306]	; 0x132
	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
   17ba6:	f10d 0205 	add.w	r2, sp, #5
   17baa:	4628      	mov	r0, r5
   17bac:	f004 fee1 	bl	1c972 <VL53L0X_get_vcsel_pulse_period>
	if (Status == VL53L0X_ERROR_NONE) {
   17bb0:	4604      	mov	r4, r0
   17bb2:	bb18      	cbnz	r0, 17bfc <VL53L0X_StaticInit+0x18c>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
   17bb4:	f89d 3005 	ldrb.w	r3, [sp, #5]
   17bb8:	f885 30e8 	strb.w	r3, [r5, #232]	; 0xe8
	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
   17bbc:	f10d 0205 	add.w	r2, sp, #5
   17bc0:	2101      	movs	r1, #1
   17bc2:	4628      	mov	r0, r5
   17bc4:	f004 fed5 	bl	1c972 <VL53L0X_get_vcsel_pulse_period>
	if (Status == VL53L0X_ERROR_NONE) {
   17bc8:	4604      	mov	r4, r0
   17bca:	b9b8      	cbnz	r0, 17bfc <VL53L0X_StaticInit+0x18c>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
   17bcc:	f89d 3005 	ldrb.w	r3, [sp, #5]
   17bd0:	f885 30e0 	strb.w	r3, [r5, #224]	; 0xe0
		Status = get_sequence_step_timeout(
   17bd4:	aa03      	add	r2, sp, #12
   17bd6:	2103      	movs	r1, #3
   17bd8:	4628      	mov	r0, r5
   17bda:	f004 fcc3 	bl	1c564 <get_sequence_step_timeout>
	if (Status == VL53L0X_ERROR_NONE) {
   17bde:	4604      	mov	r4, r0
   17be0:	b960      	cbnz	r0, 17bfc <VL53L0X_StaticInit+0x18c>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
   17be2:	9b03      	ldr	r3, [sp, #12]
   17be4:	f8c5 30e4 	str.w	r3, [r5, #228]	; 0xe4
		Status = get_sequence_step_timeout(
   17be8:	aa03      	add	r2, sp, #12
   17bea:	2104      	movs	r1, #4
   17bec:	4628      	mov	r0, r5
   17bee:	f004 fcb9 	bl	1c564 <get_sequence_step_timeout>
	if (Status == VL53L0X_ERROR_NONE) {
   17bf2:	4604      	mov	r4, r0
   17bf4:	b910      	cbnz	r0, 17bfc <VL53L0X_StaticInit+0x18c>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
   17bf6:	9b03      	ldr	r3, [sp, #12]
   17bf8:	f8c5 30dc 	str.w	r3, [r5, #220]	; 0xdc
}
   17bfc:	4620      	mov	r0, r4
   17bfe:	b014      	add	sp, #80	; 0x50
   17c00:	bd70      	pop	{r4, r5, r6, pc}
		((ApertureSpads == 0) && (count > 12)))
   17c02:	290c      	cmp	r1, #12
   17c04:	e751      	b.n	17aaa <VL53L0X_StaticInit+0x3a>
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
   17c06:	4628      	mov	r0, r5
   17c08:	f003 feeb 	bl	1b9e2 <VL53L0X_set_reference_spads>
   17c0c:	e754      	b.n	17ab8 <VL53L0X_StaticInit+0x48>
			pTuningSettingBuffer = DefaultTuningSettings;
   17c0e:	4901      	ldr	r1, [pc, #4]	; (17c14 <VL53L0X_StaticInit+0x1a4>)
   17c10:	e75d      	b.n	17ace <VL53L0X_StaticInit+0x5e>
   17c12:	bf00      	nop
   17c14:	20000290 	.word	0x20000290

00017c18 <is_aperture>:
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
	quadrant = spadIndex >> 6;
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
   17c18:	4b03      	ldr	r3, [pc, #12]	; (17c28 <is_aperture+0x10>)
	quadrant = spadIndex >> 6;
   17c1a:	0980      	lsrs	r0, r0, #6
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
   17c1c:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
		isAperture = 0;

	return isAperture;
}
   17c20:	3800      	subs	r0, #0
   17c22:	bf18      	it	ne
   17c24:	2001      	movne	r0, #1
   17c26:	4770      	bx	lr
   17c28:	20000278 	.word	0x20000278

00017c2c <VL53L0X_calc_timeout_mclks>:
	   therefore set fixed value
	*/
	PLL_period_ps = 1655;

	macro_period_vclks = 2304;
	macro_period_ps = (uint32_t)(macro_period_vclks
   17c2c:	4808      	ldr	r0, [pc, #32]	; (17c50 <VL53L0X_calc_timeout_mclks+0x24>)

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
	macro_period_ns = (macro_period_ps + 500) / 1000;

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
   17c2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
	macro_period_ps = (uint32_t)(macro_period_vclks
   17c32:	4342      	muls	r2, r0
	macro_period_ns = (macro_period_ps + 500) / 1000;
   17c34:	f502 72fa 	add.w	r2, r2, #500	; 0x1f4
		+ (macro_period_ns / 2)) / macro_period_ns);
   17c38:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
   17c3c:	fbb2 f0f0 	udiv	r0, r2, r0
	macro_period_ns = (macro_period_ps + 500) / 1000;
   17c40:	fbb2 f2f3 	udiv	r2, r2, r3
		+ (macro_period_ns / 2)) / macro_period_ns);
   17c44:	fb03 0001 	mla	r0, r3, r1, r0

    return timeout_period_mclks;
}
   17c48:	fbb0 f0f2 	udiv	r0, r0, r2
   17c4c:	4770      	bx	lr
   17c4e:	bf00      	nop
   17c50:	003a2f00 	.word	0x003a2f00

00017c54 <VL53L0X_calc_timeout_us>:
	macro_period_ps = (uint32_t)(macro_period_vclks
   17c54:	4b06      	ldr	r3, [pc, #24]	; (17c70 <VL53L0X_calc_timeout_us+0x1c>)
   17c56:	435a      	muls	r2, r3
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
	macro_period_ns = (macro_period_ps + 500) / 1000;
   17c58:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
   17c5c:	f502 72fa 	add.w	r2, r2, #500	; 0x1f4
   17c60:	fbb2 f2f0 	udiv	r2, r2, r0

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns) + 500) / 1000;
   17c64:	434a      	muls	r2, r1
   17c66:	f502 72fa 	add.w	r2, r2, #500	; 0x1f4

	return actual_timeout_period_us;
}
   17c6a:	fbb2 f0f0 	udiv	r0, r2, r0
   17c6e:	4770      	bx	lr
   17c70:	003a2f00 	.word	0x003a2f00

00017c74 <VL53L0X_calc_dmax>:
	FixPoint1616_t pwMult,
	uint32_t sigmaEstimateP1,
	FixPoint1616_t sigmaEstimateP2,
	uint32_t peakVcselDuration_us,
	uint32_t *pdmax_mm)
{
   17c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;

	LOG_FUNCTION_START("");

	dmaxCalRange_mm =
   17c76:	f8b0 5154 	ldrh.w	r5, [r0, #340]	; 0x154

	dmaxCalSignalRateRtn_mcps =
		PALDevDataGet(Dev, DmaxCalSignalRateRtnMegaCps);

	/* uint32 * FixPoint1616 = FixPoint1616 */
	SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
   17c7a:	f8d0 0158 	ldr.w	r0, [r0, #344]	; 0x158
   17c7e:	4368      	muls	r0, r5

	/* FixPoint1616 >> 8 = FixPoint2408 */
	SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
   17c80:	3080      	adds	r0, #128	; 0x80
   17c82:	0a00      	lsrs	r0, r0, #8
{
   17c84:	e9dd 7607 	ldrd	r7, r6, [sp, #28]
	SignalAt0mm *= dmaxCalRange_mm;
   17c88:	4345      	muls	r5, r0

	minSignalNeeded_p1 = 0;
	if (totalCorrSignalRate_mcps > 0) {
   17c8a:	4614      	mov	r4, r2
   17c8c:	b152      	cbz	r2, 17ca4 <VL53L0X_calc_dmax+0x30>

		/* Shift by 10 bits to increase resolution prior to the
		 * division */
		signalRateTemp_mcps = totalSignalRate_mcps << 10;
   17c8e:	0289      	lsls	r1, r1, #10

		/* Add rounding value prior to division */
		minSignalNeeded_p1 = signalRateTemp_mcps +
   17c90:	eb01 0152 	add.w	r1, r1, r2, lsr #1
			(totalCorrSignalRate_mcps/2);

		/* FixPoint0626/FixPoint1616 = FixPoint2210 */
		minSignalNeeded_p1 /= totalCorrSignalRate_mcps;
   17c94:	fbb1 f4f2 	udiv	r4, r1, r2

		/* Apply a factored version of the speed of light.
		 Correction to be applied at the end */
		minSignalNeeded_p1 *= 3;
   17c98:	eb04 0444 	add.w	r4, r4, r4, lsl #1

		/* FixPoint2210 * FixPoint2210 = FixPoint1220 */
		minSignalNeeded_p1 *= minSignalNeeded_p1;
   17c9c:	4364      	muls	r4, r4

		/* FixPoint1220 >> 16 = FixPoint2804 */
		minSignalNeeded_p1 = (minSignalNeeded_p1 + 0x8000) >> 16;
   17c9e:	f504 4400 	add.w	r4, r4, #32768	; 0x8000
   17ca2:	0c24      	lsrs	r4, r4, #16
	/* Check sigmaEstimateP2
	 * If this value is too high there is not enough signal rate
	 * to calculate dmax value so set a suitable value to ensure
	 * a very small dmax.
	 */
	sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
   17ca4:	f507 4100 	add.w	r1, r7, #32768	; 0x8000
   17ca8:	0c09      	lsrs	r1, r1, #16
	sigmaEstP2Tmp = (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns/2)/
   17caa:	2006      	movs	r0, #6
	minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
   17cac:	9a06      	ldr	r2, [sp, #24]
	sigmaEstP2Tmp = (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns/2)/
   17cae:	3103      	adds	r1, #3
   17cb0:	fbb1 f1f0 	udiv	r1, r1, r0
		cAmbEffWidthSigmaEst_ns;
	sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;
   17cb4:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3

	if (sigmaEstP2Tmp > 0xffff) {
   17cb8:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
	minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
   17cbc:	fb03 f202 	mul.w	r2, r3, r2

		/* DMAX uses a different ambient width from sigma, so apply
		 * correction.
		 * Perform division before multiplication to prevent overflow.
		 */
		sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns/2)/
   17cc0:	bf38      	it	cc
   17cc2:	1cfb      	addcc	r3, r7, #3
	minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
   17cc4:	f502 4200 	add.w	r2, r2, #32768	; 0x8000
		sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns/2)/
   17cc8:	bf3e      	ittt	cc
   17cca:	fbb3 f3f0 	udivcc	r3, r3, r0
			cAmbEffWidthSigmaEst_ns;
		sigmaEstimateP2 *= cAmbEffWidthDMax_ns;
   17cce:	ebc3 03c3 	rsbcc	r3, r3, r3, lsl #3

		/* FixPoint1616 >> 16 = uint32 */
		minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
   17cd2:	f503 4300 	addcc.w	r3, r3, #32768	; 0x8000
	minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
   17cd6:	ea4f 4212 	mov.w	r2, r2, lsr #16
		minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
   17cda:	bf34      	ite	cc
   17cdc:	0c1b      	lsrcc	r3, r3, #16
		minSignalNeeded_p3 = 0xfff00000;
   17cde:	4b1b      	ldrcs	r3, [pc, #108]	; (17d4c <VL53L0X_calc_dmax+0xd8>)
	minSignalNeeded_p2 *= minSignalNeeded_p2;
   17ce0:	fb02 f202 	mul.w	r2, r2, r2

		minSignalNeeded_p3 *= minSignalNeeded_p3;
   17ce4:	bf38      	it	cc
   17ce6:	435b      	mulcc	r3, r3

	/* uint32 + uint32 = uint32 */
	minSignalNeeded = (minSignalNeeded_p2 + minSignalNeeded_p3);

	/* uint32 / uint32 = uint32 */
	minSignalNeeded += (peakVcselDuration_us/2);
   17ce8:	eb02 0256 	add.w	r2, r2, r6, lsr #1
   17cec:	4413      	add	r3, r2
	minSignalNeeded /= peakVcselDuration_us;
   17cee:	fbb3 f6f6 	udiv	r6, r3, r6

	/* uint32 << 14 = FixPoint1814 */
	minSignalNeeded <<= 14;
   17cf2:	03b6      	lsls	r6, r6, #14

	/* FixPoint1814 / FixPoint1814 = uint32 */
	minSignalNeeded += (minSignalNeeded_p4/2);
	minSignalNeeded /= minSignalNeeded_p4;
   17cf4:	22fe      	movs	r2, #254	; 0xfe
	/* FixPoint1616 >> 8 = FixPoint2408 */
	signalLimitTmp = (cSignalLimit + 0x80) >> 8;

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (signalLimitTmp != 0)
		dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2))
   17cf6:	f105 0020 	add.w	r0, r5, #32
	minSignalNeeded += (minSignalNeeded_p4/2);
   17cfa:	367f      	adds	r6, #127	; 0x7f
	minSignalNeeded /= minSignalNeeded_p4;
   17cfc:	fbb6 f6f2 	udiv	r6, r6, r2
	minSignalNeeded *= minSignalNeeded_p1;
   17d00:	4374      	muls	r4, r6
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
   17d02:	f44f 777a 	mov.w	r7, #1000	; 0x3e8
   17d06:	f504 74fa 	add.w	r4, r4, #500	; 0x1f4
			/ signalLimitTmp;
	else
		dmaxDarkTmp = 0;

	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
   17d0a:	0980      	lsrs	r0, r0, #6
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
   17d0c:	fbb4 f4f7 	udiv	r4, r4, r7
	minSignalNeeded <<= 4;
   17d10:	0124      	lsls	r4, r4, #4
	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
   17d12:	f004 f91d 	bl	1bf50 <VL53L0X_isqrt>
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
   17d16:	f504 74fa 	add.w	r4, r4, #500	; 0x1f4

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (minSignalNeeded != 0)
   17d1a:	42bc      	cmp	r4, r7
		dmaxAmbient = (SignalAt0mm + minSignalNeeded/2)
   17d1c:	bf28      	it	cs
   17d1e:	f44f 63fa 	movcs.w	r3, #2000	; 0x7d0
	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
   17d22:	4606      	mov	r6, r0
		dmaxAmbient = (SignalAt0mm + minSignalNeeded/2)
   17d24:	bf29      	itett	cs
   17d26:	fbb4 f3f3 	udivcs	r3, r4, r3
			/ minSignalNeeded;
	else
		dmaxAmbient = 0;
   17d2a:	2000      	movcc	r0, #0
		dmaxAmbient = (SignalAt0mm + minSignalNeeded/2)
   17d2c:	18ed      	addcs	r5, r5, r3
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
   17d2e:	fbb4 f4f7 	udivcs	r4, r4, r7
		dmaxAmbient = (SignalAt0mm + minSignalNeeded/2)
   17d32:	bf28      	it	cs
   17d34:	fbb5 f0f4 	udivcs	r0, r5, r4

	dmaxAmbient = VL53L0X_isqrt(dmaxAmbient);
   17d38:	f004 f90a 	bl	1bf50 <VL53L0X_isqrt>

	*pdmax_mm = dmaxDark;
	if (dmaxDark > dmaxAmbient)
   17d3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
   17d3e:	4286      	cmp	r6, r0
   17d40:	bf94      	ite	ls
   17d42:	601e      	strls	r6, [r3, #0]
   17d44:	6018      	strhi	r0, [r3, #0]
		*pdmax_mm = dmaxAmbient;

	LOG_FUNCTION_END(Status);

	return Status;
}
   17d46:	2000      	movs	r0, #0
   17d48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   17d4a:	bf00      	nop
   17d4c:	fff00000 	.word	0xfff00000

00017d50 <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate,
	uint32_t *pDmax_mm)
{
   17d50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17d54:	b091      	sub	sp, #68	; 0x44
   17d56:	e9cd 2307 	strd	r2, r3, [sp, #28]
	 * Estimates the range sigma
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
   17d5a:	6a03      	ldr	r3, [r0, #32]
   17d5c:	930e      	str	r3, [sp, #56]	; 0x38
	 * We work in kcps rather than mcps as this helps keep within the
	 * confines of the 32 Fix1616 type.
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
   17d5e:	690b      	ldr	r3, [r1, #16]
   17d60:	9309      	str	r3, [sp, #36]	; 0x24
{
   17d62:	4605      	mov	r5, r0

	correctedSignalRate_mcps =
   17d64:	68cb      	ldr	r3, [r1, #12]
   17d66:	930b      	str	r3, [sp, #44]	; 0x2c
{
   17d68:	460f      	mov	r7, r1
		pRangingMeasurementData->SignalRateRtnMegaCps;


	Status = VL53L0X_get_total_signal_rate(
   17d6a:	aa0f      	add	r2, sp, #60	; 0x3c
   17d6c:	f004 ff4b 	bl	1cc06 <VL53L0X_get_total_signal_rate>
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
   17d70:	aa0e      	add	r2, sp, #56	; 0x38
   17d72:	4639      	mov	r1, r7
   17d74:	4628      	mov	r0, r5
   17d76:	f004 ff30 	bl	1cbda <VL53L0X_get_total_xtalk_rate>
	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
		xTalkCompRate_kcps = cMaxXTalk_kcps;

	if (Status == VL53L0X_ERROR_NONE) {
   17d7a:	bb58      	cbnz	r0, 17dd4 <VL53L0X_calc_sigma_estimate+0x84>
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
   17d7c:	9c0f      	ldr	r4, [sp, #60]	; 0x3c

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
   17d7e:	f895 b0e0 	ldrb.w	fp, [r5, #224]	; 0xe0
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
   17d82:	f8d5 30dc 	ldr.w	r3, [r5, #220]	; 0xdc
   17d86:	9305      	str	r3, [sp, #20]
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
   17d88:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
   17d8c:	fb06 f104 	mul.w	r1, r6, r4
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
   17d90:	f501 4100 	add.w	r1, r1, #32768	; 0x8000
   17d94:	9104      	str	r1, [sp, #16]
	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
   17d96:	990e      	ldr	r1, [sp, #56]	; 0x38
   17d98:	910a      	str	r1, [sp, #40]	; 0x28
	if (Status != VL53L0X_ERROR_NONE) {
		LOG_FUNCTION_END(Status);
		return Status;
	}

	if (peakSignalRate_kcps == 0) {
   17d9a:	9904      	ldr	r1, [sp, #16]
		preRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
   17d9c:	f8d5 30e4 	ldr.w	r3, [r5, #228]	; 0xe4
   17da0:	9306      	str	r3, [sp, #24]
		vcselWidth = 3;
   17da2:	f1bb 0f08 	cmp.w	fp, #8
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
   17da6:	f104 0480 	add.w	r4, r4, #128	; 0x80
		vcselWidth = 3;
   17daa:	bf0c      	ite	eq
   17dac:	2302      	moveq	r3, #2
   17dae:	2303      	movne	r3, #3
		totalSignalRate_mcps <<= 8;
   17db0:	f024 0aff 	bic.w	sl, r4, #255	; 0xff
	if (peakSignalRate_kcps == 0) {
   17db4:	0c09      	lsrs	r1, r1, #16
		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
   17db6:	f895 20e8 	ldrb.w	r2, [r5, #232]	; 0xe8
		totalSignalRate_mcps <<= 8;
   17dba:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 17f5c <VL53L0X_calc_sigma_estimate+0x20c>
   17dbe:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
	if (peakSignalRate_kcps == 0) {
   17dc2:	910c      	str	r1, [sp, #48]	; 0x30
   17dc4:	d109      	bne.n	17dda <VL53L0X_calc_sigma_estimate+0x8a>
		*pSigmaEstimate = cSigmaEstMax;
   17dc6:	9b07      	ldr	r3, [sp, #28]
   17dc8:	f8c3 8000 	str.w	r8, [r3]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
		*pDmax_mm = 0;
   17dcc:	9b08      	ldr	r3, [sp, #32]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
   17dce:	f8c5 8140 	str.w	r8, [r5, #320]	; 0x140
		*pDmax_mm = 0;
   17dd2:	6018      	str	r0, [r3, #0]
			pDmax_mm);
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
   17dd4:	b011      	add	sp, #68	; 0x44
   17dd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
   17dda:	9906      	ldr	r1, [sp, #24]
   17ddc:	930d      	str	r3, [sp, #52]	; 0x34
   17dde:	4628      	mov	r0, r5
   17de0:	f7ff ff24 	bl	17c2c <VL53L0X_calc_timeout_mclks>
		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
   17de4:	465a      	mov	r2, fp
   17de6:	9905      	ldr	r1, [sp, #20]
		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
   17de8:	4681      	mov	r9, r0
		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
   17dea:	4628      	mov	r0, r5
   17dec:	f7ff ff1e 	bl	17c2c <VL53L0X_calc_timeout_mclks>
		peakVcselDuration_us = vcselWidth * 2048 *
   17df0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
   17df2:	495b      	ldr	r1, [pc, #364]	; (17f60 <VL53L0X_calc_sigma_estimate+0x210>)
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
   17df4:	4481      	add	r9, r0
		peakVcselDuration_us = vcselWidth * 2048 *
   17df6:	fb03 f909 	mul.w	r9, r3, r9
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
   17dfa:	0a20      	lsrs	r0, r4, #8
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
   17dfc:	9c09      	ldr	r4, [sp, #36]	; 0x24
		peakVcselDuration_us *= cPllPeriod_ps;
   17dfe:	f240 6377 	movw	r3, #1655	; 0x677
		peakVcselDuration_us = vcselWidth * 2048 *
   17e02:	ea4f 29c9 	mov.w	r9, r9, lsl #11
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
   17e06:	f509 79fa 	add.w	r9, r9, #500	; 0x1f4
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
   17e0a:	4374      	muls	r4, r6
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
   17e0c:	fbb9 f9f6 	udiv	r9, r9, r6
		peakVcselDuration_us *= cPllPeriod_ps;
   17e10:	fb03 f909 	mul.w	r9, r3, r9
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
   17e14:	400c      	ands	r4, r1
   17e16:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   17e18:	fbb4 f4f3 	udiv	r4, r4, r3
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
   17e1c:	f509 79fa 	add.w	r9, r9, #500	; 0x1f4
   17e20:	4b50      	ldr	r3, [pc, #320]	; (17f64 <VL53L0X_calc_sigma_estimate+0x214>)
   17e22:	fbb9 f9f6 	udiv	r9, r9, r6
		vcselTotalEventsRtn = totalSignalRate_mcps *
   17e26:	fb09 f000 	mul.w	r0, r9, r0
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
   17e2a:	3080      	adds	r0, #128	; 0x80
   17e2c:	429c      	cmp	r4, r3
   17e2e:	ea4f 2010 	mov.w	r0, r0, lsr #8
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
   17e32:	bf28      	it	cs
   17e34:	461c      	movcs	r4, r3
		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
   17e36:	2801      	cmp	r0, #1
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
   17e38:	f44f 7316 	mov.w	r3, #600	; 0x258
		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
   17e3c:	bf38      	it	cc
   17e3e:	2001      	movcc	r0, #1
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
   17e40:	435c      	muls	r4, r3
		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
   17e42:	230c      	movs	r3, #12
   17e44:	4358      	muls	r0, r3
   17e46:	f004 f883 	bl	1bf50 <VL53L0X_isqrt>
		if(pRangingMeasurementData->RangeStatus != 0){
   17e4a:	7e3a      	ldrb	r2, [r7, #24]
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
   17e4c:	893b      	ldrh	r3, [r7, #8]
		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
   17e4e:	ea4f 0b40 	mov.w	fp, r0, lsl #1
		if(pRangingMeasurementData->RangeStatus != 0){
   17e52:	2a00      	cmp	r2, #0
   17e54:	d17e      	bne.n	17f54 <VL53L0X_calc_sigma_estimate+0x204>
		diff1_mcps = (((peakSignalRate_kcps << 16) -
   17e56:	4942      	ldr	r1, [pc, #264]	; (17f60 <VL53L0X_calc_sigma_estimate+0x210>)
   17e58:	9a04      	ldr	r2, [sp, #16]
   17e5a:	400a      	ands	r2, r1
   17e5c:	f502 71fa 	add.w	r1, r2, #500	; 0x1f4
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
   17e60:	4a41      	ldr	r2, [pc, #260]	; (17f68 <VL53L0X_calc_sigma_estimate+0x218>)
   17e62:	4353      	muls	r3, r2
			pwMult = deltaT_ps/cVcselPulseWidth_ps; /* smaller than 1.0f */
   17e64:	f241 225c 	movw	r2, #4700	; 0x125c
   17e68:	fbb3 f3f2 	udiv	r3, r3, r2
	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
   17e6c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   17e6e:	4372      	muls	r2, r6
			2 * xTalkCompRate_kcps) + 500)/1000;
   17e70:	f5b2 1f48 	cmp.w	r2, #3276800	; 0x320000
   17e74:	bf28      	it	cs
   17e76:	f44f 1248 	movcs.w	r2, #3276800	; 0x320000
   17e7a:	eba1 0242 	sub.w	r2, r1, r2, lsl #1
		diff1_mcps = (((peakSignalRate_kcps << 16) -
   17e7e:	fbb2 f2f6 	udiv	r2, r2, r6
		diff2_mcps = ((peakSignalRate_kcps << 16) + 500)/1000;
   17e82:	fbb1 f6f6 	udiv	r6, r1, r6
		diff1_mcps <<= 8;
   17e86:	0212      	lsls	r2, r2, #8
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
   17e88:	fbb2 f6f6 	udiv	r6, r2, r6
		xTalkCorrection <<= 8;
   17e8c:	0236      	lsls	r6, r6, #8
			pwMult *= ((1 << 16) - xTalkCorrection);
   17e8e:	f5c6 3680 	rsb	r6, r6, #65536	; 0x10000
   17e92:	435e      	muls	r6, r3
			pwMult =  (pwMult + c16BitRoundingParam) >> 16;
   17e94:	f506 4600 	add.w	r6, r6, #32768	; 0x8000
   17e98:	0c36      	lsrs	r6, r6, #16
			pwMult += (1 << 16);
   17e9a:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
			pwMult >>= 1;
   17e9e:	0876      	lsrs	r6, r6, #1
			pwMult = pwMult * pwMult;
   17ea0:	4376      	muls	r6, r6
			pwMult >>= 14;
   17ea2:	0bb6      	lsrs	r6, r6, #14
		sqr1 = pwMult * sigmaEstimateP1;
   17ea4:	f44f 7048 	mov.w	r0, #800	; 0x320
   17ea8:	4370      	muls	r0, r6
		sqr2 = (sqr2 + 0x8000) >> 16;
   17eaa:	f504 4300 	add.w	r3, r4, #32768	; 0x8000
		sqr1 = (sqr1 + 0x8000) >> 16;
   17eae:	f500 4000 	add.w	r0, r0, #32768	; 0x8000
		sqr2 = (sqr2 + 0x8000) >> 16;
   17eb2:	0c1b      	lsrs	r3, r3, #16
		sqr2 *= sqr2;
   17eb4:	435b      	muls	r3, r3
		sqr1 = (sqr1 + 0x8000) >> 16;
   17eb6:	0c00      	lsrs	r0, r0, #16
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
   17eb8:	fb00 3000 	mla	r0, r0, r0, r3
   17ebc:	f004 f848 	bl	1bf50 <VL53L0X_isqrt>
		sqrtResult_centi_ns <<= 16;
   17ec0:	0400      	lsls	r0, r0, #16
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
   17ec2:	2364      	movs	r3, #100	; 0x64
   17ec4:	3032      	adds	r0, #50	; 0x32
   17ec6:	fbb0 f0f3 	udiv	r0, r0, r3
		sigmaEstRtn		 += 5000;
   17eca:	f640 33b5 	movw	r3, #2997	; 0xbb5
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
   17ece:	fbb0 fbfb 	udiv	fp, r0, fp
		sigmaEstRtn		 += 5000;
   17ed2:	f241 3088 	movw	r0, #5000	; 0x1388
   17ed6:	fb03 0b0b 	mla	fp, r3, fp, r0
		if (sigmaEstRtn > cSigmaEstRtnMax) {
   17eda:	4b24      	ldr	r3, [pc, #144]	; (17f6c <VL53L0X_calc_sigma_estimate+0x21c>)
   17edc:	459b      	cmp	fp, r3
		sigmaEstRtn		 /= 10000;
   17ede:	bf9c      	itt	ls
   17ee0:	f242 7310 	movwls	r3, #10000	; 0x2710
   17ee4:	fbbb fbf3 	udivls	fp, fp, r3
			(finalRangeTimeoutMicroSecs + preRangeTimeoutMicroSecs + 500)/1000;
   17ee8:	e9dd 3205 	ldrd	r3, r2, [sp, #20]
   17eec:	4413      	add	r3, r2
   17eee:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		finalRangeIntegrationTimeMilliSecs =
   17ef2:	f44f 777a 	mov.w	r7, #1000	; 0x3e8
				finalRangeIntegrationTimeMilliSecs/2)/
   17ef6:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
		finalRangeIntegrationTimeMilliSecs =
   17efa:	fbb3 f0f7 	udiv	r0, r3, r7
				finalRangeIntegrationTimeMilliSecs/2)/
   17efe:	fbb3 f2f2 	udiv	r2, r3, r2
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
   17f02:	f502 12c8 	add.w	r2, r2, #1638400	; 0x190000
   17f06:	fbb2 f0f0 	udiv	r0, r2, r0
			sigmaEstRtn = cSigmaEstRtnMax;
   17f0a:	bf88      	it	hi
   17f0c:	f44f 4b70 	movhi.w	fp, #61440	; 0xf000
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
   17f10:	f004 f81e 	bl	1bf50 <VL53L0X_isqrt>
		sigmaEstRef <<= 8;
   17f14:	0200      	lsls	r0, r0, #8
		sigmaEstRef = (sigmaEstRef + 500)/1000;
   17f16:	f500 70fa 	add.w	r0, r0, #500	; 0x1f4
   17f1a:	fbb0 f0f7 	udiv	r0, r0, r7
		sqr2 = sigmaEstRef * sigmaEstRef;
   17f1e:	4340      	muls	r0, r0
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
   17f20:	fb0b 000b 	mla	r0, fp, fp, r0
   17f24:	f004 f814 	bl	1bf50 <VL53L0X_isqrt>
		sigmaEstimate	 = 1000 * sqrtResult;
   17f28:	4347      	muls	r7, r0
		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
   17f2a:	9b07      	ldr	r3, [sp, #28]
		Status = VL53L0X_calc_dmax(
   17f2c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   17f2e:	4547      	cmp	r7, r8
   17f30:	bf28      	it	cs
   17f32:	4647      	movcs	r7, r8
		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
   17f34:	601f      	str	r7, [r3, #0]
		Status = VL53L0X_calc_dmax(
   17f36:	9b08      	ldr	r3, [sp, #32]
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
   17f38:	f8c5 7140 	str.w	r7, [r5, #320]	; 0x140
		Status = VL53L0X_calc_dmax(
   17f3c:	e9cd 9302 	strd	r9, r3, [sp, #8]
   17f40:	f44f 7348 	mov.w	r3, #800	; 0x320
   17f44:	9300      	str	r3, [sp, #0]
   17f46:	9401      	str	r4, [sp, #4]
   17f48:	4633      	mov	r3, r6
   17f4a:	4651      	mov	r1, sl
   17f4c:	4628      	mov	r0, r5
   17f4e:	f7ff fe91 	bl	17c74 <VL53L0X_calc_dmax>
   17f52:	e73f      	b.n	17dd4 <VL53L0X_calc_sigma_estimate+0x84>
			pwMult = 1 << 16;
   17f54:	f44f 3680 	mov.w	r6, #65536	; 0x10000
   17f58:	e7a4      	b.n	17ea4 <VL53L0X_calc_sigma_estimate+0x154>
   17f5a:	bf00      	nop
   17f5c:	028f87ae 	.word	0x028f87ae
   17f60:	ffff0000 	.word	0xffff0000
   17f64:	00666666 	.word	0x00666666
   17f68:	0006999a 	.word	0x0006999a
   17f6c:	249f270f 	.word	0x249f270f

00017f70 <VL53L0X_check_part_used>:


VL53L0X_Error VL53L0X_check_part_used(VL53L0X_DEV Dev,
		uint8_t *Revision,
		VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
   17f70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   17f72:	460f      	mov	r7, r1
	uint8_t ModuleIdInt;
	char *ProductId_tmp;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 2);
   17f74:	2102      	movs	r1, #2
{
   17f76:	4606      	mov	r6, r0
   17f78:	4614      	mov	r4, r2
	Status = VL53L0X_get_info_from_device(Dev, 2);
   17f7a:	f004 f81f 	bl	1bfbc <VL53L0X_get_info_from_device>

	if (Status == VL53L0X_ERROR_NONE) {
   17f7e:	4605      	mov	r5, r0
   17f80:	b940      	cbnz	r0, 17f94 <VL53L0X_check_part_used+0x24>
		ModuleIdInt = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, ModuleId);

	if (ModuleIdInt == 0) {
   17f82:	f896 30f1 	ldrb.w	r3, [r6, #241]	; 0xf1
		*Revision = 0;
		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->ProductId, "");
   17f86:	f104 0040 	add.w	r0, r4, #64	; 0x40
	if (ModuleIdInt == 0) {
   17f8a:	b92b      	cbnz	r3, 17f98 <VL53L0X_check_part_used+0x28>
		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->ProductId, "");
   17f8c:	4905      	ldr	r1, [pc, #20]	; (17fa4 <VL53L0X_check_part_used+0x34>)
		*Revision = 0;
   17f8e:	703d      	strb	r5, [r7, #0]
	} else {
		*Revision = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, Revision);
		ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
			ProductId);
		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->ProductId, ProductId_tmp);
   17f90:	f002 f817 	bl	19fc2 <strcpy>
	}
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
   17f94:	4628      	mov	r0, r5
   17f96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		*Revision = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, Revision);
   17f98:	f896 30f2 	ldrb.w	r3, [r6, #242]	; 0xf2
   17f9c:	703b      	strb	r3, [r7, #0]
		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->ProductId, ProductId_tmp);
   17f9e:	f106 01f3 	add.w	r1, r6, #243	; 0xf3
   17fa2:	e7f5      	b.n	17f90 <VL53L0X_check_part_used+0x20>
   17fa4:	0001db6a 	.word	0x0001db6a

00017fa8 <VL53L0X_get_device_info>:


VL53L0X_Error VL53L0X_get_device_info(VL53L0X_DEV Dev,
				VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
   17fa8:	b537      	push	{r0, r1, r2, r4, r5, lr}
   17faa:	460c      	mov	r4, r1
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t revision_id;
	uint8_t Revision;

	Status = VL53L0X_check_part_used(Dev, &Revision, pVL53L0X_DeviceInfo);
   17fac:	460a      	mov	r2, r1
   17fae:	f10d 0107 	add.w	r1, sp, #7
{
   17fb2:	4605      	mov	r5, r0
	Status = VL53L0X_check_part_used(Dev, &Revision, pVL53L0X_DeviceInfo);
   17fb4:	f7ff ffdc 	bl	17f70 <VL53L0X_check_part_used>

	if (Status == VL53L0X_ERROR_NONE) {
   17fb8:	bb00      	cbnz	r0, 17ffc <VL53L0X_get_device_info+0x54>
		if (Revision == 0) {
   17fba:	f89d 3007 	ldrb.w	r3, [sp, #7]
   17fbe:	b9fb      	cbnz	r3, 18000 <VL53L0X_get_device_info+0x58>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
   17fc0:	4915      	ldr	r1, [pc, #84]	; (18018 <VL53L0X_get_device_info+0x70>)
					VL53L0X_STRING_DEVICE_INFO_NAME_TS1);
		} else if (Revision < 39) {
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
					VL53L0X_STRING_DEVICE_INFO_NAME_TS2);
		} else {
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
   17fc2:	4620      	mov	r0, r4
   17fc4:	f001 fffd 	bl	19fc2 <strcpy>
					VL53L0X_STRING_DEVICE_INFO_NAME_ES1);
		}

		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Type,
   17fc8:	4914      	ldr	r1, [pc, #80]	; (1801c <VL53L0X_get_device_info+0x74>)
   17fca:	f104 0020 	add.w	r0, r4, #32
   17fce:	f001 fff8 	bl	19fc2 <strcpy>
				VL53L0X_STRING_DEVICE_INFO_TYPE);

	}

	if (Status == VL53L0X_ERROR_NONE) {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_IDENTIFICATION_MODEL_ID,
   17fd2:	f104 0260 	add.w	r2, r4, #96	; 0x60
   17fd6:	21c0      	movs	r1, #192	; 0xc0
   17fd8:	4628      	mov	r0, r5
   17fda:	f002 fb32 	bl	1a642 <VL53L0X_RdByte>
				&pVL53L0X_DeviceInfo->ProductType);
	}

	if (Status == VL53L0X_ERROR_NONE) {
   17fde:	b968      	cbnz	r0, 17ffc <VL53L0X_get_device_info+0x54>
		Status = VL53L0X_RdByte(Dev,
   17fe0:	f10d 0206 	add.w	r2, sp, #6
   17fe4:	21c2      	movs	r1, #194	; 0xc2
   17fe6:	4628      	mov	r0, r5
   17fe8:	f002 fb2b 	bl	1a642 <VL53L0X_RdByte>
			VL53L0X_REG_IDENTIFICATION_REVISION_ID,
				&revision_id);
		pVL53L0X_DeviceInfo->ProductRevisionMajor = 1;
   17fec:	2301      	movs	r3, #1
   17fee:	f884 3061 	strb.w	r3, [r4, #97]	; 0x61
		pVL53L0X_DeviceInfo->ProductRevisionMinor =
					(revision_id & 0xF0) >> 4;
   17ff2:	f89d 3006 	ldrb.w	r3, [sp, #6]
   17ff6:	091b      	lsrs	r3, r3, #4
		pVL53L0X_DeviceInfo->ProductRevisionMinor =
   17ff8:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
	}

	return Status;
}
   17ffc:	b003      	add	sp, #12
   17ffe:	bd30      	pop	{r4, r5, pc}
		} else if ((Revision <= 34) && (Revision != 32)) {
   18000:	2b22      	cmp	r3, #34	; 0x22
   18002:	d803      	bhi.n	1800c <VL53L0X_get_device_info+0x64>
   18004:	2b20      	cmp	r3, #32
   18006:	d003      	beq.n	18010 <VL53L0X_get_device_info+0x68>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
   18008:	4905      	ldr	r1, [pc, #20]	; (18020 <VL53L0X_get_device_info+0x78>)
   1800a:	e7da      	b.n	17fc2 <VL53L0X_get_device_info+0x1a>
		} else if (Revision < 39) {
   1800c:	2b26      	cmp	r3, #38	; 0x26
   1800e:	d801      	bhi.n	18014 <VL53L0X_get_device_info+0x6c>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
   18010:	4904      	ldr	r1, [pc, #16]	; (18024 <VL53L0X_get_device_info+0x7c>)
   18012:	e7d6      	b.n	17fc2 <VL53L0X_get_device_info+0x1a>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
   18014:	4904      	ldr	r1, [pc, #16]	; (18028 <VL53L0X_get_device_info+0x80>)
   18016:	e7d4      	b.n	17fc2 <VL53L0X_get_device_info+0x1a>
   18018:	0001dc76 	.word	0x0001dc76
   1801c:	0001db6b 	.word	0x0001db6b
   18020:	0001dc82 	.word	0x0001dc82
   18024:	0001dc8e 	.word	0x0001dc8e
   18028:	0001dc9a 	.word	0x0001dc9a

0001802c <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
   1802c:	4b0e      	ldr	r3, [pc, #56]	; (18068 <z_sys_init_run_level+0x3c>)
{
   1802e:	b570      	push	{r4, r5, r6, lr}
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
   18030:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
   18034:	3001      	adds	r0, #1
   18036:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
   1803a:	42a6      	cmp	r6, r4
   1803c:	d800      	bhi.n	18040 <z_sys_init_run_level+0x14>
				dev->state->init_res = rc;
			}
			dev->state->initialized = true;
		}
	}
}
   1803e:	bd70      	pop	{r4, r5, r6, pc}
		int rc = entry->init(dev);
   18040:	e9d4 3500 	ldrd	r3, r5, [r4]
   18044:	4628      	mov	r0, r5
   18046:	4798      	blx	r3
		if (dev != NULL) {
   18048:	b165      	cbz	r5, 18064 <z_sys_init_run_level+0x38>
				dev->state->init_res = rc;
   1804a:	68eb      	ldr	r3, [r5, #12]
			if (rc != 0) {
   1804c:	b130      	cbz	r0, 1805c <z_sys_init_run_level+0x30>
				if (rc < 0) {
   1804e:	2800      	cmp	r0, #0
   18050:	bfb8      	it	lt
   18052:	4240      	neglt	r0, r0
				dev->state->init_res = rc;
   18054:	28ff      	cmp	r0, #255	; 0xff
   18056:	bfa8      	it	ge
   18058:	20ff      	movge	r0, #255	; 0xff
   1805a:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
   1805c:	785a      	ldrb	r2, [r3, #1]
   1805e:	f042 0201 	orr.w	r2, r2, #1
   18062:	705a      	strb	r2, [r3, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
   18064:	3408      	adds	r4, #8
   18066:	e7e8      	b.n	1803a <z_sys_init_run_level+0xe>
   18068:	0001db24 	.word	0x0001db24

0001806c <z_impl_device_get_binding>:

const struct device *z_impl_device_get_binding(const char *name)
{
   1806c:	b570      	push	{r4, r5, r6, lr}
	const struct device *dev;

	/* A null string identifies no device.  So does an empty
	 * string.
	 */
	if ((name == NULL) || (name[0] == '\0')) {
   1806e:	4605      	mov	r5, r0
   18070:	b910      	cbnz	r0, 18078 <z_impl_device_get_binding+0xc>
		return NULL;
   18072:	2400      	movs	r4, #0
			return dev;
		}
	}

	return NULL;
}
   18074:	4620      	mov	r0, r4
   18076:	bd70      	pop	{r4, r5, r6, pc}
	if ((name == NULL) || (name[0] == '\0')) {
   18078:	7803      	ldrb	r3, [r0, #0]
   1807a:	2b00      	cmp	r3, #0
   1807c:	d0f9      	beq.n	18072 <z_impl_device_get_binding+0x6>
	for (dev = __device_start; dev != __device_end; dev++) {
   1807e:	4c0e      	ldr	r4, [pc, #56]	; (180b8 <z_impl_device_get_binding+0x4c>)
   18080:	4e0e      	ldr	r6, [pc, #56]	; (180bc <z_impl_device_get_binding+0x50>)
   18082:	42b4      	cmp	r4, r6
   18084:	d108      	bne.n	18098 <z_impl_device_get_binding+0x2c>
	for (dev = __device_start; dev != __device_end; dev++) {
   18086:	4c0c      	ldr	r4, [pc, #48]	; (180b8 <z_impl_device_get_binding+0x4c>)
   18088:	42b4      	cmp	r4, r6
   1808a:	d0f2      	beq.n	18072 <z_impl_device_get_binding+0x6>
		if (z_device_is_ready(dev) && (strcmp(name, dev->name) == 0)) {
   1808c:	4620      	mov	r0, r4
   1808e:	f004 feb6 	bl	1cdfe <z_device_is_ready>
   18092:	b950      	cbnz	r0, 180aa <z_impl_device_get_binding+0x3e>
	for (dev = __device_start; dev != __device_end; dev++) {
   18094:	3418      	adds	r4, #24
   18096:	e7f7      	b.n	18088 <z_impl_device_get_binding+0x1c>
		if (z_device_is_ready(dev) && (dev->name == name)) {
   18098:	4620      	mov	r0, r4
   1809a:	f004 feb0 	bl	1cdfe <z_device_is_ready>
   1809e:	b110      	cbz	r0, 180a6 <z_impl_device_get_binding+0x3a>
   180a0:	6823      	ldr	r3, [r4, #0]
   180a2:	42ab      	cmp	r3, r5
   180a4:	d0e6      	beq.n	18074 <z_impl_device_get_binding+0x8>
	for (dev = __device_start; dev != __device_end; dev++) {
   180a6:	3418      	adds	r4, #24
   180a8:	e7eb      	b.n	18082 <z_impl_device_get_binding+0x16>
		if (z_device_is_ready(dev) && (strcmp(name, dev->name) == 0)) {
   180aa:	6821      	ldr	r1, [r4, #0]
   180ac:	4628      	mov	r0, r5
   180ae:	f001 ffa2 	bl	19ff6 <strcmp>
   180b2:	2800      	cmp	r0, #0
   180b4:	d1ee      	bne.n	18094 <z_impl_device_get_binding+0x28>
   180b6:	e7dd      	b.n	18074 <z_impl_device_get_binding+0x8>
   180b8:	0001d52c 	.word	0x0001d52c
   180bc:	0001d634 	.word	0x0001d634

000180c0 <bg_thread_main>:
 * This routine completes kernel initialization by invoking the remaining
 * init functions, then invokes application's main() routine.
 */
__boot_func
static void bg_thread_main(void *unused1, void *unused2, void *unused3)
{
   180c0:	b508      	push	{r3, lr}
	 * may perform memory management tasks (except for z_phys_map() which
	 * is allowed at any time)
	 */
	z_mem_manage_init();
#endif /* CONFIG_MMU */
	z_sys_post_kernel = true;
   180c2:	4b0a      	ldr	r3, [pc, #40]	; (180ec <bg_thread_main+0x2c>)
   180c4:	2201      	movs	r2, #1

	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
   180c6:	2002      	movs	r0, #2
	z_sys_post_kernel = true;
   180c8:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
   180ca:	f7ff ffaf 	bl	1802c <z_sys_init_run_level>
#if CONFIG_STACK_POINTER_RANDOM
	z_stack_adjust_initialized = 1;
#endif
	boot_banner();
   180ce:	f001 f9cf 	bl	19470 <boot_banner>
	void z_cpp_init_static(void);
	z_cpp_init_static();
#endif

	/* Final init level before app starts */
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
   180d2:	2003      	movs	r0, #3
   180d4:	f7ff ffaa 	bl	1802c <z_sys_init_run_level>

	z_init_static_threads();
   180d8:	f000 f968 	bl	183ac <z_init_static_threads>
	z_mem_manage_boot_finish();
#endif /* CONFIG_MMU */

	extern void main(void);

	main();
   180dc:	f7f8 fdaa 	bl	10c34 <main>

	/* Mark nonessential since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
   180e0:	4a03      	ldr	r2, [pc, #12]	; (180f0 <bg_thread_main+0x30>)
   180e2:	7b13      	ldrb	r3, [r2, #12]
   180e4:	f023 0301 	bic.w	r3, r3, #1
   180e8:	7313      	strb	r3, [r2, #12]

#ifdef CONFIG_COVERAGE_DUMP
	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
#endif
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
   180ea:	bd08      	pop	{r3, pc}
   180ec:	20001a13 	.word	0x20001a13
   180f0:	200008e8 	.word	0x200008e8

000180f4 <z_bss_zero>:
{
   180f4:	b508      	push	{r3, lr}
	z_early_memset(__bss_start, 0, __bss_end - __bss_start);
   180f6:	4803      	ldr	r0, [pc, #12]	; (18104 <z_bss_zero+0x10>)
   180f8:	4a03      	ldr	r2, [pc, #12]	; (18108 <z_bss_zero+0x14>)
   180fa:	2100      	movs	r1, #0
   180fc:	1a12      	subs	r2, r2, r0
   180fe:	f004 feaf 	bl	1ce60 <z_early_memset>
}
   18102:	bd08      	pop	{r3, pc}
   18104:	200006b0 	.word	0x200006b0
   18108:	20001a14 	.word	0x20001a14

0001810c <z_init_cpu>:
	thread->base.is_idle = 1U;
#endif
}

void z_init_cpu(int id)
{
   1810c:	b570      	push	{r4, r5, r6, lr}
	z_setup_new_thread(thread, stack,
   1810e:	2300      	movs	r3, #0
{
   18110:	b086      	sub	sp, #24
	z_setup_new_thread(thread, stack,
   18112:	2201      	movs	r2, #1
   18114:	e9cd 2304 	strd	r2, r3, [sp, #16]
	struct k_thread *thread = &z_idle_threads[i];
   18118:	4e13      	ldr	r6, [pc, #76]	; (18168 <z_init_cpu+0x5c>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
   1811a:	4d14      	ldr	r5, [pc, #80]	; (1816c <z_init_cpu+0x60>)
	z_setup_new_thread(thread, stack,
   1811c:	9301      	str	r3, [sp, #4]
   1811e:	220f      	movs	r2, #15
   18120:	e9cd 3202 	strd	r3, r2, [sp, #8]
   18124:	4912      	ldr	r1, [pc, #72]	; (18170 <z_init_cpu+0x64>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
   18126:	2318      	movs	r3, #24
   18128:	fb03 5500 	mla	r5, r3, r0, r5
	struct k_thread *thread = &z_idle_threads[i];
   1812c:	eb06 16c0 	add.w	r6, r6, r0, lsl #7
{
   18130:	4604      	mov	r4, r0
	z_setup_new_thread(thread, stack,
   18132:	f44f 70c0 	mov.w	r0, #384	; 0x180
   18136:	fb00 1104 	mla	r1, r0, r4, r1
   1813a:	4b0e      	ldr	r3, [pc, #56]	; (18174 <z_init_cpu+0x68>)
   1813c:	9500      	str	r5, [sp, #0]
   1813e:	f44f 72a0 	mov.w	r2, #320	; 0x140
   18142:	4630      	mov	r0, r6
   18144:	f000 f8d4 	bl	182f0 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
   18148:	7b73      	ldrb	r3, [r6, #13]
	init_idle_thread(id);
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
	_kernel.cpus[id].id = id;
	_kernel.cpus[id].irq_stack =
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
   1814a:	480b      	ldr	r0, [pc, #44]	; (18178 <z_init_cpu+0x6c>)
	_kernel.cpus[id].id = id;
   1814c:	752c      	strb	r4, [r5, #20]
   1814e:	f023 0304 	bic.w	r3, r3, #4
   18152:	7373      	strb	r3, [r6, #13]
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
   18154:	f44f 6304 	mov.w	r3, #2112	; 0x840
   18158:	fb03 0404 	mla	r4, r3, r4, r0
   1815c:	441c      	add	r4, r3
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
   1815e:	60ee      	str	r6, [r5, #12]
	_kernel.cpus[id].irq_stack =
   18160:	606c      	str	r4, [r5, #4]
		 K_KERNEL_STACK_SIZEOF(z_interrupt_stacks[id]));
#ifdef CONFIG_SCHED_THREAD_USAGE_ALL
	_kernel.cpus[id].usage.track_usage =
		CONFIG_SCHED_THREAD_USAGE_AUTO_ENABLE;
#endif
}
   18162:	b006      	add	sp, #24
   18164:	bd70      	pop	{r4, r5, r6, pc}
   18166:	bf00      	nop
   18168:	20000868 	.word	0x20000868
   1816c:	20001998 	.word	0x20001998
   18170:	20002700 	.word	0x20002700
   18174:	00018465 	.word	0x00018465
   18178:	20002880 	.word	0x20002880

0001817c <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
   1817c:	b580      	push	{r7, lr}
 * pointer) register, and switched to automatically when taking an exception.
 *
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
   1817e:	4b2d      	ldr	r3, [pc, #180]	; (18234 <z_cstart+0xb8>)
   18180:	b0a6      	sub	sp, #152	; 0x98
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
   18182:	f383 8808 	msr	MSP, r3
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
   18186:	4d2c      	ldr	r5, [pc, #176]	; (18238 <z_cstart+0xbc>)
	k_thread_system_pool_assign(dummy_thread);
#else
	dummy_thread->resource_pool = NULL;
#endif

	_current_cpu->current = dummy_thread;
   18188:	4e2c      	ldr	r6, [pc, #176]	; (1823c <z_cstart+0xc0>)
   1818a:	696b      	ldr	r3, [r5, #20]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
   1818c:	4f2c      	ldr	r7, [pc, #176]	; (18240 <z_cstart+0xc4>)
   1818e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   18192:	2400      	movs	r4, #0
   18194:	616b      	str	r3, [r5, #20]
   18196:	23e0      	movs	r3, #224	; 0xe0
   18198:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
   1819c:	77ec      	strb	r4, [r5, #31]
   1819e:	762c      	strb	r4, [r5, #24]
   181a0:	766c      	strb	r4, [r5, #25]
   181a2:	76ac      	strb	r4, [r5, #26]
   181a4:	f885 4020 	strb.w	r4, [r5, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
   181a8:	6a6b      	ldr	r3, [r5, #36]	; 0x24
   181aa:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
   181ae:	626b      	str	r3, [r5, #36]	; 0x24
   181b0:	f885 4023 	strb.w	r4, [r5, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
   181b4:	f7fa fec2 	bl	12f3c <z_arm_fault_init>
	z_arm_cpu_idle_init();
   181b8:	f7fa fc78 	bl	12aac <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
   181bc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   181c0:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
   181c2:	62eb      	str	r3, [r5, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
   181c4:	f7fa ff9c 	bl	13100 <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
   181c8:	f7fa ff04 	bl	12fd4 <z_arm_configure_static_mpu_regions>
	dummy_thread->base.user_options = K_ESSENTIAL;
   181cc:	f240 1301 	movw	r3, #257	; 0x101
   181d0:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	_current_cpu->current = dummy_thread;
   181d4:	ab06      	add	r3, sp, #24
   181d6:	60b3      	str	r3, [r6, #8]
	dummy_thread->stack_info.size = 0U;
   181d8:	e9cd 441f 	strd	r4, r4, [sp, #124]	; 0x7c
	dummy_thread->resource_pool = NULL;
   181dc:	9422      	str	r4, [sp, #136]	; 0x88
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
   181de:	f004 fe0d 	bl	1cdfc <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
   181e2:	4620      	mov	r0, r4
   181e4:	f7ff ff22 	bl	1802c <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
   181e8:	2001      	movs	r0, #1
	_kernel.ready_q.cache = &z_main_thread;
   181ea:	4d16      	ldr	r5, [pc, #88]	; (18244 <z_cstart+0xc8>)
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
   181ec:	f7ff ff1e 	bl	1802c <z_sys_init_run_level>
	z_sched_init();
   181f0:	f000 fe1c 	bl	18e2c <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
   181f4:	4b14      	ldr	r3, [pc, #80]	; (18248 <z_cstart+0xcc>)
	_kernel.ready_q.cache = &z_main_thread;
   181f6:	61f5      	str	r5, [r6, #28]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
   181f8:	9305      	str	r3, [sp, #20]
   181fa:	2301      	movs	r3, #1
   181fc:	4913      	ldr	r1, [pc, #76]	; (1824c <z_cstart+0xd0>)
   181fe:	9400      	str	r4, [sp, #0]
   18200:	e9cd 4303 	strd	r4, r3, [sp, #12]
   18204:	f44f 6280 	mov.w	r2, #1024	; 0x400
   18208:	463b      	mov	r3, r7
   1820a:	e9cd 4401 	strd	r4, r4, [sp, #4]
   1820e:	4628      	mov	r0, r5
   18210:	f000 f86e 	bl	182f0 <z_setup_new_thread>
   18214:	7b6a      	ldrb	r2, [r5, #13]
   18216:	4606      	mov	r6, r0
   18218:	f022 0204 	bic.w	r2, r2, #4
	z_ready_thread(&z_main_thread);
   1821c:	4628      	mov	r0, r5
   1821e:	736a      	strb	r2, [r5, #13]
   18220:	f004 ffa9 	bl	1d176 <z_ready_thread>
	z_init_cpu(0);
   18224:	4620      	mov	r0, r4
   18226:	f7ff ff71 	bl	1810c <z_init_cpu>
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
   1822a:	463a      	mov	r2, r7
   1822c:	4631      	mov	r1, r6
   1822e:	4628      	mov	r0, r5
   18230:	f7fa fd52 	bl	12cd8 <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
   18234:	200030c0 	.word	0x200030c0
   18238:	e000ed00 	.word	0xe000ed00
   1823c:	20001998 	.word	0x20001998
   18240:	000180c1 	.word	0x000180c1
   18244:	200008e8 	.word	0x200008e8
   18248:	0001dcaf 	.word	0x0001dcaf
   1824c:	200022c0 	.word	0x200022c0

00018250 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return 0 on success, fails otherwise.
 */
static int init_mem_slab_module(const struct device *dev)
{
   18250:	b570      	push	{r4, r5, r6, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
   18252:	4b0e      	ldr	r3, [pc, #56]	; (1828c <init_mem_slab_module+0x3c>)
   18254:	4c0e      	ldr	r4, [pc, #56]	; (18290 <init_mem_slab_module+0x40>)
   18256:	42a3      	cmp	r3, r4
   18258:	d301      	bcc.n	1825e <init_mem_slab_module+0xe>
			goto out;
		}
		z_object_init(slab);
	}

out:
   1825a:	2000      	movs	r0, #0
	return rc;
}
   1825c:	bd70      	pop	{r4, r5, r6, pc}
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
   1825e:	e9d3 0103 	ldrd	r0, r1, [r3, #12]
   18262:	ea41 0200 	orr.w	r2, r1, r0
   18266:	f012 0203 	ands.w	r2, r2, #3
   1826a:	d10b      	bne.n	18284 <init_mem_slab_module+0x34>
	for (j = 0U; j < slab->num_blocks; j++) {
   1826c:	689d      	ldr	r5, [r3, #8]
	slab->free_list = NULL;
   1826e:	615a      	str	r2, [r3, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
   18270:	42aa      	cmp	r2, r5
   18272:	d101      	bne.n	18278 <init_mem_slab_module+0x28>
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
   18274:	331c      	adds	r3, #28
   18276:	e7ee      	b.n	18256 <init_mem_slab_module+0x6>
		*(char **)p = slab->free_list;
   18278:	695e      	ldr	r6, [r3, #20]
   1827a:	600e      	str	r6, [r1, #0]
	for (j = 0U; j < slab->num_blocks; j++) {
   1827c:	3201      	adds	r2, #1
		slab->free_list = p;
   1827e:	6159      	str	r1, [r3, #20]
		p += slab->block_size;
   18280:	4401      	add	r1, r0
	for (j = 0U; j < slab->num_blocks; j++) {
   18282:	e7f5      	b.n	18270 <init_mem_slab_module+0x20>
	return rc;
   18284:	f06f 0015 	mvn.w	r0, #21
   18288:	e7e8      	b.n	1825c <init_mem_slab_module+0xc>
   1828a:	bf00      	nop
   1828c:	200005a0 	.word	0x200005a0
   18290:	200005bc 	.word	0x200005bc

00018294 <k_mem_slab_alloc>:

	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
   18294:	b537      	push	{r0, r1, r2, r4, r5, lr}
   18296:	460c      	mov	r4, r1
	__asm__ volatile(
   18298:	f04f 0520 	mov.w	r5, #32
   1829c:	f3ef 8111 	mrs	r1, BASEPRI
   182a0:	f385 8812 	msr	BASEPRI_MAX, r5
   182a4:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
	int result;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, alloc, slab, timeout);

	if (slab->free_list != NULL) {
   182a8:	6945      	ldr	r5, [r0, #20]
   182aa:	b15d      	cbz	r5, 182c4 <k_mem_slab_alloc+0x30>
		/* take a free block */
		*mem = slab->free_list;
   182ac:	6025      	str	r5, [r4, #0]
		slab->free_list = *(char **)(slab->free_list);
   182ae:	682b      	ldr	r3, [r5, #0]
   182b0:	6143      	str	r3, [r0, #20]
		slab->num_used++;
   182b2:	6983      	ldr	r3, [r0, #24]
   182b4:	3301      	adds	r3, #1
   182b6:	6183      	str	r3, [r0, #24]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
   182b8:	2000      	movs	r0, #0
	__asm__ volatile(
   182ba:	f381 8811 	msr	BASEPRI, r1
   182be:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, alloc, slab, timeout, result);

	k_spin_unlock(&slab->lock, key);

	return result;
   182c2:	e011      	b.n	182e8 <k_mem_slab_alloc+0x54>
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT) ||
   182c4:	ea52 0c03 	orrs.w	ip, r2, r3
   182c8:	d103      	bne.n	182d2 <k_mem_slab_alloc+0x3e>
		*mem = NULL;
   182ca:	6025      	str	r5, [r4, #0]
		result = -ENOMEM;
   182cc:	f06f 000b 	mvn.w	r0, #11
   182d0:	e7f3      	b.n	182ba <k_mem_slab_alloc+0x26>
		result = z_pend_curr(&slab->lock, key, &slab->wait_q, timeout);
   182d2:	e9cd 2300 	strd	r2, r3, [sp]
   182d6:	4602      	mov	r2, r0
   182d8:	3008      	adds	r0, #8
   182da:	f000 fcfd 	bl	18cd8 <z_pend_curr>
		if (result == 0) {
   182de:	b918      	cbnz	r0, 182e8 <k_mem_slab_alloc+0x54>
			*mem = _current->base.swap_data;
   182e0:	4b02      	ldr	r3, [pc, #8]	; (182ec <k_mem_slab_alloc+0x58>)
   182e2:	689b      	ldr	r3, [r3, #8]
   182e4:	695b      	ldr	r3, [r3, #20]
   182e6:	6023      	str	r3, [r4, #0]
}
   182e8:	b003      	add	sp, #12
   182ea:	bd30      	pop	{r4, r5, pc}
   182ec:	20001998 	.word	0x20001998

000182f0 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
   182f0:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
   182f4:	9e0e      	ldr	r6, [sp, #56]	; 0x38
   182f6:	7306      	strb	r6, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
   182f8:	2604      	movs	r6, #4
   182fa:	7346      	strb	r6, [r0, #13]

	thread_base->prio = priority;
   182fc:	9e0d      	ldr	r6, [sp, #52]	; 0x34
   182fe:	7386      	strb	r6, [r0, #14]
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
   18300:	f100 0558 	add.w	r5, r0, #88	; 0x58
{
   18304:	460f      	mov	r7, r1
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
   18306:	1dd6      	adds	r6, r2, #7
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
	list->tail = (sys_dnode_t *)list;
   18308:	e9c0 5516 	strd	r5, r5, [r0, #88]	; 0x58
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
   1830c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
	thread_base->pended_on = NULL;
   1830e:	2500      	movs	r5, #0
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
   18310:	f026 0607 	bic.w	r6, r6, #7

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
   18314:	3740      	adds	r7, #64	; 0x40
 */

static inline void sys_dnode_init(sys_dnode_t *node)
{
	node->next = NULL;
	node->prev = NULL;
   18316:	e9c0 5506 	strd	r5, r5, [r0, #24]
	new_thread->stack_info.size = stack_buf_size;
   1831a:	e9c0 7619 	strd	r7, r6, [r0, #100]	; 0x64
	thread_base->pended_on = NULL;
   1831e:	6085      	str	r5, [r0, #8]

	thread_base->sched_locked = 0U;
   18320:	73c5      	strb	r5, [r0, #15]
	new_thread->stack_info.delta = delta;
   18322:	66c5      	str	r5, [r0, #108]	; 0x6c
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
   18324:	f106 0840 	add.w	r8, r6, #64	; 0x40
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
   18328:	9202      	str	r2, [sp, #8]
   1832a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   1832c:	9201      	str	r2, [sp, #4]
	stack_ptr = (char *)stack + stack_obj_size;
   1832e:	4488      	add	r8, r1
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
   18330:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   18332:	9200      	str	r2, [sp, #0]
   18334:	4642      	mov	r2, r8
{
   18336:	4604      	mov	r4, r0
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
   18338:	f7fa fc9c 	bl	12c74 <arch_new_thread>
	if (!_current) {
   1833c:	4b04      	ldr	r3, [pc, #16]	; (18350 <z_setup_new_thread+0x60>)
	new_thread->init_data = NULL;
   1833e:	6565      	str	r5, [r4, #84]	; 0x54
	if (!_current) {
   18340:	689b      	ldr	r3, [r3, #8]
   18342:	b103      	cbz	r3, 18346 <z_setup_new_thread+0x56>
	new_thread->resource_pool = _current->resource_pool;
   18344:	6f1b      	ldr	r3, [r3, #112]	; 0x70
	return stack_ptr;
   18346:	6723      	str	r3, [r4, #112]	; 0x70
}
   18348:	4640      	mov	r0, r8
   1834a:	b004      	add	sp, #16
   1834c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   18350:	20001998 	.word	0x20001998

00018354 <z_impl_k_thread_create>:
{
   18354:	b5f0      	push	{r4, r5, r6, r7, lr}
   18356:	b087      	sub	sp, #28
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
   18358:	2700      	movs	r7, #0
   1835a:	9705      	str	r7, [sp, #20]
   1835c:	9f10      	ldr	r7, [sp, #64]	; 0x40
   1835e:	9704      	str	r7, [sp, #16]
   18360:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
   18362:	9703      	str	r7, [sp, #12]
   18364:	9f0e      	ldr	r7, [sp, #56]	; 0x38
   18366:	9702      	str	r7, [sp, #8]
{
   18368:	e9dd 6512 	ldrd	r6, r5, [sp, #72]	; 0x48
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
   1836c:	9f0d      	ldr	r7, [sp, #52]	; 0x34
   1836e:	9701      	str	r7, [sp, #4]
   18370:	9f0c      	ldr	r7, [sp, #48]	; 0x30
   18372:	9700      	str	r7, [sp, #0]
{
   18374:	4604      	mov	r4, r0
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
   18376:	f7ff ffbb 	bl	182f0 <z_setup_new_thread>
	if (!K_TIMEOUT_EQ(delay, K_FOREVER)) {
   1837a:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
   1837e:	bf08      	it	eq
   18380:	f1b6 3fff 	cmpeq.w	r6, #4294967295	; 0xffffffff
   18384:	d005      	beq.n	18392 <z_impl_k_thread_create+0x3e>
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
   18386:	ea55 0306 	orrs.w	r3, r5, r6
   1838a:	d105      	bne.n	18398 <z_impl_k_thread_create+0x44>
	z_sched_start(thread);
   1838c:	4620      	mov	r0, r4
   1838e:	f000 fc47 	bl	18c20 <z_sched_start>
}
   18392:	4620      	mov	r0, r4
   18394:	b007      	add	sp, #28
   18396:	bdf0      	pop	{r4, r5, r6, r7, pc}

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
   18398:	4903      	ldr	r1, [pc, #12]	; (183a8 <z_impl_k_thread_create+0x54>)
   1839a:	4632      	mov	r2, r6
   1839c:	462b      	mov	r3, r5
   1839e:	f104 0018 	add.w	r0, r4, #24
   183a2:	f000 febf 	bl	19124 <z_add_timeout>
   183a6:	e7f4      	b.n	18392 <z_impl_k_thread_create+0x3e>
   183a8:	0001d197 	.word	0x0001d197

000183ac <z_init_static_threads>:
{
   183ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   183b0:	4c29      	ldr	r4, [pc, #164]	; (18458 <z_init_static_threads+0xac>)
	_FOREACH_STATIC_THREAD(thread_data) {
   183b2:	4d2a      	ldr	r5, [pc, #168]	; (1845c <z_init_static_threads+0xb0>)
{
   183b4:	b087      	sub	sp, #28
   183b6:	4626      	mov	r6, r4
	_FOREACH_STATIC_THREAD(thread_data) {
   183b8:	42ae      	cmp	r6, r5
   183ba:	f104 0430 	add.w	r4, r4, #48	; 0x30
   183be:	d30f      	bcc.n	183e0 <z_init_static_threads+0x34>
	k_sched_lock();
   183c0:	f000 fb48 	bl	18a54 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
   183c4:	4c24      	ldr	r4, [pc, #144]	; (18458 <z_init_static_threads+0xac>)
   183c6:	f8df 9098 	ldr.w	r9, [pc, #152]	; 18460 <z_init_static_threads+0xb4>
   183ca:	f44f 4600 	mov.w	r6, #32768	; 0x8000
   183ce:	f240 37e7 	movw	r7, #999	; 0x3e7
   183d2:	42ac      	cmp	r4, r5
   183d4:	d320      	bcc.n	18418 <z_init_static_threads+0x6c>
}
   183d6:	b007      	add	sp, #28
   183d8:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	k_sched_unlock();
   183dc:	f000 bd0a 	b.w	18df4 <k_sched_unlock>
		z_setup_new_thread(
   183e0:	f854 3c04 	ldr.w	r3, [r4, #-4]
   183e4:	9305      	str	r3, [sp, #20]
   183e6:	f854 3c10 	ldr.w	r3, [r4, #-16]
   183ea:	9304      	str	r3, [sp, #16]
   183ec:	f854 3c14 	ldr.w	r3, [r4, #-20]
   183f0:	9303      	str	r3, [sp, #12]
   183f2:	f854 3c18 	ldr.w	r3, [r4, #-24]
   183f6:	9302      	str	r3, [sp, #8]
   183f8:	f854 3c1c 	ldr.w	r3, [r4, #-28]
   183fc:	9301      	str	r3, [sp, #4]
   183fe:	f854 3c20 	ldr.w	r3, [r4, #-32]
   18402:	9300      	str	r3, [sp, #0]
   18404:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
   18408:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
   1840c:	f7ff ff70 	bl	182f0 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
   18410:	f854 3c30 	ldr.w	r3, [r4, #-48]
   18414:	655e      	str	r6, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
   18416:	e7ce      	b.n	183b6 <z_init_static_threads+0xa>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
   18418:	6a63      	ldr	r3, [r4, #36]	; 0x24
   1841a:	1c5a      	adds	r2, r3, #1
   1841c:	d00d      	beq.n	1843a <z_init_static_threads+0x8e>
					    K_MSEC(thread_data->init_delay));
   1841e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   18422:	2100      	movs	r1, #0
   18424:	4638      	mov	r0, r7
   18426:	fbc3 0106 	smlal	r0, r1, r3, r6
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
   1842a:	ea51 33c3 	orrs.w	r3, r1, r3, lsl #15
			schedule_new_thread(thread_data->init_thread,
   1842e:	f8d4 8000 	ldr.w	r8, [r4]
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
   18432:	d104      	bne.n	1843e <z_init_static_threads+0x92>
	z_sched_start(thread);
   18434:	4640      	mov	r0, r8
   18436:	f000 fbf3 	bl	18c20 <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
   1843a:	3430      	adds	r4, #48	; 0x30
   1843c:	e7c9      	b.n	183d2 <z_init_static_threads+0x26>
   1843e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   18442:	2300      	movs	r3, #0
   18444:	f7f8 fa2a 	bl	1089c <__aeabi_uldivmod>
   18448:	4602      	mov	r2, r0
   1844a:	460b      	mov	r3, r1
   1844c:	f108 0018 	add.w	r0, r8, #24
   18450:	4649      	mov	r1, r9
   18452:	f000 fe67 	bl	19124 <z_add_timeout>
   18456:	e7f0      	b.n	1843a <z_init_static_threads+0x8e>
   18458:	20000568 	.word	0x20000568
   1845c:	20000568 	.word	0x20000568
   18460:	0001d197 	.word	0x0001d197

00018464 <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
   18464:	b508      	push	{r3, lr}
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
   18466:	4c0b      	ldr	r4, [pc, #44]	; (18494 <idle+0x30>)
   18468:	4d0b      	ldr	r5, [pc, #44]	; (18498 <idle+0x34>)
	__asm__ volatile(
   1846a:	f04f 0220 	mov.w	r2, #32
   1846e:	f3ef 8311 	mrs	r3, BASEPRI
   18472:	f382 8812 	msr	BASEPRI_MAX, r2
   18476:	f3bf 8f6f 	isb	sy
   1847a:	f004 ff33 	bl	1d2e4 <z_get_next_timeout_expiry>
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
   1847e:	782b      	ldrb	r3, [r5, #0]
		_kernel.idle = z_get_next_timeout_expiry();
   18480:	61a0      	str	r0, [r4, #24]
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
   18482:	b913      	cbnz	r3, 1848a <idle+0x26>
	arch_cpu_idle();
   18484:	f7fa fb18 	bl	12ab8 <arch_cpu_idle>
}
   18488:	e7ef      	b.n	1846a <idle+0x6>
   1848a:	f7fa fa49 	bl	12920 <pm_system_suspend>
   1848e:	2800      	cmp	r0, #0
   18490:	d1eb      	bne.n	1846a <idle+0x6>
   18492:	e7f7      	b.n	18484 <idle+0x20>
   18494:	20001998 	.word	0x20001998
   18498:	20001a13 	.word	0x20001a13

0001849c <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
   1849c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
   184a0:	4604      	mov	r4, r0
   184a2:	4617      	mov	r7, r2
   184a4:	461e      	mov	r6, r3
   184a6:	f04f 0320 	mov.w	r3, #32
   184aa:	f3ef 8811 	mrs	r8, BASEPRI
   184ae:	f383 8812 	msr	BASEPRI_MAX, r3
   184b2:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
   184b6:	68c3      	ldr	r3, [r0, #12]
   184b8:	4a32      	ldr	r2, [pc, #200]	; (18584 <z_impl_k_mutex_lock+0xe8>)
   184ba:	b16b      	cbz	r3, 184d8 <z_impl_k_mutex_lock+0x3c>
   184bc:	6880      	ldr	r0, [r0, #8]
   184be:	6891      	ldr	r1, [r2, #8]
   184c0:	4288      	cmp	r0, r1
   184c2:	d019      	beq.n	184f8 <z_impl_k_mutex_lock+0x5c>
		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
	}

	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
   184c4:	ea57 0306 	orrs.w	r3, r7, r6
   184c8:	d118      	bne.n	184fc <z_impl_k_mutex_lock+0x60>
	__asm__ volatile(
   184ca:	f388 8811 	msr	BASEPRI, r8
   184ce:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EBUSY);

		return -EBUSY;
   184d2:	f06f 000f 	mvn.w	r0, #15
   184d6:	e00c      	b.n	184f2 <z_impl_k_mutex_lock+0x56>
					_current->base.prio :
   184d8:	6891      	ldr	r1, [r2, #8]
   184da:	f991 100e 	ldrsb.w	r1, [r1, #14]
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
   184de:	6121      	str	r1, [r4, #16]
		mutex->lock_count++;
   184e0:	3301      	adds	r3, #1
   184e2:	60e3      	str	r3, [r4, #12]
		mutex->owner = _current;
   184e4:	6893      	ldr	r3, [r2, #8]
   184e6:	60a3      	str	r3, [r4, #8]
   184e8:	f388 8811 	msr	BASEPRI, r8
   184ec:	f3bf 8f6f 	isb	sy
		return 0;
   184f0:	2000      	movs	r0, #0
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
   184f2:	b002      	add	sp, #8
   184f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					_current->base.prio :
   184f8:	6921      	ldr	r1, [r4, #16]
   184fa:	e7f0      	b.n	184de <z_impl_k_mutex_lock+0x42>
	new_prio = new_prio_for_inheritance(_current->base.prio,
   184fc:	f991 100e 	ldrsb.w	r1, [r1, #14]
   18500:	f990 300e 	ldrsb.w	r3, [r0, #14]
	thread->base.thread_state &= ~states;
}

static inline bool z_is_under_prio_ceiling(int prio)
{
	return prio >= CONFIG_PRIORITY_CEILING;
   18504:	4299      	cmp	r1, r3
   18506:	bfa8      	it	ge
   18508:	4619      	movge	r1, r3
   1850a:	f06f 027e 	mvn.w	r2, #126	; 0x7e
   1850e:	4291      	cmp	r1, r2
   18510:	bfb8      	it	lt
   18512:	4611      	movlt	r1, r2
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
   18514:	428b      	cmp	r3, r1
   18516:	dd2e      	ble.n	18576 <z_impl_k_mutex_lock+0xda>
		resched = adjust_owner_prio(mutex, new_prio);
   18518:	f004 fce1 	bl	1cede <adjust_owner_prio.isra.0>
   1851c:	4605      	mov	r5, r0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
   1851e:	e9cd 7600 	strd	r7, r6, [sp]
   18522:	4819      	ldr	r0, [pc, #100]	; (18588 <z_impl_k_mutex_lock+0xec>)
   18524:	4622      	mov	r2, r4
   18526:	4641      	mov	r1, r8
   18528:	f000 fbd6 	bl	18cd8 <z_pend_curr>
	if (got_mutex == 0) {
   1852c:	2800      	cmp	r0, #0
   1852e:	d0e0      	beq.n	184f2 <z_impl_k_mutex_lock+0x56>
	__asm__ volatile(
   18530:	f04f 0320 	mov.w	r3, #32
   18534:	f3ef 8611 	mrs	r6, BASEPRI
   18538:	f383 8812 	msr	BASEPRI_MAX, r3
   1853c:	f3bf 8f6f 	isb	sy
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
   18540:	6823      	ldr	r3, [r4, #0]
   18542:	6921      	ldr	r1, [r4, #16]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
   18544:	429c      	cmp	r4, r3
   18546:	d00a      	beq.n	1855e <z_impl_k_mutex_lock+0xc2>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
   18548:	b14b      	cbz	r3, 1855e <z_impl_k_mutex_lock+0xc2>
   1854a:	f993 300e 	ldrsb.w	r3, [r3, #14]
   1854e:	4299      	cmp	r1, r3
   18550:	bfa8      	it	ge
   18552:	4619      	movge	r1, r3
   18554:	f06f 037e 	mvn.w	r3, #126	; 0x7e
   18558:	4299      	cmp	r1, r3
   1855a:	bfb8      	it	lt
   1855c:	4619      	movlt	r1, r3
	resched = adjust_owner_prio(mutex, new_prio) || resched;
   1855e:	68a0      	ldr	r0, [r4, #8]
   18560:	f004 fcbd 	bl	1cede <adjust_owner_prio.isra.0>
   18564:	b900      	cbnz	r0, 18568 <z_impl_k_mutex_lock+0xcc>
	if (resched) {
   18566:	b145      	cbz	r5, 1857a <z_impl_k_mutex_lock+0xde>
		z_reschedule(&lock, key);
   18568:	4807      	ldr	r0, [pc, #28]	; (18588 <z_impl_k_mutex_lock+0xec>)
   1856a:	4631      	mov	r1, r6
   1856c:	f000 fa60 	bl	18a30 <z_reschedule>
	return -EAGAIN;
   18570:	f06f 000a 	mvn.w	r0, #10
   18574:	e7bd      	b.n	184f2 <z_impl_k_mutex_lock+0x56>
	bool resched = false;
   18576:	2500      	movs	r5, #0
   18578:	e7d1      	b.n	1851e <z_impl_k_mutex_lock+0x82>
	__asm__ volatile(
   1857a:	f386 8811 	msr	BASEPRI, r6
   1857e:	f3bf 8f6f 	isb	sy
   18582:	e7f5      	b.n	18570 <z_impl_k_mutex_lock+0xd4>
   18584:	20001998 	.word	0x20001998
   18588:	20001a14 	.word	0x20001a14

0001858c <z_impl_k_mutex_unlock>:

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
   1858c:	6883      	ldr	r3, [r0, #8]
{
   1858e:	b570      	push	{r4, r5, r6, lr}
   18590:	4604      	mov	r4, r0
	CHECKIF(mutex->owner == NULL) {
   18592:	b36b      	cbz	r3, 185f0 <z_impl_k_mutex_unlock+0x64>
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
   18594:	4a19      	ldr	r2, [pc, #100]	; (185fc <z_impl_k_mutex_unlock+0x70>)
   18596:	6892      	ldr	r2, [r2, #8]
   18598:	4293      	cmp	r3, r2
   1859a:	d12c      	bne.n	185f6 <z_impl_k_mutex_unlock+0x6a>

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
   1859c:	68c3      	ldr	r3, [r0, #12]
   1859e:	2b01      	cmp	r3, #1
   185a0:	d903      	bls.n	185aa <z_impl_k_mutex_unlock+0x1e>
		mutex->lock_count--;
   185a2:	3b01      	subs	r3, #1
   185a4:	60c3      	str	r3, [r0, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	return 0;
   185a6:	2000      	movs	r0, #0
}
   185a8:	bd70      	pop	{r4, r5, r6, pc}
	__asm__ volatile(
   185aa:	f04f 0320 	mov.w	r3, #32
   185ae:	f3ef 8511 	mrs	r5, BASEPRI
   185b2:	f383 8812 	msr	BASEPRI_MAX, r3
   185b6:	f3bf 8f6f 	isb	sy
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
   185ba:	6901      	ldr	r1, [r0, #16]
   185bc:	6880      	ldr	r0, [r0, #8]
   185be:	f004 fc8e 	bl	1cede <adjust_owner_prio.isra.0>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
   185c2:	4620      	mov	r0, r4
   185c4:	f004 fe33 	bl	1d22e <z_unpend_first_thread>
	mutex->owner = new_owner;
   185c8:	2600      	movs	r6, #0
   185ca:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
   185cc:	b150      	cbz	r0, 185e4 <z_impl_k_mutex_unlock+0x58>
		mutex->owner_orig_prio = new_owner->base.prio;
   185ce:	f990 200e 	ldrsb.w	r2, [r0, #14]
   185d2:	6122      	str	r2, [r4, #16]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
   185d4:	6786      	str	r6, [r0, #120]	; 0x78
		z_ready_thread(new_owner);
   185d6:	f004 fdce 	bl	1d176 <z_ready_thread>
		z_reschedule(&lock, key);
   185da:	4809      	ldr	r0, [pc, #36]	; (18600 <z_impl_k_mutex_unlock+0x74>)
   185dc:	4629      	mov	r1, r5
   185de:	f000 fa27 	bl	18a30 <z_reschedule>
   185e2:	e7e0      	b.n	185a6 <z_impl_k_mutex_unlock+0x1a>
		mutex->lock_count = 0U;
   185e4:	60e0      	str	r0, [r4, #12]
	__asm__ volatile(
   185e6:	f385 8811 	msr	BASEPRI, r5
   185ea:	f3bf 8f6f 	isb	sy
   185ee:	e7da      	b.n	185a6 <z_impl_k_mutex_unlock+0x1a>
		return -EINVAL;
   185f0:	f06f 0015 	mvn.w	r0, #21
   185f4:	e7d8      	b.n	185a8 <z_impl_k_mutex_unlock+0x1c>
		return -EPERM;
   185f6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   185fa:	e7d5      	b.n	185a8 <z_impl_k_mutex_unlock+0x1c>
   185fc:	20001998 	.word	0x20001998
   18600:	20001a14 	.word	0x20001a14

00018604 <z_impl_k_queue_get>:

	return 0;
}

void *z_impl_k_queue_get(struct k_queue *queue, k_timeout_t timeout)
{
   18604:	b537      	push	{r0, r1, r2, r4, r5, lr}
   18606:	4611      	mov	r1, r2
	__asm__ volatile(
   18608:	f04f 0220 	mov.w	r2, #32
   1860c:	f3ef 8511 	mrs	r5, BASEPRI
   18610:	f382 8812 	msr	BASEPRI_MAX, r2
   18614:	f3bf 8f6f 	isb	sy
   18618:	6804      	ldr	r4, [r0, #0]
	k_spinlock_key_t key = k_spin_lock(&queue->lock);
	void *data;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_queue, get, queue, timeout);

	if (likely(!sys_sflist_is_empty(&queue->data_q))) {
   1861a:	b19c      	cbz	r4, 18644 <z_impl_k_queue_get+0x40>
	return (sys_sfnode_t *)(node->next_and_flags & ~SYS_SFLIST_FLAGS_MASK);
   1861c:	6823      	ldr	r3, [r4, #0]
 *
 * @return A pointer to the first node of the list
 */
static inline sys_sfnode_t *sys_sflist_get_not_empty(sys_sflist_t *list);

Z_GENLIST_GET_NOT_EMPTY(sflist, sfnode)
   1861e:	6842      	ldr	r2, [r0, #4]
	return (sys_sfnode_t *)(node->next_and_flags & ~SYS_SFLIST_FLAGS_MASK);
   18620:	f023 0303 	bic.w	r3, r3, #3
Z_GENLIST_GET_NOT_EMPTY(sflist, sfnode)
   18624:	4294      	cmp	r4, r2
	list->head = node;
   18626:	6003      	str	r3, [r0, #0]
	list->tail = node;
   18628:	bf08      	it	eq
   1862a:	6043      	streq	r3, [r0, #4]
		sys_sfnode_t *node;

		node = sys_sflist_get_not_empty(&queue->data_q);
		data = z_queue_node_peek(node, true);
   1862c:	2101      	movs	r1, #1
   1862e:	4620      	mov	r0, r4
   18630:	f004 fcc4 	bl	1cfbc <z_queue_node_peek>
   18634:	4604      	mov	r4, r0
	__asm__ volatile(
   18636:	f385 8811 	msr	BASEPRI, r5
   1863a:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_queue, get, queue, timeout,
		(ret != 0) ? NULL : _current->base.swap_data);

	return (ret != 0) ? NULL : _current->base.swap_data;
}
   1863e:	4620      	mov	r0, r4
   18640:	b003      	add	sp, #12
   18642:	bd30      	pop	{r4, r5, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
   18644:	ea51 0203 	orrs.w	r2, r1, r3
   18648:	d0f5      	beq.n	18636 <z_impl_k_queue_get+0x32>
	k_spinlock_key_t key = k_spin_lock(&queue->lock);
   1864a:	f100 0208 	add.w	r2, r0, #8
	int ret = z_pend_curr(&queue->lock, key, &queue->wait_q, timeout);
   1864e:	e9cd 1300 	strd	r1, r3, [sp]
   18652:	4610      	mov	r0, r2
   18654:	4629      	mov	r1, r5
   18656:	f000 fb3f 	bl	18cd8 <z_pend_curr>
	return (ret != 0) ? NULL : _current->base.swap_data;
   1865a:	2800      	cmp	r0, #0
   1865c:	d1ef      	bne.n	1863e <z_impl_k_queue_get+0x3a>
   1865e:	4b02      	ldr	r3, [pc, #8]	; (18668 <z_impl_k_queue_get+0x64>)
   18660:	689b      	ldr	r3, [r3, #8]
   18662:	695c      	ldr	r4, [r3, #20]
   18664:	e7eb      	b.n	1863e <z_impl_k_queue_get+0x3a>
   18666:	bf00      	nop
   18668:	20001998 	.word	0x20001998

0001866c <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
   1866c:	b538      	push	{r3, r4, r5, lr}
   1866e:	4604      	mov	r4, r0
	__asm__ volatile(
   18670:	f04f 0320 	mov.w	r3, #32
   18674:	f3ef 8511 	mrs	r5, BASEPRI
   18678:	f383 8812 	msr	BASEPRI_MAX, r3
   1867c:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
   18680:	f004 fdd5 	bl	1d22e <z_unpend_first_thread>

	if (thread != NULL) {
   18684:	b148      	cbz	r0, 1869a <z_impl_k_sem_give+0x2e>
   18686:	2200      	movs	r2, #0
   18688:	6782      	str	r2, [r0, #120]	; 0x78
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
   1868a:	f004 fd74 	bl	1d176 <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
   1868e:	4629      	mov	r1, r5
   18690:	4805      	ldr	r0, [pc, #20]	; (186a8 <z_impl_k_sem_give+0x3c>)

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
   18692:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&lock, key);
   18696:	f000 b9cb 	b.w	18a30 <z_reschedule>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
   1869a:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
   1869e:	429a      	cmp	r2, r3
   186a0:	bf18      	it	ne
   186a2:	3301      	addne	r3, #1
   186a4:	60a3      	str	r3, [r4, #8]
}
   186a6:	e7f2      	b.n	1868e <z_impl_k_sem_give+0x22>
   186a8:	20001a14 	.word	0x20001a14

000186ac <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
   186ac:	b513      	push	{r0, r1, r4, lr}
   186ae:	f04f 0420 	mov.w	r4, #32
   186b2:	f3ef 8111 	mrs	r1, BASEPRI
   186b6:	f384 8812 	msr	BASEPRI_MAX, r4
   186ba:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
   186be:	6884      	ldr	r4, [r0, #8]
   186c0:	b144      	cbz	r4, 186d4 <z_impl_k_sem_take+0x28>
		sem->count--;
   186c2:	3c01      	subs	r4, #1
   186c4:	6084      	str	r4, [r0, #8]
	__asm__ volatile(
   186c6:	f381 8811 	msr	BASEPRI, r1
   186ca:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
   186ce:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
   186d0:	b002      	add	sp, #8
   186d2:	bd10      	pop	{r4, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
   186d4:	ea52 0403 	orrs.w	r4, r2, r3
   186d8:	d106      	bne.n	186e8 <z_impl_k_sem_take+0x3c>
   186da:	f381 8811 	msr	BASEPRI, r1
   186de:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
   186e2:	f06f 000f 	mvn.w	r0, #15
   186e6:	e7f3      	b.n	186d0 <z_impl_k_sem_take+0x24>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
   186e8:	e9cd 2300 	strd	r2, r3, [sp]
   186ec:	4602      	mov	r2, r0
   186ee:	4802      	ldr	r0, [pc, #8]	; (186f8 <z_impl_k_sem_take+0x4c>)
   186f0:	f000 faf2 	bl	18cd8 <z_pend_curr>
	return ret;
   186f4:	e7ec      	b.n	186d0 <z_impl_k_sem_take+0x24>
   186f6:	bf00      	nop
   186f8:	20001a14 	.word	0x20001a14

000186fc <work_queue_main>:
/* Loop executed by a work queue thread.
 *
 * @param workq_ptr pointer to the work queue structure
 */
static void work_queue_main(void *workq_ptr, void *p2, void *p3)
{
   186fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	return list->head;
   18700:	4e47      	ldr	r6, [pc, #284]	; (18820 <work_queue_main+0x124>)
   18702:	b085      	sub	sp, #20
   18704:	4604      	mov	r4, r0
			 * stop.  Just go to sleep: when something happens the
			 * work thread will be woken and we can check again.
			 */

			(void)z_sched_wait(&lock, key, &queue->notifyq,
					   K_FOREVER, NULL);
   18706:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
   1870a:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
	__asm__ volatile(
   1870e:	f04f 0320 	mov.w	r3, #32
   18712:	f3ef 8711 	mrs	r7, BASEPRI
   18716:	f383 8812 	msr	BASEPRI_MAX, r3
   1871a:	f3bf 8f6f 	isb	sy
   1871e:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
 *
 * @return A pointer to the first node of the list (or NULL if empty)
 */
static inline sys_snode_t *sys_slist_get(sys_slist_t *list);

Z_GENLIST_GET(slist, snode)
   18722:	b98d      	cbnz	r5, 18748 <work_queue_main+0x4c>
		} else if (flag_test_and_clear(&queue->flags,
   18724:	2102      	movs	r1, #2
   18726:	f104 0098 	add.w	r0, r4, #152	; 0x98
   1872a:	f004 fc6a 	bl	1d002 <flag_test_and_clear>
   1872e:	2800      	cmp	r0, #0
   18730:	d135      	bne.n	1879e <work_queue_main+0xa2>
			(void)z_sched_wait(&lock, key, &queue->notifyq,
   18732:	2300      	movs	r3, #0
   18734:	e9cd 8900 	strd	r8, r9, [sp]
   18738:	9302      	str	r3, [sp, #8]
   1873a:	f104 0288 	add.w	r2, r4, #136	; 0x88
   1873e:	4639      	mov	r1, r7
   18740:	4838      	ldr	r0, [pc, #224]	; (18824 <work_queue_main+0x128>)
   18742:	f000 fc79 	bl	19038 <z_sched_wait>
			continue;
   18746:	e7e2      	b.n	1870e <work_queue_main+0x12>
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   18748:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
	return node->next;
   1874c:	682b      	ldr	r3, [r5, #0]
	list->head = node;
   1874e:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   18752:	4295      	cmp	r5, r2
   18754:	d101      	bne.n	1875a <work_queue_main+0x5e>
	list->tail = node;
   18756:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
	*flagp |= BIT(bit);
   1875a:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
   1875e:	f043 0302 	orr.w	r3, r3, #2
   18762:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
	*flagp &= ~BIT(bit);
   18766:	68eb      	ldr	r3, [r5, #12]
   18768:	f023 0304 	bic.w	r3, r3, #4
   1876c:	f043 0301 	orr.w	r3, r3, #1
   18770:	60eb      	str	r3, [r5, #12]
			handler = work->handler;
   18772:	686b      	ldr	r3, [r5, #4]
	__asm__ volatile(
   18774:	f387 8811 	msr	BASEPRI, r7
   18778:	f3bf 8f6f 	isb	sy
		}

		k_spin_unlock(&lock, key);

		__ASSERT_NO_MSG(handler != NULL);
		handler(work);
   1877c:	4628      	mov	r0, r5
   1877e:	4798      	blx	r3
	__asm__ volatile(
   18780:	f04f 0320 	mov.w	r3, #32
   18784:	f3ef 8b11 	mrs	fp, BASEPRI
   18788:	f383 8812 	msr	BASEPRI_MAX, r3
   1878c:	f3bf 8f6f 	isb	sy
	*flagp &= ~BIT(bit);
   18790:	68eb      	ldr	r3, [r5, #12]
		 * starving other threads.
		 */
		key = k_spin_lock(&lock);

		flag_clear(&work->flags, K_WORK_RUNNING_BIT);
		if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
   18792:	0799      	lsls	r1, r3, #30
	*flagp &= ~BIT(bit);
   18794:	f023 0201 	bic.w	r2, r3, #1
		if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
   18798:	d40b      	bmi.n	187b2 <work_queue_main+0xb6>
	*flagp &= ~BIT(bit);
   1879a:	60ea      	str	r2, [r5, #12]
   1879c:	e00e      	b.n	187bc <work_queue_main+0xc0>
			(void)z_sched_wake_all(&queue->drainq, 1, NULL);
   1879e:	f104 0590 	add.w	r5, r4, #144	; 0x90
static inline bool z_sched_wake_all(_wait_q_t *wait_q, int swap_retval,
				    void *swap_data)
{
	bool woken = false;

	while (z_sched_wake(wait_q, swap_retval, swap_data)) {
   187a2:	2200      	movs	r2, #0
   187a4:	2101      	movs	r1, #1
   187a6:	4628      	mov	r0, r5
   187a8:	f004 fd69 	bl	1d27e <z_sched_wake>
   187ac:	2800      	cmp	r0, #0
   187ae:	d1f8      	bne.n	187a2 <work_queue_main+0xa6>
   187b0:	e7bf      	b.n	18732 <work_queue_main+0x36>
	return list->head;
   187b2:	6830      	ldr	r0, [r6, #0]
	*flagp &= ~BIT(bit);
   187b4:	f023 0303 	bic.w	r3, r3, #3
   187b8:	60eb      	str	r3, [r5, #12]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
   187ba:	b970      	cbnz	r0, 187da <work_queue_main+0xde>
	*flagp &= ~BIT(bit);
   187bc:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
   187c0:	f023 0302 	bic.w	r3, r3, #2
   187c4:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
	__asm__ volatile(
   187c8:	f38b 8811 	msr	BASEPRI, fp
   187cc:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		/* Optionally yield to prevent the work queue from
		 * starving other threads.
		 */
		if (yield) {
   187d0:	05d8      	lsls	r0, r3, #23
   187d2:	d49c      	bmi.n	1870e <work_queue_main+0x12>
	z_impl_k_yield();
   187d4:	f000 fb36 	bl	18e44 <z_impl_k_yield>
}
   187d8:	e799      	b.n	1870e <work_queue_main+0x12>
	return node->next;
   187da:	2700      	movs	r7, #0
   187dc:	f8d0 a000 	ldr.w	sl, [r0]
	parent->next = child;
   187e0:	463b      	mov	r3, r7
		if (wc->work == work) {
   187e2:	6842      	ldr	r2, [r0, #4]
   187e4:	4295      	cmp	r5, r2
			sys_slist_remove(&pending_cancels, prev, &wc->node);
   187e6:	4601      	mov	r1, r0
		if (wc->work == work) {
   187e8:	d10c      	bne.n	18804 <work_queue_main+0x108>
	return node->next;
   187ea:	6801      	ldr	r1, [r0, #0]
 */
static inline void sys_slist_remove(sys_slist_t *list,
				    sys_snode_t *prev_node,
				    sys_snode_t *node);

Z_GENLIST_REMOVE(slist, snode)
   187ec:	b997      	cbnz	r7, 18814 <work_queue_main+0x118>
   187ee:	6872      	ldr	r2, [r6, #4]
	list->head = node;
   187f0:	6031      	str	r1, [r6, #0]
Z_GENLIST_REMOVE(slist, snode)
   187f2:	4282      	cmp	r2, r0
   187f4:	d100      	bne.n	187f8 <work_queue_main+0xfc>
	list->tail = node;
   187f6:	6071      	str	r1, [r6, #4]
	parent->next = child;
   187f8:	f840 3b08 	str.w	r3, [r0], #8
	z_impl_k_sem_give(sem);
   187fc:	f7ff ff36 	bl	1866c <z_impl_k_sem_give>
}
   18800:	4639      	mov	r1, r7
   18802:	2300      	movs	r3, #0
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
   18804:	f1ba 0f00 	cmp.w	sl, #0
   18808:	d0d8      	beq.n	187bc <work_queue_main+0xc0>
	return node->next;
   1880a:	4650      	mov	r0, sl
   1880c:	460f      	mov	r7, r1
   1880e:	f8da a000 	ldr.w	sl, [sl]
   18812:	e7e6      	b.n	187e2 <work_queue_main+0xe6>
	return list->tail;
   18814:	6872      	ldr	r2, [r6, #4]
	parent->next = child;
   18816:	6039      	str	r1, [r7, #0]
Z_GENLIST_REMOVE(slist, snode)
   18818:	4290      	cmp	r0, r2
	list->tail = node;
   1881a:	bf08      	it	eq
   1881c:	6077      	streq	r7, [r6, #4]
}
   1881e:	e7eb      	b.n	187f8 <work_queue_main+0xfc>
   18820:	200019c0 	.word	0x200019c0
   18824:	20001a14 	.word	0x20001a14

00018828 <submit_to_queue_locked>:
{
   18828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return (*flagp & BIT(bit)) != 0U;
   1882a:	68c3      	ldr	r3, [r0, #12]
	if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
   1882c:	079a      	lsls	r2, r3, #30
{
   1882e:	4604      	mov	r4, r0
   18830:	460e      	mov	r6, r1
	if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
   18832:	f3c3 0540 	ubfx	r5, r3, #1, #1
   18836:	d41f      	bmi.n	18878 <submit_to_queue_locked+0x50>
	} else if (!flag_test(&work->flags, K_WORK_QUEUED_BIT)) {
   18838:	075f      	lsls	r7, r3, #29
   1883a:	d41f      	bmi.n	1887c <submit_to_queue_locked+0x54>
		if (*queuep == NULL) {
   1883c:	680a      	ldr	r2, [r1, #0]
   1883e:	b90a      	cbnz	r2, 18844 <submit_to_queue_locked+0x1c>
			*queuep = work->queue;
   18840:	6882      	ldr	r2, [r0, #8]
   18842:	600a      	str	r2, [r1, #0]
		if (flag_test(&work->flags, K_WORK_RUNNING_BIT)) {
   18844:	07d8      	lsls	r0, r3, #31
			*queuep = work->queue;
   18846:	bf44      	itt	mi
   18848:	68a3      	ldrmi	r3, [r4, #8]
   1884a:	6033      	strmi	r3, [r6, #0]
		int rc = queue_submit_locked(*queuep, work);
   1884c:	6837      	ldr	r7, [r6, #0]
			ret = 2;
   1884e:	bf4c      	ite	mi
   18850:	2502      	movmi	r5, #2
		ret = 1;
   18852:	2501      	movpl	r5, #1
	if (queue == NULL) {
   18854:	b37f      	cbz	r7, 188b6 <submit_to_queue_locked+0x8e>
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
   18856:	4b1b      	ldr	r3, [pc, #108]	; (188c4 <submit_to_queue_locked+0x9c>)
   18858:	689b      	ldr	r3, [r3, #8]
   1885a:	42bb      	cmp	r3, r7
   1885c:	d111      	bne.n	18882 <submit_to_queue_locked+0x5a>
   1885e:	f004 fb2c 	bl	1ceba <k_is_in_isr>
   18862:	f080 0001 	eor.w	r0, r0, #1
   18866:	b2c0      	uxtb	r0, r0
	return (*flagp & BIT(bit)) != 0U;
   18868:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
   1886c:	07d9      	lsls	r1, r3, #31
	return (*flagp & BIT(bit)) != 0U;
   1886e:	f3c3 0280 	ubfx	r2, r3, #2, #1
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
   18872:	d523      	bpl.n	188bc <submit_to_queue_locked+0x94>
	} else if (draining && !chained) {
   18874:	b13a      	cbz	r2, 18886 <submit_to_queue_locked+0x5e>
   18876:	b940      	cbnz	r0, 1888a <submit_to_queue_locked+0x62>
		ret = -EBUSY;
   18878:	f06f 050f 	mvn.w	r5, #15
		*queuep = NULL;
   1887c:	2300      	movs	r3, #0
   1887e:	6033      	str	r3, [r6, #0]
	return ret;
   18880:	e013      	b.n	188aa <submit_to_queue_locked+0x82>
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
   18882:	2000      	movs	r0, #0
   18884:	e7f0      	b.n	18868 <submit_to_queue_locked+0x40>
	} else if (plugged && !draining) {
   18886:	071b      	lsls	r3, r3, #28
   18888:	d4f6      	bmi.n	18878 <submit_to_queue_locked+0x50>
	parent->next = child;
   1888a:	2300      	movs	r3, #0
   1888c:	6023      	str	r3, [r4, #0]
	return list->tail;
   1888e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
Z_GENLIST_APPEND(slist, snode)
   18892:	b963      	cbnz	r3, 188ae <submit_to_queue_locked+0x86>
	list->head = node;
   18894:	e9c7 4420 	strd	r4, r4, [r7, #128]	; 0x80
		(void)notify_queue_locked(queue);
   18898:	4638      	mov	r0, r7
   1889a:	f004 fbbd 	bl	1d018 <notify_queue_locked.isra.0>
	*flagp |= BIT(bit);
   1889e:	68e3      	ldr	r3, [r4, #12]
   188a0:	f043 0304 	orr.w	r3, r3, #4
   188a4:	60e3      	str	r3, [r4, #12]
			work->queue = *queuep;
   188a6:	6833      	ldr	r3, [r6, #0]
   188a8:	60a3      	str	r3, [r4, #8]
}
   188aa:	4628      	mov	r0, r5
   188ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	parent->next = child;
   188ae:	601c      	str	r4, [r3, #0]
	list->tail = node;
   188b0:	f8c7 4084 	str.w	r4, [r7, #132]	; 0x84
}
   188b4:	e7f0      	b.n	18898 <submit_to_queue_locked+0x70>
		return -EINVAL;
   188b6:	f06f 0515 	mvn.w	r5, #21
   188ba:	e7df      	b.n	1887c <submit_to_queue_locked+0x54>
		ret = -ENODEV;
   188bc:	f06f 0512 	mvn.w	r5, #18
   188c0:	e7dc      	b.n	1887c <submit_to_queue_locked+0x54>
   188c2:	bf00      	nop
   188c4:	20001998 	.word	0x20001998

000188c8 <k_work_submit>:
{
   188c8:	4601      	mov	r1, r0
	int ret = k_work_submit_to_queue(&k_sys_work_q, work);
   188ca:	4801      	ldr	r0, [pc, #4]	; (188d0 <k_work_submit+0x8>)
   188cc:	f004 bbd3 	b.w	1d076 <k_work_submit_to_queue>
   188d0:	20000970 	.word	0x20000970

000188d4 <k_work_queue_start>:
void k_work_queue_start(struct k_work_q *queue,
			k_thread_stack_t *stack,
			size_t stack_size,
			int prio,
			const struct k_work_queue_config *cfg)
{
   188d4:	b5f0      	push	{r4, r5, r6, r7, lr}
   188d6:	b089      	sub	sp, #36	; 0x24
   188d8:	4604      	mov	r4, r0
	list->head = NULL;
   188da:	2000      	movs	r0, #0
	list->tail = NULL;
   188dc:	e9c4 0020 	strd	r0, r0, [r4, #128]	; 0x80
   188e0:	9d0e      	ldr	r5, [sp, #56]	; 0x38
   188e2:	f104 0088 	add.w	r0, r4, #136	; 0x88
	list->tail = (sys_dnode_t *)list;
   188e6:	e9c4 0022 	strd	r0, r0, [r4, #136]	; 0x88
   188ea:	f104 0090 	add.w	r0, r4, #144	; 0x90
   188ee:	e9c4 0024 	strd	r0, r0, [r4, #144]	; 0x90

	sys_slist_init(&queue->pending);
	z_waitq_init(&queue->notifyq);
	z_waitq_init(&queue->drainq);

	if ((cfg != NULL) && cfg->no_yield) {
   188f2:	b31d      	cbz	r5, 1893c <k_work_queue_start+0x68>
   188f4:	7928      	ldrb	r0, [r5, #4]
		flags |= K_WORK_QUEUE_NO_YIELD;
   188f6:	2800      	cmp	r0, #0
   188f8:	f240 1001 	movw	r0, #257	; 0x101
   188fc:	bf08      	it	eq
   188fe:	2001      	moveq	r0, #1
	*flagp = flags;
   18900:	f8c4 0098 	str.w	r0, [r4, #152]	; 0x98
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
   18904:	2000      	movs	r0, #0
   18906:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
   1890a:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
   1890e:	e9cd 3003 	strd	r3, r0, [sp, #12]
   18912:	e9cd 0001 	strd	r0, r0, [sp, #4]
   18916:	e9cd 6706 	strd	r6, r7, [sp, #24]
   1891a:	4b09      	ldr	r3, [pc, #36]	; (18940 <k_work_queue_start+0x6c>)
   1891c:	9400      	str	r4, [sp, #0]
   1891e:	4620      	mov	r0, r4
   18920:	f7ff fd18 	bl	18354 <z_impl_k_thread_create>

	(void)k_thread_create(&queue->thread, stack, stack_size,
			      work_queue_main, queue, NULL, NULL,
			      prio, 0, K_FOREVER);

	if ((cfg != NULL) && (cfg->name != NULL)) {
   18924:	b125      	cbz	r5, 18930 <k_work_queue_start+0x5c>
   18926:	6829      	ldr	r1, [r5, #0]
   18928:	b111      	cbz	r1, 18930 <k_work_queue_start+0x5c>
	return z_impl_k_thread_name_set(thread, str);
   1892a:	4620      	mov	r0, r4
   1892c:	f004 facb 	bl	1cec6 <z_impl_k_thread_name_set>
	z_impl_k_thread_start(thread);
   18930:	4620      	mov	r0, r4
	}

	k_thread_start(&queue->thread);

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_work_queue, start, queue);
}
   18932:	b009      	add	sp, #36	; 0x24
   18934:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
   18938:	f004 bac8 	b.w	1cecc <z_impl_k_thread_start>
	uint32_t flags = K_WORK_QUEUE_STARTED;
   1893c:	2001      	movs	r0, #1
   1893e:	e7df      	b.n	18900 <k_work_queue_start+0x2c>
   18940:	000186fd 	.word	0x000186fd

00018944 <k_work_schedule_for_queue>:
}

int k_work_schedule_for_queue(struct k_work_q *queue,
			       struct k_work_delayable *dwork,
			       k_timeout_t delay)
{
   18944:	b513      	push	{r0, r1, r4, lr}
   18946:	9001      	str	r0, [sp, #4]
   18948:	4608      	mov	r0, r1
	__asm__ volatile(
   1894a:	f04f 0120 	mov.w	r1, #32
   1894e:	f3ef 8411 	mrs	r4, BASEPRI
   18952:	f381 8812 	msr	BASEPRI_MAX, r1
   18956:	f3bf 8f6f 	isb	sy
	return *flagp;
   1895a:	68c1      	ldr	r1, [r0, #12]
	struct k_work *work = &dwork->work;
	int ret = 0;
	k_spinlock_key_t key = k_spin_lock(&lock);

	/* Schedule the work item if it's idle or running. */
	if ((work_busy_get_locked(work) & ~K_WORK_RUNNING) == 0U) {
   1895c:	f011 0f0e 	tst.w	r1, #14
   18960:	d116      	bne.n	18990 <k_work_schedule_for_queue+0x4c>
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
   18962:	ea53 0c02 	orrs.w	ip, r3, r2
   18966:	d108      	bne.n	1897a <k_work_schedule_for_queue+0x36>
		return submit_to_queue_locked(work, queuep);
   18968:	a901      	add	r1, sp, #4
   1896a:	f7ff ff5d 	bl	18828 <submit_to_queue_locked>
	__asm__ volatile(
   1896e:	f384 8811 	msr	BASEPRI, r4
   18972:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&lock, key);

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_work, schedule_for_queue, queue, dwork, delay, ret);

	return ret;
}
   18976:	b002      	add	sp, #8
   18978:	bd10      	pop	{r4, pc}
	*flagp |= BIT(bit);
   1897a:	f041 0108 	orr.w	r1, r1, #8
   1897e:	60c1      	str	r1, [r0, #12]
	dwork->queue = *queuep;
   18980:	9901      	ldr	r1, [sp, #4]
   18982:	6281      	str	r1, [r0, #40]	; 0x28
	z_add_timeout(&dwork->timeout, work_timeout, delay);
   18984:	3010      	adds	r0, #16
   18986:	4903      	ldr	r1, [pc, #12]	; (18994 <k_work_schedule_for_queue+0x50>)
   18988:	f000 fbcc 	bl	19124 <z_add_timeout>
	return ret;
   1898c:	2001      	movs	r0, #1
   1898e:	e7ee      	b.n	1896e <k_work_schedule_for_queue+0x2a>
	int ret = 0;
   18990:	2000      	movs	r0, #0
   18992:	e7ec      	b.n	1896e <k_work_schedule_for_queue+0x2a>
   18994:	0001d027 	.word	0x0001d027

00018998 <k_work_schedule>:

int k_work_schedule(struct k_work_delayable *dwork,
				   k_timeout_t delay)
{
   18998:	4601      	mov	r1, r0
	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_work, schedule, dwork, delay);

	int ret = k_work_schedule_for_queue(&k_sys_work_q, dwork, delay);
   1899a:	4801      	ldr	r0, [pc, #4]	; (189a0 <k_work_schedule+0x8>)
   1899c:	f7ff bfd2 	b.w	18944 <k_work_schedule_for_queue>
   189a0:	20000970 	.word	0x20000970

000189a4 <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(struct k_thread *curr)
{
   189a4:	b538      	push	{r3, r4, r5, lr}
	int ret = slice_ticks;
   189a6:	4d07      	ldr	r5, [pc, #28]	; (189c4 <z_reset_time_slice+0x20>)
   189a8:	682c      	ldr	r4, [r5, #0]
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time(curr) != 0) {
   189aa:	b154      	cbz	r4, 189c2 <z_reset_time_slice+0x1e>
		_current_cpu->slice_ticks = slice_time(curr) + sys_clock_elapsed();
   189ac:	f7fc fc42 	bl	15234 <sys_clock_elapsed>
   189b0:	4b05      	ldr	r3, [pc, #20]	; (189c8 <z_reset_time_slice+0x24>)
   189b2:	4404      	add	r4, r0
   189b4:	611c      	str	r4, [r3, #16]
		z_set_timeout_expiry(slice_time(curr), false);
   189b6:	6828      	ldr	r0, [r5, #0]
   189b8:	2100      	movs	r1, #0
	}
}
   189ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		z_set_timeout_expiry(slice_time(curr), false);
   189be:	f004 bca1 	b.w	1d304 <z_set_timeout_expiry>
}
   189c2:	bd38      	pop	{r3, r4, r5, pc}
   189c4:	200019d0 	.word	0x200019d0
   189c8:	20001998 	.word	0x20001998

000189cc <k_sched_time_slice_set>:

void k_sched_time_slice_set(int32_t slice, int prio)
{
   189cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   189ce:	4604      	mov	r4, r0
   189d0:	460d      	mov	r5, r1
	__asm__ volatile(
   189d2:	f04f 0320 	mov.w	r3, #32
   189d6:	f3ef 8711 	mrs	r7, BASEPRI
   189da:	f383 8812 	msr	BASEPRI_MAX, r3
   189de:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		_current_cpu->slice_ticks = 0;
   189e2:	4e10      	ldr	r6, [pc, #64]	; (18a24 <k_sched_time_slice_set+0x58>)
   189e4:	2100      	movs	r1, #0
			return (uint32_t)((t * to_hz + off) / from_hz);
   189e6:	f44f 4c00 	mov.w	ip, #32768	; 0x8000
   189ea:	f240 30e7 	movw	r0, #999	; 0x3e7
   189ee:	6131      	str	r1, [r6, #16]
   189f0:	2300      	movs	r3, #0
   189f2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   189f6:	fbe4 010c 	umlal	r0, r1, r4, ip
   189fa:	f7f7 ff4f 	bl	1089c <__aeabi_uldivmod>
		slice_ticks = k_ms_to_ticks_ceil32(slice);
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
   189fe:	2c00      	cmp	r4, #0
   18a00:	4b09      	ldr	r3, [pc, #36]	; (18a28 <k_sched_time_slice_set+0x5c>)
   18a02:	dc0a      	bgt.n	18a1a <k_sched_time_slice_set+0x4e>
			/* It's not possible to reliably set a 1-tick
			 * timeout if ticks aren't regular.
			 */
			slice_ticks = MAX(2, slice_ticks);
   18a04:	6018      	str	r0, [r3, #0]
		}
		slice_max_prio = prio;
   18a06:	4b09      	ldr	r3, [pc, #36]	; (18a2c <k_sched_time_slice_set+0x60>)
		z_reset_time_slice(_current);
   18a08:	68b0      	ldr	r0, [r6, #8]
		slice_max_prio = prio;
   18a0a:	601d      	str	r5, [r3, #0]
		z_reset_time_slice(_current);
   18a0c:	f7ff ffca 	bl	189a4 <z_reset_time_slice>
	__asm__ volatile(
   18a10:	f387 8811 	msr	BASEPRI, r7
   18a14:	f3bf 8f6f 	isb	sy
	}
}
   18a18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			slice_ticks = MAX(2, slice_ticks);
   18a1a:	2802      	cmp	r0, #2
   18a1c:	bfb8      	it	lt
   18a1e:	2002      	movlt	r0, #2
   18a20:	e7f0      	b.n	18a04 <k_sched_time_slice_set+0x38>
   18a22:	bf00      	nop
   18a24:	20001998 	.word	0x20001998
   18a28:	200019d0 	.word	0x200019d0
   18a2c:	200019cc 	.word	0x200019cc

00018a30 <z_reschedule>:
{
#ifdef CONFIG_SMP
	_current_cpu->swap_ok = 0;
#endif

	return arch_irq_unlocked(key) && !arch_is_in_isr();
   18a30:	b949      	cbnz	r1, 18a46 <z_reschedule+0x16>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
   18a32:	f3ef 8005 	mrs	r0, IPSR
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
	if (resched(key.key) && need_swap()) {
   18a36:	b930      	cbnz	r0, 18a46 <z_reschedule+0x16>
	new_thread = _kernel.ready_q.cache;
   18a38:	4b05      	ldr	r3, [pc, #20]	; (18a50 <z_reschedule+0x20>)
	if (resched(key.key) && need_swap()) {
   18a3a:	69da      	ldr	r2, [r3, #28]
   18a3c:	689b      	ldr	r3, [r3, #8]
   18a3e:	429a      	cmp	r2, r3
   18a40:	d001      	beq.n	18a46 <z_reschedule+0x16>
	ret = arch_swap(key);
   18a42:	f7fa b8c3 	b.w	12bcc <arch_swap>
   18a46:	f381 8811 	msr	BASEPRI, r1
   18a4a:	f3bf 8f6f 	isb	sy
		z_swap(lock, key);
	} else {
		k_spin_unlock(lock, key);
		signal_pending_ipi();
	}
}
   18a4e:	4770      	bx	lr
   18a50:	20001998 	.word	0x20001998

00018a54 <k_sched_lock>:
	__asm__ volatile(
   18a54:	f04f 0320 	mov.w	r3, #32
   18a58:	f3ef 8111 	mrs	r1, BASEPRI
   18a5c:	f383 8812 	msr	BASEPRI_MAX, r3
   18a60:	f3bf 8f6f 	isb	sy
	--_current->base.sched_locked;
   18a64:	4b04      	ldr	r3, [pc, #16]	; (18a78 <k_sched_lock+0x24>)
   18a66:	689a      	ldr	r2, [r3, #8]
   18a68:	7bd3      	ldrb	r3, [r2, #15]
   18a6a:	3b01      	subs	r3, #1
   18a6c:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
   18a6e:	f381 8811 	msr	BASEPRI, r1
   18a72:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
   18a76:	4770      	bx	lr
   18a78:	20001998 	.word	0x20001998

00018a7c <update_cache>:
{
   18a7c:	b538      	push	{r3, r4, r5, lr}
   18a7e:	4602      	mov	r2, r0
	return _priq_run_best(curr_cpu_runq());
   18a80:	480c      	ldr	r0, [pc, #48]	; (18ab4 <update_cache+0x38>)
   18a82:	4d0d      	ldr	r5, [pc, #52]	; (18ab8 <update_cache+0x3c>)
   18a84:	f004 fb71 	bl	1d16a <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
   18a88:	4604      	mov	r4, r0
   18a8a:	b900      	cbnz	r0, 18a8e <update_cache+0x12>
   18a8c:	68ec      	ldr	r4, [r5, #12]
	if (z_is_thread_prevented_from_running(_current)) {
   18a8e:	68ab      	ldr	r3, [r5, #8]
	if (preempt_ok != 0) {
   18a90:	b94a      	cbnz	r2, 18aa6 <update_cache+0x2a>
	if (z_is_thread_prevented_from_running(_current)) {
   18a92:	7b5a      	ldrb	r2, [r3, #13]
   18a94:	06d2      	lsls	r2, r2, #27
   18a96:	d106      	bne.n	18aa6 <update_cache+0x2a>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
   18a98:	69a2      	ldr	r2, [r4, #24]
   18a9a:	b922      	cbnz	r2, 18aa6 <update_cache+0x2a>
	if (is_preempt(_current) || is_metairq(thread)) {
   18a9c:	89da      	ldrh	r2, [r3, #14]
   18a9e:	2a7f      	cmp	r2, #127	; 0x7f
   18aa0:	d901      	bls.n	18aa6 <update_cache+0x2a>
		_kernel.ready_q.cache = _current;
   18aa2:	61eb      	str	r3, [r5, #28]
}
   18aa4:	bd38      	pop	{r3, r4, r5, pc}
		if (thread != _current) {
   18aa6:	429c      	cmp	r4, r3
   18aa8:	d002      	beq.n	18ab0 <update_cache+0x34>
			z_reset_time_slice(thread);
   18aaa:	4620      	mov	r0, r4
   18aac:	f7ff ff7a 	bl	189a4 <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
   18ab0:	61ec      	str	r4, [r5, #28]
}
   18ab2:	e7f7      	b.n	18aa4 <update_cache+0x28>
   18ab4:	200019b8 	.word	0x200019b8
   18ab8:	20001998 	.word	0x20001998

00018abc <move_thread_to_end_of_prio_q>:
{
   18abc:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
   18abe:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
   18ac2:	7b43      	ldrb	r3, [r0, #13]
   18ac4:	2a00      	cmp	r2, #0
{
   18ac6:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
   18ac8:	da04      	bge.n	18ad4 <move_thread_to_end_of_prio_q+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
   18aca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
   18ace:	7343      	strb	r3, [r0, #13]

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));

	sys_dlist_remove(&thread->base.qnode_dlist);
   18ad0:	f004 faff 	bl	1d0d2 <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
   18ad4:	7b4b      	ldrb	r3, [r1, #13]
	return list->head == list;
   18ad6:	4a15      	ldr	r2, [pc, #84]	; (18b2c <move_thread_to_end_of_prio_q+0x70>)
   18ad8:	f063 037f 	orn	r3, r3, #127	; 0x7f
   18adc:	734b      	strb	r3, [r1, #13]
 */

static inline sys_dnode_t *sys_dlist_peek_next_no_check(sys_dlist_t *list,
							sys_dnode_t *node)
{
	return (node == list->tail) ? NULL : node->next;
   18ade:	e9d2 3408 	ldrd	r3, r4, [r2, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   18ae2:	f102 0520 	add.w	r5, r2, #32
   18ae6:	42ab      	cmp	r3, r5
   18ae8:	d01b      	beq.n	18b22 <move_thread_to_end_of_prio_q+0x66>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   18aea:	b1d3      	cbz	r3, 18b22 <move_thread_to_end_of_prio_q+0x66>
	int32_t b1 = thread_1->base.prio;
   18aec:	f991 600e 	ldrsb.w	r6, [r1, #14]
	int32_t b2 = thread_2->base.prio;
   18af0:	f993 000e 	ldrsb.w	r0, [r3, #14]
	if (b1 != b2) {
   18af4:	4286      	cmp	r6, r0
   18af6:	d00f      	beq.n	18b18 <move_thread_to_end_of_prio_q+0x5c>
		return b2 - b1;
   18af8:	1b80      	subs	r0, r0, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
   18afa:	2800      	cmp	r0, #0
   18afc:	dd0c      	ble.n	18b18 <move_thread_to_end_of_prio_q+0x5c>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
   18afe:	6858      	ldr	r0, [r3, #4]

	node->prev = prev;
	node->next = successor;
   18b00:	e9c1 3000 	strd	r3, r0, [r1]
	prev->next = node;
   18b04:	6001      	str	r1, [r0, #0]
	successor->prev = node;
   18b06:	6059      	str	r1, [r3, #4]
	update_cache(thread == _current);
   18b08:	6890      	ldr	r0, [r2, #8]
   18b0a:	1a43      	subs	r3, r0, r1
   18b0c:	4258      	negs	r0, r3
}
   18b0e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	update_cache(thread == _current);
   18b12:	4158      	adcs	r0, r3
   18b14:	f7ff bfb2 	b.w	18a7c <update_cache>
	return (node == list->tail) ? NULL : node->next;
   18b18:	42a3      	cmp	r3, r4
   18b1a:	d002      	beq.n	18b22 <move_thread_to_end_of_prio_q+0x66>
   18b1c:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   18b1e:	2b00      	cmp	r3, #0
   18b20:	d1e6      	bne.n	18af0 <move_thread_to_end_of_prio_q+0x34>
	node->prev = tail;
   18b22:	e9c1 5400 	strd	r5, r4, [r1]
	tail->next = node;
   18b26:	6021      	str	r1, [r4, #0]
	list->tail = node;
   18b28:	6251      	str	r1, [r2, #36]	; 0x24
}
   18b2a:	e7ed      	b.n	18b08 <move_thread_to_end_of_prio_q+0x4c>
   18b2c:	20001998 	.word	0x20001998

00018b30 <z_time_slice>:
{
   18b30:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
   18b32:	f04f 0320 	mov.w	r3, #32
   18b36:	f3ef 8511 	mrs	r5, BASEPRI
   18b3a:	f383 8812 	msr	BASEPRI_MAX, r3
   18b3e:	f3bf 8f6f 	isb	sy
	if (pending_current == _current) {
   18b42:	4b17      	ldr	r3, [pc, #92]	; (18ba0 <z_time_slice+0x70>)
   18b44:	4a17      	ldr	r2, [pc, #92]	; (18ba4 <z_time_slice+0x74>)
   18b46:	689c      	ldr	r4, [r3, #8]
   18b48:	6811      	ldr	r1, [r2, #0]
   18b4a:	428c      	cmp	r4, r1
   18b4c:	d107      	bne.n	18b5e <z_time_slice+0x2e>
	z_reset_time_slice(curr);
   18b4e:	4620      	mov	r0, r4
   18b50:	f7ff ff28 	bl	189a4 <z_reset_time_slice>
	__asm__ volatile(
   18b54:	f385 8811 	msr	BASEPRI, r5
   18b58:	f3bf 8f6f 	isb	sy
}
   18b5c:	bd38      	pop	{r3, r4, r5, pc}
	pending_current = NULL;
   18b5e:	2100      	movs	r1, #0
   18b60:	6011      	str	r1, [r2, #0]
	int ret = slice_ticks;
   18b62:	4a11      	ldr	r2, [pc, #68]	; (18ba8 <z_time_slice+0x78>)
	if (slice_time(_current) && sliceable(_current)) {
   18b64:	6812      	ldr	r2, [r2, #0]
   18b66:	b1c2      	cbz	r2, 18b9a <z_time_slice+0x6a>
		&& !z_is_idle_thread_object(thread);
   18b68:	89e2      	ldrh	r2, [r4, #14]
   18b6a:	2a7f      	cmp	r2, #127	; 0x7f
   18b6c:	d815      	bhi.n	18b9a <z_time_slice+0x6a>
		&& !z_is_thread_prevented_from_running(thread)
   18b6e:	7b62      	ldrb	r2, [r4, #13]
   18b70:	06d2      	lsls	r2, r2, #27
   18b72:	d112      	bne.n	18b9a <z_time_slice+0x6a>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
   18b74:	4a0d      	ldr	r2, [pc, #52]	; (18bac <z_time_slice+0x7c>)
   18b76:	f994 100e 	ldrsb.w	r1, [r4, #14]
   18b7a:	6812      	ldr	r2, [r2, #0]
   18b7c:	4291      	cmp	r1, r2
   18b7e:	db0c      	blt.n	18b9a <z_time_slice+0x6a>
	if (slice_time(_current) && sliceable(_current)) {
   18b80:	4a0b      	ldr	r2, [pc, #44]	; (18bb0 <z_time_slice+0x80>)
   18b82:	4294      	cmp	r4, r2
   18b84:	d009      	beq.n	18b9a <z_time_slice+0x6a>
		if (ticks >= _current_cpu->slice_ticks) {
   18b86:	691a      	ldr	r2, [r3, #16]
   18b88:	4282      	cmp	r2, r0
   18b8a:	dc03      	bgt.n	18b94 <z_time_slice+0x64>
		move_thread_to_end_of_prio_q(curr);
   18b8c:	4620      	mov	r0, r4
   18b8e:	f7ff ff95 	bl	18abc <move_thread_to_end_of_prio_q>
   18b92:	e7dc      	b.n	18b4e <z_time_slice+0x1e>
			_current_cpu->slice_ticks -= ticks;
   18b94:	1a12      	subs	r2, r2, r0
		_current_cpu->slice_ticks = 0;
   18b96:	611a      	str	r2, [r3, #16]
   18b98:	e7dc      	b.n	18b54 <z_time_slice+0x24>
   18b9a:	2200      	movs	r2, #0
   18b9c:	e7fb      	b.n	18b96 <z_time_slice+0x66>
   18b9e:	bf00      	nop
   18ba0:	20001998 	.word	0x20001998
   18ba4:	200019c8 	.word	0x200019c8
   18ba8:	200019d0 	.word	0x200019d0
   18bac:	200019cc 	.word	0x200019cc
   18bb0:	20000868 	.word	0x20000868

00018bb4 <ready_thread>:
{
   18bb4:	b470      	push	{r4, r5, r6}
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
   18bb6:	f990 200d 	ldrsb.w	r2, [r0, #13]
   18bba:	7b43      	ldrb	r3, [r0, #13]
   18bbc:	2a00      	cmp	r2, #0
   18bbe:	db2a      	blt.n	18c16 <ready_thread+0x62>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
   18bc0:	06da      	lsls	r2, r3, #27
   18bc2:	d128      	bne.n	18c16 <ready_thread+0x62>
   18bc4:	6982      	ldr	r2, [r0, #24]
   18bc6:	bb32      	cbnz	r2, 18c16 <ready_thread+0x62>
	return list->head == list;
   18bc8:	4a14      	ldr	r2, [pc, #80]	; (18c1c <ready_thread+0x68>)
	thread->base.thread_state |= _THREAD_QUEUED;
   18bca:	f063 037f 	orn	r3, r3, #127	; 0x7f
   18bce:	7343      	strb	r3, [r0, #13]
	return (node == list->tail) ? NULL : node->next;
   18bd0:	e9d2 3408 	ldrd	r3, r4, [r2, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   18bd4:	f102 0520 	add.w	r5, r2, #32
   18bd8:	42ab      	cmp	r3, r5
   18bda:	d017      	beq.n	18c0c <ready_thread+0x58>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   18bdc:	b1b3      	cbz	r3, 18c0c <ready_thread+0x58>
	int32_t b1 = thread_1->base.prio;
   18bde:	f990 600e 	ldrsb.w	r6, [r0, #14]
	int32_t b2 = thread_2->base.prio;
   18be2:	f993 100e 	ldrsb.w	r1, [r3, #14]
	if (b1 != b2) {
   18be6:	428e      	cmp	r6, r1
   18be8:	d00b      	beq.n	18c02 <ready_thread+0x4e>
		return b2 - b1;
   18bea:	1b89      	subs	r1, r1, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
   18bec:	2900      	cmp	r1, #0
   18bee:	dd08      	ble.n	18c02 <ready_thread+0x4e>
	sys_dnode_t *const prev = successor->prev;
   18bf0:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
   18bf2:	e9c0 3200 	strd	r3, r2, [r0]
	prev->next = node;
   18bf6:	6010      	str	r0, [r2, #0]
	successor->prev = node;
   18bf8:	6058      	str	r0, [r3, #4]
}
   18bfa:	bc70      	pop	{r4, r5, r6}
		update_cache(0);
   18bfc:	2000      	movs	r0, #0
   18bfe:	f7ff bf3d 	b.w	18a7c <update_cache>
	return (node == list->tail) ? NULL : node->next;
   18c02:	42a3      	cmp	r3, r4
   18c04:	d002      	beq.n	18c0c <ready_thread+0x58>
   18c06:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   18c08:	2b00      	cmp	r3, #0
   18c0a:	d1ea      	bne.n	18be2 <ready_thread+0x2e>
	node->prev = tail;
   18c0c:	e9c0 5400 	strd	r5, r4, [r0]
	tail->next = node;
   18c10:	6020      	str	r0, [r4, #0]
	list->tail = node;
   18c12:	6250      	str	r0, [r2, #36]	; 0x24
}
   18c14:	e7f1      	b.n	18bfa <ready_thread+0x46>
}
   18c16:	bc70      	pop	{r4, r5, r6}
   18c18:	4770      	bx	lr
   18c1a:	bf00      	nop
   18c1c:	20001998 	.word	0x20001998

00018c20 <z_sched_start>:
{
   18c20:	b510      	push	{r4, lr}
	__asm__ volatile(
   18c22:	f04f 0220 	mov.w	r2, #32
   18c26:	f3ef 8411 	mrs	r4, BASEPRI
   18c2a:	f382 8812 	msr	BASEPRI_MAX, r2
   18c2e:	f3bf 8f6f 	isb	sy
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
   18c32:	7b42      	ldrb	r2, [r0, #13]
	if (z_has_thread_started(thread)) {
   18c34:	0751      	lsls	r1, r2, #29
   18c36:	d404      	bmi.n	18c42 <z_sched_start+0x22>
	__asm__ volatile(
   18c38:	f384 8811 	msr	BASEPRI, r4
   18c3c:	f3bf 8f6f 	isb	sy
}
   18c40:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
   18c42:	f022 0204 	bic.w	r2, r2, #4
   18c46:	7342      	strb	r2, [r0, #13]
	ready_thread(thread);
   18c48:	f7ff ffb4 	bl	18bb4 <ready_thread>
	z_reschedule(&sched_spinlock, key);
   18c4c:	4621      	mov	r1, r4
   18c4e:	4802      	ldr	r0, [pc, #8]	; (18c58 <z_sched_start+0x38>)
}
   18c50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule(&sched_spinlock, key);
   18c54:	f7ff beec 	b.w	18a30 <z_reschedule>
   18c58:	20001a14 	.word	0x20001a14

00018c5c <unready_thread>:
{
   18c5c:	b508      	push	{r3, lr}
	if (z_is_thread_queued(thread)) {
   18c5e:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
   18c62:	7b43      	ldrb	r3, [r0, #13]
   18c64:	2a00      	cmp	r2, #0
{
   18c66:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
   18c68:	da04      	bge.n	18c74 <unready_thread+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
   18c6a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
   18c6e:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
   18c70:	f004 fa2f 	bl	1d0d2 <sys_dlist_remove>
	update_cache(thread == _current);
   18c74:	4b04      	ldr	r3, [pc, #16]	; (18c88 <unready_thread+0x2c>)
   18c76:	6898      	ldr	r0, [r3, #8]
   18c78:	1a43      	subs	r3, r0, r1
   18c7a:	4258      	negs	r0, r3
   18c7c:	4158      	adcs	r0, r3
}
   18c7e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	update_cache(thread == _current);
   18c82:	f7ff befb 	b.w	18a7c <update_cache>
   18c86:	bf00      	nop
   18c88:	20001998 	.word	0x20001998

00018c8c <pend>:
{
   18c8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   18c90:	4606      	mov	r6, r0
   18c92:	4615      	mov	r5, r2
   18c94:	461c      	mov	r4, r3
	__asm__ volatile(
   18c96:	f04f 0320 	mov.w	r3, #32
   18c9a:	f3ef 8711 	mrs	r7, BASEPRI
   18c9e:	f383 8812 	msr	BASEPRI_MAX, r3
   18ca2:	f3bf 8f6f 	isb	sy
		add_to_waitq_locked(thread, wait_q);
   18ca6:	f004 fa98 	bl	1d1da <add_to_waitq_locked>
	__asm__ volatile(
   18caa:	f387 8811 	msr	BASEPRI, r7
   18cae:	f3bf 8f6f 	isb	sy
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
   18cb2:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
   18cb6:	bf08      	it	eq
   18cb8:	f1b5 3fff 	cmpeq.w	r5, #4294967295	; 0xffffffff
   18cbc:	d008      	beq.n	18cd0 <pend+0x44>
   18cbe:	462a      	mov	r2, r5
   18cc0:	4623      	mov	r3, r4
   18cc2:	f106 0018 	add.w	r0, r6, #24
   18cc6:	4903      	ldr	r1, [pc, #12]	; (18cd4 <pend+0x48>)
}
   18cc8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   18ccc:	f000 ba2a 	b.w	19124 <z_add_timeout>
   18cd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   18cd4:	0001d197 	.word	0x0001d197

00018cd8 <z_pend_curr>:
{
   18cd8:	b510      	push	{r4, lr}
	pending_current = _current;
   18cda:	4b07      	ldr	r3, [pc, #28]	; (18cf8 <z_pend_curr+0x20>)
   18cdc:	6898      	ldr	r0, [r3, #8]
   18cde:	4b07      	ldr	r3, [pc, #28]	; (18cfc <z_pend_curr+0x24>)
{
   18ce0:	460c      	mov	r4, r1
	pending_current = _current;
   18ce2:	6018      	str	r0, [r3, #0]
{
   18ce4:	4611      	mov	r1, r2
	pend(_current, wait_q, timeout);
   18ce6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   18cea:	f7ff ffcf 	bl	18c8c <pend>
   18cee:	4620      	mov	r0, r4
}
   18cf0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   18cf4:	f7f9 bf6a 	b.w	12bcc <arch_swap>
   18cf8:	20001998 	.word	0x20001998
   18cfc:	200019c8 	.word	0x200019c8

00018d00 <z_set_prio>:
{
   18d00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   18d02:	4604      	mov	r4, r0
	__asm__ volatile(
   18d04:	f04f 0320 	mov.w	r3, #32
   18d08:	f3ef 8611 	mrs	r6, BASEPRI
   18d0c:	f383 8812 	msr	BASEPRI_MAX, r3
   18d10:	f3bf 8f6f 	isb	sy
	uint8_t state = thread->base.thread_state;
   18d14:	7b43      	ldrb	r3, [r0, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
   18d16:	06da      	lsls	r2, r3, #27
				thread->base.prio = prio;
   18d18:	b249      	sxtb	r1, r1
   18d1a:	d133      	bne.n	18d84 <z_set_prio+0x84>
		if (need_sched) {
   18d1c:	6982      	ldr	r2, [r0, #24]
   18d1e:	bb8a      	cbnz	r2, 18d84 <z_set_prio+0x84>
	thread->base.thread_state &= ~_THREAD_QUEUED;
   18d20:	f003 037f 	and.w	r3, r3, #127	; 0x7f
   18d24:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
   18d26:	f004 f9d4 	bl	1d0d2 <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
   18d2a:	7b43      	ldrb	r3, [r0, #13]
	return list->head == list;
   18d2c:	4a17      	ldr	r2, [pc, #92]	; (18d8c <z_set_prio+0x8c>)
				thread->base.prio = prio;
   18d2e:	7381      	strb	r1, [r0, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
   18d30:	f063 037f 	orn	r3, r3, #127	; 0x7f
   18d34:	7343      	strb	r3, [r0, #13]
   18d36:	4610      	mov	r0, r2
   18d38:	f850 3f20 	ldr.w	r3, [r0, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
   18d3c:	4283      	cmp	r3, r0
   18d3e:	d01b      	beq.n	18d78 <z_set_prio+0x78>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   18d40:	b1d3      	cbz	r3, 18d78 <z_set_prio+0x78>
	return (node == list->tail) ? NULL : node->next;
   18d42:	6a57      	ldr	r7, [r2, #36]	; 0x24
	int32_t b2 = thread_2->base.prio;
   18d44:	f993 500e 	ldrsb.w	r5, [r3, #14]
	if (b1 != b2) {
   18d48:	42a9      	cmp	r1, r5
   18d4a:	d010      	beq.n	18d6e <z_set_prio+0x6e>
		return b2 - b1;
   18d4c:	1a6d      	subs	r5, r5, r1
		if (z_sched_prio_cmp(thread, t) > 0) {
   18d4e:	2d00      	cmp	r5, #0
   18d50:	dd0d      	ble.n	18d6e <z_set_prio+0x6e>
	sys_dnode_t *const prev = successor->prev;
   18d52:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
   18d54:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
   18d58:	6014      	str	r4, [r2, #0]
	successor->prev = node;
   18d5a:	605c      	str	r4, [r3, #4]
			update_cache(1);
   18d5c:	2001      	movs	r0, #1
   18d5e:	f7ff fe8d 	bl	18a7c <update_cache>
   18d62:	2001      	movs	r0, #1
	__asm__ volatile(
   18d64:	f386 8811 	msr	BASEPRI, r6
   18d68:	f3bf 8f6f 	isb	sy
}
   18d6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return (node == list->tail) ? NULL : node->next;
   18d6e:	42bb      	cmp	r3, r7
   18d70:	d002      	beq.n	18d78 <z_set_prio+0x78>
   18d72:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   18d74:	2b00      	cmp	r3, #0
   18d76:	d1e5      	bne.n	18d44 <z_set_prio+0x44>
	sys_dnode_t *const tail = list->tail;
   18d78:	6a53      	ldr	r3, [r2, #36]	; 0x24
	node->prev = tail;
   18d7a:	e9c4 0300 	strd	r0, r3, [r4]
	tail->next = node;
   18d7e:	601c      	str	r4, [r3, #0]
	list->tail = node;
   18d80:	6254      	str	r4, [r2, #36]	; 0x24
}
   18d82:	e7eb      	b.n	18d5c <z_set_prio+0x5c>
			thread->base.prio = prio;
   18d84:	73a1      	strb	r1, [r4, #14]
   18d86:	2000      	movs	r0, #0
   18d88:	e7ec      	b.n	18d64 <z_set_prio+0x64>
   18d8a:	bf00      	nop
   18d8c:	20001998 	.word	0x20001998

00018d90 <z_impl_k_thread_suspend>:
{
   18d90:	b570      	push	{r4, r5, r6, lr}
   18d92:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
   18d94:	3018      	adds	r0, #24
   18d96:	f004 fa8f 	bl	1d2b8 <z_abort_timeout>
	__asm__ volatile(
   18d9a:	f04f 0320 	mov.w	r3, #32
   18d9e:	f3ef 8611 	mrs	r6, BASEPRI
   18da2:	f383 8812 	msr	BASEPRI_MAX, r3
   18da6:	f3bf 8f6f 	isb	sy
		if (z_is_thread_queued(thread)) {
   18daa:	f994 200d 	ldrsb.w	r2, [r4, #13]
	return (thread->base.thread_state & state) != 0U;
   18dae:	7b63      	ldrb	r3, [r4, #13]
   18db0:	2a00      	cmp	r2, #0
   18db2:	da05      	bge.n	18dc0 <z_impl_k_thread_suspend+0x30>
	thread->base.thread_state &= ~_THREAD_QUEUED;
   18db4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
   18db8:	7363      	strb	r3, [r4, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
   18dba:	4620      	mov	r0, r4
   18dbc:	f004 f989 	bl	1d0d2 <sys_dlist_remove>
		update_cache(thread == _current);
   18dc0:	4d0b      	ldr	r5, [pc, #44]	; (18df0 <z_impl_k_thread_suspend+0x60>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
   18dc2:	7b63      	ldrb	r3, [r4, #13]
   18dc4:	68a8      	ldr	r0, [r5, #8]
   18dc6:	f043 0310 	orr.w	r3, r3, #16
   18dca:	7363      	strb	r3, [r4, #13]
   18dcc:	1b03      	subs	r3, r0, r4
   18dce:	4258      	negs	r0, r3
   18dd0:	4158      	adcs	r0, r3
   18dd2:	f7ff fe53 	bl	18a7c <update_cache>
	__asm__ volatile(
   18dd6:	f386 8811 	msr	BASEPRI, r6
   18dda:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
   18dde:	68ab      	ldr	r3, [r5, #8]
   18de0:	42a3      	cmp	r3, r4
   18de2:	d103      	bne.n	18dec <z_impl_k_thread_suspend+0x5c>
}
   18de4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
   18de8:	f004 b9b5 	b.w	1d156 <z_reschedule_unlocked>
}
   18dec:	bd70      	pop	{r4, r5, r6, pc}
   18dee:	bf00      	nop
   18df0:	20001998 	.word	0x20001998

00018df4 <k_sched_unlock>:
{
   18df4:	b510      	push	{r4, lr}
	__asm__ volatile(
   18df6:	f04f 0320 	mov.w	r3, #32
   18dfa:	f3ef 8411 	mrs	r4, BASEPRI
   18dfe:	f383 8812 	msr	BASEPRI_MAX, r3
   18e02:	f3bf 8f6f 	isb	sy
		++_current->base.sched_locked;
   18e06:	4b08      	ldr	r3, [pc, #32]	; (18e28 <k_sched_unlock+0x34>)
   18e08:	689a      	ldr	r2, [r3, #8]
   18e0a:	7bd3      	ldrb	r3, [r2, #15]
   18e0c:	3301      	adds	r3, #1
   18e0e:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
   18e10:	2000      	movs	r0, #0
   18e12:	f7ff fe33 	bl	18a7c <update_cache>
	__asm__ volatile(
   18e16:	f384 8811 	msr	BASEPRI, r4
   18e1a:	f3bf 8f6f 	isb	sy
}
   18e1e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule_unlocked();
   18e22:	f004 b998 	b.w	1d156 <z_reschedule_unlocked>
   18e26:	bf00      	nop
   18e28:	20001998 	.word	0x20001998

00018e2c <z_sched_init>:
	list->head = (sys_dnode_t *)list;
   18e2c:	4b04      	ldr	r3, [pc, #16]	; (18e40 <z_sched_init+0x14>)
#else
	init_ready_q(&_kernel.ready_q);
#endif

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
   18e2e:	2100      	movs	r1, #0
   18e30:	f103 0220 	add.w	r2, r3, #32
	list->tail = (sys_dnode_t *)list;
   18e34:	e9c3 2208 	strd	r2, r2, [r3, #32]
   18e38:	4608      	mov	r0, r1
   18e3a:	f7ff bdc7 	b.w	189cc <k_sched_time_slice_set>
   18e3e:	bf00      	nop
   18e40:	20001998 	.word	0x20001998

00018e44 <z_impl_k_yield>:
#include <syscalls/k_thread_deadline_set_mrsh.c>
#endif
#endif

void z_impl_k_yield(void)
{
   18e44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__asm__ volatile(
   18e46:	f04f 0320 	mov.w	r3, #32
   18e4a:	f3ef 8511 	mrs	r5, BASEPRI
   18e4e:	f383 8812 	msr	BASEPRI_MAX, r3
   18e52:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if (!IS_ENABLED(CONFIG_SMP) ||
	    z_is_thread_queued(_current)) {
		dequeue_thread(_current);
   18e56:	491a      	ldr	r1, [pc, #104]	; (18ec0 <z_impl_k_yield+0x7c>)
   18e58:	6888      	ldr	r0, [r1, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
   18e5a:	7b43      	ldrb	r3, [r0, #13]
   18e5c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
   18e60:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
   18e62:	f004 f936 	bl	1d0d2 <sys_dlist_remove>
	}
	queue_thread(_current);
   18e66:	688b      	ldr	r3, [r1, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
   18e68:	7b5a      	ldrb	r2, [r3, #13]
	return list->head == list;
   18e6a:	4608      	mov	r0, r1
   18e6c:	f062 027f 	orn	r2, r2, #127	; 0x7f
   18e70:	735a      	strb	r2, [r3, #13]
   18e72:	f850 2f20 	ldr.w	r2, [r0, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
   18e76:	4282      	cmp	r2, r0
   18e78:	d01c      	beq.n	18eb4 <z_impl_k_yield+0x70>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   18e7a:	b1da      	cbz	r2, 18eb4 <z_impl_k_yield+0x70>
	return (node == list->tail) ? NULL : node->next;
   18e7c:	6a4f      	ldr	r7, [r1, #36]	; 0x24
	int32_t b1 = thread_1->base.prio;
   18e7e:	f993 600e 	ldrsb.w	r6, [r3, #14]
	int32_t b2 = thread_2->base.prio;
   18e82:	f992 400e 	ldrsb.w	r4, [r2, #14]
	if (b1 != b2) {
   18e86:	42a6      	cmp	r6, r4
   18e88:	d00f      	beq.n	18eaa <z_impl_k_yield+0x66>
		return b2 - b1;
   18e8a:	1ba4      	subs	r4, r4, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
   18e8c:	2c00      	cmp	r4, #0
   18e8e:	dd0c      	ble.n	18eaa <z_impl_k_yield+0x66>
	sys_dnode_t *const prev = successor->prev;
   18e90:	6851      	ldr	r1, [r2, #4]
	node->next = successor;
   18e92:	e9c3 2100 	strd	r2, r1, [r3]
	prev->next = node;
   18e96:	600b      	str	r3, [r1, #0]
	successor->prev = node;
   18e98:	6053      	str	r3, [r2, #4]
	update_cache(1);
   18e9a:	2001      	movs	r0, #1
   18e9c:	f7ff fdee 	bl	18a7c <update_cache>
   18ea0:	4628      	mov	r0, r5
	z_swap(&sched_spinlock, key);
}
   18ea2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   18ea6:	f7f9 be91 	b.w	12bcc <arch_swap>
	return (node == list->tail) ? NULL : node->next;
   18eaa:	42ba      	cmp	r2, r7
   18eac:	d002      	beq.n	18eb4 <z_impl_k_yield+0x70>
   18eae:	6812      	ldr	r2, [r2, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   18eb0:	2a00      	cmp	r2, #0
   18eb2:	d1e6      	bne.n	18e82 <z_impl_k_yield+0x3e>
	sys_dnode_t *const tail = list->tail;
   18eb4:	6a4a      	ldr	r2, [r1, #36]	; 0x24
	node->prev = tail;
   18eb6:	e9c3 0200 	strd	r0, r2, [r3]
	tail->next = node;
   18eba:	6013      	str	r3, [r2, #0]
	list->tail = node;
   18ebc:	624b      	str	r3, [r1, #36]	; 0x24
}
   18ebe:	e7ec      	b.n	18e9a <z_impl_k_yield+0x56>
   18ec0:	20001998 	.word	0x20001998

00018ec4 <z_tick_sleep>:
	 */
	LOG_DBG("thread %p for %u ticks", _current, ticks);
#endif

	/* wait of 0 ms is treated as a 'yield' */
	if (ticks == 0) {
   18ec4:	ea50 0301 	orrs.w	r3, r0, r1
{
   18ec8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   18ecc:	4605      	mov	r5, r0
   18ece:	460e      	mov	r6, r1
	if (ticks == 0) {
   18ed0:	d103      	bne.n	18eda <z_tick_sleep+0x16>
	z_impl_k_yield();
   18ed2:	f7ff ffb7 	bl	18e44 <z_impl_k_yield>
	if (ticks > 0) {
		return ticks;
	}
#endif

	return 0;
   18ed6:	2000      	movs	r0, #0
   18ed8:	e033      	b.n	18f42 <z_tick_sleep+0x7e>
	if (Z_TICK_ABS(ticks) <= 0) {
   18eda:	f06f 0401 	mvn.w	r4, #1
   18ede:	1a24      	subs	r4, r4, r0
   18ee0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   18ee4:	eb63 0301 	sbc.w	r3, r3, r1
   18ee8:	2c01      	cmp	r4, #1
   18eea:	f173 0300 	sbcs.w	r3, r3, #0
   18eee:	da02      	bge.n	18ef6 <z_tick_sleep+0x32>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
   18ef0:	f004 fa22 	bl	1d338 <sys_clock_tick_get_32>
   18ef4:	1944      	adds	r4, r0, r5
   18ef6:	f04f 0320 	mov.w	r3, #32
   18efa:	f3ef 8811 	mrs	r8, BASEPRI
   18efe:	f383 8812 	msr	BASEPRI_MAX, r3
   18f02:	f3bf 8f6f 	isb	sy
	pending_current = _current;
   18f06:	4f10      	ldr	r7, [pc, #64]	; (18f48 <z_tick_sleep+0x84>)
   18f08:	4b10      	ldr	r3, [pc, #64]	; (18f4c <z_tick_sleep+0x88>)
   18f0a:	68b8      	ldr	r0, [r7, #8]
   18f0c:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
   18f0e:	f7ff fea5 	bl	18c5c <unready_thread>
	z_add_thread_timeout(_current, timeout);
   18f12:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
   18f14:	490e      	ldr	r1, [pc, #56]	; (18f50 <z_tick_sleep+0x8c>)
   18f16:	462a      	mov	r2, r5
   18f18:	4633      	mov	r3, r6
   18f1a:	3018      	adds	r0, #24
   18f1c:	f000 f902 	bl	19124 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
   18f20:	68ba      	ldr	r2, [r7, #8]
   18f22:	7b53      	ldrb	r3, [r2, #13]
   18f24:	f043 0310 	orr.w	r3, r3, #16
   18f28:	7353      	strb	r3, [r2, #13]
   18f2a:	4640      	mov	r0, r8
   18f2c:	f7f9 fe4e 	bl	12bcc <arch_swap>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
   18f30:	f004 fa02 	bl	1d338 <sys_clock_tick_get_32>
   18f34:	1a20      	subs	r0, r4, r0
   18f36:	eb63 0303 	sbc.w	r3, r3, r3
	if (ticks > 0) {
   18f3a:	2801      	cmp	r0, #1
   18f3c:	f173 0300 	sbcs.w	r3, r3, #0
   18f40:	dbc9      	blt.n	18ed6 <z_tick_sleep+0x12>
}
   18f42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   18f46:	bf00      	nop
   18f48:	20001998 	.word	0x20001998
   18f4c:	200019c8 	.word	0x200019c8
   18f50:	0001d197 	.word	0x0001d197

00018f54 <z_impl_k_sleep>:
	__ASSERT(!arch_is_in_isr(), "");

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, sleep, timeout);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
   18f54:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
   18f58:	bf08      	it	eq
   18f5a:	f1b0 3fff 	cmpeq.w	r0, #4294967295	; 0xffffffff
{
   18f5e:	b508      	push	{r3, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
   18f60:	d106      	bne.n	18f70 <z_impl_k_sleep+0x1c>
		k_thread_suspend(_current);
   18f62:	4b08      	ldr	r3, [pc, #32]	; (18f84 <z_impl_k_sleep+0x30>)
   18f64:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
   18f66:	f7ff ff13 	bl	18d90 <z_impl_k_thread_suspend>

		SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, (int32_t) K_TICKS_FOREVER);

		return (int32_t) K_TICKS_FOREVER;
   18f6a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	int32_t ret = k_ticks_to_ms_floor64(ticks);

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, ret);

	return ret;
}
   18f6e:	bd08      	pop	{r3, pc}
	ticks = z_tick_sleep(ticks);
   18f70:	f7ff ffa8 	bl	18ec4 <z_tick_sleep>
			return ((t * to_hz + off) / from_hz);
   18f74:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
   18f78:	fb80 0303 	smull	r0, r3, r0, r3
   18f7c:	0bc0      	lsrs	r0, r0, #15
   18f7e:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
	return ret;
   18f82:	e7f4      	b.n	18f6e <z_impl_k_sleep+0x1a>
   18f84:	20001998 	.word	0x20001998

00018f88 <z_impl_z_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
   18f88:	4b01      	ldr	r3, [pc, #4]	; (18f90 <z_impl_z_current_get+0x8>)
   18f8a:	6898      	ldr	r0, [r3, #8]
   18f8c:	4770      	bx	lr
   18f8e:	bf00      	nop
   18f90:	20001998 	.word	0x20001998

00018f94 <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
   18f94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   18f98:	4604      	mov	r4, r0
   18f9a:	f04f 0320 	mov.w	r3, #32
   18f9e:	f3ef 8611 	mrs	r6, BASEPRI
   18fa2:	f383 8812 	msr	BASEPRI_MAX, r3
   18fa6:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
   18faa:	7b43      	ldrb	r3, [r0, #13]
   18fac:	071a      	lsls	r2, r3, #28
   18fae:	d505      	bpl.n	18fbc <z_thread_abort+0x28>
	__asm__ volatile(
   18fb0:	f386 8811 	msr	BASEPRI, r6
   18fb4:	f3bf 8f6f 	isb	sy
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
   18fb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		thread->base.thread_state &= ~_THREAD_ABORTING;
   18fbc:	f023 0220 	bic.w	r2, r3, #32
   18fc0:	f042 0108 	orr.w	r1, r2, #8
		if (z_is_thread_queued(thread)) {
   18fc4:	09d2      	lsrs	r2, r2, #7
   18fc6:	d120      	bne.n	1900a <z_thread_abort+0x76>
		thread->base.thread_state &= ~_THREAD_ABORTING;
   18fc8:	7341      	strb	r1, [r0, #13]
		if (thread->base.pended_on != NULL) {
   18fca:	68a3      	ldr	r3, [r4, #8]
   18fcc:	b113      	cbz	r3, 18fd4 <z_thread_abort+0x40>
			unpend_thread_no_timeout(thread);
   18fce:	4620      	mov	r0, r4
   18fd0:	f004 f887 	bl	1d0e2 <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
   18fd4:	f104 0018 	add.w	r0, r4, #24
   18fd8:	f004 f96e 	bl	1d2b8 <z_abort_timeout>
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
   18fdc:	f104 0758 	add.w	r7, r4, #88	; 0x58
   18fe0:	f04f 0800 	mov.w	r8, #0
	return list->head == list;
   18fe4:	6da5      	ldr	r5, [r4, #88]	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
   18fe6:	42bd      	cmp	r5, r7
   18fe8:	d000      	beq.n	18fec <z_thread_abort+0x58>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
   18fea:	b9b5      	cbnz	r5, 1901a <z_thread_abort+0x86>
		update_cache(1);
   18fec:	2001      	movs	r0, #1
   18fee:	f7ff fd45 	bl	18a7c <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
   18ff2:	4b10      	ldr	r3, [pc, #64]	; (19034 <z_thread_abort+0xa0>)
   18ff4:	689b      	ldr	r3, [r3, #8]
   18ff6:	42a3      	cmp	r3, r4
   18ff8:	d1da      	bne.n	18fb0 <z_thread_abort+0x1c>
   18ffa:	f3ef 8305 	mrs	r3, IPSR
   18ffe:	2b00      	cmp	r3, #0
   19000:	d1d6      	bne.n	18fb0 <z_thread_abort+0x1c>
   19002:	4630      	mov	r0, r6
   19004:	f7f9 fde2 	bl	12bcc <arch_swap>
	return ret;
   19008:	e7d2      	b.n	18fb0 <z_thread_abort+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
   1900a:	f003 035f 	and.w	r3, r3, #95	; 0x5f
   1900e:	f043 0308 	orr.w	r3, r3, #8
   19012:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
   19014:	f004 f85d 	bl	1d0d2 <sys_dlist_remove>
}
   19018:	e7d7      	b.n	18fca <z_thread_abort+0x36>
		unpend_thread_no_timeout(thread);
   1901a:	4628      	mov	r0, r5
   1901c:	f004 f861 	bl	1d0e2 <unpend_thread_no_timeout>
   19020:	f105 0018 	add.w	r0, r5, #24
   19024:	f004 f948 	bl	1d2b8 <z_abort_timeout>
   19028:	f8c5 8078 	str.w	r8, [r5, #120]	; 0x78
		ready_thread(thread);
   1902c:	4628      	mov	r0, r5
   1902e:	f7ff fdc1 	bl	18bb4 <ready_thread>
   19032:	e7d7      	b.n	18fe4 <z_thread_abort+0x50>
   19034:	20001998 	.word	0x20001998

00019038 <z_sched_wait>:
	return ret;
}

int z_sched_wait(struct k_spinlock *lock, k_spinlock_key_t key,
		 _wait_q_t *wait_q, k_timeout_t timeout, void **data)
{
   19038:	b5d3      	push	{r0, r1, r4, r6, r7, lr}
	int ret = z_pend_curr(lock, key, wait_q, timeout);
   1903a:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
{
   1903e:	9c08      	ldr	r4, [sp, #32]
	int ret = z_pend_curr(lock, key, wait_q, timeout);
   19040:	e9cd 6700 	strd	r6, r7, [sp]
   19044:	f7ff fe48 	bl	18cd8 <z_pend_curr>

	if (data != NULL) {
   19048:	b11c      	cbz	r4, 19052 <z_sched_wait+0x1a>
		*data = _current->base.swap_data;
   1904a:	4b03      	ldr	r3, [pc, #12]	; (19058 <z_sched_wait+0x20>)
   1904c:	689b      	ldr	r3, [r3, #8]
   1904e:	695b      	ldr	r3, [r3, #20]
   19050:	6023      	str	r3, [r4, #0]
	}
	return ret;
}
   19052:	b002      	add	sp, #8
   19054:	bdd0      	pop	{r4, r6, r7, pc}
   19056:	bf00      	nop
   19058:	20001998 	.word	0x20001998

0001905c <z_data_copy>:
 * @brief Copy the data section from ROM to RAM
 *
 * This routine copies the data section from ROM to RAM.
 */
void z_data_copy(void)
{
   1905c:	b508      	push	{r3, lr}
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
		       __data_region_end - __data_region_start);
   1905e:	4806      	ldr	r0, [pc, #24]	; (19078 <z_data_copy+0x1c>)
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
   19060:	4a06      	ldr	r2, [pc, #24]	; (1907c <z_data_copy+0x20>)
   19062:	4907      	ldr	r1, [pc, #28]	; (19080 <z_data_copy+0x24>)
   19064:	1a12      	subs	r2, r2, r0
   19066:	f003 fefd 	bl	1ce64 <z_early_memcpy>
#else
	z_early_memcpy(&_app_smem_start, &_app_smem_rom_start,
		       _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
   1906a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_early_memcpy(&__ramfunc_start, &__ramfunc_load_start,
   1906e:	4a05      	ldr	r2, [pc, #20]	; (19084 <z_data_copy+0x28>)
   19070:	4905      	ldr	r1, [pc, #20]	; (19088 <z_data_copy+0x2c>)
   19072:	4806      	ldr	r0, [pc, #24]	; (1908c <z_data_copy+0x30>)
   19074:	f003 bef6 	b.w	1ce64 <z_early_memcpy>
   19078:	20000000 	.word	0x20000000
   1907c:	200006ac 	.word	0x200006ac
   19080:	0001dd08 	.word	0x0001dd08
   19084:	00000000 	.word	0x00000000
   19088:	0001dd08 	.word	0x0001dd08
   1908c:	20000000 	.word	0x20000000

00019090 <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
   19090:	4b03      	ldr	r3, [pc, #12]	; (190a0 <elapsed+0x10>)
   19092:	681b      	ldr	r3, [r3, #0]
   19094:	b90b      	cbnz	r3, 1909a <elapsed+0xa>
   19096:	f7fc b8cd 	b.w	15234 <sys_clock_elapsed>
}
   1909a:	2000      	movs	r0, #0
   1909c:	4770      	bx	lr
   1909e:	bf00      	nop
   190a0:	200019d4 	.word	0x200019d4

000190a4 <next_timeout>:
	return list->head == list;
   190a4:	4b10      	ldr	r3, [pc, #64]	; (190e8 <next_timeout+0x44>)

static int32_t next_timeout(void)
{
   190a6:	b510      	push	{r4, lr}
   190a8:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   190aa:	429c      	cmp	r4, r3
   190ac:	bf08      	it	eq
   190ae:	2400      	moveq	r4, #0
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
   190b0:	f7ff ffee 	bl	19090 <elapsed>
	int32_t ret;

	if ((to == NULL) ||
   190b4:	b1a4      	cbz	r4, 190e0 <next_timeout+0x3c>
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
   190b6:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
   190ba:	1a1b      	subs	r3, r3, r0
   190bc:	eb62 70e0 	sbc.w	r0, r2, r0, asr #31
	if ((to == NULL) ||
   190c0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
   190c4:	f170 0200 	sbcs.w	r2, r0, #0
   190c8:	da0a      	bge.n	190e0 <next_timeout+0x3c>
		ret = MAX_WAIT;
	} else {
		ret = MAX(0, to->dticks - ticks_elapsed);
   190ca:	2800      	cmp	r0, #0
   190cc:	bfac      	ite	ge
   190ce:	4618      	movge	r0, r3
   190d0:	2000      	movlt	r0, #0
	}

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
   190d2:	4b06      	ldr	r3, [pc, #24]	; (190ec <next_timeout+0x48>)
   190d4:	691b      	ldr	r3, [r3, #16]
   190d6:	b113      	cbz	r3, 190de <next_timeout+0x3a>
   190d8:	4298      	cmp	r0, r3
   190da:	bfa8      	it	ge
   190dc:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
   190de:	bd10      	pop	{r4, pc}
		ret = MAX_WAIT;
   190e0:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
   190e4:	e7f5      	b.n	190d2 <next_timeout+0x2e>
   190e6:	bf00      	nop
   190e8:	20000288 	.word	0x20000288
   190ec:	20001998 	.word	0x20001998

000190f0 <remove_timeout>:
{
   190f0:	b530      	push	{r4, r5, lr}
	return (node == list->tail) ? NULL : node->next;
   190f2:	6803      	ldr	r3, [r0, #0]
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
   190f4:	b168      	cbz	r0, 19112 <remove_timeout+0x22>
	return (node == list->tail) ? NULL : node->next;
   190f6:	4a0a      	ldr	r2, [pc, #40]	; (19120 <remove_timeout+0x30>)
   190f8:	6852      	ldr	r2, [r2, #4]
   190fa:	4290      	cmp	r0, r2
   190fc:	d009      	beq.n	19112 <remove_timeout+0x22>
	if (next(t) != NULL) {
   190fe:	b143      	cbz	r3, 19112 <remove_timeout+0x22>
		next(t)->dticks += t->dticks;
   19100:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
   19104:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
   19108:	1912      	adds	r2, r2, r4
   1910a:	eb41 0105 	adc.w	r1, r1, r5
   1910e:	e9c3 2104 	strd	r2, r1, [r3, #16]
 * @param node the node to remove
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
   19112:	6842      	ldr	r2, [r0, #4]
	sys_dnode_t *const next = node->next;

	prev->next = next;
   19114:	6013      	str	r3, [r2, #0]
	next->prev = prev;
   19116:	605a      	str	r2, [r3, #4]
	node->next = NULL;
   19118:	2300      	movs	r3, #0
	node->prev = NULL;
   1911a:	e9c0 3300 	strd	r3, r3, [r0]
}
   1911e:	bd30      	pop	{r4, r5, pc}
   19120:	20000288 	.word	0x20000288

00019124 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
   19124:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
   19128:	bf08      	it	eq
   1912a:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
{
   1912e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   19130:	4604      	mov	r4, r0
   19132:	461f      	mov	r7, r3
   19134:	4615      	mov	r5, r2
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
   19136:	d067      	beq.n	19208 <z_add_timeout+0xe4>
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
   19138:	6081      	str	r1, [r0, #8]
	__asm__ volatile(
   1913a:	f04f 0320 	mov.w	r3, #32
   1913e:	f3ef 8611 	mrs	r6, BASEPRI
   19142:	f383 8812 	msr	BASEPRI_MAX, r3
   19146:	f3bf 8f6f 	isb	sy

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
		    Z_TICK_ABS(timeout.ticks) >= 0) {
   1914a:	f06f 0201 	mvn.w	r2, #1
   1914e:	1b53      	subs	r3, r2, r5
   19150:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
   19154:	eb6c 0307 	sbc.w	r3, ip, r7
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
   19158:	2b00      	cmp	r3, #0
   1915a:	db1b      	blt.n	19194 <z_add_timeout+0x70>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
   1915c:	4b2b      	ldr	r3, [pc, #172]	; (1920c <z_add_timeout+0xe8>)
   1915e:	e9d3 1300 	ldrd	r1, r3, [r3]
   19162:	1a52      	subs	r2, r2, r1
   19164:	eb6c 0303 	sbc.w	r3, ip, r3
   19168:	1b55      	subs	r5, r2, r5

			to->dticks = MAX(1, ticks);
   1916a:	eb63 0307 	sbc.w	r3, r3, r7
   1916e:	2d01      	cmp	r5, #1
   19170:	f173 0200 	sbcs.w	r2, r3, #0
   19174:	bfbc      	itt	lt
   19176:	2501      	movlt	r5, #1
   19178:	2300      	movlt	r3, #0
   1917a:	e9c0 5304 	strd	r5, r3, [r0, #16]
	return list->head == list;
   1917e:	4824      	ldr	r0, [pc, #144]	; (19210 <z_add_timeout+0xec>)
	sys_dnode_t *const tail = list->tail;
   19180:	e9d0 3c00 	ldrd	r3, ip, [r0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   19184:	4283      	cmp	r3, r0
   19186:	d118      	bne.n	191ba <z_add_timeout+0x96>
	node->prev = tail;
   19188:	e9c4 0c00 	strd	r0, ip, [r4]
	tail->next = node;
   1918c:	f8cc 4000 	str.w	r4, [ip]
	list->tail = node;
   19190:	6044      	str	r4, [r0, #4]
}
   19192:	e026      	b.n	191e2 <z_add_timeout+0xbe>
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
   19194:	f7ff ff7c 	bl	19090 <elapsed>
   19198:	3501      	adds	r5, #1
   1919a:	f147 0700 	adc.w	r7, r7, #0
   1919e:	182d      	adds	r5, r5, r0
   191a0:	eb47 77e0 	adc.w	r7, r7, r0, asr #31
   191a4:	e9c4 5704 	strd	r5, r7, [r4, #16]
   191a8:	e7e9      	b.n	1917e <z_add_timeout+0x5a>
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
				sys_dlist_insert(&t->node, &to->node);
				break;
			}
			to->dticks -= t->dticks;
   191aa:	1a52      	subs	r2, r2, r1
   191ac:	eb65 0507 	sbc.w	r5, r5, r7
	return (node == list->tail) ? NULL : node->next;
   191b0:	459c      	cmp	ip, r3
   191b2:	e9c4 2504 	strd	r2, r5, [r4, #16]
   191b6:	d0e7      	beq.n	19188 <z_add_timeout+0x64>
   191b8:	681b      	ldr	r3, [r3, #0]
		for (t = first(); t != NULL; t = next(t)) {
   191ba:	2b00      	cmp	r3, #0
   191bc:	d0e4      	beq.n	19188 <z_add_timeout+0x64>
			if (t->dticks > to->dticks) {
   191be:	e9d3 1704 	ldrd	r1, r7, [r3, #16]
   191c2:	e9d4 2504 	ldrd	r2, r5, [r4, #16]
   191c6:	428a      	cmp	r2, r1
   191c8:	eb75 0e07 	sbcs.w	lr, r5, r7
   191cc:	daed      	bge.n	191aa <z_add_timeout+0x86>
				t->dticks -= to->dticks;
   191ce:	1a8a      	subs	r2, r1, r2
   191d0:	eb67 0505 	sbc.w	r5, r7, r5
   191d4:	e9c3 2504 	strd	r2, r5, [r3, #16]
	sys_dnode_t *const prev = successor->prev;
   191d8:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
   191da:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
   191de:	6014      	str	r4, [r2, #0]
	successor->prev = node;
   191e0:	605c      	str	r4, [r3, #4]
	return list->head == list;
   191e2:	6803      	ldr	r3, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   191e4:	4283      	cmp	r3, r0
   191e6:	d00b      	beq.n	19200 <z_add_timeout+0xdc>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
   191e8:	429c      	cmp	r4, r3
   191ea:	d109      	bne.n	19200 <z_add_timeout+0xdc>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
   191ec:	f7ff ff5a 	bl	190a4 <next_timeout>

			if (next_time == 0 ||
   191f0:	b118      	cbz	r0, 191fa <z_add_timeout+0xd6>
			    _current_cpu->slice_ticks != next_time) {
   191f2:	4b08      	ldr	r3, [pc, #32]	; (19214 <z_add_timeout+0xf0>)
			if (next_time == 0 ||
   191f4:	691b      	ldr	r3, [r3, #16]
   191f6:	4283      	cmp	r3, r0
   191f8:	d002      	beq.n	19200 <z_add_timeout+0xdc>
				sys_clock_set_timeout(next_time, false);
   191fa:	2100      	movs	r1, #0
   191fc:	f7fb ffe8 	bl	151d0 <sys_clock_set_timeout>
	__asm__ volatile(
   19200:	f386 8811 	msr	BASEPRI, r6
   19204:	f3bf 8f6f 	isb	sy
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
   19208:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1920a:	bf00      	nop
   1920c:	20000968 	.word	0x20000968
   19210:	20000288 	.word	0x20000288
   19214:	20001998 	.word	0x20001998

00019218 <sys_clock_announce>:
		}
	}
}

void sys_clock_announce(int32_t ticks)
{
   19218:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   1921c:	4605      	mov	r5, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
   1921e:	f7ff fc87 	bl	18b30 <z_time_slice>
	__asm__ volatile(
   19222:	f04f 0320 	mov.w	r3, #32
   19226:	f3ef 8411 	mrs	r4, BASEPRI
   1922a:	f383 8812 	msr	BASEPRI_MAX, r3
   1922e:	f3bf 8f6f 	isb	sy
		announce_remaining += ticks;
		k_spin_unlock(&timeout_lock, key);
		return;
	}

	announce_remaining = ticks;
   19232:	4e24      	ldr	r6, [pc, #144]	; (192c4 <sys_clock_announce+0xac>)
	return list->head == list;
   19234:	f8df 8090 	ldr.w	r8, [pc, #144]	; 192c8 <sys_clock_announce+0xb0>
   19238:	6035      	str	r5, [r6, #0]

	while (first() != NULL && first()->dticks <= announce_remaining) {
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
   1923a:	4d24      	ldr	r5, [pc, #144]	; (192cc <sys_clock_announce+0xb4>)
   1923c:	f8d8 0000 	ldr.w	r0, [r8]
	while (first() != NULL && first()->dticks <= announce_remaining) {
   19240:	6832      	ldr	r2, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   19242:	4540      	cmp	r0, r8
		curr_tick += dt;
   19244:	e9d5 1e00 	ldrd	r1, lr, [r5]
   19248:	ea4f 77e2 	mov.w	r7, r2, asr #31
   1924c:	d00b      	beq.n	19266 <sys_clock_announce+0x4e>
	while (first() != NULL && first()->dticks <= announce_remaining) {
   1924e:	b150      	cbz	r0, 19266 <sys_clock_announce+0x4e>
   19250:	e9d0 3c04 	ldrd	r3, ip, [r0, #16]
   19254:	429a      	cmp	r2, r3
   19256:	eb77 090c 	sbcs.w	r9, r7, ip
   1925a:	da16      	bge.n	1928a <sys_clock_announce+0x72>
		t->fn(t);
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
   1925c:	1a9b      	subs	r3, r3, r2
   1925e:	eb6c 0c07 	sbc.w	ip, ip, r7
   19262:	e9c0 3c04 	strd	r3, ip, [r0, #16]
	}

	curr_tick += announce_remaining;
   19266:	1852      	adds	r2, r2, r1
   19268:	eb4e 0707 	adc.w	r7, lr, r7
   1926c:	e9c5 2700 	strd	r2, r7, [r5]
	announce_remaining = 0;
   19270:	2500      	movs	r5, #0
   19272:	6035      	str	r5, [r6, #0]

	sys_clock_set_timeout(next_timeout(), false);
   19274:	f7ff ff16 	bl	190a4 <next_timeout>
   19278:	4629      	mov	r1, r5
   1927a:	f7fb ffa9 	bl	151d0 <sys_clock_set_timeout>
	__asm__ volatile(
   1927e:	f384 8811 	msr	BASEPRI, r4
   19282:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
   19286:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		curr_tick += dt;
   1928a:	1859      	adds	r1, r3, r1
   1928c:	eb4e 77e3 	adc.w	r7, lr, r3, asr #31
		announce_remaining -= dt;
   19290:	1ad3      	subs	r3, r2, r3
   19292:	6033      	str	r3, [r6, #0]
		t->dticks = 0;
   19294:	2200      	movs	r2, #0
   19296:	2300      	movs	r3, #0
   19298:	e9c0 2304 	strd	r2, r3, [r0, #16]
		curr_tick += dt;
   1929c:	e9c5 1700 	strd	r1, r7, [r5]
		remove_timeout(t);
   192a0:	f7ff ff26 	bl	190f0 <remove_timeout>
   192a4:	f384 8811 	msr	BASEPRI, r4
   192a8:	f3bf 8f6f 	isb	sy
		t->fn(t);
   192ac:	6883      	ldr	r3, [r0, #8]
   192ae:	4798      	blx	r3
	__asm__ volatile(
   192b0:	f04f 0320 	mov.w	r3, #32
   192b4:	f3ef 8411 	mrs	r4, BASEPRI
   192b8:	f383 8812 	msr	BASEPRI_MAX, r3
   192bc:	f3bf 8f6f 	isb	sy
#endif

#ifdef CONFIG_SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
   192c0:	e7bc      	b.n	1923c <sys_clock_announce+0x24>
   192c2:	bf00      	nop
   192c4:	200019d4 	.word	0x200019d4
   192c8:	20000288 	.word	0x20000288
   192cc:	20000968 	.word	0x20000968

000192d0 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
   192d0:	b510      	push	{r4, lr}
   192d2:	f04f 0320 	mov.w	r3, #32
   192d6:	f3ef 8411 	mrs	r4, BASEPRI
   192da:	f383 8812 	msr	BASEPRI_MAX, r3
   192de:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + sys_clock_elapsed();
   192e2:	f7fb ffa7 	bl	15234 <sys_clock_elapsed>
   192e6:	4a05      	ldr	r2, [pc, #20]	; (192fc <sys_clock_tick_get+0x2c>)
   192e8:	e9d2 3100 	ldrd	r3, r1, [r2]
   192ec:	18c0      	adds	r0, r0, r3
   192ee:	f141 0100 	adc.w	r1, r1, #0
	__asm__ volatile(
   192f2:	f384 8811 	msr	BASEPRI, r4
   192f6:	f3bf 8f6f 	isb	sy
	}
	return t;
}
   192fa:	bd10      	pop	{r4, pc}
   192fc:	20000968 	.word	0x20000968

00019300 <z_timer_expiration_handler>:
 * @brief Handle expiration of a kernel timer object.
 *
 * @param t  Timeout used by the timer.
 */
void z_timer_expiration_handler(struct _timeout *t)
{
   19300:	b570      	push	{r4, r5, r6, lr}
   19302:	4604      	mov	r4, r0
	__asm__ volatile(
   19304:	f04f 0320 	mov.w	r3, #32
   19308:	f3ef 8511 	mrs	r5, BASEPRI
   1930c:	f383 8812 	msr	BASEPRI_MAX, r3
   19310:	f3bf 8f6f 	isb	sy

	/*
	 * if the timer is periodic, start it again; don't add _TICK_ALIGN
	 * since we're already aligned to a tick boundary
	 */
	if (!K_TIMEOUT_EQ(timer->period, K_NO_WAIT) &&
   19314:	e9d0 320a 	ldrd	r3, r2, [r0, #40]	; 0x28
   19318:	3301      	adds	r3, #1
   1931a:	f142 0200 	adc.w	r2, r2, #0
   1931e:	2b02      	cmp	r3, #2
   19320:	f172 0300 	sbcs.w	r3, r2, #0
   19324:	d304      	bcc.n	19330 <z_timer_expiration_handler+0x30>
	    !K_TIMEOUT_EQ(timer->period, K_FOREVER)) {
		z_add_timeout(&timer->timeout, z_timer_expiration_handler,
   19326:	e9d0 230a 	ldrd	r2, r3, [r0, #40]	; 0x28
   1932a:	4917      	ldr	r1, [pc, #92]	; (19388 <z_timer_expiration_handler+0x88>)
   1932c:	f7ff fefa 	bl	19124 <z_add_timeout>
			     timer->period);
	}

	/* update timer's status */
	timer->status += 1U;
   19330:	6b23      	ldr	r3, [r4, #48]	; 0x30
   19332:	3301      	adds	r3, #1
   19334:	6323      	str	r3, [r4, #48]	; 0x30

	/* invoke timer expiry function */
	if (timer->expiry_fn != NULL) {
   19336:	6a23      	ldr	r3, [r4, #32]
   19338:	b173      	cbz	r3, 19358 <z_timer_expiration_handler+0x58>
	__asm__ volatile(
   1933a:	f385 8811 	msr	BASEPRI, r5
   1933e:	f3bf 8f6f 	isb	sy
		/* Unlock for user handler. */
		k_spin_unlock(&lock, key);
		timer->expiry_fn(timer);
   19342:	6a23      	ldr	r3, [r4, #32]
   19344:	4620      	mov	r0, r4
   19346:	4798      	blx	r3
	__asm__ volatile(
   19348:	f04f 0320 	mov.w	r3, #32
   1934c:	f3ef 8511 	mrs	r5, BASEPRI
   19350:	f383 8812 	msr	BASEPRI_MAX, r3
   19354:	f3bf 8f6f 	isb	sy
	return list->head == list;
   19358:	f854 6f18 	ldr.w	r6, [r4, #24]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
   1935c:	42a6      	cmp	r6, r4
   1935e:	d000      	beq.n	19362 <z_timer_expiration_handler+0x62>
		return;
	}

	thread = z_waitq_head(&timer->wait_q);

	if (thread == NULL) {
   19360:	b926      	cbnz	r6, 1936c <z_timer_expiration_handler+0x6c>
	__asm__ volatile(
   19362:	f385 8811 	msr	BASEPRI, r5
   19366:	f3bf 8f6f 	isb	sy
	arch_thread_return_value_set(thread, 0);

	k_spin_unlock(&lock, key);

	z_ready_thread(thread);
}
   1936a:	bd70      	pop	{r4, r5, r6, pc}
	z_unpend_thread_no_timeout(thread);
   1936c:	4630      	mov	r0, r6
   1936e:	f003 fec2 	bl	1d0f6 <z_unpend_thread_no_timeout>
   19372:	2300      	movs	r3, #0
   19374:	67b3      	str	r3, [r6, #120]	; 0x78
   19376:	f385 8811 	msr	BASEPRI, r5
   1937a:	f3bf 8f6f 	isb	sy
	z_ready_thread(thread);
   1937e:	4630      	mov	r0, r6
}
   19380:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	z_ready_thread(thread);
   19384:	f003 bef7 	b.w	1d176 <z_ready_thread>
   19388:	00019301 	.word	0x00019301

0001938c <z_impl_k_timer_start>:
}


void z_impl_k_timer_start(struct k_timer *timer, k_timeout_t duration,
			  k_timeout_t period)
{
   1938c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   19390:	4611      	mov	r1, r2
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, start, timer);

	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
   19392:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
   19396:	bf08      	it	eq
   19398:	f1b1 3fff 	cmpeq.w	r1, #4294967295	; 0xffffffff
{
   1939c:	4606      	mov	r6, r0
   1939e:	461c      	mov	r4, r3
   193a0:	e9dd 2008 	ldrd	r2, r0, [sp, #32]
   193a4:	4689      	mov	r9, r1
   193a6:	4698      	mov	r8, r3
	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
   193a8:	d03e      	beq.n	19428 <z_impl_k_timer_start+0x9c>
	 * for backwards compatibility.  This is unfortunate
	 * (i.e. k_timer_start() doesn't treat its initial sleep
	 * argument the same way k_sleep() does), but historical.  The
	 * timer_api test relies on this behavior.
	 */
	if (!K_TIMEOUT_EQ(period, K_FOREVER) && period.ticks != 0 &&
   193aa:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
   193ae:	bf08      	it	eq
   193b0:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
   193b4:	4615      	mov	r5, r2
   193b6:	4607      	mov	r7, r0
   193b8:	d014      	beq.n	193e4 <z_impl_k_timer_start+0x58>
   193ba:	ea50 0302 	orrs.w	r3, r0, r2
   193be:	d011      	beq.n	193e4 <z_impl_k_timer_start+0x58>
	    Z_TICK_ABS(period.ticks) < 0) {
   193c0:	f06f 0301 	mvn.w	r3, #1
   193c4:	1a9b      	subs	r3, r3, r2
   193c6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   193ca:	eb63 0300 	sbc.w	r3, r3, r0
	if (!K_TIMEOUT_EQ(period, K_FOREVER) && period.ticks != 0 &&
   193ce:	2b00      	cmp	r3, #0
   193d0:	da08      	bge.n	193e4 <z_impl_k_timer_start+0x58>
		period.ticks = MAX(period.ticks - 1, 1);
   193d2:	2a02      	cmp	r2, #2
   193d4:	f170 0300 	sbcs.w	r3, r0, #0
   193d8:	bfbc      	itt	lt
   193da:	2502      	movlt	r5, #2
   193dc:	2700      	movlt	r7, #0
   193de:	3d01      	subs	r5, #1
   193e0:	f147 37ff 	adc.w	r7, r7, #4294967295	; 0xffffffff
	}
	if (Z_TICK_ABS(duration.ticks) < 0) {
   193e4:	f06f 0301 	mvn.w	r3, #1
   193e8:	1a5b      	subs	r3, r3, r1
   193ea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   193ee:	eb63 0304 	sbc.w	r3, r3, r4
   193f2:	2b00      	cmp	r3, #0
   193f4:	da09      	bge.n	1940a <z_impl_k_timer_start+0x7e>
		duration.ticks = MAX(duration.ticks - 1, 0);
   193f6:	2901      	cmp	r1, #1
   193f8:	f174 0300 	sbcs.w	r3, r4, #0
   193fc:	bfbc      	itt	lt
   193fe:	2101      	movlt	r1, #1
   19400:	2400      	movlt	r4, #0
   19402:	f111 39ff 	adds.w	r9, r1, #4294967295	; 0xffffffff
   19406:	f144 38ff 	adc.w	r8, r4, #4294967295	; 0xffffffff
	}

	(void)z_abort_timeout(&timer->timeout);
   1940a:	4630      	mov	r0, r6
   1940c:	f003 ff54 	bl	1d2b8 <z_abort_timeout>
	timer->period = period;
	timer->status = 0U;
   19410:	2300      	movs	r3, #0
   19412:	6333      	str	r3, [r6, #48]	; 0x30
	timer->period = period;
   19414:	e9c6 570a 	strd	r5, r7, [r6, #40]	; 0x28

	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
   19418:	464a      	mov	r2, r9
   1941a:	4643      	mov	r3, r8
   1941c:	4630      	mov	r0, r6
   1941e:	4903      	ldr	r1, [pc, #12]	; (1942c <z_impl_k_timer_start+0xa0>)
		     duration);
}
   19420:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
   19424:	f7ff be7e 	b.w	19124 <z_add_timeout>
}
   19428:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   1942c:	00019301 	.word	0x00019301

00019430 <z_thread_aligned_alloc>:
#else
#define _SYSTEM_HEAP	NULL
#endif

void *z_thread_aligned_alloc(size_t align, size_t size)
{
   19430:	b573      	push	{r0, r1, r4, r5, r6, lr}
   19432:	4606      	mov	r6, r0
   19434:	460d      	mov	r5, r1
	void *ret;
	struct k_heap *heap;

	if (k_is_in_isr()) {
   19436:	f003 fd40 	bl	1ceba <k_is_in_isr>
   1943a:	b978      	cbnz	r0, 1945c <z_thread_aligned_alloc+0x2c>
		heap = _SYSTEM_HEAP;
	} else {
		heap = _current->resource_pool;
   1943c:	4b0b      	ldr	r3, [pc, #44]	; (1946c <z_thread_aligned_alloc+0x3c>)
   1943e:	689b      	ldr	r3, [r3, #8]
   19440:	6f1c      	ldr	r4, [r3, #112]	; 0x70
	}

	if (heap != NULL) {
   19442:	b17c      	cbz	r4, 19464 <z_thread_aligned_alloc+0x34>
	return __builtin_add_overflow(a, b, result);
}

static inline bool size_add_overflow(size_t a, size_t b, size_t *result)
{
	return __builtin_add_overflow(a, b, result);
   19444:	1d2a      	adds	r2, r5, #4
   19446:	d209      	bcs.n	1945c <z_thread_aligned_alloc+0x2c>
	mem = k_heap_aligned_alloc(heap, __align, size, K_NO_WAIT);
   19448:	2000      	movs	r0, #0
   1944a:	2100      	movs	r1, #0
   1944c:	e9cd 0100 	strd	r0, r1, [sp]
   19450:	f046 0104 	orr.w	r1, r6, #4
   19454:	4620      	mov	r0, r4
   19456:	f003 ffb1 	bl	1d3bc <k_heap_aligned_alloc>
	if (mem == NULL) {
   1945a:	b908      	cbnz	r0, 19460 <z_thread_aligned_alloc+0x30>
		ret = z_heap_aligned_alloc(heap, align, size);
	} else {
		ret = NULL;
   1945c:	2400      	movs	r4, #0
	}

	return ret;
   1945e:	e001      	b.n	19464 <z_thread_aligned_alloc+0x34>
	*heap_ref = heap;
   19460:	6004      	str	r4, [r0, #0]
	mem = ++heap_ref;
   19462:	1d04      	adds	r4, r0, #4
}
   19464:	4620      	mov	r0, r4
   19466:	b002      	add	sp, #8
   19468:	bd70      	pop	{r4, r5, r6, pc}
   1946a:	bf00      	nop
   1946c:	20001998 	.word	0x20001998

00019470 <boot_banner>:
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
   19470:	4a02      	ldr	r2, [pc, #8]	; (1947c <boot_banner+0xc>)
   19472:	4903      	ldr	r1, [pc, #12]	; (19480 <boot_banner+0x10>)
   19474:	4803      	ldr	r0, [pc, #12]	; (19484 <boot_banner+0x14>)
   19476:	f000 b866 	b.w	19546 <printk>
   1947a:	bf00      	nop
   1947c:	0001db6a 	.word	0x0001db6a
   19480:	0001dcb4 	.word	0x0001dcb4
   19484:	0001dcd5 	.word	0x0001dcd5

00019488 <statics_init>:

	SYS_PORT_TRACING_OBJ_INIT(k_heap, h);
}

static int statics_init(const struct device *unused)
{
   19488:	b538      	push	{r3, r4, r5, lr}
	ARG_UNUSED(unused);
	STRUCT_SECTION_FOREACH(k_heap, h) {
   1948a:	4c06      	ldr	r4, [pc, #24]	; (194a4 <statics_init+0x1c>)
   1948c:	4d06      	ldr	r5, [pc, #24]	; (194a8 <statics_init+0x20>)
   1948e:	42ac      	cmp	r4, r5
   19490:	d301      	bcc.n	19496 <statics_init+0xe>
		{
			k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
		}
	}
	return 0;
}
   19492:	2000      	movs	r0, #0
   19494:	bd38      	pop	{r3, r4, r5, pc}
			k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
   19496:	e9d4 1201 	ldrd	r1, r2, [r4, #4]
   1949a:	4620      	mov	r0, r4
   1949c:	f003 ff86 	bl	1d3ac <k_heap_init>
	STRUCT_SECTION_FOREACH(k_heap, h) {
   194a0:	3414      	adds	r4, #20
   194a2:	e7f4      	b.n	1948e <statics_init+0x6>
   194a4:	200005bc 	.word	0x200005bc
   194a8:	200005bc 	.word	0x200005bc

000194ac <k_sys_work_q_init>:
			     CONFIG_SYSTEM_WORKQUEUE_STACK_SIZE);

struct k_work_q k_sys_work_q;

static int k_sys_work_q_init(const struct device *dev)
{
   194ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	ARG_UNUSED(dev);
	struct k_work_queue_config cfg = {
   194ae:	4b09      	ldr	r3, [pc, #36]	; (194d4 <k_sys_work_q_init+0x28>)
   194b0:	9302      	str	r3, [sp, #8]
		.name = "sysworkq",
		.no_yield = IS_ENABLED(CONFIG_SYSTEM_WORKQUEUE_NO_YIELD),
	};

	k_work_queue_start(&k_sys_work_q,
   194b2:	ab02      	add	r3, sp, #8
	struct k_work_queue_config cfg = {
   194b4:	2400      	movs	r4, #0
	k_work_queue_start(&k_sys_work_q,
   194b6:	9300      	str	r3, [sp, #0]
   194b8:	4907      	ldr	r1, [pc, #28]	; (194d8 <k_sys_work_q_init+0x2c>)
   194ba:	4808      	ldr	r0, [pc, #32]	; (194dc <k_sys_work_q_init+0x30>)
	struct k_work_queue_config cfg = {
   194bc:	f88d 400c 	strb.w	r4, [sp, #12]
	k_work_queue_start(&k_sys_work_q,
   194c0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   194c4:	f44f 6280 	mov.w	r2, #1024	; 0x400
   194c8:	f7ff fa04 	bl	188d4 <k_work_queue_start>
			    sys_work_q_stack,
			    K_KERNEL_STACK_SIZEOF(sys_work_q_stack),
			    CONFIG_SYSTEM_WORKQUEUE_PRIORITY, &cfg);
	return 0;
}
   194cc:	4620      	mov	r0, r4
   194ce:	b004      	add	sp, #16
   194d0:	bd10      	pop	{r4, pc}
   194d2:	bf00      	nop
   194d4:	0001dcfc 	.word	0x0001dcfc
   194d8:	200030c0 	.word	0x200030c0
   194dc:	20000970 	.word	0x20000970

000194e0 <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
   194e0:	4770      	bx	lr

000194e2 <gpio_pin_set.isra.0>:
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
   194e2:	2301      	movs	r3, #1
   194e4:	fa03 f101 	lsl.w	r1, r3, r1
   194e8:	6903      	ldr	r3, [r0, #16]
   194ea:	681b      	ldr	r3, [r3, #0]
   194ec:	4219      	tst	r1, r3
		value = (value != 0) ? 0 : 1;
   194ee:	bf18      	it	ne
   194f0:	f082 0201 	eorne.w	r2, r2, #1
	if (value != 0)	{
   194f4:	b112      	cbz	r2, 194fc <gpio_pin_set.isra.0+0x1a>
	return api->port_set_bits_raw(port, pins);
   194f6:	6883      	ldr	r3, [r0, #8]
   194f8:	68db      	ldr	r3, [r3, #12]
	return api->port_clear_bits_raw(port, pins);
   194fa:	4718      	bx	r3
   194fc:	6883      	ldr	r3, [r0, #8]
   194fe:	691b      	ldr	r3, [r3, #16]
   19500:	e7fb      	b.n	194fa <gpio_pin_set.isra.0+0x18>

00019502 <led_timer_handler>:
	led_vPing();
   19502:	f7f7 bc01 	b.w	10d08 <led_vPing>

00019506 <sys_notify_validate>:

int sys_notify_validate(struct sys_notify *notify)
{
	int rv = 0;

	if (notify == NULL) {
   19506:	4603      	mov	r3, r0
   19508:	b158      	cbz	r0, 19522 <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
   1950a:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
   1950c:	f002 0203 	and.w	r2, r2, #3
		return -EINVAL;
	}

	/* Validate configuration based on mode */
	switch (sys_notify_get_method(notify)) {
   19510:	2a01      	cmp	r2, #1
   19512:	d003      	beq.n	1951c <sys_notify_validate+0x16>
   19514:	2a03      	cmp	r2, #3
   19516:	d104      	bne.n	19522 <sys_notify_validate+0x1c>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		if (notify->method.callback == NULL) {
   19518:	6802      	ldr	r2, [r0, #0]
   1951a:	b112      	cbz	r2, 19522 <sys_notify_validate+0x1c>
		break;
	}

	/* Clear the result here instead of in all callers. */
	if (rv == 0) {
		notify->result = 0;
   1951c:	2000      	movs	r0, #0
   1951e:	6098      	str	r0, [r3, #8]
   19520:	4770      	bx	lr
		return -EINVAL;
   19522:	f06f 0015 	mvn.w	r0, #21
	}

	return rv;
}
   19526:	4770      	bx	lr

00019528 <sys_notify_finalize>:
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
   19528:	6842      	ldr	r2, [r0, #4]
	uint32_t method = sys_notify_get_method(notify);

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
   1952a:	6081      	str	r1, [r0, #8]
	return method & SYS_NOTIFY_METHOD_MASK;
   1952c:	f002 0203 	and.w	r2, r2, #3
	switch (method) {
   19530:	2a03      	cmp	r2, #3
   19532:	f04f 0200 	mov.w	r2, #0
{
   19536:	4603      	mov	r3, r0
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
   19538:	bf0c      	ite	eq
   1953a:	6800      	ldreq	r0, [r0, #0]
	sys_notify_generic_callback rv = NULL;
   1953c:	4610      	movne	r0, r2
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
   1953e:	605a      	str	r2, [r3, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
   19540:	4770      	bx	lr

00019542 <arch_printk_char_out>:
}
   19542:	2000      	movs	r0, #0
   19544:	4770      	bx	lr

00019546 <printk>:
 *
 * @param fmt formatted string to output
 */

void printk(const char *fmt, ...)
{
   19546:	b40f      	push	{r0, r1, r2, r3}
   19548:	b507      	push	{r0, r1, r2, lr}
   1954a:	a904      	add	r1, sp, #16
   1954c:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
   19550:	9101      	str	r1, [sp, #4]

	vprintk(fmt, ap);
   19552:	f7f7 fbed 	bl	10d30 <vprintk>

	va_end(ap);
}
   19556:	b003      	add	sp, #12
   19558:	f85d eb04 	ldr.w	lr, [sp], #4
   1955c:	b004      	add	sp, #16
   1955e:	4770      	bx	lr

00019560 <sys_slist_find_and_remove>:
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   19560:	b510      	push	{r4, lr}
   19562:	4603      	mov	r3, r0
	return list->head;
   19564:	6800      	ldr	r0, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   19566:	2200      	movs	r2, #0
   19568:	b158      	cbz	r0, 19582 <sys_slist_find_and_remove+0x22>
   1956a:	4288      	cmp	r0, r1
   1956c:	d10f      	bne.n	1958e <sys_slist_find_and_remove+0x2e>
	return node->next;
   1956e:	6808      	ldr	r0, [r1, #0]
	return list->tail;
   19570:	685c      	ldr	r4, [r3, #4]
Z_GENLIST_REMOVE(slist, snode)
   19572:	b93a      	cbnz	r2, 19584 <sys_slist_find_and_remove+0x24>
   19574:	42a1      	cmp	r1, r4
	list->head = node;
   19576:	6018      	str	r0, [r3, #0]
Z_GENLIST_REMOVE(slist, snode)
   19578:	d100      	bne.n	1957c <sys_slist_find_and_remove+0x1c>
	list->tail = node;
   1957a:	6058      	str	r0, [r3, #4]
	parent->next = child;
   1957c:	2300      	movs	r3, #0
   1957e:	600b      	str	r3, [r1, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   19580:	2001      	movs	r0, #1
   19582:	bd10      	pop	{r4, pc}
Z_GENLIST_REMOVE(slist, snode)
   19584:	42a1      	cmp	r1, r4
	parent->next = child;
   19586:	6010      	str	r0, [r2, #0]
	list->tail = node;
   19588:	bf08      	it	eq
   1958a:	605a      	streq	r2, [r3, #4]
}
   1958c:	e7f6      	b.n	1957c <sys_slist_find_and_remove+0x1c>
	return node->next;
   1958e:	4602      	mov	r2, r0
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   19590:	6800      	ldr	r0, [r0, #0]
   19592:	e7e9      	b.n	19568 <sys_slist_find_and_remove+0x8>

00019594 <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
   19594:	8b03      	ldrh	r3, [r0, #24]
	if ((state == ONOFF_STATE_OFF)
   19596:	f013 0307 	ands.w	r3, r3, #7
   1959a:	d105      	bne.n	195a8 <process_recheck+0x14>
	    && !sys_slist_is_empty(&mgr->clients)) {
   1959c:	6803      	ldr	r3, [r0, #0]
		evt = EVT_START;
   1959e:	2b00      	cmp	r3, #0
   195a0:	bf0c      	ite	eq
   195a2:	2000      	moveq	r0, #0
   195a4:	2003      	movne	r0, #3
   195a6:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
   195a8:	2b02      	cmp	r3, #2
   195aa:	d105      	bne.n	195b8 <process_recheck+0x24>
		   && (mgr->refs == 0U)) {
   195ac:	8b43      	ldrh	r3, [r0, #26]
		evt = EVT_STOP;
   195ae:	2b00      	cmp	r3, #0
   195b0:	bf14      	ite	ne
   195b2:	2000      	movne	r0, #0
   195b4:	2004      	moveq	r0, #4
   195b6:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ERROR)
   195b8:	2b01      	cmp	r3, #1
   195ba:	d105      	bne.n	195c8 <process_recheck+0x34>
		   && !sys_slist_is_empty(&mgr->clients)) {
   195bc:	6803      	ldr	r3, [r0, #0]
		evt = EVT_RESET;
   195be:	2b00      	cmp	r3, #0
   195c0:	bf0c      	ite	eq
   195c2:	2000      	moveq	r0, #0
   195c4:	2005      	movne	r0, #5
   195c6:	4770      	bx	lr
	int evt = EVT_NOP;
   195c8:	2000      	movs	r0, #0
}
   195ca:	4770      	bx	lr

000195cc <notify_one>:
{
   195cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   195d0:	460d      	mov	r5, r1
   195d2:	4607      	mov	r7, r0
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
   195d4:	4619      	mov	r1, r3
   195d6:	1d28      	adds	r0, r5, #4
{
   195d8:	4690      	mov	r8, r2
   195da:	461e      	mov	r6, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
   195dc:	f7ff ffa4 	bl	19528 <sys_notify_finalize>
	if (cb) {
   195e0:	4604      	mov	r4, r0
   195e2:	b138      	cbz	r0, 195f4 <notify_one+0x28>
		cb(mgr, cli, state, res);
   195e4:	4633      	mov	r3, r6
   195e6:	4642      	mov	r2, r8
   195e8:	4629      	mov	r1, r5
   195ea:	4638      	mov	r0, r7
   195ec:	46a4      	mov	ip, r4
}
   195ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		cb(mgr, cli, state, res);
   195f2:	4760      	bx	ip
}
   195f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000195f8 <transition_complete>:
{
   195f8:	b410      	push	{r4}
	__asm__ volatile(
   195fa:	f04f 0420 	mov.w	r4, #32
   195fe:	f3ef 8211 	mrs	r2, BASEPRI
   19602:	f384 8812 	msr	BASEPRI_MAX, r4
   19606:	f3bf 8f6f 	isb	sy
	mgr->last_res = res;
   1960a:	6141      	str	r1, [r0, #20]
}
   1960c:	bc10      	pop	{r4}
	process_event(mgr, EVT_COMPLETE, key);
   1960e:	2101      	movs	r1, #1
   19610:	f7f7 bb9c 	b.w	10d4c <process_event>

00019614 <validate_args>:
{
   19614:	b510      	push	{r4, lr}
   19616:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
   19618:	b140      	cbz	r0, 1962c <validate_args+0x18>
   1961a:	b139      	cbz	r1, 1962c <validate_args+0x18>
	int rv = sys_notify_validate(&cli->notify);
   1961c:	1d08      	adds	r0, r1, #4
   1961e:	f7ff ff72 	bl	19506 <sys_notify_validate>
	if ((rv == 0)
   19622:	b928      	cbnz	r0, 19630 <validate_args+0x1c>
	    && ((cli->notify.flags
   19624:	68a3      	ldr	r3, [r4, #8]
   19626:	f033 0303 	bics.w	r3, r3, #3
   1962a:	d001      	beq.n	19630 <validate_args+0x1c>
		rv = -EINVAL;
   1962c:	f06f 0015 	mvn.w	r0, #21
}
   19630:	bd10      	pop	{r4, pc}

00019632 <onoff_manager_init>:
{
   19632:	b538      	push	{r3, r4, r5, lr}
   19634:	460c      	mov	r4, r1
	if ((mgr == NULL)
   19636:	4605      	mov	r5, r0
   19638:	b158      	cbz	r0, 19652 <onoff_manager_init+0x20>
	    || (transitions == NULL)
   1963a:	b151      	cbz	r1, 19652 <onoff_manager_init+0x20>
	    || (transitions->start == NULL)
   1963c:	680b      	ldr	r3, [r1, #0]
   1963e:	b143      	cbz	r3, 19652 <onoff_manager_init+0x20>
	    || (transitions->stop == NULL)) {
   19640:	684b      	ldr	r3, [r1, #4]
   19642:	b133      	cbz	r3, 19652 <onoff_manager_init+0x20>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
   19644:	221c      	movs	r2, #28
   19646:	2100      	movs	r1, #0
   19648:	f000 fcec 	bl	1a024 <memset>
   1964c:	612c      	str	r4, [r5, #16]
	return 0;
   1964e:	2000      	movs	r0, #0
}
   19650:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
   19652:	f06f 0015 	mvn.w	r0, #21
   19656:	e7fb      	b.n	19650 <onoff_manager_init+0x1e>

00019658 <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
   19658:	b570      	push	{r4, r5, r6, lr}
   1965a:	4604      	mov	r4, r0
   1965c:	460e      	mov	r6, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
   1965e:	f7ff ffd9 	bl	19614 <validate_args>

	if (rv < 0) {
   19662:	1e05      	subs	r5, r0, #0
   19664:	db31      	blt.n	196ca <onoff_request+0x72>
   19666:	f04f 0320 	mov.w	r3, #32
   1966a:	f3ef 8111 	mrs	r1, BASEPRI
   1966e:	f383 8812 	msr	BASEPRI_MAX, r3
   19672:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
   19676:	8b63      	ldrh	r3, [r4, #26]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
   19678:	8b20      	ldrh	r0, [r4, #24]
	if (mgr->refs == SERVICE_REFS_MAX) {
   1967a:	f64f 75ff 	movw	r5, #65535	; 0xffff
   1967e:	42ab      	cmp	r3, r5
   19680:	f000 0207 	and.w	r2, r0, #7
   19684:	d02e      	beq.n	196e4 <onoff_request+0x8c>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
	if (state == ONOFF_STATE_ON) {
   19686:	2a02      	cmp	r2, #2
   19688:	d10e      	bne.n	196a8 <onoff_request+0x50>
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
   1968a:	3301      	adds	r3, #1
   1968c:	8363      	strh	r3, [r4, #26]
	rv = state;
   1968e:	4615      	mov	r5, r2
		notify = true;
   19690:	2301      	movs	r3, #1
	__asm__ volatile(
   19692:	f381 8811 	msr	BASEPRI, r1
   19696:	f3bf 8f6f 	isb	sy
	if (start) {
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);

		if (notify) {
   1969a:	b1b3      	cbz	r3, 196ca <onoff_request+0x72>
			notify_one(mgr, cli, state, 0);
   1969c:	2300      	movs	r3, #0
   1969e:	4631      	mov	r1, r6
   196a0:	4620      	mov	r0, r4
   196a2:	f7ff ff93 	bl	195cc <notify_one>
   196a6:	e010      	b.n	196ca <onoff_request+0x72>
	} else if ((state == ONOFF_STATE_OFF)
   196a8:	0783      	lsls	r3, r0, #30
   196aa:	d001      	beq.n	196b0 <onoff_request+0x58>
		   || (state == ONOFF_STATE_TO_ON)) {
   196ac:	2a06      	cmp	r2, #6
   196ae:	d10e      	bne.n	196ce <onoff_request+0x76>
	parent->next = child;
   196b0:	2300      	movs	r3, #0
   196b2:	6033      	str	r3, [r6, #0]
	return list->tail;
   196b4:	6863      	ldr	r3, [r4, #4]
Z_GENLIST_APPEND(slist, snode)
   196b6:	b993      	cbnz	r3, 196de <onoff_request+0x86>
	list->head = node;
   196b8:	e9c4 6600 	strd	r6, r6, [r4]
	if (start) {
   196bc:	4615      	mov	r5, r2
   196be:	b962      	cbnz	r2, 196da <onoff_request+0x82>
		process_event(mgr, EVT_RECHECK, key);
   196c0:	460a      	mov	r2, r1
   196c2:	4620      	mov	r0, r4
   196c4:	2102      	movs	r1, #2
   196c6:	f7f7 fb41 	bl	10d4c <process_event>
		}
	}

	return rv;
}
   196ca:	4628      	mov	r0, r5
   196cc:	bd70      	pop	{r4, r5, r6, pc}
		rv = -EIO;
   196ce:	2a05      	cmp	r2, #5
   196d0:	bf0c      	ite	eq
   196d2:	f06f 0585 	mvneq.w	r5, #133	; 0x85
   196d6:	f06f 0504 	mvnne.w	r5, #4
   196da:	2300      	movs	r3, #0
   196dc:	e7d9      	b.n	19692 <onoff_request+0x3a>
	parent->next = child;
   196de:	601e      	str	r6, [r3, #0]
	list->tail = node;
   196e0:	6066      	str	r6, [r4, #4]
}
   196e2:	e7eb      	b.n	196bc <onoff_request+0x64>
		rv = -EAGAIN;
   196e4:	f06f 050a 	mvn.w	r5, #10
   196e8:	e7f7      	b.n	196da <onoff_request+0x82>

000196ea <onoff_release>:

int onoff_release(struct onoff_manager *mgr)
{
   196ea:	b510      	push	{r4, lr}
	__asm__ volatile(
   196ec:	f04f 0320 	mov.w	r3, #32
   196f0:	f3ef 8211 	mrs	r2, BASEPRI
   196f4:	f383 8812 	msr	BASEPRI_MAX, r3
   196f8:	f3bf 8f6f 	isb	sy
	bool stop = false;      /* trigger a stop transition */

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
   196fc:	8b04      	ldrh	r4, [r0, #24]
   196fe:	f004 0407 	and.w	r4, r4, #7
	int rv = state;

	if (state != ONOFF_STATE_ON) {
   19702:	2c02      	cmp	r4, #2
   19704:	d00a      	beq.n	1971c <onoff_release+0x32>
		if (state == ONOFF_STATE_ERROR) {
			rv = -EIO;
		} else {
			rv = -ENOTSUP;
   19706:	2c01      	cmp	r4, #1
   19708:	bf0c      	ite	eq
   1970a:	f06f 0004 	mvneq.w	r0, #4
   1970e:	f06f 0085 	mvnne.w	r0, #133	; 0x85
	__asm__ volatile(
   19712:	f382 8811 	msr	BASEPRI, r2
   19716:	f3bf 8f6f 	isb	sy
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);
	}

	return rv;
   1971a:	e008      	b.n	1972e <onoff_release+0x44>
	mgr->refs -= 1U;
   1971c:	8b43      	ldrh	r3, [r0, #26]
   1971e:	3b01      	subs	r3, #1
   19720:	b29b      	uxth	r3, r3
   19722:	8343      	strh	r3, [r0, #26]
	if (stop) {
   19724:	b923      	cbnz	r3, 19730 <onoff_release+0x46>
		process_event(mgr, EVT_RECHECK, key);
   19726:	4621      	mov	r1, r4
   19728:	f7f7 fb10 	bl	10d4c <process_event>
	int rv = state;
   1972c:	4620      	mov	r0, r4
}
   1972e:	bd10      	pop	{r4, pc}
	int rv = state;
   19730:	4620      	mov	r0, r4
   19732:	e7ee      	b.n	19712 <onoff_release+0x28>

00019734 <onoff_cancel>:
	return rv;
}

int onoff_cancel(struct onoff_manager *mgr,
		 struct onoff_client *cli)
{
   19734:	b538      	push	{r3, r4, r5, lr}
	if ((mgr == NULL) || (cli == NULL)) {
   19736:	b1b0      	cbz	r0, 19766 <onoff_cancel+0x32>
   19738:	b1a9      	cbz	r1, 19766 <onoff_cancel+0x32>
	__asm__ volatile(
   1973a:	f04f 0220 	mov.w	r2, #32
   1973e:	f3ef 8511 	mrs	r5, BASEPRI
   19742:	f382 8812 	msr	BASEPRI_MAX, r2
   19746:	f3bf 8f6f 	isb	sy
		return -EINVAL;
	}

	int rv = -EALREADY;
	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
   1974a:	8b04      	ldrh	r4, [r0, #24]

	if (sys_slist_find_and_remove(&mgr->clients, &cli->node)) {
   1974c:	f7ff ff08 	bl	19560 <sys_slist_find_and_remove>
   19750:	b130      	cbz	r0, 19760 <onoff_cancel+0x2c>
		__ASSERT_NO_MSG((state == ONOFF_STATE_TO_ON)
				|| (state == ONOFF_STATE_TO_OFF)
				|| (state == ONOFF_STATE_RESETTING));
		rv = state;
   19752:	f004 0007 	and.w	r0, r4, #7
	__asm__ volatile(
   19756:	f385 8811 	msr	BASEPRI, r5
   1975a:	f3bf 8f6f 	isb	sy
	}

	k_spin_unlock(&mgr->lock, key);

	return rv;
}
   1975e:	bd38      	pop	{r3, r4, r5, pc}
	int rv = -EALREADY;
   19760:	f06f 0077 	mvn.w	r0, #119	; 0x77
   19764:	e7f7      	b.n	19756 <onoff_cancel+0x22>
		return -EINVAL;
   19766:	f06f 0015 	mvn.w	r0, #21
   1976a:	e7f8      	b.n	1975e <onoff_cancel+0x2a>

0001976c <onoff_sync_lock>:
	__asm__ volatile(
   1976c:	f04f 0220 	mov.w	r2, #32
   19770:	f3ef 8311 	mrs	r3, BASEPRI
   19774:	f382 8812 	msr	BASEPRI_MAX, r2
   19778:	f3bf 8f6f 	isb	sy
int onoff_sync_lock(struct onoff_sync_service *srv,
		    k_spinlock_key_t *keyp)
{
	*keyp = k_spin_lock(&srv->lock);
	return srv->count;
}
   1977c:	6800      	ldr	r0, [r0, #0]
	*keyp = k_spin_lock(&srv->lock);
   1977e:	600b      	str	r3, [r1, #0]
}
   19780:	4770      	bx	lr

00019782 <onoff_sync_finalize>:
int onoff_sync_finalize(struct onoff_sync_service *srv,
			k_spinlock_key_t key,
			struct onoff_client *cli,
			int res,
			bool on)
{
   19782:	b538      	push	{r3, r4, r5, lr}

	/* Clear errors visible when locked.  If they are to be
	 * preserved the caller must finalize with the previous
	 * error code.
	 */
	if (srv->count < 0) {
   19784:	6804      	ldr	r4, [r0, #0]
   19786:	2c00      	cmp	r4, #0
		srv->count = 0;
   19788:	bfbc      	itt	lt
   1978a:	2400      	movlt	r4, #0
   1978c:	6004      	strlt	r4, [r0, #0]
	}
	if (res < 0) {
   1978e:	2b00      	cmp	r3, #0
{
   19790:	460d      	mov	r5, r1
   19792:	4611      	mov	r1, r2
   19794:	f89d 2010 	ldrb.w	r2, [sp, #16]
	if (res < 0) {
   19798:	da0c      	bge.n	197b4 <onoff_sync_finalize+0x32>
		srv->count = res;
   1979a:	6003      	str	r3, [r0, #0]
		state = ONOFF_STATE_ERROR;
   1979c:	2201      	movs	r2, #1
		 * callbacks are used only when turning on don't
		 * bother changing it.
		 */
	}

	int rv = srv->count;
   1979e:	6804      	ldr	r4, [r0, #0]
	__asm__ volatile(
   197a0:	f385 8811 	msr	BASEPRI, r5
   197a4:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&srv->lock, key);

	if (cli) {
   197a8:	b111      	cbz	r1, 197b0 <onoff_sync_finalize+0x2e>
		/* Detect service mis-use: onoff does not callback on transition
		 * to off, so no client should have been passed.
		 */
		__ASSERT_NO_MSG(on);
		notify_one(NULL, cli, state, res);
   197aa:	2000      	movs	r0, #0
   197ac:	f7ff ff0e 	bl	195cc <notify_one>
	}

	return rv;
}
   197b0:	4620      	mov	r0, r4
   197b2:	bd38      	pop	{r3, r4, r5, pc}
		srv->count += 1;
   197b4:	6804      	ldr	r4, [r0, #0]
	} else if (on) {
   197b6:	b11a      	cbz	r2, 197c0 <onoff_sync_finalize+0x3e>
		srv->count += 1;
   197b8:	3401      	adds	r4, #1
		srv->count -= 1;
   197ba:	6004      	str	r4, [r0, #0]
	uint32_t state = ONOFF_STATE_ON;
   197bc:	2202      	movs	r2, #2
   197be:	e7ee      	b.n	1979e <onoff_sync_finalize+0x1c>
		srv->count -= 1;
   197c0:	3c01      	subs	r4, #1
   197c2:	e7fa      	b.n	197ba <onoff_sync_finalize+0x38>

000197c4 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
   197c4:	4604      	mov	r4, r0
   197c6:	b508      	push	{r3, lr}
   197c8:	4608      	mov	r0, r1
   197ca:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
   197cc:	461a      	mov	r2, r3
   197ce:	47a0      	blx	r4
	return z_impl_z_current_get();
   197d0:	f7ff fbda 	bl	18f88 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
   197d4:	f7f9 fbe8 	bl	12fa8 <z_impl_k_thread_abort>

000197d8 <chunk_size>:
	void *cmem = &buf[c];

	if (big_heap(h)) {
		return ((uint32_t *)cmem)[f];
	} else {
		return ((uint16_t *)cmem)[f];
   197d8:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
   197dc:	8840      	ldrh	r0, [r0, #2]
}

static inline chunksz_t chunk_size(struct z_heap *h, chunkid_t c)
{
	return chunk_field(h, c, SIZE_AND_USED) >> 1;
}
   197de:	0840      	lsrs	r0, r0, #1
   197e0:	4770      	bx	lr

000197e2 <free_list_add>:
	h->free_bytes += chunksz_to_bytes(h, chunk_size(h, c));
#endif
}

static void free_list_add(struct z_heap *h, chunkid_t c)
{
   197e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   197e4:	4603      	mov	r3, r0
	if (!solo_free_header(h, c)) {
		int bidx = bucket_idx(h, chunk_size(h, c));
   197e6:	f7ff fff7 	bl	197d8 <chunk_size>
}

static inline int bucket_idx(struct z_heap *h, chunksz_t sz)
{
	unsigned int usable_sz = sz - min_chunk_size(h) + 1;
	return 31 - __builtin_clz(usable_sz);
   197ea:	fab0 f080 	clz	r0, r0
   197ee:	f1c0 001f 	rsb	r0, r0, #31
	if (b->next == 0U) {
   197f2:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
	void *cmem = &buf[c];
   197f6:	00ca      	lsls	r2, r1, #3
   197f8:	f8dc 6010 	ldr.w	r6, [ip, #16]
		((uint16_t *)cmem)[f] = val;
   197fc:	1d17      	adds	r7, r2, #4
{
   197fe:	460c      	mov	r4, r1
   19800:	3206      	adds	r2, #6
   19802:	b28d      	uxth	r5, r1
	if (b->next == 0U) {
   19804:	b956      	cbnz	r6, 1981c <free_list_add+0x3a>
		h->avail_buckets |= BIT(bidx);
   19806:	2101      	movs	r1, #1
   19808:	fa01 f000 	lsl.w	r0, r1, r0
   1980c:	68d9      	ldr	r1, [r3, #12]
   1980e:	4301      	orrs	r1, r0
   19810:	60d9      	str	r1, [r3, #12]
		b->next = c;
   19812:	f8cc 4010 	str.w	r4, [ip, #16]
   19816:	53dd      	strh	r5, [r3, r7]
   19818:	529d      	strh	r5, [r3, r2]
		free_list_add_bidx(h, c, bidx);
	}
}
   1981a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	void *cmem = &buf[c];
   1981c:	00f1      	lsls	r1, r6, #3
		return ((uint16_t *)cmem)[f];
   1981e:	3104      	adds	r1, #4
   19820:	5a58      	ldrh	r0, [r3, r1]
		((uint16_t *)cmem)[f] = val;
   19822:	53d8      	strh	r0, [r3, r7]
   19824:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
   19828:	529e      	strh	r6, [r3, r2]
   1982a:	80c5      	strh	r5, [r0, #6]
   1982c:	525d      	strh	r5, [r3, r1]
   1982e:	e7f4      	b.n	1981a <free_list_add+0x38>

00019830 <free_list_remove_bidx>:
{
   19830:	b510      	push	{r4, lr}
		return ((uint16_t *)cmem)[f];
   19832:	eb00 04c1 	add.w	r4, r0, r1, lsl #3
   19836:	88e3      	ldrh	r3, [r4, #6]
	if (next_free_chunk(h, c) == c) {
   19838:	4299      	cmp	r1, r3
   1983a:	f102 0104 	add.w	r1, r2, #4
   1983e:	d10a      	bne.n	19856 <free_list_remove_bidx+0x26>
		h->avail_buckets &= ~BIT(bidx);
   19840:	2301      	movs	r3, #1
   19842:	fa03 f202 	lsl.w	r2, r3, r2
   19846:	68c3      	ldr	r3, [r0, #12]
   19848:	ea23 0302 	bic.w	r3, r3, r2
   1984c:	60c3      	str	r3, [r0, #12]
		b->next = 0;
   1984e:	2300      	movs	r3, #0
   19850:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
}
   19854:	bd10      	pop	{r4, pc}
   19856:	88a2      	ldrh	r2, [r4, #4]
		b->next = second;
   19858:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
		((uint16_t *)cmem)[f] = val;
   1985c:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
   19860:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
   19864:	80cb      	strh	r3, [r1, #6]
   19866:	8082      	strh	r2, [r0, #4]
}
   19868:	e7f4      	b.n	19854 <free_list_remove_bidx+0x24>

0001986a <free_list_remove>:
{
   1986a:	b508      	push	{r3, lr}
   1986c:	4603      	mov	r3, r0
		int bidx = bucket_idx(h, chunk_size(h, c));
   1986e:	f7ff ffb3 	bl	197d8 <chunk_size>
	return 31 - __builtin_clz(usable_sz);
   19872:	fab0 f280 	clz	r2, r0
		free_list_remove_bidx(h, c, bidx);
   19876:	f1c2 021f 	rsb	r2, r2, #31
   1987a:	4618      	mov	r0, r3
}
   1987c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		free_list_remove_bidx(h, c, bidx);
   19880:	f7ff bfd6 	b.w	19830 <free_list_remove_bidx>

00019884 <alloc_chunk>:

	return chunk_sz - (addr - chunk_base);
}

static chunkid_t alloc_chunk(struct z_heap *h, chunksz_t sz)
{
   19884:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   19888:	fab1 f581 	clz	r5, r1
   1988c:	f1c5 091f 	rsb	r9, r5, #31
	 * course.  But even in pathological situations we still
	 * maintain our constant time performance and at worst see
	 * fragmentation waste of the order of the block allocated
	 * only.
	 */
	if (b->next) {
   19890:	eb00 0789 	add.w	r7, r0, r9, lsl #2
{
   19894:	4603      	mov	r3, r0
	if (b->next) {
   19896:	693a      	ldr	r2, [r7, #16]
{
   19898:	460e      	mov	r6, r1
	if (b->next) {
   1989a:	b1c2      	cbz	r2, 198ce <alloc_chunk+0x4a>
   1989c:	f04f 0803 	mov.w	r8, #3
		chunkid_t first = b->next;
		int i = CONFIG_SYS_HEAP_ALLOC_LOOPS;
		do {
			chunkid_t c = b->next;
   198a0:	693c      	ldr	r4, [r7, #16]
			if (chunk_size(h, c) >= sz) {
   198a2:	4618      	mov	r0, r3
   198a4:	4621      	mov	r1, r4
   198a6:	f7ff ff97 	bl	197d8 <chunk_size>
   198aa:	42b0      	cmp	r0, r6
   198ac:	d306      	bcc.n	198bc <alloc_chunk+0x38>
				free_list_remove_bidx(h, c, bi);
   198ae:	464a      	mov	r2, r9

	if (bmask != 0U) {
		int minbucket = __builtin_ctz(bmask);
		chunkid_t c = h->buckets[minbucket].next;

		free_list_remove_bidx(h, c, minbucket);
   198b0:	4618      	mov	r0, r3
   198b2:	f7ff ffbd 	bl	19830 <free_list_remove_bidx>
		CHECK(chunk_size(h, c) >= sz);
		return c;
	}

	return 0;
}
   198b6:	4620      	mov	r0, r4
   198b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		return ((uint16_t *)cmem)[f];
   198bc:	eb03 00c4 	add.w	r0, r3, r4, lsl #3
		} while (--i && b->next != first);
   198c0:	f1b8 0801 	subs.w	r8, r8, #1
   198c4:	88c0      	ldrh	r0, [r0, #6]
			b->next = next_free_chunk(h, c);
   198c6:	6138      	str	r0, [r7, #16]
		} while (--i && b->next != first);
   198c8:	d001      	beq.n	198ce <alloc_chunk+0x4a>
   198ca:	4282      	cmp	r2, r0
   198cc:	d1e8      	bne.n	198a0 <alloc_chunk+0x1c>
	uint32_t bmask = h->avail_buckets & ~BIT_MASK(bi + 1);
   198ce:	f1c5 0220 	rsb	r2, r5, #32
   198d2:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
   198d6:	4094      	lsls	r4, r2
   198d8:	68da      	ldr	r2, [r3, #12]
	if (bmask != 0U) {
   198da:	4014      	ands	r4, r2
   198dc:	d0eb      	beq.n	198b6 <alloc_chunk+0x32>
		int minbucket = __builtin_ctz(bmask);
   198de:	fa94 f2a4 	rbit	r2, r4
   198e2:	fab2 f282 	clz	r2, r2
		chunkid_t c = h->buckets[minbucket].next;
   198e6:	1d11      	adds	r1, r2, #4
   198e8:	f853 4021 	ldr.w	r4, [r3, r1, lsl #2]
		free_list_remove_bidx(h, c, minbucket);
   198ec:	4621      	mov	r1, r4
   198ee:	e7df      	b.n	198b0 <alloc_chunk+0x2c>

000198f0 <merge_chunks>:
{
   198f0:	b538      	push	{r3, r4, r5, lr}
   198f2:	4603      	mov	r3, r0
	chunksz_t newsz = chunk_size(h, lc) + chunk_size(h, rc);
   198f4:	f7ff ff70 	bl	197d8 <chunk_size>
{
   198f8:	460d      	mov	r5, r1
	chunksz_t newsz = chunk_size(h, lc) + chunk_size(h, rc);
   198fa:	4604      	mov	r4, r0
   198fc:	4611      	mov	r1, r2
   198fe:	4618      	mov	r0, r3
   19900:	f7ff ff6a 	bl	197d8 <chunk_size>
		((uint16_t *)cmem)[f] = val;
   19904:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
   19908:	4404      	add	r4, r0
	chunk_set(h, c, SIZE_AND_USED, size << 1);
   1990a:	0060      	lsls	r0, r4, #1
		((uint16_t *)cmem)[f] = val;
   1990c:	8068      	strh	r0, [r5, #2]
	return c + chunk_size(h, c);
   1990e:	4618      	mov	r0, r3
   19910:	f7ff ff62 	bl	197d8 <chunk_size>
	void *cmem = &buf[c];
   19914:	4401      	add	r1, r0
		((uint16_t *)cmem)[f] = val;
   19916:	f823 4031 	strh.w	r4, [r3, r1, lsl #3]
}
   1991a:	bd38      	pop	{r3, r4, r5, pc}

0001991c <split_chunks>:
{
   1991c:	b538      	push	{r3, r4, r5, lr}
   1991e:	4603      	mov	r3, r0
	chunksz_t sz0 = chunk_size(h, lc);
   19920:	f7ff ff5a 	bl	197d8 <chunk_size>
{
   19924:	460c      	mov	r4, r1
	chunksz_t rsz = sz0 - lsz;
   19926:	1aa5      	subs	r5, r4, r2
	chunksz_t lsz = rc - lc;
   19928:	1a51      	subs	r1, r2, r1
   1992a:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
	chunksz_t rsz = sz0 - lsz;
   1992e:	4405      	add	r5, r0
	chunk_set(h, c, SIZE_AND_USED, size << 1);
   19930:	0048      	lsls	r0, r1, #1
		((uint16_t *)cmem)[f] = val;
   19932:	8060      	strh	r0, [r4, #2]
   19934:	eb03 00c2 	add.w	r0, r3, r2, lsl #3
	chunk_set(h, c, SIZE_AND_USED, size << 1);
   19938:	006c      	lsls	r4, r5, #1
		((uint16_t *)cmem)[f] = val;
   1993a:	8044      	strh	r4, [r0, #2]
   1993c:	f823 1032 	strh.w	r1, [r3, r2, lsl #3]
	return c + chunk_size(h, c);
   19940:	4618      	mov	r0, r3
   19942:	4611      	mov	r1, r2
   19944:	f7ff ff48 	bl	197d8 <chunk_size>
	void *cmem = &buf[c];
   19948:	4401      	add	r1, r0
		((uint16_t *)cmem)[f] = val;
   1994a:	f823 5031 	strh.w	r5, [r3, r1, lsl #3]
}
   1994e:	bd38      	pop	{r3, r4, r5, pc}

00019950 <free_chunk>:
{
   19950:	b538      	push	{r3, r4, r5, lr}
   19952:	4605      	mov	r5, r0
	return c + chunk_size(h, c);
   19954:	f7ff ff40 	bl	197d8 <chunk_size>
   19958:	460c      	mov	r4, r1
   1995a:	4401      	add	r1, r0
		return ((uint16_t *)cmem)[f];
   1995c:	eb05 03c1 	add.w	r3, r5, r1, lsl #3
	return chunk_field(h, c, SIZE_AND_USED) & 1U;
   19960:	885b      	ldrh	r3, [r3, #2]
	if (!chunk_used(h, right_chunk(h, c))) {
   19962:	07da      	lsls	r2, r3, #31
   19964:	d40a      	bmi.n	1997c <free_chunk+0x2c>
		free_list_remove(h, right_chunk(h, c));
   19966:	4628      	mov	r0, r5
   19968:	f7ff ff7f 	bl	1986a <free_list_remove>
	return c + chunk_size(h, c);
   1996c:	4621      	mov	r1, r4
   1996e:	4628      	mov	r0, r5
   19970:	f7ff ff32 	bl	197d8 <chunk_size>
		merge_chunks(h, c, right_chunk(h, c));
   19974:	1822      	adds	r2, r4, r0
   19976:	4628      	mov	r0, r5
   19978:	f7ff ffba 	bl	198f0 <merge_chunks>
		return ((uint16_t *)cmem)[f];
   1997c:	f835 1034 	ldrh.w	r1, [r5, r4, lsl #3]
	return c - chunk_field(h, c, LEFT_SIZE);
   19980:	1a61      	subs	r1, r4, r1
		return ((uint16_t *)cmem)[f];
   19982:	eb05 03c1 	add.w	r3, r5, r1, lsl #3
	return chunk_field(h, c, SIZE_AND_USED) & 1U;
   19986:	885b      	ldrh	r3, [r3, #2]
	if (!chunk_used(h, left_chunk(h, c))) {
   19988:	07db      	lsls	r3, r3, #31
   1998a:	d40c      	bmi.n	199a6 <free_chunk+0x56>
		free_list_remove(h, left_chunk(h, c));
   1998c:	4628      	mov	r0, r5
   1998e:	f7ff ff6c 	bl	1986a <free_list_remove>
		return ((uint16_t *)cmem)[f];
   19992:	f835 1034 	ldrh.w	r1, [r5, r4, lsl #3]
		merge_chunks(h, left_chunk(h, c), c);
   19996:	4622      	mov	r2, r4
   19998:	1a61      	subs	r1, r4, r1
   1999a:	4628      	mov	r0, r5
   1999c:	f7ff ffa8 	bl	198f0 <merge_chunks>
   199a0:	f835 3034 	ldrh.w	r3, [r5, r4, lsl #3]
	return c - chunk_field(h, c, LEFT_SIZE);
   199a4:	1ae4      	subs	r4, r4, r3
	free_list_add(h, c);
   199a6:	4621      	mov	r1, r4
   199a8:	4628      	mov	r0, r5
}
   199aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	free_list_add(h, c);
   199ae:	f7ff bf18 	b.w	197e2 <free_list_add>

000199b2 <sys_heap_free>:
	if (mem == NULL) {
   199b2:	b161      	cbz	r1, 199ce <sys_heap_free+0x1c>
   199b4:	6800      	ldr	r0, [r0, #0]
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
   199b6:	3904      	subs	r1, #4
   199b8:	1a09      	subs	r1, r1, r0
	void *cmem = &buf[c];
   199ba:	f021 0307 	bic.w	r3, r1, #7
   199be:	4403      	add	r3, r0
	free_chunk(h, c);
   199c0:	08c9      	lsrs	r1, r1, #3
			((uint16_t *)cmem)[SIZE_AND_USED] &= ~1U;
   199c2:	885a      	ldrh	r2, [r3, #2]
   199c4:	f022 0201 	bic.w	r2, r2, #1
   199c8:	805a      	strh	r2, [r3, #2]
   199ca:	f7ff bfc1 	b.w	19950 <free_chunk>
}
   199ce:	4770      	bx	lr

000199d0 <sys_heap_alloc>:

void *sys_heap_alloc(struct sys_heap *heap, size_t bytes)
{
   199d0:	b570      	push	{r4, r5, r6, lr}
	struct z_heap *h = heap->heap;
   199d2:	6805      	ldr	r5, [r0, #0]
	void *mem;

	if (bytes == 0U || size_too_big(h, bytes)) {
   199d4:	b909      	cbnz	r1, 199da <sys_heap_alloc+0xa>
		return NULL;
   199d6:	2000      	movs	r0, #0
	heap_listener_notify_alloc(HEAP_ID_FROM_POINTER(heap), mem,
				   chunksz_to_bytes(h, chunk_size(h, c)));
#endif

	return mem;
}
   199d8:	bd70      	pop	{r4, r5, r6, pc}
	if (bytes == 0U || size_too_big(h, bytes)) {
   199da:	68ab      	ldr	r3, [r5, #8]
   199dc:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
   199e0:	d9f9      	bls.n	199d6 <sys_heap_alloc+0x6>
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
   199e2:	310b      	adds	r1, #11
   199e4:	08cc      	lsrs	r4, r1, #3
	chunkid_t c = alloc_chunk(h, chunk_sz);
   199e6:	4621      	mov	r1, r4
   199e8:	4628      	mov	r0, r5
   199ea:	f7ff ff4b 	bl	19884 <alloc_chunk>
	if (c == 0U) {
   199ee:	4606      	mov	r6, r0
   199f0:	2800      	cmp	r0, #0
   199f2:	d0f0      	beq.n	199d6 <sys_heap_alloc+0x6>
	if (chunk_size(h, c) > chunk_sz) {
   199f4:	4601      	mov	r1, r0
   199f6:	4628      	mov	r0, r5
   199f8:	f7ff feee 	bl	197d8 <chunk_size>
   199fc:	42a0      	cmp	r0, r4
   199fe:	d907      	bls.n	19a10 <sys_heap_alloc+0x40>
		split_chunks(h, c, c + chunk_sz);
   19a00:	1932      	adds	r2, r6, r4
   19a02:	4628      	mov	r0, r5
   19a04:	f7ff ff8a 	bl	1991c <split_chunks>
		free_list_add(h, c + chunk_sz);
   19a08:	4611      	mov	r1, r2
   19a0a:	4628      	mov	r0, r5
   19a0c:	f7ff fee9 	bl	197e2 <free_list_add>
	void *cmem = &buf[c];
   19a10:	eb05 02c6 	add.w	r2, r5, r6, lsl #3
	uint8_t *ret = ((uint8_t *)&buf[c]) + chunk_header_bytes(h);
   19a14:	4610      	mov	r0, r2
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
   19a16:	8853      	ldrh	r3, [r2, #2]
   19a18:	f043 0301 	orr.w	r3, r3, #1
   19a1c:	8053      	strh	r3, [r2, #2]
   19a1e:	3004      	adds	r0, #4
	return mem;
   19a20:	e7da      	b.n	199d8 <sys_heap_alloc+0x8>

00019a22 <sys_heap_aligned_alloc>:

void *sys_heap_aligned_alloc(struct sys_heap *heap, size_t align, size_t bytes)
{
   19a22:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   19a26:	4614      	mov	r4, r2
	 * We allow for one bit of rewind in addition to the alignment
	 * value to efficiently accommodate z_heap_aligned_alloc().
	 * So if e.g. align = 0x28 (32 | 8) this means we align to a 32-byte
	 * boundary and then rewind 8 bytes.
	 */
	rew = align & -align;
   19a28:	424a      	negs	r2, r1
   19a2a:	ea02 0701 	and.w	r7, r2, r1
	if (align != rew) {
   19a2e:	ea31 0202 	bics.w	r2, r1, r2
{
   19a32:	4603      	mov	r3, r0
	if (align != rew) {
   19a34:	d00a      	beq.n	19a4c <sys_heap_aligned_alloc+0x2a>
		return false;
   19a36:	2f04      	cmp	r7, #4
   19a38:	463a      	mov	r2, r7
   19a3a:	46b9      	mov	r9, r7
   19a3c:	bf28      	it	cs
   19a3e:	2204      	movcs	r2, #4
		align -= rew;
   19a40:	1bcf      	subs	r7, r1, r7
		rew = 0;
		gap = chunk_header_bytes(h);
	}
	__ASSERT((align & (align - 1)) == 0, "align must be a power of 2");

	if (bytes == 0 || size_too_big(h, bytes)) {
   19a42:	b974      	cbnz	r4, 19a62 <sys_heap_aligned_alloc+0x40>
		return NULL;
   19a44:	2500      	movs	r5, #0
	heap_listener_notify_alloc(HEAP_ID_FROM_POINTER(heap), mem,
				   chunksz_to_bytes(h, chunk_size(h, c)));
#endif

	return mem;
}
   19a46:	4628      	mov	r0, r5
   19a48:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if (align <= chunk_header_bytes(h)) {
   19a4c:	2904      	cmp	r1, #4
   19a4e:	d804      	bhi.n	19a5a <sys_heap_aligned_alloc+0x38>
			return sys_heap_alloc(heap, bytes);
   19a50:	4621      	mov	r1, r4
}
   19a52:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
			return sys_heap_alloc(heap, bytes);
   19a56:	f7ff bfbb 	b.w	199d0 <sys_heap_alloc>
		rew = 0;
   19a5a:	f04f 0900 	mov.w	r9, #0
		gap = chunk_header_bytes(h);
   19a5e:	2204      	movs	r2, #4
   19a60:	e7ef      	b.n	19a42 <sys_heap_aligned_alloc+0x20>
	struct z_heap *h = heap->heap;
   19a62:	681e      	ldr	r6, [r3, #0]
	if (bytes == 0 || size_too_big(h, bytes)) {
   19a64:	68b3      	ldr	r3, [r6, #8]
   19a66:	ebb3 0fd4 	cmp.w	r3, r4, lsr #3
   19a6a:	d9eb      	bls.n	19a44 <sys_heap_aligned_alloc+0x22>
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
   19a6c:	f104 010b 	add.w	r1, r4, #11
   19a70:	4439      	add	r1, r7
   19a72:	1a89      	subs	r1, r1, r2
	chunkid_t c0 = alloc_chunk(h, padded_sz);
   19a74:	08c9      	lsrs	r1, r1, #3
   19a76:	4630      	mov	r0, r6
   19a78:	f7ff ff04 	bl	19884 <alloc_chunk>
	if (c0 == 0) {
   19a7c:	4680      	mov	r8, r0
   19a7e:	2800      	cmp	r0, #0
   19a80:	d0e0      	beq.n	19a44 <sys_heap_aligned_alloc+0x22>
	mem = (uint8_t *) ROUND_UP(mem + rew, align) - rew;
   19a82:	f109 0504 	add.w	r5, r9, #4
   19a86:	eb05 05c0 	add.w	r5, r5, r0, lsl #3
   19a8a:	1e7b      	subs	r3, r7, #1
   19a8c:	4435      	add	r5, r6
   19a8e:	441d      	add	r5, r3
   19a90:	427f      	negs	r7, r7
   19a92:	403d      	ands	r5, r7
   19a94:	eba5 0509 	sub.w	r5, r5, r9
	chunk_unit_t *end = (chunk_unit_t *) ROUND_UP(mem + bytes, CHUNK_UNIT);
   19a98:	442c      	add	r4, r5
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
   19a9a:	1f2b      	subs	r3, r5, #4
	chunk_unit_t *end = (chunk_unit_t *) ROUND_UP(mem + bytes, CHUNK_UNIT);
   19a9c:	3407      	adds	r4, #7
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
   19a9e:	1b9b      	subs	r3, r3, r6
	chunk_unit_t *end = (chunk_unit_t *) ROUND_UP(mem + bytes, CHUNK_UNIT);
   19aa0:	f024 0407 	bic.w	r4, r4, #7
	chunkid_t c_end = end - chunk_buf(h);
   19aa4:	1ba4      	subs	r4, r4, r6
	if (c > c0) {
   19aa6:	ebb0 0fd3 	cmp.w	r0, r3, lsr #3
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
   19aaa:	ea4f 07d3 	mov.w	r7, r3, lsr #3
	chunkid_t c_end = end - chunk_buf(h);
   19aae:	ea4f 04e4 	mov.w	r4, r4, asr #3
	if (c > c0) {
   19ab2:	d208      	bcs.n	19ac6 <sys_heap_aligned_alloc+0xa4>
		split_chunks(h, c0, c);
   19ab4:	4601      	mov	r1, r0
   19ab6:	463a      	mov	r2, r7
   19ab8:	4630      	mov	r0, r6
   19aba:	f7ff ff2f 	bl	1991c <split_chunks>
		free_list_add(h, c0);
   19abe:	4641      	mov	r1, r8
   19ac0:	4630      	mov	r0, r6
   19ac2:	f7ff fe8e 	bl	197e2 <free_list_add>
	return c + chunk_size(h, c);
   19ac6:	4639      	mov	r1, r7
   19ac8:	4630      	mov	r0, r6
   19aca:	f7ff fe85 	bl	197d8 <chunk_size>
   19ace:	4438      	add	r0, r7
	if (right_chunk(h, c) > c_end) {
   19ad0:	4284      	cmp	r4, r0
   19ad2:	d207      	bcs.n	19ae4 <sys_heap_aligned_alloc+0xc2>
		split_chunks(h, c, c_end);
   19ad4:	4630      	mov	r0, r6
   19ad6:	4622      	mov	r2, r4
   19ad8:	f7ff ff20 	bl	1991c <split_chunks>
		free_list_add(h, c_end);
   19adc:	4621      	mov	r1, r4
   19ade:	4630      	mov	r0, r6
   19ae0:	f7ff fe7f 	bl	197e2 <free_list_add>
	void *cmem = &buf[c];
   19ae4:	eb06 06c7 	add.w	r6, r6, r7, lsl #3
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
   19ae8:	8873      	ldrh	r3, [r6, #2]
   19aea:	f043 0301 	orr.w	r3, r3, #1
   19aee:	8073      	strh	r3, [r6, #2]
   19af0:	e7a9      	b.n	19a46 <sys_heap_aligned_alloc+0x24>

00019af2 <sys_heap_init>:
		__ASSERT(bytes / CHUNK_UNIT <= 0x7fffffffU, "heap size is too big");
	}

	/* Reserve the end marker chunk's header */
	__ASSERT(bytes > heap_footer_bytes(bytes), "heap size is too small");
	bytes -= heap_footer_bytes(bytes);
   19af2:	3a04      	subs	r2, #4

	/* Round the start up, the end down */
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
   19af4:	1dcb      	adds	r3, r1, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
   19af6:	4411      	add	r1, r2
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
   19af8:	f023 0307 	bic.w	r3, r3, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
   19afc:	f021 0107 	bic.w	r1, r1, #7
{
   19b00:	b4f0      	push	{r4, r5, r6, r7}
	chunksz_t heap_sz = (end - addr) / CHUNK_UNIT;
   19b02:	1acd      	subs	r5, r1, r3
   19b04:	08ea      	lsrs	r2, r5, #3

	CHECK(end > addr);
	__ASSERT(heap_sz > chunksz(sizeof(struct z_heap)), "heap size is too small");

	struct z_heap *h = (struct z_heap *)addr;
	heap->heap = h;
   19b06:	6003      	str	r3, [r0, #0]
	return 31 - __builtin_clz(usable_sz);
   19b08:	fab2 f082 	clz	r0, r2
	h->allocated_bytes = 0;
	h->max_allocated_bytes = 0;
#endif

	int nb_buckets = bucket_idx(h, heap_sz) + 1;
	chunksz_t chunk0_size = chunksz(sizeof(struct z_heap) +
   19b0c:	f1c0 0424 	rsb	r4, r0, #36	; 0x24
   19b10:	00a4      	lsls	r4, r4, #2
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
   19b12:	3407      	adds	r4, #7
	h->avail_buckets = 0;
   19b14:	2600      	movs	r6, #0
   19b16:	08e1      	lsrs	r1, r4, #3
	int nb_buckets = bucket_idx(h, heap_sz) + 1;
   19b18:	f1c0 0020 	rsb	r0, r0, #32
   19b1c:	f103 0410 	add.w	r4, r3, #16
	h->end_chunk = heap_sz;
   19b20:	609a      	str	r2, [r3, #8]
	h->avail_buckets = 0;
   19b22:	60de      	str	r6, [r3, #12]
				     nb_buckets * sizeof(struct z_heap_bucket));

	__ASSERT(chunk0_size + min_chunk_size(h) <= heap_sz, "heap size is too small");

	for (int i = 0; i < nb_buckets; i++) {
   19b24:	eb04 0080 	add.w	r0, r4, r0, lsl #2
   19b28:	4284      	cmp	r4, r0
   19b2a:	d118      	bne.n	19b5e <sys_heap_init+0x6c>
	chunk_set(h, c, SIZE_AND_USED, size << 1);
   19b2c:	0048      	lsls	r0, r1, #1
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
   19b2e:	f040 0001 	orr.w	r0, r0, #1
   19b32:	8058      	strh	r0, [r3, #2]
		((uint16_t *)cmem)[f] = val;
   19b34:	eb03 04c1 	add.w	r4, r3, r1, lsl #3
	set_chunk_size(h, 0, chunk0_size);
	set_left_chunk_size(h, 0, 0);
	set_chunk_used(h, 0, true);

	/* chunk containing the free heap */
	set_chunk_size(h, chunk0_size, heap_sz - chunk0_size);
   19b38:	1a50      	subs	r0, r2, r1
	chunk_set(h, c, SIZE_AND_USED, size << 1);
   19b3a:	0047      	lsls	r7, r0, #1
		((uint16_t *)cmem)[f] = val;
   19b3c:	801e      	strh	r6, [r3, #0]
   19b3e:	8067      	strh	r7, [r4, #2]
   19b40:	195c      	adds	r4, r3, r5
   19b42:	f823 1031 	strh.w	r1, [r3, r1, lsl #3]
	void *cmem = &buf[c];
   19b46:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
		((uint16_t *)cmem)[f] = val;
   19b4a:	8066      	strh	r6, [r4, #2]
   19b4c:	5358      	strh	r0, [r3, r5]
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
   19b4e:	8850      	ldrh	r0, [r2, #2]
   19b50:	f040 0001 	orr.w	r0, r0, #1
   19b54:	8050      	strh	r0, [r2, #2]
	set_chunk_size(h, heap_sz, 0);
	set_left_chunk_size(h, heap_sz, heap_sz - chunk0_size);
	set_chunk_used(h, heap_sz, true);

	free_list_add(h, chunk0_size);
}
   19b56:	bcf0      	pop	{r4, r5, r6, r7}
	free_list_add(h, chunk0_size);
   19b58:	4618      	mov	r0, r3
   19b5a:	f7ff be42 	b.w	197e2 <free_list_add>
		h->buckets[i].next = 0;
   19b5e:	f844 6b04 	str.w	r6, [r4], #4
	for (int i = 0; i < nb_buckets; i++) {
   19b62:	e7e1      	b.n	19b28 <sys_heap_init+0x36>

00019b64 <encode_uint>:
{
   19b64:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19b68:	469a      	mov	sl, r3
	bool upcase = isupper((int)conv->specifier);
   19b6a:	78d3      	ldrb	r3, [r2, #3]
	switch (specifier) {
   19b6c:	2b6f      	cmp	r3, #111	; 0x6f
{
   19b6e:	4680      	mov	r8, r0
   19b70:	460f      	mov	r7, r1
   19b72:	4615      	mov	r5, r2
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
   19b74:	f1a3 0b41 	sub.w	fp, r3, #65	; 0x41
	switch (specifier) {
   19b78:	d029      	beq.n	19bce <encode_uint+0x6a>
   19b7a:	d824      	bhi.n	19bc6 <encode_uint+0x62>
		return 16;
   19b7c:	2b58      	cmp	r3, #88	; 0x58
   19b7e:	bf14      	ite	ne
   19b80:	260a      	movne	r6, #10
   19b82:	2610      	moveq	r6, #16
	char *bp = bps + (bpe - bps);
   19b84:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
		unsigned int lsv = (unsigned int)(value % radix);
   19b88:	4632      	mov	r2, r6
   19b8a:	2300      	movs	r3, #0
   19b8c:	4640      	mov	r0, r8
   19b8e:	4639      	mov	r1, r7
   19b90:	f7f6 fe84 	bl	1089c <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
   19b94:	2a09      	cmp	r2, #9
   19b96:	b2d4      	uxtb	r4, r2
   19b98:	d81e      	bhi.n	19bd8 <encode_uint+0x74>
   19b9a:	3430      	adds	r4, #48	; 0x30
	} while ((value != 0) && (bps < bp));
   19b9c:	45b0      	cmp	r8, r6
		*--bp = (lsv <= 9) ? ('0' + lsv)
   19b9e:	b2e4      	uxtb	r4, r4
	} while ((value != 0) && (bps < bp));
   19ba0:	f177 0300 	sbcs.w	r3, r7, #0
		*--bp = (lsv <= 9) ? ('0' + lsv)
   19ba4:	f809 4d01 	strb.w	r4, [r9, #-1]!
	} while ((value != 0) && (bps < bp));
   19ba8:	d301      	bcc.n	19bae <encode_uint+0x4a>
   19baa:	45d1      	cmp	r9, sl
   19bac:	d811      	bhi.n	19bd2 <encode_uint+0x6e>
	if (conv->flag_hash) {
   19bae:	782b      	ldrb	r3, [r5, #0]
   19bb0:	069b      	lsls	r3, r3, #26
   19bb2:	d505      	bpl.n	19bc0 <encode_uint+0x5c>
		if (radix == 8) {
   19bb4:	2e08      	cmp	r6, #8
   19bb6:	d115      	bne.n	19be4 <encode_uint+0x80>
			conv->altform_0 = true;
   19bb8:	78ab      	ldrb	r3, [r5, #2]
   19bba:	f043 0308 	orr.w	r3, r3, #8
			conv->altform_0c = true;
   19bbe:	70ab      	strb	r3, [r5, #2]
}
   19bc0:	4648      	mov	r0, r9
   19bc2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (specifier) {
   19bc6:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
		return 16;
   19bca:	2b70      	cmp	r3, #112	; 0x70
   19bcc:	e7d7      	b.n	19b7e <encode_uint+0x1a>
	switch (specifier) {
   19bce:	2608      	movs	r6, #8
   19bd0:	e7d8      	b.n	19b84 <encode_uint+0x20>
		value /= radix;
   19bd2:	4680      	mov	r8, r0
   19bd4:	460f      	mov	r7, r1
   19bd6:	e7d7      	b.n	19b88 <encode_uint+0x24>
		*--bp = (lsv <= 9) ? ('0' + lsv)
   19bd8:	f1bb 0f19 	cmp.w	fp, #25
   19bdc:	bf94      	ite	ls
   19bde:	3437      	addls	r4, #55	; 0x37
   19be0:	3457      	addhi	r4, #87	; 0x57
   19be2:	e7db      	b.n	19b9c <encode_uint+0x38>
		} else if (radix == 16) {
   19be4:	2e10      	cmp	r6, #16
   19be6:	d1eb      	bne.n	19bc0 <encode_uint+0x5c>
			conv->altform_0c = true;
   19be8:	78ab      	ldrb	r3, [r5, #2]
   19bea:	f043 0310 	orr.w	r3, r3, #16
   19bee:	e7e6      	b.n	19bbe <encode_uint+0x5a>

00019bf0 <outs>:
{
   19bf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   19bf4:	4607      	mov	r7, r0
   19bf6:	4688      	mov	r8, r1
   19bf8:	4615      	mov	r5, r2
   19bfa:	461e      	mov	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
   19bfc:	4614      	mov	r4, r2
   19bfe:	42b4      	cmp	r4, r6
   19c00:	eba4 0005 	sub.w	r0, r4, r5
   19c04:	d302      	bcc.n	19c0c <outs+0x1c>
   19c06:	b93e      	cbnz	r6, 19c18 <outs+0x28>
   19c08:	7823      	ldrb	r3, [r4, #0]
   19c0a:	b12b      	cbz	r3, 19c18 <outs+0x28>
		int rc = out((int)*sp++, ctx);
   19c0c:	f814 0b01 	ldrb.w	r0, [r4], #1
   19c10:	4641      	mov	r1, r8
   19c12:	47b8      	blx	r7
		if (rc < 0) {
   19c14:	2800      	cmp	r0, #0
   19c16:	daf2      	bge.n	19bfe <outs+0xe>
}
   19c18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00019c1c <ring_buf_put_claim>:

#include <sys/ring_buffer.h>
#include <string.h>

uint32_t ring_buf_put_claim(struct ring_buf *buf, uint8_t **data, uint32_t size)
{
   19c1c:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint32_t free_space, wrap_size;
	int32_t base;

	base = buf->put_base;
	wrap_size = buf->put_head - base;
   19c1e:	6846      	ldr	r6, [r0, #4]
	base = buf->put_base;
   19c20:	68c7      	ldr	r7, [r0, #12]
 *
 * @return Ring buffer free space (in bytes).
 */
static inline uint32_t ring_buf_space_get(struct ring_buf *buf)
{
	return buf->size - (buf->put_head - buf->get_tail);
   19c22:	6945      	ldr	r5, [r0, #20]
	if (unlikely(wrap_size >= buf->size)) {
   19c24:	69c3      	ldr	r3, [r0, #28]
	wrap_size = buf->put_head - base;
   19c26:	eba6 0c07 	sub.w	ip, r6, r7
   19c2a:	1b75      	subs	r5, r6, r5
	if (unlikely(wrap_size >= buf->size)) {
   19c2c:	4563      	cmp	r3, ip
{
   19c2e:	4604      	mov	r4, r0
   19c30:	eba3 0005 	sub.w	r0, r3, r5
		/* put_base is not yet adjusted */
		wrap_size -= buf->size;
   19c34:	bf9c      	itt	ls
   19c36:	ebac 0c03 	subls.w	ip, ip, r3
		base += buf->size;
   19c3a:	18ff      	addls	r7, r7, r3
	}
	wrap_size = buf->size - wrap_size;

	free_space = ring_buf_space_get(buf);
	size = MIN(size, free_space);
   19c3c:	4282      	cmp	r2, r0
   19c3e:	bf28      	it	cs
   19c40:	4602      	movcs	r2, r0
	wrap_size = buf->size - wrap_size;
   19c42:	eba3 000c 	sub.w	r0, r3, ip
	size = MIN(size, wrap_size);
   19c46:	4290      	cmp	r0, r2

	*data = &buf->buffer[buf->put_head - base];
   19c48:	6823      	ldr	r3, [r4, #0]
	size = MIN(size, wrap_size);
   19c4a:	bf28      	it	cs
   19c4c:	4610      	movcs	r0, r2
	*data = &buf->buffer[buf->put_head - base];
   19c4e:	1bf7      	subs	r7, r6, r7
   19c50:	441f      	add	r7, r3
	buf->put_head += size;
   19c52:	4406      	add	r6, r0
	*data = &buf->buffer[buf->put_head - base];
   19c54:	600f      	str	r7, [r1, #0]
	buf->put_head += size;
   19c56:	6066      	str	r6, [r4, #4]

	return size;
}
   19c58:	bdf0      	pop	{r4, r5, r6, r7, pc}

00019c5a <ring_buf_put_finish>:

int ring_buf_put_finish(struct ring_buf *buf, uint32_t size)
{
	uint32_t finish_space, wrap_size;

	finish_space = buf->put_head - buf->put_tail;
   19c5a:	e9d0 2301 	ldrd	r2, r3, [r0, #4]
   19c5e:	1ad2      	subs	r2, r2, r3
	if (unlikely(size > finish_space)) {
   19c60:	428a      	cmp	r2, r1
   19c62:	d30b      	bcc.n	19c7c <ring_buf_put_finish+0x22>
		return -EINVAL;
	}

	buf->put_tail += size;
   19c64:	4419      	add	r1, r3
	buf->put_head = buf->put_tail;

	wrap_size = buf->put_tail - buf->put_base;
   19c66:	68c3      	ldr	r3, [r0, #12]
	if (unlikely(wrap_size >= buf->size)) {
   19c68:	69c2      	ldr	r2, [r0, #28]
	buf->put_head = buf->put_tail;
   19c6a:	e9c0 1101 	strd	r1, r1, [r0, #4]
	wrap_size = buf->put_tail - buf->put_base;
   19c6e:	1ac9      	subs	r1, r1, r3
	if (unlikely(wrap_size >= buf->size)) {
   19c70:	428a      	cmp	r2, r1
   19c72:	d801      	bhi.n	19c78 <ring_buf_put_finish+0x1e>
		/* we wrapped: adjust put_base */
		buf->put_base += buf->size;
   19c74:	4413      	add	r3, r2
   19c76:	60c3      	str	r3, [r0, #12]
	}

	return 0;
   19c78:	2000      	movs	r0, #0
}
   19c7a:	4770      	bx	lr
		return -EINVAL;
   19c7c:	f06f 0015 	mvn.w	r0, #21
   19c80:	4770      	bx	lr

00019c82 <ring_buf_put>:

uint32_t ring_buf_put(struct ring_buf *buf, const uint8_t *data, uint32_t size)
{
   19c82:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
   19c86:	4680      	mov	r8, r0
   19c88:	460e      	mov	r6, r1
   19c8a:	4615      	mov	r5, r2
	uint8_t *dst;
	uint32_t partial_size;
	uint32_t total_size = 0U;
   19c8c:	2700      	movs	r7, #0
	int err;

	do {
		partial_size = ring_buf_put_claim(buf, &dst, size);
   19c8e:	462a      	mov	r2, r5
   19c90:	a901      	add	r1, sp, #4
   19c92:	4640      	mov	r0, r8
   19c94:	f7ff ffc2 	bl	19c1c <ring_buf_put_claim>
		memcpy(dst, data, partial_size);
   19c98:	4631      	mov	r1, r6
		partial_size = ring_buf_put_claim(buf, &dst, size);
   19c9a:	4604      	mov	r4, r0
		memcpy(dst, data, partial_size);
   19c9c:	4602      	mov	r2, r0
   19c9e:	9801      	ldr	r0, [sp, #4]
   19ca0:	f000 f9b5 	bl	1a00e <memcpy>
		total_size += partial_size;
		size -= partial_size;
		data += partial_size;
	} while (size && partial_size);
   19ca4:	1b2d      	subs	r5, r5, r4
		total_size += partial_size;
   19ca6:	4427      	add	r7, r4
		data += partial_size;
   19ca8:	4426      	add	r6, r4
	} while (size && partial_size);
   19caa:	d001      	beq.n	19cb0 <ring_buf_put+0x2e>
   19cac:	2c00      	cmp	r4, #0
   19cae:	d1ee      	bne.n	19c8e <ring_buf_put+0xc>

	err = ring_buf_put_finish(buf, total_size);
   19cb0:	4639      	mov	r1, r7
   19cb2:	4640      	mov	r0, r8
   19cb4:	f7ff ffd1 	bl	19c5a <ring_buf_put_finish>
	__ASSERT_NO_MSG(err == 0);

	return total_size;
}
   19cb8:	4638      	mov	r0, r7
   19cba:	b002      	add	sp, #8
   19cbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00019cc0 <ring_buf_get_claim>:

uint32_t ring_buf_get_claim(struct ring_buf *buf, uint8_t **data, uint32_t size)
{
   19cc0:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint32_t available_size, wrap_size;
	int32_t base;

	base = buf->get_base;
   19cc2:	6986      	ldr	r6, [r0, #24]
	wrap_size = buf->get_head - base;
   19cc4:	6905      	ldr	r5, [r0, #16]
	if (unlikely(wrap_size >= buf->size)) {
   19cc6:	69c3      	ldr	r3, [r0, #28]
 *
 * @return Ring buffer space used (in bytes).
 */
static inline uint32_t ring_buf_size_get(struct ring_buf *buf)
{
	return buf->put_tail - buf->get_head;
   19cc8:	6887      	ldr	r7, [r0, #8]
	wrap_size = buf->get_head - base;
   19cca:	eba5 0c06 	sub.w	ip, r5, r6
	if (unlikely(wrap_size >= buf->size)) {
   19cce:	4563      	cmp	r3, ip
{
   19cd0:	4604      	mov	r4, r0
   19cd2:	eba7 0005 	sub.w	r0, r7, r5
		/* get_base is not yet adjusted */
		wrap_size -= buf->size;
   19cd6:	bf9c      	itt	ls
   19cd8:	ebac 0c03 	subls.w	ip, ip, r3
		base += buf->size;
   19cdc:	18f6      	addls	r6, r6, r3
	}
	wrap_size = buf->size - wrap_size;

	available_size = ring_buf_size_get(buf);
	size = MIN(size, available_size);
   19cde:	4290      	cmp	r0, r2
   19ce0:	bf28      	it	cs
   19ce2:	4610      	movcs	r0, r2
   19ce4:	4607      	mov	r7, r0
	wrap_size = buf->size - wrap_size;
   19ce6:	eba3 000c 	sub.w	r0, r3, ip
	size = MIN(size, wrap_size);
   19cea:	42b8      	cmp	r0, r7

	*data = &buf->buffer[buf->get_head - base];
   19cec:	6823      	ldr	r3, [r4, #0]
	size = MIN(size, wrap_size);
   19cee:	bf28      	it	cs
   19cf0:	4638      	movcs	r0, r7
	*data = &buf->buffer[buf->get_head - base];
   19cf2:	1bae      	subs	r6, r5, r6
   19cf4:	441e      	add	r6, r3
	buf->get_head += size;
   19cf6:	4405      	add	r5, r0
	*data = &buf->buffer[buf->get_head - base];
   19cf8:	600e      	str	r6, [r1, #0]
	buf->get_head += size;
   19cfa:	6125      	str	r5, [r4, #16]

	return size;
}
   19cfc:	bdf0      	pop	{r4, r5, r6, r7, pc}

00019cfe <ring_buf_get_finish>:

int ring_buf_get_finish(struct ring_buf *buf, uint32_t size)
{
	uint32_t finish_space, wrap_size;

	finish_space = buf->get_head - buf->get_tail;
   19cfe:	e9d0 2304 	ldrd	r2, r3, [r0, #16]
   19d02:	1ad2      	subs	r2, r2, r3
	if (unlikely(size > finish_space)) {
   19d04:	428a      	cmp	r2, r1
   19d06:	d30b      	bcc.n	19d20 <ring_buf_get_finish+0x22>
		return -EINVAL;
	}

	buf->get_tail += size;
   19d08:	4419      	add	r1, r3
	buf->get_head = buf->get_tail;

	wrap_size = buf->get_tail - buf->get_base;
	if (unlikely(wrap_size >= buf->size)) {
   19d0a:	e9d0 3206 	ldrd	r3, r2, [r0, #24]
	buf->get_head = buf->get_tail;
   19d0e:	e9c0 1104 	strd	r1, r1, [r0, #16]
	wrap_size = buf->get_tail - buf->get_base;
   19d12:	1ac9      	subs	r1, r1, r3
	if (unlikely(wrap_size >= buf->size)) {
   19d14:	428a      	cmp	r2, r1
   19d16:	d801      	bhi.n	19d1c <ring_buf_get_finish+0x1e>
		/* we wrapped: adjust get_base */
		buf->get_base += buf->size;
   19d18:	4413      	add	r3, r2
   19d1a:	6183      	str	r3, [r0, #24]
	}

	return 0;
   19d1c:	2000      	movs	r0, #0
}
   19d1e:	4770      	bx	lr
		return -EINVAL;
   19d20:	f06f 0015 	mvn.w	r0, #21
   19d24:	4770      	bx	lr

00019d26 <ring_buf_get>:

uint32_t ring_buf_get(struct ring_buf *buf, uint8_t *data, uint32_t size)
{
   19d26:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
   19d2a:	4680      	mov	r8, r0
   19d2c:	460d      	mov	r5, r1
   19d2e:	4616      	mov	r6, r2
	uint8_t *src;
	uint32_t partial_size;
	uint32_t total_size = 0U;
   19d30:	2700      	movs	r7, #0
	int err;

	do {
		partial_size = ring_buf_get_claim(buf, &src, size);
   19d32:	4632      	mov	r2, r6
   19d34:	a901      	add	r1, sp, #4
   19d36:	4640      	mov	r0, r8
   19d38:	f7ff ffc2 	bl	19cc0 <ring_buf_get_claim>
   19d3c:	4604      	mov	r4, r0
		if (data) {
   19d3e:	b12d      	cbz	r5, 19d4c <ring_buf_get+0x26>
			memcpy(data, src, partial_size);
   19d40:	4602      	mov	r2, r0
   19d42:	9901      	ldr	r1, [sp, #4]
   19d44:	4628      	mov	r0, r5
   19d46:	f000 f962 	bl	1a00e <memcpy>
			data += partial_size;
   19d4a:	4425      	add	r5, r4
		}
		total_size += partial_size;
		size -= partial_size;
	} while (size && partial_size);
   19d4c:	1b36      	subs	r6, r6, r4
		total_size += partial_size;
   19d4e:	4427      	add	r7, r4
	} while (size && partial_size);
   19d50:	d001      	beq.n	19d56 <ring_buf_get+0x30>
   19d52:	2c00      	cmp	r4, #0
   19d54:	d1ed      	bne.n	19d32 <ring_buf_get+0xc>

	err = ring_buf_get_finish(buf, total_size);
   19d56:	4639      	mov	r1, r7
   19d58:	4640      	mov	r0, r8
   19d5a:	f7ff ffd0 	bl	19cfe <ring_buf_get_finish>
	__ASSERT_NO_MSG(err == 0);

	return total_size;
}
   19d5e:	4638      	mov	r0, r7
   19d60:	b002      	add	sp, #8
   19d62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00019d66 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BOOTLOADER_BOSSA_DEVICE_NAME, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BOOTLOADER_BOSSA_LEGACY, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_LEGACY_INCLUDE_PATH, 1);

GEN_ABS_SYM_END
   19d66:	4770      	bx	lr

00019d68 <usb_write>:
{
   19d68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   19d6c:	4606      	mov	r6, r0
   19d6e:	460f      	mov	r7, r1
   19d70:	4690      	mov	r8, r2
   19d72:	4699      	mov	r9, r3
   19d74:	2504      	movs	r5, #4
		ret = usb_dc_ep_write(ep, data, data_len, bytes_ret);
   19d76:	464b      	mov	r3, r9
   19d78:	4642      	mov	r2, r8
   19d7a:	4639      	mov	r1, r7
   19d7c:	4630      	mov	r0, r6
   19d7e:	f7f9 feab 	bl	13ad8 <usb_dc_ep_write>
		if (ret == -EAGAIN) {
   19d82:	f110 0f0b 	cmn.w	r0, #11
		ret = usb_dc_ep_write(ep, data, data_len, bytes_ret);
   19d86:	4604      	mov	r4, r0
		if (ret == -EAGAIN) {
   19d88:	d103      	bne.n	19d92 <usb_write+0x2a>
	z_impl_k_yield();
   19d8a:	f7ff f85b 	bl	18e44 <z_impl_k_yield>
	} while (ret == -EAGAIN && tries--);
   19d8e:	3d01      	subs	r5, #1
   19d90:	d1f1      	bne.n	19d76 <usb_write+0xe>
}
   19d92:	4620      	mov	r0, r4
   19d94:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00019d98 <usb_get_dev_data_by_cfg>:
	return list->head;
   19d98:	6800      	ldr	r0, [r0, #0]
struct usb_dev_data *usb_get_dev_data_by_cfg(sys_slist_t *list,
					     struct usb_cfg_data *cfg)
{
	struct usb_dev_data *dev_data;

	SYS_SLIST_FOR_EACH_CONTAINER(list, dev_data, node) {
   19d9a:	b140      	cbz	r0, 19dae <usb_get_dev_data_by_cfg+0x16>
		const struct device *dev = dev_data->dev;
		const struct usb_cfg_data *cfg_cur = dev->config;
   19d9c:	f850 3c04 	ldr.w	r3, [r0, #-4]

		if (cfg_cur == cfg) {
   19da0:	685b      	ldr	r3, [r3, #4]
   19da2:	428b      	cmp	r3, r1
	SYS_SLIST_FOR_EACH_CONTAINER(list, dev_data, node) {
   19da4:	f1a0 0004 	sub.w	r0, r0, #4
		if (cfg_cur == cfg) {
   19da8:	d001      	beq.n	19dae <usb_get_dev_data_by_cfg+0x16>
	return node->next;
   19daa:	6840      	ldr	r0, [r0, #4]
   19dac:	e7f5      	b.n	19d9a <usb_get_dev_data_by_cfg+0x2>
	}

	LOG_DBG("Device data not found for cfg %p", cfg);

	return NULL;
}
   19dae:	4770      	bx	lr

00019db0 <usb_get_dev_data_by_iface>:
	return list->head;
   19db0:	6800      	ldr	r0, [r0, #0]
struct usb_dev_data *usb_get_dev_data_by_iface(sys_slist_t *list,
					       uint8_t iface_num)
{
	struct usb_dev_data *dev_data;

	SYS_SLIST_FOR_EACH_CONTAINER(list, dev_data, node) {
   19db2:	b150      	cbz	r0, 19dca <usb_get_dev_data_by_iface+0x1a>
		const struct device *dev = dev_data->dev;
		const struct usb_cfg_data *cfg = dev->config;
   19db4:	f850 3c04 	ldr.w	r3, [r0, #-4]
		const struct usb_if_descriptor *if_desc =
   19db8:	685b      	ldr	r3, [r3, #4]
						cfg->interface_descriptor;

		if (if_desc->bInterfaceNumber == iface_num) {
   19dba:	685b      	ldr	r3, [r3, #4]
   19dbc:	789b      	ldrb	r3, [r3, #2]
   19dbe:	428b      	cmp	r3, r1
	SYS_SLIST_FOR_EACH_CONTAINER(list, dev_data, node) {
   19dc0:	f1a0 0004 	sub.w	r0, r0, #4
		if (if_desc->bInterfaceNumber == iface_num) {
   19dc4:	d001      	beq.n	19dca <usb_get_dev_data_by_iface+0x1a>
	return node->next;
   19dc6:	6840      	ldr	r0, [r0, #4]
   19dc8:	e7f3      	b.n	19db2 <usb_get_dev_data_by_iface+0x2>
	}

	LOG_DBG("Device data not found for iface number %u", iface_num);

	return NULL;
}
   19dca:	4770      	bx	lr

00019dcc <usb_get_dev_data_by_ep>:

struct usb_dev_data *usb_get_dev_data_by_ep(sys_slist_t *list, uint8_t ep)
{
   19dcc:	b530      	push	{r4, r5, lr}
	return list->head;
   19dce:	6800      	ldr	r0, [r0, #0]
	struct usb_dev_data *dev_data;

	SYS_SLIST_FOR_EACH_CONTAINER(list, dev_data, node) {
   19dd0:	b188      	cbz	r0, 19df6 <usb_get_dev_data_by_ep+0x2a>
		const struct device *dev = dev_data->dev;
		const struct usb_cfg_data *cfg = dev->config;
   19dd2:	f850 3c04 	ldr.w	r3, [r0, #-4]
   19dd6:	685b      	ldr	r3, [r3, #4]
		const struct usb_ep_cfg_data *ep_data = cfg->endpoint;
   19dd8:	6a1a      	ldr	r2, [r3, #32]

		for (uint8_t i = 0; i < cfg->num_endpoints; i++) {
   19dda:	7f1d      	ldrb	r5, [r3, #28]
	SYS_SLIST_FOR_EACH_CONTAINER(list, dev_data, node) {
   19ddc:	3804      	subs	r0, #4
		for (uint8_t i = 0; i < cfg->num_endpoints; i++) {
   19dde:	2300      	movs	r3, #0
			if (ep_data[i].ep_addr == ep) {
   19de0:	3a04      	subs	r2, #4
		for (uint8_t i = 0; i < cfg->num_endpoints; i++) {
   19de2:	b2dc      	uxtb	r4, r3
   19de4:	42a5      	cmp	r5, r4
   19de6:	d801      	bhi.n	19dec <usb_get_dev_data_by_ep+0x20>
	return node->next;
   19de8:	6840      	ldr	r0, [r0, #4]
   19dea:	e7f1      	b.n	19dd0 <usb_get_dev_data_by_ep+0x4>
			if (ep_data[i].ep_addr == ep) {
   19dec:	3301      	adds	r3, #1
   19dee:	f812 4033 	ldrb.w	r4, [r2, r3, lsl #3]
   19df2:	428c      	cmp	r4, r1
   19df4:	d1f5      	bne.n	19de2 <usb_get_dev_data_by_ep+0x16>
	}

	LOG_DBG("Device data not found for ep %u", ep);

	return NULL;
}
   19df6:	bd30      	pop	{r4, r5, pc}

00019df8 <usb_transfer_is_busy>:
{
   19df8:	b508      	push	{r3, lr}
	struct usb_transfer_data *trans = usb_ep_get_transfer(ep);
   19dfa:	f7f8 f983 	bl	12104 <usb_ep_get_transfer>
	if (trans && trans->status == -EBUSY) {
   19dfe:	b128      	cbz	r0, 19e0c <usb_transfer_is_busy+0x14>
   19e00:	6840      	ldr	r0, [r0, #4]
   19e02:	f110 0f10 	cmn.w	r0, #16
   19e06:	bf14      	ite	ne
   19e08:	2000      	movne	r0, #0
   19e0a:	2001      	moveq	r0, #1
}
   19e0c:	bd08      	pop	{r3, pc}

00019e0e <cdc_interface_config>:
	desc->if1.bInterfaceNumber = bInterfaceNumber + 1;
   19e0e:	1c4b      	adds	r3, r1, #1
   19e10:	b2db      	uxtb	r3, r3
	desc->if0.bInterfaceNumber = bInterfaceNumber;
   19e12:	7081      	strb	r1, [r0, #2]
	desc->if0_union.bControlInterface = bInterfaceNumber;
   19e14:	7681      	strb	r1, [r0, #26]
	desc->if1.bInterfaceNumber = bInterfaceNumber + 1;
   19e16:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
	desc->if0_union.bSubordinateInterface0 = bInterfaceNumber + 1;
   19e1a:	76c3      	strb	r3, [r0, #27]
	desc->iad_cdc.bFirstInterface = bInterfaceNumber;
   19e1c:	f800 1c06 	strb.w	r1, [r0, #-6]
}
   19e20:	4770      	bx	lr

00019e22 <cdc_acm_irq_callback_work_handler>:
	dev_data->cb(dev_data->common.dev, dev_data->cb_data);
   19e22:	e950 3102 	ldrd	r3, r1, [r0, #-8]
   19e26:	6fc0      	ldr	r0, [r0, #124]	; 0x7c
   19e28:	4718      	bx	r3

00019e2a <cdc_acm_irq_tx_disable>:
	dev_data->tx_irq_ena = false;
   19e2a:	6903      	ldr	r3, [r0, #16]
   19e2c:	2200      	movs	r2, #0
   19e2e:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
}
   19e32:	4770      	bx	lr

00019e34 <cdc_acm_irq_tx_ready>:
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
   19e34:	6903      	ldr	r3, [r0, #16]
	if (dev_data->tx_irq_ena && dev_data->tx_ready) {
   19e36:	f893 002e 	ldrb.w	r0, [r3, #46]	; 0x2e
   19e3a:	b108      	cbz	r0, 19e40 <cdc_acm_irq_tx_ready+0xc>
		return 1;
   19e3c:	f893 002c 	ldrb.w	r0, [r3, #44]	; 0x2c
}
   19e40:	4770      	bx	lr

00019e42 <cdc_acm_irq_rx_disable>:
	dev_data->rx_irq_ena = false;
   19e42:	6903      	ldr	r3, [r0, #16]
   19e44:	2200      	movs	r2, #0
   19e46:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
}
   19e4a:	4770      	bx	lr

00019e4c <cdc_acm_irq_rx_ready>:
	if (dev_data->rx_ready) {
   19e4c:	6903      	ldr	r3, [r0, #16]
}
   19e4e:	f893 002d 	ldrb.w	r0, [r3, #45]	; 0x2d
   19e52:	4770      	bx	lr

00019e54 <cdc_acm_irq_is_pending>:
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
   19e54:	6903      	ldr	r3, [r0, #16]
	if (dev_data->tx_ready && dev_data->tx_irq_ena) {
   19e56:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
   19e5a:	b112      	cbz	r2, 19e62 <cdc_acm_irq_is_pending+0xe>
   19e5c:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
   19e60:	b92a      	cbnz	r2, 19e6e <cdc_acm_irq_is_pending+0x1a>
	} else if (dev_data->rx_ready && dev_data->rx_irq_ena) {
   19e62:	f893 002d 	ldrb.w	r0, [r3, #45]	; 0x2d
   19e66:	b118      	cbz	r0, 19e70 <cdc_acm_irq_is_pending+0x1c>
		return 0;
   19e68:	f893 002f 	ldrb.w	r0, [r3, #47]	; 0x2f
   19e6c:	4770      	bx	lr
		return 1;
   19e6e:	2001      	movs	r0, #1
}
   19e70:	4770      	bx	lr

00019e72 <cdc_acm_irq_update>:
}
   19e72:	2001      	movs	r0, #1
   19e74:	4770      	bx	lr

00019e76 <cdc_acm_irq_callback_set>:
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
   19e76:	6903      	ldr	r3, [r0, #16]
	dev_data->cb_data = cb_data;
   19e78:	e9c3 1200 	strd	r1, r2, [r3]
}
   19e7c:	4770      	bx	lr

00019e7e <cdc_acm_line_ctrl_get>:
	switch (ctrl) {
   19e7e:	2902      	cmp	r1, #2
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
   19e80:	6903      	ldr	r3, [r0, #16]
	switch (ctrl) {
   19e82:	d007      	beq.n	19e94 <cdc_acm_line_ctrl_get+0x16>
   19e84:	2904      	cmp	r1, #4
   19e86:	d00a      	beq.n	19e9e <cdc_acm_line_ctrl_get+0x20>
   19e88:	2901      	cmp	r1, #1
   19e8a:	d10d      	bne.n	19ea8 <cdc_acm_line_ctrl_get+0x2a>
		*val = sys_le32_to_cpu(dev_data->line_coding.dwDTERate);
   19e8c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
		*val = (dev_data->line_state &
   19e8e:	6013      	str	r3, [r2, #0]
		return 0;
   19e90:	2000      	movs	r0, #0
   19e92:	4770      	bx	lr
			SET_CONTROL_LINE_STATE_RTS) ? 1 : 0;
   19e94:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
   19e98:	f3c3 0340 	ubfx	r3, r3, #1, #1
   19e9c:	e7f7      	b.n	19e8e <cdc_acm_line_ctrl_get+0x10>
			SET_CONTROL_LINE_STATE_DTR) ? 1 : 0;
   19e9e:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
   19ea2:	f003 0301 	and.w	r3, r3, #1
   19ea6:	e7f2      	b.n	19e8e <cdc_acm_line_ctrl_get+0x10>
	switch (ctrl) {
   19ea8:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
   19eac:	4770      	bx	lr

00019eae <cdc_acm_fifo_read>:
{
   19eae:	b510      	push	{r4, lr}
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
   19eb0:	6904      	ldr	r4, [r0, #16]
	len = ring_buf_get(dev_data->rx_ringbuf, rx_data, size);
   19eb2:	6f20      	ldr	r0, [r4, #112]	; 0x70
   19eb4:	f7ff ff37 	bl	19d26 <ring_buf_get>
	if (ring_buf_is_empty(dev_data->rx_ringbuf)) {
   19eb8:	6f23      	ldr	r3, [r4, #112]	; 0x70
   19eba:	691a      	ldr	r2, [r3, #16]
   19ebc:	689b      	ldr	r3, [r3, #8]
   19ebe:	429a      	cmp	r2, r3
		dev_data->rx_ready = false;
   19ec0:	bf04      	itt	eq
   19ec2:	2300      	moveq	r3, #0
   19ec4:	f884 302d 	strbeq.w	r3, [r4, #45]	; 0x2d
}
   19ec8:	bd10      	pop	{r4, pc}

00019eca <cdc_acm_poll_in>:
{
   19eca:	b508      	push	{r3, lr}
	int ret = cdc_acm_fifo_read(dev, c, 1);
   19ecc:	2201      	movs	r2, #1
   19ece:	f7ff ffee 	bl	19eae <cdc_acm_fifo_read>
}
   19ed2:	3801      	subs	r0, #1
   19ed4:	bf18      	it	ne
   19ed6:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
   19eda:	bd08      	pop	{r3, pc}

00019edc <cdc_acm_line_ctrl_set>:
	switch (ctrl) {
   19edc:	2940      	cmp	r1, #64	; 0x40
{
   19ede:	b508      	push	{r3, lr}
	struct cdc_acm_dev_data_t * const dev_data = dev->data;
   19ee0:	6903      	ldr	r3, [r0, #16]
	switch (ctrl) {
   19ee2:	d042      	beq.n	19f6a <cdc_acm_line_ctrl_set+0x8e>
   19ee4:	d813      	bhi.n	19f0e <cdc_acm_line_ctrl_set+0x32>
   19ee6:	2910      	cmp	r1, #16
   19ee8:	d032      	beq.n	19f50 <cdc_acm_line_ctrl_set+0x74>
   19eea:	d806      	bhi.n	19efa <cdc_acm_line_ctrl_set+0x1e>
   19eec:	2901      	cmp	r1, #1
   19eee:	d01e      	beq.n	19f2e <cdc_acm_line_ctrl_set+0x52>
   19ef0:	2908      	cmp	r1, #8
   19ef2:	d01f      	beq.n	19f34 <cdc_acm_line_ctrl_set+0x58>
   19ef4:	f06f 0012 	mvn.w	r0, #18
}
   19ef8:	bd08      	pop	{r3, pc}
	switch (ctrl) {
   19efa:	2920      	cmp	r1, #32
   19efc:	d1fa      	bne.n	19ef4 <cdc_acm_line_ctrl_set+0x18>
		dev_data->serial_state &= ~SERIAL_STATE_BREAK;
   19efe:	f893 1080 	ldrb.w	r1, [r3, #128]	; 0x80
   19f02:	f001 01fb 	and.w	r1, r1, #251	; 0xfb
		if (val) {
   19f06:	b342      	cbz	r2, 19f5a <cdc_acm_line_ctrl_set+0x7e>
			dev_data->serial_state |= SERIAL_STATE_BREAK;
   19f08:	f041 0104 	orr.w	r1, r1, #4
   19f0c:	e025      	b.n	19f5a <cdc_acm_line_ctrl_set+0x7e>
	switch (ctrl) {
   19f0e:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   19f12:	d033      	beq.n	19f7c <cdc_acm_line_ctrl_set+0xa0>
   19f14:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   19f18:	d039      	beq.n	19f8e <cdc_acm_line_ctrl_set+0xb2>
   19f1a:	2980      	cmp	r1, #128	; 0x80
   19f1c:	d1ea      	bne.n	19ef4 <cdc_acm_line_ctrl_set+0x18>
		dev_data->serial_state &= ~SERIAL_STATE_FRAMING;
   19f1e:	f893 1080 	ldrb.w	r1, [r3, #128]	; 0x80
   19f22:	f001 01ef 	and.w	r1, r1, #239	; 0xef
		if (val) {
   19f26:	b1c2      	cbz	r2, 19f5a <cdc_acm_line_ctrl_set+0x7e>
			dev_data->serial_state |= SERIAL_STATE_FRAMING;
   19f28:	f041 0110 	orr.w	r1, r1, #16
   19f2c:	e015      	b.n	19f5a <cdc_acm_line_ctrl_set+0x7e>
	dev_data->line_coding.dwDTERate = sys_cpu_to_le32(baudrate);
   19f2e:	679a      	str	r2, [r3, #120]	; 0x78
		return 0;
   19f30:	2000      	movs	r0, #0
   19f32:	e7e1      	b.n	19ef8 <cdc_acm_line_ctrl_set+0x1c>
		dev_data->serial_state &= ~SERIAL_STATE_RX_CARRIER;
   19f34:	f893 1080 	ldrb.w	r1, [r3, #128]	; 0x80
   19f38:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
		if (val) {
   19f3c:	b92a      	cbnz	r2, 19f4a <cdc_acm_line_ctrl_set+0x6e>
			dev_data->serial_state |= SERIAL_STATE_RX_CARRIER;
   19f3e:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
		cdc_acm_send_notification(dev, SERIAL_STATE_RX_CARRIER);
   19f42:	2101      	movs	r1, #1
		cdc_acm_send_notification(dev, dev_data->serial_state);
   19f44:	f7f8 fc24 	bl	12790 <cdc_acm_send_notification.isra.0>
   19f48:	e7f2      	b.n	19f30 <cdc_acm_line_ctrl_set+0x54>
			dev_data->serial_state |= SERIAL_STATE_RX_CARRIER;
   19f4a:	f041 0101 	orr.w	r1, r1, #1
   19f4e:	e7f6      	b.n	19f3e <cdc_acm_line_ctrl_set+0x62>
		dev_data->serial_state &= ~SERIAL_STATE_TX_CARRIER;
   19f50:	f893 1080 	ldrb.w	r1, [r3, #128]	; 0x80
   19f54:	f001 01fd 	and.w	r1, r1, #253	; 0xfd
		if (val) {
   19f58:	b922      	cbnz	r2, 19f64 <cdc_acm_line_ctrl_set+0x88>
			dev_data->serial_state |= SERIAL_STATE_OVER_RUN;
   19f5a:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
		cdc_acm_send_notification(dev, dev_data->serial_state);
   19f5e:	f893 1080 	ldrb.w	r1, [r3, #128]	; 0x80
   19f62:	e7ef      	b.n	19f44 <cdc_acm_line_ctrl_set+0x68>
			dev_data->serial_state |= SERIAL_STATE_TX_CARRIER;
   19f64:	f041 0102 	orr.w	r1, r1, #2
   19f68:	e7f7      	b.n	19f5a <cdc_acm_line_ctrl_set+0x7e>
		dev_data->serial_state &= ~SERIAL_STATE_RING_SIGNAL;
   19f6a:	f893 1080 	ldrb.w	r1, [r3, #128]	; 0x80
   19f6e:	f001 01f7 	and.w	r1, r1, #247	; 0xf7
		if (val) {
   19f72:	2a00      	cmp	r2, #0
   19f74:	d0f1      	beq.n	19f5a <cdc_acm_line_ctrl_set+0x7e>
			dev_data->serial_state |= SERIAL_STATE_RING_SIGNAL;
   19f76:	f041 0108 	orr.w	r1, r1, #8
   19f7a:	e7ee      	b.n	19f5a <cdc_acm_line_ctrl_set+0x7e>
		dev_data->serial_state &= ~SERIAL_STATE_PARITY;
   19f7c:	f893 1080 	ldrb.w	r1, [r3, #128]	; 0x80
   19f80:	f001 01df 	and.w	r1, r1, #223	; 0xdf
		if (val) {
   19f84:	2a00      	cmp	r2, #0
   19f86:	d0e8      	beq.n	19f5a <cdc_acm_line_ctrl_set+0x7e>
			dev_data->serial_state |= SERIAL_STATE_PARITY;
   19f88:	f041 0120 	orr.w	r1, r1, #32
   19f8c:	e7e5      	b.n	19f5a <cdc_acm_line_ctrl_set+0x7e>
		dev_data->serial_state &= ~SERIAL_STATE_OVER_RUN;
   19f8e:	f893 1080 	ldrb.w	r1, [r3, #128]	; 0x80
   19f92:	f001 01bf 	and.w	r1, r1, #191	; 0xbf
		if (val) {
   19f96:	2a00      	cmp	r2, #0
   19f98:	d0df      	beq.n	19f5a <cdc_acm_line_ctrl_set+0x7e>
			dev_data->serial_state |= SERIAL_STATE_OVER_RUN;
   19f9a:	f041 0140 	orr.w	r1, r1, #64	; 0x40
   19f9e:	e7dc      	b.n	19f5a <cdc_acm_line_ctrl_set+0x7e>

00019fa0 <z_arm_fatal_error>:
{

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
   19fa0:	f002 bf43 	b.w	1ce2a <z_fatal_error>

00019fa4 <z_do_kernel_oops>:
 *   fault handler will executed instead of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
   19fa4:	4601      	mov	r1, r0
	z_fatal_error(reason, esf);
   19fa6:	6800      	ldr	r0, [r0, #0]
   19fa8:	f002 bf3f 	b.w	1ce2a <z_fatal_error>

00019fac <z_irq_spurious>:
 */
void z_irq_spurious(const void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
   19fac:	2100      	movs	r1, #0
   19fae:	2001      	movs	r0, #1
   19fb0:	f7ff bff6 	b.w	19fa0 <z_arm_fatal_error>

00019fb4 <z_arm_nmi>:
 * Simply call what is installed in 'static void(*handler)(void)'.
 *
 */

void z_arm_nmi(void)
{
   19fb4:	b508      	push	{r3, lr}
	handler();
   19fb6:	f7f8 fde1 	bl	12b7c <z_SysNmiOnReset>
	z_arm_int_exit();
}
   19fba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
   19fbe:	f7f8 bec1 	b.w	12d44 <z_arm_exc_exit>

00019fc2 <strcpy>:

char *strcpy(char *ZRESTRICT d, const char *ZRESTRICT s)
{
	char *dest = d;

	while (*s != '\0') {
   19fc2:	3901      	subs	r1, #1
   19fc4:	4603      	mov	r3, r0
   19fc6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
   19fca:	b90a      	cbnz	r2, 19fd0 <strcpy+0xe>
		*d = *s;
		d++;
		s++;
	}

	*d = '\0';
   19fcc:	701a      	strb	r2, [r3, #0]

	return dest;
}
   19fce:	4770      	bx	lr
		*d = *s;
   19fd0:	f803 2b01 	strb.w	r2, [r3], #1
		s++;
   19fd4:	e7f7      	b.n	19fc6 <strcpy+0x4>

00019fd6 <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
   19fd6:	4603      	mov	r3, r0
	size_t n = 0;
   19fd8:	2000      	movs	r0, #0

	while (*s != '\0') {
   19fda:	5c1a      	ldrb	r2, [r3, r0]
   19fdc:	b902      	cbnz	r2, 19fe0 <strlen+0xa>
		s++;
		n++;
	}

	return n;
}
   19fde:	4770      	bx	lr
		n++;
   19fe0:	3001      	adds	r0, #1
   19fe2:	e7fa      	b.n	19fda <strlen+0x4>

00019fe4 <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
   19fe4:	4603      	mov	r3, r0
	size_t n = 0;
   19fe6:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
   19fe8:	5c1a      	ldrb	r2, [r3, r0]
   19fea:	b10a      	cbz	r2, 19ff0 <strnlen+0xc>
   19fec:	4288      	cmp	r0, r1
   19fee:	d100      	bne.n	19ff2 <strnlen+0xe>
		s++;
		n++;
	}

	return n;
}
   19ff0:	4770      	bx	lr
		n++;
   19ff2:	3001      	adds	r0, #1
   19ff4:	e7f8      	b.n	19fe8 <strnlen+0x4>

00019ff6 <strcmp>:
 * @return negative # if <s1> < <s2>, 0 if <s1> == <s2>, else positive #
 */

int strcmp(const char *s1, const char *s2)
{
	while ((*s1 == *s2) && (*s1 != '\0')) {
   19ff6:	1e43      	subs	r3, r0, #1
   19ff8:	3901      	subs	r1, #1
   19ffa:	f813 2f01 	ldrb.w	r2, [r3, #1]!
   19ffe:	f811 0f01 	ldrb.w	r0, [r1, #1]!
   1a002:	4282      	cmp	r2, r0
   1a004:	d101      	bne.n	1a00a <strcmp+0x14>
   1a006:	2a00      	cmp	r2, #0
   1a008:	d1f7      	bne.n	19ffa <strcmp+0x4>
		s1++;
		s2++;
	}

	return *s1 - *s2;
}
   1a00a:	1a10      	subs	r0, r2, r0
   1a00c:	4770      	bx	lr

0001a00e <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *ZRESTRICT d, const void *ZRESTRICT s, size_t n)
{
   1a00e:	b510      	push	{r4, lr}
   1a010:	1e43      	subs	r3, r0, #1
   1a012:	440a      	add	r2, r1
	}
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
   1a014:	4291      	cmp	r1, r2
   1a016:	d100      	bne.n	1a01a <memcpy+0xc>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
   1a018:	bd10      	pop	{r4, pc}
		*(d_byte++) = *(s_byte++);
   1a01a:	f811 4b01 	ldrb.w	r4, [r1], #1
   1a01e:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
   1a022:	e7f7      	b.n	1a014 <memcpy+0x6>

0001a024 <memset>:
void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
   1a024:	b2c9      	uxtb	r1, r1
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
   1a026:	4402      	add	r2, r0
	unsigned char *d_byte = (unsigned char *)buf;
   1a028:	4603      	mov	r3, r0
	while (n > 0) {
   1a02a:	4293      	cmp	r3, r2
   1a02c:	d100      	bne.n	1a030 <memset+0xc>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
   1a02e:	4770      	bx	lr
		*(d_byte++) = c_byte;
   1a030:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
   1a034:	e7f9      	b.n	1a02a <memset+0x6>

0001a036 <_stdout_hook_default>:
}
   1a036:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   1a03a:	4770      	bx	lr

0001a03c <pm_state_set>:
/* Invoke Low Power/System Off specific Tasks */
__weak void pm_state_set(enum pm_state state, uint8_t substate_id)
{
	ARG_UNUSED(substate_id);

	switch (state) {
   1a03c:	2806      	cmp	r0, #6
   1a03e:	d108      	bne.n	1a052 <pm_state_set+0x16>
    p_reg->SYSTEMOFF = POWER_SYSTEMOFF_SYSTEMOFF_Enter;
   1a040:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   1a044:	2201      	movs	r2, #1
   1a046:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
   1a04a:	f3bf 8f4f 	dsb	sy
        __WFE();
   1a04e:	bf20      	wfe
    while (true)
   1a050:	e7fd      	b.n	1a04e <pm_state_set+0x12>
		break;
	default:
		LOG_DBG("Unsupported power state %u", state);
		break;
	}
}
   1a052:	4770      	bx	lr

0001a054 <pm_state_exit_post_ops>:
   1a054:	2300      	movs	r3, #0
   1a056:	f383 8811 	msr	BASEPRI, r3
   1a05a:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
   1a05e:	4770      	bx	lr

0001a060 <ep_ctx_reset>:
	ep_ctx->buf.data = ep_ctx->buf.block.data;
   1a060:	6903      	ldr	r3, [r0, #16]
{
   1a062:	b510      	push	{r4, lr}
	ep_ctx->buf.curr = ep_ctx->buf.data;
   1a064:	e9c0 3305 	strd	r3, r3, [r0, #20]
	ep_ctx->buf.len  = 0U;
   1a068:	2300      	movs	r3, #0
   1a06a:	60c3      	str	r3, [r0, #12]
	if (ep_ctx->write_in_progress) {
   1a06c:	7f83      	ldrb	r3, [r0, #30]
{
   1a06e:	4604      	mov	r4, r0
	if (ep_ctx->write_in_progress) {
   1a070:	b113      	cbz	r3, 1a078 <ep_ctx_reset+0x18>
		nrfx_usbd_ep_abort(ep_addr_to_nrfx(ep_ctx->cfg.addr));
   1a072:	7a40      	ldrb	r0, [r0, #9]
   1a074:	f001 f80d 	bl	1b092 <nrfx_usbd_ep_abort>
	ep_ctx->read_complete = true;
   1a078:	2301      	movs	r3, #1
   1a07a:	7723      	strb	r3, [r4, #28]
	ep_ctx->read_pending = false;
   1a07c:	2300      	movs	r3, #0
   1a07e:	7763      	strb	r3, [r4, #29]
	ep_ctx->trans_zlp = false;
   1a080:	77e3      	strb	r3, [r4, #31]
	ep_ctx->write_in_progress = false;
   1a082:	77a3      	strb	r3, [r4, #30]
}
   1a084:	bd10      	pop	{r4, pc}

0001a086 <k_mutex_lock.constprop.0.isra.0>:
	return z_impl_k_mutex_lock(mutex, timeout);
   1a086:	f7fe ba09 	b.w	1849c <z_impl_k_mutex_lock>

0001a08a <k_mutex_unlock.isra.0>:
	return z_impl_k_mutex_unlock(mutex);
   1a08a:	f7fe ba7f 	b.w	1858c <z_impl_k_mutex_unlock>

0001a08e <usb_dc_ep_check_cap>:
	uint8_t ep_idx = NRF_USBD_EP_NR_GET(ep_cfg->ep_addr);
   1a08e:	7803      	ldrb	r3, [r0, #0]
	if ((ep_cfg->ep_type == USB_DC_EP_CONTROL) && ep_idx) {
   1a090:	7901      	ldrb	r1, [r0, #4]
	uint8_t ep_idx = NRF_USBD_EP_NR_GET(ep_cfg->ep_addr);
   1a092:	f003 020f 	and.w	r2, r3, #15
	if ((ep_cfg->ep_type == USB_DC_EP_CONTROL) && ep_idx) {
   1a096:	b921      	cbnz	r1, 1a0a2 <usb_dc_ep_check_cap+0x14>
   1a098:	1e10      	subs	r0, r2, #0
   1a09a:	bf18      	it	ne
   1a09c:	2001      	movne	r0, #1
   1a09e:	4240      	negs	r0, r0
   1a0a0:	4770      	bx	lr
	if (!NRF_USBD_EP_VALIDATE(ep_cfg->ep_addr)) {
   1a0a2:	2a08      	cmp	r2, #8
   1a0a4:	d806      	bhi.n	1a0b4 <usb_dc_ep_check_cap+0x26>
	if ((ep_cfg->ep_type == USB_DC_EP_ISOCHRONOUS) &&
   1a0a6:	2901      	cmp	r1, #1
   1a0a8:	d107      	bne.n	1a0ba <usb_dc_ep_check_cap+0x2c>
   1a0aa:	f083 0008 	eor.w	r0, r3, #8
   1a0ae:	f340 00c0 	sbfx	r0, r0, #3, #1
   1a0b2:	4770      	bx	lr
		return -1;
   1a0b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   1a0b8:	4770      	bx	lr
	return 0;
   1a0ba:	2000      	movs	r0, #0
}
   1a0bc:	4770      	bx	lr

0001a0be <usb_dc_ep_read>:
{
   1a0be:	b570      	push	{r4, r5, r6, lr}
   1a0c0:	4604      	mov	r4, r0
   1a0c2:	460e      	mov	r6, r1
   1a0c4:	4615      	mov	r5, r2
	ret = usb_dc_ep_read_wait(ep, data, max_data_len, read_bytes);
   1a0c6:	f7f9 fd7f 	bl	13bc8 <usb_dc_ep_read_wait>
	if (ret) {
   1a0ca:	b930      	cbnz	r0, 1a0da <usb_dc_ep_read+0x1c>
	if (!data && !max_data_len) {
   1a0cc:	b906      	cbnz	r6, 1a0d0 <usb_dc_ep_read+0x12>
   1a0ce:	b125      	cbz	r5, 1a0da <usb_dc_ep_read+0x1c>
	ret = usb_dc_ep_read_continue(ep);
   1a0d0:	4620      	mov	r0, r4
}
   1a0d2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	ret = usb_dc_ep_read_continue(ep);
   1a0d6:	f7f9 bdbf 	b.w	13c58 <usb_dc_ep_read_continue>
}
   1a0da:	bd70      	pop	{r4, r5, r6, pc}

0001a0dc <get_status>:
	return GET_STATUS(get_sub_data(dev, type)->flags);
   1a0dc:	6903      	ldr	r3, [r0, #16]
   1a0de:	b2c9      	uxtb	r1, r1
   1a0e0:	220c      	movs	r2, #12
   1a0e2:	fb01 3302 	mla	r3, r1, r2, r3
   1a0e6:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
   1a0e8:	f000 0007 	and.w	r0, r0, #7
   1a0ec:	4770      	bx	lr

0001a0ee <set_on_state>:
	__asm__ volatile(
   1a0ee:	f04f 0320 	mov.w	r3, #32
   1a0f2:	f3ef 8211 	mrs	r2, BASEPRI
   1a0f6:	f383 8812 	msr	BASEPRI_MAX, r3
   1a0fa:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
   1a0fe:	6803      	ldr	r3, [r0, #0]
   1a100:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
   1a104:	f043 0302 	orr.w	r3, r3, #2
   1a108:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
   1a10a:	f382 8811 	msr	BASEPRI, r2
   1a10e:	f3bf 8f6f 	isb	sy
}
   1a112:	4770      	bx	lr

0001a114 <stop>:
{
   1a114:	4603      	mov	r3, r0
   1a116:	b570      	push	{r4, r5, r6, lr}
	struct nrf_clock_control_data *data = dev->data;
   1a118:	6900      	ldr	r0, [r0, #16]
	return &data->subsys[type];
   1a11a:	b2c9      	uxtb	r1, r1
	__asm__ volatile(
   1a11c:	f04f 0420 	mov.w	r4, #32
   1a120:	f3ef 8611 	mrs	r6, BASEPRI
   1a124:	f384 8812 	msr	BASEPRI_MAX, r4
   1a128:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
   1a12c:	250c      	movs	r5, #12
   1a12e:	fb05 0401 	mla	r4, r5, r1, r0
   1a132:	6c24      	ldr	r4, [r4, #64]	; 0x40
	if ((current_ctx != 0) && (current_ctx != ctx)) {
   1a134:	f014 04c0 	ands.w	r4, r4, #192	; 0xc0
   1a138:	d001      	beq.n	1a13e <stop+0x2a>
   1a13a:	42a2      	cmp	r2, r4
   1a13c:	d110      	bne.n	1a160 <stop+0x4c>
		*flags = CLOCK_CONTROL_STATUS_OFF;
   1a13e:	fb05 0001 	mla	r0, r5, r1, r0
   1a142:	2201      	movs	r2, #1
   1a144:	6402      	str	r2, [r0, #64]	; 0x40
	int err = 0;
   1a146:	2000      	movs	r0, #0
	__asm__ volatile(
   1a148:	f386 8811 	msr	BASEPRI, r6
   1a14c:	f3bf 8f6f 	isb	sy
	if (err < 0) {
   1a150:	b928      	cbnz	r0, 1a15e <stop+0x4a>
	get_sub_config(dev, type)->stop();
   1a152:	685b      	ldr	r3, [r3, #4]
   1a154:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
   1a158:	684b      	ldr	r3, [r1, #4]
   1a15a:	4798      	blx	r3
	return 0;
   1a15c:	2000      	movs	r0, #0
}
   1a15e:	bd70      	pop	{r4, r5, r6, pc}
		err = -EPERM;
   1a160:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   1a164:	e7f0      	b.n	1a148 <stop+0x34>

0001a166 <api_stop>:
	return stop(dev, subsys, CTX_API);
   1a166:	2280      	movs	r2, #128	; 0x80
   1a168:	f7ff bfd4 	b.w	1a114 <stop>

0001a16c <async_start>:
{
   1a16c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1a16e:	9f06      	ldr	r7, [sp, #24]
	struct nrf_clock_control_data *data = dev->data;
   1a170:	6904      	ldr	r4, [r0, #16]
{
   1a172:	4605      	mov	r5, r0
   1a174:	b2c9      	uxtb	r1, r1
	__asm__ volatile(
   1a176:	f04f 0020 	mov.w	r0, #32
   1a17a:	f3ef 8c11 	mrs	ip, BASEPRI
   1a17e:	f380 8812 	msr	BASEPRI_MAX, r0
   1a182:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
   1a186:	260c      	movs	r6, #12
   1a188:	fb06 4601 	mla	r6, r6, r1, r4
   1a18c:	6c30      	ldr	r0, [r6, #64]	; 0x40
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
   1a18e:	f000 0e07 	and.w	lr, r0, #7
   1a192:	f1be 0f01 	cmp.w	lr, #1
   1a196:	d111      	bne.n	1a1bc <async_start+0x50>
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
   1a198:	6437      	str	r7, [r6, #64]	; 0x40
	int err = 0;
   1a19a:	2600      	movs	r6, #0
	__asm__ volatile(
   1a19c:	f38c 8811 	msr	BASEPRI, ip
   1a1a0:	f3bf 8f6f 	isb	sy
	if (err < 0) {
   1a1a4:	b946      	cbnz	r6, 1a1b8 <async_start+0x4c>
	subdata->cb = cb;
   1a1a6:	200c      	movs	r0, #12
   1a1a8:	fb00 4401 	mla	r4, r0, r1, r4
	subdata->user_data = user_data;
   1a1ac:	e9c4 230e 	strd	r2, r3, [r4, #56]	; 0x38
	 get_sub_config(dev, type)->start();
   1a1b0:	686b      	ldr	r3, [r5, #4]
   1a1b2:	f853 3031 	ldr.w	r3, [r3, r1, lsl #3]
   1a1b6:	4798      	blx	r3
}
   1a1b8:	4630      	mov	r0, r6
   1a1ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	uint32_t current_ctx = GET_CTX(*flags);
   1a1bc:	f000 00c0 	and.w	r0, r0, #192	; 0xc0
		err = -EALREADY;
   1a1c0:	4287      	cmp	r7, r0
   1a1c2:	bf14      	ite	ne
   1a1c4:	f04f 36ff 	movne.w	r6, #4294967295	; 0xffffffff
   1a1c8:	f06f 0677 	mvneq.w	r6, #119	; 0x77
   1a1cc:	e7e6      	b.n	1a19c <async_start+0x30>

0001a1ce <api_start>:
{
   1a1ce:	b513      	push	{r0, r1, r4, lr}
	return async_start(dev, subsys, cb, user_data, CTX_API);
   1a1d0:	2480      	movs	r4, #128	; 0x80
   1a1d2:	9400      	str	r4, [sp, #0]
   1a1d4:	f7ff ffca 	bl	1a16c <async_start>
}
   1a1d8:	b002      	add	sp, #8
   1a1da:	bd10      	pop	{r4, pc}

0001a1dc <onoff_started_callback>:
	return &data->mgr[type];
   1a1dc:	6900      	ldr	r0, [r0, #16]
{
   1a1de:	b410      	push	{r4}
	return &data->mgr[type];
   1a1e0:	b2cb      	uxtb	r3, r1
	notify(mgr, 0);
   1a1e2:	241c      	movs	r4, #28
   1a1e4:	fb03 0004 	mla	r0, r3, r4, r0
   1a1e8:	2100      	movs	r1, #0
}
   1a1ea:	bc10      	pop	{r4}
	notify(mgr, 0);
   1a1ec:	4710      	bx	r2

0001a1ee <lfclk_start>:
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
   1a1ee:	2000      	movs	r0, #0
   1a1f0:	f000 bd88 	b.w	1ad04 <nrfx_clock_start>

0001a1f4 <lfclk_stop>:
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
   1a1f4:	2000      	movs	r0, #0
   1a1f6:	f000 bdc2 	b.w	1ad7e <nrfx_clock_stop>

0001a1fa <blocking_start_callback>:
{
   1a1fa:	4610      	mov	r0, r2
	z_impl_k_sem_give(sem);
   1a1fc:	f7fe ba36 	b.w	1866c <z_impl_k_sem_give>

0001a200 <gpio_nrfx_port_get_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   1a200:	6843      	ldr	r3, [r0, #4]
   1a202:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
   1a204:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
	*value = nrf_gpio_port_in_read(reg);
   1a208:	600b      	str	r3, [r1, #0]
}
   1a20a:	2000      	movs	r0, #0
   1a20c:	4770      	bx	lr

0001a20e <gpio_nrfx_port_set_masked_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   1a20e:	6843      	ldr	r3, [r0, #4]
   1a210:	685b      	ldr	r3, [r3, #4]
    return p_reg->OUT;
   1a212:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value_tmp | (mask & value));
   1a216:	4042      	eors	r2, r0
   1a218:	400a      	ands	r2, r1
   1a21a:	4042      	eors	r2, r0
    p_reg->OUT = value;
   1a21c:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
}
   1a220:	2000      	movs	r0, #0
   1a222:	4770      	bx	lr

0001a224 <gpio_nrfx_port_set_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   1a224:	6843      	ldr	r3, [r0, #4]
   1a226:	685b      	ldr	r3, [r3, #4]
}
   1a228:	2000      	movs	r0, #0
    p_reg->OUTSET = set_mask;
   1a22a:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
   1a22e:	4770      	bx	lr

0001a230 <gpio_nrfx_port_clear_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   1a230:	6843      	ldr	r3, [r0, #4]
   1a232:	685b      	ldr	r3, [r3, #4]
}
   1a234:	2000      	movs	r0, #0
    p_reg->OUTCLR = clr_mask;
   1a236:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
   1a23a:	4770      	bx	lr

0001a23c <gpio_nrfx_port_toggle_bits>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   1a23c:	6843      	ldr	r3, [r0, #4]
   1a23e:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
   1a240:	f8d2 3504 	ldr.w	r3, [r2, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value ^ mask);
   1a244:	404b      	eors	r3, r1
    p_reg->OUT = value;
   1a246:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
}
   1a24a:	2000      	movs	r0, #0
   1a24c:	4770      	bx	lr

0001a24e <gpio_nrfx_manage_callback>:
	return port->data;
   1a24e:	6903      	ldr	r3, [r0, #16]
	return list->head;
   1a250:	6858      	ldr	r0, [r3, #4]
{
   1a252:	b530      	push	{r4, r5, lr}
	if (!sys_slist_is_empty(callbacks)) {
   1a254:	b158      	cbz	r0, 1a26e <gpio_nrfx_manage_callback+0x20>
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   1a256:	2400      	movs	r4, #0
   1a258:	4281      	cmp	r1, r0
   1a25a:	d112      	bne.n	1a282 <gpio_nrfx_manage_callback+0x34>
	return node->next;
   1a25c:	6808      	ldr	r0, [r1, #0]
	return list->tail;
   1a25e:	689d      	ldr	r5, [r3, #8]
Z_GENLIST_REMOVE(slist, snode)
   1a260:	b954      	cbnz	r4, 1a278 <gpio_nrfx_manage_callback+0x2a>
   1a262:	428d      	cmp	r5, r1
	list->head = node;
   1a264:	6058      	str	r0, [r3, #4]
Z_GENLIST_REMOVE(slist, snode)
   1a266:	d100      	bne.n	1a26a <gpio_nrfx_manage_callback+0x1c>
	list->tail = node;
   1a268:	6098      	str	r0, [r3, #8]
	parent->next = child;
   1a26a:	2000      	movs	r0, #0
   1a26c:	6008      	str	r0, [r1, #0]
	if (set) {
   1a26e:	b96a      	cbnz	r2, 1a28c <gpio_nrfx_manage_callback+0x3e>
	return 0;
   1a270:	2000      	movs	r0, #0
}
   1a272:	bd30      	pop	{r4, r5, pc}
   1a274:	4628      	mov	r0, r5
   1a276:	e7ef      	b.n	1a258 <gpio_nrfx_manage_callback+0xa>
Z_GENLIST_REMOVE(slist, snode)
   1a278:	428d      	cmp	r5, r1
	parent->next = child;
   1a27a:	6020      	str	r0, [r4, #0]
	list->tail = node;
   1a27c:	bf08      	it	eq
   1a27e:	609c      	streq	r4, [r3, #8]
}
   1a280:	e7f3      	b.n	1a26a <gpio_nrfx_manage_callback+0x1c>
	return node->next;
   1a282:	6805      	ldr	r5, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   1a284:	4604      	mov	r4, r0
   1a286:	2d00      	cmp	r5, #0
   1a288:	d1f4      	bne.n	1a274 <gpio_nrfx_manage_callback+0x26>
			if (!set) {
   1a28a:	b13a      	cbz	r2, 1a29c <gpio_nrfx_manage_callback+0x4e>
Z_GENLIST_PREPEND(slist, snode)
   1a28c:	6898      	ldr	r0, [r3, #8]
	parent->next = child;
   1a28e:	685a      	ldr	r2, [r3, #4]
   1a290:	600a      	str	r2, [r1, #0]
	list->head = node;
   1a292:	6059      	str	r1, [r3, #4]
Z_GENLIST_PREPEND(slist, snode)
   1a294:	2800      	cmp	r0, #0
   1a296:	d1eb      	bne.n	1a270 <gpio_nrfx_manage_callback+0x22>
	list->tail = node;
   1a298:	6099      	str	r1, [r3, #8]
}
   1a29a:	e7ea      	b.n	1a272 <gpio_nrfx_manage_callback+0x24>
				return -EINVAL;
   1a29c:	f06f 0015 	mvn.w	r0, #21
	return gpio_manage_callback(&get_port_data(port)->callbacks,
   1a2a0:	e7e7      	b.n	1a272 <gpio_nrfx_manage_callback+0x24>

0001a2a2 <i2c_nrfx_twim_configure>:
{
   1a2a2:	b538      	push	{r3, r4, r5, lr}
	if (I2C_ADDR_10_BITS & i2c_config) {
   1a2a4:	07cb      	lsls	r3, r1, #31
{
   1a2a6:	4604      	mov	r4, r0
	if (I2C_ADDR_10_BITS & i2c_config) {
   1a2a8:	d41d      	bmi.n	1a2e6 <i2c_nrfx_twim_configure+0x44>
	switch (I2C_SPEED_GET(i2c_config)) {
   1a2aa:	f3c1 0142 	ubfx	r1, r1, #1, #3
   1a2ae:	2901      	cmp	r1, #1
   1a2b0:	d016      	beq.n	1a2e0 <i2c_nrfx_twim_configure+0x3e>
   1a2b2:	2902      	cmp	r1, #2
   1a2b4:	d117      	bne.n	1a2e6 <i2c_nrfx_twim_configure+0x44>
   1a2b6:	f04f 63c8 	mov.w	r3, #104857600	; 0x6400000
	struct i2c_nrfx_twim_data *dev_data = dev->data;
   1a2ba:	6925      	ldr	r5, [r4, #16]
	if (frequency != dev_data->twim_config.frequency) {
   1a2bc:	6aaa      	ldr	r2, [r5, #40]	; 0x28
   1a2be:	4293      	cmp	r3, r2
   1a2c0:	d014      	beq.n	1a2ec <i2c_nrfx_twim_configure+0x4a>
		dev_data->twim_config.frequency = frequency;
   1a2c2:	62ab      	str	r3, [r5, #40]	; 0x28
	if (dev_data->twim_initialized) {
   1a2c4:	f895 3030 	ldrb.w	r3, [r5, #48]	; 0x30
   1a2c8:	b12b      	cbz	r3, 1a2d6 <i2c_nrfx_twim_configure+0x34>
		nrfx_twim_uninit(&dev_config->twim);
   1a2ca:	6860      	ldr	r0, [r4, #4]
   1a2cc:	f7fc f8f0 	bl	164b0 <nrfx_twim_uninit>
		dev_data->twim_initialized = false;
   1a2d0:	2300      	movs	r3, #0
   1a2d2:	f885 3030 	strb.w	r3, [r5, #48]	; 0x30
		return init_twim(dev);
   1a2d6:	4620      	mov	r0, r4
}
   1a2d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		return init_twim(dev);
   1a2dc:	f7fa b832 	b.w	14344 <init_twim>
		frequency = NRF_TWIM_FREQ_100K;
   1a2e0:	f04f 73cc 	mov.w	r3, #26738688	; 0x1980000
   1a2e4:	e7e9      	b.n	1a2ba <i2c_nrfx_twim_configure+0x18>
	switch (I2C_SPEED_GET(i2c_config)) {
   1a2e6:	f06f 0015 	mvn.w	r0, #21
}
   1a2ea:	bd38      	pop	{r3, r4, r5, pc}
	return 0;
   1a2ec:	2000      	movs	r0, #0
   1a2ee:	e7fc      	b.n	1a2ea <i2c_nrfx_twim_configure+0x48>

0001a2f0 <pinctrl_apply_state.constprop.0>:
static inline int pinctrl_apply_state(const struct pinctrl_dev_config *config,
   1a2f0:	b513      	push	{r0, r1, r4, lr}
	ret = pinctrl_lookup_state(config, id, &state);
   1a2f2:	2100      	movs	r1, #0
   1a2f4:	aa01      	add	r2, sp, #4
static inline int pinctrl_apply_state(const struct pinctrl_dev_config *config,
   1a2f6:	4604      	mov	r4, r0
	ret = pinctrl_lookup_state(config, id, &state);
   1a2f8:	f000 fc57 	bl	1abaa <pinctrl_lookup_state>
	if (ret < 0) {
   1a2fc:	2800      	cmp	r0, #0
   1a2fe:	db05      	blt.n	1a30c <pinctrl_apply_state.constprop.0+0x1c>
	return pinctrl_apply_state_direct(config, state);
   1a300:	9b01      	ldr	r3, [sp, #4]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
   1a302:	6822      	ldr	r2, [r4, #0]
   1a304:	7919      	ldrb	r1, [r3, #4]
   1a306:	6818      	ldr	r0, [r3, #0]
   1a308:	f000 fc6c 	bl	1abe4 <pinctrl_configure_pins>
}
   1a30c:	b002      	add	sp, #8
   1a30e:	bd10      	pop	{r4, pc}

0001a310 <twim_1_init>:
#ifdef CONFIG_I2C_0_NRF_TWIM
I2C_NRFX_TWIM_DEVICE(0);
#endif

#ifdef CONFIG_I2C_1_NRF_TWIM
I2C_NRFX_TWIM_DEVICE(1);
   1a310:	b510      	push	{r4, lr}
   1a312:	4604      	mov	r4, r0
   1a314:	2200      	movs	r2, #0
   1a316:	2101      	movs	r1, #1
   1a318:	2004      	movs	r0, #4
   1a31a:	f7f8 fc17 	bl	12b4c <z_arm_irq_priority_set>
   1a31e:	6863      	ldr	r3, [r4, #4]
   1a320:	68d8      	ldr	r0, [r3, #12]
   1a322:	f7ff ffe5 	bl	1a2f0 <pinctrl_apply_state.constprop.0>
   1a326:	2800      	cmp	r0, #0
   1a328:	db04      	blt.n	1a334 <twim_1_init+0x24>
   1a32a:	4620      	mov	r0, r4
   1a32c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   1a330:	f7fa b808 	b.w	14344 <init_twim>
   1a334:	bd10      	pop	{r4, pc}

0001a336 <twim_0_init>:
I2C_NRFX_TWIM_DEVICE(0);
   1a336:	b510      	push	{r4, lr}
   1a338:	4604      	mov	r4, r0
   1a33a:	2200      	movs	r2, #0
   1a33c:	2101      	movs	r1, #1
   1a33e:	2003      	movs	r0, #3
   1a340:	f7f8 fc04 	bl	12b4c <z_arm_irq_priority_set>
   1a344:	6863      	ldr	r3, [r4, #4]
   1a346:	68d8      	ldr	r0, [r3, #12]
   1a348:	f7ff ffd2 	bl	1a2f0 <pinctrl_apply_state.constprop.0>
   1a34c:	2800      	cmp	r0, #0
   1a34e:	db04      	blt.n	1a35a <twim_0_init+0x24>
   1a350:	4620      	mov	r0, r4
   1a352:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   1a356:	f7f9 bff5 	b.w	14344 <init_twim>
   1a35a:	bd10      	pop	{r4, pc}

0001a35c <vl53l0x_channel_get>:
			       enum sensor_channel chan,
			       struct sensor_value *val)
{
	struct vl53l0x_data *drv_data = dev->data;

	if (chan == SENSOR_CHAN_PROX) {
   1a35c:	290f      	cmp	r1, #15
	struct vl53l0x_data *drv_data = dev->data;
   1a35e:	6903      	ldr	r3, [r0, #16]
	if (chan == SENSOR_CHAN_PROX) {
   1a360:	d109      	bne.n	1a376 <vl53l0x_channel_get+0x1a>
		if (drv_data->RangingMeasurementData.RangeMilliMeter <=
   1a362:	f8b3 3170 	ldrh.w	r3, [r3, #368]	; 0x170
   1a366:	2b64      	cmp	r3, #100	; 0x64
   1a368:	bf8c      	ite	hi
   1a36a:	2300      	movhi	r3, #0
   1a36c:	2301      	movls	r3, #1
		    CONFIG_VL53L0X_PROXIMITY_THRESHOLD) {
			val->val1 = 1;
		} else {
			val->val1 = 0;
		}
		val->val2 = 0;
   1a36e:	2000      	movs	r0, #0
   1a370:	6013      	str	r3, [r2, #0]
   1a372:	6050      	str	r0, [r2, #4]
   1a374:	4770      	bx	lr
	} else if (chan == SENSOR_CHAN_DISTANCE) {
   1a376:	291a      	cmp	r1, #26
   1a378:	d10d      	bne.n	1a396 <vl53l0x_channel_get+0x3a>
		val->val1 = drv_data->RangingMeasurementData.RangeMilliMeter / 1000;
   1a37a:	f8b3 3170 	ldrh.w	r3, [r3, #368]	; 0x170
   1a37e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
   1a382:	fbb3 f0f1 	udiv	r0, r3, r1
		val->val2 = (drv_data->RangingMeasurementData.RangeMilliMeter % 1000) * 1000;
   1a386:	fb01 3310 	mls	r3, r1, r0, r3
   1a38a:	b29b      	uxth	r3, r3
   1a38c:	434b      	muls	r3, r1
		val->val1 = drv_data->RangingMeasurementData.RangeMilliMeter / 1000;
   1a38e:	6010      	str	r0, [r2, #0]
		val->val2 = (drv_data->RangingMeasurementData.RangeMilliMeter % 1000) * 1000;
   1a390:	6053      	str	r3, [r2, #4]
	} else {
		return -ENOTSUP;
	}

	return 0;
   1a392:	2000      	movs	r0, #0
   1a394:	4770      	bx	lr
		return -ENOTSUP;
   1a396:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
   1a39a:	4770      	bx	lr

0001a39c <vl53l0x_start>:
{
   1a39c:	b570      	push	{r4, r5, r6, lr}
	const struct vl53l0x_config *const config = dev->config;
   1a39e:	6843      	ldr	r3, [r0, #4]
	struct vl53l0x_data *drv_data = dev->data;
   1a3a0:	6904      	ldr	r4, [r0, #16]
{
   1a3a2:	b09c      	sub	sp, #112	; 0x70
   1a3a4:	4605      	mov	r5, r0
	if (config->xshut.port) {
   1a3a6:	6898      	ldr	r0, [r3, #8]
	uint16_t vl53l0x_id = 0U;
   1a3a8:	2200      	movs	r2, #0
   1a3aa:	f8ad 2006 	strh.w	r2, [sp, #6]
	if (config->xshut.port) {
   1a3ae:	b180      	cbz	r0, 1a3d2 <vl53l0x_start+0x36>
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
   1a3b0:	7b1b      	ldrb	r3, [r3, #12]
   1a3b2:	2101      	movs	r1, #1
   1a3b4:	4099      	lsls	r1, r3
   1a3b6:	6903      	ldr	r3, [r0, #16]
   1a3b8:	681b      	ldr	r3, [r3, #0]
   1a3ba:	4219      	tst	r1, r3
	return api->port_set_bits_raw(port, pins);
   1a3bc:	6883      	ldr	r3, [r0, #8]
   1a3be:	bf0c      	ite	eq
   1a3c0:	68db      	ldreq	r3, [r3, #12]
	return api->port_clear_bits_raw(port, pins);
   1a3c2:	691b      	ldrne	r3, [r3, #16]
   1a3c4:	4798      	blx	r3
		if (r < 0) {
   1a3c6:	2800      	cmp	r0, #0
   1a3c8:	db70      	blt.n	1a4ac <vl53l0x_start+0x110>
	return z_impl_k_sleep(timeout);
   1a3ca:	2042      	movs	r0, #66	; 0x42
   1a3cc:	2100      	movs	r1, #0
   1a3ce:	f7fe fdc1 	bl	18f54 <z_impl_k_sleep>
	(void)memset(&vl53l0x_dev_info, 0, sizeof(VL53L0X_DeviceInfo_t));
   1a3d2:	2263      	movs	r2, #99	; 0x63
   1a3d4:	2100      	movs	r1, #0
   1a3d6:	a803      	add	r0, sp, #12
	ret = VL53L0X_GetDeviceInfo(&drv_data->vl53l0x, &vl53l0x_dev_info);
   1a3d8:	1d26      	adds	r6, r4, #4
	(void)memset(&vl53l0x_dev_info, 0, sizeof(VL53L0X_DeviceInfo_t));
   1a3da:	f7ff fe23 	bl	1a024 <memset>
	ret = VL53L0X_GetDeviceInfo(&drv_data->vl53l0x, &vl53l0x_dev_info);
   1a3de:	a903      	add	r1, sp, #12
   1a3e0:	4630      	mov	r0, r6
   1a3e2:	f000 fe65 	bl	1b0b0 <VL53L0X_GetDeviceInfo>
	if (ret < 0) {
   1a3e6:	2800      	cmp	r0, #0
   1a3e8:	db63      	blt.n	1a4b2 <vl53l0x_start+0x116>
	ret = VL53L0X_RdWord(&drv_data->vl53l0x,
   1a3ea:	f10d 0206 	add.w	r2, sp, #6
   1a3ee:	21c0      	movs	r1, #192	; 0xc0
   1a3f0:	4630      	mov	r0, r6
   1a3f2:	f000 f962 	bl	1a6ba <VL53L0X_RdWord>
	if ((ret < 0) || (vl53l0x_id != VL53L0X_CHIP_ID)) {
   1a3f6:	2800      	cmp	r0, #0
   1a3f8:	da03      	bge.n	1a402 <vl53l0x_start+0x66>
		return -ENOTSUP;
   1a3fa:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
   1a3fe:	b01c      	add	sp, #112	; 0x70
   1a400:	bd70      	pop	{r4, r5, r6, pc}
	if ((ret < 0) || (vl53l0x_id != VL53L0X_CHIP_ID)) {
   1a402:	f8bd 2006 	ldrh.w	r2, [sp, #6]
   1a406:	f64e 63aa 	movw	r3, #61098	; 0xeeaa
   1a40a:	429a      	cmp	r2, r3
   1a40c:	d1f5      	bne.n	1a3fa <vl53l0x_start+0x5e>
	ret = VL53L0X_DataInit(&drv_data->vl53l0x);
   1a40e:	4630      	mov	r0, r6
   1a410:	f7fd fa20 	bl	17854 <VL53L0X_DataInit>
	if (ret < 0) {
   1a414:	2800      	cmp	r0, #0
   1a416:	dbf0      	blt.n	1a3fa <vl53l0x_start+0x5e>
	ret = VL53L0X_StaticInit(&drv_data->vl53l0x);
   1a418:	692d      	ldr	r5, [r5, #16]
   1a41a:	3504      	adds	r5, #4
   1a41c:	4628      	mov	r0, r5
   1a41e:	f7fd fb27 	bl	17a70 <VL53L0X_StaticInit>
	if (ret) {
   1a422:	bbe8      	cbnz	r0, 1a4a0 <vl53l0x_start+0x104>
	ret = VL53L0X_PerformRefCalibration(&drv_data->vl53l0x,
   1a424:	aa01      	add	r2, sp, #4
   1a426:	f10d 0103 	add.w	r1, sp, #3
   1a42a:	4628      	mov	r0, r5
   1a42c:	f000 fff3 	bl	1b416 <VL53L0X_PerformRefCalibration>
	if (ret) {
   1a430:	bbb0      	cbnz	r0, 1a4a0 <vl53l0x_start+0x104>
	ret = VL53L0X_PerformRefSpadManagement(&drv_data->vl53l0x,
   1a432:	f10d 0205 	add.w	r2, sp, #5
   1a436:	a902      	add	r1, sp, #8
   1a438:	4628      	mov	r0, r5
   1a43a:	f001 fa03 	bl	1b844 <VL53L0X_PerformRefSpadManagement>
	if (ret) {
   1a43e:	bb78      	cbnz	r0, 1a4a0 <vl53l0x_start+0x104>
	ret = VL53L0X_SetDeviceMode(&drv_data->vl53l0x,
   1a440:	4601      	mov	r1, r0
   1a442:	4628      	mov	r0, r5
   1a444:	f7fd f9f6 	bl	17834 <VL53L0X_SetDeviceMode>
	if (ret) {
   1a448:	bb50      	cbnz	r0, 1a4a0 <vl53l0x_start+0x104>
	ret = VL53L0X_SetLimitCheckEnable(&drv_data->vl53l0x,
   1a44a:	4601      	mov	r1, r0
   1a44c:	2201      	movs	r2, #1
   1a44e:	4628      	mov	r0, r5
   1a450:	f000 fee6 	bl	1b220 <VL53L0X_SetLimitCheckEnable>
	if (ret) {
   1a454:	bb20      	cbnz	r0, 1a4a0 <vl53l0x_start+0x104>
	ret = VL53L0X_SetLimitCheckEnable(&drv_data->vl53l0x,
   1a456:	2201      	movs	r2, #1
   1a458:	4611      	mov	r1, r2
   1a45a:	4628      	mov	r0, r5
   1a45c:	f000 fee0 	bl	1b220 <VL53L0X_SetLimitCheckEnable>
	if (ret) {
   1a460:	b9f0      	cbnz	r0, 1a4a0 <vl53l0x_start+0x104>
	ret = VL53L0X_SetLimitCheckValue(&drv_data->vl53l0x,
   1a462:	f641 1299 	movw	r2, #6553	; 0x1999
   1a466:	2101      	movs	r1, #1
   1a468:	4628      	mov	r0, r5
   1a46a:	f000 ff24 	bl	1b2b6 <VL53L0X_SetLimitCheckValue>
	if (ret) {
   1a46e:	b9b8      	cbnz	r0, 1a4a0 <vl53l0x_start+0x104>
	ret = VL53L0X_SetLimitCheckValue(&drv_data->vl53l0x,
   1a470:	4601      	mov	r1, r0
   1a472:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
   1a476:	4628      	mov	r0, r5
   1a478:	f000 ff1d 	bl	1b2b6 <VL53L0X_SetLimitCheckValue>
	if (ret) {
   1a47c:	b980      	cbnz	r0, 1a4a0 <vl53l0x_start+0x104>
	ret = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(&drv_data->vl53l0x,
   1a47e:	f248 01e8 	movw	r1, #33000	; 0x80e8
   1a482:	4628      	mov	r0, r5
   1a484:	f000 fe22 	bl	1b0cc <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
	if (ret) {
   1a488:	b950      	cbnz	r0, 1a4a0 <vl53l0x_start+0x104>
	ret = VL53L0X_SetVcselPulsePeriod(&drv_data->vl53l0x,
   1a48a:	4601      	mov	r1, r0
   1a48c:	2212      	movs	r2, #18
   1a48e:	4628      	mov	r0, r5
   1a490:	f000 fe1e 	bl	1b0d0 <VL53L0X_SetVcselPulsePeriod>
	if (ret) {
   1a494:	b920      	cbnz	r0, 1a4a0 <vl53l0x_start+0x104>
	ret = VL53L0X_SetVcselPulsePeriod(&drv_data->vl53l0x,
   1a496:	220e      	movs	r2, #14
   1a498:	2101      	movs	r1, #1
   1a49a:	4628      	mov	r0, r5
   1a49c:	f000 fe18 	bl	1b0d0 <VL53L0X_SetVcselPulsePeriod>
	if (ret < 0) {
   1a4a0:	2800      	cmp	r0, #0
   1a4a2:	dbaa      	blt.n	1a3fa <vl53l0x_start+0x5e>
	drv_data->started = true;
   1a4a4:	2301      	movs	r3, #1
   1a4a6:	7023      	strb	r3, [r4, #0]
	return 0;
   1a4a8:	2000      	movs	r0, #0
   1a4aa:	e7a8      	b.n	1a3fe <vl53l0x_start+0x62>
			return -EIO;
   1a4ac:	f06f 0004 	mvn.w	r0, #4
   1a4b0:	e7a5      	b.n	1a3fe <vl53l0x_start+0x62>
		return -ENODEV;
   1a4b2:	f06f 0012 	mvn.w	r0, #18
   1a4b6:	e7a2      	b.n	1a3fe <vl53l0x_start+0x62>

0001a4b8 <vl53l0x_sample_fetch>:
{
   1a4b8:	b510      	push	{r4, lr}
	struct vl53l0x_data *drv_data = dev->data;
   1a4ba:	6904      	ldr	r4, [r0, #16]
	if (!drv_data->started) {
   1a4bc:	7823      	ldrb	r3, [r4, #0]
   1a4be:	b153      	cbz	r3, 1a4d6 <vl53l0x_sample_fetch+0x1e>
	ret = VL53L0X_PerformSingleRangingMeasurement(&drv_data->vl53l0x,
   1a4c0:	f504 71b4 	add.w	r1, r4, #360	; 0x168
   1a4c4:	1d20      	adds	r0, r4, #4
   1a4c6:	f001 f8ed 	bl	1b6a4 <VL53L0X_PerformSingleRangingMeasurement>
		return -EINVAL;
   1a4ca:	2800      	cmp	r0, #0
   1a4cc:	bfac      	ite	ge
   1a4ce:	2000      	movge	r0, #0
   1a4d0:	f06f 0015 	mvnlt.w	r0, #21
}
   1a4d4:	bd10      	pop	{r4, pc}
		r = vl53l0x_start(dev);
   1a4d6:	f7ff ff61 	bl	1a39c <vl53l0x_start>
		if (r < 0) {
   1a4da:	2800      	cmp	r0, #0
   1a4dc:	daf0      	bge.n	1a4c0 <vl53l0x_sample_fetch+0x8>
   1a4de:	e7f9      	b.n	1a4d4 <vl53l0x_sample_fetch+0x1c>

0001a4e0 <vl53l0x_init>:
};

static int vl53l0x_init(const struct device *dev)
{
	int r;
	struct vl53l0x_data *drv_data = dev->data;
   1a4e0:	6902      	ldr	r2, [r0, #16]
{
   1a4e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	const struct vl53l0x_config *const config = dev->config;

	/* Initialize the HAL peripheral with the default sensor address,
	 * ie. the address on power up
	 */
	drv_data->vl53l0x.I2cDevAddr = VL53L0X_INITIAL_ADDR;
   1a4e4:	2129      	movs	r1, #41	; 0x29
	const struct vl53l0x_config *const config = dev->config;
   1a4e6:	6843      	ldr	r3, [r0, #4]
	drv_data->vl53l0x.I2cDevAddr = VL53L0X_INITIAL_ADDR;
   1a4e8:	f882 1160 	strb.w	r1, [r2, #352]	; 0x160
	drv_data->vl53l0x.i2c = config->i2c.bus;
   1a4ec:	6819      	ldr	r1, [r3, #0]
   1a4ee:	f8c2 1164 	str.w	r1, [r2, #356]	; 0x164
	if (!config->xshut.port) {
		LOG_ERR("[%s] Missing XSHUT gpio spec", dev->name);
		return -ENOTSUP;
	}
#else
	if (config->i2c.addr != VL53L0X_INITIAL_ADDR) {
   1a4f2:	889a      	ldrh	r2, [r3, #4]
   1a4f4:	2a29      	cmp	r2, #41	; 0x29
{
   1a4f6:	4604      	mov	r4, r0
	if (config->i2c.addr != VL53L0X_INITIAL_ADDR) {
   1a4f8:	d11a      	bne.n	1a530 <vl53l0x_init+0x50>
			dev->name, VL53L0X_INITIAL_ADDR);
		return -ENOTSUP;
	}
#endif

	if (config->xshut.port) {
   1a4fa:	6898      	ldr	r0, [r3, #8]
   1a4fc:	b198      	cbz	r0, 1a526 <vl53l0x_init+0x46>
				  spec->dt_flags | extra_flags);
   1a4fe:	89df      	ldrh	r7, [r3, #14]
	return gpio_pin_configure(spec->port,
   1a500:	7b19      	ldrb	r1, [r3, #12]
   1a502:	f447 3200 	orr.w	r2, r7, #131072	; 0x20000
	struct gpio_driver_data *data =
   1a506:	6906      	ldr	r6, [r0, #16]
	const struct gpio_driver_api *api =
   1a508:	f8d0 c008 	ldr.w	ip, [r0, #8]
		data->invert |= (gpio_port_pins_t)BIT(pin);
   1a50c:	2301      	movs	r3, #1
   1a50e:	fa03 f501 	lsl.w	r5, r3, r1
   1a512:	6833      	ldr	r3, [r6, #0]
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
   1a514:	f017 0f01 	tst.w	r7, #1
		data->invert |= (gpio_port_pins_t)BIT(pin);
   1a518:	bf14      	ite	ne
   1a51a:	432b      	orrne	r3, r5
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
   1a51c:	43ab      	biceq	r3, r5
   1a51e:	6033      	str	r3, [r6, #0]
	return api->pin_configure(port, pin, flags);
   1a520:	f8dc 3000 	ldr.w	r3, [ip]
   1a524:	4798      	blx	r3
		LOG_ERR("[%s] Unable to shutdown sensor", dev->name);
		return -EIO;
	}
	LOG_DBG("[%s] Shutdown", dev->name);
#else
	r = vl53l0x_start(dev);
   1a526:	4620      	mov	r0, r4
	}
#endif

	LOG_DBG("[%s] Initialized", dev->name);
	return 0;
}
   1a528:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	r = vl53l0x_start(dev);
   1a52c:	f7ff bf36 	b.w	1a39c <vl53l0x_start>
}
   1a530:	f06f 0085 	mvn.w	r0, #133	; 0x85
   1a534:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0001a536 <i2c_burst_read>:
static inline int i2c_burst_read(const struct device *dev,
				 uint16_t dev_addr,
				 uint8_t start_addr,
				 uint8_t *buf,
				 uint32_t num_bytes)
{
   1a536:	b510      	push	{r4, lr}
   1a538:	b088      	sub	sp, #32
   1a53a:	f88d 2007 	strb.w	r2, [sp, #7]
	msg[0].buf = (uint8_t *)write_buf;
   1a53e:	f10d 0207 	add.w	r2, sp, #7
   1a542:	9202      	str	r2, [sp, #8]
	msg[1].buf = (uint8_t *)read_buf;
   1a544:	9305      	str	r3, [sp, #20]
	msg[0].len = num_write;
   1a546:	2201      	movs	r2, #1
	msg[1].len = num_read;
   1a548:	9b0a      	ldr	r3, [sp, #40]	; 0x28
	msg[0].len = num_write;
   1a54a:	9203      	str	r2, [sp, #12]
	msg[1].len = num_read;
   1a54c:	9306      	str	r3, [sp, #24]
	msg[0].flags = I2C_MSG_WRITE;
   1a54e:	2200      	movs	r2, #0
	msg[1].flags = I2C_MSG_RESTART | I2C_MSG_READ | I2C_MSG_STOP;
   1a550:	2307      	movs	r3, #7
	msg[0].flags = I2C_MSG_WRITE;
   1a552:	f88d 2010 	strb.w	r2, [sp, #16]
	msg[1].flags = I2C_MSG_RESTART | I2C_MSG_READ | I2C_MSG_STOP;
   1a556:	f88d 301c 	strb.w	r3, [sp, #28]
	int res =  api->transfer(dev, msgs, num_msgs, addr);
   1a55a:	6883      	ldr	r3, [r0, #8]
   1a55c:	2202      	movs	r2, #2
   1a55e:	689c      	ldr	r4, [r3, #8]
   1a560:	460b      	mov	r3, r1
   1a562:	a902      	add	r1, sp, #8
   1a564:	47a0      	blx	r4
	return i2c_write_read(dev, dev_addr,
			      &start_addr, sizeof(start_addr),
			      buf, num_bytes);
}
   1a566:	b008      	add	sp, #32
   1a568:	bd10      	pop	{r4, pc}

0001a56a <i2c_write>:
{
   1a56a:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	msg.len = num_bytes;
   1a56c:	e9cd 1201 	strd	r1, r2, [sp, #4]
	msg.flags = I2C_MSG_WRITE | I2C_MSG_STOP;
   1a570:	2202      	movs	r2, #2
   1a572:	f88d 200c 	strb.w	r2, [sp, #12]
	int res =  api->transfer(dev, msgs, num_msgs, addr);
   1a576:	6882      	ldr	r2, [r0, #8]
   1a578:	a901      	add	r1, sp, #4
   1a57a:	6894      	ldr	r4, [r2, #8]
   1a57c:	2201      	movs	r2, #1
   1a57e:	47a0      	blx	r4
}
   1a580:	b004      	add	sp, #16
   1a582:	bd10      	pop	{r4, pc}

0001a584 <VL53L0X_WriteMulti>:

LOG_MODULE_DECLARE(VL53L0X, CONFIG_SENSOR_LOG_LEVEL);

VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata,
				 uint32_t count)
{
   1a584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1a586:	460e      	mov	r6, r1

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	int32_t status_int = 0;
	uint8_t I2CBuffer[count+1];
   1a588:	1c5d      	adds	r5, r3, #1
{
   1a58a:	4611      	mov	r1, r2
   1a58c:	461a      	mov	r2, r3
	uint8_t I2CBuffer[count+1];
   1a58e:	3308      	adds	r3, #8
   1a590:	f023 0307 	bic.w	r3, r3, #7
{
   1a594:	af00      	add	r7, sp, #0
	uint8_t I2CBuffer[count+1];
   1a596:	ebad 0d03 	sub.w	sp, sp, r3
{
   1a59a:	4604      	mov	r4, r0

	I2CBuffer[0] = index;
   1a59c:	4668      	mov	r0, sp
   1a59e:	f800 6b01 	strb.w	r6, [r0], #1
	memcpy(&I2CBuffer[1], pdata, count);
   1a5a2:	f7ff fd34 	bl	1a00e <memcpy>

	status_int = i2c_write(Dev->i2c, I2CBuffer, count+1, Dev->I2cDevAddr);
   1a5a6:	f894 315c 	ldrb.w	r3, [r4, #348]	; 0x15c
   1a5aa:	f8d4 0160 	ldr.w	r0, [r4, #352]	; 0x160
   1a5ae:	462a      	mov	r2, r5
   1a5b0:	4669      	mov	r1, sp
   1a5b2:	f7ff ffda 	bl	1a56a <i2c_write>

	if (status_int < 0) {
		Status = VL53L0X_ERROR_CONTROL_INTERFACE;
   1a5b6:	2800      	cmp	r0, #0
		LOG_ERR("Failed to write");
	}

	return Status;
}
   1a5b8:	bfb4      	ite	lt
   1a5ba:	f06f 0013 	mvnlt.w	r0, #19
   1a5be:	2000      	movge	r0, #0
   1a5c0:	46bd      	mov	sp, r7
   1a5c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0001a5c4 <VL53L0X_ReadMulti>:

VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata,
				uint32_t count)
{
   1a5c4:	b507      	push	{r0, r1, r2, lr}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	int32_t status_int;

	status_int = i2c_burst_read(Dev->i2c, Dev->I2cDevAddr, index, pdata,
   1a5c6:	9300      	str	r3, [sp, #0]
   1a5c8:	4613      	mov	r3, r2
   1a5ca:	460a      	mov	r2, r1
   1a5cc:	f890 115c 	ldrb.w	r1, [r0, #348]	; 0x15c
   1a5d0:	f8d0 0160 	ldr.w	r0, [r0, #352]	; 0x160
   1a5d4:	f7ff ffaf 	bl	1a536 <i2c_burst_read>
				    count);
	if (status_int < 0) {
		LOG_ERR("Failed to read");
		return -EIO;
   1a5d8:	2800      	cmp	r0, #0
	}

	return Status;
}
   1a5da:	bfb4      	ite	lt
   1a5dc:	f06f 0004 	mvnlt.w	r0, #4
   1a5e0:	2000      	movge	r0, #0
   1a5e2:	b003      	add	sp, #12
   1a5e4:	f85d fb04 	ldr.w	pc, [sp], #4

0001a5e8 <VL53L0X_WrByte>:


VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data)
{
   1a5e8:	b507      	push	{r0, r1, r2, lr}
				     uint16_t dev_addr,
				     uint8_t reg_addr, uint8_t value)
{
	uint8_t tx_buf[2] = {reg_addr, value};

	return i2c_write(dev, tx_buf, 2, dev_addr);
   1a5ea:	f890 315c 	ldrb.w	r3, [r0, #348]	; 0x15c
	uint8_t tx_buf[2] = {reg_addr, value};
   1a5ee:	f88d 1004 	strb.w	r1, [sp, #4]
   1a5f2:	f88d 2005 	strb.w	r2, [sp, #5]
	return i2c_write(dev, tx_buf, 2, dev_addr);
   1a5f6:	a901      	add	r1, sp, #4
   1a5f8:	2202      	movs	r2, #2
   1a5fa:	f8d0 0160 	ldr.w	r0, [r0, #352]	; 0x160
   1a5fe:	f7ff ffb4 	bl	1a56a <i2c_write>
	int32_t status_int;

	status_int = i2c_reg_write_byte(Dev->i2c, Dev->I2cDevAddr, index, data);

	if (status_int < 0) {
		Status = VL53L0X_ERROR_CONTROL_INTERFACE;
   1a602:	2800      	cmp	r0, #0
		LOG_ERR("i2c_reg_write_byte failed (%d)", Status);
	}

	return Status;
}
   1a604:	bfb4      	ite	lt
   1a606:	f06f 0013 	mvnlt.w	r0, #19
   1a60a:	2000      	movge	r0, #0
   1a60c:	b003      	add	sp, #12
   1a60e:	f85d fb04 	ldr.w	pc, [sp], #4

0001a612 <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data)
{
   1a612:	b507      	push	{r0, r1, r2, lr}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	int32_t status_int;
	uint8_t I2CBuffer[3];

	I2CBuffer[0] = index;
	I2CBuffer[1] = data >> 8;
   1a614:	0a13      	lsrs	r3, r2, #8
	I2CBuffer[0] = index;
   1a616:	f88d 1004 	strb.w	r1, [sp, #4]
	I2CBuffer[1] = data >> 8;
   1a61a:	f88d 3005 	strb.w	r3, [sp, #5]
	I2CBuffer[2] = data & 0x00FF;
   1a61e:	f88d 2006 	strb.w	r2, [sp, #6]

	status_int = i2c_write(Dev->i2c, I2CBuffer, 3, Dev->I2cDevAddr);
   1a622:	f890 315c 	ldrb.w	r3, [r0, #348]	; 0x15c
   1a626:	f8d0 0160 	ldr.w	r0, [r0, #352]	; 0x160
   1a62a:	2203      	movs	r2, #3
   1a62c:	a901      	add	r1, sp, #4
   1a62e:	f7ff ff9c 	bl	1a56a <i2c_write>
	if (status_int < 0) {
		Status = VL53L0X_ERROR_CONTROL_INTERFACE;
   1a632:	2800      	cmp	r0, #0
		LOG_ERR("i2c_write failed (%d)", Status);
	}

	return Status;
}
   1a634:	bfb4      	ite	lt
   1a636:	f06f 0013 	mvnlt.w	r0, #19
   1a63a:	2000      	movge	r0, #0
   1a63c:	b003      	add	sp, #12
   1a63e:	f85d fb04 	ldr.w	pc, [sp], #4

0001a642 <VL53L0X_RdByte>:

	return Status;
}

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data)
{
   1a642:	b510      	push	{r4, lr}
   1a644:	b088      	sub	sp, #32
   1a646:	4603      	mov	r3, r0
   1a648:	f88d 1007 	strb.w	r1, [sp, #7]
	msg[0].buf = (uint8_t *)write_buf;
   1a64c:	f10d 0107 	add.w	r1, sp, #7
   1a650:	9102      	str	r1, [sp, #8]
	msg[0].len = num_write;
   1a652:	2101      	movs	r1, #1
	msg[1].len = num_read;
   1a654:	e9cd 2105 	strd	r2, r1, [sp, #20]
	msg[0].flags = I2C_MSG_WRITE;
   1a658:	2400      	movs	r4, #0
	msg[1].flags = I2C_MSG_RESTART | I2C_MSG_READ | I2C_MSG_STOP;
   1a65a:	2207      	movs	r2, #7
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	int32_t status_int;

	status_int = i2c_reg_read_byte(Dev->i2c, Dev->I2cDevAddr, index, data);
   1a65c:	f8d0 0160 	ldr.w	r0, [r0, #352]	; 0x160
   1a660:	f893 315c 	ldrb.w	r3, [r3, #348]	; 0x15c
	msg[0].len = num_write;
   1a664:	9103      	str	r1, [sp, #12]
	msg[0].flags = I2C_MSG_WRITE;
   1a666:	f88d 4010 	strb.w	r4, [sp, #16]
	msg[1].flags = I2C_MSG_RESTART | I2C_MSG_READ | I2C_MSG_STOP;
   1a66a:	f88d 201c 	strb.w	r2, [sp, #28]
	int res =  api->transfer(dev, msgs, num_msgs, addr);
   1a66e:	6882      	ldr	r2, [r0, #8]
   1a670:	a902      	add	r1, sp, #8
   1a672:	6894      	ldr	r4, [r2, #8]
   1a674:	2202      	movs	r2, #2
   1a676:	47a0      	blx	r4
	if (status_int < 0) {
		Status = VL53L0X_ERROR_CONTROL_INTERFACE;
   1a678:	2800      	cmp	r0, #0
		LOG_ERR("i2c_reg_read_byte failed (%d)", Status);
	}

	return Status;
}
   1a67a:	bfb4      	ite	lt
   1a67c:	f06f 0013 	mvnlt.w	r0, #19
   1a680:	2000      	movge	r0, #0
   1a682:	b008      	add	sp, #32
   1a684:	bd10      	pop	{r4, pc}

0001a686 <VL53L0X_UpdateByte>:
{
   1a686:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   1a688:	4615      	mov	r5, r2
	status_int = VL53L0X_RdByte(Dev, index, &data);
   1a68a:	f10d 0207 	add.w	r2, sp, #7
{
   1a68e:	4606      	mov	r6, r0
   1a690:	460f      	mov	r7, r1
   1a692:	461c      	mov	r4, r3
	status_int = VL53L0X_RdByte(Dev, index, &data);
   1a694:	f7ff ffd5 	bl	1a642 <VL53L0X_RdByte>
	if (status_int < 0) {
   1a698:	2800      	cmp	r0, #0
   1a69a:	db0a      	blt.n	1a6b2 <VL53L0X_UpdateByte+0x2c>
		data = (data & AndData) | OrData;
   1a69c:	f89d 2007 	ldrb.w	r2, [sp, #7]
   1a6a0:	402a      	ands	r2, r5
   1a6a2:	4322      	orrs	r2, r4
		status_int = VL53L0X_WrByte(Dev, index, data);
   1a6a4:	4639      	mov	r1, r7
   1a6a6:	4630      	mov	r0, r6
		data = (data & AndData) | OrData;
   1a6a8:	f88d 2007 	strb.w	r2, [sp, #7]
		status_int = VL53L0X_WrByte(Dev, index, data);
   1a6ac:	f7ff ff9c 	bl	1a5e8 <VL53L0X_WrByte>
		if (status_int != 0) {
   1a6b0:	b108      	cbz	r0, 1a6b6 <VL53L0X_UpdateByte+0x30>
			Status = VL53L0X_ERROR_CONTROL_INTERFACE;
   1a6b2:	f06f 0013 	mvn.w	r0, #19
}
   1a6b6:	b003      	add	sp, #12
   1a6b8:	bdf0      	pop	{r4, r5, r6, r7, pc}

0001a6ba <VL53L0X_RdWord>:

VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data)
{
   1a6ba:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	int32_t status_int;
	uint8_t buf[2];

	status_int = i2c_burst_read(Dev->i2c, Dev->I2cDevAddr, index, buf, 2);
   1a6bc:	2302      	movs	r3, #2
   1a6be:	9300      	str	r3, [sp, #0]
{
   1a6c0:	4614      	mov	r4, r2
	status_int = i2c_burst_read(Dev->i2c, Dev->I2cDevAddr, index, buf, 2);
   1a6c2:	ab03      	add	r3, sp, #12
   1a6c4:	460a      	mov	r2, r1
   1a6c6:	f890 115c 	ldrb.w	r1, [r0, #348]	; 0x15c
   1a6ca:	f8d0 0160 	ldr.w	r0, [r0, #352]	; 0x160
   1a6ce:	f7ff ff32 	bl	1a536 <i2c_burst_read>
	if (status_int < 0) {
   1a6d2:	2800      	cmp	r0, #0
		LOG_ERR("i2c_burst_read failed");
		return -EIO;
	}
	*data = ((uint16_t)buf[0]<<8) + (uint16_t)buf[1];
   1a6d4:	bfa1      	itttt	ge
   1a6d6:	f89d 300d 	ldrbge.w	r3, [sp, #13]
   1a6da:	f89d 200c 	ldrbge.w	r2, [sp, #12]

	return Status;
   1a6de:	2000      	movge	r0, #0
	*data = ((uint16_t)buf[0]<<8) + (uint16_t)buf[1];
   1a6e0:	eb03 2302 	addge.w	r3, r3, r2, lsl #8
		return -EIO;
   1a6e4:	bfb4      	ite	lt
   1a6e6:	f06f 0004 	mvnlt.w	r0, #4
	*data = ((uint16_t)buf[0]<<8) + (uint16_t)buf[1];
   1a6ea:	8023      	strhge	r3, [r4, #0]
}
   1a6ec:	b004      	add	sp, #16
   1a6ee:	bd10      	pop	{r4, pc}

0001a6f0 <VL53L0X_RdDWord>:

VL53L0X_Error  VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data)
{
   1a6f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	int32_t status_int;
	uint8_t buf[4];

	status_int = i2c_burst_read(Dev->i2c, Dev->I2cDevAddr, index, buf, 4);
   1a6f2:	2304      	movs	r3, #4
   1a6f4:	9300      	str	r3, [sp, #0]
{
   1a6f6:	4614      	mov	r4, r2
	status_int = i2c_burst_read(Dev->i2c, Dev->I2cDevAddr, index, buf, 4);
   1a6f8:	ab03      	add	r3, sp, #12
   1a6fa:	460a      	mov	r2, r1
   1a6fc:	f890 115c 	ldrb.w	r1, [r0, #348]	; 0x15c
   1a700:	f8d0 0160 	ldr.w	r0, [r0, #352]	; 0x160
   1a704:	f7ff ff17 	bl	1a536 <i2c_burst_read>
	if (status_int < 0) {
   1a708:	2800      	cmp	r0, #0
   1a70a:	db11      	blt.n	1a730 <VL53L0X_RdDWord+0x40>
		LOG_ERR("i2c_burst_read failed");
		return -EIO;
	}
	*data = ((uint32_t)buf[0]<<24) + ((uint32_t)buf[1]<<16) +
   1a70c:	f89d 300d 	ldrb.w	r3, [sp, #13]
   1a710:	f89d 200c 	ldrb.w	r2, [sp, #12]
   1a714:	041b      	lsls	r3, r3, #16
   1a716:	eb03 6302 	add.w	r3, r3, r2, lsl #24
		((uint32_t)buf[2]<<8) + (uint32_t)buf[3];
   1a71a:	f89d 200f 	ldrb.w	r2, [sp, #15]
   1a71e:	4413      	add	r3, r2
   1a720:	f89d 200e 	ldrb.w	r2, [sp, #14]
   1a724:	eb03 2302 	add.w	r3, r3, r2, lsl #8
	*data = ((uint32_t)buf[0]<<24) + ((uint32_t)buf[1]<<16) +
   1a728:	6023      	str	r3, [r4, #0]

	return Status;
   1a72a:	2000      	movs	r0, #0
}
   1a72c:	b004      	add	sp, #16
   1a72e:	bd10      	pop	{r4, pc}
		return -EIO;
   1a730:	f06f 0004 	mvn.w	r0, #4
   1a734:	e7fa      	b.n	1a72c <VL53L0X_RdDWord+0x3c>

0001a736 <VL53L0X_PollingDelay>:

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev)
{
   1a736:	b508      	push	{r3, lr}
   1a738:	2100      	movs	r1, #0
   1a73a:	2042      	movs	r0, #66	; 0x42
   1a73c:	f7fe fc0a 	bl	18f54 <z_impl_k_sleep>
	k_sleep(K_MSEC(2));
	return VL53L0X_ERROR_NONE;
}
   1a740:	2000      	movs	r0, #0
   1a742:	bd08      	pop	{r3, pc}

0001a744 <spi_context_get_next_buf.constprop.0>:
static inline void *spi_context_get_next_buf(const struct spi_buf **current,
   1a744:	b530      	push	{r4, r5, lr}
   1a746:	4604      	mov	r4, r0
	while (*count) {
   1a748:	6808      	ldr	r0, [r1, #0]
   1a74a:	b908      	cbnz	r0, 1a750 <spi_context_get_next_buf.constprop.0+0xc>
	*buf_len = 0;
   1a74c:	6010      	str	r0, [r2, #0]
	return NULL;
   1a74e:	e004      	b.n	1a75a <spi_context_get_next_buf.constprop.0+0x16>
		if (((*current)->len / dfs) != 0) {
   1a750:	6823      	ldr	r3, [r4, #0]
   1a752:	685d      	ldr	r5, [r3, #4]
   1a754:	b115      	cbz	r5, 1a75c <spi_context_get_next_buf.constprop.0+0x18>
			return (*current)->buf;
   1a756:	6818      	ldr	r0, [r3, #0]
			*buf_len = (*current)->len / dfs;
   1a758:	6015      	str	r5, [r2, #0]
}
   1a75a:	bd30      	pop	{r4, r5, pc}
		++(*current);
   1a75c:	3308      	adds	r3, #8
		--(*count);
   1a75e:	3801      	subs	r0, #1
		++(*current);
   1a760:	6023      	str	r3, [r4, #0]
		--(*count);
   1a762:	6008      	str	r0, [r1, #0]
   1a764:	e7f0      	b.n	1a748 <spi_context_get_next_buf.constprop.0+0x4>

0001a766 <gpio_pin_set_dt.isra.0>:
static inline int gpio_pin_set_dt(const struct gpio_dt_spec *spec, int value)
   1a766:	4603      	mov	r3, r0
   1a768:	460a      	mov	r2, r1
	return gpio_pin_set(spec->port, spec->pin, value);
   1a76a:	6800      	ldr	r0, [r0, #0]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
   1a76c:	7919      	ldrb	r1, [r3, #4]
   1a76e:	2301      	movs	r3, #1
   1a770:	fa03 f101 	lsl.w	r1, r3, r1
   1a774:	6903      	ldr	r3, [r0, #16]
   1a776:	681b      	ldr	r3, [r3, #0]
   1a778:	4219      	tst	r1, r3
		value = (value != 0) ? 0 : 1;
   1a77a:	bf18      	it	ne
   1a77c:	f082 0201 	eorne.w	r2, r2, #1
	if (value != 0)	{
   1a780:	b112      	cbz	r2, 1a788 <gpio_pin_set_dt.isra.0+0x22>
	return api->port_set_bits_raw(port, pins);
   1a782:	6883      	ldr	r3, [r0, #8]
   1a784:	68db      	ldr	r3, [r3, #12]
	return api->port_clear_bits_raw(port, pins);
   1a786:	4718      	bx	r3
   1a788:	6883      	ldr	r3, [r0, #8]
   1a78a:	691b      	ldr	r3, [r3, #16]
   1a78c:	e7fb      	b.n	1a786 <gpio_pin_set_dt.isra.0+0x20>

0001a78e <_spi_context_cs_control>:
{
   1a78e:	b538      	push	{r3, r4, r5, lr}
	if (ctx->config && ctx->config->cs && ctx->config->cs->gpio.port) {
   1a790:	6803      	ldr	r3, [r0, #0]
{
   1a792:	4604      	mov	r4, r0
	if (ctx->config && ctx->config->cs && ctx->config->cs->gpio.port) {
   1a794:	b1e3      	cbz	r3, 1a7d0 <_spi_context_cs_control+0x42>
   1a796:	6898      	ldr	r0, [r3, #8]
   1a798:	b1d0      	cbz	r0, 1a7d0 <_spi_context_cs_control+0x42>
   1a79a:	6805      	ldr	r5, [r0, #0]
   1a79c:	b1c5      	cbz	r5, 1a7d0 <_spi_context_cs_control+0x42>
		if (on) {
   1a79e:	b149      	cbz	r1, 1a7b4 <_spi_context_cs_control+0x26>
			gpio_pin_set_dt(&ctx->config->cs->gpio, 1);
   1a7a0:	2101      	movs	r1, #1
   1a7a2:	f7ff ffe0 	bl	1a766 <gpio_pin_set_dt.isra.0>
			k_busy_wait(ctx->config->cs->delay);
   1a7a6:	6823      	ldr	r3, [r4, #0]
   1a7a8:	689b      	ldr	r3, [r3, #8]
   1a7aa:	6898      	ldr	r0, [r3, #8]
}
   1a7ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_impl_k_busy_wait(usec_to_wait);
   1a7b0:	f002 bdc6 	b.w	1d340 <z_impl_k_busy_wait>
			if (!force_off &&
   1a7b4:	b912      	cbnz	r2, 1a7bc <_spi_context_cs_control+0x2e>
   1a7b6:	889b      	ldrh	r3, [r3, #4]
   1a7b8:	04db      	lsls	r3, r3, #19
   1a7ba:	d409      	bmi.n	1a7d0 <_spi_context_cs_control+0x42>
			k_busy_wait(ctx->config->cs->delay);
   1a7bc:	6880      	ldr	r0, [r0, #8]
   1a7be:	f002 fdbf 	bl	1d340 <z_impl_k_busy_wait>
			gpio_pin_set_dt(&ctx->config->cs->gpio, 0);
   1a7c2:	6823      	ldr	r3, [r4, #0]
   1a7c4:	2100      	movs	r1, #0
   1a7c6:	6898      	ldr	r0, [r3, #8]
}
   1a7c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			gpio_pin_set_dt(&ctx->config->cs->gpio, 0);
   1a7cc:	f7ff bfcb 	b.w	1a766 <gpio_pin_set_dt.isra.0>
}
   1a7d0:	bd38      	pop	{r3, r4, r5, pc}

0001a7d2 <spi_context_unlock_unconditionally>:
{
   1a7d2:	b510      	push	{r4, lr}
	_spi_context_cs_control(ctx, false, true);
   1a7d4:	2201      	movs	r2, #1
   1a7d6:	2100      	movs	r1, #0
{
   1a7d8:	4604      	mov	r4, r0
	_spi_context_cs_control(ctx, false, true);
   1a7da:	f7ff ffd8 	bl	1a78e <_spi_context_cs_control>
	if (!k_sem_count_get(&ctx->lock)) {
   1a7de:	69a3      	ldr	r3, [r4, #24]
   1a7e0:	b933      	cbnz	r3, 1a7f0 <spi_context_unlock_unconditionally+0x1e>
		ctx->owner = NULL;
   1a7e2:	6063      	str	r3, [r4, #4]
	z_impl_k_sem_give(sem);
   1a7e4:	f104 0010 	add.w	r0, r4, #16
}
   1a7e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   1a7ec:	f7fd bf3e 	b.w	1866c <z_impl_k_sem_give>
   1a7f0:	bd10      	pop	{r4, pc}

0001a7f2 <spi_nrfx_release>:
#endif /* CONFIG_SPI_ASYNC */

static int spi_nrfx_release(const struct device *dev,
			    const struct spi_config *spi_cfg)
{
	struct spi_nrfx_data *dev_data = dev->data;
   1a7f2:	6900      	ldr	r0, [r0, #16]

	if (!spi_context_configured(&dev_data->ctx, spi_cfg)) {
   1a7f4:	6803      	ldr	r3, [r0, #0]
   1a7f6:	428b      	cmp	r3, r1
{
   1a7f8:	b510      	push	{r4, lr}
	if (!spi_context_configured(&dev_data->ctx, spi_cfg)) {
   1a7fa:	d106      	bne.n	1a80a <spi_nrfx_release+0x18>
		return -EINVAL;
	}

	if (dev_data->busy) {
   1a7fc:	f890 405c 	ldrb.w	r4, [r0, #92]	; 0x5c
   1a800:	b934      	cbnz	r4, 1a810 <spi_nrfx_release+0x1e>
		return -EBUSY;
	}

	spi_context_unlock_unconditionally(&dev_data->ctx);
   1a802:	f7ff ffe6 	bl	1a7d2 <spi_context_unlock_unconditionally>

	return 0;
   1a806:	4620      	mov	r0, r4
}
   1a808:	bd10      	pop	{r4, pc}
		return -EINVAL;
   1a80a:	f06f 0015 	mvn.w	r0, #21
   1a80e:	e7fb      	b.n	1a808 <spi_nrfx_release+0x16>
		return -EBUSY;
   1a810:	f06f 000f 	mvn.w	r0, #15
   1a814:	e7f8      	b.n	1a808 <spi_nrfx_release+0x16>

0001a816 <spi_2_init>:
#ifdef CONFIG_SPI_1_NRF_SPIM
SPI_NRFX_SPIM_DEVICE(1);
#endif

#ifdef CONFIG_SPI_2_NRF_SPIM
SPI_NRFX_SPIM_DEVICE(2);
   1a816:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
   1a81a:	4604      	mov	r4, r0
   1a81c:	6905      	ldr	r5, [r0, #16]
   1a81e:	2200      	movs	r2, #0
   1a820:	2101      	movs	r1, #1
   1a822:	2023      	movs	r0, #35	; 0x23
   1a824:	f7f8 f992 	bl	12b4c <z_arm_irq_priority_set>
   1a828:	6863      	ldr	r3, [r4, #4]
   1a82a:	6a5c      	ldr	r4, [r3, #36]	; 0x24
	ret = pinctrl_lookup_state(config, id, &state);
   1a82c:	aa01      	add	r2, sp, #4
   1a82e:	2100      	movs	r1, #0
   1a830:	4620      	mov	r0, r4
   1a832:	f000 f9ba 	bl	1abaa <pinctrl_lookup_state>
	if (ret < 0) {
   1a836:	2800      	cmp	r0, #0
   1a838:	db41      	blt.n	1a8be <spi_2_init+0xa8>
	return pinctrl_apply_state_direct(config, state);
   1a83a:	9b01      	ldr	r3, [sp, #4]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
   1a83c:	6822      	ldr	r2, [r4, #0]
   1a83e:	7919      	ldrb	r1, [r3, #4]
   1a840:	6818      	ldr	r0, [r3, #0]
   1a842:	f000 f9cf 	bl	1abe4 <pinctrl_configure_pins>
   1a846:	2800      	cmp	r0, #0
   1a848:	db39      	blt.n	1a8be <spi_2_init+0xa8>
	for (cs_gpio = ctx->cs_gpios; cs_gpio < &ctx->cs_gpios[ctx->num_cs_gpios]; cs_gpio++) {
   1a84a:	68ac      	ldr	r4, [r5, #8]
		data->invert |= (gpio_port_pins_t)BIT(pin);
   1a84c:	2601      	movs	r6, #1
   1a84e:	3408      	adds	r4, #8
   1a850:	e9d5 3202 	ldrd	r3, r2, [r5, #8]
   1a854:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   1a858:	f1a4 0208 	sub.w	r2, r4, #8
   1a85c:	4293      	cmp	r3, r2
   1a85e:	d804      	bhi.n	1a86a <spi_2_init+0x54>
   1a860:	4628      	mov	r0, r5
   1a862:	f7ff ffb6 	bl	1a7d2 <spi_context_unlock_unconditionally>
   1a866:	2000      	movs	r0, #0
   1a868:	e029      	b.n	1a8be <spi_2_init+0xa8>
		if (!device_is_ready(cs_gpio->port)) {
   1a86a:	f854 0c08 	ldr.w	r0, [r4, #-8]
   1a86e:	f002 fac6 	bl	1cdfe <z_device_is_ready>
   1a872:	b338      	cbz	r0, 1a8c4 <spi_2_init+0xae>
	return gpio_pin_configure(spec->port,
   1a874:	f854 0c08 	ldr.w	r0, [r4, #-8]
   1a878:	f814 1c04 	ldrb.w	r1, [r4, #-4]
				  spec->dt_flags | extra_flags);
   1a87c:	f834 3c02 	ldrh.w	r3, [r4, #-2]
	struct gpio_driver_data *data =
   1a880:	f8d0 c010 	ldr.w	ip, [r0, #16]
	const struct gpio_driver_api *api =
   1a884:	f8d0 8008 	ldr.w	r8, [r0, #8]
		data->invert |= (gpio_port_pins_t)BIT(pin);
   1a888:	f8dc 7000 	ldr.w	r7, [ip]
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
   1a88c:	07da      	lsls	r2, r3, #31
	return gpio_pin_configure(spec->port,
   1a88e:	bf54      	ite	pl
   1a890:	f443 13b0 	orrpl.w	r3, r3, #1441792	; 0x160000
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
   1a894:	f483 13d0 	eormi.w	r3, r3, #1703936	; 0x1a0000
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
   1a898:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
		data->invert |= (gpio_port_pins_t)BIT(pin);
   1a89c:	fa06 fe01 	lsl.w	lr, r6, r1
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
   1a8a0:	07db      	lsls	r3, r3, #31
		data->invert |= (gpio_port_pins_t)BIT(pin);
   1a8a2:	bf4c      	ite	mi
   1a8a4:	ea4e 0707 	orrmi.w	r7, lr, r7
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
   1a8a8:	ea27 070e 	bicpl.w	r7, r7, lr
	return api->pin_configure(port, pin, flags);
   1a8ac:	f8d8 3000 	ldr.w	r3, [r8]
   1a8b0:	f8cc 7000 	str.w	r7, [ip]
   1a8b4:	4798      	blx	r3
		if (ret < 0) {
   1a8b6:	2800      	cmp	r0, #0
   1a8b8:	f104 0408 	add.w	r4, r4, #8
   1a8bc:	dac8      	bge.n	1a850 <spi_2_init+0x3a>
   1a8be:	b002      	add	sp, #8
   1a8c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -ENODEV;
   1a8c4:	f06f 0012 	mvn.w	r0, #18
   1a8c8:	e7f9      	b.n	1a8be <spi_2_init+0xa8>

0001a8ca <event_handler>:
{
   1a8ca:	b510      	push	{r4, lr}
	if (p_event->type == NRFX_SPIM_EVENT_DONE) {
   1a8cc:	7803      	ldrb	r3, [r0, #0]
{
   1a8ce:	460c      	mov	r4, r1
	if (p_event->type == NRFX_SPIM_EVENT_DONE) {
   1a8d0:	2b00      	cmp	r3, #0
   1a8d2:	d13d      	bne.n	1a950 <event_handler+0x86>
	if (!ctx->tx_len) {
   1a8d4:	6c8b      	ldr	r3, [r1, #72]	; 0x48
   1a8d6:	b19b      	cbz	r3, 1a900 <event_handler+0x36>
		spi_context_update_tx(&dev_data->ctx, 1, dev_data->chunk_len);
   1a8d8:	6d8a      	ldr	r2, [r1, #88]	; 0x58
	if (len > ctx->tx_len) {
   1a8da:	429a      	cmp	r2, r3
   1a8dc:	d810      	bhi.n	1a900 <event_handler+0x36>
	ctx->tx_len -= len;
   1a8de:	1a9b      	subs	r3, r3, r2
   1a8e0:	648b      	str	r3, [r1, #72]	; 0x48
	if (!ctx->tx_len) {
   1a8e2:	bb4b      	cbnz	r3, 1a938 <event_handler+0x6e>
		++ctx->current_tx;
   1a8e4:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   1a8e6:	3308      	adds	r3, #8
   1a8e8:	634b      	str	r3, [r1, #52]	; 0x34
		--ctx->tx_count;
   1a8ea:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   1a8ec:	3b01      	subs	r3, #1
   1a8ee:	638b      	str	r3, [r1, #56]	; 0x38
			spi_context_get_next_buf(&ctx->current_tx,
   1a8f0:	f101 0248 	add.w	r2, r1, #72	; 0x48
   1a8f4:	f104 0034 	add.w	r0, r4, #52	; 0x34
   1a8f8:	3138      	adds	r1, #56	; 0x38
   1a8fa:	f7ff ff23 	bl	1a744 <spi_context_get_next_buf.constprop.0>
		ctx->tx_buf = (const uint8_t *)
   1a8fe:	6460      	str	r0, [r4, #68]	; 0x44
	if (!ctx->rx_len) {
   1a900:	6d23      	ldr	r3, [r4, #80]	; 0x50
   1a902:	b1a3      	cbz	r3, 1a92e <event_handler+0x64>
		spi_context_update_rx(&dev_data->ctx, 1, dev_data->chunk_len);
   1a904:	6da2      	ldr	r2, [r4, #88]	; 0x58
	if (len > ctx->rx_len) {
   1a906:	429a      	cmp	r2, r3
   1a908:	d811      	bhi.n	1a92e <event_handler+0x64>
	ctx->rx_len -= len;
   1a90a:	1a9b      	subs	r3, r3, r2
   1a90c:	6523      	str	r3, [r4, #80]	; 0x50
	if (!ctx->rx_len) {
   1a90e:	b9cb      	cbnz	r3, 1a944 <event_handler+0x7a>
		++ctx->current_rx;
   1a910:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   1a912:	3308      	adds	r3, #8
   1a914:	63e3      	str	r3, [r4, #60]	; 0x3c
		--ctx->rx_count;
   1a916:	6c23      	ldr	r3, [r4, #64]	; 0x40
   1a918:	3b01      	subs	r3, #1
   1a91a:	6423      	str	r3, [r4, #64]	; 0x40
			spi_context_get_next_buf(&ctx->current_rx,
   1a91c:	f104 0250 	add.w	r2, r4, #80	; 0x50
   1a920:	f104 0140 	add.w	r1, r4, #64	; 0x40
   1a924:	f104 003c 	add.w	r0, r4, #60	; 0x3c
   1a928:	f7ff ff0c 	bl	1a744 <spi_context_get_next_buf.constprop.0>
		ctx->rx_buf = (uint8_t *)
   1a92c:	64e0      	str	r0, [r4, #76]	; 0x4c
		transfer_next_chunk(dev_data->dev);
   1a92e:	6d60      	ldr	r0, [r4, #84]	; 0x54
}
   1a930:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		transfer_next_chunk(dev_data->dev);
   1a934:	f7f9 be10 	b.w	14558 <transfer_next_chunk>
	} else if (ctx->tx_buf) {
   1a938:	6c4b      	ldr	r3, [r1, #68]	; 0x44
   1a93a:	2b00      	cmp	r3, #0
   1a93c:	d0e0      	beq.n	1a900 <event_handler+0x36>
		ctx->tx_buf += dfs * len;
   1a93e:	4413      	add	r3, r2
   1a940:	644b      	str	r3, [r1, #68]	; 0x44
   1a942:	e7dd      	b.n	1a900 <event_handler+0x36>
	} else if (ctx->rx_buf) {
   1a944:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
   1a946:	2b00      	cmp	r3, #0
   1a948:	d0f1      	beq.n	1a92e <event_handler+0x64>
		ctx->rx_buf += dfs * len;
   1a94a:	4413      	add	r3, r2
   1a94c:	64e3      	str	r3, [r4, #76]	; 0x4c
   1a94e:	e7ee      	b.n	1a92e <event_handler+0x64>
}
   1a950:	bd10      	pop	{r4, pc}

0001a952 <z_impl_hwinfo_get_device_id>:
struct nrf_uid {
	uint32_t id[2];
};

ssize_t z_impl_hwinfo_get_device_id(uint8_t *buffer, size_t length)
{
   1a952:	b513      	push	{r0, r1, r4, lr}
NRF_STATIC_INLINE uint32_t nrf_ficr_deviceid_get(NRF_FICR_Type const * p_reg, uint32_t reg_id)
{
#if defined(FICR_INFO_DEVICEID_DEVICEID_Msk)
    return p_reg->INFO.DEVICEID[reg_id];
#else
    return p_reg->DEVICEID[reg_id];
   1a954:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   1a958:	2908      	cmp	r1, #8
   1a95a:	6e13      	ldr	r3, [r2, #96]	; 0x60
   1a95c:	6e52      	ldr	r2, [r2, #100]	; 0x64
	struct nrf_uid dev_id;
	uint32_t deviceid[2];

	soc_secure_read_deviceid(deviceid);

	dev_id.id[0] = sys_cpu_to_be32(deviceid[1]);
   1a95e:	bf28      	it	cs
   1a960:	2108      	movcs	r1, #8
   1a962:	ba12      	rev	r2, r2
   1a964:	9200      	str	r2, [sp, #0]
	dev_id.id[1] = sys_cpu_to_be32(deviceid[0]);
   1a966:	ba1b      	rev	r3, r3
   1a968:	460c      	mov	r4, r1

	if (length > sizeof(dev_id.id)) {
		length = sizeof(dev_id.id);
	}

	memcpy(buffer, dev_id.id, length);
   1a96a:	460a      	mov	r2, r1
   1a96c:	4669      	mov	r1, sp
	dev_id.id[1] = sys_cpu_to_be32(deviceid[0]);
   1a96e:	9301      	str	r3, [sp, #4]
	memcpy(buffer, dev_id.id, length);
   1a970:	f7ff fb4d 	bl	1a00e <memcpy>

	return length;
}
   1a974:	4620      	mov	r0, r4
   1a976:	b002      	add	sp, #8
   1a978:	bd10      	pop	{r4, pc}

0001a97a <gpio_pin_set_dt>:
{
   1a97a:	4603      	mov	r3, r0
   1a97c:	460a      	mov	r2, r1
	return gpio_pin_set(spec->port, spec->pin, value);
   1a97e:	6800      	ldr	r0, [r0, #0]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
   1a980:	7919      	ldrb	r1, [r3, #4]
   1a982:	2301      	movs	r3, #1
   1a984:	fa03 f101 	lsl.w	r1, r3, r1
   1a988:	6903      	ldr	r3, [r0, #16]
   1a98a:	681b      	ldr	r3, [r3, #0]
   1a98c:	4219      	tst	r1, r3
		value = (value != 0) ? 0 : 1;
   1a98e:	bf18      	it	ne
   1a990:	f082 0201 	eorne.w	r2, r2, #1
	if (value != 0)	{
   1a994:	b112      	cbz	r2, 1a99c <gpio_pin_set_dt+0x22>
	return api->port_set_bits_raw(port, pins);
   1a996:	6883      	ldr	r3, [r0, #8]
   1a998:	68db      	ldr	r3, [r3, #12]
	return api->port_clear_bits_raw(port, pins);
   1a99a:	4718      	bx	r3
   1a99c:	6883      	ldr	r3, [r0, #8]
   1a99e:	691b      	ldr	r3, [r3, #16]
   1a9a0:	e7fb      	b.n	1a99a <gpio_pin_set_dt+0x20>

0001a9a2 <disable_onoff>:
	return onoff_release(&data->mgr);
   1a9a2:	6900      	ldr	r0, [r0, #16]
   1a9a4:	3004      	adds	r0, #4
   1a9a6:	f7fe bea0 	b.w	196ea <onoff_release>

0001a9aa <enable_onoff>:
	return onoff_request(&data->mgr, cli);
   1a9aa:	6900      	ldr	r0, [r0, #16]
   1a9ac:	3004      	adds	r0, #4
   1a9ae:	f7fe be53 	b.w	19658 <onoff_request>

0001a9b2 <disable_sync>:

	return onoff_sync_finalize(&data->srv, key, cli, rc, true);
}

static int disable_sync(const struct device *dev)
{
   1a9b2:	b530      	push	{r4, r5, lr}
	struct driver_data_sync *data = dev->data;
	const struct driver_config *cfg = dev->config;
	k_spinlock_key_t key;
	int rc = onoff_sync_lock(&data->srv, &key);
   1a9b4:	6904      	ldr	r4, [r0, #16]
	const struct driver_config *cfg = dev->config;
   1a9b6:	6845      	ldr	r5, [r0, #4]
{
   1a9b8:	b085      	sub	sp, #20
	int rc = onoff_sync_lock(&data->srv, &key);
   1a9ba:	a903      	add	r1, sp, #12
   1a9bc:	4620      	mov	r0, r4
   1a9be:	f7fe fed5 	bl	1976c <onoff_sync_lock>

	if  ((cfg->options & OPTION_ALWAYS_ON) != 0) {
   1a9c2:	7d29      	ldrb	r1, [r5, #20]
   1a9c4:	f011 0101 	ands.w	r1, r1, #1
	int rc = onoff_sync_lock(&data->srv, &key);
   1a9c8:	4603      	mov	r3, r0
	if  ((cfg->options & OPTION_ALWAYS_ON) != 0) {
   1a9ca:	d114      	bne.n	1a9f6 <disable_sync+0x44>
		rc = 0;
	} else if (rc == 1) {
   1a9cc:	2801      	cmp	r0, #1
   1a9ce:	d10c      	bne.n	1a9ea <disable_sync+0x38>
		rc = gpio_pin_set_dt(&cfg->enable, false);
   1a9d0:	f105 000c 	add.w	r0, r5, #12
   1a9d4:	f7ff ffd1 	bl	1a97a <gpio_pin_set_dt>
   1a9d8:	4603      	mov	r3, r0
	} else if (rc == 0) {
		rc = -EINVAL;
	} /* else rc > 0, leave it on */

	return onoff_sync_finalize(&data->srv, key, NULL, rc, false);
   1a9da:	2200      	movs	r2, #0
   1a9dc:	9903      	ldr	r1, [sp, #12]
   1a9de:	9200      	str	r2, [sp, #0]
   1a9e0:	4620      	mov	r0, r4
   1a9e2:	f7fe fece 	bl	19782 <onoff_sync_finalize>
}
   1a9e6:	b005      	add	sp, #20
   1a9e8:	bd30      	pop	{r4, r5, pc}
		rc = -EINVAL;
   1a9ea:	2800      	cmp	r0, #0
   1a9ec:	bf14      	ite	ne
   1a9ee:	4603      	movne	r3, r0
   1a9f0:	f06f 0315 	mvneq.w	r3, #21
   1a9f4:	e7f1      	b.n	1a9da <disable_sync+0x28>
		rc = 0;
   1a9f6:	2300      	movs	r3, #0
   1a9f8:	e7ef      	b.n	1a9da <disable_sync+0x28>

0001a9fa <enable_sync>:
{
   1a9fa:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	int rc = onoff_sync_lock(&data->srv, &key);
   1a9fc:	6905      	ldr	r5, [r0, #16]
	const struct driver_config *cfg = dev->config;
   1a9fe:	6846      	ldr	r6, [r0, #4]
{
   1aa00:	460c      	mov	r4, r1
	int rc = onoff_sync_lock(&data->srv, &key);
   1aa02:	4628      	mov	r0, r5
   1aa04:	a903      	add	r1, sp, #12
   1aa06:	f7fe feb1 	bl	1976c <onoff_sync_lock>
	if ((rc == 0)
   1aa0a:	4603      	mov	r3, r0
   1aa0c:	b940      	cbnz	r0, 1aa20 <enable_sync+0x26>
	    && ((cfg->options & OPTION_ALWAYS_ON) == 0)) {
   1aa0e:	7d32      	ldrb	r2, [r6, #20]
   1aa10:	07d2      	lsls	r2, r2, #31
   1aa12:	d405      	bmi.n	1aa20 <enable_sync+0x26>
		rc = gpio_pin_set_dt(&cfg->enable, true);
   1aa14:	2101      	movs	r1, #1
   1aa16:	f106 000c 	add.w	r0, r6, #12
   1aa1a:	f7ff ffae 	bl	1a97a <gpio_pin_set_dt>
   1aa1e:	4603      	mov	r3, r0
	return onoff_sync_finalize(&data->srv, key, cli, rc, true);
   1aa20:	2201      	movs	r2, #1
   1aa22:	9200      	str	r2, [sp, #0]
   1aa24:	9903      	ldr	r1, [sp, #12]
   1aa26:	4622      	mov	r2, r4
   1aa28:	4628      	mov	r0, r5
   1aa2a:	f7fe feaa 	bl	19782 <onoff_sync_finalize>
}
   1aa2e:	b004      	add	sp, #16
   1aa30:	bd70      	pop	{r4, r5, r6, pc}

0001aa32 <common_init.isra.0>:
static int common_init(const struct device *dev)
   1aa32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1aa34:	4605      	mov	r5, r0
	if (!device_is_ready(cfg->enable.port)) {
   1aa36:	68c0      	ldr	r0, [r0, #12]
   1aa38:	f002 f9e1 	bl	1cdfe <z_device_is_ready>
   1aa3c:	b340      	cbz	r0, 1aa90 <common_init.isra.0+0x5e>
	if (on) {
   1aa3e:	7d2c      	ldrb	r4, [r5, #20]
				  spec->dt_flags | extra_flags);
   1aa40:	8a6b      	ldrh	r3, [r5, #18]
	return gpio_pin_configure(spec->port,
   1aa42:	68e8      	ldr	r0, [r5, #12]
   1aa44:	7c29      	ldrb	r1, [r5, #16]
   1aa46:	f014 0403 	ands.w	r4, r4, #3
		flags = GPIO_OUTPUT_ACTIVE;
   1aa4a:	bf16      	itet	ne
   1aa4c:	f44f 12d0 	movne.w	r2, #1703936	; 0x1a0000
		flags = GPIO_OUTPUT_INACTIVE;
   1aa50:	f44f 12b0 	moveq.w	r2, #1441792	; 0x160000
		delay_us = cfg->startup_delay_us;
   1aa54:	686c      	ldrne	r4, [r5, #4]
   1aa56:	4313      	orrs	r3, r2
	struct gpio_driver_data *data =
   1aa58:	6907      	ldr	r7, [r0, #16]
	const struct gpio_driver_api *api =
   1aa5a:	f8d0 c008 	ldr.w	ip, [r0, #8]
		data->invert |= (gpio_port_pins_t)BIT(pin);
   1aa5e:	683d      	ldr	r5, [r7, #0]
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
   1aa60:	07da      	lsls	r2, r3, #31
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
   1aa62:	bf48      	it	mi
   1aa64:	f483 2340 	eormi.w	r3, r3, #786432	; 0xc0000
		data->invert |= (gpio_port_pins_t)BIT(pin);
   1aa68:	2601      	movs	r6, #1
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
   1aa6a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
		data->invert |= (gpio_port_pins_t)BIT(pin);
   1aa6e:	408e      	lsls	r6, r1
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
   1aa70:	07db      	lsls	r3, r3, #31
		data->invert |= (gpio_port_pins_t)BIT(pin);
   1aa72:	bf4c      	ite	mi
   1aa74:	4335      	orrmi	r5, r6
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
   1aa76:	43b5      	bicpl	r5, r6
   1aa78:	603d      	str	r5, [r7, #0]
	return api->pin_configure(port, pin, flags);
   1aa7a:	f8dc 3000 	ldr.w	r3, [ip]
   1aa7e:	4798      	blx	r3
	if ((rc == 0) && (delay_us > 0)) {
   1aa80:	4605      	mov	r5, r0
   1aa82:	b918      	cbnz	r0, 1aa8c <common_init.isra.0+0x5a>
   1aa84:	b114      	cbz	r4, 1aa8c <common_init.isra.0+0x5a>
	z_impl_k_busy_wait(usec_to_wait);
   1aa86:	4620      	mov	r0, r4
   1aa88:	f002 fc5a 	bl	1d340 <z_impl_k_busy_wait>
}
   1aa8c:	4628      	mov	r0, r5
   1aa8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return -ENODEV;
   1aa90:	f06f 0512 	mvn.w	r5, #18
   1aa94:	e7fa      	b.n	1aa8c <common_init.isra.0+0x5a>

0001aa96 <regulator_fixed_init_sync>:
};

static int regulator_fixed_init_sync(const struct device *dev)
{
	const struct driver_config *cfg = dev->config;
	int rc = common_init(dev);
   1aa96:	6840      	ldr	r0, [r0, #4]
   1aa98:	f7ff bfcb 	b.w	1aa32 <common_init.isra.0>

0001aa9c <onoff_worker>:
{
   1aa9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (data->task == WORK_TASK_ENABLE) {
   1aaa0:	f890 1034 	ldrb.w	r1, [r0, #52]	; 0x34
	const struct driver_config *cfg = data->dev->config;
   1aaa4:	f850 3c20 	ldr.w	r3, [r0, #-32]
	onoff_notify_fn notify = data->notify;
   1aaa8:	6b07      	ldr	r7, [r0, #48]	; 0x30
	const struct driver_config *cfg = data->dev->config;
   1aaaa:	685d      	ldr	r5, [r3, #4]
	if (data->task == WORK_TASK_ENABLE) {
   1aaac:	2901      	cmp	r1, #1
{
   1aaae:	4604      	mov	r4, r0
	struct driver_data_onoff *data
   1aab0:	f1a0 0620 	sub.w	r6, r0, #32
	if (data->task == WORK_TASK_ENABLE) {
   1aab4:	d10f      	bne.n	1aad6 <onoff_worker+0x3a>
		rc = gpio_pin_set_dt(&cfg->enable, true);
   1aab6:	f105 000c 	add.w	r0, r5, #12
   1aaba:	f7ff ff5e 	bl	1a97a <gpio_pin_set_dt>
		delay_us = cfg->startup_delay_us;
   1aabe:	686a      	ldr	r2, [r5, #4]
		rc = gpio_pin_set_dt(&cfg->enable, true);
   1aac0:	4603      	mov	r3, r0
	data->notify = NULL;
   1aac2:	2100      	movs	r1, #0
   1aac4:	6321      	str	r1, [r4, #48]	; 0x30
	data->task = WORK_TASK_UNDEFINED;
   1aac6:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
	finalize_transition(data, notify, delay_us, rc);
   1aaca:	4630      	mov	r0, r6
   1aacc:	4639      	mov	r1, r7
}
   1aace:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	finalize_transition(data, notify, delay_us, rc);
   1aad2:	f7f9 beed 	b.w	148b0 <finalize_transition>
	} else if (data->task == WORK_TASK_DISABLE) {
   1aad6:	2902      	cmp	r1, #2
   1aad8:	d107      	bne.n	1aaea <onoff_worker+0x4e>
		rc = gpio_pin_set_dt(&cfg->enable, false);
   1aada:	2100      	movs	r1, #0
   1aadc:	f105 000c 	add.w	r0, r5, #12
   1aae0:	f7ff ff4b 	bl	1a97a <gpio_pin_set_dt>
		delay_us = cfg->off_on_delay_us;
   1aae4:	68aa      	ldr	r2, [r5, #8]
		rc = gpio_pin_set_dt(&cfg->enable, false);
   1aae6:	4603      	mov	r3, r0
		delay_us = cfg->off_on_delay_us;
   1aae8:	e7eb      	b.n	1aac2 <onoff_worker+0x26>
	int rc = 0;
   1aaea:	2300      	movs	r3, #0
	uint32_t delay_us = 0;
   1aaec:	461a      	mov	r2, r3
   1aaee:	e7e8      	b.n	1aac2 <onoff_worker+0x26>

0001aaf0 <stop>:
{
   1aaf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	const struct driver_config *cfg = data->dev->config;
   1aaf4:	f850 3c04 	ldr.w	r3, [r0, #-4]
{
   1aaf8:	4604      	mov	r4, r0
	struct driver_data_onoff *data =
   1aafa:	1f06      	subs	r6, r0, #4
	const struct driver_config *cfg = data->dev->config;
   1aafc:	6858      	ldr	r0, [r3, #4]
{
   1aafe:	460d      	mov	r5, r1
	if ((cfg->options & OPTION_ALWAYS_ON) != 0) {
   1ab00:	7d01      	ldrb	r1, [r0, #20]
   1ab02:	f011 0101 	ands.w	r1, r1, #1
   1ab06:	d113      	bne.n	1ab30 <stop+0x40>
	uint32_t delay_us = cfg->off_on_delay_us;
   1ab08:	6887      	ldr	r7, [r0, #8]
	rc = gpio_pin_set_dt(&cfg->enable, false);
   1ab0a:	300c      	adds	r0, #12
   1ab0c:	f7ff ff35 	bl	1a97a <gpio_pin_set_dt>
	if (rc == -EWOULDBLOCK) {
   1ab10:	f110 0f0b 	cmn.w	r0, #11
	rc = gpio_pin_set_dt(&cfg->enable, false);
   1ab14:	4603      	mov	r3, r0
	if (rc == -EWOULDBLOCK) {
   1ab16:	d10d      	bne.n	1ab34 <stop+0x44>
		data->task = WORK_TASK_DISABLE;
   1ab18:	2302      	movs	r3, #2
   1ab1a:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
		data->notify = notify;
   1ab1e:	64e5      	str	r5, [r4, #76]	; 0x4c
		k_work_schedule(&data->dwork, K_NO_WAIT);
   1ab20:	f104 001c 	add.w	r0, r4, #28
   1ab24:	2200      	movs	r2, #0
}
   1ab26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		k_work_schedule(&data->dwork, K_NO_WAIT);
   1ab2a:	2300      	movs	r3, #0
   1ab2c:	f7fd bf34 	b.w	18998 <k_work_schedule>
	int rc = 0;
   1ab30:	2300      	movs	r3, #0
		delay_us = 0;
   1ab32:	461f      	mov	r7, r3
	finalize_transition(data, notify, delay_us, rc);
   1ab34:	463a      	mov	r2, r7
   1ab36:	4629      	mov	r1, r5
   1ab38:	4630      	mov	r0, r6
}
   1ab3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	finalize_transition(data, notify, delay_us, rc);
   1ab3e:	f7f9 beb7 	b.w	148b0 <finalize_transition>

0001ab42 <start>:
{
   1ab42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	const struct driver_config *cfg = data->dev->config;
   1ab46:	f850 3c04 	ldr.w	r3, [r0, #-4]
{
   1ab4a:	4604      	mov	r4, r0
	struct driver_data_onoff *data =
   1ab4c:	1f07      	subs	r7, r0, #4
	const struct driver_config *cfg = data->dev->config;
   1ab4e:	6858      	ldr	r0, [r3, #4]
	if ((cfg->options & OPTION_ALWAYS_ON) != 0) {
   1ab50:	7d03      	ldrb	r3, [r0, #20]
   1ab52:	07db      	lsls	r3, r3, #31
{
   1ab54:	460d      	mov	r5, r1
	if ((cfg->options & OPTION_ALWAYS_ON) != 0) {
   1ab56:	d414      	bmi.n	1ab82 <start+0x40>
	uint32_t delay_us = cfg->startup_delay_us;
   1ab58:	6846      	ldr	r6, [r0, #4]
	rc = gpio_pin_set_dt(&cfg->enable, true);
   1ab5a:	2101      	movs	r1, #1
   1ab5c:	300c      	adds	r0, #12
   1ab5e:	f7ff ff0c 	bl	1a97a <gpio_pin_set_dt>
	if (rc == -EWOULDBLOCK) {
   1ab62:	f110 0f0b 	cmn.w	r0, #11
	rc = gpio_pin_set_dt(&cfg->enable, true);
   1ab66:	4603      	mov	r3, r0
	if (rc == -EWOULDBLOCK) {
   1ab68:	d10d      	bne.n	1ab86 <start+0x44>
		data->task = WORK_TASK_ENABLE;
   1ab6a:	2301      	movs	r3, #1
   1ab6c:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
		data->notify = notify;
   1ab70:	64e5      	str	r5, [r4, #76]	; 0x4c
		k_work_schedule(&data->dwork, K_NO_WAIT);
   1ab72:	f104 001c 	add.w	r0, r4, #28
   1ab76:	2200      	movs	r2, #0
}
   1ab78:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		k_work_schedule(&data->dwork, K_NO_WAIT);
   1ab7c:	2300      	movs	r3, #0
   1ab7e:	f7fd bf0b 	b.w	18998 <k_work_schedule>
	int rc = 0;
   1ab82:	2300      	movs	r3, #0
		delay_us = 0;
   1ab84:	461e      	mov	r6, r3
	finalize_transition(data, notify, delay_us, rc);
   1ab86:	4632      	mov	r2, r6
   1ab88:	4629      	mov	r1, r5
   1ab8a:	4638      	mov	r0, r7
}
   1ab8c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	finalize_transition(data, notify, delay_us, rc);
   1ab90:	f7f9 be8e 	b.w	148b0 <finalize_transition>

0001ab94 <uart_nrfx_config_get>:
	*cfg = data->uart_config;
   1ab94:	6902      	ldr	r2, [r0, #16]
{
   1ab96:	460b      	mov	r3, r1
	*cfg = data->uart_config;
   1ab98:	e892 0003 	ldmia.w	r2, {r0, r1}
   1ab9c:	e883 0003 	stmia.w	r3, {r0, r1}
}
   1aba0:	2000      	movs	r0, #0
   1aba2:	4770      	bx	lr

0001aba4 <uart_nrfx_irq_update>:
}
   1aba4:	2001      	movs	r0, #1
   1aba6:	4770      	bx	lr

0001aba8 <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
   1aba8:	4770      	bx	lr

0001abaa <pinctrl_lookup_state>:

#include <drivers/pinctrl.h>

int pinctrl_lookup_state(const struct pinctrl_dev_config *config, uint8_t id,
			 const struct pinctrl_state **state)
{
   1abaa:	b530      	push	{r4, r5, lr}
	*state = &config->states[0];
   1abac:	6843      	ldr	r3, [r0, #4]
   1abae:	6013      	str	r3, [r2, #0]
	while (*state <= &config->states[config->state_cnt - 1U]) {
   1abb0:	7a03      	ldrb	r3, [r0, #8]
   1abb2:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
   1abb6:	3b01      	subs	r3, #1
   1abb8:	00db      	lsls	r3, r3, #3
   1abba:	6845      	ldr	r5, [r0, #4]
   1abbc:	6814      	ldr	r4, [r2, #0]
   1abbe:	441d      	add	r5, r3
   1abc0:	42ac      	cmp	r4, r5
   1abc2:	d902      	bls.n	1abca <pinctrl_lookup_state+0x20>
		}

		(*state)++;
	}

	return -ENOENT;
   1abc4:	f06f 0001 	mvn.w	r0, #1
}
   1abc8:	bd30      	pop	{r4, r5, pc}
		if (id == (*state)->id) {
   1abca:	7965      	ldrb	r5, [r4, #5]
   1abcc:	428d      	cmp	r5, r1
   1abce:	d002      	beq.n	1abd6 <pinctrl_lookup_state+0x2c>
		(*state)++;
   1abd0:	3408      	adds	r4, #8
   1abd2:	6014      	str	r4, [r2, #0]
   1abd4:	e7f1      	b.n	1abba <pinctrl_lookup_state+0x10>
			return 0;
   1abd6:	2000      	movs	r0, #0
   1abd8:	e7f6      	b.n	1abc8 <pinctrl_lookup_state+0x1e>

0001abda <nrf_gpio_pin_write>:
    if (value == 0)
   1abda:	b909      	cbnz	r1, 1abe0 <nrf_gpio_pin_write+0x6>
        nrf_gpio_pin_clear(pin_number);
   1abdc:	f7fa bb34 	b.w	15248 <nrf_gpio_pin_clear>
        nrf_gpio_pin_set(pin_number);
   1abe0:	f7fa bb64 	b.w	152ac <nrf_gpio_pin_set>

0001abe4 <pinctrl_configure_pins>:

int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
			   uintptr_t reg)
{
   1abe4:	b570      	push	{r4, r5, r6, lr}
   1abe6:	4615      	mov	r5, r2
   1abe8:	4604      	mov	r4, r0
   1abea:	eb00 0681 	add.w	r6, r0, r1, lsl #2
	for (uint8_t i = 0U; i < pin_cnt; i++) {
   1abee:	42a6      	cmp	r6, r4
   1abf0:	d101      	bne.n	1abf6 <pinctrl_configure_pins+0x12>
		default:
			return -ENOTSUP;
		}
	}

	return 0;
   1abf2:	2000      	movs	r0, #0
}
   1abf4:	bd70      	pop	{r4, r5, r6, pc}
		switch (NRF_GET_FUN(pins[i])) {
   1abf6:	6823      	ldr	r3, [r4, #0]
   1abf8:	0c1a      	lsrs	r2, r3, #16
   1abfa:	2a19      	cmp	r2, #25
   1abfc:	d873      	bhi.n	1ace6 <pinctrl_configure_pins+0x102>
   1abfe:	e8df f002 	tbb	[pc, r2]
   1ac02:	180d      	.short	0x180d
   1ac04:	34243e1f 	.word	0x34243e1f
   1ac08:	7272723e 	.word	0x7272723e
   1ac0c:	72484372 	.word	0x72484372
   1ac10:	72727272 	.word	0x72727272
   1ac14:	524d7272 	.word	0x524d7272
   1ac18:	6d686357 	.word	0x6d686357
			NRF_PSEL_UART(reg, TXD) = NRF_GET_PIN(pins[i]);
   1ac1c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   1ac20:	f8c5 350c 	str.w	r3, [r5, #1292]	; 0x50c
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 1);
   1ac24:	6820      	ldr	r0, [r4, #0]
   1ac26:	f000 003f 	and.w	r0, r0, #63	; 0x3f
   1ac2a:	f7fa fb3f 	bl	152ac <nrf_gpio_pin_set>
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
   1ac2e:	2201      	movs	r2, #1
   1ac30:	e004      	b.n	1ac3c <pinctrl_configure_pins+0x58>
			NRF_PSEL_UART(reg, RXD) = NRF_GET_PIN(pins[i]);
   1ac32:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   1ac36:	f8c5 3514 	str.w	r3, [r5, #1300]	; 0x514
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
   1ac3a:	2200      	movs	r2, #0
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
   1ac3c:	4611      	mov	r1, r2
   1ac3e:	e00f      	b.n	1ac60 <pinctrl_configure_pins+0x7c>
			NRF_PSEL_UART(reg, RTS) = NRF_GET_PIN(pins[i]);
   1ac40:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   1ac44:	f8c5 3508 	str.w	r3, [r5, #1288]	; 0x508
   1ac48:	e7ec      	b.n	1ac24 <pinctrl_configure_pins+0x40>
			NRF_PSEL_SPIM(reg, SCK) = NRF_GET_PIN(pins[i]);
   1ac4a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   1ac4e:	f8c5 3508 	str.w	r3, [r5, #1288]	; 0x508
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 0);
   1ac52:	6820      	ldr	r0, [r4, #0]
        nrf_gpio_pin_clear(pin_number);
   1ac54:	f000 003f 	and.w	r0, r0, #63	; 0x3f
   1ac58:	f7fa faf6 	bl	15248 <nrf_gpio_pin_clear>
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
   1ac5c:	2200      	movs	r2, #0
   1ac5e:	2101      	movs	r1, #1
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
   1ac60:	6820      	ldr	r0, [r4, #0]
   1ac62:	f7fa fb01 	bl	15268 <nrf_pin_configure>
	for (uint8_t i = 0U; i < pin_cnt; i++) {
   1ac66:	3404      	adds	r4, #4
   1ac68:	e7c1      	b.n	1abee <pinctrl_configure_pins+0xa>
			NRF_PSEL_SPIM(reg, MOSI) = NRF_GET_PIN(pins[i]);
   1ac6a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   1ac6e:	f8c5 350c 	str.w	r3, [r5, #1292]	; 0x50c
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 0);
   1ac72:	6820      	ldr	r0, [r4, #0]
   1ac74:	f000 003f 	and.w	r0, r0, #63	; 0x3f
   1ac78:	f7fa fae6 	bl	15248 <nrf_gpio_pin_clear>
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
   1ac7c:	e7d7      	b.n	1ac2e <pinctrl_configure_pins+0x4a>
			NRF_PSEL_SPIM(reg, MISO) = NRF_GET_PIN(pins[i]);
   1ac7e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   1ac82:	f8c5 3510 	str.w	r3, [r5, #1296]	; 0x510
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
   1ac86:	e7d8      	b.n	1ac3a <pinctrl_configure_pins+0x56>
			NRF_PSEL_TWIM(reg, SCL) = NRF_GET_PIN(pins[i]);
   1ac88:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   1ac8c:	f8c5 3508 	str.w	r3, [r5, #1288]	; 0x508
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
   1ac90:	e7d3      	b.n	1ac3a <pinctrl_configure_pins+0x56>
			NRF_PSEL_TWIM(reg, SDA) = NRF_GET_PIN(pins[i]);
   1ac92:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   1ac96:	f8c5 350c 	str.w	r3, [r5, #1292]	; 0x50c
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
   1ac9a:	e7ce      	b.n	1ac3a <pinctrl_configure_pins+0x56>
			NRF_PSEL_PDM(reg, CLK) = NRF_GET_PIN(pins[i]);
   1ac9c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   1aca0:	f8c5 3540 	str.w	r3, [r5, #1344]	; 0x540
   1aca4:	e7e5      	b.n	1ac72 <pinctrl_configure_pins+0x8e>
			NRF_PSEL_PDM(reg, DIN) = NRF_GET_PIN(pins[i]);
   1aca6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   1acaa:	f8c5 3544 	str.w	r3, [r5, #1348]	; 0x544
   1acae:	e7c4      	b.n	1ac3a <pinctrl_configure_pins+0x56>
			NRF_PSEL_PWM(reg, OUT[0]) = NRF_GET_PIN(pins[i]);
   1acb0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   1acb4:	f8c5 3560 	str.w	r3, [r5, #1376]	; 0x560
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
   1acb8:	6820      	ldr	r0, [r4, #0]
   1acba:	f3c0 3140 	ubfx	r1, r0, #13, #1
   1acbe:	f000 003f 	and.w	r0, r0, #63	; 0x3f
   1acc2:	f7ff ff8a 	bl	1abda <nrf_gpio_pin_write>
   1acc6:	e7b2      	b.n	1ac2e <pinctrl_configure_pins+0x4a>
			NRF_PSEL_PWM(reg, OUT[1]) = NRF_GET_PIN(pins[i]);
   1acc8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   1accc:	f8c5 3564 	str.w	r3, [r5, #1380]	; 0x564
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
   1acd0:	e7f2      	b.n	1acb8 <pinctrl_configure_pins+0xd4>
			NRF_PSEL_PWM(reg, OUT[2]) = NRF_GET_PIN(pins[i]);
   1acd2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   1acd6:	f8c5 3568 	str.w	r3, [r5, #1384]	; 0x568
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
   1acda:	e7ed      	b.n	1acb8 <pinctrl_configure_pins+0xd4>
			NRF_PSEL_PWM(reg, OUT[3]) = NRF_GET_PIN(pins[i]);
   1acdc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   1ace0:	f8c5 356c 	str.w	r3, [r5, #1388]	; 0x56c
   1ace4:	e7e8      	b.n	1acb8 <pinctrl_configure_pins+0xd4>
		switch (NRF_GET_FUN(pins[i])) {
   1ace6:	f06f 0085 	mvn.w	r0, #133	; 0x85
   1acea:	e783      	b.n	1abf4 <pinctrl_configure_pins+0x10>

0001acec <nrf52_errata_136>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
   1acec:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            if (var1 == 0x08)
   1acf0:	f8d3 0130 	ldr.w	r0, [r3, #304]	; 0x130
}
   1acf4:	f1a0 0308 	sub.w	r3, r0, #8
   1acf8:	4258      	negs	r0, r3
   1acfa:	4158      	adcs	r0, r3
   1acfc:	4770      	bx	lr

0001acfe <nrfx_isr>:
#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(const void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
   1acfe:	4700      	bx	r0

0001ad00 <nrfx_busy_wait>:
   1ad00:	f002 bb1e 	b.w	1d340 <z_impl_k_busy_wait>

0001ad04 <nrfx_clock_start>:
{
   1ad04:	b508      	push	{r3, lr}
    switch (domain)
   1ad06:	b110      	cbz	r0, 1ad0e <nrfx_clock_start+0xa>
   1ad08:	2801      	cmp	r0, #1
   1ad0a:	d02d      	beq.n	1ad68 <nrfx_clock_start+0x64>
}
   1ad0c:	bd08      	pop	{r3, pc}
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
   1ad0e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
   1ad12:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
   1ad16:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
   1ad1a:	f413 3380 	ands.w	r3, r3, #65536	; 0x10000
   1ad1e:	d10b      	bne.n	1ad38 <nrfx_clock_start+0x34>
            return ((p_reg->LFCLKRUN & CLOCK_LFCLKRUN_STATUS_Msk)
   1ad20:	f8d2 1414 	ldr.w	r1, [r2, #1044]	; 0x414
                else if (nrf_clock_start_task_check(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK))
   1ad24:	07c9      	lsls	r1, r1, #31
   1ad26:	d510      	bpl.n	1ad4a <nrfx_clock_start+0x46>
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
   1ad28:	f8d2 341c 	ldr.w	r3, [r2, #1052]	; 0x41c
    if (!is_correct_clk)
   1ad2c:	079b      	lsls	r3, r3, #30
   1ad2e:	d408      	bmi.n	1ad42 <nrfx_clock_start+0x3e>
    p_reg->INTENSET = mask;
   1ad30:	2302      	movs	r3, #2
   1ad32:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
                        break;
   1ad36:	e7e9      	b.n	1ad0c <nrfx_clock_start+0x8>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
   1ad38:	f001 0303 	and.w	r3, r1, #3
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
   1ad3c:	2b01      	cmp	r3, #1
   1ad3e:	d004      	beq.n	1ad4a <nrfx_clock_start+0x46>
    if (!is_correct_clk)
   1ad40:	b11b      	cbz	r3, 1ad4a <nrfx_clock_start+0x46>
        clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
   1ad42:	2000      	movs	r0, #0
   1ad44:	f7fa fc0e 	bl	15564 <clock_stop>
        *p_lfclksrc = clock_initial_lfclksrc_get();
   1ad48:	2300      	movs	r3, #0
    p_reg->LFCLKSRC = (uint32_t)(source);
   1ad4a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
   1ad4e:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1ad52:	2300      	movs	r3, #0
   1ad54:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
   1ad58:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
    p_reg->INTENSET = mask;
   1ad5c:	2302      	movs	r3, #2
   1ad5e:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1ad62:	2301      	movs	r3, #1
   1ad64:	6093      	str	r3, [r2, #8]
}
   1ad66:	e7d1      	b.n	1ad0c <nrfx_clock_start+0x8>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1ad68:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   1ad6c:	2200      	movs	r2, #0
   1ad6e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
   1ad72:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENSET = mask;
   1ad76:	f8c3 0304 	str.w	r0, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1ad7a:	6018      	str	r0, [r3, #0]
}
   1ad7c:	e7c6      	b.n	1ad0c <nrfx_clock_start+0x8>

0001ad7e <nrfx_clock_stop>:
    clock_stop(domain);
   1ad7e:	f7fa bbf1 	b.w	15564 <clock_stop>

0001ad82 <nrf_gpio_reconfigure>:
{
   1ad82:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   1ad84:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   1ad86:	a801      	add	r0, sp, #4
{
   1ad88:	e9dd 4608 	ldrd	r4, r6, [sp, #32]
   1ad8c:	4617      	mov	r7, r2
   1ad8e:	461d      	mov	r5, r3
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   1ad90:	f7fa fc92 	bl	156b8 <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number];
   1ad94:	9b01      	ldr	r3, [sp, #4]
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
   1ad96:	2f00      	cmp	r7, #0
   1ad98:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   1ad9c:	bf14      	ite	ne
   1ad9e:	2302      	movne	r3, #2
   1ada0:	2300      	moveq	r3, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
   1ada2:	2900      	cmp	r1, #0
   1ada4:	bf18      	it	ne
   1ada6:	f043 0301 	orrne.w	r3, r3, #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
   1adaa:	2d00      	cmp	r5, #0
   1adac:	bf14      	ite	ne
   1adae:	f04f 0c0c 	movne.w	ip, #12
   1adb2:	f04f 0c00 	moveq.w	ip, #0
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
   1adb6:	2c00      	cmp	r4, #0
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
   1adb8:	ea43 030c 	orr.w	r3, r3, ip
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
   1adbc:	bf14      	ite	ne
   1adbe:	f44f 6ce0 	movne.w	ip, #1792	; 0x700
   1adc2:	f04f 0c00 	moveq.w	ip, #0
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
   1adc6:	2e00      	cmp	r6, #0
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
   1adc8:	ea43 030c 	orr.w	r3, r3, ip
    uint32_t cnf = reg->PIN_CNF[pin_number];
   1adcc:	f8d0 2700 	ldr.w	r2, [r0, #1792]	; 0x700
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
   1add0:	bf14      	ite	ne
   1add2:	f44f 3c40 	movne.w	ip, #196608	; 0x30000
   1add6:	f04f 0c00 	moveq.w	ip, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
   1adda:	ea43 030c 	orr.w	r3, r3, ip
    cnf &= ~to_update;
   1adde:	ea22 0303 	bic.w	r3, r2, r3
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
   1ade2:	b101      	cbz	r1, 1ade6 <nrf_gpio_reconfigure+0x64>
   1ade4:	7809      	ldrb	r1, [r1, #0]
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
   1ade6:	b10f      	cbz	r7, 1adec <nrf_gpio_reconfigure+0x6a>
   1ade8:	783f      	ldrb	r7, [r7, #0]
   1adea:	007f      	lsls	r7, r7, #1
   1adec:	4319      	orrs	r1, r3
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
   1adee:	b10d      	cbz	r5, 1adf4 <nrf_gpio_reconfigure+0x72>
   1adf0:	782d      	ldrb	r5, [r5, #0]
   1adf2:	00ad      	lsls	r5, r5, #2
   1adf4:	4339      	orrs	r1, r7
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
   1adf6:	b10c      	cbz	r4, 1adfc <nrf_gpio_reconfigure+0x7a>
   1adf8:	7822      	ldrb	r2, [r4, #0]
   1adfa:	0214      	lsls	r4, r2, #8
   1adfc:	430d      	orrs	r5, r1
           ((uint32_t)(p_sense ? *p_sense : 0)<< GPIO_PIN_CNF_SENSE_Pos);
   1adfe:	b10e      	cbz	r6, 1ae04 <nrf_gpio_reconfigure+0x82>
   1ae00:	7836      	ldrb	r6, [r6, #0]
   1ae02:	0436      	lsls	r6, r6, #16
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
   1ae04:	432c      	orrs	r4, r5
   1ae06:	4334      	orrs	r4, r6
    reg->PIN_CNF[pin_number] = cnf;
   1ae08:	f8c0 4700 	str.w	r4, [r0, #1792]	; 0x700
}
   1ae0c:	b003      	add	sp, #12
   1ae0e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0001ae10 <nrf_gpio_cfg_sense_set>:
{
   1ae10:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
   1ae12:	f10d 030f 	add.w	r3, sp, #15
   1ae16:	9301      	str	r3, [sp, #4]
   1ae18:	2300      	movs	r3, #0
{
   1ae1a:	f88d 100f 	strb.w	r1, [sp, #15]
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
   1ae1e:	9300      	str	r3, [sp, #0]
   1ae20:	461a      	mov	r2, r3
   1ae22:	4619      	mov	r1, r3
   1ae24:	f7ff ffad 	bl	1ad82 <nrf_gpio_reconfigure>
}
   1ae28:	b005      	add	sp, #20
   1ae2a:	f85d fb04 	ldr.w	pc, [sp], #4

0001ae2e <nrf_power_event_get_and_clear.constprop.0>:
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1ae2e:	f100 4380 	add.w	r3, r0, #1073741824	; 0x40000000
   1ae32:	681a      	ldr	r2, [r3, #0]
   1ae34:	2a00      	cmp	r2, #0
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1ae36:	bf1f      	itttt	ne
   1ae38:	2200      	movne	r2, #0
   1ae3a:	601a      	strne	r2, [r3, #0]
   1ae3c:	681b      	ldrne	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1ae3e:	2001      	movne	r0, #1
   1ae40:	bf08      	it	eq
   1ae42:	2000      	moveq	r0, #0
}
   1ae44:	4770      	bx	lr

0001ae46 <nrfx_power_usbevt_enable>:
    p_reg->INTENSET = mask;
   1ae46:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   1ae4a:	f44f 7260 	mov.w	r2, #896	; 0x380
   1ae4e:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
   1ae52:	4770      	bx	lr

0001ae54 <nrfx_power_usbevt_disable>:
    p_reg->INTENCLR = mask;
   1ae54:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   1ae58:	f44f 7260 	mov.w	r2, #896	; 0x380
   1ae5c:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}
   1ae60:	4770      	bx	lr

0001ae62 <nrfx_power_clock_irq_handler>:
 * a library with nrfx is created. In such case, forcing a linker to use this
 * function instead of another one defined as weak will require additional
 * actions, and might be even impossible.
 */
void nrfx_power_clock_irq_handler(void)
{
   1ae62:	b508      	push	{r3, lr}
    nrfx_power_irq_handler();
   1ae64:	f7fa ffd8 	bl	15e18 <nrfx_power_irq_handler>
    nrfx_clock_irq_handler();
}
   1ae68:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrfx_clock_irq_handler();
   1ae6c:	f7fa bbf0 	b.w	15650 <nrfx_clock_irq_handler>

0001ae70 <nrf_gpio_cfg_default>:
{
   1ae70:	b507      	push	{r0, r1, r2, lr}
   1ae72:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   1ae74:	a801      	add	r0, sp, #4
   1ae76:	f7fb f81f 	bl	15eb8 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
   1ae7a:	9b01      	ldr	r3, [sp, #4]
   1ae7c:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
   1ae80:	2202      	movs	r2, #2
   1ae82:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
   1ae86:	b003      	add	sp, #12
   1ae88:	f85d fb04 	ldr.w	pc, [sp], #4

0001ae8c <nrf_gpio_pin_write>:
{
   1ae8c:	b507      	push	{r0, r1, r2, lr}
   1ae8e:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   1ae90:	a801      	add	r0, sp, #4
    if (value == 0)
   1ae92:	b949      	cbnz	r1, 1aea8 <nrf_gpio_pin_write+0x1c>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   1ae94:	f7fb f810 	bl	15eb8 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
   1ae98:	9a01      	ldr	r2, [sp, #4]
   1ae9a:	2301      	movs	r3, #1
   1ae9c:	4093      	lsls	r3, r2
    p_reg->OUTCLR = clr_mask;
   1ae9e:	f8c0 350c 	str.w	r3, [r0, #1292]	; 0x50c
}
   1aea2:	b003      	add	sp, #12
   1aea4:	f85d fb04 	ldr.w	pc, [sp], #4
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   1aea8:	f7fb f806 	bl	15eb8 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
   1aeac:	9a01      	ldr	r2, [sp, #4]
   1aeae:	2301      	movs	r3, #1
   1aeb0:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
   1aeb2:	f8c0 3508 	str.w	r3, [r0, #1288]	; 0x508
}
   1aeb6:	e7f4      	b.n	1aea2 <nrf_gpio_pin_write+0x16>

0001aeb8 <set_ss_pin_state>:
{
   1aeb8:	4603      	mov	r3, r0
    if (p_cb->ss_pin != NRFX_SPIM_PIN_NOT_USED)
   1aeba:	7fc0      	ldrb	r0, [r0, #31]
   1aebc:	28ff      	cmp	r0, #255	; 0xff
   1aebe:	d006      	beq.n	1aece <set_ss_pin_state+0x16>
                           p_cb->ss_active_high ? active : !active);
   1aec0:	7f9b      	ldrb	r3, [r3, #30]
        nrf_gpio_pin_write(p_cb->ss_pin,
   1aec2:	079b      	lsls	r3, r3, #30
   1aec4:	bf58      	it	pl
   1aec6:	f081 0101 	eorpl.w	r1, r1, #1
   1aeca:	f7ff bfdf 	b.w	1ae8c <nrf_gpio_pin_write>
}
   1aece:	4770      	bx	lr

0001aed0 <xfer_completeness_check>:
    switch (p_cb->xfer_desc.type)
   1aed0:	7b0a      	ldrb	r2, [r1, #12]
{
   1aed2:	4603      	mov	r3, r0
    switch (p_cb->xfer_desc.type)
   1aed4:	2a03      	cmp	r2, #3
   1aed6:	d829      	bhi.n	1af2c <xfer_completeness_check+0x5c>
   1aed8:	e8df f002 	tbb	[pc, r2]
   1aedc:	02192521 	.word	0x02192521
            if (((p_cb->int_mask & NRF_TWIM_INT_SUSPENDED_MASK) &&
   1aee0:	688a      	ldr	r2, [r1, #8]
   1aee2:	0350      	lsls	r0, r2, #13
   1aee4:	d504      	bpl.n	1aef0 <xfer_completeness_check+0x20>
    return p_reg->TXD.AMOUNT;
   1aee6:	f8d3 254c 	ldr.w	r2, [r3, #1356]	; 0x54c
   1aeea:	6908      	ldr	r0, [r1, #16]
   1aeec:	4290      	cmp	r0, r2
   1aeee:	d107      	bne.n	1af00 <xfer_completeness_check+0x30>
                (!(p_cb->int_mask & NRF_TWIM_INT_SUSPENDED_MASK) &&
   1aef0:	688a      	ldr	r2, [r1, #8]
                 (nrf_twim_txd_amount_get(p_twim) != p_cb->xfer_desc.primary_length)) ||
   1aef2:	0352      	lsls	r2, r2, #13
   1aef4:	d41a      	bmi.n	1af2c <xfer_completeness_check+0x5c>
   1aef6:	f8d3 254c 	ldr.w	r2, [r3, #1356]	; 0x54c
            if ((nrf_twim_txd_amount_get(p_twim) != p_cb->xfer_desc.primary_length) ||
   1aefa:	6949      	ldr	r1, [r1, #20]
            if (nrf_twim_rxd_amount_get(p_twim) != p_cb->xfer_desc.primary_length)
   1aefc:	4291      	cmp	r1, r2
   1aefe:	d015      	beq.n	1af2c <xfer_completeness_check+0x5c>
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Disabled << TWIM_ENABLE_ENABLE_Pos);
   1af00:	2000      	movs	r0, #0
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Enabled << TWIM_ENABLE_ENABLE_Pos);
   1af02:	2206      	movs	r2, #6
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Disabled << TWIM_ENABLE_ENABLE_Pos);
   1af04:	f8c3 0500 	str.w	r0, [r3, #1280]	; 0x500
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Enabled << TWIM_ENABLE_ENABLE_Pos);
   1af08:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
}
   1af0c:	4770      	bx	lr
    return p_reg->TXD.AMOUNT;
   1af0e:	f8d3 254c 	ldr.w	r2, [r3, #1356]	; 0x54c
            if ((nrf_twim_txd_amount_get(p_twim) != p_cb->xfer_desc.primary_length) ||
   1af12:	6908      	ldr	r0, [r1, #16]
   1af14:	4290      	cmp	r0, r2
   1af16:	d1f3      	bne.n	1af00 <xfer_completeness_check+0x30>
    return p_reg->RXD.AMOUNT;
   1af18:	f8d3 253c 	ldr.w	r2, [r3, #1340]	; 0x53c
   1af1c:	e7ed      	b.n	1aefa <xfer_completeness_check+0x2a>
    return p_reg->TXD.AMOUNT;
   1af1e:	f8d3 254c 	ldr.w	r2, [r3, #1356]	; 0x54c
            if (nrf_twim_rxd_amount_get(p_twim) != p_cb->xfer_desc.primary_length)
   1af22:	6909      	ldr	r1, [r1, #16]
   1af24:	e7ea      	b.n	1aefc <xfer_completeness_check+0x2c>
    return p_reg->RXD.AMOUNT;
   1af26:	f8d3 253c 	ldr.w	r2, [r3, #1340]	; 0x53c
   1af2a:	e7fa      	b.n	1af22 <xfer_completeness_check+0x52>
    bool transfer_complete = true;
   1af2c:	2001      	movs	r0, #1
}
   1af2e:	4770      	bx	lr

0001af30 <nrf52_errata_166>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
   1af30:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            if (var1 == 0x08)
   1af34:	f8d3 0130 	ldr.w	r0, [r3, #304]	; 0x130
}
   1af38:	f1a0 0308 	sub.w	r3, r0, #8
   1af3c:	4258      	negs	r0, r3
   1af3e:	4158      	adcs	r0, r3
   1af40:	4770      	bx	lr

0001af42 <nrfx_usbd_consumer>:
{
   1af42:	b530      	push	{r4, r5, lr}
    size_t size = p_transfer->size;
   1af44:	684c      	ldr	r4, [r1, #4]
    if (size < data_size)
   1af46:	680d      	ldr	r5, [r1, #0]
   1af48:	42a3      	cmp	r3, r4
        p_next->p_data = p_transfer->p_data;
   1af4a:	bf97      	itett	ls
   1af4c:	e9c0 5300 	strdls	r5, r3, [r0]
        p_next->size = 0;
   1af50:	2100      	movhi	r1, #0
        size -= data_size;
   1af52:	1ae4      	subls	r4, r4, r3
        p_transfer->p_data.addr += data_size;
   1af54:	18ed      	addls	r5, r5, r3
        p_next->p_data = p_transfer->p_data;
   1af56:	bf8e      	itee	hi
   1af58:	e9c0 5100 	strdhi	r5, r1, [r0]
        p_transfer->size = size;
   1af5c:	604c      	strls	r4, [r1, #4]
        p_transfer->p_data.addr += data_size;
   1af5e:	600d      	strls	r5, [r1, #0]
    return (ep_size == data_size) && (size != 0);
   1af60:	429a      	cmp	r2, r3
   1af62:	d103      	bne.n	1af6c <nrfx_usbd_consumer+0x2a>
   1af64:	1e20      	subs	r0, r4, #0
   1af66:	bf18      	it	ne
   1af68:	2001      	movne	r0, #1
}
   1af6a:	bd30      	pop	{r4, r5, pc}
    return (ep_size == data_size) && (size != 0);
   1af6c:	2000      	movs	r0, #0
   1af6e:	e7fc      	b.n	1af6a <nrfx_usbd_consumer+0x28>

0001af70 <nrfx_usbd_feeder_ram>:
    size_t tx_size = p_transfer->size;
   1af70:	684b      	ldr	r3, [r1, #4]
{
   1af72:	b510      	push	{r4, lr}
   1af74:	429a      	cmp	r2, r3
    p_next->p_data = p_transfer->p_data;
   1af76:	680c      	ldr	r4, [r1, #0]
   1af78:	bf28      	it	cs
   1af7a:	461a      	movcs	r2, r3
    p_next->size = tx_size;
   1af7c:	e9c0 4200 	strd	r4, r2, [r0]
    p_transfer->size -= tx_size;
   1af80:	1a98      	subs	r0, r3, r2
    p_transfer->p_data.addr += tx_size;
   1af82:	680b      	ldr	r3, [r1, #0]
    p_transfer->size -= tx_size;
   1af84:	6048      	str	r0, [r1, #4]
    p_transfer->p_data.addr += tx_size;
   1af86:	441a      	add	r2, r3
}
   1af88:	3800      	subs	r0, #0
    p_transfer->p_data.addr += tx_size;
   1af8a:	600a      	str	r2, [r1, #0]
}
   1af8c:	bf18      	it	ne
   1af8e:	2001      	movne	r0, #1
   1af90:	bd10      	pop	{r4, pc}

0001af92 <nrfx_usbd_feeder_ram_zlp>:
{
   1af92:	b530      	push	{r4, r5, lr}
    size_t tx_size = p_transfer->size;
   1af94:	684c      	ldr	r4, [r1, #4]
    p_next->p_data.tx = (tx_size == 0) ? NULL : p_transfer->p_data.tx;
   1af96:	680b      	ldr	r3, [r1, #0]
   1af98:	42a2      	cmp	r2, r4
   1af9a:	bf28      	it	cs
   1af9c:	4622      	movcs	r2, r4
   1af9e:	2a00      	cmp	r2, #0
   1afa0:	bf14      	ite	ne
   1afa2:	461d      	movne	r5, r3
   1afa4:	2500      	moveq	r5, #0
    p_next->size = tx_size;
   1afa6:	e9c0 5200 	strd	r5, r2, [r0]
    p_transfer->size -= tx_size;
   1afaa:	eba4 0402 	sub.w	r4, r4, r2
    p_transfer->p_data.addr += tx_size;
   1afae:	441a      	add	r2, r3
    p_transfer->size -= tx_size;
   1afb0:	604c      	str	r4, [r1, #4]
    p_transfer->p_data.addr += tx_size;
   1afb2:	600a      	str	r2, [r1, #0]
}
   1afb4:	bf14      	ite	ne
   1afb6:	2001      	movne	r0, #1
   1afb8:	2000      	moveq	r0, #0
   1afba:	bd30      	pop	{r4, r5, pc}

0001afbc <ep2bit>:
    return NRFX_USBD_EP_BITPOS(ep);
   1afbc:	f010 0f80 	tst.w	r0, #128	; 0x80
   1afc0:	bf14      	ite	ne
   1afc2:	2300      	movne	r3, #0
   1afc4:	2310      	moveq	r3, #16
   1afc6:	f000 000f 	and.w	r0, r0, #15
}
   1afca:	4418      	add	r0, r3
   1afcc:	4770      	bx	lr

0001afce <ev_started_handler>:
}
   1afce:	4770      	bx	lr

0001afd0 <nrf_usbd_epin_dma_handler>:
{
   1afd0:	b508      	push	{r3, lr}
   1afd2:	4601      	mov	r1, r0
    usbd_dma_pending_clear();
   1afd4:	f7fb fc60 	bl	16898 <usbd_dma_pending_clear>
    usbd_ep_state_t * p_state = ep_state_access(ep);
   1afd8:	4608      	mov	r0, r1
   1afda:	f7fb fc4f 	bl	1687c <ep_state_access>
    if (NRFX_USBD_EP_ABORTED == p_state->status)
   1afde:	7b83      	ldrb	r3, [r0, #14]
   1afe0:	2b03      	cmp	r3, #3
   1afe2:	d10a      	bne.n	1affa <nrf_usbd_epin_dma_handler+0x2a>
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
   1afe4:	4608      	mov	r0, r1
   1afe6:	f7ff ffe9 	bl	1afbc <ep2bit>
   1afea:	2301      	movs	r3, #1
   1afec:	fa03 f000 	lsl.w	r0, r3, r0
   1aff0:	43c0      	mvns	r0, r0
}
   1aff2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        (void)(NRFX_ATOMIC_FETCH_AND(&m_ep_dma_waiting, ~(1U << ep2bit(ep))));
   1aff6:	f7fb bd5f 	b.w	16ab8 <atomic_and.constprop.0.isra.0>
    else if (p_state->handler.feeder == NULL)
   1affa:	6803      	ldr	r3, [r0, #0]
   1affc:	2b00      	cmp	r3, #0
   1affe:	d0f1      	beq.n	1afe4 <nrf_usbd_epin_dma_handler+0x14>
}
   1b000:	bd08      	pop	{r3, pc}

0001b002 <ev_dma_epin7_handler>:
static void ev_dma_epin7_handler(void)  { nrf_usbd_epin_dma_handler(NRFX_USBD_EPIN7 ); }
   1b002:	2087      	movs	r0, #135	; 0x87
   1b004:	f7ff bfe4 	b.w	1afd0 <nrf_usbd_epin_dma_handler>

0001b008 <ev_dma_epin6_handler>:
static void ev_dma_epin6_handler(void)  { nrf_usbd_epin_dma_handler(NRFX_USBD_EPIN6 ); }
   1b008:	2086      	movs	r0, #134	; 0x86
   1b00a:	f7ff bfe1 	b.w	1afd0 <nrf_usbd_epin_dma_handler>

0001b00e <ev_dma_epin5_handler>:
static void ev_dma_epin5_handler(void)  { nrf_usbd_epin_dma_handler(NRFX_USBD_EPIN5 ); }
   1b00e:	2085      	movs	r0, #133	; 0x85
   1b010:	f7ff bfde 	b.w	1afd0 <nrf_usbd_epin_dma_handler>

0001b014 <ev_dma_epin4_handler>:
static void ev_dma_epin4_handler(void)  { nrf_usbd_epin_dma_handler(NRFX_USBD_EPIN4 ); }
   1b014:	2084      	movs	r0, #132	; 0x84
   1b016:	f7ff bfdb 	b.w	1afd0 <nrf_usbd_epin_dma_handler>

0001b01a <ev_dma_epin3_handler>:
static void ev_dma_epin3_handler(void)  { nrf_usbd_epin_dma_handler(NRFX_USBD_EPIN3 ); }
   1b01a:	2083      	movs	r0, #131	; 0x83
   1b01c:	f7ff bfd8 	b.w	1afd0 <nrf_usbd_epin_dma_handler>

0001b020 <ev_dma_epin2_handler>:
static void ev_dma_epin2_handler(void)  { nrf_usbd_epin_dma_handler(NRFX_USBD_EPIN2 ); }
   1b020:	2082      	movs	r0, #130	; 0x82
   1b022:	f7ff bfd5 	b.w	1afd0 <nrf_usbd_epin_dma_handler>

0001b026 <ev_dma_epin1_handler>:
static void ev_dma_epin1_handler(void)  { nrf_usbd_epin_dma_handler(NRFX_USBD_EPIN1 ); }
   1b026:	2081      	movs	r0, #129	; 0x81
   1b028:	f7ff bfd2 	b.w	1afd0 <nrf_usbd_epin_dma_handler>

0001b02c <ev_dma_epin0_handler>:
static void ev_dma_epin0_handler(void)  { nrf_usbd_ep0in_dma_handler(); }
   1b02c:	f7fb bd54 	b.w	16ad8 <nrf_usbd_ep0in_dma_handler>

0001b030 <nrfx_usbd_ep_max_packet_size_set>:
{
   1b030:	b508      	push	{r3, lr}
    usbd_ep_state_t * p_state = ep_state_access(ep);
   1b032:	f7fb fc23 	bl	1687c <ep_state_access>
    p_state->max_packet_size = size;
   1b036:	8181      	strh	r1, [r0, #12]
}
   1b038:	bd08      	pop	{r3, pc}

0001b03a <nrfx_usbd_ep_status_get>:
{
   1b03a:	b508      	push	{r3, lr}
    usbd_ep_state_t const * p_state = ep_state_access(ep);
   1b03c:	f7fb fc1e 	bl	1687c <ep_state_access>
	__asm__ volatile(
   1b040:	f04f 0220 	mov.w	r2, #32
   1b044:	f3ef 8311 	mrs	r3, BASEPRI
   1b048:	f382 8812 	msr	BASEPRI_MAX, r2
   1b04c:	f3bf 8f6f 	isb	sy
    *p_size = p_state->transfer_cnt;
   1b050:	6882      	ldr	r2, [r0, #8]
   1b052:	600a      	str	r2, [r1, #0]
    ret = (p_state->handler.consumer == NULL) ? p_state->status : NRFX_USBD_EP_BUSY;
   1b054:	6802      	ldr	r2, [r0, #0]
   1b056:	b92a      	cbnz	r2, 1b064 <nrfx_usbd_ep_status_get+0x2a>
   1b058:	7b80      	ldrb	r0, [r0, #14]
	__asm__ volatile(
   1b05a:	f383 8811 	msr	BASEPRI, r3
   1b05e:	f3bf 8f6f 	isb	sy
}
   1b062:	bd08      	pop	{r3, pc}
    ret = (p_state->handler.consumer == NULL) ? p_state->status : NRFX_USBD_EP_BUSY;
   1b064:	2004      	movs	r0, #4
   1b066:	e7f8      	b.n	1b05a <nrfx_usbd_ep_status_get+0x20>

0001b068 <ev_dma_epout7_handler>:
static void ev_dma_epout7_handler(void) { nrf_usbd_epout_dma_handler(NRFX_USBD_EPOUT7); }
   1b068:	2007      	movs	r0, #7
   1b06a:	f7fc b86d 	b.w	17148 <nrf_usbd_epout_dma_handler>

0001b06e <ev_dma_epout6_handler>:
static void ev_dma_epout6_handler(void) { nrf_usbd_epout_dma_handler(NRFX_USBD_EPOUT6); }
   1b06e:	2006      	movs	r0, #6
   1b070:	f7fc b86a 	b.w	17148 <nrf_usbd_epout_dma_handler>

0001b074 <ev_dma_epout5_handler>:
static void ev_dma_epout5_handler(void) { nrf_usbd_epout_dma_handler(NRFX_USBD_EPOUT5); }
   1b074:	2005      	movs	r0, #5
   1b076:	f7fc b867 	b.w	17148 <nrf_usbd_epout_dma_handler>

0001b07a <ev_dma_epout4_handler>:
static void ev_dma_epout4_handler(void) { nrf_usbd_epout_dma_handler(NRFX_USBD_EPOUT4); }
   1b07a:	2004      	movs	r0, #4
   1b07c:	f7fc b864 	b.w	17148 <nrf_usbd_epout_dma_handler>

0001b080 <ev_dma_epout3_handler>:
static void ev_dma_epout3_handler(void) { nrf_usbd_epout_dma_handler(NRFX_USBD_EPOUT3); }
   1b080:	2003      	movs	r0, #3
   1b082:	f7fc b861 	b.w	17148 <nrf_usbd_epout_dma_handler>

0001b086 <ev_dma_epout2_handler>:
static void ev_dma_epout2_handler(void) { nrf_usbd_epout_dma_handler(NRFX_USBD_EPOUT2); }
   1b086:	2002      	movs	r0, #2
   1b088:	f7fc b85e 	b.w	17148 <nrf_usbd_epout_dma_handler>

0001b08c <ev_dma_epout1_handler>:
static void ev_dma_epout1_handler(void) { nrf_usbd_epout_dma_handler(NRFX_USBD_EPOUT1); }
   1b08c:	2001      	movs	r0, #1
   1b08e:	f7fc b85b 	b.w	17148 <nrf_usbd_epout_dma_handler>

0001b092 <nrfx_usbd_ep_abort>:
    usbd_ep_abort(ep);
   1b092:	f7fc b94f 	b.w	17334 <usbd_ep_abort>

0001b096 <nrf_gpio_pin_set>:
{
   1b096:	b507      	push	{r0, r1, r2, lr}
   1b098:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   1b09a:	a801      	add	r0, sp, #4
   1b09c:	f7fc fb58 	bl	17750 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
   1b0a0:	9a01      	ldr	r2, [sp, #4]
   1b0a2:	2301      	movs	r3, #1
   1b0a4:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
   1b0a6:	f8c0 3508 	str.w	r3, [r0, #1288]	; 0x508
}
   1b0aa:	b003      	add	sp, #12
   1b0ac:	f85d fb04 	ldr.w	pc, [sp], #4

0001b0b0 <VL53L0X_GetDeviceInfo>:
	Status = VL53L0X_get_device_info(Dev, pVL53L0X_DeviceInfo);
   1b0b0:	f7fc bf7a 	b.w	17fa8 <VL53L0X_get_device_info>

0001b0b4 <VL53L0X_GetFractionEnable>:
{
   1b0b4:	b510      	push	{r4, lr}
	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
   1b0b6:	460a      	mov	r2, r1
{
   1b0b8:	460c      	mov	r4, r1
	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
   1b0ba:	2109      	movs	r1, #9
   1b0bc:	f7ff fac1 	bl	1a642 <VL53L0X_RdByte>
	if (Status == VL53L0X_ERROR_NONE)
   1b0c0:	b918      	cbnz	r0, 1b0ca <VL53L0X_GetFractionEnable+0x16>
		*pEnabled = (*pEnabled & 1);
   1b0c2:	7823      	ldrb	r3, [r4, #0]
   1b0c4:	f003 0301 	and.w	r3, r3, #1
   1b0c8:	7023      	strb	r3, [r4, #0]
}
   1b0ca:	bd10      	pop	{r4, pc}

0001b0cc <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
   1b0cc:	f001 bc6b 	b.w	1c9a6 <VL53L0X_set_measurement_timing_budget_micro_seconds>

0001b0d0 <VL53L0X_SetVcselPulsePeriod>:
	Status = VL53L0X_set_vcsel_pulse_period(Dev, VcselPeriodType,
   1b0d0:	f001 bb50 	b.w	1c774 <VL53L0X_set_vcsel_pulse_period>

0001b0d4 <VL53L0X_GetVcselPulsePeriod>:
	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
   1b0d4:	f001 bc4d 	b.w	1c972 <VL53L0X_get_vcsel_pulse_period>

0001b0d8 <VL53L0X_SetSequenceStepEnable>:
{
   1b0d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	uint8_t SequenceConfig = 0;
   1b0da:	2300      	movs	r3, #0
{
   1b0dc:	460c      	mov	r4, r1
   1b0de:	4617      	mov	r7, r2
	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
   1b0e0:	2101      	movs	r1, #1
   1b0e2:	f10d 0207 	add.w	r2, sp, #7
{
   1b0e6:	4606      	mov	r6, r0
	uint8_t SequenceConfig = 0;
   1b0e8:	f88d 3007 	strb.w	r3, [sp, #7]
	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
   1b0ec:	f7ff faa9 	bl	1a642 <VL53L0X_RdByte>
	if (Status == VL53L0X_ERROR_NONE) {
   1b0f0:	4605      	mov	r5, r0
   1b0f2:	b9d8      	cbnz	r0, 1b12c <VL53L0X_SetSequenceStepEnable+0x54>
		if (SequenceStepEnabled == 1) {
   1b0f4:	2f01      	cmp	r7, #1
	SequenceConfigNew = SequenceConfig;
   1b0f6:	f89d 3007 	ldrb.w	r3, [sp, #7]
		if (SequenceStepEnabled == 1) {
   1b0fa:	d126      	bne.n	1b14a <VL53L0X_SetSequenceStepEnable+0x72>
			switch (SequenceStepId) {
   1b0fc:	2c04      	cmp	r4, #4
   1b0fe:	d83a      	bhi.n	1b176 <VL53L0X_SetSequenceStepEnable+0x9e>
   1b100:	e8df f004 	tbb	[pc, r4]
   1b104:	1d1a1703 	.word	0x1d1a1703
   1b108:	20          	.byte	0x20
   1b109:	00          	.byte	0x00
				SequenceConfigNew |= 0x10;
   1b10a:	f043 0410 	orr.w	r4, r3, #16
	if (SequenceConfigNew != SequenceConfig) {
   1b10e:	42a3      	cmp	r3, r4
   1b110:	d00c      	beq.n	1b12c <VL53L0X_SetSequenceStepEnable+0x54>
			Status = VL53L0X_WrByte(Dev,
   1b112:	4622      	mov	r2, r4
   1b114:	2101      	movs	r1, #1
   1b116:	4630      	mov	r0, r6
   1b118:	f7ff fa66 	bl	1a5e8 <VL53L0X_WrByte>
		if (Status == VL53L0X_ERROR_NONE)
   1b11c:	4605      	mov	r5, r0
   1b11e:	b928      	cbnz	r0, 1b12c <VL53L0X_SetSequenceStepEnable+0x54>
			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
   1b120:	6971      	ldr	r1, [r6, #20]
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
   1b122:	f886 4130 	strb.w	r4, [r6, #304]	; 0x130
			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
   1b126:	4630      	mov	r0, r6
   1b128:	f7ff ffd0 	bl	1b0cc <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
}
   1b12c:	4628      	mov	r0, r5
   1b12e:	b003      	add	sp, #12
   1b130:	bdf0      	pop	{r4, r5, r6, r7, pc}
				SequenceConfigNew |= 0x28;
   1b132:	f043 0428 	orr.w	r4, r3, #40	; 0x28
				break;
   1b136:	e7ea      	b.n	1b10e <VL53L0X_SetSequenceStepEnable+0x36>
				SequenceConfigNew |= 0x04;
   1b138:	f043 0404 	orr.w	r4, r3, #4
				break;
   1b13c:	e7e7      	b.n	1b10e <VL53L0X_SetSequenceStepEnable+0x36>
				SequenceConfigNew |= 0x40;
   1b13e:	f043 0440 	orr.w	r4, r3, #64	; 0x40
				break;
   1b142:	e7e4      	b.n	1b10e <VL53L0X_SetSequenceStepEnable+0x36>
				SequenceConfigNew |= 0x80;
   1b144:	f043 0480 	orr.w	r4, r3, #128	; 0x80
				break;
   1b148:	e7e1      	b.n	1b10e <VL53L0X_SetSequenceStepEnable+0x36>
			switch (SequenceStepId) {
   1b14a:	2c04      	cmp	r4, #4
   1b14c:	d813      	bhi.n	1b176 <VL53L0X_SetSequenceStepEnable+0x9e>
   1b14e:	e8df f004 	tbb	[pc, r4]
   1b152:	0603      	.short	0x0603
   1b154:	0c09      	.short	0x0c09
   1b156:	0f          	.byte	0x0f
   1b157:	00          	.byte	0x00
				SequenceConfigNew &= 0xef;
   1b158:	f003 04ef 	and.w	r4, r3, #239	; 0xef
				break;
   1b15c:	e7d7      	b.n	1b10e <VL53L0X_SetSequenceStepEnable+0x36>
				SequenceConfigNew &= 0xd7;
   1b15e:	f003 04d7 	and.w	r4, r3, #215	; 0xd7
				break;
   1b162:	e7d4      	b.n	1b10e <VL53L0X_SetSequenceStepEnable+0x36>
				SequenceConfigNew &= 0xfb;
   1b164:	f003 04fb 	and.w	r4, r3, #251	; 0xfb
				break;
   1b168:	e7d1      	b.n	1b10e <VL53L0X_SetSequenceStepEnable+0x36>
				SequenceConfigNew &= 0xbf;
   1b16a:	f003 04bf 	and.w	r4, r3, #191	; 0xbf
				break;
   1b16e:	e7ce      	b.n	1b10e <VL53L0X_SetSequenceStepEnable+0x36>
				SequenceConfigNew &= 0x7f;
   1b170:	f003 047f 	and.w	r4, r3, #127	; 0x7f
				break;
   1b174:	e7cb      	b.n	1b10e <VL53L0X_SetSequenceStepEnable+0x36>
			switch (SequenceStepId) {
   1b176:	f06f 0503 	mvn.w	r5, #3
   1b17a:	e7d7      	b.n	1b12c <VL53L0X_SetSequenceStepEnable+0x54>

0001b17c <VL53L0X_GetSequenceStepEnables>:
{
   1b17c:	b513      	push	{r0, r1, r4, lr}
	uint8_t SequenceConfig = 0;
   1b17e:	2300      	movs	r3, #0
{
   1b180:	460c      	mov	r4, r1
	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
   1b182:	f10d 0207 	add.w	r2, sp, #7
   1b186:	2101      	movs	r1, #1
	uint8_t SequenceConfig = 0;
   1b188:	f88d 3007 	strb.w	r3, [sp, #7]
	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
   1b18c:	f7ff fa59 	bl	1a642 <VL53L0X_RdByte>
	if (Status == VL53L0X_ERROR_NONE) {
   1b190:	b978      	cbnz	r0, 1b1b2 <VL53L0X_GetSequenceStepEnables+0x36>
		Status = sequence_step_enabled(Dev,
   1b192:	f89d 3007 	ldrb.w	r3, [sp, #7]
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
   1b196:	f3c3 1200 	ubfx	r2, r3, #4, #1
   1b19a:	7022      	strb	r2, [r4, #0]
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
   1b19c:	f3c3 02c0 	ubfx	r2, r3, #3, #1
   1b1a0:	70a2      	strb	r2, [r4, #2]
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
   1b1a2:	f3c3 0280 	ubfx	r2, r3, #2, #1
   1b1a6:	7062      	strb	r2, [r4, #1]
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
   1b1a8:	f3c3 1280 	ubfx	r2, r3, #6, #1
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
   1b1ac:	09db      	lsrs	r3, r3, #7
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
   1b1ae:	70e2      	strb	r2, [r4, #3]
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
   1b1b0:	7123      	strb	r3, [r4, #4]
}
   1b1b2:	b002      	add	sp, #8
   1b1b4:	bd10      	pop	{r4, pc}

0001b1b6 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:
{
   1b1b6:	b537      	push	{r0, r1, r2, r4, r5, lr}
   1b1b8:	460d      	mov	r5, r1
	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
   1b1ba:	f10d 0202 	add.w	r2, sp, #2
   1b1be:	21f8      	movs	r1, #248	; 0xf8
{
   1b1c0:	4604      	mov	r4, r0
	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
   1b1c2:	f7ff fa7a 	bl	1a6ba <VL53L0X_RdWord>
	if (Status == VL53L0X_ERROR_NONE) {
   1b1c6:	b970      	cbnz	r0, 1b1e6 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x30>
		Status = VL53L0X_RdDWord(Dev,
   1b1c8:	aa01      	add	r2, sp, #4
   1b1ca:	2104      	movs	r1, #4
   1b1cc:	4620      	mov	r0, r4
   1b1ce:	f7ff fa8f 	bl	1a6f0 <VL53L0X_RdDWord>
	if (Status == VL53L0X_ERROR_NONE) {
   1b1d2:	b940      	cbnz	r0, 1b1e6 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x30>
		if (osc_calibrate_val != 0) {
   1b1d4:	f8bd 2002 	ldrh.w	r2, [sp, #2]
   1b1d8:	b11a      	cbz	r2, 1b1e2 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x2c>
				IMPeriodMilliSeconds / osc_calibrate_val;
   1b1da:	9b01      	ldr	r3, [sp, #4]
   1b1dc:	fbb3 f3f2 	udiv	r3, r3, r2
			*pInterMeasurementPeriodMilliSeconds =
   1b1e0:	602b      	str	r3, [r5, #0]
		VL53L0X_SETPARAMETERFIELD(Dev,
   1b1e2:	682b      	ldr	r3, [r5, #0]
   1b1e4:	61a3      	str	r3, [r4, #24]
}
   1b1e6:	b003      	add	sp, #12
   1b1e8:	bd30      	pop	{r4, r5, pc}

0001b1ea <VL53L0X_GetXTalkCompensationEnable>:
	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
   1b1ea:	7f03      	ldrb	r3, [r0, #28]
	*pXTalkCompensationEnable = Temp8;
   1b1ec:	700b      	strb	r3, [r1, #0]
}
   1b1ee:	2000      	movs	r0, #0
   1b1f0:	4770      	bx	lr

0001b1f2 <VL53L0X_GetXTalkCompensationRateMegaCps>:
{
   1b1f2:	b537      	push	{r0, r1, r2, r4, r5, lr}
   1b1f4:	460d      	mov	r5, r1
	Status = VL53L0X_RdWord(Dev,
   1b1f6:	f10d 0206 	add.w	r2, sp, #6
   1b1fa:	2120      	movs	r1, #32
{
   1b1fc:	4604      	mov	r4, r0
	Status = VL53L0X_RdWord(Dev,
   1b1fe:	f7ff fa5c 	bl	1a6ba <VL53L0X_RdWord>
	if (Status == VL53L0X_ERROR_NONE) {
   1b202:	b928      	cbnz	r0, 1b210 <VL53L0X_GetXTalkCompensationRateMegaCps+0x1e>
		if (Value == 0) {
   1b204:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   1b208:	b923      	cbnz	r3, 1b214 <VL53L0X_GetXTalkCompensationRateMegaCps+0x22>
			VL53L0X_GETPARAMETERFIELD(Dev,
   1b20a:	6a23      	ldr	r3, [r4, #32]
			*pXTalkCompensationRateMegaCps = TempFix1616;
   1b20c:	602b      	str	r3, [r5, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
   1b20e:	7720      	strb	r0, [r4, #28]
}
   1b210:	b003      	add	sp, #12
   1b212:	bd30      	pop	{r4, r5, pc}
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
   1b214:	00db      	lsls	r3, r3, #3
			*pXTalkCompensationRateMegaCps = TempFix1616;
   1b216:	602b      	str	r3, [r5, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
   1b218:	6223      	str	r3, [r4, #32]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
   1b21a:	2301      	movs	r3, #1
   1b21c:	7723      	strb	r3, [r4, #28]
   1b21e:	e7f7      	b.n	1b210 <VL53L0X_GetXTalkCompensationRateMegaCps+0x1e>

0001b220 <VL53L0X_SetLimitCheckEnable>:
	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
   1b220:	2905      	cmp	r1, #5
{
   1b222:	b570      	push	{r4, r5, r6, lr}
   1b224:	4604      	mov	r4, r0
   1b226:	460e      	mov	r6, r1
   1b228:	4615      	mov	r5, r2
	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
   1b22a:	d835      	bhi.n	1b298 <VL53L0X_SetLimitCheckEnable+0x78>
		if (LimitCheckEnable == 0) {
   1b22c:	b162      	cbz	r2, 1b248 <VL53L0X_SetLimitCheckEnable+0x28>
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
   1b22e:	eb00 0381 	add.w	r3, r0, r1, lsl #2
			LimitCheckEnableInt = 1;
   1b232:	2101      	movs	r1, #1
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
   1b234:	6b5a      	ldr	r2, [r3, #52]	; 0x34
			LimitCheckDisable = 0;
   1b236:	2300      	movs	r3, #0
		switch (LimitCheckId) {
   1b238:	1e70      	subs	r0, r6, #1
   1b23a:	2804      	cmp	r0, #4
   1b23c:	d807      	bhi.n	1b24e <VL53L0X_SetLimitCheckEnable+0x2e>
   1b23e:	e8df f000 	tbb	[pc, r0]
   1b242:	170e      	.short	0x170e
   1b244:	1d1a      	.short	0x1d1a
   1b246:	24          	.byte	0x24
   1b247:	00          	.byte	0x00
			LimitCheckEnableInt = 0;
   1b248:	4611      	mov	r1, r2
			LimitCheckDisable = 1;
   1b24a:	2301      	movs	r3, #1
   1b24c:	e7f4      	b.n	1b238 <VL53L0X_SetLimitCheckEnable+0x18>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
   1b24e:	f884 1028 	strb.w	r1, [r4, #40]	; 0x28
		if (LimitCheckEnable == 0) {
   1b252:	4434      	add	r4, r6
   1b254:	b9e5      	cbnz	r5, 1b290 <VL53L0X_SetLimitCheckEnable+0x70>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
   1b256:	f884 5028 	strb.w	r5, [r4, #40]	; 0x28
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
   1b25a:	2000      	movs	r0, #0
   1b25c:	e007      	b.n	1b26e <VL53L0X_SetLimitCheckEnable+0x4e>
			Status = VL53L0X_WrWord(Dev,
   1b25e:	f3c2 224f 	ubfx	r2, r2, #9, #16
   1b262:	2144      	movs	r1, #68	; 0x44
   1b264:	4620      	mov	r0, r4
   1b266:	f7ff f9d4 	bl	1a612 <VL53L0X_WrWord>
	if (Status == VL53L0X_ERROR_NONE) {
   1b26a:	2800      	cmp	r0, #0
   1b26c:	d0f1      	beq.n	1b252 <VL53L0X_SetLimitCheckEnable+0x32>
}
   1b26e:	bd70      	pop	{r4, r5, r6, pc}
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
   1b270:	f884 102a 	strb.w	r1, [r4, #42]	; 0x2a
	if (Status == VL53L0X_ERROR_NONE) {
   1b274:	e7ed      	b.n	1b252 <VL53L0X_SetLimitCheckEnable+0x32>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
   1b276:	f884 102b 	strb.w	r1, [r4, #43]	; 0x2b
	if (Status == VL53L0X_ERROR_NONE) {
   1b27a:	e7ea      	b.n	1b252 <VL53L0X_SetLimitCheckEnable+0x32>
			Status = VL53L0X_UpdateByte(Dev,
   1b27c:	005b      	lsls	r3, r3, #1
   1b27e:	22fe      	movs	r2, #254	; 0xfe
			Status = VL53L0X_UpdateByte(Dev,
   1b280:	2160      	movs	r1, #96	; 0x60
   1b282:	4620      	mov	r0, r4
   1b284:	f7ff f9ff 	bl	1a686 <VL53L0X_UpdateByte>
			break;
   1b288:	e7ef      	b.n	1b26a <VL53L0X_SetLimitCheckEnable+0x4a>
			Status = VL53L0X_UpdateByte(Dev,
   1b28a:	011b      	lsls	r3, r3, #4
   1b28c:	22ef      	movs	r2, #239	; 0xef
   1b28e:	e7f7      	b.n	1b280 <VL53L0X_SetLimitCheckEnable+0x60>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
   1b290:	2301      	movs	r3, #1
   1b292:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
   1b296:	e7e0      	b.n	1b25a <VL53L0X_SetLimitCheckEnable+0x3a>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
   1b298:	f06f 0003 	mvn.w	r0, #3
   1b29c:	e7e7      	b.n	1b26e <VL53L0X_SetLimitCheckEnable+0x4e>

0001b29e <VL53L0X_GetLimitCheckEnable>:
	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
   1b29e:	2905      	cmp	r1, #5
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
   1b2a0:	bf96      	itet	ls
   1b2a2:	1840      	addls	r0, r0, r1
		*pLimitCheckEnable = 0;
   1b2a4:	2300      	movhi	r3, #0
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
   1b2a6:	f890 3028 	ldrbls.w	r3, [r0, #40]	; 0x28
		*pLimitCheckEnable = Temp8;
   1b2aa:	7013      	strb	r3, [r2, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
   1b2ac:	bf94      	ite	ls
   1b2ae:	2000      	movls	r0, #0
		Status = VL53L0X_ERROR_INVALID_PARAMS;
   1b2b0:	f06f 0003 	mvnhi.w	r0, #3
}
   1b2b4:	4770      	bx	lr

0001b2b6 <VL53L0X_SetLimitCheckValue>:
{
   1b2b6:	b570      	push	{r4, r5, r6, lr}
	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
   1b2b8:	1843      	adds	r3, r0, r1
{
   1b2ba:	4604      	mov	r4, r0
	if (Temp8 == 0) { /* disabled write only internal value */
   1b2bc:	f893 0028 	ldrb.w	r0, [r3, #40]	; 0x28
{
   1b2c0:	460e      	mov	r6, r1
   1b2c2:	4615      	mov	r5, r2
	if (Temp8 == 0) { /* disabled write only internal value */
   1b2c4:	b918      	cbnz	r0, 1b2ce <VL53L0X_SetLimitCheckValue+0x18>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
   1b2c6:	eb04 0481 	add.w	r4, r4, r1, lsl #2
   1b2ca:	6362      	str	r2, [r4, #52]	; 0x34
}
   1b2cc:	bd70      	pop	{r4, r5, r6, pc}
		switch (LimitCheckId) {
   1b2ce:	2905      	cmp	r1, #5
   1b2d0:	d81b      	bhi.n	1b30a <VL53L0X_SetLimitCheckValue+0x54>
   1b2d2:	e8df f001 	tbb	[pc, r1]
   1b2d6:	0903      	.short	0x0903
   1b2d8:	16161412 	.word	0x16161412
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
   1b2dc:	6362      	str	r2, [r4, #52]	; 0x34
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
   1b2de:	eb04 0486 	add.w	r4, r4, r6, lsl #2
   1b2e2:	2000      	movs	r0, #0
   1b2e4:	6365      	str	r5, [r4, #52]	; 0x34
   1b2e6:	e7f1      	b.n	1b2cc <VL53L0X_SetLimitCheckValue+0x16>
			Status = VL53L0X_WrWord(Dev,
   1b2e8:	f3c2 224f 	ubfx	r2, r2, #9, #16
   1b2ec:	2144      	movs	r1, #68	; 0x44
			Status = VL53L0X_WrWord(Dev,
   1b2ee:	4620      	mov	r0, r4
   1b2f0:	f7ff f98f 	bl	1a612 <VL53L0X_WrWord>
		if (Status == VL53L0X_ERROR_NONE) {
   1b2f4:	2800      	cmp	r0, #0
   1b2f6:	d1e9      	bne.n	1b2cc <VL53L0X_SetLimitCheckValue+0x16>
   1b2f8:	e7f1      	b.n	1b2de <VL53L0X_SetLimitCheckValue+0x28>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
   1b2fa:	63e2      	str	r2, [r4, #60]	; 0x3c
		if (Status == VL53L0X_ERROR_NONE) {
   1b2fc:	e7ef      	b.n	1b2de <VL53L0X_SetLimitCheckValue+0x28>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
   1b2fe:	6422      	str	r2, [r4, #64]	; 0x40
		if (Status == VL53L0X_ERROR_NONE) {
   1b300:	e7ed      	b.n	1b2de <VL53L0X_SetLimitCheckValue+0x28>
			Status = VL53L0X_WrWord(Dev,
   1b302:	f3c2 224f 	ubfx	r2, r2, #9, #16
   1b306:	2164      	movs	r1, #100	; 0x64
   1b308:	e7f1      	b.n	1b2ee <VL53L0X_SetLimitCheckValue+0x38>
		switch (LimitCheckId) {
   1b30a:	f06f 0003 	mvn.w	r0, #3
   1b30e:	e7dd      	b.n	1b2cc <VL53L0X_SetLimitCheckValue+0x16>

0001b310 <VL53L0X_GetLimitCheckValue>:
{
   1b310:	b537      	push	{r0, r1, r2, r4, r5, lr}
   1b312:	4604      	mov	r4, r0
   1b314:	4615      	mov	r5, r2
	switch (LimitCheckId) {
   1b316:	2905      	cmp	r1, #5
   1b318:	d82c      	bhi.n	1b374 <VL53L0X_GetLimitCheckValue+0x64>
   1b31a:	e8df f001 	tbb	[pc, r1]
   1b31e:	0703      	.short	0x0703
   1b320:	1b1b1917 	.word	0x1b1b1917
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
   1b324:	6b43      	ldr	r3, [r0, #52]	; 0x34
			*pLimitCheckValue = TempFix1616;
   1b326:	602b      	str	r3, [r5, #0]
   1b328:	2000      	movs	r0, #0
   1b32a:	e021      	b.n	1b370 <VL53L0X_GetLimitCheckValue+0x60>
		Status = VL53L0X_RdWord(Dev,
   1b32c:	f10d 0206 	add.w	r2, sp, #6
   1b330:	2144      	movs	r1, #68	; 0x44
   1b332:	f7ff f9c2 	bl	1a6ba <VL53L0X_RdWord>
		if (Status == VL53L0X_ERROR_NONE)
   1b336:	b9d8      	cbnz	r0, 1b370 <VL53L0X_GetLimitCheckValue+0x60>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
   1b338:	f8bd 2006 	ldrh.w	r2, [sp, #6]
			if (TempFix1616 == 0) {
   1b33c:	0253      	lsls	r3, r2, #9
   1b33e:	b19a      	cbz	r2, 1b368 <VL53L0X_GetLimitCheckValue+0x58>
				*pLimitCheckValue = TempFix1616;
   1b340:	602b      	str	r3, [r5, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
   1b342:	63a3      	str	r3, [r4, #56]	; 0x38
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
   1b344:	2301      	movs	r3, #1
   1b346:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
   1b34a:	e011      	b.n	1b370 <VL53L0X_GetLimitCheckValue+0x60>
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
   1b34c:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
		if (EnableZeroValue == 1) {
   1b34e:	e7ea      	b.n	1b326 <VL53L0X_GetLimitCheckValue+0x16>
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
   1b350:	6c03      	ldr	r3, [r0, #64]	; 0x40
		if (EnableZeroValue == 1) {
   1b352:	e7e8      	b.n	1b326 <VL53L0X_GetLimitCheckValue+0x16>
		Status = VL53L0X_RdWord(Dev,
   1b354:	f10d 0206 	add.w	r2, sp, #6
   1b358:	2164      	movs	r1, #100	; 0x64
   1b35a:	f7ff f9ae 	bl	1a6ba <VL53L0X_RdWord>
		if (Status == VL53L0X_ERROR_NONE)
   1b35e:	b938      	cbnz	r0, 1b370 <VL53L0X_GetLimitCheckValue+0x60>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
   1b360:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   1b364:	025b      	lsls	r3, r3, #9
		if (EnableZeroValue == 1) {
   1b366:	e7de      	b.n	1b326 <VL53L0X_GetLimitCheckValue+0x16>
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
   1b368:	6ba3      	ldr	r3, [r4, #56]	; 0x38
				*pLimitCheckValue = TempFix1616;
   1b36a:	602b      	str	r3, [r5, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
   1b36c:	f884 0029 	strb.w	r0, [r4, #41]	; 0x29
}
   1b370:	b003      	add	sp, #12
   1b372:	bd30      	pop	{r4, r5, pc}
	switch (LimitCheckId) {
   1b374:	f06f 0003 	mvn.w	r0, #3
   1b378:	e7fa      	b.n	1b370 <VL53L0X_GetLimitCheckValue+0x60>

0001b37a <VL53L0X_GetWrapAroundCheckEnable>:
{
   1b37a:	b537      	push	{r0, r1, r2, r4, r5, lr}
   1b37c:	460d      	mov	r5, r1
	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
   1b37e:	f10d 0207 	add.w	r2, sp, #7
   1b382:	2101      	movs	r1, #1
{
   1b384:	4604      	mov	r4, r0
	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
   1b386:	f7ff f95c 	bl	1a642 <VL53L0X_RdByte>
	if (Status == VL53L0X_ERROR_NONE) {
   1b38a:	b938      	cbnz	r0, 1b39c <VL53L0X_GetWrapAroundCheckEnable+0x22>
		PALDevDataSet(Dev, SequenceConfig, data);
   1b38c:	f89d 3007 	ldrb.w	r3, [sp, #7]
   1b390:	f884 3130 	strb.w	r3, [r4, #304]	; 0x130
			*pWrapAroundCheckEnable = 0x01;
   1b394:	09db      	lsrs	r3, r3, #7
   1b396:	702b      	strb	r3, [r5, #0]
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
   1b398:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
}
   1b39c:	b003      	add	sp, #12
   1b39e:	bd30      	pop	{r4, r5, pc}

0001b3a0 <VL53L0X_GetDeviceParameters>:
{
   1b3a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
   1b3a4:	7c03      	ldrb	r3, [r0, #16]
{
   1b3a6:	460c      	mov	r4, r1
	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
   1b3a8:	f801 3b08 	strb.w	r3, [r1], #8
{
   1b3ac:	4605      	mov	r5, r0
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
   1b3ae:	f7ff ff02 	bl	1b1b6 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
	if (Status == VL53L0X_ERROR_NONE)
   1b3b2:	bb40      	cbnz	r0, 1b406 <VL53L0X_GetDeviceParameters+0x66>
		pDeviceParameters->XTalkCompensationEnable = 0;
   1b3b4:	7320      	strb	r0, [r4, #12]
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
   1b3b6:	f104 0110 	add.w	r1, r4, #16
   1b3ba:	4628      	mov	r0, r5
   1b3bc:	f7ff ff19 	bl	1b1f2 <VL53L0X_GetXTalkCompensationRateMegaCps>
	if (Status == VL53L0X_ERROR_NONE)
   1b3c0:	bb08      	cbnz	r0, 1b406 <VL53L0X_GetDeviceParameters+0x66>
	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
   1b3c2:	f104 0114 	add.w	r1, r4, #20
   1b3c6:	4628      	mov	r0, r5
   1b3c8:	f000 fa3e 	bl	1b848 <VL53L0X_get_offset_calibration_data_micro_meter>
	if (Status == VL53L0X_ERROR_NONE) {
   1b3cc:	b9d8      	cbnz	r0, 1b406 <VL53L0X_GetDeviceParameters+0x66>
   1b3ce:	f104 0724 	add.w	r7, r4, #36	; 0x24
   1b3d2:	f105 0928 	add.w	r9, r5, #40	; 0x28
   1b3d6:	f104 0818 	add.w	r8, r4, #24
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
   1b3da:	4606      	mov	r6, r0
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
   1b3dc:	463a      	mov	r2, r7
   1b3de:	b2b1      	uxth	r1, r6
   1b3e0:	4628      	mov	r0, r5
   1b3e2:	f7ff ff95 	bl	1b310 <VL53L0X_GetLimitCheckValue>
			if (Status == VL53L0X_ERROR_NONE) {
   1b3e6:	b970      	cbnz	r0, 1b406 <VL53L0X_GetDeviceParameters+0x66>
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
   1b3e8:	3601      	adds	r6, #1
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
   1b3ea:	f819 3b01 	ldrb.w	r3, [r9], #1
		*pLimitCheckEnable = Temp8;
   1b3ee:	f808 3b01 	strb.w	r3, [r8], #1
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
   1b3f2:	2e06      	cmp	r6, #6
   1b3f4:	f107 0704 	add.w	r7, r7, #4
   1b3f8:	d1f0      	bne.n	1b3dc <VL53L0X_GetDeviceParameters+0x3c>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
   1b3fa:	f104 013c 	add.w	r1, r4, #60	; 0x3c
   1b3fe:	4628      	mov	r0, r5
   1b400:	f7ff ffbb 	bl	1b37a <VL53L0X_GetWrapAroundCheckEnable>
	if (Status == VL53L0X_ERROR_NONE) {
   1b404:	b108      	cbz	r0, 1b40a <VL53L0X_GetDeviceParameters+0x6a>
}
   1b406:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
   1b40a:	1d21      	adds	r1, r4, #4
   1b40c:	4628      	mov	r0, r5
}
   1b40e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
   1b412:	f001 bb30 	b.w	1ca76 <VL53L0X_get_measurement_timing_budget_micro_seconds>

0001b416 <VL53L0X_PerformRefCalibration>:
	Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings,
   1b416:	2301      	movs	r3, #1
   1b418:	f000 bc3b 	b.w	1bc92 <VL53L0X_perform_ref_calibration>

0001b41c <VL53L0X_GetRangingMeasurementData>:
{
   1b41c:	e92d 42f0 	stmdb	sp!, {r4, r5, r6, r7, r9, lr}
   1b420:	b08e      	sub	sp, #56	; 0x38
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
   1b422:	230c      	movs	r3, #12
{
   1b424:	460c      	mov	r4, r1
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
   1b426:	aa04      	add	r2, sp, #16
   1b428:	2114      	movs	r1, #20
{
   1b42a:	4605      	mov	r5, r0
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
   1b42c:	f7ff f8ca 	bl	1a5c4 <VL53L0X_ReadMulti>
   1b430:	4603      	mov	r3, r0
   1b432:	4684      	mov	ip, r0
	if (Status == VL53L0X_ERROR_NONE) {
   1b434:	2800      	cmp	r0, #0
   1b436:	d16e      	bne.n	1b516 <VL53L0X_GetRangingMeasurementData+0xfa>
		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
   1b438:	75a0      	strb	r0, [r4, #22]
		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
   1b43a:	f89d 201a 	ldrb.w	r2, [sp, #26]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
   1b43e:	6020      	str	r0, [r4, #0]
		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
   1b440:	f89d 001b 	ldrb.w	r0, [sp, #27]
		pRangingMeasurementData->MeasurementTimeUsec = 0;
   1b444:	6063      	str	r3, [r4, #4]
		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
   1b446:	eb00 2002 	add.w	r0, r0, r2, lsl #8
		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
   1b44a:	f89d 3016 	ldrb.w	r3, [sp, #22]
   1b44e:	f89d 2017 	ldrb.w	r2, [sp, #23]
		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
   1b452:	f89d 1018 	ldrb.w	r1, [sp, #24]
		LinearityCorrectiveGain = PALDevDataGet(Dev,
   1b456:	f8b5 6152 	ldrh.w	r6, [r5, #338]	; 0x152
		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
   1b45a:	eb02 2203 	add.w	r2, r2, r3, lsl #8
		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
   1b45e:	f89d 3019 	ldrb.w	r3, [sp, #25]
   1b462:	eb03 2301 	add.w	r3, r3, r1, lsl #8
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
   1b466:	b29b      	uxth	r3, r3
   1b468:	025b      	lsls	r3, r3, #9
		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
   1b46a:	f89d 1012 	ldrb.w	r1, [sp, #18]
		pRangingMeasurementData->AmbientRateRtnMegaCps =
   1b46e:	6123      	str	r3, [r4, #16]
		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
   1b470:	f89d 3013 	ldrb.w	r3, [sp, #19]
		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
   1b474:	b292      	uxth	r2, r2
		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
   1b476:	eb03 2301 	add.w	r3, r3, r1, lsl #8
		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
   1b47a:	0252      	lsls	r2, r2, #9
		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
   1b47c:	b29b      	uxth	r3, r3
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
   1b47e:	60e2      	str	r2, [r4, #12]
		pRangingMeasurementData->EffectiveSpadRtnCount =
   1b480:	82a3      	strh	r3, [r4, #20]
		if (LinearityCorrectiveGain != 1000) {
   1b482:	f5b6 7f7a 	cmp.w	r6, #1000	; 0x3e8
		DeviceRangeStatus = localBuffer[0];
   1b486:	f89d 1010 	ldrb.w	r1, [sp, #16]
		RangeFractionalEnable = PALDevDataGet(Dev,
   1b48a:	f895 7131 	ldrb.w	r7, [r5, #305]	; 0x131
		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
   1b48e:	b280      	uxth	r0, r0
		if (LinearityCorrectiveGain != 1000) {
   1b490:	d00d      	beq.n	1b4ae <VL53L0X_GetRangingMeasurementData+0x92>
			if (XTalkCompensationEnable) {
   1b492:	f895 c01c 	ldrb.w	ip, [r5, #28]
				* tmpuint16 + 500) / 1000);
   1b496:	4370      	muls	r0, r6
   1b498:	f500 70fa 	add.w	r0, r0, #500	; 0x1f4
   1b49c:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
   1b4a0:	fbb0 f0f6 	udiv	r0, r0, r6
			VL53L0X_GETPARAMETERFIELD(Dev,
   1b4a4:	6a2e      	ldr	r6, [r5, #32]
			if (XTalkCompensationEnable) {
   1b4a6:	f1bc 0f00 	cmp.w	ip, #0
   1b4aa:	d138      	bne.n	1b51e <VL53L0X_GetRangingMeasurementData+0x102>
					XtalkRangeMilliMeter =
   1b4ac:	b280      	uxth	r0, r0
		if (RangeFractionalEnable) {
   1b4ae:	2f00      	cmp	r7, #0
   1b4b0:	d03f      	beq.n	1b532 <VL53L0X_GetRangingMeasurementData+0x116>
				(uint16_t)((tmpuint16) >> 2);
   1b4b2:	0886      	lsrs	r6, r0, #2
			pRangingMeasurementData->RangeMilliMeter =
   1b4b4:	8126      	strh	r6, [r4, #8]
				(uint8_t)((tmpuint16 & 0x03) << 6);
   1b4b6:	0180      	lsls	r0, r0, #6
			pRangingMeasurementData->RangeFractionalPart = 0;
   1b4b8:	75e0      	strb	r0, [r4, #23]
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
   1b4ba:	f10d 000f 	add.w	r0, sp, #15
   1b4be:	e9cd 4000 	strd	r4, r0, [sp]
   1b4c2:	4628      	mov	r0, r5
   1b4c4:	f001 fbad 	bl	1cc22 <VL53L0X_get_pal_range_status>
		if (Status == VL53L0X_ERROR_NONE)
   1b4c8:	4684      	mov	ip, r0
   1b4ca:	bb20      	cbnz	r0, 1b516 <VL53L0X_GetRangingMeasurementData+0xfa>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
   1b4cc:	f89d e00f 	ldrb.w	lr, [sp, #15]
   1b4d0:	f884 e018 	strb.w	lr, [r4, #24]
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
   1b4d4:	f105 0650 	add.w	r6, r5, #80	; 0x50
   1b4d8:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
   1b4da:	af07      	add	r7, sp, #28
   1b4dc:	c70f      	stmia	r7!, {r0, r1, r2, r3}
   1b4de:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
			pRangingMeasurementData->RangeFractionalPart;
   1b4e2:	7de3      	ldrb	r3, [r4, #23]
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
   1b4e4:	e887 0007 	stmia.w	r7, {r0, r1, r2}
			pRangingMeasurementData->AmbientRateRtnMegaCps;
   1b4e8:	e9d4 0103 	ldrd	r0, r1, [r4, #12]
			pRangingMeasurementData->EffectiveSpadRtnCount;
   1b4ec:	8aa2      	ldrh	r2, [r4, #20]
		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
   1b4ee:	f8ad 2030 	strh.w	r2, [sp, #48]	; 0x30
   1b4f2:	e9d4 4901 	ldrd	r4, r9, [r4, #4]
   1b4f6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
   1b4fa:	e9cd 4908 	strd	r4, r9, [sp, #32]
   1b4fe:	ac07      	add	r4, sp, #28
   1b500:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
   1b504:	f88d e034 	strb.w	lr, [sp, #52]	; 0x34
   1b508:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
   1b50a:	3550      	adds	r5, #80	; 0x50
   1b50c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
   1b50e:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
   1b512:	e886 0007 	stmia.w	r6, {r0, r1, r2}
}
   1b516:	4660      	mov	r0, ip
   1b518:	b00e      	add	sp, #56	; 0x38
   1b51a:	e8bd 82f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, pc}
					* EffectiveSpadRtnCount) >> 8))
   1b51e:	b2b6      	uxth	r6, r6
   1b520:	435e      	muls	r6, r3
				if ((SignalRate
   1b522:	ebb2 2f26 	cmp.w	r2, r6, asr #8
					* EffectiveSpadRtnCount) >> 8))
   1b526:	ea4f 2c26 	mov.w	ip, r6, asr #8
				if ((SignalRate
   1b52a:	d105      	bne.n	1b538 <VL53L0X_GetRangingMeasurementData+0x11c>
					if (RangeFractionalEnable)
   1b52c:	b95f      	cbnz	r7, 1b546 <VL53L0X_GetRangingMeasurementData+0x12a>
						XtalkRangeMilliMeter = 8888
   1b52e:	f648 20e0 	movw	r0, #35552	; 0x8ae0
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
   1b532:	8120      	strh	r0, [r4, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
   1b534:	2000      	movs	r0, #0
   1b536:	e7bf      	b.n	1b4b8 <VL53L0X_GetRangingMeasurementData+0x9c>
					(tmpuint16 * SignalRate)
   1b538:	b280      	uxth	r0, r0
   1b53a:	4350      	muls	r0, r2
						- ((XTalkCompensationRateMegaCps
   1b53c:	eba2 060c 	sub.w	r6, r2, ip
						/ (SignalRate
   1b540:	fbb0 f0f6 	udiv	r0, r0, r6
   1b544:	e7b2      	b.n	1b4ac <VL53L0X_GetRangingMeasurementData+0x90>
						XtalkRangeMilliMeter = 8888;
   1b546:	f242 20b8 	movw	r0, #8888	; 0x22b8
   1b54a:	e7b2      	b.n	1b4b2 <VL53L0X_GetRangingMeasurementData+0x96>

0001b54c <VL53L0X_StartMeasurement>:
{
   1b54c:	b537      	push	{r0, r1, r2, r4, r5, lr}
   1b54e:	4604      	mov	r4, r0
	Status = VL53L0X_WrByte(Dev, 0x80, 0x01);
   1b550:	2201      	movs	r2, #1
   1b552:	2180      	movs	r1, #128	; 0x80
	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
   1b554:	7c05      	ldrb	r5, [r0, #16]
	Status = VL53L0X_WrByte(Dev, 0x80, 0x01);
   1b556:	f7ff f847 	bl	1a5e8 <VL53L0X_WrByte>
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
   1b55a:	2201      	movs	r2, #1
   1b55c:	21ff      	movs	r1, #255	; 0xff
   1b55e:	4620      	mov	r0, r4
   1b560:	f7ff f842 	bl	1a5e8 <VL53L0X_WrByte>
	Status = VL53L0X_WrByte(Dev, 0x00, 0x00);
   1b564:	2200      	movs	r2, #0
   1b566:	4611      	mov	r1, r2
   1b568:	4620      	mov	r0, r4
   1b56a:	f7ff f83d 	bl	1a5e8 <VL53L0X_WrByte>
	Status = VL53L0X_WrByte(Dev, 0x91, PALDevDataGet(Dev, StopVariable));
   1b56e:	f894 213a 	ldrb.w	r2, [r4, #314]	; 0x13a
   1b572:	2191      	movs	r1, #145	; 0x91
   1b574:	4620      	mov	r0, r4
   1b576:	f7ff f837 	bl	1a5e8 <VL53L0X_WrByte>
	Status = VL53L0X_WrByte(Dev, 0x00, 0x01);
   1b57a:	2201      	movs	r2, #1
   1b57c:	2100      	movs	r1, #0
   1b57e:	4620      	mov	r0, r4
   1b580:	f7ff f832 	bl	1a5e8 <VL53L0X_WrByte>
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
   1b584:	2200      	movs	r2, #0
   1b586:	21ff      	movs	r1, #255	; 0xff
   1b588:	4620      	mov	r0, r4
   1b58a:	f7ff f82d 	bl	1a5e8 <VL53L0X_WrByte>
	Status = VL53L0X_WrByte(Dev, 0x80, 0x00);
   1b58e:	2200      	movs	r2, #0
   1b590:	2180      	movs	r1, #128	; 0x80
   1b592:	4620      	mov	r0, r4
   1b594:	f7ff f828 	bl	1a5e8 <VL53L0X_WrByte>
	switch (DeviceMode) {
   1b598:	2d01      	cmp	r5, #1
   1b59a:	d029      	beq.n	1b5f0 <VL53L0X_StartMeasurement+0xa4>
   1b59c:	2d03      	cmp	r5, #3
   1b59e:	d037      	beq.n	1b610 <VL53L0X_StartMeasurement+0xc4>
   1b5a0:	2d00      	cmp	r5, #0
   1b5a2:	d13c      	bne.n	1b61e <VL53L0X_StartMeasurement+0xd2>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
   1b5a4:	2201      	movs	r2, #1
   1b5a6:	4629      	mov	r1, r5
   1b5a8:	4620      	mov	r0, r4
   1b5aa:	f7ff f81d 	bl	1a5e8 <VL53L0X_WrByte>
		Byte = StartStopByte;
   1b5ae:	2301      	movs	r3, #1
   1b5b0:	f88d 3007 	strb.w	r3, [sp, #7]
		if (Status == VL53L0X_ERROR_NONE) {
   1b5b4:	b1a0      	cbz	r0, 1b5e0 <VL53L0X_StartMeasurement+0x94>
}
   1b5b6:	b003      	add	sp, #12
   1b5b8:	bd30      	pop	{r4, r5, pc}
					Status = VL53L0X_RdByte(Dev,
   1b5ba:	4601      	mov	r1, r0
   1b5bc:	f10d 0207 	add.w	r2, sp, #7
   1b5c0:	4620      	mov	r0, r4
   1b5c2:	f7ff f83e 	bl	1a642 <VL53L0X_RdByte>
			} while (((Byte & StartStopByte) == StartStopByte)
   1b5c6:	f89d 3007 	ldrb.w	r3, [sp, #7]
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
   1b5ca:	07db      	lsls	r3, r3, #31
				LoopNb = LoopNb + 1;
   1b5cc:	f105 0501 	add.w	r5, r5, #1
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
   1b5d0:	d508      	bpl.n	1b5e4 <VL53L0X_StartMeasurement+0x98>
				&& (Status == VL53L0X_ERROR_NONE)
   1b5d2:	b938      	cbnz	r0, 1b5e4 <VL53L0X_StartMeasurement+0x98>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
   1b5d4:	f5b5 6ffa 	cmp.w	r5, #2000	; 0x7d0
   1b5d8:	d1ef      	bne.n	1b5ba <VL53L0X_StartMeasurement+0x6e>
				Status = VL53L0X_ERROR_TIME_OUT;
   1b5da:	f06f 0006 	mvn.w	r0, #6
   1b5de:	e7ea      	b.n	1b5b6 <VL53L0X_StartMeasurement+0x6a>
			LoopNb = 0;
   1b5e0:	4605      	mov	r5, r0
   1b5e2:	e7f0      	b.n	1b5c6 <VL53L0X_StartMeasurement+0x7a>
				Status = VL53L0X_ERROR_TIME_OUT;
   1b5e4:	f5b5 6ffa 	cmp.w	r5, #2000	; 0x7d0
   1b5e8:	bf08      	it	eq
   1b5ea:	f06f 0006 	mvneq.w	r0, #6
   1b5ee:	e7e2      	b.n	1b5b6 <VL53L0X_StartMeasurement+0x6a>
		if (Status == VL53L0X_ERROR_NONE)
   1b5f0:	b918      	cbnz	r0, 1b5fa <VL53L0X_StartMeasurement+0xae>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
   1b5f2:	4629      	mov	r1, r5
   1b5f4:	4620      	mov	r0, r4
   1b5f6:	f7fc f9fb 	bl	179f0 <VL53L0X_CheckAndLoadInterruptSettings>
		Status = VL53L0X_WrByte(Dev,
   1b5fa:	2202      	movs	r2, #2
		Status = VL53L0X_WrByte(Dev,
   1b5fc:	2100      	movs	r1, #0
   1b5fe:	4620      	mov	r0, r4
   1b600:	f7fe fff2 	bl	1a5e8 <VL53L0X_WrByte>
		if (Status == VL53L0X_ERROR_NONE) {
   1b604:	2800      	cmp	r0, #0
   1b606:	d1d6      	bne.n	1b5b6 <VL53L0X_StartMeasurement+0x6a>
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
   1b608:	2304      	movs	r3, #4
   1b60a:	f884 3132 	strb.w	r3, [r4, #306]	; 0x132
   1b60e:	e7d2      	b.n	1b5b6 <VL53L0X_StartMeasurement+0x6a>
		if (Status == VL53L0X_ERROR_NONE)
   1b610:	b918      	cbnz	r0, 1b61a <VL53L0X_StartMeasurement+0xce>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
   1b612:	2101      	movs	r1, #1
   1b614:	4620      	mov	r0, r4
   1b616:	f7fc f9eb 	bl	179f0 <VL53L0X_CheckAndLoadInterruptSettings>
		Status = VL53L0X_WrByte(Dev,
   1b61a:	2204      	movs	r2, #4
   1b61c:	e7ee      	b.n	1b5fc <VL53L0X_StartMeasurement+0xb0>
	switch (DeviceMode) {
   1b61e:	f06f 0007 	mvn.w	r0, #7
   1b622:	e7c8      	b.n	1b5b6 <VL53L0X_StartMeasurement+0x6a>

0001b624 <VL53L0X_PerformSingleMeasurement>:
{
   1b624:	b538      	push	{r3, r4, r5, lr}
	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
   1b626:	7c05      	ldrb	r5, [r0, #16]
{
   1b628:	4604      	mov	r4, r0
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
   1b62a:	b125      	cbz	r5, 1b636 <VL53L0X_PerformSingleMeasurement+0x12>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
   1b62c:	4620      	mov	r0, r4
   1b62e:	f000 fc74 	bl	1bf1a <VL53L0X_measurement_poll_for_completion>
	if (Status == VL53L0X_ERROR_NONE
   1b632:	b128      	cbz	r0, 1b640 <VL53L0X_PerformSingleMeasurement+0x1c>
}
   1b634:	bd38      	pop	{r3, r4, r5, pc}
		Status = VL53L0X_StartMeasurement(Dev);
   1b636:	f7ff ff89 	bl	1b54c <VL53L0X_StartMeasurement>
	if (Status == VL53L0X_ERROR_NONE)
   1b63a:	2800      	cmp	r0, #0
   1b63c:	d0f6      	beq.n	1b62c <VL53L0X_PerformSingleMeasurement+0x8>
   1b63e:	e7f9      	b.n	1b634 <VL53L0X_PerformSingleMeasurement+0x10>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
   1b640:	2d00      	cmp	r5, #0
   1b642:	d1f7      	bne.n	1b634 <VL53L0X_PerformSingleMeasurement+0x10>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
   1b644:	2303      	movs	r3, #3
   1b646:	f884 3132 	strb.w	r3, [r4, #306]	; 0x132
   1b64a:	e7f3      	b.n	1b634 <VL53L0X_PerformSingleMeasurement+0x10>

0001b64c <VL53L0X_ClearInterruptMask>:
	return Status;
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev, uint32_t InterruptMask)
{
   1b64c:	b573      	push	{r0, r1, r4, r5, r6, lr}
   1b64e:	4606      	mov	r6, r0
	uint8_t LoopCount;
	uint8_t Byte;
	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
   1b650:	2500      	movs	r5, #0
	do {
		Status = VL53L0X_WrByte(Dev,
   1b652:	2201      	movs	r2, #1
   1b654:	210b      	movs	r1, #11
   1b656:	4630      	mov	r0, r6
   1b658:	f7fe ffc6 	bl	1a5e8 <VL53L0X_WrByte>
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
   1b65c:	2200      	movs	r2, #0
		Status = VL53L0X_WrByte(Dev,
   1b65e:	4604      	mov	r4, r0
		Status |= VL53L0X_WrByte(Dev,
   1b660:	210b      	movs	r1, #11
   1b662:	4630      	mov	r0, r6
   1b664:	f7fe ffc0 	bl	1a5e8 <VL53L0X_WrByte>
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
   1b668:	f10d 0207 	add.w	r2, sp, #7
		Status |= VL53L0X_WrByte(Dev,
   1b66c:	4304      	orrs	r4, r0
		Status |= VL53L0X_RdByte(Dev,
   1b66e:	2113      	movs	r1, #19
   1b670:	4630      	mov	r0, r6
   1b672:	f7fe ffe6 	bl	1a642 <VL53L0X_RdByte>
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
	} while (((Byte & 0x07) != 0x00)
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
   1b676:	f89d 3007 	ldrb.w	r3, [sp, #7]
		Status |= VL53L0X_WrByte(Dev,
   1b67a:	b264      	sxtb	r4, r4
		Status |= VL53L0X_RdByte(Dev,
   1b67c:	4304      	orrs	r4, r0
		LoopCount++;
   1b67e:	3501      	adds	r5, #1
			&& (Status == VL53L0X_ERROR_NONE));
   1b680:	075b      	lsls	r3, r3, #29
		Status |= VL53L0X_RdByte(Dev,
   1b682:	b260      	sxtb	r0, r4
		LoopCount++;
   1b684:	b2ed      	uxtb	r5, r5
			&& (Status == VL53L0X_ERROR_NONE));
   1b686:	d005      	beq.n	1b694 <VL53L0X_ClearInterruptMask+0x48>
			&& (LoopCount < 3)
   1b688:	2d03      	cmp	r5, #3
   1b68a:	d008      	beq.n	1b69e <VL53L0X_ClearInterruptMask+0x52>
			&& (Status == VL53L0X_ERROR_NONE));
   1b68c:	2800      	cmp	r0, #0
   1b68e:	d0e0      	beq.n	1b652 <VL53L0X_ClearInterruptMask+0x6>
	if (LoopCount >= 3)
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;

	LOG_FUNCTION_END(Status);
	return Status;
}
   1b690:	b002      	add	sp, #8
   1b692:	bd70      	pop	{r4, r5, r6, pc}
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
   1b694:	2d03      	cmp	r5, #3
   1b696:	bf08      	it	eq
   1b698:	f06f 000b 	mvneq.w	r0, #11
   1b69c:	e7f8      	b.n	1b690 <VL53L0X_ClearInterruptMask+0x44>
   1b69e:	f06f 000b 	mvn.w	r0, #11
   1b6a2:	e7f5      	b.n	1b690 <VL53L0X_ClearInterruptMask+0x44>

0001b6a4 <VL53L0X_PerformSingleRangingMeasurement>:
{
   1b6a4:	b538      	push	{r3, r4, r5, lr}
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
   1b6a6:	2300      	movs	r3, #0
   1b6a8:	7403      	strb	r3, [r0, #16]
{
   1b6aa:	4604      	mov	r4, r0
   1b6ac:	460d      	mov	r5, r1
		Status = VL53L0X_PerformSingleMeasurement(Dev);
   1b6ae:	f7ff ffb9 	bl	1b624 <VL53L0X_PerformSingleMeasurement>
	if (Status == VL53L0X_ERROR_NONE)
   1b6b2:	b950      	cbnz	r0, 1b6ca <VL53L0X_PerformSingleRangingMeasurement+0x26>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
   1b6b4:	4629      	mov	r1, r5
   1b6b6:	4620      	mov	r0, r4
   1b6b8:	f7ff feb0 	bl	1b41c <VL53L0X_GetRangingMeasurementData>
	if (Status == VL53L0X_ERROR_NONE)
   1b6bc:	b928      	cbnz	r0, 1b6ca <VL53L0X_PerformSingleRangingMeasurement+0x26>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
   1b6be:	4601      	mov	r1, r0
   1b6c0:	4620      	mov	r0, r4
}
   1b6c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
   1b6c6:	f7ff bfc1 	b.w	1b64c <VL53L0X_ClearInterruptMask>
}
   1b6ca:	bd38      	pop	{r3, r4, r5, pc}

0001b6cc <VL53L0X_SetGpioConfig.part.0>:
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
   1b6cc:	2915      	cmp	r1, #21
VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
   1b6ce:	b570      	push	{r4, r5, r6, lr}
   1b6d0:	4605      	mov	r5, r0
   1b6d2:	4614      	mov	r4, r2
   1b6d4:	461e      	mov	r6, r3
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
   1b6d6:	d167      	bne.n	1b7a8 <VL53L0X_SetGpioConfig.part.0+0xdc>
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
   1b6d8:	2201      	movs	r2, #1
   1b6da:	21ff      	movs	r1, #255	; 0xff
   1b6dc:	f7fe ff84 	bl	1a5e8 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
   1b6e0:	2200      	movs	r2, #0
   1b6e2:	4611      	mov	r1, r2
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
   1b6e4:	4604      	mov	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
   1b6e6:	4628      	mov	r0, r5
   1b6e8:	f7fe ff7e 	bl	1a5e8 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
   1b6ec:	2200      	movs	r2, #0
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
   1b6ee:	4304      	orrs	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
   1b6f0:	21ff      	movs	r1, #255	; 0xff
   1b6f2:	4628      	mov	r0, r5
   1b6f4:	f7fe ff78 	bl	1a5e8 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
   1b6f8:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
   1b6fa:	4304      	orrs	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
   1b6fc:	2201      	movs	r2, #1
   1b6fe:	2180      	movs	r1, #128	; 0x80
   1b700:	4628      	mov	r0, r5
   1b702:	f7fe ff71 	bl	1a5e8 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
   1b706:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
   1b708:	4304      	orrs	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
   1b70a:	2202      	movs	r2, #2
   1b70c:	2185      	movs	r1, #133	; 0x85
   1b70e:	4628      	mov	r0, r5
   1b710:	f7fe ff6a 	bl	1a5e8 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
   1b714:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
   1b716:	4304      	orrs	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
   1b718:	2204      	movs	r2, #4
   1b71a:	21ff      	movs	r1, #255	; 0xff
   1b71c:	4628      	mov	r0, r5
   1b71e:	f7fe ff63 	bl	1a5e8 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
   1b722:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
   1b724:	4304      	orrs	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
   1b726:	2200      	movs	r2, #0
   1b728:	21cd      	movs	r1, #205	; 0xcd
   1b72a:	4628      	mov	r0, r5
   1b72c:	f7fe ff5c 	bl	1a5e8 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
   1b730:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
   1b732:	4304      	orrs	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
   1b734:	2211      	movs	r2, #17
   1b736:	21cc      	movs	r1, #204	; 0xcc
   1b738:	4628      	mov	r0, r5
   1b73a:	f7fe ff55 	bl	1a5e8 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
   1b73e:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
   1b740:	4304      	orrs	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
   1b742:	2207      	movs	r2, #7
   1b744:	21ff      	movs	r1, #255	; 0xff
   1b746:	4628      	mov	r0, r5
   1b748:	f7fe ff4e 	bl	1a5e8 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
   1b74c:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
   1b74e:	4304      	orrs	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
   1b750:	2200      	movs	r2, #0
   1b752:	21be      	movs	r1, #190	; 0xbe
   1b754:	4628      	mov	r0, r5
   1b756:	f7fe ff47 	bl	1a5e8 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
   1b75a:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
   1b75c:	4304      	orrs	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
   1b75e:	2206      	movs	r2, #6
   1b760:	21ff      	movs	r1, #255	; 0xff
   1b762:	4628      	mov	r0, r5
   1b764:	f7fe ff40 	bl	1a5e8 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
   1b768:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
   1b76a:	4304      	orrs	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
   1b76c:	2209      	movs	r2, #9
   1b76e:	21cc      	movs	r1, #204	; 0xcc
   1b770:	4628      	mov	r0, r5
   1b772:	f7fe ff39 	bl	1a5e8 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
   1b776:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
   1b778:	4304      	orrs	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
   1b77a:	2200      	movs	r2, #0
   1b77c:	21ff      	movs	r1, #255	; 0xff
   1b77e:	4628      	mov	r0, r5
   1b780:	f7fe ff32 	bl	1a5e8 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
   1b784:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
   1b786:	4304      	orrs	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
   1b788:	2201      	movs	r2, #1
   1b78a:	21ff      	movs	r1, #255	; 0xff
   1b78c:	4628      	mov	r0, r5
   1b78e:	f7fe ff2b 	bl	1a5e8 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
   1b792:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
   1b794:	2200      	movs	r2, #0
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
   1b796:	4304      	orrs	r4, r0
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
   1b798:	4611      	mov	r1, r2
   1b79a:	4628      	mov	r0, r5
   1b79c:	f7fe ff24 	bl	1a5e8 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
   1b7a0:	b264      	sxtb	r4, r4
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
   1b7a2:	4320      	orrs	r0, r4
   1b7a4:	b240      	sxtb	r0, r0
}
   1b7a6:	bd70      	pop	{r4, r5, r6, pc}
			switch (Functionality) {
   1b7a8:	2a04      	cmp	r2, #4
   1b7aa:	d817      	bhi.n	1b7dc <VL53L0X_SetGpioConfig.part.0+0x110>
			Status = VL53L0X_WrByte(Dev,
   1b7ac:	210a      	movs	r1, #10
   1b7ae:	f7fe ff1b 	bl	1a5e8 <VL53L0X_WrByte>
		if (Status == VL53L0X_ERROR_NONE) {
   1b7b2:	2800      	cmp	r0, #0
   1b7b4:	d1f7      	bne.n	1b7a6 <VL53L0X_SetGpioConfig.part.0+0xda>
				data = (uint8_t)(1 << 4);
   1b7b6:	2e00      	cmp	r6, #0
			Status = VL53L0X_UpdateByte(Dev,
   1b7b8:	bf0c      	ite	eq
   1b7ba:	4633      	moveq	r3, r6
   1b7bc:	2310      	movne	r3, #16
   1b7be:	22ef      	movs	r2, #239	; 0xef
   1b7c0:	2184      	movs	r1, #132	; 0x84
   1b7c2:	4628      	mov	r0, r5
   1b7c4:	f7fe ff5f 	bl	1a686 <VL53L0X_UpdateByte>
		if (Status == VL53L0X_ERROR_NONE)
   1b7c8:	2800      	cmp	r0, #0
   1b7ca:	d1ec      	bne.n	1b7a6 <VL53L0X_SetGpioConfig.part.0+0xda>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
   1b7cc:	f885 40da 	strb.w	r4, [r5, #218]	; 0xda
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
   1b7d0:	4601      	mov	r1, r0
   1b7d2:	4628      	mov	r0, r5
}
   1b7d4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
   1b7d8:	f7ff bf38 	b.w	1b64c <VL53L0X_ClearInterruptMask>
				Status =
   1b7dc:	f06f 000a 	mvn.w	r0, #10
   1b7e0:	e7e1      	b.n	1b7a6 <VL53L0X_SetGpioConfig.part.0+0xda>

0001b7e2 <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
   1b7e2:	b513      	push	{r0, r1, r4, lr}
   1b7e4:	460c      	mov	r4, r1
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t Byte;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
   1b7e6:	f10d 0207 	add.w	r2, sp, #7
   1b7ea:	2113      	movs	r1, #19
   1b7ec:	f7fe ff29 	bl	1a642 <VL53L0X_RdByte>
	*pInterruptMaskStatus = Byte & 0x07;
   1b7f0:	f89d 3007 	ldrb.w	r3, [sp, #7]

	if (Byte & 0x18)
		Status = VL53L0X_ERROR_RANGE_ERROR;
   1b7f4:	f013 0f18 	tst.w	r3, #24
	*pInterruptMaskStatus = Byte & 0x07;
   1b7f8:	f003 0207 	and.w	r2, r3, #7

	LOG_FUNCTION_END(Status);
	return Status;
}
   1b7fc:	bf18      	it	ne
   1b7fe:	f06f 0005 	mvnne.w	r0, #5
	*pInterruptMaskStatus = Byte & 0x07;
   1b802:	6022      	str	r2, [r4, #0]
}
   1b804:	b002      	add	sp, #8
   1b806:	bd10      	pop	{r4, pc}

0001b808 <VL53L0X_GetMeasurementDataReady>:
{
   1b808:	b513      	push	{r0, r1, r4, lr}
	if (InterruptConfig ==
   1b80a:	f890 30da 	ldrb.w	r3, [r0, #218]	; 0xda
   1b80e:	2b04      	cmp	r3, #4
{
   1b810:	460c      	mov	r4, r1
	if (InterruptConfig ==
   1b812:	d10b      	bne.n	1b82c <VL53L0X_GetMeasurementDataReady+0x24>
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
   1b814:	a901      	add	r1, sp, #4
   1b816:	f7ff ffe4 	bl	1b7e2 <VL53L0X_GetInterruptMaskStatus>
		if (InterruptMask ==
   1b81a:	9b01      	ldr	r3, [sp, #4]
   1b81c:	2b04      	cmp	r3, #4
   1b81e:	d101      	bne.n	1b824 <VL53L0X_GetMeasurementDataReady+0x1c>
				*pMeasurementDataReady = 1;
   1b820:	2301      	movs	r3, #1
   1b822:	e000      	b.n	1b826 <VL53L0X_GetMeasurementDataReady+0x1e>
			*pMeasurementDataReady = 0;
   1b824:	2300      	movs	r3, #0
   1b826:	7023      	strb	r3, [r4, #0]
}
   1b828:	b002      	add	sp, #8
   1b82a:	bd10      	pop	{r4, pc}
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
   1b82c:	aa01      	add	r2, sp, #4
   1b82e:	2114      	movs	r1, #20
   1b830:	f7fe ff07 	bl	1a642 <VL53L0X_RdByte>
		if (Status == VL53L0X_ERROR_NONE) {
   1b834:	2800      	cmp	r0, #0
   1b836:	d1f7      	bne.n	1b828 <VL53L0X_GetMeasurementDataReady+0x20>
			if (SysRangeStatusRegister & 0x01)
   1b838:	f89d 3004 	ldrb.w	r3, [sp, #4]
   1b83c:	07db      	lsls	r3, r3, #31
   1b83e:	d4ef      	bmi.n	1b820 <VL53L0X_GetMeasurementDataReady+0x18>
				*pMeasurementDataReady = 0;
   1b840:	7020      	strb	r0, [r4, #0]
   1b842:	e7f1      	b.n	1b828 <VL53L0X_GetMeasurementDataReady+0x20>

0001b844 <VL53L0X_PerformRefSpadManagement>:
	uint32_t *refSpadCount, uint8_t *isApertureSpads)
{
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_spad_management(Dev, refSpadCount,
   1b844:	f000 ba40 	b.w	1bcc8 <VL53L0X_perform_ref_spad_management>

0001b848 <VL53L0X_get_offset_calibration_data_micro_meter>:
{
   1b848:	b513      	push	{r0, r1, r4, lr}
   1b84a:	460c      	mov	r4, r1
	Status = VL53L0X_RdWord(Dev,
   1b84c:	f10d 0206 	add.w	r2, sp, #6
   1b850:	2128      	movs	r1, #40	; 0x28
   1b852:	f7fe ff32 	bl	1a6ba <VL53L0X_RdWord>
	if (Status == VL53L0X_ERROR_NONE) {
   1b856:	b978      	cbnz	r0, 1b878 <VL53L0X_get_offset_calibration_data_micro_meter+0x30>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
   1b858:	f8bd 2006 	ldrh.w	r2, [sp, #6]
   1b85c:	f3c2 030b 	ubfx	r3, r2, #0, #12
		if (RangeOffsetRegister > cMaxOffset)
   1b860:	f412 6f00 	tst.w	r2, #2048	; 0x800
				(int16_t)(RangeOffsetRegister - cOffsetRange)
   1b864:	bf18      	it	ne
   1b866:	f5a3 5380 	subne.w	r3, r3, #4096	; 0x1000
   1b86a:	f04f 02fa 	mov.w	r2, #250	; 0xfa
					* 250;
   1b86e:	bf14      	ite	ne
   1b870:	fb13 f302 	smulbbne	r3, r3, r2
				(int16_t)RangeOffsetRegister * 250;
   1b874:	4353      	muleq	r3, r2
			*pOffsetCalibrationDataMicroMeter =
   1b876:	6023      	str	r3, [r4, #0]
}
   1b878:	b002      	add	sp, #8
   1b87a:	bd10      	pop	{r4, pc}

0001b87c <get_next_good_spad>:
{
   1b87c:	b5f0      	push	{r4, r5, r6, r7, lr}
	startIndex = curr / cSpadsPerByte;
   1b87e:	ea4f 0cd2 	mov.w	ip, r2, lsr #3
	*next = -1;
   1b882:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
   1b886:	601c      	str	r4, [r3, #0]
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
   1b888:	4666      	mov	r6, ip
	fineOffset = curr % cSpadsPerByte;
   1b88a:	f002 0407 	and.w	r4, r2, #7
	uint8_t success = 0;
   1b88e:	2700      	movs	r7, #0
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
   1b890:	428e      	cmp	r6, r1
   1b892:	d200      	bcs.n	1b896 <get_next_good_spad+0x1a>
   1b894:	b107      	cbz	r7, 1b898 <get_next_good_spad+0x1c>
}
   1b896:	bdf0      	pop	{r4, r5, r6, r7, pc}
		dataByte = goodSpadArray[coarseIndex];
   1b898:	5d82      	ldrb	r2, [r0, r6]
		if (coarseIndex == startIndex) {
   1b89a:	4566      	cmp	r6, ip
			dataByte >>= fineOffset;
   1b89c:	bf03      	ittte	eq
   1b89e:	4122      	asreq	r2, r4
   1b8a0:	b2d2      	uxtbeq	r2, r2
			fineIndex = fineOffset;
   1b8a2:	4625      	moveq	r5, r4
		fineIndex = 0;
   1b8a4:	463d      	movne	r5, r7
			if ((dataByte & 0x1) == 1) {
   1b8a6:	f012 0701 	ands.w	r7, r2, #1
   1b8aa:	d004      	beq.n	1b8b6 <get_next_good_spad+0x3a>
				*next = coarseIndex * cSpadsPerByte + fineIndex;
   1b8ac:	eb05 05c6 	add.w	r5, r5, r6, lsl #3
   1b8b0:	601d      	str	r5, [r3, #0]
				coarseIndex++) {
   1b8b2:	3601      	adds	r6, #1
   1b8b4:	e7ec      	b.n	1b890 <get_next_good_spad+0x14>
			fineIndex++;
   1b8b6:	3501      	adds	r5, #1
		while (fineIndex < cSpadsPerByte) {
   1b8b8:	2d08      	cmp	r5, #8
			dataByte >>= 1;
   1b8ba:	ea4f 0252 	mov.w	r2, r2, lsr #1
		while (fineIndex < cSpadsPerByte) {
   1b8be:	d1f2      	bne.n	1b8a6 <get_next_good_spad+0x2a>
   1b8c0:	e7f7      	b.n	1b8b2 <get_next_good_spad+0x36>

0001b8c2 <enable_spad_bit>:


VL53L0X_Error enable_spad_bit(uint8_t spadArray[], uint32_t size,
	uint32_t spadIndex)
{
   1b8c2:	b530      	push	{r4, r5, lr}
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
	fineIndex = spadIndex % cSpadsPerByte;
	if (coarseIndex >= size)
   1b8c4:	ebb1 0fd2 	cmp.w	r1, r2, lsr #3
	coarseIndex = spadIndex / cSpadsPerByte;
   1b8c8:	ea4f 04d2 	mov.w	r4, r2, lsr #3
		status = VL53L0X_ERROR_REF_SPAD_INIT;
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
   1b8cc:	bf88      	it	hi
   1b8ce:	2301      	movhi	r3, #1
	fineIndex = spadIndex % cSpadsPerByte;
   1b8d0:	f002 0507 	and.w	r5, r2, #7
		spadArray[coarseIndex] |= (1 << fineIndex);
   1b8d4:	bf81      	itttt	hi
   1b8d6:	fa03 f205 	lslhi.w	r2, r3, r5
   1b8da:	5d03      	ldrbhi	r3, [r0, r4]
   1b8dc:	4313      	orrhi	r3, r2
   1b8de:	5503      	strbhi	r3, [r0, r4]
		status = VL53L0X_ERROR_REF_SPAD_INIT;
   1b8e0:	bf94      	ite	ls
   1b8e2:	f06f 0031 	mvnls.w	r0, #49	; 0x31
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
   1b8e6:	2000      	movhi	r0, #0

	return status;
}
   1b8e8:	bd30      	pop	{r4, r5, pc}

0001b8ea <set_ref_spad_map>:

	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
   1b8ea:	460a      	mov	r2, r1
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
   1b8ec:	2306      	movs	r3, #6
   1b8ee:	21b0      	movs	r1, #176	; 0xb0
   1b8f0:	f7fe be48 	b.w	1a584 <VL53L0X_WriteMulti>

0001b8f4 <get_ref_spad_map>:
				refSpadArray, 6);
	return status;
}

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
   1b8f4:	460a      	mov	r2, r1
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
   1b8f6:	2306      	movs	r3, #6
   1b8f8:	21b0      	movs	r1, #176	; 0xb0
   1b8fa:	f7fe be63 	b.w	1a5c4 <VL53L0X_ReadMulti>

0001b8fe <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
   1b8fe:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b902:	b085      	sub	sp, #20
   1b904:	4680      	mov	r8, r0
   1b906:	9e10      	ldr	r6, [sp, #64]	; 0x40
   1b908:	9d0e      	ldr	r5, [sp, #56]	; 0x38
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
   1b90a:	9601      	str	r6, [sp, #4]
{
   1b90c:	468a      	mov	sl, r1
   1b90e:	4693      	mov	fp, r2
   1b910:	461c      	mov	r4, r3
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
	for (index = 0; index < spadCount; index++) {
   1b912:	f04f 0900 	mov.w	r9, #0
   1b916:	9b11      	ldr	r3, [sp, #68]	; 0x44
   1b918:	4599      	cmp	r9, r3
   1b91a:	d113      	bne.n	1b944 <enable_ref_spads+0x46>
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
   1b91c:	2000      	movs	r0, #0
		}
		currentSpad = (uint32_t)nextGoodSpad;
		enable_spad_bit(spadArray, size, currentSpad);
		currentSpad++;
	}
	*lastSpad = currentSpad;
   1b91e:	9b12      	ldr	r3, [sp, #72]	; 0x48
   1b920:	601e      	str	r6, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
   1b922:	b960      	cbnz	r0, 1b93e <enable_ref_spads+0x40>
		status = set_ref_spad_map(Dev, spadArray);
   1b924:	4621      	mov	r1, r4
   1b926:	4640      	mov	r0, r8
   1b928:	f7ff ffdf 	bl	1b8ea <set_ref_spad_map>


	if (status == VL53L0X_ERROR_NONE) {
   1b92c:	b938      	cbnz	r0, 1b93e <enable_ref_spads+0x40>
		status = get_ref_spad_map(Dev, checkSpadArray);
   1b92e:	a902      	add	r1, sp, #8
   1b930:	4640      	mov	r0, r8
   1b932:	f7ff ffdf 	bl	1b8f4 <get_ref_spad_map>

		i = 0;

		/* Compare spad maps. If not equal report error. */
		while (i < size) {
   1b936:	4425      	add	r5, r4
   1b938:	ab02      	add	r3, sp, #8
   1b93a:	42ac      	cmp	r4, r5
   1b93c:	d11c      	bne.n	1b978 <enable_ref_spads+0x7a>
			}
			i++;
		}
	}
	return status;
}
   1b93e:	b005      	add	sp, #20
   1b940:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		get_next_good_spad(goodSpadArray, size, currentSpad,
   1b944:	ab01      	add	r3, sp, #4
   1b946:	4632      	mov	r2, r6
   1b948:	4629      	mov	r1, r5
   1b94a:	4658      	mov	r0, fp
   1b94c:	f7ff ff96 	bl	1b87c <get_next_good_spad>
		if (nextGoodSpad == -1) {
   1b950:	9f01      	ldr	r7, [sp, #4]
   1b952:	1c7b      	adds	r3, r7, #1
   1b954:	d00d      	beq.n	1b972 <enable_ref_spads+0x74>
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
   1b956:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1b958:	18f8      	adds	r0, r7, r3
   1b95a:	f7fc f95d 	bl	17c18 <is_aperture>
   1b95e:	4550      	cmp	r0, sl
   1b960:	d107      	bne.n	1b972 <enable_ref_spads+0x74>
		enable_spad_bit(spadArray, size, currentSpad);
   1b962:	463a      	mov	r2, r7
   1b964:	4620      	mov	r0, r4
   1b966:	f7ff ffac 	bl	1b8c2 <enable_spad_bit>
		currentSpad++;
   1b96a:	1c7e      	adds	r6, r7, #1
	for (index = 0; index < spadCount; index++) {
   1b96c:	f109 0901 	add.w	r9, r9, #1
   1b970:	e7d1      	b.n	1b916 <enable_ref_spads+0x18>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
   1b972:	f06f 0031 	mvn.w	r0, #49	; 0x31
   1b976:	e7d2      	b.n	1b91e <enable_ref_spads+0x20>
			if (spadArray[i] != checkSpadArray[i]) {
   1b978:	f814 1b01 	ldrb.w	r1, [r4], #1
   1b97c:	f813 2b01 	ldrb.w	r2, [r3], #1
   1b980:	4291      	cmp	r1, r2
   1b982:	d0da      	beq.n	1b93a <enable_ref_spads+0x3c>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
   1b984:	f06f 0031 	mvn.w	r0, #49	; 0x31
   1b988:	e7d9      	b.n	1b93e <enable_ref_spads+0x40>

0001b98a <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
   1b98a:	b570      	push	{r4, r5, r6, lr}

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
		status = VL53L0X_WrByte(Dev,
   1b98c:	22c0      	movs	r2, #192	; 0xc0
{
   1b98e:	b088      	sub	sp, #32
   1b990:	460e      	mov	r6, r1
		status = VL53L0X_WrByte(Dev,
   1b992:	2101      	movs	r1, #1
	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
   1b994:	f890 4130 	ldrb.w	r4, [r0, #304]	; 0x130
{
   1b998:	4605      	mov	r5, r0
		status = VL53L0X_WrByte(Dev,
   1b99a:	f7fe fe25 	bl	1a5e8 <VL53L0X_WrByte>
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
   1b99e:	b9f0      	cbnz	r0, 1b9de <perform_ref_signal_measurement+0x54>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
   1b9a0:	a901      	add	r1, sp, #4
   1b9a2:	4628      	mov	r0, r5
   1b9a4:	f7ff fe7e 	bl	1b6a4 <VL53L0X_PerformSingleRangingMeasurement>
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
   1b9a8:	b9c8      	cbnz	r0, 1b9de <perform_ref_signal_measurement+0x54>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
   1b9aa:	2201      	movs	r2, #1
   1b9ac:	21ff      	movs	r1, #255	; 0xff
   1b9ae:	4628      	mov	r0, r5
   1b9b0:	f7fe fe1a 	bl	1a5e8 <VL53L0X_WrByte>

	if (status == VL53L0X_ERROR_NONE)
   1b9b4:	b998      	cbnz	r0, 1b9de <perform_ref_signal_measurement+0x54>
		status = VL53L0X_RdWord(Dev,
   1b9b6:	4632      	mov	r2, r6
   1b9b8:	21b6      	movs	r1, #182	; 0xb6
   1b9ba:	4628      	mov	r0, r5
   1b9bc:	f7fe fe7d 	bl	1a6ba <VL53L0X_RdWord>
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
   1b9c0:	b968      	cbnz	r0, 1b9de <perform_ref_signal_measurement+0x54>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
   1b9c2:	4602      	mov	r2, r0
   1b9c4:	21ff      	movs	r1, #255	; 0xff
   1b9c6:	4628      	mov	r0, r5
   1b9c8:	f7fe fe0e 	bl	1a5e8 <VL53L0X_WrByte>

	if (status == VL53L0X_ERROR_NONE) {
   1b9cc:	b938      	cbnz	r0, 1b9de <perform_ref_signal_measurement+0x54>
		/* restore the previous Sequence Config */
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
   1b9ce:	4622      	mov	r2, r4
   1b9d0:	2101      	movs	r1, #1
   1b9d2:	4628      	mov	r0, r5
   1b9d4:	f7fe fe08 	bl	1a5e8 <VL53L0X_WrByte>
				SequenceConfig);
		if (status == VL53L0X_ERROR_NONE)
   1b9d8:	b908      	cbnz	r0, 1b9de <perform_ref_signal_measurement+0x54>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
   1b9da:	f885 4130 	strb.w	r4, [r5, #304]	; 0x130
	}

	return status;
}
   1b9de:	b008      	add	sp, #32
   1b9e0:	bd70      	pop	{r4, r5, r6, pc}

0001b9e2 <VL53L0X_set_reference_spads>:
	return Status;
}

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
   1b9e2:	b5f0      	push	{r4, r5, r6, r7, lr}
   1b9e4:	460f      	mov	r7, r1
   1b9e6:	b089      	sub	sp, #36	; 0x24
   1b9e8:	4616      	mov	r6, r2
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
   1b9ea:	21ff      	movs	r1, #255	; 0xff
   1b9ec:	2201      	movs	r2, #1
{
   1b9ee:	4604      	mov	r4, r0
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
   1b9f0:	f7fe fdfa 	bl	1a5e8 <VL53L0X_WrByte>

	if (Status == VL53L0X_ERROR_NONE)
   1b9f4:	4602      	mov	r2, r0
   1b9f6:	b9a8      	cbnz	r0, 1ba24 <VL53L0X_set_reference_spads+0x42>
		Status = VL53L0X_WrByte(Dev,
   1b9f8:	214f      	movs	r1, #79	; 0x4f
   1b9fa:	4620      	mov	r0, r4
   1b9fc:	f7fe fdf4 	bl	1a5e8 <VL53L0X_WrByte>
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
   1ba00:	b980      	cbnz	r0, 1ba24 <VL53L0X_set_reference_spads+0x42>
		Status = VL53L0X_WrByte(Dev,
   1ba02:	222c      	movs	r2, #44	; 0x2c
   1ba04:	214e      	movs	r1, #78	; 0x4e
   1ba06:	4620      	mov	r0, r4
   1ba08:	f7fe fdee 	bl	1a5e8 <VL53L0X_WrByte>
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
   1ba0c:	4602      	mov	r2, r0
   1ba0e:	b948      	cbnz	r0, 1ba24 <VL53L0X_set_reference_spads+0x42>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
   1ba10:	21ff      	movs	r1, #255	; 0xff
   1ba12:	4620      	mov	r0, r4
   1ba14:	f7fe fde8 	bl	1a5e8 <VL53L0X_WrByte>

	if (Status == VL53L0X_ERROR_NONE)
   1ba18:	b920      	cbnz	r0, 1ba24 <VL53L0X_set_reference_spads+0x42>
		Status = VL53L0X_WrByte(Dev,
   1ba1a:	22b4      	movs	r2, #180	; 0xb4
   1ba1c:	21b6      	movs	r1, #182	; 0xb6
   1ba1e:	4620      	mov	r0, r4
   1ba20:	f7fe fde2 	bl	1a5e8 <VL53L0X_WrByte>
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
   1ba24:	2500      	movs	r5, #0
   1ba26:	f8c4 5124 	str.w	r5, [r4, #292]	; 0x124
   1ba2a:	f8a4 5128 	strh.w	r5, [r4, #296]	; 0x128

	if (isApertureSpads) {
   1ba2e:	b9de      	cbnz	r6, 1ba68 <VL53L0X_set_reference_spads+0x86>
	uint32_t currentSpadIndex = 0;
   1ba30:	4635      	mov	r5, r6
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
		}
	}
	Status = enable_ref_spads(Dev,
   1ba32:	ab07      	add	r3, sp, #28
   1ba34:	22b4      	movs	r2, #180	; 0xb4
   1ba36:	e9cd 7303 	strd	r7, r3, [sp, #12]
   1ba3a:	2306      	movs	r3, #6
   1ba3c:	e9cd 3200 	strd	r3, r2, [sp]
   1ba40:	9502      	str	r5, [sp, #8]
   1ba42:	f504 7392 	add.w	r3, r4, #292	; 0x124
   1ba46:	f504 7295 	add.w	r2, r4, #298	; 0x12a
   1ba4a:	4631      	mov	r1, r6
   1ba4c:	4620      	mov	r0, r4
   1ba4e:	f7ff ff56 	bl	1b8fe <enable_ref_spads>
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
   1ba52:	b930      	cbnz	r0, 1ba62 <VL53L0X_set_reference_spads+0x80>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
   1ba54:	2301      	movs	r3, #1
   1ba56:	f884 3115 	strb.w	r3, [r4, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
   1ba5a:	f884 7113 	strb.w	r7, [r4, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
   1ba5e:	f884 6114 	strb.w	r6, [r4, #276]	; 0x114
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
}
   1ba62:	b009      	add	sp, #36	; 0x24
   1ba64:	bdf0      	pop	{r4, r5, r6, r7, pc}
			currentSpadIndex++;
   1ba66:	3501      	adds	r5, #1
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
   1ba68:	f105 00b4 	add.w	r0, r5, #180	; 0xb4
   1ba6c:	f7fc f8d4 	bl	17c18 <is_aperture>
   1ba70:	2800      	cmp	r0, #0
   1ba72:	d1de      	bne.n	1ba32 <VL53L0X_set_reference_spads+0x50>
   1ba74:	2d2c      	cmp	r5, #44	; 0x2c
   1ba76:	d1f6      	bne.n	1ba66 <VL53L0X_set_reference_spads+0x84>
   1ba78:	e7db      	b.n	1ba32 <VL53L0X_set_reference_spads+0x50>

0001ba7a <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
   1ba7a:	b510      	push	{r4, lr}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;

	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
   1ba7c:	f041 0201 	orr.w	r2, r1, #1
   1ba80:	2100      	movs	r1, #0
{
   1ba82:	4604      	mov	r4, r0
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
   1ba84:	f7fe fdb0 	bl	1a5e8 <VL53L0X_WrByte>
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
   1ba88:	b978      	cbnz	r0, 1baaa <VL53L0X_perform_single_ref_calibration+0x30>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
   1ba8a:	4620      	mov	r0, r4
   1ba8c:	f000 fa45 	bl	1bf1a <VL53L0X_measurement_poll_for_completion>

	if (Status == VL53L0X_ERROR_NONE)
   1ba90:	b958      	cbnz	r0, 1baaa <VL53L0X_perform_single_ref_calibration+0x30>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
   1ba92:	4601      	mov	r1, r0
   1ba94:	4620      	mov	r0, r4
   1ba96:	f7ff fdd9 	bl	1b64c <VL53L0X_ClearInterruptMask>

	if (Status == VL53L0X_ERROR_NONE)
   1ba9a:	b930      	cbnz	r0, 1baaa <VL53L0X_perform_single_ref_calibration+0x30>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
   1ba9c:	4602      	mov	r2, r0
   1ba9e:	4601      	mov	r1, r0
   1baa0:	4620      	mov	r0, r4

	return Status;
}
   1baa2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
   1baa6:	f7fe bd9f 	b.w	1a5e8 <VL53L0X_WrByte>
}
   1baaa:	bd10      	pop	{r4, pc}

0001baac <VL53L0X_ref_calibration_io>:

VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev, uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
   1baac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t PhaseCalint = 0;
   1bab0:	f04f 0b00 	mov.w	fp, #0
{
   1bab4:	4688      	mov	r8, r1
   1bab6:	4617      	mov	r7, r2

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
   1bab8:	21ff      	movs	r1, #255	; 0xff
   1baba:	2201      	movs	r2, #1
{
   1babc:	4605      	mov	r5, r0
   1babe:	461e      	mov	r6, r3
   1bac0:	f89d a038 	ldrb.w	sl, [sp, #56]	; 0x38
   1bac4:	f89d 903c 	ldrb.w	r9, [sp, #60]	; 0x3c
	uint8_t PhaseCalint = 0;
   1bac8:	f88d b007 	strb.w	fp, [sp, #7]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
   1bacc:	f7fe fd8c 	bl	1a5e8 <VL53L0X_WrByte>
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
   1bad0:	465a      	mov	r2, fp
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
   1bad2:	4604      	mov	r4, r0
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
   1bad4:	4659      	mov	r1, fp
   1bad6:	4628      	mov	r0, r5
   1bad8:	f7fe fd86 	bl	1a5e8 <VL53L0X_WrByte>
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
   1badc:	465a      	mov	r2, fp
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
   1bade:	4304      	orrs	r4, r0
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
   1bae0:	21ff      	movs	r1, #255	; 0xff
   1bae2:	4628      	mov	r0, r5
   1bae4:	f7fe fd80 	bl	1a5e8 <VL53L0X_WrByte>
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
   1bae8:	b264      	sxtb	r4, r4
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
   1baea:	4304      	orrs	r4, r0
   1baec:	b264      	sxtb	r4, r4

	if (read_not_write) {
   1baee:	f1b8 0f00 	cmp.w	r8, #0
   1baf2:	d032      	beq.n	1bb5a <VL53L0X_ref_calibration_io+0xae>
		if (vhv_enable)
   1baf4:	f1ba 0f00 	cmp.w	sl, #0
   1baf8:	d006      	beq.n	1bb08 <VL53L0X_ref_calibration_io+0x5c>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
   1bafa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   1bafc:	21cb      	movs	r1, #203	; 0xcb
   1bafe:	4628      	mov	r0, r5
   1bb00:	f7fe fd9f 	bl	1a642 <VL53L0X_RdByte>
   1bb04:	4304      	orrs	r4, r0
   1bb06:	b264      	sxtb	r4, r4
		if (phase_enable)
   1bb08:	f1b9 0f00 	cmp.w	r9, #0
   1bb0c:	d007      	beq.n	1bb1e <VL53L0X_ref_calibration_io+0x72>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
   1bb0e:	f10d 0207 	add.w	r2, sp, #7
   1bb12:	21ee      	movs	r1, #238	; 0xee
   1bb14:	4628      	mov	r0, r5
   1bb16:	f7fe fd94 	bl	1a642 <VL53L0X_RdByte>
	} else {
		if (vhv_enable)
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
		if (phase_enable)
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
   1bb1a:	4304      	orrs	r4, r0
   1bb1c:	b264      	sxtb	r4, r4
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
   1bb1e:	2201      	movs	r2, #1
   1bb20:	21ff      	movs	r1, #255	; 0xff
   1bb22:	4628      	mov	r0, r5
   1bb24:	f7fe fd60 	bl	1a5e8 <VL53L0X_WrByte>
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
   1bb28:	2201      	movs	r2, #1
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
   1bb2a:	4304      	orrs	r4, r0
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
   1bb2c:	2100      	movs	r1, #0
   1bb2e:	4628      	mov	r0, r5
   1bb30:	f7fe fd5a 	bl	1a5e8 <VL53L0X_WrByte>
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
   1bb34:	b264      	sxtb	r4, r4
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
   1bb36:	4304      	orrs	r4, r0
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
   1bb38:	2200      	movs	r2, #0
   1bb3a:	21ff      	movs	r1, #255	; 0xff
   1bb3c:	4628      	mov	r0, r5
   1bb3e:	f7fe fd53 	bl	1a5e8 <VL53L0X_WrByte>
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
   1bb42:	b264      	sxtb	r4, r4

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
   1bb44:	f89d 3007 	ldrb.w	r3, [sp, #7]
   1bb48:	9a0d      	ldr	r2, [sp, #52]	; 0x34
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
   1bb4a:	4320      	orrs	r0, r4
	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
   1bb4c:	f023 0310 	bic.w	r3, r3, #16

	return Status;
}
   1bb50:	b240      	sxtb	r0, r0
	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
   1bb52:	7013      	strb	r3, [r2, #0]
}
   1bb54:	b003      	add	sp, #12
   1bb56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (vhv_enable)
   1bb5a:	f1ba 0f00 	cmp.w	sl, #0
   1bb5e:	d006      	beq.n	1bb6e <VL53L0X_ref_calibration_io+0xc2>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
   1bb60:	463a      	mov	r2, r7
   1bb62:	21cb      	movs	r1, #203	; 0xcb
   1bb64:	4628      	mov	r0, r5
   1bb66:	f7fe fd3f 	bl	1a5e8 <VL53L0X_WrByte>
   1bb6a:	4304      	orrs	r4, r0
   1bb6c:	b264      	sxtb	r4, r4
		if (phase_enable)
   1bb6e:	f1b9 0f00 	cmp.w	r9, #0
   1bb72:	d0d4      	beq.n	1bb1e <VL53L0X_ref_calibration_io+0x72>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
   1bb74:	4633      	mov	r3, r6
   1bb76:	2280      	movs	r2, #128	; 0x80
   1bb78:	21ee      	movs	r1, #238	; 0xee
   1bb7a:	4628      	mov	r0, r5
   1bb7c:	f7fe fd83 	bl	1a686 <VL53L0X_UpdateByte>
   1bb80:	e7cb      	b.n	1bb1a <VL53L0X_ref_calibration_io+0x6e>

0001bb82 <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
   1bb82:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   1bb86:	b087      	sub	sp, #28
   1bb88:	4691      	mov	r9, r2
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
	uint8_t SequenceConfig = 0;
	uint8_t VhvSettings = 0;
	uint8_t PhaseCal = 0;
	uint8_t PhaseCalInt = 0;
   1bb8a:	2200      	movs	r2, #0
{
   1bb8c:	4605      	mov	r5, r0
   1bb8e:	4688      	mov	r8, r1
	uint8_t PhaseCalInt = 0;
   1bb90:	f88d 2017 	strb.w	r2, [sp, #23]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
   1bb94:	461e      	mov	r6, r3
   1bb96:	b31b      	cbz	r3, 1bbe0 <VL53L0X_perform_vhv_calibration+0x5e>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
   1bb98:	f890 7130 	ldrb.w	r7, [r0, #304]	; 0x130

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
   1bb9c:	2201      	movs	r2, #1
   1bb9e:	4611      	mov	r1, r2
   1bba0:	4628      	mov	r0, r5
   1bba2:	f7fe fd21 	bl	1a5e8 <VL53L0X_WrByte>

	if (Status == VL53L0X_ERROR_NONE)
   1bba6:	4604      	mov	r4, r0
   1bba8:	bb58      	cbnz	r0, 1bc02 <VL53L0X_perform_vhv_calibration+0x80>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
   1bbaa:	2140      	movs	r1, #64	; 0x40
   1bbac:	4628      	mov	r0, r5
   1bbae:	f7ff ff64 	bl	1ba7a <VL53L0X_perform_single_ref_calibration>

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
   1bbb2:	4604      	mov	r4, r0
   1bbb4:	bb28      	cbnz	r0, 1bc02 <VL53L0X_perform_vhv_calibration+0x80>
   1bbb6:	f1b9 0f01 	cmp.w	r9, #1
   1bbba:	d113      	bne.n	1bbe4 <VL53L0X_perform_vhv_calibration+0x62>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
   1bbbc:	f10d 0317 	add.w	r3, sp, #23
   1bbc0:	e9cd 9002 	strd	r9, r0, [sp, #8]
   1bbc4:	e9cd 8300 	strd	r8, r3, [sp]
   1bbc8:	4602      	mov	r2, r0
   1bbca:	4603      	mov	r3, r0
   1bbcc:	4649      	mov	r1, r9
   1bbce:	4628      	mov	r0, r5
   1bbd0:	f7ff ff6c 	bl	1baac <VL53L0X_ref_calibration_io>
			1, 0);
	} else
		*pVhvSettings = 0;


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
   1bbd4:	b140      	cbz	r0, 1bbe8 <VL53L0X_perform_vhv_calibration+0x66>
		*pVhvSettings = 0;
   1bbd6:	4604      	mov	r4, r0
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);

	}

	return Status;
}
   1bbd8:	4620      	mov	r0, r4
   1bbda:	b007      	add	sp, #28
   1bbdc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	uint8_t SequenceConfig = 0;
   1bbe0:	461f      	mov	r7, r3
   1bbe2:	e7db      	b.n	1bb9c <VL53L0X_perform_vhv_calibration+0x1a>
		*pVhvSettings = 0;
   1bbe4:	f888 0000 	strb.w	r0, [r8]
	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
   1bbe8:	2e00      	cmp	r6, #0
   1bbea:	d0f5      	beq.n	1bbd8 <VL53L0X_perform_vhv_calibration+0x56>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
   1bbec:	463a      	mov	r2, r7
   1bbee:	2101      	movs	r1, #1
   1bbf0:	4628      	mov	r0, r5
   1bbf2:	f7fe fcf9 	bl	1a5e8 <VL53L0X_WrByte>
		if (Status == VL53L0X_ERROR_NONE)
   1bbf6:	4604      	mov	r4, r0
   1bbf8:	2800      	cmp	r0, #0
   1bbfa:	d1ed      	bne.n	1bbd8 <VL53L0X_perform_vhv_calibration+0x56>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
   1bbfc:	f885 7130 	strb.w	r7, [r5, #304]	; 0x130
   1bc00:	e7ea      	b.n	1bbd8 <VL53L0X_perform_vhv_calibration+0x56>
		*pVhvSettings = 0;
   1bc02:	2300      	movs	r3, #0
   1bc04:	f888 3000 	strb.w	r3, [r8]
   1bc08:	4620      	mov	r0, r4
   1bc0a:	e7e4      	b.n	1bbd6 <VL53L0X_perform_vhv_calibration+0x54>

0001bc0c <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
   1bc0c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   1bc10:	4605      	mov	r5, r0
   1bc12:	b087      	sub	sp, #28
   1bc14:	4688      	mov	r8, r1
   1bc16:	4691      	mov	r9, r2

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
   1bc18:	461e      	mov	r6, r3
   1bc1a:	b323      	cbz	r3, 1bc66 <VL53L0X_perform_phase_calibration+0x5a>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
   1bc1c:	f890 7130 	ldrb.w	r7, [r0, #304]	; 0x130

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
   1bc20:	2202      	movs	r2, #2
   1bc22:	2101      	movs	r1, #1
   1bc24:	4628      	mov	r0, r5
   1bc26:	f7fe fcdf 	bl	1a5e8 <VL53L0X_WrByte>

	if (Status == VL53L0X_ERROR_NONE)
   1bc2a:	4604      	mov	r4, r0
   1bc2c:	bb60      	cbnz	r0, 1bc88 <VL53L0X_perform_phase_calibration+0x7c>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
   1bc2e:	4601      	mov	r1, r0
   1bc30:	4628      	mov	r0, r5
   1bc32:	f7ff ff22 	bl	1ba7a <VL53L0X_perform_single_ref_calibration>

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
   1bc36:	4604      	mov	r4, r0
   1bc38:	bb30      	cbnz	r0, 1bc88 <VL53L0X_perform_phase_calibration+0x7c>
   1bc3a:	f1b9 0f01 	cmp.w	r9, #1
   1bc3e:	d114      	bne.n	1bc6a <VL53L0X_perform_phase_calibration+0x5e>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
   1bc40:	f10d 0317 	add.w	r3, sp, #23
   1bc44:	e9cd 0902 	strd	r0, r9, [sp, #8]
   1bc48:	9300      	str	r3, [sp, #0]
   1bc4a:	4602      	mov	r2, r0
   1bc4c:	4603      	mov	r3, r0
   1bc4e:	f8cd 8004 	str.w	r8, [sp, #4]
   1bc52:	4649      	mov	r1, r9
   1bc54:	4628      	mov	r0, r5
   1bc56:	f7ff ff29 	bl	1baac <VL53L0X_ref_calibration_io>
			0, 1);
	} else
		*pPhaseCal = 0;


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
   1bc5a:	b140      	cbz	r0, 1bc6e <VL53L0X_perform_phase_calibration+0x62>
		*pPhaseCal = 0;
   1bc5c:	4604      	mov	r4, r0
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);

	}

	return Status;
}
   1bc5e:	4620      	mov	r0, r4
   1bc60:	b007      	add	sp, #28
   1bc62:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	uint8_t SequenceConfig = 0;
   1bc66:	461f      	mov	r7, r3
   1bc68:	e7da      	b.n	1bc20 <VL53L0X_perform_phase_calibration+0x14>
		*pPhaseCal = 0;
   1bc6a:	f888 0000 	strb.w	r0, [r8]
	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
   1bc6e:	2e00      	cmp	r6, #0
   1bc70:	d0f5      	beq.n	1bc5e <VL53L0X_perform_phase_calibration+0x52>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
   1bc72:	463a      	mov	r2, r7
   1bc74:	2101      	movs	r1, #1
   1bc76:	4628      	mov	r0, r5
   1bc78:	f7fe fcb6 	bl	1a5e8 <VL53L0X_WrByte>
		if (Status == VL53L0X_ERROR_NONE)
   1bc7c:	4604      	mov	r4, r0
   1bc7e:	2800      	cmp	r0, #0
   1bc80:	d1ed      	bne.n	1bc5e <VL53L0X_perform_phase_calibration+0x52>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
   1bc82:	f885 7130 	strb.w	r7, [r5, #304]	; 0x130
   1bc86:	e7ea      	b.n	1bc5e <VL53L0X_perform_phase_calibration+0x52>
		*pPhaseCal = 0;
   1bc88:	2300      	movs	r3, #0
   1bc8a:	f888 3000 	strb.w	r3, [r8]
   1bc8e:	4620      	mov	r0, r4
   1bc90:	e7e4      	b.n	1bc5c <VL53L0X_perform_phase_calibration+0x50>

0001bc92 <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
   1bc92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1bc94:	461d      	mov	r5, r3
   1bc96:	4616      	mov	r6, r2

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once. */
	Status = VL53L0X_perform_vhv_calibration(
   1bc98:	2300      	movs	r3, #0
   1bc9a:	462a      	mov	r2, r5
	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
   1bc9c:	f890 7130 	ldrb.w	r7, [r0, #304]	; 0x130
{
   1bca0:	4604      	mov	r4, r0
	Status = VL53L0X_perform_vhv_calibration(
   1bca2:	f7ff ff6e 	bl	1bb82 <VL53L0X_perform_vhv_calibration>
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
   1bca6:	b970      	cbnz	r0, 1bcc6 <VL53L0X_perform_ref_calibration+0x34>
		Status = VL53L0X_perform_phase_calibration(
   1bca8:	4603      	mov	r3, r0
   1bcaa:	462a      	mov	r2, r5
   1bcac:	4631      	mov	r1, r6
   1bcae:	4620      	mov	r0, r4
   1bcb0:	f7ff ffac 	bl	1bc0c <VL53L0X_perform_phase_calibration>
			Dev, pPhaseCal, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE) {
   1bcb4:	b938      	cbnz	r0, 1bcc6 <VL53L0X_perform_ref_calibration+0x34>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
   1bcb6:	463a      	mov	r2, r7
   1bcb8:	2101      	movs	r1, #1
   1bcba:	4620      	mov	r0, r4
   1bcbc:	f7fe fc94 	bl	1a5e8 <VL53L0X_WrByte>
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
   1bcc0:	b908      	cbnz	r0, 1bcc6 <VL53L0X_perform_ref_calibration+0x34>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
   1bcc2:	f884 7130 	strb.w	r7, [r4, #304]	; 0x130

	}

	return Status;
}
   1bcc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0001bcc8 <VL53L0X_perform_ref_spad_management>:
{
   1bcc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint32_t lastSpadIndex = 0;
   1bccc:	2300      	movs	r3, #0
{
   1bcce:	b093      	sub	sp, #76	; 0x4c
   1bcd0:	e9cd 120a 	strd	r1, r2, [sp, #40]	; 0x28
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
   1bcd4:	f8c0 3124 	str.w	r3, [r0, #292]	; 0x124
   1bcd8:	f8a0 3128 	strh.w	r3, [r0, #296]	; 0x128
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
   1bcdc:	2201      	movs	r2, #1
   1bcde:	21ff      	movs	r1, #255	; 0xff
	int32_t nextGoodSpad = 0;
   1bce0:	e9cd 330e 	strd	r3, r3, [sp, #56]	; 0x38
	targetRefRate = PALDevDataGet(Dev, targetRefRate);
   1bce4:	f8b0 913c 	ldrh.w	r9, [r0, #316]	; 0x13c
	uint8_t VhvSettings = 0;
   1bce8:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
{
   1bcec:	4605      	mov	r5, r0
	uint8_t PhaseCal = 0;
   1bcee:	f88d 3035 	strb.w	r3, [sp, #53]	; 0x35
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
   1bcf2:	f7fe fc79 	bl	1a5e8 <VL53L0X_WrByte>
	if (Status == VL53L0X_ERROR_NONE)
   1bcf6:	4604      	mov	r4, r0
   1bcf8:	2800      	cmp	r0, #0
   1bcfa:	f040 80e1 	bne.w	1bec0 <VL53L0X_perform_ref_spad_management+0x1f8>
		Status = VL53L0X_WrByte(Dev,
   1bcfe:	4602      	mov	r2, r0
   1bd00:	214f      	movs	r1, #79	; 0x4f
   1bd02:	4628      	mov	r0, r5
   1bd04:	f7fe fc70 	bl	1a5e8 <VL53L0X_WrByte>
	if (Status == VL53L0X_ERROR_NONE)
   1bd08:	4604      	mov	r4, r0
   1bd0a:	2800      	cmp	r0, #0
   1bd0c:	f040 80d8 	bne.w	1bec0 <VL53L0X_perform_ref_spad_management+0x1f8>
		Status = VL53L0X_WrByte(Dev,
   1bd10:	222c      	movs	r2, #44	; 0x2c
   1bd12:	214e      	movs	r1, #78	; 0x4e
   1bd14:	4628      	mov	r0, r5
   1bd16:	f7fe fc67 	bl	1a5e8 <VL53L0X_WrByte>
	if (Status == VL53L0X_ERROR_NONE)
   1bd1a:	4604      	mov	r4, r0
   1bd1c:	2800      	cmp	r0, #0
   1bd1e:	f040 80cf 	bne.w	1bec0 <VL53L0X_perform_ref_spad_management+0x1f8>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
   1bd22:	4602      	mov	r2, r0
   1bd24:	21ff      	movs	r1, #255	; 0xff
   1bd26:	4628      	mov	r0, r5
   1bd28:	f7fe fc5e 	bl	1a5e8 <VL53L0X_WrByte>
	if (Status == VL53L0X_ERROR_NONE)
   1bd2c:	4604      	mov	r4, r0
   1bd2e:	2800      	cmp	r0, #0
   1bd30:	f040 80c6 	bne.w	1bec0 <VL53L0X_perform_ref_spad_management+0x1f8>
		Status = VL53L0X_WrByte(Dev,
   1bd34:	22b4      	movs	r2, #180	; 0xb4
   1bd36:	21b6      	movs	r1, #182	; 0xb6
   1bd38:	4628      	mov	r0, r5
   1bd3a:	f7fe fc55 	bl	1a5e8 <VL53L0X_WrByte>
	if (Status == VL53L0X_ERROR_NONE)
   1bd3e:	4604      	mov	r4, r0
   1bd40:	2800      	cmp	r0, #0
   1bd42:	f040 80bd 	bne.w	1bec0 <VL53L0X_perform_ref_spad_management+0x1f8>
		Status = VL53L0X_WrByte(Dev,
   1bd46:	4602      	mov	r2, r0
   1bd48:	2180      	movs	r1, #128	; 0x80
   1bd4a:	4628      	mov	r0, r5
   1bd4c:	f7fe fc4c 	bl	1a5e8 <VL53L0X_WrByte>
	if (Status == VL53L0X_ERROR_NONE)
   1bd50:	4604      	mov	r4, r0
   1bd52:	2800      	cmp	r0, #0
   1bd54:	f040 80b4 	bne.w	1bec0 <VL53L0X_perform_ref_spad_management+0x1f8>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
   1bd58:	4603      	mov	r3, r0
   1bd5a:	f10d 0235 	add.w	r2, sp, #53	; 0x35
   1bd5e:	a90d      	add	r1, sp, #52	; 0x34
   1bd60:	4628      	mov	r0, r5
   1bd62:	f7ff ff96 	bl	1bc92 <VL53L0X_perform_ref_calibration>
	if (Status == VL53L0X_ERROR_NONE) {
   1bd66:	4604      	mov	r4, r0
   1bd68:	2800      	cmp	r0, #0
   1bd6a:	f040 80a9 	bne.w	1bec0 <VL53L0X_perform_ref_spad_management+0x1f8>
		Status = enable_ref_spads(Dev,
   1bd6e:	2303      	movs	r3, #3
   1bd70:	e9cd 0302 	strd	r0, r3, [sp, #8]
   1bd74:	21b4      	movs	r1, #180	; 0xb4
   1bd76:	2306      	movs	r3, #6
					Dev->Data.SpadData.RefGoodSpadMap,
   1bd78:	f505 7a95 	add.w	sl, r5, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
   1bd7c:	f505 7892 	add.w	r8, r5, #292	; 0x124
		Status = enable_ref_spads(Dev,
   1bd80:	ae0e      	add	r6, sp, #56	; 0x38
   1bd82:	e9cd 3100 	strd	r3, r1, [sp]
		lastSpadIndex = currentSpadIndex;
   1bd86:	900e      	str	r0, [sp, #56]	; 0x38
		Status = enable_ref_spads(Dev,
   1bd88:	4601      	mov	r1, r0
   1bd8a:	9604      	str	r6, [sp, #16]
   1bd8c:	4643      	mov	r3, r8
   1bd8e:	4652      	mov	r2, sl
   1bd90:	4628      	mov	r0, r5
   1bd92:	f7ff fdb4 	bl	1b8fe <enable_ref_spads>
	if (Status == VL53L0X_ERROR_NONE) {
   1bd96:	4604      	mov	r4, r0
   1bd98:	2800      	cmp	r0, #0
   1bd9a:	f040 8091 	bne.w	1bec0 <VL53L0X_perform_ref_spad_management+0x1f8>
		Status = perform_ref_signal_measurement(Dev,
   1bd9e:	f10d 0136 	add.w	r1, sp, #54	; 0x36
   1bda2:	4628      	mov	r0, r5
		currentSpadIndex = lastSpadIndex;
   1bda4:	9f0e      	ldr	r7, [sp, #56]	; 0x38
		Status = perform_ref_signal_measurement(Dev,
   1bda6:	f7ff fdf0 	bl	1b98a <perform_ref_signal_measurement>
		if ((Status == VL53L0X_ERROR_NONE) &&
   1bdaa:	4604      	mov	r4, r0
   1bdac:	2800      	cmp	r0, #0
   1bdae:	f040 8087 	bne.w	1bec0 <VL53L0X_perform_ref_spad_management+0x1f8>
   1bdb2:	f8bd 3036 	ldrh.w	r3, [sp, #54]	; 0x36
   1bdb6:	454b      	cmp	r3, r9
   1bdb8:	f240 80a8 	bls.w	1bf0c <VL53L0X_perform_ref_spad_management+0x244>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
   1bdbc:	f8c5 0124 	str.w	r0, [r5, #292]	; 0x124
   1bdc0:	f8a5 0128 	strh.w	r0, [r5, #296]	; 0x128
			while ((is_aperture(startSelect + currentSpadIndex)
   1bdc4:	f107 00b4 	add.w	r0, r7, #180	; 0xb4
   1bdc8:	f7fb ff26 	bl	17c18 <is_aperture>
   1bdcc:	b188      	cbz	r0, 1bdf2 <VL53L0X_perform_ref_spad_management+0x12a>
			Status = enable_ref_spads(Dev,
   1bdce:	2306      	movs	r3, #6
   1bdd0:	22b4      	movs	r2, #180	; 0xb4
   1bdd2:	f04f 0b03 	mov.w	fp, #3
   1bdd6:	e9cd 3200 	strd	r3, r2, [sp]
   1bdda:	e9cd 7b02 	strd	r7, fp, [sp, #8]
   1bdde:	9604      	str	r6, [sp, #16]
   1bde0:	4643      	mov	r3, r8
   1bde2:	4652      	mov	r2, sl
   1bde4:	2101      	movs	r1, #1
   1bde6:	4628      	mov	r0, r5
   1bde8:	f7ff fd89 	bl	1b8fe <enable_ref_spads>
			if (Status == VL53L0X_ERROR_NONE) {
   1bdec:	b128      	cbz	r0, 1bdfa <VL53L0X_perform_ref_spad_management+0x132>
   1bdee:	4604      	mov	r4, r0
	return Status;
   1bdf0:	e066      	b.n	1bec0 <VL53L0X_perform_ref_spad_management+0x1f8>
				== 0) && (currentSpadIndex < maxSpadCount)) {
   1bdf2:	2f2b      	cmp	r7, #43	; 0x2b
   1bdf4:	d8eb      	bhi.n	1bdce <VL53L0X_perform_ref_spad_management+0x106>
				currentSpadIndex++;
   1bdf6:	3701      	adds	r7, #1
   1bdf8:	e7e4      	b.n	1bdc4 <VL53L0X_perform_ref_spad_management+0xfc>
				Status = perform_ref_signal_measurement(Dev,
   1bdfa:	f10d 0136 	add.w	r1, sp, #54	; 0x36
   1bdfe:	4628      	mov	r0, r5
				currentSpadIndex = lastSpadIndex;
   1be00:	9f0e      	ldr	r7, [sp, #56]	; 0x38
				Status = perform_ref_signal_measurement(Dev,
   1be02:	f7ff fdc2 	bl	1b98a <perform_ref_signal_measurement>
				if ((Status == VL53L0X_ERROR_NONE) &&
   1be06:	4606      	mov	r6, r0
   1be08:	2800      	cmp	r0, #0
   1be0a:	d17a      	bne.n	1bf02 <VL53L0X_perform_ref_spad_management+0x23a>
   1be0c:	f8bd 3036 	ldrh.w	r3, [sp, #54]	; 0x36
   1be10:	454b      	cmp	r3, r9
   1be12:	d97e      	bls.n	1bf12 <VL53L0X_perform_ref_spad_management+0x24a>
					isApertureSpads_int = 1;
   1be14:	2601      	movs	r6, #1
			needAptSpads = 0;
   1be16:	9607      	str	r6, [sp, #28]
	if ((Status == VL53L0X_ERROR_NONE) &&
   1be18:	f8bd 3036 	ldrh.w	r3, [sp, #54]	; 0x36
   1be1c:	454b      	cmp	r3, r9
   1be1e:	d25f      	bcs.n	1bee0 <VL53L0X_perform_ref_spad_management+0x218>
		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
   1be20:	2206      	movs	r2, #6
   1be22:	4641      	mov	r1, r8
   1be24:	a810      	add	r0, sp, #64	; 0x40
		isApertureSpads_int = needAptSpads;
   1be26:	f89d 601c 	ldrb.w	r6, [sp, #28]
		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
   1be2a:	f7fe f8f0 	bl	1a00e <memcpy>
		lastSignalRateDiff = abs(peakSignalRateRef -
   1be2e:	f8bd 3036 	ldrh.w	r3, [sp, #54]	; 0x36
   1be32:	eba3 0309 	sub.w	r3, r3, r9
void srand(unsigned int seed);
#endif /* CONFIG_MINIMAL_LIBC_RAND */

static inline int abs(int __n)
{
	return (__n < 0) ? -__n : __n;
   1be36:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
   1be3a:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
   1be3e:	9209      	str	r2, [sp, #36]	; 0x24
		refSpadCount_int	= minimumSpadCount;
   1be40:	f04f 0b03 	mov.w	fp, #3
			get_next_good_spad(
   1be44:	ab0f      	add	r3, sp, #60	; 0x3c
   1be46:	463a      	mov	r2, r7
   1be48:	2106      	movs	r1, #6
   1be4a:	4650      	mov	r0, sl
   1be4c:	f7ff fd16 	bl	1b87c <get_next_good_spad>
			if (nextGoodSpad == -1) {
   1be50:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
   1be52:	1c7b      	adds	r3, r7, #1
   1be54:	d057      	beq.n	1bf06 <VL53L0X_perform_ref_spad_management+0x23e>
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
   1be56:	f107 00b4 	add.w	r0, r7, #180	; 0xb4
   1be5a:	f7fb fedd 	bl	17c18 <is_aperture>
   1be5e:	9b07      	ldr	r3, [sp, #28]
   1be60:	4298      	cmp	r0, r3
   1be62:	d13d      	bne.n	1bee0 <VL53L0X_perform_ref_spad_management+0x218>
			(refSpadCount_int)++;
   1be64:	f10b 0301 	add.w	r3, fp, #1
			Status = enable_spad_bit(
   1be68:	463a      	mov	r2, r7
   1be6a:	4640      	mov	r0, r8
			(refSpadCount_int)++;
   1be6c:	9308      	str	r3, [sp, #32]
			Status = enable_spad_bit(
   1be6e:	f7ff fd28 	bl	1b8c2 <enable_spad_bit>
			if (Status == VL53L0X_ERROR_NONE) {
   1be72:	2800      	cmp	r0, #0
   1be74:	d1bb      	bne.n	1bdee <VL53L0X_perform_ref_spad_management+0x126>
				Status = set_ref_spad_map(Dev,
   1be76:	4641      	mov	r1, r8
   1be78:	4628      	mov	r0, r5
   1be7a:	f7ff fd36 	bl	1b8ea <set_ref_spad_map>
			if (Status != VL53L0X_ERROR_NONE)
   1be7e:	2800      	cmp	r0, #0
   1be80:	d1b5      	bne.n	1bdee <VL53L0X_perform_ref_spad_management+0x126>
			Status = perform_ref_signal_measurement(Dev,
   1be82:	f10d 0136 	add.w	r1, sp, #54	; 0x36
   1be86:	4628      	mov	r0, r5
   1be88:	f7ff fd7f 	bl	1b98a <perform_ref_signal_measurement>
			if (Status != VL53L0X_ERROR_NONE)
   1be8c:	2800      	cmp	r0, #0
   1be8e:	d1ae      	bne.n	1bdee <VL53L0X_perform_ref_spad_management+0x126>
			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
   1be90:	f8bd 2036 	ldrh.w	r2, [sp, #54]	; 0x36
   1be94:	eba2 0309 	sub.w	r3, r2, r9
   1be98:	2b00      	cmp	r3, #0
   1be9a:	bfb8      	it	lt
   1be9c:	425b      	neglt	r3, r3
			if (peakSignalRateRef > targetRefRate) {
   1be9e:	454a      	cmp	r2, r9
   1bea0:	d912      	bls.n	1bec8 <VL53L0X_perform_ref_spad_management+0x200>
				if (signalRateDiff > lastSignalRateDiff) {
   1bea2:	9a09      	ldr	r2, [sp, #36]	; 0x24
   1bea4:	4293      	cmp	r3, r2
   1bea6:	d919      	bls.n	1bedc <VL53L0X_perform_ref_spad_management+0x214>
					Status = set_ref_spad_map(Dev,
   1bea8:	a910      	add	r1, sp, #64	; 0x40
   1beaa:	4628      	mov	r0, r5
   1beac:	f7ff fd1d 	bl	1b8ea <set_ref_spad_map>
					memcpy(
   1beb0:	2206      	movs	r2, #6
					Status = set_ref_spad_map(Dev,
   1beb2:	4607      	mov	r7, r0
					memcpy(
   1beb4:	a910      	add	r1, sp, #64	; 0x40
   1beb6:	4640      	mov	r0, r8
   1beb8:	f7fe f8a9 	bl	1a00e <memcpy>
	if (Status == VL53L0X_ERROR_NONE) {
   1bebc:	b187      	cbz	r7, 1bee0 <VL53L0X_perform_ref_spad_management+0x218>
   1bebe:	463c      	mov	r4, r7
}
   1bec0:	4620      	mov	r0, r4
   1bec2:	b013      	add	sp, #76	; 0x4c
   1bec4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				memcpy(lastSpadArray,
   1bec8:	2206      	movs	r2, #6
   1beca:	4641      	mov	r1, r8
   1becc:	a810      	add	r0, sp, #64	; 0x40
   1bece:	9309      	str	r3, [sp, #36]	; 0x24
				currentSpadIndex++;
   1bed0:	3701      	adds	r7, #1
				memcpy(lastSpadArray,
   1bed2:	f7fe f89c 	bl	1a00e <memcpy>
			(refSpadCount_int)++;
   1bed6:	f8dd b020 	ldr.w	fp, [sp, #32]
   1beda:	e7b3      	b.n	1be44 <VL53L0X_perform_ref_spad_management+0x17c>
   1bedc:	f8dd b020 	ldr.w	fp, [sp, #32]
		*refSpadCount = refSpadCount_int;
   1bee0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   1bee2:	f8c3 b000 	str.w	fp, [r3]
		*isApertureSpads = isApertureSpads_int;
   1bee6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   1bee8:	701e      	strb	r6, [r3, #0]
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
   1beea:	2301      	movs	r3, #1
   1beec:	f885 3115 	strb.w	r3, [r5, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
   1bef0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   1bef2:	681b      	ldr	r3, [r3, #0]
   1bef4:	f885 3113 	strb.w	r3, [r5, #275]	; 0x113
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
   1bef8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   1befa:	781b      	ldrb	r3, [r3, #0]
   1befc:	f885 3114 	strb.w	r3, [r5, #276]	; 0x114
   1bf00:	e7de      	b.n	1bec0 <VL53L0X_perform_ref_spad_management+0x1f8>
   1bf02:	4604      	mov	r4, r0
   1bf04:	e7dc      	b.n	1bec0 <VL53L0X_perform_ref_spad_management+0x1f8>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
   1bf06:	f06f 0431 	mvn.w	r4, #49	; 0x31
   1bf0a:	e7d9      	b.n	1bec0 <VL53L0X_perform_ref_spad_management+0x1f8>
	uint8_t	 isApertureSpads_int = 0;
   1bf0c:	2600      	movs	r6, #0
	uint32_t refSpadCount_int = 0;
   1bf0e:	46b3      	mov	fp, r6
   1bf10:	e781      	b.n	1be16 <VL53L0X_perform_ref_spad_management+0x14e>
			needAptSpads = 1;
   1bf12:	2301      	movs	r3, #1
	uint32_t refSpadCount_int = 0;
   1bf14:	4683      	mov	fp, r0
			needAptSpads = 1;
   1bf16:	9307      	str	r3, [sp, #28]
   1bf18:	e77e      	b.n	1be18 <VL53L0X_perform_ref_spad_management+0x150>

0001bf1a <VL53L0X_measurement_poll_for_completion>:
{
   1bf1a:	b537      	push	{r0, r1, r2, r4, r5, lr}
	uint8_t NewDataReady = 0;
   1bf1c:	2300      	movs	r3, #0
{
   1bf1e:	4604      	mov	r4, r0
	uint8_t NewDataReady = 0;
   1bf20:	f88d 3007 	strb.w	r3, [sp, #7]
   1bf24:	f44f 65fa 	mov.w	r5, #2000	; 0x7d0
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
   1bf28:	f10d 0107 	add.w	r1, sp, #7
   1bf2c:	4620      	mov	r0, r4
   1bf2e:	f7ff fc6b 	bl	1b808 <VL53L0X_GetMeasurementDataReady>
		if (Status != 0)
   1bf32:	b958      	cbnz	r0, 1bf4c <VL53L0X_measurement_poll_for_completion+0x32>
		if (NewDataReady == 1)
   1bf34:	f89d 3007 	ldrb.w	r3, [sp, #7]
   1bf38:	2b01      	cmp	r3, #1
   1bf3a:	d007      	beq.n	1bf4c <VL53L0X_measurement_poll_for_completion+0x32>
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
   1bf3c:	3d01      	subs	r5, #1
   1bf3e:	d003      	beq.n	1bf48 <VL53L0X_measurement_poll_for_completion+0x2e>
		VL53L0X_PollingDelay(Dev);
   1bf40:	4620      	mov	r0, r4
   1bf42:	f7fe fbf8 	bl	1a736 <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
   1bf46:	e7ef      	b.n	1bf28 <VL53L0X_measurement_poll_for_completion+0xe>
			Status = VL53L0X_ERROR_TIME_OUT;
   1bf48:	f06f 0006 	mvn.w	r0, #6
}
   1bf4c:	b003      	add	sp, #12
   1bf4e:	bd30      	pop	{r4, r5, pc}

0001bf50 <VL53L0X_isqrt>:
{
   1bf50:	4602      	mov	r2, r0
	uint32_t  bit = 1 << 30;
   1bf52:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
	while (bit > num)
   1bf56:	4293      	cmp	r3, r2
   1bf58:	d802      	bhi.n	1bf60 <VL53L0X_isqrt+0x10>
	uint32_t  res = 0;
   1bf5a:	2000      	movs	r0, #0
	while (bit != 0) {
   1bf5c:	b913      	cbnz	r3, 1bf64 <VL53L0X_isqrt+0x14>
}
   1bf5e:	4770      	bx	lr
		bit >>= 2;
   1bf60:	089b      	lsrs	r3, r3, #2
   1bf62:	e7f8      	b.n	1bf56 <VL53L0X_isqrt+0x6>
		if (num >= res + bit) {
   1bf64:	18c1      	adds	r1, r0, r3
   1bf66:	4291      	cmp	r1, r2
			res = (res >> 1) + bit;
   1bf68:	ea4f 0050 	mov.w	r0, r0, lsr #1
   1bf6c:	bf9c      	itt	ls
   1bf6e:	18c0      	addls	r0, r0, r3
			num -= res + bit;
   1bf70:	1a52      	subls	r2, r2, r1
		bit >>= 2;
   1bf72:	089b      	lsrs	r3, r3, #2
   1bf74:	e7f2      	b.n	1bf5c <VL53L0X_isqrt+0xc>

0001bf76 <VL53L0X_device_read_strobe>:
{
   1bf76:	b573      	push	{r0, r1, r4, r5, r6, lr}
	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
   1bf78:	2200      	movs	r2, #0
   1bf7a:	2183      	movs	r1, #131	; 0x83
{
   1bf7c:	4605      	mov	r5, r0
	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
   1bf7e:	f7fe fb33 	bl	1a5e8 <VL53L0X_WrByte>
   1bf82:	4604      	mov	r4, r0
	if (Status == VL53L0X_ERROR_NONE) {
   1bf84:	b988      	cbnz	r0, 1bfaa <VL53L0X_device_read_strobe+0x34>
   1bf86:	f44f 66fa 	mov.w	r6, #2000	; 0x7d0
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
   1bf8a:	f10d 0207 	add.w	r2, sp, #7
   1bf8e:	2183      	movs	r1, #131	; 0x83
   1bf90:	4628      	mov	r0, r5
   1bf92:	f7fe fb56 	bl	1a642 <VL53L0X_RdByte>
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
   1bf96:	f89d 3007 	ldrb.w	r3, [sp, #7]
   1bf9a:	4303      	orrs	r3, r0
   1bf9c:	b2db      	uxtb	r3, r3
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
   1bf9e:	4604      	mov	r4, r0
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
   1bfa0:	b91b      	cbnz	r3, 1bfaa <VL53L0X_device_read_strobe+0x34>
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
   1bfa2:	3e01      	subs	r6, #1
   1bfa4:	d1f1      	bne.n	1bf8a <VL53L0X_device_read_strobe+0x14>
			Status = VL53L0X_ERROR_TIME_OUT;
   1bfa6:	f06f 0406 	mvn.w	r4, #6
	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
   1bfaa:	2201      	movs	r2, #1
   1bfac:	2183      	movs	r1, #131	; 0x83
   1bfae:	4628      	mov	r0, r5
   1bfb0:	f7fe fb1a 	bl	1a5e8 <VL53L0X_WrByte>
   1bfb4:	4320      	orrs	r0, r4
}
   1bfb6:	b240      	sxtb	r0, r0
   1bfb8:	b002      	add	sp, #8
   1bfba:	bd70      	pop	{r4, r5, r6, pc}

0001bfbc <VL53L0X_get_info_from_device>:
{
   1bfbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
   1bfc0:	f890 60f0 	ldrb.w	r6, [r0, #240]	; 0xf0
{
   1bfc4:	b091      	sub	sp, #68	; 0x44
	uint32_t PartUIDUpper = 0;
   1bfc6:	f04f 0900 	mov.w	r9, #0
	if (ReadDataFromDeviceDone != 7) {
   1bfca:	2e07      	cmp	r6, #7
	uint32_t PartUIDLower = 0;
   1bfcc:	e9cd 9907 	strd	r9, r9, [sp, #28]
{
   1bfd0:	4604      	mov	r4, r0
   1bfd2:	460f      	mov	r7, r1
	if (ReadDataFromDeviceDone != 7) {
   1bfd4:	f000 82af 	beq.w	1c536 <VL53L0X_get_info_from_device+0x57a>
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
   1bfd8:	2201      	movs	r2, #1
   1bfda:	2180      	movs	r1, #128	; 0x80
   1bfdc:	f7fe fb04 	bl	1a5e8 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
   1bfe0:	2201      	movs	r2, #1
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
   1bfe2:	4680      	mov	r8, r0
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
   1bfe4:	21ff      	movs	r1, #255	; 0xff
   1bfe6:	4620      	mov	r0, r4
   1bfe8:	f7fe fafe 	bl	1a5e8 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
   1bfec:	464a      	mov	r2, r9
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
   1bfee:	ea48 0800 	orr.w	r8, r8, r0
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
   1bff2:	4649      	mov	r1, r9
   1bff4:	4620      	mov	r0, r4
   1bff6:	f7fe faf7 	bl	1a5e8 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
   1bffa:	fa4f f888 	sxtb.w	r8, r8
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
   1bffe:	ea48 0800 	orr.w	r8, r8, r0
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
   1c002:	2206      	movs	r2, #6
   1c004:	21ff      	movs	r1, #255	; 0xff
   1c006:	4620      	mov	r0, r4
   1c008:	f7fe faee 	bl	1a5e8 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
   1c00c:	fa4f f888 	sxtb.w	r8, r8
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
   1c010:	ea48 0800 	orr.w	r8, r8, r0
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
   1c014:	f10d 0215 	add.w	r2, sp, #21
   1c018:	2183      	movs	r1, #131	; 0x83
   1c01a:	4620      	mov	r0, r4
   1c01c:	f7fe fb11 	bl	1a642 <VL53L0X_RdByte>
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
   1c020:	f89d 2015 	ldrb.w	r2, [sp, #21]
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
   1c024:	fa4f f888 	sxtb.w	r8, r8
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
   1c028:	ea48 0800 	orr.w	r8, r8, r0
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
   1c02c:	f042 0204 	orr.w	r2, r2, #4
   1c030:	2183      	movs	r1, #131	; 0x83
   1c032:	4620      	mov	r0, r4
   1c034:	f7fe fad8 	bl	1a5e8 <VL53L0X_WrByte>
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
   1c038:	fa4f f888 	sxtb.w	r8, r8
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
   1c03c:	ea48 0800 	orr.w	r8, r8, r0
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
   1c040:	2207      	movs	r2, #7
   1c042:	21ff      	movs	r1, #255	; 0xff
   1c044:	4620      	mov	r0, r4
   1c046:	f7fe facf 	bl	1a5e8 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
   1c04a:	fa4f f888 	sxtb.w	r8, r8
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
   1c04e:	2201      	movs	r2, #1
   1c050:	2181      	movs	r1, #129	; 0x81
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
   1c052:	ea48 0800 	orr.w	r8, r8, r0
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
   1c056:	4620      	mov	r0, r4
   1c058:	f7fe fac6 	bl	1a5e8 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
   1c05c:	fa4f f888 	sxtb.w	r8, r8
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
   1c060:	ea48 0800 	orr.w	r8, r8, r0
		Status |= VL53L0X_PollingDelay(Dev);
   1c064:	4620      	mov	r0, r4
   1c066:	f7fe fb66 	bl	1a736 <VL53L0X_PollingDelay>
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
   1c06a:	fa4f f888 	sxtb.w	r8, r8
		Status |= VL53L0X_PollingDelay(Dev);
   1c06e:	ea48 0800 	orr.w	r8, r8, r0
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
   1c072:	2201      	movs	r2, #1
   1c074:	2180      	movs	r1, #128	; 0x80
   1c076:	4620      	mov	r0, r4
   1c078:	f7fe fab6 	bl	1a5e8 <VL53L0X_WrByte>
		Status |= VL53L0X_PollingDelay(Dev);
   1c07c:	fa4f f888 	sxtb.w	r8, r8
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
   1c080:	ea48 0500 	orr.w	r5, r8, r0
		if (((option & 1) == 1) &&
   1c084:	f017 0b01 	ands.w	fp, r7, #1
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
   1c088:	b26d      	sxtb	r5, r5
		if (((option & 1) == 1) &&
   1c08a:	f000 8227 	beq.w	1c4dc <VL53L0X_get_info_from_device+0x520>
   1c08e:	07f2      	lsls	r2, r6, #31
   1c090:	f100 8227 	bmi.w	1c4e2 <VL53L0X_get_info_from_device+0x526>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
   1c094:	226b      	movs	r2, #107	; 0x6b
   1c096:	2194      	movs	r1, #148	; 0x94
   1c098:	4620      	mov	r0, r4
   1c09a:	f7fe faa5 	bl	1a5e8 <VL53L0X_WrByte>
   1c09e:	4680      	mov	r8, r0
			Status |= VL53L0X_device_read_strobe(Dev);
   1c0a0:	4620      	mov	r0, r4
   1c0a2:	f7ff ff68 	bl	1bf76 <VL53L0X_device_read_strobe>
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
   1c0a6:	aa06      	add	r2, sp, #24
			Status |= VL53L0X_device_read_strobe(Dev);
   1c0a8:	ea48 0800 	orr.w	r8, r8, r0
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
   1c0ac:	2190      	movs	r1, #144	; 0x90
   1c0ae:	4620      	mov	r0, r4
   1c0b0:	f7fe fb1e 	bl	1a6f0 <VL53L0X_RdDWord>
			Status |= VL53L0X_device_read_strobe(Dev);
   1c0b4:	ea45 0508 	orr.w	r5, r5, r8
			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
   1c0b8:	9b06      	ldr	r3, [sp, #24]
			Status |= VL53L0X_device_read_strobe(Dev);
   1c0ba:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
   1c0bc:	2224      	movs	r2, #36	; 0x24
   1c0be:	2194      	movs	r1, #148	; 0x94
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
   1c0c0:	4305      	orrs	r5, r0
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
   1c0c2:	4620      	mov	r0, r4
			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
   1c0c4:	f3c3 2a06 	ubfx	sl, r3, #8, #7
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
   1c0c8:	f3c3 39c0 	ubfx	r9, r3, #15, #1
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
   1c0cc:	f7fe fa8c 	bl	1a5e8 <VL53L0X_WrByte>
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
   1c0d0:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
   1c0d2:	4305      	orrs	r5, r0
			Status |= VL53L0X_device_read_strobe(Dev);
   1c0d4:	4620      	mov	r0, r4
   1c0d6:	f7ff ff4e 	bl	1bf76 <VL53L0X_device_read_strobe>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
   1c0da:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_device_read_strobe(Dev);
   1c0dc:	4305      	orrs	r5, r0
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
   1c0de:	aa06      	add	r2, sp, #24
   1c0e0:	2190      	movs	r1, #144	; 0x90
   1c0e2:	4620      	mov	r0, r4
   1c0e4:	f7fe fb04 	bl	1a6f0 <VL53L0X_RdDWord>
			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
   1c0e8:	9b06      	ldr	r3, [sp, #24]
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
   1c0ea:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
   1c0ee:	0e1a      	lsrs	r2, r3, #24
   1c0f0:	f88d 2024 	strb.w	r2, [sp, #36]	; 0x24
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
   1c0f4:	0c1a      	lsrs	r2, r3, #16
   1c0f6:	f88d 2025 	strb.w	r2, [sp, #37]	; 0x25
			Status |= VL53L0X_device_read_strobe(Dev);
   1c0fa:	b26d      	sxtb	r5, r5
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
   1c0fc:	0a1a      	lsrs	r2, r3, #8
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
   1c0fe:	2194      	movs	r1, #148	; 0x94
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
   1c100:	4305      	orrs	r5, r0
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
   1c102:	f88d 2026 	strb.w	r2, [sp, #38]	; 0x26
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
   1c106:	4620      	mov	r0, r4
   1c108:	2225      	movs	r2, #37	; 0x25
   1c10a:	f7fe fa6d 	bl	1a5e8 <VL53L0X_WrByte>
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
   1c10e:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
   1c110:	4305      	orrs	r5, r0
			Status |= VL53L0X_device_read_strobe(Dev);
   1c112:	4620      	mov	r0, r4
   1c114:	f7ff ff2f 	bl	1bf76 <VL53L0X_device_read_strobe>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
   1c118:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_device_read_strobe(Dev);
   1c11a:	4305      	orrs	r5, r0
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
   1c11c:	aa06      	add	r2, sp, #24
   1c11e:	2190      	movs	r1, #144	; 0x90
   1c120:	4620      	mov	r0, r4
   1c122:	f7fe fae5 	bl	1a6f0 <VL53L0X_RdDWord>
			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
   1c126:	9b06      	ldr	r3, [sp, #24]
			Status |= VL53L0X_device_read_strobe(Dev);
   1c128:	b26d      	sxtb	r5, r5
			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
   1c12a:	0e1a      	lsrs	r2, r3, #24
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
   1c12c:	4305      	orrs	r5, r0
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
   1c12e:	0c1b      	lsrs	r3, r3, #16
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
   1c130:	b26d      	sxtb	r5, r5
			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
   1c132:	f88d 2028 	strb.w	r2, [sp, #40]	; 0x28
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
   1c136:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
		if (((option & 2) == 2) &&
   1c13a:	f017 0302 	ands.w	r3, r7, #2
   1c13e:	9302      	str	r3, [sp, #8]
   1c140:	f000 80db 	beq.w	1c2fa <VL53L0X_get_info_from_device+0x33e>
   1c144:	f016 0802 	ands.w	r8, r6, #2
   1c148:	f040 80d7 	bne.w	1c2fa <VL53L0X_get_info_from_device+0x33e>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
   1c14c:	2202      	movs	r2, #2
   1c14e:	2194      	movs	r1, #148	; 0x94
   1c150:	4620      	mov	r0, r4
   1c152:	f7fe fa49 	bl	1a5e8 <VL53L0X_WrByte>
   1c156:	9001      	str	r0, [sp, #4]
			Status |= VL53L0X_device_read_strobe(Dev);
   1c158:	4620      	mov	r0, r4
   1c15a:	f7ff ff0c 	bl	1bf76 <VL53L0X_device_read_strobe>
   1c15e:	9b01      	ldr	r3, [sp, #4]
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
   1c160:	f10d 0216 	add.w	r2, sp, #22
			Status |= VL53L0X_device_read_strobe(Dev);
   1c164:	4303      	orrs	r3, r0
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
   1c166:	2190      	movs	r1, #144	; 0x90
   1c168:	4620      	mov	r0, r4
			Status |= VL53L0X_device_read_strobe(Dev);
   1c16a:	431d      	orrs	r5, r3
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
   1c16c:	f7fe fa69 	bl	1a642 <VL53L0X_RdByte>
			Status |= VL53L0X_device_read_strobe(Dev);
   1c170:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
   1c172:	227b      	movs	r2, #123	; 0x7b
   1c174:	2194      	movs	r1, #148	; 0x94
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
   1c176:	4305      	orrs	r5, r0
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
   1c178:	4620      	mov	r0, r4
   1c17a:	f7fe fa35 	bl	1a5e8 <VL53L0X_WrByte>
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
   1c17e:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
   1c180:	4305      	orrs	r5, r0
			Status |= VL53L0X_device_read_strobe(Dev);
   1c182:	4620      	mov	r0, r4
   1c184:	f7ff fef7 	bl	1bf76 <VL53L0X_device_read_strobe>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
   1c188:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_device_read_strobe(Dev);
   1c18a:	4305      	orrs	r5, r0
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
   1c18c:	f10d 0217 	add.w	r2, sp, #23
   1c190:	2190      	movs	r1, #144	; 0x90
   1c192:	4620      	mov	r0, r4
   1c194:	f7fe fa55 	bl	1a642 <VL53L0X_RdByte>
			Status |= VL53L0X_device_read_strobe(Dev);
   1c198:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
   1c19a:	2277      	movs	r2, #119	; 0x77
   1c19c:	2194      	movs	r1, #148	; 0x94
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
   1c19e:	4305      	orrs	r5, r0
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
   1c1a0:	4620      	mov	r0, r4
   1c1a2:	f7fe fa21 	bl	1a5e8 <VL53L0X_WrByte>
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
   1c1a6:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
   1c1a8:	4305      	orrs	r5, r0
			Status |= VL53L0X_device_read_strobe(Dev);
   1c1aa:	4620      	mov	r0, r4
   1c1ac:	f7ff fee3 	bl	1bf76 <VL53L0X_device_read_strobe>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
   1c1b0:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_device_read_strobe(Dev);
   1c1b2:	4305      	orrs	r5, r0
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
   1c1b4:	aa06      	add	r2, sp, #24
   1c1b6:	2190      	movs	r1, #144	; 0x90
   1c1b8:	4620      	mov	r0, r4
   1c1ba:	f7fe fa99 	bl	1a6f0 <VL53L0X_RdDWord>
			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
   1c1be:	9b06      	ldr	r3, [sp, #24]
   1c1c0:	0e5a      	lsrs	r2, r3, #25
   1c1c2:	f88d 202c 	strb.w	r2, [sp, #44]	; 0x2c
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
   1c1c6:	f3c3 4286 	ubfx	r2, r3, #18, #7
   1c1ca:	f88d 202d 	strb.w	r2, [sp, #45]	; 0x2d
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
   1c1ce:	f3c3 22c6 	ubfx	r2, r3, #11, #7
   1c1d2:	f88d 202e 	strb.w	r2, [sp, #46]	; 0x2e
			Status |= VL53L0X_device_read_strobe(Dev);
   1c1d6:	b26d      	sxtb	r5, r5
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
   1c1d8:	f3c3 1206 	ubfx	r2, r3, #4, #7
			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
   1c1dc:	00db      	lsls	r3, r3, #3
   1c1de:	f003 0378 	and.w	r3, r3, #120	; 0x78
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
   1c1e2:	2194      	movs	r1, #148	; 0x94
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
   1c1e4:	4305      	orrs	r5, r0
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
   1c1e6:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
   1c1ea:	4620      	mov	r0, r4
   1c1ec:	2278      	movs	r2, #120	; 0x78
			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
   1c1ee:	f88d 3015 	strb.w	r3, [sp, #21]
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
   1c1f2:	f7fe f9f9 	bl	1a5e8 <VL53L0X_WrByte>
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
   1c1f6:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
   1c1f8:	4305      	orrs	r5, r0
			Status |= VL53L0X_device_read_strobe(Dev);
   1c1fa:	4620      	mov	r0, r4
   1c1fc:	f7ff febb 	bl	1bf76 <VL53L0X_device_read_strobe>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
   1c200:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_device_read_strobe(Dev);
   1c202:	4305      	orrs	r5, r0
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
   1c204:	aa06      	add	r2, sp, #24
   1c206:	2190      	movs	r1, #144	; 0x90
   1c208:	4620      	mov	r0, r4
   1c20a:	f7fe fa71 	bl	1a6f0 <VL53L0X_RdDWord>
					((TmpDWord >> 29) & 0x07f));
   1c20e:	9b06      	ldr	r3, [sp, #24]
			ProductId[4] = (char)(byte +
   1c210:	f89d 2015 	ldrb.w	r2, [sp, #21]
   1c214:	eb02 7253 	add.w	r2, r2, r3, lsr #29
   1c218:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
   1c21c:	f3c3 5286 	ubfx	r2, r3, #22, #7
   1c220:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
   1c224:	f3c3 32c6 	ubfx	r2, r3, #15, #7
   1c228:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
   1c22c:	f3c3 2206 	ubfx	r2, r3, #8, #7
   1c230:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
			Status |= VL53L0X_device_read_strobe(Dev);
   1c234:	b26d      	sxtb	r5, r5
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
   1c236:	f3c3 0246 	ubfx	r2, r3, #1, #7
			byte = (uint8_t)((TmpDWord & 0x001) << 6);
   1c23a:	019b      	lsls	r3, r3, #6
   1c23c:	f003 0340 	and.w	r3, r3, #64	; 0x40
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
   1c240:	2194      	movs	r1, #148	; 0x94
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
   1c242:	4305      	orrs	r5, r0
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
   1c244:	f88d 2034 	strb.w	r2, [sp, #52]	; 0x34
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
   1c248:	4620      	mov	r0, r4
   1c24a:	2279      	movs	r2, #121	; 0x79
			byte = (uint8_t)((TmpDWord & 0x001) << 6);
   1c24c:	f88d 3015 	strb.w	r3, [sp, #21]
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
   1c250:	f7fe f9ca 	bl	1a5e8 <VL53L0X_WrByte>
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
   1c254:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
   1c256:	4305      	orrs	r5, r0
			Status |= VL53L0X_device_read_strobe(Dev);
   1c258:	4620      	mov	r0, r4
   1c25a:	f7ff fe8c 	bl	1bf76 <VL53L0X_device_read_strobe>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
   1c25e:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_device_read_strobe(Dev);
   1c260:	4305      	orrs	r5, r0
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
   1c262:	aa06      	add	r2, sp, #24
   1c264:	2190      	movs	r1, #144	; 0x90
   1c266:	4620      	mov	r0, r4
   1c268:	f7fe fa42 	bl	1a6f0 <VL53L0X_RdDWord>
					((TmpDWord >> 26) & 0x07f));
   1c26c:	9b06      	ldr	r3, [sp, #24]
			ProductId[9] = (char)(byte +
   1c26e:	f89d 2015 	ldrb.w	r2, [sp, #21]
   1c272:	eb02 6293 	add.w	r2, r2, r3, lsr #26
   1c276:	f88d 2035 	strb.w	r2, [sp, #53]	; 0x35
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
   1c27a:	f3c3 42c6 	ubfx	r2, r3, #19, #7
   1c27e:	f88d 2036 	strb.w	r2, [sp, #54]	; 0x36
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
   1c282:	f3c3 3206 	ubfx	r2, r3, #12, #7
   1c286:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
			Status |= VL53L0X_device_read_strobe(Dev);
   1c28a:	b26d      	sxtb	r5, r5
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
   1c28c:	f3c3 1246 	ubfx	r2, r3, #5, #7
			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
   1c290:	009b      	lsls	r3, r3, #2
   1c292:	f003 037c 	and.w	r3, r3, #124	; 0x7c
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
   1c296:	2194      	movs	r1, #148	; 0x94
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
   1c298:	4305      	orrs	r5, r0
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
   1c29a:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
   1c29e:	4620      	mov	r0, r4
   1c2a0:	227a      	movs	r2, #122	; 0x7a
			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
   1c2a2:	f88d 3015 	strb.w	r3, [sp, #21]
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
   1c2a6:	f7fe f99f 	bl	1a5e8 <VL53L0X_WrByte>
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
   1c2aa:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
   1c2ac:	4305      	orrs	r5, r0
			Status |= VL53L0X_device_read_strobe(Dev);
   1c2ae:	4620      	mov	r0, r4
   1c2b0:	f7ff fe61 	bl	1bf76 <VL53L0X_device_read_strobe>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
   1c2b4:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_device_read_strobe(Dev);
   1c2b6:	4305      	orrs	r5, r0
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
   1c2b8:	aa06      	add	r2, sp, #24
   1c2ba:	2190      	movs	r1, #144	; 0x90
   1c2bc:	4620      	mov	r0, r4
   1c2be:	f7fe fa17 	bl	1a6f0 <VL53L0X_RdDWord>
					((TmpDWord >> 30) & 0x07f));
   1c2c2:	9b06      	ldr	r3, [sp, #24]
			ProductId[13] = (char)(byte +
   1c2c4:	f89d 2015 	ldrb.w	r2, [sp, #21]
			ProductId[18] = '\0';
   1c2c8:	f88d 803e 	strb.w	r8, [sp, #62]	; 0x3e
			ProductId[13] = (char)(byte +
   1c2cc:	eb02 7293 	add.w	r2, r2, r3, lsr #30
   1c2d0:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
   1c2d4:	f3c3 52c6 	ubfx	r2, r3, #23, #7
			Status |= VL53L0X_device_read_strobe(Dev);
   1c2d8:	b26d      	sxtb	r5, r5
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
   1c2da:	f88d 203a 	strb.w	r2, [sp, #58]	; 0x3a
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
   1c2de:	f3c3 4206 	ubfx	r2, r3, #16, #7
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
   1c2e2:	4305      	orrs	r5, r0
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
   1c2e4:	f88d 203b 	strb.w	r2, [sp, #59]	; 0x3b
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
   1c2e8:	f3c3 2246 	ubfx	r2, r3, #9, #7
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
   1c2ec:	f3c3 0386 	ubfx	r3, r3, #2, #7
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
   1c2f0:	b26d      	sxtb	r5, r5
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
   1c2f2:	f88d 203c 	strb.w	r2, [sp, #60]	; 0x3c
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
   1c2f6:	f88d 303d 	strb.w	r3, [sp, #61]	; 0x3d
		if (((option & 4) == 4) &&
   1c2fa:	f017 0304 	ands.w	r3, r7, #4
   1c2fe:	9301      	str	r3, [sp, #4]
   1c300:	f000 80f1 	beq.w	1c4e6 <VL53L0X_get_info_from_device+0x52a>
   1c304:	0773      	lsls	r3, r6, #29
   1c306:	f100 80ee 	bmi.w	1c4e6 <VL53L0X_get_info_from_device+0x52a>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
   1c30a:	227b      	movs	r2, #123	; 0x7b
   1c30c:	2194      	movs	r1, #148	; 0x94
   1c30e:	4620      	mov	r0, r4
   1c310:	f7fe f96a 	bl	1a5e8 <VL53L0X_WrByte>
   1c314:	4680      	mov	r8, r0
			Status |= VL53L0X_device_read_strobe(Dev);
   1c316:	4620      	mov	r0, r4
   1c318:	f7ff fe2d 	bl	1bf76 <VL53L0X_device_read_strobe>
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
   1c31c:	aa07      	add	r2, sp, #28
			Status |= VL53L0X_device_read_strobe(Dev);
   1c31e:	ea48 0800 	orr.w	r8, r8, r0
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
   1c322:	2190      	movs	r1, #144	; 0x90
   1c324:	4620      	mov	r0, r4
   1c326:	f7fe f9e3 	bl	1a6f0 <VL53L0X_RdDWord>
			Status |= VL53L0X_device_read_strobe(Dev);
   1c32a:	ea45 0508 	orr.w	r5, r5, r8
   1c32e:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
   1c330:	227c      	movs	r2, #124	; 0x7c
   1c332:	2194      	movs	r1, #148	; 0x94
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
   1c334:	4305      	orrs	r5, r0
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
   1c336:	4620      	mov	r0, r4
   1c338:	f7fe f956 	bl	1a5e8 <VL53L0X_WrByte>
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
   1c33c:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
   1c33e:	4305      	orrs	r5, r0
			Status |= VL53L0X_device_read_strobe(Dev);
   1c340:	4620      	mov	r0, r4
   1c342:	f7ff fe18 	bl	1bf76 <VL53L0X_device_read_strobe>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
   1c346:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_device_read_strobe(Dev);
   1c348:	4305      	orrs	r5, r0
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
   1c34a:	aa08      	add	r2, sp, #32
   1c34c:	2190      	movs	r1, #144	; 0x90
   1c34e:	4620      	mov	r0, r4
   1c350:	f7fe f9ce 	bl	1a6f0 <VL53L0X_RdDWord>
			Status |= VL53L0X_device_read_strobe(Dev);
   1c354:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
   1c356:	2273      	movs	r2, #115	; 0x73
   1c358:	2194      	movs	r1, #148	; 0x94
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
   1c35a:	4305      	orrs	r5, r0
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
   1c35c:	4620      	mov	r0, r4
   1c35e:	f7fe f943 	bl	1a5e8 <VL53L0X_WrByte>
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
   1c362:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
   1c364:	4305      	orrs	r5, r0
			Status |= VL53L0X_device_read_strobe(Dev);
   1c366:	4620      	mov	r0, r4
   1c368:	f7ff fe05 	bl	1bf76 <VL53L0X_device_read_strobe>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
   1c36c:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_device_read_strobe(Dev);
   1c36e:	4305      	orrs	r5, r0
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
   1c370:	aa06      	add	r2, sp, #24
   1c372:	2190      	movs	r1, #144	; 0x90
   1c374:	4620      	mov	r0, r4
   1c376:	f7fe f9bb 	bl	1a6f0 <VL53L0X_RdDWord>
			Status |= VL53L0X_device_read_strobe(Dev);
   1c37a:	b26d      	sxtb	r5, r5
				0x0000000ff) << 8;
   1c37c:	9b06      	ldr	r3, [sp, #24]
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
   1c37e:	2274      	movs	r2, #116	; 0x74
   1c380:	2194      	movs	r1, #148	; 0x94
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
   1c382:	4305      	orrs	r5, r0
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
   1c384:	4620      	mov	r0, r4
				0x0000000ff) << 8;
   1c386:	ea4f 2803 	mov.w	r8, r3, lsl #8
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
   1c38a:	f7fe f92d 	bl	1a5e8 <VL53L0X_WrByte>
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
   1c38e:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
   1c390:	4305      	orrs	r5, r0
			Status |= VL53L0X_device_read_strobe(Dev);
   1c392:	4620      	mov	r0, r4
   1c394:	f7ff fdef 	bl	1bf76 <VL53L0X_device_read_strobe>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
   1c398:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_device_read_strobe(Dev);
   1c39a:	4305      	orrs	r5, r0
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
   1c39c:	aa06      	add	r2, sp, #24
   1c39e:	2190      	movs	r1, #144	; 0x90
   1c3a0:	4620      	mov	r0, r4
   1c3a2:	f7fe f9a5 	bl	1a6f0 <VL53L0X_RdDWord>
			Status |= VL53L0X_device_read_strobe(Dev);
   1c3a6:	b26d      	sxtb	r5, r5
				0xff000000) >> 24);
   1c3a8:	f89d 301b 	ldrb.w	r3, [sp, #27]
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
   1c3ac:	2275      	movs	r2, #117	; 0x75
   1c3ae:	2194      	movs	r1, #148	; 0x94
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
   1c3b0:	4305      	orrs	r5, r0
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
   1c3b2:	fa1f f888 	uxth.w	r8, r8
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
   1c3b6:	4620      	mov	r0, r4
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
   1c3b8:	ea43 0808 	orr.w	r8, r3, r8
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
   1c3bc:	f7fe f914 	bl	1a5e8 <VL53L0X_WrByte>
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
   1c3c0:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
   1c3c2:	4305      	orrs	r5, r0
			Status |= VL53L0X_device_read_strobe(Dev);
   1c3c4:	4620      	mov	r0, r4
   1c3c6:	f7ff fdd6 	bl	1bf76 <VL53L0X_device_read_strobe>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
   1c3ca:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_device_read_strobe(Dev);
   1c3cc:	4305      	orrs	r5, r0
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
   1c3ce:	aa06      	add	r2, sp, #24
   1c3d0:	2190      	movs	r1, #144	; 0x90
   1c3d2:	4620      	mov	r0, r4
   1c3d4:	f7fe f98c 	bl	1a6f0 <VL53L0X_RdDWord>
							<< 8;
   1c3d8:	9b06      	ldr	r3, [sp, #24]
			Status |= VL53L0X_device_read_strobe(Dev);
   1c3da:	b26d      	sxtb	r5, r5
							<< 8;
   1c3dc:	021b      	lsls	r3, r3, #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
   1c3de:	b29b      	uxth	r3, r3
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
   1c3e0:	2276      	movs	r2, #118	; 0x76
   1c3e2:	2194      	movs	r1, #148	; 0x94
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
   1c3e4:	4305      	orrs	r5, r0
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
   1c3e6:	4620      	mov	r0, r4
			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
   1c3e8:	9303      	str	r3, [sp, #12]
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
   1c3ea:	f7fe f8fd 	bl	1a5e8 <VL53L0X_WrByte>
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
   1c3ee:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
   1c3f0:	4305      	orrs	r5, r0
			Status |= VL53L0X_device_read_strobe(Dev);
   1c3f2:	4620      	mov	r0, r4
   1c3f4:	f7ff fdbf 	bl	1bf76 <VL53L0X_device_read_strobe>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
   1c3f8:	b26d      	sxtb	r5, r5
			Status |= VL53L0X_device_read_strobe(Dev);
   1c3fa:	4305      	orrs	r5, r0
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
   1c3fc:	aa06      	add	r2, sp, #24
   1c3fe:	2190      	movs	r1, #144	; 0x90
   1c400:	4620      	mov	r0, r4
   1c402:	f7fe f975 	bl	1a6f0 <VL53L0X_RdDWord>
			Status |= VL53L0X_device_read_strobe(Dev);
   1c406:	b26d      	sxtb	r5, r5
							>> 24);
   1c408:	f89d 201b 	ldrb.w	r2, [sp, #27]
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
   1c40c:	9b03      	ldr	r3, [sp, #12]
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
   1c40e:	4305      	orrs	r5, r0
   1c410:	b26d      	sxtb	r5, r5
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
   1c412:	4313      	orrs	r3, r2
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
   1c414:	2200      	movs	r2, #0
   1c416:	2181      	movs	r1, #129	; 0x81
   1c418:	4620      	mov	r0, r4
   1c41a:	9303      	str	r3, [sp, #12]
   1c41c:	f7fe f8e4 	bl	1a5e8 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
   1c420:	2206      	movs	r2, #6
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
   1c422:	4305      	orrs	r5, r0
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
   1c424:	21ff      	movs	r1, #255	; 0xff
   1c426:	4620      	mov	r0, r4
   1c428:	f7fe f8de 	bl	1a5e8 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
   1c42c:	b26d      	sxtb	r5, r5
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
   1c42e:	4305      	orrs	r5, r0
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
   1c430:	f10d 0215 	add.w	r2, sp, #21
   1c434:	2183      	movs	r1, #131	; 0x83
   1c436:	4620      	mov	r0, r4
   1c438:	f7fe f903 	bl	1a642 <VL53L0X_RdByte>
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
   1c43c:	f89d 2015 	ldrb.w	r2, [sp, #21]
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
   1c440:	b26d      	sxtb	r5, r5
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
   1c442:	4305      	orrs	r5, r0
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
   1c444:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
   1c448:	2183      	movs	r1, #131	; 0x83
   1c44a:	4620      	mov	r0, r4
   1c44c:	f7fe f8cc 	bl	1a5e8 <VL53L0X_WrByte>
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
   1c450:	b26d      	sxtb	r5, r5
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
   1c452:	4305      	orrs	r5, r0
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
   1c454:	2201      	movs	r2, #1
   1c456:	21ff      	movs	r1, #255	; 0xff
   1c458:	4620      	mov	r0, r4
   1c45a:	f7fe f8c5 	bl	1a5e8 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
   1c45e:	b26d      	sxtb	r5, r5
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
   1c460:	4305      	orrs	r5, r0
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
   1c462:	2201      	movs	r2, #1
   1c464:	2100      	movs	r1, #0
   1c466:	4620      	mov	r0, r4
   1c468:	f7fe f8be 	bl	1a5e8 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
   1c46c:	b26d      	sxtb	r5, r5
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
   1c46e:	4305      	orrs	r5, r0
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
   1c470:	2200      	movs	r2, #0
   1c472:	21ff      	movs	r1, #255	; 0xff
   1c474:	4620      	mov	r0, r4
   1c476:	f7fe f8b7 	bl	1a5e8 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
   1c47a:	b26d      	sxtb	r5, r5
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
   1c47c:	4305      	orrs	r5, r0
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
   1c47e:	2200      	movs	r2, #0
   1c480:	2180      	movs	r1, #128	; 0x80
   1c482:	4620      	mov	r0, r4
   1c484:	f7fe f8b0 	bl	1a5e8 <VL53L0X_WrByte>
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
   1c488:	b26d      	sxtb	r5, r5
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
   1c48a:	4305      	orrs	r5, r0
   1c48c:	b26d      	sxtb	r5, r5
	if ((Status == VL53L0X_ERROR_NONE) &&
   1c48e:	9b03      	ldr	r3, [sp, #12]
   1c490:	bb05      	cbnz	r5, 1c4d4 <VL53L0X_get_info_from_device+0x518>
		if (((option & 1) == 1) &&
   1c492:	f1bb 0f00 	cmp.w	fp, #0
   1c496:	d12a      	bne.n	1c4ee <VL53L0X_get_info_from_device+0x532>
		if (((option & 2) == 2) &&
   1c498:	9a02      	ldr	r2, [sp, #8]
   1c49a:	2a00      	cmp	r2, #0
   1c49c:	d139      	bne.n	1c512 <VL53L0X_get_info_from_device+0x556>
		if (((option & 4) == 4) &&
   1c49e:	9a01      	ldr	r2, [sp, #4]
   1c4a0:	b1aa      	cbz	r2, 1c4ce <VL53L0X_get_info_from_device+0x512>
   1c4a2:	0772      	lsls	r2, r6, #29
   1c4a4:	d413      	bmi.n	1c4ce <VL53L0X_get_info_from_device+0x512>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
   1c4a6:	9a07      	ldr	r2, [sp, #28]
   1c4a8:	f8c4 2118 	str.w	r2, [r4, #280]	; 0x118
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
   1c4ac:	9a08      	ldr	r2, [sp, #32]
   1c4ae:	f8c4 211c 	str.w	r2, [r4, #284]	; 0x11c
			SignalRateMeasFixed400mmFix =
   1c4b2:	ea4f 2248 	mov.w	r2, r8, lsl #9
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
   1c4b6:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
			if (DistMeasFixed1104_400_mm != 0) {
   1c4ba:	b13b      	cbz	r3, 1c4cc <VL53L0X_get_info_from_device+0x510>
					OffsetFixed1104_mm =
   1c4bc:	f5a3 53c8 	sub.w	r3, r3, #6400	; 0x1900
						* 1000) >> 4;
   1c4c0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   1c4c4:	4353      	muls	r3, r2
   1c4c6:	091b      	lsrs	r3, r3, #4
					OffsetMicroMeters *= -1;
   1c4c8:	425b      	negs	r3, r3
   1c4ca:	b21b      	sxth	r3, r3
			PALDevDataSet(Dev,
   1c4cc:	60e3      	str	r3, [r4, #12]
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
   1c4ce:	433e      	orrs	r6, r7
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
   1c4d0:	f884 60f0 	strb.w	r6, [r4, #240]	; 0xf0
}
   1c4d4:	4628      	mov	r0, r5
   1c4d6:	b011      	add	sp, #68	; 0x44
   1c4d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint8_t ReferenceSpadType = 0;
   1c4dc:	46d9      	mov	r9, fp
	uint8_t ReferenceSpadCount = 0;
   1c4de:	46da      	mov	sl, fp
   1c4e0:	e62b      	b.n	1c13a <VL53L0X_get_info_from_device+0x17e>
   1c4e2:	46ca      	mov	sl, r9
   1c4e4:	e629      	b.n	1c13a <VL53L0X_get_info_from_device+0x17e>
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
   1c4e6:	f04f 0800 	mov.w	r8, #0
	uint32_t DistMeasFixed1104_400_mm = 0;
   1c4ea:	4643      	mov	r3, r8
   1c4ec:	e792      	b.n	1c414 <VL53L0X_get_info_from_device+0x458>
		if (((option & 1) == 1) &&
   1c4ee:	07f0      	lsls	r0, r6, #31
   1c4f0:	d4d2      	bmi.n	1c498 <VL53L0X_get_info_from_device+0x4dc>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
   1c4f2:	f884 a113 	strb.w	sl, [r4, #275]	; 0x113
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
   1c4f6:	f884 9114 	strb.w	r9, [r4, #276]	; 0x114
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
   1c4fa:	a909      	add	r1, sp, #36	; 0x24
   1c4fc:	f504 7295 	add.w	r2, r4, #298	; 0x12a
   1c500:	f504 7098 	add.w	r0, r4, #304	; 0x130
					NvmRefGoodSpadMap[i];
   1c504:	f811 cb01 	ldrb.w	ip, [r1], #1
				Dev->Data.SpadData.RefGoodSpadMap[i] =
   1c508:	f802 cb01 	strb.w	ip, [r2], #1
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
   1c50c:	4290      	cmp	r0, r2
   1c50e:	d1f9      	bne.n	1c504 <VL53L0X_get_info_from_device+0x548>
   1c510:	e7c2      	b.n	1c498 <VL53L0X_get_info_from_device+0x4dc>
		if (((option & 2) == 2) &&
   1c512:	07b1      	lsls	r1, r6, #30
   1c514:	d4c3      	bmi.n	1c49e <VL53L0X_get_info_from_device+0x4e2>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
   1c516:	f89d 2016 	ldrb.w	r2, [sp, #22]
   1c51a:	f884 20f1 	strb.w	r2, [r4, #241]	; 0xf1
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
   1c51e:	f89d 2017 	ldrb.w	r2, [sp, #23]
   1c522:	f884 20f2 	strb.w	r2, [r4, #242]	; 0xf2
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
   1c526:	a90b      	add	r1, sp, #44	; 0x2c
   1c528:	f104 00f3 	add.w	r0, r4, #243	; 0xf3
   1c52c:	9302      	str	r3, [sp, #8]
   1c52e:	f7fd fd48 	bl	19fc2 <strcpy>
   1c532:	9b02      	ldr	r3, [sp, #8]
   1c534:	e7b3      	b.n	1c49e <VL53L0X_get_info_from_device+0x4e2>
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
   1c536:	464d      	mov	r5, r9
   1c538:	e7cc      	b.n	1c4d4 <VL53L0X_get_info_from_device+0x518>

0001c53a <VL53L0X_encode_timeout>:
	if (timeout_macro_clks > 0) {
   1c53a:	b150      	cbz	r0, 1c552 <VL53L0X_encode_timeout+0x18>
		ls_byte = timeout_macro_clks - 1;
   1c53c:	3801      	subs	r0, #1
		while ((ls_byte & 0xFFFFFF00) > 0) {
   1c53e:	2300      	movs	r3, #0
   1c540:	f030 01ff 	bics.w	r1, r0, #255	; 0xff
   1c544:	b29a      	uxth	r2, r3
   1c546:	f103 0301 	add.w	r3, r3, #1
   1c54a:	d103      	bne.n	1c554 <VL53L0X_encode_timeout+0x1a>
		encoded_timeout = (ms_byte << 8)
   1c54c:	eb00 2002 	add.w	r0, r0, r2, lsl #8
   1c550:	b280      	uxth	r0, r0
}
   1c552:	4770      	bx	lr
			ls_byte = ls_byte >> 1;
   1c554:	0840      	lsrs	r0, r0, #1
			ms_byte++;
   1c556:	e7f3      	b.n	1c540 <VL53L0X_encode_timeout+0x6>

0001c558 <VL53L0X_decode_timeout>:
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
   1c558:	b2c3      	uxtb	r3, r0
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
   1c55a:	0a00      	lsrs	r0, r0, #8
   1c55c:	fa03 f000 	lsl.w	r0, r3, r0
}
   1c560:	3001      	adds	r0, #1
   1c562:	4770      	bx	lr

0001c564 <get_sequence_step_timeout>:
{
   1c564:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
   1c568:	2902      	cmp	r1, #2
	uint8_t EncodedTimeOutByte = 0;
   1c56a:	f04f 0500 	mov.w	r5, #0
{
   1c56e:	4607      	mov	r7, r0
   1c570:	4616      	mov	r6, r2
	uint8_t EncodedTimeOutByte = 0;
   1c572:	f88d 5003 	strb.w	r5, [sp, #3]
	uint16_t PreRangeEncodedTimeOut = 0;
   1c576:	f8ad 5004 	strh.w	r5, [sp, #4]
	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
   1c57a:	d81c      	bhi.n	1c5b6 <get_sequence_step_timeout+0x52>
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
   1c57c:	f10d 0202 	add.w	r2, sp, #2
   1c580:	4629      	mov	r1, r5
   1c582:	f7fe fda7 	bl	1b0d4 <VL53L0X_GetVcselPulsePeriod>
		if (Status == VL53L0X_ERROR_NONE) {
   1c586:	4604      	mov	r4, r0
   1c588:	b930      	cbnz	r0, 1c598 <get_sequence_step_timeout+0x34>
			Status = VL53L0X_RdByte(Dev,
   1c58a:	f10d 0203 	add.w	r2, sp, #3
   1c58e:	2146      	movs	r1, #70	; 0x46
   1c590:	4638      	mov	r0, r7
   1c592:	f7fe f856 	bl	1a642 <VL53L0X_RdByte>
   1c596:	4604      	mov	r4, r0
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
   1c598:	f89d 0003 	ldrb.w	r0, [sp, #3]
			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
   1c59c:	f7ff ffdc 	bl	1c558 <VL53L0X_decode_timeout>
			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
   1c5a0:	f89d 2002 	ldrb.w	r2, [sp, #2]
   1c5a4:	b281      	uxth	r1, r0
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
   1c5a6:	4638      	mov	r0, r7
   1c5a8:	f7fb fb54 	bl	17c54 <VL53L0X_calc_timeout_us>
	*pTimeOutMicroSecs = TimeoutMicroSeconds;
   1c5ac:	6030      	str	r0, [r6, #0]
}
   1c5ae:	4620      	mov	r0, r4
   1c5b0:	b004      	add	sp, #16
   1c5b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
   1c5b6:	2903      	cmp	r1, #3
   1c5b8:	d118      	bne.n	1c5ec <get_sequence_step_timeout+0x88>
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
   1c5ba:	f10d 0202 	add.w	r2, sp, #2
   1c5be:	4629      	mov	r1, r5
   1c5c0:	f7fe fd88 	bl	1b0d4 <VL53L0X_GetVcselPulsePeriod>
		if (Status == VL53L0X_ERROR_NONE) {
   1c5c4:	4604      	mov	r4, r0
   1c5c6:	2800      	cmp	r0, #0
   1c5c8:	d149      	bne.n	1c65e <get_sequence_step_timeout+0xfa>
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
   1c5ca:	4601      	mov	r1, r0
   1c5cc:	f10d 0202 	add.w	r2, sp, #2
   1c5d0:	4638      	mov	r0, r7
   1c5d2:	f7fe fd7f 	bl	1b0d4 <VL53L0X_GetVcselPulsePeriod>
			if (Status == VL53L0X_ERROR_NONE) {
   1c5d6:	4604      	mov	r4, r0
   1c5d8:	b928      	cbnz	r0, 1c5e6 <get_sequence_step_timeout+0x82>
				Status = VL53L0X_RdWord(Dev,
   1c5da:	aa01      	add	r2, sp, #4
   1c5dc:	2151      	movs	r1, #81	; 0x51
   1c5de:	4638      	mov	r0, r7
   1c5e0:	f7fe f86b 	bl	1a6ba <VL53L0X_RdWord>
   1c5e4:	4604      	mov	r4, r0
			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
   1c5e6:	f8bd 0004 	ldrh.w	r0, [sp, #4]
   1c5ea:	e7d7      	b.n	1c59c <get_sequence_step_timeout+0x38>
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
   1c5ec:	2904      	cmp	r1, #4
   1c5ee:	d138      	bne.n	1c662 <get_sequence_step_timeout+0xfe>
		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
   1c5f0:	a902      	add	r1, sp, #8
   1c5f2:	f7fe fdc3 	bl	1b17c <VL53L0X_GetSequenceStepEnables>
		if (SchedulerSequenceSteps.PreRangeOn) {
   1c5f6:	f89d 000b 	ldrb.w	r0, [sp, #11]
   1c5fa:	b1a8      	cbz	r0, 1c628 <get_sequence_step_timeout+0xc4>
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
   1c5fc:	f10d 0202 	add.w	r2, sp, #2
   1c600:	4629      	mov	r1, r5
   1c602:	4638      	mov	r0, r7
   1c604:	f7fe fd66 	bl	1b0d4 <VL53L0X_GetVcselPulsePeriod>
   1c608:	4604      	mov	r4, r0
			if (Status == VL53L0X_ERROR_NONE) {
   1c60a:	b958      	cbnz	r0, 1c624 <get_sequence_step_timeout+0xc0>
				Status = VL53L0X_RdWord(Dev,
   1c60c:	aa01      	add	r2, sp, #4
   1c60e:	2151      	movs	r1, #81	; 0x51
   1c610:	4638      	mov	r0, r7
   1c612:	f7fe f852 	bl	1a6ba <VL53L0X_RdWord>
   1c616:	4604      	mov	r4, r0
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
   1c618:	f8bd 0004 	ldrh.w	r0, [sp, #4]
   1c61c:	f7ff ff9c 	bl	1c558 <VL53L0X_decode_timeout>
   1c620:	b285      	uxth	r5, r0
		if (Status == VL53L0X_ERROR_NONE) {
   1c622:	b114      	cbz	r4, 1c62a <get_sequence_step_timeout+0xc6>
	uint16_t FinalRangeTimeOutMClks = 0;
   1c624:	2000      	movs	r0, #0
   1c626:	e015      	b.n	1c654 <get_sequence_step_timeout+0xf0>
		PreRangeTimeOutMClks = 0;
   1c628:	4605      	mov	r5, r0
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
   1c62a:	f10d 0202 	add.w	r2, sp, #2
   1c62e:	2101      	movs	r1, #1
   1c630:	4638      	mov	r0, r7
   1c632:	f7fe fd4f 	bl	1b0d4 <VL53L0X_GetVcselPulsePeriod>
		if (Status == VL53L0X_ERROR_NONE) {
   1c636:	4604      	mov	r4, r0
   1c638:	2800      	cmp	r0, #0
   1c63a:	d1f3      	bne.n	1c624 <get_sequence_step_timeout+0xc0>
			Status = VL53L0X_RdWord(Dev,
   1c63c:	f10d 0206 	add.w	r2, sp, #6
   1c640:	2171      	movs	r1, #113	; 0x71
   1c642:	4638      	mov	r0, r7
   1c644:	f7fe f839 	bl	1a6ba <VL53L0X_RdWord>
   1c648:	4604      	mov	r4, r0
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
   1c64a:	f8bd 0006 	ldrh.w	r0, [sp, #6]
   1c64e:	f7ff ff83 	bl	1c558 <VL53L0X_decode_timeout>
   1c652:	b280      	uxth	r0, r0
		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
   1c654:	1b45      	subs	r5, r0, r5
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
   1c656:	f89d 2002 	ldrb.w	r2, [sp, #2]
   1c65a:	b2a9      	uxth	r1, r5
   1c65c:	e7a3      	b.n	1c5a6 <get_sequence_step_timeout+0x42>
	uint32_t TimeoutMicroSeconds = 0;
   1c65e:	4628      	mov	r0, r5
   1c660:	e7a4      	b.n	1c5ac <get_sequence_step_timeout+0x48>
   1c662:	4628      	mov	r0, r5
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
   1c664:	462c      	mov	r4, r5
   1c666:	e7a1      	b.n	1c5ac <get_sequence_step_timeout+0x48>

0001c668 <set_sequence_step_timeout>:
{
   1c668:	b5f0      	push	{r4, r5, r6, r7, lr}
	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
   1c66a:	2902      	cmp	r1, #2
{
   1c66c:	b085      	sub	sp, #20
   1c66e:	4605      	mov	r5, r0
   1c670:	4616      	mov	r6, r2
	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
   1c672:	d81e      	bhi.n	1c6b2 <set_sequence_step_timeout+0x4a>
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
   1c674:	f10d 0205 	add.w	r2, sp, #5
   1c678:	2100      	movs	r1, #0
   1c67a:	f7fe fd2b 	bl	1b0d4 <VL53L0X_GetVcselPulsePeriod>
		if (Status == VL53L0X_ERROR_NONE) {
   1c67e:	4604      	mov	r4, r0
   1c680:	b9a0      	cbnz	r0, 1c6ac <set_sequence_step_timeout+0x44>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
   1c682:	f89d 2005 	ldrb.w	r2, [sp, #5]
   1c686:	4631      	mov	r1, r6
   1c688:	4628      	mov	r0, r5
   1c68a:	f7fb facf 	bl	17c2c <VL53L0X_calc_timeout_mclks>
			if (MsrcRangeTimeOutMClks > 256)
   1c68e:	b283      	uxth	r3, r0
   1c690:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
				MsrcEncodedTimeOut =
   1c694:	bf9a      	itte	ls
   1c696:	f100 32ff 	addls.w	r2, r0, #4294967295	; 0xffffffff
   1c69a:	b2d2      	uxtbls	r2, r2
				MsrcEncodedTimeOut = 255;
   1c69c:	22ff      	movhi	r2, #255	; 0xff
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
   1c69e:	f8a5 20d8 	strh.w	r2, [r5, #216]	; 0xd8
			Status = VL53L0X_WrByte(Dev,
   1c6a2:	2146      	movs	r1, #70	; 0x46
   1c6a4:	4628      	mov	r0, r5
   1c6a6:	f7fd ff9f 	bl	1a5e8 <VL53L0X_WrByte>
   1c6aa:	4604      	mov	r4, r0
}
   1c6ac:	4620      	mov	r0, r4
   1c6ae:	b005      	add	sp, #20
   1c6b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
   1c6b2:	2903      	cmp	r1, #3
   1c6b4:	d11f      	bne.n	1c6f6 <set_sequence_step_timeout+0x8e>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
   1c6b6:	f10d 0205 	add.w	r2, sp, #5
   1c6ba:	2100      	movs	r1, #0
   1c6bc:	f7fe fd0a 	bl	1b0d4 <VL53L0X_GetVcselPulsePeriod>
					VL53L0X_calc_timeout_mclks(Dev,
   1c6c0:	f89d 2005 	ldrb.w	r2, [sp, #5]
   1c6c4:	4631      	mov	r1, r6
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
   1c6c6:	4604      	mov	r4, r0
					VL53L0X_calc_timeout_mclks(Dev,
   1c6c8:	4628      	mov	r0, r5
   1c6ca:	f7fb faaf 	bl	17c2c <VL53L0X_calc_timeout_mclks>
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
   1c6ce:	b280      	uxth	r0, r0
   1c6d0:	f7ff ff33 	bl	1c53a <VL53L0X_encode_timeout>
   1c6d4:	4602      	mov	r2, r0
   1c6d6:	f8ad 0006 	strh.w	r0, [sp, #6]
				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
   1c6da:	f8a5 00d8 	strh.w	r0, [r5, #216]	; 0xd8
			if (Status == VL53L0X_ERROR_NONE) {
   1c6de:	2c00      	cmp	r4, #0
   1c6e0:	d1e4      	bne.n	1c6ac <set_sequence_step_timeout+0x44>
				Status = VL53L0X_WrWord(Dev,
   1c6e2:	2151      	movs	r1, #81	; 0x51
   1c6e4:	4628      	mov	r0, r5
   1c6e6:	f7fd ff94 	bl	1a612 <VL53L0X_WrWord>
			if (Status == VL53L0X_ERROR_NONE) {
   1c6ea:	4604      	mov	r4, r0
   1c6ec:	2800      	cmp	r0, #0
   1c6ee:	d1dd      	bne.n	1c6ac <set_sequence_step_timeout+0x44>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
   1c6f0:	f8c5 60e4 	str.w	r6, [r5, #228]	; 0xe4
   1c6f4:	e7da      	b.n	1c6ac <set_sequence_step_timeout+0x44>
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
   1c6f6:	2904      	cmp	r1, #4
   1c6f8:	d139      	bne.n	1c76e <set_sequence_step_timeout+0x106>
			VL53L0X_GetSequenceStepEnables(Dev,
   1c6fa:	a902      	add	r1, sp, #8
   1c6fc:	f7fe fd3e 	bl	1b17c <VL53L0X_GetSequenceStepEnables>
			if (SchedulerSequenceSteps.PreRangeOn) {
   1c700:	f89d 700b 	ldrb.w	r7, [sp, #11]
   1c704:	b1b7      	cbz	r7, 1c734 <set_sequence_step_timeout+0xcc>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
   1c706:	f10d 0205 	add.w	r2, sp, #5
   1c70a:	2100      	movs	r1, #0
   1c70c:	4628      	mov	r0, r5
   1c70e:	f7fe fce1 	bl	1b0d4 <VL53L0X_GetVcselPulsePeriod>
				if (Status == VL53L0X_ERROR_NONE) {
   1c712:	4604      	mov	r4, r0
   1c714:	2800      	cmp	r0, #0
   1c716:	d1c9      	bne.n	1c6ac <set_sequence_step_timeout+0x44>
					Status = VL53L0X_RdWord(Dev, 0x51,
   1c718:	f10d 0206 	add.w	r2, sp, #6
   1c71c:	2151      	movs	r1, #81	; 0x51
   1c71e:	4628      	mov	r0, r5
   1c720:	f7fd ffcb 	bl	1a6ba <VL53L0X_RdWord>
   1c724:	4604      	mov	r4, r0
						VL53L0X_decode_timeout(
   1c726:	f8bd 0006 	ldrh.w	r0, [sp, #6]
   1c72a:	f7ff ff15 	bl	1c558 <VL53L0X_decode_timeout>
					PreRangeTimeOutMClks =
   1c72e:	b287      	uxth	r7, r0
			if (Status == VL53L0X_ERROR_NONE) {
   1c730:	2c00      	cmp	r4, #0
   1c732:	d1bb      	bne.n	1c6ac <set_sequence_step_timeout+0x44>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
   1c734:	f10d 0205 	add.w	r2, sp, #5
   1c738:	2101      	movs	r1, #1
   1c73a:	4628      	mov	r0, r5
   1c73c:	f7fe fcca 	bl	1b0d4 <VL53L0X_GetVcselPulsePeriod>
			if (Status == VL53L0X_ERROR_NONE) {
   1c740:	4604      	mov	r4, r0
   1c742:	2800      	cmp	r0, #0
   1c744:	d1b2      	bne.n	1c6ac <set_sequence_step_timeout+0x44>
					VL53L0X_calc_timeout_mclks(Dev,
   1c746:	f89d 2005 	ldrb.w	r2, [sp, #5]
   1c74a:	4631      	mov	r1, r6
   1c74c:	4628      	mov	r0, r5
   1c74e:	f7fb fa6d 	bl	17c2c <VL53L0X_calc_timeout_mclks>
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
   1c752:	4438      	add	r0, r7
   1c754:	f7ff fef1 	bl	1c53a <VL53L0X_encode_timeout>
					Status = VL53L0X_WrWord(Dev, 0x71,
   1c758:	2171      	movs	r1, #113	; 0x71
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
   1c75a:	4602      	mov	r2, r0
					Status = VL53L0X_WrWord(Dev, 0x71,
   1c75c:	4628      	mov	r0, r5
   1c75e:	f7fd ff58 	bl	1a612 <VL53L0X_WrWord>
				if (Status == VL53L0X_ERROR_NONE) {
   1c762:	4604      	mov	r4, r0
   1c764:	2800      	cmp	r0, #0
   1c766:	d1a1      	bne.n	1c6ac <set_sequence_step_timeout+0x44>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
   1c768:	f8c5 60dc 	str.w	r6, [r5, #220]	; 0xdc
   1c76c:	e79e      	b.n	1c6ac <set_sequence_step_timeout+0x44>
			Status = VL53L0X_ERROR_INVALID_PARAMS;
   1c76e:	f06f 0403 	mvn.w	r4, #3
   1c772:	e79b      	b.n	1c6ac <set_sequence_step_timeout+0x44>

0001c774 <VL53L0X_set_vcsel_pulse_period>:
{
   1c774:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	uint8_t PhaseCalInt = 0;
   1c778:	2300      	movs	r3, #0
	if ((VCSELPulsePeriodPCLK % 2) != 0) {
   1c77a:	f012 0801 	ands.w	r8, r2, #1
{
   1c77e:	4605      	mov	r5, r0
   1c780:	460f      	mov	r7, r1
   1c782:	4616      	mov	r6, r2
	uint8_t PhaseCalInt = 0;
   1c784:	f88d 3003 	strb.w	r3, [sp, #3]
	if ((VCSELPulsePeriodPCLK % 2) != 0) {
   1c788:	d104      	bne.n	1c794 <VL53L0X_set_vcsel_pulse_period+0x20>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE &&
   1c78a:	b931      	cbnz	r1, 1c79a <VL53L0X_set_vcsel_pulse_period+0x26>
   1c78c:	f1a2 030c 	sub.w	r3, r2, #12
   1c790:	2b06      	cmp	r3, #6
   1c792:	d954      	bls.n	1c83e <VL53L0X_set_vcsel_pulse_period+0xca>
   1c794:	f06f 0003 	mvn.w	r0, #3
   1c798:	e05e      	b.n	1c858 <VL53L0X_set_vcsel_pulse_period+0xe4>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE &&
   1c79a:	2901      	cmp	r1, #1
   1c79c:	d01b      	beq.n	1c7d6 <VL53L0X_set_vcsel_pulse_period+0x62>
	vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;
   1c79e:	0874      	lsrs	r4, r6, #1
   1c7a0:	3c01      	subs	r4, #1
   1c7a2:	b2e4      	uxtb	r4, r4
		switch (VcselPeriodType) {
   1c7a4:	2f00      	cmp	r7, #0
   1c7a6:	f000 80b4 	beq.w	1c912 <VL53L0X_set_vcsel_pulse_period+0x19e>
   1c7aa:	2f01      	cmp	r7, #1
   1c7ac:	d1f2      	bne.n	1c794 <VL53L0X_set_vcsel_pulse_period+0x20>
			Status = get_sequence_step_timeout(Dev,
   1c7ae:	aa01      	add	r2, sp, #4
   1c7b0:	2104      	movs	r1, #4
   1c7b2:	4628      	mov	r0, r5
   1c7b4:	f7ff fed6 	bl	1c564 <get_sequence_step_timeout>
			if (Status == VL53L0X_ERROR_NONE)
   1c7b8:	b950      	cbnz	r0, 1c7d0 <VL53L0X_set_vcsel_pulse_period+0x5c>
				Status = VL53L0X_WrByte(Dev,
   1c7ba:	4622      	mov	r2, r4
   1c7bc:	2170      	movs	r1, #112	; 0x70
   1c7be:	4628      	mov	r0, r5
   1c7c0:	f7fd ff12 	bl	1a5e8 <VL53L0X_WrByte>
			if (Status == VL53L0X_ERROR_NONE)
   1c7c4:	b920      	cbnz	r0, 1c7d0 <VL53L0X_set_vcsel_pulse_period+0x5c>
				Status = set_sequence_step_timeout(Dev,
   1c7c6:	9a01      	ldr	r2, [sp, #4]
   1c7c8:	2104      	movs	r1, #4
   1c7ca:	4628      	mov	r0, r5
   1c7cc:	f7ff ff4c 	bl	1c668 <set_sequence_step_timeout>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
   1c7d0:	f885 60e0 	strb.w	r6, [r5, #224]	; 0xe0
			break;
   1c7d4:	e0bc      	b.n	1c950 <VL53L0X_set_vcsel_pulse_period+0x1dc>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE &&
   1c7d6:	f1a2 0308 	sub.w	r3, r2, #8
   1c7da:	2b06      	cmp	r3, #6
   1c7dc:	d8da      	bhi.n	1c794 <VL53L0X_set_vcsel_pulse_period+0x20>
		if (VCSELPulsePeriodPCLK == 8) {
   1c7de:	2a08      	cmp	r2, #8
   1c7e0:	d149      	bne.n	1c876 <VL53L0X_set_vcsel_pulse_period+0x102>
			Status = VL53L0X_WrByte(Dev,
   1c7e2:	2210      	movs	r2, #16
   1c7e4:	2148      	movs	r1, #72	; 0x48
   1c7e6:	f7fd feff 	bl	1a5e8 <VL53L0X_WrByte>
			Status = VL53L0X_WrByte(Dev,
   1c7ea:	4632      	mov	r2, r6
   1c7ec:	2147      	movs	r1, #71	; 0x47
   1c7ee:	4628      	mov	r0, r5
   1c7f0:	f7fd fefa 	bl	1a5e8 <VL53L0X_WrByte>
			Status |= VL53L0X_WrByte(Dev,
   1c7f4:	2202      	movs	r2, #2
			Status = VL53L0X_WrByte(Dev,
   1c7f6:	4604      	mov	r4, r0
			Status |= VL53L0X_WrByte(Dev,
   1c7f8:	2132      	movs	r1, #50	; 0x32
   1c7fa:	4628      	mov	r0, r5
   1c7fc:	f7fd fef4 	bl	1a5e8 <VL53L0X_WrByte>
			Status |= VL53L0X_WrByte(Dev,
   1c800:	220c      	movs	r2, #12
			Status |= VL53L0X_WrByte(Dev,
   1c802:	4304      	orrs	r4, r0
			Status |= VL53L0X_WrByte(Dev,
   1c804:	2130      	movs	r1, #48	; 0x30
   1c806:	4628      	mov	r0, r5
   1c808:	f7fd feee 	bl	1a5e8 <VL53L0X_WrByte>
			Status |= VL53L0X_WrByte(Dev,
   1c80c:	b264      	sxtb	r4, r4
			Status |= VL53L0X_WrByte(Dev,
   1c80e:	4304      	orrs	r4, r0
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
   1c810:	463a      	mov	r2, r7
   1c812:	21ff      	movs	r1, #255	; 0xff
   1c814:	4628      	mov	r0, r5
   1c816:	f7fd fee7 	bl	1a5e8 <VL53L0X_WrByte>
			Status |= VL53L0X_WrByte(Dev,
   1c81a:	b264      	sxtb	r4, r4
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
   1c81c:	4304      	orrs	r4, r0
   1c81e:	b264      	sxtb	r4, r4
			Status |= VL53L0X_WrByte(Dev,
   1c820:	2230      	movs	r2, #48	; 0x30
			Status |= VL53L0X_WrByte(Dev,
   1c822:	2130      	movs	r1, #48	; 0x30
   1c824:	4628      	mov	r0, r5
   1c826:	f7fd fedf 	bl	1a5e8 <VL53L0X_WrByte>
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
   1c82a:	4642      	mov	r2, r8
			Status |= VL53L0X_WrByte(Dev,
   1c82c:	4304      	orrs	r4, r0
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
   1c82e:	21ff      	movs	r1, #255	; 0xff
   1c830:	4628      	mov	r0, r5
   1c832:	f7fd fed9 	bl	1a5e8 <VL53L0X_WrByte>
			Status |= VL53L0X_WrByte(Dev,
   1c836:	b264      	sxtb	r4, r4
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
   1c838:	4320      	orrs	r0, r4
   1c83a:	b240      	sxtb	r0, r0
   1c83c:	e00a      	b.n	1c854 <VL53L0X_set_vcsel_pulse_period+0xe0>
		if (VCSELPulsePeriodPCLK == 12) {
   1c83e:	2a0c      	cmp	r2, #12
   1c840:	d10d      	bne.n	1c85e <VL53L0X_set_vcsel_pulse_period+0xea>
			Status = VL53L0X_WrByte(Dev,
   1c842:	2218      	movs	r2, #24
			Status = VL53L0X_WrByte(Dev,
   1c844:	2157      	movs	r1, #87	; 0x57
   1c846:	f7fd fecf 	bl	1a5e8 <VL53L0X_WrByte>
			Status = VL53L0X_WrByte(Dev,
   1c84a:	2208      	movs	r2, #8
   1c84c:	2156      	movs	r1, #86	; 0x56
   1c84e:	4628      	mov	r0, r5
   1c850:	f7fd feca 	bl	1a5e8 <VL53L0X_WrByte>
	if (Status == VL53L0X_ERROR_NONE) {
   1c854:	2800      	cmp	r0, #0
   1c856:	d0a2      	beq.n	1c79e <VL53L0X_set_vcsel_pulse_period+0x2a>
}
   1c858:	b004      	add	sp, #16
   1c85a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		} else if (VCSELPulsePeriodPCLK == 14) {
   1c85e:	2a0e      	cmp	r2, #14
   1c860:	d101      	bne.n	1c866 <VL53L0X_set_vcsel_pulse_period+0xf2>
			Status = VL53L0X_WrByte(Dev,
   1c862:	2230      	movs	r2, #48	; 0x30
   1c864:	e7ee      	b.n	1c844 <VL53L0X_set_vcsel_pulse_period+0xd0>
		} else if (VCSELPulsePeriodPCLK == 16) {
   1c866:	2a10      	cmp	r2, #16
   1c868:	d101      	bne.n	1c86e <VL53L0X_set_vcsel_pulse_period+0xfa>
			Status = VL53L0X_WrByte(Dev,
   1c86a:	2240      	movs	r2, #64	; 0x40
   1c86c:	e7ea      	b.n	1c844 <VL53L0X_set_vcsel_pulse_period+0xd0>
		} else if (VCSELPulsePeriodPCLK == 18) {
   1c86e:	2a12      	cmp	r2, #18
   1c870:	d195      	bne.n	1c79e <VL53L0X_set_vcsel_pulse_period+0x2a>
			Status = VL53L0X_WrByte(Dev,
   1c872:	2250      	movs	r2, #80	; 0x50
   1c874:	e7e6      	b.n	1c844 <VL53L0X_set_vcsel_pulse_period+0xd0>
		} else if (VCSELPulsePeriodPCLK == 10) {
   1c876:	2a0a      	cmp	r2, #10
   1c878:	d120      	bne.n	1c8bc <VL53L0X_set_vcsel_pulse_period+0x148>
			Status = VL53L0X_WrByte(Dev,
   1c87a:	2228      	movs	r2, #40	; 0x28
   1c87c:	2148      	movs	r1, #72	; 0x48
   1c87e:	f7fd feb3 	bl	1a5e8 <VL53L0X_WrByte>
			Status = VL53L0X_WrByte(Dev,
   1c882:	2208      	movs	r2, #8
   1c884:	2147      	movs	r1, #71	; 0x47
   1c886:	4628      	mov	r0, r5
   1c888:	f7fd feae 	bl	1a5e8 <VL53L0X_WrByte>
			Status |= VL53L0X_WrByte(Dev,
   1c88c:	2203      	movs	r2, #3
			Status = VL53L0X_WrByte(Dev,
   1c88e:	4604      	mov	r4, r0
			Status |= VL53L0X_WrByte(Dev,
   1c890:	2132      	movs	r1, #50	; 0x32
   1c892:	4628      	mov	r0, r5
   1c894:	f7fd fea8 	bl	1a5e8 <VL53L0X_WrByte>
   1c898:	4304      	orrs	r4, r0
   1c89a:	b264      	sxtb	r4, r4
			Status |= VL53L0X_WrByte(Dev,
   1c89c:	2209      	movs	r2, #9
			Status |= VL53L0X_WrByte(Dev,
   1c89e:	2130      	movs	r1, #48	; 0x30
   1c8a0:	4628      	mov	r0, r5
   1c8a2:	f7fd fea1 	bl	1a5e8 <VL53L0X_WrByte>
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
   1c8a6:	463a      	mov	r2, r7
			Status |= VL53L0X_WrByte(Dev,
   1c8a8:	4304      	orrs	r4, r0
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
   1c8aa:	21ff      	movs	r1, #255	; 0xff
   1c8ac:	4628      	mov	r0, r5
   1c8ae:	f7fd fe9b 	bl	1a5e8 <VL53L0X_WrByte>
			Status |= VL53L0X_WrByte(Dev,
   1c8b2:	b264      	sxtb	r4, r4
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
   1c8b4:	4304      	orrs	r4, r0
   1c8b6:	b264      	sxtb	r4, r4
			Status |= VL53L0X_WrByte(Dev,
   1c8b8:	2220      	movs	r2, #32
   1c8ba:	e7b2      	b.n	1c822 <VL53L0X_set_vcsel_pulse_period+0xae>
		} else if (VCSELPulsePeriodPCLK == 12) {
   1c8bc:	2a0c      	cmp	r2, #12
   1c8be:	d112      	bne.n	1c8e6 <VL53L0X_set_vcsel_pulse_period+0x172>
			Status = VL53L0X_WrByte(Dev,
   1c8c0:	2238      	movs	r2, #56	; 0x38
   1c8c2:	2148      	movs	r1, #72	; 0x48
   1c8c4:	f7fd fe90 	bl	1a5e8 <VL53L0X_WrByte>
			Status = VL53L0X_WrByte(Dev,
   1c8c8:	2208      	movs	r2, #8
   1c8ca:	2147      	movs	r1, #71	; 0x47
   1c8cc:	4628      	mov	r0, r5
   1c8ce:	f7fd fe8b 	bl	1a5e8 <VL53L0X_WrByte>
			Status |= VL53L0X_WrByte(Dev,
   1c8d2:	2203      	movs	r2, #3
			Status = VL53L0X_WrByte(Dev,
   1c8d4:	4604      	mov	r4, r0
			Status |= VL53L0X_WrByte(Dev,
   1c8d6:	2132      	movs	r1, #50	; 0x32
   1c8d8:	4628      	mov	r0, r5
   1c8da:	f7fd fe85 	bl	1a5e8 <VL53L0X_WrByte>
   1c8de:	4304      	orrs	r4, r0
   1c8e0:	b264      	sxtb	r4, r4
			Status |= VL53L0X_WrByte(Dev,
   1c8e2:	2208      	movs	r2, #8
   1c8e4:	e7db      	b.n	1c89e <VL53L0X_set_vcsel_pulse_period+0x12a>
		} else if (VCSELPulsePeriodPCLK == 14) {
   1c8e6:	2a0e      	cmp	r2, #14
   1c8e8:	f47f af59 	bne.w	1c79e <VL53L0X_set_vcsel_pulse_period+0x2a>
			Status = VL53L0X_WrByte(Dev,
   1c8ec:	2248      	movs	r2, #72	; 0x48
   1c8ee:	4611      	mov	r1, r2
   1c8f0:	f7fd fe7a 	bl	1a5e8 <VL53L0X_WrByte>
			Status = VL53L0X_WrByte(Dev,
   1c8f4:	2208      	movs	r2, #8
   1c8f6:	2147      	movs	r1, #71	; 0x47
   1c8f8:	4628      	mov	r0, r5
   1c8fa:	f7fd fe75 	bl	1a5e8 <VL53L0X_WrByte>
			Status |= VL53L0X_WrByte(Dev,
   1c8fe:	2203      	movs	r2, #3
			Status = VL53L0X_WrByte(Dev,
   1c900:	4604      	mov	r4, r0
			Status |= VL53L0X_WrByte(Dev,
   1c902:	2132      	movs	r1, #50	; 0x32
   1c904:	4628      	mov	r0, r5
   1c906:	f7fd fe6f 	bl	1a5e8 <VL53L0X_WrByte>
   1c90a:	4304      	orrs	r4, r0
   1c90c:	b264      	sxtb	r4, r4
			Status |= VL53L0X_WrByte(Dev,
   1c90e:	2207      	movs	r2, #7
   1c910:	e7c5      	b.n	1c89e <VL53L0X_set_vcsel_pulse_period+0x12a>
			Status = get_sequence_step_timeout(Dev,
   1c912:	aa02      	add	r2, sp, #8
   1c914:	2103      	movs	r1, #3
   1c916:	4628      	mov	r0, r5
   1c918:	f7ff fe24 	bl	1c564 <get_sequence_step_timeout>
			if (Status == VL53L0X_ERROR_NONE)
   1c91c:	b9b0      	cbnz	r0, 1c94c <VL53L0X_set_vcsel_pulse_period+0x1d8>
				Status = get_sequence_step_timeout(Dev,
   1c91e:	aa03      	add	r2, sp, #12
   1c920:	2102      	movs	r1, #2
   1c922:	4628      	mov	r0, r5
   1c924:	f7ff fe1e 	bl	1c564 <get_sequence_step_timeout>
			if (Status == VL53L0X_ERROR_NONE)
   1c928:	b980      	cbnz	r0, 1c94c <VL53L0X_set_vcsel_pulse_period+0x1d8>
				Status = VL53L0X_WrByte(Dev,
   1c92a:	4622      	mov	r2, r4
   1c92c:	2150      	movs	r1, #80	; 0x50
   1c92e:	4628      	mov	r0, r5
   1c930:	f7fd fe5a 	bl	1a5e8 <VL53L0X_WrByte>
			if (Status == VL53L0X_ERROR_NONE)
   1c934:	b950      	cbnz	r0, 1c94c <VL53L0X_set_vcsel_pulse_period+0x1d8>
				Status = set_sequence_step_timeout(Dev,
   1c936:	9a02      	ldr	r2, [sp, #8]
   1c938:	2103      	movs	r1, #3
   1c93a:	4628      	mov	r0, r5
   1c93c:	f7ff fe94 	bl	1c668 <set_sequence_step_timeout>
			if (Status == VL53L0X_ERROR_NONE)
   1c940:	b920      	cbnz	r0, 1c94c <VL53L0X_set_vcsel_pulse_period+0x1d8>
				Status = set_sequence_step_timeout(Dev,
   1c942:	9a03      	ldr	r2, [sp, #12]
   1c944:	2102      	movs	r1, #2
   1c946:	4628      	mov	r0, r5
   1c948:	f7ff fe8e 	bl	1c668 <set_sequence_step_timeout>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
   1c94c:	f885 60e8 	strb.w	r6, [r5, #232]	; 0xe8
	if (Status == VL53L0X_ERROR_NONE) {
   1c950:	2800      	cmp	r0, #0
   1c952:	d181      	bne.n	1c858 <VL53L0X_set_vcsel_pulse_period+0xe4>
		Status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
   1c954:	6969      	ldr	r1, [r5, #20]
   1c956:	4628      	mov	r0, r5
   1c958:	f7fe fbb8 	bl	1b0cc <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
	if (Status == VL53L0X_ERROR_NONE)
   1c95c:	2800      	cmp	r0, #0
   1c95e:	f47f af7b 	bne.w	1c858 <VL53L0X_set_vcsel_pulse_period+0xe4>
		Status = VL53L0X_perform_phase_calibration(
   1c962:	4602      	mov	r2, r0
   1c964:	2301      	movs	r3, #1
   1c966:	f10d 0103 	add.w	r1, sp, #3
   1c96a:	4628      	mov	r0, r5
   1c96c:	f7ff f94e 	bl	1bc0c <VL53L0X_perform_phase_calibration>
   1c970:	e772      	b.n	1c858 <VL53L0X_set_vcsel_pulse_period+0xe4>

0001c972 <VL53L0X_get_vcsel_pulse_period>:
{
   1c972:	b513      	push	{r0, r1, r4, lr}
   1c974:	4614      	mov	r4, r2
	switch (VcselPeriodType) {
   1c976:	b129      	cbz	r1, 1c984 <VL53L0X_get_vcsel_pulse_period+0x12>
   1c978:	2901      	cmp	r1, #1
   1c97a:	d010      	beq.n	1c99e <VL53L0X_get_vcsel_pulse_period+0x2c>
   1c97c:	f06f 0003 	mvn.w	r0, #3
}
   1c980:	b002      	add	sp, #8
   1c982:	bd10      	pop	{r4, pc}
		Status = VL53L0X_RdByte(Dev,
   1c984:	f10d 0207 	add.w	r2, sp, #7
   1c988:	2150      	movs	r1, #80	; 0x50
		Status = VL53L0X_RdByte(Dev,
   1c98a:	f7fd fe5a 	bl	1a642 <VL53L0X_RdByte>
	if (Status == VL53L0X_ERROR_NONE)
   1c98e:	2800      	cmp	r0, #0
   1c990:	d1f6      	bne.n	1c980 <VL53L0X_get_vcsel_pulse_period+0xe>
	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
   1c992:	f89d 3007 	ldrb.w	r3, [sp, #7]
   1c996:	3301      	adds	r3, #1
   1c998:	005b      	lsls	r3, r3, #1
		*pVCSELPulsePeriodPCLK =
   1c99a:	7023      	strb	r3, [r4, #0]
   1c99c:	e7f0      	b.n	1c980 <VL53L0X_get_vcsel_pulse_period+0xe>
		Status = VL53L0X_RdByte(Dev,
   1c99e:	f10d 0207 	add.w	r2, sp, #7
   1c9a2:	2170      	movs	r1, #112	; 0x70
   1c9a4:	e7f1      	b.n	1c98a <VL53L0X_get_vcsel_pulse_period+0x18>

0001c9a6 <VL53L0X_set_measurement_timing_budget_micro_seconds>:
{
   1c9a6:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
   1c9a8:	2300      	movs	r3, #0
{
   1c9aa:	b085      	sub	sp, #20
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
   1c9ac:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
   1c9b0:	e9cd 2300 	strd	r2, r3, [sp]
	if (MeasurementTimingBudgetMicroSeconds
   1c9b4:	f644 631f 	movw	r3, #19999	; 0x4e1f
   1c9b8:	4299      	cmp	r1, r3
{
   1c9ba:	4606      	mov	r6, r0
   1c9bc:	460f      	mov	r7, r1
	if (MeasurementTimingBudgetMicroSeconds
   1c9be:	d804      	bhi.n	1c9ca <VL53L0X_set_measurement_timing_budget_micro_seconds+0x24>
		return Status;
   1c9c0:	f06f 0503 	mvn.w	r5, #3
}
   1c9c4:	4628      	mov	r0, r5
   1c9c6:	b005      	add	sp, #20
   1c9c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
   1c9ca:	a902      	add	r1, sp, #8
   1c9cc:	f7fe fbd6 	bl	1b17c <VL53L0X_GetSequenceStepEnables>
	if (Status == VL53L0X_ERROR_NONE &&
   1c9d0:	4605      	mov	r5, r0
   1c9d2:	2800      	cmp	r0, #0
   1c9d4:	d1f6      	bne.n	1c9c4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1e>
		SchedulerSequenceSteps.MsrcOn ||
   1c9d6:	f89d 2009 	ldrb.w	r2, [sp, #9]
   1c9da:	f89d 3008 	ldrb.w	r3, [sp, #8]
   1c9de:	4313      	orrs	r3, r2
   1c9e0:	f89d 200a 	ldrb.w	r2, [sp, #10]
   1c9e4:	4313      	orrs	r3, r2
	FinalRangeTimingBudgetMicroSeconds =
   1c9e6:	f6a7 3436 	subw	r4, r7, #2870	; 0xb36
		SchedulerSequenceSteps.MsrcOn ||
   1c9ea:	d01b      	beq.n	1ca24 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x7e>
		Status = get_sequence_step_timeout(Dev,
   1c9ec:	466a      	mov	r2, sp
   1c9ee:	2102      	movs	r1, #2
   1c9f0:	4630      	mov	r0, r6
   1c9f2:	f7ff fdb7 	bl	1c564 <get_sequence_step_timeout>
		if (Status != VL53L0X_ERROR_NONE)
   1c9f6:	2800      	cmp	r0, #0
   1c9f8:	d13b      	bne.n	1ca72 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xcc>
		if (SchedulerSequenceSteps.TccOn) {
   1c9fa:	f89d 3008 	ldrb.w	r3, [sp, #8]
   1c9fe:	b12b      	cbz	r3, 1ca0c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x66>
			SubTimeout = MsrcDccTccTimeoutMicroSeconds
   1ca00:	9b00      	ldr	r3, [sp, #0]
   1ca02:	f203 234e 	addw	r3, r3, #590	; 0x24e
			if (SubTimeout <
   1ca06:	429c      	cmp	r4, r3
   1ca08:	d9da      	bls.n	1c9c0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1a>
				FinalRangeTimingBudgetMicroSeconds -=
   1ca0a:	1ae4      	subs	r4, r4, r3
		if (SchedulerSequenceSteps.DssOn) {
   1ca0c:	f89d 300a 	ldrb.w	r3, [sp, #10]
   1ca10:	b323      	cbz	r3, 1ca5c <VL53L0X_set_measurement_timing_budget_micro_seconds+0xb6>
			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
   1ca12:	9b00      	ldr	r3, [sp, #0]
   1ca14:	f203 23b2 	addw	r3, r3, #690	; 0x2b2
			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
   1ca18:	ebb4 0f43 	cmp.w	r4, r3, lsl #1
			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
   1ca1c:	ea4f 0243 	mov.w	r2, r3, lsl #1
			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
   1ca20:	d9ce      	bls.n	1c9c0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1a>
							-= SubTimeout;
   1ca22:	1aa4      	subs	r4, r4, r2
	if (SchedulerSequenceSteps.PreRangeOn) {
   1ca24:	f89d 300b 	ldrb.w	r3, [sp, #11]
   1ca28:	b15b      	cbz	r3, 1ca42 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9c>
		Status = get_sequence_step_timeout(Dev,
   1ca2a:	aa01      	add	r2, sp, #4
   1ca2c:	2103      	movs	r1, #3
   1ca2e:	4630      	mov	r0, r6
   1ca30:	f7ff fd98 	bl	1c564 <get_sequence_step_timeout>
		SubTimeout = PreRangeTimeoutMicroSeconds +
   1ca34:	9b01      	ldr	r3, [sp, #4]
   1ca36:	f503 7325 	add.w	r3, r3, #660	; 0x294
		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
   1ca3a:	42a3      	cmp	r3, r4
   1ca3c:	d2c0      	bcs.n	1c9c0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1a>
	if (Status == VL53L0X_ERROR_NONE &&
   1ca3e:	b9c0      	cbnz	r0, 1ca72 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xcc>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
   1ca40:	1ae4      	subs	r4, r4, r3
	if (Status == VL53L0X_ERROR_NONE &&
   1ca42:	f89d 300c 	ldrb.w	r3, [sp, #12]
   1ca46:	2b00      	cmp	r3, #0
   1ca48:	d0bc      	beq.n	1c9c4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1e>
		Status = set_sequence_step_timeout(Dev,
   1ca4a:	f2a4 2226 	subw	r2, r4, #550	; 0x226
   1ca4e:	2104      	movs	r1, #4
   1ca50:	4630      	mov	r0, r6
   1ca52:	f7ff fe09 	bl	1c668 <set_sequence_step_timeout>
		VL53L0X_SETPARAMETERFIELD(Dev,
   1ca56:	6177      	str	r7, [r6, #20]
		Status = set_sequence_step_timeout(Dev,
   1ca58:	4605      	mov	r5, r0
		VL53L0X_SETPARAMETERFIELD(Dev,
   1ca5a:	e7b3      	b.n	1c9c4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1e>
		} else if (SchedulerSequenceSteps.MsrcOn) {
   1ca5c:	f89d 3009 	ldrb.w	r3, [sp, #9]
   1ca60:	2b00      	cmp	r3, #0
   1ca62:	d0df      	beq.n	1ca24 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x7e>
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
   1ca64:	9b00      	ldr	r3, [sp, #0]
   1ca66:	f503 7325 	add.w	r3, r3, #660	; 0x294
			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
   1ca6a:	429c      	cmp	r4, r3
   1ca6c:	d9a8      	bls.n	1c9c0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1a>
							-= SubTimeout;
   1ca6e:	1ae4      	subs	r4, r4, r3
	if (Status != VL53L0X_ERROR_NONE) {
   1ca70:	e7d8      	b.n	1ca24 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x7e>
   1ca72:	4605      	mov	r5, r0
   1ca74:	e7a6      	b.n	1c9c4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1e>

0001ca76 <VL53L0X_get_measurement_timing_budget_micro_seconds>:
{
   1ca76:	b570      	push	{r4, r5, r6, lr}
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
   1ca78:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
{
   1ca7c:	b086      	sub	sp, #24
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
   1ca7e:	2300      	movs	r3, #0
   1ca80:	e9cd 2302 	strd	r2, r3, [sp, #8]
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
   1ca84:	f640 3336 	movw	r3, #2870	; 0xb36
   1ca88:	600b      	str	r3, [r1, #0]
{
   1ca8a:	460c      	mov	r4, r1
	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
   1ca8c:	a904      	add	r1, sp, #16
{
   1ca8e:	4606      	mov	r6, r0
	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
   1ca90:	f7fe fb74 	bl	1b17c <VL53L0X_GetSequenceStepEnables>
	if (Status != VL53L0X_ERROR_NONE) {
   1ca94:	4605      	mov	r5, r0
   1ca96:	2800      	cmp	r0, #0
   1ca98:	d136      	bne.n	1cb08 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x92>
		SchedulerSequenceSteps.MsrcOn ||
   1ca9a:	f89d 2011 	ldrb.w	r2, [sp, #17]
   1ca9e:	f89d 3010 	ldrb.w	r3, [sp, #16]
   1caa2:	4313      	orrs	r3, r2
   1caa4:	f89d 2012 	ldrb.w	r2, [sp, #18]
   1caa8:	4313      	orrs	r3, r2
   1caaa:	d019      	beq.n	1cae0 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6a>
		Status = get_sequence_step_timeout(Dev,
   1caac:	aa02      	add	r2, sp, #8
   1caae:	2102      	movs	r1, #2
   1cab0:	4630      	mov	r0, r6
   1cab2:	f7ff fd57 	bl	1c564 <get_sequence_step_timeout>
		if (Status == VL53L0X_ERROR_NONE) {
   1cab6:	2800      	cmp	r0, #0
   1cab8:	d140      	bne.n	1cb3c <VL53L0X_get_measurement_timing_budget_micro_seconds+0xc6>
			if (SchedulerSequenceSteps.TccOn) {
   1caba:	f89d 3010 	ldrb.w	r3, [sp, #16]
   1cabe:	b12b      	cbz	r3, 1cacc <VL53L0X_get_measurement_timing_budget_micro_seconds+0x56>
					MsrcDccTccTimeoutMicroSeconds +
   1cac0:	9b02      	ldr	r3, [sp, #8]
   1cac2:	f203 224e 	addw	r2, r3, #590	; 0x24e
				*pMeasurementTimingBudgetMicroSeconds +=
   1cac6:	6823      	ldr	r3, [r4, #0]
   1cac8:	4413      	add	r3, r2
   1caca:	6023      	str	r3, [r4, #0]
			if (SchedulerSequenceSteps.DssOn) {
   1cacc:	f89d 3012 	ldrb.w	r3, [sp, #18]
   1cad0:	b1eb      	cbz	r3, 1cb0e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x98>
				2 * (MsrcDccTccTimeoutMicroSeconds +
   1cad2:	9b02      	ldr	r3, [sp, #8]
   1cad4:	f203 22b2 	addw	r2, r3, #690	; 0x2b2
				*pMeasurementTimingBudgetMicroSeconds +=
   1cad8:	6823      	ldr	r3, [r4, #0]
   1cada:	eb03 0342 	add.w	r3, r3, r2, lsl #1
				*pMeasurementTimingBudgetMicroSeconds +=
   1cade:	6023      	str	r3, [r4, #0]
		if (SchedulerSequenceSteps.PreRangeOn) {
   1cae0:	f89d 3013 	ldrb.w	r3, [sp, #19]
   1cae4:	b9eb      	cbnz	r3, 1cb22 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xac>
		if (SchedulerSequenceSteps.FinalRangeOn) {
   1cae6:	f89d 3014 	ldrb.w	r3, [sp, #20]
   1caea:	b15b      	cbz	r3, 1cb04 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x8e>
			Status = get_sequence_step_timeout(Dev,
   1caec:	aa01      	add	r2, sp, #4
   1caee:	2104      	movs	r1, #4
   1caf0:	4630      	mov	r0, r6
   1caf2:	f7ff fd37 	bl	1c564 <get_sequence_step_timeout>
				(FinalRangeTimeoutMicroSeconds +
   1caf6:	9b01      	ldr	r3, [sp, #4]
   1caf8:	f203 2226 	addw	r2, r3, #550	; 0x226
			*pMeasurementTimingBudgetMicroSeconds +=
   1cafc:	6823      	ldr	r3, [r4, #0]
   1cafe:	4413      	add	r3, r2
   1cb00:	6023      	str	r3, [r4, #0]
	if (Status == VL53L0X_ERROR_NONE) {
   1cb02:	b9d8      	cbnz	r0, 1cb3c <VL53L0X_get_measurement_timing_budget_micro_seconds+0xc6>
		VL53L0X_SETPARAMETERFIELD(Dev,
   1cb04:	6823      	ldr	r3, [r4, #0]
   1cb06:	6173      	str	r3, [r6, #20]
}
   1cb08:	4628      	mov	r0, r5
   1cb0a:	b006      	add	sp, #24
   1cb0c:	bd70      	pop	{r4, r5, r6, pc}
			} else if (SchedulerSequenceSteps.MsrcOn) {
   1cb0e:	f89d 3011 	ldrb.w	r3, [sp, #17]
   1cb12:	2b00      	cmp	r3, #0
   1cb14:	d0e4      	beq.n	1cae0 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6a>
					MsrcDccTccTimeoutMicroSeconds +
   1cb16:	9b02      	ldr	r3, [sp, #8]
   1cb18:	f503 7225 	add.w	r2, r3, #660	; 0x294
				*pMeasurementTimingBudgetMicroSeconds +=
   1cb1c:	6823      	ldr	r3, [r4, #0]
   1cb1e:	4413      	add	r3, r2
   1cb20:	e7dd      	b.n	1cade <VL53L0X_get_measurement_timing_budget_micro_seconds+0x68>
			Status = get_sequence_step_timeout(Dev,
   1cb22:	aa03      	add	r2, sp, #12
   1cb24:	2103      	movs	r1, #3
   1cb26:	4630      	mov	r0, r6
   1cb28:	f7ff fd1c 	bl	1c564 <get_sequence_step_timeout>
				PreRangeTimeoutMicroSeconds +
   1cb2c:	9b03      	ldr	r3, [sp, #12]
   1cb2e:	f503 7225 	add.w	r2, r3, #660	; 0x294
			*pMeasurementTimingBudgetMicroSeconds +=
   1cb32:	6823      	ldr	r3, [r4, #0]
   1cb34:	4413      	add	r3, r2
   1cb36:	6023      	str	r3, [r4, #0]
	if (Status == VL53L0X_ERROR_NONE) {
   1cb38:	2800      	cmp	r0, #0
   1cb3a:	d0d4      	beq.n	1cae6 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x70>
   1cb3c:	4605      	mov	r5, r0
   1cb3e:	e7e3      	b.n	1cb08 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x92>

0001cb40 <VL53L0X_load_tuning_settings>:
{
   1cb40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	Index = 0;
   1cb42:	2200      	movs	r2, #0
{
   1cb44:	4607      	mov	r7, r0
   1cb46:	460e      	mov	r6, r1
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
   1cb48:	4610      	mov	r0, r2
	while ((*(pTuningSettingBuffer + Index) != 0) &&
   1cb4a:	5cb3      	ldrb	r3, [r6, r2]
   1cb4c:	b103      	cbz	r3, 1cb50 <VL53L0X_load_tuning_settings+0x10>
   1cb4e:	b108      	cbz	r0, 1cb54 <VL53L0X_load_tuning_settings+0x14>
}
   1cb50:	b003      	add	sp, #12
   1cb52:	bdf0      	pop	{r4, r5, r6, r7, pc}
		Index++;
   1cb54:	1c55      	adds	r5, r2, #1
		if (NumberOfWrites == 0xFF) {
   1cb56:	2bff      	cmp	r3, #255	; 0xff
			SelectParam = *(pTuningSettingBuffer + Index);
   1cb58:	5d71      	ldrb	r1, [r6, r5]
		if (NumberOfWrites == 0xFF) {
   1cb5a:	d128      	bne.n	1cbae <VL53L0X_load_tuning_settings+0x6e>
			Index++;
   1cb5c:	1c95      	adds	r5, r2, #2
				msb = *(pTuningSettingBuffer + Index);
   1cb5e:	5d73      	ldrb	r3, [r6, r5]
			switch (SelectParam) {
   1cb60:	2903      	cmp	r1, #3
   1cb62:	d837      	bhi.n	1cbd4 <VL53L0X_load_tuning_settings+0x94>
   1cb64:	e8df f001 	tbb	[pc, r1]
   1cb68:	1b130b02 	.word	0x1b130b02
				Index++;
   1cb6c:	1d15      	adds	r5, r2, #4
				lsb = *(pTuningSettingBuffer + Index);
   1cb6e:	4432      	add	r2, r6
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
   1cb70:	78d2      	ldrb	r2, [r2, #3]
   1cb72:	eb02 2303 	add.w	r3, r2, r3, lsl #8
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
   1cb76:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
			Status = VL53L0X_ERROR_INVALID_PARAMS;
   1cb7a:	462a      	mov	r2, r5
   1cb7c:	e7e5      	b.n	1cb4a <VL53L0X_load_tuning_settings+0xa>
				Index++;
   1cb7e:	1d15      	adds	r5, r2, #4
				lsb = *(pTuningSettingBuffer + Index);
   1cb80:	4432      	add	r2, r6
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
   1cb82:	78d2      	ldrb	r2, [r2, #3]
   1cb84:	eb02 2303 	add.w	r3, r2, r3, lsl #8
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
   1cb88:	f8a7 3136 	strh.w	r3, [r7, #310]	; 0x136
				break;
   1cb8c:	e7f5      	b.n	1cb7a <VL53L0X_load_tuning_settings+0x3a>
				Index++;
   1cb8e:	1d15      	adds	r5, r2, #4
				lsb = *(pTuningSettingBuffer + Index);
   1cb90:	4432      	add	r2, r6
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
   1cb92:	78d2      	ldrb	r2, [r2, #3]
   1cb94:	eb02 2303 	add.w	r3, r2, r3, lsl #8
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
   1cb98:	f8a7 3138 	strh.w	r3, [r7, #312]	; 0x138
				break;
   1cb9c:	e7ed      	b.n	1cb7a <VL53L0X_load_tuning_settings+0x3a>
				Index++;
   1cb9e:	1d15      	adds	r5, r2, #4
				lsb = *(pTuningSettingBuffer + Index);
   1cba0:	4432      	add	r2, r6
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
   1cba2:	78d2      	ldrb	r2, [r2, #3]
   1cba4:	eb02 2303 	add.w	r3, r2, r3, lsl #8
				PALDevDataSet(Dev, targetRefRate, Temp16);
   1cba8:	f8a7 313c 	strh.w	r3, [r7, #316]	; 0x13c
				break;
   1cbac:	e7e5      	b.n	1cb7a <VL53L0X_load_tuning_settings+0x3a>
		} else if (NumberOfWrites <= 4) {
   1cbae:	2b04      	cmp	r3, #4
   1cbb0:	d810      	bhi.n	1cbd4 <VL53L0X_load_tuning_settings+0x94>
			Index++;
   1cbb2:	f10d 0c04 	add.w	ip, sp, #4
   1cbb6:	1c94      	adds	r4, r2, #2
			for (i = 0; i < NumberOfWrites; i++) {
   1cbb8:	4435      	add	r5, r6
   1cbba:	4662      	mov	r2, ip
   1cbbc:	3001      	adds	r0, #1
				localBuffer[i] = *(pTuningSettingBuffer +
   1cbbe:	f815 ef01 	ldrb.w	lr, [r5, #1]!
   1cbc2:	f80c eb01 	strb.w	lr, [ip], #1
			for (i = 0; i < NumberOfWrites; i++) {
   1cbc6:	4283      	cmp	r3, r0
   1cbc8:	dcf8      	bgt.n	1cbbc <VL53L0X_load_tuning_settings+0x7c>
			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
   1cbca:	4638      	mov	r0, r7
   1cbcc:	18e5      	adds	r5, r4, r3
   1cbce:	f7fd fcd9 	bl	1a584 <VL53L0X_WriteMulti>
   1cbd2:	e7d2      	b.n	1cb7a <VL53L0X_load_tuning_settings+0x3a>
			Status = VL53L0X_ERROR_INVALID_PARAMS;
   1cbd4:	f06f 0003 	mvn.w	r0, #3
   1cbd8:	e7cf      	b.n	1cb7a <VL53L0X_load_tuning_settings+0x3a>

0001cbda <VL53L0X_get_total_xtalk_rate>:
{
   1cbda:	b573      	push	{r0, r1, r4, r5, r6, lr}
	*ptotal_xtalk_rate_mcps = 0;
   1cbdc:	2300      	movs	r3, #0
{
   1cbde:	460e      	mov	r6, r1
	*ptotal_xtalk_rate_mcps = 0;
   1cbe0:	6013      	str	r3, [r2, #0]
	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
   1cbe2:	f10d 0107 	add.w	r1, sp, #7
{
   1cbe6:	4605      	mov	r5, r0
   1cbe8:	4614      	mov	r4, r2
	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
   1cbea:	f7fe fafe 	bl	1b1ea <VL53L0X_GetXTalkCompensationEnable>
	if (Status == VL53L0X_ERROR_NONE) {
   1cbee:	b940      	cbnz	r0, 1cc02 <VL53L0X_get_total_xtalk_rate+0x28>
		if (xtalkCompEnable) {
   1cbf0:	f89d 3007 	ldrb.w	r3, [sp, #7]
   1cbf4:	b12b      	cbz	r3, 1cc02 <VL53L0X_get_total_xtalk_rate+0x28>
				pRangingMeasurementData->EffectiveSpadRtnCount *
   1cbf6:	8ab3      	ldrh	r3, [r6, #20]
			totalXtalkMegaCps =
   1cbf8:	6a2a      	ldr	r2, [r5, #32]
   1cbfa:	4353      	muls	r3, r2
				(totalXtalkMegaCps + 0x80) >> 8;
   1cbfc:	3380      	adds	r3, #128	; 0x80
   1cbfe:	0a1b      	lsrs	r3, r3, #8
			*ptotal_xtalk_rate_mcps =
   1cc00:	6023      	str	r3, [r4, #0]
}
   1cc02:	b002      	add	sp, #8
   1cc04:	bd70      	pop	{r4, r5, r6, pc}

0001cc06 <VL53L0X_get_total_signal_rate>:
{
   1cc06:	b513      	push	{r0, r1, r4, lr}
		pRangingMeasurementData->SignalRateRtnMegaCps;
   1cc08:	68cb      	ldr	r3, [r1, #12]
	*ptotal_signal_rate_mcps =
   1cc0a:	6013      	str	r3, [r2, #0]
{
   1cc0c:	4614      	mov	r4, r2
	Status = VL53L0X_get_total_xtalk_rate(
   1cc0e:	aa01      	add	r2, sp, #4
   1cc10:	f7ff ffe3 	bl	1cbda <VL53L0X_get_total_xtalk_rate>
	if (Status == VL53L0X_ERROR_NONE)
   1cc14:	b918      	cbnz	r0, 1cc1e <VL53L0X_get_total_signal_rate+0x18>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
   1cc16:	6823      	ldr	r3, [r4, #0]
   1cc18:	9a01      	ldr	r2, [sp, #4]
   1cc1a:	4413      	add	r3, r2
   1cc1c:	6023      	str	r3, [r4, #0]
}
   1cc1e:	b002      	add	sp, #8
   1cc20:	bd10      	pop	{r4, pc}

0001cc22 <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
   1cc22:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1cc26:	b08b      	sub	sp, #44	; 0x2c
   1cc28:	4691      	mov	r9, r2
   1cc2a:	469a      	mov	sl, r3
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
   1cc2c:	08ca      	lsrs	r2, r1, #3
	uint8_t SigmaLimitCheckEnable = 0;
   1cc2e:	2300      	movs	r3, #0
	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
   1cc30:	9201      	str	r2, [sp, #4]
   1cc32:	f3c1 07c3 	ubfx	r7, r1, #3, #4
	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
   1cc36:	f10d 020e 	add.w	r2, sp, #14
   1cc3a:	4619      	mov	r1, r3
{
   1cc3c:	e9dd b814 	ldrd	fp, r8, [sp, #80]	; 0x50
   1cc40:	4604      	mov	r4, r0
	uint8_t SigmaLimitCheckEnable = 0;
   1cc42:	f88d 300e 	strb.w	r3, [sp, #14]
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
   1cc46:	f88d 300f 	strb.w	r3, [sp, #15]
	uint8_t SignalRefClipLimitCheckEnable = 0;
   1cc4a:	f88d 3010 	strb.w	r3, [sp, #16]
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
   1cc4e:	f88d 3011 	strb.w	r3, [sp, #17]
	uint16_t tmpWord = 0;
   1cc52:	f8ad 3012 	strh.w	r3, [sp, #18]
	uint32_t Dmax_mm = 0;
   1cc56:	9309      	str	r3, [sp, #36]	; 0x24
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
   1cc58:	f7fe fb21 	bl	1b29e <VL53L0X_GetLimitCheckEnable>
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
   1cc5c:	f89d 500e 	ldrb.w	r5, [sp, #14]
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
   1cc60:	4606      	mov	r6, r0
	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
   1cc62:	b1dd      	cbz	r5, 1cc9c <VL53L0X_get_pal_range_status+0x7a>
   1cc64:	2300      	movs	r3, #0
   1cc66:	2800      	cmp	r0, #0
   1cc68:	f040 809d 	bne.w	1cda6 <VL53L0X_get_pal_range_status+0x184>
		/*
		* compute the Sigma and check with limit
		*/
		Status = VL53L0X_calc_sigma_estimate(
   1cc6c:	ab09      	add	r3, sp, #36	; 0x24
   1cc6e:	aa05      	add	r2, sp, #20
   1cc70:	4659      	mov	r1, fp
   1cc72:	4620      	mov	r0, r4
   1cc74:	f7fb f86c 	bl	17d50 <VL53L0X_calc_sigma_estimate>
			Dev,
			pRangingMeasurementData,
			&SigmaEstimate,
			&Dmax_mm);
		if (Status == VL53L0X_ERROR_NONE)
   1cc78:	2800      	cmp	r0, #0
   1cc7a:	f040 8096 	bne.w	1cdaa <VL53L0X_get_pal_range_status+0x188>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
   1cc7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1cc80:	f8ab 300a 	strh.w	r3, [fp, #10]

		if (Status == VL53L0X_ERROR_NONE) {
			Status = VL53L0X_GetLimitCheckValue(Dev,
   1cc84:	4601      	mov	r1, r0
   1cc86:	aa06      	add	r2, sp, #24
   1cc88:	4620      	mov	r0, r4
   1cc8a:	f7fe fb41 	bl	1b310 <VL53L0X_GetLimitCheckValue>
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				&SigmaLimitValue);

			if ((SigmaLimitValue > 0) &&
   1cc8e:	9d06      	ldr	r5, [sp, #24]
   1cc90:	b125      	cbz	r5, 1cc9c <VL53L0X_get_pal_range_status+0x7a>
	uint8_t SigmaLimitflag = 0;
   1cc92:	9b05      	ldr	r3, [sp, #20]
   1cc94:	429d      	cmp	r5, r3
   1cc96:	bf2c      	ite	cs
   1cc98:	2500      	movcs	r5, #0
   1cc9a:	2501      	movcc	r5, #1

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
   1cc9c:	b920      	cbnz	r0, 1cca8 <VL53L0X_get_pal_range_status+0x86>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
   1cc9e:	aa04      	add	r2, sp, #16
   1cca0:	2102      	movs	r1, #2
   1cca2:	4620      	mov	r0, r4
   1cca4:	f7fe fafb 	bl	1b29e <VL53L0X_GetLimitCheckEnable>
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
   1cca8:	f89d 6010 	ldrb.w	r6, [sp, #16]
   1ccac:	b326      	cbz	r6, 1ccf8 <VL53L0X_get_pal_range_status+0xd6>
   1ccae:	2800      	cmp	r0, #0
   1ccb0:	d17d      	bne.n	1cdae <VL53L0X_get_pal_range_status+0x18c>
			(Status == VL53L0X_ERROR_NONE)) {

		Status = VL53L0X_GetLimitCheckValue(Dev,
   1ccb2:	aa07      	add	r2, sp, #28
   1ccb4:	2102      	movs	r1, #2
   1ccb6:	4620      	mov	r0, r4
   1ccb8:	f7fe fb2a 	bl	1b310 <VL53L0X_GetLimitCheckValue>
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipValue);

		/* Read LastSignalRefMcps from device */
		if (Status == VL53L0X_ERROR_NONE)
   1ccbc:	b988      	cbnz	r0, 1cce2 <VL53L0X_get_pal_range_status+0xc0>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
   1ccbe:	2201      	movs	r2, #1
   1ccc0:	21ff      	movs	r1, #255	; 0xff
   1ccc2:	4620      	mov	r0, r4
   1ccc4:	f7fd fc90 	bl	1a5e8 <VL53L0X_WrByte>

		if (Status == VL53L0X_ERROR_NONE)
   1ccc8:	b958      	cbnz	r0, 1cce2 <VL53L0X_get_pal_range_status+0xc0>
			Status = VL53L0X_RdWord(Dev,
   1ccca:	f10d 0212 	add.w	r2, sp, #18
   1ccce:	21b6      	movs	r1, #182	; 0xb6
   1ccd0:	4620      	mov	r0, r4
   1ccd2:	f7fd fcf2 	bl	1a6ba <VL53L0X_RdWord>
				VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
				&tmpWord);

		if (Status == VL53L0X_ERROR_NONE)
   1ccd6:	b920      	cbnz	r0, 1cce2 <VL53L0X_get_pal_range_status+0xc0>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
   1ccd8:	4602      	mov	r2, r0
   1ccda:	21ff      	movs	r1, #255	; 0xff
   1ccdc:	4620      	mov	r0, r4
   1ccde:	f7fd fc83 	bl	1a5e8 <VL53L0X_WrByte>

		LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
   1cce2:	f8bd 6012 	ldrh.w	r6, [sp, #18]
   1cce6:	0273      	lsls	r3, r6, #9
		PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);

		if ((SignalRefClipValue > 0) &&
   1cce8:	9e07      	ldr	r6, [sp, #28]
		PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
   1ccea:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
		if ((SignalRefClipValue > 0) &&
   1ccee:	b11e      	cbz	r6, 1ccf8 <VL53L0X_get_pal_range_status+0xd6>
	uint8_t SignalRefClipflag = 0;
   1ccf0:	429e      	cmp	r6, r3
   1ccf2:	bf2c      	ite	cs
   1ccf4:	2600      	movcs	r6, #0
   1ccf6:	2601      	movcc	r6, #1
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
   1ccf8:	b928      	cbnz	r0, 1cd06 <VL53L0X_get_pal_range_status+0xe4>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
   1ccfa:	f10d 0211 	add.w	r2, sp, #17
   1ccfe:	2103      	movs	r1, #3
   1cd00:	4620      	mov	r0, r4
   1cd02:	f7fe facc 	bl	1b29e <VL53L0X_GetLimitCheckEnable>
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
   1cd06:	f89d 3011 	ldrb.w	r3, [sp, #17]
   1cd0a:	b193      	cbz	r3, 1cd32 <VL53L0X_get_pal_range_status+0x110>
   1cd0c:	2800      	cmp	r0, #0
   1cd0e:	d173      	bne.n	1cdf8 <VL53L0X_get_pal_range_status+0x1d6>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
   1cd10:	f1ba 0f00 	cmp.w	sl, #0
   1cd14:	d003      	beq.n	1cd1e <VL53L0X_get_pal_range_status+0xfc>
			SignalRatePerSpad = 0;
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
   1cd16:	ea4f 2309 	mov.w	r3, r9, lsl #8
   1cd1a:	fbb3 fafa 	udiv	sl, r3, sl
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
   1cd1e:	aa08      	add	r2, sp, #32
   1cd20:	2103      	movs	r1, #3
   1cd22:	4620      	mov	r0, r4
   1cd24:	f7fe faf4 	bl	1b310 <VL53L0X_GetLimitCheckValue>
	uint8_t RangeIgnoreThresholdflag = 0;
   1cd28:	9b08      	ldr	r3, [sp, #32]
   1cd2a:	4553      	cmp	r3, sl
   1cd2c:	bf94      	ite	ls
   1cd2e:	2300      	movls	r3, #0
   1cd30:	2301      	movhi	r3, #1
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
   1cd32:	b938      	cbnz	r0, 1cd44 <VL53L0X_get_pal_range_status+0x122>
	if (DeviceRangeStatusInternal == 0 ||
   1cd34:	f24f 02a1 	movw	r2, #61601	; 0xf0a1
   1cd38:	40fa      	lsrs	r2, r7
		if (NoneFlag == 1) {
   1cd3a:	07d2      	lsls	r2, r2, #31
   1cd3c:	d539      	bpl.n	1cdb2 <VL53L0X_get_pal_range_status+0x190>
			*pPalRangeStatus = 255;	 /* NONE */
   1cd3e:	22ff      	movs	r2, #255	; 0xff
			*pPalRangeStatus = 3;  /* Min range */
		} else if (DeviceRangeStatusInternal == 4 ||
					RangeIgnoreThresholdflag == 1) {
			*pPalRangeStatus = 2;  /* Signal Fail */
		} else if (SigmaLimitflag == 1) {
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
   1cd40:	f888 2000 	strb.w	r2, [r8]
			*pPalRangeStatus = 0; /* Range Valid */
		}
	}

	/* DMAX only relevant during range error */
	if (*pPalRangeStatus == 0)
   1cd44:	f898 2000 	ldrb.w	r2, [r8]
   1cd48:	b90a      	cbnz	r2, 1cd4e <VL53L0X_get_pal_range_status+0x12c>
		pRangingMeasurementData->RangeDMaxMilliMeter = 0;
   1cd4a:	f8ab 200a 	strh.w	r2, [fp, #10]

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
   1cd4e:	f10d 020f 	add.w	r2, sp, #15
   1cd52:	2101      	movs	r1, #1
   1cd54:	4620      	mov	r0, r4
   1cd56:	9301      	str	r3, [sp, #4]
   1cd58:	f7fe faa1 	bl	1b29e <VL53L0X_GetLimitCheckEnable>
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
   1cd5c:	bb00      	cbnz	r0, 1cda0 <VL53L0X_get_pal_range_status+0x17e>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
   1cd5e:	f89d 200e 	ldrb.w	r2, [sp, #14]
		else
			Temp8 = 0;
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
   1cd62:	9b01      	ldr	r3, [sp, #4]
			Temp8 = 1;
   1cd64:	2a00      	cmp	r2, #0
   1cd66:	bf08      	it	eq
   1cd68:	2501      	moveq	r5, #1
		if ((DeviceRangeStatusInternal == 4) ||
   1cd6a:	2f04      	cmp	r7, #4
   1cd6c:	bf18      	it	ne
   1cd6e:	f89d 200f 	ldrbne.w	r2, [sp, #15]
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
   1cd72:	f884 502e 	strb.w	r5, [r4, #46]	; 0x2e
				(SignalRateFinalRangeLimitCheckEnable == 0))
			Temp8 = 1;
   1cd76:	bf1a      	itte	ne
   1cd78:	fab2 f282 	clzne	r2, r2
   1cd7c:	0952      	lsrne	r2, r2, #5
   1cd7e:	2201      	moveq	r2, #1
		else
			Temp8 = 0;
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
   1cd80:	f884 202f 	strb.w	r2, [r4, #47]	; 0x2f
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
   1cd84:	f89d 2010 	ldrb.w	r2, [sp, #16]
					(SignalRefClipflag == 1))
			Temp8 = 1;
   1cd88:	2a00      	cmp	r2, #0
			Temp8 = 0;

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
   1cd8a:	f89d 2011 	ldrb.w	r2, [sp, #17]
			Temp8 = 1;
   1cd8e:	bf08      	it	eq
   1cd90:	2601      	moveq	r6, #1
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
   1cd92:	2a00      	cmp	r2, #0
   1cd94:	bf08      	it	eq
   1cd96:	2301      	moveq	r3, #1
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
   1cd98:	f884 6030 	strb.w	r6, [r4, #48]	; 0x30
		else
			Temp8 = 0;

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
   1cd9c:	f884 3031 	strb.w	r3, [r4, #49]	; 0x31
	}

	LOG_FUNCTION_END(Status);
	return Status;

}
   1cda0:	b00b      	add	sp, #44	; 0x2c
   1cda2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1cda6:	461d      	mov	r5, r3
   1cda8:	e77e      	b.n	1cca8 <VL53L0X_get_pal_range_status+0x86>
   1cdaa:	4635      	mov	r5, r6
   1cdac:	e77c      	b.n	1cca8 <VL53L0X_get_pal_range_status+0x86>
	uint8_t SignalRefClipflag = 0;
   1cdae:	2600      	movs	r6, #0
   1cdb0:	e7a9      	b.n	1cd06 <VL53L0X_get_pal_range_status+0xe4>
		} else if (DeviceRangeStatusInternal == 1 ||
   1cdb2:	1e7a      	subs	r2, r7, #1
   1cdb4:	2a02      	cmp	r2, #2
   1cdb6:	d801      	bhi.n	1cdbc <VL53L0X_get_pal_range_status+0x19a>
			*pPalRangeStatus = 5; /* HW fail */
   1cdb8:	2205      	movs	r2, #5
   1cdba:	e7c1      	b.n	1cd40 <VL53L0X_get_pal_range_status+0x11e>
		} else if (DeviceRangeStatusInternal == 6 ||
   1cdbc:	2f06      	cmp	r7, #6
   1cdbe:	d001      	beq.n	1cdc4 <VL53L0X_get_pal_range_status+0x1a2>
   1cdc0:	2f09      	cmp	r7, #9
   1cdc2:	d101      	bne.n	1cdc8 <VL53L0X_get_pal_range_status+0x1a6>
			*pPalRangeStatus = 4;  /* Phase fail */
   1cdc4:	2204      	movs	r2, #4
   1cdc6:	e7bb      	b.n	1cd40 <VL53L0X_get_pal_range_status+0x11e>
		} else if (DeviceRangeStatusInternal == 8 ||
   1cdc8:	9a01      	ldr	r2, [sp, #4]
   1cdca:	f002 020d 	and.w	r2, r2, #13
   1cdce:	2a08      	cmp	r2, #8
   1cdd0:	d001      	beq.n	1cdd6 <VL53L0X_get_pal_range_status+0x1b4>
					DeviceRangeStatusInternal == 10 ||
   1cdd2:	2e01      	cmp	r6, #1
   1cdd4:	d101      	bne.n	1cdda <VL53L0X_get_pal_range_status+0x1b8>
			*pPalRangeStatus = 3;  /* Min range */
   1cdd6:	2203      	movs	r2, #3
   1cdd8:	e7b2      	b.n	1cd40 <VL53L0X_get_pal_range_status+0x11e>
		} else if (DeviceRangeStatusInternal == 4 ||
   1cdda:	2f04      	cmp	r7, #4
   1cddc:	d001      	beq.n	1cde2 <VL53L0X_get_pal_range_status+0x1c0>
   1cdde:	2b01      	cmp	r3, #1
   1cde0:	d101      	bne.n	1cde6 <VL53L0X_get_pal_range_status+0x1c4>
			*pPalRangeStatus = 2;  /* Signal Fail */
   1cde2:	2202      	movs	r2, #2
   1cde4:	e7ac      	b.n	1cd40 <VL53L0X_get_pal_range_status+0x11e>
		} else if (SigmaLimitflag == 1) {
   1cde6:	2d01      	cmp	r5, #1
   1cde8:	d101      	bne.n	1cdee <VL53L0X_get_pal_range_status+0x1cc>
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
   1cdea:	2201      	movs	r2, #1
   1cdec:	e7a8      	b.n	1cd40 <VL53L0X_get_pal_range_status+0x11e>
			*pPalRangeStatus = 0; /* Range Valid */
   1cdee:	2300      	movs	r3, #0
   1cdf0:	f888 3000 	strb.w	r3, [r8]
   1cdf4:	462b      	mov	r3, r5
   1cdf6:	e7a5      	b.n	1cd44 <VL53L0X_get_pal_range_status+0x122>
	uint8_t RangeIgnoreThresholdflag = 0;
   1cdf8:	2300      	movs	r3, #0
   1cdfa:	e7a3      	b.n	1cd44 <VL53L0X_get_pal_range_status+0x122>

0001cdfc <z_device_state_init>:
}
   1cdfc:	4770      	bx	lr

0001cdfe <z_device_is_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
   1cdfe:	b138      	cbz	r0, 1ce10 <z_device_is_ready+0x12>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
   1ce00:	68c3      	ldr	r3, [r0, #12]
   1ce02:	8818      	ldrh	r0, [r3, #0]
   1ce04:	f3c0 0008 	ubfx	r0, r0, #0, #9
   1ce08:	f5a0 7380 	sub.w	r3, r0, #256	; 0x100
   1ce0c:	4258      	negs	r0, r3
   1ce0e:	4158      	adcs	r0, r3
}
   1ce10:	4770      	bx	lr

0001ce12 <arch_system_halt>:
	__asm__ volatile(
   1ce12:	f04f 0220 	mov.w	r2, #32
   1ce16:	f3ef 8311 	mrs	r3, BASEPRI
   1ce1a:	f382 8812 	msr	BASEPRI_MAX, r2
   1ce1e:	f3bf 8f6f 	isb	sy
	/* TODO: What's the best way to totally halt the system if SMP
	 * is enabled?
	 */

	(void)arch_irq_lock();
	for (;;) {
   1ce22:	e7fe      	b.n	1ce22 <arch_system_halt+0x10>

0001ce24 <k_sys_fatal_error_handler>:
/* LCOV_EXCL_STOP */

/* LCOV_EXCL_START */
__weak void k_sys_fatal_error_handler(unsigned int reason,
				      const z_arch_esf_t *esf)
{
   1ce24:	b508      	push	{r3, lr}
	ARG_UNUSED(esf);

	LOG_PANIC();
	LOG_ERR("Halting system");
	arch_system_halt(reason);
   1ce26:	f7ff fff4 	bl	1ce12 <arch_system_halt>

0001ce2a <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
   1ce2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1ce2c:	4605      	mov	r5, r0
   1ce2e:	460e      	mov	r6, r1
   1ce30:	f04f 0320 	mov.w	r3, #32
   1ce34:	f3ef 8711 	mrs	r7, BASEPRI
   1ce38:	f383 8812 	msr	BASEPRI_MAX, r3
   1ce3c:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
   1ce40:	f7fc f8a2 	bl	18f88 <z_impl_z_current_get>
	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
   1ce44:	4631      	mov	r1, r6
   1ce46:	4604      	mov	r4, r0
   1ce48:	4628      	mov	r0, r5
   1ce4a:	f7ff ffeb 	bl	1ce24 <k_sys_fatal_error_handler>
	__asm__ volatile(
   1ce4e:	f387 8811 	msr	BASEPRI, r7
   1ce52:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
   1ce56:	4620      	mov	r0, r4
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
   1ce58:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   1ce5c:	f7f6 b8a4 	b.w	12fa8 <z_impl_k_thread_abort>

0001ce60 <z_early_memset>:
	(void) memset(dst, c, n);
   1ce60:	f7fd b8e0 	b.w	1a024 <memset>

0001ce64 <z_early_memcpy>:
	(void) memcpy(dst, src, n);
   1ce64:	f7fd b8d3 	b.w	1a00e <memcpy>

0001ce68 <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
   1ce68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1ce6a:	4604      	mov	r4, r0
   1ce6c:	460d      	mov	r5, r1
	__asm__ volatile(
   1ce6e:	f04f 0320 	mov.w	r3, #32
   1ce72:	f3ef 8611 	mrs	r6, BASEPRI
   1ce76:	f383 8812 	msr	BASEPRI_MAX, r3
   1ce7a:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, free, slab);
	if (slab->free_list == NULL && IS_ENABLED(CONFIG_MULTITHREADING)) {
   1ce7e:	6947      	ldr	r7, [r0, #20]
   1ce80:	b977      	cbnz	r7, 1cea0 <k_mem_slab_free+0x38>
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
   1ce82:	f000 f9d4 	bl	1d22e <z_unpend_first_thread>

		if (pending_thread != NULL) {
   1ce86:	b158      	cbz	r0, 1cea0 <k_mem_slab_free+0x38>
			SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
   1ce88:	682a      	ldr	r2, [r5, #0]
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
   1ce8a:	6142      	str	r2, [r0, #20]
   1ce8c:	6787      	str	r7, [r0, #120]	; 0x78
			z_ready_thread(pending_thread);
   1ce8e:	f000 f972 	bl	1d176 <z_ready_thread>
			z_reschedule(&slab->lock, key);
   1ce92:	4631      	mov	r1, r6
   1ce94:	f104 0008 	add.w	r0, r4, #8
	slab->num_used--;

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

	k_spin_unlock(&slab->lock, key);
}
   1ce98:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			z_reschedule(&slab->lock, key);
   1ce9c:	f7fb bdc8 	b.w	18a30 <z_reschedule>
	**(char ***) mem = slab->free_list;
   1cea0:	682b      	ldr	r3, [r5, #0]
   1cea2:	6962      	ldr	r2, [r4, #20]
   1cea4:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
   1cea6:	682b      	ldr	r3, [r5, #0]
   1cea8:	6163      	str	r3, [r4, #20]
	slab->num_used--;
   1ceaa:	69a3      	ldr	r3, [r4, #24]
   1ceac:	3b01      	subs	r3, #1
   1ceae:	61a3      	str	r3, [r4, #24]
	__asm__ volatile(
   1ceb0:	f386 8811 	msr	BASEPRI, r6
   1ceb4:	f3bf 8f6f 	isb	sy
}
   1ceb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0001ceba <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
   1ceba:	f3ef 8005 	mrs	r0, IPSR
}
   1cebe:	3800      	subs	r0, #0
   1cec0:	bf18      	it	ne
   1cec2:	2001      	movne	r0, #1
   1cec4:	4770      	bx	lr

0001cec6 <z_impl_k_thread_name_set>:
}
   1cec6:	f06f 0057 	mvn.w	r0, #87	; 0x57
   1ceca:	4770      	bx	lr

0001cecc <z_impl_k_thread_start>:
	z_sched_start(thread);
   1cecc:	f7fb bea8 	b.w	18c20 <z_sched_start>

0001ced0 <z_pm_save_idle_exit>:
{
   1ced0:	b508      	push	{r3, lr}
	pm_system_resume();
   1ced2:	f7f5 fce7 	bl	128a4 <pm_system_resume>
}
   1ced6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	sys_clock_idle_exit();
   1ceda:	f7fd be65 	b.w	1aba8 <sys_clock_idle_exit>

0001cede <adjust_owner_prio.isra.0>:
	if (mutex->owner->base.prio != new_prio) {
   1cede:	f990 300e 	ldrsb.w	r3, [r0, #14]
   1cee2:	428b      	cmp	r3, r1
   1cee4:	d001      	beq.n	1ceea <adjust_owner_prio.isra.0+0xc>
		return z_set_prio(mutex->owner, new_prio);
   1cee6:	f7fb bf0b 	b.w	18d00 <z_set_prio>
}
   1ceea:	2000      	movs	r0, #0
   1ceec:	4770      	bx	lr

0001ceee <z_impl_k_mutex_init>:
{
   1ceee:	4603      	mov	r3, r0
	mutex->owner = NULL;
   1cef0:	2000      	movs	r0, #0
	mutex->lock_count = 0U;
   1cef2:	e9c3 0002 	strd	r0, r0, [r3, #8]
	list->tail = (sys_dnode_t *)list;
   1cef6:	e9c3 3300 	strd	r3, r3, [r3]
}
   1cefa:	4770      	bx	lr

0001cefc <queue_insert>:
{
   1cefc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   1cf00:	4699      	mov	r9, r3
   1cf02:	4604      	mov	r4, r0
   1cf04:	f89d 3020 	ldrb.w	r3, [sp, #32]
   1cf08:	460d      	mov	r5, r1
   1cf0a:	4690      	mov	r8, r2
	k_spinlock_key_t key = k_spin_lock(&queue->lock);
   1cf0c:	f100 0708 	add.w	r7, r0, #8
	__asm__ volatile(
   1cf10:	f04f 0220 	mov.w	r2, #32
   1cf14:	f3ef 8611 	mrs	r6, BASEPRI
   1cf18:	f382 8812 	msr	BASEPRI_MAX, r2
   1cf1c:	f3bf 8f6f 	isb	sy
	if (is_append) {
   1cf20:	b103      	cbz	r3, 1cf24 <queue_insert+0x28>
	return list->tail;
   1cf22:	6845      	ldr	r5, [r0, #4]
	first_pending_thread = z_unpend_first_thread(&queue->wait_q);
   1cf24:	4638      	mov	r0, r7
   1cf26:	f000 f982 	bl	1d22e <z_unpend_first_thread>
	if (first_pending_thread != NULL) {
   1cf2a:	b158      	cbz	r0, 1cf44 <queue_insert+0x48>
   1cf2c:	2400      	movs	r4, #0
   1cf2e:	6784      	str	r4, [r0, #120]	; 0x78
   1cf30:	f8c0 8014 	str.w	r8, [r0, #20]
	z_ready_thread(thread);
   1cf34:	f000 f91f 	bl	1d176 <z_ready_thread>
	z_reschedule(&queue->lock, key);
   1cf38:	4638      	mov	r0, r7
   1cf3a:	4631      	mov	r1, r6
   1cf3c:	f7fb fd78 	bl	18a30 <z_reschedule>
	return 0;
   1cf40:	2000      	movs	r0, #0
   1cf42:	e00c      	b.n	1cf5e <queue_insert+0x62>
	if (alloc) {
   1cf44:	f1b9 0f00 	cmp.w	r9, #0
   1cf48:	d01c      	beq.n	1cf84 <queue_insert+0x88>
	return z_thread_aligned_alloc(0, size);
   1cf4a:	2108      	movs	r1, #8
   1cf4c:	f7fc fa70 	bl	19430 <z_thread_aligned_alloc>
		if (anode == NULL) {
   1cf50:	b938      	cbnz	r0, 1cf62 <queue_insert+0x66>
	__asm__ volatile(
   1cf52:	f386 8811 	msr	BASEPRI, r6
   1cf56:	f3bf 8f6f 	isb	sy
			return -ENOMEM;
   1cf5a:	f06f 000b 	mvn.w	r0, #11
}
   1cf5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	node->next_and_flags = flags;
   1cf62:	2301      	movs	r3, #1
		anode->data = data;
   1cf64:	f8c0 8004 	str.w	r8, [r0, #4]
   1cf68:	6003      	str	r3, [r0, #0]
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
   1cf6a:	6803      	ldr	r3, [r0, #0]
	parent->next_and_flags = cur_flags | (unative_t)child;
   1cf6c:	f003 0203 	and.w	r2, r3, #3
Z_GENLIST_INSERT(sflist, sfnode)
   1cf70:	b965      	cbnz	r5, 1cf8c <queue_insert+0x90>
	parent->next_and_flags = cur_flags | (unative_t)child;
   1cf72:	6823      	ldr	r3, [r4, #0]
   1cf74:	4313      	orrs	r3, r2
   1cf76:	6003      	str	r3, [r0, #0]
Z_GENLIST_PREPEND(sflist, sfnode)
   1cf78:	6863      	ldr	r3, [r4, #4]
	list->head = node;
   1cf7a:	6020      	str	r0, [r4, #0]
Z_GENLIST_PREPEND(sflist, sfnode)
   1cf7c:	2b00      	cmp	r3, #0
   1cf7e:	d1db      	bne.n	1cf38 <queue_insert+0x3c>
	list->tail = node;
   1cf80:	6060      	str	r0, [r4, #4]
}
   1cf82:	e7d9      	b.n	1cf38 <queue_insert+0x3c>
	node->next_and_flags = flags;
   1cf84:	f8c8 9000 	str.w	r9, [r8]
}
   1cf88:	4640      	mov	r0, r8
   1cf8a:	e7ee      	b.n	1cf6a <queue_insert+0x6e>
	return (sys_sfnode_t *)(node->next_and_flags & ~SYS_SFLIST_FLAGS_MASK);
   1cf8c:	682b      	ldr	r3, [r5, #0]
Z_GENLIST_INSERT(sflist, sfnode)
   1cf8e:	f033 0303 	bics.w	r3, r3, #3
   1cf92:	d10b      	bne.n	1cfac <queue_insert+0xb0>
	parent->next_and_flags = cur_flags | (unative_t)child;
   1cf94:	6002      	str	r2, [r0, #0]
	return list->tail;
   1cf96:	6862      	ldr	r2, [r4, #4]
Z_GENLIST_APPEND(sflist, sfnode)
   1cf98:	b912      	cbnz	r2, 1cfa0 <queue_insert+0xa4>
	list->head = node;
   1cf9a:	e9c4 0000 	strd	r0, r0, [r4]
}
   1cf9e:	e7cb      	b.n	1cf38 <queue_insert+0x3c>
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
   1cfa0:	6813      	ldr	r3, [r2, #0]
	parent->next_and_flags = cur_flags | (unative_t)child;
   1cfa2:	f003 0303 	and.w	r3, r3, #3
   1cfa6:	4303      	orrs	r3, r0
   1cfa8:	6013      	str	r3, [r2, #0]
   1cfaa:	e7e9      	b.n	1cf80 <queue_insert+0x84>
   1cfac:	4313      	orrs	r3, r2
   1cfae:	6003      	str	r3, [r0, #0]
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
   1cfb0:	682b      	ldr	r3, [r5, #0]
	parent->next_and_flags = cur_flags | (unative_t)child;
   1cfb2:	f003 0303 	and.w	r3, r3, #3
   1cfb6:	4318      	orrs	r0, r3
   1cfb8:	6028      	str	r0, [r5, #0]
}
   1cfba:	e7bd      	b.n	1cf38 <queue_insert+0x3c>

0001cfbc <z_queue_node_peek>:
{
   1cfbc:	b510      	push	{r4, lr}
	if ((node != NULL) && (sys_sfnode_flags_get(node) != (uint8_t)0)) {
   1cfbe:	4604      	mov	r4, r0
   1cfc0:	b130      	cbz	r0, 1cfd0 <z_queue_node_peek+0x14>
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
   1cfc2:	6802      	ldr	r2, [r0, #0]
   1cfc4:	0793      	lsls	r3, r2, #30
   1cfc6:	d003      	beq.n	1cfd0 <z_queue_node_peek+0x14>
		ret = anode->data;
   1cfc8:	6844      	ldr	r4, [r0, #4]
		if (needs_free) {
   1cfca:	b109      	cbz	r1, 1cfd0 <z_queue_node_peek+0x14>
			k_free(anode);
   1cfcc:	f000 f9e7 	bl	1d39e <k_free>
}
   1cfd0:	4620      	mov	r0, r4
   1cfd2:	bd10      	pop	{r4, pc}

0001cfd4 <k_queue_append>:
{
   1cfd4:	b507      	push	{r0, r1, r2, lr}
	(void)queue_insert(queue, NULL, data, false, true);
   1cfd6:	2301      	movs	r3, #1
   1cfd8:	9300      	str	r3, [sp, #0]
   1cfda:	2300      	movs	r3, #0
{
   1cfdc:	460a      	mov	r2, r1
	(void)queue_insert(queue, NULL, data, false, true);
   1cfde:	4619      	mov	r1, r3
   1cfe0:	f7ff ff8c 	bl	1cefc <queue_insert>
}
   1cfe4:	b003      	add	sp, #12
   1cfe6:	f85d fb04 	ldr.w	pc, [sp], #4

0001cfea <z_impl_k_sem_init>:
	CHECKIF(limit == 0U || limit > K_SEM_MAX_LIMIT || initial_count > limit) {
   1cfea:	b13a      	cbz	r2, 1cffc <z_impl_k_sem_init+0x12>
   1cfec:	428a      	cmp	r2, r1
   1cfee:	d305      	bcc.n	1cffc <z_impl_k_sem_init+0x12>
	sem->limit = limit;
   1cff0:	e9c0 1202 	strd	r1, r2, [r0, #8]
   1cff4:	e9c0 0000 	strd	r0, r0, [r0]
	return 0;
   1cff8:	2000      	movs	r0, #0
   1cffa:	4770      	bx	lr
		return -EINVAL;
   1cffc:	f06f 0015 	mvn.w	r0, #21
}
   1d000:	4770      	bx	lr

0001d002 <flag_test_and_clear>:
	return (*flagp & BIT(bit)) != 0U;
   1d002:	6802      	ldr	r2, [r0, #0]
	*flagp &= ~BIT(bit);
   1d004:	2301      	movs	r3, #1
   1d006:	408b      	lsls	r3, r1
   1d008:	ea22 0303 	bic.w	r3, r2, r3
   1d00c:	6003      	str	r3, [r0, #0]
	return (*flagp & BIT(bit)) != 0U;
   1d00e:	fa22 f001 	lsr.w	r0, r2, r1
}
   1d012:	f000 0001 	and.w	r0, r0, #1
   1d016:	4770      	bx	lr

0001d018 <notify_queue_locked.isra.0>:
	if (queue != NULL) {
   1d018:	b120      	cbz	r0, 1d024 <notify_queue_locked.isra.0+0xc>
		rv = z_sched_wake(&queue->notifyq, 0, NULL);
   1d01a:	2200      	movs	r2, #0
   1d01c:	4611      	mov	r1, r2
   1d01e:	3088      	adds	r0, #136	; 0x88
   1d020:	f000 b92d 	b.w	1d27e <z_sched_wake>
}
   1d024:	4770      	bx	lr

0001d026 <work_timeout>:
{
   1d026:	b573      	push	{r0, r1, r4, r5, r6, lr}
   1d028:	4604      	mov	r4, r0
	__asm__ volatile(
   1d02a:	f04f 0320 	mov.w	r3, #32
   1d02e:	f3ef 8511 	mrs	r5, BASEPRI
   1d032:	f383 8812 	msr	BASEPRI_MAX, r3
   1d036:	f3bf 8f6f 	isb	sy
	struct k_work_q *queue = NULL;
   1d03a:	2300      	movs	r3, #0
	if (flag_test_and_clear(&wp->flags, K_WORK_DELAYED_BIT)) {
   1d03c:	f1a0 0610 	sub.w	r6, r0, #16
   1d040:	2103      	movs	r1, #3
   1d042:	3804      	subs	r0, #4
	struct k_work_q *queue = NULL;
   1d044:	9301      	str	r3, [sp, #4]
	if (flag_test_and_clear(&wp->flags, K_WORK_DELAYED_BIT)) {
   1d046:	f7ff ffdc 	bl	1d002 <flag_test_and_clear>
   1d04a:	b128      	cbz	r0, 1d058 <work_timeout+0x32>
		queue = dw->queue;
   1d04c:	69a3      	ldr	r3, [r4, #24]
   1d04e:	9301      	str	r3, [sp, #4]
		(void)submit_to_queue_locked(wp, &queue);
   1d050:	a901      	add	r1, sp, #4
   1d052:	4630      	mov	r0, r6
   1d054:	f7fb fbe8 	bl	18828 <submit_to_queue_locked>
	__asm__ volatile(
   1d058:	f385 8811 	msr	BASEPRI, r5
   1d05c:	f3bf 8f6f 	isb	sy
}
   1d060:	b002      	add	sp, #8
   1d062:	bd70      	pop	{r4, r5, r6, pc}

0001d064 <k_work_init>:
{
   1d064:	b538      	push	{r3, r4, r5, lr}
   1d066:	4604      	mov	r4, r0
   1d068:	460d      	mov	r5, r1
	*work = (struct k_work)Z_WORK_INITIALIZER(handler);
   1d06a:	2210      	movs	r2, #16
   1d06c:	2100      	movs	r1, #0
   1d06e:	f7fc ffd9 	bl	1a024 <memset>
   1d072:	6065      	str	r5, [r4, #4]
}
   1d074:	bd38      	pop	{r3, r4, r5, pc}

0001d076 <k_work_submit_to_queue>:
{
   1d076:	b537      	push	{r0, r1, r2, r4, r5, lr}
   1d078:	9001      	str	r0, [sp, #4]
   1d07a:	4608      	mov	r0, r1
	__asm__ volatile(
   1d07c:	f04f 0320 	mov.w	r3, #32
   1d080:	f3ef 8511 	mrs	r5, BASEPRI
   1d084:	f383 8812 	msr	BASEPRI_MAX, r3
   1d088:	f3bf 8f6f 	isb	sy
	int ret = submit_to_queue_locked(work, &queue);
   1d08c:	a901      	add	r1, sp, #4
   1d08e:	f7fb fbcb 	bl	18828 <submit_to_queue_locked>
   1d092:	4604      	mov	r4, r0
	__asm__ volatile(
   1d094:	f385 8811 	msr	BASEPRI, r5
   1d098:	f3bf 8f6f 	isb	sy
	if (ret > 0) {
   1d09c:	2800      	cmp	r0, #0
   1d09e:	dd09      	ble.n	1d0b4 <k_work_submit_to_queue+0x3e>
	__asm__ volatile(
   1d0a0:	f04f 0320 	mov.w	r3, #32
   1d0a4:	f3ef 8011 	mrs	r0, BASEPRI
   1d0a8:	f383 8812 	msr	BASEPRI_MAX, r3
   1d0ac:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
   1d0b0:	f000 f845 	bl	1d13e <z_reschedule_irqlock>
}
   1d0b4:	4620      	mov	r0, r4
   1d0b6:	b003      	add	sp, #12
   1d0b8:	bd30      	pop	{r4, r5, pc}

0001d0ba <k_work_init_delayable>:
{
   1d0ba:	b538      	push	{r3, r4, r5, lr}
	*dwork = (struct k_work_delayable){
   1d0bc:	2230      	movs	r2, #48	; 0x30
{
   1d0be:	4604      	mov	r4, r0
   1d0c0:	460d      	mov	r5, r1
	*dwork = (struct k_work_delayable){
   1d0c2:	2100      	movs	r1, #0
   1d0c4:	f7fc ffae 	bl	1a024 <memset>
   1d0c8:	f44f 7380 	mov.w	r3, #256	; 0x100
   1d0cc:	6065      	str	r5, [r4, #4]
   1d0ce:	60e3      	str	r3, [r4, #12]
}
   1d0d0:	bd38      	pop	{r3, r4, r5, pc}

0001d0d2 <sys_dlist_remove>:
	sys_dnode_t *const next = node->next;
   1d0d2:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
   1d0d6:	6013      	str	r3, [r2, #0]
	next->prev = prev;
   1d0d8:	605a      	str	r2, [r3, #4]
	node->next = NULL;
   1d0da:	2300      	movs	r3, #0
	node->prev = NULL;
   1d0dc:	e9c0 3300 	strd	r3, r3, [r0]
	sys_dnode_init(node);
}
   1d0e0:	4770      	bx	lr

0001d0e2 <unpend_thread_no_timeout>:
{
   1d0e2:	b508      	push	{r3, lr}
	sys_dlist_remove(&thread->base.qnode_dlist);
   1d0e4:	f7ff fff5 	bl	1d0d2 <sys_dlist_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
   1d0e8:	7b43      	ldrb	r3, [r0, #13]
   1d0ea:	f023 0302 	bic.w	r3, r3, #2
   1d0ee:	7343      	strb	r3, [r0, #13]
	thread->base.pended_on = NULL;
   1d0f0:	2300      	movs	r3, #0
   1d0f2:	6083      	str	r3, [r0, #8]
}
   1d0f4:	bd08      	pop	{r3, pc}

0001d0f6 <z_unpend_thread_no_timeout>:
{
   1d0f6:	b508      	push	{r3, lr}
   1d0f8:	f04f 0320 	mov.w	r3, #32
   1d0fc:	f3ef 8111 	mrs	r1, BASEPRI
   1d100:	f383 8812 	msr	BASEPRI_MAX, r3
   1d104:	f3bf 8f6f 	isb	sy
		unpend_thread_no_timeout(thread);
   1d108:	f7ff ffeb 	bl	1d0e2 <unpend_thread_no_timeout>
	__asm__ volatile(
   1d10c:	f381 8811 	msr	BASEPRI, r1
   1d110:	f3bf 8f6f 	isb	sy
}
   1d114:	bd08      	pop	{r3, pc}

0001d116 <z_unpend_thread>:
{
   1d116:	b510      	push	{r4, lr}
	__asm__ volatile(
   1d118:	f04f 0320 	mov.w	r3, #32
   1d11c:	f3ef 8411 	mrs	r4, BASEPRI
   1d120:	f383 8812 	msr	BASEPRI_MAX, r3
   1d124:	f3bf 8f6f 	isb	sy
		unpend_thread_no_timeout(thread);
   1d128:	f7ff ffdb 	bl	1d0e2 <unpend_thread_no_timeout>
	__asm__ volatile(
   1d12c:	f384 8811 	msr	BASEPRI, r4
   1d130:	f3bf 8f6f 	isb	sy
}
   1d134:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   1d138:	3018      	adds	r0, #24
   1d13a:	f000 b8bd 	b.w	1d2b8 <z_abort_timeout>

0001d13e <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
   1d13e:	4603      	mov	r3, r0
   1d140:	b920      	cbnz	r0, 1d14c <z_reschedule_irqlock+0xe>
   1d142:	f3ef 8205 	mrs	r2, IPSR
	if (resched(key)) {
   1d146:	b90a      	cbnz	r2, 1d14c <z_reschedule_irqlock+0xe>
	ret = arch_swap(key);
   1d148:	f7f5 bd40 	b.w	12bcc <arch_swap>
   1d14c:	f383 8811 	msr	BASEPRI, r3
   1d150:	f3bf 8f6f 	isb	sy
}
   1d154:	4770      	bx	lr

0001d156 <z_reschedule_unlocked>:
	__asm__ volatile(
   1d156:	f04f 0320 	mov.w	r3, #32
   1d15a:	f3ef 8011 	mrs	r0, BASEPRI
   1d15e:	f383 8812 	msr	BASEPRI_MAX, r3
   1d162:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
   1d166:	f7ff bfea 	b.w	1d13e <z_reschedule_irqlock>

0001d16a <z_priq_dumb_best>:
{
   1d16a:	4603      	mov	r3, r0
	return list->head == list;
   1d16c:	6800      	ldr	r0, [r0, #0]
}
   1d16e:	4283      	cmp	r3, r0
   1d170:	bf08      	it	eq
   1d172:	2000      	moveq	r0, #0
   1d174:	4770      	bx	lr

0001d176 <z_ready_thread>:
{
   1d176:	b510      	push	{r4, lr}
   1d178:	f04f 0320 	mov.w	r3, #32
   1d17c:	f3ef 8411 	mrs	r4, BASEPRI
   1d180:	f383 8812 	msr	BASEPRI_MAX, r3
   1d184:	f3bf 8f6f 	isb	sy
			ready_thread(thread);
   1d188:	f7fb fd14 	bl	18bb4 <ready_thread>
	__asm__ volatile(
   1d18c:	f384 8811 	msr	BASEPRI, r4
   1d190:	f3bf 8f6f 	isb	sy
}
   1d194:	bd10      	pop	{r4, pc}

0001d196 <z_thread_timeout>:
{
   1d196:	b510      	push	{r4, lr}
   1d198:	4601      	mov	r1, r0
	__asm__ volatile(
   1d19a:	f04f 0320 	mov.w	r3, #32
   1d19e:	f3ef 8411 	mrs	r4, BASEPRI
   1d1a2:	f383 8812 	msr	BASEPRI_MAX, r3
   1d1a6:	f3bf 8f6f 	isb	sy
		if (!killed) {
   1d1aa:	f810 3c0b 	ldrb.w	r3, [r0, #-11]
   1d1ae:	f013 0f28 	tst.w	r3, #40	; 0x28
   1d1b2:	d10d      	bne.n	1d1d0 <z_thread_timeout+0x3a>
			if (thread->base.pended_on != NULL) {
   1d1b4:	f851 3c10 	ldr.w	r3, [r1, #-16]
	struct k_thread *thread = CONTAINER_OF(timeout,
   1d1b8:	3818      	subs	r0, #24
			if (thread->base.pended_on != NULL) {
   1d1ba:	b10b      	cbz	r3, 1d1c0 <z_thread_timeout+0x2a>
				unpend_thread_no_timeout(thread);
   1d1bc:	f7ff ff91 	bl	1d0e2 <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
   1d1c0:	f811 3c0b 	ldrb.w	r3, [r1, #-11]
   1d1c4:	f023 0314 	bic.w	r3, r3, #20
   1d1c8:	f801 3c0b 	strb.w	r3, [r1, #-11]
			ready_thread(thread);
   1d1cc:	f7fb fcf2 	bl	18bb4 <ready_thread>
	__asm__ volatile(
   1d1d0:	f384 8811 	msr	BASEPRI, r4
   1d1d4:	f3bf 8f6f 	isb	sy
}
   1d1d8:	bd10      	pop	{r4, pc}

0001d1da <add_to_waitq_locked>:
{
   1d1da:	b538      	push	{r3, r4, r5, lr}
   1d1dc:	4604      	mov	r4, r0
   1d1de:	460d      	mov	r5, r1
	unready_thread(thread);
   1d1e0:	f7fb fd3c 	bl	18c5c <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
   1d1e4:	7b63      	ldrb	r3, [r4, #13]
   1d1e6:	f043 0302 	orr.w	r3, r3, #2
   1d1ea:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
   1d1ec:	b195      	cbz	r5, 1d214 <add_to_waitq_locked+0x3a>
   1d1ee:	682b      	ldr	r3, [r5, #0]
		thread->base.pended_on = wait_q;
   1d1f0:	60a5      	str	r5, [r4, #8]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   1d1f2:	429d      	cmp	r5, r3
   1d1f4:	d015      	beq.n	1d222 <add_to_waitq_locked+0x48>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   1d1f6:	b1a3      	cbz	r3, 1d222 <add_to_waitq_locked+0x48>
	int32_t b1 = thread_1->base.prio;
   1d1f8:	f994 100e 	ldrsb.w	r1, [r4, #14]
	int32_t b2 = thread_2->base.prio;
   1d1fc:	f993 200e 	ldrsb.w	r2, [r3, #14]
	if (b1 != b2) {
   1d200:	4291      	cmp	r1, r2
   1d202:	d008      	beq.n	1d216 <add_to_waitq_locked+0x3c>
		return b2 - b1;
   1d204:	1a52      	subs	r2, r2, r1
		if (z_sched_prio_cmp(thread, t) > 0) {
   1d206:	2a00      	cmp	r2, #0
   1d208:	dd05      	ble.n	1d216 <add_to_waitq_locked+0x3c>
	sys_dnode_t *const prev = successor->prev;
   1d20a:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
   1d20c:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
   1d210:	6014      	str	r4, [r2, #0]
	successor->prev = node;
   1d212:	605c      	str	r4, [r3, #4]
}
   1d214:	bd38      	pop	{r3, r4, r5, pc}
	return (node == list->tail) ? NULL : node->next;
   1d216:	686a      	ldr	r2, [r5, #4]
   1d218:	4293      	cmp	r3, r2
   1d21a:	d002      	beq.n	1d222 <add_to_waitq_locked+0x48>
   1d21c:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   1d21e:	2b00      	cmp	r3, #0
   1d220:	d1ec      	bne.n	1d1fc <add_to_waitq_locked+0x22>
	sys_dnode_t *const tail = list->tail;
   1d222:	686b      	ldr	r3, [r5, #4]
	node->prev = tail;
   1d224:	e9c4 5300 	strd	r5, r3, [r4]
	tail->next = node;
   1d228:	601c      	str	r4, [r3, #0]
	list->tail = node;
   1d22a:	606c      	str	r4, [r5, #4]
}
   1d22c:	e7f2      	b.n	1d214 <add_to_waitq_locked+0x3a>

0001d22e <z_unpend_first_thread>:
{
   1d22e:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
   1d230:	f04f 0320 	mov.w	r3, #32
   1d234:	f3ef 8511 	mrs	r5, BASEPRI
   1d238:	f383 8812 	msr	BASEPRI_MAX, r3
   1d23c:	f3bf 8f6f 	isb	sy
		thread = _priq_wait_best(&wait_q->waitq);
   1d240:	f7ff ff93 	bl	1d16a <z_priq_dumb_best>
		if (thread != NULL) {
   1d244:	4604      	mov	r4, r0
   1d246:	b120      	cbz	r0, 1d252 <z_unpend_first_thread+0x24>
			unpend_thread_no_timeout(thread);
   1d248:	f7ff ff4b 	bl	1d0e2 <unpend_thread_no_timeout>
   1d24c:	3018      	adds	r0, #24
   1d24e:	f000 f833 	bl	1d2b8 <z_abort_timeout>
	__asm__ volatile(
   1d252:	f385 8811 	msr	BASEPRI, r5
   1d256:	f3bf 8f6f 	isb	sy
}
   1d25a:	4620      	mov	r0, r4
   1d25c:	bd38      	pop	{r3, r4, r5, pc}

0001d25e <z_unpend_all>:
{
   1d25e:	b538      	push	{r3, r4, r5, lr}
   1d260:	4605      	mov	r5, r0
	int need_sched = 0;
   1d262:	2000      	movs	r0, #0
	return list->head == list;
   1d264:	682c      	ldr	r4, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   1d266:	42a5      	cmp	r5, r4
   1d268:	d000      	beq.n	1d26c <z_unpend_all+0xe>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
   1d26a:	b904      	cbnz	r4, 1d26e <z_unpend_all+0x10>
}
   1d26c:	bd38      	pop	{r3, r4, r5, pc}
		z_unpend_thread(thread);
   1d26e:	4620      	mov	r0, r4
   1d270:	f7ff ff51 	bl	1d116 <z_unpend_thread>
		z_ready_thread(thread);
   1d274:	4620      	mov	r0, r4
   1d276:	f7ff ff7e 	bl	1d176 <z_ready_thread>
		need_sched = 1;
   1d27a:	2001      	movs	r0, #1
   1d27c:	e7f2      	b.n	1d264 <z_unpend_all+0x6>

0001d27e <z_sched_wake>:
{
   1d27e:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
   1d280:	f04f 0320 	mov.w	r3, #32
   1d284:	f3ef 8511 	mrs	r5, BASEPRI
   1d288:	f383 8812 	msr	BASEPRI_MAX, r3
   1d28c:	f3bf 8f6f 	isb	sy
		thread = _priq_wait_best(&wait_q->waitq);
   1d290:	f7ff ff6b 	bl	1d16a <z_priq_dumb_best>
		if (thread != NULL) {
   1d294:	4604      	mov	r4, r0
   1d296:	b150      	cbz	r0, 1d2ae <z_sched_wake+0x30>
   1d298:	6781      	str	r1, [r0, #120]	; 0x78
	thread->base.swap_data = data;
   1d29a:	6142      	str	r2, [r0, #20]
			unpend_thread_no_timeout(thread);
   1d29c:	f7ff ff21 	bl	1d0e2 <unpend_thread_no_timeout>
   1d2a0:	3018      	adds	r0, #24
   1d2a2:	f000 f809 	bl	1d2b8 <z_abort_timeout>
			ready_thread(thread);
   1d2a6:	4620      	mov	r0, r4
   1d2a8:	f7fb fc84 	bl	18bb4 <ready_thread>
			ret = true;
   1d2ac:	2001      	movs	r0, #1
	__asm__ volatile(
   1d2ae:	f385 8811 	msr	BASEPRI, r5
   1d2b2:	f3bf 8f6f 	isb	sy
}
   1d2b6:	bd38      	pop	{r3, r4, r5, pc}

0001d2b8 <z_abort_timeout>:
{
   1d2b8:	b510      	push	{r4, lr}
	__asm__ volatile(
   1d2ba:	f04f 0220 	mov.w	r2, #32
   1d2be:	f3ef 8411 	mrs	r4, BASEPRI
   1d2c2:	f382 8812 	msr	BASEPRI_MAX, r2
   1d2c6:	f3bf 8f6f 	isb	sy
		if (sys_dnode_is_linked(&to->node)) {
   1d2ca:	6803      	ldr	r3, [r0, #0]
   1d2cc:	b13b      	cbz	r3, 1d2de <z_abort_timeout+0x26>
			remove_timeout(to);
   1d2ce:	f7fb ff0f 	bl	190f0 <remove_timeout>
			ret = 0;
   1d2d2:	2000      	movs	r0, #0
	__asm__ volatile(
   1d2d4:	f384 8811 	msr	BASEPRI, r4
   1d2d8:	f3bf 8f6f 	isb	sy
}
   1d2dc:	bd10      	pop	{r4, pc}
	int ret = -EINVAL;
   1d2de:	f06f 0015 	mvn.w	r0, #21
   1d2e2:	e7f7      	b.n	1d2d4 <z_abort_timeout+0x1c>

0001d2e4 <z_get_next_timeout_expiry>:
{
   1d2e4:	b510      	push	{r4, lr}
	__asm__ volatile(
   1d2e6:	f04f 0320 	mov.w	r3, #32
   1d2ea:	f3ef 8411 	mrs	r4, BASEPRI
   1d2ee:	f383 8812 	msr	BASEPRI_MAX, r3
   1d2f2:	f3bf 8f6f 	isb	sy
		ret = next_timeout();
   1d2f6:	f7fb fed5 	bl	190a4 <next_timeout>
	__asm__ volatile(
   1d2fa:	f384 8811 	msr	BASEPRI, r4
   1d2fe:	f3bf 8f6f 	isb	sy
}
   1d302:	bd10      	pop	{r4, pc}

0001d304 <z_set_timeout_expiry>:
{
   1d304:	b570      	push	{r4, r5, r6, lr}
   1d306:	4604      	mov	r4, r0
   1d308:	460d      	mov	r5, r1
	__asm__ volatile(
   1d30a:	f04f 0320 	mov.w	r3, #32
   1d30e:	f3ef 8611 	mrs	r6, BASEPRI
   1d312:	f383 8812 	msr	BASEPRI_MAX, r3
   1d316:	f3bf 8f6f 	isb	sy
		int next_to = next_timeout();
   1d31a:	f7fb fec3 	bl	190a4 <next_timeout>
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
   1d31e:	2801      	cmp	r0, #1
   1d320:	dd05      	ble.n	1d32e <z_set_timeout_expiry+0x2a>
   1d322:	42a0      	cmp	r0, r4
   1d324:	db03      	blt.n	1d32e <z_set_timeout_expiry+0x2a>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
   1d326:	4629      	mov	r1, r5
   1d328:	4620      	mov	r0, r4
   1d32a:	f7f7 ff51 	bl	151d0 <sys_clock_set_timeout>
	__asm__ volatile(
   1d32e:	f386 8811 	msr	BASEPRI, r6
   1d332:	f3bf 8f6f 	isb	sy
}
   1d336:	bd70      	pop	{r4, r5, r6, pc}

0001d338 <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
   1d338:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
   1d33a:	f7fb ffc9 	bl	192d0 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
   1d33e:	bd08      	pop	{r3, pc}

0001d340 <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
   1d340:	b108      	cbz	r0, 1d346 <z_impl_k_busy_wait+0x6>
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
   1d342:	f7f5 bf27 	b.w	13194 <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
   1d346:	4770      	bx	lr

0001d348 <sys_clock_timeout_end_calc>:
 */
uint64_t sys_clock_timeout_end_calc(k_timeout_t timeout)
{
	k_ticks_t dt;

	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
   1d348:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
   1d34c:	bf08      	it	eq
   1d34e:	f1b0 3fff 	cmpeq.w	r0, #4294967295	; 0xffffffff
{
   1d352:	b538      	push	{r3, r4, r5, lr}
   1d354:	4605      	mov	r5, r0
   1d356:	460c      	mov	r4, r1
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
   1d358:	d01d      	beq.n	1d396 <sys_clock_timeout_end_calc+0x4e>
		return UINT64_MAX;
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
   1d35a:	ea51 0300 	orrs.w	r3, r1, r0
   1d35e:	d103      	bne.n	1d368 <sys_clock_timeout_end_calc+0x20>
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) && Z_TICK_ABS(dt) >= 0) {
			return Z_TICK_ABS(dt);
		}
		return sys_clock_tick_get() + MAX(1, dt);
	}
}
   1d360:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		return sys_clock_tick_get();
   1d364:	f7fb bfb4 	b.w	192d0 <sys_clock_tick_get>
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) && Z_TICK_ABS(dt) >= 0) {
   1d368:	f06f 0301 	mvn.w	r3, #1
   1d36c:	1a18      	subs	r0, r3, r0
   1d36e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
   1d372:	eb63 0101 	sbc.w	r1, r3, r1
   1d376:	2900      	cmp	r1, #0
   1d378:	da0c      	bge.n	1d394 <sys_clock_timeout_end_calc+0x4c>
		return sys_clock_tick_get() + MAX(1, dt);
   1d37a:	f7fb ffa9 	bl	192d0 <sys_clock_tick_get>
   1d37e:	2d01      	cmp	r5, #1
   1d380:	4622      	mov	r2, r4
   1d382:	f174 0400 	sbcs.w	r4, r4, #0
   1d386:	462b      	mov	r3, r5
   1d388:	bfbc      	itt	lt
   1d38a:	2301      	movlt	r3, #1
   1d38c:	2200      	movlt	r2, #0
   1d38e:	1818      	adds	r0, r3, r0
   1d390:	eb41 0102 	adc.w	r1, r1, r2
}
   1d394:	bd38      	pop	{r3, r4, r5, pc}
		return UINT64_MAX;
   1d396:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   1d39a:	4601      	mov	r1, r0
   1d39c:	e7fa      	b.n	1d394 <sys_clock_timeout_end_calc+0x4c>

0001d39e <k_free>:
	if (ptr != NULL) {
   1d39e:	b120      	cbz	r0, 1d3aa <k_free+0xc>
		k_heap_free(*heap_ref, ptr);
   1d3a0:	1f01      	subs	r1, r0, #4
   1d3a2:	f850 0c04 	ldr.w	r0, [r0, #-4]
   1d3a6:	f000 b84a 	b.w	1d43e <k_heap_free>
}
   1d3aa:	4770      	bx	lr

0001d3ac <k_heap_init>:
{
   1d3ac:	b410      	push	{r4}
	sys_dlist_init(&w->waitq);
   1d3ae:	f100 040c 	add.w	r4, r0, #12
	list->tail = (sys_dnode_t *)list;
   1d3b2:	e9c0 4403 	strd	r4, r4, [r0, #12]
}
   1d3b6:	bc10      	pop	{r4}
	sys_heap_init(&h->heap, mem, bytes);
   1d3b8:	f7fc bb9b 	b.w	19af2 <sys_heap_init>

0001d3bc <k_heap_aligned_alloc>:
SYS_INIT(statics_init, POST_KERNEL, 0);
#endif /* CONFIG_DEMAND_PAGING && !CONFIG_LINKER_GENERIC_SECTIONS_PRESENT_AT_BOOT */

void *k_heap_aligned_alloc(struct k_heap *h, size_t align, size_t bytes,
			k_timeout_t timeout)
{
   1d3bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d3c0:	b085      	sub	sp, #20
   1d3c2:	4606      	mov	r6, r0
   1d3c4:	4688      	mov	r8, r1
	int64_t now, end = sys_clock_timeout_end_calc(timeout);
   1d3c6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
{
   1d3ca:	4691      	mov	r9, r2
	int64_t now, end = sys_clock_timeout_end_calc(timeout);
   1d3cc:	f7ff ffbc 	bl	1d348 <sys_clock_timeout_end_calc>
	void *ret = NULL;
	k_spinlock_key_t key = k_spin_lock(&h->lock);
   1d3d0:	f106 0a14 	add.w	sl, r6, #20
	int64_t now, end = sys_clock_timeout_end_calc(timeout);
   1d3d4:	4605      	mov	r5, r0
   1d3d6:	460f      	mov	r7, r1
	__asm__ volatile(
   1d3d8:	f04f 0320 	mov.w	r3, #32
   1d3dc:	f3ef 8411 	mrs	r4, BASEPRI
   1d3e0:	f383 8812 	msr	BASEPRI_MAX, r3
   1d3e4:	f3bf 8f6f 	isb	sy
			/**
			 * @todo	Trace attempt to avoid empty trace segments
			 */
		}

		(void) z_pend_curr(&h->lock, key, &h->wait_q,
   1d3e8:	f106 0b0c 	add.w	fp, r6, #12
		ret = sys_heap_aligned_alloc(&h->heap, align, bytes);
   1d3ec:	464a      	mov	r2, r9
   1d3ee:	4641      	mov	r1, r8
   1d3f0:	4630      	mov	r0, r6
   1d3f2:	f7fc fb16 	bl	19a22 <sys_heap_aligned_alloc>
   1d3f6:	9003      	str	r0, [sp, #12]
		now = sys_clock_tick_get();
   1d3f8:	f7fb ff6a 	bl	192d0 <sys_clock_tick_get>
		if (!IS_ENABLED(CONFIG_MULTITHREADING) ||
   1d3fc:	9b03      	ldr	r3, [sp, #12]
   1d3fe:	b13b      	cbz	r3, 1d410 <k_heap_aligned_alloc+0x54>
	__asm__ volatile(
   1d400:	f384 8811 	msr	BASEPRI, r4
   1d404:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_heap, aligned_alloc, h, timeout, ret);

	k_spin_unlock(&h->lock, key);
	return ret;
}
   1d408:	4618      	mov	r0, r3
   1d40a:	b005      	add	sp, #20
   1d40c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		    (ret != NULL) || ((end - now) <= 0)) {
   1d410:	1a28      	subs	r0, r5, r0
   1d412:	eb67 0101 	sbc.w	r1, r7, r1
   1d416:	2801      	cmp	r0, #1
   1d418:	f171 0200 	sbcs.w	r2, r1, #0
   1d41c:	dbf0      	blt.n	1d400 <k_heap_aligned_alloc+0x44>
		(void) z_pend_curr(&h->lock, key, &h->wait_q,
   1d41e:	e9cd 0100 	strd	r0, r1, [sp]
   1d422:	465a      	mov	r2, fp
   1d424:	4621      	mov	r1, r4
   1d426:	4650      	mov	r0, sl
   1d428:	f7fb fc56 	bl	18cd8 <z_pend_curr>
	__asm__ volatile(
   1d42c:	f04f 0320 	mov.w	r3, #32
   1d430:	f3ef 8411 	mrs	r4, BASEPRI
   1d434:	f383 8812 	msr	BASEPRI_MAX, r3
   1d438:	f3bf 8f6f 	isb	sy
   1d43c:	e7d6      	b.n	1d3ec <k_heap_aligned_alloc+0x30>

0001d43e <k_heap_free>:

	return ret;
}

void k_heap_free(struct k_heap *h, void *mem)
{
   1d43e:	b538      	push	{r3, r4, r5, lr}
   1d440:	4604      	mov	r4, r0
   1d442:	f04f 0320 	mov.w	r3, #32
   1d446:	f3ef 8511 	mrs	r5, BASEPRI
   1d44a:	f383 8812 	msr	BASEPRI_MAX, r3
   1d44e:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&h->lock);

	sys_heap_free(&h->heap, mem);
   1d452:	f7fc faae 	bl	199b2 <sys_heap_free>

	SYS_PORT_TRACING_OBJ_FUNC(k_heap, free, h);
	if (IS_ENABLED(CONFIG_MULTITHREADING) && z_unpend_all(&h->wait_q) != 0) {
   1d456:	f104 000c 	add.w	r0, r4, #12
   1d45a:	f7ff ff00 	bl	1d25e <z_unpend_all>
   1d45e:	b130      	cbz	r0, 1d46e <k_heap_free+0x30>
		z_reschedule(&h->lock, key);
   1d460:	4629      	mov	r1, r5
   1d462:	f104 0014 	add.w	r0, r4, #20
	} else {
		k_spin_unlock(&h->lock, key);
	}
}
   1d466:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		z_reschedule(&h->lock, key);
   1d46a:	f7fb bae1 	b.w	18a30 <z_reschedule>
	__asm__ volatile(
   1d46e:	f385 8811 	msr	BASEPRI, r5
   1d472:	f3bf 8f6f 	isb	sy
}
   1d476:	bd38      	pop	{r3, r4, r5, pc}

0001d478 <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
   1d478:	f7f7 bf42 	b.w	15300 <SystemInit>
