================================================================================ 
Commit: 0e6ca283b9f19fd21da55f4e361a552c03ab656b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:33:54 2023 +0530 
-------------------------------------------------------------------------------- 
Added LICENSE file.
Code clean up.
-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/PmcSsramLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/.gitignore
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcSsramLib/PmcSsramLib.c
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcSsramLib/PmcSsramLib.inf
LICENSE.txt
MeteorLakeBoardPkg/CapsuleUpdateConfig/.gitignore
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore

================================================================================ 
Commit: 18d4d7172641d845d2de54aceabed23e2c165e4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:27:08 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3194_81

Hsd-es-id: N/A
Original commit date: Mon May 15 05:05:57 2023 -0700
Original commit hash: afd2bfb98cdbbf3feba9644af760f59e0cbce1a3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 427d4701c2038f439cc54f64b1047ad8a1a681b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:27:07 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "[MTL] Don't hash verify optional FV till they are dispatched"

This reverts commit 82211d0a27260e8d71a0ba81ad49a0a412a13b66.

Mon May 15 17:05:30 2023 +0530
Original commit date: Mon May 15 17:05:30 2023 +0530
Original commit hash: 8838dd65e9565b8d108b7c3588b31358b36c2434

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/BuildPlatTools.sh
MeteorLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeRpmc.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeSkuS.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeSkuSRes.fdf
MeteorLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
MeteorLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.inf
MeteorLakeBoardPkg/prebuild.bat
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.h
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c
MeteorLakePlatSamplePkg/Tools/ToolScripts/SignFv/Rsa2048Sha256SignPlatform
MeteorLakePlatSamplePkg/Tools/ToolScripts/SignFv/Rsa2048Sha256SignPlatform.bat

================================================================================ 
Commit: c6ef7391d13b155bc52267d61e36352f4781541e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:27:06 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3194_80

Hsd-es-id: N/A
Original commit date: Thu May 11 11:03:39 2023 -0700
Original commit hash: a5b304da4adf4669409e87d8a4f0dd0e3f2b61f7

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7f1699dd589d9a2b22342e0769eb542d1c161a42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:27:05 2023 +0530 
-------------------------------------------------------------------------------- 
Updating BIOS ID file to Version 3194_79

[Issue Description] or [Feature Description]
Updating Board ID

[Resolution]
Updating board ID

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
ALL

Hsd-es-id: NA
Original commit date: Thu May 11 23:23:40 2023 +0530
Change-Id: I9dbd8dcd045404120365d0bcf40737da206827fc
Original commit hash: 2b9d85ce9846c1024abc7301e40767cbd78cb912

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c18011443789396aa4488fbb26740e75fed134af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:27:04 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3194_01

Hsd-es-id: N/A
Original commit date: Thu May 11 08:58:58 2023 -0700
Original commit hash: 93c9b9bd6b8e96c80ad474334f193ce7c1f0633e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 81339b0ba1c5bfd4a61d51fd08fb3dad9dd8640e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:27:03 2023 +0530 
-------------------------------------------------------------------------------- 
Update GCC postbuild for SETUPDATA FV Size change

[Issue Description]
GCC BIOS size is incorrect

[Resolution]
Update GCC postbuild for SETUPDATA FV Size change

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 14019327709
Original commit date: Thu May 11 20:28:52 2023 +0800
Change-Id: I524e0d18e5eb07653f7e25b73f64c9e9503ea3af
Original commit hash: b0ecbf67b9ce99d2cee9868de14a1d87f41e3fc0

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/PostBuild.sh

================================================================================ 
Commit: c7daf0b803bae0c60ccd22c95f75af1ac49f37e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:27:02 2023 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] MTL Config1 eDP Back light IO Config change

[Feature Description]
eDP backlight IO is configured as GPIO in DSC. Remove the config
to support eDP Backlight control.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL-P Config1 RVP

Hsd-es-id: 16020628354
Original commit date: Thu May 11 11:34:45 2023 +0530
Change-Id: I714bdb5c73c4104bd1c5404f6e1b1b7f1dc7c3e1
Original commit hash: 9f9dafa7be2218d37982b1e365b1024818b9ed35

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlMLp5xConf1PpvRvp.dsc

================================================================================ 
Commit: 640f17a4c1bdb9fda152850092f32841d9e67c6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:27:01 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3194_00

Hsd-es-id: N/A
Original commit date: Thu May 11 03:44:43 2023 -0700
Original commit hash: 53cf142ab3e0ad0e509a01f4bc457f5c67ac81a0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 2f17ac7715a169c9bcef7c9c279e5b9e51efe233 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:27:00 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH] DPDMI mismatches with bwg2.18

[Issue Description]
These bits were programmed differently than recommended values in
BWG 2.16

[Resolution]
Update DPDMI register bits programmed values.

Package/Module:
ClientOneSiliconPkg\IpBlock\Dmi

[Impacted Platform]
MTL-S

Hsd-es-id: 15013274585
Original commit date: Sun Apr 23 13:05:41 2023 +0530
Change-Id: I28e7a62f264063be6fe50c5b6cb398965788e158
Original commit hash: 900940ed72aabfe44bab7aaac92bb3f353cb73ff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Dmi/IncludePrivate/Register/DmiRegs.h
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiInitLib/PeiDmiInitLib.c

================================================================================ 
Commit: bdfcdbfddf37ae011f53c3f8bcf6a738093c7a7d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:59 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.18.1

Hsd-es-id: N/A
Original commit date: Thu May 11 02:26:13 2023 -0700
Original commit hash: 06de82231ac145cde98d2fb24564dff1782c5b9a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7ae2fa583bbdb4a2b898b0774c8c2977773f9529 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:58 2023 +0530 
-------------------------------------------------------------------------------- 
Reverting MRC fix from PO branch

[Issue Description]
MRC fix from PO branch is causing rebase issues

[Resolution]
Reverting the MRC fix, removed this fix for a fix from MRC

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ARL-Hx

Hsd-es-id: 14019334250
Original commit date: Wed May 10 23:25:48 2023 -0700
Change-Id: I4eba09b35cfee23f071f061734f3239a096cbea6
Original commit hash: 9a5115a38547b2ca6316a11e319db8aeb2f5395c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 056273aab11758dbd143de03401ec4bbfa8f6890 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:57 2023 +0530 
-------------------------------------------------------------------------------- 
[MTLP682][28W] PL1>PL2 when cTDP config level1 is selected in BIOS

[Feature Description]
Once MTL H 28W system(cTDP Level1=65W, Level2=0) enables cTDP Level1,
the new power delivery will use MTL H 45W Spec.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 15013232297
Original commit date: Wed Apr 12 14:58:34 2023 +0800
Change-Id: Ie4f3e180644bb8f8f5966de629c9dea2a4ec552a
Original commit hash: a8665671736e7bbcbc4d4fd8d89c995e63f60aef

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 1ec85a3d90d520382beea2714043e8fb5d4a3733 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:56 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.18.0

(cherry picked from commit 595c7e83f70c7f85d928a86a97b956ac479610b5)

Wed May 10 18:33:27 2023 -0700
Original commit date: Wed May 10 18:33:27 2023 -0700
Original commit hash: 8c50849c9b8fecf490dcc25f9451eb4db31dc956

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ceb45c671fd35933b403b84739b0b5bb8b5896e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:55 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.17.29

(cherry picked from commit d883ab568d2b1c3eb7b6c828403ff78b84afaa31)

Wed May 10 18:28:13 2023 -0700
Original commit date: Wed May 10 18:28:13 2023 -0700
Original commit hash: 58a17793ca3f8f7655a9e252f0426138e9a094de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cb7b78695dc6355042cd519e574b060c98859140 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:54 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Turn Off WRTRETRAIN in MRC 0.7.18.0

Package/Module: OneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22018205159
Original commit date: Wed May 10 17:10:43 2023 -0700
Change-Id: I3bd0b096318b9dac5386238257bb476e156a4107
Original commit hash: 691d1dbeac0281a639a6d5dcb1331a59321decf5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 1e22815bb85aefaa2c0aa8b8870c6f45591d7959 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:53 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.17.28

(cherry picked from commit d0db937a4873a5446ac39d541e946396c1057826)

Wed May 10 18:22:08 2023 -0700
Original commit date: Wed May 10 18:22:08 2023 -0700
Original commit hash: bc9fb32d9ca6ca618a8ba0758ac57ba85c926d5c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4950787d40997d2ff183053890667688684d0647 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:51 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Remove Code to Prevent PPR Repair Procedure
Calls from Executing - Enabling hPPR

[Feature Description]
Enable hPPR (hard Post Package Repair) code by removing code preventing
repair procedure from executing.
hPPR will still only be available to users as manually enabled feature.

Package/Module: OneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22018204531
Original commit date: Wed May 10 16:41:39 2023 -0700
Change-Id: If076426229eef44b002079c510a102f28e1afd87
Original commit hash: 52ba47feb2d9b69143e5869cf0f8f3a8cb13375b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c

================================================================================ 
Commit: 93fa0122235eeac8bfd6a23d46a88754e8410c1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:49 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.17.27

(cherry picked from commit 5ae67657bab6ef8a63f437f22af4959fced360fb)

Fri May 5 16:21:00 2023 -0700
Original commit date: Fri May 5 16:21:00 2023 -0700
Original commit hash: 547569805b6f37ff7c7d2bdd09fd1abbb3a96d6c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f751fa177580db7668b7d74b5cecdc04de3053cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:48 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5] enable DDR5 5600 max freq for external customers
with 1R DIMMs

[Feature Description]
Change default DDR5 max frequency to 5600 for external customers.
MaxFreq for 2R DIMMs should remain unchanged.

Package/Module: SiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22018173709
Original commit date: Fri May 5 14:22:58 2023 -0700
Change-Id: I071f939fa5781a60098d14d420cc8840d77ebb07
Original commit hash: 7537a206406694f95f73f68b87a6eda0e8692d00

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 6a79ece99d75f7ad0eadf2b3ed5c0d4f1a98ada6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:47 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.17.26

(cherry picked from commit 3dd0a6dee3060665a71a5f3eb819d97f50042992)

Fri May 5 14:33:50 2023 -0700
Original commit date: Fri May 5 14:33:50 2023 -0700
Original commit hash: d16489697ab1e8d3a9ef915cc0bf4bcaf4d92d42

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cb016d7249ebcc14704d152068524cc0a3ecc4cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:46 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5 DDR5] Disable RDDQSODTT and RDCTLET

[Feature Description]
MRC must disable the following training tasks due to EFI MemTest errors:
- RxDqs CTLE Training
- Read Dqs ODT Training

Package/Module: SiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22018173585
Original commit date: Fri May 5 12:56:51 2023 -0700
Change-Id: Ia4c14f88bba4a55578e4c6aeedc1044636e9110d
Original commit hash: 63d0738cac90f69273ccae0b87cd23e7eba01f75

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 56070d1dccfed1bd0b414193ff6ecfa34aadcd7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:45 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.17.25

(cherry picked from commit a4d91e3ae4b76acbab86e0a963ad3b59ef29ecd7)

Fri May 5 02:17:47 2023 -0700
Original commit date: Fri May 5 02:17:47 2023 -0700
Original commit hash: 25597445b8f5fe20def6283b1b5eff41d4180a53

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4c0795996b9c03d87c5a8d2a70ca3f36e1ebaf76 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:44 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Enable algorithms by default

[Feature Description]
MRC must enable the following training tasks:
Read DFE Training
RxDqs CTLE Training
Read Dq ODT Training
Read Dqs ODT Training
Power Saving Meter

Package/Module: SiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22018164419
Original commit date: Thu May 4 17:49:07 2023 -0700
Change-Id: Ide01b685ac198a618a1448a96b1b76efde422225
Original commit hash: 58523ad47a6ceb27d03e3436965b66d8516aab61

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: c3a8d26343efd5b13c45c29af7c2a1a35e5ba4c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:43 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.17.24

(cherry picked from commit f5314443c2738dfcc327b1de5648eb788ba450cd)

Fri May 5 02:05:33 2023 -0700
Original commit date: Fri May 5 02:05:33 2023 -0700
Original commit hash: 963458114865af9d1bf8549c7cfc365e6e207f6c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: dcdadbe7af8608cb3f8e229f0cd4ca263f528e97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:42 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5] Ax units should not run DDR5 5600

[Issue Description]
If DDR5 5600 Approved DIMM is detected then MaxFreq = 5600 should be
allowed only for Bx units and beyond, but current code allows DDR5 5600
for Ax units if approved DIMMs detected.

[Resolution]
If DDR5 5600 Approved DIMM is detected then MaxFreq = 5600 should be
allowed for Bx units and beyond, Ax units MaxFreq should be 4800
regardless of approved DIMMs detected.

Package/Module: SiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22018165096
Original commit date: Thu May 4 14:27:21 2023 -0700
Change-Id: I350abdcf3b6f52e7d3f825bfabb0ed92d26a0d1d
Original commit hash: 55eea62df8dd2e3b4875fbc5800f2340ee78c788

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 35daf1d60c1678464954171d0bd73ec72d1711c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:41 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.17.23

(cherry picked from commit f1561df8612220919d0e84e40da45252acd03e1e)

Fri May 5 02:01:27 2023 -0700
Original commit date: Fri May 5 02:01:27 2023 -0700
Original commit hash: 871cf6171d3d3cc940e444ac112ed8c95eb24ed6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 91adb9a073a94b30b42c94d79b9712ead2dd18ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:40 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Updated LPDDR5/x T3 2R POR top speed

[Feature Description]
Update LPDDR5/x T3 2R POR top speed from 5600 to 6400Mhz

Package/Module: SiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22018076057
Original commit date: Tue May 2 20:27:14 2023 -0700
Change-Id: I5d08f4f303166b85df5e9439df0d23a2e87b537b
Original commit hash: 8fc1642f393ab3fd3cfa0ce858caad0e64c0d5b7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 18712002536558fc47561aa11e6dbb50316f7c7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:39 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.17.22

(cherry picked from commit 97c34262f634ca7b1394d76ff9d2d4086d722280)

Fri May 5 02:01:04 2023 -0700
Original commit date: Fri May 5 02:01:04 2023 -0700
Original commit hash: ca19e4f33e514359ed6c8c0f48cae7a5c54bb590

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 79af05d0b2c494edfca03ff607e2256f9ad9644e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:38 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] MRC needs to program
DDRDATA_CR_DCCFSMControl_0_0_0_MCHBAR.RankMap to 0 when LP5
is in single rank mode

[Feature Description]
There was a change in MTL-C0 which assumes that MRC will only
program 0x1 for DDRDATA_CR_DCCFSMControl_0_0_0_MCHBAR.rankmap when ranks
are more than 1. MTL-C0 silicon is showing hang for LP5 single rank
initcomplete_wr due to assumption previously mentioned.

Therefore MRC should configure DccFsmControl.RankMap for MTL-M/P C units
and beyond, regardless of DRAM technology and according to
MTL_MTS_MAS XLS spec instead of MTL_DDR_MAS DOCX spec.

RankMap in MTS XLS spec should be:
((>= 3 Ranks Populated) ? 0x2 : (2 Ranks Populated) ? 0x1 : 0x0)

Package/Module: SiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22018076036
Original commit date: Wed Apr 26 12:16:25 2023 -0700
Change-Id: I93a0b8097a27dc695874dc87535282ab9ac32c57
Original commit hash: a2e2b448de9af5e419c525a34377d25b2f11e590

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 8eed4ef2a5a187bfb47e742b0c79f214ef387a41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:37 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.17.21

(cherry picked from commit ddb8d176b688b1bc8d3c6c951445b19656904c33)

Fri May 5 01:59:28 2023 -0700
Original commit date: Fri May 5 01:59:28 2023 -0700
Original commit hash: d363a913eafc539f6614b486cf692aa66ab45834

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 48be865c7d1690a60c6dc7dc1b8e7c2c78ada1a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:36 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | LP5 DDR5] Refactor PHY channel translation logic
into function

[Feature Description]
Convert PHY channel translation logic into MrcSystemToPhyData
Call MrcSystemToPhyData from MrcDdrIoInit and MrcTranslateSystemToIp

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 15013223845
Original commit date: Thu May 4 15:52:08 2023 +0800
Change-Id: Ibedf63678f527b2d1a35f9ffebf4757014eaf5c9
Original commit hash: a0f84e4b81b36dd1d631f311fb7a2cf3e9969180

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 676bf30404b63fde47a88d34ea9b918180e9f8b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:35 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.17.20

(cherry picked from commit f62435652d1c450feba621ae850486b0b87233e0)

Fri May 5 01:28:46 2023 -0700
Original commit date: Fri May 5 01:28:46 2023 -0700
Original commit hash: 3c51d87e7de15015cb528999a74eff72eda56fb2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 21f333f2312524cfbfbbb2edfefa105da0fe64b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:34 2023 +0530 
-------------------------------------------------------------------------------- 
Consolidate MTL PPR code

[Feature Description]
- Move code that was added for PPR into PPR files to consolidate
changes
- Fix 2R PPR bug causing rank 1 row failures to be removed before
attempting PPR
- Use NeedSkipLpddrSubChannel in place of IS_MC_SUB_CH
- Use constant CPGC_20_NUM_DPAT_EXTBUF in MrcProgramMATSPattern

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All when PPR enabled

Hsd-es-id: 14019222573
Original commit date: Mon Apr 24 21:36:54 2023 -0700
Change-Id: Iaeb2c404879bccafabfcde822a290cb3854a0481
Original commit hash: 46cb9ae25227b06a2c20bdd77b234688209e7791

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcAmt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcPpr.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcAmt.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c

================================================================================ 
Commit: bffa6445a008d3f174f9cabd1e0d4d1445731abd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:33 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.17.19

(cherry picked from commit 1f323adc21f9647626dde41c112b34619d0507d6)

Fri May 5 01:28:26 2023 -0700
Original commit date: Fri May 5 01:28:26 2023 -0700
Original commit hash: 34cb4855659b200c137679d665f4e82facffc312

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 751f9e4528b6af45be4ed79fb8e8d9f1c06c63f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:32 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Ibecc clean FSM being called
incorrectly on Warm Reset leading to hangs in normal mode memtest

[Issue Description]
IBECC clean FSM being called incorrectly on Warm Reset causes hang
in normal mode memtest (BasicMemoryTest()).

[Resolution]
IBECC clean FSM should not be called on Warm Reset.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22018106173
Original commit date: Wed May 3 13:21:50 2023 -0700
Change-Id: Ic30b24e74c0b89c61b8ee769f4f2f647d77421a9
Original commit hash: 5be5e124aee04ca1d80ee13190f262b5f22f789b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 604b9847c06229f604726f247e863a8b0929f255 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:31 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.17.18

(cherry picked from commit 6ffccb5bf286dbfa16d07369e5cf9ad22c72686d)

Fri May 5 01:25:36 2023 -0700
Original commit date: Fri May 5 01:25:36 2023 -0700
Original commit hash: f7536008c40f03a26db9c9e5d49f7cb2ed8abbb8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e2aac5430e4bd30be90bf67c1d18e0c6fa20306b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:30 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] PHClk Intermittent Lock Failures
with VCCSA/VCCCLK

[Feature Description]
The sequence copied from MRC in the HVM test program causes the
PLL to lose lock. The below change request in MRC sequence is
needed to resolve the issue.
1. Add PM13 (PLL relock) after OffsetFastCal was changed from 1 to 0
2. Setting OffsetFastCal = 1 is not needed for warm, fast boot,
and S3.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14018789817
Original commit date: Tue Mar 7 16:09:54 2023 -0800
Change-Id: Ifb5220ce38cca71ded32d891b1d64b3f97432d39
Original commit hash: 1cb2bfbd1bf20c29b2eabde4e123a1bfbc62b551

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcChipRouting.c

================================================================================ 
Commit: e6a093625e953d7813ea4229c57ef7fb1e094c36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:29 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.17.17

(cherry picked from commit 030519b21bad8ef0bcd5bf28d90be5347ebcc2e4)

Fri May 5 01:25:10 2023 -0700
Original commit date: Fri May 5 01:25:10 2023 -0700
Original commit hash: e9244a12ba34ce2a78c33c3814171fc8e3274168

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7cdcf1af6d6c2344034e70b65b65d132af63ef93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:28 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.17.16

(cherry picked from commit d39d66f42821a58a459bff99498e37020fdd6fd7)

Fri May 5 01:24:34 2023 -0700
Original commit date: Fri May 5 01:24:34 2023 -0700
Original commit hash: a790e59c0764f1188106c31947c959c283afce81

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0e5befbedd15066a522d04f76be54f58f99b7e5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:27 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.17.15

(cherry picked from commit 128ab6f4ec8636cc57ca0e90e2425c35113726ad)

Fri May 5 01:24:00 2023 -0700
Original commit date: Fri May 5 01:24:00 2023 -0700
Original commit hash: 19a415738097a7f32e55fc9262ad7e16cd8517eb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4deee87540d83c3c5d38bde717e2f278fd494690 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:26 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] LP5 Assert on MRR's Greater
than MR63

[Feature Description]
The MR address in LP5x is 7 bits [6:0], RTL hardcodes [6] to 0.
However, there are some MR's which require [6] in the address, all of
them are above the value of 63.
We can still send MRW's to these MR's but that is currently not needed.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 14018955371
Original commit date: Tue Apr 4 15:14:51 2023 -0700
Change-Id: Ib0b11e1506e179bf9329286d63128a2362c0421f
Original commit hash: 4f188e40b88925644f165a1af16bdb52042a686f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcModeRegisterHandler.c

================================================================================ 
Commit: 8964f2f00efb3f3c5df5946b150ed7c35e7919fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:25 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.17.14

(cherry picked from commit 4a1b1223debb6103c3849a80fe5f761d51a0135d)

Fri May 5 01:23:33 2023 -0700
Original commit date: Fri May 5 01:23:33 2023 -0700
Original commit hash: 5b730fbf86648231c527e996fbc326f4429ad169

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 328d06ec5473ff90e7def0dfbd70fb9913d7278d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:24 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.17.13

(cherry picked from commit 719657ed9fb24ebb06f60163b85d2b554a884c30)

Fri May 5 01:23:09 2023 -0700
Original commit date: Fri May 5 01:23:09 2023 -0700
Original commit hash: 73df6647b0bc64248e09fb43176fea3b7ae40eae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fb1ac1aed997c62f1fff8d4b49e407bc5a9dbe4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:23 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | LP5 DDR5] Remove PPR Safe Mode

[Feature Description]
(1) MRC must allow PPR to be configurable through the MRC external input
block

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
U, H, S

Hsd-es-id: 22018138813
Original commit date: Wed May 3 17:13:29 2023 -0700
Change-Id: I8ec0b8280fc48e49ae8bbb1871635e4a8ac3a15e
Original commit hash: 5e51464e1f8a3eec03ba59d05179b07fae6ecc26

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 75fe638fdbbd5061a8286642642f9988d5e20c24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:22 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.17.12

(cherry picked from commit 724d16069bc1cd70fe924cc04a79b109f3d366cf)

Fri May 5 01:22:51 2023 -0700
Original commit date: Fri May 5 01:22:51 2023 -0700
Original commit hash: 9d2bfe6f456a84141b62a0ae3c877134c02e0622

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 976440c52767022dfc0554ece3b89fc41d801d10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:21 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Feature request to remove MC & DDR safemode in MRC

[Feature Description]
Update McSafeMode to 0x20
Update DdrSafeMode to 0x1D0

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15013348826
Original commit date: Wed May 3 09:28:15 2023 +0800
Change-Id: I3b6042ceb14d5d25f0cd33e0ebb24128632569eb
Original commit hash: 31c8614433123082753c7ec22655a56403b05a6d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 0ef7e45702f933241251639e7aa7ac6632937eed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:21 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.17.11

(cherry picked from commit 24481c8a1dbce9ab6ccc2b39a5725f224f4332ab)

Fri May 5 01:22:22 2023 -0700
Original commit date: Fri May 5 01:22:22 2023 -0700
Original commit hash: 3858b9a9236dfc1c85bbc330414f200803f16642

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 05793b7d4ec2aaf70b87c5a8857660f92613794b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:19 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LPDDR5] CAPI_TABLE_ARRAY_COUNT defined incorrectly

[Issue Description]
CAPI_TABLE_ARRAY_COUNT in MrcCommandTraining.c is defined incorrectly
for non-CTE code flows.

[Resolution]
ARRAY_COUNT(CaPiTableLP5) should be used to define
CAPI_TABLE_ARRAY_COUNT for non-CTE flow.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22017932468
Original commit date: Wed Apr 26 14:31:35 2023 -0700
Change-Id: I73d6ce296b3e7e3baba9b7ba7e5386f2b7d475c0
Original commit hash: 57f713612e516e0ca5cd97f8ec1d2b695304d5a2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 22c50553ee3aa2316df10903eaec37c724cf3331 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:18 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.17.10

(cherry picked from commit cb0d76514240f9930d6827fdfc93fe06fa84085e)

Wed May 3 01:42:45 2023 -0700
Original commit date: Wed May 3 01:42:45 2023 -0700
Original commit hash: 6dad135896b330d61d41ba390796e794171c0912

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 818b1996fd2cf400133df1f3975e69da0effb107 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:17 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.17.9

(cherry picked from commit 293acab464de4920858a7b6f9263a0e6fbd7189b)

Fri May 5 01:14:47 2023 -0700
Original commit date: Fri May 5 01:14:47 2023 -0700
Original commit hash: 2b6126c64edba9fa727fe368a9f0eea49a86489d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d520da6d304c95635019ca9eda45ca5dd76f15d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:16 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5] Enable DDR5 5600 based on approved DIMMs

[Feature Description]
Added a check for approved DDR5 5600 DIMMs to enable 5600 frequency.

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/

[Impacted Platform]
P

Hsd-es-id: 22016975925
Original commit date: Fri Apr 7 09:27:04 2023 -0700
Change-Id: Ifd7dc7c827ac03654d961c55d418241170e39c5f
Original commit hash: 4497b0bfb57aa3d9fc0c228cf3330e5166a9ff8e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h

================================================================================ 
Commit: 43ee017b458bf4e3c1a75cecf48c1f94650fd0d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:15 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.17.8

(cherry picked from commit 2e39a4fa7692fc4f28e8e6ad8e02e3f74a1bba20)

Fri May 5 01:13:55 2023 -0700
Original commit date: Fri May 5 01:13:55 2023 -0700
Original commit hash: b011569ece97a06268ac89f40cb3ffece9237c80

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3b86da5b14688802125e398bdb12ab5bbebe2df4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:14 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] PiCodeTx not stable for 3 qclks after
wr_retraining done

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 14018898238
Original commit date: Thu Apr 13 13:15:04 2023 -0700
Change-Id: I8fba64320d4f91c591c4649851d5c14f0830c31f
Original commit hash: 16e9bc1824b005c337ce55841511ff699c0f288e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c

================================================================================ 
Commit: 83da564b6c438d327eebeb2dc8dea6d3e2b8181e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:13 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.17.7

(cherry picked from commit b58fe93f05483c2d6650c1c3dcf416bc4033f2c5)

Fri Apr 28 01:01:13 2023 -0700
Original commit date: Fri Apr 28 01:01:13 2023 -0700
Original commit hash: d8eb4cce8bc20ba5768bc1cb2bbeafb0573b1ca2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: babb302395e39d8d7c7c0945bbe131229c6f4177 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:12 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.17.6

(cherry picked from commit 5e936953fd31b9fc0a741e8ecb4a53006479e426)

Thu Apr 27 19:02:59 2023 -0700
Original commit date: Thu Apr 27 19:02:59 2023 -0700
Original commit hash: 1cbd0178e843ba5a019164c35aac3f77a14f69e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 926d005dce3f1dff68e1a7e865408e96a2a2f522 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:11 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.17.5

(cherry picked from commit 0d5fce21068b19531643a1357ba820147e602fcf)

Thu Apr 27 18:19:12 2023 -0700
Original commit date: Thu Apr 27 18:19:12 2023 -0700
Original commit hash: 66e7bc14591218417d3c1d2484a2e543cb46ad45

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 885e63477d8d6146a439b5ca2a272ecf804f395e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:10 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.17.4

(cherry picked from commit 54b9d47b6a8feb9ab51d64463ab9f0853cd5ac9c)

Thu Apr 27 17:27:06 2023 -0700
Original commit date: Thu Apr 27 17:27:06 2023 -0700
Original commit hash: bfad8a2b6e43e16ee159fb9aea42330b0e6da1d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 15ac18db4a60a3c73e8439c52869ce3d99a0ba00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:10 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.17.3

(cherry picked from commit 6262249b28f16f0b5fd3e88b40affc90d7527aee)

Thu Apr 27 08:38:56 2023 -0700
Original commit date: Thu Apr 27 08:38:56 2023 -0700
Original commit hash: 38c1fbdc2d33418567424680ea57174671cb82ae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 33988be17525ae7c1408b6cdaa83b191d2273be6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:09 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Add LPDDR5X for SmbiosType17 memory type

[Issue Description]
The SmbiosDump tool shows default "LPDDR4" for LPDDR5X board.

[Resolution]
Add LPDDR5X to SmbiosType17 memory type.

Package/Module: SiliconPkg\LibraryPrivate\DxeSmbiosMemoryLib

[Impacted Platform]
M, P

Hsd-es-id: 14019094158
Original commit date: Mon Mar 13 14:25:13 2023 -0600
Change-Id: I5f740f6b87b3fc741ff7177dccb1bbf7e0b329de
Original commit hash: 90bc99d94f1589a794020ed513f97fe829f2e6a6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosMemory.h
ClientOneSiliconPkg/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosType17.c

================================================================================ 
Commit: a8e170739cb005f10b5aada80cc462dd1843e0a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:08 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.17.2

(cherry picked from commit 2df4a0fb998515db3a7910604c837f8957a56695)

Fri May 5 00:38:13 2023 -0700
Original commit date: Fri May 5 00:38:13 2023 -0700
Original commit hash: 7a6ec9034cd92699b90f019dc5dd9853c1538f65

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ed81e7acac6dc2c0fc6f95881fbd0f922262c4b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:07 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] MRC Print TscTimeBase

[Feature Description]
(1) MTL MRC must print the TscTimeBase input variable to the serial log
on debug BIOS builds.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P, M, S

Hsd-es-id: 22018036674
Original commit date: Fri Apr 21 11:51:05 2023 -0700
Change-Id: I6cb73ee21f727a5ad41b27e305220aceb9f32f50
Original commit hash: 59078034b184e576f3968c19d55749f50a588cf7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: a892ad87ba2f092eacca97e942a00e773c651ea0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:06 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.17.1

(cherry picked from commit f8deae10fccc51d2a38bf90b77cdf061990ef570)

Fri May 5 00:37:43 2023 -0700
Original commit date: Fri May 5 00:37:43 2023 -0700
Original commit hash: c8664651ec31fb21f89f5f76a2740a7ff0e49568

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 187db31039d24bc0ddfbeb0bf7fede8cb5bcc516 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:05 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] ECC DIMM ODD data from RMT ODD and EVEN

[Resolution]
Do not skip margin update if LevelOfMargin is not BitMarginLevel
MrcIsStartBit should only be checked for perbit

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 22017888051
Original commit date: Mon Apr 24 15:23:54 2023 +0800
Change-Id: If1110af21c97be2d22c15b161abc4ab93b266b63
Original commit hash: 3a5e68e537f50998ee2e6fe31b97c8d36d6162ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 1c3e43bdcfc0e519f2a1df9afc3377490c58f7ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:04 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.17.0

Original commit date: Fri May 5 00:32:49 2023 -0700
Change-Id: Id177ececac1220c678227865a0e1dc72e7727f1f
Original commit hash: be1a3f8afe10af2cc39154365d817ee11c6f0f73

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ace0addebb7927d504e4dcdaf7e174ccaac84008 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:03 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Remove EnableItbm UPD from Partial Header List

[Issue Description]
EnableItbm UPD is no longer part of MTL FSP but it is still part
of MTL partial header list.

[Resolution]
Remove deprecated gPlatformFspPkgTokenSpaceGuid.EnableItbm FSPS UPD from
partial header list.

Package/Module:
MeteorLakeFspPkg

[Impacted Platform]
MTL

Hsd-es-id: 16020625283
Original commit date: Tue May 9 11:49:54 2023 +0530
Change-Id: I5b861b256b5ec79b466207157b118c50e675bcbe
Original commit hash: a05a53b12c5d471ec27d346c8f6f66da5f125220

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/UpdList/FSPS.txt

================================================================================ 
Commit: 63fe2e17e5a456098733187c58c3921cbbe8fcf4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:02 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3193_01

Hsd-es-id: N/A
Original commit date: Wed May 10 23:43:44 2023 -0700
Original commit hash: 111f5e6957324d6ac438fc4427015c4c22db810e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 4fde0166bffe9722c4a284fc9aa48cf407c3ed26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:01 2023 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] Update IOSState and IOSTerm for LPSS I2C GPIOs.

[Feature Description]
Update IOSState and IOSTerm for LPSS I2C GPIOs to reduce
Sxix substates idle power.

Package/Module: ClientOneSiliconPkg/Fru/MtlSoc

[Impacted Platform]
M, P

Hsd-es-id: 16020547220
Original commit date: Mon May 1 12:14:49 2023 +0530
Change-Id: I57aa8df348dc9f5c87ce3a3f4982b038df00fbb5
Original commit hash: 18e816abd7eb7a2afda9d719cd6968715064c66f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioNativeLib/MtlSocGpioNativeLib.c

================================================================================ 
Commit: b992625d719a244f22f156eaf9145941e4a6424d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:26:00 2023 +0530 
-------------------------------------------------------------------------------- 
[OC]Change the default value of AvxScaling factor knob to zero.

[Issue Description]
When booted to OS with overclocking feature enabled and OC lock
disabled from BIOS, we observed that MSR 0x195[0]
(OverclockingUtilized bit) is set to 1. The expectation is that MSR
0x195[0] value should be zero by default, indicating that no OC
override has taken place.

[Resolution]
Default value of Avx2VoltageScaleFactor and Avx512VoltageScaleFactor
is changed to 0 instead of 100 to avoid the un-intentional OC override.

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
MTL-S, ARL-S

Hsd-es-id: 22018179410
Original commit date: Tue May 9 10:21:49 2023 -0700
Change-Id: I6c5818607b57e7e525e845afc2d78830cf18b7a2
Original commit hash: 5c3416a8831ca6b799d234276443361fdd246ae9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/OverClockSetup.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.hfr

================================================================================ 
Commit: cb050eb0c1a63a9534c3d88dea9a8a2f1e168ed8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:59 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3193_00

Hsd-es-id: N/A
Original commit date: Wed May 10 21:31:22 2023 -0700
Original commit hash: 0b7722776e06091763ff8e8d95550d9c37960f90

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 66496660010b146e0d71447e6cc3e3628708cb63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:58 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Don't hash verify optional FV till they are dispatched

[Feature Description]
Created Optional Firmware volume with two child FV (CNV and
App). Both child FV can be dispatched with installing depex.

Package/Module:
MeteorLakeBoardPkg
MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 16020555783
Original commit date: Thu Mar 23 17:00:24 2023 +0530
Change-Id: I2e22112011cb439fa452638a611daeb269660f93
Original commit hash: 82211d0a27260e8d71a0ba81ad49a0a412a13b66

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/BuildPlatTools.sh
MeteorLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeRpmc.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeSkuS.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeSkuSRes.fdf
MeteorLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
MeteorLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.inf
MeteorLakeBoardPkg/prebuild.bat
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.h
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c
MeteorLakePlatSamplePkg/Tools/ToolScripts/SignFv/Rsa2048Sha256SignPlatform
MeteorLakePlatSamplePkg/Tools/ToolScripts/SignFv/Rsa2048Sha256SignPlatform.bat

================================================================================ 
Commit: d1c1b4807e2544fc8d54fd484f48f595c6b1a318 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:57 2023 +0530 
-------------------------------------------------------------------------------- 
SETUPDATA FV Size build error

[Issue Description]
Build error SETUPDATA FV Size

[Resolution]
Increase FvSetupData

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
All

Hsd-es-id: 14019327709
Original commit date: Wed May 10 10:08:46 2023 -0700
Change-Id: I798d2d3b53fd978a41a42f1b288c8da02ab94596
Original commit hash: c93c0cc458df6d0ba8a9b9801ed08d433441e329

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Features/Setup/Include/Fdf/SetupFv.fdf
MeteorLakeBoardPkg/postbuild.bat

================================================================================ 
Commit: c6e04693e639936d29ffa2787f4514a8fe1986b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:56 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL]DG Wait BIOS Knob

[Feature Description]
BIOS to provide DG Wait BIOS knob for card detection

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 16020620657
Original commit date: Tue Apr 18 13:36:01 2023 +0530
Change-Id: I39f1e2f89b921d299deb63879de86a5caa280a26
Original commit hash: 3db05371be79ea4549471ccbaae0f34344ec1547

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: 9ba2d7adcb17fc511fc57f7959954cdb30d447f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:55 2023 +0530 
-------------------------------------------------------------------------------- 
Add null pointer handling in PeiMmioAssignmentLib

[Issue Description]
There is a lack of null pointer checking after HOB creation in
PeiMmioAssignmetLib

[Resolution]
Addedd missing null pointer handling.

Package/Module: ClientOneSiliconPkg/PeiMmioAssignmentLib

[Impacted Platform]
MTL

Hsd-es-id: 18029784320
Original commit date: Tue May 9 06:34:16 2023 -0700
Original commit hash: 87ea74b57764bd2846c95b8d2dece92a15e6aefa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiMmioAssignmentLib/PeiMmioAssignmentLib.c

================================================================================ 
Commit: dbdc04519110f69f1300022455bfc98e59a9724e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:54 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3192_02

Hsd-es-id: N/A
Original commit date: Tue May 9 21:32:44 2023 -0700
Original commit hash: c6b4453283a225e1985a0e4062fc44dc606c63d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: fc501713d10053af930a704d01bf391014f93355 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:53 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH][MTL-S][HLK] USB Type-C ACPI Validation Test Failing with
AreEqual(g_numberOfTypeCPorts, expectedNumberOfTypeCPorts):
Compare number of marked Type-C ports (_UPC in ACPI) to expected
number of Type-C ports.

[Issue Description]
USB Type-C ACPI Validation Test Failing with the below attached Error.

[Resolution]
Correct SS07 _UPC reports type as type A. instead of type c.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 16020497071
Original commit date: Thu May 4 02:47:37 2023 -0700
Change-Id: Ief3da5cee4a7c02ad665a2e23f90614bcc5f0b22
Original commit hash: 5c038111d4fb242993c2ab97ab87b83d51798661

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlSU1D01Rvp.asl

================================================================================ 
Commit: cb4734944c76d0a248afe7fffcc5e2233e336f62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:53 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH] Programming to disable DMI PG for S0i2.2
deadlock issue.

[Feature Description]
This change disables DMI PG by setting PCIEPMECTL2 to CPMCSRE,
and PHYCLPGE, alongside clearing HAE in PCE register.
In addition it clears EN_CW_SA_0.ESPISPI_CW_SA on PMC side.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTLS.

Hsd-es-id: 14019276319
Original commit date: Fri Apr 7 15:30:26 2023 +0200
Change-Id: Ib7e12e5075bc70ef1310d545633b2ef837b46030
Original commit hash: 3000daab368d8bca1bf24200f505d5dbe66cf2c0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchDmiInit.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PchPcieRp/PchPcieRpConfig.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/DmiSetup.hfr
MeteorLakePlatSamplePkg/Setup/DmiSetup.uni

================================================================================ 
Commit: 7ace47b815429efc0ef361b562b943a09499e565 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:51 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3192_01

Hsd-es-id: N/A
Original commit date: Tue May 9 09:51:43 2023 -0700
Original commit hash: e5a31762832f7a3e8965f67abbcfd36b496cbd65

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 399bf2e73cf7607c2e15cbde2a0a8de2094c5c9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:50 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O][MTL] ChipsetInit table version information added to setup

[Issue Description]
ChipsetInit version information is missing after implementation
of CSI 3.0 support.

[Resolution]
- Added fetching ChipsetInit table version from PMC SSRAM.
- BIOS updates CSI version field with fetched data from PMC SSRAM

Package/Module:
MeteorLakePlatSamplePkg
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 16020531253
Original commit date: Thu May 4 15:30:57 2023 +0200
Change-Id: Ic3d13d71c77fc1a341a2e035c5205f2010ff943e
Original commit hash: c2f301ca66d14c466fce31084be2130befea0579

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/CommonLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/Include/Library/MtlPmcSocLib.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlPmcSocLib/MtlPmcSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlPmcSocLib/MtlPmcSocLib.inf
MeteorLakePlatSamplePkg/Setup/PchSetup.c
MeteorLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 1c381392f7d6275b62b75cc769e48d03eb137577 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:49 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH][MTLS] Get PSS serial number with right I2C config address

[Issue Description]
Unable to get the PSS Serial number of SUT.

[Resolution]
Correct I2C config arguments used for SerialIoI2cRead/Write.

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
MTLS

Hsd-es-id: 16020295915
Original commit date: Wed May 3 14:31:39 2023 +0800
Change-Id: I0aa91860cc00c22610e6c64579fd5ada7dbf7542
Original commit hash: 6d8e0089d3db68c4fb54328893f7715354f3c799

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PssLib/PssLib.c
MeteorLakePlatSamplePkg/Library/PssLib/PssLib.inf

================================================================================ 
Commit: 8e6872ae502b7c40b33655440e2a10ded52225d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:48 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O] FSP-T: CAR init String missing in first debug print in debug log

[Issue Description]
FSP-T: CAR init String missing in first debug print in debug log

[Resolution]
Modifying the correct Pcd LpcIoDecoding value.

Package/Module: BoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 16020001384
Original commit date: Fri Apr 28 01:27:20 2023 +0800
Change-Id: Idbbea1e6c86ec6063746eb21f7900288a40eac4c
Original commit hash: dc3ca60bfa0d64b2bbfc71ee8cd40764ae223b05

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/Library/BasePlatformHookLib/BasePlatformHookLib.c
MeteorLakeBoardPkg/Library/BasePlatformHookLib/BasePlatformHookLib.inf
MeteorLakePlatSamplePkg/Library/PlatformInitLib/PlatformInitLib.inf
MeteorLakePlatSamplePkg/Library/PlatformInitLib/SerialPortInit.c

================================================================================ 
Commit: 6a068b9cbacb998b6c4c00f7562e9bd2e0aa7094 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:47 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3192_00

Hsd-es-id: N/A
Original commit date: Tue May 9 01:18:50 2023 -0700
Original commit hash: 6cfac554b8dbe564ccf7d5eb74c2b4b033d79597

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 1361595d3302ffb18baa7dc80ff9b77d4f2fa39a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:47 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "[300KB Pei] .fdf changes to support new Native Accel Crypto Lib"

[Issue Description]
SMM Measurement is Coming as False in System Guard Environment after
Running Seclaunch.exe

[Resolution]
This reverts commit 9a65fce.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16020603544
Original commit date: Mon May 8 17:35:12 2023 -0700
Change-Id: I70516c7a0fd96f66a4c89b1f3e0476d28077fdaf
Original commit hash: 1b88b5da519cebb7218a6485548188125fe40a7b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeRpmc.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeSkuS.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeSkuSRes.fdf

================================================================================ 
Commit: 67b3dfd7dce5c3fce5d11588b1acdaaf50fbaa04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:46 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH][MTLS] Detect Chassis Intrusion via TCO on PCH SMB

[Issue Description]
CHASSIS is not getting detected under PSR Events in
BIOS Page after shorting Jumper J9H8

[Resolution]
Current detection code is checking TCO on SOC SMB.
For MTPS, checking TCO on PCH SMB instead.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTLS

Hsd-es-id: 16020120104
Original commit date: Wed May 3 13:36:56 2023 +0800
Change-Id: I5aa08e0f54ec253dcb54effee08e07c15a2bcb46
Original commit hash: 66fee621e72c177e161e80cb5b5d58f5737a3fd2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.c
MeteorLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.inf

================================================================================ 
Commit: d7ceab5a2a830989dec8675b2ae9199769b28eb6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:45 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH][MTL-M] Fix - BT Audio offload is not working

[Issue Description]
BT audio offload is not working after rework

[Resolution]
Include "BtAudioOffload.asl" under MTL-P

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
M

Hsd-es-id: 22018128245
Original commit date: Tue May 9 13:23:09 2023 +0800
Change-Id: Iff11e9c2dc392bbcbd7a2518b70c9b768068b4b4
Original commit hash: c2507e33b8245dc507cb51a80173b30e6c1b86b0

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlMLp5xAep.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlMLp5xConf1Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlMLp5xConf1RvpBom1.asl

================================================================================ 
Commit: 67a55338209c8e9872d6afb9bc1f1829376171af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:44 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3191_00

Hsd-es-id: N/A
Original commit date: Mon May 8 21:31:18 2023 -0700
Original commit hash: 67ca46ec90d52acbb6c52df38b63a75c42ab6110

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 47efabc3e68674e875ca16c83ee0e12dd18c0ffe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:43 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P-682][IOE-PCIE5] Preset Test failing for E32
for all speeds when using IFWI WW13.5.1

[Issue Description]
Preset 2 value is not correct for Gen5 ports

[Resolution]
Changed preset 2 value for Gen5 ports

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
All

Hsd-es-id: 22018111691
Original commit date: Thu May 4 03:26:39 2023 +0530
Change-Id: I423d7c346f1244cd1224905b944e67c6c9aa7ac6
Original commit hash: 8a539513d6c96029f36841fc915c3ba3bfefadf9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c

================================================================================ 
Commit: 5d411c92ceed55f2d091e11a16a95dadd0284ef0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:42 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.16.2

Hsd-es-id: N/A
Original commit date: Mon May 8 16:28:14 2023 -0700
Original commit hash: 9809798485a5d37aa28b4731096e663711e35fc7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1bb8327c23f7b329829856122cc2cca4d91a542e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:41 2023 +0530 
-------------------------------------------------------------------------------- 
Fix TME exclusion range allowed value

[Issue Description]
The TME exclusion range check is incorrect.
The total physical memory (TOM) is specified in terms of MB
therefore it needs to be shifted left by 20.

[Resolution]
Shift left the TOM value by 20 when doing range comparison.

Package/Module:
ClientOneSiliconPkg
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 16020603097
Original commit date: Fri May 5 18:23:07 2023 -0700
Change-Id: If8cd24d48b2c42b2974649b76b7fd8918c30c2e9
Original commit hash: 7653e008878e5fd11f73d08c0588aae795b8999b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: fcd95accd166ddb8a5326a2f5f97f5191908c7be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:40 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.16.1

Hsd-es-id: N/A
Original commit date: Mon May 8 10:38:51 2023 -0700
Original commit hash: ab42dc892b72b4162398e9421890da35b9f37b11

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 50f2332c636450f5b0d05bd19b156cd1db9eb7d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:39 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O] Porting Changes from PO brnach

[Issue Description]
1. Boot to S0 and do restart or via EFI Shell( run reset -w)
System fails with PEI_Assert error with PostCode: DF55
2. LX_SX_ENTRY_G1_PCH_N is always low after Sx
3. DMI configuration knobs on both SOC and PCH side
under PCIe configuration or PCH IO configuration not seen
4. PCIe Root Port Constraints for Modern Standby

[Resolution]
1. MRC programming the rxrcvenpi/txdqpi/txdqspi for unpopulated ranks
with values lower
2. Changed Host ownership to ACPI and Tx State to Low
3. Setting the PlatformFlavor to FlavorMobileWorkstation
4. Added root port to PEP table

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ARL-Hx

Hsd-es-id: 16020492235
Original commit date: Mon May 1 13:14:47 2023 -0700
Change-Id: I5b8e89231bbd8fe6ea2ee513e7163ef034890380
Original commit hash: ddc732b15f819383666fd13cd62ebafafbaea1fc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/ArlSBGAErbRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie4GWwan.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie5GWwan.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieWwan.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3SRvpLpss.asl
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdArlSBGASodimm1DErb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h
MeteorLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c
MeteorLakePlatSamplePkg/Setup/AcpiSetup.hfr
MeteorLakePlatSamplePkg/Setup/PlatformSetup.c

================================================================================ 
Commit: 39bb18451bbc10ee5e4a477e997373a104773bc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:38 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH][MTLP] Disable camera privacy led before booting to OS

[Feature Description]
Disable camera privacy led before booting to OS
Set GPIO GPP_E8 output from high to default

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTLP GCS

Hsd-es-id: 15013352474
Original commit date: Wed May 3 15:29:45 2023 +0800
Change-Id: Ibf081ea5f6fc93ba9e8114bfa38679efd9236874
Original commit hash: 1dba2e2286de6f7288322cbf5dd3ad3889b760a3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5Gcs.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5GcsFab2.dsc

================================================================================ 
Commit: e99bdc0c465e06b1485baae338d71cd3f9a6110e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:37 2023 +0530 
-------------------------------------------------------------------------------- 
Fix FspMpServiceWrapper issue

[Issue Description]
There is a assert when MMIO assignment is changed on FSP API BIOS.

[Resolution]
Functions referenced from FspMpServiceWrapper.nasm does not return
EFI_STATUS. Instead, they are placing old stack address in EAX.
Because of that, boot halts once stack address & 0x80000000 is true.

Package/Module: ClientOneSiliconPkg/Fsp

[Impacted Platform]
ALL

Hsd-es-id: 18029730113
Original commit date: Fri May 5 06:44:44 2023 -0700
Original commit hash: 640e9944b6b7caacec3fb3350981d57db5854793

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspMpServiceWrapper.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/Ia32/FspMpServiceWrapper.nasm
ClientOneSiliconPkg/Fsp/FspInit/Pei/X64/FspMpServiceWrapper.nasm

================================================================================ 
Commit: fcb09512f4d3db3a77d5e230bc88f823165192a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:36 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH] Disable IOSF 10 bit tagging for all PCIe controllers.

[Issue Description]
10-bit TAG is still set to 1 ( enable ) for MTL-S platform.

[Resolution]
ADVMCTRL.F10BTSE 0x0

Package/Module: PCIe

[Impacted Platform]
MTL

Hsd-es-id: 16020588647
Original commit date: Thu May 4 16:20:18 2023 +0530
Change-Id: Ibd641f385671291305962b1f1fac92ace134a9b6
Original commit hash: 1e608fcd458146e92b64087e38630709ef3c4a09

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 7f548fad7c3ff0ef5f9f8c9ec978fa7b941b542c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:35 2023 +0530 
-------------------------------------------------------------------------------- 
[Issue Description]
Code Inspection warnings on
XmlCliFeaturePkg

[Resolution]
Performed typecast of operand
before arithmatic operation

Package/Module: XmlCliFeaturePkg

[Impacted Platform]
ALL

Hsd-es-id: 16019771276
Original commit date: Thu Feb 23 15:04:42 2023 +0530
Change-Id: I0d2c53cf247bc518027b49cc83a1a716ae2aabe0
Original commit hash: 82d75c56ae559d6abda75374f5b7d056e80288b0

-------------------------------------------------------------------------------- 
[Changed Files]
Features/XmlCliFeaturePkg/Include/XmlCliCommon.h
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/BiosKnobsElement.c
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/CliMain.c
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/SharedMailbox.c
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/XmlCliComLib.c
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/XmlWriter.c
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/XmlCliCommonDxe.c
Features/XmlCliFeaturePkg/XmlCliCommon/Smm/XmlCliCommonSmm.c

================================================================================ 
Commit: 64eb7dabf624dd5d916877accefa1aeb832d8e62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:34 2023 +0530 
-------------------------------------------------------------------------------- 
Skip HDA codec enumeration if SDIs are disabled

[Feature Description]
If PchHdaSdiEnable[] are FALSE, there should not be any HDA codec and
therefore the HDA codec enumeration systematically fails.

This change saves about 18-20 ms of boot time by avoiding calling the
OEMx which systematically timeouts under these conditions.

Package/Module:
IpBlock/Hda

[Impacted Platform]
MTL

Hsd-es-id: 14018951478
Original commit date: Wed Apr 5 16:15:16 2023 -0700
Change-Id: I2014740dba277127eee2ed98398f30d98c471ed4
Original commit hash: c393b2edcec73792c0ddf0cfcc01c3642c4e98fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiAceInitLib/PeiAceInitLib.c

================================================================================ 
Commit: 4d5ba01401ef62aa6891164e0ea4775330c09ccc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:33 2023 +0530 
-------------------------------------------------------------------------------- 
Add customer editable device type in camera option

[Feature Description]
Add customize device in camera for IPU driver requirement

Package/Module:
MeteorLakeBoardPkg/Acpi
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
MTL all

Hsd-es-id: 15013131755
Original commit date: Sat May 6 11:15:47 2023 +0800
Change-Id: I81f78142f457cbb1ced72a6b36e0220e6d3f61df
Original commit hash: 94dcbd6018df8338dbba9f77a7106e12b49845ef

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: d2d5fbaca91a4054c7b3ac7a99c0e307c63dec2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:32 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3187_00

Hsd-es-id: N/A
Original commit date: Sun May 7 21:31:31 2023 -0700
Original commit hash: 2118ed9ffd88de725a8fc934b9531156d4909d75

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: ae1606d156c709be22b18ce6008835e23cddef4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:31 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3186_00

Hsd-es-id: N/A
Original commit date: Sat May 6 21:31:00 2023 -0700
Original commit hash: 1aa628140b28a9305e494de4986d2116cd203062

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 6ce1173d1c75eac4df45b5c49f8c20e08dc24044 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:30 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3185_00

Hsd-es-id: N/A
Original commit date: Fri May 5 21:30:56 2023 -0700
Original commit hash: 27355c636dd689151170c394bfbb4b7c123a711a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 85b44a7667ea893e5ff36a3ceaea316a62e689c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:29 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH][DMI] Implement BWG Version 2.18 -Phase 1 with
programming Bit14 Urrxuridvdm to 0 of DECCTL register

[Feature Description]
Programmed the DECCTL.URRXURIDVDM bit 14 to 0.

Package/Module: ClientOneSiliconPkg\IpBlock\Dmi

[Impacted Platform]
MTL-S

Hsd-es-id: 22018157405
Original commit date: Thu May 4 20:00:43 2023 +0530
Change-Id: Ie2e61305ad793b47551fc5c270ddbc3e8f807b51
Original commit hash: a50cf55a42ae6e0f62f877b6ba68091e1f8dc81f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiInitLib/PeiDmiInitLib.c

================================================================================ 
Commit: 3706814c6c37cf2025ce5b25a618bd22f4371866 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:28 2023 +0530 
-------------------------------------------------------------------------------- 
DTT is unable to set the recommended CPU Power Limit PL1

[Issue Description]
Intel DTT is unable to set the recommended CPU Power Limit PL1
after Sensor Device 4 and Sensor Device 5 crosses the
Passive threshold trip point

[Resolution]
Only Low trip point was getting set when PAT0 and PAT1
was called. Made changes in the respective method to
set both the low trip point and high trip point.

Package/Module:
EcFeaturePkg, DptfFeaturePkg

[Impacted Platform]
MTL

Hsd-es-id: 16020275612
Original commit date: Thu Apr 27 13:05:51 2023 -0700
Change-Id: I3bfeca5cb5ed16917196e8809d62e8f4afea3b69
Original commit hash: eaf97cd4126d4f7a7e5e7e1707ee7606d20e4077

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/Devices/DptfApis.asl
Features/Thermal/DptfFeaturePkg/AcpiTables/Sen1Participant.asl
Features/Thermal/DptfFeaturePkg/AcpiTables/Sen2Participant.asl
Features/Thermal/DptfFeaturePkg/AcpiTables/Sen3Participant.asl
Features/Thermal/DptfFeaturePkg/AcpiTables/Sen4Participant.asl
Features/Thermal/DptfFeaturePkg/AcpiTables/Sen5Participant.asl

================================================================================ 
Commit: e750899b8966c3b8227d0c7fbcc68443a8754540 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:27 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL]: BIOS Assert (PC10B4) with BIOS 3184_01

[Issue Description]
PC 10B4 Hang observed with BIOS 3184_01

[Resolution]
Located the Handle before uninstalling the Protocol Interfaces

Package/Module: Features

[Impacted Platform]
MTL

Hsd-es-id: 16020598183
Original commit date: Fri May 5 19:09:44 2023 +0530
Change-Id: I9d898691ac1eca30e6620ab06071cb0d4727b77a
Original commit hash: fdcc9ba40386df59f0d35eacd2af3403be038491

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/CnvUefiConfigVariables.c

================================================================================ 
Commit: 07d05ff1a12f26873238799c877219457ad6e22b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:26 2023 +0530 
-------------------------------------------------------------------------------- 
Update MTL-P CRB Fab B gpio and SIO code

[Feature Description]
1. Update mtlp crb fab b GPIO pins
2. update mtlp crb fab b patch table
3. Update sio it8659 to use thermal resistor

Package/Module: MeteorLakeBoardPkg/BoardVpdPcdsInit

[Impacted Platform]
MTL P

Hsd-es-id: 22016668268
Original commit date: Mon Apr 24 19:49:43 2023 -0700
Change-Id: Ib1fe990ad8b80d26ad69eb5054ac58e98ab28d04
Original commit hash: 127788b626ed86ceacdbb5319593088d68cd210c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPDdr5CrbFab2.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePCrbBoardConfigPatchTable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/SioIT8659ESetup.c
MeteorLakePlatSamplePkg/Setup/SioIT8659ESetup.h
MeteorLakePlatSamplePkg/Setup/SioIT8659ESetup.hfr
MeteorLakePlatSamplePkg/Sio/IteIt8659Dxe/SioChip.c

================================================================================ 
Commit: b84692f046e5a0218db10ee49fddfb995ebfd56c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:25 2023 +0530 
-------------------------------------------------------------------------------- 
[Feature Description]
Add PchPcieRpEnableMask UPD to partial headers.

Package/Module:
MeteorLakeFspPkg

[Impacted Platform]
MTL

Hsd-es-id: 16020414166
Original commit date: Wed Apr 19 11:32:50 2023 +0530
Change-Id: I65e7ed14b852e006bb67f54e888a6a9c1516eb43
Original commit hash: 8948a96819f7d7082cfdd31b98f8f9d508eac891

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/UpdList/FSPM.txt

================================================================================ 
Commit: 68951ce7c71f9a2913fd1e279c6c3657a38a41d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:24 2023 +0530 
-------------------------------------------------------------------------------- 
Update SSID to DID in case of 0xFFFE

[Feature Description]
Update device SSID to DID in case
of SubSystemId equals to 0xFFFE

Package/Module:PeiSiSsidLib

[Impacted Platform]
MTL

Hsd-es-id: 16020579273
Original commit date: Wed Mar 29 13:30:38 2023 +0530
Change-Id: I45251855881a853c37f93c2ee2f17db3a8767bb8
Original commit hash: 61951f0b63a3e1f9b72e227a9fd8d9518678f286

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/LibraryPrivate/PeiSiSsidLib/PeiSiSsidLib.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c

================================================================================ 
Commit: a8d212a8d3e750c34b0ad6bd534b2e8aebc93bf4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:23 2023 +0530 
-------------------------------------------------------------------------------- 
Recent MRC regressions on LP5 T3 boards are running at 7467G4,
when they should be limited to 6400G4

[Issue Description]
LP5 T3 boards are running at 7467G4,
when they should be limited to 5600G4

[Resolution]
BoardStackUp need to be zero for T3 board.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16020569180
Original commit date: Wed May 3 16:33:20 2023 +0530
Change-Id: I419889a4fc90800a04514b1052b7c6e2297ee400
Original commit hash: 8b4462f5e325807b7e40fd690b30b94dc04b7ee3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 76ab5766e976706af75204245f7b44585b20153c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:22 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3184_01

Hsd-es-id: N/A
Original commit date: Thu May 4 21:30:57 2023 -0700
Original commit hash: 52cb96309ce7eb41af3224f516c3748cbf5b2444

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 4a21741301ab00dec0312a560b21a037f753b250 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:22 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL][NEX] Exclude MTL-S DSC files inclusion from MTL-P/PS BIOS builds
to save FV space.

[Issue Description]
Encounter insufficient FV error when building fspapi for NEX MTL BIOS.

[Resolution]
Exclude MTL-S configurations when building MTL-P/PS BIOS by checking
MTL-S PCD. Only include MTL-S configurations when MTL-S PCD is set.

Package/Module:FV

[Impacted Platform]
MTL

Hsd-es-id: 15013343188
Original commit date: Tue May 2 10:19:33 2023 +0800
Change-Id: I20ea36350903445352bc66cfcadd0423ef5c9f6f
Original commit hash: a27f0817eccb0fa549ac9ad39ef77df0d66cbece

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc

================================================================================ 
Commit: 54f502599c6c96f94426f381eba31cba823c7918 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:21 2023 +0530 
-------------------------------------------------------------------------------- 
MTL - add ACPI GUID lock indicator for CNV GUIDs

[Feature Description]
The request is to lock the GUID by default
for the Common, BT and Wi-Fi GUIDs.
The lock status should be reflected by the ACPI indicator.

Package/Module: CnvFeaturePkg

[Impacted Platform]
All

Hsd-es-id: 15013290290
Original commit date: Thu May 4 21:02:39 2023 +0800
Change-Id: I4be3c37a79ebb7756385d08ff666a2ef7e6cce02
Original commit hash: 14584e8555a3582f7408daa21a602b5c4456709c

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CnvFeaturePkg.dec
Features/Connectivity/CnvFeaturePkg/CnvFeaturePkg.dsc
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/CnvUefiConfigVariables.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/CnvUefiConfigVariablesVer1.inf
Features/Connectivity/CnvFeaturePkg/Include/CnvGuidLockIndicator.h
Features/Connectivity/CnvFeaturePkg/Include/CnvUefiConfigVariablesVer1.h

================================================================================ 
Commit: 417103afb8d90c4498b26aff1c64a4237f17a37d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:20 2023 +0530 
-------------------------------------------------------------------------------- 
MTL - add ACPI GUID lock indicator for CNV GUIDs

[Feature Description]
The request is to lock the GUID by default
for the Common, BT and Wi-Fi GUIDs.
The lock status should be reflected by the ACPI indicator.

Package/Module: MeteorLakeBoardPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
All

Hsd-es-id: 15013290290
Original commit date: Thu May 4 21:02:09 2023 +0800
Change-Id: I4af355678bebcf83892edb36e6bd55569e9949c8
Original commit hash: b5ed7d5d3610173895e98ee0f143439e3b6d4d42

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/GeneralPurposeConfig.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/CnvPolicyInitDxe.c
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 564e2754255cef2af2e79cb3117f18817901e379 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:19 2023 +0530 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Thu May 11 04:13:54 2023 -0700
Original commit date: Thu May 11 04:13:54 2023 -0700
Original commit hash: 8d9adff5c010fc189f8a74a73ecc30eef0d2a141

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeRpmc.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeSkuS.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeSkuSRes.fdf

================================================================================ 
Commit: f6606ac511243b0e2f059c127f6136801b87caf4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:18 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3184_81

Hsd-es-id: N/A
Original commit date: Mon May 8 02:48:02 2023 -0700
Original commit hash: f663e16ef8c6a197db17220f24dc54490b9da719

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: a25dea9311cea17aa1887afda97b22cb3b0cdf09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:17 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3184_81

Hsd-es-id: N/A
Original commit date: Mon May 8 02:48:02 2023 -0700
Original commit hash: f663e16ef8c6a197db17220f24dc54490b9da719

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 05cf05d1ff747a1af3164a8080eaf3c2d2113448 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:16 2023 +0530 
-------------------------------------------------------------------------------- 
Revert "[300KB Pei] .fdf changes to support new Native Accel Crypto Lib"

[Issue Description]
SMM Measurement is Coming as False in System Guard Environment after
Running Seclaunch.exe

[Resolution]
This reverts commit 9a65fcebf8e456db2454027863bb79417e363677.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16020603544
Original commit date: Mon May 8 10:28:31 2023 +0530
Change-Id: I4e610fd734e22cda6ff3d3cfb13c6a97e66eab10
Original commit hash: 4fc8e81f7b3c1a73f23c5a08a83618f5038bdf49

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeRpmc.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeSkuS.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeSkuSRes.fdf

================================================================================ 
Commit: b863a884d1108abfaf880b82202e76919c4e7f11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:15 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3184_80

Hsd-es-id: N/A
Original commit date: Thu May 4 05:02:27 2023 -0700
Original commit hash: cd4e355017dc8f1aca0ef30704b39550a07693f4

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 81ddf89ca15f653ece8c7439732590f8e8df9391 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:14 2023 +0530 
-------------------------------------------------------------------------------- 
Minor version updated for program branch update.

Original commit date: Thu May 4 17:24:46 2023 +0530
Change-Id: Ie6c8b92b854aa18df69a8287b814a6058aa1bd67
Original commit hash: 80d58847ae106f4a7b5032a00208dd2aba4a96dc

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b13aeb2cff57e8643863aaca52c59b14e159b2be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:13 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3184_00

Hsd-es-id: N/A
Original commit date: Thu May 4 03:28:26 2023 -0700
Original commit hash: e793c1a7fba2afdbeb54932aff3aa0efcea9e28f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 0f69dca9282d12271e1be748380ea9d12735e4c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:12 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH][MTL S] [DMI] Preset 7 Tx EQ Pre-shoot results are
marginally passing for Gen4 and Gen3 C16 PCIe Lanes

[Feature Description]
Update Dp Dmi preset to coefficient list.

Package/Module:
ClientOneSiliconPkg\IpBlock\Dmi

[Impacted Platform]
MTL S

Hsd-es-id: 16020357814
Original commit date: Thu Apr 27 15:55:33 2023 +0530
Change-Id: Iaf43cb8f24d1912341d9c4ef3e894434b81c91a5
Original commit hash: 1b6c373bf6b5b77341f9c0af144026d909e8fcfa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiInitLib/PeiDmiInitLib.c

================================================================================ 
Commit: dcf697b54ce00259c249c627866a3a99ddefbcd0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:11 2023 +0530 
-------------------------------------------------------------------------------- 
A way to know the MRC version present inside FSP before calling FSP-M

[Feature Description]
MRC Version header can be redirected to fill in
FSP_EXTENDED_INFO_HEADER structure during bios time and same
can be retrieved from the FSP Binary.

Package/Module:
ClientOneSiliconPkg
MeteorLakeFspPkg

[Impacted Platform]
MTL

Hsd-es-id: 16020468838
Original commit date: Mon Apr 24 09:36:01 2023 +0530
Change-Id: If7d677992192a63fd0ec85e9a071e598ba143c21
Original commit hash: ffa60ef3641a80614b0f1f1d039e6f9e121bfc8f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/Include/FspProducerDataHeader.h
MeteorLakeFspBinPkg/Include/FspProducerDataHeader.h
MeteorLakeFspPkg/FspHeader/FspHeader.aslc

================================================================================ 
Commit: 3f250f7b2e7d6e8420ce47c19f2f118f46a43b9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:10 2023 +0530 
-------------------------------------------------------------------------------- 
[TCSS][MTL] Align PcdITbtRootPortNumber with IOE part2

[Issue Description]
Need code optimization since PcdITbtRootPortNumber
align with IOE.

[Resolution]
Code optimization for PcdITbtRootPortNumber use.

Package/Module:
MeteorLakeBoardPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 15013166288
Original commit date: Fri Apr 28 13:54:35 2023 +0800
Change-Id: Ieae04bebc34ee4f5f9abfa0591f83da48161912e
Original commit hash: 7c37fdca9341ed08be17da89a8cc8f6015795fdd

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT3Rvp.dsc
MeteorLakePlatSamplePkg/Setup/SaSetup.c

================================================================================ 
Commit: 36912e661883f659a554ed86371208b1c38fd08f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:10 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH][MTL-S] USB Exposed Port System Test is failing
with inappropriate port mapping

[Issue Description]
All SSPORTs mapping to the wrong HSPORT value, all are 0.

[Resolution]
Use MtlPchGetUsb2MaxPhysicalPortNum() to update PchUsb2PortCount.
instead of MtlSocGetUsb2MaxPhysicalPortNum() , avoid to get the
wrong value.

Package/Module:
OneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 16020477227
Original commit date: Mon Apr 24 00:10:26 2023 -0700
Change-Id: Icb5f45114c124ffdc379ba7acf16ea919ac50cd2
Original commit hash: 01ad1cc4ee17aad7c65d63e015dee904e29bcd24

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchAcpi.c

================================================================================ 
Commit: 50fdff4a541718c298e27f67bd2d724e02e326e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:09 2023 +0530 
-------------------------------------------------------------------------------- 
[MTLS] Change PDC to disabled as default

[Issue Description]
MTLS has been set Platform Debug Consent BIOS knob to default
"Trace Active" to avoid hang issue.
Now the issue has been root caused to race condition between BIOS
power-gating NPK and ESE trace on flight.
Fixed by PMC integrating solution from MTL M/P.

[Resolution]
Change back Platform Debug Consent default to "Disabled" for MTLS.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 15013345531
Original commit date: Thu May 4 10:50:24 2023 +0800
Change-Id: I3e20659322c175ec217dfadc57288a336b79ddde
Original commit hash: 4f7451bf57b8be479a8b4978f7dcd720e990b46d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 0c281e9d8809c9939deb7de306d7735d892127fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:08 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3183_02

Hsd-es-id: N/A
Original commit date: Wed May 3 22:37:41 2023 -0700
Original commit hash: a7c53f388d6c45fd0997837cfd50a53251d72aa0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: a2d60f4391135652a94ebcefdc3090154f7465a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:07 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH] Debug BIOS is not booting catter 007F post code

[Issue Description] or [Feature Description]
Debug BIOS is not booting catter 007F post code after
SOCC EXI change.

[Resolution]
Remove invalid PID 0x33 access

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 16020458975
Original commit date: Wed May 3 16:02:36 2023 -0700
Change-Id: I6990e2a2ddb30ca13e97bd9bad38e817787d4b56
Original commit hash: ac4498ce520227867305dc8be3b41aadf80fcd77

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/PeiDxeSmmSerialIoPrivateLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUart.c

================================================================================ 
Commit: 1be3b26c1eb3b3eed36aa0a432b5b45f614cfacf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:06 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3183_01

Hsd-es-id: N/A
Original commit date: Wed May 3 21:31:05 2023 -0700
Original commit hash: 9f3e22077739c2e7a66b5e08efca5dbcbb26534d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: d79f2962bf9c8a35781d5436df7826485b2297ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:05 2023 +0530 
-------------------------------------------------------------------------------- 
Remove MRC Fast Boot Safe Setting

[Feature Description]
Remove MRC Fast Boot Safe Setting

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
S

Hsd-es-id: 22018132449
Original commit date: Wed May 3 15:20:44 2023 -0700
Change-Id: Ib3182c52736b49907f4008365cfab8281416c322
Original commit hash: 968403986309f13d4eca4052ef1d134059cea53b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 43f8376163c21ac9c7e5408c999b0590f9ce5545 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:04 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.16.0

(cherry picked from commit 30515dfe8a68295e81b3f5388d5f2db090a9a99c)

Fri Apr 21 23:55:03 2023 -0700
Original commit date: Fri Apr 21 23:55:03 2023 -0700
Original commit hash: 5c1340da547c4f121ad3a84ac941e779ebcfe6b6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bd31e37b558058bcd7eb4b1b94a33bec26a712e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:03 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.15.32

(cherry picked from commit a2e5b63e52f48fc2c98650be90ebd8ab79d32039)

Wed May 3 00:26:51 2023 -0700
Original commit date: Wed May 3 00:26:51 2023 -0700
Original commit hash: 49c5f3f605e910eefa5dc72d20c62f485daccadc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ab99b432d2d6a4819718329ee91b947d1f6aa774 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:02 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5] Disable Periodic Comp by default for DDR5 only

[Feature Description]
Disable Periodic Comp by default - DdrSafeMode[8] = 1 for DDR5 only
due to iVE regression failures.

Package/Module: SiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22018121407
Original commit date: Tue May 2 22:50:34 2023 -0700
Change-Id: Ibe51d8c1fd9bb53b11c472fd8b14c972c14da2f6
Original commit hash: c0d10435fe9adf95683eb1aa3f07d68c022a9496

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: e7c660ce42a4cb6e4beaa6e99a4f92820f976878 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:01 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.15.31

(cherry picked from commit bf96b94dc76dc425fe862724ce68a476cfb1e520)

Fri Apr 28 00:58:05 2023 -0700
Original commit date: Fri Apr 28 00:58:05 2023 -0700
Original commit hash: a1babbef240033920deca871626f8291f277b66a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 60b0dff92b1b698fee44b852d4da6f3e10e49a8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:25:00 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5 DDR5] For MTL-M/P only, SenseAmp training
GsmIocDataOdtStaticDis=0 DDR5 instability

[Feature Description]
Set GsmIocDataOdtStaticDis = 0 for MTL-M/P only

Package/Module: SiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22018102023
Original commit date: Thu Apr 27 18:01:05 2023 -0700
Change-Id: I02820a7f21043c170af369892eed0c0b1c9cd464
Original commit hash: 5df21b4c8fb314437385107906b95ddfb53a4e02

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 8cfcf83f851745c85a85c14b52bd522ff76a84d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:59 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.15.30

(cherry picked from commit 22c4f0ccaf0810bddbd9bf2f7b870e8ce5ba9177)

Fri Apr 28 00:56:37 2023 -0700
Original commit date: Fri Apr 28 00:56:37 2023 -0700
Original commit hash: d482347a8914b58cae0cc2dd450813190208c351

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 822443d6f6c25a3d9c9ea9d29f2fa95df38833dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:58 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | LPDRR5 DDR5] Move CA Parity setup to the inner
loop of the training test.

[Issue Description]
DDRIO CA Parity mode was being enabled during JEDEC Reset causing
PDA Enumeration issues
IoResets were clearing Ca Parity test data before MRC could read
datatrainfeedack leading to false passes during RMT

[Resolution]
Separate out enabling CA Parity mode for CADB and the PHY into their
own functions. This will allow for complete control of each IP. The PHY
CA Parity should be enabled / disabled after / before DRAM CA Parity
Enable / Disable. CADB CA Parity should only be enabled once at the
beginning of each test.

In GetBerMargin, Datatrainfeedback should be read before disabling DRAM
CA Parity mode which includes an IoReset which will clear
Datatrainfeedback

Remove support for FanWr/FanRd parameters in GetBerMargin since they
are not used

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
Default ALL

Hsd-es-id: 22017966907
Original commit date: Wed Apr 19 23:06:47 2023 -0700
Change-Id: Icab29f6e783ec1049727ba001cfd620f52115634
Original commit hash: b8467ed3ce34a18c1f3a73921914c1a36983befe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: c4adfa0b69aac0f7aea7cb9c5680fd345ecf72ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:57 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.15.29

(cherry picked from commit af3e5b3a94f918f0bfd6671478b0583838449ecc)

Fri Apr 28 00:55:02 2023 -0700
Original commit date: Fri Apr 28 00:55:02 2023 -0700
Original commit hash: 409b08153c87661cd2f44aa037d9300617603594

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2529a7dc73df4dd51d5131f5e3342566107d1c0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:57 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Prevent PPR Repair Procedure Calls from
Executing

[Feature Description]
MRC must not execute the PPR repair flow.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
U, H, S

Hsd-es-id: 22018100684
Original commit date: Thu Apr 27 17:01:01 2023 -0700
Change-Id: I89475f07b95e310bbb6aeeaf238fc5af9390d3aa
Original commit hash: c06ed12b277fe5c8049978da033ed17d2f7acfa5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c

================================================================================ 
Commit: 350da89413333b0d91f23a1b633b53cdc24f1658 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:56 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.15.28

(cherry picked from commit 1d39481b327bd14a7d9da16f69563ce93c1d6836)

Fri Apr 28 00:53:41 2023 -0700
Original commit date: Fri Apr 28 00:53:41 2023 -0700
Original commit hash: 90b14fb46e0ef22f05c43611e590c483919cf6fe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e22bbdad32f60be53ba98cafc717c5852cfcbdba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:55 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Issue DLL Resets when sweeping RdV with RDqsN
receiver enabled

[Feature Description]
Sweeping RdV when the single ended receiver (RDqsN Rcv) is enabled can
cause the the DLL to become unlocked. To prevent this from happening,
a DLL reset should be issued when sweeping / margining RdV. If a CPGC
test fails during a RdV sweep, a DLL reset should be issued to ensure
recovery of DLL.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P

Hsd-es-id: 14019202112
Original commit date: Fri Apr 21 08:17:05 2023 -0600
Change-Id: I7ef63ad36d2c0a74d3ecbd8b3f5832245dca9e9b
Original commit hash: 43ca24ff5b47e38346e730043b26ef8c99a6e457

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 6d84d7be909145ecce04a06aa99b56761a9724b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:53 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.15.27

(cherry picked from commit c0193a1b09bf00af5b7e0126e9a29aff4f2082e5)

Fri Apr 28 00:52:34 2023 -0700
Original commit date: Fri Apr 28 00:52:34 2023 -0700
Original commit hash: a2bd0a05ec4eeb9ac2731be4b738fb714af85818

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b45a21e111e7c5094507422f46667453495d9613 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:52 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-P MTL-M | LP5 DDR5] Change
DqsOdtCompOffset To Twos Complement

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14019101388
Original commit date: Mon Apr 10 12:20:01 2023 -0700
Change-Id: Ic5eb9df126aef9164082089a1c7538161750feb8
Original commit hash: 2d3cfed644ff6fa58f5f14ae0547afd8667039f4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterMtl0xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtl0xxx.h

================================================================================ 
Commit: d838b1df10b60344c515f43de85d8f313582ff27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:51 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.15.26

(cherry picked from commit 27dbe8b69cfacd14ea868be08b2fc5061af7431b)

Fri Apr 21 23:51:13 2023 -0700
Original commit date: Fri Apr 21 23:51:13 2023 -0700
Original commit hash: 3866ba2dd8e7407f1c26b8c75fd517237547b437

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d3ca82b528e5222b35f89cfd458c9e7062ec80dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:50 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] MiniBIOS should run with POR VccSA

[Feature Description]
MRC must enable VccSA ramp by default.

Package/Module: SiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22018039506
Original commit date: Fri Apr 21 23:30:44 2023 -0700
Change-Id: Ia35a2262a42f1a99d41d544210b23337ca9179eb
Original commit hash: 68a09d7092d00005822f30316f29062062d986d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h

================================================================================ 
Commit: 781cda8e95f8dab5f078d64cf5a077f1d974342f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:50 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.15.25

(cherry picked from commit 0fb66fb6917f78d44c5268ca0be6acd817077585)

Fri Apr 21 23:49:23 2023 -0700
Original commit date: Fri Apr 21 23:49:23 2023 -0700
Original commit hash: f3f03835e8eff49b7d9c2663ce3282d27239733a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 93ef285d4ce5b0346b2f3ac7d4951efee4123916 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:49 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5] Enabling Periodic COMP + 5600G4 causes
EFI Memtest to Fail - Single bit Errors

[Feature Description]
MRC must configure:
- DDR_SAFE_PERIODIC_COMP DdrSafeMode[bit8] = 0
- CompDqsDelayControl.RxDqsSlope = 3
- CompDqsDelayControl.RxDqsACCap = 0

Package/Module: SiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22018028603
Original commit date: Fri Apr 21 23:08:56 2023 -0700
Change-Id: I6e0d7d8e6fdf7afa46d51f2e5fc1cf7da84a822f
Original commit hash: 92cdf117e8a21bd3f5037240953f54a0d0b5a674

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: dc5ba9abce23c99b8e47bdc23cae548c494235cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:48 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.15.24

(cherry picked from commit efaa937f6d6e3150a3589fcdef1ab5b9fa712840)

Fri Apr 21 20:46:46 2023 -0700
Original commit date: Fri Apr 21 20:46:46 2023 -0700
Original commit hash: 1660ce480c6fe211e59c3d207cbafeb918d872be

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6bdc548a96f1bc5ade4764b4bdfbe6918cc52d3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:47 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL | DDR5 LP5] Port from ADL to MTL- Memory speed reported as 2667MHz
instead of maximum speed of 3200MHz

[Issue Description]
The memory clock speed being reported was always the last clock speed of
the last SAGV point, which was inconsistent with the maximum memory
speed being reported.

[Resolution]
Ported the corrected comparison values and check to correct the
inconsistency.

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14018984495
Original commit date: Mon Apr 17 10:57:52 2023 -0700
Change-Id: I278640f4eaeb6fdc7b0fcd05dee1744b7a1b4c93
Original commit hash: 1f2b0f931d0271ea8e047325fccbc3f37ebebff5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: c7506ddef8a7f50a6f784f3164b82cd583194999 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:46 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.15.23

(cherry picked from commit 3f86f5e676dac7007acdcaf1df028500d64809b4)

Fri Apr 21 20:46:11 2023 -0700
Original commit date: Fri Apr 21 20:46:11 2023 -0700
Original commit hash: 31540720bea443f34f713c6350fd4c6bd6661a47

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 724f275666a55a104ea8dd12b08e75ae263dcc3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:45 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Xtalk Cancellation
Moved in-Between Initial and Final DFE Sweeps

[Feature Description]
Presilicon, it was thought that Xtalk would interact
with DFE settings. This has proven to be false on C stp,
so this regression is now warranted.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
All

Hsd-es-id: 22017932723
Original commit date: Tue Apr 18 11:37:39 2023 -0700
Change-Id: I4aa0bf6b1e17b62d37613789e27157630804d0c6
Original commit hash: fdfdde37b30492b3982f9e94cee3a6fa0dbf3d55

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 7ddae25319c04225bf582510dabfbf21aeb27223 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:44 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.15.22

(cherry picked from commit 226dfbd52588cd20a8955201ffb49f1ca19249a8)

Fri Apr 21 20:45:23 2023 -0700
Original commit date: Fri Apr 21 20:45:23 2023 -0700
Original commit hash: 80d79c391757fe098e8dc204d97e4dfccacc5557

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: aabfcd9d216452d905f38eb818d3af9622b88370 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:43 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] MRW for MR11 When SaGv is
Disabled

[Issue Description]
Currently the MRC relies on SaGvFinalize() to program Mr11.
However, when SaGv is disabled, this MR does not get
programmed.

[Resolution]
In the case that SaGv is disabled, issue an MRW for Mr11.
In the case that SaGv is enabled, continue to use
SaGvFinalize().

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
M,P

Hsd-es-id: 14018957748
Original commit date: Tue Apr 18 10:49:24 2023 -0700
Change-Id: I432a9def3a3f76e2c75b05314786250c06545a58
Original commit hash: 09d26efda0303b73de30ef04f262b430901640e7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: f2216edf193652440d3167ea01fbe3a2dd1bc5c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:42 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.15.21

(cherry picked from commit 87d6100b6be3aa3c58ee887a6fe364afdb39d596)

Fri Apr 21 20:44:42 2023 -0700
Original commit date: Fri Apr 21 20:44:42 2023 -0700
Original commit hash: d5bce76523361a2c9df91fbf94b9240273e6a4a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 46d6dcbdabfafff0dd589331ea707be47145eaaf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:41 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5] EV Tuning - Prioritize Rd/WrT
margins Over Anything Else

[Feature Description]
Set the weight for timing margins over everything else.
On Ddr5, voltage margins are much larger which causes some
trainings to train the best points for voltage instead of
timings.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
M,P

Hsd-es-id: 22017933303
Original commit date: Wed Apr 19 08:18:34 2023 -0700
Change-Id: If1db5c4d4f226c947e9587241858b23c67c86b52
Original commit hash: f1037d08022b3b6f0efffea03f9ddbd9ca815b8f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 99752d0d19f6b013f20a1b5038ee95698a582dc6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:40 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.15.20

(cherry picked from commit 893e90c826a856dcee8521264e6ea87a3a580238)

Thu Apr 20 17:27:15 2023 -0700
Original commit date: Thu Apr 20 17:27:15 2023 -0700
Original commit hash: d4cef1288794f2778441c9296f1511170b85e9a6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2d142e65f00efeb7e614f2116435212c7ef20d52 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:40 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.15.19

(cherry picked from commit 0778b9aa41d1746a0ee6f9066e386354a32b5266)

Fri Apr 21 20:36:18 2023 -0700
Original commit date: Fri Apr 21 20:36:18 2023 -0700
Original commit hash: b4e36e806c02f40c48f5696821abf1954efab0f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f24b4c40510b9b8459861c58307738898832de5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:39 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5] DDR5 DIMM fastboot failed: Normal mode memory
test failed [PC:DF55]

[Issue Description]
MRC must configure DDRCRDATACONTROL0.OdtForceQDrvEn = 0 during DDR5 PDA
Enumeration. Currently MRC configures OdtForceQDrvEn = 1 during PDA
Enumeration on Fast Boot which causes PDA enumeration to fail with
invalid PDA Enumeration IDs on some of the DRAM devices. This results
in a Normal Mode Memory test failure on Fast Boot.

[Resolution]
MRC sets OdtForceQDrvEn = 0 during PDA Enumeration and then restores the
previous value at the end of PDA Enumeration.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P, S

Hsd-es-id: 22017955778
Original commit date: Tue Apr 18 08:32:50 2023 -0700
Change-Id: I8f5b3eb4ccb77594423af062f1557206fde51268
Original commit hash: 68693655ebe3c6774d228a49e316d412acdf8490

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 7c1f681b448068f702e771b56acfcce988a265eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:38 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.15.18

(cherry picked from commit fc4d59ac3108cfeb410497dd8550787ea22c6749)

Fri Apr 21 20:35:55 2023 -0700
Original commit date: Fri Apr 21 20:35:55 2023 -0700
Original commit hash: d699da86ec0877a3da702be9023d518cc27df78e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e46e135eca1d74c5f37983818d15ded01ca741ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:37 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Update algorithm flows to support CS 2N Gear Down Mode

[Feature Description]
Update MrcNormalMode, Early Command Training and Jedec Init algorithms

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit

[Impacted Platform]
S

Hsd-es-id: 22016773022
Original commit date: Thu Mar 9 12:11:38 2023 -0800
Change-Id: I3c5fb6f3bd69b0b4921b34851b3746d7f03055f8
Original commit hash: b923d394cef1cac491ad4bf4fca17e0a5a6821b4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 8908046b99bc00e5490effedd23568a5c3adcba7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:36 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.15.17

(cherry picked from commit b54d43d844b52958d87f95f4dc69d578f420287f)

Tue Apr 18 21:16:46 2023 -0700
Original commit date: Tue Apr 18 21:16:46 2023 -0700
Original commit hash: 4326f848d79b5b339f2ec1f3a6c4e22d07477848

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d6eb1ec09ba075c5350d3ada6ea8fdcdf565ff4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:35 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.15.16

(cherry picked from commit bf0eb06961d4049ca01d93138148e7d8239bdbdf)

Tue Apr 18 18:43:11 2023 -0700
Original commit date: Tue Apr 18 18:43:11 2023 -0700
Original commit hash: 86259227a9cb7bd76e70c8c01e7ee801b7c464cd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 02cbd45a065b48754cf155a4009dbeac90146261 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:34 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.15.15

(cherry picked from commit 41933bcb4f10d01653d46a976381ffc259f44e72)

Tue Apr 18 18:32:52 2023 -0700
Original commit date: Tue Apr 18 18:32:52 2023 -0700
Original commit hash: 6901d8e09a6d13416e06730305d5876b39c03602

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4be03fdc993d1376d801cd1dfe78178a06722519 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:33 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.15.14

(cherry picked from commit d6a0b080c05e288f54243835397ed8ca3a13a264)

Fri Apr 21 20:12:44 2023 -0700
Original commit date: Fri Apr 21 20:12:44 2023 -0700
Original commit hash: 0f17a7c47ba73f9149ddb782a61bb04a8827721a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 364fc2cdcad2d10adb8a9d6488a86e3a111e7c26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:32 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Row Hammer Data Structures update

[Feature Description]
Update data structures for Row Hammer

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22017891253
Original commit date: Thu Apr 13 18:19:55 2023 -0700
Change-Id: Id779d9cca5ec92a56d64f64914b41bf9d71547b5
Original commit hash: a38b0ccb1dbf13704cf8b8aaf1d68a79d5a7ac1c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcSpdData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcSpdDataDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5Registers.h

================================================================================ 
Commit: cc8c5bc8bb06965507b57b20484b10ea26cb33cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:31 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.15.13

(cherry picked from commit 15dcffb0da608186261b3fa2162e0c910a33e48e)

Fri Apr 21 20:11:48 2023 -0700
Original commit date: Fri Apr 21 20:11:48 2023 -0700
Original commit hash: f08e00e78e7f30d481ddba037edab7cad5668cf4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5390b98090afa9bab73ab8b0f247e5e18776c1b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:30 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] TRRDDG G4 OC Timing Fix

[Feature Description]
Currently we are unable to achieve minimum TRRDDG timings
for gear 4 on ddr5 MTLS. Spare_rw[3] and 4 must be
changed according to both the TFAW/TRRD values and
whether or not no_gear4_param_divide is set.

Package/Module: SiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22017926200
Original commit date: Fri Apr 14 13:58:33 2023 -0700
Change-Id: I771744b216bf19f4540fbf89ddb04a32360e49ac
Original commit hash: 2f46ee29f1f967752c838ca9ef01f6230e44f98b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcConfiguration.c

================================================================================ 
Commit: dcfa85eedabececf95419f25e696075c25e81c2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:29 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.15.12

(cherry picked from commit a20cf1403ccd4e3af6483e2103b69ef3e548cef0)

Fri Apr 21 19:45:25 2023 -0700
Original commit date: Fri Apr 21 19:45:25 2023 -0700
Original commit hash: 910097c7ad171e8e85d41450c53b3daaf3b5a6dd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 23e19086ffa26383b0cda8265b2070606c7065a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:28 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.15.11

(cherry picked from commit ab0c8ea18ccfdb5db1ab9c5266edab0738f04e1d)

Fri Apr 21 19:45:03 2023 -0700
Original commit date: Fri Apr 21 19:45:03 2023 -0700
Original commit hash: 73a5679989d7e09a3a904f9e2bc43bd2a67c4cd5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c6ea55124ca17b3d0eca6aa887eea933dac5e028 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:28 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.15.10

(cherry picked from commit 00138b905ac13137668c59b114f47c679cc5eb4e)

Fri Apr 21 19:44:34 2023 -0700
Original commit date: Fri Apr 21 19:44:34 2023 -0700
Original commit hash: 0128718982f0ebdaf68c2527f0425cb2ce51449b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a4f22b01cf682f0b2e33e9c7ccd994bb55a75563 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:27 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL | DDR5 LP5] add Dram Address Decode/Encode algorithm

[Feature Description]
add Dram address Decode/Encode algorithm

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22012131087
Original commit date: Mon Apr 3 12:53:11 2023 +0800
Change-Id: Ia59766561a4ef777fc3c60b61a9039e4f9d9378d
Original commit hash: 947f98d42e08159e6a26aa2557bd420c95334a68

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiDxeSmmMemAddrEncodeLib/PeiDxeSmmMemAddrEncodeLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiDxeSmmMemAddrEncodeLib/cmi_address_translation.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiDxeSmmMemAddrEncodeLib/mc_addr_decode.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiDxeSmmMemAddrEncodeLib/mc_addr_decode.h

================================================================================ 
Commit: c0d02afe7d864e3515b2388c9affb7a0e8f39e55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:26 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.15.9

(cherry picked from commit 5bf578b2ef340526e242d45dbf4bfc76b382a2b1)

Fri Apr 21 19:43:47 2023 -0700
Original commit date: Fri Apr 21 19:43:47 2023 -0700
Original commit hash: f637806cb8c87ccd3b6f69879d8bcda6861e774e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: aefc3ff95142198f3694df28eddd174534d32125 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:25 2023 +0530 
-------------------------------------------------------------------------------- 
Use CPGC/CADB-based WRA sequence for PPR

[Issue Description]
MRC is unable to issue a WRA command for PPR with the current generic
MRH implementation.

[Resolution]
- Use ADL PPR flow adapted for MTL
- Use CPGC and CADB method to generate WRA command for PPR
- Fix PPR resource checking for x16 devices and SODIMMs
- Modify CPGC read credits to avoid hang during testing
- Reset row failure list after attempted repair to avoid unintended
PPR entry
- Use return value of SelectReutRanks to determine if a channel
should be programmed per-rank in AdvancedMemTestRankSetupMATSRowRange
- Remove DDR5 GetLowerUpperBytes and GetPprDevices

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl,
MeteorLakeFspPkg/, MeteorLakePlatSamplePkg/

[Impacted Platform]
All when PPR enabled

Hsd-es-id: 14018967682
Original commit date: Tue Feb 28 19:10:48 2023 -0800
Change-Id: I7a8030999c8d6fd8dc9c66efe3ea2118e1b99d45
Original commit hash: b16fcdc59b4a0eb6cdd6624774d134dda11a1dd4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcAmt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcAmt.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 1751668817a22a55f703978b3d59932de7b12ccd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:23 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.15.8

(cherry picked from commit 3b920f81dc00f4f83492c384fbf1f15d90dbd5c2)

Fri Apr 21 19:43:24 2023 -0700
Original commit date: Fri Apr 21 19:43:24 2023 -0700
Original commit hash: 8be14cc7e764a5052c88efd8590dbff70aca7211

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ad2720d2c68b8673a719ff5254e8475f24ecd18d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:22 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] TCO comp training per byte

[Issue Description]
We need to support checking CmdT margins during TCO comp training, as
those are affected by the TCO comp value, and doing this is not
possible in the per-bit power training algorithm (only data params
currently supported).

[Resolution]
Change MrcTxDqTcoCompTraining from per-bit to per-byte.

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14018955273
Original commit date: Wed Mar 29 13:59:18 2023 -0700
Change-Id: I18bcb8577c2c342a23969b69cbcb5625f23e917d
Original commit hash: d403062c51efc10348a5a3464c9d8ec5fb26e65c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 76ef703e82ff1901bda8fe761da7ed712e8261c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:22 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.15.7

(cherry picked from commit 9e53fc692ed2b47db441b22dd573da80ec181271)

Thu Apr 13 15:49:40 2023 -0700
Original commit date: Thu Apr 13 15:49:40 2023 -0700
Original commit hash: f72435c1716f38d8124a09cd0b1aab79ab6a90fd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8b4aed84e8c3a2a53c9df3defbb8b8a3d359550c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:21 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.15.6

(cherry picked from commit de274fd5efd341c07b0c70914317d900b3cc742b)

Fri Apr 21 19:37:17 2023 -0700
Original commit date: Fri Apr 21 19:37:17 2023 -0700
Original commit hash: a7fc172b8bc25651577c7a34079e0e0fda288824

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 40a6c42d5ce4fadd99370a9b56ea8885b9bb9620 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:20 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5] SenseAmp training GsmIocDataOdtStaticDis=0 DDR5
instability

[Feature Description]
1. The comp and dq static leg(GsmIocDataOdtStaticDis) should be
retored to default value at the end of SenseAmpTraining for DDR5.
2. Rd Odt for DDR5(P only) should be 100 ohms.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22017093965
Original commit date: Tue Apr 11 15:49:33 2023 -0700
Change-Id: Id0384cd18715c182a8869aae1a202b93b2e9fe04
Original commit hash: 0979fb79316ea27b17ce8c1d80effc05be1e49cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 3c061e7f40a76a4c70a0c1b9485ca7c27da848cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:19 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.15.5

(cherry picked from commit 703800e1834c15218670e91353938cd0bd84d7b1)

Fri Apr 21 19:36:13 2023 -0700
Original commit date: Fri Apr 21 19:36:13 2023 -0700
Original commit hash: 671451ad885658e6163134bd977331e44135287f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d4fda5fe7941014f38065fa1978912d922ff1da1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:18 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] GetSet SideEffect update LocalModeRead

[Issue Description]
The value read from GetSet for the RecEnDelay was using an old cache
value. This in turn caused RxRankMux being configured incorrectly

[Resolution]
Add GSM_READ_CSR in LocalModeRead.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22017782660
Original commit date: Tue Apr 11 09:04:32 2023 -0700
Change-Id: I46750c6c67e21e647357c1a314c62e3dd93f9c07
Original commit hash: 404fe5ad58e7140b6ba89160da02ec8efccc884c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: 61a8210a4abf78ce6bda11031d90a9d4d9ded16b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:17 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.15.4

(cherry picked from commit 3b8ab25bd80bf6f081fa3abaa271e19887b0ced4)

Fri Apr 21 19:35:30 2023 -0700
Original commit date: Fri Apr 21 19:35:30 2023 -0700
Original commit hash: 529269e82b223b5d786292e0fbc9284f6a9fbe2a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7a287b71824d3d1dbe91ebb30d58b3871224dec4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:16 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.15.3

(cherry picked from commit ed5997e3b6f8152dc285759e3b8141e8b5accce9)

Tue Apr 11 16:55:05 2023 -0700
Original commit date: Tue Apr 11 16:55:05 2023 -0700
Original commit hash: e3154067d9c574b77d65f40e4a84b348da445aa1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 869f67333ffe50a8f417a01cdd3eb0ba5f48dbd0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:15 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.15.2

(cherry picked from commit a35bdb5d961e1b2d9e787af16db1c3952ffb3651)

Fri Apr 21 19:28:50 2023 -0700
Original commit date: Fri Apr 21 19:28:50 2023 -0700
Original commit hash: 6bfe0419dd660b08d6cd5032b32fa4806fe22c71

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b1a146d130be23ef20631f1f359fc39e6d242f36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:14 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5 | OC ] Change OcSupport to be based on OC profile

[Feature Description]
Change OcSupport to be based on Memory Profile. ADL uses
the similar way.
Add IsOCProfile to simple codes around OC checking.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
DDR5.

Hsd-es-id: 15013133643
Original commit date: Mon Apr 3 10:11:13 2023 +0800
Change-Id: Ic18b09e397b5914e5f7b60cc43bd08519ea9825c
Original commit hash: 22917c6da8ca150fc4995695ce1a63506d97c8ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 406f02303a056da88e0c56e46dae847b19760878 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:13 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.15.1

(cherry picked from commit 3e63128dba01c9d4c2c7e9fe53948f43e065506a)

Fri Apr 21 19:27:37 2023 -0700
Original commit date: Fri Apr 21 19:27:37 2023 -0700
Original commit hash: 6481e6ad7d931a90cc97e693b85213f07242ceb2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 46b174027e3cbeb23836caa15a789165e3e45f63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:12 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Support non power of 2 density for
Alias Check

[Feature Description]
Check if density is power of 2,
if non power of 2, reduce the addressing by 25%

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 15013019986
Original commit date: Thu Mar 16 17:14:28 2023 +0800
Change-Id: I0c68c44a4e9d10670aed445d083b7521d0de0eb9
Original commit hash: 10ee0cef59bd1ce0fe8f4857bfca9b6a46675fef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c

================================================================================ 
Commit: b2ef16ad056a3c497a57c71da34fd39e06fe47eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:11 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.7.15.0

Original commit date: Fri Apr 21 17:26:57 2023 -0700
Change-Id: Iafbbebce34bdab4a554d3aa1980e349cdcaf83af
Original commit hash: 304bc7bb1618119f0f4c5960e2f29ea23bccbd17

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 88a0cc84cb600dfe326767919103f0e739652086 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:10 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3183_00

Hsd-es-id: N/A
Original commit date: Wed May 3 06:06:44 2023 -0700
Original commit hash: e3bb186a0c2d52b4f6b6f68f07af09268817ab86

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 27841d52eef57c3860a210299ecf1852399f0bfd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:09 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] Update to GT PM programming for ARL GCD die related to CLKDIV/CEP.

[Feature Description]
[MTL] Update to GT PM programming for ARL GCD die related to CLKDIV/CEP.

Package/Module: Graphics

[Impacted Platform]
MTL

Hsd-es-id: 16020419533
Original commit date: Wed Apr 19 19:48:44 2023 +0530
Change-Id: I58cb215e8340e0f3a36863cf0abe32a17dd00013
Original commit hash: badcf205c29ecccb9f38dc7e6a4a3cad2185dbb8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c

================================================================================ 
Commit: 34c46dbc3c80a5076133b657609dc834b199de2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:08 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL-S] 2 bytes needed in acpi space for PS_ON feature.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 15013122779
Original commit date: Wed Mar 29 18:02:58 2023 -0700
Change-Id: I86c24be4bab06ec90e0417f7c3043922bb9cc858
Original commit hash: 587008f6774cac27cc853fdc09264f722ec738f4

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcExternalMethod.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcRam.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
MeteorLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr
MeteorLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: e8aa81311b2ed190358aaf0faa11bfd9d7ecdd1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:07 2023 +0530 
-------------------------------------------------------------------------------- 
Adding build flag to make PcdSmbiosEnable false in linux build

[Feature Description]
Adding build flag to make PcdSmbiosEnable false in linux build

Package/Module:
ClientOneSiliconPkg, MeteorLakeFspPkg

[Impacted Platform]
Default ALL

Hsd-es-id: 16020473620
Original commit date: Mon Apr 24 15:27:02 2023 +0530
Change-Id: I00c695834bba196eeebafec09eb808927578d201
Original commit hash: 33912855077b53ccab6c64928fcef3568d2c8906

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/BuildFsp.sh
MeteorLakeFspPkg/BuildFv.sh

================================================================================ 
Commit: 026fb4f66fd6483bb364b9181b0df95df24e7d1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:06 2023 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O][MTL-P][MTL-M]: ChipsetInit Intel Module Rev and
ChipsetInit OEM Module Rev versions showing as unknown in BIOS Page.

[Issue Description]
ChipsetInit Hob is not existed after HSIO code change.

[Resolution]
Read Intel / OEM chipset init version from PMC SSRAM.
NOTE: MTL-S doesn't have this device.

Package/Module:
ClientOneSiliconPkg/IpBlock/Pmc
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
MTL

Hsd-es-id: 16020524305
Original commit date: Wed May 3 12:10:55 2023 +0800
Change-Id: I4cf0ef7d1159214d95200d40b0d14efa5197cdf4
Original commit hash: ca39dd2f4485fc77177b2875f9196b04f4bd32c6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/CommonLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/PeiMtlSocInitLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/PeiMtlSocInitLibFsp.inf
ClientOneSiliconPkg/Include/Library/PmcSsramLib.h
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcSsramLib/PmcSsramLib.c
MeteorLakePlatSamplePkg/Setup/PchSetup.c
MeteorLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: aa1b46395fb3cff4b05e7ea65c029ebbdcbf4f67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:05 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3182_01

Hsd-es-id: N/A
Original commit date: Tue May 2 21:31:11 2023 -0700
Original commit hash: 26702a866ad34e2cda9f2e7993bd13f4ccd701cd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: edfa462a259f65add645e37de4e49f173cf34565 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:05 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3182_00

Hsd-es-id: N/A
Original commit date: Tue May 2 14:52:54 2023 -0700
Original commit hash: d16404d1ab14cecc13f04eeaeea7595ff16d78aa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 4f579096b99d8ee9c24d489267fabb36b6284a14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:04 2023 +0530 
-------------------------------------------------------------------------------- 
[ARL-H] Board support: ARL-P LP5 CAMM RVP - MRC porting

[Feature Description]
Ported MRC related changes. Byte Swizzling , Bit Swizzling and
MTL/ARL-H LPCAMM T3 CPU-DRAM DQ mapping.

Package/Module:
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit

[Impacted Platform]
H

Hsd-es-id: 16020557391
Original commit date: Wed May 3 00:41:26 2023 +0530
Change-Id: Iee49619ff540e6a9b6a1473b52eee71f91141f08
Original commit hash: 249a4bdf5fe903dba5b40065618aeff78370e3d8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHLp5CammRvp.dsc

================================================================================ 
Commit: acf0ed30f1e4e9e31f31c5f9860826722930f25e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:03 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH][MTL_S] Enable DMI3 wake.

[Feature Description]
DMI3 wake needs to be enabled as POR.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 14019273802
Original commit date: Tue Apr 25 18:44:45 2023 -0700
Change-Id: Ideb116a19157ea396a6e39377437908f5c3ab3aa
Original commit hash: 0ae8decc738944a3c1e72694b58534e8d7e0ccba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchPmc.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c

================================================================================ 
Commit: 6d2dac47aac6c1aea42cadf41aa12b344b2cb027 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:02 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH] PMC static registers configuration mismatch

[Issue Description]
PMC static registers configuration mismatch

[Resolution]
Update PMC register programming to match BWG

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 16020191094
Original commit date: Tue May 2 11:35:42 2023 -0700
Change-Id: Ideb116a19157ea396a6e39377437908f5c3ab3aa
Original commit hash: 41e41b0ec31a1caafbdf9be30007467e091241da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Register/PmcRegsMtlPch.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchPmc.c

================================================================================ 
Commit: 567680d8a40c8491c5ad52d1c2ab7a0ed0982008 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:01 2023 +0530 
-------------------------------------------------------------------------------- 
PCIe RP BIOS settings mismatches vs BWG r2p12 - L1FSOE not to be set

[Issue Description]
L1FSOE in PCIEPMECTL should not be set as per the BWG r2p12,
Validation confirms the same.

[Resolution]
Removed part of code that would set the L1FSOE bit.

Package/Module:ClientOneSilicon

[Impacted Platform]
MTL

Hsd-es-id: 15012847339
Original commit date: Tue Apr 18 09:52:24 2023 -0700
Change-Id: Ic9d97608f088a06b7542a6b184f15762b517e8a7
Original commit hash: 2a1141247e73800451906f7dc43390c760040d45

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieClientRpLib/PcieClientRpLib.c

================================================================================ 
Commit: e40373390aba32ea30e4aa2d3c3d3f7b055a205a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:24:00 2023 +0530 
-------------------------------------------------------------------------------- 
[ARL-H] ARL-H LP5 CAMM RVP platform support

[Feature Description]
Added support for ARL-H LP5 CAMM RVP below is the change details.
VpdPCD config for CAMM RVP
Patch table, display config, TCSS and RTD3 changes are leveraged
from ARL-H DDR5 ERB

Package/Module:
MeteorLakeBoardPkg
MeteorLakePlatSamplePkg

[Impacted Platform]
H

Hsd-es-id: 16020529698
Original commit date: Fri Apr 28 16:40:18 2023 +0530
Change-Id: Ifbe665270dbbb3405389bc21af269ccc1d78eb5c
Original commit hash: 7dc17cfafdb2d4aa3fc399bb34eccae198bef8a9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHLp5CammRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: 28529e4117fcec90f8f82aa991bf87da99525aba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:23:59 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3181_00

Hsd-es-id: N/A
Original commit date: Mon May 1 21:31:09 2023 -0700
Original commit hash: 825c6816b5f5099719f1ad90f439801a19ae0a96

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e591a32d73a6817f778526ac68aaa8590d2163cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:23:58 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3177_00

Hsd-es-id: N/A
Original commit date: Sun Apr 30 21:31:12 2023 -0700
Original commit hash: 45c1387b3aef9df28ffab0c49607e018b13a25fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: dce1ed0ccaef81225030f18c66964a16ba979f51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:23:57 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3176_00

Hsd-es-id: N/A
Original commit date: Sat Apr 29 21:31:12 2023 -0700
Original commit hash: b58c759496259a82e8cf5655cd6995bd1ece30ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 0361c5d51914c37827650b47e276cc7631ee1a59 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:23:56 2023 +0530 
-------------------------------------------------------------------------------- 
Implement BWG Version 2.15 & 2.16

[Feature Description]
Implement the changes mentioned in Bios Writers Guide version 2.16

Package/Module:
ClientOneSiliconPkg/IpBlock/PcieRp

[Impacted Platform]
All

Hsd-es-id: 18028873713
Original commit date: Mon Apr 10 10:54:09 2023 -0700
Change-Id: Ic6a894448cca6585779ab4a6a751adb6d2d73f69
Original commit hash: 76c2e23d9b06039d2da9ba049c5f0c1ad25e5e4a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 310e70c8ca2308958ec2f3d980c45588f318a727 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:23:55 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3175_00

Hsd-es-id: N/A
Original commit date: Fri Apr 28 21:49:57 2023 -0700
Original commit hash: 009d54f3ddaeecaf6881a0574ed6a575a94e88f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 9b402389f7c02178ffe8e98b704ca7a55f1b16a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:23:54 2023 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MTL MRC build revision to 0.7.14.3

Hsd-es-id: N/A
Original commit date: Fri Apr 28 14:50:01 2023 -0700
Original commit hash: 30b8a01f39ed58da5f520d6154ca55266d0819fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7f43bdbd98cdbbadf436c8ac6f7d8946e1881815 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:23:53 2023 +0530 
-------------------------------------------------------------------------------- 
Generate new TME key based upon policy

[Feature Description]
Add new UPD that allows for generating a new TME key. When set to
TRUE a new TME key is generated regardless of the type of reset.
The default is FALSE so there is no change in system behavior.

Package/Module:
ClientOneSiliconPkg
MeteorLakeFspPkg
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 16020097415
Original commit date: Thu Apr 27 10:15:20 2023 -0700
Change-Id: I12a440f282f96d4ba46c38f0020569b54e103943
Original commit hash: c009d2fa1ee9d5e042799f1bf738024c901aac71

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/BootGuard/CpuSecurityPreMemConfig.h
ClientOneSiliconPkg/IpBlock/BootGuard/LibraryPrivate/PeiBootGuardPolicyLib/PeiBootGuardPolicy.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/Tme/IncludePrivate/Library/TmeLib.h
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 74bd8f69015bd84992f9af0c3510a06060c00d3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:23:52 2023 +0530 
-------------------------------------------------------------------------------- 
Add support for TME exclusion range

[Feature Description]
Expose the support for TME exclusion range UPDs. Only one region
can be excluded from being encrypted. The range must be below
the Top of Memory (TOM).

[Impacted Platform]
MTL

Hsd-es-id: 14018194588
Original commit date: Mon Apr 24 18:52:15 2023 -0700
Change-Id: I2aef2b443a857496af7847597c094312902a41bd
Original commit hash: 45bc3754e9a2f5d79b331c7b5196d9bf932174cf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/BootGuard/CpuSecurityPreMemConfig.h
ClientOneSiliconPkg/IpBlock/BootGuard/LibraryPrivate/PeiBootGuardPolicyLib/PeiBootGuardPolicy.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: 79b17178bb2c18f1cd7e7232c1499958b6d2ba88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:23:51 2023 +0530 
-------------------------------------------------------------------------------- 
[300KB Pei] .fdf changes to support new Native Accel Crypto Libraries

[Feature Description]
This change works in tandem with new Accel binaries(for DxeSmm and Pei)
to align new Accel Pei PE/COFF image to 64B for Execute in place (XIP)
compatability. Allocates more space to FvSecurity from FvAdvanced

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 14017632116
Original commit date: Thu Mar 9 18:17:56 2023 -0800
Change-Id: I5c76598e6b730ddc0907be65db2b63e26b600c78
Original commit hash: 9a65fcebf8e456db2454027863bb79417e363677

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeRpmc.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeSkuS.fdf
MeteorLakeBoardPkg/Include/Fdf/FlashMapIncludeSkuSRes.fdf

================================================================================ 
Commit: cc8d6270ea75aa0f916c40c6e854668ebbda2e20 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:23:50 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH] Various errors observed on DMI link over Sx cycle

[Issue Description]
Various errors observed on DMI link over Sx cycle

[Resolution]
Various errors observed on DMI link over Sx cycle

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL-S, H

Hsd-es-id: 15012957474
Original commit date: Thu Apr 27 12:22:19 2023 +0530
Change-Id: Ie5546d0b604672fc87e4ffa546696e9a5f829ce7
Original commit hash: 79527e1619deb9f35a0a83222de000c7b190ba02

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PchDmiExtLib/PchDmiExtLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchDmiInit.c
ClientOneSiliconPkg/Fru/MtlSoc/Include/PchLimits.h
ClientOneSiliconPkg/Include/PchDmiHob.h
ClientOneSiliconPkg/IpBlock/Dmi/IncludePrivate/Library/PeiDmiInitLib.h
ClientOneSiliconPkg/IpBlock/Dmi/IncludePrivate/Register/DmiRegs.h
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiInitLib/PeiDmiInitLib.c
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiPolicyLib/PeiDmiPolicyLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiDmiSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/DmiSetup.hfr
MeteorLakePlatSamplePkg/Setup/Setup.c
MeteorLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 5cc9358d2305e107133cadd12a036e4dc26361e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:23:49 2023 +0530 
-------------------------------------------------------------------------------- 
[ARL H-ERB][MTL-P] HDMI Non-Functional after rework on multiple RVP

[Issue Description]
HDMI display is not working.

[Resolution]
SkuID corrected for HDMI & EDP display id.

Package/Module:
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit

[Impacted Platform]
H

Hsd-es-id: 16020535213
Original commit date: Fri Apr 28 17:44:52 2023 +0530
Change-Id: Ic9d42e7158b4d1a5f63e59b7f76112863d3d8b1e
Original commit hash: b949638f65b866771640786018ac034ca9f3149f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdArlHDdr5SODimmErb.dsc

================================================================================ 
Commit: 8159d34a2f08eee84bb3d67937dacbfae6f82eb6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:23:48 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH] Fix Assert during post when GPP_E3 is used as E-Shutter

[Issue Description]
BIOS Asserts when we use GPP_E3 as Camera privacy GPIO pin.

[Resolution]
Remove unnecessary Assert in GpioNativePrivateLib lib and modify
assert logic for platform code.

Package/Module:
ClientOneSiliconPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 14019200968
Original commit date: Thu Apr 27 03:40:47 2023 -0700
Change-Id: I322e2cd18b244ebd2282355ebaa739114fd5b442
Original commit hash: b34365c3083567dfdbe46e34ee8ae60be410240e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c

================================================================================ 
Commit: 1073d430f6b68679d4682615f0ce47382c957390 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:23:47 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH][MTL-S][SoC] Adjust GPP_D_PADCFG register offset value.

[Issue Description]
GPP_D_PADCFG offset value is mismatched with osxml value.

[Resolution]
Adjusted GPP_D_PADCFG register offset value.

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 18029454143
Original commit date: Tue Apr 25 01:45:54 2023 -0700
Change-Id: I81cc23fa55eb5045dec81910386c8b5a56c85bfa
Original commit hash: 9070c428a4ac46702a6e92ae07fc4ce60b5821d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/GpioRegsVer6.h

================================================================================ 
Commit: c870c9c0ec274d0eb827cd2720c9217ed36772fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:23:46 2023 +0530 
-------------------------------------------------------------------------------- 
[PCH][MTL_S] Enable DMI3 wake.

[Feature Description]
DMI3 wake needs to be enabled as POR.

Package/Module:
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib

[Impacted Platform]
MTL-S

Hsd-es-id: 18029551643
Original commit date: Thu Apr 27 19:45:01 2023 +0200
Original commit hash: db72c2833f89f74f0dcaf9949d31e840661bbd8b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchPmc.c

================================================================================ 
Commit: 863ea3a221461d67f7431fdc8810838182047741 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:23:45 2023 +0530 
-------------------------------------------------------------------------------- 
[MTLP] [GCS] Change "Touch Pad Interrupt Mode" default in setup menu

[Feature Description]
Change "Touch Pad Interrupt Mode" default
to "GPIO Interrupt" in setup menu

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTLP GCS

Hsd-es-id: 15013334577
Original commit date: Fri Apr 28 11:07:58 2023 +0800
Change-Id: Idd94770e336f9579b0d78f8edfbb75162edd382a
Original commit hash: e25cdbc3ff1fa0b1e5fa658f9bd9e1a4eb025170

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: bd25fa7c712716f932661cf478a9d4913283d103 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:23:44 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3174_03

Hsd-es-id: N/A
Original commit date: Thu Apr 27 21:31:16 2023 -0700
Original commit hash: 7b8cd945690cdf33d05dc2fcdc878490e9760a11

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: b09105c78f2efc6a1981c5e1b084e1f3acc9ac4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:23:43 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3174_02

Hsd-es-id: N/A
Original commit date: Thu Apr 27 20:26:22 2023 -0700
Original commit hash: 983ba8f9e0fe1fb79e9975f7e5c9d18711ebb8ba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 40c6a1b99c13e5a2666ffd7dc4bac1943ad92bd8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:23:42 2023 +0530 
-------------------------------------------------------------------------------- 
Build error after Edk2 Repo Update

[Issue Description]
Build error after Edk2 Repo Update

[Resolution]
UefiCpuLib was removed in new EDK2 repo, needed to
update Intel repo accordingly after EDK2 repo rebase.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 14019251622
Original commit date: Wed Apr 12 15:49:25 2023 -0700
Change-Id: I699ae5951123e440f81c0a3397039860ca0a2d1c
Original commit hash: a73ed3e527a067c774af54a8eecc6e2f1d59e7be

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/Library/MtlCpuInfoLib/DxeMtlCpuInfoLib.inf
ClientOneSiliconPkg/Fru/MtlCpu/Library/MtlCpuInfoLib/MtlCpuInfoLibCommon.c
ClientOneSiliconPkg/Fru/MtlCpu/Library/MtlCpuInfoLib/PeiMtlCpuInfoLib.inf
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.inf
ClientOneSiliconPkg/Fru/MtlCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.inf
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiHostBridgeInitFruLib/PeiHostBridgeInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiHostBridgeInitFruLib/PeiHostBridgeInitFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Noc/LibraryPrivate/PeiCmiInitFruLib/PeiCmiInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Noc/LibraryPrivate/PeiCmiInitFruLib/PeiCmiInitFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.inf
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuSpecificFeaturesLib/PeiCpuSpecificFeatures.c
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuSpecificFeaturesLib/PeiCpuSpecificFeaturesLib.inf
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/CpuNvsAreaInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/DxeCpuPowerManagement.inf
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/PowerManagementInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PeiCpuPowerManagementLib.inf
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PerformanceStates.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementPolicyLib/CpuPowerManagementPolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementPolicyLib/PeiCpuPowerManagementPolicyLib.inf
ClientOneSiliconPkg/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Library/PeiDxeSmmCpuPlatformLib/PeiDxeSmmCpuPlatformLib.inf
ClientOneSiliconPkg/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/LibraryPrivate/PeiDxeSmmCpuCommonLib/PeiDxeSmmCpuCommonLib.inf
ClientOneSiliconPkg/Product/MeteorLake/MeteorLakeSiliconPkg.dsc
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/PeiSiPreMemPolicyPrint.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.inf
Features/FirmwareGuard/CapsuleFeaturePkg/CapsuleFeaturePkg.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
MeteorLakeBoardPkg/SmbiosPlatformInfo/SmbiosPlatformInfo.c
MeteorLakeBoardPkg/SmbiosPlatformInfo/SmbiosPlatformInfo.inf
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLog.h
MeteorLakePlatSamplePkg/Features/VTd/PlatformVTdSamplePei/PlatformVTdSamplePei.c
MeteorLakePlatSamplePkg/Features/VTd/PlatformVTdSamplePei/PlatformVTdSamplePei.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c

================================================================================ 
Commit: b6e0ed3a6712e4af7f0566d5b14c0234c70ab249 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:23:41 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3174_01

Hsd-es-id: N/A
Original commit date: Thu Apr 27 15:34:53 2023 -0700
Original commit hash: d6507005df16827a595a3bfaae064fec11c147ce

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 7d81c8af8269cf439e5c35de996b87ecbf28e712 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:23:40 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3174_00

Hsd-es-id: N/A
Original commit date: Thu Apr 27 04:54:56 2023 -0700
Original commit hash: e88e2f879e922d0b1da01efc758d2f1cdfb10aab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 860a95bcc23558be28737ba06f8435cf12ae4931 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:23:39 2023 +0530 
-------------------------------------------------------------------------------- 
[PSR] PsrLogState is missing in setup and export binary

[Issue Description]
1. PsrLogState is not display in PSR setup page.
2. Exported PSR Blob via setup is not the same as SDK/IMSS tool.

[Resolution]
1. Display PSR State in PSR setup.
2. Include PsrLogState be part of PSR_DATA when get from CSME.

Package/Module:
PsrFeaturePkg/PsrSetup
ClientOneSiliconPkg/Include/PsrMsgs.h

[Impacted Platform]
MTL

Hsd-es-id: 13010797375
Original commit date: Fri Apr 21 14:59:37 2023 +0800
Change-Id: I285ea1265a2c16acc89db2d8485ee15116edb61d
Original commit hash: d20f224e462c12399cafa9fcdb129cc79391d465

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/PsrMsgs.h
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSettings.c
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSettings.h
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetup.c
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetup.h
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetupVfr.vfr
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrStrings.uni

================================================================================ 
Commit: 8e65f51caa564ddeaacff57977d69cca2f591dac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:23:38 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL] BIOS code update for VR spec update in WW15'23

[Feature Description]
BIOS code update for VR spec update in WW15'23

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 15013317484
Original commit date: Wed Apr 26 18:11:10 2023 +0800
Change-Id: Ia3237814b06eeda8a9214abd9fbcacb776690104
Original commit hash: 178aba4c07f88c4e420354e5b25e331278e5ca87

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 1399fe3691b3e0e7b4df977dd846a76679467591 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:23:37 2023 +0530 
-------------------------------------------------------------------------------- 
New opcode 0x1A and 0x1B for VNNAON voltage level to SoC/PCODE

[Feature Description]
Update PCODE OC interface subcommand Fixed Rail Voltage Level
from 0x18/0x19 to 0x1A/0x1B.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 22018035640
Original commit date: Tue Apr 25 15:18:00 2023 +0800
Change-Id: I013f0e70ce01fc4d18e7beff49a9584b6c9bc679
Original commit hash: 8457de9353ff63c1113d2a46a2ed13ea239b1f3f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/OcMailboxLib.h

================================================================================ 
Commit: 3131a440e680dd7bb051e93cba9f6dda6df45945 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:23:36 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_3173_01

Hsd-es-id: N/A
Original commit date: Wed Apr 26 21:30:56 2023 -0700
Original commit hash: fb15b6a629f39783ad899017098eee0b076b5cf6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 4b855c843d588c3d6b975a53d3d16ccc1163cc9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:23:35 2023 +0530 
-------------------------------------------------------------------------------- 
[MTL]Add a setup menu to control NVMe Recovery Feature

[Issue Description]
SUT hangs at PC- 0023 and Caterror observed sporadically after
flashing BTG 0 profile IFWI signed with different keys

[Resolution]
1)Add the new setup varile store to be control NVMe Based
Recovery Feature Hii
2)Add a setup option to control NVMe Recovery Function
3)Create RecoverySupportLib to handle the BIOS Resiliency
and NVMe-Recovery related macro.
4)Refine the related code

Package/Module:
Features/FirmwareGuard/CapsuleFeaturePkg/

[Impacted Platform]
ALL

Hsd-es-id: 16019758889
Original commit date: Tue Apr 4 13:40:46 2023 +0800
Change-Id: I64fa810a4ff52ac7fb73e03617bcbed4648645fb
Original commit hash: 10135c51b4a5c23bedcc5db919710d8b8fbb2a6a

-------------------------------------------------------------------------------- 
[Changed Files]
Features/FirmwareGuard/CapsuleFeaturePkg/CapsuleFeaturePkg.dec
Features/FirmwareGuard/CapsuleFeaturePkg/Include/CapsuleFeature.dsc
Features/FirmwareGuard/CapsuleFeaturePkg/Include/Library/ResiliencySupportLib.h
Features/FirmwareGuard/CapsuleFeaturePkg/Include/PreMemory.fdf
Features/FirmwareGuard/CapsuleFeaturePkg/IncludePrivate/Guid/NvmeRecoveryCommon.h
Features/FirmwareGuard/CapsuleFeaturePkg/IncludePrivate/Guid/NvmeRecoveryHiiFormValues.h
Features/FirmwareGuard/CapsuleFeaturePkg/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibBios/FmpDeviceLibBios.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibBios/FmpDeviceLibBios.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibBtGAcm/BtGAcmUpdateByConfigProfile.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibBtGAcm/FmpDeviceLibBtGAcm.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibBtGAcm/FmpDeviceLibBtGAcm.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibExtendedBios/FmpDeviceLibExtendedBios.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibExtendedBios/FmpDeviceLibExtendedBios.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibMe/FmpDeviceLibMe.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibMe/FmpDeviceLibMe.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/FmpDeviceLibuCode/MicrocodeUpdate.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PeiDxeSmmResiliencySupportLib/PeiDxeSmmResiliencySupportLib.inf
Features/FirmwareGuard/CapsuleFeaturePkg/Library/PeiDxeSmmResiliencySupportLib/ResiliencySupportLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.inf
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/KeyMigrationHiiForm.vfr
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/KeyMigrationHiiFormValues.h
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.h
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.inf
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryHii.c
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryHii.h
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryHiiForm.vfr
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryHiiFormStrings.uni
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryPei/NvmeRecoveryPei.c
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryPei/NvmeRecoveryPei.h
Features/FirmwareGuard/CapsuleFeaturePkg/NvmeBasedRecovery/NvmeRecoveryPei/NvmeRecoveryPei.inf
Features/FirmwareGuard/CapsuleFeaturePkg/PlatformInitRecoveryPei/PlatformInitRecoveryPei.c
Features/FirmwareGuard/CapsuleFeaturePkg/PlatformInitRecoveryPei/PlatformInitRecoveryPei.inf
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
MeteorLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf

================================================================================ 
Commit: 96bdeb95498b733cb147da0a719b98a89ab1e685 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:23:34 2023 +0530 
-------------------------------------------------------------------------------- 
Cleanup debug messages in ASL file .

[Issue Description]
Cleaning up Unrequired debug prints in the ASL code

[Resolution]
Cleaning up Unrequired debug prints in the ASL code

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
S

Hsd-es-id: 14019218700
Original commit date: Thu Apr 20 15:22:50 2023 -0700
Change-Id: I509dc13ba10cb93e563b183c622a72bd54185b9a
Original commit hash: 365f3bc6a28ea67c2f38784e25827a5f0b533211

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpRtd3.asl

================================================================================ 
Commit: d4e5bee714c388b00a55ae645a8876130860293c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:23:33 2023 +0530 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Thu May 4 01:14:26 2023 -0700
Original commit date: Thu May 4 01:14:26 2023 -0700
Original commit hash: 46cb741c79be5929e4ca9a44e3c01510a3964f0f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 06024ab2a81ce89a4a7f1ab547dc1084d8f5bc61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sat May 27 14:23:16 2023 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_3173_80

Hsd-es-id: N/A
Original commit date: Wed Apr 26 08:24:48 2023 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/PmcSsramLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/.gitignore
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcSsramLib/PmcSsramLib.c
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcSsramLib/PmcSsramLib.inf
ClientOneSiliconPkg/SiPkg.dec
LICENSE.txt
MeteorLakeBoardPkg/CapsuleUpdateConfig/.gitignore
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore
