
FREERTOS_SAM_EXAMPLE2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000872c  00400000  00400000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040872c  0040872c  0001872c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000a9c  20000000  00408734  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000318  20000a9c  004091d0  00020a9c  2**2
                  ALLOC
  4 .stack        00000804  20000db4  004094e8  00020a9c  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020a9c  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020ac5  2**0
                  CONTENTS, READONLY
  7 .debug_info   0001715d  00000000  00000000  00020b1e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003757  00000000  00000000  00037c7b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000551c  00000000  00000000  0003b3d2  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000ad8  00000000  00000000  000408ee  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000ad0  00000000  00000000  000413c6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00012060  00000000  00000000  00041e96  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000e934  00000000  00000000  00053ef6  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000433a7  00000000  00000000  0006282a  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002bc8  00000000  00000000  000a5bd4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	b8 15 00 20 f5 07 40 00 f1 07 40 00 f1 07 40 00     ... ..@...@...@.
  400010:	f1 07 40 00 f1 07 40 00 f1 07 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	8d 0a 40 00 f1 07 40 00 00 00 00 00 3d 0b 40 00     ..@...@.....=.@.
  40003c:	31 1c 40 00 f1 07 40 00 f1 07 40 00 f1 07 40 00     1.@...@...@...@.
  40004c:	f1 07 40 00 f1 07 40 00 f1 07 40 00 f1 07 40 00     ..@...@...@...@.
  40005c:	f1 07 40 00 f1 07 40 00 f1 07 40 00 f1 07 40 00     ..@...@...@...@.
  40006c:	1d 06 40 00 31 06 40 00 45 06 40 00 f1 07 40 00     ..@.1.@.E.@...@.
  40007c:	f1 07 40 00 f1 07 40 00 f1 07 40 00 f1 07 40 00     ..@...@...@...@.
  40008c:	f1 07 40 00 f1 07 40 00 f1 07 40 00 f1 07 40 00     ..@...@...@...@.
  40009c:	f1 07 40 00 f1 07 40 00 f1 07 40 00 f1 07 40 00     ..@...@...@...@.
  4000ac:	f1 07 40 00 f1 07 40 00 f1 07 40 00 f1 07 40 00     ..@...@...@...@.
  4000bc:	f1 07 40 00 f1 07 40 00                             ..@...@.

004000c4 <__do_global_dtors_aux>:
  4000c4:	b510      	push	{r4, lr}
  4000c6:	4c05      	ldr	r4, [pc, #20]	; (4000dc <__do_global_dtors_aux+0x18>)
  4000c8:	7823      	ldrb	r3, [r4, #0]
  4000ca:	b933      	cbnz	r3, 4000da <__do_global_dtors_aux+0x16>
  4000cc:	4b04      	ldr	r3, [pc, #16]	; (4000e0 <__do_global_dtors_aux+0x1c>)
  4000ce:	b113      	cbz	r3, 4000d6 <__do_global_dtors_aux+0x12>
  4000d0:	4804      	ldr	r0, [pc, #16]	; (4000e4 <__do_global_dtors_aux+0x20>)
  4000d2:	f3af 8000 	nop.w
  4000d6:	2301      	movs	r3, #1
  4000d8:	7023      	strb	r3, [r4, #0]
  4000da:	bd10      	pop	{r4, pc}
  4000dc:	20000a9c 	.word	0x20000a9c
  4000e0:	00000000 	.word	0x00000000
  4000e4:	00408734 	.word	0x00408734

004000e8 <frame_dummy>:
  4000e8:	4b0c      	ldr	r3, [pc, #48]	; (40011c <frame_dummy+0x34>)
  4000ea:	b143      	cbz	r3, 4000fe <frame_dummy+0x16>
  4000ec:	480c      	ldr	r0, [pc, #48]	; (400120 <frame_dummy+0x38>)
  4000ee:	b510      	push	{r4, lr}
  4000f0:	490c      	ldr	r1, [pc, #48]	; (400124 <frame_dummy+0x3c>)
  4000f2:	f3af 8000 	nop.w
  4000f6:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x40>)
  4000f8:	6803      	ldr	r3, [r0, #0]
  4000fa:	b923      	cbnz	r3, 400106 <frame_dummy+0x1e>
  4000fc:	bd10      	pop	{r4, pc}
  4000fe:	480a      	ldr	r0, [pc, #40]	; (400128 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b933      	cbnz	r3, 400112 <frame_dummy+0x2a>
  400104:	4770      	bx	lr
  400106:	4b09      	ldr	r3, [pc, #36]	; (40012c <frame_dummy+0x44>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0f7      	beq.n	4000fc <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	4b06      	ldr	r3, [pc, #24]	; (40012c <frame_dummy+0x44>)
  400114:	2b00      	cmp	r3, #0
  400116:	d0f5      	beq.n	400104 <frame_dummy+0x1c>
  400118:	4718      	bx	r3
  40011a:	bf00      	nop
  40011c:	00000000 	.word	0x00000000
  400120:	00408734 	.word	0x00408734
  400124:	20000aa0 	.word	0x20000aa0
  400128:	00408734 	.word	0x00408734
  40012c:	00000000 	.word	0x00000000

00400130 <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
  400130:	b410      	push	{r4}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
  400132:	680a      	ldr	r2, [r1, #0]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  400134:	684b      	ldr	r3, [r1, #4]
  400136:	f003 030f 	and.w	r3, r3, #15
			(p_channel->counter_event) |
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
  40013a:	890c      	ldrh	r4, [r1, #8]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  40013c:	4323      	orrs	r3, r4
			(p_channel->polarity << 9) |
  40013e:	7a8c      	ldrb	r4, [r1, #10]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  400140:	ea43 2344 	orr.w	r3, r3, r4, lsl #9
  400144:	eb00 1042 	add.w	r0, r0, r2, lsl #5
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
  400148:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
  40014c:	68cb      	ldr	r3, [r1, #12]
  40014e:	f8c0 3204 	str.w	r3, [r0, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
  400152:	690b      	ldr	r3, [r1, #16]
  400154:	f8c0 3208 	str.w	r3, [r0, #520]	; 0x208
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR &= (~PWM_CMR_PPM);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR |= (p_channel->ul_ppm_mode & PWM_CMR_PPM);
#endif

	return 0;
}
  400158:	2000      	movs	r0, #0
  40015a:	bc10      	pop	{r4}
  40015c:	4770      	bx	lr

0040015e <pwm_channel_update_duty>:
		uint32_t ul_duty)
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
  40015e:	690b      	ldr	r3, [r1, #16]
  400160:	4293      	cmp	r3, r2
  400162:	d202      	bcs.n	40016a <pwm_channel_update_duty+0xc>
		return PWM_INVALID_ARGUMENT;
  400164:	f64f 70ff 	movw	r0, #65535	; 0xffff
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
#endif
	}

	return 0;
}
  400168:	4770      	bx	lr
	uint32_t ch_num = p_channel->channel;
  40016a:	680b      	ldr	r3, [r1, #0]
		p_channel->ul_duty = ul_duty;
  40016c:	60ca      	str	r2, [r1, #12]
  40016e:	eb00 1043 	add.w	r0, r0, r3, lsl #5
		uint32_t mode = p_pwm->PWM_CH_NUM[ch_num].PWM_CMR;
  400172:	f8d0 3200 	ldr.w	r3, [r0, #512]	; 0x200
		mode &= ~PWM_CMR_CPD;
  400176:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
		p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = mode;
  40017a:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
		p_pwm->PWM_CH_NUM[ch_num].PWM_CUPD = ul_duty;
  40017e:	f8c0 2210 	str.w	r2, [r0, #528]	; 0x210
	return 0;
  400182:	2000      	movs	r0, #0
  400184:	4770      	bx	lr

00400186 <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
  400186:	2301      	movs	r3, #1
  400188:	fa03 f101 	lsl.w	r1, r3, r1
  40018c:	6081      	str	r1, [r0, #8]
  40018e:	4770      	bx	lr

00400190 <sysclk_init>:
{
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400190:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400192:	480e      	ldr	r0, [pc, #56]	; (4001cc <sysclk_init+0x3c>)
  400194:	4b0e      	ldr	r3, [pc, #56]	; (4001d0 <sysclk_init+0x40>)
  400196:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400198:	213e      	movs	r1, #62	; 0x3e
  40019a:	2000      	movs	r0, #0
  40019c:	4b0d      	ldr	r3, [pc, #52]	; (4001d4 <sysclk_init+0x44>)
  40019e:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4001a0:	4c0d      	ldr	r4, [pc, #52]	; (4001d8 <sysclk_init+0x48>)
  4001a2:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4001a4:	2800      	cmp	r0, #0
  4001a6:	d0fc      	beq.n	4001a2 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4001a8:	4b0c      	ldr	r3, [pc, #48]	; (4001dc <sysclk_init+0x4c>)
  4001aa:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4001ac:	4a0c      	ldr	r2, [pc, #48]	; (4001e0 <sysclk_init+0x50>)
  4001ae:	4b0d      	ldr	r3, [pc, #52]	; (4001e4 <sysclk_init+0x54>)
  4001b0:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  4001b2:	4c0d      	ldr	r4, [pc, #52]	; (4001e8 <sysclk_init+0x58>)
  4001b4:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4001b6:	2800      	cmp	r0, #0
  4001b8:	d0fc      	beq.n	4001b4 <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4001ba:	2000      	movs	r0, #0
  4001bc:	4b0b      	ldr	r3, [pc, #44]	; (4001ec <sysclk_init+0x5c>)
  4001be:	4798      	blx	r3
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4001c0:	4b0b      	ldr	r3, [pc, #44]	; (4001f0 <sysclk_init+0x60>)
  4001c2:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4001c4:	4801      	ldr	r0, [pc, #4]	; (4001cc <sysclk_init+0x3c>)
  4001c6:	4b02      	ldr	r3, [pc, #8]	; (4001d0 <sysclk_init+0x40>)
  4001c8:	4798      	blx	r3
  4001ca:	bd10      	pop	{r4, pc}
  4001cc:	02dc6c00 	.word	0x02dc6c00
  4001d0:	200000a1 	.word	0x200000a1
  4001d4:	004006bd 	.word	0x004006bd
  4001d8:	00400711 	.word	0x00400711
  4001dc:	00400721 	.word	0x00400721
  4001e0:	20033f01 	.word	0x20033f01
  4001e4:	400e0400 	.word	0x400e0400
  4001e8:	00400731 	.word	0x00400731
  4001ec:	00400659 	.word	0x00400659
  4001f0:	0040088d 	.word	0x0040088d

004001f4 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  4001f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  4001f8:	b980      	cbnz	r0, 40021c <_read+0x28>
  4001fa:	460c      	mov	r4, r1
  4001fc:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  4001fe:	2a00      	cmp	r2, #0
  400200:	dd0f      	ble.n	400222 <_read+0x2e>
  400202:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400204:	4e08      	ldr	r6, [pc, #32]	; (400228 <_read+0x34>)
  400206:	4d09      	ldr	r5, [pc, #36]	; (40022c <_read+0x38>)
  400208:	6830      	ldr	r0, [r6, #0]
  40020a:	4621      	mov	r1, r4
  40020c:	682b      	ldr	r3, [r5, #0]
  40020e:	4798      	blx	r3
		ptr++;
  400210:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  400212:	42bc      	cmp	r4, r7
  400214:	d1f8      	bne.n	400208 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  400216:	4640      	mov	r0, r8
  400218:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  40021c:	f04f 38ff 	mov.w	r8, #4294967295
  400220:	e7f9      	b.n	400216 <_read+0x22>
	for (; len > 0; --len) {
  400222:	4680      	mov	r8, r0
  400224:	e7f7      	b.n	400216 <_read+0x22>
  400226:	bf00      	nop
  400228:	20000d90 	.word	0x20000d90
  40022c:	20000d88 	.word	0x20000d88

00400230 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400230:	3801      	subs	r0, #1
  400232:	2802      	cmp	r0, #2
  400234:	d815      	bhi.n	400262 <_write+0x32>
{
  400236:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40023a:	460e      	mov	r6, r1
  40023c:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  40023e:	b19a      	cbz	r2, 400268 <_write+0x38>
  400240:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400242:	f8df 8038 	ldr.w	r8, [pc, #56]	; 40027c <_write+0x4c>
  400246:	4f0c      	ldr	r7, [pc, #48]	; (400278 <_write+0x48>)
  400248:	f8d8 0000 	ldr.w	r0, [r8]
  40024c:	f815 1b01 	ldrb.w	r1, [r5], #1
  400250:	683b      	ldr	r3, [r7, #0]
  400252:	4798      	blx	r3
  400254:	2800      	cmp	r0, #0
  400256:	db0a      	blt.n	40026e <_write+0x3e>
  400258:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  40025a:	3c01      	subs	r4, #1
  40025c:	d1f4      	bne.n	400248 <_write+0x18>
  40025e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400262:	f04f 30ff 	mov.w	r0, #4294967295
  400266:	4770      	bx	lr
	for (; len != 0; --len) {
  400268:	4610      	mov	r0, r2
  40026a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  40026e:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400272:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400276:	bf00      	nop
  400278:	20000d8c 	.word	0x20000d8c
  40027c:	20000d90 	.word	0x20000d90

00400280 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  400280:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400282:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400286:	4b10      	ldr	r3, [pc, #64]	; (4002c8 <board_init+0x48>)
  400288:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  40028a:	200b      	movs	r0, #11
  40028c:	4c0f      	ldr	r4, [pc, #60]	; (4002cc <board_init+0x4c>)
  40028e:	47a0      	blx	r4
  400290:	200c      	movs	r0, #12
  400292:	47a0      	blx	r4
  400294:	200d      	movs	r0, #13
  400296:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  400298:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  40029c:	2017      	movs	r0, #23
  40029e:	4c0c      	ldr	r4, [pc, #48]	; (4002d0 <board_init+0x50>)
  4002a0:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  4002a2:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4002a6:	202e      	movs	r0, #46	; 0x2e
  4002a8:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  4002aa:	490a      	ldr	r1, [pc, #40]	; (4002d4 <board_init+0x54>)
  4002ac:	200f      	movs	r0, #15
  4002ae:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  4002b0:	4909      	ldr	r1, [pc, #36]	; (4002d8 <board_init+0x58>)
  4002b2:	2010      	movs	r0, #16
  4002b4:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  4002b6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  4002ba:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  4002be:	4807      	ldr	r0, [pc, #28]	; (4002dc <board_init+0x5c>)
  4002c0:	4b07      	ldr	r3, [pc, #28]	; (4002e0 <board_init+0x60>)
  4002c2:	4798      	blx	r3
  4002c4:	bd10      	pop	{r4, pc}
  4002c6:	bf00      	nop
  4002c8:	400e1450 	.word	0x400e1450
  4002cc:	00400741 	.word	0x00400741
  4002d0:	004003d5 	.word	0x004003d5
  4002d4:	28000079 	.word	0x28000079
  4002d8:	28000059 	.word	0x28000059
  4002dc:	400e0e00 	.word	0x400e0e00
  4002e0:	004004f5 	.word	0x004004f5

004002e4 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4002e4:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4002e6:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4002ea:	d039      	beq.n	400360 <pio_set_peripheral+0x7c>
  4002ec:	d813      	bhi.n	400316 <pio_set_peripheral+0x32>
  4002ee:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4002f2:	d025      	beq.n	400340 <pio_set_peripheral+0x5c>
  4002f4:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4002f8:	d10a      	bne.n	400310 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4002fa:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4002fc:	4313      	orrs	r3, r2
  4002fe:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400300:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400302:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400304:	400b      	ands	r3, r1
  400306:	ea23 0302 	bic.w	r3, r3, r2
  40030a:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  40030c:	6042      	str	r2, [r0, #4]
  40030e:	4770      	bx	lr
	switch (ul_type) {
  400310:	2900      	cmp	r1, #0
  400312:	d1fb      	bne.n	40030c <pio_set_peripheral+0x28>
  400314:	4770      	bx	lr
  400316:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  40031a:	d020      	beq.n	40035e <pio_set_peripheral+0x7a>
  40031c:	d809      	bhi.n	400332 <pio_set_peripheral+0x4e>
  40031e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400322:	d1f3      	bne.n	40030c <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400324:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400326:	4313      	orrs	r3, r2
  400328:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  40032a:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40032c:	4313      	orrs	r3, r2
  40032e:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400330:	e7ec      	b.n	40030c <pio_set_peripheral+0x28>
	switch (ul_type) {
  400332:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400336:	d012      	beq.n	40035e <pio_set_peripheral+0x7a>
  400338:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  40033c:	d00f      	beq.n	40035e <pio_set_peripheral+0x7a>
  40033e:	e7e5      	b.n	40030c <pio_set_peripheral+0x28>
{
  400340:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400342:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400344:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400346:	43d3      	mvns	r3, r2
  400348:	4021      	ands	r1, r4
  40034a:	461c      	mov	r4, r3
  40034c:	4019      	ands	r1, r3
  40034e:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400350:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400352:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400354:	400b      	ands	r3, r1
  400356:	4023      	ands	r3, r4
  400358:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  40035a:	6042      	str	r2, [r0, #4]
}
  40035c:	bc10      	pop	{r4}
  40035e:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400360:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400362:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400364:	400b      	ands	r3, r1
  400366:	ea23 0302 	bic.w	r3, r3, r2
  40036a:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  40036c:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40036e:	4313      	orrs	r3, r2
  400370:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400372:	e7cb      	b.n	40030c <pio_set_peripheral+0x28>

00400374 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400374:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400376:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  40037a:	bf14      	ite	ne
  40037c:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  40037e:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400380:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  400384:	bf14      	ite	ne
  400386:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
  400388:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
  40038a:	f012 0f02 	tst.w	r2, #2
  40038e:	d107      	bne.n	4003a0 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400390:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  400394:	bf18      	it	ne
  400396:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
  40039a:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  40039c:	6001      	str	r1, [r0, #0]
  40039e:	4770      	bx	lr
		p_pio->PIO_IFSCDR = ul_mask;
  4003a0:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  4003a4:	e7f9      	b.n	40039a <pio_set_input+0x26>

004003a6 <pio_set_output>:
{
  4003a6:	b410      	push	{r4}
  4003a8:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  4003aa:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  4003ac:	b944      	cbnz	r4, 4003c0 <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
  4003ae:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  4003b0:	b143      	cbz	r3, 4003c4 <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
  4003b2:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  4003b4:	b942      	cbnz	r2, 4003c8 <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
  4003b6:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  4003b8:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  4003ba:	6001      	str	r1, [r0, #0]
}
  4003bc:	bc10      	pop	{r4}
  4003be:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  4003c0:	6641      	str	r1, [r0, #100]	; 0x64
  4003c2:	e7f5      	b.n	4003b0 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  4003c4:	6541      	str	r1, [r0, #84]	; 0x54
  4003c6:	e7f5      	b.n	4003b4 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  4003c8:	6301      	str	r1, [r0, #48]	; 0x30
  4003ca:	e7f5      	b.n	4003b8 <pio_set_output+0x12>

004003cc <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  4003cc:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  4003ce:	4770      	bx	lr

004003d0 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  4003d0:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  4003d2:	4770      	bx	lr

004003d4 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  4003d4:	b570      	push	{r4, r5, r6, lr}
  4003d6:	b082      	sub	sp, #8
  4003d8:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4003da:	0943      	lsrs	r3, r0, #5
  4003dc:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4003e0:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4003e4:	025c      	lsls	r4, r3, #9
	switch (ul_flags & PIO_TYPE_Msk) {
  4003e6:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  4003ea:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4003ee:	d053      	beq.n	400498 <pio_configure_pin+0xc4>
  4003f0:	d80a      	bhi.n	400408 <pio_configure_pin+0x34>
  4003f2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4003f6:	d02d      	beq.n	400454 <pio_configure_pin+0x80>
  4003f8:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4003fc:	d03b      	beq.n	400476 <pio_configure_pin+0xa2>
  4003fe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400402:	d015      	beq.n	400430 <pio_configure_pin+0x5c>
		return 0;
  400404:	2000      	movs	r0, #0
  400406:	e023      	b.n	400450 <pio_configure_pin+0x7c>
	switch (ul_flags & PIO_TYPE_Msk) {
  400408:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  40040c:	d055      	beq.n	4004ba <pio_configure_pin+0xe6>
  40040e:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400412:	d052      	beq.n	4004ba <pio_configure_pin+0xe6>
  400414:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400418:	d1f4      	bne.n	400404 <pio_configure_pin+0x30>
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  40041a:	f000 011f 	and.w	r1, r0, #31
  40041e:	2601      	movs	r6, #1
  400420:	462a      	mov	r2, r5
  400422:	fa06 f101 	lsl.w	r1, r6, r1
  400426:	4620      	mov	r0, r4
  400428:	4b2f      	ldr	r3, [pc, #188]	; (4004e8 <pio_configure_pin+0x114>)
  40042a:	4798      	blx	r3
	return 1;
  40042c:	4630      	mov	r0, r6
		break;
  40042e:	e00f      	b.n	400450 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  400430:	f000 001f 	and.w	r0, r0, #31
  400434:	2601      	movs	r6, #1
  400436:	4086      	lsls	r6, r0
  400438:	4632      	mov	r2, r6
  40043a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40043e:	4620      	mov	r0, r4
  400440:	4b2a      	ldr	r3, [pc, #168]	; (4004ec <pio_configure_pin+0x118>)
  400442:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400444:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400448:	bf14      	ite	ne
  40044a:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  40044c:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  40044e:	2001      	movs	r0, #1
}
  400450:	b002      	add	sp, #8
  400452:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  400454:	f000 001f 	and.w	r0, r0, #31
  400458:	2601      	movs	r6, #1
  40045a:	4086      	lsls	r6, r0
  40045c:	4632      	mov	r2, r6
  40045e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400462:	4620      	mov	r0, r4
  400464:	4b21      	ldr	r3, [pc, #132]	; (4004ec <pio_configure_pin+0x118>)
  400466:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400468:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  40046c:	bf14      	ite	ne
  40046e:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400470:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400472:	2001      	movs	r0, #1
  400474:	e7ec      	b.n	400450 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  400476:	f000 001f 	and.w	r0, r0, #31
  40047a:	2601      	movs	r6, #1
  40047c:	4086      	lsls	r6, r0
  40047e:	4632      	mov	r2, r6
  400480:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400484:	4620      	mov	r0, r4
  400486:	4b19      	ldr	r3, [pc, #100]	; (4004ec <pio_configure_pin+0x118>)
  400488:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40048a:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  40048e:	bf14      	ite	ne
  400490:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400492:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400494:	2001      	movs	r0, #1
  400496:	e7db      	b.n	400450 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400498:	f000 001f 	and.w	r0, r0, #31
  40049c:	2601      	movs	r6, #1
  40049e:	4086      	lsls	r6, r0
  4004a0:	4632      	mov	r2, r6
  4004a2:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4004a6:	4620      	mov	r0, r4
  4004a8:	4b10      	ldr	r3, [pc, #64]	; (4004ec <pio_configure_pin+0x118>)
  4004aa:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4004ac:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4004b0:	bf14      	ite	ne
  4004b2:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4004b4:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  4004b6:	2001      	movs	r0, #1
  4004b8:	e7ca      	b.n	400450 <pio_configure_pin+0x7c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  4004ba:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4004be:	f000 011f 	and.w	r1, r0, #31
  4004c2:	2601      	movs	r6, #1
  4004c4:	ea05 0306 	and.w	r3, r5, r6
  4004c8:	9300      	str	r3, [sp, #0]
  4004ca:	f3c5 0380 	ubfx	r3, r5, #2, #1
  4004ce:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  4004d2:	bf14      	ite	ne
  4004d4:	2200      	movne	r2, #0
  4004d6:	2201      	moveq	r2, #1
  4004d8:	fa06 f101 	lsl.w	r1, r6, r1
  4004dc:	4620      	mov	r0, r4
  4004de:	4c04      	ldr	r4, [pc, #16]	; (4004f0 <pio_configure_pin+0x11c>)
  4004e0:	47a0      	blx	r4
	return 1;
  4004e2:	4630      	mov	r0, r6
		break;
  4004e4:	e7b4      	b.n	400450 <pio_configure_pin+0x7c>
  4004e6:	bf00      	nop
  4004e8:	00400375 	.word	0x00400375
  4004ec:	004002e5 	.word	0x004002e5
  4004f0:	004003a7 	.word	0x004003a7

004004f4 <pio_configure_pin_group>:
{
  4004f4:	b570      	push	{r4, r5, r6, lr}
  4004f6:	b082      	sub	sp, #8
  4004f8:	4605      	mov	r5, r0
  4004fa:	460e      	mov	r6, r1
  4004fc:	4614      	mov	r4, r2
	switch (ul_flags & PIO_TYPE_Msk) {
  4004fe:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  400502:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400506:	d03d      	beq.n	400584 <pio_configure_pin_group+0x90>
  400508:	d80a      	bhi.n	400520 <pio_configure_pin_group+0x2c>
  40050a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40050e:	d021      	beq.n	400554 <pio_configure_pin_group+0x60>
  400510:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400514:	d02a      	beq.n	40056c <pio_configure_pin_group+0x78>
  400516:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  40051a:	d00e      	beq.n	40053a <pio_configure_pin_group+0x46>
		return 0;
  40051c:	2000      	movs	r0, #0
  40051e:	e017      	b.n	400550 <pio_configure_pin_group+0x5c>
	switch (ul_flags & PIO_TYPE_Msk) {
  400520:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400524:	d03a      	beq.n	40059c <pio_configure_pin_group+0xa8>
  400526:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40052a:	d037      	beq.n	40059c <pio_configure_pin_group+0xa8>
  40052c:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400530:	d1f4      	bne.n	40051c <pio_configure_pin_group+0x28>
		pio_set_input(p_pio, ul_mask, ul_flags);
  400532:	4b23      	ldr	r3, [pc, #140]	; (4005c0 <pio_configure_pin_group+0xcc>)
  400534:	4798      	blx	r3
	return 1;
  400536:	2001      	movs	r0, #1
		break;
  400538:	e00a      	b.n	400550 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  40053a:	460a      	mov	r2, r1
  40053c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400540:	4b20      	ldr	r3, [pc, #128]	; (4005c4 <pio_configure_pin_group+0xd0>)
  400542:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400544:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400548:	bf14      	ite	ne
  40054a:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  40054c:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  40054e:	2001      	movs	r0, #1
}
  400550:	b002      	add	sp, #8
  400552:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  400554:	460a      	mov	r2, r1
  400556:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40055a:	4b1a      	ldr	r3, [pc, #104]	; (4005c4 <pio_configure_pin_group+0xd0>)
  40055c:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40055e:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400562:	bf14      	ite	ne
  400564:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400566:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  400568:	2001      	movs	r0, #1
  40056a:	e7f1      	b.n	400550 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  40056c:	460a      	mov	r2, r1
  40056e:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400572:	4b14      	ldr	r3, [pc, #80]	; (4005c4 <pio_configure_pin_group+0xd0>)
  400574:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400576:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  40057a:	bf14      	ite	ne
  40057c:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  40057e:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  400580:	2001      	movs	r0, #1
  400582:	e7e5      	b.n	400550 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  400584:	460a      	mov	r2, r1
  400586:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40058a:	4b0e      	ldr	r3, [pc, #56]	; (4005c4 <pio_configure_pin_group+0xd0>)
  40058c:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40058e:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400592:	bf14      	ite	ne
  400594:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400596:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  400598:	2001      	movs	r0, #1
  40059a:	e7d9      	b.n	400550 <pio_configure_pin_group+0x5c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  40059c:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
  4005a0:	f004 0301 	and.w	r3, r4, #1
  4005a4:	9300      	str	r3, [sp, #0]
  4005a6:	f3c4 0380 	ubfx	r3, r4, #2, #1
  4005aa:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  4005ae:	bf14      	ite	ne
  4005b0:	2200      	movne	r2, #0
  4005b2:	2201      	moveq	r2, #1
  4005b4:	4631      	mov	r1, r6
  4005b6:	4628      	mov	r0, r5
  4005b8:	4c03      	ldr	r4, [pc, #12]	; (4005c8 <pio_configure_pin_group+0xd4>)
  4005ba:	47a0      	blx	r4
	return 1;
  4005bc:	2001      	movs	r0, #1
		break;
  4005be:	e7c7      	b.n	400550 <pio_configure_pin_group+0x5c>
  4005c0:	00400375 	.word	0x00400375
  4005c4:	004002e5 	.word	0x004002e5
  4005c8:	004003a7 	.word	0x004003a7

004005cc <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4005cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4005d0:	4604      	mov	r4, r0
  4005d2:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4005d4:	4b0e      	ldr	r3, [pc, #56]	; (400610 <pio_handler_process+0x44>)
  4005d6:	4798      	blx	r3
  4005d8:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4005da:	4620      	mov	r0, r4
  4005dc:	4b0d      	ldr	r3, [pc, #52]	; (400614 <pio_handler_process+0x48>)
  4005de:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  4005e0:	4005      	ands	r5, r0
  4005e2:	d013      	beq.n	40060c <pio_handler_process+0x40>
  4005e4:	4c0c      	ldr	r4, [pc, #48]	; (400618 <pio_handler_process+0x4c>)
  4005e6:	f104 0660 	add.w	r6, r4, #96	; 0x60
  4005ea:	e003      	b.n	4005f4 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  4005ec:	42b4      	cmp	r4, r6
  4005ee:	d00d      	beq.n	40060c <pio_handler_process+0x40>
  4005f0:	3410      	adds	r4, #16
		while (status != 0) {
  4005f2:	b15d      	cbz	r5, 40060c <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  4005f4:	6820      	ldr	r0, [r4, #0]
  4005f6:	4540      	cmp	r0, r8
  4005f8:	d1f8      	bne.n	4005ec <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4005fa:	6861      	ldr	r1, [r4, #4]
  4005fc:	4229      	tst	r1, r5
  4005fe:	d0f5      	beq.n	4005ec <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400600:	68e3      	ldr	r3, [r4, #12]
  400602:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400604:	6863      	ldr	r3, [r4, #4]
  400606:	ea25 0503 	bic.w	r5, r5, r3
  40060a:	e7ef      	b.n	4005ec <pio_handler_process+0x20>
  40060c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400610:	004003cd 	.word	0x004003cd
  400614:	004003d1 	.word	0x004003d1
  400618:	20000ab8 	.word	0x20000ab8

0040061c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  40061c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  40061e:	210b      	movs	r1, #11
  400620:	4801      	ldr	r0, [pc, #4]	; (400628 <PIOA_Handler+0xc>)
  400622:	4b02      	ldr	r3, [pc, #8]	; (40062c <PIOA_Handler+0x10>)
  400624:	4798      	blx	r3
  400626:	bd08      	pop	{r3, pc}
  400628:	400e0e00 	.word	0x400e0e00
  40062c:	004005cd 	.word	0x004005cd

00400630 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400630:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400632:	210c      	movs	r1, #12
  400634:	4801      	ldr	r0, [pc, #4]	; (40063c <PIOB_Handler+0xc>)
  400636:	4b02      	ldr	r3, [pc, #8]	; (400640 <PIOB_Handler+0x10>)
  400638:	4798      	blx	r3
  40063a:	bd08      	pop	{r3, pc}
  40063c:	400e1000 	.word	0x400e1000
  400640:	004005cd 	.word	0x004005cd

00400644 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400644:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400646:	210d      	movs	r1, #13
  400648:	4801      	ldr	r0, [pc, #4]	; (400650 <PIOC_Handler+0xc>)
  40064a:	4b02      	ldr	r3, [pc, #8]	; (400654 <PIOC_Handler+0x10>)
  40064c:	4798      	blx	r3
  40064e:	bd08      	pop	{r3, pc}
  400650:	400e1200 	.word	0x400e1200
  400654:	004005cd 	.word	0x004005cd

00400658 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400658:	4a17      	ldr	r2, [pc, #92]	; (4006b8 <pmc_switch_mck_to_pllack+0x60>)
  40065a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40065c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400660:	4318      	orrs	r0, r3
  400662:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400664:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400666:	f013 0f08 	tst.w	r3, #8
  40066a:	d10a      	bne.n	400682 <pmc_switch_mck_to_pllack+0x2a>
  40066c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400670:	4911      	ldr	r1, [pc, #68]	; (4006b8 <pmc_switch_mck_to_pllack+0x60>)
  400672:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400674:	f012 0f08 	tst.w	r2, #8
  400678:	d103      	bne.n	400682 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40067a:	3b01      	subs	r3, #1
  40067c:	d1f9      	bne.n	400672 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  40067e:	2001      	movs	r0, #1
  400680:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400682:	4a0d      	ldr	r2, [pc, #52]	; (4006b8 <pmc_switch_mck_to_pllack+0x60>)
  400684:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400686:	f023 0303 	bic.w	r3, r3, #3
  40068a:	f043 0302 	orr.w	r3, r3, #2
  40068e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400690:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400692:	f013 0f08 	tst.w	r3, #8
  400696:	d10a      	bne.n	4006ae <pmc_switch_mck_to_pllack+0x56>
  400698:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40069c:	4906      	ldr	r1, [pc, #24]	; (4006b8 <pmc_switch_mck_to_pllack+0x60>)
  40069e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4006a0:	f012 0f08 	tst.w	r2, #8
  4006a4:	d105      	bne.n	4006b2 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4006a6:	3b01      	subs	r3, #1
  4006a8:	d1f9      	bne.n	40069e <pmc_switch_mck_to_pllack+0x46>
			return 1;
  4006aa:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4006ac:	4770      	bx	lr
	return 0;
  4006ae:	2000      	movs	r0, #0
  4006b0:	4770      	bx	lr
  4006b2:	2000      	movs	r0, #0
  4006b4:	4770      	bx	lr
  4006b6:	bf00      	nop
  4006b8:	400e0400 	.word	0x400e0400

004006bc <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4006bc:	b9c8      	cbnz	r0, 4006f2 <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4006be:	4a11      	ldr	r2, [pc, #68]	; (400704 <pmc_switch_mainck_to_xtal+0x48>)
  4006c0:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4006c2:	0209      	lsls	r1, r1, #8
  4006c4:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4006c6:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4006ca:	f023 0303 	bic.w	r3, r3, #3
  4006ce:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4006d2:	f043 0301 	orr.w	r3, r3, #1
  4006d6:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4006d8:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4006da:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4006dc:	f013 0f01 	tst.w	r3, #1
  4006e0:	d0fb      	beq.n	4006da <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4006e2:	4a08      	ldr	r2, [pc, #32]	; (400704 <pmc_switch_mainck_to_xtal+0x48>)
  4006e4:	6a13      	ldr	r3, [r2, #32]
  4006e6:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  4006ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4006ee:	6213      	str	r3, [r2, #32]
  4006f0:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4006f2:	4904      	ldr	r1, [pc, #16]	; (400704 <pmc_switch_mainck_to_xtal+0x48>)
  4006f4:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4006f6:	4a04      	ldr	r2, [pc, #16]	; (400708 <pmc_switch_mainck_to_xtal+0x4c>)
  4006f8:	401a      	ands	r2, r3
  4006fa:	4b04      	ldr	r3, [pc, #16]	; (40070c <pmc_switch_mainck_to_xtal+0x50>)
  4006fc:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4006fe:	620b      	str	r3, [r1, #32]
  400700:	4770      	bx	lr
  400702:	bf00      	nop
  400704:	400e0400 	.word	0x400e0400
  400708:	fec8fffc 	.word	0xfec8fffc
  40070c:	01370002 	.word	0x01370002

00400710 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400710:	4b02      	ldr	r3, [pc, #8]	; (40071c <pmc_osc_is_ready_mainck+0xc>)
  400712:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400714:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400718:	4770      	bx	lr
  40071a:	bf00      	nop
  40071c:	400e0400 	.word	0x400e0400

00400720 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400720:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400724:	4b01      	ldr	r3, [pc, #4]	; (40072c <pmc_disable_pllack+0xc>)
  400726:	629a      	str	r2, [r3, #40]	; 0x28
  400728:	4770      	bx	lr
  40072a:	bf00      	nop
  40072c:	400e0400 	.word	0x400e0400

00400730 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400730:	4b02      	ldr	r3, [pc, #8]	; (40073c <pmc_is_locked_pllack+0xc>)
  400732:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400734:	f000 0002 	and.w	r0, r0, #2
  400738:	4770      	bx	lr
  40073a:	bf00      	nop
  40073c:	400e0400 	.word	0x400e0400

00400740 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400740:	281f      	cmp	r0, #31
  400742:	d80c      	bhi.n	40075e <pmc_enable_periph_clk+0x1e>
		return 1;
	}

	if (ul_id < 32) {
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400744:	4b08      	ldr	r3, [pc, #32]	; (400768 <pmc_enable_periph_clk+0x28>)
  400746:	699a      	ldr	r2, [r3, #24]
  400748:	2301      	movs	r3, #1
  40074a:	4083      	lsls	r3, r0
  40074c:	4393      	bics	r3, r2
  40074e:	d008      	beq.n	400762 <pmc_enable_periph_clk+0x22>
			PMC->PMC_PCER0 = 1 << ul_id;
  400750:	2301      	movs	r3, #1
  400752:	fa03 f000 	lsl.w	r0, r3, r0
  400756:	4b04      	ldr	r3, [pc, #16]	; (400768 <pmc_enable_periph_clk+0x28>)
  400758:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40075a:	2000      	movs	r0, #0
  40075c:	4770      	bx	lr
		return 1;
  40075e:	2001      	movs	r0, #1
  400760:	4770      	bx	lr
	return 0;
  400762:	2000      	movs	r0, #0
}
  400764:	4770      	bx	lr
  400766:	bf00      	nop
  400768:	400e0400 	.word	0x400e0400

0040076c <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  40076c:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  40076e:	23ac      	movs	r3, #172	; 0xac
  400770:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  400772:	680b      	ldr	r3, [r1, #0]
  400774:	684a      	ldr	r2, [r1, #4]
  400776:	fbb3 f3f2 	udiv	r3, r3, r2
  40077a:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  40077c:	1e5c      	subs	r4, r3, #1
  40077e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  400782:	4294      	cmp	r4, r2
  400784:	d80b      	bhi.n	40079e <uart_init+0x32>
		return 1;

	p_uart->UART_BRGR = cd;
  400786:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  400788:	688b      	ldr	r3, [r1, #8]
  40078a:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  40078c:	f240 2302 	movw	r3, #514	; 0x202
  400790:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400794:	2350      	movs	r3, #80	; 0x50
  400796:	6003      	str	r3, [r0, #0]

	return 0;
  400798:	2000      	movs	r0, #0
}
  40079a:	bc10      	pop	{r4}
  40079c:	4770      	bx	lr
		return 1;
  40079e:	2001      	movs	r0, #1
  4007a0:	e7fb      	b.n	40079a <uart_init+0x2e>

004007a2 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4007a2:	6943      	ldr	r3, [r0, #20]
  4007a4:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  4007a8:	bf1a      	itte	ne
  4007aa:	61c1      	strne	r1, [r0, #28]
	return 0;
  4007ac:	2000      	movne	r0, #0
		return 1;
  4007ae:	2001      	moveq	r0, #1
}
  4007b0:	4770      	bx	lr

004007b2 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  4007b2:	6943      	ldr	r3, [r0, #20]
  4007b4:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  4007b8:	bf1d      	ittte	ne
  4007ba:	6983      	ldrne	r3, [r0, #24]
  4007bc:	700b      	strbne	r3, [r1, #0]
	return 0;
  4007be:	2000      	movne	r0, #0
		return 1;
  4007c0:	2001      	moveq	r0, #1
}
  4007c2:	4770      	bx	lr

004007c4 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4007c4:	6943      	ldr	r3, [r0, #20]
  4007c6:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  4007ca:	bf1d      	ittte	ne
  4007cc:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  4007d0:	61c1      	strne	r1, [r0, #28]
	return 0;
  4007d2:	2000      	movne	r0, #0
		return 1;
  4007d4:	2001      	moveq	r0, #1
}
  4007d6:	4770      	bx	lr

004007d8 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4007d8:	6943      	ldr	r3, [r0, #20]
  4007da:	f013 0f01 	tst.w	r3, #1
  4007de:	d005      	beq.n	4007ec <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4007e0:	6983      	ldr	r3, [r0, #24]
  4007e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
  4007e6:	600b      	str	r3, [r1, #0]

	return 0;
  4007e8:	2000      	movs	r0, #0
  4007ea:	4770      	bx	lr
		return 1;
  4007ec:	2001      	movs	r0, #1
}
  4007ee:	4770      	bx	lr

004007f0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4007f0:	e7fe      	b.n	4007f0 <Dummy_Handler>
	...

004007f4 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4007f4:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
  4007f6:	4b1c      	ldr	r3, [pc, #112]	; (400868 <Reset_Handler+0x74>)
  4007f8:	4a1c      	ldr	r2, [pc, #112]	; (40086c <Reset_Handler+0x78>)
  4007fa:	429a      	cmp	r2, r3
  4007fc:	d010      	beq.n	400820 <Reset_Handler+0x2c>
		for (; pDest < &_erelocate;) {
  4007fe:	4b1c      	ldr	r3, [pc, #112]	; (400870 <Reset_Handler+0x7c>)
  400800:	4a19      	ldr	r2, [pc, #100]	; (400868 <Reset_Handler+0x74>)
  400802:	429a      	cmp	r2, r3
  400804:	d20c      	bcs.n	400820 <Reset_Handler+0x2c>
  400806:	3b01      	subs	r3, #1
  400808:	1a9b      	subs	r3, r3, r2
  40080a:	f023 0303 	bic.w	r3, r3, #3
  40080e:	3304      	adds	r3, #4
  400810:	4413      	add	r3, r2
  400812:	4916      	ldr	r1, [pc, #88]	; (40086c <Reset_Handler+0x78>)
			*pDest++ = *pSrc++;
  400814:	f851 0b04 	ldr.w	r0, [r1], #4
  400818:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
  40081c:	429a      	cmp	r2, r3
  40081e:	d1f9      	bne.n	400814 <Reset_Handler+0x20>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  400820:	4b14      	ldr	r3, [pc, #80]	; (400874 <Reset_Handler+0x80>)
  400822:	4a15      	ldr	r2, [pc, #84]	; (400878 <Reset_Handler+0x84>)
  400824:	429a      	cmp	r2, r3
  400826:	d20a      	bcs.n	40083e <Reset_Handler+0x4a>
  400828:	3b01      	subs	r3, #1
  40082a:	1a9b      	subs	r3, r3, r2
  40082c:	f023 0303 	bic.w	r3, r3, #3
  400830:	3304      	adds	r3, #4
  400832:	4413      	add	r3, r2
		*pDest++ = 0;
  400834:	2100      	movs	r1, #0
  400836:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
  40083a:	4293      	cmp	r3, r2
  40083c:	d1fb      	bne.n	400836 <Reset_Handler+0x42>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40083e:	4b0f      	ldr	r3, [pc, #60]	; (40087c <Reset_Handler+0x88>)
  400840:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
  400844:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
  400848:	490d      	ldr	r1, [pc, #52]	; (400880 <Reset_Handler+0x8c>)
  40084a:	608a      	str	r2, [r1, #8]

	if (((uint32_t) pSrc >= IRAM_ADDR) && ((uint32_t) pSrc < IRAM_ADDR + IRAM_SIZE)) {
  40084c:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
  400850:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
  400854:	d203      	bcs.n	40085e <Reset_Handler+0x6a>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
  400856:	688b      	ldr	r3, [r1, #8]
  400858:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  40085c:	608b      	str	r3, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
  40085e:	4b09      	ldr	r3, [pc, #36]	; (400884 <Reset_Handler+0x90>)
  400860:	4798      	blx	r3

	/* Branch to main function */
	main();
  400862:	4b09      	ldr	r3, [pc, #36]	; (400888 <Reset_Handler+0x94>)
  400864:	4798      	blx	r3
  400866:	e7fe      	b.n	400866 <Reset_Handler+0x72>
  400868:	20000000 	.word	0x20000000
  40086c:	00408734 	.word	0x00408734
  400870:	20000a9c 	.word	0x20000a9c
  400874:	20000db4 	.word	0x20000db4
  400878:	20000a9c 	.word	0x20000a9c
  40087c:	00400000 	.word	0x00400000
  400880:	e000ed00 	.word	0xe000ed00
  400884:	00401e85 	.word	0x00401e85
  400888:	00401c59 	.word	0x00401c59

0040088c <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
  40088c:	4b38      	ldr	r3, [pc, #224]	; (400970 <SystemCoreClockUpdate+0xe4>)
  40088e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400890:	f003 0303 	and.w	r3, r3, #3
  400894:	2b01      	cmp	r3, #1
  400896:	d01d      	beq.n	4008d4 <SystemCoreClockUpdate+0x48>
  400898:	b183      	cbz	r3, 4008bc <SystemCoreClockUpdate+0x30>
  40089a:	2b02      	cmp	r3, #2
  40089c:	d036      	beq.n	40090c <SystemCoreClockUpdate+0x80>
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
			                         CKGR_PLLAR_DIVA_Pos));
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  40089e:	4b34      	ldr	r3, [pc, #208]	; (400970 <SystemCoreClockUpdate+0xe4>)
  4008a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4008a2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4008a6:	2b70      	cmp	r3, #112	; 0x70
  4008a8:	d059      	beq.n	40095e <SystemCoreClockUpdate+0xd2>
		SystemCoreClock /= 3U;
	} else { 
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
  4008aa:	4b31      	ldr	r3, [pc, #196]	; (400970 <SystemCoreClockUpdate+0xe4>)
  4008ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4008ae:	4931      	ldr	r1, [pc, #196]	; (400974 <SystemCoreClockUpdate+0xe8>)
  4008b0:	f3c2 1202 	ubfx	r2, r2, #4, #3
  4008b4:	680b      	ldr	r3, [r1, #0]
  4008b6:	40d3      	lsrs	r3, r2
  4008b8:	600b      	str	r3, [r1, #0]
  4008ba:	4770      	bx	lr
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  4008bc:	4b2e      	ldr	r3, [pc, #184]	; (400978 <SystemCoreClockUpdate+0xec>)
  4008be:	695b      	ldr	r3, [r3, #20]
  4008c0:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4008c4:	bf14      	ite	ne
  4008c6:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4008ca:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4008ce:	4b29      	ldr	r3, [pc, #164]	; (400974 <SystemCoreClockUpdate+0xe8>)
  4008d0:	601a      	str	r2, [r3, #0]
  4008d2:	e7e4      	b.n	40089e <SystemCoreClockUpdate+0x12>
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  4008d4:	4b26      	ldr	r3, [pc, #152]	; (400970 <SystemCoreClockUpdate+0xe4>)
  4008d6:	6a1b      	ldr	r3, [r3, #32]
  4008d8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4008dc:	d003      	beq.n	4008e6 <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4008de:	4a27      	ldr	r2, [pc, #156]	; (40097c <SystemCoreClockUpdate+0xf0>)
  4008e0:	4b24      	ldr	r3, [pc, #144]	; (400974 <SystemCoreClockUpdate+0xe8>)
  4008e2:	601a      	str	r2, [r3, #0]
  4008e4:	e7db      	b.n	40089e <SystemCoreClockUpdate+0x12>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4008e6:	4a26      	ldr	r2, [pc, #152]	; (400980 <SystemCoreClockUpdate+0xf4>)
  4008e8:	4b22      	ldr	r3, [pc, #136]	; (400974 <SystemCoreClockUpdate+0xe8>)
  4008ea:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  4008ec:	4b20      	ldr	r3, [pc, #128]	; (400970 <SystemCoreClockUpdate+0xe4>)
  4008ee:	6a1b      	ldr	r3, [r3, #32]
  4008f0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4008f4:	2b10      	cmp	r3, #16
  4008f6:	d005      	beq.n	400904 <SystemCoreClockUpdate+0x78>
  4008f8:	2b20      	cmp	r3, #32
  4008fa:	d1d0      	bne.n	40089e <SystemCoreClockUpdate+0x12>
				SystemCoreClock *= 3U;
  4008fc:	4a1f      	ldr	r2, [pc, #124]	; (40097c <SystemCoreClockUpdate+0xf0>)
  4008fe:	4b1d      	ldr	r3, [pc, #116]	; (400974 <SystemCoreClockUpdate+0xe8>)
  400900:	601a      	str	r2, [r3, #0]
				break;
  400902:	e7cc      	b.n	40089e <SystemCoreClockUpdate+0x12>
				SystemCoreClock *= 2U;
  400904:	4a1f      	ldr	r2, [pc, #124]	; (400984 <SystemCoreClockUpdate+0xf8>)
  400906:	4b1b      	ldr	r3, [pc, #108]	; (400974 <SystemCoreClockUpdate+0xe8>)
  400908:	601a      	str	r2, [r3, #0]
				break;
  40090a:	e7c8      	b.n	40089e <SystemCoreClockUpdate+0x12>
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  40090c:	4b18      	ldr	r3, [pc, #96]	; (400970 <SystemCoreClockUpdate+0xe4>)
  40090e:	6a1b      	ldr	r3, [r3, #32]
  400910:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400914:	d010      	beq.n	400938 <SystemCoreClockUpdate+0xac>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  400916:	4a19      	ldr	r2, [pc, #100]	; (40097c <SystemCoreClockUpdate+0xf0>)
  400918:	4b16      	ldr	r3, [pc, #88]	; (400974 <SystemCoreClockUpdate+0xe8>)
  40091a:	601a      	str	r2, [r3, #0]
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  40091c:	4a14      	ldr	r2, [pc, #80]	; (400970 <SystemCoreClockUpdate+0xe4>)
  40091e:	6a91      	ldr	r1, [r2, #40]	; 0x28
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
  400920:	6a92      	ldr	r2, [r2, #40]	; 0x28
  400922:	4814      	ldr	r0, [pc, #80]	; (400974 <SystemCoreClockUpdate+0xe8>)
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  400924:	f3c1 410a 	ubfx	r1, r1, #16, #11
  400928:	6803      	ldr	r3, [r0, #0]
  40092a:	fb01 3303 	mla	r3, r1, r3, r3
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
  40092e:	b2d2      	uxtb	r2, r2
  400930:	fbb3 f3f2 	udiv	r3, r3, r2
  400934:	6003      	str	r3, [r0, #0]
		break;
  400936:	e7b2      	b.n	40089e <SystemCoreClockUpdate+0x12>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400938:	4a11      	ldr	r2, [pc, #68]	; (400980 <SystemCoreClockUpdate+0xf4>)
  40093a:	4b0e      	ldr	r3, [pc, #56]	; (400974 <SystemCoreClockUpdate+0xe8>)
  40093c:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  40093e:	4b0c      	ldr	r3, [pc, #48]	; (400970 <SystemCoreClockUpdate+0xe4>)
  400940:	6a1b      	ldr	r3, [r3, #32]
  400942:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400946:	2b10      	cmp	r3, #16
  400948:	d005      	beq.n	400956 <SystemCoreClockUpdate+0xca>
  40094a:	2b20      	cmp	r3, #32
  40094c:	d1e6      	bne.n	40091c <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 3U;
  40094e:	4a0b      	ldr	r2, [pc, #44]	; (40097c <SystemCoreClockUpdate+0xf0>)
  400950:	4b08      	ldr	r3, [pc, #32]	; (400974 <SystemCoreClockUpdate+0xe8>)
  400952:	601a      	str	r2, [r3, #0]
				break;
  400954:	e7e2      	b.n	40091c <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 2U;
  400956:	4a0b      	ldr	r2, [pc, #44]	; (400984 <SystemCoreClockUpdate+0xf8>)
  400958:	4b06      	ldr	r3, [pc, #24]	; (400974 <SystemCoreClockUpdate+0xe8>)
  40095a:	601a      	str	r2, [r3, #0]
				break;
  40095c:	e7de      	b.n	40091c <SystemCoreClockUpdate+0x90>
		SystemCoreClock /= 3U;
  40095e:	4a05      	ldr	r2, [pc, #20]	; (400974 <SystemCoreClockUpdate+0xe8>)
  400960:	6813      	ldr	r3, [r2, #0]
  400962:	4909      	ldr	r1, [pc, #36]	; (400988 <SystemCoreClockUpdate+0xfc>)
  400964:	fba1 1303 	umull	r1, r3, r1, r3
  400968:	085b      	lsrs	r3, r3, #1
  40096a:	6013      	str	r3, [r2, #0]
  40096c:	4770      	bx	lr
  40096e:	bf00      	nop
  400970:	400e0400 	.word	0x400e0400
  400974:	200000e4 	.word	0x200000e4
  400978:	400e1410 	.word	0x400e1410
  40097c:	00b71b00 	.word	0x00b71b00
  400980:	003d0900 	.word	0x003d0900
  400984:	007a1200 	.word	0x007a1200
  400988:	aaaaaaab 	.word	0xaaaaaaab

0040098c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  40098c:	4b0a      	ldr	r3, [pc, #40]	; (4009b8 <_sbrk+0x2c>)
  40098e:	681b      	ldr	r3, [r3, #0]
  400990:	b153      	cbz	r3, 4009a8 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  400992:	4b09      	ldr	r3, [pc, #36]	; (4009b8 <_sbrk+0x2c>)
  400994:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  400996:	181a      	adds	r2, r3, r0
  400998:	4908      	ldr	r1, [pc, #32]	; (4009bc <_sbrk+0x30>)
  40099a:	4291      	cmp	r1, r2
  40099c:	db08      	blt.n	4009b0 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  40099e:	4610      	mov	r0, r2
  4009a0:	4a05      	ldr	r2, [pc, #20]	; (4009b8 <_sbrk+0x2c>)
  4009a2:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  4009a4:	4618      	mov	r0, r3
  4009a6:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  4009a8:	4a05      	ldr	r2, [pc, #20]	; (4009c0 <_sbrk+0x34>)
  4009aa:	4b03      	ldr	r3, [pc, #12]	; (4009b8 <_sbrk+0x2c>)
  4009ac:	601a      	str	r2, [r3, #0]
  4009ae:	e7f0      	b.n	400992 <_sbrk+0x6>
		return (caddr_t) -1;	
  4009b0:	f04f 30ff 	mov.w	r0, #4294967295
}
  4009b4:	4770      	bx	lr
  4009b6:	bf00      	nop
  4009b8:	20000b28 	.word	0x20000b28
  4009bc:	20005ffc 	.word	0x20005ffc
  4009c0:	200015b8 	.word	0x200015b8

004009c4 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  4009c4:	f04f 30ff 	mov.w	r0, #4294967295
  4009c8:	4770      	bx	lr

004009ca <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  4009ca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  4009ce:	604b      	str	r3, [r1, #4]

	return 0;
}
  4009d0:	2000      	movs	r0, #0
  4009d2:	4770      	bx	lr

004009d4 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  4009d4:	2001      	movs	r0, #1
  4009d6:	4770      	bx	lr

004009d8 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  4009d8:	2000      	movs	r0, #0
  4009da:	4770      	bx	lr

004009dc <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
  4009dc:	f100 0308 	add.w	r3, r0, #8
  4009e0:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  4009e2:	f04f 32ff 	mov.w	r2, #4294967295
  4009e6:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
  4009e8:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
  4009ea:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
  4009ec:	2300      	movs	r3, #0
  4009ee:	6003      	str	r3, [r0, #0]
  4009f0:	4770      	bx	lr

004009f2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  4009f2:	2300      	movs	r3, #0
  4009f4:	6103      	str	r3, [r0, #16]
  4009f6:	4770      	bx	lr

004009f8 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
  4009f8:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
  4009fa:	685a      	ldr	r2, [r3, #4]
  4009fc:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
  4009fe:	6842      	ldr	r2, [r0, #4]
  400a00:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  400a02:	685a      	ldr	r2, [r3, #4]
  400a04:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
  400a06:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
  400a08:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  400a0a:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  400a0c:	6803      	ldr	r3, [r0, #0]
  400a0e:	3301      	adds	r3, #1
  400a10:	6003      	str	r3, [r0, #0]
  400a12:	4770      	bx	lr

00400a14 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
  400a14:	b410      	push	{r4}
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
  400a16:	680c      	ldr	r4, [r1, #0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  400a18:	f1b4 3fff 	cmp.w	r4, #4294967295
  400a1c:	d015      	beq.n	400a4a <vListInsert+0x36>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
  400a1e:	f100 0308 	add.w	r3, r0, #8
  400a22:	68c2      	ldr	r2, [r0, #12]
  400a24:	6812      	ldr	r2, [r2, #0]
  400a26:	4294      	cmp	r4, r2
  400a28:	d304      	bcc.n	400a34 <vListInsert+0x20>
  400a2a:	685b      	ldr	r3, [r3, #4]
  400a2c:	685a      	ldr	r2, [r3, #4]
  400a2e:	6812      	ldr	r2, [r2, #0]
  400a30:	4294      	cmp	r4, r2
  400a32:	d2fa      	bcs.n	400a2a <vListInsert+0x16>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  400a34:	685a      	ldr	r2, [r3, #4]
  400a36:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  400a38:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
  400a3a:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
  400a3c:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  400a3e:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  400a40:	6803      	ldr	r3, [r0, #0]
  400a42:	3301      	adds	r3, #1
  400a44:	6003      	str	r3, [r0, #0]
}
  400a46:	bc10      	pop	{r4}
  400a48:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
  400a4a:	6903      	ldr	r3, [r0, #16]
  400a4c:	e7f2      	b.n	400a34 <vListInsert+0x20>

00400a4e <vListRemove>:

void vListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  400a4e:	6843      	ldr	r3, [r0, #4]
  400a50:	6882      	ldr	r2, [r0, #8]
  400a52:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  400a54:	6883      	ldr	r3, [r0, #8]
  400a56:	6842      	ldr	r2, [r0, #4]
  400a58:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
  400a5a:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  400a5c:	685a      	ldr	r2, [r3, #4]
  400a5e:	4290      	cmp	r0, r2
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  400a60:	bf04      	itt	eq
  400a62:	6882      	ldreq	r2, [r0, #8]
  400a64:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
  400a66:	2200      	movs	r2, #0
  400a68:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  400a6a:	681a      	ldr	r2, [r3, #0]
  400a6c:	3a01      	subs	r2, #1
  400a6e:	601a      	str	r2, [r3, #0]
  400a70:	4770      	bx	lr

00400a72 <pxPortInitialiseStack>:
		pdTASK_CODE pxCode, void *pvParameters)
{
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--;  /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;  /* xPSR */
  400a72:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  400a76:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = (portSTACK_TYPE) pxCode;  /* PC */
  400a7a:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = 0;  /* LR */
  400a7e:	2300      	movs	r3, #0
  400a80:	f840 3c0c 	str.w	r3, [r0, #-12]
	pxTopOfStack -= 5;  /* R12, R3, R2 and R1. */
	*pxTopOfStack = (portSTACK_TYPE) pvParameters;  /* R0 */
  400a84:	f840 2c20 	str.w	r2, [r0, #-32]
	pxTopOfStack -= 8;  /* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
  400a88:	3840      	subs	r0, #64	; 0x40
  400a8a:	4770      	bx	lr

00400a8c <SVC_Handler>:
/**
 * \brief Handler for Sytem supervisor call.
 */
void vPortSVCHandler(void)
{
	__asm volatile (" ldr r3, pxCurrentTCBConst2  \n"  /* Restore the context. */
  400a8c:	4b06      	ldr	r3, [pc, #24]	; (400aa8 <pxCurrentTCBConst2>)
  400a8e:	6819      	ldr	r1, [r3, #0]
  400a90:	6808      	ldr	r0, [r1, #0]
  400a92:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  400a96:	f380 8809 	msr	PSP, r0
  400a9a:	f04f 0000 	mov.w	r0, #0
  400a9e:	f380 8811 	msr	BASEPRI, r0
  400aa2:	f04e 0e0d 	orr.w	lr, lr, #13
  400aa6:	4770      	bx	lr

00400aa8 <pxCurrentTCBConst2>:
  400aa8:	20000b68 	.word	0x20000b68

00400aac <vPortStartFirstTask>:
/**
 * \brief Start schedule first task.
 */
void vPortStartFirstTask(void)
{
	__asm volatile (" ldr r0, =0xE000ED08   \n"  /* Use the NVIC offset register to locate the stack. */
  400aac:	4802      	ldr	r0, [pc, #8]	; (400ab8 <vPortStartFirstTask+0xc>)
  400aae:	6800      	ldr	r0, [r0, #0]
  400ab0:	6800      	ldr	r0, [r0, #0]
  400ab2:	f380 8808 	msr	MSP, r0
  400ab6:	df00      	svc	0
  400ab8:	e000ed08 	.word	0xe000ed08

00400abc <xPortStartScheduler>:

/**
 * \brief See header file for description.
 */
portBASE_TYPE xPortStartScheduler(void)
{
  400abc:	b510      	push	{r4, lr}
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
  400abe:	4b0c      	ldr	r3, [pc, #48]	; (400af0 <xPortStartScheduler+0x34>)
  400ac0:	681a      	ldr	r2, [r3, #0]
  400ac2:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
  400ac6:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
  400ac8:	681a      	ldr	r2, [r3, #0]
  400aca:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
  400ace:	601a      	str	r2, [r3, #0]
 * frequency.
 */
void prvSetupTimerInterrupt(void)
{
	/* Configure SysTick to interrupt at the requested rate. */
	*(portNVIC_SYSTICK_LOAD) =
  400ad0:	f64b 327f 	movw	r2, #47999	; 0xbb7f
  400ad4:	f6a3 530c 	subw	r3, r3, #3340	; 0xd0c
  400ad8:	601a      	str	r2, [r3, #0]
			(configCPU_CLOCK_HZ / configTICK_RATE_HZ) - 1UL;
	*(portNVIC_SYSTICK_CTRL) =
  400ada:	2207      	movs	r2, #7
  400adc:	3b04      	subs	r3, #4
  400ade:	601a      	str	r2, [r3, #0]
	uxCriticalNesting = 0;
  400ae0:	2400      	movs	r4, #0
  400ae2:	4b04      	ldr	r3, [pc, #16]	; (400af4 <xPortStartScheduler+0x38>)
  400ae4:	601c      	str	r4, [r3, #0]
	vPortStartFirstTask();
  400ae6:	4b04      	ldr	r3, [pc, #16]	; (400af8 <xPortStartScheduler+0x3c>)
  400ae8:	4798      	blx	r3
}
  400aea:	4620      	mov	r0, r4
  400aec:	bd10      	pop	{r4, pc}
  400aee:	bf00      	nop
  400af0:	e000ed20 	.word	0xe000ed20
  400af4:	200000e8 	.word	0x200000e8
  400af8:	00400aad 	.word	0x00400aad

00400afc <vPortYieldFromISR>:
	*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
  400afc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400b00:	4b01      	ldr	r3, [pc, #4]	; (400b08 <vPortYieldFromISR+0xc>)
  400b02:	601a      	str	r2, [r3, #0]
  400b04:	4770      	bx	lr
  400b06:	bf00      	nop
  400b08:	e000ed04 	.word	0xe000ed04

00400b0c <vPortEnterCritical>:
	portDISABLE_INTERRUPTS();
  400b0c:	f04f 0050 	mov.w	r0, #80	; 0x50
  400b10:	f380 8811 	msr	BASEPRI, r0
	uxCriticalNesting++;
  400b14:	4a02      	ldr	r2, [pc, #8]	; (400b20 <vPortEnterCritical+0x14>)
  400b16:	6813      	ldr	r3, [r2, #0]
  400b18:	3301      	adds	r3, #1
  400b1a:	6013      	str	r3, [r2, #0]
  400b1c:	4770      	bx	lr
  400b1e:	bf00      	nop
  400b20:	200000e8 	.word	0x200000e8

00400b24 <vPortExitCritical>:
	uxCriticalNesting--;
  400b24:	4a04      	ldr	r2, [pc, #16]	; (400b38 <vPortExitCritical+0x14>)
  400b26:	6813      	ldr	r3, [r2, #0]
  400b28:	3b01      	subs	r3, #1
  400b2a:	6013      	str	r3, [r2, #0]
	if (uxCriticalNesting == 0) {
  400b2c:	b91b      	cbnz	r3, 400b36 <vPortExitCritical+0x12>
		portENABLE_INTERRUPTS();
  400b2e:	f04f 0000 	mov.w	r0, #0
  400b32:	f380 8811 	msr	BASEPRI, r0
  400b36:	4770      	bx	lr
  400b38:	200000e8 	.word	0x200000e8

00400b3c <PendSV_Handler>:
	__asm volatile (" mrs r0, psp      \n"
  400b3c:	f3ef 8009 	mrs	r0, PSP
  400b40:	4b0c      	ldr	r3, [pc, #48]	; (400b74 <pxCurrentTCBConst>)
  400b42:	681a      	ldr	r2, [r3, #0]
  400b44:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  400b48:	6010      	str	r0, [r2, #0]
  400b4a:	e92d 4008 	stmdb	sp!, {r3, lr}
  400b4e:	f04f 0050 	mov.w	r0, #80	; 0x50
  400b52:	f380 8811 	msr	BASEPRI, r0
  400b56:	f000 fd77 	bl	401648 <vTaskSwitchContext>
  400b5a:	f04f 0000 	mov.w	r0, #0
  400b5e:	f380 8811 	msr	BASEPRI, r0
  400b62:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  400b66:	6819      	ldr	r1, [r3, #0]
  400b68:	6808      	ldr	r0, [r1, #0]
  400b6a:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  400b6e:	f380 8809 	msr	PSP, r0
  400b72:	4770      	bx	lr

00400b74 <pxCurrentTCBConst>:
  400b74:	20000b68 	.word	0x20000b68

00400b78 <xPortSysTickHandler>:
{
  400b78:	b508      	push	{r3, lr}
	ulDummy = portSET_INTERRUPT_MASK_FROM_ISR();
  400b7a:	f04f 0050 	mov.w	r0, #80	; 0x50
  400b7e:	f380 8811 	msr	BASEPRI, r0
		vTaskIncrementTick();
  400b82:	4b03      	ldr	r3, [pc, #12]	; (400b90 <xPortSysTickHandler+0x18>)
  400b84:	4798      	blx	r3
	portCLEAR_INTERRUPT_MASK_FROM_ISR(ulDummy);
  400b86:	f04f 0000 	mov.w	r0, #0
  400b8a:	f380 8811 	msr	BASEPRI, r0
  400b8e:	bd08      	pop	{r3, pc}
  400b90:	00401329 	.word	0x00401329

00400b94 <pvPortMalloc>:
#undef MPU_WRAPPERS_INCLUDED_FROM_API_FILE

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
  400b94:	b510      	push	{r4, lr}
  400b96:	4604      	mov	r4, r0
void *pvReturn;

	vTaskSuspendAll();
  400b98:	4b04      	ldr	r3, [pc, #16]	; (400bac <pvPortMalloc+0x18>)
  400b9a:	4798      	blx	r3
	{
		pvReturn = malloc( xWantedSize );
  400b9c:	4620      	mov	r0, r4
  400b9e:	4b04      	ldr	r3, [pc, #16]	; (400bb0 <pvPortMalloc+0x1c>)
  400ba0:	4798      	blx	r3
  400ba2:	4604      	mov	r4, r0
	}
	xTaskResumeAll();
  400ba4:	4b03      	ldr	r3, [pc, #12]	; (400bb4 <pvPortMalloc+0x20>)
  400ba6:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
}
  400ba8:	4620      	mov	r0, r4
  400baa:	bd10      	pop	{r4, pc}
  400bac:	0040130d 	.word	0x0040130d
  400bb0:	00401efd 	.word	0x00401efd
  400bb4:	00401449 	.word	0x00401449

00400bb8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
	if( pv )
  400bb8:	b148      	cbz	r0, 400bce <vPortFree+0x16>
{
  400bba:	b510      	push	{r4, lr}
  400bbc:	4604      	mov	r4, r0
	{
		vTaskSuspendAll();
  400bbe:	4b04      	ldr	r3, [pc, #16]	; (400bd0 <vPortFree+0x18>)
  400bc0:	4798      	blx	r3
		{
			free( pv );
  400bc2:	4620      	mov	r0, r4
  400bc4:	4b03      	ldr	r3, [pc, #12]	; (400bd4 <vPortFree+0x1c>)
  400bc6:	4798      	blx	r3
		}
		xTaskResumeAll();
  400bc8:	4b03      	ldr	r3, [pc, #12]	; (400bd8 <vPortFree+0x20>)
  400bca:	4798      	blx	r3
  400bcc:	bd10      	pop	{r4, pc}
  400bce:	4770      	bx	lr
  400bd0:	0040130d 	.word	0x0040130d
  400bd4:	00401f0d 	.word	0x00401f0d
  400bd8:	00401449 	.word	0x00401449

00400bdc <prvCopyDataToQueue>:
	vPortFree( pxQueue );
}
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
  400bdc:	b510      	push	{r4, lr}
  400bde:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
  400be0:	6c03      	ldr	r3, [r0, #64]	; 0x40
  400be2:	b95b      	cbnz	r3, 400bfc <prvCopyDataToQueue+0x20>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  400be4:	6803      	ldr	r3, [r0, #0]
  400be6:	b11b      	cbz	r3, 400bf0 <prvCopyDataToQueue+0x14>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
		}
	}

	++( pxQueue->uxMessagesWaiting );
  400be8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  400bea:	3301      	adds	r3, #1
  400bec:	63a3      	str	r3, [r4, #56]	; 0x38
  400bee:	bd10      	pop	{r4, pc}
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  400bf0:	6840      	ldr	r0, [r0, #4]
  400bf2:	4b12      	ldr	r3, [pc, #72]	; (400c3c <prvCopyDataToQueue+0x60>)
  400bf4:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  400bf6:	2300      	movs	r3, #0
  400bf8:	6063      	str	r3, [r4, #4]
  400bfa:	e7f5      	b.n	400be8 <prvCopyDataToQueue+0xc>
	else if( xPosition == queueSEND_TO_BACK )
  400bfc:	b96a      	cbnz	r2, 400c1a <prvCopyDataToQueue+0x3e>
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  400bfe:	461a      	mov	r2, r3
  400c00:	6880      	ldr	r0, [r0, #8]
  400c02:	4b0f      	ldr	r3, [pc, #60]	; (400c40 <prvCopyDataToQueue+0x64>)
  400c04:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  400c06:	68a3      	ldr	r3, [r4, #8]
  400c08:	6c22      	ldr	r2, [r4, #64]	; 0x40
  400c0a:	4413      	add	r3, r2
  400c0c:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
  400c0e:	6862      	ldr	r2, [r4, #4]
  400c10:	4293      	cmp	r3, r2
  400c12:	d3e9      	bcc.n	400be8 <prvCopyDataToQueue+0xc>
			pxQueue->pcWriteTo = pxQueue->pcHead;
  400c14:	6823      	ldr	r3, [r4, #0]
  400c16:	60a3      	str	r3, [r4, #8]
  400c18:	e7e6      	b.n	400be8 <prvCopyDataToQueue+0xc>
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  400c1a:	461a      	mov	r2, r3
  400c1c:	68c0      	ldr	r0, [r0, #12]
  400c1e:	4b08      	ldr	r3, [pc, #32]	; (400c40 <prvCopyDataToQueue+0x64>)
  400c20:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
  400c22:	6c22      	ldr	r2, [r4, #64]	; 0x40
  400c24:	4252      	negs	r2, r2
  400c26:	68e3      	ldr	r3, [r4, #12]
  400c28:	4413      	add	r3, r2
  400c2a:	60e3      	str	r3, [r4, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
  400c2c:	6821      	ldr	r1, [r4, #0]
  400c2e:	428b      	cmp	r3, r1
  400c30:	d2da      	bcs.n	400be8 <prvCopyDataToQueue+0xc>
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  400c32:	6863      	ldr	r3, [r4, #4]
  400c34:	441a      	add	r2, r3
  400c36:	60e2      	str	r2, [r4, #12]
  400c38:	e7d6      	b.n	400be8 <prvCopyDataToQueue+0xc>
  400c3a:	bf00      	nop
  400c3c:	00401959 	.word	0x00401959
  400c40:	004024c1 	.word	0x004024c1

00400c44 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
  400c44:	b538      	push	{r3, r4, r5, lr}
  400c46:	4603      	mov	r3, r0
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
  400c48:	6800      	ldr	r0, [r0, #0]
  400c4a:	b158      	cbz	r0, 400c64 <prvCopyDataFromQueue+0x20>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
  400c4c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  400c4e:	68dc      	ldr	r4, [r3, #12]
  400c50:	4414      	add	r4, r2
  400c52:	60dc      	str	r4, [r3, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
  400c54:	685d      	ldr	r5, [r3, #4]
  400c56:	42ac      	cmp	r4, r5
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
  400c58:	bf28      	it	cs
  400c5a:	60d8      	strcs	r0, [r3, #12]
  400c5c:	4608      	mov	r0, r1
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
  400c5e:	68d9      	ldr	r1, [r3, #12]
  400c60:	4b01      	ldr	r3, [pc, #4]	; (400c68 <prvCopyDataFromQueue+0x24>)
  400c62:	4798      	blx	r3
  400c64:	bd38      	pop	{r3, r4, r5, pc}
  400c66:	bf00      	nop
  400c68:	004024c1 	.word	0x004024c1

00400c6c <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
  400c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400c6e:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
  400c70:	4b1e      	ldr	r3, [pc, #120]	; (400cec <prvUnlockQueue+0x80>)
  400c72:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  400c74:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400c76:	2b00      	cmp	r3, #0
  400c78:	dd13      	ble.n	400ca2 <prvUnlockQueue+0x36>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  400c7a:	6a63      	ldr	r3, [r4, #36]	; 0x24
  400c7c:	b18b      	cbz	r3, 400ca2 <prvUnlockQueue+0x36>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  400c7e:	f104 0624 	add.w	r6, r4, #36	; 0x24
  400c82:	4d1b      	ldr	r5, [pc, #108]	; (400cf0 <prvUnlockQueue+0x84>)
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
  400c84:	4f1b      	ldr	r7, [pc, #108]	; (400cf4 <prvUnlockQueue+0x88>)
  400c86:	e006      	b.n	400c96 <prvUnlockQueue+0x2a>
				}

				--( pxQueue->xTxLock );
  400c88:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400c8a:	3b01      	subs	r3, #1
  400c8c:	64a3      	str	r3, [r4, #72]	; 0x48
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  400c8e:	2b00      	cmp	r3, #0
  400c90:	dd07      	ble.n	400ca2 <prvUnlockQueue+0x36>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  400c92:	6a63      	ldr	r3, [r4, #36]	; 0x24
  400c94:	b12b      	cbz	r3, 400ca2 <prvUnlockQueue+0x36>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  400c96:	4630      	mov	r0, r6
  400c98:	47a8      	blx	r5
  400c9a:	2800      	cmp	r0, #0
  400c9c:	d0f4      	beq.n	400c88 <prvUnlockQueue+0x1c>
					vTaskMissedYield();
  400c9e:	47b8      	blx	r7
  400ca0:	e7f2      	b.n	400c88 <prvUnlockQueue+0x1c>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
  400ca2:	f04f 33ff 	mov.w	r3, #4294967295
  400ca6:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
  400ca8:	4b13      	ldr	r3, [pc, #76]	; (400cf8 <prvUnlockQueue+0x8c>)
  400caa:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
  400cac:	4b0f      	ldr	r3, [pc, #60]	; (400cec <prvUnlockQueue+0x80>)
  400cae:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  400cb0:	6c63      	ldr	r3, [r4, #68]	; 0x44
  400cb2:	2b00      	cmp	r3, #0
  400cb4:	dd13      	ble.n	400cde <prvUnlockQueue+0x72>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  400cb6:	6923      	ldr	r3, [r4, #16]
  400cb8:	b18b      	cbz	r3, 400cde <prvUnlockQueue+0x72>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  400cba:	f104 0610 	add.w	r6, r4, #16
  400cbe:	4d0c      	ldr	r5, [pc, #48]	; (400cf0 <prvUnlockQueue+0x84>)
				{
					vTaskMissedYield();
  400cc0:	4f0c      	ldr	r7, [pc, #48]	; (400cf4 <prvUnlockQueue+0x88>)
  400cc2:	e006      	b.n	400cd2 <prvUnlockQueue+0x66>
				}

				--( pxQueue->xRxLock );
  400cc4:	6c63      	ldr	r3, [r4, #68]	; 0x44
  400cc6:	3b01      	subs	r3, #1
  400cc8:	6463      	str	r3, [r4, #68]	; 0x44
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  400cca:	2b00      	cmp	r3, #0
  400ccc:	dd07      	ble.n	400cde <prvUnlockQueue+0x72>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  400cce:	6923      	ldr	r3, [r4, #16]
  400cd0:	b12b      	cbz	r3, 400cde <prvUnlockQueue+0x72>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  400cd2:	4630      	mov	r0, r6
  400cd4:	47a8      	blx	r5
  400cd6:	2800      	cmp	r0, #0
  400cd8:	d0f4      	beq.n	400cc4 <prvUnlockQueue+0x58>
					vTaskMissedYield();
  400cda:	47b8      	blx	r7
  400cdc:	e7f2      	b.n	400cc4 <prvUnlockQueue+0x58>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
  400cde:	f04f 33ff 	mov.w	r3, #4294967295
  400ce2:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
  400ce4:	4b04      	ldr	r3, [pc, #16]	; (400cf8 <prvUnlockQueue+0x8c>)
  400ce6:	4798      	blx	r3
  400ce8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400cea:	bf00      	nop
  400cec:	00400b0d 	.word	0x00400b0d
  400cf0:	004017d1 	.word	0x004017d1
  400cf4:	004018c9 	.word	0x004018c9
  400cf8:	00400b25 	.word	0x00400b25

00400cfc <xQueueCreate>:
{
  400cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
  400cfe:	b348      	cbz	r0, 400d54 <xQueueCreate+0x58>
  400d00:	4607      	mov	r7, r0
  400d02:	460d      	mov	r5, r1
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
  400d04:	204c      	movs	r0, #76	; 0x4c
  400d06:	4b15      	ldr	r3, [pc, #84]	; (400d5c <xQueueCreate+0x60>)
  400d08:	4798      	blx	r3
		if( pxNewQueue != NULL )
  400d0a:	4604      	mov	r4, r0
  400d0c:	b320      	cbz	r0, 400d58 <xQueueCreate+0x5c>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
  400d0e:	fb05 f607 	mul.w	r6, r5, r7
			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
  400d12:	1c70      	adds	r0, r6, #1
  400d14:	4b11      	ldr	r3, [pc, #68]	; (400d5c <xQueueCreate+0x60>)
  400d16:	4798      	blx	r3
  400d18:	6020      	str	r0, [r4, #0]
			if( pxNewQueue->pcHead != NULL )
  400d1a:	b1b0      	cbz	r0, 400d4a <xQueueCreate+0x4e>
				pxNewQueue->pcTail = pxNewQueue->pcHead + ( uxQueueLength * uxItemSize );
  400d1c:	1983      	adds	r3, r0, r6
  400d1e:	6063      	str	r3, [r4, #4]
				pxNewQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
  400d20:	2300      	movs	r3, #0
  400d22:	63a3      	str	r3, [r4, #56]	; 0x38
				pxNewQueue->pcWriteTo = pxNewQueue->pcHead;
  400d24:	60a0      	str	r0, [r4, #8]
				pxNewQueue->pcReadFrom = pxNewQueue->pcHead + ( ( uxQueueLength - ( unsigned portBASE_TYPE ) 1U ) * uxItemSize );
  400d26:	1b76      	subs	r6, r6, r5
  400d28:	4430      	add	r0, r6
  400d2a:	60e0      	str	r0, [r4, #12]
				pxNewQueue->uxLength = uxQueueLength;
  400d2c:	63e7      	str	r7, [r4, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
  400d2e:	6425      	str	r5, [r4, #64]	; 0x40
				pxNewQueue->xRxLock = queueUNLOCKED;
  400d30:	f04f 33ff 	mov.w	r3, #4294967295
  400d34:	6463      	str	r3, [r4, #68]	; 0x44
				pxNewQueue->xTxLock = queueUNLOCKED;
  400d36:	64a3      	str	r3, [r4, #72]	; 0x48
				vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
  400d38:	f104 0010 	add.w	r0, r4, #16
  400d3c:	4d08      	ldr	r5, [pc, #32]	; (400d60 <xQueueCreate+0x64>)
  400d3e:	47a8      	blx	r5
				vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
  400d40:	f104 0024 	add.w	r0, r4, #36	; 0x24
  400d44:	47a8      	blx	r5
}
  400d46:	4620      	mov	r0, r4
  400d48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				vPortFree( pxNewQueue );
  400d4a:	4620      	mov	r0, r4
  400d4c:	4b05      	ldr	r3, [pc, #20]	; (400d64 <xQueueCreate+0x68>)
  400d4e:	4798      	blx	r3
xQueueHandle xReturn = NULL;
  400d50:	2400      	movs	r4, #0
  400d52:	e7f8      	b.n	400d46 <xQueueCreate+0x4a>
  400d54:	2400      	movs	r4, #0
  400d56:	e7f6      	b.n	400d46 <xQueueCreate+0x4a>
  400d58:	2400      	movs	r4, #0
	return xReturn;
  400d5a:	e7f4      	b.n	400d46 <xQueueCreate+0x4a>
  400d5c:	00400b95 	.word	0x00400b95
  400d60:	004009dd 	.word	0x004009dd
  400d64:	00400bb9 	.word	0x00400bb9

00400d68 <xQueueGenericSend>:
{
  400d68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400d6c:	b085      	sub	sp, #20
  400d6e:	4604      	mov	r4, r0
  400d70:	4689      	mov	r9, r1
  400d72:	9201      	str	r2, [sp, #4]
  400d74:	469a      	mov	sl, r3
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
  400d76:	2700      	movs	r7, #0
		taskENTER_CRITICAL();
  400d78:	4d32      	ldr	r5, [pc, #200]	; (400e44 <xQueueGenericSend+0xdc>)
					vTaskSetTimeOutState( &xTimeOut );
  400d7a:	f8df 80f0 	ldr.w	r8, [pc, #240]	; 400e6c <xQueueGenericSend+0x104>
		taskEXIT_CRITICAL();
  400d7e:	4e32      	ldr	r6, [pc, #200]	; (400e48 <xQueueGenericSend+0xe0>)
  400d80:	e022      	b.n	400dc8 <xQueueGenericSend+0x60>
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  400d82:	4652      	mov	r2, sl
  400d84:	4649      	mov	r1, r9
  400d86:	4620      	mov	r0, r4
  400d88:	4b30      	ldr	r3, [pc, #192]	; (400e4c <xQueueGenericSend+0xe4>)
  400d8a:	4798      	blx	r3
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  400d8c:	6a63      	ldr	r3, [r4, #36]	; 0x24
  400d8e:	b92b      	cbnz	r3, 400d9c <xQueueGenericSend+0x34>
				taskEXIT_CRITICAL();
  400d90:	4b2d      	ldr	r3, [pc, #180]	; (400e48 <xQueueGenericSend+0xe0>)
  400d92:	4798      	blx	r3
				return pdPASS;
  400d94:	2001      	movs	r0, #1
}
  400d96:	b005      	add	sp, #20
  400d98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  400d9c:	f104 0024 	add.w	r0, r4, #36	; 0x24
  400da0:	4b2b      	ldr	r3, [pc, #172]	; (400e50 <xQueueGenericSend+0xe8>)
  400da2:	4798      	blx	r3
  400da4:	2801      	cmp	r0, #1
  400da6:	d1f3      	bne.n	400d90 <xQueueGenericSend+0x28>
						portYIELD_WITHIN_API();
  400da8:	4b2a      	ldr	r3, [pc, #168]	; (400e54 <xQueueGenericSend+0xec>)
  400daa:	4798      	blx	r3
  400dac:	e7f0      	b.n	400d90 <xQueueGenericSend+0x28>
					taskEXIT_CRITICAL();
  400dae:	4b26      	ldr	r3, [pc, #152]	; (400e48 <xQueueGenericSend+0xe0>)
  400db0:	4798      	blx	r3
					return errQUEUE_FULL;
  400db2:	2000      	movs	r0, #0
  400db4:	e7ef      	b.n	400d96 <xQueueGenericSend+0x2e>
					vTaskSetTimeOutState( &xTimeOut );
  400db6:	a802      	add	r0, sp, #8
  400db8:	47c0      	blx	r8
  400dba:	e00f      	b.n	400ddc <xQueueGenericSend+0x74>
				prvUnlockQueue( pxQueue );
  400dbc:	4620      	mov	r0, r4
  400dbe:	4b26      	ldr	r3, [pc, #152]	; (400e58 <xQueueGenericSend+0xf0>)
  400dc0:	4798      	blx	r3
				( void ) xTaskResumeAll();
  400dc2:	4b26      	ldr	r3, [pc, #152]	; (400e5c <xQueueGenericSend+0xf4>)
  400dc4:	4798      	blx	r3
  400dc6:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
  400dc8:	47a8      	blx	r5
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  400dca:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  400dcc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  400dce:	429a      	cmp	r2, r3
  400dd0:	d3d7      	bcc.n	400d82 <xQueueGenericSend+0x1a>
				if( xTicksToWait == ( portTickType ) 0 )
  400dd2:	9b01      	ldr	r3, [sp, #4]
  400dd4:	2b00      	cmp	r3, #0
  400dd6:	d0ea      	beq.n	400dae <xQueueGenericSend+0x46>
				else if( xEntryTimeSet == pdFALSE )
  400dd8:	2f00      	cmp	r7, #0
  400dda:	d0ec      	beq.n	400db6 <xQueueGenericSend+0x4e>
		taskEXIT_CRITICAL();
  400ddc:	47b0      	blx	r6
		vTaskSuspendAll();
  400dde:	4b20      	ldr	r3, [pc, #128]	; (400e60 <xQueueGenericSend+0xf8>)
  400de0:	4798      	blx	r3
		prvLockQueue( pxQueue );
  400de2:	47a8      	blx	r5
  400de4:	6c63      	ldr	r3, [r4, #68]	; 0x44
  400de6:	f1b3 3fff 	cmp.w	r3, #4294967295
  400dea:	bf04      	itt	eq
  400dec:	2300      	moveq	r3, #0
  400dee:	6463      	streq	r3, [r4, #68]	; 0x44
  400df0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400df2:	f1b3 3fff 	cmp.w	r3, #4294967295
  400df6:	bf04      	itt	eq
  400df8:	2300      	moveq	r3, #0
  400dfa:	64a3      	streq	r3, [r4, #72]	; 0x48
  400dfc:	47b0      	blx	r6
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  400dfe:	a901      	add	r1, sp, #4
  400e00:	a802      	add	r0, sp, #8
  400e02:	4b18      	ldr	r3, [pc, #96]	; (400e64 <xQueueGenericSend+0xfc>)
  400e04:	4798      	blx	r3
  400e06:	b9a8      	cbnz	r0, 400e34 <xQueueGenericSend+0xcc>

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  400e08:	47a8      	blx	r5
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
  400e0a:	f8d4 b038 	ldr.w	fp, [r4, #56]	; 0x38
  400e0e:	6be7      	ldr	r7, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
  400e10:	47b0      	blx	r6
			if( prvIsQueueFull( pxQueue ) )
  400e12:	45bb      	cmp	fp, r7
  400e14:	d1d2      	bne.n	400dbc <xQueueGenericSend+0x54>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  400e16:	9901      	ldr	r1, [sp, #4]
  400e18:	f104 0010 	add.w	r0, r4, #16
  400e1c:	4b12      	ldr	r3, [pc, #72]	; (400e68 <xQueueGenericSend+0x100>)
  400e1e:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  400e20:	4620      	mov	r0, r4
  400e22:	4b0d      	ldr	r3, [pc, #52]	; (400e58 <xQueueGenericSend+0xf0>)
  400e24:	4798      	blx	r3
				if( !xTaskResumeAll() )
  400e26:	4b0d      	ldr	r3, [pc, #52]	; (400e5c <xQueueGenericSend+0xf4>)
  400e28:	4798      	blx	r3
  400e2a:	2800      	cmp	r0, #0
  400e2c:	d1cb      	bne.n	400dc6 <xQueueGenericSend+0x5e>
					portYIELD_WITHIN_API();
  400e2e:	4b09      	ldr	r3, [pc, #36]	; (400e54 <xQueueGenericSend+0xec>)
  400e30:	4798      	blx	r3
  400e32:	e7c8      	b.n	400dc6 <xQueueGenericSend+0x5e>
			prvUnlockQueue( pxQueue );
  400e34:	4620      	mov	r0, r4
  400e36:	4b08      	ldr	r3, [pc, #32]	; (400e58 <xQueueGenericSend+0xf0>)
  400e38:	4798      	blx	r3
			( void ) xTaskResumeAll();
  400e3a:	4b08      	ldr	r3, [pc, #32]	; (400e5c <xQueueGenericSend+0xf4>)
  400e3c:	4798      	blx	r3
			return errQUEUE_FULL;
  400e3e:	2000      	movs	r0, #0
  400e40:	e7a9      	b.n	400d96 <xQueueGenericSend+0x2e>
  400e42:	bf00      	nop
  400e44:	00400b0d 	.word	0x00400b0d
  400e48:	00400b25 	.word	0x00400b25
  400e4c:	00400bdd 	.word	0x00400bdd
  400e50:	004017d1 	.word	0x004017d1
  400e54:	00400afd 	.word	0x00400afd
  400e58:	00400c6d 	.word	0x00400c6d
  400e5c:	00401449 	.word	0x00401449
  400e60:	0040130d 	.word	0x0040130d
  400e64:	0040185d 	.word	0x0040185d
  400e68:	00401781 	.word	0x00401781
  400e6c:	00401845 	.word	0x00401845

00400e70 <xQueueGenericReceive>:
{
  400e70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  400e74:	b084      	sub	sp, #16
  400e76:	4604      	mov	r4, r0
  400e78:	468a      	mov	sl, r1
  400e7a:	9201      	str	r2, [sp, #4]
  400e7c:	4699      	mov	r9, r3
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
  400e7e:	2700      	movs	r7, #0
		taskENTER_CRITICAL();
  400e80:	4d41      	ldr	r5, [pc, #260]	; (400f88 <xQueueGenericReceive+0x118>)
					vTaskSetTimeOutState( &xTimeOut );
  400e82:	f8df 8134 	ldr.w	r8, [pc, #308]	; 400fb8 <xQueueGenericReceive+0x148>
		taskEXIT_CRITICAL();
  400e86:	4e41      	ldr	r6, [pc, #260]	; (400f8c <xQueueGenericReceive+0x11c>)
  400e88:	e041      	b.n	400f0e <xQueueGenericReceive+0x9e>
				pcOriginalReadPosition = pxQueue->pcReadFrom;
  400e8a:	68e5      	ldr	r5, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
  400e8c:	4651      	mov	r1, sl
  400e8e:	4620      	mov	r0, r4
  400e90:	4b3f      	ldr	r3, [pc, #252]	; (400f90 <xQueueGenericReceive+0x120>)
  400e92:	4798      	blx	r3
				if( xJustPeeking == pdFALSE )
  400e94:	f1b9 0f00 	cmp.w	r9, #0
  400e98:	d119      	bne.n	400ece <xQueueGenericReceive+0x5e>
					--( pxQueue->uxMessagesWaiting );
  400e9a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  400e9c:	3b01      	subs	r3, #1
  400e9e:	63a3      	str	r3, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  400ea0:	6823      	ldr	r3, [r4, #0]
  400ea2:	b13b      	cbz	r3, 400eb4 <xQueueGenericReceive+0x44>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  400ea4:	6923      	ldr	r3, [r4, #16]
  400ea6:	b94b      	cbnz	r3, 400ebc <xQueueGenericReceive+0x4c>
				taskEXIT_CRITICAL();
  400ea8:	4b38      	ldr	r3, [pc, #224]	; (400f8c <xQueueGenericReceive+0x11c>)
  400eaa:	4798      	blx	r3
				return pdPASS;
  400eac:	2001      	movs	r0, #1
}
  400eae:	b004      	add	sp, #16
  400eb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
  400eb4:	4b37      	ldr	r3, [pc, #220]	; (400f94 <xQueueGenericReceive+0x124>)
  400eb6:	4798      	blx	r3
  400eb8:	6060      	str	r0, [r4, #4]
  400eba:	e7f3      	b.n	400ea4 <xQueueGenericReceive+0x34>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  400ebc:	f104 0010 	add.w	r0, r4, #16
  400ec0:	4b35      	ldr	r3, [pc, #212]	; (400f98 <xQueueGenericReceive+0x128>)
  400ec2:	4798      	blx	r3
  400ec4:	2801      	cmp	r0, #1
  400ec6:	d1ef      	bne.n	400ea8 <xQueueGenericReceive+0x38>
							portYIELD_WITHIN_API();
  400ec8:	4b34      	ldr	r3, [pc, #208]	; (400f9c <xQueueGenericReceive+0x12c>)
  400eca:	4798      	blx	r3
  400ecc:	e7ec      	b.n	400ea8 <xQueueGenericReceive+0x38>
					pxQueue->pcReadFrom = pcOriginalReadPosition;
  400ece:	60e5      	str	r5, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  400ed0:	6a63      	ldr	r3, [r4, #36]	; 0x24
  400ed2:	2b00      	cmp	r3, #0
  400ed4:	d0e8      	beq.n	400ea8 <xQueueGenericReceive+0x38>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  400ed6:	f104 0024 	add.w	r0, r4, #36	; 0x24
  400eda:	4b2f      	ldr	r3, [pc, #188]	; (400f98 <xQueueGenericReceive+0x128>)
  400edc:	4798      	blx	r3
  400ede:	2800      	cmp	r0, #0
  400ee0:	d0e2      	beq.n	400ea8 <xQueueGenericReceive+0x38>
							portYIELD_WITHIN_API();
  400ee2:	4b2e      	ldr	r3, [pc, #184]	; (400f9c <xQueueGenericReceive+0x12c>)
  400ee4:	4798      	blx	r3
  400ee6:	e7df      	b.n	400ea8 <xQueueGenericReceive+0x38>
					taskEXIT_CRITICAL();
  400ee8:	4b28      	ldr	r3, [pc, #160]	; (400f8c <xQueueGenericReceive+0x11c>)
  400eea:	4798      	blx	r3
					return errQUEUE_EMPTY;
  400eec:	2000      	movs	r0, #0
  400eee:	e7de      	b.n	400eae <xQueueGenericReceive+0x3e>
					vTaskSetTimeOutState( &xTimeOut );
  400ef0:	a802      	add	r0, sp, #8
  400ef2:	47c0      	blx	r8
  400ef4:	e014      	b.n	400f20 <xQueueGenericReceive+0xb0>
						portENTER_CRITICAL();
  400ef6:	47a8      	blx	r5
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  400ef8:	6860      	ldr	r0, [r4, #4]
  400efa:	4b29      	ldr	r3, [pc, #164]	; (400fa0 <xQueueGenericReceive+0x130>)
  400efc:	4798      	blx	r3
						portEXIT_CRITICAL();
  400efe:	47b0      	blx	r6
  400f00:	e02c      	b.n	400f5c <xQueueGenericReceive+0xec>
				prvUnlockQueue( pxQueue );
  400f02:	4620      	mov	r0, r4
  400f04:	4b27      	ldr	r3, [pc, #156]	; (400fa4 <xQueueGenericReceive+0x134>)
  400f06:	4798      	blx	r3
				( void ) xTaskResumeAll();
  400f08:	4b27      	ldr	r3, [pc, #156]	; (400fa8 <xQueueGenericReceive+0x138>)
  400f0a:	4798      	blx	r3
  400f0c:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
  400f0e:	47a8      	blx	r5
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
  400f10:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  400f12:	2b00      	cmp	r3, #0
  400f14:	d1b9      	bne.n	400e8a <xQueueGenericReceive+0x1a>
				if( xTicksToWait == ( portTickType ) 0 )
  400f16:	9b01      	ldr	r3, [sp, #4]
  400f18:	2b00      	cmp	r3, #0
  400f1a:	d0e5      	beq.n	400ee8 <xQueueGenericReceive+0x78>
				else if( xEntryTimeSet == pdFALSE )
  400f1c:	2f00      	cmp	r7, #0
  400f1e:	d0e7      	beq.n	400ef0 <xQueueGenericReceive+0x80>
		taskEXIT_CRITICAL();
  400f20:	47b0      	blx	r6
		vTaskSuspendAll();
  400f22:	4b22      	ldr	r3, [pc, #136]	; (400fac <xQueueGenericReceive+0x13c>)
  400f24:	4798      	blx	r3
		prvLockQueue( pxQueue );
  400f26:	47a8      	blx	r5
  400f28:	6c63      	ldr	r3, [r4, #68]	; 0x44
  400f2a:	f1b3 3fff 	cmp.w	r3, #4294967295
  400f2e:	bf04      	itt	eq
  400f30:	2300      	moveq	r3, #0
  400f32:	6463      	streq	r3, [r4, #68]	; 0x44
  400f34:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400f36:	f1b3 3fff 	cmp.w	r3, #4294967295
  400f3a:	bf04      	itt	eq
  400f3c:	2300      	moveq	r3, #0
  400f3e:	64a3      	streq	r3, [r4, #72]	; 0x48
  400f40:	47b0      	blx	r6
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  400f42:	a901      	add	r1, sp, #4
  400f44:	a802      	add	r0, sp, #8
  400f46:	4b1a      	ldr	r3, [pc, #104]	; (400fb0 <xQueueGenericReceive+0x140>)
  400f48:	4798      	blx	r3
  400f4a:	b9b0      	cbnz	r0, 400f7a <xQueueGenericReceive+0x10a>
	taskENTER_CRITICAL();
  400f4c:	47a8      	blx	r5
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
  400f4e:	6ba7      	ldr	r7, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
  400f50:	47b0      	blx	r6
			if( prvIsQueueEmpty( pxQueue ) )
  400f52:	2f00      	cmp	r7, #0
  400f54:	d1d5      	bne.n	400f02 <xQueueGenericReceive+0x92>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  400f56:	6823      	ldr	r3, [r4, #0]
  400f58:	2b00      	cmp	r3, #0
  400f5a:	d0cc      	beq.n	400ef6 <xQueueGenericReceive+0x86>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  400f5c:	9901      	ldr	r1, [sp, #4]
  400f5e:	f104 0024 	add.w	r0, r4, #36	; 0x24
  400f62:	4b14      	ldr	r3, [pc, #80]	; (400fb4 <xQueueGenericReceive+0x144>)
  400f64:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  400f66:	4620      	mov	r0, r4
  400f68:	4b0e      	ldr	r3, [pc, #56]	; (400fa4 <xQueueGenericReceive+0x134>)
  400f6a:	4798      	blx	r3
				if( !xTaskResumeAll() )
  400f6c:	4b0e      	ldr	r3, [pc, #56]	; (400fa8 <xQueueGenericReceive+0x138>)
  400f6e:	4798      	blx	r3
  400f70:	2800      	cmp	r0, #0
  400f72:	d1cb      	bne.n	400f0c <xQueueGenericReceive+0x9c>
					portYIELD_WITHIN_API();
  400f74:	4b09      	ldr	r3, [pc, #36]	; (400f9c <xQueueGenericReceive+0x12c>)
  400f76:	4798      	blx	r3
  400f78:	e7c8      	b.n	400f0c <xQueueGenericReceive+0x9c>
			prvUnlockQueue( pxQueue );
  400f7a:	4620      	mov	r0, r4
  400f7c:	4b09      	ldr	r3, [pc, #36]	; (400fa4 <xQueueGenericReceive+0x134>)
  400f7e:	4798      	blx	r3
			( void ) xTaskResumeAll();
  400f80:	4b09      	ldr	r3, [pc, #36]	; (400fa8 <xQueueGenericReceive+0x138>)
  400f82:	4798      	blx	r3
			return errQUEUE_EMPTY;
  400f84:	2000      	movs	r0, #0
  400f86:	e792      	b.n	400eae <xQueueGenericReceive+0x3e>
  400f88:	00400b0d 	.word	0x00400b0d
  400f8c:	00400b25 	.word	0x00400b25
  400f90:	00400c45 	.word	0x00400c45
  400f94:	004018d5 	.word	0x004018d5
  400f98:	004017d1 	.word	0x004017d1
  400f9c:	00400afd 	.word	0x00400afd
  400fa0:	004018e1 	.word	0x004018e1
  400fa4:	00400c6d 	.word	0x00400c6d
  400fa8:	00401449 	.word	0x00401449
  400fac:	0040130d 	.word	0x0040130d
  400fb0:	0040185d 	.word	0x0040185d
  400fb4:	00401781 	.word	0x00401781
  400fb8:	00401845 	.word	0x00401845

00400fbc <uxQueueMessagesWaiting>:
{
  400fbc:	b510      	push	{r4, lr}
  400fbe:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
  400fc0:	4b03      	ldr	r3, [pc, #12]	; (400fd0 <uxQueueMessagesWaiting+0x14>)
  400fc2:	4798      	blx	r3
		uxReturn = pxQueue->uxMessagesWaiting;
  400fc4:	6ba4      	ldr	r4, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
  400fc6:	4b03      	ldr	r3, [pc, #12]	; (400fd4 <uxQueueMessagesWaiting+0x18>)
  400fc8:	4798      	blx	r3
}
  400fca:	4620      	mov	r0, r4
  400fcc:	bd10      	pop	{r4, pc}
  400fce:	bf00      	nop
  400fd0:	00400b0d 	.word	0x00400b0d
  400fd4:	00400b25 	.word	0x00400b25

00400fd8 <prvAddCurrentTaskToDelayedList>:
	#endif
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
  400fd8:	b510      	push	{r4, lr}
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  400fda:	4b0f      	ldr	r3, [pc, #60]	; (401018 <prvAddCurrentTaskToDelayedList+0x40>)
  400fdc:	681b      	ldr	r3, [r3, #0]
  400fde:	6058      	str	r0, [r3, #4]

	if( xTimeToWake < xTickCount )
  400fe0:	4b0e      	ldr	r3, [pc, #56]	; (40101c <prvAddCurrentTaskToDelayedList+0x44>)
  400fe2:	681b      	ldr	r3, [r3, #0]
  400fe4:	4298      	cmp	r0, r3
  400fe6:	d30e      	bcc.n	401006 <prvAddCurrentTaskToDelayedList+0x2e>
  400fe8:	4604      	mov	r4, r0
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  400fea:	4b0d      	ldr	r3, [pc, #52]	; (401020 <prvAddCurrentTaskToDelayedList+0x48>)
  400fec:	6818      	ldr	r0, [r3, #0]
  400fee:	4b0a      	ldr	r3, [pc, #40]	; (401018 <prvAddCurrentTaskToDelayedList+0x40>)
  400ff0:	6819      	ldr	r1, [r3, #0]
  400ff2:	3104      	adds	r1, #4
  400ff4:	4b0b      	ldr	r3, [pc, #44]	; (401024 <prvAddCurrentTaskToDelayedList+0x4c>)
  400ff6:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
  400ff8:	4b0b      	ldr	r3, [pc, #44]	; (401028 <prvAddCurrentTaskToDelayedList+0x50>)
  400ffa:	681b      	ldr	r3, [r3, #0]
  400ffc:	429c      	cmp	r4, r3
		{
			xNextTaskUnblockTime = xTimeToWake;
  400ffe:	bf3c      	itt	cc
  401000:	4b09      	ldrcc	r3, [pc, #36]	; (401028 <prvAddCurrentTaskToDelayedList+0x50>)
  401002:	601c      	strcc	r4, [r3, #0]
  401004:	bd10      	pop	{r4, pc}
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  401006:	4b09      	ldr	r3, [pc, #36]	; (40102c <prvAddCurrentTaskToDelayedList+0x54>)
  401008:	6818      	ldr	r0, [r3, #0]
  40100a:	4b03      	ldr	r3, [pc, #12]	; (401018 <prvAddCurrentTaskToDelayedList+0x40>)
  40100c:	6819      	ldr	r1, [r3, #0]
  40100e:	3104      	adds	r1, #4
  401010:	4b04      	ldr	r3, [pc, #16]	; (401024 <prvAddCurrentTaskToDelayedList+0x4c>)
  401012:	4798      	blx	r3
  401014:	bd10      	pop	{r4, pc}
  401016:	bf00      	nop
  401018:	20000b68 	.word	0x20000b68
  40101c:	20000c4c 	.word	0x20000c4c
  401020:	20000b6c 	.word	0x20000b6c
  401024:	00400a15 	.word	0x00400a15
  401028:	200000f0 	.word	0x200000f0
  40102c:	20000b70 	.word	0x20000b70

00401030 <prvIdleTask>:
{
  401030:	b508      	push	{r3, lr}
			taskYIELD();
  401032:	4d02      	ldr	r5, [pc, #8]	; (40103c <prvIdleTask+0xc>)
			vApplicationIdleHook();
  401034:	4c02      	ldr	r4, [pc, #8]	; (401040 <prvIdleTask+0x10>)
			taskYIELD();
  401036:	47a8      	blx	r5
			vApplicationIdleHook();
  401038:	47a0      	blx	r4
  40103a:	e7fc      	b.n	401036 <prvIdleTask+0x6>
  40103c:	00400afd 	.word	0x00400afd
  401040:	00401c55 	.word	0x00401c55

00401044 <prvListTaskWithinSingleList>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	static void prvListTaskWithinSingleList( const signed char *pcWriteBuffer, xList *pxList, signed char cStatus )
	{
  401044:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401048:	b087      	sub	sp, #28
  40104a:	9005      	str	r0, [sp, #20]
  40104c:	460d      	mov	r5, r1
  40104e:	4693      	mov	fp, r2
	volatile tskTCB *pxNextTCB, *pxFirstTCB;
	unsigned short usStackRemaining;

		/* Write the details of all the TCB's in pxList into the buffer. */
		listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList );
  401050:	684b      	ldr	r3, [r1, #4]
  401052:	685b      	ldr	r3, [r3, #4]
  401054:	604b      	str	r3, [r1, #4]
  401056:	f101 0708 	add.w	r7, r1, #8
  40105a:	42bb      	cmp	r3, r7
  40105c:	bf04      	itt	eq
  40105e:	68cb      	ldreq	r3, [r1, #12]
  401060:	604b      	streq	r3, [r1, #4]
  401062:	684b      	ldr	r3, [r1, #4]
  401064:	f8d3 a00c 	ldr.w	sl, [r3, #12]
			{
				usStackRemaining = usTaskCheckFreeStackSpace( ( unsigned char * ) pxNextTCB->pxStack );
			}
			#endif

			sprintf( pcStatusString, ( char * ) "%s\t\t%c\t%u\t%u\t%u\r\n", pxNextTCB->pcTaskName, cStatus, ( unsigned int ) pxNextTCB->uxPriority, usStackRemaining, ( unsigned int ) pxNextTCB->uxTCBNumber );
  401068:	f8df 9064 	ldr.w	r9, [pc, #100]	; 4010d0 <prvListTaskWithinSingleList+0x8c>
  40106c:	4e16      	ldr	r6, [pc, #88]	; (4010c8 <prvListTaskWithinSingleList+0x84>)
  40106e:	f8df 8064 	ldr.w	r8, [pc, #100]	; 4010d4 <prvListTaskWithinSingleList+0x90>
			listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList );
  401072:	686b      	ldr	r3, [r5, #4]
  401074:	685b      	ldr	r3, [r3, #4]
  401076:	606b      	str	r3, [r5, #4]
  401078:	429f      	cmp	r7, r3
  40107a:	bf04      	itt	eq
  40107c:	68eb      	ldreq	r3, [r5, #12]
  40107e:	606b      	streq	r3, [r5, #4]
  401080:	686b      	ldr	r3, [r5, #4]
  401082:	68dc      	ldr	r4, [r3, #12]
				usStackRemaining = usTaskCheckFreeStackSpace( ( unsigned char * ) pxNextTCB->pxStack );
  401084:	6b22      	ldr	r2, [r4, #48]	; 0x30

	static unsigned short usTaskCheckFreeStackSpace( const unsigned char * pucStackByte )
	{
	register unsigned short usCount = 0;

		while( *pucStackByte == tskSTACK_FILL_BYTE )
  401086:	7813      	ldrb	r3, [r2, #0]
  401088:	2ba5      	cmp	r3, #165	; 0xa5
  40108a:	d11b      	bne.n	4010c4 <prvListTaskWithinSingleList+0x80>
  40108c:	2300      	movs	r3, #0
		{
			pucStackByte -= portSTACK_GROWTH;
			usCount++;
  40108e:	3301      	adds	r3, #1
  401090:	b29b      	uxth	r3, r3
		while( *pucStackByte == tskSTACK_FILL_BYTE )
  401092:	f812 1f01 	ldrb.w	r1, [r2, #1]!
  401096:	29a5      	cmp	r1, #165	; 0xa5
  401098:	d0f9      	beq.n	40108e <prvListTaskWithinSingleList+0x4a>
			sprintf( pcStatusString, ( char * ) "%s\t\t%c\t%u\t%u\t%u\r\n", pxNextTCB->pcTaskName, cStatus, ( unsigned int ) pxNextTCB->uxPriority, usStackRemaining, ( unsigned int ) pxNextTCB->uxTCBNumber );
  40109a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  40109c:	6c61      	ldr	r1, [r4, #68]	; 0x44
  40109e:	9102      	str	r1, [sp, #8]
  4010a0:	089b      	lsrs	r3, r3, #2
  4010a2:	9301      	str	r3, [sp, #4]
  4010a4:	9200      	str	r2, [sp, #0]
  4010a6:	465b      	mov	r3, fp
  4010a8:	f104 0234 	add.w	r2, r4, #52	; 0x34
  4010ac:	4649      	mov	r1, r9
  4010ae:	4630      	mov	r0, r6
  4010b0:	47c0      	blx	r8
			strcat( ( char * ) pcWriteBuffer, ( char * ) pcStatusString );
  4010b2:	4631      	mov	r1, r6
  4010b4:	9805      	ldr	r0, [sp, #20]
  4010b6:	4b05      	ldr	r3, [pc, #20]	; (4010cc <prvListTaskWithinSingleList+0x88>)
  4010b8:	4798      	blx	r3
		} while( pxNextTCB != pxFirstTCB );
  4010ba:	45a2      	cmp	sl, r4
  4010bc:	d1d9      	bne.n	401072 <prvListTaskWithinSingleList+0x2e>
	}
  4010be:	b007      	add	sp, #28
  4010c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	register unsigned short usCount = 0;
  4010c4:	2300      	movs	r3, #0
  4010c6:	e7e8      	b.n	40109a <prvListTaskWithinSingleList+0x56>
  4010c8:	20000b2c 	.word	0x20000b2c
  4010cc:	0040281d 	.word	0x0040281d
  4010d0:	00408268 	.word	0x00408268
  4010d4:	004027d1 	.word	0x004027d1

004010d8 <xTaskGenericCreate>:
{
  4010d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4010dc:	b083      	sub	sp, #12
  4010de:	4683      	mov	fp, r0
  4010e0:	460e      	mov	r6, r1
  4010e2:	4615      	mov	r5, r2
  4010e4:	9301      	str	r3, [sp, #4]
  4010e6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  4010ea:	f8dd 9034 	ldr.w	r9, [sp, #52]	; 0x34
  4010ee:	9f0e      	ldr	r7, [sp, #56]	; 0x38
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
  4010f0:	204c      	movs	r0, #76	; 0x4c
  4010f2:	4b59      	ldr	r3, [pc, #356]	; (401258 <xTaskGenericCreate+0x180>)
  4010f4:	4798      	blx	r3
	if( pxNewTCB != NULL )
  4010f6:	2800      	cmp	r0, #0
  4010f8:	d07c      	beq.n	4011f4 <xTaskGenericCreate+0x11c>
  4010fa:	4604      	mov	r4, r0
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
  4010fc:	2f00      	cmp	r7, #0
  4010fe:	d06f      	beq.n	4011e0 <xTaskGenericCreate+0x108>
  401100:	6307      	str	r7, [r0, #48]	; 0x30
			memset( pxNewTCB->pxStack, tskSTACK_FILL_BYTE, usStackDepth * sizeof( portSTACK_TYPE ) );
  401102:	00aa      	lsls	r2, r5, #2
  401104:	21a5      	movs	r1, #165	; 0xa5
  401106:	4638      	mov	r0, r7
  401108:	4b54      	ldr	r3, [pc, #336]	; (40125c <xTaskGenericCreate+0x184>)
  40110a:	4798      	blx	r3
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
  40110c:	f105 4280 	add.w	r2, r5, #1073741824	; 0x40000000
  401110:	3a01      	subs	r2, #1
  401112:	6b25      	ldr	r5, [r4, #48]	; 0x30
  401114:	eb05 0582 	add.w	r5, r5, r2, lsl #2
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( unsigned long ) pxTopOfStack ) & ( ( unsigned long ) ~portBYTE_ALIGNMENT_MASK  ) );
  401118:	f025 0507 	bic.w	r5, r5, #7
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
  40111c:	2210      	movs	r2, #16
  40111e:	4631      	mov	r1, r6
  401120:	f104 0034 	add.w	r0, r4, #52	; 0x34
  401124:	4b4e      	ldr	r3, [pc, #312]	; (401260 <xTaskGenericCreate+0x188>)
  401126:	4798      	blx	r3
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
  401128:	2300      	movs	r3, #0
  40112a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  40112e:	4656      	mov	r6, sl
  401130:	2e04      	cmp	r6, #4
  401132:	bf28      	it	cs
  401134:	2604      	movcs	r6, #4
	pxTCB->uxPriority = uxPriority;
  401136:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxTCB->uxBasePriority = uxPriority;
  401138:	64a6      	str	r6, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  40113a:	1d27      	adds	r7, r4, #4
  40113c:	4638      	mov	r0, r7
  40113e:	f8df 8170 	ldr.w	r8, [pc, #368]	; 4012b0 <xTaskGenericCreate+0x1d8>
  401142:	47c0      	blx	r8
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  401144:	f104 0018 	add.w	r0, r4, #24
  401148:	47c0      	blx	r8
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  40114a:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
  40114c:	f1c6 0605 	rsb	r6, r6, #5
  401150:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  401152:	6264      	str	r4, [r4, #36]	; 0x24
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  401154:	9a01      	ldr	r2, [sp, #4]
  401156:	4659      	mov	r1, fp
  401158:	4628      	mov	r0, r5
  40115a:	4b42      	ldr	r3, [pc, #264]	; (401264 <xTaskGenericCreate+0x18c>)
  40115c:	4798      	blx	r3
  40115e:	6020      	str	r0, [r4, #0]
		if( ( void * ) pxCreatedTask != NULL )
  401160:	f1b9 0f00 	cmp.w	r9, #0
  401164:	d001      	beq.n	40116a <xTaskGenericCreate+0x92>
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
  401166:	f8c9 4000 	str.w	r4, [r9]
		taskENTER_CRITICAL();
  40116a:	4b3f      	ldr	r3, [pc, #252]	; (401268 <xTaskGenericCreate+0x190>)
  40116c:	4798      	blx	r3
			uxCurrentNumberOfTasks++;
  40116e:	4a3f      	ldr	r2, [pc, #252]	; (40126c <xTaskGenericCreate+0x194>)
  401170:	6813      	ldr	r3, [r2, #0]
  401172:	3301      	adds	r3, #1
  401174:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  401176:	4b3e      	ldr	r3, [pc, #248]	; (401270 <xTaskGenericCreate+0x198>)
  401178:	681b      	ldr	r3, [r3, #0]
  40117a:	2b00      	cmp	r3, #0
  40117c:	d03d      	beq.n	4011fa <xTaskGenericCreate+0x122>
				if( xSchedulerRunning == pdFALSE )
  40117e:	4b3d      	ldr	r3, [pc, #244]	; (401274 <xTaskGenericCreate+0x19c>)
  401180:	681b      	ldr	r3, [r3, #0]
  401182:	b933      	cbnz	r3, 401192 <xTaskGenericCreate+0xba>
					if( pxCurrentTCB->uxPriority <= uxPriority )
  401184:	4b3a      	ldr	r3, [pc, #232]	; (401270 <xTaskGenericCreate+0x198>)
  401186:	681b      	ldr	r3, [r3, #0]
  401188:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40118a:	459a      	cmp	sl, r3
						pxCurrentTCB = pxNewTCB;
  40118c:	bf24      	itt	cs
  40118e:	4b38      	ldrcs	r3, [pc, #224]	; (401270 <xTaskGenericCreate+0x198>)
  401190:	601c      	strcs	r4, [r3, #0]
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
  401192:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  401194:	4b38      	ldr	r3, [pc, #224]	; (401278 <xTaskGenericCreate+0x1a0>)
  401196:	681b      	ldr	r3, [r3, #0]
  401198:	4298      	cmp	r0, r3
				uxTopUsedPriority = pxNewTCB->uxPriority;
  40119a:	bf84      	itt	hi
  40119c:	4b36      	ldrhi	r3, [pc, #216]	; (401278 <xTaskGenericCreate+0x1a0>)
  40119e:	6018      	strhi	r0, [r3, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  4011a0:	4a36      	ldr	r2, [pc, #216]	; (40127c <xTaskGenericCreate+0x1a4>)
  4011a2:	6813      	ldr	r3, [r2, #0]
  4011a4:	6463      	str	r3, [r4, #68]	; 0x44
			uxTaskNumber++;
  4011a6:	3301      	adds	r3, #1
  4011a8:	6013      	str	r3, [r2, #0]
			prvAddTaskToReadyQueue( pxNewTCB );
  4011aa:	4b35      	ldr	r3, [pc, #212]	; (401280 <xTaskGenericCreate+0x1a8>)
  4011ac:	681b      	ldr	r3, [r3, #0]
  4011ae:	4298      	cmp	r0, r3
  4011b0:	bf84      	itt	hi
  4011b2:	4b33      	ldrhi	r3, [pc, #204]	; (401280 <xTaskGenericCreate+0x1a8>)
  4011b4:	6018      	strhi	r0, [r3, #0]
  4011b6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4011ba:	4639      	mov	r1, r7
  4011bc:	4b31      	ldr	r3, [pc, #196]	; (401284 <xTaskGenericCreate+0x1ac>)
  4011be:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4011c2:	4b31      	ldr	r3, [pc, #196]	; (401288 <xTaskGenericCreate+0x1b0>)
  4011c4:	4798      	blx	r3
		taskEXIT_CRITICAL();
  4011c6:	4b31      	ldr	r3, [pc, #196]	; (40128c <xTaskGenericCreate+0x1b4>)
  4011c8:	4798      	blx	r3
		if( xSchedulerRunning != pdFALSE )
  4011ca:	4b2a      	ldr	r3, [pc, #168]	; (401274 <xTaskGenericCreate+0x19c>)
  4011cc:	681b      	ldr	r3, [r3, #0]
  4011ce:	2b00      	cmp	r3, #0
  4011d0:	d03d      	beq.n	40124e <xTaskGenericCreate+0x176>
			if( pxCurrentTCB->uxPriority < uxPriority )
  4011d2:	4b27      	ldr	r3, [pc, #156]	; (401270 <xTaskGenericCreate+0x198>)
  4011d4:	681b      	ldr	r3, [r3, #0]
  4011d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4011d8:	459a      	cmp	sl, r3
  4011da:	d834      	bhi.n	401246 <xTaskGenericCreate+0x16e>
  4011dc:	2001      	movs	r0, #1
	return xReturn;
  4011de:	e037      	b.n	401250 <xTaskGenericCreate+0x178>
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
  4011e0:	00a8      	lsls	r0, r5, #2
  4011e2:	4b1d      	ldr	r3, [pc, #116]	; (401258 <xTaskGenericCreate+0x180>)
  4011e4:	4798      	blx	r3
  4011e6:	4607      	mov	r7, r0
  4011e8:	6320      	str	r0, [r4, #48]	; 0x30
		if( pxNewTCB->pxStack == NULL )
  4011ea:	2800      	cmp	r0, #0
  4011ec:	d189      	bne.n	401102 <xTaskGenericCreate+0x2a>
			vPortFree( pxNewTCB );
  4011ee:	4620      	mov	r0, r4
  4011f0:	4b27      	ldr	r3, [pc, #156]	; (401290 <xTaskGenericCreate+0x1b8>)
  4011f2:	4798      	blx	r3
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  4011f4:	f04f 30ff 	mov.w	r0, #4294967295
  4011f8:	e02a      	b.n	401250 <xTaskGenericCreate+0x178>
				pxCurrentTCB =  pxNewTCB;
  4011fa:	4b1d      	ldr	r3, [pc, #116]	; (401270 <xTaskGenericCreate+0x198>)
  4011fc:	601c      	str	r4, [r3, #0]
				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
  4011fe:	6813      	ldr	r3, [r2, #0]
  401200:	2b01      	cmp	r3, #1
  401202:	d1c6      	bne.n	401192 <xTaskGenericCreate+0xba>
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
  401204:	4e1f      	ldr	r6, [pc, #124]	; (401284 <xTaskGenericCreate+0x1ac>)
  401206:	4630      	mov	r0, r6
  401208:	4d22      	ldr	r5, [pc, #136]	; (401294 <xTaskGenericCreate+0x1bc>)
  40120a:	47a8      	blx	r5
  40120c:	f106 0014 	add.w	r0, r6, #20
  401210:	47a8      	blx	r5
  401212:	f106 0028 	add.w	r0, r6, #40	; 0x28
  401216:	47a8      	blx	r5
  401218:	f106 003c 	add.w	r0, r6, #60	; 0x3c
  40121c:	47a8      	blx	r5
  40121e:	f106 0050 	add.w	r0, r6, #80	; 0x50
  401222:	47a8      	blx	r5
	vListInitialise( ( xList * ) &xDelayedTaskList1 );
  401224:	f8df 808c 	ldr.w	r8, [pc, #140]	; 4012b4 <xTaskGenericCreate+0x1dc>
  401228:	4640      	mov	r0, r8
  40122a:	47a8      	blx	r5
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
  40122c:	4e1a      	ldr	r6, [pc, #104]	; (401298 <xTaskGenericCreate+0x1c0>)
  40122e:	4630      	mov	r0, r6
  401230:	47a8      	blx	r5
	vListInitialise( ( xList * ) &xPendingReadyList );
  401232:	481a      	ldr	r0, [pc, #104]	; (40129c <xTaskGenericCreate+0x1c4>)
  401234:	47a8      	blx	r5
		vListInitialise( ( xList * ) &xSuspendedTaskList );
  401236:	481a      	ldr	r0, [pc, #104]	; (4012a0 <xTaskGenericCreate+0x1c8>)
  401238:	47a8      	blx	r5
	pxDelayedTaskList = &xDelayedTaskList1;
  40123a:	4b1a      	ldr	r3, [pc, #104]	; (4012a4 <xTaskGenericCreate+0x1cc>)
  40123c:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  401240:	4b19      	ldr	r3, [pc, #100]	; (4012a8 <xTaskGenericCreate+0x1d0>)
  401242:	601e      	str	r6, [r3, #0]
  401244:	e7a5      	b.n	401192 <xTaskGenericCreate+0xba>
				portYIELD_WITHIN_API();
  401246:	4b19      	ldr	r3, [pc, #100]	; (4012ac <xTaskGenericCreate+0x1d4>)
  401248:	4798      	blx	r3
  40124a:	2001      	movs	r0, #1
  40124c:	e000      	b.n	401250 <xTaskGenericCreate+0x178>
  40124e:	2001      	movs	r0, #1
}
  401250:	b003      	add	sp, #12
  401252:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401256:	bf00      	nop
  401258:	00400b95 	.word	0x00400b95
  40125c:	004025ad 	.word	0x004025ad
  401260:	00402975 	.word	0x00402975
  401264:	00400a73 	.word	0x00400a73
  401268:	00400b0d 	.word	0x00400b0d
  40126c:	20000bd8 	.word	0x20000bd8
  401270:	20000b68 	.word	0x20000b68
  401274:	20000c34 	.word	0x20000c34
  401278:	20000bec 	.word	0x20000bec
  40127c:	20000be4 	.word	0x20000be4
  401280:	20000be8 	.word	0x20000be8
  401284:	20000b74 	.word	0x20000b74
  401288:	004009f9 	.word	0x004009f9
  40128c:	00400b25 	.word	0x00400b25
  401290:	00400bb9 	.word	0x00400bb9
  401294:	004009dd 	.word	0x004009dd
  401298:	20000c04 	.word	0x20000c04
  40129c:	20000c20 	.word	0x20000c20
  4012a0:	20000c38 	.word	0x20000c38
  4012a4:	20000b6c 	.word	0x20000b6c
  4012a8:	20000b70 	.word	0x20000b70
  4012ac:	00400afd 	.word	0x00400afd
  4012b0:	004009f3 	.word	0x004009f3
  4012b4:	20000bf0 	.word	0x20000bf0

004012b8 <vTaskStartScheduler>:
{
  4012b8:	b510      	push	{r4, lr}
  4012ba:	b084      	sub	sp, #16
	xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), ( xTaskHandle * ) NULL );
  4012bc:	2300      	movs	r3, #0
  4012be:	9303      	str	r3, [sp, #12]
  4012c0:	9302      	str	r3, [sp, #8]
  4012c2:	9301      	str	r3, [sp, #4]
  4012c4:	9300      	str	r3, [sp, #0]
  4012c6:	2246      	movs	r2, #70	; 0x46
  4012c8:	490a      	ldr	r1, [pc, #40]	; (4012f4 <vTaskStartScheduler+0x3c>)
  4012ca:	480b      	ldr	r0, [pc, #44]	; (4012f8 <vTaskStartScheduler+0x40>)
  4012cc:	4c0b      	ldr	r4, [pc, #44]	; (4012fc <vTaskStartScheduler+0x44>)
  4012ce:	47a0      	blx	r4
	if( xReturn == pdPASS )
  4012d0:	2801      	cmp	r0, #1
  4012d2:	d001      	beq.n	4012d8 <vTaskStartScheduler+0x20>
}
  4012d4:	b004      	add	sp, #16
  4012d6:	bd10      	pop	{r4, pc}
		portDISABLE_INTERRUPTS();
  4012d8:	f04f 0050 	mov.w	r0, #80	; 0x50
  4012dc:	f380 8811 	msr	BASEPRI, r0
		xSchedulerRunning = pdTRUE;
  4012e0:	2201      	movs	r2, #1
  4012e2:	4b07      	ldr	r3, [pc, #28]	; (401300 <vTaskStartScheduler+0x48>)
  4012e4:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0;
  4012e6:	2200      	movs	r2, #0
  4012e8:	4b06      	ldr	r3, [pc, #24]	; (401304 <vTaskStartScheduler+0x4c>)
  4012ea:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() )
  4012ec:	4b06      	ldr	r3, [pc, #24]	; (401308 <vTaskStartScheduler+0x50>)
  4012ee:	4798      	blx	r3
}
  4012f0:	e7f0      	b.n	4012d4 <vTaskStartScheduler+0x1c>
  4012f2:	bf00      	nop
  4012f4:	00408290 	.word	0x00408290
  4012f8:	00401031 	.word	0x00401031
  4012fc:	004010d9 	.word	0x004010d9
  401300:	20000c34 	.word	0x20000c34
  401304:	20000c4c 	.word	0x20000c4c
  401308:	00400abd 	.word	0x00400abd

0040130c <vTaskSuspendAll>:
	++uxSchedulerSuspended;
  40130c:	4a02      	ldr	r2, [pc, #8]	; (401318 <vTaskSuspendAll+0xc>)
  40130e:	6813      	ldr	r3, [r2, #0]
  401310:	3301      	adds	r3, #1
  401312:	6013      	str	r3, [r2, #0]
  401314:	4770      	bx	lr
  401316:	bf00      	nop
  401318:	20000be0 	.word	0x20000be0

0040131c <uxTaskGetNumberOfTasks>:
	return uxCurrentNumberOfTasks;
  40131c:	4b01      	ldr	r3, [pc, #4]	; (401324 <uxTaskGetNumberOfTasks+0x8>)
  40131e:	6818      	ldr	r0, [r3, #0]
}
  401320:	4770      	bx	lr
  401322:	bf00      	nop
  401324:	20000bd8 	.word	0x20000bd8

00401328 <vTaskIncrementTick>:
{
  401328:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  40132c:	4b3a      	ldr	r3, [pc, #232]	; (401418 <vTaskIncrementTick+0xf0>)
  40132e:	681b      	ldr	r3, [r3, #0]
  401330:	2b00      	cmp	r3, #0
  401332:	d162      	bne.n	4013fa <vTaskIncrementTick+0xd2>
		++xTickCount;
  401334:	4b39      	ldr	r3, [pc, #228]	; (40141c <vTaskIncrementTick+0xf4>)
  401336:	681a      	ldr	r2, [r3, #0]
  401338:	3201      	adds	r2, #1
  40133a:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0 )
  40133c:	681b      	ldr	r3, [r3, #0]
  40133e:	b983      	cbnz	r3, 401362 <vTaskIncrementTick+0x3a>
			pxTemp = pxDelayedTaskList;
  401340:	4b37      	ldr	r3, [pc, #220]	; (401420 <vTaskIncrementTick+0xf8>)
  401342:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
  401344:	4a37      	ldr	r2, [pc, #220]	; (401424 <vTaskIncrementTick+0xfc>)
  401346:	6810      	ldr	r0, [r2, #0]
  401348:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
  40134a:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
  40134c:	4936      	ldr	r1, [pc, #216]	; (401428 <vTaskIncrementTick+0x100>)
  40134e:	680a      	ldr	r2, [r1, #0]
  401350:	3201      	adds	r2, #1
  401352:	600a      	str	r2, [r1, #0]
			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  401354:	681b      	ldr	r3, [r3, #0]
  401356:	681b      	ldr	r3, [r3, #0]
  401358:	b9db      	cbnz	r3, 401392 <vTaskIncrementTick+0x6a>
				xNextTaskUnblockTime = portMAX_DELAY;
  40135a:	f04f 32ff 	mov.w	r2, #4294967295
  40135e:	4b33      	ldr	r3, [pc, #204]	; (40142c <vTaskIncrementTick+0x104>)
  401360:	601a      	str	r2, [r3, #0]
		prvCheckDelayedTasks();
  401362:	4b2e      	ldr	r3, [pc, #184]	; (40141c <vTaskIncrementTick+0xf4>)
  401364:	681a      	ldr	r2, [r3, #0]
  401366:	4b31      	ldr	r3, [pc, #196]	; (40142c <vTaskIncrementTick+0x104>)
  401368:	681b      	ldr	r3, [r3, #0]
  40136a:	429a      	cmp	r2, r3
  40136c:	d34b      	bcc.n	401406 <vTaskIncrementTick+0xde>
  40136e:	4b2c      	ldr	r3, [pc, #176]	; (401420 <vTaskIncrementTick+0xf8>)
  401370:	681b      	ldr	r3, [r3, #0]
  401372:	681b      	ldr	r3, [r3, #0]
  401374:	b1ab      	cbz	r3, 4013a2 <vTaskIncrementTick+0x7a>
  401376:	4b2a      	ldr	r3, [pc, #168]	; (401420 <vTaskIncrementTick+0xf8>)
  401378:	681b      	ldr	r3, [r3, #0]
  40137a:	68db      	ldr	r3, [r3, #12]
  40137c:	68dc      	ldr	r4, [r3, #12]
  40137e:	6863      	ldr	r3, [r4, #4]
  401380:	4a26      	ldr	r2, [pc, #152]	; (40141c <vTaskIncrementTick+0xf4>)
  401382:	6812      	ldr	r2, [r2, #0]
  401384:	4293      	cmp	r3, r2
  401386:	d811      	bhi.n	4013ac <vTaskIncrementTick+0x84>
  401388:	4e29      	ldr	r6, [pc, #164]	; (401430 <vTaskIncrementTick+0x108>)
  40138a:	4f2a      	ldr	r7, [pc, #168]	; (401434 <vTaskIncrementTick+0x10c>)
  40138c:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 401444 <vTaskIncrementTick+0x11c>
  401390:	e02c      	b.n	4013ec <vTaskIncrementTick+0xc4>
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  401392:	4b23      	ldr	r3, [pc, #140]	; (401420 <vTaskIncrementTick+0xf8>)
  401394:	681b      	ldr	r3, [r3, #0]
  401396:	68db      	ldr	r3, [r3, #12]
  401398:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  40139a:	685a      	ldr	r2, [r3, #4]
  40139c:	4b23      	ldr	r3, [pc, #140]	; (40142c <vTaskIncrementTick+0x104>)
  40139e:	601a      	str	r2, [r3, #0]
  4013a0:	e7df      	b.n	401362 <vTaskIncrementTick+0x3a>
		prvCheckDelayedTasks();
  4013a2:	f04f 32ff 	mov.w	r2, #4294967295
  4013a6:	4b21      	ldr	r3, [pc, #132]	; (40142c <vTaskIncrementTick+0x104>)
  4013a8:	601a      	str	r2, [r3, #0]
  4013aa:	e02c      	b.n	401406 <vTaskIncrementTick+0xde>
  4013ac:	4a1f      	ldr	r2, [pc, #124]	; (40142c <vTaskIncrementTick+0x104>)
  4013ae:	6013      	str	r3, [r2, #0]
  4013b0:	e029      	b.n	401406 <vTaskIncrementTick+0xde>
  4013b2:	f104 0018 	add.w	r0, r4, #24
  4013b6:	47b0      	blx	r6
  4013b8:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  4013ba:	683b      	ldr	r3, [r7, #0]
  4013bc:	4298      	cmp	r0, r3
  4013be:	bf88      	it	hi
  4013c0:	6038      	strhi	r0, [r7, #0]
  4013c2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4013c6:	4629      	mov	r1, r5
  4013c8:	eb08 0080 	add.w	r0, r8, r0, lsl #2
  4013cc:	4b1a      	ldr	r3, [pc, #104]	; (401438 <vTaskIncrementTick+0x110>)
  4013ce:	4798      	blx	r3
  4013d0:	4b13      	ldr	r3, [pc, #76]	; (401420 <vTaskIncrementTick+0xf8>)
  4013d2:	681b      	ldr	r3, [r3, #0]
  4013d4:	681b      	ldr	r3, [r3, #0]
  4013d6:	2b00      	cmp	r3, #0
  4013d8:	d0e3      	beq.n	4013a2 <vTaskIncrementTick+0x7a>
  4013da:	4b11      	ldr	r3, [pc, #68]	; (401420 <vTaskIncrementTick+0xf8>)
  4013dc:	681b      	ldr	r3, [r3, #0]
  4013de:	68db      	ldr	r3, [r3, #12]
  4013e0:	68dc      	ldr	r4, [r3, #12]
  4013e2:	6863      	ldr	r3, [r4, #4]
  4013e4:	4a0d      	ldr	r2, [pc, #52]	; (40141c <vTaskIncrementTick+0xf4>)
  4013e6:	6812      	ldr	r2, [r2, #0]
  4013e8:	4293      	cmp	r3, r2
  4013ea:	d8df      	bhi.n	4013ac <vTaskIncrementTick+0x84>
  4013ec:	1d25      	adds	r5, r4, #4
  4013ee:	4628      	mov	r0, r5
  4013f0:	47b0      	blx	r6
  4013f2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  4013f4:	2b00      	cmp	r3, #0
  4013f6:	d1dc      	bne.n	4013b2 <vTaskIncrementTick+0x8a>
  4013f8:	e7de      	b.n	4013b8 <vTaskIncrementTick+0x90>
		++uxMissedTicks;
  4013fa:	4a10      	ldr	r2, [pc, #64]	; (40143c <vTaskIncrementTick+0x114>)
  4013fc:	6813      	ldr	r3, [r2, #0]
  4013fe:	3301      	adds	r3, #1
  401400:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
  401402:	4b0f      	ldr	r3, [pc, #60]	; (401440 <vTaskIncrementTick+0x118>)
  401404:	4798      	blx	r3
		if( uxMissedTicks == ( unsigned portBASE_TYPE ) 0U )
  401406:	4b0d      	ldr	r3, [pc, #52]	; (40143c <vTaskIncrementTick+0x114>)
  401408:	681b      	ldr	r3, [r3, #0]
  40140a:	b10b      	cbz	r3, 401410 <vTaskIncrementTick+0xe8>
  40140c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			vApplicationTickHook();
  401410:	4b0b      	ldr	r3, [pc, #44]	; (401440 <vTaskIncrementTick+0x118>)
  401412:	4798      	blx	r3
}
  401414:	e7fa      	b.n	40140c <vTaskIncrementTick+0xe4>
  401416:	bf00      	nop
  401418:	20000be0 	.word	0x20000be0
  40141c:	20000c4c 	.word	0x20000c4c
  401420:	20000b6c 	.word	0x20000b6c
  401424:	20000b70 	.word	0x20000b70
  401428:	20000c1c 	.word	0x20000c1c
  40142c:	200000f0 	.word	0x200000f0
  401430:	00400a4f 	.word	0x00400a4f
  401434:	20000be8 	.word	0x20000be8
  401438:	004009f9 	.word	0x004009f9
  40143c:	20000bdc 	.word	0x20000bdc
  401440:	00401c57 	.word	0x00401c57
  401444:	20000b74 	.word	0x20000b74

00401448 <xTaskResumeAll>:
{
  401448:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	taskENTER_CRITICAL();
  40144c:	4b2b      	ldr	r3, [pc, #172]	; (4014fc <xTaskResumeAll+0xb4>)
  40144e:	4798      	blx	r3
		--uxSchedulerSuspended;
  401450:	4b2b      	ldr	r3, [pc, #172]	; (401500 <xTaskResumeAll+0xb8>)
  401452:	681a      	ldr	r2, [r3, #0]
  401454:	3a01      	subs	r2, #1
  401456:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  401458:	681b      	ldr	r3, [r3, #0]
  40145a:	2b00      	cmp	r3, #0
  40145c:	d148      	bne.n	4014f0 <xTaskResumeAll+0xa8>
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0 )
  40145e:	4b29      	ldr	r3, [pc, #164]	; (401504 <xTaskResumeAll+0xbc>)
  401460:	681b      	ldr	r3, [r3, #0]
  401462:	b133      	cbz	r3, 401472 <xTaskResumeAll+0x2a>
  401464:	2600      	movs	r6, #0
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  401466:	4f28      	ldr	r7, [pc, #160]	; (401508 <xTaskResumeAll+0xc0>)
					vListRemove( &( pxTCB->xEventListItem ) );
  401468:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 40152c <xTaskResumeAll+0xe4>
					prvAddTaskToReadyQueue( pxTCB );
  40146c:	f8df 90c0 	ldr.w	r9, [pc, #192]	; 401530 <xTaskResumeAll+0xe8>
  401470:	e01f      	b.n	4014b2 <xTaskResumeAll+0x6a>
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  401472:	2600      	movs	r6, #0
  401474:	e03d      	b.n	4014f2 <xTaskResumeAll+0xaa>
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
  401476:	68fb      	ldr	r3, [r7, #12]
  401478:	68dc      	ldr	r4, [r3, #12]
					vListRemove( &( pxTCB->xEventListItem ) );
  40147a:	f104 0018 	add.w	r0, r4, #24
  40147e:	47c0      	blx	r8
					vListRemove( &( pxTCB->xGenericListItem ) );
  401480:	1d25      	adds	r5, r4, #4
  401482:	4628      	mov	r0, r5
  401484:	47c0      	blx	r8
					prvAddTaskToReadyQueue( pxTCB );
  401486:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  401488:	f8d9 3000 	ldr.w	r3, [r9]
  40148c:	4298      	cmp	r0, r3
  40148e:	bf88      	it	hi
  401490:	f8c9 0000 	strhi.w	r0, [r9]
  401494:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401498:	4629      	mov	r1, r5
  40149a:	4b1c      	ldr	r3, [pc, #112]	; (40150c <xTaskResumeAll+0xc4>)
  40149c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4014a0:	4b1b      	ldr	r3, [pc, #108]	; (401510 <xTaskResumeAll+0xc8>)
  4014a2:	4798      	blx	r3
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  4014a4:	4b1b      	ldr	r3, [pc, #108]	; (401514 <xTaskResumeAll+0xcc>)
  4014a6:	681b      	ldr	r3, [r3, #0]
  4014a8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  4014aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
						xYieldRequired = pdTRUE;
  4014ac:	429a      	cmp	r2, r3
  4014ae:	bf28      	it	cs
  4014b0:	2601      	movcs	r6, #1
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  4014b2:	683b      	ldr	r3, [r7, #0]
  4014b4:	2b00      	cmp	r3, #0
  4014b6:	d1de      	bne.n	401476 <xTaskResumeAll+0x2e>
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
  4014b8:	4b17      	ldr	r3, [pc, #92]	; (401518 <xTaskResumeAll+0xd0>)
  4014ba:	681b      	ldr	r3, [r3, #0]
  4014bc:	b15b      	cbz	r3, 4014d6 <xTaskResumeAll+0x8e>
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
  4014be:	4b16      	ldr	r3, [pc, #88]	; (401518 <xTaskResumeAll+0xd0>)
  4014c0:	681b      	ldr	r3, [r3, #0]
  4014c2:	b143      	cbz	r3, 4014d6 <xTaskResumeAll+0x8e>
						vTaskIncrementTick();
  4014c4:	4d15      	ldr	r5, [pc, #84]	; (40151c <xTaskResumeAll+0xd4>)
						--uxMissedTicks;
  4014c6:	4c14      	ldr	r4, [pc, #80]	; (401518 <xTaskResumeAll+0xd0>)
						vTaskIncrementTick();
  4014c8:	47a8      	blx	r5
						--uxMissedTicks;
  4014ca:	6823      	ldr	r3, [r4, #0]
  4014cc:	3b01      	subs	r3, #1
  4014ce:	6023      	str	r3, [r4, #0]
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
  4014d0:	6823      	ldr	r3, [r4, #0]
  4014d2:	2b00      	cmp	r3, #0
  4014d4:	d1f8      	bne.n	4014c8 <xTaskResumeAll+0x80>
				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
  4014d6:	2e01      	cmp	r6, #1
  4014d8:	d003      	beq.n	4014e2 <xTaskResumeAll+0x9a>
  4014da:	4b11      	ldr	r3, [pc, #68]	; (401520 <xTaskResumeAll+0xd8>)
  4014dc:	681b      	ldr	r3, [r3, #0]
  4014de:	2b01      	cmp	r3, #1
  4014e0:	d107      	bne.n	4014f2 <xTaskResumeAll+0xaa>
					xMissedYield = pdFALSE;
  4014e2:	2200      	movs	r2, #0
  4014e4:	4b0e      	ldr	r3, [pc, #56]	; (401520 <xTaskResumeAll+0xd8>)
  4014e6:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
  4014e8:	4b0e      	ldr	r3, [pc, #56]	; (401524 <xTaskResumeAll+0xdc>)
  4014ea:	4798      	blx	r3
					xAlreadyYielded = pdTRUE;
  4014ec:	2601      	movs	r6, #1
  4014ee:	e000      	b.n	4014f2 <xTaskResumeAll+0xaa>
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  4014f0:	2600      	movs	r6, #0
	taskEXIT_CRITICAL();
  4014f2:	4b0d      	ldr	r3, [pc, #52]	; (401528 <xTaskResumeAll+0xe0>)
  4014f4:	4798      	blx	r3
}
  4014f6:	4630      	mov	r0, r6
  4014f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4014fc:	00400b0d 	.word	0x00400b0d
  401500:	20000be0 	.word	0x20000be0
  401504:	20000bd8 	.word	0x20000bd8
  401508:	20000c20 	.word	0x20000c20
  40150c:	20000b74 	.word	0x20000b74
  401510:	004009f9 	.word	0x004009f9
  401514:	20000b68 	.word	0x20000b68
  401518:	20000bdc 	.word	0x20000bdc
  40151c:	00401329 	.word	0x00401329
  401520:	20000c18 	.word	0x20000c18
  401524:	00400afd 	.word	0x00400afd
  401528:	00400b25 	.word	0x00400b25
  40152c:	00400a4f 	.word	0x00400a4f
  401530:	20000be8 	.word	0x20000be8

00401534 <vTaskDelay>:
	{
  401534:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( portTickType ) 0 )
  401536:	b910      	cbnz	r0, 40153e <vTaskDelay+0xa>
			portYIELD_WITHIN_API();
  401538:	4b0a      	ldr	r3, [pc, #40]	; (401564 <vTaskDelay+0x30>)
  40153a:	4798      	blx	r3
  40153c:	bd10      	pop	{r4, pc}
  40153e:	4604      	mov	r4, r0
			vTaskSuspendAll();
  401540:	4b09      	ldr	r3, [pc, #36]	; (401568 <vTaskDelay+0x34>)
  401542:	4798      	blx	r3
				xTimeToWake = xTickCount + xTicksToDelay;
  401544:	4b09      	ldr	r3, [pc, #36]	; (40156c <vTaskDelay+0x38>)
  401546:	681b      	ldr	r3, [r3, #0]
  401548:	441c      	add	r4, r3
				vListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  40154a:	4b09      	ldr	r3, [pc, #36]	; (401570 <vTaskDelay+0x3c>)
  40154c:	6818      	ldr	r0, [r3, #0]
  40154e:	3004      	adds	r0, #4
  401550:	4b08      	ldr	r3, [pc, #32]	; (401574 <vTaskDelay+0x40>)
  401552:	4798      	blx	r3
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  401554:	4620      	mov	r0, r4
  401556:	4b08      	ldr	r3, [pc, #32]	; (401578 <vTaskDelay+0x44>)
  401558:	4798      	blx	r3
			xAlreadyYielded = xTaskResumeAll();
  40155a:	4b08      	ldr	r3, [pc, #32]	; (40157c <vTaskDelay+0x48>)
  40155c:	4798      	blx	r3
		if( !xAlreadyYielded )
  40155e:	2800      	cmp	r0, #0
  401560:	d1ec      	bne.n	40153c <vTaskDelay+0x8>
  401562:	e7e9      	b.n	401538 <vTaskDelay+0x4>
  401564:	00400afd 	.word	0x00400afd
  401568:	0040130d 	.word	0x0040130d
  40156c:	20000c4c 	.word	0x20000c4c
  401570:	20000b68 	.word	0x20000b68
  401574:	00400a4f 	.word	0x00400a4f
  401578:	00400fd9 	.word	0x00400fd9
  40157c:	00401449 	.word	0x00401449

00401580 <vTaskList>:
	{
  401580:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401584:	4606      	mov	r6, r0
		vTaskSuspendAll();
  401586:	4b26      	ldr	r3, [pc, #152]	; (401620 <vTaskList+0xa0>)
  401588:	4798      	blx	r3
			*pcWriteBuffer = ( signed char ) 0x00;
  40158a:	2300      	movs	r3, #0
  40158c:	7033      	strb	r3, [r6, #0]
			strcat( ( char * ) pcWriteBuffer, ( const char * ) "\r\n" );
  40158e:	4630      	mov	r0, r6
  401590:	4b24      	ldr	r3, [pc, #144]	; (401624 <vTaskList+0xa4>)
  401592:	4798      	blx	r3
  401594:	1832      	adds	r2, r6, r0
  401596:	4b24      	ldr	r3, [pc, #144]	; (401628 <vTaskList+0xa8>)
  401598:	8819      	ldrh	r1, [r3, #0]
  40159a:	789b      	ldrb	r3, [r3, #2]
  40159c:	5231      	strh	r1, [r6, r0]
  40159e:	7093      	strb	r3, [r2, #2]
			uxQueue = uxTopUsedPriority + ( unsigned portBASE_TYPE ) 1U;
  4015a0:	4b22      	ldr	r3, [pc, #136]	; (40162c <vTaskList+0xac>)
  4015a2:	681c      	ldr	r4, [r3, #0]
  4015a4:	3401      	adds	r4, #1
  4015a6:	eb04 0384 	add.w	r3, r4, r4, lsl #2
  4015aa:	4d21      	ldr	r5, [pc, #132]	; (401630 <vTaskList+0xb0>)
  4015ac:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4015b0:	3d14      	subs	r5, #20
				if( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxQueue ] ) ) == pdFALSE )
  4015b2:	4f1f      	ldr	r7, [pc, #124]	; (401630 <vTaskList+0xb0>)
					prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) &( pxReadyTasksLists[ uxQueue ] ), tskREADY_CHAR );
  4015b4:	f04f 0952 	mov.w	r9, #82	; 0x52
  4015b8:	f8df 8088 	ldr.w	r8, [pc, #136]	; 401644 <vTaskList+0xc4>
  4015bc:	e001      	b.n	4015c2 <vTaskList+0x42>
  4015be:	3d14      	subs	r5, #20
			}while( uxQueue > ( unsigned short ) tskIDLE_PRIORITY );
  4015c0:	b15c      	cbz	r4, 4015da <vTaskList+0x5a>
				uxQueue--;
  4015c2:	3c01      	subs	r4, #1
				if( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxQueue ] ) ) == pdFALSE )
  4015c4:	eb04 0384 	add.w	r3, r4, r4, lsl #2
  4015c8:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
  4015cc:	2b00      	cmp	r3, #0
  4015ce:	d0f6      	beq.n	4015be <vTaskList+0x3e>
					prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) &( pxReadyTasksLists[ uxQueue ] ), tskREADY_CHAR );
  4015d0:	464a      	mov	r2, r9
  4015d2:	4629      	mov	r1, r5
  4015d4:	4630      	mov	r0, r6
  4015d6:	47c0      	blx	r8
  4015d8:	e7f1      	b.n	4015be <vTaskList+0x3e>
			if( listLIST_IS_EMPTY( pxDelayedTaskList ) == pdFALSE )
  4015da:	4b16      	ldr	r3, [pc, #88]	; (401634 <vTaskList+0xb4>)
  4015dc:	681b      	ldr	r3, [r3, #0]
  4015de:	681b      	ldr	r3, [r3, #0]
  4015e0:	b953      	cbnz	r3, 4015f8 <vTaskList+0x78>
			if( listLIST_IS_EMPTY( pxOverflowDelayedTaskList ) == pdFALSE )
  4015e2:	4b15      	ldr	r3, [pc, #84]	; (401638 <vTaskList+0xb8>)
  4015e4:	681b      	ldr	r3, [r3, #0]
  4015e6:	681b      	ldr	r3, [r3, #0]
  4015e8:	b96b      	cbnz	r3, 401606 <vTaskList+0x86>
				if( listLIST_IS_EMPTY( &xSuspendedTaskList ) == pdFALSE )
  4015ea:	4b14      	ldr	r3, [pc, #80]	; (40163c <vTaskList+0xbc>)
  4015ec:	681b      	ldr	r3, [r3, #0]
  4015ee:	b98b      	cbnz	r3, 401614 <vTaskList+0x94>
		xTaskResumeAll();
  4015f0:	4b13      	ldr	r3, [pc, #76]	; (401640 <vTaskList+0xc0>)
  4015f2:	4798      	blx	r3
  4015f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) pxDelayedTaskList, tskBLOCKED_CHAR );
  4015f8:	4b0e      	ldr	r3, [pc, #56]	; (401634 <vTaskList+0xb4>)
  4015fa:	6819      	ldr	r1, [r3, #0]
  4015fc:	2242      	movs	r2, #66	; 0x42
  4015fe:	4630      	mov	r0, r6
  401600:	4b10      	ldr	r3, [pc, #64]	; (401644 <vTaskList+0xc4>)
  401602:	4798      	blx	r3
  401604:	e7ed      	b.n	4015e2 <vTaskList+0x62>
				prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) pxOverflowDelayedTaskList, tskBLOCKED_CHAR );
  401606:	4b0c      	ldr	r3, [pc, #48]	; (401638 <vTaskList+0xb8>)
  401608:	6819      	ldr	r1, [r3, #0]
  40160a:	2242      	movs	r2, #66	; 0x42
  40160c:	4630      	mov	r0, r6
  40160e:	4b0d      	ldr	r3, [pc, #52]	; (401644 <vTaskList+0xc4>)
  401610:	4798      	blx	r3
  401612:	e7ea      	b.n	4015ea <vTaskList+0x6a>
					prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) &xSuspendedTaskList, tskSUSPENDED_CHAR );
  401614:	2253      	movs	r2, #83	; 0x53
  401616:	4909      	ldr	r1, [pc, #36]	; (40163c <vTaskList+0xbc>)
  401618:	4630      	mov	r0, r6
  40161a:	4b0a      	ldr	r3, [pc, #40]	; (401644 <vTaskList+0xc4>)
  40161c:	4798      	blx	r3
  40161e:	e7e7      	b.n	4015f0 <vTaskList+0x70>
  401620:	0040130d 	.word	0x0040130d
  401624:	00402919 	.word	0x00402919
  401628:	004082d4 	.word	0x004082d4
  40162c:	20000bec 	.word	0x20000bec
  401630:	20000b74 	.word	0x20000b74
  401634:	20000b6c 	.word	0x20000b6c
  401638:	20000b70 	.word	0x20000b70
  40163c:	20000c38 	.word	0x20000c38
  401640:	00401449 	.word	0x00401449
  401644:	00401045 	.word	0x00401045

00401648 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
  401648:	4b40      	ldr	r3, [pc, #256]	; (40174c <vTaskSwitchContext+0x104>)
  40164a:	681b      	ldr	r3, [r3, #0]
  40164c:	2b00      	cmp	r3, #0
  40164e:	d151      	bne.n	4016f4 <vTaskSwitchContext+0xac>
{
  401650:	b510      	push	{r4, lr}
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
  401652:	4b3f      	ldr	r3, [pc, #252]	; (401750 <vTaskSwitchContext+0x108>)
  401654:	681a      	ldr	r2, [r3, #0]
  401656:	681b      	ldr	r3, [r3, #0]
  401658:	6812      	ldr	r2, [r2, #0]
  40165a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40165c:	429a      	cmp	r2, r3
  40165e:	d94d      	bls.n	4016fc <vTaskSwitchContext+0xb4>
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
  401660:	4b3b      	ldr	r3, [pc, #236]	; (401750 <vTaskSwitchContext+0x108>)
  401662:	681b      	ldr	r3, [r3, #0]
  401664:	2214      	movs	r2, #20
  401666:	493b      	ldr	r1, [pc, #236]	; (401754 <vTaskSwitchContext+0x10c>)
  401668:	6b18      	ldr	r0, [r3, #48]	; 0x30
  40166a:	4b3b      	ldr	r3, [pc, #236]	; (401758 <vTaskSwitchContext+0x110>)
  40166c:	4798      	blx	r3
  40166e:	2800      	cmp	r0, #0
  401670:	d14b      	bne.n	40170a <vTaskSwitchContext+0xc2>
		while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
  401672:	4b3a      	ldr	r3, [pc, #232]	; (40175c <vTaskSwitchContext+0x114>)
  401674:	681b      	ldr	r3, [r3, #0]
  401676:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40167a:	009b      	lsls	r3, r3, #2
  40167c:	4a38      	ldr	r2, [pc, #224]	; (401760 <vTaskSwitchContext+0x118>)
  40167e:	58d3      	ldr	r3, [r2, r3]
  401680:	b95b      	cbnz	r3, 40169a <vTaskSwitchContext+0x52>
			--uxTopReadyPriority;
  401682:	4a36      	ldr	r2, [pc, #216]	; (40175c <vTaskSwitchContext+0x114>)
		while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
  401684:	4936      	ldr	r1, [pc, #216]	; (401760 <vTaskSwitchContext+0x118>)
			--uxTopReadyPriority;
  401686:	6813      	ldr	r3, [r2, #0]
  401688:	3b01      	subs	r3, #1
  40168a:	6013      	str	r3, [r2, #0]
		while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
  40168c:	6813      	ldr	r3, [r2, #0]
  40168e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  401692:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  401696:	2b00      	cmp	r3, #0
  401698:	d0f5      	beq.n	401686 <vTaskSwitchContext+0x3e>
		listGET_OWNER_OF_NEXT_ENTRY( pxCurrentTCB, &( pxReadyTasksLists[ uxTopReadyPriority ] ) );
  40169a:	4b30      	ldr	r3, [pc, #192]	; (40175c <vTaskSwitchContext+0x114>)
  40169c:	681b      	ldr	r3, [r3, #0]
  40169e:	4a30      	ldr	r2, [pc, #192]	; (401760 <vTaskSwitchContext+0x118>)
  4016a0:	0099      	lsls	r1, r3, #2
  4016a2:	18c8      	adds	r0, r1, r3
  4016a4:	eb02 0080 	add.w	r0, r2, r0, lsl #2
  4016a8:	6844      	ldr	r4, [r0, #4]
  4016aa:	6864      	ldr	r4, [r4, #4]
  4016ac:	6044      	str	r4, [r0, #4]
  4016ae:	4419      	add	r1, r3
  4016b0:	4602      	mov	r2, r0
  4016b2:	3208      	adds	r2, #8
  4016b4:	4294      	cmp	r4, r2
  4016b6:	d02f      	beq.n	401718 <vTaskSwitchContext+0xd0>
  4016b8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4016bc:	4a28      	ldr	r2, [pc, #160]	; (401760 <vTaskSwitchContext+0x118>)
  4016be:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  4016c2:	685b      	ldr	r3, [r3, #4]
  4016c4:	68da      	ldr	r2, [r3, #12]
  4016c6:	4b22      	ldr	r3, [pc, #136]	; (401750 <vTaskSwitchContext+0x108>)
  4016c8:	601a      	str	r2, [r3, #0]
		vWriteTraceToBuffer();
  4016ca:	4b26      	ldr	r3, [pc, #152]	; (401764 <vTaskSwitchContext+0x11c>)
  4016cc:	681b      	ldr	r3, [r3, #0]
  4016ce:	b183      	cbz	r3, 4016f2 <vTaskSwitchContext+0xaa>
  4016d0:	4b1f      	ldr	r3, [pc, #124]	; (401750 <vTaskSwitchContext+0x108>)
  4016d2:	681b      	ldr	r3, [r3, #0]
  4016d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
  4016d6:	4b24      	ldr	r3, [pc, #144]	; (401768 <vTaskSwitchContext+0x120>)
  4016d8:	681b      	ldr	r3, [r3, #0]
  4016da:	429a      	cmp	r2, r3
  4016dc:	d009      	beq.n	4016f2 <vTaskSwitchContext+0xaa>
  4016de:	4b23      	ldr	r3, [pc, #140]	; (40176c <vTaskSwitchContext+0x124>)
  4016e0:	681b      	ldr	r3, [r3, #0]
  4016e2:	3308      	adds	r3, #8
  4016e4:	4a22      	ldr	r2, [pc, #136]	; (401770 <vTaskSwitchContext+0x128>)
  4016e6:	6812      	ldr	r2, [r2, #0]
  4016e8:	429a      	cmp	r2, r3
  4016ea:	d81c      	bhi.n	401726 <vTaskSwitchContext+0xde>
  4016ec:	2200      	movs	r2, #0
  4016ee:	4b1d      	ldr	r3, [pc, #116]	; (401764 <vTaskSwitchContext+0x11c>)
  4016f0:	601a      	str	r2, [r3, #0]
  4016f2:	bd10      	pop	{r4, pc}
		xMissedYield = pdTRUE;
  4016f4:	2201      	movs	r2, #1
  4016f6:	4b1f      	ldr	r3, [pc, #124]	; (401774 <vTaskSwitchContext+0x12c>)
  4016f8:	601a      	str	r2, [r3, #0]
  4016fa:	4770      	bx	lr
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
  4016fc:	4b14      	ldr	r3, [pc, #80]	; (401750 <vTaskSwitchContext+0x108>)
  4016fe:	6818      	ldr	r0, [r3, #0]
  401700:	6819      	ldr	r1, [r3, #0]
  401702:	3134      	adds	r1, #52	; 0x34
  401704:	4b1c      	ldr	r3, [pc, #112]	; (401778 <vTaskSwitchContext+0x130>)
  401706:	4798      	blx	r3
  401708:	e7aa      	b.n	401660 <vTaskSwitchContext+0x18>
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
  40170a:	4b11      	ldr	r3, [pc, #68]	; (401750 <vTaskSwitchContext+0x108>)
  40170c:	6818      	ldr	r0, [r3, #0]
  40170e:	6819      	ldr	r1, [r3, #0]
  401710:	3134      	adds	r1, #52	; 0x34
  401712:	4b19      	ldr	r3, [pc, #100]	; (401778 <vTaskSwitchContext+0x130>)
  401714:	4798      	blx	r3
  401716:	e7ac      	b.n	401672 <vTaskSwitchContext+0x2a>
		listGET_OWNER_OF_NEXT_ENTRY( pxCurrentTCB, &( pxReadyTasksLists[ uxTopReadyPriority ] ) );
  401718:	6860      	ldr	r0, [r4, #4]
  40171a:	460a      	mov	r2, r1
  40171c:	4910      	ldr	r1, [pc, #64]	; (401760 <vTaskSwitchContext+0x118>)
  40171e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  401722:	6050      	str	r0, [r2, #4]
  401724:	e7c8      	b.n	4016b8 <vTaskSwitchContext+0x70>
		vWriteTraceToBuffer();
  401726:	4b0a      	ldr	r3, [pc, #40]	; (401750 <vTaskSwitchContext+0x108>)
  401728:	681b      	ldr	r3, [r3, #0]
  40172a:	6c59      	ldr	r1, [r3, #68]	; 0x44
  40172c:	4b0e      	ldr	r3, [pc, #56]	; (401768 <vTaskSwitchContext+0x120>)
  40172e:	6019      	str	r1, [r3, #0]
  401730:	4b0e      	ldr	r3, [pc, #56]	; (40176c <vTaskSwitchContext+0x124>)
  401732:	681a      	ldr	r2, [r3, #0]
  401734:	4811      	ldr	r0, [pc, #68]	; (40177c <vTaskSwitchContext+0x134>)
  401736:	6800      	ldr	r0, [r0, #0]
  401738:	6010      	str	r0, [r2, #0]
  40173a:	681a      	ldr	r2, [r3, #0]
  40173c:	3204      	adds	r2, #4
  40173e:	601a      	str	r2, [r3, #0]
  401740:	681a      	ldr	r2, [r3, #0]
  401742:	6011      	str	r1, [r2, #0]
  401744:	681a      	ldr	r2, [r3, #0]
  401746:	3204      	adds	r2, #4
  401748:	601a      	str	r2, [r3, #0]
  40174a:	bd10      	pop	{r4, pc}
  40174c:	20000be0 	.word	0x20000be0
  401750:	20000b68 	.word	0x20000b68
  401754:	0040827c 	.word	0x0040827c
  401758:	00402461 	.word	0x00402461
  40175c:	20000be8 	.word	0x20000be8
  401760:	20000b74 	.word	0x20000b74
  401764:	20000c50 	.word	0x20000c50
  401768:	200000ec 	.word	0x200000ec
  40176c:	20000b60 	.word	0x20000b60
  401770:	20000b64 	.word	0x20000b64
  401774:	20000c18 	.word	0x20000c18
  401778:	00401c3d 	.word	0x00401c3d
  40177c:	20000c4c 	.word	0x20000c4c

00401780 <vTaskPlaceOnEventList>:
{
  401780:	b538      	push	{r3, r4, r5, lr}
  401782:	460d      	mov	r5, r1
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  401784:	4c0b      	ldr	r4, [pc, #44]	; (4017b4 <vTaskPlaceOnEventList+0x34>)
  401786:	6821      	ldr	r1, [r4, #0]
  401788:	3118      	adds	r1, #24
  40178a:	4b0b      	ldr	r3, [pc, #44]	; (4017b8 <vTaskPlaceOnEventList+0x38>)
  40178c:	4798      	blx	r3
	vListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  40178e:	6820      	ldr	r0, [r4, #0]
  401790:	3004      	adds	r0, #4
  401792:	4b0a      	ldr	r3, [pc, #40]	; (4017bc <vTaskPlaceOnEventList+0x3c>)
  401794:	4798      	blx	r3
		if( xTicksToWait == portMAX_DELAY )
  401796:	f1b5 3fff 	cmp.w	r5, #4294967295
  40179a:	d005      	beq.n	4017a8 <vTaskPlaceOnEventList+0x28>
			xTimeToWake = xTickCount + xTicksToWait;
  40179c:	4b08      	ldr	r3, [pc, #32]	; (4017c0 <vTaskPlaceOnEventList+0x40>)
  40179e:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  4017a0:	4428      	add	r0, r5
  4017a2:	4b08      	ldr	r3, [pc, #32]	; (4017c4 <vTaskPlaceOnEventList+0x44>)
  4017a4:	4798      	blx	r3
  4017a6:	bd38      	pop	{r3, r4, r5, pc}
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  4017a8:	6821      	ldr	r1, [r4, #0]
  4017aa:	3104      	adds	r1, #4
  4017ac:	4806      	ldr	r0, [pc, #24]	; (4017c8 <vTaskPlaceOnEventList+0x48>)
  4017ae:	4b07      	ldr	r3, [pc, #28]	; (4017cc <vTaskPlaceOnEventList+0x4c>)
  4017b0:	4798      	blx	r3
  4017b2:	bd38      	pop	{r3, r4, r5, pc}
  4017b4:	20000b68 	.word	0x20000b68
  4017b8:	00400a15 	.word	0x00400a15
  4017bc:	00400a4f 	.word	0x00400a4f
  4017c0:	20000c4c 	.word	0x20000c4c
  4017c4:	00400fd9 	.word	0x00400fd9
  4017c8:	20000c38 	.word	0x20000c38
  4017cc:	004009f9 	.word	0x004009f9

004017d0 <xTaskRemoveFromEventList>:
{
  4017d0:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  4017d2:	68c3      	ldr	r3, [r0, #12]
  4017d4:	68dc      	ldr	r4, [r3, #12]
	vListRemove( &( pxUnblockedTCB->xEventListItem ) );
  4017d6:	f104 0518 	add.w	r5, r4, #24
  4017da:	4628      	mov	r0, r5
  4017dc:	4b12      	ldr	r3, [pc, #72]	; (401828 <xTaskRemoveFromEventList+0x58>)
  4017de:	4798      	blx	r3
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  4017e0:	4b12      	ldr	r3, [pc, #72]	; (40182c <xTaskRemoveFromEventList+0x5c>)
  4017e2:	681b      	ldr	r3, [r3, #0]
  4017e4:	b9db      	cbnz	r3, 40181e <xTaskRemoveFromEventList+0x4e>
		vListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  4017e6:	1d25      	adds	r5, r4, #4
  4017e8:	4628      	mov	r0, r5
  4017ea:	4b0f      	ldr	r3, [pc, #60]	; (401828 <xTaskRemoveFromEventList+0x58>)
  4017ec:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
  4017ee:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  4017f0:	4b0f      	ldr	r3, [pc, #60]	; (401830 <xTaskRemoveFromEventList+0x60>)
  4017f2:	681b      	ldr	r3, [r3, #0]
  4017f4:	4298      	cmp	r0, r3
  4017f6:	bf84      	itt	hi
  4017f8:	4b0d      	ldrhi	r3, [pc, #52]	; (401830 <xTaskRemoveFromEventList+0x60>)
  4017fa:	6018      	strhi	r0, [r3, #0]
  4017fc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401800:	4629      	mov	r1, r5
  401802:	4b0c      	ldr	r3, [pc, #48]	; (401834 <xTaskRemoveFromEventList+0x64>)
  401804:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  401808:	4b0b      	ldr	r3, [pc, #44]	; (401838 <xTaskRemoveFromEventList+0x68>)
  40180a:	4798      	blx	r3
	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
  40180c:	4b0b      	ldr	r3, [pc, #44]	; (40183c <xTaskRemoveFromEventList+0x6c>)
  40180e:	681b      	ldr	r3, [r3, #0]
  401810:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  401812:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
  401814:	4298      	cmp	r0, r3
  401816:	bf34      	ite	cc
  401818:	2000      	movcc	r0, #0
  40181a:	2001      	movcs	r0, #1
  40181c:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  40181e:	4629      	mov	r1, r5
  401820:	4807      	ldr	r0, [pc, #28]	; (401840 <xTaskRemoveFromEventList+0x70>)
  401822:	4b05      	ldr	r3, [pc, #20]	; (401838 <xTaskRemoveFromEventList+0x68>)
  401824:	4798      	blx	r3
  401826:	e7f1      	b.n	40180c <xTaskRemoveFromEventList+0x3c>
  401828:	00400a4f 	.word	0x00400a4f
  40182c:	20000be0 	.word	0x20000be0
  401830:	20000be8 	.word	0x20000be8
  401834:	20000b74 	.word	0x20000b74
  401838:	004009f9 	.word	0x004009f9
  40183c:	20000b68 	.word	0x20000b68
  401840:	20000c20 	.word	0x20000c20

00401844 <vTaskSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  401844:	4b03      	ldr	r3, [pc, #12]	; (401854 <vTaskSetTimeOutState+0x10>)
  401846:	681b      	ldr	r3, [r3, #0]
  401848:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  40184a:	4b03      	ldr	r3, [pc, #12]	; (401858 <vTaskSetTimeOutState+0x14>)
  40184c:	681b      	ldr	r3, [r3, #0]
  40184e:	6043      	str	r3, [r0, #4]
  401850:	4770      	bx	lr
  401852:	bf00      	nop
  401854:	20000c1c 	.word	0x20000c1c
  401858:	20000c4c 	.word	0x20000c4c

0040185c <xTaskCheckForTimeOut>:
{
  40185c:	b538      	push	{r3, r4, r5, lr}
  40185e:	4604      	mov	r4, r0
  401860:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  401862:	4b14      	ldr	r3, [pc, #80]	; (4018b4 <xTaskCheckForTimeOut+0x58>)
  401864:	4798      	blx	r3
			if( *pxTicksToWait == portMAX_DELAY )
  401866:	682b      	ldr	r3, [r5, #0]
  401868:	f1b3 3fff 	cmp.w	r3, #4294967295
  40186c:	d01e      	beq.n	4018ac <xTaskCheckForTimeOut+0x50>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
  40186e:	4a12      	ldr	r2, [pc, #72]	; (4018b8 <xTaskCheckForTimeOut+0x5c>)
  401870:	6812      	ldr	r2, [r2, #0]
  401872:	6821      	ldr	r1, [r4, #0]
  401874:	4291      	cmp	r1, r2
  401876:	d004      	beq.n	401882 <xTaskCheckForTimeOut+0x26>
  401878:	4a10      	ldr	r2, [pc, #64]	; (4018bc <xTaskCheckForTimeOut+0x60>)
  40187a:	6812      	ldr	r2, [r2, #0]
  40187c:	6861      	ldr	r1, [r4, #4]
  40187e:	4291      	cmp	r1, r2
  401880:	d916      	bls.n	4018b0 <xTaskCheckForTimeOut+0x54>
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
  401882:	4a0e      	ldr	r2, [pc, #56]	; (4018bc <xTaskCheckForTimeOut+0x60>)
  401884:	6812      	ldr	r2, [r2, #0]
  401886:	6861      	ldr	r1, [r4, #4]
  401888:	1a52      	subs	r2, r2, r1
  40188a:	4293      	cmp	r3, r2
  40188c:	d804      	bhi.n	401898 <xTaskCheckForTimeOut+0x3c>
			xReturn = pdTRUE;
  40188e:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
  401890:	4b0b      	ldr	r3, [pc, #44]	; (4018c0 <xTaskCheckForTimeOut+0x64>)
  401892:	4798      	blx	r3
}
  401894:	4620      	mov	r0, r4
  401896:	bd38      	pop	{r3, r4, r5, pc}
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
  401898:	4a08      	ldr	r2, [pc, #32]	; (4018bc <xTaskCheckForTimeOut+0x60>)
  40189a:	6812      	ldr	r2, [r2, #0]
  40189c:	1a51      	subs	r1, r2, r1
  40189e:	1a5b      	subs	r3, r3, r1
  4018a0:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
  4018a2:	4620      	mov	r0, r4
  4018a4:	4b07      	ldr	r3, [pc, #28]	; (4018c4 <xTaskCheckForTimeOut+0x68>)
  4018a6:	4798      	blx	r3
			xReturn = pdFALSE;
  4018a8:	2400      	movs	r4, #0
  4018aa:	e7f1      	b.n	401890 <xTaskCheckForTimeOut+0x34>
				xReturn = pdFALSE;
  4018ac:	2400      	movs	r4, #0
  4018ae:	e7ef      	b.n	401890 <xTaskCheckForTimeOut+0x34>
			xReturn = pdTRUE;
  4018b0:	2401      	movs	r4, #1
  4018b2:	e7ed      	b.n	401890 <xTaskCheckForTimeOut+0x34>
  4018b4:	00400b0d 	.word	0x00400b0d
  4018b8:	20000c1c 	.word	0x20000c1c
  4018bc:	20000c4c 	.word	0x20000c4c
  4018c0:	00400b25 	.word	0x00400b25
  4018c4:	00401845 	.word	0x00401845

004018c8 <vTaskMissedYield>:
	xMissedYield = pdTRUE;
  4018c8:	2201      	movs	r2, #1
  4018ca:	4b01      	ldr	r3, [pc, #4]	; (4018d0 <vTaskMissedYield+0x8>)
  4018cc:	601a      	str	r2, [r3, #0]
  4018ce:	4770      	bx	lr
  4018d0:	20000c18 	.word	0x20000c18

004018d4 <xTaskGetCurrentTaskHandle>:
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
  4018d4:	4b01      	ldr	r3, [pc, #4]	; (4018dc <xTaskGetCurrentTaskHandle+0x8>)
  4018d6:	6818      	ldr	r0, [r3, #0]

		return xReturn;
	}
  4018d8:	4770      	bx	lr
  4018da:	bf00      	nop
  4018dc:	20000b68 	.word	0x20000b68

004018e0 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
  4018e0:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		configASSERT( pxMutexHolder );

		if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  4018e2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  4018e4:	4a17      	ldr	r2, [pc, #92]	; (401944 <vTaskPriorityInherit+0x64>)
  4018e6:	6812      	ldr	r2, [r2, #0]
  4018e8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  4018ea:	4293      	cmp	r3, r2
  4018ec:	d211      	bcs.n	401912 <vTaskPriorityInherit+0x32>
		{
			/* Adjust the mutex holder state to account for its new priority. */
			listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
  4018ee:	4a15      	ldr	r2, [pc, #84]	; (401944 <vTaskPriorityInherit+0x64>)
  4018f0:	6812      	ldr	r2, [r2, #0]
  4018f2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  4018f4:	f1c2 0205 	rsb	r2, r2, #5
  4018f8:	6182      	str	r2, [r0, #24]

			/* If the task being modified is in the ready state it will need to
			be moved in to a new list. */
			if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) )
  4018fa:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4018fe:	4a12      	ldr	r2, [pc, #72]	; (401948 <vTaskPriorityInherit+0x68>)
  401900:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  401904:	6942      	ldr	r2, [r0, #20]
  401906:	429a      	cmp	r2, r3
  401908:	d004      	beq.n	401914 <vTaskPriorityInherit+0x34>
				prvAddTaskToReadyQueue( pxTCB );
			}
			else
			{
				/* Just inherit the priority. */
				pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  40190a:	4b0e      	ldr	r3, [pc, #56]	; (401944 <vTaskPriorityInherit+0x64>)
  40190c:	681b      	ldr	r3, [r3, #0]
  40190e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401910:	62c3      	str	r3, [r0, #44]	; 0x2c
  401912:	bd38      	pop	{r3, r4, r5, pc}
  401914:	4605      	mov	r5, r0
				vListRemove( &( pxTCB->xGenericListItem ) );
  401916:	1d04      	adds	r4, r0, #4
  401918:	4620      	mov	r0, r4
  40191a:	4b0c      	ldr	r3, [pc, #48]	; (40194c <vTaskPriorityInherit+0x6c>)
  40191c:	4798      	blx	r3
				pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  40191e:	4b09      	ldr	r3, [pc, #36]	; (401944 <vTaskPriorityInherit+0x64>)
  401920:	681b      	ldr	r3, [r3, #0]
  401922:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  401924:	62e8      	str	r0, [r5, #44]	; 0x2c
				prvAddTaskToReadyQueue( pxTCB );
  401926:	4b0a      	ldr	r3, [pc, #40]	; (401950 <vTaskPriorityInherit+0x70>)
  401928:	681b      	ldr	r3, [r3, #0]
  40192a:	4298      	cmp	r0, r3
  40192c:	bf84      	itt	hi
  40192e:	4b08      	ldrhi	r3, [pc, #32]	; (401950 <vTaskPriorityInherit+0x70>)
  401930:	6018      	strhi	r0, [r3, #0]
  401932:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401936:	4621      	mov	r1, r4
  401938:	4b03      	ldr	r3, [pc, #12]	; (401948 <vTaskPriorityInherit+0x68>)
  40193a:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  40193e:	4b05      	ldr	r3, [pc, #20]	; (401954 <vTaskPriorityInherit+0x74>)
  401940:	4798      	blx	r3
  401942:	bd38      	pop	{r3, r4, r5, pc}
  401944:	20000b68 	.word	0x20000b68
  401948:	20000b74 	.word	0x20000b74
  40194c:	00400a4f 	.word	0x00400a4f
  401950:	20000be8 	.word	0x20000be8
  401954:	004009f9 	.word	0x004009f9

00401958 <vTaskPriorityDisinherit>:

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
  401958:	b1e8      	cbz	r0, 401996 <vTaskPriorityDisinherit+0x3e>
	{
  40195a:	b538      	push	{r3, r4, r5, lr}
  40195c:	4604      	mov	r4, r0
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  40195e:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
  401960:	6c82      	ldr	r2, [r0, #72]	; 0x48
  401962:	4291      	cmp	r1, r2
  401964:	d016      	beq.n	401994 <vTaskPriorityDisinherit+0x3c>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				vListRemove( &( pxTCB->xGenericListItem ) );
  401966:	1d05      	adds	r5, r0, #4
  401968:	4628      	mov	r0, r5
  40196a:	4b0b      	ldr	r3, [pc, #44]	; (401998 <vTaskPriorityDisinherit+0x40>)
  40196c:	4798      	blx	r3

				/* Disinherit the priority before adding ourselves into the new
				ready list. */
				pxTCB->uxPriority = pxTCB->uxBasePriority;
  40196e:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  401970:	62e0      	str	r0, [r4, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
  401972:	f1c0 0305 	rsb	r3, r0, #5
  401976:	61a3      	str	r3, [r4, #24]
				prvAddTaskToReadyQueue( pxTCB );
  401978:	4b08      	ldr	r3, [pc, #32]	; (40199c <vTaskPriorityDisinherit+0x44>)
  40197a:	681b      	ldr	r3, [r3, #0]
  40197c:	4298      	cmp	r0, r3
  40197e:	bf84      	itt	hi
  401980:	4b06      	ldrhi	r3, [pc, #24]	; (40199c <vTaskPriorityDisinherit+0x44>)
  401982:	6018      	strhi	r0, [r3, #0]
  401984:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401988:	4629      	mov	r1, r5
  40198a:	4b05      	ldr	r3, [pc, #20]	; (4019a0 <vTaskPriorityDisinherit+0x48>)
  40198c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  401990:	4b04      	ldr	r3, [pc, #16]	; (4019a4 <vTaskPriorityDisinherit+0x4c>)
  401992:	4798      	blx	r3
  401994:	bd38      	pop	{r3, r4, r5, pc}
  401996:	4770      	bx	lr
  401998:	00400a4f 	.word	0x00400a4f
  40199c:	20000be8 	.word	0x20000be8
  4019a0:	20000b74 	.word	0x20000b74
  4019a4:	004009f9 	.word	0x004009f9

004019a8 <Atuador>:
		
    } 
} 
  
static void Atuador(void *pvParameters) 
{ 
  4019a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4019ac:	b083      	sub	sp, #12
    portBASE_TYPE xStatus; 
	
     
    for (;;) { 
		
		printf("Esta no atuador\r\n"); 
  4019ae:	f8df 9068 	ldr.w	r9, [pc, #104]	; 401a18 <Atuador+0x70>
  4019b2:	4f12      	ldr	r7, [pc, #72]	; (4019fc <Atuador+0x54>)
        /*if( uxQueueMessagesWaiting( xQueue2 ) != 0){ 
            printf("Fila deveria estar vazia \r \n"); 
        } */
         
        /** ARMAZENA VALOR DA FILA EM ValorLido E PRINTA ELE NA TELA*/ 
        xStatus = xQueueReceive (xQueue2 , &DutyCicle, Tempo_espera); 
  4019b4:	f8df 8064 	ldr.w	r8, [pc, #100]	; 401a1c <Atuador+0x74>
  4019b8:	e011      	b.n	4019de <Atuador+0x36>
        /** CHECA SE DEU ERRADO*/
        if( xStatus != pdPASS){
	        printf("No conseguiu receber o elemento da fila\r\n");
        }
        else{
	        printf("Recebeu elemento da fila = %u\r\n", (unsigned long) DutyCicle);
  4019ba:	9901      	ldr	r1, [sp, #4]
  4019bc:	4810      	ldr	r0, [pc, #64]	; (401a00 <Atuador+0x58>)
  4019be:	47b8      	blx	r7
        }
         
        g_pwm_channel_led.channel = PIN_PWM_LED0_CHANNEL; 
  4019c0:	4c10      	ldr	r4, [pc, #64]	; (401a04 <Atuador+0x5c>)
  4019c2:	2300      	movs	r3, #0
  4019c4:	6023      	str	r3, [r4, #0]
        pwm_channel_update_duty(PWM, &g_pwm_channel_led, DutyCicle); 
  4019c6:	4e10      	ldr	r6, [pc, #64]	; (401a08 <Atuador+0x60>)
  4019c8:	9a01      	ldr	r2, [sp, #4]
  4019ca:	4621      	mov	r1, r4
  4019cc:	4630      	mov	r0, r6
  4019ce:	4d0f      	ldr	r5, [pc, #60]	; (401a0c <Atuador+0x64>)
  4019d0:	47a8      	blx	r5
        g_pwm_channel_led.channel = PIN_PWM_LED1_CHANNEL; 
  4019d2:	2303      	movs	r3, #3
  4019d4:	6023      	str	r3, [r4, #0]
        pwm_channel_update_duty(PWM, &g_pwm_channel_led, DutyCicle); 
  4019d6:	9a01      	ldr	r2, [sp, #4]
  4019d8:	4621      	mov	r1, r4
  4019da:	4630      	mov	r0, r6
  4019dc:	47a8      	blx	r5
		printf("Esta no atuador\r\n"); 
  4019de:	4648      	mov	r0, r9
  4019e0:	47b8      	blx	r7
        xStatus = xQueueReceive (xQueue2 , &DutyCicle, Tempo_espera); 
  4019e2:	2300      	movs	r3, #0
  4019e4:	22fa      	movs	r2, #250	; 0xfa
  4019e6:	a901      	add	r1, sp, #4
  4019e8:	f8d8 0000 	ldr.w	r0, [r8]
  4019ec:	4c08      	ldr	r4, [pc, #32]	; (401a10 <Atuador+0x68>)
  4019ee:	47a0      	blx	r4
        if( xStatus != pdPASS){
  4019f0:	2801      	cmp	r0, #1
  4019f2:	d0e2      	beq.n	4019ba <Atuador+0x12>
	        printf("No conseguiu receber o elemento da fila\r\n");
  4019f4:	4807      	ldr	r0, [pc, #28]	; (401a14 <Atuador+0x6c>)
  4019f6:	47b8      	blx	r7
  4019f8:	e7e2      	b.n	4019c0 <Atuador+0x18>
  4019fa:	bf00      	nop
  4019fc:	00401ed5 	.word	0x00401ed5
  401a00:	004082d8 	.word	0x004082d8
  401a04:	20000d94 	.word	0x20000d94
  401a08:	40020000 	.word	0x40020000
  401a0c:	0040015f 	.word	0x0040015f
  401a10:	00400e71 	.word	0x00400e71
  401a14:	004082ac 	.word	0x004082ac
  401a18:	00408298 	.word	0x00408298
  401a1c:	20000da8 	.word	0x20000da8

00401a20 <Controlador>:
{ 
  401a20:	b5f0      	push	{r4, r5, r6, r7, lr}
  401a22:	b083      	sub	sp, #12
		printf("Esta no controlador\r\n");
  401a24:	4f0d      	ldr	r7, [pc, #52]	; (401a5c <Controlador+0x3c>)
  401a26:	4d0e      	ldr	r5, [pc, #56]	; (401a60 <Controlador+0x40>)
		xStatus = xQueueReceive (xQueue1 , &ValorLido, Tempo_espera);
  401a28:	4e0e      	ldr	r6, [pc, #56]	; (401a64 <Controlador+0x44>)
		printf("Esta no controlador\r\n");
  401a2a:	4638      	mov	r0, r7
  401a2c:	47a8      	blx	r5
		xStatus = xQueueReceive (xQueue1 , &ValorLido, Tempo_espera);
  401a2e:	2300      	movs	r3, #0
  401a30:	22fa      	movs	r2, #250	; 0xfa
  401a32:	4669      	mov	r1, sp
  401a34:	6830      	ldr	r0, [r6, #0]
  401a36:	4c0c      	ldr	r4, [pc, #48]	; (401a68 <Controlador+0x48>)
  401a38:	47a0      	blx	r4
        Resultado = ValorLido * 8; 
  401a3a:	9b00      	ldr	r3, [sp, #0]
  401a3c:	00db      	lsls	r3, r3, #3
  401a3e:	a902      	add	r1, sp, #8
  401a40:	f841 3d04 	str.w	r3, [r1, #-4]!
        xStatus = xQueueSend(xQueue2, &Resultado, 0); 
  401a44:	2300      	movs	r3, #0
  401a46:	461a      	mov	r2, r3
  401a48:	4808      	ldr	r0, [pc, #32]	; (401a6c <Controlador+0x4c>)
  401a4a:	6800      	ldr	r0, [r0, #0]
  401a4c:	4c08      	ldr	r4, [pc, #32]	; (401a70 <Controlador+0x50>)
  401a4e:	47a0      	blx	r4
        if( xStatus != pdPASS){
  401a50:	2801      	cmp	r0, #1
  401a52:	d0ea      	beq.n	401a2a <Controlador+0xa>
	        printf("No conseguiu mandar o elemento para fila\r\n");
  401a54:	4807      	ldr	r0, [pc, #28]	; (401a74 <Controlador+0x54>)
  401a56:	47a8      	blx	r5
  401a58:	e7e7      	b.n	401a2a <Controlador+0xa>
  401a5a:	bf00      	nop
  401a5c:	004082f8 	.word	0x004082f8
  401a60:	00401ed5 	.word	0x00401ed5
  401a64:	20000dac 	.word	0x20000dac
  401a68:	00400e71 	.word	0x00400e71
  401a6c:	20000da8 	.word	0x20000da8
  401a70:	00400d69 	.word	0x00400d69
  401a74:	00408310 	.word	0x00408310

00401a78 <Dados_Sensor>:
{ 
  401a78:	b5f0      	push	{r4, r5, r6, r7, lr}
  401a7a:	b083      	sub	sp, #12
    unsigned long dist= 10.70; 
  401a7c:	230a      	movs	r3, #10
  401a7e:	9301      	str	r3, [sp, #4]
        xStatus = xQueueSendToBack(xQueue1, &dist, 10 ); 
  401a80:	4d0c      	ldr	r5, [pc, #48]	; (401ab4 <Dados_Sensor+0x3c>)
  401a82:	4f0d      	ldr	r7, [pc, #52]	; (401ab8 <Dados_Sensor+0x40>)
		printf("Esta no sensor\r\n"); 
  401a84:	4c0d      	ldr	r4, [pc, #52]	; (401abc <Dados_Sensor+0x44>)
  401a86:	e008      	b.n	401a9a <Dados_Sensor+0x22>
		printf("Elementos na fila: %u\r\n", (unsigned int) uxQueueMessagesWaiting( xQueue1 ));
  401a88:	6828      	ldr	r0, [r5, #0]
  401a8a:	4b0d      	ldr	r3, [pc, #52]	; (401ac0 <Dados_Sensor+0x48>)
  401a8c:	4798      	blx	r3
  401a8e:	4601      	mov	r1, r0
  401a90:	480c      	ldr	r0, [pc, #48]	; (401ac4 <Dados_Sensor+0x4c>)
  401a92:	47a0      	blx	r4
        vTaskDelay (200); 
  401a94:	20c8      	movs	r0, #200	; 0xc8
  401a96:	4b0c      	ldr	r3, [pc, #48]	; (401ac8 <Dados_Sensor+0x50>)
  401a98:	4798      	blx	r3
        xStatus = xQueueSendToBack(xQueue1, &dist, 10 ); 
  401a9a:	2300      	movs	r3, #0
  401a9c:	220a      	movs	r2, #10
  401a9e:	a901      	add	r1, sp, #4
  401aa0:	6828      	ldr	r0, [r5, #0]
  401aa2:	47b8      	blx	r7
  401aa4:	4606      	mov	r6, r0
		printf("Esta no sensor\r\n"); 
  401aa6:	4809      	ldr	r0, [pc, #36]	; (401acc <Dados_Sensor+0x54>)
  401aa8:	47a0      	blx	r4
        if( xStatus != pdPASS){ 
  401aaa:	2e01      	cmp	r6, #1
  401aac:	d0ec      	beq.n	401a88 <Dados_Sensor+0x10>
            printf("No conseguiu mandar o elemento para fila\r\n"); 
  401aae:	4808      	ldr	r0, [pc, #32]	; (401ad0 <Dados_Sensor+0x58>)
  401ab0:	47a0      	blx	r4
  401ab2:	e7e9      	b.n	401a88 <Dados_Sensor+0x10>
  401ab4:	20000dac 	.word	0x20000dac
  401ab8:	00400d69 	.word	0x00400d69
  401abc:	00401ed5 	.word	0x00401ed5
  401ac0:	00400fbd 	.word	0x00400fbd
  401ac4:	00408350 	.word	0x00408350
  401ac8:	00401535 	.word	0x00401535
  401acc:	0040833c 	.word	0x0040833c
  401ad0:	00408310 	.word	0x00408310

00401ad4 <task_led>:
  
/** 
* \brief This task, when activated, make LED blink at a fixed rate 
*/ 
static void task_led(void *pvParameters) 
{ 
  401ad4:	b508      	push	{r3, lr}
    /*#if SAM4CM 
        LED_Toggle(LED4); 
    #else 
        LED_Toggle(LED0); 
    #endif */
        vTaskDelay(1000); 
  401ad6:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
  401ada:	4c02      	ldr	r4, [pc, #8]	; (401ae4 <task_led+0x10>)
  401adc:	4628      	mov	r0, r5
  401ade:	47a0      	blx	r4
  401ae0:	e7fc      	b.n	401adc <task_led+0x8>
  401ae2:	bf00      	nop
  401ae4:	00401535 	.word	0x00401535

00401ae8 <task_monitor>:
{ 
  401ae8:	b580      	push	{r7, lr}
        printf("--- task ## %u", (unsigned int)uxTaskGetNumberOfTasks()); 
  401aea:	4f09      	ldr	r7, [pc, #36]	; (401b10 <task_monitor+0x28>)
  401aec:	4e09      	ldr	r6, [pc, #36]	; (401b14 <task_monitor+0x2c>)
  401aee:	4d0a      	ldr	r5, [pc, #40]	; (401b18 <task_monitor+0x30>)
  401af0:	47b8      	blx	r7
  401af2:	4601      	mov	r1, r0
  401af4:	4630      	mov	r0, r6
  401af6:	47a8      	blx	r5
        vTaskList((signed portCHAR *)szList); 
  401af8:	4c08      	ldr	r4, [pc, #32]	; (401b1c <task_monitor+0x34>)
  401afa:	4620      	mov	r0, r4
  401afc:	4b08      	ldr	r3, [pc, #32]	; (401b20 <task_monitor+0x38>)
  401afe:	4798      	blx	r3
        printf(szList); 
  401b00:	4620      	mov	r0, r4
  401b02:	47a8      	blx	r5
        vTaskDelay(10000); 
  401b04:	f242 7010 	movw	r0, #10000	; 0x2710
  401b08:	4b06      	ldr	r3, [pc, #24]	; (401b24 <task_monitor+0x3c>)
  401b0a:	4798      	blx	r3
  401b0c:	e7f0      	b.n	401af0 <task_monitor+0x8>
  401b0e:	bf00      	nop
  401b10:	0040131d 	.word	0x0040131d
  401b14:	00408434 	.word	0x00408434
  401b18:	00401ed5 	.word	0x00401ed5
  401b1c:	20000c54 	.word	0x20000c54
  401b20:	00401581 	.word	0x00401581
  401b24:	00401535 	.word	0x00401535

00401b28 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  401b28:	b5f0      	push	{r4, r5, r6, r7, lr}
  401b2a:	b083      	sub	sp, #12
  401b2c:	4605      	mov	r5, r0
  401b2e:	460c      	mov	r4, r1
	uint32_t val = 0;
  401b30:	2300      	movs	r3, #0
  401b32:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401b34:	4b18      	ldr	r3, [pc, #96]	; (401b98 <usart_serial_getchar+0x70>)
  401b36:	4298      	cmp	r0, r3
  401b38:	d00a      	beq.n	401b50 <usart_serial_getchar+0x28>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401b3a:	4b18      	ldr	r3, [pc, #96]	; (401b9c <usart_serial_getchar+0x74>)
  401b3c:	4298      	cmp	r0, r3
  401b3e:	d00f      	beq.n	401b60 <usart_serial_getchar+0x38>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401b40:	4b17      	ldr	r3, [pc, #92]	; (401ba0 <usart_serial_getchar+0x78>)
  401b42:	4298      	cmp	r0, r3
  401b44:	d014      	beq.n	401b70 <usart_serial_getchar+0x48>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401b46:	4b17      	ldr	r3, [pc, #92]	; (401ba4 <usart_serial_getchar+0x7c>)
  401b48:	429d      	cmp	r5, r3
  401b4a:	d01b      	beq.n	401b84 <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  401b4c:	b003      	add	sp, #12
  401b4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  401b50:	461f      	mov	r7, r3
  401b52:	4e15      	ldr	r6, [pc, #84]	; (401ba8 <usart_serial_getchar+0x80>)
  401b54:	4621      	mov	r1, r4
  401b56:	4638      	mov	r0, r7
  401b58:	47b0      	blx	r6
  401b5a:	2800      	cmp	r0, #0
  401b5c:	d1fa      	bne.n	401b54 <usart_serial_getchar+0x2c>
  401b5e:	e7f2      	b.n	401b46 <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  401b60:	461e      	mov	r6, r3
  401b62:	4d11      	ldr	r5, [pc, #68]	; (401ba8 <usart_serial_getchar+0x80>)
  401b64:	4621      	mov	r1, r4
  401b66:	4630      	mov	r0, r6
  401b68:	47a8      	blx	r5
  401b6a:	2800      	cmp	r0, #0
  401b6c:	d1fa      	bne.n	401b64 <usart_serial_getchar+0x3c>
  401b6e:	e7ed      	b.n	401b4c <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
  401b70:	461e      	mov	r6, r3
  401b72:	4d0e      	ldr	r5, [pc, #56]	; (401bac <usart_serial_getchar+0x84>)
  401b74:	a901      	add	r1, sp, #4
  401b76:	4630      	mov	r0, r6
  401b78:	47a8      	blx	r5
  401b7a:	2800      	cmp	r0, #0
  401b7c:	d1fa      	bne.n	401b74 <usart_serial_getchar+0x4c>
		*data = (uint8_t)(val & 0xFF);
  401b7e:	9b01      	ldr	r3, [sp, #4]
  401b80:	7023      	strb	r3, [r4, #0]
  401b82:	e7e3      	b.n	401b4c <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
  401b84:	461e      	mov	r6, r3
  401b86:	4d09      	ldr	r5, [pc, #36]	; (401bac <usart_serial_getchar+0x84>)
  401b88:	a901      	add	r1, sp, #4
  401b8a:	4630      	mov	r0, r6
  401b8c:	47a8      	blx	r5
  401b8e:	2800      	cmp	r0, #0
  401b90:	d1fa      	bne.n	401b88 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
  401b92:	9b01      	ldr	r3, [sp, #4]
  401b94:	7023      	strb	r3, [r4, #0]
}
  401b96:	e7d9      	b.n	401b4c <usart_serial_getchar+0x24>
  401b98:	400e0600 	.word	0x400e0600
  401b9c:	400e0800 	.word	0x400e0800
  401ba0:	40024000 	.word	0x40024000
  401ba4:	40028000 	.word	0x40028000
  401ba8:	004007b3 	.word	0x004007b3
  401bac:	004007d9 	.word	0x004007d9

00401bb0 <usart_serial_putchar>:
{
  401bb0:	b570      	push	{r4, r5, r6, lr}
  401bb2:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  401bb4:	4b18      	ldr	r3, [pc, #96]	; (401c18 <usart_serial_putchar+0x68>)
  401bb6:	4298      	cmp	r0, r3
  401bb8:	d00a      	beq.n	401bd0 <usart_serial_putchar+0x20>
	if (UART1 == (Uart*)p_usart) {
  401bba:	4b18      	ldr	r3, [pc, #96]	; (401c1c <usart_serial_putchar+0x6c>)
  401bbc:	4298      	cmp	r0, r3
  401bbe:	d010      	beq.n	401be2 <usart_serial_putchar+0x32>
	if (USART0 == p_usart) {
  401bc0:	4b17      	ldr	r3, [pc, #92]	; (401c20 <usart_serial_putchar+0x70>)
  401bc2:	4298      	cmp	r0, r3
  401bc4:	d016      	beq.n	401bf4 <usart_serial_putchar+0x44>
	if (USART1 == p_usart) {
  401bc6:	4b17      	ldr	r3, [pc, #92]	; (401c24 <usart_serial_putchar+0x74>)
  401bc8:	4298      	cmp	r0, r3
  401bca:	d01c      	beq.n	401c06 <usart_serial_putchar+0x56>
	return 0;
  401bcc:	2000      	movs	r0, #0
}
  401bce:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  401bd0:	461e      	mov	r6, r3
  401bd2:	4d15      	ldr	r5, [pc, #84]	; (401c28 <usart_serial_putchar+0x78>)
  401bd4:	4621      	mov	r1, r4
  401bd6:	4630      	mov	r0, r6
  401bd8:	47a8      	blx	r5
  401bda:	2800      	cmp	r0, #0
  401bdc:	d1fa      	bne.n	401bd4 <usart_serial_putchar+0x24>
		return 1;
  401bde:	2001      	movs	r0, #1
  401be0:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  401be2:	461e      	mov	r6, r3
  401be4:	4d10      	ldr	r5, [pc, #64]	; (401c28 <usart_serial_putchar+0x78>)
  401be6:	4621      	mov	r1, r4
  401be8:	4630      	mov	r0, r6
  401bea:	47a8      	blx	r5
  401bec:	2800      	cmp	r0, #0
  401bee:	d1fa      	bne.n	401be6 <usart_serial_putchar+0x36>
		return 1;
  401bf0:	2001      	movs	r0, #1
  401bf2:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  401bf4:	461e      	mov	r6, r3
  401bf6:	4d0d      	ldr	r5, [pc, #52]	; (401c2c <usart_serial_putchar+0x7c>)
  401bf8:	4621      	mov	r1, r4
  401bfa:	4630      	mov	r0, r6
  401bfc:	47a8      	blx	r5
  401bfe:	2800      	cmp	r0, #0
  401c00:	d1fa      	bne.n	401bf8 <usart_serial_putchar+0x48>
		return 1;
  401c02:	2001      	movs	r0, #1
  401c04:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  401c06:	461e      	mov	r6, r3
  401c08:	4d08      	ldr	r5, [pc, #32]	; (401c2c <usart_serial_putchar+0x7c>)
  401c0a:	4621      	mov	r1, r4
  401c0c:	4630      	mov	r0, r6
  401c0e:	47a8      	blx	r5
  401c10:	2800      	cmp	r0, #0
  401c12:	d1fa      	bne.n	401c0a <usart_serial_putchar+0x5a>
		return 1;
  401c14:	2001      	movs	r0, #1
  401c16:	bd70      	pop	{r4, r5, r6, pc}
  401c18:	400e0600 	.word	0x400e0600
  401c1c:	400e0800 	.word	0x400e0800
  401c20:	40024000 	.word	0x40024000
  401c24:	40028000 	.word	0x40028000
  401c28:	004007a3 	.word	0x004007a3
  401c2c:	004007c5 	.word	0x004007c5

00401c30 <SysTick_Handler>:
{ 
  401c30:	b508      	push	{r3, lr}
    xPortSysTickHandler(); 
  401c32:	4b01      	ldr	r3, [pc, #4]	; (401c38 <SysTick_Handler+0x8>)
  401c34:	4798      	blx	r3
  401c36:	bd08      	pop	{r3, pc}
  401c38:	00400b79 	.word	0x00400b79

00401c3c <vApplicationStackOverflowHook>:
{ 
  401c3c:	b508      	push	{r3, lr}
    printf("stack overflow %x %s\r\n", pxTask, (portCHAR *)pcTaskName); 
  401c3e:	460a      	mov	r2, r1
  401c40:	4601      	mov	r1, r0
  401c42:	4802      	ldr	r0, [pc, #8]	; (401c4c <vApplicationStackOverflowHook+0x10>)
  401c44:	4b02      	ldr	r3, [pc, #8]	; (401c50 <vApplicationStackOverflowHook+0x14>)
  401c46:	4798      	blx	r3
  401c48:	e7fe      	b.n	401c48 <vApplicationStackOverflowHook+0xc>
  401c4a:	bf00      	nop
  401c4c:	00408444 	.word	0x00408444
  401c50:	00401ed5 	.word	0x00401ed5

00401c54 <vApplicationIdleHook>:
{ 
  401c54:	4770      	bx	lr

00401c56 <vApplicationTickHook>:
{ 
  401c56:	4770      	bx	lr

00401c58 <main>:
*  \brief FreeRTOS Real Time Kernel example entry point. 
* 
*  \return Unused (ANSI-C compatibility). 
*/ 
int main(void) 
{ 
  401c58:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401c5c:	b089      	sub	sp, #36	; 0x24
    /* Initialize the SAM system */ 
    sysclk_init(); 
  401c5e:	4b60      	ldr	r3, [pc, #384]	; (401de0 <main+0x188>)
  401c60:	4798      	blx	r3
    board_init(); 
  401c62:	4b60      	ldr	r3, [pc, #384]	; (401de4 <main+0x18c>)
  401c64:	4798      	blx	r3
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  401c66:	4c60      	ldr	r4, [pc, #384]	; (401de8 <main+0x190>)
  401c68:	4b60      	ldr	r3, [pc, #384]	; (401dec <main+0x194>)
  401c6a:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  401c6c:	4a60      	ldr	r2, [pc, #384]	; (401df0 <main+0x198>)
  401c6e:	4b61      	ldr	r3, [pc, #388]	; (401df4 <main+0x19c>)
  401c70:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  401c72:	4a61      	ldr	r2, [pc, #388]	; (401df8 <main+0x1a0>)
  401c74:	4b61      	ldr	r3, [pc, #388]	; (401dfc <main+0x1a4>)
  401c76:	601a      	str	r2, [r3, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  401c78:	4b61      	ldr	r3, [pc, #388]	; (401e00 <main+0x1a8>)
  401c7a:	9305      	str	r3, [sp, #20]
	uart_settings.ul_baudrate = opt->baudrate;
  401c7c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  401c80:	9306      	str	r3, [sp, #24]
	uart_settings.ul_mode = opt->paritytype;
  401c82:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401c86:	9307      	str	r3, [sp, #28]
  401c88:	2008      	movs	r0, #8
  401c8a:	4b5e      	ldr	r3, [pc, #376]	; (401e04 <main+0x1ac>)
  401c8c:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
  401c8e:	a905      	add	r1, sp, #20
  401c90:	4620      	mov	r0, r4
  401c92:	4b5d      	ldr	r3, [pc, #372]	; (401e08 <main+0x1b0>)
  401c94:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  401c96:	4d5d      	ldr	r5, [pc, #372]	; (401e0c <main+0x1b4>)
  401c98:	682b      	ldr	r3, [r5, #0]
  401c9a:	2100      	movs	r1, #0
  401c9c:	6898      	ldr	r0, [r3, #8]
  401c9e:	4c5c      	ldr	r4, [pc, #368]	; (401e10 <main+0x1b8>)
  401ca0:	47a0      	blx	r4
	setbuf(stdin, NULL);
  401ca2:	682b      	ldr	r3, [r5, #0]
  401ca4:	2100      	movs	r1, #0
  401ca6:	6858      	ldr	r0, [r3, #4]
  401ca8:	47a0      	blx	r4
    setbuf(stdout, NULL); 
  401caa:	682b      	ldr	r3, [r5, #0]
  401cac:	2100      	movs	r1, #0
  401cae:	6898      	ldr	r0, [r3, #8]
  401cb0:	47a0      	blx	r4
  
    /* Initialize the console uart */ 
    configure_console(); 
     
    /* Configura pinos de LEDs para PWM */ 
    pwm_channel_disable(PWM, PIN_PWM_LED0_CHANNEL); 
  401cb2:	4e58      	ldr	r6, [pc, #352]	; (401e14 <main+0x1bc>)
  401cb4:	2100      	movs	r1, #0
  401cb6:	4630      	mov	r0, r6
  401cb8:	4c57      	ldr	r4, [pc, #348]	; (401e18 <main+0x1c0>)
  401cba:	47a0      	blx	r4
    pwm_channel_disable(PWM, PIN_PWM_LED1_CHANNEL); 
  401cbc:	2103      	movs	r1, #3
  401cbe:	4630      	mov	r0, r6
  401cc0:	47a0      	blx	r4
     
    /* Inicializa canais de PWM dos LEDs */ 
     
        /* LED0 */ 
        /* Period is left-aligned */ 
        g_pwm_channel_led.alignment = PWM_ALIGN_LEFT; 
  401cc2:	4c56      	ldr	r4, [pc, #344]	; (401e1c <main+0x1c4>)
  401cc4:	2500      	movs	r5, #0
  401cc6:	8125      	strh	r5, [r4, #8]
        /* Output waveform starts at a low level */ 
        g_pwm_channel_led.polarity = PWM_LOW; 
  401cc8:	72a5      	strb	r5, [r4, #10]
        /* Use PWM clock A as source clock */ 
        g_pwm_channel_led.ul_prescaler = PWM_CMR_CPRE_CLKA; 
  401cca:	f04f 090b 	mov.w	r9, #11
  401cce:	f8c4 9004 	str.w	r9, [r4, #4]
        /* Period value of output waveform */ 
        g_pwm_channel_led.ul_period = PERIOD_VALUE; 
  401cd2:	f04f 0864 	mov.w	r8, #100	; 0x64
  401cd6:	f8c4 8010 	str.w	r8, [r4, #16]
        /* Duty cycle value of output waveform */ 
        g_pwm_channel_led.ul_duty = INIT_DUTY_VALUE; 
  401cda:	60e5      	str	r5, [r4, #12]
        g_pwm_channel_led.channel = PIN_PWM_LED0_CHANNEL; 
  401cdc:	6025      	str	r5, [r4, #0]
        pwm_channel_init(PWM, &g_pwm_channel_led); 
  401cde:	4621      	mov	r1, r4
  401ce0:	4630      	mov	r0, r6
  401ce2:	4f4f      	ldr	r7, [pc, #316]	; (401e20 <main+0x1c8>)
  401ce4:	47b8      	blx	r7
  
        /* LED1 */ 
        /* Period is center-aligned */ 
        g_pwm_channel_led.alignment = PWM_ALIGN_CENTER; 
  401ce6:	f44f 7380 	mov.w	r3, #256	; 0x100
  401cea:	8123      	strh	r3, [r4, #8]
        /* Output waveform starts at a high level */ 
        g_pwm_channel_led.polarity = PWM_HIGH; 
  401cec:	2301      	movs	r3, #1
  401cee:	72a3      	strb	r3, [r4, #10]
        /* Use PWM clock A as source clock */ 
        g_pwm_channel_led.ul_prescaler = PWM_CMR_CPRE_CLKA; 
  401cf0:	f8c4 9004 	str.w	r9, [r4, #4]
        /* Period value of output waveform */ 
        g_pwm_channel_led.ul_period = PERIOD_VALUE; 
  401cf4:	f8c4 8010 	str.w	r8, [r4, #16]
        /* Duty cycle value of output waveform */ 
        g_pwm_channel_led.ul_duty = INIT_DUTY_VALUE; 
  401cf8:	60e5      	str	r5, [r4, #12]
        g_pwm_channel_led.channel = PIN_PWM_LED1_CHANNEL; 
  401cfa:	2303      	movs	r3, #3
  401cfc:	6023      	str	r3, [r4, #0]
        pwm_channel_init(PWM, &g_pwm_channel_led); 
  401cfe:	4621      	mov	r1, r4
  401d00:	4630      	mov	r0, r6
  401d02:	47b8      	blx	r7
  
    /* CRIA A FILA COM 5 ELEMENTOS DO TIPO FLOAT */ 
    xQueue1 = xQueueCreate (5, sizeof(long) );
  401d04:	2104      	movs	r1, #4
  401d06:	2005      	movs	r0, #5
  401d08:	4c46      	ldr	r4, [pc, #280]	; (401e24 <main+0x1cc>)
  401d0a:	47a0      	blx	r4
  401d0c:	4b46      	ldr	r3, [pc, #280]	; (401e28 <main+0x1d0>)
  401d0e:	6018      	str	r0, [r3, #0]
    //xQueue2 = xQueueCreate (5, sizeof(float) ); 
	xQueue2 = xQueueCreate (5, sizeof(long) );
  401d10:	2104      	movs	r1, #4
  401d12:	2005      	movs	r0, #5
  401d14:	47a0      	blx	r4
  401d16:	4b45      	ldr	r3, [pc, #276]	; (401e2c <main+0x1d4>)
  401d18:	6018      	str	r0, [r3, #0]
  
    /* Output demo information. */ 
    printf("-- Freertos Example --\n\r"); 
  401d1a:	4845      	ldr	r0, [pc, #276]	; (401e30 <main+0x1d8>)
  401d1c:	4c45      	ldr	r4, [pc, #276]	; (401e34 <main+0x1dc>)
  401d1e:	47a0      	blx	r4
    printf("-- %s\n\r", BOARD_NAME); 
  401d20:	4945      	ldr	r1, [pc, #276]	; (401e38 <main+0x1e0>)
  401d22:	4846      	ldr	r0, [pc, #280]	; (401e3c <main+0x1e4>)
  401d24:	47a0      	blx	r4
    printf("-- Compiled: %s %s --\n\r", __DATE__, __TIME__); 
  401d26:	4a46      	ldr	r2, [pc, #280]	; (401e40 <main+0x1e8>)
  401d28:	4946      	ldr	r1, [pc, #280]	; (401e44 <main+0x1ec>)
  401d2a:	4847      	ldr	r0, [pc, #284]	; (401e48 <main+0x1f0>)
  401d2c:	47a0      	blx	r4
  
  
    /* Create task to monitor processor activity */ 
    if (xTaskCreate(task_monitor, "Monitor", TASK_MONITOR_STACK_SIZE, NULL, 
  401d2e:	9503      	str	r5, [sp, #12]
  401d30:	9502      	str	r5, [sp, #8]
  401d32:	9501      	str	r5, [sp, #4]
  401d34:	9500      	str	r5, [sp, #0]
  401d36:	462b      	mov	r3, r5
  401d38:	f44f 7200 	mov.w	r2, #512	; 0x200
  401d3c:	4943      	ldr	r1, [pc, #268]	; (401e4c <main+0x1f4>)
  401d3e:	4844      	ldr	r0, [pc, #272]	; (401e50 <main+0x1f8>)
  401d40:	4c44      	ldr	r4, [pc, #272]	; (401e54 <main+0x1fc>)
  401d42:	47a0      	blx	r4
  401d44:	2801      	cmp	r0, #1
  401d46:	d002      	beq.n	401d4e <main+0xf6>
            TASK_MONITOR_STACK_PRIORITY, NULL) != pdPASS) { 
        printf("Failed to create Monitor task\r\n"); 
  401d48:	4843      	ldr	r0, [pc, #268]	; (401e58 <main+0x200>)
  401d4a:	4b3a      	ldr	r3, [pc, #232]	; (401e34 <main+0x1dc>)
  401d4c:	4798      	blx	r3
    } 
  
    // Create task to make led blink 
    if (xTaskCreate(task_led, "Led", TASK_LED_STACK_SIZE, NULL, 
  401d4e:	2300      	movs	r3, #0
  401d50:	9303      	str	r3, [sp, #12]
  401d52:	9302      	str	r3, [sp, #8]
  401d54:	9301      	str	r3, [sp, #4]
  401d56:	9300      	str	r3, [sp, #0]
  401d58:	f44f 7280 	mov.w	r2, #256	; 0x100
  401d5c:	493f      	ldr	r1, [pc, #252]	; (401e5c <main+0x204>)
  401d5e:	4840      	ldr	r0, [pc, #256]	; (401e60 <main+0x208>)
  401d60:	4c3c      	ldr	r4, [pc, #240]	; (401e54 <main+0x1fc>)
  401d62:	47a0      	blx	r4
  401d64:	2801      	cmp	r0, #1
  401d66:	d002      	beq.n	401d6e <main+0x116>
            TASK_LED_STACK_PRIORITY, NULL) != pdPASS) { 
        printf("Failed to create test led task\r\n"); 
  401d68:	483e      	ldr	r0, [pc, #248]	; (401e64 <main+0x20c>)
  401d6a:	4b32      	ldr	r3, [pc, #200]	; (401e34 <main+0x1dc>)
  401d6c:	4798      	blx	r3
    } 
  
    /* CRIA A TASK QUE ATIVA O SENSOR */ 
    if (xTaskCreate(Dados_Sensor, "Sensor", TASK_SENSOR_STACK_SIZE, NULL, 
  401d6e:	2300      	movs	r3, #0
  401d70:	9303      	str	r3, [sp, #12]
  401d72:	9302      	str	r3, [sp, #8]
  401d74:	9301      	str	r3, [sp, #4]
  401d76:	2203      	movs	r2, #3
  401d78:	9200      	str	r2, [sp, #0]
  401d7a:	f44f 7280 	mov.w	r2, #256	; 0x100
  401d7e:	493a      	ldr	r1, [pc, #232]	; (401e68 <main+0x210>)
  401d80:	483a      	ldr	r0, [pc, #232]	; (401e6c <main+0x214>)
  401d82:	4c34      	ldr	r4, [pc, #208]	; (401e54 <main+0x1fc>)
  401d84:	47a0      	blx	r4
  401d86:	2801      	cmp	r0, #1
  401d88:	d002      	beq.n	401d90 <main+0x138>
    TASK_SENSOR_STACK_PRIORITY, NULL) != pdPASS) { 
        printf("Failed to create test led task\r\n"); 
  401d8a:	4836      	ldr	r0, [pc, #216]	; (401e64 <main+0x20c>)
  401d8c:	4b29      	ldr	r3, [pc, #164]	; (401e34 <main+0x1dc>)
  401d8e:	4798      	blx	r3
    } 
  
    /* CRIA A TASK DO CONTROLADOR */ 
    if (xTaskCreate(Controlador, "Controlador", TASK_CONTROLADOR_STACK_SIZE, NULL, 
  401d90:	2300      	movs	r3, #0
  401d92:	9303      	str	r3, [sp, #12]
  401d94:	9302      	str	r3, [sp, #8]
  401d96:	9301      	str	r3, [sp, #4]
  401d98:	2202      	movs	r2, #2
  401d9a:	9200      	str	r2, [sp, #0]
  401d9c:	f44f 7200 	mov.w	r2, #512	; 0x200
  401da0:	4933      	ldr	r1, [pc, #204]	; (401e70 <main+0x218>)
  401da2:	4834      	ldr	r0, [pc, #208]	; (401e74 <main+0x21c>)
  401da4:	4c2b      	ldr	r4, [pc, #172]	; (401e54 <main+0x1fc>)
  401da6:	47a0      	blx	r4
  401da8:	2801      	cmp	r0, #1
  401daa:	d002      	beq.n	401db2 <main+0x15a>
    TASK_CONTROLADOR_STACK_PRIORITY, NULL) != pdPASS) { 
        printf("Failed to create test led task\r\n"); 
  401dac:	482d      	ldr	r0, [pc, #180]	; (401e64 <main+0x20c>)
  401dae:	4b21      	ldr	r3, [pc, #132]	; (401e34 <main+0x1dc>)
  401db0:	4798      	blx	r3
    } 
     
    if (xTaskCreate(Atuador, "Atuador", TASK_ATUADOR_STACK_SIZE, NULL, 
  401db2:	2300      	movs	r3, #0
  401db4:	9303      	str	r3, [sp, #12]
  401db6:	9302      	str	r3, [sp, #8]
  401db8:	9301      	str	r3, [sp, #4]
  401dba:	2202      	movs	r2, #2
  401dbc:	9200      	str	r2, [sp, #0]
  401dbe:	f44f 7200 	mov.w	r2, #512	; 0x200
  401dc2:	492d      	ldr	r1, [pc, #180]	; (401e78 <main+0x220>)
  401dc4:	482d      	ldr	r0, [pc, #180]	; (401e7c <main+0x224>)
  401dc6:	4c23      	ldr	r4, [pc, #140]	; (401e54 <main+0x1fc>)
  401dc8:	47a0      	blx	r4
  401dca:	2801      	cmp	r0, #1
  401dcc:	d002      	beq.n	401dd4 <main+0x17c>
    TASK_ATUADOR_STACK_PRIORITY, NULL) != pdPASS) { 
        printf("Failed to create test led task\r\n"); 
  401dce:	4825      	ldr	r0, [pc, #148]	; (401e64 <main+0x20c>)
  401dd0:	4b18      	ldr	r3, [pc, #96]	; (401e34 <main+0x1dc>)
  401dd2:	4798      	blx	r3
    } 
  
    /* Start the scheduler. */ 
    vTaskStartScheduler(); 
  401dd4:	4b2a      	ldr	r3, [pc, #168]	; (401e80 <main+0x228>)
  401dd6:	4798      	blx	r3
  
    /* Will only get here if there was insufficient memory to create the idle task. */ 
    return 0; 
  401dd8:	2000      	movs	r0, #0
  401dda:	b009      	add	sp, #36	; 0x24
  401ddc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401de0:	00400191 	.word	0x00400191
  401de4:	00400281 	.word	0x00400281
  401de8:	400e0600 	.word	0x400e0600
  401dec:	20000d90 	.word	0x20000d90
  401df0:	00401bb1 	.word	0x00401bb1
  401df4:	20000d8c 	.word	0x20000d8c
  401df8:	00401b29 	.word	0x00401b29
  401dfc:	20000d88 	.word	0x20000d88
  401e00:	02dc6c00 	.word	0x02dc6c00
  401e04:	00400741 	.word	0x00400741
  401e08:	0040076d 	.word	0x0040076d
  401e0c:	200000f4 	.word	0x200000f4
  401e10:	00402675 	.word	0x00402675
  401e14:	40020000 	.word	0x40020000
  401e18:	00400187 	.word	0x00400187
  401e1c:	20000d94 	.word	0x20000d94
  401e20:	00400131 	.word	0x00400131
  401e24:	00400cfd 	.word	0x00400cfd
  401e28:	20000dac 	.word	0x20000dac
  401e2c:	20000da8 	.word	0x20000da8
  401e30:	00408368 	.word	0x00408368
  401e34:	00401ed5 	.word	0x00401ed5
  401e38:	00408384 	.word	0x00408384
  401e3c:	00408390 	.word	0x00408390
  401e40:	00408398 	.word	0x00408398
  401e44:	004083a4 	.word	0x004083a4
  401e48:	004083b0 	.word	0x004083b0
  401e4c:	004083c8 	.word	0x004083c8
  401e50:	00401ae9 	.word	0x00401ae9
  401e54:	004010d9 	.word	0x004010d9
  401e58:	004083d0 	.word	0x004083d0
  401e5c:	004083f0 	.word	0x004083f0
  401e60:	00401ad5 	.word	0x00401ad5
  401e64:	004083f4 	.word	0x004083f4
  401e68:	00408418 	.word	0x00408418
  401e6c:	00401a79 	.word	0x00401a79
  401e70:	00408420 	.word	0x00408420
  401e74:	00401a21 	.word	0x00401a21
  401e78:	0040842c 	.word	0x0040842c
  401e7c:	004019a9 	.word	0x004019a9
  401e80:	004012b9 	.word	0x004012b9

00401e84 <__libc_init_array>:
  401e84:	b570      	push	{r4, r5, r6, lr}
  401e86:	4e0f      	ldr	r6, [pc, #60]	; (401ec4 <__libc_init_array+0x40>)
  401e88:	4d0f      	ldr	r5, [pc, #60]	; (401ec8 <__libc_init_array+0x44>)
  401e8a:	1b76      	subs	r6, r6, r5
  401e8c:	10b6      	asrs	r6, r6, #2
  401e8e:	bf18      	it	ne
  401e90:	2400      	movne	r4, #0
  401e92:	d005      	beq.n	401ea0 <__libc_init_array+0x1c>
  401e94:	3401      	adds	r4, #1
  401e96:	f855 3b04 	ldr.w	r3, [r5], #4
  401e9a:	4798      	blx	r3
  401e9c:	42a6      	cmp	r6, r4
  401e9e:	d1f9      	bne.n	401e94 <__libc_init_array+0x10>
  401ea0:	4e0a      	ldr	r6, [pc, #40]	; (401ecc <__libc_init_array+0x48>)
  401ea2:	4d0b      	ldr	r5, [pc, #44]	; (401ed0 <__libc_init_array+0x4c>)
  401ea4:	f006 fc30 	bl	408708 <_init>
  401ea8:	1b76      	subs	r6, r6, r5
  401eaa:	10b6      	asrs	r6, r6, #2
  401eac:	bf18      	it	ne
  401eae:	2400      	movne	r4, #0
  401eb0:	d006      	beq.n	401ec0 <__libc_init_array+0x3c>
  401eb2:	3401      	adds	r4, #1
  401eb4:	f855 3b04 	ldr.w	r3, [r5], #4
  401eb8:	4798      	blx	r3
  401eba:	42a6      	cmp	r6, r4
  401ebc:	d1f9      	bne.n	401eb2 <__libc_init_array+0x2e>
  401ebe:	bd70      	pop	{r4, r5, r6, pc}
  401ec0:	bd70      	pop	{r4, r5, r6, pc}
  401ec2:	bf00      	nop
  401ec4:	00408714 	.word	0x00408714
  401ec8:	00408714 	.word	0x00408714
  401ecc:	0040871c 	.word	0x0040871c
  401ed0:	00408714 	.word	0x00408714

00401ed4 <iprintf>:
  401ed4:	b40f      	push	{r0, r1, r2, r3}
  401ed6:	b510      	push	{r4, lr}
  401ed8:	4b07      	ldr	r3, [pc, #28]	; (401ef8 <iprintf+0x24>)
  401eda:	b082      	sub	sp, #8
  401edc:	ac04      	add	r4, sp, #16
  401ede:	f854 2b04 	ldr.w	r2, [r4], #4
  401ee2:	6818      	ldr	r0, [r3, #0]
  401ee4:	4623      	mov	r3, r4
  401ee6:	6881      	ldr	r1, [r0, #8]
  401ee8:	9401      	str	r4, [sp, #4]
  401eea:	f002 f831 	bl	403f50 <_vfiprintf_r>
  401eee:	b002      	add	sp, #8
  401ef0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  401ef4:	b004      	add	sp, #16
  401ef6:	4770      	bx	lr
  401ef8:	200000f4 	.word	0x200000f4

00401efc <malloc>:
  401efc:	4b02      	ldr	r3, [pc, #8]	; (401f08 <malloc+0xc>)
  401efe:	4601      	mov	r1, r0
  401f00:	6818      	ldr	r0, [r3, #0]
  401f02:	f000 b80b 	b.w	401f1c <_malloc_r>
  401f06:	bf00      	nop
  401f08:	200000f4 	.word	0x200000f4

00401f0c <free>:
  401f0c:	4b02      	ldr	r3, [pc, #8]	; (401f18 <free+0xc>)
  401f0e:	4601      	mov	r1, r0
  401f10:	6818      	ldr	r0, [r3, #0]
  401f12:	f004 b879 	b.w	406008 <_free_r>
  401f16:	bf00      	nop
  401f18:	200000f4 	.word	0x200000f4

00401f1c <_malloc_r>:
  401f1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401f20:	f101 060b 	add.w	r6, r1, #11
  401f24:	2e16      	cmp	r6, #22
  401f26:	b083      	sub	sp, #12
  401f28:	4605      	mov	r5, r0
  401f2a:	f240 809e 	bls.w	40206a <_malloc_r+0x14e>
  401f2e:	f036 0607 	bics.w	r6, r6, #7
  401f32:	f100 80bd 	bmi.w	4020b0 <_malloc_r+0x194>
  401f36:	42b1      	cmp	r1, r6
  401f38:	f200 80ba 	bhi.w	4020b0 <_malloc_r+0x194>
  401f3c:	f000 fb84 	bl	402648 <__malloc_lock>
  401f40:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  401f44:	f0c0 8285 	bcc.w	402452 <_malloc_r+0x536>
  401f48:	0a73      	lsrs	r3, r6, #9
  401f4a:	f000 80b8 	beq.w	4020be <_malloc_r+0x1a2>
  401f4e:	2b04      	cmp	r3, #4
  401f50:	f200 816c 	bhi.w	40222c <_malloc_r+0x310>
  401f54:	09b3      	lsrs	r3, r6, #6
  401f56:	f103 0039 	add.w	r0, r3, #57	; 0x39
  401f5a:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  401f5e:	00c1      	lsls	r1, r0, #3
  401f60:	4fb8      	ldr	r7, [pc, #736]	; (402244 <_malloc_r+0x328>)
  401f62:	4439      	add	r1, r7
  401f64:	684c      	ldr	r4, [r1, #4]
  401f66:	3908      	subs	r1, #8
  401f68:	42a1      	cmp	r1, r4
  401f6a:	d106      	bne.n	401f7a <_malloc_r+0x5e>
  401f6c:	e00c      	b.n	401f88 <_malloc_r+0x6c>
  401f6e:	2a00      	cmp	r2, #0
  401f70:	f280 80ab 	bge.w	4020ca <_malloc_r+0x1ae>
  401f74:	68e4      	ldr	r4, [r4, #12]
  401f76:	42a1      	cmp	r1, r4
  401f78:	d006      	beq.n	401f88 <_malloc_r+0x6c>
  401f7a:	6863      	ldr	r3, [r4, #4]
  401f7c:	f023 0303 	bic.w	r3, r3, #3
  401f80:	1b9a      	subs	r2, r3, r6
  401f82:	2a0f      	cmp	r2, #15
  401f84:	ddf3      	ble.n	401f6e <_malloc_r+0x52>
  401f86:	4670      	mov	r0, lr
  401f88:	693c      	ldr	r4, [r7, #16]
  401f8a:	f8df e2cc 	ldr.w	lr, [pc, #716]	; 402258 <_malloc_r+0x33c>
  401f8e:	4574      	cmp	r4, lr
  401f90:	f000 819e 	beq.w	4022d0 <_malloc_r+0x3b4>
  401f94:	6863      	ldr	r3, [r4, #4]
  401f96:	f023 0303 	bic.w	r3, r3, #3
  401f9a:	1b9a      	subs	r2, r3, r6
  401f9c:	2a0f      	cmp	r2, #15
  401f9e:	f300 8183 	bgt.w	4022a8 <_malloc_r+0x38c>
  401fa2:	2a00      	cmp	r2, #0
  401fa4:	f8c7 e014 	str.w	lr, [r7, #20]
  401fa8:	f8c7 e010 	str.w	lr, [r7, #16]
  401fac:	f280 8091 	bge.w	4020d2 <_malloc_r+0x1b6>
  401fb0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  401fb4:	f080 8154 	bcs.w	402260 <_malloc_r+0x344>
  401fb8:	2201      	movs	r2, #1
  401fba:	08db      	lsrs	r3, r3, #3
  401fbc:	6879      	ldr	r1, [r7, #4]
  401fbe:	ea4f 0ca3 	mov.w	ip, r3, asr #2
  401fc2:	4413      	add	r3, r2
  401fc4:	f857 8033 	ldr.w	r8, [r7, r3, lsl #3]
  401fc8:	fa02 f20c 	lsl.w	r2, r2, ip
  401fcc:	eb07 0cc3 	add.w	ip, r7, r3, lsl #3
  401fd0:	430a      	orrs	r2, r1
  401fd2:	f1ac 0108 	sub.w	r1, ip, #8
  401fd6:	60e1      	str	r1, [r4, #12]
  401fd8:	f8c4 8008 	str.w	r8, [r4, #8]
  401fdc:	607a      	str	r2, [r7, #4]
  401fde:	f847 4033 	str.w	r4, [r7, r3, lsl #3]
  401fe2:	f8c8 400c 	str.w	r4, [r8, #12]
  401fe6:	2401      	movs	r4, #1
  401fe8:	1083      	asrs	r3, r0, #2
  401fea:	409c      	lsls	r4, r3
  401fec:	4294      	cmp	r4, r2
  401fee:	d87d      	bhi.n	4020ec <_malloc_r+0x1d0>
  401ff0:	4214      	tst	r4, r2
  401ff2:	d106      	bne.n	402002 <_malloc_r+0xe6>
  401ff4:	f020 0003 	bic.w	r0, r0, #3
  401ff8:	0064      	lsls	r4, r4, #1
  401ffa:	4214      	tst	r4, r2
  401ffc:	f100 0004 	add.w	r0, r0, #4
  402000:	d0fa      	beq.n	401ff8 <_malloc_r+0xdc>
  402002:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  402006:	46cc      	mov	ip, r9
  402008:	4680      	mov	r8, r0
  40200a:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40200e:	459c      	cmp	ip, r3
  402010:	d107      	bne.n	402022 <_malloc_r+0x106>
  402012:	e15f      	b.n	4022d4 <_malloc_r+0x3b8>
  402014:	2a00      	cmp	r2, #0
  402016:	f280 816d 	bge.w	4022f4 <_malloc_r+0x3d8>
  40201a:	68db      	ldr	r3, [r3, #12]
  40201c:	459c      	cmp	ip, r3
  40201e:	f000 8159 	beq.w	4022d4 <_malloc_r+0x3b8>
  402022:	6859      	ldr	r1, [r3, #4]
  402024:	f021 0103 	bic.w	r1, r1, #3
  402028:	1b8a      	subs	r2, r1, r6
  40202a:	2a0f      	cmp	r2, #15
  40202c:	ddf2      	ble.n	402014 <_malloc_r+0xf8>
  40202e:	68dc      	ldr	r4, [r3, #12]
  402030:	f8d3 c008 	ldr.w	ip, [r3, #8]
  402034:	f046 0801 	orr.w	r8, r6, #1
  402038:	4628      	mov	r0, r5
  40203a:	441e      	add	r6, r3
  40203c:	f042 0501 	orr.w	r5, r2, #1
  402040:	f8c3 8004 	str.w	r8, [r3, #4]
  402044:	f8cc 400c 	str.w	r4, [ip, #12]
  402048:	f8c4 c008 	str.w	ip, [r4, #8]
  40204c:	617e      	str	r6, [r7, #20]
  40204e:	613e      	str	r6, [r7, #16]
  402050:	f8c6 e00c 	str.w	lr, [r6, #12]
  402054:	f8c6 e008 	str.w	lr, [r6, #8]
  402058:	6075      	str	r5, [r6, #4]
  40205a:	505a      	str	r2, [r3, r1]
  40205c:	9300      	str	r3, [sp, #0]
  40205e:	f000 faf5 	bl	40264c <__malloc_unlock>
  402062:	9b00      	ldr	r3, [sp, #0]
  402064:	f103 0408 	add.w	r4, r3, #8
  402068:	e01e      	b.n	4020a8 <_malloc_r+0x18c>
  40206a:	2910      	cmp	r1, #16
  40206c:	d820      	bhi.n	4020b0 <_malloc_r+0x194>
  40206e:	f000 faeb 	bl	402648 <__malloc_lock>
  402072:	2610      	movs	r6, #16
  402074:	2318      	movs	r3, #24
  402076:	2002      	movs	r0, #2
  402078:	4f72      	ldr	r7, [pc, #456]	; (402244 <_malloc_r+0x328>)
  40207a:	443b      	add	r3, r7
  40207c:	685c      	ldr	r4, [r3, #4]
  40207e:	f1a3 0208 	sub.w	r2, r3, #8
  402082:	4294      	cmp	r4, r2
  402084:	f000 812f 	beq.w	4022e6 <_malloc_r+0x3ca>
  402088:	6863      	ldr	r3, [r4, #4]
  40208a:	68e1      	ldr	r1, [r4, #12]
  40208c:	f023 0303 	bic.w	r3, r3, #3
  402090:	4423      	add	r3, r4
  402092:	685a      	ldr	r2, [r3, #4]
  402094:	68a6      	ldr	r6, [r4, #8]
  402096:	f042 0201 	orr.w	r2, r2, #1
  40209a:	60f1      	str	r1, [r6, #12]
  40209c:	4628      	mov	r0, r5
  40209e:	608e      	str	r6, [r1, #8]
  4020a0:	605a      	str	r2, [r3, #4]
  4020a2:	f000 fad3 	bl	40264c <__malloc_unlock>
  4020a6:	3408      	adds	r4, #8
  4020a8:	4620      	mov	r0, r4
  4020aa:	b003      	add	sp, #12
  4020ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4020b0:	2400      	movs	r4, #0
  4020b2:	230c      	movs	r3, #12
  4020b4:	4620      	mov	r0, r4
  4020b6:	602b      	str	r3, [r5, #0]
  4020b8:	b003      	add	sp, #12
  4020ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4020be:	2040      	movs	r0, #64	; 0x40
  4020c0:	f44f 7100 	mov.w	r1, #512	; 0x200
  4020c4:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  4020c8:	e74a      	b.n	401f60 <_malloc_r+0x44>
  4020ca:	4423      	add	r3, r4
  4020cc:	685a      	ldr	r2, [r3, #4]
  4020ce:	68e1      	ldr	r1, [r4, #12]
  4020d0:	e7e0      	b.n	402094 <_malloc_r+0x178>
  4020d2:	4423      	add	r3, r4
  4020d4:	685a      	ldr	r2, [r3, #4]
  4020d6:	4628      	mov	r0, r5
  4020d8:	f042 0201 	orr.w	r2, r2, #1
  4020dc:	605a      	str	r2, [r3, #4]
  4020de:	3408      	adds	r4, #8
  4020e0:	f000 fab4 	bl	40264c <__malloc_unlock>
  4020e4:	4620      	mov	r0, r4
  4020e6:	b003      	add	sp, #12
  4020e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4020ec:	68bc      	ldr	r4, [r7, #8]
  4020ee:	6863      	ldr	r3, [r4, #4]
  4020f0:	f023 0803 	bic.w	r8, r3, #3
  4020f4:	45b0      	cmp	r8, r6
  4020f6:	d304      	bcc.n	402102 <_malloc_r+0x1e6>
  4020f8:	eba8 0306 	sub.w	r3, r8, r6
  4020fc:	2b0f      	cmp	r3, #15
  4020fe:	f300 8085 	bgt.w	40220c <_malloc_r+0x2f0>
  402102:	f8df 9158 	ldr.w	r9, [pc, #344]	; 40225c <_malloc_r+0x340>
  402106:	4b50      	ldr	r3, [pc, #320]	; (402248 <_malloc_r+0x32c>)
  402108:	f8d9 2000 	ldr.w	r2, [r9]
  40210c:	681b      	ldr	r3, [r3, #0]
  40210e:	3201      	adds	r2, #1
  402110:	4433      	add	r3, r6
  402112:	eb04 0a08 	add.w	sl, r4, r8
  402116:	f000 8154 	beq.w	4023c2 <_malloc_r+0x4a6>
  40211a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  40211e:	330f      	adds	r3, #15
  402120:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  402124:	f02b 0b0f 	bic.w	fp, fp, #15
  402128:	4659      	mov	r1, fp
  40212a:	4628      	mov	r0, r5
  40212c:	f000 fa90 	bl	402650 <_sbrk_r>
  402130:	1c41      	adds	r1, r0, #1
  402132:	4602      	mov	r2, r0
  402134:	f000 80fb 	beq.w	40232e <_malloc_r+0x412>
  402138:	4582      	cmp	sl, r0
  40213a:	f200 80f6 	bhi.w	40232a <_malloc_r+0x40e>
  40213e:	4b43      	ldr	r3, [pc, #268]	; (40224c <_malloc_r+0x330>)
  402140:	6819      	ldr	r1, [r3, #0]
  402142:	4459      	add	r1, fp
  402144:	6019      	str	r1, [r3, #0]
  402146:	f000 814c 	beq.w	4023e2 <_malloc_r+0x4c6>
  40214a:	f8d9 0000 	ldr.w	r0, [r9]
  40214e:	3001      	adds	r0, #1
  402150:	bf1b      	ittet	ne
  402152:	eba2 0a0a 	subne.w	sl, r2, sl
  402156:	4451      	addne	r1, sl
  402158:	f8c9 2000 	streq.w	r2, [r9]
  40215c:	6019      	strne	r1, [r3, #0]
  40215e:	f012 0107 	ands.w	r1, r2, #7
  402162:	f000 8114 	beq.w	40238e <_malloc_r+0x472>
  402166:	f1c1 0008 	rsb	r0, r1, #8
  40216a:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  40216e:	4402      	add	r2, r0
  402170:	3108      	adds	r1, #8
  402172:	eb02 090b 	add.w	r9, r2, fp
  402176:	f3c9 090b 	ubfx	r9, r9, #0, #12
  40217a:	eba1 0909 	sub.w	r9, r1, r9
  40217e:	4649      	mov	r1, r9
  402180:	4628      	mov	r0, r5
  402182:	9301      	str	r3, [sp, #4]
  402184:	9200      	str	r2, [sp, #0]
  402186:	f000 fa63 	bl	402650 <_sbrk_r>
  40218a:	1c43      	adds	r3, r0, #1
  40218c:	e89d 000c 	ldmia.w	sp, {r2, r3}
  402190:	f000 8142 	beq.w	402418 <_malloc_r+0x4fc>
  402194:	1a80      	subs	r0, r0, r2
  402196:	4448      	add	r0, r9
  402198:	f040 0001 	orr.w	r0, r0, #1
  40219c:	6819      	ldr	r1, [r3, #0]
  40219e:	42bc      	cmp	r4, r7
  4021a0:	4449      	add	r1, r9
  4021a2:	60ba      	str	r2, [r7, #8]
  4021a4:	6019      	str	r1, [r3, #0]
  4021a6:	6050      	str	r0, [r2, #4]
  4021a8:	d017      	beq.n	4021da <_malloc_r+0x2be>
  4021aa:	f1b8 0f0f 	cmp.w	r8, #15
  4021ae:	f240 80fa 	bls.w	4023a6 <_malloc_r+0x48a>
  4021b2:	f04f 0c05 	mov.w	ip, #5
  4021b6:	6862      	ldr	r2, [r4, #4]
  4021b8:	f1a8 000c 	sub.w	r0, r8, #12
  4021bc:	f020 0007 	bic.w	r0, r0, #7
  4021c0:	f002 0201 	and.w	r2, r2, #1
  4021c4:	eb04 0e00 	add.w	lr, r4, r0
  4021c8:	4302      	orrs	r2, r0
  4021ca:	280f      	cmp	r0, #15
  4021cc:	6062      	str	r2, [r4, #4]
  4021ce:	f8ce c004 	str.w	ip, [lr, #4]
  4021d2:	f8ce c008 	str.w	ip, [lr, #8]
  4021d6:	f200 8116 	bhi.w	402406 <_malloc_r+0x4ea>
  4021da:	4b1d      	ldr	r3, [pc, #116]	; (402250 <_malloc_r+0x334>)
  4021dc:	68bc      	ldr	r4, [r7, #8]
  4021de:	681a      	ldr	r2, [r3, #0]
  4021e0:	4291      	cmp	r1, r2
  4021e2:	bf88      	it	hi
  4021e4:	6019      	strhi	r1, [r3, #0]
  4021e6:	4b1b      	ldr	r3, [pc, #108]	; (402254 <_malloc_r+0x338>)
  4021e8:	681a      	ldr	r2, [r3, #0]
  4021ea:	4291      	cmp	r1, r2
  4021ec:	6862      	ldr	r2, [r4, #4]
  4021ee:	bf88      	it	hi
  4021f0:	6019      	strhi	r1, [r3, #0]
  4021f2:	f022 0203 	bic.w	r2, r2, #3
  4021f6:	4296      	cmp	r6, r2
  4021f8:	eba2 0306 	sub.w	r3, r2, r6
  4021fc:	d801      	bhi.n	402202 <_malloc_r+0x2e6>
  4021fe:	2b0f      	cmp	r3, #15
  402200:	dc04      	bgt.n	40220c <_malloc_r+0x2f0>
  402202:	4628      	mov	r0, r5
  402204:	f000 fa22 	bl	40264c <__malloc_unlock>
  402208:	2400      	movs	r4, #0
  40220a:	e74d      	b.n	4020a8 <_malloc_r+0x18c>
  40220c:	f046 0201 	orr.w	r2, r6, #1
  402210:	f043 0301 	orr.w	r3, r3, #1
  402214:	4426      	add	r6, r4
  402216:	6062      	str	r2, [r4, #4]
  402218:	4628      	mov	r0, r5
  40221a:	60be      	str	r6, [r7, #8]
  40221c:	3408      	adds	r4, #8
  40221e:	6073      	str	r3, [r6, #4]
  402220:	f000 fa14 	bl	40264c <__malloc_unlock>
  402224:	4620      	mov	r0, r4
  402226:	b003      	add	sp, #12
  402228:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40222c:	2b14      	cmp	r3, #20
  40222e:	d970      	bls.n	402312 <_malloc_r+0x3f6>
  402230:	2b54      	cmp	r3, #84	; 0x54
  402232:	f200 80a2 	bhi.w	40237a <_malloc_r+0x45e>
  402236:	0b33      	lsrs	r3, r6, #12
  402238:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  40223c:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  402240:	00c1      	lsls	r1, r0, #3
  402242:	e68d      	b.n	401f60 <_malloc_r+0x44>
  402244:	20000520 	.word	0x20000520
  402248:	20000d84 	.word	0x20000d84
  40224c:	20000d54 	.word	0x20000d54
  402250:	20000d7c 	.word	0x20000d7c
  402254:	20000d80 	.word	0x20000d80
  402258:	20000528 	.word	0x20000528
  40225c:	20000928 	.word	0x20000928
  402260:	0a5a      	lsrs	r2, r3, #9
  402262:	2a04      	cmp	r2, #4
  402264:	d95b      	bls.n	40231e <_malloc_r+0x402>
  402266:	2a14      	cmp	r2, #20
  402268:	f200 80ae 	bhi.w	4023c8 <_malloc_r+0x4ac>
  40226c:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  402270:	00c9      	lsls	r1, r1, #3
  402272:	325b      	adds	r2, #91	; 0x5b
  402274:	eb07 0c01 	add.w	ip, r7, r1
  402278:	5879      	ldr	r1, [r7, r1]
  40227a:	f1ac 0c08 	sub.w	ip, ip, #8
  40227e:	458c      	cmp	ip, r1
  402280:	f000 8088 	beq.w	402394 <_malloc_r+0x478>
  402284:	684a      	ldr	r2, [r1, #4]
  402286:	f022 0203 	bic.w	r2, r2, #3
  40228a:	4293      	cmp	r3, r2
  40228c:	d273      	bcs.n	402376 <_malloc_r+0x45a>
  40228e:	6889      	ldr	r1, [r1, #8]
  402290:	458c      	cmp	ip, r1
  402292:	d1f7      	bne.n	402284 <_malloc_r+0x368>
  402294:	f8dc 300c 	ldr.w	r3, [ip, #12]
  402298:	687a      	ldr	r2, [r7, #4]
  40229a:	60e3      	str	r3, [r4, #12]
  40229c:	f8c4 c008 	str.w	ip, [r4, #8]
  4022a0:	609c      	str	r4, [r3, #8]
  4022a2:	f8cc 400c 	str.w	r4, [ip, #12]
  4022a6:	e69e      	b.n	401fe6 <_malloc_r+0xca>
  4022a8:	f046 0c01 	orr.w	ip, r6, #1
  4022ac:	f042 0101 	orr.w	r1, r2, #1
  4022b0:	4426      	add	r6, r4
  4022b2:	f8c4 c004 	str.w	ip, [r4, #4]
  4022b6:	4628      	mov	r0, r5
  4022b8:	617e      	str	r6, [r7, #20]
  4022ba:	613e      	str	r6, [r7, #16]
  4022bc:	f8c6 e00c 	str.w	lr, [r6, #12]
  4022c0:	f8c6 e008 	str.w	lr, [r6, #8]
  4022c4:	6071      	str	r1, [r6, #4]
  4022c6:	50e2      	str	r2, [r4, r3]
  4022c8:	f000 f9c0 	bl	40264c <__malloc_unlock>
  4022cc:	3408      	adds	r4, #8
  4022ce:	e6eb      	b.n	4020a8 <_malloc_r+0x18c>
  4022d0:	687a      	ldr	r2, [r7, #4]
  4022d2:	e688      	b.n	401fe6 <_malloc_r+0xca>
  4022d4:	f108 0801 	add.w	r8, r8, #1
  4022d8:	f018 0f03 	tst.w	r8, #3
  4022dc:	f10c 0c08 	add.w	ip, ip, #8
  4022e0:	f47f ae93 	bne.w	40200a <_malloc_r+0xee>
  4022e4:	e02d      	b.n	402342 <_malloc_r+0x426>
  4022e6:	68dc      	ldr	r4, [r3, #12]
  4022e8:	42a3      	cmp	r3, r4
  4022ea:	bf08      	it	eq
  4022ec:	3002      	addeq	r0, #2
  4022ee:	f43f ae4b 	beq.w	401f88 <_malloc_r+0x6c>
  4022f2:	e6c9      	b.n	402088 <_malloc_r+0x16c>
  4022f4:	461c      	mov	r4, r3
  4022f6:	4419      	add	r1, r3
  4022f8:	684a      	ldr	r2, [r1, #4]
  4022fa:	68db      	ldr	r3, [r3, #12]
  4022fc:	f854 6f08 	ldr.w	r6, [r4, #8]!
  402300:	f042 0201 	orr.w	r2, r2, #1
  402304:	604a      	str	r2, [r1, #4]
  402306:	4628      	mov	r0, r5
  402308:	60f3      	str	r3, [r6, #12]
  40230a:	609e      	str	r6, [r3, #8]
  40230c:	f000 f99e 	bl	40264c <__malloc_unlock>
  402310:	e6ca      	b.n	4020a8 <_malloc_r+0x18c>
  402312:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  402316:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  40231a:	00c1      	lsls	r1, r0, #3
  40231c:	e620      	b.n	401f60 <_malloc_r+0x44>
  40231e:	099a      	lsrs	r2, r3, #6
  402320:	f102 0139 	add.w	r1, r2, #57	; 0x39
  402324:	00c9      	lsls	r1, r1, #3
  402326:	3238      	adds	r2, #56	; 0x38
  402328:	e7a4      	b.n	402274 <_malloc_r+0x358>
  40232a:	42bc      	cmp	r4, r7
  40232c:	d054      	beq.n	4023d8 <_malloc_r+0x4bc>
  40232e:	68bc      	ldr	r4, [r7, #8]
  402330:	6862      	ldr	r2, [r4, #4]
  402332:	f022 0203 	bic.w	r2, r2, #3
  402336:	e75e      	b.n	4021f6 <_malloc_r+0x2da>
  402338:	f859 3908 	ldr.w	r3, [r9], #-8
  40233c:	4599      	cmp	r9, r3
  40233e:	f040 8086 	bne.w	40244e <_malloc_r+0x532>
  402342:	f010 0f03 	tst.w	r0, #3
  402346:	f100 30ff 	add.w	r0, r0, #4294967295
  40234a:	d1f5      	bne.n	402338 <_malloc_r+0x41c>
  40234c:	687b      	ldr	r3, [r7, #4]
  40234e:	ea23 0304 	bic.w	r3, r3, r4
  402352:	607b      	str	r3, [r7, #4]
  402354:	0064      	lsls	r4, r4, #1
  402356:	429c      	cmp	r4, r3
  402358:	f63f aec8 	bhi.w	4020ec <_malloc_r+0x1d0>
  40235c:	2c00      	cmp	r4, #0
  40235e:	f43f aec5 	beq.w	4020ec <_malloc_r+0x1d0>
  402362:	421c      	tst	r4, r3
  402364:	4640      	mov	r0, r8
  402366:	f47f ae4c 	bne.w	402002 <_malloc_r+0xe6>
  40236a:	0064      	lsls	r4, r4, #1
  40236c:	421c      	tst	r4, r3
  40236e:	f100 0004 	add.w	r0, r0, #4
  402372:	d0fa      	beq.n	40236a <_malloc_r+0x44e>
  402374:	e645      	b.n	402002 <_malloc_r+0xe6>
  402376:	468c      	mov	ip, r1
  402378:	e78c      	b.n	402294 <_malloc_r+0x378>
  40237a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40237e:	d815      	bhi.n	4023ac <_malloc_r+0x490>
  402380:	0bf3      	lsrs	r3, r6, #15
  402382:	f103 0078 	add.w	r0, r3, #120	; 0x78
  402386:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  40238a:	00c1      	lsls	r1, r0, #3
  40238c:	e5e8      	b.n	401f60 <_malloc_r+0x44>
  40238e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  402392:	e6ee      	b.n	402172 <_malloc_r+0x256>
  402394:	2101      	movs	r1, #1
  402396:	687b      	ldr	r3, [r7, #4]
  402398:	1092      	asrs	r2, r2, #2
  40239a:	fa01 f202 	lsl.w	r2, r1, r2
  40239e:	431a      	orrs	r2, r3
  4023a0:	607a      	str	r2, [r7, #4]
  4023a2:	4663      	mov	r3, ip
  4023a4:	e779      	b.n	40229a <_malloc_r+0x37e>
  4023a6:	2301      	movs	r3, #1
  4023a8:	6053      	str	r3, [r2, #4]
  4023aa:	e72a      	b.n	402202 <_malloc_r+0x2e6>
  4023ac:	f240 5254 	movw	r2, #1364	; 0x554
  4023b0:	4293      	cmp	r3, r2
  4023b2:	d822      	bhi.n	4023fa <_malloc_r+0x4de>
  4023b4:	0cb3      	lsrs	r3, r6, #18
  4023b6:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  4023ba:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  4023be:	00c1      	lsls	r1, r0, #3
  4023c0:	e5ce      	b.n	401f60 <_malloc_r+0x44>
  4023c2:	f103 0b10 	add.w	fp, r3, #16
  4023c6:	e6af      	b.n	402128 <_malloc_r+0x20c>
  4023c8:	2a54      	cmp	r2, #84	; 0x54
  4023ca:	d829      	bhi.n	402420 <_malloc_r+0x504>
  4023cc:	0b1a      	lsrs	r2, r3, #12
  4023ce:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4023d2:	00c9      	lsls	r1, r1, #3
  4023d4:	326e      	adds	r2, #110	; 0x6e
  4023d6:	e74d      	b.n	402274 <_malloc_r+0x358>
  4023d8:	4b20      	ldr	r3, [pc, #128]	; (40245c <_malloc_r+0x540>)
  4023da:	6819      	ldr	r1, [r3, #0]
  4023dc:	4459      	add	r1, fp
  4023de:	6019      	str	r1, [r3, #0]
  4023e0:	e6b3      	b.n	40214a <_malloc_r+0x22e>
  4023e2:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4023e6:	2800      	cmp	r0, #0
  4023e8:	f47f aeaf 	bne.w	40214a <_malloc_r+0x22e>
  4023ec:	eb08 030b 	add.w	r3, r8, fp
  4023f0:	68ba      	ldr	r2, [r7, #8]
  4023f2:	f043 0301 	orr.w	r3, r3, #1
  4023f6:	6053      	str	r3, [r2, #4]
  4023f8:	e6ef      	b.n	4021da <_malloc_r+0x2be>
  4023fa:	207f      	movs	r0, #127	; 0x7f
  4023fc:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  402400:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  402404:	e5ac      	b.n	401f60 <_malloc_r+0x44>
  402406:	f104 0108 	add.w	r1, r4, #8
  40240a:	4628      	mov	r0, r5
  40240c:	9300      	str	r3, [sp, #0]
  40240e:	f003 fdfb 	bl	406008 <_free_r>
  402412:	9b00      	ldr	r3, [sp, #0]
  402414:	6819      	ldr	r1, [r3, #0]
  402416:	e6e0      	b.n	4021da <_malloc_r+0x2be>
  402418:	2001      	movs	r0, #1
  40241a:	f04f 0900 	mov.w	r9, #0
  40241e:	e6bd      	b.n	40219c <_malloc_r+0x280>
  402420:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402424:	d805      	bhi.n	402432 <_malloc_r+0x516>
  402426:	0bda      	lsrs	r2, r3, #15
  402428:	f102 0178 	add.w	r1, r2, #120	; 0x78
  40242c:	00c9      	lsls	r1, r1, #3
  40242e:	3277      	adds	r2, #119	; 0x77
  402430:	e720      	b.n	402274 <_malloc_r+0x358>
  402432:	f240 5154 	movw	r1, #1364	; 0x554
  402436:	428a      	cmp	r2, r1
  402438:	d805      	bhi.n	402446 <_malloc_r+0x52a>
  40243a:	0c9a      	lsrs	r2, r3, #18
  40243c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  402440:	00c9      	lsls	r1, r1, #3
  402442:	327c      	adds	r2, #124	; 0x7c
  402444:	e716      	b.n	402274 <_malloc_r+0x358>
  402446:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40244a:	227e      	movs	r2, #126	; 0x7e
  40244c:	e712      	b.n	402274 <_malloc_r+0x358>
  40244e:	687b      	ldr	r3, [r7, #4]
  402450:	e780      	b.n	402354 <_malloc_r+0x438>
  402452:	08f0      	lsrs	r0, r6, #3
  402454:	f106 0308 	add.w	r3, r6, #8
  402458:	e60e      	b.n	402078 <_malloc_r+0x15c>
  40245a:	bf00      	nop
  40245c:	20000d54 	.word	0x20000d54

00402460 <memcmp>:
  402460:	2a03      	cmp	r2, #3
  402462:	b470      	push	{r4, r5, r6}
  402464:	d922      	bls.n	4024ac <memcmp+0x4c>
  402466:	ea40 0301 	orr.w	r3, r0, r1
  40246a:	079b      	lsls	r3, r3, #30
  40246c:	d011      	beq.n	402492 <memcmp+0x32>
  40246e:	7803      	ldrb	r3, [r0, #0]
  402470:	780c      	ldrb	r4, [r1, #0]
  402472:	42a3      	cmp	r3, r4
  402474:	d11d      	bne.n	4024b2 <memcmp+0x52>
  402476:	440a      	add	r2, r1
  402478:	3101      	adds	r1, #1
  40247a:	e005      	b.n	402488 <memcmp+0x28>
  40247c:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  402480:	f811 4b01 	ldrb.w	r4, [r1], #1
  402484:	42a3      	cmp	r3, r4
  402486:	d114      	bne.n	4024b2 <memcmp+0x52>
  402488:	4291      	cmp	r1, r2
  40248a:	d1f7      	bne.n	40247c <memcmp+0x1c>
  40248c:	2000      	movs	r0, #0
  40248e:	bc70      	pop	{r4, r5, r6}
  402490:	4770      	bx	lr
  402492:	680d      	ldr	r5, [r1, #0]
  402494:	6806      	ldr	r6, [r0, #0]
  402496:	460c      	mov	r4, r1
  402498:	42ae      	cmp	r6, r5
  40249a:	4603      	mov	r3, r0
  40249c:	f101 0104 	add.w	r1, r1, #4
  4024a0:	f100 0004 	add.w	r0, r0, #4
  4024a4:	d108      	bne.n	4024b8 <memcmp+0x58>
  4024a6:	3a04      	subs	r2, #4
  4024a8:	2a03      	cmp	r2, #3
  4024aa:	d8f2      	bhi.n	402492 <memcmp+0x32>
  4024ac:	2a00      	cmp	r2, #0
  4024ae:	d1de      	bne.n	40246e <memcmp+0xe>
  4024b0:	e7ec      	b.n	40248c <memcmp+0x2c>
  4024b2:	1b18      	subs	r0, r3, r4
  4024b4:	bc70      	pop	{r4, r5, r6}
  4024b6:	4770      	bx	lr
  4024b8:	4621      	mov	r1, r4
  4024ba:	4618      	mov	r0, r3
  4024bc:	e7d7      	b.n	40246e <memcmp+0xe>
  4024be:	bf00      	nop

004024c0 <memcpy>:
  4024c0:	4684      	mov	ip, r0
  4024c2:	ea41 0300 	orr.w	r3, r1, r0
  4024c6:	f013 0303 	ands.w	r3, r3, #3
  4024ca:	d149      	bne.n	402560 <memcpy+0xa0>
  4024cc:	3a40      	subs	r2, #64	; 0x40
  4024ce:	d323      	bcc.n	402518 <memcpy+0x58>
  4024d0:	680b      	ldr	r3, [r1, #0]
  4024d2:	6003      	str	r3, [r0, #0]
  4024d4:	684b      	ldr	r3, [r1, #4]
  4024d6:	6043      	str	r3, [r0, #4]
  4024d8:	688b      	ldr	r3, [r1, #8]
  4024da:	6083      	str	r3, [r0, #8]
  4024dc:	68cb      	ldr	r3, [r1, #12]
  4024de:	60c3      	str	r3, [r0, #12]
  4024e0:	690b      	ldr	r3, [r1, #16]
  4024e2:	6103      	str	r3, [r0, #16]
  4024e4:	694b      	ldr	r3, [r1, #20]
  4024e6:	6143      	str	r3, [r0, #20]
  4024e8:	698b      	ldr	r3, [r1, #24]
  4024ea:	6183      	str	r3, [r0, #24]
  4024ec:	69cb      	ldr	r3, [r1, #28]
  4024ee:	61c3      	str	r3, [r0, #28]
  4024f0:	6a0b      	ldr	r3, [r1, #32]
  4024f2:	6203      	str	r3, [r0, #32]
  4024f4:	6a4b      	ldr	r3, [r1, #36]	; 0x24
  4024f6:	6243      	str	r3, [r0, #36]	; 0x24
  4024f8:	6a8b      	ldr	r3, [r1, #40]	; 0x28
  4024fa:	6283      	str	r3, [r0, #40]	; 0x28
  4024fc:	6acb      	ldr	r3, [r1, #44]	; 0x2c
  4024fe:	62c3      	str	r3, [r0, #44]	; 0x2c
  402500:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  402502:	6303      	str	r3, [r0, #48]	; 0x30
  402504:	6b4b      	ldr	r3, [r1, #52]	; 0x34
  402506:	6343      	str	r3, [r0, #52]	; 0x34
  402508:	6b8b      	ldr	r3, [r1, #56]	; 0x38
  40250a:	6383      	str	r3, [r0, #56]	; 0x38
  40250c:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  40250e:	63c3      	str	r3, [r0, #60]	; 0x3c
  402510:	3040      	adds	r0, #64	; 0x40
  402512:	3140      	adds	r1, #64	; 0x40
  402514:	3a40      	subs	r2, #64	; 0x40
  402516:	d2db      	bcs.n	4024d0 <memcpy+0x10>
  402518:	3230      	adds	r2, #48	; 0x30
  40251a:	d30b      	bcc.n	402534 <memcpy+0x74>
  40251c:	680b      	ldr	r3, [r1, #0]
  40251e:	6003      	str	r3, [r0, #0]
  402520:	684b      	ldr	r3, [r1, #4]
  402522:	6043      	str	r3, [r0, #4]
  402524:	688b      	ldr	r3, [r1, #8]
  402526:	6083      	str	r3, [r0, #8]
  402528:	68cb      	ldr	r3, [r1, #12]
  40252a:	60c3      	str	r3, [r0, #12]
  40252c:	3010      	adds	r0, #16
  40252e:	3110      	adds	r1, #16
  402530:	3a10      	subs	r2, #16
  402532:	d2f3      	bcs.n	40251c <memcpy+0x5c>
  402534:	320c      	adds	r2, #12
  402536:	d305      	bcc.n	402544 <memcpy+0x84>
  402538:	f851 3b04 	ldr.w	r3, [r1], #4
  40253c:	f840 3b04 	str.w	r3, [r0], #4
  402540:	3a04      	subs	r2, #4
  402542:	d2f9      	bcs.n	402538 <memcpy+0x78>
  402544:	3204      	adds	r2, #4
  402546:	d008      	beq.n	40255a <memcpy+0x9a>
  402548:	07d2      	lsls	r2, r2, #31
  40254a:	bf1c      	itt	ne
  40254c:	f811 3b01 	ldrbne.w	r3, [r1], #1
  402550:	f800 3b01 	strbne.w	r3, [r0], #1
  402554:	d301      	bcc.n	40255a <memcpy+0x9a>
  402556:	880b      	ldrh	r3, [r1, #0]
  402558:	8003      	strh	r3, [r0, #0]
  40255a:	4660      	mov	r0, ip
  40255c:	4770      	bx	lr
  40255e:	bf00      	nop
  402560:	2a08      	cmp	r2, #8
  402562:	d313      	bcc.n	40258c <memcpy+0xcc>
  402564:	078b      	lsls	r3, r1, #30
  402566:	d0b1      	beq.n	4024cc <memcpy+0xc>
  402568:	f010 0303 	ands.w	r3, r0, #3
  40256c:	d0ae      	beq.n	4024cc <memcpy+0xc>
  40256e:	f1c3 0304 	rsb	r3, r3, #4
  402572:	1ad2      	subs	r2, r2, r3
  402574:	07db      	lsls	r3, r3, #31
  402576:	bf1c      	itt	ne
  402578:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40257c:	f800 3b01 	strbne.w	r3, [r0], #1
  402580:	d3a4      	bcc.n	4024cc <memcpy+0xc>
  402582:	f831 3b02 	ldrh.w	r3, [r1], #2
  402586:	f820 3b02 	strh.w	r3, [r0], #2
  40258a:	e79f      	b.n	4024cc <memcpy+0xc>
  40258c:	3a04      	subs	r2, #4
  40258e:	d3d9      	bcc.n	402544 <memcpy+0x84>
  402590:	3a01      	subs	r2, #1
  402592:	f811 3b01 	ldrb.w	r3, [r1], #1
  402596:	f800 3b01 	strb.w	r3, [r0], #1
  40259a:	d2f9      	bcs.n	402590 <memcpy+0xd0>
  40259c:	780b      	ldrb	r3, [r1, #0]
  40259e:	7003      	strb	r3, [r0, #0]
  4025a0:	784b      	ldrb	r3, [r1, #1]
  4025a2:	7043      	strb	r3, [r0, #1]
  4025a4:	788b      	ldrb	r3, [r1, #2]
  4025a6:	7083      	strb	r3, [r0, #2]
  4025a8:	4660      	mov	r0, ip
  4025aa:	4770      	bx	lr

004025ac <memset>:
  4025ac:	b470      	push	{r4, r5, r6}
  4025ae:	0786      	lsls	r6, r0, #30
  4025b0:	d046      	beq.n	402640 <memset+0x94>
  4025b2:	1e54      	subs	r4, r2, #1
  4025b4:	2a00      	cmp	r2, #0
  4025b6:	d041      	beq.n	40263c <memset+0x90>
  4025b8:	b2ca      	uxtb	r2, r1
  4025ba:	4603      	mov	r3, r0
  4025bc:	e002      	b.n	4025c4 <memset+0x18>
  4025be:	f114 34ff 	adds.w	r4, r4, #4294967295
  4025c2:	d33b      	bcc.n	40263c <memset+0x90>
  4025c4:	f803 2b01 	strb.w	r2, [r3], #1
  4025c8:	079d      	lsls	r5, r3, #30
  4025ca:	d1f8      	bne.n	4025be <memset+0x12>
  4025cc:	2c03      	cmp	r4, #3
  4025ce:	d92e      	bls.n	40262e <memset+0x82>
  4025d0:	b2cd      	uxtb	r5, r1
  4025d2:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4025d6:	2c0f      	cmp	r4, #15
  4025d8:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4025dc:	d919      	bls.n	402612 <memset+0x66>
  4025de:	4626      	mov	r6, r4
  4025e0:	f103 0210 	add.w	r2, r3, #16
  4025e4:	3e10      	subs	r6, #16
  4025e6:	2e0f      	cmp	r6, #15
  4025e8:	f842 5c10 	str.w	r5, [r2, #-16]
  4025ec:	f842 5c0c 	str.w	r5, [r2, #-12]
  4025f0:	f842 5c08 	str.w	r5, [r2, #-8]
  4025f4:	f842 5c04 	str.w	r5, [r2, #-4]
  4025f8:	f102 0210 	add.w	r2, r2, #16
  4025fc:	d8f2      	bhi.n	4025e4 <memset+0x38>
  4025fe:	f1a4 0210 	sub.w	r2, r4, #16
  402602:	f022 020f 	bic.w	r2, r2, #15
  402606:	f004 040f 	and.w	r4, r4, #15
  40260a:	3210      	adds	r2, #16
  40260c:	2c03      	cmp	r4, #3
  40260e:	4413      	add	r3, r2
  402610:	d90d      	bls.n	40262e <memset+0x82>
  402612:	461e      	mov	r6, r3
  402614:	4622      	mov	r2, r4
  402616:	3a04      	subs	r2, #4
  402618:	2a03      	cmp	r2, #3
  40261a:	f846 5b04 	str.w	r5, [r6], #4
  40261e:	d8fa      	bhi.n	402616 <memset+0x6a>
  402620:	1f22      	subs	r2, r4, #4
  402622:	f022 0203 	bic.w	r2, r2, #3
  402626:	3204      	adds	r2, #4
  402628:	4413      	add	r3, r2
  40262a:	f004 0403 	and.w	r4, r4, #3
  40262e:	b12c      	cbz	r4, 40263c <memset+0x90>
  402630:	b2c9      	uxtb	r1, r1
  402632:	441c      	add	r4, r3
  402634:	f803 1b01 	strb.w	r1, [r3], #1
  402638:	429c      	cmp	r4, r3
  40263a:	d1fb      	bne.n	402634 <memset+0x88>
  40263c:	bc70      	pop	{r4, r5, r6}
  40263e:	4770      	bx	lr
  402640:	4614      	mov	r4, r2
  402642:	4603      	mov	r3, r0
  402644:	e7c2      	b.n	4025cc <memset+0x20>
  402646:	bf00      	nop

00402648 <__malloc_lock>:
  402648:	4770      	bx	lr
  40264a:	bf00      	nop

0040264c <__malloc_unlock>:
  40264c:	4770      	bx	lr
  40264e:	bf00      	nop

00402650 <_sbrk_r>:
  402650:	b538      	push	{r3, r4, r5, lr}
  402652:	2300      	movs	r3, #0
  402654:	4c06      	ldr	r4, [pc, #24]	; (402670 <_sbrk_r+0x20>)
  402656:	4605      	mov	r5, r0
  402658:	4608      	mov	r0, r1
  40265a:	6023      	str	r3, [r4, #0]
  40265c:	f7fe f996 	bl	40098c <_sbrk>
  402660:	1c43      	adds	r3, r0, #1
  402662:	d000      	beq.n	402666 <_sbrk_r+0x16>
  402664:	bd38      	pop	{r3, r4, r5, pc}
  402666:	6823      	ldr	r3, [r4, #0]
  402668:	2b00      	cmp	r3, #0
  40266a:	d0fb      	beq.n	402664 <_sbrk_r+0x14>
  40266c:	602b      	str	r3, [r5, #0]
  40266e:	bd38      	pop	{r3, r4, r5, pc}
  402670:	20000db0 	.word	0x20000db0

00402674 <setbuf>:
  402674:	2900      	cmp	r1, #0
  402676:	bf0c      	ite	eq
  402678:	2202      	moveq	r2, #2
  40267a:	2200      	movne	r2, #0
  40267c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402680:	f000 b800 	b.w	402684 <setvbuf>

00402684 <setvbuf>:
  402684:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  402688:	4d50      	ldr	r5, [pc, #320]	; (4027cc <setvbuf+0x148>)
  40268a:	b083      	sub	sp, #12
  40268c:	682d      	ldr	r5, [r5, #0]
  40268e:	4604      	mov	r4, r0
  402690:	460f      	mov	r7, r1
  402692:	4690      	mov	r8, r2
  402694:	461e      	mov	r6, r3
  402696:	b115      	cbz	r5, 40269e <setvbuf+0x1a>
  402698:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40269a:	2b00      	cmp	r3, #0
  40269c:	d077      	beq.n	40278e <setvbuf+0x10a>
  40269e:	f1b8 0f02 	cmp.w	r8, #2
  4026a2:	d004      	beq.n	4026ae <setvbuf+0x2a>
  4026a4:	f1b8 0f01 	cmp.w	r8, #1
  4026a8:	d87d      	bhi.n	4027a6 <setvbuf+0x122>
  4026aa:	2e00      	cmp	r6, #0
  4026ac:	db7b      	blt.n	4027a6 <setvbuf+0x122>
  4026ae:	4621      	mov	r1, r4
  4026b0:	4628      	mov	r0, r5
  4026b2:	f003 fb43 	bl	405d3c <_fflush_r>
  4026b6:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4026b8:	b141      	cbz	r1, 4026cc <setvbuf+0x48>
  4026ba:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4026be:	4299      	cmp	r1, r3
  4026c0:	d002      	beq.n	4026c8 <setvbuf+0x44>
  4026c2:	4628      	mov	r0, r5
  4026c4:	f003 fca0 	bl	406008 <_free_r>
  4026c8:	2300      	movs	r3, #0
  4026ca:	6323      	str	r3, [r4, #48]	; 0x30
  4026cc:	2200      	movs	r2, #0
  4026ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4026d2:	61a2      	str	r2, [r4, #24]
  4026d4:	6062      	str	r2, [r4, #4]
  4026d6:	061a      	lsls	r2, r3, #24
  4026d8:	d452      	bmi.n	402780 <setvbuf+0xfc>
  4026da:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  4026de:	f023 0303 	bic.w	r3, r3, #3
  4026e2:	f1b8 0f02 	cmp.w	r8, #2
  4026e6:	81a3      	strh	r3, [r4, #12]
  4026e8:	d037      	beq.n	40275a <setvbuf+0xd6>
  4026ea:	ab01      	add	r3, sp, #4
  4026ec:	466a      	mov	r2, sp
  4026ee:	4621      	mov	r1, r4
  4026f0:	4628      	mov	r0, r5
  4026f2:	f003 ff2d 	bl	406550 <__swhatbuf_r>
  4026f6:	89a3      	ldrh	r3, [r4, #12]
  4026f8:	4318      	orrs	r0, r3
  4026fa:	81a0      	strh	r0, [r4, #12]
  4026fc:	b316      	cbz	r6, 402744 <setvbuf+0xc0>
  4026fe:	b317      	cbz	r7, 402746 <setvbuf+0xc2>
  402700:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402702:	2b00      	cmp	r3, #0
  402704:	d04b      	beq.n	40279e <setvbuf+0x11a>
  402706:	9b00      	ldr	r3, [sp, #0]
  402708:	6027      	str	r7, [r4, #0]
  40270a:	429e      	cmp	r6, r3
  40270c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402710:	6127      	str	r7, [r4, #16]
  402712:	bf1c      	itt	ne
  402714:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
  402718:	81a3      	strhne	r3, [r4, #12]
  40271a:	f1b8 0f01 	cmp.w	r8, #1
  40271e:	bf04      	itt	eq
  402720:	f043 0301 	orreq.w	r3, r3, #1
  402724:	81a3      	strheq	r3, [r4, #12]
  402726:	b29b      	uxth	r3, r3
  402728:	f013 0008 	ands.w	r0, r3, #8
  40272c:	6166      	str	r6, [r4, #20]
  40272e:	d023      	beq.n	402778 <setvbuf+0xf4>
  402730:	f013 0001 	ands.w	r0, r3, #1
  402734:	d02f      	beq.n	402796 <setvbuf+0x112>
  402736:	2000      	movs	r0, #0
  402738:	4276      	negs	r6, r6
  40273a:	61a6      	str	r6, [r4, #24]
  40273c:	60a0      	str	r0, [r4, #8]
  40273e:	b003      	add	sp, #12
  402740:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402744:	9e00      	ldr	r6, [sp, #0]
  402746:	4630      	mov	r0, r6
  402748:	f7ff fbd8 	bl	401efc <malloc>
  40274c:	4607      	mov	r7, r0
  40274e:	b368      	cbz	r0, 4027ac <setvbuf+0x128>
  402750:	89a3      	ldrh	r3, [r4, #12]
  402752:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402756:	81a3      	strh	r3, [r4, #12]
  402758:	e7d2      	b.n	402700 <setvbuf+0x7c>
  40275a:	2000      	movs	r0, #0
  40275c:	2500      	movs	r5, #0
  40275e:	2101      	movs	r1, #1
  402760:	f104 0243 	add.w	r2, r4, #67	; 0x43
  402764:	f043 0302 	orr.w	r3, r3, #2
  402768:	81a3      	strh	r3, [r4, #12]
  40276a:	60a5      	str	r5, [r4, #8]
  40276c:	6161      	str	r1, [r4, #20]
  40276e:	6022      	str	r2, [r4, #0]
  402770:	6122      	str	r2, [r4, #16]
  402772:	b003      	add	sp, #12
  402774:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402778:	60a0      	str	r0, [r4, #8]
  40277a:	b003      	add	sp, #12
  40277c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402780:	6921      	ldr	r1, [r4, #16]
  402782:	4628      	mov	r0, r5
  402784:	f003 fc40 	bl	406008 <_free_r>
  402788:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40278c:	e7a5      	b.n	4026da <setvbuf+0x56>
  40278e:	4628      	mov	r0, r5
  402790:	f003 fb68 	bl	405e64 <__sinit>
  402794:	e783      	b.n	40269e <setvbuf+0x1a>
  402796:	60a6      	str	r6, [r4, #8]
  402798:	b003      	add	sp, #12
  40279a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40279e:	4628      	mov	r0, r5
  4027a0:	f003 fb60 	bl	405e64 <__sinit>
  4027a4:	e7af      	b.n	402706 <setvbuf+0x82>
  4027a6:	f04f 30ff 	mov.w	r0, #4294967295
  4027aa:	e7e2      	b.n	402772 <setvbuf+0xee>
  4027ac:	f8dd 9000 	ldr.w	r9, [sp]
  4027b0:	45b1      	cmp	r9, r6
  4027b2:	d006      	beq.n	4027c2 <setvbuf+0x13e>
  4027b4:	4648      	mov	r0, r9
  4027b6:	f7ff fba1 	bl	401efc <malloc>
  4027ba:	4607      	mov	r7, r0
  4027bc:	b108      	cbz	r0, 4027c2 <setvbuf+0x13e>
  4027be:	464e      	mov	r6, r9
  4027c0:	e7c6      	b.n	402750 <setvbuf+0xcc>
  4027c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4027c6:	f04f 30ff 	mov.w	r0, #4294967295
  4027ca:	e7c7      	b.n	40275c <setvbuf+0xd8>
  4027cc:	200000f4 	.word	0x200000f4

004027d0 <sprintf>:
  4027d0:	b40e      	push	{r1, r2, r3}
  4027d2:	4601      	mov	r1, r0
  4027d4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4027d6:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
  4027da:	f44f 7702 	mov.w	r7, #520	; 0x208
  4027de:	f64f 76ff 	movw	r6, #65535	; 0xffff
  4027e2:	b09c      	sub	sp, #112	; 0x70
  4027e4:	ac21      	add	r4, sp, #132	; 0x84
  4027e6:	f854 2b04 	ldr.w	r2, [r4], #4
  4027ea:	4b0b      	ldr	r3, [pc, #44]	; (402818 <sprintf+0x48>)
  4027ec:	9102      	str	r1, [sp, #8]
  4027ee:	9106      	str	r1, [sp, #24]
  4027f0:	6818      	ldr	r0, [r3, #0]
  4027f2:	a902      	add	r1, sp, #8
  4027f4:	4623      	mov	r3, r4
  4027f6:	9401      	str	r4, [sp, #4]
  4027f8:	f8ad 7014 	strh.w	r7, [sp, #20]
  4027fc:	9504      	str	r5, [sp, #16]
  4027fe:	9507      	str	r5, [sp, #28]
  402800:	f8ad 6016 	strh.w	r6, [sp, #22]
  402804:	f000 f8e8 	bl	4029d8 <_svfprintf_r>
  402808:	2200      	movs	r2, #0
  40280a:	9b02      	ldr	r3, [sp, #8]
  40280c:	701a      	strb	r2, [r3, #0]
  40280e:	b01c      	add	sp, #112	; 0x70
  402810:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  402814:	b003      	add	sp, #12
  402816:	4770      	bx	lr
  402818:	200000f4 	.word	0x200000f4

0040281c <strcat>:
  40281c:	0783      	lsls	r3, r0, #30
  40281e:	b510      	push	{r4, lr}
  402820:	4604      	mov	r4, r0
  402822:	d110      	bne.n	402846 <strcat+0x2a>
  402824:	6802      	ldr	r2, [r0, #0]
  402826:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
  40282a:	ea23 0302 	bic.w	r3, r3, r2
  40282e:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  402832:	d108      	bne.n	402846 <strcat+0x2a>
  402834:	f850 2f04 	ldr.w	r2, [r0, #4]!
  402838:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
  40283c:	ea23 0302 	bic.w	r3, r3, r2
  402840:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  402844:	d0f6      	beq.n	402834 <strcat+0x18>
  402846:	7803      	ldrb	r3, [r0, #0]
  402848:	b11b      	cbz	r3, 402852 <strcat+0x36>
  40284a:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  40284e:	2b00      	cmp	r3, #0
  402850:	d1fb      	bne.n	40284a <strcat+0x2e>
  402852:	f000 f803 	bl	40285c <strcpy>
  402856:	4620      	mov	r0, r4
  402858:	bd10      	pop	{r4, pc}
  40285a:	bf00      	nop

0040285c <strcpy>:
  40285c:	ea80 0201 	eor.w	r2, r0, r1
  402860:	4684      	mov	ip, r0
  402862:	f012 0f03 	tst.w	r2, #3
  402866:	d14f      	bne.n	402908 <strcpy+0xac>
  402868:	f011 0f03 	tst.w	r1, #3
  40286c:	d132      	bne.n	4028d4 <strcpy+0x78>
  40286e:	f84d 4d04 	str.w	r4, [sp, #-4]!
  402872:	f011 0f04 	tst.w	r1, #4
  402876:	f851 3b04 	ldr.w	r3, [r1], #4
  40287a:	d00b      	beq.n	402894 <strcpy+0x38>
  40287c:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  402880:	439a      	bics	r2, r3
  402882:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  402886:	bf04      	itt	eq
  402888:	f84c 3b04 	streq.w	r3, [ip], #4
  40288c:	f851 3b04 	ldreq.w	r3, [r1], #4
  402890:	d116      	bne.n	4028c0 <strcpy+0x64>
  402892:	bf00      	nop
  402894:	f851 4b04 	ldr.w	r4, [r1], #4
  402898:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  40289c:	439a      	bics	r2, r3
  40289e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  4028a2:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
  4028a6:	d10b      	bne.n	4028c0 <strcpy+0x64>
  4028a8:	f84c 3b04 	str.w	r3, [ip], #4
  4028ac:	43a2      	bics	r2, r4
  4028ae:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  4028b2:	bf04      	itt	eq
  4028b4:	f851 3b04 	ldreq.w	r3, [r1], #4
  4028b8:	f84c 4b04 	streq.w	r4, [ip], #4
  4028bc:	d0ea      	beq.n	402894 <strcpy+0x38>
  4028be:	4623      	mov	r3, r4
  4028c0:	f80c 3b01 	strb.w	r3, [ip], #1
  4028c4:	f013 0fff 	tst.w	r3, #255	; 0xff
  4028c8:	ea4f 2333 	mov.w	r3, r3, ror #8
  4028cc:	d1f8      	bne.n	4028c0 <strcpy+0x64>
  4028ce:	f85d 4b04 	ldr.w	r4, [sp], #4
  4028d2:	4770      	bx	lr
  4028d4:	f011 0f01 	tst.w	r1, #1
  4028d8:	d006      	beq.n	4028e8 <strcpy+0x8c>
  4028da:	f811 2b01 	ldrb.w	r2, [r1], #1
  4028de:	f80c 2b01 	strb.w	r2, [ip], #1
  4028e2:	2a00      	cmp	r2, #0
  4028e4:	bf08      	it	eq
  4028e6:	4770      	bxeq	lr
  4028e8:	f011 0f02 	tst.w	r1, #2
  4028ec:	d0bf      	beq.n	40286e <strcpy+0x12>
  4028ee:	f831 2b02 	ldrh.w	r2, [r1], #2
  4028f2:	f012 0fff 	tst.w	r2, #255	; 0xff
  4028f6:	bf16      	itet	ne
  4028f8:	f82c 2b02 	strhne.w	r2, [ip], #2
  4028fc:	f88c 2000 	strbeq.w	r2, [ip]
  402900:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
  402904:	d1b3      	bne.n	40286e <strcpy+0x12>
  402906:	4770      	bx	lr
  402908:	f811 2b01 	ldrb.w	r2, [r1], #1
  40290c:	f80c 2b01 	strb.w	r2, [ip], #1
  402910:	2a00      	cmp	r2, #0
  402912:	d1f9      	bne.n	402908 <strcpy+0xac>
  402914:	4770      	bx	lr
  402916:	bf00      	nop

00402918 <strlen>:
  402918:	f020 0103 	bic.w	r1, r0, #3
  40291c:	f010 0003 	ands.w	r0, r0, #3
  402920:	f1c0 0000 	rsb	r0, r0, #0
  402924:	f851 3b04 	ldr.w	r3, [r1], #4
  402928:	f100 0c04 	add.w	ip, r0, #4
  40292c:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  402930:	f06f 0200 	mvn.w	r2, #0
  402934:	bf1c      	itt	ne
  402936:	fa22 f20c 	lsrne.w	r2, r2, ip
  40293a:	4313      	orrne	r3, r2
  40293c:	f04f 0c01 	mov.w	ip, #1
  402940:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  402944:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  402948:	eba3 020c 	sub.w	r2, r3, ip
  40294c:	ea22 0203 	bic.w	r2, r2, r3
  402950:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  402954:	bf04      	itt	eq
  402956:	f851 3b04 	ldreq.w	r3, [r1], #4
  40295a:	3004      	addeq	r0, #4
  40295c:	d0f4      	beq.n	402948 <strlen+0x30>
  40295e:	f1c2 0100 	rsb	r1, r2, #0
  402962:	ea02 0201 	and.w	r2, r2, r1
  402966:	fab2 f282 	clz	r2, r2
  40296a:	f1c2 021f 	rsb	r2, r2, #31
  40296e:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  402972:	4770      	bx	lr

00402974 <strncpy>:
  402974:	ea40 0301 	orr.w	r3, r0, r1
  402978:	f013 0f03 	tst.w	r3, #3
  40297c:	b470      	push	{r4, r5, r6}
  40297e:	4603      	mov	r3, r0
  402980:	d024      	beq.n	4029cc <strncpy+0x58>
  402982:	b1a2      	cbz	r2, 4029ae <strncpy+0x3a>
  402984:	780c      	ldrb	r4, [r1, #0]
  402986:	3a01      	subs	r2, #1
  402988:	701c      	strb	r4, [r3, #0]
  40298a:	3101      	adds	r1, #1
  40298c:	3301      	adds	r3, #1
  40298e:	b13c      	cbz	r4, 4029a0 <strncpy+0x2c>
  402990:	b16a      	cbz	r2, 4029ae <strncpy+0x3a>
  402992:	f811 4b01 	ldrb.w	r4, [r1], #1
  402996:	3a01      	subs	r2, #1
  402998:	f803 4b01 	strb.w	r4, [r3], #1
  40299c:	2c00      	cmp	r4, #0
  40299e:	d1f7      	bne.n	402990 <strncpy+0x1c>
  4029a0:	b12a      	cbz	r2, 4029ae <strncpy+0x3a>
  4029a2:	2100      	movs	r1, #0
  4029a4:	441a      	add	r2, r3
  4029a6:	f803 1b01 	strb.w	r1, [r3], #1
  4029aa:	429a      	cmp	r2, r3
  4029ac:	d1fb      	bne.n	4029a6 <strncpy+0x32>
  4029ae:	bc70      	pop	{r4, r5, r6}
  4029b0:	4770      	bx	lr
  4029b2:	460e      	mov	r6, r1
  4029b4:	f851 5b04 	ldr.w	r5, [r1], #4
  4029b8:	f1a5 3401 	sub.w	r4, r5, #16843009	; 0x1010101
  4029bc:	ea24 0405 	bic.w	r4, r4, r5
  4029c0:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
  4029c4:	d105      	bne.n	4029d2 <strncpy+0x5e>
  4029c6:	3a04      	subs	r2, #4
  4029c8:	f843 5b04 	str.w	r5, [r3], #4
  4029cc:	2a03      	cmp	r2, #3
  4029ce:	d8f0      	bhi.n	4029b2 <strncpy+0x3e>
  4029d0:	e7d7      	b.n	402982 <strncpy+0xe>
  4029d2:	4631      	mov	r1, r6
  4029d4:	e7d6      	b.n	402984 <strncpy+0x10>
  4029d6:	bf00      	nop

004029d8 <_svfprintf_r>:
  4029d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4029dc:	b0c3      	sub	sp, #268	; 0x10c
  4029de:	460c      	mov	r4, r1
  4029e0:	910b      	str	r1, [sp, #44]	; 0x2c
  4029e2:	4692      	mov	sl, r2
  4029e4:	930f      	str	r3, [sp, #60]	; 0x3c
  4029e6:	900c      	str	r0, [sp, #48]	; 0x30
  4029e8:	f003 fda4 	bl	406534 <_localeconv_r>
  4029ec:	6803      	ldr	r3, [r0, #0]
  4029ee:	4618      	mov	r0, r3
  4029f0:	931a      	str	r3, [sp, #104]	; 0x68
  4029f2:	f7ff ff91 	bl	402918 <strlen>
  4029f6:	89a3      	ldrh	r3, [r4, #12]
  4029f8:	9019      	str	r0, [sp, #100]	; 0x64
  4029fa:	0619      	lsls	r1, r3, #24
  4029fc:	d503      	bpl.n	402a06 <_svfprintf_r+0x2e>
  4029fe:	6923      	ldr	r3, [r4, #16]
  402a00:	2b00      	cmp	r3, #0
  402a02:	f001 8031 	beq.w	403a68 <_svfprintf_r+0x1090>
  402a06:	2300      	movs	r3, #0
  402a08:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  402a0c:	46c8      	mov	r8, r9
  402a0e:	9314      	str	r3, [sp, #80]	; 0x50
  402a10:	9313      	str	r3, [sp, #76]	; 0x4c
  402a12:	9315      	str	r3, [sp, #84]	; 0x54
  402a14:	9318      	str	r3, [sp, #96]	; 0x60
  402a16:	931b      	str	r3, [sp, #108]	; 0x6c
  402a18:	9309      	str	r3, [sp, #36]	; 0x24
  402a1a:	9316      	str	r3, [sp, #88]	; 0x58
  402a1c:	9317      	str	r3, [sp, #92]	; 0x5c
  402a1e:	9327      	str	r3, [sp, #156]	; 0x9c
  402a20:	9326      	str	r3, [sp, #152]	; 0x98
  402a22:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  402a26:	f89a 3000 	ldrb.w	r3, [sl]
  402a2a:	4654      	mov	r4, sl
  402a2c:	b1eb      	cbz	r3, 402a6a <_svfprintf_r+0x92>
  402a2e:	2b25      	cmp	r3, #37	; 0x25
  402a30:	d102      	bne.n	402a38 <_svfprintf_r+0x60>
  402a32:	e01a      	b.n	402a6a <_svfprintf_r+0x92>
  402a34:	2b25      	cmp	r3, #37	; 0x25
  402a36:	d003      	beq.n	402a40 <_svfprintf_r+0x68>
  402a38:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  402a3c:	2b00      	cmp	r3, #0
  402a3e:	d1f9      	bne.n	402a34 <_svfprintf_r+0x5c>
  402a40:	eba4 050a 	sub.w	r5, r4, sl
  402a44:	b18d      	cbz	r5, 402a6a <_svfprintf_r+0x92>
  402a46:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a48:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402a4a:	3301      	adds	r3, #1
  402a4c:	442a      	add	r2, r5
  402a4e:	2b07      	cmp	r3, #7
  402a50:	f8c8 a000 	str.w	sl, [r8]
  402a54:	f8c8 5004 	str.w	r5, [r8, #4]
  402a58:	9227      	str	r2, [sp, #156]	; 0x9c
  402a5a:	9326      	str	r3, [sp, #152]	; 0x98
  402a5c:	f300 808a 	bgt.w	402b74 <_svfprintf_r+0x19c>
  402a60:	f108 0808 	add.w	r8, r8, #8
  402a64:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402a66:	442b      	add	r3, r5
  402a68:	9309      	str	r3, [sp, #36]	; 0x24
  402a6a:	7823      	ldrb	r3, [r4, #0]
  402a6c:	2b00      	cmp	r3, #0
  402a6e:	f000 8089 	beq.w	402b84 <_svfprintf_r+0x1ac>
  402a72:	2300      	movs	r3, #0
  402a74:	f04f 30ff 	mov.w	r0, #4294967295
  402a78:	461a      	mov	r2, r3
  402a7a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402a7e:	4619      	mov	r1, r3
  402a80:	930d      	str	r3, [sp, #52]	; 0x34
  402a82:	469b      	mov	fp, r3
  402a84:	7863      	ldrb	r3, [r4, #1]
  402a86:	f104 0a01 	add.w	sl, r4, #1
  402a8a:	900a      	str	r0, [sp, #40]	; 0x28
  402a8c:	f10a 0a01 	add.w	sl, sl, #1
  402a90:	f1a3 0020 	sub.w	r0, r3, #32
  402a94:	2858      	cmp	r0, #88	; 0x58
  402a96:	f200 83b6 	bhi.w	403206 <_svfprintf_r+0x82e>
  402a9a:	e8df f010 	tbh	[pc, r0, lsl #1]
  402a9e:	034b      	.short	0x034b
  402aa0:	03b403b4 	.word	0x03b403b4
  402aa4:	03b40353 	.word	0x03b40353
  402aa8:	03b403b4 	.word	0x03b403b4
  402aac:	03b403b4 	.word	0x03b403b4
  402ab0:	005903b4 	.word	0x005903b4
  402ab4:	03b40358 	.word	0x03b40358
  402ab8:	02140066 	.word	0x02140066
  402abc:	022f03b4 	.word	0x022f03b4
  402ac0:	03a403a4 	.word	0x03a403a4
  402ac4:	03a403a4 	.word	0x03a403a4
  402ac8:	03a403a4 	.word	0x03a403a4
  402acc:	03a403a4 	.word	0x03a403a4
  402ad0:	03b403a4 	.word	0x03b403a4
  402ad4:	03b403b4 	.word	0x03b403b4
  402ad8:	03b403b4 	.word	0x03b403b4
  402adc:	03b403b4 	.word	0x03b403b4
  402ae0:	03b403b4 	.word	0x03b403b4
  402ae4:	028b03b4 	.word	0x028b03b4
  402ae8:	03b402d3 	.word	0x03b402d3
  402aec:	03b402d3 	.word	0x03b402d3
  402af0:	03b403b4 	.word	0x03b403b4
  402af4:	031a03b4 	.word	0x031a03b4
  402af8:	03b403b4 	.word	0x03b403b4
  402afc:	03b4031f 	.word	0x03b4031f
  402b00:	03b403b4 	.word	0x03b403b4
  402b04:	03b403b4 	.word	0x03b403b4
  402b08:	03b40234 	.word	0x03b40234
  402b0c:	024b03b4 	.word	0x024b03b4
  402b10:	03b403b4 	.word	0x03b403b4
  402b14:	03b403b4 	.word	0x03b403b4
  402b18:	03b403b4 	.word	0x03b403b4
  402b1c:	03b403b4 	.word	0x03b403b4
  402b20:	03b403b4 	.word	0x03b403b4
  402b24:	039d0276 	.word	0x039d0276
  402b28:	02d302d3 	.word	0x02d302d3
  402b2c:	036202d3 	.word	0x036202d3
  402b30:	03b4039d 	.word	0x03b4039d
  402b34:	036703b4 	.word	0x036703b4
  402b38:	037403b4 	.word	0x037403b4
  402b3c:	038b01dd 	.word	0x038b01dd
  402b40:	03b4035d 	.word	0x03b4035d
  402b44:	03b401f2 	.word	0x03b401f2
  402b48:	03b40087 	.word	0x03b40087
  402b4c:	033103b4 	.word	0x033103b4
  402b50:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  402b52:	6823      	ldr	r3, [r4, #0]
  402b54:	4618      	mov	r0, r3
  402b56:	930d      	str	r3, [sp, #52]	; 0x34
  402b58:	4623      	mov	r3, r4
  402b5a:	2800      	cmp	r0, #0
  402b5c:	f103 0304 	add.w	r3, r3, #4
  402b60:	930f      	str	r3, [sp, #60]	; 0x3c
  402b62:	da04      	bge.n	402b6e <_svfprintf_r+0x196>
  402b64:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402b66:	425b      	negs	r3, r3
  402b68:	930d      	str	r3, [sp, #52]	; 0x34
  402b6a:	f04b 0b04 	orr.w	fp, fp, #4
  402b6e:	f89a 3000 	ldrb.w	r3, [sl]
  402b72:	e78b      	b.n	402a8c <_svfprintf_r+0xb4>
  402b74:	aa25      	add	r2, sp, #148	; 0x94
  402b76:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402b78:	980c      	ldr	r0, [sp, #48]	; 0x30
  402b7a:	f004 fb11 	bl	4071a0 <__ssprint_r>
  402b7e:	b940      	cbnz	r0, 402b92 <_svfprintf_r+0x1ba>
  402b80:	46c8      	mov	r8, r9
  402b82:	e76f      	b.n	402a64 <_svfprintf_r+0x8c>
  402b84:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402b86:	b123      	cbz	r3, 402b92 <_svfprintf_r+0x1ba>
  402b88:	980c      	ldr	r0, [sp, #48]	; 0x30
  402b8a:	aa25      	add	r2, sp, #148	; 0x94
  402b8c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402b8e:	f004 fb07 	bl	4071a0 <__ssprint_r>
  402b92:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402b94:	899b      	ldrh	r3, [r3, #12]
  402b96:	f013 0f40 	tst.w	r3, #64	; 0x40
  402b9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402b9c:	bf18      	it	ne
  402b9e:	f04f 33ff 	movne.w	r3, #4294967295
  402ba2:	9309      	str	r3, [sp, #36]	; 0x24
  402ba4:	9809      	ldr	r0, [sp, #36]	; 0x24
  402ba6:	b043      	add	sp, #268	; 0x10c
  402ba8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402bac:	f01b 0f20 	tst.w	fp, #32
  402bb0:	9311      	str	r3, [sp, #68]	; 0x44
  402bb2:	f040 81af 	bne.w	402f14 <_svfprintf_r+0x53c>
  402bb6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402bb8:	f01b 0f10 	tst.w	fp, #16
  402bbc:	4613      	mov	r3, r2
  402bbe:	f040 8596 	bne.w	4036ee <_svfprintf_r+0xd16>
  402bc2:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402bc6:	f000 8592 	beq.w	4036ee <_svfprintf_r+0xd16>
  402bca:	2500      	movs	r5, #0
  402bcc:	2301      	movs	r3, #1
  402bce:	8814      	ldrh	r4, [r2, #0]
  402bd0:	3204      	adds	r2, #4
  402bd2:	920f      	str	r2, [sp, #60]	; 0x3c
  402bd4:	2200      	movs	r2, #0
  402bd6:	4617      	mov	r7, r2
  402bd8:	f88d 2077 	strb.w	r2, [sp, #119]	; 0x77
  402bdc:	990a      	ldr	r1, [sp, #40]	; 0x28
  402bde:	1c4a      	adds	r2, r1, #1
  402be0:	f000 8210 	beq.w	403004 <_svfprintf_r+0x62c>
  402be4:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  402be8:	9207      	str	r2, [sp, #28]
  402bea:	ea54 0205 	orrs.w	r2, r4, r5
  402bee:	f040 820f 	bne.w	403010 <_svfprintf_r+0x638>
  402bf2:	2900      	cmp	r1, #0
  402bf4:	f040 842d 	bne.w	403452 <_svfprintf_r+0xa7a>
  402bf8:	2b00      	cmp	r3, #0
  402bfa:	f040 8535 	bne.w	403668 <_svfprintf_r+0xc90>
  402bfe:	f01b 0301 	ands.w	r3, fp, #1
  402c02:	930e      	str	r3, [sp, #56]	; 0x38
  402c04:	f000 865e 	beq.w	4038c4 <_svfprintf_r+0xeec>
  402c08:	2330      	movs	r3, #48	; 0x30
  402c0a:	ae42      	add	r6, sp, #264	; 0x108
  402c0c:	f806 3d41 	strb.w	r3, [r6, #-65]!
  402c10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402c12:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402c14:	4293      	cmp	r3, r2
  402c16:	bfb8      	it	lt
  402c18:	4613      	movlt	r3, r2
  402c1a:	9308      	str	r3, [sp, #32]
  402c1c:	2300      	movs	r3, #0
  402c1e:	9312      	str	r3, [sp, #72]	; 0x48
  402c20:	b117      	cbz	r7, 402c28 <_svfprintf_r+0x250>
  402c22:	9b08      	ldr	r3, [sp, #32]
  402c24:	3301      	adds	r3, #1
  402c26:	9308      	str	r3, [sp, #32]
  402c28:	9b07      	ldr	r3, [sp, #28]
  402c2a:	f013 0302 	ands.w	r3, r3, #2
  402c2e:	9310      	str	r3, [sp, #64]	; 0x40
  402c30:	d002      	beq.n	402c38 <_svfprintf_r+0x260>
  402c32:	9b08      	ldr	r3, [sp, #32]
  402c34:	3302      	adds	r3, #2
  402c36:	9308      	str	r3, [sp, #32]
  402c38:	9b07      	ldr	r3, [sp, #28]
  402c3a:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  402c3e:	f040 830e 	bne.w	40325e <_svfprintf_r+0x886>
  402c42:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402c44:	9a08      	ldr	r2, [sp, #32]
  402c46:	eba3 0b02 	sub.w	fp, r3, r2
  402c4a:	f1bb 0f00 	cmp.w	fp, #0
  402c4e:	f340 8306 	ble.w	40325e <_svfprintf_r+0x886>
  402c52:	f1bb 0f10 	cmp.w	fp, #16
  402c56:	f340 87ae 	ble.w	403bb6 <_svfprintf_r+0x11de>
  402c5a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402c5c:	4643      	mov	r3, r8
  402c5e:	4621      	mov	r1, r4
  402c60:	46a8      	mov	r8, r5
  402c62:	2710      	movs	r7, #16
  402c64:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402c66:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402c68:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402c6a:	e006      	b.n	402c7a <_svfprintf_r+0x2a2>
  402c6c:	f1ab 0b10 	sub.w	fp, fp, #16
  402c70:	f1bb 0f10 	cmp.w	fp, #16
  402c74:	f103 0308 	add.w	r3, r3, #8
  402c78:	dd18      	ble.n	402cac <_svfprintf_r+0x2d4>
  402c7a:	3201      	adds	r2, #1
  402c7c:	48ab      	ldr	r0, [pc, #684]	; (402f2c <_svfprintf_r+0x554>)
  402c7e:	3110      	adds	r1, #16
  402c80:	2a07      	cmp	r2, #7
  402c82:	9127      	str	r1, [sp, #156]	; 0x9c
  402c84:	9226      	str	r2, [sp, #152]	; 0x98
  402c86:	e883 0081 	stmia.w	r3, {r0, r7}
  402c8a:	ddef      	ble.n	402c6c <_svfprintf_r+0x294>
  402c8c:	aa25      	add	r2, sp, #148	; 0x94
  402c8e:	4629      	mov	r1, r5
  402c90:	4620      	mov	r0, r4
  402c92:	f004 fa85 	bl	4071a0 <__ssprint_r>
  402c96:	2800      	cmp	r0, #0
  402c98:	f47f af7b 	bne.w	402b92 <_svfprintf_r+0x1ba>
  402c9c:	f1ab 0b10 	sub.w	fp, fp, #16
  402ca0:	f1bb 0f10 	cmp.w	fp, #16
  402ca4:	464b      	mov	r3, r9
  402ca6:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402ca8:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402caa:	dce6      	bgt.n	402c7a <_svfprintf_r+0x2a2>
  402cac:	4645      	mov	r5, r8
  402cae:	460c      	mov	r4, r1
  402cb0:	4698      	mov	r8, r3
  402cb2:	3201      	adds	r2, #1
  402cb4:	4b9d      	ldr	r3, [pc, #628]	; (402f2c <_svfprintf_r+0x554>)
  402cb6:	445c      	add	r4, fp
  402cb8:	2a07      	cmp	r2, #7
  402cba:	9427      	str	r4, [sp, #156]	; 0x9c
  402cbc:	9226      	str	r2, [sp, #152]	; 0x98
  402cbe:	e888 0808 	stmia.w	r8, {r3, fp}
  402cc2:	f300 82c1 	bgt.w	403248 <_svfprintf_r+0x870>
  402cc6:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402cca:	f108 0808 	add.w	r8, r8, #8
  402cce:	b187      	cbz	r7, 402cf2 <_svfprintf_r+0x31a>
  402cd0:	2101      	movs	r1, #1
  402cd2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402cd4:	440c      	add	r4, r1
  402cd6:	440b      	add	r3, r1
  402cd8:	f10d 0277 	add.w	r2, sp, #119	; 0x77
  402cdc:	2b07      	cmp	r3, #7
  402cde:	9427      	str	r4, [sp, #156]	; 0x9c
  402ce0:	9326      	str	r3, [sp, #152]	; 0x98
  402ce2:	f8c8 1004 	str.w	r1, [r8, #4]
  402ce6:	f8c8 2000 	str.w	r2, [r8]
  402cea:	f300 83c9 	bgt.w	403480 <_svfprintf_r+0xaa8>
  402cee:	f108 0808 	add.w	r8, r8, #8
  402cf2:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402cf4:	b17b      	cbz	r3, 402d16 <_svfprintf_r+0x33e>
  402cf6:	2102      	movs	r1, #2
  402cf8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402cfa:	440c      	add	r4, r1
  402cfc:	3301      	adds	r3, #1
  402cfe:	aa1e      	add	r2, sp, #120	; 0x78
  402d00:	2b07      	cmp	r3, #7
  402d02:	9427      	str	r4, [sp, #156]	; 0x9c
  402d04:	9326      	str	r3, [sp, #152]	; 0x98
  402d06:	f8c8 1004 	str.w	r1, [r8, #4]
  402d0a:	f8c8 2000 	str.w	r2, [r8]
  402d0e:	f300 840d 	bgt.w	40352c <_svfprintf_r+0xb54>
  402d12:	f108 0808 	add.w	r8, r8, #8
  402d16:	2d80      	cmp	r5, #128	; 0x80
  402d18:	f000 8301 	beq.w	40331e <_svfprintf_r+0x946>
  402d1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402d1e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402d20:	1a9f      	subs	r7, r3, r2
  402d22:	2f00      	cmp	r7, #0
  402d24:	dd37      	ble.n	402d96 <_svfprintf_r+0x3be>
  402d26:	2f10      	cmp	r7, #16
  402d28:	f340 8675 	ble.w	403a16 <_svfprintf_r+0x103e>
  402d2c:	4d80      	ldr	r5, [pc, #512]	; (402f30 <_svfprintf_r+0x558>)
  402d2e:	4642      	mov	r2, r8
  402d30:	4621      	mov	r1, r4
  402d32:	46b0      	mov	r8, r6
  402d34:	f04f 0b10 	mov.w	fp, #16
  402d38:	462e      	mov	r6, r5
  402d3a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d3c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402d3e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402d40:	e004      	b.n	402d4c <_svfprintf_r+0x374>
  402d42:	3f10      	subs	r7, #16
  402d44:	2f10      	cmp	r7, #16
  402d46:	f102 0208 	add.w	r2, r2, #8
  402d4a:	dd15      	ble.n	402d78 <_svfprintf_r+0x3a0>
  402d4c:	3301      	adds	r3, #1
  402d4e:	3110      	adds	r1, #16
  402d50:	2b07      	cmp	r3, #7
  402d52:	9127      	str	r1, [sp, #156]	; 0x9c
  402d54:	9326      	str	r3, [sp, #152]	; 0x98
  402d56:	e882 0840 	stmia.w	r2, {r6, fp}
  402d5a:	ddf2      	ble.n	402d42 <_svfprintf_r+0x36a>
  402d5c:	aa25      	add	r2, sp, #148	; 0x94
  402d5e:	4629      	mov	r1, r5
  402d60:	4620      	mov	r0, r4
  402d62:	f004 fa1d 	bl	4071a0 <__ssprint_r>
  402d66:	2800      	cmp	r0, #0
  402d68:	f47f af13 	bne.w	402b92 <_svfprintf_r+0x1ba>
  402d6c:	3f10      	subs	r7, #16
  402d6e:	2f10      	cmp	r7, #16
  402d70:	464a      	mov	r2, r9
  402d72:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402d74:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d76:	dce9      	bgt.n	402d4c <_svfprintf_r+0x374>
  402d78:	4635      	mov	r5, r6
  402d7a:	460c      	mov	r4, r1
  402d7c:	4646      	mov	r6, r8
  402d7e:	4690      	mov	r8, r2
  402d80:	3301      	adds	r3, #1
  402d82:	443c      	add	r4, r7
  402d84:	2b07      	cmp	r3, #7
  402d86:	9427      	str	r4, [sp, #156]	; 0x9c
  402d88:	9326      	str	r3, [sp, #152]	; 0x98
  402d8a:	e888 00a0 	stmia.w	r8, {r5, r7}
  402d8e:	f300 836c 	bgt.w	40346a <_svfprintf_r+0xa92>
  402d92:	f108 0808 	add.w	r8, r8, #8
  402d96:	9b07      	ldr	r3, [sp, #28]
  402d98:	05df      	lsls	r7, r3, #23
  402d9a:	f100 8262 	bmi.w	403262 <_svfprintf_r+0x88a>
  402d9e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402da0:	990e      	ldr	r1, [sp, #56]	; 0x38
  402da2:	3301      	adds	r3, #1
  402da4:	440c      	add	r4, r1
  402da6:	2b07      	cmp	r3, #7
  402da8:	9427      	str	r4, [sp, #156]	; 0x9c
  402daa:	f8c8 6000 	str.w	r6, [r8]
  402dae:	f8c8 1004 	str.w	r1, [r8, #4]
  402db2:	9326      	str	r3, [sp, #152]	; 0x98
  402db4:	f300 83af 	bgt.w	403516 <_svfprintf_r+0xb3e>
  402db8:	f108 0808 	add.w	r8, r8, #8
  402dbc:	9b07      	ldr	r3, [sp, #28]
  402dbe:	075b      	lsls	r3, r3, #29
  402dc0:	d53b      	bpl.n	402e3a <_svfprintf_r+0x462>
  402dc2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402dc4:	9a08      	ldr	r2, [sp, #32]
  402dc6:	1a9d      	subs	r5, r3, r2
  402dc8:	2d00      	cmp	r5, #0
  402dca:	dd36      	ble.n	402e3a <_svfprintf_r+0x462>
  402dcc:	2d10      	cmp	r5, #16
  402dce:	f340 871d 	ble.w	403c0c <_svfprintf_r+0x1234>
  402dd2:	2610      	movs	r6, #16
  402dd4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402dd6:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  402dd8:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  402ddc:	e004      	b.n	402de8 <_svfprintf_r+0x410>
  402dde:	3d10      	subs	r5, #16
  402de0:	2d10      	cmp	r5, #16
  402de2:	f108 0808 	add.w	r8, r8, #8
  402de6:	dd16      	ble.n	402e16 <_svfprintf_r+0x43e>
  402de8:	3301      	adds	r3, #1
  402dea:	4a50      	ldr	r2, [pc, #320]	; (402f2c <_svfprintf_r+0x554>)
  402dec:	3410      	adds	r4, #16
  402dee:	2b07      	cmp	r3, #7
  402df0:	9427      	str	r4, [sp, #156]	; 0x9c
  402df2:	9326      	str	r3, [sp, #152]	; 0x98
  402df4:	e888 0044 	stmia.w	r8, {r2, r6}
  402df8:	ddf1      	ble.n	402dde <_svfprintf_r+0x406>
  402dfa:	aa25      	add	r2, sp, #148	; 0x94
  402dfc:	4659      	mov	r1, fp
  402dfe:	4638      	mov	r0, r7
  402e00:	f004 f9ce 	bl	4071a0 <__ssprint_r>
  402e04:	2800      	cmp	r0, #0
  402e06:	f47f aec4 	bne.w	402b92 <_svfprintf_r+0x1ba>
  402e0a:	3d10      	subs	r5, #16
  402e0c:	2d10      	cmp	r5, #16
  402e0e:	46c8      	mov	r8, r9
  402e10:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402e12:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402e14:	dce8      	bgt.n	402de8 <_svfprintf_r+0x410>
  402e16:	3301      	adds	r3, #1
  402e18:	4a44      	ldr	r2, [pc, #272]	; (402f2c <_svfprintf_r+0x554>)
  402e1a:	442c      	add	r4, r5
  402e1c:	2b07      	cmp	r3, #7
  402e1e:	9427      	str	r4, [sp, #156]	; 0x9c
  402e20:	9326      	str	r3, [sp, #152]	; 0x98
  402e22:	e888 0024 	stmia.w	r8, {r2, r5}
  402e26:	dd08      	ble.n	402e3a <_svfprintf_r+0x462>
  402e28:	aa25      	add	r2, sp, #148	; 0x94
  402e2a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402e2c:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e2e:	f004 f9b7 	bl	4071a0 <__ssprint_r>
  402e32:	2800      	cmp	r0, #0
  402e34:	f47f aead 	bne.w	402b92 <_svfprintf_r+0x1ba>
  402e38:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402e3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402e3c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  402e3e:	9908      	ldr	r1, [sp, #32]
  402e40:	428a      	cmp	r2, r1
  402e42:	bfac      	ite	ge
  402e44:	189b      	addge	r3, r3, r2
  402e46:	185b      	addlt	r3, r3, r1
  402e48:	9309      	str	r3, [sp, #36]	; 0x24
  402e4a:	2c00      	cmp	r4, #0
  402e4c:	f040 82f7 	bne.w	40343e <_svfprintf_r+0xa66>
  402e50:	2300      	movs	r3, #0
  402e52:	46c8      	mov	r8, r9
  402e54:	9326      	str	r3, [sp, #152]	; 0x98
  402e56:	e5e6      	b.n	402a26 <_svfprintf_r+0x4e>
  402e58:	9311      	str	r3, [sp, #68]	; 0x44
  402e5a:	f01b 0320 	ands.w	r3, fp, #32
  402e5e:	f040 8144 	bne.w	4030ea <_svfprintf_r+0x712>
  402e62:	f01b 0210 	ands.w	r2, fp, #16
  402e66:	f040 8462 	bne.w	40372e <_svfprintf_r+0xd56>
  402e6a:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  402e6e:	f000 845e 	beq.w	40372e <_svfprintf_r+0xd56>
  402e72:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402e74:	4613      	mov	r3, r2
  402e76:	460a      	mov	r2, r1
  402e78:	3204      	adds	r2, #4
  402e7a:	880c      	ldrh	r4, [r1, #0]
  402e7c:	2500      	movs	r5, #0
  402e7e:	920f      	str	r2, [sp, #60]	; 0x3c
  402e80:	e6a8      	b.n	402bd4 <_svfprintf_r+0x1fc>
  402e82:	2500      	movs	r5, #0
  402e84:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402e86:	9311      	str	r3, [sp, #68]	; 0x44
  402e88:	6816      	ldr	r6, [r2, #0]
  402e8a:	f88d 5077 	strb.w	r5, [sp, #119]	; 0x77
  402e8e:	1d14      	adds	r4, r2, #4
  402e90:	2e00      	cmp	r6, #0
  402e92:	f000 86c9 	beq.w	403c28 <_svfprintf_r+0x1250>
  402e96:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402e98:	1c53      	adds	r3, r2, #1
  402e9a:	f000 8617 	beq.w	403acc <_svfprintf_r+0x10f4>
  402e9e:	4629      	mov	r1, r5
  402ea0:	4630      	mov	r0, r6
  402ea2:	f003 fbdd 	bl	406660 <memchr>
  402ea6:	2800      	cmp	r0, #0
  402ea8:	f000 8709 	beq.w	403cbe <_svfprintf_r+0x12e6>
  402eac:	1b83      	subs	r3, r0, r6
  402eae:	950a      	str	r5, [sp, #40]	; 0x28
  402eb0:	930e      	str	r3, [sp, #56]	; 0x38
  402eb2:	940f      	str	r4, [sp, #60]	; 0x3c
  402eb4:	f8cd b01c 	str.w	fp, [sp, #28]
  402eb8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402ebc:	9308      	str	r3, [sp, #32]
  402ebe:	9512      	str	r5, [sp, #72]	; 0x48
  402ec0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402ec4:	e6ac      	b.n	402c20 <_svfprintf_r+0x248>
  402ec6:	f89a 3000 	ldrb.w	r3, [sl]
  402eca:	f10a 0401 	add.w	r4, sl, #1
  402ece:	2b2a      	cmp	r3, #42	; 0x2a
  402ed0:	f000 87bd 	beq.w	403e4e <_svfprintf_r+0x1476>
  402ed4:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402ed8:	2809      	cmp	r0, #9
  402eda:	46a2      	mov	sl, r4
  402edc:	f200 8714 	bhi.w	403d08 <_svfprintf_r+0x1330>
  402ee0:	2300      	movs	r3, #0
  402ee2:	461c      	mov	r4, r3
  402ee4:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402ee8:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402eec:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  402ef0:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402ef4:	2809      	cmp	r0, #9
  402ef6:	d9f5      	bls.n	402ee4 <_svfprintf_r+0x50c>
  402ef8:	940a      	str	r4, [sp, #40]	; 0x28
  402efa:	e5c9      	b.n	402a90 <_svfprintf_r+0xb8>
  402efc:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  402f00:	f89a 3000 	ldrb.w	r3, [sl]
  402f04:	e5c2      	b.n	402a8c <_svfprintf_r+0xb4>
  402f06:	f04b 0b10 	orr.w	fp, fp, #16
  402f0a:	f01b 0f20 	tst.w	fp, #32
  402f0e:	9311      	str	r3, [sp, #68]	; 0x44
  402f10:	f43f ae51 	beq.w	402bb6 <_svfprintf_r+0x1de>
  402f14:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  402f16:	3407      	adds	r4, #7
  402f18:	f024 0307 	bic.w	r3, r4, #7
  402f1c:	f103 0208 	add.w	r2, r3, #8
  402f20:	e9d3 4500 	ldrd	r4, r5, [r3]
  402f24:	920f      	str	r2, [sp, #60]	; 0x3c
  402f26:	2301      	movs	r3, #1
  402f28:	e654      	b.n	402bd4 <_svfprintf_r+0x1fc>
  402f2a:	bf00      	nop
  402f2c:	004084a4 	.word	0x004084a4
  402f30:	004084b4 	.word	0x004084b4
  402f34:	9311      	str	r3, [sp, #68]	; 0x44
  402f36:	2a00      	cmp	r2, #0
  402f38:	f040 87a8 	bne.w	403e8c <_svfprintf_r+0x14b4>
  402f3c:	4bbd      	ldr	r3, [pc, #756]	; (403234 <_svfprintf_r+0x85c>)
  402f3e:	f01b 0f20 	tst.w	fp, #32
  402f42:	9318      	str	r3, [sp, #96]	; 0x60
  402f44:	f040 80e6 	bne.w	403114 <_svfprintf_r+0x73c>
  402f48:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402f4a:	f01b 0f10 	tst.w	fp, #16
  402f4e:	4613      	mov	r3, r2
  402f50:	f040 83d4 	bne.w	4036fc <_svfprintf_r+0xd24>
  402f54:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402f58:	f000 83d0 	beq.w	4036fc <_svfprintf_r+0xd24>
  402f5c:	2500      	movs	r5, #0
  402f5e:	3304      	adds	r3, #4
  402f60:	8814      	ldrh	r4, [r2, #0]
  402f62:	930f      	str	r3, [sp, #60]	; 0x3c
  402f64:	f01b 0f01 	tst.w	fp, #1
  402f68:	f000 80e2 	beq.w	403130 <_svfprintf_r+0x758>
  402f6c:	ea54 0305 	orrs.w	r3, r4, r5
  402f70:	f000 80de 	beq.w	403130 <_svfprintf_r+0x758>
  402f74:	2330      	movs	r3, #48	; 0x30
  402f76:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  402f7a:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  402f7e:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  402f82:	f04b 0b02 	orr.w	fp, fp, #2
  402f86:	2302      	movs	r3, #2
  402f88:	e624      	b.n	402bd4 <_svfprintf_r+0x1fc>
  402f8a:	2201      	movs	r2, #1
  402f8c:	9311      	str	r3, [sp, #68]	; 0x44
  402f8e:	2300      	movs	r3, #0
  402f90:	4611      	mov	r1, r2
  402f92:	980f      	ldr	r0, [sp, #60]	; 0x3c
  402f94:	9208      	str	r2, [sp, #32]
  402f96:	6802      	ldr	r2, [r0, #0]
  402f98:	461f      	mov	r7, r3
  402f9a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402f9e:	930a      	str	r3, [sp, #40]	; 0x28
  402fa0:	9312      	str	r3, [sp, #72]	; 0x48
  402fa2:	1d03      	adds	r3, r0, #4
  402fa4:	f8cd b01c 	str.w	fp, [sp, #28]
  402fa8:	910e      	str	r1, [sp, #56]	; 0x38
  402faa:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402fae:	930f      	str	r3, [sp, #60]	; 0x3c
  402fb0:	ae28      	add	r6, sp, #160	; 0xa0
  402fb2:	e639      	b.n	402c28 <_svfprintf_r+0x250>
  402fb4:	9311      	str	r3, [sp, #68]	; 0x44
  402fb6:	2a00      	cmp	r2, #0
  402fb8:	f040 877f 	bne.w	403eba <_svfprintf_r+0x14e2>
  402fbc:	f04b 0b10 	orr.w	fp, fp, #16
  402fc0:	f01b 0f20 	tst.w	fp, #32
  402fc4:	f040 8471 	bne.w	4038aa <_svfprintf_r+0xed2>
  402fc8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402fca:	f01b 0f10 	tst.w	fp, #16
  402fce:	4613      	mov	r3, r2
  402fd0:	f040 8399 	bne.w	403706 <_svfprintf_r+0xd2e>
  402fd4:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402fd8:	f000 8395 	beq.w	403706 <_svfprintf_r+0xd2e>
  402fdc:	f9b2 4000 	ldrsh.w	r4, [r2]
  402fe0:	3304      	adds	r3, #4
  402fe2:	17e5      	asrs	r5, r4, #31
  402fe4:	930f      	str	r3, [sp, #60]	; 0x3c
  402fe6:	4622      	mov	r2, r4
  402fe8:	462b      	mov	r3, r5
  402fea:	2a00      	cmp	r2, #0
  402fec:	f173 0300 	sbcs.w	r3, r3, #0
  402ff0:	f2c0 8394 	blt.w	40371c <_svfprintf_r+0xd44>
  402ff4:	990a      	ldr	r1, [sp, #40]	; 0x28
  402ff6:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402ffa:	1c4a      	adds	r2, r1, #1
  402ffc:	f04f 0301 	mov.w	r3, #1
  403000:	f47f adf0 	bne.w	402be4 <_svfprintf_r+0x20c>
  403004:	ea54 0205 	orrs.w	r2, r4, r5
  403008:	f000 8225 	beq.w	403456 <_svfprintf_r+0xa7e>
  40300c:	f8cd b01c 	str.w	fp, [sp, #28]
  403010:	2b01      	cmp	r3, #1
  403012:	f000 830a 	beq.w	40362a <_svfprintf_r+0xc52>
  403016:	2b02      	cmp	r3, #2
  403018:	f040 8298 	bne.w	40354c <_svfprintf_r+0xb74>
  40301c:	464e      	mov	r6, r9
  40301e:	9818      	ldr	r0, [sp, #96]	; 0x60
  403020:	0923      	lsrs	r3, r4, #4
  403022:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  403026:	0929      	lsrs	r1, r5, #4
  403028:	f004 020f 	and.w	r2, r4, #15
  40302c:	460d      	mov	r5, r1
  40302e:	461c      	mov	r4, r3
  403030:	5c83      	ldrb	r3, [r0, r2]
  403032:	f806 3d01 	strb.w	r3, [r6, #-1]!
  403036:	ea54 0305 	orrs.w	r3, r4, r5
  40303a:	d1f1      	bne.n	403020 <_svfprintf_r+0x648>
  40303c:	eba9 0306 	sub.w	r3, r9, r6
  403040:	930e      	str	r3, [sp, #56]	; 0x38
  403042:	e5e5      	b.n	402c10 <_svfprintf_r+0x238>
  403044:	9311      	str	r3, [sp, #68]	; 0x44
  403046:	2a00      	cmp	r2, #0
  403048:	f040 8733 	bne.w	403eb2 <_svfprintf_r+0x14da>
  40304c:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40304e:	f01b 0f08 	tst.w	fp, #8
  403052:	f104 0407 	add.w	r4, r4, #7
  403056:	f000 84cb 	beq.w	4039f0 <_svfprintf_r+0x1018>
  40305a:	f024 0307 	bic.w	r3, r4, #7
  40305e:	f103 0208 	add.w	r2, r3, #8
  403062:	920f      	str	r2, [sp, #60]	; 0x3c
  403064:	681a      	ldr	r2, [r3, #0]
  403066:	685b      	ldr	r3, [r3, #4]
  403068:	9214      	str	r2, [sp, #80]	; 0x50
  40306a:	9315      	str	r3, [sp, #84]	; 0x54
  40306c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40306e:	9d14      	ldr	r5, [sp, #80]	; 0x50
  403070:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  403074:	4628      	mov	r0, r5
  403076:	4621      	mov	r1, r4
  403078:	f04f 32ff 	mov.w	r2, #4294967295
  40307c:	4b6e      	ldr	r3, [pc, #440]	; (403238 <_svfprintf_r+0x860>)
  40307e:	f004 ff2d 	bl	407edc <__aeabi_dcmpun>
  403082:	2800      	cmp	r0, #0
  403084:	f040 8430 	bne.w	4038e8 <_svfprintf_r+0xf10>
  403088:	4628      	mov	r0, r5
  40308a:	4621      	mov	r1, r4
  40308c:	f04f 32ff 	mov.w	r2, #4294967295
  403090:	4b69      	ldr	r3, [pc, #420]	; (403238 <_svfprintf_r+0x860>)
  403092:	f004 ff05 	bl	407ea0 <__aeabi_dcmple>
  403096:	2800      	cmp	r0, #0
  403098:	f040 8426 	bne.w	4038e8 <_svfprintf_r+0xf10>
  40309c:	a814      	add	r0, sp, #80	; 0x50
  40309e:	c80f      	ldmia	r0, {r0, r1, r2, r3}
  4030a0:	f004 fef4 	bl	407e8c <__aeabi_dcmplt>
  4030a4:	2800      	cmp	r0, #0
  4030a6:	f040 85d1 	bne.w	403c4c <_svfprintf_r+0x1274>
  4030aa:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4030ae:	2303      	movs	r3, #3
  4030b0:	461a      	mov	r2, r3
  4030b2:	9308      	str	r3, [sp, #32]
  4030b4:	2300      	movs	r3, #0
  4030b6:	4619      	mov	r1, r3
  4030b8:	930a      	str	r3, [sp, #40]	; 0x28
  4030ba:	4e60      	ldr	r6, [pc, #384]	; (40323c <_svfprintf_r+0x864>)
  4030bc:	4b60      	ldr	r3, [pc, #384]	; (403240 <_svfprintf_r+0x868>)
  4030be:	920e      	str	r2, [sp, #56]	; 0x38
  4030c0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4030c2:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  4030c6:	9007      	str	r0, [sp, #28]
  4030c8:	9112      	str	r1, [sp, #72]	; 0x48
  4030ca:	2a47      	cmp	r2, #71	; 0x47
  4030cc:	bfd8      	it	le
  4030ce:	461e      	movle	r6, r3
  4030d0:	e5a6      	b.n	402c20 <_svfprintf_r+0x248>
  4030d2:	f04b 0b08 	orr.w	fp, fp, #8
  4030d6:	f89a 3000 	ldrb.w	r3, [sl]
  4030da:	e4d7      	b.n	402a8c <_svfprintf_r+0xb4>
  4030dc:	f04b 0b10 	orr.w	fp, fp, #16
  4030e0:	9311      	str	r3, [sp, #68]	; 0x44
  4030e2:	f01b 0320 	ands.w	r3, fp, #32
  4030e6:	f43f aebc 	beq.w	402e62 <_svfprintf_r+0x48a>
  4030ea:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  4030ec:	3407      	adds	r4, #7
  4030ee:	f024 0307 	bic.w	r3, r4, #7
  4030f2:	f103 0208 	add.w	r2, r3, #8
  4030f6:	e9d3 4500 	ldrd	r4, r5, [r3]
  4030fa:	920f      	str	r2, [sp, #60]	; 0x3c
  4030fc:	2300      	movs	r3, #0
  4030fe:	e569      	b.n	402bd4 <_svfprintf_r+0x1fc>
  403100:	9311      	str	r3, [sp, #68]	; 0x44
  403102:	2a00      	cmp	r2, #0
  403104:	f040 86be 	bne.w	403e84 <_svfprintf_r+0x14ac>
  403108:	4b4e      	ldr	r3, [pc, #312]	; (403244 <_svfprintf_r+0x86c>)
  40310a:	f01b 0f20 	tst.w	fp, #32
  40310e:	9318      	str	r3, [sp, #96]	; 0x60
  403110:	f43f af1a 	beq.w	402f48 <_svfprintf_r+0x570>
  403114:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  403116:	f01b 0f01 	tst.w	fp, #1
  40311a:	f104 0407 	add.w	r4, r4, #7
  40311e:	f024 0307 	bic.w	r3, r4, #7
  403122:	f103 0208 	add.w	r2, r3, #8
  403126:	920f      	str	r2, [sp, #60]	; 0x3c
  403128:	e9d3 4500 	ldrd	r4, r5, [r3]
  40312c:	f47f af1e 	bne.w	402f6c <_svfprintf_r+0x594>
  403130:	2302      	movs	r3, #2
  403132:	e54f      	b.n	402bd4 <_svfprintf_r+0x1fc>
  403134:	f89a 3000 	ldrb.w	r3, [sl]
  403138:	2900      	cmp	r1, #0
  40313a:	f47f aca7 	bne.w	402a8c <_svfprintf_r+0xb4>
  40313e:	2201      	movs	r2, #1
  403140:	2120      	movs	r1, #32
  403142:	e4a3      	b.n	402a8c <_svfprintf_r+0xb4>
  403144:	f04b 0b01 	orr.w	fp, fp, #1
  403148:	f89a 3000 	ldrb.w	r3, [sl]
  40314c:	e49e      	b.n	402a8c <_svfprintf_r+0xb4>
  40314e:	f89a 3000 	ldrb.w	r3, [sl]
  403152:	2201      	movs	r2, #1
  403154:	212b      	movs	r1, #43	; 0x2b
  403156:	e499      	b.n	402a8c <_svfprintf_r+0xb4>
  403158:	f04b 0b20 	orr.w	fp, fp, #32
  40315c:	f89a 3000 	ldrb.w	r3, [sl]
  403160:	e494      	b.n	402a8c <_svfprintf_r+0xb4>
  403162:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  403166:	f89a 3000 	ldrb.w	r3, [sl]
  40316a:	e48f      	b.n	402a8c <_svfprintf_r+0xb4>
  40316c:	f89a 3000 	ldrb.w	r3, [sl]
  403170:	2b6c      	cmp	r3, #108	; 0x6c
  403172:	bf03      	ittte	eq
  403174:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  403178:	f04b 0b20 	orreq.w	fp, fp, #32
  40317c:	f10a 0a01 	addeq.w	sl, sl, #1
  403180:	f04b 0b10 	orrne.w	fp, fp, #16
  403184:	e482      	b.n	402a8c <_svfprintf_r+0xb4>
  403186:	2a00      	cmp	r2, #0
  403188:	f040 8678 	bne.w	403e7c <_svfprintf_r+0x14a4>
  40318c:	f01b 0f20 	tst.w	fp, #32
  403190:	f040 844f 	bne.w	403a32 <_svfprintf_r+0x105a>
  403194:	f01b 0f10 	tst.w	fp, #16
  403198:	f040 8435 	bne.w	403a06 <_svfprintf_r+0x102e>
  40319c:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4031a0:	f000 8431 	beq.w	403a06 <_svfprintf_r+0x102e>
  4031a4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4031a6:	6813      	ldr	r3, [r2, #0]
  4031a8:	3204      	adds	r2, #4
  4031aa:	920f      	str	r2, [sp, #60]	; 0x3c
  4031ac:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  4031b0:	801a      	strh	r2, [r3, #0]
  4031b2:	e438      	b.n	402a26 <_svfprintf_r+0x4e>
  4031b4:	2378      	movs	r3, #120	; 0x78
  4031b6:	2230      	movs	r2, #48	; 0x30
  4031b8:	980f      	ldr	r0, [sp, #60]	; 0x3c
  4031ba:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  4031be:	9311      	str	r3, [sp, #68]	; 0x44
  4031c0:	1d03      	adds	r3, r0, #4
  4031c2:	930f      	str	r3, [sp, #60]	; 0x3c
  4031c4:	4b1f      	ldr	r3, [pc, #124]	; (403244 <_svfprintf_r+0x86c>)
  4031c6:	6804      	ldr	r4, [r0, #0]
  4031c8:	9318      	str	r3, [sp, #96]	; 0x60
  4031ca:	f04b 0b02 	orr.w	fp, fp, #2
  4031ce:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  4031d2:	2500      	movs	r5, #0
  4031d4:	2302      	movs	r3, #2
  4031d6:	e4fd      	b.n	402bd4 <_svfprintf_r+0x1fc>
  4031d8:	9311      	str	r3, [sp, #68]	; 0x44
  4031da:	2a00      	cmp	r2, #0
  4031dc:	f43f aef0 	beq.w	402fc0 <_svfprintf_r+0x5e8>
  4031e0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4031e4:	e6ec      	b.n	402fc0 <_svfprintf_r+0x5e8>
  4031e6:	2000      	movs	r0, #0
  4031e8:	4604      	mov	r4, r0
  4031ea:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4031ee:	f81a 3b01 	ldrb.w	r3, [sl], #1
  4031f2:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4031f6:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4031fa:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4031fe:	2809      	cmp	r0, #9
  403200:	d9f5      	bls.n	4031ee <_svfprintf_r+0x816>
  403202:	940d      	str	r4, [sp, #52]	; 0x34
  403204:	e444      	b.n	402a90 <_svfprintf_r+0xb8>
  403206:	9311      	str	r3, [sp, #68]	; 0x44
  403208:	2a00      	cmp	r2, #0
  40320a:	f040 8646 	bne.w	403e9a <_svfprintf_r+0x14c2>
  40320e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403210:	2a00      	cmp	r2, #0
  403212:	f43f acb7 	beq.w	402b84 <_svfprintf_r+0x1ac>
  403216:	2300      	movs	r3, #0
  403218:	2101      	movs	r1, #1
  40321a:	461f      	mov	r7, r3
  40321c:	9108      	str	r1, [sp, #32]
  40321e:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  403222:	f8cd b01c 	str.w	fp, [sp, #28]
  403226:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40322a:	930a      	str	r3, [sp, #40]	; 0x28
  40322c:	9312      	str	r3, [sp, #72]	; 0x48
  40322e:	910e      	str	r1, [sp, #56]	; 0x38
  403230:	ae28      	add	r6, sp, #160	; 0xa0
  403232:	e4f9      	b.n	402c28 <_svfprintf_r+0x250>
  403234:	00408470 	.word	0x00408470
  403238:	7fefffff 	.word	0x7fefffff
  40323c:	00408464 	.word	0x00408464
  403240:	00408460 	.word	0x00408460
  403244:	00408484 	.word	0x00408484
  403248:	aa25      	add	r2, sp, #148	; 0x94
  40324a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40324c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40324e:	f003 ffa7 	bl	4071a0 <__ssprint_r>
  403252:	2800      	cmp	r0, #0
  403254:	f47f ac9d 	bne.w	402b92 <_svfprintf_r+0x1ba>
  403258:	46c8      	mov	r8, r9
  40325a:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40325e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403260:	e535      	b.n	402cce <_svfprintf_r+0x2f6>
  403262:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403264:	2b65      	cmp	r3, #101	; 0x65
  403266:	f340 8099 	ble.w	40339c <_svfprintf_r+0x9c4>
  40326a:	a814      	add	r0, sp, #80	; 0x50
  40326c:	c80f      	ldmia	r0, {r0, r1, r2, r3}
  40326e:	f004 fe03 	bl	407e78 <__aeabi_dcmpeq>
  403272:	2800      	cmp	r0, #0
  403274:	f000 8192 	beq.w	40359c <_svfprintf_r+0xbc4>
  403278:	2101      	movs	r1, #1
  40327a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40327c:	4ab4      	ldr	r2, [pc, #720]	; (403550 <_svfprintf_r+0xb78>)
  40327e:	440b      	add	r3, r1
  403280:	440c      	add	r4, r1
  403282:	2b07      	cmp	r3, #7
  403284:	9427      	str	r4, [sp, #156]	; 0x9c
  403286:	9326      	str	r3, [sp, #152]	; 0x98
  403288:	f8c8 1004 	str.w	r1, [r8, #4]
  40328c:	f8c8 2000 	str.w	r2, [r8]
  403290:	f300 83c5 	bgt.w	403a1e <_svfprintf_r+0x1046>
  403294:	f108 0808 	add.w	r8, r8, #8
  403298:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40329a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40329c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40329e:	4293      	cmp	r3, r2
  4032a0:	db03      	blt.n	4032aa <_svfprintf_r+0x8d2>
  4032a2:	9b07      	ldr	r3, [sp, #28]
  4032a4:	07dd      	lsls	r5, r3, #31
  4032a6:	f57f ad89 	bpl.w	402dbc <_svfprintf_r+0x3e4>
  4032aa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4032ac:	9919      	ldr	r1, [sp, #100]	; 0x64
  4032ae:	3301      	adds	r3, #1
  4032b0:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  4032b2:	440c      	add	r4, r1
  4032b4:	2b07      	cmp	r3, #7
  4032b6:	f8c8 2000 	str.w	r2, [r8]
  4032ba:	f8c8 1004 	str.w	r1, [r8, #4]
  4032be:	9427      	str	r4, [sp, #156]	; 0x9c
  4032c0:	9326      	str	r3, [sp, #152]	; 0x98
  4032c2:	f300 83c3 	bgt.w	403a4c <_svfprintf_r+0x1074>
  4032c6:	f108 0808 	add.w	r8, r8, #8
  4032ca:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4032cc:	1e5e      	subs	r6, r3, #1
  4032ce:	2e00      	cmp	r6, #0
  4032d0:	f77f ad74 	ble.w	402dbc <_svfprintf_r+0x3e4>
  4032d4:	2e10      	cmp	r6, #16
  4032d6:	f340 8574 	ble.w	403dc2 <_svfprintf_r+0x13ea>
  4032da:	4622      	mov	r2, r4
  4032dc:	2710      	movs	r7, #16
  4032de:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4032e0:	4d9c      	ldr	r5, [pc, #624]	; (403554 <_svfprintf_r+0xb7c>)
  4032e2:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4032e6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4032e8:	e005      	b.n	4032f6 <_svfprintf_r+0x91e>
  4032ea:	f108 0808 	add.w	r8, r8, #8
  4032ee:	3e10      	subs	r6, #16
  4032f0:	2e10      	cmp	r6, #16
  4032f2:	f340 8224 	ble.w	40373e <_svfprintf_r+0xd66>
  4032f6:	3301      	adds	r3, #1
  4032f8:	3210      	adds	r2, #16
  4032fa:	2b07      	cmp	r3, #7
  4032fc:	9227      	str	r2, [sp, #156]	; 0x9c
  4032fe:	9326      	str	r3, [sp, #152]	; 0x98
  403300:	e888 00a0 	stmia.w	r8, {r5, r7}
  403304:	ddf1      	ble.n	4032ea <_svfprintf_r+0x912>
  403306:	aa25      	add	r2, sp, #148	; 0x94
  403308:	4621      	mov	r1, r4
  40330a:	4658      	mov	r0, fp
  40330c:	f003 ff48 	bl	4071a0 <__ssprint_r>
  403310:	2800      	cmp	r0, #0
  403312:	f47f ac3e 	bne.w	402b92 <_svfprintf_r+0x1ba>
  403316:	46c8      	mov	r8, r9
  403318:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40331a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40331c:	e7e7      	b.n	4032ee <_svfprintf_r+0x916>
  40331e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403320:	9a08      	ldr	r2, [sp, #32]
  403322:	1a9f      	subs	r7, r3, r2
  403324:	2f00      	cmp	r7, #0
  403326:	f77f acf9 	ble.w	402d1c <_svfprintf_r+0x344>
  40332a:	2f10      	cmp	r7, #16
  40332c:	f340 84a7 	ble.w	403c7e <_svfprintf_r+0x12a6>
  403330:	4d88      	ldr	r5, [pc, #544]	; (403554 <_svfprintf_r+0xb7c>)
  403332:	4642      	mov	r2, r8
  403334:	4621      	mov	r1, r4
  403336:	46b0      	mov	r8, r6
  403338:	f04f 0b10 	mov.w	fp, #16
  40333c:	462e      	mov	r6, r5
  40333e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403340:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403342:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403344:	e004      	b.n	403350 <_svfprintf_r+0x978>
  403346:	3f10      	subs	r7, #16
  403348:	2f10      	cmp	r7, #16
  40334a:	f102 0208 	add.w	r2, r2, #8
  40334e:	dd15      	ble.n	40337c <_svfprintf_r+0x9a4>
  403350:	3301      	adds	r3, #1
  403352:	3110      	adds	r1, #16
  403354:	2b07      	cmp	r3, #7
  403356:	9127      	str	r1, [sp, #156]	; 0x9c
  403358:	9326      	str	r3, [sp, #152]	; 0x98
  40335a:	e882 0840 	stmia.w	r2, {r6, fp}
  40335e:	ddf2      	ble.n	403346 <_svfprintf_r+0x96e>
  403360:	aa25      	add	r2, sp, #148	; 0x94
  403362:	4629      	mov	r1, r5
  403364:	4620      	mov	r0, r4
  403366:	f003 ff1b 	bl	4071a0 <__ssprint_r>
  40336a:	2800      	cmp	r0, #0
  40336c:	f47f ac11 	bne.w	402b92 <_svfprintf_r+0x1ba>
  403370:	3f10      	subs	r7, #16
  403372:	2f10      	cmp	r7, #16
  403374:	464a      	mov	r2, r9
  403376:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403378:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40337a:	dce9      	bgt.n	403350 <_svfprintf_r+0x978>
  40337c:	4635      	mov	r5, r6
  40337e:	460c      	mov	r4, r1
  403380:	4646      	mov	r6, r8
  403382:	4690      	mov	r8, r2
  403384:	3301      	adds	r3, #1
  403386:	443c      	add	r4, r7
  403388:	2b07      	cmp	r3, #7
  40338a:	9427      	str	r4, [sp, #156]	; 0x9c
  40338c:	9326      	str	r3, [sp, #152]	; 0x98
  40338e:	e888 00a0 	stmia.w	r8, {r5, r7}
  403392:	f300 829d 	bgt.w	4038d0 <_svfprintf_r+0xef8>
  403396:	f108 0808 	add.w	r8, r8, #8
  40339a:	e4bf      	b.n	402d1c <_svfprintf_r+0x344>
  40339c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40339e:	2b01      	cmp	r3, #1
  4033a0:	f340 824e 	ble.w	403840 <_svfprintf_r+0xe68>
  4033a4:	2301      	movs	r3, #1
  4033a6:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4033a8:	441c      	add	r4, r3
  4033aa:	441f      	add	r7, r3
  4033ac:	2f07      	cmp	r7, #7
  4033ae:	9427      	str	r4, [sp, #156]	; 0x9c
  4033b0:	f8c8 6000 	str.w	r6, [r8]
  4033b4:	9726      	str	r7, [sp, #152]	; 0x98
  4033b6:	f8c8 3004 	str.w	r3, [r8, #4]
  4033ba:	f300 825e 	bgt.w	40387a <_svfprintf_r+0xea2>
  4033be:	f108 0808 	add.w	r8, r8, #8
  4033c2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4033c4:	3701      	adds	r7, #1
  4033c6:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  4033c8:	4414      	add	r4, r2
  4033ca:	2f07      	cmp	r7, #7
  4033cc:	9427      	str	r4, [sp, #156]	; 0x9c
  4033ce:	9726      	str	r7, [sp, #152]	; 0x98
  4033d0:	f8c8 3000 	str.w	r3, [r8]
  4033d4:	f8c8 2004 	str.w	r2, [r8, #4]
  4033d8:	f300 825b 	bgt.w	403892 <_svfprintf_r+0xeba>
  4033dc:	f108 0808 	add.w	r8, r8, #8
  4033e0:	a814      	add	r0, sp, #80	; 0x50
  4033e2:	c80f      	ldmia	r0, {r0, r1, r2, r3}
  4033e4:	f004 fd48 	bl	407e78 <__aeabi_dcmpeq>
  4033e8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4033ea:	2800      	cmp	r0, #0
  4033ec:	f040 8141 	bne.w	403672 <_svfprintf_r+0xc9a>
  4033f0:	3b01      	subs	r3, #1
  4033f2:	3701      	adds	r7, #1
  4033f4:	3601      	adds	r6, #1
  4033f6:	441c      	add	r4, r3
  4033f8:	2f07      	cmp	r7, #7
  4033fa:	f8c8 6000 	str.w	r6, [r8]
  4033fe:	9726      	str	r7, [sp, #152]	; 0x98
  403400:	9427      	str	r4, [sp, #156]	; 0x9c
  403402:	f8c8 3004 	str.w	r3, [r8, #4]
  403406:	f300 8166 	bgt.w	4036d6 <_svfprintf_r+0xcfe>
  40340a:	f108 0808 	add.w	r8, r8, #8
  40340e:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  403410:	3701      	adds	r7, #1
  403412:	4414      	add	r4, r2
  403414:	ab21      	add	r3, sp, #132	; 0x84
  403416:	2f07      	cmp	r7, #7
  403418:	9427      	str	r4, [sp, #156]	; 0x9c
  40341a:	9726      	str	r7, [sp, #152]	; 0x98
  40341c:	f8c8 2004 	str.w	r2, [r8, #4]
  403420:	f8c8 3000 	str.w	r3, [r8]
  403424:	f77f acc8 	ble.w	402db8 <_svfprintf_r+0x3e0>
  403428:	aa25      	add	r2, sp, #148	; 0x94
  40342a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40342c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40342e:	f003 feb7 	bl	4071a0 <__ssprint_r>
  403432:	2800      	cmp	r0, #0
  403434:	f47f abad 	bne.w	402b92 <_svfprintf_r+0x1ba>
  403438:	46c8      	mov	r8, r9
  40343a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40343c:	e4be      	b.n	402dbc <_svfprintf_r+0x3e4>
  40343e:	aa25      	add	r2, sp, #148	; 0x94
  403440:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403442:	980c      	ldr	r0, [sp, #48]	; 0x30
  403444:	f003 feac 	bl	4071a0 <__ssprint_r>
  403448:	2800      	cmp	r0, #0
  40344a:	f43f ad01 	beq.w	402e50 <_svfprintf_r+0x478>
  40344e:	f7ff bba0 	b.w	402b92 <_svfprintf_r+0x1ba>
  403452:	f8dd b01c 	ldr.w	fp, [sp, #28]
  403456:	2b01      	cmp	r3, #1
  403458:	f000 817e 	beq.w	403758 <_svfprintf_r+0xd80>
  40345c:	2b02      	cmp	r3, #2
  40345e:	d171      	bne.n	403544 <_svfprintf_r+0xb6c>
  403460:	f8cd b01c 	str.w	fp, [sp, #28]
  403464:	2400      	movs	r4, #0
  403466:	2500      	movs	r5, #0
  403468:	e5d8      	b.n	40301c <_svfprintf_r+0x644>
  40346a:	aa25      	add	r2, sp, #148	; 0x94
  40346c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40346e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403470:	f003 fe96 	bl	4071a0 <__ssprint_r>
  403474:	2800      	cmp	r0, #0
  403476:	f47f ab8c 	bne.w	402b92 <_svfprintf_r+0x1ba>
  40347a:	46c8      	mov	r8, r9
  40347c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40347e:	e48a      	b.n	402d96 <_svfprintf_r+0x3be>
  403480:	aa25      	add	r2, sp, #148	; 0x94
  403482:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403484:	980c      	ldr	r0, [sp, #48]	; 0x30
  403486:	f003 fe8b 	bl	4071a0 <__ssprint_r>
  40348a:	2800      	cmp	r0, #0
  40348c:	f47f ab81 	bne.w	402b92 <_svfprintf_r+0x1ba>
  403490:	46c8      	mov	r8, r9
  403492:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403494:	e42d      	b.n	402cf2 <_svfprintf_r+0x31a>
  403496:	2001      	movs	r0, #1
  403498:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40349a:	4a2d      	ldr	r2, [pc, #180]	; (403550 <_svfprintf_r+0xb78>)
  40349c:	4403      	add	r3, r0
  40349e:	4404      	add	r4, r0
  4034a0:	2b07      	cmp	r3, #7
  4034a2:	9427      	str	r4, [sp, #156]	; 0x9c
  4034a4:	9326      	str	r3, [sp, #152]	; 0x98
  4034a6:	f8c8 0004 	str.w	r0, [r8, #4]
  4034aa:	f8c8 2000 	str.w	r2, [r8]
  4034ae:	f340 82d8 	ble.w	403a62 <_svfprintf_r+0x108a>
  4034b2:	aa25      	add	r2, sp, #148	; 0x94
  4034b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4034b6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4034b8:	f003 fe72 	bl	4071a0 <__ssprint_r>
  4034bc:	2800      	cmp	r0, #0
  4034be:	f47f ab68 	bne.w	402b92 <_svfprintf_r+0x1ba>
  4034c2:	46c8      	mov	r8, r9
  4034c4:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4034c6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4034c8:	b929      	cbnz	r1, 4034d6 <_svfprintf_r+0xafe>
  4034ca:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4034cc:	b91b      	cbnz	r3, 4034d6 <_svfprintf_r+0xafe>
  4034ce:	9b07      	ldr	r3, [sp, #28]
  4034d0:	07d8      	lsls	r0, r3, #31
  4034d2:	f57f ac73 	bpl.w	402dbc <_svfprintf_r+0x3e4>
  4034d6:	9819      	ldr	r0, [sp, #100]	; 0x64
  4034d8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4034da:	4602      	mov	r2, r0
  4034dc:	3301      	adds	r3, #1
  4034de:	4422      	add	r2, r4
  4034e0:	9c1a      	ldr	r4, [sp, #104]	; 0x68
  4034e2:	2b07      	cmp	r3, #7
  4034e4:	9227      	str	r2, [sp, #156]	; 0x9c
  4034e6:	f8c8 4000 	str.w	r4, [r8]
  4034ea:	f8c8 0004 	str.w	r0, [r8, #4]
  4034ee:	9326      	str	r3, [sp, #152]	; 0x98
  4034f0:	f300 8431 	bgt.w	403d56 <_svfprintf_r+0x137e>
  4034f4:	f108 0808 	add.w	r8, r8, #8
  4034f8:	2900      	cmp	r1, #0
  4034fa:	f2c0 8409 	blt.w	403d10 <_svfprintf_r+0x1338>
  4034fe:	9913      	ldr	r1, [sp, #76]	; 0x4c
  403500:	3301      	adds	r3, #1
  403502:	188c      	adds	r4, r1, r2
  403504:	2b07      	cmp	r3, #7
  403506:	9427      	str	r4, [sp, #156]	; 0x9c
  403508:	9326      	str	r3, [sp, #152]	; 0x98
  40350a:	f8c8 6000 	str.w	r6, [r8]
  40350e:	f8c8 1004 	str.w	r1, [r8, #4]
  403512:	f77f ac51 	ble.w	402db8 <_svfprintf_r+0x3e0>
  403516:	aa25      	add	r2, sp, #148	; 0x94
  403518:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40351a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40351c:	f003 fe40 	bl	4071a0 <__ssprint_r>
  403520:	2800      	cmp	r0, #0
  403522:	f47f ab36 	bne.w	402b92 <_svfprintf_r+0x1ba>
  403526:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403528:	46c8      	mov	r8, r9
  40352a:	e447      	b.n	402dbc <_svfprintf_r+0x3e4>
  40352c:	aa25      	add	r2, sp, #148	; 0x94
  40352e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403530:	980c      	ldr	r0, [sp, #48]	; 0x30
  403532:	f003 fe35 	bl	4071a0 <__ssprint_r>
  403536:	2800      	cmp	r0, #0
  403538:	f47f ab2b 	bne.w	402b92 <_svfprintf_r+0x1ba>
  40353c:	46c8      	mov	r8, r9
  40353e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403540:	f7ff bbe9 	b.w	402d16 <_svfprintf_r+0x33e>
  403544:	2400      	movs	r4, #0
  403546:	2500      	movs	r5, #0
  403548:	f8cd b01c 	str.w	fp, [sp, #28]
  40354c:	4649      	mov	r1, r9
  40354e:	e004      	b.n	40355a <_svfprintf_r+0xb82>
  403550:	004084a0 	.word	0x004084a0
  403554:	004084b4 	.word	0x004084b4
  403558:	4631      	mov	r1, r6
  40355a:	08e2      	lsrs	r2, r4, #3
  40355c:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  403560:	08e8      	lsrs	r0, r5, #3
  403562:	f004 0307 	and.w	r3, r4, #7
  403566:	4605      	mov	r5, r0
  403568:	4614      	mov	r4, r2
  40356a:	3330      	adds	r3, #48	; 0x30
  40356c:	ea54 0205 	orrs.w	r2, r4, r5
  403570:	f801 3c01 	strb.w	r3, [r1, #-1]
  403574:	f101 36ff 	add.w	r6, r1, #4294967295
  403578:	d1ee      	bne.n	403558 <_svfprintf_r+0xb80>
  40357a:	9a07      	ldr	r2, [sp, #28]
  40357c:	07d2      	lsls	r2, r2, #31
  40357e:	f57f ad5d 	bpl.w	40303c <_svfprintf_r+0x664>
  403582:	2b30      	cmp	r3, #48	; 0x30
  403584:	f43f ad5a 	beq.w	40303c <_svfprintf_r+0x664>
  403588:	2330      	movs	r3, #48	; 0x30
  40358a:	3902      	subs	r1, #2
  40358c:	f806 3c01 	strb.w	r3, [r6, #-1]
  403590:	eba9 0301 	sub.w	r3, r9, r1
  403594:	930e      	str	r3, [sp, #56]	; 0x38
  403596:	460e      	mov	r6, r1
  403598:	f7ff bb3a 	b.w	402c10 <_svfprintf_r+0x238>
  40359c:	991f      	ldr	r1, [sp, #124]	; 0x7c
  40359e:	2900      	cmp	r1, #0
  4035a0:	f77f af79 	ble.w	403496 <_svfprintf_r+0xabe>
  4035a4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4035a6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4035a8:	4293      	cmp	r3, r2
  4035aa:	bfa8      	it	ge
  4035ac:	4613      	movge	r3, r2
  4035ae:	2b00      	cmp	r3, #0
  4035b0:	461f      	mov	r7, r3
  4035b2:	dd0b      	ble.n	4035cc <_svfprintf_r+0xbf4>
  4035b4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4035b6:	443c      	add	r4, r7
  4035b8:	3301      	adds	r3, #1
  4035ba:	2b07      	cmp	r3, #7
  4035bc:	9427      	str	r4, [sp, #156]	; 0x9c
  4035be:	e888 00c0 	stmia.w	r8, {r6, r7}
  4035c2:	9326      	str	r3, [sp, #152]	; 0x98
  4035c4:	f300 82fb 	bgt.w	403bbe <_svfprintf_r+0x11e6>
  4035c8:	f108 0808 	add.w	r8, r8, #8
  4035cc:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4035ce:	2f00      	cmp	r7, #0
  4035d0:	bfa8      	it	ge
  4035d2:	1bdb      	subge	r3, r3, r7
  4035d4:	2b00      	cmp	r3, #0
  4035d6:	461f      	mov	r7, r3
  4035d8:	f340 80d7 	ble.w	40378a <_svfprintf_r+0xdb2>
  4035dc:	2b10      	cmp	r3, #16
  4035de:	f340 8433 	ble.w	403e48 <_svfprintf_r+0x1470>
  4035e2:	4dba      	ldr	r5, [pc, #744]	; (4038cc <_svfprintf_r+0xef4>)
  4035e4:	4642      	mov	r2, r8
  4035e6:	4621      	mov	r1, r4
  4035e8:	46b0      	mov	r8, r6
  4035ea:	f04f 0b10 	mov.w	fp, #16
  4035ee:	462e      	mov	r6, r5
  4035f0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4035f2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4035f4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4035f6:	e004      	b.n	403602 <_svfprintf_r+0xc2a>
  4035f8:	3208      	adds	r2, #8
  4035fa:	3f10      	subs	r7, #16
  4035fc:	2f10      	cmp	r7, #16
  4035fe:	f340 80b5 	ble.w	40376c <_svfprintf_r+0xd94>
  403602:	3301      	adds	r3, #1
  403604:	3110      	adds	r1, #16
  403606:	2b07      	cmp	r3, #7
  403608:	9127      	str	r1, [sp, #156]	; 0x9c
  40360a:	9326      	str	r3, [sp, #152]	; 0x98
  40360c:	e882 0840 	stmia.w	r2, {r6, fp}
  403610:	ddf2      	ble.n	4035f8 <_svfprintf_r+0xc20>
  403612:	aa25      	add	r2, sp, #148	; 0x94
  403614:	4629      	mov	r1, r5
  403616:	4620      	mov	r0, r4
  403618:	f003 fdc2 	bl	4071a0 <__ssprint_r>
  40361c:	2800      	cmp	r0, #0
  40361e:	f47f aab8 	bne.w	402b92 <_svfprintf_r+0x1ba>
  403622:	464a      	mov	r2, r9
  403624:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403626:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403628:	e7e7      	b.n	4035fa <_svfprintf_r+0xc22>
  40362a:	2d00      	cmp	r5, #0
  40362c:	bf08      	it	eq
  40362e:	2c0a      	cmpeq	r4, #10
  403630:	f0c0 8090 	bcc.w	403754 <_svfprintf_r+0xd7c>
  403634:	464e      	mov	r6, r9
  403636:	4620      	mov	r0, r4
  403638:	4629      	mov	r1, r5
  40363a:	220a      	movs	r2, #10
  40363c:	2300      	movs	r3, #0
  40363e:	f004 fc8b 	bl	407f58 <__aeabi_uldivmod>
  403642:	3230      	adds	r2, #48	; 0x30
  403644:	f806 2d01 	strb.w	r2, [r6, #-1]!
  403648:	4620      	mov	r0, r4
  40364a:	4629      	mov	r1, r5
  40364c:	2300      	movs	r3, #0
  40364e:	220a      	movs	r2, #10
  403650:	f004 fc82 	bl	407f58 <__aeabi_uldivmod>
  403654:	4604      	mov	r4, r0
  403656:	460d      	mov	r5, r1
  403658:	ea54 0305 	orrs.w	r3, r4, r5
  40365c:	d1eb      	bne.n	403636 <_svfprintf_r+0xc5e>
  40365e:	eba9 0306 	sub.w	r3, r9, r6
  403662:	930e      	str	r3, [sp, #56]	; 0x38
  403664:	f7ff bad4 	b.w	402c10 <_svfprintf_r+0x238>
  403668:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40366a:	464e      	mov	r6, r9
  40366c:	930e      	str	r3, [sp, #56]	; 0x38
  40366e:	f7ff bacf 	b.w	402c10 <_svfprintf_r+0x238>
  403672:	1e5e      	subs	r6, r3, #1
  403674:	2e00      	cmp	r6, #0
  403676:	f77f aeca 	ble.w	40340e <_svfprintf_r+0xa36>
  40367a:	2e10      	cmp	r6, #16
  40367c:	f340 83e2 	ble.w	403e44 <_svfprintf_r+0x146c>
  403680:	4622      	mov	r2, r4
  403682:	f04f 0b10 	mov.w	fp, #16
  403686:	4d91      	ldr	r5, [pc, #580]	; (4038cc <_svfprintf_r+0xef4>)
  403688:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40368a:	e004      	b.n	403696 <_svfprintf_r+0xcbe>
  40368c:	3e10      	subs	r6, #16
  40368e:	2e10      	cmp	r6, #16
  403690:	f108 0808 	add.w	r8, r8, #8
  403694:	dd15      	ble.n	4036c2 <_svfprintf_r+0xcea>
  403696:	3701      	adds	r7, #1
  403698:	3210      	adds	r2, #16
  40369a:	2f07      	cmp	r7, #7
  40369c:	9227      	str	r2, [sp, #156]	; 0x9c
  40369e:	9726      	str	r7, [sp, #152]	; 0x98
  4036a0:	e888 0820 	stmia.w	r8, {r5, fp}
  4036a4:	ddf2      	ble.n	40368c <_svfprintf_r+0xcb4>
  4036a6:	aa25      	add	r2, sp, #148	; 0x94
  4036a8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4036aa:	4620      	mov	r0, r4
  4036ac:	f003 fd78 	bl	4071a0 <__ssprint_r>
  4036b0:	2800      	cmp	r0, #0
  4036b2:	f47f aa6e 	bne.w	402b92 <_svfprintf_r+0x1ba>
  4036b6:	3e10      	subs	r6, #16
  4036b8:	2e10      	cmp	r6, #16
  4036ba:	46c8      	mov	r8, r9
  4036bc:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4036be:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4036c0:	dce9      	bgt.n	403696 <_svfprintf_r+0xcbe>
  4036c2:	4614      	mov	r4, r2
  4036c4:	3701      	adds	r7, #1
  4036c6:	4434      	add	r4, r6
  4036c8:	2f07      	cmp	r7, #7
  4036ca:	9427      	str	r4, [sp, #156]	; 0x9c
  4036cc:	9726      	str	r7, [sp, #152]	; 0x98
  4036ce:	e888 0060 	stmia.w	r8, {r5, r6}
  4036d2:	f77f ae9a 	ble.w	40340a <_svfprintf_r+0xa32>
  4036d6:	aa25      	add	r2, sp, #148	; 0x94
  4036d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4036da:	980c      	ldr	r0, [sp, #48]	; 0x30
  4036dc:	f003 fd60 	bl	4071a0 <__ssprint_r>
  4036e0:	2800      	cmp	r0, #0
  4036e2:	f47f aa56 	bne.w	402b92 <_svfprintf_r+0x1ba>
  4036e6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4036e8:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4036ea:	46c8      	mov	r8, r9
  4036ec:	e68f      	b.n	40340e <_svfprintf_r+0xa36>
  4036ee:	3204      	adds	r2, #4
  4036f0:	681c      	ldr	r4, [r3, #0]
  4036f2:	2500      	movs	r5, #0
  4036f4:	2301      	movs	r3, #1
  4036f6:	920f      	str	r2, [sp, #60]	; 0x3c
  4036f8:	f7ff ba6c 	b.w	402bd4 <_svfprintf_r+0x1fc>
  4036fc:	681c      	ldr	r4, [r3, #0]
  4036fe:	3304      	adds	r3, #4
  403700:	930f      	str	r3, [sp, #60]	; 0x3c
  403702:	2500      	movs	r5, #0
  403704:	e42e      	b.n	402f64 <_svfprintf_r+0x58c>
  403706:	681c      	ldr	r4, [r3, #0]
  403708:	3304      	adds	r3, #4
  40370a:	17e5      	asrs	r5, r4, #31
  40370c:	4622      	mov	r2, r4
  40370e:	930f      	str	r3, [sp, #60]	; 0x3c
  403710:	462b      	mov	r3, r5
  403712:	2a00      	cmp	r2, #0
  403714:	f173 0300 	sbcs.w	r3, r3, #0
  403718:	f6bf ac6c 	bge.w	402ff4 <_svfprintf_r+0x61c>
  40371c:	272d      	movs	r7, #45	; 0x2d
  40371e:	4264      	negs	r4, r4
  403720:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  403724:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403728:	2301      	movs	r3, #1
  40372a:	f7ff ba57 	b.w	402bdc <_svfprintf_r+0x204>
  40372e:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403730:	2500      	movs	r5, #0
  403732:	460a      	mov	r2, r1
  403734:	3204      	adds	r2, #4
  403736:	680c      	ldr	r4, [r1, #0]
  403738:	920f      	str	r2, [sp, #60]	; 0x3c
  40373a:	f7ff ba4b 	b.w	402bd4 <_svfprintf_r+0x1fc>
  40373e:	4614      	mov	r4, r2
  403740:	3301      	adds	r3, #1
  403742:	4434      	add	r4, r6
  403744:	2b07      	cmp	r3, #7
  403746:	9427      	str	r4, [sp, #156]	; 0x9c
  403748:	9326      	str	r3, [sp, #152]	; 0x98
  40374a:	e888 0060 	stmia.w	r8, {r5, r6}
  40374e:	f77f ab33 	ble.w	402db8 <_svfprintf_r+0x3e0>
  403752:	e6e0      	b.n	403516 <_svfprintf_r+0xb3e>
  403754:	f8dd b01c 	ldr.w	fp, [sp, #28]
  403758:	2301      	movs	r3, #1
  40375a:	ae42      	add	r6, sp, #264	; 0x108
  40375c:	3430      	adds	r4, #48	; 0x30
  40375e:	f8cd b01c 	str.w	fp, [sp, #28]
  403762:	f806 4d41 	strb.w	r4, [r6, #-65]!
  403766:	930e      	str	r3, [sp, #56]	; 0x38
  403768:	f7ff ba52 	b.w	402c10 <_svfprintf_r+0x238>
  40376c:	4635      	mov	r5, r6
  40376e:	460c      	mov	r4, r1
  403770:	4646      	mov	r6, r8
  403772:	4690      	mov	r8, r2
  403774:	3301      	adds	r3, #1
  403776:	443c      	add	r4, r7
  403778:	2b07      	cmp	r3, #7
  40377a:	9427      	str	r4, [sp, #156]	; 0x9c
  40377c:	9326      	str	r3, [sp, #152]	; 0x98
  40377e:	e888 00a0 	stmia.w	r8, {r5, r7}
  403782:	f300 8246 	bgt.w	403c12 <_svfprintf_r+0x123a>
  403786:	f108 0808 	add.w	r8, r8, #8
  40378a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  40378c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40378e:	429a      	cmp	r2, r3
  403790:	db45      	blt.n	40381e <_svfprintf_r+0xe46>
  403792:	9b07      	ldr	r3, [sp, #28]
  403794:	07d9      	lsls	r1, r3, #31
  403796:	d442      	bmi.n	40381e <_svfprintf_r+0xe46>
  403798:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40379a:	9812      	ldr	r0, [sp, #72]	; 0x48
  40379c:	1a9a      	subs	r2, r3, r2
  40379e:	1a1d      	subs	r5, r3, r0
  4037a0:	4295      	cmp	r5, r2
  4037a2:	bfa8      	it	ge
  4037a4:	4615      	movge	r5, r2
  4037a6:	2d00      	cmp	r5, #0
  4037a8:	dd0e      	ble.n	4037c8 <_svfprintf_r+0xdf0>
  4037aa:	9926      	ldr	r1, [sp, #152]	; 0x98
  4037ac:	4406      	add	r6, r0
  4037ae:	3101      	adds	r1, #1
  4037b0:	442c      	add	r4, r5
  4037b2:	2907      	cmp	r1, #7
  4037b4:	f8c8 6000 	str.w	r6, [r8]
  4037b8:	9427      	str	r4, [sp, #156]	; 0x9c
  4037ba:	f8c8 5004 	str.w	r5, [r8, #4]
  4037be:	9126      	str	r1, [sp, #152]	; 0x98
  4037c0:	f300 8216 	bgt.w	403bf0 <_svfprintf_r+0x1218>
  4037c4:	f108 0808 	add.w	r8, r8, #8
  4037c8:	2d00      	cmp	r5, #0
  4037ca:	bfb4      	ite	lt
  4037cc:	4616      	movlt	r6, r2
  4037ce:	1b56      	subge	r6, r2, r5
  4037d0:	2e00      	cmp	r6, #0
  4037d2:	f77f aaf3 	ble.w	402dbc <_svfprintf_r+0x3e4>
  4037d6:	2e10      	cmp	r6, #16
  4037d8:	f340 82f3 	ble.w	403dc2 <_svfprintf_r+0x13ea>
  4037dc:	4622      	mov	r2, r4
  4037de:	2710      	movs	r7, #16
  4037e0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4037e2:	4d3a      	ldr	r5, [pc, #232]	; (4038cc <_svfprintf_r+0xef4>)
  4037e4:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4037e8:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4037ea:	e004      	b.n	4037f6 <_svfprintf_r+0xe1e>
  4037ec:	f108 0808 	add.w	r8, r8, #8
  4037f0:	3e10      	subs	r6, #16
  4037f2:	2e10      	cmp	r6, #16
  4037f4:	dda3      	ble.n	40373e <_svfprintf_r+0xd66>
  4037f6:	3301      	adds	r3, #1
  4037f8:	3210      	adds	r2, #16
  4037fa:	2b07      	cmp	r3, #7
  4037fc:	9227      	str	r2, [sp, #156]	; 0x9c
  4037fe:	9326      	str	r3, [sp, #152]	; 0x98
  403800:	e888 00a0 	stmia.w	r8, {r5, r7}
  403804:	ddf2      	ble.n	4037ec <_svfprintf_r+0xe14>
  403806:	aa25      	add	r2, sp, #148	; 0x94
  403808:	4621      	mov	r1, r4
  40380a:	4658      	mov	r0, fp
  40380c:	f003 fcc8 	bl	4071a0 <__ssprint_r>
  403810:	2800      	cmp	r0, #0
  403812:	f47f a9be 	bne.w	402b92 <_svfprintf_r+0x1ba>
  403816:	46c8      	mov	r8, r9
  403818:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40381a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40381c:	e7e8      	b.n	4037f0 <_svfprintf_r+0xe18>
  40381e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403820:	9819      	ldr	r0, [sp, #100]	; 0x64
  403822:	3301      	adds	r3, #1
  403824:	991a      	ldr	r1, [sp, #104]	; 0x68
  403826:	4404      	add	r4, r0
  403828:	2b07      	cmp	r3, #7
  40382a:	9427      	str	r4, [sp, #156]	; 0x9c
  40382c:	f8c8 1000 	str.w	r1, [r8]
  403830:	f8c8 0004 	str.w	r0, [r8, #4]
  403834:	9326      	str	r3, [sp, #152]	; 0x98
  403836:	f300 81cf 	bgt.w	403bd8 <_svfprintf_r+0x1200>
  40383a:	f108 0808 	add.w	r8, r8, #8
  40383e:	e7ab      	b.n	403798 <_svfprintf_r+0xdc0>
  403840:	9b07      	ldr	r3, [sp, #28]
  403842:	07da      	lsls	r2, r3, #31
  403844:	f53f adae 	bmi.w	4033a4 <_svfprintf_r+0x9cc>
  403848:	2301      	movs	r3, #1
  40384a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40384c:	441c      	add	r4, r3
  40384e:	441f      	add	r7, r3
  403850:	2f07      	cmp	r7, #7
  403852:	9427      	str	r4, [sp, #156]	; 0x9c
  403854:	f8c8 6000 	str.w	r6, [r8]
  403858:	9726      	str	r7, [sp, #152]	; 0x98
  40385a:	f8c8 3004 	str.w	r3, [r8, #4]
  40385e:	f77f add4 	ble.w	40340a <_svfprintf_r+0xa32>
  403862:	aa25      	add	r2, sp, #148	; 0x94
  403864:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403866:	980c      	ldr	r0, [sp, #48]	; 0x30
  403868:	f003 fc9a 	bl	4071a0 <__ssprint_r>
  40386c:	2800      	cmp	r0, #0
  40386e:	f47f a990 	bne.w	402b92 <_svfprintf_r+0x1ba>
  403872:	46c8      	mov	r8, r9
  403874:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403876:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403878:	e5c9      	b.n	40340e <_svfprintf_r+0xa36>
  40387a:	aa25      	add	r2, sp, #148	; 0x94
  40387c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40387e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403880:	f003 fc8e 	bl	4071a0 <__ssprint_r>
  403884:	2800      	cmp	r0, #0
  403886:	f47f a984 	bne.w	402b92 <_svfprintf_r+0x1ba>
  40388a:	46c8      	mov	r8, r9
  40388c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40388e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403890:	e597      	b.n	4033c2 <_svfprintf_r+0x9ea>
  403892:	aa25      	add	r2, sp, #148	; 0x94
  403894:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403896:	980c      	ldr	r0, [sp, #48]	; 0x30
  403898:	f003 fc82 	bl	4071a0 <__ssprint_r>
  40389c:	2800      	cmp	r0, #0
  40389e:	f47f a978 	bne.w	402b92 <_svfprintf_r+0x1ba>
  4038a2:	46c8      	mov	r8, r9
  4038a4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4038a6:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4038a8:	e59a      	b.n	4033e0 <_svfprintf_r+0xa08>
  4038aa:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  4038ac:	3407      	adds	r4, #7
  4038ae:	f024 0407 	bic.w	r4, r4, #7
  4038b2:	f104 0108 	add.w	r1, r4, #8
  4038b6:	e9d4 2300 	ldrd	r2, r3, [r4]
  4038ba:	910f      	str	r1, [sp, #60]	; 0x3c
  4038bc:	4614      	mov	r4, r2
  4038be:	461d      	mov	r5, r3
  4038c0:	f7ff bb93 	b.w	402fea <_svfprintf_r+0x612>
  4038c4:	464e      	mov	r6, r9
  4038c6:	f7ff b9a3 	b.w	402c10 <_svfprintf_r+0x238>
  4038ca:	bf00      	nop
  4038cc:	004084b4 	.word	0x004084b4
  4038d0:	aa25      	add	r2, sp, #148	; 0x94
  4038d2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4038d4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4038d6:	f003 fc63 	bl	4071a0 <__ssprint_r>
  4038da:	2800      	cmp	r0, #0
  4038dc:	f47f a959 	bne.w	402b92 <_svfprintf_r+0x1ba>
  4038e0:	46c8      	mov	r8, r9
  4038e2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4038e4:	f7ff ba1a 	b.w	402d1c <_svfprintf_r+0x344>
  4038e8:	9c14      	ldr	r4, [sp, #80]	; 0x50
  4038ea:	4622      	mov	r2, r4
  4038ec:	4620      	mov	r0, r4
  4038ee:	9c15      	ldr	r4, [sp, #84]	; 0x54
  4038f0:	4623      	mov	r3, r4
  4038f2:	4621      	mov	r1, r4
  4038f4:	f004 faf2 	bl	407edc <__aeabi_dcmpun>
  4038f8:	2800      	cmp	r0, #0
  4038fa:	f040 8273 	bne.w	403de4 <_svfprintf_r+0x140c>
  4038fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403900:	3301      	adds	r3, #1
  403902:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403904:	f023 0320 	bic.w	r3, r3, #32
  403908:	930e      	str	r3, [sp, #56]	; 0x38
  40390a:	f000 819c 	beq.w	403c46 <_svfprintf_r+0x126e>
  40390e:	2b47      	cmp	r3, #71	; 0x47
  403910:	f000 80d6 	beq.w	403ac0 <_svfprintf_r+0x10e8>
  403914:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  403918:	9307      	str	r3, [sp, #28]
  40391a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40391c:	1e1f      	subs	r7, r3, #0
  40391e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  403920:	9308      	str	r3, [sp, #32]
  403922:	bfb7      	itett	lt
  403924:	463b      	movlt	r3, r7
  403926:	2300      	movge	r3, #0
  403928:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  40392c:	232d      	movlt	r3, #45	; 0x2d
  40392e:	9310      	str	r3, [sp, #64]	; 0x40
  403930:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403932:	2b66      	cmp	r3, #102	; 0x66
  403934:	f000 8190 	beq.w	403c58 <_svfprintf_r+0x1280>
  403938:	2b46      	cmp	r3, #70	; 0x46
  40393a:	f000 80a4 	beq.w	403a86 <_svfprintf_r+0x10ae>
  40393e:	2002      	movs	r0, #2
  403940:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403942:	a923      	add	r1, sp, #140	; 0x8c
  403944:	2b45      	cmp	r3, #69	; 0x45
  403946:	bf0a      	itet	eq
  403948:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  40394a:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  40394c:	1c5d      	addeq	r5, r3, #1
  40394e:	e88d 0021 	stmia.w	sp, {r0, r5}
  403952:	9104      	str	r1, [sp, #16]
  403954:	a820      	add	r0, sp, #128	; 0x80
  403956:	a91f      	add	r1, sp, #124	; 0x7c
  403958:	463b      	mov	r3, r7
  40395a:	9003      	str	r0, [sp, #12]
  40395c:	9a08      	ldr	r2, [sp, #32]
  40395e:	9102      	str	r1, [sp, #8]
  403960:	980c      	ldr	r0, [sp, #48]	; 0x30
  403962:	f001 fa2d 	bl	404dc0 <_dtoa_r>
  403966:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403968:	4606      	mov	r6, r0
  40396a:	2b67      	cmp	r3, #103	; 0x67
  40396c:	f040 81ba 	bne.w	403ce4 <_svfprintf_r+0x130c>
  403970:	f01b 0f01 	tst.w	fp, #1
  403974:	f000 8223 	beq.w	403dbe <_svfprintf_r+0x13e6>
  403978:	1974      	adds	r4, r6, r5
  40397a:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40397c:	9808      	ldr	r0, [sp, #32]
  40397e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  403980:	4639      	mov	r1, r7
  403982:	f004 fa79 	bl	407e78 <__aeabi_dcmpeq>
  403986:	2800      	cmp	r0, #0
  403988:	f040 8124 	bne.w	403bd4 <_svfprintf_r+0x11fc>
  40398c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40398e:	42a3      	cmp	r3, r4
  403990:	d206      	bcs.n	4039a0 <_svfprintf_r+0xfc8>
  403992:	2130      	movs	r1, #48	; 0x30
  403994:	1c5a      	adds	r2, r3, #1
  403996:	9223      	str	r2, [sp, #140]	; 0x8c
  403998:	7019      	strb	r1, [r3, #0]
  40399a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40399c:	429c      	cmp	r4, r3
  40399e:	d8f9      	bhi.n	403994 <_svfprintf_r+0xfbc>
  4039a0:	1b9b      	subs	r3, r3, r6
  4039a2:	9313      	str	r3, [sp, #76]	; 0x4c
  4039a4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4039a6:	2b47      	cmp	r3, #71	; 0x47
  4039a8:	f000 80a2 	beq.w	403af0 <_svfprintf_r+0x1118>
  4039ac:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4039ae:	2b65      	cmp	r3, #101	; 0x65
  4039b0:	f340 81a7 	ble.w	403d02 <_svfprintf_r+0x132a>
  4039b4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4039b6:	2b66      	cmp	r3, #102	; 0x66
  4039b8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4039ba:	9312      	str	r3, [sp, #72]	; 0x48
  4039bc:	f000 8171 	beq.w	403ca2 <_svfprintf_r+0x12ca>
  4039c0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4039c2:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4039c4:	4619      	mov	r1, r3
  4039c6:	4291      	cmp	r1, r2
  4039c8:	f300 815d 	bgt.w	403c86 <_svfprintf_r+0x12ae>
  4039cc:	f01b 0f01 	tst.w	fp, #1
  4039d0:	f040 81f0 	bne.w	403db4 <_svfprintf_r+0x13dc>
  4039d4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4039d8:	9308      	str	r3, [sp, #32]
  4039da:	2367      	movs	r3, #103	; 0x67
  4039dc:	920e      	str	r2, [sp, #56]	; 0x38
  4039de:	9311      	str	r3, [sp, #68]	; 0x44
  4039e0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4039e2:	2b00      	cmp	r3, #0
  4039e4:	d17d      	bne.n	403ae2 <_svfprintf_r+0x110a>
  4039e6:	930a      	str	r3, [sp, #40]	; 0x28
  4039e8:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4039ec:	f7ff b918 	b.w	402c20 <_svfprintf_r+0x248>
  4039f0:	f024 0407 	bic.w	r4, r4, #7
  4039f4:	6823      	ldr	r3, [r4, #0]
  4039f6:	9314      	str	r3, [sp, #80]	; 0x50
  4039f8:	6863      	ldr	r3, [r4, #4]
  4039fa:	9315      	str	r3, [sp, #84]	; 0x54
  4039fc:	f104 0308 	add.w	r3, r4, #8
  403a00:	930f      	str	r3, [sp, #60]	; 0x3c
  403a02:	f7ff bb33 	b.w	40306c <_svfprintf_r+0x694>
  403a06:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403a08:	6813      	ldr	r3, [r2, #0]
  403a0a:	3204      	adds	r2, #4
  403a0c:	920f      	str	r2, [sp, #60]	; 0x3c
  403a0e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403a10:	601a      	str	r2, [r3, #0]
  403a12:	f7ff b808 	b.w	402a26 <_svfprintf_r+0x4e>
  403a16:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403a18:	4daf      	ldr	r5, [pc, #700]	; (403cd8 <_svfprintf_r+0x1300>)
  403a1a:	f7ff b9b1 	b.w	402d80 <_svfprintf_r+0x3a8>
  403a1e:	aa25      	add	r2, sp, #148	; 0x94
  403a20:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403a22:	980c      	ldr	r0, [sp, #48]	; 0x30
  403a24:	f003 fbbc 	bl	4071a0 <__ssprint_r>
  403a28:	2800      	cmp	r0, #0
  403a2a:	f47f a8b2 	bne.w	402b92 <_svfprintf_r+0x1ba>
  403a2e:	46c8      	mov	r8, r9
  403a30:	e432      	b.n	403298 <_svfprintf_r+0x8c0>
  403a32:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403a34:	4613      	mov	r3, r2
  403a36:	3304      	adds	r3, #4
  403a38:	930f      	str	r3, [sp, #60]	; 0x3c
  403a3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403a3c:	6811      	ldr	r1, [r2, #0]
  403a3e:	17dd      	asrs	r5, r3, #31
  403a40:	461a      	mov	r2, r3
  403a42:	462b      	mov	r3, r5
  403a44:	e9c1 2300 	strd	r2, r3, [r1]
  403a48:	f7fe bfed 	b.w	402a26 <_svfprintf_r+0x4e>
  403a4c:	aa25      	add	r2, sp, #148	; 0x94
  403a4e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403a50:	980c      	ldr	r0, [sp, #48]	; 0x30
  403a52:	f003 fba5 	bl	4071a0 <__ssprint_r>
  403a56:	2800      	cmp	r0, #0
  403a58:	f47f a89b 	bne.w	402b92 <_svfprintf_r+0x1ba>
  403a5c:	46c8      	mov	r8, r9
  403a5e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403a60:	e433      	b.n	4032ca <_svfprintf_r+0x8f2>
  403a62:	f108 0808 	add.w	r8, r8, #8
  403a66:	e52f      	b.n	4034c8 <_svfprintf_r+0xaf0>
  403a68:	2140      	movs	r1, #64	; 0x40
  403a6a:	980c      	ldr	r0, [sp, #48]	; 0x30
  403a6c:	f7fe fa56 	bl	401f1c <_malloc_r>
  403a70:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403a72:	6010      	str	r0, [r2, #0]
  403a74:	6110      	str	r0, [r2, #16]
  403a76:	2800      	cmp	r0, #0
  403a78:	f000 8213 	beq.w	403ea2 <_svfprintf_r+0x14ca>
  403a7c:	2340      	movs	r3, #64	; 0x40
  403a7e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403a80:	6153      	str	r3, [r2, #20]
  403a82:	f7fe bfc0 	b.w	402a06 <_svfprintf_r+0x2e>
  403a86:	2003      	movs	r0, #3
  403a88:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  403a8a:	a923      	add	r1, sp, #140	; 0x8c
  403a8c:	e88d 0011 	stmia.w	sp, {r0, r4}
  403a90:	9104      	str	r1, [sp, #16]
  403a92:	a820      	add	r0, sp, #128	; 0x80
  403a94:	a91f      	add	r1, sp, #124	; 0x7c
  403a96:	9003      	str	r0, [sp, #12]
  403a98:	9a08      	ldr	r2, [sp, #32]
  403a9a:	463b      	mov	r3, r7
  403a9c:	9102      	str	r1, [sp, #8]
  403a9e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403aa0:	f001 f98e 	bl	404dc0 <_dtoa_r>
  403aa4:	4625      	mov	r5, r4
  403aa6:	4606      	mov	r6, r0
  403aa8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403aaa:	1974      	adds	r4, r6, r5
  403aac:	2b46      	cmp	r3, #70	; 0x46
  403aae:	f47f af64 	bne.w	40397a <_svfprintf_r+0xfa2>
  403ab2:	7833      	ldrb	r3, [r6, #0]
  403ab4:	2b30      	cmp	r3, #48	; 0x30
  403ab6:	f000 8187 	beq.w	403dc8 <_svfprintf_r+0x13f0>
  403aba:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  403abc:	442c      	add	r4, r5
  403abe:	e75c      	b.n	40397a <_svfprintf_r+0xfa2>
  403ac0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403ac2:	2b00      	cmp	r3, #0
  403ac4:	bf08      	it	eq
  403ac6:	2301      	moveq	r3, #1
  403ac8:	930a      	str	r3, [sp, #40]	; 0x28
  403aca:	e723      	b.n	403914 <_svfprintf_r+0xf3c>
  403acc:	4630      	mov	r0, r6
  403ace:	950a      	str	r5, [sp, #40]	; 0x28
  403ad0:	f7fe ff22 	bl	402918 <strlen>
  403ad4:	940f      	str	r4, [sp, #60]	; 0x3c
  403ad6:	900e      	str	r0, [sp, #56]	; 0x38
  403ad8:	f8cd b01c 	str.w	fp, [sp, #28]
  403adc:	4603      	mov	r3, r0
  403ade:	f7ff b9eb 	b.w	402eb8 <_svfprintf_r+0x4e0>
  403ae2:	272d      	movs	r7, #45	; 0x2d
  403ae4:	2300      	movs	r3, #0
  403ae6:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403aea:	930a      	str	r3, [sp, #40]	; 0x28
  403aec:	f7ff b899 	b.w	402c22 <_svfprintf_r+0x24a>
  403af0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403af2:	461a      	mov	r2, r3
  403af4:	9312      	str	r3, [sp, #72]	; 0x48
  403af6:	3303      	adds	r3, #3
  403af8:	db04      	blt.n	403b04 <_svfprintf_r+0x112c>
  403afa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403afc:	4619      	mov	r1, r3
  403afe:	4291      	cmp	r1, r2
  403b00:	f6bf af5e 	bge.w	4039c0 <_svfprintf_r+0xfe8>
  403b04:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403b06:	3b02      	subs	r3, #2
  403b08:	9311      	str	r3, [sp, #68]	; 0x44
  403b0a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403b0c:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  403b10:	3b01      	subs	r3, #1
  403b12:	2b00      	cmp	r3, #0
  403b14:	f88d 2084 	strb.w	r2, [sp, #132]	; 0x84
  403b18:	bfb4      	ite	lt
  403b1a:	222d      	movlt	r2, #45	; 0x2d
  403b1c:	222b      	movge	r2, #43	; 0x2b
  403b1e:	931f      	str	r3, [sp, #124]	; 0x7c
  403b20:	bfb8      	it	lt
  403b22:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  403b24:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  403b28:	bfb8      	it	lt
  403b2a:	f1c3 0301 	rsblt	r3, r3, #1
  403b2e:	2b09      	cmp	r3, #9
  403b30:	f340 811f 	ble.w	403d72 <_svfprintf_r+0x139a>
  403b34:	f10d 0093 	add.w	r0, sp, #147	; 0x93
  403b38:	4601      	mov	r1, r0
  403b3a:	4c68      	ldr	r4, [pc, #416]	; (403cdc <_svfprintf_r+0x1304>)
  403b3c:	e000      	b.n	403b40 <_svfprintf_r+0x1168>
  403b3e:	4611      	mov	r1, r2
  403b40:	fb84 5203 	smull	r5, r2, r4, r3
  403b44:	17dd      	asrs	r5, r3, #31
  403b46:	ebc5 05a2 	rsb	r5, r5, r2, asr #2
  403b4a:	eb05 0285 	add.w	r2, r5, r5, lsl #2
  403b4e:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  403b52:	3230      	adds	r2, #48	; 0x30
  403b54:	2d09      	cmp	r5, #9
  403b56:	f801 2c01 	strb.w	r2, [r1, #-1]
  403b5a:	462b      	mov	r3, r5
  403b5c:	f101 32ff 	add.w	r2, r1, #4294967295
  403b60:	dced      	bgt.n	403b3e <_svfprintf_r+0x1166>
  403b62:	3330      	adds	r3, #48	; 0x30
  403b64:	3902      	subs	r1, #2
  403b66:	b2dc      	uxtb	r4, r3
  403b68:	4288      	cmp	r0, r1
  403b6a:	f802 4c01 	strb.w	r4, [r2, #-1]
  403b6e:	f240 8191 	bls.w	403e94 <_svfprintf_r+0x14bc>
  403b72:	f10d 0186 	add.w	r1, sp, #134	; 0x86
  403b76:	4613      	mov	r3, r2
  403b78:	e001      	b.n	403b7e <_svfprintf_r+0x11a6>
  403b7a:	f813 4b01 	ldrb.w	r4, [r3], #1
  403b7e:	4283      	cmp	r3, r0
  403b80:	f801 4b01 	strb.w	r4, [r1], #1
  403b84:	d1f9      	bne.n	403b7a <_svfprintf_r+0x11a2>
  403b86:	3301      	adds	r3, #1
  403b88:	1a9b      	subs	r3, r3, r2
  403b8a:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  403b8e:	4413      	add	r3, r2
  403b90:	aa21      	add	r2, sp, #132	; 0x84
  403b92:	1a9b      	subs	r3, r3, r2
  403b94:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403b96:	931b      	str	r3, [sp, #108]	; 0x6c
  403b98:	2a01      	cmp	r2, #1
  403b9a:	4413      	add	r3, r2
  403b9c:	930e      	str	r3, [sp, #56]	; 0x38
  403b9e:	f340 8147 	ble.w	403e30 <_svfprintf_r+0x1458>
  403ba2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403ba4:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403ba6:	4413      	add	r3, r2
  403ba8:	930e      	str	r3, [sp, #56]	; 0x38
  403baa:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403bae:	9308      	str	r3, [sp, #32]
  403bb0:	2300      	movs	r3, #0
  403bb2:	9312      	str	r3, [sp, #72]	; 0x48
  403bb4:	e714      	b.n	4039e0 <_svfprintf_r+0x1008>
  403bb6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403bb8:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403bba:	f7ff b87a 	b.w	402cb2 <_svfprintf_r+0x2da>
  403bbe:	aa25      	add	r2, sp, #148	; 0x94
  403bc0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403bc2:	980c      	ldr	r0, [sp, #48]	; 0x30
  403bc4:	f003 faec 	bl	4071a0 <__ssprint_r>
  403bc8:	2800      	cmp	r0, #0
  403bca:	f47e afe2 	bne.w	402b92 <_svfprintf_r+0x1ba>
  403bce:	46c8      	mov	r8, r9
  403bd0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403bd2:	e4fb      	b.n	4035cc <_svfprintf_r+0xbf4>
  403bd4:	4623      	mov	r3, r4
  403bd6:	e6e3      	b.n	4039a0 <_svfprintf_r+0xfc8>
  403bd8:	aa25      	add	r2, sp, #148	; 0x94
  403bda:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403bdc:	980c      	ldr	r0, [sp, #48]	; 0x30
  403bde:	f003 fadf 	bl	4071a0 <__ssprint_r>
  403be2:	2800      	cmp	r0, #0
  403be4:	f47e afd5 	bne.w	402b92 <_svfprintf_r+0x1ba>
  403be8:	46c8      	mov	r8, r9
  403bea:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403bec:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403bee:	e5d3      	b.n	403798 <_svfprintf_r+0xdc0>
  403bf0:	aa25      	add	r2, sp, #148	; 0x94
  403bf2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403bf4:	980c      	ldr	r0, [sp, #48]	; 0x30
  403bf6:	f003 fad3 	bl	4071a0 <__ssprint_r>
  403bfa:	2800      	cmp	r0, #0
  403bfc:	f47e afc9 	bne.w	402b92 <_svfprintf_r+0x1ba>
  403c00:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403c02:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403c04:	46c8      	mov	r8, r9
  403c06:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403c08:	1a9a      	subs	r2, r3, r2
  403c0a:	e5dd      	b.n	4037c8 <_svfprintf_r+0xdf0>
  403c0c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403c0e:	f7ff b902 	b.w	402e16 <_svfprintf_r+0x43e>
  403c12:	aa25      	add	r2, sp, #148	; 0x94
  403c14:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403c16:	980c      	ldr	r0, [sp, #48]	; 0x30
  403c18:	f003 fac2 	bl	4071a0 <__ssprint_r>
  403c1c:	2800      	cmp	r0, #0
  403c1e:	f47e afb8 	bne.w	402b92 <_svfprintf_r+0x1ba>
  403c22:	46c8      	mov	r8, r9
  403c24:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403c26:	e5b0      	b.n	40378a <_svfprintf_r+0xdb2>
  403c28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403c2a:	4637      	mov	r7, r6
  403c2c:	2b06      	cmp	r3, #6
  403c2e:	bf28      	it	cs
  403c30:	2306      	movcs	r3, #6
  403c32:	960a      	str	r6, [sp, #40]	; 0x28
  403c34:	9612      	str	r6, [sp, #72]	; 0x48
  403c36:	9308      	str	r3, [sp, #32]
  403c38:	940f      	str	r4, [sp, #60]	; 0x3c
  403c3a:	f8cd b01c 	str.w	fp, [sp, #28]
  403c3e:	930e      	str	r3, [sp, #56]	; 0x38
  403c40:	4e27      	ldr	r6, [pc, #156]	; (403ce0 <_svfprintf_r+0x1308>)
  403c42:	f7fe bfed 	b.w	402c20 <_svfprintf_r+0x248>
  403c46:	2306      	movs	r3, #6
  403c48:	930a      	str	r3, [sp, #40]	; 0x28
  403c4a:	e663      	b.n	403914 <_svfprintf_r+0xf3c>
  403c4c:	232d      	movs	r3, #45	; 0x2d
  403c4e:	461f      	mov	r7, r3
  403c50:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403c54:	f7ff ba2b 	b.w	4030ae <_svfprintf_r+0x6d6>
  403c58:	2003      	movs	r0, #3
  403c5a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  403c5c:	a923      	add	r1, sp, #140	; 0x8c
  403c5e:	e88d 0011 	stmia.w	sp, {r0, r4}
  403c62:	9104      	str	r1, [sp, #16]
  403c64:	a820      	add	r0, sp, #128	; 0x80
  403c66:	a91f      	add	r1, sp, #124	; 0x7c
  403c68:	9003      	str	r0, [sp, #12]
  403c6a:	9a08      	ldr	r2, [sp, #32]
  403c6c:	463b      	mov	r3, r7
  403c6e:	9102      	str	r1, [sp, #8]
  403c70:	980c      	ldr	r0, [sp, #48]	; 0x30
  403c72:	f001 f8a5 	bl	404dc0 <_dtoa_r>
  403c76:	4625      	mov	r5, r4
  403c78:	4606      	mov	r6, r0
  403c7a:	1904      	adds	r4, r0, r4
  403c7c:	e719      	b.n	403ab2 <_svfprintf_r+0x10da>
  403c7e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403c80:	4d15      	ldr	r5, [pc, #84]	; (403cd8 <_svfprintf_r+0x1300>)
  403c82:	f7ff bb7f 	b.w	403384 <_svfprintf_r+0x9ac>
  403c86:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403c88:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403c8a:	4413      	add	r3, r2
  403c8c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403c8e:	930e      	str	r3, [sp, #56]	; 0x38
  403c90:	2a00      	cmp	r2, #0
  403c92:	f340 80c6 	ble.w	403e22 <_svfprintf_r+0x144a>
  403c96:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403c9a:	9308      	str	r3, [sp, #32]
  403c9c:	2367      	movs	r3, #103	; 0x67
  403c9e:	9311      	str	r3, [sp, #68]	; 0x44
  403ca0:	e69e      	b.n	4039e0 <_svfprintf_r+0x1008>
  403ca2:	2b00      	cmp	r3, #0
  403ca4:	f340 80e0 	ble.w	403e68 <_svfprintf_r+0x1490>
  403ca8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403caa:	2a00      	cmp	r2, #0
  403cac:	f040 80af 	bne.w	403e0e <_svfprintf_r+0x1436>
  403cb0:	f01b 0f01 	tst.w	fp, #1
  403cb4:	f040 80ab 	bne.w	403e0e <_svfprintf_r+0x1436>
  403cb8:	9308      	str	r3, [sp, #32]
  403cba:	930e      	str	r3, [sp, #56]	; 0x38
  403cbc:	e690      	b.n	4039e0 <_svfprintf_r+0x1008>
  403cbe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403cc0:	940f      	str	r4, [sp, #60]	; 0x3c
  403cc2:	9308      	str	r3, [sp, #32]
  403cc4:	930e      	str	r3, [sp, #56]	; 0x38
  403cc6:	900a      	str	r0, [sp, #40]	; 0x28
  403cc8:	f8cd b01c 	str.w	fp, [sp, #28]
  403ccc:	9012      	str	r0, [sp, #72]	; 0x48
  403cce:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403cd2:	f7fe bfa5 	b.w	402c20 <_svfprintf_r+0x248>
  403cd6:	bf00      	nop
  403cd8:	004084b4 	.word	0x004084b4
  403cdc:	66666667 	.word	0x66666667
  403ce0:	00408498 	.word	0x00408498
  403ce4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403ce6:	2b47      	cmp	r3, #71	; 0x47
  403ce8:	f47f ae46 	bne.w	403978 <_svfprintf_r+0xfa0>
  403cec:	f01b 0f01 	tst.w	fp, #1
  403cf0:	f47f aeda 	bne.w	403aa8 <_svfprintf_r+0x10d0>
  403cf4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403cf6:	1b9b      	subs	r3, r3, r6
  403cf8:	9313      	str	r3, [sp, #76]	; 0x4c
  403cfa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403cfc:	2b47      	cmp	r3, #71	; 0x47
  403cfe:	f43f aef7 	beq.w	403af0 <_svfprintf_r+0x1118>
  403d02:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403d04:	9312      	str	r3, [sp, #72]	; 0x48
  403d06:	e700      	b.n	403b0a <_svfprintf_r+0x1132>
  403d08:	2000      	movs	r0, #0
  403d0a:	900a      	str	r0, [sp, #40]	; 0x28
  403d0c:	f7fe bec0 	b.w	402a90 <_svfprintf_r+0xb8>
  403d10:	424f      	negs	r7, r1
  403d12:	3110      	adds	r1, #16
  403d14:	da35      	bge.n	403d82 <_svfprintf_r+0x13aa>
  403d16:	2410      	movs	r4, #16
  403d18:	4d6a      	ldr	r5, [pc, #424]	; (403ec4 <_svfprintf_r+0x14ec>)
  403d1a:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403d1e:	e004      	b.n	403d2a <_svfprintf_r+0x1352>
  403d20:	f108 0808 	add.w	r8, r8, #8
  403d24:	3f10      	subs	r7, #16
  403d26:	2f10      	cmp	r7, #16
  403d28:	dd2c      	ble.n	403d84 <_svfprintf_r+0x13ac>
  403d2a:	3301      	adds	r3, #1
  403d2c:	3210      	adds	r2, #16
  403d2e:	2b07      	cmp	r3, #7
  403d30:	9227      	str	r2, [sp, #156]	; 0x9c
  403d32:	9326      	str	r3, [sp, #152]	; 0x98
  403d34:	f8c8 5000 	str.w	r5, [r8]
  403d38:	f8c8 4004 	str.w	r4, [r8, #4]
  403d3c:	ddf0      	ble.n	403d20 <_svfprintf_r+0x1348>
  403d3e:	aa25      	add	r2, sp, #148	; 0x94
  403d40:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403d42:	4658      	mov	r0, fp
  403d44:	f003 fa2c 	bl	4071a0 <__ssprint_r>
  403d48:	2800      	cmp	r0, #0
  403d4a:	f47e af22 	bne.w	402b92 <_svfprintf_r+0x1ba>
  403d4e:	46c8      	mov	r8, r9
  403d50:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403d52:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403d54:	e7e6      	b.n	403d24 <_svfprintf_r+0x134c>
  403d56:	aa25      	add	r2, sp, #148	; 0x94
  403d58:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403d5a:	980c      	ldr	r0, [sp, #48]	; 0x30
  403d5c:	f003 fa20 	bl	4071a0 <__ssprint_r>
  403d60:	2800      	cmp	r0, #0
  403d62:	f47e af16 	bne.w	402b92 <_svfprintf_r+0x1ba>
  403d66:	46c8      	mov	r8, r9
  403d68:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403d6a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403d6c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403d6e:	f7ff bbc3 	b.w	4034f8 <_svfprintf_r+0xb20>
  403d72:	2230      	movs	r2, #48	; 0x30
  403d74:	4413      	add	r3, r2
  403d76:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  403d7a:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  403d7e:	ab22      	add	r3, sp, #136	; 0x88
  403d80:	e706      	b.n	403b90 <_svfprintf_r+0x11b8>
  403d82:	4d50      	ldr	r5, [pc, #320]	; (403ec4 <_svfprintf_r+0x14ec>)
  403d84:	3301      	adds	r3, #1
  403d86:	443a      	add	r2, r7
  403d88:	2b07      	cmp	r3, #7
  403d8a:	e888 00a0 	stmia.w	r8, {r5, r7}
  403d8e:	9227      	str	r2, [sp, #156]	; 0x9c
  403d90:	9326      	str	r3, [sp, #152]	; 0x98
  403d92:	f108 0808 	add.w	r8, r8, #8
  403d96:	f77f abb2 	ble.w	4034fe <_svfprintf_r+0xb26>
  403d9a:	aa25      	add	r2, sp, #148	; 0x94
  403d9c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403d9e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403da0:	f003 f9fe 	bl	4071a0 <__ssprint_r>
  403da4:	2800      	cmp	r0, #0
  403da6:	f47e aef4 	bne.w	402b92 <_svfprintf_r+0x1ba>
  403daa:	46c8      	mov	r8, r9
  403dac:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403dae:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403db0:	f7ff bba5 	b.w	4034fe <_svfprintf_r+0xb26>
  403db4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403db6:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403db8:	4413      	add	r3, r2
  403dba:	930e      	str	r3, [sp, #56]	; 0x38
  403dbc:	e76b      	b.n	403c96 <_svfprintf_r+0x12be>
  403dbe:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403dc0:	e5ee      	b.n	4039a0 <_svfprintf_r+0xfc8>
  403dc2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403dc4:	4d3f      	ldr	r5, [pc, #252]	; (403ec4 <_svfprintf_r+0x14ec>)
  403dc6:	e4bb      	b.n	403740 <_svfprintf_r+0xd68>
  403dc8:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403dca:	9808      	ldr	r0, [sp, #32]
  403dcc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  403dce:	4639      	mov	r1, r7
  403dd0:	f004 f852 	bl	407e78 <__aeabi_dcmpeq>
  403dd4:	2800      	cmp	r0, #0
  403dd6:	f47f ae70 	bne.w	403aba <_svfprintf_r+0x10e2>
  403dda:	f1c5 0501 	rsb	r5, r5, #1
  403dde:	951f      	str	r5, [sp, #124]	; 0x7c
  403de0:	442c      	add	r4, r5
  403de2:	e5ca      	b.n	40397a <_svfprintf_r+0xfa2>
  403de4:	2303      	movs	r3, #3
  403de6:	461a      	mov	r2, r3
  403de8:	9308      	str	r3, [sp, #32]
  403dea:	2300      	movs	r3, #0
  403dec:	4619      	mov	r1, r3
  403dee:	930a      	str	r3, [sp, #40]	; 0x28
  403df0:	4e35      	ldr	r6, [pc, #212]	; (403ec8 <_svfprintf_r+0x14f0>)
  403df2:	4b36      	ldr	r3, [pc, #216]	; (403ecc <_svfprintf_r+0x14f4>)
  403df4:	920e      	str	r2, [sp, #56]	; 0x38
  403df6:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403df8:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  403dfc:	9007      	str	r0, [sp, #28]
  403dfe:	9112      	str	r1, [sp, #72]	; 0x48
  403e00:	2a47      	cmp	r2, #71	; 0x47
  403e02:	bfd8      	it	le
  403e04:	461e      	movle	r6, r3
  403e06:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403e0a:	f7fe bf09 	b.w	402c20 <_svfprintf_r+0x248>
  403e0e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403e10:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403e12:	4413      	add	r3, r2
  403e14:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403e16:	441a      	add	r2, r3
  403e18:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  403e1c:	920e      	str	r2, [sp, #56]	; 0x38
  403e1e:	9308      	str	r3, [sp, #32]
  403e20:	e5de      	b.n	4039e0 <_svfprintf_r+0x1008>
  403e22:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403e24:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403e26:	f1c3 0301 	rsb	r3, r3, #1
  403e2a:	441a      	add	r2, r3
  403e2c:	4613      	mov	r3, r2
  403e2e:	e7c4      	b.n	403dba <_svfprintf_r+0x13e2>
  403e30:	f01b 0301 	ands.w	r3, fp, #1
  403e34:	9312      	str	r3, [sp, #72]	; 0x48
  403e36:	f47f aeb4 	bne.w	403ba2 <_svfprintf_r+0x11ca>
  403e3a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403e3c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403e40:	9308      	str	r3, [sp, #32]
  403e42:	e5cd      	b.n	4039e0 <_svfprintf_r+0x1008>
  403e44:	4d1f      	ldr	r5, [pc, #124]	; (403ec4 <_svfprintf_r+0x14ec>)
  403e46:	e43d      	b.n	4036c4 <_svfprintf_r+0xcec>
  403e48:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403e4a:	4d1e      	ldr	r5, [pc, #120]	; (403ec4 <_svfprintf_r+0x14ec>)
  403e4c:	e492      	b.n	403774 <_svfprintf_r+0xd9c>
  403e4e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403e50:	f89a 3001 	ldrb.w	r3, [sl, #1]
  403e54:	6828      	ldr	r0, [r5, #0]
  403e56:	46a2      	mov	sl, r4
  403e58:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  403e5c:	900a      	str	r0, [sp, #40]	; 0x28
  403e5e:	4628      	mov	r0, r5
  403e60:	3004      	adds	r0, #4
  403e62:	900f      	str	r0, [sp, #60]	; 0x3c
  403e64:	f7fe be12 	b.w	402a8c <_svfprintf_r+0xb4>
  403e68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403e6a:	b913      	cbnz	r3, 403e72 <_svfprintf_r+0x149a>
  403e6c:	f01b 0f01 	tst.w	fp, #1
  403e70:	d002      	beq.n	403e78 <_svfprintf_r+0x14a0>
  403e72:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403e74:	3301      	adds	r3, #1
  403e76:	e7cd      	b.n	403e14 <_svfprintf_r+0x143c>
  403e78:	2301      	movs	r3, #1
  403e7a:	e71d      	b.n	403cb8 <_svfprintf_r+0x12e0>
  403e7c:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403e80:	f7ff b984 	b.w	40318c <_svfprintf_r+0x7b4>
  403e84:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403e88:	f7ff b93e 	b.w	403108 <_svfprintf_r+0x730>
  403e8c:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403e90:	f7ff b854 	b.w	402f3c <_svfprintf_r+0x564>
  403e94:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  403e98:	e67a      	b.n	403b90 <_svfprintf_r+0x11b8>
  403e9a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403e9e:	f7ff b9b6 	b.w	40320e <_svfprintf_r+0x836>
  403ea2:	f04f 32ff 	mov.w	r2, #4294967295
  403ea6:	230c      	movs	r3, #12
  403ea8:	9209      	str	r2, [sp, #36]	; 0x24
  403eaa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403eac:	6013      	str	r3, [r2, #0]
  403eae:	f7fe be79 	b.w	402ba4 <_svfprintf_r+0x1cc>
  403eb2:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403eb6:	f7ff b8c9 	b.w	40304c <_svfprintf_r+0x674>
  403eba:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403ebe:	f7ff b87d 	b.w	402fbc <_svfprintf_r+0x5e4>
  403ec2:	bf00      	nop
  403ec4:	004084b4 	.word	0x004084b4
  403ec8:	0040846c 	.word	0x0040846c
  403ecc:	00408468 	.word	0x00408468

00403ed0 <__sprint_r.part.0>:
  403ed0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403ed4:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  403ed6:	4693      	mov	fp, r2
  403ed8:	049c      	lsls	r4, r3, #18
  403eda:	d52f      	bpl.n	403f3c <__sprint_r.part.0+0x6c>
  403edc:	6893      	ldr	r3, [r2, #8]
  403ede:	6812      	ldr	r2, [r2, #0]
  403ee0:	b353      	cbz	r3, 403f38 <__sprint_r.part.0+0x68>
  403ee2:	460e      	mov	r6, r1
  403ee4:	4607      	mov	r7, r0
  403ee6:	f102 0908 	add.w	r9, r2, #8
  403eea:	e919 0420 	ldmdb	r9, {r5, sl}
  403eee:	ea5f 089a 	movs.w	r8, sl, lsr #2
  403ef2:	d017      	beq.n	403f24 <__sprint_r.part.0+0x54>
  403ef4:	2400      	movs	r4, #0
  403ef6:	3d04      	subs	r5, #4
  403ef8:	e001      	b.n	403efe <__sprint_r.part.0+0x2e>
  403efa:	45a0      	cmp	r8, r4
  403efc:	d010      	beq.n	403f20 <__sprint_r.part.0+0x50>
  403efe:	4632      	mov	r2, r6
  403f00:	f855 1f04 	ldr.w	r1, [r5, #4]!
  403f04:	4638      	mov	r0, r7
  403f06:	f002 f81d 	bl	405f44 <_fputwc_r>
  403f0a:	1c43      	adds	r3, r0, #1
  403f0c:	f104 0401 	add.w	r4, r4, #1
  403f10:	d1f3      	bne.n	403efa <__sprint_r.part.0+0x2a>
  403f12:	2300      	movs	r3, #0
  403f14:	f8cb 3008 	str.w	r3, [fp, #8]
  403f18:	f8cb 3004 	str.w	r3, [fp, #4]
  403f1c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403f20:	f8db 3008 	ldr.w	r3, [fp, #8]
  403f24:	f02a 0a03 	bic.w	sl, sl, #3
  403f28:	eba3 030a 	sub.w	r3, r3, sl
  403f2c:	f8cb 3008 	str.w	r3, [fp, #8]
  403f30:	f109 0908 	add.w	r9, r9, #8
  403f34:	2b00      	cmp	r3, #0
  403f36:	d1d8      	bne.n	403eea <__sprint_r.part.0+0x1a>
  403f38:	2000      	movs	r0, #0
  403f3a:	e7ea      	b.n	403f12 <__sprint_r.part.0+0x42>
  403f3c:	f002 f94a 	bl	4061d4 <__sfvwrite_r>
  403f40:	2300      	movs	r3, #0
  403f42:	f8cb 3008 	str.w	r3, [fp, #8]
  403f46:	f8cb 3004 	str.w	r3, [fp, #4]
  403f4a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403f4e:	bf00      	nop

00403f50 <_vfiprintf_r>:
  403f50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403f54:	b0ad      	sub	sp, #180	; 0xb4
  403f56:	461d      	mov	r5, r3
  403f58:	9101      	str	r1, [sp, #4]
  403f5a:	4691      	mov	r9, r2
  403f5c:	9308      	str	r3, [sp, #32]
  403f5e:	9006      	str	r0, [sp, #24]
  403f60:	b118      	cbz	r0, 403f6a <_vfiprintf_r+0x1a>
  403f62:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403f64:	2b00      	cmp	r3, #0
  403f66:	f000 80e0 	beq.w	40412a <_vfiprintf_r+0x1da>
  403f6a:	9c01      	ldr	r4, [sp, #4]
  403f6c:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  403f70:	b281      	uxth	r1, r0
  403f72:	048b      	lsls	r3, r1, #18
  403f74:	d407      	bmi.n	403f86 <_vfiprintf_r+0x36>
  403f76:	6e63      	ldr	r3, [r4, #100]	; 0x64
  403f78:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  403f7c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  403f80:	81a1      	strh	r1, [r4, #12]
  403f82:	6663      	str	r3, [r4, #100]	; 0x64
  403f84:	b289      	uxth	r1, r1
  403f86:	070f      	lsls	r7, r1, #28
  403f88:	f140 80b1 	bpl.w	4040ee <_vfiprintf_r+0x19e>
  403f8c:	9b01      	ldr	r3, [sp, #4]
  403f8e:	691b      	ldr	r3, [r3, #16]
  403f90:	2b00      	cmp	r3, #0
  403f92:	f000 80ac 	beq.w	4040ee <_vfiprintf_r+0x19e>
  403f96:	f001 011a 	and.w	r1, r1, #26
  403f9a:	290a      	cmp	r1, #10
  403f9c:	f000 80b5 	beq.w	40410a <_vfiprintf_r+0x1ba>
  403fa0:	2300      	movs	r3, #0
  403fa2:	f10d 0a70 	add.w	sl, sp, #112	; 0x70
  403fa6:	46d3      	mov	fp, sl
  403fa8:	930b      	str	r3, [sp, #44]	; 0x2c
  403faa:	9304      	str	r3, [sp, #16]
  403fac:	9311      	str	r3, [sp, #68]	; 0x44
  403fae:	9310      	str	r3, [sp, #64]	; 0x40
  403fb0:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
  403fb4:	f899 3000 	ldrb.w	r3, [r9]
  403fb8:	464c      	mov	r4, r9
  403fba:	b1fb      	cbz	r3, 403ffc <_vfiprintf_r+0xac>
  403fbc:	2b25      	cmp	r3, #37	; 0x25
  403fbe:	d102      	bne.n	403fc6 <_vfiprintf_r+0x76>
  403fc0:	e01c      	b.n	403ffc <_vfiprintf_r+0xac>
  403fc2:	2b25      	cmp	r3, #37	; 0x25
  403fc4:	d003      	beq.n	403fce <_vfiprintf_r+0x7e>
  403fc6:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  403fca:	2b00      	cmp	r3, #0
  403fcc:	d1f9      	bne.n	403fc2 <_vfiprintf_r+0x72>
  403fce:	eba4 0509 	sub.w	r5, r4, r9
  403fd2:	b19d      	cbz	r5, 403ffc <_vfiprintf_r+0xac>
  403fd4:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403fd6:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403fd8:	3301      	adds	r3, #1
  403fda:	442a      	add	r2, r5
  403fdc:	2b07      	cmp	r3, #7
  403fde:	f8cb 9000 	str.w	r9, [fp]
  403fe2:	f8cb 5004 	str.w	r5, [fp, #4]
  403fe6:	9211      	str	r2, [sp, #68]	; 0x44
  403fe8:	9310      	str	r3, [sp, #64]	; 0x40
  403fea:	dd7a      	ble.n	4040e2 <_vfiprintf_r+0x192>
  403fec:	2a00      	cmp	r2, #0
  403fee:	f040 8493 	bne.w	404918 <_vfiprintf_r+0x9c8>
  403ff2:	46d3      	mov	fp, sl
  403ff4:	9b04      	ldr	r3, [sp, #16]
  403ff6:	9210      	str	r2, [sp, #64]	; 0x40
  403ff8:	442b      	add	r3, r5
  403ffa:	9304      	str	r3, [sp, #16]
  403ffc:	7823      	ldrb	r3, [r4, #0]
  403ffe:	2b00      	cmp	r3, #0
  404000:	f000 83b6 	beq.w	404770 <_vfiprintf_r+0x820>
  404004:	2000      	movs	r0, #0
  404006:	f04f 0300 	mov.w	r3, #0
  40400a:	f104 0901 	add.w	r9, r4, #1
  40400e:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  404012:	7862      	ldrb	r2, [r4, #1]
  404014:	4606      	mov	r6, r0
  404016:	4605      	mov	r5, r0
  404018:	4603      	mov	r3, r0
  40401a:	f04f 34ff 	mov.w	r4, #4294967295
  40401e:	f109 0901 	add.w	r9, r9, #1
  404022:	f1a2 0120 	sub.w	r1, r2, #32
  404026:	2958      	cmp	r1, #88	; 0x58
  404028:	f200 830a 	bhi.w	404640 <_vfiprintf_r+0x6f0>
  40402c:	e8df f011 	tbh	[pc, r1, lsl #1]
  404030:	0308023f 	.word	0x0308023f
  404034:	02e70308 	.word	0x02e70308
  404038:	03080308 	.word	0x03080308
  40403c:	03080308 	.word	0x03080308
  404040:	03080308 	.word	0x03080308
  404044:	02ec0080 	.word	0x02ec0080
  404048:	00880308 	.word	0x00880308
  40404c:	0308027f 	.word	0x0308027f
  404050:	01db01d6 	.word	0x01db01d6
  404054:	01db01db 	.word	0x01db01db
  404058:	01db01db 	.word	0x01db01db
  40405c:	01db01db 	.word	0x01db01db
  404060:	01db01db 	.word	0x01db01db
  404064:	03080308 	.word	0x03080308
  404068:	03080308 	.word	0x03080308
  40406c:	03080308 	.word	0x03080308
  404070:	03080308 	.word	0x03080308
  404074:	03080308 	.word	0x03080308
  404078:	03080247 	.word	0x03080247
  40407c:	03080308 	.word	0x03080308
  404080:	03080308 	.word	0x03080308
  404084:	03080308 	.word	0x03080308
  404088:	03080308 	.word	0x03080308
  40408c:	024e0308 	.word	0x024e0308
  404090:	03080308 	.word	0x03080308
  404094:	03080308 	.word	0x03080308
  404098:	02520308 	.word	0x02520308
  40409c:	03080308 	.word	0x03080308
  4040a0:	0308025a 	.word	0x0308025a
  4040a4:	03080308 	.word	0x03080308
  4040a8:	03080308 	.word	0x03080308
  4040ac:	03080308 	.word	0x03080308
  4040b0:	03080308 	.word	0x03080308
  4040b4:	01e90308 	.word	0x01e90308
  4040b8:	030801fe 	.word	0x030801fe
  4040bc:	03080308 	.word	0x03080308
  4040c0:	01fe0303 	.word	0x01fe0303
  4040c4:	03080308 	.word	0x03080308
  4040c8:	03080299 	.word	0x03080299
  4040cc:	008d02f1 	.word	0x008d02f1
  4040d0:	02bf02ad 	.word	0x02bf02ad
  4040d4:	02c40308 	.word	0x02c40308
  4040d8:	01c40308 	.word	0x01c40308
  4040dc:	03080308 	.word	0x03080308
  4040e0:	02a6      	.short	0x02a6
  4040e2:	f10b 0b08 	add.w	fp, fp, #8
  4040e6:	9b04      	ldr	r3, [sp, #16]
  4040e8:	442b      	add	r3, r5
  4040ea:	9304      	str	r3, [sp, #16]
  4040ec:	e786      	b.n	403ffc <_vfiprintf_r+0xac>
  4040ee:	9c01      	ldr	r4, [sp, #4]
  4040f0:	9806      	ldr	r0, [sp, #24]
  4040f2:	4621      	mov	r1, r4
  4040f4:	f000 fd5c 	bl	404bb0 <__swsetup_r>
  4040f8:	2800      	cmp	r0, #0
  4040fa:	f040 8345 	bne.w	404788 <_vfiprintf_r+0x838>
  4040fe:	89a1      	ldrh	r1, [r4, #12]
  404100:	f001 011a 	and.w	r1, r1, #26
  404104:	290a      	cmp	r1, #10
  404106:	f47f af4b 	bne.w	403fa0 <_vfiprintf_r+0x50>
  40410a:	9901      	ldr	r1, [sp, #4]
  40410c:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
  404110:	2b00      	cmp	r3, #0
  404112:	f6ff af45 	blt.w	403fa0 <_vfiprintf_r+0x50>
  404116:	462b      	mov	r3, r5
  404118:	464a      	mov	r2, r9
  40411a:	9806      	ldr	r0, [sp, #24]
  40411c:	f000 fd12 	bl	404b44 <__sbprintf>
  404120:	9004      	str	r0, [sp, #16]
  404122:	9804      	ldr	r0, [sp, #16]
  404124:	b02d      	add	sp, #180	; 0xb4
  404126:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40412a:	f001 fe9b 	bl	405e64 <__sinit>
  40412e:	e71c      	b.n	403f6a <_vfiprintf_r+0x1a>
  404130:	9908      	ldr	r1, [sp, #32]
  404132:	460a      	mov	r2, r1
  404134:	680d      	ldr	r5, [r1, #0]
  404136:	3204      	adds	r2, #4
  404138:	2d00      	cmp	r5, #0
  40413a:	9208      	str	r2, [sp, #32]
  40413c:	da02      	bge.n	404144 <_vfiprintf_r+0x1f4>
  40413e:	426d      	negs	r5, r5
  404140:	f043 0304 	orr.w	r3, r3, #4
  404144:	f899 2000 	ldrb.w	r2, [r9]
  404148:	e769      	b.n	40401e <_vfiprintf_r+0xce>
  40414a:	9507      	str	r5, [sp, #28]
  40414c:	f013 0220 	ands.w	r2, r3, #32
  404150:	f040 843d 	bne.w	4049ce <_vfiprintf_r+0xa7e>
  404154:	f013 0110 	ands.w	r1, r3, #16
  404158:	f040 83e9 	bne.w	40492e <_vfiprintf_r+0x9de>
  40415c:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  404160:	f000 83e5 	beq.w	40492e <_vfiprintf_r+0x9de>
  404164:	9808      	ldr	r0, [sp, #32]
  404166:	460a      	mov	r2, r1
  404168:	4601      	mov	r1, r0
  40416a:	2700      	movs	r7, #0
  40416c:	3104      	adds	r1, #4
  40416e:	8806      	ldrh	r6, [r0, #0]
  404170:	9108      	str	r1, [sp, #32]
  404172:	f04f 0100 	mov.w	r1, #0
  404176:	2500      	movs	r5, #0
  404178:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  40417c:	1c61      	adds	r1, r4, #1
  40417e:	f000 8177 	beq.w	404470 <_vfiprintf_r+0x520>
  404182:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  404186:	9103      	str	r1, [sp, #12]
  404188:	ea56 0107 	orrs.w	r1, r6, r7
  40418c:	f040 8175 	bne.w	40447a <_vfiprintf_r+0x52a>
  404190:	2c00      	cmp	r4, #0
  404192:	f040 8354 	bne.w	40483e <_vfiprintf_r+0x8ee>
  404196:	2a00      	cmp	r2, #0
  404198:	f040 8393 	bne.w	4048c2 <_vfiprintf_r+0x972>
  40419c:	f013 0301 	ands.w	r3, r3, #1
  4041a0:	9305      	str	r3, [sp, #20]
  4041a2:	f000 8442 	beq.w	404a2a <_vfiprintf_r+0xada>
  4041a6:	2330      	movs	r3, #48	; 0x30
  4041a8:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
  4041ac:	f808 3d41 	strb.w	r3, [r8, #-65]!
  4041b0:	9b05      	ldr	r3, [sp, #20]
  4041b2:	42a3      	cmp	r3, r4
  4041b4:	bfb8      	it	lt
  4041b6:	4623      	movlt	r3, r4
  4041b8:	9302      	str	r3, [sp, #8]
  4041ba:	b10d      	cbz	r5, 4041c0 <_vfiprintf_r+0x270>
  4041bc:	3301      	adds	r3, #1
  4041be:	9302      	str	r3, [sp, #8]
  4041c0:	9b03      	ldr	r3, [sp, #12]
  4041c2:	f013 0302 	ands.w	r3, r3, #2
  4041c6:	9309      	str	r3, [sp, #36]	; 0x24
  4041c8:	d002      	beq.n	4041d0 <_vfiprintf_r+0x280>
  4041ca:	9b02      	ldr	r3, [sp, #8]
  4041cc:	3302      	adds	r3, #2
  4041ce:	9302      	str	r3, [sp, #8]
  4041d0:	9b03      	ldr	r3, [sp, #12]
  4041d2:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  4041d6:	930a      	str	r3, [sp, #40]	; 0x28
  4041d8:	f040 8261 	bne.w	40469e <_vfiprintf_r+0x74e>
  4041dc:	9b07      	ldr	r3, [sp, #28]
  4041de:	9a02      	ldr	r2, [sp, #8]
  4041e0:	1a9d      	subs	r5, r3, r2
  4041e2:	2d00      	cmp	r5, #0
  4041e4:	f340 825b 	ble.w	40469e <_vfiprintf_r+0x74e>
  4041e8:	2d10      	cmp	r5, #16
  4041ea:	f340 8468 	ble.w	404abe <_vfiprintf_r+0xb6e>
  4041ee:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4041f0:	46de      	mov	lr, fp
  4041f2:	2710      	movs	r7, #16
  4041f4:	46a3      	mov	fp, r4
  4041f6:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4041f8:	4eb8      	ldr	r6, [pc, #736]	; (4044dc <_vfiprintf_r+0x58c>)
  4041fa:	4619      	mov	r1, r3
  4041fc:	9c06      	ldr	r4, [sp, #24]
  4041fe:	e007      	b.n	404210 <_vfiprintf_r+0x2c0>
  404200:	f101 0c02 	add.w	ip, r1, #2
  404204:	4601      	mov	r1, r0
  404206:	f10e 0e08 	add.w	lr, lr, #8
  40420a:	3d10      	subs	r5, #16
  40420c:	2d10      	cmp	r5, #16
  40420e:	dd11      	ble.n	404234 <_vfiprintf_r+0x2e4>
  404210:	1c48      	adds	r0, r1, #1
  404212:	3210      	adds	r2, #16
  404214:	2807      	cmp	r0, #7
  404216:	9211      	str	r2, [sp, #68]	; 0x44
  404218:	e88e 00c0 	stmia.w	lr, {r6, r7}
  40421c:	9010      	str	r0, [sp, #64]	; 0x40
  40421e:	ddef      	ble.n	404200 <_vfiprintf_r+0x2b0>
  404220:	2a00      	cmp	r2, #0
  404222:	f040 8227 	bne.w	404674 <_vfiprintf_r+0x724>
  404226:	3d10      	subs	r5, #16
  404228:	2d10      	cmp	r5, #16
  40422a:	4611      	mov	r1, r2
  40422c:	f04f 0c01 	mov.w	ip, #1
  404230:	46d6      	mov	lr, sl
  404232:	dced      	bgt.n	404210 <_vfiprintf_r+0x2c0>
  404234:	465c      	mov	r4, fp
  404236:	4661      	mov	r1, ip
  404238:	46f3      	mov	fp, lr
  40423a:	442a      	add	r2, r5
  40423c:	2907      	cmp	r1, #7
  40423e:	9211      	str	r2, [sp, #68]	; 0x44
  404240:	f8cb 6000 	str.w	r6, [fp]
  404244:	f8cb 5004 	str.w	r5, [fp, #4]
  404248:	9110      	str	r1, [sp, #64]	; 0x40
  40424a:	f300 82e4 	bgt.w	404816 <_vfiprintf_r+0x8c6>
  40424e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404252:	f10b 0b08 	add.w	fp, fp, #8
  404256:	1c48      	adds	r0, r1, #1
  404258:	2d00      	cmp	r5, #0
  40425a:	f040 8228 	bne.w	4046ae <_vfiprintf_r+0x75e>
  40425e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404260:	2b00      	cmp	r3, #0
  404262:	f000 8242 	beq.w	4046ea <_vfiprintf_r+0x79a>
  404266:	2102      	movs	r1, #2
  404268:	ab0e      	add	r3, sp, #56	; 0x38
  40426a:	440a      	add	r2, r1
  40426c:	2807      	cmp	r0, #7
  40426e:	9211      	str	r2, [sp, #68]	; 0x44
  404270:	9010      	str	r0, [sp, #64]	; 0x40
  404272:	f8cb 1004 	str.w	r1, [fp, #4]
  404276:	f8cb 3000 	str.w	r3, [fp]
  40427a:	f340 8232 	ble.w	4046e2 <_vfiprintf_r+0x792>
  40427e:	2a00      	cmp	r2, #0
  404280:	f040 8378 	bne.w	404974 <_vfiprintf_r+0xa24>
  404284:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404286:	2001      	movs	r0, #1
  404288:	2b80      	cmp	r3, #128	; 0x80
  40428a:	4611      	mov	r1, r2
  40428c:	46d3      	mov	fp, sl
  40428e:	f040 8230 	bne.w	4046f2 <_vfiprintf_r+0x7a2>
  404292:	9b07      	ldr	r3, [sp, #28]
  404294:	9d02      	ldr	r5, [sp, #8]
  404296:	1b5e      	subs	r6, r3, r5
  404298:	2e00      	cmp	r6, #0
  40429a:	f340 822a 	ble.w	4046f2 <_vfiprintf_r+0x7a2>
  40429e:	2e10      	cmp	r6, #16
  4042a0:	f340 8428 	ble.w	404af4 <_vfiprintf_r+0xba4>
  4042a4:	46dc      	mov	ip, fp
  4042a6:	2710      	movs	r7, #16
  4042a8:	46a3      	mov	fp, r4
  4042aa:	4d8d      	ldr	r5, [pc, #564]	; (4044e0 <_vfiprintf_r+0x590>)
  4042ac:	9c06      	ldr	r4, [sp, #24]
  4042ae:	e007      	b.n	4042c0 <_vfiprintf_r+0x370>
  4042b0:	f101 0e02 	add.w	lr, r1, #2
  4042b4:	4601      	mov	r1, r0
  4042b6:	f10c 0c08 	add.w	ip, ip, #8
  4042ba:	3e10      	subs	r6, #16
  4042bc:	2e10      	cmp	r6, #16
  4042be:	dd11      	ble.n	4042e4 <_vfiprintf_r+0x394>
  4042c0:	1c48      	adds	r0, r1, #1
  4042c2:	3210      	adds	r2, #16
  4042c4:	2807      	cmp	r0, #7
  4042c6:	9211      	str	r2, [sp, #68]	; 0x44
  4042c8:	e88c 00a0 	stmia.w	ip, {r5, r7}
  4042cc:	9010      	str	r0, [sp, #64]	; 0x40
  4042ce:	ddef      	ble.n	4042b0 <_vfiprintf_r+0x360>
  4042d0:	2a00      	cmp	r2, #0
  4042d2:	f040 8293 	bne.w	4047fc <_vfiprintf_r+0x8ac>
  4042d6:	3e10      	subs	r6, #16
  4042d8:	2e10      	cmp	r6, #16
  4042da:	f04f 0e01 	mov.w	lr, #1
  4042de:	4611      	mov	r1, r2
  4042e0:	46d4      	mov	ip, sl
  4042e2:	dced      	bgt.n	4042c0 <_vfiprintf_r+0x370>
  4042e4:	465c      	mov	r4, fp
  4042e6:	46e3      	mov	fp, ip
  4042e8:	4432      	add	r2, r6
  4042ea:	f1be 0f07 	cmp.w	lr, #7
  4042ee:	9211      	str	r2, [sp, #68]	; 0x44
  4042f0:	e88b 0060 	stmia.w	fp, {r5, r6}
  4042f4:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  4042f8:	f300 8356 	bgt.w	4049a8 <_vfiprintf_r+0xa58>
  4042fc:	9b05      	ldr	r3, [sp, #20]
  4042fe:	f10b 0b08 	add.w	fp, fp, #8
  404302:	1ae4      	subs	r4, r4, r3
  404304:	2c00      	cmp	r4, #0
  404306:	f10e 0001 	add.w	r0, lr, #1
  40430a:	4671      	mov	r1, lr
  40430c:	f300 81f6 	bgt.w	4046fc <_vfiprintf_r+0x7ac>
  404310:	9905      	ldr	r1, [sp, #20]
  404312:	2807      	cmp	r0, #7
  404314:	440a      	add	r2, r1
  404316:	9211      	str	r2, [sp, #68]	; 0x44
  404318:	f8cb 8000 	str.w	r8, [fp]
  40431c:	f8cb 1004 	str.w	r1, [fp, #4]
  404320:	9010      	str	r0, [sp, #64]	; 0x40
  404322:	f340 8252 	ble.w	4047ca <_vfiprintf_r+0x87a>
  404326:	2a00      	cmp	r2, #0
  404328:	f040 82eb 	bne.w	404902 <_vfiprintf_r+0x9b2>
  40432c:	9b03      	ldr	r3, [sp, #12]
  40432e:	9210      	str	r2, [sp, #64]	; 0x40
  404330:	0758      	lsls	r0, r3, #29
  404332:	d538      	bpl.n	4043a6 <_vfiprintf_r+0x456>
  404334:	9b07      	ldr	r3, [sp, #28]
  404336:	9902      	ldr	r1, [sp, #8]
  404338:	1a5c      	subs	r4, r3, r1
  40433a:	2c00      	cmp	r4, #0
  40433c:	f340 82b7 	ble.w	4048ae <_vfiprintf_r+0x95e>
  404340:	46d3      	mov	fp, sl
  404342:	2c10      	cmp	r4, #16
  404344:	f340 83ca 	ble.w	404adc <_vfiprintf_r+0xb8c>
  404348:	2510      	movs	r5, #16
  40434a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40434c:	4e63      	ldr	r6, [pc, #396]	; (4044dc <_vfiprintf_r+0x58c>)
  40434e:	9f06      	ldr	r7, [sp, #24]
  404350:	f8dd 8004 	ldr.w	r8, [sp, #4]
  404354:	e006      	b.n	404364 <_vfiprintf_r+0x414>
  404356:	1c88      	adds	r0, r1, #2
  404358:	4619      	mov	r1, r3
  40435a:	f10b 0b08 	add.w	fp, fp, #8
  40435e:	3c10      	subs	r4, #16
  404360:	2c10      	cmp	r4, #16
  404362:	dd13      	ble.n	40438c <_vfiprintf_r+0x43c>
  404364:	1c4b      	adds	r3, r1, #1
  404366:	3210      	adds	r2, #16
  404368:	2b07      	cmp	r3, #7
  40436a:	9211      	str	r2, [sp, #68]	; 0x44
  40436c:	f8cb 6000 	str.w	r6, [fp]
  404370:	f8cb 5004 	str.w	r5, [fp, #4]
  404374:	9310      	str	r3, [sp, #64]	; 0x40
  404376:	ddee      	ble.n	404356 <_vfiprintf_r+0x406>
  404378:	2a00      	cmp	r2, #0
  40437a:	f040 8209 	bne.w	404790 <_vfiprintf_r+0x840>
  40437e:	3c10      	subs	r4, #16
  404380:	2c10      	cmp	r4, #16
  404382:	f04f 0001 	mov.w	r0, #1
  404386:	4611      	mov	r1, r2
  404388:	46d3      	mov	fp, sl
  40438a:	dceb      	bgt.n	404364 <_vfiprintf_r+0x414>
  40438c:	4422      	add	r2, r4
  40438e:	2807      	cmp	r0, #7
  404390:	9211      	str	r2, [sp, #68]	; 0x44
  404392:	f8cb 6000 	str.w	r6, [fp]
  404396:	f8cb 4004 	str.w	r4, [fp, #4]
  40439a:	9010      	str	r0, [sp, #64]	; 0x40
  40439c:	f340 8220 	ble.w	4047e0 <_vfiprintf_r+0x890>
  4043a0:	2a00      	cmp	r2, #0
  4043a2:	f040 8354 	bne.w	404a4e <_vfiprintf_r+0xafe>
  4043a6:	9b04      	ldr	r3, [sp, #16]
  4043a8:	9a07      	ldr	r2, [sp, #28]
  4043aa:	9902      	ldr	r1, [sp, #8]
  4043ac:	428a      	cmp	r2, r1
  4043ae:	bfac      	ite	ge
  4043b0:	189b      	addge	r3, r3, r2
  4043b2:	185b      	addlt	r3, r3, r1
  4043b4:	9304      	str	r3, [sp, #16]
  4043b6:	e21c      	b.n	4047f2 <_vfiprintf_r+0x8a2>
  4043b8:	9507      	str	r5, [sp, #28]
  4043ba:	069e      	lsls	r6, r3, #26
  4043bc:	f100 8313 	bmi.w	4049e6 <_vfiprintf_r+0xa96>
  4043c0:	9908      	ldr	r1, [sp, #32]
  4043c2:	06dd      	lsls	r5, r3, #27
  4043c4:	460a      	mov	r2, r1
  4043c6:	f100 82c5 	bmi.w	404954 <_vfiprintf_r+0xa04>
  4043ca:	0658      	lsls	r0, r3, #25
  4043cc:	f140 82c2 	bpl.w	404954 <_vfiprintf_r+0xa04>
  4043d0:	880e      	ldrh	r6, [r1, #0]
  4043d2:	3104      	adds	r1, #4
  4043d4:	2700      	movs	r7, #0
  4043d6:	2201      	movs	r2, #1
  4043d8:	9108      	str	r1, [sp, #32]
  4043da:	e6ca      	b.n	404172 <_vfiprintf_r+0x222>
  4043dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4043e0:	f899 2000 	ldrb.w	r2, [r9]
  4043e4:	e61b      	b.n	40401e <_vfiprintf_r+0xce>
  4043e6:	2500      	movs	r5, #0
  4043e8:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4043ec:	f819 2b01 	ldrb.w	r2, [r9], #1
  4043f0:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  4043f4:	eb01 0545 	add.w	r5, r1, r5, lsl #1
  4043f8:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4043fc:	2909      	cmp	r1, #9
  4043fe:	d9f5      	bls.n	4043ec <_vfiprintf_r+0x49c>
  404400:	e60f      	b.n	404022 <_vfiprintf_r+0xd2>
  404402:	2201      	movs	r2, #1
  404404:	9808      	ldr	r0, [sp, #32]
  404406:	4611      	mov	r1, r2
  404408:	9202      	str	r2, [sp, #8]
  40440a:	6802      	ldr	r2, [r0, #0]
  40440c:	f04f 0400 	mov.w	r4, #0
  404410:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  404414:	4602      	mov	r2, r0
  404416:	3204      	adds	r2, #4
  404418:	9507      	str	r5, [sp, #28]
  40441a:	f88d 4037 	strb.w	r4, [sp, #55]	; 0x37
  40441e:	9105      	str	r1, [sp, #20]
  404420:	9208      	str	r2, [sp, #32]
  404422:	f10d 0848 	add.w	r8, sp, #72	; 0x48
  404426:	9303      	str	r3, [sp, #12]
  404428:	2400      	movs	r4, #0
  40442a:	e6c9      	b.n	4041c0 <_vfiprintf_r+0x270>
  40442c:	9507      	str	r5, [sp, #28]
  40442e:	2800      	cmp	r0, #0
  404430:	f040 837e 	bne.w	404b30 <_vfiprintf_r+0xbe0>
  404434:	069e      	lsls	r6, r3, #26
  404436:	f100 82ec 	bmi.w	404a12 <_vfiprintf_r+0xac2>
  40443a:	9908      	ldr	r1, [sp, #32]
  40443c:	06dd      	lsls	r5, r3, #27
  40443e:	460a      	mov	r2, r1
  404440:	f100 8281 	bmi.w	404946 <_vfiprintf_r+0x9f6>
  404444:	0658      	lsls	r0, r3, #25
  404446:	f140 827e 	bpl.w	404946 <_vfiprintf_r+0x9f6>
  40444a:	f9b1 6000 	ldrsh.w	r6, [r1]
  40444e:	3204      	adds	r2, #4
  404450:	17f7      	asrs	r7, r6, #31
  404452:	4630      	mov	r0, r6
  404454:	4639      	mov	r1, r7
  404456:	9208      	str	r2, [sp, #32]
  404458:	2800      	cmp	r0, #0
  40445a:	f171 0200 	sbcs.w	r2, r1, #0
  40445e:	f2c0 82e7 	blt.w	404a30 <_vfiprintf_r+0xae0>
  404462:	1c61      	adds	r1, r4, #1
  404464:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404468:	f04f 0201 	mov.w	r2, #1
  40446c:	f47f ae89 	bne.w	404182 <_vfiprintf_r+0x232>
  404470:	ea56 0107 	orrs.w	r1, r6, r7
  404474:	f000 81e4 	beq.w	404840 <_vfiprintf_r+0x8f0>
  404478:	9303      	str	r3, [sp, #12]
  40447a:	2a01      	cmp	r2, #1
  40447c:	f000 8224 	beq.w	4048c8 <_vfiprintf_r+0x978>
  404480:	2a02      	cmp	r2, #2
  404482:	f040 81f1 	bne.w	404868 <_vfiprintf_r+0x918>
  404486:	46d0      	mov	r8, sl
  404488:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40448a:	0933      	lsrs	r3, r6, #4
  40448c:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  404490:	0939      	lsrs	r1, r7, #4
  404492:	f006 020f 	and.w	r2, r6, #15
  404496:	460f      	mov	r7, r1
  404498:	461e      	mov	r6, r3
  40449a:	5c83      	ldrb	r3, [r0, r2]
  40449c:	f808 3d01 	strb.w	r3, [r8, #-1]!
  4044a0:	ea56 0307 	orrs.w	r3, r6, r7
  4044a4:	d1f1      	bne.n	40448a <_vfiprintf_r+0x53a>
  4044a6:	ebaa 0308 	sub.w	r3, sl, r8
  4044aa:	9305      	str	r3, [sp, #20]
  4044ac:	e680      	b.n	4041b0 <_vfiprintf_r+0x260>
  4044ae:	f899 2000 	ldrb.w	r2, [r9]
  4044b2:	2e00      	cmp	r6, #0
  4044b4:	f47f adb3 	bne.w	40401e <_vfiprintf_r+0xce>
  4044b8:	2001      	movs	r0, #1
  4044ba:	2620      	movs	r6, #32
  4044bc:	e5af      	b.n	40401e <_vfiprintf_r+0xce>
  4044be:	9507      	str	r5, [sp, #28]
  4044c0:	2800      	cmp	r0, #0
  4044c2:	f040 8332 	bne.w	404b2a <_vfiprintf_r+0xbda>
  4044c6:	f043 0310 	orr.w	r3, r3, #16
  4044ca:	e7b3      	b.n	404434 <_vfiprintf_r+0x4e4>
  4044cc:	9507      	str	r5, [sp, #28]
  4044ce:	f043 0310 	orr.w	r3, r3, #16
  4044d2:	e63b      	b.n	40414c <_vfiprintf_r+0x1fc>
  4044d4:	9507      	str	r5, [sp, #28]
  4044d6:	f043 0310 	orr.w	r3, r3, #16
  4044da:	e76e      	b.n	4043ba <_vfiprintf_r+0x46a>
  4044dc:	004084c4 	.word	0x004084c4
  4044e0:	004084d4 	.word	0x004084d4
  4044e4:	9507      	str	r5, [sp, #28]
  4044e6:	2800      	cmp	r0, #0
  4044e8:	f040 8316 	bne.w	404b18 <_vfiprintf_r+0xbc8>
  4044ec:	49ae      	ldr	r1, [pc, #696]	; (4047a8 <_vfiprintf_r+0x858>)
  4044ee:	910b      	str	r1, [sp, #44]	; 0x2c
  4044f0:	069f      	lsls	r7, r3, #26
  4044f2:	f100 8284 	bmi.w	4049fe <_vfiprintf_r+0xaae>
  4044f6:	9808      	ldr	r0, [sp, #32]
  4044f8:	06de      	lsls	r6, r3, #27
  4044fa:	4601      	mov	r1, r0
  4044fc:	f100 821e 	bmi.w	40493c <_vfiprintf_r+0x9ec>
  404500:	065d      	lsls	r5, r3, #25
  404502:	f140 821b 	bpl.w	40493c <_vfiprintf_r+0x9ec>
  404506:	2700      	movs	r7, #0
  404508:	3104      	adds	r1, #4
  40450a:	8806      	ldrh	r6, [r0, #0]
  40450c:	9108      	str	r1, [sp, #32]
  40450e:	07d8      	lsls	r0, r3, #31
  404510:	f140 81d5 	bpl.w	4048be <_vfiprintf_r+0x96e>
  404514:	ea56 0107 	orrs.w	r1, r6, r7
  404518:	f000 81d1 	beq.w	4048be <_vfiprintf_r+0x96e>
  40451c:	2130      	movs	r1, #48	; 0x30
  40451e:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  404522:	f043 0302 	orr.w	r3, r3, #2
  404526:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  40452a:	2202      	movs	r2, #2
  40452c:	e621      	b.n	404172 <_vfiprintf_r+0x222>
  40452e:	f899 2000 	ldrb.w	r2, [r9]
  404532:	f109 0701 	add.w	r7, r9, #1
  404536:	2a2a      	cmp	r2, #42	; 0x2a
  404538:	f000 82e0 	beq.w	404afc <_vfiprintf_r+0xbac>
  40453c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404540:	2909      	cmp	r1, #9
  404542:	46b9      	mov	r9, r7
  404544:	f04f 0400 	mov.w	r4, #0
  404548:	f63f ad6b 	bhi.w	404022 <_vfiprintf_r+0xd2>
  40454c:	f819 2b01 	ldrb.w	r2, [r9], #1
  404550:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  404554:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  404558:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40455c:	2909      	cmp	r1, #9
  40455e:	d9f5      	bls.n	40454c <_vfiprintf_r+0x5fc>
  404560:	e55f      	b.n	404022 <_vfiprintf_r+0xd2>
  404562:	f899 2000 	ldrb.w	r2, [r9]
  404566:	2a6c      	cmp	r2, #108	; 0x6c
  404568:	bf03      	ittte	eq
  40456a:	f899 2001 	ldrbeq.w	r2, [r9, #1]
  40456e:	f043 0320 	orreq.w	r3, r3, #32
  404572:	f109 0901 	addeq.w	r9, r9, #1
  404576:	f043 0310 	orrne.w	r3, r3, #16
  40457a:	e550      	b.n	40401e <_vfiprintf_r+0xce>
  40457c:	9507      	str	r5, [sp, #28]
  40457e:	2800      	cmp	r0, #0
  404580:	f040 82d0 	bne.w	404b24 <_vfiprintf_r+0xbd4>
  404584:	4989      	ldr	r1, [pc, #548]	; (4047ac <_vfiprintf_r+0x85c>)
  404586:	910b      	str	r1, [sp, #44]	; 0x2c
  404588:	e7b2      	b.n	4044f0 <_vfiprintf_r+0x5a0>
  40458a:	2278      	movs	r2, #120	; 0x78
  40458c:	2130      	movs	r1, #48	; 0x30
  40458e:	9507      	str	r5, [sp, #28]
  404590:	9d08      	ldr	r5, [sp, #32]
  404592:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  404596:	1d2a      	adds	r2, r5, #4
  404598:	9208      	str	r2, [sp, #32]
  40459a:	4a84      	ldr	r2, [pc, #528]	; (4047ac <_vfiprintf_r+0x85c>)
  40459c:	682e      	ldr	r6, [r5, #0]
  40459e:	920b      	str	r2, [sp, #44]	; 0x2c
  4045a0:	f043 0302 	orr.w	r3, r3, #2
  4045a4:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  4045a8:	2700      	movs	r7, #0
  4045aa:	2202      	movs	r2, #2
  4045ac:	e5e1      	b.n	404172 <_vfiprintf_r+0x222>
  4045ae:	f043 0320 	orr.w	r3, r3, #32
  4045b2:	f899 2000 	ldrb.w	r2, [r9]
  4045b6:	e532      	b.n	40401e <_vfiprintf_r+0xce>
  4045b8:	f04f 0200 	mov.w	r2, #0
  4045bc:	9908      	ldr	r1, [sp, #32]
  4045be:	9507      	str	r5, [sp, #28]
  4045c0:	f8d1 8000 	ldr.w	r8, [r1]
  4045c4:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4045c8:	1d0d      	adds	r5, r1, #4
  4045ca:	f1b8 0f00 	cmp.w	r8, #0
  4045ce:	f000 827c 	beq.w	404aca <_vfiprintf_r+0xb7a>
  4045d2:	1c67      	adds	r7, r4, #1
  4045d4:	f000 825b 	beq.w	404a8e <_vfiprintf_r+0xb3e>
  4045d8:	4622      	mov	r2, r4
  4045da:	2100      	movs	r1, #0
  4045dc:	4640      	mov	r0, r8
  4045de:	9302      	str	r3, [sp, #8]
  4045e0:	f002 f83e 	bl	406660 <memchr>
  4045e4:	9b02      	ldr	r3, [sp, #8]
  4045e6:	2800      	cmp	r0, #0
  4045e8:	f000 827c 	beq.w	404ae4 <_vfiprintf_r+0xb94>
  4045ec:	eba0 0208 	sub.w	r2, r0, r8
  4045f0:	9508      	str	r5, [sp, #32]
  4045f2:	9205      	str	r2, [sp, #20]
  4045f4:	9303      	str	r3, [sp, #12]
  4045f6:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4045fa:	2400      	movs	r4, #0
  4045fc:	e5d8      	b.n	4041b0 <_vfiprintf_r+0x260>
  4045fe:	f043 0301 	orr.w	r3, r3, #1
  404602:	f899 2000 	ldrb.w	r2, [r9]
  404606:	e50a      	b.n	40401e <_vfiprintf_r+0xce>
  404608:	f899 2000 	ldrb.w	r2, [r9]
  40460c:	2001      	movs	r0, #1
  40460e:	262b      	movs	r6, #43	; 0x2b
  404610:	e505      	b.n	40401e <_vfiprintf_r+0xce>
  404612:	2800      	cmp	r0, #0
  404614:	f040 8283 	bne.w	404b1e <_vfiprintf_r+0xbce>
  404618:	0699      	lsls	r1, r3, #26
  40461a:	f100 822b 	bmi.w	404a74 <_vfiprintf_r+0xb24>
  40461e:	06da      	lsls	r2, r3, #27
  404620:	d421      	bmi.n	404666 <_vfiprintf_r+0x716>
  404622:	065b      	lsls	r3, r3, #25
  404624:	d51f      	bpl.n	404666 <_vfiprintf_r+0x716>
  404626:	9a08      	ldr	r2, [sp, #32]
  404628:	6813      	ldr	r3, [r2, #0]
  40462a:	3204      	adds	r2, #4
  40462c:	9208      	str	r2, [sp, #32]
  40462e:	f8bd 2010 	ldrh.w	r2, [sp, #16]
  404632:	801a      	strh	r2, [r3, #0]
  404634:	e4be      	b.n	403fb4 <_vfiprintf_r+0x64>
  404636:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40463a:	f899 2000 	ldrb.w	r2, [r9]
  40463e:	e4ee      	b.n	40401e <_vfiprintf_r+0xce>
  404640:	9507      	str	r5, [sp, #28]
  404642:	2800      	cmp	r0, #0
  404644:	f040 8265 	bne.w	404b12 <_vfiprintf_r+0xbc2>
  404648:	2a00      	cmp	r2, #0
  40464a:	f000 8091 	beq.w	404770 <_vfiprintf_r+0x820>
  40464e:	2101      	movs	r1, #1
  404650:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  404654:	f04f 0200 	mov.w	r2, #0
  404658:	9102      	str	r1, [sp, #8]
  40465a:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  40465e:	9105      	str	r1, [sp, #20]
  404660:	f10d 0848 	add.w	r8, sp, #72	; 0x48
  404664:	e6df      	b.n	404426 <_vfiprintf_r+0x4d6>
  404666:	9a08      	ldr	r2, [sp, #32]
  404668:	6813      	ldr	r3, [r2, #0]
  40466a:	3204      	adds	r2, #4
  40466c:	9208      	str	r2, [sp, #32]
  40466e:	9a04      	ldr	r2, [sp, #16]
  404670:	601a      	str	r2, [r3, #0]
  404672:	e49f      	b.n	403fb4 <_vfiprintf_r+0x64>
  404674:	aa0f      	add	r2, sp, #60	; 0x3c
  404676:	9901      	ldr	r1, [sp, #4]
  404678:	4620      	mov	r0, r4
  40467a:	f7ff fc29 	bl	403ed0 <__sprint_r.part.0>
  40467e:	2800      	cmp	r0, #0
  404680:	d17d      	bne.n	40477e <_vfiprintf_r+0x82e>
  404682:	9910      	ldr	r1, [sp, #64]	; 0x40
  404684:	46d6      	mov	lr, sl
  404686:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404688:	f101 0c01 	add.w	ip, r1, #1
  40468c:	e5bd      	b.n	40420a <_vfiprintf_r+0x2ba>
  40468e:	aa0f      	add	r2, sp, #60	; 0x3c
  404690:	9901      	ldr	r1, [sp, #4]
  404692:	9806      	ldr	r0, [sp, #24]
  404694:	f7ff fc1c 	bl	403ed0 <__sprint_r.part.0>
  404698:	2800      	cmp	r0, #0
  40469a:	d170      	bne.n	40477e <_vfiprintf_r+0x82e>
  40469c:	46d3      	mov	fp, sl
  40469e:	9910      	ldr	r1, [sp, #64]	; 0x40
  4046a0:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4046a4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4046a6:	1c48      	adds	r0, r1, #1
  4046a8:	2d00      	cmp	r5, #0
  4046aa:	f43f add8 	beq.w	40425e <_vfiprintf_r+0x30e>
  4046ae:	2101      	movs	r1, #1
  4046b0:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  4046b4:	440a      	add	r2, r1
  4046b6:	2807      	cmp	r0, #7
  4046b8:	9211      	str	r2, [sp, #68]	; 0x44
  4046ba:	9010      	str	r0, [sp, #64]	; 0x40
  4046bc:	f8cb 1004 	str.w	r1, [fp, #4]
  4046c0:	f8cb 5000 	str.w	r5, [fp]
  4046c4:	f340 80b6 	ble.w	404834 <_vfiprintf_r+0x8e4>
  4046c8:	2a00      	cmp	r2, #0
  4046ca:	f040 8160 	bne.w	40498e <_vfiprintf_r+0xa3e>
  4046ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4046d0:	2b00      	cmp	r3, #0
  4046d2:	f43f add7 	beq.w	404284 <_vfiprintf_r+0x334>
  4046d6:	2202      	movs	r2, #2
  4046d8:	4608      	mov	r0, r1
  4046da:	46d3      	mov	fp, sl
  4046dc:	ab0e      	add	r3, sp, #56	; 0x38
  4046de:	921d      	str	r2, [sp, #116]	; 0x74
  4046e0:	931c      	str	r3, [sp, #112]	; 0x70
  4046e2:	4601      	mov	r1, r0
  4046e4:	f10b 0b08 	add.w	fp, fp, #8
  4046e8:	3001      	adds	r0, #1
  4046ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4046ec:	2b80      	cmp	r3, #128	; 0x80
  4046ee:	f43f add0 	beq.w	404292 <_vfiprintf_r+0x342>
  4046f2:	9b05      	ldr	r3, [sp, #20]
  4046f4:	1ae4      	subs	r4, r4, r3
  4046f6:	2c00      	cmp	r4, #0
  4046f8:	f77f ae0a 	ble.w	404310 <_vfiprintf_r+0x3c0>
  4046fc:	2c10      	cmp	r4, #16
  4046fe:	f340 81b7 	ble.w	404a70 <_vfiprintf_r+0xb20>
  404702:	46de      	mov	lr, fp
  404704:	2610      	movs	r6, #16
  404706:	4d2a      	ldr	r5, [pc, #168]	; (4047b0 <_vfiprintf_r+0x860>)
  404708:	9f06      	ldr	r7, [sp, #24]
  40470a:	f8dd b004 	ldr.w	fp, [sp, #4]
  40470e:	e006      	b.n	40471e <_vfiprintf_r+0x7ce>
  404710:	1c88      	adds	r0, r1, #2
  404712:	4619      	mov	r1, r3
  404714:	f10e 0e08 	add.w	lr, lr, #8
  404718:	3c10      	subs	r4, #16
  40471a:	2c10      	cmp	r4, #16
  40471c:	dd0f      	ble.n	40473e <_vfiprintf_r+0x7ee>
  40471e:	1c4b      	adds	r3, r1, #1
  404720:	3210      	adds	r2, #16
  404722:	2b07      	cmp	r3, #7
  404724:	9211      	str	r2, [sp, #68]	; 0x44
  404726:	e88e 0060 	stmia.w	lr, {r5, r6}
  40472a:	9310      	str	r3, [sp, #64]	; 0x40
  40472c:	ddf0      	ble.n	404710 <_vfiprintf_r+0x7c0>
  40472e:	b9a2      	cbnz	r2, 40475a <_vfiprintf_r+0x80a>
  404730:	3c10      	subs	r4, #16
  404732:	2c10      	cmp	r4, #16
  404734:	f04f 0001 	mov.w	r0, #1
  404738:	4611      	mov	r1, r2
  40473a:	46d6      	mov	lr, sl
  40473c:	dcef      	bgt.n	40471e <_vfiprintf_r+0x7ce>
  40473e:	46f3      	mov	fp, lr
  404740:	4422      	add	r2, r4
  404742:	2807      	cmp	r0, #7
  404744:	9211      	str	r2, [sp, #68]	; 0x44
  404746:	f8cb 5000 	str.w	r5, [fp]
  40474a:	f8cb 4004 	str.w	r4, [fp, #4]
  40474e:	9010      	str	r0, [sp, #64]	; 0x40
  404750:	dc30      	bgt.n	4047b4 <_vfiprintf_r+0x864>
  404752:	f10b 0b08 	add.w	fp, fp, #8
  404756:	3001      	adds	r0, #1
  404758:	e5da      	b.n	404310 <_vfiprintf_r+0x3c0>
  40475a:	aa0f      	add	r2, sp, #60	; 0x3c
  40475c:	4659      	mov	r1, fp
  40475e:	4638      	mov	r0, r7
  404760:	f7ff fbb6 	bl	403ed0 <__sprint_r.part.0>
  404764:	b958      	cbnz	r0, 40477e <_vfiprintf_r+0x82e>
  404766:	9910      	ldr	r1, [sp, #64]	; 0x40
  404768:	46d6      	mov	lr, sl
  40476a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40476c:	1c48      	adds	r0, r1, #1
  40476e:	e7d3      	b.n	404718 <_vfiprintf_r+0x7c8>
  404770:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404772:	b123      	cbz	r3, 40477e <_vfiprintf_r+0x82e>
  404774:	9806      	ldr	r0, [sp, #24]
  404776:	aa0f      	add	r2, sp, #60	; 0x3c
  404778:	9901      	ldr	r1, [sp, #4]
  40477a:	f7ff fba9 	bl	403ed0 <__sprint_r.part.0>
  40477e:	9b01      	ldr	r3, [sp, #4]
  404780:	899b      	ldrh	r3, [r3, #12]
  404782:	065b      	lsls	r3, r3, #25
  404784:	f57f accd 	bpl.w	404122 <_vfiprintf_r+0x1d2>
  404788:	f04f 33ff 	mov.w	r3, #4294967295
  40478c:	9304      	str	r3, [sp, #16]
  40478e:	e4c8      	b.n	404122 <_vfiprintf_r+0x1d2>
  404790:	aa0f      	add	r2, sp, #60	; 0x3c
  404792:	4641      	mov	r1, r8
  404794:	4638      	mov	r0, r7
  404796:	f7ff fb9b 	bl	403ed0 <__sprint_r.part.0>
  40479a:	2800      	cmp	r0, #0
  40479c:	d1ef      	bne.n	40477e <_vfiprintf_r+0x82e>
  40479e:	9910      	ldr	r1, [sp, #64]	; 0x40
  4047a0:	46d3      	mov	fp, sl
  4047a2:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4047a4:	1c48      	adds	r0, r1, #1
  4047a6:	e5da      	b.n	40435e <_vfiprintf_r+0x40e>
  4047a8:	00408470 	.word	0x00408470
  4047ac:	00408484 	.word	0x00408484
  4047b0:	004084d4 	.word	0x004084d4
  4047b4:	2a00      	cmp	r2, #0
  4047b6:	f040 80fd 	bne.w	4049b4 <_vfiprintf_r+0xa64>
  4047ba:	2301      	movs	r3, #1
  4047bc:	46d3      	mov	fp, sl
  4047be:	9a05      	ldr	r2, [sp, #20]
  4047c0:	f8cd 8070 	str.w	r8, [sp, #112]	; 0x70
  4047c4:	921d      	str	r2, [sp, #116]	; 0x74
  4047c6:	9211      	str	r2, [sp, #68]	; 0x44
  4047c8:	9310      	str	r3, [sp, #64]	; 0x40
  4047ca:	f10b 0b08 	add.w	fp, fp, #8
  4047ce:	9b03      	ldr	r3, [sp, #12]
  4047d0:	0759      	lsls	r1, r3, #29
  4047d2:	d505      	bpl.n	4047e0 <_vfiprintf_r+0x890>
  4047d4:	9b07      	ldr	r3, [sp, #28]
  4047d6:	9902      	ldr	r1, [sp, #8]
  4047d8:	1a5c      	subs	r4, r3, r1
  4047da:	2c00      	cmp	r4, #0
  4047dc:	f73f adb1 	bgt.w	404342 <_vfiprintf_r+0x3f2>
  4047e0:	9b04      	ldr	r3, [sp, #16]
  4047e2:	9907      	ldr	r1, [sp, #28]
  4047e4:	9802      	ldr	r0, [sp, #8]
  4047e6:	4281      	cmp	r1, r0
  4047e8:	bfac      	ite	ge
  4047ea:	185b      	addge	r3, r3, r1
  4047ec:	181b      	addlt	r3, r3, r0
  4047ee:	9304      	str	r3, [sp, #16]
  4047f0:	bb7a      	cbnz	r2, 404852 <_vfiprintf_r+0x902>
  4047f2:	2300      	movs	r3, #0
  4047f4:	46d3      	mov	fp, sl
  4047f6:	9310      	str	r3, [sp, #64]	; 0x40
  4047f8:	f7ff bbdc 	b.w	403fb4 <_vfiprintf_r+0x64>
  4047fc:	aa0f      	add	r2, sp, #60	; 0x3c
  4047fe:	9901      	ldr	r1, [sp, #4]
  404800:	4620      	mov	r0, r4
  404802:	f7ff fb65 	bl	403ed0 <__sprint_r.part.0>
  404806:	2800      	cmp	r0, #0
  404808:	d1b9      	bne.n	40477e <_vfiprintf_r+0x82e>
  40480a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40480c:	46d4      	mov	ip, sl
  40480e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404810:	f101 0e01 	add.w	lr, r1, #1
  404814:	e551      	b.n	4042ba <_vfiprintf_r+0x36a>
  404816:	2a00      	cmp	r2, #0
  404818:	f47f af39 	bne.w	40468e <_vfiprintf_r+0x73e>
  40481c:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  404820:	2900      	cmp	r1, #0
  404822:	f000 810e 	beq.w	404a42 <_vfiprintf_r+0xaf2>
  404826:	2201      	movs	r2, #1
  404828:	46d3      	mov	fp, sl
  40482a:	4610      	mov	r0, r2
  40482c:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  404830:	921d      	str	r2, [sp, #116]	; 0x74
  404832:	911c      	str	r1, [sp, #112]	; 0x70
  404834:	4601      	mov	r1, r0
  404836:	f10b 0b08 	add.w	fp, fp, #8
  40483a:	3001      	adds	r0, #1
  40483c:	e50f      	b.n	40425e <_vfiprintf_r+0x30e>
  40483e:	9b03      	ldr	r3, [sp, #12]
  404840:	2a01      	cmp	r2, #1
  404842:	f000 808e 	beq.w	404962 <_vfiprintf_r+0xa12>
  404846:	2a02      	cmp	r2, #2
  404848:	d10b      	bne.n	404862 <_vfiprintf_r+0x912>
  40484a:	9303      	str	r3, [sp, #12]
  40484c:	2600      	movs	r6, #0
  40484e:	2700      	movs	r7, #0
  404850:	e619      	b.n	404486 <_vfiprintf_r+0x536>
  404852:	aa0f      	add	r2, sp, #60	; 0x3c
  404854:	9901      	ldr	r1, [sp, #4]
  404856:	9806      	ldr	r0, [sp, #24]
  404858:	f7ff fb3a 	bl	403ed0 <__sprint_r.part.0>
  40485c:	2800      	cmp	r0, #0
  40485e:	d0c8      	beq.n	4047f2 <_vfiprintf_r+0x8a2>
  404860:	e78d      	b.n	40477e <_vfiprintf_r+0x82e>
  404862:	2600      	movs	r6, #0
  404864:	2700      	movs	r7, #0
  404866:	9303      	str	r3, [sp, #12]
  404868:	4651      	mov	r1, sl
  40486a:	e000      	b.n	40486e <_vfiprintf_r+0x91e>
  40486c:	4641      	mov	r1, r8
  40486e:	08f2      	lsrs	r2, r6, #3
  404870:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  404874:	08f8      	lsrs	r0, r7, #3
  404876:	f006 0307 	and.w	r3, r6, #7
  40487a:	4607      	mov	r7, r0
  40487c:	4616      	mov	r6, r2
  40487e:	3330      	adds	r3, #48	; 0x30
  404880:	ea56 0207 	orrs.w	r2, r6, r7
  404884:	f801 3c01 	strb.w	r3, [r1, #-1]
  404888:	f101 38ff 	add.w	r8, r1, #4294967295
  40488c:	d1ee      	bne.n	40486c <_vfiprintf_r+0x91c>
  40488e:	9a03      	ldr	r2, [sp, #12]
  404890:	07d6      	lsls	r6, r2, #31
  404892:	f57f ae08 	bpl.w	4044a6 <_vfiprintf_r+0x556>
  404896:	2b30      	cmp	r3, #48	; 0x30
  404898:	f43f ae05 	beq.w	4044a6 <_vfiprintf_r+0x556>
  40489c:	2330      	movs	r3, #48	; 0x30
  40489e:	3902      	subs	r1, #2
  4048a0:	f808 3c01 	strb.w	r3, [r8, #-1]
  4048a4:	ebaa 0301 	sub.w	r3, sl, r1
  4048a8:	9305      	str	r3, [sp, #20]
  4048aa:	4688      	mov	r8, r1
  4048ac:	e480      	b.n	4041b0 <_vfiprintf_r+0x260>
  4048ae:	9b04      	ldr	r3, [sp, #16]
  4048b0:	9a07      	ldr	r2, [sp, #28]
  4048b2:	428a      	cmp	r2, r1
  4048b4:	bfac      	ite	ge
  4048b6:	189b      	addge	r3, r3, r2
  4048b8:	185b      	addlt	r3, r3, r1
  4048ba:	9304      	str	r3, [sp, #16]
  4048bc:	e799      	b.n	4047f2 <_vfiprintf_r+0x8a2>
  4048be:	2202      	movs	r2, #2
  4048c0:	e457      	b.n	404172 <_vfiprintf_r+0x222>
  4048c2:	9405      	str	r4, [sp, #20]
  4048c4:	46d0      	mov	r8, sl
  4048c6:	e473      	b.n	4041b0 <_vfiprintf_r+0x260>
  4048c8:	2f00      	cmp	r7, #0
  4048ca:	bf08      	it	eq
  4048cc:	2e0a      	cmpeq	r6, #10
  4048ce:	d347      	bcc.n	404960 <_vfiprintf_r+0xa10>
  4048d0:	46d0      	mov	r8, sl
  4048d2:	4630      	mov	r0, r6
  4048d4:	4639      	mov	r1, r7
  4048d6:	220a      	movs	r2, #10
  4048d8:	2300      	movs	r3, #0
  4048da:	f003 fb3d 	bl	407f58 <__aeabi_uldivmod>
  4048de:	3230      	adds	r2, #48	; 0x30
  4048e0:	f808 2d01 	strb.w	r2, [r8, #-1]!
  4048e4:	4630      	mov	r0, r6
  4048e6:	4639      	mov	r1, r7
  4048e8:	2300      	movs	r3, #0
  4048ea:	220a      	movs	r2, #10
  4048ec:	f003 fb34 	bl	407f58 <__aeabi_uldivmod>
  4048f0:	4606      	mov	r6, r0
  4048f2:	460f      	mov	r7, r1
  4048f4:	ea56 0307 	orrs.w	r3, r6, r7
  4048f8:	d1eb      	bne.n	4048d2 <_vfiprintf_r+0x982>
  4048fa:	ebaa 0308 	sub.w	r3, sl, r8
  4048fe:	9305      	str	r3, [sp, #20]
  404900:	e456      	b.n	4041b0 <_vfiprintf_r+0x260>
  404902:	aa0f      	add	r2, sp, #60	; 0x3c
  404904:	9901      	ldr	r1, [sp, #4]
  404906:	9806      	ldr	r0, [sp, #24]
  404908:	f7ff fae2 	bl	403ed0 <__sprint_r.part.0>
  40490c:	2800      	cmp	r0, #0
  40490e:	f47f af36 	bne.w	40477e <_vfiprintf_r+0x82e>
  404912:	46d3      	mov	fp, sl
  404914:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404916:	e75a      	b.n	4047ce <_vfiprintf_r+0x87e>
  404918:	aa0f      	add	r2, sp, #60	; 0x3c
  40491a:	9901      	ldr	r1, [sp, #4]
  40491c:	9806      	ldr	r0, [sp, #24]
  40491e:	f7ff fad7 	bl	403ed0 <__sprint_r.part.0>
  404922:	2800      	cmp	r0, #0
  404924:	f47f af2b 	bne.w	40477e <_vfiprintf_r+0x82e>
  404928:	46d3      	mov	fp, sl
  40492a:	f7ff bbdc 	b.w	4040e6 <_vfiprintf_r+0x196>
  40492e:	9808      	ldr	r0, [sp, #32]
  404930:	2700      	movs	r7, #0
  404932:	4601      	mov	r1, r0
  404934:	3104      	adds	r1, #4
  404936:	6806      	ldr	r6, [r0, #0]
  404938:	9108      	str	r1, [sp, #32]
  40493a:	e41a      	b.n	404172 <_vfiprintf_r+0x222>
  40493c:	680e      	ldr	r6, [r1, #0]
  40493e:	3104      	adds	r1, #4
  404940:	9108      	str	r1, [sp, #32]
  404942:	2700      	movs	r7, #0
  404944:	e5e3      	b.n	40450e <_vfiprintf_r+0x5be>
  404946:	6816      	ldr	r6, [r2, #0]
  404948:	3204      	adds	r2, #4
  40494a:	17f7      	asrs	r7, r6, #31
  40494c:	9208      	str	r2, [sp, #32]
  40494e:	4630      	mov	r0, r6
  404950:	4639      	mov	r1, r7
  404952:	e581      	b.n	404458 <_vfiprintf_r+0x508>
  404954:	3104      	adds	r1, #4
  404956:	6816      	ldr	r6, [r2, #0]
  404958:	2700      	movs	r7, #0
  40495a:	2201      	movs	r2, #1
  40495c:	9108      	str	r1, [sp, #32]
  40495e:	e408      	b.n	404172 <_vfiprintf_r+0x222>
  404960:	9b03      	ldr	r3, [sp, #12]
  404962:	9303      	str	r3, [sp, #12]
  404964:	2301      	movs	r3, #1
  404966:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
  40496a:	3630      	adds	r6, #48	; 0x30
  40496c:	f808 6d41 	strb.w	r6, [r8, #-65]!
  404970:	9305      	str	r3, [sp, #20]
  404972:	e41d      	b.n	4041b0 <_vfiprintf_r+0x260>
  404974:	aa0f      	add	r2, sp, #60	; 0x3c
  404976:	9901      	ldr	r1, [sp, #4]
  404978:	9806      	ldr	r0, [sp, #24]
  40497a:	f7ff faa9 	bl	403ed0 <__sprint_r.part.0>
  40497e:	2800      	cmp	r0, #0
  404980:	f47f aefd 	bne.w	40477e <_vfiprintf_r+0x82e>
  404984:	9910      	ldr	r1, [sp, #64]	; 0x40
  404986:	46d3      	mov	fp, sl
  404988:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40498a:	1c48      	adds	r0, r1, #1
  40498c:	e6ad      	b.n	4046ea <_vfiprintf_r+0x79a>
  40498e:	aa0f      	add	r2, sp, #60	; 0x3c
  404990:	9901      	ldr	r1, [sp, #4]
  404992:	9806      	ldr	r0, [sp, #24]
  404994:	f7ff fa9c 	bl	403ed0 <__sprint_r.part.0>
  404998:	2800      	cmp	r0, #0
  40499a:	f47f aef0 	bne.w	40477e <_vfiprintf_r+0x82e>
  40499e:	9910      	ldr	r1, [sp, #64]	; 0x40
  4049a0:	46d3      	mov	fp, sl
  4049a2:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4049a4:	1c48      	adds	r0, r1, #1
  4049a6:	e45a      	b.n	40425e <_vfiprintf_r+0x30e>
  4049a8:	2a00      	cmp	r2, #0
  4049aa:	d17b      	bne.n	404aa4 <_vfiprintf_r+0xb54>
  4049ac:	2001      	movs	r0, #1
  4049ae:	4611      	mov	r1, r2
  4049b0:	46d3      	mov	fp, sl
  4049b2:	e69e      	b.n	4046f2 <_vfiprintf_r+0x7a2>
  4049b4:	aa0f      	add	r2, sp, #60	; 0x3c
  4049b6:	9901      	ldr	r1, [sp, #4]
  4049b8:	9806      	ldr	r0, [sp, #24]
  4049ba:	f7ff fa89 	bl	403ed0 <__sprint_r.part.0>
  4049be:	2800      	cmp	r0, #0
  4049c0:	f47f aedd 	bne.w	40477e <_vfiprintf_r+0x82e>
  4049c4:	9810      	ldr	r0, [sp, #64]	; 0x40
  4049c6:	46d3      	mov	fp, sl
  4049c8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4049ca:	3001      	adds	r0, #1
  4049cc:	e4a0      	b.n	404310 <_vfiprintf_r+0x3c0>
  4049ce:	9d08      	ldr	r5, [sp, #32]
  4049d0:	3507      	adds	r5, #7
  4049d2:	f025 0207 	bic.w	r2, r5, #7
  4049d6:	f102 0108 	add.w	r1, r2, #8
  4049da:	e9d2 6700 	ldrd	r6, r7, [r2]
  4049de:	9108      	str	r1, [sp, #32]
  4049e0:	2200      	movs	r2, #0
  4049e2:	f7ff bbc6 	b.w	404172 <_vfiprintf_r+0x222>
  4049e6:	9d08      	ldr	r5, [sp, #32]
  4049e8:	3507      	adds	r5, #7
  4049ea:	f025 0207 	bic.w	r2, r5, #7
  4049ee:	f102 0108 	add.w	r1, r2, #8
  4049f2:	e9d2 6700 	ldrd	r6, r7, [r2]
  4049f6:	9108      	str	r1, [sp, #32]
  4049f8:	2201      	movs	r2, #1
  4049fa:	f7ff bbba 	b.w	404172 <_vfiprintf_r+0x222>
  4049fe:	9d08      	ldr	r5, [sp, #32]
  404a00:	3507      	adds	r5, #7
  404a02:	f025 0107 	bic.w	r1, r5, #7
  404a06:	f101 0008 	add.w	r0, r1, #8
  404a0a:	9008      	str	r0, [sp, #32]
  404a0c:	e9d1 6700 	ldrd	r6, r7, [r1]
  404a10:	e57d      	b.n	40450e <_vfiprintf_r+0x5be>
  404a12:	9d08      	ldr	r5, [sp, #32]
  404a14:	3507      	adds	r5, #7
  404a16:	f025 0507 	bic.w	r5, r5, #7
  404a1a:	f105 0208 	add.w	r2, r5, #8
  404a1e:	e9d5 0100 	ldrd	r0, r1, [r5]
  404a22:	9208      	str	r2, [sp, #32]
  404a24:	4606      	mov	r6, r0
  404a26:	460f      	mov	r7, r1
  404a28:	e516      	b.n	404458 <_vfiprintf_r+0x508>
  404a2a:	46d0      	mov	r8, sl
  404a2c:	f7ff bbc0 	b.w	4041b0 <_vfiprintf_r+0x260>
  404a30:	252d      	movs	r5, #45	; 0x2d
  404a32:	4276      	negs	r6, r6
  404a34:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  404a38:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404a3c:	2201      	movs	r2, #1
  404a3e:	f7ff bb9d 	b.w	40417c <_vfiprintf_r+0x22c>
  404a42:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404a44:	b96b      	cbnz	r3, 404a62 <_vfiprintf_r+0xb12>
  404a46:	4611      	mov	r1, r2
  404a48:	2001      	movs	r0, #1
  404a4a:	46d3      	mov	fp, sl
  404a4c:	e651      	b.n	4046f2 <_vfiprintf_r+0x7a2>
  404a4e:	aa0f      	add	r2, sp, #60	; 0x3c
  404a50:	9901      	ldr	r1, [sp, #4]
  404a52:	9806      	ldr	r0, [sp, #24]
  404a54:	f7ff fa3c 	bl	403ed0 <__sprint_r.part.0>
  404a58:	2800      	cmp	r0, #0
  404a5a:	f47f ae90 	bne.w	40477e <_vfiprintf_r+0x82e>
  404a5e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404a60:	e6be      	b.n	4047e0 <_vfiprintf_r+0x890>
  404a62:	2202      	movs	r2, #2
  404a64:	ab0e      	add	r3, sp, #56	; 0x38
  404a66:	921d      	str	r2, [sp, #116]	; 0x74
  404a68:	931c      	str	r3, [sp, #112]	; 0x70
  404a6a:	2001      	movs	r0, #1
  404a6c:	46d3      	mov	fp, sl
  404a6e:	e638      	b.n	4046e2 <_vfiprintf_r+0x792>
  404a70:	4d31      	ldr	r5, [pc, #196]	; (404b38 <_vfiprintf_r+0xbe8>)
  404a72:	e665      	b.n	404740 <_vfiprintf_r+0x7f0>
  404a74:	9a08      	ldr	r2, [sp, #32]
  404a76:	4613      	mov	r3, r2
  404a78:	3304      	adds	r3, #4
  404a7a:	9308      	str	r3, [sp, #32]
  404a7c:	9b04      	ldr	r3, [sp, #16]
  404a7e:	6811      	ldr	r1, [r2, #0]
  404a80:	17dd      	asrs	r5, r3, #31
  404a82:	461a      	mov	r2, r3
  404a84:	462b      	mov	r3, r5
  404a86:	e9c1 2300 	strd	r2, r3, [r1]
  404a8a:	f7ff ba93 	b.w	403fb4 <_vfiprintf_r+0x64>
  404a8e:	4640      	mov	r0, r8
  404a90:	9508      	str	r5, [sp, #32]
  404a92:	9303      	str	r3, [sp, #12]
  404a94:	f7fd ff40 	bl	402918 <strlen>
  404a98:	2400      	movs	r4, #0
  404a9a:	9005      	str	r0, [sp, #20]
  404a9c:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404aa0:	f7ff bb86 	b.w	4041b0 <_vfiprintf_r+0x260>
  404aa4:	aa0f      	add	r2, sp, #60	; 0x3c
  404aa6:	9901      	ldr	r1, [sp, #4]
  404aa8:	9806      	ldr	r0, [sp, #24]
  404aaa:	f7ff fa11 	bl	403ed0 <__sprint_r.part.0>
  404aae:	2800      	cmp	r0, #0
  404ab0:	f47f ae65 	bne.w	40477e <_vfiprintf_r+0x82e>
  404ab4:	9910      	ldr	r1, [sp, #64]	; 0x40
  404ab6:	46d3      	mov	fp, sl
  404ab8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404aba:	1c48      	adds	r0, r1, #1
  404abc:	e619      	b.n	4046f2 <_vfiprintf_r+0x7a2>
  404abe:	9910      	ldr	r1, [sp, #64]	; 0x40
  404ac0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404ac2:	3101      	adds	r1, #1
  404ac4:	4e1d      	ldr	r6, [pc, #116]	; (404b3c <_vfiprintf_r+0xbec>)
  404ac6:	f7ff bbb8 	b.w	40423a <_vfiprintf_r+0x2ea>
  404aca:	2c06      	cmp	r4, #6
  404acc:	bf28      	it	cs
  404ace:	2406      	movcs	r4, #6
  404ad0:	9508      	str	r5, [sp, #32]
  404ad2:	9405      	str	r4, [sp, #20]
  404ad4:	9402      	str	r4, [sp, #8]
  404ad6:	f8df 8068 	ldr.w	r8, [pc, #104]	; 404b40 <_vfiprintf_r+0xbf0>
  404ada:	e4a4      	b.n	404426 <_vfiprintf_r+0x4d6>
  404adc:	9810      	ldr	r0, [sp, #64]	; 0x40
  404ade:	4e17      	ldr	r6, [pc, #92]	; (404b3c <_vfiprintf_r+0xbec>)
  404ae0:	3001      	adds	r0, #1
  404ae2:	e453      	b.n	40438c <_vfiprintf_r+0x43c>
  404ae4:	9405      	str	r4, [sp, #20]
  404ae6:	9508      	str	r5, [sp, #32]
  404ae8:	9303      	str	r3, [sp, #12]
  404aea:	4604      	mov	r4, r0
  404aec:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404af0:	f7ff bb5e 	b.w	4041b0 <_vfiprintf_r+0x260>
  404af4:	4686      	mov	lr, r0
  404af6:	4d10      	ldr	r5, [pc, #64]	; (404b38 <_vfiprintf_r+0xbe8>)
  404af8:	f7ff bbf6 	b.w	4042e8 <_vfiprintf_r+0x398>
  404afc:	9908      	ldr	r1, [sp, #32]
  404afe:	f899 2001 	ldrb.w	r2, [r9, #1]
  404b02:	680c      	ldr	r4, [r1, #0]
  404b04:	3104      	adds	r1, #4
  404b06:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  404b0a:	46b9      	mov	r9, r7
  404b0c:	9108      	str	r1, [sp, #32]
  404b0e:	f7ff ba86 	b.w	40401e <_vfiprintf_r+0xce>
  404b12:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
  404b16:	e597      	b.n	404648 <_vfiprintf_r+0x6f8>
  404b18:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
  404b1c:	e4e6      	b.n	4044ec <_vfiprintf_r+0x59c>
  404b1e:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
  404b22:	e579      	b.n	404618 <_vfiprintf_r+0x6c8>
  404b24:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
  404b28:	e52c      	b.n	404584 <_vfiprintf_r+0x634>
  404b2a:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
  404b2e:	e4ca      	b.n	4044c6 <_vfiprintf_r+0x576>
  404b30:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
  404b34:	e47e      	b.n	404434 <_vfiprintf_r+0x4e4>
  404b36:	bf00      	nop
  404b38:	004084d4 	.word	0x004084d4
  404b3c:	004084c4 	.word	0x004084c4
  404b40:	00408498 	.word	0x00408498

00404b44 <__sbprintf>:
  404b44:	b570      	push	{r4, r5, r6, lr}
  404b46:	460c      	mov	r4, r1
  404b48:	2600      	movs	r6, #0
  404b4a:	f44f 6580 	mov.w	r5, #1024	; 0x400
  404b4e:	8989      	ldrh	r1, [r1, #12]
  404b50:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  404b54:	f021 0102 	bic.w	r1, r1, #2
  404b58:	f8ad 100c 	strh.w	r1, [sp, #12]
  404b5c:	9606      	str	r6, [sp, #24]
  404b5e:	6e61      	ldr	r1, [r4, #100]	; 0x64
  404b60:	89e6      	ldrh	r6, [r4, #14]
  404b62:	9119      	str	r1, [sp, #100]	; 0x64
  404b64:	f8ad 600e 	strh.w	r6, [sp, #14]
  404b68:	69e1      	ldr	r1, [r4, #28]
  404b6a:	6a66      	ldr	r6, [r4, #36]	; 0x24
  404b6c:	9107      	str	r1, [sp, #28]
  404b6e:	9609      	str	r6, [sp, #36]	; 0x24
  404b70:	4669      	mov	r1, sp
  404b72:	ae1a      	add	r6, sp, #104	; 0x68
  404b74:	9600      	str	r6, [sp, #0]
  404b76:	9604      	str	r6, [sp, #16]
  404b78:	9502      	str	r5, [sp, #8]
  404b7a:	9505      	str	r5, [sp, #20]
  404b7c:	4606      	mov	r6, r0
  404b7e:	f7ff f9e7 	bl	403f50 <_vfiprintf_r>
  404b82:	1e05      	subs	r5, r0, #0
  404b84:	db07      	blt.n	404b96 <__sbprintf+0x52>
  404b86:	4630      	mov	r0, r6
  404b88:	4669      	mov	r1, sp
  404b8a:	f001 f8d7 	bl	405d3c <_fflush_r>
  404b8e:	2800      	cmp	r0, #0
  404b90:	bf18      	it	ne
  404b92:	f04f 35ff 	movne.w	r5, #4294967295
  404b96:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  404b9a:	065b      	lsls	r3, r3, #25
  404b9c:	d503      	bpl.n	404ba6 <__sbprintf+0x62>
  404b9e:	89a3      	ldrh	r3, [r4, #12]
  404ba0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404ba4:	81a3      	strh	r3, [r4, #12]
  404ba6:	4628      	mov	r0, r5
  404ba8:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  404bac:	bd70      	pop	{r4, r5, r6, pc}
  404bae:	bf00      	nop

00404bb0 <__swsetup_r>:
  404bb0:	b538      	push	{r3, r4, r5, lr}
  404bb2:	4b30      	ldr	r3, [pc, #192]	; (404c74 <__swsetup_r+0xc4>)
  404bb4:	4605      	mov	r5, r0
  404bb6:	6818      	ldr	r0, [r3, #0]
  404bb8:	460c      	mov	r4, r1
  404bba:	b110      	cbz	r0, 404bc2 <__swsetup_r+0x12>
  404bbc:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404bbe:	2b00      	cmp	r3, #0
  404bc0:	d038      	beq.n	404c34 <__swsetup_r+0x84>
  404bc2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404bc6:	b293      	uxth	r3, r2
  404bc8:	0718      	lsls	r0, r3, #28
  404bca:	d50c      	bpl.n	404be6 <__swsetup_r+0x36>
  404bcc:	6920      	ldr	r0, [r4, #16]
  404bce:	b1a8      	cbz	r0, 404bfc <__swsetup_r+0x4c>
  404bd0:	f013 0201 	ands.w	r2, r3, #1
  404bd4:	d01e      	beq.n	404c14 <__swsetup_r+0x64>
  404bd6:	2200      	movs	r2, #0
  404bd8:	6963      	ldr	r3, [r4, #20]
  404bda:	60a2      	str	r2, [r4, #8]
  404bdc:	425b      	negs	r3, r3
  404bde:	61a3      	str	r3, [r4, #24]
  404be0:	b1f0      	cbz	r0, 404c20 <__swsetup_r+0x70>
  404be2:	2000      	movs	r0, #0
  404be4:	bd38      	pop	{r3, r4, r5, pc}
  404be6:	06d9      	lsls	r1, r3, #27
  404be8:	d53b      	bpl.n	404c62 <__swsetup_r+0xb2>
  404bea:	0758      	lsls	r0, r3, #29
  404bec:	d425      	bmi.n	404c3a <__swsetup_r+0x8a>
  404bee:	6920      	ldr	r0, [r4, #16]
  404bf0:	f042 0308 	orr.w	r3, r2, #8
  404bf4:	81a3      	strh	r3, [r4, #12]
  404bf6:	b29b      	uxth	r3, r3
  404bf8:	2800      	cmp	r0, #0
  404bfa:	d1e9      	bne.n	404bd0 <__swsetup_r+0x20>
  404bfc:	f403 7220 	and.w	r2, r3, #640	; 0x280
  404c00:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  404c04:	d0e4      	beq.n	404bd0 <__swsetup_r+0x20>
  404c06:	4628      	mov	r0, r5
  404c08:	4621      	mov	r1, r4
  404c0a:	f001 fccf 	bl	4065ac <__smakebuf_r>
  404c0e:	89a3      	ldrh	r3, [r4, #12]
  404c10:	6920      	ldr	r0, [r4, #16]
  404c12:	e7dd      	b.n	404bd0 <__swsetup_r+0x20>
  404c14:	0799      	lsls	r1, r3, #30
  404c16:	bf58      	it	pl
  404c18:	6962      	ldrpl	r2, [r4, #20]
  404c1a:	60a2      	str	r2, [r4, #8]
  404c1c:	2800      	cmp	r0, #0
  404c1e:	d1e0      	bne.n	404be2 <__swsetup_r+0x32>
  404c20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404c24:	061a      	lsls	r2, r3, #24
  404c26:	d5dd      	bpl.n	404be4 <__swsetup_r+0x34>
  404c28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404c2c:	81a3      	strh	r3, [r4, #12]
  404c2e:	f04f 30ff 	mov.w	r0, #4294967295
  404c32:	bd38      	pop	{r3, r4, r5, pc}
  404c34:	f001 f916 	bl	405e64 <__sinit>
  404c38:	e7c3      	b.n	404bc2 <__swsetup_r+0x12>
  404c3a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  404c3c:	b151      	cbz	r1, 404c54 <__swsetup_r+0xa4>
  404c3e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404c42:	4299      	cmp	r1, r3
  404c44:	d004      	beq.n	404c50 <__swsetup_r+0xa0>
  404c46:	4628      	mov	r0, r5
  404c48:	f001 f9de 	bl	406008 <_free_r>
  404c4c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404c50:	2300      	movs	r3, #0
  404c52:	6323      	str	r3, [r4, #48]	; 0x30
  404c54:	2300      	movs	r3, #0
  404c56:	6920      	ldr	r0, [r4, #16]
  404c58:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  404c5c:	e884 0009 	stmia.w	r4, {r0, r3}
  404c60:	e7c6      	b.n	404bf0 <__swsetup_r+0x40>
  404c62:	2309      	movs	r3, #9
  404c64:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  404c68:	602b      	str	r3, [r5, #0]
  404c6a:	f04f 30ff 	mov.w	r0, #4294967295
  404c6e:	81a2      	strh	r2, [r4, #12]
  404c70:	bd38      	pop	{r3, r4, r5, pc}
  404c72:	bf00      	nop
  404c74:	200000f4 	.word	0x200000f4

00404c78 <register_fini>:
  404c78:	4b02      	ldr	r3, [pc, #8]	; (404c84 <register_fini+0xc>)
  404c7a:	b113      	cbz	r3, 404c82 <register_fini+0xa>
  404c7c:	4802      	ldr	r0, [pc, #8]	; (404c88 <register_fini+0x10>)
  404c7e:	f000 b805 	b.w	404c8c <atexit>
  404c82:	4770      	bx	lr
  404c84:	00000000 	.word	0x00000000
  404c88:	00405e79 	.word	0x00405e79

00404c8c <atexit>:
  404c8c:	2300      	movs	r3, #0
  404c8e:	4601      	mov	r1, r0
  404c90:	461a      	mov	r2, r3
  404c92:	4618      	mov	r0, r3
  404c94:	f002 bba6 	b.w	4073e4 <__register_exitproc>

00404c98 <quorem>:
  404c98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404c9c:	6903      	ldr	r3, [r0, #16]
  404c9e:	690f      	ldr	r7, [r1, #16]
  404ca0:	b083      	sub	sp, #12
  404ca2:	429f      	cmp	r7, r3
  404ca4:	f300 8088 	bgt.w	404db8 <quorem+0x120>
  404ca8:	3f01      	subs	r7, #1
  404caa:	f101 0614 	add.w	r6, r1, #20
  404cae:	f100 0a14 	add.w	sl, r0, #20
  404cb2:	f856 3027 	ldr.w	r3, [r6, r7, lsl #2]
  404cb6:	f85a 2027 	ldr.w	r2, [sl, r7, lsl #2]
  404cba:	3301      	adds	r3, #1
  404cbc:	fbb2 f8f3 	udiv	r8, r2, r3
  404cc0:	00bb      	lsls	r3, r7, #2
  404cc2:	9300      	str	r3, [sp, #0]
  404cc4:	eb06 0903 	add.w	r9, r6, r3
  404cc8:	4453      	add	r3, sl
  404cca:	9301      	str	r3, [sp, #4]
  404ccc:	f1b8 0f00 	cmp.w	r8, #0
  404cd0:	d03b      	beq.n	404d4a <quorem+0xb2>
  404cd2:	2300      	movs	r3, #0
  404cd4:	46b4      	mov	ip, r6
  404cd6:	461c      	mov	r4, r3
  404cd8:	46d6      	mov	lr, sl
  404cda:	f85c 2b04 	ldr.w	r2, [ip], #4
  404cde:	f8de 5000 	ldr.w	r5, [lr]
  404ce2:	fa1f fb82 	uxth.w	fp, r2
  404ce6:	fb08 330b 	mla	r3, r8, fp, r3
  404cea:	0c12      	lsrs	r2, r2, #16
  404cec:	ea4f 4b13 	mov.w	fp, r3, lsr #16
  404cf0:	fb08 bb02 	mla	fp, r8, r2, fp
  404cf4:	b29a      	uxth	r2, r3
  404cf6:	1aa2      	subs	r2, r4, r2
  404cf8:	b2ab      	uxth	r3, r5
  404cfa:	fa1f f48b 	uxth.w	r4, fp
  404cfe:	441a      	add	r2, r3
  404d00:	ebc4 4415 	rsb	r4, r4, r5, lsr #16
  404d04:	eb04 4422 	add.w	r4, r4, r2, asr #16
  404d08:	b292      	uxth	r2, r2
  404d0a:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
  404d0e:	45e1      	cmp	r9, ip
  404d10:	f84e 2b04 	str.w	r2, [lr], #4
  404d14:	ea4f 4424 	mov.w	r4, r4, asr #16
  404d18:	ea4f 431b 	mov.w	r3, fp, lsr #16
  404d1c:	d2dd      	bcs.n	404cda <quorem+0x42>
  404d1e:	9b00      	ldr	r3, [sp, #0]
  404d20:	f85a 3003 	ldr.w	r3, [sl, r3]
  404d24:	b98b      	cbnz	r3, 404d4a <quorem+0xb2>
  404d26:	9c01      	ldr	r4, [sp, #4]
  404d28:	1f23      	subs	r3, r4, #4
  404d2a:	459a      	cmp	sl, r3
  404d2c:	d20c      	bcs.n	404d48 <quorem+0xb0>
  404d2e:	f854 3c04 	ldr.w	r3, [r4, #-4]
  404d32:	b94b      	cbnz	r3, 404d48 <quorem+0xb0>
  404d34:	f1a4 0308 	sub.w	r3, r4, #8
  404d38:	e002      	b.n	404d40 <quorem+0xa8>
  404d3a:	681a      	ldr	r2, [r3, #0]
  404d3c:	3b04      	subs	r3, #4
  404d3e:	b91a      	cbnz	r2, 404d48 <quorem+0xb0>
  404d40:	459a      	cmp	sl, r3
  404d42:	f107 37ff 	add.w	r7, r7, #4294967295
  404d46:	d3f8      	bcc.n	404d3a <quorem+0xa2>
  404d48:	6107      	str	r7, [r0, #16]
  404d4a:	4604      	mov	r4, r0
  404d4c:	f001 ff30 	bl	406bb0 <__mcmp>
  404d50:	2800      	cmp	r0, #0
  404d52:	db2d      	blt.n	404db0 <quorem+0x118>
  404d54:	4655      	mov	r5, sl
  404d56:	2300      	movs	r3, #0
  404d58:	f108 0801 	add.w	r8, r8, #1
  404d5c:	f856 1b04 	ldr.w	r1, [r6], #4
  404d60:	6828      	ldr	r0, [r5, #0]
  404d62:	b28a      	uxth	r2, r1
  404d64:	1a9a      	subs	r2, r3, r2
  404d66:	0c0b      	lsrs	r3, r1, #16
  404d68:	b281      	uxth	r1, r0
  404d6a:	440a      	add	r2, r1
  404d6c:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  404d70:	eb03 4322 	add.w	r3, r3, r2, asr #16
  404d74:	b292      	uxth	r2, r2
  404d76:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  404d7a:	45b1      	cmp	r9, r6
  404d7c:	f845 2b04 	str.w	r2, [r5], #4
  404d80:	ea4f 4323 	mov.w	r3, r3, asr #16
  404d84:	d2ea      	bcs.n	404d5c <quorem+0xc4>
  404d86:	f85a 2027 	ldr.w	r2, [sl, r7, lsl #2]
  404d8a:	eb0a 0387 	add.w	r3, sl, r7, lsl #2
  404d8e:	b97a      	cbnz	r2, 404db0 <quorem+0x118>
  404d90:	1f1a      	subs	r2, r3, #4
  404d92:	4592      	cmp	sl, r2
  404d94:	d20b      	bcs.n	404dae <quorem+0x116>
  404d96:	f853 2c04 	ldr.w	r2, [r3, #-4]
  404d9a:	b942      	cbnz	r2, 404dae <quorem+0x116>
  404d9c:	3b08      	subs	r3, #8
  404d9e:	e002      	b.n	404da6 <quorem+0x10e>
  404da0:	681a      	ldr	r2, [r3, #0]
  404da2:	3b04      	subs	r3, #4
  404da4:	b91a      	cbnz	r2, 404dae <quorem+0x116>
  404da6:	459a      	cmp	sl, r3
  404da8:	f107 37ff 	add.w	r7, r7, #4294967295
  404dac:	d3f8      	bcc.n	404da0 <quorem+0x108>
  404dae:	6127      	str	r7, [r4, #16]
  404db0:	4640      	mov	r0, r8
  404db2:	b003      	add	sp, #12
  404db4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404db8:	2000      	movs	r0, #0
  404dba:	b003      	add	sp, #12
  404dbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00404dc0 <_dtoa_r>:
  404dc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404dc4:	6c05      	ldr	r5, [r0, #64]	; 0x40
  404dc6:	b09b      	sub	sp, #108	; 0x6c
  404dc8:	4604      	mov	r4, r0
  404dca:	4692      	mov	sl, r2
  404dcc:	469b      	mov	fp, r3
  404dce:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  404dd0:	b14d      	cbz	r5, 404de6 <_dtoa_r+0x26>
  404dd2:	2301      	movs	r3, #1
  404dd4:	6c42      	ldr	r2, [r0, #68]	; 0x44
  404dd6:	4629      	mov	r1, r5
  404dd8:	4093      	lsls	r3, r2
  404dda:	60ab      	str	r3, [r5, #8]
  404ddc:	606a      	str	r2, [r5, #4]
  404dde:	f001 fd0f 	bl	406800 <_Bfree>
  404de2:	2300      	movs	r3, #0
  404de4:	6423      	str	r3, [r4, #64]	; 0x40
  404de6:	f1bb 0f00 	cmp.w	fp, #0
  404dea:	465d      	mov	r5, fp
  404dec:	db35      	blt.n	404e5a <_dtoa_r+0x9a>
  404dee:	2300      	movs	r3, #0
  404df0:	6033      	str	r3, [r6, #0]
  404df2:	4b9d      	ldr	r3, [pc, #628]	; (405068 <_dtoa_r+0x2a8>)
  404df4:	43ab      	bics	r3, r5
  404df6:	d015      	beq.n	404e24 <_dtoa_r+0x64>
  404df8:	2200      	movs	r2, #0
  404dfa:	2300      	movs	r3, #0
  404dfc:	4650      	mov	r0, sl
  404dfe:	4659      	mov	r1, fp
  404e00:	f003 f83a 	bl	407e78 <__aeabi_dcmpeq>
  404e04:	4680      	mov	r8, r0
  404e06:	2800      	cmp	r0, #0
  404e08:	d02d      	beq.n	404e66 <_dtoa_r+0xa6>
  404e0a:	2301      	movs	r3, #1
  404e0c:	9a26      	ldr	r2, [sp, #152]	; 0x98
  404e0e:	6013      	str	r3, [r2, #0]
  404e10:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  404e12:	2b00      	cmp	r3, #0
  404e14:	f000 80bd 	beq.w	404f92 <_dtoa_r+0x1d2>
  404e18:	4894      	ldr	r0, [pc, #592]	; (40506c <_dtoa_r+0x2ac>)
  404e1a:	6018      	str	r0, [r3, #0]
  404e1c:	3801      	subs	r0, #1
  404e1e:	b01b      	add	sp, #108	; 0x6c
  404e20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404e24:	f242 730f 	movw	r3, #9999	; 0x270f
  404e28:	9a26      	ldr	r2, [sp, #152]	; 0x98
  404e2a:	6013      	str	r3, [r2, #0]
  404e2c:	f1ba 0f00 	cmp.w	sl, #0
  404e30:	d10d      	bne.n	404e4e <_dtoa_r+0x8e>
  404e32:	f3c5 0513 	ubfx	r5, r5, #0, #20
  404e36:	b955      	cbnz	r5, 404e4e <_dtoa_r+0x8e>
  404e38:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  404e3a:	488d      	ldr	r0, [pc, #564]	; (405070 <_dtoa_r+0x2b0>)
  404e3c:	2b00      	cmp	r3, #0
  404e3e:	d0ee      	beq.n	404e1e <_dtoa_r+0x5e>
  404e40:	f100 0308 	add.w	r3, r0, #8
  404e44:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  404e46:	6013      	str	r3, [r2, #0]
  404e48:	b01b      	add	sp, #108	; 0x6c
  404e4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404e4e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  404e50:	4888      	ldr	r0, [pc, #544]	; (405074 <_dtoa_r+0x2b4>)
  404e52:	2b00      	cmp	r3, #0
  404e54:	d0e3      	beq.n	404e1e <_dtoa_r+0x5e>
  404e56:	1cc3      	adds	r3, r0, #3
  404e58:	e7f4      	b.n	404e44 <_dtoa_r+0x84>
  404e5a:	2301      	movs	r3, #1
  404e5c:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  404e60:	6033      	str	r3, [r6, #0]
  404e62:	46ab      	mov	fp, r5
  404e64:	e7c5      	b.n	404df2 <_dtoa_r+0x32>
  404e66:	aa18      	add	r2, sp, #96	; 0x60
  404e68:	ab19      	add	r3, sp, #100	; 0x64
  404e6a:	9201      	str	r2, [sp, #4]
  404e6c:	9300      	str	r3, [sp, #0]
  404e6e:	4652      	mov	r2, sl
  404e70:	465b      	mov	r3, fp
  404e72:	4620      	mov	r0, r4
  404e74:	f001 ff46 	bl	406d04 <__d2b>
  404e78:	0d2b      	lsrs	r3, r5, #20
  404e7a:	4681      	mov	r9, r0
  404e7c:	d071      	beq.n	404f62 <_dtoa_r+0x1a2>
  404e7e:	4650      	mov	r0, sl
  404e80:	f3cb 0213 	ubfx	r2, fp, #0, #20
  404e84:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  404e88:	9f18      	ldr	r7, [sp, #96]	; 0x60
  404e8a:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  404e8e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  404e92:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  404e96:	2200      	movs	r2, #0
  404e98:	4b77      	ldr	r3, [pc, #476]	; (405078 <_dtoa_r+0x2b8>)
  404e9a:	f002 fbd1 	bl	407640 <__aeabi_dsub>
  404e9e:	a36c      	add	r3, pc, #432	; (adr r3, 405050 <_dtoa_r+0x290>)
  404ea0:	e9d3 2300 	ldrd	r2, r3, [r3]
  404ea4:	f002 fd80 	bl	4079a8 <__aeabi_dmul>
  404ea8:	a36b      	add	r3, pc, #428	; (adr r3, 405058 <_dtoa_r+0x298>)
  404eaa:	e9d3 2300 	ldrd	r2, r3, [r3]
  404eae:	f002 fbc9 	bl	407644 <__adddf3>
  404eb2:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404eb6:	4630      	mov	r0, r6
  404eb8:	f002 fd10 	bl	4078dc <__aeabi_i2d>
  404ebc:	a368      	add	r3, pc, #416	; (adr r3, 405060 <_dtoa_r+0x2a0>)
  404ebe:	e9d3 2300 	ldrd	r2, r3, [r3]
  404ec2:	f002 fd71 	bl	4079a8 <__aeabi_dmul>
  404ec6:	4602      	mov	r2, r0
  404ec8:	460b      	mov	r3, r1
  404eca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404ece:	f002 fbb9 	bl	407644 <__adddf3>
  404ed2:	e9cd 0104 	strd	r0, r1, [sp, #16]
  404ed6:	f003 f817 	bl	407f08 <__aeabi_d2iz>
  404eda:	2200      	movs	r2, #0
  404edc:	9002      	str	r0, [sp, #8]
  404ede:	2300      	movs	r3, #0
  404ee0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  404ee4:	f002 ffd2 	bl	407e8c <__aeabi_dcmplt>
  404ee8:	2800      	cmp	r0, #0
  404eea:	f040 816d 	bne.w	4051c8 <_dtoa_r+0x408>
  404eee:	9d02      	ldr	r5, [sp, #8]
  404ef0:	2d16      	cmp	r5, #22
  404ef2:	f200 8157 	bhi.w	4051a4 <_dtoa_r+0x3e4>
  404ef6:	4961      	ldr	r1, [pc, #388]	; (40507c <_dtoa_r+0x2bc>)
  404ef8:	4652      	mov	r2, sl
  404efa:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
  404efe:	465b      	mov	r3, fp
  404f00:	e9d1 0100 	ldrd	r0, r1, [r1]
  404f04:	f002 ffe0 	bl	407ec8 <__aeabi_dcmpgt>
  404f08:	2800      	cmp	r0, #0
  404f0a:	f000 81be 	beq.w	40528a <_dtoa_r+0x4ca>
  404f0e:	1e6b      	subs	r3, r5, #1
  404f10:	9302      	str	r3, [sp, #8]
  404f12:	2300      	movs	r3, #0
  404f14:	930e      	str	r3, [sp, #56]	; 0x38
  404f16:	1bbf      	subs	r7, r7, r6
  404f18:	1e7b      	subs	r3, r7, #1
  404f1a:	9308      	str	r3, [sp, #32]
  404f1c:	f100 814e 	bmi.w	4051bc <_dtoa_r+0x3fc>
  404f20:	2300      	movs	r3, #0
  404f22:	930a      	str	r3, [sp, #40]	; 0x28
  404f24:	9b02      	ldr	r3, [sp, #8]
  404f26:	2b00      	cmp	r3, #0
  404f28:	f2c0 813f 	blt.w	4051aa <_dtoa_r+0x3ea>
  404f2c:	9a08      	ldr	r2, [sp, #32]
  404f2e:	930d      	str	r3, [sp, #52]	; 0x34
  404f30:	4611      	mov	r1, r2
  404f32:	4419      	add	r1, r3
  404f34:	2300      	movs	r3, #0
  404f36:	9108      	str	r1, [sp, #32]
  404f38:	930c      	str	r3, [sp, #48]	; 0x30
  404f3a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404f3c:	2b09      	cmp	r3, #9
  404f3e:	d82a      	bhi.n	404f96 <_dtoa_r+0x1d6>
  404f40:	2b05      	cmp	r3, #5
  404f42:	f340 8658 	ble.w	405bf6 <_dtoa_r+0xe36>
  404f46:	2500      	movs	r5, #0
  404f48:	3b04      	subs	r3, #4
  404f4a:	9324      	str	r3, [sp, #144]	; 0x90
  404f4c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404f4e:	3b02      	subs	r3, #2
  404f50:	2b03      	cmp	r3, #3
  404f52:	f200 863f 	bhi.w	405bd4 <_dtoa_r+0xe14>
  404f56:	e8df f013 	tbh	[pc, r3, lsl #1]
  404f5a:	03ce      	.short	0x03ce
  404f5c:	03d902c3 	.word	0x03d902c3
  404f60:	045b      	.short	0x045b
  404f62:	9f18      	ldr	r7, [sp, #96]	; 0x60
  404f64:	9e19      	ldr	r6, [sp, #100]	; 0x64
  404f66:	443e      	add	r6, r7
  404f68:	f206 4332 	addw	r3, r6, #1074	; 0x432
  404f6c:	2b20      	cmp	r3, #32
  404f6e:	f340 8187 	ble.w	405280 <_dtoa_r+0x4c0>
  404f72:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  404f76:	f206 4012 	addw	r0, r6, #1042	; 0x412
  404f7a:	409d      	lsls	r5, r3
  404f7c:	fa2a f000 	lsr.w	r0, sl, r0
  404f80:	4328      	orrs	r0, r5
  404f82:	f002 fc9b 	bl	4078bc <__aeabi_ui2d>
  404f86:	2301      	movs	r3, #1
  404f88:	3e01      	subs	r6, #1
  404f8a:	9314      	str	r3, [sp, #80]	; 0x50
  404f8c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  404f90:	e781      	b.n	404e96 <_dtoa_r+0xd6>
  404f92:	483b      	ldr	r0, [pc, #236]	; (405080 <_dtoa_r+0x2c0>)
  404f94:	e743      	b.n	404e1e <_dtoa_r+0x5e>
  404f96:	2100      	movs	r1, #0
  404f98:	4620      	mov	r0, r4
  404f9a:	6461      	str	r1, [r4, #68]	; 0x44
  404f9c:	9125      	str	r1, [sp, #148]	; 0x94
  404f9e:	f001 fc09 	bl	4067b4 <_Balloc>
  404fa2:	f04f 33ff 	mov.w	r3, #4294967295
  404fa6:	9307      	str	r3, [sp, #28]
  404fa8:	930f      	str	r3, [sp, #60]	; 0x3c
  404faa:	2301      	movs	r3, #1
  404fac:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404fae:	9004      	str	r0, [sp, #16]
  404fb0:	6420      	str	r0, [r4, #64]	; 0x40
  404fb2:	9224      	str	r2, [sp, #144]	; 0x90
  404fb4:	930b      	str	r3, [sp, #44]	; 0x2c
  404fb6:	9b19      	ldr	r3, [sp, #100]	; 0x64
  404fb8:	2b00      	cmp	r3, #0
  404fba:	f2c0 80d3 	blt.w	405164 <_dtoa_r+0x3a4>
  404fbe:	9a02      	ldr	r2, [sp, #8]
  404fc0:	2a0e      	cmp	r2, #14
  404fc2:	f300 80cf 	bgt.w	405164 <_dtoa_r+0x3a4>
  404fc6:	4b2d      	ldr	r3, [pc, #180]	; (40507c <_dtoa_r+0x2bc>)
  404fc8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404fcc:	e9d3 2300 	ldrd	r2, r3, [r3]
  404fd0:	e9cd 2308 	strd	r2, r3, [sp, #32]
  404fd4:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404fd6:	2b00      	cmp	r3, #0
  404fd8:	f2c0 83b4 	blt.w	405744 <_dtoa_r+0x984>
  404fdc:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  404fe0:	4650      	mov	r0, sl
  404fe2:	462a      	mov	r2, r5
  404fe4:	4633      	mov	r3, r6
  404fe6:	4659      	mov	r1, fp
  404fe8:	f002 fe08 	bl	407bfc <__aeabi_ddiv>
  404fec:	f002 ff8c 	bl	407f08 <__aeabi_d2iz>
  404ff0:	4680      	mov	r8, r0
  404ff2:	f002 fc73 	bl	4078dc <__aeabi_i2d>
  404ff6:	462a      	mov	r2, r5
  404ff8:	4633      	mov	r3, r6
  404ffa:	f002 fcd5 	bl	4079a8 <__aeabi_dmul>
  404ffe:	4602      	mov	r2, r0
  405000:	460b      	mov	r3, r1
  405002:	4650      	mov	r0, sl
  405004:	4659      	mov	r1, fp
  405006:	f002 fb1b 	bl	407640 <__aeabi_dsub>
  40500a:	9e07      	ldr	r6, [sp, #28]
  40500c:	9f04      	ldr	r7, [sp, #16]
  40500e:	f108 0530 	add.w	r5, r8, #48	; 0x30
  405012:	2e01      	cmp	r6, #1
  405014:	703d      	strb	r5, [r7, #0]
  405016:	4602      	mov	r2, r0
  405018:	460b      	mov	r3, r1
  40501a:	f107 0501 	add.w	r5, r7, #1
  40501e:	d064      	beq.n	4050ea <_dtoa_r+0x32a>
  405020:	2200      	movs	r2, #0
  405022:	4b18      	ldr	r3, [pc, #96]	; (405084 <_dtoa_r+0x2c4>)
  405024:	f002 fcc0 	bl	4079a8 <__aeabi_dmul>
  405028:	2200      	movs	r2, #0
  40502a:	2300      	movs	r3, #0
  40502c:	4606      	mov	r6, r0
  40502e:	460f      	mov	r7, r1
  405030:	f002 ff22 	bl	407e78 <__aeabi_dcmpeq>
  405034:	2800      	cmp	r0, #0
  405036:	f040 8082 	bne.w	40513e <_dtoa_r+0x37e>
  40503a:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  40503e:	f04f 0a00 	mov.w	sl, #0
  405042:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  405046:	f04f 0b00 	mov.w	fp, #0
  40504a:	940b      	str	r4, [sp, #44]	; 0x2c
  40504c:	e029      	b.n	4050a2 <_dtoa_r+0x2e2>
  40504e:	bf00      	nop
  405050:	636f4361 	.word	0x636f4361
  405054:	3fd287a7 	.word	0x3fd287a7
  405058:	8b60c8b3 	.word	0x8b60c8b3
  40505c:	3fc68a28 	.word	0x3fc68a28
  405060:	509f79fb 	.word	0x509f79fb
  405064:	3fd34413 	.word	0x3fd34413
  405068:	7ff00000 	.word	0x7ff00000
  40506c:	004084a1 	.word	0x004084a1
  405070:	004084e4 	.word	0x004084e4
  405074:	004084f0 	.word	0x004084f0
  405078:	3ff80000 	.word	0x3ff80000
  40507c:	00408530 	.word	0x00408530
  405080:	004084a0 	.word	0x004084a0
  405084:	40240000 	.word	0x40240000
  405088:	2200      	movs	r2, #0
  40508a:	4b81      	ldr	r3, [pc, #516]	; (405290 <_dtoa_r+0x4d0>)
  40508c:	f002 fc8c 	bl	4079a8 <__aeabi_dmul>
  405090:	4652      	mov	r2, sl
  405092:	465b      	mov	r3, fp
  405094:	4606      	mov	r6, r0
  405096:	460f      	mov	r7, r1
  405098:	f002 feee 	bl	407e78 <__aeabi_dcmpeq>
  40509c:	2800      	cmp	r0, #0
  40509e:	f040 83ba 	bne.w	405816 <_dtoa_r+0xa56>
  4050a2:	4642      	mov	r2, r8
  4050a4:	464b      	mov	r3, r9
  4050a6:	4630      	mov	r0, r6
  4050a8:	4639      	mov	r1, r7
  4050aa:	f002 fda7 	bl	407bfc <__aeabi_ddiv>
  4050ae:	f002 ff2b 	bl	407f08 <__aeabi_d2iz>
  4050b2:	4604      	mov	r4, r0
  4050b4:	f002 fc12 	bl	4078dc <__aeabi_i2d>
  4050b8:	4642      	mov	r2, r8
  4050ba:	464b      	mov	r3, r9
  4050bc:	f002 fc74 	bl	4079a8 <__aeabi_dmul>
  4050c0:	4602      	mov	r2, r0
  4050c2:	460b      	mov	r3, r1
  4050c4:	4630      	mov	r0, r6
  4050c6:	4639      	mov	r1, r7
  4050c8:	f002 faba 	bl	407640 <__aeabi_dsub>
  4050cc:	f104 0630 	add.w	r6, r4, #48	; 0x30
  4050d0:	f805 6b01 	strb.w	r6, [r5], #1
  4050d4:	9e04      	ldr	r6, [sp, #16]
  4050d6:	9f07      	ldr	r7, [sp, #28]
  4050d8:	1bae      	subs	r6, r5, r6
  4050da:	42be      	cmp	r6, r7
  4050dc:	4602      	mov	r2, r0
  4050de:	460b      	mov	r3, r1
  4050e0:	d1d2      	bne.n	405088 <_dtoa_r+0x2c8>
  4050e2:	46a0      	mov	r8, r4
  4050e4:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
  4050e8:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4050ea:	4610      	mov	r0, r2
  4050ec:	4619      	mov	r1, r3
  4050ee:	f002 faa9 	bl	407644 <__adddf3>
  4050f2:	4606      	mov	r6, r0
  4050f4:	460f      	mov	r7, r1
  4050f6:	4602      	mov	r2, r0
  4050f8:	460b      	mov	r3, r1
  4050fa:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4050fe:	f002 fec5 	bl	407e8c <__aeabi_dcmplt>
  405102:	b948      	cbnz	r0, 405118 <_dtoa_r+0x358>
  405104:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405108:	4632      	mov	r2, r6
  40510a:	463b      	mov	r3, r7
  40510c:	f002 feb4 	bl	407e78 <__aeabi_dcmpeq>
  405110:	b1a8      	cbz	r0, 40513e <_dtoa_r+0x37e>
  405112:	f018 0f01 	tst.w	r8, #1
  405116:	d012      	beq.n	40513e <_dtoa_r+0x37e>
  405118:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40511c:	1e6b      	subs	r3, r5, #1
  40511e:	9a04      	ldr	r2, [sp, #16]
  405120:	e004      	b.n	40512c <_dtoa_r+0x36c>
  405122:	429a      	cmp	r2, r3
  405124:	f000 8402 	beq.w	40592c <_dtoa_r+0xb6c>
  405128:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  40512c:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  405130:	f103 0501 	add.w	r5, r3, #1
  405134:	d0f5      	beq.n	405122 <_dtoa_r+0x362>
  405136:	f108 0801 	add.w	r8, r8, #1
  40513a:	f883 8000 	strb.w	r8, [r3]
  40513e:	4649      	mov	r1, r9
  405140:	4620      	mov	r0, r4
  405142:	f001 fb5d 	bl	406800 <_Bfree>
  405146:	2200      	movs	r2, #0
  405148:	9b02      	ldr	r3, [sp, #8]
  40514a:	702a      	strb	r2, [r5, #0]
  40514c:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40514e:	3301      	adds	r3, #1
  405150:	6013      	str	r3, [r2, #0]
  405152:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405154:	2b00      	cmp	r3, #0
  405156:	f000 839f 	beq.w	405898 <_dtoa_r+0xad8>
  40515a:	9804      	ldr	r0, [sp, #16]
  40515c:	601d      	str	r5, [r3, #0]
  40515e:	b01b      	add	sp, #108	; 0x6c
  405160:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405164:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  405166:	2a00      	cmp	r2, #0
  405168:	d03e      	beq.n	4051e8 <_dtoa_r+0x428>
  40516a:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40516c:	2a01      	cmp	r2, #1
  40516e:	f340 8311 	ble.w	405794 <_dtoa_r+0x9d4>
  405172:	9b07      	ldr	r3, [sp, #28]
  405174:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405176:	1e5f      	subs	r7, r3, #1
  405178:	42ba      	cmp	r2, r7
  40517a:	f2c0 8390 	blt.w	40589e <_dtoa_r+0xade>
  40517e:	1bd7      	subs	r7, r2, r7
  405180:	9b07      	ldr	r3, [sp, #28]
  405182:	2b00      	cmp	r3, #0
  405184:	f2c0 848c 	blt.w	405aa0 <_dtoa_r+0xce0>
  405188:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40518a:	9b07      	ldr	r3, [sp, #28]
  40518c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40518e:	2101      	movs	r1, #1
  405190:	441a      	add	r2, r3
  405192:	920a      	str	r2, [sp, #40]	; 0x28
  405194:	9a08      	ldr	r2, [sp, #32]
  405196:	4620      	mov	r0, r4
  405198:	441a      	add	r2, r3
  40519a:	9208      	str	r2, [sp, #32]
  40519c:	f001 fbcc 	bl	406938 <__i2b>
  4051a0:	4606      	mov	r6, r0
  4051a2:	e023      	b.n	4051ec <_dtoa_r+0x42c>
  4051a4:	2301      	movs	r3, #1
  4051a6:	930e      	str	r3, [sp, #56]	; 0x38
  4051a8:	e6b5      	b.n	404f16 <_dtoa_r+0x156>
  4051aa:	2300      	movs	r3, #0
  4051ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4051ae:	930d      	str	r3, [sp, #52]	; 0x34
  4051b0:	9b02      	ldr	r3, [sp, #8]
  4051b2:	1ad2      	subs	r2, r2, r3
  4051b4:	425b      	negs	r3, r3
  4051b6:	920a      	str	r2, [sp, #40]	; 0x28
  4051b8:	930c      	str	r3, [sp, #48]	; 0x30
  4051ba:	e6be      	b.n	404f3a <_dtoa_r+0x17a>
  4051bc:	f1c7 0301 	rsb	r3, r7, #1
  4051c0:	930a      	str	r3, [sp, #40]	; 0x28
  4051c2:	2300      	movs	r3, #0
  4051c4:	9308      	str	r3, [sp, #32]
  4051c6:	e6ad      	b.n	404f24 <_dtoa_r+0x164>
  4051c8:	9d02      	ldr	r5, [sp, #8]
  4051ca:	4628      	mov	r0, r5
  4051cc:	f002 fb86 	bl	4078dc <__aeabi_i2d>
  4051d0:	4602      	mov	r2, r0
  4051d2:	460b      	mov	r3, r1
  4051d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4051d8:	f002 fe4e 	bl	407e78 <__aeabi_dcmpeq>
  4051dc:	2800      	cmp	r0, #0
  4051de:	f47f ae86 	bne.w	404eee <_dtoa_r+0x12e>
  4051e2:	1e6b      	subs	r3, r5, #1
  4051e4:	9302      	str	r3, [sp, #8]
  4051e6:	e682      	b.n	404eee <_dtoa_r+0x12e>
  4051e8:	ad0a      	add	r5, sp, #40	; 0x28
  4051ea:	cde0      	ldmia	r5, {r5, r6, r7}
  4051ec:	2d00      	cmp	r5, #0
  4051ee:	dd0c      	ble.n	40520a <_dtoa_r+0x44a>
  4051f0:	9908      	ldr	r1, [sp, #32]
  4051f2:	2900      	cmp	r1, #0
  4051f4:	460b      	mov	r3, r1
  4051f6:	dd08      	ble.n	40520a <_dtoa_r+0x44a>
  4051f8:	42a9      	cmp	r1, r5
  4051fa:	bfa8      	it	ge
  4051fc:	462b      	movge	r3, r5
  4051fe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405200:	1aed      	subs	r5, r5, r3
  405202:	1ad2      	subs	r2, r2, r3
  405204:	1acb      	subs	r3, r1, r3
  405206:	920a      	str	r2, [sp, #40]	; 0x28
  405208:	9308      	str	r3, [sp, #32]
  40520a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40520c:	b1d3      	cbz	r3, 405244 <_dtoa_r+0x484>
  40520e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405210:	2b00      	cmp	r3, #0
  405212:	f000 82b8 	beq.w	405786 <_dtoa_r+0x9c6>
  405216:	2f00      	cmp	r7, #0
  405218:	dd10      	ble.n	40523c <_dtoa_r+0x47c>
  40521a:	4631      	mov	r1, r6
  40521c:	463a      	mov	r2, r7
  40521e:	4620      	mov	r0, r4
  405220:	f001 fc26 	bl	406a70 <__pow5mult>
  405224:	464a      	mov	r2, r9
  405226:	4601      	mov	r1, r0
  405228:	4606      	mov	r6, r0
  40522a:	4620      	mov	r0, r4
  40522c:	f001 fb8e 	bl	40694c <__multiply>
  405230:	4603      	mov	r3, r0
  405232:	4649      	mov	r1, r9
  405234:	4620      	mov	r0, r4
  405236:	4699      	mov	r9, r3
  405238:	f001 fae2 	bl	406800 <_Bfree>
  40523c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40523e:	1bda      	subs	r2, r3, r7
  405240:	f040 82a2 	bne.w	405788 <_dtoa_r+0x9c8>
  405244:	2101      	movs	r1, #1
  405246:	4620      	mov	r0, r4
  405248:	f001 fb76 	bl	406938 <__i2b>
  40524c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40524e:	4680      	mov	r8, r0
  405250:	2b00      	cmp	r3, #0
  405252:	dd1f      	ble.n	405294 <_dtoa_r+0x4d4>
  405254:	4601      	mov	r1, r0
  405256:	461a      	mov	r2, r3
  405258:	4620      	mov	r0, r4
  40525a:	f001 fc09 	bl	406a70 <__pow5mult>
  40525e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405260:	4680      	mov	r8, r0
  405262:	2b01      	cmp	r3, #1
  405264:	f340 8255 	ble.w	405712 <_dtoa_r+0x952>
  405268:	2300      	movs	r3, #0
  40526a:	930c      	str	r3, [sp, #48]	; 0x30
  40526c:	f8d8 3010 	ldr.w	r3, [r8, #16]
  405270:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  405274:	6918      	ldr	r0, [r3, #16]
  405276:	f001 fb0f 	bl	406898 <__hi0bits>
  40527a:	f1c0 0020 	rsb	r0, r0, #32
  40527e:	e013      	b.n	4052a8 <_dtoa_r+0x4e8>
  405280:	f1c3 0520 	rsb	r5, r3, #32
  405284:	fa0a f005 	lsl.w	r0, sl, r5
  405288:	e67b      	b.n	404f82 <_dtoa_r+0x1c2>
  40528a:	900e      	str	r0, [sp, #56]	; 0x38
  40528c:	e643      	b.n	404f16 <_dtoa_r+0x156>
  40528e:	bf00      	nop
  405290:	40240000 	.word	0x40240000
  405294:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405296:	2b01      	cmp	r3, #1
  405298:	f340 8285 	ble.w	4057a6 <_dtoa_r+0x9e6>
  40529c:	2300      	movs	r3, #0
  40529e:	930c      	str	r3, [sp, #48]	; 0x30
  4052a0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4052a2:	2001      	movs	r0, #1
  4052a4:	2b00      	cmp	r3, #0
  4052a6:	d1e1      	bne.n	40526c <_dtoa_r+0x4ac>
  4052a8:	9a08      	ldr	r2, [sp, #32]
  4052aa:	4410      	add	r0, r2
  4052ac:	f010 001f 	ands.w	r0, r0, #31
  4052b0:	f000 80a1 	beq.w	4053f6 <_dtoa_r+0x636>
  4052b4:	f1c0 0320 	rsb	r3, r0, #32
  4052b8:	2b04      	cmp	r3, #4
  4052ba:	f340 8486 	ble.w	405bca <_dtoa_r+0xe0a>
  4052be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4052c0:	f1c0 001c 	rsb	r0, r0, #28
  4052c4:	4403      	add	r3, r0
  4052c6:	930a      	str	r3, [sp, #40]	; 0x28
  4052c8:	4613      	mov	r3, r2
  4052ca:	4403      	add	r3, r0
  4052cc:	4405      	add	r5, r0
  4052ce:	9308      	str	r3, [sp, #32]
  4052d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4052d2:	2b00      	cmp	r3, #0
  4052d4:	dd05      	ble.n	4052e2 <_dtoa_r+0x522>
  4052d6:	4649      	mov	r1, r9
  4052d8:	461a      	mov	r2, r3
  4052da:	4620      	mov	r0, r4
  4052dc:	f001 fc18 	bl	406b10 <__lshift>
  4052e0:	4681      	mov	r9, r0
  4052e2:	9b08      	ldr	r3, [sp, #32]
  4052e4:	2b00      	cmp	r3, #0
  4052e6:	dd05      	ble.n	4052f4 <_dtoa_r+0x534>
  4052e8:	4641      	mov	r1, r8
  4052ea:	461a      	mov	r2, r3
  4052ec:	4620      	mov	r0, r4
  4052ee:	f001 fc0f 	bl	406b10 <__lshift>
  4052f2:	4680      	mov	r8, r0
  4052f4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4052f6:	2b00      	cmp	r3, #0
  4052f8:	f040 8086 	bne.w	405408 <_dtoa_r+0x648>
  4052fc:	9b07      	ldr	r3, [sp, #28]
  4052fe:	2b00      	cmp	r3, #0
  405300:	f340 8264 	ble.w	4057cc <_dtoa_r+0xa0c>
  405304:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405306:	2b00      	cmp	r3, #0
  405308:	f000 8098 	beq.w	40543c <_dtoa_r+0x67c>
  40530c:	2d00      	cmp	r5, #0
  40530e:	dd05      	ble.n	40531c <_dtoa_r+0x55c>
  405310:	4631      	mov	r1, r6
  405312:	462a      	mov	r2, r5
  405314:	4620      	mov	r0, r4
  405316:	f001 fbfb 	bl	406b10 <__lshift>
  40531a:	4606      	mov	r6, r0
  40531c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40531e:	2b00      	cmp	r3, #0
  405320:	f040 8336 	bne.w	405990 <_dtoa_r+0xbd0>
  405324:	9608      	str	r6, [sp, #32]
  405326:	9b07      	ldr	r3, [sp, #28]
  405328:	9a04      	ldr	r2, [sp, #16]
  40532a:	3b01      	subs	r3, #1
  40532c:	18d3      	adds	r3, r2, r3
  40532e:	930b      	str	r3, [sp, #44]	; 0x2c
  405330:	4617      	mov	r7, r2
  405332:	f00a 0301 	and.w	r3, sl, #1
  405336:	46c2      	mov	sl, r8
  405338:	f8dd b020 	ldr.w	fp, [sp, #32]
  40533c:	930c      	str	r3, [sp, #48]	; 0x30
  40533e:	4651      	mov	r1, sl
  405340:	4648      	mov	r0, r9
  405342:	f7ff fca9 	bl	404c98 <quorem>
  405346:	4631      	mov	r1, r6
  405348:	4605      	mov	r5, r0
  40534a:	4648      	mov	r0, r9
  40534c:	f001 fc30 	bl	406bb0 <__mcmp>
  405350:	465a      	mov	r2, fp
  405352:	9007      	str	r0, [sp, #28]
  405354:	4651      	mov	r1, sl
  405356:	4620      	mov	r0, r4
  405358:	f001 fc46 	bl	406be8 <__mdiff>
  40535c:	68c2      	ldr	r2, [r0, #12]
  40535e:	4680      	mov	r8, r0
  405360:	f105 0330 	add.w	r3, r5, #48	; 0x30
  405364:	2a00      	cmp	r2, #0
  405366:	f040 8229 	bne.w	4057bc <_dtoa_r+0x9fc>
  40536a:	4601      	mov	r1, r0
  40536c:	4648      	mov	r0, r9
  40536e:	930a      	str	r3, [sp, #40]	; 0x28
  405370:	f001 fc1e 	bl	406bb0 <__mcmp>
  405374:	4641      	mov	r1, r8
  405376:	9008      	str	r0, [sp, #32]
  405378:	4620      	mov	r0, r4
  40537a:	f001 fa41 	bl	406800 <_Bfree>
  40537e:	9a08      	ldr	r2, [sp, #32]
  405380:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405382:	b932      	cbnz	r2, 405392 <_dtoa_r+0x5d2>
  405384:	9924      	ldr	r1, [sp, #144]	; 0x90
  405386:	b921      	cbnz	r1, 405392 <_dtoa_r+0x5d2>
  405388:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40538a:	2a00      	cmp	r2, #0
  40538c:	f000 83ee 	beq.w	405b6c <_dtoa_r+0xdac>
  405390:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405392:	9907      	ldr	r1, [sp, #28]
  405394:	2900      	cmp	r1, #0
  405396:	f2c0 829f 	blt.w	4058d8 <_dtoa_r+0xb18>
  40539a:	d105      	bne.n	4053a8 <_dtoa_r+0x5e8>
  40539c:	9924      	ldr	r1, [sp, #144]	; 0x90
  40539e:	b919      	cbnz	r1, 4053a8 <_dtoa_r+0x5e8>
  4053a0:	990c      	ldr	r1, [sp, #48]	; 0x30
  4053a2:	2900      	cmp	r1, #0
  4053a4:	f000 8298 	beq.w	4058d8 <_dtoa_r+0xb18>
  4053a8:	2a00      	cmp	r2, #0
  4053aa:	f300 8305 	bgt.w	4059b8 <_dtoa_r+0xbf8>
  4053ae:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4053b0:	f107 0801 	add.w	r8, r7, #1
  4053b4:	4297      	cmp	r7, r2
  4053b6:	703b      	strb	r3, [r7, #0]
  4053b8:	4645      	mov	r5, r8
  4053ba:	f000 830b 	beq.w	4059d4 <_dtoa_r+0xc14>
  4053be:	4649      	mov	r1, r9
  4053c0:	2300      	movs	r3, #0
  4053c2:	220a      	movs	r2, #10
  4053c4:	4620      	mov	r0, r4
  4053c6:	f001 fa25 	bl	406814 <__multadd>
  4053ca:	455e      	cmp	r6, fp
  4053cc:	4681      	mov	r9, r0
  4053ce:	4631      	mov	r1, r6
  4053d0:	f04f 0300 	mov.w	r3, #0
  4053d4:	f04f 020a 	mov.w	r2, #10
  4053d8:	4620      	mov	r0, r4
  4053da:	f000 81e9 	beq.w	4057b0 <_dtoa_r+0x9f0>
  4053de:	f001 fa19 	bl	406814 <__multadd>
  4053e2:	4659      	mov	r1, fp
  4053e4:	4606      	mov	r6, r0
  4053e6:	2300      	movs	r3, #0
  4053e8:	220a      	movs	r2, #10
  4053ea:	4620      	mov	r0, r4
  4053ec:	f001 fa12 	bl	406814 <__multadd>
  4053f0:	4647      	mov	r7, r8
  4053f2:	4683      	mov	fp, r0
  4053f4:	e7a3      	b.n	40533e <_dtoa_r+0x57e>
  4053f6:	201c      	movs	r0, #28
  4053f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4053fa:	4405      	add	r5, r0
  4053fc:	4403      	add	r3, r0
  4053fe:	930a      	str	r3, [sp, #40]	; 0x28
  405400:	9b08      	ldr	r3, [sp, #32]
  405402:	4403      	add	r3, r0
  405404:	9308      	str	r3, [sp, #32]
  405406:	e763      	b.n	4052d0 <_dtoa_r+0x510>
  405408:	4641      	mov	r1, r8
  40540a:	4648      	mov	r0, r9
  40540c:	f001 fbd0 	bl	406bb0 <__mcmp>
  405410:	2800      	cmp	r0, #0
  405412:	f6bf af73 	bge.w	4052fc <_dtoa_r+0x53c>
  405416:	9f02      	ldr	r7, [sp, #8]
  405418:	4649      	mov	r1, r9
  40541a:	2300      	movs	r3, #0
  40541c:	220a      	movs	r2, #10
  40541e:	4620      	mov	r0, r4
  405420:	3f01      	subs	r7, #1
  405422:	9702      	str	r7, [sp, #8]
  405424:	f001 f9f6 	bl	406814 <__multadd>
  405428:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40542a:	4681      	mov	r9, r0
  40542c:	2b00      	cmp	r3, #0
  40542e:	f040 83b5 	bne.w	405b9c <_dtoa_r+0xddc>
  405432:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405434:	2b00      	cmp	r3, #0
  405436:	f340 83be 	ble.w	405bb6 <_dtoa_r+0xdf6>
  40543a:	9307      	str	r3, [sp, #28]
  40543c:	f8dd a010 	ldr.w	sl, [sp, #16]
  405440:	9f07      	ldr	r7, [sp, #28]
  405442:	4655      	mov	r5, sl
  405444:	e006      	b.n	405454 <_dtoa_r+0x694>
  405446:	4649      	mov	r1, r9
  405448:	2300      	movs	r3, #0
  40544a:	220a      	movs	r2, #10
  40544c:	4620      	mov	r0, r4
  40544e:	f001 f9e1 	bl	406814 <__multadd>
  405452:	4681      	mov	r9, r0
  405454:	4641      	mov	r1, r8
  405456:	4648      	mov	r0, r9
  405458:	f7ff fc1e 	bl	404c98 <quorem>
  40545c:	3030      	adds	r0, #48	; 0x30
  40545e:	f805 0b01 	strb.w	r0, [r5], #1
  405462:	eba5 030a 	sub.w	r3, r5, sl
  405466:	42bb      	cmp	r3, r7
  405468:	dbed      	blt.n	405446 <_dtoa_r+0x686>
  40546a:	9b04      	ldr	r3, [sp, #16]
  40546c:	9a07      	ldr	r2, [sp, #28]
  40546e:	4682      	mov	sl, r0
  405470:	2a01      	cmp	r2, #1
  405472:	bfac      	ite	ge
  405474:	189b      	addge	r3, r3, r2
  405476:	3301      	addlt	r3, #1
  405478:	f04f 0b00 	mov.w	fp, #0
  40547c:	461d      	mov	r5, r3
  40547e:	4649      	mov	r1, r9
  405480:	2201      	movs	r2, #1
  405482:	4620      	mov	r0, r4
  405484:	f001 fb44 	bl	406b10 <__lshift>
  405488:	4641      	mov	r1, r8
  40548a:	4681      	mov	r9, r0
  40548c:	f001 fb90 	bl	406bb0 <__mcmp>
  405490:	2800      	cmp	r0, #0
  405492:	f340 823f 	ble.w	405914 <_dtoa_r+0xb54>
  405496:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  40549a:	1e6b      	subs	r3, r5, #1
  40549c:	9904      	ldr	r1, [sp, #16]
  40549e:	e004      	b.n	4054aa <_dtoa_r+0x6ea>
  4054a0:	428b      	cmp	r3, r1
  4054a2:	f000 81ae 	beq.w	405802 <_dtoa_r+0xa42>
  4054a6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  4054aa:	2a39      	cmp	r2, #57	; 0x39
  4054ac:	f103 0501 	add.w	r5, r3, #1
  4054b0:	d0f6      	beq.n	4054a0 <_dtoa_r+0x6e0>
  4054b2:	3201      	adds	r2, #1
  4054b4:	701a      	strb	r2, [r3, #0]
  4054b6:	4641      	mov	r1, r8
  4054b8:	4620      	mov	r0, r4
  4054ba:	f001 f9a1 	bl	406800 <_Bfree>
  4054be:	2e00      	cmp	r6, #0
  4054c0:	f43f ae3d 	beq.w	40513e <_dtoa_r+0x37e>
  4054c4:	f1bb 0f00 	cmp.w	fp, #0
  4054c8:	d005      	beq.n	4054d6 <_dtoa_r+0x716>
  4054ca:	45b3      	cmp	fp, r6
  4054cc:	d003      	beq.n	4054d6 <_dtoa_r+0x716>
  4054ce:	4659      	mov	r1, fp
  4054d0:	4620      	mov	r0, r4
  4054d2:	f001 f995 	bl	406800 <_Bfree>
  4054d6:	4631      	mov	r1, r6
  4054d8:	4620      	mov	r0, r4
  4054da:	f001 f991 	bl	406800 <_Bfree>
  4054de:	e62e      	b.n	40513e <_dtoa_r+0x37e>
  4054e0:	2300      	movs	r3, #0
  4054e2:	930b      	str	r3, [sp, #44]	; 0x2c
  4054e4:	9b02      	ldr	r3, [sp, #8]
  4054e6:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4054e8:	4413      	add	r3, r2
  4054ea:	930f      	str	r3, [sp, #60]	; 0x3c
  4054ec:	3301      	adds	r3, #1
  4054ee:	2b01      	cmp	r3, #1
  4054f0:	461f      	mov	r7, r3
  4054f2:	461e      	mov	r6, r3
  4054f4:	bfb8      	it	lt
  4054f6:	2701      	movlt	r7, #1
  4054f8:	9307      	str	r3, [sp, #28]
  4054fa:	2100      	movs	r1, #0
  4054fc:	2f17      	cmp	r7, #23
  4054fe:	6461      	str	r1, [r4, #68]	; 0x44
  405500:	d90a      	bls.n	405518 <_dtoa_r+0x758>
  405502:	2201      	movs	r2, #1
  405504:	2304      	movs	r3, #4
  405506:	005b      	lsls	r3, r3, #1
  405508:	f103 0014 	add.w	r0, r3, #20
  40550c:	4287      	cmp	r7, r0
  40550e:	4611      	mov	r1, r2
  405510:	f102 0201 	add.w	r2, r2, #1
  405514:	d2f7      	bcs.n	405506 <_dtoa_r+0x746>
  405516:	6461      	str	r1, [r4, #68]	; 0x44
  405518:	4620      	mov	r0, r4
  40551a:	f001 f94b 	bl	4067b4 <_Balloc>
  40551e:	2e0e      	cmp	r6, #14
  405520:	9004      	str	r0, [sp, #16]
  405522:	6420      	str	r0, [r4, #64]	; 0x40
  405524:	f63f ad47 	bhi.w	404fb6 <_dtoa_r+0x1f6>
  405528:	2d00      	cmp	r5, #0
  40552a:	f43f ad44 	beq.w	404fb6 <_dtoa_r+0x1f6>
  40552e:	9902      	ldr	r1, [sp, #8]
  405530:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  405534:	2900      	cmp	r1, #0
  405536:	f340 8203 	ble.w	405940 <_dtoa_r+0xb80>
  40553a:	4bb9      	ldr	r3, [pc, #740]	; (405820 <_dtoa_r+0xa60>)
  40553c:	f001 020f 	and.w	r2, r1, #15
  405540:	110d      	asrs	r5, r1, #4
  405542:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405546:	06e9      	lsls	r1, r5, #27
  405548:	e9d3 6700 	ldrd	r6, r7, [r3]
  40554c:	f140 81af 	bpl.w	4058ae <_dtoa_r+0xaee>
  405550:	4bb4      	ldr	r3, [pc, #720]	; (405824 <_dtoa_r+0xa64>)
  405552:	4650      	mov	r0, sl
  405554:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  405558:	4659      	mov	r1, fp
  40555a:	f002 fb4f 	bl	407bfc <__aeabi_ddiv>
  40555e:	f04f 0a03 	mov.w	sl, #3
  405562:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  405566:	f005 050f 	and.w	r5, r5, #15
  40556a:	b18d      	cbz	r5, 405590 <_dtoa_r+0x7d0>
  40556c:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 405824 <_dtoa_r+0xa64>
  405570:	07ea      	lsls	r2, r5, #31
  405572:	d509      	bpl.n	405588 <_dtoa_r+0x7c8>
  405574:	e9d8 2300 	ldrd	r2, r3, [r8]
  405578:	4630      	mov	r0, r6
  40557a:	4639      	mov	r1, r7
  40557c:	f002 fa14 	bl	4079a8 <__aeabi_dmul>
  405580:	4606      	mov	r6, r0
  405582:	460f      	mov	r7, r1
  405584:	f10a 0a01 	add.w	sl, sl, #1
  405588:	106d      	asrs	r5, r5, #1
  40558a:	f108 0808 	add.w	r8, r8, #8
  40558e:	d1ef      	bne.n	405570 <_dtoa_r+0x7b0>
  405590:	463b      	mov	r3, r7
  405592:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  405596:	4632      	mov	r2, r6
  405598:	f002 fb30 	bl	407bfc <__aeabi_ddiv>
  40559c:	4607      	mov	r7, r0
  40559e:	4688      	mov	r8, r1
  4055a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4055a2:	b143      	cbz	r3, 4055b6 <_dtoa_r+0x7f6>
  4055a4:	2200      	movs	r2, #0
  4055a6:	4ba0      	ldr	r3, [pc, #640]	; (405828 <_dtoa_r+0xa68>)
  4055a8:	4638      	mov	r0, r7
  4055aa:	4641      	mov	r1, r8
  4055ac:	f002 fc6e 	bl	407e8c <__aeabi_dcmplt>
  4055b0:	2800      	cmp	r0, #0
  4055b2:	f040 8287 	bne.w	405ac4 <_dtoa_r+0xd04>
  4055b6:	4650      	mov	r0, sl
  4055b8:	f002 f990 	bl	4078dc <__aeabi_i2d>
  4055bc:	463a      	mov	r2, r7
  4055be:	4643      	mov	r3, r8
  4055c0:	f002 f9f2 	bl	4079a8 <__aeabi_dmul>
  4055c4:	4b99      	ldr	r3, [pc, #612]	; (40582c <_dtoa_r+0xa6c>)
  4055c6:	2200      	movs	r2, #0
  4055c8:	f002 f83c 	bl	407644 <__adddf3>
  4055cc:	9b07      	ldr	r3, [sp, #28]
  4055ce:	4605      	mov	r5, r0
  4055d0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4055d4:	2b00      	cmp	r3, #0
  4055d6:	f000 813f 	beq.w	405858 <_dtoa_r+0xa98>
  4055da:	9b02      	ldr	r3, [sp, #8]
  4055dc:	9315      	str	r3, [sp, #84]	; 0x54
  4055de:	9b07      	ldr	r3, [sp, #28]
  4055e0:	9312      	str	r3, [sp, #72]	; 0x48
  4055e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4055e4:	2b00      	cmp	r3, #0
  4055e6:	f000 81fb 	beq.w	4059e0 <_dtoa_r+0xc20>
  4055ea:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4055ec:	4b8c      	ldr	r3, [pc, #560]	; (405820 <_dtoa_r+0xa60>)
  4055ee:	2000      	movs	r0, #0
  4055f0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4055f4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  4055f8:	498d      	ldr	r1, [pc, #564]	; (405830 <_dtoa_r+0xa70>)
  4055fa:	f002 faff 	bl	407bfc <__aeabi_ddiv>
  4055fe:	462a      	mov	r2, r5
  405600:	4633      	mov	r3, r6
  405602:	f002 f81d 	bl	407640 <__aeabi_dsub>
  405606:	4682      	mov	sl, r0
  405608:	468b      	mov	fp, r1
  40560a:	4638      	mov	r0, r7
  40560c:	4641      	mov	r1, r8
  40560e:	f002 fc7b 	bl	407f08 <__aeabi_d2iz>
  405612:	4605      	mov	r5, r0
  405614:	f002 f962 	bl	4078dc <__aeabi_i2d>
  405618:	4602      	mov	r2, r0
  40561a:	460b      	mov	r3, r1
  40561c:	4638      	mov	r0, r7
  40561e:	4641      	mov	r1, r8
  405620:	f002 f80e 	bl	407640 <__aeabi_dsub>
  405624:	3530      	adds	r5, #48	; 0x30
  405626:	fa5f f885 	uxtb.w	r8, r5
  40562a:	9d04      	ldr	r5, [sp, #16]
  40562c:	4606      	mov	r6, r0
  40562e:	460f      	mov	r7, r1
  405630:	f885 8000 	strb.w	r8, [r5]
  405634:	4602      	mov	r2, r0
  405636:	460b      	mov	r3, r1
  405638:	4650      	mov	r0, sl
  40563a:	4659      	mov	r1, fp
  40563c:	3501      	adds	r5, #1
  40563e:	f002 fc43 	bl	407ec8 <__aeabi_dcmpgt>
  405642:	2800      	cmp	r0, #0
  405644:	d154      	bne.n	4056f0 <_dtoa_r+0x930>
  405646:	4632      	mov	r2, r6
  405648:	463b      	mov	r3, r7
  40564a:	2000      	movs	r0, #0
  40564c:	4976      	ldr	r1, [pc, #472]	; (405828 <_dtoa_r+0xa68>)
  40564e:	f001 fff7 	bl	407640 <__aeabi_dsub>
  405652:	4602      	mov	r2, r0
  405654:	460b      	mov	r3, r1
  405656:	4650      	mov	r0, sl
  405658:	4659      	mov	r1, fp
  40565a:	f002 fc35 	bl	407ec8 <__aeabi_dcmpgt>
  40565e:	2800      	cmp	r0, #0
  405660:	f040 8270 	bne.w	405b44 <_dtoa_r+0xd84>
  405664:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405666:	2a01      	cmp	r2, #1
  405668:	f000 8112 	beq.w	405890 <_dtoa_r+0xad0>
  40566c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40566e:	9a04      	ldr	r2, [sp, #16]
  405670:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  405674:	4413      	add	r3, r2
  405676:	4699      	mov	r9, r3
  405678:	e00f      	b.n	40569a <_dtoa_r+0x8da>
  40567a:	4632      	mov	r2, r6
  40567c:	463b      	mov	r3, r7
  40567e:	2000      	movs	r0, #0
  405680:	4969      	ldr	r1, [pc, #420]	; (405828 <_dtoa_r+0xa68>)
  405682:	f001 ffdd 	bl	407640 <__aeabi_dsub>
  405686:	4652      	mov	r2, sl
  405688:	465b      	mov	r3, fp
  40568a:	f002 fbff 	bl	407e8c <__aeabi_dcmplt>
  40568e:	2800      	cmp	r0, #0
  405690:	f040 8256 	bne.w	405b40 <_dtoa_r+0xd80>
  405694:	454d      	cmp	r5, r9
  405696:	f000 80f9 	beq.w	40588c <_dtoa_r+0xacc>
  40569a:	4650      	mov	r0, sl
  40569c:	4659      	mov	r1, fp
  40569e:	2200      	movs	r2, #0
  4056a0:	4b64      	ldr	r3, [pc, #400]	; (405834 <_dtoa_r+0xa74>)
  4056a2:	f002 f981 	bl	4079a8 <__aeabi_dmul>
  4056a6:	2200      	movs	r2, #0
  4056a8:	4b62      	ldr	r3, [pc, #392]	; (405834 <_dtoa_r+0xa74>)
  4056aa:	4682      	mov	sl, r0
  4056ac:	468b      	mov	fp, r1
  4056ae:	4630      	mov	r0, r6
  4056b0:	4639      	mov	r1, r7
  4056b2:	f002 f979 	bl	4079a8 <__aeabi_dmul>
  4056b6:	460f      	mov	r7, r1
  4056b8:	4606      	mov	r6, r0
  4056ba:	f002 fc25 	bl	407f08 <__aeabi_d2iz>
  4056be:	4680      	mov	r8, r0
  4056c0:	f002 f90c 	bl	4078dc <__aeabi_i2d>
  4056c4:	4602      	mov	r2, r0
  4056c6:	460b      	mov	r3, r1
  4056c8:	4630      	mov	r0, r6
  4056ca:	4639      	mov	r1, r7
  4056cc:	f001 ffb8 	bl	407640 <__aeabi_dsub>
  4056d0:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4056d4:	fa5f f888 	uxtb.w	r8, r8
  4056d8:	f805 8b01 	strb.w	r8, [r5], #1
  4056dc:	4652      	mov	r2, sl
  4056de:	465b      	mov	r3, fp
  4056e0:	4606      	mov	r6, r0
  4056e2:	460f      	mov	r7, r1
  4056e4:	f002 fbd2 	bl	407e8c <__aeabi_dcmplt>
  4056e8:	2800      	cmp	r0, #0
  4056ea:	d0c6      	beq.n	40567a <_dtoa_r+0x8ba>
  4056ec:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4056f0:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4056f2:	9302      	str	r3, [sp, #8]
  4056f4:	e523      	b.n	40513e <_dtoa_r+0x37e>
  4056f6:	2300      	movs	r3, #0
  4056f8:	930b      	str	r3, [sp, #44]	; 0x2c
  4056fa:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4056fc:	2b00      	cmp	r3, #0
  4056fe:	f340 80dd 	ble.w	4058bc <_dtoa_r+0xafc>
  405702:	461f      	mov	r7, r3
  405704:	461e      	mov	r6, r3
  405706:	930f      	str	r3, [sp, #60]	; 0x3c
  405708:	9307      	str	r3, [sp, #28]
  40570a:	e6f6      	b.n	4054fa <_dtoa_r+0x73a>
  40570c:	2301      	movs	r3, #1
  40570e:	930b      	str	r3, [sp, #44]	; 0x2c
  405710:	e7f3      	b.n	4056fa <_dtoa_r+0x93a>
  405712:	f1ba 0f00 	cmp.w	sl, #0
  405716:	f47f ada7 	bne.w	405268 <_dtoa_r+0x4a8>
  40571a:	f3cb 0313 	ubfx	r3, fp, #0, #20
  40571e:	2b00      	cmp	r3, #0
  405720:	f47f adbc 	bne.w	40529c <_dtoa_r+0x4dc>
  405724:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  405728:	0d3f      	lsrs	r7, r7, #20
  40572a:	053f      	lsls	r7, r7, #20
  40572c:	2f00      	cmp	r7, #0
  40572e:	f000 820d 	beq.w	405b4c <_dtoa_r+0xd8c>
  405732:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405734:	3301      	adds	r3, #1
  405736:	930a      	str	r3, [sp, #40]	; 0x28
  405738:	9b08      	ldr	r3, [sp, #32]
  40573a:	3301      	adds	r3, #1
  40573c:	9308      	str	r3, [sp, #32]
  40573e:	2301      	movs	r3, #1
  405740:	930c      	str	r3, [sp, #48]	; 0x30
  405742:	e5ad      	b.n	4052a0 <_dtoa_r+0x4e0>
  405744:	9b07      	ldr	r3, [sp, #28]
  405746:	2b00      	cmp	r3, #0
  405748:	f73f ac48 	bgt.w	404fdc <_dtoa_r+0x21c>
  40574c:	f040 8222 	bne.w	405b94 <_dtoa_r+0xdd4>
  405750:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405754:	2200      	movs	r2, #0
  405756:	4b38      	ldr	r3, [pc, #224]	; (405838 <_dtoa_r+0xa78>)
  405758:	f002 f926 	bl	4079a8 <__aeabi_dmul>
  40575c:	4652      	mov	r2, sl
  40575e:	465b      	mov	r3, fp
  405760:	f002 fba8 	bl	407eb4 <__aeabi_dcmpge>
  405764:	f8dd 801c 	ldr.w	r8, [sp, #28]
  405768:	4646      	mov	r6, r8
  40576a:	2800      	cmp	r0, #0
  40576c:	d041      	beq.n	4057f2 <_dtoa_r+0xa32>
  40576e:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405770:	9d04      	ldr	r5, [sp, #16]
  405772:	43db      	mvns	r3, r3
  405774:	9302      	str	r3, [sp, #8]
  405776:	4641      	mov	r1, r8
  405778:	4620      	mov	r0, r4
  40577a:	f001 f841 	bl	406800 <_Bfree>
  40577e:	2e00      	cmp	r6, #0
  405780:	f43f acdd 	beq.w	40513e <_dtoa_r+0x37e>
  405784:	e6a7      	b.n	4054d6 <_dtoa_r+0x716>
  405786:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405788:	4649      	mov	r1, r9
  40578a:	4620      	mov	r0, r4
  40578c:	f001 f970 	bl	406a70 <__pow5mult>
  405790:	4681      	mov	r9, r0
  405792:	e557      	b.n	405244 <_dtoa_r+0x484>
  405794:	9a14      	ldr	r2, [sp, #80]	; 0x50
  405796:	2a00      	cmp	r2, #0
  405798:	f000 8188 	beq.w	405aac <_dtoa_r+0xcec>
  40579c:	f203 4333 	addw	r3, r3, #1075	; 0x433
  4057a0:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4057a2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4057a4:	e4f2      	b.n	40518c <_dtoa_r+0x3cc>
  4057a6:	f1ba 0f00 	cmp.w	sl, #0
  4057aa:	f47f ad77 	bne.w	40529c <_dtoa_r+0x4dc>
  4057ae:	e7b4      	b.n	40571a <_dtoa_r+0x95a>
  4057b0:	f001 f830 	bl	406814 <__multadd>
  4057b4:	4647      	mov	r7, r8
  4057b6:	4606      	mov	r6, r0
  4057b8:	4683      	mov	fp, r0
  4057ba:	e5c0      	b.n	40533e <_dtoa_r+0x57e>
  4057bc:	4601      	mov	r1, r0
  4057be:	4620      	mov	r0, r4
  4057c0:	9308      	str	r3, [sp, #32]
  4057c2:	f001 f81d 	bl	406800 <_Bfree>
  4057c6:	2201      	movs	r2, #1
  4057c8:	9b08      	ldr	r3, [sp, #32]
  4057ca:	e5e2      	b.n	405392 <_dtoa_r+0x5d2>
  4057cc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4057ce:	2b02      	cmp	r3, #2
  4057d0:	f77f ad98 	ble.w	405304 <_dtoa_r+0x544>
  4057d4:	9b07      	ldr	r3, [sp, #28]
  4057d6:	2b00      	cmp	r3, #0
  4057d8:	d1c9      	bne.n	40576e <_dtoa_r+0x9ae>
  4057da:	4641      	mov	r1, r8
  4057dc:	2205      	movs	r2, #5
  4057de:	4620      	mov	r0, r4
  4057e0:	f001 f818 	bl	406814 <__multadd>
  4057e4:	4601      	mov	r1, r0
  4057e6:	4680      	mov	r8, r0
  4057e8:	4648      	mov	r0, r9
  4057ea:	f001 f9e1 	bl	406bb0 <__mcmp>
  4057ee:	2800      	cmp	r0, #0
  4057f0:	ddbd      	ble.n	40576e <_dtoa_r+0x9ae>
  4057f2:	2331      	movs	r3, #49	; 0x31
  4057f4:	9a02      	ldr	r2, [sp, #8]
  4057f6:	9904      	ldr	r1, [sp, #16]
  4057f8:	3201      	adds	r2, #1
  4057fa:	9202      	str	r2, [sp, #8]
  4057fc:	700b      	strb	r3, [r1, #0]
  4057fe:	1c4d      	adds	r5, r1, #1
  405800:	e7b9      	b.n	405776 <_dtoa_r+0x9b6>
  405802:	2331      	movs	r3, #49	; 0x31
  405804:	9a02      	ldr	r2, [sp, #8]
  405806:	3201      	adds	r2, #1
  405808:	9202      	str	r2, [sp, #8]
  40580a:	9a04      	ldr	r2, [sp, #16]
  40580c:	7013      	strb	r3, [r2, #0]
  40580e:	e652      	b.n	4054b6 <_dtoa_r+0x6f6>
  405810:	2301      	movs	r3, #1
  405812:	930b      	str	r3, [sp, #44]	; 0x2c
  405814:	e666      	b.n	4054e4 <_dtoa_r+0x724>
  405816:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
  40581a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40581c:	e48f      	b.n	40513e <_dtoa_r+0x37e>
  40581e:	bf00      	nop
  405820:	00408530 	.word	0x00408530
  405824:	00408508 	.word	0x00408508
  405828:	3ff00000 	.word	0x3ff00000
  40582c:	401c0000 	.word	0x401c0000
  405830:	3fe00000 	.word	0x3fe00000
  405834:	40240000 	.word	0x40240000
  405838:	40140000 	.word	0x40140000
  40583c:	4650      	mov	r0, sl
  40583e:	f002 f84d 	bl	4078dc <__aeabi_i2d>
  405842:	463a      	mov	r2, r7
  405844:	4643      	mov	r3, r8
  405846:	f002 f8af 	bl	4079a8 <__aeabi_dmul>
  40584a:	2200      	movs	r2, #0
  40584c:	4bc1      	ldr	r3, [pc, #772]	; (405b54 <_dtoa_r+0xd94>)
  40584e:	f001 fef9 	bl	407644 <__adddf3>
  405852:	4605      	mov	r5, r0
  405854:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405858:	4641      	mov	r1, r8
  40585a:	2200      	movs	r2, #0
  40585c:	4bbe      	ldr	r3, [pc, #760]	; (405b58 <_dtoa_r+0xd98>)
  40585e:	4638      	mov	r0, r7
  405860:	f001 feee 	bl	407640 <__aeabi_dsub>
  405864:	462a      	mov	r2, r5
  405866:	4633      	mov	r3, r6
  405868:	4682      	mov	sl, r0
  40586a:	468b      	mov	fp, r1
  40586c:	f002 fb2c 	bl	407ec8 <__aeabi_dcmpgt>
  405870:	4680      	mov	r8, r0
  405872:	2800      	cmp	r0, #0
  405874:	f040 8110 	bne.w	405a98 <_dtoa_r+0xcd8>
  405878:	462a      	mov	r2, r5
  40587a:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  40587e:	4650      	mov	r0, sl
  405880:	4659      	mov	r1, fp
  405882:	f002 fb03 	bl	407e8c <__aeabi_dcmplt>
  405886:	b118      	cbz	r0, 405890 <_dtoa_r+0xad0>
  405888:	4646      	mov	r6, r8
  40588a:	e770      	b.n	40576e <_dtoa_r+0x9ae>
  40588c:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405890:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  405894:	f7ff bb8f 	b.w	404fb6 <_dtoa_r+0x1f6>
  405898:	9804      	ldr	r0, [sp, #16]
  40589a:	f7ff bac0 	b.w	404e1e <_dtoa_r+0x5e>
  40589e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4058a0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4058a2:	1afb      	subs	r3, r7, r3
  4058a4:	441a      	add	r2, r3
  4058a6:	970c      	str	r7, [sp, #48]	; 0x30
  4058a8:	920d      	str	r2, [sp, #52]	; 0x34
  4058aa:	2700      	movs	r7, #0
  4058ac:	e468      	b.n	405180 <_dtoa_r+0x3c0>
  4058ae:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  4058b2:	f04f 0a02 	mov.w	sl, #2
  4058b6:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  4058ba:	e656      	b.n	40556a <_dtoa_r+0x7aa>
  4058bc:	2100      	movs	r1, #0
  4058be:	2301      	movs	r3, #1
  4058c0:	4620      	mov	r0, r4
  4058c2:	6461      	str	r1, [r4, #68]	; 0x44
  4058c4:	9325      	str	r3, [sp, #148]	; 0x94
  4058c6:	f000 ff75 	bl	4067b4 <_Balloc>
  4058ca:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4058cc:	9004      	str	r0, [sp, #16]
  4058ce:	9307      	str	r3, [sp, #28]
  4058d0:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4058d2:	6420      	str	r0, [r4, #64]	; 0x40
  4058d4:	930f      	str	r3, [sp, #60]	; 0x3c
  4058d6:	e627      	b.n	405528 <_dtoa_r+0x768>
  4058d8:	2a00      	cmp	r2, #0
  4058da:	46d0      	mov	r8, sl
  4058dc:	f8cd b020 	str.w	fp, [sp, #32]
  4058e0:	469a      	mov	sl, r3
  4058e2:	dd11      	ble.n	405908 <_dtoa_r+0xb48>
  4058e4:	4649      	mov	r1, r9
  4058e6:	2201      	movs	r2, #1
  4058e8:	4620      	mov	r0, r4
  4058ea:	f001 f911 	bl	406b10 <__lshift>
  4058ee:	4641      	mov	r1, r8
  4058f0:	4681      	mov	r9, r0
  4058f2:	f001 f95d 	bl	406bb0 <__mcmp>
  4058f6:	2800      	cmp	r0, #0
  4058f8:	f340 8145 	ble.w	405b86 <_dtoa_r+0xdc6>
  4058fc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  405900:	f000 8105 	beq.w	405b0e <_dtoa_r+0xd4e>
  405904:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  405908:	46b3      	mov	fp, r6
  40590a:	f887 a000 	strb.w	sl, [r7]
  40590e:	1c7d      	adds	r5, r7, #1
  405910:	9e08      	ldr	r6, [sp, #32]
  405912:	e5d0      	b.n	4054b6 <_dtoa_r+0x6f6>
  405914:	d104      	bne.n	405920 <_dtoa_r+0xb60>
  405916:	f01a 0f01 	tst.w	sl, #1
  40591a:	d001      	beq.n	405920 <_dtoa_r+0xb60>
  40591c:	e5bb      	b.n	405496 <_dtoa_r+0x6d6>
  40591e:	4615      	mov	r5, r2
  405920:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  405924:	1e6a      	subs	r2, r5, #1
  405926:	2b30      	cmp	r3, #48	; 0x30
  405928:	d0f9      	beq.n	40591e <_dtoa_r+0xb5e>
  40592a:	e5c4      	b.n	4054b6 <_dtoa_r+0x6f6>
  40592c:	2230      	movs	r2, #48	; 0x30
  40592e:	9904      	ldr	r1, [sp, #16]
  405930:	700a      	strb	r2, [r1, #0]
  405932:	9a02      	ldr	r2, [sp, #8]
  405934:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  405938:	3201      	adds	r2, #1
  40593a:	9202      	str	r2, [sp, #8]
  40593c:	f7ff bbfb 	b.w	405136 <_dtoa_r+0x376>
  405940:	f000 80bb 	beq.w	405aba <_dtoa_r+0xcfa>
  405944:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  405948:	9b02      	ldr	r3, [sp, #8]
  40594a:	f04f 0a02 	mov.w	sl, #2
  40594e:	425d      	negs	r5, r3
  405950:	4b82      	ldr	r3, [pc, #520]	; (405b5c <_dtoa_r+0xd9c>)
  405952:	f005 020f 	and.w	r2, r5, #15
  405956:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40595a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40595e:	f002 f823 	bl	4079a8 <__aeabi_dmul>
  405962:	112d      	asrs	r5, r5, #4
  405964:	4607      	mov	r7, r0
  405966:	4688      	mov	r8, r1
  405968:	f43f ae1a 	beq.w	4055a0 <_dtoa_r+0x7e0>
  40596c:	4e7c      	ldr	r6, [pc, #496]	; (405b60 <_dtoa_r+0xda0>)
  40596e:	07eb      	lsls	r3, r5, #31
  405970:	d509      	bpl.n	405986 <_dtoa_r+0xbc6>
  405972:	e9d6 2300 	ldrd	r2, r3, [r6]
  405976:	4638      	mov	r0, r7
  405978:	4641      	mov	r1, r8
  40597a:	f002 f815 	bl	4079a8 <__aeabi_dmul>
  40597e:	4607      	mov	r7, r0
  405980:	4688      	mov	r8, r1
  405982:	f10a 0a01 	add.w	sl, sl, #1
  405986:	106d      	asrs	r5, r5, #1
  405988:	f106 0608 	add.w	r6, r6, #8
  40598c:	d1ef      	bne.n	40596e <_dtoa_r+0xbae>
  40598e:	e607      	b.n	4055a0 <_dtoa_r+0x7e0>
  405990:	6871      	ldr	r1, [r6, #4]
  405992:	4620      	mov	r0, r4
  405994:	f000 ff0e 	bl	4067b4 <_Balloc>
  405998:	4605      	mov	r5, r0
  40599a:	6933      	ldr	r3, [r6, #16]
  40599c:	f106 010c 	add.w	r1, r6, #12
  4059a0:	3302      	adds	r3, #2
  4059a2:	009a      	lsls	r2, r3, #2
  4059a4:	300c      	adds	r0, #12
  4059a6:	f7fc fd8b 	bl	4024c0 <memcpy>
  4059aa:	4629      	mov	r1, r5
  4059ac:	2201      	movs	r2, #1
  4059ae:	4620      	mov	r0, r4
  4059b0:	f001 f8ae 	bl	406b10 <__lshift>
  4059b4:	9008      	str	r0, [sp, #32]
  4059b6:	e4b6      	b.n	405326 <_dtoa_r+0x566>
  4059b8:	2b39      	cmp	r3, #57	; 0x39
  4059ba:	f8cd b020 	str.w	fp, [sp, #32]
  4059be:	46d0      	mov	r8, sl
  4059c0:	f000 80a5 	beq.w	405b0e <_dtoa_r+0xd4e>
  4059c4:	f103 0a01 	add.w	sl, r3, #1
  4059c8:	46b3      	mov	fp, r6
  4059ca:	f887 a000 	strb.w	sl, [r7]
  4059ce:	1c7d      	adds	r5, r7, #1
  4059d0:	9e08      	ldr	r6, [sp, #32]
  4059d2:	e570      	b.n	4054b6 <_dtoa_r+0x6f6>
  4059d4:	465a      	mov	r2, fp
  4059d6:	46d0      	mov	r8, sl
  4059d8:	46b3      	mov	fp, r6
  4059da:	469a      	mov	sl, r3
  4059dc:	4616      	mov	r6, r2
  4059de:	e54e      	b.n	40547e <_dtoa_r+0x6be>
  4059e0:	9812      	ldr	r0, [sp, #72]	; 0x48
  4059e2:	495e      	ldr	r1, [pc, #376]	; (405b5c <_dtoa_r+0xd9c>)
  4059e4:	462a      	mov	r2, r5
  4059e6:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
  4059ea:	4633      	mov	r3, r6
  4059ec:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  4059f0:	f001 ffda 	bl	4079a8 <__aeabi_dmul>
  4059f4:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  4059f8:	4638      	mov	r0, r7
  4059fa:	4641      	mov	r1, r8
  4059fc:	f002 fa84 	bl	407f08 <__aeabi_d2iz>
  405a00:	4605      	mov	r5, r0
  405a02:	f001 ff6b 	bl	4078dc <__aeabi_i2d>
  405a06:	4602      	mov	r2, r0
  405a08:	460b      	mov	r3, r1
  405a0a:	4638      	mov	r0, r7
  405a0c:	4641      	mov	r1, r8
  405a0e:	f001 fe17 	bl	407640 <__aeabi_dsub>
  405a12:	4606      	mov	r6, r0
  405a14:	9812      	ldr	r0, [sp, #72]	; 0x48
  405a16:	9a04      	ldr	r2, [sp, #16]
  405a18:	3530      	adds	r5, #48	; 0x30
  405a1a:	2801      	cmp	r0, #1
  405a1c:	7015      	strb	r5, [r2, #0]
  405a1e:	460f      	mov	r7, r1
  405a20:	f102 0501 	add.w	r5, r2, #1
  405a24:	d026      	beq.n	405a74 <_dtoa_r+0xcb4>
  405a26:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405a28:	9a04      	ldr	r2, [sp, #16]
  405a2a:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  405a2e:	4413      	add	r3, r2
  405a30:	f04f 0a00 	mov.w	sl, #0
  405a34:	4699      	mov	r9, r3
  405a36:	f8df b130 	ldr.w	fp, [pc, #304]	; 405b68 <_dtoa_r+0xda8>
  405a3a:	4652      	mov	r2, sl
  405a3c:	465b      	mov	r3, fp
  405a3e:	4630      	mov	r0, r6
  405a40:	4639      	mov	r1, r7
  405a42:	f001 ffb1 	bl	4079a8 <__aeabi_dmul>
  405a46:	460f      	mov	r7, r1
  405a48:	4606      	mov	r6, r0
  405a4a:	f002 fa5d 	bl	407f08 <__aeabi_d2iz>
  405a4e:	4680      	mov	r8, r0
  405a50:	f001 ff44 	bl	4078dc <__aeabi_i2d>
  405a54:	4602      	mov	r2, r0
  405a56:	460b      	mov	r3, r1
  405a58:	4630      	mov	r0, r6
  405a5a:	4639      	mov	r1, r7
  405a5c:	f001 fdf0 	bl	407640 <__aeabi_dsub>
  405a60:	f108 0830 	add.w	r8, r8, #48	; 0x30
  405a64:	f805 8b01 	strb.w	r8, [r5], #1
  405a68:	454d      	cmp	r5, r9
  405a6a:	4606      	mov	r6, r0
  405a6c:	460f      	mov	r7, r1
  405a6e:	d1e4      	bne.n	405a3a <_dtoa_r+0xc7a>
  405a70:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405a74:	2200      	movs	r2, #0
  405a76:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  405a7a:	4b3a      	ldr	r3, [pc, #232]	; (405b64 <_dtoa_r+0xda4>)
  405a7c:	f001 fde2 	bl	407644 <__adddf3>
  405a80:	4632      	mov	r2, r6
  405a82:	463b      	mov	r3, r7
  405a84:	f002 fa02 	bl	407e8c <__aeabi_dcmplt>
  405a88:	2800      	cmp	r0, #0
  405a8a:	d046      	beq.n	405b1a <_dtoa_r+0xd5a>
  405a8c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405a8e:	9302      	str	r3, [sp, #8]
  405a90:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  405a94:	f7ff bb42 	b.w	40511c <_dtoa_r+0x35c>
  405a98:	f04f 0800 	mov.w	r8, #0
  405a9c:	4646      	mov	r6, r8
  405a9e:	e6a8      	b.n	4057f2 <_dtoa_r+0xa32>
  405aa0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405aa2:	9a07      	ldr	r2, [sp, #28]
  405aa4:	1a9d      	subs	r5, r3, r2
  405aa6:	2300      	movs	r3, #0
  405aa8:	f7ff bb70 	b.w	40518c <_dtoa_r+0x3cc>
  405aac:	9b18      	ldr	r3, [sp, #96]	; 0x60
  405aae:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405ab0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  405ab4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  405ab6:	f7ff bb69 	b.w	40518c <_dtoa_r+0x3cc>
  405aba:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  405abe:	f04f 0a02 	mov.w	sl, #2
  405ac2:	e56d      	b.n	4055a0 <_dtoa_r+0x7e0>
  405ac4:	9b07      	ldr	r3, [sp, #28]
  405ac6:	2b00      	cmp	r3, #0
  405ac8:	f43f aeb8 	beq.w	40583c <_dtoa_r+0xa7c>
  405acc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405ace:	2b00      	cmp	r3, #0
  405ad0:	f77f aede 	ble.w	405890 <_dtoa_r+0xad0>
  405ad4:	2200      	movs	r2, #0
  405ad6:	4b24      	ldr	r3, [pc, #144]	; (405b68 <_dtoa_r+0xda8>)
  405ad8:	4638      	mov	r0, r7
  405ada:	4641      	mov	r1, r8
  405adc:	f001 ff64 	bl	4079a8 <__aeabi_dmul>
  405ae0:	4607      	mov	r7, r0
  405ae2:	4688      	mov	r8, r1
  405ae4:	f10a 0001 	add.w	r0, sl, #1
  405ae8:	f001 fef8 	bl	4078dc <__aeabi_i2d>
  405aec:	463a      	mov	r2, r7
  405aee:	4643      	mov	r3, r8
  405af0:	f001 ff5a 	bl	4079a8 <__aeabi_dmul>
  405af4:	2200      	movs	r2, #0
  405af6:	4b17      	ldr	r3, [pc, #92]	; (405b54 <_dtoa_r+0xd94>)
  405af8:	f001 fda4 	bl	407644 <__adddf3>
  405afc:	9a02      	ldr	r2, [sp, #8]
  405afe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405b00:	3a01      	subs	r2, #1
  405b02:	4605      	mov	r5, r0
  405b04:	9215      	str	r2, [sp, #84]	; 0x54
  405b06:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405b0a:	9312      	str	r3, [sp, #72]	; 0x48
  405b0c:	e569      	b.n	4055e2 <_dtoa_r+0x822>
  405b0e:	2239      	movs	r2, #57	; 0x39
  405b10:	46b3      	mov	fp, r6
  405b12:	703a      	strb	r2, [r7, #0]
  405b14:	9e08      	ldr	r6, [sp, #32]
  405b16:	1c7d      	adds	r5, r7, #1
  405b18:	e4bf      	b.n	40549a <_dtoa_r+0x6da>
  405b1a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  405b1e:	2000      	movs	r0, #0
  405b20:	4910      	ldr	r1, [pc, #64]	; (405b64 <_dtoa_r+0xda4>)
  405b22:	f001 fd8d 	bl	407640 <__aeabi_dsub>
  405b26:	4632      	mov	r2, r6
  405b28:	463b      	mov	r3, r7
  405b2a:	f002 f9cd 	bl	407ec8 <__aeabi_dcmpgt>
  405b2e:	b908      	cbnz	r0, 405b34 <_dtoa_r+0xd74>
  405b30:	e6ae      	b.n	405890 <_dtoa_r+0xad0>
  405b32:	4615      	mov	r5, r2
  405b34:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  405b38:	1e6a      	subs	r2, r5, #1
  405b3a:	2b30      	cmp	r3, #48	; 0x30
  405b3c:	d0f9      	beq.n	405b32 <_dtoa_r+0xd72>
  405b3e:	e5d7      	b.n	4056f0 <_dtoa_r+0x930>
  405b40:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405b44:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405b46:	9302      	str	r3, [sp, #8]
  405b48:	f7ff bae8 	b.w	40511c <_dtoa_r+0x35c>
  405b4c:	970c      	str	r7, [sp, #48]	; 0x30
  405b4e:	f7ff bba7 	b.w	4052a0 <_dtoa_r+0x4e0>
  405b52:	bf00      	nop
  405b54:	401c0000 	.word	0x401c0000
  405b58:	40140000 	.word	0x40140000
  405b5c:	00408530 	.word	0x00408530
  405b60:	00408508 	.word	0x00408508
  405b64:	3fe00000 	.word	0x3fe00000
  405b68:	40240000 	.word	0x40240000
  405b6c:	2b39      	cmp	r3, #57	; 0x39
  405b6e:	f8cd b020 	str.w	fp, [sp, #32]
  405b72:	46d0      	mov	r8, sl
  405b74:	f8dd b01c 	ldr.w	fp, [sp, #28]
  405b78:	469a      	mov	sl, r3
  405b7a:	d0c8      	beq.n	405b0e <_dtoa_r+0xd4e>
  405b7c:	f1bb 0f00 	cmp.w	fp, #0
  405b80:	f73f aec0 	bgt.w	405904 <_dtoa_r+0xb44>
  405b84:	e6c0      	b.n	405908 <_dtoa_r+0xb48>
  405b86:	f47f aebf 	bne.w	405908 <_dtoa_r+0xb48>
  405b8a:	f01a 0f01 	tst.w	sl, #1
  405b8e:	f43f aebb 	beq.w	405908 <_dtoa_r+0xb48>
  405b92:	e6b3      	b.n	4058fc <_dtoa_r+0xb3c>
  405b94:	f04f 0800 	mov.w	r8, #0
  405b98:	4646      	mov	r6, r8
  405b9a:	e5e8      	b.n	40576e <_dtoa_r+0x9ae>
  405b9c:	4631      	mov	r1, r6
  405b9e:	2300      	movs	r3, #0
  405ba0:	220a      	movs	r2, #10
  405ba2:	4620      	mov	r0, r4
  405ba4:	f000 fe36 	bl	406814 <__multadd>
  405ba8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405baa:	4606      	mov	r6, r0
  405bac:	2b00      	cmp	r3, #0
  405bae:	dd07      	ble.n	405bc0 <_dtoa_r+0xe00>
  405bb0:	9307      	str	r3, [sp, #28]
  405bb2:	f7ff bbab 	b.w	40530c <_dtoa_r+0x54c>
  405bb6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405bb8:	2b02      	cmp	r3, #2
  405bba:	dc1f      	bgt.n	405bfc <_dtoa_r+0xe3c>
  405bbc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405bbe:	e43c      	b.n	40543a <_dtoa_r+0x67a>
  405bc0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405bc2:	2b02      	cmp	r3, #2
  405bc4:	dc1a      	bgt.n	405bfc <_dtoa_r+0xe3c>
  405bc6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405bc8:	e7f2      	b.n	405bb0 <_dtoa_r+0xdf0>
  405bca:	f43f ab81 	beq.w	4052d0 <_dtoa_r+0x510>
  405bce:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  405bd2:	e411      	b.n	4053f8 <_dtoa_r+0x638>
  405bd4:	2500      	movs	r5, #0
  405bd6:	4620      	mov	r0, r4
  405bd8:	6465      	str	r5, [r4, #68]	; 0x44
  405bda:	4629      	mov	r1, r5
  405bdc:	f000 fdea 	bl	4067b4 <_Balloc>
  405be0:	f04f 33ff 	mov.w	r3, #4294967295
  405be4:	9307      	str	r3, [sp, #28]
  405be6:	930f      	str	r3, [sp, #60]	; 0x3c
  405be8:	2301      	movs	r3, #1
  405bea:	9004      	str	r0, [sp, #16]
  405bec:	9525      	str	r5, [sp, #148]	; 0x94
  405bee:	6420      	str	r0, [r4, #64]	; 0x40
  405bf0:	930b      	str	r3, [sp, #44]	; 0x2c
  405bf2:	f7ff b9e0 	b.w	404fb6 <_dtoa_r+0x1f6>
  405bf6:	2501      	movs	r5, #1
  405bf8:	f7ff b9a8 	b.w	404f4c <_dtoa_r+0x18c>
  405bfc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405bfe:	9307      	str	r3, [sp, #28]
  405c00:	e5e8      	b.n	4057d4 <_dtoa_r+0xa14>
  405c02:	bf00      	nop

00405c04 <__sflush_r>:
  405c04:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  405c08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405c0c:	b29a      	uxth	r2, r3
  405c0e:	460d      	mov	r5, r1
  405c10:	0711      	lsls	r1, r2, #28
  405c12:	4680      	mov	r8, r0
  405c14:	d43a      	bmi.n	405c8c <__sflush_r+0x88>
  405c16:	686a      	ldr	r2, [r5, #4]
  405c18:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  405c1c:	2a00      	cmp	r2, #0
  405c1e:	81ab      	strh	r3, [r5, #12]
  405c20:	dd70      	ble.n	405d04 <__sflush_r+0x100>
  405c22:	6aac      	ldr	r4, [r5, #40]	; 0x28
  405c24:	2c00      	cmp	r4, #0
  405c26:	d04a      	beq.n	405cbe <__sflush_r+0xba>
  405c28:	2200      	movs	r2, #0
  405c2a:	b29b      	uxth	r3, r3
  405c2c:	f8d8 6000 	ldr.w	r6, [r8]
  405c30:	f8c8 2000 	str.w	r2, [r8]
  405c34:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  405c38:	d068      	beq.n	405d0c <__sflush_r+0x108>
  405c3a:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  405c3c:	075f      	lsls	r7, r3, #29
  405c3e:	d505      	bpl.n	405c4c <__sflush_r+0x48>
  405c40:	6869      	ldr	r1, [r5, #4]
  405c42:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  405c44:	1a52      	subs	r2, r2, r1
  405c46:	b10b      	cbz	r3, 405c4c <__sflush_r+0x48>
  405c48:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  405c4a:	1ad2      	subs	r2, r2, r3
  405c4c:	2300      	movs	r3, #0
  405c4e:	69e9      	ldr	r1, [r5, #28]
  405c50:	4640      	mov	r0, r8
  405c52:	47a0      	blx	r4
  405c54:	1c44      	adds	r4, r0, #1
  405c56:	d03d      	beq.n	405cd4 <__sflush_r+0xd0>
  405c58:	2100      	movs	r1, #0
  405c5a:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  405c5e:	692a      	ldr	r2, [r5, #16]
  405c60:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  405c64:	81ab      	strh	r3, [r5, #12]
  405c66:	04db      	lsls	r3, r3, #19
  405c68:	6069      	str	r1, [r5, #4]
  405c6a:	602a      	str	r2, [r5, #0]
  405c6c:	d448      	bmi.n	405d00 <__sflush_r+0xfc>
  405c6e:	6b29      	ldr	r1, [r5, #48]	; 0x30
  405c70:	f8c8 6000 	str.w	r6, [r8]
  405c74:	b319      	cbz	r1, 405cbe <__sflush_r+0xba>
  405c76:	f105 0340 	add.w	r3, r5, #64	; 0x40
  405c7a:	4299      	cmp	r1, r3
  405c7c:	d002      	beq.n	405c84 <__sflush_r+0x80>
  405c7e:	4640      	mov	r0, r8
  405c80:	f000 f9c2 	bl	406008 <_free_r>
  405c84:	2000      	movs	r0, #0
  405c86:	6328      	str	r0, [r5, #48]	; 0x30
  405c88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405c8c:	692e      	ldr	r6, [r5, #16]
  405c8e:	b1b6      	cbz	r6, 405cbe <__sflush_r+0xba>
  405c90:	0791      	lsls	r1, r2, #30
  405c92:	bf18      	it	ne
  405c94:	2300      	movne	r3, #0
  405c96:	682c      	ldr	r4, [r5, #0]
  405c98:	bf08      	it	eq
  405c9a:	696b      	ldreq	r3, [r5, #20]
  405c9c:	602e      	str	r6, [r5, #0]
  405c9e:	1ba4      	subs	r4, r4, r6
  405ca0:	60ab      	str	r3, [r5, #8]
  405ca2:	e00a      	b.n	405cba <__sflush_r+0xb6>
  405ca4:	4623      	mov	r3, r4
  405ca6:	4632      	mov	r2, r6
  405ca8:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  405caa:	69e9      	ldr	r1, [r5, #28]
  405cac:	4640      	mov	r0, r8
  405cae:	47b8      	blx	r7
  405cb0:	2800      	cmp	r0, #0
  405cb2:	eba4 0400 	sub.w	r4, r4, r0
  405cb6:	4406      	add	r6, r0
  405cb8:	dd04      	ble.n	405cc4 <__sflush_r+0xc0>
  405cba:	2c00      	cmp	r4, #0
  405cbc:	dcf2      	bgt.n	405ca4 <__sflush_r+0xa0>
  405cbe:	2000      	movs	r0, #0
  405cc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405cc4:	89ab      	ldrh	r3, [r5, #12]
  405cc6:	f04f 30ff 	mov.w	r0, #4294967295
  405cca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405cce:	81ab      	strh	r3, [r5, #12]
  405cd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405cd4:	f8d8 4000 	ldr.w	r4, [r8]
  405cd8:	2c1d      	cmp	r4, #29
  405cda:	d8f3      	bhi.n	405cc4 <__sflush_r+0xc0>
  405cdc:	4b16      	ldr	r3, [pc, #88]	; (405d38 <__sflush_r+0x134>)
  405cde:	40e3      	lsrs	r3, r4
  405ce0:	43db      	mvns	r3, r3
  405ce2:	f013 0301 	ands.w	r3, r3, #1
  405ce6:	d1ed      	bne.n	405cc4 <__sflush_r+0xc0>
  405ce8:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  405cec:	6929      	ldr	r1, [r5, #16]
  405cee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
  405cf2:	81aa      	strh	r2, [r5, #12]
  405cf4:	04d2      	lsls	r2, r2, #19
  405cf6:	606b      	str	r3, [r5, #4]
  405cf8:	6029      	str	r1, [r5, #0]
  405cfa:	d5b8      	bpl.n	405c6e <__sflush_r+0x6a>
  405cfc:	2c00      	cmp	r4, #0
  405cfe:	d1b6      	bne.n	405c6e <__sflush_r+0x6a>
  405d00:	6528      	str	r0, [r5, #80]	; 0x50
  405d02:	e7b4      	b.n	405c6e <__sflush_r+0x6a>
  405d04:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  405d06:	2a00      	cmp	r2, #0
  405d08:	dc8b      	bgt.n	405c22 <__sflush_r+0x1e>
  405d0a:	e7d8      	b.n	405cbe <__sflush_r+0xba>
  405d0c:	2301      	movs	r3, #1
  405d0e:	69e9      	ldr	r1, [r5, #28]
  405d10:	4640      	mov	r0, r8
  405d12:	47a0      	blx	r4
  405d14:	1c43      	adds	r3, r0, #1
  405d16:	4602      	mov	r2, r0
  405d18:	d002      	beq.n	405d20 <__sflush_r+0x11c>
  405d1a:	89ab      	ldrh	r3, [r5, #12]
  405d1c:	6aac      	ldr	r4, [r5, #40]	; 0x28
  405d1e:	e78d      	b.n	405c3c <__sflush_r+0x38>
  405d20:	f8d8 3000 	ldr.w	r3, [r8]
  405d24:	2b00      	cmp	r3, #0
  405d26:	d0f8      	beq.n	405d1a <__sflush_r+0x116>
  405d28:	2b1d      	cmp	r3, #29
  405d2a:	d001      	beq.n	405d30 <__sflush_r+0x12c>
  405d2c:	2b16      	cmp	r3, #22
  405d2e:	d1c9      	bne.n	405cc4 <__sflush_r+0xc0>
  405d30:	f8c8 6000 	str.w	r6, [r8]
  405d34:	e7c3      	b.n	405cbe <__sflush_r+0xba>
  405d36:	bf00      	nop
  405d38:	20400001 	.word	0x20400001

00405d3c <_fflush_r>:
  405d3c:	b510      	push	{r4, lr}
  405d3e:	4604      	mov	r4, r0
  405d40:	b082      	sub	sp, #8
  405d42:	b108      	cbz	r0, 405d48 <_fflush_r+0xc>
  405d44:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405d46:	b153      	cbz	r3, 405d5e <_fflush_r+0x22>
  405d48:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  405d4c:	b908      	cbnz	r0, 405d52 <_fflush_r+0x16>
  405d4e:	b002      	add	sp, #8
  405d50:	bd10      	pop	{r4, pc}
  405d52:	4620      	mov	r0, r4
  405d54:	b002      	add	sp, #8
  405d56:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  405d5a:	f7ff bf53 	b.w	405c04 <__sflush_r>
  405d5e:	9101      	str	r1, [sp, #4]
  405d60:	f000 f880 	bl	405e64 <__sinit>
  405d64:	9901      	ldr	r1, [sp, #4]
  405d66:	e7ef      	b.n	405d48 <_fflush_r+0xc>

00405d68 <_cleanup_r>:
  405d68:	4901      	ldr	r1, [pc, #4]	; (405d70 <_cleanup_r+0x8>)
  405d6a:	f000 bbad 	b.w	4064c8 <_fwalk_reent>
  405d6e:	bf00      	nop
  405d70:	00407515 	.word	0x00407515

00405d74 <__sinit.part.1>:
  405d74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405d78:	4607      	mov	r7, r0
  405d7a:	2400      	movs	r4, #0
  405d7c:	2304      	movs	r3, #4
  405d7e:	2103      	movs	r1, #3
  405d80:	687d      	ldr	r5, [r7, #4]
  405d82:	4833      	ldr	r0, [pc, #204]	; (405e50 <__sinit.part.1+0xdc>)
  405d84:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
  405d88:	63f8      	str	r0, [r7, #60]	; 0x3c
  405d8a:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
  405d8e:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
  405d92:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
  405d96:	b083      	sub	sp, #12
  405d98:	602c      	str	r4, [r5, #0]
  405d9a:	606c      	str	r4, [r5, #4]
  405d9c:	60ac      	str	r4, [r5, #8]
  405d9e:	666c      	str	r4, [r5, #100]	; 0x64
  405da0:	81ec      	strh	r4, [r5, #14]
  405da2:	612c      	str	r4, [r5, #16]
  405da4:	616c      	str	r4, [r5, #20]
  405da6:	61ac      	str	r4, [r5, #24]
  405da8:	81ab      	strh	r3, [r5, #12]
  405daa:	4621      	mov	r1, r4
  405dac:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  405db0:	2208      	movs	r2, #8
  405db2:	f7fc fbfb 	bl	4025ac <memset>
  405db6:	2301      	movs	r3, #1
  405db8:	2209      	movs	r2, #9
  405dba:	68be      	ldr	r6, [r7, #8]
  405dbc:	f8df b094 	ldr.w	fp, [pc, #148]	; 405e54 <__sinit.part.1+0xe0>
  405dc0:	f8df a094 	ldr.w	sl, [pc, #148]	; 405e58 <__sinit.part.1+0xe4>
  405dc4:	f8df 9094 	ldr.w	r9, [pc, #148]	; 405e5c <__sinit.part.1+0xe8>
  405dc8:	f8df 8094 	ldr.w	r8, [pc, #148]	; 405e60 <__sinit.part.1+0xec>
  405dcc:	f8c5 b020 	str.w	fp, [r5, #32]
  405dd0:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  405dd4:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  405dd8:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  405ddc:	61ed      	str	r5, [r5, #28]
  405dde:	4621      	mov	r1, r4
  405de0:	81f3      	strh	r3, [r6, #14]
  405de2:	81b2      	strh	r2, [r6, #12]
  405de4:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  405de8:	6034      	str	r4, [r6, #0]
  405dea:	6074      	str	r4, [r6, #4]
  405dec:	60b4      	str	r4, [r6, #8]
  405dee:	6674      	str	r4, [r6, #100]	; 0x64
  405df0:	6134      	str	r4, [r6, #16]
  405df2:	6174      	str	r4, [r6, #20]
  405df4:	61b4      	str	r4, [r6, #24]
  405df6:	2208      	movs	r2, #8
  405df8:	9301      	str	r3, [sp, #4]
  405dfa:	f7fc fbd7 	bl	4025ac <memset>
  405dfe:	2012      	movs	r0, #18
  405e00:	2202      	movs	r2, #2
  405e02:	68fd      	ldr	r5, [r7, #12]
  405e04:	4621      	mov	r1, r4
  405e06:	61f6      	str	r6, [r6, #28]
  405e08:	f8c6 b020 	str.w	fp, [r6, #32]
  405e0c:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  405e10:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  405e14:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  405e18:	81a8      	strh	r0, [r5, #12]
  405e1a:	81ea      	strh	r2, [r5, #14]
  405e1c:	602c      	str	r4, [r5, #0]
  405e1e:	606c      	str	r4, [r5, #4]
  405e20:	60ac      	str	r4, [r5, #8]
  405e22:	666c      	str	r4, [r5, #100]	; 0x64
  405e24:	612c      	str	r4, [r5, #16]
  405e26:	616c      	str	r4, [r5, #20]
  405e28:	61ac      	str	r4, [r5, #24]
  405e2a:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  405e2e:	2208      	movs	r2, #8
  405e30:	f7fc fbbc 	bl	4025ac <memset>
  405e34:	9b01      	ldr	r3, [sp, #4]
  405e36:	61ed      	str	r5, [r5, #28]
  405e38:	f8c5 b020 	str.w	fp, [r5, #32]
  405e3c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  405e40:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  405e44:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  405e48:	63bb      	str	r3, [r7, #56]	; 0x38
  405e4a:	b003      	add	sp, #12
  405e4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405e50:	00405d69 	.word	0x00405d69
  405e54:	00407119 	.word	0x00407119
  405e58:	0040713d 	.word	0x0040713d
  405e5c:	00407179 	.word	0x00407179
  405e60:	00407199 	.word	0x00407199

00405e64 <__sinit>:
  405e64:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405e66:	b103      	cbz	r3, 405e6a <__sinit+0x6>
  405e68:	4770      	bx	lr
  405e6a:	f7ff bf83 	b.w	405d74 <__sinit.part.1>
  405e6e:	bf00      	nop

00405e70 <__sfp_lock_acquire>:
  405e70:	4770      	bx	lr
  405e72:	bf00      	nop

00405e74 <__sfp_lock_release>:
  405e74:	4770      	bx	lr
  405e76:	bf00      	nop

00405e78 <__libc_fini_array>:
  405e78:	b538      	push	{r3, r4, r5, lr}
  405e7a:	4c0a      	ldr	r4, [pc, #40]	; (405ea4 <__libc_fini_array+0x2c>)
  405e7c:	4d0a      	ldr	r5, [pc, #40]	; (405ea8 <__libc_fini_array+0x30>)
  405e7e:	1b64      	subs	r4, r4, r5
  405e80:	10a4      	asrs	r4, r4, #2
  405e82:	d00a      	beq.n	405e9a <__libc_fini_array+0x22>
  405e84:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  405e88:	3b01      	subs	r3, #1
  405e8a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  405e8e:	3c01      	subs	r4, #1
  405e90:	f855 3904 	ldr.w	r3, [r5], #-4
  405e94:	4798      	blx	r3
  405e96:	2c00      	cmp	r4, #0
  405e98:	d1f9      	bne.n	405e8e <__libc_fini_array+0x16>
  405e9a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  405e9e:	f002 bc3d 	b.w	40871c <_fini>
  405ea2:	bf00      	nop
  405ea4:	0040872c 	.word	0x0040872c
  405ea8:	00408728 	.word	0x00408728

00405eac <__fputwc>:
  405eac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  405eb0:	b083      	sub	sp, #12
  405eb2:	4607      	mov	r7, r0
  405eb4:	4688      	mov	r8, r1
  405eb6:	4614      	mov	r4, r2
  405eb8:	f000 fb2e 	bl	406518 <__locale_mb_cur_max>
  405ebc:	2801      	cmp	r0, #1
  405ebe:	d033      	beq.n	405f28 <__fputwc+0x7c>
  405ec0:	4642      	mov	r2, r8
  405ec2:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  405ec6:	a901      	add	r1, sp, #4
  405ec8:	4638      	mov	r0, r7
  405eca:	f001 fa3f 	bl	40734c <_wcrtomb_r>
  405ece:	1c42      	adds	r2, r0, #1
  405ed0:	4606      	mov	r6, r0
  405ed2:	d022      	beq.n	405f1a <__fputwc+0x6e>
  405ed4:	b390      	cbz	r0, 405f3c <__fputwc+0x90>
  405ed6:	f89d 1004 	ldrb.w	r1, [sp, #4]
  405eda:	2500      	movs	r5, #0
  405edc:	f10d 0904 	add.w	r9, sp, #4
  405ee0:	e008      	b.n	405ef4 <__fputwc+0x48>
  405ee2:	6823      	ldr	r3, [r4, #0]
  405ee4:	1c5a      	adds	r2, r3, #1
  405ee6:	6022      	str	r2, [r4, #0]
  405ee8:	7019      	strb	r1, [r3, #0]
  405eea:	3501      	adds	r5, #1
  405eec:	42b5      	cmp	r5, r6
  405eee:	d225      	bcs.n	405f3c <__fputwc+0x90>
  405ef0:	f815 1009 	ldrb.w	r1, [r5, r9]
  405ef4:	68a3      	ldr	r3, [r4, #8]
  405ef6:	3b01      	subs	r3, #1
  405ef8:	2b00      	cmp	r3, #0
  405efa:	60a3      	str	r3, [r4, #8]
  405efc:	daf1      	bge.n	405ee2 <__fputwc+0x36>
  405efe:	69a2      	ldr	r2, [r4, #24]
  405f00:	4293      	cmp	r3, r2
  405f02:	db01      	blt.n	405f08 <__fputwc+0x5c>
  405f04:	290a      	cmp	r1, #10
  405f06:	d1ec      	bne.n	405ee2 <__fputwc+0x36>
  405f08:	4622      	mov	r2, r4
  405f0a:	4638      	mov	r0, r7
  405f0c:	f001 f9c6 	bl	40729c <__swbuf_r>
  405f10:	1c43      	adds	r3, r0, #1
  405f12:	d1ea      	bne.n	405eea <__fputwc+0x3e>
  405f14:	b003      	add	sp, #12
  405f16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  405f1a:	89a3      	ldrh	r3, [r4, #12]
  405f1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405f20:	81a3      	strh	r3, [r4, #12]
  405f22:	b003      	add	sp, #12
  405f24:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  405f28:	f108 33ff 	add.w	r3, r8, #4294967295
  405f2c:	2bfe      	cmp	r3, #254	; 0xfe
  405f2e:	d8c7      	bhi.n	405ec0 <__fputwc+0x14>
  405f30:	fa5f f188 	uxtb.w	r1, r8
  405f34:	4606      	mov	r6, r0
  405f36:	f88d 1004 	strb.w	r1, [sp, #4]
  405f3a:	e7ce      	b.n	405eda <__fputwc+0x2e>
  405f3c:	4640      	mov	r0, r8
  405f3e:	b003      	add	sp, #12
  405f40:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00405f44 <_fputwc_r>:
  405f44:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  405f48:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  405f4c:	d10a      	bne.n	405f64 <_fputwc_r+0x20>
  405f4e:	b410      	push	{r4}
  405f50:	6e54      	ldr	r4, [r2, #100]	; 0x64
  405f52:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  405f56:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  405f5a:	6654      	str	r4, [r2, #100]	; 0x64
  405f5c:	8193      	strh	r3, [r2, #12]
  405f5e:	bc10      	pop	{r4}
  405f60:	f7ff bfa4 	b.w	405eac <__fputwc>
  405f64:	f7ff bfa2 	b.w	405eac <__fputwc>

00405f68 <_malloc_trim_r>:
  405f68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405f6a:	460c      	mov	r4, r1
  405f6c:	4f23      	ldr	r7, [pc, #140]	; (405ffc <_malloc_trim_r+0x94>)
  405f6e:	4606      	mov	r6, r0
  405f70:	f7fc fb6a 	bl	402648 <__malloc_lock>
  405f74:	68bb      	ldr	r3, [r7, #8]
  405f76:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  405f7a:	685d      	ldr	r5, [r3, #4]
  405f7c:	310f      	adds	r1, #15
  405f7e:	f025 0503 	bic.w	r5, r5, #3
  405f82:	4429      	add	r1, r5
  405f84:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  405f88:	f021 010f 	bic.w	r1, r1, #15
  405f8c:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  405f90:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  405f94:	db07      	blt.n	405fa6 <_malloc_trim_r+0x3e>
  405f96:	2100      	movs	r1, #0
  405f98:	4630      	mov	r0, r6
  405f9a:	f7fc fb59 	bl	402650 <_sbrk_r>
  405f9e:	68bb      	ldr	r3, [r7, #8]
  405fa0:	442b      	add	r3, r5
  405fa2:	4298      	cmp	r0, r3
  405fa4:	d004      	beq.n	405fb0 <_malloc_trim_r+0x48>
  405fa6:	4630      	mov	r0, r6
  405fa8:	f7fc fb50 	bl	40264c <__malloc_unlock>
  405fac:	2000      	movs	r0, #0
  405fae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405fb0:	4261      	negs	r1, r4
  405fb2:	4630      	mov	r0, r6
  405fb4:	f7fc fb4c 	bl	402650 <_sbrk_r>
  405fb8:	3001      	adds	r0, #1
  405fba:	d00d      	beq.n	405fd8 <_malloc_trim_r+0x70>
  405fbc:	4b10      	ldr	r3, [pc, #64]	; (406000 <_malloc_trim_r+0x98>)
  405fbe:	68ba      	ldr	r2, [r7, #8]
  405fc0:	6819      	ldr	r1, [r3, #0]
  405fc2:	1b2d      	subs	r5, r5, r4
  405fc4:	f045 0501 	orr.w	r5, r5, #1
  405fc8:	4630      	mov	r0, r6
  405fca:	1b09      	subs	r1, r1, r4
  405fcc:	6055      	str	r5, [r2, #4]
  405fce:	6019      	str	r1, [r3, #0]
  405fd0:	f7fc fb3c 	bl	40264c <__malloc_unlock>
  405fd4:	2001      	movs	r0, #1
  405fd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405fd8:	2100      	movs	r1, #0
  405fda:	4630      	mov	r0, r6
  405fdc:	f7fc fb38 	bl	402650 <_sbrk_r>
  405fe0:	68ba      	ldr	r2, [r7, #8]
  405fe2:	1a83      	subs	r3, r0, r2
  405fe4:	2b0f      	cmp	r3, #15
  405fe6:	ddde      	ble.n	405fa6 <_malloc_trim_r+0x3e>
  405fe8:	4c06      	ldr	r4, [pc, #24]	; (406004 <_malloc_trim_r+0x9c>)
  405fea:	4905      	ldr	r1, [pc, #20]	; (406000 <_malloc_trim_r+0x98>)
  405fec:	6824      	ldr	r4, [r4, #0]
  405fee:	f043 0301 	orr.w	r3, r3, #1
  405ff2:	1b00      	subs	r0, r0, r4
  405ff4:	6053      	str	r3, [r2, #4]
  405ff6:	6008      	str	r0, [r1, #0]
  405ff8:	e7d5      	b.n	405fa6 <_malloc_trim_r+0x3e>
  405ffa:	bf00      	nop
  405ffc:	20000520 	.word	0x20000520
  406000:	20000d54 	.word	0x20000d54
  406004:	20000928 	.word	0x20000928

00406008 <_free_r>:
  406008:	2900      	cmp	r1, #0
  40600a:	d044      	beq.n	406096 <_free_r+0x8e>
  40600c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406010:	460d      	mov	r5, r1
  406012:	4680      	mov	r8, r0
  406014:	f7fc fb18 	bl	402648 <__malloc_lock>
  406018:	f855 7c04 	ldr.w	r7, [r5, #-4]
  40601c:	4969      	ldr	r1, [pc, #420]	; (4061c4 <_free_r+0x1bc>)
  40601e:	f1a5 0408 	sub.w	r4, r5, #8
  406022:	f027 0301 	bic.w	r3, r7, #1
  406026:	18e2      	adds	r2, r4, r3
  406028:	688e      	ldr	r6, [r1, #8]
  40602a:	6850      	ldr	r0, [r2, #4]
  40602c:	42b2      	cmp	r2, r6
  40602e:	f020 0003 	bic.w	r0, r0, #3
  406032:	d05e      	beq.n	4060f2 <_free_r+0xea>
  406034:	07fe      	lsls	r6, r7, #31
  406036:	6050      	str	r0, [r2, #4]
  406038:	d40b      	bmi.n	406052 <_free_r+0x4a>
  40603a:	f855 7c08 	ldr.w	r7, [r5, #-8]
  40603e:	f101 0e08 	add.w	lr, r1, #8
  406042:	1be4      	subs	r4, r4, r7
  406044:	68a5      	ldr	r5, [r4, #8]
  406046:	443b      	add	r3, r7
  406048:	4575      	cmp	r5, lr
  40604a:	d06d      	beq.n	406128 <_free_r+0x120>
  40604c:	68e7      	ldr	r7, [r4, #12]
  40604e:	60ef      	str	r7, [r5, #12]
  406050:	60bd      	str	r5, [r7, #8]
  406052:	1815      	adds	r5, r2, r0
  406054:	686d      	ldr	r5, [r5, #4]
  406056:	07ed      	lsls	r5, r5, #31
  406058:	d53e      	bpl.n	4060d8 <_free_r+0xd0>
  40605a:	f043 0201 	orr.w	r2, r3, #1
  40605e:	6062      	str	r2, [r4, #4]
  406060:	50e3      	str	r3, [r4, r3]
  406062:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  406066:	d217      	bcs.n	406098 <_free_r+0x90>
  406068:	2201      	movs	r2, #1
  40606a:	08db      	lsrs	r3, r3, #3
  40606c:	1098      	asrs	r0, r3, #2
  40606e:	684d      	ldr	r5, [r1, #4]
  406070:	4413      	add	r3, r2
  406072:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
  406076:	4082      	lsls	r2, r0
  406078:	eb01 00c3 	add.w	r0, r1, r3, lsl #3
  40607c:	432a      	orrs	r2, r5
  40607e:	3808      	subs	r0, #8
  406080:	60e0      	str	r0, [r4, #12]
  406082:	60a7      	str	r7, [r4, #8]
  406084:	604a      	str	r2, [r1, #4]
  406086:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
  40608a:	60fc      	str	r4, [r7, #12]
  40608c:	4640      	mov	r0, r8
  40608e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406092:	f7fc badb 	b.w	40264c <__malloc_unlock>
  406096:	4770      	bx	lr
  406098:	0a5a      	lsrs	r2, r3, #9
  40609a:	2a04      	cmp	r2, #4
  40609c:	d852      	bhi.n	406144 <_free_r+0x13c>
  40609e:	099a      	lsrs	r2, r3, #6
  4060a0:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4060a4:	00ff      	lsls	r7, r7, #3
  4060a6:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4060aa:	19c8      	adds	r0, r1, r7
  4060ac:	59ca      	ldr	r2, [r1, r7]
  4060ae:	3808      	subs	r0, #8
  4060b0:	4290      	cmp	r0, r2
  4060b2:	d04f      	beq.n	406154 <_free_r+0x14c>
  4060b4:	6851      	ldr	r1, [r2, #4]
  4060b6:	f021 0103 	bic.w	r1, r1, #3
  4060ba:	428b      	cmp	r3, r1
  4060bc:	d232      	bcs.n	406124 <_free_r+0x11c>
  4060be:	6892      	ldr	r2, [r2, #8]
  4060c0:	4290      	cmp	r0, r2
  4060c2:	d1f7      	bne.n	4060b4 <_free_r+0xac>
  4060c4:	68c3      	ldr	r3, [r0, #12]
  4060c6:	60a0      	str	r0, [r4, #8]
  4060c8:	60e3      	str	r3, [r4, #12]
  4060ca:	609c      	str	r4, [r3, #8]
  4060cc:	60c4      	str	r4, [r0, #12]
  4060ce:	4640      	mov	r0, r8
  4060d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4060d4:	f7fc baba 	b.w	40264c <__malloc_unlock>
  4060d8:	6895      	ldr	r5, [r2, #8]
  4060da:	4f3b      	ldr	r7, [pc, #236]	; (4061c8 <_free_r+0x1c0>)
  4060dc:	4403      	add	r3, r0
  4060de:	42bd      	cmp	r5, r7
  4060e0:	d040      	beq.n	406164 <_free_r+0x15c>
  4060e2:	68d0      	ldr	r0, [r2, #12]
  4060e4:	f043 0201 	orr.w	r2, r3, #1
  4060e8:	60e8      	str	r0, [r5, #12]
  4060ea:	6085      	str	r5, [r0, #8]
  4060ec:	6062      	str	r2, [r4, #4]
  4060ee:	50e3      	str	r3, [r4, r3]
  4060f0:	e7b7      	b.n	406062 <_free_r+0x5a>
  4060f2:	07ff      	lsls	r7, r7, #31
  4060f4:	4403      	add	r3, r0
  4060f6:	d407      	bmi.n	406108 <_free_r+0x100>
  4060f8:	f855 5c08 	ldr.w	r5, [r5, #-8]
  4060fc:	1b64      	subs	r4, r4, r5
  4060fe:	68e2      	ldr	r2, [r4, #12]
  406100:	68a0      	ldr	r0, [r4, #8]
  406102:	442b      	add	r3, r5
  406104:	60c2      	str	r2, [r0, #12]
  406106:	6090      	str	r0, [r2, #8]
  406108:	4a30      	ldr	r2, [pc, #192]	; (4061cc <_free_r+0x1c4>)
  40610a:	f043 0001 	orr.w	r0, r3, #1
  40610e:	6812      	ldr	r2, [r2, #0]
  406110:	6060      	str	r0, [r4, #4]
  406112:	4293      	cmp	r3, r2
  406114:	608c      	str	r4, [r1, #8]
  406116:	d3b9      	bcc.n	40608c <_free_r+0x84>
  406118:	4b2d      	ldr	r3, [pc, #180]	; (4061d0 <_free_r+0x1c8>)
  40611a:	4640      	mov	r0, r8
  40611c:	6819      	ldr	r1, [r3, #0]
  40611e:	f7ff ff23 	bl	405f68 <_malloc_trim_r>
  406122:	e7b3      	b.n	40608c <_free_r+0x84>
  406124:	4610      	mov	r0, r2
  406126:	e7cd      	b.n	4060c4 <_free_r+0xbc>
  406128:	1811      	adds	r1, r2, r0
  40612a:	6849      	ldr	r1, [r1, #4]
  40612c:	07c9      	lsls	r1, r1, #31
  40612e:	d444      	bmi.n	4061ba <_free_r+0x1b2>
  406130:	6891      	ldr	r1, [r2, #8]
  406132:	4403      	add	r3, r0
  406134:	68d2      	ldr	r2, [r2, #12]
  406136:	f043 0001 	orr.w	r0, r3, #1
  40613a:	60ca      	str	r2, [r1, #12]
  40613c:	6091      	str	r1, [r2, #8]
  40613e:	6060      	str	r0, [r4, #4]
  406140:	50e3      	str	r3, [r4, r3]
  406142:	e7a3      	b.n	40608c <_free_r+0x84>
  406144:	2a14      	cmp	r2, #20
  406146:	d816      	bhi.n	406176 <_free_r+0x16e>
  406148:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  40614c:	00ff      	lsls	r7, r7, #3
  40614e:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  406152:	e7aa      	b.n	4060aa <_free_r+0xa2>
  406154:	2301      	movs	r3, #1
  406156:	10aa      	asrs	r2, r5, #2
  406158:	684d      	ldr	r5, [r1, #4]
  40615a:	4093      	lsls	r3, r2
  40615c:	432b      	orrs	r3, r5
  40615e:	604b      	str	r3, [r1, #4]
  406160:	4603      	mov	r3, r0
  406162:	e7b0      	b.n	4060c6 <_free_r+0xbe>
  406164:	f043 0201 	orr.w	r2, r3, #1
  406168:	614c      	str	r4, [r1, #20]
  40616a:	610c      	str	r4, [r1, #16]
  40616c:	60e5      	str	r5, [r4, #12]
  40616e:	60a5      	str	r5, [r4, #8]
  406170:	6062      	str	r2, [r4, #4]
  406172:	50e3      	str	r3, [r4, r3]
  406174:	e78a      	b.n	40608c <_free_r+0x84>
  406176:	2a54      	cmp	r2, #84	; 0x54
  406178:	d806      	bhi.n	406188 <_free_r+0x180>
  40617a:	0b1a      	lsrs	r2, r3, #12
  40617c:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  406180:	00ff      	lsls	r7, r7, #3
  406182:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  406186:	e790      	b.n	4060aa <_free_r+0xa2>
  406188:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40618c:	d806      	bhi.n	40619c <_free_r+0x194>
  40618e:	0bda      	lsrs	r2, r3, #15
  406190:	f102 0778 	add.w	r7, r2, #120	; 0x78
  406194:	00ff      	lsls	r7, r7, #3
  406196:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40619a:	e786      	b.n	4060aa <_free_r+0xa2>
  40619c:	f240 5054 	movw	r0, #1364	; 0x554
  4061a0:	4282      	cmp	r2, r0
  4061a2:	d806      	bhi.n	4061b2 <_free_r+0x1aa>
  4061a4:	0c9a      	lsrs	r2, r3, #18
  4061a6:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4061aa:	00ff      	lsls	r7, r7, #3
  4061ac:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4061b0:	e77b      	b.n	4060aa <_free_r+0xa2>
  4061b2:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  4061b6:	257e      	movs	r5, #126	; 0x7e
  4061b8:	e777      	b.n	4060aa <_free_r+0xa2>
  4061ba:	f043 0101 	orr.w	r1, r3, #1
  4061be:	6061      	str	r1, [r4, #4]
  4061c0:	6013      	str	r3, [r2, #0]
  4061c2:	e763      	b.n	40608c <_free_r+0x84>
  4061c4:	20000520 	.word	0x20000520
  4061c8:	20000528 	.word	0x20000528
  4061cc:	2000092c 	.word	0x2000092c
  4061d0:	20000d84 	.word	0x20000d84

004061d4 <__sfvwrite_r>:
  4061d4:	6893      	ldr	r3, [r2, #8]
  4061d6:	2b00      	cmp	r3, #0
  4061d8:	d071      	beq.n	4062be <__sfvwrite_r+0xea>
  4061da:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4061de:	898b      	ldrh	r3, [r1, #12]
  4061e0:	b083      	sub	sp, #12
  4061e2:	460c      	mov	r4, r1
  4061e4:	0719      	lsls	r1, r3, #28
  4061e6:	9000      	str	r0, [sp, #0]
  4061e8:	4616      	mov	r6, r2
  4061ea:	d525      	bpl.n	406238 <__sfvwrite_r+0x64>
  4061ec:	6922      	ldr	r2, [r4, #16]
  4061ee:	b31a      	cbz	r2, 406238 <__sfvwrite_r+0x64>
  4061f0:	f013 0002 	ands.w	r0, r3, #2
  4061f4:	6835      	ldr	r5, [r6, #0]
  4061f6:	d02b      	beq.n	406250 <__sfvwrite_r+0x7c>
  4061f8:	f04f 0900 	mov.w	r9, #0
  4061fc:	46b0      	mov	r8, r6
  4061fe:	464f      	mov	r7, r9
  406200:	f8df a2c0 	ldr.w	sl, [pc, #704]	; 4064c4 <__sfvwrite_r+0x2f0>
  406204:	2f00      	cmp	r7, #0
  406206:	d055      	beq.n	4062b4 <__sfvwrite_r+0xe0>
  406208:	4557      	cmp	r7, sl
  40620a:	463b      	mov	r3, r7
  40620c:	464a      	mov	r2, r9
  40620e:	bf28      	it	cs
  406210:	4653      	movcs	r3, sl
  406212:	69e1      	ldr	r1, [r4, #28]
  406214:	9800      	ldr	r0, [sp, #0]
  406216:	6a66      	ldr	r6, [r4, #36]	; 0x24
  406218:	47b0      	blx	r6
  40621a:	2800      	cmp	r0, #0
  40621c:	dd56      	ble.n	4062cc <__sfvwrite_r+0xf8>
  40621e:	f8d8 3008 	ldr.w	r3, [r8, #8]
  406222:	4481      	add	r9, r0
  406224:	1a1b      	subs	r3, r3, r0
  406226:	1a3f      	subs	r7, r7, r0
  406228:	f8c8 3008 	str.w	r3, [r8, #8]
  40622c:	2b00      	cmp	r3, #0
  40622e:	d1e9      	bne.n	406204 <__sfvwrite_r+0x30>
  406230:	2000      	movs	r0, #0
  406232:	b003      	add	sp, #12
  406234:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406238:	4621      	mov	r1, r4
  40623a:	9800      	ldr	r0, [sp, #0]
  40623c:	f7fe fcb8 	bl	404bb0 <__swsetup_r>
  406240:	2800      	cmp	r0, #0
  406242:	f040 8135 	bne.w	4064b0 <__sfvwrite_r+0x2dc>
  406246:	89a3      	ldrh	r3, [r4, #12]
  406248:	6835      	ldr	r5, [r6, #0]
  40624a:	f013 0002 	ands.w	r0, r3, #2
  40624e:	d1d3      	bne.n	4061f8 <__sfvwrite_r+0x24>
  406250:	f013 0901 	ands.w	r9, r3, #1
  406254:	d144      	bne.n	4062e0 <__sfvwrite_r+0x10c>
  406256:	464f      	mov	r7, r9
  406258:	9601      	str	r6, [sp, #4]
  40625a:	b337      	cbz	r7, 4062aa <__sfvwrite_r+0xd6>
  40625c:	059a      	lsls	r2, r3, #22
  40625e:	f8d4 8008 	ldr.w	r8, [r4, #8]
  406262:	f140 8085 	bpl.w	406370 <__sfvwrite_r+0x19c>
  406266:	4547      	cmp	r7, r8
  406268:	46c3      	mov	fp, r8
  40626a:	f0c0 80ad 	bcc.w	4063c8 <__sfvwrite_r+0x1f4>
  40626e:	f413 6f90 	tst.w	r3, #1152	; 0x480
  406272:	f040 80ae 	bne.w	4063d2 <__sfvwrite_r+0x1fe>
  406276:	46ba      	mov	sl, r7
  406278:	6820      	ldr	r0, [r4, #0]
  40627a:	465a      	mov	r2, fp
  40627c:	4649      	mov	r1, r9
  40627e:	f000 fa35 	bl	4066ec <memmove>
  406282:	68a2      	ldr	r2, [r4, #8]
  406284:	6823      	ldr	r3, [r4, #0]
  406286:	eba2 0208 	sub.w	r2, r2, r8
  40628a:	445b      	add	r3, fp
  40628c:	60a2      	str	r2, [r4, #8]
  40628e:	6023      	str	r3, [r4, #0]
  406290:	9a01      	ldr	r2, [sp, #4]
  406292:	44d1      	add	r9, sl
  406294:	6893      	ldr	r3, [r2, #8]
  406296:	eba7 070a 	sub.w	r7, r7, sl
  40629a:	eba3 030a 	sub.w	r3, r3, sl
  40629e:	6093      	str	r3, [r2, #8]
  4062a0:	2b00      	cmp	r3, #0
  4062a2:	d0c5      	beq.n	406230 <__sfvwrite_r+0x5c>
  4062a4:	89a3      	ldrh	r3, [r4, #12]
  4062a6:	2f00      	cmp	r7, #0
  4062a8:	d1d8      	bne.n	40625c <__sfvwrite_r+0x88>
  4062aa:	f8d5 9000 	ldr.w	r9, [r5]
  4062ae:	686f      	ldr	r7, [r5, #4]
  4062b0:	3508      	adds	r5, #8
  4062b2:	e7d2      	b.n	40625a <__sfvwrite_r+0x86>
  4062b4:	f8d5 9000 	ldr.w	r9, [r5]
  4062b8:	686f      	ldr	r7, [r5, #4]
  4062ba:	3508      	adds	r5, #8
  4062bc:	e7a2      	b.n	406204 <__sfvwrite_r+0x30>
  4062be:	2000      	movs	r0, #0
  4062c0:	4770      	bx	lr
  4062c2:	4621      	mov	r1, r4
  4062c4:	9800      	ldr	r0, [sp, #0]
  4062c6:	f7ff fd39 	bl	405d3c <_fflush_r>
  4062ca:	b378      	cbz	r0, 40632c <__sfvwrite_r+0x158>
  4062cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4062d0:	f04f 30ff 	mov.w	r0, #4294967295
  4062d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4062d8:	81a3      	strh	r3, [r4, #12]
  4062da:	b003      	add	sp, #12
  4062dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4062e0:	4681      	mov	r9, r0
  4062e2:	4633      	mov	r3, r6
  4062e4:	464e      	mov	r6, r9
  4062e6:	46a8      	mov	r8, r5
  4062e8:	469a      	mov	sl, r3
  4062ea:	464d      	mov	r5, r9
  4062ec:	b356      	cbz	r6, 406344 <__sfvwrite_r+0x170>
  4062ee:	2800      	cmp	r0, #0
  4062f0:	d032      	beq.n	406358 <__sfvwrite_r+0x184>
  4062f2:	45b1      	cmp	r9, r6
  4062f4:	46cb      	mov	fp, r9
  4062f6:	bf28      	it	cs
  4062f8:	46b3      	movcs	fp, r6
  4062fa:	6820      	ldr	r0, [r4, #0]
  4062fc:	6923      	ldr	r3, [r4, #16]
  4062fe:	465f      	mov	r7, fp
  406300:	4298      	cmp	r0, r3
  406302:	6962      	ldr	r2, [r4, #20]
  406304:	d904      	bls.n	406310 <__sfvwrite_r+0x13c>
  406306:	68a3      	ldr	r3, [r4, #8]
  406308:	4413      	add	r3, r2
  40630a:	459b      	cmp	fp, r3
  40630c:	f300 80a8 	bgt.w	406460 <__sfvwrite_r+0x28c>
  406310:	4593      	cmp	fp, r2
  406312:	db4d      	blt.n	4063b0 <__sfvwrite_r+0x1dc>
  406314:	4613      	mov	r3, r2
  406316:	6a67      	ldr	r7, [r4, #36]	; 0x24
  406318:	462a      	mov	r2, r5
  40631a:	69e1      	ldr	r1, [r4, #28]
  40631c:	9800      	ldr	r0, [sp, #0]
  40631e:	47b8      	blx	r7
  406320:	1e07      	subs	r7, r0, #0
  406322:	ddd3      	ble.n	4062cc <__sfvwrite_r+0xf8>
  406324:	ebb9 0907 	subs.w	r9, r9, r7
  406328:	d0cb      	beq.n	4062c2 <__sfvwrite_r+0xee>
  40632a:	2001      	movs	r0, #1
  40632c:	f8da 3008 	ldr.w	r3, [sl, #8]
  406330:	443d      	add	r5, r7
  406332:	1bdb      	subs	r3, r3, r7
  406334:	1bf6      	subs	r6, r6, r7
  406336:	f8ca 3008 	str.w	r3, [sl, #8]
  40633a:	2b00      	cmp	r3, #0
  40633c:	f43f af78 	beq.w	406230 <__sfvwrite_r+0x5c>
  406340:	2e00      	cmp	r6, #0
  406342:	d1d4      	bne.n	4062ee <__sfvwrite_r+0x11a>
  406344:	f108 0308 	add.w	r3, r8, #8
  406348:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40634c:	4698      	mov	r8, r3
  40634e:	f853 5c08 	ldr.w	r5, [r3, #-8]
  406352:	3308      	adds	r3, #8
  406354:	2e00      	cmp	r6, #0
  406356:	d0f7      	beq.n	406348 <__sfvwrite_r+0x174>
  406358:	4632      	mov	r2, r6
  40635a:	210a      	movs	r1, #10
  40635c:	4628      	mov	r0, r5
  40635e:	f000 f97f 	bl	406660 <memchr>
  406362:	2800      	cmp	r0, #0
  406364:	f000 80a1 	beq.w	4064aa <__sfvwrite_r+0x2d6>
  406368:	3001      	adds	r0, #1
  40636a:	eba0 0905 	sub.w	r9, r0, r5
  40636e:	e7c0      	b.n	4062f2 <__sfvwrite_r+0x11e>
  406370:	6820      	ldr	r0, [r4, #0]
  406372:	6923      	ldr	r3, [r4, #16]
  406374:	4298      	cmp	r0, r3
  406376:	d802      	bhi.n	40637e <__sfvwrite_r+0x1aa>
  406378:	6963      	ldr	r3, [r4, #20]
  40637a:	429f      	cmp	r7, r3
  40637c:	d25d      	bcs.n	40643a <__sfvwrite_r+0x266>
  40637e:	45b8      	cmp	r8, r7
  406380:	bf28      	it	cs
  406382:	46b8      	movcs	r8, r7
  406384:	4649      	mov	r1, r9
  406386:	4642      	mov	r2, r8
  406388:	f000 f9b0 	bl	4066ec <memmove>
  40638c:	68a3      	ldr	r3, [r4, #8]
  40638e:	6822      	ldr	r2, [r4, #0]
  406390:	eba3 0308 	sub.w	r3, r3, r8
  406394:	4442      	add	r2, r8
  406396:	60a3      	str	r3, [r4, #8]
  406398:	6022      	str	r2, [r4, #0]
  40639a:	b10b      	cbz	r3, 4063a0 <__sfvwrite_r+0x1cc>
  40639c:	46c2      	mov	sl, r8
  40639e:	e777      	b.n	406290 <__sfvwrite_r+0xbc>
  4063a0:	4621      	mov	r1, r4
  4063a2:	9800      	ldr	r0, [sp, #0]
  4063a4:	f7ff fcca 	bl	405d3c <_fflush_r>
  4063a8:	2800      	cmp	r0, #0
  4063aa:	d18f      	bne.n	4062cc <__sfvwrite_r+0xf8>
  4063ac:	46c2      	mov	sl, r8
  4063ae:	e76f      	b.n	406290 <__sfvwrite_r+0xbc>
  4063b0:	465a      	mov	r2, fp
  4063b2:	4629      	mov	r1, r5
  4063b4:	f000 f99a 	bl	4066ec <memmove>
  4063b8:	68a2      	ldr	r2, [r4, #8]
  4063ba:	6823      	ldr	r3, [r4, #0]
  4063bc:	eba2 020b 	sub.w	r2, r2, fp
  4063c0:	445b      	add	r3, fp
  4063c2:	60a2      	str	r2, [r4, #8]
  4063c4:	6023      	str	r3, [r4, #0]
  4063c6:	e7ad      	b.n	406324 <__sfvwrite_r+0x150>
  4063c8:	46b8      	mov	r8, r7
  4063ca:	46ba      	mov	sl, r7
  4063cc:	46bb      	mov	fp, r7
  4063ce:	6820      	ldr	r0, [r4, #0]
  4063d0:	e753      	b.n	40627a <__sfvwrite_r+0xa6>
  4063d2:	6962      	ldr	r2, [r4, #20]
  4063d4:	6820      	ldr	r0, [r4, #0]
  4063d6:	6921      	ldr	r1, [r4, #16]
  4063d8:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  4063dc:	eba0 0a01 	sub.w	sl, r0, r1
  4063e0:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  4063e4:	f10a 0001 	add.w	r0, sl, #1
  4063e8:	ea4f 0868 	mov.w	r8, r8, asr #1
  4063ec:	4438      	add	r0, r7
  4063ee:	4540      	cmp	r0, r8
  4063f0:	4642      	mov	r2, r8
  4063f2:	bf84      	itt	hi
  4063f4:	4680      	movhi	r8, r0
  4063f6:	4642      	movhi	r2, r8
  4063f8:	055b      	lsls	r3, r3, #21
  4063fa:	d544      	bpl.n	406486 <__sfvwrite_r+0x2b2>
  4063fc:	4611      	mov	r1, r2
  4063fe:	9800      	ldr	r0, [sp, #0]
  406400:	f7fb fd8c 	bl	401f1c <_malloc_r>
  406404:	4683      	mov	fp, r0
  406406:	2800      	cmp	r0, #0
  406408:	d055      	beq.n	4064b6 <__sfvwrite_r+0x2e2>
  40640a:	4652      	mov	r2, sl
  40640c:	6921      	ldr	r1, [r4, #16]
  40640e:	f7fc f857 	bl	4024c0 <memcpy>
  406412:	89a3      	ldrh	r3, [r4, #12]
  406414:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  406418:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40641c:	81a3      	strh	r3, [r4, #12]
  40641e:	eb0b 000a 	add.w	r0, fp, sl
  406422:	eba8 030a 	sub.w	r3, r8, sl
  406426:	f8c4 b010 	str.w	fp, [r4, #16]
  40642a:	f8c4 8014 	str.w	r8, [r4, #20]
  40642e:	6020      	str	r0, [r4, #0]
  406430:	60a3      	str	r3, [r4, #8]
  406432:	46b8      	mov	r8, r7
  406434:	46ba      	mov	sl, r7
  406436:	46bb      	mov	fp, r7
  406438:	e71f      	b.n	40627a <__sfvwrite_r+0xa6>
  40643a:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
  40643e:	42ba      	cmp	r2, r7
  406440:	bf28      	it	cs
  406442:	463a      	movcs	r2, r7
  406444:	fb92 f2f3 	sdiv	r2, r2, r3
  406448:	69e1      	ldr	r1, [r4, #28]
  40644a:	fb03 f302 	mul.w	r3, r3, r2
  40644e:	9800      	ldr	r0, [sp, #0]
  406450:	464a      	mov	r2, r9
  406452:	6a66      	ldr	r6, [r4, #36]	; 0x24
  406454:	47b0      	blx	r6
  406456:	f1b0 0a00 	subs.w	sl, r0, #0
  40645a:	f73f af19 	bgt.w	406290 <__sfvwrite_r+0xbc>
  40645e:	e735      	b.n	4062cc <__sfvwrite_r+0xf8>
  406460:	461a      	mov	r2, r3
  406462:	4629      	mov	r1, r5
  406464:	9301      	str	r3, [sp, #4]
  406466:	f000 f941 	bl	4066ec <memmove>
  40646a:	6822      	ldr	r2, [r4, #0]
  40646c:	9b01      	ldr	r3, [sp, #4]
  40646e:	4621      	mov	r1, r4
  406470:	441a      	add	r2, r3
  406472:	6022      	str	r2, [r4, #0]
  406474:	9800      	ldr	r0, [sp, #0]
  406476:	f7ff fc61 	bl	405d3c <_fflush_r>
  40647a:	9b01      	ldr	r3, [sp, #4]
  40647c:	2800      	cmp	r0, #0
  40647e:	f47f af25 	bne.w	4062cc <__sfvwrite_r+0xf8>
  406482:	461f      	mov	r7, r3
  406484:	e74e      	b.n	406324 <__sfvwrite_r+0x150>
  406486:	9800      	ldr	r0, [sp, #0]
  406488:	f000 fc90 	bl	406dac <_realloc_r>
  40648c:	4683      	mov	fp, r0
  40648e:	2800      	cmp	r0, #0
  406490:	d1c5      	bne.n	40641e <__sfvwrite_r+0x24a>
  406492:	9d00      	ldr	r5, [sp, #0]
  406494:	6921      	ldr	r1, [r4, #16]
  406496:	4628      	mov	r0, r5
  406498:	f7ff fdb6 	bl	406008 <_free_r>
  40649c:	220c      	movs	r2, #12
  40649e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4064a2:	602a      	str	r2, [r5, #0]
  4064a4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4064a8:	e712      	b.n	4062d0 <__sfvwrite_r+0xfc>
  4064aa:	f106 0901 	add.w	r9, r6, #1
  4064ae:	e720      	b.n	4062f2 <__sfvwrite_r+0x11e>
  4064b0:	f04f 30ff 	mov.w	r0, #4294967295
  4064b4:	e6bd      	b.n	406232 <__sfvwrite_r+0x5e>
  4064b6:	220c      	movs	r2, #12
  4064b8:	9900      	ldr	r1, [sp, #0]
  4064ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4064be:	600a      	str	r2, [r1, #0]
  4064c0:	e706      	b.n	4062d0 <__sfvwrite_r+0xfc>
  4064c2:	bf00      	nop
  4064c4:	7ffffc00 	.word	0x7ffffc00

004064c8 <_fwalk_reent>:
  4064c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4064cc:	f510 7638 	adds.w	r6, r0, #736	; 0x2e0
  4064d0:	d01e      	beq.n	406510 <_fwalk_reent+0x48>
  4064d2:	4688      	mov	r8, r1
  4064d4:	4607      	mov	r7, r0
  4064d6:	f04f 0900 	mov.w	r9, #0
  4064da:	6875      	ldr	r5, [r6, #4]
  4064dc:	68b4      	ldr	r4, [r6, #8]
  4064de:	3d01      	subs	r5, #1
  4064e0:	d410      	bmi.n	406504 <_fwalk_reent+0x3c>
  4064e2:	89a3      	ldrh	r3, [r4, #12]
  4064e4:	3d01      	subs	r5, #1
  4064e6:	2b01      	cmp	r3, #1
  4064e8:	d908      	bls.n	4064fc <_fwalk_reent+0x34>
  4064ea:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  4064ee:	3301      	adds	r3, #1
  4064f0:	d004      	beq.n	4064fc <_fwalk_reent+0x34>
  4064f2:	4621      	mov	r1, r4
  4064f4:	4638      	mov	r0, r7
  4064f6:	47c0      	blx	r8
  4064f8:	ea49 0900 	orr.w	r9, r9, r0
  4064fc:	1c6b      	adds	r3, r5, #1
  4064fe:	f104 0468 	add.w	r4, r4, #104	; 0x68
  406502:	d1ee      	bne.n	4064e2 <_fwalk_reent+0x1a>
  406504:	6836      	ldr	r6, [r6, #0]
  406506:	2e00      	cmp	r6, #0
  406508:	d1e7      	bne.n	4064da <_fwalk_reent+0x12>
  40650a:	4648      	mov	r0, r9
  40650c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406510:	46b1      	mov	r9, r6
  406512:	4648      	mov	r0, r9
  406514:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00406518 <__locale_mb_cur_max>:
  406518:	4b04      	ldr	r3, [pc, #16]	; (40652c <__locale_mb_cur_max+0x14>)
  40651a:	4a05      	ldr	r2, [pc, #20]	; (406530 <__locale_mb_cur_max+0x18>)
  40651c:	681b      	ldr	r3, [r3, #0]
  40651e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  406520:	2b00      	cmp	r3, #0
  406522:	bf08      	it	eq
  406524:	4613      	moveq	r3, r2
  406526:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  40652a:	4770      	bx	lr
  40652c:	200000f4 	.word	0x200000f4
  406530:	20000930 	.word	0x20000930

00406534 <_localeconv_r>:
  406534:	4a04      	ldr	r2, [pc, #16]	; (406548 <_localeconv_r+0x14>)
  406536:	4b05      	ldr	r3, [pc, #20]	; (40654c <_localeconv_r+0x18>)
  406538:	6812      	ldr	r2, [r2, #0]
  40653a:	6b50      	ldr	r0, [r2, #52]	; 0x34
  40653c:	2800      	cmp	r0, #0
  40653e:	bf08      	it	eq
  406540:	4618      	moveq	r0, r3
  406542:	30f0      	adds	r0, #240	; 0xf0
  406544:	4770      	bx	lr
  406546:	bf00      	nop
  406548:	200000f4 	.word	0x200000f4
  40654c:	20000930 	.word	0x20000930

00406550 <__swhatbuf_r>:
  406550:	b570      	push	{r4, r5, r6, lr}
  406552:	460c      	mov	r4, r1
  406554:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406558:	b090      	sub	sp, #64	; 0x40
  40655a:	2900      	cmp	r1, #0
  40655c:	4615      	mov	r5, r2
  40655e:	461e      	mov	r6, r3
  406560:	db14      	blt.n	40658c <__swhatbuf_r+0x3c>
  406562:	aa01      	add	r2, sp, #4
  406564:	f001 f816 	bl	407594 <_fstat_r>
  406568:	2800      	cmp	r0, #0
  40656a:	db0f      	blt.n	40658c <__swhatbuf_r+0x3c>
  40656c:	9a02      	ldr	r2, [sp, #8]
  40656e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  406572:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  406576:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  40657a:	fab2 f282 	clz	r2, r2
  40657e:	f44f 6000 	mov.w	r0, #2048	; 0x800
  406582:	0952      	lsrs	r2, r2, #5
  406584:	6032      	str	r2, [r6, #0]
  406586:	602b      	str	r3, [r5, #0]
  406588:	b010      	add	sp, #64	; 0x40
  40658a:	bd70      	pop	{r4, r5, r6, pc}
  40658c:	2300      	movs	r3, #0
  40658e:	89a2      	ldrh	r2, [r4, #12]
  406590:	6033      	str	r3, [r6, #0]
  406592:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  406596:	d004      	beq.n	4065a2 <__swhatbuf_r+0x52>
  406598:	2240      	movs	r2, #64	; 0x40
  40659a:	4618      	mov	r0, r3
  40659c:	602a      	str	r2, [r5, #0]
  40659e:	b010      	add	sp, #64	; 0x40
  4065a0:	bd70      	pop	{r4, r5, r6, pc}
  4065a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4065a6:	602b      	str	r3, [r5, #0]
  4065a8:	b010      	add	sp, #64	; 0x40
  4065aa:	bd70      	pop	{r4, r5, r6, pc}

004065ac <__smakebuf_r>:
  4065ac:	898a      	ldrh	r2, [r1, #12]
  4065ae:	460b      	mov	r3, r1
  4065b0:	0792      	lsls	r2, r2, #30
  4065b2:	d506      	bpl.n	4065c2 <__smakebuf_r+0x16>
  4065b4:	2101      	movs	r1, #1
  4065b6:	f103 0243 	add.w	r2, r3, #67	; 0x43
  4065ba:	6159      	str	r1, [r3, #20]
  4065bc:	601a      	str	r2, [r3, #0]
  4065be:	611a      	str	r2, [r3, #16]
  4065c0:	4770      	bx	lr
  4065c2:	b5f0      	push	{r4, r5, r6, r7, lr}
  4065c4:	b083      	sub	sp, #12
  4065c6:	ab01      	add	r3, sp, #4
  4065c8:	466a      	mov	r2, sp
  4065ca:	460c      	mov	r4, r1
  4065cc:	4605      	mov	r5, r0
  4065ce:	f7ff ffbf 	bl	406550 <__swhatbuf_r>
  4065d2:	9900      	ldr	r1, [sp, #0]
  4065d4:	4606      	mov	r6, r0
  4065d6:	4628      	mov	r0, r5
  4065d8:	f7fb fca0 	bl	401f1c <_malloc_r>
  4065dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4065e0:	b1d0      	cbz	r0, 406618 <__smakebuf_r+0x6c>
  4065e2:	e89d 0006 	ldmia.w	sp, {r1, r2}
  4065e6:	4f12      	ldr	r7, [pc, #72]	; (406630 <__smakebuf_r+0x84>)
  4065e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4065ec:	63ef      	str	r7, [r5, #60]	; 0x3c
  4065ee:	81a3      	strh	r3, [r4, #12]
  4065f0:	6020      	str	r0, [r4, #0]
  4065f2:	6120      	str	r0, [r4, #16]
  4065f4:	6161      	str	r1, [r4, #20]
  4065f6:	b91a      	cbnz	r2, 406600 <__smakebuf_r+0x54>
  4065f8:	4333      	orrs	r3, r6
  4065fa:	81a3      	strh	r3, [r4, #12]
  4065fc:	b003      	add	sp, #12
  4065fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406600:	4628      	mov	r0, r5
  406602:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406606:	f000 ffd9 	bl	4075bc <_isatty_r>
  40660a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40660e:	2800      	cmp	r0, #0
  406610:	d0f2      	beq.n	4065f8 <__smakebuf_r+0x4c>
  406612:	f043 0301 	orr.w	r3, r3, #1
  406616:	e7ef      	b.n	4065f8 <__smakebuf_r+0x4c>
  406618:	059a      	lsls	r2, r3, #22
  40661a:	d4ef      	bmi.n	4065fc <__smakebuf_r+0x50>
  40661c:	2101      	movs	r1, #1
  40661e:	f104 0243 	add.w	r2, r4, #67	; 0x43
  406622:	f043 0302 	orr.w	r3, r3, #2
  406626:	81a3      	strh	r3, [r4, #12]
  406628:	6161      	str	r1, [r4, #20]
  40662a:	6022      	str	r2, [r4, #0]
  40662c:	6122      	str	r2, [r4, #16]
  40662e:	e7e5      	b.n	4065fc <__smakebuf_r+0x50>
  406630:	00405d69 	.word	0x00405d69

00406634 <__ascii_mbtowc>:
  406634:	b082      	sub	sp, #8
  406636:	b149      	cbz	r1, 40664c <__ascii_mbtowc+0x18>
  406638:	b15a      	cbz	r2, 406652 <__ascii_mbtowc+0x1e>
  40663a:	b16b      	cbz	r3, 406658 <__ascii_mbtowc+0x24>
  40663c:	7813      	ldrb	r3, [r2, #0]
  40663e:	600b      	str	r3, [r1, #0]
  406640:	7812      	ldrb	r2, [r2, #0]
  406642:	1c10      	adds	r0, r2, #0
  406644:	bf18      	it	ne
  406646:	2001      	movne	r0, #1
  406648:	b002      	add	sp, #8
  40664a:	4770      	bx	lr
  40664c:	a901      	add	r1, sp, #4
  40664e:	2a00      	cmp	r2, #0
  406650:	d1f3      	bne.n	40663a <__ascii_mbtowc+0x6>
  406652:	4610      	mov	r0, r2
  406654:	b002      	add	sp, #8
  406656:	4770      	bx	lr
  406658:	f06f 0001 	mvn.w	r0, #1
  40665c:	e7f4      	b.n	406648 <__ascii_mbtowc+0x14>
  40665e:	bf00      	nop

00406660 <memchr>:
  406660:	0783      	lsls	r3, r0, #30
  406662:	b470      	push	{r4, r5, r6}
  406664:	b2cd      	uxtb	r5, r1
  406666:	d03d      	beq.n	4066e4 <memchr+0x84>
  406668:	1e54      	subs	r4, r2, #1
  40666a:	b30a      	cbz	r2, 4066b0 <memchr+0x50>
  40666c:	7803      	ldrb	r3, [r0, #0]
  40666e:	42ab      	cmp	r3, r5
  406670:	d01f      	beq.n	4066b2 <memchr+0x52>
  406672:	1c43      	adds	r3, r0, #1
  406674:	e005      	b.n	406682 <memchr+0x22>
  406676:	f114 34ff 	adds.w	r4, r4, #4294967295
  40667a:	d319      	bcc.n	4066b0 <memchr+0x50>
  40667c:	7802      	ldrb	r2, [r0, #0]
  40667e:	42aa      	cmp	r2, r5
  406680:	d017      	beq.n	4066b2 <memchr+0x52>
  406682:	f013 0f03 	tst.w	r3, #3
  406686:	4618      	mov	r0, r3
  406688:	f103 0301 	add.w	r3, r3, #1
  40668c:	d1f3      	bne.n	406676 <memchr+0x16>
  40668e:	2c03      	cmp	r4, #3
  406690:	d811      	bhi.n	4066b6 <memchr+0x56>
  406692:	b34c      	cbz	r4, 4066e8 <memchr+0x88>
  406694:	7803      	ldrb	r3, [r0, #0]
  406696:	42ab      	cmp	r3, r5
  406698:	d00b      	beq.n	4066b2 <memchr+0x52>
  40669a:	4404      	add	r4, r0
  40669c:	1c43      	adds	r3, r0, #1
  40669e:	e002      	b.n	4066a6 <memchr+0x46>
  4066a0:	7802      	ldrb	r2, [r0, #0]
  4066a2:	42aa      	cmp	r2, r5
  4066a4:	d005      	beq.n	4066b2 <memchr+0x52>
  4066a6:	429c      	cmp	r4, r3
  4066a8:	4618      	mov	r0, r3
  4066aa:	f103 0301 	add.w	r3, r3, #1
  4066ae:	d1f7      	bne.n	4066a0 <memchr+0x40>
  4066b0:	2000      	movs	r0, #0
  4066b2:	bc70      	pop	{r4, r5, r6}
  4066b4:	4770      	bx	lr
  4066b6:	0209      	lsls	r1, r1, #8
  4066b8:	b289      	uxth	r1, r1
  4066ba:	4329      	orrs	r1, r5
  4066bc:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4066c0:	6803      	ldr	r3, [r0, #0]
  4066c2:	4606      	mov	r6, r0
  4066c4:	404b      	eors	r3, r1
  4066c6:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  4066ca:	ea22 0303 	bic.w	r3, r2, r3
  4066ce:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  4066d2:	f100 0004 	add.w	r0, r0, #4
  4066d6:	d103      	bne.n	4066e0 <memchr+0x80>
  4066d8:	3c04      	subs	r4, #4
  4066da:	2c03      	cmp	r4, #3
  4066dc:	d8f0      	bhi.n	4066c0 <memchr+0x60>
  4066de:	e7d8      	b.n	406692 <memchr+0x32>
  4066e0:	4630      	mov	r0, r6
  4066e2:	e7d7      	b.n	406694 <memchr+0x34>
  4066e4:	4614      	mov	r4, r2
  4066e6:	e7d2      	b.n	40668e <memchr+0x2e>
  4066e8:	4620      	mov	r0, r4
  4066ea:	e7e2      	b.n	4066b2 <memchr+0x52>

004066ec <memmove>:
  4066ec:	4288      	cmp	r0, r1
  4066ee:	b5f0      	push	{r4, r5, r6, r7, lr}
  4066f0:	d90d      	bls.n	40670e <memmove+0x22>
  4066f2:	188b      	adds	r3, r1, r2
  4066f4:	4298      	cmp	r0, r3
  4066f6:	d20a      	bcs.n	40670e <memmove+0x22>
  4066f8:	1884      	adds	r4, r0, r2
  4066fa:	2a00      	cmp	r2, #0
  4066fc:	d051      	beq.n	4067a2 <memmove+0xb6>
  4066fe:	4622      	mov	r2, r4
  406700:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  406704:	4299      	cmp	r1, r3
  406706:	f802 4d01 	strb.w	r4, [r2, #-1]!
  40670a:	d1f9      	bne.n	406700 <memmove+0x14>
  40670c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40670e:	2a0f      	cmp	r2, #15
  406710:	d948      	bls.n	4067a4 <memmove+0xb8>
  406712:	ea41 0300 	orr.w	r3, r1, r0
  406716:	079b      	lsls	r3, r3, #30
  406718:	d146      	bne.n	4067a8 <memmove+0xbc>
  40671a:	4615      	mov	r5, r2
  40671c:	f100 0410 	add.w	r4, r0, #16
  406720:	f101 0310 	add.w	r3, r1, #16
  406724:	f853 6c10 	ldr.w	r6, [r3, #-16]
  406728:	3d10      	subs	r5, #16
  40672a:	f844 6c10 	str.w	r6, [r4, #-16]
  40672e:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  406732:	2d0f      	cmp	r5, #15
  406734:	f844 6c0c 	str.w	r6, [r4, #-12]
  406738:	f853 6c08 	ldr.w	r6, [r3, #-8]
  40673c:	f104 0410 	add.w	r4, r4, #16
  406740:	f844 6c18 	str.w	r6, [r4, #-24]
  406744:	f853 6c04 	ldr.w	r6, [r3, #-4]
  406748:	f103 0310 	add.w	r3, r3, #16
  40674c:	f844 6c14 	str.w	r6, [r4, #-20]
  406750:	d8e8      	bhi.n	406724 <memmove+0x38>
  406752:	f1a2 0310 	sub.w	r3, r2, #16
  406756:	f023 030f 	bic.w	r3, r3, #15
  40675a:	f002 0e0f 	and.w	lr, r2, #15
  40675e:	3310      	adds	r3, #16
  406760:	f1be 0f03 	cmp.w	lr, #3
  406764:	4419      	add	r1, r3
  406766:	4403      	add	r3, r0
  406768:	d921      	bls.n	4067ae <memmove+0xc2>
  40676a:	460e      	mov	r6, r1
  40676c:	4674      	mov	r4, lr
  40676e:	1f1d      	subs	r5, r3, #4
  406770:	f856 7b04 	ldr.w	r7, [r6], #4
  406774:	3c04      	subs	r4, #4
  406776:	2c03      	cmp	r4, #3
  406778:	f845 7f04 	str.w	r7, [r5, #4]!
  40677c:	d8f8      	bhi.n	406770 <memmove+0x84>
  40677e:	f1ae 0404 	sub.w	r4, lr, #4
  406782:	f024 0403 	bic.w	r4, r4, #3
  406786:	3404      	adds	r4, #4
  406788:	4421      	add	r1, r4
  40678a:	4423      	add	r3, r4
  40678c:	f002 0203 	and.w	r2, r2, #3
  406790:	b162      	cbz	r2, 4067ac <memmove+0xc0>
  406792:	3b01      	subs	r3, #1
  406794:	440a      	add	r2, r1
  406796:	f811 4b01 	ldrb.w	r4, [r1], #1
  40679a:	428a      	cmp	r2, r1
  40679c:	f803 4f01 	strb.w	r4, [r3, #1]!
  4067a0:	d1f9      	bne.n	406796 <memmove+0xaa>
  4067a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4067a4:	4603      	mov	r3, r0
  4067a6:	e7f3      	b.n	406790 <memmove+0xa4>
  4067a8:	4603      	mov	r3, r0
  4067aa:	e7f2      	b.n	406792 <memmove+0xa6>
  4067ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4067ae:	4672      	mov	r2, lr
  4067b0:	e7ee      	b.n	406790 <memmove+0xa4>
  4067b2:	bf00      	nop

004067b4 <_Balloc>:
  4067b4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4067b6:	b570      	push	{r4, r5, r6, lr}
  4067b8:	4605      	mov	r5, r0
  4067ba:	460c      	mov	r4, r1
  4067bc:	b14b      	cbz	r3, 4067d2 <_Balloc+0x1e>
  4067be:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  4067c2:	b180      	cbz	r0, 4067e6 <_Balloc+0x32>
  4067c4:	6802      	ldr	r2, [r0, #0]
  4067c6:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  4067ca:	2300      	movs	r3, #0
  4067cc:	6103      	str	r3, [r0, #16]
  4067ce:	60c3      	str	r3, [r0, #12]
  4067d0:	bd70      	pop	{r4, r5, r6, pc}
  4067d2:	2221      	movs	r2, #33	; 0x21
  4067d4:	2104      	movs	r1, #4
  4067d6:	f000 fe5b 	bl	407490 <_calloc_r>
  4067da:	64e8      	str	r0, [r5, #76]	; 0x4c
  4067dc:	4603      	mov	r3, r0
  4067de:	2800      	cmp	r0, #0
  4067e0:	d1ed      	bne.n	4067be <_Balloc+0xa>
  4067e2:	2000      	movs	r0, #0
  4067e4:	bd70      	pop	{r4, r5, r6, pc}
  4067e6:	2101      	movs	r1, #1
  4067e8:	fa01 f604 	lsl.w	r6, r1, r4
  4067ec:	1d72      	adds	r2, r6, #5
  4067ee:	4628      	mov	r0, r5
  4067f0:	0092      	lsls	r2, r2, #2
  4067f2:	f000 fe4d 	bl	407490 <_calloc_r>
  4067f6:	2800      	cmp	r0, #0
  4067f8:	d0f3      	beq.n	4067e2 <_Balloc+0x2e>
  4067fa:	6044      	str	r4, [r0, #4]
  4067fc:	6086      	str	r6, [r0, #8]
  4067fe:	e7e4      	b.n	4067ca <_Balloc+0x16>

00406800 <_Bfree>:
  406800:	b131      	cbz	r1, 406810 <_Bfree+0x10>
  406802:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  406804:	684a      	ldr	r2, [r1, #4]
  406806:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40680a:	6008      	str	r0, [r1, #0]
  40680c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  406810:	4770      	bx	lr
  406812:	bf00      	nop

00406814 <__multadd>:
  406814:	b5f0      	push	{r4, r5, r6, r7, lr}
  406816:	460c      	mov	r4, r1
  406818:	4605      	mov	r5, r0
  40681a:	f04f 0e00 	mov.w	lr, #0
  40681e:	690e      	ldr	r6, [r1, #16]
  406820:	b083      	sub	sp, #12
  406822:	f101 0714 	add.w	r7, r1, #20
  406826:	6838      	ldr	r0, [r7, #0]
  406828:	f10e 0e01 	add.w	lr, lr, #1
  40682c:	b281      	uxth	r1, r0
  40682e:	fb02 3301 	mla	r3, r2, r1, r3
  406832:	0c01      	lsrs	r1, r0, #16
  406834:	0c18      	lsrs	r0, r3, #16
  406836:	fb02 0101 	mla	r1, r2, r1, r0
  40683a:	b29b      	uxth	r3, r3
  40683c:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  406840:	4576      	cmp	r6, lr
  406842:	f847 3b04 	str.w	r3, [r7], #4
  406846:	ea4f 4311 	mov.w	r3, r1, lsr #16
  40684a:	dcec      	bgt.n	406826 <__multadd+0x12>
  40684c:	b13b      	cbz	r3, 40685e <__multadd+0x4a>
  40684e:	68a2      	ldr	r2, [r4, #8]
  406850:	4296      	cmp	r6, r2
  406852:	da07      	bge.n	406864 <__multadd+0x50>
  406854:	eb04 0286 	add.w	r2, r4, r6, lsl #2
  406858:	3601      	adds	r6, #1
  40685a:	6153      	str	r3, [r2, #20]
  40685c:	6126      	str	r6, [r4, #16]
  40685e:	4620      	mov	r0, r4
  406860:	b003      	add	sp, #12
  406862:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406864:	6861      	ldr	r1, [r4, #4]
  406866:	4628      	mov	r0, r5
  406868:	3101      	adds	r1, #1
  40686a:	9301      	str	r3, [sp, #4]
  40686c:	f7ff ffa2 	bl	4067b4 <_Balloc>
  406870:	4607      	mov	r7, r0
  406872:	6922      	ldr	r2, [r4, #16]
  406874:	f104 010c 	add.w	r1, r4, #12
  406878:	3202      	adds	r2, #2
  40687a:	0092      	lsls	r2, r2, #2
  40687c:	300c      	adds	r0, #12
  40687e:	f7fb fe1f 	bl	4024c0 <memcpy>
  406882:	6cea      	ldr	r2, [r5, #76]	; 0x4c
  406884:	6861      	ldr	r1, [r4, #4]
  406886:	9b01      	ldr	r3, [sp, #4]
  406888:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  40688c:	6020      	str	r0, [r4, #0]
  40688e:	f842 4021 	str.w	r4, [r2, r1, lsl #2]
  406892:	463c      	mov	r4, r7
  406894:	e7de      	b.n	406854 <__multadd+0x40>
  406896:	bf00      	nop

00406898 <__hi0bits>:
  406898:	0c02      	lsrs	r2, r0, #16
  40689a:	0412      	lsls	r2, r2, #16
  40689c:	4603      	mov	r3, r0
  40689e:	b9b2      	cbnz	r2, 4068ce <__hi0bits+0x36>
  4068a0:	0403      	lsls	r3, r0, #16
  4068a2:	2010      	movs	r0, #16
  4068a4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  4068a8:	bf04      	itt	eq
  4068aa:	021b      	lsleq	r3, r3, #8
  4068ac:	3008      	addeq	r0, #8
  4068ae:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  4068b2:	bf04      	itt	eq
  4068b4:	011b      	lsleq	r3, r3, #4
  4068b6:	3004      	addeq	r0, #4
  4068b8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  4068bc:	bf04      	itt	eq
  4068be:	009b      	lsleq	r3, r3, #2
  4068c0:	3002      	addeq	r0, #2
  4068c2:	2b00      	cmp	r3, #0
  4068c4:	db02      	blt.n	4068cc <__hi0bits+0x34>
  4068c6:	005b      	lsls	r3, r3, #1
  4068c8:	d403      	bmi.n	4068d2 <__hi0bits+0x3a>
  4068ca:	2020      	movs	r0, #32
  4068cc:	4770      	bx	lr
  4068ce:	2000      	movs	r0, #0
  4068d0:	e7e8      	b.n	4068a4 <__hi0bits+0xc>
  4068d2:	3001      	adds	r0, #1
  4068d4:	4770      	bx	lr
  4068d6:	bf00      	nop

004068d8 <__lo0bits>:
  4068d8:	6803      	ldr	r3, [r0, #0]
  4068da:	4601      	mov	r1, r0
  4068dc:	f013 0207 	ands.w	r2, r3, #7
  4068e0:	d007      	beq.n	4068f2 <__lo0bits+0x1a>
  4068e2:	07da      	lsls	r2, r3, #31
  4068e4:	d421      	bmi.n	40692a <__lo0bits+0x52>
  4068e6:	0798      	lsls	r0, r3, #30
  4068e8:	d421      	bmi.n	40692e <__lo0bits+0x56>
  4068ea:	089b      	lsrs	r3, r3, #2
  4068ec:	600b      	str	r3, [r1, #0]
  4068ee:	2002      	movs	r0, #2
  4068f0:	4770      	bx	lr
  4068f2:	b298      	uxth	r0, r3
  4068f4:	b198      	cbz	r0, 40691e <__lo0bits+0x46>
  4068f6:	4610      	mov	r0, r2
  4068f8:	f013 0fff 	tst.w	r3, #255	; 0xff
  4068fc:	bf04      	itt	eq
  4068fe:	0a1b      	lsreq	r3, r3, #8
  406900:	3008      	addeq	r0, #8
  406902:	071a      	lsls	r2, r3, #28
  406904:	bf04      	itt	eq
  406906:	091b      	lsreq	r3, r3, #4
  406908:	3004      	addeq	r0, #4
  40690a:	079a      	lsls	r2, r3, #30
  40690c:	bf04      	itt	eq
  40690e:	089b      	lsreq	r3, r3, #2
  406910:	3002      	addeq	r0, #2
  406912:	07da      	lsls	r2, r3, #31
  406914:	d407      	bmi.n	406926 <__lo0bits+0x4e>
  406916:	085b      	lsrs	r3, r3, #1
  406918:	d104      	bne.n	406924 <__lo0bits+0x4c>
  40691a:	2020      	movs	r0, #32
  40691c:	4770      	bx	lr
  40691e:	0c1b      	lsrs	r3, r3, #16
  406920:	2010      	movs	r0, #16
  406922:	e7e9      	b.n	4068f8 <__lo0bits+0x20>
  406924:	3001      	adds	r0, #1
  406926:	600b      	str	r3, [r1, #0]
  406928:	4770      	bx	lr
  40692a:	2000      	movs	r0, #0
  40692c:	4770      	bx	lr
  40692e:	085b      	lsrs	r3, r3, #1
  406930:	600b      	str	r3, [r1, #0]
  406932:	2001      	movs	r0, #1
  406934:	4770      	bx	lr
  406936:	bf00      	nop

00406938 <__i2b>:
  406938:	b510      	push	{r4, lr}
  40693a:	460c      	mov	r4, r1
  40693c:	2101      	movs	r1, #1
  40693e:	f7ff ff39 	bl	4067b4 <_Balloc>
  406942:	2201      	movs	r2, #1
  406944:	6144      	str	r4, [r0, #20]
  406946:	6102      	str	r2, [r0, #16]
  406948:	bd10      	pop	{r4, pc}
  40694a:	bf00      	nop

0040694c <__multiply>:
  40694c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406950:	690c      	ldr	r4, [r1, #16]
  406952:	6915      	ldr	r5, [r2, #16]
  406954:	b083      	sub	sp, #12
  406956:	42ac      	cmp	r4, r5
  406958:	468b      	mov	fp, r1
  40695a:	4616      	mov	r6, r2
  40695c:	da04      	bge.n	406968 <__multiply+0x1c>
  40695e:	4622      	mov	r2, r4
  406960:	46b3      	mov	fp, r6
  406962:	462c      	mov	r4, r5
  406964:	460e      	mov	r6, r1
  406966:	4615      	mov	r5, r2
  406968:	f8db 3008 	ldr.w	r3, [fp, #8]
  40696c:	eb04 0805 	add.w	r8, r4, r5
  406970:	f8db 1004 	ldr.w	r1, [fp, #4]
  406974:	4598      	cmp	r8, r3
  406976:	bfc8      	it	gt
  406978:	3101      	addgt	r1, #1
  40697a:	f7ff ff1b 	bl	4067b4 <_Balloc>
  40697e:	f100 0914 	add.w	r9, r0, #20
  406982:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  406986:	45d1      	cmp	r9, sl
  406988:	9000      	str	r0, [sp, #0]
  40698a:	d205      	bcs.n	406998 <__multiply+0x4c>
  40698c:	464b      	mov	r3, r9
  40698e:	2100      	movs	r1, #0
  406990:	f843 1b04 	str.w	r1, [r3], #4
  406994:	459a      	cmp	sl, r3
  406996:	d8fb      	bhi.n	406990 <__multiply+0x44>
  406998:	f106 0c14 	add.w	ip, r6, #20
  40699c:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  4069a0:	f10b 0b14 	add.w	fp, fp, #20
  4069a4:	459c      	cmp	ip, r3
  4069a6:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  4069aa:	d24b      	bcs.n	406a44 <__multiply+0xf8>
  4069ac:	f8cd a004 	str.w	sl, [sp, #4]
  4069b0:	469a      	mov	sl, r3
  4069b2:	f8dc 5000 	ldr.w	r5, [ip]
  4069b6:	b2af      	uxth	r7, r5
  4069b8:	b1e7      	cbz	r7, 4069f4 <__multiply+0xa8>
  4069ba:	464d      	mov	r5, r9
  4069bc:	465e      	mov	r6, fp
  4069be:	2100      	movs	r1, #0
  4069c0:	f856 2b04 	ldr.w	r2, [r6], #4
  4069c4:	6828      	ldr	r0, [r5, #0]
  4069c6:	b293      	uxth	r3, r2
  4069c8:	b284      	uxth	r4, r0
  4069ca:	0c12      	lsrs	r2, r2, #16
  4069cc:	fb07 4303 	mla	r3, r7, r3, r4
  4069d0:	0c00      	lsrs	r0, r0, #16
  4069d2:	fb07 0202 	mla	r2, r7, r2, r0
  4069d6:	440b      	add	r3, r1
  4069d8:	eb02 4113 	add.w	r1, r2, r3, lsr #16
  4069dc:	b29b      	uxth	r3, r3
  4069de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  4069e2:	45b6      	cmp	lr, r6
  4069e4:	f845 3b04 	str.w	r3, [r5], #4
  4069e8:	ea4f 4111 	mov.w	r1, r1, lsr #16
  4069ec:	d8e8      	bhi.n	4069c0 <__multiply+0x74>
  4069ee:	6029      	str	r1, [r5, #0]
  4069f0:	f8dc 5000 	ldr.w	r5, [ip]
  4069f4:	0c2d      	lsrs	r5, r5, #16
  4069f6:	d01d      	beq.n	406a34 <__multiply+0xe8>
  4069f8:	f8d9 3000 	ldr.w	r3, [r9]
  4069fc:	4648      	mov	r0, r9
  4069fe:	461c      	mov	r4, r3
  406a00:	4659      	mov	r1, fp
  406a02:	2200      	movs	r2, #0
  406a04:	880e      	ldrh	r6, [r1, #0]
  406a06:	0c24      	lsrs	r4, r4, #16
  406a08:	fb05 4406 	mla	r4, r5, r6, r4
  406a0c:	b29b      	uxth	r3, r3
  406a0e:	4422      	add	r2, r4
  406a10:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  406a14:	f840 3b04 	str.w	r3, [r0], #4
  406a18:	f851 3b04 	ldr.w	r3, [r1], #4
  406a1c:	6804      	ldr	r4, [r0, #0]
  406a1e:	0c1b      	lsrs	r3, r3, #16
  406a20:	b2a6      	uxth	r6, r4
  406a22:	fb05 6303 	mla	r3, r5, r3, r6
  406a26:	458e      	cmp	lr, r1
  406a28:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  406a2c:	ea4f 4213 	mov.w	r2, r3, lsr #16
  406a30:	d8e8      	bhi.n	406a04 <__multiply+0xb8>
  406a32:	6003      	str	r3, [r0, #0]
  406a34:	f10c 0c04 	add.w	ip, ip, #4
  406a38:	45e2      	cmp	sl, ip
  406a3a:	f109 0904 	add.w	r9, r9, #4
  406a3e:	d8b8      	bhi.n	4069b2 <__multiply+0x66>
  406a40:	f8dd a004 	ldr.w	sl, [sp, #4]
  406a44:	f1b8 0f00 	cmp.w	r8, #0
  406a48:	dd0b      	ble.n	406a62 <__multiply+0x116>
  406a4a:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  406a4e:	f1aa 0a04 	sub.w	sl, sl, #4
  406a52:	b11b      	cbz	r3, 406a5c <__multiply+0x110>
  406a54:	e005      	b.n	406a62 <__multiply+0x116>
  406a56:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  406a5a:	b913      	cbnz	r3, 406a62 <__multiply+0x116>
  406a5c:	f1b8 0801 	subs.w	r8, r8, #1
  406a60:	d1f9      	bne.n	406a56 <__multiply+0x10a>
  406a62:	9800      	ldr	r0, [sp, #0]
  406a64:	f8c0 8010 	str.w	r8, [r0, #16]
  406a68:	b003      	add	sp, #12
  406a6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406a6e:	bf00      	nop

00406a70 <__pow5mult>:
  406a70:	f012 0303 	ands.w	r3, r2, #3
  406a74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406a78:	4614      	mov	r4, r2
  406a7a:	4607      	mov	r7, r0
  406a7c:	d12e      	bne.n	406adc <__pow5mult+0x6c>
  406a7e:	460d      	mov	r5, r1
  406a80:	10a4      	asrs	r4, r4, #2
  406a82:	d01c      	beq.n	406abe <__pow5mult+0x4e>
  406a84:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  406a86:	b396      	cbz	r6, 406aee <__pow5mult+0x7e>
  406a88:	07e3      	lsls	r3, r4, #31
  406a8a:	f04f 0800 	mov.w	r8, #0
  406a8e:	d406      	bmi.n	406a9e <__pow5mult+0x2e>
  406a90:	1064      	asrs	r4, r4, #1
  406a92:	d014      	beq.n	406abe <__pow5mult+0x4e>
  406a94:	6830      	ldr	r0, [r6, #0]
  406a96:	b1a8      	cbz	r0, 406ac4 <__pow5mult+0x54>
  406a98:	4606      	mov	r6, r0
  406a9a:	07e3      	lsls	r3, r4, #31
  406a9c:	d5f8      	bpl.n	406a90 <__pow5mult+0x20>
  406a9e:	4632      	mov	r2, r6
  406aa0:	4629      	mov	r1, r5
  406aa2:	4638      	mov	r0, r7
  406aa4:	f7ff ff52 	bl	40694c <__multiply>
  406aa8:	b1b5      	cbz	r5, 406ad8 <__pow5mult+0x68>
  406aaa:	686a      	ldr	r2, [r5, #4]
  406aac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  406aae:	1064      	asrs	r4, r4, #1
  406ab0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  406ab4:	6029      	str	r1, [r5, #0]
  406ab6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  406aba:	4605      	mov	r5, r0
  406abc:	d1ea      	bne.n	406a94 <__pow5mult+0x24>
  406abe:	4628      	mov	r0, r5
  406ac0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406ac4:	4632      	mov	r2, r6
  406ac6:	4631      	mov	r1, r6
  406ac8:	4638      	mov	r0, r7
  406aca:	f7ff ff3f 	bl	40694c <__multiply>
  406ace:	6030      	str	r0, [r6, #0]
  406ad0:	f8c0 8000 	str.w	r8, [r0]
  406ad4:	4606      	mov	r6, r0
  406ad6:	e7e0      	b.n	406a9a <__pow5mult+0x2a>
  406ad8:	4605      	mov	r5, r0
  406ada:	e7d9      	b.n	406a90 <__pow5mult+0x20>
  406adc:	4a0b      	ldr	r2, [pc, #44]	; (406b0c <__pow5mult+0x9c>)
  406ade:	3b01      	subs	r3, #1
  406ae0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  406ae4:	2300      	movs	r3, #0
  406ae6:	f7ff fe95 	bl	406814 <__multadd>
  406aea:	4605      	mov	r5, r0
  406aec:	e7c8      	b.n	406a80 <__pow5mult+0x10>
  406aee:	2101      	movs	r1, #1
  406af0:	4638      	mov	r0, r7
  406af2:	f7ff fe5f 	bl	4067b4 <_Balloc>
  406af6:	f240 2171 	movw	r1, #625	; 0x271
  406afa:	2201      	movs	r2, #1
  406afc:	2300      	movs	r3, #0
  406afe:	6141      	str	r1, [r0, #20]
  406b00:	6102      	str	r2, [r0, #16]
  406b02:	4606      	mov	r6, r0
  406b04:	64b8      	str	r0, [r7, #72]	; 0x48
  406b06:	6003      	str	r3, [r0, #0]
  406b08:	e7be      	b.n	406a88 <__pow5mult+0x18>
  406b0a:	bf00      	nop
  406b0c:	004085f8 	.word	0x004085f8

00406b10 <__lshift>:
  406b10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406b14:	690b      	ldr	r3, [r1, #16]
  406b16:	1154      	asrs	r4, r2, #5
  406b18:	eb04 0803 	add.w	r8, r4, r3
  406b1c:	688b      	ldr	r3, [r1, #8]
  406b1e:	f108 0501 	add.w	r5, r8, #1
  406b22:	429d      	cmp	r5, r3
  406b24:	460e      	mov	r6, r1
  406b26:	4691      	mov	r9, r2
  406b28:	4607      	mov	r7, r0
  406b2a:	6849      	ldr	r1, [r1, #4]
  406b2c:	dd04      	ble.n	406b38 <__lshift+0x28>
  406b2e:	005b      	lsls	r3, r3, #1
  406b30:	429d      	cmp	r5, r3
  406b32:	f101 0101 	add.w	r1, r1, #1
  406b36:	dcfa      	bgt.n	406b2e <__lshift+0x1e>
  406b38:	4638      	mov	r0, r7
  406b3a:	f7ff fe3b 	bl	4067b4 <_Balloc>
  406b3e:	2c00      	cmp	r4, #0
  406b40:	f100 0314 	add.w	r3, r0, #20
  406b44:	dd06      	ble.n	406b54 <__lshift+0x44>
  406b46:	2100      	movs	r1, #0
  406b48:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  406b4c:	f843 1b04 	str.w	r1, [r3], #4
  406b50:	429a      	cmp	r2, r3
  406b52:	d1fb      	bne.n	406b4c <__lshift+0x3c>
  406b54:	6934      	ldr	r4, [r6, #16]
  406b56:	f106 0114 	add.w	r1, r6, #20
  406b5a:	f019 091f 	ands.w	r9, r9, #31
  406b5e:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  406b62:	d01d      	beq.n	406ba0 <__lshift+0x90>
  406b64:	2200      	movs	r2, #0
  406b66:	f1c9 0c20 	rsb	ip, r9, #32
  406b6a:	680c      	ldr	r4, [r1, #0]
  406b6c:	fa04 f409 	lsl.w	r4, r4, r9
  406b70:	4314      	orrs	r4, r2
  406b72:	f843 4b04 	str.w	r4, [r3], #4
  406b76:	f851 2b04 	ldr.w	r2, [r1], #4
  406b7a:	458e      	cmp	lr, r1
  406b7c:	fa22 f20c 	lsr.w	r2, r2, ip
  406b80:	d8f3      	bhi.n	406b6a <__lshift+0x5a>
  406b82:	601a      	str	r2, [r3, #0]
  406b84:	b10a      	cbz	r2, 406b8a <__lshift+0x7a>
  406b86:	f108 0502 	add.w	r5, r8, #2
  406b8a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  406b8c:	6872      	ldr	r2, [r6, #4]
  406b8e:	3d01      	subs	r5, #1
  406b90:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  406b94:	6105      	str	r5, [r0, #16]
  406b96:	6031      	str	r1, [r6, #0]
  406b98:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  406b9c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406ba0:	3b04      	subs	r3, #4
  406ba2:	f851 2b04 	ldr.w	r2, [r1], #4
  406ba6:	458e      	cmp	lr, r1
  406ba8:	f843 2f04 	str.w	r2, [r3, #4]!
  406bac:	d8f9      	bhi.n	406ba2 <__lshift+0x92>
  406bae:	e7ec      	b.n	406b8a <__lshift+0x7a>

00406bb0 <__mcmp>:
  406bb0:	b430      	push	{r4, r5}
  406bb2:	690b      	ldr	r3, [r1, #16]
  406bb4:	4605      	mov	r5, r0
  406bb6:	6900      	ldr	r0, [r0, #16]
  406bb8:	1ac0      	subs	r0, r0, r3
  406bba:	d10f      	bne.n	406bdc <__mcmp+0x2c>
  406bbc:	009b      	lsls	r3, r3, #2
  406bbe:	3514      	adds	r5, #20
  406bc0:	3114      	adds	r1, #20
  406bc2:	4419      	add	r1, r3
  406bc4:	442b      	add	r3, r5
  406bc6:	e001      	b.n	406bcc <__mcmp+0x1c>
  406bc8:	429d      	cmp	r5, r3
  406bca:	d207      	bcs.n	406bdc <__mcmp+0x2c>
  406bcc:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  406bd0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  406bd4:	4294      	cmp	r4, r2
  406bd6:	d0f7      	beq.n	406bc8 <__mcmp+0x18>
  406bd8:	d302      	bcc.n	406be0 <__mcmp+0x30>
  406bda:	2001      	movs	r0, #1
  406bdc:	bc30      	pop	{r4, r5}
  406bde:	4770      	bx	lr
  406be0:	f04f 30ff 	mov.w	r0, #4294967295
  406be4:	e7fa      	b.n	406bdc <__mcmp+0x2c>
  406be6:	bf00      	nop

00406be8 <__mdiff>:
  406be8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406bec:	690c      	ldr	r4, [r1, #16]
  406bee:	4689      	mov	r9, r1
  406bf0:	6911      	ldr	r1, [r2, #16]
  406bf2:	4692      	mov	sl, r2
  406bf4:	1a64      	subs	r4, r4, r1
  406bf6:	2c00      	cmp	r4, #0
  406bf8:	d117      	bne.n	406c2a <__mdiff+0x42>
  406bfa:	0089      	lsls	r1, r1, #2
  406bfc:	f109 0714 	add.w	r7, r9, #20
  406c00:	f102 0614 	add.w	r6, r2, #20
  406c04:	187b      	adds	r3, r7, r1
  406c06:	4431      	add	r1, r6
  406c08:	e001      	b.n	406c0e <__mdiff+0x26>
  406c0a:	429f      	cmp	r7, r3
  406c0c:	d265      	bcs.n	406cda <__mdiff+0xf2>
  406c0e:	f853 5d04 	ldr.w	r5, [r3, #-4]!
  406c12:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  406c16:	4295      	cmp	r5, r2
  406c18:	d0f7      	beq.n	406c0a <__mdiff+0x22>
  406c1a:	d267      	bcs.n	406cec <__mdiff+0x104>
  406c1c:	464b      	mov	r3, r9
  406c1e:	46bb      	mov	fp, r7
  406c20:	46d1      	mov	r9, sl
  406c22:	4637      	mov	r7, r6
  406c24:	469a      	mov	sl, r3
  406c26:	2401      	movs	r4, #1
  406c28:	e005      	b.n	406c36 <__mdiff+0x4e>
  406c2a:	db61      	blt.n	406cf0 <__mdiff+0x108>
  406c2c:	2400      	movs	r4, #0
  406c2e:	f109 0714 	add.w	r7, r9, #20
  406c32:	f10a 0b14 	add.w	fp, sl, #20
  406c36:	f8d9 1004 	ldr.w	r1, [r9, #4]
  406c3a:	f7ff fdbb 	bl	4067b4 <_Balloc>
  406c3e:	465d      	mov	r5, fp
  406c40:	f04f 0800 	mov.w	r8, #0
  406c44:	f8d9 e010 	ldr.w	lr, [r9, #16]
  406c48:	f8da 3010 	ldr.w	r3, [sl, #16]
  406c4c:	463e      	mov	r6, r7
  406c4e:	60c4      	str	r4, [r0, #12]
  406c50:	eb0b 0c83 	add.w	ip, fp, r3, lsl #2
  406c54:	eb07 078e 	add.w	r7, r7, lr, lsl #2
  406c58:	f100 0414 	add.w	r4, r0, #20
  406c5c:	f856 9b04 	ldr.w	r9, [r6], #4
  406c60:	f855 2b04 	ldr.w	r2, [r5], #4
  406c64:	fa1f f389 	uxth.w	r3, r9
  406c68:	4443      	add	r3, r8
  406c6a:	fa1f f882 	uxth.w	r8, r2
  406c6e:	0c12      	lsrs	r2, r2, #16
  406c70:	eba3 0308 	sub.w	r3, r3, r8
  406c74:	ebc2 4219 	rsb	r2, r2, r9, lsr #16
  406c78:	eb02 4223 	add.w	r2, r2, r3, asr #16
  406c7c:	b29b      	uxth	r3, r3
  406c7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  406c82:	45ac      	cmp	ip, r5
  406c84:	f844 3b04 	str.w	r3, [r4], #4
  406c88:	ea4f 4822 	mov.w	r8, r2, asr #16
  406c8c:	d8e6      	bhi.n	406c5c <__mdiff+0x74>
  406c8e:	42b7      	cmp	r7, r6
  406c90:	d917      	bls.n	406cc2 <__mdiff+0xda>
  406c92:	46a4      	mov	ip, r4
  406c94:	4635      	mov	r5, r6
  406c96:	f855 3b04 	ldr.w	r3, [r5], #4
  406c9a:	b299      	uxth	r1, r3
  406c9c:	4441      	add	r1, r8
  406c9e:	140a      	asrs	r2, r1, #16
  406ca0:	eb02 4213 	add.w	r2, r2, r3, lsr #16
  406ca4:	b289      	uxth	r1, r1
  406ca6:	ea41 4302 	orr.w	r3, r1, r2, lsl #16
  406caa:	42af      	cmp	r7, r5
  406cac:	f84c 3b04 	str.w	r3, [ip], #4
  406cb0:	ea4f 4822 	mov.w	r8, r2, asr #16
  406cb4:	d8ef      	bhi.n	406c96 <__mdiff+0xae>
  406cb6:	43f6      	mvns	r6, r6
  406cb8:	4437      	add	r7, r6
  406cba:	f027 0703 	bic.w	r7, r7, #3
  406cbe:	3704      	adds	r7, #4
  406cc0:	443c      	add	r4, r7
  406cc2:	3c04      	subs	r4, #4
  406cc4:	b92b      	cbnz	r3, 406cd2 <__mdiff+0xea>
  406cc6:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  406cca:	f10e 3eff 	add.w	lr, lr, #4294967295
  406cce:	2b00      	cmp	r3, #0
  406cd0:	d0f9      	beq.n	406cc6 <__mdiff+0xde>
  406cd2:	f8c0 e010 	str.w	lr, [r0, #16]
  406cd6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406cda:	2100      	movs	r1, #0
  406cdc:	f7ff fd6a 	bl	4067b4 <_Balloc>
  406ce0:	2201      	movs	r2, #1
  406ce2:	2300      	movs	r3, #0
  406ce4:	6102      	str	r2, [r0, #16]
  406ce6:	6143      	str	r3, [r0, #20]
  406ce8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406cec:	46b3      	mov	fp, r6
  406cee:	e7a2      	b.n	406c36 <__mdiff+0x4e>
  406cf0:	464b      	mov	r3, r9
  406cf2:	f109 0b14 	add.w	fp, r9, #20
  406cf6:	f102 0714 	add.w	r7, r2, #20
  406cfa:	4691      	mov	r9, r2
  406cfc:	2401      	movs	r4, #1
  406cfe:	469a      	mov	sl, r3
  406d00:	e799      	b.n	406c36 <__mdiff+0x4e>
  406d02:	bf00      	nop

00406d04 <__d2b>:
  406d04:	b5f0      	push	{r4, r5, r6, r7, lr}
  406d06:	2101      	movs	r1, #1
  406d08:	b083      	sub	sp, #12
  406d0a:	461c      	mov	r4, r3
  406d0c:	f3c3 550a 	ubfx	r5, r3, #20, #11
  406d10:	4616      	mov	r6, r2
  406d12:	f7ff fd4f 	bl	4067b4 <_Balloc>
  406d16:	f3c4 0413 	ubfx	r4, r4, #0, #20
  406d1a:	4607      	mov	r7, r0
  406d1c:	b10d      	cbz	r5, 406d22 <__d2b+0x1e>
  406d1e:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  406d22:	9401      	str	r4, [sp, #4]
  406d24:	b306      	cbz	r6, 406d68 <__d2b+0x64>
  406d26:	a802      	add	r0, sp, #8
  406d28:	f840 6d08 	str.w	r6, [r0, #-8]!
  406d2c:	f7ff fdd4 	bl	4068d8 <__lo0bits>
  406d30:	2800      	cmp	r0, #0
  406d32:	d130      	bne.n	406d96 <__d2b+0x92>
  406d34:	e89d 000c 	ldmia.w	sp, {r2, r3}
  406d38:	617a      	str	r2, [r7, #20]
  406d3a:	2b00      	cmp	r3, #0
  406d3c:	bf0c      	ite	eq
  406d3e:	2101      	moveq	r1, #1
  406d40:	2102      	movne	r1, #2
  406d42:	61bb      	str	r3, [r7, #24]
  406d44:	6139      	str	r1, [r7, #16]
  406d46:	b9d5      	cbnz	r5, 406d7e <__d2b+0x7a>
  406d48:	9a08      	ldr	r2, [sp, #32]
  406d4a:	eb07 0381 	add.w	r3, r7, r1, lsl #2
  406d4e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  406d52:	6010      	str	r0, [r2, #0]
  406d54:	6918      	ldr	r0, [r3, #16]
  406d56:	f7ff fd9f 	bl	406898 <__hi0bits>
  406d5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406d5c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  406d60:	6018      	str	r0, [r3, #0]
  406d62:	4638      	mov	r0, r7
  406d64:	b003      	add	sp, #12
  406d66:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406d68:	a801      	add	r0, sp, #4
  406d6a:	f7ff fdb5 	bl	4068d8 <__lo0bits>
  406d6e:	2201      	movs	r2, #1
  406d70:	9b01      	ldr	r3, [sp, #4]
  406d72:	4611      	mov	r1, r2
  406d74:	3020      	adds	r0, #32
  406d76:	613a      	str	r2, [r7, #16]
  406d78:	617b      	str	r3, [r7, #20]
  406d7a:	2d00      	cmp	r5, #0
  406d7c:	d0e4      	beq.n	406d48 <__d2b+0x44>
  406d7e:	f2a5 4333 	subw	r3, r5, #1075	; 0x433
  406d82:	9a08      	ldr	r2, [sp, #32]
  406d84:	4403      	add	r3, r0
  406d86:	6013      	str	r3, [r2, #0]
  406d88:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406d8a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  406d8e:	6018      	str	r0, [r3, #0]
  406d90:	4638      	mov	r0, r7
  406d92:	b003      	add	sp, #12
  406d94:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406d96:	9b01      	ldr	r3, [sp, #4]
  406d98:	f1c0 0220 	rsb	r2, r0, #32
  406d9c:	9900      	ldr	r1, [sp, #0]
  406d9e:	fa03 f202 	lsl.w	r2, r3, r2
  406da2:	430a      	orrs	r2, r1
  406da4:	40c3      	lsrs	r3, r0
  406da6:	9301      	str	r3, [sp, #4]
  406da8:	617a      	str	r2, [r7, #20]
  406daa:	e7c6      	b.n	406d3a <__d2b+0x36>

00406dac <_realloc_r>:
  406dac:	2900      	cmp	r1, #0
  406dae:	f000 8094 	beq.w	406eda <_realloc_r+0x12e>
  406db2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406db6:	460c      	mov	r4, r1
  406db8:	4615      	mov	r5, r2
  406dba:	b083      	sub	sp, #12
  406dbc:	4680      	mov	r8, r0
  406dbe:	f105 060b 	add.w	r6, r5, #11
  406dc2:	f7fb fc41 	bl	402648 <__malloc_lock>
  406dc6:	f854 ec04 	ldr.w	lr, [r4, #-4]
  406dca:	2e16      	cmp	r6, #22
  406dcc:	f02e 0703 	bic.w	r7, lr, #3
  406dd0:	f1a4 0908 	sub.w	r9, r4, #8
  406dd4:	d83c      	bhi.n	406e50 <_realloc_r+0xa4>
  406dd6:	2210      	movs	r2, #16
  406dd8:	4616      	mov	r6, r2
  406dda:	42b5      	cmp	r5, r6
  406ddc:	d83d      	bhi.n	406e5a <_realloc_r+0xae>
  406dde:	4297      	cmp	r7, r2
  406de0:	da43      	bge.n	406e6a <_realloc_r+0xbe>
  406de2:	4bc6      	ldr	r3, [pc, #792]	; (4070fc <_realloc_r+0x350>)
  406de4:	eb09 0007 	add.w	r0, r9, r7
  406de8:	6899      	ldr	r1, [r3, #8]
  406dea:	4288      	cmp	r0, r1
  406dec:	f000 80c3 	beq.w	406f76 <_realloc_r+0x1ca>
  406df0:	6843      	ldr	r3, [r0, #4]
  406df2:	f023 0101 	bic.w	r1, r3, #1
  406df6:	4401      	add	r1, r0
  406df8:	6849      	ldr	r1, [r1, #4]
  406dfa:	07c9      	lsls	r1, r1, #31
  406dfc:	d54d      	bpl.n	406e9a <_realloc_r+0xee>
  406dfe:	f01e 0f01 	tst.w	lr, #1
  406e02:	f000 809b 	beq.w	406f3c <_realloc_r+0x190>
  406e06:	4629      	mov	r1, r5
  406e08:	4640      	mov	r0, r8
  406e0a:	f7fb f887 	bl	401f1c <_malloc_r>
  406e0e:	4605      	mov	r5, r0
  406e10:	2800      	cmp	r0, #0
  406e12:	d03b      	beq.n	406e8c <_realloc_r+0xe0>
  406e14:	f854 3c04 	ldr.w	r3, [r4, #-4]
  406e18:	f1a0 0208 	sub.w	r2, r0, #8
  406e1c:	f023 0301 	bic.w	r3, r3, #1
  406e20:	444b      	add	r3, r9
  406e22:	429a      	cmp	r2, r3
  406e24:	f000 812b 	beq.w	40707e <_realloc_r+0x2d2>
  406e28:	1f3a      	subs	r2, r7, #4
  406e2a:	2a24      	cmp	r2, #36	; 0x24
  406e2c:	f200 8118 	bhi.w	407060 <_realloc_r+0x2b4>
  406e30:	2a13      	cmp	r2, #19
  406e32:	f200 80eb 	bhi.w	40700c <_realloc_r+0x260>
  406e36:	4603      	mov	r3, r0
  406e38:	4622      	mov	r2, r4
  406e3a:	6811      	ldr	r1, [r2, #0]
  406e3c:	6019      	str	r1, [r3, #0]
  406e3e:	6851      	ldr	r1, [r2, #4]
  406e40:	6059      	str	r1, [r3, #4]
  406e42:	6892      	ldr	r2, [r2, #8]
  406e44:	609a      	str	r2, [r3, #8]
  406e46:	4621      	mov	r1, r4
  406e48:	4640      	mov	r0, r8
  406e4a:	f7ff f8dd 	bl	406008 <_free_r>
  406e4e:	e01d      	b.n	406e8c <_realloc_r+0xe0>
  406e50:	f026 0607 	bic.w	r6, r6, #7
  406e54:	2e00      	cmp	r6, #0
  406e56:	4632      	mov	r2, r6
  406e58:	dabf      	bge.n	406dda <_realloc_r+0x2e>
  406e5a:	2500      	movs	r5, #0
  406e5c:	230c      	movs	r3, #12
  406e5e:	4628      	mov	r0, r5
  406e60:	f8c8 3000 	str.w	r3, [r8]
  406e64:	b003      	add	sp, #12
  406e66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406e6a:	4625      	mov	r5, r4
  406e6c:	1bbb      	subs	r3, r7, r6
  406e6e:	2b0f      	cmp	r3, #15
  406e70:	f8d9 2004 	ldr.w	r2, [r9, #4]
  406e74:	d81d      	bhi.n	406eb2 <_realloc_r+0x106>
  406e76:	f002 0201 	and.w	r2, r2, #1
  406e7a:	433a      	orrs	r2, r7
  406e7c:	eb09 0107 	add.w	r1, r9, r7
  406e80:	f8c9 2004 	str.w	r2, [r9, #4]
  406e84:	684b      	ldr	r3, [r1, #4]
  406e86:	f043 0301 	orr.w	r3, r3, #1
  406e8a:	604b      	str	r3, [r1, #4]
  406e8c:	4640      	mov	r0, r8
  406e8e:	f7fb fbdd 	bl	40264c <__malloc_unlock>
  406e92:	4628      	mov	r0, r5
  406e94:	b003      	add	sp, #12
  406e96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406e9a:	f023 0303 	bic.w	r3, r3, #3
  406e9e:	18f9      	adds	r1, r7, r3
  406ea0:	4291      	cmp	r1, r2
  406ea2:	db1d      	blt.n	406ee0 <_realloc_r+0x134>
  406ea4:	68c3      	ldr	r3, [r0, #12]
  406ea6:	6882      	ldr	r2, [r0, #8]
  406ea8:	4625      	mov	r5, r4
  406eaa:	60d3      	str	r3, [r2, #12]
  406eac:	460f      	mov	r7, r1
  406eae:	609a      	str	r2, [r3, #8]
  406eb0:	e7dc      	b.n	406e6c <_realloc_r+0xc0>
  406eb2:	f002 0201 	and.w	r2, r2, #1
  406eb6:	eb09 0106 	add.w	r1, r9, r6
  406eba:	f043 0301 	orr.w	r3, r3, #1
  406ebe:	4332      	orrs	r2, r6
  406ec0:	f8c9 2004 	str.w	r2, [r9, #4]
  406ec4:	444f      	add	r7, r9
  406ec6:	604b      	str	r3, [r1, #4]
  406ec8:	687b      	ldr	r3, [r7, #4]
  406eca:	3108      	adds	r1, #8
  406ecc:	f043 0301 	orr.w	r3, r3, #1
  406ed0:	607b      	str	r3, [r7, #4]
  406ed2:	4640      	mov	r0, r8
  406ed4:	f7ff f898 	bl	406008 <_free_r>
  406ed8:	e7d8      	b.n	406e8c <_realloc_r+0xe0>
  406eda:	4611      	mov	r1, r2
  406edc:	f7fb b81e 	b.w	401f1c <_malloc_r>
  406ee0:	f01e 0f01 	tst.w	lr, #1
  406ee4:	d18f      	bne.n	406e06 <_realloc_r+0x5a>
  406ee6:	f854 1c08 	ldr.w	r1, [r4, #-8]
  406eea:	eba9 0a01 	sub.w	sl, r9, r1
  406eee:	f8da 1004 	ldr.w	r1, [sl, #4]
  406ef2:	f021 0103 	bic.w	r1, r1, #3
  406ef6:	440b      	add	r3, r1
  406ef8:	443b      	add	r3, r7
  406efa:	4293      	cmp	r3, r2
  406efc:	db26      	blt.n	406f4c <_realloc_r+0x1a0>
  406efe:	4655      	mov	r5, sl
  406f00:	68c1      	ldr	r1, [r0, #12]
  406f02:	6880      	ldr	r0, [r0, #8]
  406f04:	1f3a      	subs	r2, r7, #4
  406f06:	60c1      	str	r1, [r0, #12]
  406f08:	6088      	str	r0, [r1, #8]
  406f0a:	f855 0f08 	ldr.w	r0, [r5, #8]!
  406f0e:	f8da 100c 	ldr.w	r1, [sl, #12]
  406f12:	2a24      	cmp	r2, #36	; 0x24
  406f14:	60c1      	str	r1, [r0, #12]
  406f16:	6088      	str	r0, [r1, #8]
  406f18:	d826      	bhi.n	406f68 <_realloc_r+0x1bc>
  406f1a:	2a13      	cmp	r2, #19
  406f1c:	f240 8081 	bls.w	407022 <_realloc_r+0x276>
  406f20:	6821      	ldr	r1, [r4, #0]
  406f22:	2a1b      	cmp	r2, #27
  406f24:	f8ca 1008 	str.w	r1, [sl, #8]
  406f28:	6861      	ldr	r1, [r4, #4]
  406f2a:	f8ca 100c 	str.w	r1, [sl, #12]
  406f2e:	f200 80ad 	bhi.w	40708c <_realloc_r+0x2e0>
  406f32:	f104 0008 	add.w	r0, r4, #8
  406f36:	f10a 0210 	add.w	r2, sl, #16
  406f3a:	e074      	b.n	407026 <_realloc_r+0x27a>
  406f3c:	f854 3c08 	ldr.w	r3, [r4, #-8]
  406f40:	eba9 0a03 	sub.w	sl, r9, r3
  406f44:	f8da 1004 	ldr.w	r1, [sl, #4]
  406f48:	f021 0103 	bic.w	r1, r1, #3
  406f4c:	187b      	adds	r3, r7, r1
  406f4e:	4293      	cmp	r3, r2
  406f50:	f6ff af59 	blt.w	406e06 <_realloc_r+0x5a>
  406f54:	4655      	mov	r5, sl
  406f56:	f8da 100c 	ldr.w	r1, [sl, #12]
  406f5a:	f855 0f08 	ldr.w	r0, [r5, #8]!
  406f5e:	1f3a      	subs	r2, r7, #4
  406f60:	2a24      	cmp	r2, #36	; 0x24
  406f62:	60c1      	str	r1, [r0, #12]
  406f64:	6088      	str	r0, [r1, #8]
  406f66:	d9d8      	bls.n	406f1a <_realloc_r+0x16e>
  406f68:	4621      	mov	r1, r4
  406f6a:	4628      	mov	r0, r5
  406f6c:	461f      	mov	r7, r3
  406f6e:	46d1      	mov	r9, sl
  406f70:	f7ff fbbc 	bl	4066ec <memmove>
  406f74:	e77a      	b.n	406e6c <_realloc_r+0xc0>
  406f76:	6841      	ldr	r1, [r0, #4]
  406f78:	f106 0010 	add.w	r0, r6, #16
  406f7c:	f021 0b03 	bic.w	fp, r1, #3
  406f80:	44bb      	add	fp, r7
  406f82:	4583      	cmp	fp, r0
  406f84:	da58      	bge.n	407038 <_realloc_r+0x28c>
  406f86:	f01e 0f01 	tst.w	lr, #1
  406f8a:	f47f af3c 	bne.w	406e06 <_realloc_r+0x5a>
  406f8e:	f854 1c08 	ldr.w	r1, [r4, #-8]
  406f92:	eba9 0a01 	sub.w	sl, r9, r1
  406f96:	f8da 1004 	ldr.w	r1, [sl, #4]
  406f9a:	f021 0103 	bic.w	r1, r1, #3
  406f9e:	448b      	add	fp, r1
  406fa0:	4558      	cmp	r0, fp
  406fa2:	dcd3      	bgt.n	406f4c <_realloc_r+0x1a0>
  406fa4:	4655      	mov	r5, sl
  406fa6:	f8da 100c 	ldr.w	r1, [sl, #12]
  406faa:	f855 0f08 	ldr.w	r0, [r5, #8]!
  406fae:	1f3a      	subs	r2, r7, #4
  406fb0:	2a24      	cmp	r2, #36	; 0x24
  406fb2:	60c1      	str	r1, [r0, #12]
  406fb4:	6088      	str	r0, [r1, #8]
  406fb6:	f200 808d 	bhi.w	4070d4 <_realloc_r+0x328>
  406fba:	2a13      	cmp	r2, #19
  406fbc:	f240 8087 	bls.w	4070ce <_realloc_r+0x322>
  406fc0:	6821      	ldr	r1, [r4, #0]
  406fc2:	2a1b      	cmp	r2, #27
  406fc4:	f8ca 1008 	str.w	r1, [sl, #8]
  406fc8:	6861      	ldr	r1, [r4, #4]
  406fca:	f8ca 100c 	str.w	r1, [sl, #12]
  406fce:	f200 8088 	bhi.w	4070e2 <_realloc_r+0x336>
  406fd2:	f104 0108 	add.w	r1, r4, #8
  406fd6:	f10a 0210 	add.w	r2, sl, #16
  406fda:	6808      	ldr	r0, [r1, #0]
  406fdc:	6010      	str	r0, [r2, #0]
  406fde:	6848      	ldr	r0, [r1, #4]
  406fe0:	6050      	str	r0, [r2, #4]
  406fe2:	6889      	ldr	r1, [r1, #8]
  406fe4:	6091      	str	r1, [r2, #8]
  406fe6:	ebab 0206 	sub.w	r2, fp, r6
  406fea:	eb0a 0106 	add.w	r1, sl, r6
  406fee:	f042 0201 	orr.w	r2, r2, #1
  406ff2:	6099      	str	r1, [r3, #8]
  406ff4:	604a      	str	r2, [r1, #4]
  406ff6:	f8da 3004 	ldr.w	r3, [sl, #4]
  406ffa:	4640      	mov	r0, r8
  406ffc:	f003 0301 	and.w	r3, r3, #1
  407000:	431e      	orrs	r6, r3
  407002:	f8ca 6004 	str.w	r6, [sl, #4]
  407006:	f7fb fb21 	bl	40264c <__malloc_unlock>
  40700a:	e742      	b.n	406e92 <_realloc_r+0xe6>
  40700c:	6823      	ldr	r3, [r4, #0]
  40700e:	2a1b      	cmp	r2, #27
  407010:	6003      	str	r3, [r0, #0]
  407012:	6863      	ldr	r3, [r4, #4]
  407014:	6043      	str	r3, [r0, #4]
  407016:	d827      	bhi.n	407068 <_realloc_r+0x2bc>
  407018:	f100 0308 	add.w	r3, r0, #8
  40701c:	f104 0208 	add.w	r2, r4, #8
  407020:	e70b      	b.n	406e3a <_realloc_r+0x8e>
  407022:	4620      	mov	r0, r4
  407024:	462a      	mov	r2, r5
  407026:	6801      	ldr	r1, [r0, #0]
  407028:	461f      	mov	r7, r3
  40702a:	6011      	str	r1, [r2, #0]
  40702c:	6841      	ldr	r1, [r0, #4]
  40702e:	46d1      	mov	r9, sl
  407030:	6051      	str	r1, [r2, #4]
  407032:	6883      	ldr	r3, [r0, #8]
  407034:	6093      	str	r3, [r2, #8]
  407036:	e719      	b.n	406e6c <_realloc_r+0xc0>
  407038:	ebab 0b06 	sub.w	fp, fp, r6
  40703c:	eb09 0106 	add.w	r1, r9, r6
  407040:	f04b 0201 	orr.w	r2, fp, #1
  407044:	6099      	str	r1, [r3, #8]
  407046:	604a      	str	r2, [r1, #4]
  407048:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40704c:	4640      	mov	r0, r8
  40704e:	f003 0301 	and.w	r3, r3, #1
  407052:	431e      	orrs	r6, r3
  407054:	f844 6c04 	str.w	r6, [r4, #-4]
  407058:	f7fb faf8 	bl	40264c <__malloc_unlock>
  40705c:	4625      	mov	r5, r4
  40705e:	e718      	b.n	406e92 <_realloc_r+0xe6>
  407060:	4621      	mov	r1, r4
  407062:	f7ff fb43 	bl	4066ec <memmove>
  407066:	e6ee      	b.n	406e46 <_realloc_r+0x9a>
  407068:	68a3      	ldr	r3, [r4, #8]
  40706a:	2a24      	cmp	r2, #36	; 0x24
  40706c:	6083      	str	r3, [r0, #8]
  40706e:	68e3      	ldr	r3, [r4, #12]
  407070:	60c3      	str	r3, [r0, #12]
  407072:	d018      	beq.n	4070a6 <_realloc_r+0x2fa>
  407074:	f100 0310 	add.w	r3, r0, #16
  407078:	f104 0210 	add.w	r2, r4, #16
  40707c:	e6dd      	b.n	406e3a <_realloc_r+0x8e>
  40707e:	f850 3c04 	ldr.w	r3, [r0, #-4]
  407082:	4625      	mov	r5, r4
  407084:	f023 0303 	bic.w	r3, r3, #3
  407088:	441f      	add	r7, r3
  40708a:	e6ef      	b.n	406e6c <_realloc_r+0xc0>
  40708c:	68a1      	ldr	r1, [r4, #8]
  40708e:	2a24      	cmp	r2, #36	; 0x24
  407090:	f8ca 1010 	str.w	r1, [sl, #16]
  407094:	68e1      	ldr	r1, [r4, #12]
  407096:	f8ca 1014 	str.w	r1, [sl, #20]
  40709a:	d00d      	beq.n	4070b8 <_realloc_r+0x30c>
  40709c:	f104 0010 	add.w	r0, r4, #16
  4070a0:	f10a 0218 	add.w	r2, sl, #24
  4070a4:	e7bf      	b.n	407026 <_realloc_r+0x27a>
  4070a6:	6922      	ldr	r2, [r4, #16]
  4070a8:	f100 0318 	add.w	r3, r0, #24
  4070ac:	6102      	str	r2, [r0, #16]
  4070ae:	6961      	ldr	r1, [r4, #20]
  4070b0:	f104 0218 	add.w	r2, r4, #24
  4070b4:	6141      	str	r1, [r0, #20]
  4070b6:	e6c0      	b.n	406e3a <_realloc_r+0x8e>
  4070b8:	6922      	ldr	r2, [r4, #16]
  4070ba:	f104 0018 	add.w	r0, r4, #24
  4070be:	f8ca 2018 	str.w	r2, [sl, #24]
  4070c2:	6961      	ldr	r1, [r4, #20]
  4070c4:	f10a 0220 	add.w	r2, sl, #32
  4070c8:	f8ca 101c 	str.w	r1, [sl, #28]
  4070cc:	e7ab      	b.n	407026 <_realloc_r+0x27a>
  4070ce:	4621      	mov	r1, r4
  4070d0:	462a      	mov	r2, r5
  4070d2:	e782      	b.n	406fda <_realloc_r+0x22e>
  4070d4:	4621      	mov	r1, r4
  4070d6:	4628      	mov	r0, r5
  4070d8:	9301      	str	r3, [sp, #4]
  4070da:	f7ff fb07 	bl	4066ec <memmove>
  4070de:	9b01      	ldr	r3, [sp, #4]
  4070e0:	e781      	b.n	406fe6 <_realloc_r+0x23a>
  4070e2:	68a1      	ldr	r1, [r4, #8]
  4070e4:	2a24      	cmp	r2, #36	; 0x24
  4070e6:	f8ca 1010 	str.w	r1, [sl, #16]
  4070ea:	68e1      	ldr	r1, [r4, #12]
  4070ec:	f8ca 1014 	str.w	r1, [sl, #20]
  4070f0:	d006      	beq.n	407100 <_realloc_r+0x354>
  4070f2:	f104 0110 	add.w	r1, r4, #16
  4070f6:	f10a 0218 	add.w	r2, sl, #24
  4070fa:	e76e      	b.n	406fda <_realloc_r+0x22e>
  4070fc:	20000520 	.word	0x20000520
  407100:	6922      	ldr	r2, [r4, #16]
  407102:	f104 0118 	add.w	r1, r4, #24
  407106:	f8ca 2018 	str.w	r2, [sl, #24]
  40710a:	6960      	ldr	r0, [r4, #20]
  40710c:	f10a 0220 	add.w	r2, sl, #32
  407110:	f8ca 001c 	str.w	r0, [sl, #28]
  407114:	e761      	b.n	406fda <_realloc_r+0x22e>
  407116:	bf00      	nop

00407118 <__sread>:
  407118:	b510      	push	{r4, lr}
  40711a:	460c      	mov	r4, r1
  40711c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407120:	f000 fa74 	bl	40760c <_read_r>
  407124:	2800      	cmp	r0, #0
  407126:	db03      	blt.n	407130 <__sread+0x18>
  407128:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40712a:	4403      	add	r3, r0
  40712c:	6523      	str	r3, [r4, #80]	; 0x50
  40712e:	bd10      	pop	{r4, pc}
  407130:	89a3      	ldrh	r3, [r4, #12]
  407132:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  407136:	81a3      	strh	r3, [r4, #12]
  407138:	bd10      	pop	{r4, pc}
  40713a:	bf00      	nop

0040713c <__swrite>:
  40713c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407140:	460c      	mov	r4, r1
  407142:	f9b1 100c 	ldrsh.w	r1, [r1, #12]
  407146:	461f      	mov	r7, r3
  407148:	05cb      	lsls	r3, r1, #23
  40714a:	4616      	mov	r6, r2
  40714c:	4605      	mov	r5, r0
  40714e:	d507      	bpl.n	407160 <__swrite+0x24>
  407150:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  407154:	2302      	movs	r3, #2
  407156:	2200      	movs	r2, #0
  407158:	f000 fa42 	bl	4075e0 <_lseek_r>
  40715c:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
  407160:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
  407164:	81a1      	strh	r1, [r4, #12]
  407166:	463b      	mov	r3, r7
  407168:	4632      	mov	r2, r6
  40716a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40716e:	4628      	mov	r0, r5
  407170:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407174:	f000 b920 	b.w	4073b8 <_write_r>

00407178 <__sseek>:
  407178:	b510      	push	{r4, lr}
  40717a:	460c      	mov	r4, r1
  40717c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407180:	f000 fa2e 	bl	4075e0 <_lseek_r>
  407184:	89a3      	ldrh	r3, [r4, #12]
  407186:	1c42      	adds	r2, r0, #1
  407188:	bf0e      	itee	eq
  40718a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40718e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  407192:	6520      	strne	r0, [r4, #80]	; 0x50
  407194:	81a3      	strh	r3, [r4, #12]
  407196:	bd10      	pop	{r4, pc}

00407198 <__sclose>:
  407198:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40719c:	f000 b9a8 	b.w	4074f0 <_close_r>

004071a0 <__ssprint_r>:
  4071a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4071a4:	6893      	ldr	r3, [r2, #8]
  4071a6:	b083      	sub	sp, #12
  4071a8:	4690      	mov	r8, r2
  4071aa:	2b00      	cmp	r3, #0
  4071ac:	d070      	beq.n	407290 <__ssprint_r+0xf0>
  4071ae:	4682      	mov	sl, r0
  4071b0:	460c      	mov	r4, r1
  4071b2:	6817      	ldr	r7, [r2, #0]
  4071b4:	688d      	ldr	r5, [r1, #8]
  4071b6:	6808      	ldr	r0, [r1, #0]
  4071b8:	e042      	b.n	407240 <__ssprint_r+0xa0>
  4071ba:	89a3      	ldrh	r3, [r4, #12]
  4071bc:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4071c0:	d02e      	beq.n	407220 <__ssprint_r+0x80>
  4071c2:	6965      	ldr	r5, [r4, #20]
  4071c4:	6921      	ldr	r1, [r4, #16]
  4071c6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  4071ca:	eba0 0b01 	sub.w	fp, r0, r1
  4071ce:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  4071d2:	f10b 0001 	add.w	r0, fp, #1
  4071d6:	106d      	asrs	r5, r5, #1
  4071d8:	4430      	add	r0, r6
  4071da:	42a8      	cmp	r0, r5
  4071dc:	462a      	mov	r2, r5
  4071de:	bf84      	itt	hi
  4071e0:	4605      	movhi	r5, r0
  4071e2:	462a      	movhi	r2, r5
  4071e4:	055b      	lsls	r3, r3, #21
  4071e6:	d538      	bpl.n	40725a <__ssprint_r+0xba>
  4071e8:	4611      	mov	r1, r2
  4071ea:	4650      	mov	r0, sl
  4071ec:	f7fa fe96 	bl	401f1c <_malloc_r>
  4071f0:	2800      	cmp	r0, #0
  4071f2:	d03c      	beq.n	40726e <__ssprint_r+0xce>
  4071f4:	465a      	mov	r2, fp
  4071f6:	6921      	ldr	r1, [r4, #16]
  4071f8:	9001      	str	r0, [sp, #4]
  4071fa:	f7fb f961 	bl	4024c0 <memcpy>
  4071fe:	89a2      	ldrh	r2, [r4, #12]
  407200:	9b01      	ldr	r3, [sp, #4]
  407202:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  407206:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  40720a:	81a2      	strh	r2, [r4, #12]
  40720c:	eba5 020b 	sub.w	r2, r5, fp
  407210:	eb03 000b 	add.w	r0, r3, fp
  407214:	6165      	str	r5, [r4, #20]
  407216:	46b3      	mov	fp, r6
  407218:	4635      	mov	r5, r6
  40721a:	6123      	str	r3, [r4, #16]
  40721c:	6020      	str	r0, [r4, #0]
  40721e:	60a2      	str	r2, [r4, #8]
  407220:	465a      	mov	r2, fp
  407222:	4649      	mov	r1, r9
  407224:	f7ff fa62 	bl	4066ec <memmove>
  407228:	f8d8 3008 	ldr.w	r3, [r8, #8]
  40722c:	68a2      	ldr	r2, [r4, #8]
  40722e:	6820      	ldr	r0, [r4, #0]
  407230:	1b55      	subs	r5, r2, r5
  407232:	4458      	add	r0, fp
  407234:	1b9e      	subs	r6, r3, r6
  407236:	60a5      	str	r5, [r4, #8]
  407238:	6020      	str	r0, [r4, #0]
  40723a:	f8c8 6008 	str.w	r6, [r8, #8]
  40723e:	b33e      	cbz	r6, 407290 <__ssprint_r+0xf0>
  407240:	687e      	ldr	r6, [r7, #4]
  407242:	463b      	mov	r3, r7
  407244:	3708      	adds	r7, #8
  407246:	2e00      	cmp	r6, #0
  407248:	d0fa      	beq.n	407240 <__ssprint_r+0xa0>
  40724a:	42ae      	cmp	r6, r5
  40724c:	f8d3 9000 	ldr.w	r9, [r3]
  407250:	46ab      	mov	fp, r5
  407252:	d2b2      	bcs.n	4071ba <__ssprint_r+0x1a>
  407254:	4635      	mov	r5, r6
  407256:	46b3      	mov	fp, r6
  407258:	e7e2      	b.n	407220 <__ssprint_r+0x80>
  40725a:	4650      	mov	r0, sl
  40725c:	f7ff fda6 	bl	406dac <_realloc_r>
  407260:	4603      	mov	r3, r0
  407262:	2800      	cmp	r0, #0
  407264:	d1d2      	bne.n	40720c <__ssprint_r+0x6c>
  407266:	6921      	ldr	r1, [r4, #16]
  407268:	4650      	mov	r0, sl
  40726a:	f7fe fecd 	bl	406008 <_free_r>
  40726e:	230c      	movs	r3, #12
  407270:	2200      	movs	r2, #0
  407272:	f04f 30ff 	mov.w	r0, #4294967295
  407276:	f8ca 3000 	str.w	r3, [sl]
  40727a:	89a3      	ldrh	r3, [r4, #12]
  40727c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407280:	81a3      	strh	r3, [r4, #12]
  407282:	f8c8 2008 	str.w	r2, [r8, #8]
  407286:	f8c8 2004 	str.w	r2, [r8, #4]
  40728a:	b003      	add	sp, #12
  40728c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407290:	2000      	movs	r0, #0
  407292:	f8c8 0004 	str.w	r0, [r8, #4]
  407296:	b003      	add	sp, #12
  407298:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040729c <__swbuf_r>:
  40729c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40729e:	460d      	mov	r5, r1
  4072a0:	4614      	mov	r4, r2
  4072a2:	4606      	mov	r6, r0
  4072a4:	b110      	cbz	r0, 4072ac <__swbuf_r+0x10>
  4072a6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4072a8:	2b00      	cmp	r3, #0
  4072aa:	d04b      	beq.n	407344 <__swbuf_r+0xa8>
  4072ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4072b0:	69a3      	ldr	r3, [r4, #24]
  4072b2:	b291      	uxth	r1, r2
  4072b4:	0708      	lsls	r0, r1, #28
  4072b6:	60a3      	str	r3, [r4, #8]
  4072b8:	d539      	bpl.n	40732e <__swbuf_r+0x92>
  4072ba:	6923      	ldr	r3, [r4, #16]
  4072bc:	2b00      	cmp	r3, #0
  4072be:	d036      	beq.n	40732e <__swbuf_r+0x92>
  4072c0:	b2ed      	uxtb	r5, r5
  4072c2:	0489      	lsls	r1, r1, #18
  4072c4:	462f      	mov	r7, r5
  4072c6:	d515      	bpl.n	4072f4 <__swbuf_r+0x58>
  4072c8:	6822      	ldr	r2, [r4, #0]
  4072ca:	6961      	ldr	r1, [r4, #20]
  4072cc:	1ad3      	subs	r3, r2, r3
  4072ce:	428b      	cmp	r3, r1
  4072d0:	da1c      	bge.n	40730c <__swbuf_r+0x70>
  4072d2:	3301      	adds	r3, #1
  4072d4:	68a1      	ldr	r1, [r4, #8]
  4072d6:	1c50      	adds	r0, r2, #1
  4072d8:	3901      	subs	r1, #1
  4072da:	60a1      	str	r1, [r4, #8]
  4072dc:	6020      	str	r0, [r4, #0]
  4072de:	7015      	strb	r5, [r2, #0]
  4072e0:	6962      	ldr	r2, [r4, #20]
  4072e2:	429a      	cmp	r2, r3
  4072e4:	d01a      	beq.n	40731c <__swbuf_r+0x80>
  4072e6:	89a3      	ldrh	r3, [r4, #12]
  4072e8:	07db      	lsls	r3, r3, #31
  4072ea:	d501      	bpl.n	4072f0 <__swbuf_r+0x54>
  4072ec:	2d0a      	cmp	r5, #10
  4072ee:	d015      	beq.n	40731c <__swbuf_r+0x80>
  4072f0:	4638      	mov	r0, r7
  4072f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4072f4:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4072f6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4072fa:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  4072fe:	81a2      	strh	r2, [r4, #12]
  407300:	6822      	ldr	r2, [r4, #0]
  407302:	6661      	str	r1, [r4, #100]	; 0x64
  407304:	6961      	ldr	r1, [r4, #20]
  407306:	1ad3      	subs	r3, r2, r3
  407308:	428b      	cmp	r3, r1
  40730a:	dbe2      	blt.n	4072d2 <__swbuf_r+0x36>
  40730c:	4621      	mov	r1, r4
  40730e:	4630      	mov	r0, r6
  407310:	f7fe fd14 	bl	405d3c <_fflush_r>
  407314:	b940      	cbnz	r0, 407328 <__swbuf_r+0x8c>
  407316:	2301      	movs	r3, #1
  407318:	6822      	ldr	r2, [r4, #0]
  40731a:	e7db      	b.n	4072d4 <__swbuf_r+0x38>
  40731c:	4621      	mov	r1, r4
  40731e:	4630      	mov	r0, r6
  407320:	f7fe fd0c 	bl	405d3c <_fflush_r>
  407324:	2800      	cmp	r0, #0
  407326:	d0e3      	beq.n	4072f0 <__swbuf_r+0x54>
  407328:	f04f 37ff 	mov.w	r7, #4294967295
  40732c:	e7e0      	b.n	4072f0 <__swbuf_r+0x54>
  40732e:	4621      	mov	r1, r4
  407330:	4630      	mov	r0, r6
  407332:	f7fd fc3d 	bl	404bb0 <__swsetup_r>
  407336:	2800      	cmp	r0, #0
  407338:	d1f6      	bne.n	407328 <__swbuf_r+0x8c>
  40733a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40733e:	6923      	ldr	r3, [r4, #16]
  407340:	b291      	uxth	r1, r2
  407342:	e7bd      	b.n	4072c0 <__swbuf_r+0x24>
  407344:	f7fe fd8e 	bl	405e64 <__sinit>
  407348:	e7b0      	b.n	4072ac <__swbuf_r+0x10>
  40734a:	bf00      	nop

0040734c <_wcrtomb_r>:
  40734c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40734e:	4606      	mov	r6, r0
  407350:	b085      	sub	sp, #20
  407352:	461f      	mov	r7, r3
  407354:	b189      	cbz	r1, 40737a <_wcrtomb_r+0x2e>
  407356:	4c10      	ldr	r4, [pc, #64]	; (407398 <_wcrtomb_r+0x4c>)
  407358:	4d10      	ldr	r5, [pc, #64]	; (40739c <_wcrtomb_r+0x50>)
  40735a:	6824      	ldr	r4, [r4, #0]
  40735c:	6b64      	ldr	r4, [r4, #52]	; 0x34
  40735e:	2c00      	cmp	r4, #0
  407360:	bf08      	it	eq
  407362:	462c      	moveq	r4, r5
  407364:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  407368:	47a0      	blx	r4
  40736a:	1c43      	adds	r3, r0, #1
  40736c:	d103      	bne.n	407376 <_wcrtomb_r+0x2a>
  40736e:	2200      	movs	r2, #0
  407370:	238a      	movs	r3, #138	; 0x8a
  407372:	603a      	str	r2, [r7, #0]
  407374:	6033      	str	r3, [r6, #0]
  407376:	b005      	add	sp, #20
  407378:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40737a:	460c      	mov	r4, r1
  40737c:	4a06      	ldr	r2, [pc, #24]	; (407398 <_wcrtomb_r+0x4c>)
  40737e:	4d07      	ldr	r5, [pc, #28]	; (40739c <_wcrtomb_r+0x50>)
  407380:	6811      	ldr	r1, [r2, #0]
  407382:	4622      	mov	r2, r4
  407384:	6b4c      	ldr	r4, [r1, #52]	; 0x34
  407386:	a901      	add	r1, sp, #4
  407388:	2c00      	cmp	r4, #0
  40738a:	bf08      	it	eq
  40738c:	462c      	moveq	r4, r5
  40738e:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  407392:	47a0      	blx	r4
  407394:	e7e9      	b.n	40736a <_wcrtomb_r+0x1e>
  407396:	bf00      	nop
  407398:	200000f4 	.word	0x200000f4
  40739c:	20000930 	.word	0x20000930

004073a0 <__ascii_wctomb>:
  4073a0:	b119      	cbz	r1, 4073aa <__ascii_wctomb+0xa>
  4073a2:	2aff      	cmp	r2, #255	; 0xff
  4073a4:	d803      	bhi.n	4073ae <__ascii_wctomb+0xe>
  4073a6:	700a      	strb	r2, [r1, #0]
  4073a8:	2101      	movs	r1, #1
  4073aa:	4608      	mov	r0, r1
  4073ac:	4770      	bx	lr
  4073ae:	238a      	movs	r3, #138	; 0x8a
  4073b0:	f04f 31ff 	mov.w	r1, #4294967295
  4073b4:	6003      	str	r3, [r0, #0]
  4073b6:	e7f8      	b.n	4073aa <__ascii_wctomb+0xa>

004073b8 <_write_r>:
  4073b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4073ba:	460e      	mov	r6, r1
  4073bc:	2500      	movs	r5, #0
  4073be:	4c08      	ldr	r4, [pc, #32]	; (4073e0 <_write_r+0x28>)
  4073c0:	4611      	mov	r1, r2
  4073c2:	4607      	mov	r7, r0
  4073c4:	461a      	mov	r2, r3
  4073c6:	4630      	mov	r0, r6
  4073c8:	6025      	str	r5, [r4, #0]
  4073ca:	f7f8 ff31 	bl	400230 <_write>
  4073ce:	1c43      	adds	r3, r0, #1
  4073d0:	d000      	beq.n	4073d4 <_write_r+0x1c>
  4073d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4073d4:	6823      	ldr	r3, [r4, #0]
  4073d6:	2b00      	cmp	r3, #0
  4073d8:	d0fb      	beq.n	4073d2 <_write_r+0x1a>
  4073da:	603b      	str	r3, [r7, #0]
  4073dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4073de:	bf00      	nop
  4073e0:	20000db0 	.word	0x20000db0

004073e4 <__register_exitproc>:
  4073e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4073e8:	4c27      	ldr	r4, [pc, #156]	; (407488 <__register_exitproc+0xa4>)
  4073ea:	4607      	mov	r7, r0
  4073ec:	6826      	ldr	r6, [r4, #0]
  4073ee:	4688      	mov	r8, r1
  4073f0:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
  4073f4:	4692      	mov	sl, r2
  4073f6:	4699      	mov	r9, r3
  4073f8:	2c00      	cmp	r4, #0
  4073fa:	d03c      	beq.n	407476 <__register_exitproc+0x92>
  4073fc:	6865      	ldr	r5, [r4, #4]
  4073fe:	2d1f      	cmp	r5, #31
  407400:	dc1a      	bgt.n	407438 <__register_exitproc+0x54>
  407402:	f105 0e01 	add.w	lr, r5, #1
  407406:	b17f      	cbz	r7, 407428 <__register_exitproc+0x44>
  407408:	2001      	movs	r0, #1
  40740a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
  40740e:	f8c3 a088 	str.w	sl, [r3, #136]	; 0x88
  407412:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  407416:	fa00 f205 	lsl.w	r2, r0, r5
  40741a:	4311      	orrs	r1, r2
  40741c:	2f02      	cmp	r7, #2
  40741e:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  407422:	f8c3 9108 	str.w	r9, [r3, #264]	; 0x108
  407426:	d020      	beq.n	40746a <__register_exitproc+0x86>
  407428:	3502      	adds	r5, #2
  40742a:	f8c4 e004 	str.w	lr, [r4, #4]
  40742e:	2000      	movs	r0, #0
  407430:	f844 8025 	str.w	r8, [r4, r5, lsl #2]
  407434:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407438:	4b14      	ldr	r3, [pc, #80]	; (40748c <__register_exitproc+0xa8>)
  40743a:	b30b      	cbz	r3, 407480 <__register_exitproc+0x9c>
  40743c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  407440:	f7fa fd5c 	bl	401efc <malloc>
  407444:	4604      	mov	r4, r0
  407446:	b1d8      	cbz	r0, 407480 <__register_exitproc+0x9c>
  407448:	2000      	movs	r0, #0
  40744a:	f8d6 3148 	ldr.w	r3, [r6, #328]	; 0x148
  40744e:	f04f 0e01 	mov.w	lr, #1
  407452:	6060      	str	r0, [r4, #4]
  407454:	6023      	str	r3, [r4, #0]
  407456:	4605      	mov	r5, r0
  407458:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
  40745c:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
  407460:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
  407464:	2f00      	cmp	r7, #0
  407466:	d0df      	beq.n	407428 <__register_exitproc+0x44>
  407468:	e7ce      	b.n	407408 <__register_exitproc+0x24>
  40746a:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
  40746e:	431a      	orrs	r2, r3
  407470:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  407474:	e7d8      	b.n	407428 <__register_exitproc+0x44>
  407476:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
  40747a:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
  40747e:	e7bd      	b.n	4073fc <__register_exitproc+0x18>
  407480:	f04f 30ff 	mov.w	r0, #4294967295
  407484:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407488:	0040845c 	.word	0x0040845c
  40748c:	00401efd 	.word	0x00401efd

00407490 <_calloc_r>:
  407490:	b510      	push	{r4, lr}
  407492:	fb02 f101 	mul.w	r1, r2, r1
  407496:	f7fa fd41 	bl	401f1c <_malloc_r>
  40749a:	4604      	mov	r4, r0
  40749c:	b1d8      	cbz	r0, 4074d6 <_calloc_r+0x46>
  40749e:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4074a2:	f022 0203 	bic.w	r2, r2, #3
  4074a6:	3a04      	subs	r2, #4
  4074a8:	2a24      	cmp	r2, #36	; 0x24
  4074aa:	d818      	bhi.n	4074de <_calloc_r+0x4e>
  4074ac:	2a13      	cmp	r2, #19
  4074ae:	d914      	bls.n	4074da <_calloc_r+0x4a>
  4074b0:	2300      	movs	r3, #0
  4074b2:	2a1b      	cmp	r2, #27
  4074b4:	6003      	str	r3, [r0, #0]
  4074b6:	6043      	str	r3, [r0, #4]
  4074b8:	d916      	bls.n	4074e8 <_calloc_r+0x58>
  4074ba:	2a24      	cmp	r2, #36	; 0x24
  4074bc:	6083      	str	r3, [r0, #8]
  4074be:	60c3      	str	r3, [r0, #12]
  4074c0:	bf11      	iteee	ne
  4074c2:	f100 0210 	addne.w	r2, r0, #16
  4074c6:	6103      	streq	r3, [r0, #16]
  4074c8:	6143      	streq	r3, [r0, #20]
  4074ca:	f100 0218 	addeq.w	r2, r0, #24
  4074ce:	2300      	movs	r3, #0
  4074d0:	6013      	str	r3, [r2, #0]
  4074d2:	6053      	str	r3, [r2, #4]
  4074d4:	6093      	str	r3, [r2, #8]
  4074d6:	4620      	mov	r0, r4
  4074d8:	bd10      	pop	{r4, pc}
  4074da:	4602      	mov	r2, r0
  4074dc:	e7f7      	b.n	4074ce <_calloc_r+0x3e>
  4074de:	2100      	movs	r1, #0
  4074e0:	f7fb f864 	bl	4025ac <memset>
  4074e4:	4620      	mov	r0, r4
  4074e6:	bd10      	pop	{r4, pc}
  4074e8:	f100 0208 	add.w	r2, r0, #8
  4074ec:	e7ef      	b.n	4074ce <_calloc_r+0x3e>
  4074ee:	bf00      	nop

004074f0 <_close_r>:
  4074f0:	b538      	push	{r3, r4, r5, lr}
  4074f2:	2300      	movs	r3, #0
  4074f4:	4c06      	ldr	r4, [pc, #24]	; (407510 <_close_r+0x20>)
  4074f6:	4605      	mov	r5, r0
  4074f8:	4608      	mov	r0, r1
  4074fa:	6023      	str	r3, [r4, #0]
  4074fc:	f7f9 fa62 	bl	4009c4 <_close>
  407500:	1c43      	adds	r3, r0, #1
  407502:	d000      	beq.n	407506 <_close_r+0x16>
  407504:	bd38      	pop	{r3, r4, r5, pc}
  407506:	6823      	ldr	r3, [r4, #0]
  407508:	2b00      	cmp	r3, #0
  40750a:	d0fb      	beq.n	407504 <_close_r+0x14>
  40750c:	602b      	str	r3, [r5, #0]
  40750e:	bd38      	pop	{r3, r4, r5, pc}
  407510:	20000db0 	.word	0x20000db0

00407514 <_fclose_r>:
  407514:	b570      	push	{r4, r5, r6, lr}
  407516:	b139      	cbz	r1, 407528 <_fclose_r+0x14>
  407518:	4605      	mov	r5, r0
  40751a:	460c      	mov	r4, r1
  40751c:	b108      	cbz	r0, 407522 <_fclose_r+0xe>
  40751e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  407520:	b383      	cbz	r3, 407584 <_fclose_r+0x70>
  407522:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407526:	b913      	cbnz	r3, 40752e <_fclose_r+0x1a>
  407528:	2600      	movs	r6, #0
  40752a:	4630      	mov	r0, r6
  40752c:	bd70      	pop	{r4, r5, r6, pc}
  40752e:	4621      	mov	r1, r4
  407530:	4628      	mov	r0, r5
  407532:	f7fe fb67 	bl	405c04 <__sflush_r>
  407536:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  407538:	4606      	mov	r6, r0
  40753a:	b133      	cbz	r3, 40754a <_fclose_r+0x36>
  40753c:	69e1      	ldr	r1, [r4, #28]
  40753e:	4628      	mov	r0, r5
  407540:	4798      	blx	r3
  407542:	2800      	cmp	r0, #0
  407544:	bfb8      	it	lt
  407546:	f04f 36ff 	movlt.w	r6, #4294967295
  40754a:	89a3      	ldrh	r3, [r4, #12]
  40754c:	061b      	lsls	r3, r3, #24
  40754e:	d41c      	bmi.n	40758a <_fclose_r+0x76>
  407550:	6b21      	ldr	r1, [r4, #48]	; 0x30
  407552:	b141      	cbz	r1, 407566 <_fclose_r+0x52>
  407554:	f104 0340 	add.w	r3, r4, #64	; 0x40
  407558:	4299      	cmp	r1, r3
  40755a:	d002      	beq.n	407562 <_fclose_r+0x4e>
  40755c:	4628      	mov	r0, r5
  40755e:	f7fe fd53 	bl	406008 <_free_r>
  407562:	2300      	movs	r3, #0
  407564:	6323      	str	r3, [r4, #48]	; 0x30
  407566:	6c61      	ldr	r1, [r4, #68]	; 0x44
  407568:	b121      	cbz	r1, 407574 <_fclose_r+0x60>
  40756a:	4628      	mov	r0, r5
  40756c:	f7fe fd4c 	bl	406008 <_free_r>
  407570:	2300      	movs	r3, #0
  407572:	6463      	str	r3, [r4, #68]	; 0x44
  407574:	f7fe fc7c 	bl	405e70 <__sfp_lock_acquire>
  407578:	2300      	movs	r3, #0
  40757a:	81a3      	strh	r3, [r4, #12]
  40757c:	f7fe fc7a 	bl	405e74 <__sfp_lock_release>
  407580:	4630      	mov	r0, r6
  407582:	bd70      	pop	{r4, r5, r6, pc}
  407584:	f7fe fc6e 	bl	405e64 <__sinit>
  407588:	e7cb      	b.n	407522 <_fclose_r+0xe>
  40758a:	6921      	ldr	r1, [r4, #16]
  40758c:	4628      	mov	r0, r5
  40758e:	f7fe fd3b 	bl	406008 <_free_r>
  407592:	e7dd      	b.n	407550 <_fclose_r+0x3c>

00407594 <_fstat_r>:
  407594:	b570      	push	{r4, r5, r6, lr}
  407596:	460d      	mov	r5, r1
  407598:	2300      	movs	r3, #0
  40759a:	4c07      	ldr	r4, [pc, #28]	; (4075b8 <_fstat_r+0x24>)
  40759c:	4606      	mov	r6, r0
  40759e:	4611      	mov	r1, r2
  4075a0:	4628      	mov	r0, r5
  4075a2:	6023      	str	r3, [r4, #0]
  4075a4:	f7f9 fa11 	bl	4009ca <_fstat>
  4075a8:	1c43      	adds	r3, r0, #1
  4075aa:	d000      	beq.n	4075ae <_fstat_r+0x1a>
  4075ac:	bd70      	pop	{r4, r5, r6, pc}
  4075ae:	6823      	ldr	r3, [r4, #0]
  4075b0:	2b00      	cmp	r3, #0
  4075b2:	d0fb      	beq.n	4075ac <_fstat_r+0x18>
  4075b4:	6033      	str	r3, [r6, #0]
  4075b6:	bd70      	pop	{r4, r5, r6, pc}
  4075b8:	20000db0 	.word	0x20000db0

004075bc <_isatty_r>:
  4075bc:	b538      	push	{r3, r4, r5, lr}
  4075be:	2300      	movs	r3, #0
  4075c0:	4c06      	ldr	r4, [pc, #24]	; (4075dc <_isatty_r+0x20>)
  4075c2:	4605      	mov	r5, r0
  4075c4:	4608      	mov	r0, r1
  4075c6:	6023      	str	r3, [r4, #0]
  4075c8:	f7f9 fa04 	bl	4009d4 <_isatty>
  4075cc:	1c43      	adds	r3, r0, #1
  4075ce:	d000      	beq.n	4075d2 <_isatty_r+0x16>
  4075d0:	bd38      	pop	{r3, r4, r5, pc}
  4075d2:	6823      	ldr	r3, [r4, #0]
  4075d4:	2b00      	cmp	r3, #0
  4075d6:	d0fb      	beq.n	4075d0 <_isatty_r+0x14>
  4075d8:	602b      	str	r3, [r5, #0]
  4075da:	bd38      	pop	{r3, r4, r5, pc}
  4075dc:	20000db0 	.word	0x20000db0

004075e0 <_lseek_r>:
  4075e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4075e2:	460e      	mov	r6, r1
  4075e4:	2500      	movs	r5, #0
  4075e6:	4c08      	ldr	r4, [pc, #32]	; (407608 <_lseek_r+0x28>)
  4075e8:	4611      	mov	r1, r2
  4075ea:	4607      	mov	r7, r0
  4075ec:	461a      	mov	r2, r3
  4075ee:	4630      	mov	r0, r6
  4075f0:	6025      	str	r5, [r4, #0]
  4075f2:	f7f9 f9f1 	bl	4009d8 <_lseek>
  4075f6:	1c43      	adds	r3, r0, #1
  4075f8:	d000      	beq.n	4075fc <_lseek_r+0x1c>
  4075fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4075fc:	6823      	ldr	r3, [r4, #0]
  4075fe:	2b00      	cmp	r3, #0
  407600:	d0fb      	beq.n	4075fa <_lseek_r+0x1a>
  407602:	603b      	str	r3, [r7, #0]
  407604:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  407606:	bf00      	nop
  407608:	20000db0 	.word	0x20000db0

0040760c <_read_r>:
  40760c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40760e:	460e      	mov	r6, r1
  407610:	2500      	movs	r5, #0
  407612:	4c08      	ldr	r4, [pc, #32]	; (407634 <_read_r+0x28>)
  407614:	4611      	mov	r1, r2
  407616:	4607      	mov	r7, r0
  407618:	461a      	mov	r2, r3
  40761a:	4630      	mov	r0, r6
  40761c:	6025      	str	r5, [r4, #0]
  40761e:	f7f8 fde9 	bl	4001f4 <_read>
  407622:	1c43      	adds	r3, r0, #1
  407624:	d000      	beq.n	407628 <_read_r+0x1c>
  407626:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  407628:	6823      	ldr	r3, [r4, #0]
  40762a:	2b00      	cmp	r3, #0
  40762c:	d0fb      	beq.n	407626 <_read_r+0x1a>
  40762e:	603b      	str	r3, [r7, #0]
  407630:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  407632:	bf00      	nop
  407634:	20000db0 	.word	0x20000db0

00407638 <__aeabi_drsub>:
  407638:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  40763c:	e002      	b.n	407644 <__adddf3>
  40763e:	bf00      	nop

00407640 <__aeabi_dsub>:
  407640:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00407644 <__adddf3>:
  407644:	b530      	push	{r4, r5, lr}
  407646:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40764a:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40764e:	ea94 0f05 	teq	r4, r5
  407652:	bf08      	it	eq
  407654:	ea90 0f02 	teqeq	r0, r2
  407658:	bf1f      	itttt	ne
  40765a:	ea54 0c00 	orrsne.w	ip, r4, r0
  40765e:	ea55 0c02 	orrsne.w	ip, r5, r2
  407662:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  407666:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40766a:	f000 80e2 	beq.w	407832 <__adddf3+0x1ee>
  40766e:	ea4f 5454 	mov.w	r4, r4, lsr #21
  407672:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  407676:	bfb8      	it	lt
  407678:	426d      	neglt	r5, r5
  40767a:	dd0c      	ble.n	407696 <__adddf3+0x52>
  40767c:	442c      	add	r4, r5
  40767e:	ea80 0202 	eor.w	r2, r0, r2
  407682:	ea81 0303 	eor.w	r3, r1, r3
  407686:	ea82 0000 	eor.w	r0, r2, r0
  40768a:	ea83 0101 	eor.w	r1, r3, r1
  40768e:	ea80 0202 	eor.w	r2, r0, r2
  407692:	ea81 0303 	eor.w	r3, r1, r3
  407696:	2d36      	cmp	r5, #54	; 0x36
  407698:	bf88      	it	hi
  40769a:	bd30      	pophi	{r4, r5, pc}
  40769c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4076a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4076a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4076a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4076ac:	d002      	beq.n	4076b4 <__adddf3+0x70>
  4076ae:	4240      	negs	r0, r0
  4076b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4076b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  4076b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4076bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  4076c0:	d002      	beq.n	4076c8 <__adddf3+0x84>
  4076c2:	4252      	negs	r2, r2
  4076c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  4076c8:	ea94 0f05 	teq	r4, r5
  4076cc:	f000 80a7 	beq.w	40781e <__adddf3+0x1da>
  4076d0:	f1a4 0401 	sub.w	r4, r4, #1
  4076d4:	f1d5 0e20 	rsbs	lr, r5, #32
  4076d8:	db0d      	blt.n	4076f6 <__adddf3+0xb2>
  4076da:	fa02 fc0e 	lsl.w	ip, r2, lr
  4076de:	fa22 f205 	lsr.w	r2, r2, r5
  4076e2:	1880      	adds	r0, r0, r2
  4076e4:	f141 0100 	adc.w	r1, r1, #0
  4076e8:	fa03 f20e 	lsl.w	r2, r3, lr
  4076ec:	1880      	adds	r0, r0, r2
  4076ee:	fa43 f305 	asr.w	r3, r3, r5
  4076f2:	4159      	adcs	r1, r3
  4076f4:	e00e      	b.n	407714 <__adddf3+0xd0>
  4076f6:	f1a5 0520 	sub.w	r5, r5, #32
  4076fa:	f10e 0e20 	add.w	lr, lr, #32
  4076fe:	2a01      	cmp	r2, #1
  407700:	fa03 fc0e 	lsl.w	ip, r3, lr
  407704:	bf28      	it	cs
  407706:	f04c 0c02 	orrcs.w	ip, ip, #2
  40770a:	fa43 f305 	asr.w	r3, r3, r5
  40770e:	18c0      	adds	r0, r0, r3
  407710:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  407714:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407718:	d507      	bpl.n	40772a <__adddf3+0xe6>
  40771a:	f04f 0e00 	mov.w	lr, #0
  40771e:	f1dc 0c00 	rsbs	ip, ip, #0
  407722:	eb7e 0000 	sbcs.w	r0, lr, r0
  407726:	eb6e 0101 	sbc.w	r1, lr, r1
  40772a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40772e:	d31b      	bcc.n	407768 <__adddf3+0x124>
  407730:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  407734:	d30c      	bcc.n	407750 <__adddf3+0x10c>
  407736:	0849      	lsrs	r1, r1, #1
  407738:	ea5f 0030 	movs.w	r0, r0, rrx
  40773c:	ea4f 0c3c 	mov.w	ip, ip, rrx
  407740:	f104 0401 	add.w	r4, r4, #1
  407744:	ea4f 5244 	mov.w	r2, r4, lsl #21
  407748:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  40774c:	f080 809a 	bcs.w	407884 <__adddf3+0x240>
  407750:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  407754:	bf08      	it	eq
  407756:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40775a:	f150 0000 	adcs.w	r0, r0, #0
  40775e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  407762:	ea41 0105 	orr.w	r1, r1, r5
  407766:	bd30      	pop	{r4, r5, pc}
  407768:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  40776c:	4140      	adcs	r0, r0
  40776e:	eb41 0101 	adc.w	r1, r1, r1
  407772:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407776:	f1a4 0401 	sub.w	r4, r4, #1
  40777a:	d1e9      	bne.n	407750 <__adddf3+0x10c>
  40777c:	f091 0f00 	teq	r1, #0
  407780:	bf04      	itt	eq
  407782:	4601      	moveq	r1, r0
  407784:	2000      	moveq	r0, #0
  407786:	fab1 f381 	clz	r3, r1
  40778a:	bf08      	it	eq
  40778c:	3320      	addeq	r3, #32
  40778e:	f1a3 030b 	sub.w	r3, r3, #11
  407792:	f1b3 0220 	subs.w	r2, r3, #32
  407796:	da0c      	bge.n	4077b2 <__adddf3+0x16e>
  407798:	320c      	adds	r2, #12
  40779a:	dd08      	ble.n	4077ae <__adddf3+0x16a>
  40779c:	f102 0c14 	add.w	ip, r2, #20
  4077a0:	f1c2 020c 	rsb	r2, r2, #12
  4077a4:	fa01 f00c 	lsl.w	r0, r1, ip
  4077a8:	fa21 f102 	lsr.w	r1, r1, r2
  4077ac:	e00c      	b.n	4077c8 <__adddf3+0x184>
  4077ae:	f102 0214 	add.w	r2, r2, #20
  4077b2:	bfd8      	it	le
  4077b4:	f1c2 0c20 	rsble	ip, r2, #32
  4077b8:	fa01 f102 	lsl.w	r1, r1, r2
  4077bc:	fa20 fc0c 	lsr.w	ip, r0, ip
  4077c0:	bfdc      	itt	le
  4077c2:	ea41 010c 	orrle.w	r1, r1, ip
  4077c6:	4090      	lslle	r0, r2
  4077c8:	1ae4      	subs	r4, r4, r3
  4077ca:	bfa2      	ittt	ge
  4077cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  4077d0:	4329      	orrge	r1, r5
  4077d2:	bd30      	popge	{r4, r5, pc}
  4077d4:	ea6f 0404 	mvn.w	r4, r4
  4077d8:	3c1f      	subs	r4, #31
  4077da:	da1c      	bge.n	407816 <__adddf3+0x1d2>
  4077dc:	340c      	adds	r4, #12
  4077de:	dc0e      	bgt.n	4077fe <__adddf3+0x1ba>
  4077e0:	f104 0414 	add.w	r4, r4, #20
  4077e4:	f1c4 0220 	rsb	r2, r4, #32
  4077e8:	fa20 f004 	lsr.w	r0, r0, r4
  4077ec:	fa01 f302 	lsl.w	r3, r1, r2
  4077f0:	ea40 0003 	orr.w	r0, r0, r3
  4077f4:	fa21 f304 	lsr.w	r3, r1, r4
  4077f8:	ea45 0103 	orr.w	r1, r5, r3
  4077fc:	bd30      	pop	{r4, r5, pc}
  4077fe:	f1c4 040c 	rsb	r4, r4, #12
  407802:	f1c4 0220 	rsb	r2, r4, #32
  407806:	fa20 f002 	lsr.w	r0, r0, r2
  40780a:	fa01 f304 	lsl.w	r3, r1, r4
  40780e:	ea40 0003 	orr.w	r0, r0, r3
  407812:	4629      	mov	r1, r5
  407814:	bd30      	pop	{r4, r5, pc}
  407816:	fa21 f004 	lsr.w	r0, r1, r4
  40781a:	4629      	mov	r1, r5
  40781c:	bd30      	pop	{r4, r5, pc}
  40781e:	f094 0f00 	teq	r4, #0
  407822:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  407826:	bf06      	itte	eq
  407828:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  40782c:	3401      	addeq	r4, #1
  40782e:	3d01      	subne	r5, #1
  407830:	e74e      	b.n	4076d0 <__adddf3+0x8c>
  407832:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  407836:	bf18      	it	ne
  407838:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40783c:	d029      	beq.n	407892 <__adddf3+0x24e>
  40783e:	ea94 0f05 	teq	r4, r5
  407842:	bf08      	it	eq
  407844:	ea90 0f02 	teqeq	r0, r2
  407848:	d005      	beq.n	407856 <__adddf3+0x212>
  40784a:	ea54 0c00 	orrs.w	ip, r4, r0
  40784e:	bf04      	itt	eq
  407850:	4619      	moveq	r1, r3
  407852:	4610      	moveq	r0, r2
  407854:	bd30      	pop	{r4, r5, pc}
  407856:	ea91 0f03 	teq	r1, r3
  40785a:	bf1e      	ittt	ne
  40785c:	2100      	movne	r1, #0
  40785e:	2000      	movne	r0, #0
  407860:	bd30      	popne	{r4, r5, pc}
  407862:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  407866:	d105      	bne.n	407874 <__adddf3+0x230>
  407868:	0040      	lsls	r0, r0, #1
  40786a:	4149      	adcs	r1, r1
  40786c:	bf28      	it	cs
  40786e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  407872:	bd30      	pop	{r4, r5, pc}
  407874:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  407878:	bf3c      	itt	cc
  40787a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40787e:	bd30      	popcc	{r4, r5, pc}
  407880:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407884:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  407888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40788c:	f04f 0000 	mov.w	r0, #0
  407890:	bd30      	pop	{r4, r5, pc}
  407892:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  407896:	bf1a      	itte	ne
  407898:	4619      	movne	r1, r3
  40789a:	4610      	movne	r0, r2
  40789c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4078a0:	bf1c      	itt	ne
  4078a2:	460b      	movne	r3, r1
  4078a4:	4602      	movne	r2, r0
  4078a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4078aa:	bf06      	itte	eq
  4078ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4078b0:	ea91 0f03 	teqeq	r1, r3
  4078b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4078b8:	bd30      	pop	{r4, r5, pc}
  4078ba:	bf00      	nop

004078bc <__aeabi_ui2d>:
  4078bc:	f090 0f00 	teq	r0, #0
  4078c0:	bf04      	itt	eq
  4078c2:	2100      	moveq	r1, #0
  4078c4:	4770      	bxeq	lr
  4078c6:	b530      	push	{r4, r5, lr}
  4078c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4078cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4078d0:	f04f 0500 	mov.w	r5, #0
  4078d4:	f04f 0100 	mov.w	r1, #0
  4078d8:	e750      	b.n	40777c <__adddf3+0x138>
  4078da:	bf00      	nop

004078dc <__aeabi_i2d>:
  4078dc:	f090 0f00 	teq	r0, #0
  4078e0:	bf04      	itt	eq
  4078e2:	2100      	moveq	r1, #0
  4078e4:	4770      	bxeq	lr
  4078e6:	b530      	push	{r4, r5, lr}
  4078e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4078ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4078f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  4078f4:	bf48      	it	mi
  4078f6:	4240      	negmi	r0, r0
  4078f8:	f04f 0100 	mov.w	r1, #0
  4078fc:	e73e      	b.n	40777c <__adddf3+0x138>
  4078fe:	bf00      	nop

00407900 <__aeabi_f2d>:
  407900:	0042      	lsls	r2, r0, #1
  407902:	ea4f 01e2 	mov.w	r1, r2, asr #3
  407906:	ea4f 0131 	mov.w	r1, r1, rrx
  40790a:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40790e:	bf1f      	itttt	ne
  407910:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  407914:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  407918:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  40791c:	4770      	bxne	lr
  40791e:	f092 0f00 	teq	r2, #0
  407922:	bf14      	ite	ne
  407924:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  407928:	4770      	bxeq	lr
  40792a:	b530      	push	{r4, r5, lr}
  40792c:	f44f 7460 	mov.w	r4, #896	; 0x380
  407930:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407934:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  407938:	e720      	b.n	40777c <__adddf3+0x138>
  40793a:	bf00      	nop

0040793c <__aeabi_ul2d>:
  40793c:	ea50 0201 	orrs.w	r2, r0, r1
  407940:	bf08      	it	eq
  407942:	4770      	bxeq	lr
  407944:	b530      	push	{r4, r5, lr}
  407946:	f04f 0500 	mov.w	r5, #0
  40794a:	e00a      	b.n	407962 <__aeabi_l2d+0x16>

0040794c <__aeabi_l2d>:
  40794c:	ea50 0201 	orrs.w	r2, r0, r1
  407950:	bf08      	it	eq
  407952:	4770      	bxeq	lr
  407954:	b530      	push	{r4, r5, lr}
  407956:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40795a:	d502      	bpl.n	407962 <__aeabi_l2d+0x16>
  40795c:	4240      	negs	r0, r0
  40795e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  407962:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407966:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40796a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40796e:	f43f aedc 	beq.w	40772a <__adddf3+0xe6>
  407972:	f04f 0203 	mov.w	r2, #3
  407976:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40797a:	bf18      	it	ne
  40797c:	3203      	addne	r2, #3
  40797e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  407982:	bf18      	it	ne
  407984:	3203      	addne	r2, #3
  407986:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40798a:	f1c2 0320 	rsb	r3, r2, #32
  40798e:	fa00 fc03 	lsl.w	ip, r0, r3
  407992:	fa20 f002 	lsr.w	r0, r0, r2
  407996:	fa01 fe03 	lsl.w	lr, r1, r3
  40799a:	ea40 000e 	orr.w	r0, r0, lr
  40799e:	fa21 f102 	lsr.w	r1, r1, r2
  4079a2:	4414      	add	r4, r2
  4079a4:	e6c1      	b.n	40772a <__adddf3+0xe6>
  4079a6:	bf00      	nop

004079a8 <__aeabi_dmul>:
  4079a8:	b570      	push	{r4, r5, r6, lr}
  4079aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4079ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4079b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4079b6:	bf1d      	ittte	ne
  4079b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4079bc:	ea94 0f0c 	teqne	r4, ip
  4079c0:	ea95 0f0c 	teqne	r5, ip
  4079c4:	f000 f8de 	bleq	407b84 <__aeabi_dmul+0x1dc>
  4079c8:	442c      	add	r4, r5
  4079ca:	ea81 0603 	eor.w	r6, r1, r3
  4079ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  4079d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4079d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4079da:	bf18      	it	ne
  4079dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4079e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4079e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4079e8:	d038      	beq.n	407a5c <__aeabi_dmul+0xb4>
  4079ea:	fba0 ce02 	umull	ip, lr, r0, r2
  4079ee:	f04f 0500 	mov.w	r5, #0
  4079f2:	fbe1 e502 	umlal	lr, r5, r1, r2
  4079f6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  4079fa:	fbe0 e503 	umlal	lr, r5, r0, r3
  4079fe:	f04f 0600 	mov.w	r6, #0
  407a02:	fbe1 5603 	umlal	r5, r6, r1, r3
  407a06:	f09c 0f00 	teq	ip, #0
  407a0a:	bf18      	it	ne
  407a0c:	f04e 0e01 	orrne.w	lr, lr, #1
  407a10:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  407a14:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  407a18:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  407a1c:	d204      	bcs.n	407a28 <__aeabi_dmul+0x80>
  407a1e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  407a22:	416d      	adcs	r5, r5
  407a24:	eb46 0606 	adc.w	r6, r6, r6
  407a28:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  407a2c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  407a30:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  407a34:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  407a38:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  407a3c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  407a40:	bf88      	it	hi
  407a42:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  407a46:	d81e      	bhi.n	407a86 <__aeabi_dmul+0xde>
  407a48:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  407a4c:	bf08      	it	eq
  407a4e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  407a52:	f150 0000 	adcs.w	r0, r0, #0
  407a56:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  407a5a:	bd70      	pop	{r4, r5, r6, pc}
  407a5c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  407a60:	ea46 0101 	orr.w	r1, r6, r1
  407a64:	ea40 0002 	orr.w	r0, r0, r2
  407a68:	ea81 0103 	eor.w	r1, r1, r3
  407a6c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  407a70:	bfc2      	ittt	gt
  407a72:	ebd4 050c 	rsbsgt	r5, r4, ip
  407a76:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  407a7a:	bd70      	popgt	{r4, r5, r6, pc}
  407a7c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407a80:	f04f 0e00 	mov.w	lr, #0
  407a84:	3c01      	subs	r4, #1
  407a86:	f300 80ab 	bgt.w	407be0 <__aeabi_dmul+0x238>
  407a8a:	f114 0f36 	cmn.w	r4, #54	; 0x36
  407a8e:	bfde      	ittt	le
  407a90:	2000      	movle	r0, #0
  407a92:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  407a96:	bd70      	pople	{r4, r5, r6, pc}
  407a98:	f1c4 0400 	rsb	r4, r4, #0
  407a9c:	3c20      	subs	r4, #32
  407a9e:	da35      	bge.n	407b0c <__aeabi_dmul+0x164>
  407aa0:	340c      	adds	r4, #12
  407aa2:	dc1b      	bgt.n	407adc <__aeabi_dmul+0x134>
  407aa4:	f104 0414 	add.w	r4, r4, #20
  407aa8:	f1c4 0520 	rsb	r5, r4, #32
  407aac:	fa00 f305 	lsl.w	r3, r0, r5
  407ab0:	fa20 f004 	lsr.w	r0, r0, r4
  407ab4:	fa01 f205 	lsl.w	r2, r1, r5
  407ab8:	ea40 0002 	orr.w	r0, r0, r2
  407abc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  407ac0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  407ac4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  407ac8:	fa21 f604 	lsr.w	r6, r1, r4
  407acc:	eb42 0106 	adc.w	r1, r2, r6
  407ad0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407ad4:	bf08      	it	eq
  407ad6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407ada:	bd70      	pop	{r4, r5, r6, pc}
  407adc:	f1c4 040c 	rsb	r4, r4, #12
  407ae0:	f1c4 0520 	rsb	r5, r4, #32
  407ae4:	fa00 f304 	lsl.w	r3, r0, r4
  407ae8:	fa20 f005 	lsr.w	r0, r0, r5
  407aec:	fa01 f204 	lsl.w	r2, r1, r4
  407af0:	ea40 0002 	orr.w	r0, r0, r2
  407af4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407af8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  407afc:	f141 0100 	adc.w	r1, r1, #0
  407b00:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407b04:	bf08      	it	eq
  407b06:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407b0a:	bd70      	pop	{r4, r5, r6, pc}
  407b0c:	f1c4 0520 	rsb	r5, r4, #32
  407b10:	fa00 f205 	lsl.w	r2, r0, r5
  407b14:	ea4e 0e02 	orr.w	lr, lr, r2
  407b18:	fa20 f304 	lsr.w	r3, r0, r4
  407b1c:	fa01 f205 	lsl.w	r2, r1, r5
  407b20:	ea43 0302 	orr.w	r3, r3, r2
  407b24:	fa21 f004 	lsr.w	r0, r1, r4
  407b28:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407b2c:	fa21 f204 	lsr.w	r2, r1, r4
  407b30:	ea20 0002 	bic.w	r0, r0, r2
  407b34:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  407b38:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407b3c:	bf08      	it	eq
  407b3e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407b42:	bd70      	pop	{r4, r5, r6, pc}
  407b44:	f094 0f00 	teq	r4, #0
  407b48:	d10f      	bne.n	407b6a <__aeabi_dmul+0x1c2>
  407b4a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  407b4e:	0040      	lsls	r0, r0, #1
  407b50:	eb41 0101 	adc.w	r1, r1, r1
  407b54:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407b58:	bf08      	it	eq
  407b5a:	3c01      	subeq	r4, #1
  407b5c:	d0f7      	beq.n	407b4e <__aeabi_dmul+0x1a6>
  407b5e:	ea41 0106 	orr.w	r1, r1, r6
  407b62:	f095 0f00 	teq	r5, #0
  407b66:	bf18      	it	ne
  407b68:	4770      	bxne	lr
  407b6a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  407b6e:	0052      	lsls	r2, r2, #1
  407b70:	eb43 0303 	adc.w	r3, r3, r3
  407b74:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  407b78:	bf08      	it	eq
  407b7a:	3d01      	subeq	r5, #1
  407b7c:	d0f7      	beq.n	407b6e <__aeabi_dmul+0x1c6>
  407b7e:	ea43 0306 	orr.w	r3, r3, r6
  407b82:	4770      	bx	lr
  407b84:	ea94 0f0c 	teq	r4, ip
  407b88:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  407b8c:	bf18      	it	ne
  407b8e:	ea95 0f0c 	teqne	r5, ip
  407b92:	d00c      	beq.n	407bae <__aeabi_dmul+0x206>
  407b94:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  407b98:	bf18      	it	ne
  407b9a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  407b9e:	d1d1      	bne.n	407b44 <__aeabi_dmul+0x19c>
  407ba0:	ea81 0103 	eor.w	r1, r1, r3
  407ba4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407ba8:	f04f 0000 	mov.w	r0, #0
  407bac:	bd70      	pop	{r4, r5, r6, pc}
  407bae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  407bb2:	bf06      	itte	eq
  407bb4:	4610      	moveq	r0, r2
  407bb6:	4619      	moveq	r1, r3
  407bb8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  407bbc:	d019      	beq.n	407bf2 <__aeabi_dmul+0x24a>
  407bbe:	ea94 0f0c 	teq	r4, ip
  407bc2:	d102      	bne.n	407bca <__aeabi_dmul+0x222>
  407bc4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  407bc8:	d113      	bne.n	407bf2 <__aeabi_dmul+0x24a>
  407bca:	ea95 0f0c 	teq	r5, ip
  407bce:	d105      	bne.n	407bdc <__aeabi_dmul+0x234>
  407bd0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  407bd4:	bf1c      	itt	ne
  407bd6:	4610      	movne	r0, r2
  407bd8:	4619      	movne	r1, r3
  407bda:	d10a      	bne.n	407bf2 <__aeabi_dmul+0x24a>
  407bdc:	ea81 0103 	eor.w	r1, r1, r3
  407be0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407be4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  407be8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  407bec:	f04f 0000 	mov.w	r0, #0
  407bf0:	bd70      	pop	{r4, r5, r6, pc}
  407bf2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  407bf6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  407bfa:	bd70      	pop	{r4, r5, r6, pc}

00407bfc <__aeabi_ddiv>:
  407bfc:	b570      	push	{r4, r5, r6, lr}
  407bfe:	f04f 0cff 	mov.w	ip, #255	; 0xff
  407c02:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  407c06:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  407c0a:	bf1d      	ittte	ne
  407c0c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  407c10:	ea94 0f0c 	teqne	r4, ip
  407c14:	ea95 0f0c 	teqne	r5, ip
  407c18:	f000 f8a7 	bleq	407d6a <__aeabi_ddiv+0x16e>
  407c1c:	eba4 0405 	sub.w	r4, r4, r5
  407c20:	ea81 0e03 	eor.w	lr, r1, r3
  407c24:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  407c28:	ea4f 3101 	mov.w	r1, r1, lsl #12
  407c2c:	f000 8088 	beq.w	407d40 <__aeabi_ddiv+0x144>
  407c30:	ea4f 3303 	mov.w	r3, r3, lsl #12
  407c34:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  407c38:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  407c3c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  407c40:	ea4f 2202 	mov.w	r2, r2, lsl #8
  407c44:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  407c48:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  407c4c:	ea4f 2600 	mov.w	r6, r0, lsl #8
  407c50:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  407c54:	429d      	cmp	r5, r3
  407c56:	bf08      	it	eq
  407c58:	4296      	cmpeq	r6, r2
  407c5a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  407c5e:	f504 7440 	add.w	r4, r4, #768	; 0x300
  407c62:	d202      	bcs.n	407c6a <__aeabi_ddiv+0x6e>
  407c64:	085b      	lsrs	r3, r3, #1
  407c66:	ea4f 0232 	mov.w	r2, r2, rrx
  407c6a:	1ab6      	subs	r6, r6, r2
  407c6c:	eb65 0503 	sbc.w	r5, r5, r3
  407c70:	085b      	lsrs	r3, r3, #1
  407c72:	ea4f 0232 	mov.w	r2, r2, rrx
  407c76:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  407c7a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  407c7e:	ebb6 0e02 	subs.w	lr, r6, r2
  407c82:	eb75 0e03 	sbcs.w	lr, r5, r3
  407c86:	bf22      	ittt	cs
  407c88:	1ab6      	subcs	r6, r6, r2
  407c8a:	4675      	movcs	r5, lr
  407c8c:	ea40 000c 	orrcs.w	r0, r0, ip
  407c90:	085b      	lsrs	r3, r3, #1
  407c92:	ea4f 0232 	mov.w	r2, r2, rrx
  407c96:	ebb6 0e02 	subs.w	lr, r6, r2
  407c9a:	eb75 0e03 	sbcs.w	lr, r5, r3
  407c9e:	bf22      	ittt	cs
  407ca0:	1ab6      	subcs	r6, r6, r2
  407ca2:	4675      	movcs	r5, lr
  407ca4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  407ca8:	085b      	lsrs	r3, r3, #1
  407caa:	ea4f 0232 	mov.w	r2, r2, rrx
  407cae:	ebb6 0e02 	subs.w	lr, r6, r2
  407cb2:	eb75 0e03 	sbcs.w	lr, r5, r3
  407cb6:	bf22      	ittt	cs
  407cb8:	1ab6      	subcs	r6, r6, r2
  407cba:	4675      	movcs	r5, lr
  407cbc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  407cc0:	085b      	lsrs	r3, r3, #1
  407cc2:	ea4f 0232 	mov.w	r2, r2, rrx
  407cc6:	ebb6 0e02 	subs.w	lr, r6, r2
  407cca:	eb75 0e03 	sbcs.w	lr, r5, r3
  407cce:	bf22      	ittt	cs
  407cd0:	1ab6      	subcs	r6, r6, r2
  407cd2:	4675      	movcs	r5, lr
  407cd4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  407cd8:	ea55 0e06 	orrs.w	lr, r5, r6
  407cdc:	d018      	beq.n	407d10 <__aeabi_ddiv+0x114>
  407cde:	ea4f 1505 	mov.w	r5, r5, lsl #4
  407ce2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  407ce6:	ea4f 1606 	mov.w	r6, r6, lsl #4
  407cea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  407cee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  407cf2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  407cf6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  407cfa:	d1c0      	bne.n	407c7e <__aeabi_ddiv+0x82>
  407cfc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407d00:	d10b      	bne.n	407d1a <__aeabi_ddiv+0x11e>
  407d02:	ea41 0100 	orr.w	r1, r1, r0
  407d06:	f04f 0000 	mov.w	r0, #0
  407d0a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  407d0e:	e7b6      	b.n	407c7e <__aeabi_ddiv+0x82>
  407d10:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407d14:	bf04      	itt	eq
  407d16:	4301      	orreq	r1, r0
  407d18:	2000      	moveq	r0, #0
  407d1a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  407d1e:	bf88      	it	hi
  407d20:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  407d24:	f63f aeaf 	bhi.w	407a86 <__aeabi_dmul+0xde>
  407d28:	ebb5 0c03 	subs.w	ip, r5, r3
  407d2c:	bf04      	itt	eq
  407d2e:	ebb6 0c02 	subseq.w	ip, r6, r2
  407d32:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  407d36:	f150 0000 	adcs.w	r0, r0, #0
  407d3a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  407d3e:	bd70      	pop	{r4, r5, r6, pc}
  407d40:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  407d44:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  407d48:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  407d4c:	bfc2      	ittt	gt
  407d4e:	ebd4 050c 	rsbsgt	r5, r4, ip
  407d52:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  407d56:	bd70      	popgt	{r4, r5, r6, pc}
  407d58:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407d5c:	f04f 0e00 	mov.w	lr, #0
  407d60:	3c01      	subs	r4, #1
  407d62:	e690      	b.n	407a86 <__aeabi_dmul+0xde>
  407d64:	ea45 0e06 	orr.w	lr, r5, r6
  407d68:	e68d      	b.n	407a86 <__aeabi_dmul+0xde>
  407d6a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  407d6e:	ea94 0f0c 	teq	r4, ip
  407d72:	bf08      	it	eq
  407d74:	ea95 0f0c 	teqeq	r5, ip
  407d78:	f43f af3b 	beq.w	407bf2 <__aeabi_dmul+0x24a>
  407d7c:	ea94 0f0c 	teq	r4, ip
  407d80:	d10a      	bne.n	407d98 <__aeabi_ddiv+0x19c>
  407d82:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  407d86:	f47f af34 	bne.w	407bf2 <__aeabi_dmul+0x24a>
  407d8a:	ea95 0f0c 	teq	r5, ip
  407d8e:	f47f af25 	bne.w	407bdc <__aeabi_dmul+0x234>
  407d92:	4610      	mov	r0, r2
  407d94:	4619      	mov	r1, r3
  407d96:	e72c      	b.n	407bf2 <__aeabi_dmul+0x24a>
  407d98:	ea95 0f0c 	teq	r5, ip
  407d9c:	d106      	bne.n	407dac <__aeabi_ddiv+0x1b0>
  407d9e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  407da2:	f43f aefd 	beq.w	407ba0 <__aeabi_dmul+0x1f8>
  407da6:	4610      	mov	r0, r2
  407da8:	4619      	mov	r1, r3
  407daa:	e722      	b.n	407bf2 <__aeabi_dmul+0x24a>
  407dac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  407db0:	bf18      	it	ne
  407db2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  407db6:	f47f aec5 	bne.w	407b44 <__aeabi_dmul+0x19c>
  407dba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  407dbe:	f47f af0d 	bne.w	407bdc <__aeabi_dmul+0x234>
  407dc2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  407dc6:	f47f aeeb 	bne.w	407ba0 <__aeabi_dmul+0x1f8>
  407dca:	e712      	b.n	407bf2 <__aeabi_dmul+0x24a>

00407dcc <__gedf2>:
  407dcc:	f04f 3cff 	mov.w	ip, #4294967295
  407dd0:	e006      	b.n	407de0 <__cmpdf2+0x4>
  407dd2:	bf00      	nop

00407dd4 <__ledf2>:
  407dd4:	f04f 0c01 	mov.w	ip, #1
  407dd8:	e002      	b.n	407de0 <__cmpdf2+0x4>
  407dda:	bf00      	nop

00407ddc <__cmpdf2>:
  407ddc:	f04f 0c01 	mov.w	ip, #1
  407de0:	f84d cd04 	str.w	ip, [sp, #-4]!
  407de4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407de8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407dec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407df0:	bf18      	it	ne
  407df2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  407df6:	d01b      	beq.n	407e30 <__cmpdf2+0x54>
  407df8:	b001      	add	sp, #4
  407dfa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  407dfe:	bf0c      	ite	eq
  407e00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  407e04:	ea91 0f03 	teqne	r1, r3
  407e08:	bf02      	ittt	eq
  407e0a:	ea90 0f02 	teqeq	r0, r2
  407e0e:	2000      	moveq	r0, #0
  407e10:	4770      	bxeq	lr
  407e12:	f110 0f00 	cmn.w	r0, #0
  407e16:	ea91 0f03 	teq	r1, r3
  407e1a:	bf58      	it	pl
  407e1c:	4299      	cmppl	r1, r3
  407e1e:	bf08      	it	eq
  407e20:	4290      	cmpeq	r0, r2
  407e22:	bf2c      	ite	cs
  407e24:	17d8      	asrcs	r0, r3, #31
  407e26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  407e2a:	f040 0001 	orr.w	r0, r0, #1
  407e2e:	4770      	bx	lr
  407e30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407e34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407e38:	d102      	bne.n	407e40 <__cmpdf2+0x64>
  407e3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  407e3e:	d107      	bne.n	407e50 <__cmpdf2+0x74>
  407e40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407e44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407e48:	d1d6      	bne.n	407df8 <__cmpdf2+0x1c>
  407e4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  407e4e:	d0d3      	beq.n	407df8 <__cmpdf2+0x1c>
  407e50:	f85d 0b04 	ldr.w	r0, [sp], #4
  407e54:	4770      	bx	lr
  407e56:	bf00      	nop

00407e58 <__aeabi_cdrcmple>:
  407e58:	4684      	mov	ip, r0
  407e5a:	4610      	mov	r0, r2
  407e5c:	4662      	mov	r2, ip
  407e5e:	468c      	mov	ip, r1
  407e60:	4619      	mov	r1, r3
  407e62:	4663      	mov	r3, ip
  407e64:	e000      	b.n	407e68 <__aeabi_cdcmpeq>
  407e66:	bf00      	nop

00407e68 <__aeabi_cdcmpeq>:
  407e68:	b501      	push	{r0, lr}
  407e6a:	f7ff ffb7 	bl	407ddc <__cmpdf2>
  407e6e:	2800      	cmp	r0, #0
  407e70:	bf48      	it	mi
  407e72:	f110 0f00 	cmnmi.w	r0, #0
  407e76:	bd01      	pop	{r0, pc}

00407e78 <__aeabi_dcmpeq>:
  407e78:	f84d ed08 	str.w	lr, [sp, #-8]!
  407e7c:	f7ff fff4 	bl	407e68 <__aeabi_cdcmpeq>
  407e80:	bf0c      	ite	eq
  407e82:	2001      	moveq	r0, #1
  407e84:	2000      	movne	r0, #0
  407e86:	f85d fb08 	ldr.w	pc, [sp], #8
  407e8a:	bf00      	nop

00407e8c <__aeabi_dcmplt>:
  407e8c:	f84d ed08 	str.w	lr, [sp, #-8]!
  407e90:	f7ff ffea 	bl	407e68 <__aeabi_cdcmpeq>
  407e94:	bf34      	ite	cc
  407e96:	2001      	movcc	r0, #1
  407e98:	2000      	movcs	r0, #0
  407e9a:	f85d fb08 	ldr.w	pc, [sp], #8
  407e9e:	bf00      	nop

00407ea0 <__aeabi_dcmple>:
  407ea0:	f84d ed08 	str.w	lr, [sp, #-8]!
  407ea4:	f7ff ffe0 	bl	407e68 <__aeabi_cdcmpeq>
  407ea8:	bf94      	ite	ls
  407eaa:	2001      	movls	r0, #1
  407eac:	2000      	movhi	r0, #0
  407eae:	f85d fb08 	ldr.w	pc, [sp], #8
  407eb2:	bf00      	nop

00407eb4 <__aeabi_dcmpge>:
  407eb4:	f84d ed08 	str.w	lr, [sp, #-8]!
  407eb8:	f7ff ffce 	bl	407e58 <__aeabi_cdrcmple>
  407ebc:	bf94      	ite	ls
  407ebe:	2001      	movls	r0, #1
  407ec0:	2000      	movhi	r0, #0
  407ec2:	f85d fb08 	ldr.w	pc, [sp], #8
  407ec6:	bf00      	nop

00407ec8 <__aeabi_dcmpgt>:
  407ec8:	f84d ed08 	str.w	lr, [sp, #-8]!
  407ecc:	f7ff ffc4 	bl	407e58 <__aeabi_cdrcmple>
  407ed0:	bf34      	ite	cc
  407ed2:	2001      	movcc	r0, #1
  407ed4:	2000      	movcs	r0, #0
  407ed6:	f85d fb08 	ldr.w	pc, [sp], #8
  407eda:	bf00      	nop

00407edc <__aeabi_dcmpun>:
  407edc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407ee0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407ee4:	d102      	bne.n	407eec <__aeabi_dcmpun+0x10>
  407ee6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  407eea:	d10a      	bne.n	407f02 <__aeabi_dcmpun+0x26>
  407eec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407ef0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407ef4:	d102      	bne.n	407efc <__aeabi_dcmpun+0x20>
  407ef6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  407efa:	d102      	bne.n	407f02 <__aeabi_dcmpun+0x26>
  407efc:	f04f 0000 	mov.w	r0, #0
  407f00:	4770      	bx	lr
  407f02:	f04f 0001 	mov.w	r0, #1
  407f06:	4770      	bx	lr

00407f08 <__aeabi_d2iz>:
  407f08:	ea4f 0241 	mov.w	r2, r1, lsl #1
  407f0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  407f10:	d215      	bcs.n	407f3e <__aeabi_d2iz+0x36>
  407f12:	d511      	bpl.n	407f38 <__aeabi_d2iz+0x30>
  407f14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  407f18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  407f1c:	d912      	bls.n	407f44 <__aeabi_d2iz+0x3c>
  407f1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  407f22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  407f26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  407f2a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  407f2e:	fa23 f002 	lsr.w	r0, r3, r2
  407f32:	bf18      	it	ne
  407f34:	4240      	negne	r0, r0
  407f36:	4770      	bx	lr
  407f38:	f04f 0000 	mov.w	r0, #0
  407f3c:	4770      	bx	lr
  407f3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  407f42:	d105      	bne.n	407f50 <__aeabi_d2iz+0x48>
  407f44:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  407f48:	bf08      	it	eq
  407f4a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  407f4e:	4770      	bx	lr
  407f50:	f04f 0000 	mov.w	r0, #0
  407f54:	4770      	bx	lr
  407f56:	bf00      	nop

00407f58 <__aeabi_uldivmod>:
  407f58:	b953      	cbnz	r3, 407f70 <__aeabi_uldivmod+0x18>
  407f5a:	b94a      	cbnz	r2, 407f70 <__aeabi_uldivmod+0x18>
  407f5c:	2900      	cmp	r1, #0
  407f5e:	bf08      	it	eq
  407f60:	2800      	cmpeq	r0, #0
  407f62:	bf1c      	itt	ne
  407f64:	f04f 31ff 	movne.w	r1, #4294967295
  407f68:	f04f 30ff 	movne.w	r0, #4294967295
  407f6c:	f000 b97a 	b.w	408264 <__aeabi_idiv0>
  407f70:	f1ad 0c08 	sub.w	ip, sp, #8
  407f74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  407f78:	f000 f806 	bl	407f88 <__udivmoddi4>
  407f7c:	f8dd e004 	ldr.w	lr, [sp, #4]
  407f80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  407f84:	b004      	add	sp, #16
  407f86:	4770      	bx	lr

00407f88 <__udivmoddi4>:
  407f88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  407f8c:	468c      	mov	ip, r1
  407f8e:	460e      	mov	r6, r1
  407f90:	4604      	mov	r4, r0
  407f92:	9d08      	ldr	r5, [sp, #32]
  407f94:	2b00      	cmp	r3, #0
  407f96:	d150      	bne.n	40803a <__udivmoddi4+0xb2>
  407f98:	428a      	cmp	r2, r1
  407f9a:	4617      	mov	r7, r2
  407f9c:	d96c      	bls.n	408078 <__udivmoddi4+0xf0>
  407f9e:	fab2 fe82 	clz	lr, r2
  407fa2:	f1be 0f00 	cmp.w	lr, #0
  407fa6:	d00b      	beq.n	407fc0 <__udivmoddi4+0x38>
  407fa8:	f1ce 0c20 	rsb	ip, lr, #32
  407fac:	fa01 f60e 	lsl.w	r6, r1, lr
  407fb0:	fa20 fc0c 	lsr.w	ip, r0, ip
  407fb4:	fa02 f70e 	lsl.w	r7, r2, lr
  407fb8:	ea4c 0c06 	orr.w	ip, ip, r6
  407fbc:	fa00 f40e 	lsl.w	r4, r0, lr
  407fc0:	0c3a      	lsrs	r2, r7, #16
  407fc2:	fbbc f9f2 	udiv	r9, ip, r2
  407fc6:	b2bb      	uxth	r3, r7
  407fc8:	fb02 cc19 	mls	ip, r2, r9, ip
  407fcc:	fb09 fa03 	mul.w	sl, r9, r3
  407fd0:	ea4f 4814 	mov.w	r8, r4, lsr #16
  407fd4:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
  407fd8:	45b2      	cmp	sl, r6
  407fda:	d90a      	bls.n	407ff2 <__udivmoddi4+0x6a>
  407fdc:	19f6      	adds	r6, r6, r7
  407fde:	f109 31ff 	add.w	r1, r9, #4294967295
  407fe2:	f080 8125 	bcs.w	408230 <__udivmoddi4+0x2a8>
  407fe6:	45b2      	cmp	sl, r6
  407fe8:	f240 8122 	bls.w	408230 <__udivmoddi4+0x2a8>
  407fec:	f1a9 0902 	sub.w	r9, r9, #2
  407ff0:	443e      	add	r6, r7
  407ff2:	eba6 060a 	sub.w	r6, r6, sl
  407ff6:	fbb6 f0f2 	udiv	r0, r6, r2
  407ffa:	fb02 6610 	mls	r6, r2, r0, r6
  407ffe:	fb00 f303 	mul.w	r3, r0, r3
  408002:	b2a4      	uxth	r4, r4
  408004:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
  408008:	42a3      	cmp	r3, r4
  40800a:	d909      	bls.n	408020 <__udivmoddi4+0x98>
  40800c:	19e4      	adds	r4, r4, r7
  40800e:	f100 32ff 	add.w	r2, r0, #4294967295
  408012:	f080 810b 	bcs.w	40822c <__udivmoddi4+0x2a4>
  408016:	42a3      	cmp	r3, r4
  408018:	f240 8108 	bls.w	40822c <__udivmoddi4+0x2a4>
  40801c:	3802      	subs	r0, #2
  40801e:	443c      	add	r4, r7
  408020:	2100      	movs	r1, #0
  408022:	1ae4      	subs	r4, r4, r3
  408024:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  408028:	2d00      	cmp	r5, #0
  40802a:	d062      	beq.n	4080f2 <__udivmoddi4+0x16a>
  40802c:	2300      	movs	r3, #0
  40802e:	fa24 f40e 	lsr.w	r4, r4, lr
  408032:	602c      	str	r4, [r5, #0]
  408034:	606b      	str	r3, [r5, #4]
  408036:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40803a:	428b      	cmp	r3, r1
  40803c:	d907      	bls.n	40804e <__udivmoddi4+0xc6>
  40803e:	2d00      	cmp	r5, #0
  408040:	d055      	beq.n	4080ee <__udivmoddi4+0x166>
  408042:	2100      	movs	r1, #0
  408044:	e885 0041 	stmia.w	r5, {r0, r6}
  408048:	4608      	mov	r0, r1
  40804a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40804e:	fab3 f183 	clz	r1, r3
  408052:	2900      	cmp	r1, #0
  408054:	f040 808f 	bne.w	408176 <__udivmoddi4+0x1ee>
  408058:	42b3      	cmp	r3, r6
  40805a:	d302      	bcc.n	408062 <__udivmoddi4+0xda>
  40805c:	4282      	cmp	r2, r0
  40805e:	f200 80fc 	bhi.w	40825a <__udivmoddi4+0x2d2>
  408062:	1a84      	subs	r4, r0, r2
  408064:	eb66 0603 	sbc.w	r6, r6, r3
  408068:	2001      	movs	r0, #1
  40806a:	46b4      	mov	ip, r6
  40806c:	2d00      	cmp	r5, #0
  40806e:	d040      	beq.n	4080f2 <__udivmoddi4+0x16a>
  408070:	e885 1010 	stmia.w	r5, {r4, ip}
  408074:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408078:	b912      	cbnz	r2, 408080 <__udivmoddi4+0xf8>
  40807a:	2701      	movs	r7, #1
  40807c:	fbb7 f7f2 	udiv	r7, r7, r2
  408080:	fab7 fe87 	clz	lr, r7
  408084:	f1be 0f00 	cmp.w	lr, #0
  408088:	d135      	bne.n	4080f6 <__udivmoddi4+0x16e>
  40808a:	2101      	movs	r1, #1
  40808c:	1bf6      	subs	r6, r6, r7
  40808e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
  408092:	fa1f f887 	uxth.w	r8, r7
  408096:	fbb6 f2fc 	udiv	r2, r6, ip
  40809a:	fb0c 6612 	mls	r6, ip, r2, r6
  40809e:	fb08 f002 	mul.w	r0, r8, r2
  4080a2:	0c23      	lsrs	r3, r4, #16
  4080a4:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
  4080a8:	42b0      	cmp	r0, r6
  4080aa:	d907      	bls.n	4080bc <__udivmoddi4+0x134>
  4080ac:	19f6      	adds	r6, r6, r7
  4080ae:	f102 33ff 	add.w	r3, r2, #4294967295
  4080b2:	d202      	bcs.n	4080ba <__udivmoddi4+0x132>
  4080b4:	42b0      	cmp	r0, r6
  4080b6:	f200 80d2 	bhi.w	40825e <__udivmoddi4+0x2d6>
  4080ba:	461a      	mov	r2, r3
  4080bc:	1a36      	subs	r6, r6, r0
  4080be:	fbb6 f0fc 	udiv	r0, r6, ip
  4080c2:	fb0c 6610 	mls	r6, ip, r0, r6
  4080c6:	fb08 f800 	mul.w	r8, r8, r0
  4080ca:	b2a3      	uxth	r3, r4
  4080cc:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
  4080d0:	45a0      	cmp	r8, r4
  4080d2:	d907      	bls.n	4080e4 <__udivmoddi4+0x15c>
  4080d4:	19e4      	adds	r4, r4, r7
  4080d6:	f100 33ff 	add.w	r3, r0, #4294967295
  4080da:	d202      	bcs.n	4080e2 <__udivmoddi4+0x15a>
  4080dc:	45a0      	cmp	r8, r4
  4080de:	f200 80b9 	bhi.w	408254 <__udivmoddi4+0x2cc>
  4080e2:	4618      	mov	r0, r3
  4080e4:	eba4 0408 	sub.w	r4, r4, r8
  4080e8:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
  4080ec:	e79c      	b.n	408028 <__udivmoddi4+0xa0>
  4080ee:	4629      	mov	r1, r5
  4080f0:	4628      	mov	r0, r5
  4080f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4080f6:	fa07 f70e 	lsl.w	r7, r7, lr
  4080fa:	f1ce 0320 	rsb	r3, lr, #32
  4080fe:	fa26 f203 	lsr.w	r2, r6, r3
  408102:	ea4f 4c17 	mov.w	ip, r7, lsr #16
  408106:	fbb2 f1fc 	udiv	r1, r2, ip
  40810a:	fa1f f887 	uxth.w	r8, r7
  40810e:	fb0c 2211 	mls	r2, ip, r1, r2
  408112:	fa06 f60e 	lsl.w	r6, r6, lr
  408116:	fa20 f303 	lsr.w	r3, r0, r3
  40811a:	fb01 f908 	mul.w	r9, r1, r8
  40811e:	4333      	orrs	r3, r6
  408120:	0c1e      	lsrs	r6, r3, #16
  408122:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
  408126:	45b1      	cmp	r9, r6
  408128:	fa00 f40e 	lsl.w	r4, r0, lr
  40812c:	d909      	bls.n	408142 <__udivmoddi4+0x1ba>
  40812e:	19f6      	adds	r6, r6, r7
  408130:	f101 32ff 	add.w	r2, r1, #4294967295
  408134:	f080 808c 	bcs.w	408250 <__udivmoddi4+0x2c8>
  408138:	45b1      	cmp	r9, r6
  40813a:	f240 8089 	bls.w	408250 <__udivmoddi4+0x2c8>
  40813e:	3902      	subs	r1, #2
  408140:	443e      	add	r6, r7
  408142:	eba6 0609 	sub.w	r6, r6, r9
  408146:	fbb6 f0fc 	udiv	r0, r6, ip
  40814a:	fb0c 6210 	mls	r2, ip, r0, r6
  40814e:	fb00 f908 	mul.w	r9, r0, r8
  408152:	b29e      	uxth	r6, r3
  408154:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
  408158:	45b1      	cmp	r9, r6
  40815a:	d907      	bls.n	40816c <__udivmoddi4+0x1e4>
  40815c:	19f6      	adds	r6, r6, r7
  40815e:	f100 33ff 	add.w	r3, r0, #4294967295
  408162:	d271      	bcs.n	408248 <__udivmoddi4+0x2c0>
  408164:	45b1      	cmp	r9, r6
  408166:	d96f      	bls.n	408248 <__udivmoddi4+0x2c0>
  408168:	3802      	subs	r0, #2
  40816a:	443e      	add	r6, r7
  40816c:	eba6 0609 	sub.w	r6, r6, r9
  408170:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  408174:	e78f      	b.n	408096 <__udivmoddi4+0x10e>
  408176:	f1c1 0720 	rsb	r7, r1, #32
  40817a:	fa22 f807 	lsr.w	r8, r2, r7
  40817e:	408b      	lsls	r3, r1
  408180:	ea48 0303 	orr.w	r3, r8, r3
  408184:	fa26 f407 	lsr.w	r4, r6, r7
  408188:	ea4f 4e13 	mov.w	lr, r3, lsr #16
  40818c:	fbb4 f9fe 	udiv	r9, r4, lr
  408190:	fa1f fc83 	uxth.w	ip, r3
  408194:	fb0e 4419 	mls	r4, lr, r9, r4
  408198:	408e      	lsls	r6, r1
  40819a:	fa20 f807 	lsr.w	r8, r0, r7
  40819e:	fb09 fa0c 	mul.w	sl, r9, ip
  4081a2:	ea48 0806 	orr.w	r8, r8, r6
  4081a6:	ea4f 4618 	mov.w	r6, r8, lsr #16
  4081aa:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
  4081ae:	45a2      	cmp	sl, r4
  4081b0:	fa02 f201 	lsl.w	r2, r2, r1
  4081b4:	fa00 f601 	lsl.w	r6, r0, r1
  4081b8:	d908      	bls.n	4081cc <__udivmoddi4+0x244>
  4081ba:	18e4      	adds	r4, r4, r3
  4081bc:	f109 30ff 	add.w	r0, r9, #4294967295
  4081c0:	d244      	bcs.n	40824c <__udivmoddi4+0x2c4>
  4081c2:	45a2      	cmp	sl, r4
  4081c4:	d942      	bls.n	40824c <__udivmoddi4+0x2c4>
  4081c6:	f1a9 0902 	sub.w	r9, r9, #2
  4081ca:	441c      	add	r4, r3
  4081cc:	eba4 040a 	sub.w	r4, r4, sl
  4081d0:	fbb4 f0fe 	udiv	r0, r4, lr
  4081d4:	fb0e 4410 	mls	r4, lr, r0, r4
  4081d8:	fb00 fc0c 	mul.w	ip, r0, ip
  4081dc:	fa1f f888 	uxth.w	r8, r8
  4081e0:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
  4081e4:	45a4      	cmp	ip, r4
  4081e6:	d907      	bls.n	4081f8 <__udivmoddi4+0x270>
  4081e8:	18e4      	adds	r4, r4, r3
  4081ea:	f100 3eff 	add.w	lr, r0, #4294967295
  4081ee:	d229      	bcs.n	408244 <__udivmoddi4+0x2bc>
  4081f0:	45a4      	cmp	ip, r4
  4081f2:	d927      	bls.n	408244 <__udivmoddi4+0x2bc>
  4081f4:	3802      	subs	r0, #2
  4081f6:	441c      	add	r4, r3
  4081f8:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  4081fc:	fba0 8902 	umull	r8, r9, r0, r2
  408200:	eba4 0c0c 	sub.w	ip, r4, ip
  408204:	45cc      	cmp	ip, r9
  408206:	46c2      	mov	sl, r8
  408208:	46ce      	mov	lr, r9
  40820a:	d315      	bcc.n	408238 <__udivmoddi4+0x2b0>
  40820c:	d012      	beq.n	408234 <__udivmoddi4+0x2ac>
  40820e:	b155      	cbz	r5, 408226 <__udivmoddi4+0x29e>
  408210:	ebb6 030a 	subs.w	r3, r6, sl
  408214:	eb6c 060e 	sbc.w	r6, ip, lr
  408218:	fa06 f707 	lsl.w	r7, r6, r7
  40821c:	40cb      	lsrs	r3, r1
  40821e:	431f      	orrs	r7, r3
  408220:	40ce      	lsrs	r6, r1
  408222:	602f      	str	r7, [r5, #0]
  408224:	606e      	str	r6, [r5, #4]
  408226:	2100      	movs	r1, #0
  408228:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40822c:	4610      	mov	r0, r2
  40822e:	e6f7      	b.n	408020 <__udivmoddi4+0x98>
  408230:	4689      	mov	r9, r1
  408232:	e6de      	b.n	407ff2 <__udivmoddi4+0x6a>
  408234:	4546      	cmp	r6, r8
  408236:	d2ea      	bcs.n	40820e <__udivmoddi4+0x286>
  408238:	ebb8 0a02 	subs.w	sl, r8, r2
  40823c:	eb69 0e03 	sbc.w	lr, r9, r3
  408240:	3801      	subs	r0, #1
  408242:	e7e4      	b.n	40820e <__udivmoddi4+0x286>
  408244:	4670      	mov	r0, lr
  408246:	e7d7      	b.n	4081f8 <__udivmoddi4+0x270>
  408248:	4618      	mov	r0, r3
  40824a:	e78f      	b.n	40816c <__udivmoddi4+0x1e4>
  40824c:	4681      	mov	r9, r0
  40824e:	e7bd      	b.n	4081cc <__udivmoddi4+0x244>
  408250:	4611      	mov	r1, r2
  408252:	e776      	b.n	408142 <__udivmoddi4+0x1ba>
  408254:	3802      	subs	r0, #2
  408256:	443c      	add	r4, r7
  408258:	e744      	b.n	4080e4 <__udivmoddi4+0x15c>
  40825a:	4608      	mov	r0, r1
  40825c:	e706      	b.n	40806c <__udivmoddi4+0xe4>
  40825e:	3a02      	subs	r2, #2
  408260:	443e      	add	r6, r7
  408262:	e72b      	b.n	4080bc <__udivmoddi4+0x134>

00408264 <__aeabi_idiv0>:
  408264:	4770      	bx	lr
  408266:	bf00      	nop
  408268:	09097325 	.word	0x09097325
  40826c:	25096325 	.word	0x25096325
  408270:	75250975 	.word	0x75250975
  408274:	0d752509 	.word	0x0d752509
  408278:	0000000a 	.word	0x0000000a

0040827c <ucExpectedStackBytes.7466>:
  40827c:	a5a5a5a5 a5a5a5a5 a5a5a5a5 a5a5a5a5     ................
  40828c:	a5a5a5a5 454c4449 00000000 61747345     ....IDLE....Esta
  40829c:	206f6e20 61757461 0d726f64 0000000a      no atuador.....
  4082ac:	206fe34e 736e6f63 69756765 65722075     N.o conseguiu re
  4082bc:	65626563 206f2072 6d656c65 6f746e65     ceber o elemento
  4082cc:	20616420 616c6966 00000a0d 65636552      da fila....Rece
  4082dc:	20756562 6d656c65 6f746e65 20616420     beu elemento da 
  4082ec:	616c6966 25203d20 000a0d75 61747345     fila = %u...Esta
  4082fc:	206f6e20 746e6f63 616c6f72 0d726f64      no controlador.
  40830c:	0000000a 206fe34e 736e6f63 69756765     ....N.o consegui
  40831c:	616d2075 7261646e 65206f20 656d656c     u mandar o eleme
  40832c:	206f746e 61726170 6c696620 000a0d61     nto para fila...
  40833c:	61747345 206f6e20 736e6573 0a0d726f     Esta no sensor..
  40834c:	00000000 6d656c45 6f746e65 616e2073     ....Elementos na
  40835c:	6c696620 25203a61 000a0d75 46202d2d      fila: %u...-- F
  40836c:	72656572 20736f74 6d617845 20656c70     reertos Example 
  40837c:	0d0a2d2d 00000000 334d4153 4b452d4e     --......SAM3N-EK
  40838c:	00000000 25202d2d 000d0a73 323a3831     ....-- %s...18:2
  40839c:	32353a38 00000000 2074634f 32203731     8:52....Oct 17 2
  4083ac:	00373130 43202d2d 69706d6f 3a64656c     017.-- Compiled:
  4083bc:	20732520 2d207325 000d0a2d 696e6f4d      %s %s --...Moni
  4083cc:	00726f74 6c696146 74206465 7263206f     tor.Failed to cr
  4083dc:	65746165 6e6f4d20 726f7469 73617420     eate Monitor tas
  4083ec:	000a0d6b 0064654c 6c696146 74206465     k...Led.Failed t
  4083fc:	7263206f 65746165 73657420 656c2074     o create test le
  40840c:	61742064 0a0d6b73 00000000 736e6553     d task......Sens
  40841c:	0000726f 746e6f43 616c6f72 00726f64     or..Controlador.
  40842c:	61757441 00726f64 202d2d2d 6b736174     Atuador.--- task
  40843c:	20232320 00007525 63617473 766f206b      ## %u..stack ov
  40844c:	6c667265 2520776f 73252078 00000a0d     erflow %x %s....

0040845c <_global_impure_ptr>:
  40845c:	200000f8 00464e49 00666e69 004e414e     ... INF.inf.NAN.
  40846c:	006e616e 33323130 37363534 42413938     nan.0123456789AB
  40847c:	46454443 00000000 33323130 37363534     CDEF....01234567
  40848c:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  40849c:	0000296c 00000030                       l)..0...

004084a4 <blanks.7208>:
  4084a4:	20202020 20202020 20202020 20202020                     

004084b4 <zeroes.7209>:
  4084b4:	30303030 30303030 30303030 30303030     0000000000000000

004084c4 <blanks.7202>:
  4084c4:	20202020 20202020 20202020 20202020                     

004084d4 <zeroes.7203>:
  4084d4:	30303030 30303030 30303030 30303030     0000000000000000
  4084e4:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  4084f4:	00000043 49534f50 00000058 0000002e     C...POSIX.......
  408504:	00000000                                ....

00408508 <__mprec_bigtens>:
  408508:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  408518:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  408528:	7f73bf3c 75154fdd                       <.s..O.u

00408530 <__mprec_tens>:
  408530:	00000000 3ff00000 00000000 40240000     .......?......$@
  408540:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  408550:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  408560:	00000000 412e8480 00000000 416312d0     .......A......cA
  408570:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  408580:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  408590:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  4085a0:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  4085b0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  4085c0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  4085d0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  4085e0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  4085f0:	79d99db4 44ea7843                       ...yCx.D

004085f8 <p05.6040>:
  4085f8:	00000005 00000019 0000007d              ........}...

00408604 <_ctype_>:
  408604:	20202000 20202020 28282020 20282828     .         ((((( 
  408614:	20202020 20202020 20202020 20202020                     
  408624:	10108820 10101010 10101010 10101010      ...............
  408634:	04040410 04040404 10040404 10101010     ................
  408644:	41411010 41414141 01010101 01010101     ..AAAAAA........
  408654:	01010101 01010101 01010101 10101010     ................
  408664:	42421010 42424242 02020202 02020202     ..BBBBBB........
  408674:	02020202 02020202 02020202 10101010     ................
  408684:	00000020 00000000 00000000 00000000      ...............
	...

00408708 <_init>:
  408708:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40870a:	bf00      	nop
  40870c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40870e:	bc08      	pop	{r3}
  408710:	469e      	mov	lr, r3
  408712:	4770      	bx	lr

00408714 <__init_array_start>:
  408714:	00404c79 	.word	0x00404c79

00408718 <__frame_dummy_init_array_entry>:
  408718:	004000e9                                ..@.

0040871c <_fini>:
  40871c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40871e:	bf00      	nop
  408720:	bcf8      	pop	{r3, r4, r5, r6, r7}
  408722:	bc08      	pop	{r3}
  408724:	469e      	mov	lr, r3
  408726:	4770      	bx	lr

00408728 <__fini_array_start>:
  408728:	004000c5 	.word	0x004000c5

Disassembly of section .relocate:

20000000 <SystemInit>:
	EFC->EEFC_FMR = EEFC_FMR_FWS(3);
20000000:	f44f 7240 	mov.w	r2, #768	; 0x300
20000004:	4b1f      	ldr	r3, [pc, #124]	; (20000084 <SystemInit+0x84>)
20000006:	601a      	str	r2, [r3, #0]
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
20000008:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
2000000c:	6a1b      	ldr	r3, [r3, #32]
2000000e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20000012:	d107      	bne.n	20000024 <SystemInit+0x24>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000014:	4a1c      	ldr	r2, [pc, #112]	; (20000088 <SystemInit+0x88>)
20000016:	4b1d      	ldr	r3, [pc, #116]	; (2000008c <SystemInit+0x8c>)
20000018:	621a      	str	r2, [r3, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2000001a:	461a      	mov	r2, r3
2000001c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2000001e:	f013 0f01 	tst.w	r3, #1
20000022:	d0fb      	beq.n	2000001c <SystemInit+0x1c>
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000024:	4a1a      	ldr	r2, [pc, #104]	; (20000090 <SystemInit+0x90>)
20000026:	4b19      	ldr	r3, [pc, #100]	; (2000008c <SystemInit+0x8c>)
20000028:	621a      	str	r2, [r3, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2000002a:	461a      	mov	r2, r3
2000002c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2000002e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20000032:	d0fb      	beq.n	2000002c <SystemInit+0x2c>
	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20000034:	4a15      	ldr	r2, [pc, #84]	; (2000008c <SystemInit+0x8c>)
20000036:	6b13      	ldr	r3, [r2, #48]	; 0x30
20000038:	f023 0303 	bic.w	r3, r3, #3
2000003c:	f043 0301 	orr.w	r3, r3, #1
20000040:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000042:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000044:	f013 0f08 	tst.w	r3, #8
20000048:	d0fb      	beq.n	20000042 <SystemInit+0x42>
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2000004a:	4a12      	ldr	r2, [pc, #72]	; (20000094 <SystemInit+0x94>)
2000004c:	4b0f      	ldr	r3, [pc, #60]	; (2000008c <SystemInit+0x8c>)
2000004e:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20000050:	461a      	mov	r2, r3
20000052:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000054:	f013 0f02 	tst.w	r3, #2
20000058:	d0fb      	beq.n	20000052 <SystemInit+0x52>
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | 
2000005a:	2211      	movs	r2, #17
2000005c:	4b0b      	ldr	r3, [pc, #44]	; (2000008c <SystemInit+0x8c>)
2000005e:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000060:	461a      	mov	r2, r3
20000062:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000064:	f013 0f08 	tst.w	r3, #8
20000068:	d0fb      	beq.n	20000062 <SystemInit+0x62>
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2000006a:	2212      	movs	r2, #18
2000006c:	4b07      	ldr	r3, [pc, #28]	; (2000008c <SystemInit+0x8c>)
2000006e:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000070:	461a      	mov	r2, r3
20000072:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000074:	f013 0f08 	tst.w	r3, #8
20000078:	d0fb      	beq.n	20000072 <SystemInit+0x72>
	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2000007a:	4a07      	ldr	r2, [pc, #28]	; (20000098 <SystemInit+0x98>)
2000007c:	4b07      	ldr	r3, [pc, #28]	; (2000009c <SystemInit+0x9c>)
2000007e:	601a      	str	r2, [r3, #0]
20000080:	4770      	bx	lr
20000082:	bf00      	nop
20000084:	400e0a00 	.word	0x400e0a00
20000088:	00370809 	.word	0x00370809
2000008c:	400e0400 	.word	0x400e0400
20000090:	01370809 	.word	0x01370809
20000094:	20073f01 	.word	0x20073f01
20000098:	02dc6c00 	.word	0x02dc6c00
2000009c:	200000e4 	.word	0x200000e4

200000a0 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200000a0:	4b0c      	ldr	r3, [pc, #48]	; (200000d4 <system_init_flash+0x34>)
200000a2:	4298      	cmp	r0, r3
200000a4:	d90c      	bls.n	200000c0 <system_init_flash+0x20>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0);
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200000a6:	4b0c      	ldr	r3, [pc, #48]	; (200000d8 <system_init_flash+0x38>)
200000a8:	4298      	cmp	r0, r3
200000aa:	d90d      	bls.n	200000c8 <system_init_flash+0x28>
		EFC->EEFC_FMR = EEFC_FMR_FWS(1);
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200000ac:	4b0b      	ldr	r3, [pc, #44]	; (200000dc <system_init_flash+0x3c>)
200000ae:	4298      	cmp	r0, r3
		EFC->EEFC_FMR = EEFC_FMR_FWS(2);
200000b0:	bf94      	ite	ls
200000b2:	f44f 7200 	movls.w	r2, #512	; 0x200
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(3);
200000b6:	f44f 7240 	movhi.w	r2, #768	; 0x300
200000ba:	4b09      	ldr	r3, [pc, #36]	; (200000e0 <system_init_flash+0x40>)
200000bc:	601a      	str	r2, [r3, #0]
200000be:	4770      	bx	lr
		EFC->EEFC_FMR = EEFC_FMR_FWS(0);
200000c0:	2200      	movs	r2, #0
200000c2:	4b07      	ldr	r3, [pc, #28]	; (200000e0 <system_init_flash+0x40>)
200000c4:	601a      	str	r2, [r3, #0]
200000c6:	4770      	bx	lr
		EFC->EEFC_FMR = EEFC_FMR_FWS(1);
200000c8:	f44f 7280 	mov.w	r2, #256	; 0x100
200000cc:	4b04      	ldr	r3, [pc, #16]	; (200000e0 <system_init_flash+0x40>)
200000ce:	601a      	str	r2, [r3, #0]
200000d0:	4770      	bx	lr
200000d2:	bf00      	nop
200000d4:	01406f3f 	.word	0x01406f3f
200000d8:	01e847ff 	.word	0x01e847ff
200000dc:	02dc6bff 	.word	0x02dc6bff
200000e0:	400e0a00 	.word	0x400e0a00

200000e4 <SystemCoreClock>:
200000e4:	003d0900                                ..=.

200000e8 <uxCriticalNesting>:
200000e8:	aaaaaaaa                                ....

200000ec <uxPreviousTask>:
200000ec:	000000ff                                ....

200000f0 <xNextTaskUnblockTime>:
200000f0:	ffffffff                                ....

200000f4 <_impure_ptr>:
200000f4:	200000f8                                ... 

200000f8 <impure_data>:
200000f8:	00000000 200003e4 2000044c 200004b4     ....... L.. ... 
	...
200001a0:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200001b0:	0005deec 0000000b 00000000 00000000     ................
	...

20000520 <__malloc_av_>:
	...
20000528:	20000520 20000520 20000528 20000528      ..  .. (.. (.. 
20000538:	20000530 20000530 20000538 20000538     0.. 0.. 8.. 8.. 
20000548:	20000540 20000540 20000548 20000548     @.. @.. H.. H.. 
20000558:	20000550 20000550 20000558 20000558     P.. P.. X.. X.. 
20000568:	20000560 20000560 20000568 20000568     `.. `.. h.. h.. 
20000578:	20000570 20000570 20000578 20000578     p.. p.. x.. x.. 
20000588:	20000580 20000580 20000588 20000588     ... ... ... ... 
20000598:	20000590 20000590 20000598 20000598     ... ... ... ... 
200005a8:	200005a0 200005a0 200005a8 200005a8     ... ... ... ... 
200005b8:	200005b0 200005b0 200005b8 200005b8     ... ... ... ... 
200005c8:	200005c0 200005c0 200005c8 200005c8     ... ... ... ... 
200005d8:	200005d0 200005d0 200005d8 200005d8     ... ... ... ... 
200005e8:	200005e0 200005e0 200005e8 200005e8     ... ... ... ... 
200005f8:	200005f0 200005f0 200005f8 200005f8     ... ... ... ... 
20000608:	20000600 20000600 20000608 20000608     ... ... ... ... 
20000618:	20000610 20000610 20000618 20000618     ... ... ... ... 
20000628:	20000620 20000620 20000628 20000628      ..  .. (.. (.. 
20000638:	20000630 20000630 20000638 20000638     0.. 0.. 8.. 8.. 
20000648:	20000640 20000640 20000648 20000648     @.. @.. H.. H.. 
20000658:	20000650 20000650 20000658 20000658     P.. P.. X.. X.. 
20000668:	20000660 20000660 20000668 20000668     `.. `.. h.. h.. 
20000678:	20000670 20000670 20000678 20000678     p.. p.. x.. x.. 
20000688:	20000680 20000680 20000688 20000688     ... ... ... ... 
20000698:	20000690 20000690 20000698 20000698     ... ... ... ... 
200006a8:	200006a0 200006a0 200006a8 200006a8     ... ... ... ... 
200006b8:	200006b0 200006b0 200006b8 200006b8     ... ... ... ... 
200006c8:	200006c0 200006c0 200006c8 200006c8     ... ... ... ... 
200006d8:	200006d0 200006d0 200006d8 200006d8     ... ... ... ... 
200006e8:	200006e0 200006e0 200006e8 200006e8     ... ... ... ... 
200006f8:	200006f0 200006f0 200006f8 200006f8     ... ... ... ... 
20000708:	20000700 20000700 20000708 20000708     ... ... ... ... 
20000718:	20000710 20000710 20000718 20000718     ... ... ... ... 
20000728:	20000720 20000720 20000728 20000728      ..  .. (.. (.. 
20000738:	20000730 20000730 20000738 20000738     0.. 0.. 8.. 8.. 
20000748:	20000740 20000740 20000748 20000748     @.. @.. H.. H.. 
20000758:	20000750 20000750 20000758 20000758     P.. P.. X.. X.. 
20000768:	20000760 20000760 20000768 20000768     `.. `.. h.. h.. 
20000778:	20000770 20000770 20000778 20000778     p.. p.. x.. x.. 
20000788:	20000780 20000780 20000788 20000788     ... ... ... ... 
20000798:	20000790 20000790 20000798 20000798     ... ... ... ... 
200007a8:	200007a0 200007a0 200007a8 200007a8     ... ... ... ... 
200007b8:	200007b0 200007b0 200007b8 200007b8     ... ... ... ... 
200007c8:	200007c0 200007c0 200007c8 200007c8     ... ... ... ... 
200007d8:	200007d0 200007d0 200007d8 200007d8     ... ... ... ... 
200007e8:	200007e0 200007e0 200007e8 200007e8     ... ... ... ... 
200007f8:	200007f0 200007f0 200007f8 200007f8     ... ... ... ... 
20000808:	20000800 20000800 20000808 20000808     ... ... ... ... 
20000818:	20000810 20000810 20000818 20000818     ... ... ... ... 
20000828:	20000820 20000820 20000828 20000828      ..  .. (.. (.. 
20000838:	20000830 20000830 20000838 20000838     0.. 0.. 8.. 8.. 
20000848:	20000840 20000840 20000848 20000848     @.. @.. H.. H.. 
20000858:	20000850 20000850 20000858 20000858     P.. P.. X.. X.. 
20000868:	20000860 20000860 20000868 20000868     `.. `.. h.. h.. 
20000878:	20000870 20000870 20000878 20000878     p.. p.. x.. x.. 
20000888:	20000880 20000880 20000888 20000888     ... ... ... ... 
20000898:	20000890 20000890 20000898 20000898     ... ... ... ... 
200008a8:	200008a0 200008a0 200008a8 200008a8     ... ... ... ... 
200008b8:	200008b0 200008b0 200008b8 200008b8     ... ... ... ... 
200008c8:	200008c0 200008c0 200008c8 200008c8     ... ... ... ... 
200008d8:	200008d0 200008d0 200008d8 200008d8     ... ... ... ... 
200008e8:	200008e0 200008e0 200008e8 200008e8     ... ... ... ... 
200008f8:	200008f0 200008f0 200008f8 200008f8     ... ... ... ... 
20000908:	20000900 20000900 20000908 20000908     ... ... ... ... 
20000918:	20000910 20000910 20000918 20000918     ... ... ... ... 

20000928 <__malloc_sbrk_base>:
20000928:	ffffffff                                ....

2000092c <__malloc_trim_threshold>:
2000092c:	00020000                                ....

20000930 <__global_locale>:
20000930:	00000043 00000000 00000000 00000000     C...............
	...
20000950:	00000043 00000000 00000000 00000000     C...............
	...
20000970:	00000043 00000000 00000000 00000000     C...............
	...
20000990:	00000043 00000000 00000000 00000000     C...............
	...
200009b0:	00000043 00000000 00000000 00000000     C...............
	...
200009d0:	00000043 00000000 00000000 00000000     C...............
	...
200009f0:	00000043 00000000 00000000 00000000     C...............
	...
20000a10:	004073a1 00406635 00000000 00408604     .s@.5f@.......@.
20000a20:	00408500 00408414 00408414 00408414     ..@...@...@...@.
20000a30:	00408414 00408414 00408414 00408414     ..@...@...@...@.
20000a40:	00408414 00408414 ffffffff ffffffff     ..@...@.........
20000a50:	ffffffff 0000ffff 53410001 00494943     ..........ASCII.
	...
20000a78:	53410000 00494943 00000000 00000000     ..ASCII.........
	...
