/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.3
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* RED */
#define RED_PIN__0__INTTYPE CYREG_PICU3_INTTYPE5
#define RED_PIN__0__MASK 0x20u
#define RED_PIN__0__PC CYREG_PRT3_PC5
#define RED_PIN__0__PORT 3u
#define RED_PIN__0__SHIFT 5u
#define RED_PIN__AG CYREG_PRT3_AG
#define RED_PIN__AMUX CYREG_PRT3_AMUX
#define RED_PIN__BIE CYREG_PRT3_BIE
#define RED_PIN__BIT_MASK CYREG_PRT3_BIT_MASK
#define RED_PIN__BYP CYREG_PRT3_BYP
#define RED_PIN__CTL CYREG_PRT3_CTL
#define RED_PIN__DM0 CYREG_PRT3_DM0
#define RED_PIN__DM1 CYREG_PRT3_DM1
#define RED_PIN__DM2 CYREG_PRT3_DM2
#define RED_PIN__DR CYREG_PRT3_DR
#define RED_PIN__INP_DIS CYREG_PRT3_INP_DIS
#define RED_PIN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define RED_PIN__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define RED_PIN__LCD_EN CYREG_PRT3_LCD_EN
#define RED_PIN__MASK 0x20u
#define RED_PIN__PORT 3u
#define RED_PIN__PRT CYREG_PRT3_PRT
#define RED_PIN__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define RED_PIN__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define RED_PIN__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define RED_PIN__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define RED_PIN__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define RED_PIN__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define RED_PIN__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define RED_PIN__PS CYREG_PRT3_PS
#define RED_PIN__SHIFT 5u
#define RED_PIN__SLW CYREG_PRT3_SLW

/* BLUE */
#define BLUE_PIN__0__INTTYPE CYREG_PICU3_INTTYPE7
#define BLUE_PIN__0__MASK 0x80u
#define BLUE_PIN__0__PC CYREG_PRT3_PC7
#define BLUE_PIN__0__PORT 3u
#define BLUE_PIN__0__SHIFT 7u
#define BLUE_PIN__AG CYREG_PRT3_AG
#define BLUE_PIN__AMUX CYREG_PRT3_AMUX
#define BLUE_PIN__BIE CYREG_PRT3_BIE
#define BLUE_PIN__BIT_MASK CYREG_PRT3_BIT_MASK
#define BLUE_PIN__BYP CYREG_PRT3_BYP
#define BLUE_PIN__CTL CYREG_PRT3_CTL
#define BLUE_PIN__DM0 CYREG_PRT3_DM0
#define BLUE_PIN__DM1 CYREG_PRT3_DM1
#define BLUE_PIN__DM2 CYREG_PRT3_DM2
#define BLUE_PIN__DR CYREG_PRT3_DR
#define BLUE_PIN__INP_DIS CYREG_PRT3_INP_DIS
#define BLUE_PIN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define BLUE_PIN__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define BLUE_PIN__LCD_EN CYREG_PRT3_LCD_EN
#define BLUE_PIN__MASK 0x80u
#define BLUE_PIN__PORT 3u
#define BLUE_PIN__PRT CYREG_PRT3_PRT
#define BLUE_PIN__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define BLUE_PIN__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define BLUE_PIN__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define BLUE_PIN__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define BLUE_PIN__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define BLUE_PIN__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define BLUE_PIN__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define BLUE_PIN__PS CYREG_PRT3_PS
#define BLUE_PIN__SHIFT 7u
#define BLUE_PIN__SLW CYREG_PRT3_SLW

/* UART */
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB08_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB08_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB08_MSK
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB08_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB08_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB08_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB08_ST
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB08_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB08_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB08_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB08_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB08_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB08_F1
#define UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB04_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB04_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB06_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB06_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB06_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB06_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB06_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB06_F1
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB07_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB07_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB07_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB07_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB07_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB07_F1
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB09_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB09_ST
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x02u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x04u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x04u

/* GREEN */
#define GREEN_PIN__0__INTTYPE CYREG_PICU3_INTTYPE6
#define GREEN_PIN__0__MASK 0x40u
#define GREEN_PIN__0__PC CYREG_PRT3_PC6
#define GREEN_PIN__0__PORT 3u
#define GREEN_PIN__0__SHIFT 6u
#define GREEN_PIN__AG CYREG_PRT3_AG
#define GREEN_PIN__AMUX CYREG_PRT3_AMUX
#define GREEN_PIN__BIE CYREG_PRT3_BIE
#define GREEN_PIN__BIT_MASK CYREG_PRT3_BIT_MASK
#define GREEN_PIN__BYP CYREG_PRT3_BYP
#define GREEN_PIN__CTL CYREG_PRT3_CTL
#define GREEN_PIN__DM0 CYREG_PRT3_DM0
#define GREEN_PIN__DM1 CYREG_PRT3_DM1
#define GREEN_PIN__DM2 CYREG_PRT3_DM2
#define GREEN_PIN__DR CYREG_PRT3_DR
#define GREEN_PIN__INP_DIS CYREG_PRT3_INP_DIS
#define GREEN_PIN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define GREEN_PIN__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define GREEN_PIN__LCD_EN CYREG_PRT3_LCD_EN
#define GREEN_PIN__MASK 0x40u
#define GREEN_PIN__PORT 3u
#define GREEN_PIN__PRT CYREG_PRT3_PRT
#define GREEN_PIN__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define GREEN_PIN__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define GREEN_PIN__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define GREEN_PIN__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define GREEN_PIN__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define GREEN_PIN__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define GREEN_PIN__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define GREEN_PIN__PS CYREG_PRT3_PS
#define GREEN_PIN__SHIFT 6u
#define GREEN_PIN__SLW CYREG_PRT3_SLW

/* PWM_B */
#define PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define PWM_B_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_B_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_B_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define PWM_B_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB02_CTL
#define PWM_B_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define PWM_B_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB02_CTL
#define PWM_B_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define PWM_B_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_B_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_B_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_B_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB02_MSK
#define PWM_B_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_B_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_B_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define PWM_B_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define PWM_B_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_B_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_B_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_B_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_B_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_B_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB02_MSK
#define PWM_B_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_B_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_B_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define PWM_B_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB02_ST_CTL
#define PWM_B_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB02_ST_CTL
#define PWM_B_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB02_ST
#define PWM_B_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define PWM_B_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define PWM_B_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define PWM_B_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define PWM_B_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define PWM_B_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define PWM_B_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define PWM_B_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define PWM_B_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB06_A0
#define PWM_B_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB06_A1
#define PWM_B_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define PWM_B_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB06_D0
#define PWM_B_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB06_D1
#define PWM_B_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define PWM_B_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define PWM_B_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB06_F0
#define PWM_B_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB06_F1
#define PWM_B_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM_B_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL

/* CS_IMU */
#define CS_IMU__0__INTTYPE CYREG_PICU1_INTTYPE7
#define CS_IMU__0__MASK 0x80u
#define CS_IMU__0__PC CYREG_PRT1_PC7
#define CS_IMU__0__PORT 1u
#define CS_IMU__0__SHIFT 7u
#define CS_IMU__AG CYREG_PRT1_AG
#define CS_IMU__AMUX CYREG_PRT1_AMUX
#define CS_IMU__BIE CYREG_PRT1_BIE
#define CS_IMU__BIT_MASK CYREG_PRT1_BIT_MASK
#define CS_IMU__BYP CYREG_PRT1_BYP
#define CS_IMU__CTL CYREG_PRT1_CTL
#define CS_IMU__DM0 CYREG_PRT1_DM0
#define CS_IMU__DM1 CYREG_PRT1_DM1
#define CS_IMU__DM2 CYREG_PRT1_DM2
#define CS_IMU__DR CYREG_PRT1_DR
#define CS_IMU__INP_DIS CYREG_PRT1_INP_DIS
#define CS_IMU__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define CS_IMU__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define CS_IMU__LCD_EN CYREG_PRT1_LCD_EN
#define CS_IMU__MASK 0x80u
#define CS_IMU__PORT 1u
#define CS_IMU__PRT CYREG_PRT1_PRT
#define CS_IMU__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define CS_IMU__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define CS_IMU__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define CS_IMU__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define CS_IMU__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define CS_IMU__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define CS_IMU__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define CS_IMU__PS CYREG_PRT1_PS
#define CS_IMU__SHIFT 7u
#define CS_IMU__SLW CYREG_PRT1_SLW

/* PWM_RG */
#define PWM_RG_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PWM_RG_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define PWM_RG_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define PWM_RG_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define PWM_RG_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define PWM_RG_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define PWM_RG_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define PWM_RG_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define PWM_RG_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define PWM_RG_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_RG_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_RG_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PWM_RG_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB05_CTL
#define PWM_RG_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define PWM_RG_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB05_CTL
#define PWM_RG_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define PWM_RG_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_RG_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_RG_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_RG_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB05_MSK
#define PWM_RG_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_RG_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_RG_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_RG_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_RG_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PWM_RG_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define PWM_RG_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_RG_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_RG_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_RG_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_RG_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define PWM_RG_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB05_MSK
#define PWM_RG_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_RG_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_RG_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PWM_RG_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define PWM_RG_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define PWM_RG_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB05_ST
#define PWM_RG_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define PWM_RG_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define PWM_RG_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define PWM_RG_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define PWM_RG_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PWM_RG_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define PWM_RG_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define PWM_RG_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define PWM_RG_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B1_UDB05_A0
#define PWM_RG_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B1_UDB05_A1
#define PWM_RG_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define PWM_RG_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B1_UDB05_D0
#define PWM_RG_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B1_UDB05_D1
#define PWM_RG_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PWM_RG_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define PWM_RG_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B1_UDB05_F0
#define PWM_RG_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B1_UDB05_F1
#define PWM_RG_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_RG_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL

/* RX_PIN */
#define RX_PIN__0__INTTYPE CYREG_PICU12_INTTYPE6
#define RX_PIN__0__MASK 0x40u
#define RX_PIN__0__PC CYREG_PRT12_PC6
#define RX_PIN__0__PORT 12u
#define RX_PIN__0__SHIFT 6u
#define RX_PIN__AG CYREG_PRT12_AG
#define RX_PIN__BIE CYREG_PRT12_BIE
#define RX_PIN__BIT_MASK CYREG_PRT12_BIT_MASK
#define RX_PIN__BYP CYREG_PRT12_BYP
#define RX_PIN__DM0 CYREG_PRT12_DM0
#define RX_PIN__DM1 CYREG_PRT12_DM1
#define RX_PIN__DM2 CYREG_PRT12_DM2
#define RX_PIN__DR CYREG_PRT12_DR
#define RX_PIN__INP_DIS CYREG_PRT12_INP_DIS
#define RX_PIN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define RX_PIN__MASK 0x40u
#define RX_PIN__PORT 12u
#define RX_PIN__PRT CYREG_PRT12_PRT
#define RX_PIN__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define RX_PIN__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define RX_PIN__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define RX_PIN__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define RX_PIN__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define RX_PIN__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define RX_PIN__PS CYREG_PRT12_PS
#define RX_PIN__SHIFT 6u
#define RX_PIN__SIO_CFG CYREG_PRT12_SIO_CFG
#define RX_PIN__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define RX_PIN__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define RX_PIN__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define RX_PIN__SLW CYREG_PRT12_SLW

/* TX_PIN */
#define TX_PIN__0__INTTYPE CYREG_PICU12_INTTYPE7
#define TX_PIN__0__MASK 0x80u
#define TX_PIN__0__PC CYREG_PRT12_PC7
#define TX_PIN__0__PORT 12u
#define TX_PIN__0__SHIFT 7u
#define TX_PIN__AG CYREG_PRT12_AG
#define TX_PIN__BIE CYREG_PRT12_BIE
#define TX_PIN__BIT_MASK CYREG_PRT12_BIT_MASK
#define TX_PIN__BYP CYREG_PRT12_BYP
#define TX_PIN__DM0 CYREG_PRT12_DM0
#define TX_PIN__DM1 CYREG_PRT12_DM1
#define TX_PIN__DM2 CYREG_PRT12_DM2
#define TX_PIN__DR CYREG_PRT12_DR
#define TX_PIN__INP_DIS CYREG_PRT12_INP_DIS
#define TX_PIN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define TX_PIN__MASK 0x80u
#define TX_PIN__PORT 12u
#define TX_PIN__PRT CYREG_PRT12_PRT
#define TX_PIN__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define TX_PIN__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define TX_PIN__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define TX_PIN__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define TX_PIN__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define TX_PIN__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define TX_PIN__PS CYREG_PRT12_PS
#define TX_PIN__SHIFT 7u
#define TX_PIN__SIO_CFG CYREG_PRT12_SIO_CFG
#define TX_PIN__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define TX_PIN__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define TX_PIN__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define TX_PIN__SLW CYREG_PRT12_SLW

/* ISR_IMU */
#define ISR_IMU__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ISR_IMU__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ISR_IMU__INTC_MASK 0x02u
#define ISR_IMU__INTC_NUMBER 1u
#define ISR_IMU__INTC_PRIOR_NUM 7u
#define ISR_IMU__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define ISR_IMU__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ISR_IMU__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* INT1_PIN */
#define INT1_PIN__0__INTTYPE CYREG_PICU12_INTTYPE4
#define INT1_PIN__0__MASK 0x10u
#define INT1_PIN__0__PC CYREG_PRT12_PC4
#define INT1_PIN__0__PORT 12u
#define INT1_PIN__0__SHIFT 4u
#define INT1_PIN__AG CYREG_PRT12_AG
#define INT1_PIN__BIE CYREG_PRT12_BIE
#define INT1_PIN__BIT_MASK CYREG_PRT12_BIT_MASK
#define INT1_PIN__BYP CYREG_PRT12_BYP
#define INT1_PIN__DM0 CYREG_PRT12_DM0
#define INT1_PIN__DM1 CYREG_PRT12_DM1
#define INT1_PIN__DM2 CYREG_PRT12_DM2
#define INT1_PIN__DR CYREG_PRT12_DR
#define INT1_PIN__INP_DIS CYREG_PRT12_INP_DIS
#define INT1_PIN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define INT1_PIN__MASK 0x10u
#define INT1_PIN__PORT 12u
#define INT1_PIN__PRT CYREG_PRT12_PRT
#define INT1_PIN__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define INT1_PIN__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define INT1_PIN__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define INT1_PIN__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define INT1_PIN__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define INT1_PIN__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define INT1_PIN__PS CYREG_PRT12_PS
#define INT1_PIN__SHIFT 4u
#define INT1_PIN__SIO_CFG CYREG_PRT12_SIO_CFG
#define INT1_PIN__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define INT1_PIN__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define INT1_PIN__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define INT1_PIN__SLW CYREG_PRT12_SLW

/* MISO_IMU */
#define MISO_IMU__0__INTTYPE CYREG_PICU1_INTTYPE6
#define MISO_IMU__0__MASK 0x40u
#define MISO_IMU__0__PC CYREG_PRT1_PC6
#define MISO_IMU__0__PORT 1u
#define MISO_IMU__0__SHIFT 6u
#define MISO_IMU__AG CYREG_PRT1_AG
#define MISO_IMU__AMUX CYREG_PRT1_AMUX
#define MISO_IMU__BIE CYREG_PRT1_BIE
#define MISO_IMU__BIT_MASK CYREG_PRT1_BIT_MASK
#define MISO_IMU__BYP CYREG_PRT1_BYP
#define MISO_IMU__CTL CYREG_PRT1_CTL
#define MISO_IMU__DM0 CYREG_PRT1_DM0
#define MISO_IMU__DM1 CYREG_PRT1_DM1
#define MISO_IMU__DM2 CYREG_PRT1_DM2
#define MISO_IMU__DR CYREG_PRT1_DR
#define MISO_IMU__INP_DIS CYREG_PRT1_INP_DIS
#define MISO_IMU__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define MISO_IMU__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define MISO_IMU__LCD_EN CYREG_PRT1_LCD_EN
#define MISO_IMU__MASK 0x40u
#define MISO_IMU__PORT 1u
#define MISO_IMU__PRT CYREG_PRT1_PRT
#define MISO_IMU__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define MISO_IMU__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define MISO_IMU__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define MISO_IMU__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define MISO_IMU__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define MISO_IMU__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define MISO_IMU__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define MISO_IMU__PS CYREG_PRT1_PS
#define MISO_IMU__SHIFT 6u
#define MISO_IMU__SLW CYREG_PRT1_SLW

/* MOSI_IMU */
#define MOSI_IMU__0__INTTYPE CYREG_PICU12_INTTYPE3
#define MOSI_IMU__0__MASK 0x08u
#define MOSI_IMU__0__PC CYREG_PRT12_PC3
#define MOSI_IMU__0__PORT 12u
#define MOSI_IMU__0__SHIFT 3u
#define MOSI_IMU__AG CYREG_PRT12_AG
#define MOSI_IMU__BIE CYREG_PRT12_BIE
#define MOSI_IMU__BIT_MASK CYREG_PRT12_BIT_MASK
#define MOSI_IMU__BYP CYREG_PRT12_BYP
#define MOSI_IMU__DM0 CYREG_PRT12_DM0
#define MOSI_IMU__DM1 CYREG_PRT12_DM1
#define MOSI_IMU__DM2 CYREG_PRT12_DM2
#define MOSI_IMU__DR CYREG_PRT12_DR
#define MOSI_IMU__INP_DIS CYREG_PRT12_INP_DIS
#define MOSI_IMU__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define MOSI_IMU__MASK 0x08u
#define MOSI_IMU__PORT 12u
#define MOSI_IMU__PRT CYREG_PRT12_PRT
#define MOSI_IMU__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define MOSI_IMU__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define MOSI_IMU__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define MOSI_IMU__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define MOSI_IMU__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define MOSI_IMU__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define MOSI_IMU__PS CYREG_PRT12_PS
#define MOSI_IMU__SHIFT 3u
#define MOSI_IMU__SIO_CFG CYREG_PRT12_SIO_CFG
#define MOSI_IMU__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define MOSI_IMU__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define MOSI_IMU__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define MOSI_IMU__SLW CYREG_PRT12_SLW

/* SCLK_IMU */
#define SCLK_IMU__0__INTTYPE CYREG_PICU12_INTTYPE2
#define SCLK_IMU__0__MASK 0x04u
#define SCLK_IMU__0__PC CYREG_PRT12_PC2
#define SCLK_IMU__0__PORT 12u
#define SCLK_IMU__0__SHIFT 2u
#define SCLK_IMU__AG CYREG_PRT12_AG
#define SCLK_IMU__BIE CYREG_PRT12_BIE
#define SCLK_IMU__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCLK_IMU__BYP CYREG_PRT12_BYP
#define SCLK_IMU__DM0 CYREG_PRT12_DM0
#define SCLK_IMU__DM1 CYREG_PRT12_DM1
#define SCLK_IMU__DM2 CYREG_PRT12_DM2
#define SCLK_IMU__DR CYREG_PRT12_DR
#define SCLK_IMU__INP_DIS CYREG_PRT12_INP_DIS
#define SCLK_IMU__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCLK_IMU__MASK 0x04u
#define SCLK_IMU__PORT 12u
#define SCLK_IMU__PRT CYREG_PRT12_PRT
#define SCLK_IMU__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCLK_IMU__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCLK_IMU__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCLK_IMU__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCLK_IMU__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCLK_IMU__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCLK_IMU__PS CYREG_PRT12_PS
#define SCLK_IMU__SHIFT 2u
#define SCLK_IMU__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCLK_IMU__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCLK_IMU__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCLK_IMU__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCLK_IMU__SLW CYREG_PRT12_SLW

/* SPIM_IMU */
#define SPIM_IMU_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define SPIM_IMU_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define SPIM_IMU_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define SPIM_IMU_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define SPIM_IMU_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define SPIM_IMU_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define SPIM_IMU_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define SPIM_IMU_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define SPIM_IMU_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define SPIM_IMU_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define SPIM_IMU_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB03_CTL
#define SPIM_IMU_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define SPIM_IMU_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB03_CTL
#define SPIM_IMU_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define SPIM_IMU_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define SPIM_IMU_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define SPIM_IMU_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB03_MSK
#define SPIM_IMU_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define SPIM_IMU_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define SPIM_IMU_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB03_MSK
#define SPIM_IMU_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define SPIM_IMU_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define SPIM_IMU_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define SPIM_IMU_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB03_ST_CTL
#define SPIM_IMU_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB03_ST_CTL
#define SPIM_IMU_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB03_ST
#define SPIM_IMU_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define SPIM_IMU_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define SPIM_IMU_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_IMU_BSPIM_RxStsReg__4__POS 4
#define SPIM_IMU_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_IMU_BSPIM_RxStsReg__5__POS 5
#define SPIM_IMU_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_IMU_BSPIM_RxStsReg__6__POS 6
#define SPIM_IMU_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_IMU_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB07_MSK
#define SPIM_IMU_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define SPIM_IMU_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB07_ST
#define SPIM_IMU_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define SPIM_IMU_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define SPIM_IMU_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define SPIM_IMU_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define SPIM_IMU_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define SPIM_IMU_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define SPIM_IMU_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define SPIM_IMU_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define SPIM_IMU_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB03_A0
#define SPIM_IMU_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB03_A1
#define SPIM_IMU_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define SPIM_IMU_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB03_D0
#define SPIM_IMU_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB03_D1
#define SPIM_IMU_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define SPIM_IMU_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define SPIM_IMU_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB03_F0
#define SPIM_IMU_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB03_F1
#define SPIM_IMU_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define SPIM_IMU_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define SPIM_IMU_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_IMU_BSPIM_TxStsReg__0__POS 0
#define SPIM_IMU_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_IMU_BSPIM_TxStsReg__1__POS 1
#define SPIM_IMU_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define SPIM_IMU_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define SPIM_IMU_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_IMU_BSPIM_TxStsReg__2__POS 2
#define SPIM_IMU_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_IMU_BSPIM_TxStsReg__3__POS 3
#define SPIM_IMU_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_IMU_BSPIM_TxStsReg__4__POS 4
#define SPIM_IMU_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_IMU_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB00_MSK
#define SPIM_IMU_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define SPIM_IMU_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB00_ST
#define SPIM_IMU_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define SPIM_IMU_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define SPIM_IMU_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define SPIM_IMU_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPIM_IMU_IntClock__INDEX 0x00u
#define SPIM_IMU_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPIM_IMU_IntClock__PM_ACT_MSK 0x01u
#define SPIM_IMU_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPIM_IMU_IntClock__PM_STBY_MSK 0x01u
#define SPIM_IMU_RxInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define SPIM_IMU_RxInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define SPIM_IMU_RxInternalInterrupt__INTC_MASK 0x20u
#define SPIM_IMU_RxInternalInterrupt__INTC_NUMBER 5u
#define SPIM_IMU_RxInternalInterrupt__INTC_PRIOR_NUM 4u
#define SPIM_IMU_RxInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define SPIM_IMU_RxInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define SPIM_IMU_RxInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define SPIM_IMU_TxInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define SPIM_IMU_TxInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define SPIM_IMU_TxInternalInterrupt__INTC_MASK 0x40u
#define SPIM_IMU_TxInternalInterrupt__INTC_NUMBER 6u
#define SPIM_IMU_TxInternalInterrupt__INTC_PRIOR_NUM 4u
#define SPIM_IMU_TxInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define SPIM_IMU_TxInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define SPIM_IMU_TxInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* CS_EEPROM */
#define CS_EEPROM__0__INTTYPE CYREG_PICU2_INTTYPE4
#define CS_EEPROM__0__MASK 0x10u
#define CS_EEPROM__0__PC CYREG_PRT2_PC4
#define CS_EEPROM__0__PORT 2u
#define CS_EEPROM__0__SHIFT 4u
#define CS_EEPROM__AG CYREG_PRT2_AG
#define CS_EEPROM__AMUX CYREG_PRT2_AMUX
#define CS_EEPROM__BIE CYREG_PRT2_BIE
#define CS_EEPROM__BIT_MASK CYREG_PRT2_BIT_MASK
#define CS_EEPROM__BYP CYREG_PRT2_BYP
#define CS_EEPROM__CTL CYREG_PRT2_CTL
#define CS_EEPROM__DM0 CYREG_PRT2_DM0
#define CS_EEPROM__DM1 CYREG_PRT2_DM1
#define CS_EEPROM__DM2 CYREG_PRT2_DM2
#define CS_EEPROM__DR CYREG_PRT2_DR
#define CS_EEPROM__INP_DIS CYREG_PRT2_INP_DIS
#define CS_EEPROM__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define CS_EEPROM__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CS_EEPROM__LCD_EN CYREG_PRT2_LCD_EN
#define CS_EEPROM__MASK 0x10u
#define CS_EEPROM__PORT 2u
#define CS_EEPROM__PRT CYREG_PRT2_PRT
#define CS_EEPROM__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CS_EEPROM__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CS_EEPROM__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CS_EEPROM__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CS_EEPROM__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CS_EEPROM__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CS_EEPROM__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CS_EEPROM__PS CYREG_PRT2_PS
#define CS_EEPROM__SHIFT 4u
#define CS_EEPROM__SLW CYREG_PRT2_SLW

/* ISR_START */
#define ISR_START__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ISR_START__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ISR_START__INTC_MASK 0x04u
#define ISR_START__INTC_NUMBER 2u
#define ISR_START__INTC_PRIOR_NUM 6u
#define ISR_START__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define ISR_START__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ISR_START__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PWM_CLOCK */
#define PWM_CLOCK__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define PWM_CLOCK__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define PWM_CLOCK__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define PWM_CLOCK__CFG2_SRC_SEL_MASK 0x07u
#define PWM_CLOCK__INDEX 0x03u
#define PWM_CLOCK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define PWM_CLOCK__PM_ACT_MSK 0x08u
#define PWM_CLOCK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define PWM_CLOCK__PM_STBY_MSK 0x08u

/* BUTTON_PIN */
#define BUTTON_PIN__0__INTTYPE CYREG_PICU2_INTTYPE2
#define BUTTON_PIN__0__MASK 0x04u
#define BUTTON_PIN__0__PC CYREG_PRT2_PC2
#define BUTTON_PIN__0__PORT 2u
#define BUTTON_PIN__0__SHIFT 2u
#define BUTTON_PIN__AG CYREG_PRT2_AG
#define BUTTON_PIN__AMUX CYREG_PRT2_AMUX
#define BUTTON_PIN__BIE CYREG_PRT2_BIE
#define BUTTON_PIN__BIT_MASK CYREG_PRT2_BIT_MASK
#define BUTTON_PIN__BYP CYREG_PRT2_BYP
#define BUTTON_PIN__CTL CYREG_PRT2_CTL
#define BUTTON_PIN__DM0 CYREG_PRT2_DM0
#define BUTTON_PIN__DM1 CYREG_PRT2_DM1
#define BUTTON_PIN__DM2 CYREG_PRT2_DM2
#define BUTTON_PIN__DR CYREG_PRT2_DR
#define BUTTON_PIN__INP_DIS CYREG_PRT2_INP_DIS
#define BUTTON_PIN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define BUTTON_PIN__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define BUTTON_PIN__LCD_EN CYREG_PRT2_LCD_EN
#define BUTTON_PIN__MASK 0x04u
#define BUTTON_PIN__PORT 2u
#define BUTTON_PIN__PRT CYREG_PRT2_PRT
#define BUTTON_PIN__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define BUTTON_PIN__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define BUTTON_PIN__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define BUTTON_PIN__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define BUTTON_PIN__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define BUTTON_PIN__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define BUTTON_PIN__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define BUTTON_PIN__PS CYREG_PRT2_PS
#define BUTTON_PIN__SHIFT 2u
#define BUTTON_PIN__SLW CYREG_PRT2_SLW

/* ISR_CONFIG */
#define ISR_CONFIG__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ISR_CONFIG__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ISR_CONFIG__INTC_MASK 0x01u
#define ISR_CONFIG__INTC_NUMBER 0u
#define ISR_CONFIG__INTC_PRIOR_NUM 5u
#define ISR_CONFIG__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ISR_CONFIG__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ISR_CONFIG__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PWM_NOTIFY */
#define PWM_NOTIFY_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define PWM_NOTIFY_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define PWM_NOTIFY_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define PWM_NOTIFY_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define PWM_NOTIFY_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define PWM_NOTIFY_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define PWM_NOTIFY_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define PWM_NOTIFY_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define PWM_NOTIFY_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define PWM_NOTIFY_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_NOTIFY_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_NOTIFY_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define PWM_NOTIFY_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB06_CTL
#define PWM_NOTIFY_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define PWM_NOTIFY_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB06_CTL
#define PWM_NOTIFY_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define PWM_NOTIFY_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_NOTIFY_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM_NOTIFY_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM_NOTIFY_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB06_MSK
#define PWM_NOTIFY_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_NOTIFY_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_NOTIFY_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define PWM_NOTIFY_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define PWM_NOTIFY_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_NOTIFY_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_NOTIFY_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_NOTIFY_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_NOTIFY_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_NOTIFY_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB05_MSK
#define PWM_NOTIFY_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define PWM_NOTIFY_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB05_ST
#define PWM_NOTIFY_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define PWM_NOTIFY_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define PWM_NOTIFY_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define PWM_NOTIFY_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define PWM_NOTIFY_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define PWM_NOTIFY_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define PWM_NOTIFY_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define PWM_NOTIFY_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define PWM_NOTIFY_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB02_A0
#define PWM_NOTIFY_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB02_A1
#define PWM_NOTIFY_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define PWM_NOTIFY_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB02_D0
#define PWM_NOTIFY_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB02_D1
#define PWM_NOTIFY_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define PWM_NOTIFY_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define PWM_NOTIFY_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB02_F0
#define PWM_NOTIFY_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB02_F1
#define PWM_NOTIFY_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_NOTIFY_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL

/* CLICK_TIMER */
#define CLICK_TIMER_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define CLICK_TIMER_TimerUDB_rstSts_stsreg__0__POS 0
#define CLICK_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define CLICK_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define CLICK_TIMER_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define CLICK_TIMER_TimerUDB_rstSts_stsreg__2__POS 2
#define CLICK_TIMER_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define CLICK_TIMER_TimerUDB_rstSts_stsreg__3__POS 3
#define CLICK_TIMER_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define CLICK_TIMER_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define CLICK_TIMER_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define CLICK_TIMER_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define CLICK_TIMER_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define CLICK_TIMER_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define CLICK_TIMER_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define CLICK_TIMER_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB07_ST
#define CLICK_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define CLICK_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define CLICK_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define CLICK_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define CLICK_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define CLICK_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define CLICK_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define CLICK_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define CLICK_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define CLICK_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define CLICK_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define CLICK_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define CLICK_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB07_CTL
#define CLICK_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define CLICK_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB07_CTL
#define CLICK_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define CLICK_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define CLICK_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define CLICK_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define CLICK_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB07_MSK
#define CLICK_TIMER_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define CLICK_TIMER_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define CLICK_TIMER_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define CLICK_TIMER_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define CLICK_TIMER_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define CLICK_TIMER_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define CLICK_TIMER_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define CLICK_TIMER_TimerUDB_sT8_timerdp_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define CLICK_TIMER_TimerUDB_sT8_timerdp_u0__A0_REG CYREG_B1_UDB07_A0
#define CLICK_TIMER_TimerUDB_sT8_timerdp_u0__A1_REG CYREG_B1_UDB07_A1
#define CLICK_TIMER_TimerUDB_sT8_timerdp_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define CLICK_TIMER_TimerUDB_sT8_timerdp_u0__D0_REG CYREG_B1_UDB07_D0
#define CLICK_TIMER_TimerUDB_sT8_timerdp_u0__D1_REG CYREG_B1_UDB07_D1
#define CLICK_TIMER_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define CLICK_TIMER_TimerUDB_sT8_timerdp_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define CLICK_TIMER_TimerUDB_sT8_timerdp_u0__F0_REG CYREG_B1_UDB07_F0
#define CLICK_TIMER_TimerUDB_sT8_timerdp_u0__F1_REG CYREG_B1_UDB07_F1
#define CLICK_TIMER_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define CLICK_TIMER_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL

/* MISO_EEPROM */
#define MISO_EEPROM__0__INTTYPE CYREG_PICU2_INTTYPE0
#define MISO_EEPROM__0__MASK 0x01u
#define MISO_EEPROM__0__PC CYREG_PRT2_PC0
#define MISO_EEPROM__0__PORT 2u
#define MISO_EEPROM__0__SHIFT 0u
#define MISO_EEPROM__AG CYREG_PRT2_AG
#define MISO_EEPROM__AMUX CYREG_PRT2_AMUX
#define MISO_EEPROM__BIE CYREG_PRT2_BIE
#define MISO_EEPROM__BIT_MASK CYREG_PRT2_BIT_MASK
#define MISO_EEPROM__BYP CYREG_PRT2_BYP
#define MISO_EEPROM__CTL CYREG_PRT2_CTL
#define MISO_EEPROM__DM0 CYREG_PRT2_DM0
#define MISO_EEPROM__DM1 CYREG_PRT2_DM1
#define MISO_EEPROM__DM2 CYREG_PRT2_DM2
#define MISO_EEPROM__DR CYREG_PRT2_DR
#define MISO_EEPROM__INP_DIS CYREG_PRT2_INP_DIS
#define MISO_EEPROM__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define MISO_EEPROM__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define MISO_EEPROM__LCD_EN CYREG_PRT2_LCD_EN
#define MISO_EEPROM__MASK 0x01u
#define MISO_EEPROM__PORT 2u
#define MISO_EEPROM__PRT CYREG_PRT2_PRT
#define MISO_EEPROM__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define MISO_EEPROM__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define MISO_EEPROM__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define MISO_EEPROM__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define MISO_EEPROM__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define MISO_EEPROM__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define MISO_EEPROM__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define MISO_EEPROM__PS CYREG_PRT2_PS
#define MISO_EEPROM__SHIFT 0u
#define MISO_EEPROM__SLW CYREG_PRT2_SLW

/* MOSI_EEPROM */
#define MOSI_EEPROM__0__INTTYPE CYREG_PICU0_INTTYPE6
#define MOSI_EEPROM__0__MASK 0x40u
#define MOSI_EEPROM__0__PC CYREG_PRT0_PC6
#define MOSI_EEPROM__0__PORT 0u
#define MOSI_EEPROM__0__SHIFT 6u
#define MOSI_EEPROM__AG CYREG_PRT0_AG
#define MOSI_EEPROM__AMUX CYREG_PRT0_AMUX
#define MOSI_EEPROM__BIE CYREG_PRT0_BIE
#define MOSI_EEPROM__BIT_MASK CYREG_PRT0_BIT_MASK
#define MOSI_EEPROM__BYP CYREG_PRT0_BYP
#define MOSI_EEPROM__CTL CYREG_PRT0_CTL
#define MOSI_EEPROM__DM0 CYREG_PRT0_DM0
#define MOSI_EEPROM__DM1 CYREG_PRT0_DM1
#define MOSI_EEPROM__DM2 CYREG_PRT0_DM2
#define MOSI_EEPROM__DR CYREG_PRT0_DR
#define MOSI_EEPROM__INP_DIS CYREG_PRT0_INP_DIS
#define MOSI_EEPROM__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define MOSI_EEPROM__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define MOSI_EEPROM__LCD_EN CYREG_PRT0_LCD_EN
#define MOSI_EEPROM__MASK 0x40u
#define MOSI_EEPROM__PORT 0u
#define MOSI_EEPROM__PRT CYREG_PRT0_PRT
#define MOSI_EEPROM__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define MOSI_EEPROM__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define MOSI_EEPROM__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define MOSI_EEPROM__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define MOSI_EEPROM__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define MOSI_EEPROM__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define MOSI_EEPROM__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define MOSI_EEPROM__PS CYREG_PRT0_PS
#define MOSI_EEPROM__SHIFT 6u
#define MOSI_EEPROM__SLW CYREG_PRT0_SLW

/* ONBOARD_LED */
#define ONBOARD_LED__0__INTTYPE CYREG_PICU2_INTTYPE1
#define ONBOARD_LED__0__MASK 0x02u
#define ONBOARD_LED__0__PC CYREG_PRT2_PC1
#define ONBOARD_LED__0__PORT 2u
#define ONBOARD_LED__0__SHIFT 1u
#define ONBOARD_LED__AG CYREG_PRT2_AG
#define ONBOARD_LED__AMUX CYREG_PRT2_AMUX
#define ONBOARD_LED__BIE CYREG_PRT2_BIE
#define ONBOARD_LED__BIT_MASK CYREG_PRT2_BIT_MASK
#define ONBOARD_LED__BYP CYREG_PRT2_BYP
#define ONBOARD_LED__CTL CYREG_PRT2_CTL
#define ONBOARD_LED__DM0 CYREG_PRT2_DM0
#define ONBOARD_LED__DM1 CYREG_PRT2_DM1
#define ONBOARD_LED__DM2 CYREG_PRT2_DM2
#define ONBOARD_LED__DR CYREG_PRT2_DR
#define ONBOARD_LED__INP_DIS CYREG_PRT2_INP_DIS
#define ONBOARD_LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define ONBOARD_LED__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define ONBOARD_LED__LCD_EN CYREG_PRT2_LCD_EN
#define ONBOARD_LED__MASK 0x02u
#define ONBOARD_LED__PORT 2u
#define ONBOARD_LED__PRT CYREG_PRT2_PRT
#define ONBOARD_LED__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define ONBOARD_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define ONBOARD_LED__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define ONBOARD_LED__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define ONBOARD_LED__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define ONBOARD_LED__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define ONBOARD_LED__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define ONBOARD_LED__PS CYREG_PRT2_PS
#define ONBOARD_LED__SHIFT 1u
#define ONBOARD_LED__SLW CYREG_PRT2_SLW

/* SCLK_EEPROM */
#define SCLK_EEPROM__0__INTTYPE CYREG_PICU0_INTTYPE5
#define SCLK_EEPROM__0__MASK 0x20u
#define SCLK_EEPROM__0__PC CYREG_PRT0_PC5
#define SCLK_EEPROM__0__PORT 0u
#define SCLK_EEPROM__0__SHIFT 5u
#define SCLK_EEPROM__AG CYREG_PRT0_AG
#define SCLK_EEPROM__AMUX CYREG_PRT0_AMUX
#define SCLK_EEPROM__BIE CYREG_PRT0_BIE
#define SCLK_EEPROM__BIT_MASK CYREG_PRT0_BIT_MASK
#define SCLK_EEPROM__BYP CYREG_PRT0_BYP
#define SCLK_EEPROM__CTL CYREG_PRT0_CTL
#define SCLK_EEPROM__DM0 CYREG_PRT0_DM0
#define SCLK_EEPROM__DM1 CYREG_PRT0_DM1
#define SCLK_EEPROM__DM2 CYREG_PRT0_DM2
#define SCLK_EEPROM__DR CYREG_PRT0_DR
#define SCLK_EEPROM__INP_DIS CYREG_PRT0_INP_DIS
#define SCLK_EEPROM__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SCLK_EEPROM__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SCLK_EEPROM__LCD_EN CYREG_PRT0_LCD_EN
#define SCLK_EEPROM__MASK 0x20u
#define SCLK_EEPROM__PORT 0u
#define SCLK_EEPROM__PRT CYREG_PRT0_PRT
#define SCLK_EEPROM__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SCLK_EEPROM__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SCLK_EEPROM__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SCLK_EEPROM__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SCLK_EEPROM__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SCLK_EEPROM__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SCLK_EEPROM__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SCLK_EEPROM__PS CYREG_PRT0_PS
#define SCLK_EEPROM__SHIFT 5u
#define SCLK_EEPROM__SLW CYREG_PRT0_SLW

/* SPIM_EEPROM */
#define SPIM_EEPROM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define SPIM_EEPROM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define SPIM_EEPROM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define SPIM_EEPROM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define SPIM_EEPROM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define SPIM_EEPROM_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define SPIM_EEPROM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define SPIM_EEPROM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define SPIM_EEPROM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define SPIM_EEPROM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define SPIM_EEPROM_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB04_CTL
#define SPIM_EEPROM_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define SPIM_EEPROM_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB04_CTL
#define SPIM_EEPROM_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define SPIM_EEPROM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define SPIM_EEPROM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define SPIM_EEPROM_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB04_MSK
#define SPIM_EEPROM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define SPIM_EEPROM_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define SPIM_EEPROM_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB04_MSK
#define SPIM_EEPROM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define SPIM_EEPROM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define SPIM_EEPROM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define SPIM_EEPROM_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB04_ST_CTL
#define SPIM_EEPROM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB04_ST_CTL
#define SPIM_EEPROM_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB04_ST
#define SPIM_EEPROM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define SPIM_EEPROM_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define SPIM_EEPROM_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_EEPROM_BSPIM_RxStsReg__4__POS 4
#define SPIM_EEPROM_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_EEPROM_BSPIM_RxStsReg__5__POS 5
#define SPIM_EEPROM_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_EEPROM_BSPIM_RxStsReg__6__POS 6
#define SPIM_EEPROM_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_EEPROM_BSPIM_RxStsReg__MASK_REG CYREG_B1_UDB06_MSK
#define SPIM_EEPROM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define SPIM_EEPROM_BSPIM_RxStsReg__STATUS_REG CYREG_B1_UDB06_ST
#define SPIM_EEPROM_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define SPIM_EEPROM_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define SPIM_EEPROM_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define SPIM_EEPROM_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define SPIM_EEPROM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define SPIM_EEPROM_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define SPIM_EEPROM_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define SPIM_EEPROM_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define SPIM_EEPROM_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB05_A0
#define SPIM_EEPROM_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB05_A1
#define SPIM_EEPROM_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define SPIM_EEPROM_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB05_D0
#define SPIM_EEPROM_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB05_D1
#define SPIM_EEPROM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define SPIM_EEPROM_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define SPIM_EEPROM_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB05_F0
#define SPIM_EEPROM_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB05_F1
#define SPIM_EEPROM_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_EEPROM_BSPIM_TxStsReg__0__POS 0
#define SPIM_EEPROM_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_EEPROM_BSPIM_TxStsReg__1__POS 1
#define SPIM_EEPROM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define SPIM_EEPROM_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define SPIM_EEPROM_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_EEPROM_BSPIM_TxStsReg__2__POS 2
#define SPIM_EEPROM_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_EEPROM_BSPIM_TxStsReg__3__POS 3
#define SPIM_EEPROM_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_EEPROM_BSPIM_TxStsReg__4__POS 4
#define SPIM_EEPROM_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_EEPROM_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB01_MSK
#define SPIM_EEPROM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define SPIM_EEPROM_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB01_ST
#define SPIM_EEPROM_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define SPIM_EEPROM_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define SPIM_EEPROM_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define SPIM_EEPROM_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPIM_EEPROM_IntClock__INDEX 0x01u
#define SPIM_EEPROM_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPIM_EEPROM_IntClock__PM_ACT_MSK 0x02u
#define SPIM_EEPROM_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPIM_EEPROM_IntClock__PM_STBY_MSK 0x02u
#define SPIM_EEPROM_RxInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define SPIM_EEPROM_RxInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define SPIM_EEPROM_RxInternalInterrupt__INTC_MASK 0x08u
#define SPIM_EEPROM_RxInternalInterrupt__INTC_NUMBER 3u
#define SPIM_EEPROM_RxInternalInterrupt__INTC_PRIOR_NUM 4u
#define SPIM_EEPROM_RxInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define SPIM_EEPROM_RxInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define SPIM_EEPROM_RxInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define SPIM_EEPROM_TxInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define SPIM_EEPROM_TxInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define SPIM_EEPROM_TxInternalInterrupt__INTC_MASK 0x10u
#define SPIM_EEPROM_TxInternalInterrupt__INTC_NUMBER 4u
#define SPIM_EEPROM_TxInternalInterrupt__INTC_PRIOR_NUM 4u
#define SPIM_EEPROM_TxInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define SPIM_EEPROM_TxInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define SPIM_EEPROM_TxInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* BUTTON_CLOCK */
#define BUTTON_CLOCK__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define BUTTON_CLOCK__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define BUTTON_CLOCK__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define BUTTON_CLOCK__CFG2_SRC_SEL_MASK 0x07u
#define BUTTON_CLOCK__INDEX 0x05u
#define BUTTON_CLOCK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define BUTTON_CLOCK__PM_ACT_MSK 0x20u
#define BUTTON_CLOCK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define BUTTON_CLOCK__PM_STBY_MSK 0x20u

/* BUTTON_TIMER */
#define BUTTON_TIMER_TimerHW__CAP0 CYREG_TMR0_CAP0
#define BUTTON_TIMER_TimerHW__CAP1 CYREG_TMR0_CAP1
#define BUTTON_TIMER_TimerHW__CFG0 CYREG_TMR0_CFG0
#define BUTTON_TIMER_TimerHW__CFG1 CYREG_TMR0_CFG1
#define BUTTON_TIMER_TimerHW__CFG2 CYREG_TMR0_CFG2
#define BUTTON_TIMER_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define BUTTON_TIMER_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define BUTTON_TIMER_TimerHW__PER0 CYREG_TMR0_PER0
#define BUTTON_TIMER_TimerHW__PER1 CYREG_TMR0_PER1
#define BUTTON_TIMER_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define BUTTON_TIMER_TimerHW__PM_ACT_MSK 0x01u
#define BUTTON_TIMER_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define BUTTON_TIMER_TimerHW__PM_STBY_MSK 0x01u
#define BUTTON_TIMER_TimerHW__RT0 CYREG_TMR0_RT0
#define BUTTON_TIMER_TimerHW__RT1 CYREG_TMR0_RT1
#define BUTTON_TIMER_TimerHW__SR0 CYREG_TMR0_SR0

/* NOTIFY_CLOCK */
#define NOTIFY_CLOCK__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define NOTIFY_CLOCK__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define NOTIFY_CLOCK__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define NOTIFY_CLOCK__CFG2_SRC_SEL_MASK 0x07u
#define NOTIFY_CLOCK__INDEX 0x04u
#define NOTIFY_CLOCK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define NOTIFY_CLOCK__PM_ACT_MSK 0x10u
#define NOTIFY_CLOCK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define NOTIFY_CLOCK__PM_STBY_MSK 0x10u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "AY1920_II_HW_FINAL_CARZANIGA_GUALNIERA"
#define CY_VERSION "PSoC Creator  4.3"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 24u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 24u
#define CYDEV_CHIP_MEMBER_4AA 23u
#define CYDEV_CHIP_MEMBER_4AB 28u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4D 18u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 25u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 22u
#define CYDEV_CHIP_MEMBER_4I 30u
#define CYDEV_CHIP_MEMBER_4J 19u
#define CYDEV_CHIP_MEMBER_4K 20u
#define CYDEV_CHIP_MEMBER_4L 29u
#define CYDEV_CHIP_MEMBER_4M 27u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 26u
#define CYDEV_CHIP_MEMBER_4Q 15u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 21u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 16u
#define CYDEV_CHIP_MEMBER_4Z 17u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 31u
#define CYDEV_CHIP_MEMBER_FM3 35u
#define CYDEV_CHIP_MEMBER_FM4 36u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 32u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 33u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 34u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000007Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
