

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   20 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,2,2,1,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:64:64:2,L:R:f:N:L,S:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:4:128:4,L:R:f:N:L,S:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:32:128:4,L:L:m:N:H,S:64:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      35 # L1 Hit Latency
-gpgpu_smem_latency                    26 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   20 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 2,0,0,1,1,2,0,0,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler     two_level_active:6:0:1 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:8,L:B:m:L:L,A:256:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    2 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
79e9f4d149fe944705b5c4899fefe7d7  /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
Extracting PTX file and ptxas options    1: a.1.sm_52.ptx -arch=sm_52
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
self exe links to: /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
Running md5sum using "md5sum /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out "
self exe links to: /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
Extracting specific PTX file named a.1.sm_52.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x55f2c8e9af9e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing a.1.sm_52.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file a.1.sm_52.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from a.1.sm_52.ptx
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=356
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=18, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x55f2c8e9adc3, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd30..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe310efde0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f2c8e9adc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (a.1.sm_52.ptx:43) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (a.1.sm_52.ptx:100) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (a.1.sm_52.ptx:50) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (a.1.sm_52.ptx:100) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (a.1.sm_52.ptx:60) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (a.1.sm_52.ptx:100) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x158 (a.1.sm_52.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (a.1.sm_52.ptx:93) add.s64 %rd31, %rd31, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1d0 (a.1.sm_52.ptx:97) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (a.1.sm_52.ptx:100) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5971
gpu_sim_insn = 1245360
gpu_ipc =     208.5681
gpu_tot_sim_cycle = 5971
gpu_tot_sim_insn = 1245360
gpu_tot_ipc =     208.5681
gpu_tot_issued_cta = 128
gpu_occupancy = 80.7993% 
gpu_tot_occupancy = 80.7993% 
max_total_param_size = 0
gpu_stall_dramfull = 21
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1008
partiton_level_parallism_total  =       0.1008
partiton_level_parallism_util =       1.2064
partiton_level_parallism_util_total  =       1.2064
L2_BW  =       8.7297 GB/Sec
L2_BW_total  =       8.7297 GB/Sec
gpu_total_sim_rate=622680

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22624
	L1I_total_cache_misses = 841
	L1I_total_cache_miss_rate = 0.0372
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3901
L1D_cache:
	L1D_cache_core[0]: Access = 187, Miss = 60, Miss_rate = 0.321, Pending_hits = 89, Reservation_fails = 0
	L1D_cache_core[1]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 73, Reservation_fails = 0
	L1D_cache_core[2]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[3]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[5]: Access = 160, Miss = 40, Miss_rate = 0.250, Pending_hits = 103, Reservation_fails = 0
	L1D_cache_core[6]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 86, Reservation_fails = 0
	L1D_cache_core[7]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 95, Reservation_fails = 0
	L1D_cache_core[8]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[9]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 84, Reservation_fails = 0
	L1D_cache_core[10]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[11]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[12]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 84, Reservation_fails = 0
	L1D_cache_core[13]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 95, Reservation_fails = 0
	L1D_cache_core[14]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 87, Reservation_fails = 0
	L1D_total_cache_accesses = 2107
	L1D_total_cache_misses = 540
	L1D_total_cache_miss_rate = 0.2563
	L1D_total_cache_pending_hits = 1363
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0335
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3139
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1363
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 13856
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3139
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21783
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 841
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3901
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22624

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3139
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3901
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
207, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 
gpgpu_n_tot_thrd_icount = 1316704
gpgpu_n_tot_w_icount = 41147
gpgpu_n_stall_shd_mem = 3139
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 524
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3139
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3139
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14073	W0_Idle:28043	W0_Scoreboard:7929	W1:187	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
single_issue_nums: WS0:20667	WS1:20480	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4192 {8:524,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_coretomem[INST_ACC_R] = 368 {8:46,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83840 {40:2096,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
traffic_breakdown_memtocore[INST_ACC_R] = 7360 {40:184,}
maxmflatency = 267 
max_icnt2mem_latency = 44 
maxmrqlatency = 21 
max_icnt2sh_latency = 16 
averagemflatency = 134 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 7 
mrq_lat_table:8 	2 	0 	9 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2132 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	31 	24 	6 	541 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1777 	364 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       964         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1441         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0      2497         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 26/6 = 4.333333
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        267         0         0       172       140       140       135       172         0         0         0         0       132         0         0       172
dram[1]:          0         0         0         0       138       136       249       135         0         0       132         0         0         0         0         0
dram[2]:          0       172         0         0       141       258       137       138         0       172         0       172         0       132         0         0
dram[3]:          0         0         0         0       138       142       137       138         0       172       132       132       132         0         0         0
dram[4]:          0         0         0         0       137       138       172       139         0         0         0         0         0         0       172         0
dram[5]:        172         0       172         0       136       140       137       137       172       172         0       172         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7881 n_nop=7860 n_act=4 n_pre=3 n_ref_event=94501270756944 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003553
n_activity=196 dram_eff=0.1429
bk0: 14a 7777i bk1: 0a 7878i bk2: 0a 7878i bk3: 0a 7879i bk4: 0a 7879i bk5: 0a 7881i bk6: 0a 7881i bk7: 0a 7881i bk8: 0a 7881i bk9: 0a 7881i bk10: 0a 7881i bk11: 0a 7881i bk12: 0a 7881i bk13: 0a 7883i bk14: 0a 7883i bk15: 0a 7884i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.675775
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003553 
total_CMD = 7881 
util_bw = 28 
Wasted_Col = 58 
Wasted_Row = 36 
Idle = 7759 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7881 
n_nop = 7860 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 3 
n_ref = 94501270756944 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 14 
Row_Bus_Util =  0.000888 
CoL_Bus_Util = 0.001776 
Either_Row_CoL_Bus_Util = 0.002665 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0274077
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7881 n_nop=7872 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00203
n_activity=61 dram_eff=0.2623
bk0: 8a 7858i bk1: 0a 7881i bk2: 0a 7881i bk3: 0a 7881i bk4: 0a 7881i bk5: 0a 7881i bk6: 0a 7881i bk7: 0a 7881i bk8: 0a 7881i bk9: 0a 7881i bk10: 0a 7881i bk11: 0a 7881i bk12: 0a 7881i bk13: 0a 7881i bk14: 0a 7881i bk15: 0a 7881i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002030 
total_CMD = 7881 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 7847 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7881 
n_nop = 7872 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000127 
CoL_Bus_Util = 0.001015 
Either_Row_CoL_Bus_Util = 0.001142 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005583 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00558305
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7881 n_nop=7876 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001015
n_activity=40 dram_eff=0.2
bk0: 0a 7881i bk1: 0a 7882i bk2: 0a 7882i bk3: 0a 7882i bk4: 0a 7882i bk5: 4a 7863i bk6: 0a 7880i bk7: 0a 7880i bk8: 0a 7880i bk9: 0a 7880i bk10: 0a 7880i bk11: 0a 7881i bk12: 0a 7881i bk13: 0a 7881i bk14: 0a 7881i bk15: 0a 7881i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001015 
total_CMD = 7881 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 7858 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7881 
n_nop = 7876 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000127 
CoL_Bus_Util = 0.000508 
Either_Row_CoL_Bus_Util = 0.000634 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0050755
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7881 n_nop=7881 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7881i bk1: 0a 7881i bk2: 0a 7881i bk3: 0a 7881i bk4: 0a 7881i bk5: 0a 7881i bk6: 0a 7881i bk7: 0a 7881i bk8: 0a 7881i bk9: 0a 7881i bk10: 0a 7881i bk11: 0a 7881i bk12: 0a 7881i bk13: 0a 7881i bk14: 0a 7881i bk15: 0a 7881i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7881 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7881 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7881 
n_nop = 7881 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7881 n_nop=7881 n_act=0 n_pre=0 n_ref_event=4565658604079112714 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7881i bk1: 0a 7881i bk2: 0a 7881i bk3: 0a 7881i bk4: 0a 7881i bk5: 0a 7881i bk6: 0a 7881i bk7: 0a 7881i bk8: 0a 7881i bk9: 0a 7881i bk10: 0a 7881i bk11: 0a 7881i bk12: 0a 7881i bk13: 0a 7881i bk14: 0a 7881i bk15: 0a 7881i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7881 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7881 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7881 
n_nop = 7881 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7881 n_nop=7881 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7881i bk1: 0a 7881i bk2: 0a 7881i bk3: 0a 7881i bk4: 0a 7881i bk5: 0a 7881i bk6: 0a 7881i bk7: 0a 7881i bk8: 0a 7881i bk9: 0a 7881i bk10: 0a 7881i bk11: 0a 7881i bk12: 0a 7881i bk13: 0a 7881i bk14: 0a 7881i bk15: 0a 7881i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 7881 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7881 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7881 
n_nop = 7881 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 330, Miss = 14, Miss_rate = 0.042, Pending_hits = 30, Reservation_fails = 343
L2_cache_bank[1]: Access = 171, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 236, Miss = 8, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 97
L2_cache_bank[3]: Access = 168, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 168, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 192, Miss = 4, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 180, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 185, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 170, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 176, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 172, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 179, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2327
L2_total_cache_misses = 26
L2_total_cache_miss_rate = 0.0112
L2_total_cache_pending_hits = 42
L2_total_cache_reservation_fails = 440
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2088
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 132
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 325
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 12
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2096
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 184
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 325
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2327
icnt_total_pkts_simt_to_mem=602
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.36224
	minimum = 5
	maximum = 19
Network latency average = 5.36224
	minimum = 5
	maximum = 19
Slowest packet = 14
Flit latency average = 5.36224
	minimum = 5
	maximum = 19
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0181681
	minimum = 0.00602914 (at node 1)
	maximum = 0.0552671 (at node 15)
Accepted packet rate average = 0.0181681
	minimum = 0.007034 (at node 18)
	maximum = 0.0353375 (at node 0)
Injected flit rate average = 0.0181681
	minimum = 0.00602914 (at node 1)
	maximum = 0.0552671 (at node 15)
Accepted flit rate average= 0.0181681
	minimum = 0.007034 (at node 18)
	maximum = 0.0353375 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.36224 (1 samples)
	minimum = 5 (1 samples)
	maximum = 19 (1 samples)
Network latency average = 5.36224 (1 samples)
	minimum = 5 (1 samples)
	maximum = 19 (1 samples)
Flit latency average = 5.36224 (1 samples)
	minimum = 5 (1 samples)
	maximum = 19 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0181681 (1 samples)
	minimum = 0.00602914 (1 samples)
	maximum = 0.0552671 (1 samples)
Accepted packet rate average = 0.0181681 (1 samples)
	minimum = 0.007034 (1 samples)
	maximum = 0.0353375 (1 samples)
Injected flit rate average = 0.0181681 (1 samples)
	minimum = 0.00602914 (1 samples)
	maximum = 0.0552671 (1 samples)
Accepted flit rate average = 0.0181681 (1 samples)
	minimum = 0.007034 (1 samples)
	maximum = 0.0353375 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 622680 (inst/sec)
gpgpu_simulation_rate = 2985 (cycle/sec)
gpgpu_silicon_slowdown = 234505x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd70..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe310efd6c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f2c8e9af9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x230 (a.1.sm_52.ptx:128) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (a.1.sm_52.ptx:150) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x260 (a.1.sm_52.ptx:135) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (a.1.sm_52.ptx:150) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 2495
gpu_sim_insn = 1114192
gpu_ipc =     446.5699
gpu_tot_sim_cycle = 8466
gpu_tot_sim_insn = 2359552
gpu_tot_ipc =     278.7092
gpu_tot_issued_cta = 256
gpu_occupancy = 86.4074% 
gpu_tot_occupancy = 83.1453% 
max_total_param_size = 0
gpu_stall_dramfull = 21
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2301
partiton_level_parallism_total  =       0.1389
partiton_level_parallism_util =       1.3318
partiton_level_parallism_util_total  =       1.2645
L2_BW  =      19.7515 GB/Sec
L2_BW_total  =      11.9779 GB/Sec
gpu_total_sim_rate=786517

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43144
	L1I_total_cache_misses = 1201
	L1I_total_cache_miss_rate = 0.0278
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3901
L1D_cache:
	L1D_cache_core[0]: Access = 335, Miss = 99, Miss_rate = 0.296, Pending_hits = 155, Reservation_fails = 0
	L1D_cache_core[1]: Access = 260, Miss = 67, Miss_rate = 0.258, Pending_hits = 146, Reservation_fails = 0
	L1D_cache_core[2]: Access = 276, Miss = 71, Miss_rate = 0.257, Pending_hits = 177, Reservation_fails = 0
	L1D_cache_core[3]: Access = 288, Miss = 72, Miss_rate = 0.250, Pending_hits = 172, Reservation_fails = 0
	L1D_cache_core[4]: Access = 288, Miss = 72, Miss_rate = 0.250, Pending_hits = 176, Reservation_fails = 0
	L1D_cache_core[5]: Access = 304, Miss = 76, Miss_rate = 0.250, Pending_hits = 172, Reservation_fails = 0
	L1D_cache_core[6]: Access = 276, Miss = 71, Miss_rate = 0.257, Pending_hits = 163, Reservation_fails = 0
	L1D_cache_core[7]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 166, Reservation_fails = 0
	L1D_cache_core[8]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 161, Reservation_fails = 0
	L1D_cache_core[9]: Access = 256, Miss = 64, Miss_rate = 0.250, Pending_hits = 159, Reservation_fails = 0
	L1D_cache_core[10]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 168, Reservation_fails = 0
	L1D_cache_core[11]: Access = 260, Miss = 67, Miss_rate = 0.258, Pending_hits = 163, Reservation_fails = 0
	L1D_cache_core[12]: Access = 276, Miss = 71, Miss_rate = 0.257, Pending_hits = 159, Reservation_fails = 0
	L1D_cache_core[13]: Access = 296, Miss = 78, Miss_rate = 0.264, Pending_hits = 170, Reservation_fails = 0
	L1D_cache_core[14]: Access = 256, Miss = 64, Miss_rate = 0.250, Pending_hits = 151, Reservation_fails = 0
	L1D_total_cache_accesses = 4187
	L1D_total_cache_misses = 1076
	L1D_total_cache_miss_rate = 0.2570
	L1D_total_cache_pending_hits = 2458
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 24576
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0195
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3139
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 644
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2458
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1036
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 24096
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3139
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 41943
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1201
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3901
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 43144

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3139
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3901
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
261, 74, 74, 74, 74, 74, 74, 74, 85, 74, 74, 74, 74, 74, 74, 74, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 114, 114, 114, 114, 114, 114, 114, 114, 114, 114, 114, 114, 114, 114, 114, 114, 
gpgpu_n_tot_thrd_icount = 2499168
gpgpu_n_tot_w_icount = 78099
gpgpu_n_stall_shd_mem = 3139
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1036
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3139
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3139
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:18601	W0_Idle:46147	W0_Scoreboard:13937	W1:275	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
single_issue_nums: WS0:39143	WS1:38956	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8288 {8:1036,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_coretomem[INST_ACC_R] = 608 {8:76,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165760 {40:4144,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
traffic_breakdown_memtocore[INST_ACC_R] = 12160 {40:304,}
maxmflatency = 267 
max_icnt2mem_latency = 45 
maxmrqlatency = 21 
max_icnt2sh_latency = 47 
averagemflatency = 135 
avg_icnt2mem_latency = 12 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 9 
mrq_lat_table:11 	4 	0 	12 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4212 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	44 	35 	12 	1085 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3125 	827 	237 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       964         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1441         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       291         0         0         0         0      2497         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 34/7 = 4.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        267         0         0       172       140       140       135       172       172       144       141       136       172         0         0       172
dram[1]:          0         0         0         0       172       136       249       172       163       156       172       135         0         0         0         0
dram[2]:          0       172         0         0       141       258       137       138       157       172       137       172         0       132         0         0
dram[3]:          0         0         0         0       138       142       137       138       162       172       172       172       172         0         0         0
dram[4]:          0         0         0         0       137       138       172       139       164       175       138       133         0         0       172         0
dram[5]:        172         0       172         0       136       140       172       137       172       172       135       172         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11174 n_nop=11153 n_act=4 n_pre=3 n_ref_event=94501270756944 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002506
n_activity=196 dram_eff=0.1429
bk0: 14a 11070i bk1: 0a 11171i bk2: 0a 11171i bk3: 0a 11172i bk4: 0a 11172i bk5: 0a 11174i bk6: 0a 11174i bk7: 0a 11174i bk8: 0a 11174i bk9: 0a 11174i bk10: 0a 11174i bk11: 0a 11174i bk12: 0a 11174i bk13: 0a 11176i bk14: 0a 11176i bk15: 0a 11177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.675775
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002506 
total_CMD = 11174 
util_bw = 28 
Wasted_Col = 58 
Wasted_Row = 36 
Idle = 11052 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11174 
n_nop = 11153 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 3 
n_ref = 94501270756944 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 14 
Row_Bus_Util =  0.000626 
CoL_Bus_Util = 0.001253 
Either_Row_CoL_Bus_Util = 0.001879 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0193306
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11174 n_nop=11165 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001432
n_activity=61 dram_eff=0.2623
bk0: 8a 11151i bk1: 0a 11174i bk2: 0a 11174i bk3: 0a 11174i bk4: 0a 11174i bk5: 0a 11174i bk6: 0a 11174i bk7: 0a 11174i bk8: 0a 11174i bk9: 0a 11174i bk10: 0a 11174i bk11: 0a 11174i bk12: 0a 11174i bk13: 0a 11174i bk14: 0a 11174i bk15: 0a 11174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001432 
total_CMD = 11174 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 11140 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11174 
n_nop = 11165 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000089 
CoL_Bus_Util = 0.000716 
Either_Row_CoL_Bus_Util = 0.000805 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003938 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00393771
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11174 n_nop=11160 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002148
n_activity=101 dram_eff=0.2376
bk0: 8a 11150i bk1: 0a 11174i bk2: 0a 11174i bk3: 0a 11174i bk4: 0a 11174i bk5: 4a 11155i bk6: 0a 11172i bk7: 0a 11172i bk8: 0a 11173i bk9: 0a 11173i bk10: 0a 11174i bk11: 0a 11175i bk12: 0a 11175i bk13: 0a 11175i bk14: 0a 11175i bk15: 0a 11175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002148 
total_CMD = 11174 
util_bw = 24 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 11117 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11174 
n_nop = 11160 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000179 
CoL_Bus_Util = 0.001074 
Either_Row_CoL_Bus_Util = 0.001253 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007607 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00760694
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11174 n_nop=11174 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11174i bk1: 0a 11174i bk2: 0a 11174i bk3: 0a 11174i bk4: 0a 11174i bk5: 0a 11174i bk6: 0a 11174i bk7: 0a 11174i bk8: 0a 11174i bk9: 0a 11174i bk10: 0a 11174i bk11: 0a 11174i bk12: 0a 11174i bk13: 0a 11174i bk14: 0a 11174i bk15: 0a 11174i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11174 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11174 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11174 
n_nop = 11174 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11174 n_nop=11174 n_act=0 n_pre=0 n_ref_event=4565658604079112714 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11174i bk1: 0a 11174i bk2: 0a 11174i bk3: 0a 11174i bk4: 0a 11174i bk5: 0a 11174i bk6: 0a 11174i bk7: 0a 11174i bk8: 0a 11174i bk9: 0a 11174i bk10: 0a 11174i bk11: 0a 11174i bk12: 0a 11174i bk13: 0a 11174i bk14: 0a 11174i bk15: 0a 11174i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 11174 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11174 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11174 
n_nop = 11174 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11174 n_nop=11174 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 11174i bk1: 0a 11174i bk2: 0a 11174i bk3: 0a 11174i bk4: 0a 11174i bk5: 0a 11174i bk6: 0a 11174i bk7: 0a 11174i bk8: 0a 11174i bk9: 0a 11174i bk10: 0a 11174i bk11: 0a 11174i bk12: 0a 11174i bk13: 0a 11174i bk14: 0a 11174i bk15: 0a 11174i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 11174 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 11174 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 11174 
n_nop = 11174 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 516, Miss = 14, Miss_rate = 0.027, Pending_hits = 30, Reservation_fails = 343
L2_cache_bank[1]: Access = 339, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 415, Miss = 8, Miss_rate = 0.019, Pending_hits = 12, Reservation_fails = 97
L2_cache_bank[3]: Access = 339, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 464, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 199
L2_cache_bank[5]: Access = 362, Miss = 4, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 359, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 356, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 340, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 344, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 343, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 350, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4527
L2_total_cache_misses = 34
L2_total_cache_miss_rate = 0.0075
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 639
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4136
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 220
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 524
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4144
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 304
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 524
L2_cache_data_port_util = 0.044
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4527
icnt_total_pkts_simt_to_mem=1176
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.23288
	minimum = 5
	maximum = 45
Network latency average = 7.23288
	minimum = 5
	maximum = 45
Slowest packet = 3514
Flit latency average = 7.23288
	minimum = 5
	maximum = 45
Slowest flit = 3514
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0411787
	minimum = 0.0136273 (at node 7)
	maximum = 0.118637 (at node 19)
Accepted packet rate average = 0.0411787
	minimum = 0.0168337 (at node 16)
	maximum = 0.0641283 (at node 13)
Injected flit rate average = 0.0411787
	minimum = 0.0136273 (at node 7)
	maximum = 0.118637 (at node 19)
Accepted flit rate average= 0.0411787
	minimum = 0.0168337 (at node 16)
	maximum = 0.0641283 (at node 13)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.29756 (2 samples)
	minimum = 5 (2 samples)
	maximum = 32 (2 samples)
Network latency average = 6.29756 (2 samples)
	minimum = 5 (2 samples)
	maximum = 32 (2 samples)
Flit latency average = 6.29756 (2 samples)
	minimum = 5 (2 samples)
	maximum = 32 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0296734 (2 samples)
	minimum = 0.0098282 (2 samples)
	maximum = 0.0869522 (2 samples)
Accepted packet rate average = 0.0296734 (2 samples)
	minimum = 0.0119338 (2 samples)
	maximum = 0.0497329 (2 samples)
Injected flit rate average = 0.0296734 (2 samples)
	minimum = 0.0098282 (2 samples)
	maximum = 0.0869522 (2 samples)
Accepted flit rate average = 0.0296734 (2 samples)
	minimum = 0.0119338 (2 samples)
	maximum = 0.0497329 (2 samples)
Injected packet size average = 1 (2 samples)
Accepted packet size average = 1 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 786517 (inst/sec)
gpgpu_simulation_rate = 2822 (cycle/sec)
gpgpu_silicon_slowdown = 248051x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd30..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe310efde0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f2c8e9adc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 5954
gpu_sim_insn = 1246360
gpu_ipc =     209.3315
gpu_tot_sim_cycle = 14420
gpu_tot_sim_insn = 3605912
gpu_tot_ipc =     250.0632
gpu_tot_issued_cta = 384
gpu_occupancy = 45.0213% 
gpu_tot_occupancy = 68.2708% 
max_total_param_size = 0
gpu_stall_dramfull = 21
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1184
partiton_level_parallism_total  =       0.1304
partiton_level_parallism_util =       1.2634
partiton_level_parallism_util_total  =       1.2641
L2_BW  =       9.4355 GB/Sec
L2_BW_total  =      10.9282 GB/Sec
gpu_total_sim_rate=901478

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66320
	L1I_total_cache_misses = 1207
	L1I_total_cache_miss_rate = 0.0182
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3901
L1D_cache:
	L1D_cache_core[0]: Access = 538, Miss = 166, Miss_rate = 0.309, Pending_hits = 230, Reservation_fails = 0
	L1D_cache_core[1]: Access = 452, Miss = 132, Miss_rate = 0.292, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[2]: Access = 420, Miss = 107, Miss_rate = 0.255, Pending_hits = 234, Reservation_fails = 0
	L1D_cache_core[3]: Access = 479, Miss = 131, Miss_rate = 0.273, Pending_hits = 245, Reservation_fails = 0
	L1D_cache_core[4]: Access = 432, Miss = 108, Miss_rate = 0.250, Pending_hits = 253, Reservation_fails = 0
	L1D_cache_core[5]: Access = 464, Miss = 116, Miss_rate = 0.250, Pending_hits = 267, Reservation_fails = 0
	L1D_cache_core[6]: Access = 404, Miss = 103, Miss_rate = 0.255, Pending_hits = 223, Reservation_fails = 0
	L1D_cache_core[7]: Access = 470, Miss = 130, Miss_rate = 0.277, Pending_hits = 253, Reservation_fails = 0
	L1D_cache_core[8]: Access = 416, Miss = 104, Miss_rate = 0.250, Pending_hits = 246, Reservation_fails = 0
	L1D_cache_core[9]: Access = 431, Miss = 119, Miss_rate = 0.276, Pending_hits = 215, Reservation_fails = 0
	L1D_cache_core[10]: Access = 447, Miss = 122, Miss_rate = 0.273, Pending_hits = 242, Reservation_fails = 0
	L1D_cache_core[11]: Access = 388, Miss = 99, Miss_rate = 0.255, Pending_hits = 232, Reservation_fails = 0
	L1D_cache_core[12]: Access = 420, Miss = 107, Miss_rate = 0.255, Pending_hits = 249, Reservation_fails = 0
	L1D_cache_core[13]: Access = 450, Miss = 123, Miss_rate = 0.273, Pending_hits = 239, Reservation_fails = 0
	L1D_cache_core[14]: Access = 400, Miss = 100, Miss_rate = 0.250, Pending_hits = 220, Reservation_fails = 0
	L1D_total_cache_accesses = 6611
	L1D_total_cache_misses = 1767
	L1D_total_cache_miss_rate = 0.2673
	L1D_total_cache_pending_hits = 3552
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.010
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 38912
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0123
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3139
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3552
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1631
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 38432
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3139
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 65113
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1207
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3901
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 38912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 66320

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3139
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3901
ctas_completed 384, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
341, 154, 154, 154, 154, 154, 154, 154, 165, 154, 154, 154, 154, 154, 154, 154, 194, 194, 194, 194, 194, 194, 194, 194, 194, 194, 194, 194, 194, 194, 194, 194, 134, 134, 134, 134, 134, 134, 134, 134, 374, 134, 134, 134, 134, 134, 134, 134, 
gpgpu_n_tot_thrd_icount = 3849824
gpgpu_n_tot_w_icount = 120307
gpgpu_n_stall_shd_mem = 3139
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1631
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3139
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3139
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25023	W0_Idle:84602	W0_Scoreboard:27150	W1:1523	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
single_issue_nums: WS0:60289	WS1:60018	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13048 {8:1631,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_coretomem[INST_ACC_R] = 656 {8:82,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 260960 {40:6524,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
traffic_breakdown_memtocore[INST_ACC_R] = 13120 {40:328,}
maxmflatency = 267 
max_icnt2mem_latency = 49 
maxmrqlatency = 21 
max_icnt2sh_latency = 47 
averagemflatency = 135 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 8 
mrq_lat_table:26 	4 	0 	57 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6666 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	50 	35 	12 	1784 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	5045 	1270 	358 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       964         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1441         0         0         0         0         0         0      2037      1913         0         0         0         0         0         0         0 
dram[2]:       291         0         0         0         0      2497         0      2838         0         0         0         0         0         0         0         0 
dram[3]:         0         0      1540         0         0      2246         0         0         0      1316         0         0      2003         0      1516         0 
dram[4]:         0         0      2182         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000      -nan      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan       inf      -nan      -nan      -nan      -nan 
dram[2]:  8.000000      -nan      -nan       inf      -nan  4.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  4.000000      -nan      -nan  4.000000      -nan      -nan      -nan  4.000000      -nan       inf  4.000000      -nan  4.000000      -nan 
dram[4]:      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 94/16 = 5.875000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        267         0       172       172       172       151       258       259       172       144       141       172       172       132         0       172
dram[1]:        172         0       172         0       173       172       249       259       258       172       172       258         0       172         0       172
dram[2]:          0       172         0       260       172       258       172       258       172       172       172       172       132       132       172       172
dram[3]:        172       172       260         0       172       259       143       172       172       258       172       260       259         0       259         0
dram[4]:        172       172       258         0       172       140       173       139       172       175       172       133         0       132       172         0
dram[5]:        172       172       172       172       258       150       172       172       172       172       135       172       172       132         0       172
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19032 n_nop=19001 n_act=6 n_pre=3 n_ref_event=94501270756944 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002312
n_activity=276 dram_eff=0.1594
bk0: 14a 18928i bk1: 0a 19029i bk2: 0a 19029i bk3: 0a 19030i bk4: 0a 19030i bk5: 0a 19034i bk6: 4a 19015i bk7: 4a 19013i bk8: 0a 19030i bk9: 0a 19031i bk10: 0a 19031i bk11: 0a 19032i bk12: 0a 19032i bk13: 0a 19034i bk14: 0a 19034i bk15: 0a 19035i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.675775
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002312 
total_CMD = 19032 
util_bw = 44 
Wasted_Col = 88 
Wasted_Row = 36 
Idle = 18864 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19032 
n_nop = 19001 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 3 
n_ref = 94501270756944 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 22 
Row_Bus_Util =  0.000473 
CoL_Bus_Util = 0.001156 
Either_Row_CoL_Bus_Util = 0.001629 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015605 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0156053
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19032 n_nop=19008 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002102
n_activity=181 dram_eff=0.221
bk0: 8a 19009i bk1: 0a 19032i bk2: 0a 19033i bk3: 0a 19034i bk4: 0a 19034i bk5: 0a 19034i bk6: 0a 19034i bk7: 4a 19015i bk8: 4a 19013i bk9: 0a 19031i bk10: 0a 19031i bk11: 4a 19012i bk12: 0a 19029i bk13: 0a 19030i bk14: 0a 19030i bk15: 0a 19031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002102 
total_CMD = 19032 
util_bw = 40 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 18929 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19032 
n_nop = 19008 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000210 
CoL_Bus_Util = 0.001051 
Either_Row_CoL_Bus_Util = 0.001261 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008565 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00856452
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19032 n_nop=19008 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002102
n_activity=181 dram_eff=0.221
bk0: 8a 19009i bk1: 0a 19033i bk2: 0a 19033i bk3: 4a 19014i bk4: 0a 19031i bk5: 4a 19012i bk6: 0a 19029i bk7: 4a 19011i bk8: 0a 19030i bk9: 0a 19031i bk10: 0a 19032i bk11: 0a 19033i bk12: 0a 19033i bk13: 0a 19033i bk14: 0a 19033i bk15: 0a 19034i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002102 
total_CMD = 19032 
util_bw = 40 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 18929 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19032 
n_nop = 19008 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000210 
CoL_Bus_Util = 0.001051 
Either_Row_CoL_Bus_Util = 0.001261 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00866961
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19032 n_nop=19002 n_act=6 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002522
n_activity=209 dram_eff=0.2297
bk0: 0a 19030i bk1: 0a 19032i bk2: 4a 19014i bk3: 0a 19034i bk4: 0a 19034i bk5: 4a 19015i bk6: 0a 19032i bk7: 0a 19033i bk8: 0a 19033i bk9: 4a 19014i bk10: 0a 19032i bk11: 4a 19014i bk12: 4a 19012i bk13: 0a 19029i bk14: 4a 19011i bk15: 0a 19029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791667
Row_Buffer_Locality_read = 0.791667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.031008
Bank_Level_Parallism_Col = 1.016129
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016129 

BW Util details:
bwutil = 0.002522 
total_CMD = 19032 
util_bw = 48 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 18898 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19032 
n_nop = 19002 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 24 
Row_Bus_Util =  0.000315 
CoL_Bus_Util = 0.001261 
Either_Row_CoL_Bus_Util = 0.001576 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012873 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0128731
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19032 n_nop=19027 n_act=1 n_pre=0 n_ref_event=4565658604079112714 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004203
n_activity=40 dram_eff=0.2
bk0: 0a 19032i bk1: 0a 19033i bk2: 4a 19014i bk3: 0a 19031i bk4: 0a 19031i bk5: 0a 19032i bk6: 0a 19032i bk7: 0a 19032i bk8: 0a 19032i bk9: 0a 19032i bk10: 0a 19032i bk11: 0a 19032i bk12: 0a 19032i bk13: 0a 19032i bk14: 0a 19032i bk15: 0a 19032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000420 
total_CMD = 19032 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 19009 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19032 
n_nop = 19027 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.000210 
Either_Row_CoL_Bus_Util = 0.000263 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00204918
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19032 n_nop=19027 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004203
n_activity=40 dram_eff=0.2
bk0: 0a 19032i bk1: 0a 19033i bk2: 0a 19033i bk3: 0a 19033i bk4: 4a 19014i bk5: 0a 19031i bk6: 0a 19031i bk7: 0a 19031i bk8: 0a 19031i bk9: 0a 19032i bk10: 0a 19032i bk11: 0a 19032i bk12: 0a 19032i bk13: 0a 19032i bk14: 0a 19032i bk15: 0a 19032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000420 
total_CMD = 19032 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 19009 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 19032 
n_nop = 19027 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.000210 
Either_Row_CoL_Bus_Util = 0.000263 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00210172

========= L2 cache stats =========
L2_cache_bank[0]: Access = 722, Miss = 18, Miss_rate = 0.025, Pending_hits = 30, Reservation_fails = 343
L2_cache_bank[1]: Access = 560, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 636, Miss = 12, Miss_rate = 0.019, Pending_hits = 12, Reservation_fails = 97
L2_cache_bank[3]: Access = 548, Miss = 8, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 654, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 199
L2_cache_bank[5]: Access = 575, Miss = 12, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 562, Miss = 12, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 557, Miss = 12, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 570, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 531, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 558, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 562, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 7035
L2_total_cache_misses = 94
L2_total_cache_miss_rate = 0.0134
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 639
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6456
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 51
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 153
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 244
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 524
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6524
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 328
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 524
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=7035
icnt_total_pkts_simt_to_mem=1881
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.91877
	minimum = 5
	maximum = 26
Network latency average = 5.91877
	minimum = 5
	maximum = 26
Slowest packet = 6242
Flit latency average = 5.91877
	minimum = 5
	maximum = 26
Slowest flit = 6242
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0199866
	minimum = 0.00537454 (at node 6)
	maximum = 0.0386295 (at node 23)
Accepted packet rate average = 0.0199866
	minimum = 0.00822976 (at node 24)
	maximum = 0.0354384 (at node 7)
Injected flit rate average = 0.0199866
	minimum = 0.00537454 (at node 6)
	maximum = 0.0386295 (at node 23)
Accepted flit rate average= 0.0199866
	minimum = 0.00822976 (at node 24)
	maximum = 0.0354384 (at node 7)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.17129 (3 samples)
	minimum = 5 (3 samples)
	maximum = 30 (3 samples)
Network latency average = 6.17129 (3 samples)
	minimum = 5 (3 samples)
	maximum = 30 (3 samples)
Flit latency average = 6.17129 (3 samples)
	minimum = 5 (3 samples)
	maximum = 30 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0264444 (3 samples)
	minimum = 0.00834364 (3 samples)
	maximum = 0.0708446 (3 samples)
Accepted packet rate average = 0.0264444 (3 samples)
	minimum = 0.0106991 (3 samples)
	maximum = 0.044968 (3 samples)
Injected flit rate average = 0.0264444 (3 samples)
	minimum = 0.00834364 (3 samples)
	maximum = 0.0708446 (3 samples)
Accepted flit rate average = 0.0264444 (3 samples)
	minimum = 0.0106991 (3 samples)
	maximum = 0.044968 (3 samples)
Injected packet size average = 1 (3 samples)
Accepted packet size average = 1 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 901478 (inst/sec)
gpgpu_simulation_rate = 3605 (cycle/sec)
gpgpu_silicon_slowdown = 194174x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd70..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe310efd6c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f2c8e9af9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1971
gpu_sim_insn = 1114592
gpu_ipc =     565.4957
gpu_tot_sim_cycle = 16391
gpu_tot_sim_insn = 4720504
gpu_tot_ipc =     287.9937
gpu_tot_issued_cta = 512
gpu_occupancy = 75.3981% 
gpu_tot_occupancy = 69.4936% 
max_total_param_size = 0
gpu_stall_dramfull = 21
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3531
partiton_level_parallism_total  =       0.1572
partiton_level_parallism_util =       1.3333
partiton_level_parallism_util_total  =       1.2821
L2_BW  =      25.3662 GB/Sec
L2_BW_total  =      12.6643 GB/Sec
gpu_total_sim_rate=944100

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 87030
	L1I_total_cache_misses = 1207
	L1I_total_cache_miss_rate = 0.0139
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3901
L1D_cache:
	L1D_cache_core[0]: Access = 690, Miss = 208, Miss_rate = 0.301, Pending_hits = 311, Reservation_fails = 0
	L1D_cache_core[1]: Access = 608, Miss = 177, Miss_rate = 0.291, Pending_hits = 297, Reservation_fails = 0
	L1D_cache_core[2]: Access = 564, Miss = 151, Miss_rate = 0.268, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[3]: Access = 635, Miss = 176, Miss_rate = 0.277, Pending_hits = 319, Reservation_fails = 0
	L1D_cache_core[4]: Access = 592, Miss = 156, Miss_rate = 0.264, Pending_hits = 340, Reservation_fails = 0
	L1D_cache_core[5]: Access = 604, Miss = 158, Miss_rate = 0.262, Pending_hits = 347, Reservation_fails = 0
	L1D_cache_core[6]: Access = 544, Miss = 144, Miss_rate = 0.265, Pending_hits = 296, Reservation_fails = 0
	L1D_cache_core[7]: Access = 626, Miss = 175, Miss_rate = 0.280, Pending_hits = 345, Reservation_fails = 0
	L1D_cache_core[8]: Access = 564, Miss = 151, Miss_rate = 0.268, Pending_hits = 324, Reservation_fails = 0
	L1D_cache_core[9]: Access = 571, Miss = 160, Miss_rate = 0.280, Pending_hits = 284, Reservation_fails = 0
	L1D_cache_core[10]: Access = 603, Miss = 167, Miss_rate = 0.277, Pending_hits = 328, Reservation_fails = 0
	L1D_cache_core[11]: Access = 520, Miss = 134, Miss_rate = 0.258, Pending_hits = 308, Reservation_fails = 0
	L1D_cache_core[12]: Access = 576, Miss = 152, Miss_rate = 0.264, Pending_hits = 316, Reservation_fails = 0
	L1D_cache_core[13]: Access = 582, Miss = 158, Miss_rate = 0.271, Pending_hits = 319, Reservation_fails = 0
	L1D_cache_core[14]: Access = 564, Miss = 151, Miss_rate = 0.268, Pending_hits = 308, Reservation_fails = 0
	L1D_total_cache_accesses = 8843
	L1D_total_cache_misses = 2418
	L1D_total_cache_miss_rate = 0.2734
	L1D_total_cache_pending_hits = 4748
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 49152
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0098
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3139
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1615
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4748
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2143
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 48672
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3139
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 62
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 85823
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1207
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3901
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 49152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 87030

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3139
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3901
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
395, 208, 208, 208, 208, 208, 208, 219, 219, 208, 208, 208, 208, 208, 208, 208, 248, 248, 248, 248, 248, 248, 248, 248, 259, 248, 248, 248, 248, 248, 248, 248, 188, 188, 188, 188, 188, 188, 188, 188, 428, 188, 188, 188, 188, 188, 188, 188, 
gpgpu_n_tot_thrd_icount = 5045664
gpgpu_n_tot_w_icount = 157677
gpgpu_n_stall_shd_mem = 3139
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2143
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3139
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3139
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:29050	W0_Idle:90488	W0_Scoreboard:33119	W1:2007	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
single_issue_nums: WS0:78930	WS1:78747	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17144 {8:2143,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_coretomem[INST_ACC_R] = 656 {8:82,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 342880 {40:8572,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
traffic_breakdown_memtocore[INST_ACC_R] = 13120 {40:328,}
maxmflatency = 267 
max_icnt2mem_latency = 49 
maxmrqlatency = 21 
max_icnt2sh_latency = 47 
averagemflatency = 135 
avg_icnt2mem_latency = 12 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 8 
mrq_lat_table:26 	4 	0 	57 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8898 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	50 	35 	12 	2480 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6625 	1840 	440 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       964         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1441         0         0         0         0         0         0      2037      1913         0         0         0         0         0         0         0 
dram[2]:       291         0         0         0         0      2497         0      2838         0         0         0         0         0         0         0         0 
dram[3]:         0         0      1540         0         0      2246         0         0         0      1316         0         0      2003         0      1516         0 
dram[4]:         0         0      2182         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000      -nan      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan       inf      -nan      -nan      -nan      -nan 
dram[2]:  8.000000      -nan      -nan       inf      -nan  4.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  4.000000      -nan      -nan  4.000000      -nan      -nan      -nan  4.000000      -nan       inf  4.000000      -nan  4.000000      -nan 
dram[4]:      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 94/16 = 5.875000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        267         0       172       172       172       151       258       259       173       158       172       172       173       178         0       172
dram[1]:        172         0       172         0       173       172       249       259       258       172       172       258         0       172         0       172
dram[2]:          0       172         0       260       172       258       172       258       177       172       172       172       172       172       172       172
dram[3]:        172       172       260         0       172       259       172       172       172       258       172       260       259         0       259         0
dram[4]:        172       172       258         0       172       172       178       175       172       175       172       135         0       172       172         0
dram[5]:        172       172       172       172       258       172       172       173       172       172       172       172       172       172         0       172
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21633 n_nop=21602 n_act=6 n_pre=3 n_ref_event=94501270756944 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002034
n_activity=276 dram_eff=0.1594
bk0: 14a 21529i bk1: 0a 21630i bk2: 0a 21630i bk3: 0a 21631i bk4: 0a 21631i bk5: 0a 21635i bk6: 4a 21616i bk7: 4a 21614i bk8: 0a 21631i bk9: 0a 21632i bk10: 0a 21632i bk11: 0a 21633i bk12: 0a 21633i bk13: 0a 21635i bk14: 0a 21635i bk15: 0a 21636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.675775
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002034 
total_CMD = 21633 
util_bw = 44 
Wasted_Col = 88 
Wasted_Row = 36 
Idle = 21465 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21633 
n_nop = 21602 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 3 
n_ref = 94501270756944 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 22 
Row_Bus_Util =  0.000416 
CoL_Bus_Util = 0.001017 
Either_Row_CoL_Bus_Util = 0.001433 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.013729
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21633 n_nop=21609 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001849
n_activity=181 dram_eff=0.221
bk0: 8a 21610i bk1: 0a 21633i bk2: 0a 21634i bk3: 0a 21635i bk4: 0a 21635i bk5: 0a 21635i bk6: 0a 21635i bk7: 4a 21616i bk8: 4a 21614i bk9: 0a 21632i bk10: 0a 21632i bk11: 4a 21613i bk12: 0a 21630i bk13: 0a 21631i bk14: 0a 21631i bk15: 0a 21632i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001849 
total_CMD = 21633 
util_bw = 40 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 21530 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21633 
n_nop = 21609 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.000925 
Either_Row_CoL_Bus_Util = 0.001109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00753478
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21633 n_nop=21609 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001849
n_activity=181 dram_eff=0.221
bk0: 8a 21610i bk1: 0a 21634i bk2: 0a 21634i bk3: 4a 21615i bk4: 0a 21632i bk5: 4a 21613i bk6: 0a 21630i bk7: 4a 21612i bk8: 0a 21631i bk9: 0a 21632i bk10: 0a 21633i bk11: 0a 21634i bk12: 0a 21634i bk13: 0a 21634i bk14: 0a 21634i bk15: 0a 21635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001849 
total_CMD = 21633 
util_bw = 40 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 21530 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21633 
n_nop = 21609 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000185 
CoL_Bus_Util = 0.000925 
Either_Row_CoL_Bus_Util = 0.001109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00762724
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21633 n_nop=21603 n_act=6 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002219
n_activity=209 dram_eff=0.2297
bk0: 0a 21631i bk1: 0a 21633i bk2: 4a 21615i bk3: 0a 21635i bk4: 0a 21635i bk5: 4a 21616i bk6: 0a 21633i bk7: 0a 21634i bk8: 0a 21634i bk9: 4a 21615i bk10: 0a 21633i bk11: 4a 21615i bk12: 4a 21613i bk13: 0a 21630i bk14: 4a 21612i bk15: 0a 21630i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791667
Row_Buffer_Locality_read = 0.791667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.031008
Bank_Level_Parallism_Col = 1.016129
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016129 

BW Util details:
bwutil = 0.002219 
total_CMD = 21633 
util_bw = 48 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 21499 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21633 
n_nop = 21603 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 24 
Row_Bus_Util =  0.000277 
CoL_Bus_Util = 0.001109 
Either_Row_CoL_Bus_Util = 0.001387 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0113253
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21633 n_nop=21628 n_act=1 n_pre=0 n_ref_event=4565658604079112714 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003698
n_activity=40 dram_eff=0.2
bk0: 0a 21633i bk1: 0a 21634i bk2: 4a 21615i bk3: 0a 21632i bk4: 0a 21632i bk5: 0a 21633i bk6: 0a 21633i bk7: 0a 21633i bk8: 0a 21633i bk9: 0a 21633i bk10: 0a 21633i bk11: 0a 21633i bk12: 0a 21633i bk13: 0a 21633i bk14: 0a 21633i bk15: 0a 21633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000370 
total_CMD = 21633 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 21610 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21633 
n_nop = 21628 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.000185 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001803 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0018028
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21633 n_nop=21628 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003698
n_activity=40 dram_eff=0.2
bk0: 0a 21633i bk1: 0a 21634i bk2: 0a 21634i bk3: 0a 21634i bk4: 4a 21615i bk5: 0a 21632i bk6: 0a 21632i bk7: 0a 21632i bk8: 0a 21632i bk9: 0a 21633i bk10: 0a 21633i bk11: 0a 21633i bk12: 0a 21633i bk13: 0a 21633i bk14: 0a 21633i bk15: 0a 21633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000370 
total_CMD = 21633 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 21610 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21633 
n_nop = 21628 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.000185 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00184903

========= L2 cache stats =========
L2_cache_bank[0]: Access = 956, Miss = 18, Miss_rate = 0.019, Pending_hits = 30, Reservation_fails = 343
L2_cache_bank[1]: Access = 738, Miss = 4, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 822, Miss = 12, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 97
L2_cache_bank[3]: Access = 730, Miss = 8, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 840, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 199
L2_cache_bank[5]: Access = 755, Miss = 12, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 752, Miss = 12, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 735, Miss = 12, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 750, Miss = 4, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 709, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 736, Miss = 4, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 744, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 9267
L2_total_cache_misses = 94
L2_total_cache_miss_rate = 0.0101
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 639
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8504
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 51
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 337
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 244
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 524
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8572
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 328
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 524
L2_cache_data_port_util = 0.046
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9267
icnt_total_pkts_simt_to_mem=2577
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.93204
	minimum = 5
	maximum = 22
Network latency average = 5.93204
	minimum = 5
	maximum = 22
Slowest packet = 9427
Flit latency average = 5.93204
	minimum = 5
	maximum = 22
Slowest flit = 9427
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.05502
	minimum = 0.0182648 (at node 11)
	maximum = 0.118721 (at node 15)
Accepted packet rate average = 0.05502
	minimum = 0.0263825 (at node 16)
	maximum = 0.0832065 (at node 14)
Injected flit rate average = 0.05502
	minimum = 0.0182648 (at node 11)
	maximum = 0.118721 (at node 15)
Accepted flit rate average= 0.05502
	minimum = 0.0263825 (at node 16)
	maximum = 0.0832065 (at node 14)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.11148 (4 samples)
	minimum = 5 (4 samples)
	maximum = 28 (4 samples)
Network latency average = 6.11148 (4 samples)
	minimum = 5 (4 samples)
	maximum = 28 (4 samples)
Flit latency average = 6.11148 (4 samples)
	minimum = 5 (4 samples)
	maximum = 28 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0335883 (4 samples)
	minimum = 0.0108239 (4 samples)
	maximum = 0.0828138 (4 samples)
Accepted packet rate average = 0.0335883 (4 samples)
	minimum = 0.01462 (4 samples)
	maximum = 0.0545276 (4 samples)
Injected flit rate average = 0.0335883 (4 samples)
	minimum = 0.0108239 (4 samples)
	maximum = 0.0828138 (4 samples)
Accepted flit rate average = 0.0335883 (4 samples)
	minimum = 0.01462 (4 samples)
	maximum = 0.0545276 (4 samples)
Injected packet size average = 1 (4 samples)
Accepted packet size average = 1 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 944100 (inst/sec)
gpgpu_simulation_rate = 3278 (cycle/sec)
gpgpu_silicon_slowdown = 213544x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd30..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe310efde0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f2c8e9adc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 8211
gpu_sim_insn = 1252440
gpu_ipc =     152.5320
gpu_tot_sim_cycle = 24602
gpu_tot_sim_insn = 5972944
gpu_tot_ipc =     242.7829
gpu_tot_issued_cta = 640
gpu_occupancy = 25.2484% 
gpu_tot_occupancy = 52.4445% 
max_total_param_size = 0
gpu_stall_dramfull = 21
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2001
partiton_level_parallism_total  =       0.1715
partiton_level_parallism_util =       1.1652
partiton_level_parallism_util_total  =       1.2339
L2_BW  =      12.6745 GB/Sec
L2_BW_total  =      12.6677 GB/Sec
gpu_total_sim_rate=853277

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113464
	L1I_total_cache_misses = 1221
	L1I_total_cache_miss_rate = 0.0108
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3901
L1D_cache:
	L1D_cache_core[0]: Access = 970, Miss = 306, Miss_rate = 0.315, Pending_hits = 396, Reservation_fails = 0
	L1D_cache_core[1]: Access = 857, Miss = 272, Miss_rate = 0.317, Pending_hits = 356, Reservation_fails = 0
	L1D_cache_core[2]: Access = 825, Miss = 238, Miss_rate = 0.288, Pending_hits = 395, Reservation_fails = 0
	L1D_cache_core[3]: Access = 905, Miss = 265, Miss_rate = 0.293, Pending_hits = 431, Reservation_fails = 0
	L1D_cache_core[4]: Access = 925, Miss = 290, Miss_rate = 0.314, Pending_hits = 390, Reservation_fails = 0
	L1D_cache_core[5]: Access = 913, Miss = 276, Miss_rate = 0.302, Pending_hits = 425, Reservation_fails = 0
	L1D_cache_core[6]: Access = 758, Miss = 227, Miss_rate = 0.299, Pending_hits = 339, Reservation_fails = 0
	L1D_cache_core[7]: Access = 924, Miss = 275, Miss_rate = 0.298, Pending_hits = 436, Reservation_fails = 0
	L1D_cache_core[8]: Access = 989, Miss = 309, Miss_rate = 0.312, Pending_hits = 410, Reservation_fails = 0
	L1D_cache_core[9]: Access = 835, Miss = 264, Miss_rate = 0.316, Pending_hits = 320, Reservation_fails = 0
	L1D_cache_core[10]: Access = 915, Miss = 272, Miss_rate = 0.297, Pending_hits = 426, Reservation_fails = 0
	L1D_cache_core[11]: Access = 764, Miss = 227, Miss_rate = 0.297, Pending_hits = 377, Reservation_fails = 0
	L1D_cache_core[12]: Access = 873, Miss = 262, Miss_rate = 0.300, Pending_hits = 396, Reservation_fails = 0
	L1D_cache_core[13]: Access = 842, Miss = 253, Miss_rate = 0.300, Pending_hits = 408, Reservation_fails = 0
	L1D_cache_core[14]: Access = 909, Miss = 272, Miss_rate = 0.299, Pending_hits = 407, Reservation_fails = 0
	L1D_total_cache_accesses = 13204
	L1D_total_cache_misses = 4008
	L1D_total_cache_miss_rate = 0.3035
	L1D_total_cache_pending_hits = 5912
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 63488
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3139
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3177
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 63008
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3139
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 872
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 112243
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1221
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3901
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12225
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 63488
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113464

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3139
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3901
ctas_completed 640, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
415, 228, 228, 228, 228, 228, 228, 416, 239, 228, 228, 228, 228, 228, 228, 228, 348, 348, 348, 348, 348, 348, 348, 348, 359, 348, 348, 348, 348, 348, 348, 348, 248, 248, 248, 248, 248, 248, 509, 248, 488, 248, 248, 248, 248, 248, 248, 248, 
gpgpu_n_tot_thrd_icount = 6597088
gpgpu_n_tot_w_icount = 206159
gpgpu_n_stall_shd_mem = 3173
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3136
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3139
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3139
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:36354	W0_Idle:181770	W0_Scoreboard:80553	W1:9353	W2:198	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
single_issue_nums: WS0:102563	WS1:103596	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 25088 {8:3136,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 501760 {40:12544,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 274 
max_icnt2mem_latency = 49 
maxmrqlatency = 25 
max_icnt2sh_latency = 47 
averagemflatency = 139 
avg_icnt2mem_latency = 13 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 8 
mrq_lat_table:128 	25 	2 	180 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13304 	249 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	35 	12 	4115 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	10589 	2436 	494 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         4         0         8         0         0         4         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         4         4         0         0         0         0         0         0         0         0         4         0         0 
dram[2]:         0         0         0         4         0         0         0         4         4         0         0         0         0         0         4         0 
dram[3]:         0         0         0         0         0         0         0         0         4         0         0         0         4         8         4         4 
dram[4]:         0         0         0         0         0         4         0         0         0         0         0         0         0         4         0         0 
dram[5]:         0         4         4         4         4         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       964         0      1550         0      1507         0         0      1494         0         0         0      1490      1872         0         0         0 
dram[1]:      1441         0      2268      2238      2741         0      1446      2037      1913         0         0         0         0      3006         0         0 
dram[2]:       291         0      1951      2500      1707      2497         0      2838      1291         0         0         0         0         0      1691      2159 
dram[3]:         0         0      1540         0      2638      2246         0      4174      1290      1316         0         0      2003      2044      1516      1465 
dram[4]:      2147         0      2182         0         0      2374         0         0         0         0         0         0      3316      3208         0         0 
dram[5]:         0      2044      2375      2287      1535      1468         0         0         0         0         0         0      1874         0         0         0 
average row accesses per activate:
dram[0]:  3.600000      -nan  6.000000      -nan  8.000000      -nan       inf  8.000000      -nan      -nan      -nan  4.000000  8.000000      -nan      -nan       inf 
dram[1]:  8.000000       inf  4.000000  4.000000  8.000000       inf  4.000000  4.000000  8.000000      -nan      -nan       inf       inf  4.000000      -nan      -nan 
dram[2]:  8.000000       inf  4.000000 12.000000  4.000000  8.000000      -nan  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan  5.333333  4.000000 
dram[3]:      -nan      -nan  4.000000      -nan  4.000000  4.000000      -nan  4.000000  8.000000  4.000000      -nan       inf  4.000000 12.000000  4.000000  4.000000 
dram[4]:  4.000000       inf  4.000000      -nan      -nan  8.000000      -nan      -nan      -nan       inf      -nan      -nan  4.000000  6.000000       inf      -nan 
dram[5]:      -nan  8.000000 16.000000  8.000000  8.000000  8.000000       inf      -nan      -nan       inf       inf      -nan  4.000000      -nan      -nan      -nan 
average row locality = 434/63 = 6.888889
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        267       172       268       172       268       172       258       270       175       173       172       259       260       178       174       260
dram[1]:        172       259       259       268       270       259       259       259       258       176       173       258       258       270       172       172
dram[2]:        172       258       258       269       258       258       172       268       270       172       176       172       172       173       268       262
dram[3]:        172       172       260       172       258       259       172       259       274       258       172       260       268       269       267       267
dram[4]:        258       266       258       172       172       268       178       175       175       259       172       172       259       268       259       172
dram[5]:        172       268       269       268       271       261       258       173       175       261       259       172       259       175       172       172
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32471 n_nop=32367 n_act=17 n_pre=9 n_ref_event=94501270756944 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004804
n_activity=761 dram_eff=0.205
bk0: 18a 32339i bk1: 0a 32470i bk2: 12a 32391i bk3: 0a 32470i bk4: 16a 32379i bk5: 0a 32466i bk6: 4a 32448i bk7: 8a 32419i bk8: 0a 32464i bk9: 0a 32469i bk10: 0a 32472i bk11: 4a 32455i bk12: 8a 32447i bk13: 0a 32475i bk14: 0a 32475i bk15: 8a 32452i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.069328
Bank_Level_Parallism_Col = 0.675775
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.004804 
total_CMD = 32471 
util_bw = 156 
Wasted_Col = 253 
Wasted_Row = 84 
Idle = 31978 

BW Util Bottlenecks: 
RCDc_limit = 197 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 62 
rwq = 0 
CCDLc_limit_alone = 62 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32471 
n_nop = 32367 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 9 
n_ref = 94501270756944 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 26 
issued_total_col = 78 
Row_Bus_Util =  0.000801 
CoL_Bus_Util = 0.002402 
Either_Row_CoL_Bus_Util = 0.003203 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0314434
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32471 n_nop=32371 n_act=16 n_pre=4 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004927
n_activity=749 dram_eff=0.2136
bk0: 8a 32447i bk1: 4a 32453i bk2: 4a 32456i bk3: 8a 32427i bk4: 8a 32423i bk5: 12a 32442i bk6: 4a 32450i bk7: 4a 32450i bk8: 8a 32445i bk9: 0a 32470i bk10: 0a 32471i bk11: 4a 32453i bk12: 4a 32453i bk13: 12a 32390i bk14: 0a 32467i bk15: 0a 32468i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862500
Row_Buffer_Locality_read = 0.862500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013953
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.004927 
total_CMD = 32471 
util_bw = 160 
Wasted_Col = 243 
Wasted_Row = 48 
Idle = 32020 

BW Util Bottlenecks: 
RCDc_limit = 186 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32471 
n_nop = 32371 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 4 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 80 
Row_Bus_Util =  0.000616 
CoL_Bus_Util = 0.002464 
Either_Row_CoL_Bus_Util = 0.003080 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.024545
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32471 n_nop=32363 n_act=17 n_pre=7 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005174
n_activity=780 dram_eff=0.2154
bk0: 8a 32448i bk1: 4a 32453i bk2: 4a 32452i bk3: 12a 32417i bk4: 4a 32450i bk5: 8a 32444i bk6: 0a 32467i bk7: 16a 32360i bk8: 8a 32418i bk9: 0a 32466i bk10: 0a 32467i bk11: 0a 32469i bk12: 0a 32474i bk13: 0a 32478i bk14: 16a 32389i bk15: 4a 32450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.028630
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.011905
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.005174 
total_CMD = 32471 
util_bw = 168 
Wasted_Col = 257 
Wasted_Row = 84 
Idle = 31962 

BW Util Bottlenecks: 
RCDc_limit = 200 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32471 
n_nop = 32363 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 7 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 84 
Row_Bus_Util =  0.000739 
CoL_Bus_Util = 0.002587 
Either_Row_CoL_Bus_Util = 0.003326 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.029534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.029534
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32471 n_nop=32372 n_act=17 n_pre=6 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004681
n_activity=707 dram_eff=0.215
bk0: 0a 32462i bk1: 0a 32467i bk2: 4a 32450i bk3: 0a 32471i bk4: 4a 32454i bk5: 4a 32453i bk6: 0a 32474i bk7: 4a 32458i bk8: 8a 32426i bk9: 4a 32454i bk10: 0a 32473i bk11: 8a 32450i bk12: 12a 32392i bk13: 12a 32414i bk14: 8a 32417i bk15: 8a 32415i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815789
Row_Buffer_Locality_read = 0.815789
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008658
Bank_Level_Parallism_Col = 1.005348
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005348 

BW Util details:
bwutil = 0.004681 
total_CMD = 32471 
util_bw = 152 
Wasted_Col = 257 
Wasted_Row = 71 
Idle = 31991 

BW Util Bottlenecks: 
RCDc_limit = 201 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 57 
rwq = 0 
CCDLc_limit_alone = 57 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32471 
n_nop = 32372 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 6 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 23 
issued_total_col = 76 
Row_Bus_Util =  0.000708 
CoL_Bus_Util = 0.002341 
Either_Row_CoL_Bus_Util = 0.003049 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.028087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0280866
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32471 n_nop=32409 n_act=11 n_pre=3 n_ref_event=4565658604079112714 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002956
n_activity=457 dram_eff=0.2101
bk0: 4a 32451i bk1: 8a 32443i bk2: 4a 32452i bk3: 0a 32470i bk4: 0a 32470i bk5: 8a 32422i bk6: 0a 32468i bk7: 0a 32470i bk8: 0a 32470i bk9: 4a 32453i bk10: 0a 32474i bk11: 0a 32475i bk12: 4a 32456i bk13: 12a 32394i bk14: 4a 32450i bk15: 0a 32467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.017606
Bank_Level_Parallism_Col = 1.021097
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.021097 

BW Util details:
bwutil = 0.002956 
total_CMD = 32471 
util_bw = 96 
Wasted_Col = 162 
Wasted_Row = 36 
Idle = 32177 

BW Util Bottlenecks: 
RCDc_limit = 127 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32471 
n_nop = 32409 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 3 
n_ref = 4565658604079112714 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 48 
Row_Bus_Util =  0.000431 
CoL_Bus_Util = 0.001478 
Either_Row_CoL_Bus_Util = 0.001909 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0193403
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32471 n_nop=32386 n_act=13 n_pre=4 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004188
n_activity=534 dram_eff=0.2547
bk0: 0a 32478i bk1: 8a 32431i bk2: 16a 32416i bk3: 8a 32424i bk4: 8a 32415i bk5: 8a 32442i bk6: 8a 32442i bk7: 0a 32464i bk8: 0a 32467i bk9: 4a 32450i bk10: 4a 32448i bk11: 0a 32467i bk12: 4a 32451i bk13: 0a 32468i bk14: 0a 32473i bk15: 0a 32476i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911765
Row_Buffer_Locality_read = 0.911765
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.134328
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.029412
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.004188 
total_CMD = 32471 
util_bw = 136 
Wasted_Col = 169 
Wasted_Row = 44 
Idle = 32122 

BW Util Bottlenecks: 
RCDc_limit = 138 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32471 
n_nop = 32386 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 4 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 17 
issued_total_col = 68 
Row_Bus_Util =  0.000524 
CoL_Bus_Util = 0.002094 
Either_Row_CoL_Bus_Util = 0.002618 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0216809

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1386, Miss = 58, Miss_rate = 0.042, Pending_hits = 30, Reservation_fails = 343
L2_cache_bank[1]: Access = 1109, Miss = 20, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1256, Miss = 36, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 97
L2_cache_bank[3]: Access = 1100, Miss = 44, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1234, Miss = 40, Miss_rate = 0.032, Pending_hits = 24, Reservation_fails = 199
L2_cache_bank[5]: Access = 1154, Miss = 44, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1135, Miss = 36, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1146, Miss = 40, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1141, Miss = 16, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1072, Miss = 32, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1066, Miss = 40, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1114, Miss = 28, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 13913
L2_total_cache_misses = 434
L2_total_cache_miss_rate = 0.0312
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 639
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12136
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 102
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 306
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 979
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 524
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12544
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 524
L2_cache_data_port_util = 0.045
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=13913
icnt_total_pkts_simt_to_mem=4220
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.34584
	minimum = 5
	maximum = 22
Network latency average = 5.34584
	minimum = 5
	maximum = 22
Slowest packet = 12271
Flit latency average = 5.34584
	minimum = 5
	maximum = 22
Slowest flit = 12271
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0283675
	minimum = 0.0105955 (at node 6)
	maximum = 0.0528559 (at node 17)
Accepted packet rate average = 0.0283675
	minimum = 0.0142492 (at node 25)
	maximum = 0.0546827 (at node 8)
Injected flit rate average = 0.0283675
	minimum = 0.0105955 (at node 6)
	maximum = 0.0528559 (at node 17)
Accepted flit rate average= 0.0283675
	minimum = 0.0142492 (at node 25)
	maximum = 0.0546827 (at node 8)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.95835 (5 samples)
	minimum = 5 (5 samples)
	maximum = 26.8 (5 samples)
Network latency average = 5.95835 (5 samples)
	minimum = 5 (5 samples)
	maximum = 26.8 (5 samples)
Flit latency average = 5.95835 (5 samples)
	minimum = 5 (5 samples)
	maximum = 26.8 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0325442 (5 samples)
	minimum = 0.0107783 (5 samples)
	maximum = 0.0768223 (5 samples)
Accepted packet rate average = 0.0325442 (5 samples)
	minimum = 0.0145458 (5 samples)
	maximum = 0.0545587 (5 samples)
Injected flit rate average = 0.0325442 (5 samples)
	minimum = 0.0107783 (5 samples)
	maximum = 0.0768223 (5 samples)
Accepted flit rate average = 0.0325442 (5 samples)
	minimum = 0.0145458 (5 samples)
	maximum = 0.0545587 (5 samples)
Injected packet size average = 1 (5 samples)
Accepted packet size average = 1 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 853277 (inst/sec)
gpgpu_simulation_rate = 3514 (cycle/sec)
gpgpu_silicon_slowdown = 199203x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd70..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe310efd6c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f2c8e9af9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 2314
gpu_sim_insn = 1117092
gpu_ipc =     482.7537
gpu_tot_sim_cycle = 26916
gpu_tot_sim_insn = 7090036
gpu_tot_ipc =     263.4134
gpu_tot_issued_cta = 768
gpu_occupancy = 68.3053% 
gpu_tot_occupancy = 54.1820% 
max_total_param_size = 0
gpu_stall_dramfull = 21
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.6845
partiton_level_parallism_total  =       0.2156
partiton_level_parallism_util =       1.5439
partiton_level_parallism_util_total  =       1.3054
L2_BW  =      30.2022 GB/Sec
L2_BW_total  =      14.1752 GB/Sec
gpu_total_sim_rate=886254

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 135284
	L1I_total_cache_misses = 1221
	L1I_total_cache_miss_rate = 0.0090
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3901
L1D_cache:
	L1D_cache_core[0]: Access = 1146, Miss = 376, Miss_rate = 0.328, Pending_hits = 476, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1081, Miss = 370, Miss_rate = 0.342, Pending_hits = 428, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1021, Miss = 325, Miss_rate = 0.318, Pending_hits = 463, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1129, Miss = 365, Miss_rate = 0.323, Pending_hits = 507, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1165, Miss = 414, Miss_rate = 0.355, Pending_hits = 457, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1125, Miss = 365, Miss_rate = 0.324, Pending_hits = 506, Reservation_fails = 0
	L1D_cache_core[6]: Access = 998, Miss = 341, Miss_rate = 0.342, Pending_hits = 413, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1128, Miss = 359, Miss_rate = 0.318, Pending_hits = 523, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1177, Miss = 389, Miss_rate = 0.331, Pending_hits = 487, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1019, Miss = 348, Miss_rate = 0.342, Pending_hits = 381, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1131, Miss = 365, Miss_rate = 0.323, Pending_hits = 506, Reservation_fails = 0
	L1D_cache_core[11]: Access = 976, Miss = 318, Miss_rate = 0.326, Pending_hits = 452, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1093, Miss = 358, Miss_rate = 0.328, Pending_hits = 486, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1058, Miss = 347, Miss_rate = 0.328, Pending_hits = 489, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1077, Miss = 335, Miss_rate = 0.311, Pending_hits = 475, Reservation_fails = 0
	L1D_total_cache_accesses = 16324
	L1D_total_cache_misses = 5375
	L1D_total_cache_miss_rate = 0.3293
	L1D_total_cache_pending_hits = 7049
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 73728
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0065
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3139
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7049
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3648
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 73248
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3139
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 324
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1727
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 134063
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1221
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3901
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14273
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 73728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 135284

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3139
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3901
ctas_completed 768, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
469, 282, 282, 282, 282, 282, 282, 470, 293, 282, 282, 282, 282, 282, 282, 282, 384, 384, 395, 384, 384, 384, 384, 395, 395, 384, 384, 384, 395, 384, 384, 384, 302, 302, 324, 313, 302, 313, 574, 302, 542, 313, 313, 313, 313, 302, 302, 302, 
gpgpu_n_tot_thrd_icount = 7871072
gpgpu_n_tot_w_icount = 245971
gpgpu_n_stall_shd_mem = 3173
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3648
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3139
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3139
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:40344	W0_Idle:193295	W0_Scoreboard:87344	W1:11982	W2:506	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
single_issue_nums: WS0:122513	WS1:123458	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 29184 {8:3648,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 583680 {40:14592,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 274 
max_icnt2mem_latency = 57 
maxmrqlatency = 25 
max_icnt2sh_latency = 47 
averagemflatency = 140 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 8 
mrq_lat_table:128 	25 	2 	180 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16424 	249 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	35 	12 	5699 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	13134 	2953 	552 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         4         0         8         0         0         4         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         4         4         0         0         0         0         0         0         0         0         4         0         0 
dram[2]:         0         0         0         4         0         0         0         4         4         0         0         0         0         0         4         0 
dram[3]:         0         0         0         0         0         0         0         0         4         0         0         0         4         8         4         4 
dram[4]:         0         0         0         0         0         4         0         0         0         0         0         0         0         4         0         0 
dram[5]:         0         4         4         4         4         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       964         0      1550         0      1507         0         0      1494         0         0         0      1490      1872         0         0         0 
dram[1]:      1441         0      2268      2238      2741         0      1446      2037      1913         0         0         0         0      3006         0         0 
dram[2]:       291         0      1951      2500      1707      2497         0      2838      1291         0         0         0         0         0      1691      2159 
dram[3]:         0         0      1540         0      2638      2246         0      4174      1290      1316         0         0      2003      2044      1516      1465 
dram[4]:      2147         0      2182         0         0      2374         0         0         0         0         0         0      3316      3208         0         0 
dram[5]:         0      2044      2375      2287      1535      1468         0         0         0         0         0         0      1874         0         0         0 
average row accesses per activate:
dram[0]:  3.600000      -nan  6.000000      -nan  8.000000      -nan       inf  8.000000      -nan      -nan      -nan  4.000000  8.000000      -nan      -nan       inf 
dram[1]:  8.000000       inf  4.000000  4.000000  8.000000       inf  4.000000  4.000000  8.000000      -nan      -nan       inf       inf  4.000000      -nan      -nan 
dram[2]:  8.000000       inf  4.000000 12.000000  4.000000  8.000000      -nan  4.000000  8.000000      -nan      -nan      -nan      -nan      -nan  5.333333  4.000000 
dram[3]:      -nan      -nan  4.000000      -nan  4.000000  4.000000      -nan  4.000000  8.000000  4.000000      -nan       inf  4.000000 12.000000  4.000000  4.000000 
dram[4]:  4.000000       inf  4.000000      -nan      -nan  8.000000      -nan      -nan      -nan       inf      -nan      -nan  4.000000  6.000000       inf      -nan 
dram[5]:      -nan  8.000000 16.000000  8.000000  8.000000  8.000000       inf      -nan      -nan       inf       inf      -nan  4.000000      -nan      -nan      -nan 
average row locality = 434/63 = 6.888889
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        267       172       268       172       268       172       258       270       186       179       175       259       260       178       174       260
dram[1]:        172       259       259       268       270       259       259       259       258       181       173       258       258       270       172       172
dram[2]:        172       258       258       269       258       258       176       268       270       174       180       173       173       173       268       262
dram[3]:        172       172       260       172       258       259       172       259       274       258       174       260       268       269       267       267
dram[4]:        258       266       258       172       172       268       178       176       177       259       175       172       259       268       259       172
dram[5]:        172       268       269       268       271       261       258       175       175       261       259       173       259       175       172       172
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35525 n_nop=35421 n_act=17 n_pre=9 n_ref_event=94501270756944 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004391
n_activity=761 dram_eff=0.205
bk0: 18a 35393i bk1: 0a 35524i bk2: 12a 35445i bk3: 0a 35524i bk4: 16a 35433i bk5: 0a 35520i bk6: 4a 35502i bk7: 8a 35473i bk8: 0a 35518i bk9: 0a 35523i bk10: 0a 35526i bk11: 4a 35509i bk12: 8a 35501i bk13: 0a 35529i bk14: 0a 35529i bk15: 8a 35506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.069328
Bank_Level_Parallism_Col = 0.675775
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.004391 
total_CMD = 35525 
util_bw = 156 
Wasted_Col = 253 
Wasted_Row = 84 
Idle = 35032 

BW Util Bottlenecks: 
RCDc_limit = 197 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 62 
rwq = 0 
CCDLc_limit_alone = 62 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35525 
n_nop = 35421 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 9 
n_ref = 94501270756944 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 26 
issued_total_col = 78 
Row_Bus_Util =  0.000732 
CoL_Bus_Util = 0.002196 
Either_Row_CoL_Bus_Util = 0.002928 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.028740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0287403
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35525 n_nop=35425 n_act=16 n_pre=4 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004504
n_activity=749 dram_eff=0.2136
bk0: 8a 35501i bk1: 4a 35507i bk2: 4a 35510i bk3: 8a 35481i bk4: 8a 35477i bk5: 12a 35496i bk6: 4a 35504i bk7: 4a 35504i bk8: 8a 35499i bk9: 0a 35524i bk10: 0a 35525i bk11: 4a 35507i bk12: 4a 35507i bk13: 12a 35444i bk14: 0a 35521i bk15: 0a 35522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862500
Row_Buffer_Locality_read = 0.862500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013953
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.004504 
total_CMD = 35525 
util_bw = 160 
Wasted_Col = 243 
Wasted_Row = 48 
Idle = 35074 

BW Util Bottlenecks: 
RCDc_limit = 186 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35525 
n_nop = 35425 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 4 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 80 
Row_Bus_Util =  0.000563 
CoL_Bus_Util = 0.002252 
Either_Row_CoL_Bus_Util = 0.002815 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.022435 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0224349
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35525 n_nop=35417 n_act=17 n_pre=7 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004729
n_activity=780 dram_eff=0.2154
bk0: 8a 35502i bk1: 4a 35507i bk2: 4a 35506i bk3: 12a 35471i bk4: 4a 35504i bk5: 8a 35498i bk6: 0a 35521i bk7: 16a 35414i bk8: 8a 35472i bk9: 0a 35520i bk10: 0a 35521i bk11: 0a 35523i bk12: 0a 35528i bk13: 0a 35532i bk14: 16a 35443i bk15: 4a 35504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.028630
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.011905
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.004729 
total_CMD = 35525 
util_bw = 168 
Wasted_Col = 257 
Wasted_Row = 84 
Idle = 35016 

BW Util Bottlenecks: 
RCDc_limit = 200 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35525 
n_nop = 35417 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 7 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 84 
Row_Bus_Util =  0.000676 
CoL_Bus_Util = 0.002365 
Either_Row_CoL_Bus_Util = 0.003040 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0269951
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35525 n_nop=35426 n_act=17 n_pre=6 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004279
n_activity=707 dram_eff=0.215
bk0: 0a 35516i bk1: 0a 35521i bk2: 4a 35504i bk3: 0a 35525i bk4: 4a 35508i bk5: 4a 35507i bk6: 0a 35528i bk7: 4a 35512i bk8: 8a 35480i bk9: 4a 35508i bk10: 0a 35527i bk11: 8a 35504i bk12: 12a 35446i bk13: 12a 35468i bk14: 8a 35471i bk15: 8a 35469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815789
Row_Buffer_Locality_read = 0.815789
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008658
Bank_Level_Parallism_Col = 1.005348
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005348 

BW Util details:
bwutil = 0.004279 
total_CMD = 35525 
util_bw = 152 
Wasted_Col = 257 
Wasted_Row = 71 
Idle = 35045 

BW Util Bottlenecks: 
RCDc_limit = 201 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 57 
rwq = 0 
CCDLc_limit_alone = 57 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35525 
n_nop = 35426 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 6 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 23 
issued_total_col = 76 
Row_Bus_Util =  0.000647 
CoL_Bus_Util = 0.002139 
Either_Row_CoL_Bus_Util = 0.002787 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025672 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0256721
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35525 n_nop=35463 n_act=11 n_pre=3 n_ref_event=4565658604079112714 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002702
n_activity=457 dram_eff=0.2101
bk0: 4a 35505i bk1: 8a 35497i bk2: 4a 35506i bk3: 0a 35524i bk4: 0a 35524i bk5: 8a 35476i bk6: 0a 35522i bk7: 0a 35524i bk8: 0a 35524i bk9: 4a 35507i bk10: 0a 35528i bk11: 0a 35529i bk12: 4a 35510i bk13: 12a 35448i bk14: 4a 35504i bk15: 0a 35521i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.017606
Bank_Level_Parallism_Col = 1.021097
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.021097 

BW Util details:
bwutil = 0.002702 
total_CMD = 35525 
util_bw = 96 
Wasted_Col = 162 
Wasted_Row = 36 
Idle = 35231 

BW Util Bottlenecks: 
RCDc_limit = 127 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35525 
n_nop = 35463 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 3 
n_ref = 4565658604079112714 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 48 
Row_Bus_Util =  0.000394 
CoL_Bus_Util = 0.001351 
Either_Row_CoL_Bus_Util = 0.001745 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0176777
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35525 n_nop=35440 n_act=13 n_pre=4 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003828
n_activity=534 dram_eff=0.2547
bk0: 0a 35532i bk1: 8a 35485i bk2: 16a 35470i bk3: 8a 35478i bk4: 8a 35469i bk5: 8a 35496i bk6: 8a 35496i bk7: 0a 35518i bk8: 0a 35521i bk9: 4a 35504i bk10: 4a 35502i bk11: 0a 35521i bk12: 4a 35505i bk13: 0a 35522i bk14: 0a 35527i bk15: 0a 35530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911765
Row_Buffer_Locality_read = 0.911765
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.134328
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.029412
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003828 
total_CMD = 35525 
util_bw = 136 
Wasted_Col = 169 
Wasted_Row = 44 
Idle = 35176 

BW Util Bottlenecks: 
RCDc_limit = 138 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35525 
n_nop = 35440 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 4 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 17 
issued_total_col = 68 
Row_Bus_Util =  0.000479 
CoL_Bus_Util = 0.001914 
Either_Row_CoL_Bus_Util = 0.002393 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.019817

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1906, Miss = 58, Miss_rate = 0.030, Pending_hits = 30, Reservation_fails = 343
L2_cache_bank[1]: Access = 1351, Miss = 20, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1489, Miss = 36, Miss_rate = 0.024, Pending_hits = 12, Reservation_fails = 97
L2_cache_bank[3]: Access = 1329, Miss = 44, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1484, Miss = 40, Miss_rate = 0.027, Pending_hits = 24, Reservation_fails = 199
L2_cache_bank[5]: Access = 1398, Miss = 44, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1372, Miss = 36, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1371, Miss = 40, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1385, Miss = 16, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1314, Miss = 32, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1291, Miss = 40, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1343, Miss = 28, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 17033
L2_total_cache_misses = 434
L2_total_cache_miss_rate = 0.0255
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 639
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14184
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 102
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 306
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 524
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14592
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 524
L2_cache_data_port_util = 0.051
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=17033
icnt_total_pkts_simt_to_mem=5804
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.58695
	minimum = 5
	maximum = 22
Network latency average = 5.58695
	minimum = 5
	maximum = 22
Slowest packet = 18631
Flit latency average = 5.58695
	minimum = 5
	maximum = 22
Slowest flit = 18631
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0752905
	minimum = 0.031115 (at node 14)
	maximum = 0.224719 (at node 15)
Accepted packet rate average = 0.0752905
	minimum = 0.0427831 (at node 22)
	maximum = 0.167675 (at node 15)
Injected flit rate average = 0.0752905
	minimum = 0.031115 (at node 14)
	maximum = 0.224719 (at node 15)
Accepted flit rate average= 0.0752905
	minimum = 0.0427831 (at node 22)
	maximum = 0.167675 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.89645 (6 samples)
	minimum = 5 (6 samples)
	maximum = 26 (6 samples)
Network latency average = 5.89645 (6 samples)
	minimum = 5 (6 samples)
	maximum = 26 (6 samples)
Flit latency average = 5.89645 (6 samples)
	minimum = 5 (6 samples)
	maximum = 26 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0396686 (6 samples)
	minimum = 0.0141677 (6 samples)
	maximum = 0.101472 (6 samples)
Accepted packet rate average = 0.0396686 (6 samples)
	minimum = 0.019252 (6 samples)
	maximum = 0.0734114 (6 samples)
Injected flit rate average = 0.0396686 (6 samples)
	minimum = 0.0141677 (6 samples)
	maximum = 0.101472 (6 samples)
Accepted flit rate average = 0.0396686 (6 samples)
	minimum = 0.019252 (6 samples)
	maximum = 0.0734114 (6 samples)
Injected packet size average = 1 (6 samples)
Accepted packet size average = 1 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 886254 (inst/sec)
gpgpu_simulation_rate = 3364 (cycle/sec)
gpgpu_silicon_slowdown = 208085x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd30..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe310efde0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f2c8e9adc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 15044
gpu_sim_insn = 1290400
gpu_ipc =      85.7751
gpu_tot_sim_cycle = 41960
gpu_tot_sim_insn = 8380436
gpu_tot_ipc =     199.7244
gpu_tot_issued_cta = 896
gpu_occupancy = 19.4299% 
gpu_tot_occupancy = 39.5832% 
max_total_param_size = 0
gpu_stall_dramfull = 21
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.4870
partiton_level_parallism_total  =       0.3129
partiton_level_parallism_util =       1.2904
partiton_level_parallism_util_total  =       1.2970
L2_BW  =      25.8872 GB/Sec
L2_BW_total  =      18.3743 GB/Sec
gpu_total_sim_rate=761857

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 180911
	L1I_total_cache_misses = 1221
	L1I_total_cache_miss_rate = 0.0067
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3901
L1D_cache:
	L1D_cache_core[0]: Access = 2302, Miss = 896, Miss_rate = 0.389, Pending_hits = 546, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2177, Miss = 839, Miss_rate = 0.385, Pending_hits = 511, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2192, Miss = 843, Miss_rate = 0.385, Pending_hits = 541, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2067, Miss = 772, Miss_rate = 0.373, Pending_hits = 590, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2302, Miss = 917, Miss_rate = 0.398, Pending_hits = 538, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2074, Miss = 778, Miss_rate = 0.375, Pending_hits = 592, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1993, Miss = 767, Miss_rate = 0.385, Pending_hits = 512, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2021, Miss = 749, Miss_rate = 0.371, Pending_hits = 589, Reservation_fails = 0
	L1D_cache_core[8]: Access = 2751, Miss = 1078, Miss_rate = 0.392, Pending_hits = 572, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2112, Miss = 837, Miss_rate = 0.396, Pending_hits = 448, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2110, Miss = 782, Miss_rate = 0.371, Pending_hits = 611, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2237, Miss = 891, Miss_rate = 0.398, Pending_hits = 542, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2120, Miss = 806, Miss_rate = 0.380, Pending_hits = 562, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2168, Miss = 825, Miss_rate = 0.381, Pending_hits = 610, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1916, Miss = 695, Miss_rate = 0.363, Pending_hits = 559, Reservation_fails = 0
	L1D_total_cache_accesses = 32542
	L1D_total_cache_misses = 12475
	L1D_total_cache_miss_rate = 0.3834
	L1D_total_cache_pending_hits = 8323
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.024
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 88064
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0055
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3139
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8321
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7001
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 87584
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3139
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 549
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 179690
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1221
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3901
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26517
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 88064
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 180911

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3139
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3901
ctas_completed 896, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
509, 322, 322, 520, 436, 457, 728, 510, 333, 394, 322, 322, 322, 322, 322, 322, 444, 444, 590, 444, 444, 444, 642, 455, 455, 642, 444, 444, 455, 642, 444, 444, 529, 477, 364, 353, 498, 353, 812, 342, 582, 644, 530, 353, 425, 342, 540, 435, 
gpgpu_n_tot_thrd_icount = 10604928
gpgpu_n_tot_w_icount = 331404
gpgpu_n_stall_shd_mem = 3852
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7001
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3139
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3139
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 713
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:49399	W0_Idle:326195	W0_Scoreboard:270548	W1:53059	W2:3808	W3:105	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
single_issue_nums: WS0:165455	WS1:165949	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 56008 {8:7001,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1120160 {40:28004,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 326 
max_icnt2mem_latency = 57 
maxmrqlatency = 77 
max_icnt2sh_latency = 47 
averagemflatency = 149 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 7 
mrq_lat_table:804 	307 	73 	352 	998 	104 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32374 	1685 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	35 	12 	13026 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	27752 	5593 	680 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         8         8         8         0        12         8        12         4         4         8        12        16         8         8 
dram[1]:        16        20        16         8        16        12         4         8         8         8         0         4         4         8         4         8 
dram[2]:         8        12        12         8        12         8         8        16        12        20        12         8        16         0        16         4 
dram[3]:         4        16         4        12        16         8         0        12        12        12        16        16        16        12         4         4 
dram[4]:         8        16        12        20         4        12        20        12         4        12         4         4         8        16         8         8 
dram[5]:         8         8        12         8         8         8         0         4         8         8         8         4         4        12        12         4 
maximum service time to same row:
dram[0]:      3218      4110      3587      7634      9064         0      3647      3761      4115      3931      8982      2795      2421      4003      4253      6254 
dram[1]:      3188      7679      5653      8242      3737      9943      4016      3662      2442      3659         0      5932      4084      3343      4146      4693 
dram[2]:      5937      2799      6106      8687      8122      6072      3713      3689      4000      5296      3413      3190      3927         0      4471      4876 
dram[3]:      6613      3876      7404      4554      3400      5877      7800      4174      6955      2403      3219      3068      3510      3915      4338      4882 
dram[4]:      3241      2948      8707      5607      3442      3438      4020      4266      6766      6709      4865      1290      4434      4460      4667      5694 
dram[5]:      2858      5038      4502      3223      8778      5439         0      1318      6252      4869      4788      2018      3805      3847      4160      4293 
average row accesses per activate:
dram[0]:  5.555555  8.000000  6.000000  8.000000  5.333333       inf  9.000000  5.142857  5.600000  5.000000  8.000000  6.666667  6.400000  9.333333  9.333333 20.000000 
dram[1]:  8.800000 20.000000  6.400000 10.000000  9.333333 16.000000  4.000000  4.800000  5.333333  6.666667       inf 10.000000  6.000000  5.333333  8.000000  8.000000 
dram[2]:  9.000000  8.000000  9.000000  9.333333 10.000000  5.600000 12.000000  7.000000  8.000000 24.000000  7.000000  6.666667  6.400000       inf  6.285714  4.800000 
dram[3]: 10.000000 14.666667  4.000000  9.333333  6.285714  5.285714  4.000000  5.333333 10.000000 10.000000  7.333333 12.000000  5.714286  8.000000  4.000000  4.000000 
dram[4]:  9.000000 10.000000  8.000000 12.000000  6.000000  6.285714 10.000000  8.666667  6.000000  9.333333  4.000000  4.000000  7.000000  8.000000 12.000000  8.000000 
dram[5]:  8.000000  6.000000 11.000000  7.333333 10.000000  6.000000       inf  6.000000  5.333333  6.666667  6.666667  6.666667  6.000000  8.000000  8.000000  6.666667 
average row locality = 2647/353 = 7.498584
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275       276       273       269       299       259       284       297       315       279       267       272       283       269       278       267
dram[1]:        283       269       275       277       275       268       275       281       273       278       258       268       268       270       268       268
dram[2]:        298       280       272       276       267       273       272       284       275       298       298       268       283       258       276       306
dram[3]:        269       277       267       271       310       325       261       286       304       270       296       291       269       269       284       291
dram[4]:        273       310       279       313       324       324       291       311       270       268       268       326       285       281       300       297
dram[5]:        276       270       274       277       271       273       258       285       278       284       276       271       267       269       268       271
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55382 n_nop=54842 n_act=70 n_pre=54 n_ref_event=94501270756944 n_req=418 n_rd=418 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0151
n_activity=2915 dram_eff=0.2868
bk0: 50a 55100i bk1: 24a 55249i bk2: 36a 55173i bk3: 16a 55313i bk4: 32a 55143i bk5: 4a 55359i bk6: 36a 55204i bk7: 36a 55117i bk8: 28a 55149i bk9: 20a 55243i bk10: 8a 55318i bk11: 20a 55279i bk12: 32a 55197i bk13: 28a 55273i bk14: 28a 55282i bk15: 20a 55324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851675
Row_Buffer_Locality_read = 0.851675
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.362146
Bank_Level_Parallism_Col = 0.675775
Bank_Level_Parallism_Ready = 1.066508
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.015095 
total_CMD = 55382 
util_bw = 836 
Wasted_Col = 851 
Wasted_Row = 393 
Idle = 53302 

BW Util Bottlenecks: 
RCDc_limit = 672 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 278 
rwq = 0 
CCDLc_limit_alone = 278 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55382 
n_nop = 54842 
Read = 418 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 70 
n_pre = 54 
n_ref = 94501270756944 
n_req = 418 
total_req = 418 

Dual Bus Interface Util: 
issued_total_row = 124 
issued_total_col = 418 
Row_Bus_Util =  0.002239 
CoL_Bus_Util = 0.007548 
Either_Row_CoL_Bus_Util = 0.009750 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.003704 
queue_avg = 0.114116 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.114116
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55382 n_nop=54834 n_act=62 n_pre=46 n_ref_event=0 n_req=440 n_rd=440 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01589
n_activity=3333 dram_eff=0.264
bk0: 44a 55180i bk1: 40a 55254i bk2: 32a 55185i bk3: 40a 55197i bk4: 56a 55129i bk5: 16a 55318i bk6: 12a 55292i bk7: 24a 55216i bk8: 32a 55190i bk9: 20a 55273i bk10: 16a 55344i bk11: 20a 55287i bk12: 24a 55238i bk13: 32a 55198i bk14: 16a 55316i bk15: 16a 55319i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872727
Row_Buffer_Locality_read = 0.872727
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196998
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.096847
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.015890 
total_CMD = 55382 
util_bw = 880 
Wasted_Col = 913 
Wasted_Row = 429 
Idle = 53160 

BW Util Bottlenecks: 
RCDc_limit = 652 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 299 
rwq = 0 
CCDLc_limit_alone = 299 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55382 
n_nop = 54834 
Read = 440 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 62 
n_pre = 46 
n_ref = 0 
n_req = 440 
total_req = 440 

Dual Bus Interface Util: 
issued_total_row = 108 
issued_total_col = 440 
Row_Bus_Util =  0.001950 
CoL_Bus_Util = 0.007945 
Either_Row_CoL_Bus_Util = 0.009895 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.096710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0967101
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55382 n_nop=54805 n_act=66 n_pre=50 n_ref_event=0 n_req=464 n_rd=464 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01676
n_activity=3123 dram_eff=0.2972
bk0: 36a 55189i bk1: 32a 55207i bk2: 36a 55220i bk3: 28a 55250i bk4: 20a 55315i bk5: 28a 55219i bk6: 24a 55269i bk7: 56a 55077i bk8: 24a 55245i bk9: 24a 55259i bk10: 28a 55198i bk11: 20a 55283i bk12: 32a 55194i bk13: 8a 55365i bk14: 44a 55157i bk15: 24a 55192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870690
Row_Buffer_Locality_read = 0.870690
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.346298
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.147436
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016756 
total_CMD = 55382 
util_bw = 928 
Wasted_Col = 886 
Wasted_Row = 403 
Idle = 53165 

BW Util Bottlenecks: 
RCDc_limit = 630 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 314 
rwq = 0 
CCDLc_limit_alone = 314 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55382 
n_nop = 54805 
Read = 464 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 66 
n_pre = 50 
n_ref = 0 
n_req = 464 
total_req = 464 

Dual Bus Interface Util: 
issued_total_row = 116 
issued_total_col = 464 
Row_Bus_Util =  0.002095 
CoL_Bus_Util = 0.008378 
Either_Row_CoL_Bus_Util = 0.010419 
Issued_on_Two_Bus_Simul_Util = 0.000054 
issued_two_Eff = 0.005199 
queue_avg = 0.123777 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.123777
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55382 n_nop=54771 n_act=74 n_pre=58 n_ref_event=0 n_req=481 n_rd=480 n_rd_L2_A=0 n_write=0 n_wr_bk=1 bw_util=0.01737
n_activity=3309 dram_eff=0.2907
bk0: 20a 55274i bk1: 44a 55198i bk2: 8a 55334i bk3: 28a 55258i bk4: 44a 55118i bk5: 36a 55076i bk6: 4a 55360i bk7: 32a 55166i bk8: 40a 55158i bk9: 20a 55268i bk10: 44a 55154i bk11: 48a 55157i bk12: 40a 55152i bk13: 32a 55217i bk14: 24a 55182i bk15: 16a 55240i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.858628
Row_Buffer_Locality_read = 0.860417
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.423400
Bank_Level_Parallism_Col = 1.382268
Bank_Level_Parallism_Ready = 1.180698
write_to_read_ratio_blp_rw_average = 0.004030
GrpLevelPara = 1.272309 

BW Util details:
bwutil = 0.017370 
total_CMD = 55382 
util_bw = 962 
Wasted_Col = 912 
Wasted_Row = 471 
Idle = 53037 

BW Util Bottlenecks: 
RCDc_limit = 686 
RCDWRc_limit = 7 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 266 
rwq = 0 
CCDLc_limit_alone = 266 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55382 
n_nop = 54771 
Read = 480 
Write = 0 
L2_Alloc = 0 
L2_WB = 1 
n_act = 74 
n_pre = 58 
n_ref = 0 
n_req = 481 
total_req = 481 

Dual Bus Interface Util: 
issued_total_row = 132 
issued_total_col = 481 
Row_Bus_Util =  0.002383 
CoL_Bus_Util = 0.008685 
Either_Row_CoL_Bus_Util = 0.011032 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.003273 
queue_avg = 0.147051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.147051
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55382 n_nop=54819 n_act=65 n_pre=49 n_ref_event=4565658604079112714 n_req=456 n_rd=456 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01647
n_activity=2776 dram_eff=0.3285
bk0: 36a 55228i bk1: 40a 55144i bk2: 24a 55254i bk3: 36a 55160i bk4: 12a 55231i bk5: 44a 55071i bk6: 40a 55139i bk7: 52a 55002i bk8: 12a 55297i bk9: 28a 55229i bk10: 8a 55328i bk11: 8a 55246i bk12: 28a 55214i bk13: 48a 55131i bk14: 24a 55218i bk15: 16a 55242i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877193
Row_Buffer_Locality_read = 0.877193
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.710593
Bank_Level_Parallism_Col = 1.752926
Bank_Level_Parallism_Ready = 1.534935
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.429779 

BW Util details:
bwutil = 0.016467 
total_CMD = 55382 
util_bw = 912 
Wasted_Col = 730 
Wasted_Row = 392 
Idle = 53348 

BW Util Bottlenecks: 
RCDc_limit = 541 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 239 
rwq = 0 
CCDLc_limit_alone = 239 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55382 
n_nop = 54819 
Read = 456 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 65 
n_pre = 49 
n_ref = 4565658604079112714 
n_req = 456 
total_req = 456 

Dual Bus Interface Util: 
issued_total_row = 114 
issued_total_col = 456 
Row_Bus_Util =  0.002058 
CoL_Bus_Util = 0.008234 
Either_Row_CoL_Bus_Util = 0.010166 
Issued_on_Two_Bus_Simul_Util = 0.000126 
issued_two_Eff = 0.012433 
queue_avg = 0.143530 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.14353
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55382 n_nop=54891 n_act=60 n_pre=44 n_ref_event=0 n_req=388 n_rd=388 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01401
n_activity=2644 dram_eff=0.2935
bk0: 32a 55212i bk1: 36a 55167i bk2: 44a 55199i bk3: 44a 55133i bk4: 20a 55271i bk5: 24a 55238i bk6: 20a 55318i bk7: 12a 55277i bk8: 16a 55264i bk9: 20a 55242i bk10: 20a 55257i bk11: 20a 55278i bk12: 12a 55332i bk13: 32a 55246i bk14: 16a 55326i bk15: 20a 55285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868557
Row_Buffer_Locality_read = 0.868557
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.303310
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.089286
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.014012 
total_CMD = 55382 
util_bw = 776 
Wasted_Col = 762 
Wasted_Row = 376 
Idle = 53468 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 273 
rwq = 0 
CCDLc_limit_alone = 273 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 55382 
n_nop = 54891 
Read = 388 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 60 
n_pre = 44 
n_ref = 0 
n_req = 388 
total_req = 388 

Dual Bus Interface Util: 
issued_total_row = 104 
issued_total_col = 388 
Row_Bus_Util =  0.001878 
CoL_Bus_Util = 0.007006 
Either_Row_CoL_Bus_Util = 0.008866 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.002037 
queue_avg = 0.087664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0876639

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3394, Miss = 250, Miss_rate = 0.074, Pending_hits = 30, Reservation_fails = 343
L2_cache_bank[1]: Access = 2905, Miss = 168, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3025, Miss = 232, Miss_rate = 0.077, Pending_hits = 12, Reservation_fails = 97
L2_cache_bank[3]: Access = 2719, Miss = 208, Miss_rate = 0.076, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2967, Miss = 244, Miss_rate = 0.082, Pending_hits = 24, Reservation_fails = 199
L2_cache_bank[5]: Access = 2857, Miss = 220, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2793, Miss = 224, Miss_rate = 0.080, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2833, Miss = 257, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2765, Miss = 184, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2785, Miss = 272, Miss_rate = 0.098, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2627, Miss = 180, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2749, Miss = 210, Miss_rate = 0.076, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 34419
L2_total_cache_misses = 2649
L2_total_cache_miss_rate = 0.0770
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 639
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 655
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1965
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6022
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 524
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28004
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 524
L2_cache_data_port_util = 0.063
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=34419
icnt_total_pkts_simt_to_mem=13131
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.30684
	minimum = 5
	maximum = 22
Network latency average = 5.30684
	minimum = 5
	maximum = 22
Slowest packet = 23374
Flit latency average = 5.30684
	minimum = 5
	maximum = 22
Slowest flit = 23374
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0608413
	minimum = 0.024661 (at node 14)
	maximum = 0.103297 (at node 16)
Accepted packet rate average = 0.0608413
	minimum = 0.038753 (at node 18)
	maximum = 0.108681 (at node 8)
Injected flit rate average = 0.0608413
	minimum = 0.024661 (at node 14)
	maximum = 0.103297 (at node 16)
Accepted flit rate average= 0.0608413
	minimum = 0.038753 (at node 18)
	maximum = 0.108681 (at node 8)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.81222 (7 samples)
	minimum = 5 (7 samples)
	maximum = 25.4286 (7 samples)
Network latency average = 5.81222 (7 samples)
	minimum = 5 (7 samples)
	maximum = 25.4286 (7 samples)
Flit latency average = 5.81222 (7 samples)
	minimum = 5 (7 samples)
	maximum = 25.4286 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0426932 (7 samples)
	minimum = 0.0156668 (7 samples)
	maximum = 0.101732 (7 samples)
Accepted packet rate average = 0.0426932 (7 samples)
	minimum = 0.0220379 (7 samples)
	maximum = 0.0784499 (7 samples)
Injected flit rate average = 0.0426932 (7 samples)
	minimum = 0.0156668 (7 samples)
	maximum = 0.101732 (7 samples)
Accepted flit rate average = 0.0426932 (7 samples)
	minimum = 0.0220379 (7 samples)
	maximum = 0.0784499 (7 samples)
Injected packet size average = 1 (7 samples)
Accepted packet size average = 1 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 761857 (inst/sec)
gpgpu_simulation_rate = 3814 (cycle/sec)
gpgpu_silicon_slowdown = 183534x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd70..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe310efd6c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f2c8e9af9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3081
gpu_sim_insn = 1132352
gpu_ipc =     367.5274
gpu_tot_sim_cycle = 45041
gpu_tot_sim_insn = 9512788
gpu_tot_ipc =     211.2029
gpu_tot_issued_cta = 1024
gpu_occupancy = 70.6241% 
gpu_tot_occupancy = 42.1043% 
max_total_param_size = 0
gpu_stall_dramfull = 21
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.7163
partiton_level_parallism_total  =       0.4089
partiton_level_parallism_util =       2.5896
partiton_level_parallism_util_total  =       1.5140
L2_BW  =      49.6130 GB/Sec
L2_BW_total  =      20.5112 GB/Sec
gpu_total_sim_rate=792732

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 207361
	L1I_total_cache_misses = 1221
	L1I_total_cache_miss_rate = 0.0059
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3901
L1D_cache:
	L1D_cache_core[0]: Access = 2778, Miss = 1228, Miss_rate = 0.442, Pending_hits = 627, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2641, Miss = 1159, Miss_rate = 0.439, Pending_hits = 577, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2688, Miss = 1195, Miss_rate = 0.445, Pending_hits = 614, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2499, Miss = 1077, Miss_rate = 0.431, Pending_hits = 658, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2802, Miss = 1273, Miss_rate = 0.454, Pending_hits = 618, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2490, Miss = 1067, Miss_rate = 0.429, Pending_hits = 669, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2429, Miss = 1061, Miss_rate = 0.437, Pending_hits = 585, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2497, Miss = 1082, Miss_rate = 0.433, Pending_hits = 660, Reservation_fails = 0
	L1D_cache_core[8]: Access = 3227, Miss = 1412, Miss_rate = 0.438, Pending_hits = 641, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2612, Miss = 1193, Miss_rate = 0.457, Pending_hits = 526, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2554, Miss = 1085, Miss_rate = 0.425, Pending_hits = 691, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2589, Miss = 1148, Miss_rate = 0.443, Pending_hits = 588, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2632, Miss = 1175, Miss_rate = 0.446, Pending_hits = 631, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2624, Miss = 1139, Miss_rate = 0.434, Pending_hits = 681, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2304, Miss = 972, Miss_rate = 0.422, Pending_hits = 616, Reservation_fails = 0
	L1D_total_cache_accesses = 39366
	L1D_total_cache_misses = 17266
	L1D_total_cache_miss_rate = 0.4386
	L1D_total_cache_pending_hits = 9382
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.024
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 98304
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0049
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3139
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9380
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7513
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 97824
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3139
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1046
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9753
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 206140
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1221
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3901
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28565
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 207361

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3139
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3901
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
585, 398, 409, 596, 501, 544, 793, 575, 398, 470, 387, 398, 387, 398, 398, 398, 531, 531, 677, 509, 531, 509, 718, 520, 531, 707, 509, 520, 520, 707, 498, 520, 616, 553, 429, 440, 574, 407, 877, 407, 669, 731, 595, 418, 501, 407, 605, 522, 
gpgpu_n_tot_thrd_icount = 12204864
gpgpu_n_tot_w_icount = 381402
gpgpu_n_stall_shd_mem = 3852
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7513
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3139
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3139
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 713
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:53489	W0_Idle:352238	W0_Scoreboard:276841	W1:61034	W2:7625	W3:1128	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
single_issue_nums: WS0:190256	WS1:191146	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 60104 {8:7513,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1202080 {40:30052,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 435 
max_icnt2mem_latency = 306 
maxmrqlatency = 77 
max_icnt2sh_latency = 47 
averagemflatency = 159 
avg_icnt2mem_latency = 27 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 7 
mrq_lat_table:805 	307 	73 	352 	998 	104 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37383 	3500 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	35 	12 	15246 	1265 	1597 	206 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	33727 	6330 	792 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	90 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         8         8         8         0        12         8        12         4         4         8        12        16         8         8 
dram[1]:        16        20        16         8        16        12         4         8         8         8         0         4         4         8         4         8 
dram[2]:         8        12        12         8        12         8         8        16        12        20        12         8        16         0        16         4 
dram[3]:         4        16         4        12        16         8         0        12        12        12        16        16        16        12         4         4 
dram[4]:         8        16        12        20         4        12        20        12         4        12         4         4         8        16         8         8 
dram[5]:         8         8        12         8         8         8         0         4         8         8         8         4         4        12        12         4 
maximum service time to same row:
dram[0]:      3218      4110      3587      7634      9064         0      3647      3761      4115      3931      8982      2795      2421      4003      4253      6254 
dram[1]:      3188      7679      5653      8242      3737      9943      4016      3662      2442      3659         0      5932      4084      3343      4146      4693 
dram[2]:      5937      2799      6106      8687      8122      6072      3713      3689      4000      5296      3413      3190      3927         0      4471      4876 
dram[3]:      6613      3876      7404      4554      3400      5877      7800      4174      6955      2403      3219      3068      3510      3915      4338      4882 
dram[4]:      3241      2948      8707      5607      3442      3438      4020      4266      6766      6709      4865      1290      4434      4460      4667      5694 
dram[5]:      2858      5038      4502      3223      8778      5439         0      1318      6252      4869      4788      2018      3805      3847      4160      4293 
average row accesses per activate:
dram[0]:  5.555555  8.000000  6.000000  5.666667  5.333333       inf  9.000000  5.142857  5.600000  5.000000  8.000000  6.666667  6.400000  9.333333  9.333333 20.000000 
dram[1]:  8.800000 20.000000  6.400000 10.000000  9.333333 16.000000  4.000000  4.800000  5.333333  6.666667       inf 10.000000  6.000000  5.333333  8.000000  8.000000 
dram[2]:  9.000000  8.000000  9.000000  9.333333 10.000000  5.600000 12.000000  7.000000  8.000000 24.000000  7.000000  6.666667  6.400000       inf  6.285714  4.800000 
dram[3]: 10.000000 14.666667  4.000000  9.333333  6.285714  5.285714  4.000000  5.333333 10.000000 10.000000  7.333333 12.000000  5.714286  8.000000  4.000000  4.000000 
dram[4]:  9.000000 10.000000  8.000000 12.000000  6.000000  6.285714 10.000000  8.666667  6.000000  9.333333  4.000000  4.000000  7.000000  8.000000 12.000000  8.000000 
dram[5]:  8.000000  6.000000 11.000000  7.333333 10.000000  6.000000       inf  6.000000  5.333333  6.666667  6.666667  6.666667  6.000000  8.000000  8.000000  6.666667 
average row locality = 2648/354 = 7.480226
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275       276       273       269       395       412       402       388       435       400       431       419       401       351       278       267
dram[1]:        283       269       275       277       398       388       395       392       415       401       423       431       364       352       268       268
dram[2]:        298       280       272       276       386       392       311       365       424       427       404       398       399       342       276       306
dram[3]:        269       277       267       271       376       387       382       396       431       430       399       397       392       334       284       291
dram[4]:        273       310       279       313       425       425       420       343       407       412       415       379       366       311       300       297
dram[5]:        276       270       274       277       349       426       431       387       400       413       397       380       356       325       268       271
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59448 n_nop=58905 n_act=71 n_pre=55 n_ref_event=94501270756944 n_req=419 n_rd=418 n_rd_L2_A=0 n_write=0 n_wr_bk=1 bw_util=0.0141
n_activity=2967 dram_eff=0.2824
bk0: 50a 59167i bk1: 24a 59316i bk2: 36a 59240i bk3: 16a 59360i bk4: 32a 59208i bk5: 4a 59424i bk6: 36a 59269i bk7: 36a 59182i bk8: 28a 59214i bk9: 20a 59309i bk10: 8a 59384i bk11: 20a 59345i bk12: 32a 59263i bk13: 28a 59339i bk14: 28a 59348i bk15: 20a 59391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.849642
Row_Buffer_Locality_read = 0.851675
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.358583
Bank_Level_Parallism_Col = 0.675775
Bank_Level_Parallism_Ready = 1.066351
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.014096 
total_CMD = 59448 
util_bw = 838 
Wasted_Col = 858 
Wasted_Row = 405 
Idle = 57347 

BW Util Bottlenecks: 
RCDc_limit = 672 
RCDWRc_limit = 7 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 278 
rwq = 0 
CCDLc_limit_alone = 278 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59448 
n_nop = 58905 
Read = 418 
Write = 0 
L2_Alloc = 0 
L2_WB = 1 
n_act = 71 
n_pre = 55 
n_ref = 94501270756944 
n_req = 419 
total_req = 419 

Dual Bus Interface Util: 
issued_total_row = 126 
issued_total_col = 419 
Row_Bus_Util =  0.002119 
CoL_Bus_Util = 0.007048 
Either_Row_CoL_Bus_Util = 0.009134 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.003683 
queue_avg = 0.106311 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.106311
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59448 n_nop=58900 n_act=62 n_pre=46 n_ref_event=0 n_req=440 n_rd=440 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0148
n_activity=3333 dram_eff=0.264
bk0: 44a 59246i bk1: 40a 59320i bk2: 32a 59251i bk3: 40a 59263i bk4: 56a 59195i bk5: 16a 59384i bk6: 12a 59358i bk7: 24a 59282i bk8: 32a 59256i bk9: 20a 59339i bk10: 16a 59410i bk11: 20a 59353i bk12: 24a 59304i bk13: 32a 59264i bk14: 16a 59382i bk15: 16a 59385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872727
Row_Buffer_Locality_read = 0.872727
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.196998
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.096847
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.014803 
total_CMD = 59448 
util_bw = 880 
Wasted_Col = 913 
Wasted_Row = 429 
Idle = 57226 

BW Util Bottlenecks: 
RCDc_limit = 652 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 299 
rwq = 0 
CCDLc_limit_alone = 299 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59448 
n_nop = 58900 
Read = 440 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 62 
n_pre = 46 
n_ref = 0 
n_req = 440 
total_req = 440 

Dual Bus Interface Util: 
issued_total_row = 108 
issued_total_col = 440 
Row_Bus_Util =  0.001817 
CoL_Bus_Util = 0.007401 
Either_Row_CoL_Bus_Util = 0.009218 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.090096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0900955
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59448 n_nop=58871 n_act=66 n_pre=50 n_ref_event=0 n_req=464 n_rd=464 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01561
n_activity=3123 dram_eff=0.2972
bk0: 36a 59255i bk1: 32a 59273i bk2: 36a 59286i bk3: 28a 59316i bk4: 20a 59381i bk5: 28a 59285i bk6: 24a 59335i bk7: 56a 59143i bk8: 24a 59311i bk9: 24a 59325i bk10: 28a 59264i bk11: 20a 59349i bk12: 32a 59260i bk13: 8a 59431i bk14: 44a 59223i bk15: 24a 59258i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870690
Row_Buffer_Locality_read = 0.870690
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.346298
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.147436
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.015610 
total_CMD = 59448 
util_bw = 928 
Wasted_Col = 886 
Wasted_Row = 403 
Idle = 57231 

BW Util Bottlenecks: 
RCDc_limit = 630 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 314 
rwq = 0 
CCDLc_limit_alone = 314 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59448 
n_nop = 58871 
Read = 464 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 66 
n_pre = 50 
n_ref = 0 
n_req = 464 
total_req = 464 

Dual Bus Interface Util: 
issued_total_row = 116 
issued_total_col = 464 
Row_Bus_Util =  0.001951 
CoL_Bus_Util = 0.007805 
Either_Row_CoL_Bus_Util = 0.009706 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.005199 
queue_avg = 0.115311 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.115311
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59448 n_nop=58837 n_act=74 n_pre=58 n_ref_event=0 n_req=481 n_rd=480 n_rd_L2_A=0 n_write=0 n_wr_bk=1 bw_util=0.01618
n_activity=3309 dram_eff=0.2907
bk0: 20a 59340i bk1: 44a 59264i bk2: 8a 59400i bk3: 28a 59324i bk4: 44a 59184i bk5: 36a 59142i bk6: 4a 59426i bk7: 32a 59232i bk8: 40a 59224i bk9: 20a 59334i bk10: 44a 59220i bk11: 48a 59223i bk12: 40a 59218i bk13: 32a 59283i bk14: 24a 59248i bk15: 16a 59306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.858628
Row_Buffer_Locality_read = 0.860417
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.423400
Bank_Level_Parallism_Col = 1.382268
Bank_Level_Parallism_Ready = 1.180698
write_to_read_ratio_blp_rw_average = 0.004030
GrpLevelPara = 1.272309 

BW Util details:
bwutil = 0.016182 
total_CMD = 59448 
util_bw = 962 
Wasted_Col = 912 
Wasted_Row = 471 
Idle = 57103 

BW Util Bottlenecks: 
RCDc_limit = 686 
RCDWRc_limit = 7 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 266 
rwq = 0 
CCDLc_limit_alone = 266 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59448 
n_nop = 58837 
Read = 480 
Write = 0 
L2_Alloc = 0 
L2_WB = 1 
n_act = 74 
n_pre = 58 
n_ref = 0 
n_req = 481 
total_req = 481 

Dual Bus Interface Util: 
issued_total_row = 132 
issued_total_col = 481 
Row_Bus_Util =  0.002220 
CoL_Bus_Util = 0.008091 
Either_Row_CoL_Bus_Util = 0.010278 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.003273 
queue_avg = 0.136994 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.136994
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59448 n_nop=58885 n_act=65 n_pre=49 n_ref_event=4565658604079112714 n_req=456 n_rd=456 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01534
n_activity=2776 dram_eff=0.3285
bk0: 36a 59294i bk1: 40a 59210i bk2: 24a 59320i bk3: 36a 59226i bk4: 12a 59297i bk5: 44a 59137i bk6: 40a 59205i bk7: 52a 59068i bk8: 12a 59363i bk9: 28a 59295i bk10: 8a 59394i bk11: 8a 59312i bk12: 28a 59280i bk13: 48a 59197i bk14: 24a 59284i bk15: 16a 59308i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877193
Row_Buffer_Locality_read = 0.877193
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.710593
Bank_Level_Parallism_Col = 1.752926
Bank_Level_Parallism_Ready = 1.534935
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.429779 

BW Util details:
bwutil = 0.015341 
total_CMD = 59448 
util_bw = 912 
Wasted_Col = 730 
Wasted_Row = 392 
Idle = 57414 

BW Util Bottlenecks: 
RCDc_limit = 541 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 239 
rwq = 0 
CCDLc_limit_alone = 239 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59448 
n_nop = 58885 
Read = 456 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 65 
n_pre = 49 
n_ref = 4565658604079112714 
n_req = 456 
total_req = 456 

Dual Bus Interface Util: 
issued_total_row = 114 
issued_total_col = 456 
Row_Bus_Util =  0.001918 
CoL_Bus_Util = 0.007671 
Either_Row_CoL_Bus_Util = 0.009470 
Issued_on_Two_Bus_Simul_Util = 0.000118 
issued_two_Eff = 0.012433 
queue_avg = 0.133713 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.133713
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59448 n_nop=58957 n_act=60 n_pre=44 n_ref_event=0 n_req=388 n_rd=388 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01305
n_activity=2644 dram_eff=0.2935
bk0: 32a 59278i bk1: 36a 59233i bk2: 44a 59265i bk3: 44a 59199i bk4: 20a 59337i bk5: 24a 59304i bk6: 20a 59384i bk7: 12a 59343i bk8: 16a 59330i bk9: 20a 59308i bk10: 20a 59323i bk11: 20a 59344i bk12: 12a 59398i bk13: 32a 59312i bk14: 16a 59392i bk15: 20a 59351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868557
Row_Buffer_Locality_read = 0.868557
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.303310
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.089286
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.013053 
total_CMD = 59448 
util_bw = 776 
Wasted_Col = 762 
Wasted_Row = 376 
Idle = 57534 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 273 
rwq = 0 
CCDLc_limit_alone = 273 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59448 
n_nop = 58957 
Read = 388 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 60 
n_pre = 44 
n_ref = 0 
n_req = 388 
total_req = 388 

Dual Bus Interface Util: 
issued_total_row = 104 
issued_total_col = 388 
Row_Bus_Util =  0.001749 
CoL_Bus_Util = 0.006527 
Either_Row_CoL_Bus_Util = 0.008259 
Issued_on_Two_Bus_Simul_Util = 0.000017 
issued_two_Eff = 0.002037 
queue_avg = 0.081668 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.081668

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5049, Miss = 250, Miss_rate = 0.050, Pending_hits = 30, Reservation_fails = 343
L2_cache_bank[1]: Access = 3391, Miss = 172, Miss_rate = 0.051, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3502, Miss = 232, Miss_rate = 0.066, Pending_hits = 12, Reservation_fails = 97
L2_cache_bank[3]: Access = 3177, Miss = 208, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3461, Miss = 244, Miss_rate = 0.070, Pending_hits = 24, Reservation_fails = 199
L2_cache_bank[5]: Access = 3310, Miss = 220, Miss_rate = 0.066, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 3259, Miss = 224, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 3302, Miss = 259, Miss_rate = 0.078, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 3218, Miss = 184, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 3271, Miss = 272, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 3096, Miss = 180, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 3207, Miss = 210, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 41243
L2_total_cache_misses = 2655
L2_total_cache_miss_rate = 0.0644
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 639
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27432
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 655
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1965
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10792
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 524
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 30052
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 524
L2_cache_data_port_util = 0.071
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=41243
icnt_total_pkts_simt_to_mem=18419
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 33.6161
	minimum = 5
	maximum = 268
Network latency average = 33.6122
	minimum = 5
	maximum = 268
Slowest packet = 50243
Flit latency average = 33.6122
	minimum = 5
	maximum = 268
Slowest flit = 50243
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.1456
	minimum = 0.0908796 (at node 11)
	maximum = 0.537163 (at node 15)
Accepted packet rate average = 0.1456
	minimum = 0.106134 (at node 20)
	maximum = 0.49432 (at node 15)
Injected flit rate average = 0.1456
	minimum = 0.0908796 (at node 11)
	maximum = 0.537163 (at node 15)
Accepted flit rate average= 0.1456
	minimum = 0.106134 (at node 20)
	maximum = 0.49432 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.2877 (8 samples)
	minimum = 5 (8 samples)
	maximum = 55.75 (8 samples)
Network latency average = 9.28722 (8 samples)
	minimum = 5 (8 samples)
	maximum = 55.75 (8 samples)
Flit latency average = 9.28722 (8 samples)
	minimum = 5 (8 samples)
	maximum = 55.75 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0555565 (8 samples)
	minimum = 0.0250684 (8 samples)
	maximum = 0.156161 (8 samples)
Accepted packet rate average = 0.0555565 (8 samples)
	minimum = 0.0325499 (8 samples)
	maximum = 0.130434 (8 samples)
Injected flit rate average = 0.0555565 (8 samples)
	minimum = 0.0250684 (8 samples)
	maximum = 0.156161 (8 samples)
Accepted flit rate average = 0.0555565 (8 samples)
	minimum = 0.0325499 (8 samples)
	maximum = 0.130434 (8 samples)
Injected packet size average = 1 (8 samples)
Accepted packet size average = 1 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 792732 (inst/sec)
gpgpu_simulation_rate = 3753 (cycle/sec)
gpgpu_silicon_slowdown = 186517x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd30..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe310efde0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f2c8e9adc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 27110
gpu_sim_insn = 1510919
gpu_ipc =      55.7329
gpu_tot_sim_cycle = 72151
gpu_tot_sim_insn = 11023707
gpu_tot_ipc =     152.7866
gpu_tot_issued_cta = 1152
gpu_occupancy = 41.5359% 
gpu_tot_occupancy = 41.8650% 
max_total_param_size = 0
gpu_stall_dramfull = 21
gpu_stall_icnt2sh    = 3303
partiton_level_parallism =       1.7562
partiton_level_parallism_total  =       0.9152
partiton_level_parallism_util =       2.2404
partiton_level_parallism_util_total  =       1.9759
L2_BW  =     101.5957 GB/Sec
L2_BW_total  =      50.9778 GB/Sec
gpu_total_sim_rate=612428

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 336321
	L1I_total_cache_misses = 1221
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3901
L1D_cache:
	L1D_cache_core[0]: Access = 8630, Miss = 4906, Miss_rate = 0.568, Pending_hits = 998, Reservation_fails = 684
	L1D_cache_core[1]: Access = 8279, Miss = 4704, Miss_rate = 0.568, Pending_hits = 943, Reservation_fails = 539
	L1D_cache_core[2]: Access = 7787, Miss = 4236, Miss_rate = 0.544, Pending_hits = 910, Reservation_fails = 181
	L1D_cache_core[3]: Access = 7565, Miss = 4108, Miss_rate = 0.543, Pending_hits = 958, Reservation_fails = 318
	L1D_cache_core[4]: Access = 7764, Miss = 4220, Miss_rate = 0.544, Pending_hits = 913, Reservation_fails = 123
	L1D_cache_core[5]: Access = 7437, Miss = 3907, Miss_rate = 0.525, Pending_hits = 914, Reservation_fails = 240
	L1D_cache_core[6]: Access = 8231, Miss = 4640, Miss_rate = 0.564, Pending_hits = 956, Reservation_fails = 498
	L1D_cache_core[7]: Access = 7605, Miss = 4237, Miss_rate = 0.557, Pending_hits = 1001, Reservation_fails = 316
	L1D_cache_core[8]: Access = 8088, Miss = 4249, Miss_rate = 0.525, Pending_hits = 891, Reservation_fails = 89
	L1D_cache_core[9]: Access = 8217, Miss = 4687, Miss_rate = 0.570, Pending_hits = 877, Reservation_fails = 594
	L1D_cache_core[10]: Access = 7719, Miss = 4125, Miss_rate = 0.534, Pending_hits = 946, Reservation_fails = 108
	L1D_cache_core[11]: Access = 7731, Miss = 4161, Miss_rate = 0.538, Pending_hits = 863, Reservation_fails = 306
	L1D_cache_core[12]: Access = 8054, Miss = 4270, Miss_rate = 0.530, Pending_hits = 896, Reservation_fails = 298
	L1D_cache_core[13]: Access = 7086, Miss = 3667, Miss_rate = 0.517, Pending_hits = 904, Reservation_fails = 177
	L1D_cache_core[14]: Access = 7707, Miss = 4151, Miss_rate = 0.539, Pending_hits = 909, Reservation_fails = 540
	L1D_total_cache_accesses = 117900
	L1D_total_cache_misses = 64268
	L1D_total_cache_miss_rate = 0.5451
	L1D_total_cache_pending_hits = 13879
	L1D_total_cache_reservation_fails = 5011
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.036
L1C_cache:
	L1C_total_cache_accesses = 112640
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0043
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3139
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38118
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13858
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5011
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 112160
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3139
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1635
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31639
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 335100
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1221
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3901
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 84605
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 112640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336321

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 5011
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3139
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3901
ctas_completed 1152, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1113, 657, 667, 865, 1070, 999, 988, 884, 458, 884, 874, 885, 593, 688, 791, 801, 871, 621, 1142, 1110, 986, 1028, 1029, 1069, 935, 767, 704, 1008, 1205, 1068, 725, 1112, 1009, 883, 791, 947, 769, 674, 1614, 467, 948, 1479, 1103, 780, 883, 779, 665, 882, 
gpgpu_n_tot_thrd_icount = 20075008
gpgpu_n_tot_w_icount = 627344
gpgpu_n_stall_shd_mem = 17902
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32629
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3139
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3139
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 38
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14725
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:64973	W0_Idle:428805	W0_Scoreboard:716460	W1:205866	W2:54474	W3:11704	W4:2319	W5:641	W6:84	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
single_issue_nums: WS0:311430	WS1:315914	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 261032 {8:32629,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5220640 {40:130516,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1324 
max_icnt2mem_latency = 306 
maxmrqlatency = 914 
max_icnt2sh_latency = 176 
averagemflatency = 179 
avg_icnt2mem_latency = 19 
avg_mrq_latency = 27 
avg_icnt2sh_latency = 25 
mrq_lat_table:5138 	2254 	1199 	1324 	4031 	1300 	917 	650 	162 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	143591 	19669 	538 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	35 	12 	62236 	1791 	1691 	206 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	58003 	39966 	25230 	20363 	18375 	1904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	143 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        48        32        40        32        64        36        28        32        28        44        28        36        44        20        28 
dram[1]:        36        48        44        60        32        44        28        48        52        48        52        60        48        44        44        21 
dram[2]:        36        40        48        36        60        60        28        20        20        40        40        40        24        36        36        24 
dram[3]:        36        44        44        68        40        56        40        40        52        40        28        32        32        68        28        28 
dram[4]:        60        40        52        44        32        36        25        24        44        44        28        68        56        40        24        24 
dram[5]:        40        48        52        32        48        36        44        44        44        64        40        24        28        40        28        24 
maximum service time to same row:
dram[0]:      7789      7841      8190      8031      9064      4875      6199      6302      6967      6982      8982      7646      7321      7421      7731      7115 
dram[1]:      7813      7679      7818      8242      5396      9943      6896      5562      7243      7194      7075      7575      7285      5201      7584      7334 
dram[2]:      7412      7830      6106      8687      8122      6072      3713      6266      7394      7049      4601      7672      7422      7310      7006      7107 
dram[3]:      7794      7960      7404      7819      7968      5877      7800      4174      7231      7262      7938      7022      7297      5192      6041      7522 
dram[4]:      7903      8018      8707      8317      8015      5944      5225      6959      7302      7007      7894      6885      6365      5915      7759      7728 
dram[5]:      4430      7735      4620      4094      8778      5439      4017      5844      6888      5170      7213      6047      6997      7043      4697      7473 
average row accesses per activate:
dram[0]: 14.437500 20.000000 10.000000 11.761905  9.062500  9.782609  9.631579  6.588235 11.692307 12.000000 15.111111  9.058824 14.800000 13.300000 10.083333 11.375000 
dram[1]: 11.562500 14.000000 12.095238 14.687500  6.444445  7.785714  5.388889  6.766667 13.818182 15.222222 16.000000 17.000000 14.900000 11.333333 12.363636  7.588235 
dram[2]: 10.588235 12.235294 13.562500 13.333333 10.888889  8.923077  7.321429  6.862069  9.444445 12.727273 11.153846 19.500000 12.333333 20.142857 10.111111  8.300000 
dram[3]: 12.000000 16.750000 11.529411 14.812500  8.363636  9.740741  6.741935  7.466667 16.000000 13.333333 10.312500 12.727273  9.529411 13.785714  7.652174 11.272727 
dram[4]: 16.714285 13.076923  9.083333 15.538462 11.071428  6.428571  8.344828  7.156250 21.142857 18.500000 13.777778 16.888889 14.181818 11.235294 10.000000 10.285714 
dram[5]: 12.176471 15.214286 11.363636 10.700000  8.761905  6.538462  7.814815  7.560000 19.000000 15.727273 15.363636 10.357142 10.000000 14.100000  8.571428  7.210526 
average row locality = 17032/1612 = 10.565757
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         2         0         2         4         4         9        16        20         0         0         0         4         0         0         1         3 
dram[1]:         0         3         7         1         8        16        19        17         0         2         0         2         0         0         4         3 
dram[2]:         3         4         2         1         6        10        16        16         2         0         2         0         0         0         2         4 
dram[3]:         2         1         4         3         7         9        16        18         0         0         1         0         3         1         4         0 
dram[4]:         2         2         0         2         6        12        24        20         0         0         0         0         0         1         3         3 
dram[5]:         1         2         6         5        10        11        17        15         0         2         2         0         0         0         2         4 
total dram writes = 436
min_bank_accesses = 0!
chip skew: 82/65 = 1.26
average mf latency per bank:
dram[0]:     100037    none       70227     54812     42148     31783     17434     17808    none      none      none      165122    none      none      124303     84229
dram[1]:     none       57833     29757    210659     24855     15948     15818     17872    none      155851    none      276918    none      none       37322     47394
dram[2]:      54557     46862     90697    211871     37284     27434     18189     17540    144484    none      243334    none      none      none       79252     40911
dram[3]:      78879    195634     42667     73008     27742     28719     18759     16465    none      none      478307    none      149110    459864     38412    none  
dram[4]:     102814     80332    none       85605     33535     18730     12300     13559    none      none      none      none      none      467857     54743     51467
dram[5]:     210966     99803     35468     35376     22590     19976     17966     19623    none      168101    284650    none      none      none       91257     38972
maximum mf latency per bank:
dram[0]:        376       523       404       574       439       647       457      1324       435       551       431       531       404       521       392       589
dram[1]:        343       457       400       449       399       599       546       748       415       401       423       431       364       393       344       384
dram[2]:        391       397       453       658       526       608       554       645       424       482       450       809       399       455       516       715
dram[3]:        393       458       512       981       460       564       527       795       431       529       412       414       471       395       396       353
dram[4]:        410       332       405       399       425       509       474       468       407       412       415       379       370       683       361       385
dram[5]:        433       415       483       421       506       571       575       589       488       445       745       537       469      1076       434       407
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95232 n_nop=91948 n_act=261 n_pre=245 n_ref_event=94501270756944 n_req=2767 n_rd=2700 n_rd_L2_A=0 n_write=0 n_wr_bk=97 bw_util=0.05874
n_activity=13126 dram_eff=0.4262
bk0: 230a 94107i bk1: 180a 94495i bk2: 148a 94410i bk3: 240a 93763i bk4: 140a 93994i bk5: 216a 93150i bk6: 172a 93299i bk7: 202a 92208i bk8: 152a 94261i bk9: 156a 94290i bk10: 136a 94439i bk11: 152a 94047i bk12: 148a 94445i bk13: 132a 94602i bk14: 120a 94657i bk15: 176a 94037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908565
Row_Buffer_Locality_read = 0.922963
Row_Buffer_Locality_write = 0.328358
Bank_Level_Parallism = 2.219901
Bank_Level_Parallism_Col = 0.675775
Bank_Level_Parallism_Ready = 1.607460
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.058741 
total_CMD = 95232 
util_bw = 5594 
Wasted_Col = 3173 
Wasted_Row = 1448 
Idle = 85017 

BW Util Bottlenecks: 
RCDc_limit = 1672 
RCDWRc_limit = 205 
WTRc_limit = 187 
RTWc_limit = 786 
CCDLc_limit = 1393 
rwq = 0 
CCDLc_limit_alone = 1277 
WTRc_limit_alone = 185 
RTWc_limit_alone = 672 

Commands details: 
total_CMD = 95232 
n_nop = 91948 
Read = 2700 
Write = 0 
L2_Alloc = 0 
L2_WB = 97 
n_act = 261 
n_pre = 245 
n_ref = 94501270756944 
n_req = 2767 
total_req = 2797 

Dual Bus Interface Util: 
issued_total_row = 506 
issued_total_col = 2797 
Row_Bus_Util =  0.005313 
CoL_Bus_Util = 0.029370 
Either_Row_CoL_Bus_Util = 0.034484 
Issued_on_Two_Bus_Simul_Util = 0.000200 
issued_two_Eff = 0.005786 
queue_avg = 1.169691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.16969
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95232 n_nop=91822 n_act=286 n_pre=270 n_ref_event=0 n_req=2843 n_rd=2752 n_rd_L2_A=0 n_write=0 n_wr_bk=127 bw_util=0.06046
n_activity=14695 dram_eff=0.3918
bk0: 184a 94393i bk1: 204a 94024i bk2: 248a 93682i bk3: 232a 93977i bk4: 164a 93540i bk5: 204a 93069i bk6: 176a 92799i bk7: 184a 92824i bk8: 152a 94278i bk9: 136a 94300i bk10: 144a 94231i bk11: 152a 94426i bk12: 148a 94441i bk13: 168a 94319i bk14: 132a 94500i bk15: 124a 94364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901513
Row_Buffer_Locality_read = 0.922602
Row_Buffer_Locality_write = 0.263736
Bank_Level_Parallism = 2.109069
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.764929
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.060463 
total_CMD = 95232 
util_bw = 5758 
Wasted_Col = 3786 
Wasted_Row = 1713 
Idle = 83975 

BW Util Bottlenecks: 
RCDc_limit = 1838 
RCDWRc_limit = 290 
WTRc_limit = 279 
RTWc_limit = 936 
CCDLc_limit = 1630 
rwq = 0 
CCDLc_limit_alone = 1425 
WTRc_limit_alone = 263 
RTWc_limit_alone = 747 

Commands details: 
total_CMD = 95232 
n_nop = 91822 
Read = 2752 
Write = 0 
L2_Alloc = 0 
L2_WB = 127 
n_act = 286 
n_pre = 270 
n_ref = 0 
n_req = 2843 
total_req = 2879 

Dual Bus Interface Util: 
issued_total_row = 556 
issued_total_col = 2879 
Row_Bus_Util =  0.005838 
CoL_Bus_Util = 0.030231 
Either_Row_CoL_Bus_Util = 0.035807 
Issued_on_Two_Bus_Simul_Util = 0.000263 
issued_two_Eff = 0.007331 
queue_avg = 0.938760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.93876
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95232 n_nop=91846 n_act=273 n_pre=257 n_ref_event=0 n_req=2840 n_rd=2756 n_rd_L2_A=0 n_write=0 n_wr_bk=119 bw_util=0.06038
n_activity=13893 dram_eff=0.4139
bk0: 176a 94267i bk1: 204a 94156i bk2: 212a 93952i bk3: 236a 93560i bk4: 188a 93778i bk5: 220a 93126i bk6: 188a 93044i bk7: 180a 92552i bk8: 84a 94453i bk9: 140a 94309i bk10: 144a 94122i bk11: 156a 94102i bk12: 148a 94495i bk13: 140a 94506i bk14: 180a 93887i bk15: 160a 93748i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905986
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = 0.345238
Bank_Level_Parallism = 2.296240
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.821762
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.060379 
total_CMD = 95232 
util_bw = 5750 
Wasted_Col = 3494 
Wasted_Row = 1591 
Idle = 84397 

BW Util Bottlenecks: 
RCDc_limit = 1805 
RCDWRc_limit = 259 
WTRc_limit = 153 
RTWc_limit = 893 
CCDLc_limit = 1470 
rwq = 0 
CCDLc_limit_alone = 1323 
WTRc_limit_alone = 146 
RTWc_limit_alone = 753 

Commands details: 
total_CMD = 95232 
n_nop = 91846 
Read = 2756 
Write = 0 
L2_Alloc = 0 
L2_WB = 119 
n_act = 273 
n_pre = 257 
n_ref = 0 
n_req = 2840 
total_req = 2875 

Dual Bus Interface Util: 
issued_total_row = 530 
issued_total_col = 2875 
Row_Bus_Util =  0.005565 
CoL_Bus_Util = 0.030189 
Either_Row_CoL_Bus_Util = 0.035555 
Issued_on_Two_Bus_Simul_Util = 0.000200 
issued_two_Eff = 0.005611 
queue_avg = 1.139680 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13968
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95232 n_nop=91772 n_act=284 n_pre=268 n_ref_event=0 n_req=2894 n_rd=2809 n_rd_L2_A=0 n_write=0 n_wr_bk=122 bw_util=0.06155
n_activity=14139 dram_eff=0.4146
bk0: 152a 94138i bk1: 200a 94175i bk2: 192a 93893i bk3: 232a 93290i bk4: 176a 93506i bk5: 249a 92879i bk6: 192a 92772i bk7: 204a 92349i bk8: 144a 94382i bk9: 120a 94366i bk10: 164a 94141i bk11: 140a 94263i bk12: 160a 94172i bk13: 192a 94455i bk14: 168a 93732i bk15: 124a 94567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.903939
Row_Buffer_Locality_read = 0.921680
Row_Buffer_Locality_write = 0.317647
Bank_Level_Parallism = 2.336482
Bank_Level_Parallism_Col = 2.381712
Bank_Level_Parallism_Ready = 1.843337
write_to_read_ratio_blp_rw_average = 0.169082
GrpLevelPara = 1.691418 

BW Util details:
bwutil = 0.061555 
total_CMD = 95232 
util_bw = 5862 
Wasted_Col = 3555 
Wasted_Row = 1676 
Idle = 84139 

BW Util Bottlenecks: 
RCDc_limit = 1811 
RCDWRc_limit = 249 
WTRc_limit = 158 
RTWc_limit = 1014 
CCDLc_limit = 1507 
rwq = 0 
CCDLc_limit_alone = 1333 
WTRc_limit_alone = 151 
RTWc_limit_alone = 847 

Commands details: 
total_CMD = 95232 
n_nop = 91772 
Read = 2809 
Write = 0 
L2_Alloc = 0 
L2_WB = 122 
n_act = 284 
n_pre = 268 
n_ref = 0 
n_req = 2894 
total_req = 2931 

Dual Bus Interface Util: 
issued_total_row = 552 
issued_total_col = 2931 
Row_Bus_Util =  0.005796 
CoL_Bus_Util = 0.030777 
Either_Row_CoL_Bus_Util = 0.036332 
Issued_on_Two_Bus_Simul_Util = 0.000242 
issued_two_Eff = 0.006647 
queue_avg = 1.149750 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.14975
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95232 n_nop=91842 n_act=267 n_pre=251 n_ref_event=4565658604079112714 n_req=2853 n_rd=2769 n_rd_L2_A=0 n_write=0 n_wr_bk=123 bw_util=0.06074
n_activity=14233 dram_eff=0.4064
bk0: 232a 94291i bk1: 168a 94344i bk2: 213a 93945i bk3: 200a 94077i bk4: 148a 93982i bk5: 168a 93529i bk6: 220a 93083i bk7: 208a 92700i bk8: 148a 94572i bk9: 148a 94501i bk10: 124a 94427i bk11: 152a 94452i bk12: 156a 94578i bk13: 188a 93348i bk14: 156a 94388i bk15: 140a 94424i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909569
Row_Buffer_Locality_read = 0.924160
Row_Buffer_Locality_write = 0.428571
Bank_Level_Parallism = 2.014154
Bank_Level_Parallism_Col = 2.030952
Bank_Level_Parallism_Ready = 1.586029
write_to_read_ratio_blp_rw_average = 0.159583
GrpLevelPara = 1.608163 

BW Util details:
bwutil = 0.060736 
total_CMD = 95232 
util_bw = 5784 
Wasted_Col = 3548 
Wasted_Row = 1716 
Idle = 84184 

BW Util Bottlenecks: 
RCDc_limit = 1698 
RCDWRc_limit = 259 
WTRc_limit = 242 
RTWc_limit = 816 
CCDLc_limit = 1567 
rwq = 0 
CCDLc_limit_alone = 1403 
WTRc_limit_alone = 233 
RTWc_limit_alone = 661 

Commands details: 
total_CMD = 95232 
n_nop = 91842 
Read = 2769 
Write = 0 
L2_Alloc = 0 
L2_WB = 123 
n_act = 267 
n_pre = 251 
n_ref = 4565658604079112714 
n_req = 2853 
total_req = 2892 

Dual Bus Interface Util: 
issued_total_row = 518 
issued_total_col = 2892 
Row_Bus_Util =  0.005439 
CoL_Bus_Util = 0.030368 
Either_Row_CoL_Bus_Util = 0.035597 
Issued_on_Two_Bus_Simul_Util = 0.000210 
issued_two_Eff = 0.005900 
queue_avg = 0.741274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.741274
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95232 n_nop=91823 n_act=285 n_pre=269 n_ref_event=0 n_req=2835 n_rd=2745 n_rd_L2_A=0 n_write=0 n_wr_bk=128 bw_util=0.06034
n_activity=14225 dram_eff=0.4039
bk0: 204a 94019i bk1: 212a 94109i bk2: 240a 93330i bk3: 208a 93976i bk4: 176a 93536i bk5: 157a 93163i bk6: 192a 92802i bk7: 172a 92837i bk8: 152a 94321i bk9: 172a 94069i bk10: 168a 93911i bk11: 144a 93913i bk12: 100a 94264i bk13: 140a 93576i bk14: 176a 93791i bk15: 132a 94185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902646
Row_Buffer_Locality_read = 0.923133
Row_Buffer_Locality_write = 0.277778
Bank_Level_Parallism = 2.451311
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 2.050225
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.060337 
total_CMD = 95232 
util_bw = 5746 
Wasted_Col = 3650 
Wasted_Row = 1708 
Idle = 84128 

BW Util Bottlenecks: 
RCDc_limit = 1861 
RCDWRc_limit = 288 
WTRc_limit = 284 
RTWc_limit = 853 
CCDLc_limit = 1510 
rwq = 0 
CCDLc_limit_alone = 1334 
WTRc_limit_alone = 268 
RTWc_limit_alone = 693 

Commands details: 
total_CMD = 95232 
n_nop = 91823 
Read = 2745 
Write = 0 
L2_Alloc = 0 
L2_WB = 128 
n_act = 285 
n_pre = 269 
n_ref = 0 
n_req = 2835 
total_req = 2873 

Dual Bus Interface Util: 
issued_total_row = 554 
issued_total_col = 2873 
Row_Bus_Util =  0.005817 
CoL_Bus_Util = 0.030168 
Either_Row_CoL_Bus_Util = 0.035797 
Issued_on_Two_Bus_Simul_Util = 0.000189 
issued_two_Eff = 0.005280 
queue_avg = 1.141077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.14108

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14828, Miss = 1323, Miss_rate = 0.089, Pending_hits = 30, Reservation_fails = 343
L2_cache_bank[1]: Access = 14267, Miss = 1572, Miss_rate = 0.110, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[2]: Access = 13812, Miss = 1416, Miss_rate = 0.103, Pending_hits = 12, Reservation_fails = 98
L2_cache_bank[3]: Access = 13824, Miss = 1541, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 13442, Miss = 1411, Miss_rate = 0.105, Pending_hits = 24, Reservation_fails = 199
L2_cache_bank[5]: Access = 13879, Miss = 1532, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 12984, Miss = 1468, Miss_rate = 0.113, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 13385, Miss = 1570, Miss_rate = 0.117, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 13769, Miss = 1448, Miss_rate = 0.105, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 13369, Miss = 1470, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 13407, Miss = 1496, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 13235, Miss = 1431, Miss_rate = 0.108, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 164201
L2_total_cache_misses = 17678
L2_total_cache_miss_rate = 0.1077
L2_total_cache_pending_hits = 76
L2_total_cache_reservation_fails = 640
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 114007
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4077
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12428
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32142
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 303
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 844
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 524
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 130516
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 524
L2_cache_data_port_util = 0.169
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=164201
icnt_total_pkts_simt_to_mem=66029
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.0689
	minimum = 5
	maximum = 174
Network latency average = 22.5714
	minimum = 5
	maximum = 157
Slowest packet = 70162
Flit latency average = 22.5714
	minimum = 5
	maximum = 157
Slowest flit = 84984
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.233026
	minimum = 0.0945776 (at node 13)
	maximum = 0.40118 (at node 16)
Accepted packet rate average = 0.233026
	minimum = 0.14183 (at node 15)
	maximum = 0.361048 (at node 0)
Injected flit rate average = 0.233026
	minimum = 0.0945776 (at node 13)
	maximum = 0.40118 (at node 16)
Accepted flit rate average= 0.233026
	minimum = 0.14183 (at node 15)
	maximum = 0.361048 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.8189 (9 samples)
	minimum = 5 (9 samples)
	maximum = 68.8889 (9 samples)
Network latency average = 10.7632 (9 samples)
	minimum = 5 (9 samples)
	maximum = 67 (9 samples)
Flit latency average = 10.7632 (9 samples)
	minimum = 5 (9 samples)
	maximum = 67 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0752754 (9 samples)
	minimum = 0.0327916 (9 samples)
	maximum = 0.183386 (9 samples)
Accepted packet rate average = 0.0752754 (9 samples)
	minimum = 0.0446921 (9 samples)
	maximum = 0.156057 (9 samples)
Injected flit rate average = 0.0752754 (9 samples)
	minimum = 0.0327916 (9 samples)
	maximum = 0.183386 (9 samples)
Accepted flit rate average = 0.0752754 (9 samples)
	minimum = 0.0446921 (9 samples)
	maximum = 0.156057 (9 samples)
Injected packet size average = 1 (9 samples)
Accepted packet size average = 1 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 18 sec (18 sec)
gpgpu_simulation_rate = 612428 (inst/sec)
gpgpu_simulation_rate = 4008 (cycle/sec)
gpgpu_silicon_slowdown = 174650x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd70..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe310efd6c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f2c8e9af9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 4109
gpu_sim_insn = 1211812
gpu_ipc =     294.9165
gpu_tot_sim_cycle = 76260
gpu_tot_sim_insn = 12235519
gpu_tot_ipc =     160.4448
gpu_tot_issued_cta = 1280
gpu_occupancy = 73.6042% 
gpu_tot_occupancy = 43.7697% 
max_total_param_size = 0
gpu_stall_dramfull = 21
gpu_stall_icnt2sh    = 3303
partiton_level_parallism =       2.1008
partiton_level_parallism_total  =       0.9790
partiton_level_parallism_util =       2.8621
partiton_level_parallism_util_total  =       2.0493
L2_BW  =      55.4303 GB/Sec
L2_BW_total  =      51.2177 GB/Sec
gpu_total_sim_rate=643974

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 366951
	L1I_total_cache_misses = 1221
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3901
L1D_cache:
	L1D_cache_core[0]: Access = 9346, Miss = 5478, Miss_rate = 0.586, Pending_hits = 1074, Reservation_fails = 1070
	L1D_cache_core[1]: Access = 8991, Miss = 5272, Miss_rate = 0.586, Pending_hits = 1012, Reservation_fails = 697
	L1D_cache_core[2]: Access = 8427, Miss = 4748, Miss_rate = 0.563, Pending_hits = 978, Reservation_fails = 723
	L1D_cache_core[3]: Access = 8281, Miss = 4680, Miss_rate = 0.565, Pending_hits = 1033, Reservation_fails = 701
	L1D_cache_core[4]: Access = 8316, Miss = 4660, Miss_rate = 0.560, Pending_hits = 976, Reservation_fails = 553
	L1D_cache_core[5]: Access = 8153, Miss = 4479, Miss_rate = 0.549, Pending_hits = 989, Reservation_fails = 497
	L1D_cache_core[6]: Access = 8787, Miss = 5084, Miss_rate = 0.579, Pending_hits = 1012, Reservation_fails = 924
	L1D_cache_core[7]: Access = 8317, Miss = 4805, Miss_rate = 0.578, Pending_hits = 1079, Reservation_fails = 653
	L1D_cache_core[8]: Access = 8804, Miss = 4821, Miss_rate = 0.548, Pending_hits = 964, Reservation_fails = 510
	L1D_cache_core[9]: Access = 8929, Miss = 5255, Miss_rate = 0.589, Pending_hits = 956, Reservation_fails = 706
	L1D_cache_core[10]: Access = 8431, Miss = 4693, Miss_rate = 0.557, Pending_hits = 1018, Reservation_fails = 423
	L1D_cache_core[11]: Access = 8443, Miss = 4729, Miss_rate = 0.560, Pending_hits = 936, Reservation_fails = 456
	L1D_cache_core[12]: Access = 8610, Miss = 4714, Miss_rate = 0.548, Pending_hits = 955, Reservation_fails = 796
	L1D_cache_core[13]: Access = 7806, Miss = 4243, Miss_rate = 0.544, Pending_hits = 976, Reservation_fails = 497
	L1D_cache_core[14]: Access = 8427, Miss = 4727, Miss_rate = 0.561, Pending_hits = 979, Reservation_fails = 688
	L1D_total_cache_accesses = 128068
	L1D_total_cache_misses = 72388
	L1D_total_cache_miss_rate = 0.5652
	L1D_total_cache_pending_hits = 14937
	L1D_total_cache_reservation_fails = 9894
	L1D_cache_data_port_util = 0.042
	L1D_cache_fill_port_util = 0.034
L1C_cache:
	L1C_total_cache_accesses = 122880
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0039
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3139
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38596
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14916
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33141
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5011
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 122400
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3139
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2147
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 39247
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4883
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 365730
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1221
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3901
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 86653
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 122880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 366951

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 5011
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3139
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4883
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3901
ctas_completed 1280, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1200, 744, 754, 952, 1157, 1086, 1075, 971, 545, 971, 961, 972, 680, 775, 878, 888, 958, 708, 1229, 1197, 1073, 1115, 1116, 1156, 1022, 854, 780, 1095, 1292, 1155, 812, 1199, 1096, 970, 878, 1034, 856, 761, 1701, 554, 1035, 1566, 1190, 867, 970, 866, 752, 969, 
gpgpu_n_tot_thrd_icount = 21969216
gpgpu_n_tot_w_icount = 686538
gpgpu_n_stall_shd_mem = 18433
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 33141
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3139
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3139
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 569
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14725
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:69759	W0_Idle:475436	W0_Scoreboard:723177	W1:206592	W2:56553	W3:14938	W4:6785	W5:5063	W6:3065	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
single_issue_nums: WS0:341027	WS1:345511	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 265128 {8:33141,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5302560 {40:132564,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1324 
max_icnt2mem_latency = 574 
maxmrqlatency = 914 
max_icnt2sh_latency = 176 
averagemflatency = 186 
avg_icnt2mem_latency = 29 
avg_mrq_latency = 27 
avg_icnt2sh_latency = 25 
mrq_lat_table:5155 	2258 	1199 	1324 	4043 	1300 	917 	650 	162 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	148116 	23830 	2020 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	35 	12 	64187 	2927 	4085 	3087 	270 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	65662 	41183 	25654 	21142 	18464 	1904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	148 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        48        32        40        32        64        36        28        32        28        44        28        36        44        20        28 
dram[1]:        36        48        44        60        32        44        28        48        52        48        52        60        48        44        44        21 
dram[2]:        36        40        48        36        60        60        28        20        20        40        40        40        24        36        36        24 
dram[3]:        36        44        44        68        40        56        40        40        52        40        28        32        32        68        28        28 
dram[4]:        60        40        52        44        32        36        25        24        44        44        28        68        56        40        24        24 
dram[5]:        40        48        52        32        48        36        44        44        44        64        40        24        28        40        28        24 
maximum service time to same row:
dram[0]:      7789      7841      8190      8031      9064      4875      6199      6302      6967      6982      8982      7646      7321      7421      7731      7115 
dram[1]:      7813      7679      7818      8242      5396      9943      6896      5562      7243      7194      7075      7575      7285      5201      7584      7334 
dram[2]:      7412      7830      6106      8687      8122      6072      3713      6266      7394      7049      4601      7672      7422      7310      7006      7107 
dram[3]:      7794      7960      7404      7819      7968      5877      7800      4174      7231      7262      7938      7022      7297      5192      6041      7522 
dram[4]:      7903      8018      8707      8317      8015      5944      5225      6959      7302      7007      7894      6885      6365      5915      7759      7728 
dram[5]:      4430      7735      4620      4094      8778      5439      4017      5844      6888      5170      7213      6047      6997      7043      4697      7473 
average row accesses per activate:
dram[0]: 13.647058 20.000000 10.000000 11.761905  9.062500  9.782609  9.631579  6.588235 11.692307 12.000000 15.111111  8.777778 14.800000 13.300000 10.083333 11.375000 
dram[1]: 10.941176 14.000000 12.095238 13.882353  6.444445  7.785714  5.388889  6.766667 13.818182 15.666667 16.000000 15.700000 13.636364 11.333333 12.363636  7.588235 
dram[2]: 10.055555 12.235294 13.562500 13.333333 10.888889  8.923077  7.321429  6.862069  8.900000 12.727273 11.153846 19.500000 12.333333 20.142857 10.111111  8.300000 
dram[3]: 12.000000 16.833334 11.529411 14.812500  8.363636  9.740741  6.741935  7.466667 16.000000 13.333333 10.312500 12.727273  9.529411 13.785714  7.695652 11.272727 
dram[4]: 16.714285 12.285714  9.083333 15.538462 11.071428  6.428571  8.344828  7.156250 21.142857 18.500000 13.777778 16.888889 14.181818 11.235294 10.000000 10.285714 
dram[5]: 12.176471 15.214286 11.363636 10.700000  8.761905  6.538462  7.814815  7.560000 19.000000 14.750000 15.727273 10.357142 10.000000 14.100000  8.571428  7.210526 
average row locality = 17065/1622 = 10.520962
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         2         0         2         4         4         9        16        20         0         0         0         4         0         0         1         3 
dram[1]:         1         3         7         2         8        16        19        17         0         2         0         2         1         0         4         3 
dram[2]:         3         4         2         1         6        10        16        16         2         0         2         0         0         0         2         4 
dram[3]:         2         2         4         3         7         9        16        18         0         0         1         0         3         1         4         0 
dram[4]:         2         4         0         2         6        12        24        20         0         0         0         0         0         1         3         3 
dram[5]:         1         2         6         5        10        11        17        15         0         2         2         0         0         0         2         4 
total dram writes = 442
min_bank_accesses = 0!
chip skew: 85/65 = 1.31
average mf latency per bank:
dram[0]:     100037    none       70227     54812     45824     33521     20337     19675    none      none      none      177512    none      none      124303     84229
dram[1]:     189621     57833     29757    105329     26628     16863     18202     20159    none      189492    none      302474    530123    none       37322     47394
dram[2]:      54557     46862     90697    211871     39382     29322     20674     20077    177272    none      267195    none      none      none       79252     40911
dram[3]:      78879     97817     42667     73008     30034     30759     21218     18664    none      none      526583    none      158023    486435     38412    none  
dram[4]:     102814     40166    none       85605     35861     20251     14157     15347    none      none      none      none      none      493310     54743     51467
dram[5]:     210966     99803     35468     35376     24165     21701     20571     22148    none      200886    309529    none      none      none       91257     38972
maximum mf latency per bank:
dram[0]:        376       523       404       574       689       659       684      1324       703       682       679       697       681       521       392       589
dram[1]:        343       457       400       449       671       689       665       748       688       684       695       699       614       527       344       384
dram[2]:        391       397       453       658       688       665       596       663       700       702       672       809       526       620       516       715
dram[3]:        393       458       512       981       682       687       626       795       703       703       679       677       578       616       396       353
dram[4]:        410       332       405       399       615       702       666       529       692       675       681       685       617       683       361       385
dram[5]:        433       415       483       421       689       693       700       589       692       673       745       691       614      1076       434       407
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100655 n_nop=97362 n_act=263 n_pre=247 n_ref_event=94501270756944 n_req=2772 n_rd=2704 n_rd_L2_A=0 n_write=0 n_wr_bk=98 bw_util=0.05568
n_activity=13230 dram_eff=0.4236
bk0: 230a 99510i bk1: 180a 99916i bk2: 148a 99832i bk3: 240a 99185i bk4: 140a 99416i bk5: 216a 98572i bk6: 172a 98722i bk7: 202a 97631i bk8: 152a 99685i bk9: 156a 99714i bk10: 136a 99864i bk11: 156a 99441i bk12: 148a 99868i bk13: 132a 100025i bk14: 120a 100080i bk15: 176a 99460i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908009
Row_Buffer_Locality_read = 0.922707
Row_Buffer_Locality_write = 0.323529
Bank_Level_Parallism = 2.213289
Bank_Level_Parallism_Col = 0.675775
Bank_Level_Parallism_Ready = 1.606383
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.055675 
total_CMD = 100655 
util_bw = 5604 
Wasted_Col = 3195 
Wasted_Row = 1472 
Idle = 90384 

BW Util Bottlenecks: 
RCDc_limit = 1684 
RCDWRc_limit = 212 
WTRc_limit = 187 
RTWc_limit = 786 
CCDLc_limit = 1396 
rwq = 0 
CCDLc_limit_alone = 1280 
WTRc_limit_alone = 185 
RTWc_limit_alone = 672 

Commands details: 
total_CMD = 100655 
n_nop = 97362 
Read = 2704 
Write = 0 
L2_Alloc = 0 
L2_WB = 98 
n_act = 263 
n_pre = 247 
n_ref = 94501270756944 
n_req = 2772 
total_req = 2802 

Dual Bus Interface Util: 
issued_total_row = 510 
issued_total_col = 2802 
Row_Bus_Util =  0.005067 
CoL_Bus_Util = 0.027838 
Either_Row_CoL_Bus_Util = 0.032716 
Issued_on_Two_Bus_Simul_Util = 0.000189 
issued_two_Eff = 0.005770 
queue_avg = 1.107416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.10742
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100655 n_nop=97224 n_act=290 n_pre=274 n_ref_event=0 n_req=2854 n_rd=2760 n_rd_L2_A=0 n_write=0 n_wr_bk=132 bw_util=0.05746
n_activity=14924 dram_eff=0.3876
bk0: 184a 99796i bk1: 204a 99445i bk2: 248a 99104i bk3: 232a 99377i bk4: 164a 98961i bk5: 204a 98491i bk6: 176a 98221i bk7: 184a 98246i bk8: 152a 99702i bk9: 140a 99718i bk10: 144a 99657i bk11: 156a 99821i bk12: 148a 99842i bk13: 168a 99741i bk14: 132a 99923i bk15: 124a 99787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900491
Row_Buffer_Locality_read = 0.922464
Row_Buffer_Locality_write = 0.255319
Bank_Level_Parallism = 2.098027
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.761512
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.057464 
total_CMD = 100655 
util_bw = 5784 
Wasted_Col = 3827 
Wasted_Row = 1761 
Idle = 89283 

BW Util Bottlenecks: 
RCDc_limit = 1850 
RCDWRc_limit = 311 
WTRc_limit = 279 
RTWc_limit = 936 
CCDLc_limit = 1638 
rwq = 0 
CCDLc_limit_alone = 1433 
WTRc_limit_alone = 263 
RTWc_limit_alone = 747 

Commands details: 
total_CMD = 100655 
n_nop = 97224 
Read = 2760 
Write = 0 
L2_Alloc = 0 
L2_WB = 132 
n_act = 290 
n_pre = 274 
n_ref = 0 
n_req = 2854 
total_req = 2892 

Dual Bus Interface Util: 
issued_total_row = 564 
issued_total_col = 2892 
Row_Bus_Util =  0.005603 
CoL_Bus_Util = 0.028732 
Either_Row_CoL_Bus_Util = 0.034087 
Issued_on_Two_Bus_Simul_Util = 0.000248 
issued_two_Eff = 0.007287 
queue_avg = 0.888977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.888977
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100655 n_nop=97260 n_act=275 n_pre=259 n_ref_event=0 n_req=2845 n_rd=2760 n_rd_L2_A=0 n_write=0 n_wr_bk=120 bw_util=0.05723
n_activity=13997 dram_eff=0.4115
bk0: 176a 99671i bk1: 204a 99578i bk2: 212a 99375i bk3: 236a 98983i bk4: 188a 99201i bk5: 220a 98549i bk6: 188a 98468i bk7: 180a 97976i bk8: 88a 99846i bk9: 140a 99731i bk10: 144a 99544i bk11: 156a 99524i bk12: 148a 99918i bk13: 140a 99929i bk14: 180a 99310i bk15: 160a 99171i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905448
Row_Buffer_Locality_read = 0.922826
Row_Buffer_Locality_write = 0.341176
Bank_Level_Parallism = 2.289628
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.820345
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.057225 
total_CMD = 100655 
util_bw = 5760 
Wasted_Col = 3516 
Wasted_Row = 1615 
Idle = 89764 

BW Util Bottlenecks: 
RCDc_limit = 1817 
RCDWRc_limit = 266 
WTRc_limit = 153 
RTWc_limit = 893 
CCDLc_limit = 1473 
rwq = 0 
CCDLc_limit_alone = 1326 
WTRc_limit_alone = 146 
RTWc_limit_alone = 753 

Commands details: 
total_CMD = 100655 
n_nop = 97260 
Read = 2760 
Write = 0 
L2_Alloc = 0 
L2_WB = 120 
n_act = 275 
n_pre = 259 
n_ref = 0 
n_req = 2845 
total_req = 2880 

Dual Bus Interface Util: 
issued_total_row = 534 
issued_total_col = 2880 
Row_Bus_Util =  0.005305 
CoL_Bus_Util = 0.028613 
Either_Row_CoL_Bus_Util = 0.033729 
Issued_on_Two_Bus_Simul_Util = 0.000189 
issued_two_Eff = 0.005596 
queue_avg = 1.079042 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.07904
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100655 n_nop=97192 n_act=284 n_pre=268 n_ref_event=0 n_req=2896 n_rd=2809 n_rd_L2_A=0 n_write=0 n_wr_bk=125 bw_util=0.0583
n_activity=14164 dram_eff=0.4143
bk0: 152a 99561i bk1: 200a 99595i bk2: 192a 99316i bk3: 232a 98713i bk4: 176a 98929i bk5: 249a 98302i bk6: 192a 98195i bk7: 204a 97772i bk8: 144a 99805i bk9: 120a 99789i bk10: 164a 99564i bk11: 140a 99686i bk12: 160a 99595i bk13: 192a 99878i bk14: 168a 99155i bk15: 124a 99990i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904006
Row_Buffer_Locality_read = 0.921680
Row_Buffer_Locality_write = 0.333333
Bank_Level_Parallism = 2.335863
Bank_Level_Parallism_Col = 2.380936
Bank_Level_Parallism_Ready = 1.842480
write_to_read_ratio_blp_rw_average = 0.169549
GrpLevelPara = 1.691030 

BW Util details:
bwutil = 0.058298 
total_CMD = 100655 
util_bw = 5868 
Wasted_Col = 3556 
Wasted_Row = 1676 
Idle = 89555 

BW Util Bottlenecks: 
RCDc_limit = 1811 
RCDWRc_limit = 249 
WTRc_limit = 158 
RTWc_limit = 1014 
CCDLc_limit = 1508 
rwq = 0 
CCDLc_limit_alone = 1334 
WTRc_limit_alone = 151 
RTWc_limit_alone = 847 

Commands details: 
total_CMD = 100655 
n_nop = 97192 
Read = 2809 
Write = 0 
L2_Alloc = 0 
L2_WB = 125 
n_act = 284 
n_pre = 268 
n_ref = 0 
n_req = 2896 
total_req = 2934 

Dual Bus Interface Util: 
issued_total_row = 552 
issued_total_col = 2934 
Row_Bus_Util =  0.005484 
CoL_Bus_Util = 0.029149 
Either_Row_CoL_Bus_Util = 0.034405 
Issued_on_Two_Bus_Simul_Util = 0.000229 
issued_two_Eff = 0.006642 
queue_avg = 1.087805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.0878
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100655 n_nop=97260 n_act=268 n_pre=252 n_ref_event=4565658604079112714 n_req=2855 n_rd=2769 n_rd_L2_A=0 n_write=0 n_wr_bk=126 bw_util=0.05752
n_activity=14299 dram_eff=0.4049
bk0: 232a 99715i bk1: 168a 99745i bk2: 213a 99367i bk3: 200a 99499i bk4: 148a 99404i bk5: 168a 98951i bk6: 220a 98505i bk7: 208a 98122i bk8: 148a 99994i bk9: 148a 99924i bk10: 124a 99850i bk11: 152a 99876i bk12: 156a 100002i bk13: 188a 98772i bk14: 156a 99812i bk15: 140a 99848i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909282
Row_Buffer_Locality_read = 0.924160
Row_Buffer_Locality_write = 0.430233
Bank_Level_Parallism = 2.011893
Bank_Level_Parallism_Col = 2.029668
Bank_Level_Parallism_Ready = 1.585425
write_to_read_ratio_blp_rw_average = 0.160630
GrpLevelPara = 1.607406 

BW Util details:
bwutil = 0.057523 
total_CMD = 100655 
util_bw = 5790 
Wasted_Col = 3556 
Wasted_Row = 1728 
Idle = 89581 

BW Util Bottlenecks: 
RCDc_limit = 1698 
RCDWRc_limit = 266 
WTRc_limit = 242 
RTWc_limit = 816 
CCDLc_limit = 1568 
rwq = 0 
CCDLc_limit_alone = 1404 
WTRc_limit_alone = 233 
RTWc_limit_alone = 661 

Commands details: 
total_CMD = 100655 
n_nop = 97260 
Read = 2769 
Write = 0 
L2_Alloc = 0 
L2_WB = 126 
n_act = 268 
n_pre = 252 
n_ref = 4565658604079112714 
n_req = 2855 
total_req = 2895 

Dual Bus Interface Util: 
issued_total_row = 520 
issued_total_col = 2895 
Row_Bus_Util =  0.005166 
CoL_Bus_Util = 0.028762 
Either_Row_CoL_Bus_Util = 0.033729 
Issued_on_Two_Bus_Simul_Util = 0.000199 
issued_two_Eff = 0.005891 
queue_avg = 0.701336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.701336
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100655 n_nop=97236 n_act=286 n_pre=270 n_ref_event=0 n_req=2843 n_rd=2753 n_rd_L2_A=0 n_write=0 n_wr_bk=128 bw_util=0.05725
n_activity=14298 dram_eff=0.403
bk0: 204a 99442i bk1: 212a 99532i bk2: 240a 98753i bk3: 208a 99399i bk4: 176a 98959i bk5: 157a 98586i bk6: 192a 98226i bk7: 172a 98261i bk8: 152a 99745i bk9: 176a 99462i bk10: 172a 99327i bk11: 144a 99335i bk12: 100a 99686i bk13: 140a 98998i bk14: 176a 99214i bk15: 132a 99608i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902568
Row_Buffer_Locality_read = 0.922993
Row_Buffer_Locality_write = 0.277778
Bank_Level_Parallism = 2.445418
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 2.047323
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.057245 
total_CMD = 100655 
util_bw = 5762 
Wasted_Col = 3668 
Wasted_Row = 1720 
Idle = 89505 

BW Util Bottlenecks: 
RCDc_limit = 1873 
RCDWRc_limit = 288 
WTRc_limit = 284 
RTWc_limit = 853 
CCDLc_limit = 1516 
rwq = 0 
CCDLc_limit_alone = 1340 
WTRc_limit_alone = 268 
RTWc_limit_alone = 693 

Commands details: 
total_CMD = 100655 
n_nop = 97236 
Read = 2753 
Write = 0 
L2_Alloc = 0 
L2_WB = 128 
n_act = 286 
n_pre = 270 
n_ref = 0 
n_req = 2843 
total_req = 2881 

Dual Bus Interface Util: 
issued_total_row = 556 
issued_total_col = 2881 
Row_Bus_Util =  0.005524 
CoL_Bus_Util = 0.028623 
Either_Row_CoL_Bus_Util = 0.033968 
Issued_on_Two_Bus_Simul_Util = 0.000179 
issued_two_Eff = 0.005265 
queue_avg = 1.080413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08041

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17542, Miss = 3393, Miss_rate = 0.193, Pending_hits = 30, Reservation_fails = 343
L2_cache_bank[1]: Access = 14942, Miss = 1631, Miss_rate = 0.109, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[2]: Access = 14495, Miss = 1472, Miss_rate = 0.102, Pending_hits = 12, Reservation_fails = 98
L2_cache_bank[3]: Access = 14500, Miss = 1600, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 14125, Miss = 1463, Miss_rate = 0.104, Pending_hits = 24, Reservation_fails = 199
L2_cache_bank[5]: Access = 14555, Miss = 1608, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 13668, Miss = 1515, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 14060, Miss = 1633, Miss_rate = 0.116, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 14445, Miss = 1504, Miss_rate = 0.104, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 14044, Miss = 1533, Miss_rate = 0.109, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 14082, Miss = 1552, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 13911, Miss = 1487, Miss_rate = 0.107, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 174369
L2_total_cache_misses = 20391
L2_total_cache_miss_rate = 0.1169
L2_total_cache_pending_hits = 76
L2_total_cache_reservation_fails = 640
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 116031
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4077
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12452
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37573
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 470
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3366
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 524
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 132564
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 524
L2_cache_data_port_util = 0.168
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=174369
icnt_total_pkts_simt_to_mem=74661
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 78.2403
	minimum = 5
	maximum = 434
Network latency average = 73.7681
	minimum = 5
	maximum = 402
Slowest packet = 232932
Flit latency average = 73.7681
	minimum = 5
	maximum = 402
Slowest flit = 234242
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.169456
	minimum = 0.113896 (at node 4)
	maximum = 0.660501 (at node 15)
Accepted packet rate average = 0.169456
	minimum = 0.133609 (at node 16)
	maximum = 0.628377 (at node 15)
Injected flit rate average = 0.169456
	minimum = 0.113896 (at node 4)
	maximum = 0.660501 (at node 15)
Accepted flit rate average= 0.169456
	minimum = 0.133609 (at node 16)
	maximum = 0.628377 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.5611 (10 samples)
	minimum = 5 (10 samples)
	maximum = 105.4 (10 samples)
Network latency average = 17.0637 (10 samples)
	minimum = 5 (10 samples)
	maximum = 100.5 (10 samples)
Flit latency average = 17.0637 (10 samples)
	minimum = 5 (10 samples)
	maximum = 100.5 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0846935 (10 samples)
	minimum = 0.0409021 (10 samples)
	maximum = 0.231097 (10 samples)
Accepted packet rate average = 0.0846935 (10 samples)
	minimum = 0.0535838 (10 samples)
	maximum = 0.203289 (10 samples)
Injected flit rate average = 0.0846935 (10 samples)
	minimum = 0.0409021 (10 samples)
	maximum = 0.231097 (10 samples)
Accepted flit rate average = 0.0846935 (10 samples)
	minimum = 0.0535838 (10 samples)
	maximum = 0.203289 (10 samples)
Injected packet size average = 1 (10 samples)
Accepted packet size average = 1 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 643974 (inst/sec)
gpgpu_simulation_rate = 4013 (cycle/sec)
gpgpu_silicon_slowdown = 174433x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd30..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe310efde0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f2c8e9adc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 113764
gpu_sim_insn = 2569542
gpu_ipc =      22.5866
gpu_tot_sim_cycle = 190024
gpu_tot_sim_insn = 14805061
gpu_tot_ipc =      77.9115
gpu_tot_issued_cta = 1408
gpu_occupancy = 82.1685% 
gpu_tot_occupancy = 67.8208% 
max_total_param_size = 0
gpu_stall_dramfull = 227923
gpu_stall_icnt2sh    = 379866
partiton_level_parallism =       2.2323
partiton_level_parallism_total  =       1.7293
partiton_level_parallism_util =       2.5253
partiton_level_parallism_util_total  =       2.3987
L2_BW  =     142.3835 GB/Sec
L2_BW_total  =     105.7970 GB/Sec
gpu_total_sim_rate=336478

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 616162
	L1I_total_cache_misses = 1221
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3901
L1D_cache:
	L1D_cache_core[0]: Access = 31093, Miss = 23865, Miss_rate = 0.768, Pending_hits = 3154, Reservation_fails = 74773
	L1D_cache_core[1]: Access = 27512, Miss = 20752, Miss_rate = 0.754, Pending_hits = 2844, Reservation_fails = 56298
	L1D_cache_core[2]: Access = 28560, Miss = 21732, Miss_rate = 0.761, Pending_hits = 2951, Reservation_fails = 69049
	L1D_cache_core[3]: Access = 26179, Miss = 19662, Miss_rate = 0.751, Pending_hits = 2759, Reservation_fails = 58372
	L1D_cache_core[4]: Access = 29947, Miss = 22994, Miss_rate = 0.768, Pending_hits = 3055, Reservation_fails = 75089
	L1D_cache_core[5]: Access = 29800, Miss = 22830, Miss_rate = 0.766, Pending_hits = 3044, Reservation_fails = 74687
	L1D_cache_core[6]: Access = 27861, Miss = 21096, Miss_rate = 0.757, Pending_hits = 2753, Reservation_fails = 61963
	L1D_cache_core[7]: Access = 29064, Miss = 22310, Miss_rate = 0.768, Pending_hits = 3098, Reservation_fails = 70775
	L1D_cache_core[8]: Access = 30614, Miss = 23204, Miss_rate = 0.758, Pending_hits = 3063, Reservation_fails = 74489
	L1D_cache_core[9]: Access = 28045, Miss = 21272, Miss_rate = 0.758, Pending_hits = 2738, Reservation_fails = 61996
	L1D_cache_core[10]: Access = 29758, Miss = 22715, Miss_rate = 0.763, Pending_hits = 3070, Reservation_fails = 70955
	L1D_cache_core[11]: Access = 29144, Miss = 22114, Miss_rate = 0.759, Pending_hits = 2991, Reservation_fails = 66664
	L1D_cache_core[12]: Access = 27068, Miss = 20179, Miss_rate = 0.745, Pending_hits = 2730, Reservation_fails = 58377
	L1D_cache_core[13]: Access = 27435, Miss = 20701, Miss_rate = 0.755, Pending_hits = 2771, Reservation_fails = 64784
	L1D_cache_core[14]: Access = 26821, Miss = 20041, Miss_rate = 0.747, Pending_hits = 2771, Reservation_fails = 61228
	L1D_total_cache_accesses = 428901
	L1D_total_cache_misses = 325467
	L1D_total_cache_miss_rate = 0.7588
	L1D_total_cache_pending_hits = 43792
	L1D_total_cache_reservation_fails = 999499
	L1D_cache_data_port_util = 0.023
	L1D_cache_fill_port_util = 0.072
L1C_cache:
	L1C_total_cache_accesses = 137216
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0035
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3139
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56766
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 189517
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 994526
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 136736
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3139
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2876
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 163
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 135950
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4973
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 614941
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1221
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3901
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 289912
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 137216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138989
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 616162

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 850527
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 48
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 143951
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3139
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4973
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3901
ctas_completed 1408, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2085, 1586, 1417, 1690, 1968, 1728, 1657, 1551, 1073, 1530, 1741, 1635, 1249, 1480, 1492, 1638, 1675, 1434, 1872, 1924, 1957, 1863, 1769, 1959, 1665, 1560, 1507, 1801, 2010, 1850, 1444, 1936, 1750, 1676, 1606, 1563, 1521, 1457, 2312, 1430, 1773, 2293, 1928, 1647, 1759, 1645, 1458, 1560, 
gpgpu_n_tot_thrd_icount = 37248480
gpgpu_n_tot_w_icount = 1164015
gpgpu_n_stall_shd_mem = 1026360
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 189517
gpgpu_n_mem_write_global = 138989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3139
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3139
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 845765
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 177456
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1735533	W0_Idle:559038	W0_Scoreboard:1772872	W1:315912	W2:140200	W3:89613	W4:69063	W5:51894	W6:30308	W7:19290	W8:9838	W9:4523	W10:2071	W11:909	W12:241	W13:0	W14:10	W15:63	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
single_issue_nums: WS0:580005	WS1:584010	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1516136 {8:189517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5561224 {40:138969,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30322720 {40:758068,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1112328 {8:139041,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1887 
max_icnt2mem_latency = 1346 
maxmrqlatency = 914 
max_icnt2sh_latency = 290 
averagemflatency = 376 
avg_icnt2mem_latency = 58 
avg_mrq_latency = 29 
avg_icnt2sh_latency = 92 
mrq_lat_table:39321 	12650 	9421 	9291 	46517 	15429 	8473 	5185 	1924 	136 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	289908 	399123 	204311 	3797 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	35 	12 	145322 	38419 	70127 	63622 	10931 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	83469 	64438 	52572 	64191 	382090 	250067 	312 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	168 	202 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        83        68        78       113       108        80        64        56       120        76       116        92       112       108        80        77 
dram[1]:       112        96        90        76       104        64        80        88       120       120       104       152        80        80        71        87 
dram[2]:        76        63        96        81        68        68        76        56       120       124       108       116       112        92        77       109 
dram[3]:        96        64        78       116        68        96        56        80       124       108       104       108        64        68        94        77 
dram[4]:        60        76        63        79        68        92        60        76       124       112       108        84       124        96       108        70 
dram[5]:        81        77        90       109        56        64        84        72       120       124       100       124       116        88        76        80 
maximum service time to same row:
dram[0]:      7789      7841      8190      8031      9064      4875      6199      7155      8441      7495      8982     12188      7321      7453      7731      8195 
dram[1]:      7813      8744      7818      8242      5396      9943      6896      5562      7243      8652     10844     19074     10872     10860      9928      7334 
dram[2]:      7412      9106      7652      8687      8122      6072      3998      9162      7394      9706     13547      9798      7431      8132     10276      7107 
dram[3]:      7794      7960      7404      8692      8463      5877     13084      4174      8388      7262      8390     13311      8562      8196      8116      7522 
dram[4]:      7903      8018      8707      8317      8015      8121      5225      6959      7331      9991     19124     10164      6365      5915      7759     10994 
dram[5]:      5397      7735      7721      7271      8778      5439      4642      5871     13303      6428     13568     11116     18275      7756      8623      8152 
average row accesses per activate:
dram[0]:  6.988506  7.292887  7.488585  7.123506  6.584615  6.561798  6.078231  5.814371 10.247863  8.118750 10.393701  9.171429  8.900662  9.636364  6.984848  7.020513 
dram[1]:  6.826241  7.382609  8.182266  7.400000  5.817073  6.396946  5.654362  5.849180  8.384181  9.625000  9.766129  9.013889  8.666667  7.730570  6.958333  6.733010 
dram[2]:  6.851211  6.452297  7.293023  6.964427  6.802158  6.613240  5.469136  6.224299  8.091503  9.448276  9.205480  9.876812  7.776042  8.786127  6.646226  6.621495 
dram[3]:  6.431654  6.923875  7.852941  8.126829  6.542169  6.820144  5.689243  5.506757  8.058479  8.850000  9.017858 11.533898  7.668478  8.050000  7.172222  7.161458 
dram[4]:  6.950382  6.522968  7.241379  7.355330  7.132743  6.419708  5.838384  5.794677  8.695122  9.755396 10.818966 10.927835  7.994924  8.639751  7.086538  7.411347 
dram[5]:  6.747127  6.802198  8.095238  7.334821  6.258427  6.622138  5.834983  5.631068  8.696202  9.255173 10.087719  9.426471  8.208589  7.428571  7.414508  6.256757 
average row locality = 148347/20467 = 7.248106
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       123       125       120       140       163       156       262       263        64        83        32        43        51        50       114       133 
dram[1]:       123       115       117       124       135       154       236       272        84        66        41        45        55        49       111       129 
dram[2]:       125       124       127       133       174       166       245       256        95        71        39        51        70        62       118       121 
dram[3]:       117       128       113       116       149       154       237       266        96        75        34        39        59        72       114       112 
dram[4]:       132       126       126       117       162       172       261       246        85        62        45        24        61        56       132       103 
dram[5]:       140       132       115       128       169       165       251       259        62        70        34        34        53        67       120       126 
total dram writes = 11471
bank skew: 272/24 = 11.33
chip skew: 1977/1856 = 1.07
average mf latency per bank:
dram[0]:      20868     24840     19808     21590     14497     19611      9188     12355     65767     44920    178576    166380    107587    131344     19006     19486
dram[1]:      19613     23260     19158     22882     17023     18104      9849      9693     36037     49137    131042    146364     97427    120967     16993     18534
dram[2]:      23599     21856     22489     19852     17299     15893     11815     10774     36863     48963    175676    123749     95760     95959     21286     18817
dram[3]:      20540     23136     19993     24048     14973     17931      9286      9572     30570     48359    151498    177807     88644     84690     17220     21318
dram[4]:      20842     16553     21661     16601     16063     12081     10640      8090     41618     41110    148358    189092     98660     73090     17347     14596
dram[5]:      20291     21412     23357     21774     15625     16990     10824     10119     57337     51869    182362    199057    114804     92452     20215     19540
maximum mf latency per bank:
dram[0]:       1236      1273      1139      1254      1316      1405      1186      1435      1333      1509      1186      1441      1181      1314      1223      1313
dram[1]:       1201      1315      1356      1298      1172      1206      1437      1443      1159      1361      1167      1279      1159      1093      1136      1275
dram[2]:       1415      1293      1415      1353      1414      1487      1513      1676      1462      1338      1256      1887      1304      1279      1456      1663
dram[3]:       1422      1309      1421      1633      1422      1433      1391      1259      1385      1426      1188      1449      1292      1114      1333      1110
dram[4]:       1359      1299      1194      1158      1487      1261      1398      1321      1320      1191      1477      1115      1217      1020      1358      1146
dram[5]:       1215      1307      1210      1267      1205      1248      1204      1377      1297      1344      1198      1354      1155      1142      1182      1624
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250823 n_nop=218759 n_act=3364 n_pre=3348 n_ref_event=94501270756944 n_req=24764 n_rd=23034 n_rd_L2_A=0 n_write=0 n_wr_bk=2676 bw_util=0.205
n_activity=112211 dram_eff=0.4582
bk0: 1688a 232781i bk1: 1617a 234669i bk2: 1517a 234044i bk3: 1633a 232121i bk4: 1559a 232203i bk5: 1604a 229925i bk6: 1580a 229568i bk7: 1719a 225780i bk8: 1164a 240975i bk9: 1252a 239767i bk10: 1304a 241142i bk11: 1260a 240997i bk12: 1296a 239562i bk13: 1340a 240967i bk14: 1257a 236582i bk15: 1244a 236622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864481
Row_Buffer_Locality_read = 0.898975
Row_Buffer_Locality_write = 0.405202
Bank_Level_Parallism = 2.791671
Bank_Level_Parallism_Col = 0.675775
Bank_Level_Parallism_Ready = 1.608235
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.205005 
total_CMD = 250823 
util_bw = 51420 
Wasted_Col = 33363 
Wasted_Row = 12269 
Idle = 153771 

BW Util Bottlenecks: 
RCDc_limit = 17136 
RCDWRc_limit = 3805 
WTRc_limit = 5524 
RTWc_limit = 18817 
CCDLc_limit = 15328 
rwq = 0 
CCDLc_limit_alone = 12202 
WTRc_limit_alone = 5210 
RTWc_limit_alone = 16005 

Commands details: 
total_CMD = 250823 
n_nop = 218759 
Read = 23034 
Write = 0 
L2_Alloc = 0 
L2_WB = 2676 
n_act = 3364 
n_pre = 3348 
n_ref = 94501270756944 
n_req = 24764 
total_req = 25710 

Dual Bus Interface Util: 
issued_total_row = 6712 
issued_total_col = 25710 
Row_Bus_Util =  0.026760 
CoL_Bus_Util = 0.102503 
Either_Row_CoL_Bus_Util = 0.127835 
Issued_on_Two_Bus_Simul_Util = 0.001427 
issued_two_Eff = 0.011165 
queue_avg = 3.628997 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.629
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250823 n_nop=218538 n_act=3461 n_pre=3445 n_ref_event=0 n_req=24813 n_rd=23093 n_rd_L2_A=0 n_write=0 n_wr_bk=2654 bw_util=0.2053
n_activity=114018 dram_eff=0.4516
bk0: 1774a 231082i bk1: 1558a 232579i bk2: 1545a 234133i bk3: 1728a 233388i bk4: 1756a 229833i bk5: 1525a 230868i bk6: 1473a 227031i bk7: 1568a 226503i bk8: 1432a 237819i bk9: 1120a 241564i bk10: 1188a 241204i bk11: 1272a 241320i bk12: 1385a 238831i bk13: 1449a 239588i bk14: 1064a 236786i bk15: 1256a 234725i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860758
Row_Buffer_Locality_read = 0.894254
Row_Buffer_Locality_write = 0.411047
Bank_Level_Parallism = 2.840612
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.659904
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.205300 
total_CMD = 250823 
util_bw = 51494 
Wasted_Col = 34139 
Wasted_Row = 13330 
Idle = 151860 

BW Util Bottlenecks: 
RCDc_limit = 17959 
RCDWRc_limit = 3743 
WTRc_limit = 6143 
RTWc_limit = 19066 
CCDLc_limit = 15525 
rwq = 0 
CCDLc_limit_alone = 12190 
WTRc_limit_alone = 5842 
RTWc_limit_alone = 16032 

Commands details: 
total_CMD = 250823 
n_nop = 218538 
Read = 23093 
Write = 0 
L2_Alloc = 0 
L2_WB = 2654 
n_act = 3461 
n_pre = 3445 
n_ref = 0 
n_req = 24813 
total_req = 25747 

Dual Bus Interface Util: 
issued_total_row = 6906 
issued_total_col = 25747 
Row_Bus_Util =  0.027533 
CoL_Bus_Util = 0.102650 
Either_Row_CoL_Bus_Util = 0.128716 
Issued_on_Two_Bus_Simul_Util = 0.001467 
issued_two_Eff = 0.011398 
queue_avg = 3.709943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.70994
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250823 n_nop=217148 n_act=3629 n_pre=3613 n_ref_event=0 n_req=25849 n_rd=24043 n_rd_L2_A=0 n_write=0 n_wr_bk=2787 bw_util=0.2139
n_activity=113770 dram_eff=0.4717
bk0: 1833a 232174i bk1: 1679a 230520i bk2: 1446a 233767i bk3: 1621a 230675i bk4: 1732a 228822i bk5: 1732a 229199i bk6: 1572a 226633i bk7: 1777a 225654i bk8: 1188a 238870i bk9: 1332a 239048i bk10: 1324a 239890i bk11: 1336a 239784i bk12: 1433a 237945i bk13: 1464a 237794i bk14: 1288a 234144i bk15: 1286a 233993i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859840
Row_Buffer_Locality_read = 0.894065
Row_Buffer_Locality_write = 0.404208
Bank_Level_Parallism = 3.016070
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.688153
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.213936 
total_CMD = 250823 
util_bw = 53660 
Wasted_Col = 33981 
Wasted_Row = 11961 
Idle = 151221 

BW Util Bottlenecks: 
RCDc_limit = 17975 
RCDWRc_limit = 3871 
WTRc_limit = 6582 
RTWc_limit = 20790 
CCDLc_limit = 15687 
rwq = 0 
CCDLc_limit_alone = 12477 
WTRc_limit_alone = 6291 
RTWc_limit_alone = 17871 

Commands details: 
total_CMD = 250823 
n_nop = 217148 
Read = 24043 
Write = 0 
L2_Alloc = 0 
L2_WB = 2787 
n_act = 3629 
n_pre = 3613 
n_ref = 0 
n_req = 25849 
total_req = 26830 

Dual Bus Interface Util: 
issued_total_row = 7242 
issued_total_col = 26830 
Row_Bus_Util =  0.028873 
CoL_Bus_Util = 0.106968 
Either_Row_CoL_Bus_Util = 0.134258 
Issued_on_Two_Bus_Simul_Util = 0.001583 
issued_two_Eff = 0.011789 
queue_avg = 4.083669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.08367
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250823 n_nop=219303 n_act=3339 n_pre=3323 n_ref_event=0 n_req=24225 n_rd=22557 n_rd_L2_A=0 n_write=0 n_wr_bk=2620 bw_util=0.2008
n_activity=110637 dram_eff=0.4551
bk0: 1661a 232736i bk1: 1864a 230192i bk2: 1229a 236365i bk3: 1550a 234297i bk4: 1480a 232088i bk5: 1731a 230719i bk6: 1249a 230418i bk7: 1412a 227990i bk8: 1324a 239706i bk9: 1376a 239557i bk10: 992a 242691i bk11: 1340a 240616i bk12: 1364a 239074i bk13: 1544a 237490i bk14: 1181a 236858i bk15: 1260a 236070i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862415
Row_Buffer_Locality_read = 0.896883
Row_Buffer_Locality_write = 0.396283
Bank_Level_Parallism = 2.831710
Bank_Level_Parallism_Col = 2.670913
Bank_Level_Parallism_Ready = 1.650161
write_to_read_ratio_blp_rw_average = 0.288606
GrpLevelPara = 1.791409 

BW Util details:
bwutil = 0.200755 
total_CMD = 250823 
util_bw = 50354 
Wasted_Col = 33235 
Wasted_Row = 12175 
Idle = 155059 

BW Util Bottlenecks: 
RCDc_limit = 17236 
RCDWRc_limit = 3800 
WTRc_limit = 5564 
RTWc_limit = 18163 
CCDLc_limit = 14755 
rwq = 0 
CCDLc_limit_alone = 11738 
WTRc_limit_alone = 5275 
RTWc_limit_alone = 15435 

Commands details: 
total_CMD = 250823 
n_nop = 219303 
Read = 22557 
Write = 0 
L2_Alloc = 0 
L2_WB = 2620 
n_act = 3339 
n_pre = 3323 
n_ref = 0 
n_req = 24225 
total_req = 25177 

Dual Bus Interface Util: 
issued_total_row = 6662 
issued_total_col = 25177 
Row_Bus_Util =  0.026561 
CoL_Bus_Util = 0.100378 
Either_Row_CoL_Bus_Util = 0.125666 
Issued_on_Two_Bus_Simul_Util = 0.001272 
issued_two_Eff = 0.010121 
queue_avg = 3.561380 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.56138
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250823 n_nop=219704 n_act=3266 n_pre=3250 n_ref_event=4565658604079112714 n_req=24007 n_rd=22313 n_rd_L2_A=0 n_write=0 n_wr_bk=2639 bw_util=0.199
n_activity=109804 dram_eff=0.4545
bk0: 1680a 232486i bk1: 1705a 232325i bk2: 1541a 232206i bk3: 1341a 234895i bk4: 1461a 233582i bk5: 1593a 230882i bk6: 1521a 228408i bk7: 1337a 229988i bk8: 1380a 239481i bk9: 1320a 240321i bk10: 1232a 241382i bk11: 1048a 242990i bk12: 1520a 238658i bk13: 1340a 238701i bk14: 1342a 234576i bk15: 952a 238520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864331
Row_Buffer_Locality_read = 0.897952
Row_Buffer_Locality_write = 0.421488
Bank_Level_Parallism = 2.841377
Bank_Level_Parallism_Col = 2.683264
Bank_Level_Parallism_Ready = 1.647091
write_to_read_ratio_blp_rw_average = 0.293246
GrpLevelPara = 1.819159 

BW Util details:
bwutil = 0.198961 
total_CMD = 250823 
util_bw = 49904 
Wasted_Col = 32667 
Wasted_Row = 11974 
Idle = 156278 

BW Util Bottlenecks: 
RCDc_limit = 16838 
RCDWRc_limit = 3674 
WTRc_limit = 5830 
RTWc_limit = 18205 
CCDLc_limit = 14635 
rwq = 0 
CCDLc_limit_alone = 11693 
WTRc_limit_alone = 5550 
RTWc_limit_alone = 15543 

Commands details: 
total_CMD = 250823 
n_nop = 219704 
Read = 22313 
Write = 0 
L2_Alloc = 0 
L2_WB = 2639 
n_act = 3266 
n_pre = 3250 
n_ref = 4565658604079112714 
n_req = 24007 
total_req = 24952 

Dual Bus Interface Util: 
issued_total_row = 6516 
issued_total_col = 24952 
Row_Bus_Util =  0.025978 
CoL_Bus_Util = 0.099481 
Either_Row_CoL_Bus_Util = 0.124068 
Issued_on_Two_Bus_Simul_Util = 0.001391 
issued_two_Eff = 0.011215 
queue_avg = 3.488408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.48841
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250823 n_nop=218623 n_act=3452 n_pre=3436 n_ref_event=0 n_req=24689 n_rd=22977 n_rd_L2_A=0 n_write=0 n_wr_bk=2688 bw_util=0.2046
n_activity=113363 dram_eff=0.4528
bk0: 1621a 231827i bk1: 1725a 231709i bk2: 1574a 233974i bk3: 1518a 233601i bk4: 1504a 231584i bk5: 1577a 230649i bk6: 1565a 228364i bk7: 1522a 227113i bk8: 1340a 239296i bk9: 1304a 240406i bk10: 1132a 241703i bk11: 1264a 240771i bk12: 1297a 239486i bk13: 1452a 237256i bk14: 1316a 234253i bk15: 1266a 234728i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860545
Row_Buffer_Locality_read = 0.894286
Row_Buffer_Locality_write = 0.407710
Bank_Level_Parallism = 2.859989
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.664808
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.204646 
total_CMD = 250823 
util_bw = 51330 
Wasted_Col = 34169 
Wasted_Row = 13007 
Idle = 152317 

BW Util Bottlenecks: 
RCDc_limit = 18091 
RCDWRc_limit = 3704 
WTRc_limit = 6004 
RTWc_limit = 18375 
CCDLc_limit = 14843 
rwq = 0 
CCDLc_limit_alone = 11756 
WTRc_limit_alone = 5684 
RTWc_limit_alone = 15608 

Commands details: 
total_CMD = 250823 
n_nop = 218623 
Read = 22977 
Write = 0 
L2_Alloc = 0 
L2_WB = 2688 
n_act = 3452 
n_pre = 3436 
n_ref = 0 
n_req = 24689 
total_req = 25665 

Dual Bus Interface Util: 
issued_total_row = 6888 
issued_total_col = 25665 
Row_Bus_Util =  0.027462 
CoL_Bus_Util = 0.102323 
Either_Row_CoL_Bus_Util = 0.128377 
Issued_on_Two_Bus_Simul_Util = 0.001407 
issued_two_Eff = 0.010963 
queue_avg = 3.776205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.7762

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77296, Miss = 17777, Miss_rate = 0.230, Pending_hits = 49, Reservation_fails = 350
L2_cache_bank[1]: Access = 76107, Miss = 15843, Miss_rate = 0.208, Pending_hits = 28, Reservation_fails = 8
L2_cache_bank[2]: Access = 74629, Miss = 15802, Miss_rate = 0.212, Pending_hits = 36, Reservation_fails = 104
L2_cache_bank[3]: Access = 75695, Miss = 15854, Miss_rate = 0.209, Pending_hits = 37, Reservation_fails = 1
L2_cache_bank[4]: Access = 74855, Miss = 16559, Miss_rate = 0.221, Pending_hits = 55, Reservation_fails = 208
L2_cache_bank[5]: Access = 74554, Miss = 16876, Miss_rate = 0.226, Pending_hits = 30, Reservation_fails = 3
L2_cache_bank[6]: Access = 73226, Miss = 15022, Miss_rate = 0.205, Pending_hits = 21, Reservation_fails = 5
L2_cache_bank[7]: Access = 74135, Miss = 16841, Miss_rate = 0.227, Pending_hits = 25, Reservation_fails = 12
L2_cache_bank[8]: Access = 75166, Miss = 16557, Miss_rate = 0.220, Pending_hits = 14, Reservation_fails = 7
L2_cache_bank[9]: Access = 72809, Miss = 14778, Miss_rate = 0.203, Pending_hits = 18, Reservation_fails = 10
L2_cache_bank[10]: Access = 74673, Miss = 15598, Miss_rate = 0.209, Pending_hits = 26, Reservation_fails = 5
L2_cache_bank[11]: Access = 74354, Miss = 16091, Miss_rate = 0.216, Pending_hits = 19, Reservation_fails = 6
L2_total_cache_accesses = 897499
L2_total_cache_misses = 193598
L2_total_cache_miss_rate = 0.2157
L2_total_cache_pending_hits = 358
L2_total_cache_reservation_fails = 719
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 619869
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 208
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32952
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 80
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 105039
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 83376
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 84
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8006
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 47575
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 524
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 758068
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 139041
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 80
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 524
L2_cache_data_port_util = 0.311
L2_cache_fill_port_util = 0.061

icnt_total_pkts_mem_to_simt=897499
icnt_total_pkts_simt_to_mem=328663
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 85.6078
	minimum = 5
	maximum = 549
Network latency average = 77.7506
	minimum = 5
	maximum = 545
Slowest packet = 299657
Flit latency average = 77.7492
	minimum = 5
	maximum = 545
Slowest flit = 499181
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.318098
	minimum = 0.13216 (at node 3)
	maximum = 0.537912 (at node 18)
Accepted packet rate average = 0.318098
	minimum = 0.182017 (at node 24)
	maximum = 0.462484 (at node 4)
Injected flit rate average = 0.318115
	minimum = 0.13216 (at node 3)
	maximum = 0.537912 (at node 18)
Accepted flit rate average= 0.318115
	minimum = 0.18207 (at node 24)
	maximum = 0.462484 (at node 4)
Injected packet length average = 1.00005
Accepted packet length average = 1.00005
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.7471 (11 samples)
	minimum = 5 (11 samples)
	maximum = 145.727 (11 samples)
Network latency average = 22.5807 (11 samples)
	minimum = 5 (11 samples)
	maximum = 140.909 (11 samples)
Flit latency average = 22.5806 (11 samples)
	minimum = 5 (11 samples)
	maximum = 140.909 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.105912 (11 samples)
	minimum = 0.0491982 (11 samples)
	maximum = 0.258989 (11 samples)
Accepted packet rate average = 0.105912 (11 samples)
	minimum = 0.0652596 (11 samples)
	maximum = 0.226853 (11 samples)
Injected flit rate average = 0.105914 (11 samples)
	minimum = 0.0491982 (11 samples)
	maximum = 0.258989 (11 samples)
Accepted flit rate average = 0.105914 (11 samples)
	minimum = 0.0652644 (11 samples)
	maximum = 0.226853 (11 samples)
Injected packet size average = 1.00001 (11 samples)
Accepted packet size average = 1.00001 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 44 sec (44 sec)
gpgpu_simulation_rate = 336478 (inst/sec)
gpgpu_simulation_rate = 4318 (cycle/sec)
gpgpu_silicon_slowdown = 162112x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd70..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe310efd6c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f2c8e9af9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 4189
gpu_sim_insn = 1431682
gpu_ipc =     341.7718
gpu_tot_sim_cycle = 194213
gpu_tot_sim_insn = 16236743
gpu_tot_ipc =      83.6028
gpu_tot_issued_cta = 1536
gpu_occupancy = 73.9863% 
gpu_tot_occupancy = 67.9590% 
max_total_param_size = 0
gpu_stall_dramfull = 227923
gpu_stall_icnt2sh    = 379866
partiton_level_parallism =       2.0778
partiton_level_parallism_total  =       1.7368
partiton_level_parallism_util =       2.8707
partiton_level_parallism_util_total  =       2.4089
L2_BW  =      54.7567 GB/Sec
L2_BW_total  =     104.6962 GB/Sec
gpu_total_sim_rate=352972

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 646882
	L1I_total_cache_misses = 1221
	L1I_total_cache_miss_rate = 0.0019
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3901
L1D_cache:
	L1D_cache_core[0]: Access = 31813, Miss = 24441, Miss_rate = 0.768, Pending_hits = 3249, Reservation_fails = 75251
	L1D_cache_core[1]: Access = 28232, Miss = 21328, Miss_rate = 0.755, Pending_hits = 2945, Reservation_fails = 56715
	L1D_cache_core[2]: Access = 29280, Miss = 22308, Miss_rate = 0.762, Pending_hits = 3054, Reservation_fails = 69267
	L1D_cache_core[3]: Access = 26819, Miss = 20174, Miss_rate = 0.752, Pending_hits = 2849, Reservation_fails = 58824
	L1D_cache_core[4]: Access = 30667, Miss = 23570, Miss_rate = 0.769, Pending_hits = 3150, Reservation_fails = 75391
	L1D_cache_core[5]: Access = 30280, Miss = 23214, Miss_rate = 0.767, Pending_hits = 3101, Reservation_fails = 75226
	L1D_cache_core[6]: Access = 28581, Miss = 21672, Miss_rate = 0.758, Pending_hits = 2852, Reservation_fails = 62448
	L1D_cache_core[7]: Access = 29784, Miss = 22886, Miss_rate = 0.768, Pending_hits = 3198, Reservation_fails = 71218
	L1D_cache_core[8]: Access = 31334, Miss = 23780, Miss_rate = 0.759, Pending_hits = 3167, Reservation_fails = 74710
	L1D_cache_core[9]: Access = 28765, Miss = 21848, Miss_rate = 0.760, Pending_hits = 2838, Reservation_fails = 62243
	L1D_cache_core[10]: Access = 30398, Miss = 23227, Miss_rate = 0.764, Pending_hits = 3160, Reservation_fails = 71363
	L1D_cache_core[11]: Access = 29704, Miss = 22562, Miss_rate = 0.760, Pending_hits = 3064, Reservation_fails = 67118
	L1D_cache_core[12]: Access = 27788, Miss = 20755, Miss_rate = 0.747, Pending_hits = 2835, Reservation_fails = 58901
	L1D_cache_core[13]: Access = 28155, Miss = 21277, Miss_rate = 0.756, Pending_hits = 2870, Reservation_fails = 65116
	L1D_cache_core[14]: Access = 27541, Miss = 20617, Miss_rate = 0.749, Pending_hits = 2867, Reservation_fails = 61574
	L1D_total_cache_accesses = 439141
	L1D_total_cache_misses = 333659
	L1D_total_cache_miss_rate = 0.7598
	L1D_total_cache_pending_hits = 45199
	L1D_total_cache_reservation_fails = 1005365
	L1D_cache_data_port_util = 0.023
	L1D_cache_fill_port_util = 0.071
L1C_cache:
	L1C_total_cache_accesses = 147456
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0033
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3139
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56895
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45036
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 190029
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 994526
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 146976
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3139
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3388
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 163
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 143630
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10839
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 645661
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1221
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3901
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 291960
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 147456
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147181
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 646882

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 850527
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 48
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 143951
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3139
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 10839
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3901
ctas_completed 1536, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2172, 1673, 1504, 1777, 2055, 1815, 1744, 1638, 1160, 1617, 1828, 1722, 1336, 1567, 1579, 1725, 1762, 1521, 1959, 2011, 2044, 1950, 1856, 2046, 1752, 1647, 1594, 1888, 2097, 1937, 1531, 2023, 1837, 1763, 1693, 1650, 1608, 1544, 2399, 1517, 1860, 2380, 2015, 1734, 1846, 1732, 1545, 1647, 
gpgpu_n_tot_thrd_icount = 39149024
gpgpu_n_tot_w_icount = 1223407
gpgpu_n_stall_shd_mem = 1027217
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 190029
gpgpu_n_mem_write_global = 147181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3139
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3139
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 846622
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 177456
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1740692	W0_Idle:606634	W0_Scoreboard:1780719	W1:315912	W2:140200	W3:89613	W4:69085	W5:51894	W6:30352	W7:19356	W8:9915	W9:4842	W10:2522	W11:1800	W12:1517	W13:2266	W14:2507	W15:3253	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
single_issue_nums: WS0:609701	WS1:613706	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1520232 {8:190029,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888904 {40:147161,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30404640 {40:760116,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177864 {8:147233,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1887 
max_icnt2mem_latency = 1346 
maxmrqlatency = 914 
max_icnt2sh_latency = 290 
averagemflatency = 376 
avg_icnt2mem_latency = 60 
avg_mrq_latency = 28 
avg_icnt2sh_latency = 91 
mrq_lat_table:39799 	12990 	9603 	9425 	46737 	15513 	8473 	5185 	1924 	136 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	293672 	403706 	206204 	3797 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	35 	12 	146999 	39556 	72213 	67046 	11311 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	91328 	65984 	52827 	64771 	382090 	250067 	312 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	171 	206 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        83        68        78       113       108        80        64        56       120        76       116        92       112       108        80        77 
dram[1]:       112        96        90        76       104        64        80        88       120       120       104       152        80        80        71        87 
dram[2]:        76        63        96        81        68        68        76        56       120       124       108       116       112        92        77       109 
dram[3]:        96        64        78       116        68        96        56        80       124       108       104       108        64        68        94        77 
dram[4]:        60        76        63        79        68        92        60        76       124       112       108        84       124        96       108        70 
dram[5]:        81        77        90       109        56        64        84        72       120       124       100       124       116        88        76        80 
maximum service time to same row:
dram[0]:      7789      7841      8190      8031      9064      4875      6199      7155      8441      7495      8982     12188      7321      7453      7731      8195 
dram[1]:      7813      8744      7818      8242      5396      9943      6896      5562      7243      8652     10844     19074     10872     10860      9928      7334 
dram[2]:      7412      9106      7652      8687      8122      6072      3998      9162      7394      9706     13547      9798      7431      8132     10276      7107 
dram[3]:      7794      7960      7404      8692      8463      5877     13084      4174      8388      7262      8390     13311      8562      8196      8116      7522 
dram[4]:      7903      8018      8707      8317      8015      8121      5225      6959      7331      9991     19124     10164      6365      5915      7759     10994 
dram[5]:      5397      7735      7721      7271      8778      5439      4642      5871     13303      6428     13568     11116     18275      7756      8623      8152 
average row accesses per activate:
dram[0]:  6.988506  7.266667  7.488585  7.099206  6.563219  6.561798  6.078231  5.814371 10.805085  8.668750 10.562500  9.400000  8.900662  9.576389  6.954774  7.041026 
dram[1]:  6.826241  7.354979  8.187192  7.408000  5.817073  6.396946  5.654362  5.849180  8.836158 10.305785  9.912000  9.144828  8.666667  7.701031  6.958333  6.714976 
dram[2]:  6.851211  6.452297  7.263889  6.964427  6.802158  6.613240  5.469136  6.224299  8.636364  9.931507  9.387755 10.093525  7.776042  8.786127  6.624413  6.595349 
dram[3]:  6.431654  6.923875  7.852941  8.126829  6.546185  6.820144  5.689243  5.506757  8.643275  9.391304  9.185841 11.739496  7.632432  8.014925  7.172222  7.161458 
dram[4]:  6.950382  6.522968  7.241379  7.355330  7.132743  6.419708  5.838384  5.794677  9.224242 10.330935 11.034188 11.020409  7.994924  8.639751  7.086538  7.432624 
dram[5]:  6.747127  6.781022  8.066351  7.306667  6.258427  6.622138  5.834983  5.631068  9.119497  9.767123 10.208695  9.602942  8.208589  7.428571  7.386598  6.256757 
average row locality = 149785/20502 = 7.305872
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       123       127       120       140       165       156       262       263        64        83        32        43        51        51       115       136 
dram[1]:       123       117       119       127       135       154       236       272        84        66        41        45        55        52       111       133 
dram[2]:       125       124       128       133       174       166       245       256        95        71        39        51        70        62       120       123 
dram[3]:       117       128       113       116       150       154       237       266        96        75        34        39        61        73       114       112 
dram[4]:       132       126       126       117       162       172       261       246        85        62        45        24        61        56       132       106 
dram[5]:       140       133       116       130       169       165       251       259        62        70        34        34        53        67       122       126 
total dram writes = 11512
bank skew: 272/24 = 11.33
chip skew: 1982/1870 = 1.06
average mf latency per bank:
dram[0]:      20868     24449     19808     21590     14408     19710      9389     12502     79935     45831    180478    167663    108261    129388     18841     19056
dram[1]:      19613     22863     18836     22342     17126     18211     10059      9837     37001     50353    132543    147636     98055    114593     16993     17976
dram[2]:      23599     21856     22314     19852     17379     15996     11984     10950     37744     50071    177097    124969     96138     96456     20931     18511
dram[3]:      20540     23136     19993     24048     14974     18054      9462      9739     31467     49538    153113    179401     86185     83925     17220     21318
dram[4]:      20842     16553     21661     16601     16144     12189     10813      8269     42632     42353    149663    191148     99157     73551     17347     14183
dram[5]:      20291     21251     23156     21439     15727     17102     11021     10301     58664     53000    184076    200582    115372     92838     19883     19540
maximum mf latency per bank:
dram[0]:       1236      1273      1139      1254      1316      1405      1186      1435      1333      1509      1186      1441      1181      1314      1223      1313
dram[1]:       1201      1315      1356      1298      1172      1206      1437      1443      1159      1361      1167      1279      1159      1093      1136      1275
dram[2]:       1415      1293      1415      1353      1414      1487      1513      1676      1462      1338      1256      1887      1304      1279      1456      1663
dram[3]:       1422      1309      1421      1633      1422      1433      1391      1259      1385      1426      1188      1449      1292      1114      1333      1110
dram[4]:       1359      1299      1194      1158      1487      1261      1398      1321      1320      1191      1477      1115      1217      1020      1358      1146
dram[5]:       1215      1307      1210      1267      1205      1248      1204      1377      1297      1344      1198      1354      1155      1142      1182      1624
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256352 n_nop=224033 n_act=3371 n_pre=3355 n_ref_event=94501270756944 n_req=25001 n_rd=23262 n_rd_L2_A=0 n_write=0 n_wr_bk=2689 bw_util=0.2025
n_activity=113293 dram_eff=0.4581
bk0: 1688a 238310i bk1: 1617a 240175i bk2: 1517a 239571i bk3: 1633a 237629i bk4: 1559a 237706i bk5: 1604a 235453i bk6: 1580a 235097i bk7: 1719a 231311i bk8: 1240a 246312i bk9: 1340a 245115i bk10: 1336a 246593i bk11: 1292a 246468i bk12: 1296a 245092i bk13: 1340a 246478i bk14: 1257a 242091i bk15: 1244a 242144i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865485
Row_Buffer_Locality_read = 0.899880
Row_Buffer_Locality_write = 0.405405
Bank_Level_Parallism = 2.781080
Bank_Level_Parallism_Col = 0.675775
Bank_Level_Parallism_Ready = 1.602770
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.202464 
total_CMD = 256352 
util_bw = 51902 
Wasted_Col = 33532 
Wasted_Row = 12331 
Idle = 158587 

BW Util Bottlenecks: 
RCDc_limit = 17156 
RCDWRc_limit = 3840 
WTRc_limit = 5524 
RTWc_limit = 18817 
CCDLc_limit = 15444 
rwq = 0 
CCDLc_limit_alone = 12318 
WTRc_limit_alone = 5210 
RTWc_limit_alone = 16005 

Commands details: 
total_CMD = 256352 
n_nop = 224033 
Read = 23262 
Write = 0 
L2_Alloc = 0 
L2_WB = 2689 
n_act = 3371 
n_pre = 3355 
n_ref = 94501270756944 
n_req = 25001 
total_req = 25951 

Dual Bus Interface Util: 
issued_total_row = 6726 
issued_total_col = 25951 
Row_Bus_Util =  0.026237 
CoL_Bus_Util = 0.101232 
Either_Row_CoL_Bus_Util = 0.126073 
Issued_on_Two_Bus_Simul_Util = 0.001397 
issued_two_Eff = 0.011077 
queue_avg = 3.555806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.55581
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256352 n_nop=223810 n_act=3467 n_pre=3451 n_ref_event=0 n_req=25050 n_rd=23321 n_rd_L2_A=0 n_write=0 n_wr_bk=2671 bw_util=0.2028
n_activity=115033 dram_eff=0.4519
bk0: 1774a 236608i bk1: 1558a 238086i bk2: 1545a 239659i bk3: 1728a 238911i bk4: 1756a 235362i bk5: 1525a 236397i bk6: 1473a 232561i bk7: 1568a 232034i bk8: 1512a 243176i bk9: 1212a 246866i bk10: 1216a 246654i bk11: 1300a 246773i bk12: 1385a 244358i bk13: 1449a 245089i bk14: 1064a 242312i bk15: 1256a 240228i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861836
Row_Buffer_Locality_read = 0.895159
Row_Buffer_Locality_write = 0.412377
Bank_Level_Parallism = 2.830413
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.653913
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.202784 
total_CMD = 256352 
util_bw = 51984 
Wasted_Col = 34291 
Wasted_Row = 13385 
Idle = 156692 

BW Util Bottlenecks: 
RCDc_limit = 17987 
RCDWRc_limit = 3764 
WTRc_limit = 6143 
RTWc_limit = 19066 
CCDLc_limit = 15632 
rwq = 0 
CCDLc_limit_alone = 12297 
WTRc_limit_alone = 5842 
RTWc_limit_alone = 16032 

Commands details: 
total_CMD = 256352 
n_nop = 223810 
Read = 23321 
Write = 0 
L2_Alloc = 0 
L2_WB = 2671 
n_act = 3467 
n_pre = 3451 
n_ref = 0 
n_req = 25050 
total_req = 25992 

Dual Bus Interface Util: 
issued_total_row = 6918 
issued_total_col = 25992 
Row_Bus_Util =  0.026986 
CoL_Bus_Util = 0.101392 
Either_Row_CoL_Bus_Util = 0.126943 
Issued_on_Two_Bus_Simul_Util = 0.001436 
issued_two_Eff = 0.011308 
queue_avg = 3.642199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.6422
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256352 n_nop=222408 n_act=3636 n_pre=3620 n_ref_event=0 n_req=26101 n_rd=24291 n_rd_L2_A=0 n_write=0 n_wr_bk=2794 bw_util=0.2113
n_activity=114830 dram_eff=0.4717
bk0: 1833a 237703i bk1: 1679a 236049i bk2: 1446a 239273i bk3: 1621a 236202i bk4: 1732a 234349i bk5: 1732a 234726i bk6: 1572a 232160i bk7: 1777a 231181i bk8: 1280a 244174i bk9: 1412a 244381i bk10: 1360a 245325i bk11: 1376a 245202i bk12: 1433a 243474i bk13: 1464a 243325i bk14: 1288a 239653i bk15: 1286a 239500i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860925
Row_Buffer_Locality_read = 0.894982
Row_Buffer_Locality_write = 0.403867
Bank_Level_Parallism = 3.004092
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.681863
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.211311 
total_CMD = 256352 
util_bw = 54170 
Wasted_Col = 34152 
Wasted_Row = 12021 
Idle = 156009 

BW Util Bottlenecks: 
RCDc_limit = 18015 
RCDWRc_limit = 3892 
WTRc_limit = 6582 
RTWc_limit = 20790 
CCDLc_limit = 15813 
rwq = 0 
CCDLc_limit_alone = 12603 
WTRc_limit_alone = 6291 
RTWc_limit_alone = 17871 

Commands details: 
total_CMD = 256352 
n_nop = 222408 
Read = 24291 
Write = 0 
L2_Alloc = 0 
L2_WB = 2794 
n_act = 3636 
n_pre = 3620 
n_ref = 0 
n_req = 26101 
total_req = 27085 

Dual Bus Interface Util: 
issued_total_row = 7256 
issued_total_col = 27085 
Row_Bus_Util =  0.028305 
CoL_Bus_Util = 0.105656 
Either_Row_CoL_Bus_Util = 0.132412 
Issued_on_Two_Bus_Simul_Util = 0.001549 
issued_two_Eff = 0.011696 
queue_avg = 4.008605 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.00861
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256352 n_nop=224558 n_act=3344 n_pre=3328 n_ref_event=0 n_req=24488 n_rd=22817 n_rd_L2_A=0 n_write=0 n_wr_bk=2624 bw_util=0.1985
n_activity=111558 dram_eff=0.4561
bk0: 1661a 238265i bk1: 1864a 235721i bk2: 1229a 241894i bk3: 1550a 239826i bk4: 1480a 237617i bk5: 1731a 236248i bk6: 1249a 235949i bk7: 1412a 233522i bk8: 1424a 245001i bk9: 1472a 244833i bk10: 1020a 248147i bk11: 1376a 246044i bk12: 1364a 244577i bk13: 1544a 242997i bk14: 1181a 242386i bk15: 1260a 241599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.863688
Row_Buffer_Locality_read = 0.897927
Row_Buffer_Locality_write = 0.396170
Bank_Level_Parallism = 2.821391
Bank_Level_Parallism_Col = 2.660574
Bank_Level_Parallism_Ready = 1.643689
write_to_read_ratio_blp_rw_average = 0.286520
GrpLevelPara = 1.788106 

BW Util details:
bwutil = 0.198485 
total_CMD = 256352 
util_bw = 50882 
Wasted_Col = 33379 
Wasted_Row = 12211 
Idle = 159880 

BW Util Bottlenecks: 
RCDc_limit = 17260 
RCDWRc_limit = 3814 
WTRc_limit = 5564 
RTWc_limit = 18163 
CCDLc_limit = 14873 
rwq = 0 
CCDLc_limit_alone = 11856 
WTRc_limit_alone = 5275 
RTWc_limit_alone = 15435 

Commands details: 
total_CMD = 256352 
n_nop = 224558 
Read = 22817 
Write = 0 
L2_Alloc = 0 
L2_WB = 2624 
n_act = 3344 
n_pre = 3328 
n_ref = 0 
n_req = 24488 
total_req = 25441 

Dual Bus Interface Util: 
issued_total_row = 6672 
issued_total_col = 25441 
Row_Bus_Util =  0.026027 
CoL_Bus_Util = 0.099242 
Either_Row_CoL_Bus_Util = 0.124025 
Issued_on_Two_Bus_Simul_Util = 0.001244 
issued_two_Eff = 0.010033 
queue_avg = 3.498892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.49889
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256352 n_nop=224989 n_act=3269 n_pre=3253 n_ref_event=4565658604079112714 n_req=24242 n_rd=22545 n_rd_L2_A=0 n_write=0 n_wr_bk=2645 bw_util=0.1965
n_activity=110735 dram_eff=0.455
bk0: 1680a 238014i bk1: 1705a 237853i bk2: 1541a 237735i bk3: 1341a 240424i bk4: 1461a 239113i bk5: 1593a 236413i bk6: 1521a 233940i bk7: 1337a 235520i bk8: 1476a 244811i bk9: 1400a 245698i bk10: 1268a 246826i bk11: 1068a 248461i bk12: 1520a 244183i bk13: 1340a 244226i bk14: 1342a 240103i bk15: 952a 244038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865523
Row_Buffer_Locality_read = 0.898869
Row_Buffer_Locality_write = 0.422510
Bank_Level_Parallism = 2.830087
Bank_Level_Parallism_Col = 2.671237
Bank_Level_Parallism_Ready = 1.641207
write_to_read_ratio_blp_rw_average = 0.291131
GrpLevelPara = 1.813808 

BW Util details:
bwutil = 0.196527 
total_CMD = 256352 
util_bw = 50380 
Wasted_Col = 32849 
Wasted_Row = 11986 
Idle = 161137 

BW Util Bottlenecks: 
RCDc_limit = 16863 
RCDWRc_limit = 3674 
WTRc_limit = 5830 
RTWc_limit = 18205 
CCDLc_limit = 14797 
rwq = 0 
CCDLc_limit_alone = 11855 
WTRc_limit_alone = 5550 
RTWc_limit_alone = 15543 

Commands details: 
total_CMD = 256352 
n_nop = 224989 
Read = 22545 
Write = 0 
L2_Alloc = 0 
L2_WB = 2645 
n_act = 3269 
n_pre = 3253 
n_ref = 4565658604079112714 
n_req = 24242 
total_req = 25190 

Dual Bus Interface Util: 
issued_total_row = 6522 
issued_total_col = 25190 
Row_Bus_Util =  0.025442 
CoL_Bus_Util = 0.098263 
Either_Row_CoL_Bus_Util = 0.122343 
Issued_on_Two_Bus_Simul_Util = 0.001361 
issued_two_Eff = 0.011128 
queue_avg = 3.419447 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.41945
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=256352 n_nop=223920 n_act=3459 n_pre=3443 n_ref_event=0 n_req=24903 n_rd=23185 n_rd_L2_A=0 n_write=0 n_wr_bk=2698 bw_util=0.2019
n_activity=114396 dram_eff=0.4525
bk0: 1621a 237356i bk1: 1725a 237215i bk2: 1574a 239480i bk3: 1518a 239106i bk4: 1504a 237111i bk5: 1577a 236176i bk6: 1565a 233892i bk7: 1522a 232642i bk8: 1416a 244655i bk9: 1388a 245748i bk10: 1156a 247157i bk11: 1288a 246257i bk12: 1297a 245016i bk13: 1452a 242786i bk14: 1316a 239760i bk15: 1266a 240257i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861462
Row_Buffer_Locality_read = 0.895105
Row_Buffer_Locality_write = 0.407451
Bank_Level_Parallism = 2.850055
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.659395
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.201933 
total_CMD = 256352 
util_bw = 51766 
Wasted_Col = 34319 
Wasted_Row = 13079 
Idle = 157188 

BW Util Bottlenecks: 
RCDc_limit = 18119 
RCDWRc_limit = 3732 
WTRc_limit = 6004 
RTWc_limit = 18375 
CCDLc_limit = 14941 
rwq = 0 
CCDLc_limit_alone = 11854 
WTRc_limit_alone = 5684 
RTWc_limit_alone = 15608 

Commands details: 
total_CMD = 256352 
n_nop = 223920 
Read = 23185 
Write = 0 
L2_Alloc = 0 
L2_WB = 2698 
n_act = 3459 
n_pre = 3443 
n_ref = 0 
n_req = 24903 
total_req = 25883 

Dual Bus Interface Util: 
issued_total_row = 6902 
issued_total_col = 25883 
Row_Bus_Util =  0.026924 
CoL_Bus_Util = 0.100967 
Either_Row_CoL_Bus_Util = 0.126514 
Issued_on_Two_Bus_Simul_Util = 0.001377 
issued_two_Eff = 0.010884 
queue_avg = 3.701641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.70164

========= L2 cache stats =========
L2_cache_bank[0]: Access = 80032, Miss = 20097, Miss_rate = 0.251, Pending_hits = 49, Reservation_fails = 350
L2_cache_bank[1]: Access = 76787, Miss = 16131, Miss_rate = 0.210, Pending_hits = 28, Reservation_fails = 8
L2_cache_bank[2]: Access = 75317, Miss = 16074, Miss_rate = 0.213, Pending_hits = 36, Reservation_fails = 104
L2_cache_bank[3]: Access = 76375, Miss = 16142, Miss_rate = 0.211, Pending_hits = 37, Reservation_fails = 1
L2_cache_bank[4]: Access = 75543, Miss = 16851, Miss_rate = 0.223, Pending_hits = 55, Reservation_fails = 208
L2_cache_bank[5]: Access = 75234, Miss = 17164, Miss_rate = 0.228, Pending_hits = 30, Reservation_fails = 3
L2_cache_bank[6]: Access = 73914, Miss = 15314, Miss_rate = 0.207, Pending_hits = 21, Reservation_fails = 5
L2_cache_bank[7]: Access = 74815, Miss = 17145, Miss_rate = 0.229, Pending_hits = 25, Reservation_fails = 12
L2_cache_bank[8]: Access = 75846, Miss = 16853, Miss_rate = 0.222, Pending_hits = 14, Reservation_fails = 7
L2_cache_bank[9]: Access = 73489, Miss = 15054, Miss_rate = 0.205, Pending_hits = 18, Reservation_fails = 10
L2_cache_bank[10]: Access = 75353, Miss = 15862, Miss_rate = 0.211, Pending_hits = 26, Reservation_fails = 5
L2_cache_bank[11]: Access = 75034, Miss = 16375, Miss_rate = 0.218, Pending_hits = 19, Reservation_fails = 6
L2_total_cache_accesses = 907739
L2_total_cache_misses = 199062
L2_total_cache_miss_rate = 0.2193
L2_total_cache_pending_hits = 358
L2_total_cache_reservation_fails = 719
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 620513
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 208
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32952
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 80
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 106443
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 87508
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 84
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8510
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 51131
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 524
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 760116
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147233
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 80
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 524
L2_cache_data_port_util = 0.306
L2_cache_fill_port_util = 0.060

icnt_total_pkts_mem_to_simt=907739
icnt_total_pkts_simt_to_mem=337367
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 86.1747
	minimum = 5
	maximum = 452
Network latency average = 80.9832
	minimum = 5
	maximum = 420
Slowest packet = 1235573
Flit latency average = 80.9832
	minimum = 5
	maximum = 420
Slowest flit = 1235625
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.167493
	minimum = 0.0973979 (at node 5)
	maximum = 0.653139 (at node 15)
Accepted packet rate average = 0.167493
	minimum = 0.114586 (at node 5)
	maximum = 0.621628 (at node 15)
Injected flit rate average = 0.167493
	minimum = 0.0973979 (at node 5)
	maximum = 0.653139 (at node 15)
Accepted flit rate average= 0.167493
	minimum = 0.114586 (at node 5)
	maximum = 0.621628 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.9494 (12 samples)
	minimum = 5 (12 samples)
	maximum = 171.25 (12 samples)
Network latency average = 27.4476 (12 samples)
	minimum = 5 (12 samples)
	maximum = 164.167 (12 samples)
Flit latency average = 27.4475 (12 samples)
	minimum = 5 (12 samples)
	maximum = 164.167 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.111044 (12 samples)
	minimum = 0.0532149 (12 samples)
	maximum = 0.291835 (12 samples)
Accepted packet rate average = 0.111044 (12 samples)
	minimum = 0.0693701 (12 samples)
	maximum = 0.25975 (12 samples)
Injected flit rate average = 0.111045 (12 samples)
	minimum = 0.0532149 (12 samples)
	maximum = 0.291835 (12 samples)
Accepted flit rate average = 0.111045 (12 samples)
	minimum = 0.0693745 (12 samples)
	maximum = 0.25975 (12 samples)
Injected packet size average = 1.00001 (12 samples)
Accepted packet size average = 1.00001 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 46 sec (46 sec)
gpgpu_simulation_rate = 352972 (inst/sec)
gpgpu_simulation_rate = 4222 (cycle/sec)
gpgpu_silicon_slowdown = 165798x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd30..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe310efde0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f2c8e9adc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 216829
gpu_sim_insn = 4557217
gpu_ipc =      21.0176
gpu_tot_sim_cycle = 411042
gpu_tot_sim_insn = 20793960
gpu_tot_ipc =      50.5884
gpu_tot_issued_cta = 1664
gpu_occupancy = 91.8378% 
gpu_tot_occupancy = 80.7243% 
max_total_param_size = 0
gpu_stall_dramfull = 601032
gpu_stall_icnt2sh    = 1150063
partiton_level_parallism =       2.1045
partiton_level_parallism_total  =       1.9308
partiton_level_parallism_util =       2.3754
partiton_level_parallism_util_total  =       2.3895
L2_BW  =     148.2873 GB/Sec
L2_BW_total  =     127.6909 GB/Sec
gpu_total_sim_rate=226021

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 918222
	L1I_total_cache_misses = 1221
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3901
L1D_cache:
	L1D_cache_core[0]: Access = 63701, Miss = 52103, Miss_rate = 0.818, Pending_hits = 5623, Reservation_fails = 215594
	L1D_cache_core[1]: Access = 54265, Miss = 43967, Miss_rate = 0.810, Pending_hits = 4922, Reservation_fails = 172491
	L1D_cache_core[2]: Access = 66578, Miss = 54796, Miss_rate = 0.823, Pending_hits = 5817, Reservation_fails = 234439
	L1D_cache_core[3]: Access = 63924, Miss = 52470, Miss_rate = 0.821, Pending_hits = 5679, Reservation_fails = 221788
	L1D_cache_core[4]: Access = 67353, Miss = 55552, Miss_rate = 0.825, Pending_hits = 5804, Reservation_fails = 237494
	L1D_cache_core[5]: Access = 66623, Miss = 54777, Miss_rate = 0.822, Pending_hits = 5897, Reservation_fails = 234846
	L1D_cache_core[6]: Access = 64987, Miss = 53385, Miss_rate = 0.821, Pending_hits = 5620, Reservation_fails = 226858
	L1D_cache_core[7]: Access = 67018, Miss = 55305, Miss_rate = 0.825, Pending_hits = 5981, Reservation_fails = 234461
	L1D_cache_core[8]: Access = 68217, Miss = 55899, Miss_rate = 0.819, Pending_hits = 5942, Reservation_fails = 231966
	L1D_cache_core[9]: Access = 65505, Miss = 53772, Miss_rate = 0.821, Pending_hits = 5628, Reservation_fails = 220874
	L1D_cache_core[10]: Access = 67301, Miss = 55383, Miss_rate = 0.823, Pending_hits = 5918, Reservation_fails = 236918
	L1D_cache_core[11]: Access = 61841, Miss = 50464, Miss_rate = 0.816, Pending_hits = 5503, Reservation_fails = 204261
	L1D_cache_core[12]: Access = 60834, Miss = 49422, Miss_rate = 0.812, Pending_hits = 5396, Reservation_fails = 200342
	L1D_cache_core[13]: Access = 64394, Miss = 52855, Miss_rate = 0.821, Pending_hits = 5533, Reservation_fails = 223443
	L1D_cache_core[14]: Access = 60278, Miss = 49079, Miss_rate = 0.814, Pending_hits = 5305, Reservation_fails = 208189
	L1D_total_cache_accesses = 962819
	L1D_total_cache_misses = 789229
	L1D_total_cache_miss_rate = 0.8197
	L1D_total_cache_pending_hits = 84568
	L1D_total_cache_reservation_fails = 3303964
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.090
L1C_cache:
	L1C_total_cache_accesses = 161792
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3139
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 85011
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 84274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 516363
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3293106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 161312
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3139
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4011
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 272866
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10858
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 917001
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1221
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3901
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 685648
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277171
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 918222

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2777391
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 160
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 515555
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3139
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 10858
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3901
ctas_completed 1664, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2996, 2328, 2295, 2610, 2732, 2595, 2578, 2526, 1868, 2337, 2504, 2461, 2086, 2371, 2180, 2444, 2349, 2000, 2447, 2615, 2546, 2386, 2324, 2556, 2200, 2223, 2042, 2399, 2609, 2373, 2043, 2608, 2598, 2460, 2454, 2463, 2369, 2273, 3159, 2235, 2535, 3099, 2693, 2443, 2692, 2463, 2210, 2429, 
gpgpu_n_tot_thrd_icount = 55585056
gpgpu_n_tot_w_icount = 1737033
gpgpu_n_stall_shd_mem = 3637559
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 516363
gpgpu_n_mem_write_global = 277171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3139
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3139
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3079031
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 555389
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6720632	W0_Idle:680266	W0_Scoreboard:2360011	W1:392777	W2:190586	W3:134712	W4:108893	W5:83480	W6:55612	W7:38435	W8:23365	W9:17078	W10:13950	W11:14836	W12:16631	W13:20632	W14:20844	W15:24064	W16:21898	W17:18393	W18:13859	W19:8132	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
single_issue_nums: WS0:866660	WS1:870373	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4130904 {8:516363,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11090904 {40:277118,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 82618080 {40:2065452,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2218384 {8:277298,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1887 
max_icnt2mem_latency = 1641 
maxmrqlatency = 914 
max_icnt2sh_latency = 340 
averagemflatency = 402 
avg_icnt2mem_latency = 66 
avg_mrq_latency = 30 
avg_icnt2sh_latency = 104 
mrq_lat_table:118487 	37609 	34077 	36193 	178276 	78234 	38049 	18556 	5265 	257 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	542568 	1205930 	584622 	9660 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	35 	12 	236141 	98964 	213674 	214300 	30237 	218 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	112461 	98049 	98303 	152175 	1128163 	752724 	905 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	179 	623 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        83        68        96       113       108        80        88        64       120        90       116       120       140       156        80        77 
dram[1]:       112        96        90        76       104        84        80        96       120       120       128       152       100       120        80        87 
dram[2]:        80       112       100        81        96       128        88        96       128       128       153       192       120       116        77       109 
dram[3]:        96        65        83       116       104        96        65        80       124       108       104       168       100       168        94        77 
dram[4]:        60        96        98        80        72        92        72        76       124       112       120       148       124       112       108        70 
dram[5]:        81        77        90       109       104        64        84        96       120       124       237       252       116       104        81        80 
maximum service time to same row:
dram[0]:      7789      7841      8190      8031      9064      4875      6199      7155      8441      7939     10975     12188     15879     12043      7731      8195 
dram[1]:      7813      8744      7818      8242      5396      9943      6896      8622      7243      8652     16068     19074     10872     10860      9928      7334 
dram[2]:      7412      9106      7652      8687      8122      6072      4088      9162      8341      9706     14775     31920      9491     13103     10276      7107 
dram[3]:      7794      7960      7404      8692      8463      6285     13084      4362      8557      9437      9044     19645      8562     20273      8116      7522 
dram[4]:      7903      8018      8707      8317      8015      8121      5225      6959      7331     10803     19124     13049      6365     11300      7759     10994 
dram[5]:      5397      7735      7721      7379      8778      5439      4642      5871     13303      9867     45200     30740     18275     13199      8623      8152 
average row accesses per activate:
dram[0]:  6.829344  7.148958  7.409976  7.477738  6.943796  6.948798  6.542670  6.405751 10.060362  9.112281 12.449613 11.718274  8.931818  9.705667  7.125330  7.535211 
dram[1]:  6.896622  7.388949  7.427351  7.183721  6.719880  6.920168  6.402186  6.370053  8.756803  9.569231 10.058036 10.038961  9.141093  9.331588  7.181688  7.135571 
dram[2]:  6.969280  7.086768  7.494949  7.405988  7.279736  6.975130  6.336198  6.578948  8.789762 10.055336 11.287736 11.723557  9.236111  8.517799  6.691816  6.922078 
dram[3]:  6.967983  7.069296  7.886111  7.488750  7.029221  6.764021  6.473502  6.173391  9.095407  9.666045 11.727513 12.197436  8.786078  8.822369  7.535920  7.203552 
dram[4]:  7.037776  7.268478  7.675950  7.535849  7.093784  7.000000  6.570796  6.536613  9.389493  9.434944 11.082160 11.304688  9.103041  9.466786  7.112987  7.109686 
dram[5]:  6.956204  7.204301  7.699482  7.401282  6.751527  7.040772  6.551685  6.582954 10.007562 10.164062 11.849605 12.327957  9.702317  8.835526  7.320000  6.846452 
average row locality = 545003/70325 = 7.749776
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       366       354       344       349       398       413       595       580       298       357       115       110       138       131       339       347 
dram[1]:       351       354       339       321       378       397       574       616       340       321       136       112       127       125       340       347 
dram[2]:       371       342       369       353       374       409       591       595       354       293       136       125       141       145       338       351 
dram[3]:       389       344       339       336       399       401       569       599       344       323       122       111       144       144       341       343 
dram[4]:       358       359       347       330       402       428       598       584       316       312       114        99       136       134       356       336 
dram[5]:       359       369       331       348       409       418       590       605       302       336       120        96       133       151       330       337 
total dram writes = 31390
bank skew: 616/96 = 6.42
chip skew: 5287/5178 = 1.02
average mf latency per bank:
dram[0]:      17045     21581     17586     20613     15083     17853      9792     12542     31084     24894    151627    206747    126220    166154     15777     18374
dram[1]:      17770     20419     17903     22470     16129     18109     10374     11135     22365     27068    131063    203669    143414    173344     15227     18098
dram[2]:      18013     18393     18065     18120     17734     15226     10716     10184     22189     27008    140710    155242    137532    120607     16892     15721
dram[3]:      16502     17881     18620     18135     15686     14890     10355      9397     22274     23073    153197    161349    133134    109054     16056     14994
dram[4]:      20636     16185     20934     17192     18118     13757     11735      9492     28885     22405    207436    176064    168264    117405     18181     14117
dram[5]:      19797     17436     20853     18011     16563     15121     10984      9745     28271     23735    175763    202065    157203    116769     18341     16561
maximum mf latency per bank:
dram[0]:       1427      1450      1308      1453      1316      1615      1386      1595      1333      1509      1186      1441      1181      1450      1223      1412
dram[1]:       1758      1419      1356      1439      1234      1460      1497      1463      1301      1361      1167      1396      1203      1470      1210      1440
dram[2]:       1415      1461      1415      1361      1414      1487      1513      1676      1462      1338      1256      1887      1304      1279      1456      1663
dram[3]:       1503      1601      1440      1633      1422      1433      1391      1485      1486      1426      1469      1449      1292      1390      1480      1421
dram[4]:       1465      1511      1380      1481      1487      1422      1437      1321      1388      1350      1477      1207      1413      1488      1501      1481
dram[5]:       1585      1307      1289      1267      1609      1248      1336      1377      1309      1344      1289      1354      1262      1240      1497      1624
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542565 n_nop=426458 n_act=11770 n_pre=11754 n_ref_event=94501270756944 n_req=91722 n_rd=86096 n_rd_L2_A=0 n_write=0 n_wr_bk=8082 bw_util=0.3472
n_activity=348450 dram_eff=0.5406
bk0: 6085a 470524i bk1: 6396a 468798i bk2: 5678a 478116i bk3: 5765a 474451i bk4: 6043a 470034i bk5: 6153a 465013i bk6: 5390a 466892i bk7: 5427a 463545i bk8: 4824a 496927i bk9: 4988a 496689i bk10: 4756a 507999i bk11: 4556a 510229i bk12: 4965a 499636i bk13: 5176a 501264i bk14: 4964a 481970i bk15: 4930a 482721i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871765
Row_Buffer_Locality_read = 0.902434
Row_Buffer_Locality_write = 0.402417
Bank_Level_Parallism = 3.279222
Bank_Level_Parallism_Col = 0.675775
Bank_Level_Parallism_Ready = 1.647255
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.347158 
total_CMD = 542565 
util_bw = 188356 
Wasted_Col = 97411 
Wasted_Row = 30507 
Idle = 226291 

BW Util Bottlenecks: 
RCDc_limit = 50205 
RCDWRc_limit = 10170 
WTRc_limit = 18438 
RTWc_limit = 72490 
CCDLc_limit = 53091 
rwq = 0 
CCDLc_limit_alone = 41057 
WTRc_limit_alone = 17425 
RTWc_limit_alone = 61469 

Commands details: 
total_CMD = 542565 
n_nop = 426458 
Read = 86096 
Write = 0 
L2_Alloc = 0 
L2_WB = 8082 
n_act = 11770 
n_pre = 11754 
n_ref = 94501270756944 
n_req = 91722 
total_req = 94178 

Dual Bus Interface Util: 
issued_total_row = 23524 
issued_total_col = 94178 
Row_Bus_Util =  0.043357 
CoL_Bus_Util = 0.173579 
Either_Row_CoL_Bus_Util = 0.213996 
Issued_on_Two_Bus_Simul_Util = 0.002940 
issued_two_Eff = 0.013737 
queue_avg = 6.663972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.66397
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542565 n_nop=426792 n_act=11985 n_pre=11969 n_ref_event=0 n_req=91049 n_rd=85351 n_rd_L2_A=0 n_write=0 n_wr_bk=8114 bw_util=0.3445
n_activity=349316 dram_eff=0.5351
bk0: 6244a 468251i bk1: 6319a 468028i bk2: 5675a 477375i bk3: 5758a 476477i bk4: 6184a 468691i bk5: 6075a 465640i bk6: 5258a 464399i bk7: 5369a 466155i bk8: 4948a 494617i bk9: 4792a 499609i bk10: 4428a 506813i bk11: 4572a 508583i bk12: 5045a 498531i bk13: 5206a 500389i bk14: 4612a 484067i bk15: 4866a 481522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868433
Row_Buffer_Locality_read = 0.899579
Row_Buffer_Locality_write = 0.401895
Bank_Level_Parallism = 3.279408
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.641544
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.344530 
total_CMD = 542565 
util_bw = 186930 
Wasted_Col = 99570 
Wasted_Row = 31010 
Idle = 225055 

BW Util Bottlenecks: 
RCDc_limit = 51458 
RCDWRc_limit = 10367 
WTRc_limit = 20007 
RTWc_limit = 73846 
CCDLc_limit = 53538 
rwq = 0 
CCDLc_limit_alone = 41244 
WTRc_limit_alone = 18963 
RTWc_limit_alone = 62596 

Commands details: 
total_CMD = 542565 
n_nop = 426792 
Read = 85351 
Write = 0 
L2_Alloc = 0 
L2_WB = 8114 
n_act = 11985 
n_pre = 11969 
n_ref = 0 
n_req = 91049 
total_req = 93465 

Dual Bus Interface Util: 
issued_total_row = 23954 
issued_total_col = 93465 
Row_Bus_Util =  0.044150 
CoL_Bus_Util = 0.172265 
Either_Row_CoL_Bus_Util = 0.213381 
Issued_on_Two_Bus_Simul_Util = 0.003034 
issued_two_Eff = 0.014217 
queue_avg = 6.651417 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.65142
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542565 n_nop=426655 n_act=11873 n_pre=11857 n_ref_event=0 n_req=91304 n_rd=85644 n_rd_L2_A=0 n_write=0 n_wr_bk=8135 bw_util=0.3457
n_activity=347624 dram_eff=0.5395
bk0: 6102a 472276i bk1: 6067a 471282i bk2: 5515a 478991i bk3: 5744a 473221i bk4: 6122a 468229i bk5: 6222a 465382i bk6: 5337a 466787i bk7: 5533a 465130i bk8: 4600a 496104i bk9: 4924a 499026i bk10: 4712a 506269i bk11: 4808a 505753i bk12: 5165a 498027i bk13: 5097a 497735i bk14: 4809a 481683i bk15: 4887a 478008i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870028
Row_Buffer_Locality_read = 0.900950
Row_Buffer_Locality_write = 0.402120
Bank_Level_Parallism = 3.307216
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.655852
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.345688 
total_CMD = 542565 
util_bw = 187558 
Wasted_Col = 98580 
Wasted_Row = 30406 
Idle = 226021 

BW Util Bottlenecks: 
RCDc_limit = 51058 
RCDWRc_limit = 10318 
WTRc_limit = 19173 
RTWc_limit = 72712 
CCDLc_limit = 53590 
rwq = 0 
CCDLc_limit_alone = 41302 
WTRc_limit_alone = 18264 
RTWc_limit_alone = 61333 

Commands details: 
total_CMD = 542565 
n_nop = 426655 
Read = 85644 
Write = 0 
L2_Alloc = 0 
L2_WB = 8135 
n_act = 11873 
n_pre = 11857 
n_ref = 0 
n_req = 91304 
total_req = 93779 

Dual Bus Interface Util: 
issued_total_row = 23730 
issued_total_col = 93779 
Row_Bus_Util =  0.043737 
CoL_Bus_Util = 0.172844 
Either_Row_CoL_Bus_Util = 0.213633 
Issued_on_Two_Bus_Simul_Util = 0.002947 
issued_two_Eff = 0.013795 
queue_avg = 6.734764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.73476
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542565 n_nop=428975 n_act=11550 n_pre=11534 n_ref_event=0 n_req=89572 n_rd=83989 n_rd_L2_A=0 n_write=0 n_wr_bk=8048 bw_util=0.3393
n_activity=342858 dram_eff=0.5369
bk0: 6062a 470435i bk1: 6173a 470219i bk2: 5263a 480527i bk3: 5586a 475964i bk4: 6001a 469285i bk5: 5881a 468815i bk6: 5070a 468038i bk7: 5060a 463724i bk8: 4952a 497708i bk9: 5000a 498304i bk10: 4364a 508945i bk11: 4692a 508482i bk12: 5025a 501607i bk13: 5196a 498953i bk14: 4830a 483209i bk15: 4834a 482280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871120
Row_Buffer_Locality_read = 0.902499
Row_Buffer_Locality_write = 0.399069
Bank_Level_Parallism = 3.282331
Bank_Level_Parallism_Col = 3.019125
Bank_Level_Parallism_Ready = 1.661841
write_to_read_ratio_blp_rw_average = 0.303560
GrpLevelPara = 1.991955 

BW Util details:
bwutil = 0.339266 
total_CMD = 542565 
util_bw = 184074 
Wasted_Col = 97810 
Wasted_Row = 29823 
Idle = 230858 

BW Util Bottlenecks: 
RCDc_limit = 49906 
RCDWRc_limit = 10302 
WTRc_limit = 18671 
RTWc_limit = 71622 
CCDLc_limit = 52639 
rwq = 0 
CCDLc_limit_alone = 40884 
WTRc_limit_alone = 17711 
RTWc_limit_alone = 60827 

Commands details: 
total_CMD = 542565 
n_nop = 428975 
Read = 83989 
Write = 0 
L2_Alloc = 0 
L2_WB = 8048 
n_act = 11550 
n_pre = 11534 
n_ref = 0 
n_req = 89572 
total_req = 92037 

Dual Bus Interface Util: 
issued_total_row = 23084 
issued_total_col = 92037 
Row_Bus_Util =  0.042546 
CoL_Bus_Util = 0.169633 
Either_Row_CoL_Bus_Util = 0.209357 
Issued_on_Two_Bus_Simul_Util = 0.002822 
issued_two_Eff = 0.013478 
queue_avg = 6.629158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.62916
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542565 n_nop=428001 n_act=11596 n_pre=11580 n_ref_event=4565658604079112714 n_req=90449 n_rd=84785 n_rd_L2_A=0 n_write=0 n_wr_bk=8119 bw_util=0.3425
n_activity=347262 dram_eff=0.5351
bk0: 6219a 469269i bk1: 6232a 470165i bk2: 5609a 477337i bk3: 5570a 475855i bk4: 6001a 466733i bk5: 5874a 467232i bk6: 5341a 467018i bk7: 5129a 467840i bk8: 5000a 496333i bk9: 4900a 498586i bk10: 4656a 506911i bk11: 4288a 509758i bk12: 5240a 498945i bk13: 5113a 500029i bk14: 5031a 479232i bk15: 4582a 484734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871895
Row_Buffer_Locality_read = 0.902176
Row_Buffer_Locality_write = 0.418609
Bank_Level_Parallism = 3.285050
Bank_Level_Parallism_Col = 3.030709
Bank_Level_Parallism_Ready = 1.685959
write_to_read_ratio_blp_rw_average = 0.306018
GrpLevelPara = 1.994150 

BW Util details:
bwutil = 0.342462 
total_CMD = 542565 
util_bw = 185808 
Wasted_Col = 99046 
Wasted_Row = 30208 
Idle = 227503 

BW Util Bottlenecks: 
RCDc_limit = 50533 
RCDWRc_limit = 10200 
WTRc_limit = 19004 
RTWc_limit = 72088 
CCDLc_limit = 53156 
rwq = 0 
CCDLc_limit_alone = 41089 
WTRc_limit_alone = 18071 
RTWc_limit_alone = 60954 

Commands details: 
total_CMD = 542565 
n_nop = 428001 
Read = 84785 
Write = 0 
L2_Alloc = 0 
L2_WB = 8119 
n_act = 11596 
n_pre = 11580 
n_ref = 4565658604079112714 
n_req = 90449 
total_req = 92904 

Dual Bus Interface Util: 
issued_total_row = 23176 
issued_total_col = 92904 
Row_Bus_Util =  0.042716 
CoL_Bus_Util = 0.171231 
Either_Row_CoL_Bus_Util = 0.211153 
Issued_on_Two_Bus_Simul_Util = 0.002794 
issued_two_Eff = 0.013233 
queue_avg = 6.580494 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.58049
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=542565 n_nop=427549 n_act=11595 n_pre=11579 n_ref_event=0 n_req=90907 n_rd=85338 n_rd_L2_A=0 n_write=0 n_wr_bk=8030 bw_util=0.3442
n_activity=349856 dram_eff=0.5338
bk0: 6199a 470431i bk1: 6250a 470271i bk2: 5532a 478551i bk3: 5364a 479584i bk4: 6103a 468436i bk5: 6057a 466599i bk6: 5255a 468290i bk7: 5208a 467835i bk8: 5124a 498005i bk9: 5016a 498847i bk10: 4420a 508865i bk11: 4532a 510067i bk12: 5309a 500261i bk13: 5208a 496534i bk14: 4897a 482203i bk15: 4864a 480904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872551
Row_Buffer_Locality_read = 0.903162
Row_Buffer_Locality_write = 0.403484
Bank_Level_Parallism = 3.233239
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.645679
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.344173 
total_CMD = 542565 
util_bw = 186736 
Wasted_Col = 98687 
Wasted_Row = 31702 
Idle = 225440 

BW Util Bottlenecks: 
RCDc_limit = 50266 
RCDWRc_limit = 10110 
WTRc_limit = 18163 
RTWc_limit = 70353 
CCDLc_limit = 52742 
rwq = 0 
CCDLc_limit_alone = 40994 
WTRc_limit_alone = 17201 
RTWc_limit_alone = 59567 

Commands details: 
total_CMD = 542565 
n_nop = 427549 
Read = 85338 
Write = 0 
L2_Alloc = 0 
L2_WB = 8030 
n_act = 11595 
n_pre = 11579 
n_ref = 0 
n_req = 90907 
total_req = 93368 

Dual Bus Interface Util: 
issued_total_row = 23174 
issued_total_col = 93368 
Row_Bus_Util =  0.042712 
CoL_Bus_Util = 0.172086 
Either_Row_CoL_Bus_Util = 0.211986 
Issued_on_Two_Bus_Simul_Util = 0.002813 
issued_two_Eff = 0.013268 
queue_avg = 6.578788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.57879

========= L2 cache stats =========
L2_cache_bank[0]: Access = 198899, Miss = 60522, Miss_rate = 0.304, Pending_hits = 81, Reservation_fails = 393
L2_cache_bank[1]: Access = 198261, Miss = 56910, Miss_rate = 0.287, Pending_hits = 59, Reservation_fails = 42
L2_cache_bank[2]: Access = 193393, Miss = 55854, Miss_rate = 0.289, Pending_hits = 51, Reservation_fails = 128
L2_cache_bank[3]: Access = 198259, Miss = 56576, Miss_rate = 0.285, Pending_hits = 68, Reservation_fails = 37
L2_cache_bank[4]: Access = 194277, Miss = 56335, Miss_rate = 0.290, Pending_hits = 74, Reservation_fails = 235
L2_cache_bank[5]: Access = 193989, Miss = 57093, Miss_rate = 0.294, Pending_hits = 58, Reservation_fails = 34
L2_cache_bank[6]: Access = 192636, Miss = 55558, Miss_rate = 0.288, Pending_hits = 58, Reservation_fails = 48
L2_cache_bank[7]: Access = 192991, Miss = 55904, Miss_rate = 0.290, Pending_hits = 61, Reservation_fails = 44
L2_cache_bank[8]: Access = 197349, Miss = 57013, Miss_rate = 0.289, Pending_hits = 49, Reservation_fails = 34
L2_cache_bank[9]: Access = 192435, Miss = 54975, Miss_rate = 0.286, Pending_hits = 35, Reservation_fails = 41
L2_cache_bank[10]: Access = 196428, Miss = 56033, Miss_rate = 0.285, Pending_hits = 54, Reservation_fails = 33
L2_cache_bank[11]: Access = 194223, Miss = 55950, Miss_rate = 0.288, Pending_hits = 44, Reservation_fails = 42
L2_total_cache_accesses = 2343140
L2_total_cache_misses = 678723
L2_total_cache_miss_rate = 0.2897
L2_total_cache_pending_hits = 692
L2_total_cache_reservation_fails = 1111
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1553911
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 364
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 123188
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 472
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 387989
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 109516
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 262
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 27854
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 139666
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 524
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2065452
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277298
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 472
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 524
L2_cache_data_port_util = 0.340
L2_cache_fill_port_util = 0.104

icnt_total_pkts_mem_to_simt=2343140
icnt_total_pkts_simt_to_mem=793766
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 87.3079
	minimum = 5
	maximum = 510
Network latency average = 79.032
	minimum = 5
	maximum = 510
Slowest packet = 2446275
Flit latency average = 79.0297
	minimum = 5
	maximum = 510
Slowest flit = 2446382
Fragmentation average = 0.000247922
	minimum = 0
	maximum = 469
Injected packet rate average = 0.32313
	minimum = 0.104557 (at node 1)
	maximum = 0.56212 (at node 18)
Accepted packet rate average = 0.32313
	minimum = 0.17297 (at node 22)
	maximum = 0.472617 (at node 7)
Injected flit rate average = 0.323143
	minimum = 0.104589 (at node 1)
	maximum = 0.56212 (at node 18)
Accepted flit rate average= 0.323143
	minimum = 0.172989 (at node 22)
	maximum = 0.472617 (at node 7)
Injected packet length average = 1.00004
Accepted packet length average = 1.00004
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.4386 (13 samples)
	minimum = 5 (13 samples)
	maximum = 197.308 (13 samples)
Network latency average = 31.4156 (13 samples)
	minimum = 5 (13 samples)
	maximum = 190.769 (13 samples)
Flit latency average = 31.4153 (13 samples)
	minimum = 5 (13 samples)
	maximum = 190.769 (13 samples)
Fragmentation average = 1.90709e-05 (13 samples)
	minimum = 0 (13 samples)
	maximum = 36.0769 (13 samples)
Injected packet rate average = 0.127358 (13 samples)
	minimum = 0.0571643 (13 samples)
	maximum = 0.312626 (13 samples)
Accepted packet rate average = 0.127358 (13 samples)
	minimum = 0.0773394 (13 samples)
	maximum = 0.276125 (13 samples)
Injected flit rate average = 0.12736 (13 samples)
	minimum = 0.0571667 (13 samples)
	maximum = 0.312626 (13 samples)
Accepted flit rate average = 0.12736 (13 samples)
	minimum = 0.0773448 (13 samples)
	maximum = 0.276125 (13 samples)
Injected packet size average = 1.00002 (13 samples)
Accepted packet size average = 1.00002 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 32 sec (92 sec)
gpgpu_simulation_rate = 226021 (inst/sec)
gpgpu_simulation_rate = 4467 (cycle/sec)
gpgpu_silicon_slowdown = 156704x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd70..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe310efd6c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f2c8e9af9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 4083
gpu_sim_insn = 1323702
gpu_ipc =     324.1984
gpu_tot_sim_cycle = 415125
gpu_tot_sim_insn = 22117662
gpu_tot_ipc =      53.2795
gpu_tot_issued_cta = 1792
gpu_occupancy = 74.8685% 
gpu_tot_occupancy = 80.6657% 
max_total_param_size = 0
gpu_stall_dramfull = 601032
gpu_stall_icnt2sh    = 1150065
partiton_level_parallism =       2.1318
partiton_level_parallism_total  =       1.9328
partiton_level_parallism_util =       2.8177
partiton_level_parallism_util_total  =       2.3935
L2_BW  =      56.1783 GB/Sec
L2_BW_total  =     126.9876 GB/Sec
gpu_total_sim_rate=235294

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 948942
	L1I_total_cache_misses = 1221
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3901
L1D_cache:
	L1D_cache_core[0]: Access = 64421, Miss = 52679, Miss_rate = 0.818, Pending_hits = 5731, Reservation_fails = 215768
	L1D_cache_core[1]: Access = 54985, Miss = 44543, Miss_rate = 0.810, Pending_hits = 5030, Reservation_fails = 172759
	L1D_cache_core[2]: Access = 67298, Miss = 55372, Miss_rate = 0.823, Pending_hits = 5925, Reservation_fails = 234730
	L1D_cache_core[3]: Access = 64644, Miss = 53046, Miss_rate = 0.821, Pending_hits = 5786, Reservation_fails = 222098
	L1D_cache_core[4]: Access = 68073, Miss = 56128, Miss_rate = 0.825, Pending_hits = 5911, Reservation_fails = 237589
	L1D_cache_core[5]: Access = 67183, Miss = 55225, Miss_rate = 0.822, Pending_hits = 5980, Reservation_fails = 235148
	L1D_cache_core[6]: Access = 65707, Miss = 53961, Miss_rate = 0.821, Pending_hits = 5728, Reservation_fails = 227223
	L1D_cache_core[7]: Access = 67578, Miss = 55753, Miss_rate = 0.825, Pending_hits = 6062, Reservation_fails = 234845
	L1D_cache_core[8]: Access = 68937, Miss = 56475, Miss_rate = 0.819, Pending_hits = 6049, Reservation_fails = 232180
	L1D_cache_core[9]: Access = 66225, Miss = 54348, Miss_rate = 0.821, Pending_hits = 5735, Reservation_fails = 221150
	L1D_cache_core[10]: Access = 68021, Miss = 55959, Miss_rate = 0.823, Pending_hits = 6025, Reservation_fails = 237292
	L1D_cache_core[11]: Access = 62481, Miss = 50976, Miss_rate = 0.816, Pending_hits = 5599, Reservation_fails = 204609
	L1D_cache_core[12]: Access = 61554, Miss = 49998, Miss_rate = 0.812, Pending_hits = 5500, Reservation_fails = 200517
	L1D_cache_core[13]: Access = 65114, Miss = 53431, Miss_rate = 0.821, Pending_hits = 5640, Reservation_fails = 223569
	L1D_cache_core[14]: Access = 60838, Miss = 49527, Miss_rate = 0.814, Pending_hits = 5387, Reservation_fails = 208573
	L1D_total_cache_accesses = 973059
	L1D_total_cache_misses = 797421
	L1D_total_cache_miss_rate = 0.8195
	L1D_total_cache_pending_hits = 86088
	L1D_total_cache_reservation_fails = 3308050
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.089
L1C_cache:
	L1C_total_cache_accesses = 172032
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3139
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 85027
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 85794
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 516875
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3293106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 171552
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3139
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4523
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 280546
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14944
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 947721
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1221
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3901
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 687696
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172032
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285363
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 948942

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2777391
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 160
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 515555
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3139
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 14944
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3901
ctas_completed 1792, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3083, 2415, 2382, 2697, 2819, 2682, 2665, 2613, 1955, 2424, 2591, 2548, 2173, 2458, 2267, 2531, 2436, 2087, 2534, 2702, 2633, 2473, 2411, 2643, 2287, 2310, 2129, 2486, 2696, 2460, 2130, 2695, 2685, 2547, 2541, 2550, 2456, 2360, 3246, 2322, 2622, 3186, 2780, 2530, 2779, 2550, 2297, 2516, 
gpgpu_n_tot_thrd_icount = 57485600
gpgpu_n_tot_w_icount = 1796425
gpgpu_n_stall_shd_mem = 3637859
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 516875
gpgpu_n_mem_write_global = 285363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3139
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3139
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3079331
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 555389
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6725440	W0_Idle:719515	W0_Scoreboard:2372858	W1:392777	W2:190608	W3:134723	W4:109058	W5:84019	W6:56624	W7:40107	W8:25994	W9:20103	W10:17217	W11:17927	W12:19348	W13:22458	W14:22054	W15:24801	W16:22228	W17:18569	W18:13936	W19:8154	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
single_issue_nums: WS0:896356	WS1:900069	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4135000 {8:516875,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11418584 {40:285310,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 82700000 {40:2067500,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2283920 {8:285490,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1887 
max_icnt2mem_latency = 1641 
maxmrqlatency = 914 
max_icnt2sh_latency = 340 
averagemflatency = 401 
avg_icnt2mem_latency = 66 
avg_mrq_latency = 30 
avg_icnt2sh_latency = 103 
mrq_lat_table:119160 	38013 	34366 	36426 	178593 	78455 	38079 	18556 	5265 	257 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	546805 	1210561 	585994 	9660 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	35 	12 	238593 	100308 	215934 	216723 	30462 	218 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	119136 	99456 	99176 	153230 	1128393 	752724 	905 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	182 	628 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        83        68        96       113       108        80        88        64       120        90       156       120       140       156        80        77 
dram[1]:       112        96        90        76       104        84        80        96       120       120       128       208       100       120        80        87 
dram[2]:        80       112       100        81        96       128        88        96       128       128       153       192       120       116        77       109 
dram[3]:        96        65        83       116       104        96        65        80       124       108       104       168       100       168        94        77 
dram[4]:        60        96        98        80        72        92        72        76       124       112       136       148       212       112       108        70 
dram[5]:        81        77        90       109       104        64        84        96       120       124       237       252       116       104        81        80 
maximum service time to same row:
dram[0]:      7789      7841      8190      8031      9064      4875      6199      7155      8441      7939     10975     12188     15879     12043      7731      8195 
dram[1]:      7813      8744      7818      8242      5396      9943      6896      8622      7243      8652     16068     19074     10872     10860      9928      7334 
dram[2]:      7412      9106      7652      8687      8122      6072      4088      9162      8341      9706     14775     31920      9491     13103     10276      7107 
dram[3]:      7794      7960      7404      8692      8463      6285     13084      4362      8557      9437      9044     19645      8562     20273      8116      7522 
dram[4]:      7903      8018      8707      8317      8015      8121      5225      6959      7331     10803     19124     13049      6365     11300      7759     10994 
dram[5]:      5397      7735      7721      7379      8778      5439      4642      5871     13303      9867     45200     30740     18275     13199      8623      8152 
average row accesses per activate:
dram[0]:  6.830385  7.142560  7.416059  7.473557  6.937500  6.948798  6.542670  6.406816 10.297189  9.336843 12.541237 11.789873  8.917975  9.705667  7.130607  7.530239 
dram[1]:  6.896622  7.388949  7.423171  7.188372  6.719880  6.920168  6.402186  6.364316  8.974490  9.817307 10.142539 10.103672  9.141093  9.331588  7.190272  7.131367 
dram[2]:  6.962963  7.081257  7.493064  7.409581  7.279736  6.968944  6.337272  6.580021  9.023766 10.308300 11.374118 11.822115  9.223570  8.517799  6.695652  6.919585 
dram[3]:  6.969050  7.069296  7.877947  7.483146  7.029221  6.764021  6.468354  6.174482  9.305115  9.878957 11.823219 12.268542  8.772882  8.812808  7.540230  7.207650 
dram[4]:  7.037776  7.261672  7.681013  7.542139  7.093784  7.000000  6.564641  6.536613  9.621377  9.654917 11.149883 11.379221  9.089376  9.470377  7.114286  7.100996 
dram[5]:  6.951042  7.205376  7.693402  7.408974  6.751527  7.034298  6.551685  6.584091 10.241966 10.393763 11.955145 12.402144  9.688612  8.822660  7.326897  6.840206 
average row locality = 547170/70369 = 7.775725
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       368       355       347       351       399       413       595       582       298       357       115       110       139       131       342       351 
dram[1]:       351       354       342       322       378       397       574       617       340       323       136       112       127       125       344       349 
dram[2]:       372       342       374       354       374       410       592       596       354       293       136       127       142       145       340       354 
dram[3]:       390       344       339       337       399       401       571       601       344       323       122       111       145       147       343       345 
dram[4]:       358       360       351       335       402       428       600       584       316       312       114        99       137       135       358       336 
dram[5]:       363       370       332       353       409       419       590       606       302       336       120        96       134       152       331       338 
total dram writes = 31487
bank skew: 617/96 = 6.43
chip skew: 5305/5191 = 1.02
average mf latency per bank:
dram[0]:      16953     21520     17434     20496     15078     17887      9874     12566     33949     25108    152146    207210    125528    166315     15639     18165
dram[1]:      17770     20419     17746     22400     16162     18149     10450     11182     22612     27138    131453    204138    143618    173523     15050     17994
dram[2]:      17965     18393     17823     18069     17769     15234     10756     10233     22411     27300    141089    153201    136740    120786     16793     15588
dram[3]:      16459     17881     18620     18082     15717     14933     10382      9430     22517     23325    153636    161823    132396    106993     15962     14907
dram[4]:      20636     16140     20695     16936     18152     13798     11761      9549     29153     22670    207912    176545    167230    116690     18079     14117
dram[5]:      19578     17389     20790     17756     16601     15130     11047      9787     28550     23989    176194    202574    156233    116137     18285     16512
maximum mf latency per bank:
dram[0]:       1427      1450      1308      1453      1316      1615      1386      1595      1333      1509      1186      1441      1181      1450      1223      1412
dram[1]:       1758      1419      1356      1439      1234      1460      1497      1463      1301      1361      1167      1396      1203      1470      1210      1440
dram[2]:       1415      1461      1415      1361      1414      1487      1513      1676      1462      1338      1256      1887      1304      1279      1456      1663
dram[3]:       1503      1601      1440      1633      1422      1433      1391      1485      1486      1426      1469      1449      1292      1390      1480      1421
dram[4]:       1465      1511      1380      1481      1487      1422      1437      1321      1388      1350      1477      1207      1413      1488      1501      1481
dram[5]:       1585      1307      1289      1267      1609      1248      1336      1377      1309      1344      1289      1354      1262      1240      1497      1624
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=547954 n_nop=431454 n_act=11778 n_pre=11762 n_ref_event=94501270756944 n_req=92088 n_rd=86440 n_rd_L2_A=0 n_write=0 n_wr_bk=8115 bw_util=0.3451
n_activity=349973 dram_eff=0.5404
bk0: 6085a 475908i bk1: 6396a 474167i bk2: 5678a 483501i bk3: 5765a 479788i bk4: 6043a 475399i bk5: 6153a 470400i bk6: 5390a 472282i bk7: 5427a 468933i bk8: 4952a 502003i bk9: 5116a 501786i bk10: 4804a 513282i bk11: 4596a 515529i bk12: 4965a 505000i bk13: 5176a 506651i bk14: 4964a 487353i bk15: 4930a 488082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872187
Row_Buffer_Locality_read = 0.902788
Row_Buffer_Locality_write = 0.403860
Bank_Level_Parallism = 3.272936
Bank_Level_Parallism_Col = 0.675775
Bank_Level_Parallism_Ready = 1.644726
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.345120 
total_CMD = 547954 
util_bw = 189110 
Wasted_Col = 97661 
Wasted_Row = 30569 
Idle = 230614 

BW Util Bottlenecks: 
RCDc_limit = 50233 
RCDWRc_limit = 10201 
WTRc_limit = 18439 
RTWc_limit = 72506 
CCDLc_limit = 53276 
rwq = 0 
CCDLc_limit_alone = 41242 
WTRc_limit_alone = 17426 
RTWc_limit_alone = 61485 

Commands details: 
total_CMD = 547954 
n_nop = 431454 
Read = 86440 
Write = 0 
L2_Alloc = 0 
L2_WB = 8115 
n_act = 11778 
n_pre = 11762 
n_ref = 94501270756944 
n_req = 92088 
total_req = 94555 

Dual Bus Interface Util: 
issued_total_row = 23540 
issued_total_col = 94555 
Row_Bus_Util =  0.042960 
CoL_Bus_Util = 0.172560 
Either_Row_CoL_Bus_Util = 0.212609 
Issued_on_Two_Bus_Simul_Util = 0.002911 
issued_two_Eff = 0.013691 
queue_avg = 6.609204 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.6092
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=547954 n_nop=431800 n_act=11990 n_pre=11974 n_ref_event=0 n_req=91413 n_rd=85695 n_rd_L2_A=0 n_write=0 n_wr_bk=8141 bw_util=0.3425
n_activity=350783 dram_eff=0.535
bk0: 6244a 473638i bk1: 6319a 473415i bk2: 5675a 482688i bk3: 5758a 481848i bk4: 6184a 474080i bk5: 6075a 471030i bk6: 5258a 469789i bk7: 5369a 471526i bk8: 5076a 499711i bk9: 4920a 504722i bk10: 4476a 512097i bk11: 4612a 513881i bk12: 5045a 503919i bk13: 5206a 505778i bk14: 4612a 489440i bk15: 4866a 486888i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868903
Row_Buffer_Locality_read = 0.899959
Row_Buffer_Locality_write = 0.403463
Bank_Level_Parallism = 3.272701
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.639053
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.342496 
total_CMD = 547954 
util_bw = 187672 
Wasted_Col = 99861 
Wasted_Row = 31064 
Idle = 229357 

BW Util Bottlenecks: 
RCDc_limit = 51482 
RCDWRc_limit = 10384 
WTRc_limit = 20013 
RTWc_limit = 73897 
CCDLc_limit = 53747 
rwq = 0 
CCDLc_limit_alone = 41445 
WTRc_limit_alone = 18969 
RTWc_limit_alone = 62639 

Commands details: 
total_CMD = 547954 
n_nop = 431800 
Read = 85695 
Write = 0 
L2_Alloc = 0 
L2_WB = 8141 
n_act = 11990 
n_pre = 11974 
n_ref = 0 
n_req = 91413 
total_req = 93836 

Dual Bus Interface Util: 
issued_total_row = 23964 
issued_total_col = 93836 
Row_Bus_Util =  0.043734 
CoL_Bus_Util = 0.171248 
Either_Row_CoL_Bus_Util = 0.211978 
Issued_on_Two_Bus_Simul_Util = 0.003004 
issued_two_Eff = 0.014171 
queue_avg = 6.594262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.59426
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=547954 n_nop=431655 n_act=11880 n_pre=11864 n_ref_event=0 n_req=91674 n_rd=85988 n_rd_L2_A=0 n_write=0 n_wr_bk=8166 bw_util=0.3437
n_activity=349238 dram_eff=0.5392
bk0: 6102a 477646i bk1: 6067a 476650i bk2: 5515a 484314i bk3: 5744a 478607i bk4: 6122a 473616i bk5: 6222a 470746i bk6: 5337a 472173i bk7: 5533a 470501i bk8: 4728a 501216i bk9: 5052a 504135i bk10: 4760a 511546i bk11: 4848a 511058i bk12: 5165a 503395i bk13: 5097a 503125i bk14: 4809a 487052i bk15: 4887a 483380i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870476
Row_Buffer_Locality_read = 0.901335
Row_Buffer_Locality_write = 0.403799
Bank_Level_Parallism = 3.300437
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.653339
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.343657 
total_CMD = 547954 
util_bw = 188308 
Wasted_Col = 98856 
Wasted_Row = 30490 
Idle = 230300 

BW Util Bottlenecks: 
RCDc_limit = 51070 
RCDWRc_limit = 10360 
WTRc_limit = 19182 
RTWc_limit = 72761 
CCDLc_limit = 53773 
rwq = 0 
CCDLc_limit_alone = 41485 
WTRc_limit_alone = 18273 
RTWc_limit_alone = 61382 

Commands details: 
total_CMD = 547954 
n_nop = 431655 
Read = 85988 
Write = 0 
L2_Alloc = 0 
L2_WB = 8166 
n_act = 11880 
n_pre = 11864 
n_ref = 0 
n_req = 91674 
total_req = 94154 

Dual Bus Interface Util: 
issued_total_row = 23744 
issued_total_col = 94154 
Row_Bus_Util =  0.043332 
CoL_Bus_Util = 0.171828 
Either_Row_CoL_Bus_Util = 0.212242 
Issued_on_Two_Bus_Simul_Util = 0.002918 
issued_two_Eff = 0.013749 
queue_avg = 6.676113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.67611
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=547954 n_nop=433980 n_act=11559 n_pre=11543 n_ref_event=0 n_req=89931 n_rd=84329 n_rd_L2_A=0 n_write=0 n_wr_bk=8074 bw_util=0.3373
n_activity=344393 dram_eff=0.5366
bk0: 6062a 475827i bk1: 6173a 475611i bk2: 5263a 485843i bk3: 5586a 481329i bk4: 6001a 474671i bk5: 5881a 474202i bk6: 5070a 473400i bk7: 5060a 469110i bk8: 5080a 502771i bk9: 5124a 503393i bk10: 4412a 514212i bk11: 4732a 513771i bk12: 5025a 506975i bk13: 5196a 504316i bk14: 4830a 488589i bk15: 4834a 487670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871535
Row_Buffer_Locality_read = 0.902845
Row_Buffer_Locality_write = 0.400214
Bank_Level_Parallism = 3.276060
Bank_Level_Parallism_Col = 3.013623
Bank_Level_Parallism_Ready = 1.659289
write_to_read_ratio_blp_rw_average = 0.302953
GrpLevelPara = 1.989882 

BW Util details:
bwutil = 0.337266 
total_CMD = 547954 
util_bw = 184806 
Wasted_Col = 98061 
Wasted_Row = 29909 
Idle = 235178 

BW Util Bottlenecks: 
RCDc_limit = 49950 
RCDWRc_limit = 10335 
WTRc_limit = 18671 
RTWc_limit = 71661 
CCDLc_limit = 52798 
rwq = 0 
CCDLc_limit_alone = 41043 
WTRc_limit_alone = 17711 
RTWc_limit_alone = 60866 

Commands details: 
total_CMD = 547954 
n_nop = 433980 
Read = 84329 
Write = 0 
L2_Alloc = 0 
L2_WB = 8074 
n_act = 11559 
n_pre = 11543 
n_ref = 0 
n_req = 89931 
total_req = 92403 

Dual Bus Interface Util: 
issued_total_row = 23102 
issued_total_col = 92403 
Row_Bus_Util =  0.042160 
CoL_Bus_Util = 0.168633 
Either_Row_CoL_Bus_Util = 0.207999 
Issued_on_Two_Bus_Simul_Util = 0.002794 
issued_two_Eff = 0.013433 
queue_avg = 6.575995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.576
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=547954 n_nop=433015 n_act=11603 n_pre=11587 n_ref_event=4565658604079112714 n_req=90801 n_rd=85121 n_rd_L2_A=0 n_write=0 n_wr_bk=8144 bw_util=0.3404
n_activity=348793 dram_eff=0.5348
bk0: 6219a 474657i bk1: 6232a 475532i bk2: 5609a 482700i bk3: 5570a 481220i bk4: 6001a 472123i bk5: 5874a 472623i bk6: 5341a 472388i bk7: 5129a 473232i bk8: 5128a 501438i bk9: 5028a 503664i bk10: 4696a 512205i bk11: 4328a 515048i bk12: 5240a 504310i bk13: 5113a 505409i bk14: 5031a 484615i bk15: 4582a 490102i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872314
Row_Buffer_Locality_read = 0.902527
Row_Buffer_Locality_write = 0.419542
Bank_Level_Parallism = 3.278785
Bank_Level_Parallism_Col = 3.024975
Bank_Level_Parallism_Ready = 1.683395
write_to_read_ratio_blp_rw_average = 0.305352
GrpLevelPara = 1.991820 

BW Util details:
bwutil = 0.340412 
total_CMD = 547954 
util_bw = 186530 
Wasted_Col = 99302 
Wasted_Row = 30269 
Idle = 231853 

BW Util Bottlenecks: 
RCDc_limit = 50561 
RCDWRc_limit = 10228 
WTRc_limit = 19009 
RTWc_limit = 72113 
CCDLc_limit = 53338 
rwq = 0 
CCDLc_limit_alone = 41268 
WTRc_limit_alone = 18076 
RTWc_limit_alone = 60976 

Commands details: 
total_CMD = 547954 
n_nop = 433015 
Read = 85121 
Write = 0 
L2_Alloc = 0 
L2_WB = 8144 
n_act = 11603 
n_pre = 11587 
n_ref = 4565658604079112714 
n_req = 90801 
total_req = 93265 

Dual Bus Interface Util: 
issued_total_row = 23190 
issued_total_col = 93265 
Row_Bus_Util =  0.042321 
CoL_Bus_Util = 0.170206 
Either_Row_CoL_Bus_Util = 0.209760 
Issued_on_Two_Bus_Simul_Util = 0.002767 
issued_two_Eff = 0.013190 
queue_avg = 6.524673 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.52467
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=547954 n_nop=432558 n_act=11603 n_pre=11587 n_ref_event=0 n_req=91263 n_rd=85670 n_rd_L2_A=0 n_write=0 n_wr_bk=8062 bw_util=0.3421
n_activity=351372 dram_eff=0.5335
bk0: 6199a 475790i bk1: 6250a 475654i bk2: 5532a 483919i bk3: 5364a 484963i bk4: 6103a 473821i bk5: 6057a 471966i bk6: 5255a 473679i bk7: 5208a 473222i bk8: 5248a 503112i bk9: 5144a 503914i bk10: 4460a 514188i bk11: 4572a 515365i bk12: 5309a 505631i bk13: 5208a 501901i bk14: 4897a 487536i bk15: 4864a 486270i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872961
Row_Buffer_Locality_read = 0.903513
Row_Buffer_Locality_write = 0.404970
Bank_Level_Parallism = 3.227555
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.643238
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.342116 
total_CMD = 547954 
util_bw = 187464 
Wasted_Col = 98907 
Wasted_Row = 31774 
Idle = 229809 

BW Util Bottlenecks: 
RCDc_limit = 50282 
RCDWRc_limit = 10150 
WTRc_limit = 18163 
RTWc_limit = 70376 
CCDLc_limit = 52898 
rwq = 0 
CCDLc_limit_alone = 41146 
WTRc_limit_alone = 17201 
RTWc_limit_alone = 59586 

Commands details: 
total_CMD = 547954 
n_nop = 432558 
Read = 85670 
Write = 0 
L2_Alloc = 0 
L2_WB = 8062 
n_act = 11603 
n_pre = 11587 
n_ref = 0 
n_req = 91263 
total_req = 93732 

Dual Bus Interface Util: 
issued_total_row = 23190 
issued_total_col = 93732 
Row_Bus_Util =  0.042321 
CoL_Bus_Util = 0.171058 
Either_Row_CoL_Bus_Util = 0.210594 
Issued_on_Two_Bus_Simul_Util = 0.002785 
issued_two_Eff = 0.013224 
queue_avg = 6.522279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.52228

========= L2 cache stats =========
L2_cache_bank[0]: Access = 201635, Miss = 62914, Miss_rate = 0.312, Pending_hits = 81, Reservation_fails = 393
L2_cache_bank[1]: Access = 198941, Miss = 57246, Miss_rate = 0.288, Pending_hits = 59, Reservation_fails = 42
L2_cache_bank[2]: Access = 194081, Miss = 56198, Miss_rate = 0.290, Pending_hits = 51, Reservation_fails = 128
L2_cache_bank[3]: Access = 198939, Miss = 56912, Miss_rate = 0.286, Pending_hits = 68, Reservation_fails = 37
L2_cache_bank[4]: Access = 194965, Miss = 56679, Miss_rate = 0.291, Pending_hits = 74, Reservation_fails = 235
L2_cache_bank[5]: Access = 194669, Miss = 57437, Miss_rate = 0.295, Pending_hits = 58, Reservation_fails = 34
L2_cache_bank[6]: Access = 193324, Miss = 55902, Miss_rate = 0.289, Pending_hits = 58, Reservation_fails = 48
L2_cache_bank[7]: Access = 193671, Miss = 56244, Miss_rate = 0.290, Pending_hits = 61, Reservation_fails = 44
L2_cache_bank[8]: Access = 198029, Miss = 57349, Miss_rate = 0.290, Pending_hits = 49, Reservation_fails = 34
L2_cache_bank[9]: Access = 193115, Miss = 55319, Miss_rate = 0.286, Pending_hits = 35, Reservation_fails = 41
L2_cache_bank[10]: Access = 197108, Miss = 56365, Miss_rate = 0.286, Pending_hits = 54, Reservation_fails = 33
L2_cache_bank[11]: Access = 194903, Miss = 56294, Miss_rate = 0.289, Pending_hits = 44, Reservation_fails = 42
L2_total_cache_accesses = 2353380
L2_total_cache_misses = 684859
L2_total_cache_miss_rate = 0.2910
L2_total_cache_pending_hits = 692
L2_total_cache_reservation_fails = 1111
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1553919
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 364
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 123192
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 472
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 390025
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 113612
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 262
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 28367
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 143249
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 524
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2067500
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285490
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 472
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 524
L2_cache_data_port_util = 0.337
L2_cache_fill_port_util = 0.103

icnt_total_pkts_mem_to_simt=2353380
icnt_total_pkts_simt_to_mem=802470
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 70.7066
	minimum = 5
	maximum = 418
Network latency average = 67.0595
	minimum = 5
	maximum = 389
Slowest packet = 3139696
Flit latency average = 67.0595
	minimum = 5
	maximum = 389
Slowest flit = 3141708
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.171842
	minimum = 0.116581 (at node 5)
	maximum = 0.670096 (at node 15)
Accepted packet rate average = 0.171842
	minimum = 0.135685 (at node 16)
	maximum = 0.637766 (at node 15)
Injected flit rate average = 0.171842
	minimum = 0.116581 (at node 5)
	maximum = 0.670096 (at node 15)
Accepted flit rate average= 0.171842
	minimum = 0.135685 (at node 16)
	maximum = 0.637766 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.1006 (14 samples)
	minimum = 5 (14 samples)
	maximum = 213.071 (14 samples)
Network latency average = 33.9616 (14 samples)
	minimum = 5 (14 samples)
	maximum = 204.929 (14 samples)
Flit latency average = 33.9613 (14 samples)
	minimum = 5 (14 samples)
	maximum = 204.929 (14 samples)
Fragmentation average = 1.77087e-05 (14 samples)
	minimum = 0 (14 samples)
	maximum = 33.5 (14 samples)
Injected packet rate average = 0.130536 (14 samples)
	minimum = 0.0614083 (14 samples)
	maximum = 0.33816 (14 samples)
Accepted packet rate average = 0.130536 (14 samples)
	minimum = 0.0815069 (14 samples)
	maximum = 0.301956 (14 samples)
Injected flit rate average = 0.130538 (14 samples)
	minimum = 0.0614106 (14 samples)
	maximum = 0.33816 (14 samples)
Accepted flit rate average = 0.130538 (14 samples)
	minimum = 0.081512 (14 samples)
	maximum = 0.301956 (14 samples)
Injected packet size average = 1.00002 (14 samples)
Accepted packet size average = 1.00002 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 34 sec (94 sec)
gpgpu_simulation_rate = 235294 (inst/sec)
gpgpu_simulation_rate = 4416 (cycle/sec)
gpgpu_silicon_slowdown = 158514x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd30..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe310efde0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f2c8e9adc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 102439
gpu_sim_insn = 2766132
gpu_ipc =      27.0027
gpu_tot_sim_cycle = 517564
gpu_tot_sim_insn = 24883794
gpu_tot_ipc =      48.0787
gpu_tot_issued_cta = 1920
gpu_occupancy = 88.0073% 
gpu_tot_occupancy = 82.1512% 
max_total_param_size = 0
gpu_stall_dramfull = 775110
gpu_stall_icnt2sh    = 1489290
partiton_level_parallism =       1.6449
partiton_level_parallism_total  =       1.8758
partiton_level_parallism_util =       2.0182
partiton_level_parallism_util_total  =       2.3187
L2_BW  =     143.2140 GB/Sec
L2_BW_total  =     130.1992 GB/Sec
gpu_total_sim_rate=216380

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1118208
	L1I_total_cache_misses = 1221
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3901
L1D_cache:
	L1D_cache_core[0]: Access = 77811, Miss = 64210, Miss_rate = 0.825, Pending_hits = 6431, Reservation_fails = 290956
	L1D_cache_core[1]: Access = 68390, Miss = 56123, Miss_rate = 0.821, Pending_hits = 5717, Reservation_fails = 251169
	L1D_cache_core[2]: Access = 81256, Miss = 67453, Miss_rate = 0.830, Pending_hits = 6619, Reservation_fails = 312289
	L1D_cache_core[3]: Access = 77186, Miss = 63873, Miss_rate = 0.828, Pending_hits = 6378, Reservation_fails = 293042
	L1D_cache_core[4]: Access = 81540, Miss = 67778, Miss_rate = 0.831, Pending_hits = 6582, Reservation_fails = 315632
	L1D_cache_core[5]: Access = 79127, Miss = 65551, Miss_rate = 0.828, Pending_hits = 6557, Reservation_fails = 306540
	L1D_cache_core[6]: Access = 76471, Miss = 63144, Miss_rate = 0.826, Pending_hits = 6257, Reservation_fails = 287090
	L1D_cache_core[7]: Access = 79645, Miss = 66293, Miss_rate = 0.832, Pending_hits = 6651, Reservation_fails = 304727
	L1D_cache_core[8]: Access = 82479, Miss = 68268, Miss_rate = 0.828, Pending_hits = 6659, Reservation_fails = 310096
	L1D_cache_core[9]: Access = 79761, Miss = 66054, Miss_rate = 0.828, Pending_hits = 6434, Reservation_fails = 299686
	L1D_cache_core[10]: Access = 81464, Miss = 67633, Miss_rate = 0.830, Pending_hits = 6653, Reservation_fails = 313282
	L1D_cache_core[11]: Access = 76146, Miss = 62787, Miss_rate = 0.825, Pending_hits = 6300, Reservation_fails = 281720
	L1D_cache_core[12]: Access = 74516, Miss = 61215, Miss_rate = 0.822, Pending_hits = 6155, Reservation_fails = 272743
	L1D_cache_core[13]: Access = 76917, Miss = 63642, Miss_rate = 0.827, Pending_hits = 6217, Reservation_fails = 291978
	L1D_cache_core[14]: Access = 74520, Miss = 61446, Miss_rate = 0.825, Pending_hits = 6049, Reservation_fails = 287240
	L1D_total_cache_accesses = 1167229
	L1D_total_cache_misses = 965470
	L1D_total_cache_miss_rate = 0.8271
	L1D_total_cache_pending_hits = 95659
	L1D_total_cache_reservation_fails = 4418190
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.093
L1C_cache:
	L1C_total_cache_accesses = 186368
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0026
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3139
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 101130
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 95357
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 679021
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4403246
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 185888
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3139
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4970
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 302
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 286449
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14944
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1116987
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1221
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3901
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 875508
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 186368
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291721
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1118208

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3693290
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 160
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 709796
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3139
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 14944
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3901
ctas_completed 1920, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3526, 2869, 2903, 3064, 3274, 3092, 3097, 2982, 2378, 2867, 3035, 2928, 2594, 2890, 2709, 2965, 2838, 2532, 2955, 3104, 3088, 2938, 2789, 3064, 2732, 2720, 2659, 2930, 3097, 2913, 2583, 3151, 3084, 2926, 2931, 3003, 2836, 2772, 3700, 2724, 3075, 3567, 3202, 2864, 3180, 2971, 2738, 2841, 
gpgpu_n_tot_thrd_icount = 66835232
gpgpu_n_tot_w_icount = 2088601
gpgpu_n_stall_shd_mem = 4825280
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 679021
gpgpu_n_mem_write_global = 291721
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3139
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3139
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4125767
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 696374
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8887293	W0_Idle:765667	W0_Scoreboard:2818817	W1:443314	W2:211716	W3:149456	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
single_issue_nums: WS0:1043566	WS1:1045035	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5432168 {8:679021,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11672904 {40:291668,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 108643360 {40:2716084,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2334784 {8:291848,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1887 
max_icnt2mem_latency = 1641 
maxmrqlatency = 914 
max_icnt2sh_latency = 340 
averagemflatency = 397 
avg_icnt2mem_latency = 66 
avg_mrq_latency = 32 
avg_icnt2sh_latency = 104 
mrq_lat_table:135416 	44905 	40160 	42375 	194514 	87284 	45420 	24291 	7869 	351 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	706634 	1582573 	705223 	13532 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	35 	12 	260113 	114156 	266201 	287928 	41996 	348 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	134719 	117551 	122669 	199822 	1447388 	984627 	1186 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	189 	820 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       112       112        96       113       108        88        88        88       128       129       156       128       140       156        88        80 
dram[1]:       112        96       112        76       104        84        80        96       131       132       128       208       100       148        84        87 
dram[2]:        93       112       112        95        96       128        88        96       129       129       153       192       120       116        77       109 
dram[3]:       128       116        83       116       104        96        72        88       128       124       112       168       104       168        94        77 
dram[4]:       100       104        98       104       120        92        72        76       131       128       136       148       212       112       108        70 
dram[5]:        84       120        90       109       104        72        84        96       126       128       237       252       116       112        92        80 
maximum service time to same row:
dram[0]:     13091     11903     16272     14305     11762     13306     11391      8872     12878     14388     17979     13544     16223     12043     15280     21178 
dram[1]:     11858     10826     12040     13462     18463     25905     13747      8622      7243     15244     16887     19074     10872     12666     13347     11358 
dram[2]:     11478      9106      8849     13957     11300     17666     17152     11056      9971     18419     14775     31920     13265     15928     11628     17722 
dram[3]:     20145     14346     10437     17540     11431     11543     18352      8803     21502      9437     18060     19645     22620     21750     22604     14543 
dram[4]:     11490      8031     16860     12973     10459     10616     10178     11706     19680     13903     19124     14938      9962     20699     12969     14436 
dram[5]:     16934     10719     16504     16078      8778     21223      8822      7093     13303      9867     45200     30740     18275     14713     14827     15342 
average row accesses per activate:
dram[0]:  7.232717  7.627335  7.987457  7.914798  7.242899  7.212644  6.800000  6.669549 10.397138  9.324031 12.892018 12.240741  9.549669 10.089983  7.579532  7.944228 
dram[1]:  7.375242  7.801628  8.004598  7.577419  7.030755  7.197686  6.644466  6.637236  8.944777  9.910806 10.338614 10.352826  9.593443  9.843493  7.576470  7.498137 
dram[2]:  7.399803  7.430430  7.967290  7.829432  7.497488  7.254528  6.586240  6.801343  8.980952 10.347979 11.428572 11.982721  9.732577  8.939577  7.110583  7.301796 
dram[3]:  7.457201  7.528701  8.330379  7.984954  7.423116  7.051456  6.793996  6.477407  9.412974  9.829787 11.909091 12.217978  9.281200  9.343167  7.917214  7.570537 
dram[4]:  7.434995  7.681957  8.108014  8.159952  7.421529  7.320122  6.841112  6.706532  9.777236  9.818636 11.427966 11.620931  9.518808  9.923077  7.449640  7.428016 
dram[5]:  7.268340  7.551896  8.167866  7.849235  7.009355  7.362103  6.784708  6.791287 10.189916 10.387931 12.252358 12.760290 10.269814  9.327161  7.815584  7.298795 
average row locality = 622585/76680 = 8.119262
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       391       381       375       384       446       461       733       734       367       434       140       133       147       146       371       382 
dram[1]:       373       376       375       347       421       449       714       774       415       391       163       137       136       138       372       373 
dram[2]:       397       367       405       386       425       457       737       752       429       365       164       149       148       159       368       384 
dram[3]:       414       368       370       369       448       459       721       754       418       392       150       133       156       154       375       370 
dram[4]:       377       383       373       361       450       484       747       725       389       385       140       122       149       147       388       373 
dram[5]:       391       391       366       378       456       470       741       755       374       411       145       119       144       165       358       362 
total dram writes = 36141
bank skew: 774/119 = 6.50
chip skew: 6092/5954 = 1.02
average mf latency per bank:
dram[0]:      18945     23887     19582     22203     16406     18839      9886     12028     31028     23610    169163    227037    163946    201924     17608     20461
dram[1]:      19739     22908     19408     25080     17411     19436     10282     11029     21601     25931    145059    223992    178394    212245     16870     20238
dram[2]:      19689     20212     19493     19457     18431     16335     10421      9879     21449     24872    151682    170810    172934    144149     18436     17143
dram[3]:      18832     19485     20925     19815     17169     15533     10328      9291     21572     21915    169072    175601    169773    133965     17953     16622
dram[4]:      23416     18190     23483     19256     19485     14673     11551      9474     27140     21365    222720    190623    204577    143882     20137     15623
dram[5]:      21726     19669     23598     20142     18581     16193     10907      9584     26656     22419    202525    216698    201770    144166     20492     18763
maximum mf latency per bank:
dram[0]:       1427      1536      1372      1527      1461      1615      1386      1595      1333      1509      1245      1465      1221      1450      1440      1412
dram[1]:       1758      1419      1356      1439      1234      1460      1508      1463      1301      1391      1451      1396      1203      1470      1210      1440
dram[2]:       1415      1461      1415      1515      1414      1599      1513      1676      1462      1338      1256      1887      1304      1349      1456      1663
dram[3]:       1503      1601      1440      1633      1422      1433      1494      1485      1486      1426      1469      1449      1292      1417      1480      1421
dram[4]:       1465      1511      1380      1799      1487      1543      1437      1510      1388      1399      1477      1364      1413      1488      1501      1481
dram[5]:       1585      1340      1556      1267      1609      1248      1336      1377      1405      1344      1292      1354      1262      1298      1497      1624
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=683173 n_nop=551894 n_act=12779 n_pre=12763 n_ref_event=94501270756944 n_req=104609 n_rd=98249 n_rd_L2_A=0 n_write=0 n_wr_bk=9213 bw_util=0.3146
n_activity=398668 dram_eff=0.5391
bk0: 6905a 603210i bk1: 7256a 601677i bk2: 6551a 610180i bk3: 6569a 606074i bk4: 6839a 600483i bk5: 6985a 594698i bk6: 6218a 596008i bk7: 6255a 590968i bk8: 5580a 628836i bk9: 5740a 628191i bk10: 5408a 642716i bk11: 5208a 645059i bk12: 5613a 634083i bk13: 5796a 635932i bk14: 5668a 614580i bk15: 5658a 614595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877917
Row_Buffer_Locality_read = 0.907857
Row_Buffer_Locality_write = 0.415409
Bank_Level_Parallism = 3.319731
Bank_Level_Parallism_Col = 0.675775
Bank_Level_Parallism_Ready = 1.686076
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.314597 
total_CMD = 683173 
util_bw = 214924 
Wasted_Col = 108438 
Wasted_Row = 34823 
Idle = 324988 

BW Util Bottlenecks: 
RCDc_limit = 54489 
RCDWRc_limit = 11219 
WTRc_limit = 19951 
RTWc_limit = 80412 
CCDLc_limit = 59442 
rwq = 0 
CCDLc_limit_alone = 46112 
WTRc_limit_alone = 18860 
RTWc_limit_alone = 68173 

Commands details: 
total_CMD = 683173 
n_nop = 551894 
Read = 98249 
Write = 0 
L2_Alloc = 0 
L2_WB = 9213 
n_act = 12779 
n_pre = 12763 
n_ref = 94501270756944 
n_req = 104609 
total_req = 107462 

Dual Bus Interface Util: 
issued_total_row = 25542 
issued_total_col = 107462 
Row_Bus_Util =  0.037387 
CoL_Bus_Util = 0.157298 
Either_Row_CoL_Bus_Util = 0.192161 
Issued_on_Two_Bus_Simul_Util = 0.002525 
issued_two_Eff = 0.013140 
queue_avg = 6.353038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.35304
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=683173 n_nop=552109 n_act=13054 n_pre=13038 n_ref_event=0 n_req=103976 n_rd=97515 n_rd_L2_A=0 n_write=0 n_wr_bk=9248 bw_util=0.3126
n_activity=400228 dram_eff=0.5335
bk0: 7096a 600829i bk1: 7123a 599732i bk2: 6507a 608729i bk3: 6578a 606900i bk4: 6984a 599534i bk5: 6899a 595629i bk6: 6082a 592302i bk7: 6225a 593939i bk8: 5724a 624873i bk9: 5540a 631968i bk10: 5120a 640187i bk11: 5224a 642925i bk12: 5701a 633082i bk13: 5822a 635934i bk14: 5348a 616192i bk15: 5542a 614110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874510
Row_Buffer_Locality_read = 0.905163
Row_Buffer_Locality_write = 0.411856
Bank_Level_Parallism = 3.329171
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.680071
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.312550 
total_CMD = 683173 
util_bw = 213526 
Wasted_Col = 110763 
Wasted_Row = 35573 
Idle = 323311 

BW Util Bottlenecks: 
RCDc_limit = 56003 
RCDWRc_limit = 11433 
WTRc_limit = 21479 
RTWc_limit = 82543 
CCDLc_limit = 60313 
rwq = 0 
CCDLc_limit_alone = 46589 
WTRc_limit_alone = 20343 
RTWc_limit_alone = 69955 

Commands details: 
total_CMD = 683173 
n_nop = 552109 
Read = 97515 
Write = 0 
L2_Alloc = 0 
L2_WB = 9248 
n_act = 13054 
n_pre = 13038 
n_ref = 0 
n_req = 103976 
total_req = 106763 

Dual Bus Interface Util: 
issued_total_row = 26092 
issued_total_col = 106763 
Row_Bus_Util =  0.038192 
CoL_Bus_Util = 0.156275 
Either_Row_CoL_Bus_Util = 0.191846 
Issued_on_Two_Bus_Simul_Util = 0.002622 
issued_two_Eff = 0.013665 
queue_avg = 6.401604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.4016
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=683173 n_nop=551848 n_act=12982 n_pre=12966 n_ref_event=0 n_req=104250 n_rd=97800 n_rd_L2_A=0 n_write=0 n_wr_bk=9329 bw_util=0.3136
n_activity=399331 dram_eff=0.5365
bk0: 6974a 604833i bk1: 6919a 603525i bk2: 6355a 610925i bk3: 6540a 604511i bk4: 6910a 597568i bk5: 7042a 594988i bk6: 6137a 594974i bk7: 6381a 592944i bk8: 5380a 627552i bk9: 5664a 630246i bk10: 5344a 639530i bk11: 5460a 640458i bk12: 5833a 632896i bk13: 5733a 632293i bk14: 5513a 613925i bk15: 5615a 610409i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875530
Row_Buffer_Locality_read = 0.906033
Row_Buffer_Locality_write = 0.413023
Bank_Level_Parallism = 3.350402
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.689456
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.313622 
total_CMD = 683173 
util_bw = 214258 
Wasted_Col = 110001 
Wasted_Row = 35027 
Idle = 323887 

BW Util Bottlenecks: 
RCDc_limit = 55870 
RCDWRc_limit = 11495 
WTRc_limit = 20470 
RTWc_limit = 80971 
CCDLc_limit = 59679 
rwq = 0 
CCDLc_limit_alone = 46132 
WTRc_limit_alone = 19496 
RTWc_limit_alone = 68398 

Commands details: 
total_CMD = 683173 
n_nop = 551848 
Read = 97800 
Write = 0 
L2_Alloc = 0 
L2_WB = 9329 
n_act = 12982 
n_pre = 12966 
n_ref = 0 
n_req = 104250 
total_req = 107129 

Dual Bus Interface Util: 
issued_total_row = 25948 
issued_total_col = 107129 
Row_Bus_Util =  0.037982 
CoL_Bus_Util = 0.156811 
Either_Row_CoL_Bus_Util = 0.192228 
Issued_on_Two_Bus_Simul_Util = 0.002565 
issued_two_Eff = 0.013341 
queue_avg = 6.463388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.46339
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=683173 n_nop=554141 n_act=12611 n_pre=12595 n_ref_event=0 n_req=102649 n_rd=96293 n_rd_L2_A=0 n_write=0 n_wr_bk=9212 bw_util=0.3089
n_activity=394122 dram_eff=0.5354
bk0: 6902a 602832i bk1: 6985a 602999i bk2: 6119a 611036i bk3: 6442a 606280i bk4: 6845a 600614i bk5: 6693a 598729i bk6: 5910a 597205i bk7: 5896a 592191i bk8: 5684a 628745i bk9: 5760a 629111i bk10: 5016a 642700i bk11: 5352a 642725i bk12: 5713a 635783i bk13: 5836a 633900i bk14: 5566a 614417i bk15: 5574a 612983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877203
Row_Buffer_Locality_read = 0.907813
Row_Buffer_Locality_write = 0.413468
Bank_Level_Parallism = 3.332969
Bank_Level_Parallism_Col = 3.105121
Bank_Level_Parallism_Ready = 1.708084
write_to_read_ratio_blp_rw_average = 0.303237
GrpLevelPara = 2.006513 

BW Util details:
bwutil = 0.308868 
total_CMD = 683173 
util_bw = 211010 
Wasted_Col = 109205 
Wasted_Row = 34426 
Idle = 328532 

BW Util Bottlenecks: 
RCDc_limit = 54607 
RCDWRc_limit = 11379 
WTRc_limit = 20339 
RTWc_limit = 78981 
CCDLc_limit = 58828 
rwq = 0 
CCDLc_limit_alone = 45859 
WTRc_limit_alone = 19262 
RTWc_limit_alone = 67089 

Commands details: 
total_CMD = 683173 
n_nop = 554141 
Read = 96293 
Write = 0 
L2_Alloc = 0 
L2_WB = 9212 
n_act = 12611 
n_pre = 12595 
n_ref = 0 
n_req = 102649 
total_req = 105505 

Dual Bus Interface Util: 
issued_total_row = 25206 
issued_total_col = 105505 
Row_Bus_Util =  0.036895 
CoL_Bus_Util = 0.154434 
Either_Row_CoL_Bus_Util = 0.188872 
Issued_on_Two_Bus_Simul_Util = 0.002458 
issued_two_Eff = 0.013012 
queue_avg = 6.391826 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.39183
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=683173 n_nop=553295 n_act=12657 n_pre=12641 n_ref_event=4565658604079112714 n_req=103404 n_rd=96997 n_rd_L2_A=0 n_write=0 n_wr_bk=9257 bw_util=0.3111
n_activity=398049 dram_eff=0.5339
bk0: 7079a 600606i bk1: 7036a 601914i bk2: 6481a 607616i bk3: 6430a 608236i bk4: 6825a 596808i bk5: 6638a 598289i bk6: 6193a 595435i bk7: 5997a 595505i bk8: 5764a 627143i bk9: 5656a 629239i bk10: 5312a 640894i bk11: 4928a 644349i bk12: 5912a 633837i bk13: 5757a 634195i bk14: 5719a 610395i bk15: 5270a 616072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877684
Row_Buffer_Locality_read = 0.907399
Row_Buffer_Locality_write = 0.427813
Bank_Level_Parallism = 3.342867
Bank_Level_Parallism_Col = 3.121928
Bank_Level_Parallism_Ready = 1.737773
write_to_read_ratio_blp_rw_average = 0.304142
GrpLevelPara = 2.012731 

BW Util details:
bwutil = 0.311060 
total_CMD = 683173 
util_bw = 212508 
Wasted_Col = 110153 
Wasted_Row = 34802 
Idle = 325710 

BW Util Bottlenecks: 
RCDc_limit = 55141 
RCDWRc_limit = 11240 
WTRc_limit = 20672 
RTWc_limit = 79602 
CCDLc_limit = 59245 
rwq = 0 
CCDLc_limit_alone = 45924 
WTRc_limit_alone = 19639 
RTWc_limit_alone = 67314 

Commands details: 
total_CMD = 683173 
n_nop = 553295 
Read = 96997 
Write = 0 
L2_Alloc = 0 
L2_WB = 9257 
n_act = 12657 
n_pre = 12641 
n_ref = 4565658604079112714 
n_req = 103404 
total_req = 106254 

Dual Bus Interface Util: 
issued_total_row = 25298 
issued_total_col = 106254 
Row_Bus_Util =  0.037030 
CoL_Bus_Util = 0.155530 
Either_Row_CoL_Bus_Util = 0.190110 
Issued_on_Two_Bus_Simul_Util = 0.002450 
issued_two_Eff = 0.012889 
queue_avg = 6.358315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.35831
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=683173 n_nop=553039 n_act=12641 n_pre=12625 n_ref_event=0 n_req=103697 n_rd=97378 n_rd_L2_A=0 n_write=0 n_wr_bk=9166 bw_util=0.3119
n_activity=398723 dram_eff=0.5344
bk0: 7011a 601419i bk1: 7082a 603059i bk2: 6360a 610123i bk3: 6212a 610134i bk4: 6907a 598298i bk5: 6869a 596156i bk6: 6063a 596446i bk7: 6024a 596880i bk8: 5828a 630127i bk9: 5772a 628640i bk10: 5104a 642365i bk11: 5200a 644259i bk12: 5945a 635243i bk13: 5860a 629789i bk14: 5565a 614747i bk15: 5576a 613845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878184
Row_Buffer_Locality_read = 0.908337
Row_Buffer_Locality_write = 0.413515
Bank_Level_Parallism = 3.304301
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.694513
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.311909 
total_CMD = 683173 
util_bw = 213088 
Wasted_Col = 109322 
Wasted_Row = 35813 
Idle = 324950 

BW Util Bottlenecks: 
RCDc_limit = 54533 
RCDWRc_limit = 11109 
WTRc_limit = 19833 
RTWc_limit = 78439 
CCDLc_limit = 58864 
rwq = 0 
CCDLc_limit_alone = 45744 
WTRc_limit_alone = 18749 
RTWc_limit_alone = 66403 

Commands details: 
total_CMD = 683173 
n_nop = 553039 
Read = 97378 
Write = 0 
L2_Alloc = 0 
L2_WB = 9166 
n_act = 12641 
n_pre = 12625 
n_ref = 0 
n_req = 103697 
total_req = 106544 

Dual Bus Interface Util: 
issued_total_row = 25266 
issued_total_col = 106544 
Row_Bus_Util =  0.036983 
CoL_Bus_Util = 0.155955 
Either_Row_CoL_Bus_Util = 0.190485 
Issued_on_Two_Bus_Simul_Util = 0.002453 
issued_two_Eff = 0.012879 
queue_avg = 6.346354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.34635

========= L2 cache stats =========
L2_cache_bank[0]: Access = 255873, Miss = 69095, Miss_rate = 0.270, Pending_hits = 82, Reservation_fails = 402
L2_cache_bank[1]: Access = 253682, Miss = 63480, Miss_rate = 0.250, Pending_hits = 63, Reservation_fails = 52
L2_cache_bank[2]: Access = 248273, Miss = 62500, Miss_rate = 0.252, Pending_hits = 55, Reservation_fails = 141
L2_cache_bank[3]: Access = 254515, Miss = 63060, Miss_rate = 0.248, Pending_hits = 77, Reservation_fails = 51
L2_cache_bank[4]: Access = 248820, Miss = 62933, Miss_rate = 0.253, Pending_hits = 82, Reservation_fails = 249
L2_cache_bank[5]: Access = 248328, Miss = 63657, Miss_rate = 0.256, Pending_hits = 58, Reservation_fails = 42
L2_cache_bank[6]: Access = 248368, Miss = 62207, Miss_rate = 0.250, Pending_hits = 62, Reservation_fails = 55
L2_cache_bank[7]: Access = 248134, Miss = 62495, Miss_rate = 0.252, Pending_hits = 65, Reservation_fails = 51
L2_cache_bank[8]: Access = 253261, Miss = 63672, Miss_rate = 0.251, Pending_hits = 53, Reservation_fails = 46
L2_cache_bank[9]: Access = 246698, Miss = 61479, Miss_rate = 0.249, Pending_hits = 35, Reservation_fails = 51
L2_cache_bank[10]: Access = 252776, Miss = 62522, Miss_rate = 0.247, Pending_hits = 62, Reservation_fails = 49
L2_cache_bank[11]: Access = 249594, Miss = 62511, Miss_rate = 0.250, Pending_hits = 52, Reservation_fails = 51
L2_total_cache_accesses = 3008322
L2_total_cache_misses = 759611
L2_total_cache_miss_rate = 0.2525
L2_total_cache_pending_hits = 746
L2_total_cache_reservation_fails = 1240
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2131462
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 140616
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 601
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 443590
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116205
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 264
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30366
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 145013
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 524
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2716084
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291848
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 601
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 524
L2_cache_data_port_util = 0.364
L2_cache_fill_port_util = 0.094

icnt_total_pkts_mem_to_simt=3008322
icnt_total_pkts_simt_to_mem=970974
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 88.2596
	minimum = 5
	maximum = 506
Network latency average = 79.9692
	minimum = 5
	maximum = 506
Slowest packet = 3834836
Flit latency average = 79.9692
	minimum = 5
	maximum = 506
Slowest flit = 3834963
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.297719
	minimum = 0.0899657 (at node 6)
	maximum = 0.543426 (at node 25)
Accepted packet rate average = 0.297719
	minimum = 0.134539 (at node 24)
	maximum = 0.459552 (at node 2)
Injected flit rate average = 0.297719
	minimum = 0.0899657 (at node 6)
	maximum = 0.543426 (at node 25)
Accepted flit rate average= 0.297719
	minimum = 0.134539 (at node 24)
	maximum = 0.459552 (at node 2)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 39.5778 (15 samples)
	minimum = 5 (15 samples)
	maximum = 232.6 (15 samples)
Network latency average = 37.0288 (15 samples)
	minimum = 5 (15 samples)
	maximum = 225 (15 samples)
Flit latency average = 37.0285 (15 samples)
	minimum = 5 (15 samples)
	maximum = 225 (15 samples)
Fragmentation average = 1.65281e-05 (15 samples)
	minimum = 0 (15 samples)
	maximum = 31.2667 (15 samples)
Injected packet rate average = 0.141681 (15 samples)
	minimum = 0.0633121 (15 samples)
	maximum = 0.351844 (15 samples)
Accepted packet rate average = 0.141681 (15 samples)
	minimum = 0.0850423 (15 samples)
	maximum = 0.312463 (15 samples)
Injected flit rate average = 0.141683 (15 samples)
	minimum = 0.0633143 (15 samples)
	maximum = 0.351844 (15 samples)
Accepted flit rate average = 0.141683 (15 samples)
	minimum = 0.0850471 (15 samples)
	maximum = 0.312463 (15 samples)
Injected packet size average = 1.00001 (15 samples)
Accepted packet size average = 1.00001 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 55 sec (115 sec)
gpgpu_simulation_rate = 216380 (inst/sec)
gpgpu_simulation_rate = 4500 (cycle/sec)
gpgpu_silicon_slowdown = 155555x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd70..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe310efd6c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f2c8e9af9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 2554
gpu_sim_insn = 1122762
gpu_ipc =     439.6093
gpu_tot_sim_cycle = 520118
gpu_tot_sim_insn = 26006556
gpu_tot_ipc =      50.0013
gpu_tot_issued_cta = 2048
gpu_occupancy = 69.8097% 
gpu_tot_occupancy = 82.0898% 
max_total_param_size = 0
gpu_stall_dramfull = 775110
gpu_stall_icnt2sh    = 1489290
partiton_level_parallism =       1.3109
partiton_level_parallism_total  =       1.8730
partiton_level_parallism_util =       2.2714
partiton_level_parallism_util_total  =       2.3185
L2_BW  =      42.8354 GB/Sec
L2_BW_total  =     129.7702 GB/Sec
gpu_total_sim_rate=222278

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1142233
	L1I_total_cache_misses = 1221
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3901
L1D_cache:
	L1D_cache_core[0]: Access = 78147, Miss = 64406, Miss_rate = 0.824, Pending_hits = 6535, Reservation_fails = 290956
	L1D_cache_core[1]: Access = 68726, Miss = 56320, Miss_rate = 0.819, Pending_hits = 5823, Reservation_fails = 251169
	L1D_cache_core[2]: Access = 81512, Miss = 67602, Miss_rate = 0.829, Pending_hits = 6695, Reservation_fails = 312289
	L1D_cache_core[3]: Access = 77522, Miss = 64075, Miss_rate = 0.827, Pending_hits = 6485, Reservation_fails = 293042
	L1D_cache_core[4]: Access = 81892, Miss = 67995, Miss_rate = 0.830, Pending_hits = 6688, Reservation_fails = 315632
	L1D_cache_core[5]: Access = 79503, Miss = 65784, Miss_rate = 0.827, Pending_hits = 6665, Reservation_fails = 306540
	L1D_cache_core[6]: Access = 76755, Miss = 63307, Miss_rate = 0.825, Pending_hits = 6353, Reservation_fails = 287090
	L1D_cache_core[7]: Access = 79897, Miss = 66428, Miss_rate = 0.831, Pending_hits = 6746, Reservation_fails = 304727
	L1D_cache_core[8]: Access = 82819, Miss = 68482, Miss_rate = 0.827, Pending_hits = 6752, Reservation_fails = 310096
	L1D_cache_core[9]: Access = 80077, Miss = 66247, Miss_rate = 0.827, Pending_hits = 6530, Reservation_fails = 299686
	L1D_cache_core[10]: Access = 81788, Miss = 67822, Miss_rate = 0.829, Pending_hits = 6760, Reservation_fails = 313282
	L1D_cache_core[11]: Access = 76466, Miss = 62970, Miss_rate = 0.824, Pending_hits = 6407, Reservation_fails = 281720
	L1D_cache_core[12]: Access = 74880, Miss = 61439, Miss_rate = 0.820, Pending_hits = 6262, Reservation_fails = 272743
	L1D_cache_core[13]: Access = 77241, Miss = 63841, Miss_rate = 0.827, Pending_hits = 6313, Reservation_fails = 291978
	L1D_cache_core[14]: Access = 74888, Miss = 61675, Miss_rate = 0.824, Pending_hits = 6155, Reservation_fails = 287240
	L1D_total_cache_accesses = 1172113
	L1D_total_cache_misses = 968393
	L1D_total_cache_miss_rate = 0.8262
	L1D_total_cache_pending_hits = 97169
	L1D_total_cache_reservation_fails = 4418190
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.093
L1C_cache:
	L1C_total_cache_accesses = 196608
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3139
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 101156
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 96867
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 679533
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4403246
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 196128
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3139
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5395
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 302
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 288860
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14944
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1141012
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1221
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3901
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 877556
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294557
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1142233

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3693290
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 160
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 709796
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3139
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 14944
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3901
ctas_completed 2048, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3602, 2934, 2968, 3129, 3339, 3168, 3162, 3047, 2454, 2921, 3089, 2993, 2659, 2955, 2785, 3030, 2914, 2586, 3042, 3158, 3175, 3014, 2854, 3118, 2786, 2774, 2735, 2984, 3162, 2978, 2648, 3216, 3149, 2980, 2985, 3068, 2901, 2826, 3754, 2778, 3140, 3643, 3278, 2918, 3234, 3058, 2803, 2906, 
gpgpu_n_tot_thrd_icount = 68264448
gpgpu_n_tot_w_icount = 2133264
gpgpu_n_stall_shd_mem = 4825280
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 679533
gpgpu_n_mem_write_global = 294557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3139
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3139
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4125767
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 696374
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8891221	W0_Idle:776452	W0_Scoreboard:2832293	W1:449584	W2:213058	W3:149643	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
single_issue_nums: WS0:1066046	WS1:1067218	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5436264 {8:679533,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11786344 {40:294504,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 108725280 {40:2718132,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2357472 {8:294684,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1887 
max_icnt2mem_latency = 1641 
maxmrqlatency = 914 
max_icnt2sh_latency = 340 
averagemflatency = 397 
avg_icnt2mem_latency = 66 
avg_mrq_latency = 32 
avg_icnt2sh_latency = 104 
mrq_lat_table:135988 	45320 	40485 	42656 	194799 	87484 	45430 	24291 	7869 	351 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	710687 	1583404 	705223 	13532 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	35 	12 	263005 	114545 	266268 	287928 	41996 	348 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	138471 	118630 	122722 	199822 	1447388 	984627 	1186 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	194 	821 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       112       112        96       113       108        88        88        88       128       129       156       128       140       156        88        80 
dram[1]:       112        96       112        76       104        84        80        96       131       132       128       208       100       148        84        87 
dram[2]:        93       112       112        95        96       128        88        96       129       129       153       192       120       116        77       109 
dram[3]:       128       116        83       116       104        96        72        88       128       124       112       168       104       168        94        77 
dram[4]:       100       104        98       104       120        92        72        76       131       128       136       148       212       112       108        70 
dram[5]:        84       120        90       109       104        72        84        96       126       128       237       252       116       112        92        80 
maximum service time to same row:
dram[0]:     13091     11903     16272     14305     11762     13306     11391      8872     12878     14388     17979     13544     16223     12043     15280     21178 
dram[1]:     11858     10826     12040     13462     18463     25905     13747      8622      7243     15244     16887     19074     10872     12666     13347     11358 
dram[2]:     11478      9106      8849     13957     11300     17666     17152     11056      9971     18419     14775     31920     13265     15928     11628     17722 
dram[3]:     20145     14346     10437     17540     11431     11543     18352      8803     21502      9437     18060     19645     22620     21750     22604     14543 
dram[4]:     11490      8031     16860     12973     10459     10616     10178     11706     19680     13903     19124     14938      9962     20699     12969     14436 
dram[5]:     16934     10719     16504     16078      8778     21223      8822      7093     13303      9867     45200     30740     18275     14713     14827     15342 
average row accesses per activate:
dram[0]:  7.232717  7.627335  7.979499  7.907055  7.242899  7.212644  6.800000  6.669549 10.607142  9.522481 12.974239 12.304850  9.537190 10.089983  7.580764  7.944228 
dram[1]:  7.375242  7.794715  8.004598  7.570354  7.030755  7.197686  6.644466  6.638196  9.135821 10.130361 10.413043 10.412452  9.593443  9.843493  7.569191  7.490075 
dram[2]:  7.399803  7.430430  7.967290  7.822940  7.497488  7.254528  6.580832  6.802303  9.184127 10.572935 11.507338 12.043103  9.732577  8.939577  7.110583  7.294259 
dram[3]:  7.450704  7.528701  8.323641  7.978034  7.423116  7.052427  6.793996  6.477407  9.615506 10.022876 12.020979 12.280269  9.281200  9.343167  7.917214  7.571785 
dram[4]:  7.434995  7.681957  8.108014  8.159952  7.421529  7.314721  6.841112  6.706532  9.969156 10.031614 11.488372 11.713953  9.518808  9.923077  7.441916  7.420984 
dram[5]:  7.271235  7.551896  8.167866  7.842353  7.010290  7.362103  6.784708  6.791287 10.408403 10.608621 12.317647 12.859564 10.269814  9.327161  7.815584  7.298795 
average row locality = 624673/76709 = 8.143413
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       391       381       375       385       446       461       733       734       367       434       140       133       148       146       371       382 
dram[1]:       373       376       375       347       421       449       714       775       415       391       163       138       136       138       372       373 
dram[2]:       397       367       405       386       425       457       737       752       429       365       165       149       148       159       368       384 
dram[3]:       414       368       371       369       448       459       721       754       418       392       150       133       156       154       375       370 
dram[4]:       377       383       373       361       450       484       747       725       389       385       140       122       149       147       388       373 
dram[5]:       392       391       366       379       456       470       741       755       374       411       145       120       144       165       358       362 
total dram writes = 36150
bank skew: 775/120 = 6.46
chip skew: 6093/5956 = 1.02
average mf latency per bank:
dram[0]:      18945     23887     19582     22145     16412     18844      9897     12040     31511     23709    169305    227174    162876    201959     17608     20461
dram[1]:      19739     22908     19408     25080     17418     19442     10294     11025     21699     26033    145176    222496    178436    212288     16870     20238
dram[2]:      19689     20212     19493     19457     18439     16343     10433      9887     21550     24984    150881    170936    172973    144178     18436     17143
dram[3]:      18832     19485     20868     19815     17172     15539     10340      9301     21670     22019    169213    175742    169802    134001     17953     16622
dram[4]:      23416     18190     23483     19256     19489     14680     11562      9485     27250     21472    222842    190784    204606    143915     20137     15623
dram[5]:      21670     19669     23598     20089     18586     16198     10918      9594     26770     22520    202657    215025    201806    144201     20492     18763
maximum mf latency per bank:
dram[0]:       1427      1536      1372      1527      1461      1615      1386      1595      1333      1509      1245      1465      1221      1450      1440      1412
dram[1]:       1758      1419      1356      1439      1234      1460      1508      1463      1301      1391      1451      1396      1203      1470      1210      1440
dram[2]:       1415      1461      1415      1515      1414      1599      1513      1676      1462      1338      1256      1887      1304      1349      1456      1663
dram[3]:       1503      1601      1440      1633      1422      1433      1494      1485      1486      1426      1469      1449      1292      1417      1480      1421
dram[4]:       1465      1511      1380      1799      1487      1543      1437      1510      1388      1399      1477      1364      1413      1488      1501      1481
dram[5]:       1585      1340      1556      1267      1609      1248      1336      1377      1405      1344      1292      1354      1262      1298      1497      1624
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=686543 n_nop=554903 n_act=12785 n_pre=12769 n_ref_event=94501270756944 n_req=104958 n_rd=98593 n_rd_L2_A=0 n_write=0 n_wr_bk=9218 bw_util=0.3141
n_activity=399925 dram_eff=0.5392
bk0: 6905a 606579i bk1: 7256a 605049i bk2: 6551a 613532i bk3: 6569a 609424i bk4: 6839a 603851i bk5: 6985a 598066i bk6: 6218a 599379i bk7: 6255a 594342i bk8: 5708a 631889i bk9: 5868a 631261i bk10: 5456a 645981i bk11: 5248a 648325i bk12: 5613a 637431i bk13: 5796a 639298i bk14: 5668a 617946i bk15: 5658a 617962i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878266
Row_Buffer_Locality_read = 0.908148
Row_Buffer_Locality_write = 0.415397
Bank_Level_Parallism = 3.314781
Bank_Level_Parallism_Col = 0.675775
Bank_Level_Parallism_Ready = 1.683922
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.314069 
total_CMD = 686543 
util_bw = 215622 
Wasted_Col = 108631 
Wasted_Row = 34871 
Idle = 327419 

BW Util Bottlenecks: 
RCDc_limit = 54508 
RCDWRc_limit = 11240 
WTRc_limit = 19951 
RTWc_limit = 80412 
CCDLc_limit = 59602 
rwq = 0 
CCDLc_limit_alone = 46272 
WTRc_limit_alone = 18860 
RTWc_limit_alone = 68173 

Commands details: 
total_CMD = 686543 
n_nop = 554903 
Read = 98593 
Write = 0 
L2_Alloc = 0 
L2_WB = 9218 
n_act = 12785 
n_pre = 12769 
n_ref = 94501270756944 
n_req = 104958 
total_req = 107811 

Dual Bus Interface Util: 
issued_total_row = 25554 
issued_total_col = 107811 
Row_Bus_Util =  0.037221 
CoL_Bus_Util = 0.157035 
Either_Row_CoL_Bus_Util = 0.191743 
Issued_on_Two_Bus_Simul_Util = 0.002513 
issued_two_Eff = 0.013104 
queue_avg = 6.328913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.32891
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=686543 n_nop=555115 n_act=13060 n_pre=13044 n_ref_event=0 n_req=104327 n_rd=97859 n_rd_L2_A=0 n_write=0 n_wr_bk=9256 bw_util=0.312
n_activity=401517 dram_eff=0.5336
bk0: 7096a 604199i bk1: 7123a 602894i bk2: 6507a 612097i bk3: 6578a 610249i bk4: 6984a 602901i bk5: 6899a 598996i bk6: 6082a 595670i bk7: 6225a 597308i bk8: 5852a 627956i bk9: 5668a 635040i bk10: 5168a 643446i bk11: 5264a 646195i bk12: 5701a 636452i bk13: 5822a 639305i bk14: 5348a 619543i bk15: 5542a 617462i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874874
Row_Buffer_Locality_read = 0.905486
Row_Buffer_Locality_write = 0.411719
Bank_Level_Parallism = 3.324595
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.677896
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.312042 
total_CMD = 686543 
util_bw = 214230 
Wasted_Col = 110960 
Wasted_Row = 35624 
Idle = 325729 

BW Util Bottlenecks: 
RCDc_limit = 56010 
RCDWRc_limit = 11461 
WTRc_limit = 21479 
RTWc_limit = 82577 
CCDLc_limit = 60476 
rwq = 0 
CCDLc_limit_alone = 46742 
WTRc_limit_alone = 20343 
RTWc_limit_alone = 69979 

Commands details: 
total_CMD = 686543 
n_nop = 555115 
Read = 97859 
Write = 0 
L2_Alloc = 0 
L2_WB = 9256 
n_act = 13060 
n_pre = 13044 
n_ref = 0 
n_req = 104327 
total_req = 107115 

Dual Bus Interface Util: 
issued_total_row = 26104 
issued_total_col = 107115 
Row_Bus_Util =  0.038022 
CoL_Bus_Util = 0.156021 
Either_Row_CoL_Bus_Util = 0.191434 
Issued_on_Two_Bus_Simul_Util = 0.002609 
issued_two_Eff = 0.013627 
queue_avg = 6.375608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.37561
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 520148 -   mf: uid=9400857, sid4294967295:w4294967295, part=2, addr=0xc026fc00, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (520048), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=686543 n_nop=554858 n_act=12987 n_pre=12971 n_ref_event=0 n_req=104600 n_rd=98144 n_rd_L2_A=0 n_write=0 n_wr_bk=9335 bw_util=0.3131
n_activity=400625 dram_eff=0.5366
bk0: 6974a 608201i bk1: 6919a 606895i bk2: 6355a 614295i bk3: 6540a 607861i bk4: 6910a 600937i bk5: 7042a 598357i bk6: 6137a 598324i bk7: 6381a 596269i bk8: 5508a 630613i bk9: 5792a 633315i bk10: 5392a 642793i bk11: 5500a 643737i bk12: 5833a 636265i bk13: 5733a 635662i bk14: 5513a 617294i bk15: 5615a 613758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875899
Row_Buffer_Locality_read = 0.906352
Row_Buffer_Locality_write = 0.412949
Bank_Level_Parallism = 3.345279
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.687285
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.313102 
total_CMD = 686543 
util_bw = 214958 
Wasted_Col = 110214 
Wasted_Row = 35075 
Idle = 326296 

BW Util Bottlenecks: 
RCDc_limit = 55874 
RCDWRc_limit = 11523 
WTRc_limit = 20478 
RTWc_limit = 80998 
CCDLc_limit = 59840 
rwq = 0 
CCDLc_limit_alone = 46289 
WTRc_limit_alone = 19504 
RTWc_limit_alone = 68421 

Commands details: 
total_CMD = 686543 
n_nop = 554858 
Read = 98144 
Write = 0 
L2_Alloc = 0 
L2_WB = 9335 
n_act = 12987 
n_pre = 12971 
n_ref = 0 
n_req = 104600 
total_req = 107479 

Dual Bus Interface Util: 
issued_total_row = 25958 
issued_total_col = 107479 
Row_Bus_Util =  0.037810 
CoL_Bus_Util = 0.156551 
Either_Row_CoL_Bus_Util = 0.191809 
Issued_on_Two_Bus_Simul_Util = 0.002552 
issued_two_Eff = 0.013304 
queue_avg = 6.439090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.43909
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=686543 n_nop=557149 n_act=12616 n_pre=12600 n_ref_event=0 n_req=103001 n_rd=96637 n_rd_L2_A=0 n_write=0 n_wr_bk=9220 bw_util=0.3084
n_activity=395393 dram_eff=0.5355
bk0: 6902a 606183i bk1: 6985a 606369i bk2: 6119a 614386i bk3: 6442a 609608i bk4: 6845a 603981i bk5: 6693a 602022i bk6: 5910a 600573i bk7: 5896a 595561i bk8: 5812a 631815i bk9: 5888a 632170i bk10: 5064a 645982i bk11: 5392a 645988i bk12: 5713a 639152i bk13: 5836a 637269i bk14: 5566a 617787i bk15: 5574a 616355i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877574
Row_Buffer_Locality_read = 0.908120
Row_Buffer_Locality_write = 0.413734
Bank_Level_Parallism = 3.327835
Bank_Level_Parallism_Col = 3.100261
Bank_Level_Parallism_Ready = 1.705808
write_to_read_ratio_blp_rw_average = 0.302659
GrpLevelPara = 2.004646 

BW Util details:
bwutil = 0.308377 
total_CMD = 686543 
util_bw = 211714 
Wasted_Col = 109438 
Wasted_Row = 34467 
Idle = 330924 

BW Util Bottlenecks: 
RCDc_limit = 54625 
RCDWRc_limit = 11400 
WTRc_limit = 20356 
RTWc_limit = 79042 
CCDLc_limit = 58994 
rwq = 0 
CCDLc_limit_alone = 46011 
WTRc_limit_alone = 19278 
RTWc_limit_alone = 67137 

Commands details: 
total_CMD = 686543 
n_nop = 557149 
Read = 96637 
Write = 0 
L2_Alloc = 0 
L2_WB = 9220 
n_act = 12616 
n_pre = 12600 
n_ref = 0 
n_req = 103001 
total_req = 105857 

Dual Bus Interface Util: 
issued_total_row = 25216 
issued_total_col = 105857 
Row_Bus_Util =  0.036729 
CoL_Bus_Util = 0.154188 
Either_Row_CoL_Bus_Util = 0.188472 
Issued_on_Two_Bus_Simul_Util = 0.002446 
issued_two_Eff = 0.012976 
queue_avg = 6.366924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.36692
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=686543 n_nop=556314 n_act=12662 n_pre=12646 n_ref_event=4565658604079112714 n_req=103745 n_rd=97333 n_rd_L2_A=0 n_write=0 n_wr_bk=9262 bw_util=0.3105
n_activity=399225 dram_eff=0.534
bk0: 7079a 603976i bk1: 7036a 605285i bk2: 6481a 610987i bk3: 6430a 611607i bk4: 6825a 600180i bk5: 6638a 601391i bk6: 6193a 598803i bk7: 5997a 598875i bk8: 5892a 630186i bk9: 5784a 632309i bk10: 5352a 644159i bk11: 4968a 647652i bk12: 5912a 637206i bk13: 5757a 637566i bk14: 5719a 613734i bk15: 5270a 619422i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878038
Row_Buffer_Locality_read = 0.907698
Row_Buffer_Locality_write = 0.427792
Bank_Level_Parallism = 3.338743
Bank_Level_Parallism_Col = 3.118068
Bank_Level_Parallism_Ready = 1.735522
write_to_read_ratio_blp_rw_average = 0.303748
GrpLevelPara = 2.011162 

BW Util details:
bwutil = 0.310527 
total_CMD = 686543 
util_bw = 213190 
Wasted_Col = 110341 
Wasted_Row = 34838 
Idle = 328174 

BW Util Bottlenecks: 
RCDc_limit = 55158 
RCDWRc_limit = 11250 
WTRc_limit = 20672 
RTWc_limit = 79641 
CCDLc_limit = 59383 
rwq = 0 
CCDLc_limit_alone = 46062 
WTRc_limit_alone = 19639 
RTWc_limit_alone = 67353 

Commands details: 
total_CMD = 686543 
n_nop = 556314 
Read = 97333 
Write = 0 
L2_Alloc = 0 
L2_WB = 9262 
n_act = 12662 
n_pre = 12646 
n_ref = 4565658604079112714 
n_req = 103745 
total_req = 106595 

Dual Bus Interface Util: 
issued_total_row = 25308 
issued_total_col = 106595 
Row_Bus_Util =  0.036863 
CoL_Bus_Util = 0.155263 
Either_Row_CoL_Bus_Util = 0.189688 
Issued_on_Two_Bus_Simul_Util = 0.002438 
issued_two_Eff = 0.012854 
queue_avg = 6.333511 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.33351
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=686543 n_nop=556060 n_act=12643 n_pre=12627 n_ref_event=0 n_req=104042 n_rd=97714 n_rd_L2_A=0 n_write=0 n_wr_bk=9175 bw_util=0.3114
n_activity=399907 dram_eff=0.5346
bk0: 7011a 604455i bk1: 7082a 606430i bk2: 6360a 613494i bk3: 6212a 613485i bk4: 6907a 601438i bk5: 6869a 599525i bk6: 6063a 599815i bk7: 6024a 600250i bk8: 5956a 633196i bk9: 5900a 631711i bk10: 5144a 645631i bk11: 5240a 647554i bk12: 5945a 638612i bk13: 5860a 633159i bk14: 5565a 618117i bk15: 5576a 617216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878568
Row_Buffer_Locality_read = 0.908642
Row_Buffer_Locality_write = 0.414191
Bank_Level_Parallism = 3.301015
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.692384
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.311383 
total_CMD = 686543 
util_bw = 213778 
Wasted_Col = 109517 
Wasted_Row = 35837 
Idle = 327411 

BW Util Bottlenecks: 
RCDc_limit = 54545 
RCDWRc_limit = 11116 
WTRc_limit = 19843 
RTWc_limit = 78522 
CCDLc_limit = 59037 
rwq = 0 
CCDLc_limit_alone = 45878 
WTRc_limit_alone = 18759 
RTWc_limit_alone = 66447 

Commands details: 
total_CMD = 686543 
n_nop = 556060 
Read = 97714 
Write = 0 
L2_Alloc = 0 
L2_WB = 9175 
n_act = 12643 
n_pre = 12627 
n_ref = 0 
n_req = 104042 
total_req = 106889 

Dual Bus Interface Util: 
issued_total_row = 25270 
issued_total_col = 106889 
Row_Bus_Util =  0.036808 
CoL_Bus_Util = 0.155692 
Either_Row_CoL_Bus_Util = 0.190058 
Issued_on_Two_Bus_Simul_Util = 0.002441 
issued_two_Eff = 0.012845 
queue_avg = 6.321806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.32181

========= L2 cache stats =========
L2_cache_bank[0]: Access = 256925, Miss = 70031, Miss_rate = 0.273, Pending_hits = 82, Reservation_fails = 402
L2_cache_bank[1]: Access = 254040, Miss = 63702, Miss_rate = 0.251, Pending_hits = 63, Reservation_fails = 52
L2_cache_bank[2]: Access = 248630, Miss = 62728, Miss_rate = 0.252, Pending_hits = 55, Reservation_fails = 141
L2_cache_bank[3]: Access = 254854, Miss = 63282, Miss_rate = 0.248, Pending_hits = 77, Reservation_fails = 51
L2_cache_bank[4]: Access = 249186, Miss = 63168, Miss_rate = 0.253, Pending_hits = 82, Reservation_fails = 249
L2_cache_bank[5]: Access = 248663, Miss = 63877, Miss_rate = 0.257, Pending_hits = 58, Reservation_fails = 42
L2_cache_bank[6]: Access = 248715, Miss = 62431, Miss_rate = 0.251, Pending_hits = 62, Reservation_fails = 55
L2_cache_bank[7]: Access = 248483, Miss = 62715, Miss_rate = 0.252, Pending_hits = 65, Reservation_fails = 51
L2_cache_bank[8]: Access = 253596, Miss = 63888, Miss_rate = 0.252, Pending_hits = 53, Reservation_fails = 46
L2_cache_bank[9]: Access = 247056, Miss = 61703, Miss_rate = 0.250, Pending_hits = 35, Reservation_fails = 51
L2_cache_bank[10]: Access = 253125, Miss = 62742, Miss_rate = 0.248, Pending_hits = 62, Reservation_fails = 49
L2_cache_bank[11]: Access = 249933, Miss = 62730, Miss_rate = 0.251, Pending_hits = 52, Reservation_fails = 51
L2_total_cache_accesses = 3013206
L2_total_cache_misses = 762997
L2_total_cache_miss_rate = 0.2532
L2_total_cache_pending_hits = 746
L2_total_cache_reservation_fails = 1240
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2131462
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 140808
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 601
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 445446
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 117703
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 264
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30749
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 145968
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 524
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2718132
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294684
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 601
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 524
L2_cache_data_port_util = 0.362
L2_cache_fill_port_util = 0.094

icnt_total_pkts_mem_to_simt=3013206
icnt_total_pkts_simt_to_mem=974322
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.01798
	minimum = 5
	maximum = 120
Network latency average = 9.01798
	minimum = 5
	maximum = 120
Slowest packet = 3980981
Flit latency average = 9.01798
	minimum = 5
	maximum = 120
Slowest flit = 3981108
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.119377
	minimum = 0.0610807 (at node 7)
	maximum = 0.411903 (at node 15)
Accepted packet rate average = 0.119377
	minimum = 0.0818324 (at node 20)
	maximum = 0.360219 (at node 15)
Injected flit rate average = 0.119377
	minimum = 0.0610807 (at node 7)
	maximum = 0.411903 (at node 15)
Accepted flit rate average= 0.119377
	minimum = 0.0818324 (at node 20)
	maximum = 0.360219 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.6678 (16 samples)
	minimum = 5 (16 samples)
	maximum = 225.562 (16 samples)
Network latency average = 35.2781 (16 samples)
	minimum = 5 (16 samples)
	maximum = 218.438 (16 samples)
Flit latency average = 35.2779 (16 samples)
	minimum = 5 (16 samples)
	maximum = 218.438 (16 samples)
Fragmentation average = 1.54951e-05 (16 samples)
	minimum = 0 (16 samples)
	maximum = 29.3125 (16 samples)
Injected packet rate average = 0.140287 (16 samples)
	minimum = 0.0631727 (16 samples)
	maximum = 0.355598 (16 samples)
Accepted packet rate average = 0.140287 (16 samples)
	minimum = 0.0848417 (16 samples)
	maximum = 0.315447 (16 samples)
Injected flit rate average = 0.140289 (16 samples)
	minimum = 0.0631747 (16 samples)
	maximum = 0.355598 (16 samples)
Accepted flit rate average = 0.140289 (16 samples)
	minimum = 0.0848462 (16 samples)
	maximum = 0.315447 (16 samples)
Injected packet size average = 1.00001 (16 samples)
Accepted packet size average = 1.00001 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 57 sec (117 sec)
gpgpu_simulation_rate = 222278 (inst/sec)
gpgpu_simulation_rate = 4445 (cycle/sec)
gpgpu_silicon_slowdown = 157480x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd30..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe310efde0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f2c8e9adc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 8632
gpu_sim_insn = 1283661
gpu_ipc =     148.7096
gpu_tot_sim_cycle = 528750
gpu_tot_sim_insn = 27290217
gpu_tot_ipc =      51.6127
gpu_tot_issued_cta = 2176
gpu_occupancy = 38.3571% 
gpu_tot_occupancy = 81.3943% 
max_total_param_size = 0
gpu_stall_dramfull = 775110
gpu_stall_icnt2sh    = 1489290
partiton_level_parallism =       0.5741
partiton_level_parallism_total  =       1.8518
partiton_level_parallism_util =       1.4036
partiton_level_parallism_util_total  =       2.3109
L2_BW  =      45.8146 GB/Sec
L2_BW_total  =     128.3996 GB/Sec
gpu_total_sim_rate=229329

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1184013
	L1I_total_cache_misses = 1221
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3901
L1D_cache:
	L1D_cache_core[0]: Access = 78684, Miss = 64686, Miss_rate = 0.822, Pending_hits = 6632, Reservation_fails = 290956
	L1D_cache_core[1]: Access = 69305, Miss = 56621, Miss_rate = 0.817, Pending_hits = 5928, Reservation_fails = 251169
	L1D_cache_core[2]: Access = 82115, Miss = 67910, Miss_rate = 0.827, Pending_hits = 6800, Reservation_fails = 312289
	L1D_cache_core[3]: Access = 78053, Miss = 64344, Miss_rate = 0.824, Pending_hits = 6592, Reservation_fails = 293042
	L1D_cache_core[4]: Access = 82446, Miss = 68280, Miss_rate = 0.828, Pending_hits = 6796, Reservation_fails = 315632
	L1D_cache_core[5]: Access = 79996, Miss = 66033, Miss_rate = 0.825, Pending_hits = 6756, Reservation_fails = 306540
	L1D_cache_core[6]: Access = 77399, Miss = 63644, Miss_rate = 0.822, Pending_hits = 6457, Reservation_fails = 287090
	L1D_cache_core[7]: Access = 80513, Miss = 66747, Miss_rate = 0.829, Pending_hits = 6852, Reservation_fails = 304727
	L1D_cache_core[8]: Access = 83356, Miss = 68762, Miss_rate = 0.825, Pending_hits = 6848, Reservation_fails = 310096
	L1D_cache_core[9]: Access = 80760, Miss = 66620, Miss_rate = 0.825, Pending_hits = 6628, Reservation_fails = 299686
	L1D_cache_core[10]: Access = 82388, Miss = 68126, Miss_rate = 0.827, Pending_hits = 6857, Reservation_fails = 313282
	L1D_cache_core[11]: Access = 77026, Miss = 63260, Miss_rate = 0.821, Pending_hits = 6500, Reservation_fails = 281720
	L1D_cache_core[12]: Access = 75421, Miss = 61706, Miss_rate = 0.818, Pending_hits = 6358, Reservation_fails = 272743
	L1D_cache_core[13]: Access = 77915, Miss = 64191, Miss_rate = 0.824, Pending_hits = 6421, Reservation_fails = 291978
	L1D_cache_core[14]: Access = 75507, Miss = 61993, Miss_rate = 0.821, Pending_hits = 6262, Reservation_fails = 287240
	L1D_total_cache_accesses = 1180884
	L1D_total_cache_misses = 972923
	L1D_total_cache_miss_rate = 0.8239
	L1D_total_cache_pending_hits = 98687
	L1D_total_cache_reservation_fails = 4418190
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.092
L1C_cache:
	L1C_total_cache_accesses = 210944
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3139
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 103454
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 98384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 683766
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4403246
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 210464
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3139
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5820
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 303
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 289157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14944
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1182792
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1221
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3901
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 885604
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210944
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295280
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1184013

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3693290
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 160
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 709796
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3139
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 14944
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3901
ctas_completed 2176, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3662, 2994, 3113, 3230, 3399, 3258, 3304, 3148, 2659, 3022, 3179, 3094, 2782, 3097, 2886, 3164, 3015, 2646, 3162, 3311, 3287, 3074, 3040, 3230, 2972, 2916, 2795, 3044, 3356, 3038, 2708, 3276, 3189, 3135, 3025, 3171, 2941, 2940, 3835, 2818, 3210, 3754, 3318, 3009, 3326, 3150, 2843, 2946, 
gpgpu_n_tot_thrd_icount = 70689952
gpgpu_n_tot_w_icount = 2209061
gpgpu_n_stall_shd_mem = 4825969
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 683766
gpgpu_n_mem_write_global = 295280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3139
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3139
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4125767
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 697063
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8899351	W0_Idle:805892	W0_Scoreboard:2955442	W1:478788	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
single_issue_nums: WS0:1104439	WS1:1104622	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5470128 {8:683766,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11815264 {40:295227,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 109402560 {40:2735064,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363256 {8:295407,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1887 
max_icnt2mem_latency = 1641 
maxmrqlatency = 914 
max_icnt2sh_latency = 340 
averagemflatency = 396 
avg_icnt2mem_latency = 66 
avg_mrq_latency = 32 
avg_icnt2sh_latency = 104 
mrq_lat_table:137909 	46196 	41134 	43165 	197034 	88402 	45815 	24440 	7878 	351 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	723474 	1588264 	705231 	13532 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	35 	12 	267961 	114545 	266268 	287928 	41996 	348 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	149953 	124214 	123272 	199861 	1447388 	984627 	1186 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	209 	824 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       112       112        96       113       108        88        88        88       128       129       156       128       140       156        88        80 
dram[1]:       112        96       112        76       104        84        80        96       133       132       128       208       100       148        84        87 
dram[2]:        93       112       112        95        96       128        88        96       131       132       153       192       120       116        77       109 
dram[3]:       128       116        83       116       104        96        72        88       129       128       112       168       116       168        94        77 
dram[4]:       100       104        98       104       120        92        72        76       131       135       136       148       212       112       108        70 
dram[5]:        84       120        90       109       104        72        84        96       137       131       237       252       120       112        92        80 
maximum service time to same row:
dram[0]:     13091     11903     16272     14305     11762     13306     11391      8872     12878     14388     17979     13544     16223     12043     15280     21178 
dram[1]:     11858     10826     12040     13462     18463     25905     13747      8622      7243     15244     16887     19074     10872     12666     13347     11358 
dram[2]:     11478      9106      8849     13957     11300     17666     17152     11056      9971     18419     14775     31920     13265     15928     11628     17722 
dram[3]:     20145     14346     10437     17540     11431     11543     18352      8803     21502      9437     18060     19645     22620     21750     22604     14543 
dram[4]:     11490      8031     16860     12973     10459     10616     10178     11706     19680     13903     19124     14938      9962     20699     12969     14436 
dram[5]:     16934     10719     16504     16078      8778     21223      8822      7093     13303      9867     45200     30740     18275     14713     14827     15342 
average row accesses per activate:
dram[0]:  7.265444  7.641879  7.990971  7.937984  7.277400  7.293334  6.886187  6.764428 10.635880  9.535384 12.990741 12.310502  9.563934 10.069023  7.587302  7.931964 
dram[1]:  7.385207  7.836858  8.012586  7.547873  7.102041  7.240191  6.715667  6.746439  9.146884 10.149915 10.414538 10.424710  9.595122  9.854575  7.589378  7.503676 
dram[2]:  7.379512  7.417408  7.990708  7.819184  7.546906  7.313150  6.647901  6.876298  9.187402 10.613240 11.511435 12.051282  9.725080  8.950673  7.095519  7.297265 
dram[3]:  7.449651  7.574850  8.317500  7.973714  7.467533  7.082692  6.862986  6.551357  9.633071 10.032414 12.067286 12.277162  9.312893  9.336923  7.912647  7.598758 
dram[4]:  7.454457  7.678788  8.126874  8.183745  7.487026  7.363911  6.902153  6.785075  9.985507 10.061258 11.492662 11.717241  9.514774  9.935324  7.458977  7.411311 
dram[5]:  7.275335  7.583169  8.182577  7.859977  7.043721  7.404926  6.853175  6.849602 10.436455 10.659246 12.268518 12.778571 10.245819  9.331288  7.827542  7.335723 
average row locality = 632324/77402 = 8.169350
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       391       381       375       385       446       461       737       736       367       434       140       133       148       146       372       382 
dram[1]:       373       377       375       347       421       449       714       775       415       391       163       138       136       138       372       373 
dram[2]:       397       367       405       387       425       457       739       754       429       365       165       149       148       159       368       384 
dram[3]:       414       368       371       370       448       459       721       758       418       392       150       133       156       154       375       370 
dram[4]:       377       383       373       361       450       484       749       727       389       385       140       122       149       147       389       373 
dram[5]:       392       391       366       379       456       470       743       755       374       411       147       120       144       165       359       362 
total dram writes = 36178
bank skew: 775/120 = 6.46
chip skew: 6098/5957 = 1.02
average mf latency per bank:
dram[0]:      19012     23928     19651     22235     16494     18939      9921     12102     31546     23747    169768    227695    163252    202325     17609     20498
dram[1]:      19789     22925     19441     25127     17509     19516     10374     11104     21728     26068    145446    222945    178829    212754     16917     20301
dram[2]:      19739     20269     19540     19457     18519     16437     10480      9940     21583     25040    151237    171399    173351    144539     18464     17169
dram[3]:      18877     19576     20926     19824     17237     15608     10409      9321     21696     22061    169540    176258    170187    134383     17986     16660
dram[4]:      23479     18249     23539     19306     19573     14753     11609      9529     27294     21505    223283    191265    205029    144321     20123     15654
dram[5]:      21725     19735     23640     20147     18643     16262     10959      9669     26807     22566    200383    215540    202226    144506     20485     18820
maximum mf latency per bank:
dram[0]:       1427      1536      1372      1527      1461      1615      1386      1595      1333      1509      1245      1465      1221      1450      1440      1412
dram[1]:       1758      1419      1356      1439      1234      1460      1508      1463      1301      1391      1451      1396      1203      1470      1210      1440
dram[2]:       1415      1461      1415      1515      1414      1599      1513      1676      1462      1338      1256      1887      1304      1349      1456      1663
dram[3]:       1503      1601      1440      1633      1422      1433      1494      1485      1486      1426      1469      1449      1292      1417      1480      1421
dram[4]:       1465      1511      1380      1799      1487      1543      1437      1510      1388      1399      1477      1364      1413      1488      1501      1481
dram[5]:       1585      1340      1556      1267      1609      1248      1336      1377      1405      1344      1292      1354      1262      1298      1497      1624
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=697936 n_nop=564649 n_act=12906 n_pre=12890 n_ref_event=94501270756944 n_req=106373 n_rd=99981 n_rd_L2_A=0 n_write=0 n_wr_bk=9248 bw_util=0.313
n_activity=405374 dram_eff=0.5389
bk0: 7001a 617064i bk1: 7308a 616076i bk2: 6623a 624248i bk3: 6673a 619869i bk4: 6943a 614399i bk5: 7113a 608697i bk6: 6390a 609502i bk7: 6459a 604340i bk8: 5756a 643008i bk9: 5924a 642357i bk10: 5528a 656997i bk11: 5312a 659306i bk12: 5677a 648498i bk13: 5832a 650133i bk14: 5732a 628608i bk15: 5710a 629012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878747
Row_Buffer_Locality_read = 0.908413
Row_Buffer_Locality_write = 0.414737
Bank_Level_Parallism = 3.305729
Bank_Level_Parallism_Col = 0.675775
Bank_Level_Parallism_Ready = 1.683004
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.313006 
total_CMD = 697936 
util_bw = 218458 
Wasted_Col = 109810 
Wasted_Row = 35478 
Idle = 334190 

BW Util Bottlenecks: 
RCDc_limit = 55168 
RCDWRc_limit = 11303 
WTRc_limit = 19985 
RTWc_limit = 80799 
CCDLc_limit = 60161 
rwq = 0 
CCDLc_limit_alone = 46802 
WTRc_limit_alone = 18894 
RTWc_limit_alone = 68531 

Commands details: 
total_CMD = 697936 
n_nop = 564649 
Read = 99981 
Write = 0 
L2_Alloc = 0 
L2_WB = 9248 
n_act = 12906 
n_pre = 12890 
n_ref = 94501270756944 
n_req = 106373 
total_req = 109229 

Dual Bus Interface Util: 
issued_total_row = 25796 
issued_total_col = 109229 
Row_Bus_Util =  0.036960 
CoL_Bus_Util = 0.156503 
Either_Row_CoL_Bus_Util = 0.190973 
Issued_on_Two_Bus_Simul_Util = 0.002490 
issued_two_Eff = 0.013040 
queue_avg = 6.291317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.29132
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=697936 n_nop=565052 n_act=13167 n_pre=13151 n_ref_event=0 n_req=105576 n_rd=99087 n_rd_L2_A=0 n_write=0 n_wr_bk=9277 bw_util=0.3105
n_activity=406309 dram_eff=0.5334
bk0: 7156a 615108i bk1: 7231a 613714i bk2: 6543a 623083i bk3: 6622a 620814i bk4: 7096a 613661i bk5: 6999a 609833i bk6: 6242a 606187i bk7: 6409a 607339i bk8: 5896a 639107i bk9: 5720a 646176i bk10: 5200a 654637i bk11: 5312a 657331i bk12: 5749a 647285i bk13: 5878a 650413i bk14: 5408a 630454i bk15: 5626a 628274i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875341
Row_Buffer_Locality_read = 0.905760
Row_Buffer_Locality_write = 0.410849
Bank_Level_Parallism = 3.314944
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.675711
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.310527 
total_CMD = 697936 
util_bw = 216728 
Wasted_Col = 112099 
Wasted_Row = 36042 
Idle = 333067 

BW Util Bottlenecks: 
RCDc_limit = 56600 
RCDWRc_limit = 11499 
WTRc_limit = 21526 
RTWc_limit = 82932 
CCDLc_limit = 61059 
rwq = 0 
CCDLc_limit_alone = 47294 
WTRc_limit_alone = 20390 
RTWc_limit_alone = 70303 

Commands details: 
total_CMD = 697936 
n_nop = 565052 
Read = 99087 
Write = 0 
L2_Alloc = 0 
L2_WB = 9277 
n_act = 13167 
n_pre = 13151 
n_ref = 0 
n_req = 105576 
total_req = 108364 

Dual Bus Interface Util: 
issued_total_row = 26318 
issued_total_col = 108364 
Row_Bus_Util =  0.037708 
CoL_Bus_Util = 0.155264 
Either_Row_CoL_Bus_Util = 0.190396 
Issued_on_Two_Bus_Simul_Util = 0.002576 
issued_two_Eff = 0.013531 
queue_avg = 6.317869 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.31787
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=697936 n_nop=564731 n_act=13114 n_pre=13098 n_ref_event=0 n_req=105870 n_rd=99384 n_rd_L2_A=0 n_write=0 n_wr_bk=9367 bw_util=0.3116
n_activity=405829 dram_eff=0.5359
bk0: 7038a 619084i bk1: 6991a 617563i bk2: 6415a 625362i bk3: 6604a 618495i bk4: 7006a 611616i bk5: 7158a 608743i bk6: 6305a 608712i bk7: 6573a 606516i bk8: 5556a 641691i bk9: 5868a 644259i bk10: 5440a 653879i bk11: 5552a 654888i bk12: 5877a 647436i bk13: 5801a 646606i bk14: 5549a 628368i bk15: 5651a 624618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876188
Row_Buffer_Locality_read = 0.906454
Row_Buffer_Locality_write = 0.412427
Bank_Level_Parallism = 3.332864
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.684493
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.311636 
total_CMD = 697936 
util_bw = 217502 
Wasted_Col = 111586 
Wasted_Row = 35609 
Idle = 333239 

BW Util Bottlenecks: 
RCDc_limit = 56633 
RCDWRc_limit = 11574 
WTRc_limit = 20572 
RTWc_limit = 81408 
CCDLc_limit = 60473 
rwq = 0 
CCDLc_limit_alone = 46846 
WTRc_limit_alone = 19595 
RTWc_limit_alone = 68758 

Commands details: 
total_CMD = 697936 
n_nop = 564731 
Read = 99384 
Write = 0 
L2_Alloc = 0 
L2_WB = 9367 
n_act = 13114 
n_pre = 13098 
n_ref = 0 
n_req = 105870 
total_req = 108751 

Dual Bus Interface Util: 
issued_total_row = 26212 
issued_total_col = 108751 
Row_Bus_Util =  0.037556 
CoL_Bus_Util = 0.155818 
Either_Row_CoL_Bus_Util = 0.190856 
Issued_on_Two_Bus_Simul_Util = 0.002519 
issued_two_Eff = 0.013198 
queue_avg = 6.388210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.38821
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=697936 n_nop=567103 n_act=12729 n_pre=12713 n_ref_event=0 n_req=104230 n_rd=97849 n_rd_L2_A=0 n_write=0 n_wr_bk=9239 bw_util=0.3069
n_activity=400392 dram_eff=0.5349
bk0: 6966a 617163i bk1: 7097a 617096i bk2: 6187a 625210i bk3: 6514a 620223i bk4: 6933a 614667i bk5: 6793a 612667i bk6: 6058a 611130i bk7: 6060a 605816i bk8: 5852a 642989i bk9: 5944a 643223i bk10: 5108a 657141i bk11: 5452a 657051i bk12: 5761a 650280i bk13: 5888a 648314i bk14: 5610a 628885i bk15: 5626a 627520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877933
Row_Buffer_Locality_read = 0.908277
Row_Buffer_Locality_write = 0.412631
Bank_Level_Parallism = 3.315389
Bank_Level_Parallism_Col = 3.090343
Bank_Level_Parallism_Ready = 1.704687
write_to_read_ratio_blp_rw_average = 0.300385
GrpLevelPara = 2.002415 

BW Util details:
bwutil = 0.306871 
total_CMD = 697936 
util_bw = 214176 
Wasted_Col = 110572 
Wasted_Row = 35053 
Idle = 338135 

BW Util Bottlenecks: 
RCDc_limit = 55284 
RCDWRc_limit = 11455 
WTRc_limit = 20401 
RTWc_limit = 79268 
CCDLc_limit = 59519 
rwq = 0 
CCDLc_limit_alone = 46514 
WTRc_limit_alone = 19323 
RTWc_limit_alone = 67341 

Commands details: 
total_CMD = 697936 
n_nop = 567103 
Read = 97849 
Write = 0 
L2_Alloc = 0 
L2_WB = 9239 
n_act = 12729 
n_pre = 12713 
n_ref = 0 
n_req = 104230 
total_req = 107088 

Dual Bus Interface Util: 
issued_total_row = 25442 
issued_total_col = 107088 
Row_Bus_Util =  0.036453 
CoL_Bus_Util = 0.153435 
Either_Row_CoL_Bus_Util = 0.187457 
Issued_on_Two_Bus_Simul_Util = 0.002431 
issued_two_Eff = 0.012971 
queue_avg = 6.306435 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.30644
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=697936 n_nop=566267 n_act=12770 n_pre=12754 n_ref_event=4565658604079112714 n_req=104974 n_rd=98545 n_rd_L2_A=0 n_write=0 n_wr_bk=9281 bw_util=0.309
n_activity=404119 dram_eff=0.5336
bk0: 7163a 614703i bk1: 7100a 615786i bk2: 6545a 621828i bk3: 6490a 622632i bk4: 6949a 610879i bk5: 6738a 612078i bk6: 6357a 609272i bk7: 6141a 609482i bk8: 5952a 641216i bk9: 5832a 643519i bk10: 5400a 655277i bk11: 5028a 658735i bk12: 5956a 648239i bk13: 5813a 648560i bk14: 5775a 624562i bk15: 5306a 630574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878437
Row_Buffer_Locality_read = 0.907870
Row_Buffer_Locality_write = 0.427283
Bank_Level_Parallism = 3.326699
Bank_Level_Parallism_Col = 3.107983
Bank_Level_Parallism_Ready = 1.733263
write_to_read_ratio_blp_rw_average = 0.301741
GrpLevelPara = 2.008379 

BW Util details:
bwutil = 0.308985 
total_CMD = 697936 
util_bw = 215652 
Wasted_Col = 111558 
Wasted_Row = 35341 
Idle = 335385 

BW Util Bottlenecks: 
RCDc_limit = 55854 
RCDWRc_limit = 11290 
WTRc_limit = 20726 
RTWc_limit = 79885 
CCDLc_limit = 59922 
rwq = 0 
CCDLc_limit_alone = 46574 
WTRc_limit_alone = 19690 
RTWc_limit_alone = 67573 

Commands details: 
total_CMD = 697936 
n_nop = 566267 
Read = 98545 
Write = 0 
L2_Alloc = 0 
L2_WB = 9281 
n_act = 12770 
n_pre = 12754 
n_ref = 4565658604079112714 
n_req = 104974 
total_req = 107826 

Dual Bus Interface Util: 
issued_total_row = 25524 
issued_total_col = 107826 
Row_Bus_Util =  0.036571 
CoL_Bus_Util = 0.154493 
Either_Row_CoL_Bus_Util = 0.188655 
Issued_on_Two_Bus_Simul_Util = 0.002409 
issued_two_Eff = 0.012767 
queue_avg = 6.273796 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.2738
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=697936 n_nop=565969 n_act=12760 n_pre=12744 n_ref_event=0 n_req=105301 n_rd=98946 n_rd_L2_A=0 n_write=0 n_wr_bk=9204 bw_util=0.3099
n_activity=404721 dram_eff=0.5344
bk0: 7087a 615391i bk1: 7170a 616883i bk2: 6404a 624602i bk3: 6280a 624029i bk4: 6983a 612264i bk5: 6961a 610318i bk6: 6223a 610249i bk7: 6196a 610511i bk8: 6004a 644353i bk9: 5972a 642720i bk10: 5208a 656532i bk11: 5296a 658616i bk12: 5981a 649666i bk13: 5900a 644327i bk14: 5625a 628915i bk15: 5656a 628116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878909
Row_Buffer_Locality_read = 0.908819
Row_Buffer_Locality_write = 0.413218
Bank_Level_Parallism = 3.291432
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.689398
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.309914 
total_CMD = 697936 
util_bw = 216300 
Wasted_Col = 110664 
Wasted_Row = 36322 
Idle = 334650 

BW Util Bottlenecks: 
RCDc_limit = 55167 
RCDWRc_limit = 11177 
WTRc_limit = 19877 
RTWc_limit = 78933 
CCDLc_limit = 59601 
rwq = 0 
CCDLc_limit_alone = 46390 
WTRc_limit_alone = 18792 
RTWc_limit_alone = 66807 

Commands details: 
total_CMD = 697936 
n_nop = 565969 
Read = 98946 
Write = 0 
L2_Alloc = 0 
L2_WB = 9204 
n_act = 12760 
n_pre = 12744 
n_ref = 0 
n_req = 105301 
total_req = 108150 

Dual Bus Interface Util: 
issued_total_row = 25504 
issued_total_col = 108150 
Row_Bus_Util =  0.036542 
CoL_Bus_Util = 0.154957 
Either_Row_CoL_Bus_Util = 0.189082 
Issued_on_Two_Bus_Simul_Util = 0.002417 
issued_two_Eff = 0.012783 
queue_avg = 6.263910 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.26391

========= L2 cache stats =========
L2_cache_bank[0]: Access = 258413, Miss = 70723, Miss_rate = 0.274, Pending_hits = 82, Reservation_fails = 402
L2_cache_bank[1]: Access = 255643, Miss = 64399, Miss_rate = 0.252, Pending_hits = 63, Reservation_fails = 52
L2_cache_bank[2]: Access = 249947, Miss = 63280, Miss_rate = 0.253, Pending_hits = 55, Reservation_fails = 141
L2_cache_bank[3]: Access = 256413, Miss = 63958, Miss_rate = 0.249, Pending_hits = 77, Reservation_fails = 51
L2_cache_bank[4]: Access = 250616, Miss = 63732, Miss_rate = 0.254, Pending_hits = 82, Reservation_fails = 249
L2_cache_bank[5]: Access = 250168, Miss = 64553, Miss_rate = 0.258, Pending_hits = 58, Reservation_fails = 42
L2_cache_bank[6]: Access = 250042, Miss = 62975, Miss_rate = 0.252, Pending_hits = 62, Reservation_fails = 55
L2_cache_bank[7]: Access = 250010, Miss = 63383, Miss_rate = 0.254, Pending_hits = 65, Reservation_fails = 51
L2_cache_bank[8]: Access = 255137, Miss = 64533, Miss_rate = 0.253, Pending_hits = 53, Reservation_fails = 46
L2_cache_bank[9]: Access = 248485, Miss = 62272, Miss_rate = 0.251, Pending_hits = 35, Reservation_fails = 51
L2_cache_bank[10]: Access = 254605, Miss = 63306, Miss_rate = 0.249, Pending_hits = 62, Reservation_fails = 49
L2_cache_bank[11]: Access = 251382, Miss = 63398, Miss_rate = 0.252, Pending_hits = 52, Reservation_fails = 51
L2_total_cache_accesses = 3030861
L2_total_cache_misses = 770512
L2_total_cache_miss_rate = 0.2542
L2_total_cache_pending_hits = 746
L2_total_cache_reservation_fails = 1240
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2140882
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 142303
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 601
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 451463
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 118423
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 264
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30752
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 145968
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 524
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2735064
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295407
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 601
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 524
L2_cache_data_port_util = 0.358
L2_cache_fill_port_util = 0.094

icnt_total_pkts_mem_to_simt=3030861
icnt_total_pkts_simt_to_mem=979278
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.06262
	minimum = 5
	maximum = 42
Network latency average = 6.06262
	minimum = 5
	maximum = 42
Slowest packet = 3991893
Flit latency average = 6.06262
	minimum = 5
	maximum = 42
Slowest flit = 3992020
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0970163
	minimum = 0.0318582 (at node 5)
	maximum = 0.185704 (at node 16)
Accepted packet rate average = 0.0970163
	minimum = 0.0432113 (at node 21)
	maximum = 0.16601 (at node 9)
Injected flit rate average = 0.0970163
	minimum = 0.0318582 (at node 5)
	maximum = 0.185704 (at node 16)
Accepted flit rate average= 0.0970163
	minimum = 0.0432113 (at node 21)
	maximum = 0.16601 (at node 9)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.8087 (17 samples)
	minimum = 5 (17 samples)
	maximum = 214.765 (17 samples)
Network latency average = 33.5595 (17 samples)
	minimum = 5 (17 samples)
	maximum = 208.059 (17 samples)
Flit latency average = 33.5593 (17 samples)
	minimum = 5 (17 samples)
	maximum = 208.059 (17 samples)
Fragmentation average = 1.45836e-05 (17 samples)
	minimum = 0 (17 samples)
	maximum = 27.5882 (17 samples)
Injected packet rate average = 0.137742 (17 samples)
	minimum = 0.0613306 (17 samples)
	maximum = 0.345604 (17 samples)
Accepted packet rate average = 0.137742 (17 samples)
	minimum = 0.0823929 (17 samples)
	maximum = 0.306657 (17 samples)
Injected flit rate average = 0.137743 (17 samples)
	minimum = 0.0613325 (17 samples)
	maximum = 0.345604 (17 samples)
Accepted flit rate average = 0.137743 (17 samples)
	minimum = 0.082397 (17 samples)
	maximum = 0.306657 (17 samples)
Injected packet size average = 1.00001 (17 samples)
Accepted packet size average = 1.00001 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 59 sec (119 sec)
gpgpu_simulation_rate = 229329 (inst/sec)
gpgpu_simulation_rate = 4443 (cycle/sec)
gpgpu_silicon_slowdown = 157551x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd70..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe310efd6c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f2c8e9af9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 1845
gpu_sim_insn = 1114172
gpu_ipc =     603.8873
gpu_tot_sim_cycle = 530595
gpu_tot_sim_insn = 28404389
gpu_tot_ipc =      53.5331
gpu_tot_issued_cta = 2304
gpu_occupancy = 78.7596% 
gpu_tot_occupancy = 81.3853% 
max_total_param_size = 0
gpu_stall_dramfull = 775110
gpu_stall_icnt2sh    = 1489290
partiton_level_parallism =       0.2905
partiton_level_parallism_total  =       1.8464
partiton_level_parallism_util =       1.3958
partiton_level_parallism_util_total  =       2.3100
L2_BW  =      25.1560 GB/Sec
L2_BW_total  =     128.0406 GB/Sec
gpu_total_sim_rate=234747

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1204523
	L1I_total_cache_misses = 1221
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3901
L1D_cache:
	L1D_cache_core[0]: Access = 78828, Miss = 64722, Miss_rate = 0.821, Pending_hits = 6720, Reservation_fails = 290956
	L1D_cache_core[1]: Access = 69437, Miss = 56656, Miss_rate = 0.816, Pending_hits = 6011, Reservation_fails = 251169
	L1D_cache_core[2]: Access = 82259, Miss = 67946, Miss_rate = 0.826, Pending_hits = 6877, Reservation_fails = 312289
	L1D_cache_core[3]: Access = 78197, Miss = 64380, Miss_rate = 0.823, Pending_hits = 6680, Reservation_fails = 293042
	L1D_cache_core[4]: Access = 82598, Miss = 68322, Miss_rate = 0.827, Pending_hits = 6889, Reservation_fails = 315632
	L1D_cache_core[5]: Access = 80124, Miss = 66065, Miss_rate = 0.825, Pending_hits = 6832, Reservation_fails = 306540
	L1D_cache_core[6]: Access = 77527, Miss = 63676, Miss_rate = 0.821, Pending_hits = 6541, Reservation_fails = 287090
	L1D_cache_core[7]: Access = 80641, Miss = 66779, Miss_rate = 0.828, Pending_hits = 6932, Reservation_fails = 304727
	L1D_cache_core[8]: Access = 83500, Miss = 68798, Miss_rate = 0.824, Pending_hits = 6942, Reservation_fails = 310096
	L1D_cache_core[9]: Access = 80908, Miss = 66659, Miss_rate = 0.824, Pending_hits = 6718, Reservation_fails = 299686
	L1D_cache_core[10]: Access = 82532, Miss = 68162, Miss_rate = 0.826, Pending_hits = 6948, Reservation_fails = 313282
	L1D_cache_core[11]: Access = 77158, Miss = 63295, Miss_rate = 0.820, Pending_hits = 6579, Reservation_fails = 281720
	L1D_cache_core[12]: Access = 75569, Miss = 61745, Miss_rate = 0.817, Pending_hits = 6438, Reservation_fails = 272743
	L1D_cache_core[13]: Access = 78043, Miss = 64223, Miss_rate = 0.823, Pending_hits = 6501, Reservation_fails = 291978
	L1D_cache_core[14]: Access = 75635, Miss = 62025, Miss_rate = 0.820, Pending_hits = 6325, Reservation_fails = 287240
	L1D_total_cache_accesses = 1182956
	L1D_total_cache_misses = 973453
	L1D_total_cache_miss_rate = 0.8229
	L1D_total_cache_pending_hits = 99933
	L1D_total_cache_reservation_fails = 4418190
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.092
L1C_cache:
	L1C_total_cache_accesses = 221184
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0022
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3139
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 103744
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 99630
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 684278
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4403246
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 220704
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3139
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5826
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 303
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 289175
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14944
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1203302
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1221
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3901
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 887652
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 221184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1204523

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3693290
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 160
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 709796
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3139
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 14944
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3901
ctas_completed 2304, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3716, 3048, 3167, 3284, 3453, 3312, 3358, 3202, 2713, 3076, 3233, 3148, 2836, 3151, 2940, 3218, 3069, 2700, 3216, 3365, 3341, 3128, 3094, 3284, 3026, 2970, 2849, 3098, 3410, 3092, 2762, 3330, 3243, 3189, 3079, 3225, 2995, 2994, 3889, 2872, 3264, 3808, 3372, 3063, 3380, 3204, 2897, 3000, 
gpgpu_n_tot_thrd_icount = 71871712
gpgpu_n_tot_w_icount = 2245991
gpgpu_n_stall_shd_mem = 4825969
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 684278
gpgpu_n_mem_write_global = 295304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3139
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3139
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4125767
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 697063
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8903540	W0_Idle:809379	W0_Scoreboard:2961604	W1:478854	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
single_issue_nums: WS0:1122893	WS1:1123098	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5474224 {8:684278,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816224 {40:295251,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 109484480 {40:2737112,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363448 {8:295431,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1887 
max_icnt2mem_latency = 1641 
maxmrqlatency = 914 
max_icnt2sh_latency = 340 
averagemflatency = 396 
avg_icnt2mem_latency = 66 
avg_mrq_latency = 32 
avg_icnt2sh_latency = 104 
mrq_lat_table:137909 	46196 	41134 	43165 	197034 	88402 	45815 	24440 	7878 	351 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	725546 	1588264 	705231 	13532 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	35 	12 	268497 	114545 	266268 	287928 	41996 	348 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	151409 	124802 	123300 	199861 	1447388 	984627 	1186 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	213 	824 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       112       112        96       113       108        88        88        88       128       129       156       128       140       156        88        80 
dram[1]:       112        96       112        76       104        84        80        96       133       132       128       208       100       148        84        87 
dram[2]:        93       112       112        95        96       128        88        96       131       132       153       192       120       116        77       109 
dram[3]:       128       116        83       116       104        96        72        88       129       128       112       168       116       168        94        77 
dram[4]:       100       104        98       104       120        92        72        76       131       135       136       148       212       112       108        70 
dram[5]:        84       120        90       109       104        72        84        96       137       131       237       252       120       112        92        80 
maximum service time to same row:
dram[0]:     13091     11903     16272     14305     11762     13306     11391      8872     12878     14388     17979     13544     16223     12043     15280     21178 
dram[1]:     11858     10826     12040     13462     18463     25905     13747      8622      7243     15244     16887     19074     10872     12666     13347     11358 
dram[2]:     11478      9106      8849     13957     11300     17666     17152     11056      9971     18419     14775     31920     13265     15928     11628     17722 
dram[3]:     20145     14346     10437     17540     11431     11543     18352      8803     21502      9437     18060     19645     22620     21750     22604     14543 
dram[4]:     11490      8031     16860     12973     10459     10616     10178     11706     19680     13903     19124     14938      9962     20699     12969     14436 
dram[5]:     16934     10719     16504     16078      8778     21223      8822      7093     13303      9867     45200     30740     18275     14713     14827     15342 
average row accesses per activate:
dram[0]:  7.265444  7.641879  7.990971  7.937984  7.277400  7.293334  6.886187  6.764428 10.635880  9.535384 12.990741 12.310502  9.563934 10.069023  7.587302  7.931964 
dram[1]:  7.385207  7.836858  8.012586  7.547873  7.102041  7.240191  6.715667  6.746439  9.146884 10.149915 10.414538 10.424710  9.595122  9.854575  7.589378  7.503676 
dram[2]:  7.379512  7.417408  7.990708  7.819184  7.546906  7.313150  6.647901  6.876298  9.187402 10.613240 11.511435 12.051282  9.725080  8.950673  7.095519  7.297265 
dram[3]:  7.449651  7.574850  8.317500  7.973714  7.467533  7.082692  6.862986  6.551357  9.633071 10.032414 12.067286 12.277162  9.312893  9.336923  7.912647  7.598758 
dram[4]:  7.454457  7.678788  8.126874  8.183745  7.487026  7.363911  6.902153  6.785075  9.985507 10.061258 11.492662 11.717241  9.514774  9.935324  7.458977  7.411311 
dram[5]:  7.275335  7.583169  8.182577  7.859977  7.043721  7.404926  6.853175  6.849602 10.436455 10.659246 12.268518 12.778571 10.245819  9.331288  7.827542  7.335723 
average row locality = 632324/77402 = 8.169350
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       391       381       375       385       446       461       737       736       367       434       140       133       148       146       372       382 
dram[1]:       373       377       375       347       421       449       714       775       415       391       163       138       136       138       372       373 
dram[2]:       397       367       405       387       425       457       739       754       429       365       165       149       148       159       368       384 
dram[3]:       414       368       371       370       448       459       721       758       418       392       150       133       156       154       375       370 
dram[4]:       377       383       373       361       450       484       749       727       389       385       140       122       149       147       389       373 
dram[5]:       392       391       366       379       456       470       743       755       374       411       147       120       144       165       359       362 
total dram writes = 36178
bank skew: 775/120 = 6.46
chip skew: 6098/5957 = 1.02
average mf latency per bank:
dram[0]:      19012     23928     19651     22235     16494     18939      9921     12103     31595     23787    169813    227734    163252    202325     17609     20498
dram[1]:      19789     22925     19441     25127     17509     19516     10375     11105     21769     26111    145485    222984    178829    212754     16917     20301
dram[2]:      19739     20269     19540     19457     18519     16437     10480      9940     21622     25086    151275    171434    173352    144539     18464     17169
dram[3]:      18877     19576     20926     19824     17237     15608     10409      9321     21737     22104    169582    176300    170189    134383     17986     16660
dram[4]:      23479     18249     23539     19306     19573     14753     11609      9529     27337     21549    223320    191310    205029    144321     20123     15654
dram[5]:      21725     19735     23640     20147     18643     16262     10959      9669     26853     22608    200419    215587    202226    144506     20485     18820
maximum mf latency per bank:
dram[0]:       1427      1536      1372      1527      1461      1615      1386      1595      1333      1509      1245      1465      1221      1450      1440      1412
dram[1]:       1758      1419      1356      1439      1234      1460      1508      1463      1301      1391      1451      1396      1203      1470      1210      1440
dram[2]:       1415      1461      1415      1515      1414      1599      1513      1676      1462      1338      1256      1887      1304      1349      1456      1663
dram[3]:       1503      1601      1440      1633      1422      1433      1494      1485      1486      1426      1469      1449      1292      1417      1480      1421
dram[4]:       1465      1511      1380      1799      1487      1543      1437      1510      1388      1399      1477      1364      1413      1488      1501      1481
dram[5]:       1585      1340      1556      1267      1609      1248      1336      1377      1405      1344      1292      1354      1262      1298      1497      1624
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=700371 n_nop=567084 n_act=12906 n_pre=12890 n_ref_event=94501270756944 n_req=106373 n_rd=99981 n_rd_L2_A=0 n_write=0 n_wr_bk=9248 bw_util=0.3119
n_activity=405374 dram_eff=0.5389
bk0: 7001a 619499i bk1: 7308a 618511i bk2: 6623a 626683i bk3: 6673a 622304i bk4: 6943a 616834i bk5: 7113a 611132i bk6: 6390a 611937i bk7: 6459a 606775i bk8: 5756a 645443i bk9: 5924a 644792i bk10: 5528a 659432i bk11: 5312a 661741i bk12: 5677a 650933i bk13: 5832a 652568i bk14: 5732a 631043i bk15: 5710a 631447i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878747
Row_Buffer_Locality_read = 0.908413
Row_Buffer_Locality_write = 0.414737
Bank_Level_Parallism = 3.305729
Bank_Level_Parallism_Col = 0.675775
Bank_Level_Parallism_Ready = 1.683004
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.311918 
total_CMD = 700371 
util_bw = 218458 
Wasted_Col = 109810 
Wasted_Row = 35478 
Idle = 336625 

BW Util Bottlenecks: 
RCDc_limit = 55168 
RCDWRc_limit = 11303 
WTRc_limit = 19985 
RTWc_limit = 80799 
CCDLc_limit = 60161 
rwq = 0 
CCDLc_limit_alone = 46802 
WTRc_limit_alone = 18894 
RTWc_limit_alone = 68531 

Commands details: 
total_CMD = 700371 
n_nop = 567084 
Read = 99981 
Write = 0 
L2_Alloc = 0 
L2_WB = 9248 
n_act = 12906 
n_pre = 12890 
n_ref = 94501270756944 
n_req = 106373 
total_req = 109229 

Dual Bus Interface Util: 
issued_total_row = 25796 
issued_total_col = 109229 
Row_Bus_Util =  0.036832 
CoL_Bus_Util = 0.155959 
Either_Row_CoL_Bus_Util = 0.190309 
Issued_on_Two_Bus_Simul_Util = 0.002482 
issued_two_Eff = 0.013040 
queue_avg = 6.269444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.26944
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=700371 n_nop=567487 n_act=13167 n_pre=13151 n_ref_event=0 n_req=105576 n_rd=99087 n_rd_L2_A=0 n_write=0 n_wr_bk=9277 bw_util=0.3094
n_activity=406309 dram_eff=0.5334
bk0: 7156a 617543i bk1: 7231a 616149i bk2: 6543a 625518i bk3: 6622a 623249i bk4: 7096a 616096i bk5: 6999a 612268i bk6: 6242a 608622i bk7: 6409a 609774i bk8: 5896a 641542i bk9: 5720a 648611i bk10: 5200a 657072i bk11: 5312a 659766i bk12: 5749a 649720i bk13: 5878a 652848i bk14: 5408a 632889i bk15: 5626a 630709i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875341
Row_Buffer_Locality_read = 0.905760
Row_Buffer_Locality_write = 0.410849
Bank_Level_Parallism = 3.314944
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.675711
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.309447 
total_CMD = 700371 
util_bw = 216728 
Wasted_Col = 112099 
Wasted_Row = 36042 
Idle = 335502 

BW Util Bottlenecks: 
RCDc_limit = 56600 
RCDWRc_limit = 11499 
WTRc_limit = 21526 
RTWc_limit = 82932 
CCDLc_limit = 61059 
rwq = 0 
CCDLc_limit_alone = 47294 
WTRc_limit_alone = 20390 
RTWc_limit_alone = 70303 

Commands details: 
total_CMD = 700371 
n_nop = 567487 
Read = 99087 
Write = 0 
L2_Alloc = 0 
L2_WB = 9277 
n_act = 13167 
n_pre = 13151 
n_ref = 0 
n_req = 105576 
total_req = 108364 

Dual Bus Interface Util: 
issued_total_row = 26318 
issued_total_col = 108364 
Row_Bus_Util =  0.037577 
CoL_Bus_Util = 0.154724 
Either_Row_CoL_Bus_Util = 0.189734 
Issued_on_Two_Bus_Simul_Util = 0.002567 
issued_two_Eff = 0.013531 
queue_avg = 6.295903 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.2959
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=700371 n_nop=567166 n_act=13114 n_pre=13098 n_ref_event=0 n_req=105870 n_rd=99384 n_rd_L2_A=0 n_write=0 n_wr_bk=9367 bw_util=0.3106
n_activity=405829 dram_eff=0.5359
bk0: 7038a 621519i bk1: 6991a 619998i bk2: 6415a 627797i bk3: 6604a 620930i bk4: 7006a 614051i bk5: 7158a 611178i bk6: 6305a 611147i bk7: 6573a 608951i bk8: 5556a 644126i bk9: 5868a 646694i bk10: 5440a 656314i bk11: 5552a 657323i bk12: 5877a 649871i bk13: 5801a 649041i bk14: 5549a 630803i bk15: 5651a 627053i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876188
Row_Buffer_Locality_read = 0.906454
Row_Buffer_Locality_write = 0.412427
Bank_Level_Parallism = 3.332864
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.684493
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.310553 
total_CMD = 700371 
util_bw = 217502 
Wasted_Col = 111586 
Wasted_Row = 35609 
Idle = 335674 

BW Util Bottlenecks: 
RCDc_limit = 56633 
RCDWRc_limit = 11574 
WTRc_limit = 20572 
RTWc_limit = 81408 
CCDLc_limit = 60473 
rwq = 0 
CCDLc_limit_alone = 46846 
WTRc_limit_alone = 19595 
RTWc_limit_alone = 68758 

Commands details: 
total_CMD = 700371 
n_nop = 567166 
Read = 99384 
Write = 0 
L2_Alloc = 0 
L2_WB = 9367 
n_act = 13114 
n_pre = 13098 
n_ref = 0 
n_req = 105870 
total_req = 108751 

Dual Bus Interface Util: 
issued_total_row = 26212 
issued_total_col = 108751 
Row_Bus_Util =  0.037426 
CoL_Bus_Util = 0.155276 
Either_Row_CoL_Bus_Util = 0.190192 
Issued_on_Two_Bus_Simul_Util = 0.002510 
issued_two_Eff = 0.013198 
queue_avg = 6.366000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.366
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=700371 n_nop=569538 n_act=12729 n_pre=12713 n_ref_event=0 n_req=104230 n_rd=97849 n_rd_L2_A=0 n_write=0 n_wr_bk=9239 bw_util=0.3058
n_activity=400392 dram_eff=0.5349
bk0: 6966a 619598i bk1: 7097a 619531i bk2: 6187a 627645i bk3: 6514a 622658i bk4: 6933a 617102i bk5: 6793a 615102i bk6: 6058a 613565i bk7: 6060a 608251i bk8: 5852a 645424i bk9: 5944a 645658i bk10: 5108a 659576i bk11: 5452a 659486i bk12: 5761a 652715i bk13: 5888a 650749i bk14: 5610a 631320i bk15: 5626a 629955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877933
Row_Buffer_Locality_read = 0.908277
Row_Buffer_Locality_write = 0.412631
Bank_Level_Parallism = 3.315389
Bank_Level_Parallism_Col = 3.090343
Bank_Level_Parallism_Ready = 1.704687
write_to_read_ratio_blp_rw_average = 0.300385
GrpLevelPara = 2.002415 

BW Util details:
bwutil = 0.305804 
total_CMD = 700371 
util_bw = 214176 
Wasted_Col = 110572 
Wasted_Row = 35053 
Idle = 340570 

BW Util Bottlenecks: 
RCDc_limit = 55284 
RCDWRc_limit = 11455 
WTRc_limit = 20401 
RTWc_limit = 79268 
CCDLc_limit = 59519 
rwq = 0 
CCDLc_limit_alone = 46514 
WTRc_limit_alone = 19323 
RTWc_limit_alone = 67341 

Commands details: 
total_CMD = 700371 
n_nop = 569538 
Read = 97849 
Write = 0 
L2_Alloc = 0 
L2_WB = 9239 
n_act = 12729 
n_pre = 12713 
n_ref = 0 
n_req = 104230 
total_req = 107088 

Dual Bus Interface Util: 
issued_total_row = 25442 
issued_total_col = 107088 
Row_Bus_Util =  0.036326 
CoL_Bus_Util = 0.152902 
Either_Row_CoL_Bus_Util = 0.186805 
Issued_on_Two_Bus_Simul_Util = 0.002423 
issued_two_Eff = 0.012971 
queue_avg = 6.284509 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.28451
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=700371 n_nop=568702 n_act=12770 n_pre=12754 n_ref_event=4565658604079112714 n_req=104974 n_rd=98545 n_rd_L2_A=0 n_write=0 n_wr_bk=9281 bw_util=0.3079
n_activity=404119 dram_eff=0.5336
bk0: 7163a 617138i bk1: 7100a 618221i bk2: 6545a 624263i bk3: 6490a 625067i bk4: 6949a 613314i bk5: 6738a 614513i bk6: 6357a 611707i bk7: 6141a 611917i bk8: 5952a 643651i bk9: 5832a 645954i bk10: 5400a 657712i bk11: 5028a 661170i bk12: 5956a 650674i bk13: 5813a 650995i bk14: 5775a 626997i bk15: 5306a 633009i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878437
Row_Buffer_Locality_read = 0.907870
Row_Buffer_Locality_write = 0.427283
Bank_Level_Parallism = 3.326699
Bank_Level_Parallism_Col = 3.107983
Bank_Level_Parallism_Ready = 1.733263
write_to_read_ratio_blp_rw_average = 0.301741
GrpLevelPara = 2.008379 

BW Util details:
bwutil = 0.307911 
total_CMD = 700371 
util_bw = 215652 
Wasted_Col = 111558 
Wasted_Row = 35341 
Idle = 337820 

BW Util Bottlenecks: 
RCDc_limit = 55854 
RCDWRc_limit = 11290 
WTRc_limit = 20726 
RTWc_limit = 79885 
CCDLc_limit = 59922 
rwq = 0 
CCDLc_limit_alone = 46574 
WTRc_limit_alone = 19690 
RTWc_limit_alone = 67573 

Commands details: 
total_CMD = 700371 
n_nop = 568702 
Read = 98545 
Write = 0 
L2_Alloc = 0 
L2_WB = 9281 
n_act = 12770 
n_pre = 12754 
n_ref = 4565658604079112714 
n_req = 104974 
total_req = 107826 

Dual Bus Interface Util: 
issued_total_row = 25524 
issued_total_col = 107826 
Row_Bus_Util =  0.036444 
CoL_Bus_Util = 0.153956 
Either_Row_CoL_Bus_Util = 0.187999 
Issued_on_Two_Bus_Simul_Util = 0.002400 
issued_two_Eff = 0.012767 
queue_avg = 6.251984 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.25198
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=700371 n_nop=568404 n_act=12760 n_pre=12744 n_ref_event=0 n_req=105301 n_rd=98946 n_rd_L2_A=0 n_write=0 n_wr_bk=9204 bw_util=0.3088
n_activity=404721 dram_eff=0.5344
bk0: 7087a 617826i bk1: 7170a 619318i bk2: 6404a 627037i bk3: 6280a 626464i bk4: 6983a 614699i bk5: 6961a 612753i bk6: 6223a 612684i bk7: 6196a 612946i bk8: 6004a 646788i bk9: 5972a 645155i bk10: 5208a 658967i bk11: 5296a 661051i bk12: 5981a 652101i bk13: 5900a 646762i bk14: 5625a 631350i bk15: 5656a 630551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878909
Row_Buffer_Locality_read = 0.908819
Row_Buffer_Locality_write = 0.413218
Bank_Level_Parallism = 3.291432
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.689398
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.308836 
total_CMD = 700371 
util_bw = 216300 
Wasted_Col = 110664 
Wasted_Row = 36322 
Idle = 337085 

BW Util Bottlenecks: 
RCDc_limit = 55167 
RCDWRc_limit = 11177 
WTRc_limit = 19877 
RTWc_limit = 78933 
CCDLc_limit = 59601 
rwq = 0 
CCDLc_limit_alone = 46390 
WTRc_limit_alone = 18792 
RTWc_limit_alone = 66807 

Commands details: 
total_CMD = 700371 
n_nop = 568404 
Read = 98946 
Write = 0 
L2_Alloc = 0 
L2_WB = 9204 
n_act = 12760 
n_pre = 12744 
n_ref = 0 
n_req = 105301 
total_req = 108150 

Dual Bus Interface Util: 
issued_total_row = 25504 
issued_total_col = 108150 
Row_Bus_Util =  0.036415 
CoL_Bus_Util = 0.154418 
Either_Row_CoL_Bus_Util = 0.188424 
Issued_on_Two_Bus_Simul_Util = 0.002409 
issued_two_Eff = 0.012783 
queue_avg = 6.242132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.24213

========= L2 cache stats =========
L2_cache_bank[0]: Access = 258595, Miss = 70723, Miss_rate = 0.273, Pending_hits = 82, Reservation_fails = 402
L2_cache_bank[1]: Access = 255812, Miss = 64399, Miss_rate = 0.252, Pending_hits = 63, Reservation_fails = 52
L2_cache_bank[2]: Access = 250125, Miss = 63280, Miss_rate = 0.253, Pending_hits = 55, Reservation_fails = 141
L2_cache_bank[3]: Access = 256584, Miss = 63958, Miss_rate = 0.249, Pending_hits = 77, Reservation_fails = 51
L2_cache_bank[4]: Access = 250793, Miss = 63732, Miss_rate = 0.254, Pending_hits = 82, Reservation_fails = 249
L2_cache_bank[5]: Access = 250336, Miss = 64553, Miss_rate = 0.258, Pending_hits = 58, Reservation_fails = 42
L2_cache_bank[6]: Access = 250221, Miss = 62975, Miss_rate = 0.252, Pending_hits = 62, Reservation_fails = 55
L2_cache_bank[7]: Access = 250180, Miss = 63383, Miss_rate = 0.253, Pending_hits = 65, Reservation_fails = 51
L2_cache_bank[8]: Access = 255305, Miss = 64533, Miss_rate = 0.253, Pending_hits = 53, Reservation_fails = 46
L2_cache_bank[9]: Access = 248654, Miss = 62272, Miss_rate = 0.250, Pending_hits = 35, Reservation_fails = 51
L2_cache_bank[10]: Access = 254775, Miss = 63306, Miss_rate = 0.248, Pending_hits = 62, Reservation_fails = 49
L2_cache_bank[11]: Access = 251553, Miss = 63398, Miss_rate = 0.252, Pending_hits = 52, Reservation_fails = 51
L2_total_cache_accesses = 3032933
L2_total_cache_misses = 770512
L2_total_cache_miss_rate = 0.2540
L2_total_cache_pending_hits = 746
L2_total_cache_reservation_fails = 1240
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2142930
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 142303
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 601
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 451463
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 118447
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 264
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30752
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 145968
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 524
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2737112
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295431
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 601
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 524
L2_cache_data_port_util = 0.357
L2_cache_fill_port_util = 0.093

icnt_total_pkts_mem_to_simt=3032933
icnt_total_pkts_simt_to_mem=979814
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.78298
	minimum = 5
	maximum = 20
Network latency average = 5.78298
	minimum = 5
	maximum = 20
Slowest packet = 4010402
Flit latency average = 5.78298
	minimum = 5
	maximum = 20
Slowest flit = 4010529
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0523537
	minimum = 0.0173442 (at node 5)
	maximum = 0.098645 (at node 15)
Accepted packet rate average = 0.0523537
	minimum = 0.0227642 (at node 20)
	maximum = 0.0823848 (at node 4)
Injected flit rate average = 0.0523537
	minimum = 0.0173442 (at node 5)
	maximum = 0.098645 (at node 15)
Accepted flit rate average= 0.0523537
	minimum = 0.0227642 (at node 20)
	maximum = 0.0823848 (at node 4)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.1406 (18 samples)
	minimum = 5 (18 samples)
	maximum = 203.944 (18 samples)
Network latency average = 32.0164 (18 samples)
	minimum = 5 (18 samples)
	maximum = 197.611 (18 samples)
Flit latency average = 32.0162 (18 samples)
	minimum = 5 (18 samples)
	maximum = 197.611 (18 samples)
Fragmentation average = 1.37734e-05 (18 samples)
	minimum = 0 (18 samples)
	maximum = 26.0556 (18 samples)
Injected packet rate average = 0.132998 (18 samples)
	minimum = 0.0588869 (18 samples)
	maximum = 0.331884 (18 samples)
Accepted packet rate average = 0.132998 (18 samples)
	minimum = 0.0790802 (18 samples)
	maximum = 0.294197 (18 samples)
Injected flit rate average = 0.133 (18 samples)
	minimum = 0.0588887 (18 samples)
	maximum = 0.331884 (18 samples)
Accepted flit rate average = 0.133 (18 samples)
	minimum = 0.0790841 (18 samples)
	maximum = 0.294197 (18 samples)
Injected packet size average = 1.00001 (18 samples)
Accepted packet size average = 1.00001 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 1 sec (121 sec)
gpgpu_simulation_rate = 234747 (inst/sec)
gpgpu_simulation_rate = 4385 (cycle/sec)
gpgpu_silicon_slowdown = 159635x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd30..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe310efde0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f2c8e9adc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 2933
gpu_sim_insn = 1245357
gpu_ipc =     424.6018
gpu_tot_sim_cycle = 533528
gpu_tot_sim_insn = 29649746
gpu_tot_ipc =      55.5730
gpu_tot_issued_cta = 2432
gpu_occupancy = 73.2508% 
gpu_tot_occupancy = 81.3521% 
max_total_param_size = 0
gpu_stall_dramfull = 775110
gpu_stall_icnt2sh    = 1489290
partiton_level_parallism =       0.1834
partiton_level_parallism_total  =       1.8373
partiton_level_parallism_util =       1.3655
partiton_level_parallism_util_total  =       2.3092
L2_BW  =      16.2979 GB/Sec
L2_BW_total  =     127.4263 GB/Sec
gpu_total_sim_rate=243030

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1227148
	L1I_total_cache_misses = 1221
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3901
L1D_cache:
	L1D_cache_core[0]: Access = 78956, Miss = 64754, Miss_rate = 0.820, Pending_hits = 6791, Reservation_fails = 290956
	L1D_cache_core[1]: Access = 69581, Miss = 56692, Miss_rate = 0.815, Pending_hits = 6099, Reservation_fails = 251169
	L1D_cache_core[2]: Access = 82387, Miss = 67978, Miss_rate = 0.825, Pending_hits = 6950, Reservation_fails = 312289
	L1D_cache_core[3]: Access = 78341, Miss = 64416, Miss_rate = 0.822, Pending_hits = 6745, Reservation_fails = 293042
	L1D_cache_core[4]: Access = 82736, Miss = 68361, Miss_rate = 0.826, Pending_hits = 6963, Reservation_fails = 315632
	L1D_cache_core[5]: Access = 80252, Miss = 66097, Miss_rate = 0.824, Pending_hits = 6906, Reservation_fails = 306540
	L1D_cache_core[6]: Access = 77676, Miss = 63715, Miss_rate = 0.820, Pending_hits = 6609, Reservation_fails = 287090
	L1D_cache_core[7]: Access = 80785, Miss = 66815, Miss_rate = 0.827, Pending_hits = 6984, Reservation_fails = 304727
	L1D_cache_core[8]: Access = 83644, Miss = 68834, Miss_rate = 0.823, Pending_hits = 7016, Reservation_fails = 310096
	L1D_cache_core[9]: Access = 81041, Miss = 66694, Miss_rate = 0.823, Pending_hits = 6795, Reservation_fails = 299686
	L1D_cache_core[10]: Access = 82681, Miss = 68201, Miss_rate = 0.825, Pending_hits = 7020, Reservation_fails = 313282
	L1D_cache_core[11]: Access = 77286, Miss = 63327, Miss_rate = 0.819, Pending_hits = 6653, Reservation_fails = 281720
	L1D_cache_core[12]: Access = 75720, Miss = 61785, Miss_rate = 0.816, Pending_hits = 6512, Reservation_fails = 272743
	L1D_cache_core[13]: Access = 78171, Miss = 64255, Miss_rate = 0.822, Pending_hits = 6571, Reservation_fails = 291978
	L1D_cache_core[14]: Access = 75779, Miss = 62061, Miss_rate = 0.819, Pending_hits = 6410, Reservation_fails = 287240
	L1D_total_cache_accesses = 1185036
	L1D_total_cache_misses = 973985
	L1D_total_cache_miss_rate = 0.8219
	L1D_total_cache_pending_hits = 101024
	L1D_total_cache_reservation_fails = 4418190
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.091
L1C_cache:
	L1C_total_cache_accesses = 235520
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3139
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 104195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 100721
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 684810
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4403246
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 235040
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3139
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5832
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 303
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 289175
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14944
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1225927
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1221
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3901
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 889726
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 235520
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1227148

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3693290
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 160
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 709796
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3139
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 14944
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3901
ctas_completed 2432, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3776, 3108, 3227, 3344, 3513, 3372, 3418, 3262, 2773, 3136, 3293, 3208, 2896, 3211, 3000, 3278, 3129, 2760, 3276, 3425, 3401, 3188, 3154, 3344, 3086, 3030, 2909, 3158, 3470, 3152, 2822, 3390, 3283, 3229, 3119, 3265, 3035, 3034, 3929, 2912, 3304, 3848, 3412, 3103, 3420, 3244, 2937, 3040, 
gpgpu_n_tot_thrd_icount = 73188544
gpgpu_n_tot_w_icount = 2287142
gpgpu_n_stall_shd_mem = 4825969
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 684810
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3139
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3139
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4125767
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 697063
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8910043	W0_Idle:816425	W0_Scoreboard:2968042	W1:479045	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
single_issue_nums: WS0:1143433	WS1:1143709	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5478480 {8:684810,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 109569600 {40:2739240,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363496 {8:295437,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1887 
max_icnt2mem_latency = 1641 
maxmrqlatency = 914 
max_icnt2sh_latency = 340 
averagemflatency = 395 
avg_icnt2mem_latency = 66 
avg_mrq_latency = 32 
avg_icnt2sh_latency = 104 
mrq_lat_table:137921 	46200 	41134 	43165 	197058 	88402 	45815 	24440 	7878 	351 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	727648 	1588296 	705231 	13532 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	35 	12 	269035 	114545 	266268 	287928 	41996 	348 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	152985 	125246 	123414 	199861 	1447388 	984627 	1186 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	219 	824 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       112       112        96       113       108        88        88        88       128       129       156       128       140       156        88        80 
dram[1]:       112        96       112        76       104        84        80        96       133       132       128       208       100       148        84        87 
dram[2]:        93       112       112        95        96       128        88        96       131       132       153       192       120       116        77       109 
dram[3]:       128       116        83       116       104        96        72        88       129       128       112       168       116       168        94        77 
dram[4]:       100       104        98       104       120        92        72        76       131       135       136       148       212       112       108        70 
dram[5]:        84       120        90       109       104        72        84        96       137       131       237       252       120       112        92        80 
maximum service time to same row:
dram[0]:     13091     11903     16272     14305     11762     13306     11391      8872     12878     14388     17979     13544     16223     12043     15280     21178 
dram[1]:     11858     10826     12040     13462     18463     25905     13747      8622      7243     15244     16887     19074     10872     12666     13347     11358 
dram[2]:     11478      9106      8849     13957     11300     17666     17152     11056      9971     18419     14775     31920     13265     15928     11628     17722 
dram[3]:     20145     14346     10437     17540     11431     11543     18352      8803     21502      9437     18060     19645     22620     21750     22604     14543 
dram[4]:     11490      8031     16860     12973     10459     10616     10178     11706     19680     13903     19124     14938      9962     20699     12969     14436 
dram[5]:     16934     10719     16504     16078      8778     21223      8822      7093     13303      9867     45200     30740     18275     14713     14827     15342 
average row accesses per activate:
dram[0]:  7.265444  7.641879  7.995485  7.937984  7.277400  7.293334  6.886187  6.764428 10.635880  9.535384 12.990741 12.310502  9.563934 10.069023  7.587302  7.931964 
dram[1]:  7.385207  7.836858  8.012586  7.547873  7.102041  7.240191  6.715667  6.746439  9.139259 10.149915 10.414538 10.424710  9.595122  9.854575  7.589378  7.503676 
dram[2]:  7.379512  7.417408  7.990708  7.819184  7.546906  7.313150  6.647901  6.873585  9.187402 10.601739 11.511435 12.034115  9.725080  8.950673  7.095519  7.297265 
dram[3]:  7.449651  7.574850  8.317500  7.973714  7.467533  7.082692  6.862986  6.551357  9.633071 10.032414 12.067286 12.277162  9.312893  9.336923  7.912647  7.598758 
dram[4]:  7.454457  7.682828  8.126874  8.183745  7.487026  7.363911  6.902153  6.785075  9.985507 10.061258 11.492662 11.717241  9.514774  9.935324  7.458977  7.411311 
dram[5]:  7.275335  7.583169  8.172619  7.859977  7.043721  7.404926  6.850347  6.849602 10.436455 10.659246 12.268518 12.778571 10.245819  9.323124  7.827542  7.335723 
average row locality = 632364/77410 = 8.169023
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       391       381       375       385       446       461       737       736       367       434       140       133       148       146       372       382 
dram[1]:       373       377       375       347       421       449       714       775       415       391       163       138       136       138       372       373 
dram[2]:       397       367       405       387       425       457       739       754       429       365       165       149       148       159       368       384 
dram[3]:       414       368       371       370       448       459       721       758       418       392       150       133       156       154       375       370 
dram[4]:       377       383       373       361       450       484       749       727       389       385       140       122       149       147       389       373 
dram[5]:       392       391       366       379       456       470       743       755       374       411       147       120       144       165       359       362 
total dram writes = 36178
bank skew: 775/120 = 6.46
chip skew: 6098/5957 = 1.02
average mf latency per bank:
dram[0]:      19012     23928     19654     22235     16506     18951      9943     12126     31595     23787    169813    227734    163252    202336     17609     20498
dram[1]:      19789     22927     19441     25127     17523     19529     10399     11127     21772     26111    145485    222984    178829    212758     16917     20301
dram[2]:      19739     20269     19540     19457     18532     16451     10503      9964     21622     25089    151275    171441    173352    144539     18466     17169
dram[3]:      18877     19576     20926     19824     17249     15623     10432      9343     21737     22104    169589    176300    170189    134383     17986     16660
dram[4]:      23479     18251     23539     19306     19585     14767     11631      9552     27337     21549    223320    191310    205029    144321     20123     15654
dram[5]:      21725     19735     23646     20147     18655     16277     10983      9692     26853     22608    200419    215587    202226    144516     20485     18820
maximum mf latency per bank:
dram[0]:       1427      1536      1372      1527      1461      1615      1386      1595      1333      1509      1245      1465      1221      1450      1440      1412
dram[1]:       1758      1419      1356      1439      1234      1460      1508      1463      1301      1391      1451      1396      1203      1470      1210      1440
dram[2]:       1415      1461      1415      1515      1414      1599      1513      1676      1462      1338      1256      1887      1304      1349      1456      1663
dram[3]:       1503      1601      1440      1633      1422      1433      1494      1485      1486      1426      1469      1449      1292      1417      1480      1421
dram[4]:       1465      1511      1380      1799      1487      1543      1437      1510      1388      1399      1477      1364      1413      1488      1501      1481
dram[5]:       1585      1340      1556      1267      1609      1248      1336      1377      1405      1344      1292      1354      1262      1298      1497      1624
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=704242 n_nop=570951 n_act=12906 n_pre=12890 n_ref_event=94501270756944 n_req=106377 n_rd=99985 n_rd_L2_A=0 n_write=0 n_wr_bk=9248 bw_util=0.3102
n_activity=405395 dram_eff=0.5389
bk0: 7001a 623370i bk1: 7308a 622382i bk2: 6627a 630548i bk3: 6673a 626175i bk4: 6943a 620705i bk5: 7113a 615003i bk6: 6390a 615808i bk7: 6459a 610646i bk8: 5756a 649314i bk9: 5924a 648663i bk10: 5528a 663303i bk11: 5312a 665612i bk12: 5677a 654804i bk13: 5832a 656439i bk14: 5732a 634914i bk15: 5710a 635318i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878752
Row_Buffer_Locality_read = 0.908416
Row_Buffer_Locality_write = 0.414737
Bank_Level_Parallism = 3.305665
Bank_Level_Parallism_Col = 0.675775
Bank_Level_Parallism_Ready = 1.682979
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.310214 
total_CMD = 704242 
util_bw = 218466 
Wasted_Col = 109813 
Wasted_Row = 35478 
Idle = 340485 

BW Util Bottlenecks: 
RCDc_limit = 55168 
RCDWRc_limit = 11303 
WTRc_limit = 19985 
RTWc_limit = 80799 
CCDLc_limit = 60164 
rwq = 0 
CCDLc_limit_alone = 46805 
WTRc_limit_alone = 18894 
RTWc_limit_alone = 68531 

Commands details: 
total_CMD = 704242 
n_nop = 570951 
Read = 99985 
Write = 0 
L2_Alloc = 0 
L2_WB = 9248 
n_act = 12906 
n_pre = 12890 
n_ref = 94501270756944 
n_req = 106377 
total_req = 109233 

Dual Bus Interface Util: 
issued_total_row = 25796 
issued_total_col = 109233 
Row_Bus_Util =  0.036629 
CoL_Bus_Util = 0.155107 
Either_Row_CoL_Bus_Util = 0.189269 
Issued_on_Two_Bus_Simul_Util = 0.002468 
issued_two_Eff = 0.013039 
queue_avg = 6.234989 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.23499
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=704242 n_nop=571352 n_act=13168 n_pre=13152 n_ref_event=0 n_req=105580 n_rd=99091 n_rd_L2_A=0 n_write=0 n_wr_bk=9277 bw_util=0.3078
n_activity=406361 dram_eff=0.5334
bk0: 7156a 621414i bk1: 7231a 620020i bk2: 6543a 629389i bk3: 6622a 627120i bk4: 7096a 619967i bk5: 6999a 616139i bk6: 6242a 612494i bk7: 6409a 613646i bk8: 5900a 645383i bk9: 5720a 652481i bk10: 5200a 660942i bk11: 5312a 663636i bk12: 5749a 653591i bk13: 5878a 656719i bk14: 5408a 636760i bk15: 5626a 634580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875336
Row_Buffer_Locality_read = 0.905753
Row_Buffer_Locality_write = 0.410849
Bank_Level_Parallism = 3.314726
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.675686
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.307758 
total_CMD = 704242 
util_bw = 216736 
Wasted_Col = 112114 
Wasted_Row = 36054 
Idle = 339338 

BW Util Bottlenecks: 
RCDc_limit = 56612 
RCDWRc_limit = 11499 
WTRc_limit = 21526 
RTWc_limit = 82932 
CCDLc_limit = 61062 
rwq = 0 
CCDLc_limit_alone = 47297 
WTRc_limit_alone = 20390 
RTWc_limit_alone = 70303 

Commands details: 
total_CMD = 704242 
n_nop = 571352 
Read = 99091 
Write = 0 
L2_Alloc = 0 
L2_WB = 9277 
n_act = 13168 
n_pre = 13152 
n_ref = 0 
n_req = 105580 
total_req = 108368 

Dual Bus Interface Util: 
issued_total_row = 26320 
issued_total_col = 108368 
Row_Bus_Util =  0.037374 
CoL_Bus_Util = 0.153879 
Either_Row_CoL_Bus_Util = 0.188699 
Issued_on_Two_Bus_Simul_Util = 0.002553 
issued_two_Eff = 0.013530 
queue_avg = 6.261405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.2614
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=704242 n_nop=571019 n_act=13117 n_pre=13101 n_ref_event=0 n_req=105882 n_rd=99396 n_rd_L2_A=0 n_write=0 n_wr_bk=9367 bw_util=0.3089
n_activity=405985 dram_eff=0.5358
bk0: 7038a 625390i bk1: 6991a 623870i bk2: 6415a 631669i bk3: 6604a 624802i bk4: 7006a 617923i bk5: 7158a 615050i bk6: 6305a 615019i bk7: 6577a 612792i bk8: 5556a 647997i bk9: 5872a 650534i bk10: 5440a 660184i bk11: 5556a 661162i bk12: 5877a 653740i bk13: 5801a 652910i bk14: 5549a 634673i bk15: 5651a 630924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876173
Row_Buffer_Locality_read = 0.906435
Row_Buffer_Locality_write = 0.412427
Bank_Level_Parallism = 3.332204
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.684419
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.308880 
total_CMD = 704242 
util_bw = 217526 
Wasted_Col = 111631 
Wasted_Row = 35645 
Idle = 339440 

BW Util Bottlenecks: 
RCDc_limit = 56669 
RCDWRc_limit = 11574 
WTRc_limit = 20572 
RTWc_limit = 81408 
CCDLc_limit = 60482 
rwq = 0 
CCDLc_limit_alone = 46855 
WTRc_limit_alone = 19595 
RTWc_limit_alone = 68758 

Commands details: 
total_CMD = 704242 
n_nop = 571019 
Read = 99396 
Write = 0 
L2_Alloc = 0 
L2_WB = 9367 
n_act = 13117 
n_pre = 13101 
n_ref = 0 
n_req = 105882 
total_req = 108763 

Dual Bus Interface Util: 
issued_total_row = 26218 
issued_total_col = 108763 
Row_Bus_Util =  0.037229 
CoL_Bus_Util = 0.154440 
Either_Row_CoL_Bus_Util = 0.189172 
Issued_on_Two_Bus_Simul_Util = 0.002496 
issued_two_Eff = 0.013196 
queue_avg = 6.331331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.33133
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=704242 n_nop=573409 n_act=12729 n_pre=12713 n_ref_event=0 n_req=104230 n_rd=97849 n_rd_L2_A=0 n_write=0 n_wr_bk=9239 bw_util=0.3041
n_activity=400392 dram_eff=0.5349
bk0: 6966a 623469i bk1: 7097a 623402i bk2: 6187a 631516i bk3: 6514a 626529i bk4: 6933a 620973i bk5: 6793a 618973i bk6: 6058a 617436i bk7: 6060a 612122i bk8: 5852a 649295i bk9: 5944a 649529i bk10: 5108a 663447i bk11: 5452a 663357i bk12: 5761a 656586i bk13: 5888a 654620i bk14: 5610a 635191i bk15: 5626a 633826i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877933
Row_Buffer_Locality_read = 0.908277
Row_Buffer_Locality_write = 0.412631
Bank_Level_Parallism = 3.315389
Bank_Level_Parallism_Col = 3.090343
Bank_Level_Parallism_Ready = 1.704687
write_to_read_ratio_blp_rw_average = 0.300385
GrpLevelPara = 2.002415 

BW Util details:
bwutil = 0.304123 
total_CMD = 704242 
util_bw = 214176 
Wasted_Col = 110572 
Wasted_Row = 35053 
Idle = 344441 

BW Util Bottlenecks: 
RCDc_limit = 55284 
RCDWRc_limit = 11455 
WTRc_limit = 20401 
RTWc_limit = 79268 
CCDLc_limit = 59519 
rwq = 0 
CCDLc_limit_alone = 46514 
WTRc_limit_alone = 19323 
RTWc_limit_alone = 67341 

Commands details: 
total_CMD = 704242 
n_nop = 573409 
Read = 97849 
Write = 0 
L2_Alloc = 0 
L2_WB = 9239 
n_act = 12729 
n_pre = 12713 
n_ref = 0 
n_req = 104230 
total_req = 107088 

Dual Bus Interface Util: 
issued_total_row = 25442 
issued_total_col = 107088 
Row_Bus_Util =  0.036127 
CoL_Bus_Util = 0.152061 
Either_Row_CoL_Bus_Util = 0.185778 
Issued_on_Two_Bus_Simul_Util = 0.002410 
issued_two_Eff = 0.012971 
queue_avg = 6.249965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.24997
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=704242 n_nop=572569 n_act=12770 n_pre=12754 n_ref_event=4565658604079112714 n_req=104978 n_rd=98549 n_rd_L2_A=0 n_write=0 n_wr_bk=9281 bw_util=0.3062
n_activity=404140 dram_eff=0.5336
bk0: 7163a 621009i bk1: 7104a 622086i bk2: 6545a 628134i bk3: 6490a 628938i bk4: 6949a 617185i bk5: 6738a 618384i bk6: 6357a 615578i bk7: 6141a 615788i bk8: 5952a 647522i bk9: 5832a 649825i bk10: 5400a 661583i bk11: 5028a 665041i bk12: 5956a 654545i bk13: 5813a 654866i bk14: 5775a 630868i bk15: 5306a 636880i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878441
Row_Buffer_Locality_read = 0.907873
Row_Buffer_Locality_write = 0.427283
Bank_Level_Parallism = 3.326635
Bank_Level_Parallism_Col = 3.107917
Bank_Level_Parallism_Ready = 1.733236
write_to_read_ratio_blp_rw_average = 0.301731
GrpLevelPara = 2.008347 

BW Util details:
bwutil = 0.306230 
total_CMD = 704242 
util_bw = 215660 
Wasted_Col = 111561 
Wasted_Row = 35341 
Idle = 341680 

BW Util Bottlenecks: 
RCDc_limit = 55854 
RCDWRc_limit = 11290 
WTRc_limit = 20726 
RTWc_limit = 79885 
CCDLc_limit = 59925 
rwq = 0 
CCDLc_limit_alone = 46577 
WTRc_limit_alone = 19690 
RTWc_limit_alone = 67573 

Commands details: 
total_CMD = 704242 
n_nop = 572569 
Read = 98549 
Write = 0 
L2_Alloc = 0 
L2_WB = 9281 
n_act = 12770 
n_pre = 12754 
n_ref = 4565658604079112714 
n_req = 104978 
total_req = 107830 

Dual Bus Interface Util: 
issued_total_row = 25524 
issued_total_col = 107830 
Row_Bus_Util =  0.036243 
CoL_Bus_Util = 0.153115 
Either_Row_CoL_Bus_Util = 0.186971 
Issued_on_Two_Bus_Simul_Util = 0.002387 
issued_two_Eff = 0.012766 
queue_avg = 6.217624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.21762
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=704242 n_nop=572251 n_act=12764 n_pre=12748 n_ref_event=0 n_req=105317 n_rd=98962 n_rd_L2_A=0 n_write=0 n_wr_bk=9204 bw_util=0.3072
n_activity=404912 dram_eff=0.5343
bk0: 7087a 621696i bk1: 7170a 623190i bk2: 6412a 630848i bk3: 6280a 630333i bk4: 6983a 618569i bk5: 6961a 616624i bk6: 6227a 616523i bk7: 6196a 616817i bk8: 6004a 650659i bk9: 5972a 649026i bk10: 5208a 662838i bk11: 5296a 664923i bk12: 5981a 655973i bk13: 5904a 650603i bk14: 5625a 635220i bk15: 5656a 634421i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878889
Row_Buffer_Locality_read = 0.908793
Row_Buffer_Locality_write = 0.413218
Bank_Level_Parallism = 3.290561
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.689298
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.307184 
total_CMD = 704242 
util_bw = 216332 
Wasted_Col = 110724 
Wasted_Row = 36370 
Idle = 340816 

BW Util Bottlenecks: 
RCDc_limit = 55215 
RCDWRc_limit = 11177 
WTRc_limit = 19877 
RTWc_limit = 78933 
CCDLc_limit = 59613 
rwq = 0 
CCDLc_limit_alone = 46402 
WTRc_limit_alone = 18792 
RTWc_limit_alone = 66807 

Commands details: 
total_CMD = 704242 
n_nop = 572251 
Read = 98962 
Write = 0 
L2_Alloc = 0 
L2_WB = 9204 
n_act = 12764 
n_pre = 12748 
n_ref = 0 
n_req = 105317 
total_req = 108166 

Dual Bus Interface Util: 
issued_total_row = 25512 
issued_total_col = 108166 
Row_Bus_Util =  0.036226 
CoL_Bus_Util = 0.153592 
Either_Row_CoL_Bus_Util = 0.187423 
Issued_on_Two_Bus_Simul_Util = 0.002395 
issued_two_Eff = 0.012781 
queue_avg = 6.208262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.20826

========= L2 cache stats =========
L2_cache_bank[0]: Access = 258767, Miss = 70727, Miss_rate = 0.273, Pending_hits = 82, Reservation_fails = 402
L2_cache_bank[1]: Access = 255993, Miss = 64399, Miss_rate = 0.252, Pending_hits = 63, Reservation_fails = 52
L2_cache_bank[2]: Access = 250303, Miss = 63284, Miss_rate = 0.253, Pending_hits = 55, Reservation_fails = 141
L2_cache_bank[3]: Access = 256762, Miss = 63958, Miss_rate = 0.249, Pending_hits = 77, Reservation_fails = 51
L2_cache_bank[4]: Access = 250965, Miss = 63732, Miss_rate = 0.254, Pending_hits = 82, Reservation_fails = 249
L2_cache_bank[5]: Access = 250524, Miss = 64565, Miss_rate = 0.258, Pending_hits = 58, Reservation_fails = 42
L2_cache_bank[6]: Access = 250397, Miss = 62975, Miss_rate = 0.252, Pending_hits = 62, Reservation_fails = 55
L2_cache_bank[7]: Access = 250356, Miss = 63383, Miss_rate = 0.253, Pending_hits = 65, Reservation_fails = 51
L2_cache_bank[8]: Access = 255473, Miss = 64533, Miss_rate = 0.253, Pending_hits = 53, Reservation_fails = 46
L2_cache_bank[9]: Access = 248834, Miss = 62276, Miss_rate = 0.250, Pending_hits = 35, Reservation_fails = 51
L2_cache_bank[10]: Access = 254955, Miss = 63318, Miss_rate = 0.248, Pending_hits = 62, Reservation_fails = 49
L2_cache_bank[11]: Access = 251738, Miss = 63402, Miss_rate = 0.252, Pending_hits = 52, Reservation_fails = 51
L2_total_cache_accesses = 3035067
L2_total_cache_misses = 770552
L2_total_cache_miss_rate = 0.2539
L2_total_cache_pending_hits = 746
L2_total_cache_reservation_fails = 1240
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2145018
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 142313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 601
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 451493
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 118453
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 264
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30752
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 145968
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 524
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2739240
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295437
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 601
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 524
L2_cache_data_port_util = 0.356
L2_cache_fill_port_util = 0.093

icnt_total_pkts_mem_to_simt=3035067
icnt_total_pkts_simt_to_mem=980352
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.03743
	minimum = 5
	maximum = 28
Network latency average = 6.03743
	minimum = 5
	maximum = 28
Slowest packet = 4013117
Flit latency average = 6.03743
	minimum = 5
	maximum = 28
Slowest flit = 4013244
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0337412
	minimum = 0.0109103 (at node 0)
	maximum = 0.0640982 (at node 20)
Accepted packet rate average = 0.0337412
	minimum = 0.0143198 (at node 23)
	maximum = 0.0548926 (at node 12)
Injected flit rate average = 0.0337412
	minimum = 0.0109103 (at node 0)
	maximum = 0.0640982 (at node 20)
Accepted flit rate average= 0.0337412
	minimum = 0.0143198 (at node 23)
	maximum = 0.0548926 (at node 12)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.6615 (19 samples)
	minimum = 5 (19 samples)
	maximum = 194.684 (19 samples)
Network latency average = 30.6491 (19 samples)
	minimum = 5 (19 samples)
	maximum = 188.684 (19 samples)
Flit latency average = 30.6489 (19 samples)
	minimum = 5 (19 samples)
	maximum = 188.684 (19 samples)
Fragmentation average = 1.30485e-05 (19 samples)
	minimum = 0 (19 samples)
	maximum = 24.6842 (19 samples)
Injected packet rate average = 0.127774 (19 samples)
	minimum = 0.0563619 (19 samples)
	maximum = 0.31779 (19 samples)
Accepted packet rate average = 0.127774 (19 samples)
	minimum = 0.0756717 (19 samples)
	maximum = 0.281602 (19 samples)
Injected flit rate average = 0.127775 (19 samples)
	minimum = 0.0563636 (19 samples)
	maximum = 0.31779 (19 samples)
Accepted flit rate average = 0.127775 (19 samples)
	minimum = 0.0756755 (19 samples)
	maximum = 0.281602 (19 samples)
Injected packet size average = 1.00001 (19 samples)
Accepted packet size average = 1.00001 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 2 sec (122 sec)
gpgpu_simulation_rate = 243030 (inst/sec)
gpgpu_simulation_rate = 4373 (cycle/sec)
gpgpu_silicon_slowdown = 160073x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe310efd70..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe310efd6c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55f2c8e9af9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 1763
gpu_sim_insn = 1114112
gpu_ipc =     631.9410
gpu_tot_sim_cycle = 535291
gpu_tot_sim_insn = 30763858
gpu_tot_ipc =      57.4713
gpu_tot_issued_cta = 2560
gpu_occupancy = 81.6281% 
gpu_tot_occupancy = 81.3530% 
max_total_param_size = 0
gpu_stall_dramfull = 775110
gpu_stall_icnt2sh    = 1489290
partiton_level_parallism =       0.2904
partiton_level_parallism_total  =       1.8322
partiton_level_parallism_util =       1.4302
partiton_level_parallism_util_total  =       2.3084
L2_BW  =      26.0211 GB/Sec
L2_BW_total  =     127.0923 GB/Sec
gpu_total_sim_rate=248095

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1247628
	L1I_total_cache_misses = 1221
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 3901
L1D_cache:
	L1D_cache_core[0]: Access = 79100, Miss = 64790, Miss_rate = 0.819, Pending_hits = 6869, Reservation_fails = 290956
	L1D_cache_core[1]: Access = 69725, Miss = 56728, Miss_rate = 0.814, Pending_hits = 6193, Reservation_fails = 251169
	L1D_cache_core[2]: Access = 82515, Miss = 68010, Miss_rate = 0.824, Pending_hits = 7030, Reservation_fails = 312289
	L1D_cache_core[3]: Access = 78469, Miss = 64448, Miss_rate = 0.821, Pending_hits = 6823, Reservation_fails = 293042
	L1D_cache_core[4]: Access = 82864, Miss = 68393, Miss_rate = 0.825, Pending_hits = 7032, Reservation_fails = 315632
	L1D_cache_core[5]: Access = 80380, Miss = 66129, Miss_rate = 0.823, Pending_hits = 6983, Reservation_fails = 306540
	L1D_cache_core[6]: Access = 77804, Miss = 63747, Miss_rate = 0.819, Pending_hits = 6689, Reservation_fails = 287090
	L1D_cache_core[7]: Access = 80929, Miss = 66851, Miss_rate = 0.826, Pending_hits = 7051, Reservation_fails = 304727
	L1D_cache_core[8]: Access = 83788, Miss = 68870, Miss_rate = 0.822, Pending_hits = 7097, Reservation_fails = 310096
	L1D_cache_core[9]: Access = 81185, Miss = 66730, Miss_rate = 0.822, Pending_hits = 6867, Reservation_fails = 299686
	L1D_cache_core[10]: Access = 82809, Miss = 68233, Miss_rate = 0.824, Pending_hits = 7091, Reservation_fails = 313282
	L1D_cache_core[11]: Access = 77414, Miss = 63359, Miss_rate = 0.818, Pending_hits = 6727, Reservation_fails = 281720
	L1D_cache_core[12]: Access = 75864, Miss = 61821, Miss_rate = 0.815, Pending_hits = 6592, Reservation_fails = 272743
	L1D_cache_core[13]: Access = 78315, Miss = 64291, Miss_rate = 0.821, Pending_hits = 6657, Reservation_fails = 291978
	L1D_cache_core[14]: Access = 75923, Miss = 62097, Miss_rate = 0.818, Pending_hits = 6492, Reservation_fails = 287240
	L1D_total_cache_accesses = 1187084
	L1D_total_cache_misses = 974497
	L1D_total_cache_miss_rate = 0.8209
	L1D_total_cache_pending_hits = 102193
	L1D_total_cache_reservation_fails = 4418190
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.091
L1C_cache:
	L1C_total_cache_accesses = 245760
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3139
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 104562
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 101890
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 685322
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4403246
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 245280
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3139
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5832
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 303
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 289175
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14944
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1246407
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1221
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3901
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 891774
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 245760
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1247628

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3693290
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 160
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 709796
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3139
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 14944
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3901
ctas_completed 2560, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3830, 3162, 3281, 3398, 3567, 3426, 3472, 3316, 2827, 3190, 3347, 3262, 2950, 3265, 3054, 3332, 3183, 2814, 3330, 3479, 3455, 3242, 3208, 3398, 3140, 3084, 2963, 3212, 3524, 3206, 2876, 3444, 3337, 3283, 3173, 3319, 3089, 3088, 3983, 2966, 3358, 3902, 3466, 3157, 3474, 3298, 2991, 3094, 
gpgpu_n_tot_thrd_icount = 74368192
gpgpu_n_tot_w_icount = 2324006
gpgpu_n_stall_shd_mem = 4825969
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 685322
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3139
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3139
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4125767
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 697063
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8913976	W0_Idle:819228	W0_Scoreboard:2973506	W1:479045	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
single_issue_nums: WS0:1161865	WS1:1162141	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5482576 {8:685322,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 109651520 {40:2741288,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363496 {8:295437,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1887 
max_icnt2mem_latency = 1641 
maxmrqlatency = 914 
max_icnt2sh_latency = 340 
averagemflatency = 395 
avg_icnt2mem_latency = 66 
avg_mrq_latency = 32 
avg_icnt2sh_latency = 104 
mrq_lat_table:137921 	46200 	41134 	43165 	197058 	88402 	45815 	24440 	7878 	351 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	729696 	1588296 	705231 	13532 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	58 	35 	12 	269547 	114545 	266268 	287928 	41996 	348 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	154440 	125784 	123469 	199861 	1447388 	984627 	1186 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	223 	824 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       112       112        96       113       108        88        88        88       128       129       156       128       140       156        88        80 
dram[1]:       112        96       112        76       104        84        80        96       133       132       128       208       100       148        84        87 
dram[2]:        93       112       112        95        96       128        88        96       131       132       153       192       120       116        77       109 
dram[3]:       128       116        83       116       104        96        72        88       129       128       112       168       116       168        94        77 
dram[4]:       100       104        98       104       120        92        72        76       131       135       136       148       212       112       108        70 
dram[5]:        84       120        90       109       104        72        84        96       137       131       237       252       120       112        92        80 
maximum service time to same row:
dram[0]:     13091     11903     16272     14305     11762     13306     11391      8872     12878     14388     17979     13544     16223     12043     15280     21178 
dram[1]:     11858     10826     12040     13462     18463     25905     13747      8622      7243     15244     16887     19074     10872     12666     13347     11358 
dram[2]:     11478      9106      8849     13957     11300     17666     17152     11056      9971     18419     14775     31920     13265     15928     11628     17722 
dram[3]:     20145     14346     10437     17540     11431     11543     18352      8803     21502      9437     18060     19645     22620     21750     22604     14543 
dram[4]:     11490      8031     16860     12973     10459     10616     10178     11706     19680     13903     19124     14938      9962     20699     12969     14436 
dram[5]:     16934     10719     16504     16078      8778     21223      8822      7093     13303      9867     45200     30740     18275     14713     14827     15342 
average row accesses per activate:
dram[0]:  7.265444  7.641879  7.995485  7.937984  7.277400  7.293334  6.886187  6.764428 10.635880  9.535384 12.990741 12.310502  9.563934 10.069023  7.587302  7.931964 
dram[1]:  7.385207  7.836858  8.012586  7.547873  7.102041  7.240191  6.715667  6.746439  9.139259 10.149915 10.414538 10.424710  9.595122  9.854575  7.589378  7.503676 
dram[2]:  7.379512  7.417408  7.990708  7.819184  7.546906  7.313150  6.647901  6.873585  9.187402 10.601739 11.511435 12.034115  9.725080  8.950673  7.095519  7.297265 
dram[3]:  7.449651  7.574850  8.317500  7.973714  7.467533  7.082692  6.862986  6.551357  9.633071 10.032414 12.067286 12.277162  9.312893  9.336923  7.912647  7.598758 
dram[4]:  7.454457  7.682828  8.126874  8.183745  7.487026  7.363911  6.902153  6.785075  9.985507 10.061258 11.492662 11.717241  9.514774  9.935324  7.458977  7.411311 
dram[5]:  7.275335  7.583169  8.172619  7.859977  7.043721  7.404926  6.850347  6.849602 10.436455 10.659246 12.268518 12.778571 10.245819  9.323124  7.827542  7.335723 
average row locality = 632364/77410 = 8.169023
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       391       381       375       385       446       461       737       736       367       434       140       133       148       146       372       382 
dram[1]:       373       377       375       347       421       449       714       775       415       391       163       138       136       138       372       373 
dram[2]:       397       367       405       387       425       457       739       754       429       365       165       149       148       159       368       384 
dram[3]:       414       368       371       370       448       459       721       758       418       392       150       133       156       154       375       370 
dram[4]:       377       383       373       361       450       484       749       727       389       385       140       122       149       147       389       373 
dram[5]:       392       391       366       379       456       470       743       755       374       411       147       120       144       165       359       362 
total dram writes = 36178
bank skew: 775/120 = 6.46
chip skew: 6098/5957 = 1.02
average mf latency per bank:
dram[0]:      19012     23928     19654     22235     16506     18951      9943     12126     31641     23825    169857    227773    163252    202336     17609     20498
dram[1]:      19789     22927     19441     25127     17523     19529     10399     11127     21813     26155    145523    223023    178829    212758     16917     20301
dram[2]:      19739     20269     19540     19457     18532     16451     10503      9964     21662     25136    151313    171476    173352    144539     18466     17169
dram[3]:      18877     19576     20926     19824     17249     15623     10432      9343     21778     22147    169631    176340    170189    134383     17986     16660
dram[4]:      23479     18251     23539     19306     19585     14767     11631      9552     27380     21594    223357    191353    205029    144321     20123     15654
dram[5]:      21725     19735     23646     20147     18655     16277     10983      9692     26899     22648    200455    215631    202226    144516     20485     18820
maximum mf latency per bank:
dram[0]:       1427      1536      1372      1527      1461      1615      1386      1595      1333      1509      1245      1465      1221      1450      1440      1412
dram[1]:       1758      1419      1356      1439      1234      1460      1508      1463      1301      1391      1451      1396      1203      1470      1210      1440
dram[2]:       1415      1461      1415      1515      1414      1599      1513      1676      1462      1338      1256      1887      1304      1349      1456      1663
dram[3]:       1503      1601      1440      1633      1422      1433      1494      1485      1486      1426      1469      1449      1292      1417      1480      1421
dram[4]:       1465      1511      1380      1799      1487      1543      1437      1510      1388      1399      1477      1364      1413      1488      1501      1481
dram[5]:       1585      1340      1556      1267      1609      1248      1336      1377      1405      1344      1292      1354      1262      1298      1497      1624
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=706568 n_nop=573277 n_act=12906 n_pre=12890 n_ref_event=94501270756944 n_req=106377 n_rd=99985 n_rd_L2_A=0 n_write=0 n_wr_bk=9248 bw_util=0.3092
n_activity=405395 dram_eff=0.5389
bk0: 7001a 625696i bk1: 7308a 624708i bk2: 6627a 632874i bk3: 6673a 628501i bk4: 6943a 623031i bk5: 7113a 617329i bk6: 6390a 618134i bk7: 6459a 612972i bk8: 5756a 651640i bk9: 5924a 650989i bk10: 5528a 665629i bk11: 5312a 667938i bk12: 5677a 657130i bk13: 5832a 658765i bk14: 5732a 637240i bk15: 5710a 637644i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878752
Row_Buffer_Locality_read = 0.908416
Row_Buffer_Locality_write = 0.414737
Bank_Level_Parallism = 3.305665
Bank_Level_Parallism_Col = 0.675775
Bank_Level_Parallism_Ready = 1.682979
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.309193 
total_CMD = 706568 
util_bw = 218466 
Wasted_Col = 109813 
Wasted_Row = 35478 
Idle = 342811 

BW Util Bottlenecks: 
RCDc_limit = 55168 
RCDWRc_limit = 11303 
WTRc_limit = 19985 
RTWc_limit = 80799 
CCDLc_limit = 60164 
rwq = 0 
CCDLc_limit_alone = 46805 
WTRc_limit_alone = 18894 
RTWc_limit_alone = 68531 

Commands details: 
total_CMD = 706568 
n_nop = 573277 
Read = 99985 
Write = 0 
L2_Alloc = 0 
L2_WB = 9248 
n_act = 12906 
n_pre = 12890 
n_ref = 94501270756944 
n_req = 106377 
total_req = 109233 

Dual Bus Interface Util: 
issued_total_row = 25796 
issued_total_col = 109233 
Row_Bus_Util =  0.036509 
CoL_Bus_Util = 0.154597 
Either_Row_CoL_Bus_Util = 0.188646 
Issued_on_Two_Bus_Simul_Util = 0.002460 
issued_two_Eff = 0.013039 
queue_avg = 6.214463 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.21446
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=706568 n_nop=573678 n_act=13168 n_pre=13152 n_ref_event=0 n_req=105580 n_rd=99091 n_rd_L2_A=0 n_write=0 n_wr_bk=9277 bw_util=0.3067
n_activity=406361 dram_eff=0.5334
bk0: 7156a 623740i bk1: 7231a 622346i bk2: 6543a 631715i bk3: 6622a 629446i bk4: 7096a 622293i bk5: 6999a 618465i bk6: 6242a 614820i bk7: 6409a 615972i bk8: 5900a 647709i bk9: 5720a 654807i bk10: 5200a 663268i bk11: 5312a 665962i bk12: 5749a 655917i bk13: 5878a 659045i bk14: 5408a 639086i bk15: 5626a 636906i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875336
Row_Buffer_Locality_read = 0.905753
Row_Buffer_Locality_write = 0.410849
Bank_Level_Parallism = 3.314726
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.675686
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.306745 
total_CMD = 706568 
util_bw = 216736 
Wasted_Col = 112114 
Wasted_Row = 36054 
Idle = 341664 

BW Util Bottlenecks: 
RCDc_limit = 56612 
RCDWRc_limit = 11499 
WTRc_limit = 21526 
RTWc_limit = 82932 
CCDLc_limit = 61062 
rwq = 0 
CCDLc_limit_alone = 47297 
WTRc_limit_alone = 20390 
RTWc_limit_alone = 70303 

Commands details: 
total_CMD = 706568 
n_nop = 573678 
Read = 99091 
Write = 0 
L2_Alloc = 0 
L2_WB = 9277 
n_act = 13168 
n_pre = 13152 
n_ref = 0 
n_req = 105580 
total_req = 108368 

Dual Bus Interface Util: 
issued_total_row = 26320 
issued_total_col = 108368 
Row_Bus_Util =  0.037250 
CoL_Bus_Util = 0.153372 
Either_Row_CoL_Bus_Util = 0.188078 
Issued_on_Two_Bus_Simul_Util = 0.002545 
issued_two_Eff = 0.013530 
queue_avg = 6.240792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.24079
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=706568 n_nop=573345 n_act=13117 n_pre=13101 n_ref_event=0 n_req=105882 n_rd=99396 n_rd_L2_A=0 n_write=0 n_wr_bk=9367 bw_util=0.3079
n_activity=405985 dram_eff=0.5358
bk0: 7038a 627716i bk1: 6991a 626196i bk2: 6415a 633995i bk3: 6604a 627128i bk4: 7006a 620249i bk5: 7158a 617376i bk6: 6305a 617345i bk7: 6577a 615118i bk8: 5556a 650323i bk9: 5872a 652860i bk10: 5440a 662510i bk11: 5556a 663488i bk12: 5877a 656066i bk13: 5801a 655236i bk14: 5549a 636999i bk15: 5651a 633250i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876173
Row_Buffer_Locality_read = 0.906435
Row_Buffer_Locality_write = 0.412427
Bank_Level_Parallism = 3.332204
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.684419
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.307863 
total_CMD = 706568 
util_bw = 217526 
Wasted_Col = 111631 
Wasted_Row = 35645 
Idle = 341766 

BW Util Bottlenecks: 
RCDc_limit = 56669 
RCDWRc_limit = 11574 
WTRc_limit = 20572 
RTWc_limit = 81408 
CCDLc_limit = 60482 
rwq = 0 
CCDLc_limit_alone = 46855 
WTRc_limit_alone = 19595 
RTWc_limit_alone = 68758 

Commands details: 
total_CMD = 706568 
n_nop = 573345 
Read = 99396 
Write = 0 
L2_Alloc = 0 
L2_WB = 9367 
n_act = 13117 
n_pre = 13101 
n_ref = 0 
n_req = 105882 
total_req = 108763 

Dual Bus Interface Util: 
issued_total_row = 26218 
issued_total_col = 108763 
Row_Bus_Util =  0.037106 
CoL_Bus_Util = 0.153931 
Either_Row_CoL_Bus_Util = 0.188549 
Issued_on_Two_Bus_Simul_Util = 0.002488 
issued_two_Eff = 0.013196 
queue_avg = 6.310488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.31049
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=706568 n_nop=575735 n_act=12729 n_pre=12713 n_ref_event=0 n_req=104230 n_rd=97849 n_rd_L2_A=0 n_write=0 n_wr_bk=9239 bw_util=0.3031
n_activity=400392 dram_eff=0.5349
bk0: 6966a 625795i bk1: 7097a 625728i bk2: 6187a 633842i bk3: 6514a 628855i bk4: 6933a 623299i bk5: 6793a 621299i bk6: 6058a 619762i bk7: 6060a 614448i bk8: 5852a 651621i bk9: 5944a 651855i bk10: 5108a 665773i bk11: 5452a 665683i bk12: 5761a 658912i bk13: 5888a 656946i bk14: 5610a 637517i bk15: 5626a 636152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877933
Row_Buffer_Locality_read = 0.908277
Row_Buffer_Locality_write = 0.412631
Bank_Level_Parallism = 3.315389
Bank_Level_Parallism_Col = 3.090343
Bank_Level_Parallism_Ready = 1.704687
write_to_read_ratio_blp_rw_average = 0.300385
GrpLevelPara = 2.002415 

BW Util details:
bwutil = 0.303122 
total_CMD = 706568 
util_bw = 214176 
Wasted_Col = 110572 
Wasted_Row = 35053 
Idle = 346767 

BW Util Bottlenecks: 
RCDc_limit = 55284 
RCDWRc_limit = 11455 
WTRc_limit = 20401 
RTWc_limit = 79268 
CCDLc_limit = 59519 
rwq = 0 
CCDLc_limit_alone = 46514 
WTRc_limit_alone = 19323 
RTWc_limit_alone = 67341 

Commands details: 
total_CMD = 706568 
n_nop = 575735 
Read = 97849 
Write = 0 
L2_Alloc = 0 
L2_WB = 9239 
n_act = 12729 
n_pre = 12713 
n_ref = 0 
n_req = 104230 
total_req = 107088 

Dual Bus Interface Util: 
issued_total_row = 25442 
issued_total_col = 107088 
Row_Bus_Util =  0.036008 
CoL_Bus_Util = 0.151561 
Either_Row_CoL_Bus_Util = 0.185167 
Issued_on_Two_Bus_Simul_Util = 0.002402 
issued_two_Eff = 0.012971 
queue_avg = 6.229391 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.22939
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=706568 n_nop=574895 n_act=12770 n_pre=12754 n_ref_event=4565658604079112714 n_req=104978 n_rd=98549 n_rd_L2_A=0 n_write=0 n_wr_bk=9281 bw_util=0.3052
n_activity=404140 dram_eff=0.5336
bk0: 7163a 623335i bk1: 7104a 624412i bk2: 6545a 630460i bk3: 6490a 631264i bk4: 6949a 619511i bk5: 6738a 620710i bk6: 6357a 617904i bk7: 6141a 618114i bk8: 5952a 649848i bk9: 5832a 652151i bk10: 5400a 663909i bk11: 5028a 667367i bk12: 5956a 656871i bk13: 5813a 657192i bk14: 5775a 633194i bk15: 5306a 639206i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878441
Row_Buffer_Locality_read = 0.907873
Row_Buffer_Locality_write = 0.427283
Bank_Level_Parallism = 3.326635
Bank_Level_Parallism_Col = 3.107917
Bank_Level_Parallism_Ready = 1.733236
write_to_read_ratio_blp_rw_average = 0.301731
GrpLevelPara = 2.008347 

BW Util details:
bwutil = 0.305222 
total_CMD = 706568 
util_bw = 215660 
Wasted_Col = 111561 
Wasted_Row = 35341 
Idle = 344006 

BW Util Bottlenecks: 
RCDc_limit = 55854 
RCDWRc_limit = 11290 
WTRc_limit = 20726 
RTWc_limit = 79885 
CCDLc_limit = 59925 
rwq = 0 
CCDLc_limit_alone = 46577 
WTRc_limit_alone = 19690 
RTWc_limit_alone = 67573 

Commands details: 
total_CMD = 706568 
n_nop = 574895 
Read = 98549 
Write = 0 
L2_Alloc = 0 
L2_WB = 9281 
n_act = 12770 
n_pre = 12754 
n_ref = 4565658604079112714 
n_req = 104978 
total_req = 107830 

Dual Bus Interface Util: 
issued_total_row = 25524 
issued_total_col = 107830 
Row_Bus_Util =  0.036124 
CoL_Bus_Util = 0.152611 
Either_Row_CoL_Bus_Util = 0.186356 
Issued_on_Two_Bus_Simul_Util = 0.002379 
issued_two_Eff = 0.012766 
queue_avg = 6.197156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.19716
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=706568 n_nop=574577 n_act=12764 n_pre=12748 n_ref_event=0 n_req=105317 n_rd=98962 n_rd_L2_A=0 n_write=0 n_wr_bk=9204 bw_util=0.3062
n_activity=404912 dram_eff=0.5343
bk0: 7087a 624022i bk1: 7170a 625516i bk2: 6412a 633174i bk3: 6280a 632659i bk4: 6983a 620895i bk5: 6961a 618950i bk6: 6227a 618849i bk7: 6196a 619143i bk8: 6004a 652985i bk9: 5972a 651352i bk10: 5208a 665164i bk11: 5296a 667249i bk12: 5981a 658299i bk13: 5904a 652929i bk14: 5625a 637546i bk15: 5656a 636747i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878889
Row_Buffer_Locality_read = 0.908793
Row_Buffer_Locality_write = 0.413218
Bank_Level_Parallism = 3.290561
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.689298
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.306173 
total_CMD = 706568 
util_bw = 216332 
Wasted_Col = 110724 
Wasted_Row = 36370 
Idle = 343142 

BW Util Bottlenecks: 
RCDc_limit = 55215 
RCDWRc_limit = 11177 
WTRc_limit = 19877 
RTWc_limit = 78933 
CCDLc_limit = 59613 
rwq = 0 
CCDLc_limit_alone = 46402 
WTRc_limit_alone = 18792 
RTWc_limit_alone = 66807 

Commands details: 
total_CMD = 706568 
n_nop = 574577 
Read = 98962 
Write = 0 
L2_Alloc = 0 
L2_WB = 9204 
n_act = 12764 
n_pre = 12748 
n_ref = 0 
n_req = 105317 
total_req = 108166 

Dual Bus Interface Util: 
issued_total_row = 25512 
issued_total_col = 108166 
Row_Bus_Util =  0.036107 
CoL_Bus_Util = 0.153086 
Either_Row_CoL_Bus_Util = 0.186806 
Issued_on_Two_Bus_Simul_Util = 0.002388 
issued_two_Eff = 0.012781 
queue_avg = 6.187825 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.18782

========= L2 cache stats =========
L2_cache_bank[0]: Access = 258943, Miss = 70727, Miss_rate = 0.273, Pending_hits = 82, Reservation_fails = 402
L2_cache_bank[1]: Access = 256161, Miss = 64399, Miss_rate = 0.251, Pending_hits = 63, Reservation_fails = 52
L2_cache_bank[2]: Access = 250479, Miss = 63284, Miss_rate = 0.253, Pending_hits = 55, Reservation_fails = 141
L2_cache_bank[3]: Access = 256930, Miss = 63958, Miss_rate = 0.249, Pending_hits = 77, Reservation_fails = 51
L2_cache_bank[4]: Access = 251141, Miss = 63732, Miss_rate = 0.254, Pending_hits = 82, Reservation_fails = 249
L2_cache_bank[5]: Access = 250692, Miss = 64565, Miss_rate = 0.258, Pending_hits = 58, Reservation_fails = 42
L2_cache_bank[6]: Access = 250573, Miss = 62975, Miss_rate = 0.251, Pending_hits = 62, Reservation_fails = 55
L2_cache_bank[7]: Access = 250524, Miss = 63383, Miss_rate = 0.253, Pending_hits = 65, Reservation_fails = 51
L2_cache_bank[8]: Access = 255641, Miss = 64533, Miss_rate = 0.252, Pending_hits = 53, Reservation_fails = 46
L2_cache_bank[9]: Access = 249002, Miss = 62276, Miss_rate = 0.250, Pending_hits = 35, Reservation_fails = 51
L2_cache_bank[10]: Access = 255123, Miss = 63318, Miss_rate = 0.248, Pending_hits = 62, Reservation_fails = 49
L2_cache_bank[11]: Access = 251906, Miss = 63402, Miss_rate = 0.252, Pending_hits = 52, Reservation_fails = 51
L2_total_cache_accesses = 3037115
L2_total_cache_misses = 770552
L2_total_cache_miss_rate = 0.2537
L2_total_cache_pending_hits = 746
L2_total_cache_reservation_fails = 1240
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2147066
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 142313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 601
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 451493
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 118453
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 264
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30752
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 145968
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 524
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2741288
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295437
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 601
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 524
L2_cache_data_port_util = 0.355
L2_cache_fill_port_util = 0.092

icnt_total_pkts_mem_to_simt=3037115
icnt_total_pkts_simt_to_mem=980864
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.76172
	minimum = 5
	maximum = 18
Network latency average = 5.76172
	minimum = 5
	maximum = 18
Slowest packet = 4015750
Flit latency average = 5.76172
	minimum = 5
	maximum = 18
Slowest flit = 4015877
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0537804
	minimum = 0.0181509 (at node 2)
	maximum = 0.0998298 (at node 15)
Accepted packet rate average = 0.0537804
	minimum = 0.023823 (at node 16)
	maximum = 0.081679 (at node 0)
Injected flit rate average = 0.0537804
	minimum = 0.0181509 (at node 2)
	maximum = 0.0998298 (at node 15)
Accepted flit rate average= 0.0537804
	minimum = 0.023823 (at node 16)
	maximum = 0.081679 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.3165 (20 samples)
	minimum = 5 (20 samples)
	maximum = 185.85 (20 samples)
Network latency average = 29.4047 (20 samples)
	minimum = 5 (20 samples)
	maximum = 180.15 (20 samples)
Flit latency average = 29.4045 (20 samples)
	minimum = 5 (20 samples)
	maximum = 180.15 (20 samples)
Fragmentation average = 1.23961e-05 (20 samples)
	minimum = 0 (20 samples)
	maximum = 23.45 (20 samples)
Injected packet rate average = 0.124074 (20 samples)
	minimum = 0.0544513 (20 samples)
	maximum = 0.306892 (20 samples)
Accepted packet rate average = 0.124074 (20 samples)
	minimum = 0.0730793 (20 samples)
	maximum = 0.271606 (20 samples)
Injected flit rate average = 0.124076 (20 samples)
	minimum = 0.0544529 (20 samples)
	maximum = 0.306892 (20 samples)
Accepted flit rate average = 0.124076 (20 samples)
	minimum = 0.0730828 (20 samples)
	maximum = 0.271606 (20 samples)
Injected packet size average = 1.00001 (20 samples)
Accepted packet size average = 1.00001 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 4 sec (124 sec)
gpgpu_simulation_rate = 248095 (inst/sec)
gpgpu_simulation_rate = 4316 (cycle/sec)
gpgpu_silicon_slowdown = 162187x
Kernel Executed 10 times
Result stored in result.txt
GPGPU-Sim: *** exit detected ***
