Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "D:\Austin\Documents\Austin Liberty 500 DEGREES\Austin School 2018-2019\ENGC 401\Final Project\DE1_SoC_Computer_chopped_1\Computer_System.qsys" --synthesis=VHDL --output-directory="D:\Austin\Documents\Austin Liberty 500 DEGREES\Austin School 2018-2019\ENGC 401\Final Project\DE1_SoC_Computer_chopped_1\Computer_System\synthesis" --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading DE1_SoC_Computer_chopped_1/Computer_System.qsys
Progress: Reading input file
Progress: Adding ADC [altera_up_avalon_adc 18.0]
Progress: Parameterizing module ADC
Progress: Adding ARM_A9_HPS [altera_hps 18.0]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 18.0]
Progress: Parameterizing module AV_Config
Progress: Adding Audio_Subsystem [Audio_Subsystem 1.0]
Progress: Reading input file
Progress: Adding Audio [altera_up_avalon_audio 18.0]
Progress: Parameterizing module Audio
Progress: Adding Audio_PLL [altera_up_avalon_audio_pll 18.0]
Progress: Parameterizing module Audio_PLL
Progress: Adding Sys_Clk [clock_source 18.0]
Progress: Parameterizing module Sys_Clk
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module Audio_Subsystem
Progress: Adding F2H_Mem_Window_00000000 [altera_address_span_extender 18.0]
Progress: Parameterizing module F2H_Mem_Window_00000000
Progress: Adding F2H_Mem_Window_FF600000 [altera_address_span_extender 18.0]
Progress: Parameterizing module F2H_Mem_Window_FF600000
Progress: Adding F2H_Mem_Window_FF800000 [altera_address_span_extender 18.0]
Progress: Parameterizing module F2H_Mem_Window_FF800000
Progress: Adding HEX3_HEX0 [altera_avalon_pio 18.0]
Progress: Parameterizing module HEX3_HEX0
Progress: Adding HEX5_HEX4 [altera_avalon_pio 18.0]
Progress: Parameterizing module HEX5_HEX4
Progress: Adding JTAG_to_FPGA_Bridge [altera_jtag_avalon_master 18.0]
Progress: Parameterizing module JTAG_to_FPGA_Bridge
Progress: Adding JTAG_to_HPS_Bridge [altera_jtag_avalon_master 18.0]
Progress: Parameterizing module JTAG_to_HPS_Bridge
Progress: Adding LEDs [altera_avalon_pio 18.0]
Progress: Parameterizing module LEDs
Progress: Adding Onchip_SRAM [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module Onchip_SRAM
Progress: Adding Pixel_DMA_Addr_Translation [altera_up_avalon_video_dma_ctrl_addr_trans 18.0]
Progress: Parameterizing module Pixel_DMA_Addr_Translation
Progress: Adding Pushbuttons [altera_avalon_pio 18.0]
Progress: Parameterizing module Pushbuttons
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 18.0]
Progress: Parameterizing module SDRAM
Progress: Adding Slider_Switches [altera_avalon_pio 18.0]
Progress: Parameterizing module Slider_Switches
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module System_PLL
Progress: Adding VGA_Subsystem [VGA_Subsystem 1.0]
Progress: Reading input file
Progress: Adding Sys_Clk [clock_source 18.0]
Progress: Parameterizing module Sys_Clk
Progress: Adding VGA_Alpha_Blender [altera_up_avalon_video_alpha_blender 18.0]
Progress: Parameterizing module VGA_Alpha_Blender
Progress: Adding VGA_Char_Buffer [altera_up_avalon_video_character_buffer_with_dma 18.0]
Progress: Parameterizing module VGA_Char_Buffer
Progress: Adding VGA_Controller [altera_up_avalon_video_vga_controller 18.1]
Warning: altera_up_avalon_video_vga_controller: Catalog mismatch; expected v18.0 but found v18.1
Progress: Parameterizing module VGA_Controller
Progress: Adding VGA_Dual_Clock_FIFO [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module VGA_Dual_Clock_FIFO
Progress: Adding VGA_PLL [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module VGA_PLL
Progress: Adding VGA_Pixel_DMA [altera_up_avalon_video_pixel_buffer_dma 18.0]
Progress: Parameterizing module VGA_Pixel_DMA
Progress: Adding VGA_Pixel_FIFO [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module VGA_Pixel_FIFO
Progress: Adding VGA_Pixel_RGB_Resampler [altera_up_avalon_video_rgb_resampler 18.0]
Progress: Parameterizing module VGA_Pixel_RGB_Resampler
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module VGA_Subsystem
Progress: Adding Video_In_DMA_Addr_Translation [altera_up_avalon_video_dma_ctrl_addr_trans 18.0]
Progress: Parameterizing module Video_In_DMA_Addr_Translation
Progress: Adding Video_In_Subsystem [Video_In_Subsystem 1.0]
Progress: Reading input file
Progress: Adding Edge_Detection_Subsystem [Edge_Detection_Subsystem 1.0]
Progress: Reading input file
Progress: Adding Chroma_Filter [altera_up_avalon_video_chroma_resampler 15.1]
Warning: Chroma_Filter: Used altera_up_avalon_video_chroma_resampler 18.0 (instead of 15.1)
Progress: Parameterizing module Chroma_Filter
Progress: Adding Chroma_Upsampler [altera_up_avalon_video_chroma_resampler 15.1]
Warning: Chroma_Upsampler: Used altera_up_avalon_video_chroma_resampler 18.0 (instead of 15.1)
Progress: Parameterizing module Chroma_Upsampler
Progress: Adding Edge_Detection [altera_up_avalon_video_edge_detection 15.1]
Warning: Edge_Detection: Used altera_up_avalon_video_edge_detection 18.0 (instead of 15.1)
Progress: Parameterizing module Edge_Detection
Progress: Adding Edge_Detection_Router_Controller [altera_avalon_pio 15.1]
Warning: Edge_Detection_Router_Controller: Used altera_avalon_pio 18.0 (instead of 15.1)
Progress: Parameterizing module Edge_Detection_Router_Controller
Progress: Adding Sys_Clk [clock_source 15.1]
Warning: Sys_Clk: Used clock_source 18.0 (instead of 15.1)
Progress: Parameterizing module Sys_Clk
Progress: Adding Video_Stream_Merger [altera_up_avalon_video_stream_router 15.1]
Warning: Video_Stream_Merger: Used altera_up_avalon_video_stream_router 18.0 (instead of 15.1)
Progress: Parameterizing module Video_Stream_Merger
Progress: Adding Video_Stream_Splitter [altera_up_avalon_video_stream_router 15.1]
Warning: Video_Stream_Splitter: Used altera_up_avalon_video_stream_router 18.0 (instead of 15.1)
Progress: Parameterizing module Video_Stream_Splitter
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module Edge_Detection_Subsystem
Progress: Adding Sys_Clk [clock_source 18.0]
Progress: Parameterizing module Sys_Clk
Progress: Adding Video_In [altera_up_avalon_video_decoder 18.0]
Progress: Parameterizing module Video_In
Progress: Adding Video_In_CSC [altera_up_avalon_video_csc 18.0]
Progress: Parameterizing module Video_In_CSC
Progress: Adding Video_In_Chroma_Resampler [altera_up_avalon_video_chroma_resampler 18.0]
Progress: Parameterizing module Video_In_Chroma_Resampler
Progress: Adding Video_In_Clipper [altera_up_avalon_video_clipper 18.0]
Progress: Parameterizing module Video_In_Clipper
Progress: Adding Video_In_DMA [altera_up_avalon_video_dma_controller 18.0]
Progress: Parameterizing module Video_In_DMA
Progress: Adding Video_In_RGB_Resampler [altera_up_avalon_video_rgb_resampler 18.0]
Progress: Parameterizing module Video_In_RGB_Resampler
Progress: Adding Video_In_Scaler [altera_up_avalon_video_scaler 18.0]
Progress: Parameterizing module Video_In_Scaler
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module Video_In_Subsystem
Progress: Adding fifo_0 [altera_avalon_fifo 18.0]
Progress: Parameterizing module fifo_0
Progress: Adding rand_gen_0 [altera_rand_gen 18.0]
Progress: Parameterizing module rand_gen_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: Computer_System.ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: Computer_System.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)
Info: Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: Computer_System.System_PLL: Refclk Freq: 50.0
Info: Computer_System.VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60
Info: Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Warning: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: VGA_Pixel_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master
Warning: Computer_System.Video_In_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)
Info: Computer_System.Video_In_Subsystem.Edge_Detection_Subsystem.Chroma_Filter: Chroma Resampling: 8 (bits) x 3 (planes) -> 8 (bits) x 1 (planes)
Info: Computer_System.Video_In_Subsystem.Edge_Detection_Subsystem.Chroma_Upsampler: Chroma Resampling: 8 (bits) x 1 (planes) -> 8 (bits) x 3 (planes)
Info: Computer_System.Video_In_Subsystem.Video_In: Video In Stream: Format: 720 x 244 (Odd Frames) or 720 x 243 (Even Frames) with Colour: 8 (bits) x 2 (planes) (YCrCb 4:2:2)
Info: Computer_System.Video_In_Subsystem.Video_In_CSC: Colour Space Conversion: 8 (bits) x 3 (planes) (444 YCrCb) -> 8 (bits) x 3 (planes) (24-bit RGB)
Info: Computer_System.Video_In_Subsystem.Video_In_Chroma_Resampler: Chroma Resampling: 8 (bits) x 2 (planes) -> 8 (bits) x 3 (planes)
Info: Computer_System.Video_In_Subsystem.Video_In_Clipper: Change in Resolution: 720 x 244 -> 640 x 240
Info: Computer_System.Video_In_Subsystem.Video_In_RGB_Resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 16 (bits) x 1 (planes)
Info: Computer_System.Video_In_Subsystem.Video_In_Scaler: Change in Resolution: 640 x 240 -> 320 x 240
Warning: Computer_System.Video_In_Subsystem.Video_In_RGB_Resampler: Video_In_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master
Info: Computer_System.fifo_0: For Avalon-ST and Avalon-MM combinations, data width is 32 bits.
Info: Computer_System.rand_gen_0.rand_num/fifo_0.in: Ready latency is 0 for source and 1 for sink. Avalon-ST Adapter will be inserted..
Info: Computer_System: Generating Computer_System "Computer_System" for QUARTUS_SYNTH
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Info: ADC: Starting Generation of ADC Controller for DE-series Board
Info: ADC: D:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/Austin/AppData/Local/Temp/alt8021_4442967640805863991.dir/0114_sopcgen/Computer_System_ADC.v
Info: ADC: "Computer_System" instantiated altera_up_avalon_adc "ADC"
Info: ARM_A9_HPS: "Running  for module: ARM_A9_HPS"
Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: ARM_A9_HPS: "Computer_System" instantiated altera_hps "ARM_A9_HPS"
Info: AV_Config: Starting Generation of Audio and Video Config
Info: AV_Config: "Computer_System" instantiated altera_up_avalon_audio_and_video_config "AV_Config"
Info: Audio_Subsystem: "Computer_System" instantiated Audio_Subsystem "Audio_Subsystem"
Info: F2H_Mem_Window_00000000: "Computer_System" instantiated altera_address_span_extender "F2H_Mem_Window_00000000"
Info: HEX3_HEX0: Starting RTL generation for module 'Computer_System_HEX3_HEX0'
Info: HEX3_HEX0:   Generation command is [exec D:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX3_HEX0 --dir=C:/Users/Austin/AppData/Local/Temp/alt8021_4442967640805863991.dir/0119_HEX3_HEX0_gen/ --quartus_dir=D:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Austin/AppData/Local/Temp/alt8021_4442967640805863991.dir/0119_HEX3_HEX0_gen//Computer_System_HEX3_HEX0_component_configuration.pl  --do_build_sim=0  ]
Info: HEX3_HEX0: Done RTL generation for module 'Computer_System_HEX3_HEX0'
Info: HEX3_HEX0: "Computer_System" instantiated altera_avalon_pio "HEX3_HEX0"
Info: HEX5_HEX4: Starting RTL generation for module 'Computer_System_HEX5_HEX4'
Info: HEX5_HEX4:   Generation command is [exec D:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX5_HEX4 --dir=C:/Users/Austin/AppData/Local/Temp/alt8021_4442967640805863991.dir/0120_HEX5_HEX4_gen/ --quartus_dir=D:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Austin/AppData/Local/Temp/alt8021_4442967640805863991.dir/0120_HEX5_HEX4_gen//Computer_System_HEX5_HEX4_component_configuration.pl  --do_build_sim=0  ]
Info: HEX5_HEX4: Done RTL generation for module 'Computer_System_HEX5_HEX4'
Info: HEX5_HEX4: "Computer_System" instantiated altera_avalon_pio "HEX5_HEX4"
Info: JTAG_to_FPGA_Bridge: "Computer_System" instantiated altera_jtag_avalon_master "JTAG_to_FPGA_Bridge"
Info: LEDs: Starting RTL generation for module 'Computer_System_LEDs'
Info: LEDs:   Generation command is [exec D:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_LEDs --dir=C:/Users/Austin/AppData/Local/Temp/alt8021_4442967640805863991.dir/0121_LEDs_gen/ --quartus_dir=D:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Austin/AppData/Local/Temp/alt8021_4442967640805863991.dir/0121_LEDs_gen//Computer_System_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info: LEDs: Done RTL generation for module 'Computer_System_LEDs'
Info: LEDs: "Computer_System" instantiated altera_avalon_pio "LEDs"
Info: Onchip_SRAM: Starting RTL generation for module 'Computer_System_Onchip_SRAM'
Info: Onchip_SRAM:   Generation command is [exec D:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_Onchip_SRAM --dir=C:/Users/Austin/AppData/Local/Temp/alt8021_4442967640805863991.dir/0122_Onchip_SRAM_gen/ --quartus_dir=D:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Austin/AppData/Local/Temp/alt8021_4442967640805863991.dir/0122_Onchip_SRAM_gen//Computer_System_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  ]
Info: Onchip_SRAM: Done RTL generation for module 'Computer_System_Onchip_SRAM'
Info: Onchip_SRAM: "Computer_System" instantiated altera_avalon_onchip_memory2 "Onchip_SRAM"
Info: Pixel_DMA_Addr_Translation: "Computer_System" instantiated altera_up_avalon_video_dma_ctrl_addr_trans "Pixel_DMA_Addr_Translation"
Info: Pushbuttons: Starting RTL generation for module 'Computer_System_Pushbuttons'
Info: Pushbuttons:   Generation command is [exec D:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Pushbuttons --dir=C:/Users/Austin/AppData/Local/Temp/alt8021_4442967640805863991.dir/0124_Pushbuttons_gen/ --quartus_dir=D:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Austin/AppData/Local/Temp/alt8021_4442967640805863991.dir/0124_Pushbuttons_gen//Computer_System_Pushbuttons_component_configuration.pl  --do_build_sim=0  ]
Info: Pushbuttons: Done RTL generation for module 'Computer_System_Pushbuttons'
Info: Pushbuttons: "Computer_System" instantiated altera_avalon_pio "Pushbuttons"
Info: SDRAM: Starting RTL generation for module 'Computer_System_SDRAM'
Info: SDRAM:   Generation command is [exec D:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Computer_System_SDRAM --dir=C:/Users/Austin/AppData/Local/Temp/alt8021_4442967640805863991.dir/0125_SDRAM_gen/ --quartus_dir=D:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Austin/AppData/Local/Temp/alt8021_4442967640805863991.dir/0125_SDRAM_gen//Computer_System_SDRAM_component_configuration.pl  --do_build_sim=0  ]
Info: SDRAM: Done RTL generation for module 'Computer_System_SDRAM'
Info: SDRAM: "Computer_System" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: Slider_Switches: Starting RTL generation for module 'Computer_System_Slider_Switches'
Info: Slider_Switches:   Generation command is [exec D:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Slider_Switches --dir=C:/Users/Austin/AppData/Local/Temp/alt8021_4442967640805863991.dir/0126_Slider_Switches_gen/ --quartus_dir=D:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Austin/AppData/Local/Temp/alt8021_4442967640805863991.dir/0126_Slider_Switches_gen//Computer_System_Slider_Switches_component_configuration.pl  --do_build_sim=0  ]
Info: Slider_Switches: Done RTL generation for module 'Computer_System_Slider_Switches'
Info: Slider_Switches: "Computer_System" instantiated altera_avalon_pio "Slider_Switches"
Info: System_PLL: "Computer_System" instantiated altera_up_avalon_sys_sdram_pll "System_PLL"
Info: VGA_Subsystem: "Computer_System" instantiated VGA_Subsystem "VGA_Subsystem"
Info: Video_In_Subsystem: "Computer_System" instantiated Video_In_Subsystem "Video_In_Subsystem"
Info: fifo_0: Starting RTL generation for module 'Computer_System_fifo_0'
Info: fifo_0:   Generation command is [exec D:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=Computer_System_fifo_0 --dir=C:/Users/Austin/AppData/Local/Temp/alt8021_4442967640805863991.dir/0127_fifo_0_gen/ --quartus_dir=D:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Austin/AppData/Local/Temp/alt8021_4442967640805863991.dir/0127_fifo_0_gen//Computer_System_fifo_0_component_configuration.pl  --do_build_sim=0  ]
Info: fifo_0: Done RTL generation for module 'Computer_System_fifo_0'
Info: fifo_0: "Computer_System" instantiated altera_avalon_fifo "fifo_0"
Info: rand_gen_0: D:/intelfpga_lite/18.0/quartus/../hls/bin/i++ --simulator none -o altera_rand_gen_fn {-march=Cyclone V} --fpc -I. D:/intelfpga_lite/18.0/ip/altera/dsp/altera_rand_gen/altera_rand_gen_fn.cpp
Info: rand_gen_0: Computer_System_rand_gen_0.sv
Info: rand_gen_0: top.sv.terp
Info: rand_gen_0: D:/intelFPGA_lite/18.0/ip/altera/dsp/altera_rand_gen
Info: rand_gen_0: // (C) 2001-2018 Intel Corporation. All rights reserved. // Your use of Intel Corporation's design tools, logic functions and other  // software and tools, and its AMPP partner logic functions, and any output  // files from any of the foregoing (including device programming or simulation  // files), and any associated documentation or information are expressly subject  // to the terms and conditions of the Intel Program License Subscription  // Agreement, Intel FPGA IP License Agreement, or other applicable  // license agreement, including, without limitation, that your use is for the  // sole purpose of programming logic devices manufactured by Intel and sold by  // Intel or its authorized distributors.  Please refer to the applicable  // agreement for further details.   module Computer_System_rand_gen_0 (         input  wire        start,          //     call.valid 		output wire        busy,           //         .stall 		input  wire        clock,          //    clock.clk 		output wire [31:0] rand_num_data,  // rand_num.data 		input  wire        rand_num_ready, //         .ready 		output wire        rand_num_valid, //         .valid 		input  wire        resetn,         //    reset.reset_n 		output wire        done,           //   return.valid 		input  wire        stall           //         .stall 	);  	altera_rand_gen_fn_internal altera_rand_gen_fn_inst ( 		.clock          (clock),          //    clock.clk 		.resetn         (resetn),         //    reset.reset_n 		.rand_num_data  (rand_num_data),  // rand_num.data 		.rand_num_ready (rand_num_ready), //         .ready 		.rand_num_valid (rand_num_valid), //         .valid 		.start          (start),          //     call.valid 		.busy           (busy),           //         .stall 		.done           (done),           //   return.valid 		.stall          (stall)           //         .stall 	);   endmodule  
Info: rand_gen_0: "Computer_System" instantiated altera_rand_gen "rand_gen_0"
Info: mm_interconnect_0: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "Computer_System" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "Computer_System" instantiated altera_irq_mapper "irq_mapper_001"
Info: avalon_st_adapter: "Computer_System" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: rst_controller: "Computer_System" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "ARM_A9_HPS" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "ARM_A9_HPS" instantiated altera_hps_io "hps_io"
Info: Audio: Starting Generation of Audio Controller
Info: Audio: "Audio_Subsystem" instantiated altera_up_avalon_audio "Audio"
Info: Audio_PLL: "Audio_Subsystem" instantiated altera_up_avalon_audio_pll "Audio_PLL"
Info: jtag_phy_embedded_in_jtag_master: "JTAG_to_FPGA_Bridge" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "JTAG_to_FPGA_Bridge" instantiated timing_adapter "timing_adt"
Info: fifo: "JTAG_to_FPGA_Bridge" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "JTAG_to_FPGA_Bridge" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "JTAG_to_FPGA_Bridge" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "JTAG_to_FPGA_Bridge" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "JTAG_to_FPGA_Bridge" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "JTAG_to_FPGA_Bridge" instantiated channel_adapter "p2b_adapter"
Info: sys_pll: "System_PLL" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "System_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: VGA_Alpha_Blender: Starting Generation of the Alpha Blender
Info: VGA_Alpha_Blender: "VGA_Subsystem" instantiated altera_up_avalon_video_alpha_blender "VGA_Alpha_Blender"
Info: VGA_Char_Buffer: Starting Generation of Character Buffer
Info: VGA_Char_Buffer: "VGA_Subsystem" instantiated altera_up_avalon_video_character_buffer_with_dma "VGA_Char_Buffer"
Info: VGA_Controller: Starting Generation of VGA Controller
Info: VGA_Controller: "VGA_Subsystem" instantiated altera_up_avalon_video_vga_controller "VGA_Controller"
Info: VGA_Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer
Info: VGA_Dual_Clock_FIFO: "VGA_Subsystem" instantiated altera_up_avalon_video_dual_clock_buffer "VGA_Dual_Clock_FIFO"
Info: VGA_PLL: "VGA_Subsystem" instantiated altera_up_avalon_video_pll "VGA_PLL"
Info: VGA_Pixel_DMA: Starting Generation of VGA Pixel Buffer
Info: VGA_Pixel_DMA: "VGA_Subsystem" instantiated altera_up_avalon_video_pixel_buffer_dma "VGA_Pixel_DMA"
Info: VGA_Pixel_FIFO: Starting Generation of the Dual Clock Buffer
Info: VGA_Pixel_FIFO: "VGA_Subsystem" instantiated altera_up_avalon_video_dual_clock_buffer "VGA_Pixel_FIFO"
Info: VGA_Pixel_RGB_Resampler: Starting Generation of Video RGB Resampler
Info: VGA_Pixel_RGB_Resampler: "VGA_Subsystem" instantiated altera_up_avalon_video_rgb_resampler "VGA_Pixel_RGB_Resampler"
Info: Edge_Detection_Subsystem: "Video_In_Subsystem" instantiated Edge_Detection_Subsystem "Edge_Detection_Subsystem"
Info: Video_In: Starting Generation of Video In Decoder
Info: Video_In: "Video_In_Subsystem" instantiated altera_up_avalon_video_decoder "Video_In"
Info: Video_In_CSC: Starting Generation of Colour Space Converter
Info: Video_In_CSC: "Video_In_Subsystem" instantiated altera_up_avalon_video_csc "Video_In_CSC"
Info: Video_In_Chroma_Resampler: Starting Generation of Chroma Resampler
Info: Video_In_Chroma_Resampler: "Video_In_Subsystem" instantiated altera_up_avalon_video_chroma_resampler "Video_In_Chroma_Resampler"
Info: Video_In_Clipper: Starting generation of the video clipper
Info: Video_In_Clipper: "Video_In_Subsystem" instantiated altera_up_avalon_video_clipper "Video_In_Clipper"
Info: Video_In_DMA: Starting Generation of Video DMA Controller
Info: Video_In_DMA: "Video_In_Subsystem" instantiated altera_up_avalon_video_dma_controller "Video_In_DMA"
Info: Video_In_RGB_Resampler: Starting Generation of Video RGB Resampler
Info: Video_In_RGB_Resampler: "Video_In_Subsystem" instantiated altera_up_avalon_video_rgb_resampler "Video_In_RGB_Resampler"
Info: Video_In_Scaler: Starting Generation of Video Scaler
Info: Video_In_Scaler: "Video_In_Subsystem" instantiated altera_up_avalon_video_scaler "Video_In_Scaler"
Info: F2H_Mem_Window_00000000_expanded_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "F2H_Mem_Window_00000000_expanded_master_translator"
Info: F2H_Mem_Window_00000000_expanded_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "F2H_Mem_Window_00000000_expanded_master_agent"
Info: ARM_A9_HPS_f2h_axi_slave_agent: "mm_interconnect_0" instantiated altera_merlin_axi_slave_ni "ARM_A9_HPS_f2h_axi_slave_agent"
Info: Reusing file D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: F2H_Mem_Window_00000000_expanded_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "F2H_Mem_Window_00000000_expanded_master_limiter"
Info: Reusing file D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: ARM_A9_HPS_f2h_axi_slave_wr_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "ARM_A9_HPS_f2h_axi_slave_wr_cmd_width_adapter"
Info: Reusing file D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: VGA_Subsystem_char_buffer_slave_translator: "mm_interconnect_1" instantiated altera_merlin_slave_translator "VGA_Subsystem_char_buffer_slave_translator"
Info: ARM_A9_HPS_h2f_axi_master_agent: "mm_interconnect_1" instantiated altera_merlin_axi_master_ni "ARM_A9_HPS_h2f_axi_master_agent"
Info: Reusing file D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv
Info: VGA_Subsystem_char_buffer_slave_agent: "mm_interconnect_1" instantiated altera_merlin_slave_agent "VGA_Subsystem_char_buffer_slave_agent"
Info: Reusing file D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_1" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_1" instantiated altera_merlin_router "router_004"
Info: router_006: "mm_interconnect_1" instantiated altera_merlin_router "router_006"
Info: router_007: "mm_interconnect_1" instantiated altera_merlin_router "router_007"
Info: router_008: "mm_interconnect_1" instantiated altera_merlin_router "router_008"
Info: router_009: "mm_interconnect_1" instantiated altera_merlin_router "router_009"
Info: router_010: "mm_interconnect_1" instantiated altera_merlin_router "router_010"
Info: router_011: "mm_interconnect_1" instantiated altera_merlin_router "router_011"
Info: router_012: "mm_interconnect_1" instantiated altera_merlin_router "router_012"
Info: router_017: "mm_interconnect_1" instantiated altera_merlin_router "router_017"
Info: router_023: "mm_interconnect_1" instantiated altera_merlin_router "router_023"
Info: router_024: "mm_interconnect_1" instantiated altera_merlin_router "router_024"
Info: router_027: "mm_interconnect_1" instantiated altera_merlin_router "router_027"
Info: router_030: "mm_interconnect_1" instantiated altera_merlin_router "router_030"
Info: VGA_Subsystem_char_buffer_slave_burst_adapter: "mm_interconnect_1" instantiated altera_merlin_burst_adapter "VGA_Subsystem_char_buffer_slave_burst_adapter"
Info: Reusing file D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_002: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_demux_003: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux_003"
Info: cmd_demux_004: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux_004"
Info: cmd_demux_007: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux_007"
Info: cmd_demux_008: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux_008"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_001: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_002: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_003: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_008: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_008"
Info: Reusing file D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_015: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_015"
Info: Reusing file D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_002: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_demux_003: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_demux_008: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_008"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_003: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux_003"
Info: Reusing file D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_004: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux_004"
Info: Reusing file D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_007: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux_007"
Info: Reusing file D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_008: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux_008"
Info: Reusing file D:/Austin/Documents/Austin Liberty 500 DEGREES/Austin School 2018-2019/ENGC 401/Final Project/DE1_SoC_Computer_chopped_1/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: avalon_st_adapter_002: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info: timing_adapter_0: "avalon_st_adapter" instantiated timing_adapter "timing_adapter_0"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: audio_pll: "Audio_PLL" instantiated altera_pll "audio_pll"
Info: video_pll: "VGA_PLL" instantiated altera_pll "video_pll"
Info: Chroma_Filter: Starting Generation of Chroma Resampler
Info: Chroma_Filter: "Edge_Detection_Subsystem" instantiated altera_up_avalon_video_chroma_resampler "Chroma_Filter"
Info: Chroma_Upsampler: Starting Generation of Chroma Resampler
Info: Chroma_Upsampler: "Edge_Detection_Subsystem" instantiated altera_up_avalon_video_chroma_resampler "Chroma_Upsampler"
Info: Edge_Detection: Starting Generation of Video In Edge Detection
Info: Edge_Detection: "Edge_Detection_Subsystem" instantiated altera_up_avalon_video_edge_detection "Edge_Detection"
Info: Edge_Detection_Router_Controller: Starting RTL generation for module 'Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller'
Info: Edge_Detection_Router_Controller:   Generation command is [exec D:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller --dir=C:/Users/Austin/AppData/Local/Temp/alt8021_4442967640805863991.dir/0219_Edge_Detection_Router_Controller_gen/ --quartus_dir=D:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Austin/AppData/Local/Temp/alt8021_4442967640805863991.dir/0219_Edge_Detection_Router_Controller_gen//Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller_component_configuration.pl  --do_build_sim=0  ]
Info: Edge_Detection_Router_Controller: Done RTL generation for module 'Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller'
Info: Edge_Detection_Router_Controller: "Edge_Detection_Subsystem" instantiated altera_avalon_pio "Edge_Detection_Router_Controller"
Info: Video_Stream_Merger: Starting Generation of Video In Stream Router
Info: Video_Stream_Merger: "Edge_Detection_Subsystem" instantiated altera_up_avalon_video_stream_router "Video_Stream_Merger"
Info: Video_Stream_Splitter: Starting Generation of Video In Stream Router
Info: Video_Stream_Splitter: "Edge_Detection_Subsystem" instantiated altera_up_avalon_video_stream_router "Video_Stream_Splitter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_002" instantiated error_adapter "error_adapter_0"
Info: Computer_System: Done "Computer_System" with 126 modules, 323 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
