// Seed: 1894252251
module module_0 (
    output tri1 id_0,
    input wire id_1,
    input supply1 id_2,
    input uwire id_3,
    input supply1 id_4,
    output wor id_5,
    input tri id_6,
    output tri0 id_7
);
  wire id_9;
  assign module_1.id_6 = 0;
  wire id_10;
endmodule
module module_1 #(
    parameter id_11 = 32'd5,
    parameter id_7  = 32'd1
) (
    output tri1 id_0,
    output logic id_1,
    input wand id_2,
    input wor id_3,
    input supply1 id_4
    , id_13,
    input supply0 id_5,
    output uwire id_6,
    input wand _id_7,
    input tri1 id_8,
    input wor id_9,
    input uwire id_10,
    input supply1 _id_11
);
  logic [1 : -1] id_14 = id_14, id_15;
  logic [-1 : ""] id_16;
  ;
  logic id_17[id_11 : 1  +  id_7] = id_10;
  initial begin : LABEL_0
    id_1 = -1;
  end
  module_0 modCall_1 (
      id_0,
      id_5,
      id_3,
      id_3,
      id_9,
      id_0,
      id_3,
      id_6
  );
  wire  id_18;
  logic id_19;
  ;
  wire id_20;
  logic [-1 : 1] id_21;
  assign id_6 = id_3;
endmodule
