/*
 * $Copyright Open Broadcom Corporation$
 */
#ifndef _SOC_REGS_H
#define _SOC_REGS_H

/* Temporary hack for B0 bringup  - needed to
 * use right address of DMAC_M0_IDM_IO_CONTROL_DIRECT in A0 and B0*/
#define CONFIG_CYGNUS_A0 1

// Indirect access
#define BBL_RTC_PER 0x00000000
#define BBL_RTC_MATCH 0x00000004
#define BBL_INTERRUPT_EN 0x00000010
#define BBL_INTERRUPT_EN__bbl_match_intr_en 1
#define BBL_INTERRUPT_clr 0x00000018
#define BBL_CONFIG 0x00000068
#define BBL_CONFIG__bbl_alarm_mask 1
#define BBL_STAT 0x00000078
#define BBL_WR_BLOCK 0x000001cc

// Direct access
#define CRMU_XTAL_CHANNEL_CONTROL 0x0301c000
#define CRMU_XTAL_CHANNEL_CONTROL__CRMU_XTAL_CML_CH_PWR_DOWN_R 6
#define CRMU_XTAL_CHANNEL_CONTROL__CRMU_XTAL_CML_CH_PWR_DOWN_WIDTH 4
#define CRMU_XTAL_CHANNEL_CONTROL__CRMU_XTAL_CMOS_CH_EN_R 0
#define CRMU_XTAL_CHANNEL_CONTROL__CRMU_XTAL_CMOS_CH_EN_WIDTH 6
#define CRMU_LDO_CTRL 0x0301c004
#define CRMU_LDO_CTRL__PMU_VREGCNTL_EN 0
#define CRMU_RGMII_LDO_CTRL 0x0301c00c
#define CRMU_RGMII_LDO_CTRL__RGMII_LDOPWRDN 31
#define CRMU_ADC_LDO_CTRL 0x0301c010
#define CRMU_ADC_LDO_CTRL__ADC_LDOPWRDN 31
#define CRMU_SWREG_CTRL 0x0301c018
#define CRMU_SWREG_CTRL__PDSYS_SWREG_REG_RESETB 1
#define CRMU_SWREG_CTRL__PDSYS_SWREG_DIS 0
#define CRMU_SWREG_STATUS 0x0301c01c
#define CRMU_PLL_AON_CTRL 0x0301c020
#define CRMU_PLL_AON_CTRL__ASIU_AUDIO_GENPLL_ISO_IN 8
#define CRMU_PLL_AON_CTRL__ASIU_AUDIO_GENPLL_PWRON 12
#define CRMU_PLL_AON_CTRL__ASIU_AUDIO_GENPLL_PWRON_BG 10
#define CRMU_PLL_AON_CTRL__ASIU_AUDIO_GENPLL_PWRON_LDO 9
#define CRMU_PLL_AON_CTRL__ASIU_AUDIO_GENPLL_PWRON_PLL 11
#define CRMU_PLL_AON_CTRL__ASIU_MIPI_GENPLL_ISO_IN 16
#define CRMU_PLL_AON_CTRL__ASIU_MIPI_GENPLL_PWRON 20
#define CRMU_PLL_AON_CTRL__ASIU_MIPI_GENPLL_PWRON_BG 18
#define CRMU_PLL_AON_CTRL__ASIU_MIPI_GENPLL_PWRON_LDO 17
#define CRMU_PLL_AON_CTRL__ASIU_MIPI_GENPLL_PWRON_PLL 19
#define CRMU_PLL_AON_CTRL__GENPLL_ISO_IN 0
#define CRMU_PLL_AON_CTRL__GENPLL_PWR_ON 2
#define CRMU_PLL_AON_CTRL__GENPLL_PWRON_LDO 1
#define CRMU_PLL_AON_CTRL__LCPLL0_ISO_IN 4
#define CRMU_PLL_AON_CTRL__LCPLL0_PWR_ON 6
#define CRMU_PLL_AON_CTRL__LCPLL0_PWRON_LDO 5
#define CRMU_DDR_PHY_AON_CTRL 0x0301c024
#define CRMU_DDR_PHY_AON_CTRL__CRMU_DDRPHY_HW_RESETN 5
#define CRMU_DDR_PHY_AON_CTRL__CRMU_DDRPHY_ISO_PHY_DFI 2
#define CRMU_DDR_PHY_AON_CTRL__CRMU_DDRPHY_ISO_PHY_PLL 0
#define CRMU_DDR_PHY_AON_CTRL__CRMU_DDRPHY_ISO_PHY_REGS 1
#define CRMU_DDR_PHY_AON_CTRL__CRMU_DDRPHY_PWROKIN_PHY 4
#define CRMU_DDR_PHY_AON_CTRL__CRMU_DDRPHY_PWRONIN_PHY 3
#define CRMU_USB_PHY_AON_CTRL 0x0301c028
#define CRMU_USB_PHY_AON_CTRL__CRMU_USBPHY_P0_PHY_ISO 0
#define CRMU_USB_PHY_AON_CTRL__CRMU_USBPHY_P1_PHY_ISO 8
#define CRMU_USB_PHY_AON_CTRL__CRMU_USBPHY_P2_PHY_ISO 16
#define CRMU_PWR_GOOD_STATUS 0x0301c02c
#define CRMU_PWR_GOOD_STATUS__BBL_POWER_GOOD 3
#define CRMU_PWR_GOOD_STATUS__ADC_POWER_GOOD 2
#define CRMU_PWR_GOOD_STATUS__RGMII_POWER_GOOD 1
#define CRMU_PWR_GOOD_STATUS__PDSYS_POWER_GOOD 0
#define CRMU_POWER_POLL 0x0301c034
#define CRMU_POWER_POLL__BBL_POWER_POLL_STAT 3
#define CRMU_POWER_POLL__ADC_POWER_POLL_STAT 2
#define CRMU_POWER_POLL__RGMII_POWER_POLL_STAT 1
#define CRMU_POWER_POLL__PDSYS_POWER_POLL_STAT 0
#define CRMU_ISO_CELL_CONTROL 0x0301c038
#define CRMU_ISO_CELL_CONTROL__CRMU_ISO_PDBBL_TAMPER 24
#define CRMU_ISO_CELL_CONTROL__CRMU_ISO_PDBBL 16
#define CRMU_ISO_CELL_CONTROL__CRMU_ISO_PDSYS_PLL_LOCKED 12
#define CRMU_ISO_CELL_CONTROL__CRMU_ISO_PDSYS_POWER_GOOD 8
#define CRMU_ISO_CELL_CONTROL__CRMU_ISO_PDSYS 0
#define CRMU_CDRU_APB_RESET_CTRL 0x0301c03c
#define CRMU_CLOCK_GATE_CONTROL 0x0301c044
#define CRMU_CLOCK_GATE_CONTROL__CRMU_BSPI_CLK_ENABLE 31
#define CRMU_CLOCK_GATE_CONTROL__CRMU_UART_CLK_ENABLE 30
#define CRMU_CLOCK_GATE_CONTROL__CRMU_PCIE1_AUX_CLK_ENABLE 10
#define CRMU_CLOCK_GATE_CONTROL__CRMU_PCIE0_AUX_CLK_ENABLE 9
#define CRMU_CLOCK_GATE_CONTROL__CRMU_OTPC_CLK_ENABLE 8
#define CRMU_CLOCK_GATE_CONTROL__CRMU_SPRU_CRMU_REF_CLK_ENABLE 5
#define CRMU_CLOCK_GATE_CONTROL__CRMU_CDRU_CLK_25_ENABLE 4
#define CRMU_CLOCK_GATE_CONTROL__CRMU_TIM_CLK_ENABLE 3
#define CRMU_CLOCK_GATE_CONTROL__CRMU_WDT_CLK_ENABLE 2
#define CRMU_CLOCK_GATE_CONTROL__CRMU_NIC_CLK_ENABLE 1
#define CRMU_CLOCK_GATE_CONTROL__CRMU_MCU_CLK_ENABLE 0
#define CRMU_ULTRA_LOW_POWER_CTRL 0x0301c04c
#define CRMU_ULTRA_LOW_POWER_CTRL__SWITCH_CRMU_CLOCK_R 0
#define CRMU_ULTRA_LOW_POWER_CTRL__SWITCH_CRMU_CLOCK_WIDTH 2
#define CRMU_CLOCK_SWITCH_STATUS 0x0301c050
#define CRMU_CLOCK_SWITCH_STATUS__CLOCK_SWITCH_STAT_R 0
#define CRMU_CLOCK_SWITCH_STATUS__CLOCK_SWITCH_STAT_WIDTH 3
#define CRMU_XTAL_POWER_DOWN 0x0301c054
#define CRMU_XTAL_POWER_DOWN__XTAL_OSC_POWER_ON 0
#define CRMU_CHIP_OTPC_RST_CNTRL 0x0301c058
#define CRMU_CHIP_OTPC_STATUS 0x0301c05c
#define CRMU_BISR_PDG_MASK 0x0301c0a4
#define BISR_LOAD_DONE_STATUS 0x0301c830
#define BSTI_CONTROL 0x0301cc00
#define BSTI_CONTROL__BYP 10
#define BSTI_CONTROL__EXT 9
#define BSTI_CONTROL__BSY 8
#define BSTI_CONTROL__PRE 7
#define BSTI_CONTROL__MDCDIV_R 0
#define BSTI_CONTROL__MDCDIV_WIDTH 7
#define BSTI_COMMAND 0x0301cc04
#define BSTI_COMMAND__SB_R 30
#define BSTI_COMMAND__SB_WIDTH 2
#define BSTI_COMMAND__OP_R 28
#define BSTI_COMMAND__OP_WIDTH 2
#define BSTI_COMMAND__PA_R 23
#define BSTI_COMMAND__PA_WIDTH 5
#define BSTI_COMMAND__RA_R 18
#define BSTI_COMMAND__RA_WIDTH 5
#define BSTI_COMMAND__TA_R 16
#define BSTI_COMMAND__TA_WIDTH 2
#define BSTI_COMMAND__DATA_R 0
#define BSTI_COMMAND__DATA_WIDTH 16
#define CRMU_GENPLL_CONTROL0 0x0301d000
#define CRMU_GENPLL_CONTROL0__GENPLL_KA_R 7
#define CRMU_GENPLL_CONTROL0__GENPLL_KI_R 4
#define CRMU_GENPLL_CONTROL0__GENPLL_KP_R 0
#define CRMU_GENPLL_CONTROL0__GENPLL_POST_RESETB 10
#define CRMU_GENPLL_CONTROL0__GENPLL_RESETB 11
#define CRMU_GENPLL_CONTROL1 0x0301d004
#define CRMU_GENPLL_CONTROL1__GENPLL_BYP_EN_CH_R 12
#define CRMU_GENPLL_CONTROL1__GENPLL_BYP_EN_CH_WIDTH 6
#define CRMU_GENPLL_CONTROL1__GENPLL_ENABLEB_CH_R 6
#define CRMU_GENPLL_CONTROL1__GENPLL_ENABLEB_CH_WIDTH 6
#define CRMU_GENPLL_CONTROL4 0x0301d010
#define CRMU_GENPLL_CONTROL4__GENPLL_SEL_SW_SETTING 31
#define CRMU_GENPLL_STATUS 0x0301d028
#define CRMU_GENPLL_STATUS__GENPLL_LOCK_LOST 13
#define CRMU_GENPLL_STATUS__GENPLL_LOCK 12
#define CRMU_GENPLL_STATUS__GENPLL_STATUS_R 0
#define CRMU_GENPLL_STATUS__GENPLL_STATUS_WIDTH 12
#define CRMU_LCPLL0_CONTROL0 0x0301d02c
#define CRMU_LCPLL0_CONTROL0__LCPLL0_BYP_EN_CH_R 13
#define CRMU_LCPLL0_CONTROL0__LCPLL0_BYP_EN_CH_WIDTH 6
#define CRMU_LCPLL0_CONTROL0__LCPLL0_CH_HOLD_ALL 0
#define CRMU_LCPLL0_CONTROL0__LCPLL0_ENABLEB_CH_R 7
#define CRMU_LCPLL0_CONTROL0__LCPLL0_ENABLEB_CH_WIDTH 6
#define CRMU_LCPLL0_CONTROL0__LCPLL0_HOLD_CH_R 1
#define CRMU_LCPLL0_CONTROL0__LCPLL0_KI_R 27
#define CRMU_LCPLL0_CONTROL0__LCPLL0_KPP_R 19
#define CRMU_LCPLL0_CONTROL0__LCPLL0_KP_R 23
#define CRMU_LCPLL0_CONTROL0__LCPLL0_POST_RESETB 30
#define CRMU_LCPLL0_CONTROL0__LCPLL0_RESETB 31
#define CRMU_LCPLL0_CONTROL1 0x0301d030
#define CRMU_LCPLL0_CONTROL1__LCPLL0_NDIV_INT_R 16
#define CRMU_LCPLL0_CONTROL1__LCPLL0_NDIV_INT_WIDTH 10
#define CRMU_LCPLL0_CONTROL1__LCPLL0_PDIV_R 26
#define CRMU_LCPLL0_CONTROL1__LCPLL0_PDIV_WIDTH 4
#define CRMU_LCPLL0_CONTROL1__LCPLL_SEL_SW_SETTING 31
#define CRMU_LCPLL0_CONTROL2 0x0301d034
#define CRMU_LCPLL0_CONTROL2__LCPLL0_CH0_MDIV_R 0
#define CRMU_LCPLL0_CONTROL2__LCPLL0_CH0_MDIV_WIDTH 8
#define CRMU_LCPLL0_CONTROL2__LCPLL0_CH1_MDIV_R 10
#define CRMU_LCPLL0_CONTROL2__LCPLL0_CH1_MDIV_WIDTH 8
#define CRMU_LCPLL0_CONTROL3 0x0301d038
#define CRMU_LCPLL0_CONTROL3__LCPLL0_CH3_MDIV_R 0
#define CRMU_LCPLL0_CONTROL3__LCPLL0_CH3_MDIV_WIDTH 8
#define CRMU_LCPLL0_CONTROL4 0x0301d03c
#define CRMU_LCPLL0_STATUS 0x0301d044
#define CRMU_LCPLL0_STATUS__LCPLL0_LOCK 12
#define CRMU_LCPLL0_STATUS__LCPLL0_STATUS_R 0
#define CRMU_LCPLL0_STATUS__LCPLL0_STATUS_WIDTH 12
#define CRMU_ASIU_KEYPAD_CLK_DIV 0x0301d048
#define CRMU_ASIU_KEYPAD_CLK_DIV__CLK_DIV_ENABLE 31
#define CRMU_ASIU_ADC_CLK_DIV 0x0301d04c
#define CRMU_ASIU_ADC_CLK_DIV__CLK_DIV_ENABLE 31
#define CRMU_ASIU_PWM_CLK_DIV 0x0301d050
#define CRMU_ASIU_PWM_CLK_DIV__CLK_DIV_ENABLE 31
#define CRMU_CLOCK_GATE_CTRL 0x0301d054
#define CRMU_SW_POR_RESET_CTRL 0x0301d058
#define CRMU_RESET_CTRL 0x0301d060
#define CRMU_AVS_ENABLE 0x0301d064
#define CRMU_AVS_ENABLE__CDRU_AVS_MONITOR_ENABLE 0
#define CRMU_ARS_ENABLE 0x0301d068
#define CRMU_ARS_ENABLE__CDRU_ARS_4_ENABLE 4
#define CRMU_ARS_ENABLE__CDRU_ARS_3_ENABLE 3
#define CRMU_ARS_ENABLE__CDRU_ARS_2_ENABLE 2
#define CRMU_ARS_ENABLE__CDRU_ARS_1_ENABLE 1
#define CRMU_ARS_ENABLE__CDRU_ARS_0_ENABLE 0
#define CRMU_AVS_RESET_CTRL 0x0301d06c
#define CRMU_AVS_RESET_CTRL__CDRU_AVS_MONITOR_RST_N 0
#define CRMU_ARS_RESET_CTRL 0x0301d070
#define CRMU_ARS_RESET_CTRL__CDRU_ARS_4_RST_N 4
#define CRMU_ARS_RESET_CTRL__CDRU_ARS_3_RST_N 3
#define CRMU_ARS_RESET_CTRL__CDRU_ARS_2_RST_N 2
#define CRMU_ARS_RESET_CTRL__CDRU_ARS_1_RST_N 1
#define CRMU_ARS_RESET_CTRL__CDRU_ARS_0_RST_N 0
#define CRMU_CHIP_POR_CTRL 0x0301d074
#define CRMU_AVS_CTRL 0x0301d078
#define CRMU_AVS_CTRL__AVS_HW_ENABLE 0
#define CRMU_PCIE_CFG 0x0301d0a0
#define CRMU_PCIE_CFG__PCIE1_LNK_PHY_REFCLK_FREQ_R 11
#define CRMU_PCIE_CFG__PCIE1_LNK_PHY_REFCLK_FREQ_WIDTH 2
#define CRMU_PCIE_CFG__PCIE1_LNK_PHY_IDDQ 10
#define CRMU_PCIE_CFG__PCIE1_CHP_PHY_AFE_LOW_LEAK_MODE_N 9
#define CRMU_PCIE_CFG__PCIE1_FORCE_GEN1 8
#define CRMU_PCIE_CFG__PCIE0_LNK_PHY_REFCLK_FREQ_R 3
#define CRMU_PCIE_CFG__PCIE0_LNK_PHY_REFCLK_FREQ_WIDTH 2
#define CRMU_PCIE_CFG__PCIE0_LNK_PHY_IDDQ 2
#define CRMU_PCIE_CFG__PCIE0_CHP_PHY_AFE_LOW_LEAK_MODE_N 1
#define CRMU_PCIE_CFG__PCIE0_FORCE_GEN1 0
#define CRMU_CHIP_STRAP_CTRL 0x0301d0b4
#define CRMU_CHIP_STRAP_CTRL__CAPTURE_STRAP_PINS 0
#define CRMU_CHIP_STRAP_CTRL__SOFTWARE_OVERRIDE 31
#define CRMU_CHIP_STRAP_CTRL2 0x0301d0b8
#define CRMU_CHIP_STRAP_CTRL2__FORCE_STRAP_OEB_TO_INPUT 0
#define CRMU_CHIP_IO_PAD_CONTROL 0x0301d0bc
#define CRMU_IOMUX_CTRL0 0x0301d0c8
#define CRMU_IOMUX_CTRL1 0x0301d0cc
#define CRMU_IOMUX_CTRL2 0x0301d0d0
#define CRMU_IOMUX_CTRL3 0x0301d0d4
#define CRMU_IOMUX_CTRL3__CORE_TO_IOMUX_SMART_CARD0_SEL_R 20
#define CRMU_IOMUX_CTRL3__CORE_TO_IOMUX_SMART_CARD1_SEL_R 24
#define CRMU_IOMUX_CTRL4 0x0301d0d8
#define CRMU_IOMUX_CTRL5 0x0301d0dc
#define CRMU_IOMUX_CTRL6 0x0301d0e0
#define CRMU_IOMUX_CTRL7 0x0301d0e4
#define CRMU_IOMUX_CTRL7__CORE_TO_IOMUX_QSPI_GPIO_SEL_R 12
#define CRMU_IOMUX_CTRL7__CORE_TO_IOMUX_QSPI_GPIO_SEL_WIDTH 3
#define CRMU_IOMUX_CTRL7__CORE_TO_IOMUX_CAMERA_SRAM_RGMII_SEL_R 8
#define CRMU_IOMUX_CTRL7__CORE_TO_IOMUX_CAMERA_SRAM_RGMII_SEL_WIDTH 3
#define CRMU_IOMUX_CTRL7__CORE_TO_IOMUX_CAMERA_RGMII_SEL_R 4
#define CRMU_IOMUX_CTRL7__CORE_TO_IOMUX_CAMERA_RGMII_SEL_WIDTH 3
#define CRMU_IOMUX_CTRL7__CORE_TO_IOMUX_CAMERA_LED_SEL_R 0
#define CRMU_IOMUX_CTRL7__CORE_TO_IOMUX_CAMERA_LED_SEL_WIDTH 3
#define SMART_CARD_FCB_SEL 0x0301d0e8
#define GPIO_3P3_IOMUX_SEL 0x0301d0f0
#define CDRU_IPROC_GPIO_IO_CTRL4 0x0301d174
#define CDRU_IPROC_GPIO_IO_CTRL5 0x0301d178
#define CDRU_USBPHY_P0_CTRL_0 0x0301d1bc
#define CDRU_USBPHY_P0_CTRL_2 0x0301d1c4
#define CDRU_USBPHY_P0_CTRL_2__USBPHY_UTMI_L1_SLEEP 28
#define CDRU_USBPHY_P0_CTRL_2__USBPHY_UTMI_L1_SUSPENDM 27
#define CDRU_USBPHY_P0_CTRL_2__USBPHY_PHY_IDDQ 26
#define CDRU_USBPHY_P0_CTRL_2__USBPHY_AFE_AFELDOCNTL_R 22
#define CDRU_USBPHY_P0_CTRL_2__USBPHY_AFE_AFELDOCNTL_WIDTH 4
#define CDRU_USBPHY_P0_CTRL_2__USBPHY_AFE_BG_PRGM_R 17
#define CDRU_USBPHY_P0_CTRL_2__USBPHY_AFE_BG_PRGM_WIDTH 5
#define CDRU_USBPHY_P0_CTRL_2__USBPHY_AFE_BG_PWRDWNB 16
#define CDRU_USBPHY_P0_CTRL_2__USBPHY_BG_VREF0P7AFE_PRGM_R 12
#define CDRU_USBPHY_P0_CTRL_2__USBPHY_BG_VREF0P7AFE_PRGM_WIDTH 4
#define CDRU_USBPHY_P0_CTRL_2__USBPHY_AFE_BG_VREF0P7DFE_PRGM_R 8
#define CDRU_USBPHY_P0_CTRL_2__USBPHY_AFE_BG_VREF0P7DFE_PRGM_WIDTH 4
#define CDRU_USBPHY_P0_CTRL_2__USBPHY_AFE_BG_VREF1P0TRIM_R 4
#define CDRU_USBPHY_P0_CTRL_2__USBPHY_AFE_BG_VREF1P0TRIM_WIDTH 4
#define CDRU_USBPHY_P0_CTRL_2__USBPHY_AFE_DFELDOCNTL_R 0
#define CDRU_USBPHY_P0_CTRL_2__USBPHY_AFE_DFELDOCNTL_WIDTH 4
#define CDRU_USBPHY_P0_CTRL_3 0x0301d1c8
#define CDRU_USBPHY_P0_CTRL_3__USBPHY_AFE_LDO_PWRDWNB 27
#define CDRU_USBPHY_P0_CTRL_3__USBPHY_AFE_P1_USBIO_TST_R 19
#define CDRU_USBPHY_P0_CTRL_3__USBPHY_AFE_P1_USBIO_TST_WIDTH 8
#define CDRU_USBPHY_P0_CTRL_3__USBPHY_AFE_PLL_BYPASS 18
#define CDRU_USBPHY_P0_CTRL_3__USBPHY_AFE_PLLBIAS_TST_R 0
#define CDRU_USBPHY_P0_CTRL_3__USBPHY_AFE_PLLBIAS_TST_WIDTH 18
#define CDRU_USBPHY_P1_CTRL_0 0x0301d1d4
#define CDRU_USBPHY_P1_CTRL_2 0x0301d1dc
#define CDRU_USBPHY_P1_CTRL_2__USBPHY_UTMI_L1_SLEEP 28
#define CDRU_USBPHY_P1_CTRL_2__USBPHY_UTMI_L1_SUSPENDM 27
#define CDRU_USBPHY_P1_CTRL_2__USBPHY_PHY_IDDQ 26
#define CDRU_USBPHY_P1_CTRL_2__USBPHY_AFE_AFELDOCNTL_R 22
#define CDRU_USBPHY_P1_CTRL_2__USBPHY_AFE_AFELDOCNTL_WIDTH 4
#define CDRU_USBPHY_P1_CTRL_2__USBPHY_AFE_BG_PRGM_R 17
#define CDRU_USBPHY_P1_CTRL_2__USBPHY_AFE_BG_PRGM_WIDTH 5
#define CDRU_USBPHY_P1_CTRL_2__USBPHY_AFE_BG_PWRDWNB 16
#define CDRU_USBPHY_P1_CTRL_2__USBPHY_BG_VREF0P7AFE_PRGM_R 12
#define CDRU_USBPHY_P1_CTRL_2__USBPHY_BG_VREF0P7AFE_PRGM_WIDTH 4
#define CDRU_USBPHY_P1_CTRL_2__USBPHY_AFE_BG_VREF0P7DFE_PRGM_R 8
#define CDRU_USBPHY_P1_CTRL_2__USBPHY_AFE_BG_VREF0P7DFE_PRGM_WIDTH 4
#define CDRU_USBPHY_P1_CTRL_2__USBPHY_AFE_BG_VREF1P0TRIM_R 4
#define CDRU_USBPHY_P1_CTRL_2__USBPHY_AFE_BG_VREF1P0TRIM_WIDTH 4
#define CDRU_USBPHY_P1_CTRL_2__USBPHY_AFE_DFELDOCNTL_R 0
#define CDRU_USBPHY_P1_CTRL_2__USBPHY_AFE_DFELDOCNTL_WIDTH 4
#define CDRU_USBPHY_P1_CTRL_3 0x0301d1e0
#define CDRU_USBPHY_P1_CTRL_3__USBPHY_AFE_LDO_PWRDWNB 27
#define CDRU_USBPHY_P1_CTRL_3__USBPHY_AFE_P1_USBIO_TST_R 19
#define CDRU_USBPHY_P1_CTRL_3__USBPHY_AFE_P1_USBIO_TST_WIDTH 8
#define CDRU_USBPHY_P1_CTRL_3__USBPHY_AFE_PLL_BYPASS 18
#define CDRU_USBPHY_P1_CTRL_3__USBPHY_AFE_PLLBIAS_TST_R 0
#define CDRU_USBPHY_P1_CTRL_3__USBPHY_AFE_PLLBIAS_TST_WIDTH 18
#define CDRU_USBPHY_P2_CTRL_0 0x0301d1ec
#define CDRU_USBPHY_P2_CTRL_2 0x0301d1f4
#define CDRU_USBPHY_P2_CTRL_2__USBPHY_UTMI_L1_SLEEP 28
#define CDRU_USBPHY_P2_CTRL_2__USBPHY_UTMI_L1_SUSPENDM 27
#define CDRU_USBPHY_P2_CTRL_2__USBPHY_PHY_IDDQ 26
#define CDRU_USBPHY_P2_CTRL_2__USBPHY_AFE_AFELDOCNTL_R 22
#define CDRU_USBPHY_P2_CTRL_2__USBPHY_AFE_AFELDOCNTL_WIDTH 4
#define CDRU_USBPHY_P2_CTRL_2__USBPHY_AFE_BG_PRGM_R 17
#define CDRU_USBPHY_P2_CTRL_2__USBPHY_AFE_BG_PRGM_WIDTH 5
#define CDRU_USBPHY_P2_CTRL_2__USBPHY_AFE_BG_PWRDWNB 16
#define CDRU_USBPHY_P2_CTRL_2__USBPHY_BG_VREF0P7AFE_PRGM_R 12
#define CDRU_USBPHY_P2_CTRL_2__USBPHY_BG_VREF0P7AFE_PRGM_WIDTH 4
#define CDRU_USBPHY_P2_CTRL_2__USBPHY_AFE_BG_VREF0P7DFE_PRGM_R 8
#define CDRU_USBPHY_P2_CTRL_2__USBPHY_AFE_BG_VREF0P7DFE_PRGM_WIDTH 4
#define CDRU_USBPHY_P2_CTRL_2__USBPHY_AFE_BG_VREF1P0TRIM_R 4
#define CDRU_USBPHY_P2_CTRL_2__USBPHY_AFE_BG_VREF1P0TRIM_WIDTH 4
#define CDRU_USBPHY_P2_CTRL_2__USBPHY_AFE_DFELDOCNTL_R 0
#define CDRU_USBPHY_P2_CTRL_2__USBPHY_AFE_DFELDOCNTL_WIDTH 4
#define CDRU_USBPHY_P2_CTRL_3 0x0301d1f8
#define CDRU_USBPHY_P2_CTRL_3__USBPHY_AFE_LDO_PWRDWNB 27
#define CDRU_USBPHY_P2_CTRL_3__USBPHY_AFE_P1_USBIO_TST_R 19
#define CDRU_USBPHY_P2_CTRL_3__USBPHY_AFE_P1_USBIO_TST_WIDTH 8
#define CDRU_USBPHY_P2_CTRL_3__USBPHY_AFE_PLL_BYPASS 18
#define CDRU_USBPHY_P2_CTRL_3__USBPHY_AFE_PLLBIAS_TST_R 0
#define CDRU_USBPHY_P2_CTRL_3__USBPHY_AFE_PLLBIAS_TST_WIDTH 18
#define CRMU_IPROC_SRAM_PDA 0x0301d220
#define CRMU_IPROC_SRAM_PDA__CDRU_IPROC_IHOST_ALL_SPDX_RDT_R 22
#define CRMU_IPROC_SRAM_PDA__CDRU_IPROC_IHOST_ALL_SPDX_RDT_WIDTH 2
#define CRMU_IPROC_SRAM_PDA__CDRU_IPROC_IHOST_ALL_SPDX_WBT_R 20
#define CRMU_IPROC_SRAM_PDA__CDRU_IPROC_IHOST_ALL_SPDX_WBT_WIDTH 2
#define CRMU_IPROC_SRAM_PDA__CDRU_IPROC_IPROC_ALL_RF_RDT_R 18
#define CRMU_IPROC_SRAM_PDA__CDRU_IPROC_IPROC_ALL_RF_RDT_WIDTH 2
#define CRMU_IPROC_SRAM_PDA__CDRU_IPROC_IPROC_ALL_RF_WBT_R 16
#define CRMU_IPROC_SRAM_PDA__CDRU_IPROC_IPROC_ALL_RF_WBT_WIDTH 2
#define CRMU_IPROC_SRAM_PDA__CDRU_IPROC_IPROC_ALL_SPDX_RDT_R 14
#define CRMU_IPROC_SRAM_PDA__CDRU_IPROC_IPROC_ALL_SPDX_RDT_WIDTH 2
#define CRMU_IPROC_SRAM_PDA__CDRU_IPROC_IPROC_ALL_SPDX_WBT_R 12
#define CRMU_IPROC_SRAM_PDA__CDRU_IPROC_IPROC_ALL_SPDX_WBT_WIDTH 2
#define CRMU_IPROC_SRAM_PDA__CDRU_IPROC_SRAM_ALL_SPDX_RDT_R 10
#define CRMU_IPROC_SRAM_PDA__CDRU_IPROC_SRAM_ALL_SPDX_RDT_WIDTH 2
#define CRMU_IPROC_SRAM_PDA__CDRU_IPROC_SRAM_ALL_SPDX_WBT_R 8
#define CRMU_IPROC_SRAM_PDA__CDRU_IPROC_SRAM_ALL_SPDX_WBT_WIDTH 2
#define CRMU_IPROC_SRAM_PDA__CDRU_IPROC_SRAM_PDA_R 0
#define CRMU_IPROC_SRAM_PDA__CDRU_IPROC_SRAM_PDA_WIDTH 8
#define CRMU_IPROC_NIC_RESET_STATUS 0x0301d234
#define CRMU_IPROC_NIC_RESET_STATUS__IPROC_CDRU_RESET_OUTN_DMU_M0_SIDE_BUS 0
#define CDRU_SPARE_REG_1 0x0301d23c
#define CPU2TAP_MEM_CONTROL 0x0301d428

/*----------------------------------------------------------------------------------*/
#define AVS_TOP_SPACE 0x13
#define AVS_HW_MNTR_SW_CONTROLS_REG 0x0301e000
#define AVS_HW_MNTR_SW_CONTROLS_REG__sw_sensor_idx_R 8
#define AVS_HW_MNTR_SW_CONTROLS_REG__sw_sensor_idx_WIDTH 8
#define AVS_HW_MNTR_SW_CONTROLS_REG__sw_do_measure 1
#define AVS_HW_MNTR_SW_CONTROLS_REG__sw_takeover 0
#define AVS_HW_MNTR_SW_MEASUREMENT_UNIT_BUSY_REG 0x0301e004
#define AVS_HW_MNTR_SW_MEASUREMENT_UNIT_BUSY_REG__busy 0
#define AVS_HW_MNTR_MEASUREMENTS_INIT_PVT_MNTR_REG 0x0301e008
#define AVS_HW_MNTR_MEASUREMENTS_INIT_PVT_MNTR_REG__m_init_pvt_mntr_R 0
#define AVS_HW_MNTR_MEASUREMENTS_INIT_PVT_MNTR_REG__m_init_pvt_mntr_WIDTH 8
#define AVS_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_0_REG 0x0301e00c
#define AVS_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_0_REG__m_init_cen_rosc_R 0
#define AVS_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_0_REG__m_init_cen_rosc_WIDTH 32
#define AVS_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_1_REG 0x0301e010
#define AVS_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_1_REG__m_init_cen_rosc_R 0
#define AVS_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_1_REG__m_init_cen_rosc_WIDTH 4
#define AVS_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSC_0_REG 0x0301e014
#define AVS_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSC_0_REG__m_init_rmt_rosc_R 0
#define AVS_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSC_0_REG__m_init_rmt_rosc_WIDTH 10
#define AVS_HW_MNTR_MEASUREMENTS_INIT_POW_WDOG_REG 0x0301e034
#define AVS_HW_MNTR_MEASUREMENTS_INIT_POW_WDOG_REG__m_init_pow_wdog 0
#define AVS_HW_MNTR_SEQUENCER_INIT_REG 0x0301e038
#define AVS_HW_MNTR_SEQUENCER_INIT_REG__sequencer_init 0
#define AVS_HW_MNTR_SEQUENCER_MASK_PVT_MNTR_REG 0x0301e03c
#define AVS_HW_MNTR_SEQUENCER_MASK_PVT_MNTR_REG__seq_mask_pvt_mntr_R 0
#define AVS_HW_MNTR_SEQUENCER_MASK_PVT_MNTR_REG__seq_mask_pvt_mntr_WIDTH 7
#define AVS_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_0_REG 0x0301e040
#define AVS_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_0_REG__seq_mask_cen_rosc_R 0
#define AVS_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_0_REG__seq_mask_cen_rosc_WIDTH 32
#define AVS_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_1_REG 0x0301e044
#define AVS_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_1_REG__seq_mask_cen_rosc_R 0
#define AVS_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_1_REG__seq_mask_cen_rosc_WIDTH 4
#define AVS_HW_MNTR_SEQUENCER_MASK_RMT_ROSC_0_REG 0x0301e048
#define AVS_HW_MNTR_SEQUENCER_MASK_RMT_ROSC_0_REG__seq_mask_rmt_rosc_R 0
#define AVS_HW_MNTR_SEQUENCER_MASK_RMT_ROSC_0_REG__seq_mask_rmt_rosc_WIDTH 10
#define AVS_HW_MNTR_ENABLE_DEFAULT_PVT_MNTR_REG 0x0301e068
#define AVS_HW_MNTR_ENABLE_DEFAULT_PVT_MNTR_REG__pvt_mntr_pwrdn_default 0
#define AVS_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_0_REG 0x0301e06c
#define AVS_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_0_REG__cen_rosc_enable_default_R 0
#define AVS_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_0_REG__cen_rosc_enable_default_WIDTH 32
#define AVS_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_1_REG 0x0301e070
#define AVS_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_1_REG__cen_rosc_enable_default_R 0
#define AVS_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_1_REG__cen_rosc_enable_default_WIDTH 4
#define AVS_HW_MNTR_ROSC_MEASUREMENT_TIME_CONTROL_REG 0x0301e074
#define AVS_HW_MNTR_ROSC_MEASUREMENT_TIME_CONTROL_REG__limit_R 0
#define AVS_HW_MNTR_ROSC_MEASUREMENT_TIME_CONTROL_REG__limit_WIDTH 8
#define AVS_HW_MNTR_ROSC_COUNTING_MODE_REG 0x0301e078
#define AVS_HW_MNTR_ROSC_COUNTING_MODE_REG__mode 0
#define AVS_HW_MNTR_INTERRUPT_POW_WDOG_EN_REG 0x0301e07c
#define AVS_HW_MNTR_INTERRUPT_POW_WDOG_EN_REG__irq_en_R 0
#define AVS_HW_MNTR_INTERRUPT_POW_WDOG_EN_REG__irq_en_WIDTH 5
#define AVS_HW_MNTR_INTERRUPT_SW_MEASUREMENT_DONE_EN_REG 0x0301e08c
#define AVS_HW_MNTR_INTERRUPT_SW_MEASUREMENT_DONE_EN_REG__irq_en 0
#define AVS_HW_MNTR_LAST_MEASURED_SENSOR_REG 0x0301e090
#define AVS_HW_MNTR_LAST_MEASURED_SENSOR_REG__sensor_idx_R 0
#define AVS_HW_MNTR_LAST_MEASURED_SENSOR_REG__sensor_idx_WIDTH 8
#define AVS_HW_MNTR_AVS_INTERRUPT_FLAGS_REG 0x0301e094
#define AVS_HW_MNTR_AVS_INTERRUPT_FLAGS_REG__flag_on_R 0
#define AVS_HW_MNTR_AVS_INTERRUPT_FLAGS_REG__flag_on_WIDTH 4
#define AVS_HW_MNTR_AVS_INTERRUPT_FLAGS_CLEAR_REG 0x0301e098
#define AVS_HW_MNTR_AVS_INTERRUPT_FLAGS_CLEAR_REG__clear_R 0
#define AVS_HW_MNTR_AVS_INTERRUPT_FLAGS_CLEAR_REG__clear_WIDTH 4
#define AVS_HW_MNTR_REMOTE_SENSOR_TYPE_REG 0x0301e09c
#define AVS_HW_MNTR_REMOTE_SENSOR_TYPE_REG__remote_sensor_type_R 0
#define AVS_HW_MNTR_REMOTE_SENSOR_TYPE_REG__remote_sensor_type_WIDTH 5
#define AVS_HW_MNTR_AVS_REGISTERS_LOCKS_REG 0x0301e0ac
#define AVS_HW_MNTR_AVS_REGISTERS_LOCKS_REG__lock_R 0
#define AVS_HW_MNTR_AVS_REGISTERS_LOCKS_REG__lock_WIDTH 3
#define AVS_HW_MNTR_TEMPERATURE_RESET_ENABLE_REG 0x0301e0b0
#define AVS_HW_MNTR_TEMPERATURE_RESET_ENABLE_REG__reset_enable 0
#define AVS_HW_MNTR_TEMPERATURE_THRESHOLD_REG 0x0301e0b4
#define AVS_HW_MNTR_TEMPERATURE_THRESHOLD_REG__threshold_R 0
#define AVS_HW_MNTR_TEMPERATURE_THRESHOLD_REG__threshold_WIDTH 10
#define AVS_HW_MNTR_IDLE_STATE_0_CEN_ROSC_0_REG 0x0301e0b8
#define AVS_HW_MNTR_IDLE_STATE_0_CEN_ROSC_0_REG__cen_rosc_idle_state_0_R 0
#define AVS_HW_MNTR_IDLE_STATE_0_CEN_ROSC_0_REG__cen_rosc_idle_state_0_WIDTH 32
#define AVS_HW_MNTR_IDLE_STATE_0_CEN_ROSC_1_REG 0x0301e0bc
#define AVS_HW_MNTR_IDLE_STATE_0_CEN_ROSC_1_REG__cen_rosc_idle_state_0_R 0
#define AVS_HW_MNTR_IDLE_STATE_0_CEN_ROSC_1_REG__cen_rosc_idle_state_0_WIDTH 4
#define AVS_HW_MNTR_ADC_SETTLING_TIME_REG 0x0301e0c0
#define AVS_HW_MNTR_ADC_SETTLING_TIME_REG__samples_R 0
#define AVS_HW_MNTR_ADC_SETTLING_TIME_REG__samples_WIDTH 4
#define AVS_HW_MNTR_AVS_SPARE_0_REG 0x0301e0c4
#define AVS_HW_MNTR_AVS_SPARE_0_REG__spare_R 0
#define AVS_HW_MNTR_AVS_SPARE_0_REG__spare_WIDTH 32
#define AVS_HW_MNTR_AVS_SPARE_1_REG 0x0301e0c8
#define AVS_HW_MNTR_AVS_SPARE_1_REG__spare_R 0
#define AVS_HW_MNTR_AVS_SPARE_1_REG__spare_WIDTH 32
#define AVS_PVT_MNTR_CONFIG_PVT_MNTR_CTRL_REG 0x0301e100
#define AVS_PVT_MNTR_CONFIG_PVT_MNTR_CTRL_REG__pvtmon_ctrl_R 0
#define AVS_PVT_MNTR_CONFIG_PVT_MNTR_CTRL_REG__pvtmon_ctrl_WIDTH 19
#define AVS_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLE_REG 0x0301e108
#define AVS_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLE_REG__tp_mode_en 0
#define AVS_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLE_REG 0x0301e110
#define AVS_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLE_REG__code_program_en 0
#define AVS_PVT_MNTR_CONFIG_DAC_CODE_REG 0x0301e114
#define AVS_PVT_MNTR_CONFIG_DAC_CODE_REG__dac_code_R 0
#define AVS_PVT_MNTR_CONFIG_DAC_CODE_REG__dac_code_WIDTH 10
#define AVS_PVT_MNTR_CONFIG_MIN_DAC_CODE_REG 0x0301e118
#define AVS_PVT_MNTR_CONFIG_MIN_DAC_CODE_REG__min_dac_code_R 0
#define AVS_PVT_MNTR_CONFIG_MIN_DAC_CODE_REG__min_dac_code_WIDTH 10
#define AVS_PVT_MNTR_CONFIG_MAX_DAC_CODE_REG 0x0301e11c
#define AVS_PVT_MNTR_CONFIG_MAX_DAC_CODE_REG__max_dac_code_R 0
#define AVS_PVT_MNTR_CONFIG_MAX_DAC_CODE_REG__max_dac_code_WIDTH 10
#define AVS_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETB_REG 0x0301e120
#define AVS_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETB_REG__pvtmon_sw_resetb 0
#define AVS_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATOR_REG 0x0301e124
#define AVS_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATOR_REG__enable 8
#define AVS_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATOR_REG__over_drive 4
#define AVS_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATOR_REG__sram_type 1
#define AVS_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATOR_REG__process 0
#define AVS_RO_REGISTERS_0_PVT_TEMPERATURE_MNTR_STATUS_REG 0x0301e200
#define AVS_RO_REGISTERS_0_PVT_TEMPERATURE_MNTR_STATUS_REG__done 16
#define AVS_RO_REGISTERS_0_PVT_TEMPERATURE_MNTR_STATUS_REG__valid_data 10
#define AVS_RO_REGISTERS_0_PVT_TEMPERATURE_MNTR_STATUS_REG__data_R 0
#define AVS_RO_REGISTERS_0_PVT_TEMPERATURE_MNTR_STATUS_REG__data_WIDTH 10
#define AVS_RO_REGISTERS_0_PVT_0P85V_0_MNTR_STATUS_REG 0x0301e204
#define AVS_RO_REGISTERS_0_PVT_0P85V_0_MNTR_STATUS_REG__done 16
#define AVS_RO_REGISTERS_0_PVT_0P85V_0_MNTR_STATUS_REG__valid_data 10
#define AVS_RO_REGISTERS_0_PVT_0P85V_0_MNTR_STATUS_REG__data_R 0
#define AVS_RO_REGISTERS_0_PVT_0P85V_0_MNTR_STATUS_REG__data_WIDTH 10
#define AVS_RO_REGISTERS_0_PVT_0P85V_1_MNTR_STATUS_REG 0x0301e208
#define AVS_RO_REGISTERS_0_PVT_0P85V_1_MNTR_STATUS_REG__done 16
#define AVS_RO_REGISTERS_0_PVT_0P85V_1_MNTR_STATUS_REG__valid_data 10
#define AVS_RO_REGISTERS_0_PVT_0P85V_1_MNTR_STATUS_REG__data_R 0
#define AVS_RO_REGISTERS_0_PVT_0P85V_1_MNTR_STATUS_REG__data_WIDTH 10
#define AVS_RO_REGISTERS_0_PVT_1V_0_MNTR_STATUS_REG 0x0301e20c
#define AVS_RO_REGISTERS_0_PVT_1V_0_MNTR_STATUS_REG__done 16
#define AVS_RO_REGISTERS_0_PVT_1V_0_MNTR_STATUS_REG__valid_data 10
#define AVS_RO_REGISTERS_0_PVT_1V_0_MNTR_STATUS_REG__data_R 0
#define AVS_RO_REGISTERS_0_PVT_1V_0_MNTR_STATUS_REG__data_WIDTH 10
#define AVS_RO_REGISTERS_0_PVT_1V_1_MNTR_STATUS_REG 0x0301e210
#define AVS_RO_REGISTERS_0_PVT_1V_1_MNTR_STATUS_REG__done 16
#define AVS_RO_REGISTERS_0_PVT_1V_1_MNTR_STATUS_REG__valid_data 10
#define AVS_RO_REGISTERS_0_PVT_1V_1_MNTR_STATUS_REG__data_R 0
#define AVS_RO_REGISTERS_0_PVT_1V_1_MNTR_STATUS_REG__data_WIDTH 10
#define AVS_RO_REGISTERS_0_PVT_1p8V_MNTR_STATUS_REG 0x0301e214
#define AVS_RO_REGISTERS_0_PVT_1p8V_MNTR_STATUS_REG__done 16
#define AVS_RO_REGISTERS_0_PVT_1p8V_MNTR_STATUS_REG__valid_data 10
#define AVS_RO_REGISTERS_0_PVT_1p8V_MNTR_STATUS_REG__data_R 0
#define AVS_RO_REGISTERS_0_PVT_1p8V_MNTR_STATUS_REG__data_WIDTH 10
#define AVS_RO_REGISTERS_0_PVT_3p3V_MNTR_STATUS_REG 0x0301e218
#define AVS_RO_REGISTERS_0_PVT_3p3V_MNTR_STATUS_REG__done 16
#define AVS_RO_REGISTERS_0_PVT_3p3V_MNTR_STATUS_REG__valid_data 10
#define AVS_RO_REGISTERS_0_PVT_3p3V_MNTR_STATUS_REG__data_R 0
#define AVS_RO_REGISTERS_0_PVT_3p3V_MNTR_STATUS_REG__data_WIDTH 10
#define AVS_RO_REGISTERS_0_PVT_TESTMODE_MNTR_STATUS_REG 0x0301e21c
#define AVS_RO_REGISTERS_0_PVT_TESTMODE_MNTR_STATUS_REG__done 16
#define AVS_RO_REGISTERS_0_PVT_TESTMODE_MNTR_STATUS_REG__valid_data 10
#define AVS_RO_REGISTERS_0_PVT_TESTMODE_MNTR_STATUS_REG__data_R 0
#define AVS_RO_REGISTERS_0_PVT_TESTMODE_MNTR_STATUS_REG__data_WIDTH 10
#define AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_0_REG 0x0301e220
#define AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_0_REG__valid 16
#define AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_0_REG__data_R 0
#define AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_0_REG__data_WIDTH 15
#define AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_1_REG 0x0301e224
#define AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_2_REG 0x0301e228
#define AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_3_REG 0x0301e22c
#define AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_4_REG 0x0301e230
#define AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_5_REG 0x0301e234
#define AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_6_REG 0x0301e238
#define AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_7_REG 0x0301e23c
#define AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_8_REG 0x0301e240
#define AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_9_REG 0x0301e244
#define AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_10_REG 0x0301e248
#define AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_11_REG 0x0301e24c
#define AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_12_REG 0x0301e250
#define AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_13_REG 0x0301e254
#define AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_14_REG 0x0301e258
#define AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_15_REG 0x0301e25c
#define AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_16_REG 0x0301e260
#define AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_17_REG 0x0301e264
#define AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_18_REG 0x0301e268
#define AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_19_REG 0x0301e26c
#define AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_20_REG 0x0301e270
#define AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_21_REG 0x0301e274
#define AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_22_REG 0x0301e278
#define AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_23_REG 0x0301e27c
#define AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_24_REG 0x0301e280
#define AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_25_REG 0x0301e284
#define AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_26_REG 0x0301e288
#define AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_27_REG 0x0301e28c
#define AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_28_REG 0x0301e290
#define AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_29_REG 0x0301e294
#define AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_30_REG 0x0301e298
#define AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_31_REG 0x0301e29c
#define AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_32_REG 0x0301e2a0
#define AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_33_REG 0x0301e2a4
#define AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_34_REG 0x0301e2a8
#define AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_35_REG 0x0301e2ac
#define AVS_RO_REGISTERS_0_CEN_ROSC_ALL_IDL_HI_LOW_ROSCS_REG 0x0301e2e0
#define AVS_RO_REGISTERS_0_CEN_ROSC_ALL_IDL_HI_LOW_ROSCS_REG__all_idl_hi_oscs 1
#define AVS_RO_REGISTERS_0_CEN_ROSC_ALL_IDL_HI_LOW_ROSCS_REG__all_idl_low_oscs 0
#define AVS_RO_REGISTERS_1_POW_WDOG_FAILURE_STATUS_REG 0x0301e300
#define AVS_RO_REGISTERS_1_POW_WDOG_FAILURE_STATUS_REG__valid 16
#define AVS_RO_REGISTERS_1_POW_WDOG_FAILURE_STATUS_REG__failure_counts_R 0
#define AVS_RO_REGISTERS_1_POW_WDOG_FAILURE_STATUS_REG__failure_counts_WIDTH 16
#define AVS_RO_REGISTERS_1_INTERRUPT_STATUS_FAULTY_POW_WDOG_REG 0x0301e304
#define AVS_RO_REGISTERS_1_INTERRUPT_STATUS_FAULTY_POW_WDOG_REG__good_R 0
#define AVS_RO_REGISTERS_1_INTERRUPT_STATUS_FAULTY_POW_WDOG_REG__good_WIDTH 5
#define AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_0_REG 0x0301e320
#define AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_0_REG__valid 16
#define AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_0_REG__data_R 0
#define AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_0_REG__data_WIDTH 13
#define AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_1_REG 0x0301e324
#define AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_1_REG__valid 16
#define AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_1_REG__data_R 0
#define AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_1_REG__data_WIDTH 13
#define AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_2_REG 0x0301e328
#define AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_2_REG__valid 16
#define AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_2_REG__data_R 0
#define AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_2_REG__data_WIDTH 13
#define AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_3_REG 0x0301e32c
#define AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_3_REG__valid 16
#define AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_3_REG__data_R 0
#define AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_3_REG__data_WIDTH 13
#define AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_4_REG 0x0301e330
#define AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_4_REG__valid 16
#define AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_4_REG__data_R 0
#define AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_4_REG__data_WIDTH 13
#define AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_5_REG 0x0301e334
#define AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_5_REG__valid 16
#define AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_5_REG__data_R 0
#define AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_5_REG__data_WIDTH 13
#define AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_6_REG 0x0301e338
#define AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_6_REG__valid 16
#define AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_6_REG__data_R 0
#define AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_6_REG__data_WIDTH 13
#define AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_7_REG 0x0301e33c
#define AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_7_REG__valid 16
#define AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_7_REG__data_R 0
#define AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_7_REG__data_WIDTH 13
#define AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_8_REG 0x0301e340
#define AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_8_REG__valid 16
#define AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_8_REG__data_R 0
#define AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_8_REG__data_WIDTH 13
#define AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_9_REG 0x0301e344
#define AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_9_REG__valid 16
#define AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_9_REG__data_R 0
#define AVS_RO_REGISTERS_1_RMT_ROSC_STATUS_9_REG__data_WIDTH 13
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_0_REG 0x0301e400
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_0_REG__threshold_R 0
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_0_REG__threshold_WIDTH 15
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_1_REG 0x0301e404
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_2_REG 0x0301e408
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_3_REG 0x0301e40c
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_4_REG 0x0301e410
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_5_REG 0x0301e414
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_6_REG 0x0301e418
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_7_REG 0x0301e41c
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_8_REG 0x0301e420
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_9_REG 0x0301e424
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_10_REG 0x0301e428
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_11_REG 0x0301e42c
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_12_REG 0x0301e430
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_13_REG 0x0301e434
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_14_REG 0x0301e438
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_15_REG 0x0301e43c
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_16_REG 0x0301e440
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_17_REG 0x0301e444
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_18_REG 0x0301e448
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_19_REG 0x0301e44c
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_20_REG 0x0301e450
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_21_REG 0x0301e454
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_22_REG 0x0301e458
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_23_REG 0x0301e45c
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_24_REG 0x0301e460
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_25_REG 0x0301e464
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_26_REG 0x0301e468
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_27_REG 0x0301e46c
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_28_REG 0x0301e470
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_29_REG 0x0301e474
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_30_REG 0x0301e478
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_31_REG 0x0301e47c
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_32_REG 0x0301e480
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_33_REG 0x0301e484
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_34_REG 0x0301e488
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSC_35_REG 0x0301e48c
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GH_REG 0x0301e4c0
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GH_REG__threshold_R 0
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GH_REG__threshold_WIDTH 13
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GS_REG 0x0301e4c4
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GS_REG__threshold_R 0
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GS_REG__threshold_WIDTH 13
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8H_REG 0x0301e4c8
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8H_REG__threshold_R 0
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8H_REG__threshold_WIDTH 13
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8S_REG 0x0301e4cc
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8S_REG__threshold_R 0
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8S_REG__threshold_WIDTH 13
#define AVS_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_0_REG 0x0301e4d0
#define AVS_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_0_REG__irq_en_R 0
#define AVS_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_0_REG__irq_en_WIDTH 32
#define AVS_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_1_REG 0x0301e4d4
#define AVS_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_1_REG__irq_en_R 0
#define AVS_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_1_REG__irq_en_WIDTH 4
#define AVS_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_0_REG 0x0301e4d8
#define AVS_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_0_REG__irq_en_R 0
#define AVS_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_0_REG__irq_en_WIDTH 10
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_DIRECTION_REG 0x0301e4f8
#define AVS_ROSC_THRESHOLD_1_THRESHOLD1_DIRECTION_REG__test_mode 0
#define AVS_ROSC_THRESHOLD_1_INTERRUPT_STATUS_THRESHOLD1_FAULTY_SENSOR_REG 0x0301e4fc
#define AVS_ROSC_THRESHOLD_1_INTERRUPT_STATUS_THRESHOLD1_FAULTY_SENSOR_REG__sensor_idx_R 0
#define AVS_ROSC_THRESHOLD_1_INTERRUPT_STATUS_THRESHOLD1_FAULTY_SENSOR_REG__sensor_idx_WIDTH 8
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_0_REG 0x0301e600
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_0_REG__threshold_R 0
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_0_REG__threshold_WIDTH 15
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_1_REG 0x0301e604
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_2_REG 0x0301e608
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_3_REG 0x0301e60c
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_4_REG 0x0301e610
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_5_REG 0x0301e614
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_6_REG 0x0301e618
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_7_REG 0x0301e61c
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_8_REG 0x0301e620
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_9_REG 0x0301e624
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_10_REG 0x0301e628
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_11_REG 0x0301e62c
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_12_REG 0x0301e630
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_13_REG 0x0301e634
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_14_REG 0x0301e638
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_15_REG 0x0301e63c
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_16_REG 0x0301e640
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_17_REG 0x0301e644
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_18_REG 0x0301e648
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_19_REG 0x0301e64c
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_20_REG 0x0301e650
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_21_REG 0x0301e654
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_22_REG 0x0301e658
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_23_REG 0x0301e65c
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_24_REG 0x0301e660
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_25_REG 0x0301e664
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_26_REG 0x0301e668
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_27_REG 0x0301e66c
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_28_REG 0x0301e670
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_29_REG 0x0301e674
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_30_REG 0x0301e678
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_31_REG 0x0301e67c
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_32_REG 0x0301e680
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_33_REG 0x0301e684
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_34_REG 0x0301e688
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSC_35_REG 0x0301e68c
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GH_REG 0x0301e6c0
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GH_REG__threshold_R 0
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GH_REG__threshold_WIDTH 13
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GS_REG 0x0301e6c4
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GS_REG__threshold_R 0
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GS_REG__threshold_WIDTH 13
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8H_REG 0x0301e6c8
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8H_REG__threshold_R 0
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8H_REG__threshold_WIDTH 13
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8S_REG 0x0301e6cc
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8S_REG__threshold_R 0
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8S_REG__threshold_WIDTH 13
#define AVS_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_0_REG 0x0301e6d0
#define AVS_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_0_REG__irq_en_R 0
#define AVS_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_0_REG__irq_en_WIDTH 32
#define AVS_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_1_REG 0x0301e6d4
#define AVS_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_1_REG__irq_en_R 0
#define AVS_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_1_REG__irq_en_WIDTH 4
#define AVS_ROSC_THRESHOLD_2_RMT_ROSC_THRESHOLD2_EN_0_REG 0x0301e6d8
#define AVS_ROSC_THRESHOLD_2_RMT_ROSC_THRESHOLD2_EN_0_REG__irq_en_R 0
#define AVS_ROSC_THRESHOLD_2_RMT_ROSC_THRESHOLD2_EN_0_REG__irq_en_WIDTH 10
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_DIRECTION_REG 0x0301e6f8
#define AVS_ROSC_THRESHOLD_2_THRESHOLD2_DIRECTION_REG__test_mode 0
#define AVS_ROSC_THRESHOLD_2_INTERRUPT_STATUS_THRESHOLD2_FAULTY_SENSOR_REG 0x0301e6fc
#define AVS_ROSC_THRESHOLD_2_INTERRUPT_STATUS_THRESHOLD2_FAULTY_SENSOR_REG__sensor_idx_R 0
#define AVS_ROSC_THRESHOLD_2_INTERRUPT_STATUS_THRESHOLD2_FAULTY_SENSOR_REG__sensor_idx_WIDTH 8
#define AVS_PMB_S_000_BPCM_ID_REG 0x0301e800
#define AVS_PMB_S_000_BPCM_ID_REG__SW_strap_R 16
#define AVS_PMB_S_000_BPCM_ID_REG__SW_strap_WIDTH 16
#define AVS_PMB_S_000_BPCM_ID_REG__HW_revision_R 8
#define AVS_PMB_S_000_BPCM_ID_REG__HW_revision_WIDTH 8
#define AVS_PMB_S_000_BPCM_ID_REG__PMB_ADDR_R 0
#define AVS_PMB_S_000_BPCM_ID_REG__PMB_ADDR_WIDTH 8
#define AVS_PMB_S_000_BPCM_CAPABILITY_REG 0x0301e804
#define AVS_PMB_S_000_BPCM_CAPABILITY_REG__Number_of_zones_R 0
#define AVS_PMB_S_000_BPCM_CAPABILITY_REG__Number_of_zones_WIDTH 8
#define AVS_PMB_S_000_BPCM_CONTROL_REG 0x0301e808
#define AVS_PMB_S_000_BPCM_CONTROL_REG__reserved_for_eco_R 0
#define AVS_PMB_S_000_BPCM_CONTROL_REG__reserved_for_eco_WIDTH 32
#define AVS_PMB_S_000_BPCM_STATUS_REG 0x0301e80c
#define AVS_PMB_S_000_BPCM_STATUS_REG__PWD_Alert 0
#define AVS_PMB_S_000_AVS_ROSC_CONTROL_REG 0x0301e810
#define AVS_PMB_S_000_AVS_ROSC_CONTROL_REG__Test_interval_R 16
#define AVS_PMB_S_000_AVS_ROSC_CONTROL_REG__Test_interval_WIDTH 16
#define AVS_PMB_S_000_AVS_ROSC_CONTROL_REG__ALERT_H 15
#define AVS_PMB_S_000_AVS_ROSC_CONTROL_REG__VALID_H 14
#define AVS_PMB_S_000_AVS_ROSC_CONTROL_REG__ALERT_S 13
#define AVS_PMB_S_000_AVS_ROSC_CONTROL_REG__VALID_S 12
#define AVS_PMB_S_000_AVS_ROSC_CONTROL_REG__reserved_for_eco_R 8
#define AVS_PMB_S_000_AVS_ROSC_CONTROL_REG__reserved_for_eco_WIDTH 4
#define AVS_PMB_S_000_AVS_ROSC_CONTROL_REG__CONTINUOUS_H 7
#define AVS_PMB_S_000_AVS_ROSC_CONTROL_REG__CONTINUOUS_S 6
#define AVS_PMB_S_000_AVS_ROSC_CONTROL_REG__THRSH_EN_H 5
#define AVS_PMB_S_000_AVS_ROSC_CONTROL_REG__THRSH_EN_S 4
#define AVS_PMB_S_000_AVS_ROSC_CONTROL_REG__ECTR_EN_H 3
#define AVS_PMB_S_000_AVS_ROSC_CONTROL_REG__ECTR_EN_S 2
#define AVS_PMB_S_000_AVS_ROSC_CONTROL_REG__RO_EN_H 1
#define AVS_PMB_S_000_AVS_ROSC_CONTROL_REG__RO_EN_S 0
#define AVS_PMB_S_000_AVS_ROSC_H_THRESHOLD_REG 0x0301e814
#define AVS_PMB_S_000_AVS_ROSC_H_THRESHOLD_REG__THRESH_HI_R 16
#define AVS_PMB_S_000_AVS_ROSC_H_THRESHOLD_REG__THRESH_HI_WIDTH 16
#define AVS_PMB_S_000_AVS_ROSC_H_THRESHOLD_REG__THRESH_LO_R 0
#define AVS_PMB_S_000_AVS_ROSC_H_THRESHOLD_REG__THRESH_LO_WIDTH 16
#define AVS_PMB_S_000_AVS_ROSC_S_THRESHOLD_REG 0x0301e818
#define AVS_PMB_S_000_AVS_ROSC_S_THRESHOLD_REG__THRESH_HI_R 16
#define AVS_PMB_S_000_AVS_ROSC_S_THRESHOLD_REG__THRESH_HI_WIDTH 16
#define AVS_PMB_S_000_AVS_ROSC_S_THRESHOLD_REG__THRESH_LO_R 0
#define AVS_PMB_S_000_AVS_ROSC_S_THRESHOLD_REG__THRESH_LO_WIDTH 16
#define AVS_PMB_S_000_AVS_ROSC_COUNT_REG 0x0301e81c
#define AVS_PMB_S_000_AVS_ROSC_COUNT_REG__COUNT_H_R 16
#define AVS_PMB_S_000_AVS_ROSC_COUNT_REG__COUNT_H_WIDTH 16
#define AVS_PMB_S_000_AVS_ROSC_COUNT_REG__COUNT_S_R 0
#define AVS_PMB_S_000_AVS_ROSC_COUNT_REG__COUNT_S_WIDTH 16
#define AVS_PMB_S_000_AVS_PWD_CONTROL_REG 0x0301e820
#define AVS_PMB_S_000_AVS_PWD_CONTROL_REG__reserved_for_eco_R 30
#define AVS_PMB_S_000_AVS_PWD_CONTROL_REG__reserved_for_eco_WIDTH 2
#define AVS_PMB_S_000_AVS_PWD_CONTROL_REG__CLRCFG_R 27
#define AVS_PMB_S_000_AVS_PWD_CONTROL_REG__CLRCFG_WIDTH 3
#define AVS_PMB_S_000_AVS_PWD_CONTROL_REG__RSEL_R 24
#define AVS_PMB_S_000_AVS_PWD_CONTROL_REG__RSEL_WIDTH 3
#define AVS_PMB_S_000_AVS_PWD_CONTROL_REG__CGFG_R 16
#define AVS_PMB_S_000_AVS_PWD_CONTROL_REG__CGFG_WIDTH 8
#define AVS_PMB_S_000_AVS_PWD_CONTROL_REG__ALERT 15
#define AVS_PMB_S_000_AVS_PWD_CONTROL_REG__PWD_TST_STROBE 9
#define AVS_PMB_S_000_AVS_PWD_CONTROL_REG__PWD_TM_EN 8
#define AVS_PMB_S_000_AVS_PWD_CONTROL_REG__START_R 2
#define AVS_PMB_S_000_AVS_PWD_CONTROL_REG__START_WIDTH 6
#define AVS_PMB_S_000_AVS_PWD_CONTROL_REG__PWD_ALERT_SEL 1
#define AVS_PMB_S_000_AVS_PWD_CONTROL_REG__PWD_EN 0
#define AVS_PMB_S_000_AVS_PWD_ACC_CONTROL_REG 0x0301e824
#define AVS_PMB_S_000_AVS_PWD_ACC_CONTROL_REG__DONE 27
#define AVS_PMB_S_000_AVS_PWD_ACC_CONTROL_REG__GOOD_WAS_LOW 26
#define AVS_PMB_S_000_AVS_PWD_ACC_CONTROL_REG__SUM_GOOD_R 16
#define AVS_PMB_S_000_AVS_PWD_ACC_CONTROL_REG__SUM_GOOD_WIDTH 10
#define AVS_PMB_S_000_AVS_PWD_ACC_CONTROL_REG__SKIP_R 3
#define AVS_PMB_S_000_AVS_PWD_ACC_CONTROL_REG__SKIP_WIDTH 2
#define AVS_PMB_S_000_AVS_PWD_ACC_CONTROL_REG__SKIP_START_R 1
#define AVS_PMB_S_000_AVS_PWD_ACC_CONTROL_REG__SKIP_START_WIDTH 2
#define AVS_PMB_S_000_AVS_PWD_ACC_CONTROL_REG__RUN 0
#define AVS_PMB_S_001_BPCM_ID_REG 0x0301e840
#define AVS_PMB_S_001_BPCM_ID_REG__SW_strap_R 16
#define AVS_PMB_S_001_BPCM_ID_REG__SW_strap_WIDTH 16
#define AVS_PMB_S_001_BPCM_ID_REG__HW_revision_R 8
#define AVS_PMB_S_001_BPCM_ID_REG__HW_revision_WIDTH 8
#define AVS_PMB_S_001_BPCM_ID_REG__PMB_ADDR_R 0
#define AVS_PMB_S_001_BPCM_ID_REG__PMB_ADDR_WIDTH 8
#define AVS_PMB_S_001_BPCM_CAPABILITY_REG 0x0301e844
#define AVS_PMB_S_001_BPCM_CAPABILITY_REG__Number_of_zones_R 0
#define AVS_PMB_S_001_BPCM_CAPABILITY_REG__Number_of_zones_WIDTH 8
#define AVS_PMB_S_001_BPCM_CONTROL_REG 0x0301e848
#define AVS_PMB_S_001_BPCM_CONTROL_REG__reserved_for_eco_R 0
#define AVS_PMB_S_001_BPCM_CONTROL_REG__reserved_for_eco_WIDTH 32
#define AVS_PMB_S_001_BPCM_STATUS_REG 0x0301e84c
#define AVS_PMB_S_001_BPCM_STATUS_REG__PWD_Alert 0
#define AVS_PMB_S_001_AVS_ROSC_CONTROL_REG 0x0301e850
#define AVS_PMB_S_001_AVS_ROSC_CONTROL_REG__Test_interval_R 16
#define AVS_PMB_S_001_AVS_ROSC_CONTROL_REG__Test_interval_WIDTH 16
#define AVS_PMB_S_001_AVS_ROSC_CONTROL_REG__ALERT_H 15
#define AVS_PMB_S_001_AVS_ROSC_CONTROL_REG__VALID_H 14
#define AVS_PMB_S_001_AVS_ROSC_CONTROL_REG__ALERT_S 13
#define AVS_PMB_S_001_AVS_ROSC_CONTROL_REG__VALID_S 12
#define AVS_PMB_S_001_AVS_ROSC_CONTROL_REG__reserved_for_eco_R 8
#define AVS_PMB_S_001_AVS_ROSC_CONTROL_REG__reserved_for_eco_WIDTH 4
#define AVS_PMB_S_001_AVS_ROSC_CONTROL_REG__CONTINUOUS_H 7
#define AVS_PMB_S_001_AVS_ROSC_CONTROL_REG__CONTINUOUS_S 6
#define AVS_PMB_S_001_AVS_ROSC_CONTROL_REG__THRSH_EN_H 5
#define AVS_PMB_S_001_AVS_ROSC_CONTROL_REG__THRSH_EN_S 4
#define AVS_PMB_S_001_AVS_ROSC_CONTROL_REG__ECTR_EN_H 3
#define AVS_PMB_S_001_AVS_ROSC_CONTROL_REG__ECTR_EN_S 2
#define AVS_PMB_S_001_AVS_ROSC_CONTROL_REG__RO_EN_H 1
#define AVS_PMB_S_001_AVS_ROSC_CONTROL_REG__RO_EN_S 0
#define AVS_PMB_S_001_AVS_ROSC_H_THRESHOLD_REG 0x0301e854
#define AVS_PMB_S_001_AVS_ROSC_H_THRESHOLD_REG__THRESH_HI_R 16
#define AVS_PMB_S_001_AVS_ROSC_H_THRESHOLD_REG__THRESH_HI_WIDTH 16
#define AVS_PMB_S_001_AVS_ROSC_H_THRESHOLD_REG__THRESH_LO_R 0
#define AVS_PMB_S_001_AVS_ROSC_H_THRESHOLD_REG__THRESH_LO_WIDTH 16
#define AVS_PMB_S_001_AVS_ROSC_S_THRESHOLD_REG 0x0301e858
#define AVS_PMB_S_001_AVS_ROSC_S_THRESHOLD_REG__THRESH_HI_R 16
#define AVS_PMB_S_001_AVS_ROSC_S_THRESHOLD_REG__THRESH_HI_WIDTH 16
#define AVS_PMB_S_001_AVS_ROSC_S_THRESHOLD_REG__THRESH_LO_R 0
#define AVS_PMB_S_001_AVS_ROSC_S_THRESHOLD_REG__THRESH_LO_WIDTH 16
#define AVS_PMB_S_001_AVS_ROSC_COUNT_REG 0x0301e85c
#define AVS_PMB_S_001_AVS_ROSC_COUNT_REG__COUNT_H_R 16
#define AVS_PMB_S_001_AVS_ROSC_COUNT_REG__COUNT_H_WIDTH 16
#define AVS_PMB_S_001_AVS_ROSC_COUNT_REG__COUNT_S_R 0
#define AVS_PMB_S_001_AVS_ROSC_COUNT_REG__COUNT_S_WIDTH 16
#define AVS_PMB_S_001_AVS_PWD_CONTROL_REG 0x0301e860
#define AVS_PMB_S_001_AVS_PWD_CONTROL_REG__reserved_for_eco_R 30
#define AVS_PMB_S_001_AVS_PWD_CONTROL_REG__reserved_for_eco_WIDTH 2
#define AVS_PMB_S_001_AVS_PWD_CONTROL_REG__CLRCFG_R 27
#define AVS_PMB_S_001_AVS_PWD_CONTROL_REG__CLRCFG_WIDTH 3
#define AVS_PMB_S_001_AVS_PWD_CONTROL_REG__RSEL_R 24
#define AVS_PMB_S_001_AVS_PWD_CONTROL_REG__RSEL_WIDTH 3
#define AVS_PMB_S_001_AVS_PWD_CONTROL_REG__CGFG_R 16
#define AVS_PMB_S_001_AVS_PWD_CONTROL_REG__CGFG_WIDTH 8
#define AVS_PMB_S_001_AVS_PWD_CONTROL_REG__ALERT 15
#define AVS_PMB_S_001_AVS_PWD_CONTROL_REG__PWD_TST_STROBE 9
#define AVS_PMB_S_001_AVS_PWD_CONTROL_REG__PWD_TM_EN 8
#define AVS_PMB_S_001_AVS_PWD_CONTROL_REG__START_R 2
#define AVS_PMB_S_001_AVS_PWD_CONTROL_REG__START_WIDTH 6
#define AVS_PMB_S_001_AVS_PWD_CONTROL_REG__PWD_ALERT_SEL 1
#define AVS_PMB_S_001_AVS_PWD_CONTROL_REG__PWD_EN 0
#define AVS_PMB_S_001_AVS_PWD_ACC_CONTROL_REG 0x0301e864
#define AVS_PMB_S_001_AVS_PWD_ACC_CONTROL_REG__DONE 27
#define AVS_PMB_S_001_AVS_PWD_ACC_CONTROL_REG__GOOD_WAS_LOW 26
#define AVS_PMB_S_001_AVS_PWD_ACC_CONTROL_REG__SUM_GOOD_R 16
#define AVS_PMB_S_001_AVS_PWD_ACC_CONTROL_REG__SUM_GOOD_WIDTH 10
#define AVS_PMB_S_001_AVS_PWD_ACC_CONTROL_REG__SKIP_R 3
#define AVS_PMB_S_001_AVS_PWD_ACC_CONTROL_REG__SKIP_WIDTH 2
#define AVS_PMB_S_001_AVS_PWD_ACC_CONTROL_REG__SKIP_START_R 1
#define AVS_PMB_S_001_AVS_PWD_ACC_CONTROL_REG__SKIP_START_WIDTH 2
#define AVS_PMB_S_001_AVS_PWD_ACC_CONTROL_REG__RUN 0
#define AVS_PMB_S_002_BPCM_ID_REG 0x0301e880
#define AVS_PMB_S_002_BPCM_ID_REG__SW_strap_R 16
#define AVS_PMB_S_002_BPCM_ID_REG__SW_strap_WIDTH 16
#define AVS_PMB_S_002_BPCM_ID_REG__HW_revision_R 8
#define AVS_PMB_S_002_BPCM_ID_REG__HW_revision_WIDTH 8
#define AVS_PMB_S_002_BPCM_ID_REG__PMB_ADDR_R 0
#define AVS_PMB_S_002_BPCM_ID_REG__PMB_ADDR_WIDTH 8
#define AVS_PMB_S_002_BPCM_CAPABILITY_REG 0x0301e884
#define AVS_PMB_S_002_BPCM_CAPABILITY_REG__Number_of_zones_R 0
#define AVS_PMB_S_002_BPCM_CAPABILITY_REG__Number_of_zones_WIDTH 8
#define AVS_PMB_S_002_BPCM_CONTROL_REG 0x0301e888
#define AVS_PMB_S_002_BPCM_CONTROL_REG__reserved_for_eco_R 0
#define AVS_PMB_S_002_BPCM_CONTROL_REG__reserved_for_eco_WIDTH 32
#define AVS_PMB_S_002_BPCM_STATUS_REG 0x0301e88c
#define AVS_PMB_S_002_BPCM_STATUS_REG__PWD_Alert 0
#define AVS_PMB_S_002_AVS_ROSC_CONTROL_REG 0x0301e890
#define AVS_PMB_S_002_AVS_ROSC_CONTROL_REG__Test_interval_R 16
#define AVS_PMB_S_002_AVS_ROSC_CONTROL_REG__Test_interval_WIDTH 16
#define AVS_PMB_S_002_AVS_ROSC_CONTROL_REG__ALERT_H 15
#define AVS_PMB_S_002_AVS_ROSC_CONTROL_REG__VALID_H 14
#define AVS_PMB_S_002_AVS_ROSC_CONTROL_REG__ALERT_S 13
#define AVS_PMB_S_002_AVS_ROSC_CONTROL_REG__VALID_S 12
#define AVS_PMB_S_002_AVS_ROSC_CONTROL_REG__reserved_for_eco_R 8
#define AVS_PMB_S_002_AVS_ROSC_CONTROL_REG__reserved_for_eco_WIDTH 4
#define AVS_PMB_S_002_AVS_ROSC_CONTROL_REG__CONTINUOUS_H 7
#define AVS_PMB_S_002_AVS_ROSC_CONTROL_REG__CONTINUOUS_S 6
#define AVS_PMB_S_002_AVS_ROSC_CONTROL_REG__THRSH_EN_H 5
#define AVS_PMB_S_002_AVS_ROSC_CONTROL_REG__THRSH_EN_S 4
#define AVS_PMB_S_002_AVS_ROSC_CONTROL_REG__ECTR_EN_H 3
#define AVS_PMB_S_002_AVS_ROSC_CONTROL_REG__ECTR_EN_S 2
#define AVS_PMB_S_002_AVS_ROSC_CONTROL_REG__RO_EN_H 1
#define AVS_PMB_S_002_AVS_ROSC_CONTROL_REG__RO_EN_S 0
#define AVS_PMB_S_002_AVS_ROSC_H_THRESHOLD_REG 0x0301e894
#define AVS_PMB_S_002_AVS_ROSC_H_THRESHOLD_REG__THRESH_HI_R 16
#define AVS_PMB_S_002_AVS_ROSC_H_THRESHOLD_REG__THRESH_HI_WIDTH 16
#define AVS_PMB_S_002_AVS_ROSC_H_THRESHOLD_REG__THRESH_LO_R 0
#define AVS_PMB_S_002_AVS_ROSC_H_THRESHOLD_REG__THRESH_LO_WIDTH 16
#define AVS_PMB_S_002_AVS_ROSC_S_THRESHOLD_REG 0x0301e898
#define AVS_PMB_S_002_AVS_ROSC_S_THRESHOLD_REG__THRESH_HI_R 16
#define AVS_PMB_S_002_AVS_ROSC_S_THRESHOLD_REG__THRESH_HI_WIDTH 16
#define AVS_PMB_S_002_AVS_ROSC_S_THRESHOLD_REG__THRESH_LO_R 0
#define AVS_PMB_S_002_AVS_ROSC_S_THRESHOLD_REG__THRESH_LO_WIDTH 16
#define AVS_PMB_S_002_AVS_ROSC_COUNT_REG 0x0301e89c
#define AVS_PMB_S_002_AVS_ROSC_COUNT_REG__COUNT_H_R 16
#define AVS_PMB_S_002_AVS_ROSC_COUNT_REG__COUNT_H_WIDTH 16
#define AVS_PMB_S_002_AVS_ROSC_COUNT_REG__COUNT_S_R 0
#define AVS_PMB_S_002_AVS_ROSC_COUNT_REG__COUNT_S_WIDTH 16
#define AVS_PMB_S_002_AVS_PWD_CONTROL_REG 0x0301e8a0
#define AVS_PMB_S_002_AVS_PWD_CONTROL_REG__reserved_for_eco_R 30
#define AVS_PMB_S_002_AVS_PWD_CONTROL_REG__reserved_for_eco_WIDTH 2
#define AVS_PMB_S_002_AVS_PWD_CONTROL_REG__CLRCFG_R 27
#define AVS_PMB_S_002_AVS_PWD_CONTROL_REG__CLRCFG_WIDTH 3
#define AVS_PMB_S_002_AVS_PWD_CONTROL_REG__RSEL_R 24
#define AVS_PMB_S_002_AVS_PWD_CONTROL_REG__RSEL_WIDTH 3
#define AVS_PMB_S_002_AVS_PWD_CONTROL_REG__CGFG_R 16
#define AVS_PMB_S_002_AVS_PWD_CONTROL_REG__CGFG_WIDTH 8
#define AVS_PMB_S_002_AVS_PWD_CONTROL_REG__ALERT 15
#define AVS_PMB_S_002_AVS_PWD_CONTROL_REG__PWD_TST_STROBE 9
#define AVS_PMB_S_002_AVS_PWD_CONTROL_REG__PWD_TM_EN 8
#define AVS_PMB_S_002_AVS_PWD_CONTROL_REG__START_R 2
#define AVS_PMB_S_002_AVS_PWD_CONTROL_REG__START_WIDTH 6
#define AVS_PMB_S_002_AVS_PWD_CONTROL_REG__PWD_ALERT_SEL 1
#define AVS_PMB_S_002_AVS_PWD_CONTROL_REG__PWD_EN 0
#define AVS_PMB_S_002_AVS_PWD_ACC_CONTROL_REG 0x0301e8a4
#define AVS_PMB_S_002_AVS_PWD_ACC_CONTROL_REG__DONE 27
#define AVS_PMB_S_002_AVS_PWD_ACC_CONTROL_REG__GOOD_WAS_LOW 26
#define AVS_PMB_S_002_AVS_PWD_ACC_CONTROL_REG__SUM_GOOD_R 16
#define AVS_PMB_S_002_AVS_PWD_ACC_CONTROL_REG__SUM_GOOD_WIDTH 10
#define AVS_PMB_S_002_AVS_PWD_ACC_CONTROL_REG__SKIP_R 3
#define AVS_PMB_S_002_AVS_PWD_ACC_CONTROL_REG__SKIP_WIDTH 2
#define AVS_PMB_S_002_AVS_PWD_ACC_CONTROL_REG__SKIP_START_R 1
#define AVS_PMB_S_002_AVS_PWD_ACC_CONTROL_REG__SKIP_START_WIDTH 2
#define AVS_PMB_S_002_AVS_PWD_ACC_CONTROL_REG__RUN 0
#define AVS_PMB_S_003_BPCM_ID_REG 0x0301e8c0
#define AVS_PMB_S_003_BPCM_ID_REG__SW_strap_R 16
#define AVS_PMB_S_003_BPCM_ID_REG__SW_strap_WIDTH 16
#define AVS_PMB_S_003_BPCM_ID_REG__HW_revision_R 8
#define AVS_PMB_S_003_BPCM_ID_REG__HW_revision_WIDTH 8
#define AVS_PMB_S_003_BPCM_ID_REG__PMB_ADDR_R 0
#define AVS_PMB_S_003_BPCM_ID_REG__PMB_ADDR_WIDTH 8
#define AVS_PMB_S_003_BPCM_CAPABILITY_REG 0x0301e8c4
#define AVS_PMB_S_003_BPCM_CAPABILITY_REG__Number_of_zones_R 0
#define AVS_PMB_S_003_BPCM_CAPABILITY_REG__Number_of_zones_WIDTH 8
#define AVS_PMB_S_003_BPCM_CONTROL_REG 0x0301e8c8
#define AVS_PMB_S_003_BPCM_CONTROL_REG__reserved_for_eco_R 0
#define AVS_PMB_S_003_BPCM_CONTROL_REG__reserved_for_eco_WIDTH 32
#define AVS_PMB_S_003_BPCM_STATUS_REG 0x0301e8cc
#define AVS_PMB_S_003_BPCM_STATUS_REG__PWD_Alert 0
#define AVS_PMB_S_003_AVS_ROSC_CONTROL_REG 0x0301e8d0
#define AVS_PMB_S_003_AVS_ROSC_CONTROL_REG__Test_interval_R 16
#define AVS_PMB_S_003_AVS_ROSC_CONTROL_REG__Test_interval_WIDTH 16
#define AVS_PMB_S_003_AVS_ROSC_CONTROL_REG__ALERT_H 15
#define AVS_PMB_S_003_AVS_ROSC_CONTROL_REG__VALID_H 14
#define AVS_PMB_S_003_AVS_ROSC_CONTROL_REG__ALERT_S 13
#define AVS_PMB_S_003_AVS_ROSC_CONTROL_REG__VALID_S 12
#define AVS_PMB_S_003_AVS_ROSC_CONTROL_REG__reserved_for_eco_R 8
#define AVS_PMB_S_003_AVS_ROSC_CONTROL_REG__reserved_for_eco_WIDTH 4
#define AVS_PMB_S_003_AVS_ROSC_CONTROL_REG__CONTINUOUS_H 7
#define AVS_PMB_S_003_AVS_ROSC_CONTROL_REG__CONTINUOUS_S 6
#define AVS_PMB_S_003_AVS_ROSC_CONTROL_REG__THRSH_EN_H 5
#define AVS_PMB_S_003_AVS_ROSC_CONTROL_REG__THRSH_EN_S 4
#define AVS_PMB_S_003_AVS_ROSC_CONTROL_REG__ECTR_EN_H 3
#define AVS_PMB_S_003_AVS_ROSC_CONTROL_REG__ECTR_EN_S 2
#define AVS_PMB_S_003_AVS_ROSC_CONTROL_REG__RO_EN_H 1
#define AVS_PMB_S_003_AVS_ROSC_CONTROL_REG__RO_EN_S 0
#define AVS_PMB_S_003_AVS_ROSC_H_THRESHOLD_REG 0x0301e8d4
#define AVS_PMB_S_003_AVS_ROSC_H_THRESHOLD_REG__THRESH_HI_R 16
#define AVS_PMB_S_003_AVS_ROSC_H_THRESHOLD_REG__THRESH_HI_WIDTH 16
#define AVS_PMB_S_003_AVS_ROSC_H_THRESHOLD_REG__THRESH_LO_R 0
#define AVS_PMB_S_003_AVS_ROSC_H_THRESHOLD_REG__THRESH_LO_WIDTH 16
#define AVS_PMB_S_003_AVS_ROSC_S_THRESHOLD_REG 0x0301e8d8
#define AVS_PMB_S_003_AVS_ROSC_S_THRESHOLD_REG__THRESH_HI_R 16
#define AVS_PMB_S_003_AVS_ROSC_S_THRESHOLD_REG__THRESH_HI_WIDTH 16
#define AVS_PMB_S_003_AVS_ROSC_S_THRESHOLD_REG__THRESH_LO_R 0
#define AVS_PMB_S_003_AVS_ROSC_S_THRESHOLD_REG__THRESH_LO_WIDTH 16
#define AVS_PMB_S_003_AVS_ROSC_COUNT_REG 0x0301e8dc
#define AVS_PMB_S_003_AVS_ROSC_COUNT_REG__COUNT_H_R 16
#define AVS_PMB_S_003_AVS_ROSC_COUNT_REG__COUNT_H_WIDTH 16
#define AVS_PMB_S_003_AVS_ROSC_COUNT_REG__COUNT_S_R 0
#define AVS_PMB_S_003_AVS_ROSC_COUNT_REG__COUNT_S_WIDTH 16
#define AVS_PMB_S_003_AVS_PWD_CONTROL_REG 0x0301e8e0
#define AVS_PMB_S_003_AVS_PWD_CONTROL_REG__reserved_for_eco_R 30
#define AVS_PMB_S_003_AVS_PWD_CONTROL_REG__reserved_for_eco_WIDTH 2
#define AVS_PMB_S_003_AVS_PWD_CONTROL_REG__CLRCFG_R 27
#define AVS_PMB_S_003_AVS_PWD_CONTROL_REG__CLRCFG_WIDTH 3
#define AVS_PMB_S_003_AVS_PWD_CONTROL_REG__RSEL_R 24
#define AVS_PMB_S_003_AVS_PWD_CONTROL_REG__RSEL_WIDTH 3
#define AVS_PMB_S_003_AVS_PWD_CONTROL_REG__CGFG_R 16
#define AVS_PMB_S_003_AVS_PWD_CONTROL_REG__CGFG_WIDTH 8
#define AVS_PMB_S_003_AVS_PWD_CONTROL_REG__ALERT 15
#define AVS_PMB_S_003_AVS_PWD_CONTROL_REG__PWD_TST_STROBE 9
#define AVS_PMB_S_003_AVS_PWD_CONTROL_REG__PWD_TM_EN 8
#define AVS_PMB_S_003_AVS_PWD_CONTROL_REG__START_R 2
#define AVS_PMB_S_003_AVS_PWD_CONTROL_REG__START_WIDTH 6
#define AVS_PMB_S_003_AVS_PWD_CONTROL_REG__PWD_ALERT_SEL 1
#define AVS_PMB_S_003_AVS_PWD_CONTROL_REG__PWD_EN 0
#define AVS_PMB_S_003_AVS_PWD_ACC_CONTROL_REG 0x0301e8e4
#define AVS_PMB_S_003_AVS_PWD_ACC_CONTROL_REG__DONE 27
#define AVS_PMB_S_003_AVS_PWD_ACC_CONTROL_REG__GOOD_WAS_LOW 26
#define AVS_PMB_S_003_AVS_PWD_ACC_CONTROL_REG__SUM_GOOD_R 16
#define AVS_PMB_S_003_AVS_PWD_ACC_CONTROL_REG__SUM_GOOD_WIDTH 10
#define AVS_PMB_S_003_AVS_PWD_ACC_CONTROL_REG__SKIP_R 3
#define AVS_PMB_S_003_AVS_PWD_ACC_CONTROL_REG__SKIP_WIDTH 2
#define AVS_PMB_S_003_AVS_PWD_ACC_CONTROL_REG__SKIP_START_R 1
#define AVS_PMB_S_003_AVS_PWD_ACC_CONTROL_REG__SKIP_START_WIDTH 2
#define AVS_PMB_S_003_AVS_PWD_ACC_CONTROL_REG__RUN 0
#define AVS_PMB_S_004_BPCM_ID_REG 0x0301e900
#define AVS_PMB_S_004_BPCM_ID_REG__SW_strap_R 16
#define AVS_PMB_S_004_BPCM_ID_REG__SW_strap_WIDTH 16
#define AVS_PMB_S_004_BPCM_ID_REG__HW_revision_R 8
#define AVS_PMB_S_004_BPCM_ID_REG__HW_revision_WIDTH 8
#define AVS_PMB_S_004_BPCM_ID_REG__PMB_ADDR_R 0
#define AVS_PMB_S_004_BPCM_ID_REG__PMB_ADDR_WIDTH 8
#define AVS_PMB_S_004_BPCM_CAPABILITY_REG 0x0301e904
#define AVS_PMB_S_004_BPCM_CAPABILITY_REG__Number_of_zones_R 0
#define AVS_PMB_S_004_BPCM_CAPABILITY_REG__Number_of_zones_WIDTH 8
#define AVS_PMB_S_004_BPCM_CONTROL_REG 0x0301e908
#define AVS_PMB_S_004_BPCM_CONTROL_REG__reserved_for_eco_R 0
#define AVS_PMB_S_004_BPCM_CONTROL_REG__reserved_for_eco_WIDTH 32
#define AVS_PMB_S_004_BPCM_STATUS_REG 0x0301e90c
#define AVS_PMB_S_004_BPCM_STATUS_REG__PWD_Alert 0
#define AVS_PMB_S_004_AVS_ROSC_CONTROL_REG 0x0301e910
#define AVS_PMB_S_004_AVS_ROSC_CONTROL_REG__Test_interval_R 16
#define AVS_PMB_S_004_AVS_ROSC_CONTROL_REG__Test_interval_WIDTH 16
#define AVS_PMB_S_004_AVS_ROSC_CONTROL_REG__ALERT_H 15
#define AVS_PMB_S_004_AVS_ROSC_CONTROL_REG__VALID_H 14
#define AVS_PMB_S_004_AVS_ROSC_CONTROL_REG__ALERT_S 13
#define AVS_PMB_S_004_AVS_ROSC_CONTROL_REG__VALID_S 12
#define AVS_PMB_S_004_AVS_ROSC_CONTROL_REG__reserved_for_eco_R 8
#define AVS_PMB_S_004_AVS_ROSC_CONTROL_REG__reserved_for_eco_WIDTH 4
#define AVS_PMB_S_004_AVS_ROSC_CONTROL_REG__CONTINUOUS_H 7
#define AVS_PMB_S_004_AVS_ROSC_CONTROL_REG__CONTINUOUS_S 6
#define AVS_PMB_S_004_AVS_ROSC_CONTROL_REG__THRSH_EN_H 5
#define AVS_PMB_S_004_AVS_ROSC_CONTROL_REG__THRSH_EN_S 4
#define AVS_PMB_S_004_AVS_ROSC_CONTROL_REG__ECTR_EN_H 3
#define AVS_PMB_S_004_AVS_ROSC_CONTROL_REG__ECTR_EN_S 2
#define AVS_PMB_S_004_AVS_ROSC_CONTROL_REG__RO_EN_H 1
#define AVS_PMB_S_004_AVS_ROSC_CONTROL_REG__RO_EN_S 0
#define AVS_PMB_S_004_AVS_ROSC_H_THRESHOLD_REG 0x0301e914
#define AVS_PMB_S_004_AVS_ROSC_H_THRESHOLD_REG__THRESH_HI_R 16
#define AVS_PMB_S_004_AVS_ROSC_H_THRESHOLD_REG__THRESH_HI_WIDTH 16
#define AVS_PMB_S_004_AVS_ROSC_H_THRESHOLD_REG__THRESH_LO_R 0
#define AVS_PMB_S_004_AVS_ROSC_H_THRESHOLD_REG__THRESH_LO_WIDTH 16
#define AVS_PMB_S_004_AVS_ROSC_S_THRESHOLD_REG 0x0301e918
#define AVS_PMB_S_004_AVS_ROSC_S_THRESHOLD_REG__THRESH_HI_R 16
#define AVS_PMB_S_004_AVS_ROSC_S_THRESHOLD_REG__THRESH_HI_WIDTH 16
#define AVS_PMB_S_004_AVS_ROSC_S_THRESHOLD_REG__THRESH_LO_R 0
#define AVS_PMB_S_004_AVS_ROSC_S_THRESHOLD_REG__THRESH_LO_WIDTH 16
#define AVS_PMB_S_004_AVS_ROSC_COUNT_REG 0x0301e91c
#define AVS_PMB_S_004_AVS_ROSC_COUNT_REG__COUNT_H_R 16
#define AVS_PMB_S_004_AVS_ROSC_COUNT_REG__COUNT_H_WIDTH 16
#define AVS_PMB_S_004_AVS_ROSC_COUNT_REG__COUNT_S_R 0
#define AVS_PMB_S_004_AVS_ROSC_COUNT_REG__COUNT_S_WIDTH 16
#define AVS_PMB_S_004_AVS_PWD_CONTROL_REG 0x0301e920
#define AVS_PMB_S_004_AVS_PWD_CONTROL_REG__reserved_for_eco_R 30
#define AVS_PMB_S_004_AVS_PWD_CONTROL_REG__reserved_for_eco_WIDTH 2
#define AVS_PMB_S_004_AVS_PWD_CONTROL_REG__CLRCFG_R 27
#define AVS_PMB_S_004_AVS_PWD_CONTROL_REG__CLRCFG_WIDTH 3
#define AVS_PMB_S_004_AVS_PWD_CONTROL_REG__RSEL_R 24
#define AVS_PMB_S_004_AVS_PWD_CONTROL_REG__RSEL_WIDTH 3
#define AVS_PMB_S_004_AVS_PWD_CONTROL_REG__CGFG_R 16
#define AVS_PMB_S_004_AVS_PWD_CONTROL_REG__CGFG_WIDTH 8
#define AVS_PMB_S_004_AVS_PWD_CONTROL_REG__ALERT 15
#define AVS_PMB_S_004_AVS_PWD_CONTROL_REG__PWD_TST_STROBE 9
#define AVS_PMB_S_004_AVS_PWD_CONTROL_REG__PWD_TM_EN 8
#define AVS_PMB_S_004_AVS_PWD_CONTROL_REG__START_R 2
#define AVS_PMB_S_004_AVS_PWD_CONTROL_REG__START_WIDTH 6
#define AVS_PMB_S_004_AVS_PWD_CONTROL_REG__PWD_ALERT_SEL 1
#define AVS_PMB_S_004_AVS_PWD_CONTROL_REG__PWD_EN 0
#define AVS_PMB_S_004_AVS_PWD_ACC_CONTROL_REG 0x0301e924
#define AVS_PMB_S_004_AVS_PWD_ACC_CONTROL_REG__DONE 27
#define AVS_PMB_S_004_AVS_PWD_ACC_CONTROL_REG__GOOD_WAS_LOW 26
#define AVS_PMB_S_004_AVS_PWD_ACC_CONTROL_REG__SUM_GOOD_R 16
#define AVS_PMB_S_004_AVS_PWD_ACC_CONTROL_REG__SUM_GOOD_WIDTH 10
#define AVS_PMB_S_004_AVS_PWD_ACC_CONTROL_REG__SKIP_R 3
#define AVS_PMB_S_004_AVS_PWD_ACC_CONTROL_REG__SKIP_WIDTH 2
#define AVS_PMB_S_004_AVS_PWD_ACC_CONTROL_REG__SKIP_START_R 1
#define AVS_PMB_S_004_AVS_PWD_ACC_CONTROL_REG__SKIP_START_WIDTH 2
#define AVS_PMB_S_004_AVS_PWD_ACC_CONTROL_REG__RUN 0
#define AVS_PMB_REGISTERS_PMB_TIMEOUT_REG 0x0301ea00
#define AVS_PMB_REGISTERS_PMB_TIMEOUT_REG__timeout_cycles_R 0
#define AVS_PMB_REGISTERS_PMB_TIMEOUT_REG__timeout_cycles_WIDTH 8
#define AVS_PMB_REGISTERS_CLEAR_PMB_ERROR_STATUS_REG 0x0301ea04
#define AVS_PMB_REGISTERS_CLEAR_PMB_ERROR_STATUS_REG__clear 0
#define AVS_PMB_REGISTERS_PMB_ERROR_STATUS_REG 0x0301ea08
#define AVS_PMB_REGISTERS_PMB_ERROR_STATUS_REG__flag 20
#define AVS_PMB_REGISTERS_PMB_ERROR_STATUS_REG__tran_type 16
#define AVS_PMB_REGISTERS_PMB_ERROR_STATUS_REG__address_R 0
#define AVS_PMB_REGISTERS_PMB_ERROR_STATUS_REG__address_WIDTH 16
#define AVS_TOP_CTRL_MEMORY_ASSIST_REG 0x0301ec00
#define AVS_TOP_CTRL_MEMORY_ASSIST_REG__AVS_TOP_ENABLE_LVM_GL_PH2 7
#define AVS_TOP_CTRL_MEMORY_ASSIST_REG__AVS_TOP_WBT_LL_R 5
#define AVS_TOP_CTRL_MEMORY_ASSIST_REG__AVS_TOP_WBT_LL_WIDTH 2
#define AVS_TOP_CTRL_MEMORY_ASSIST_REG__AVS_TOP_RDT_LL_R 3
#define AVS_TOP_CTRL_MEMORY_ASSIST_REG__AVS_TOP_RDT_LL_WIDTH 2
#define AVS_TOP_CTRL_MEMORY_ASSIST_REG__AVS_TOP_LVM_LL 2
#define AVS_TOP_CTRL_MEMORY_ASSIST_REG__AVS_TOP_LVM_GL_ENABLE_VTRAP 1
#define AVS_TOP_CTRL_MEMORY_ASSIST_REG__AVS_TOP_LVM_GL 0
#define AVS_TOP_CTRL_MEMORY_ASSIST_STATUS_REG 0x0301ec04
#define AVS_TOP_CTRL_MEMORY_ASSIST_STATUS_REG__AVS_TOP_STATUS_LVM_GL 0
#define AVS_TOP_CTRL_VOLTAGE_REGULATOR_PWRDN_REG 0x0301ec08
#define AVS_TOP_CTRL_VOLTAGE_REGULATOR_PWRDN_REG__AVS_TOP_DISABLE_ANALOG_REGULATOR 0
#define AVS_TOP_CTRL_VOLTAGE_REGULATOR_STATUS_REG 0x0301ec0c
#define AVS_TOP_CTRL_VOLTAGE_REGULATOR_STATUS_REG__PMU_STATUS 0
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AIO_REG 0x0301ec10
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AIO_REG__SRAM_PDA_OUT_AIO 0
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AIO_REG 0x0301ec14
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AIO_REG__SRAM_PDA_IN_AIO 0
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_BVN_REG 0x0301ec18
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_BVN_REG__SRAM_PDA_OUT_BVN 0
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_BVN_REG 0x0301ec1c
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_BVN_REG__SRAM_PDA_IN_BVN 0
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_BVND_REG 0x0301ec20
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_BVND_REG__SRAM_PDA_OUT_BVND 0
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_BVND_REG 0x0301ec24
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_BVND_REG__SRAM_PDA_IN_BVND 0
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_GFX_REG 0x0301ec28
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_GFX_REG__SRAM_PDA_OUT_GFX 0
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_GFX_REG 0x0301ec2c
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_GFX_REG__SRAM_PDA_IN_GFX 0
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_M2MC1_REG 0x0301ec30
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_M2MC1_REG__SRAM_PDA_OUT_M2MC1 0
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_M2MC1_REG 0x0301ec34
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_M2MC1_REG__SRAM_PDA_IN_M2MC1 0
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_HVD_REG 0x0301ec38
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_HVD_REG__SRAM_PDA_OUT_HVD 0
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_HVD_REG 0x0301ec3c
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_HVD_REG__SRAM_PDA_IN_HVD 0
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_LEAP_REG 0x0301ec40
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_LEAP_REG__SRAM_PDA_OUT_LEAP 0
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_LEAP_REG 0x0301ec44
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_LEAP_REG__SRAM_PDA_IN_LEAP 0
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAMAC_REG 0x0301ec48
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAMAC_REG__SRAM_PDA_OUT_MOCAMAC 0
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAMAC_REG 0x0301ec4c
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAMAC_REG__SRAM_PDA_IN_MOCAMAC 0
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAPHY_REG 0x0301ec50
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAPHY_REG__SRAM_PDA_OUT_MOCAPHY 0
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAPHY_REG 0x0301ec54
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAPHY_REG__SRAM_PDA_IN_MOCAPHY 0
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_RAAGA0_REG 0x0301ec58
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_RAAGA0_REG__SRAM_PDA_OUT_RAAGA0 0
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_RAAGA0_REG 0x0301ec5c
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_RAAGA0_REG__SRAM_PDA_IN_RAAGA0 0
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SID_REG 0x0301ec60
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SID_REG__SRAM_PDA_OUT_SID 0
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SID_REG 0x0301ec64
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SID_REG__SRAM_PDA_IN_SID 0
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_V3D_REG 0x0301ec68
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_V3D_REG__SRAM_PDA_OUT_V3D 0
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_V3D_REG 0x0301ec6c
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_V3D_REG__SRAM_PDA_IN_V3D 0
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_VEC_REG 0x0301ec70
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_VEC_REG__SRAM_PDA_OUT_VEC 0
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_VEC_REG 0x0301ec74
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_VEC_REG__SRAM_PDA_IN_VEC 0
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS0_REG 0x0301ec78
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS0_REG__SRAM_PDA_OUT_SDS0 0
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS0_REG 0x0301ec7c
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS0_REG__SRAM_PDA_IN_SDS0 0
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS1_REG 0x0301ec80
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS1_REG__SRAM_PDA_OUT_SDS1 0
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS1_REG 0x0301ec84
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS1_REG__SRAM_PDA_IN_SDS1 0
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS2_REG 0x0301ec88
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS2_REG__SRAM_PDA_OUT_SDS2 0
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS2_REG 0x0301ec8c
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS2_REG__SRAM_PDA_IN_SDS2 0
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS3_REG 0x0301ec90
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS3_REG__SRAM_PDA_OUT_SDS3 0
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS3_REG 0x0301ec94
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SDS3_REG__SRAM_PDA_IN_SDS3 0
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_FSK_REG 0x0301ec98
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_FSK_REG__SRAM_PDA_OUT_FSK 0
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_FSK_REG 0x0301ec9c
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_FSK_REG__SRAM_PDA_IN_FSK 0
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC0_REG 0x0301eca0
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC0_REG__SRAM_PDA_OUT_AFEC0 0
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC0_REG 0x0301eca4
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC0_REG__SRAM_PDA_IN_AFEC0 0
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC1_REG 0x0301eca8
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC1_REG__SRAM_PDA_OUT_AFEC1 0
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC1_REG 0x0301ecac
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC1_REG__SRAM_PDA_IN_AFEC1 0
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC2_REG 0x0301ecb0
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC2_REG__SRAM_PDA_OUT_AFEC2 0
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC2_REG 0x0301ecb4
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC2_REG__SRAM_PDA_IN_AFEC2 0
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC3_REG 0x0301ecb8
#define AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC3_REG__SRAM_PDA_OUT_AFEC3 0
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC3_REG 0x0301ecbc
#define AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC3_REG__SRAM_PDA_IN_AFEC3 0
#define AVS_TOP_CTRL_MEMORY_STANDBY_BSP_REG 0x0301ecc0
#define AVS_TOP_CTRL_MEMORY_STANDBY_BSP_REG__MEMORY_STANDBY_ENABLE_BSP 0
#define AVS_TOP_CTRL_MEMORY_STANDBY_HIF_REG 0x0301ecc4
#define AVS_TOP_CTRL_MEMORY_STANDBY_HIF_REG__MEMORY_STANDBY_ENABLE_HIF 0
#define AVS_TOP_CTRL_MEMORY_STANDBY_LEAP_REG 0x0301ecc8
#define AVS_TOP_CTRL_MEMORY_STANDBY_LEAP_REG__MEMORY_STANDBY_ENABLE_LEAP 0
#define AVS_TOP_CTRL_MEMORY_STANDBY_AFEC0_REG 0x0301eccc
#define AVS_TOP_CTRL_MEMORY_STANDBY_AFEC0_REG__MEMORY_STANDBY_ENABLE_AFEC0 0
#define AVS_TOP_CTRL_MEMORY_STANDBY_AFEC1_REG 0x0301ecd0
#define AVS_TOP_CTRL_MEMORY_STANDBY_AFEC1_REG__MEMORY_STANDBY_ENABLE_AFEC1 0
#define AVS_TOP_CTRL_MEMORY_STANDBY_AFEC2_REG 0x0301ecd4
#define AVS_TOP_CTRL_MEMORY_STANDBY_AFEC2_REG__MEMORY_STANDBY_ENABLE_AFEC2 0
#define AVS_TOP_CTRL_MEMORY_STANDBY_AFEC3_REG 0x0301ecd8
#define AVS_TOP_CTRL_MEMORY_STANDBY_AFEC3_REG__MEMORY_STANDBY_ENABLE_AFEC3 0
#define AVS_TOP_CTRL_S2_STANDBY_STATUS_REG 0x0301ecdc
#define AVS_TOP_CTRL_S2_STANDBY_STATUS_REG__IS_S2_STANDBY_STATUS 0
#define AVS_TOP_CTRL_VTRAP_STATUS_REG 0x0301ece0
#define AVS_TOP_CTRL_VTRAP_STATUS_REG__THRESHOLD_MIN0_STATUS 5
#define AVS_TOP_CTRL_VTRAP_STATUS_REG__THRESHOLD_WARNING0_STATUS 4
#define AVS_TOP_CTRL_VTRAP_STATUS_REG__THRESHOLD_MIN1_STATUS 3
#define AVS_TOP_CTRL_VTRAP_STATUS_REG__THRESHOLD_WARNING1_STATUS 2
#define AVS_TOP_CTRL_VTRAP_STATUS_REG__THRESHOLD_MAX0_STATUS 1
#define AVS_TOP_CTRL_VTRAP_STATUS_REG__THRESHOLD_MAX1_STATUS 0
#define AVS_TOP_CTRL_VTRAP_STATUS_CLEAR_REG 0x0301ece4
#define AVS_TOP_CTRL_VTRAP_STATUS_CLEAR_REG__THRESHOLD_MIN0_STATUS_CLEAR 5
#define AVS_TOP_CTRL_VTRAP_STATUS_CLEAR_REG__THRESHOLD_WARNING0_STATUS_CLEAR 4
#define AVS_TOP_CTRL_VTRAP_STATUS_CLEAR_REG__THRESHOLD_MIN1_STATUS_CLEAR 3
#define AVS_TOP_CTRL_VTRAP_STATUS_CLEAR_REG__THRESHOLD_WARNING1_STATUS_CLEAR 2
#define AVS_TOP_CTRL_VTRAP_STATUS_CLEAR_REG__THRESHOLD_MAX0_STATUS_CLEAR 1
#define AVS_TOP_CTRL_VTRAP_STATUS_CLEAR_REG__THRESHOLD_MAX1_STATUS_CLEAR 0
#define AVS_TOP_CTRL_START_AVS_CPU_REG 0x0301ece8
#define AVS_TOP_CTRL_START_AVS_CPU_REG__CTRL_CPU_START 0
#define AVS_TOP_CTRL_OTP_STATUS_REG 0x0301ecec
#define AVS_TOP_CTRL_OTP_STATUS_REG__OTP_VTRAP_TRIM_CODE_R 11
#define AVS_TOP_CTRL_OTP_STATUS_REG__OTP_VTRAP_TRIM_CODE_WIDTH 13
#define AVS_TOP_CTRL_OTP_STATUS_REG__OTP_VTRAP_ENABLE 10
#define AVS_TOP_CTRL_OTP_STATUS_REG__OTP_AVS_DISABLE 9
#define AVS_TOP_CTRL_OTP_STATUS_REG__OTP_AVS_SRAM_MON_VALID 8
#define AVS_TOP_CTRL_OTP_STATUS_REG__OTP_AVS_SRAM_MON_N_PROCESS_R 6
#define AVS_TOP_CTRL_OTP_STATUS_REG__OTP_AVS_SRAM_MON_N_PROCESS_WIDTH 2
#define AVS_TOP_CTRL_OTP_STATUS_REG__OTP_AVS_SRAM_MON_P_PROCESS_R 4
#define AVS_TOP_CTRL_OTP_STATUS_REG__OTP_AVS_SRAM_MON_P_PROCESS_WIDTH 2
#define AVS_TOP_CTRL_OTP_STATUS_REG__OTP_ADJUST_VOLTAGE_R 0
#define AVS_TOP_CTRL_OTP_STATUS_REG__OTP_ADJUST_VOLTAGE_WIDTH 4
#define AVS_TOP_CTRL_RMON_HZ_REG 0x0301ecf0
#define AVS_TOP_CTRL_RMON_HZ_REG__VALID_VERSION_R 24
#define AVS_TOP_CTRL_RMON_HZ_REG__VALID_VERSION_WIDTH 8
#define AVS_TOP_CTRL_RMON_HZ_REG__RATIO_HZ_1P0_R 16
#define AVS_TOP_CTRL_RMON_HZ_REG__RATIO_HZ_1P0_WIDTH 8
#define AVS_TOP_CTRL_RMON_HZ_REG__RATIO_HZ_0P5_R 8
#define AVS_TOP_CTRL_RMON_HZ_REG__RATIO_HZ_0P5_WIDTH 8
#define AVS_TOP_CTRL_RMON_HZ_REG__RATIO_HZ_0P25_R 0
#define AVS_TOP_CTRL_RMON_HZ_REG__RATIO_HZ_0P25_WIDTH 8
#define AVS_TOP_CTRL_RMON_VT_REG 0x0301ecf4
#define AVS_TOP_CTRL_RMON_VT_REG__VALID_VERSION_R 24
#define AVS_TOP_CTRL_RMON_VT_REG__VALID_VERSION_WIDTH 8
#define AVS_TOP_CTRL_RMON_VT_REG__RATIO_VT_1P0_R 16
#define AVS_TOP_CTRL_RMON_VT_REG__RATIO_VT_1P0_WIDTH 8
#define AVS_TOP_CTRL_RMON_VT_REG__RATIO_VT_0P5_R 8
#define AVS_TOP_CTRL_RMON_VT_REG__RATIO_VT_0P5_WIDTH 8
#define AVS_TOP_CTRL_RMON_VT_REG__RATIO_VT_0P25_R 0
#define AVS_TOP_CTRL_RMON_VT_REG__RATIO_VT_0P25_WIDTH 8
#define AVS_TOP_CTRL_SPARE_LOW_REG 0x0301ecf8
#define AVS_TOP_CTRL_SPARE_LOW_REG__SPARE_LOW_R 0
#define AVS_TOP_CTRL_SPARE_LOW_REG__SPARE_LOW_WIDTH 32
#define AVS_TOP_CTRL_SPARE_HIGH_REG 0x0301ecfc
#define AVS_TOP_CTRL_SPARE_HIGH_REG__SPARE_HIGH_R 0
#define AVS_TOP_CTRL_SPARE_HIGH_REG__SPARE_HIGH_WIDTH 16
#define AVS_TOP_CTRL_AVS_STATUS_OUT_REG 0x0301ed00
#define AVS_TOP_CTRL_AVS_STATUS_OUT_REG__AVSTOP_STATUS_SPARE_R 0
#define AVS_TOP_CTRL_AVS_STATUS_OUT_REG__AVSTOP_STATUS_SPARE_WIDTH 2
#define AVS_TOP_CTRL_AVS_STATUS_IN_REG 0x0301ed04
#define AVS_TOP_CTRL_AVS_STATUS_IN_REG__AVS_STATUS_IN_R 0
#define AVS_TOP_CTRL_AVS_STATUS_IN_REG__AVS_STATUS_IN_WIDTH 8
/*----------------------------------------------------------------------------------*/

#define MSPI_SPCR0_LSB 0x03201500

#define CRMU_WDT_WDOGLOAD 0x03022000
#define CRMU_WDT_WDOGVALUE 0x03022004
#define CRMU_WDT_WDOGCONTROL 0x03022008
#define CRMU_WDT_WDOGCONTROL__RESEN 1
#define CRMU_WDT_WDOGCONTROL__ITEN 0
#define CRMU_WDT_WDOGINTCLR 0x0302200c
#define CRMU_WDT_WDOGRIS 0x03022010
#define CRMU_WDT_WDOGMIS 0x03022014
#define CRMU_WDT_WDOGLOCK 0x03022c00
#define CRMU_WDT_WDOGITCR 0x03022f00
#define CRMU_WDT_WDOGITOP 0x03022f04
#define CRMU_TIM_TIMER1Load 0x03023000
#define CRMU_TIM_TIMER1Value 0x03023004
#define CRMU_TIM_TIMER1Control 0x03023008
#define CRMU_TIM_TIMER1IntClr 0x0302300c
#define CRMU_TIM_TIMER1IntClr__Intclr 0
#define CRMU_TIM_TIMER1RIS 0x03023010
#define CRMU_TIM_TIMER2Control 0x03023028
#define CRMU_TIM_TIMERPCellID3 0x03023ffc


#define CRMU_STRAP_DATA 0x03024000
#define CRMU_IOMUX_CONTROL 0x03024004

#define IPROC_CRMU_MAIL_BOX0 0x03024024
#define IPROC_CRMU_MAIL_BOX1 0x03024028

#define CRMU_IPROC_MAIL_BOX0 0x0302402c
#define CRMU_IPROC_MAIL_BOX1 0x03024030

#define CRMU_IHOST_POWER_STATUS 0x03024034
#define CRMU_IHOST_POWER_CONFIG 0x03024038

#define CRMU_MCU_INTR_STATUS 0x03024040
#define CRMU_MCU_INTR_STATUS__MCU_SECURITY_INTR 14
#define CRMU_MCU_INTR_STATUS__MCU_CLK_GLITCH_INTR 13
#define CRMU_MCU_INTR_STATUS__MCU_VOLTAGE_GLITCH_INTR 12
#define CRMU_MCU_INTR_STATUS__MCU_RESET_LOG_INTR 11
#define CRMU_MCU_INTR_STATUS__MCU_POWER_LOG_INTR 10
#define CRMU_MCU_INTR_STATUS__MCU_ERROR_LOG_INTR 9
#define CRMU_MCU_INTR_STATUS__MCU_WDOG_INTR 8
#define CRMU_MCU_INTR_STATUS__MCU_TIMER_INTR 7
#define CRMU_MCU_INTR_STATUS__MCU_AVS_TEMP_RESET_INTR 6
#define CRMU_MCU_INTR_STATUS__MCU_AVS_VDDC_MON_MAX_INTR 5
#define CRMU_MCU_INTR_STATUS__MCU_AVS_VDDC_MON_MIN_INTR 4
#define CRMU_MCU_INTR_STATUS__MCU_AVS_MONITOR_INTR 3
#define CRMU_MCU_INTR_STATUS__MCU_AON_GPIO_INTR 2
#define CRMU_MCU_INTR_STATUS__MCU_AON_UART_INTR 1
#define CRMU_MCU_INTR_STATUS__MCU_DEC_ERR_INTR 0
#define CRMU_MCU_INTR_MASK 0x03024044
#define CRMU_MCU_INTR_MASK__MCU_SECURITY_INTR_MASK 14
#define CRMU_MCU_INTR_MASK__MCU_CLK_GLITCH_INTR_MASK 13
#define CRMU_MCU_INTR_MASK__MCU_VOLTAGE_GLITCH_INTR_MASK 12
#define CRMU_MCU_INTR_MASK__MCU_RESET_LOG_INTR_MASK 11
#define CRMU_MCU_INTR_MASK__MCU_POWER_LOG_INTR_MASK 10
#define CRMU_MCU_INTR_MASK__MCU_ERROR_LOG_INTR_MASK 9
#define CRMU_MCU_INTR_MASK__MCU_WDOG_INTR_MASK 8
#define CRMU_MCU_INTR_MASK__MCU_TIMER_INTR_MASK 7
#define CRMU_MCU_INTR_MASK__MCU_AVS_TEMP_RESET_INTR_MASK 6
#define CRMU_MCU_INTR_MASK__MCU_AVS_VDDC_MON_MAX_INTR_MASK 5
#define CRMU_MCU_INTR_MASK__MCU_AVS_VDDC_MON_MIN_INTR_MASK 4
#define CRMU_MCU_INTR_MASK__MCU_AVS_MONITOR_INTR_MASK 3
#define CRMU_MCU_INTR_MASK__MCU_AON_GPIO_INTR_MASK 2
#define CRMU_MCU_INTR_MASK__MCU_AON_UART_INTR_MASK 1
#define CRMU_MCU_INTR_MASK__MCU_DEC_ERR_INTR_MASK 0
#define CRMU_MCU_INTR_CLEAR 0x03024048
#define CRMU_MCU_INTR_CLEAR__MCU_SECURITY_INTR_CLR 14
#define CRMU_MCU_INTR_CLEAR__MCU_CLK_GLITCH_INTR_CLR 13
#define CRMU_MCU_INTR_CLEAR__MCU_VOLTAGE_GLITCH_INTR_CLR 12
#define CRMU_MCU_INTR_CLEAR__MCU_RESET_LOG_INTR_CLR 11
#define CRMU_MCU_INTR_CLEAR__MCU_POWER_LOG_INTR_CLR 10
#define CRMU_MCU_INTR_CLEAR__MCU_ERROR_LOG_INTR_CLR 9
#define CRMU_MCU_INTR_CLEAR__MCU_DEC_ERR_INTR_CLR 0
#define CRMU_MCU_EVENT_STATUS 0x0302404c
#define CRMU_MCU_EVENT_STATUS__MCU_MAILBOX_EVENT 31
#define CRMU_MCU_EVENT_STATUS__MCU_IPROC_STANDBYWFI_EVENT 30
#define CRMU_MCU_EVENT_STATUS__MCU_IPROC_STANDBYWFE_EVENT 29
#define CRMU_MCU_EVENT_STATUS__MCU_SPRU_RTC_PERIODIC_EVENT 28
#define CRMU_MCU_EVENT_STATUS__MCU_SPRU_RTC_EVENT 27
#define CRMU_MCU_EVENT_STATUS__MCU_SPRU_ALARM_EVENT 26
#define CRMU_MCU_EVENT_STATUS__MCU_SPL_FREQ_EVENT 25
#define CRMU_MCU_EVENT_STATUS__MCU_SPL_PVT_EVENT 24
#define CRMU_MCU_EVENT_STATUS__MCU_SPL_RST_EVENT 23
#define CRMU_MCU_EVENT_STATUS__MCU_SPL_WDOG_EVENT 22
#define CRMU_MCU_EVENT_STATUS__MCU_IPROC_IHOST_WDOG_RESET_EVENT 21
#define CRMU_MCU_EVENT_STATUS__MCU_IPROC_WDOG_RESET_EVENT 20
#define CRMU_MCU_EVENT_STATUS__MCU_IPROC_SWDOG_RESET_EVENT 19
#define CRMU_MCU_EVENT_STATUS__MCU_IPROC_SGPIO_EVENT 18
#define CRMU_MCU_EVENT_STATUS__MCU_IPROC_GPIO_EVENT 17
#define CRMU_MCU_EVENT_STATUS__MCU_ASIU_SGPIO_EVENT 16
#define CRMU_MCU_EVENT_STATUS__MCU_ASIU_GPIO_EVENT 15
#define CRMU_MCU_EVENT_CLEAR 0x03024050
#define CRMU_MCU_EVENT_CLEAR__MCU_MAILBOX_EVENT_CLR 31
#define CRMU_MCU_EVENT_CLEAR__MCU_IPROC_STANDBYWFI_EVENT_CLR 30
#define CRMU_MCU_EVENT_CLEAR__MCU_IPROC_STANDBYWFE_EVENT_CLR 29
#define CRMU_MCU_EVENT_CLEAR__MCU_SPRU_RTC_PERIODIC_EVENT_CLR 28
#define CRMU_MCU_EVENT_CLEAR__MCU_SPRU_RTC_EVENT_CLR 27
#define CRMU_MCU_EVENT_CLEAR__MCU_SPRU_ALARM_EVENT_CLR 26
#define CRMU_MCU_EVENT_CLEAR__MCU_SPL_FREQ_EVENT_CLR 25
#define CRMU_MCU_EVENT_CLEAR__MCU_SPL_PVT_EVENT_CLR 24
#define CRMU_MCU_EVENT_CLEAR__MCU_SPL_RST_EVENT_CLR 23
#define CRMU_MCU_EVENT_CLEAR__MCU_SPL_WDOG_EVENT_CLR 22
#define CRMU_MCU_EVENT_CLEAR__MCU_IPROC_IHOST_WDOG_RESET_EVENT_CLR 21
#define CRMU_MCU_EVENT_CLEAR__MCU_IPROC_WDOG_RESET_EVENT_CLR 20
#define CRMU_MCU_EVENT_CLEAR__MCU_IPROC_SWDOG_RESET_EVENT_CLR 19
#define CRMU_MCU_EVENT_CLEAR__MCU_IPROC_SGPIO_EVENT_CLR 18
#define CRMU_MCU_EVENT_CLEAR__MCU_IPROC_GPIO_EVENT_CLR 17
#define CRMU_MCU_EVENT_CLEAR__MCU_ASIU_SGPIO_EVENT_CLR 16
#define CRMU_MCU_EVENT_CLEAR__MCU_ASIU_GPIO_EVENT_CLR 15
#define CRMU_MCU_EVENT_MASK 0x03024054
#define CRMU_MCU_EVENT_MASK__MCU_MAILBOX_EVENT_MASK 31
#define CRMU_MCU_EVENT_MASK__MCU_IPROC_STANDBYWFI_EVENT_MASK 30
#define CRMU_MCU_EVENT_MASK__MCU_IPROC_STANDBYWFE_EVENT_MASK 29
#define CRMU_MCU_EVENT_MASK__MCU_SPRU_RTC_PERIODIC_EVENT_MASK 28
#define CRMU_MCU_EVENT_MASK__MCU_SPRU_RTC_EVENT_MASK 27
#define CRMU_MCU_EVENT_MASK__MCU_SPRU_ALARM_EVENT_MASK 26
#define CRMU_MCU_EVENT_MASK__MCU_SPL_FREQ_EVENT_MASK 25
#define CRMU_MCU_EVENT_MASK__MCU_SPL_PVT_EVENT_MASK 24
#define CRMU_MCU_EVENT_MASK__MCU_SPL_RST_EVENT_MASK 23
#define CRMU_MCU_EVENT_MASK__MCU_SPL_WDOG_EVENT_MASK 22
#define CRMU_MCU_EVENT_MASK__MCU_IPROC_IHOST_WDOG_RESET_EVENT_MASK 21
#define CRMU_MCU_EVENT_MASK__MCU_IPROC_WDOG_RESET_EVENT_MASK 20
#define CRMU_MCU_EVENT_MASK__MCU_IPROC_SWDOG_RESET_EVENT_MASK 19
#define CRMU_MCU_EVENT_MASK__MCU_IPROC_SGPIO_EVENT_MASK 18
#define CRMU_MCU_EVENT_MASK__MCU_IPROC_GPIO_EVENT_MASK 17
#define CRMU_MCU_EVENT_MASK__MCU_ASIU_SGPIO_EVENT_MASK 16
#define CRMU_MCU_EVENT_MASK__MCU_ASIU_GPIO_EVENT_MASK 15
#define CRMU_IPROC_INTR_STATUS 0x03024058
#define CRMU_IPROC_INTR_STATUS__IPROC_VOLTAGE_GLITCH_TAMPER_INTR 17
#define CRMU_IPROC_INTR_STATUS__IPROC_CRMU_ECC_TAMPER_INTR 16
#define CRMU_IPROC_INTR_STATUS__IPROC_RTIC_TAMPER_INTR 15
#define CRMU_IPROC_INTR_STATUS__IPROC_CHIP_FID_TAMPER_INTR 14
#define CRMU_IPROC_INTR_STATUS__IPROC_CRMU_FID_TAMPER_INTR 13
#define CRMU_IPROC_INTR_STATUS__IPROC_CRMU_CLK_GLITCH_TAMPER_INTR 12
#define CRMU_IPROC_INTR_STATUS__IPROC_BBL_CLK_GLITCH_TAMPER_INTR 11
#define CRMU_IPROC_INTR_STATUS__IPROC_IHOST_CLK_GLITCH_TAMPER_INTR 10
#define CRMU_IPROC_INTR_STATUS__IPROC_M0_LOCKUP_INTR 9
#define CRMU_IPROC_INTR_STATUS__IPROC_SPRU_RTC_PERIODIC_INTR 8
#define CRMU_IPROC_INTR_STATUS__IPROC_SPRU_RTC_INTR 7
#define CRMU_IPROC_INTR_STATUS__IPROC_SPRU_ALARM_INTR 6
#define CRMU_IPROC_INTR_STATUS__IPROC_SPL_FREQ_INTR 5
#define CRMU_IPROC_INTR_STATUS__IPROC_SPL_PVT_INTR 4
#define CRMU_IPROC_INTR_STATUS__IPROC_SPL_RST_INTR 3
#define CRMU_IPROC_INTR_STATUS__IPROC_SPL_WDOG_INTR 2
#define CRMU_IPROC_INTR_STATUS__IPROC_AXI_DEC_ERR_INTR 1
#define CRMU_IPROC_INTR_STATUS__IPROC_MAILBOX_INTR 0
#define CRMU_IPROC_INTR_MASK 0x0302405c
#define CRMU_IPROC_INTR_MASK__IPROC_VOLTAGE_GLITCH_TAMPER_INTR_MASK 17
#define CRMU_IPROC_INTR_MASK__IPROC_CRMU_ECC_TAMPER_INTR_MASK 16
#define CRMU_IPROC_INTR_MASK__IPROC_RTIC_TAMPER_INTR_MASK 15
#define CRMU_IPROC_INTR_MASK__IPROC_CHIP_FID_TAMPER_INTR_MASK 14
#define CRMU_IPROC_INTR_MASK__IPROC_CRMU_FID_TAMPER_INTR_MASK 13
#define CRMU_IPROC_INTR_MASK__IPROC_CRMU_CLK_GLITCH_TAMPER_INTR_MASK 12
#define CRMU_IPROC_INTR_MASK__IPROC_BBL_CLK_GLITCH_TAMPER_INTR_MASK 11
#define CRMU_IPROC_INTR_MASK__IPROC_IHOST_CLK_GLITCH_TAMPER_INTR_MASK 10
#define CRMU_IPROC_INTR_MASK__IPROC_M0_LOCKUP_INTR_MASK 9
#define CRMU_IPROC_INTR_MASK__IPROC_SPRU_RTC_PERIODIC_INTR_MASK 8
#define CRMU_IPROC_INTR_MASK__IPROC_SPRU_RTC_INTR_MASK 7
#define CRMU_IPROC_INTR_MASK__IPROC_SPRU_ALARM_INTR_MASK 6
#define CRMU_IPROC_INTR_MASK__IPROC_SPL_FREQ_INTR_MASK 5
#define CRMU_IPROC_INTR_MASK__IPROC_SPL_PVT_INTR_MASK 4
#define CRMU_IPROC_INTR_MASK__IPROC_SPL_RST_INTR_MASK 3
#define CRMU_IPROC_INTR_MASK__IPROC_SPL_WDOG_INTR_MASK 2
#define CRMU_IPROC_INTR_MASK__IPROC_AXI_DEC_ERR_INTR_MASK 1
#define CRMU_IPROC_INTR_MASK__IPROC_MAILBOX_INTR_MASK 0
#define CRMU_IPROC_INTR_CLEAR 0x03024060
#define CRMU_IPROC_INTR_CLEAR__IPROC_CHIP_FID_TAMPER_INTR_CLR 14
#define CRMU_IPROC_INTR_CLEAR__IPROC_CRMU_FID_TAMPER_INTR_CLR 13
#define CRMU_IPROC_INTR_CLEAR__IPROC_AXI_DEC_ERR_INTR_CLR 1
#define CRMU_IPROC_INTR_CLEAR__IPROC_MAILBOX_INTR_CLR 0
#define CRMU_POWER_EVENT_LOG_REGISTER 0x03024068
#define GP_DATA_IN 0x03024800
#define GP_DATA_OUT 0x03024804
#define GP_OUT_EN 0x03024808
#define GP_INT_TYPE 0x0302480c
#define GP_INT_DE 0x03024810
#define GP_INT_EDGE 0x03024814
#define GP_INT_MSK 0x03024818
#define GP_INT_STAT 0x0302481c
#define GP_INT_MSTAT 0x03024820
#define GP_INT_CLR 0x03024824
#define GP_AUX_SEL 0x03024828
#define GP_INIT_VAL 0x03024830
#define GP_PAD_RES 0x03024834
#define GP_RES_EN 0x03024838
#define CRMU_MCU_ACCESS_CONTROL 0x03024c00
#define CRMU_IHOST_POR_WAKEUP_FLAG 0x03024c50
#define CRMU_IHOST_POR_WAKEUP_FLAG__IHOST_WAKE_FLAG 0
#define CRMU_POWER_EVENT_LOG_REGISTER__BBL_POWER_GOOD_LOG 3
#define CRMU_IHOST_SW_PERSISTENT_REG0 0x03024c54
#define CRMU_IHOST_SW_PERSISTENT_REG4 0x03024c64
#define CRMU_SOTP_NEUTRALIZE_ENABLE 0x03024c84
#define SPL_WDOG 0x03025000
#define SPRU_BBL_WDATA 0x03026000
#define SPRU_BBL_CMD 0x03026004
#define SPRU_BBL_CMD__IND_RD 12
#define SPRU_BBL_CMD__IND_WR 11
#define SPRU_BBL_STATUS 0x03026008
#define SPRU_BBL_STATUS__ACC_DONE 0
#define SPRU_BBL_RDATA 0x0302600c
#define SMBus_Timing_Config_2 0x032000b0
#define PCIE_RST_CONTROL 0x03210230

#define ICFG_CHIP_ID_REG 0x18000000
#define ChipcommonG_MII_Management_Control 0x18002000
#define ChipcommonG_MII_Management_Control__BYP 10
#define ChipcommonG_MII_Management_Control__EXT 9
#define ChipcommonG_MII_Management_Control__BSY 8
#define ChipcommonG_MII_Management_Control__PRE 7
#define ChipcommonG_MII_Management_Control__MDCDIV_R 0
#define ChipcommonG_MII_Management_Control__MDCDIV_WIDTH 7
#define ChipcommonG_MII_Management_Control__RESERVED_R 11
#define ChipcommonG_MII_Management_Control_WIDTH 11
#define ChipcommonG_MII_Management_Control__WIDTH 11
#define ChipcommonG_MII_Management_Command_Data 0x18002004
#define ChipcommonG_MII_Management_Command_Data__SB_R 30
#define ChipcommonG_MII_Management_Command_Data__SB_WIDTH 2
#define ChipcommonG_MII_Management_Command_Data__OP_R 28
#define ChipcommonG_MII_Management_Command_Data__OP_WIDTH 2
#define ChipcommonG_MII_Management_Command_Data__PA_R 23
#define ChipcommonG_MII_Management_Command_Data__PA_WIDTH 5
#define ChipcommonG_MII_Management_Command_Data__RA_R 18
#define ChipcommonG_MII_Management_Command_Data__RA_WIDTH 5
#define ChipcommonG_MII_Management_Command_Data__TA_R 16
#define ChipcommonG_MII_Management_Command_Data__TA_WIDTH 2
#define ChipcommonG_MII_Management_Command_Data__Data_R 0
#define ChipcommonG_MII_Management_Command_Data__Data_WIDTH 16

#define ChipcommonG_SMBus0_SMBus_Config 0x18008000
#define ChipcommonG_SMBus0_SMBus_Timing_Config 0x18008004
#define ChipcommonG_SMBus0_SMBus_Address 0x18008008
#define ChipcommonG_SMBus0_SMBus_Master_FIFO_control 0x1800800c
#define ChipcommonG_SMBus0_SMBus_Slave_FIFO_control 0x18008010
#define ChipcommonG_SMBus0_SMBus_Bit_Bang_Control 0x18008014
#define ChipcommonG_SMBus0_SMBus_Master_Command 0x18008030
#define ChipcommonG_SMBus0_SMBus_Slave_Command 0x18008034
#define ChipcommonG_SMBus0_SMBus_Event_Enable 0x18008038
#define ChipcommonG_SMBus0_SMBus_Event_Status 0x1800803c
#define ChipcommonG_SMBus0_SMBus_Master_Data_Write 0x18008040
#define ChipcommonG_SMBus0_SMBus_Master_Data_Read 0x18008044
#define ChipcommonG_SMBus0_SMBus_Slave_Data_Write 0x18008048
#define ChipcommonG_SMBus0_SMBus_Slave_Data_Read 0x1800804c
#define ChipcommonG_SMBus0_SMBus_Timing_Config_2 0x180080b0

#define ChipcommonG_GP_DATA_IN 0x1800a000
#define ChipcommonG_GP_DATA_OUT 0x1800a004
#define ChipcommonG_GP_OUT_EN 0x1800a008
#define ChipcommonG_GP_INT_TYPE 0x1800a00c
#define ChipcommonG_GP_INT_DE 0x1800a010
#define ChipcommonG_GP_INT_EDGE 0x1800a014
#define ChipcommonG_GP_INT_MSK 0x1800a018

#define ChipcommonG_SMBus1_SMBus_Config 0x1800b000
#define ChipcommonG_SMBus1_SMBus_Timing_Config 0x1800b004
#define ChipcommonG_SMBus1_SMBus_Address 0x1800b008
#define ChipcommonG_SMBus1_SMBus_Master_FIFO_control 0x1800b00c
#define ChipcommonG_SMBus1_SMBus_Slave_FIFO_control 0x1800b010
#define ChipcommonG_SMBus1_SMBus_Bit_Bang_Control 0x1800b014
#define ChipcommonG_SMBus1_SMBus_Master_Command 0x1800b030
#define ChipcommonG_SMBus1_SMBus_Slave_Command 0x1800b034
#define ChipcommonG_SMBus1_SMBus_Event_Enable 0x1800b038
#define ChipcommonG_SMBus1_SMBus_Event_Status 0x1800b03c
#define ChipcommonG_SMBus1_SMBus_Master_Data_Write 0x1800b040
#define ChipcommonG_SMBus1_SMBus_Master_Data_Read 0x1800b044
#define ChipcommonG_SMBus1_SMBus_Slave_Data_Write 0x1800b048
#define ChipcommonG_SMBus1_SMBus_Slave_Data_Read 0x1800b04c
#define ChipcommonG_SMBus1_SMBus_Timing_Config_2 0x1800b0b0

#define CRU_control 0x1800e000
#define CRU_control__pwm_clk_sel 8
#define CRU_control__ihost_neon0_hw_reset_n 6
#define CRU_control__ihost_ssi_rst_n 5
#define CRU_control__arm_rst_n 4
#define CRU_control__qspi_clk_sel_R 1
#define CRU_control__sw_reset 0
#define CRU_ihost_pwrdwn_en 0x1800e004
#define CRU_ihost_pwrdwn_en__pll_pwron 25
#define CRU_ihost_pwrdwn_en__pll_ldo_pwron 24
#define CRU_ihost_pwrdwn_en__pll_clamp_on 23
#define CRU_ihost_pwrdwn_en__logic_pwrokin_neon0 22
#define CRU_ihost_pwrdwn_en__logic_pwronin_neon0 21
#define CRU_ihost_pwrdwn_en__logic_clamp_on_neon0 20
#define CRU_ihost_pwrdwn_en__ram_pwrokin_l2c 19
#define CRU_ihost_pwrdwn_en__ram_pwronin_l2c 18
#define CRU_ihost_pwrdwn_en__ram_pda_l2c_R 14
#define CRU_ihost_pwrdwn_en__ram_pda_l2c_WIDTH 4
#define CRU_ihost_pwrdwn_en__ram_clamp_on_l2c 13
#define CRU_ihost_pwrdwn_en__ram_pwrokin_cpu0 12
#define CRU_ihost_pwrdwn_en__ram_pwronin_cpu0 11
#define CRU_ihost_pwrdwn_en__ram_pda_cpu0 10
#define CRU_ihost_pwrdwn_en__ram_clamp_on_cpu0 9
#define CRU_ihost_pwrdwn_en__logic_pwrokin_cpu0_R 5
#define CRU_ihost_pwrdwn_en__logic_pwrokin_cpu0_WIDTH 4
#define CRU_ihost_pwrdwn_en__logic_pwronin_cpu0_R 1
#define CRU_ihost_pwrdwn_en__logic_pwronin_cpu0_WIDTH 4
#define CRU_ihost_pwrdwn_en__logic_clamp_on_cpu0 0
#define CRU_ihost_pwrdwn_status 0x1800e008
#define CRU_ihost_pwrdwn_status__otp_cpu_disable 31
#define CRU_ihost_pwrdwn_status__otp_numcpus_R 29
#define CRU_ihost_pwrdwn_status__otp_numcpus_WIDTH 2
#define CRU_ihost_pwrdwn_status__otp_neon 28
#define CRU_ihost_pwrdwn_status__pll_pwron 25
#define CRU_ihost_pwrdwn_status__pll_ldo_pwron 24
#define CRU_ihost_pwrdwn_status__pll_clamp_on 23
#define CRU_ihost_pwrdwn_status__logic_pwrokout_neon0 22
#define CRU_ihost_pwrdwn_status__logic_pwronout_neon0 21
#define CRU_ihost_pwrdwn_status__logic_clamp_on_neon0 20
#define CRU_ihost_pwrdwn_status__ram_pwrokout_l2c 19
#define CRU_ihost_pwrdwn_status__ram_pwronout_l2c 18
#define CRU_ihost_pwrdwn_status__ram_pda_l2c_R 14
#define CRU_ihost_pwrdwn_status__ram_pda_l2c_WIDTH 4
#define CRU_ihost_pwrdwn_status__ram_clamp_on_l2c 13
#define CRU_ihost_pwrdwn_status__ram_pwrokout_cpu0 12
#define CRU_ihost_pwrdwn_status__ram_pwronout_cpu0 11
#define CRU_ihost_pwrdwn_status__ram_pda_cpu0 10
#define CRU_ihost_pwrdwn_status__ram_clamp_on_cpu0 9
#define CRU_ihost_pwrdwn_status__logic_pwrokout_cpu0_R 5
#define CRU_ihost_pwrdwn_status__logic_pwrokout_cpu0_WIDTH 4
#define CRU_ihost_pwrdwn_status__logic_pwronout_cpu0_R 1
#define CRU_ihost_pwrdwn_status__logic_pwronout_cpu0_WIDTH 4
#define CRU_ihost_pwrdwn_status__logic_clamp_on_cpu0 0
#define CRU_cpu0_powerdown 0x1800e00c
#define CRU_cpu0_powerdown__start_cpu0_powerdown_seq 31
#define CRU_cpu0_powerdown__wait_for_wfi 30
#define CRU_cpu0_powerdown__wait_for_wfe 29
#define CRU_cpu0_powerdown__cpu0_powerdown_timer_R 0
#define CRU_cpu0_powerdown__cpu0_powerdown_timer_WIDTH 16
#define CRU_cpu0_powerup 0x1800e010
#define CRU_cpu0_powerup__start_cpu0_powerup_seq 31
#define CRU_status 0x1800e020
#define CRU_status__ihost_pwrctlo0_R 3
#define CRU_status__ihost_pwrctlo0_WIDTH 2
#define CRU_status__detected_wfi 2
#define CRU_status__detected_wfe 1
#define CRU_status__otp_timeout 0
#define CRU_ddrphy_pwr_ctrl 0x1800e024
#define CRU_timer 0x1800e030
#define DDR_DENALI_CTL_00 0x18010000
#define DDR_DENALI_CTL_56 0x180100e0
#define DDR_DENALI_CTL_56__LP_CMD_R 24
#define DDR_DENALI_CTL_56__LP_CMD_WIDTH 8
#define DDR_DENALI_CTL_56__CKSRX_F1_R 16
#define DDR_DENALI_CTL_56__CKSRX_F1_WIDTH 8
#define DDR_DENALI_CTL_56__CKSRE_F1_R 8
#define DDR_DENALI_CTL_56__CKSRE_F1_WIDTH 8
#define DDR_DENALI_CTL_56__CKSRX_F0_R 0
#define DDR_DENALI_CTL_56__CKSRX_F0_WIDTH 8
#define DDR_DENALI_CTL_304 0x180104c0
#define DDR_BistConfig 0x18010c00
#define DDR_BistLastDataErrWord0 0x18010c94
#define DDR_PHY_CONTROL_REGS_REVISION 0x18011000
#define DDR_PHY_CONTROL_REGS_VDL_CALIBRATE 0x18011060
#define DDR_PHY_CONTROL_REGS_DFI_CNTRL 0x1801123c
#define DDR_PHY_CONTROL_REGS_DFI_CNTRL__SELF_REFRESH_CS0 8
#define DDR_PHY_CONTROL_REGS_DFI_CNTRL__SELF_REFRESH_CS1 9
#define DDR_PHY_CONTROL_REGS_RO_PROC_MON_STATUS 0x18011250
#define DDR_PHY_BYTE_LANE_0_VDL_CONTROL_WR_DQS_P 0x18011400
#define DDR_PHY_BYTE_LANE_0_VDL_LDE_CONTROL 0x18011494
#define DDR_PHY_BYTE_LANE_0_RD_EN_DLY_CYC 0x180114a0
#define DDR_PHY_BYTE_LANE_0_BL_SPARE_REG 0x18011514
#define DDR_PHY_BYTE_LANE_1_VDL_CONTROL_WR_DQS_P 0x18011600
#define DDR_PHY_BYTE_LANE_1_VDL_LDE_CONTROL 0x18011694
#define DDR_PHY_BYTE_LANE_1_RD_EN_DLY_CYC 0x180116a0
#define DDR_PHY_BYTE_LANE_1_BL_SPARE_REG 0x18011714
#define GMAC0_SERDESCONTROL 0x180421a8
#define GMAC0_SERDESCONTROL__PwrDwn 0
#define QSPI_bspi_registers_MAST_N_BOOT_CTRL 0x18047008
#define QSPI_bspi_registers_MAST_N_BOOT_CTRL__mast_n_boot 0
#define GMAC1_SERDESCONTROL 0x1804a1a8
#define GMAC1_SERDESCONTROL__PwrDwn 0
#define ASIU_GP_DATA_IN_0 0x180a5000
#define ASIU_GP_DATA_OUT_0 0x180a5004
#define ASIU_GP_OUT_EN_0 0x180a5008
#define ASIU_GP_INT_TYPE_0 0x180a500c
#define ASIU_GP_INT_DE_0 0x180a5010
#define ASIU_GP_INT_EDGE_0 0x180a5014
#define ASIU_GP_INT_MSK_0 0x180a5018
#define ASIU_GP_PAD_RES_0 0x180a5034
#define ASIU_GP_RES_EN_0 0x180a5038
#define ASIU_GP_DATA_IN_1 0x180a5200
#define ASIU_GP_DATA_OUT_1 0x180a5204
#define ASIU_GP_OUT_EN_1 0x180a5208
#define ASIU_GP_INT_TYPE_1 0x180a520c
#define ASIU_GP_INT_DE_1 0x180a5210
#define ASIU_GP_INT_EDGE_1 0x180a5214
#define ASIU_GP_INT_MSK_1 0x180a5218
#define ASIU_GP_PAD_RES_1 0x180a5234
#define ASIU_GP_RES_EN_1 0x180a5238
#define ASIU_GP_DATA_IN_2 0x180a5400
#define ASIU_GP_DATA_OUT_2 0x180a5404
#define ASIU_GP_OUT_EN_2 0x180a5408
#define ASIU_GP_INT_TYPE_2 0x180a540c
#define ASIU_GP_INT_DE_2 0x180a5410
#define ASIU_GP_INT_EDGE_2 0x180a5414
#define ASIU_GP_INT_MSK_2 0x180a5418
#define ASIU_GP_PAD_RES_2 0x180a5434
#define ASIU_GP_RES_EN_2 0x180a5438
#define ASIU_GP_DATA_IN_3 0x180a5600
#define ASIU_GP_DATA_OUT_3 0x180a5604
#define ASIU_GP_OUT_EN_3 0x180a5608
#define ASIU_GP_INT_TYPE_3 0x180a560c
#define ASIU_GP_INT_DE_3 0x180a5610
#define ASIU_GP_INT_EDGE_3 0x180a5614
#define ASIU_GP_INT_MSK_3 0x180a5618
#define ASIU_GP_PAD_RES_3 0x180a5634
#define ASIU_GP_RES_EN_3 0x180a5638
#define TSCRegCtl2 0x180a6004
#define TSCRegCtl2__con_en 16
#define TSCRegCtl2__average_data_R 8
#define TSCRegCtl2__average_data_WIDTH 3
#define TSCRegCtl2__reg2p9_pwrdn 6
#define TSCRegCtl2__ldo_pwrdn 5
#define TSCRegCtl2__adc_pwrdn 4
#define TSCRegCtl2__bgp_pwrdn 3
#define TSCRegCtl2__wire_pwrdn 2
#define TSCRegCtl2__wire_mode_cntl 1
#define TSCRegCtl2__auxin_scan_en 0
#define MIPI_DSI_DPHY_CTRL_0 0x180a982c
#define ASIU_INTR_STATUS 0x180aa000
#define ASIU_TOP_SW_RESET_CTRL 0x180aa020
#define ASIU_TOP_CLK_GATING_CTRL 0x180aa024
#define ASIU_TOP_CLK_GATING_CTRL__CRYPTO_CLK_GATE_EN 10
#define ASIU_TOP_CLK_GATING_CTRL__ADC_CLK_GATE_EN 9
#define ASIU_TOP_CLK_GATING_CTRL__SMARTCARD_CLK_GATE_EN 8
#define ASIU_TOP_CLK_GATING_CTRL__KEYPAD_CLK_GATE_EN 7
#define ASIU_TOP_CLK_GATING_CTRL__CAN_CLK_GATE_EN 6
#define ASIU_TOP_CLK_GATING_CTRL__D1W_CLK_GATE_EN 5
#define ASIU_TOP_CLK_GATING_CTRL__LCD_CLK_GATE_EN 4
#define ASIU_TOP_CLK_GATING_CTRL__MIPI_DSI_CLK_GATE_EN 3
#define ASIU_TOP_CLK_GATING_CTRL__CAM_CLK_GATE_EN 2
#define ASIU_TOP_CLK_GATING_CTRL__AUD_CLK_GATE_EN 1
#define ASIU_TOP_CLK_GATING_CTRL__GFX_CLK_GATE_EN 0
#define ASIU_TOP_DFT_DP_MEM_CTRL 0x180aa03c
#define ASIU_TOP_DFT_PD_MEM_CTRL 0x180aa040
#define ASIU_TOP_DFT_SRF_MEM_CTRL 0x180aa044
#define ASIU_TOP_DFT_RF_MEM_CTRL 0x180aa048
#define ASIU_TOP_DFT_SP_MEM_CTRL 0x180aa04c
#define ASIU_PWM_SHUTDOWN 0x180aa5c0
#define ASIU_D1W_DIN 0x180ab000
#define ASIU_D1W_DOUT 0x180ab004
#define ASIU_D1W_ADR 0x180ab008
#define ASIU_D1W_CTL 0x180ab00c
#define AXI_PCIE_M0_IDM_IO_CONTROL_DIRECT 0x18101408
#define AXI_PCIE_M0_IDM_IO_CONTROL_DIRECT__CLK_ENABLE 0
#define AXI_PCIE_M1_IDM_IO_CONTROL_DIRECT 0x18102408
#define AXI_PCIE_M1_IDM_IO_CONTROL_DIRECT__CLK_ENABLE 0
#define AXI_PCIE_M0_IDM_M_IDM_RESET_CONTROL 0x18101800
#define AXI_PCIE_M0_IDM_M_IDM_RESET_CONTROL__RESET 0
#define AXI_PCIE_M1_IDM_M_IDM_RESET_CONTROL 0x18102800
#define AXI_PCIE_M1_IDM_M_IDM_RESET_CONTROL__RESET 0
#define CMICD_M0_IDM_IO_CONTROL_DIRECT 0x18103408
#define MHOST_M0_IDM_IO_CONTROL_DIRECT 0x18104408
#define MHOST_M0_IDM_IO_CONTROL_DIRECT__COHERENT_TRANSACTION_BYPASS 31
#define MHOST_M0_IDM_IO_CONTROL_DIRECT__COHERENT_TRANSACTION 30
#define MHOST_M0_IDM_IO_CONTROL_DIRECT__RESERVED_R 19
#define MHOST_M0_IDM_IO_CONTROL_DIRECT__RESERVED_WIDTH 11
#define MHOST_M0_IDM_IO_CONTROL_DIRECT__ARUSER_R 14
#define MHOST_M0_IDM_IO_CONTROL_DIRECT__ARUSER_WIDTH 5
#define MHOST_M0_IDM_IO_CONTROL_DIRECT__AWUSER_R 9
#define MHOST_M0_IDM_IO_CONTROL_DIRECT__AWUSER_WIDTH 5
#define MHOST_M0_IDM_IO_CONTROL_DIRECT__ARCACHE_R 5
#define MHOST_M0_IDM_IO_CONTROL_DIRECT__ARCACHE_WIDTH 4
#define MHOST_M0_IDM_IO_CONTROL_DIRECT__AWCACHE_R 1
#define MHOST_M0_IDM_IO_CONTROL_DIRECT__AWCACHE_WIDTH 4
#define MHOST_M0_IDM_IO_CONTROL_DIRECT__CLK_ENABLE 0
#define MHOST_M1_IDM_IO_CONTROL_DIRECT 0x18105408
#define MHOST_M1_IDM_IO_CONTROL_DIRECT__COHERENT_TRANSACTION_BYPASS 31
#define MHOST_M1_IDM_IO_CONTROL_DIRECT__COHERENT_TRANSACTION 30
#define MHOST_M1_IDM_IO_CONTROL_DIRECT__RESERVED_R 19
#define MHOST_M1_IDM_IO_CONTROL_DIRECT__RESERVED_WIDTH 11
#define MHOST_M1_IDM_IO_CONTROL_DIRECT__ARUSER_R 14
#define MHOST_M1_IDM_IO_CONTROL_DIRECT__ARUSER_WIDTH 5
#define MHOST_M1_IDM_IO_CONTROL_DIRECT__AWUSER_R 9
#define MHOST_M1_IDM_IO_CONTROL_DIRECT__AWUSER_WIDTH 5
#define MHOST_M1_IDM_IO_CONTROL_DIRECT__ARCACHE_R 5
#define MHOST_M1_IDM_IO_CONTROL_DIRECT__ARCACHE_WIDTH 4
#define MHOST_M1_IDM_IO_CONTROL_DIRECT__AWCACHE_R 1
#define MHOST_M1_IDM_IO_CONTROL_DIRECT__AWCACHE_WIDTH 4
#define MHOST_M1_IDM_IO_CONTROL_DIRECT__CLK_ENABLE 0
#define IHOST_S0_IO_CONTROL_DIRECT 0x18107408
#define IHOST_S0_IO_CONTROL_DIRECT__CLK_EN 0
#define IHOST_S0_RESET_CONTROL 0x18107800
#define IHOST_S0_RESET_CONTROL__RESET 0
#define SMAU_S0_IDM_IO_CONTROL_DIRECT 0x1810b408
#define SMAU_S0_IDM_IO_CONTROL_DIRECT__clk_enable 0
#define SMAU_S0_IDM_RESET_CONTROL 0x1810b800
#define SMAU_S0_IDM_RESET_CONTROL__RESET 0
#define AMAC_IDM0_IO_CONTROL_DIRECT 0x18110408
#define AMAC_IDM0_IO_CONTROL_DIRECT__CLK_EN 0
#define AMAC_IDM0_IDM_RESET_CONTROL 0x18110800
#define AMAC_IDM0_IDM_RESET_CONTROL__RESET 0
#define USB2D_IDM_IDM_IO_CONTROL_DIRECT 0x18111408
#define USB2D_IDM_IDM_IO_CONTROL_DIRECT__clk_enable 0

#ifdef CONFIG_CYGNUS_A0
#define DMAC_M0_IDM_IO_CONTROL_DIRECT 0x18114408
#else
#define DMAC_M0_IDM_IO_CONTROL_DIRECT 0x1810f408
#endif
#define DMAC_M0_IDM_IO_CONTROL_DIRECT__CLK_EN 0
#define DMAC_M0_IDM_RESET_CONTROL 0x18114800
#define DMAC_M0_IDM_RESET_CONTROL__RESET 0
#define SDIO_IDM0_IO_CONTROL_DIRECT 0x18116408
#define SDIO_IDM0_IO_CONTROL_DIRECT__clk_enable 0
#define SDIO_IDM0_IDM_RESET_CONTROL 0x18116800
#define SDIO_IDM0_IDM_RESET_CONTROL__RESET 0
#define SDIO_IDM1_IO_CONTROL_DIRECT 0x18117408
#define SDIO_IDM1_IO_CONTROL_DIRECT__clk_enable 0
#define SDIO_IDM1_IDM_RESET_CONTROL 0x18117800
#define SDIO_IDM1_IDM_RESET_CONTROL__RESET 0
#define A9JTAG_M0_IDM_IO_CONTROL_DIRECT 0x18118408
#define A9JTAG_M0_IDM_IO_CONTROL_DIRECT__CLK_GATING_EN 0
#define USB2D_IDM_IDM_RESET_CONTROL 0x18111800
#define USB2D_IDM_IDM_RESET_CONTROL__RESET 0
#define A9JTAG_M0_IDM_RESET_CONTROL 0x18118800
#define A9JTAG_M0_IDM_RESET_CONTROL__RESET 0
#define SRAM_S0_IDM_IO_CONTROL_DIRECT 0x1811b408
#define SRAM_S0_IDM_IO_CONTROL_DIRECT__clk_enable 0
#define SRAM_S0_IDM_RESET_CONTROL 0x1811b800
#define SRAM_S0_IDM_RESET_CONTROL__RESET 0
#define USB2_IDM_IDM_IO_CONTROL_DIRECT 0x18115408
#define USB2_IDM_IDM_IO_CONTROL_DIRECT__clk_enable 0
#define USB2_IDM_IDM_RESET_CONTROL 0x18115800
#define USB2_IDM_IDM_RESET_CONTROL__RESET 0
#define AMAC_IDM1_IO_CONTROL_DIRECT 0x1811f408
#define AMAC_IDM1_IO_CONTROL_DIRECT__CLK_EN 0
#define AMAC_IDM1_IDM_RESET_CONTROL 0x1811f800
#define AMAC_IDM1_IDM_RESET_CONTROL__RESET 0
#define APBX_IDM_IDM_IO_CONTROL_DIRECT 0x18130408
#define APBX_IDM_IDM_IO_CONTROL_DIRECT__clk_enable 0
#define APBX_IDM_IDM_RESET_CONTROL 0x18130800
#define APBX_IDM_IDM_RESET_CONTROL__RESET 0
#define APBY_IDM_IDM_IO_CONTROL_DIRECT 0x18131408
#define APBY_IDM_IDM_IO_CONTROL_DIRECT__clk_enable 0
#define APBY_IDM_IDM_RESET_CONTROL 0x18131800
#define APBY_IDM_IDM_RESET_CONTROL__RESET 0
#define APBZ_IDM_IDM_IO_CONTROL_DIRECT 0x18132408
#define APBZ_IDM_IDM_IO_CONTROL_DIRECT__clk_enable 0
#define APBZ_IDM_IDM_RESET_CONTROL 0x18132800
#define APBZ_IDM_IDM_RESET_CONTROL__RESET 0

#define IHOST_PROC_CLK_WR_ACCESS 0x19000000
#define IHOST_PROC_RST_A9_CORE_SOFT_RSTN 0x19000f08
#define IHOST_PROC_CLK_POLICY_FREQ 0x19000008
#define IHOST_PROC_CLK_POLICY_FREQ__POLICY0_FREQ_R 0
#define IHOST_PROC_CLK_POLICY_FREQ__POLICY0_FREQ_WIDTH 3
#define IHOST_PROC_CLK_POLICY_CTL 0x1900000c
#define IHOST_PROC_CLK_POLICY_CTL__GO 0
#define IHOST_PROC_CLK_POLICY_CTL__GO_AC 1
#define IHOST_PROC_CLK_POLICY0_MASK 0x19000010
#define IHOST_PROC_CLK_POLICY1_MASK 0x19000014
#define IHOST_PROC_CLK_POLICY2_MASK 0x19000018
#define IHOST_PROC_CLK_POLICY3_MASK 0x1900001c
#define IHOST_PROC_CLK_LVM_EN 0x19000034
#define IHOST_PROC_CLK_LVM_EN__POLICY_CONFIG_EN 0
#define IHOST_PROC_CLK_CORE0_CLKGATE 0x19000200
#define IHOST_PROC_CLK_CORE0_CLKGATE__arm_clk_en 0
#define IHOST_PROC_CLK_CORE0_CLKGATE__arm_stprsts 16
#define IHOST_PROC_CLK_CORE1_CLKGATE 0x19000204
#define IHOST_PROC_CLK_ARM_SWITCH_CLKGATE 0x19000210
#define IHOST_PROC_CLK_ARM_PERIPH_CLKGATE 0x19000300
#define IHOST_PROC_CLK_APB0_CLKGATE 0x19000400
#define IHOST_PROC_CLK_PL310_DIV 0x19000A00
#define IHOST_PROC_CLK_PL310_DIV_TRIGGER 0x19000A04
#define IHOST_PROC_CLK_ARM_SWITCH_DIV 0x19000A08
#define IHOST_PROC_CLK_ARM_SWITCH_TRIGGER 0x19000A0C
#define IHOST_PROC_CLK_APB_DIV 0x19000A10
#define IHOST_PROC_CLK_APB_DIV_TRIGGER 0x19000A14
#define IHOST_PROC_CLK_PLLARMA 0x19000c00
#define IHOST_PROC_CLK_PLLARMA__PLLARM_LOCK 28
#define IHOST_PROC_CLK_PLLARMA__PLLARM_PDIV_R 24
#define IHOST_PROC_CLK_PLLARMA__PLLARM_PDIV_WIDTH 4
#define IHOST_PROC_CLK_PLLARMA__PLLARM_NDIV_INT_R 8
#define IHOST_PROC_CLK_PLLARMA__PLLARM_NDIV_INT_WIDTH 10
#define IHOST_PROC_CLK_PLLARMA__PLLARM_LOCK_RAW 7
#define IHOST_PROC_CLK_PLLARMA__PLLARM_LOCK_LATCH 6
#define IHOST_PROC_CLK_PLLARMA__PLLARM_FLOCK 5
#define IHOST_PROC_CLK_PLLARMA__PLLARM_IDLE_PWRDWN_SW_OVRRIDE 4
#define IHOST_PROC_CLK_PLLARMA__PLLARM_PWRDWN 3
#define IHOST_PROC_CLK_PLLARMA__PLLARM_SOFT_POST_RESETB 1
#define IHOST_PROC_CLK_PLLARMA__PLLARM_SOFT_RESETB 0
#define IHOST_PROC_CLK_PLLARMB 0x19000c04
#define IHOST_PROC_CLK_PLLARMB__PLLARM_NDIV_FRAC_R 0
#define IHOST_PROC_CLK_PLLARMB__PLLARM_NDIV_FRAC_WIDTH 20
#define IHOST_PROC_CLK_PLLARMC 0x19000c08
#define IHOST_PROC_CLK_PLLARMC__PLLARM_LOAD_EN 11
#define IHOST_PROC_CLK_PLLARMC__PLLARM_HOLD 10
#define IHOST_PROC_CLK_PLLARMC__PLLARM_MDIV_R 0
#define IHOST_PROC_CLK_PLLARMC__PLLARM_MDIV_WIDTH 8
#define IHOST_PROC_CLK_PLLARMCTRL0 0x19000c0c
#define IHOST_PROC_CLK_PLLARMCTRL1 0x19000c10
#define IHOST_PROC_CLK_PLLARMCTRL2 0x19000c14
#define IHOST_PROC_CLK_PLLARMCTRL3 0x19000c18
#define IHOST_PROC_CLK_PLLARMCTRL3__START_UPDATE 17
#define IHOST_PROC_CLK_PLLARMCTRL5 0x19000c20
#define IHOST_PROC_CLK_PLLARMCTRL5__PLLARM_H_LOAD_EN 11
#define IHOST_PROC_CLK_PLLARMCTRL5__PLLARM_H_HOLD 10
#define IHOST_PROC_CLK_PLLARMCTRL5__PLLARM_H_MDIV_R 0
#define IHOST_PROC_CLK_PLLARMCTRL5__PLLARM_H_MDIV_WIDTH 8
#define IHOST_PROC_CLK_PLLARM_OFFSET 0x19000c24
#define IHOST_PROC_CLK_ARM_DIV 0x19000e00
#define IHOST_PROC_CLK_ARM_DIV__priv_access_mode 31
#define IHOST_PROC_CLK_ARM_DIV__neon_clock_off 14
#define IHOST_PROC_CLK_ARM_DIV__core_clock_off_R 12
#define IHOST_PROC_CLK_ARM_DIV__core_clock_off_WIDTH 2
#define IHOST_PROC_CLK_ARM_DIV__apb0_free_div_override 11
#define IHOST_PROC_CLK_ARM_DIV__apb0_free_div_R 8
#define IHOST_PROC_CLK_ARM_DIV__apb0_free_div_WIDTH 3
#define IHOST_PROC_CLK_ARM_DIV__arm_switch_div_override 7
#define IHOST_PROC_CLK_ARM_DIV__arm_switch_div_R 5
#define IHOST_PROC_CLK_ARM_DIV__arm_switch_div_WIDTH 2
#define IHOST_PROC_CLK_ARM_DIV__arm_pll_select_override 4
#define IHOST_PROC_CLK_ARM_DIV__arm_pll_select_R 0
#define IHOST_PROC_CLK_ARM_DIV__arm_pll_select_WIDTH 4
#define IHOST_PROC_CLK_POLICY_DBG 0x19000ec0
#define IHOST_PROC_CLK_POLICY_DBG__ACT_FREQ_R 12
#define IHOST_PROC_CLK_POLICY_DBG__ACT_FREQ_WIDTH 3
#define IHOST_PROC_CLK_POLICY_DBG__TGT_FREQ_R 8
#define IHOST_PROC_CLK_POLICY_DBG__TGT_FREQ_WIDTH 3
#define IHOST_PROC_CLK_POLICY_DBG__ACT_POLICY_R 4
#define IHOST_PROC_CLK_POLICY_DBG__ACT_POLICY_WIDTH 2

#define IHOST_SCU_CONTROL 0x19020000
#define IHOST_SCU_CONFIG 0x19020004
#define IHOST_SCU_POWER_STATUS 0x19020008
#define IHOST_SCU_FILTER_START 0x19020040
#define IHOST_SCU_FILTER_END 0x19020044
#define IHOST_SCU_ACCESS_CONTROL 0x19020050
#define IHOST_SCU_SECURE_ACCESS 0x19020054
#define IHOST_GICCPU_CONTROL 0x19020100
#define IHOST_GICCPU_PRIORITY_MASK 0x19020104
#define IHOST_GICCPU_BIN_PT 0x19020108
#define IHOST_GICCPU_INT_ACK 0x1902010c
#define IHOST_GICCPU_EOI 0x19020110
#define IHOST_GICCPU_RUN_PRIORITY 0x19020114
#define IHOST_GICCPU_HI_PEND 0x19020118
#define IHOST_GICCPU_ALIAS_BIN_PT_NS 0x1902011c
#define IHOST_GICCPU_INT_CFG 0x19020140
#define IHOST_GICCPU_INT_FIQ_SET 0x19020144
#define IHOST_GICCPU_INTEG_MATCH 0x19020150
#define IHOST_GICCPU_INTEG_ENABLE 0x19020154
#define IHOST_GICCPU_CPU_IDENT 0x190201fc
#define IHOST_GTIM_GLOB_LOW 0x19020200
#define IHOST_GTIM_GLOB_HI 0x19020204
#define IHOST_GTIM_GLOB_CTRL 0x19020208
#define IHOST_GTIM_GLOB_CTRL__Prescaler_G_R 8
#define IHOST_GTIM_GLOB_CTRL__Prescaler_G_WIDTH 8
#define IHOST_GTIM_GLOB_CTRL__Autoincr_en_G 3
#define IHOST_GTIM_GLOB_CTRL__IRQ_en_G 2
#define IHOST_GTIM_GLOB_CTRL__Comp_en_G 1
#define IHOST_GTIM_GLOB_CTRL__Timer_en_G 0
#define IHOST_GTIM_GLOB_STATUS 0x1902020c
#define IHOST_GTIM_GLOB_COMP_LOW 0x19020210
#define IHOST_GTIM_GLOB_COMP_HI 0x19020214
#define IHOST_GTIM_GLOB_INCR 0x19020218
#define IHOST_PTIM_TIMER_LOAD 0x19020600
#define IHOST_PTIM_TIMER_COUNTER 0x19020604
#define IHOST_PTIM_TIMER_CTRL 0x19020608
#define IHOST_PTIM_TIMER_STATUS 0x1902060c
#define IHOST_PTIM_WATCHDOG_LOAD 0x19020620
#define IHOST_PTIM_WATCHDOG_COUNTER 0x19020624
#define IHOST_PTIM_WATCHDOG_CTRL 0x19020628
#define IHOST_PTIM_WATCHDOG_STATUS 0x1902062c
#define IHOST_PTIM_WATCHDOG_RESET_STATUS 0x19020630
#define IHOST_PTIM_WATCHDOG_DISABLE 0x19020634
#define IHOST_GICDIST_enable_s 0x19021000
#define IHOST_GICDIST_ic_type_reg 0x19021004
#define IHOST_GICDIST_dist_ident_reg 0x19021008
#define IHOST_GICDIST_int_security0 0x19021080
#define IHOST_GICDIST_int_security1 0x19021084
#define IHOST_GICDIST_int_security2 0x19021088
#define IHOST_GICDIST_int_security3 0x1902108c
#define IHOST_GICDIST_int_security4 0x19021090
#define IHOST_GICDIST_int_security5 0x19021094
#define IHOST_GICDIST_int_security6 0x19021098
#define IHOST_GICDIST_int_security7 0x1902109c
#define IHOST_GICDIST_enable_set0 0x19021100
#define IHOST_GICDIST_enable_set1 0x19021104
#define IHOST_GICDIST_enable_set2 0x19021108
#define IHOST_GICDIST_enable_set3 0x1902110c
#define IHOST_GICDIST_enable_set4 0x19021110
#define IHOST_GICDIST_enable_set5 0x19021114
#define IHOST_GICDIST_enable_set6 0x19021118
#define IHOST_GICDIST_enable_set7 0x1902111c
#define IHOST_GICDIST_enable_clr0 0x19021180
#define IHOST_GICDIST_enable_clr1 0x19021184
#define IHOST_GICDIST_enable_clr2 0x19021188
#define IHOST_GICDIST_enable_clr3 0x1902118c
#define IHOST_GICDIST_enable_clr4 0x19021190
#define IHOST_GICDIST_enable_clr5 0x19021194
#define IHOST_GICDIST_enable_clr6 0x19021198
#define IHOST_GICDIST_enable_clr7 0x1902119c
#define IHOST_GICDIST_pending_set0 0x19021200
#define IHOST_GICDIST_pending_set1 0x19021204
#define IHOST_GICDIST_pending_set2 0x19021208
#define IHOST_GICDIST_pending_set3 0x1902120c
#define IHOST_GICDIST_pending_set4 0x19021210
#define IHOST_GICDIST_pending_set5 0x19021214
#define IHOST_GICDIST_pending_set6 0x19021218
#define IHOST_GICDIST_pending_set7 0x1902121c
#define IHOST_GICDIST_pending_clr0 0x19021280
#define IHOST_GICDIST_pending_clr1 0x19021284
#define IHOST_GICDIST_pending_clr2 0x19021288
#define IHOST_GICDIST_pending_clr3 0x1902128c
#define IHOST_GICDIST_pending_clr4 0x19021290
#define IHOST_GICDIST_pending_clr5 0x19021294
#define IHOST_GICDIST_pending_clr6 0x19021298
#define IHOST_GICDIST_pending_clr7 0x1902129c
#define IHOST_GICDIST_active_status0 0x19021300
#define IHOST_GICDIST_active_status1 0x19021304
#define IHOST_GICDIST_active_status2 0x19021308
#define IHOST_GICDIST_active_status3 0x1902130c
#define IHOST_GICDIST_active_status4 0x19021310
#define IHOST_GICDIST_active_status5 0x19021314
#define IHOST_GICDIST_active_status6 0x19021318
#define IHOST_GICDIST_active_status7 0x1902131c
#define IHOST_GICDIST_priority_level0 0x19021400
#define IHOST_L2C_CACHE_ID 0x19022000
#define IHOST_L2C_CACHE_TYPE 0x19022004
#define IHOST_L2C_CONTROL 0x19022100
#define IHOST_L2C_AUX_CONTROL 0x19022104
#define IHOST_L2C_TAG_RAM_CTRL 0x19022108
#define IHOST_L2C_DATA_RAM_CTRL 0x1902210c
#define IHOST_L2C_EVENT_CTR_CTRL 0x19022200
#define IHOST_L2C_EVENT_CTR_CFG0 0x19022204
#define IHOST_L2C_EVENT_CTR_CFG1 0x19022208
#define IHOST_L2C_EVENT_CTR0 0x1902220c
#define IHOST_L2C_EVENT_CTR1 0x19022210
#define IHOST_L2C_INT_MASK 0x19022214
#define IHOST_L2C_INT_STATUS 0x19022218
#define IHOST_L2C_INT_RAW_STATUS 0x1902221c
#define IHOST_L2C_INT_CLEAR 0x19022220
#define IHOST_L2C_CACHE_SYNC 0x19022730
#define IHOST_L2C_INV_PA 0x19022770
#define IHOST_L2C_INV_WAY 0x1902277c
#define IHOST_L2C_CLEAN_PA 0x190227b0
#define IHOST_L2C_CLEAN_INDEX_WAY 0x190227b8
#define IHOST_L2C_CLEAN_WAY 0x190227bc
#define IHOST_L2C_C_I_PA 0x190227f0
#define IHOST_L2C_C_I_INDEX_WAY 0x190227f8
#define IHOST_L2C_C_I_WAY 0x190227fc
#define IHOST_L2C_DATA_LOCKDOWN 0x19022900
#define IHOST_L2C_INSTR_LOCKDOWN 0x19022904
#define IHOST_L2C_LOCK_LINE_EN 0x19022950
#define IHOST_L2C_UNLOCK_WAY 0x19022954
#define IHOST_L2C_FILT_START 0x19022c00
#define IHOST_L2C_FILT_END 0x19022c04
#define IHOST_L2C_DEBUG_CTRL 0x19022f40
#define IHOST_L2C_PREFETCH_OFFS 0x19022f60
#define IHOST_L2C_PWR_CTRL 0x19022f80


#define AXIIC_dmu_m0_fn_mod 0x1a05a108

#define SMAUIC_peripheral_ID4 0xf8001fd0
#define SMAU_CRYPTO_S0_IDM_IO_CONTROL_DIRECT 0xf8100408
#define SMAU_CRYPTO_S0_IDM_IO_CONTROL_DIRECT__clk_enable_R 0
#define SMAU_CRYPTO_S0_IDM_IO_CONTROL_DIRECT__clk_enable_WIDTH 32
#define SMAU_CRYPTO_S0_IDM_RESET_CONTROL 0xf8100800
#define SMAU_CRYPTO_S0_IDM_RESET_CONTROL__RESET 0
#define ROM_S0_IDM_IO_CONTROL_DIRECT 0xf8104408
#define ROM_S0_IDM_IO_CONTROL_DIRECT__clk_enable 0
#define NAND_IDM_IDM_IO_CONTROL_DIRECT 0xf8105408
#define NAND_IDM_IDM_IO_CONTROL_DIRECT__clk_enable 0
#define QSPI_IDM_IDM_IO_CONTROL_DIRECT 0xf8106408
#define QSPI_IDM_IDM_IO_CONTROL_DIRECT__clk_enable 0
#define PNOR_IDM_IDM_IO_CONTROL_DIRECT 0xf8107408
#define PNOR_IDM_IDM_IO_CONTROL_DIRECT__clk_enable 0
#define SMAU_CRYPTO_M0_IDM_INTERRUPT_STATUS 0xf810ba00



#endif//_SOC_REGS_H
