\hypertarget{classv8_1_1internal_1_1AssemblerRISCVB}{}\doxysection{v8\+::internal\+::Assembler\+RISCVB Class Reference}
\label{classv8_1_1internal_1_1AssemblerRISCVB}\index{v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}}


{\ttfamily \#include $<$extension-\/riscv-\/b.\+h$>$}



Inheritance diagram for v8\+::internal\+::Assembler\+RISCVB\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{classv8_1_1internal_1_1AssemblerRISCVB__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for v8\+::internal\+::Assembler\+RISCVB\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=260pt]{classv8_1_1internal_1_1AssemblerRISCVB__coll__graph}
\end{center}
\end{figure}
\doxysubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVB_af615c75817f62f2869acf0a7efe5066c}{sh1add}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVB_a68bd779a260c35bcd662b61477840bd8}{sh2add}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVB_a95c5a12291f57af5a44060f48fb84001}{sh3add}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVB_a326b7066346c3fa99cc4121cad9afe8a}{andn}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVB_a9c6b3c497119aad6f0fc8d30a2e1f643}{orn}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVB_a43e8760f64ce877dd70ae5625dfa5f10}{xnor}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVB_af188d355709d2e240f752b6a5467e96a}{clz}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVB_aa8dce96fbd61b37e487797cad017d78a}{ctz}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVB_a7fb96bb6e0d6d38a98305e5a18fb7201}{cpop}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVB_a2211c7abd0d662a559e40c7799116846}{max}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVB_ab90d9a5f6db6d7279c3e51a91d07d6b5}{maxu}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVB_a047a9b355e7b77198b59d8617beb5ed5}{min}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVB_a41a6fb9ea7a509c23c0d507a5f3c7e94}{minu}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVB_aae06f7a86023f03b75b2ff55f50c3452}{sextb}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVB_a8148958cc99e3f1ded821b4e4243d03d}{sexth}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVB_a88b61c116a8aaaea7247ecd9301e96df}{zexth}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVB_a683776d601fac3549718c5029dca45e8}{rol}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVB_a8005fc9473cb1d8ce466140809fe8443}{ror}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVB_af6cc6eeaebb0223d2487134f555c15d4}{rori}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, uint8\+\_\+t shamt)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVB_ac776025002dcdcb535e46587e98a0edc}{orcb}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVB_aa522f2cbaa35fb5d24598e910439ef70}{rev8}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVB_a5c73043d093794a8d1cf58ee9db4c2f6}{bclr}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVB_ab6ae82ef3e01f2754072beb43c21b20f}{bclri}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, uint8\+\_\+t shamt)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVB_a3b82b87c2de69a17633ffe8e09856942}{bext}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVB_a693c255c47f1d5ccfeafd08cf6a4d055}{bexti}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, uint8\+\_\+t shamt)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVB_a5b176f190668933e23628279cd181f21}{binv}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVB_aad1d39849c271ca58453ab64930c64bd}{binvi}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, uint8\+\_\+t shamt)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVB_af25ec298ffb42e5222f8e6bf7a0ba640}{bset}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs2)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRISCVB_a26d0585c773882a6d6556a5b91eb82db}{bseti}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rd, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rs1, uint8\+\_\+t shamt)
\end{DoxyCompactItemize}
\doxysubsection*{Additional Inherited Members}


\doxysubsection{Detailed Description}


Definition at line 15 of file extension-\/riscv-\/b.\+h.



\doxysubsection{Member Function Documentation}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVB_a326b7066346c3fa99cc4121cad9afe8a}\label{classv8_1_1internal_1_1AssemblerRISCVB_a326b7066346c3fa99cc4121cad9afe8a}} 
\index{v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}!andn@{andn}}
\index{andn@{andn}!v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}}
\doxysubsubsection{\texorpdfstring{andn()}{andn()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVB\+::andn (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})}



Definition at line 39 of file extension-\/riscv-\/b.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{39                                                                   \{}
\DoxyCodeLine{40   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a80a20f91bb79415095888c2bf7a51c56}{GenInstrALU\_rr}}(0b0100000, 0b111, rd, rs1, rs2);}
\DoxyCodeLine{41 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+ALU\+\_\+rr().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVB_a326b7066346c3fa99cc4121cad9afe8a_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVB_a5c73043d093794a8d1cf58ee9db4c2f6}\label{classv8_1_1internal_1_1AssemblerRISCVB_a5c73043d093794a8d1cf58ee9db4c2f6}} 
\index{v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}!bclr@{bclr}}
\index{bclr@{bclr}!v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}}
\doxysubsubsection{\texorpdfstring{bclr()}{bclr()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVB\+::bclr (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})}



Definition at line 141 of file extension-\/riscv-\/b.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{141                                                                   \{}
\DoxyCodeLine{142   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a80a20f91bb79415095888c2bf7a51c56}{GenInstrALU\_rr}}(0b0100100, 0b001, rd, rs1, rs2);}
\DoxyCodeLine{143 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+ALU\+\_\+rr().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVB_a5c73043d093794a8d1cf58ee9db4c2f6_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVB_ab6ae82ef3e01f2754072beb43c21b20f}\label{classv8_1_1internal_1_1AssemblerRISCVB_ab6ae82ef3e01f2754072beb43c21b20f}} 
\index{v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}!bclri@{bclri}}
\index{bclri@{bclri}!v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}}
\doxysubsubsection{\texorpdfstring{bclri()}{bclri()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVB\+::bclri (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{uint8\+\_\+t}]{shamt }\end{DoxyParamCaption})}



Definition at line 145 of file extension-\/riscv-\/b.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{145                                                                    \{}
\DoxyCodeLine{146 \textcolor{preprocessor}{\#ifdef V8\_TARGET\_ARCH\_RISCV64}}
\DoxyCodeLine{147   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_afb4629a9458575e00a5f9feaaf73ee6f}{GenInstrIShift}}(0b010010, 0b001, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97a9fb834357981096ccf8c496043a6c16c}{OP\_IMM}}, rd, rs, shamt);}
\DoxyCodeLine{148 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{149   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a04a0df783c64e7f1e226d6a8927f54cb}{GenInstrIShiftW}}(0b0100100, 0b001, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97a9fb834357981096ccf8c496043a6c16c}{OP\_IMM}}, rd, rs, shamt);}
\DoxyCodeLine{150 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{151 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+IShift(), v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+IShift\+W(), and v8\+::internal\+::\+OP\+\_\+\+IMM.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVB_ab6ae82ef3e01f2754072beb43c21b20f_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVB_a3b82b87c2de69a17633ffe8e09856942}\label{classv8_1_1internal_1_1AssemblerRISCVB_a3b82b87c2de69a17633ffe8e09856942}} 
\index{v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}!bext@{bext}}
\index{bext@{bext}!v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}}
\doxysubsubsection{\texorpdfstring{bext()}{bext()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVB\+::bext (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})}



Definition at line 152 of file extension-\/riscv-\/b.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{152                                                                   \{}
\DoxyCodeLine{153   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a80a20f91bb79415095888c2bf7a51c56}{GenInstrALU\_rr}}(0b0100100, 0b101, rd, rs1, rs2);}
\DoxyCodeLine{154 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+ALU\+\_\+rr().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVB_a3b82b87c2de69a17633ffe8e09856942_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVB_a693c255c47f1d5ccfeafd08cf6a4d055}\label{classv8_1_1internal_1_1AssemblerRISCVB_a693c255c47f1d5ccfeafd08cf6a4d055}} 
\index{v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}!bexti@{bexti}}
\index{bexti@{bexti}!v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}}
\doxysubsubsection{\texorpdfstring{bexti()}{bexti()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVB\+::bexti (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{uint8\+\_\+t}]{shamt }\end{DoxyParamCaption})}



Definition at line 155 of file extension-\/riscv-\/b.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{155                                                                     \{}
\DoxyCodeLine{156 \textcolor{preprocessor}{\#ifdef V8\_TARGET\_ARCH\_RISCV64}}
\DoxyCodeLine{157   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_afb4629a9458575e00a5f9feaaf73ee6f}{GenInstrIShift}}(0b010010, 0b101, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97a9fb834357981096ccf8c496043a6c16c}{OP\_IMM}}, rd, rs1, shamt);}
\DoxyCodeLine{158 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{159   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a04a0df783c64e7f1e226d6a8927f54cb}{GenInstrIShiftW}}(0b0100100, 0b101, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97a9fb834357981096ccf8c496043a6c16c}{OP\_IMM}}, rd, rs1, shamt);}
\DoxyCodeLine{160 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{161 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+IShift(), v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+IShift\+W(), and v8\+::internal\+::\+OP\+\_\+\+IMM.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVB_a693c255c47f1d5ccfeafd08cf6a4d055_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVB_a5b176f190668933e23628279cd181f21}\label{classv8_1_1internal_1_1AssemblerRISCVB_a5b176f190668933e23628279cd181f21}} 
\index{v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}!binv@{binv}}
\index{binv@{binv}!v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}}
\doxysubsubsection{\texorpdfstring{binv()}{binv()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVB\+::binv (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})}



Definition at line 162 of file extension-\/riscv-\/b.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{162                                                                   \{}
\DoxyCodeLine{163   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a80a20f91bb79415095888c2bf7a51c56}{GenInstrALU\_rr}}(0b0110100, 0b001, rd, rs1, rs2);}
\DoxyCodeLine{164 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+ALU\+\_\+rr().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVB_a5b176f190668933e23628279cd181f21_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVB_aad1d39849c271ca58453ab64930c64bd}\label{classv8_1_1internal_1_1AssemblerRISCVB_aad1d39849c271ca58453ab64930c64bd}} 
\index{v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}!binvi@{binvi}}
\index{binvi@{binvi}!v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}}
\doxysubsubsection{\texorpdfstring{binvi()}{binvi()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVB\+::binvi (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{uint8\+\_\+t}]{shamt }\end{DoxyParamCaption})}



Definition at line 165 of file extension-\/riscv-\/b.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{165                                                                     \{}
\DoxyCodeLine{166 \textcolor{preprocessor}{\#ifdef V8\_TARGET\_ARCH\_RISCV64}}
\DoxyCodeLine{167   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_afb4629a9458575e00a5f9feaaf73ee6f}{GenInstrIShift}}(0b011010, 0b001, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97a9fb834357981096ccf8c496043a6c16c}{OP\_IMM}}, rd, rs1, shamt);}
\DoxyCodeLine{168 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{169   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a04a0df783c64e7f1e226d6a8927f54cb}{GenInstrIShiftW}}(0b0110100, 0b001, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97a9fb834357981096ccf8c496043a6c16c}{OP\_IMM}}, rd, rs1, shamt);}
\DoxyCodeLine{170 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{171 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+IShift(), v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+IShift\+W(), and v8\+::internal\+::\+OP\+\_\+\+IMM.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVB_aad1d39849c271ca58453ab64930c64bd_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVB_af25ec298ffb42e5222f8e6bf7a0ba640}\label{classv8_1_1internal_1_1AssemblerRISCVB_af25ec298ffb42e5222f8e6bf7a0ba640}} 
\index{v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}!bset@{bset}}
\index{bset@{bset}!v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}}
\doxysubsubsection{\texorpdfstring{bset()}{bset()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVB\+::bset (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})}



Definition at line 172 of file extension-\/riscv-\/b.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{172                                                                   \{}
\DoxyCodeLine{173   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a80a20f91bb79415095888c2bf7a51c56}{GenInstrALU\_rr}}(0b0010100, 0b001, rd, rs1, rs2);}
\DoxyCodeLine{174 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+ALU\+\_\+rr().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVB_af25ec298ffb42e5222f8e6bf7a0ba640_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVB_a26d0585c773882a6d6556a5b91eb82db}\label{classv8_1_1internal_1_1AssemblerRISCVB_a26d0585c773882a6d6556a5b91eb82db}} 
\index{v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}!bseti@{bseti}}
\index{bseti@{bseti}!v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}}
\doxysubsubsection{\texorpdfstring{bseti()}{bseti()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVB\+::bseti (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{uint8\+\_\+t}]{shamt }\end{DoxyParamCaption})}



Definition at line 175 of file extension-\/riscv-\/b.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{175                                                                     \{}
\DoxyCodeLine{176 \textcolor{preprocessor}{\#ifdef V8\_TARGET\_ARCH\_RISCV64}}
\DoxyCodeLine{177   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_afb4629a9458575e00a5f9feaaf73ee6f}{GenInstrIShift}}(0b001010, 0b001, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97a9fb834357981096ccf8c496043a6c16c}{OP\_IMM}}, rd, rs1, shamt);}
\DoxyCodeLine{178 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{179   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a04a0df783c64e7f1e226d6a8927f54cb}{GenInstrIShiftW}}(0b0010100, 0b001, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97a9fb834357981096ccf8c496043a6c16c}{OP\_IMM}}, rd, rs1, shamt);}
\DoxyCodeLine{180 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{181 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+IShift(), v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+IShift\+W(), and v8\+::internal\+::\+OP\+\_\+\+IMM.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVB_a26d0585c773882a6d6556a5b91eb82db_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVB_af188d355709d2e240f752b6a5467e96a}\label{classv8_1_1internal_1_1AssemblerRISCVB_af188d355709d2e240f752b6a5467e96a}} 
\index{v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}!clz@{clz}}
\index{clz@{clz}!v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}}
\doxysubsubsection{\texorpdfstring{clz()}{clz()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVB\+::clz (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs }\end{DoxyParamCaption})}



Definition at line 49 of file extension-\/riscv-\/b.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{49                                                   \{}
\DoxyCodeLine{50   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a04a0df783c64e7f1e226d6a8927f54cb}{GenInstrIShiftW}}(0b0110000, 0b001, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97a9fb834357981096ccf8c496043a6c16c}{OP\_IMM}}, rd, rs, 0);}
\DoxyCodeLine{51 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+IShift\+W(), and v8\+::internal\+::\+OP\+\_\+\+IMM.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVB_af188d355709d2e240f752b6a5467e96a_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVB_a7fb96bb6e0d6d38a98305e5a18fb7201}\label{classv8_1_1internal_1_1AssemblerRISCVB_a7fb96bb6e0d6d38a98305e5a18fb7201}} 
\index{v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}!cpop@{cpop}}
\index{cpop@{cpop}!v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}}
\doxysubsubsection{\texorpdfstring{cpop()}{cpop()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVB\+::cpop (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs }\end{DoxyParamCaption})}



Definition at line 55 of file extension-\/riscv-\/b.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{55                                                    \{}
\DoxyCodeLine{56   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a04a0df783c64e7f1e226d6a8927f54cb}{GenInstrIShiftW}}(0b0110000, 0b001, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97a9fb834357981096ccf8c496043a6c16c}{OP\_IMM}}, rd, rs, 2);}
\DoxyCodeLine{57 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+IShift\+W(), and v8\+::internal\+::\+OP\+\_\+\+IMM.



Referenced by v8\+::internal\+::\+Macro\+Assembler\+::\+Popcnt32().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVB_a7fb96bb6e0d6d38a98305e5a18fb7201_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVB_a7fb96bb6e0d6d38a98305e5a18fb7201_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVB_aa8dce96fbd61b37e487797cad017d78a}\label{classv8_1_1internal_1_1AssemblerRISCVB_aa8dce96fbd61b37e487797cad017d78a}} 
\index{v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}!ctz@{ctz}}
\index{ctz@{ctz}!v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}}
\doxysubsubsection{\texorpdfstring{ctz()}{ctz()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVB\+::ctz (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs }\end{DoxyParamCaption})}



Definition at line 52 of file extension-\/riscv-\/b.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{52                                                   \{}
\DoxyCodeLine{53   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a04a0df783c64e7f1e226d6a8927f54cb}{GenInstrIShiftW}}(0b0110000, 0b001, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97a9fb834357981096ccf8c496043a6c16c}{OP\_IMM}}, rd, rs, 1);}
\DoxyCodeLine{54 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+IShift\+W(), and v8\+::internal\+::\+OP\+\_\+\+IMM.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVB_aa8dce96fbd61b37e487797cad017d78a_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVB_a2211c7abd0d662a559e40c7799116846}\label{classv8_1_1internal_1_1AssemblerRISCVB_a2211c7abd0d662a559e40c7799116846}} 
\index{v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}!max@{max}}
\index{max@{max}!v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}}
\doxysubsubsection{\texorpdfstring{max()}{max()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVB\+::max (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})}



Definition at line 70 of file extension-\/riscv-\/b.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{70                                                                  \{}
\DoxyCodeLine{71   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a80a20f91bb79415095888c2bf7a51c56}{GenInstrALU\_rr}}(0b0000101, 0b110, rd, rs1, rs2);}
\DoxyCodeLine{72 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+ALU\+\_\+rr().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVB_a2211c7abd0d662a559e40c7799116846_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVB_ab90d9a5f6db6d7279c3e51a91d07d6b5}\label{classv8_1_1internal_1_1AssemblerRISCVB_ab90d9a5f6db6d7279c3e51a91d07d6b5}} 
\index{v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}!maxu@{maxu}}
\index{maxu@{maxu}!v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}}
\doxysubsubsection{\texorpdfstring{maxu()}{maxu()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVB\+::maxu (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})}



Definition at line 73 of file extension-\/riscv-\/b.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{73                                                                   \{}
\DoxyCodeLine{74   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a80a20f91bb79415095888c2bf7a51c56}{GenInstrALU\_rr}}(0b0000101, 0b111, rd, rs1, rs2);}
\DoxyCodeLine{75 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+ALU\+\_\+rr().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVB_ab90d9a5f6db6d7279c3e51a91d07d6b5_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVB_a047a9b355e7b77198b59d8617beb5ed5}\label{classv8_1_1internal_1_1AssemblerRISCVB_a047a9b355e7b77198b59d8617beb5ed5}} 
\index{v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}!min@{min}}
\index{min@{min}!v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}}
\doxysubsubsection{\texorpdfstring{min()}{min()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVB\+::min (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})}



Definition at line 76 of file extension-\/riscv-\/b.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{76                                                                  \{}
\DoxyCodeLine{77   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a80a20f91bb79415095888c2bf7a51c56}{GenInstrALU\_rr}}(0b0000101, 0b100, rd, rs1, rs2);}
\DoxyCodeLine{78 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+ALU\+\_\+rr().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVB_a047a9b355e7b77198b59d8617beb5ed5_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVB_a41a6fb9ea7a509c23c0d507a5f3c7e94}\label{classv8_1_1internal_1_1AssemblerRISCVB_a41a6fb9ea7a509c23c0d507a5f3c7e94}} 
\index{v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}!minu@{minu}}
\index{minu@{minu}!v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}}
\doxysubsubsection{\texorpdfstring{minu()}{minu()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVB\+::minu (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})}



Definition at line 79 of file extension-\/riscv-\/b.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{79                                                                   \{}
\DoxyCodeLine{80   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a80a20f91bb79415095888c2bf7a51c56}{GenInstrALU\_rr}}(0b0000101, 0b101, rd, rs1, rs2);}
\DoxyCodeLine{81 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+ALU\+\_\+rr().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVB_a41a6fb9ea7a509c23c0d507a5f3c7e94_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVB_ac776025002dcdcb535e46587e98a0edc}\label{classv8_1_1internal_1_1AssemblerRISCVB_ac776025002dcdcb535e46587e98a0edc}} 
\index{v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}!orcb@{orcb}}
\index{orcb@{orcb}!v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}}
\doxysubsubsection{\texorpdfstring{orcb()}{orcb()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVB\+::orcb (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs }\end{DoxyParamCaption})}



Definition at line 105 of file extension-\/riscv-\/b.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{105                                                    \{}
\DoxyCodeLine{106   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_ab389e96929073a7672c9fef77db876c1}{GenInstrI}}(0b101, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97a9fb834357981096ccf8c496043a6c16c}{OP\_IMM}}, rd, rs, 0b001010000111);}
\DoxyCodeLine{107 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+I(), and v8\+::internal\+::\+OP\+\_\+\+IMM.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVB_ac776025002dcdcb535e46587e98a0edc_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVB_a9c6b3c497119aad6f0fc8d30a2e1f643}\label{classv8_1_1internal_1_1AssemblerRISCVB_a9c6b3c497119aad6f0fc8d30a2e1f643}} 
\index{v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}!orn@{orn}}
\index{orn@{orn}!v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}}
\doxysubsubsection{\texorpdfstring{orn()}{orn()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVB\+::orn (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})}



Definition at line 42 of file extension-\/riscv-\/b.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{42                                                                  \{}
\DoxyCodeLine{43   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a80a20f91bb79415095888c2bf7a51c56}{GenInstrALU\_rr}}(0b0100000, 0b110, rd, rs1, rs2);}
\DoxyCodeLine{44 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+ALU\+\_\+rr().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVB_a9c6b3c497119aad6f0fc8d30a2e1f643_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVB_aa522f2cbaa35fb5d24598e910439ef70}\label{classv8_1_1internal_1_1AssemblerRISCVB_aa522f2cbaa35fb5d24598e910439ef70}} 
\index{v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}!rev8@{rev8}}
\index{rev8@{rev8}!v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}}
\doxysubsubsection{\texorpdfstring{rev8()}{rev8()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVB\+::rev8 (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs }\end{DoxyParamCaption})}



Definition at line 132 of file extension-\/riscv-\/b.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{132                                                    \{}
\DoxyCodeLine{133 \textcolor{preprocessor}{\#ifdef V8\_TARGET\_ARCH\_RISCV64}}
\DoxyCodeLine{134   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_ab389e96929073a7672c9fef77db876c1}{GenInstrI}}(0b101, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97a9fb834357981096ccf8c496043a6c16c}{OP\_IMM}}, rd, rs, 0b011010111000);}
\DoxyCodeLine{135 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{136   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_ab389e96929073a7672c9fef77db876c1}{GenInstrI}}(0b101, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97a9fb834357981096ccf8c496043a6c16c}{OP\_IMM}}, rd, rs, 0b011010011000);}
\DoxyCodeLine{137 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{138 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+I(), and v8\+::internal\+::\+OP\+\_\+\+IMM.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVB_aa522f2cbaa35fb5d24598e910439ef70_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVB_a683776d601fac3549718c5029dca45e8}\label{classv8_1_1internal_1_1AssemblerRISCVB_a683776d601fac3549718c5029dca45e8}} 
\index{v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}!rol@{rol}}
\index{rol@{rol}!v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}}
\doxysubsubsection{\texorpdfstring{rol()}{rol()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVB\+::rol (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})}



Definition at line 97 of file extension-\/riscv-\/b.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{97                                                                  \{}
\DoxyCodeLine{98   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a18281c5f780288c0a7c686c78f24efdb}{GenInstrR}}(0b0110000, 0b001, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97aa1dda82d17b42916a435bc15bfdb62f3}{OP}}, rd, rs1, rs2);}
\DoxyCodeLine{99 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+R(), and v8\+::internal\+::\+OP.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVB_a683776d601fac3549718c5029dca45e8_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVB_a8005fc9473cb1d8ce466140809fe8443}\label{classv8_1_1internal_1_1AssemblerRISCVB_a8005fc9473cb1d8ce466140809fe8443}} 
\index{v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}!ror@{ror}}
\index{ror@{ror}!v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}}
\doxysubsubsection{\texorpdfstring{ror()}{ror()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVB\+::ror (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})}



Definition at line 101 of file extension-\/riscv-\/b.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{101                                                                  \{}
\DoxyCodeLine{102   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a18281c5f780288c0a7c686c78f24efdb}{GenInstrR}}(0b0110000, 0b101, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97aa1dda82d17b42916a435bc15bfdb62f3}{OP}}, rd, rs1, rs2);}
\DoxyCodeLine{103 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+R(), and v8\+::internal\+::\+OP.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVB_a8005fc9473cb1d8ce466140809fe8443_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVB_af6cc6eeaebb0223d2487134f555c15d4}\label{classv8_1_1internal_1_1AssemblerRISCVB_af6cc6eeaebb0223d2487134f555c15d4}} 
\index{v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}!rori@{rori}}
\index{rori@{rori}!v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}}
\doxysubsubsection{\texorpdfstring{rori()}{rori()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVB\+::rori (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{uint8\+\_\+t}]{shamt }\end{DoxyParamCaption})}



Definition at line 109 of file extension-\/riscv-\/b.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{109                                                                    \{}
\DoxyCodeLine{110 \textcolor{preprocessor}{\#ifdef V8\_TARGET\_ARCH\_RISCV64}}
\DoxyCodeLine{111   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(is\_uint6(shamt));}
\DoxyCodeLine{112   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_ab389e96929073a7672c9fef77db876c1}{GenInstrI}}(0b101, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97a9fb834357981096ccf8c496043a6c16c}{OP\_IMM}}, rd, rs1, 0b011000000000 | shamt);}
\DoxyCodeLine{113 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{114   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(is\_uint5(shamt));}
\DoxyCodeLine{115   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_ab389e96929073a7672c9fef77db876c1}{GenInstrI}}(0b101, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97a9fb834357981096ccf8c496043a6c16c}{OP\_IMM}}, rd, rs1, 0b011000000000 | shamt);}
\DoxyCodeLine{116 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{117 \}}

\end{DoxyCode}


References v8\+::internal\+::\+DCHECK(), v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+I(), and v8\+::internal\+::\+OP\+\_\+\+IMM.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVB_af6cc6eeaebb0223d2487134f555c15d4_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVB_aae06f7a86023f03b75b2ff55f50c3452}\label{classv8_1_1internal_1_1AssemblerRISCVB_aae06f7a86023f03b75b2ff55f50c3452}} 
\index{v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}!sextb@{sextb}}
\index{sextb@{sextb}!v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}}
\doxysubsubsection{\texorpdfstring{sextb()}{sextb()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVB\+::sextb (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs }\end{DoxyParamCaption})}



Definition at line 83 of file extension-\/riscv-\/b.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{83                                                     \{}
\DoxyCodeLine{84   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a04a0df783c64e7f1e226d6a8927f54cb}{GenInstrIShiftW}}(0b0110000, 0b001, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97a9fb834357981096ccf8c496043a6c16c}{OP\_IMM}}, rd, rs, 0b100);}
\DoxyCodeLine{85 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+IShift\+W(), and v8\+::internal\+::\+OP\+\_\+\+IMM.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVB_aae06f7a86023f03b75b2ff55f50c3452_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVB_a8148958cc99e3f1ded821b4e4243d03d}\label{classv8_1_1internal_1_1AssemblerRISCVB_a8148958cc99e3f1ded821b4e4243d03d}} 
\index{v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}!sexth@{sexth}}
\index{sexth@{sexth}!v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}}
\doxysubsubsection{\texorpdfstring{sexth()}{sexth()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVB\+::sexth (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs }\end{DoxyParamCaption})}



Definition at line 86 of file extension-\/riscv-\/b.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{86                                                     \{}
\DoxyCodeLine{87   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a04a0df783c64e7f1e226d6a8927f54cb}{GenInstrIShiftW}}(0b0110000, 0b001, \mbox{\hyperlink{namespacev8_1_1internal_af063e6c12112e99237fb099c005e7e97a9fb834357981096ccf8c496043a6c16c}{OP\_IMM}}, rd, rs, 0b101);}
\DoxyCodeLine{88 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+IShift\+W(), and v8\+::internal\+::\+OP\+\_\+\+IMM.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVB_a8148958cc99e3f1ded821b4e4243d03d_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVB_af615c75817f62f2869acf0a7efe5066c}\label{classv8_1_1internal_1_1AssemblerRISCVB_af615c75817f62f2869acf0a7efe5066c}} 
\index{v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}!sh1add@{sh1add}}
\index{sh1add@{sh1add}!v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}}
\doxysubsubsection{\texorpdfstring{sh1add()}{sh1add()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVB\+::sh1add (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})}



Definition at line 11 of file extension-\/riscv-\/b.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{11                                                                     \{}
\DoxyCodeLine{12   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a80a20f91bb79415095888c2bf7a51c56}{GenInstrALU\_rr}}(0b0010000, 0b010, rd, rs1, rs2);}
\DoxyCodeLine{13 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+ALU\+\_\+rr().



Referenced by v8\+::internal\+::\+Macro\+Assembler\+::\+Calc\+Scaled\+Address().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVB_af615c75817f62f2869acf0a7efe5066c_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVB_af615c75817f62f2869acf0a7efe5066c_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVB_a68bd779a260c35bcd662b61477840bd8}\label{classv8_1_1internal_1_1AssemblerRISCVB_a68bd779a260c35bcd662b61477840bd8}} 
\index{v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}!sh2add@{sh2add}}
\index{sh2add@{sh2add}!v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}}
\doxysubsubsection{\texorpdfstring{sh2add()}{sh2add()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVB\+::sh2add (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})}



Definition at line 14 of file extension-\/riscv-\/b.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{14                                                                     \{}
\DoxyCodeLine{15   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a80a20f91bb79415095888c2bf7a51c56}{GenInstrALU\_rr}}(0b0010000, 0b100, rd, rs1, rs2);}
\DoxyCodeLine{16 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+ALU\+\_\+rr().



Referenced by v8\+::internal\+::\+Macro\+Assembler\+::\+Calc\+Scaled\+Address().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVB_a68bd779a260c35bcd662b61477840bd8_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVB_a68bd779a260c35bcd662b61477840bd8_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVB_a95c5a12291f57af5a44060f48fb84001}\label{classv8_1_1internal_1_1AssemblerRISCVB_a95c5a12291f57af5a44060f48fb84001}} 
\index{v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}!sh3add@{sh3add}}
\index{sh3add@{sh3add}!v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}}
\doxysubsubsection{\texorpdfstring{sh3add()}{sh3add()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVB\+::sh3add (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})}



Definition at line 17 of file extension-\/riscv-\/b.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{17                                                                     \{}
\DoxyCodeLine{18   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a80a20f91bb79415095888c2bf7a51c56}{GenInstrALU\_rr}}(0b0010000, 0b110, rd, rs1, rs2);}
\DoxyCodeLine{19 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+ALU\+\_\+rr().



Referenced by v8\+::internal\+::\+Macro\+Assembler\+::\+Calc\+Scaled\+Address().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVB_a95c5a12291f57af5a44060f48fb84001_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVB_a95c5a12291f57af5a44060f48fb84001_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVB_a43e8760f64ce877dd70ae5625dfa5f10}\label{classv8_1_1internal_1_1AssemblerRISCVB_a43e8760f64ce877dd70ae5625dfa5f10}} 
\index{v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}!xnor@{xnor}}
\index{xnor@{xnor}!v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}}
\doxysubsubsection{\texorpdfstring{xnor()}{xnor()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVB\+::xnor (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs1,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs2 }\end{DoxyParamCaption})}



Definition at line 45 of file extension-\/riscv-\/b.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{45                                                                   \{}
\DoxyCodeLine{46   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a80a20f91bb79415095888c2bf7a51c56}{GenInstrALU\_rr}}(0b0100000, 0b100, rd, rs1, rs2);}
\DoxyCodeLine{47 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+ALU\+\_\+rr().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVB_a43e8760f64ce877dd70ae5625dfa5f10_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1AssemblerRISCVB_a88b61c116a8aaaea7247ecd9301e96df}\label{classv8_1_1internal_1_1AssemblerRISCVB_a88b61c116a8aaaea7247ecd9301e96df}} 
\index{v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}!zexth@{zexth}}
\index{zexth@{zexth}!v8::internal::AssemblerRISCVB@{v8::internal::AssemblerRISCVB}}
\doxysubsubsection{\texorpdfstring{zexth()}{zexth()}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Assembler\+RISCVB\+::zexth (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rd,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rs }\end{DoxyParamCaption})}



Definition at line 89 of file extension-\/riscv-\/b.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{89                                                     \{}
\DoxyCodeLine{90 \textcolor{preprocessor}{\#ifdef V8\_TARGET\_ARCH\_RISCV64}}
\DoxyCodeLine{91   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a6d62f231a18981751b4d4f7d8884818c}{GenInstrALUW\_rr}}(0b0000100, 0b100, rd, rs, zero\_reg);}
\DoxyCodeLine{92 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{93   \mbox{\hyperlink{classv8_1_1internal_1_1AssemblerRiscvBase_a80a20f91bb79415095888c2bf7a51c56}{GenInstrALU\_rr}}(0b0000100, 0b100, rd, rs, zero\_reg);}
\DoxyCodeLine{94 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{95 \}}

\end{DoxyCode}


References v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+ALU\+\_\+rr(), and v8\+::internal\+::\+Assembler\+Riscv\+Base\+::\+Gen\+Instr\+ALUW\+\_\+rr().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1AssemblerRISCVB_a88b61c116a8aaaea7247ecd9301e96df_cgraph}
\end{center}
\end{figure}


The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/mnt/\+V8\+Source\+Code/src/codegen/riscv/\mbox{\hyperlink{extension-riscv-b_8h}{extension-\/riscv-\/b.\+h}}\item 
/mnt/\+V8\+Source\+Code/src/codegen/riscv/\mbox{\hyperlink{extension-riscv-b_8cc}{extension-\/riscv-\/b.\+cc}}\end{DoxyCompactItemize}
