
*** Running vivado
    with args -log bram_2048_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bram_2048_1.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source bram_2048_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 292.070 ; gain = 82.125
INFO: [Synth 8-638] synthesizing module 'bram_2048_1' [x:/final_project_sim/lzw/lzw.srcs/sources_1/ip/bram_2048_1/synth/bram_2048_1.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'bram_2048_1' (9#1) [x:/final_project_sim/lzw/lzw.srcs/sources_1/ip/bram_2048_1/synth/bram_2048_1.vhd:70]
Finished RTL Elaboration : Time (s): cpu = 00:01:31 ; elapsed = 00:03:03 . Memory (MB): peak = 491.188 ; gain = 281.242
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:32 ; elapsed = 00:03:04 . Memory (MB): peak = 491.188 ; gain = 281.242
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 580.559 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:51 ; elapsed = 00:04:02 . Memory (MB): peak = 580.559 ; gain = 370.613
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:51 ; elapsed = 00:04:02 . Memory (MB): peak = 580.559 ; gain = 370.613
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:51 ; elapsed = 00:04:02 . Memory (MB): peak = 580.559 ; gain = 370.613
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:51 ; elapsed = 00:04:03 . Memory (MB): peak = 580.559 ; gain = 370.613
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:52 ; elapsed = 00:04:05 . Memory (MB): peak = 580.559 ; gain = 370.613
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:12 ; elapsed = 00:04:54 . Memory (MB): peak = 599.063 ; gain = 389.117
Finished Timing Optimization : Time (s): cpu = 00:02:12 ; elapsed = 00:04:54 . Memory (MB): peak = 599.063 ; gain = 389.117
Finished Technology Mapping : Time (s): cpu = 00:02:12 ; elapsed = 00:04:54 . Memory (MB): peak = 609.727 ; gain = 399.781
Finished IO Insertion : Time (s): cpu = 00:02:13 ; elapsed = 00:04:56 . Memory (MB): peak = 609.727 ; gain = 399.781
Finished Renaming Generated Instances : Time (s): cpu = 00:02:13 ; elapsed = 00:04:56 . Memory (MB): peak = 609.727 ; gain = 399.781
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:13 ; elapsed = 00:04:56 . Memory (MB): peak = 609.727 ; gain = 399.781
Finished Renaming Generated Ports : Time (s): cpu = 00:02:13 ; elapsed = 00:04:56 . Memory (MB): peak = 609.727 ; gain = 399.781
Finished Handling Custom Attributes : Time (s): cpu = 00:02:13 ; elapsed = 00:04:56 . Memory (MB): peak = 609.727 ; gain = 399.781
Finished Renaming Generated Nets : Time (s): cpu = 00:02:13 ; elapsed = 00:04:56 . Memory (MB): peak = 609.727 ; gain = 399.781

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
|2     |RAMB36E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:13 ; elapsed = 00:04:56 . Memory (MB): peak = 609.727 ; gain = 399.781
synth_design: Time (s): cpu = 00:02:11 ; elapsed = 00:04:50 . Memory (MB): peak = 637.551 ; gain = 422.434
