{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573858089920 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573858089932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 19:48:09 2019 " "Processing started: Fri Nov 15 19:48:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573858089932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573858089932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Servo-test2 -c Servo-test2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Servo-test2 -c Servo-test2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573858089932 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573858090578 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573858090578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk90khz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk90khz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk90kHz-Behavioral " "Found design unit 1: clk90kHz-Behavioral" {  } { { "clk90kHz.vhd" "" { Text "G:/Mi unidad/VHDL/Proyecto_Sevo_VHDL - final/clk90kHz.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573858102671 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk90kHz " "Found entity 1: clk90kHz" {  } { { "clk90kHz.vhd" "" { Text "G:/Mi unidad/VHDL/Proyecto_Sevo_VHDL - final/clk90kHz.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573858102671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573858102671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servo_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file servo_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 servo_pwm-Behavioral " "Found design unit 1: servo_pwm-Behavioral" {  } { { "servo_pwm.vhd" "" { Text "G:/Mi unidad/VHDL/Proyecto_Sevo_VHDL - final/servo_pwm.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573858102686 ""} { "Info" "ISGN_ENTITY_NAME" "1 servo_pwm " "Found entity 1: servo_pwm" {  } { { "servo_pwm.vhd" "" { Text "G:/Mi unidad/VHDL/Proyecto_Sevo_VHDL - final/servo_pwm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573858102686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573858102686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_servo_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_servo_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_servo_pwm-Behavioral " "Found design unit 1: contador_servo_pwm-Behavioral" {  } { { "contador_servo_pwm.vhd" "" { Text "G:/Mi unidad/VHDL/Proyecto_Sevo_VHDL - final/contador_servo_pwm.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573858102698 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_servo_pwm " "Found entity 1: contador_servo_pwm" {  } { { "contador_servo_pwm.vhd" "" { Text "G:/Mi unidad/VHDL/Proyecto_Sevo_VHDL - final/contador_servo_pwm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573858102698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573858102698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servo-test2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file servo-test2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Servo-test2 " "Found entity 1: Servo-test2" {  } { { "Servo-test2.bdf" "" { Schematic "G:/Mi unidad/VHDL/Proyecto_Sevo_VHDL - final/Servo-test2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573858102713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573858102713 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Servo-test2 " "Elaborating entity \"Servo-test2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573858102774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servo_pwm servo_pwm:inst6 " "Elaborating entity \"servo_pwm\" for hierarchy \"servo_pwm:inst6\"" {  } { { "Servo-test2.bdf" "inst6" { Schematic "G:/Mi unidad/VHDL/Proyecto_Sevo_VHDL - final/Servo-test2.bdf" { { 232 584 744 344 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573858103019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk90kHz clk90kHz:Divisor_de_frecuencia " "Elaborating entity \"clk90kHz\" for hierarchy \"clk90kHz:Divisor_de_frecuencia\"" {  } { { "Servo-test2.bdf" "Divisor_de_frecuencia" { Schematic "G:/Mi unidad/VHDL/Proyecto_Sevo_VHDL - final/Servo-test2.bdf" { { 128 328 480 208 "Divisor_de_frecuencia" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573858103026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_servo_pwm contador_servo_pwm:inst " "Elaborating entity \"contador_servo_pwm\" for hierarchy \"contador_servo_pwm:inst\"" {  } { { "Servo-test2.bdf" "inst" { Schematic "G:/Mi unidad/VHDL/Proyecto_Sevo_VHDL - final/Servo-test2.bdf" { { 264 336 496 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573858103032 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1573858104312 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "contador_servo_pwm:inst\|contador\[6\] High " "Register contador_servo_pwm:inst\|contador\[6\] will power up to High" {  } { { "contador_servo_pwm.vhd" "" { Text "G:/Mi unidad/VHDL/Proyecto_Sevo_VHDL - final/contador_servo_pwm.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1573858104457 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "contador_servo_pwm:inst\|contador\[4\] High " "Register contador_servo_pwm:inst\|contador\[4\] will power up to High" {  } { { "contador_servo_pwm.vhd" "" { Text "G:/Mi unidad/VHDL/Proyecto_Sevo_VHDL - final/contador_servo_pwm.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1573858104457 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "contador_servo_pwm:inst\|contador\[3\] High " "Register contador_servo_pwm:inst\|contador\[3\] will power up to High" {  } { { "contador_servo_pwm.vhd" "" { Text "G:/Mi unidad/VHDL/Proyecto_Sevo_VHDL - final/contador_servo_pwm.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1573858104457 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "contador_servo_pwm:inst\|contador\[1\] High " "Register contador_servo_pwm:inst\|contador\[1\] will power up to High" {  } { { "contador_servo_pwm.vhd" "" { Text "G:/Mi unidad/VHDL/Proyecto_Sevo_VHDL - final/contador_servo_pwm.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1573858104457 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1573858104457 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573858105186 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573858105186 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "94 " "Implemented 94 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573858105649 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573858105649 ""} { "Info" "ICUT_CUT_TM_LCELLS" "89 " "Implemented 89 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1573858105649 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573858105649 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573858105958 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 19:48:25 2019 " "Processing ended: Fri Nov 15 19:48:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573858105958 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573858105958 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573858105958 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573858105958 ""}
