Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'bits' [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-03/VLSI-Files/vhdl/alu_tb.vhd:15]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'bits' [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-03/VLSI-Files/vhdl/alu_tb.vhd:16]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'bits' [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-03/VLSI-Files/vhdl/alu_tb.vhd:22]
WARNING: [VRFC 10-3813] value in initialization depends on signal 'bits' [C:/Users/fenja/Projekte/Advanced-VLSI-Design/Exercise-03/VLSI-Files/vhdl/alu_tb.vhd:22]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.isa_riscv
Compiling architecture behav of entity xil_defaultlib.op_add [\op_add(bits=8)\]
Compiling architecture behav of entity xil_defaultlib.op_sub [\op_sub(bits=8)\]
Compiling architecture behav of entity xil_defaultlib.op_and [\op_and(bits=8)\]
Compiling architecture behav of entity xil_defaultlib.op_or [\op_or(bits=8)\]
Compiling architecture behav of entity xil_defaultlib.op_xor [\op_xor(bits=8)\]
Compiling architecture behav of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_tb
Built simulation snapshot alu_tb_behav
