{
  "module_name": "cnl-sst-dsp.h",
  "hash_id": "a3b62561d8ff9691e11f923e81761eb7003ed86b4f84e7eb9b9aba2269d17687",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/intel/skylake/cnl-sst-dsp.h",
  "human_readable_source": " \n \n\n#ifndef __CNL_SST_DSP_H__\n#define __CNL_SST_DSP_H__\n\nstruct sst_dsp;\nstruct sst_dsp_device;\nstruct sst_generic_ipc;\n\n \n#define CNL_ADSP_GEN_BASE\t\t0x0\n#define CNL_ADSP_REG_ADSPCS\t\t(CNL_ADSP_GEN_BASE + 0x04)\n#define CNL_ADSP_REG_ADSPIC\t\t(CNL_ADSP_GEN_BASE + 0x08)\n#define CNL_ADSP_REG_ADSPIS\t\t(CNL_ADSP_GEN_BASE + 0x0c)\n\n \n#define CNL_ADSP_IPC_BASE               0xc0\n#define CNL_ADSP_REG_HIPCTDR            (CNL_ADSP_IPC_BASE + 0x00)\n#define CNL_ADSP_REG_HIPCTDA            (CNL_ADSP_IPC_BASE + 0x04)\n#define CNL_ADSP_REG_HIPCTDD            (CNL_ADSP_IPC_BASE + 0x08)\n#define CNL_ADSP_REG_HIPCIDR            (CNL_ADSP_IPC_BASE + 0x10)\n#define CNL_ADSP_REG_HIPCIDA            (CNL_ADSP_IPC_BASE + 0x14)\n#define CNL_ADSP_REG_HIPCIDD            (CNL_ADSP_IPC_BASE + 0x18)\n#define CNL_ADSP_REG_HIPCCTL            (CNL_ADSP_IPC_BASE + 0x28)\n\n \n#define CNL_ADSP_REG_HIPCTDR_BUSY\tBIT(31)\n\n \n#define CNL_ADSP_REG_HIPCTDA_DONE\tBIT(31)\n\n \n#define CNL_ADSP_REG_HIPCIDR_BUSY\tBIT(31)\n\n \n#define CNL_ADSP_REG_HIPCIDA_DONE\tBIT(31)\n\n \n#define CNL_ADSP_REG_HIPCCTL_DONE\tBIT(1)\n#define CNL_ADSP_REG_HIPCCTL_BUSY\tBIT(0)\n\n \n#define CNL_ADSP_REG_HIPCT_BUSY\t\tBIT(31)\n\n \n#define CNL_ADSP_SRAM1_BASE\t\t0xa0000\n\n#define CNL_ADSP_MMIO_LEN\t\t0x10000\n\n#define CNL_ADSP_W0_STAT_SZ\t\t0x1000\n\n#define CNL_ADSP_W0_UP_SZ\t\t0x1000\n\n#define CNL_ADSP_W1_SZ\t\t\t0x1000\n\n#define CNL_FW_STS_MASK\t\t\t0xf\n\n#define CNL_ADSPIC_IPC\t\t\t0x1\n#define CNL_ADSPIS_IPC\t\t\t0x1\n\n#define CNL_DSP_CORES\t\t4\n#define CNL_DSP_CORES_MASK\t((1 << CNL_DSP_CORES) - 1)\n\n \n#define CNL_ADSPCS_CRST_SHIFT\t0\n#define CNL_ADSPCS_CRST(x)\t(x << CNL_ADSPCS_CRST_SHIFT)\n\n \n#define CNL_ADSPCS_CSTALL_SHIFT\t8\n#define CNL_ADSPCS_CSTALL(x)\t(x << CNL_ADSPCS_CSTALL_SHIFT)\n\n \n#define CNL_ADSPCS_SPA_SHIFT\t16\n#define CNL_ADSPCS_SPA(x)\t(x << CNL_ADSPCS_SPA_SHIFT)\n\n \n#define CNL_ADSPCS_CPA_SHIFT\t24\n#define CNL_ADSPCS_CPA(x)\t(x << CNL_ADSPCS_CPA_SHIFT)\n\nint cnl_dsp_enable_core(struct sst_dsp *ctx, unsigned int core_mask);\nint cnl_dsp_disable_core(struct sst_dsp *ctx, unsigned int core_mask);\nirqreturn_t cnl_dsp_sst_interrupt(int irq, void *dev_id);\nvoid cnl_dsp_free(struct sst_dsp *dsp);\n\nvoid cnl_ipc_int_enable(struct sst_dsp *ctx);\nvoid cnl_ipc_int_disable(struct sst_dsp *ctx);\nvoid cnl_ipc_op_int_enable(struct sst_dsp *ctx);\nvoid cnl_ipc_op_int_disable(struct sst_dsp *ctx);\nbool cnl_ipc_int_status(struct sst_dsp *ctx);\nvoid cnl_ipc_free(struct sst_generic_ipc *ipc);\n\nint cnl_sst_dsp_init(struct device *dev, void __iomem *mmio_base, int irq,\n\t\t     const char *fw_name, struct skl_dsp_loader_ops dsp_ops,\n\t\t     struct skl_dev **dsp);\nint cnl_sst_init_fw(struct device *dev, struct skl_dev *skl);\nvoid cnl_sst_dsp_cleanup(struct device *dev, struct skl_dev *skl);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}