
---------- Begin Simulation Statistics ----------
final_tick                                84663520500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  54158                       # Simulator instruction rate (inst/s)
host_mem_usage                                 875960                       # Number of bytes of host memory used
host_op_rate                                   103013                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1846.46                       # Real time elapsed on the host
host_tick_rate                               45851837                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     190209485                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.084664                       # Number of seconds simulated
sim_ticks                                 84663520500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 114503555                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 70310263                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     190209485                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.693270                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.693270                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   5275703                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3793111                       # number of floating regfile writes
system.cpu.idleCycles                        13665302                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              2205868                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 24250399                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.432843                       # Inst execution rate
system.cpu.iew.exec_refs                     54884898                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   21313491                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                10149760                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              36270739                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              18870                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            161854                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             23368444                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           263163391                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              33571407                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           3279597                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             242618995                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  59455                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               4403989                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1999619                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               4480253                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          45139                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1578572                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         627296                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 262278131                       # num instructions consuming a value
system.cpu.iew.wb_count                     239324894                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.643883                       # average fanout of values written-back
system.cpu.iew.wb_producers                 168876342                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.413389                       # insts written-back per cycle
system.cpu.iew.wb_sent                      241464439                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                348703219                       # number of integer regfile reads
system.cpu.int_regfile_writes               187785576                       # number of integer regfile writes
system.cpu.ipc                               0.590573                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.590573                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           4756148      1.93%      1.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             184169646     74.90%     76.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               175288      0.07%     76.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 26800      0.01%     76.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              133830      0.05%     76.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     76.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                17951      0.01%     76.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               188981      0.08%     77.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   42      0.00%     77.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                89707      0.04%     77.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              375116      0.15%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                  84      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4690      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             158      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            1010      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              92      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            242      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             31249924     12.71%     89.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            17899148      7.28%     97.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         3014883      1.23%     98.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        3794756      1.54%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              245898592                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 8593065                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            16346674                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      7573424                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           13550810                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     4100914                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016677                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2511461     61.24%     61.24% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     61.24% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     61.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     61.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     61.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     61.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     61.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     61.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     61.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     61.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     61.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     20      0.00%     61.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     61.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   7730      0.19%     61.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     61.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    656      0.02%     61.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   478      0.01%     61.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                    14      0.00%     61.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     61.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   50      0.00%     61.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     61.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     61.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     61.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     61.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     61.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     61.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     61.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     61.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     61.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     61.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     61.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     61.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     61.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     61.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     61.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     61.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     61.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     61.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     61.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     61.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     61.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     61.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     61.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     61.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     61.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     61.46% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 251396      6.13%     67.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                486951     11.87%     79.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            718273     17.51%     96.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           123885      3.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              236650293                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          635554111                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    231751470                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         322609734                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  263096133                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 245898592                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               67258                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        72953886                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            340947                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          40314                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     72891037                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     155661740                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.579698                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.222549                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            87091468     55.95%     55.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            12747909      8.19%     64.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            12039111      7.73%     71.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11114170      7.14%     79.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10512816      6.75%     85.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             8195998      5.27%     91.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             7314797      4.70%     95.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4353853      2.80%     98.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2291618      1.47%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       155661740                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.452211                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2033309                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2620622                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             36270739                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            23368444                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               110462257                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        169327042                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1448010                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   474                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       244015                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        496215                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        10789                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4212602                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2117                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8429102                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2120                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                31492487                       # Number of BP lookups
system.cpu.branchPred.condPredicted          23852214                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2244458                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             13823613                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12222687                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             88.418903                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1754856                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               3655                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1830468                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             571872                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          1258596                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       337155                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        70609644                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           26944                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1842276                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    145401499                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.308167                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.308909                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        92210960     63.42%     63.42% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        15031564     10.34%     73.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         7603584      5.23%     78.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        11031175      7.59%     86.57% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         4321276      2.97%     89.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2334040      1.61%     91.15% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1790967      1.23%     92.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1447342      1.00%     93.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9630591      6.62%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    145401499                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              190209485                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    39887497                       # Number of memory references committed
system.cpu.commit.loads                      24784666                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                       17328                       # Number of memory barriers committed
system.cpu.commit.branches                   20853998                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2473836                       # Number of committed floating point instructions.
system.cpu.commit.integer                   187718751                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1275750                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1788801      0.94%      0.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    147615342     77.61%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       169051      0.09%     78.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        25920      0.01%     78.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       111370      0.06%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        15694      0.01%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       154554      0.08%     78.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           36      0.00%     78.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        82316      0.04%     78.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       355965      0.19%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult           84      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1947      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd          121      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          528      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           42      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult          121      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     24341671     12.80%     91.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     13904799      7.31%     99.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       442995      0.23%     99.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1198032      0.63%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    190209485                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9630591                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     43958077                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43958077                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     44617144                       # number of overall hits
system.cpu.dcache.overall_hits::total        44617144                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1374048                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1374048                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1389182                       # number of overall misses
system.cpu.dcache.overall_misses::total       1389182                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  31967393972                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  31967393972                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  31967393972                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  31967393972                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     45332125                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     45332125                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     46006326                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     46006326                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030311                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030311                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030195                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030195                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 23265.121722                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23265.121722                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 23011.667278                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23011.667278                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       106908                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          946                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4735                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              18                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.578247                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    52.555556                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       636645                       # number of writebacks
system.cpu.dcache.writebacks::total            636645                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       411977                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       411977                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       411977                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       411977                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       962071                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       962071                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       972055                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       972055                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  21789420476                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21789420476                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22064011976                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22064011976                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021223                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021223                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021129                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021129                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22648.453675                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22648.453675                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22698.316429                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22698.316429                       # average overall mshr miss latency
system.cpu.dcache.replacements                 969857                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     29084105                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        29084105                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1143439                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1143439                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  22373449500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  22373449500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     30227544                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     30227544                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.037828                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037828                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19566.806362                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19566.806362                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       401780                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       401780                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       741659                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       741659                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12586416500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12586416500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.024536                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024536                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16970.624640                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16970.624640                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14873972                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14873972                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       230609                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       230609                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9593944472                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9593944472                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15104581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15104581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015267                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015267                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 41602.645482                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41602.645482                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        10197                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        10197                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       220412                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       220412                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9203003976                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9203003976                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014592                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014592                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41753.643068                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41753.643068                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       659067                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        659067                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        15134                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        15134                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       674201                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       674201                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.022447                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.022447                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         9984                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         9984                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    274591500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    274591500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.014809                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.014809                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 27503.155048                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 27503.155048                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  84663520500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.797973                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            45590653                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            970369                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             46.982800                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.797973                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999605                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999605                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          219                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          199                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          92983021                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         92983021                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84663520500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 80281886                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              29721793                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  41448874                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2209568                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1999619                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             12051966                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                413938                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              279557130                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               1813362                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    33581526                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    21317844                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        227461                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         57457                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84663520500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  84663520500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84663520500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           84852097                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      153002921                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    31492487                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           14549415                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      68337115                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 4815188                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        101                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 7575                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         55687                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           19                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles         1552                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  23868418                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               1251777                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          155661740                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.893405                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.131382                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                108167402     69.49%     69.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2220037      1.43%     70.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3149865      2.02%     72.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  3134532      2.01%     74.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  3624250      2.33%     77.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  3826730      2.46%     79.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3118221      2.00%     81.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2898232      1.86%     83.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 25522471     16.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            155661740                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.185986                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.903594                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     20427531                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         20427531                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     20427531                       # number of overall hits
system.cpu.icache.overall_hits::total        20427531                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3440874                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3440874                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3440874                       # number of overall misses
system.cpu.icache.overall_misses::total       3440874                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  50393362443                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  50393362443                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  50393362443                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  50393362443                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     23868405                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     23868405                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     23868405                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     23868405                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.144160                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.144160                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.144160                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.144160                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14645.512286                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14645.512286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14645.512286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14645.512286                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        27052                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1397                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.364352                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3242569                       # number of writebacks
system.cpu.icache.writebacks::total           3242569                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       196253                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       196253                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       196253                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       196253                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      3244621                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3244621                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3244621                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3244621                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  44968227957                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  44968227957                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  44968227957                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  44968227957                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.135938                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.135938                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.135938                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.135938                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13859.316067                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13859.316067                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13859.316067                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13859.316067                       # average overall mshr miss latency
system.cpu.icache.replacements                3242569                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     20427531                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        20427531                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3440874                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3440874                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  50393362443                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  50393362443                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     23868405                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     23868405                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.144160                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.144160                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14645.512286                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14645.512286                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       196253                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       196253                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3244621                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3244621                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  44968227957                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  44968227957                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.135938                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.135938                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13859.316067                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13859.316067                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  84663520500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.629194                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            23672151                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3244620                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.295816                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.629194                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999276                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999276                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          373                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          50981430                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         50981430                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84663520500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    23880864                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        336612                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84663520500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  84663520500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84663520500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2511910                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                11486071                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                15797                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               45139                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                8265613                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                84848                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   3478                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  84663520500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1999619                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 81852141                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                16943439                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           9097                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  41806981                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              13050463                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              273225459                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                162212                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1396950                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 232410                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               11033898                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           297680101                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   672458459                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                403165978                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   5700995                       # Number of floating rename lookups
system.cpu.rename.committedMaps             212578709                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 85101365                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     200                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 177                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   8506859                       # count of insts added to the skid buffer
system.cpu.rob.reads                        395050278                       # The number of ROB reads
system.cpu.rob.writes                       531943669                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  190209485                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              3154224                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               806766                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3960990                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3154224                       # number of overall hits
system.l2.overall_hits::.cpu.data              806766                       # number of overall hits
system.l2.overall_hits::total                 3960990                       # number of overall hits
system.l2.demand_misses::.cpu.inst              88605                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             163603                       # number of demand (read+write) misses
system.l2.demand_misses::total                 252208                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             88605                       # number of overall misses
system.l2.overall_misses::.cpu.data            163603                       # number of overall misses
system.l2.overall_misses::total                252208                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   6677219000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  12005790500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18683009500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   6677219000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  12005790500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18683009500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3242829                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           970369                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4213198                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3242829                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          970369                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4213198                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.027323                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.168599                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.059861                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.027323                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.168599                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.059861                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75359.392811                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 73383.681840                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74077.783020                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75359.392811                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 73383.681840                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74077.783020                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              126931                       # number of writebacks
system.l2.writebacks::total                    126931                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         88605                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        163602                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            252207                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        88605                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       163602                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           252207                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   5774236500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10336897750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16111134250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   5774236500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10336897750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16111134250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.027323                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.168598                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.059861                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.027323                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.168598                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.059861                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65168.291857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 63183.199166                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63880.599071                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65168.291857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 63183.199166                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63880.599071                       # average overall mshr miss latency
system.l2.replacements                         245233                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       636645                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           636645                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       636645                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       636645                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3241411                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3241411                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3241411                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3241411                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          423                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           423                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data             1682                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1682                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data         1686                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1686                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.002372                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.002372                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        53000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        53000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.002372                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.002372                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13250                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            109643                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                109643                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          109368                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              109368                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7689711000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7689711000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        219011                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            219011                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.499372                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.499372                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 70310.429010                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70310.429010                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       109368                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         109368                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6571876500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6571876500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.499372                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.499372                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 60089.573733                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60089.573733                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3154224                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3154224                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        88605                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            88605                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   6677219000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6677219000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3242829                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3242829                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.027323                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.027323                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75359.392811                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75359.392811                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        88605                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        88605                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   5774236500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5774236500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.027323                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.027323                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65168.291857                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65168.291857                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        697123                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            697123                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        54235                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           54235                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4316079500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4316079500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       751358                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        751358                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.072183                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.072183                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79581.073108                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79581.073108                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        54234                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        54234                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3765021250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3765021250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.072181                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.072181                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69421.787993                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69421.787993                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  84663520500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8166.651794                       # Cycle average of tags in use
system.l2.tags.total_refs                     8425333                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    253425                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     33.245864                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     188.403980                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3593.379621                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4384.868193                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.022999                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.438645                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.535262                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996906                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          207                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1435                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4189                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2341                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  67659513                       # Number of tag accesses
system.l2.tags.data_accesses                 67659513                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84663520500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    126930.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     88605.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    163178.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001079584500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7613                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7613                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              641960                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             119432                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      252207                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     126931                       # Number of write requests accepted
system.mem_ctrls.readBursts                    252207                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   126931                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    424                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                252207                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               126931                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  220524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26725                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         7613                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.071063                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.756015                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     72.092108                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7609     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7613                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7613                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.668987                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.640993                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.982763                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5121     67.27%     67.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               93      1.22%     68.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2217     29.12%     97.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              168      2.21%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      0.14%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7613                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   27136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                16141248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8123584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    190.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     95.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   84663131000                       # Total gap between requests
system.mem_ctrls.avgGap                     223304.26                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      5670720                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     10443392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      8121664                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 66979496.795198820531                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 123351733.288719072938                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 95928730.013063877821                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        88605                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       163602                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       126931                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   2850216000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   4941923500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2022081362000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     32167.67                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30206.99                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  15930555.67                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      5670720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     10470528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      16141248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      5670720                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      5670720                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      8123584                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      8123584                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        88605                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       163602                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         252207                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       126931                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        126931                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     66979497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    123672249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        190651746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     66979497                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     66979497                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     95951408                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        95951408                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     95951408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     66979497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    123672249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       286603154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               251783                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              126901                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        15088                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17325                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        20079                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        15502                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        17146                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13006                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12154                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        16145                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        14966                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        16647                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        18252                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        17772                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        16128                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12586                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12380                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        16607                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7539                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8571                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9778                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8606                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7644                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6892                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7014                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7525                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7410                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8197                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8329                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8067                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         7129                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7554                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8533                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3071208250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1258915000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7792139500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12197.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30947.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              172545                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              72682                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.53                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           57.27                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       133456                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   181.600767                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   120.537444                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   216.055522                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        69344     51.96%     51.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        36240     27.16%     79.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        11050      8.28%     87.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5330      3.99%     91.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3228      2.42%     93.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1967      1.47%     95.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1280      0.96%     96.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          927      0.69%     96.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4090      3.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       133456                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              16114112                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            8121664                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              190.331230                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               95.928730                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.24                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               64.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  84663520500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       475216980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       252583815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      902817300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     331830180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6682980720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  24341869950                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  12012375360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   44999674305                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   531.511967                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  30975635500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2826980000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  50860905000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       477666000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       253881705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      894913320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     330593040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6682980720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  24710833230                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  11701669440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   45052537455                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   532.136358                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  30166535250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2826980000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  51670005250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  84663520500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             142839                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       126931                       # Transaction distribution
system.membus.trans_dist::CleanEvict           117073                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            109368                       # Transaction distribution
system.membus.trans_dist::ReadExResp           109368                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        142839                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       748422                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       748422                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 748422                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     24264832                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     24264832                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                24264832                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            252211                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  252211    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              252211                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  84663520500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           250984750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          315258750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           3995978                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       763576                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3242569                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          451514                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1686                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1686                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           219011                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          219011                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3244621                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       751358                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      9730018                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2913967                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              12643985                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    415065408                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    102848896                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              517914304                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          247025                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8238272                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4461909                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002895                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.053735                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4448997     99.71%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  12909      0.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4461909                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  84663520500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         8093765000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4868119616                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1456983823                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
