#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000025d357d7fc0 .scope module, "testbench" "testbench" 2 13;
 .timescale 0 0;
v0000025d3582d600_0 .net "ALUResultOut", 31 0, v0000025d357c3230_0;  1 drivers
v0000025d3582cca0_0 .net "MemOut", 31 0, L_0000025d357d2de0;  1 drivers
v0000025d3582e5a0_0 .net "PCOut", 31 0, L_0000025d357d3080;  1 drivers
v0000025d3582d9c0_0 .var "clock", 0 0;
v0000025d3582e8c0_0 .var "reset", 0 0;
S_0000025d357d5ec0 .scope module, "dut" "mips" 2 21, 3 12 0, S_0000025d357d7fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PCOut";
    .port_info 3 /OUTPUT 32 "ALUResultOut";
    .port_info 4 /OUTPUT 32 "MemOut";
L_0000025d357d3080 .functor BUFZ 32, v0000025d3582a800_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000025d357d2de0 .functor BUFZ 32, L_0000025d358904c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000025d357d30f0 .functor AND 1, L_0000025d35890f60, L_0000025d358910a0, C4<1>, C4<1>;
L_0000025d357d3b00 .functor AND 1, L_0000025d35891a00, L_0000025d35890880, C4<1>, C4<1>;
L_0000025d357d34e0 .functor NOT 1, L_0000025d35890880, C4<0>, C4<0>, C4<0>;
L_0000025d357d3cc0 .functor AND 1, L_0000025d35890ba0, L_0000025d357d34e0, C4<1>, C4<1>;
L_0000025d357d3550 .functor OR 1, L_0000025d357d3b00, L_0000025d357d3cc0, C4<0>, C4<0>;
L_0000025d357d3a20 .functor AND 1, v0000025d357c3b90_0, L_0000025d357d3550, C4<1>, C4<1>;
v0000025d3582bd70_0 .net "ALUOp", 1 0, v0000025d357c35f0_0;  1 drivers
v0000025d3582c1d0_0 .net "ALUResultOut", 31 0, v0000025d357c3230_0;  alias, 1 drivers
v0000025d3582ac90_0 .net "ALUSrc", 0 0, v0000025d357c3690_0;  1 drivers
v0000025d3582b4b0_0 .net "Branch", 0 0, v0000025d357c3b90_0;  1 drivers
v0000025d3582b190_0 .net "ExtOp", 0 0, v0000025d357c3c30_0;  1 drivers
v0000025d3582add0_0 .net "JalEn", 0 0, v0000025d357c3cd0_0;  1 drivers
v0000025d3582b0f0_0 .net "Jr", 0 0, v0000025d357c4810_0;  1 drivers
v0000025d3582c130_0 .net "Jump", 0 0, v0000025d357c3eb0_0;  1 drivers
v0000025d3582bcd0_0 .net "LuiEn", 0 0, v0000025d357c4770_0;  1 drivers
v0000025d3582af10_0 .net "MemOut", 31 0, L_0000025d357d2de0;  alias, 1 drivers
v0000025d3582c810_0 .net "MemRead", 0 0, v0000025d357c3f50_0;  1 drivers
v0000025d3582b370_0 .net "MemWrite", 0 0, v0000025d357c4270_0;  1 drivers
v0000025d3582b5f0_0 .net "MemtoReg", 0 0, v0000025d357c4310_0;  1 drivers
v0000025d3582c590_0 .net "PC", 31 0, v0000025d3582a800_0;  1 drivers
v0000025d3582beb0_0 .net "PCOut", 31 0, L_0000025d357d3080;  alias, 1 drivers
v0000025d3582c3b0_0 .net "RegDst", 0 0, v0000025d357c48b0_0;  1 drivers
v0000025d3582afb0_0 .net "RegWrite", 0 0, v0000025d357b7fc0_0;  1 drivers
L_0000025d358380e0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000025d3582b050_0 .net/2u *"_ivl_2", 4 0, L_0000025d358380e0;  1 drivers
L_0000025d358383f8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000025d3582c090_0 .net/2u *"_ivl_26", 31 0, L_0000025d358383f8;  1 drivers
v0000025d3582b230_0 .net *"_ivl_31", 29 0, L_0000025d35890380;  1 drivers
L_0000025d35838440 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025d3582c8b0_0 .net/2u *"_ivl_32", 1 0, L_0000025d35838440;  1 drivers
v0000025d3582b730_0 .net *"_ivl_34", 31 0, L_0000025d35890ec0;  1 drivers
v0000025d3582b410_0 .net *"_ivl_39", 5 0, L_0000025d35891640;  1 drivers
L_0000025d35838488 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000025d3582bff0_0 .net/2u *"_ivl_40", 5 0, L_0000025d35838488;  1 drivers
v0000025d3582b2d0_0 .net *"_ivl_42", 0 0, L_0000025d35890f60;  1 drivers
v0000025d3582c950_0 .net *"_ivl_45", 5 0, L_0000025d358916e0;  1 drivers
L_0000025d358384d0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000025d3582b550_0 .net/2u *"_ivl_46", 5 0, L_0000025d358384d0;  1 drivers
v0000025d3582baf0_0 .net *"_ivl_48", 0 0, L_0000025d358910a0;  1 drivers
v0000025d3582b690_0 .net *"_ivl_5", 4 0, L_0000025d3582ea00;  1 drivers
v0000025d3582b9b0_0 .net *"_ivl_53", 5 0, L_0000025d35891b40;  1 drivers
L_0000025d35838518 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0000025d3582bc30_0 .net/2u *"_ivl_54", 5 0, L_0000025d35838518;  1 drivers
v0000025d3582b7d0_0 .net *"_ivl_56", 0 0, L_0000025d35891a00;  1 drivers
v0000025d3582c450_0 .net *"_ivl_58", 0 0, L_0000025d357d3b00;  1 drivers
v0000025d3582be10_0 .net *"_ivl_61", 5 0, L_0000025d35891f00;  1 drivers
L_0000025d35838560 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v0000025d3582bf50_0 .net/2u *"_ivl_62", 5 0, L_0000025d35838560;  1 drivers
v0000025d3582ba50_0 .net *"_ivl_64", 0 0, L_0000025d35890ba0;  1 drivers
v0000025d3582c630_0 .net *"_ivl_66", 0 0, L_0000025d357d34e0;  1 drivers
v0000025d3582c6d0_0 .net *"_ivl_68", 0 0, L_0000025d357d3cc0;  1 drivers
v0000025d3582c9f0_0 .net *"_ivl_7", 4 0, L_0000025d3582dd80;  1 drivers
v0000025d3582ca90_0 .net *"_ivl_70", 0 0, L_0000025d357d3550;  1 drivers
v0000025d3582cb30_0 .net *"_ivl_75", 3 0, L_0000025d35890600;  1 drivers
v0000025d3582e1e0_0 .net *"_ivl_77", 25 0, L_0000025d35891dc0;  1 drivers
L_0000025d358385a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025d3582d740_0 .net/2u *"_ivl_78", 1 0, L_0000025d358385a8;  1 drivers
v0000025d3582eaa0_0 .net *"_ivl_8", 4 0, L_0000025d3582d420;  1 drivers
v0000025d3582e320_0 .net *"_ivl_80", 31 0, L_0000025d35890920;  1 drivers
v0000025d3582da60_0 .net *"_ivl_82", 31 0, L_0000025d358906a0;  1 drivers
v0000025d3582e6e0_0 .net *"_ivl_84", 31 0, L_0000025d35891500;  1 drivers
v0000025d3582e460_0 .net *"_ivl_89", 15 0, L_0000025d358913c0;  1 drivers
L_0000025d358385f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025d3582cde0_0 .net/2u *"_ivl_90", 15 0, L_0000025d358385f0;  1 drivers
v0000025d3582d060_0 .net *"_ivl_92", 31 0, L_0000025d358907e0;  1 drivers
v0000025d3582dce0_0 .net *"_ivl_94", 31 0, L_0000025d35891320;  1 drivers
v0000025d3582cd40_0 .net *"_ivl_96", 31 0, L_0000025d35890e20;  1 drivers
v0000025d3582e3c0_0 .net "alu_control", 3 0, v0000025d3582bb90_0;  1 drivers
v0000025d3582e820_0 .net "alu_in2", 31 0, L_0000025d35890740;  1 drivers
v0000025d3582db00_0 .net "branch_taken", 0 0, L_0000025d357d3a20;  1 drivers
v0000025d3582e640_0 .net "branch_target", 31 0, L_0000025d35891960;  1 drivers
v0000025d3582d4c0_0 .net "clock", 0 0, v0000025d3582d9c0_0;  1 drivers
v0000025d3582d880_0 .net "dmem_out", 31 0, L_0000025d358904c0;  1 drivers
v0000025d3582e280_0 .net "instruction", 31 0, L_0000025d357d3a90;  1 drivers
v0000025d3582ce80_0 .net "is_jr", 0 0, L_0000025d357d30f0;  1 drivers
v0000025d3582eb40_0 .net "nextPC", 31 0, L_0000025d35891780;  1 drivers
v0000025d3582d100_0 .net "pc_plus4", 31 0, L_0000025d35890560;  1 drivers
v0000025d3582cfc0_0 .net "read_data1", 31 0, L_0000025d3582d380;  1 drivers
v0000025d3582dec0_0 .net "read_data2", 31 0, L_0000025d3582e000;  1 drivers
v0000025d3582e780_0 .net "reset", 0 0, v0000025d3582e8c0_0;  1 drivers
v0000025d3582d920_0 .net "sign_ext_out", 31 0, v0000025d358290e0_0;  1 drivers
v0000025d3582cf20_0 .net "write_data", 31 0, L_0000025d35891820;  1 drivers
v0000025d3582e500_0 .net "write_reg", 4 0, L_0000025d3582d1a0;  1 drivers
v0000025d3582e0a0_0 .net "zero_flag", 0 0, L_0000025d35890880;  1 drivers
L_0000025d3582ea00 .part L_0000025d357d3a90, 11, 5;
L_0000025d3582dd80 .part L_0000025d357d3a90, 16, 5;
L_0000025d3582d420 .functor MUXZ 5, L_0000025d3582dd80, L_0000025d3582ea00, v0000025d357c48b0_0, C4<>;
L_0000025d3582d1a0 .functor MUXZ 5, L_0000025d3582d420, L_0000025d358380e0, v0000025d357c3cd0_0, C4<>;
L_0000025d35891280 .part L_0000025d357d3a90, 21, 5;
L_0000025d358902e0 .part L_0000025d357d3a90, 16, 5;
L_0000025d35890240 .part L_0000025d357d3a90, 0, 16;
L_0000025d35890740 .functor MUXZ 32, L_0000025d3582e000, v0000025d358290e0_0, v0000025d357c3690_0, C4<>;
L_0000025d35890420 .part L_0000025d357d3a90, 0, 6;
L_0000025d35890a60 .part L_0000025d357d3a90, 6, 5;
L_0000025d35890560 .arith/sum 32, v0000025d3582a800_0, L_0000025d358383f8;
L_0000025d35890380 .part v0000025d358290e0_0, 0, 30;
L_0000025d35890ec0 .concat [ 2 30 0 0], L_0000025d35838440, L_0000025d35890380;
L_0000025d35891960 .arith/sum 32, L_0000025d35890560, L_0000025d35890ec0;
L_0000025d35891640 .part L_0000025d357d3a90, 26, 6;
L_0000025d35890f60 .cmp/eq 6, L_0000025d35891640, L_0000025d35838488;
L_0000025d358916e0 .part L_0000025d357d3a90, 0, 6;
L_0000025d358910a0 .cmp/eq 6, L_0000025d358916e0, L_0000025d358384d0;
L_0000025d35891b40 .part L_0000025d357d3a90, 26, 6;
L_0000025d35891a00 .cmp/eq 6, L_0000025d35891b40, L_0000025d35838518;
L_0000025d35891f00 .part L_0000025d357d3a90, 26, 6;
L_0000025d35890ba0 .cmp/eq 6, L_0000025d35891f00, L_0000025d35838560;
L_0000025d35890600 .part L_0000025d35890560, 28, 4;
L_0000025d35891dc0 .part L_0000025d357d3a90, 0, 26;
L_0000025d35890920 .concat [ 2 26 4 0], L_0000025d358385a8, L_0000025d35891dc0, L_0000025d35890600;
L_0000025d358906a0 .functor MUXZ 32, L_0000025d35890560, L_0000025d35891960, L_0000025d357d3a20, C4<>;
L_0000025d35891500 .functor MUXZ 32, L_0000025d358906a0, L_0000025d35890920, v0000025d357c3eb0_0, C4<>;
L_0000025d35891780 .functor MUXZ 32, L_0000025d35891500, L_0000025d3582d380, L_0000025d357d30f0, C4<>;
L_0000025d358913c0 .part L_0000025d357d3a90, 0, 16;
L_0000025d358907e0 .concat [ 16 16 0 0], L_0000025d358385f0, L_0000025d358913c0;
L_0000025d35891320 .functor MUXZ 32, v0000025d357c3230_0, L_0000025d358904c0, v0000025d357c4310_0, C4<>;
L_0000025d35890e20 .functor MUXZ 32, L_0000025d35891320, L_0000025d358907e0, v0000025d357c4770_0, C4<>;
L_0000025d35891820 .functor MUXZ 32, L_0000025d35890e20, L_0000025d35890560, v0000025d357c3cd0_0, C4<>;
L_0000025d358909c0 .part L_0000025d357d3a90, 26, 6;
L_0000025d35890b00 .part L_0000025d357d3a90, 0, 6;
S_0000025d357d6320 .scope module, "alu" "ula" 3 55, 4 12 0, S_0000025d357d5ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "In1";
    .port_info 1 /INPUT 32 "In2";
    .port_info 2 /INPUT 5 "shamt";
    .port_info 3 /INPUT 4 "OP";
    .port_info 4 /OUTPUT 32 "result";
    .port_info 5 /OUTPUT 1 "Zero_Flag";
v0000025d357c4a90_0 .net "In1", 31 0, L_0000025d3582d380;  alias, 1 drivers
v0000025d357c3550_0 .net "In2", 31 0, L_0000025d35890740;  alias, 1 drivers
v0000025d357c4130_0 .net "OP", 3 0, v0000025d3582bb90_0;  alias, 1 drivers
v0000025d357c3af0_0 .net "Zero_Flag", 0 0, L_0000025d35890880;  alias, 1 drivers
L_0000025d35838368 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025d357c3190_0 .net/2u *"_ivl_0", 31 0, L_0000025d35838368;  1 drivers
v0000025d357c3230_0 .var "result", 31 0;
v0000025d357c4630_0 .net "shamt", 4 0, L_0000025d35890a60;  1 drivers
E_0000025d357cf340 .event anyedge, v0000025d357c4130_0, v0000025d357c4a90_0, v0000025d357c3550_0, v0000025d357c4630_0;
L_0000025d35890880 .cmp/eq 32, v0000025d357c3230_0, L_0000025d35838368;
S_0000025d357d64b0 .scope module, "ctrl" "control" 3 86, 5 12 0, S_0000025d357d5ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 1 "RegDst";
    .port_info 3 /OUTPUT 1 "Jump";
    .port_info 4 /OUTPUT 1 "Branch";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemtoReg";
    .port_info 7 /OUTPUT 2 "ALUOp";
    .port_info 8 /OUTPUT 1 "MemWrite";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "RegWrite";
    .port_info 11 /OUTPUT 1 "Jr";
    .port_info 12 /OUTPUT 1 "ExtOp";
    .port_info 13 /OUTPUT 1 "JalEn";
    .port_info 14 /OUTPUT 1 "LuiEn";
v0000025d357c35f0_0 .var "ALUOp", 1 0;
v0000025d357c3690_0 .var "ALUSrc", 0 0;
v0000025d357c3b90_0 .var "Branch", 0 0;
v0000025d357c3c30_0 .var "ExtOp", 0 0;
v0000025d357c3cd0_0 .var "JalEn", 0 0;
v0000025d357c4810_0 .var "Jr", 0 0;
v0000025d357c3eb0_0 .var "Jump", 0 0;
v0000025d357c4770_0 .var "LuiEn", 0 0;
v0000025d357c3f50_0 .var "MemRead", 0 0;
v0000025d357c4270_0 .var "MemWrite", 0 0;
v0000025d357c4310_0 .var "MemtoReg", 0 0;
v0000025d357c48b0_0 .var "RegDst", 0 0;
v0000025d357b7fc0_0 .var "RegWrite", 0 0;
v0000025d357b8420_0 .net "funct", 5 0, L_0000025d35890b00;  1 drivers
v0000025d357b86a0_0 .net "opcode", 5 0, L_0000025d358909c0;  1 drivers
E_0000025d357cec00 .event anyedge, v0000025d357b86a0_0, v0000025d357b8420_0;
S_0000025d357a7010 .scope module, "dmem" "d_mem" 3 61, 6 12 0, S_0000025d357d5ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "WriteData";
    .port_info 5 /OUTPUT 32 "ReadData";
v0000025d35829860_0 .net "MemRead", 0 0, v0000025d357c3f50_0;  alias, 1 drivers
v0000025d3582a1c0_0 .net "MemWrite", 0 0, v0000025d357c4270_0;  alias, 1 drivers
v0000025d35828dc0_0 .net "ReadData", 31 0, L_0000025d358904c0;  alias, 1 drivers
v0000025d35829cc0_0 .net "WriteData", 31 0, L_0000025d3582e000;  alias, 1 drivers
v0000025d35829900_0 .net *"_ivl_0", 31 0, L_0000025d35891000;  1 drivers
v0000025d35829ea0_0 .net *"_ivl_3", 9 0, L_0000025d35890ce0;  1 drivers
v0000025d3582a6c0_0 .net *"_ivl_4", 11 0, L_0000025d35890d80;  1 drivers
L_0000025d358383b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025d3582a620_0 .net *"_ivl_7", 1 0, L_0000025d358383b0;  1 drivers
o0000025d357dc4b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000025d35829400_0 name=_ivl_8
v0000025d3582a9e0_0 .net "address", 31 0, v0000025d357c3230_0;  alias, 1 drivers
v0000025d3582a300_0 .net "clock", 0 0, v0000025d3582d9c0_0;  alias, 1 drivers
v0000025d3582a940_0 .var/i "k", 31 0;
v0000025d3582a440 .array "mem", 1023 0, 31 0;
E_0000025d357cf300 .event posedge, v0000025d3582a300_0;
L_0000025d35891000 .array/port v0000025d3582a440, L_0000025d35890d80;
L_0000025d35890ce0 .part v0000025d357c3230_0, 2, 10;
L_0000025d35890d80 .concat [ 10 2 0 0], L_0000025d35890ce0, L_0000025d358383b0;
L_0000025d358904c0 .functor MUXZ 32, o0000025d357dc4b8, L_0000025d35891000, v0000025d357c3f50_0, C4<>;
S_0000025d357a71a0 .scope module, "ext" "sign_extend" 3 47, 7 10 0, S_0000025d357d5ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "imm";
    .port_info 1 /INPUT 1 "ExtOp";
    .port_info 2 /OUTPUT 32 "ext_out";
v0000025d35828c80_0 .net "ExtOp", 0 0, v0000025d357c3c30_0;  alias, 1 drivers
v0000025d358290e0_0 .var "ext_out", 31 0;
v0000025d3582a580_0 .net "imm", 15 0, L_0000025d35890240;  1 drivers
E_0000025d357ce8c0 .event anyedge, v0000025d357c3c30_0, v0000025d3582a580_0;
S_0000025d357a49e0 .scope module, "imem" "i_mem" 3 33, 8 12 0, S_0000025d357d5ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "i_out";
L_0000025d357d3a90 .functor BUFZ 32, L_0000025d3582e960, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025d358294a0_0 .net *"_ivl_0", 31 0, L_0000025d3582e960;  1 drivers
v0000025d3582ab20_0 .net *"_ivl_3", 9 0, L_0000025d3582dba0;  1 drivers
v0000025d3582a4e0_0 .net *"_ivl_4", 11 0, L_0000025d3582e140;  1 drivers
L_0000025d35838098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025d358297c0_0 .net *"_ivl_7", 1 0, L_0000025d35838098;  1 drivers
v0000025d3582a760_0 .net "address", 31 0, v0000025d3582a800_0;  alias, 1 drivers
v0000025d35828e60_0 .var/i "i", 31 0;
v0000025d35829180_0 .net "i_out", 31 0, L_0000025d357d3a90;  alias, 1 drivers
v0000025d35829d60 .array "mem", 1023 0, 31 0;
L_0000025d3582e960 .array/port v0000025d35829d60, L_0000025d3582e140;
L_0000025d3582dba0 .part v0000025d3582a800_0, 2, 10;
L_0000025d3582e140 .concat [ 10 2 0 0], L_0000025d3582dba0, L_0000025d35838098;
S_0000025d357a4b70 .scope module, "pc_inst" "pc" 3 29, 9 10 0, S_0000025d357d5ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "nextPC";
    .port_info 3 /OUTPUT 32 "PC";
v0000025d3582a800_0 .var "PC", 31 0;
v0000025d3582a8a0_0 .net "clock", 0 0, v0000025d3582d9c0_0;  alias, 1 drivers
v0000025d358299a0_0 .net "nextPC", 31 0, L_0000025d35891780;  alias, 1 drivers
v0000025d3582aa80_0 .net "reset", 0 0, v0000025d3582e8c0_0;  alias, 1 drivers
E_0000025d357ce700 .event posedge, v0000025d3582aa80_0, v0000025d3582a300_0;
S_0000025d3579bed0 .scope module, "regs" "regfile" 3 39, 10 10 0, S_0000025d357d5ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWrite";
    .port_info 3 /INPUT 5 "ReadAddr1";
    .port_info 4 /INPUT 5 "ReadAddr2";
    .port_info 5 /INPUT 5 "WriteAddr";
    .port_info 6 /INPUT 32 "WriteData";
    .port_info 7 /OUTPUT 32 "ReadData1";
    .port_info 8 /OUTPUT 32 "ReadData2";
v0000025d35829040_0 .net "ReadAddr1", 4 0, L_0000025d35891280;  1 drivers
v0000025d35829e00_0 .net "ReadAddr2", 4 0, L_0000025d358902e0;  1 drivers
v0000025d35829ae0_0 .net "ReadData1", 31 0, L_0000025d3582d380;  alias, 1 drivers
v0000025d35829540_0 .net "ReadData2", 31 0, L_0000025d3582e000;  alias, 1 drivers
v0000025d35829c20_0 .net "RegWrite", 0 0, v0000025d357b7fc0_0;  alias, 1 drivers
v0000025d35828fa0_0 .net "WriteAddr", 4 0, L_0000025d3582d1a0;  alias, 1 drivers
v0000025d35828d20_0 .net "WriteData", 31 0, L_0000025d35891820;  alias, 1 drivers
v0000025d35828f00_0 .net *"_ivl_0", 31 0, L_0000025d3582d240;  1 drivers
v0000025d35829220_0 .net *"_ivl_10", 31 0, L_0000025d3582df60;  1 drivers
v0000025d358295e0_0 .net *"_ivl_12", 6 0, L_0000025d3582d2e0;  1 drivers
L_0000025d35838200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025d3582a3a0_0 .net *"_ivl_15", 1 0, L_0000025d35838200;  1 drivers
v0000025d358292c0_0 .net *"_ivl_18", 31 0, L_0000025d3582d6a0;  1 drivers
L_0000025d35838248 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025d35829b80_0 .net *"_ivl_21", 26 0, L_0000025d35838248;  1 drivers
L_0000025d35838290 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025d35829360_0 .net/2u *"_ivl_22", 31 0, L_0000025d35838290;  1 drivers
v0000025d35829680_0 .net *"_ivl_24", 0 0, L_0000025d3582d560;  1 drivers
L_0000025d358382d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025d35829f40_0 .net/2u *"_ivl_26", 31 0, L_0000025d358382d8;  1 drivers
v0000025d35829720_0 .net *"_ivl_28", 31 0, L_0000025d3582d7e0;  1 drivers
L_0000025d35838128 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025d35829fe0_0 .net *"_ivl_3", 26 0, L_0000025d35838128;  1 drivers
v0000025d3582a080_0 .net *"_ivl_30", 6 0, L_0000025d3582de20;  1 drivers
L_0000025d35838320 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025d3582a120_0 .net *"_ivl_33", 1 0, L_0000025d35838320;  1 drivers
L_0000025d35838170 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025d3582a260_0 .net/2u *"_ivl_4", 31 0, L_0000025d35838170;  1 drivers
v0000025d3582c4f0_0 .net *"_ivl_6", 0 0, L_0000025d3582dc40;  1 drivers
L_0000025d358381b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025d3582b870_0 .net/2u *"_ivl_8", 31 0, L_0000025d358381b8;  1 drivers
v0000025d3582c770_0 .net "clock", 0 0, v0000025d3582d9c0_0;  alias, 1 drivers
v0000025d3582ae70_0 .var/i "i", 31 0;
v0000025d3582c270 .array "registers", 31 0, 31 0;
v0000025d3582ad30_0 .net "reset", 0 0, v0000025d3582e8c0_0;  alias, 1 drivers
L_0000025d3582d240 .concat [ 5 27 0 0], L_0000025d35891280, L_0000025d35838128;
L_0000025d3582dc40 .cmp/eq 32, L_0000025d3582d240, L_0000025d35838170;
L_0000025d3582df60 .array/port v0000025d3582c270, L_0000025d3582d2e0;
L_0000025d3582d2e0 .concat [ 5 2 0 0], L_0000025d35891280, L_0000025d35838200;
L_0000025d3582d380 .functor MUXZ 32, L_0000025d3582df60, L_0000025d358381b8, L_0000025d3582dc40, C4<>;
L_0000025d3582d6a0 .concat [ 5 27 0 0], L_0000025d358902e0, L_0000025d35838248;
L_0000025d3582d560 .cmp/eq 32, L_0000025d3582d6a0, L_0000025d35838290;
L_0000025d3582d7e0 .array/port v0000025d3582c270, L_0000025d3582de20;
L_0000025d3582de20 .concat [ 5 2 0 0], L_0000025d358902e0, L_0000025d35838320;
L_0000025d3582e000 .functor MUXZ 32, L_0000025d3582d7e0, L_0000025d358382d8, L_0000025d3582d560, C4<>;
S_0000025d3579c060 .scope module, "uctrl" "ula_ctrl" 3 53, 11 12 0, S_0000025d357d5ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "OP_ula";
v0000025d3582c310_0 .net "ALUOp", 1 0, v0000025d357c35f0_0;  alias, 1 drivers
v0000025d3582bb90_0 .var "OP_ula", 3 0;
v0000025d3582b910_0 .net "funct", 5 0, L_0000025d35890420;  1 drivers
E_0000025d357ce540 .event anyedge, v0000025d357c35f0_0, v0000025d3582b910_0;
    .scope S_0000025d357a4b70;
T_0 ;
    %wait E_0000025d357ce700;
    %load/vec4 v0000025d3582aa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025d3582a800_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000025d358299a0_0;
    %assign/vec4 v0000025d3582a800_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000025d357a49e0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025d35828e60_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000025d35828e60_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000025d35828e60_0;
    %store/vec4a v0000025d35829d60, 4, 0;
    %load/vec4 v0000025d35828e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025d35828e60_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call 8 24 "$readmemb", "instruction.list", v0000025d35829d60 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000025d3579bed0;
T_2 ;
    %wait E_0000025d357ce700;
    %load/vec4 v0000025d3582ad30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025d3582ae70_0, 0, 32;
T_2.2 ;
    %load/vec4 v0000025d3582ae70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000025d3582ae70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025d3582c270, 0, 4;
    %load/vec4 v0000025d3582ae70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025d3582ae70_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000025d35829c20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v0000025d35828fa0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0000025d35828d20_0;
    %load/vec4 v0000025d35828fa0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025d3582c270, 0, 4;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000025d357a71a0;
T_3 ;
    %wait E_0000025d357ce8c0;
    %load/vec4 v0000025d35828c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000025d3582a580_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0000025d3582a580_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000025d358290e0_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000025d3582a580_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000025d358290e0_0, 0, 32;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000025d3579c060;
T_4 ;
    %wait E_0000025d357ce540;
    %load/vec4 v0000025d3582c310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000025d3582bb90_0, 0, 4;
    %jmp T_4.5;
T_4.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000025d3582bb90_0, 0, 4;
    %jmp T_4.5;
T_4.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000025d3582bb90_0, 0, 4;
    %jmp T_4.5;
T_4.2 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000025d3582bb90_0, 0, 4;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0000025d3582b910_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000025d3582bb90_0, 0, 4;
    %jmp T_4.22;
T_4.6 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000025d3582bb90_0, 0, 4;
    %jmp T_4.22;
T_4.7 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000025d3582bb90_0, 0, 4;
    %jmp T_4.22;
T_4.8 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000025d3582bb90_0, 0, 4;
    %jmp T_4.22;
T_4.9 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000025d3582bb90_0, 0, 4;
    %jmp T_4.22;
T_4.10 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000025d3582bb90_0, 0, 4;
    %jmp T_4.22;
T_4.11 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000025d3582bb90_0, 0, 4;
    %jmp T_4.22;
T_4.12 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000025d3582bb90_0, 0, 4;
    %jmp T_4.22;
T_4.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000025d3582bb90_0, 0, 4;
    %jmp T_4.22;
T_4.14 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000025d3582bb90_0, 0, 4;
    %jmp T_4.22;
T_4.15 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000025d3582bb90_0, 0, 4;
    %jmp T_4.22;
T_4.16 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000025d3582bb90_0, 0, 4;
    %jmp T_4.22;
T_4.17 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000025d3582bb90_0, 0, 4;
    %jmp T_4.22;
T_4.18 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000025d3582bb90_0, 0, 4;
    %jmp T_4.22;
T_4.19 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0000025d3582bb90_0, 0, 4;
    %jmp T_4.22;
T_4.20 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000025d3582bb90_0, 0, 4;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000025d357d6320;
T_5 ;
    %wait E_0000025d357cf340;
    %load/vec4 v0000025d357c4130_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025d357c3230_0, 0, 32;
    %jmp T_5.16;
T_5.0 ;
    %load/vec4 v0000025d357c4a90_0;
    %load/vec4 v0000025d357c3550_0;
    %add;
    %store/vec4 v0000025d357c3230_0, 0, 32;
    %jmp T_5.16;
T_5.1 ;
    %load/vec4 v0000025d357c4a90_0;
    %load/vec4 v0000025d357c3550_0;
    %sub;
    %store/vec4 v0000025d357c3230_0, 0, 32;
    %jmp T_5.16;
T_5.2 ;
    %load/vec4 v0000025d357c4a90_0;
    %load/vec4 v0000025d357c3550_0;
    %and;
    %store/vec4 v0000025d357c3230_0, 0, 32;
    %jmp T_5.16;
T_5.3 ;
    %load/vec4 v0000025d357c4a90_0;
    %load/vec4 v0000025d357c3550_0;
    %or;
    %store/vec4 v0000025d357c3230_0, 0, 32;
    %jmp T_5.16;
T_5.4 ;
    %load/vec4 v0000025d357c4a90_0;
    %load/vec4 v0000025d357c3550_0;
    %xor;
    %store/vec4 v0000025d357c3230_0, 0, 32;
    %jmp T_5.16;
T_5.5 ;
    %load/vec4 v0000025d357c4a90_0;
    %load/vec4 v0000025d357c3550_0;
    %or;
    %inv;
    %store/vec4 v0000025d357c3230_0, 0, 32;
    %jmp T_5.16;
T_5.6 ;
    %load/vec4 v0000025d357c4a90_0;
    %load/vec4 v0000025d357c3550_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_5.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.18, 8;
T_5.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.18, 8;
 ; End of false expr.
    %blend;
T_5.18;
    %store/vec4 v0000025d357c3230_0, 0, 32;
    %jmp T_5.16;
T_5.7 ;
    %load/vec4 v0000025d357c4a90_0;
    %load/vec4 v0000025d357c3550_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.20, 8;
T_5.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.20, 8;
 ; End of false expr.
    %blend;
T_5.20;
    %store/vec4 v0000025d357c3230_0, 0, 32;
    %jmp T_5.16;
T_5.8 ;
    %load/vec4 v0000025d357c3550_0;
    %ix/getv 4, v0000025d357c4630_0;
    %shiftl 4;
    %store/vec4 v0000025d357c3230_0, 0, 32;
    %jmp T_5.16;
T_5.9 ;
    %load/vec4 v0000025d357c3550_0;
    %ix/getv 4, v0000025d357c4630_0;
    %shiftr 4;
    %store/vec4 v0000025d357c3230_0, 0, 32;
    %jmp T_5.16;
T_5.10 ;
    %load/vec4 v0000025d357c3550_0;
    %ix/getv 4, v0000025d357c4630_0;
    %shiftr/s 4;
    %store/vec4 v0000025d357c3230_0, 0, 32;
    %jmp T_5.16;
T_5.11 ;
    %load/vec4 v0000025d357c3550_0;
    %load/vec4 v0000025d357c4a90_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000025d357c3230_0, 0, 32;
    %jmp T_5.16;
T_5.12 ;
    %load/vec4 v0000025d357c3550_0;
    %load/vec4 v0000025d357c4a90_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000025d357c3230_0, 0, 32;
    %jmp T_5.16;
T_5.13 ;
    %load/vec4 v0000025d357c3550_0;
    %load/vec4 v0000025d357c4a90_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0000025d357c3230_0, 0, 32;
    %jmp T_5.16;
T_5.14 ;
    %load/vec4 v0000025d357c4a90_0;
    %store/vec4 v0000025d357c3230_0, 0, 32;
    %jmp T_5.16;
T_5.16 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000025d357a7010;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025d3582a940_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000025d3582a940_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000025d3582a940_0;
    %store/vec4a v0000025d3582a440, 4, 0;
    %load/vec4 v0000025d3582a940_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025d3582a940_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0000025d357a7010;
T_7 ;
    %wait E_0000025d357cf300;
    %load/vec4 v0000025d3582a1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000025d35829cc0_0;
    %load/vec4 v0000025d3582a9e0_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025d3582a440, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000025d357d64b0;
T_8 ;
    %wait E_0000025d357cec00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025d357c48b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025d357c3eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025d357c3b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025d357c3f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025d357c4310_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000025d357c35f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025d357c4270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025d357c3690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025d357b7fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025d357c4810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025d357c3c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025d357c3cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025d357c4770_0, 0, 1;
    %load/vec4 v0000025d357b86a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %jmp T_8.15;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025d357c48b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025d357b7fc0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000025d357c35f0_0, 0, 2;
    %load/vec4 v0000025d357b8420_0;
    %cmpi/e 8, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_8.16, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.17, 8;
T_8.16 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.17, 8;
 ; End of false expr.
    %blend;
T_8.17;
    %pad/s 1;
    %store/vec4 v0000025d357c4810_0, 0, 1;
    %jmp T_8.15;
T_8.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025d357c3690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025d357b7fc0_0, 0, 1;
    %jmp T_8.15;
T_8.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025d357c3690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025d357b7fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025d357c3c30_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000025d357c35f0_0, 0, 2;
    %jmp T_8.15;
T_8.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025d357c3690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025d357b7fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025d357c3c30_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000025d357c35f0_0, 0, 2;
    %jmp T_8.15;
T_8.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025d357c3690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025d357b7fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025d357c3c30_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000025d357c35f0_0, 0, 2;
    %jmp T_8.15;
T_8.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025d357c3b90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000025d357c35f0_0, 0, 2;
    %jmp T_8.15;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025d357c3b90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000025d357c35f0_0, 0, 2;
    %jmp T_8.15;
T_8.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025d357c3690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025d357c48b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025d357b7fc0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000025d357c35f0_0, 0, 2;
    %jmp T_8.15;
T_8.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025d357c3690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025d357c48b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025d357b7fc0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000025d357c35f0_0, 0, 2;
    %jmp T_8.15;
T_8.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025d357c3690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025d357b7fc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025d357c4770_0, 0, 1;
    %jmp T_8.15;
T_8.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025d357c3690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025d357c4310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025d357b7fc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025d357c3f50_0, 0, 1;
    %jmp T_8.15;
T_8.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025d357c3690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025d357c4270_0, 0, 1;
    %jmp T_8.15;
T_8.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025d357c3eb0_0, 0, 1;
    %jmp T_8.15;
T_8.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025d357c3eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025d357b7fc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025d357c3cd0_0, 0, 1;
    %jmp T_8.15;
T_8.15 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000025d357d7fc0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025d3582d9c0_0, 0, 1;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0000025d3582d9c0_0;
    %inv;
    %store/vec4 v0000025d3582d9c0_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_0000025d357d7fc0;
T_10 ;
    %vpi_call 2 38 "$dumpfile", "mips_waveform.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000025d357d7fc0 {0 0 0};
    %vpi_call 2 42 "$display", ">>> Iniciando Simula\303\247\303\243o..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025d3582e8c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025d3582e8c0_0, 0, 1;
    %delay 800, 0;
    %vpi_call 2 54 "$display", "---------------------------------------------------------" {0 0 0};
    %vpi_call 2 55 "$display", "Simula\303\247\303\243o finalizada por limite de tempo." {0 0 0};
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0000025d357d7fc0;
T_11 ;
    %wait E_0000025d357cf300;
    %load/vec4 v0000025d3582e8c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %vpi_call 2 63 "$write", "Time: %4d | PC: %h | Instr: %h | ULA: %h ", $time, v0000025d3582e5a0_0, v0000025d3582e280_0, v0000025d3582d600_0 {0 0 0};
    %load/vec4 v0000025d3582b370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %vpi_call 2 68 "$display", "| [MEM WRITE] Escreveu %h no end. %h", v0000025d35829cc0_0, v0000025d3582d600_0 {0 0 0};
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0000025d3582c810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %vpi_call 2 71 "$display", "| [MEM READ] Leu %h do end. %h", v0000025d3582cca0_0, v0000025d3582d600_0 {0 0 0};
    %jmp T_11.5;
T_11.4 ;
    %vpi_call 2 74 "$display", "\000" {0 0 0};
T_11.5 ;
T_11.3 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "test/testbench.v";
    "src/mips.v";
    "src/ula.v";
    "src/control.v";
    "src/d_mem.v";
    "src/sign_extend.v";
    "src/i_mem.v";
    "src/pc.v";
    "src/regfile.v";
    "src/ula_ctrl.v";
