#ifndef __MACH_RK2928_IOMUX_H
#define __MACH_RK2928_IOMUX_H
#include <mach/io.h>
#include <plat/iomux.h>

#define GRF_IOMUX_BASE	(RK2928_GRF_BASE + 0x00a8)
#define GPIO_BANKS	4
enum{
	/* GPIO0_A */
	GPIO0_A0 = 0x0a00, I2C0_SCL, 
	GPIO0_A1 = 0x0a10, I2C0_SDA, 
	GPIO0_A2 = 0x0a20, I2C1_SCL, 
	GPIO0_A3 = 0x0a30, I2C1_SDA, 
	GPIO0_A6 = 0x0a60, I2C3_SCL, HDMI_DDCSCL, 
	GPIO0_A7 = 0x0a70, I2C3_SDA, HDMI_DDCSDA, 

	/* GPIO0_B */
	GPIO0_B0 = 0x0b00, MMC1_CMD, 
	GPIO0_B1 = 0x0b10, MMC1_CLKOUT, 
	GPIO0_B2 = 0x0b20, MMC1_DETN, 
	GPIO0_B3 = 0x0b30, MMC1_D0, 
	GPIO0_B4 = 0x0b40, MMC1_D1, 
	GPIO0_B5 = 0x0b50, MMC1_D2, 
	GPIO0_B6 = 0x0b60, MMC1_D3, 
	GPIO0_B7 = 0x0b70, HDMI_HOTPLUGIN, 

	/* GPIO0_C */
	GPIO0_C0 = 0x0c00, UART0_SOUT, 
	GPIO0_C1 = 0x0c10, UART0_SIN, 
	GPIO0_C2 = 0x0c20, UART0_RTSN, 
	GPIO0_C3 = 0x0c30, UART0_CTSN, 
	GPIO0_C4 = 0x0c40, HDMI_CECSDA, 
	GPIO0_C7 = 0x0c70, NAND_CS1, 

	/* GPIO0_D */
	GPIO0_D0 = 0x0d00, UART2_RTSN, 
	GPIO0_D1 = 0x0d10, UART2_CTSN, 
	GPIO0_D2 = 0x0d20, PWM0, 
	GPIO0_D3 = 0x0d30, PWM1, 
	GPIO0_D4 = 0x0d40, PWM2, 
	GPIO0_D5 = 0x0d50, MMC1_WRPRT, 
	GPIO0_D6 = 0x0d60, MMC1_PWREN, 
	GPIO0_D7 = 0x0d70, MMC1_BKEPWR, 

	/* GPIO1_A */
	GPIO1_A0 = 0x1a00, I2S0_MCLK, 
	GPIO1_A1 = 0x1a10, I2S0_SCLK, 
	GPIO1_A2 = 0x1a20, I2S0_LRCKRX, GPS_CLK, 
	GPIO1_A3 = 0x1a30, I2S0_LRCKTX, 
	GPIO1_A4 = 0x1a40, I2S0_SDO, GPS_MAG, 
	GPIO1_A5 = 0x1a50, I2S0_SDI, GPS_SIGN, 
	GPIO1_A6 = 0x1a60, MMC1_INTN, 
	GPIO1_A7 = 0x1a70, MMC0_WRPRT, 

	/* GPIO1_B */
	GPIO1_B0 = 0x1b00, SPI0_CLK, UART1_CTSN, 
	GPIO1_B1 = 0x1b10, SPI0_TXD, UART1_SOUT, 
	GPIO1_B2 = 0x1b20, SPI0_RXD, UART1_SIN, 
	GPIO1_B3 = 0x1b30, SPI0_CS0, UART1_RTSN, 
	GPIO1_B4 = 0x1b40, SPI0_CS1, 
	GPIO1_B5 = 0x1b50, MMC0_RSTNOUT, 
	GPIO1_B6 = 0x1b60, MMC0_PWREN, 
	GPIO1_B7 = 0x1b70, MMC0_CMD, 

	/* GPIO1_C */
	GPIO1_C0 = 0x1c00, MMC0_CLKOUT, 
	GPIO1_C1 = 0x1c10, MMC0_DETN, 
	GPIO1_C2 = 0x1c20, MMC0_D0, 
	GPIO1_C3 = 0x1c30, MMC0_D1, 
	GPIO1_C4 = 0x1c40, MMC0_D2, 
	GPIO1_C5 = 0x1c50, MMC0_D3, 
	GPIO1_C6 = 0x1c60, NAND_CS2, EMMC_CMD, 
	GPIO1_C7 = 0x1c70, NAND_CS3, EMMC_RSTNOUT, 

	/* GPIO1_D */
	GPIO1_D0 = 0x1d00, NAND_D0, EMMC_D0, 
	GPIO1_D1 = 0x1d10, NAND_D1, EMMC_D1, 
	GPIO1_D2 = 0x1d20, NAND_D2, EMMC_D2, 
	GPIO1_D3 = 0x1d30, NAND_D3, EMMC_D3, 
	GPIO1_D4 = 0x1d40, NAND_D4, EMMC_D4, 
	GPIO1_D5 = 0x1d50, NAND_D5, EMMC_D5, 
	GPIO1_D6 = 0x1d60, NAND_D6, EMMC_D6, 
	GPIO1_D7 = 0x1d70, NAND_D7, EMMC_D7, 

	/* GPIO2_A */
	GPIO2_A0 = 0x2a00, NAND_ALE, 
	GPIO2_A1 = 0x2a10, NAND_CLE, 
	GPIO2_A2 = 0x2a20, NAND_WRN, 
	GPIO2_A3 = 0x2a30, NAND_RDN, 
	GPIO2_A4 = 0x2a40, NAND_RDY, 
	GPIO2_A5 = 0x2a50, NAND_WP, EMMC_PWREN, 
	GPIO2_A6 = 0x2a60, NAND_CS0, 
	GPIO2_A7 = 0x2a70, NAND_DQS, EMMC_CLKOUT, 

	/* GPIO2_B */
	GPIO2_B0 = 0x2b00, LCDC0_DCLK, LCDC1_DCLK, 
	GPIO2_B1 = 0x2b10, LCDC0_HSYNC, LCDC1_HSYNC, 
	GPIO2_B2 = 0x2b20, LCDC0_VSYNC, LCDC1_VSYNC, 
	GPIO2_B3 = 0x2b30, LCDC0_DEN, LCDC1_DEN, 
	GPIO2_B4 = 0x2b40, LCDC0_D10, LCDC1_D10, 
	GPIO2_B5 = 0x2b50, LCDC0_D11, LCDC1_D11, 
	GPIO2_B6 = 0x2b60, LCDC0_D12, LCDC1_D12, 
	GPIO2_B7 = 0x2b70, LCDC0_D13, LCDC1_D13, 

	/* GPIO2_C */
	GPIO2_C0 = 0x2c00, LCDC0_D14, LCDC1_D14, 
	GPIO2_C1 = 0x2c10, LCDC0_D15, LCDC1_D15, 
	GPIO2_C2 = 0x2c20, LCDC0_D16, LCDC1_D16, 
	GPIO2_C3 = 0x2c30, LCDC0_D17, LCDC1_D17, 
	GPIO2_C4 = 0x2c40, LCDC0_D18, LCDC1_D18, I2C2_SDA, 
	GPIO2_C5 = 0x2c50, LCDC0_D19, LCDC1_D19, I2C2_SCL, 
	GPIO2_C6 = 0x2c60, LCDC0_D20, LCDC1_D20, UART2_SIN, 
	GPIO2_C7 = 0x2c70, LCDC0_D21, LCDC1_D21, UART2_SOUT, 

	/* GPIO2_D */
	GPIO2_D0 = 0x2d00, LCDC0_D22, LCDC1_D22, 
	GPIO2_D1 = 0x2d10, LCDC0_D23, LCDC1_D23, 

	/* GPIO3_A */
	/* GPIO3_B */
	/* GPIO3_C */
	GPIO3_C1 = 0x3c10, OTG_DRVVBUS, 

	/* GPIO3_D */
	GPIO3_D7 = 0x3d70, TEST_CLK_OUT, 

};
void __init iomux_init(void);
#endif
