digraph "CFG for '_Z11updateStatePfS_ififf' function" {
	label="CFG for '_Z11updateStatePfS_ififf' function";

	Node0x48a8920 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%7:\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %9 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %10 = getelementptr i8, i8 addrspace(4)* %9, i64 4\l  %11 = bitcast i8 addrspace(4)* %10 to i16 addrspace(4)*\l  %12 = load i16, i16 addrspace(4)* %11, align 4, !range !4, !invariant.load !5\l  %13 = zext i16 %12 to i32\l  %14 = mul i32 %8, %13\l  %15 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %16 = add i32 %15, %4\l  %17 = add i32 %16, %14\l  %18 = add nsw i32 %4, %2\l  %19 = icmp slt i32 %17, %18\l  br i1 %19, label %20, label %53\l|{<s0>T|<s1>F}}"];
	Node0x48a8920:s0 -> Node0x48aa970;
	Node0x48a8920:s1 -> Node0x48aaa00;
	Node0x48aa970 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%20:\l20:                                               \l  %21 = sext i32 %17 to i64\l  %22 = getelementptr inbounds float, float addrspace(1)* %0, i64 %21\l  %23 = load float, float addrspace(1)* %22, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %24 = getelementptr inbounds float, float addrspace(1)* %1, i64 %21\l  %25 = load float, float addrspace(1)* %24, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %26 = fadd contract float %23, %25\l  %27 = sub nsw i32 %17, %2\l  %28 = sext i32 %27 to i64\l  %29 = getelementptr inbounds float, float addrspace(1)* %0, i64 %28\l  %30 = load float, float addrspace(1)* %29, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %31 = fneg contract float %5\l  %32 = fsub contract float %26, %6\l  %33 = fmul contract float %32, %31\l  %34 = fmul float %33, 0x3FF7154760000000\l  %35 = tail call float @llvm.rint.f32(float %34)\l  %36 = fcmp ogt float %33, 0x40562E4300000000\l  %37 = fcmp olt float %33, 0xC059D1DA00000000\l  %38 = fneg float %34\l  %39 = tail call float @llvm.fma.f32(float %33, float 0x3FF7154760000000,\l... float %38)\l  %40 = tail call float @llvm.fma.f32(float %33, float 0x3E54AE0BE0000000,\l... float %39)\l  %41 = fsub float %34, %35\l  %42 = fadd float %40, %41\l  %43 = tail call float @llvm.exp2.f32(float %42)\l  %44 = fptosi float %35 to i32\l  %45 = tail call float @llvm.amdgcn.ldexp.f32(float %43, i32 %44)\l  %46 = fadd contract float %45, 1.000000e+00\l  %47 = fdiv contract float 1.000000e+00, %46\l  %48 = select i1 %37, float 1.000000e+00, float %47\l  %49 = select i1 %36, float 0.000000e+00, float %48\l  %50 = fsub contract float %49, %30\l  %51 = fmul contract float %50, %3\l  %52 = fadd contract float %30, %51\l  store float %52, float addrspace(1)* %22, align 4, !tbaa !7\l  br label %53\l}"];
	Node0x48aa970 -> Node0x48aaa00;
	Node0x48aaa00 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%53:\l53:                                               \l  ret void\l}"];
}
