Release 14.7 par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

chris-VirtualBox::  Thu Jun 02 11:00:54 2022

par -w -intstyle ise -ol high -mt off DFF_TEST_NEW_TOP_map.ncd
DFF_TEST_NEW_TOP.ncd DFF_TEST_NEW_TOP.pcf 


Constraints file: DFF_TEST_NEW_TOP.pcf.
Loading device for application Rf_Device from file '5vlx50.nph' in environment /opt/Xilinx/14.7/ISE_DS/ISE/.
   "DFF_TEST_NEW_TOP" is an NCD, version 3.2, device xc5vlx50, package ff1153, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.73 2013-10-13".



Device Utilization Summary:

   Number of BUFGs                          10 out of 32     31%
   Number of External IOBs                  78 out of 560    13%
      Number of LOCed IOBs                  78 out of 78    100%

   Number of PLL_ADVs                        1 out of 6      16%
   Number of Slices                        557 out of 7200    7%
   Number of Slice Registers              1431 out of 28800   4%
      Number used as Flip Flops           1431
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                   1286 out of 28800   4%
   Number of Slice LUT-Flip Flop pairs    1817 out of 28800   6%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 32 secs 
Finished initial Timing Analysis.  REAL time: 32 secs 

Starting Router


Phase  1  : 6120 unrouted;      REAL time: 35 secs 

Phase  2  : 4882 unrouted;      REAL time: 37 secs 

Phase  3  : 1674 unrouted;      REAL time: 49 secs 

Phase  4  : 1722 unrouted; (Par is working to improve performance)     REAL time: 57 secs 

Updating file: DFF_TEST_NEW_TOP.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 6 secs 

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 1 mins 8 secs 

Updating file: DFF_TEST_NEW_TOP.ncd with current fully routed design.

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 4 mins 18 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 4 mins 27 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 4 mins 28 secs 

Phase 10  : 0 unrouted; (Par is working to improve performance)     REAL time: 4 mins 29 secs 
Total REAL time to Router completion: 4 mins 29 secs 
Total CPU time to Router completion: 3 mins 25 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.
INFO:Par:459 - The Clock Report is not displayed in the non timing-driven mode.
Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net CLK | SETUP       |         N/A|     2.879ns|     N/A|           0
  _GEN_TOP/clk_1m                           | HOLD        |     0.336ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net dat | SETUP       |         N/A|     3.485ns|     N/A|           0
  a_clk_pi_BUFGP                            | HOLD        |     0.318ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net dat | SETUP       |         N/A|     3.544ns|     N/A|           0
  a_clk_dff_pi_BUFGP                        | HOLD        |     0.366ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net dat | SETUP       |         N/A|     2.636ns|     N/A|           0
  a_clk_RO_pi_BUFGP                         | HOLD        |     0.389ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net sra | SETUP       |         N/A|     1.892ns|     N/A|           0
  m_data_out_clk_pi_BUFGP                   | HOLD        |     0.389ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net CLK | SETUP       |         N/A|     1.001ns|     N/A|           0
  _GEN_TOP/clk_2m                           | HOLD        |     0.744ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net CLK | SETUP       |         N/A|     2.311ns|     N/A|           0
  _GEN_TOP/clk_4m                           | HOLD        |     0.419ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net O_N | SETUP       |         N/A|     1.682ns|     N/A|           0
  OR_BUFGP                                  | HOLD        |     0.470ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net O_I | SETUP       |         N/A|     1.787ns|     N/A|           0
  NV_BUFGP                                  | HOLD        |     0.472ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net O_N | SETUP       |         N/A|     1.675ns|     N/A|           0
  AND_BUFGP                                 | HOLD        |     0.469ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for CLK_GEN_TOP/CLK_GEN/CLKIN1_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|CLK_GEN_TOP/CLK_GEN/CLKIN1_IBUF|     10.000ns|      4.000ns|      0.113ns|            0|            0|            0|            0|
|G                              |             |             |             |             |             |             |             |
| CLK_GEN_TOP/CLK_GEN/CLKOUT0_BU|    125.000ns|      1.408ns|          N/A|            0|            0|            0|            0|
| F                             |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 4 mins 45 secs 
Total CPU time to PAR completion: 3 mins 34 secs 

Peak Memory Usage:  810 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 2

Writing design to file DFF_TEST_NEW_TOP.ncd



PAR done!
