`timescale 1ns / 1ps

module fnd_controller (
    input clk,
    input rst,
    input tick,
    input [13:0] in_data,
    output [3:0] an,
    output [7:0] seg
);

  wire [1:0] w_sel;
  wire [3:0] w_d1, w_d10, w_d100, w_d1000;

  fnd_digit_select u_fnd_digit_select (
      .clk (clk),
      .rst (rst),
      .tick(tick),
      .sel (w_sel)
  );

  fnd_digit_display u_fnd_digit_display (
      .sel(w_sel),
      .d1(w_d1),
      .d10(w_d10),
      .d100(w_d100),
      .d1000(w_d1000),
      .an(an),
      .seg(seg)
  );

  bin2bcd_4digit u_bin2bcd_4digit (
      .in_data(in_data),
      .d1(w_d1),
      .d10(w_d10),
      .d100(w_d100),
      .d1000(w_d1000)
  );


endmodule

module fnd_digit_select (
    input clk,
    input rst,
    input tick,
    output reg [1:0] sel
);

  always @(posedge rst, posedge tick) begin
    if (rst) begin
      sel <= 2'b00;
    end else begin
      // 1ms
      if (tick) begin
        sel <= sel + 1;
      end
    end

  end
endmodule

// in_data: bin size to print up to 9999 in 14 bit fnd
// 0~9999 1000/100/10/1 0~9 BCD 4bit
module bin2bcd_4digit (
    input  [13:0] in_data,
    output [ 3:0] d1,
    output [ 3:0] d10,
    output [ 3:0] d100,
    output [ 3:0] d1000
);

  assign d1 = in_data % 10;
  assign d10 = (in_data / 10) % 10;
  assign d100 = (in_data / 100) % 10;
  assign d1000 = (in_data / 1000) % 10;

endmodule

// display fnd every 1ms - select each display bit
module fnd_digit_display (
    input [1:0] sel,
    input [3:0] d1,
    input [3:0] d10,
    input [3:0] d100,
    input [3:0] d1000,
    output reg [3:0] an,
    output reg [7:0] seg
);

  reg [3:0] bcd_data;


  // an : anode
  // LOW sig
  always @(sel) begin
    case (sel)
      2'b00: begin
        bcd_data = d1;
        an = 4'b1110;
      end
      2'b01: begin
        bcd_data = d10;
        an = 4'b1101;
      end
      2'b10: begin
        bcd_data = d100;
        an = 4'b1011;
      end
      2'b11: begin
        bcd_data = d1000;
        an = 4'b0111;
      end
      default: begin
        bcd_data = 4'b0000;
        an = 4'b1111;
      end
    endcase
  end

  always @(bcd_data) begin
    case (bcd_data)
      4'd0: seg = 8'b11000000;  // 0
      4'd1: seg = 8'b11111001;  // 1
      4'd2: seg = 8'b10100100;  // 2
      4'd3: seg = 8'b10110000;  // 3
      4'd4: seg = 8'b10011001;  // 4
      4'd5: seg = 8'b10010010;  // 5
      4'd6: seg = 8'b10000010;  // 6
      4'd7: seg = 8'b11111000;  // 7
      4'd8: seg = 8'b10000000;  // 8
      4'd9: seg = 8'b10010000;  // 9
      default: seg = 8'b11111111;  // all off  
    endcase
  end

endmodule
