INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol is_in_delayslot_i, assumed default net type wire [E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/mips.v:156]
INFO: [VRFC 10-2458] undeclared symbol next_inst_in_delayslot_o, assumed default net type wire [E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/mips.v:169]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/mips_and_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_and_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/textbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module textbench
