$date
	Mon Oct 28 14:54:47 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ALU_tb $end
$var wire 8 ! RegAku_2_ALU [7:0] $end
$var wire 1 " ALU_2_RegCY $end
$var wire 8 # ALU_2_RegAku [7:0] $end
$var reg 3 $ ALUCode_tb [2:0] $end
$var reg 1 % A_CE_tb $end
$var reg 8 & A_tb [7:0] $end
$var reg 1 ' CY_CE_tb $end
$var reg 1 ( Ci_tb $end
$var reg 1 ) Co_tb $end
$var reg 8 * R_tb [7:0] $end
$var reg 1 + clk_tb $end
$var reg 1 , nReset $end
$scope module ALU_1 $end
$var wire 3 - ALUCode [2:0] $end
$var wire 1 ( Ci $end
$var wire 8 . R [7:0] $end
$var wire 8 / A [7:0] $end
$var reg 1 " Co $end
$var reg 8 0 out [7:0] $end
$upscope $end
$scope module Aku_1 $end
$var wire 1 % CE $end
$var wire 8 1 D [7:0] $end
$var wire 1 + clk $end
$var wire 1 , nReset $end
$var reg 8 2 Q [7:0] $end
$upscope $end
$scope module Reg_CY_1 $end
$var wire 1 ' CE $end
$var wire 1 " CY_in $end
$var wire 1 + clk $end
$var reg 1 3 CY_out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x3
bx 2
bx 1
bx 0
bx /
b100 .
bx -
0,
0+
b100 *
0)
0(
1'
b1000 &
1%
bx $
bx #
x"
bx !
$end
#1000
b0 $
b0 -
#5000
0"
b100 #
b100 0
b100 1
b0 !
b0 /
b0 2
1+
#6000
1,
#10000
0+
#15000
b1000 #
b1000 0
b1000 1
b100 !
b100 /
b100 2
03
1+
#20000
0+
#21000
b0 #
b0 0
b0 1
b1 $
b1 -
#25000
1"
b11111100 #
b11111100 0
b11111100 1
b0 !
b0 /
b0 2
1+
#30000
0+
#31000
0"
b100 #
b100 0
b100 1
b0 $
b0 -
#35000
b1000 #
b1000 0
b1000 1
b100 !
b100 /
b100 2
1+
#40000
0+
#45000
b1100 #
b1100 0
b1100 1
b1000 !
b1000 /
b1000 2
1+
#50000
0+
#55000
b10000 #
b10000 0
b10000 1
b1100 !
b1100 /
b1100 2
1+
#60000
0+
#65000
b10100 #
b10100 0
b10100 1
b10000 !
b10000 /
b10000 2
1+
#70000
0+
#75000
b11000 #
b11000 0
b11000 1
b10100 !
b10100 /
b10100 2
1+
#80000
0+
#85000
b11100 #
b11100 0
b11100 1
b11000 !
b11000 /
b11000 2
1+
#90000
0+
#95000
b100000 #
b100000 0
b100000 1
b11100 !
b11100 /
b11100 2
1+
#100000
0+
#105000
b100100 #
b100100 0
b100100 1
b100000 !
b100000 /
b100000 2
1+
#106000
