 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10000
        -sort_by slack
Design : ALU
Version: O-2018.06-SP5-1
Date   : Fri Nov 19 19:44:41 2021
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: X[11] (input port clocked by clk)
  Endpoint: y_reg_38_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[11] (in)                               0.04       0.09 r
  U485/Y (INVX2TS)                         0.11       0.20 f
  U486/Y (INVX2TS)                         0.11       0.31 r
  U563/Y (XNOR2X1TS)                       0.30       0.61 r
  U445/Y (INVX2TS)                         0.28       0.89 f
  U446/Y (INVX2TS)                         0.13       1.02 r
  U225/Y (CLKAND2X2TS)                     0.32       1.34 r
  U441/Y (INVX2TS)                         0.11       1.45 f
  U794/Y (OAI22X1TS)                       0.20       1.66 r
  mult_x_2_U257/S (CMPR42X1TS)             1.35       3.01 f
  mult_x_2_U256/S (CMPR42X1TS)             1.03       4.04 f
  U573/Y (NOR2X1TS)                        0.20       4.23 r
  U661/Y (INVX2TS)                         0.12       4.35 f
  U662/Y (NAND2X1TS)                       0.09       4.45 r
  U233/Y (XNOR2X1TS)                       0.24       4.69 r
  U213/Y (BUFX3TS)                         0.26       4.95 r
  U1003/CON (AFHCONX2TS)                   0.32       5.28 f
  U376/Y (OAI21X2TS)                       0.22       5.50 r
  U1000/CON (AFHCONX2TS)                   0.17       5.67 f
  U705/Y (OAI21X2TS)                       0.29       5.95 r
  U708/CO (ACHCINX2TS)                     0.18       6.14 f
  U711/Y (OAI21X4TS)                       0.17       6.31 r
  U271/CON (AFHCONX2TS)                    0.14       6.45 f
  U713/CO (ACHCINX2TS)                     0.23       6.68 r
  U992/CON (AFHCONX2TS)                    0.21       6.89 f
  U371/Y (OAI2BB2X4TS)                     0.21       7.10 r
  U989/CON (AFHCONX2TS)                    0.14       7.24 f
  U717/CO (ACHCINX2TS)                     0.23       7.47 r
  U987/CON (AFHCONX2TS)                    0.18       7.65 f
  U719/CO (ACHCINX2TS)                     0.23       7.88 r
  U983/CON (AFHCONX2TS)                    0.20       8.09 f
  U721/Y (OAI21X4TS)                       0.21       8.29 r
  U722/Y (INVX2TS)                         0.09       8.39 f
  U370/Y (NOR2X2TS)                        0.12       8.51 r
  U723/Y (INVX2TS)                         0.10       8.60 f
  U724/Y (OR2X8TS)                         0.20       8.80 f
  U140/Y (NOR2X4TS)                        0.12       8.92 r
  U725/Y (NAND2BX4TS)                      0.13       9.05 f
  U726/Y (NOR2X8TS)                        0.12       9.17 r
  U263/Y (NAND2X6TS)                       0.10       9.26 f
  U728/Y (NOR2X8TS)                        0.12       9.38 r
  U535/Y (AO21X4TS)                        0.18       9.56 r
  U552/Y (OAI2BB1X2TS)                     0.18       9.74 r
  y_reg_38_/D (DFFQX1TS)                   0.00       9.74 r
  data arrival time                                   9.74

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_38_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.25       9.75
  data required time                                  9.75
  -----------------------------------------------------------
  data required time                                  9.75
  data arrival time                                  -9.74
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: X[11] (input port clocked by clk)
  Endpoint: y_reg_37_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[11] (in)                               0.04       0.09 r
  U485/Y (INVX2TS)                         0.11       0.20 f
  U486/Y (INVX2TS)                         0.11       0.31 r
  U563/Y (XNOR2X1TS)                       0.30       0.61 r
  U445/Y (INVX2TS)                         0.28       0.89 f
  U446/Y (INVX2TS)                         0.13       1.02 r
  U225/Y (CLKAND2X2TS)                     0.32       1.34 r
  U441/Y (INVX2TS)                         0.11       1.45 f
  U794/Y (OAI22X1TS)                       0.20       1.66 r
  mult_x_2_U257/S (CMPR42X1TS)             1.35       3.01 f
  mult_x_2_U256/S (CMPR42X1TS)             1.03       4.04 f
  U573/Y (NOR2X1TS)                        0.20       4.23 r
  U661/Y (INVX2TS)                         0.12       4.35 f
  U662/Y (NAND2X1TS)                       0.09       4.45 r
  U233/Y (XNOR2X1TS)                       0.24       4.69 r
  U213/Y (BUFX3TS)                         0.26       4.95 r
  U1003/CON (AFHCONX2TS)                   0.32       5.28 f
  U376/Y (OAI21X2TS)                       0.22       5.50 r
  U1000/CON (AFHCONX2TS)                   0.17       5.67 f
  U705/Y (OAI21X2TS)                       0.29       5.95 r
  U708/CO (ACHCINX2TS)                     0.18       6.14 f
  U711/Y (OAI21X4TS)                       0.17       6.31 r
  U271/CON (AFHCONX2TS)                    0.14       6.45 f
  U713/CO (ACHCINX2TS)                     0.23       6.68 r
  U992/CON (AFHCONX2TS)                    0.21       6.89 f
  U371/Y (OAI2BB2X4TS)                     0.21       7.10 r
  U989/CON (AFHCONX2TS)                    0.14       7.24 f
  U717/CO (ACHCINX2TS)                     0.23       7.47 r
  U987/CON (AFHCONX2TS)                    0.18       7.65 f
  U719/CO (ACHCINX2TS)                     0.23       7.88 r
  U983/CON (AFHCONX2TS)                    0.20       8.09 f
  U721/Y (OAI21X4TS)                       0.21       8.29 r
  U722/Y (INVX2TS)                         0.09       8.39 f
  U370/Y (NOR2X2TS)                        0.12       8.51 r
  U723/Y (INVX2TS)                         0.10       8.60 f
  U724/Y (OR2X8TS)                         0.20       8.80 f
  U140/Y (NOR2X4TS)                        0.12       8.92 r
  U725/Y (NAND2BX4TS)                      0.13       9.05 f
  U726/Y (NOR2X8TS)                        0.12       9.17 r
  U263/Y (NAND2X6TS)                       0.10       9.26 f
  U536/Y (XNOR2X1TS)                       0.25       9.51 f
  U372/Y (OAI21X1TS)                       0.19       9.69 r
  y_reg_37_/D (DFFQX1TS)                   0.00       9.69 r
  data arrival time                                   9.69

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_37_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.27       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -9.69
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: X[11] (input port clocked by clk)
  Endpoint: y_reg_36_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[11] (in)                               0.04       0.09 r
  U485/Y (INVX2TS)                         0.11       0.20 f
  U486/Y (INVX2TS)                         0.11       0.31 r
  U563/Y (XNOR2X1TS)                       0.30       0.61 r
  U445/Y (INVX2TS)                         0.28       0.89 f
  U446/Y (INVX2TS)                         0.13       1.02 r
  U225/Y (CLKAND2X2TS)                     0.32       1.34 r
  U441/Y (INVX2TS)                         0.11       1.45 f
  U794/Y (OAI22X1TS)                       0.20       1.66 r
  mult_x_2_U257/S (CMPR42X1TS)             1.35       3.01 f
  mult_x_2_U256/S (CMPR42X1TS)             1.03       4.04 f
  U573/Y (NOR2X1TS)                        0.20       4.23 r
  U661/Y (INVX2TS)                         0.12       4.35 f
  U662/Y (NAND2X1TS)                       0.09       4.45 r
  U233/Y (XNOR2X1TS)                       0.24       4.69 r
  U213/Y (BUFX3TS)                         0.26       4.95 r
  U1003/CON (AFHCONX2TS)                   0.32       5.28 f
  U376/Y (OAI21X2TS)                       0.22       5.50 r
  U1000/CON (AFHCONX2TS)                   0.17       5.67 f
  U705/Y (OAI21X2TS)                       0.29       5.95 r
  U708/CO (ACHCINX2TS)                     0.18       6.14 f
  U711/Y (OAI21X4TS)                       0.17       6.31 r
  U271/CON (AFHCONX2TS)                    0.14       6.45 f
  U713/CO (ACHCINX2TS)                     0.23       6.68 r
  U992/CON (AFHCONX2TS)                    0.21       6.89 f
  U371/Y (OAI2BB2X4TS)                     0.21       7.10 r
  U989/CON (AFHCONX2TS)                    0.14       7.24 f
  U717/CO (ACHCINX2TS)                     0.23       7.47 r
  U987/CON (AFHCONX2TS)                    0.18       7.65 f
  U719/CO (ACHCINX2TS)                     0.23       7.88 r
  U983/CON (AFHCONX2TS)                    0.20       8.09 f
  U721/Y (OAI21X4TS)                       0.21       8.29 r
  U722/Y (INVX2TS)                         0.09       8.39 f
  U370/Y (NOR2X2TS)                        0.12       8.51 r
  U723/Y (INVX2TS)                         0.10       8.60 f
  U724/Y (OR2X8TS)                         0.20       8.80 f
  U140/Y (NOR2X4TS)                        0.12       8.92 r
  U725/Y (NAND2BX4TS)                      0.13       9.05 f
  U726/Y (NOR2X8TS)                        0.12       9.17 r
  U320/Y (XOR2XLTS)                        0.21       9.38 r
  U1028/Y (OAI22X1TS)                      0.22       9.60 f
  y_reg_36_/D (DFFQX1TS)                   0.00       9.60 f
  data arrival time                                   9.60

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_36_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.33       9.67
  data required time                                  9.67
  -----------------------------------------------------------
  data required time                                  9.67
  data arrival time                                  -9.60
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: X[11] (input port clocked by clk)
  Endpoint: y_reg_35_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[11] (in)                               0.04       0.09 r
  U485/Y (INVX2TS)                         0.11       0.20 f
  U486/Y (INVX2TS)                         0.11       0.31 r
  U563/Y (XNOR2X1TS)                       0.30       0.61 r
  U445/Y (INVX2TS)                         0.28       0.89 f
  U446/Y (INVX2TS)                         0.13       1.02 r
  U225/Y (CLKAND2X2TS)                     0.32       1.34 r
  U441/Y (INVX2TS)                         0.11       1.45 f
  U794/Y (OAI22X1TS)                       0.20       1.66 r
  mult_x_2_U257/S (CMPR42X1TS)             1.35       3.01 f
  mult_x_2_U256/S (CMPR42X1TS)             1.03       4.04 f
  U573/Y (NOR2X1TS)                        0.20       4.23 r
  U661/Y (INVX2TS)                         0.12       4.35 f
  U662/Y (NAND2X1TS)                       0.09       4.45 r
  U233/Y (XNOR2X1TS)                       0.24       4.69 r
  U213/Y (BUFX3TS)                         0.26       4.95 r
  U1003/CON (AFHCONX2TS)                   0.32       5.28 f
  U376/Y (OAI21X2TS)                       0.22       5.50 r
  U1000/CON (AFHCONX2TS)                   0.17       5.67 f
  U705/Y (OAI21X2TS)                       0.29       5.95 r
  U708/CO (ACHCINX2TS)                     0.18       6.14 f
  U711/Y (OAI21X4TS)                       0.17       6.31 r
  U271/CON (AFHCONX2TS)                    0.14       6.45 f
  U713/CO (ACHCINX2TS)                     0.23       6.68 r
  U992/CON (AFHCONX2TS)                    0.21       6.89 f
  U371/Y (OAI2BB2X4TS)                     0.21       7.10 r
  U989/CON (AFHCONX2TS)                    0.14       7.24 f
  U717/CO (ACHCINX2TS)                     0.23       7.47 r
  U987/CON (AFHCONX2TS)                    0.18       7.65 f
  U719/CO (ACHCINX2TS)                     0.23       7.88 r
  U983/CON (AFHCONX2TS)                    0.20       8.09 f
  U721/Y (OAI21X4TS)                       0.21       8.29 r
  U722/Y (INVX2TS)                         0.09       8.39 f
  U370/Y (NOR2X2TS)                        0.12       8.51 r
  U723/Y (INVX2TS)                         0.10       8.60 f
  U724/Y (OR2X8TS)                         0.20       8.80 f
  U140/Y (NOR2X4TS)                        0.12       8.92 r
  U725/Y (NAND2BX4TS)                      0.13       9.05 f
  U325/Y (XOR2XLTS)                        0.22       9.27 r
  U1027/Y (OAI22X1TS)                      0.28       9.55 f
  y_reg_35_/D (DFFQX1TS)                   0.00       9.55 f
  data arrival time                                   9.55

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_35_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.33       9.67
  data required time                                  9.67
  -----------------------------------------------------------
  data required time                                  9.67
  data arrival time                                  -9.55
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: X[11] (input port clocked by clk)
  Endpoint: y_reg_34_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[11] (in)                               0.04       0.09 r
  U485/Y (INVX2TS)                         0.11       0.20 f
  U486/Y (INVX2TS)                         0.11       0.31 r
  U563/Y (XNOR2X1TS)                       0.30       0.61 r
  U445/Y (INVX2TS)                         0.28       0.89 f
  U446/Y (INVX2TS)                         0.13       1.02 r
  U225/Y (CLKAND2X2TS)                     0.32       1.34 r
  U441/Y (INVX2TS)                         0.11       1.45 f
  U794/Y (OAI22X1TS)                       0.20       1.66 r
  mult_x_2_U257/S (CMPR42X1TS)             1.35       3.01 f
  mult_x_2_U256/S (CMPR42X1TS)             1.03       4.04 f
  U573/Y (NOR2X1TS)                        0.20       4.23 r
  U661/Y (INVX2TS)                         0.12       4.35 f
  U662/Y (NAND2X1TS)                       0.09       4.45 r
  U233/Y (XNOR2X1TS)                       0.24       4.69 r
  U213/Y (BUFX3TS)                         0.26       4.95 r
  U1003/CON (AFHCONX2TS)                   0.32       5.28 f
  U376/Y (OAI21X2TS)                       0.22       5.50 r
  U1000/CON (AFHCONX2TS)                   0.17       5.67 f
  U705/Y (OAI21X2TS)                       0.29       5.95 r
  U708/CO (ACHCINX2TS)                     0.18       6.14 f
  U711/Y (OAI21X4TS)                       0.17       6.31 r
  U271/CON (AFHCONX2TS)                    0.14       6.45 f
  U713/CO (ACHCINX2TS)                     0.23       6.68 r
  U992/CON (AFHCONX2TS)                    0.21       6.89 f
  U371/Y (OAI2BB2X4TS)                     0.21       7.10 r
  U989/CON (AFHCONX2TS)                    0.14       7.24 f
  U717/CO (ACHCINX2TS)                     0.23       7.47 r
  U987/CON (AFHCONX2TS)                    0.18       7.65 f
  U719/CO (ACHCINX2TS)                     0.23       7.88 r
  U983/CON (AFHCONX2TS)                    0.20       8.09 f
  U721/Y (OAI21X4TS)                       0.21       8.29 r
  U722/Y (INVX2TS)                         0.09       8.39 f
  U370/Y (NOR2X2TS)                        0.12       8.51 r
  U723/Y (INVX2TS)                         0.10       8.60 f
  U724/Y (OR2X8TS)                         0.20       8.80 f
  U140/Y (NOR2X4TS)                        0.12       8.92 r
  U339/Y (XOR2XLTS)                        0.22       9.14 r
  U1025/Y (OAI22X1TS)                      0.22       9.36 f
  y_reg_34_/D (DFFQX1TS)                   0.00       9.36 f
  data arrival time                                   9.36

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_34_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.33       9.67
  data required time                                  9.67
  -----------------------------------------------------------
  data required time                                  9.67
  data arrival time                                  -9.36
  -----------------------------------------------------------
  slack (MET)                                         0.30


  Startpoint: X[11] (input port clocked by clk)
  Endpoint: y_reg_33_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[11] (in)                               0.04       0.09 r
  U485/Y (INVX2TS)                         0.11       0.20 f
  U486/Y (INVX2TS)                         0.11       0.31 r
  U563/Y (XNOR2X1TS)                       0.30       0.61 r
  U445/Y (INVX2TS)                         0.28       0.89 f
  U446/Y (INVX2TS)                         0.13       1.02 r
  U225/Y (CLKAND2X2TS)                     0.32       1.34 r
  U441/Y (INVX2TS)                         0.11       1.45 f
  U794/Y (OAI22X1TS)                       0.20       1.66 r
  mult_x_2_U257/S (CMPR42X1TS)             1.35       3.01 f
  mult_x_2_U256/S (CMPR42X1TS)             1.03       4.04 f
  U573/Y (NOR2X1TS)                        0.20       4.23 r
  U661/Y (INVX2TS)                         0.12       4.35 f
  U662/Y (NAND2X1TS)                       0.09       4.45 r
  U233/Y (XNOR2X1TS)                       0.24       4.69 r
  U213/Y (BUFX3TS)                         0.26       4.95 r
  U1003/CON (AFHCONX2TS)                   0.32       5.28 f
  U376/Y (OAI21X2TS)                       0.22       5.50 r
  U1000/CON (AFHCONX2TS)                   0.17       5.67 f
  U705/Y (OAI21X2TS)                       0.29       5.95 r
  U708/CO (ACHCINX2TS)                     0.18       6.14 f
  U711/Y (OAI21X4TS)                       0.17       6.31 r
  U271/CON (AFHCONX2TS)                    0.14       6.45 f
  U713/CO (ACHCINX2TS)                     0.23       6.68 r
  U992/CON (AFHCONX2TS)                    0.21       6.89 f
  U371/Y (OAI2BB2X4TS)                     0.21       7.10 r
  U989/CON (AFHCONX2TS)                    0.14       7.24 f
  U717/CO (ACHCINX2TS)                     0.23       7.47 r
  U987/CON (AFHCONX2TS)                    0.18       7.65 f
  U719/CO (ACHCINX2TS)                     0.23       7.88 r
  U983/CON (AFHCONX2TS)                    0.20       8.09 f
  U721/Y (OAI21X4TS)                       0.21       8.29 r
  U722/Y (INVX2TS)                         0.09       8.39 f
  U370/Y (NOR2X2TS)                        0.12       8.51 r
  U723/Y (INVX2TS)                         0.10       8.60 f
  U724/Y (OR2X8TS)                         0.20       8.80 f
  U141/Y (XOR2X1TS)                        0.21       9.02 f
  U324/Y (OAI22X1TS)                       0.18       9.19 r
  y_reg_33_/D (DFFQX1TS)                   0.00       9.19 r
  data arrival time                                   9.19

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_33_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.29       9.71
  data required time                                  9.71
  -----------------------------------------------------------
  data required time                                  9.71
  data arrival time                                  -9.19
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: X[11] (input port clocked by clk)
  Endpoint: y_reg_32_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[11] (in)                               0.04       0.09 r
  U485/Y (INVX2TS)                         0.11       0.20 f
  U486/Y (INVX2TS)                         0.11       0.31 r
  U563/Y (XNOR2X1TS)                       0.30       0.61 r
  U445/Y (INVX2TS)                         0.28       0.89 f
  U446/Y (INVX2TS)                         0.13       1.02 r
  U225/Y (CLKAND2X2TS)                     0.32       1.34 r
  U441/Y (INVX2TS)                         0.11       1.45 f
  U794/Y (OAI22X1TS)                       0.20       1.66 r
  mult_x_2_U257/S (CMPR42X1TS)             1.35       3.01 f
  mult_x_2_U256/S (CMPR42X1TS)             1.03       4.04 f
  U573/Y (NOR2X1TS)                        0.20       4.23 r
  U661/Y (INVX2TS)                         0.12       4.35 f
  U662/Y (NAND2X1TS)                       0.09       4.45 r
  U233/Y (XNOR2X1TS)                       0.24       4.69 r
  U213/Y (BUFX3TS)                         0.26       4.95 r
  U1003/CON (AFHCONX2TS)                   0.32       5.28 f
  U376/Y (OAI21X2TS)                       0.22       5.50 r
  U1000/CON (AFHCONX2TS)                   0.17       5.67 f
  U705/Y (OAI21X2TS)                       0.29       5.95 r
  U708/CO (ACHCINX2TS)                     0.18       6.14 f
  U711/Y (OAI21X4TS)                       0.17       6.31 r
  U271/CON (AFHCONX2TS)                    0.14       6.45 f
  U713/CO (ACHCINX2TS)                     0.23       6.68 r
  U992/CON (AFHCONX2TS)                    0.21       6.89 f
  U371/Y (OAI2BB2X4TS)                     0.21       7.10 r
  U989/CON (AFHCONX2TS)                    0.14       7.24 f
  U717/CO (ACHCINX2TS)                     0.23       7.47 r
  U987/CON (AFHCONX2TS)                    0.18       7.65 f
  U719/CO (ACHCINX2TS)                     0.23       7.88 r
  U983/CON (AFHCONX2TS)                    0.20       8.09 f
  U721/Y (OAI21X4TS)                       0.21       8.29 r
  U722/Y (INVX2TS)                         0.09       8.39 f
  U370/Y (NOR2X2TS)                        0.12       8.51 r
  U337/Y (XOR2XLTS)                        0.23       8.73 r
  U1024/Y (OAI22X1TS)                      0.22       8.96 f
  y_reg_32_/D (DFFQX1TS)                   0.00       8.96 f
  data arrival time                                   8.96

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_32_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.33       9.67
  data required time                                  9.67
  -----------------------------------------------------------
  data required time                                  9.67
  data arrival time                                  -8.96
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: X[11] (input port clocked by clk)
  Endpoint: y_reg_31_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[11] (in)                               0.04       0.09 r
  U485/Y (INVX2TS)                         0.11       0.20 f
  U486/Y (INVX2TS)                         0.11       0.31 r
  U563/Y (XNOR2X1TS)                       0.30       0.61 r
  U445/Y (INVX2TS)                         0.28       0.89 f
  U446/Y (INVX2TS)                         0.13       1.02 r
  U225/Y (CLKAND2X2TS)                     0.32       1.34 r
  U441/Y (INVX2TS)                         0.11       1.45 f
  U794/Y (OAI22X1TS)                       0.20       1.66 r
  mult_x_2_U257/S (CMPR42X1TS)             1.35       3.01 f
  mult_x_2_U256/S (CMPR42X1TS)             1.03       4.04 f
  U573/Y (NOR2X1TS)                        0.20       4.23 r
  U661/Y (INVX2TS)                         0.12       4.35 f
  U662/Y (NAND2X1TS)                       0.09       4.45 r
  U233/Y (XNOR2X1TS)                       0.24       4.69 r
  U213/Y (BUFX3TS)                         0.26       4.95 r
  U1003/CON (AFHCONX2TS)                   0.32       5.28 f
  U376/Y (OAI21X2TS)                       0.22       5.50 r
  U1000/CON (AFHCONX2TS)                   0.17       5.67 f
  U705/Y (OAI21X2TS)                       0.29       5.95 r
  U708/CO (ACHCINX2TS)                     0.18       6.14 f
  U711/Y (OAI21X4TS)                       0.17       6.31 r
  U271/CON (AFHCONX2TS)                    0.14       6.45 f
  U713/CO (ACHCINX2TS)                     0.23       6.68 r
  U992/CON (AFHCONX2TS)                    0.21       6.89 f
  U371/Y (OAI2BB2X4TS)                     0.21       7.10 r
  U989/CON (AFHCONX2TS)                    0.14       7.24 f
  U717/CO (ACHCINX2TS)                     0.23       7.47 r
  U987/CON (AFHCONX2TS)                    0.18       7.65 f
  U719/CO (ACHCINX2TS)                     0.23       7.88 r
  U983/CON (AFHCONX2TS)                    0.20       8.09 f
  U721/Y (OAI21X4TS)                       0.21       8.29 r
  U334/Y (XOR2XLTS)                        0.24       8.53 r
  U333/Y (MXI2XLTS)                        0.36       8.90 f
  y_reg_31_/D (DFFQX1TS)                   0.00       8.90 f
  data arrival time                                   8.90

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_31_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.35       9.65
  data required time                                  9.65
  -----------------------------------------------------------
  data required time                                  9.65
  data arrival time                                  -8.90
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: X[11] (input port clocked by clk)
  Endpoint: y_reg_30_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[11] (in)                               0.04       0.09 r
  U485/Y (INVX2TS)                         0.11       0.20 f
  U486/Y (INVX2TS)                         0.11       0.31 r
  U563/Y (XNOR2X1TS)                       0.30       0.61 r
  U445/Y (INVX2TS)                         0.28       0.89 f
  U446/Y (INVX2TS)                         0.13       1.02 r
  U225/Y (CLKAND2X2TS)                     0.32       1.34 r
  U441/Y (INVX2TS)                         0.11       1.45 f
  U794/Y (OAI22X1TS)                       0.20       1.66 r
  mult_x_2_U257/S (CMPR42X1TS)             1.35       3.01 f
  mult_x_2_U256/S (CMPR42X1TS)             1.03       4.04 f
  U573/Y (NOR2X1TS)                        0.20       4.23 r
  U661/Y (INVX2TS)                         0.12       4.35 f
  U662/Y (NAND2X1TS)                       0.09       4.45 r
  U233/Y (XNOR2X1TS)                       0.24       4.69 r
  U213/Y (BUFX3TS)                         0.26       4.95 r
  U1003/CON (AFHCONX2TS)                   0.32       5.28 f
  U376/Y (OAI21X2TS)                       0.22       5.50 r
  U1000/CON (AFHCONX2TS)                   0.17       5.67 f
  U705/Y (OAI21X2TS)                       0.29       5.95 r
  U708/CO (ACHCINX2TS)                     0.18       6.14 f
  U711/Y (OAI21X4TS)                       0.17       6.31 r
  U271/CON (AFHCONX2TS)                    0.14       6.45 f
  U713/CO (ACHCINX2TS)                     0.23       6.68 r
  U992/CON (AFHCONX2TS)                    0.21       6.89 f
  U371/Y (OAI2BB2X4TS)                     0.21       7.10 r
  U989/CON (AFHCONX2TS)                    0.14       7.24 f
  U717/CO (ACHCINX2TS)                     0.23       7.47 r
  U987/CON (AFHCONX2TS)                    0.18       7.65 f
  U719/CO (ACHCINX2TS)                     0.23       7.88 r
  U983/CON (AFHCONX2TS)                    0.20       8.09 f
  U332/Y (CLKBUFX2TS)                      0.26       8.34 f
  U331/Y (XOR2X1TS)                        0.21       8.55 f
  U982/Y (NOR2BX1TS)                       0.28       8.83 f
  y_reg_30_/D (DFFQX1TS)                   0.00       8.83 f
  data arrival time                                   8.83

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_30_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -8.83
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: X[11] (input port clocked by clk)
  Endpoint: y_reg_29_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[11] (in)                               0.04       0.09 r
  U485/Y (INVX2TS)                         0.11       0.20 f
  U486/Y (INVX2TS)                         0.11       0.31 r
  U563/Y (XNOR2X1TS)                       0.30       0.61 r
  U445/Y (INVX2TS)                         0.28       0.89 f
  U446/Y (INVX2TS)                         0.13       1.02 r
  U225/Y (CLKAND2X2TS)                     0.32       1.34 r
  U441/Y (INVX2TS)                         0.11       1.45 f
  U794/Y (OAI22X1TS)                       0.20       1.66 r
  mult_x_2_U257/S (CMPR42X1TS)             1.35       3.01 f
  mult_x_2_U256/S (CMPR42X1TS)             1.03       4.04 f
  U573/Y (NOR2X1TS)                        0.20       4.23 r
  U661/Y (INVX2TS)                         0.12       4.35 f
  U662/Y (NAND2X1TS)                       0.09       4.45 r
  U233/Y (XNOR2X1TS)                       0.24       4.69 r
  U213/Y (BUFX3TS)                         0.26       4.95 r
  U1003/CON (AFHCONX2TS)                   0.32       5.28 f
  U376/Y (OAI21X2TS)                       0.22       5.50 r
  U1000/CON (AFHCONX2TS)                   0.17       5.67 f
  U705/Y (OAI21X2TS)                       0.29       5.95 r
  U708/CO (ACHCINX2TS)                     0.18       6.14 f
  U711/Y (OAI21X4TS)                       0.17       6.31 r
  U271/CON (AFHCONX2TS)                    0.14       6.45 f
  U713/CO (ACHCINX2TS)                     0.23       6.68 r
  U992/CON (AFHCONX2TS)                    0.21       6.89 f
  U371/Y (OAI2BB2X4TS)                     0.21       7.10 r
  U989/CON (AFHCONX2TS)                    0.14       7.24 f
  U717/CO (ACHCINX2TS)                     0.23       7.47 r
  U987/CON (AFHCONX2TS)                    0.18       7.65 f
  U719/CO (ACHCINX2TS)                     0.23       7.88 r
  U983/S (AFHCONX2TS)                      0.37       8.26 f
  U984/Y (NOR2BX1TS)                       0.25       8.51 f
  y_reg_29_/D (DFFQX1TS)                   0.00       8.51 f
  data arrival time                                   8.51

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_29_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -8.51
  -----------------------------------------------------------
  slack (MET)                                         1.17


  Startpoint: X[11] (input port clocked by clk)
  Endpoint: y_reg_28_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[11] (in)                               0.04       0.09 r
  U485/Y (INVX2TS)                         0.11       0.20 f
  U486/Y (INVX2TS)                         0.11       0.31 r
  U563/Y (XNOR2X1TS)                       0.30       0.61 r
  U445/Y (INVX2TS)                         0.28       0.89 f
  U446/Y (INVX2TS)                         0.13       1.02 r
  U225/Y (CLKAND2X2TS)                     0.32       1.34 r
  U441/Y (INVX2TS)                         0.11       1.45 f
  U794/Y (OAI22X1TS)                       0.20       1.66 r
  mult_x_2_U257/S (CMPR42X1TS)             1.35       3.01 f
  mult_x_2_U256/S (CMPR42X1TS)             1.03       4.04 f
  U573/Y (NOR2X1TS)                        0.20       4.23 r
  U661/Y (INVX2TS)                         0.12       4.35 f
  U662/Y (NAND2X1TS)                       0.09       4.45 r
  U233/Y (XNOR2X1TS)                       0.24       4.69 r
  U213/Y (BUFX3TS)                         0.26       4.95 r
  U1003/CON (AFHCONX2TS)                   0.32       5.28 f
  U376/Y (OAI21X2TS)                       0.22       5.50 r
  U1000/CON (AFHCONX2TS)                   0.17       5.67 f
  U705/Y (OAI21X2TS)                       0.29       5.95 r
  U708/CO (ACHCINX2TS)                     0.18       6.14 f
  U711/Y (OAI21X4TS)                       0.17       6.31 r
  U271/CON (AFHCONX2TS)                    0.14       6.45 f
  U713/CO (ACHCINX2TS)                     0.23       6.68 r
  U992/CON (AFHCONX2TS)                    0.21       6.89 f
  U371/Y (OAI2BB2X4TS)                     0.21       7.10 r
  U989/CON (AFHCONX2TS)                    0.14       7.24 f
  U717/CO (ACHCINX2TS)                     0.23       7.47 r
  U987/CON (AFHCONX2TS)                    0.18       7.65 f
  U985/Y (XNOR2X1TS)                       0.26       7.91 f
  U986/Y (NOR2BX1TS)                       0.28       8.19 f
  y_reg_28_/D (DFFQX1TS)                   0.00       8.19 f
  data arrival time                                   8.19

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_28_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -8.19
  -----------------------------------------------------------
  slack (MET)                                         1.48


  Startpoint: X[11] (input port clocked by clk)
  Endpoint: y_reg_27_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[11] (in)                               0.04       0.09 r
  U485/Y (INVX2TS)                         0.11       0.20 f
  U486/Y (INVX2TS)                         0.11       0.31 r
  U563/Y (XNOR2X1TS)                       0.30       0.61 r
  U445/Y (INVX2TS)                         0.28       0.89 f
  U446/Y (INVX2TS)                         0.13       1.02 r
  U225/Y (CLKAND2X2TS)                     0.32       1.34 r
  U441/Y (INVX2TS)                         0.11       1.45 f
  U794/Y (OAI22X1TS)                       0.20       1.66 r
  mult_x_2_U257/S (CMPR42X1TS)             1.35       3.01 f
  mult_x_2_U256/S (CMPR42X1TS)             1.03       4.04 f
  U573/Y (NOR2X1TS)                        0.20       4.23 r
  U661/Y (INVX2TS)                         0.12       4.35 f
  U662/Y (NAND2X1TS)                       0.09       4.45 r
  U233/Y (XNOR2X1TS)                       0.24       4.69 r
  U213/Y (BUFX3TS)                         0.26       4.95 r
  U1003/CON (AFHCONX2TS)                   0.32       5.28 f
  U376/Y (OAI21X2TS)                       0.22       5.50 r
  U1000/CON (AFHCONX2TS)                   0.17       5.67 f
  U705/Y (OAI21X2TS)                       0.29       5.95 r
  U708/CO (ACHCINX2TS)                     0.18       6.14 f
  U711/Y (OAI21X4TS)                       0.17       6.31 r
  U271/CON (AFHCONX2TS)                    0.14       6.45 f
  U713/CO (ACHCINX2TS)                     0.23       6.68 r
  U992/CON (AFHCONX2TS)                    0.21       6.89 f
  U371/Y (OAI2BB2X4TS)                     0.21       7.10 r
  U989/CON (AFHCONX2TS)                    0.14       7.24 f
  U717/CO (ACHCINX2TS)                     0.23       7.47 r
  U987/S (AFHCONX2TS)                      0.37       7.84 f
  U988/Y (NOR2BX1TS)                       0.25       8.09 f
  y_reg_27_/D (DFFQX1TS)                   0.00       8.09 f
  data arrival time                                   8.09

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_27_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -8.09
  -----------------------------------------------------------
  slack (MET)                                         1.58


  Startpoint: X[6] (input port clocked by clk)
  Endpoint: y_reg_26_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[6] (in)                                0.04       0.09 r
  U743/Y (XNOR2X1TS)                       0.28       0.37 r
  U480/Y (INVX2TS)                         0.21       0.59 f
  U360/Y (INVX2TS)                         0.13       0.72 r
  U189/Y (AND2X4TS)                        0.22       0.94 r
  U219/Y (INVX2TS)                         0.09       1.03 f
  U880/Y (OAI22X1TS)                       0.14       1.18 r
  U239/S (ADDHXLTS)                        0.43       1.61 r
  mult_x_2_U280/S (CMPR42X1TS)             1.13       2.74 f
  U134/Y (OR2X1TS)                         0.38       3.12 f
  U167/Y (AOI21X1TS)                       0.26       3.38 r
  U215/Y (OAI21X1TS)                       0.20       3.58 f
  U214/Y (OAI2BB1X2TS)                     0.28       3.86 f
  U630/Y (INVX2TS)                         0.10       3.96 r
  U635/Y (OAI21X2TS)                       0.11       4.07 f
  U161/Y (INVX2TS)                         0.10       4.17 r
  U693/Y (OAI21X2TS)                       0.10       4.27 f
  U103/Y (XNOR2X2TS)                       0.19       4.45 f
  U276/Y (NAND2BX1TS)                      0.34       4.79 f
  U313/Y (AOI21X1TS)                       0.24       5.03 r
  U377/Y (OAI21X2TS)                       0.15       5.18 f
  U1003/CON (AFHCONX2TS)                   0.19       5.37 r
  U376/Y (OAI21X2TS)                       0.17       5.53 f
  U1000/CON (AFHCONX2TS)                   0.19       5.72 r
  U705/Y (OAI21X2TS)                       0.16       5.89 f
  U708/CO (ACHCINX2TS)                     0.22       6.11 r
  U711/Y (OAI21X4TS)                       0.17       6.28 f
  U271/CON (AFHCONX2TS)                    0.17       6.45 r
  U713/CO (ACHCINX2TS)                     0.18       6.63 f
  U992/CON (AFHCONX2TS)                    0.25       6.88 r
  U371/Y (OAI2BB2X4TS)                     0.19       7.07 f
  U989/CON (AFHCONX2TS)                    0.18       7.25 r
  U968/Y (XNOR2X1TS)                       0.26       7.51 f
  U969/Y (NOR2BX1TS)                       0.28       7.79 f
  y_reg_26_/D (DFFQX1TS)                   0.00       7.79 f
  data arrival time                                   7.79

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_26_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -7.79
  -----------------------------------------------------------
  slack (MET)                                         1.88


  Startpoint: X[11] (input port clocked by clk)
  Endpoint: y_reg_25_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[11] (in)                               0.04       0.09 r
  U485/Y (INVX2TS)                         0.11       0.20 f
  U486/Y (INVX2TS)                         0.11       0.31 r
  U563/Y (XNOR2X1TS)                       0.30       0.61 r
  U445/Y (INVX2TS)                         0.28       0.89 f
  U446/Y (INVX2TS)                         0.13       1.02 r
  U225/Y (CLKAND2X2TS)                     0.32       1.34 r
  U441/Y (INVX2TS)                         0.11       1.45 f
  U794/Y (OAI22X1TS)                       0.20       1.66 r
  mult_x_2_U257/S (CMPR42X1TS)             1.35       3.01 f
  mult_x_2_U256/S (CMPR42X1TS)             1.03       4.04 f
  U573/Y (NOR2X1TS)                        0.20       4.23 r
  U661/Y (INVX2TS)                         0.12       4.35 f
  U662/Y (NAND2X1TS)                       0.09       4.45 r
  U233/Y (XNOR2X1TS)                       0.24       4.69 r
  U213/Y (BUFX3TS)                         0.26       4.95 r
  U1003/CON (AFHCONX2TS)                   0.32       5.28 f
  U376/Y (OAI21X2TS)                       0.22       5.50 r
  U1000/CON (AFHCONX2TS)                   0.17       5.67 f
  U705/Y (OAI21X2TS)                       0.29       5.95 r
  U708/CO (ACHCINX2TS)                     0.18       6.14 f
  U711/Y (OAI21X4TS)                       0.17       6.31 r
  U271/CON (AFHCONX2TS)                    0.14       6.45 f
  U713/CO (ACHCINX2TS)                     0.23       6.68 r
  U992/CON (AFHCONX2TS)                    0.21       6.89 f
  U371/Y (OAI2BB2X4TS)                     0.21       7.10 r
  U989/S (AFHCONX2TS)                      0.34       7.43 f
  U990/Y (NOR2BX1TS)                       0.25       7.68 f
  y_reg_25_/D (DFFQX1TS)                   0.00       7.68 f
  data arrival time                                   7.68

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_25_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -7.68
  -----------------------------------------------------------
  slack (MET)                                         1.99


  Startpoint: X[6] (input port clocked by clk)
  Endpoint: y_reg_24_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[6] (in)                                0.04       0.09 r
  U743/Y (XNOR2X1TS)                       0.28       0.37 r
  U480/Y (INVX2TS)                         0.21       0.59 f
  U360/Y (INVX2TS)                         0.13       0.72 r
  U189/Y (AND2X4TS)                        0.22       0.94 r
  U219/Y (INVX2TS)                         0.09       1.03 f
  U880/Y (OAI22X1TS)                       0.14       1.18 r
  U239/S (ADDHXLTS)                        0.43       1.61 r
  mult_x_2_U280/S (CMPR42X1TS)             1.13       2.74 f
  U134/Y (OR2X1TS)                         0.38       3.12 f
  U167/Y (AOI21X1TS)                       0.26       3.38 r
  U215/Y (OAI21X1TS)                       0.20       3.58 f
  U214/Y (OAI2BB1X2TS)                     0.28       3.86 f
  U630/Y (INVX2TS)                         0.10       3.96 r
  U635/Y (OAI21X2TS)                       0.11       4.07 f
  U161/Y (INVX2TS)                         0.10       4.17 r
  U693/Y (OAI21X2TS)                       0.10       4.27 f
  U103/Y (XNOR2X2TS)                       0.19       4.45 f
  U276/Y (NAND2BX1TS)                      0.34       4.79 f
  U313/Y (AOI21X1TS)                       0.24       5.03 r
  U377/Y (OAI21X2TS)                       0.15       5.18 f
  U1003/CON (AFHCONX2TS)                   0.19       5.37 r
  U376/Y (OAI21X2TS)                       0.17       5.53 f
  U1000/CON (AFHCONX2TS)                   0.19       5.72 r
  U705/Y (OAI21X2TS)                       0.16       5.89 f
  U708/CO (ACHCINX2TS)                     0.22       6.11 r
  U711/Y (OAI21X4TS)                       0.17       6.28 f
  U271/CON (AFHCONX2TS)                    0.17       6.45 r
  U713/CO (ACHCINX2TS)                     0.18       6.63 f
  U992/CON (AFHCONX2TS)                    0.25       6.88 r
  U335/Y (XOR2XLTS)                        0.29       7.17 f
  U991/Y (NOR2BX1TS)                       0.28       7.45 f
  y_reg_24_/D (DFFQX1TS)                   0.00       7.45 f
  data arrival time                                   7.45

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_24_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -7.45
  -----------------------------------------------------------
  slack (MET)                                         2.22


  Startpoint: X[11] (input port clocked by clk)
  Endpoint: y_reg_23_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[11] (in)                               0.04       0.09 r
  U485/Y (INVX2TS)                         0.11       0.20 f
  U486/Y (INVX2TS)                         0.11       0.31 r
  U563/Y (XNOR2X1TS)                       0.30       0.61 r
  U445/Y (INVX2TS)                         0.28       0.89 f
  U446/Y (INVX2TS)                         0.13       1.02 r
  U225/Y (CLKAND2X2TS)                     0.32       1.34 r
  U441/Y (INVX2TS)                         0.11       1.45 f
  U794/Y (OAI22X1TS)                       0.20       1.66 r
  mult_x_2_U257/S (CMPR42X1TS)             1.35       3.01 f
  mult_x_2_U256/S (CMPR42X1TS)             1.03       4.04 f
  U573/Y (NOR2X1TS)                        0.20       4.23 r
  U661/Y (INVX2TS)                         0.12       4.35 f
  U662/Y (NAND2X1TS)                       0.09       4.45 r
  U233/Y (XNOR2X1TS)                       0.24       4.69 r
  U213/Y (BUFX3TS)                         0.26       4.95 r
  U1003/CON (AFHCONX2TS)                   0.32       5.28 f
  U376/Y (OAI21X2TS)                       0.22       5.50 r
  U1000/CON (AFHCONX2TS)                   0.17       5.67 f
  U705/Y (OAI21X2TS)                       0.29       5.95 r
  U708/CO (ACHCINX2TS)                     0.18       6.14 f
  U711/Y (OAI21X4TS)                       0.17       6.31 r
  U271/CON (AFHCONX2TS)                    0.14       6.45 f
  U713/CO (ACHCINX2TS)                     0.23       6.68 r
  U992/S (AFHCONX2TS)                      0.37       7.05 f
  U993/Y (NOR2BX1TS)                       0.25       7.30 f
  y_reg_23_/D (DFFQX1TS)                   0.00       7.30 f
  data arrival time                                   7.30

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_23_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -7.30
  -----------------------------------------------------------
  slack (MET)                                         2.38


  Startpoint: X[6] (input port clocked by clk)
  Endpoint: y_reg_22_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[6] (in)                                0.04       0.09 r
  U743/Y (XNOR2X1TS)                       0.28       0.37 r
  U480/Y (INVX2TS)                         0.21       0.59 f
  U360/Y (INVX2TS)                         0.13       0.72 r
  U189/Y (AND2X4TS)                        0.22       0.94 r
  U219/Y (INVX2TS)                         0.09       1.03 f
  U880/Y (OAI22X1TS)                       0.14       1.18 r
  U239/S (ADDHXLTS)                        0.43       1.61 r
  mult_x_2_U280/S (CMPR42X1TS)             1.13       2.74 f
  U134/Y (OR2X1TS)                         0.38       3.12 f
  U167/Y (AOI21X1TS)                       0.26       3.38 r
  U215/Y (OAI21X1TS)                       0.20       3.58 f
  U214/Y (OAI2BB1X2TS)                     0.28       3.86 f
  U630/Y (INVX2TS)                         0.10       3.96 r
  U635/Y (OAI21X2TS)                       0.11       4.07 f
  U161/Y (INVX2TS)                         0.10       4.17 r
  U693/Y (OAI21X2TS)                       0.10       4.27 f
  U103/Y (XNOR2X2TS)                       0.19       4.45 f
  U276/Y (NAND2BX1TS)                      0.34       4.79 f
  U313/Y (AOI21X1TS)                       0.24       5.03 r
  U377/Y (OAI21X2TS)                       0.15       5.18 f
  U1003/CON (AFHCONX2TS)                   0.19       5.37 r
  U376/Y (OAI21X2TS)                       0.17       5.53 f
  U1000/CON (AFHCONX2TS)                   0.19       5.72 r
  U705/Y (OAI21X2TS)                       0.16       5.89 f
  U708/CO (ACHCINX2TS)                     0.22       6.11 r
  U711/Y (OAI21X4TS)                       0.17       6.28 f
  U271/CON (AFHCONX2TS)                    0.17       6.45 r
  U994/Y (XNOR2X1TS)                       0.26       6.71 f
  U995/Y (NOR2BX1TS)                       0.28       6.99 f
  y_reg_22_/D (DFFQX1TS)                   0.00       6.99 f
  data arrival time                                   6.99

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_22_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -6.99
  -----------------------------------------------------------
  slack (MET)                                         2.68


  Startpoint: X[11] (input port clocked by clk)
  Endpoint: y_reg_21_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[11] (in)                               0.04       0.09 r
  U485/Y (INVX2TS)                         0.11       0.20 f
  U486/Y (INVX2TS)                         0.11       0.31 r
  U563/Y (XNOR2X1TS)                       0.30       0.61 r
  U445/Y (INVX2TS)                         0.28       0.89 f
  U446/Y (INVX2TS)                         0.13       1.02 r
  U225/Y (CLKAND2X2TS)                     0.32       1.34 r
  U441/Y (INVX2TS)                         0.11       1.45 f
  U794/Y (OAI22X1TS)                       0.20       1.66 r
  mult_x_2_U257/S (CMPR42X1TS)             1.35       3.01 f
  mult_x_2_U256/S (CMPR42X1TS)             1.03       4.04 f
  U573/Y (NOR2X1TS)                        0.20       4.23 r
  U661/Y (INVX2TS)                         0.12       4.35 f
  U662/Y (NAND2X1TS)                       0.09       4.45 r
  U233/Y (XNOR2X1TS)                       0.24       4.69 r
  U213/Y (BUFX3TS)                         0.26       4.95 r
  U1003/CON (AFHCONX2TS)                   0.32       5.28 f
  U376/Y (OAI21X2TS)                       0.22       5.50 r
  U1000/CON (AFHCONX2TS)                   0.17       5.67 f
  U705/Y (OAI21X2TS)                       0.29       5.95 r
  U708/CO (ACHCINX2TS)                     0.18       6.14 f
  U711/Y (OAI21X4TS)                       0.17       6.31 r
  U271/S (AFHCONX2TS)                      0.33       6.64 f
  U996/Y (NOR2BX1TS)                       0.25       6.89 f
  y_reg_21_/D (DFFQX1TS)                   0.00       6.89 f
  data arrival time                                   6.89

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_21_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -6.89
  -----------------------------------------------------------
  slack (MET)                                         2.79


  Startpoint: X[11] (input port clocked by clk)
  Endpoint: y_reg_20_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[11] (in)                               0.04       0.09 r
  U485/Y (INVX2TS)                         0.11       0.20 f
  U486/Y (INVX2TS)                         0.11       0.31 r
  U563/Y (XNOR2X1TS)                       0.30       0.61 r
  U445/Y (INVX2TS)                         0.28       0.89 f
  U446/Y (INVX2TS)                         0.13       1.02 r
  U225/Y (CLKAND2X2TS)                     0.32       1.34 r
  U441/Y (INVX2TS)                         0.11       1.45 f
  U794/Y (OAI22X1TS)                       0.20       1.66 r
  mult_x_2_U257/S (CMPR42X1TS)             1.35       3.01 f
  mult_x_2_U256/S (CMPR42X1TS)             1.03       4.04 f
  U573/Y (NOR2X1TS)                        0.20       4.23 r
  U661/Y (INVX2TS)                         0.12       4.35 f
  U662/Y (NAND2X1TS)                       0.09       4.45 r
  U233/Y (XNOR2X1TS)                       0.24       4.69 r
  U213/Y (BUFX3TS)                         0.26       4.95 r
  U1003/CON (AFHCONX2TS)                   0.32       5.28 f
  U376/Y (OAI21X2TS)                       0.22       5.50 r
  U1000/CON (AFHCONX2TS)                   0.17       5.67 f
  U705/Y (OAI21X2TS)                       0.29       5.95 r
  U708/CO (ACHCINX2TS)                     0.18       6.14 f
  U328/Y (CLKBUFX2TS)                      0.23       6.37 f
  U327/Y (XOR2X1TS)                        0.21       6.58 f
  U976/Y (NOR2BX1TS)                       0.28       6.86 f
  y_reg_20_/D (DFFQX1TS)                   0.00       6.86 f
  data arrival time                                   6.86

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_20_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -6.86
  -----------------------------------------------------------
  slack (MET)                                         2.82


  Startpoint: X[11] (input port clocked by clk)
  Endpoint: y_reg_19_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[11] (in)                               0.04       0.09 r
  U485/Y (INVX2TS)                         0.11       0.20 f
  U486/Y (INVX2TS)                         0.11       0.31 r
  U563/Y (XNOR2X1TS)                       0.30       0.61 r
  U445/Y (INVX2TS)                         0.28       0.89 f
  U446/Y (INVX2TS)                         0.13       1.02 r
  U225/Y (CLKAND2X2TS)                     0.32       1.34 r
  U441/Y (INVX2TS)                         0.11       1.45 f
  U794/Y (OAI22X1TS)                       0.20       1.66 r
  mult_x_2_U257/S (CMPR42X1TS)             1.35       3.01 f
  mult_x_2_U256/S (CMPR42X1TS)             1.03       4.04 f
  U573/Y (NOR2X1TS)                        0.20       4.23 r
  U661/Y (INVX2TS)                         0.12       4.35 f
  U662/Y (NAND2X1TS)                       0.09       4.45 r
  U233/Y (XNOR2X1TS)                       0.24       4.69 r
  U213/Y (BUFX3TS)                         0.26       4.95 r
  U1003/CON (AFHCONX2TS)                   0.32       5.28 f
  U376/Y (OAI21X2TS)                       0.22       5.50 r
  U1000/CON (AFHCONX2TS)                   0.17       5.67 f
  U705/Y (OAI21X2TS)                       0.29       5.95 r
  U997/Y (XNOR2X1TS)                       0.25       6.20 f
  U998/Y (NOR2BX1TS)                       0.28       6.48 f
  y_reg_19_/D (DFFQX1TS)                   0.00       6.48 f
  data arrival time                                   6.48

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_19_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -6.48
  -----------------------------------------------------------
  slack (MET)                                         3.20


  Startpoint: X[11] (input port clocked by clk)
  Endpoint: y_reg_18_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[11] (in)                               0.04       0.09 r
  U485/Y (INVX2TS)                         0.11       0.20 f
  U486/Y (INVX2TS)                         0.11       0.31 r
  U563/Y (XNOR2X1TS)                       0.30       0.61 r
  U445/Y (INVX2TS)                         0.28       0.89 f
  U446/Y (INVX2TS)                         0.13       1.02 r
  U225/Y (CLKAND2X2TS)                     0.32       1.34 r
  U441/Y (INVX2TS)                         0.11       1.45 f
  U794/Y (OAI22X1TS)                       0.20       1.66 r
  mult_x_2_U257/S (CMPR42X1TS)             1.35       3.01 f
  mult_x_2_U256/S (CMPR42X1TS)             1.03       4.04 f
  U573/Y (NOR2X1TS)                        0.20       4.23 r
  U661/Y (INVX2TS)                         0.12       4.35 f
  U662/Y (NAND2X1TS)                       0.09       4.45 r
  U233/Y (XNOR2X1TS)                       0.24       4.69 r
  U213/Y (BUFX3TS)                         0.26       4.95 r
  U1003/CON (AFHCONX2TS)                   0.32       5.28 f
  U376/Y (OAI21X2TS)                       0.22       5.50 r
  U1000/CON (AFHCONX2TS)                   0.17       5.67 f
  U329/Y (XOR2X1TS)                        0.35       6.01 f
  U999/Y (NOR2BX1TS)                       0.28       6.29 f
  y_reg_18_/D (DFFQX1TS)                   0.00       6.29 f
  data arrival time                                   6.29

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_18_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -6.29
  -----------------------------------------------------------
  slack (MET)                                         3.39


  Startpoint: X[6] (input port clocked by clk)
  Endpoint: y_reg_17_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[6] (in)                                0.04       0.09 r
  U743/Y (XNOR2X1TS)                       0.28       0.37 r
  U480/Y (INVX2TS)                         0.21       0.59 f
  U360/Y (INVX2TS)                         0.13       0.72 r
  U189/Y (AND2X4TS)                        0.22       0.94 r
  U219/Y (INVX2TS)                         0.09       1.03 f
  U880/Y (OAI22X1TS)                       0.14       1.18 r
  U239/S (ADDHXLTS)                        0.43       1.61 r
  mult_x_2_U280/S (CMPR42X1TS)             1.13       2.74 f
  U134/Y (OR2X1TS)                         0.38       3.12 f
  U167/Y (AOI21X1TS)                       0.26       3.38 r
  U215/Y (OAI21X1TS)                       0.20       3.58 f
  U214/Y (OAI2BB1X2TS)                     0.28       3.86 f
  U630/Y (INVX2TS)                         0.10       3.96 r
  U635/Y (OAI21X2TS)                       0.11       4.07 f
  U161/Y (INVX2TS)                         0.10       4.17 r
  U693/Y (OAI21X2TS)                       0.10       4.27 f
  U103/Y (XNOR2X2TS)                       0.19       4.45 f
  U276/Y (NAND2BX1TS)                      0.34       4.79 f
  U313/Y (AOI21X1TS)                       0.24       5.03 r
  U377/Y (OAI21X2TS)                       0.15       5.18 f
  U1003/CON (AFHCONX2TS)                   0.19       5.37 r
  U376/Y (OAI21X2TS)                       0.17       5.53 f
  U1000/S (AFHCONX2TS)                     0.32       5.85 f
  U1001/Y (NOR2BX1TS)                      0.25       6.11 f
  y_reg_17_/D (DFFQX1TS)                   0.00       6.11 f
  data arrival time                                   6.11

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_17_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -6.11
  -----------------------------------------------------------
  slack (MET)                                         3.57


  Startpoint: X[6] (input port clocked by clk)
  Endpoint: y_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[6] (in)                                0.04       0.09 r
  U743/Y (XNOR2X1TS)                       0.28       0.37 r
  U480/Y (INVX2TS)                         0.21       0.59 f
  U360/Y (INVX2TS)                         0.13       0.72 r
  U189/Y (AND2X4TS)                        0.22       0.94 r
  U219/Y (INVX2TS)                         0.09       1.03 f
  U880/Y (OAI22X1TS)                       0.14       1.18 r
  U239/S (ADDHXLTS)                        0.43       1.61 r
  mult_x_2_U280/S (CMPR42X1TS)             1.13       2.74 f
  U134/Y (OR2X1TS)                         0.38       3.12 f
  U167/Y (AOI21X1TS)                       0.26       3.38 r
  U255/Y (OA21XLTS)                        0.30       3.68 r
  U212/Y (XOR2X1TS)                        0.25       3.94 f
  U211/Y (NOR2X1TS)                        0.23       4.16 r
  U667/Y (NOR2X1TS)                        0.16       4.33 f
  U689/Y (AOI21X2TS)                       0.20       4.53 r
  U1011/CO (AFHCINX2TS)                    0.17       4.70 f
  U101/Y (OAI22X1TS)                       0.25       4.95 r
  U374/Y (CLKBUFX2TS)                      0.26       5.21 r
  U153/Y (INVX1TS)                         0.07       5.28 f
  U1005/Y (AOI21X1TS)                      0.15       5.43 r
  U344/Y (XOR2XLTS)                        0.22       5.65 f
  U1007/Y (NOR2BX1TS)                      0.28       5.93 f
  y_reg_14_/D (DFFQX1TS)                   0.00       5.93 f
  data arrival time                                   5.93

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_14_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -5.93
  -----------------------------------------------------------
  slack (MET)                                         3.75


  Startpoint: X[6] (input port clocked by clk)
  Endpoint: y_reg_16_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[6] (in)                                0.04       0.09 r
  U743/Y (XNOR2X1TS)                       0.28       0.37 r
  U480/Y (INVX2TS)                         0.21       0.59 f
  U360/Y (INVX2TS)                         0.13       0.72 r
  U189/Y (AND2X4TS)                        0.22       0.94 r
  U219/Y (INVX2TS)                         0.09       1.03 f
  U880/Y (OAI22X1TS)                       0.14       1.18 r
  U239/S (ADDHXLTS)                        0.43       1.61 r
  mult_x_2_U280/S (CMPR42X1TS)             1.13       2.74 f
  U134/Y (OR2X1TS)                         0.38       3.12 f
  U167/Y (AOI21X1TS)                       0.26       3.38 r
  U215/Y (OAI21X1TS)                       0.20       3.58 f
  U214/Y (OAI2BB1X2TS)                     0.28       3.86 f
  U630/Y (INVX2TS)                         0.10       3.96 r
  U635/Y (OAI21X2TS)                       0.11       4.07 f
  U161/Y (INVX2TS)                         0.10       4.17 r
  U693/Y (OAI21X2TS)                       0.10       4.27 f
  U103/Y (XNOR2X2TS)                       0.19       4.45 f
  U276/Y (NAND2BX1TS)                      0.34       4.79 f
  U313/Y (AOI21X1TS)                       0.24       5.03 r
  U377/Y (OAI21X2TS)                       0.15       5.18 f
  U1003/CON (AFHCONX2TS)                   0.19       5.37 r
  U326/Y (XOR2XLTS)                        0.25       5.62 f
  U1002/Y (NOR2BX1TS)                      0.28       5.90 f
  y_reg_16_/D (DFFQX1TS)                   0.00       5.90 f
  data arrival time                                   5.90

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_16_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -5.90
  -----------------------------------------------------------
  slack (MET)                                         3.78


  Startpoint: X[6] (input port clocked by clk)
  Endpoint: y_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[6] (in)                                0.04       0.09 r
  U743/Y (XNOR2X1TS)                       0.28       0.37 r
  U480/Y (INVX2TS)                         0.21       0.59 f
  U360/Y (INVX2TS)                         0.13       0.72 r
  U189/Y (AND2X4TS)                        0.22       0.94 r
  U219/Y (INVX2TS)                         0.09       1.03 f
  U880/Y (OAI22X1TS)                       0.14       1.18 r
  U239/S (ADDHXLTS)                        0.43       1.61 r
  mult_x_2_U280/S (CMPR42X1TS)             1.13       2.74 f
  U134/Y (OR2X1TS)                         0.38       3.12 f
  U167/Y (AOI21X1TS)                       0.26       3.38 r
  U215/Y (OAI21X1TS)                       0.20       3.58 f
  U214/Y (OAI2BB1X2TS)                     0.28       3.86 f
  U630/Y (INVX2TS)                         0.10       3.96 r
  U635/Y (OAI21X2TS)                       0.11       4.07 f
  U161/Y (INVX2TS)                         0.10       4.17 r
  U693/Y (OAI21X2TS)                       0.10       4.27 f
  U103/Y (XNOR2X2TS)                       0.19       4.45 f
  U276/Y (NAND2BX1TS)                      0.34       4.79 f
  U313/Y (AOI21X1TS)                       0.24       5.03 r
  U377/Y (OAI21X2TS)                       0.15       5.18 f
  U1003/S (AFHCONX2TS)                     0.32       5.50 f
  U1004/Y (NOR2BX1TS)                      0.25       5.75 f
  y_reg_15_/D (DFFQX1TS)                   0.00       5.75 f
  data arrival time                                   5.75

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_15_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -5.75
  -----------------------------------------------------------
  slack (MET)                                         3.92


  Startpoint: X[6] (input port clocked by clk)
  Endpoint: y_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[6] (in)                                0.04       0.09 r
  U743/Y (XNOR2X1TS)                       0.28       0.37 r
  U480/Y (INVX2TS)                         0.21       0.59 f
  U360/Y (INVX2TS)                         0.13       0.72 r
  U189/Y (AND2X4TS)                        0.22       0.94 r
  U219/Y (INVX2TS)                         0.09       1.03 f
  U880/Y (OAI22X1TS)                       0.14       1.18 r
  U239/S (ADDHXLTS)                        0.43       1.61 r
  mult_x_2_U280/S (CMPR42X1TS)             1.13       2.74 f
  U134/Y (OR2X1TS)                         0.38       3.12 f
  U167/Y (AOI21X1TS)                       0.26       3.38 r
  U255/Y (OA21XLTS)                        0.30       3.68 r
  U212/Y (XOR2X1TS)                        0.25       3.94 f
  U211/Y (NOR2X1TS)                        0.23       4.16 r
  U667/Y (NOR2X1TS)                        0.16       4.33 f
  U689/Y (AOI21X2TS)                       0.20       4.53 r
  U1011/CO (AFHCINX2TS)                    0.17       4.70 f
  U101/Y (OAI22X1TS)                       0.25       4.95 r
  U374/Y (CLKBUFX2TS)                      0.26       5.21 r
  U157/Y (XOR2X1TS)                        0.21       5.42 f
  U1009/Y (NOR2BX1TS)                      0.28       5.70 f
  y_reg_13_/D (DFFQX1TS)                   0.00       5.70 f
  data arrival time                                   5.70

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_13_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -5.70
  -----------------------------------------------------------
  slack (MET)                                         3.97


  Startpoint: X[6] (input port clocked by clk)
  Endpoint: y_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[6] (in)                                0.04       0.09 r
  U743/Y (XNOR2X1TS)                       0.28       0.37 r
  U480/Y (INVX2TS)                         0.21       0.59 f
  U360/Y (INVX2TS)                         0.13       0.72 r
  U189/Y (AND2X4TS)                        0.22       0.94 r
  U219/Y (INVX2TS)                         0.09       1.03 f
  U880/Y (OAI22X1TS)                       0.14       1.18 r
  U239/S (ADDHXLTS)                        0.43       1.61 r
  mult_x_2_U280/S (CMPR42X1TS)             1.13       2.74 f
  U134/Y (OR2X1TS)                         0.38       3.12 f
  U167/Y (AOI21X1TS)                       0.26       3.38 r
  U215/Y (OAI21X1TS)                       0.20       3.58 f
  U214/Y (OAI2BB1X2TS)                     0.28       3.86 f
  U690/Y (AO21X4TS)                        0.26       4.12 f
  U691/Y (XOR2X1TS)                        0.20       4.32 r
  U343/Y (XOR2XLTS)                        0.27       4.59 r
  U342/Y (XOR2XLTS)                        0.44       5.03 f
  U1010/Y (NOR2BX1TS)                      0.28       5.31 f
  y_reg_12_/D (DFFQX1TS)                   0.00       5.31 f
  data arrival time                                   5.31

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_12_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -5.31
  -----------------------------------------------------------
  slack (MET)                                         4.37


  Startpoint: X[6] (input port clocked by clk)
  Endpoint: y_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[6] (in)                                0.04       0.09 r
  U743/Y (XNOR2X1TS)                       0.28       0.37 r
  U480/Y (INVX2TS)                         0.21       0.59 f
  U360/Y (INVX2TS)                         0.13       0.72 r
  U189/Y (AND2X4TS)                        0.22       0.94 r
  U219/Y (INVX2TS)                         0.09       1.03 f
  U880/Y (OAI22X1TS)                       0.14       1.18 r
  U239/S (ADDHXLTS)                        0.43       1.61 r
  mult_x_2_U280/S (CMPR42X1TS)             1.13       2.74 f
  U134/Y (OR2X1TS)                         0.38       3.12 f
  U167/Y (AOI21X1TS)                       0.26       3.38 r
  U255/Y (OA21XLTS)                        0.30       3.68 r
  U212/Y (XOR2X1TS)                        0.25       3.94 f
  U211/Y (NOR2X1TS)                        0.23       4.16 r
  U667/Y (NOR2X1TS)                        0.16       4.33 f
  U689/Y (AOI21X2TS)                       0.20       4.53 r
  U1011/S (AFHCINX2TS)                     0.37       4.90 f
  U1012/Y (NOR2BX1TS)                      0.25       5.15 f
  y_reg_11_/D (DFFQX1TS)                   0.00       5.15 f
  data arrival time                                   5.15

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_11_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -5.15
  -----------------------------------------------------------
  slack (MET)                                         4.53


  Startpoint: X[2] (input port clocked by clk)
  Endpoint: y_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[2] (in)                                0.05       0.10 r
  U584/Y (XNOR2X1TS)                       0.36       0.46 r
  U475/Y (INVX2TS)                         0.27       0.73 f
  U477/Y (INVX2TS)                         0.13       0.86 r
  U439/Y (AND2X4TS)                        0.21       1.07 r
  U440/Y (INVX2TS)                         0.09       1.16 f
  U611/Y (OAI22X1TS)                       0.17       1.32 r
  U247/S (ADDHXLTS)                        0.34       1.66 f
  U252/Y (NOR2XLTS)                        0.35       2.01 r
  U675/Y (INVX1TS)                         0.18       2.19 f
  U676/Y (NAND2X1TS)                       0.11       2.30 r
  U677/Y (XOR2X1TS)                        0.26       2.56 r
  U980/CO (AFHCINX2TS)                     0.45       3.01 r
  U1022/CON (AFHCONX2TS)                   0.19       3.20 f
  U1020/CO (AFHCINX2TS)                    0.32       3.52 r
  U977/CON (AFHCONX2TS)                    0.19       3.72 f
  U1018/CO (AFHCINX2TS)                    0.32       4.04 r
  U971/CON (AFHCONX2TS)                    0.19       4.23 f
  U323/Y (OAI21XLTS)                       0.34       4.57 r
  U1014/Y (XNOR2X1TS)                      0.29       4.86 f
  U1015/Y (NOR2BX1TS)                      0.28       5.14 f
  y_reg_10_/D (DFFQX1TS)                   0.00       5.14 f
  data arrival time                                   5.14

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_10_/CK (DFFQX1TS)                  0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -5.14
  -----------------------------------------------------------
  slack (MET)                                         4.54


  Startpoint: X[2] (input port clocked by clk)
  Endpoint: y_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[2] (in)                                0.05       0.10 r
  U584/Y (XNOR2X1TS)                       0.36       0.46 r
  U475/Y (INVX2TS)                         0.27       0.73 f
  U477/Y (INVX2TS)                         0.13       0.86 r
  U439/Y (AND2X4TS)                        0.21       1.07 r
  U440/Y (INVX2TS)                         0.09       1.16 f
  U611/Y (OAI22X1TS)                       0.17       1.32 r
  U247/S (ADDHXLTS)                        0.34       1.66 f
  U252/Y (NOR2XLTS)                        0.35       2.01 r
  U675/Y (INVX1TS)                         0.18       2.19 f
  U676/Y (NAND2X1TS)                       0.11       2.30 r
  U677/Y (XOR2X1TS)                        0.26       2.56 r
  U980/CO (AFHCINX2TS)                     0.45       3.01 r
  U1022/CON (AFHCONX2TS)                   0.19       3.20 f
  U1020/CO (AFHCINX2TS)                    0.32       3.52 r
  U977/CON (AFHCONX2TS)                    0.19       3.72 f
  U1018/CO (AFHCINX2TS)                    0.32       4.04 r
  U971/CON (AFHCONX2TS)                    0.19       4.23 f
  U322/Y (XOR2XLTS)                        0.37       4.60 f
  U1017/Y (NOR2BX1TS)                      0.28       4.88 f
  y_reg_9_/D (DFFQX1TS)                    0.00       4.88 f
  data arrival time                                   4.88

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_9_/CK (DFFQX1TS)                   0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -4.88
  -----------------------------------------------------------
  slack (MET)                                         4.80


  Startpoint: X[2] (input port clocked by clk)
  Endpoint: y_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[2] (in)                                0.05       0.10 r
  U584/Y (XNOR2X1TS)                       0.36       0.46 r
  U475/Y (INVX2TS)                         0.27       0.73 f
  U477/Y (INVX2TS)                         0.13       0.86 r
  U439/Y (AND2X4TS)                        0.21       1.07 r
  U440/Y (INVX2TS)                         0.09       1.16 f
  U611/Y (OAI22X1TS)                       0.17       1.32 r
  U247/S (ADDHXLTS)                        0.34       1.66 f
  U252/Y (NOR2XLTS)                        0.35       2.01 r
  U675/Y (INVX1TS)                         0.18       2.19 f
  U676/Y (NAND2X1TS)                       0.11       2.30 r
  U677/Y (XOR2X1TS)                        0.26       2.56 r
  U980/CO (AFHCINX2TS)                     0.45       3.01 r
  U1022/CON (AFHCONX2TS)                   0.19       3.20 f
  U1020/CO (AFHCINX2TS)                    0.32       3.52 r
  U977/CON (AFHCONX2TS)                    0.19       3.72 f
  U1018/CO (AFHCINX2TS)                    0.32       4.04 r
  U971/S (AFHCONX2TS)                      0.38       4.42 f
  U973/Y (NOR2BX1TS)                       0.25       4.67 f
  y_reg_8_/D (DFFQX1TS)                    0.00       4.67 f
  data arrival time                                   4.67

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_8_/CK (DFFQX1TS)                   0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -4.67
  -----------------------------------------------------------
  slack (MET)                                         5.01


  Startpoint: X[2] (input port clocked by clk)
  Endpoint: y_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[2] (in)                                0.05       0.10 r
  U584/Y (XNOR2X1TS)                       0.36       0.46 r
  U475/Y (INVX2TS)                         0.27       0.73 f
  U477/Y (INVX2TS)                         0.13       0.86 r
  U439/Y (AND2X4TS)                        0.21       1.07 r
  U440/Y (INVX2TS)                         0.09       1.16 f
  U611/Y (OAI22X1TS)                       0.17       1.32 r
  U247/S (ADDHXLTS)                        0.34       1.66 f
  U252/Y (NOR2XLTS)                        0.35       2.01 r
  U675/Y (INVX1TS)                         0.18       2.19 f
  U676/Y (NAND2X1TS)                       0.11       2.30 r
  U677/Y (XOR2X1TS)                        0.26       2.56 r
  U980/CO (AFHCINX2TS)                     0.45       3.01 r
  U1022/CON (AFHCONX2TS)                   0.19       3.20 f
  U1020/CO (AFHCINX2TS)                    0.32       3.52 r
  U977/CON (AFHCONX2TS)                    0.19       3.72 f
  U1018/S (AFHCINX2TS)                     0.46       4.18 f
  U1019/Y (NOR2BX1TS)                      0.25       4.43 f
  y_reg_7_/D (DFFQX1TS)                    0.00       4.43 f
  data arrival time                                   4.43

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_7_/CK (DFFQX1TS)                   0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -4.43
  -----------------------------------------------------------
  slack (MET)                                         5.25


  Startpoint: X[2] (input port clocked by clk)
  Endpoint: y_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[2] (in)                                0.05       0.10 r
  U584/Y (XNOR2X1TS)                       0.36       0.46 r
  U475/Y (INVX2TS)                         0.27       0.73 f
  U477/Y (INVX2TS)                         0.13       0.86 r
  U439/Y (AND2X4TS)                        0.21       1.07 r
  U440/Y (INVX2TS)                         0.09       1.16 f
  U611/Y (OAI22X1TS)                       0.17       1.32 r
  U247/S (ADDHXLTS)                        0.34       1.66 f
  U252/Y (NOR2XLTS)                        0.35       2.01 r
  U675/Y (INVX1TS)                         0.18       2.19 f
  U676/Y (NAND2X1TS)                       0.11       2.30 r
  U677/Y (XOR2X1TS)                        0.26       2.56 r
  U980/CO (AFHCINX2TS)                     0.45       3.01 r
  U1022/CON (AFHCONX2TS)                   0.19       3.20 f
  U1020/CO (AFHCINX2TS)                    0.32       3.52 r
  U977/S (AFHCONX2TS)                      0.38       3.90 f
  U979/Y (NOR2BX1TS)                       0.25       4.16 f
  y_reg_6_/D (DFFQX1TS)                    0.00       4.16 f
  data arrival time                                   4.16

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_6_/CK (DFFQX1TS)                   0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -4.16
  -----------------------------------------------------------
  slack (MET)                                         5.52


  Startpoint: X[2] (input port clocked by clk)
  Endpoint: y_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[2] (in)                                0.05       0.10 r
  U584/Y (XNOR2X1TS)                       0.36       0.46 r
  U475/Y (INVX2TS)                         0.27       0.73 f
  U477/Y (INVX2TS)                         0.13       0.86 r
  U439/Y (AND2X4TS)                        0.21       1.07 r
  U440/Y (INVX2TS)                         0.09       1.16 f
  U611/Y (OAI22X1TS)                       0.17       1.32 r
  U247/S (ADDHXLTS)                        0.34       1.66 f
  U252/Y (NOR2XLTS)                        0.35       2.01 r
  U675/Y (INVX1TS)                         0.18       2.19 f
  U676/Y (NAND2X1TS)                       0.11       2.30 r
  U677/Y (XOR2X1TS)                        0.26       2.56 r
  U980/CO (AFHCINX2TS)                     0.45       3.01 r
  U1022/CON (AFHCONX2TS)                   0.19       3.20 f
  U1020/S (AFHCINX2TS)                     0.47       3.67 f
  U1021/Y (NOR2BX1TS)                      0.25       3.92 f
  y_reg_5_/D (DFFQX1TS)                    0.00       3.92 f
  data arrival time                                   3.92

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_5_/CK (DFFQX1TS)                   0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -3.92
  -----------------------------------------------------------
  slack (MET)                                         5.76


  Startpoint: X[2] (input port clocked by clk)
  Endpoint: y_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[2] (in)                                0.05       0.10 r
  U584/Y (XNOR2X1TS)                       0.36       0.46 r
  U475/Y (INVX2TS)                         0.27       0.73 f
  U477/Y (INVX2TS)                         0.13       0.86 r
  U439/Y (AND2X4TS)                        0.21       1.07 r
  U440/Y (INVX2TS)                         0.09       1.16 f
  U611/Y (OAI22X1TS)                       0.17       1.32 r
  U247/S (ADDHXLTS)                        0.34       1.66 f
  U252/Y (NOR2XLTS)                        0.35       2.01 r
  U675/Y (INVX1TS)                         0.18       2.19 f
  U676/Y (NAND2X1TS)                       0.11       2.30 r
  U677/Y (XOR2X1TS)                        0.26       2.56 r
  U980/CO (AFHCINX2TS)                     0.45       3.01 r
  U1022/S (AFHCONX2TS)                     0.38       3.39 f
  U1023/Y (NOR2BX1TS)                      0.25       3.64 f
  y_reg_4_/D (DFFQX1TS)                    0.00       3.64 f
  data arrival time                                   3.64

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_4_/CK (DFFQX1TS)                   0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -3.64
  -----------------------------------------------------------
  slack (MET)                                         6.04


  Startpoint: X[2] (input port clocked by clk)
  Endpoint: y_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  X[2] (in)                                0.05       0.10 r
  U584/Y (XNOR2X1TS)                       0.36       0.46 r
  U475/Y (INVX2TS)                         0.27       0.73 f
  U477/Y (INVX2TS)                         0.13       0.86 r
  U439/Y (AND2X4TS)                        0.21       1.07 r
  U440/Y (INVX2TS)                         0.09       1.16 f
  U611/Y (OAI22X1TS)                       0.17       1.32 r
  U247/S (ADDHXLTS)                        0.34       1.66 f
  U252/Y (NOR2XLTS)                        0.35       2.01 r
  U675/Y (INVX1TS)                         0.18       2.19 f
  U676/Y (NAND2X1TS)                       0.11       2.30 r
  U677/Y (XOR2X1TS)                        0.26       2.56 r
  U980/S (AFHCINX2TS)                      0.59       3.15 f
  U981/Y (NOR2BX1TS)                       0.25       3.39 f
  y_reg_3_/D (DFFQX1TS)                    0.00       3.39 f
  data arrival time                                   3.39

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_3_/CK (DFFQX1TS)                   0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -3.39
  -----------------------------------------------------------
  slack (MET)                                         6.28


  Startpoint: y_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_0_/CK (DFFXLTS)                    0.00       0.00 r
  y_reg_0_/Q (DFFXLTS)                     0.87       0.87 r
  U498/Y (BUFX20TS)                        0.80       1.67 r
  U683/Y (AND2X2TS)                        0.50       2.17 r
  U684/Y (OAI21XLTS)                       0.11       2.28 f
  U685/Y (OAI2BB1X1TS)                     0.18       2.46 r
  U974/S (AFHCONX2TS)                      0.36       2.82 f
  U975/Y (NOR2BX1TS)                       0.25       3.07 f
  y_reg_2_/D (DFFQX1TS)                    0.00       3.07 f
  data arrival time                                   3.07

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_2_/CK (DFFQX1TS)                   0.00      10.00 r
  library setup time                      -0.32       9.68
  data required time                                  9.68
  -----------------------------------------------------------
  data required time                                  9.68
  data arrival time                                  -3.07
  -----------------------------------------------------------
  slack (MET)                                         6.61


  Startpoint: y_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_0_/CK (DFFXLTS)                    0.00       0.00 r
  y_reg_0_/Q (DFFXLTS)                     0.87       0.87 r
  U498/Y (BUFX20TS)                        0.80       1.67 r
  U683/Y (AND2X2TS)                        0.50       2.17 r
  U970/Y (XNOR2X1TS)                       0.22       2.39 f
  U341/Y (XOR2XLTS)                        0.33       2.72 r
  U553/Y (NOR2XLTS)                        0.17       2.90 f
  y_reg_1_/D (DFFQX1TS)                    0.00       2.90 f
  data arrival time                                   2.90

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_1_/CK (DFFQX1TS)                   0.00      10.00 r
  library setup time                      -0.33       9.67
  data required time                                  9.67
  -----------------------------------------------------------
  data required time                                  9.67
  data arrival time                                  -2.90
  -----------------------------------------------------------
  slack (MET)                                         6.77


  Startpoint: y_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_0_/CK (DFFXLTS)                    0.00       0.00 r
  y_reg_0_/Q (DFFXLTS)                     0.87       0.87 r
  U498/Y (BUFX20TS)                        0.80       1.67 r
  U683/Y (AND2X2TS)                        0.50       2.17 r
  U340/Y (AOI211XLTS)                      0.09       2.26 f
  y_reg_0_/D (DFFXLTS)                     0.00       2.26 f
  data arrival time                                   2.26

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  y_reg_0_/CK (DFFXLTS)                    0.00      10.00 r
  library setup time                      -0.49       9.51
  data required time                                  9.51
  -----------------------------------------------------------
  data required time                                  9.51
  data arrival time                                  -2.26
  -----------------------------------------------------------
  slack (MET)                                         7.25


  Startpoint: y_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_0_/CK (DFFXLTS)                    0.00       0.00 r
  y_reg_0_/Q (DFFXLTS)                     0.87       0.87 r
  U498/Y (BUFX20TS)                        0.80       1.67 r
  y[0] (out)                               0.00       1.67 r
  data arrival time                                   1.67

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.67
  -----------------------------------------------------------
  slack (MET)                                         8.28


  Startpoint: y_reg_33_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[33] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_33_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_33_/Q (DFFQX1TS)                   0.87       0.87 r
  U511/Y (BUFX20TS)                        0.78       1.65 r
  y[33] (out)                              0.00       1.65 r
  data arrival time                                   1.65

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.65
  -----------------------------------------------------------
  slack (MET)                                         8.30


  Startpoint: y_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_1_/CK (DFFQX1TS)                   0.00       0.00 r
  y_reg_1_/Q (DFFQX1TS)                    0.77       0.77 r
  U967/Y (BUFX20TS)                        0.72       1.49 r
  y[1] (out)                               0.00       1.49 r
  data arrival time                                   1.49

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.49
  -----------------------------------------------------------
  slack (MET)                                         8.46


  Startpoint: y_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[10] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_10_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_10_/Q (DFFQX1TS)                   0.77       0.77 r
  U509/Y (BUFX20TS)                        0.72       1.49 r
  y[10] (out)                              0.00       1.49 r
  data arrival time                                   1.49

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.49
  -----------------------------------------------------------
  slack (MET)                                         8.46


  Startpoint: y_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[9] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_9_/CK (DFFQX1TS)                   0.00       0.00 r
  y_reg_9_/Q (DFFQX1TS)                    0.77       0.77 r
  U508/Y (BUFX20TS)                        0.72       1.49 r
  y[9] (out)                               0.00       1.49 r
  data arrival time                                   1.49

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.49
  -----------------------------------------------------------
  slack (MET)                                         8.46


  Startpoint: y_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[13] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_13_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_13_/Q (DFFQX1TS)                   0.77       0.77 r
  U527/Y (BUFX20TS)                        0.72       1.48 r
  y[13] (out)                              0.00       1.48 r
  data arrival time                                   1.48

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                         8.47


  Startpoint: y_reg_36_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[36] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_36_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_36_/Q (DFFQX1TS)                   0.72       0.72 r
  U499/Y (BUFX20TS)                        0.70       1.42 r
  y[36] (out)                              0.00       1.42 r
  data arrival time                                   1.42

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                         8.53


  Startpoint: y_reg_35_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[35] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_35_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_35_/Q (DFFQX1TS)                   0.72       0.72 r
  U514/Y (BUFX20TS)                        0.70       1.42 r
  y[35] (out)                              0.00       1.42 r
  data arrival time                                   1.42

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                         8.53


  Startpoint: y_reg_28_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[28] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_28_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_28_/Q (DFFQX1TS)                   0.72       0.72 r
  U532/Y (BUFX20TS)                        0.70       1.42 r
  y[28] (out)                              0.00       1.42 r
  data arrival time                                   1.42

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                         8.53


  Startpoint: y_reg_26_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[26] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_26_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_26_/Q (DFFQX1TS)                   0.72       0.72 r
  U529/Y (BUFX20TS)                        0.70       1.42 r
  y[26] (out)                              0.00       1.42 r
  data arrival time                                   1.42

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                         8.53


  Startpoint: y_reg_22_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[22] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_22_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_22_/Q (DFFQX1TS)                   0.72       0.72 r
  U530/Y (BUFX20TS)                        0.70       1.42 r
  y[22] (out)                              0.00       1.42 r
  data arrival time                                   1.42

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                         8.53


  Startpoint: y_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[12] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_12_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_12_/Q (DFFQX1TS)                   0.72       0.72 r
  U556/Y (BUFX20TS)                        0.69       1.41 r
  y[12] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_24_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[24] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_24_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_24_/Q (DFFQX1TS)                   0.72       0.72 r
  U531/Y (BUFX20TS)                        0.69       1.41 r
  y[24] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_32_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[32] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_32_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_32_/Q (DFFQX1TS)                   0.72       0.72 r
  U533/Y (BUFX20TS)                        0.69       1.41 r
  y[32] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_37_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[37] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_37_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_37_/Q (DFFQX1TS)                   0.72       0.72 r
  U512/Y (BUFX20TS)                        0.69       1.41 r
  y[37] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[14] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_14_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_14_/Q (DFFQX1TS)                   0.72       0.72 r
  U557/Y (BUFX20TS)                        0.69       1.41 r
  y[14] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_31_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[31] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_31_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_31_/Q (DFFQX1TS)                   0.72       0.72 r
  U528/Y (BUFX20TS)                        0.69       1.41 r
  y[31] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_29_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[29] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_29_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_29_/Q (DFFQX1TS)                   0.72       0.72 r
  U522/Y (BUFX20TS)                        0.69       1.41 r
  y[29] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_27_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[27] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_27_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_27_/Q (DFFQX1TS)                   0.72       0.72 r
  U521/Y (BUFX20TS)                        0.69       1.41 r
  y[27] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_25_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[25] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_25_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_25_/Q (DFFQX1TS)                   0.72       0.72 r
  U517/Y (BUFX20TS)                        0.69       1.41 r
  y[25] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_23_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[23] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_23_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_23_/Q (DFFQX1TS)                   0.72       0.72 r
  U519/Y (BUFX20TS)                        0.69       1.41 r
  y[23] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_21_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[21] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_21_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_21_/Q (DFFQX1TS)                   0.72       0.72 r
  U518/Y (BUFX20TS)                        0.69       1.41 r
  y[21] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_17_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[17] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_17_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_17_/Q (DFFQX1TS)                   0.72       0.72 r
  U520/Y (BUFX20TS)                        0.69       1.41 r
  y[17] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[15] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_15_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_15_/Q (DFFQX1TS)                   0.72       0.72 r
  U554/Y (BUFX20TS)                        0.69       1.41 r
  y[15] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[8] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_8_/CK (DFFQX1TS)                   0.00       0.00 r
  y_reg_8_/Q (DFFQX1TS)                    0.72       0.72 r
  U507/Y (BUFX20TS)                        0.69       1.41 r
  y[8] (out)                               0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_6_/CK (DFFQX1TS)                   0.00       0.00 r
  y_reg_6_/Q (DFFQX1TS)                    0.72       0.72 r
  U506/Y (BUFX20TS)                        0.69       1.41 r
  y[6] (out)                               0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[4] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_4_/CK (DFFQX1TS)                   0.00       0.00 r
  y_reg_4_/Q (DFFQX1TS)                    0.72       0.72 r
  U505/Y (BUFX20TS)                        0.69       1.41 r
  y[4] (out)                               0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[2] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_2_/CK (DFFQX1TS)                   0.00       0.00 r
  y_reg_2_/Q (DFFQX1TS)                    0.72       0.72 r
  U555/Y (BUFX20TS)                        0.69       1.41 r
  y[2] (out)                               0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[11] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_11_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_11_/Q (DFFQX1TS)                   0.72       0.72 r
  U504/Y (BUFX20TS)                        0.69       1.41 r
  y[11] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_7_/CK (DFFQX1TS)                   0.00       0.00 r
  y_reg_7_/Q (DFFQX1TS)                    0.72       0.72 r
  U503/Y (BUFX20TS)                        0.69       1.41 r
  y[7] (out)                               0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[5] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_5_/CK (DFFQX1TS)                   0.00       0.00 r
  y_reg_5_/Q (DFFQX1TS)                    0.72       0.72 r
  U502/Y (BUFX20TS)                        0.69       1.41 r
  y[5] (out)                               0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_3_/CK (DFFQX1TS)                   0.00       0.00 r
  y_reg_3_/Q (DFFQX1TS)                    0.72       0.72 r
  U501/Y (BUFX20TS)                        0.69       1.41 r
  y[3] (out)                               0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_38_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[38] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_38_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_38_/Q (DFFQX1TS)                   0.72       0.72 r
  U500/Y (BUFX20TS)                        0.69       1.41 r
  y[38] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_34_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[34] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_34_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_34_/Q (DFFQX1TS)                   0.72       0.72 r
  U534/Y (BUFX20TS)                        0.69       1.41 r
  y[34] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_30_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[30] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_30_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_30_/Q (DFFQX1TS)                   0.72       0.72 r
  U526/Y (BUFX20TS)                        0.69       1.41 r
  y[30] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_20_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[20] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_20_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_20_/Q (DFFQX1TS)                   0.72       0.72 r
  U523/Y (BUFX20TS)                        0.69       1.41 r
  y[20] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_19_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[19] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_19_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_19_/Q (DFFQX1TS)                   0.72       0.72 r
  U525/Y (BUFX20TS)                        0.69       1.41 r
  y[19] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_18_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[18] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_18_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_18_/Q (DFFQX1TS)                   0.72       0.72 r
  U524/Y (BUFX20TS)                        0.69       1.41 r
  y[18] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


  Startpoint: y_reg_16_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y[16] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  y_reg_16_/CK (DFFQX1TS)                  0.00       0.00 r
  y_reg_16_/Q (DFFQX1TS)                   0.72       0.72 r
  U516/Y (BUFX20TS)                        0.69       1.41 r
  y[16] (out)                              0.00       1.41 r
  data arrival time                                   1.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  output external delay                   -0.05       9.95
  data required time                                  9.95
  -----------------------------------------------------------
  data required time                                  9.95
  data arrival time                                  -1.41
  -----------------------------------------------------------
  slack (MET)                                         8.54


1
