# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../exo1/test_pulse_gen.vhd" \

# Do not sort compile order
nosort
