# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv {C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/cla8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:45 on Apr 13,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv" C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/cla8.v 
# -- Compiling module cla8
# 
# Top level modules:
# 	cla8
# End time: 00:05:45 on Apr 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv {C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/adder32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:45 on Apr 13,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv" C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/adder32.v 
# -- Compiling module adder32_md
# 
# Top level modules:
# 	adder32_md
# End time: 00:05:45 on Apr 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv {C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:45 on Apr 13,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv" C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/alu.v 
# -- Compiling module alu_md
# 
# Top level modules:
# 	alu_md
# End time: 00:05:45 on Apr 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv {C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:45 on Apr 13,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv" C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multctrl.v 
# -- Compiling module multctrl
# 
# Top level modules:
# 	multctrl
# End time: 00:05:45 on Apr 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv {C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:45 on Apr 13,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv" C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/divctrl.v 
# -- Compiling module divctrl
# 
# Top level modules:
# 	divctrl
# End time: 00:05:46 on Apr 13,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv {C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:46 on Apr 13,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv" C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv/multdiv.v 
# -- Compiling module multdiv
# 
# Top level modules:
# 	multdiv
# End time: 00:05:46 on Apr 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor {C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/skeleton_ta.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:46 on Apr 13,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor" C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/skeleton_ta.v 
# -- Compiling module skeleton_ta
# 
# Top level modules:
# 	skeleton_ta
# End time: 00:05:46 on Apr 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor {C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_write.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:46 on Apr 13,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor" C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_write.v 
# -- Compiling module stage_write
# -- Compiling module write_controls
# 
# Top level modules:
# 	stage_write
# End time: 00:05:46 on Apr 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor {C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:46 on Apr 13,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor" C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_memory.v 
# -- Compiling module stage_memory
# 
# Top level modules:
# 	stage_memory
# End time: 00:05:46 on Apr 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor {C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_fetch.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:46 on Apr 13,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor" C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_fetch.v 
# -- Compiling module stage_fetch
# 
# Top level modules:
# 	stage_fetch
# End time: 00:05:46 on Apr 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor {C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:46 on Apr 13,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor" C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_execute.v 
# -- Compiling module stage_execute
# 
# Top level modules:
# 	stage_execute
# End time: 00:05:46 on Apr 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor {C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_decode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:46 on Apr 13,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor" C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/stage_decode.v 
# -- Compiling module stage_decode
# -- Compiling module decode_controls
# 
# Top level modules:
# 	stage_decode
# End time: 00:05:47 on Apr 13,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor {C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/signextender_16to32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:47 on Apr 13,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor" C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/signextender_16to32.v 
# -- Compiling module signextender_16to32
# 
# Top level modules:
# 	signextender_16to32
# End time: 00:05:47 on Apr 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor {C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:47 on Apr 13,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor" C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/selectors.v 
# -- Compiling module tristate_buffer
# -- Compiling module tristate_buffer32
# -- Compiling module mux32_tristate
# -- Compiling module mux2to1_32
# -- Compiling module mux2to1_33
# -- Compiling module mux8_tristate
# 
# Top level modules:
# 	tristate_buffer32
# 	mux32_tristate
# 	mux2to1_32
# 	mux2to1_33
# 	mux8_tristate
# End time: 00:05:47 on Apr 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor {C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/registers.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:47 on Apr 13,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor" C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/registers.v 
# -- Compiling module reg64_sl1
# -- Compiling module reg6
# -- Compiling module reg65_sr2
# -- Compiling module reg5
# -- Compiling module reg32
# -- Compiling module reg32_neg
# -- Compiling module reg64
# 
# Top level modules:
# 	reg64_sl1
# 	reg6
# 	reg65_sr2
# 	reg5
# 	reg32
# 	reg32_neg
# 	reg64
# End time: 00:05:47 on Apr 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor {C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/regfile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:47 on Apr 13,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor" C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/regfile.v 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 00:05:47 on Apr 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor {C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/processor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:47 on Apr 13,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor" C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/processor.v 
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 00:05:47 on Apr 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor {C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/latches.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:47 on Apr 13,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor" C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/latches.v 
# -- Compiling module latch_PC
# -- Compiling module latch_FD
# -- Compiling module latch_DX
# -- Compiling module latch_XM
# -- Compiling module latch_MW
# 
# Top level modules:
# 	latch_PC
# 	latch_FD
# 	latch_DX
# 	latch_XM
# 	latch_MW
# End time: 00:05:47 on Apr 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor {C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/imem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:48 on Apr 13,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor" C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/imem.v 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 00:05:48 on Apr 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor {C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/dmem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:48 on Apr 13,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor" C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/dmem.v 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 00:05:48 on Apr 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor {C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/dflipflop_neg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:48 on Apr 13,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor" C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/dflipflop_neg.v 
# -- Compiling module dflipflop_neg
# 
# Top level modules:
# 	dflipflop_neg
# End time: 00:05:48 on Apr 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor {C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/dflipflop.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:48 on Apr 13,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor" C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/dflipflop.v 
# -- Compiling module dflipflop
# 
# Top level modules:
# 	dflipflop
# End time: 00:05:48 on Apr 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor {C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/decoder5to32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:48 on Apr 13,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor" C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/decoder5to32.v 
# -- Compiling module decoder5to32
# 
# Top level modules:
# 	decoder5to32
# End time: 00:05:48 on Apr 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor {C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/decoder3to8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:48 on Apr 13,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor" C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/decoder3to8.v 
# -- Compiling module decoder3to8
# 
# Top level modules:
# 	decoder3to8
# End time: 00:05:48 on Apr 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor {C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:48 on Apr 13,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor" C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/ALU_operations.v 
# -- Compiling module sll
# -- Compiling module sll16
# -- Compiling module sll8
# -- Compiling module sll4
# -- Compiling module sll2
# -- Compiling module sll1
# -- Compiling module sra
# -- Compiling module sra16
# -- Compiling module sra8
# -- Compiling module sra4
# -- Compiling module sra2
# -- Compiling module sra1
# -- Compiling module and32
# -- Compiling module or32
# 
# Top level modules:
# 	sll
# 	sra
# 	and32
# 	or32
# End time: 00:05:49 on Apr 13,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor {C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:49 on Apr 13,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor" C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 00:05:49 on Apr 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor {C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/adders.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:49 on Apr 13,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor" C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/adders.v 
# -- Compiling module adder1
# -- Compiling module adder5
# -- Compiling module adder6
# -- Compiling module adder8
# 
# Top level modules:
# 	adder5
# 	adder6
# 	adder8
# End time: 00:05:49 on Apr 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor {C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/adder32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:49 on Apr 13,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor" C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/adder32.v 
# -- Compiling module adder32
# 
# Top level modules:
# 	adder32
# End time: 00:05:49 on Apr 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor {C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/bypass.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:49 on Apr 13,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor" C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/bypass.v 
# -- Compiling module bypass
# 
# Top level modules:
# 	bypass
# End time: 00:05:49 on Apr 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor {C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/bypass_stall.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:49 on Apr 13,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor" C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/bypass_stall.v 
# -- Compiling module bypass_stall
# 
# Top level modules:
# 	bypass_stall
# End time: 00:05:49 on Apr 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor {C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:49 on Apr 13,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor" C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv_controller.v 
# -- Compiling module multdiv_controller
# -- Compiling module latch_md
# 
# Top level modules:
# 	multdiv_controller
# End time: 00:05:50 on Apr 13,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor {C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/processor_tb_auto.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:05:50 on Apr 13,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor" C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/processor_tb_auto.v 
# -- Compiling module processor_tb_auto
# 
# Top level modules:
# 	processor_tb_auto
# End time: 00:05:50 on Apr 13,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  processor_tb_auto
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" processor_tb_auto 
# Start time: 00:05:50 on Apr 13,2018
# Loading work.processor_tb_auto
# Loading work.skeleton_ta
# Loading work.imem
# Loading altera_mf_ver.altsyncram
# Loading work.dmem
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.processor
# Loading work.latch_PC
# Loading work.reg32_neg
# Loading work.stage_fetch
# Loading work.adder32
# Loading work.adder8
# Loading work.latch_FD
# Loading work.reg32
# Loading work.stage_decode
# Loading work.decode_controls
# Loading work.latch_DX
# Loading work.stage_execute
# Loading work.alu
# Loading work.and32
# Loading work.or32
# Loading work.sll
# Loading work.sll16
# Loading work.sll8
# Loading work.sll4
# Loading work.sll2
# Loading work.sll1
# Loading work.sra
# Loading work.sra16
# Loading work.sra8
# Loading work.sra4
# Loading work.sra2
# Loading work.sra1
# Loading work.signextender_16to32
# Loading work.multdiv_controller
# Loading work.latch_md
# Loading work.multdiv
# Loading work.reg64
# Loading work.alu_md
# Loading work.adder32_md
# Loading work.cla8
# Loading work.decoder3to8
# Loading work.dflipflop
# Loading work.divctrl
# Loading work.multctrl
# Loading work.latch_XM
# Loading work.stage_memory
# Loading work.latch_MW
# Loading work.stage_write
# Loading work.write_controls
# Loading work.bypass
# Loading work.bypass_stall
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.mux32_tristate
# Loading work.dflipflop_neg
# Loading work.adder1
# Loading work.mux8_tristate
# Loading work.tristate_buffer
# ** Warning: (vsim-3015) C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv_controller.v(40): [PCDPC] - Port size (32) does not match connection size (1) for port 'in'. The port definition is at: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv_controller.v(56).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb_auto/dut/my_processor/execute/my_multdiv_controller/ctrl_mult File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv_controller.v
# ** Warning: (vsim-3015) C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv_controller.v(40): [PCDPC] - Port size (32) does not match connection size (1) for port 'out'. The port definition is at: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv_controller.v(56).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb_auto/dut/my_processor/execute/my_multdiv_controller/ctrl_mult File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv_controller.v
# ** Warning: (vsim-3015) C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv_controller.v(41): [PCDPC] - Port size (32) does not match connection size (1) for port 'in'. The port definition is at: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv_controller.v(56).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb_auto/dut/my_processor/execute/my_multdiv_controller/ctrl_div File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv_controller.v
# ** Warning: (vsim-3015) C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv_controller.v(41): [PCDPC] - Port size (32) does not match connection size (1) for port 'out'. The port definition is at: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv_controller.v(56).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb_auto/dut/my_processor/execute/my_multdiv_controller/ctrl_div File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/multdiv_controller.v
# ** Warning: Design size of 6321 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0:  << Starting Test >>
# 
# clock: 0, pc_in_fetch:          0, insn_fd_in: 00101000010000000000000000000011, opcode_fetch:          5, pc_out_fetch:          1, multdiv_RDY: 1
# clock: 1, pc_in_fetch:          0, insn_fd_in: 00101000010000000000000000000011, opcode_fetch:          5, pc_out_fetch:          1, multdiv_RDY: 1
# clock: 0, pc_in_fetch:          1, insn_fd_in: 00101000010000000000000000000011, opcode_fetch:          5, pc_out_fetch:          2, multdiv_RDY: 1
# clock: 1, pc_in_fetch:          1, insn_fd_in: 00101000010000000000000000000011, opcode_fetch:          5, pc_out_fetch:          2, multdiv_RDY: 1
# clock: 0, pc_in_fetch:          2, insn_fd_in: 00101000100000000000000000000010, opcode_fetch:          5, pc_out_fetch:          3, multdiv_RDY: 1
# clock: 1, pc_in_fetch:          2, insn_fd_in: 00101000100000000000000000000010, opcode_fetch:          5, pc_out_fetch:          3, multdiv_RDY: 1
# clock: 0, pc_in_fetch:          3, insn_fd_in: 00000000110000100010000000011000, opcode_fetch:          0, pc_out_fetch:          4, multdiv_RDY: 1
# clock: 1, pc_in_fetch:          3, insn_fd_in: 00000000110000100010000000011000, opcode_fetch:          0, pc_out_fetch:          4, multdiv_RDY: 1
# clock: 0, pc_in_fetch:          4, insn_fd_in: 00101001010000000000000000000101, opcode_fetch:          5, pc_out_fetch:          5, multdiv_RDY: 1
# clock: 1, pc_in_fetch:          4, insn_fd_in: 00101001010000000000000000000101, opcode_fetch:          5, pc_out_fetch:          5, multdiv_RDY: 1
# clock: 0, pc_in_fetch:          5, insn_fd_in: 00101001100000000000000000000110, opcode_fetch:          5, pc_out_fetch:          6, multdiv_RDY: 1
# clock: 1, pc_in_fetch:          5, insn_fd_in: 00101001100000000000000000000110, opcode_fetch:          5, pc_out_fetch:          6, multdiv_RDY: 1
# clock: 0, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 1
# clock: 1, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 0, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 1, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 0, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 1, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 0, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 1, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 0, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 1, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 0, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 1, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 0, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 1, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 0, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 1, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 0, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 1, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 0, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 1, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 0, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 1, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 0, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 1, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 0, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 1, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 0, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 1, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 0, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 1, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 0, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 1, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 0, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 1, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 0, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 1, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 0, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 1, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 0, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 1, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 0, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 1, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 0, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 1, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 0, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 1, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 0, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 1, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 0, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 1, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# clock: 0, pc_in_fetch:          6, insn_fd_in: 00000000000000000000000000000000, opcode_fetch:          0, pc_out_fetch:          7, multdiv_RDY: 0
# ERROR: register $ 1 (expected:          3, read:          0)
# ERROR: register $ 2 (expected:          2, read:          0)
# ERROR: register $ 3 (expected:          6, read:          z)
# 									 Success! register $ 5 (expected: 00000005, read: 00000005)
# 									 Success! register $ 6 (expected: 00000006, read: 00000006)
#                  630:  << Test Complete >>
# Errors:           3
# ** Note: $stop    : C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/processor_tb_auto.v(195)
#    Time: 630 ns  Iteration: 0  Instance: /processor_tb_auto
# Break in Module processor_tb_auto at C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/processor_tb_auto.v line 195
# End time: 00:12:16 on Apr 13,2018, Elapsed time: 0:06:26
# Errors: 0, Warnings: 5
