# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do bldc_esc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Batu\ Cem/Documents/Quartus/projects/bldc {C:/Users/Batu Cem/Documents/Quartus/projects/bldc/bldc_esc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:37 on Oct 31,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Batu Cem/Documents/Quartus/projects/bldc" C:/Users/Batu Cem/Documents/Quartus/projects/bldc/bldc_esc.v 
# -- Compiling module bldc_esc
# 
# Top level modules:
# 	bldc_esc
# End time: 21:12:37 on Oct 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.bldc_esc
# vsim work.bldc_esc 
# Start time: 21:13:31 on Oct 31,2023
# Loading work.bldc_esc
add wave -position insertpoint  \
sim:/bldc_esc/clk \
sim:/bldc_esc/reset \
sim:/bldc_esc/encoder_a \
sim:/bldc_esc/encoder_b \
sim:/bldc_esc/motor_positive \
sim:/bldc_esc/motor_negative \
sim:/bldc_esc/motor_pwm \
sim:/bldc_esc/pwm_counter \
sim:/bldc_esc/pwm_duty_cycle \
sim:/bldc_esc/encoder_state \
sim:/bldc_esc/prev_encoder_state \
sim:/bldc_esc/pwm_direction \
sim:/bldc_esc/countspeed_en \
sim:/bldc_esc/speed \
sim:/bldc_esc/speed_ctr \
sim:/bldc_esc/error \
sim:/bldc_esc/integral \
sim:/bldc_esc/derivative \
sim:/bldc_esc/pid_output \
sim:/bldc_esc/previous_error
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Batu Cem  Hostname: DESKTOP-4RGL934  ProcessID: 10588
#           Attempting to use alternate WLF file "./wlft372gzg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft372gzg
force -freeze sim:/bldc_esc/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/bldc_esc/reset 1 0
force -freeze sim:/bldc_esc/encoder_a 0 0
force -freeze sim:/bldc_esc/encoder_b 0 0
run
force -freeze sim:/bldc_esc/reset St0 0
force -freeze sim:/bldc_esc/encoder_b St1 0
run
force -freeze sim:/bldc_esc/encoder_a St1 0
run
force -freeze sim:/bldc_esc/encoder_b St0 0
run
force -freeze sim:/bldc_esc/encoder_a St0 0
run
run
run
force -freeze sim:/bldc_esc/encoder_b St1 0
run
force -freeze sim:/bldc_esc/encoder_a St1 0
run
force -freeze sim:/bldc_esc/encoder_b St0 0
run
force -freeze sim:/bldc_esc/encoder_a St0 0
# End time: 23:44:51 on Oct 31,2023, Elapsed time: 2:31:20
# Errors: 0, Warnings: 2
