{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 15 19:44:46 2021 " "Info: Processing started: Wed Dec 15 19:44:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off uart_transmitter -c uart_transmitter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off uart_transmitter -c uart_transmitter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 12 " "Info: Parallel compilation is enabled and will use 4 of the 12 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "Main_PLL:PLL\|altpll:altpll_component\|_clk0 register r_Bit_Index\[0\] register r_TX_Parity 6.142 ns " "Info: Slack time is 6.142 ns for clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" between source register \"r_Bit_Index\[0\]\" and destination register \"r_TX_Parity\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "259.2 MHz 3.858 ns " "Info: Fmax is 259.2 MHz (period= 3.858 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.761 ns + Largest register register " "Info: + Largest register to register requirement is 9.761 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 7.581 ns " "Info: + Latch edge is 7.581 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination Main_PLL:PLL\|altpll:altpll_component\|_clk0 10.000 ns -2.419 ns  50 " "Info: Clock period of Destination clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.419 ns " "Info: - Launch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source Main_PLL:PLL\|altpll:altpll_component\|_clk0 10.000 ns -2.419 ns  50 " "Info: Clock period of Source clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Main_PLL:PLL\|altpll:altpll_component\|_clk0 destination 2.523 ns + Shortest register " "Info: + Shortest clock path from clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" to destination register is 2.523 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Main_PLL:PLL\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'Main_PLL:PLL\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Main_PLL:PLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns Main_PLL:PLL\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 26 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 26; COMB Node = 'Main_PLL:PLL\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 2.523 ns r_TX_Parity 3 REG LCFF_X10_Y22_N19 3 " "Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.523 ns; Loc. = LCFF_X10_Y22_N19; Fanout = 3; REG Node = 'r_TX_Parity'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_TX_Parity } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.86 % ) " "Info: Total cell delay = 0.602 ns ( 23.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.921 ns ( 76.14 % ) " "Info: Total interconnect delay = 1.921 ns ( 76.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.523 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_TX_Parity } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.523 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_TX_Parity {} } { 0.000ns 0.929ns 0.992ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Main_PLL:PLL\|altpll:altpll_component\|_clk0 source 2.523 ns - Longest register " "Info: - Longest clock path from clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" to source register is 2.523 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Main_PLL:PLL\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'Main_PLL:PLL\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Main_PLL:PLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns Main_PLL:PLL\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 26 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 26; COMB Node = 'Main_PLL:PLL\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 2.523 ns r_Bit_Index\[0\] 3 REG LCFF_X10_Y22_N11 7 " "Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.523 ns; Loc. = LCFF_X10_Y22_N11; Fanout = 7; REG Node = 'r_Bit_Index\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_Bit_Index[0] } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.86 % ) " "Info: Total cell delay = 0.602 ns ( 23.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.921 ns ( 76.14 % ) " "Info: Total interconnect delay = 1.921 ns ( 76.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.523 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_Bit_Index[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.523 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_Bit_Index[0] {} } { 0.000ns 0.929ns 0.992ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.523 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_TX_Parity } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.523 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_TX_Parity {} } { 0.000ns 0.929ns 0.992ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.523 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_Bit_Index[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.523 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_Bit_Index[0] {} } { 0.000ns 0.929ns 0.992ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 60 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 60 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.523 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_TX_Parity } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.523 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_TX_Parity {} } { 0.000ns 0.929ns 0.992ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.523 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_Bit_Index[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.523 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_Bit_Index[0] {} } { 0.000ns 0.929ns 0.992ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.619 ns - Longest register register " "Info: - Longest register to register delay is 3.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns r_Bit_Index\[0\] 1 REG LCFF_X10_Y22_N11 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y22_N11; Fanout = 7; REG Node = 'r_Bit_Index\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { r_Bit_Index[0] } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.544 ns) 0.972 ns Mux0~33 2 COMB LCCOMB_X10_Y22_N20 1 " "Info: 2: + IC(0.428 ns) + CELL(0.544 ns) = 0.972 ns; Loc. = LCCOMB_X10_Y22_N20; Fanout = 1; COMB Node = 'Mux0~33'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { r_Bit_Index[0] Mux0~33 } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.545 ns) 1.831 ns Mux0~34 3 COMB LCCOMB_X10_Y22_N12 2 " "Info: 3: + IC(0.314 ns) + CELL(0.545 ns) = 1.831 ns; Loc. = LCCOMB_X10_Y22_N12; Fanout = 2; COMB Node = 'Mux0~34'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { Mux0~33 Mux0~34 } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.513 ns) 2.696 ns r_TX_Parity~98 4 COMB LCCOMB_X10_Y22_N4 1 " "Info: 4: + IC(0.352 ns) + CELL(0.513 ns) = 2.696 ns; Loc. = LCCOMB_X10_Y22_N4; Fanout = 1; COMB Node = 'r_TX_Parity~98'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.865 ns" { Mux0~34 r_TX_Parity~98 } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.521 ns) 3.523 ns r_TX_Parity~99 5 COMB LCCOMB_X10_Y22_N18 1 " "Info: 5: + IC(0.306 ns) + CELL(0.521 ns) = 3.523 ns; Loc. = LCCOMB_X10_Y22_N18; Fanout = 1; COMB Node = 'r_TX_Parity~99'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { r_TX_Parity~98 r_TX_Parity~99 } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.619 ns r_TX_Parity 6 REG LCFF_X10_Y22_N19 3 " "Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 3.619 ns; Loc. = LCFF_X10_Y22_N19; Fanout = 3; REG Node = 'r_TX_Parity'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { r_TX_Parity~99 r_TX_Parity } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.219 ns ( 61.32 % ) " "Info: Total cell delay = 2.219 ns ( 61.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 38.68 % ) " "Info: Total interconnect delay = 1.400 ns ( 38.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.619 ns" { r_Bit_Index[0] Mux0~33 Mux0~34 r_TX_Parity~98 r_TX_Parity~99 r_TX_Parity } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.619 ns" { r_Bit_Index[0] {} Mux0~33 {} Mux0~34 {} r_TX_Parity~98 {} r_TX_Parity~99 {} r_TX_Parity {} } { 0.000ns 0.428ns 0.314ns 0.352ns 0.306ns 0.000ns } { 0.000ns 0.544ns 0.545ns 0.513ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.523 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_TX_Parity } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.523 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_TX_Parity {} } { 0.000ns 0.929ns 0.992ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.523 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_Bit_Index[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.523 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_Bit_Index[0] {} } { 0.000ns 0.929ns 0.992ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.619 ns" { r_Bit_Index[0] Mux0~33 Mux0~34 r_TX_Parity~98 r_TX_Parity~99 r_TX_Parity } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.619 ns" { r_Bit_Index[0] {} Mux0~33 {} Mux0~34 {} r_TX_Parity~98 {} r_TX_Parity~99 {} r_TX_Parity {} } { 0.000ns 0.428ns 0.314ns 0.352ns 0.306ns 0.000ns } { 0.000ns 0.544ns 0.545ns 0.513ns 0.521ns 0.096ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk_i " "Info: No valid register-to-register data paths exist for clock \"clk_i\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "Main_PLL:PLL\|altpll:altpll_component\|_clk0 register r_TX_Done register r_TX_Done 445 ps " "Info: Minimum slack time is 445 ps for clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" between source register \"r_TX_Done\" and destination register \"r_TX_Done\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Shortest register register " "Info: + Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns r_TX_Done 1 REG LCFF_X12_Y22_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y22_N17; Fanout = 2; REG Node = 'r_TX_Done'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { r_TX_Done } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns Selector2~139 2 COMB LCCOMB_X12_Y22_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X12_Y22_N16; Fanout = 1; COMB Node = 'Selector2~139'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { r_TX_Done Selector2~139 } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns r_TX_Done 3 REG LCFF_X12_Y22_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X12_Y22_N17; Fanout = 2; REG Node = 'r_TX_Done'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector2~139 r_TX_Done } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { r_TX_Done Selector2~139 r_TX_Done } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { r_TX_Done {} Selector2~139 {} r_TX_Done {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.419 ns " "Info: + Latch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination Main_PLL:PLL\|altpll:altpll_component\|_clk0 10.000 ns -2.419 ns  50 " "Info: Clock period of Destination clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.419 ns " "Info: - Launch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source Main_PLL:PLL\|altpll:altpll_component\|_clk0 10.000 ns -2.419 ns  50 " "Info: Clock period of Source clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Main_PLL:PLL\|altpll:altpll_component\|_clk0 destination 2.524 ns + Longest register " "Info: + Longest clock path from clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" to destination register is 2.524 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Main_PLL:PLL\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'Main_PLL:PLL\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Main_PLL:PLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns Main_PLL:PLL\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 26 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 26; COMB Node = 'Main_PLL:PLL\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.602 ns) 2.524 ns r_TX_Done 3 REG LCFF_X12_Y22_N17 2 " "Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 2.524 ns; Loc. = LCFF_X12_Y22_N17; Fanout = 2; REG Node = 'r_TX_Done'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_TX_Done } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.85 % ) " "Info: Total cell delay = 0.602 ns ( 23.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.922 ns ( 76.15 % ) " "Info: Total interconnect delay = 1.922 ns ( 76.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.524 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_TX_Done } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.524 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_TX_Done {} } { 0.000ns 0.929ns 0.993ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Main_PLL:PLL\|altpll:altpll_component\|_clk0 source 2.524 ns - Shortest register " "Info: - Shortest clock path from clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" to source register is 2.524 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Main_PLL:PLL\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'Main_PLL:PLL\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Main_PLL:PLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns Main_PLL:PLL\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 26 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 26; COMB Node = 'Main_PLL:PLL\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.602 ns) 2.524 ns r_TX_Done 3 REG LCFF_X12_Y22_N17 2 " "Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 2.524 ns; Loc. = LCFF_X12_Y22_N17; Fanout = 2; REG Node = 'r_TX_Done'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_TX_Done } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.85 % ) " "Info: Total cell delay = 0.602 ns ( 23.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.922 ns ( 76.15 % ) " "Info: Total interconnect delay = 1.922 ns ( 76.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.524 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_TX_Done } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.524 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_TX_Done {} } { 0.000ns 0.929ns 0.993ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.524 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_TX_Done } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.524 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_TX_Done {} } { 0.000ns 0.929ns 0.993ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 60 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 60 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.524 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_TX_Done } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.524 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_TX_Done {} } { 0.000ns 0.929ns 0.993ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { r_TX_Done Selector2~139 r_TX_Done } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { r_TX_Done {} Selector2~139 {} r_TX_Done {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.524 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_TX_Done } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.524 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_TX_Done {} } { 0.000ns 0.929ns 0.993ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "r_TX_Data\[2\] i_TX_DV clk_i 8.282 ns register " "Info: tsu for register \"r_TX_Data\[2\]\" (data pin = \"i_TX_DV\", clock pin = \"clk_i\") is 8.282 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.424 ns + Longest pin register " "Info: + Longest pin to register delay is 8.424 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns i_TX_DV 1 PIN PIN_G18 3 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_G18; Fanout = 3; PIN Node = 'i_TX_DV'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_TX_DV } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.139 ns) + CELL(0.178 ns) 7.161 ns Selector12~53 2 COMB LCCOMB_X11_Y22_N26 8 " "Info: 2: + IC(6.139 ns) + CELL(0.178 ns) = 7.161 ns; Loc. = LCCOMB_X11_Y22_N26; Fanout = 8; COMB Node = 'Selector12~53'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.317 ns" { i_TX_DV Selector12~53 } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.758 ns) 8.424 ns r_TX_Data\[2\] 3 REG LCFF_X10_Y22_N1 1 " "Info: 3: + IC(0.505 ns) + CELL(0.758 ns) = 8.424 ns; Loc. = LCFF_X10_Y22_N1; Fanout = 1; REG Node = 'r_TX_Data\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.263 ns" { Selector12~53 r_TX_Data[2] } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.780 ns ( 21.13 % ) " "Info: Total cell delay = 1.780 ns ( 21.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.644 ns ( 78.87 % ) " "Info: Total interconnect delay = 6.644 ns ( 78.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.424 ns" { i_TX_DV Selector12~53 r_TX_Data[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.424 ns" { i_TX_DV {} i_TX_DV~combout {} Selector12~53 {} r_TX_Data[2] {} } { 0.000ns 0.000ns 6.139ns 0.505ns } { 0.000ns 0.844ns 0.178ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_PLL_OFFSET" "clk_i Main_PLL:PLL\|altpll:altpll_component\|_clk0 -2.419 ns - " "Info: - Offset between input clock \"clk_i\" and output clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" is -2.419 ns" {  } { { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 13 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Main_PLL:PLL\|altpll:altpll_component\|_clk0 destination 2.523 ns - Shortest register " "Info: - Shortest clock path from clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" to destination register is 2.523 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Main_PLL:PLL\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'Main_PLL:PLL\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Main_PLL:PLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns Main_PLL:PLL\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 26 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 26; COMB Node = 'Main_PLL:PLL\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 2.523 ns r_TX_Data\[2\] 3 REG LCFF_X10_Y22_N1 1 " "Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.523 ns; Loc. = LCFF_X10_Y22_N1; Fanout = 1; REG Node = 'r_TX_Data\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_TX_Data[2] } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.86 % ) " "Info: Total cell delay = 0.602 ns ( 23.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.921 ns ( 76.14 % ) " "Info: Total interconnect delay = 1.921 ns ( 76.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.523 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_TX_Data[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.523 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_TX_Data[2] {} } { 0.000ns 0.929ns 0.992ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.424 ns" { i_TX_DV Selector12~53 r_TX_Data[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.424 ns" { i_TX_DV {} i_TX_DV~combout {} Selector12~53 {} r_TX_Data[2] {} } { 0.000ns 0.000ns 6.139ns 0.505ns } { 0.000ns 0.844ns 0.178ns 0.758ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.523 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_TX_Data[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.523 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_TX_Data[2] {} } { 0.000ns 0.929ns 0.992ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_i o_checker_parity r_TX_Parity 6.598 ns register " "Info: tco from clock \"clk_i\" to destination pin \"o_checker_parity\" through register \"r_TX_Parity\" is 6.598 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk_i Main_PLL:PLL\|altpll:altpll_component\|_clk0 -2.419 ns + " "Info: + Offset between input clock \"clk_i\" and output clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" is -2.419 ns" {  } { { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 13 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Main_PLL:PLL\|altpll:altpll_component\|_clk0 source 2.523 ns + Longest register " "Info: + Longest clock path from clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" to source register is 2.523 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Main_PLL:PLL\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'Main_PLL:PLL\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Main_PLL:PLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns Main_PLL:PLL\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 26 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 26; COMB Node = 'Main_PLL:PLL\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 2.523 ns r_TX_Parity 3 REG LCFF_X10_Y22_N19 3 " "Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.523 ns; Loc. = LCFF_X10_Y22_N19; Fanout = 3; REG Node = 'r_TX_Parity'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_TX_Parity } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.86 % ) " "Info: Total cell delay = 0.602 ns ( 23.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.921 ns ( 76.14 % ) " "Info: Total interconnect delay = 1.921 ns ( 76.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.523 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_TX_Parity } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.523 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_TX_Parity {} } { 0.000ns 0.929ns 0.992ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 60 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.217 ns + Longest register pin " "Info: + Longest register to pin delay is 6.217 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns r_TX_Parity 1 REG LCFF_X10_Y22_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y22_N19; Fanout = 3; REG Node = 'r_TX_Parity'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { r_TX_Parity } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.397 ns) + CELL(2.820 ns) 6.217 ns o_checker_parity 2 PIN PIN_G17 0 " "Info: 2: + IC(3.397 ns) + CELL(2.820 ns) = 6.217 ns; Loc. = PIN_G17; Fanout = 0; PIN Node = 'o_checker_parity'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.217 ns" { r_TX_Parity o_checker_parity } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.820 ns ( 45.36 % ) " "Info: Total cell delay = 2.820 ns ( 45.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.397 ns ( 54.64 % ) " "Info: Total interconnect delay = 3.397 ns ( 54.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.217 ns" { r_TX_Parity o_checker_parity } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.217 ns" { r_TX_Parity {} o_checker_parity {} } { 0.000ns 3.397ns } { 0.000ns 2.820ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.523 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_TX_Parity } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.523 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_TX_Parity {} } { 0.000ns 0.929ns 0.992ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.217 ns" { r_TX_Parity o_checker_parity } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.217 ns" { r_TX_Parity {} o_checker_parity {} } { 0.000ns 3.397ns } { 0.000ns 2.820ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "r_TX_Data\[5\] i_TX_Byte\[5\] clk_i -6.233 ns register " "Info: th for register \"r_TX_Data\[5\]\" (data pin = \"i_TX_Byte\[5\]\", clock pin = \"clk_i\") is -6.233 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk_i Main_PLL:PLL\|altpll:altpll_component\|_clk0 -2.419 ns + " "Info: + Offset between input clock \"clk_i\" and output clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" is -2.419 ns" {  } { { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 13 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Main_PLL:PLL\|altpll:altpll_component\|_clk0 destination 2.523 ns + Longest register " "Info: + Longest clock path from clock \"Main_PLL:PLL\|altpll:altpll_component\|_clk0\" to destination register is 2.523 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Main_PLL:PLL\|altpll:altpll_component\|_clk0 1 CLK PLL_1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'Main_PLL:PLL\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Main_PLL:PLL|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns Main_PLL:PLL\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G2 26 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G2; Fanout = 26; COMB Node = 'Main_PLL:PLL\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 2.523 ns r_TX_Data\[5\] 3 REG LCFF_X10_Y22_N9 1 " "Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.523 ns; Loc. = LCFF_X10_Y22_N9; Fanout = 1; REG Node = 'r_TX_Data\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_TX_Data[5] } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.86 % ) " "Info: Total cell delay = 0.602 ns ( 23.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.921 ns ( 76.14 % ) " "Info: Total interconnect delay = 1.921 ns ( 76.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.523 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_TX_Data[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.523 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_TX_Data[5] {} } { 0.000ns 0.929ns 0.992ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.623 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns i_TX_Byte\[5\] 1 PIN PIN_F3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_F3; Fanout = 1; PIN Node = 'i_TX_Byte\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_TX_Byte[5] } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.485 ns) + CELL(0.178 ns) 6.527 ns r_TX_Data\[5\]~feeder 2 COMB LCCOMB_X10_Y22_N8 1 " "Info: 2: + IC(5.485 ns) + CELL(0.178 ns) = 6.527 ns; Loc. = LCCOMB_X10_Y22_N8; Fanout = 1; COMB Node = 'r_TX_Data\[5\]~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.663 ns" { i_TX_Byte[5] r_TX_Data[5]~feeder } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.623 ns r_TX_Data\[5\] 3 REG LCFF_X10_Y22_N9 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.623 ns; Loc. = LCFF_X10_Y22_N9; Fanout = 1; REG Node = 'r_TX_Data\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { r_TX_Data[5]~feeder r_TX_Data[5] } "NODE_NAME" } } { "uart_transmitter.vhd" "" { Text "D:/Mosey/Studying/Универ/Магистратура/1 семестр/Языки описани аппаратуры/uart/uart_transmitter/uart_transmitter.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.138 ns ( 17.18 % ) " "Info: Total cell delay = 1.138 ns ( 17.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.485 ns ( 82.82 % ) " "Info: Total interconnect delay = 5.485 ns ( 82.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.623 ns" { i_TX_Byte[5] r_TX_Data[5]~feeder r_TX_Data[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.623 ns" { i_TX_Byte[5] {} i_TX_Byte[5]~combout {} r_TX_Data[5]~feeder {} r_TX_Data[5] {} } { 0.000ns 0.000ns 5.485ns 0.000ns } { 0.000ns 0.864ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.523 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl r_TX_Data[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.523 ns" { Main_PLL:PLL|altpll:altpll_component|_clk0 {} Main_PLL:PLL|altpll:altpll_component|_clk0~clkctrl {} r_TX_Data[5] {} } { 0.000ns 0.929ns 0.992ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.623 ns" { i_TX_Byte[5] r_TX_Data[5]~feeder r_TX_Data[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.623 ns" { i_TX_Byte[5] {} i_TX_Byte[5]~combout {} r_TX_Data[5]~feeder {} r_TX_Data[5] {} } { 0.000ns 0.000ns 5.485ns 0.000ns } { 0.000ns 0.864ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 15 19:44:46 2021 " "Info: Processing ended: Wed Dec 15 19:44:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
