Vivado Simulator 2017.1
Time resolution is 1 ps
Memory Collision Error on RAMB36E1 : tb.uut.data_ram_module.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 535.000 ns.
A read was performed on address 80bf (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : tb.uut.data_ram_module.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 695.000 ns.
A read was performed on address 80ff (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
