

================================================================
== Vitis HLS Report for 'dct_2d'
================================================================
* Date:           Tue Mar  7 22:13:03 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dct_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      285|      285|  2.850 us|  2.850 us|  285|  285|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                     |                                                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                               Instance                              |                           Module                          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42                |dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop                |       72|       72|  0.720 us|  0.720 us|   72|   72|       no|
        |grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_66  |dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
        |grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72                |dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop                |       72|       72|  0.720 us|  0.720 us|   72|   72|       no|
        |grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94  |dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
        +---------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   16|     732|   1084|    -|
|Memory           |        9|    -|     119|     16|    0|
|Multiplexer      |        -|    -|       -|    446|    -|
|Register         |        -|    -|      12|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        9|   16|     863|   1546|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        3|    7|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+
    |                               Instance                              |                           Module                          | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72                |dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop                |        0|   8|  326|  372|    0|
    |grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42                |dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop                |        0|   8|  326|  372|    0|
    |grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94  |dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |        0|   0|   40|  170|    0|
    |grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_66  |dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |        0|   0|   40|  170|    0|
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                |                                                           |        0|  16|  732| 1084|    0|
    +---------------------------------------------------------------------+-----------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------+--------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory       |                Module                | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+--------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |col_inbuf_U          |dct_2d_col_inbuf_RAM_1WNR_AUTO_1R1W   |        7|   0|   0|    0|    64|   16|     1|         1024|
    |dct_coeff_table_0_U  |dct_2d_dct_coeff_table_0_ROM_AUTO_1R  |        0|  14|   2|    0|     8|   14|     1|          112|
    |dct_coeff_table_1_U  |dct_2d_dct_coeff_table_1_ROM_AUTO_1R  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_2_U  |dct_2d_dct_coeff_table_2_ROM_AUTO_1R  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_3_U  |dct_2d_dct_coeff_table_3_ROM_AUTO_1R  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_4_U  |dct_2d_dct_coeff_table_4_ROM_AUTO_1R  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_5_U  |dct_2d_dct_coeff_table_5_ROM_AUTO_1R  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_6_U  |dct_2d_dct_coeff_table_6_ROM_AUTO_1R  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_7_U  |dct_2d_dct_coeff_table_7_ROM_AUTO_1R  |        0|  15|   2|    0|     8|   15|     1|          120|
    |row_outbuf_U         |dct_2d_row_outbuf_RAM_AUTO_1R1W       |        1|   0|   0|    0|    64|   16|     1|         1024|
    |col_outbuf_U         |dct_2d_row_outbuf_RAM_AUTO_1R1W       |        1|   0|   0|    0|    64|   16|     1|         1024|
    +---------------------+--------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                |                                      |        9| 119|  16|    0|   256|  167|    11|         4024|
    +---------------------+--------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  48|          9|    1|          9|
    |col_inbuf_address0          |  14|          3|    6|         18|
    |col_inbuf_ce0               |  14|          3|    1|          3|
    |col_inbuf_ce1               |   9|          2|    1|          2|
    |col_inbuf_ce2               |   9|          2|    1|          2|
    |col_inbuf_ce3               |   9|          2|    1|          2|
    |col_inbuf_ce4               |   9|          2|    1|          2|
    |col_inbuf_ce5               |   9|          2|    1|          2|
    |col_inbuf_ce6               |   9|          2|    1|          2|
    |col_inbuf_ce7               |   9|          2|    1|          2|
    |col_inbuf_we0               |   9|          2|    1|          2|
    |col_outbuf_address0         |  14|          3|    6|         18|
    |col_outbuf_ce0              |  14|          3|    1|          3|
    |col_outbuf_we0              |   9|          2|    1|          2|
    |dct_coeff_table_0_address0  |  14|          3|    3|          9|
    |dct_coeff_table_0_ce0       |  14|          3|    1|          3|
    |dct_coeff_table_1_address0  |  14|          3|    3|          9|
    |dct_coeff_table_1_ce0       |  14|          3|    1|          3|
    |dct_coeff_table_2_address0  |  14|          3|    3|          9|
    |dct_coeff_table_2_ce0       |  14|          3|    1|          3|
    |dct_coeff_table_3_address0  |  14|          3|    3|          9|
    |dct_coeff_table_3_ce0       |  14|          3|    1|          3|
    |dct_coeff_table_4_address0  |  14|          3|    3|          9|
    |dct_coeff_table_4_ce0       |  14|          3|    1|          3|
    |dct_coeff_table_5_address0  |  14|          3|    3|          9|
    |dct_coeff_table_5_ce0       |  14|          3|    1|          3|
    |dct_coeff_table_6_address0  |  14|          3|    3|          9|
    |dct_coeff_table_6_ce0       |  14|          3|    1|          3|
    |dct_coeff_table_7_address0  |  14|          3|    3|          9|
    |dct_coeff_table_7_ce0       |  14|          3|    1|          3|
    |row_outbuf_address0         |  14|          3|    6|         18|
    |row_outbuf_ce0              |  14|          3|    1|          3|
    |row_outbuf_we0              |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 446|         95|   64|        188|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                       Name                                       | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                         |  8|   0|    8|          0|
    |grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72_ap_start_reg                |  1|   0|    1|          0|
    |grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42_ap_start_reg                |  1|   0|    1|          0|
    |grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94_ap_start_reg  |  1|   0|    1|          0|
    |grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_66_ap_start_reg  |  1|   0|    1|          0|
    +----------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                             | 12|   0|   12|          0|
    +----------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|        dct_2d|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|        dct_2d|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|        dct_2d|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|        dct_2d|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|        dct_2d|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|        dct_2d|  return value|
|in_block_address0   |  out|    6|   ap_memory|      in_block|         array|
|in_block_ce0        |  out|    1|   ap_memory|      in_block|         array|
|in_block_q0         |   in|   16|   ap_memory|      in_block|         array|
|in_block_address1   |  out|    6|   ap_memory|      in_block|         array|
|in_block_ce1        |  out|    1|   ap_memory|      in_block|         array|
|in_block_q1         |   in|   16|   ap_memory|      in_block|         array|
|in_block_address2   |  out|    6|   ap_memory|      in_block|         array|
|in_block_ce2        |  out|    1|   ap_memory|      in_block|         array|
|in_block_q2         |   in|   16|   ap_memory|      in_block|         array|
|in_block_address3   |  out|    6|   ap_memory|      in_block|         array|
|in_block_ce3        |  out|    1|   ap_memory|      in_block|         array|
|in_block_q3         |   in|   16|   ap_memory|      in_block|         array|
|in_block_address4   |  out|    6|   ap_memory|      in_block|         array|
|in_block_ce4        |  out|    1|   ap_memory|      in_block|         array|
|in_block_q4         |   in|   16|   ap_memory|      in_block|         array|
|in_block_address5   |  out|    6|   ap_memory|      in_block|         array|
|in_block_ce5        |  out|    1|   ap_memory|      in_block|         array|
|in_block_q5         |   in|   16|   ap_memory|      in_block|         array|
|in_block_address6   |  out|    6|   ap_memory|      in_block|         array|
|in_block_ce6        |  out|    1|   ap_memory|      in_block|         array|
|in_block_q6         |   in|   16|   ap_memory|      in_block|         array|
|in_block_address7   |  out|    6|   ap_memory|      in_block|         array|
|in_block_ce7        |  out|    1|   ap_memory|      in_block|         array|
|in_block_q7         |   in|   16|   ap_memory|      in_block|         array|
|out_block_address0  |  out|    6|   ap_memory|     out_block|         array|
|out_block_ce0       |  out|    1|   ap_memory|     out_block|         array|
|out_block_we0       |  out|    1|   ap_memory|     out_block|         array|
|out_block_d0        |  out|   16|   ap_memory|     out_block|         array|
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 9 [1/1] (3.25ns)   --->   "%row_outbuf = alloca i64 1" [dct.cpp:35]   --->   Operation 9 'alloca' 'row_outbuf' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (3.25ns)   --->   "%col_outbuf = alloca i64 1" [dct.cpp:36]   --->   Operation 10 'alloca' 'col_outbuf' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 11 [1/1] (3.25ns)   --->   "%col_inbuf = alloca i64 1" [dct.cpp:36]   --->   Operation 11 'alloca' 'col_inbuf' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop, i16 %in_block, i16 %row_outbuf, i14 %dct_coeff_table_0, i15 %dct_coeff_table_1, i15 %dct_coeff_table_2, i15 %dct_coeff_table_3, i15 %dct_coeff_table_4, i15 %dct_coeff_table_5, i15 %dct_coeff_table_6, i15 %dct_coeff_table_7"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 13 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop, i16 %in_block, i16 %row_outbuf, i14 %dct_coeff_table_0, i15 %dct_coeff_table_1, i15 %dct_coeff_table_2, i15 %dct_coeff_table_3, i15 %dct_coeff_table_4, i15 %dct_coeff_table_5, i15 %dct_coeff_table_6, i15 %dct_coeff_table_7"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop, i16 %row_outbuf, i16 %col_inbuf"   --->   Operation 14 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop, i16 %row_outbuf, i16 %col_inbuf"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop, i16 %col_inbuf, i16 %col_outbuf, i14 %dct_coeff_table_0, i15 %dct_coeff_table_1, i15 %dct_coeff_table_2, i15 %dct_coeff_table_3, i15 %dct_coeff_table_4, i15 %dct_coeff_table_5, i15 %dct_coeff_table_6, i15 %dct_coeff_table_7"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop, i16 %col_inbuf, i16 %col_outbuf, i14 %dct_coeff_table_0, i15 %dct_coeff_table_1, i15 %dct_coeff_table_2, i15 %dct_coeff_table_3, i15 %dct_coeff_table_4, i15 %dct_coeff_table_5, i15 %dct_coeff_table_6, i15 %dct_coeff_table_7"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop, i16 %out_block, i16 %col_outbuf"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop, i16 %out_block, i16 %col_outbuf"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln69 = ret" [dct.cpp:69]   --->   Operation 20 'ret' 'ret_ln69' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_block]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111111333333333]; IO mode=ap_memory:ce=0
Port [ out_block]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
row_outbuf (alloca) [ 001110000]
col_outbuf (alloca) [ 001111111]
col_inbuf  (alloca) [ 001111100]
call_ln0   (call  ) [ 000000000]
call_ln0   (call  ) [ 000000000]
call_ln0   (call  ) [ 000000000]
call_ln0   (call  ) [ 000000000]
ret_ln69   (ret   ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_block">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block"/><MemPortTyVec>1 1 1 1 1 1 1 1 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_block">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_block"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dct_coeff_table_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dct_coeff_table_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dct_coeff_table_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dct_coeff_table_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dct_coeff_table_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dct_coeff_table_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dct_coeff_table_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dct_coeff_table_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="row_outbuf_alloca_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_outbuf/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="col_outbuf_alloca_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_outbuf/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="col_inbuf_alloca_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="0" slack="0"/>
<pin id="44" dir="0" index="1" bw="16" slack="0"/>
<pin id="45" dir="0" index="2" bw="16" slack="0"/>
<pin id="46" dir="0" index="3" bw="14" slack="0"/>
<pin id="47" dir="0" index="4" bw="15" slack="0"/>
<pin id="48" dir="0" index="5" bw="15" slack="0"/>
<pin id="49" dir="0" index="6" bw="15" slack="0"/>
<pin id="50" dir="0" index="7" bw="15" slack="0"/>
<pin id="51" dir="0" index="8" bw="15" slack="0"/>
<pin id="52" dir="0" index="9" bw="15" slack="0"/>
<pin id="53" dir="0" index="10" bw="15" slack="0"/>
<pin id="54" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="76" dir="0" index="3" bw="14" slack="0"/>
<pin id="77" dir="0" index="4" bw="15" slack="0"/>
<pin id="78" dir="0" index="5" bw="15" slack="0"/>
<pin id="79" dir="0" index="6" bw="15" slack="0"/>
<pin id="80" dir="0" index="7" bw="15" slack="0"/>
<pin id="81" dir="0" index="8" bw="15" slack="0"/>
<pin id="82" dir="0" index="9" bw="15" slack="0"/>
<pin id="83" dir="0" index="10" bw="15" slack="0"/>
<pin id="84" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="0"/>
<pin id="97" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="20" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="37"><net_src comp="20" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="20" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="55"><net_src comp="22" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="56"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="57"><net_src comp="30" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="58"><net_src comp="4" pin="0"/><net_sink comp="42" pin=3"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="42" pin=4"/></net>

<net id="60"><net_src comp="8" pin="0"/><net_sink comp="42" pin=5"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="42" pin=6"/></net>

<net id="62"><net_src comp="12" pin="0"/><net_sink comp="42" pin=7"/></net>

<net id="63"><net_src comp="14" pin="0"/><net_sink comp="42" pin=8"/></net>

<net id="64"><net_src comp="16" pin="0"/><net_sink comp="42" pin=9"/></net>

<net id="65"><net_src comp="18" pin="0"/><net_sink comp="42" pin=10"/></net>

<net id="71"><net_src comp="24" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="85"><net_src comp="26" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="72" pin=3"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="72" pin=4"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="72" pin=5"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="72" pin=6"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="72" pin=7"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="72" pin=8"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="72" pin=9"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="72" pin=10"/></net>

<net id="99"><net_src comp="28" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_block | {7 8 }
	Port: dct_coeff_table_0 | {}
	Port: dct_coeff_table_1 | {}
	Port: dct_coeff_table_2 | {}
	Port: dct_coeff_table_3 | {}
	Port: dct_coeff_table_4 | {}
	Port: dct_coeff_table_5 | {}
	Port: dct_coeff_table_6 | {}
	Port: dct_coeff_table_7 | {}
 - Input state : 
	Port: dct_2d : in_block | {1 2 }
	Port: dct_2d : dct_coeff_table_0 | {1 2 5 6 }
	Port: dct_2d : dct_coeff_table_1 | {1 2 5 6 }
	Port: dct_2d : dct_coeff_table_2 | {1 2 5 6 }
	Port: dct_2d : dct_coeff_table_3 | {1 2 5 6 }
	Port: dct_2d : dct_coeff_table_4 | {1 2 5 6 }
	Port: dct_2d : dct_coeff_table_5 | {1 2 5 6 }
	Port: dct_2d : dct_coeff_table_6 | {1 2 5 6 }
	Port: dct_2d : dct_coeff_table_7 | {1 2 5 6 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                           Functional Unit                           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|          |        grp_dct_2d_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_fu_42        |    8    | 51.2932 |   900   |   531   |
|   call   | grp_dct_2d_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_66 |    0    |  1.588  |    42   |   104   |
|          |        grp_dct_2d_Pipeline_Col_DCT_Loop_DCT_Outer_Loop_fu_72        |    8    | 51.2932 |   900   |   531   |
|          | grp_dct_2d_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_94 |    0    |  1.588  |    42   |   104   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                     |    16   | 105.762 |   1884  |   1270  |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
| col_inbuf|    7   |    0   |    0   |    0   |
|col_outbuf|    1   |    0   |    0   |    0   |
|row_outbuf|    1   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |    9   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   16   |   105  |  1884  |  1270  |    -   |
|   Memory  |    9   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    9   |   16   |   105  |  1884  |  1270  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
