<dec f='llvm/llvm/include/llvm/CodeGen/SchedulerRegistry.h' l='38' type='MachinePassRegistry&lt;FunctionPassCtor&gt;'/>
<use f='llvm/llvm/include/llvm/CodeGen/SchedulerRegistry.h' l='42' u='m' c='_ZN4llvm17RegisterSchedulerC1EPKcS2_PFPNS_18ScheduleDAGSDNodesEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelEE'/>
<use f='llvm/llvm/include/llvm/CodeGen/SchedulerRegistry.h' l='44' u='m' c='_ZN4llvm17RegisterSchedulerD1Ev'/>
<use f='llvm/llvm/include/llvm/CodeGen/SchedulerRegistry.h' l='53' u='m' c='_ZN4llvm17RegisterScheduler7getListEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/SchedulerRegistry.h' l='57' u='m' c='_ZN4llvm17RegisterScheduler11setListenerEPNS_27MachinePassRegistryListenerIPFPNS_18ScheduleDAGSDNodesEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelEEEE'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp' l='182' ll='183' type='MachinePassRegistry&lt;RegisterScheduler::FunctionPassCtor&gt;'/>
<doc f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp' l='177'>//===---------------------------------------------------------------------===//
///
/// RegisterScheduler class - Track the registration of instruction schedulers.
///
//===---------------------------------------------------------------------===//</doc>
